<stg><name>conv_1</name>


<trans_list>

<trans id="6558" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8854" from="2" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8855" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8836" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8837" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8838" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8839" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8840" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8841" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8842" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8843" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8844" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8845" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8846" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8847" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8848" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8849" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8850" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8851" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8852" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8853" from="20" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %1

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
:0  %indvar_flatten = phi i10 [ 0, %0 ], [ %add_ln8, %Col_Loop_end ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:1  %r_0 = phi i5 [ 0, %0 ], [ %select_ln32_1, %Col_Loop_end ]

]]></Node>
<StgValue><ssdm name="r_0"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:2  %c_0 = phi i5 [ 0, %0 ], [ %c, %Col_Loop_end ]

]]></Node>
<StgValue><ssdm name="c_0"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %r = add i5 %r_0, 1

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:4  %icmp_ln8 = icmp eq i10 %indvar_flatten, -348

]]></Node>
<StgValue><ssdm name="icmp_ln8"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5  %add_ln8 = add i10 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="add_ln8"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln8, label %2, label %Col_Loop_begin

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
Col_Loop_begin:2  %icmp_ln11 = icmp eq i5 %c_0, -6

]]></Node>
<StgValue><ssdm name="icmp_ln11"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
Col_Loop_begin:3  %select_ln32 = select i1 %icmp_ln11, i5 0, i5 %c_0

]]></Node>
<StgValue><ssdm name="select_ln32"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
Col_Loop_begin:4  %select_ln32_1 = select i1 %icmp_ln11, i5 %r, i5 %r_0

]]></Node>
<StgValue><ssdm name="select_ln32_1"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="5">
<![CDATA[
Col_Loop_begin:6  %zext_ln32 = zext i5 %select_ln32_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln32"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
Col_Loop_begin:8  %add_ln23 = add i5 %r_0, 2

]]></Node>
<StgValue><ssdm name="add_ln23"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
Col_Loop_begin:9  %select_ln32_2 = select i1 %icmp_ln11, i5 %add_ln23, i5 %r

]]></Node>
<StgValue><ssdm name="select_ln32_2"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="5">
<![CDATA[
Col_Loop_begin:10  %zext_ln32_1 = zext i5 %select_ln32_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln32_1"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
Col_Loop_begin:11  %select_ln32_3 = select i1 %icmp_ln11, i5 3, i5 2

]]></Node>
<StgValue><ssdm name="select_ln32_3"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
Col_Loop_begin:12  %add_ln32 = add i5 %select_ln32_3, %r_0

]]></Node>
<StgValue><ssdm name="add_ln32"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
Col_Loop_begin:15  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str21048)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1508:0  %input_24_V_addr = getelementptr [28 x i14]* %input_24_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_24_V_addr"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="14" op_0_bw="5">
<![CDATA[
branch1508:1  %input_24_V_load = load i14* %input_24_V_addr, align 2

]]></Node>
<StgValue><ssdm name="input_24_V_load"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1507:0  %input_23_V_addr = getelementptr [28 x i14]* %input_23_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_23_V_addr"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="14" op_0_bw="5">
<![CDATA[
branch1507:1  %input_23_V_load = load i14* %input_23_V_addr, align 2

]]></Node>
<StgValue><ssdm name="input_23_V_load"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1506:0  %input_22_V_addr = getelementptr [28 x i14]* %input_22_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_22_V_addr"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="14" op_0_bw="5">
<![CDATA[
branch1506:1  %input_22_V_load = load i14* %input_22_V_addr, align 2

]]></Node>
<StgValue><ssdm name="input_22_V_load"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1505:0  %input_21_V_addr = getelementptr [28 x i14]* %input_21_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_21_V_addr"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="14" op_0_bw="5">
<![CDATA[
branch1505:1  %input_21_V_load = load i14* %input_21_V_addr, align 2

]]></Node>
<StgValue><ssdm name="input_21_V_load"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1504:0  %input_20_V_addr = getelementptr [28 x i14]* %input_20_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_20_V_addr"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="14" op_0_bw="5">
<![CDATA[
branch1504:1  %input_20_V_load = load i14* %input_20_V_addr, align 2

]]></Node>
<StgValue><ssdm name="input_20_V_load"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1503:0  %input_19_V_addr = getelementptr [28 x i14]* %input_19_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_19_V_addr"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="14" op_0_bw="5">
<![CDATA[
branch1503:1  %input_19_V_load = load i14* %input_19_V_addr, align 2

]]></Node>
<StgValue><ssdm name="input_19_V_load"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1502:0  %input_18_V_addr = getelementptr [28 x i14]* %input_18_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_18_V_addr"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="14" op_0_bw="5">
<![CDATA[
branch1502:1  %input_18_V_load = load i14* %input_18_V_addr, align 2

]]></Node>
<StgValue><ssdm name="input_18_V_load"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1501:0  %input_17_V_addr = getelementptr [28 x i14]* %input_17_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_17_V_addr"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="14" op_0_bw="5">
<![CDATA[
branch1501:1  %input_17_V_load = load i14* %input_17_V_addr, align 2

]]></Node>
<StgValue><ssdm name="input_17_V_load"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1500:0  %input_16_V_addr = getelementptr [28 x i14]* %input_16_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_16_V_addr"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="14" op_0_bw="5">
<![CDATA[
branch1500:1  %input_16_V_load = load i14* %input_16_V_addr, align 2

]]></Node>
<StgValue><ssdm name="input_16_V_load"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1499:0  %input_15_V_addr = getelementptr [28 x i14]* %input_15_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_15_V_addr"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="14" op_0_bw="5">
<![CDATA[
branch1499:1  %input_15_V_load = load i14* %input_15_V_addr, align 2

]]></Node>
<StgValue><ssdm name="input_15_V_load"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1498:0  %input_14_V_addr = getelementptr [28 x i14]* %input_14_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_14_V_addr"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="14" op_0_bw="5">
<![CDATA[
branch1498:1  %input_14_V_load = load i14* %input_14_V_addr, align 2

]]></Node>
<StgValue><ssdm name="input_14_V_load"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1497:0  %input_13_V_addr = getelementptr [28 x i14]* %input_13_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_13_V_addr"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="14" op_0_bw="5">
<![CDATA[
branch1497:1  %input_13_V_load = load i14* %input_13_V_addr, align 2

]]></Node>
<StgValue><ssdm name="input_13_V_load"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1496:0  %input_12_V_addr = getelementptr [28 x i14]* %input_12_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_12_V_addr"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="14" op_0_bw="5">
<![CDATA[
branch1496:1  %input_12_V_load = load i14* %input_12_V_addr, align 2

]]></Node>
<StgValue><ssdm name="input_12_V_load"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1495:0  %input_11_V_addr = getelementptr [28 x i14]* %input_11_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_11_V_addr"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="14" op_0_bw="5">
<![CDATA[
branch1495:1  %input_11_V_load = load i14* %input_11_V_addr, align 2

]]></Node>
<StgValue><ssdm name="input_11_V_load"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1494:0  %input_10_V_addr = getelementptr [28 x i14]* %input_10_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_10_V_addr"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="14" op_0_bw="5">
<![CDATA[
branch1494:1  %input_10_V_load = load i14* %input_10_V_addr, align 2

]]></Node>
<StgValue><ssdm name="input_10_V_load"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1493:0  %input_9_V_addr = getelementptr [28 x i14]* %input_9_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_9_V_addr"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="14" op_0_bw="5">
<![CDATA[
branch1493:1  %input_9_V_load = load i14* %input_9_V_addr, align 2

]]></Node>
<StgValue><ssdm name="input_9_V_load"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1492:0  %input_8_V_addr = getelementptr [28 x i14]* %input_8_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_8_V_addr"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="14" op_0_bw="5">
<![CDATA[
branch1492:1  %input_8_V_load = load i14* %input_8_V_addr, align 2

]]></Node>
<StgValue><ssdm name="input_8_V_load"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1491:0  %input_7_V_addr = getelementptr [28 x i14]* %input_7_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_7_V_addr"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="14" op_0_bw="5">
<![CDATA[
branch1491:1  %input_7_V_load = load i14* %input_7_V_addr, align 2

]]></Node>
<StgValue><ssdm name="input_7_V_load"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1490:0  %input_6_V_addr = getelementptr [28 x i14]* %input_6_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_6_V_addr"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="14" op_0_bw="5">
<![CDATA[
branch1490:1  %input_6_V_load = load i14* %input_6_V_addr, align 2

]]></Node>
<StgValue><ssdm name="input_6_V_load"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1489:0  %input_5_V_addr73 = getelementptr [28 x i14]* %input_5_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_5_V_addr73"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="14" op_0_bw="5">
<![CDATA[
branch1489:1  %input_5_V_load = load i14* %input_5_V_addr73, align 2

]]></Node>
<StgValue><ssdm name="input_5_V_load"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1488:0  %input_4_V_addr55 = getelementptr [28 x i14]* %input_4_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_4_V_addr55"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="14" op_0_bw="5">
<![CDATA[
branch1488:1  %input_4_V_load = load i14* %input_4_V_addr55, align 2

]]></Node>
<StgValue><ssdm name="input_4_V_load"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1487:0  %input_3_V_addr37 = getelementptr [28 x i14]* %input_3_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_3_V_addr37"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="14" op_0_bw="5">
<![CDATA[
branch1487:1  %input_3_V_load = load i14* %input_3_V_addr37, align 2

]]></Node>
<StgValue><ssdm name="input_3_V_load"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1486:0  %input_2_V_addr = getelementptr [28 x i14]* %input_2_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_2_V_addr"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="14" op_0_bw="5">
<![CDATA[
branch1486:1  %input_2_V_load = load i14* %input_2_V_addr, align 2

]]></Node>
<StgValue><ssdm name="input_2_V_load"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1485:0  %input_1_V_addr = getelementptr [28 x i14]* %input_1_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_1_V_addr"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="14" op_0_bw="5">
<![CDATA[
branch1485:1  %input_1_V_load = load i14* %input_1_V_addr, align 2

]]></Node>
<StgValue><ssdm name="input_1_V_load"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1484:0  %input_0_V_addr = getelementptr [28 x i14]* %input_0_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_0_V_addr"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="14" op_0_bw="5">
<![CDATA[
branch1484:1  %input_0_V_load = load i14* %input_0_V_addr, align 2

]]></Node>
<StgValue><ssdm name="input_0_V_load"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1509:0  %input_25_V_addr = getelementptr [28 x i14]* %input_25_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_25_V_addr"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="14" op_0_bw="5">
<![CDATA[
branch1509:1  %input_25_V_load = load i14* %input_25_V_addr, align 2

]]></Node>
<StgValue><ssdm name="input_25_V_load"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1341:0  %input_25_V_addr_1 = getelementptr [28 x i14]* %input_25_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_25_V_addr_1"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="14" op_0_bw="5">
<![CDATA[
branch1341:1  %input_25_V_load_1 = load i14* %input_25_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="input_25_V_load_1"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1340:0  %input_24_V_addr_1 = getelementptr [28 x i14]* %input_24_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_24_V_addr_1"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="14" op_0_bw="5">
<![CDATA[
branch1340:1  %input_24_V_load_1 = load i14* %input_24_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="input_24_V_load_1"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1339:0  %input_23_V_addr_1 = getelementptr [28 x i14]* %input_23_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_23_V_addr_1"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="14" op_0_bw="5">
<![CDATA[
branch1339:1  %input_23_V_load_1 = load i14* %input_23_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="input_23_V_load_1"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1338:0  %input_22_V_addr_1 = getelementptr [28 x i14]* %input_22_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_22_V_addr_1"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="14" op_0_bw="5">
<![CDATA[
branch1338:1  %input_22_V_load_1 = load i14* %input_22_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="input_22_V_load_1"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1337:0  %input_21_V_addr_1 = getelementptr [28 x i14]* %input_21_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_21_V_addr_1"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="14" op_0_bw="5">
<![CDATA[
branch1337:1  %input_21_V_load_1 = load i14* %input_21_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="input_21_V_load_1"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1336:0  %input_20_V_addr_1 = getelementptr [28 x i14]* %input_20_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_20_V_addr_1"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="14" op_0_bw="5">
<![CDATA[
branch1336:1  %input_20_V_load_1 = load i14* %input_20_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="input_20_V_load_1"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1335:0  %input_19_V_addr_1 = getelementptr [28 x i14]* %input_19_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_19_V_addr_1"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="14" op_0_bw="5">
<![CDATA[
branch1335:1  %input_19_V_load_1 = load i14* %input_19_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="input_19_V_load_1"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1334:0  %input_18_V_addr_1 = getelementptr [28 x i14]* %input_18_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_18_V_addr_1"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="14" op_0_bw="5">
<![CDATA[
branch1334:1  %input_18_V_load_1 = load i14* %input_18_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="input_18_V_load_1"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1333:0  %input_17_V_addr_1 = getelementptr [28 x i14]* %input_17_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_17_V_addr_1"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="14" op_0_bw="5">
<![CDATA[
branch1333:1  %input_17_V_load_1 = load i14* %input_17_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="input_17_V_load_1"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1332:0  %input_16_V_addr_1 = getelementptr [28 x i14]* %input_16_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_16_V_addr_1"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="14" op_0_bw="5">
<![CDATA[
branch1332:1  %input_16_V_load_1 = load i14* %input_16_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="input_16_V_load_1"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1331:0  %input_15_V_addr_1 = getelementptr [28 x i14]* %input_15_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_15_V_addr_1"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="14" op_0_bw="5">
<![CDATA[
branch1331:1  %input_15_V_load_1 = load i14* %input_15_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="input_15_V_load_1"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1330:0  %input_14_V_addr_1 = getelementptr [28 x i14]* %input_14_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_14_V_addr_1"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="14" op_0_bw="5">
<![CDATA[
branch1330:1  %input_14_V_load_1 = load i14* %input_14_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="input_14_V_load_1"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1329:0  %input_13_V_addr_1 = getelementptr [28 x i14]* %input_13_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_13_V_addr_1"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="14" op_0_bw="5">
<![CDATA[
branch1329:1  %input_13_V_load_1 = load i14* %input_13_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="input_13_V_load_1"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1328:0  %input_12_V_addr_1 = getelementptr [28 x i14]* %input_12_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_12_V_addr_1"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="14" op_0_bw="5">
<![CDATA[
branch1328:1  %input_12_V_load_1 = load i14* %input_12_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="input_12_V_load_1"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1327:0  %input_11_V_addr_1 = getelementptr [28 x i14]* %input_11_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_11_V_addr_1"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="14" op_0_bw="5">
<![CDATA[
branch1327:1  %input_11_V_load_1 = load i14* %input_11_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="input_11_V_load_1"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1326:0  %input_10_V_addr_1 = getelementptr [28 x i14]* %input_10_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_10_V_addr_1"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="14" op_0_bw="5">
<![CDATA[
branch1326:1  %input_10_V_load_1 = load i14* %input_10_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="input_10_V_load_1"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1325:0  %input_9_V_addr_1 = getelementptr [28 x i14]* %input_9_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_9_V_addr_1"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="14" op_0_bw="5">
<![CDATA[
branch1325:1  %input_9_V_load_1 = load i14* %input_9_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="input_9_V_load_1"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1324:0  %input_8_V_addr_1 = getelementptr [28 x i14]* %input_8_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_8_V_addr_1"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="14" op_0_bw="5">
<![CDATA[
branch1324:1  %input_8_V_load_1 = load i14* %input_8_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="input_8_V_load_1"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1323:0  %input_7_V_addr_1 = getelementptr [28 x i14]* %input_7_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_7_V_addr_1"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="14" op_0_bw="5">
<![CDATA[
branch1323:1  %input_7_V_load_1 = load i14* %input_7_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="input_7_V_load_1"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1322:0  %input_6_V_addr_1 = getelementptr [28 x i14]* %input_6_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_6_V_addr_1"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="14" op_0_bw="5">
<![CDATA[
branch1322:1  %input_6_V_load_1 = load i14* %input_6_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="input_6_V_load_1"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1321:0  %input_5_V_addr = getelementptr [28 x i14]* %input_5_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_5_V_addr"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="14" op_0_bw="5">
<![CDATA[
branch1321:1  %input_5_V_load_9 = load i14* %input_5_V_addr, align 2

]]></Node>
<StgValue><ssdm name="input_5_V_load_9"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1320:0  %input_4_V_addr61 = getelementptr [28 x i14]* %input_4_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_4_V_addr61"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="14" op_0_bw="5">
<![CDATA[
branch1320:1  %input_4_V_load_9 = load i14* %input_4_V_addr61, align 2

]]></Node>
<StgValue><ssdm name="input_4_V_load_9"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1319:0  %input_3_V_addr43 = getelementptr [28 x i14]* %input_3_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_3_V_addr43"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="14" op_0_bw="5">
<![CDATA[
branch1319:1  %input_3_V_load_9 = load i14* %input_3_V_addr43, align 2

]]></Node>
<StgValue><ssdm name="input_3_V_load_9"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1318:0  %input_2_V_addr25 = getelementptr [28 x i14]* %input_2_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_2_V_addr25"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="14" op_0_bw="5">
<![CDATA[
branch1318:1  %input_2_V_load_9 = load i14* %input_2_V_addr25, align 2

]]></Node>
<StgValue><ssdm name="input_2_V_load_9"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1317:0  %input_1_V_addr13 = getelementptr [28 x i14]* %input_1_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_1_V_addr13"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="14" op_0_bw="5">
<![CDATA[
branch1317:1  %input_1_V_load_9 = load i14* %input_1_V_addr13, align 2

]]></Node>
<StgValue><ssdm name="input_1_V_load_9"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1342:0  %input_26_V_addr = getelementptr [28 x i14]* %input_26_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_26_V_addr"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="14" op_0_bw="5">
<![CDATA[
branch1342:1  %input_26_V_load = load i14* %input_26_V_addr, align 2

]]></Node>
<StgValue><ssdm name="input_26_V_load"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1174:0  %input_26_V_addr_1 = getelementptr [28 x i14]* %input_26_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_26_V_addr_1"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="14" op_0_bw="5">
<![CDATA[
branch1174:1  %input_26_V_load_1 = load i14* %input_26_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="input_26_V_load_1"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1173:0  %input_25_V_addr_2 = getelementptr [28 x i14]* %input_25_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_25_V_addr_2"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="14" op_0_bw="5">
<![CDATA[
branch1173:1  %input_25_V_load_2 = load i14* %input_25_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="input_25_V_load_2"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1172:0  %input_24_V_addr_2 = getelementptr [28 x i14]* %input_24_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_24_V_addr_2"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="14" op_0_bw="5">
<![CDATA[
branch1172:1  %input_24_V_load_2 = load i14* %input_24_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="input_24_V_load_2"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1171:0  %input_23_V_addr_2 = getelementptr [28 x i14]* %input_23_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_23_V_addr_2"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="14" op_0_bw="5">
<![CDATA[
branch1171:1  %input_23_V_load_2 = load i14* %input_23_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="input_23_V_load_2"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1170:0  %input_22_V_addr_2 = getelementptr [28 x i14]* %input_22_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_22_V_addr_2"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="14" op_0_bw="5">
<![CDATA[
branch1170:1  %input_22_V_load_2 = load i14* %input_22_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="input_22_V_load_2"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1169:0  %input_21_V_addr_2 = getelementptr [28 x i14]* %input_21_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_21_V_addr_2"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="14" op_0_bw="5">
<![CDATA[
branch1169:1  %input_21_V_load_2 = load i14* %input_21_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="input_21_V_load_2"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1168:0  %input_20_V_addr_2 = getelementptr [28 x i14]* %input_20_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_20_V_addr_2"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="14" op_0_bw="5">
<![CDATA[
branch1168:1  %input_20_V_load_2 = load i14* %input_20_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="input_20_V_load_2"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1167:0  %input_19_V_addr_2 = getelementptr [28 x i14]* %input_19_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_19_V_addr_2"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="14" op_0_bw="5">
<![CDATA[
branch1167:1  %input_19_V_load_2 = load i14* %input_19_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="input_19_V_load_2"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1166:0  %input_18_V_addr_2 = getelementptr [28 x i14]* %input_18_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_18_V_addr_2"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="14" op_0_bw="5">
<![CDATA[
branch1166:1  %input_18_V_load_2 = load i14* %input_18_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="input_18_V_load_2"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1165:0  %input_17_V_addr301 = getelementptr [28 x i14]* %input_17_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_17_V_addr301"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="14" op_0_bw="5">
<![CDATA[
branch1165:1  %input_17_V_load_2 = load i14* %input_17_V_addr301, align 2

]]></Node>
<StgValue><ssdm name="input_17_V_load_2"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1164:0  %input_16_V_addr_2 = getelementptr [28 x i14]* %input_16_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_16_V_addr_2"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="14" op_0_bw="5">
<![CDATA[
branch1164:1  %input_16_V_load_2 = load i14* %input_16_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="input_16_V_load_2"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1163:0  %input_15_V_addr_2 = getelementptr [28 x i14]* %input_15_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_15_V_addr_2"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="14" op_0_bw="5">
<![CDATA[
branch1163:1  %input_15_V_load_2 = load i14* %input_15_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="input_15_V_load_2"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1162:0  %input_14_V_addr_2 = getelementptr [28 x i14]* %input_14_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_14_V_addr_2"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="14" op_0_bw="5">
<![CDATA[
branch1162:1  %input_14_V_load_2 = load i14* %input_14_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="input_14_V_load_2"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1161:0  %input_13_V_addr_2 = getelementptr [28 x i14]* %input_13_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_13_V_addr_2"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="14" op_0_bw="5">
<![CDATA[
branch1161:1  %input_13_V_load_2 = load i14* %input_13_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="input_13_V_load_2"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1160:0  %input_12_V_addr_2 = getelementptr [28 x i14]* %input_12_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_12_V_addr_2"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="14" op_0_bw="5">
<![CDATA[
branch1160:1  %input_12_V_load_2 = load i14* %input_12_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="input_12_V_load_2"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1159:0  %input_11_V_addr_2 = getelementptr [28 x i14]* %input_11_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_11_V_addr_2"/></StgValue>
</operation>

<operation id="175" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="14" op_0_bw="5">
<![CDATA[
branch1159:1  %input_11_V_load_2 = load i14* %input_11_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="input_11_V_load_2"/></StgValue>
</operation>

<operation id="176" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1158:0  %input_10_V_addr_2 = getelementptr [28 x i14]* %input_10_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_10_V_addr_2"/></StgValue>
</operation>

<operation id="177" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="14" op_0_bw="5">
<![CDATA[
branch1158:1  %input_10_V_load_2 = load i14* %input_10_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="input_10_V_load_2"/></StgValue>
</operation>

<operation id="178" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1157:0  %input_9_V_addr_2 = getelementptr [28 x i14]* %input_9_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_9_V_addr_2"/></StgValue>
</operation>

<operation id="179" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="14" op_0_bw="5">
<![CDATA[
branch1157:1  %input_9_V_load_2 = load i14* %input_9_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="input_9_V_load_2"/></StgValue>
</operation>

<operation id="180" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1156:0  %input_8_V_addr_2 = getelementptr [28 x i14]* %input_8_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_8_V_addr_2"/></StgValue>
</operation>

<operation id="181" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="14" op_0_bw="5">
<![CDATA[
branch1156:1  %input_8_V_load_2 = load i14* %input_8_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="input_8_V_load_2"/></StgValue>
</operation>

<operation id="182" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1155:0  %input_7_V_addr_2 = getelementptr [28 x i14]* %input_7_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_7_V_addr_2"/></StgValue>
</operation>

<operation id="183" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="14" op_0_bw="5">
<![CDATA[
branch1155:1  %input_7_V_load_2 = load i14* %input_7_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="input_7_V_load_2"/></StgValue>
</operation>

<operation id="184" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1154:0  %input_6_V_addr_2 = getelementptr [28 x i14]* %input_6_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_6_V_addr_2"/></StgValue>
</operation>

<operation id="185" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="14" op_0_bw="5">
<![CDATA[
branch1154:1  %input_6_V_load_2 = load i14* %input_6_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="input_6_V_load_2"/></StgValue>
</operation>

<operation id="186" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1153:0  %input_5_V_addr85 = getelementptr [28 x i14]* %input_5_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_5_V_addr85"/></StgValue>
</operation>

<operation id="187" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="14" op_0_bw="5">
<![CDATA[
branch1153:1  %input_5_V_load_10 = load i14* %input_5_V_addr85, align 2

]]></Node>
<StgValue><ssdm name="input_5_V_load_10"/></StgValue>
</operation>

<operation id="188" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1152:0  %input_4_V_addr67 = getelementptr [28 x i14]* %input_4_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_4_V_addr67"/></StgValue>
</operation>

<operation id="189" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="14" op_0_bw="5">
<![CDATA[
branch1152:1  %input_4_V_load_10 = load i14* %input_4_V_addr67, align 2

]]></Node>
<StgValue><ssdm name="input_4_V_load_10"/></StgValue>
</operation>

<operation id="190" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1151:0  %input_3_V_addr = getelementptr [28 x i14]* %input_3_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_3_V_addr"/></StgValue>
</operation>

<operation id="191" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="14" op_0_bw="5">
<![CDATA[
branch1151:1  %input_3_V_load_10 = load i14* %input_3_V_addr, align 2

]]></Node>
<StgValue><ssdm name="input_3_V_load_10"/></StgValue>
</operation>

<operation id="192" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1150:0  %input_2_V_addr31 = getelementptr [28 x i14]* %input_2_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_2_V_addr31"/></StgValue>
</operation>

<operation id="193" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="14" op_0_bw="5">
<![CDATA[
branch1150:1  %input_2_V_load_10 = load i14* %input_2_V_addr31, align 2

]]></Node>
<StgValue><ssdm name="input_2_V_load_10"/></StgValue>
</operation>

<operation id="194" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1175:0  %input_27_V_addr = getelementptr [28 x i14]* %input_27_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_27_V_addr"/></StgValue>
</operation>

<operation id="195" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="14" op_0_bw="5">
<![CDATA[
branch1175:1  %input_27_V_load = load i14* %input_27_V_addr, align 2

]]></Node>
<StgValue><ssdm name="input_27_V_load"/></StgValue>
</operation>

<operation id="196" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1004:0  %input_24_V_addr_3 = getelementptr [28 x i14]* %input_24_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_24_V_addr_3"/></StgValue>
</operation>

<operation id="197" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="14" op_0_bw="5">
<![CDATA[
branch1004:1  %input_24_V_load_3 = load i14* %input_24_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="input_24_V_load_3"/></StgValue>
</operation>

<operation id="198" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1003:0  %input_23_V_addr_3 = getelementptr [28 x i14]* %input_23_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_23_V_addr_3"/></StgValue>
</operation>

<operation id="199" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="14" op_0_bw="5">
<![CDATA[
branch1003:1  %input_23_V_load_3 = load i14* %input_23_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="input_23_V_load_3"/></StgValue>
</operation>

<operation id="200" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1002:0  %input_22_V_addr_3 = getelementptr [28 x i14]* %input_22_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_22_V_addr_3"/></StgValue>
</operation>

<operation id="201" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="14" op_0_bw="5">
<![CDATA[
branch1002:1  %input_22_V_load_3 = load i14* %input_22_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="input_22_V_load_3"/></StgValue>
</operation>

<operation id="202" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1001:0  %input_21_V_addr_3 = getelementptr [28 x i14]* %input_21_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_21_V_addr_3"/></StgValue>
</operation>

<operation id="203" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="14" op_0_bw="5">
<![CDATA[
branch1001:1  %input_21_V_load_3 = load i14* %input_21_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="input_21_V_load_3"/></StgValue>
</operation>

<operation id="204" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1000:0  %input_20_V_addr_3 = getelementptr [28 x i14]* %input_20_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_20_V_addr_3"/></StgValue>
</operation>

<operation id="205" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="14" op_0_bw="5">
<![CDATA[
branch1000:1  %input_20_V_load_3 = load i14* %input_20_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="input_20_V_load_3"/></StgValue>
</operation>

<operation id="206" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch999:0  %input_19_V_addr_3 = getelementptr [28 x i14]* %input_19_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_19_V_addr_3"/></StgValue>
</operation>

<operation id="207" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="14" op_0_bw="5">
<![CDATA[
branch999:1  %input_19_V_load_3 = load i14* %input_19_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="input_19_V_load_3"/></StgValue>
</operation>

<operation id="208" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch998:0  %input_18_V_addr_3 = getelementptr [28 x i14]* %input_18_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_18_V_addr_3"/></StgValue>
</operation>

<operation id="209" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="14" op_0_bw="5">
<![CDATA[
branch998:1  %input_18_V_load_3 = load i14* %input_18_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="input_18_V_load_3"/></StgValue>
</operation>

<operation id="210" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch997:0  %input_17_V_addr_2 = getelementptr [28 x i14]* %input_17_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_17_V_addr_2"/></StgValue>
</operation>

<operation id="211" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="14" op_0_bw="5">
<![CDATA[
branch997:1  %input_17_V_load_3 = load i14* %input_17_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="input_17_V_load_3"/></StgValue>
</operation>

<operation id="212" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch996:0  %input_16_V_addr_3 = getelementptr [28 x i14]* %input_16_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_16_V_addr_3"/></StgValue>
</operation>

<operation id="213" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="14" op_0_bw="5">
<![CDATA[
branch996:1  %input_16_V_load_3 = load i14* %input_16_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="input_16_V_load_3"/></StgValue>
</operation>

<operation id="214" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch995:0  %input_15_V_addr_3 = getelementptr [28 x i14]* %input_15_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_15_V_addr_3"/></StgValue>
</operation>

<operation id="215" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="14" op_0_bw="5">
<![CDATA[
branch995:1  %input_15_V_load_3 = load i14* %input_15_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="input_15_V_load_3"/></StgValue>
</operation>

<operation id="216" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch994:0  %input_14_V_addr_3 = getelementptr [28 x i14]* %input_14_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_14_V_addr_3"/></StgValue>
</operation>

<operation id="217" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="14" op_0_bw="5">
<![CDATA[
branch994:1  %input_14_V_load_3 = load i14* %input_14_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="input_14_V_load_3"/></StgValue>
</operation>

<operation id="218" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch993:0  %input_13_V_addr_3 = getelementptr [28 x i14]* %input_13_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_13_V_addr_3"/></StgValue>
</operation>

<operation id="219" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="14" op_0_bw="5">
<![CDATA[
branch993:1  %input_13_V_load_3 = load i14* %input_13_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="input_13_V_load_3"/></StgValue>
</operation>

<operation id="220" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch992:0  %input_12_V_addr_3 = getelementptr [28 x i14]* %input_12_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_12_V_addr_3"/></StgValue>
</operation>

<operation id="221" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="14" op_0_bw="5">
<![CDATA[
branch992:1  %input_12_V_load_3 = load i14* %input_12_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="input_12_V_load_3"/></StgValue>
</operation>

<operation id="222" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch991:0  %input_11_V_addr_3 = getelementptr [28 x i14]* %input_11_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_11_V_addr_3"/></StgValue>
</operation>

<operation id="223" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="14" op_0_bw="5">
<![CDATA[
branch991:1  %input_11_V_load_3 = load i14* %input_11_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="input_11_V_load_3"/></StgValue>
</operation>

<operation id="224" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch990:0  %input_10_V_addr_3 = getelementptr [28 x i14]* %input_10_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_10_V_addr_3"/></StgValue>
</operation>

<operation id="225" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="14" op_0_bw="5">
<![CDATA[
branch990:1  %input_10_V_load_3 = load i14* %input_10_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="input_10_V_load_3"/></StgValue>
</operation>

<operation id="226" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch989:0  %input_9_V_addr_3 = getelementptr [28 x i14]* %input_9_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_9_V_addr_3"/></StgValue>
</operation>

<operation id="227" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="14" op_0_bw="5">
<![CDATA[
branch989:1  %input_9_V_load_3 = load i14* %input_9_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="input_9_V_load_3"/></StgValue>
</operation>

<operation id="228" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch988:0  %input_8_V_addr_3 = getelementptr [28 x i14]* %input_8_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_8_V_addr_3"/></StgValue>
</operation>

<operation id="229" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="14" op_0_bw="5">
<![CDATA[
branch988:1  %input_8_V_load_3 = load i14* %input_8_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="input_8_V_load_3"/></StgValue>
</operation>

<operation id="230" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch987:0  %input_7_V_addr_3 = getelementptr [28 x i14]* %input_7_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_7_V_addr_3"/></StgValue>
</operation>

<operation id="231" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="14" op_0_bw="5">
<![CDATA[
branch987:1  %input_7_V_load_3 = load i14* %input_7_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="input_7_V_load_3"/></StgValue>
</operation>

<operation id="232" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch986:0  %input_6_V_addr_3 = getelementptr [28 x i14]* %input_6_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_6_V_addr_3"/></StgValue>
</operation>

<operation id="233" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="14" op_0_bw="5">
<![CDATA[
branch986:1  %input_6_V_load_3 = load i14* %input_6_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="input_6_V_load_3"/></StgValue>
</operation>

<operation id="234" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch985:0  %input_5_V_addr_9 = getelementptr [28 x i14]* %input_5_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_5_V_addr_9"/></StgValue>
</operation>

<operation id="235" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="14" op_0_bw="5">
<![CDATA[
branch985:1  %input_5_V_load_11 = load i14* %input_5_V_addr_9, align 2

]]></Node>
<StgValue><ssdm name="input_5_V_load_11"/></StgValue>
</operation>

<operation id="236" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch984:0  %input_4_V_addr = getelementptr [28 x i14]* %input_4_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_4_V_addr"/></StgValue>
</operation>

<operation id="237" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="14" op_0_bw="5">
<![CDATA[
branch984:1  %input_4_V_load_11 = load i14* %input_4_V_addr, align 2

]]></Node>
<StgValue><ssdm name="input_4_V_load_11"/></StgValue>
</operation>

<operation id="238" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch983:0  %input_3_V_addr_9 = getelementptr [28 x i14]* %input_3_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_3_V_addr_9"/></StgValue>
</operation>

<operation id="239" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="14" op_0_bw="5">
<![CDATA[
branch983:1  %input_3_V_load_11 = load i14* %input_3_V_addr_9, align 2

]]></Node>
<StgValue><ssdm name="input_3_V_load_11"/></StgValue>
</operation>

<operation id="240" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch982:0  %input_2_V_addr_9 = getelementptr [28 x i14]* %input_2_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_2_V_addr_9"/></StgValue>
</operation>

<operation id="241" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="14" op_0_bw="5">
<![CDATA[
branch982:1  %input_2_V_load_11 = load i14* %input_2_V_addr_9, align 2

]]></Node>
<StgValue><ssdm name="input_2_V_load_11"/></StgValue>
</operation>

<operation id="242" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch981:0  %input_1_V_addr_9 = getelementptr [28 x i14]* %input_1_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_1_V_addr_9"/></StgValue>
</operation>

<operation id="243" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="14" op_0_bw="5">
<![CDATA[
branch981:1  %input_1_V_load_10 = load i14* %input_1_V_addr_9, align 2

]]></Node>
<StgValue><ssdm name="input_1_V_load_10"/></StgValue>
</operation>

<operation id="244" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch980:0  %input_0_V_addr_9 = getelementptr [28 x i14]* %input_0_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_0_V_addr_9"/></StgValue>
</operation>

<operation id="245" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="14" op_0_bw="5">
<![CDATA[
branch980:1  %input_0_V_load_9 = load i14* %input_0_V_addr_9, align 2

]]></Node>
<StgValue><ssdm name="input_0_V_load_9"/></StgValue>
</operation>

<operation id="246" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1005:0  %input_25_V_addr_3 = getelementptr [28 x i14]* %input_25_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_25_V_addr_3"/></StgValue>
</operation>

<operation id="247" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="14" op_0_bw="5">
<![CDATA[
branch1005:1  %input_25_V_load_3 = load i14* %input_25_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="input_25_V_load_3"/></StgValue>
</operation>

<operation id="248" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch837:0  %input_25_V_addr_4 = getelementptr [28 x i14]* %input_25_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_25_V_addr_4"/></StgValue>
</operation>

<operation id="249" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="14" op_0_bw="5">
<![CDATA[
branch837:1  %input_25_V_load_4 = load i14* %input_25_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="input_25_V_load_4"/></StgValue>
</operation>

<operation id="250" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch836:0  %input_24_V_addr_4 = getelementptr [28 x i14]* %input_24_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_24_V_addr_4"/></StgValue>
</operation>

<operation id="251" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="14" op_0_bw="5">
<![CDATA[
branch836:1  %input_24_V_load_4 = load i14* %input_24_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="input_24_V_load_4"/></StgValue>
</operation>

<operation id="252" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch835:0  %input_23_V_addr_4 = getelementptr [28 x i14]* %input_23_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_23_V_addr_4"/></StgValue>
</operation>

<operation id="253" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="14" op_0_bw="5">
<![CDATA[
branch835:1  %input_23_V_load_4 = load i14* %input_23_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="input_23_V_load_4"/></StgValue>
</operation>

<operation id="254" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch834:0  %input_22_V_addr_4 = getelementptr [28 x i14]* %input_22_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_22_V_addr_4"/></StgValue>
</operation>

<operation id="255" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="14" op_0_bw="5">
<![CDATA[
branch834:1  %input_22_V_load_4 = load i14* %input_22_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="input_22_V_load_4"/></StgValue>
</operation>

<operation id="256" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch833:0  %input_21_V_addr_4 = getelementptr [28 x i14]* %input_21_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_21_V_addr_4"/></StgValue>
</operation>

<operation id="257" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="14" op_0_bw="5">
<![CDATA[
branch833:1  %input_21_V_load_4 = load i14* %input_21_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="input_21_V_load_4"/></StgValue>
</operation>

<operation id="258" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch832:0  %input_20_V_addr_4 = getelementptr [28 x i14]* %input_20_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_20_V_addr_4"/></StgValue>
</operation>

<operation id="259" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="14" op_0_bw="5">
<![CDATA[
branch832:1  %input_20_V_load_4 = load i14* %input_20_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="input_20_V_load_4"/></StgValue>
</operation>

<operation id="260" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch831:0  %input_19_V_addr_4 = getelementptr [28 x i14]* %input_19_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_19_V_addr_4"/></StgValue>
</operation>

<operation id="261" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="14" op_0_bw="5">
<![CDATA[
branch831:1  %input_19_V_load_4 = load i14* %input_19_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="input_19_V_load_4"/></StgValue>
</operation>

<operation id="262" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch830:0  %input_18_V_addr_4 = getelementptr [28 x i14]* %input_18_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_18_V_addr_4"/></StgValue>
</operation>

<operation id="263" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="14" op_0_bw="5">
<![CDATA[
branch830:1  %input_18_V_load_4 = load i14* %input_18_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="input_18_V_load_4"/></StgValue>
</operation>

<operation id="264" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch829:0  %input_17_V_addr_3 = getelementptr [28 x i14]* %input_17_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_17_V_addr_3"/></StgValue>
</operation>

<operation id="265" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="14" op_0_bw="5">
<![CDATA[
branch829:1  %input_17_V_load_4 = load i14* %input_17_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="input_17_V_load_4"/></StgValue>
</operation>

<operation id="266" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch828:0  %input_16_V_addr_4 = getelementptr [28 x i14]* %input_16_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_16_V_addr_4"/></StgValue>
</operation>

<operation id="267" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="14" op_0_bw="5">
<![CDATA[
branch828:1  %input_16_V_load_4 = load i14* %input_16_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="input_16_V_load_4"/></StgValue>
</operation>

<operation id="268" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch827:0  %input_15_V_addr_4 = getelementptr [28 x i14]* %input_15_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_15_V_addr_4"/></StgValue>
</operation>

<operation id="269" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="14" op_0_bw="5">
<![CDATA[
branch827:1  %input_15_V_load_4 = load i14* %input_15_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="input_15_V_load_4"/></StgValue>
</operation>

<operation id="270" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch826:0  %input_14_V_addr_4 = getelementptr [28 x i14]* %input_14_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_14_V_addr_4"/></StgValue>
</operation>

<operation id="271" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="14" op_0_bw="5">
<![CDATA[
branch826:1  %input_14_V_load_4 = load i14* %input_14_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="input_14_V_load_4"/></StgValue>
</operation>

<operation id="272" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch825:0  %input_13_V_addr_4 = getelementptr [28 x i14]* %input_13_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_13_V_addr_4"/></StgValue>
</operation>

<operation id="273" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="14" op_0_bw="5">
<![CDATA[
branch825:1  %input_13_V_load_4 = load i14* %input_13_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="input_13_V_load_4"/></StgValue>
</operation>

<operation id="274" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch824:0  %input_12_V_addr_4 = getelementptr [28 x i14]* %input_12_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_12_V_addr_4"/></StgValue>
</operation>

<operation id="275" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="14" op_0_bw="5">
<![CDATA[
branch824:1  %input_12_V_load_4 = load i14* %input_12_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="input_12_V_load_4"/></StgValue>
</operation>

<operation id="276" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch823:0  %input_11_V_addr_4 = getelementptr [28 x i14]* %input_11_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_11_V_addr_4"/></StgValue>
</operation>

<operation id="277" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="14" op_0_bw="5">
<![CDATA[
branch823:1  %input_11_V_load_4 = load i14* %input_11_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="input_11_V_load_4"/></StgValue>
</operation>

<operation id="278" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch822:0  %input_10_V_addr_4 = getelementptr [28 x i14]* %input_10_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_10_V_addr_4"/></StgValue>
</operation>

<operation id="279" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="14" op_0_bw="5">
<![CDATA[
branch822:1  %input_10_V_load_4 = load i14* %input_10_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="input_10_V_load_4"/></StgValue>
</operation>

<operation id="280" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch821:0  %input_9_V_addr_4 = getelementptr [28 x i14]* %input_9_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_9_V_addr_4"/></StgValue>
</operation>

<operation id="281" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="14" op_0_bw="5">
<![CDATA[
branch821:1  %input_9_V_load_4 = load i14* %input_9_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="input_9_V_load_4"/></StgValue>
</operation>

<operation id="282" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch820:0  %input_8_V_addr_4 = getelementptr [28 x i14]* %input_8_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_8_V_addr_4"/></StgValue>
</operation>

<operation id="283" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="14" op_0_bw="5">
<![CDATA[
branch820:1  %input_8_V_load_4 = load i14* %input_8_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="input_8_V_load_4"/></StgValue>
</operation>

<operation id="284" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch819:0  %input_7_V_addr_4 = getelementptr [28 x i14]* %input_7_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_7_V_addr_4"/></StgValue>
</operation>

<operation id="285" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="14" op_0_bw="5">
<![CDATA[
branch819:1  %input_7_V_load_4 = load i14* %input_7_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="input_7_V_load_4"/></StgValue>
</operation>

<operation id="286" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch818:0  %input_6_V_addr_4 = getelementptr [28 x i14]* %input_6_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_6_V_addr_4"/></StgValue>
</operation>

<operation id="287" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="14" op_0_bw="5">
<![CDATA[
branch818:1  %input_6_V_load_4 = load i14* %input_6_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="input_6_V_load_4"/></StgValue>
</operation>

<operation id="288" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch817:0  %input_5_V_addr_10 = getelementptr [28 x i14]* %input_5_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_5_V_addr_10"/></StgValue>
</operation>

<operation id="289" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="14" op_0_bw="5">
<![CDATA[
branch817:1  %input_5_V_load_12 = load i14* %input_5_V_addr_10, align 2

]]></Node>
<StgValue><ssdm name="input_5_V_load_12"/></StgValue>
</operation>

<operation id="290" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch816:0  %input_4_V_addr_9 = getelementptr [28 x i14]* %input_4_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_4_V_addr_9"/></StgValue>
</operation>

<operation id="291" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="14" op_0_bw="5">
<![CDATA[
branch816:1  %input_4_V_load_12 = load i14* %input_4_V_addr_9, align 2

]]></Node>
<StgValue><ssdm name="input_4_V_load_12"/></StgValue>
</operation>

<operation id="292" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch815:0  %input_3_V_addr_10 = getelementptr [28 x i14]* %input_3_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_3_V_addr_10"/></StgValue>
</operation>

<operation id="293" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="14" op_0_bw="5">
<![CDATA[
branch815:1  %input_3_V_load_12 = load i14* %input_3_V_addr_10, align 2

]]></Node>
<StgValue><ssdm name="input_3_V_load_12"/></StgValue>
</operation>

<operation id="294" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch814:0  %input_2_V_addr_10 = getelementptr [28 x i14]* %input_2_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_2_V_addr_10"/></StgValue>
</operation>

<operation id="295" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="14" op_0_bw="5">
<![CDATA[
branch814:1  %input_2_V_load_12 = load i14* %input_2_V_addr_10, align 2

]]></Node>
<StgValue><ssdm name="input_2_V_load_12"/></StgValue>
</operation>

<operation id="296" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch813:0  %input_1_V_addr_10 = getelementptr [28 x i14]* %input_1_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_1_V_addr_10"/></StgValue>
</operation>

<operation id="297" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="14" op_0_bw="5">
<![CDATA[
branch813:1  %input_1_V_load_11 = load i14* %input_1_V_addr_10, align 2

]]></Node>
<StgValue><ssdm name="input_1_V_load_11"/></StgValue>
</operation>

<operation id="298" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch838:0  %input_26_V_addr_2 = getelementptr [28 x i14]* %input_26_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_26_V_addr_2"/></StgValue>
</operation>

<operation id="299" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="14" op_0_bw="5">
<![CDATA[
branch838:1  %input_26_V_load_2 = load i14* %input_26_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="input_26_V_load_2"/></StgValue>
</operation>

<operation id="300" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch670:0  %input_26_V_addr_3 = getelementptr [28 x i14]* %input_26_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_26_V_addr_3"/></StgValue>
</operation>

<operation id="301" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="14" op_0_bw="5">
<![CDATA[
branch670:1  %input_26_V_load_3 = load i14* %input_26_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="input_26_V_load_3"/></StgValue>
</operation>

<operation id="302" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch669:0  %input_25_V_addr_5 = getelementptr [28 x i14]* %input_25_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_25_V_addr_5"/></StgValue>
</operation>

<operation id="303" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="14" op_0_bw="5">
<![CDATA[
branch669:1  %input_25_V_load_5 = load i14* %input_25_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="input_25_V_load_5"/></StgValue>
</operation>

<operation id="304" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch668:0  %input_24_V_addr_5 = getelementptr [28 x i14]* %input_24_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_24_V_addr_5"/></StgValue>
</operation>

<operation id="305" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="14" op_0_bw="5">
<![CDATA[
branch668:1  %input_24_V_load_5 = load i14* %input_24_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="input_24_V_load_5"/></StgValue>
</operation>

<operation id="306" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch667:0  %input_23_V_addr_5 = getelementptr [28 x i14]* %input_23_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_23_V_addr_5"/></StgValue>
</operation>

<operation id="307" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="14" op_0_bw="5">
<![CDATA[
branch667:1  %input_23_V_load_5 = load i14* %input_23_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="input_23_V_load_5"/></StgValue>
</operation>

<operation id="308" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch666:0  %input_22_V_addr_5 = getelementptr [28 x i14]* %input_22_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_22_V_addr_5"/></StgValue>
</operation>

<operation id="309" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="14" op_0_bw="5">
<![CDATA[
branch666:1  %input_22_V_load_5 = load i14* %input_22_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="input_22_V_load_5"/></StgValue>
</operation>

<operation id="310" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch665:0  %input_21_V_addr_5 = getelementptr [28 x i14]* %input_21_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_21_V_addr_5"/></StgValue>
</operation>

<operation id="311" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="14" op_0_bw="5">
<![CDATA[
branch665:1  %input_21_V_load_5 = load i14* %input_21_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="input_21_V_load_5"/></StgValue>
</operation>

<operation id="312" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch664:0  %input_20_V_addr_5 = getelementptr [28 x i14]* %input_20_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_20_V_addr_5"/></StgValue>
</operation>

<operation id="313" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="14" op_0_bw="5">
<![CDATA[
branch664:1  %input_20_V_load_5 = load i14* %input_20_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="input_20_V_load_5"/></StgValue>
</operation>

<operation id="314" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch663:0  %input_19_V_addr_5 = getelementptr [28 x i14]* %input_19_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_19_V_addr_5"/></StgValue>
</operation>

<operation id="315" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="14" op_0_bw="5">
<![CDATA[
branch663:1  %input_19_V_load_5 = load i14* %input_19_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="input_19_V_load_5"/></StgValue>
</operation>

<operation id="316" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch662:0  %input_18_V_addr_5 = getelementptr [28 x i14]* %input_18_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_18_V_addr_5"/></StgValue>
</operation>

<operation id="317" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="14" op_0_bw="5">
<![CDATA[
branch662:1  %input_18_V_load_5 = load i14* %input_18_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="input_18_V_load_5"/></StgValue>
</operation>

<operation id="318" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch661:0  %input_17_V_addr_4 = getelementptr [28 x i14]* %input_17_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_17_V_addr_4"/></StgValue>
</operation>

<operation id="319" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="14" op_0_bw="5">
<![CDATA[
branch661:1  %input_17_V_load_5 = load i14* %input_17_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="input_17_V_load_5"/></StgValue>
</operation>

<operation id="320" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch660:0  %input_16_V_addr_5 = getelementptr [28 x i14]* %input_16_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_16_V_addr_5"/></StgValue>
</operation>

<operation id="321" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="14" op_0_bw="5">
<![CDATA[
branch660:1  %input_16_V_load_5 = load i14* %input_16_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="input_16_V_load_5"/></StgValue>
</operation>

<operation id="322" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch659:0  %input_15_V_addr_5 = getelementptr [28 x i14]* %input_15_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_15_V_addr_5"/></StgValue>
</operation>

<operation id="323" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="14" op_0_bw="5">
<![CDATA[
branch659:1  %input_15_V_load_5 = load i14* %input_15_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="input_15_V_load_5"/></StgValue>
</operation>

<operation id="324" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch658:0  %input_14_V_addr_5 = getelementptr [28 x i14]* %input_14_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_14_V_addr_5"/></StgValue>
</operation>

<operation id="325" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="14" op_0_bw="5">
<![CDATA[
branch658:1  %input_14_V_load_5 = load i14* %input_14_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="input_14_V_load_5"/></StgValue>
</operation>

<operation id="326" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch657:0  %input_13_V_addr_5 = getelementptr [28 x i14]* %input_13_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_13_V_addr_5"/></StgValue>
</operation>

<operation id="327" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="14" op_0_bw="5">
<![CDATA[
branch657:1  %input_13_V_load_5 = load i14* %input_13_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="input_13_V_load_5"/></StgValue>
</operation>

<operation id="328" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch656:0  %input_12_V_addr_5 = getelementptr [28 x i14]* %input_12_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_12_V_addr_5"/></StgValue>
</operation>

<operation id="329" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="14" op_0_bw="5">
<![CDATA[
branch656:1  %input_12_V_load_5 = load i14* %input_12_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="input_12_V_load_5"/></StgValue>
</operation>

<operation id="330" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch655:0  %input_11_V_addr_5 = getelementptr [28 x i14]* %input_11_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_11_V_addr_5"/></StgValue>
</operation>

<operation id="331" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="14" op_0_bw="5">
<![CDATA[
branch655:1  %input_11_V_load_5 = load i14* %input_11_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="input_11_V_load_5"/></StgValue>
</operation>

<operation id="332" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch654:0  %input_10_V_addr_5 = getelementptr [28 x i14]* %input_10_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_10_V_addr_5"/></StgValue>
</operation>

<operation id="333" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="14" op_0_bw="5">
<![CDATA[
branch654:1  %input_10_V_load_5 = load i14* %input_10_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="input_10_V_load_5"/></StgValue>
</operation>

<operation id="334" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch653:0  %input_9_V_addr_5 = getelementptr [28 x i14]* %input_9_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_9_V_addr_5"/></StgValue>
</operation>

<operation id="335" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="14" op_0_bw="5">
<![CDATA[
branch653:1  %input_9_V_load_5 = load i14* %input_9_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="input_9_V_load_5"/></StgValue>
</operation>

<operation id="336" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch652:0  %input_8_V_addr_5 = getelementptr [28 x i14]* %input_8_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_8_V_addr_5"/></StgValue>
</operation>

<operation id="337" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="14" op_0_bw="5">
<![CDATA[
branch652:1  %input_8_V_load_5 = load i14* %input_8_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="input_8_V_load_5"/></StgValue>
</operation>

<operation id="338" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch651:0  %input_7_V_addr_5 = getelementptr [28 x i14]* %input_7_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_7_V_addr_5"/></StgValue>
</operation>

<operation id="339" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="14" op_0_bw="5">
<![CDATA[
branch651:1  %input_7_V_load_5 = load i14* %input_7_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="input_7_V_load_5"/></StgValue>
</operation>

<operation id="340" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch650:0  %input_6_V_addr_5 = getelementptr [28 x i14]* %input_6_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_6_V_addr_5"/></StgValue>
</operation>

<operation id="341" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="14" op_0_bw="5">
<![CDATA[
branch650:1  %input_6_V_load_5 = load i14* %input_6_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="input_6_V_load_5"/></StgValue>
</operation>

<operation id="342" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch649:0  %input_5_V_addr_11 = getelementptr [28 x i14]* %input_5_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_5_V_addr_11"/></StgValue>
</operation>

<operation id="343" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="14" op_0_bw="5">
<![CDATA[
branch649:1  %input_5_V_load_13 = load i14* %input_5_V_addr_11, align 2

]]></Node>
<StgValue><ssdm name="input_5_V_load_13"/></StgValue>
</operation>

<operation id="344" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch648:0  %input_4_V_addr_10 = getelementptr [28 x i14]* %input_4_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_4_V_addr_10"/></StgValue>
</operation>

<operation id="345" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="14" op_0_bw="5">
<![CDATA[
branch648:1  %input_4_V_load_13 = load i14* %input_4_V_addr_10, align 2

]]></Node>
<StgValue><ssdm name="input_4_V_load_13"/></StgValue>
</operation>

<operation id="346" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch647:0  %input_3_V_addr_11 = getelementptr [28 x i14]* %input_3_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_3_V_addr_11"/></StgValue>
</operation>

<operation id="347" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="14" op_0_bw="5">
<![CDATA[
branch647:1  %input_3_V_load_13 = load i14* %input_3_V_addr_11, align 2

]]></Node>
<StgValue><ssdm name="input_3_V_load_13"/></StgValue>
</operation>

<operation id="348" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch646:0  %input_2_V_addr_11 = getelementptr [28 x i14]* %input_2_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_2_V_addr_11"/></StgValue>
</operation>

<operation id="349" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="14" op_0_bw="5">
<![CDATA[
branch646:1  %input_2_V_load_13 = load i14* %input_2_V_addr_11, align 2

]]></Node>
<StgValue><ssdm name="input_2_V_load_13"/></StgValue>
</operation>

<operation id="350" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch671:0  %input_27_V_addr_1 = getelementptr [28 x i14]* %input_27_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_27_V_addr_1"/></StgValue>
</operation>

<operation id="351" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="14" op_0_bw="5">
<![CDATA[
branch671:1  %input_27_V_load_1 = load i14* %input_27_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="input_27_V_load_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="352" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="14" op_0_bw="5">
<![CDATA[
branch1508:1  %input_24_V_load = load i14* %input_24_V_addr, align 2

]]></Node>
<StgValue><ssdm name="input_24_V_load"/></StgValue>
</operation>

<operation id="353" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0">
<![CDATA[
branch1508:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01822

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="354" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="14" op_0_bw="5">
<![CDATA[
branch1507:1  %input_23_V_load = load i14* %input_23_V_addr, align 2

]]></Node>
<StgValue><ssdm name="input_23_V_load"/></StgValue>
</operation>

<operation id="355" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0">
<![CDATA[
branch1507:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01822

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="356" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="14" op_0_bw="5">
<![CDATA[
branch1506:1  %input_22_V_load = load i14* %input_22_V_addr, align 2

]]></Node>
<StgValue><ssdm name="input_22_V_load"/></StgValue>
</operation>

<operation id="357" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0">
<![CDATA[
branch1506:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01822

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="358" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="14" op_0_bw="5">
<![CDATA[
branch1505:1  %input_21_V_load = load i14* %input_21_V_addr, align 2

]]></Node>
<StgValue><ssdm name="input_21_V_load"/></StgValue>
</operation>

<operation id="359" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0">
<![CDATA[
branch1505:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01822

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="360" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="14" op_0_bw="5">
<![CDATA[
branch1504:1  %input_20_V_load = load i14* %input_20_V_addr, align 2

]]></Node>
<StgValue><ssdm name="input_20_V_load"/></StgValue>
</operation>

<operation id="361" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0">
<![CDATA[
branch1504:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01822

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="362" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="14" op_0_bw="5">
<![CDATA[
branch1503:1  %input_19_V_load = load i14* %input_19_V_addr, align 2

]]></Node>
<StgValue><ssdm name="input_19_V_load"/></StgValue>
</operation>

<operation id="363" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0">
<![CDATA[
branch1503:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01822

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="364" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="14" op_0_bw="5">
<![CDATA[
branch1502:1  %input_18_V_load = load i14* %input_18_V_addr, align 2

]]></Node>
<StgValue><ssdm name="input_18_V_load"/></StgValue>
</operation>

<operation id="365" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0">
<![CDATA[
branch1502:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01822

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="366" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="14" op_0_bw="5">
<![CDATA[
branch1501:1  %input_17_V_load = load i14* %input_17_V_addr, align 2

]]></Node>
<StgValue><ssdm name="input_17_V_load"/></StgValue>
</operation>

<operation id="367" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0">
<![CDATA[
branch1501:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01822

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="368" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="14" op_0_bw="5">
<![CDATA[
branch1500:1  %input_16_V_load = load i14* %input_16_V_addr, align 2

]]></Node>
<StgValue><ssdm name="input_16_V_load"/></StgValue>
</operation>

<operation id="369" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0">
<![CDATA[
branch1500:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01822

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="370" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="14" op_0_bw="5">
<![CDATA[
branch1499:1  %input_15_V_load = load i14* %input_15_V_addr, align 2

]]></Node>
<StgValue><ssdm name="input_15_V_load"/></StgValue>
</operation>

<operation id="371" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0">
<![CDATA[
branch1499:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01822

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="372" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="14" op_0_bw="5">
<![CDATA[
branch1498:1  %input_14_V_load = load i14* %input_14_V_addr, align 2

]]></Node>
<StgValue><ssdm name="input_14_V_load"/></StgValue>
</operation>

<operation id="373" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0">
<![CDATA[
branch1498:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01822

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="374" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="14" op_0_bw="5">
<![CDATA[
branch1497:1  %input_13_V_load = load i14* %input_13_V_addr, align 2

]]></Node>
<StgValue><ssdm name="input_13_V_load"/></StgValue>
</operation>

<operation id="375" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0">
<![CDATA[
branch1497:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01822

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="376" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="14" op_0_bw="5">
<![CDATA[
branch1496:1  %input_12_V_load = load i14* %input_12_V_addr, align 2

]]></Node>
<StgValue><ssdm name="input_12_V_load"/></StgValue>
</operation>

<operation id="377" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0">
<![CDATA[
branch1496:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01822

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="378" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="14" op_0_bw="5">
<![CDATA[
branch1495:1  %input_11_V_load = load i14* %input_11_V_addr, align 2

]]></Node>
<StgValue><ssdm name="input_11_V_load"/></StgValue>
</operation>

<operation id="379" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0">
<![CDATA[
branch1495:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01822

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="380" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="14" op_0_bw="5">
<![CDATA[
branch1494:1  %input_10_V_load = load i14* %input_10_V_addr, align 2

]]></Node>
<StgValue><ssdm name="input_10_V_load"/></StgValue>
</operation>

<operation id="381" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0">
<![CDATA[
branch1494:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01822

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="382" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="14" op_0_bw="5">
<![CDATA[
branch1493:1  %input_9_V_load = load i14* %input_9_V_addr, align 2

]]></Node>
<StgValue><ssdm name="input_9_V_load"/></StgValue>
</operation>

<operation id="383" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0">
<![CDATA[
branch1493:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01822

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="384" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="14" op_0_bw="5">
<![CDATA[
branch1492:1  %input_8_V_load = load i14* %input_8_V_addr, align 2

]]></Node>
<StgValue><ssdm name="input_8_V_load"/></StgValue>
</operation>

<operation id="385" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0">
<![CDATA[
branch1492:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01822

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="386" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="14" op_0_bw="5">
<![CDATA[
branch1491:1  %input_7_V_load = load i14* %input_7_V_addr, align 2

]]></Node>
<StgValue><ssdm name="input_7_V_load"/></StgValue>
</operation>

<operation id="387" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0">
<![CDATA[
branch1491:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01822

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="388" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="14" op_0_bw="5">
<![CDATA[
branch1490:1  %input_6_V_load = load i14* %input_6_V_addr, align 2

]]></Node>
<StgValue><ssdm name="input_6_V_load"/></StgValue>
</operation>

<operation id="389" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0">
<![CDATA[
branch1490:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01822

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="390" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="14" op_0_bw="5">
<![CDATA[
branch1489:1  %input_5_V_load = load i14* %input_5_V_addr73, align 2

]]></Node>
<StgValue><ssdm name="input_5_V_load"/></StgValue>
</operation>

<operation id="391" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0">
<![CDATA[
branch1489:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01822

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="392" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="14" op_0_bw="5">
<![CDATA[
branch1488:1  %input_4_V_load = load i14* %input_4_V_addr55, align 2

]]></Node>
<StgValue><ssdm name="input_4_V_load"/></StgValue>
</operation>

<operation id="393" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0">
<![CDATA[
branch1488:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01822

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="394" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="14" op_0_bw="5">
<![CDATA[
branch1487:1  %input_3_V_load = load i14* %input_3_V_addr37, align 2

]]></Node>
<StgValue><ssdm name="input_3_V_load"/></StgValue>
</operation>

<operation id="395" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0">
<![CDATA[
branch1487:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01822

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="396" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="14" op_0_bw="5">
<![CDATA[
branch1486:1  %input_2_V_load = load i14* %input_2_V_addr, align 2

]]></Node>
<StgValue><ssdm name="input_2_V_load"/></StgValue>
</operation>

<operation id="397" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0">
<![CDATA[
branch1486:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01822

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="398" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="14" op_0_bw="5">
<![CDATA[
branch1485:1  %input_1_V_load = load i14* %input_1_V_addr, align 2

]]></Node>
<StgValue><ssdm name="input_1_V_load"/></StgValue>
</operation>

<operation id="399" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0">
<![CDATA[
branch1485:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01822

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="400" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="14" op_0_bw="5">
<![CDATA[
branch1484:1  %input_0_V_load = load i14* %input_0_V_addr, align 2

]]></Node>
<StgValue><ssdm name="input_0_V_load"/></StgValue>
</operation>

<operation id="401" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0">
<![CDATA[
branch1484:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01822

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="402" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="14" op_0_bw="5">
<![CDATA[
branch1509:1  %input_25_V_load = load i14* %input_25_V_addr, align 2

]]></Node>
<StgValue><ssdm name="input_25_V_load"/></StgValue>
</operation>

<operation id="403" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="0">
<![CDATA[
branch1509:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01822

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="404" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0" op_4_bw="14" op_5_bw="0" op_6_bw="14" op_7_bw="0" op_8_bw="14" op_9_bw="0" op_10_bw="14" op_11_bw="0" op_12_bw="14" op_13_bw="0" op_14_bw="14" op_15_bw="0" op_16_bw="14" op_17_bw="0" op_18_bw="14" op_19_bw="0" op_20_bw="14" op_21_bw="0" op_22_bw="14" op_23_bw="0" op_24_bw="14" op_25_bw="0" op_26_bw="14" op_27_bw="0" op_28_bw="14" op_29_bw="0" op_30_bw="14" op_31_bw="0" op_32_bw="14" op_33_bw="0" op_34_bw="14" op_35_bw="0" op_36_bw="14" op_37_bw="0" op_38_bw="14" op_39_bw="0" op_40_bw="14" op_41_bw="0" op_42_bw="14" op_43_bw="0" op_44_bw="14" op_45_bw="0" op_46_bw="14" op_47_bw="0" op_48_bw="14" op_49_bw="0" op_50_bw="14" op_51_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01822:0  %phi_ln1117 = phi i14 [ %input_0_V_load, %branch1484 ], [ %input_1_V_load, %branch1485 ], [ %input_2_V_load, %branch1486 ], [ %input_3_V_load, %branch1487 ], [ %input_4_V_load, %branch1488 ], [ %input_5_V_load, %branch1489 ], [ %input_6_V_load, %branch1490 ], [ %input_7_V_load, %branch1491 ], [ %input_8_V_load, %branch1492 ], [ %input_9_V_load, %branch1493 ], [ %input_10_V_load, %branch1494 ], [ %input_11_V_load, %branch1495 ], [ %input_12_V_load, %branch1496 ], [ %input_13_V_load, %branch1497 ], [ %input_14_V_load, %branch1498 ], [ %input_15_V_load, %branch1499 ], [ %input_16_V_load, %branch1500 ], [ %input_17_V_load, %branch1501 ], [ %input_18_V_load, %branch1502 ], [ %input_19_V_load, %branch1503 ], [ %input_20_V_load, %branch1504 ], [ %input_21_V_load, %branch1505 ], [ %input_22_V_load, %branch1506 ], [ %input_23_V_load, %branch1507 ], [ %input_24_V_load, %branch1508 ], [ %input_25_V_load, %branch1509 ]

]]></Node>
<StgValue><ssdm name="phi_ln1117"/></StgValue>
</operation>

<operation id="405" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="14" op_0_bw="5">
<![CDATA[
branch1341:1  %input_25_V_load_1 = load i14* %input_25_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="input_25_V_load_1"/></StgValue>
</operation>

<operation id="406" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="0">
<![CDATA[
branch1341:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01619

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="407" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="14" op_0_bw="5">
<![CDATA[
branch1340:1  %input_24_V_load_1 = load i14* %input_24_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="input_24_V_load_1"/></StgValue>
</operation>

<operation id="408" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0">
<![CDATA[
branch1340:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01619

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="409" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="14" op_0_bw="5">
<![CDATA[
branch1339:1  %input_23_V_load_1 = load i14* %input_23_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="input_23_V_load_1"/></StgValue>
</operation>

<operation id="410" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0">
<![CDATA[
branch1339:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01619

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="411" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="14" op_0_bw="5">
<![CDATA[
branch1338:1  %input_22_V_load_1 = load i14* %input_22_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="input_22_V_load_1"/></StgValue>
</operation>

<operation id="412" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0">
<![CDATA[
branch1338:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01619

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="413" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="14" op_0_bw="5">
<![CDATA[
branch1337:1  %input_21_V_load_1 = load i14* %input_21_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="input_21_V_load_1"/></StgValue>
</operation>

<operation id="414" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="0">
<![CDATA[
branch1337:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01619

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="415" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="14" op_0_bw="5">
<![CDATA[
branch1336:1  %input_20_V_load_1 = load i14* %input_20_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="input_20_V_load_1"/></StgValue>
</operation>

<operation id="416" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="0">
<![CDATA[
branch1336:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01619

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="417" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="14" op_0_bw="5">
<![CDATA[
branch1335:1  %input_19_V_load_1 = load i14* %input_19_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="input_19_V_load_1"/></StgValue>
</operation>

<operation id="418" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="0">
<![CDATA[
branch1335:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01619

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="419" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="14" op_0_bw="5">
<![CDATA[
branch1334:1  %input_18_V_load_1 = load i14* %input_18_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="input_18_V_load_1"/></StgValue>
</operation>

<operation id="420" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="0">
<![CDATA[
branch1334:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01619

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="421" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="14" op_0_bw="5">
<![CDATA[
branch1333:1  %input_17_V_load_1 = load i14* %input_17_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="input_17_V_load_1"/></StgValue>
</operation>

<operation id="422" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="0">
<![CDATA[
branch1333:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01619

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="423" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="14" op_0_bw="5">
<![CDATA[
branch1332:1  %input_16_V_load_1 = load i14* %input_16_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="input_16_V_load_1"/></StgValue>
</operation>

<operation id="424" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="0">
<![CDATA[
branch1332:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01619

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="425" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="14" op_0_bw="5">
<![CDATA[
branch1331:1  %input_15_V_load_1 = load i14* %input_15_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="input_15_V_load_1"/></StgValue>
</operation>

<operation id="426" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="0">
<![CDATA[
branch1331:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01619

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="427" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="14" op_0_bw="5">
<![CDATA[
branch1330:1  %input_14_V_load_1 = load i14* %input_14_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="input_14_V_load_1"/></StgValue>
</operation>

<operation id="428" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="0">
<![CDATA[
branch1330:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01619

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="429" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="14" op_0_bw="5">
<![CDATA[
branch1329:1  %input_13_V_load_1 = load i14* %input_13_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="input_13_V_load_1"/></StgValue>
</operation>

<operation id="430" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="0">
<![CDATA[
branch1329:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01619

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="431" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="14" op_0_bw="5">
<![CDATA[
branch1328:1  %input_12_V_load_1 = load i14* %input_12_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="input_12_V_load_1"/></StgValue>
</operation>

<operation id="432" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="0">
<![CDATA[
branch1328:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01619

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="433" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="14" op_0_bw="5">
<![CDATA[
branch1327:1  %input_11_V_load_1 = load i14* %input_11_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="input_11_V_load_1"/></StgValue>
</operation>

<operation id="434" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="0">
<![CDATA[
branch1327:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01619

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="435" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="14" op_0_bw="5">
<![CDATA[
branch1326:1  %input_10_V_load_1 = load i14* %input_10_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="input_10_V_load_1"/></StgValue>
</operation>

<operation id="436" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="0">
<![CDATA[
branch1326:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01619

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="437" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="14" op_0_bw="5">
<![CDATA[
branch1325:1  %input_9_V_load_1 = load i14* %input_9_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="input_9_V_load_1"/></StgValue>
</operation>

<operation id="438" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="0">
<![CDATA[
branch1325:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01619

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="439" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="14" op_0_bw="5">
<![CDATA[
branch1324:1  %input_8_V_load_1 = load i14* %input_8_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="input_8_V_load_1"/></StgValue>
</operation>

<operation id="440" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="0">
<![CDATA[
branch1324:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01619

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="441" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="14" op_0_bw="5">
<![CDATA[
branch1323:1  %input_7_V_load_1 = load i14* %input_7_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="input_7_V_load_1"/></StgValue>
</operation>

<operation id="442" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="0">
<![CDATA[
branch1323:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01619

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="443" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="14" op_0_bw="5">
<![CDATA[
branch1322:1  %input_6_V_load_1 = load i14* %input_6_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="input_6_V_load_1"/></StgValue>
</operation>

<operation id="444" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="0">
<![CDATA[
branch1322:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01619

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="445" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="14" op_0_bw="5">
<![CDATA[
branch1321:1  %input_5_V_load_9 = load i14* %input_5_V_addr, align 2

]]></Node>
<StgValue><ssdm name="input_5_V_load_9"/></StgValue>
</operation>

<operation id="446" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="0">
<![CDATA[
branch1321:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01619

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="447" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="14" op_0_bw="5">
<![CDATA[
branch1320:1  %input_4_V_load_9 = load i14* %input_4_V_addr61, align 2

]]></Node>
<StgValue><ssdm name="input_4_V_load_9"/></StgValue>
</operation>

<operation id="448" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="0">
<![CDATA[
branch1320:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01619

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="449" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="14" op_0_bw="5">
<![CDATA[
branch1319:1  %input_3_V_load_9 = load i14* %input_3_V_addr43, align 2

]]></Node>
<StgValue><ssdm name="input_3_V_load_9"/></StgValue>
</operation>

<operation id="450" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="0">
<![CDATA[
branch1319:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01619

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="451" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="14" op_0_bw="5">
<![CDATA[
branch1318:1  %input_2_V_load_9 = load i14* %input_2_V_addr25, align 2

]]></Node>
<StgValue><ssdm name="input_2_V_load_9"/></StgValue>
</operation>

<operation id="452" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="0">
<![CDATA[
branch1318:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01619

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="453" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="14" op_0_bw="5">
<![CDATA[
branch1317:1  %input_1_V_load_9 = load i14* %input_1_V_addr13, align 2

]]></Node>
<StgValue><ssdm name="input_1_V_load_9"/></StgValue>
</operation>

<operation id="454" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="0">
<![CDATA[
branch1317:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01619

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="455" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="14" op_0_bw="5">
<![CDATA[
branch1342:1  %input_26_V_load = load i14* %input_26_V_addr, align 2

]]></Node>
<StgValue><ssdm name="input_26_V_load"/></StgValue>
</operation>

<operation id="456" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="0">
<![CDATA[
branch1342:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01619

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="457" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0" op_4_bw="14" op_5_bw="0" op_6_bw="14" op_7_bw="0" op_8_bw="14" op_9_bw="0" op_10_bw="14" op_11_bw="0" op_12_bw="14" op_13_bw="0" op_14_bw="14" op_15_bw="0" op_16_bw="14" op_17_bw="0" op_18_bw="14" op_19_bw="0" op_20_bw="14" op_21_bw="0" op_22_bw="14" op_23_bw="0" op_24_bw="14" op_25_bw="0" op_26_bw="14" op_27_bw="0" op_28_bw="14" op_29_bw="0" op_30_bw="14" op_31_bw="0" op_32_bw="14" op_33_bw="0" op_34_bw="14" op_35_bw="0" op_36_bw="14" op_37_bw="0" op_38_bw="14" op_39_bw="0" op_40_bw="14" op_41_bw="0" op_42_bw="14" op_43_bw="0" op_44_bw="14" op_45_bw="0" op_46_bw="14" op_47_bw="0" op_48_bw="14" op_49_bw="0" op_50_bw="14" op_51_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01619:0  %phi_ln1117_1 = phi i14 [ %input_1_V_load_9, %branch1317 ], [ %input_2_V_load_9, %branch1318 ], [ %input_3_V_load_9, %branch1319 ], [ %input_4_V_load_9, %branch1320 ], [ %input_5_V_load_9, %branch1321 ], [ %input_6_V_load_1, %branch1322 ], [ %input_7_V_load_1, %branch1323 ], [ %input_8_V_load_1, %branch1324 ], [ %input_9_V_load_1, %branch1325 ], [ %input_10_V_load_1, %branch1326 ], [ %input_11_V_load_1, %branch1327 ], [ %input_12_V_load_1, %branch1328 ], [ %input_13_V_load_1, %branch1329 ], [ %input_14_V_load_1, %branch1330 ], [ %input_15_V_load_1, %branch1331 ], [ %input_16_V_load_1, %branch1332 ], [ %input_17_V_load_1, %branch1333 ], [ %input_18_V_load_1, %branch1334 ], [ %input_19_V_load_1, %branch1335 ], [ %input_20_V_load_1, %branch1336 ], [ %input_21_V_load_1, %branch1337 ], [ %input_22_V_load_1, %branch1338 ], [ %input_23_V_load_1, %branch1339 ], [ %input_24_V_load_1, %branch1340 ], [ %input_25_V_load_1, %branch1341 ], [ %input_26_V_load, %branch1342 ]

]]></Node>
<StgValue><ssdm name="phi_ln1117_1"/></StgValue>
</operation>

<operation id="458" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="20" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01619:1  %sext_ln1118 = sext i14 %phi_ln1117_1 to i20

]]></Node>
<StgValue><ssdm name="sext_ln1118"/></StgValue>
</operation>

<operation id="459" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="19" op_0_bw="19" op_1_bw="14" op_2_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01619:2  %shl_ln = call i19 @_ssdm_op_BitConcatenate.i19.i14.i5(i14 %phi_ln1117_1, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="460" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="20" op_0_bw="19">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01619:3  %sext_ln1118_54 = sext i19 %shl_ln to i20

]]></Node>
<StgValue><ssdm name="sext_ln1118_54"/></StgValue>
</operation>

<operation id="461" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01619:4  %sub_ln1118 = sub i20 %sext_ln1118_54, %sext_ln1118

]]></Node>
<StgValue><ssdm name="sub_ln1118"/></StgValue>
</operation>

<operation id="462" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="28" op_0_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01619:5  %sext_ln1118_55 = sext i20 %sub_ln1118 to i28

]]></Node>
<StgValue><ssdm name="sext_ln1118_55"/></StgValue>
</operation>

<operation id="463" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="10" op_0_bw="10" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01619:6  %tmp_153 = call i10 @_ssdm_op_PartSelect.i10.i14.i32.i32(i14 %phi_ln1117, i32 4, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>

<operation id="464" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="18" op_0_bw="18" op_1_bw="10" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01619:7  %shl_ln3 = call i18 @_ssdm_op_BitConcatenate.i18.i10.i8(i10 %tmp_153, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln3"/></StgValue>
</operation>

<operation id="465" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="29" op_0_bw="18">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01619:8  %sext_ln728 = sext i18 %shl_ln3 to i29

]]></Node>
<StgValue><ssdm name="sext_ln728"/></StgValue>
</operation>

<operation id="466" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="29" op_0_bw="28">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01619:9  %zext_ln703 = zext i28 %sext_ln1118_55 to i29

]]></Node>
<StgValue><ssdm name="zext_ln703"/></StgValue>
</operation>

<operation id="467" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01619:10  %add_ln1192 = add nsw i29 %zext_ln703, %sext_ln728

]]></Node>
<StgValue><ssdm name="add_ln1192"/></StgValue>
</operation>

<operation id="468" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0" op_36_bw="5" op_37_bw="0" op_38_bw="5" op_39_bw="0" op_40_bw="5" op_41_bw="0" op_42_bw="5" op_43_bw="0" op_44_bw="5" op_45_bw="0" op_46_bw="5" op_47_bw="0" op_48_bw="5" op_49_bw="0" op_50_bw="5" op_51_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01619:11  switch i5 %select_ln32, label %branch1175 [
    i5 0, label %branch1150
    i5 1, label %branch1151
    i5 2, label %branch1152
    i5 3, label %branch1153
    i5 4, label %branch1154
    i5 5, label %branch1155
    i5 6, label %branch1156
    i5 7, label %branch1157
    i5 8, label %branch1158
    i5 9, label %branch1159
    i5 10, label %branch1160
    i5 11, label %branch1161
    i5 12, label %branch1162
    i5 13, label %branch1163
    i5 14, label %branch1164
    i5 15, label %branch1165
    i5 -16, label %branch1166
    i5 -15, label %branch1167
    i5 -14, label %branch1168
    i5 -13, label %branch1169
    i5 -12, label %branch1170
    i5 -11, label %branch1171
    i5 -10, label %branch1172
    i5 -9, label %branch1173
    i5 -8, label %branch1174
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="469" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="14" op_0_bw="5">
<![CDATA[
branch1174:1  %input_26_V_load_1 = load i14* %input_26_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="input_26_V_load_1"/></StgValue>
</operation>

<operation id="470" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="0">
<![CDATA[
branch1174:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01416

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="471" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="14" op_0_bw="5">
<![CDATA[
branch1173:1  %input_25_V_load_2 = load i14* %input_25_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="input_25_V_load_2"/></StgValue>
</operation>

<operation id="472" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="0">
<![CDATA[
branch1173:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01416

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="473" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="14" op_0_bw="5">
<![CDATA[
branch1172:1  %input_24_V_load_2 = load i14* %input_24_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="input_24_V_load_2"/></StgValue>
</operation>

<operation id="474" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="0">
<![CDATA[
branch1172:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01416

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="475" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="14" op_0_bw="5">
<![CDATA[
branch1171:1  %input_23_V_load_2 = load i14* %input_23_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="input_23_V_load_2"/></StgValue>
</operation>

<operation id="476" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="0">
<![CDATA[
branch1171:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01416

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="477" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="14" op_0_bw="5">
<![CDATA[
branch1170:1  %input_22_V_load_2 = load i14* %input_22_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="input_22_V_load_2"/></StgValue>
</operation>

<operation id="478" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="0">
<![CDATA[
branch1170:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01416

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="479" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="14" op_0_bw="5">
<![CDATA[
branch1169:1  %input_21_V_load_2 = load i14* %input_21_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="input_21_V_load_2"/></StgValue>
</operation>

<operation id="480" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="0">
<![CDATA[
branch1169:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01416

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="481" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="14" op_0_bw="5">
<![CDATA[
branch1168:1  %input_20_V_load_2 = load i14* %input_20_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="input_20_V_load_2"/></StgValue>
</operation>

<operation id="482" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="0">
<![CDATA[
branch1168:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01416

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="483" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="14" op_0_bw="5">
<![CDATA[
branch1167:1  %input_19_V_load_2 = load i14* %input_19_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="input_19_V_load_2"/></StgValue>
</operation>

<operation id="484" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="0">
<![CDATA[
branch1167:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01416

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="485" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="14" op_0_bw="5">
<![CDATA[
branch1166:1  %input_18_V_load_2 = load i14* %input_18_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="input_18_V_load_2"/></StgValue>
</operation>

<operation id="486" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="0">
<![CDATA[
branch1166:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01416

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="487" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="14" op_0_bw="5">
<![CDATA[
branch1165:1  %input_17_V_load_2 = load i14* %input_17_V_addr301, align 2

]]></Node>
<StgValue><ssdm name="input_17_V_load_2"/></StgValue>
</operation>

<operation id="488" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="0">
<![CDATA[
branch1165:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01416

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="489" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="14" op_0_bw="5">
<![CDATA[
branch1164:1  %input_16_V_load_2 = load i14* %input_16_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="input_16_V_load_2"/></StgValue>
</operation>

<operation id="490" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="0">
<![CDATA[
branch1164:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01416

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="491" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="14" op_0_bw="5">
<![CDATA[
branch1163:1  %input_15_V_load_2 = load i14* %input_15_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="input_15_V_load_2"/></StgValue>
</operation>

<operation id="492" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="0">
<![CDATA[
branch1163:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01416

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="493" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="14" op_0_bw="5">
<![CDATA[
branch1162:1  %input_14_V_load_2 = load i14* %input_14_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="input_14_V_load_2"/></StgValue>
</operation>

<operation id="494" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="0">
<![CDATA[
branch1162:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01416

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="495" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="14" op_0_bw="5">
<![CDATA[
branch1161:1  %input_13_V_load_2 = load i14* %input_13_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="input_13_V_load_2"/></StgValue>
</operation>

<operation id="496" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="0" op_0_bw="0">
<![CDATA[
branch1161:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01416

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="497" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="14" op_0_bw="5">
<![CDATA[
branch1160:1  %input_12_V_load_2 = load i14* %input_12_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="input_12_V_load_2"/></StgValue>
</operation>

<operation id="498" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="0" op_0_bw="0">
<![CDATA[
branch1160:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01416

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="499" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="14" op_0_bw="5">
<![CDATA[
branch1159:1  %input_11_V_load_2 = load i14* %input_11_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="input_11_V_load_2"/></StgValue>
</operation>

<operation id="500" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="0" op_0_bw="0">
<![CDATA[
branch1159:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01416

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="501" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="14" op_0_bw="5">
<![CDATA[
branch1158:1  %input_10_V_load_2 = load i14* %input_10_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="input_10_V_load_2"/></StgValue>
</operation>

<operation id="502" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="0" op_0_bw="0">
<![CDATA[
branch1158:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01416

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="503" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="14" op_0_bw="5">
<![CDATA[
branch1157:1  %input_9_V_load_2 = load i14* %input_9_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="input_9_V_load_2"/></StgValue>
</operation>

<operation id="504" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="0">
<![CDATA[
branch1157:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01416

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="505" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="14" op_0_bw="5">
<![CDATA[
branch1156:1  %input_8_V_load_2 = load i14* %input_8_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="input_8_V_load_2"/></StgValue>
</operation>

<operation id="506" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="0">
<![CDATA[
branch1156:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01416

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="507" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="14" op_0_bw="5">
<![CDATA[
branch1155:1  %input_7_V_load_2 = load i14* %input_7_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="input_7_V_load_2"/></StgValue>
</operation>

<operation id="508" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="0" op_0_bw="0">
<![CDATA[
branch1155:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01416

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="509" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="14" op_0_bw="5">
<![CDATA[
branch1154:1  %input_6_V_load_2 = load i14* %input_6_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="input_6_V_load_2"/></StgValue>
</operation>

<operation id="510" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="0">
<![CDATA[
branch1154:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01416

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="511" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="14" op_0_bw="5">
<![CDATA[
branch1153:1  %input_5_V_load_10 = load i14* %input_5_V_addr85, align 2

]]></Node>
<StgValue><ssdm name="input_5_V_load_10"/></StgValue>
</operation>

<operation id="512" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="0" op_0_bw="0">
<![CDATA[
branch1153:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01416

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="513" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="14" op_0_bw="5">
<![CDATA[
branch1152:1  %input_4_V_load_10 = load i14* %input_4_V_addr67, align 2

]]></Node>
<StgValue><ssdm name="input_4_V_load_10"/></StgValue>
</operation>

<operation id="514" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="0" op_0_bw="0">
<![CDATA[
branch1152:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01416

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="515" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="14" op_0_bw="5">
<![CDATA[
branch1151:1  %input_3_V_load_10 = load i14* %input_3_V_addr, align 2

]]></Node>
<StgValue><ssdm name="input_3_V_load_10"/></StgValue>
</operation>

<operation id="516" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="0">
<![CDATA[
branch1151:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01416

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="517" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="14" op_0_bw="5">
<![CDATA[
branch1150:1  %input_2_V_load_10 = load i14* %input_2_V_addr31, align 2

]]></Node>
<StgValue><ssdm name="input_2_V_load_10"/></StgValue>
</operation>

<operation id="518" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="0">
<![CDATA[
branch1150:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01416

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="519" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="14" op_0_bw="5">
<![CDATA[
branch1175:1  %input_27_V_load = load i14* %input_27_V_addr, align 2

]]></Node>
<StgValue><ssdm name="input_27_V_load"/></StgValue>
</operation>

<operation id="520" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="0" op_0_bw="0">
<![CDATA[
branch1175:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01416

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="521" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0" op_4_bw="14" op_5_bw="0" op_6_bw="14" op_7_bw="0" op_8_bw="14" op_9_bw="0" op_10_bw="14" op_11_bw="0" op_12_bw="14" op_13_bw="0" op_14_bw="14" op_15_bw="0" op_16_bw="14" op_17_bw="0" op_18_bw="14" op_19_bw="0" op_20_bw="14" op_21_bw="0" op_22_bw="14" op_23_bw="0" op_24_bw="14" op_25_bw="0" op_26_bw="14" op_27_bw="0" op_28_bw="14" op_29_bw="0" op_30_bw="14" op_31_bw="0" op_32_bw="14" op_33_bw="0" op_34_bw="14" op_35_bw="0" op_36_bw="14" op_37_bw="0" op_38_bw="14" op_39_bw="0" op_40_bw="14" op_41_bw="0" op_42_bw="14" op_43_bw="0" op_44_bw="14" op_45_bw="0" op_46_bw="14" op_47_bw="0" op_48_bw="14" op_49_bw="0" op_50_bw="14" op_51_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01416:0  %phi_ln1117_2 = phi i14 [ %input_2_V_load_10, %branch1150 ], [ %input_3_V_load_10, %branch1151 ], [ %input_4_V_load_10, %branch1152 ], [ %input_5_V_load_10, %branch1153 ], [ %input_6_V_load_2, %branch1154 ], [ %input_7_V_load_2, %branch1155 ], [ %input_8_V_load_2, %branch1156 ], [ %input_9_V_load_2, %branch1157 ], [ %input_10_V_load_2, %branch1158 ], [ %input_11_V_load_2, %branch1159 ], [ %input_12_V_load_2, %branch1160 ], [ %input_13_V_load_2, %branch1161 ], [ %input_14_V_load_2, %branch1162 ], [ %input_15_V_load_2, %branch1163 ], [ %input_16_V_load_2, %branch1164 ], [ %input_17_V_load_2, %branch1165 ], [ %input_18_V_load_2, %branch1166 ], [ %input_19_V_load_2, %branch1167 ], [ %input_20_V_load_2, %branch1168 ], [ %input_21_V_load_2, %branch1169 ], [ %input_22_V_load_2, %branch1170 ], [ %input_23_V_load_2, %branch1171 ], [ %input_24_V_load_2, %branch1172 ], [ %input_25_V_load_2, %branch1173 ], [ %input_26_V_load_1, %branch1174 ], [ %input_27_V_load, %branch1175 ]

]]></Node>
<StgValue><ssdm name="phi_ln1117_2"/></StgValue>
</operation>

<operation id="522" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="22" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01416:1  %sext_ln1118_56 = sext i14 %phi_ln1117_2 to i22

]]></Node>
<StgValue><ssdm name="sext_ln1118_56"/></StgValue>
</operation>

<operation id="523" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01416:2  %mul_ln1118 = mul i22 %sext_ln1118_56, -91

]]></Node>
<StgValue><ssdm name="mul_ln1118"/></StgValue>
</operation>

<operation id="524" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="14" op_0_bw="14" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01416:3  %tmp_154 = call i14 @_ssdm_op_PartSelect.i14.i29.i32.i32(i29 %add_ln1192, i32 8, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_154"/></StgValue>
</operation>

<operation id="525" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01416:4  %shl_ln728_s = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_154, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_s"/></StgValue>
</operation>

<operation id="526" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01416:5  %add_ln1192_102 = add i22 %shl_ln728_s, %mul_ln1118

]]></Node>
<StgValue><ssdm name="add_ln1192_102"/></StgValue>
</operation>

<operation id="527" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0" op_36_bw="5" op_37_bw="0" op_38_bw="5" op_39_bw="0" op_40_bw="5" op_41_bw="0" op_42_bw="5" op_43_bw="0" op_44_bw="5" op_45_bw="0" op_46_bw="5" op_47_bw="0" op_48_bw="5" op_49_bw="0" op_50_bw="5" op_51_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01416:6  switch i5 %select_ln32, label %branch1005 [
    i5 0, label %branch980
    i5 1, label %branch981
    i5 2, label %branch982
    i5 3, label %branch983
    i5 4, label %branch984
    i5 5, label %branch985
    i5 6, label %branch986
    i5 7, label %branch987
    i5 8, label %branch988
    i5 9, label %branch989
    i5 10, label %branch990
    i5 11, label %branch991
    i5 12, label %branch992
    i5 13, label %branch993
    i5 14, label %branch994
    i5 15, label %branch995
    i5 -16, label %branch996
    i5 -15, label %branch997
    i5 -14, label %branch998
    i5 -13, label %branch999
    i5 -12, label %branch1000
    i5 -11, label %branch1001
    i5 -10, label %branch1002
    i5 -9, label %branch1003
    i5 -8, label %branch1004
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="528" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="14" op_0_bw="5">
<![CDATA[
branch1004:1  %input_24_V_load_3 = load i14* %input_24_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="input_24_V_load_3"/></StgValue>
</operation>

<operation id="529" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="0" op_0_bw="0">
<![CDATA[
branch1004:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01213

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="530" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="14" op_0_bw="5">
<![CDATA[
branch1003:1  %input_23_V_load_3 = load i14* %input_23_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="input_23_V_load_3"/></StgValue>
</operation>

<operation id="531" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="0" op_0_bw="0">
<![CDATA[
branch1003:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01213

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="532" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="14" op_0_bw="5">
<![CDATA[
branch1002:1  %input_22_V_load_3 = load i14* %input_22_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="input_22_V_load_3"/></StgValue>
</operation>

<operation id="533" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="0">
<![CDATA[
branch1002:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01213

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="534" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="14" op_0_bw="5">
<![CDATA[
branch1001:1  %input_21_V_load_3 = load i14* %input_21_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="input_21_V_load_3"/></StgValue>
</operation>

<operation id="535" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="0" op_0_bw="0">
<![CDATA[
branch1001:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01213

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="536" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="14" op_0_bw="5">
<![CDATA[
branch1000:1  %input_20_V_load_3 = load i14* %input_20_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="input_20_V_load_3"/></StgValue>
</operation>

<operation id="537" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="0" op_0_bw="0">
<![CDATA[
branch1000:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01213

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="538" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="14" op_0_bw="5">
<![CDATA[
branch999:1  %input_19_V_load_3 = load i14* %input_19_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="input_19_V_load_3"/></StgValue>
</operation>

<operation id="539" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="0">
<![CDATA[
branch999:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01213

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="540" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="14" op_0_bw="5">
<![CDATA[
branch998:1  %input_18_V_load_3 = load i14* %input_18_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="input_18_V_load_3"/></StgValue>
</operation>

<operation id="541" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="0" op_0_bw="0">
<![CDATA[
branch998:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01213

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="542" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="14" op_0_bw="5">
<![CDATA[
branch997:1  %input_17_V_load_3 = load i14* %input_17_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="input_17_V_load_3"/></StgValue>
</operation>

<operation id="543" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="0" op_0_bw="0">
<![CDATA[
branch997:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01213

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="544" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="14" op_0_bw="5">
<![CDATA[
branch996:1  %input_16_V_load_3 = load i14* %input_16_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="input_16_V_load_3"/></StgValue>
</operation>

<operation id="545" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="0" op_0_bw="0">
<![CDATA[
branch996:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01213

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="546" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="14" op_0_bw="5">
<![CDATA[
branch995:1  %input_15_V_load_3 = load i14* %input_15_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="input_15_V_load_3"/></StgValue>
</operation>

<operation id="547" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="0" op_0_bw="0">
<![CDATA[
branch995:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01213

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="548" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="14" op_0_bw="5">
<![CDATA[
branch994:1  %input_14_V_load_3 = load i14* %input_14_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="input_14_V_load_3"/></StgValue>
</operation>

<operation id="549" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="0" op_0_bw="0">
<![CDATA[
branch994:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01213

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="550" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="14" op_0_bw="5">
<![CDATA[
branch993:1  %input_13_V_load_3 = load i14* %input_13_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="input_13_V_load_3"/></StgValue>
</operation>

<operation id="551" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="0" op_0_bw="0">
<![CDATA[
branch993:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01213

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="552" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="14" op_0_bw="5">
<![CDATA[
branch992:1  %input_12_V_load_3 = load i14* %input_12_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="input_12_V_load_3"/></StgValue>
</operation>

<operation id="553" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="0" op_0_bw="0">
<![CDATA[
branch992:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01213

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="554" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="14" op_0_bw="5">
<![CDATA[
branch991:1  %input_11_V_load_3 = load i14* %input_11_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="input_11_V_load_3"/></StgValue>
</operation>

<operation id="555" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="0" op_0_bw="0">
<![CDATA[
branch991:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01213

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="556" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="14" op_0_bw="5">
<![CDATA[
branch990:1  %input_10_V_load_3 = load i14* %input_10_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="input_10_V_load_3"/></StgValue>
</operation>

<operation id="557" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="0" op_0_bw="0">
<![CDATA[
branch990:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01213

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="558" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="14" op_0_bw="5">
<![CDATA[
branch989:1  %input_9_V_load_3 = load i14* %input_9_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="input_9_V_load_3"/></StgValue>
</operation>

<operation id="559" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="0" op_0_bw="0">
<![CDATA[
branch989:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01213

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="560" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="14" op_0_bw="5">
<![CDATA[
branch988:1  %input_8_V_load_3 = load i14* %input_8_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="input_8_V_load_3"/></StgValue>
</operation>

<operation id="561" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="0" op_0_bw="0">
<![CDATA[
branch988:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01213

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="562" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="14" op_0_bw="5">
<![CDATA[
branch987:1  %input_7_V_load_3 = load i14* %input_7_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="input_7_V_load_3"/></StgValue>
</operation>

<operation id="563" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="0" op_0_bw="0">
<![CDATA[
branch987:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01213

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="564" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="14" op_0_bw="5">
<![CDATA[
branch986:1  %input_6_V_load_3 = load i14* %input_6_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="input_6_V_load_3"/></StgValue>
</operation>

<operation id="565" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="0" op_0_bw="0">
<![CDATA[
branch986:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01213

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="566" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="14" op_0_bw="5">
<![CDATA[
branch985:1  %input_5_V_load_11 = load i14* %input_5_V_addr_9, align 2

]]></Node>
<StgValue><ssdm name="input_5_V_load_11"/></StgValue>
</operation>

<operation id="567" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="0" op_0_bw="0">
<![CDATA[
branch985:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01213

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="568" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="14" op_0_bw="5">
<![CDATA[
branch984:1  %input_4_V_load_11 = load i14* %input_4_V_addr, align 2

]]></Node>
<StgValue><ssdm name="input_4_V_load_11"/></StgValue>
</operation>

<operation id="569" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="0" op_0_bw="0">
<![CDATA[
branch984:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01213

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="570" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="14" op_0_bw="5">
<![CDATA[
branch983:1  %input_3_V_load_11 = load i14* %input_3_V_addr_9, align 2

]]></Node>
<StgValue><ssdm name="input_3_V_load_11"/></StgValue>
</operation>

<operation id="571" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="0" op_0_bw="0">
<![CDATA[
branch983:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01213

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="572" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="14" op_0_bw="5">
<![CDATA[
branch982:1  %input_2_V_load_11 = load i14* %input_2_V_addr_9, align 2

]]></Node>
<StgValue><ssdm name="input_2_V_load_11"/></StgValue>
</operation>

<operation id="573" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="0" op_0_bw="0">
<![CDATA[
branch982:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01213

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="574" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="14" op_0_bw="5">
<![CDATA[
branch981:1  %input_1_V_load_10 = load i14* %input_1_V_addr_9, align 2

]]></Node>
<StgValue><ssdm name="input_1_V_load_10"/></StgValue>
</operation>

<operation id="575" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="0" op_0_bw="0">
<![CDATA[
branch981:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01213

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="576" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="14" op_0_bw="5">
<![CDATA[
branch980:1  %input_0_V_load_9 = load i14* %input_0_V_addr_9, align 2

]]></Node>
<StgValue><ssdm name="input_0_V_load_9"/></StgValue>
</operation>

<operation id="577" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="0" op_0_bw="0">
<![CDATA[
branch980:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01213

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="578" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="14" op_0_bw="5">
<![CDATA[
branch1005:1  %input_25_V_load_3 = load i14* %input_25_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="input_25_V_load_3"/></StgValue>
</operation>

<operation id="579" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="0" op_0_bw="0">
<![CDATA[
branch1005:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01213

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="580" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0" op_4_bw="14" op_5_bw="0" op_6_bw="14" op_7_bw="0" op_8_bw="14" op_9_bw="0" op_10_bw="14" op_11_bw="0" op_12_bw="14" op_13_bw="0" op_14_bw="14" op_15_bw="0" op_16_bw="14" op_17_bw="0" op_18_bw="14" op_19_bw="0" op_20_bw="14" op_21_bw="0" op_22_bw="14" op_23_bw="0" op_24_bw="14" op_25_bw="0" op_26_bw="14" op_27_bw="0" op_28_bw="14" op_29_bw="0" op_30_bw="14" op_31_bw="0" op_32_bw="14" op_33_bw="0" op_34_bw="14" op_35_bw="0" op_36_bw="14" op_37_bw="0" op_38_bw="14" op_39_bw="0" op_40_bw="14" op_41_bw="0" op_42_bw="14" op_43_bw="0" op_44_bw="14" op_45_bw="0" op_46_bw="14" op_47_bw="0" op_48_bw="14" op_49_bw="0" op_50_bw="14" op_51_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01213:0  %phi_ln1117_3 = phi i14 [ %input_0_V_load_9, %branch980 ], [ %input_1_V_load_10, %branch981 ], [ %input_2_V_load_11, %branch982 ], [ %input_3_V_load_11, %branch983 ], [ %input_4_V_load_11, %branch984 ], [ %input_5_V_load_11, %branch985 ], [ %input_6_V_load_3, %branch986 ], [ %input_7_V_load_3, %branch987 ], [ %input_8_V_load_3, %branch988 ], [ %input_9_V_load_3, %branch989 ], [ %input_10_V_load_3, %branch990 ], [ %input_11_V_load_3, %branch991 ], [ %input_12_V_load_3, %branch992 ], [ %input_13_V_load_3, %branch993 ], [ %input_14_V_load_3, %branch994 ], [ %input_15_V_load_3, %branch995 ], [ %input_16_V_load_3, %branch996 ], [ %input_17_V_load_3, %branch997 ], [ %input_18_V_load_3, %branch998 ], [ %input_19_V_load_3, %branch999 ], [ %input_20_V_load_3, %branch1000 ], [ %input_21_V_load_3, %branch1001 ], [ %input_22_V_load_3, %branch1002 ], [ %input_23_V_load_3, %branch1003 ], [ %input_24_V_load_3, %branch1004 ], [ %input_25_V_load_3, %branch1005 ]

]]></Node>
<StgValue><ssdm name="phi_ln1117_3"/></StgValue>
</operation>

<operation id="581" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="21" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01213:1  %sext_ln1118_57 = sext i14 %phi_ln1117_3 to i21

]]></Node>
<StgValue><ssdm name="sext_ln1118_57"/></StgValue>
</operation>

<operation id="582" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01213:2  %mul_ln1118_54 = mul i21 %sext_ln1118_57, -45

]]></Node>
<StgValue><ssdm name="mul_ln1118_54"/></StgValue>
</operation>

<operation id="583" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="28" op_0_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01213:3  %sext_ln1118_58 = sext i21 %mul_ln1118_54 to i28

]]></Node>
<StgValue><ssdm name="sext_ln1118_58"/></StgValue>
</operation>

<operation id="584" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="14" op_0_bw="14" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01213:4  %tmp_155 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_102, i32 8, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_155"/></StgValue>
</operation>

<operation id="585" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01213:5  %shl_ln728_100 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_155, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_100"/></StgValue>
</operation>

<operation id="586" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="29" op_0_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01213:6  %zext_ln728 = zext i22 %shl_ln728_100 to i29

]]></Node>
<StgValue><ssdm name="zext_ln728"/></StgValue>
</operation>

<operation id="587" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="29" op_0_bw="28">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01213:7  %zext_ln703_53 = zext i28 %sext_ln1118_58 to i29

]]></Node>
<StgValue><ssdm name="zext_ln703_53"/></StgValue>
</operation>

<operation id="588" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01213:8  %add_ln1192_103 = add nsw i29 %zext_ln703_53, %zext_ln728

]]></Node>
<StgValue><ssdm name="add_ln1192_103"/></StgValue>
</operation>

<operation id="589" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0" op_36_bw="5" op_37_bw="0" op_38_bw="5" op_39_bw="0" op_40_bw="5" op_41_bw="0" op_42_bw="5" op_43_bw="0" op_44_bw="5" op_45_bw="0" op_46_bw="5" op_47_bw="0" op_48_bw="5" op_49_bw="0" op_50_bw="5" op_51_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01213:9  switch i5 %select_ln32, label %branch838 [
    i5 0, label %branch813
    i5 1, label %branch814
    i5 2, label %branch815
    i5 3, label %branch816
    i5 4, label %branch817
    i5 5, label %branch818
    i5 6, label %branch819
    i5 7, label %branch820
    i5 8, label %branch821
    i5 9, label %branch822
    i5 10, label %branch823
    i5 11, label %branch824
    i5 12, label %branch825
    i5 13, label %branch826
    i5 14, label %branch827
    i5 15, label %branch828
    i5 -16, label %branch829
    i5 -15, label %branch830
    i5 -14, label %branch831
    i5 -13, label %branch832
    i5 -12, label %branch833
    i5 -11, label %branch834
    i5 -10, label %branch835
    i5 -9, label %branch836
    i5 -8, label %branch837
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="590" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="14" op_0_bw="5">
<![CDATA[
branch837:1  %input_25_V_load_4 = load i14* %input_25_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="input_25_V_load_4"/></StgValue>
</operation>

<operation id="591" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="0" op_0_bw="0">
<![CDATA[
branch837:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01010

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="592" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="14" op_0_bw="5">
<![CDATA[
branch836:1  %input_24_V_load_4 = load i14* %input_24_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="input_24_V_load_4"/></StgValue>
</operation>

<operation id="593" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="0" op_0_bw="0">
<![CDATA[
branch836:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01010

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="594" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="14" op_0_bw="5">
<![CDATA[
branch835:1  %input_23_V_load_4 = load i14* %input_23_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="input_23_V_load_4"/></StgValue>
</operation>

<operation id="595" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="0" op_0_bw="0">
<![CDATA[
branch835:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01010

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="596" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="14" op_0_bw="5">
<![CDATA[
branch834:1  %input_22_V_load_4 = load i14* %input_22_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="input_22_V_load_4"/></StgValue>
</operation>

<operation id="597" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="0" op_0_bw="0">
<![CDATA[
branch834:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01010

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="598" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="14" op_0_bw="5">
<![CDATA[
branch833:1  %input_21_V_load_4 = load i14* %input_21_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="input_21_V_load_4"/></StgValue>
</operation>

<operation id="599" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="0" op_0_bw="0">
<![CDATA[
branch833:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01010

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="600" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="14" op_0_bw="5">
<![CDATA[
branch832:1  %input_20_V_load_4 = load i14* %input_20_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="input_20_V_load_4"/></StgValue>
</operation>

<operation id="601" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="0" op_0_bw="0">
<![CDATA[
branch832:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01010

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="602" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="14" op_0_bw="5">
<![CDATA[
branch831:1  %input_19_V_load_4 = load i14* %input_19_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="input_19_V_load_4"/></StgValue>
</operation>

<operation id="603" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="0" op_0_bw="0">
<![CDATA[
branch831:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01010

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="604" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="14" op_0_bw="5">
<![CDATA[
branch830:1  %input_18_V_load_4 = load i14* %input_18_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="input_18_V_load_4"/></StgValue>
</operation>

<operation id="605" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="0" op_0_bw="0">
<![CDATA[
branch830:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01010

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="606" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="14" op_0_bw="5">
<![CDATA[
branch829:1  %input_17_V_load_4 = load i14* %input_17_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="input_17_V_load_4"/></StgValue>
</operation>

<operation id="607" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="0" op_0_bw="0">
<![CDATA[
branch829:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01010

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="608" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="14" op_0_bw="5">
<![CDATA[
branch828:1  %input_16_V_load_4 = load i14* %input_16_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="input_16_V_load_4"/></StgValue>
</operation>

<operation id="609" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="0" op_0_bw="0">
<![CDATA[
branch828:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01010

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="610" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="14" op_0_bw="5">
<![CDATA[
branch827:1  %input_15_V_load_4 = load i14* %input_15_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="input_15_V_load_4"/></StgValue>
</operation>

<operation id="611" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="0" op_0_bw="0">
<![CDATA[
branch827:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01010

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="612" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="14" op_0_bw="5">
<![CDATA[
branch826:1  %input_14_V_load_4 = load i14* %input_14_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="input_14_V_load_4"/></StgValue>
</operation>

<operation id="613" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="0" op_0_bw="0">
<![CDATA[
branch826:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01010

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="614" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="14" op_0_bw="5">
<![CDATA[
branch825:1  %input_13_V_load_4 = load i14* %input_13_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="input_13_V_load_4"/></StgValue>
</operation>

<operation id="615" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="0" op_0_bw="0">
<![CDATA[
branch825:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01010

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="616" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="14" op_0_bw="5">
<![CDATA[
branch824:1  %input_12_V_load_4 = load i14* %input_12_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="input_12_V_load_4"/></StgValue>
</operation>

<operation id="617" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="0" op_0_bw="0">
<![CDATA[
branch824:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01010

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="618" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="14" op_0_bw="5">
<![CDATA[
branch823:1  %input_11_V_load_4 = load i14* %input_11_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="input_11_V_load_4"/></StgValue>
</operation>

<operation id="619" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="0" op_0_bw="0">
<![CDATA[
branch823:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01010

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="620" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="14" op_0_bw="5">
<![CDATA[
branch822:1  %input_10_V_load_4 = load i14* %input_10_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="input_10_V_load_4"/></StgValue>
</operation>

<operation id="621" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="0" op_0_bw="0">
<![CDATA[
branch822:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01010

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="622" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="14" op_0_bw="5">
<![CDATA[
branch821:1  %input_9_V_load_4 = load i14* %input_9_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="input_9_V_load_4"/></StgValue>
</operation>

<operation id="623" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="0" op_0_bw="0">
<![CDATA[
branch821:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01010

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="624" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="14" op_0_bw="5">
<![CDATA[
branch820:1  %input_8_V_load_4 = load i14* %input_8_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="input_8_V_load_4"/></StgValue>
</operation>

<operation id="625" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="0" op_0_bw="0">
<![CDATA[
branch820:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01010

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="626" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="14" op_0_bw="5">
<![CDATA[
branch819:1  %input_7_V_load_4 = load i14* %input_7_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="input_7_V_load_4"/></StgValue>
</operation>

<operation id="627" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="0" op_0_bw="0">
<![CDATA[
branch819:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01010

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="628" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="14" op_0_bw="5">
<![CDATA[
branch818:1  %input_6_V_load_4 = load i14* %input_6_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="input_6_V_load_4"/></StgValue>
</operation>

<operation id="629" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="0" op_0_bw="0">
<![CDATA[
branch818:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01010

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="630" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="14" op_0_bw="5">
<![CDATA[
branch817:1  %input_5_V_load_12 = load i14* %input_5_V_addr_10, align 2

]]></Node>
<StgValue><ssdm name="input_5_V_load_12"/></StgValue>
</operation>

<operation id="631" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="0" op_0_bw="0">
<![CDATA[
branch817:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01010

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="632" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="14" op_0_bw="5">
<![CDATA[
branch816:1  %input_4_V_load_12 = load i14* %input_4_V_addr_9, align 2

]]></Node>
<StgValue><ssdm name="input_4_V_load_12"/></StgValue>
</operation>

<operation id="633" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="0" op_0_bw="0">
<![CDATA[
branch816:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01010

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="634" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="14" op_0_bw="5">
<![CDATA[
branch815:1  %input_3_V_load_12 = load i14* %input_3_V_addr_10, align 2

]]></Node>
<StgValue><ssdm name="input_3_V_load_12"/></StgValue>
</operation>

<operation id="635" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="0" op_0_bw="0">
<![CDATA[
branch815:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01010

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="636" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="14" op_0_bw="5">
<![CDATA[
branch814:1  %input_2_V_load_12 = load i14* %input_2_V_addr_10, align 2

]]></Node>
<StgValue><ssdm name="input_2_V_load_12"/></StgValue>
</operation>

<operation id="637" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="0" op_0_bw="0">
<![CDATA[
branch814:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01010

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="638" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="14" op_0_bw="5">
<![CDATA[
branch813:1  %input_1_V_load_11 = load i14* %input_1_V_addr_10, align 2

]]></Node>
<StgValue><ssdm name="input_1_V_load_11"/></StgValue>
</operation>

<operation id="639" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="0" op_0_bw="0">
<![CDATA[
branch813:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01010

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="640" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="14" op_0_bw="5">
<![CDATA[
branch838:1  %input_26_V_load_2 = load i14* %input_26_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="input_26_V_load_2"/></StgValue>
</operation>

<operation id="641" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="0" op_0_bw="0">
<![CDATA[
branch838:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01010

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="642" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0" op_4_bw="14" op_5_bw="0" op_6_bw="14" op_7_bw="0" op_8_bw="14" op_9_bw="0" op_10_bw="14" op_11_bw="0" op_12_bw="14" op_13_bw="0" op_14_bw="14" op_15_bw="0" op_16_bw="14" op_17_bw="0" op_18_bw="14" op_19_bw="0" op_20_bw="14" op_21_bw="0" op_22_bw="14" op_23_bw="0" op_24_bw="14" op_25_bw="0" op_26_bw="14" op_27_bw="0" op_28_bw="14" op_29_bw="0" op_30_bw="14" op_31_bw="0" op_32_bw="14" op_33_bw="0" op_34_bw="14" op_35_bw="0" op_36_bw="14" op_37_bw="0" op_38_bw="14" op_39_bw="0" op_40_bw="14" op_41_bw="0" op_42_bw="14" op_43_bw="0" op_44_bw="14" op_45_bw="0" op_46_bw="14" op_47_bw="0" op_48_bw="14" op_49_bw="0" op_50_bw="14" op_51_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01010:0  %phi_ln1117_4 = phi i14 [ %input_1_V_load_11, %branch813 ], [ %input_2_V_load_12, %branch814 ], [ %input_3_V_load_12, %branch815 ], [ %input_4_V_load_12, %branch816 ], [ %input_5_V_load_12, %branch817 ], [ %input_6_V_load_4, %branch818 ], [ %input_7_V_load_4, %branch819 ], [ %input_8_V_load_4, %branch820 ], [ %input_9_V_load_4, %branch821 ], [ %input_10_V_load_4, %branch822 ], [ %input_11_V_load_4, %branch823 ], [ %input_12_V_load_4, %branch824 ], [ %input_13_V_load_4, %branch825 ], [ %input_14_V_load_4, %branch826 ], [ %input_15_V_load_4, %branch827 ], [ %input_16_V_load_4, %branch828 ], [ %input_17_V_load_4, %branch829 ], [ %input_18_V_load_4, %branch830 ], [ %input_19_V_load_4, %branch831 ], [ %input_20_V_load_4, %branch832 ], [ %input_21_V_load_4, %branch833 ], [ %input_22_V_load_4, %branch834 ], [ %input_23_V_load_4, %branch835 ], [ %input_24_V_load_4, %branch836 ], [ %input_25_V_load_4, %branch837 ], [ %input_26_V_load_2, %branch838 ]

]]></Node>
<StgValue><ssdm name="phi_ln1117_4"/></StgValue>
</operation>

<operation id="643" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="21" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01010:1  %sext_ln1118_59 = sext i14 %phi_ln1117_4 to i21

]]></Node>
<StgValue><ssdm name="sext_ln1118_59"/></StgValue>
</operation>

<operation id="644" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01010:2  %mul_ln1118_55 = mul i21 %sext_ln1118_59, 52

]]></Node>
<StgValue><ssdm name="mul_ln1118_55"/></StgValue>
</operation>

<operation id="645" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="28" op_0_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01010:3  %sext_ln1118_60 = sext i21 %mul_ln1118_55 to i28

]]></Node>
<StgValue><ssdm name="sext_ln1118_60"/></StgValue>
</operation>

<operation id="646" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="14" op_0_bw="14" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01010:4  %tmp_156 = call i14 @_ssdm_op_PartSelect.i14.i29.i32.i32(i29 %add_ln1192_103, i32 8, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_156"/></StgValue>
</operation>

<operation id="647" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01010:5  %shl_ln728_101 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_156, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_101"/></StgValue>
</operation>

<operation id="648" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="29" op_0_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01010:6  %zext_ln728_1 = zext i22 %shl_ln728_101 to i29

]]></Node>
<StgValue><ssdm name="zext_ln728_1"/></StgValue>
</operation>

<operation id="649" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="29" op_0_bw="28">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01010:7  %zext_ln703_54 = zext i28 %sext_ln1118_60 to i29

]]></Node>
<StgValue><ssdm name="zext_ln703_54"/></StgValue>
</operation>

<operation id="650" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01010:8  %add_ln1192_104 = add nsw i29 %zext_ln703_54, %zext_ln728_1

]]></Node>
<StgValue><ssdm name="add_ln1192_104"/></StgValue>
</operation>

<operation id="651" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0" op_36_bw="5" op_37_bw="0" op_38_bw="5" op_39_bw="0" op_40_bw="5" op_41_bw="0" op_42_bw="5" op_43_bw="0" op_44_bw="5" op_45_bw="0" op_46_bw="5" op_47_bw="0" op_48_bw="5" op_49_bw="0" op_50_bw="5" op_51_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01010:9  switch i5 %select_ln32, label %branch671 [
    i5 0, label %branch646
    i5 1, label %branch647
    i5 2, label %branch648
    i5 3, label %branch649
    i5 4, label %branch650
    i5 5, label %branch651
    i5 6, label %branch652
    i5 7, label %branch653
    i5 8, label %branch654
    i5 9, label %branch655
    i5 10, label %branch656
    i5 11, label %branch657
    i5 12, label %branch658
    i5 13, label %branch659
    i5 14, label %branch660
    i5 15, label %branch661
    i5 -16, label %branch662
    i5 -15, label %branch663
    i5 -14, label %branch664
    i5 -13, label %branch665
    i5 -12, label %branch666
    i5 -11, label %branch667
    i5 -10, label %branch668
    i5 -9, label %branch669
    i5 -8, label %branch670
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="652" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="14" op_0_bw="5">
<![CDATA[
branch670:1  %input_26_V_load_3 = load i14* %input_26_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="input_26_V_load_3"/></StgValue>
</operation>

<operation id="653" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="0" op_0_bw="0">
<![CDATA[
branch670:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0807

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="654" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="14" op_0_bw="5">
<![CDATA[
branch669:1  %input_25_V_load_5 = load i14* %input_25_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="input_25_V_load_5"/></StgValue>
</operation>

<operation id="655" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="0" op_0_bw="0">
<![CDATA[
branch669:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0807

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="656" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="14" op_0_bw="5">
<![CDATA[
branch668:1  %input_24_V_load_5 = load i14* %input_24_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="input_24_V_load_5"/></StgValue>
</operation>

<operation id="657" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="0" op_0_bw="0">
<![CDATA[
branch668:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0807

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="658" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="14" op_0_bw="5">
<![CDATA[
branch667:1  %input_23_V_load_5 = load i14* %input_23_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="input_23_V_load_5"/></StgValue>
</operation>

<operation id="659" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="0" op_0_bw="0">
<![CDATA[
branch667:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0807

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="660" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="14" op_0_bw="5">
<![CDATA[
branch666:1  %input_22_V_load_5 = load i14* %input_22_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="input_22_V_load_5"/></StgValue>
</operation>

<operation id="661" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="0" op_0_bw="0">
<![CDATA[
branch666:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0807

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="662" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="14" op_0_bw="5">
<![CDATA[
branch665:1  %input_21_V_load_5 = load i14* %input_21_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="input_21_V_load_5"/></StgValue>
</operation>

<operation id="663" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="0" op_0_bw="0">
<![CDATA[
branch665:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0807

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="664" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="14" op_0_bw="5">
<![CDATA[
branch664:1  %input_20_V_load_5 = load i14* %input_20_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="input_20_V_load_5"/></StgValue>
</operation>

<operation id="665" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="0" op_0_bw="0">
<![CDATA[
branch664:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0807

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="666" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="14" op_0_bw="5">
<![CDATA[
branch663:1  %input_19_V_load_5 = load i14* %input_19_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="input_19_V_load_5"/></StgValue>
</operation>

<operation id="667" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="0" op_0_bw="0">
<![CDATA[
branch663:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0807

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="668" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="14" op_0_bw="5">
<![CDATA[
branch662:1  %input_18_V_load_5 = load i14* %input_18_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="input_18_V_load_5"/></StgValue>
</operation>

<operation id="669" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="0" op_0_bw="0">
<![CDATA[
branch662:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0807

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="670" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="14" op_0_bw="5">
<![CDATA[
branch661:1  %input_17_V_load_5 = load i14* %input_17_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="input_17_V_load_5"/></StgValue>
</operation>

<operation id="671" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="0" op_0_bw="0">
<![CDATA[
branch661:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0807

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="672" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="14" op_0_bw="5">
<![CDATA[
branch660:1  %input_16_V_load_5 = load i14* %input_16_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="input_16_V_load_5"/></StgValue>
</operation>

<operation id="673" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="0" op_0_bw="0">
<![CDATA[
branch660:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0807

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="674" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="14" op_0_bw="5">
<![CDATA[
branch659:1  %input_15_V_load_5 = load i14* %input_15_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="input_15_V_load_5"/></StgValue>
</operation>

<operation id="675" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="0" op_0_bw="0">
<![CDATA[
branch659:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0807

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="676" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="14" op_0_bw="5">
<![CDATA[
branch658:1  %input_14_V_load_5 = load i14* %input_14_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="input_14_V_load_5"/></StgValue>
</operation>

<operation id="677" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="0" op_0_bw="0">
<![CDATA[
branch658:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0807

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="678" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="14" op_0_bw="5">
<![CDATA[
branch657:1  %input_13_V_load_5 = load i14* %input_13_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="input_13_V_load_5"/></StgValue>
</operation>

<operation id="679" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="0" op_0_bw="0">
<![CDATA[
branch657:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0807

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="680" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="14" op_0_bw="5">
<![CDATA[
branch656:1  %input_12_V_load_5 = load i14* %input_12_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="input_12_V_load_5"/></StgValue>
</operation>

<operation id="681" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="0" op_0_bw="0">
<![CDATA[
branch656:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0807

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="682" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="14" op_0_bw="5">
<![CDATA[
branch655:1  %input_11_V_load_5 = load i14* %input_11_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="input_11_V_load_5"/></StgValue>
</operation>

<operation id="683" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="0" op_0_bw="0">
<![CDATA[
branch655:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0807

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="684" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="14" op_0_bw="5">
<![CDATA[
branch654:1  %input_10_V_load_5 = load i14* %input_10_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="input_10_V_load_5"/></StgValue>
</operation>

<operation id="685" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="0" op_0_bw="0">
<![CDATA[
branch654:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0807

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="686" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="14" op_0_bw="5">
<![CDATA[
branch653:1  %input_9_V_load_5 = load i14* %input_9_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="input_9_V_load_5"/></StgValue>
</operation>

<operation id="687" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="0" op_0_bw="0">
<![CDATA[
branch653:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0807

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="688" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="14" op_0_bw="5">
<![CDATA[
branch652:1  %input_8_V_load_5 = load i14* %input_8_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="input_8_V_load_5"/></StgValue>
</operation>

<operation id="689" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="0" op_0_bw="0">
<![CDATA[
branch652:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0807

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="690" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="14" op_0_bw="5">
<![CDATA[
branch651:1  %input_7_V_load_5 = load i14* %input_7_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="input_7_V_load_5"/></StgValue>
</operation>

<operation id="691" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="0" op_0_bw="0">
<![CDATA[
branch651:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0807

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="692" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="14" op_0_bw="5">
<![CDATA[
branch650:1  %input_6_V_load_5 = load i14* %input_6_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="input_6_V_load_5"/></StgValue>
</operation>

<operation id="693" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="0" op_0_bw="0">
<![CDATA[
branch650:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0807

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="694" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="14" op_0_bw="5">
<![CDATA[
branch649:1  %input_5_V_load_13 = load i14* %input_5_V_addr_11, align 2

]]></Node>
<StgValue><ssdm name="input_5_V_load_13"/></StgValue>
</operation>

<operation id="695" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="0" op_0_bw="0">
<![CDATA[
branch649:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0807

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="696" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="14" op_0_bw="5">
<![CDATA[
branch648:1  %input_4_V_load_13 = load i14* %input_4_V_addr_10, align 2

]]></Node>
<StgValue><ssdm name="input_4_V_load_13"/></StgValue>
</operation>

<operation id="697" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="0" op_0_bw="0">
<![CDATA[
branch648:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0807

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="698" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="14" op_0_bw="5">
<![CDATA[
branch647:1  %input_3_V_load_13 = load i14* %input_3_V_addr_11, align 2

]]></Node>
<StgValue><ssdm name="input_3_V_load_13"/></StgValue>
</operation>

<operation id="699" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="0" op_0_bw="0">
<![CDATA[
branch647:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0807

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="700" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="14" op_0_bw="5">
<![CDATA[
branch646:1  %input_2_V_load_13 = load i14* %input_2_V_addr_11, align 2

]]></Node>
<StgValue><ssdm name="input_2_V_load_13"/></StgValue>
</operation>

<operation id="701" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="0" op_0_bw="0">
<![CDATA[
branch646:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0807

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="702" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="14" op_0_bw="5">
<![CDATA[
branch671:1  %input_27_V_load_1 = load i14* %input_27_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="input_27_V_load_1"/></StgValue>
</operation>

<operation id="703" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="0" op_0_bw="0">
<![CDATA[
branch671:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0807

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="704" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0" op_4_bw="14" op_5_bw="0" op_6_bw="14" op_7_bw="0" op_8_bw="14" op_9_bw="0" op_10_bw="14" op_11_bw="0" op_12_bw="14" op_13_bw="0" op_14_bw="14" op_15_bw="0" op_16_bw="14" op_17_bw="0" op_18_bw="14" op_19_bw="0" op_20_bw="14" op_21_bw="0" op_22_bw="14" op_23_bw="0" op_24_bw="14" op_25_bw="0" op_26_bw="14" op_27_bw="0" op_28_bw="14" op_29_bw="0" op_30_bw="14" op_31_bw="0" op_32_bw="14" op_33_bw="0" op_34_bw="14" op_35_bw="0" op_36_bw="14" op_37_bw="0" op_38_bw="14" op_39_bw="0" op_40_bw="14" op_41_bw="0" op_42_bw="14" op_43_bw="0" op_44_bw="14" op_45_bw="0" op_46_bw="14" op_47_bw="0" op_48_bw="14" op_49_bw="0" op_50_bw="14" op_51_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0807:0  %phi_ln1117_5 = phi i14 [ %input_2_V_load_13, %branch646 ], [ %input_3_V_load_13, %branch647 ], [ %input_4_V_load_13, %branch648 ], [ %input_5_V_load_13, %branch649 ], [ %input_6_V_load_5, %branch650 ], [ %input_7_V_load_5, %branch651 ], [ %input_8_V_load_5, %branch652 ], [ %input_9_V_load_5, %branch653 ], [ %input_10_V_load_5, %branch654 ], [ %input_11_V_load_5, %branch655 ], [ %input_12_V_load_5, %branch656 ], [ %input_13_V_load_5, %branch657 ], [ %input_14_V_load_5, %branch658 ], [ %input_15_V_load_5, %branch659 ], [ %input_16_V_load_5, %branch660 ], [ %input_17_V_load_5, %branch661 ], [ %input_18_V_load_5, %branch662 ], [ %input_19_V_load_5, %branch663 ], [ %input_20_V_load_5, %branch664 ], [ %input_21_V_load_5, %branch665 ], [ %input_22_V_load_5, %branch666 ], [ %input_23_V_load_5, %branch667 ], [ %input_24_V_load_5, %branch668 ], [ %input_25_V_load_5, %branch669 ], [ %input_26_V_load_3, %branch670 ], [ %input_27_V_load_1, %branch671 ]

]]></Node>
<StgValue><ssdm name="phi_ln1117_5"/></StgValue>
</operation>

<operation id="705" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="20" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0807:1  %sext_ln1118_61 = sext i14 %phi_ln1117_5 to i20

]]></Node>
<StgValue><ssdm name="sext_ln1118_61"/></StgValue>
</operation>

<operation id="706" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0807:2  %mul_ln1118_56 = mul i20 %sext_ln1118_61, 23

]]></Node>
<StgValue><ssdm name="mul_ln1118_56"/></StgValue>
</operation>

<operation id="707" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="14" op_0_bw="14" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0807:4  %tmp_157 = call i14 @_ssdm_op_PartSelect.i14.i29.i32.i32(i29 %add_ln1192_104, i32 8, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_157"/></StgValue>
</operation>

<operation id="708" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1172" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1480:0  %input_24_V_addr_9 = getelementptr [28 x i14]* %input_24_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_24_V_addr_9"/></StgValue>
</operation>

<operation id="709" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1173" bw="14" op_0_bw="5">
<![CDATA[
branch1480:1  %input_24_V_load_9 = load i14* %input_24_V_addr_9, align 2

]]></Node>
<StgValue><ssdm name="input_24_V_load_9"/></StgValue>
</operation>

<operation id="710" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="1176" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1479:0  %input_23_V_addr_9 = getelementptr [28 x i14]* %input_23_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_23_V_addr_9"/></StgValue>
</operation>

<operation id="711" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="1177" bw="14" op_0_bw="5">
<![CDATA[
branch1479:1  %input_23_V_load_9 = load i14* %input_23_V_addr_9, align 2

]]></Node>
<StgValue><ssdm name="input_23_V_load_9"/></StgValue>
</operation>

<operation id="712" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="1180" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1478:0  %input_22_V_addr_9 = getelementptr [28 x i14]* %input_22_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_22_V_addr_9"/></StgValue>
</operation>

<operation id="713" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="1181" bw="14" op_0_bw="5">
<![CDATA[
branch1478:1  %input_22_V_load_9 = load i14* %input_22_V_addr_9, align 2

]]></Node>
<StgValue><ssdm name="input_22_V_load_9"/></StgValue>
</operation>

<operation id="714" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="1184" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1477:0  %input_21_V_addr_9 = getelementptr [28 x i14]* %input_21_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_21_V_addr_9"/></StgValue>
</operation>

<operation id="715" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="1185" bw="14" op_0_bw="5">
<![CDATA[
branch1477:1  %input_21_V_load_9 = load i14* %input_21_V_addr_9, align 2

]]></Node>
<StgValue><ssdm name="input_21_V_load_9"/></StgValue>
</operation>

<operation id="716" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="1188" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1476:0  %input_20_V_addr_9 = getelementptr [28 x i14]* %input_20_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_20_V_addr_9"/></StgValue>
</operation>

<operation id="717" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="1189" bw="14" op_0_bw="5">
<![CDATA[
branch1476:1  %input_20_V_load_9 = load i14* %input_20_V_addr_9, align 2

]]></Node>
<StgValue><ssdm name="input_20_V_load_9"/></StgValue>
</operation>

<operation id="718" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="1192" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1475:0  %input_19_V_addr_9 = getelementptr [28 x i14]* %input_19_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_19_V_addr_9"/></StgValue>
</operation>

<operation id="719" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="1193" bw="14" op_0_bw="5">
<![CDATA[
branch1475:1  %input_19_V_load_9 = load i14* %input_19_V_addr_9, align 2

]]></Node>
<StgValue><ssdm name="input_19_V_load_9"/></StgValue>
</operation>

<operation id="720" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="1196" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1474:0  %input_18_V_addr308 = getelementptr [28 x i14]* %input_18_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_18_V_addr308"/></StgValue>
</operation>

<operation id="721" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="1197" bw="14" op_0_bw="5">
<![CDATA[
branch1474:1  %input_18_V_load_9 = load i14* %input_18_V_addr308, align 2

]]></Node>
<StgValue><ssdm name="input_18_V_load_9"/></StgValue>
</operation>

<operation id="722" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="1200" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1473:0  %input_17_V_addr_8 = getelementptr [28 x i14]* %input_17_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_17_V_addr_8"/></StgValue>
</operation>

<operation id="723" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="1201" bw="14" op_0_bw="5">
<![CDATA[
branch1473:1  %input_17_V_load_9 = load i14* %input_17_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="input_17_V_load_9"/></StgValue>
</operation>

<operation id="724" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="1204" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1472:0  %input_16_V_addr_9 = getelementptr [28 x i14]* %input_16_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_16_V_addr_9"/></StgValue>
</operation>

<operation id="725" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="1205" bw="14" op_0_bw="5">
<![CDATA[
branch1472:1  %input_16_V_load_9 = load i14* %input_16_V_addr_9, align 2

]]></Node>
<StgValue><ssdm name="input_16_V_load_9"/></StgValue>
</operation>

<operation id="726" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1208" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1471:0  %input_15_V_addr_9 = getelementptr [28 x i14]* %input_15_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_15_V_addr_9"/></StgValue>
</operation>

<operation id="727" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1209" bw="14" op_0_bw="5">
<![CDATA[
branch1471:1  %input_15_V_load_9 = load i14* %input_15_V_addr_9, align 2

]]></Node>
<StgValue><ssdm name="input_15_V_load_9"/></StgValue>
</operation>

<operation id="728" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1212" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1470:0  %input_14_V_addr_9 = getelementptr [28 x i14]* %input_14_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_14_V_addr_9"/></StgValue>
</operation>

<operation id="729" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1213" bw="14" op_0_bw="5">
<![CDATA[
branch1470:1  %input_14_V_load_9 = load i14* %input_14_V_addr_9, align 2

]]></Node>
<StgValue><ssdm name="input_14_V_load_9"/></StgValue>
</operation>

<operation id="730" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1216" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1469:0  %input_13_V_addr_9 = getelementptr [28 x i14]* %input_13_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_13_V_addr_9"/></StgValue>
</operation>

<operation id="731" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1217" bw="14" op_0_bw="5">
<![CDATA[
branch1469:1  %input_13_V_load_9 = load i14* %input_13_V_addr_9, align 2

]]></Node>
<StgValue><ssdm name="input_13_V_load_9"/></StgValue>
</operation>

<operation id="732" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1220" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1468:0  %input_12_V_addr_9 = getelementptr [28 x i14]* %input_12_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_12_V_addr_9"/></StgValue>
</operation>

<operation id="733" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1221" bw="14" op_0_bw="5">
<![CDATA[
branch1468:1  %input_12_V_load_9 = load i14* %input_12_V_addr_9, align 2

]]></Node>
<StgValue><ssdm name="input_12_V_load_9"/></StgValue>
</operation>

<operation id="734" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1224" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1467:0  %input_11_V_addr_9 = getelementptr [28 x i14]* %input_11_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_11_V_addr_9"/></StgValue>
</operation>

<operation id="735" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1225" bw="14" op_0_bw="5">
<![CDATA[
branch1467:1  %input_11_V_load_9 = load i14* %input_11_V_addr_9, align 2

]]></Node>
<StgValue><ssdm name="input_11_V_load_9"/></StgValue>
</operation>

<operation id="736" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1228" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1466:0  %input_10_V_addr_9 = getelementptr [28 x i14]* %input_10_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_10_V_addr_9"/></StgValue>
</operation>

<operation id="737" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1229" bw="14" op_0_bw="5">
<![CDATA[
branch1466:1  %input_10_V_load_9 = load i14* %input_10_V_addr_9, align 2

]]></Node>
<StgValue><ssdm name="input_10_V_load_9"/></StgValue>
</operation>

<operation id="738" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1232" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1465:0  %input_9_V_addr_9 = getelementptr [28 x i14]* %input_9_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_9_V_addr_9"/></StgValue>
</operation>

<operation id="739" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1233" bw="14" op_0_bw="5">
<![CDATA[
branch1465:1  %input_9_V_load_9 = load i14* %input_9_V_addr_9, align 2

]]></Node>
<StgValue><ssdm name="input_9_V_load_9"/></StgValue>
</operation>

<operation id="740" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1236" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1464:0  %input_8_V_addr_9 = getelementptr [28 x i14]* %input_8_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_8_V_addr_9"/></StgValue>
</operation>

<operation id="741" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1237" bw="14" op_0_bw="5">
<![CDATA[
branch1464:1  %input_8_V_load_9 = load i14* %input_8_V_addr_9, align 2

]]></Node>
<StgValue><ssdm name="input_8_V_load_9"/></StgValue>
</operation>

<operation id="742" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1240" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1463:0  %input_7_V_addr_9 = getelementptr [28 x i14]* %input_7_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_7_V_addr_9"/></StgValue>
</operation>

<operation id="743" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1241" bw="14" op_0_bw="5">
<![CDATA[
branch1463:1  %input_7_V_load_9 = load i14* %input_7_V_addr_9, align 2

]]></Node>
<StgValue><ssdm name="input_7_V_load_9"/></StgValue>
</operation>

<operation id="744" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1244" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1462:0  %input_6_V_addr92 = getelementptr [28 x i14]* %input_6_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_6_V_addr92"/></StgValue>
</operation>

<operation id="745" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1245" bw="14" op_0_bw="5">
<![CDATA[
branch1462:1  %input_6_V_load_9 = load i14* %input_6_V_addr92, align 2

]]></Node>
<StgValue><ssdm name="input_6_V_load_9"/></StgValue>
</operation>

<operation id="746" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1248" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1461:0  %input_5_V_addr74 = getelementptr [28 x i14]* %input_5_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_5_V_addr74"/></StgValue>
</operation>

<operation id="747" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1249" bw="14" op_0_bw="5">
<![CDATA[
branch1461:1  %input_5_V_load_17 = load i14* %input_5_V_addr74, align 2

]]></Node>
<StgValue><ssdm name="input_5_V_load_17"/></StgValue>
</operation>

<operation id="748" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1252" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1460:0  %input_4_V_addr56 = getelementptr [28 x i14]* %input_4_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_4_V_addr56"/></StgValue>
</operation>

<operation id="749" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1253" bw="14" op_0_bw="5">
<![CDATA[
branch1460:1  %input_4_V_load_17 = load i14* %input_4_V_addr56, align 2

]]></Node>
<StgValue><ssdm name="input_4_V_load_17"/></StgValue>
</operation>

<operation id="750" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1256" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1459:0  %input_3_V_addr38 = getelementptr [28 x i14]* %input_3_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_3_V_addr38"/></StgValue>
</operation>

<operation id="751" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1257" bw="14" op_0_bw="5">
<![CDATA[
branch1459:1  %input_3_V_load_17 = load i14* %input_3_V_addr38, align 2

]]></Node>
<StgValue><ssdm name="input_3_V_load_17"/></StgValue>
</operation>

<operation id="752" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1260" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1458:0  %input_2_V_addr_15 = getelementptr [28 x i14]* %input_2_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_2_V_addr_15"/></StgValue>
</operation>

<operation id="753" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1261" bw="14" op_0_bw="5">
<![CDATA[
branch1458:1  %input_2_V_load_17 = load i14* %input_2_V_addr_15, align 2

]]></Node>
<StgValue><ssdm name="input_2_V_load_17"/></StgValue>
</operation>

<operation id="754" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1264" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1457:0  %input_1_V_addr_13 = getelementptr [28 x i14]* %input_1_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_1_V_addr_13"/></StgValue>
</operation>

<operation id="755" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1265" bw="14" op_0_bw="5">
<![CDATA[
branch1457:1  %input_1_V_load_14 = load i14* %input_1_V_addr_13, align 2

]]></Node>
<StgValue><ssdm name="input_1_V_load_14"/></StgValue>
</operation>

<operation id="756" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1268" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1456:0  %input_0_V_addr_11 = getelementptr [28 x i14]* %input_0_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_0_V_addr_11"/></StgValue>
</operation>

<operation id="757" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1269" bw="14" op_0_bw="5">
<![CDATA[
branch1456:1  %input_0_V_load_11 = load i14* %input_0_V_addr_11, align 2

]]></Node>
<StgValue><ssdm name="input_0_V_load_11"/></StgValue>
</operation>

<operation id="758" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1272" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1481:0  %input_25_V_addr_9 = getelementptr [28 x i14]* %input_25_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_25_V_addr_9"/></StgValue>
</operation>

<operation id="759" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1273" bw="14" op_0_bw="5">
<![CDATA[
branch1481:1  %input_25_V_load_9 = load i14* %input_25_V_addr_9, align 2

]]></Node>
<StgValue><ssdm name="input_25_V_load_9"/></StgValue>
</operation>

<operation id="760" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1281" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1313:0  %input_25_V_addr_10 = getelementptr [28 x i14]* %input_25_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_25_V_addr_10"/></StgValue>
</operation>

<operation id="761" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1282" bw="14" op_0_bw="5">
<![CDATA[
branch1313:1  %input_25_V_load_10 = load i14* %input_25_V_addr_10, align 2

]]></Node>
<StgValue><ssdm name="input_25_V_load_10"/></StgValue>
</operation>

<operation id="762" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="1285" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1312:0  %input_24_V_addr_10 = getelementptr [28 x i14]* %input_24_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_24_V_addr_10"/></StgValue>
</operation>

<operation id="763" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="1286" bw="14" op_0_bw="5">
<![CDATA[
branch1312:1  %input_24_V_load_10 = load i14* %input_24_V_addr_10, align 2

]]></Node>
<StgValue><ssdm name="input_24_V_load_10"/></StgValue>
</operation>

<operation id="764" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="1289" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1311:0  %input_23_V_addr404 = getelementptr [28 x i14]* %input_23_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_23_V_addr404"/></StgValue>
</operation>

<operation id="765" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="1290" bw="14" op_0_bw="5">
<![CDATA[
branch1311:1  %input_23_V_load_10 = load i14* %input_23_V_addr404, align 2

]]></Node>
<StgValue><ssdm name="input_23_V_load_10"/></StgValue>
</operation>

<operation id="766" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="1293" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1310:0  %input_22_V_addr_10 = getelementptr [28 x i14]* %input_22_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_22_V_addr_10"/></StgValue>
</operation>

<operation id="767" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="1294" bw="14" op_0_bw="5">
<![CDATA[
branch1310:1  %input_22_V_load_10 = load i14* %input_22_V_addr_10, align 2

]]></Node>
<StgValue><ssdm name="input_22_V_load_10"/></StgValue>
</operation>

<operation id="768" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="1297" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1309:0  %input_21_V_addr_10 = getelementptr [28 x i14]* %input_21_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_21_V_addr_10"/></StgValue>
</operation>

<operation id="769" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="1298" bw="14" op_0_bw="5">
<![CDATA[
branch1309:1  %input_21_V_load_10 = load i14* %input_21_V_addr_10, align 2

]]></Node>
<StgValue><ssdm name="input_21_V_load_10"/></StgValue>
</operation>

<operation id="770" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="1301" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1308:0  %input_20_V_addr_10 = getelementptr [28 x i14]* %input_20_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_20_V_addr_10"/></StgValue>
</operation>

<operation id="771" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="1302" bw="14" op_0_bw="5">
<![CDATA[
branch1308:1  %input_20_V_load_10 = load i14* %input_20_V_addr_10, align 2

]]></Node>
<StgValue><ssdm name="input_20_V_load_10"/></StgValue>
</operation>

<operation id="772" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="1305" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1307:0  %input_19_V_addr_10 = getelementptr [28 x i14]* %input_19_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_19_V_addr_10"/></StgValue>
</operation>

<operation id="773" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="1306" bw="14" op_0_bw="5">
<![CDATA[
branch1307:1  %input_19_V_load_10 = load i14* %input_19_V_addr_10, align 2

]]></Node>
<StgValue><ssdm name="input_19_V_load_10"/></StgValue>
</operation>

<operation id="774" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="1309" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1306:0  %input_18_V_addr_9 = getelementptr [28 x i14]* %input_18_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_18_V_addr_9"/></StgValue>
</operation>

<operation id="775" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="1310" bw="14" op_0_bw="5">
<![CDATA[
branch1306:1  %input_18_V_load_10 = load i14* %input_18_V_addr_9, align 2

]]></Node>
<StgValue><ssdm name="input_18_V_load_10"/></StgValue>
</operation>

<operation id="776" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="1313" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1305:0  %input_17_V_addr_9 = getelementptr [28 x i14]* %input_17_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_17_V_addr_9"/></StgValue>
</operation>

<operation id="777" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="1314" bw="14" op_0_bw="5">
<![CDATA[
branch1305:1  %input_17_V_load_10 = load i14* %input_17_V_addr_9, align 2

]]></Node>
<StgValue><ssdm name="input_17_V_load_10"/></StgValue>
</operation>

<operation id="778" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1317" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1304:0  %input_16_V_addr_10 = getelementptr [28 x i14]* %input_16_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_16_V_addr_10"/></StgValue>
</operation>

<operation id="779" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1318" bw="14" op_0_bw="5">
<![CDATA[
branch1304:1  %input_16_V_load_10 = load i14* %input_16_V_addr_10, align 2

]]></Node>
<StgValue><ssdm name="input_16_V_load_10"/></StgValue>
</operation>

<operation id="780" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1321" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1303:0  %input_15_V_addr_10 = getelementptr [28 x i14]* %input_15_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_15_V_addr_10"/></StgValue>
</operation>

<operation id="781" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1322" bw="14" op_0_bw="5">
<![CDATA[
branch1303:1  %input_15_V_load_10 = load i14* %input_15_V_addr_10, align 2

]]></Node>
<StgValue><ssdm name="input_15_V_load_10"/></StgValue>
</operation>

<operation id="782" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1325" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1302:0  %input_14_V_addr_10 = getelementptr [28 x i14]* %input_14_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_14_V_addr_10"/></StgValue>
</operation>

<operation id="783" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1326" bw="14" op_0_bw="5">
<![CDATA[
branch1302:1  %input_14_V_load_10 = load i14* %input_14_V_addr_10, align 2

]]></Node>
<StgValue><ssdm name="input_14_V_load_10"/></StgValue>
</operation>

<operation id="784" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1329" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1301:0  %input_13_V_addr_10 = getelementptr [28 x i14]* %input_13_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_13_V_addr_10"/></StgValue>
</operation>

<operation id="785" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1330" bw="14" op_0_bw="5">
<![CDATA[
branch1301:1  %input_13_V_load_10 = load i14* %input_13_V_addr_10, align 2

]]></Node>
<StgValue><ssdm name="input_13_V_load_10"/></StgValue>
</operation>

<operation id="786" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1333" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1300:0  %input_12_V_addr206 = getelementptr [28 x i14]* %input_12_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_12_V_addr206"/></StgValue>
</operation>

<operation id="787" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1334" bw="14" op_0_bw="5">
<![CDATA[
branch1300:1  %input_12_V_load_10 = load i14* %input_12_V_addr206, align 2

]]></Node>
<StgValue><ssdm name="input_12_V_load_10"/></StgValue>
</operation>

<operation id="788" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1337" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1299:0  %input_11_V_addr_10 = getelementptr [28 x i14]* %input_11_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_11_V_addr_10"/></StgValue>
</operation>

<operation id="789" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1338" bw="14" op_0_bw="5">
<![CDATA[
branch1299:1  %input_11_V_load_10 = load i14* %input_11_V_addr_10, align 2

]]></Node>
<StgValue><ssdm name="input_11_V_load_10"/></StgValue>
</operation>

<operation id="790" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1341" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1298:0  %input_10_V_addr_10 = getelementptr [28 x i14]* %input_10_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_10_V_addr_10"/></StgValue>
</operation>

<operation id="791" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1342" bw="14" op_0_bw="5">
<![CDATA[
branch1298:1  %input_10_V_load_10 = load i14* %input_10_V_addr_10, align 2

]]></Node>
<StgValue><ssdm name="input_10_V_load_10"/></StgValue>
</operation>

<operation id="792" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1345" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1297:0  %input_9_V_addr_10 = getelementptr [28 x i14]* %input_9_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_9_V_addr_10"/></StgValue>
</operation>

<operation id="793" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1346" bw="14" op_0_bw="5">
<![CDATA[
branch1297:1  %input_9_V_load_10 = load i14* %input_9_V_addr_10, align 2

]]></Node>
<StgValue><ssdm name="input_9_V_load_10"/></StgValue>
</operation>

<operation id="794" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1349" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1296:0  %input_8_V_addr_10 = getelementptr [28 x i14]* %input_8_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_8_V_addr_10"/></StgValue>
</operation>

<operation id="795" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1350" bw="14" op_0_bw="5">
<![CDATA[
branch1296:1  %input_8_V_load_10 = load i14* %input_8_V_addr_10, align 2

]]></Node>
<StgValue><ssdm name="input_8_V_load_10"/></StgValue>
</operation>

<operation id="796" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1353" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1295:0  %input_7_V_addr_10 = getelementptr [28 x i14]* %input_7_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_7_V_addr_10"/></StgValue>
</operation>

<operation id="797" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1354" bw="14" op_0_bw="5">
<![CDATA[
branch1295:1  %input_7_V_load_10 = load i14* %input_7_V_addr_10, align 2

]]></Node>
<StgValue><ssdm name="input_7_V_load_10"/></StgValue>
</operation>

<operation id="798" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1357" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1294:0  %input_6_V_addr98 = getelementptr [28 x i14]* %input_6_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_6_V_addr98"/></StgValue>
</operation>

<operation id="799" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1358" bw="14" op_0_bw="5">
<![CDATA[
branch1294:1  %input_6_V_load_10 = load i14* %input_6_V_addr98, align 2

]]></Node>
<StgValue><ssdm name="input_6_V_load_10"/></StgValue>
</operation>

<operation id="800" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1361" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1293:0  %input_5_V_addr_15 = getelementptr [28 x i14]* %input_5_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_5_V_addr_15"/></StgValue>
</operation>

<operation id="801" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1362" bw="14" op_0_bw="5">
<![CDATA[
branch1293:1  %input_5_V_load_18 = load i14* %input_5_V_addr_15, align 2

]]></Node>
<StgValue><ssdm name="input_5_V_load_18"/></StgValue>
</operation>

<operation id="802" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1365" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1292:0  %input_4_V_addr62 = getelementptr [28 x i14]* %input_4_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_4_V_addr62"/></StgValue>
</operation>

<operation id="803" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1366" bw="14" op_0_bw="5">
<![CDATA[
branch1292:1  %input_4_V_load_18 = load i14* %input_4_V_addr62, align 2

]]></Node>
<StgValue><ssdm name="input_4_V_load_18"/></StgValue>
</operation>

<operation id="804" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1369" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1291:0  %input_3_V_addr44 = getelementptr [28 x i14]* %input_3_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_3_V_addr44"/></StgValue>
</operation>

<operation id="805" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1370" bw="14" op_0_bw="5">
<![CDATA[
branch1291:1  %input_3_V_load_18 = load i14* %input_3_V_addr44, align 2

]]></Node>
<StgValue><ssdm name="input_3_V_load_18"/></StgValue>
</operation>

<operation id="806" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1373" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1290:0  %input_2_V_addr26 = getelementptr [28 x i14]* %input_2_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_2_V_addr26"/></StgValue>
</operation>

<operation id="807" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1374" bw="14" op_0_bw="5">
<![CDATA[
branch1290:1  %input_2_V_load_18 = load i14* %input_2_V_addr26, align 2

]]></Node>
<StgValue><ssdm name="input_2_V_load_18"/></StgValue>
</operation>

<operation id="808" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1377" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1289:0  %input_1_V_addr14 = getelementptr [28 x i14]* %input_1_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_1_V_addr14"/></StgValue>
</operation>

<operation id="809" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1378" bw="14" op_0_bw="5">
<![CDATA[
branch1289:1  %input_1_V_load_15 = load i14* %input_1_V_addr14, align 2

]]></Node>
<StgValue><ssdm name="input_1_V_load_15"/></StgValue>
</operation>

<operation id="810" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1381" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1314:0  %input_26_V_addr_6 = getelementptr [28 x i14]* %input_26_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_26_V_addr_6"/></StgValue>
</operation>

<operation id="811" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1382" bw="14" op_0_bw="5">
<![CDATA[
branch1314:1  %input_26_V_load_6 = load i14* %input_26_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="input_26_V_load_6"/></StgValue>
</operation>

<operation id="812" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1393" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1146:0  %input_26_V_addr_7 = getelementptr [28 x i14]* %input_26_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_26_V_addr_7"/></StgValue>
</operation>

<operation id="813" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1394" bw="14" op_0_bw="5">
<![CDATA[
branch1146:1  %input_26_V_load_7 = load i14* %input_26_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="input_26_V_load_7"/></StgValue>
</operation>

<operation id="814" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="1397" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1145:0  %input_25_V_addr_11 = getelementptr [28 x i14]* %input_25_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_25_V_addr_11"/></StgValue>
</operation>

<operation id="815" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="1398" bw="14" op_0_bw="5">
<![CDATA[
branch1145:1  %input_25_V_load_11 = load i14* %input_25_V_addr_11, align 2

]]></Node>
<StgValue><ssdm name="input_25_V_load_11"/></StgValue>
</operation>

<operation id="816" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="1401" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1144:0  %input_24_V_addr_11 = getelementptr [28 x i14]* %input_24_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_24_V_addr_11"/></StgValue>
</operation>

<operation id="817" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="1402" bw="14" op_0_bw="5">
<![CDATA[
branch1144:1  %input_24_V_load_11 = load i14* %input_24_V_addr_11, align 2

]]></Node>
<StgValue><ssdm name="input_24_V_load_11"/></StgValue>
</operation>

<operation id="818" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="1405" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1143:0  %input_23_V_addr_10 = getelementptr [28 x i14]* %input_23_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_23_V_addr_10"/></StgValue>
</operation>

<operation id="819" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="1406" bw="14" op_0_bw="5">
<![CDATA[
branch1143:1  %input_23_V_load_11 = load i14* %input_23_V_addr_10, align 2

]]></Node>
<StgValue><ssdm name="input_23_V_load_11"/></StgValue>
</operation>

<operation id="820" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="1409" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1142:0  %input_22_V_addr_11 = getelementptr [28 x i14]* %input_22_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_22_V_addr_11"/></StgValue>
</operation>

<operation id="821" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="1410" bw="14" op_0_bw="5">
<![CDATA[
branch1142:1  %input_22_V_load_11 = load i14* %input_22_V_addr_11, align 2

]]></Node>
<StgValue><ssdm name="input_22_V_load_11"/></StgValue>
</operation>

<operation id="822" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="1413" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1141:0  %input_21_V_addr_11 = getelementptr [28 x i14]* %input_21_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_21_V_addr_11"/></StgValue>
</operation>

<operation id="823" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="1414" bw="14" op_0_bw="5">
<![CDATA[
branch1141:1  %input_21_V_load_11 = load i14* %input_21_V_addr_11, align 2

]]></Node>
<StgValue><ssdm name="input_21_V_load_11"/></StgValue>
</operation>

<operation id="824" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="1417" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1140:0  %input_20_V_addr_11 = getelementptr [28 x i14]* %input_20_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_20_V_addr_11"/></StgValue>
</operation>

<operation id="825" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="1418" bw="14" op_0_bw="5">
<![CDATA[
branch1140:1  %input_20_V_load_11 = load i14* %input_20_V_addr_11, align 2

]]></Node>
<StgValue><ssdm name="input_20_V_load_11"/></StgValue>
</operation>

<operation id="826" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="1421" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1139:0  %input_19_V_addr_11 = getelementptr [28 x i14]* %input_19_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_19_V_addr_11"/></StgValue>
</operation>

<operation id="827" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="1422" bw="14" op_0_bw="5">
<![CDATA[
branch1139:1  %input_19_V_load_11 = load i14* %input_19_V_addr_11, align 2

]]></Node>
<StgValue><ssdm name="input_19_V_load_11"/></StgValue>
</operation>

<operation id="828" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="1425" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1138:0  %input_18_V_addr_10 = getelementptr [28 x i14]* %input_18_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_18_V_addr_10"/></StgValue>
</operation>

<operation id="829" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="1426" bw="14" op_0_bw="5">
<![CDATA[
branch1138:1  %input_18_V_load_11 = load i14* %input_18_V_addr_10, align 2

]]></Node>
<StgValue><ssdm name="input_18_V_load_11"/></StgValue>
</operation>

<operation id="830" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1429" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1137:0  %input_17_V_addr302 = getelementptr [28 x i14]* %input_17_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_17_V_addr302"/></StgValue>
</operation>

<operation id="831" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1430" bw="14" op_0_bw="5">
<![CDATA[
branch1137:1  %input_17_V_load_11 = load i14* %input_17_V_addr302, align 2

]]></Node>
<StgValue><ssdm name="input_17_V_load_11"/></StgValue>
</operation>

<operation id="832" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1433" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1136:0  %input_16_V_addr_11 = getelementptr [28 x i14]* %input_16_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_16_V_addr_11"/></StgValue>
</operation>

<operation id="833" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1434" bw="14" op_0_bw="5">
<![CDATA[
branch1136:1  %input_16_V_load_11 = load i14* %input_16_V_addr_11, align 2

]]></Node>
<StgValue><ssdm name="input_16_V_load_11"/></StgValue>
</operation>

<operation id="834" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1437" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1135:0  %input_15_V_addr_11 = getelementptr [28 x i14]* %input_15_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_15_V_addr_11"/></StgValue>
</operation>

<operation id="835" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1438" bw="14" op_0_bw="5">
<![CDATA[
branch1135:1  %input_15_V_load_11 = load i14* %input_15_V_addr_11, align 2

]]></Node>
<StgValue><ssdm name="input_15_V_load_11"/></StgValue>
</operation>

<operation id="836" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1441" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1134:0  %input_14_V_addr_11 = getelementptr [28 x i14]* %input_14_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_14_V_addr_11"/></StgValue>
</operation>

<operation id="837" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1442" bw="14" op_0_bw="5">
<![CDATA[
branch1134:1  %input_14_V_load_11 = load i14* %input_14_V_addr_11, align 2

]]></Node>
<StgValue><ssdm name="input_14_V_load_11"/></StgValue>
</operation>

<operation id="838" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1445" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1133:0  %input_13_V_addr_11 = getelementptr [28 x i14]* %input_13_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_13_V_addr_11"/></StgValue>
</operation>

<operation id="839" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1446" bw="14" op_0_bw="5">
<![CDATA[
branch1133:1  %input_13_V_load_11 = load i14* %input_13_V_addr_11, align 2

]]></Node>
<StgValue><ssdm name="input_13_V_load_11"/></StgValue>
</operation>

<operation id="840" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1449" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1132:0  %input_12_V_addr_10 = getelementptr [28 x i14]* %input_12_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_12_V_addr_10"/></StgValue>
</operation>

<operation id="841" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1450" bw="14" op_0_bw="5">
<![CDATA[
branch1132:1  %input_12_V_load_11 = load i14* %input_12_V_addr_10, align 2

]]></Node>
<StgValue><ssdm name="input_12_V_load_11"/></StgValue>
</operation>

<operation id="842" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1453" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1131:0  %input_11_V_addr_11 = getelementptr [28 x i14]* %input_11_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_11_V_addr_11"/></StgValue>
</operation>

<operation id="843" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1454" bw="14" op_0_bw="5">
<![CDATA[
branch1131:1  %input_11_V_load_11 = load i14* %input_11_V_addr_11, align 2

]]></Node>
<StgValue><ssdm name="input_11_V_load_11"/></StgValue>
</operation>

<operation id="844" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1457" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1130:0  %input_10_V_addr_11 = getelementptr [28 x i14]* %input_10_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_10_V_addr_11"/></StgValue>
</operation>

<operation id="845" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1458" bw="14" op_0_bw="5">
<![CDATA[
branch1130:1  %input_10_V_load_11 = load i14* %input_10_V_addr_11, align 2

]]></Node>
<StgValue><ssdm name="input_10_V_load_11"/></StgValue>
</operation>

<operation id="846" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1461" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1129:0  %input_9_V_addr_11 = getelementptr [28 x i14]* %input_9_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_9_V_addr_11"/></StgValue>
</operation>

<operation id="847" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1462" bw="14" op_0_bw="5">
<![CDATA[
branch1129:1  %input_9_V_load_11 = load i14* %input_9_V_addr_11, align 2

]]></Node>
<StgValue><ssdm name="input_9_V_load_11"/></StgValue>
</operation>

<operation id="848" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1465" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1128:0  %input_8_V_addr_11 = getelementptr [28 x i14]* %input_8_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_8_V_addr_11"/></StgValue>
</operation>

<operation id="849" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1466" bw="14" op_0_bw="5">
<![CDATA[
branch1128:1  %input_8_V_load_11 = load i14* %input_8_V_addr_11, align 2

]]></Node>
<StgValue><ssdm name="input_8_V_load_11"/></StgValue>
</operation>

<operation id="850" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1469" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1127:0  %input_7_V_addr_11 = getelementptr [28 x i14]* %input_7_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_7_V_addr_11"/></StgValue>
</operation>

<operation id="851" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1470" bw="14" op_0_bw="5">
<![CDATA[
branch1127:1  %input_7_V_load_11 = load i14* %input_7_V_addr_11, align 2

]]></Node>
<StgValue><ssdm name="input_7_V_load_11"/></StgValue>
</operation>

<operation id="852" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1473" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1126:0  %input_6_V_addr104 = getelementptr [28 x i14]* %input_6_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_6_V_addr104"/></StgValue>
</operation>

<operation id="853" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1474" bw="14" op_0_bw="5">
<![CDATA[
branch1126:1  %input_6_V_load_11 = load i14* %input_6_V_addr104, align 2

]]></Node>
<StgValue><ssdm name="input_6_V_load_11"/></StgValue>
</operation>

<operation id="854" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1477" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1125:0  %input_5_V_addr86 = getelementptr [28 x i14]* %input_5_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_5_V_addr86"/></StgValue>
</operation>

<operation id="855" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1478" bw="14" op_0_bw="5">
<![CDATA[
branch1125:1  %input_5_V_load_19 = load i14* %input_5_V_addr86, align 2

]]></Node>
<StgValue><ssdm name="input_5_V_load_19"/></StgValue>
</operation>

<operation id="856" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1481" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1124:0  %input_4_V_addr68 = getelementptr [28 x i14]* %input_4_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_4_V_addr68"/></StgValue>
</operation>

<operation id="857" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1482" bw="14" op_0_bw="5">
<![CDATA[
branch1124:1  %input_4_V_load_19 = load i14* %input_4_V_addr68, align 2

]]></Node>
<StgValue><ssdm name="input_4_V_load_19"/></StgValue>
</operation>

<operation id="858" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1485" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1123:0  %input_3_V_addr_15 = getelementptr [28 x i14]* %input_3_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_3_V_addr_15"/></StgValue>
</operation>

<operation id="859" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1486" bw="14" op_0_bw="5">
<![CDATA[
branch1123:1  %input_3_V_load_19 = load i14* %input_3_V_addr_15, align 2

]]></Node>
<StgValue><ssdm name="input_3_V_load_19"/></StgValue>
</operation>

<operation id="860" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1489" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1122:0  %input_2_V_addr32 = getelementptr [28 x i14]* %input_2_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_2_V_addr32"/></StgValue>
</operation>

<operation id="861" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1490" bw="14" op_0_bw="5">
<![CDATA[
branch1122:1  %input_2_V_load_19 = load i14* %input_2_V_addr32, align 2

]]></Node>
<StgValue><ssdm name="input_2_V_load_19"/></StgValue>
</operation>

<operation id="862" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1493" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1147:0  %input_27_V_addr_3 = getelementptr [28 x i14]* %input_27_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_27_V_addr_3"/></StgValue>
</operation>

<operation id="863" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1494" bw="14" op_0_bw="5">
<![CDATA[
branch1147:1  %input_27_V_load_3 = load i14* %input_27_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="input_27_V_load_3"/></StgValue>
</operation>

<operation id="864" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1507" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch976:0  %input_24_V_addr_12 = getelementptr [28 x i14]* %input_24_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_24_V_addr_12"/></StgValue>
</operation>

<operation id="865" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1508" bw="14" op_0_bw="5">
<![CDATA[
branch976:1  %input_24_V_load_12 = load i14* %input_24_V_addr_12, align 2

]]></Node>
<StgValue><ssdm name="input_24_V_load_12"/></StgValue>
</operation>

<operation id="866" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="1511" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch975:0  %input_23_V_addr_11 = getelementptr [28 x i14]* %input_23_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_23_V_addr_11"/></StgValue>
</operation>

<operation id="867" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="1512" bw="14" op_0_bw="5">
<![CDATA[
branch975:1  %input_23_V_load_12 = load i14* %input_23_V_addr_11, align 2

]]></Node>
<StgValue><ssdm name="input_23_V_load_12"/></StgValue>
</operation>

<operation id="868" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="1515" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch974:0  %input_22_V_addr_12 = getelementptr [28 x i14]* %input_22_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_22_V_addr_12"/></StgValue>
</operation>

<operation id="869" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="1516" bw="14" op_0_bw="5">
<![CDATA[
branch974:1  %input_22_V_load_12 = load i14* %input_22_V_addr_12, align 2

]]></Node>
<StgValue><ssdm name="input_22_V_load_12"/></StgValue>
</operation>

<operation id="870" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="1519" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch973:0  %input_21_V_addr_12 = getelementptr [28 x i14]* %input_21_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_21_V_addr_12"/></StgValue>
</operation>

<operation id="871" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="1520" bw="14" op_0_bw="5">
<![CDATA[
branch973:1  %input_21_V_load_12 = load i14* %input_21_V_addr_12, align 2

]]></Node>
<StgValue><ssdm name="input_21_V_load_12"/></StgValue>
</operation>

<operation id="872" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="1523" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch972:0  %input_20_V_addr_12 = getelementptr [28 x i14]* %input_20_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_20_V_addr_12"/></StgValue>
</operation>

<operation id="873" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="1524" bw="14" op_0_bw="5">
<![CDATA[
branch972:1  %input_20_V_load_12 = load i14* %input_20_V_addr_12, align 2

]]></Node>
<StgValue><ssdm name="input_20_V_load_12"/></StgValue>
</operation>

<operation id="874" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="1527" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch971:0  %input_19_V_addr_12 = getelementptr [28 x i14]* %input_19_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_19_V_addr_12"/></StgValue>
</operation>

<operation id="875" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="1528" bw="14" op_0_bw="5">
<![CDATA[
branch971:1  %input_19_V_load_12 = load i14* %input_19_V_addr_12, align 2

]]></Node>
<StgValue><ssdm name="input_19_V_load_12"/></StgValue>
</operation>

<operation id="876" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="1531" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch970:0  %input_18_V_addr_11 = getelementptr [28 x i14]* %input_18_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_18_V_addr_11"/></StgValue>
</operation>

<operation id="877" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="1532" bw="14" op_0_bw="5">
<![CDATA[
branch970:1  %input_18_V_load_12 = load i14* %input_18_V_addr_11, align 2

]]></Node>
<StgValue><ssdm name="input_18_V_load_12"/></StgValue>
</operation>

<operation id="878" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="1535" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch969:0  %input_17_V_addr_10 = getelementptr [28 x i14]* %input_17_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_17_V_addr_10"/></StgValue>
</operation>

<operation id="879" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="1536" bw="14" op_0_bw="5">
<![CDATA[
branch969:1  %input_17_V_load_12 = load i14* %input_17_V_addr_10, align 2

]]></Node>
<StgValue><ssdm name="input_17_V_load_12"/></StgValue>
</operation>

<operation id="880" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="1539" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch968:0  %input_16_V_addr_12 = getelementptr [28 x i14]* %input_16_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_16_V_addr_12"/></StgValue>
</operation>

<operation id="881" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="1540" bw="14" op_0_bw="5">
<![CDATA[
branch968:1  %input_16_V_load_12 = load i14* %input_16_V_addr_12, align 2

]]></Node>
<StgValue><ssdm name="input_16_V_load_12"/></StgValue>
</operation>

<operation id="882" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1543" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch967:0  %input_15_V_addr_12 = getelementptr [28 x i14]* %input_15_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_15_V_addr_12"/></StgValue>
</operation>

<operation id="883" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1544" bw="14" op_0_bw="5">
<![CDATA[
branch967:1  %input_15_V_load_12 = load i14* %input_15_V_addr_12, align 2

]]></Node>
<StgValue><ssdm name="input_15_V_load_12"/></StgValue>
</operation>

<operation id="884" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1547" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch966:0  %input_14_V_addr_12 = getelementptr [28 x i14]* %input_14_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_14_V_addr_12"/></StgValue>
</operation>

<operation id="885" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1548" bw="14" op_0_bw="5">
<![CDATA[
branch966:1  %input_14_V_load_12 = load i14* %input_14_V_addr_12, align 2

]]></Node>
<StgValue><ssdm name="input_14_V_load_12"/></StgValue>
</operation>

<operation id="886" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1551" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch965:0  %input_13_V_addr_12 = getelementptr [28 x i14]* %input_13_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_13_V_addr_12"/></StgValue>
</operation>

<operation id="887" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1552" bw="14" op_0_bw="5">
<![CDATA[
branch965:1  %input_13_V_load_12 = load i14* %input_13_V_addr_12, align 2

]]></Node>
<StgValue><ssdm name="input_13_V_load_12"/></StgValue>
</operation>

<operation id="888" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1555" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch964:0  %input_12_V_addr_11 = getelementptr [28 x i14]* %input_12_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_12_V_addr_11"/></StgValue>
</operation>

<operation id="889" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1556" bw="14" op_0_bw="5">
<![CDATA[
branch964:1  %input_12_V_load_12 = load i14* %input_12_V_addr_11, align 2

]]></Node>
<StgValue><ssdm name="input_12_V_load_12"/></StgValue>
</operation>

<operation id="890" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1559" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch963:0  %input_11_V_addr_12 = getelementptr [28 x i14]* %input_11_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_11_V_addr_12"/></StgValue>
</operation>

<operation id="891" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1560" bw="14" op_0_bw="5">
<![CDATA[
branch963:1  %input_11_V_load_12 = load i14* %input_11_V_addr_12, align 2

]]></Node>
<StgValue><ssdm name="input_11_V_load_12"/></StgValue>
</operation>

<operation id="892" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1563" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch962:0  %input_10_V_addr_12 = getelementptr [28 x i14]* %input_10_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_10_V_addr_12"/></StgValue>
</operation>

<operation id="893" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1564" bw="14" op_0_bw="5">
<![CDATA[
branch962:1  %input_10_V_load_12 = load i14* %input_10_V_addr_12, align 2

]]></Node>
<StgValue><ssdm name="input_10_V_load_12"/></StgValue>
</operation>

<operation id="894" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1567" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch961:0  %input_9_V_addr_12 = getelementptr [28 x i14]* %input_9_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_9_V_addr_12"/></StgValue>
</operation>

<operation id="895" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1568" bw="14" op_0_bw="5">
<![CDATA[
branch961:1  %input_9_V_load_12 = load i14* %input_9_V_addr_12, align 2

]]></Node>
<StgValue><ssdm name="input_9_V_load_12"/></StgValue>
</operation>

<operation id="896" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1571" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch960:0  %input_8_V_addr_12 = getelementptr [28 x i14]* %input_8_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_8_V_addr_12"/></StgValue>
</operation>

<operation id="897" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1572" bw="14" op_0_bw="5">
<![CDATA[
branch960:1  %input_8_V_load_12 = load i14* %input_8_V_addr_12, align 2

]]></Node>
<StgValue><ssdm name="input_8_V_load_12"/></StgValue>
</operation>

<operation id="898" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1575" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch959:0  %input_7_V_addr_12 = getelementptr [28 x i14]* %input_7_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_7_V_addr_12"/></StgValue>
</operation>

<operation id="899" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1576" bw="14" op_0_bw="5">
<![CDATA[
branch959:1  %input_7_V_load_12 = load i14* %input_7_V_addr_12, align 2

]]></Node>
<StgValue><ssdm name="input_7_V_load_12"/></StgValue>
</operation>

<operation id="900" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1579" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch958:0  %input_6_V_addr_9 = getelementptr [28 x i14]* %input_6_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_6_V_addr_9"/></StgValue>
</operation>

<operation id="901" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1580" bw="14" op_0_bw="5">
<![CDATA[
branch958:1  %input_6_V_load_12 = load i14* %input_6_V_addr_9, align 2

]]></Node>
<StgValue><ssdm name="input_6_V_load_12"/></StgValue>
</operation>

<operation id="902" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1583" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch957:0  %input_5_V_addr_16 = getelementptr [28 x i14]* %input_5_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_5_V_addr_16"/></StgValue>
</operation>

<operation id="903" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1584" bw="14" op_0_bw="5">
<![CDATA[
branch957:1  %input_5_V_load_20 = load i14* %input_5_V_addr_16, align 2

]]></Node>
<StgValue><ssdm name="input_5_V_load_20"/></StgValue>
</operation>

<operation id="904" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1587" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch956:0  %input_4_V_addr_14 = getelementptr [28 x i14]* %input_4_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_4_V_addr_14"/></StgValue>
</operation>

<operation id="905" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1588" bw="14" op_0_bw="5">
<![CDATA[
branch956:1  %input_4_V_load_20 = load i14* %input_4_V_addr_14, align 2

]]></Node>
<StgValue><ssdm name="input_4_V_load_20"/></StgValue>
</operation>

<operation id="906" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1591" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch955:0  %input_3_V_addr_16 = getelementptr [28 x i14]* %input_3_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_3_V_addr_16"/></StgValue>
</operation>

<operation id="907" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1592" bw="14" op_0_bw="5">
<![CDATA[
branch955:1  %input_3_V_load_20 = load i14* %input_3_V_addr_16, align 2

]]></Node>
<StgValue><ssdm name="input_3_V_load_20"/></StgValue>
</operation>

<operation id="908" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1595" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch954:0  %input_2_V_addr_16 = getelementptr [28 x i14]* %input_2_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_2_V_addr_16"/></StgValue>
</operation>

<operation id="909" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1596" bw="14" op_0_bw="5">
<![CDATA[
branch954:1  %input_2_V_load_20 = load i14* %input_2_V_addr_16, align 2

]]></Node>
<StgValue><ssdm name="input_2_V_load_20"/></StgValue>
</operation>

<operation id="910" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1599" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch953:0  %input_1_V_addr_14 = getelementptr [28 x i14]* %input_1_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_1_V_addr_14"/></StgValue>
</operation>

<operation id="911" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1600" bw="14" op_0_bw="5">
<![CDATA[
branch953:1  %input_1_V_load_16 = load i14* %input_1_V_addr_14, align 2

]]></Node>
<StgValue><ssdm name="input_1_V_load_16"/></StgValue>
</operation>

<operation id="912" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1603" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch952:0  %input_0_V_addr_12 = getelementptr [28 x i14]* %input_0_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_0_V_addr_12"/></StgValue>
</operation>

<operation id="913" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1604" bw="14" op_0_bw="5">
<![CDATA[
branch952:1  %input_0_V_load_12 = load i14* %input_0_V_addr_12, align 2

]]></Node>
<StgValue><ssdm name="input_0_V_load_12"/></StgValue>
</operation>

<operation id="914" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1607" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch977:0  %input_25_V_addr_12 = getelementptr [28 x i14]* %input_25_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_25_V_addr_12"/></StgValue>
</operation>

<operation id="915" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1608" bw="14" op_0_bw="5">
<![CDATA[
branch977:1  %input_25_V_load_12 = load i14* %input_25_V_addr_12, align 2

]]></Node>
<StgValue><ssdm name="input_25_V_load_12"/></StgValue>
</operation>

<operation id="916" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1622" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch809:0  %input_25_V_addr_13 = getelementptr [28 x i14]* %input_25_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_25_V_addr_13"/></StgValue>
</operation>

<operation id="917" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1623" bw="14" op_0_bw="5">
<![CDATA[
branch809:1  %input_25_V_load_13 = load i14* %input_25_V_addr_13, align 2

]]></Node>
<StgValue><ssdm name="input_25_V_load_13"/></StgValue>
</operation>

<operation id="918" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="1626" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch808:0  %input_24_V_addr_13 = getelementptr [28 x i14]* %input_24_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_24_V_addr_13"/></StgValue>
</operation>

<operation id="919" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="1627" bw="14" op_0_bw="5">
<![CDATA[
branch808:1  %input_24_V_load_13 = load i14* %input_24_V_addr_13, align 2

]]></Node>
<StgValue><ssdm name="input_24_V_load_13"/></StgValue>
</operation>

<operation id="920" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="1630" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch807:0  %input_23_V_addr_12 = getelementptr [28 x i14]* %input_23_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_23_V_addr_12"/></StgValue>
</operation>

<operation id="921" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="1631" bw="14" op_0_bw="5">
<![CDATA[
branch807:1  %input_23_V_load_13 = load i14* %input_23_V_addr_12, align 2

]]></Node>
<StgValue><ssdm name="input_23_V_load_13"/></StgValue>
</operation>

<operation id="922" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="1634" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch806:0  %input_22_V_addr_13 = getelementptr [28 x i14]* %input_22_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_22_V_addr_13"/></StgValue>
</operation>

<operation id="923" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="1635" bw="14" op_0_bw="5">
<![CDATA[
branch806:1  %input_22_V_load_13 = load i14* %input_22_V_addr_13, align 2

]]></Node>
<StgValue><ssdm name="input_22_V_load_13"/></StgValue>
</operation>

<operation id="924" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="1638" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch805:0  %input_21_V_addr_13 = getelementptr [28 x i14]* %input_21_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_21_V_addr_13"/></StgValue>
</operation>

<operation id="925" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="1639" bw="14" op_0_bw="5">
<![CDATA[
branch805:1  %input_21_V_load_13 = load i14* %input_21_V_addr_13, align 2

]]></Node>
<StgValue><ssdm name="input_21_V_load_13"/></StgValue>
</operation>

<operation id="926" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="1642" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch804:0  %input_20_V_addr_13 = getelementptr [28 x i14]* %input_20_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_20_V_addr_13"/></StgValue>
</operation>

<operation id="927" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="1643" bw="14" op_0_bw="5">
<![CDATA[
branch804:1  %input_20_V_load_13 = load i14* %input_20_V_addr_13, align 2

]]></Node>
<StgValue><ssdm name="input_20_V_load_13"/></StgValue>
</operation>

<operation id="928" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="1646" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch803:0  %input_19_V_addr_13 = getelementptr [28 x i14]* %input_19_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_19_V_addr_13"/></StgValue>
</operation>

<operation id="929" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="1647" bw="14" op_0_bw="5">
<![CDATA[
branch803:1  %input_19_V_load_13 = load i14* %input_19_V_addr_13, align 2

]]></Node>
<StgValue><ssdm name="input_19_V_load_13"/></StgValue>
</operation>

<operation id="930" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="1650" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch802:0  %input_18_V_addr_12 = getelementptr [28 x i14]* %input_18_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_18_V_addr_12"/></StgValue>
</operation>

<operation id="931" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="1651" bw="14" op_0_bw="5">
<![CDATA[
branch802:1  %input_18_V_load_13 = load i14* %input_18_V_addr_12, align 2

]]></Node>
<StgValue><ssdm name="input_18_V_load_13"/></StgValue>
</operation>

<operation id="932" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="1654" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch801:0  %input_17_V_addr_11 = getelementptr [28 x i14]* %input_17_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_17_V_addr_11"/></StgValue>
</operation>

<operation id="933" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="1655" bw="14" op_0_bw="5">
<![CDATA[
branch801:1  %input_17_V_load_13 = load i14* %input_17_V_addr_11, align 2

]]></Node>
<StgValue><ssdm name="input_17_V_load_13"/></StgValue>
</operation>

<operation id="934" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1658" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch800:0  %input_16_V_addr_13 = getelementptr [28 x i14]* %input_16_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_16_V_addr_13"/></StgValue>
</operation>

<operation id="935" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1659" bw="14" op_0_bw="5">
<![CDATA[
branch800:1  %input_16_V_load_13 = load i14* %input_16_V_addr_13, align 2

]]></Node>
<StgValue><ssdm name="input_16_V_load_13"/></StgValue>
</operation>

<operation id="936" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1662" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch799:0  %input_15_V_addr_13 = getelementptr [28 x i14]* %input_15_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_15_V_addr_13"/></StgValue>
</operation>

<operation id="937" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1663" bw="14" op_0_bw="5">
<![CDATA[
branch799:1  %input_15_V_load_13 = load i14* %input_15_V_addr_13, align 2

]]></Node>
<StgValue><ssdm name="input_15_V_load_13"/></StgValue>
</operation>

<operation id="938" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1666" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch798:0  %input_14_V_addr_13 = getelementptr [28 x i14]* %input_14_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_14_V_addr_13"/></StgValue>
</operation>

<operation id="939" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1667" bw="14" op_0_bw="5">
<![CDATA[
branch798:1  %input_14_V_load_13 = load i14* %input_14_V_addr_13, align 2

]]></Node>
<StgValue><ssdm name="input_14_V_load_13"/></StgValue>
</operation>

<operation id="940" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1670" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch797:0  %input_13_V_addr_13 = getelementptr [28 x i14]* %input_13_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_13_V_addr_13"/></StgValue>
</operation>

<operation id="941" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1671" bw="14" op_0_bw="5">
<![CDATA[
branch797:1  %input_13_V_load_13 = load i14* %input_13_V_addr_13, align 2

]]></Node>
<StgValue><ssdm name="input_13_V_load_13"/></StgValue>
</operation>

<operation id="942" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1674" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch796:0  %input_12_V_addr_12 = getelementptr [28 x i14]* %input_12_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_12_V_addr_12"/></StgValue>
</operation>

<operation id="943" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1675" bw="14" op_0_bw="5">
<![CDATA[
branch796:1  %input_12_V_load_13 = load i14* %input_12_V_addr_12, align 2

]]></Node>
<StgValue><ssdm name="input_12_V_load_13"/></StgValue>
</operation>

<operation id="944" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1678" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch795:0  %input_11_V_addr_13 = getelementptr [28 x i14]* %input_11_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_11_V_addr_13"/></StgValue>
</operation>

<operation id="945" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1679" bw="14" op_0_bw="5">
<![CDATA[
branch795:1  %input_11_V_load_13 = load i14* %input_11_V_addr_13, align 2

]]></Node>
<StgValue><ssdm name="input_11_V_load_13"/></StgValue>
</operation>

<operation id="946" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1682" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch794:0  %input_10_V_addr_13 = getelementptr [28 x i14]* %input_10_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_10_V_addr_13"/></StgValue>
</operation>

<operation id="947" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1683" bw="14" op_0_bw="5">
<![CDATA[
branch794:1  %input_10_V_load_13 = load i14* %input_10_V_addr_13, align 2

]]></Node>
<StgValue><ssdm name="input_10_V_load_13"/></StgValue>
</operation>

<operation id="948" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1686" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch793:0  %input_9_V_addr_13 = getelementptr [28 x i14]* %input_9_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_9_V_addr_13"/></StgValue>
</operation>

<operation id="949" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1687" bw="14" op_0_bw="5">
<![CDATA[
branch793:1  %input_9_V_load_13 = load i14* %input_9_V_addr_13, align 2

]]></Node>
<StgValue><ssdm name="input_9_V_load_13"/></StgValue>
</operation>

<operation id="950" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1690" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch792:0  %input_8_V_addr_13 = getelementptr [28 x i14]* %input_8_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_8_V_addr_13"/></StgValue>
</operation>

<operation id="951" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1691" bw="14" op_0_bw="5">
<![CDATA[
branch792:1  %input_8_V_load_13 = load i14* %input_8_V_addr_13, align 2

]]></Node>
<StgValue><ssdm name="input_8_V_load_13"/></StgValue>
</operation>

<operation id="952" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1694" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch791:0  %input_7_V_addr_13 = getelementptr [28 x i14]* %input_7_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_7_V_addr_13"/></StgValue>
</operation>

<operation id="953" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1695" bw="14" op_0_bw="5">
<![CDATA[
branch791:1  %input_7_V_load_13 = load i14* %input_7_V_addr_13, align 2

]]></Node>
<StgValue><ssdm name="input_7_V_load_13"/></StgValue>
</operation>

<operation id="954" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1698" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch790:0  %input_6_V_addr_10 = getelementptr [28 x i14]* %input_6_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_6_V_addr_10"/></StgValue>
</operation>

<operation id="955" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1699" bw="14" op_0_bw="5">
<![CDATA[
branch790:1  %input_6_V_load_13 = load i14* %input_6_V_addr_10, align 2

]]></Node>
<StgValue><ssdm name="input_6_V_load_13"/></StgValue>
</operation>

<operation id="956" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1702" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch789:0  %input_5_V_addr_17 = getelementptr [28 x i14]* %input_5_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_5_V_addr_17"/></StgValue>
</operation>

<operation id="957" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1703" bw="14" op_0_bw="5">
<![CDATA[
branch789:1  %input_5_V_load_21 = load i14* %input_5_V_addr_17, align 2

]]></Node>
<StgValue><ssdm name="input_5_V_load_21"/></StgValue>
</operation>

<operation id="958" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1706" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch788:0  %input_4_V_addr_15 = getelementptr [28 x i14]* %input_4_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_4_V_addr_15"/></StgValue>
</operation>

<operation id="959" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1707" bw="14" op_0_bw="5">
<![CDATA[
branch788:1  %input_4_V_load_21 = load i14* %input_4_V_addr_15, align 2

]]></Node>
<StgValue><ssdm name="input_4_V_load_21"/></StgValue>
</operation>

<operation id="960" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1710" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch787:0  %input_3_V_addr_17 = getelementptr [28 x i14]* %input_3_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_3_V_addr_17"/></StgValue>
</operation>

<operation id="961" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1711" bw="14" op_0_bw="5">
<![CDATA[
branch787:1  %input_3_V_load_21 = load i14* %input_3_V_addr_17, align 2

]]></Node>
<StgValue><ssdm name="input_3_V_load_21"/></StgValue>
</operation>

<operation id="962" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1714" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch786:0  %input_2_V_addr_17 = getelementptr [28 x i14]* %input_2_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_2_V_addr_17"/></StgValue>
</operation>

<operation id="963" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1715" bw="14" op_0_bw="5">
<![CDATA[
branch786:1  %input_2_V_load_21 = load i14* %input_2_V_addr_17, align 2

]]></Node>
<StgValue><ssdm name="input_2_V_load_21"/></StgValue>
</operation>

<operation id="964" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1718" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch785:0  %input_1_V_addr_15 = getelementptr [28 x i14]* %input_1_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_1_V_addr_15"/></StgValue>
</operation>

<operation id="965" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1719" bw="14" op_0_bw="5">
<![CDATA[
branch785:1  %input_1_V_load_17 = load i14* %input_1_V_addr_15, align 2

]]></Node>
<StgValue><ssdm name="input_1_V_load_17"/></StgValue>
</operation>

<operation id="966" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1722" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch810:0  %input_26_V_addr_8 = getelementptr [28 x i14]* %input_26_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_26_V_addr_8"/></StgValue>
</operation>

<operation id="967" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1723" bw="14" op_0_bw="5">
<![CDATA[
branch810:1  %input_26_V_load_8 = load i14* %input_26_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="input_26_V_load_8"/></StgValue>
</operation>

<operation id="968" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2490" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1118:0  %input_26_V_addr_13 = getelementptr [28 x i14]* %input_26_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_26_V_addr_13"/></StgValue>
</operation>

<operation id="969" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2491" bw="14" op_0_bw="5">
<![CDATA[
branch1118:1  %input_26_V_load_13 = load i14* %input_26_V_addr_13, align 2

]]></Node>
<StgValue><ssdm name="input_26_V_load_13"/></StgValue>
</operation>

<operation id="970" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="2494" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1117:0  %input_25_V_addr_20 = getelementptr [28 x i14]* %input_25_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_25_V_addr_20"/></StgValue>
</operation>

<operation id="971" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="2495" bw="14" op_0_bw="5">
<![CDATA[
branch1117:1  %input_25_V_load_20 = load i14* %input_25_V_addr_20, align 2

]]></Node>
<StgValue><ssdm name="input_25_V_load_20"/></StgValue>
</operation>

<operation id="972" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="2498" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1116:0  %input_24_V_addr_19 = getelementptr [28 x i14]* %input_24_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_24_V_addr_19"/></StgValue>
</operation>

<operation id="973" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="2499" bw="14" op_0_bw="5">
<![CDATA[
branch1116:1  %input_24_V_load_20 = load i14* %input_24_V_addr_19, align 2

]]></Node>
<StgValue><ssdm name="input_24_V_load_20"/></StgValue>
</operation>

<operation id="974" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="2502" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1115:0  %input_23_V_addr411 = getelementptr [28 x i14]* %input_23_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_23_V_addr411"/></StgValue>
</operation>

<operation id="975" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="2503" bw="14" op_0_bw="5">
<![CDATA[
branch1115:1  %input_23_V_load_20 = load i14* %input_23_V_addr411, align 2

]]></Node>
<StgValue><ssdm name="input_23_V_load_20"/></StgValue>
</operation>

<operation id="976" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="2506" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1114:0  %input_22_V_addr_20 = getelementptr [28 x i14]* %input_22_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_22_V_addr_20"/></StgValue>
</operation>

<operation id="977" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="2507" bw="14" op_0_bw="5">
<![CDATA[
branch1114:1  %input_22_V_load_20 = load i14* %input_22_V_addr_20, align 2

]]></Node>
<StgValue><ssdm name="input_22_V_load_20"/></StgValue>
</operation>

<operation id="978" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="2510" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1113:0  %input_21_V_addr_20 = getelementptr [28 x i14]* %input_21_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_21_V_addr_20"/></StgValue>
</operation>

<operation id="979" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="2511" bw="14" op_0_bw="5">
<![CDATA[
branch1113:1  %input_21_V_load_20 = load i14* %input_21_V_addr_20, align 2

]]></Node>
<StgValue><ssdm name="input_21_V_load_20"/></StgValue>
</operation>

<operation id="980" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="2514" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1112:0  %input_20_V_addr_20 = getelementptr [28 x i14]* %input_20_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_20_V_addr_20"/></StgValue>
</operation>

<operation id="981" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="2515" bw="14" op_0_bw="5">
<![CDATA[
branch1112:1  %input_20_V_load_20 = load i14* %input_20_V_addr_20, align 2

]]></Node>
<StgValue><ssdm name="input_20_V_load_20"/></StgValue>
</operation>

<operation id="982" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="2518" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1111:0  %input_19_V_addr_20 = getelementptr [28 x i14]* %input_19_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_19_V_addr_20"/></StgValue>
</operation>

<operation id="983" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="2519" bw="14" op_0_bw="5">
<![CDATA[
branch1111:1  %input_19_V_load_20 = load i14* %input_19_V_addr_20, align 2

]]></Node>
<StgValue><ssdm name="input_19_V_load_20"/></StgValue>
</operation>

<operation id="984" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="2522" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1110:0  %input_18_V_addr_17 = getelementptr [28 x i14]* %input_18_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_18_V_addr_17"/></StgValue>
</operation>

<operation id="985" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="2523" bw="14" op_0_bw="5">
<![CDATA[
branch1110:1  %input_18_V_load_20 = load i14* %input_18_V_addr_17, align 2

]]></Node>
<StgValue><ssdm name="input_18_V_load_20"/></StgValue>
</operation>

<operation id="986" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="2526" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1109:0  %input_17_V_addr303 = getelementptr [28 x i14]* %input_17_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_17_V_addr303"/></StgValue>
</operation>

<operation id="987" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="2527" bw="14" op_0_bw="5">
<![CDATA[
branch1109:1  %input_17_V_load_20 = load i14* %input_17_V_addr303, align 2

]]></Node>
<StgValue><ssdm name="input_17_V_load_20"/></StgValue>
</operation>

<operation id="988" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="2530" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1108:0  %input_16_V_addr_20 = getelementptr [28 x i14]* %input_16_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_16_V_addr_20"/></StgValue>
</operation>

<operation id="989" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="2531" bw="14" op_0_bw="5">
<![CDATA[
branch1108:1  %input_16_V_load_20 = load i14* %input_16_V_addr_20, align 2

]]></Node>
<StgValue><ssdm name="input_16_V_load_20"/></StgValue>
</operation>

<operation id="990" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="2534" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1107:0  %input_15_V_addr_20 = getelementptr [28 x i14]* %input_15_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_15_V_addr_20"/></StgValue>
</operation>

<operation id="991" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="2535" bw="14" op_0_bw="5">
<![CDATA[
branch1107:1  %input_15_V_load_20 = load i14* %input_15_V_addr_20, align 2

]]></Node>
<StgValue><ssdm name="input_15_V_load_20"/></StgValue>
</operation>

<operation id="992" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="2538" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1106:0  %input_14_V_addr_20 = getelementptr [28 x i14]* %input_14_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_14_V_addr_20"/></StgValue>
</operation>

<operation id="993" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="2539" bw="14" op_0_bw="5">
<![CDATA[
branch1106:1  %input_14_V_load_20 = load i14* %input_14_V_addr_20, align 2

]]></Node>
<StgValue><ssdm name="input_14_V_load_20"/></StgValue>
</operation>

<operation id="994" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="2542" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1105:0  %input_13_V_addr_20 = getelementptr [28 x i14]* %input_13_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_13_V_addr_20"/></StgValue>
</operation>

<operation id="995" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="2543" bw="14" op_0_bw="5">
<![CDATA[
branch1105:1  %input_13_V_load_20 = load i14* %input_13_V_addr_20, align 2

]]></Node>
<StgValue><ssdm name="input_13_V_load_20"/></StgValue>
</operation>

<operation id="996" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="2546" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1104:0  %input_12_V_addr213 = getelementptr [28 x i14]* %input_12_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_12_V_addr213"/></StgValue>
</operation>

<operation id="997" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="2547" bw="14" op_0_bw="5">
<![CDATA[
branch1104:1  %input_12_V_load_20 = load i14* %input_12_V_addr213, align 2

]]></Node>
<StgValue><ssdm name="input_12_V_load_20"/></StgValue>
</operation>

<operation id="998" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="2550" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1103:0  %input_11_V_addr_20 = getelementptr [28 x i14]* %input_11_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_11_V_addr_20"/></StgValue>
</operation>

<operation id="999" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="2551" bw="14" op_0_bw="5">
<![CDATA[
branch1103:1  %input_11_V_load_20 = load i14* %input_11_V_addr_20, align 2

]]></Node>
<StgValue><ssdm name="input_11_V_load_20"/></StgValue>
</operation>

<operation id="1000" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="2554" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1102:0  %input_10_V_addr_20 = getelementptr [28 x i14]* %input_10_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_10_V_addr_20"/></StgValue>
</operation>

<operation id="1001" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="2555" bw="14" op_0_bw="5">
<![CDATA[
branch1102:1  %input_10_V_load_20 = load i14* %input_10_V_addr_20, align 2

]]></Node>
<StgValue><ssdm name="input_10_V_load_20"/></StgValue>
</operation>

<operation id="1002" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2558" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1101:0  %input_9_V_addr_20 = getelementptr [28 x i14]* %input_9_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_9_V_addr_20"/></StgValue>
</operation>

<operation id="1003" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2559" bw="14" op_0_bw="5">
<![CDATA[
branch1101:1  %input_9_V_load_20 = load i14* %input_9_V_addr_20, align 2

]]></Node>
<StgValue><ssdm name="input_9_V_load_20"/></StgValue>
</operation>

<operation id="1004" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2562" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1100:0  %input_8_V_addr_20 = getelementptr [28 x i14]* %input_8_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_8_V_addr_20"/></StgValue>
</operation>

<operation id="1005" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2563" bw="14" op_0_bw="5">
<![CDATA[
branch1100:1  %input_8_V_load_20 = load i14* %input_8_V_addr_20, align 2

]]></Node>
<StgValue><ssdm name="input_8_V_load_20"/></StgValue>
</operation>

<operation id="1006" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2566" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1099:0  %input_7_V_addr_18 = getelementptr [28 x i14]* %input_7_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_7_V_addr_18"/></StgValue>
</operation>

<operation id="1007" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2567" bw="14" op_0_bw="5">
<![CDATA[
branch1099:1  %input_7_V_load_20 = load i14* %input_7_V_addr_18, align 2

]]></Node>
<StgValue><ssdm name="input_7_V_load_20"/></StgValue>
</operation>

<operation id="1008" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2570" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1098:0  %input_6_V_addr105 = getelementptr [28 x i14]* %input_6_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_6_V_addr105"/></StgValue>
</operation>

<operation id="1009" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2571" bw="14" op_0_bw="5">
<![CDATA[
branch1098:1  %input_6_V_load_20 = load i14* %input_6_V_addr105, align 2

]]></Node>
<StgValue><ssdm name="input_6_V_load_20"/></StgValue>
</operation>

<operation id="1010" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2574" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1097:0  %input_5_V_addr87 = getelementptr [28 x i14]* %input_5_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_5_V_addr87"/></StgValue>
</operation>

<operation id="1011" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2575" bw="14" op_0_bw="5">
<![CDATA[
branch1097:1  %input_5_V_load_28 = load i14* %input_5_V_addr87, align 2

]]></Node>
<StgValue><ssdm name="input_5_V_load_28"/></StgValue>
</operation>

<operation id="1012" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2578" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1096:0  %input_4_V_addr69 = getelementptr [28 x i14]* %input_4_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_4_V_addr69"/></StgValue>
</operation>

<operation id="1013" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2579" bw="14" op_0_bw="5">
<![CDATA[
branch1096:1  %input_4_V_load_28 = load i14* %input_4_V_addr69, align 2

]]></Node>
<StgValue><ssdm name="input_4_V_load_28"/></StgValue>
</operation>

<operation id="1014" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2582" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1095:0  %input_3_V_addr51 = getelementptr [28 x i14]* %input_3_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_3_V_addr51"/></StgValue>
</operation>

<operation id="1015" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2583" bw="14" op_0_bw="5">
<![CDATA[
branch1095:1  %input_3_V_load_28 = load i14* %input_3_V_addr51, align 2

]]></Node>
<StgValue><ssdm name="input_3_V_load_28"/></StgValue>
</operation>

<operation id="1016" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2586" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1094:0  %input_2_V_addr33 = getelementptr [28 x i14]* %input_2_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_2_V_addr33"/></StgValue>
</operation>

<operation id="1017" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2587" bw="14" op_0_bw="5">
<![CDATA[
branch1094:1  %input_2_V_load_28 = load i14* %input_2_V_addr33, align 2

]]></Node>
<StgValue><ssdm name="input_2_V_load_28"/></StgValue>
</operation>

<operation id="1018" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2590" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1119:0  %input_27_V_addr_6 = getelementptr [28 x i14]* %input_27_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_27_V_addr_6"/></StgValue>
</operation>

<operation id="1019" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2591" bw="14" op_0_bw="5">
<![CDATA[
branch1119:1  %input_27_V_load_6 = load i14* %input_27_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="input_27_V_load_6"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="1020" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="28" op_0_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0807:3  %sext_ln1118_62 = sext i20 %mul_ln1118_56 to i28

]]></Node>
<StgValue><ssdm name="sext_ln1118_62"/></StgValue>
</operation>

<operation id="1021" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0807:5  %shl_ln728_102 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_157, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_102"/></StgValue>
</operation>

<operation id="1022" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="29" op_0_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0807:6  %zext_ln728_2 = zext i22 %shl_ln728_102 to i29

]]></Node>
<StgValue><ssdm name="zext_ln728_2"/></StgValue>
</operation>

<operation id="1023" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="29" op_0_bw="28">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0807:7  %zext_ln703_55 = zext i28 %sext_ln1118_62 to i29

]]></Node>
<StgValue><ssdm name="zext_ln703_55"/></StgValue>
</operation>

<operation id="1024" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0807:8  %add_ln1192_105 = add nsw i29 %zext_ln703_55, %zext_ln728_2

]]></Node>
<StgValue><ssdm name="add_ln1192_105"/></StgValue>
</operation>

<operation id="1025" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0" op_36_bw="5" op_37_bw="0" op_38_bw="5" op_39_bw="0" op_40_bw="5" op_41_bw="0" op_42_bw="5" op_43_bw="0" op_44_bw="5" op_45_bw="0" op_46_bw="5" op_47_bw="0" op_48_bw="5" op_49_bw="0" op_50_bw="5" op_51_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0807:9  switch i5 %select_ln32, label %branch501 [
    i5 0, label %branch476
    i5 1, label %branch477
    i5 2, label %branch478
    i5 3, label %branch479
    i5 4, label %branch480
    i5 5, label %branch481
    i5 6, label %branch482
    i5 7, label %branch483
    i5 8, label %branch484
    i5 9, label %branch485
    i5 10, label %branch486
    i5 11, label %branch487
    i5 12, label %branch488
    i5 13, label %branch489
    i5 14, label %branch490
    i5 15, label %branch491
    i5 -16, label %branch492
    i5 -15, label %branch493
    i5 -14, label %branch494
    i5 -13, label %branch495
    i5 -12, label %branch496
    i5 -11, label %branch497
    i5 -10, label %branch498
    i5 -9, label %branch499
    i5 -8, label %branch500
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="1026" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1173" bw="14" op_0_bw="5">
<![CDATA[
branch1480:1  %input_24_V_load_9 = load i14* %input_24_V_addr_9, align 2

]]></Node>
<StgValue><ssdm name="input_24_V_load_9"/></StgValue>
</operation>

<operation id="1027" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1174" bw="0" op_0_bw="0">
<![CDATA[
branch1480:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.01793

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1028" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="1177" bw="14" op_0_bw="5">
<![CDATA[
branch1479:1  %input_23_V_load_9 = load i14* %input_23_V_addr_9, align 2

]]></Node>
<StgValue><ssdm name="input_23_V_load_9"/></StgValue>
</operation>

<operation id="1029" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="1178" bw="0" op_0_bw="0">
<![CDATA[
branch1479:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.01793

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1030" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="1181" bw="14" op_0_bw="5">
<![CDATA[
branch1478:1  %input_22_V_load_9 = load i14* %input_22_V_addr_9, align 2

]]></Node>
<StgValue><ssdm name="input_22_V_load_9"/></StgValue>
</operation>

<operation id="1031" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="1182" bw="0" op_0_bw="0">
<![CDATA[
branch1478:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.01793

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1032" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="1185" bw="14" op_0_bw="5">
<![CDATA[
branch1477:1  %input_21_V_load_9 = load i14* %input_21_V_addr_9, align 2

]]></Node>
<StgValue><ssdm name="input_21_V_load_9"/></StgValue>
</operation>

<operation id="1033" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="1186" bw="0" op_0_bw="0">
<![CDATA[
branch1477:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.01793

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1034" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="1189" bw="14" op_0_bw="5">
<![CDATA[
branch1476:1  %input_20_V_load_9 = load i14* %input_20_V_addr_9, align 2

]]></Node>
<StgValue><ssdm name="input_20_V_load_9"/></StgValue>
</operation>

<operation id="1035" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="1190" bw="0" op_0_bw="0">
<![CDATA[
branch1476:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.01793

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1036" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="1193" bw="14" op_0_bw="5">
<![CDATA[
branch1475:1  %input_19_V_load_9 = load i14* %input_19_V_addr_9, align 2

]]></Node>
<StgValue><ssdm name="input_19_V_load_9"/></StgValue>
</operation>

<operation id="1037" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="1194" bw="0" op_0_bw="0">
<![CDATA[
branch1475:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.01793

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1038" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="1197" bw="14" op_0_bw="5">
<![CDATA[
branch1474:1  %input_18_V_load_9 = load i14* %input_18_V_addr308, align 2

]]></Node>
<StgValue><ssdm name="input_18_V_load_9"/></StgValue>
</operation>

<operation id="1039" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="1198" bw="0" op_0_bw="0">
<![CDATA[
branch1474:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.01793

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1040" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="1201" bw="14" op_0_bw="5">
<![CDATA[
branch1473:1  %input_17_V_load_9 = load i14* %input_17_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="input_17_V_load_9"/></StgValue>
</operation>

<operation id="1041" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="1202" bw="0" op_0_bw="0">
<![CDATA[
branch1473:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.01793

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1042" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="1205" bw="14" op_0_bw="5">
<![CDATA[
branch1472:1  %input_16_V_load_9 = load i14* %input_16_V_addr_9, align 2

]]></Node>
<StgValue><ssdm name="input_16_V_load_9"/></StgValue>
</operation>

<operation id="1043" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="1206" bw="0" op_0_bw="0">
<![CDATA[
branch1472:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.01793

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1044" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1209" bw="14" op_0_bw="5">
<![CDATA[
branch1471:1  %input_15_V_load_9 = load i14* %input_15_V_addr_9, align 2

]]></Node>
<StgValue><ssdm name="input_15_V_load_9"/></StgValue>
</operation>

<operation id="1045" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1210" bw="0" op_0_bw="0">
<![CDATA[
branch1471:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.01793

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1046" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1213" bw="14" op_0_bw="5">
<![CDATA[
branch1470:1  %input_14_V_load_9 = load i14* %input_14_V_addr_9, align 2

]]></Node>
<StgValue><ssdm name="input_14_V_load_9"/></StgValue>
</operation>

<operation id="1047" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1214" bw="0" op_0_bw="0">
<![CDATA[
branch1470:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.01793

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1048" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1217" bw="14" op_0_bw="5">
<![CDATA[
branch1469:1  %input_13_V_load_9 = load i14* %input_13_V_addr_9, align 2

]]></Node>
<StgValue><ssdm name="input_13_V_load_9"/></StgValue>
</operation>

<operation id="1049" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1218" bw="0" op_0_bw="0">
<![CDATA[
branch1469:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.01793

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1050" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1221" bw="14" op_0_bw="5">
<![CDATA[
branch1468:1  %input_12_V_load_9 = load i14* %input_12_V_addr_9, align 2

]]></Node>
<StgValue><ssdm name="input_12_V_load_9"/></StgValue>
</operation>

<operation id="1051" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1222" bw="0" op_0_bw="0">
<![CDATA[
branch1468:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.01793

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1052" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1225" bw="14" op_0_bw="5">
<![CDATA[
branch1467:1  %input_11_V_load_9 = load i14* %input_11_V_addr_9, align 2

]]></Node>
<StgValue><ssdm name="input_11_V_load_9"/></StgValue>
</operation>

<operation id="1053" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1226" bw="0" op_0_bw="0">
<![CDATA[
branch1467:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.01793

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1054" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1229" bw="14" op_0_bw="5">
<![CDATA[
branch1466:1  %input_10_V_load_9 = load i14* %input_10_V_addr_9, align 2

]]></Node>
<StgValue><ssdm name="input_10_V_load_9"/></StgValue>
</operation>

<operation id="1055" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1230" bw="0" op_0_bw="0">
<![CDATA[
branch1466:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.01793

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1056" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1233" bw="14" op_0_bw="5">
<![CDATA[
branch1465:1  %input_9_V_load_9 = load i14* %input_9_V_addr_9, align 2

]]></Node>
<StgValue><ssdm name="input_9_V_load_9"/></StgValue>
</operation>

<operation id="1057" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1234" bw="0" op_0_bw="0">
<![CDATA[
branch1465:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.01793

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1058" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1237" bw="14" op_0_bw="5">
<![CDATA[
branch1464:1  %input_8_V_load_9 = load i14* %input_8_V_addr_9, align 2

]]></Node>
<StgValue><ssdm name="input_8_V_load_9"/></StgValue>
</operation>

<operation id="1059" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1238" bw="0" op_0_bw="0">
<![CDATA[
branch1464:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.01793

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1060" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1241" bw="14" op_0_bw="5">
<![CDATA[
branch1463:1  %input_7_V_load_9 = load i14* %input_7_V_addr_9, align 2

]]></Node>
<StgValue><ssdm name="input_7_V_load_9"/></StgValue>
</operation>

<operation id="1061" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1242" bw="0" op_0_bw="0">
<![CDATA[
branch1463:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.01793

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1062" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1245" bw="14" op_0_bw="5">
<![CDATA[
branch1462:1  %input_6_V_load_9 = load i14* %input_6_V_addr92, align 2

]]></Node>
<StgValue><ssdm name="input_6_V_load_9"/></StgValue>
</operation>

<operation id="1063" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1246" bw="0" op_0_bw="0">
<![CDATA[
branch1462:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.01793

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1064" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1249" bw="14" op_0_bw="5">
<![CDATA[
branch1461:1  %input_5_V_load_17 = load i14* %input_5_V_addr74, align 2

]]></Node>
<StgValue><ssdm name="input_5_V_load_17"/></StgValue>
</operation>

<operation id="1065" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1250" bw="0" op_0_bw="0">
<![CDATA[
branch1461:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.01793

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1066" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1253" bw="14" op_0_bw="5">
<![CDATA[
branch1460:1  %input_4_V_load_17 = load i14* %input_4_V_addr56, align 2

]]></Node>
<StgValue><ssdm name="input_4_V_load_17"/></StgValue>
</operation>

<operation id="1067" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1254" bw="0" op_0_bw="0">
<![CDATA[
branch1460:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.01793

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1068" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1257" bw="14" op_0_bw="5">
<![CDATA[
branch1459:1  %input_3_V_load_17 = load i14* %input_3_V_addr38, align 2

]]></Node>
<StgValue><ssdm name="input_3_V_load_17"/></StgValue>
</operation>

<operation id="1069" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1258" bw="0" op_0_bw="0">
<![CDATA[
branch1459:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.01793

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1070" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1261" bw="14" op_0_bw="5">
<![CDATA[
branch1458:1  %input_2_V_load_17 = load i14* %input_2_V_addr_15, align 2

]]></Node>
<StgValue><ssdm name="input_2_V_load_17"/></StgValue>
</operation>

<operation id="1071" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1262" bw="0" op_0_bw="0">
<![CDATA[
branch1458:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.01793

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1072" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1265" bw="14" op_0_bw="5">
<![CDATA[
branch1457:1  %input_1_V_load_14 = load i14* %input_1_V_addr_13, align 2

]]></Node>
<StgValue><ssdm name="input_1_V_load_14"/></StgValue>
</operation>

<operation id="1073" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1266" bw="0" op_0_bw="0">
<![CDATA[
branch1457:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.01793

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1074" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1269" bw="14" op_0_bw="5">
<![CDATA[
branch1456:1  %input_0_V_load_11 = load i14* %input_0_V_addr_11, align 2

]]></Node>
<StgValue><ssdm name="input_0_V_load_11"/></StgValue>
</operation>

<operation id="1075" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1270" bw="0" op_0_bw="0">
<![CDATA[
branch1456:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.01793

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1076" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1273" bw="14" op_0_bw="5">
<![CDATA[
branch1481:1  %input_25_V_load_9 = load i14* %input_25_V_addr_9, align 2

]]></Node>
<StgValue><ssdm name="input_25_V_load_9"/></StgValue>
</operation>

<operation id="1077" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1274" bw="0" op_0_bw="0">
<![CDATA[
branch1481:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.01793

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1078" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1276" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0" op_4_bw="14" op_5_bw="0" op_6_bw="14" op_7_bw="0" op_8_bw="14" op_9_bw="0" op_10_bw="14" op_11_bw="0" op_12_bw="14" op_13_bw="0" op_14_bw="14" op_15_bw="0" op_16_bw="14" op_17_bw="0" op_18_bw="14" op_19_bw="0" op_20_bw="14" op_21_bw="0" op_22_bw="14" op_23_bw="0" op_24_bw="14" op_25_bw="0" op_26_bw="14" op_27_bw="0" op_28_bw="14" op_29_bw="0" op_30_bw="14" op_31_bw="0" op_32_bw="14" op_33_bw="0" op_34_bw="14" op_35_bw="0" op_36_bw="14" op_37_bw="0" op_38_bw="14" op_39_bw="0" op_40_bw="14" op_41_bw="0" op_42_bw="14" op_43_bw="0" op_44_bw="14" op_45_bw="0" op_46_bw="14" op_47_bw="0" op_48_bw="14" op_49_bw="0" op_50_bw="14" op_51_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.01793:0  %phi_ln1117_9 = phi i14 [ %input_0_V_load_11, %branch1456 ], [ %input_1_V_load_14, %branch1457 ], [ %input_2_V_load_17, %branch1458 ], [ %input_3_V_load_17, %branch1459 ], [ %input_4_V_load_17, %branch1460 ], [ %input_5_V_load_17, %branch1461 ], [ %input_6_V_load_9, %branch1462 ], [ %input_7_V_load_9, %branch1463 ], [ %input_8_V_load_9, %branch1464 ], [ %input_9_V_load_9, %branch1465 ], [ %input_10_V_load_9, %branch1466 ], [ %input_11_V_load_9, %branch1467 ], [ %input_12_V_load_9, %branch1468 ], [ %input_13_V_load_9, %branch1469 ], [ %input_14_V_load_9, %branch1470 ], [ %input_15_V_load_9, %branch1471 ], [ %input_16_V_load_9, %branch1472 ], [ %input_17_V_load_9, %branch1473 ], [ %input_18_V_load_9, %branch1474 ], [ %input_19_V_load_9, %branch1475 ], [ %input_20_V_load_9, %branch1476 ], [ %input_21_V_load_9, %branch1477 ], [ %input_22_V_load_9, %branch1478 ], [ %input_23_V_load_9, %branch1479 ], [ %input_24_V_load_9, %branch1480 ], [ %input_25_V_load_9, %branch1481 ]

]]></Node>
<StgValue><ssdm name="phi_ln1117_9"/></StgValue>
</operation>

<operation id="1079" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1277" bw="22" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.01793:1  %sext_ln1118_68 = sext i14 %phi_ln1117_9 to i22

]]></Node>
<StgValue><ssdm name="sext_ln1118_68"/></StgValue>
</operation>

<operation id="1080" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1278" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.01793:2  %mul_ln1118_59 = mul i22 %sext_ln1118_68, 97

]]></Node>
<StgValue><ssdm name="mul_ln1118_59"/></StgValue>
</operation>

<operation id="1081" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1279" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0" op_36_bw="5" op_37_bw="0" op_38_bw="5" op_39_bw="0" op_40_bw="5" op_41_bw="0" op_42_bw="5" op_43_bw="0" op_44_bw="5" op_45_bw="0" op_46_bw="5" op_47_bw="0" op_48_bw="5" op_49_bw="0" op_50_bw="5" op_51_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.01793:3  switch i5 %select_ln32, label %branch1314 [
    i5 0, label %branch1289
    i5 1, label %branch1290
    i5 2, label %branch1291
    i5 3, label %branch1292
    i5 4, label %branch1293
    i5 5, label %branch1294
    i5 6, label %branch1295
    i5 7, label %branch1296
    i5 8, label %branch1297
    i5 9, label %branch1298
    i5 10, label %branch1299
    i5 11, label %branch1300
    i5 12, label %branch1301
    i5 13, label %branch1302
    i5 14, label %branch1303
    i5 15, label %branch1304
    i5 -16, label %branch1305
    i5 -15, label %branch1306
    i5 -14, label %branch1307
    i5 -13, label %branch1308
    i5 -12, label %branch1309
    i5 -11, label %branch1310
    i5 -10, label %branch1311
    i5 -9, label %branch1312
    i5 -8, label %branch1313
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="1082" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1282" bw="14" op_0_bw="5">
<![CDATA[
branch1313:1  %input_25_V_load_10 = load i14* %input_25_V_addr_10, align 2

]]></Node>
<StgValue><ssdm name="input_25_V_load_10"/></StgValue>
</operation>

<operation id="1083" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1283" bw="0" op_0_bw="0">
<![CDATA[
branch1313:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.01590

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1084" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="1286" bw="14" op_0_bw="5">
<![CDATA[
branch1312:1  %input_24_V_load_10 = load i14* %input_24_V_addr_10, align 2

]]></Node>
<StgValue><ssdm name="input_24_V_load_10"/></StgValue>
</operation>

<operation id="1085" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="1287" bw="0" op_0_bw="0">
<![CDATA[
branch1312:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.01590

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1086" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="1290" bw="14" op_0_bw="5">
<![CDATA[
branch1311:1  %input_23_V_load_10 = load i14* %input_23_V_addr404, align 2

]]></Node>
<StgValue><ssdm name="input_23_V_load_10"/></StgValue>
</operation>

<operation id="1087" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="1291" bw="0" op_0_bw="0">
<![CDATA[
branch1311:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.01590

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1088" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="1294" bw="14" op_0_bw="5">
<![CDATA[
branch1310:1  %input_22_V_load_10 = load i14* %input_22_V_addr_10, align 2

]]></Node>
<StgValue><ssdm name="input_22_V_load_10"/></StgValue>
</operation>

<operation id="1089" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="1295" bw="0" op_0_bw="0">
<![CDATA[
branch1310:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.01590

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1090" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="1298" bw="14" op_0_bw="5">
<![CDATA[
branch1309:1  %input_21_V_load_10 = load i14* %input_21_V_addr_10, align 2

]]></Node>
<StgValue><ssdm name="input_21_V_load_10"/></StgValue>
</operation>

<operation id="1091" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="1299" bw="0" op_0_bw="0">
<![CDATA[
branch1309:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.01590

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1092" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="1302" bw="14" op_0_bw="5">
<![CDATA[
branch1308:1  %input_20_V_load_10 = load i14* %input_20_V_addr_10, align 2

]]></Node>
<StgValue><ssdm name="input_20_V_load_10"/></StgValue>
</operation>

<operation id="1093" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="1303" bw="0" op_0_bw="0">
<![CDATA[
branch1308:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.01590

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1094" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="1306" bw="14" op_0_bw="5">
<![CDATA[
branch1307:1  %input_19_V_load_10 = load i14* %input_19_V_addr_10, align 2

]]></Node>
<StgValue><ssdm name="input_19_V_load_10"/></StgValue>
</operation>

<operation id="1095" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="1307" bw="0" op_0_bw="0">
<![CDATA[
branch1307:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.01590

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1096" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="1310" bw="14" op_0_bw="5">
<![CDATA[
branch1306:1  %input_18_V_load_10 = load i14* %input_18_V_addr_9, align 2

]]></Node>
<StgValue><ssdm name="input_18_V_load_10"/></StgValue>
</operation>

<operation id="1097" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="1311" bw="0" op_0_bw="0">
<![CDATA[
branch1306:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.01590

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1098" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="1314" bw="14" op_0_bw="5">
<![CDATA[
branch1305:1  %input_17_V_load_10 = load i14* %input_17_V_addr_9, align 2

]]></Node>
<StgValue><ssdm name="input_17_V_load_10"/></StgValue>
</operation>

<operation id="1099" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="1315" bw="0" op_0_bw="0">
<![CDATA[
branch1305:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.01590

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1100" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1318" bw="14" op_0_bw="5">
<![CDATA[
branch1304:1  %input_16_V_load_10 = load i14* %input_16_V_addr_10, align 2

]]></Node>
<StgValue><ssdm name="input_16_V_load_10"/></StgValue>
</operation>

<operation id="1101" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1319" bw="0" op_0_bw="0">
<![CDATA[
branch1304:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.01590

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1102" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1322" bw="14" op_0_bw="5">
<![CDATA[
branch1303:1  %input_15_V_load_10 = load i14* %input_15_V_addr_10, align 2

]]></Node>
<StgValue><ssdm name="input_15_V_load_10"/></StgValue>
</operation>

<operation id="1103" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1323" bw="0" op_0_bw="0">
<![CDATA[
branch1303:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.01590

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1104" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1326" bw="14" op_0_bw="5">
<![CDATA[
branch1302:1  %input_14_V_load_10 = load i14* %input_14_V_addr_10, align 2

]]></Node>
<StgValue><ssdm name="input_14_V_load_10"/></StgValue>
</operation>

<operation id="1105" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1327" bw="0" op_0_bw="0">
<![CDATA[
branch1302:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.01590

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1106" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1330" bw="14" op_0_bw="5">
<![CDATA[
branch1301:1  %input_13_V_load_10 = load i14* %input_13_V_addr_10, align 2

]]></Node>
<StgValue><ssdm name="input_13_V_load_10"/></StgValue>
</operation>

<operation id="1107" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1331" bw="0" op_0_bw="0">
<![CDATA[
branch1301:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.01590

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1108" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1334" bw="14" op_0_bw="5">
<![CDATA[
branch1300:1  %input_12_V_load_10 = load i14* %input_12_V_addr206, align 2

]]></Node>
<StgValue><ssdm name="input_12_V_load_10"/></StgValue>
</operation>

<operation id="1109" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1335" bw="0" op_0_bw="0">
<![CDATA[
branch1300:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.01590

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1110" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1338" bw="14" op_0_bw="5">
<![CDATA[
branch1299:1  %input_11_V_load_10 = load i14* %input_11_V_addr_10, align 2

]]></Node>
<StgValue><ssdm name="input_11_V_load_10"/></StgValue>
</operation>

<operation id="1111" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1339" bw="0" op_0_bw="0">
<![CDATA[
branch1299:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.01590

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1112" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1342" bw="14" op_0_bw="5">
<![CDATA[
branch1298:1  %input_10_V_load_10 = load i14* %input_10_V_addr_10, align 2

]]></Node>
<StgValue><ssdm name="input_10_V_load_10"/></StgValue>
</operation>

<operation id="1113" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1343" bw="0" op_0_bw="0">
<![CDATA[
branch1298:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.01590

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1114" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1346" bw="14" op_0_bw="5">
<![CDATA[
branch1297:1  %input_9_V_load_10 = load i14* %input_9_V_addr_10, align 2

]]></Node>
<StgValue><ssdm name="input_9_V_load_10"/></StgValue>
</operation>

<operation id="1115" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1347" bw="0" op_0_bw="0">
<![CDATA[
branch1297:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.01590

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1116" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1350" bw="14" op_0_bw="5">
<![CDATA[
branch1296:1  %input_8_V_load_10 = load i14* %input_8_V_addr_10, align 2

]]></Node>
<StgValue><ssdm name="input_8_V_load_10"/></StgValue>
</operation>

<operation id="1117" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1351" bw="0" op_0_bw="0">
<![CDATA[
branch1296:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.01590

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1118" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1354" bw="14" op_0_bw="5">
<![CDATA[
branch1295:1  %input_7_V_load_10 = load i14* %input_7_V_addr_10, align 2

]]></Node>
<StgValue><ssdm name="input_7_V_load_10"/></StgValue>
</operation>

<operation id="1119" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1355" bw="0" op_0_bw="0">
<![CDATA[
branch1295:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.01590

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1120" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1358" bw="14" op_0_bw="5">
<![CDATA[
branch1294:1  %input_6_V_load_10 = load i14* %input_6_V_addr98, align 2

]]></Node>
<StgValue><ssdm name="input_6_V_load_10"/></StgValue>
</operation>

<operation id="1121" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1359" bw="0" op_0_bw="0">
<![CDATA[
branch1294:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.01590

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1122" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1362" bw="14" op_0_bw="5">
<![CDATA[
branch1293:1  %input_5_V_load_18 = load i14* %input_5_V_addr_15, align 2

]]></Node>
<StgValue><ssdm name="input_5_V_load_18"/></StgValue>
</operation>

<operation id="1123" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1363" bw="0" op_0_bw="0">
<![CDATA[
branch1293:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.01590

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1124" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1366" bw="14" op_0_bw="5">
<![CDATA[
branch1292:1  %input_4_V_load_18 = load i14* %input_4_V_addr62, align 2

]]></Node>
<StgValue><ssdm name="input_4_V_load_18"/></StgValue>
</operation>

<operation id="1125" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1367" bw="0" op_0_bw="0">
<![CDATA[
branch1292:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.01590

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1126" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1370" bw="14" op_0_bw="5">
<![CDATA[
branch1291:1  %input_3_V_load_18 = load i14* %input_3_V_addr44, align 2

]]></Node>
<StgValue><ssdm name="input_3_V_load_18"/></StgValue>
</operation>

<operation id="1127" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1371" bw="0" op_0_bw="0">
<![CDATA[
branch1291:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.01590

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1128" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1374" bw="14" op_0_bw="5">
<![CDATA[
branch1290:1  %input_2_V_load_18 = load i14* %input_2_V_addr26, align 2

]]></Node>
<StgValue><ssdm name="input_2_V_load_18"/></StgValue>
</operation>

<operation id="1129" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1375" bw="0" op_0_bw="0">
<![CDATA[
branch1290:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.01590

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1130" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1378" bw="14" op_0_bw="5">
<![CDATA[
branch1289:1  %input_1_V_load_15 = load i14* %input_1_V_addr14, align 2

]]></Node>
<StgValue><ssdm name="input_1_V_load_15"/></StgValue>
</operation>

<operation id="1131" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1379" bw="0" op_0_bw="0">
<![CDATA[
branch1289:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.01590

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1132" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1382" bw="14" op_0_bw="5">
<![CDATA[
branch1314:1  %input_26_V_load_6 = load i14* %input_26_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="input_26_V_load_6"/></StgValue>
</operation>

<operation id="1133" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1383" bw="0" op_0_bw="0">
<![CDATA[
branch1314:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.01590

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1134" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1385" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0" op_4_bw="14" op_5_bw="0" op_6_bw="14" op_7_bw="0" op_8_bw="14" op_9_bw="0" op_10_bw="14" op_11_bw="0" op_12_bw="14" op_13_bw="0" op_14_bw="14" op_15_bw="0" op_16_bw="14" op_17_bw="0" op_18_bw="14" op_19_bw="0" op_20_bw="14" op_21_bw="0" op_22_bw="14" op_23_bw="0" op_24_bw="14" op_25_bw="0" op_26_bw="14" op_27_bw="0" op_28_bw="14" op_29_bw="0" op_30_bw="14" op_31_bw="0" op_32_bw="14" op_33_bw="0" op_34_bw="14" op_35_bw="0" op_36_bw="14" op_37_bw="0" op_38_bw="14" op_39_bw="0" op_40_bw="14" op_41_bw="0" op_42_bw="14" op_43_bw="0" op_44_bw="14" op_45_bw="0" op_46_bw="14" op_47_bw="0" op_48_bw="14" op_49_bw="0" op_50_bw="14" op_51_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.01590:0  %phi_ln1117_10 = phi i14 [ %input_1_V_load_15, %branch1289 ], [ %input_2_V_load_18, %branch1290 ], [ %input_3_V_load_18, %branch1291 ], [ %input_4_V_load_18, %branch1292 ], [ %input_5_V_load_18, %branch1293 ], [ %input_6_V_load_10, %branch1294 ], [ %input_7_V_load_10, %branch1295 ], [ %input_8_V_load_10, %branch1296 ], [ %input_9_V_load_10, %branch1297 ], [ %input_10_V_load_10, %branch1298 ], [ %input_11_V_load_10, %branch1299 ], [ %input_12_V_load_10, %branch1300 ], [ %input_13_V_load_10, %branch1301 ], [ %input_14_V_load_10, %branch1302 ], [ %input_15_V_load_10, %branch1303 ], [ %input_16_V_load_10, %branch1304 ], [ %input_17_V_load_10, %branch1305 ], [ %input_18_V_load_10, %branch1306 ], [ %input_19_V_load_10, %branch1307 ], [ %input_20_V_load_10, %branch1308 ], [ %input_21_V_load_10, %branch1309 ], [ %input_22_V_load_10, %branch1310 ], [ %input_23_V_load_10, %branch1311 ], [ %input_24_V_load_10, %branch1312 ], [ %input_25_V_load_10, %branch1313 ], [ %input_26_V_load_6, %branch1314 ]

]]></Node>
<StgValue><ssdm name="phi_ln1117_10"/></StgValue>
</operation>

<operation id="1135" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1386" bw="22" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.01590:1  %sext_ln1118_69 = sext i14 %phi_ln1117_10 to i22

]]></Node>
<StgValue><ssdm name="sext_ln1118_69"/></StgValue>
</operation>

<operation id="1136" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1387" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.01590:2  %mul_ln1118_60 = mul i22 %sext_ln1118_69, 95

]]></Node>
<StgValue><ssdm name="mul_ln1118_60"/></StgValue>
</operation>

<operation id="1137" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1388" bw="14" op_0_bw="14" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.01590:3  %tmp_161 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %mul_ln1118_59, i32 8, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_161"/></StgValue>
</operation>

<operation id="1138" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1389" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.01590:4  %shl_ln728_106 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_161, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_106"/></StgValue>
</operation>

<operation id="1139" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1390" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.01590:5  %add_ln1192_109 = add i22 %shl_ln728_106, %mul_ln1118_60

]]></Node>
<StgValue><ssdm name="add_ln1192_109"/></StgValue>
</operation>

<operation id="1140" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1391" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0" op_36_bw="5" op_37_bw="0" op_38_bw="5" op_39_bw="0" op_40_bw="5" op_41_bw="0" op_42_bw="5" op_43_bw="0" op_44_bw="5" op_45_bw="0" op_46_bw="5" op_47_bw="0" op_48_bw="5" op_49_bw="0" op_50_bw="5" op_51_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.01590:6  switch i5 %select_ln32, label %branch1147 [
    i5 0, label %branch1122
    i5 1, label %branch1123
    i5 2, label %branch1124
    i5 3, label %branch1125
    i5 4, label %branch1126
    i5 5, label %branch1127
    i5 6, label %branch1128
    i5 7, label %branch1129
    i5 8, label %branch1130
    i5 9, label %branch1131
    i5 10, label %branch1132
    i5 11, label %branch1133
    i5 12, label %branch1134
    i5 13, label %branch1135
    i5 14, label %branch1136
    i5 15, label %branch1137
    i5 -16, label %branch1138
    i5 -15, label %branch1139
    i5 -14, label %branch1140
    i5 -13, label %branch1141
    i5 -12, label %branch1142
    i5 -11, label %branch1143
    i5 -10, label %branch1144
    i5 -9, label %branch1145
    i5 -8, label %branch1146
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="1141" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1394" bw="14" op_0_bw="5">
<![CDATA[
branch1146:1  %input_26_V_load_7 = load i14* %input_26_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="input_26_V_load_7"/></StgValue>
</operation>

<operation id="1142" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1395" bw="0" op_0_bw="0">
<![CDATA[
branch1146:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.01387

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1143" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="1398" bw="14" op_0_bw="5">
<![CDATA[
branch1145:1  %input_25_V_load_11 = load i14* %input_25_V_addr_11, align 2

]]></Node>
<StgValue><ssdm name="input_25_V_load_11"/></StgValue>
</operation>

<operation id="1144" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="1399" bw="0" op_0_bw="0">
<![CDATA[
branch1145:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.01387

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1145" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="1402" bw="14" op_0_bw="5">
<![CDATA[
branch1144:1  %input_24_V_load_11 = load i14* %input_24_V_addr_11, align 2

]]></Node>
<StgValue><ssdm name="input_24_V_load_11"/></StgValue>
</operation>

<operation id="1146" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="1403" bw="0" op_0_bw="0">
<![CDATA[
branch1144:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.01387

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1147" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="1406" bw="14" op_0_bw="5">
<![CDATA[
branch1143:1  %input_23_V_load_11 = load i14* %input_23_V_addr_10, align 2

]]></Node>
<StgValue><ssdm name="input_23_V_load_11"/></StgValue>
</operation>

<operation id="1148" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="1407" bw="0" op_0_bw="0">
<![CDATA[
branch1143:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.01387

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1149" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="1410" bw="14" op_0_bw="5">
<![CDATA[
branch1142:1  %input_22_V_load_11 = load i14* %input_22_V_addr_11, align 2

]]></Node>
<StgValue><ssdm name="input_22_V_load_11"/></StgValue>
</operation>

<operation id="1150" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="1411" bw="0" op_0_bw="0">
<![CDATA[
branch1142:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.01387

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1151" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="1414" bw="14" op_0_bw="5">
<![CDATA[
branch1141:1  %input_21_V_load_11 = load i14* %input_21_V_addr_11, align 2

]]></Node>
<StgValue><ssdm name="input_21_V_load_11"/></StgValue>
</operation>

<operation id="1152" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="1415" bw="0" op_0_bw="0">
<![CDATA[
branch1141:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.01387

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1153" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="1418" bw="14" op_0_bw="5">
<![CDATA[
branch1140:1  %input_20_V_load_11 = load i14* %input_20_V_addr_11, align 2

]]></Node>
<StgValue><ssdm name="input_20_V_load_11"/></StgValue>
</operation>

<operation id="1154" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="1419" bw="0" op_0_bw="0">
<![CDATA[
branch1140:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.01387

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1155" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="1422" bw="14" op_0_bw="5">
<![CDATA[
branch1139:1  %input_19_V_load_11 = load i14* %input_19_V_addr_11, align 2

]]></Node>
<StgValue><ssdm name="input_19_V_load_11"/></StgValue>
</operation>

<operation id="1156" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="1423" bw="0" op_0_bw="0">
<![CDATA[
branch1139:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.01387

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1157" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="1426" bw="14" op_0_bw="5">
<![CDATA[
branch1138:1  %input_18_V_load_11 = load i14* %input_18_V_addr_10, align 2

]]></Node>
<StgValue><ssdm name="input_18_V_load_11"/></StgValue>
</operation>

<operation id="1158" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="1427" bw="0" op_0_bw="0">
<![CDATA[
branch1138:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.01387

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1159" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1430" bw="14" op_0_bw="5">
<![CDATA[
branch1137:1  %input_17_V_load_11 = load i14* %input_17_V_addr302, align 2

]]></Node>
<StgValue><ssdm name="input_17_V_load_11"/></StgValue>
</operation>

<operation id="1160" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1431" bw="0" op_0_bw="0">
<![CDATA[
branch1137:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.01387

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1161" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1434" bw="14" op_0_bw="5">
<![CDATA[
branch1136:1  %input_16_V_load_11 = load i14* %input_16_V_addr_11, align 2

]]></Node>
<StgValue><ssdm name="input_16_V_load_11"/></StgValue>
</operation>

<operation id="1162" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1435" bw="0" op_0_bw="0">
<![CDATA[
branch1136:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.01387

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1163" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1438" bw="14" op_0_bw="5">
<![CDATA[
branch1135:1  %input_15_V_load_11 = load i14* %input_15_V_addr_11, align 2

]]></Node>
<StgValue><ssdm name="input_15_V_load_11"/></StgValue>
</operation>

<operation id="1164" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1439" bw="0" op_0_bw="0">
<![CDATA[
branch1135:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.01387

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1165" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1442" bw="14" op_0_bw="5">
<![CDATA[
branch1134:1  %input_14_V_load_11 = load i14* %input_14_V_addr_11, align 2

]]></Node>
<StgValue><ssdm name="input_14_V_load_11"/></StgValue>
</operation>

<operation id="1166" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1443" bw="0" op_0_bw="0">
<![CDATA[
branch1134:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.01387

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1167" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1446" bw="14" op_0_bw="5">
<![CDATA[
branch1133:1  %input_13_V_load_11 = load i14* %input_13_V_addr_11, align 2

]]></Node>
<StgValue><ssdm name="input_13_V_load_11"/></StgValue>
</operation>

<operation id="1168" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1447" bw="0" op_0_bw="0">
<![CDATA[
branch1133:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.01387

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1169" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1450" bw="14" op_0_bw="5">
<![CDATA[
branch1132:1  %input_12_V_load_11 = load i14* %input_12_V_addr_10, align 2

]]></Node>
<StgValue><ssdm name="input_12_V_load_11"/></StgValue>
</operation>

<operation id="1170" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1451" bw="0" op_0_bw="0">
<![CDATA[
branch1132:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.01387

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1171" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1454" bw="14" op_0_bw="5">
<![CDATA[
branch1131:1  %input_11_V_load_11 = load i14* %input_11_V_addr_11, align 2

]]></Node>
<StgValue><ssdm name="input_11_V_load_11"/></StgValue>
</operation>

<operation id="1172" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1455" bw="0" op_0_bw="0">
<![CDATA[
branch1131:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.01387

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1173" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1458" bw="14" op_0_bw="5">
<![CDATA[
branch1130:1  %input_10_V_load_11 = load i14* %input_10_V_addr_11, align 2

]]></Node>
<StgValue><ssdm name="input_10_V_load_11"/></StgValue>
</operation>

<operation id="1174" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1459" bw="0" op_0_bw="0">
<![CDATA[
branch1130:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.01387

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1175" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1462" bw="14" op_0_bw="5">
<![CDATA[
branch1129:1  %input_9_V_load_11 = load i14* %input_9_V_addr_11, align 2

]]></Node>
<StgValue><ssdm name="input_9_V_load_11"/></StgValue>
</operation>

<operation id="1176" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1463" bw="0" op_0_bw="0">
<![CDATA[
branch1129:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.01387

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1177" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1466" bw="14" op_0_bw="5">
<![CDATA[
branch1128:1  %input_8_V_load_11 = load i14* %input_8_V_addr_11, align 2

]]></Node>
<StgValue><ssdm name="input_8_V_load_11"/></StgValue>
</operation>

<operation id="1178" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1467" bw="0" op_0_bw="0">
<![CDATA[
branch1128:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.01387

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1179" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1470" bw="14" op_0_bw="5">
<![CDATA[
branch1127:1  %input_7_V_load_11 = load i14* %input_7_V_addr_11, align 2

]]></Node>
<StgValue><ssdm name="input_7_V_load_11"/></StgValue>
</operation>

<operation id="1180" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1471" bw="0" op_0_bw="0">
<![CDATA[
branch1127:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.01387

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1181" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1474" bw="14" op_0_bw="5">
<![CDATA[
branch1126:1  %input_6_V_load_11 = load i14* %input_6_V_addr104, align 2

]]></Node>
<StgValue><ssdm name="input_6_V_load_11"/></StgValue>
</operation>

<operation id="1182" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1475" bw="0" op_0_bw="0">
<![CDATA[
branch1126:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.01387

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1183" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1478" bw="14" op_0_bw="5">
<![CDATA[
branch1125:1  %input_5_V_load_19 = load i14* %input_5_V_addr86, align 2

]]></Node>
<StgValue><ssdm name="input_5_V_load_19"/></StgValue>
</operation>

<operation id="1184" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1479" bw="0" op_0_bw="0">
<![CDATA[
branch1125:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.01387

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1185" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1482" bw="14" op_0_bw="5">
<![CDATA[
branch1124:1  %input_4_V_load_19 = load i14* %input_4_V_addr68, align 2

]]></Node>
<StgValue><ssdm name="input_4_V_load_19"/></StgValue>
</operation>

<operation id="1186" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1483" bw="0" op_0_bw="0">
<![CDATA[
branch1124:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.01387

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1187" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1486" bw="14" op_0_bw="5">
<![CDATA[
branch1123:1  %input_3_V_load_19 = load i14* %input_3_V_addr_15, align 2

]]></Node>
<StgValue><ssdm name="input_3_V_load_19"/></StgValue>
</operation>

<operation id="1188" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1487" bw="0" op_0_bw="0">
<![CDATA[
branch1123:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.01387

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1189" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1490" bw="14" op_0_bw="5">
<![CDATA[
branch1122:1  %input_2_V_load_19 = load i14* %input_2_V_addr32, align 2

]]></Node>
<StgValue><ssdm name="input_2_V_load_19"/></StgValue>
</operation>

<operation id="1190" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1491" bw="0" op_0_bw="0">
<![CDATA[
branch1122:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.01387

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1191" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1494" bw="14" op_0_bw="5">
<![CDATA[
branch1147:1  %input_27_V_load_3 = load i14* %input_27_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="input_27_V_load_3"/></StgValue>
</operation>

<operation id="1192" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1495" bw="0" op_0_bw="0">
<![CDATA[
branch1147:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.01387

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1193" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1497" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0" op_4_bw="14" op_5_bw="0" op_6_bw="14" op_7_bw="0" op_8_bw="14" op_9_bw="0" op_10_bw="14" op_11_bw="0" op_12_bw="14" op_13_bw="0" op_14_bw="14" op_15_bw="0" op_16_bw="14" op_17_bw="0" op_18_bw="14" op_19_bw="0" op_20_bw="14" op_21_bw="0" op_22_bw="14" op_23_bw="0" op_24_bw="14" op_25_bw="0" op_26_bw="14" op_27_bw="0" op_28_bw="14" op_29_bw="0" op_30_bw="14" op_31_bw="0" op_32_bw="14" op_33_bw="0" op_34_bw="14" op_35_bw="0" op_36_bw="14" op_37_bw="0" op_38_bw="14" op_39_bw="0" op_40_bw="14" op_41_bw="0" op_42_bw="14" op_43_bw="0" op_44_bw="14" op_45_bw="0" op_46_bw="14" op_47_bw="0" op_48_bw="14" op_49_bw="0" op_50_bw="14" op_51_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.01387:0  %phi_ln1117_11 = phi i14 [ %input_2_V_load_19, %branch1122 ], [ %input_3_V_load_19, %branch1123 ], [ %input_4_V_load_19, %branch1124 ], [ %input_5_V_load_19, %branch1125 ], [ %input_6_V_load_11, %branch1126 ], [ %input_7_V_load_11, %branch1127 ], [ %input_8_V_load_11, %branch1128 ], [ %input_9_V_load_11, %branch1129 ], [ %input_10_V_load_11, %branch1130 ], [ %input_11_V_load_11, %branch1131 ], [ %input_12_V_load_11, %branch1132 ], [ %input_13_V_load_11, %branch1133 ], [ %input_14_V_load_11, %branch1134 ], [ %input_15_V_load_11, %branch1135 ], [ %input_16_V_load_11, %branch1136 ], [ %input_17_V_load_11, %branch1137 ], [ %input_18_V_load_11, %branch1138 ], [ %input_19_V_load_11, %branch1139 ], [ %input_20_V_load_11, %branch1140 ], [ %input_21_V_load_11, %branch1141 ], [ %input_22_V_load_11, %branch1142 ], [ %input_23_V_load_11, %branch1143 ], [ %input_24_V_load_11, %branch1144 ], [ %input_25_V_load_11, %branch1145 ], [ %input_26_V_load_7, %branch1146 ], [ %input_27_V_load_3, %branch1147 ]

]]></Node>
<StgValue><ssdm name="phi_ln1117_11"/></StgValue>
</operation>

<operation id="1194" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1498" bw="23" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.01387:1  %sext_ln1118_70 = sext i14 %phi_ln1117_11 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1118_70"/></StgValue>
</operation>

<operation id="1195" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1499" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.01387:2  %mul_ln1118_61 = mul i23 %sext_ln1118_70, 147

]]></Node>
<StgValue><ssdm name="mul_ln1118_61"/></StgValue>
</operation>

<operation id="1196" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1500" bw="14" op_0_bw="14" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.01387:3  %tmp_162 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_109, i32 8, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_162"/></StgValue>
</operation>

<operation id="1197" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1501" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.01387:4  %shl_ln728_107 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_162, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_107"/></StgValue>
</operation>

<operation id="1198" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1502" bw="24" op_0_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.01387:5  %zext_ln703_58 = zext i22 %shl_ln728_107 to i24

]]></Node>
<StgValue><ssdm name="zext_ln703_58"/></StgValue>
</operation>

<operation id="1199" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1503" bw="24" op_0_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.01387:6  %zext_ln1192_52 = zext i23 %mul_ln1118_61 to i24

]]></Node>
<StgValue><ssdm name="zext_ln1192_52"/></StgValue>
</operation>

<operation id="1200" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1504" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.01387:7  %add_ln1192_110 = add i24 %zext_ln703_58, %zext_ln1192_52

]]></Node>
<StgValue><ssdm name="add_ln1192_110"/></StgValue>
</operation>

<operation id="1201" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1505" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0" op_36_bw="5" op_37_bw="0" op_38_bw="5" op_39_bw="0" op_40_bw="5" op_41_bw="0" op_42_bw="5" op_43_bw="0" op_44_bw="5" op_45_bw="0" op_46_bw="5" op_47_bw="0" op_48_bw="5" op_49_bw="0" op_50_bw="5" op_51_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.01387:8  switch i5 %select_ln32, label %branch977 [
    i5 0, label %branch952
    i5 1, label %branch953
    i5 2, label %branch954
    i5 3, label %branch955
    i5 4, label %branch956
    i5 5, label %branch957
    i5 6, label %branch958
    i5 7, label %branch959
    i5 8, label %branch960
    i5 9, label %branch961
    i5 10, label %branch962
    i5 11, label %branch963
    i5 12, label %branch964
    i5 13, label %branch965
    i5 14, label %branch966
    i5 15, label %branch967
    i5 -16, label %branch968
    i5 -15, label %branch969
    i5 -14, label %branch970
    i5 -13, label %branch971
    i5 -12, label %branch972
    i5 -11, label %branch973
    i5 -10, label %branch974
    i5 -9, label %branch975
    i5 -8, label %branch976
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="1202" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1508" bw="14" op_0_bw="5">
<![CDATA[
branch976:1  %input_24_V_load_12 = load i14* %input_24_V_addr_12, align 2

]]></Node>
<StgValue><ssdm name="input_24_V_load_12"/></StgValue>
</operation>

<operation id="1203" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1509" bw="0" op_0_bw="0">
<![CDATA[
branch976:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.01184

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1204" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="1512" bw="14" op_0_bw="5">
<![CDATA[
branch975:1  %input_23_V_load_12 = load i14* %input_23_V_addr_11, align 2

]]></Node>
<StgValue><ssdm name="input_23_V_load_12"/></StgValue>
</operation>

<operation id="1205" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="1513" bw="0" op_0_bw="0">
<![CDATA[
branch975:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.01184

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1206" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="1516" bw="14" op_0_bw="5">
<![CDATA[
branch974:1  %input_22_V_load_12 = load i14* %input_22_V_addr_12, align 2

]]></Node>
<StgValue><ssdm name="input_22_V_load_12"/></StgValue>
</operation>

<operation id="1207" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="1517" bw="0" op_0_bw="0">
<![CDATA[
branch974:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.01184

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1208" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="1520" bw="14" op_0_bw="5">
<![CDATA[
branch973:1  %input_21_V_load_12 = load i14* %input_21_V_addr_12, align 2

]]></Node>
<StgValue><ssdm name="input_21_V_load_12"/></StgValue>
</operation>

<operation id="1209" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="1521" bw="0" op_0_bw="0">
<![CDATA[
branch973:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.01184

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1210" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="1524" bw="14" op_0_bw="5">
<![CDATA[
branch972:1  %input_20_V_load_12 = load i14* %input_20_V_addr_12, align 2

]]></Node>
<StgValue><ssdm name="input_20_V_load_12"/></StgValue>
</operation>

<operation id="1211" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="1525" bw="0" op_0_bw="0">
<![CDATA[
branch972:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.01184

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1212" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="1528" bw="14" op_0_bw="5">
<![CDATA[
branch971:1  %input_19_V_load_12 = load i14* %input_19_V_addr_12, align 2

]]></Node>
<StgValue><ssdm name="input_19_V_load_12"/></StgValue>
</operation>

<operation id="1213" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="1529" bw="0" op_0_bw="0">
<![CDATA[
branch971:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.01184

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1214" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="1532" bw="14" op_0_bw="5">
<![CDATA[
branch970:1  %input_18_V_load_12 = load i14* %input_18_V_addr_11, align 2

]]></Node>
<StgValue><ssdm name="input_18_V_load_12"/></StgValue>
</operation>

<operation id="1215" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="1533" bw="0" op_0_bw="0">
<![CDATA[
branch970:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.01184

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1216" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="1536" bw="14" op_0_bw="5">
<![CDATA[
branch969:1  %input_17_V_load_12 = load i14* %input_17_V_addr_10, align 2

]]></Node>
<StgValue><ssdm name="input_17_V_load_12"/></StgValue>
</operation>

<operation id="1217" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="1537" bw="0" op_0_bw="0">
<![CDATA[
branch969:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.01184

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1218" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="1540" bw="14" op_0_bw="5">
<![CDATA[
branch968:1  %input_16_V_load_12 = load i14* %input_16_V_addr_12, align 2

]]></Node>
<StgValue><ssdm name="input_16_V_load_12"/></StgValue>
</operation>

<operation id="1219" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="1541" bw="0" op_0_bw="0">
<![CDATA[
branch968:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.01184

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1220" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1544" bw="14" op_0_bw="5">
<![CDATA[
branch967:1  %input_15_V_load_12 = load i14* %input_15_V_addr_12, align 2

]]></Node>
<StgValue><ssdm name="input_15_V_load_12"/></StgValue>
</operation>

<operation id="1221" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1545" bw="0" op_0_bw="0">
<![CDATA[
branch967:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.01184

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1222" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1548" bw="14" op_0_bw="5">
<![CDATA[
branch966:1  %input_14_V_load_12 = load i14* %input_14_V_addr_12, align 2

]]></Node>
<StgValue><ssdm name="input_14_V_load_12"/></StgValue>
</operation>

<operation id="1223" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1549" bw="0" op_0_bw="0">
<![CDATA[
branch966:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.01184

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1224" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1552" bw="14" op_0_bw="5">
<![CDATA[
branch965:1  %input_13_V_load_12 = load i14* %input_13_V_addr_12, align 2

]]></Node>
<StgValue><ssdm name="input_13_V_load_12"/></StgValue>
</operation>

<operation id="1225" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1553" bw="0" op_0_bw="0">
<![CDATA[
branch965:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.01184

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1226" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1556" bw="14" op_0_bw="5">
<![CDATA[
branch964:1  %input_12_V_load_12 = load i14* %input_12_V_addr_11, align 2

]]></Node>
<StgValue><ssdm name="input_12_V_load_12"/></StgValue>
</operation>

<operation id="1227" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1557" bw="0" op_0_bw="0">
<![CDATA[
branch964:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.01184

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1228" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1560" bw="14" op_0_bw="5">
<![CDATA[
branch963:1  %input_11_V_load_12 = load i14* %input_11_V_addr_12, align 2

]]></Node>
<StgValue><ssdm name="input_11_V_load_12"/></StgValue>
</operation>

<operation id="1229" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1561" bw="0" op_0_bw="0">
<![CDATA[
branch963:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.01184

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1230" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1564" bw="14" op_0_bw="5">
<![CDATA[
branch962:1  %input_10_V_load_12 = load i14* %input_10_V_addr_12, align 2

]]></Node>
<StgValue><ssdm name="input_10_V_load_12"/></StgValue>
</operation>

<operation id="1231" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1565" bw="0" op_0_bw="0">
<![CDATA[
branch962:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.01184

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1232" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1568" bw="14" op_0_bw="5">
<![CDATA[
branch961:1  %input_9_V_load_12 = load i14* %input_9_V_addr_12, align 2

]]></Node>
<StgValue><ssdm name="input_9_V_load_12"/></StgValue>
</operation>

<operation id="1233" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1569" bw="0" op_0_bw="0">
<![CDATA[
branch961:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.01184

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1234" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1572" bw="14" op_0_bw="5">
<![CDATA[
branch960:1  %input_8_V_load_12 = load i14* %input_8_V_addr_12, align 2

]]></Node>
<StgValue><ssdm name="input_8_V_load_12"/></StgValue>
</operation>

<operation id="1235" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1573" bw="0" op_0_bw="0">
<![CDATA[
branch960:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.01184

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1236" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1576" bw="14" op_0_bw="5">
<![CDATA[
branch959:1  %input_7_V_load_12 = load i14* %input_7_V_addr_12, align 2

]]></Node>
<StgValue><ssdm name="input_7_V_load_12"/></StgValue>
</operation>

<operation id="1237" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1577" bw="0" op_0_bw="0">
<![CDATA[
branch959:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.01184

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1238" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1580" bw="14" op_0_bw="5">
<![CDATA[
branch958:1  %input_6_V_load_12 = load i14* %input_6_V_addr_9, align 2

]]></Node>
<StgValue><ssdm name="input_6_V_load_12"/></StgValue>
</operation>

<operation id="1239" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1581" bw="0" op_0_bw="0">
<![CDATA[
branch958:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.01184

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1240" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1584" bw="14" op_0_bw="5">
<![CDATA[
branch957:1  %input_5_V_load_20 = load i14* %input_5_V_addr_16, align 2

]]></Node>
<StgValue><ssdm name="input_5_V_load_20"/></StgValue>
</operation>

<operation id="1241" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1585" bw="0" op_0_bw="0">
<![CDATA[
branch957:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.01184

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1242" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1588" bw="14" op_0_bw="5">
<![CDATA[
branch956:1  %input_4_V_load_20 = load i14* %input_4_V_addr_14, align 2

]]></Node>
<StgValue><ssdm name="input_4_V_load_20"/></StgValue>
</operation>

<operation id="1243" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1589" bw="0" op_0_bw="0">
<![CDATA[
branch956:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.01184

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1244" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1592" bw="14" op_0_bw="5">
<![CDATA[
branch955:1  %input_3_V_load_20 = load i14* %input_3_V_addr_16, align 2

]]></Node>
<StgValue><ssdm name="input_3_V_load_20"/></StgValue>
</operation>

<operation id="1245" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1593" bw="0" op_0_bw="0">
<![CDATA[
branch955:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.01184

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1246" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1596" bw="14" op_0_bw="5">
<![CDATA[
branch954:1  %input_2_V_load_20 = load i14* %input_2_V_addr_16, align 2

]]></Node>
<StgValue><ssdm name="input_2_V_load_20"/></StgValue>
</operation>

<operation id="1247" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1597" bw="0" op_0_bw="0">
<![CDATA[
branch954:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.01184

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1248" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1600" bw="14" op_0_bw="5">
<![CDATA[
branch953:1  %input_1_V_load_16 = load i14* %input_1_V_addr_14, align 2

]]></Node>
<StgValue><ssdm name="input_1_V_load_16"/></StgValue>
</operation>

<operation id="1249" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1601" bw="0" op_0_bw="0">
<![CDATA[
branch953:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.01184

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1250" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1604" bw="14" op_0_bw="5">
<![CDATA[
branch952:1  %input_0_V_load_12 = load i14* %input_0_V_addr_12, align 2

]]></Node>
<StgValue><ssdm name="input_0_V_load_12"/></StgValue>
</operation>

<operation id="1251" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1605" bw="0" op_0_bw="0">
<![CDATA[
branch952:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.01184

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1252" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1608" bw="14" op_0_bw="5">
<![CDATA[
branch977:1  %input_25_V_load_12 = load i14* %input_25_V_addr_12, align 2

]]></Node>
<StgValue><ssdm name="input_25_V_load_12"/></StgValue>
</operation>

<operation id="1253" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1609" bw="0" op_0_bw="0">
<![CDATA[
branch977:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.01184

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1254" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1611" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0" op_4_bw="14" op_5_bw="0" op_6_bw="14" op_7_bw="0" op_8_bw="14" op_9_bw="0" op_10_bw="14" op_11_bw="0" op_12_bw="14" op_13_bw="0" op_14_bw="14" op_15_bw="0" op_16_bw="14" op_17_bw="0" op_18_bw="14" op_19_bw="0" op_20_bw="14" op_21_bw="0" op_22_bw="14" op_23_bw="0" op_24_bw="14" op_25_bw="0" op_26_bw="14" op_27_bw="0" op_28_bw="14" op_29_bw="0" op_30_bw="14" op_31_bw="0" op_32_bw="14" op_33_bw="0" op_34_bw="14" op_35_bw="0" op_36_bw="14" op_37_bw="0" op_38_bw="14" op_39_bw="0" op_40_bw="14" op_41_bw="0" op_42_bw="14" op_43_bw="0" op_44_bw="14" op_45_bw="0" op_46_bw="14" op_47_bw="0" op_48_bw="14" op_49_bw="0" op_50_bw="14" op_51_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.01184:0  %phi_ln1117_12 = phi i14 [ %input_0_V_load_12, %branch952 ], [ %input_1_V_load_16, %branch953 ], [ %input_2_V_load_20, %branch954 ], [ %input_3_V_load_20, %branch955 ], [ %input_4_V_load_20, %branch956 ], [ %input_5_V_load_20, %branch957 ], [ %input_6_V_load_12, %branch958 ], [ %input_7_V_load_12, %branch959 ], [ %input_8_V_load_12, %branch960 ], [ %input_9_V_load_12, %branch961 ], [ %input_10_V_load_12, %branch962 ], [ %input_11_V_load_12, %branch963 ], [ %input_12_V_load_12, %branch964 ], [ %input_13_V_load_12, %branch965 ], [ %input_14_V_load_12, %branch966 ], [ %input_15_V_load_12, %branch967 ], [ %input_16_V_load_12, %branch968 ], [ %input_17_V_load_12, %branch969 ], [ %input_18_V_load_12, %branch970 ], [ %input_19_V_load_12, %branch971 ], [ %input_20_V_load_12, %branch972 ], [ %input_21_V_load_12, %branch973 ], [ %input_22_V_load_12, %branch974 ], [ %input_23_V_load_12, %branch975 ], [ %input_24_V_load_12, %branch976 ], [ %input_25_V_load_12, %branch977 ]

]]></Node>
<StgValue><ssdm name="phi_ln1117_12"/></StgValue>
</operation>

<operation id="1255" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1612" bw="21" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.01184:1  %sext_ln1118_71 = sext i14 %phi_ln1117_12 to i21

]]></Node>
<StgValue><ssdm name="sext_ln1118_71"/></StgValue>
</operation>

<operation id="1256" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1613" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.01184:2  %mul_ln1118_62 = mul i21 %sext_ln1118_71, 45

]]></Node>
<StgValue><ssdm name="mul_ln1118_62"/></StgValue>
</operation>

<operation id="1257" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1615" bw="14" op_0_bw="14" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.01184:4  %tmp_163 = call i14 @_ssdm_op_PartSelect.i14.i24.i32.i32(i24 %add_ln1192_110, i32 8, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_163"/></StgValue>
</operation>

<operation id="1258" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1623" bw="14" op_0_bw="5">
<![CDATA[
branch809:1  %input_25_V_load_13 = load i14* %input_25_V_addr_13, align 2

]]></Node>
<StgValue><ssdm name="input_25_V_load_13"/></StgValue>
</operation>

<operation id="1259" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1624" bw="0" op_0_bw="0">
<![CDATA[
branch809:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0981

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1260" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="1627" bw="14" op_0_bw="5">
<![CDATA[
branch808:1  %input_24_V_load_13 = load i14* %input_24_V_addr_13, align 2

]]></Node>
<StgValue><ssdm name="input_24_V_load_13"/></StgValue>
</operation>

<operation id="1261" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="1628" bw="0" op_0_bw="0">
<![CDATA[
branch808:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0981

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1262" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="1631" bw="14" op_0_bw="5">
<![CDATA[
branch807:1  %input_23_V_load_13 = load i14* %input_23_V_addr_12, align 2

]]></Node>
<StgValue><ssdm name="input_23_V_load_13"/></StgValue>
</operation>

<operation id="1263" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="1632" bw="0" op_0_bw="0">
<![CDATA[
branch807:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0981

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1264" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="1635" bw="14" op_0_bw="5">
<![CDATA[
branch806:1  %input_22_V_load_13 = load i14* %input_22_V_addr_13, align 2

]]></Node>
<StgValue><ssdm name="input_22_V_load_13"/></StgValue>
</operation>

<operation id="1265" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="1636" bw="0" op_0_bw="0">
<![CDATA[
branch806:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0981

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1266" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="1639" bw="14" op_0_bw="5">
<![CDATA[
branch805:1  %input_21_V_load_13 = load i14* %input_21_V_addr_13, align 2

]]></Node>
<StgValue><ssdm name="input_21_V_load_13"/></StgValue>
</operation>

<operation id="1267" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="1640" bw="0" op_0_bw="0">
<![CDATA[
branch805:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0981

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1268" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="1643" bw="14" op_0_bw="5">
<![CDATA[
branch804:1  %input_20_V_load_13 = load i14* %input_20_V_addr_13, align 2

]]></Node>
<StgValue><ssdm name="input_20_V_load_13"/></StgValue>
</operation>

<operation id="1269" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="1644" bw="0" op_0_bw="0">
<![CDATA[
branch804:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0981

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1270" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="1647" bw="14" op_0_bw="5">
<![CDATA[
branch803:1  %input_19_V_load_13 = load i14* %input_19_V_addr_13, align 2

]]></Node>
<StgValue><ssdm name="input_19_V_load_13"/></StgValue>
</operation>

<operation id="1271" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="1648" bw="0" op_0_bw="0">
<![CDATA[
branch803:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0981

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1272" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="1651" bw="14" op_0_bw="5">
<![CDATA[
branch802:1  %input_18_V_load_13 = load i14* %input_18_V_addr_12, align 2

]]></Node>
<StgValue><ssdm name="input_18_V_load_13"/></StgValue>
</operation>

<operation id="1273" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="1652" bw="0" op_0_bw="0">
<![CDATA[
branch802:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0981

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1274" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="1655" bw="14" op_0_bw="5">
<![CDATA[
branch801:1  %input_17_V_load_13 = load i14* %input_17_V_addr_11, align 2

]]></Node>
<StgValue><ssdm name="input_17_V_load_13"/></StgValue>
</operation>

<operation id="1275" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="1656" bw="0" op_0_bw="0">
<![CDATA[
branch801:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0981

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1276" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1659" bw="14" op_0_bw="5">
<![CDATA[
branch800:1  %input_16_V_load_13 = load i14* %input_16_V_addr_13, align 2

]]></Node>
<StgValue><ssdm name="input_16_V_load_13"/></StgValue>
</operation>

<operation id="1277" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1660" bw="0" op_0_bw="0">
<![CDATA[
branch800:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0981

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1278" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1663" bw="14" op_0_bw="5">
<![CDATA[
branch799:1  %input_15_V_load_13 = load i14* %input_15_V_addr_13, align 2

]]></Node>
<StgValue><ssdm name="input_15_V_load_13"/></StgValue>
</operation>

<operation id="1279" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1664" bw="0" op_0_bw="0">
<![CDATA[
branch799:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0981

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1280" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1667" bw="14" op_0_bw="5">
<![CDATA[
branch798:1  %input_14_V_load_13 = load i14* %input_14_V_addr_13, align 2

]]></Node>
<StgValue><ssdm name="input_14_V_load_13"/></StgValue>
</operation>

<operation id="1281" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1668" bw="0" op_0_bw="0">
<![CDATA[
branch798:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0981

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1282" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1671" bw="14" op_0_bw="5">
<![CDATA[
branch797:1  %input_13_V_load_13 = load i14* %input_13_V_addr_13, align 2

]]></Node>
<StgValue><ssdm name="input_13_V_load_13"/></StgValue>
</operation>

<operation id="1283" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1672" bw="0" op_0_bw="0">
<![CDATA[
branch797:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0981

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1284" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1675" bw="14" op_0_bw="5">
<![CDATA[
branch796:1  %input_12_V_load_13 = load i14* %input_12_V_addr_12, align 2

]]></Node>
<StgValue><ssdm name="input_12_V_load_13"/></StgValue>
</operation>

<operation id="1285" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1676" bw="0" op_0_bw="0">
<![CDATA[
branch796:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0981

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1286" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1679" bw="14" op_0_bw="5">
<![CDATA[
branch795:1  %input_11_V_load_13 = load i14* %input_11_V_addr_13, align 2

]]></Node>
<StgValue><ssdm name="input_11_V_load_13"/></StgValue>
</operation>

<operation id="1287" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1680" bw="0" op_0_bw="0">
<![CDATA[
branch795:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0981

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1288" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1683" bw="14" op_0_bw="5">
<![CDATA[
branch794:1  %input_10_V_load_13 = load i14* %input_10_V_addr_13, align 2

]]></Node>
<StgValue><ssdm name="input_10_V_load_13"/></StgValue>
</operation>

<operation id="1289" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1684" bw="0" op_0_bw="0">
<![CDATA[
branch794:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0981

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1290" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1687" bw="14" op_0_bw="5">
<![CDATA[
branch793:1  %input_9_V_load_13 = load i14* %input_9_V_addr_13, align 2

]]></Node>
<StgValue><ssdm name="input_9_V_load_13"/></StgValue>
</operation>

<operation id="1291" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1688" bw="0" op_0_bw="0">
<![CDATA[
branch793:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0981

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1292" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1691" bw="14" op_0_bw="5">
<![CDATA[
branch792:1  %input_8_V_load_13 = load i14* %input_8_V_addr_13, align 2

]]></Node>
<StgValue><ssdm name="input_8_V_load_13"/></StgValue>
</operation>

<operation id="1293" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1692" bw="0" op_0_bw="0">
<![CDATA[
branch792:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0981

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1294" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1695" bw="14" op_0_bw="5">
<![CDATA[
branch791:1  %input_7_V_load_13 = load i14* %input_7_V_addr_13, align 2

]]></Node>
<StgValue><ssdm name="input_7_V_load_13"/></StgValue>
</operation>

<operation id="1295" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1696" bw="0" op_0_bw="0">
<![CDATA[
branch791:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0981

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1296" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1699" bw="14" op_0_bw="5">
<![CDATA[
branch790:1  %input_6_V_load_13 = load i14* %input_6_V_addr_10, align 2

]]></Node>
<StgValue><ssdm name="input_6_V_load_13"/></StgValue>
</operation>

<operation id="1297" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1700" bw="0" op_0_bw="0">
<![CDATA[
branch790:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0981

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1298" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1703" bw="14" op_0_bw="5">
<![CDATA[
branch789:1  %input_5_V_load_21 = load i14* %input_5_V_addr_17, align 2

]]></Node>
<StgValue><ssdm name="input_5_V_load_21"/></StgValue>
</operation>

<operation id="1299" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1704" bw="0" op_0_bw="0">
<![CDATA[
branch789:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0981

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1300" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1707" bw="14" op_0_bw="5">
<![CDATA[
branch788:1  %input_4_V_load_21 = load i14* %input_4_V_addr_15, align 2

]]></Node>
<StgValue><ssdm name="input_4_V_load_21"/></StgValue>
</operation>

<operation id="1301" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1708" bw="0" op_0_bw="0">
<![CDATA[
branch788:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0981

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1302" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1711" bw="14" op_0_bw="5">
<![CDATA[
branch787:1  %input_3_V_load_21 = load i14* %input_3_V_addr_17, align 2

]]></Node>
<StgValue><ssdm name="input_3_V_load_21"/></StgValue>
</operation>

<operation id="1303" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1712" bw="0" op_0_bw="0">
<![CDATA[
branch787:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0981

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1304" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1715" bw="14" op_0_bw="5">
<![CDATA[
branch786:1  %input_2_V_load_21 = load i14* %input_2_V_addr_17, align 2

]]></Node>
<StgValue><ssdm name="input_2_V_load_21"/></StgValue>
</operation>

<operation id="1305" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1716" bw="0" op_0_bw="0">
<![CDATA[
branch786:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0981

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1306" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1719" bw="14" op_0_bw="5">
<![CDATA[
branch785:1  %input_1_V_load_17 = load i14* %input_1_V_addr_15, align 2

]]></Node>
<StgValue><ssdm name="input_1_V_load_17"/></StgValue>
</operation>

<operation id="1307" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1720" bw="0" op_0_bw="0">
<![CDATA[
branch785:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0981

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1308" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1723" bw="14" op_0_bw="5">
<![CDATA[
branch810:1  %input_26_V_load_8 = load i14* %input_26_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="input_26_V_load_8"/></StgValue>
</operation>

<operation id="1309" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1724" bw="0" op_0_bw="0">
<![CDATA[
branch810:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0981

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1310" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2258" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1452:0  %input_24_V_addr417 = getelementptr [28 x i14]* %input_24_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_24_V_addr417"/></StgValue>
</operation>

<operation id="1311" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2259" bw="14" op_0_bw="5">
<![CDATA[
branch1452:1  %input_24_V_load_18 = load i14* %input_24_V_addr417, align 2

]]></Node>
<StgValue><ssdm name="input_24_V_load_18"/></StgValue>
</operation>

<operation id="1312" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="2262" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1451:0  %input_23_V_addr_17 = getelementptr [28 x i14]* %input_23_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_23_V_addr_17"/></StgValue>
</operation>

<operation id="1313" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="2263" bw="14" op_0_bw="5">
<![CDATA[
branch1451:1  %input_23_V_load_18 = load i14* %input_23_V_addr_17, align 2

]]></Node>
<StgValue><ssdm name="input_23_V_load_18"/></StgValue>
</operation>

<operation id="1314" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="2266" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1450:0  %input_22_V_addr_18 = getelementptr [28 x i14]* %input_22_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_22_V_addr_18"/></StgValue>
</operation>

<operation id="1315" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="2267" bw="14" op_0_bw="5">
<![CDATA[
branch1450:1  %input_22_V_load_18 = load i14* %input_22_V_addr_18, align 2

]]></Node>
<StgValue><ssdm name="input_22_V_load_18"/></StgValue>
</operation>

<operation id="1316" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="2270" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1449:0  %input_21_V_addr_18 = getelementptr [28 x i14]* %input_21_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_21_V_addr_18"/></StgValue>
</operation>

<operation id="1317" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="2271" bw="14" op_0_bw="5">
<![CDATA[
branch1449:1  %input_21_V_load_18 = load i14* %input_21_V_addr_18, align 2

]]></Node>
<StgValue><ssdm name="input_21_V_load_18"/></StgValue>
</operation>

<operation id="1318" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="2274" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1448:0  %input_20_V_addr_18 = getelementptr [28 x i14]* %input_20_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_20_V_addr_18"/></StgValue>
</operation>

<operation id="1319" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="2275" bw="14" op_0_bw="5">
<![CDATA[
branch1448:1  %input_20_V_load_18 = load i14* %input_20_V_addr_18, align 2

]]></Node>
<StgValue><ssdm name="input_20_V_load_18"/></StgValue>
</operation>

<operation id="1320" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="2278" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1447:0  %input_19_V_addr_18 = getelementptr [28 x i14]* %input_19_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_19_V_addr_18"/></StgValue>
</operation>

<operation id="1321" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="2279" bw="14" op_0_bw="5">
<![CDATA[
branch1447:1  %input_19_V_load_18 = load i14* %input_19_V_addr_18, align 2

]]></Node>
<StgValue><ssdm name="input_19_V_load_18"/></StgValue>
</operation>

<operation id="1322" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="2282" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1446:0  %input_18_V_addr309 = getelementptr [28 x i14]* %input_18_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_18_V_addr309"/></StgValue>
</operation>

<operation id="1323" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="2283" bw="14" op_0_bw="5">
<![CDATA[
branch1446:1  %input_18_V_load_18 = load i14* %input_18_V_addr309, align 2

]]></Node>
<StgValue><ssdm name="input_18_V_load_18"/></StgValue>
</operation>

<operation id="1324" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="2286" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1445:0  %input_17_V_addr_16 = getelementptr [28 x i14]* %input_17_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_17_V_addr_16"/></StgValue>
</operation>

<operation id="1325" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="2287" bw="14" op_0_bw="5">
<![CDATA[
branch1445:1  %input_17_V_load_18 = load i14* %input_17_V_addr_16, align 2

]]></Node>
<StgValue><ssdm name="input_17_V_load_18"/></StgValue>
</operation>

<operation id="1326" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="2290" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1444:0  %input_16_V_addr_18 = getelementptr [28 x i14]* %input_16_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_16_V_addr_18"/></StgValue>
</operation>

<operation id="1327" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="2291" bw="14" op_0_bw="5">
<![CDATA[
branch1444:1  %input_16_V_load_18 = load i14* %input_16_V_addr_18, align 2

]]></Node>
<StgValue><ssdm name="input_16_V_load_18"/></StgValue>
</operation>

<operation id="1328" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="2294" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1443:0  %input_15_V_addr_18 = getelementptr [28 x i14]* %input_15_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_15_V_addr_18"/></StgValue>
</operation>

<operation id="1329" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="2295" bw="14" op_0_bw="5">
<![CDATA[
branch1443:1  %input_15_V_load_18 = load i14* %input_15_V_addr_18, align 2

]]></Node>
<StgValue><ssdm name="input_15_V_load_18"/></StgValue>
</operation>

<operation id="1330" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="2298" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1442:0  %input_14_V_addr_18 = getelementptr [28 x i14]* %input_14_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_14_V_addr_18"/></StgValue>
</operation>

<operation id="1331" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="2299" bw="14" op_0_bw="5">
<![CDATA[
branch1442:1  %input_14_V_load_18 = load i14* %input_14_V_addr_18, align 2

]]></Node>
<StgValue><ssdm name="input_14_V_load_18"/></StgValue>
</operation>

<operation id="1332" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="2302" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1441:0  %input_13_V_addr_18 = getelementptr [28 x i14]* %input_13_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_13_V_addr_18"/></StgValue>
</operation>

<operation id="1333" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="2303" bw="14" op_0_bw="5">
<![CDATA[
branch1441:1  %input_13_V_load_18 = load i14* %input_13_V_addr_18, align 2

]]></Node>
<StgValue><ssdm name="input_13_V_load_18"/></StgValue>
</operation>

<operation id="1334" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="2306" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1440:0  %input_12_V_addr201 = getelementptr [28 x i14]* %input_12_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_12_V_addr201"/></StgValue>
</operation>

<operation id="1335" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="2307" bw="14" op_0_bw="5">
<![CDATA[
branch1440:1  %input_12_V_load_18 = load i14* %input_12_V_addr201, align 2

]]></Node>
<StgValue><ssdm name="input_12_V_load_18"/></StgValue>
</operation>

<operation id="1336" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="2310" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1439:0  %input_11_V_addr_18 = getelementptr [28 x i14]* %input_11_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_11_V_addr_18"/></StgValue>
</operation>

<operation id="1337" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="2311" bw="14" op_0_bw="5">
<![CDATA[
branch1439:1  %input_11_V_load_18 = load i14* %input_11_V_addr_18, align 2

]]></Node>
<StgValue><ssdm name="input_11_V_load_18"/></StgValue>
</operation>

<operation id="1338" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="2314" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1438:0  %input_10_V_addr_18 = getelementptr [28 x i14]* %input_10_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_10_V_addr_18"/></StgValue>
</operation>

<operation id="1339" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="2315" bw="14" op_0_bw="5">
<![CDATA[
branch1438:1  %input_10_V_load_18 = load i14* %input_10_V_addr_18, align 2

]]></Node>
<StgValue><ssdm name="input_10_V_load_18"/></StgValue>
</operation>

<operation id="1340" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="2318" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1437:0  %input_9_V_addr_18 = getelementptr [28 x i14]* %input_9_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_9_V_addr_18"/></StgValue>
</operation>

<operation id="1341" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="2319" bw="14" op_0_bw="5">
<![CDATA[
branch1437:1  %input_9_V_load_18 = load i14* %input_9_V_addr_18, align 2

]]></Node>
<StgValue><ssdm name="input_9_V_load_18"/></StgValue>
</operation>

<operation id="1342" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="2322" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1436:0  %input_8_V_addr_18 = getelementptr [28 x i14]* %input_8_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_8_V_addr_18"/></StgValue>
</operation>

<operation id="1343" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="2323" bw="14" op_0_bw="5">
<![CDATA[
branch1436:1  %input_8_V_load_18 = load i14* %input_8_V_addr_18, align 2

]]></Node>
<StgValue><ssdm name="input_8_V_load_18"/></StgValue>
</operation>

<operation id="1344" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2326" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1435:0  %input_7_V_addr111 = getelementptr [28 x i14]* %input_7_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_7_V_addr111"/></StgValue>
</operation>

<operation id="1345" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2327" bw="14" op_0_bw="5">
<![CDATA[
branch1435:1  %input_7_V_load_18 = load i14* %input_7_V_addr111, align 2

]]></Node>
<StgValue><ssdm name="input_7_V_load_18"/></StgValue>
</operation>

<operation id="1346" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2330" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1434:0  %input_6_V_addr93 = getelementptr [28 x i14]* %input_6_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_6_V_addr93"/></StgValue>
</operation>

<operation id="1347" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2331" bw="14" op_0_bw="5">
<![CDATA[
branch1434:1  %input_6_V_load_18 = load i14* %input_6_V_addr93, align 2

]]></Node>
<StgValue><ssdm name="input_6_V_load_18"/></StgValue>
</operation>

<operation id="1348" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2334" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1433:0  %input_5_V_addr75 = getelementptr [28 x i14]* %input_5_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_5_V_addr75"/></StgValue>
</operation>

<operation id="1349" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2335" bw="14" op_0_bw="5">
<![CDATA[
branch1433:1  %input_5_V_load_26 = load i14* %input_5_V_addr75, align 2

]]></Node>
<StgValue><ssdm name="input_5_V_load_26"/></StgValue>
</operation>

<operation id="1350" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2338" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1432:0  %input_4_V_addr57 = getelementptr [28 x i14]* %input_4_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_4_V_addr57"/></StgValue>
</operation>

<operation id="1351" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2339" bw="14" op_0_bw="5">
<![CDATA[
branch1432:1  %input_4_V_load_26 = load i14* %input_4_V_addr57, align 2

]]></Node>
<StgValue><ssdm name="input_4_V_load_26"/></StgValue>
</operation>

<operation id="1352" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2342" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1431:0  %input_3_V_addr39 = getelementptr [28 x i14]* %input_3_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_3_V_addr39"/></StgValue>
</operation>

<operation id="1353" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2343" bw="14" op_0_bw="5">
<![CDATA[
branch1431:1  %input_3_V_load_26 = load i14* %input_3_V_addr39, align 2

]]></Node>
<StgValue><ssdm name="input_3_V_load_26"/></StgValue>
</operation>

<operation id="1354" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2346" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1430:0  %input_2_V_addr21 = getelementptr [28 x i14]* %input_2_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_2_V_addr21"/></StgValue>
</operation>

<operation id="1355" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2347" bw="14" op_0_bw="5">
<![CDATA[
branch1430:1  %input_2_V_load_26 = load i14* %input_2_V_addr21, align 2

]]></Node>
<StgValue><ssdm name="input_2_V_load_26"/></StgValue>
</operation>

<operation id="1356" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2350" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1429:0  %input_1_V_addr_18 = getelementptr [28 x i14]* %input_1_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_1_V_addr_18"/></StgValue>
</operation>

<operation id="1357" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2351" bw="14" op_0_bw="5">
<![CDATA[
branch1429:1  %input_1_V_load_20 = load i14* %input_1_V_addr_18, align 2

]]></Node>
<StgValue><ssdm name="input_1_V_load_20"/></StgValue>
</operation>

<operation id="1358" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2354" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1428:0  %input_0_V_addr_14 = getelementptr [28 x i14]* %input_0_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_0_V_addr_14"/></StgValue>
</operation>

<operation id="1359" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2355" bw="14" op_0_bw="5">
<![CDATA[
branch1428:1  %input_0_V_load_14 = load i14* %input_0_V_addr_14, align 2

]]></Node>
<StgValue><ssdm name="input_0_V_load_14"/></StgValue>
</operation>

<operation id="1360" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2358" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1453:0  %input_25_V_addr_18 = getelementptr [28 x i14]* %input_25_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_25_V_addr_18"/></StgValue>
</operation>

<operation id="1361" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2359" bw="14" op_0_bw="5">
<![CDATA[
branch1453:1  %input_25_V_load_18 = load i14* %input_25_V_addr_18, align 2

]]></Node>
<StgValue><ssdm name="input_25_V_load_18"/></StgValue>
</operation>

<operation id="1362" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2371" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1285:0  %input_25_V_addr_19 = getelementptr [28 x i14]* %input_25_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_25_V_addr_19"/></StgValue>
</operation>

<operation id="1363" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2372" bw="14" op_0_bw="5">
<![CDATA[
branch1285:1  %input_25_V_load_19 = load i14* %input_25_V_addr_19, align 2

]]></Node>
<StgValue><ssdm name="input_25_V_load_19"/></StgValue>
</operation>

<operation id="1364" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="2375" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1284:0  %input_24_V_addr_18 = getelementptr [28 x i14]* %input_24_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_24_V_addr_18"/></StgValue>
</operation>

<operation id="1365" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="2376" bw="14" op_0_bw="5">
<![CDATA[
branch1284:1  %input_24_V_load_19 = load i14* %input_24_V_addr_18, align 2

]]></Node>
<StgValue><ssdm name="input_24_V_load_19"/></StgValue>
</operation>

<operation id="1366" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="2379" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1283:0  %input_23_V_addr405 = getelementptr [28 x i14]* %input_23_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_23_V_addr405"/></StgValue>
</operation>

<operation id="1367" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="2380" bw="14" op_0_bw="5">
<![CDATA[
branch1283:1  %input_23_V_load_19 = load i14* %input_23_V_addr405, align 2

]]></Node>
<StgValue><ssdm name="input_23_V_load_19"/></StgValue>
</operation>

<operation id="1368" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="2383" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1282:0  %input_22_V_addr_19 = getelementptr [28 x i14]* %input_22_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_22_V_addr_19"/></StgValue>
</operation>

<operation id="1369" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="2384" bw="14" op_0_bw="5">
<![CDATA[
branch1282:1  %input_22_V_load_19 = load i14* %input_22_V_addr_19, align 2

]]></Node>
<StgValue><ssdm name="input_22_V_load_19"/></StgValue>
</operation>

<operation id="1370" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="2387" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1281:0  %input_21_V_addr_19 = getelementptr [28 x i14]* %input_21_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_21_V_addr_19"/></StgValue>
</operation>

<operation id="1371" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="2388" bw="14" op_0_bw="5">
<![CDATA[
branch1281:1  %input_21_V_load_19 = load i14* %input_21_V_addr_19, align 2

]]></Node>
<StgValue><ssdm name="input_21_V_load_19"/></StgValue>
</operation>

<operation id="1372" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="2391" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1280:0  %input_20_V_addr_19 = getelementptr [28 x i14]* %input_20_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_20_V_addr_19"/></StgValue>
</operation>

<operation id="1373" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="2392" bw="14" op_0_bw="5">
<![CDATA[
branch1280:1  %input_20_V_load_19 = load i14* %input_20_V_addr_19, align 2

]]></Node>
<StgValue><ssdm name="input_20_V_load_19"/></StgValue>
</operation>

<operation id="1374" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="2395" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1279:0  %input_19_V_addr_19 = getelementptr [28 x i14]* %input_19_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_19_V_addr_19"/></StgValue>
</operation>

<operation id="1375" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="2396" bw="14" op_0_bw="5">
<![CDATA[
branch1279:1  %input_19_V_load_19 = load i14* %input_19_V_addr_19, align 2

]]></Node>
<StgValue><ssdm name="input_19_V_load_19"/></StgValue>
</operation>

<operation id="1376" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="2399" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1278:0  %input_18_V_addr315 = getelementptr [28 x i14]* %input_18_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_18_V_addr315"/></StgValue>
</operation>

<operation id="1377" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="2400" bw="14" op_0_bw="5">
<![CDATA[
branch1278:1  %input_18_V_load_19 = load i14* %input_18_V_addr315, align 2

]]></Node>
<StgValue><ssdm name="input_18_V_load_19"/></StgValue>
</operation>

<operation id="1378" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="2403" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1277:0  %input_17_V_addr_17 = getelementptr [28 x i14]* %input_17_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_17_V_addr_17"/></StgValue>
</operation>

<operation id="1379" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="2404" bw="14" op_0_bw="5">
<![CDATA[
branch1277:1  %input_17_V_load_19 = load i14* %input_17_V_addr_17, align 2

]]></Node>
<StgValue><ssdm name="input_17_V_load_19"/></StgValue>
</operation>

<operation id="1380" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="2407" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1276:0  %input_16_V_addr_19 = getelementptr [28 x i14]* %input_16_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_16_V_addr_19"/></StgValue>
</operation>

<operation id="1381" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="2408" bw="14" op_0_bw="5">
<![CDATA[
branch1276:1  %input_16_V_load_19 = load i14* %input_16_V_addr_19, align 2

]]></Node>
<StgValue><ssdm name="input_16_V_load_19"/></StgValue>
</operation>

<operation id="1382" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="2411" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1275:0  %input_15_V_addr_19 = getelementptr [28 x i14]* %input_15_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_15_V_addr_19"/></StgValue>
</operation>

<operation id="1383" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="2412" bw="14" op_0_bw="5">
<![CDATA[
branch1275:1  %input_15_V_load_19 = load i14* %input_15_V_addr_19, align 2

]]></Node>
<StgValue><ssdm name="input_15_V_load_19"/></StgValue>
</operation>

<operation id="1384" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="2415" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1274:0  %input_14_V_addr_19 = getelementptr [28 x i14]* %input_14_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_14_V_addr_19"/></StgValue>
</operation>

<operation id="1385" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="2416" bw="14" op_0_bw="5">
<![CDATA[
branch1274:1  %input_14_V_load_19 = load i14* %input_14_V_addr_19, align 2

]]></Node>
<StgValue><ssdm name="input_14_V_load_19"/></StgValue>
</operation>

<operation id="1386" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="2419" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1273:0  %input_13_V_addr_19 = getelementptr [28 x i14]* %input_13_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_13_V_addr_19"/></StgValue>
</operation>

<operation id="1387" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="2420" bw="14" op_0_bw="5">
<![CDATA[
branch1273:1  %input_13_V_load_19 = load i14* %input_13_V_addr_19, align 2

]]></Node>
<StgValue><ssdm name="input_13_V_load_19"/></StgValue>
</operation>

<operation id="1388" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="2423" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1272:0  %input_12_V_addr207 = getelementptr [28 x i14]* %input_12_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_12_V_addr207"/></StgValue>
</operation>

<operation id="1389" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="2424" bw="14" op_0_bw="5">
<![CDATA[
branch1272:1  %input_12_V_load_19 = load i14* %input_12_V_addr207, align 2

]]></Node>
<StgValue><ssdm name="input_12_V_load_19"/></StgValue>
</operation>

<operation id="1390" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="2427" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1271:0  %input_11_V_addr_19 = getelementptr [28 x i14]* %input_11_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_11_V_addr_19"/></StgValue>
</operation>

<operation id="1391" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="2428" bw="14" op_0_bw="5">
<![CDATA[
branch1271:1  %input_11_V_load_19 = load i14* %input_11_V_addr_19, align 2

]]></Node>
<StgValue><ssdm name="input_11_V_load_19"/></StgValue>
</operation>

<operation id="1392" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="2431" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1270:0  %input_10_V_addr_19 = getelementptr [28 x i14]* %input_10_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_10_V_addr_19"/></StgValue>
</operation>

<operation id="1393" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="2432" bw="14" op_0_bw="5">
<![CDATA[
branch1270:1  %input_10_V_load_19 = load i14* %input_10_V_addr_19, align 2

]]></Node>
<StgValue><ssdm name="input_10_V_load_19"/></StgValue>
</operation>

<operation id="1394" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="2435" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1269:0  %input_9_V_addr_19 = getelementptr [28 x i14]* %input_9_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_9_V_addr_19"/></StgValue>
</operation>

<operation id="1395" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="2436" bw="14" op_0_bw="5">
<![CDATA[
branch1269:1  %input_9_V_load_19 = load i14* %input_9_V_addr_19, align 2

]]></Node>
<StgValue><ssdm name="input_9_V_load_19"/></StgValue>
</operation>

<operation id="1396" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2439" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1268:0  %input_8_V_addr_19 = getelementptr [28 x i14]* %input_8_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_8_V_addr_19"/></StgValue>
</operation>

<operation id="1397" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2440" bw="14" op_0_bw="5">
<![CDATA[
branch1268:1  %input_8_V_load_19 = load i14* %input_8_V_addr_19, align 2

]]></Node>
<StgValue><ssdm name="input_8_V_load_19"/></StgValue>
</operation>

<operation id="1398" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2443" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1267:0  %input_7_V_addr117 = getelementptr [28 x i14]* %input_7_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_7_V_addr117"/></StgValue>
</operation>

<operation id="1399" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2444" bw="14" op_0_bw="5">
<![CDATA[
branch1267:1  %input_7_V_load_19 = load i14* %input_7_V_addr117, align 2

]]></Node>
<StgValue><ssdm name="input_7_V_load_19"/></StgValue>
</operation>

<operation id="1400" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2447" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1266:0  %input_6_V_addr99 = getelementptr [28 x i14]* %input_6_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_6_V_addr99"/></StgValue>
</operation>

<operation id="1401" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2448" bw="14" op_0_bw="5">
<![CDATA[
branch1266:1  %input_6_V_load_19 = load i14* %input_6_V_addr99, align 2

]]></Node>
<StgValue><ssdm name="input_6_V_load_19"/></StgValue>
</operation>

<operation id="1402" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2451" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1265:0  %input_5_V_addr81 = getelementptr [28 x i14]* %input_5_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_5_V_addr81"/></StgValue>
</operation>

<operation id="1403" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2452" bw="14" op_0_bw="5">
<![CDATA[
branch1265:1  %input_5_V_load_27 = load i14* %input_5_V_addr81, align 2

]]></Node>
<StgValue><ssdm name="input_5_V_load_27"/></StgValue>
</operation>

<operation id="1404" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2455" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1264:0  %input_4_V_addr63 = getelementptr [28 x i14]* %input_4_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_4_V_addr63"/></StgValue>
</operation>

<operation id="1405" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2456" bw="14" op_0_bw="5">
<![CDATA[
branch1264:1  %input_4_V_load_27 = load i14* %input_4_V_addr63, align 2

]]></Node>
<StgValue><ssdm name="input_4_V_load_27"/></StgValue>
</operation>

<operation id="1406" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2459" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1263:0  %input_3_V_addr45 = getelementptr [28 x i14]* %input_3_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_3_V_addr45"/></StgValue>
</operation>

<operation id="1407" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2460" bw="14" op_0_bw="5">
<![CDATA[
branch1263:1  %input_3_V_load_27 = load i14* %input_3_V_addr45, align 2

]]></Node>
<StgValue><ssdm name="input_3_V_load_27"/></StgValue>
</operation>

<operation id="1408" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2463" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1262:0  %input_2_V_addr27 = getelementptr [28 x i14]* %input_2_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_2_V_addr27"/></StgValue>
</operation>

<operation id="1409" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2464" bw="14" op_0_bw="5">
<![CDATA[
branch1262:1  %input_2_V_load_27 = load i14* %input_2_V_addr27, align 2

]]></Node>
<StgValue><ssdm name="input_2_V_load_27"/></StgValue>
</operation>

<operation id="1410" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2467" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1261:0  %input_1_V_addr15 = getelementptr [28 x i14]* %input_1_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_1_V_addr15"/></StgValue>
</operation>

<operation id="1411" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2468" bw="14" op_0_bw="5">
<![CDATA[
branch1261:1  %input_1_V_load_21 = load i14* %input_1_V_addr15, align 2

]]></Node>
<StgValue><ssdm name="input_1_V_load_21"/></StgValue>
</operation>

<operation id="1412" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2471" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1286:0  %input_26_V_addr_12 = getelementptr [28 x i14]* %input_26_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_26_V_addr_12"/></StgValue>
</operation>

<operation id="1413" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2472" bw="14" op_0_bw="5">
<![CDATA[
branch1286:1  %input_26_V_load_12 = load i14* %input_26_V_addr_12, align 2

]]></Node>
<StgValue><ssdm name="input_26_V_load_12"/></StgValue>
</operation>

<operation id="1414" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2491" bw="14" op_0_bw="5">
<![CDATA[
branch1118:1  %input_26_V_load_13 = load i14* %input_26_V_addr_13, align 2

]]></Node>
<StgValue><ssdm name="input_26_V_load_13"/></StgValue>
</operation>

<operation id="1415" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2492" bw="0" op_0_bw="0">
<![CDATA[
branch1118:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.01358

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1416" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="2495" bw="14" op_0_bw="5">
<![CDATA[
branch1117:1  %input_25_V_load_20 = load i14* %input_25_V_addr_20, align 2

]]></Node>
<StgValue><ssdm name="input_25_V_load_20"/></StgValue>
</operation>

<operation id="1417" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="2496" bw="0" op_0_bw="0">
<![CDATA[
branch1117:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.01358

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1418" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="2499" bw="14" op_0_bw="5">
<![CDATA[
branch1116:1  %input_24_V_load_20 = load i14* %input_24_V_addr_19, align 2

]]></Node>
<StgValue><ssdm name="input_24_V_load_20"/></StgValue>
</operation>

<operation id="1419" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="2500" bw="0" op_0_bw="0">
<![CDATA[
branch1116:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.01358

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1420" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="2503" bw="14" op_0_bw="5">
<![CDATA[
branch1115:1  %input_23_V_load_20 = load i14* %input_23_V_addr411, align 2

]]></Node>
<StgValue><ssdm name="input_23_V_load_20"/></StgValue>
</operation>

<operation id="1421" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="2504" bw="0" op_0_bw="0">
<![CDATA[
branch1115:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.01358

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1422" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="2507" bw="14" op_0_bw="5">
<![CDATA[
branch1114:1  %input_22_V_load_20 = load i14* %input_22_V_addr_20, align 2

]]></Node>
<StgValue><ssdm name="input_22_V_load_20"/></StgValue>
</operation>

<operation id="1423" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="2508" bw="0" op_0_bw="0">
<![CDATA[
branch1114:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.01358

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1424" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="2511" bw="14" op_0_bw="5">
<![CDATA[
branch1113:1  %input_21_V_load_20 = load i14* %input_21_V_addr_20, align 2

]]></Node>
<StgValue><ssdm name="input_21_V_load_20"/></StgValue>
</operation>

<operation id="1425" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="2512" bw="0" op_0_bw="0">
<![CDATA[
branch1113:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.01358

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1426" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="2515" bw="14" op_0_bw="5">
<![CDATA[
branch1112:1  %input_20_V_load_20 = load i14* %input_20_V_addr_20, align 2

]]></Node>
<StgValue><ssdm name="input_20_V_load_20"/></StgValue>
</operation>

<operation id="1427" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="2516" bw="0" op_0_bw="0">
<![CDATA[
branch1112:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.01358

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1428" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="2519" bw="14" op_0_bw="5">
<![CDATA[
branch1111:1  %input_19_V_load_20 = load i14* %input_19_V_addr_20, align 2

]]></Node>
<StgValue><ssdm name="input_19_V_load_20"/></StgValue>
</operation>

<operation id="1429" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="2520" bw="0" op_0_bw="0">
<![CDATA[
branch1111:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.01358

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1430" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="2523" bw="14" op_0_bw="5">
<![CDATA[
branch1110:1  %input_18_V_load_20 = load i14* %input_18_V_addr_17, align 2

]]></Node>
<StgValue><ssdm name="input_18_V_load_20"/></StgValue>
</operation>

<operation id="1431" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="2524" bw="0" op_0_bw="0">
<![CDATA[
branch1110:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.01358

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1432" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="2527" bw="14" op_0_bw="5">
<![CDATA[
branch1109:1  %input_17_V_load_20 = load i14* %input_17_V_addr303, align 2

]]></Node>
<StgValue><ssdm name="input_17_V_load_20"/></StgValue>
</operation>

<operation id="1433" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="2528" bw="0" op_0_bw="0">
<![CDATA[
branch1109:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.01358

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1434" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="2531" bw="14" op_0_bw="5">
<![CDATA[
branch1108:1  %input_16_V_load_20 = load i14* %input_16_V_addr_20, align 2

]]></Node>
<StgValue><ssdm name="input_16_V_load_20"/></StgValue>
</operation>

<operation id="1435" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="2532" bw="0" op_0_bw="0">
<![CDATA[
branch1108:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.01358

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1436" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="2535" bw="14" op_0_bw="5">
<![CDATA[
branch1107:1  %input_15_V_load_20 = load i14* %input_15_V_addr_20, align 2

]]></Node>
<StgValue><ssdm name="input_15_V_load_20"/></StgValue>
</operation>

<operation id="1437" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="2536" bw="0" op_0_bw="0">
<![CDATA[
branch1107:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.01358

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1438" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="2539" bw="14" op_0_bw="5">
<![CDATA[
branch1106:1  %input_14_V_load_20 = load i14* %input_14_V_addr_20, align 2

]]></Node>
<StgValue><ssdm name="input_14_V_load_20"/></StgValue>
</operation>

<operation id="1439" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="2540" bw="0" op_0_bw="0">
<![CDATA[
branch1106:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.01358

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1440" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="2543" bw="14" op_0_bw="5">
<![CDATA[
branch1105:1  %input_13_V_load_20 = load i14* %input_13_V_addr_20, align 2

]]></Node>
<StgValue><ssdm name="input_13_V_load_20"/></StgValue>
</operation>

<operation id="1441" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="2544" bw="0" op_0_bw="0">
<![CDATA[
branch1105:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.01358

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1442" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="2547" bw="14" op_0_bw="5">
<![CDATA[
branch1104:1  %input_12_V_load_20 = load i14* %input_12_V_addr213, align 2

]]></Node>
<StgValue><ssdm name="input_12_V_load_20"/></StgValue>
</operation>

<operation id="1443" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="2548" bw="0" op_0_bw="0">
<![CDATA[
branch1104:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.01358

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1444" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="2551" bw="14" op_0_bw="5">
<![CDATA[
branch1103:1  %input_11_V_load_20 = load i14* %input_11_V_addr_20, align 2

]]></Node>
<StgValue><ssdm name="input_11_V_load_20"/></StgValue>
</operation>

<operation id="1445" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="2552" bw="0" op_0_bw="0">
<![CDATA[
branch1103:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.01358

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1446" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="2555" bw="14" op_0_bw="5">
<![CDATA[
branch1102:1  %input_10_V_load_20 = load i14* %input_10_V_addr_20, align 2

]]></Node>
<StgValue><ssdm name="input_10_V_load_20"/></StgValue>
</operation>

<operation id="1447" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="2556" bw="0" op_0_bw="0">
<![CDATA[
branch1102:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.01358

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1448" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2559" bw="14" op_0_bw="5">
<![CDATA[
branch1101:1  %input_9_V_load_20 = load i14* %input_9_V_addr_20, align 2

]]></Node>
<StgValue><ssdm name="input_9_V_load_20"/></StgValue>
</operation>

<operation id="1449" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2560" bw="0" op_0_bw="0">
<![CDATA[
branch1101:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.01358

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1450" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2563" bw="14" op_0_bw="5">
<![CDATA[
branch1100:1  %input_8_V_load_20 = load i14* %input_8_V_addr_20, align 2

]]></Node>
<StgValue><ssdm name="input_8_V_load_20"/></StgValue>
</operation>

<operation id="1451" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2564" bw="0" op_0_bw="0">
<![CDATA[
branch1100:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.01358

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1452" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2567" bw="14" op_0_bw="5">
<![CDATA[
branch1099:1  %input_7_V_load_20 = load i14* %input_7_V_addr_18, align 2

]]></Node>
<StgValue><ssdm name="input_7_V_load_20"/></StgValue>
</operation>

<operation id="1453" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2568" bw="0" op_0_bw="0">
<![CDATA[
branch1099:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.01358

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1454" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2571" bw="14" op_0_bw="5">
<![CDATA[
branch1098:1  %input_6_V_load_20 = load i14* %input_6_V_addr105, align 2

]]></Node>
<StgValue><ssdm name="input_6_V_load_20"/></StgValue>
</operation>

<operation id="1455" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2572" bw="0" op_0_bw="0">
<![CDATA[
branch1098:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.01358

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1456" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2575" bw="14" op_0_bw="5">
<![CDATA[
branch1097:1  %input_5_V_load_28 = load i14* %input_5_V_addr87, align 2

]]></Node>
<StgValue><ssdm name="input_5_V_load_28"/></StgValue>
</operation>

<operation id="1457" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2576" bw="0" op_0_bw="0">
<![CDATA[
branch1097:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.01358

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1458" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2579" bw="14" op_0_bw="5">
<![CDATA[
branch1096:1  %input_4_V_load_28 = load i14* %input_4_V_addr69, align 2

]]></Node>
<StgValue><ssdm name="input_4_V_load_28"/></StgValue>
</operation>

<operation id="1459" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2580" bw="0" op_0_bw="0">
<![CDATA[
branch1096:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.01358

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1460" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2583" bw="14" op_0_bw="5">
<![CDATA[
branch1095:1  %input_3_V_load_28 = load i14* %input_3_V_addr51, align 2

]]></Node>
<StgValue><ssdm name="input_3_V_load_28"/></StgValue>
</operation>

<operation id="1461" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2584" bw="0" op_0_bw="0">
<![CDATA[
branch1095:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.01358

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1462" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2587" bw="14" op_0_bw="5">
<![CDATA[
branch1094:1  %input_2_V_load_28 = load i14* %input_2_V_addr33, align 2

]]></Node>
<StgValue><ssdm name="input_2_V_load_28"/></StgValue>
</operation>

<operation id="1463" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2588" bw="0" op_0_bw="0">
<![CDATA[
branch1094:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.01358

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1464" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2591" bw="14" op_0_bw="5">
<![CDATA[
branch1119:1  %input_27_V_load_6 = load i14* %input_27_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="input_27_V_load_6"/></StgValue>
</operation>

<operation id="1465" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2592" bw="0" op_0_bw="0">
<![CDATA[
branch1119:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.01358

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1466" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2604" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch948:0  %input_24_V_addr_20 = getelementptr [28 x i14]* %input_24_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_24_V_addr_20"/></StgValue>
</operation>

<operation id="1467" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2605" bw="14" op_0_bw="5">
<![CDATA[
branch948:1  %input_24_V_load_21 = load i14* %input_24_V_addr_20, align 2

]]></Node>
<StgValue><ssdm name="input_24_V_load_21"/></StgValue>
</operation>

<operation id="1468" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="2608" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch947:0  %input_23_V_addr_18 = getelementptr [28 x i14]* %input_23_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_23_V_addr_18"/></StgValue>
</operation>

<operation id="1469" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="2609" bw="14" op_0_bw="5">
<![CDATA[
branch947:1  %input_23_V_load_21 = load i14* %input_23_V_addr_18, align 2

]]></Node>
<StgValue><ssdm name="input_23_V_load_21"/></StgValue>
</operation>

<operation id="1470" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="2612" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch946:0  %input_22_V_addr_21 = getelementptr [28 x i14]* %input_22_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_22_V_addr_21"/></StgValue>
</operation>

<operation id="1471" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="2613" bw="14" op_0_bw="5">
<![CDATA[
branch946:1  %input_22_V_load_21 = load i14* %input_22_V_addr_21, align 2

]]></Node>
<StgValue><ssdm name="input_22_V_load_21"/></StgValue>
</operation>

<operation id="1472" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="2616" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch945:0  %input_21_V_addr_21 = getelementptr [28 x i14]* %input_21_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_21_V_addr_21"/></StgValue>
</operation>

<operation id="1473" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="2617" bw="14" op_0_bw="5">
<![CDATA[
branch945:1  %input_21_V_load_21 = load i14* %input_21_V_addr_21, align 2

]]></Node>
<StgValue><ssdm name="input_21_V_load_21"/></StgValue>
</operation>

<operation id="1474" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="2620" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch944:0  %input_20_V_addr_21 = getelementptr [28 x i14]* %input_20_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_20_V_addr_21"/></StgValue>
</operation>

<operation id="1475" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="2621" bw="14" op_0_bw="5">
<![CDATA[
branch944:1  %input_20_V_load_21 = load i14* %input_20_V_addr_21, align 2

]]></Node>
<StgValue><ssdm name="input_20_V_load_21"/></StgValue>
</operation>

<operation id="1476" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="2624" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch943:0  %input_19_V_addr_21 = getelementptr [28 x i14]* %input_19_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_19_V_addr_21"/></StgValue>
</operation>

<operation id="1477" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="2625" bw="14" op_0_bw="5">
<![CDATA[
branch943:1  %input_19_V_load_21 = load i14* %input_19_V_addr_21, align 2

]]></Node>
<StgValue><ssdm name="input_19_V_load_21"/></StgValue>
</operation>

<operation id="1478" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="2628" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch942:0  %input_18_V_addr_18 = getelementptr [28 x i14]* %input_18_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_18_V_addr_18"/></StgValue>
</operation>

<operation id="1479" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="2629" bw="14" op_0_bw="5">
<![CDATA[
branch942:1  %input_18_V_load_21 = load i14* %input_18_V_addr_18, align 2

]]></Node>
<StgValue><ssdm name="input_18_V_load_21"/></StgValue>
</operation>

<operation id="1480" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="2632" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch941:0  %input_17_V_addr_18 = getelementptr [28 x i14]* %input_17_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_17_V_addr_18"/></StgValue>
</operation>

<operation id="1481" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="2633" bw="14" op_0_bw="5">
<![CDATA[
branch941:1  %input_17_V_load_21 = load i14* %input_17_V_addr_18, align 2

]]></Node>
<StgValue><ssdm name="input_17_V_load_21"/></StgValue>
</operation>

<operation id="1482" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="2636" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch940:0  %input_16_V_addr_21 = getelementptr [28 x i14]* %input_16_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_16_V_addr_21"/></StgValue>
</operation>

<operation id="1483" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="2637" bw="14" op_0_bw="5">
<![CDATA[
branch940:1  %input_16_V_load_21 = load i14* %input_16_V_addr_21, align 2

]]></Node>
<StgValue><ssdm name="input_16_V_load_21"/></StgValue>
</operation>

<operation id="1484" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="2640" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch939:0  %input_15_V_addr_21 = getelementptr [28 x i14]* %input_15_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_15_V_addr_21"/></StgValue>
</operation>

<operation id="1485" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="2641" bw="14" op_0_bw="5">
<![CDATA[
branch939:1  %input_15_V_load_21 = load i14* %input_15_V_addr_21, align 2

]]></Node>
<StgValue><ssdm name="input_15_V_load_21"/></StgValue>
</operation>

<operation id="1486" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="2644" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch938:0  %input_14_V_addr_21 = getelementptr [28 x i14]* %input_14_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_14_V_addr_21"/></StgValue>
</operation>

<operation id="1487" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="2645" bw="14" op_0_bw="5">
<![CDATA[
branch938:1  %input_14_V_load_21 = load i14* %input_14_V_addr_21, align 2

]]></Node>
<StgValue><ssdm name="input_14_V_load_21"/></StgValue>
</operation>

<operation id="1488" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="2648" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch937:0  %input_13_V_addr_21 = getelementptr [28 x i14]* %input_13_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_13_V_addr_21"/></StgValue>
</operation>

<operation id="1489" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="2649" bw="14" op_0_bw="5">
<![CDATA[
branch937:1  %input_13_V_load_21 = load i14* %input_13_V_addr_21, align 2

]]></Node>
<StgValue><ssdm name="input_13_V_load_21"/></StgValue>
</operation>

<operation id="1490" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="2652" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch936:0  %input_12_V_addr_17 = getelementptr [28 x i14]* %input_12_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_12_V_addr_17"/></StgValue>
</operation>

<operation id="1491" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="2653" bw="14" op_0_bw="5">
<![CDATA[
branch936:1  %input_12_V_load_21 = load i14* %input_12_V_addr_17, align 2

]]></Node>
<StgValue><ssdm name="input_12_V_load_21"/></StgValue>
</operation>

<operation id="1492" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="2656" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch935:0  %input_11_V_addr_21 = getelementptr [28 x i14]* %input_11_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_11_V_addr_21"/></StgValue>
</operation>

<operation id="1493" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="2657" bw="14" op_0_bw="5">
<![CDATA[
branch935:1  %input_11_V_load_21 = load i14* %input_11_V_addr_21, align 2

]]></Node>
<StgValue><ssdm name="input_11_V_load_21"/></StgValue>
</operation>

<operation id="1494" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="2660" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch934:0  %input_10_V_addr_21 = getelementptr [28 x i14]* %input_10_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_10_V_addr_21"/></StgValue>
</operation>

<operation id="1495" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="2661" bw="14" op_0_bw="5">
<![CDATA[
branch934:1  %input_10_V_load_21 = load i14* %input_10_V_addr_21, align 2

]]></Node>
<StgValue><ssdm name="input_10_V_load_21"/></StgValue>
</operation>

<operation id="1496" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="2664" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch933:0  %input_9_V_addr_21 = getelementptr [28 x i14]* %input_9_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_9_V_addr_21"/></StgValue>
</operation>

<operation id="1497" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="2665" bw="14" op_0_bw="5">
<![CDATA[
branch933:1  %input_9_V_load_21 = load i14* %input_9_V_addr_21, align 2

]]></Node>
<StgValue><ssdm name="input_9_V_load_21"/></StgValue>
</operation>

<operation id="1498" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="2668" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch932:0  %input_8_V_addr_21 = getelementptr [28 x i14]* %input_8_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_8_V_addr_21"/></StgValue>
</operation>

<operation id="1499" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="2669" bw="14" op_0_bw="5">
<![CDATA[
branch932:1  %input_8_V_load_21 = load i14* %input_8_V_addr_21, align 2

]]></Node>
<StgValue><ssdm name="input_8_V_load_21"/></StgValue>
</operation>

<operation id="1500" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2672" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch931:0  %input_7_V_addr_19 = getelementptr [28 x i14]* %input_7_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_7_V_addr_19"/></StgValue>
</operation>

<operation id="1501" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2673" bw="14" op_0_bw="5">
<![CDATA[
branch931:1  %input_7_V_load_21 = load i14* %input_7_V_addr_19, align 2

]]></Node>
<StgValue><ssdm name="input_7_V_load_21"/></StgValue>
</operation>

<operation id="1502" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2676" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch930:0  %input_6_V_addr_15 = getelementptr [28 x i14]* %input_6_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_6_V_addr_15"/></StgValue>
</operation>

<operation id="1503" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2677" bw="14" op_0_bw="5">
<![CDATA[
branch930:1  %input_6_V_load_21 = load i14* %input_6_V_addr_15, align 2

]]></Node>
<StgValue><ssdm name="input_6_V_load_21"/></StgValue>
</operation>

<operation id="1504" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2680" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch929:0  %input_5_V_addr_22 = getelementptr [28 x i14]* %input_5_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_5_V_addr_22"/></StgValue>
</operation>

<operation id="1505" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2681" bw="14" op_0_bw="5">
<![CDATA[
branch929:1  %input_5_V_load_29 = load i14* %input_5_V_addr_22, align 2

]]></Node>
<StgValue><ssdm name="input_5_V_load_29"/></StgValue>
</operation>

<operation id="1506" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2684" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch928:0  %input_4_V_addr_20 = getelementptr [28 x i14]* %input_4_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_4_V_addr_20"/></StgValue>
</operation>

<operation id="1507" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2685" bw="14" op_0_bw="5">
<![CDATA[
branch928:1  %input_4_V_load_29 = load i14* %input_4_V_addr_20, align 2

]]></Node>
<StgValue><ssdm name="input_4_V_load_29"/></StgValue>
</operation>

<operation id="1508" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2688" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch927:0  %input_3_V_addr_22 = getelementptr [28 x i14]* %input_3_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_3_V_addr_22"/></StgValue>
</operation>

<operation id="1509" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2689" bw="14" op_0_bw="5">
<![CDATA[
branch927:1  %input_3_V_load_29 = load i14* %input_3_V_addr_22, align 2

]]></Node>
<StgValue><ssdm name="input_3_V_load_29"/></StgValue>
</operation>

<operation id="1510" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2692" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch926:0  %input_2_V_addr_22 = getelementptr [28 x i14]* %input_2_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_2_V_addr_22"/></StgValue>
</operation>

<operation id="1511" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2693" bw="14" op_0_bw="5">
<![CDATA[
branch926:1  %input_2_V_load_29 = load i14* %input_2_V_addr_22, align 2

]]></Node>
<StgValue><ssdm name="input_2_V_load_29"/></StgValue>
</operation>

<operation id="1512" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2696" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch925:0  %input_1_V_addr_19 = getelementptr [28 x i14]* %input_1_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_1_V_addr_19"/></StgValue>
</operation>

<operation id="1513" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2697" bw="14" op_0_bw="5">
<![CDATA[
branch925:1  %input_1_V_load_22 = load i14* %input_1_V_addr_19, align 2

]]></Node>
<StgValue><ssdm name="input_1_V_load_22"/></StgValue>
</operation>

<operation id="1514" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2700" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch924:0  %input_0_V_addr_15 = getelementptr [28 x i14]* %input_0_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_0_V_addr_15"/></StgValue>
</operation>

<operation id="1515" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2701" bw="14" op_0_bw="5">
<![CDATA[
branch924:1  %input_0_V_load_15 = load i14* %input_0_V_addr_15, align 2

]]></Node>
<StgValue><ssdm name="input_0_V_load_15"/></StgValue>
</operation>

<operation id="1516" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2704" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch949:0  %input_25_V_addr_21 = getelementptr [28 x i14]* %input_25_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_25_V_addr_21"/></StgValue>
</operation>

<operation id="1517" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2705" bw="14" op_0_bw="5">
<![CDATA[
branch949:1  %input_25_V_load_21 = load i14* %input_25_V_addr_21, align 2

]]></Node>
<StgValue><ssdm name="input_25_V_load_21"/></StgValue>
</operation>

<operation id="1518" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="3468" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1257:0  %input_25_V_addr_28 = getelementptr [28 x i14]* %input_25_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_25_V_addr_28"/></StgValue>
</operation>

<operation id="1519" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="3469" bw="14" op_0_bw="5">
<![CDATA[
branch1257:1  %input_25_V_load_28 = load i14* %input_25_V_addr_28, align 2

]]></Node>
<StgValue><ssdm name="input_25_V_load_28"/></StgValue>
</operation>

<operation id="1520" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="3472" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1256:0  %input_24_V_addr424 = getelementptr [28 x i14]* %input_24_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_24_V_addr424"/></StgValue>
</operation>

<operation id="1521" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="3473" bw="14" op_0_bw="5">
<![CDATA[
branch1256:1  %input_24_V_load_28 = load i14* %input_24_V_addr424, align 2

]]></Node>
<StgValue><ssdm name="input_24_V_load_28"/></StgValue>
</operation>

<operation id="1522" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="3476" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1255:0  %input_23_V_addr406 = getelementptr [28 x i14]* %input_23_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_23_V_addr406"/></StgValue>
</operation>

<operation id="1523" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="3477" bw="14" op_0_bw="5">
<![CDATA[
branch1255:1  %input_23_V_load_28 = load i14* %input_23_V_addr406, align 2

]]></Node>
<StgValue><ssdm name="input_23_V_load_28"/></StgValue>
</operation>

<operation id="1524" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="3480" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1254:0  %input_22_V_addr_28 = getelementptr [28 x i14]* %input_22_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_22_V_addr_28"/></StgValue>
</operation>

<operation id="1525" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="3481" bw="14" op_0_bw="5">
<![CDATA[
branch1254:1  %input_22_V_load_28 = load i14* %input_22_V_addr_28, align 2

]]></Node>
<StgValue><ssdm name="input_22_V_load_28"/></StgValue>
</operation>

<operation id="1526" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="3484" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1253:0  %input_21_V_addr_28 = getelementptr [28 x i14]* %input_21_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_21_V_addr_28"/></StgValue>
</operation>

<operation id="1527" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="3485" bw="14" op_0_bw="5">
<![CDATA[
branch1253:1  %input_21_V_load_28 = load i14* %input_21_V_addr_28, align 2

]]></Node>
<StgValue><ssdm name="input_21_V_load_28"/></StgValue>
</operation>

<operation id="1528" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="3488" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1252:0  %input_20_V_addr_28 = getelementptr [28 x i14]* %input_20_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_20_V_addr_28"/></StgValue>
</operation>

<operation id="1529" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="3489" bw="14" op_0_bw="5">
<![CDATA[
branch1252:1  %input_20_V_load_28 = load i14* %input_20_V_addr_28, align 2

]]></Node>
<StgValue><ssdm name="input_20_V_load_28"/></StgValue>
</operation>

<operation id="1530" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="3492" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1251:0  %input_19_V_addr_28 = getelementptr [28 x i14]* %input_19_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_19_V_addr_28"/></StgValue>
</operation>

<operation id="1531" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="3493" bw="14" op_0_bw="5">
<![CDATA[
branch1251:1  %input_19_V_load_28 = load i14* %input_19_V_addr_28, align 2

]]></Node>
<StgValue><ssdm name="input_19_V_load_28"/></StgValue>
</operation>

<operation id="1532" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="3496" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1250:0  %input_18_V_addr316 = getelementptr [28 x i14]* %input_18_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_18_V_addr316"/></StgValue>
</operation>

<operation id="1533" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="3497" bw="14" op_0_bw="5">
<![CDATA[
branch1250:1  %input_18_V_load_28 = load i14* %input_18_V_addr316, align 2

]]></Node>
<StgValue><ssdm name="input_18_V_load_28"/></StgValue>
</operation>

<operation id="1534" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="3500" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1249:0  %input_17_V_addr_25 = getelementptr [28 x i14]* %input_17_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_17_V_addr_25"/></StgValue>
</operation>

<operation id="1535" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="3501" bw="14" op_0_bw="5">
<![CDATA[
branch1249:1  %input_17_V_load_28 = load i14* %input_17_V_addr_25, align 2

]]></Node>
<StgValue><ssdm name="input_17_V_load_28"/></StgValue>
</operation>

<operation id="1536" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="3504" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1248:0  %input_16_V_addr_28 = getelementptr [28 x i14]* %input_16_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_16_V_addr_28"/></StgValue>
</operation>

<operation id="1537" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="3505" bw="14" op_0_bw="5">
<![CDATA[
branch1248:1  %input_16_V_load_28 = load i14* %input_16_V_addr_28, align 2

]]></Node>
<StgValue><ssdm name="input_16_V_load_28"/></StgValue>
</operation>

<operation id="1538" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="3508" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1247:0  %input_15_V_addr_28 = getelementptr [28 x i14]* %input_15_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_15_V_addr_28"/></StgValue>
</operation>

<operation id="1539" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="3509" bw="14" op_0_bw="5">
<![CDATA[
branch1247:1  %input_15_V_load_28 = load i14* %input_15_V_addr_28, align 2

]]></Node>
<StgValue><ssdm name="input_15_V_load_28"/></StgValue>
</operation>

<operation id="1540" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="3512" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1246:0  %input_14_V_addr_28 = getelementptr [28 x i14]* %input_14_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_14_V_addr_28"/></StgValue>
</operation>

<operation id="1541" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="3513" bw="14" op_0_bw="5">
<![CDATA[
branch1246:1  %input_14_V_load_28 = load i14* %input_14_V_addr_28, align 2

]]></Node>
<StgValue><ssdm name="input_14_V_load_28"/></StgValue>
</operation>

<operation id="1542" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="3516" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1245:0  %input_13_V_addr226 = getelementptr [28 x i14]* %input_13_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_13_V_addr226"/></StgValue>
</operation>

<operation id="1543" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="3517" bw="14" op_0_bw="5">
<![CDATA[
branch1245:1  %input_13_V_load_28 = load i14* %input_13_V_addr226, align 2

]]></Node>
<StgValue><ssdm name="input_13_V_load_28"/></StgValue>
</operation>

<operation id="1544" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="3520" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1244:0  %input_12_V_addr208 = getelementptr [28 x i14]* %input_12_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_12_V_addr208"/></StgValue>
</operation>

<operation id="1545" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="3521" bw="14" op_0_bw="5">
<![CDATA[
branch1244:1  %input_12_V_load_28 = load i14* %input_12_V_addr208, align 2

]]></Node>
<StgValue><ssdm name="input_12_V_load_28"/></StgValue>
</operation>

<operation id="1546" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="3524" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1243:0  %input_11_V_addr_28 = getelementptr [28 x i14]* %input_11_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_11_V_addr_28"/></StgValue>
</operation>

<operation id="1547" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="3525" bw="14" op_0_bw="5">
<![CDATA[
branch1243:1  %input_11_V_load_28 = load i14* %input_11_V_addr_28, align 2

]]></Node>
<StgValue><ssdm name="input_11_V_load_28"/></StgValue>
</operation>

<operation id="1548" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="3528" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1242:0  %input_10_V_addr_28 = getelementptr [28 x i14]* %input_10_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_10_V_addr_28"/></StgValue>
</operation>

<operation id="1549" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="3529" bw="14" op_0_bw="5">
<![CDATA[
branch1242:1  %input_10_V_load_28 = load i14* %input_10_V_addr_28, align 2

]]></Node>
<StgValue><ssdm name="input_10_V_load_28"/></StgValue>
</operation>

<operation id="1550" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="3532" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1241:0  %input_9_V_addr_28 = getelementptr [28 x i14]* %input_9_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_9_V_addr_28"/></StgValue>
</operation>

<operation id="1551" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="3533" bw="14" op_0_bw="5">
<![CDATA[
branch1241:1  %input_9_V_load_28 = load i14* %input_9_V_addr_28, align 2

]]></Node>
<StgValue><ssdm name="input_9_V_load_28"/></StgValue>
</operation>

<operation id="1552" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3536" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1240:0  %input_8_V_addr_28 = getelementptr [28 x i14]* %input_8_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_8_V_addr_28"/></StgValue>
</operation>

<operation id="1553" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3537" bw="14" op_0_bw="5">
<![CDATA[
branch1240:1  %input_8_V_load_28 = load i14* %input_8_V_addr_28, align 2

]]></Node>
<StgValue><ssdm name="input_8_V_load_28"/></StgValue>
</operation>

<operation id="1554" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3540" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1239:0  %input_7_V_addr118 = getelementptr [28 x i14]* %input_7_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_7_V_addr118"/></StgValue>
</operation>

<operation id="1555" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3541" bw="14" op_0_bw="5">
<![CDATA[
branch1239:1  %input_7_V_load_28 = load i14* %input_7_V_addr118, align 2

]]></Node>
<StgValue><ssdm name="input_7_V_load_28"/></StgValue>
</operation>

<operation id="1556" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3544" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1238:0  %input_6_V_addr_21 = getelementptr [28 x i14]* %input_6_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_6_V_addr_21"/></StgValue>
</operation>

<operation id="1557" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3545" bw="14" op_0_bw="5">
<![CDATA[
branch1238:1  %input_6_V_load_28 = load i14* %input_6_V_addr_21, align 2

]]></Node>
<StgValue><ssdm name="input_6_V_load_28"/></StgValue>
</operation>

<operation id="1558" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3548" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1237:0  %input_5_V_addr82 = getelementptr [28 x i14]* %input_5_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_5_V_addr82"/></StgValue>
</operation>

<operation id="1559" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3549" bw="14" op_0_bw="5">
<![CDATA[
branch1237:1  %input_5_V_load_36 = load i14* %input_5_V_addr82, align 2

]]></Node>
<StgValue><ssdm name="input_5_V_load_36"/></StgValue>
</operation>

<operation id="1560" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3552" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1236:0  %input_4_V_addr64 = getelementptr [28 x i14]* %input_4_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_4_V_addr64"/></StgValue>
</operation>

<operation id="1561" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3553" bw="14" op_0_bw="5">
<![CDATA[
branch1236:1  %input_4_V_load_36 = load i14* %input_4_V_addr64, align 2

]]></Node>
<StgValue><ssdm name="input_4_V_load_36"/></StgValue>
</operation>

<operation id="1562" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3556" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1235:0  %input_3_V_addr46 = getelementptr [28 x i14]* %input_3_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_3_V_addr46"/></StgValue>
</operation>

<operation id="1563" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3557" bw="14" op_0_bw="5">
<![CDATA[
branch1235:1  %input_3_V_load_36 = load i14* %input_3_V_addr46, align 2

]]></Node>
<StgValue><ssdm name="input_3_V_load_36"/></StgValue>
</operation>

<operation id="1564" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3560" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1234:0  %input_2_V_addr28 = getelementptr [28 x i14]* %input_2_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_2_V_addr28"/></StgValue>
</operation>

<operation id="1565" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3561" bw="14" op_0_bw="5">
<![CDATA[
branch1234:1  %input_2_V_load_36 = load i14* %input_2_V_addr28, align 2

]]></Node>
<StgValue><ssdm name="input_2_V_load_36"/></StgValue>
</operation>

<operation id="1566" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3564" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1233:0  %input_1_V_addr16 = getelementptr [28 x i14]* %input_1_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_1_V_addr16"/></StgValue>
</operation>

<operation id="1567" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3565" bw="14" op_0_bw="5">
<![CDATA[
branch1233:1  %input_1_V_load_27 = load i14* %input_1_V_addr16, align 2

]]></Node>
<StgValue><ssdm name="input_1_V_load_27"/></StgValue>
</operation>

<operation id="1568" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="3568" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1258:0  %input_26_V_addr_18 = getelementptr [28 x i14]* %input_26_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_26_V_addr_18"/></StgValue>
</operation>

<operation id="1569" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="3569" bw="14" op_0_bw="5">
<![CDATA[
branch1258:1  %input_26_V_load_18 = load i14* %input_26_V_addr_18, align 2

]]></Node>
<StgValue><ssdm name="input_26_V_load_18"/></StgValue>
</operation>

<operation id="1570" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="3583" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1090:0  %input_26_V_addr_19 = getelementptr [28 x i14]* %input_26_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_26_V_addr_19"/></StgValue>
</operation>

<operation id="1571" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="3584" bw="14" op_0_bw="5">
<![CDATA[
branch1090:1  %input_26_V_load_19 = load i14* %input_26_V_addr_19, align 2

]]></Node>
<StgValue><ssdm name="input_26_V_load_19"/></StgValue>
</operation>

<operation id="1572" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="3587" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1089:0  %input_25_V_addr_29 = getelementptr [28 x i14]* %input_25_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_25_V_addr_29"/></StgValue>
</operation>

<operation id="1573" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="3588" bw="14" op_0_bw="5">
<![CDATA[
branch1089:1  %input_25_V_load_29 = load i14* %input_25_V_addr_29, align 2

]]></Node>
<StgValue><ssdm name="input_25_V_load_29"/></StgValue>
</operation>

<operation id="1574" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="3591" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1088:0  %input_24_V_addr_26 = getelementptr [28 x i14]* %input_24_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_24_V_addr_26"/></StgValue>
</operation>

<operation id="1575" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="3592" bw="14" op_0_bw="5">
<![CDATA[
branch1088:1  %input_24_V_load_29 = load i14* %input_24_V_addr_26, align 2

]]></Node>
<StgValue><ssdm name="input_24_V_load_29"/></StgValue>
</operation>

<operation id="1576" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="3595" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1087:0  %input_23_V_addr412 = getelementptr [28 x i14]* %input_23_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_23_V_addr412"/></StgValue>
</operation>

<operation id="1577" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="3596" bw="14" op_0_bw="5">
<![CDATA[
branch1087:1  %input_23_V_load_29 = load i14* %input_23_V_addr412, align 2

]]></Node>
<StgValue><ssdm name="input_23_V_load_29"/></StgValue>
</operation>

<operation id="1578" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="3599" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1086:0  %input_22_V_addr_29 = getelementptr [28 x i14]* %input_22_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_22_V_addr_29"/></StgValue>
</operation>

<operation id="1579" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="3600" bw="14" op_0_bw="5">
<![CDATA[
branch1086:1  %input_22_V_load_29 = load i14* %input_22_V_addr_29, align 2

]]></Node>
<StgValue><ssdm name="input_22_V_load_29"/></StgValue>
</operation>

<operation id="1580" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="3603" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1085:0  %input_21_V_addr_29 = getelementptr [28 x i14]* %input_21_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_21_V_addr_29"/></StgValue>
</operation>

<operation id="1581" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="3604" bw="14" op_0_bw="5">
<![CDATA[
branch1085:1  %input_21_V_load_29 = load i14* %input_21_V_addr_29, align 2

]]></Node>
<StgValue><ssdm name="input_21_V_load_29"/></StgValue>
</operation>

<operation id="1582" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="3607" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1084:0  %input_20_V_addr_29 = getelementptr [28 x i14]* %input_20_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_20_V_addr_29"/></StgValue>
</operation>

<operation id="1583" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="3608" bw="14" op_0_bw="5">
<![CDATA[
branch1084:1  %input_20_V_load_29 = load i14* %input_20_V_addr_29, align 2

]]></Node>
<StgValue><ssdm name="input_20_V_load_29"/></StgValue>
</operation>

<operation id="1584" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="3611" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1083:0  %input_19_V_addr_29 = getelementptr [28 x i14]* %input_19_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_19_V_addr_29"/></StgValue>
</operation>

<operation id="1585" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="3612" bw="14" op_0_bw="5">
<![CDATA[
branch1083:1  %input_19_V_load_29 = load i14* %input_19_V_addr_29, align 2

]]></Node>
<StgValue><ssdm name="input_19_V_load_29"/></StgValue>
</operation>

<operation id="1586" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="3615" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1082:0  %input_18_V_addr322 = getelementptr [28 x i14]* %input_18_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_18_V_addr322"/></StgValue>
</operation>

<operation id="1587" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="3616" bw="14" op_0_bw="5">
<![CDATA[
branch1082:1  %input_18_V_load_29 = load i14* %input_18_V_addr322, align 2

]]></Node>
<StgValue><ssdm name="input_18_V_load_29"/></StgValue>
</operation>

<operation id="1588" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="3619" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1081:0  %input_17_V_addr304 = getelementptr [28 x i14]* %input_17_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_17_V_addr304"/></StgValue>
</operation>

<operation id="1589" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="3620" bw="14" op_0_bw="5">
<![CDATA[
branch1081:1  %input_17_V_load_29 = load i14* %input_17_V_addr304, align 2

]]></Node>
<StgValue><ssdm name="input_17_V_load_29"/></StgValue>
</operation>

<operation id="1590" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="3623" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1080:0  %input_16_V_addr_29 = getelementptr [28 x i14]* %input_16_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_16_V_addr_29"/></StgValue>
</operation>

<operation id="1591" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="3624" bw="14" op_0_bw="5">
<![CDATA[
branch1080:1  %input_16_V_load_29 = load i14* %input_16_V_addr_29, align 2

]]></Node>
<StgValue><ssdm name="input_16_V_load_29"/></StgValue>
</operation>

<operation id="1592" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="3627" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1079:0  %input_15_V_addr_29 = getelementptr [28 x i14]* %input_15_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_15_V_addr_29"/></StgValue>
</operation>

<operation id="1593" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="3628" bw="14" op_0_bw="5">
<![CDATA[
branch1079:1  %input_15_V_load_29 = load i14* %input_15_V_addr_29, align 2

]]></Node>
<StgValue><ssdm name="input_15_V_load_29"/></StgValue>
</operation>

<operation id="1594" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="3631" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1078:0  %input_14_V_addr_29 = getelementptr [28 x i14]* %input_14_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_14_V_addr_29"/></StgValue>
</operation>

<operation id="1595" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="3632" bw="14" op_0_bw="5">
<![CDATA[
branch1078:1  %input_14_V_load_29 = load i14* %input_14_V_addr_29, align 2

]]></Node>
<StgValue><ssdm name="input_14_V_load_29"/></StgValue>
</operation>

<operation id="1596" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="3635" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1077:0  %input_13_V_addr_27 = getelementptr [28 x i14]* %input_13_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_13_V_addr_27"/></StgValue>
</operation>

<operation id="1597" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="3636" bw="14" op_0_bw="5">
<![CDATA[
branch1077:1  %input_13_V_load_29 = load i14* %input_13_V_addr_27, align 2

]]></Node>
<StgValue><ssdm name="input_13_V_load_29"/></StgValue>
</operation>

<operation id="1598" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="3639" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1076:0  %input_12_V_addr214 = getelementptr [28 x i14]* %input_12_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_12_V_addr214"/></StgValue>
</operation>

<operation id="1599" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="3640" bw="14" op_0_bw="5">
<![CDATA[
branch1076:1  %input_12_V_load_29 = load i14* %input_12_V_addr214, align 2

]]></Node>
<StgValue><ssdm name="input_12_V_load_29"/></StgValue>
</operation>

<operation id="1600" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="3643" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1075:0  %input_11_V_addr_29 = getelementptr [28 x i14]* %input_11_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_11_V_addr_29"/></StgValue>
</operation>

<operation id="1601" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="3644" bw="14" op_0_bw="5">
<![CDATA[
branch1075:1  %input_11_V_load_29 = load i14* %input_11_V_addr_29, align 2

]]></Node>
<StgValue><ssdm name="input_11_V_load_29"/></StgValue>
</operation>

<operation id="1602" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="3647" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1074:0  %input_10_V_addr_29 = getelementptr [28 x i14]* %input_10_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_10_V_addr_29"/></StgValue>
</operation>

<operation id="1603" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="3648" bw="14" op_0_bw="5">
<![CDATA[
branch1074:1  %input_10_V_load_29 = load i14* %input_10_V_addr_29, align 2

]]></Node>
<StgValue><ssdm name="input_10_V_load_29"/></StgValue>
</operation>

<operation id="1604" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3651" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1073:0  %input_9_V_addr_29 = getelementptr [28 x i14]* %input_9_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_9_V_addr_29"/></StgValue>
</operation>

<operation id="1605" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3652" bw="14" op_0_bw="5">
<![CDATA[
branch1073:1  %input_9_V_load_29 = load i14* %input_9_V_addr_29, align 2

]]></Node>
<StgValue><ssdm name="input_9_V_load_29"/></StgValue>
</operation>

<operation id="1606" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3655" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1072:0  %input_8_V_addr_29 = getelementptr [28 x i14]* %input_8_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_8_V_addr_29"/></StgValue>
</operation>

<operation id="1607" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3656" bw="14" op_0_bw="5">
<![CDATA[
branch1072:1  %input_8_V_load_29 = load i14* %input_8_V_addr_29, align 2

]]></Node>
<StgValue><ssdm name="input_8_V_load_29"/></StgValue>
</operation>

<operation id="1608" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3659" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1071:0  %input_7_V_addr124 = getelementptr [28 x i14]* %input_7_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_7_V_addr124"/></StgValue>
</operation>

<operation id="1609" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3660" bw="14" op_0_bw="5">
<![CDATA[
branch1071:1  %input_7_V_load_29 = load i14* %input_7_V_addr124, align 2

]]></Node>
<StgValue><ssdm name="input_7_V_load_29"/></StgValue>
</operation>

<operation id="1610" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3663" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1070:0  %input_6_V_addr106 = getelementptr [28 x i14]* %input_6_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_6_V_addr106"/></StgValue>
</operation>

<operation id="1611" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3664" bw="14" op_0_bw="5">
<![CDATA[
branch1070:1  %input_6_V_load_29 = load i14* %input_6_V_addr106, align 2

]]></Node>
<StgValue><ssdm name="input_6_V_load_29"/></StgValue>
</operation>

<operation id="1612" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3667" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1069:0  %input_5_V_addr88 = getelementptr [28 x i14]* %input_5_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_5_V_addr88"/></StgValue>
</operation>

<operation id="1613" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3668" bw="14" op_0_bw="5">
<![CDATA[
branch1069:1  %input_5_V_load_37 = load i14* %input_5_V_addr88, align 2

]]></Node>
<StgValue><ssdm name="input_5_V_load_37"/></StgValue>
</operation>

<operation id="1614" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3671" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1068:0  %input_4_V_addr_26 = getelementptr [28 x i14]* %input_4_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_4_V_addr_26"/></StgValue>
</operation>

<operation id="1615" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3672" bw="14" op_0_bw="5">
<![CDATA[
branch1068:1  %input_4_V_load_37 = load i14* %input_4_V_addr_26, align 2

]]></Node>
<StgValue><ssdm name="input_4_V_load_37"/></StgValue>
</operation>

<operation id="1616" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3675" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1067:0  %input_3_V_addr52 = getelementptr [28 x i14]* %input_3_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_3_V_addr52"/></StgValue>
</operation>

<operation id="1617" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3676" bw="14" op_0_bw="5">
<![CDATA[
branch1067:1  %input_3_V_load_37 = load i14* %input_3_V_addr52, align 2

]]></Node>
<StgValue><ssdm name="input_3_V_load_37"/></StgValue>
</operation>

<operation id="1618" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3679" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1066:0  %input_2_V_addr34 = getelementptr [28 x i14]* %input_2_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_2_V_addr34"/></StgValue>
</operation>

<operation id="1619" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3680" bw="14" op_0_bw="5">
<![CDATA[
branch1066:1  %input_2_V_load_37 = load i14* %input_2_V_addr34, align 2

]]></Node>
<StgValue><ssdm name="input_2_V_load_37"/></StgValue>
</operation>

<operation id="1620" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="3683" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1091:0  %input_27_V_addr_9 = getelementptr [28 x i14]* %input_27_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_27_V_addr_9"/></StgValue>
</operation>

<operation id="1621" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="3684" bw="14" op_0_bw="5">
<![CDATA[
branch1091:1  %input_27_V_load_9 = load i14* %input_27_V_addr_9, align 2

]]></Node>
<StgValue><ssdm name="input_27_V_load_9"/></StgValue>
</operation>

<operation id="1622" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="3927" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch586:0  %input_26_V_addr_21 = getelementptr [28 x i14]* %input_26_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_26_V_addr_21"/></StgValue>
</operation>

<operation id="1623" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="3928" bw="14" op_0_bw="5">
<![CDATA[
branch586:1  %input_26_V_load_21 = load i14* %input_26_V_addr_21, align 2

]]></Node>
<StgValue><ssdm name="input_26_V_load_21"/></StgValue>
</operation>

<operation id="1624" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="3931" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch585:0  %input_25_V_addr_32 = getelementptr [28 x i14]* %input_25_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_25_V_addr_32"/></StgValue>
</operation>

<operation id="1625" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="3932" bw="14" op_0_bw="5">
<![CDATA[
branch585:1  %input_25_V_load_32 = load i14* %input_25_V_addr_32, align 2

]]></Node>
<StgValue><ssdm name="input_25_V_load_32"/></StgValue>
</operation>

<operation id="1626" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="3935" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch584:0  %input_24_V_addr_29 = getelementptr [28 x i14]* %input_24_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_24_V_addr_29"/></StgValue>
</operation>

<operation id="1627" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="3936" bw="14" op_0_bw="5">
<![CDATA[
branch584:1  %input_24_V_load_32 = load i14* %input_24_V_addr_29, align 2

]]></Node>
<StgValue><ssdm name="input_24_V_load_32"/></StgValue>
</operation>

<operation id="1628" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="3939" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch583:0  %input_23_V_addr_27 = getelementptr [28 x i14]* %input_23_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_23_V_addr_27"/></StgValue>
</operation>

<operation id="1629" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="3940" bw="14" op_0_bw="5">
<![CDATA[
branch583:1  %input_23_V_load_32 = load i14* %input_23_V_addr_27, align 2

]]></Node>
<StgValue><ssdm name="input_23_V_load_32"/></StgValue>
</operation>

<operation id="1630" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="3943" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch582:0  %input_22_V_addr_32 = getelementptr [28 x i14]* %input_22_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_22_V_addr_32"/></StgValue>
</operation>

<operation id="1631" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="3944" bw="14" op_0_bw="5">
<![CDATA[
branch582:1  %input_22_V_load_32 = load i14* %input_22_V_addr_32, align 2

]]></Node>
<StgValue><ssdm name="input_22_V_load_32"/></StgValue>
</operation>

<operation id="1632" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="3947" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch581:0  %input_21_V_addr_32 = getelementptr [28 x i14]* %input_21_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_21_V_addr_32"/></StgValue>
</operation>

<operation id="1633" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="3948" bw="14" op_0_bw="5">
<![CDATA[
branch581:1  %input_21_V_load_32 = load i14* %input_21_V_addr_32, align 2

]]></Node>
<StgValue><ssdm name="input_21_V_load_32"/></StgValue>
</operation>

<operation id="1634" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="3951" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch580:0  %input_20_V_addr_32 = getelementptr [28 x i14]* %input_20_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_20_V_addr_32"/></StgValue>
</operation>

<operation id="1635" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="3952" bw="14" op_0_bw="5">
<![CDATA[
branch580:1  %input_20_V_load_32 = load i14* %input_20_V_addr_32, align 2

]]></Node>
<StgValue><ssdm name="input_20_V_load_32"/></StgValue>
</operation>

<operation id="1636" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="3955" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch579:0  %input_19_V_addr_32 = getelementptr [28 x i14]* %input_19_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_19_V_addr_32"/></StgValue>
</operation>

<operation id="1637" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="3956" bw="14" op_0_bw="5">
<![CDATA[
branch579:1  %input_19_V_load_32 = load i14* %input_19_V_addr_32, align 2

]]></Node>
<StgValue><ssdm name="input_19_V_load_32"/></StgValue>
</operation>

<operation id="1638" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="3959" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch578:0  %input_18_V_addr_26 = getelementptr [28 x i14]* %input_18_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_18_V_addr_26"/></StgValue>
</operation>

<operation id="1639" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="3960" bw="14" op_0_bw="5">
<![CDATA[
branch578:1  %input_18_V_load_32 = load i14* %input_18_V_addr_26, align 2

]]></Node>
<StgValue><ssdm name="input_18_V_load_32"/></StgValue>
</operation>

<operation id="1640" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="3963" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch577:0  %input_17_V_addr_28 = getelementptr [28 x i14]* %input_17_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_17_V_addr_28"/></StgValue>
</operation>

<operation id="1641" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="3964" bw="14" op_0_bw="5">
<![CDATA[
branch577:1  %input_17_V_load_32 = load i14* %input_17_V_addr_28, align 2

]]></Node>
<StgValue><ssdm name="input_17_V_load_32"/></StgValue>
</operation>

<operation id="1642" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="3967" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch576:0  %input_16_V_addr_32 = getelementptr [28 x i14]* %input_16_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_16_V_addr_32"/></StgValue>
</operation>

<operation id="1643" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="3968" bw="14" op_0_bw="5">
<![CDATA[
branch576:1  %input_16_V_load_32 = load i14* %input_16_V_addr_32, align 2

]]></Node>
<StgValue><ssdm name="input_16_V_load_32"/></StgValue>
</operation>

<operation id="1644" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="3971" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch575:0  %input_15_V_addr_32 = getelementptr [28 x i14]* %input_15_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_15_V_addr_32"/></StgValue>
</operation>

<operation id="1645" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="3972" bw="14" op_0_bw="5">
<![CDATA[
branch575:1  %input_15_V_load_32 = load i14* %input_15_V_addr_32, align 2

]]></Node>
<StgValue><ssdm name="input_15_V_load_32"/></StgValue>
</operation>

<operation id="1646" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="3975" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch574:0  %input_14_V_addr_32 = getelementptr [28 x i14]* %input_14_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_14_V_addr_32"/></StgValue>
</operation>

<operation id="1647" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="3976" bw="14" op_0_bw="5">
<![CDATA[
branch574:1  %input_14_V_load_32 = load i14* %input_14_V_addr_32, align 2

]]></Node>
<StgValue><ssdm name="input_14_V_load_32"/></StgValue>
</operation>

<operation id="1648" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="3979" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch573:0  %input_13_V_addr_30 = getelementptr [28 x i14]* %input_13_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_13_V_addr_30"/></StgValue>
</operation>

<operation id="1649" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="3980" bw="14" op_0_bw="5">
<![CDATA[
branch573:1  %input_13_V_load_32 = load i14* %input_13_V_addr_30, align 2

]]></Node>
<StgValue><ssdm name="input_13_V_load_32"/></StgValue>
</operation>

<operation id="1650" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="3983" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch572:0  %input_12_V_addr_25 = getelementptr [28 x i14]* %input_12_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_12_V_addr_25"/></StgValue>
</operation>

<operation id="1651" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="3984" bw="14" op_0_bw="5">
<![CDATA[
branch572:1  %input_12_V_load_32 = load i14* %input_12_V_addr_25, align 2

]]></Node>
<StgValue><ssdm name="input_12_V_load_32"/></StgValue>
</operation>

<operation id="1652" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="3987" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch571:0  %input_11_V_addr_32 = getelementptr [28 x i14]* %input_11_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_11_V_addr_32"/></StgValue>
</operation>

<operation id="1653" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="3988" bw="14" op_0_bw="5">
<![CDATA[
branch571:1  %input_11_V_load_32 = load i14* %input_11_V_addr_32, align 2

]]></Node>
<StgValue><ssdm name="input_11_V_load_32"/></StgValue>
</operation>

<operation id="1654" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="3991" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch570:0  %input_10_V_addr_32 = getelementptr [28 x i14]* %input_10_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_10_V_addr_32"/></StgValue>
</operation>

<operation id="1655" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="3992" bw="14" op_0_bw="5">
<![CDATA[
branch570:1  %input_10_V_load_32 = load i14* %input_10_V_addr_32, align 2

]]></Node>
<StgValue><ssdm name="input_10_V_load_32"/></StgValue>
</operation>

<operation id="1656" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3995" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch569:0  %input_9_V_addr_32 = getelementptr [28 x i14]* %input_9_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_9_V_addr_32"/></StgValue>
</operation>

<operation id="1657" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3996" bw="14" op_0_bw="5">
<![CDATA[
branch569:1  %input_9_V_load_32 = load i14* %input_9_V_addr_32, align 2

]]></Node>
<StgValue><ssdm name="input_9_V_load_32"/></StgValue>
</operation>

<operation id="1658" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3999" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch568:0  %input_8_V_addr_32 = getelementptr [28 x i14]* %input_8_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_8_V_addr_32"/></StgValue>
</operation>

<operation id="1659" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="4000" bw="14" op_0_bw="5">
<![CDATA[
branch568:1  %input_8_V_load_32 = load i14* %input_8_V_addr_32, align 2

]]></Node>
<StgValue><ssdm name="input_8_V_load_32"/></StgValue>
</operation>

<operation id="1660" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="4003" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch567:0  %input_7_V_addr_27 = getelementptr [28 x i14]* %input_7_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_7_V_addr_27"/></StgValue>
</operation>

<operation id="1661" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="4004" bw="14" op_0_bw="5">
<![CDATA[
branch567:1  %input_7_V_load_32 = load i14* %input_7_V_addr_27, align 2

]]></Node>
<StgValue><ssdm name="input_7_V_load_32"/></StgValue>
</operation>

<operation id="1662" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="4007" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch566:0  %input_6_V_addr_24 = getelementptr [28 x i14]* %input_6_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_6_V_addr_24"/></StgValue>
</operation>

<operation id="1663" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="4008" bw="14" op_0_bw="5">
<![CDATA[
branch566:1  %input_6_V_load_32 = load i14* %input_6_V_addr_24, align 2

]]></Node>
<StgValue><ssdm name="input_6_V_load_32"/></StgValue>
</operation>

<operation id="1664" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="4011" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch565:0  %input_5_V_addr_30 = getelementptr [28 x i14]* %input_5_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_5_V_addr_30"/></StgValue>
</operation>

<operation id="1665" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="4012" bw="14" op_0_bw="5">
<![CDATA[
branch565:1  %input_5_V_load_40 = load i14* %input_5_V_addr_30, align 2

]]></Node>
<StgValue><ssdm name="input_5_V_load_40"/></StgValue>
</operation>

<operation id="1666" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="4015" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch564:0  %input_4_V_addr_29 = getelementptr [28 x i14]* %input_4_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_4_V_addr_29"/></StgValue>
</operation>

<operation id="1667" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="4016" bw="14" op_0_bw="5">
<![CDATA[
branch564:1  %input_4_V_load_40 = load i14* %input_4_V_addr_29, align 2

]]></Node>
<StgValue><ssdm name="input_4_V_load_40"/></StgValue>
</operation>

<operation id="1668" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4019" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch563:0  %input_3_V_addr_31 = getelementptr [28 x i14]* %input_3_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_3_V_addr_31"/></StgValue>
</operation>

<operation id="1669" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4020" bw="14" op_0_bw="5">
<![CDATA[
branch563:1  %input_3_V_load_40 = load i14* %input_3_V_addr_31, align 2

]]></Node>
<StgValue><ssdm name="input_3_V_load_40"/></StgValue>
</operation>

<operation id="1670" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4023" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch562:0  %input_2_V_addr_30 = getelementptr [28 x i14]* %input_2_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_2_V_addr_30"/></StgValue>
</operation>

<operation id="1671" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4024" bw="14" op_0_bw="5">
<![CDATA[
branch562:1  %input_2_V_load_40 = load i14* %input_2_V_addr_30, align 2

]]></Node>
<StgValue><ssdm name="input_2_V_load_40"/></StgValue>
</operation>

<operation id="1672" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="4027" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch587:0  %input_27_V_addr_10 = getelementptr [28 x i14]* %input_27_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_27_V_addr_10"/></StgValue>
</operation>

<operation id="1673" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="4028" bw="14" op_0_bw="5">
<![CDATA[
branch587:1  %input_27_V_load_10 = load i14* %input_27_V_addr_10, align 2

]]></Node>
<StgValue><ssdm name="input_27_V_load_10"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="1674" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1614" bw="28" op_0_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.01184:3  %sext_ln1118_72 = sext i21 %mul_ln1118_62 to i28

]]></Node>
<StgValue><ssdm name="sext_ln1118_72"/></StgValue>
</operation>

<operation id="1675" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1616" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.01184:5  %shl_ln728_108 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_163, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_108"/></StgValue>
</operation>

<operation id="1676" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1617" bw="29" op_0_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.01184:6  %zext_ln728_4 = zext i22 %shl_ln728_108 to i29

]]></Node>
<StgValue><ssdm name="zext_ln728_4"/></StgValue>
</operation>

<operation id="1677" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1618" bw="29" op_0_bw="28">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.01184:7  %zext_ln703_59 = zext i28 %sext_ln1118_72 to i29

]]></Node>
<StgValue><ssdm name="zext_ln703_59"/></StgValue>
</operation>

<operation id="1678" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1619" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.01184:8  %add_ln1192_111 = add nsw i29 %zext_ln728_4, %zext_ln703_59

]]></Node>
<StgValue><ssdm name="add_ln1192_111"/></StgValue>
</operation>

<operation id="1679" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1620" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0" op_36_bw="5" op_37_bw="0" op_38_bw="5" op_39_bw="0" op_40_bw="5" op_41_bw="0" op_42_bw="5" op_43_bw="0" op_44_bw="5" op_45_bw="0" op_46_bw="5" op_47_bw="0" op_48_bw="5" op_49_bw="0" op_50_bw="5" op_51_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.01184:9  switch i5 %select_ln32, label %branch810 [
    i5 0, label %branch785
    i5 1, label %branch786
    i5 2, label %branch787
    i5 3, label %branch788
    i5 4, label %branch789
    i5 5, label %branch790
    i5 6, label %branch791
    i5 7, label %branch792
    i5 8, label %branch793
    i5 9, label %branch794
    i5 10, label %branch795
    i5 11, label %branch796
    i5 12, label %branch797
    i5 13, label %branch798
    i5 14, label %branch799
    i5 15, label %branch800
    i5 -16, label %branch801
    i5 -15, label %branch802
    i5 -14, label %branch803
    i5 -13, label %branch804
    i5 -12, label %branch805
    i5 -11, label %branch806
    i5 -10, label %branch807
    i5 -9, label %branch808
    i5 -8, label %branch809
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="1680" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1726" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0" op_4_bw="14" op_5_bw="0" op_6_bw="14" op_7_bw="0" op_8_bw="14" op_9_bw="0" op_10_bw="14" op_11_bw="0" op_12_bw="14" op_13_bw="0" op_14_bw="14" op_15_bw="0" op_16_bw="14" op_17_bw="0" op_18_bw="14" op_19_bw="0" op_20_bw="14" op_21_bw="0" op_22_bw="14" op_23_bw="0" op_24_bw="14" op_25_bw="0" op_26_bw="14" op_27_bw="0" op_28_bw="14" op_29_bw="0" op_30_bw="14" op_31_bw="0" op_32_bw="14" op_33_bw="0" op_34_bw="14" op_35_bw="0" op_36_bw="14" op_37_bw="0" op_38_bw="14" op_39_bw="0" op_40_bw="14" op_41_bw="0" op_42_bw="14" op_43_bw="0" op_44_bw="14" op_45_bw="0" op_46_bw="14" op_47_bw="0" op_48_bw="14" op_49_bw="0" op_50_bw="14" op_51_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0981:0  %phi_ln1117_13 = phi i14 [ %input_1_V_load_17, %branch785 ], [ %input_2_V_load_21, %branch786 ], [ %input_3_V_load_21, %branch787 ], [ %input_4_V_load_21, %branch788 ], [ %input_5_V_load_21, %branch789 ], [ %input_6_V_load_13, %branch790 ], [ %input_7_V_load_13, %branch791 ], [ %input_8_V_load_13, %branch792 ], [ %input_9_V_load_13, %branch793 ], [ %input_10_V_load_13, %branch794 ], [ %input_11_V_load_13, %branch795 ], [ %input_12_V_load_13, %branch796 ], [ %input_13_V_load_13, %branch797 ], [ %input_14_V_load_13, %branch798 ], [ %input_15_V_load_13, %branch799 ], [ %input_16_V_load_13, %branch800 ], [ %input_17_V_load_13, %branch801 ], [ %input_18_V_load_13, %branch802 ], [ %input_19_V_load_13, %branch803 ], [ %input_20_V_load_13, %branch804 ], [ %input_21_V_load_13, %branch805 ], [ %input_22_V_load_13, %branch806 ], [ %input_23_V_load_13, %branch807 ], [ %input_24_V_load_13, %branch808 ], [ %input_25_V_load_13, %branch809 ], [ %input_26_V_load_8, %branch810 ]

]]></Node>
<StgValue><ssdm name="phi_ln1117_13"/></StgValue>
</operation>

<operation id="1681" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1727" bw="17" op_0_bw="17" op_1_bw="14" op_2_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0981:1  %shl_ln1118_3 = call i17 @_ssdm_op_BitConcatenate.i17.i14.i3(i14 %phi_ln1117_13, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_3"/></StgValue>
</operation>

<operation id="1682" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1728" bw="18" op_0_bw="17">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0981:2  %sext_ln1118_73 = sext i17 %shl_ln1118_3 to i18

]]></Node>
<StgValue><ssdm name="sext_ln1118_73"/></StgValue>
</operation>

<operation id="1683" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1729" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0981:3  %sub_ln1118_1 = sub i18 0, %sext_ln1118_73

]]></Node>
<StgValue><ssdm name="sub_ln1118_1"/></StgValue>
</operation>

<operation id="1684" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1730" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0981:4  %shl_ln1118_4 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %phi_ln1117_13, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln1118_4"/></StgValue>
</operation>

<operation id="1685" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1731" bw="18" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0981:5  %sext_ln1118_74 = sext i15 %shl_ln1118_4 to i18

]]></Node>
<StgValue><ssdm name="sext_ln1118_74"/></StgValue>
</operation>

<operation id="1686" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1732" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0981:6  %sub_ln1118_2 = sub i18 %sub_ln1118_1, %sext_ln1118_74

]]></Node>
<StgValue><ssdm name="sub_ln1118_2"/></StgValue>
</operation>

<operation id="1687" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="28" op_0_bw="18">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0981:7  %sext_ln1118_75 = sext i18 %sub_ln1118_2 to i28

]]></Node>
<StgValue><ssdm name="sext_ln1118_75"/></StgValue>
</operation>

<operation id="1688" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1734" bw="14" op_0_bw="14" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0981:8  %tmp_164 = call i14 @_ssdm_op_PartSelect.i14.i29.i32.i32(i29 %add_ln1192_111, i32 8, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_164"/></StgValue>
</operation>

<operation id="1689" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1735" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0981:9  %shl_ln728_109 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_164, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_109"/></StgValue>
</operation>

<operation id="1690" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1736" bw="29" op_0_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0981:10  %zext_ln728_5 = zext i22 %shl_ln728_109 to i29

]]></Node>
<StgValue><ssdm name="zext_ln728_5"/></StgValue>
</operation>

<operation id="1691" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1737" bw="29" op_0_bw="28">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0981:11  %zext_ln703_60 = zext i28 %sext_ln1118_75 to i29

]]></Node>
<StgValue><ssdm name="zext_ln703_60"/></StgValue>
</operation>

<operation id="1692" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1738" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0981:12  %add_ln1192_112 = add nsw i29 %zext_ln703_60, %zext_ln728_5

]]></Node>
<StgValue><ssdm name="add_ln1192_112"/></StgValue>
</operation>

<operation id="1693" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1739" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0" op_36_bw="5" op_37_bw="0" op_38_bw="5" op_39_bw="0" op_40_bw="5" op_41_bw="0" op_42_bw="5" op_43_bw="0" op_44_bw="5" op_45_bw="0" op_46_bw="5" op_47_bw="0" op_48_bw="5" op_49_bw="0" op_50_bw="5" op_51_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0981:13  switch i5 %select_ln32, label %branch643 [
    i5 0, label %branch618
    i5 1, label %branch619
    i5 2, label %branch620
    i5 3, label %branch621
    i5 4, label %branch622
    i5 5, label %branch623
    i5 6, label %branch624
    i5 7, label %branch625
    i5 8, label %branch626
    i5 9, label %branch627
    i5 10, label %branch628
    i5 11, label %branch629
    i5 12, label %branch630
    i5 13, label %branch631
    i5 14, label %branch632
    i5 15, label %branch633
    i5 -16, label %branch634
    i5 -15, label %branch635
    i5 -14, label %branch636
    i5 -13, label %branch637
    i5 -12, label %branch638
    i5 -11, label %branch639
    i5 -10, label %branch640
    i5 -9, label %branch641
    i5 -8, label %branch642
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="1694" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2259" bw="14" op_0_bw="5">
<![CDATA[
branch1452:1  %input_24_V_load_18 = load i14* %input_24_V_addr417, align 2

]]></Node>
<StgValue><ssdm name="input_24_V_load_18"/></StgValue>
</operation>

<operation id="1695" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2260" bw="0" op_0_bw="0">
<![CDATA[
branch1452:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.01764

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1696" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="2263" bw="14" op_0_bw="5">
<![CDATA[
branch1451:1  %input_23_V_load_18 = load i14* %input_23_V_addr_17, align 2

]]></Node>
<StgValue><ssdm name="input_23_V_load_18"/></StgValue>
</operation>

<operation id="1697" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="2264" bw="0" op_0_bw="0">
<![CDATA[
branch1451:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.01764

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1698" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="2267" bw="14" op_0_bw="5">
<![CDATA[
branch1450:1  %input_22_V_load_18 = load i14* %input_22_V_addr_18, align 2

]]></Node>
<StgValue><ssdm name="input_22_V_load_18"/></StgValue>
</operation>

<operation id="1699" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="2268" bw="0" op_0_bw="0">
<![CDATA[
branch1450:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.01764

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1700" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="2271" bw="14" op_0_bw="5">
<![CDATA[
branch1449:1  %input_21_V_load_18 = load i14* %input_21_V_addr_18, align 2

]]></Node>
<StgValue><ssdm name="input_21_V_load_18"/></StgValue>
</operation>

<operation id="1701" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="2272" bw="0" op_0_bw="0">
<![CDATA[
branch1449:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.01764

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1702" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="2275" bw="14" op_0_bw="5">
<![CDATA[
branch1448:1  %input_20_V_load_18 = load i14* %input_20_V_addr_18, align 2

]]></Node>
<StgValue><ssdm name="input_20_V_load_18"/></StgValue>
</operation>

<operation id="1703" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="2276" bw="0" op_0_bw="0">
<![CDATA[
branch1448:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.01764

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1704" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="2279" bw="14" op_0_bw="5">
<![CDATA[
branch1447:1  %input_19_V_load_18 = load i14* %input_19_V_addr_18, align 2

]]></Node>
<StgValue><ssdm name="input_19_V_load_18"/></StgValue>
</operation>

<operation id="1705" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="2280" bw="0" op_0_bw="0">
<![CDATA[
branch1447:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.01764

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1706" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="2283" bw="14" op_0_bw="5">
<![CDATA[
branch1446:1  %input_18_V_load_18 = load i14* %input_18_V_addr309, align 2

]]></Node>
<StgValue><ssdm name="input_18_V_load_18"/></StgValue>
</operation>

<operation id="1707" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="2284" bw="0" op_0_bw="0">
<![CDATA[
branch1446:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.01764

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1708" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="2287" bw="14" op_0_bw="5">
<![CDATA[
branch1445:1  %input_17_V_load_18 = load i14* %input_17_V_addr_16, align 2

]]></Node>
<StgValue><ssdm name="input_17_V_load_18"/></StgValue>
</operation>

<operation id="1709" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="2288" bw="0" op_0_bw="0">
<![CDATA[
branch1445:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.01764

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1710" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="2291" bw="14" op_0_bw="5">
<![CDATA[
branch1444:1  %input_16_V_load_18 = load i14* %input_16_V_addr_18, align 2

]]></Node>
<StgValue><ssdm name="input_16_V_load_18"/></StgValue>
</operation>

<operation id="1711" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="2292" bw="0" op_0_bw="0">
<![CDATA[
branch1444:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.01764

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1712" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="2295" bw="14" op_0_bw="5">
<![CDATA[
branch1443:1  %input_15_V_load_18 = load i14* %input_15_V_addr_18, align 2

]]></Node>
<StgValue><ssdm name="input_15_V_load_18"/></StgValue>
</operation>

<operation id="1713" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="2296" bw="0" op_0_bw="0">
<![CDATA[
branch1443:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.01764

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1714" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="2299" bw="14" op_0_bw="5">
<![CDATA[
branch1442:1  %input_14_V_load_18 = load i14* %input_14_V_addr_18, align 2

]]></Node>
<StgValue><ssdm name="input_14_V_load_18"/></StgValue>
</operation>

<operation id="1715" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="2300" bw="0" op_0_bw="0">
<![CDATA[
branch1442:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.01764

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1716" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="2303" bw="14" op_0_bw="5">
<![CDATA[
branch1441:1  %input_13_V_load_18 = load i14* %input_13_V_addr_18, align 2

]]></Node>
<StgValue><ssdm name="input_13_V_load_18"/></StgValue>
</operation>

<operation id="1717" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="2304" bw="0" op_0_bw="0">
<![CDATA[
branch1441:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.01764

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1718" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="2307" bw="14" op_0_bw="5">
<![CDATA[
branch1440:1  %input_12_V_load_18 = load i14* %input_12_V_addr201, align 2

]]></Node>
<StgValue><ssdm name="input_12_V_load_18"/></StgValue>
</operation>

<operation id="1719" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="2308" bw="0" op_0_bw="0">
<![CDATA[
branch1440:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.01764

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1720" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="2311" bw="14" op_0_bw="5">
<![CDATA[
branch1439:1  %input_11_V_load_18 = load i14* %input_11_V_addr_18, align 2

]]></Node>
<StgValue><ssdm name="input_11_V_load_18"/></StgValue>
</operation>

<operation id="1721" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="2312" bw="0" op_0_bw="0">
<![CDATA[
branch1439:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.01764

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1722" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="2315" bw="14" op_0_bw="5">
<![CDATA[
branch1438:1  %input_10_V_load_18 = load i14* %input_10_V_addr_18, align 2

]]></Node>
<StgValue><ssdm name="input_10_V_load_18"/></StgValue>
</operation>

<operation id="1723" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="2316" bw="0" op_0_bw="0">
<![CDATA[
branch1438:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.01764

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1724" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="2319" bw="14" op_0_bw="5">
<![CDATA[
branch1437:1  %input_9_V_load_18 = load i14* %input_9_V_addr_18, align 2

]]></Node>
<StgValue><ssdm name="input_9_V_load_18"/></StgValue>
</operation>

<operation id="1725" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="2320" bw="0" op_0_bw="0">
<![CDATA[
branch1437:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.01764

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1726" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="2323" bw="14" op_0_bw="5">
<![CDATA[
branch1436:1  %input_8_V_load_18 = load i14* %input_8_V_addr_18, align 2

]]></Node>
<StgValue><ssdm name="input_8_V_load_18"/></StgValue>
</operation>

<operation id="1727" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="2324" bw="0" op_0_bw="0">
<![CDATA[
branch1436:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.01764

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1728" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2327" bw="14" op_0_bw="5">
<![CDATA[
branch1435:1  %input_7_V_load_18 = load i14* %input_7_V_addr111, align 2

]]></Node>
<StgValue><ssdm name="input_7_V_load_18"/></StgValue>
</operation>

<operation id="1729" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2328" bw="0" op_0_bw="0">
<![CDATA[
branch1435:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.01764

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1730" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2331" bw="14" op_0_bw="5">
<![CDATA[
branch1434:1  %input_6_V_load_18 = load i14* %input_6_V_addr93, align 2

]]></Node>
<StgValue><ssdm name="input_6_V_load_18"/></StgValue>
</operation>

<operation id="1731" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2332" bw="0" op_0_bw="0">
<![CDATA[
branch1434:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.01764

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1732" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2335" bw="14" op_0_bw="5">
<![CDATA[
branch1433:1  %input_5_V_load_26 = load i14* %input_5_V_addr75, align 2

]]></Node>
<StgValue><ssdm name="input_5_V_load_26"/></StgValue>
</operation>

<operation id="1733" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2336" bw="0" op_0_bw="0">
<![CDATA[
branch1433:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.01764

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1734" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2339" bw="14" op_0_bw="5">
<![CDATA[
branch1432:1  %input_4_V_load_26 = load i14* %input_4_V_addr57, align 2

]]></Node>
<StgValue><ssdm name="input_4_V_load_26"/></StgValue>
</operation>

<operation id="1735" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2340" bw="0" op_0_bw="0">
<![CDATA[
branch1432:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.01764

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1736" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2343" bw="14" op_0_bw="5">
<![CDATA[
branch1431:1  %input_3_V_load_26 = load i14* %input_3_V_addr39, align 2

]]></Node>
<StgValue><ssdm name="input_3_V_load_26"/></StgValue>
</operation>

<operation id="1737" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2344" bw="0" op_0_bw="0">
<![CDATA[
branch1431:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.01764

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1738" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2347" bw="14" op_0_bw="5">
<![CDATA[
branch1430:1  %input_2_V_load_26 = load i14* %input_2_V_addr21, align 2

]]></Node>
<StgValue><ssdm name="input_2_V_load_26"/></StgValue>
</operation>

<operation id="1739" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2348" bw="0" op_0_bw="0">
<![CDATA[
branch1430:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.01764

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1740" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2351" bw="14" op_0_bw="5">
<![CDATA[
branch1429:1  %input_1_V_load_20 = load i14* %input_1_V_addr_18, align 2

]]></Node>
<StgValue><ssdm name="input_1_V_load_20"/></StgValue>
</operation>

<operation id="1741" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2352" bw="0" op_0_bw="0">
<![CDATA[
branch1429:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.01764

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1742" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2355" bw="14" op_0_bw="5">
<![CDATA[
branch1428:1  %input_0_V_load_14 = load i14* %input_0_V_addr_14, align 2

]]></Node>
<StgValue><ssdm name="input_0_V_load_14"/></StgValue>
</operation>

<operation id="1743" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2356" bw="0" op_0_bw="0">
<![CDATA[
branch1428:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.01764

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1744" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2359" bw="14" op_0_bw="5">
<![CDATA[
branch1453:1  %input_25_V_load_18 = load i14* %input_25_V_addr_18, align 2

]]></Node>
<StgValue><ssdm name="input_25_V_load_18"/></StgValue>
</operation>

<operation id="1745" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2360" bw="0" op_0_bw="0">
<![CDATA[
branch1453:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.01764

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1746" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2362" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0" op_4_bw="14" op_5_bw="0" op_6_bw="14" op_7_bw="0" op_8_bw="14" op_9_bw="0" op_10_bw="14" op_11_bw="0" op_12_bw="14" op_13_bw="0" op_14_bw="14" op_15_bw="0" op_16_bw="14" op_17_bw="0" op_18_bw="14" op_19_bw="0" op_20_bw="14" op_21_bw="0" op_22_bw="14" op_23_bw="0" op_24_bw="14" op_25_bw="0" op_26_bw="14" op_27_bw="0" op_28_bw="14" op_29_bw="0" op_30_bw="14" op_31_bw="0" op_32_bw="14" op_33_bw="0" op_34_bw="14" op_35_bw="0" op_36_bw="14" op_37_bw="0" op_38_bw="14" op_39_bw="0" op_40_bw="14" op_41_bw="0" op_42_bw="14" op_43_bw="0" op_44_bw="14" op_45_bw="0" op_46_bw="14" op_47_bw="0" op_48_bw="14" op_49_bw="0" op_50_bw="14" op_51_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.01764:0  %phi_ln1117_18 = phi i14 [ %input_0_V_load_14, %branch1428 ], [ %input_1_V_load_20, %branch1429 ], [ %input_2_V_load_26, %branch1430 ], [ %input_3_V_load_26, %branch1431 ], [ %input_4_V_load_26, %branch1432 ], [ %input_5_V_load_26, %branch1433 ], [ %input_6_V_load_18, %branch1434 ], [ %input_7_V_load_18, %branch1435 ], [ %input_8_V_load_18, %branch1436 ], [ %input_9_V_load_18, %branch1437 ], [ %input_10_V_load_18, %branch1438 ], [ %input_11_V_load_18, %branch1439 ], [ %input_12_V_load_18, %branch1440 ], [ %input_13_V_load_18, %branch1441 ], [ %input_14_V_load_18, %branch1442 ], [ %input_15_V_load_18, %branch1443 ], [ %input_16_V_load_18, %branch1444 ], [ %input_17_V_load_18, %branch1445 ], [ %input_18_V_load_18, %branch1446 ], [ %input_19_V_load_18, %branch1447 ], [ %input_20_V_load_18, %branch1448 ], [ %input_21_V_load_18, %branch1449 ], [ %input_22_V_load_18, %branch1450 ], [ %input_23_V_load_18, %branch1451 ], [ %input_24_V_load_18, %branch1452 ], [ %input_25_V_load_18, %branch1453 ]

]]></Node>
<StgValue><ssdm name="phi_ln1117_18"/></StgValue>
</operation>

<operation id="1747" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2363" bw="20" op_0_bw="20" op_1_bw="14" op_2_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.01764:1  %shl_ln1118_5 = call i20 @_ssdm_op_BitConcatenate.i20.i14.i6(i14 %phi_ln1117_18, i6 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_5"/></StgValue>
</operation>

<operation id="1748" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2364" bw="21" op_0_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.01764:2  %sext_ln1118_81 = sext i20 %shl_ln1118_5 to i21

]]></Node>
<StgValue><ssdm name="sext_ln1118_81"/></StgValue>
</operation>

<operation id="1749" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2365" bw="18" op_0_bw="18" op_1_bw="14" op_2_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.01764:3  %shl_ln1118_6 = call i18 @_ssdm_op_BitConcatenate.i18.i14.i4(i14 %phi_ln1117_18, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_6"/></StgValue>
</operation>

<operation id="1750" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2366" bw="21" op_0_bw="18">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.01764:4  %sext_ln1118_82 = sext i18 %shl_ln1118_6 to i21

]]></Node>
<StgValue><ssdm name="sext_ln1118_82"/></StgValue>
</operation>

<operation id="1751" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2367" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.01764:5  %sub_ln1118_4 = sub i21 %sext_ln1118_81, %sext_ln1118_82

]]></Node>
<StgValue><ssdm name="sub_ln1118_4"/></StgValue>
</operation>

<operation id="1752" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2368" bw="13" op_0_bw="13" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.01764:6  %trunc_ln708_2 = call i13 @_ssdm_op_PartSelect.i13.i21.i32.i32(i21 %sub_ln1118_4, i32 8, i32 20)

]]></Node>
<StgValue><ssdm name="trunc_ln708_2"/></StgValue>
</operation>

<operation id="1753" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2369" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0" op_36_bw="5" op_37_bw="0" op_38_bw="5" op_39_bw="0" op_40_bw="5" op_41_bw="0" op_42_bw="5" op_43_bw="0" op_44_bw="5" op_45_bw="0" op_46_bw="5" op_47_bw="0" op_48_bw="5" op_49_bw="0" op_50_bw="5" op_51_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.01764:7  switch i5 %select_ln32, label %branch1286 [
    i5 0, label %branch1261
    i5 1, label %branch1262
    i5 2, label %branch1263
    i5 3, label %branch1264
    i5 4, label %branch1265
    i5 5, label %branch1266
    i5 6, label %branch1267
    i5 7, label %branch1268
    i5 8, label %branch1269
    i5 9, label %branch1270
    i5 10, label %branch1271
    i5 11, label %branch1272
    i5 12, label %branch1273
    i5 13, label %branch1274
    i5 14, label %branch1275
    i5 15, label %branch1276
    i5 -16, label %branch1277
    i5 -15, label %branch1278
    i5 -14, label %branch1279
    i5 -13, label %branch1280
    i5 -12, label %branch1281
    i5 -11, label %branch1282
    i5 -10, label %branch1283
    i5 -9, label %branch1284
    i5 -8, label %branch1285
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="1754" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2372" bw="14" op_0_bw="5">
<![CDATA[
branch1285:1  %input_25_V_load_19 = load i14* %input_25_V_addr_19, align 2

]]></Node>
<StgValue><ssdm name="input_25_V_load_19"/></StgValue>
</operation>

<operation id="1755" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2373" bw="0" op_0_bw="0">
<![CDATA[
branch1285:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.01561

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1756" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="2376" bw="14" op_0_bw="5">
<![CDATA[
branch1284:1  %input_24_V_load_19 = load i14* %input_24_V_addr_18, align 2

]]></Node>
<StgValue><ssdm name="input_24_V_load_19"/></StgValue>
</operation>

<operation id="1757" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="2377" bw="0" op_0_bw="0">
<![CDATA[
branch1284:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.01561

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1758" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="2380" bw="14" op_0_bw="5">
<![CDATA[
branch1283:1  %input_23_V_load_19 = load i14* %input_23_V_addr405, align 2

]]></Node>
<StgValue><ssdm name="input_23_V_load_19"/></StgValue>
</operation>

<operation id="1759" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="2381" bw="0" op_0_bw="0">
<![CDATA[
branch1283:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.01561

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1760" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="2384" bw="14" op_0_bw="5">
<![CDATA[
branch1282:1  %input_22_V_load_19 = load i14* %input_22_V_addr_19, align 2

]]></Node>
<StgValue><ssdm name="input_22_V_load_19"/></StgValue>
</operation>

<operation id="1761" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="2385" bw="0" op_0_bw="0">
<![CDATA[
branch1282:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.01561

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1762" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="2388" bw="14" op_0_bw="5">
<![CDATA[
branch1281:1  %input_21_V_load_19 = load i14* %input_21_V_addr_19, align 2

]]></Node>
<StgValue><ssdm name="input_21_V_load_19"/></StgValue>
</operation>

<operation id="1763" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="2389" bw="0" op_0_bw="0">
<![CDATA[
branch1281:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.01561

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1764" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="2392" bw="14" op_0_bw="5">
<![CDATA[
branch1280:1  %input_20_V_load_19 = load i14* %input_20_V_addr_19, align 2

]]></Node>
<StgValue><ssdm name="input_20_V_load_19"/></StgValue>
</operation>

<operation id="1765" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="2393" bw="0" op_0_bw="0">
<![CDATA[
branch1280:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.01561

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1766" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="2396" bw="14" op_0_bw="5">
<![CDATA[
branch1279:1  %input_19_V_load_19 = load i14* %input_19_V_addr_19, align 2

]]></Node>
<StgValue><ssdm name="input_19_V_load_19"/></StgValue>
</operation>

<operation id="1767" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="2397" bw="0" op_0_bw="0">
<![CDATA[
branch1279:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.01561

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1768" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="2400" bw="14" op_0_bw="5">
<![CDATA[
branch1278:1  %input_18_V_load_19 = load i14* %input_18_V_addr315, align 2

]]></Node>
<StgValue><ssdm name="input_18_V_load_19"/></StgValue>
</operation>

<operation id="1769" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="2401" bw="0" op_0_bw="0">
<![CDATA[
branch1278:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.01561

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1770" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="2404" bw="14" op_0_bw="5">
<![CDATA[
branch1277:1  %input_17_V_load_19 = load i14* %input_17_V_addr_17, align 2

]]></Node>
<StgValue><ssdm name="input_17_V_load_19"/></StgValue>
</operation>

<operation id="1771" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="2405" bw="0" op_0_bw="0">
<![CDATA[
branch1277:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.01561

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1772" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="2408" bw="14" op_0_bw="5">
<![CDATA[
branch1276:1  %input_16_V_load_19 = load i14* %input_16_V_addr_19, align 2

]]></Node>
<StgValue><ssdm name="input_16_V_load_19"/></StgValue>
</operation>

<operation id="1773" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="2409" bw="0" op_0_bw="0">
<![CDATA[
branch1276:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.01561

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1774" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="2412" bw="14" op_0_bw="5">
<![CDATA[
branch1275:1  %input_15_V_load_19 = load i14* %input_15_V_addr_19, align 2

]]></Node>
<StgValue><ssdm name="input_15_V_load_19"/></StgValue>
</operation>

<operation id="1775" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="2413" bw="0" op_0_bw="0">
<![CDATA[
branch1275:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.01561

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1776" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="2416" bw="14" op_0_bw="5">
<![CDATA[
branch1274:1  %input_14_V_load_19 = load i14* %input_14_V_addr_19, align 2

]]></Node>
<StgValue><ssdm name="input_14_V_load_19"/></StgValue>
</operation>

<operation id="1777" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="2417" bw="0" op_0_bw="0">
<![CDATA[
branch1274:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.01561

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1778" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="2420" bw="14" op_0_bw="5">
<![CDATA[
branch1273:1  %input_13_V_load_19 = load i14* %input_13_V_addr_19, align 2

]]></Node>
<StgValue><ssdm name="input_13_V_load_19"/></StgValue>
</operation>

<operation id="1779" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="2421" bw="0" op_0_bw="0">
<![CDATA[
branch1273:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.01561

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1780" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="2424" bw="14" op_0_bw="5">
<![CDATA[
branch1272:1  %input_12_V_load_19 = load i14* %input_12_V_addr207, align 2

]]></Node>
<StgValue><ssdm name="input_12_V_load_19"/></StgValue>
</operation>

<operation id="1781" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="2425" bw="0" op_0_bw="0">
<![CDATA[
branch1272:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.01561

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1782" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="2428" bw="14" op_0_bw="5">
<![CDATA[
branch1271:1  %input_11_V_load_19 = load i14* %input_11_V_addr_19, align 2

]]></Node>
<StgValue><ssdm name="input_11_V_load_19"/></StgValue>
</operation>

<operation id="1783" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="2429" bw="0" op_0_bw="0">
<![CDATA[
branch1271:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.01561

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1784" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="2432" bw="14" op_0_bw="5">
<![CDATA[
branch1270:1  %input_10_V_load_19 = load i14* %input_10_V_addr_19, align 2

]]></Node>
<StgValue><ssdm name="input_10_V_load_19"/></StgValue>
</operation>

<operation id="1785" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="2433" bw="0" op_0_bw="0">
<![CDATA[
branch1270:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.01561

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1786" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="2436" bw="14" op_0_bw="5">
<![CDATA[
branch1269:1  %input_9_V_load_19 = load i14* %input_9_V_addr_19, align 2

]]></Node>
<StgValue><ssdm name="input_9_V_load_19"/></StgValue>
</operation>

<operation id="1787" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="2437" bw="0" op_0_bw="0">
<![CDATA[
branch1269:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.01561

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1788" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2440" bw="14" op_0_bw="5">
<![CDATA[
branch1268:1  %input_8_V_load_19 = load i14* %input_8_V_addr_19, align 2

]]></Node>
<StgValue><ssdm name="input_8_V_load_19"/></StgValue>
</operation>

<operation id="1789" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2441" bw="0" op_0_bw="0">
<![CDATA[
branch1268:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.01561

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1790" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2444" bw="14" op_0_bw="5">
<![CDATA[
branch1267:1  %input_7_V_load_19 = load i14* %input_7_V_addr117, align 2

]]></Node>
<StgValue><ssdm name="input_7_V_load_19"/></StgValue>
</operation>

<operation id="1791" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2445" bw="0" op_0_bw="0">
<![CDATA[
branch1267:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.01561

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1792" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2448" bw="14" op_0_bw="5">
<![CDATA[
branch1266:1  %input_6_V_load_19 = load i14* %input_6_V_addr99, align 2

]]></Node>
<StgValue><ssdm name="input_6_V_load_19"/></StgValue>
</operation>

<operation id="1793" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2449" bw="0" op_0_bw="0">
<![CDATA[
branch1266:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.01561

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1794" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2452" bw="14" op_0_bw="5">
<![CDATA[
branch1265:1  %input_5_V_load_27 = load i14* %input_5_V_addr81, align 2

]]></Node>
<StgValue><ssdm name="input_5_V_load_27"/></StgValue>
</operation>

<operation id="1795" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2453" bw="0" op_0_bw="0">
<![CDATA[
branch1265:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.01561

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1796" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2456" bw="14" op_0_bw="5">
<![CDATA[
branch1264:1  %input_4_V_load_27 = load i14* %input_4_V_addr63, align 2

]]></Node>
<StgValue><ssdm name="input_4_V_load_27"/></StgValue>
</operation>

<operation id="1797" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2457" bw="0" op_0_bw="0">
<![CDATA[
branch1264:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.01561

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1798" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2460" bw="14" op_0_bw="5">
<![CDATA[
branch1263:1  %input_3_V_load_27 = load i14* %input_3_V_addr45, align 2

]]></Node>
<StgValue><ssdm name="input_3_V_load_27"/></StgValue>
</operation>

<operation id="1799" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2461" bw="0" op_0_bw="0">
<![CDATA[
branch1263:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.01561

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1800" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2464" bw="14" op_0_bw="5">
<![CDATA[
branch1262:1  %input_2_V_load_27 = load i14* %input_2_V_addr27, align 2

]]></Node>
<StgValue><ssdm name="input_2_V_load_27"/></StgValue>
</operation>

<operation id="1801" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2465" bw="0" op_0_bw="0">
<![CDATA[
branch1262:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.01561

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1802" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2468" bw="14" op_0_bw="5">
<![CDATA[
branch1261:1  %input_1_V_load_21 = load i14* %input_1_V_addr15, align 2

]]></Node>
<StgValue><ssdm name="input_1_V_load_21"/></StgValue>
</operation>

<operation id="1803" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2469" bw="0" op_0_bw="0">
<![CDATA[
branch1261:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.01561

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1804" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2472" bw="14" op_0_bw="5">
<![CDATA[
branch1286:1  %input_26_V_load_12 = load i14* %input_26_V_addr_12, align 2

]]></Node>
<StgValue><ssdm name="input_26_V_load_12"/></StgValue>
</operation>

<operation id="1805" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2473" bw="0" op_0_bw="0">
<![CDATA[
branch1286:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.01561

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1806" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2475" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0" op_4_bw="14" op_5_bw="0" op_6_bw="14" op_7_bw="0" op_8_bw="14" op_9_bw="0" op_10_bw="14" op_11_bw="0" op_12_bw="14" op_13_bw="0" op_14_bw="14" op_15_bw="0" op_16_bw="14" op_17_bw="0" op_18_bw="14" op_19_bw="0" op_20_bw="14" op_21_bw="0" op_22_bw="14" op_23_bw="0" op_24_bw="14" op_25_bw="0" op_26_bw="14" op_27_bw="0" op_28_bw="14" op_29_bw="0" op_30_bw="14" op_31_bw="0" op_32_bw="14" op_33_bw="0" op_34_bw="14" op_35_bw="0" op_36_bw="14" op_37_bw="0" op_38_bw="14" op_39_bw="0" op_40_bw="14" op_41_bw="0" op_42_bw="14" op_43_bw="0" op_44_bw="14" op_45_bw="0" op_46_bw="14" op_47_bw="0" op_48_bw="14" op_49_bw="0" op_50_bw="14" op_51_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.01561:0  %phi_ln1117_19 = phi i14 [ %input_1_V_load_21, %branch1261 ], [ %input_2_V_load_27, %branch1262 ], [ %input_3_V_load_27, %branch1263 ], [ %input_4_V_load_27, %branch1264 ], [ %input_5_V_load_27, %branch1265 ], [ %input_6_V_load_19, %branch1266 ], [ %input_7_V_load_19, %branch1267 ], [ %input_8_V_load_19, %branch1268 ], [ %input_9_V_load_19, %branch1269 ], [ %input_10_V_load_19, %branch1270 ], [ %input_11_V_load_19, %branch1271 ], [ %input_12_V_load_19, %branch1272 ], [ %input_13_V_load_19, %branch1273 ], [ %input_14_V_load_19, %branch1274 ], [ %input_15_V_load_19, %branch1275 ], [ %input_16_V_load_19, %branch1276 ], [ %input_17_V_load_19, %branch1277 ], [ %input_18_V_load_19, %branch1278 ], [ %input_19_V_load_19, %branch1279 ], [ %input_20_V_load_19, %branch1280 ], [ %input_21_V_load_19, %branch1281 ], [ %input_22_V_load_19, %branch1282 ], [ %input_23_V_load_19, %branch1283 ], [ %input_24_V_load_19, %branch1284 ], [ %input_25_V_load_19, %branch1285 ], [ %input_26_V_load_12, %branch1286 ]

]]></Node>
<StgValue><ssdm name="phi_ln1117_19"/></StgValue>
</operation>

<operation id="1807" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2476" bw="18" op_0_bw="18" op_1_bw="14" op_2_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.01561:1  %shl_ln1118_7 = call i18 @_ssdm_op_BitConcatenate.i18.i14.i4(i14 %phi_ln1117_19, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_7"/></StgValue>
</operation>

<operation id="1808" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2477" bw="19" op_0_bw="18">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.01561:2  %sext_ln1118_83 = sext i18 %shl_ln1118_7 to i19

]]></Node>
<StgValue><ssdm name="sext_ln1118_83"/></StgValue>
</operation>

<operation id="1809" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2478" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.01561:3  %sub_ln1118_5 = sub i19 0, %sext_ln1118_83

]]></Node>
<StgValue><ssdm name="sub_ln1118_5"/></StgValue>
</operation>

<operation id="1810" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2479" bw="16" op_0_bw="16" op_1_bw="14" op_2_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.01561:4  %shl_ln1118_8 = call i16 @_ssdm_op_BitConcatenate.i16.i14.i2(i14 %phi_ln1117_19, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_8"/></StgValue>
</operation>

<operation id="1811" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2480" bw="19" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.01561:5  %sext_ln1118_84 = sext i16 %shl_ln1118_8 to i19

]]></Node>
<StgValue><ssdm name="sext_ln1118_84"/></StgValue>
</operation>

<operation id="1812" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2481" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.01561:6  %sub_ln1118_6 = sub i19 %sub_ln1118_5, %sext_ln1118_84

]]></Node>
<StgValue><ssdm name="sub_ln1118_6"/></StgValue>
</operation>

<operation id="1813" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2482" bw="28" op_0_bw="19">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.01561:7  %sext_ln1118_85 = sext i19 %sub_ln1118_6 to i28

]]></Node>
<StgValue><ssdm name="sext_ln1118_85"/></StgValue>
</operation>

<operation id="1814" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2483" bw="21" op_0_bw="21" op_1_bw="13" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.01561:8  %tmp_169 = call i21 @_ssdm_op_BitConcatenate.i21.i13.i8(i13 %trunc_ln708_2, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_169"/></StgValue>
</operation>

<operation id="1815" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2484" bw="22" op_0_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.01561:9  %sext_ln728_1 = sext i21 %tmp_169 to i22

]]></Node>
<StgValue><ssdm name="sext_ln728_1"/></StgValue>
</operation>

<operation id="1816" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2485" bw="29" op_0_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.01561:10  %zext_ln728_7 = zext i22 %sext_ln728_1 to i29

]]></Node>
<StgValue><ssdm name="zext_ln728_7"/></StgValue>
</operation>

<operation id="1817" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2486" bw="29" op_0_bw="28">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.01561:11  %zext_ln703_63 = zext i28 %sext_ln1118_85 to i29

]]></Node>
<StgValue><ssdm name="zext_ln703_63"/></StgValue>
</operation>

<operation id="1818" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2487" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.01561:12  %add_ln1192_117 = add nsw i29 %zext_ln728_7, %zext_ln703_63

]]></Node>
<StgValue><ssdm name="add_ln1192_117"/></StgValue>
</operation>

<operation id="1819" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2488" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0" op_36_bw="5" op_37_bw="0" op_38_bw="5" op_39_bw="0" op_40_bw="5" op_41_bw="0" op_42_bw="5" op_43_bw="0" op_44_bw="5" op_45_bw="0" op_46_bw="5" op_47_bw="0" op_48_bw="5" op_49_bw="0" op_50_bw="5" op_51_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.01561:13  switch i5 %select_ln32, label %branch1119 [
    i5 0, label %branch1094
    i5 1, label %branch1095
    i5 2, label %branch1096
    i5 3, label %branch1097
    i5 4, label %branch1098
    i5 5, label %branch1099
    i5 6, label %branch1100
    i5 7, label %branch1101
    i5 8, label %branch1102
    i5 9, label %branch1103
    i5 10, label %branch1104
    i5 11, label %branch1105
    i5 12, label %branch1106
    i5 13, label %branch1107
    i5 14, label %branch1108
    i5 15, label %branch1109
    i5 -16, label %branch1110
    i5 -15, label %branch1111
    i5 -14, label %branch1112
    i5 -13, label %branch1113
    i5 -12, label %branch1114
    i5 -11, label %branch1115
    i5 -10, label %branch1116
    i5 -9, label %branch1117
    i5 -8, label %branch1118
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="1820" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2594" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0" op_4_bw="14" op_5_bw="0" op_6_bw="14" op_7_bw="0" op_8_bw="14" op_9_bw="0" op_10_bw="14" op_11_bw="0" op_12_bw="14" op_13_bw="0" op_14_bw="14" op_15_bw="0" op_16_bw="14" op_17_bw="0" op_18_bw="14" op_19_bw="0" op_20_bw="14" op_21_bw="0" op_22_bw="14" op_23_bw="0" op_24_bw="14" op_25_bw="0" op_26_bw="14" op_27_bw="0" op_28_bw="14" op_29_bw="0" op_30_bw="14" op_31_bw="0" op_32_bw="14" op_33_bw="0" op_34_bw="14" op_35_bw="0" op_36_bw="14" op_37_bw="0" op_38_bw="14" op_39_bw="0" op_40_bw="14" op_41_bw="0" op_42_bw="14" op_43_bw="0" op_44_bw="14" op_45_bw="0" op_46_bw="14" op_47_bw="0" op_48_bw="14" op_49_bw="0" op_50_bw="14" op_51_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.01358:0  %phi_ln1117_20 = phi i14 [ %input_2_V_load_28, %branch1094 ], [ %input_3_V_load_28, %branch1095 ], [ %input_4_V_load_28, %branch1096 ], [ %input_5_V_load_28, %branch1097 ], [ %input_6_V_load_20, %branch1098 ], [ %input_7_V_load_20, %branch1099 ], [ %input_8_V_load_20, %branch1100 ], [ %input_9_V_load_20, %branch1101 ], [ %input_10_V_load_20, %branch1102 ], [ %input_11_V_load_20, %branch1103 ], [ %input_12_V_load_20, %branch1104 ], [ %input_13_V_load_20, %branch1105 ], [ %input_14_V_load_20, %branch1106 ], [ %input_15_V_load_20, %branch1107 ], [ %input_16_V_load_20, %branch1108 ], [ %input_17_V_load_20, %branch1109 ], [ %input_18_V_load_20, %branch1110 ], [ %input_19_V_load_20, %branch1111 ], [ %input_20_V_load_20, %branch1112 ], [ %input_21_V_load_20, %branch1113 ], [ %input_22_V_load_20, %branch1114 ], [ %input_23_V_load_20, %branch1115 ], [ %input_24_V_load_20, %branch1116 ], [ %input_25_V_load_20, %branch1117 ], [ %input_26_V_load_13, %branch1118 ], [ %input_27_V_load_6, %branch1119 ]

]]></Node>
<StgValue><ssdm name="phi_ln1117_20"/></StgValue>
</operation>

<operation id="1821" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2595" bw="23" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.01358:1  %sext_ln1118_86 = sext i14 %phi_ln1117_20 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1118_86"/></StgValue>
</operation>

<operation id="1822" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2596" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.01358:2  %mul_ln1118_66 = mul i23 %sext_ln1118_86, 138

]]></Node>
<StgValue><ssdm name="mul_ln1118_66"/></StgValue>
</operation>

<operation id="1823" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2597" bw="14" op_0_bw="14" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.01358:3  %tmp_170 = call i14 @_ssdm_op_PartSelect.i14.i29.i32.i32(i29 %add_ln1192_117, i32 8, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_170"/></StgValue>
</operation>

<operation id="1824" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2598" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.01358:4  %shl_ln728_114 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_170, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_114"/></StgValue>
</operation>

<operation id="1825" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2599" bw="24" op_0_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.01358:5  %zext_ln703_64 = zext i22 %shl_ln728_114 to i24

]]></Node>
<StgValue><ssdm name="zext_ln703_64"/></StgValue>
</operation>

<operation id="1826" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2600" bw="24" op_0_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.01358:6  %zext_ln1192_54 = zext i23 %mul_ln1118_66 to i24

]]></Node>
<StgValue><ssdm name="zext_ln1192_54"/></StgValue>
</operation>

<operation id="1827" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2601" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.01358:7  %add_ln1192_118 = add i24 %zext_ln703_64, %zext_ln1192_54

]]></Node>
<StgValue><ssdm name="add_ln1192_118"/></StgValue>
</operation>

<operation id="1828" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2602" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0" op_36_bw="5" op_37_bw="0" op_38_bw="5" op_39_bw="0" op_40_bw="5" op_41_bw="0" op_42_bw="5" op_43_bw="0" op_44_bw="5" op_45_bw="0" op_46_bw="5" op_47_bw="0" op_48_bw="5" op_49_bw="0" op_50_bw="5" op_51_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.01358:8  switch i5 %select_ln32, label %branch949 [
    i5 0, label %branch924
    i5 1, label %branch925
    i5 2, label %branch926
    i5 3, label %branch927
    i5 4, label %branch928
    i5 5, label %branch929
    i5 6, label %branch930
    i5 7, label %branch931
    i5 8, label %branch932
    i5 9, label %branch933
    i5 10, label %branch934
    i5 11, label %branch935
    i5 12, label %branch936
    i5 13, label %branch937
    i5 14, label %branch938
    i5 15, label %branch939
    i5 -16, label %branch940
    i5 -15, label %branch941
    i5 -14, label %branch942
    i5 -13, label %branch943
    i5 -12, label %branch944
    i5 -11, label %branch945
    i5 -10, label %branch946
    i5 -9, label %branch947
    i5 -8, label %branch948
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="1829" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2605" bw="14" op_0_bw="5">
<![CDATA[
branch948:1  %input_24_V_load_21 = load i14* %input_24_V_addr_20, align 2

]]></Node>
<StgValue><ssdm name="input_24_V_load_21"/></StgValue>
</operation>

<operation id="1830" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2606" bw="0" op_0_bw="0">
<![CDATA[
branch948:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.01155

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1831" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="2609" bw="14" op_0_bw="5">
<![CDATA[
branch947:1  %input_23_V_load_21 = load i14* %input_23_V_addr_18, align 2

]]></Node>
<StgValue><ssdm name="input_23_V_load_21"/></StgValue>
</operation>

<operation id="1832" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="2610" bw="0" op_0_bw="0">
<![CDATA[
branch947:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.01155

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1833" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="2613" bw="14" op_0_bw="5">
<![CDATA[
branch946:1  %input_22_V_load_21 = load i14* %input_22_V_addr_21, align 2

]]></Node>
<StgValue><ssdm name="input_22_V_load_21"/></StgValue>
</operation>

<operation id="1834" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="2614" bw="0" op_0_bw="0">
<![CDATA[
branch946:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.01155

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1835" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="2617" bw="14" op_0_bw="5">
<![CDATA[
branch945:1  %input_21_V_load_21 = load i14* %input_21_V_addr_21, align 2

]]></Node>
<StgValue><ssdm name="input_21_V_load_21"/></StgValue>
</operation>

<operation id="1836" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="2618" bw="0" op_0_bw="0">
<![CDATA[
branch945:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.01155

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1837" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="2621" bw="14" op_0_bw="5">
<![CDATA[
branch944:1  %input_20_V_load_21 = load i14* %input_20_V_addr_21, align 2

]]></Node>
<StgValue><ssdm name="input_20_V_load_21"/></StgValue>
</operation>

<operation id="1838" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="2622" bw="0" op_0_bw="0">
<![CDATA[
branch944:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.01155

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1839" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="2625" bw="14" op_0_bw="5">
<![CDATA[
branch943:1  %input_19_V_load_21 = load i14* %input_19_V_addr_21, align 2

]]></Node>
<StgValue><ssdm name="input_19_V_load_21"/></StgValue>
</operation>

<operation id="1840" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="2626" bw="0" op_0_bw="0">
<![CDATA[
branch943:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.01155

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1841" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="2629" bw="14" op_0_bw="5">
<![CDATA[
branch942:1  %input_18_V_load_21 = load i14* %input_18_V_addr_18, align 2

]]></Node>
<StgValue><ssdm name="input_18_V_load_21"/></StgValue>
</operation>

<operation id="1842" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="2630" bw="0" op_0_bw="0">
<![CDATA[
branch942:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.01155

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1843" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="2633" bw="14" op_0_bw="5">
<![CDATA[
branch941:1  %input_17_V_load_21 = load i14* %input_17_V_addr_18, align 2

]]></Node>
<StgValue><ssdm name="input_17_V_load_21"/></StgValue>
</operation>

<operation id="1844" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="2634" bw="0" op_0_bw="0">
<![CDATA[
branch941:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.01155

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1845" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="2637" bw="14" op_0_bw="5">
<![CDATA[
branch940:1  %input_16_V_load_21 = load i14* %input_16_V_addr_21, align 2

]]></Node>
<StgValue><ssdm name="input_16_V_load_21"/></StgValue>
</operation>

<operation id="1846" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="2638" bw="0" op_0_bw="0">
<![CDATA[
branch940:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.01155

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1847" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="2641" bw="14" op_0_bw="5">
<![CDATA[
branch939:1  %input_15_V_load_21 = load i14* %input_15_V_addr_21, align 2

]]></Node>
<StgValue><ssdm name="input_15_V_load_21"/></StgValue>
</operation>

<operation id="1848" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="2642" bw="0" op_0_bw="0">
<![CDATA[
branch939:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.01155

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1849" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="2645" bw="14" op_0_bw="5">
<![CDATA[
branch938:1  %input_14_V_load_21 = load i14* %input_14_V_addr_21, align 2

]]></Node>
<StgValue><ssdm name="input_14_V_load_21"/></StgValue>
</operation>

<operation id="1850" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="2646" bw="0" op_0_bw="0">
<![CDATA[
branch938:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.01155

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1851" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="2649" bw="14" op_0_bw="5">
<![CDATA[
branch937:1  %input_13_V_load_21 = load i14* %input_13_V_addr_21, align 2

]]></Node>
<StgValue><ssdm name="input_13_V_load_21"/></StgValue>
</operation>

<operation id="1852" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="2650" bw="0" op_0_bw="0">
<![CDATA[
branch937:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.01155

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1853" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="2653" bw="14" op_0_bw="5">
<![CDATA[
branch936:1  %input_12_V_load_21 = load i14* %input_12_V_addr_17, align 2

]]></Node>
<StgValue><ssdm name="input_12_V_load_21"/></StgValue>
</operation>

<operation id="1854" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="2654" bw="0" op_0_bw="0">
<![CDATA[
branch936:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.01155

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1855" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="2657" bw="14" op_0_bw="5">
<![CDATA[
branch935:1  %input_11_V_load_21 = load i14* %input_11_V_addr_21, align 2

]]></Node>
<StgValue><ssdm name="input_11_V_load_21"/></StgValue>
</operation>

<operation id="1856" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="2658" bw="0" op_0_bw="0">
<![CDATA[
branch935:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.01155

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1857" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="2661" bw="14" op_0_bw="5">
<![CDATA[
branch934:1  %input_10_V_load_21 = load i14* %input_10_V_addr_21, align 2

]]></Node>
<StgValue><ssdm name="input_10_V_load_21"/></StgValue>
</operation>

<operation id="1858" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="2662" bw="0" op_0_bw="0">
<![CDATA[
branch934:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.01155

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1859" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="2665" bw="14" op_0_bw="5">
<![CDATA[
branch933:1  %input_9_V_load_21 = load i14* %input_9_V_addr_21, align 2

]]></Node>
<StgValue><ssdm name="input_9_V_load_21"/></StgValue>
</operation>

<operation id="1860" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="2666" bw="0" op_0_bw="0">
<![CDATA[
branch933:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.01155

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1861" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="2669" bw="14" op_0_bw="5">
<![CDATA[
branch932:1  %input_8_V_load_21 = load i14* %input_8_V_addr_21, align 2

]]></Node>
<StgValue><ssdm name="input_8_V_load_21"/></StgValue>
</operation>

<operation id="1862" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="2670" bw="0" op_0_bw="0">
<![CDATA[
branch932:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.01155

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1863" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2673" bw="14" op_0_bw="5">
<![CDATA[
branch931:1  %input_7_V_load_21 = load i14* %input_7_V_addr_19, align 2

]]></Node>
<StgValue><ssdm name="input_7_V_load_21"/></StgValue>
</operation>

<operation id="1864" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2674" bw="0" op_0_bw="0">
<![CDATA[
branch931:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.01155

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1865" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2677" bw="14" op_0_bw="5">
<![CDATA[
branch930:1  %input_6_V_load_21 = load i14* %input_6_V_addr_15, align 2

]]></Node>
<StgValue><ssdm name="input_6_V_load_21"/></StgValue>
</operation>

<operation id="1866" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2678" bw="0" op_0_bw="0">
<![CDATA[
branch930:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.01155

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1867" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2681" bw="14" op_0_bw="5">
<![CDATA[
branch929:1  %input_5_V_load_29 = load i14* %input_5_V_addr_22, align 2

]]></Node>
<StgValue><ssdm name="input_5_V_load_29"/></StgValue>
</operation>

<operation id="1868" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2682" bw="0" op_0_bw="0">
<![CDATA[
branch929:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.01155

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1869" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2685" bw="14" op_0_bw="5">
<![CDATA[
branch928:1  %input_4_V_load_29 = load i14* %input_4_V_addr_20, align 2

]]></Node>
<StgValue><ssdm name="input_4_V_load_29"/></StgValue>
</operation>

<operation id="1870" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2686" bw="0" op_0_bw="0">
<![CDATA[
branch928:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.01155

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1871" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2689" bw="14" op_0_bw="5">
<![CDATA[
branch927:1  %input_3_V_load_29 = load i14* %input_3_V_addr_22, align 2

]]></Node>
<StgValue><ssdm name="input_3_V_load_29"/></StgValue>
</operation>

<operation id="1872" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2690" bw="0" op_0_bw="0">
<![CDATA[
branch927:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.01155

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1873" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2693" bw="14" op_0_bw="5">
<![CDATA[
branch926:1  %input_2_V_load_29 = load i14* %input_2_V_addr_22, align 2

]]></Node>
<StgValue><ssdm name="input_2_V_load_29"/></StgValue>
</operation>

<operation id="1874" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2694" bw="0" op_0_bw="0">
<![CDATA[
branch926:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.01155

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1875" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2697" bw="14" op_0_bw="5">
<![CDATA[
branch925:1  %input_1_V_load_22 = load i14* %input_1_V_addr_19, align 2

]]></Node>
<StgValue><ssdm name="input_1_V_load_22"/></StgValue>
</operation>

<operation id="1876" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2698" bw="0" op_0_bw="0">
<![CDATA[
branch925:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.01155

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1877" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2701" bw="14" op_0_bw="5">
<![CDATA[
branch924:1  %input_0_V_load_15 = load i14* %input_0_V_addr_15, align 2

]]></Node>
<StgValue><ssdm name="input_0_V_load_15"/></StgValue>
</operation>

<operation id="1878" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2702" bw="0" op_0_bw="0">
<![CDATA[
branch924:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.01155

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1879" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2705" bw="14" op_0_bw="5">
<![CDATA[
branch949:1  %input_25_V_load_21 = load i14* %input_25_V_addr_21, align 2

]]></Node>
<StgValue><ssdm name="input_25_V_load_21"/></StgValue>
</operation>

<operation id="1880" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2706" bw="0" op_0_bw="0">
<![CDATA[
branch949:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.01155

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1881" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2708" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0" op_4_bw="14" op_5_bw="0" op_6_bw="14" op_7_bw="0" op_8_bw="14" op_9_bw="0" op_10_bw="14" op_11_bw="0" op_12_bw="14" op_13_bw="0" op_14_bw="14" op_15_bw="0" op_16_bw="14" op_17_bw="0" op_18_bw="14" op_19_bw="0" op_20_bw="14" op_21_bw="0" op_22_bw="14" op_23_bw="0" op_24_bw="14" op_25_bw="0" op_26_bw="14" op_27_bw="0" op_28_bw="14" op_29_bw="0" op_30_bw="14" op_31_bw="0" op_32_bw="14" op_33_bw="0" op_34_bw="14" op_35_bw="0" op_36_bw="14" op_37_bw="0" op_38_bw="14" op_39_bw="0" op_40_bw="14" op_41_bw="0" op_42_bw="14" op_43_bw="0" op_44_bw="14" op_45_bw="0" op_46_bw="14" op_47_bw="0" op_48_bw="14" op_49_bw="0" op_50_bw="14" op_51_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.01155:0  %phi_ln1117_21 = phi i14 [ %input_0_V_load_15, %branch924 ], [ %input_1_V_load_22, %branch925 ], [ %input_2_V_load_29, %branch926 ], [ %input_3_V_load_29, %branch927 ], [ %input_4_V_load_29, %branch928 ], [ %input_5_V_load_29, %branch929 ], [ %input_6_V_load_21, %branch930 ], [ %input_7_V_load_21, %branch931 ], [ %input_8_V_load_21, %branch932 ], [ %input_9_V_load_21, %branch933 ], [ %input_10_V_load_21, %branch934 ], [ %input_11_V_load_21, %branch935 ], [ %input_12_V_load_21, %branch936 ], [ %input_13_V_load_21, %branch937 ], [ %input_14_V_load_21, %branch938 ], [ %input_15_V_load_21, %branch939 ], [ %input_16_V_load_21, %branch940 ], [ %input_17_V_load_21, %branch941 ], [ %input_18_V_load_21, %branch942 ], [ %input_19_V_load_21, %branch943 ], [ %input_20_V_load_21, %branch944 ], [ %input_21_V_load_21, %branch945 ], [ %input_22_V_load_21, %branch946 ], [ %input_23_V_load_21, %branch947 ], [ %input_24_V_load_21, %branch948 ], [ %input_25_V_load_21, %branch949 ]

]]></Node>
<StgValue><ssdm name="phi_ln1117_21"/></StgValue>
</operation>

<operation id="1882" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2709" bw="22" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.01155:1  %sext_ln1118_87 = sext i14 %phi_ln1117_21 to i22

]]></Node>
<StgValue><ssdm name="sext_ln1118_87"/></StgValue>
</operation>

<operation id="1883" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2710" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.01155:2  %mul_ln1118_67 = mul i22 %sext_ln1118_87, 90

]]></Node>
<StgValue><ssdm name="mul_ln1118_67"/></StgValue>
</operation>

<operation id="1884" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2711" bw="14" op_0_bw="14" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.01155:3  %tmp_171 = call i14 @_ssdm_op_PartSelect.i14.i24.i32.i32(i24 %add_ln1192_118, i32 8, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_171"/></StgValue>
</operation>

<operation id="1885" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2712" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.01155:4  %shl_ln728_115 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_171, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_115"/></StgValue>
</operation>

<operation id="1886" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2713" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.01155:5  %add_ln1192_119 = add i22 %mul_ln1118_67, %shl_ln728_115

]]></Node>
<StgValue><ssdm name="add_ln1192_119"/></StgValue>
</operation>

<operation id="1887" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2714" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0" op_36_bw="5" op_37_bw="0" op_38_bw="5" op_39_bw="0" op_40_bw="5" op_41_bw="0" op_42_bw="5" op_43_bw="0" op_44_bw="5" op_45_bw="0" op_46_bw="5" op_47_bw="0" op_48_bw="5" op_49_bw="0" op_50_bw="5" op_51_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.01155:6  switch i5 %select_ln32, label %branch782 [
    i5 0, label %branch757
    i5 1, label %branch758
    i5 2, label %branch759
    i5 3, label %branch760
    i5 4, label %branch761
    i5 5, label %branch762
    i5 6, label %branch763
    i5 7, label %branch764
    i5 8, label %branch765
    i5 9, label %branch766
    i5 10, label %branch767
    i5 11, label %branch768
    i5 12, label %branch769
    i5 13, label %branch770
    i5 14, label %branch771
    i5 15, label %branch772
    i5 -16, label %branch773
    i5 -15, label %branch774
    i5 -14, label %branch775
    i5 -13, label %branch776
    i5 -12, label %branch777
    i5 -11, label %branch778
    i5 -10, label %branch779
    i5 -9, label %branch780
    i5 -8, label %branch781
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="1888" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2827" bw="14" op_0_bw="14" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0952:7  %tmp_172 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_119, i32 8, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_172"/></StgValue>
</operation>

<operation id="1889" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="3358" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1424:0  %input_24_V_addr418 = getelementptr [28 x i14]* %input_24_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_24_V_addr418"/></StgValue>
</operation>

<operation id="1890" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="3359" bw="14" op_0_bw="5">
<![CDATA[
branch1424:1  %input_24_V_load_27 = load i14* %input_24_V_addr418, align 2

]]></Node>
<StgValue><ssdm name="input_24_V_load_27"/></StgValue>
</operation>

<operation id="1891" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="3362" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1423:0  %input_23_V_addr_24 = getelementptr [28 x i14]* %input_23_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_23_V_addr_24"/></StgValue>
</operation>

<operation id="1892" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="3363" bw="14" op_0_bw="5">
<![CDATA[
branch1423:1  %input_23_V_load_27 = load i14* %input_23_V_addr_24, align 2

]]></Node>
<StgValue><ssdm name="input_23_V_load_27"/></StgValue>
</operation>

<operation id="1893" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="3366" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1422:0  %input_22_V_addr_27 = getelementptr [28 x i14]* %input_22_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_22_V_addr_27"/></StgValue>
</operation>

<operation id="1894" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="3367" bw="14" op_0_bw="5">
<![CDATA[
branch1422:1  %input_22_V_load_27 = load i14* %input_22_V_addr_27, align 2

]]></Node>
<StgValue><ssdm name="input_22_V_load_27"/></StgValue>
</operation>

<operation id="1895" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="3370" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1421:0  %input_21_V_addr_27 = getelementptr [28 x i14]* %input_21_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_21_V_addr_27"/></StgValue>
</operation>

<operation id="1896" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="3371" bw="14" op_0_bw="5">
<![CDATA[
branch1421:1  %input_21_V_load_27 = load i14* %input_21_V_addr_27, align 2

]]></Node>
<StgValue><ssdm name="input_21_V_load_27"/></StgValue>
</operation>

<operation id="1897" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="3374" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1420:0  %input_20_V_addr_27 = getelementptr [28 x i14]* %input_20_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_20_V_addr_27"/></StgValue>
</operation>

<operation id="1898" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="3375" bw="14" op_0_bw="5">
<![CDATA[
branch1420:1  %input_20_V_load_27 = load i14* %input_20_V_addr_27, align 2

]]></Node>
<StgValue><ssdm name="input_20_V_load_27"/></StgValue>
</operation>

<operation id="1899" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="3378" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1419:0  %input_19_V_addr_27 = getelementptr [28 x i14]* %input_19_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_19_V_addr_27"/></StgValue>
</operation>

<operation id="1900" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="3379" bw="14" op_0_bw="5">
<![CDATA[
branch1419:1  %input_19_V_load_27 = load i14* %input_19_V_addr_27, align 2

]]></Node>
<StgValue><ssdm name="input_19_V_load_27"/></StgValue>
</operation>

<operation id="1901" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="3382" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1418:0  %input_18_V_addr310 = getelementptr [28 x i14]* %input_18_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_18_V_addr310"/></StgValue>
</operation>

<operation id="1902" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="3383" bw="14" op_0_bw="5">
<![CDATA[
branch1418:1  %input_18_V_load_27 = load i14* %input_18_V_addr310, align 2

]]></Node>
<StgValue><ssdm name="input_18_V_load_27"/></StgValue>
</operation>

<operation id="1903" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="3386" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1417:0  %input_17_V_addr_24 = getelementptr [28 x i14]* %input_17_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_17_V_addr_24"/></StgValue>
</operation>

<operation id="1904" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="3387" bw="14" op_0_bw="5">
<![CDATA[
branch1417:1  %input_17_V_load_27 = load i14* %input_17_V_addr_24, align 2

]]></Node>
<StgValue><ssdm name="input_17_V_load_27"/></StgValue>
</operation>

<operation id="1905" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="3390" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1416:0  %input_16_V_addr_27 = getelementptr [28 x i14]* %input_16_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_16_V_addr_27"/></StgValue>
</operation>

<operation id="1906" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="3391" bw="14" op_0_bw="5">
<![CDATA[
branch1416:1  %input_16_V_load_27 = load i14* %input_16_V_addr_27, align 2

]]></Node>
<StgValue><ssdm name="input_16_V_load_27"/></StgValue>
</operation>

<operation id="1907" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="3394" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1415:0  %input_15_V_addr_27 = getelementptr [28 x i14]* %input_15_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_15_V_addr_27"/></StgValue>
</operation>

<operation id="1908" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="3395" bw="14" op_0_bw="5">
<![CDATA[
branch1415:1  %input_15_V_load_27 = load i14* %input_15_V_addr_27, align 2

]]></Node>
<StgValue><ssdm name="input_15_V_load_27"/></StgValue>
</operation>

<operation id="1909" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="3398" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1414:0  %input_14_V_addr_27 = getelementptr [28 x i14]* %input_14_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_14_V_addr_27"/></StgValue>
</operation>

<operation id="1910" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="3399" bw="14" op_0_bw="5">
<![CDATA[
branch1414:1  %input_14_V_load_27 = load i14* %input_14_V_addr_27, align 2

]]></Node>
<StgValue><ssdm name="input_14_V_load_27"/></StgValue>
</operation>

<operation id="1911" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="3402" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1413:0  %input_13_V_addr220 = getelementptr [28 x i14]* %input_13_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_13_V_addr220"/></StgValue>
</operation>

<operation id="1912" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="3403" bw="14" op_0_bw="5">
<![CDATA[
branch1413:1  %input_13_V_load_27 = load i14* %input_13_V_addr220, align 2

]]></Node>
<StgValue><ssdm name="input_13_V_load_27"/></StgValue>
</operation>

<operation id="1913" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="3406" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1412:0  %input_12_V_addr202 = getelementptr [28 x i14]* %input_12_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_12_V_addr202"/></StgValue>
</operation>

<operation id="1914" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="3407" bw="14" op_0_bw="5">
<![CDATA[
branch1412:1  %input_12_V_load_27 = load i14* %input_12_V_addr202, align 2

]]></Node>
<StgValue><ssdm name="input_12_V_load_27"/></StgValue>
</operation>

<operation id="1915" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="3410" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1411:0  %input_11_V_addr_27 = getelementptr [28 x i14]* %input_11_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_11_V_addr_27"/></StgValue>
</operation>

<operation id="1916" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="3411" bw="14" op_0_bw="5">
<![CDATA[
branch1411:1  %input_11_V_load_27 = load i14* %input_11_V_addr_27, align 2

]]></Node>
<StgValue><ssdm name="input_11_V_load_27"/></StgValue>
</operation>

<operation id="1917" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="3414" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1410:0  %input_10_V_addr_27 = getelementptr [28 x i14]* %input_10_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_10_V_addr_27"/></StgValue>
</operation>

<operation id="1918" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="3415" bw="14" op_0_bw="5">
<![CDATA[
branch1410:1  %input_10_V_load_27 = load i14* %input_10_V_addr_27, align 2

]]></Node>
<StgValue><ssdm name="input_10_V_load_27"/></StgValue>
</operation>

<operation id="1919" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="3418" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1409:0  %input_9_V_addr_27 = getelementptr [28 x i14]* %input_9_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_9_V_addr_27"/></StgValue>
</operation>

<operation id="1920" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="3419" bw="14" op_0_bw="5">
<![CDATA[
branch1409:1  %input_9_V_load_27 = load i14* %input_9_V_addr_27, align 2

]]></Node>
<StgValue><ssdm name="input_9_V_load_27"/></StgValue>
</operation>

<operation id="1921" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="3422" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1408:0  %input_8_V_addr_27 = getelementptr [28 x i14]* %input_8_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_8_V_addr_27"/></StgValue>
</operation>

<operation id="1922" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="3423" bw="14" op_0_bw="5">
<![CDATA[
branch1408:1  %input_8_V_load_27 = load i14* %input_8_V_addr_27, align 2

]]></Node>
<StgValue><ssdm name="input_8_V_load_27"/></StgValue>
</operation>

<operation id="1923" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3426" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1407:0  %input_7_V_addr112 = getelementptr [28 x i14]* %input_7_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_7_V_addr112"/></StgValue>
</operation>

<operation id="1924" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3427" bw="14" op_0_bw="5">
<![CDATA[
branch1407:1  %input_7_V_load_27 = load i14* %input_7_V_addr112, align 2

]]></Node>
<StgValue><ssdm name="input_7_V_load_27"/></StgValue>
</operation>

<operation id="1925" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3430" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1406:0  %input_6_V_addr94 = getelementptr [28 x i14]* %input_6_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_6_V_addr94"/></StgValue>
</operation>

<operation id="1926" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3431" bw="14" op_0_bw="5">
<![CDATA[
branch1406:1  %input_6_V_load_27 = load i14* %input_6_V_addr94, align 2

]]></Node>
<StgValue><ssdm name="input_6_V_load_27"/></StgValue>
</operation>

<operation id="1927" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3434" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1405:0  %input_5_V_addr76 = getelementptr [28 x i14]* %input_5_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_5_V_addr76"/></StgValue>
</operation>

<operation id="1928" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3435" bw="14" op_0_bw="5">
<![CDATA[
branch1405:1  %input_5_V_load_35 = load i14* %input_5_V_addr76, align 2

]]></Node>
<StgValue><ssdm name="input_5_V_load_35"/></StgValue>
</operation>

<operation id="1929" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3438" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1404:0  %input_4_V_addr58 = getelementptr [28 x i14]* %input_4_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_4_V_addr58"/></StgValue>
</operation>

<operation id="1930" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3439" bw="14" op_0_bw="5">
<![CDATA[
branch1404:1  %input_4_V_load_35 = load i14* %input_4_V_addr58, align 2

]]></Node>
<StgValue><ssdm name="input_4_V_load_35"/></StgValue>
</operation>

<operation id="1931" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3442" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1403:0  %input_3_V_addr_28 = getelementptr [28 x i14]* %input_3_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_3_V_addr_28"/></StgValue>
</operation>

<operation id="1932" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3443" bw="14" op_0_bw="5">
<![CDATA[
branch1403:1  %input_3_V_load_35 = load i14* %input_3_V_addr_28, align 2

]]></Node>
<StgValue><ssdm name="input_3_V_load_35"/></StgValue>
</operation>

<operation id="1933" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3446" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1402:0  %input_2_V_addr22 = getelementptr [28 x i14]* %input_2_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_2_V_addr22"/></StgValue>
</operation>

<operation id="1934" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3447" bw="14" op_0_bw="5">
<![CDATA[
branch1402:1  %input_2_V_load_35 = load i14* %input_2_V_addr22, align 2

]]></Node>
<StgValue><ssdm name="input_2_V_load_35"/></StgValue>
</operation>

<operation id="1935" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3450" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1401:0  %input_1_V_addr_23 = getelementptr [28 x i14]* %input_1_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_1_V_addr_23"/></StgValue>
</operation>

<operation id="1936" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3451" bw="14" op_0_bw="5">
<![CDATA[
branch1401:1  %input_1_V_load_26 = load i14* %input_1_V_addr_23, align 2

]]></Node>
<StgValue><ssdm name="input_1_V_load_26"/></StgValue>
</operation>

<operation id="1937" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3454" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1400:0  %input_0_V_addr_17 = getelementptr [28 x i14]* %input_0_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_0_V_addr_17"/></StgValue>
</operation>

<operation id="1938" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3455" bw="14" op_0_bw="5">
<![CDATA[
branch1400:1  %input_0_V_load_17 = load i14* %input_0_V_addr_17, align 2

]]></Node>
<StgValue><ssdm name="input_0_V_load_17"/></StgValue>
</operation>

<operation id="1939" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="3458" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1425:0  %input_25_V_addr_27 = getelementptr [28 x i14]* %input_25_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_25_V_addr_27"/></StgValue>
</operation>

<operation id="1940" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="3459" bw="14" op_0_bw="5">
<![CDATA[
branch1425:1  %input_25_V_load_27 = load i14* %input_25_V_addr_27, align 2

]]></Node>
<StgValue><ssdm name="input_25_V_load_27"/></StgValue>
</operation>

<operation id="1941" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="3469" bw="14" op_0_bw="5">
<![CDATA[
branch1257:1  %input_25_V_load_28 = load i14* %input_25_V_addr_28, align 2

]]></Node>
<StgValue><ssdm name="input_25_V_load_28"/></StgValue>
</operation>

<operation id="1942" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="3470" bw="0" op_0_bw="0">
<![CDATA[
branch1257:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.01532

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1943" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="3473" bw="14" op_0_bw="5">
<![CDATA[
branch1256:1  %input_24_V_load_28 = load i14* %input_24_V_addr424, align 2

]]></Node>
<StgValue><ssdm name="input_24_V_load_28"/></StgValue>
</operation>

<operation id="1944" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="3474" bw="0" op_0_bw="0">
<![CDATA[
branch1256:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.01532

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1945" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="3477" bw="14" op_0_bw="5">
<![CDATA[
branch1255:1  %input_23_V_load_28 = load i14* %input_23_V_addr406, align 2

]]></Node>
<StgValue><ssdm name="input_23_V_load_28"/></StgValue>
</operation>

<operation id="1946" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="3478" bw="0" op_0_bw="0">
<![CDATA[
branch1255:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.01532

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1947" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="3481" bw="14" op_0_bw="5">
<![CDATA[
branch1254:1  %input_22_V_load_28 = load i14* %input_22_V_addr_28, align 2

]]></Node>
<StgValue><ssdm name="input_22_V_load_28"/></StgValue>
</operation>

<operation id="1948" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="3482" bw="0" op_0_bw="0">
<![CDATA[
branch1254:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.01532

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1949" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="3485" bw="14" op_0_bw="5">
<![CDATA[
branch1253:1  %input_21_V_load_28 = load i14* %input_21_V_addr_28, align 2

]]></Node>
<StgValue><ssdm name="input_21_V_load_28"/></StgValue>
</operation>

<operation id="1950" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="3486" bw="0" op_0_bw="0">
<![CDATA[
branch1253:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.01532

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1951" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="3489" bw="14" op_0_bw="5">
<![CDATA[
branch1252:1  %input_20_V_load_28 = load i14* %input_20_V_addr_28, align 2

]]></Node>
<StgValue><ssdm name="input_20_V_load_28"/></StgValue>
</operation>

<operation id="1952" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="3490" bw="0" op_0_bw="0">
<![CDATA[
branch1252:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.01532

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1953" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="3493" bw="14" op_0_bw="5">
<![CDATA[
branch1251:1  %input_19_V_load_28 = load i14* %input_19_V_addr_28, align 2

]]></Node>
<StgValue><ssdm name="input_19_V_load_28"/></StgValue>
</operation>

<operation id="1954" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="3494" bw="0" op_0_bw="0">
<![CDATA[
branch1251:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.01532

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1955" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="3497" bw="14" op_0_bw="5">
<![CDATA[
branch1250:1  %input_18_V_load_28 = load i14* %input_18_V_addr316, align 2

]]></Node>
<StgValue><ssdm name="input_18_V_load_28"/></StgValue>
</operation>

<operation id="1956" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="3498" bw="0" op_0_bw="0">
<![CDATA[
branch1250:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.01532

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1957" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="3501" bw="14" op_0_bw="5">
<![CDATA[
branch1249:1  %input_17_V_load_28 = load i14* %input_17_V_addr_25, align 2

]]></Node>
<StgValue><ssdm name="input_17_V_load_28"/></StgValue>
</operation>

<operation id="1958" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="3502" bw="0" op_0_bw="0">
<![CDATA[
branch1249:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.01532

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1959" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="3505" bw="14" op_0_bw="5">
<![CDATA[
branch1248:1  %input_16_V_load_28 = load i14* %input_16_V_addr_28, align 2

]]></Node>
<StgValue><ssdm name="input_16_V_load_28"/></StgValue>
</operation>

<operation id="1960" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="3506" bw="0" op_0_bw="0">
<![CDATA[
branch1248:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.01532

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1961" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="3509" bw="14" op_0_bw="5">
<![CDATA[
branch1247:1  %input_15_V_load_28 = load i14* %input_15_V_addr_28, align 2

]]></Node>
<StgValue><ssdm name="input_15_V_load_28"/></StgValue>
</operation>

<operation id="1962" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="3510" bw="0" op_0_bw="0">
<![CDATA[
branch1247:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.01532

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1963" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="3513" bw="14" op_0_bw="5">
<![CDATA[
branch1246:1  %input_14_V_load_28 = load i14* %input_14_V_addr_28, align 2

]]></Node>
<StgValue><ssdm name="input_14_V_load_28"/></StgValue>
</operation>

<operation id="1964" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="3514" bw="0" op_0_bw="0">
<![CDATA[
branch1246:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.01532

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1965" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="3517" bw="14" op_0_bw="5">
<![CDATA[
branch1245:1  %input_13_V_load_28 = load i14* %input_13_V_addr226, align 2

]]></Node>
<StgValue><ssdm name="input_13_V_load_28"/></StgValue>
</operation>

<operation id="1966" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="3518" bw="0" op_0_bw="0">
<![CDATA[
branch1245:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.01532

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1967" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="3521" bw="14" op_0_bw="5">
<![CDATA[
branch1244:1  %input_12_V_load_28 = load i14* %input_12_V_addr208, align 2

]]></Node>
<StgValue><ssdm name="input_12_V_load_28"/></StgValue>
</operation>

<operation id="1968" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="3522" bw="0" op_0_bw="0">
<![CDATA[
branch1244:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.01532

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1969" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="3525" bw="14" op_0_bw="5">
<![CDATA[
branch1243:1  %input_11_V_load_28 = load i14* %input_11_V_addr_28, align 2

]]></Node>
<StgValue><ssdm name="input_11_V_load_28"/></StgValue>
</operation>

<operation id="1970" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="3526" bw="0" op_0_bw="0">
<![CDATA[
branch1243:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.01532

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1971" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="3529" bw="14" op_0_bw="5">
<![CDATA[
branch1242:1  %input_10_V_load_28 = load i14* %input_10_V_addr_28, align 2

]]></Node>
<StgValue><ssdm name="input_10_V_load_28"/></StgValue>
</operation>

<operation id="1972" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="3530" bw="0" op_0_bw="0">
<![CDATA[
branch1242:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.01532

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1973" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="3533" bw="14" op_0_bw="5">
<![CDATA[
branch1241:1  %input_9_V_load_28 = load i14* %input_9_V_addr_28, align 2

]]></Node>
<StgValue><ssdm name="input_9_V_load_28"/></StgValue>
</operation>

<operation id="1974" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="3534" bw="0" op_0_bw="0">
<![CDATA[
branch1241:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.01532

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1975" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3537" bw="14" op_0_bw="5">
<![CDATA[
branch1240:1  %input_8_V_load_28 = load i14* %input_8_V_addr_28, align 2

]]></Node>
<StgValue><ssdm name="input_8_V_load_28"/></StgValue>
</operation>

<operation id="1976" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3538" bw="0" op_0_bw="0">
<![CDATA[
branch1240:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.01532

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1977" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3541" bw="14" op_0_bw="5">
<![CDATA[
branch1239:1  %input_7_V_load_28 = load i14* %input_7_V_addr118, align 2

]]></Node>
<StgValue><ssdm name="input_7_V_load_28"/></StgValue>
</operation>

<operation id="1978" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3542" bw="0" op_0_bw="0">
<![CDATA[
branch1239:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.01532

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1979" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3545" bw="14" op_0_bw="5">
<![CDATA[
branch1238:1  %input_6_V_load_28 = load i14* %input_6_V_addr_21, align 2

]]></Node>
<StgValue><ssdm name="input_6_V_load_28"/></StgValue>
</operation>

<operation id="1980" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3546" bw="0" op_0_bw="0">
<![CDATA[
branch1238:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.01532

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1981" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3549" bw="14" op_0_bw="5">
<![CDATA[
branch1237:1  %input_5_V_load_36 = load i14* %input_5_V_addr82, align 2

]]></Node>
<StgValue><ssdm name="input_5_V_load_36"/></StgValue>
</operation>

<operation id="1982" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3550" bw="0" op_0_bw="0">
<![CDATA[
branch1237:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.01532

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1983" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3553" bw="14" op_0_bw="5">
<![CDATA[
branch1236:1  %input_4_V_load_36 = load i14* %input_4_V_addr64, align 2

]]></Node>
<StgValue><ssdm name="input_4_V_load_36"/></StgValue>
</operation>

<operation id="1984" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3554" bw="0" op_0_bw="0">
<![CDATA[
branch1236:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.01532

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1985" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3557" bw="14" op_0_bw="5">
<![CDATA[
branch1235:1  %input_3_V_load_36 = load i14* %input_3_V_addr46, align 2

]]></Node>
<StgValue><ssdm name="input_3_V_load_36"/></StgValue>
</operation>

<operation id="1986" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3558" bw="0" op_0_bw="0">
<![CDATA[
branch1235:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.01532

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1987" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3561" bw="14" op_0_bw="5">
<![CDATA[
branch1234:1  %input_2_V_load_36 = load i14* %input_2_V_addr28, align 2

]]></Node>
<StgValue><ssdm name="input_2_V_load_36"/></StgValue>
</operation>

<operation id="1988" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3562" bw="0" op_0_bw="0">
<![CDATA[
branch1234:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.01532

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1989" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3565" bw="14" op_0_bw="5">
<![CDATA[
branch1233:1  %input_1_V_load_27 = load i14* %input_1_V_addr16, align 2

]]></Node>
<StgValue><ssdm name="input_1_V_load_27"/></StgValue>
</operation>

<operation id="1990" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3566" bw="0" op_0_bw="0">
<![CDATA[
branch1233:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.01532

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1991" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="3569" bw="14" op_0_bw="5">
<![CDATA[
branch1258:1  %input_26_V_load_18 = load i14* %input_26_V_addr_18, align 2

]]></Node>
<StgValue><ssdm name="input_26_V_load_18"/></StgValue>
</operation>

<operation id="1992" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="3570" bw="0" op_0_bw="0">
<![CDATA[
branch1258:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.01532

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1993" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3572" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0" op_4_bw="14" op_5_bw="0" op_6_bw="14" op_7_bw="0" op_8_bw="14" op_9_bw="0" op_10_bw="14" op_11_bw="0" op_12_bw="14" op_13_bw="0" op_14_bw="14" op_15_bw="0" op_16_bw="14" op_17_bw="0" op_18_bw="14" op_19_bw="0" op_20_bw="14" op_21_bw="0" op_22_bw="14" op_23_bw="0" op_24_bw="14" op_25_bw="0" op_26_bw="14" op_27_bw="0" op_28_bw="14" op_29_bw="0" op_30_bw="14" op_31_bw="0" op_32_bw="14" op_33_bw="0" op_34_bw="14" op_35_bw="0" op_36_bw="14" op_37_bw="0" op_38_bw="14" op_39_bw="0" op_40_bw="14" op_41_bw="0" op_42_bw="14" op_43_bw="0" op_44_bw="14" op_45_bw="0" op_46_bw="14" op_47_bw="0" op_48_bw="14" op_49_bw="0" op_50_bw="14" op_51_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.01532:0  %phi_ln1117_28 = phi i14 [ %input_1_V_load_27, %branch1233 ], [ %input_2_V_load_36, %branch1234 ], [ %input_3_V_load_36, %branch1235 ], [ %input_4_V_load_36, %branch1236 ], [ %input_5_V_load_36, %branch1237 ], [ %input_6_V_load_28, %branch1238 ], [ %input_7_V_load_28, %branch1239 ], [ %input_8_V_load_28, %branch1240 ], [ %input_9_V_load_28, %branch1241 ], [ %input_10_V_load_28, %branch1242 ], [ %input_11_V_load_28, %branch1243 ], [ %input_12_V_load_28, %branch1244 ], [ %input_13_V_load_28, %branch1245 ], [ %input_14_V_load_28, %branch1246 ], [ %input_15_V_load_28, %branch1247 ], [ %input_16_V_load_28, %branch1248 ], [ %input_17_V_load_28, %branch1249 ], [ %input_18_V_load_28, %branch1250 ], [ %input_19_V_load_28, %branch1251 ], [ %input_20_V_load_28, %branch1252 ], [ %input_21_V_load_28, %branch1253 ], [ %input_22_V_load_28, %branch1254 ], [ %input_23_V_load_28, %branch1255 ], [ %input_24_V_load_28, %branch1256 ], [ %input_25_V_load_28, %branch1257 ], [ %input_26_V_load_18, %branch1258 ]

]]></Node>
<StgValue><ssdm name="phi_ln1117_28"/></StgValue>
</operation>

<operation id="1994" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3573" bw="20" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.01532:1  %sext_ln1118_100 = sext i14 %phi_ln1117_28 to i20

]]></Node>
<StgValue><ssdm name="sext_ln1118_100"/></StgValue>
</operation>

<operation id="1995" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3574" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.01532:2  %mul_ln1118_70 = mul i20 %sext_ln1118_100, -25

]]></Node>
<StgValue><ssdm name="mul_ln1118_70"/></StgValue>
</operation>

<operation id="1996" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="3584" bw="14" op_0_bw="5">
<![CDATA[
branch1090:1  %input_26_V_load_19 = load i14* %input_26_V_addr_19, align 2

]]></Node>
<StgValue><ssdm name="input_26_V_load_19"/></StgValue>
</operation>

<operation id="1997" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="3585" bw="0" op_0_bw="0">
<![CDATA[
branch1090:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.01329

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="1998" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="3588" bw="14" op_0_bw="5">
<![CDATA[
branch1089:1  %input_25_V_load_29 = load i14* %input_25_V_addr_29, align 2

]]></Node>
<StgValue><ssdm name="input_25_V_load_29"/></StgValue>
</operation>

<operation id="1999" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="3589" bw="0" op_0_bw="0">
<![CDATA[
branch1089:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.01329

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2000" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="3592" bw="14" op_0_bw="5">
<![CDATA[
branch1088:1  %input_24_V_load_29 = load i14* %input_24_V_addr_26, align 2

]]></Node>
<StgValue><ssdm name="input_24_V_load_29"/></StgValue>
</operation>

<operation id="2001" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="3593" bw="0" op_0_bw="0">
<![CDATA[
branch1088:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.01329

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2002" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="3596" bw="14" op_0_bw="5">
<![CDATA[
branch1087:1  %input_23_V_load_29 = load i14* %input_23_V_addr412, align 2

]]></Node>
<StgValue><ssdm name="input_23_V_load_29"/></StgValue>
</operation>

<operation id="2003" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="3597" bw="0" op_0_bw="0">
<![CDATA[
branch1087:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.01329

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2004" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="3600" bw="14" op_0_bw="5">
<![CDATA[
branch1086:1  %input_22_V_load_29 = load i14* %input_22_V_addr_29, align 2

]]></Node>
<StgValue><ssdm name="input_22_V_load_29"/></StgValue>
</operation>

<operation id="2005" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="3601" bw="0" op_0_bw="0">
<![CDATA[
branch1086:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.01329

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2006" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="3604" bw="14" op_0_bw="5">
<![CDATA[
branch1085:1  %input_21_V_load_29 = load i14* %input_21_V_addr_29, align 2

]]></Node>
<StgValue><ssdm name="input_21_V_load_29"/></StgValue>
</operation>

<operation id="2007" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="3605" bw="0" op_0_bw="0">
<![CDATA[
branch1085:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.01329

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2008" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="3608" bw="14" op_0_bw="5">
<![CDATA[
branch1084:1  %input_20_V_load_29 = load i14* %input_20_V_addr_29, align 2

]]></Node>
<StgValue><ssdm name="input_20_V_load_29"/></StgValue>
</operation>

<operation id="2009" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="3609" bw="0" op_0_bw="0">
<![CDATA[
branch1084:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.01329

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2010" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="3612" bw="14" op_0_bw="5">
<![CDATA[
branch1083:1  %input_19_V_load_29 = load i14* %input_19_V_addr_29, align 2

]]></Node>
<StgValue><ssdm name="input_19_V_load_29"/></StgValue>
</operation>

<operation id="2011" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="3613" bw="0" op_0_bw="0">
<![CDATA[
branch1083:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.01329

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2012" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="3616" bw="14" op_0_bw="5">
<![CDATA[
branch1082:1  %input_18_V_load_29 = load i14* %input_18_V_addr322, align 2

]]></Node>
<StgValue><ssdm name="input_18_V_load_29"/></StgValue>
</operation>

<operation id="2013" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="3617" bw="0" op_0_bw="0">
<![CDATA[
branch1082:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.01329

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2014" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="3620" bw="14" op_0_bw="5">
<![CDATA[
branch1081:1  %input_17_V_load_29 = load i14* %input_17_V_addr304, align 2

]]></Node>
<StgValue><ssdm name="input_17_V_load_29"/></StgValue>
</operation>

<operation id="2015" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="3621" bw="0" op_0_bw="0">
<![CDATA[
branch1081:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.01329

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2016" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="3624" bw="14" op_0_bw="5">
<![CDATA[
branch1080:1  %input_16_V_load_29 = load i14* %input_16_V_addr_29, align 2

]]></Node>
<StgValue><ssdm name="input_16_V_load_29"/></StgValue>
</operation>

<operation id="2017" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="3625" bw="0" op_0_bw="0">
<![CDATA[
branch1080:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.01329

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2018" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="3628" bw="14" op_0_bw="5">
<![CDATA[
branch1079:1  %input_15_V_load_29 = load i14* %input_15_V_addr_29, align 2

]]></Node>
<StgValue><ssdm name="input_15_V_load_29"/></StgValue>
</operation>

<operation id="2019" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="3629" bw="0" op_0_bw="0">
<![CDATA[
branch1079:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.01329

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2020" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="3632" bw="14" op_0_bw="5">
<![CDATA[
branch1078:1  %input_14_V_load_29 = load i14* %input_14_V_addr_29, align 2

]]></Node>
<StgValue><ssdm name="input_14_V_load_29"/></StgValue>
</operation>

<operation id="2021" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="3633" bw="0" op_0_bw="0">
<![CDATA[
branch1078:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.01329

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2022" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="3636" bw="14" op_0_bw="5">
<![CDATA[
branch1077:1  %input_13_V_load_29 = load i14* %input_13_V_addr_27, align 2

]]></Node>
<StgValue><ssdm name="input_13_V_load_29"/></StgValue>
</operation>

<operation id="2023" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="3637" bw="0" op_0_bw="0">
<![CDATA[
branch1077:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.01329

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2024" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="3640" bw="14" op_0_bw="5">
<![CDATA[
branch1076:1  %input_12_V_load_29 = load i14* %input_12_V_addr214, align 2

]]></Node>
<StgValue><ssdm name="input_12_V_load_29"/></StgValue>
</operation>

<operation id="2025" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="3641" bw="0" op_0_bw="0">
<![CDATA[
branch1076:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.01329

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2026" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="3644" bw="14" op_0_bw="5">
<![CDATA[
branch1075:1  %input_11_V_load_29 = load i14* %input_11_V_addr_29, align 2

]]></Node>
<StgValue><ssdm name="input_11_V_load_29"/></StgValue>
</operation>

<operation id="2027" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="3645" bw="0" op_0_bw="0">
<![CDATA[
branch1075:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.01329

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2028" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="3648" bw="14" op_0_bw="5">
<![CDATA[
branch1074:1  %input_10_V_load_29 = load i14* %input_10_V_addr_29, align 2

]]></Node>
<StgValue><ssdm name="input_10_V_load_29"/></StgValue>
</operation>

<operation id="2029" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="3649" bw="0" op_0_bw="0">
<![CDATA[
branch1074:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.01329

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2030" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3652" bw="14" op_0_bw="5">
<![CDATA[
branch1073:1  %input_9_V_load_29 = load i14* %input_9_V_addr_29, align 2

]]></Node>
<StgValue><ssdm name="input_9_V_load_29"/></StgValue>
</operation>

<operation id="2031" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3653" bw="0" op_0_bw="0">
<![CDATA[
branch1073:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.01329

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2032" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3656" bw="14" op_0_bw="5">
<![CDATA[
branch1072:1  %input_8_V_load_29 = load i14* %input_8_V_addr_29, align 2

]]></Node>
<StgValue><ssdm name="input_8_V_load_29"/></StgValue>
</operation>

<operation id="2033" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3657" bw="0" op_0_bw="0">
<![CDATA[
branch1072:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.01329

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2034" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3660" bw="14" op_0_bw="5">
<![CDATA[
branch1071:1  %input_7_V_load_29 = load i14* %input_7_V_addr124, align 2

]]></Node>
<StgValue><ssdm name="input_7_V_load_29"/></StgValue>
</operation>

<operation id="2035" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3661" bw="0" op_0_bw="0">
<![CDATA[
branch1071:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.01329

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2036" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3664" bw="14" op_0_bw="5">
<![CDATA[
branch1070:1  %input_6_V_load_29 = load i14* %input_6_V_addr106, align 2

]]></Node>
<StgValue><ssdm name="input_6_V_load_29"/></StgValue>
</operation>

<operation id="2037" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3665" bw="0" op_0_bw="0">
<![CDATA[
branch1070:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.01329

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2038" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3668" bw="14" op_0_bw="5">
<![CDATA[
branch1069:1  %input_5_V_load_37 = load i14* %input_5_V_addr88, align 2

]]></Node>
<StgValue><ssdm name="input_5_V_load_37"/></StgValue>
</operation>

<operation id="2039" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3669" bw="0" op_0_bw="0">
<![CDATA[
branch1069:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.01329

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2040" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3672" bw="14" op_0_bw="5">
<![CDATA[
branch1068:1  %input_4_V_load_37 = load i14* %input_4_V_addr_26, align 2

]]></Node>
<StgValue><ssdm name="input_4_V_load_37"/></StgValue>
</operation>

<operation id="2041" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3673" bw="0" op_0_bw="0">
<![CDATA[
branch1068:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.01329

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2042" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3676" bw="14" op_0_bw="5">
<![CDATA[
branch1067:1  %input_3_V_load_37 = load i14* %input_3_V_addr52, align 2

]]></Node>
<StgValue><ssdm name="input_3_V_load_37"/></StgValue>
</operation>

<operation id="2043" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3677" bw="0" op_0_bw="0">
<![CDATA[
branch1067:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.01329

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2044" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3680" bw="14" op_0_bw="5">
<![CDATA[
branch1066:1  %input_2_V_load_37 = load i14* %input_2_V_addr34, align 2

]]></Node>
<StgValue><ssdm name="input_2_V_load_37"/></StgValue>
</operation>

<operation id="2045" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3681" bw="0" op_0_bw="0">
<![CDATA[
branch1066:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.01329

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2046" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="3684" bw="14" op_0_bw="5">
<![CDATA[
branch1091:1  %input_27_V_load_9 = load i14* %input_27_V_addr_9, align 2

]]></Node>
<StgValue><ssdm name="input_27_V_load_9"/></StgValue>
</operation>

<operation id="2047" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="3685" bw="0" op_0_bw="0">
<![CDATA[
branch1091:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.01329

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2048" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="3695" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch920:0  %input_24_V_addr_27 = getelementptr [28 x i14]* %input_24_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_24_V_addr_27"/></StgValue>
</operation>

<operation id="2049" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="3696" bw="14" op_0_bw="5">
<![CDATA[
branch920:1  %input_24_V_load_30 = load i14* %input_24_V_addr_27, align 2

]]></Node>
<StgValue><ssdm name="input_24_V_load_30"/></StgValue>
</operation>

<operation id="2050" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="3699" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch919:0  %input_23_V_addr_25 = getelementptr [28 x i14]* %input_23_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_23_V_addr_25"/></StgValue>
</operation>

<operation id="2051" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="3700" bw="14" op_0_bw="5">
<![CDATA[
branch919:1  %input_23_V_load_30 = load i14* %input_23_V_addr_25, align 2

]]></Node>
<StgValue><ssdm name="input_23_V_load_30"/></StgValue>
</operation>

<operation id="2052" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="3703" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch918:0  %input_22_V_addr_30 = getelementptr [28 x i14]* %input_22_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_22_V_addr_30"/></StgValue>
</operation>

<operation id="2053" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="3704" bw="14" op_0_bw="5">
<![CDATA[
branch918:1  %input_22_V_load_30 = load i14* %input_22_V_addr_30, align 2

]]></Node>
<StgValue><ssdm name="input_22_V_load_30"/></StgValue>
</operation>

<operation id="2054" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="3707" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch917:0  %input_21_V_addr_30 = getelementptr [28 x i14]* %input_21_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_21_V_addr_30"/></StgValue>
</operation>

<operation id="2055" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="3708" bw="14" op_0_bw="5">
<![CDATA[
branch917:1  %input_21_V_load_30 = load i14* %input_21_V_addr_30, align 2

]]></Node>
<StgValue><ssdm name="input_21_V_load_30"/></StgValue>
</operation>

<operation id="2056" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="3711" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch916:0  %input_20_V_addr_30 = getelementptr [28 x i14]* %input_20_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_20_V_addr_30"/></StgValue>
</operation>

<operation id="2057" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="3712" bw="14" op_0_bw="5">
<![CDATA[
branch916:1  %input_20_V_load_30 = load i14* %input_20_V_addr_30, align 2

]]></Node>
<StgValue><ssdm name="input_20_V_load_30"/></StgValue>
</operation>

<operation id="2058" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="3715" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch915:0  %input_19_V_addr_30 = getelementptr [28 x i14]* %input_19_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_19_V_addr_30"/></StgValue>
</operation>

<operation id="2059" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="3716" bw="14" op_0_bw="5">
<![CDATA[
branch915:1  %input_19_V_load_30 = load i14* %input_19_V_addr_30, align 2

]]></Node>
<StgValue><ssdm name="input_19_V_load_30"/></StgValue>
</operation>

<operation id="2060" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="3719" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch914:0  %input_18_V_addr_24 = getelementptr [28 x i14]* %input_18_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_18_V_addr_24"/></StgValue>
</operation>

<operation id="2061" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="3720" bw="14" op_0_bw="5">
<![CDATA[
branch914:1  %input_18_V_load_30 = load i14* %input_18_V_addr_24, align 2

]]></Node>
<StgValue><ssdm name="input_18_V_load_30"/></StgValue>
</operation>

<operation id="2062" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="3723" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch913:0  %input_17_V_addr_26 = getelementptr [28 x i14]* %input_17_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_17_V_addr_26"/></StgValue>
</operation>

<operation id="2063" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="3724" bw="14" op_0_bw="5">
<![CDATA[
branch913:1  %input_17_V_load_30 = load i14* %input_17_V_addr_26, align 2

]]></Node>
<StgValue><ssdm name="input_17_V_load_30"/></StgValue>
</operation>

<operation id="2064" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="3727" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch912:0  %input_16_V_addr_30 = getelementptr [28 x i14]* %input_16_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_16_V_addr_30"/></StgValue>
</operation>

<operation id="2065" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="3728" bw="14" op_0_bw="5">
<![CDATA[
branch912:1  %input_16_V_load_30 = load i14* %input_16_V_addr_30, align 2

]]></Node>
<StgValue><ssdm name="input_16_V_load_30"/></StgValue>
</operation>

<operation id="2066" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="3731" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch911:0  %input_15_V_addr_30 = getelementptr [28 x i14]* %input_15_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_15_V_addr_30"/></StgValue>
</operation>

<operation id="2067" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="3732" bw="14" op_0_bw="5">
<![CDATA[
branch911:1  %input_15_V_load_30 = load i14* %input_15_V_addr_30, align 2

]]></Node>
<StgValue><ssdm name="input_15_V_load_30"/></StgValue>
</operation>

<operation id="2068" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="3735" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch910:0  %input_14_V_addr_30 = getelementptr [28 x i14]* %input_14_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_14_V_addr_30"/></StgValue>
</operation>

<operation id="2069" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="3736" bw="14" op_0_bw="5">
<![CDATA[
branch910:1  %input_14_V_load_30 = load i14* %input_14_V_addr_30, align 2

]]></Node>
<StgValue><ssdm name="input_14_V_load_30"/></StgValue>
</operation>

<operation id="2070" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="3739" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch909:0  %input_13_V_addr_28 = getelementptr [28 x i14]* %input_13_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_13_V_addr_28"/></StgValue>
</operation>

<operation id="2071" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="3740" bw="14" op_0_bw="5">
<![CDATA[
branch909:1  %input_13_V_load_30 = load i14* %input_13_V_addr_28, align 2

]]></Node>
<StgValue><ssdm name="input_13_V_load_30"/></StgValue>
</operation>

<operation id="2072" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="3743" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch908:0  %input_12_V_addr_23 = getelementptr [28 x i14]* %input_12_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_12_V_addr_23"/></StgValue>
</operation>

<operation id="2073" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="3744" bw="14" op_0_bw="5">
<![CDATA[
branch908:1  %input_12_V_load_30 = load i14* %input_12_V_addr_23, align 2

]]></Node>
<StgValue><ssdm name="input_12_V_load_30"/></StgValue>
</operation>

<operation id="2074" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="3747" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch907:0  %input_11_V_addr_30 = getelementptr [28 x i14]* %input_11_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_11_V_addr_30"/></StgValue>
</operation>

<operation id="2075" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="3748" bw="14" op_0_bw="5">
<![CDATA[
branch907:1  %input_11_V_load_30 = load i14* %input_11_V_addr_30, align 2

]]></Node>
<StgValue><ssdm name="input_11_V_load_30"/></StgValue>
</operation>

<operation id="2076" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="3751" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch906:0  %input_10_V_addr_30 = getelementptr [28 x i14]* %input_10_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_10_V_addr_30"/></StgValue>
</operation>

<operation id="2077" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="3752" bw="14" op_0_bw="5">
<![CDATA[
branch906:1  %input_10_V_load_30 = load i14* %input_10_V_addr_30, align 2

]]></Node>
<StgValue><ssdm name="input_10_V_load_30"/></StgValue>
</operation>

<operation id="2078" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="3755" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch905:0  %input_9_V_addr_30 = getelementptr [28 x i14]* %input_9_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_9_V_addr_30"/></StgValue>
</operation>

<operation id="2079" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="3756" bw="14" op_0_bw="5">
<![CDATA[
branch905:1  %input_9_V_load_30 = load i14* %input_9_V_addr_30, align 2

]]></Node>
<StgValue><ssdm name="input_9_V_load_30"/></StgValue>
</operation>

<operation id="2080" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="3759" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch904:0  %input_8_V_addr_30 = getelementptr [28 x i14]* %input_8_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_8_V_addr_30"/></StgValue>
</operation>

<operation id="2081" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="3760" bw="14" op_0_bw="5">
<![CDATA[
branch904:1  %input_8_V_load_30 = load i14* %input_8_V_addr_30, align 2

]]></Node>
<StgValue><ssdm name="input_8_V_load_30"/></StgValue>
</operation>

<operation id="2082" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3763" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch903:0  %input_7_V_addr_25 = getelementptr [28 x i14]* %input_7_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_7_V_addr_25"/></StgValue>
</operation>

<operation id="2083" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3764" bw="14" op_0_bw="5">
<![CDATA[
branch903:1  %input_7_V_load_30 = load i14* %input_7_V_addr_25, align 2

]]></Node>
<StgValue><ssdm name="input_7_V_load_30"/></StgValue>
</operation>

<operation id="2084" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3767" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch902:0  %input_6_V_addr_22 = getelementptr [28 x i14]* %input_6_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_6_V_addr_22"/></StgValue>
</operation>

<operation id="2085" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3768" bw="14" op_0_bw="5">
<![CDATA[
branch902:1  %input_6_V_load_30 = load i14* %input_6_V_addr_22, align 2

]]></Node>
<StgValue><ssdm name="input_6_V_load_30"/></StgValue>
</operation>

<operation id="2086" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3771" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch901:0  %input_5_V_addr_28 = getelementptr [28 x i14]* %input_5_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_5_V_addr_28"/></StgValue>
</operation>

<operation id="2087" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3772" bw="14" op_0_bw="5">
<![CDATA[
branch901:1  %input_5_V_load_38 = load i14* %input_5_V_addr_28, align 2

]]></Node>
<StgValue><ssdm name="input_5_V_load_38"/></StgValue>
</operation>

<operation id="2088" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3775" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch900:0  %input_4_V_addr_27 = getelementptr [28 x i14]* %input_4_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_4_V_addr_27"/></StgValue>
</operation>

<operation id="2089" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3776" bw="14" op_0_bw="5">
<![CDATA[
branch900:1  %input_4_V_load_38 = load i14* %input_4_V_addr_27, align 2

]]></Node>
<StgValue><ssdm name="input_4_V_load_38"/></StgValue>
</operation>

<operation id="2090" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3779" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch899:0  %input_3_V_addr_29 = getelementptr [28 x i14]* %input_3_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_3_V_addr_29"/></StgValue>
</operation>

<operation id="2091" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3780" bw="14" op_0_bw="5">
<![CDATA[
branch899:1  %input_3_V_load_38 = load i14* %input_3_V_addr_29, align 2

]]></Node>
<StgValue><ssdm name="input_3_V_load_38"/></StgValue>
</operation>

<operation id="2092" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3783" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch898:0  %input_2_V_addr_28 = getelementptr [28 x i14]* %input_2_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_2_V_addr_28"/></StgValue>
</operation>

<operation id="2093" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3784" bw="14" op_0_bw="5">
<![CDATA[
branch898:1  %input_2_V_load_38 = load i14* %input_2_V_addr_28, align 2

]]></Node>
<StgValue><ssdm name="input_2_V_load_38"/></StgValue>
</operation>

<operation id="2094" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3787" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch897:0  %input_1_V_addr_24 = getelementptr [28 x i14]* %input_1_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_1_V_addr_24"/></StgValue>
</operation>

<operation id="2095" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3788" bw="14" op_0_bw="5">
<![CDATA[
branch897:1  %input_1_V_load_28 = load i14* %input_1_V_addr_24, align 2

]]></Node>
<StgValue><ssdm name="input_1_V_load_28"/></StgValue>
</operation>

<operation id="2096" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3791" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch896:0  %input_0_V_addr_18 = getelementptr [28 x i14]* %input_0_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_0_V_addr_18"/></StgValue>
</operation>

<operation id="2097" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3792" bw="14" op_0_bw="5">
<![CDATA[
branch896:1  %input_0_V_load_18 = load i14* %input_0_V_addr_18, align 2

]]></Node>
<StgValue><ssdm name="input_0_V_load_18"/></StgValue>
</operation>

<operation id="2098" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="3795" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch921:0  %input_25_V_addr_30 = getelementptr [28 x i14]* %input_25_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_25_V_addr_30"/></StgValue>
</operation>

<operation id="2099" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="3796" bw="14" op_0_bw="5">
<![CDATA[
branch921:1  %input_25_V_load_30 = load i14* %input_25_V_addr_30, align 2

]]></Node>
<StgValue><ssdm name="input_25_V_load_30"/></StgValue>
</operation>

<operation id="2100" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="3928" bw="14" op_0_bw="5">
<![CDATA[
branch586:1  %input_26_V_load_21 = load i14* %input_26_V_addr_21, align 2

]]></Node>
<StgValue><ssdm name="input_26_V_load_21"/></StgValue>
</operation>

<operation id="2101" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="3929" bw="0" op_0_bw="0">
<![CDATA[
branch586:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0720

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2102" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="3932" bw="14" op_0_bw="5">
<![CDATA[
branch585:1  %input_25_V_load_32 = load i14* %input_25_V_addr_32, align 2

]]></Node>
<StgValue><ssdm name="input_25_V_load_32"/></StgValue>
</operation>

<operation id="2103" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="3933" bw="0" op_0_bw="0">
<![CDATA[
branch585:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0720

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2104" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="3936" bw="14" op_0_bw="5">
<![CDATA[
branch584:1  %input_24_V_load_32 = load i14* %input_24_V_addr_29, align 2

]]></Node>
<StgValue><ssdm name="input_24_V_load_32"/></StgValue>
</operation>

<operation id="2105" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="3937" bw="0" op_0_bw="0">
<![CDATA[
branch584:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0720

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2106" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="3940" bw="14" op_0_bw="5">
<![CDATA[
branch583:1  %input_23_V_load_32 = load i14* %input_23_V_addr_27, align 2

]]></Node>
<StgValue><ssdm name="input_23_V_load_32"/></StgValue>
</operation>

<operation id="2107" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="3941" bw="0" op_0_bw="0">
<![CDATA[
branch583:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0720

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2108" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="3944" bw="14" op_0_bw="5">
<![CDATA[
branch582:1  %input_22_V_load_32 = load i14* %input_22_V_addr_32, align 2

]]></Node>
<StgValue><ssdm name="input_22_V_load_32"/></StgValue>
</operation>

<operation id="2109" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="3945" bw="0" op_0_bw="0">
<![CDATA[
branch582:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0720

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2110" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="3948" bw="14" op_0_bw="5">
<![CDATA[
branch581:1  %input_21_V_load_32 = load i14* %input_21_V_addr_32, align 2

]]></Node>
<StgValue><ssdm name="input_21_V_load_32"/></StgValue>
</operation>

<operation id="2111" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="3949" bw="0" op_0_bw="0">
<![CDATA[
branch581:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0720

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2112" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="3952" bw="14" op_0_bw="5">
<![CDATA[
branch580:1  %input_20_V_load_32 = load i14* %input_20_V_addr_32, align 2

]]></Node>
<StgValue><ssdm name="input_20_V_load_32"/></StgValue>
</operation>

<operation id="2113" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="3953" bw="0" op_0_bw="0">
<![CDATA[
branch580:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0720

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2114" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="3956" bw="14" op_0_bw="5">
<![CDATA[
branch579:1  %input_19_V_load_32 = load i14* %input_19_V_addr_32, align 2

]]></Node>
<StgValue><ssdm name="input_19_V_load_32"/></StgValue>
</operation>

<operation id="2115" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="3957" bw="0" op_0_bw="0">
<![CDATA[
branch579:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0720

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2116" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="3960" bw="14" op_0_bw="5">
<![CDATA[
branch578:1  %input_18_V_load_32 = load i14* %input_18_V_addr_26, align 2

]]></Node>
<StgValue><ssdm name="input_18_V_load_32"/></StgValue>
</operation>

<operation id="2117" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="3961" bw="0" op_0_bw="0">
<![CDATA[
branch578:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0720

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2118" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="3964" bw="14" op_0_bw="5">
<![CDATA[
branch577:1  %input_17_V_load_32 = load i14* %input_17_V_addr_28, align 2

]]></Node>
<StgValue><ssdm name="input_17_V_load_32"/></StgValue>
</operation>

<operation id="2119" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="3965" bw="0" op_0_bw="0">
<![CDATA[
branch577:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0720

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2120" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="3968" bw="14" op_0_bw="5">
<![CDATA[
branch576:1  %input_16_V_load_32 = load i14* %input_16_V_addr_32, align 2

]]></Node>
<StgValue><ssdm name="input_16_V_load_32"/></StgValue>
</operation>

<operation id="2121" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="3969" bw="0" op_0_bw="0">
<![CDATA[
branch576:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0720

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2122" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="3972" bw="14" op_0_bw="5">
<![CDATA[
branch575:1  %input_15_V_load_32 = load i14* %input_15_V_addr_32, align 2

]]></Node>
<StgValue><ssdm name="input_15_V_load_32"/></StgValue>
</operation>

<operation id="2123" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="3973" bw="0" op_0_bw="0">
<![CDATA[
branch575:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0720

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2124" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="3976" bw="14" op_0_bw="5">
<![CDATA[
branch574:1  %input_14_V_load_32 = load i14* %input_14_V_addr_32, align 2

]]></Node>
<StgValue><ssdm name="input_14_V_load_32"/></StgValue>
</operation>

<operation id="2125" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="3977" bw="0" op_0_bw="0">
<![CDATA[
branch574:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0720

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2126" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="3980" bw="14" op_0_bw="5">
<![CDATA[
branch573:1  %input_13_V_load_32 = load i14* %input_13_V_addr_30, align 2

]]></Node>
<StgValue><ssdm name="input_13_V_load_32"/></StgValue>
</operation>

<operation id="2127" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="3981" bw="0" op_0_bw="0">
<![CDATA[
branch573:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0720

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2128" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="3984" bw="14" op_0_bw="5">
<![CDATA[
branch572:1  %input_12_V_load_32 = load i14* %input_12_V_addr_25, align 2

]]></Node>
<StgValue><ssdm name="input_12_V_load_32"/></StgValue>
</operation>

<operation id="2129" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="3985" bw="0" op_0_bw="0">
<![CDATA[
branch572:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0720

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2130" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="3988" bw="14" op_0_bw="5">
<![CDATA[
branch571:1  %input_11_V_load_32 = load i14* %input_11_V_addr_32, align 2

]]></Node>
<StgValue><ssdm name="input_11_V_load_32"/></StgValue>
</operation>

<operation id="2131" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="3989" bw="0" op_0_bw="0">
<![CDATA[
branch571:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0720

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2132" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="3992" bw="14" op_0_bw="5">
<![CDATA[
branch570:1  %input_10_V_load_32 = load i14* %input_10_V_addr_32, align 2

]]></Node>
<StgValue><ssdm name="input_10_V_load_32"/></StgValue>
</operation>

<operation id="2133" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="3993" bw="0" op_0_bw="0">
<![CDATA[
branch570:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0720

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2134" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3996" bw="14" op_0_bw="5">
<![CDATA[
branch569:1  %input_9_V_load_32 = load i14* %input_9_V_addr_32, align 2

]]></Node>
<StgValue><ssdm name="input_9_V_load_32"/></StgValue>
</operation>

<operation id="2135" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3997" bw="0" op_0_bw="0">
<![CDATA[
branch569:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0720

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2136" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="4000" bw="14" op_0_bw="5">
<![CDATA[
branch568:1  %input_8_V_load_32 = load i14* %input_8_V_addr_32, align 2

]]></Node>
<StgValue><ssdm name="input_8_V_load_32"/></StgValue>
</operation>

<operation id="2137" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="4001" bw="0" op_0_bw="0">
<![CDATA[
branch568:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0720

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2138" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="4004" bw="14" op_0_bw="5">
<![CDATA[
branch567:1  %input_7_V_load_32 = load i14* %input_7_V_addr_27, align 2

]]></Node>
<StgValue><ssdm name="input_7_V_load_32"/></StgValue>
</operation>

<operation id="2139" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="4005" bw="0" op_0_bw="0">
<![CDATA[
branch567:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0720

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2140" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="4008" bw="14" op_0_bw="5">
<![CDATA[
branch566:1  %input_6_V_load_32 = load i14* %input_6_V_addr_24, align 2

]]></Node>
<StgValue><ssdm name="input_6_V_load_32"/></StgValue>
</operation>

<operation id="2141" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="4009" bw="0" op_0_bw="0">
<![CDATA[
branch566:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0720

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2142" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="4012" bw="14" op_0_bw="5">
<![CDATA[
branch565:1  %input_5_V_load_40 = load i14* %input_5_V_addr_30, align 2

]]></Node>
<StgValue><ssdm name="input_5_V_load_40"/></StgValue>
</operation>

<operation id="2143" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="4013" bw="0" op_0_bw="0">
<![CDATA[
branch565:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0720

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2144" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="4016" bw="14" op_0_bw="5">
<![CDATA[
branch564:1  %input_4_V_load_40 = load i14* %input_4_V_addr_29, align 2

]]></Node>
<StgValue><ssdm name="input_4_V_load_40"/></StgValue>
</operation>

<operation id="2145" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="4017" bw="0" op_0_bw="0">
<![CDATA[
branch564:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0720

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2146" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4020" bw="14" op_0_bw="5">
<![CDATA[
branch563:1  %input_3_V_load_40 = load i14* %input_3_V_addr_31, align 2

]]></Node>
<StgValue><ssdm name="input_3_V_load_40"/></StgValue>
</operation>

<operation id="2147" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4021" bw="0" op_0_bw="0">
<![CDATA[
branch563:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0720

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2148" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4024" bw="14" op_0_bw="5">
<![CDATA[
branch562:1  %input_2_V_load_40 = load i14* %input_2_V_addr_30, align 2

]]></Node>
<StgValue><ssdm name="input_2_V_load_40"/></StgValue>
</operation>

<operation id="2149" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4025" bw="0" op_0_bw="0">
<![CDATA[
branch562:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0720

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2150" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="4028" bw="14" op_0_bw="5">
<![CDATA[
branch587:1  %input_27_V_load_10 = load i14* %input_27_V_addr_10, align 2

]]></Node>
<StgValue><ssdm name="input_27_V_load_10"/></StgValue>
</operation>

<operation id="2151" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="4029" bw="0" op_0_bw="0">
<![CDATA[
branch587:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0720

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2152" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4031" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0" op_4_bw="14" op_5_bw="0" op_6_bw="14" op_7_bw="0" op_8_bw="14" op_9_bw="0" op_10_bw="14" op_11_bw="0" op_12_bw="14" op_13_bw="0" op_14_bw="14" op_15_bw="0" op_16_bw="14" op_17_bw="0" op_18_bw="14" op_19_bw="0" op_20_bw="14" op_21_bw="0" op_22_bw="14" op_23_bw="0" op_24_bw="14" op_25_bw="0" op_26_bw="14" op_27_bw="0" op_28_bw="14" op_29_bw="0" op_30_bw="14" op_31_bw="0" op_32_bw="14" op_33_bw="0" op_34_bw="14" op_35_bw="0" op_36_bw="14" op_37_bw="0" op_38_bw="14" op_39_bw="0" op_40_bw="14" op_41_bw="0" op_42_bw="14" op_43_bw="0" op_44_bw="14" op_45_bw="0" op_46_bw="14" op_47_bw="0" op_48_bw="14" op_49_bw="0" op_50_bw="14" op_51_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0720:0  %phi_ln1117_32 = phi i14 [ %input_2_V_load_40, %branch562 ], [ %input_3_V_load_40, %branch563 ], [ %input_4_V_load_40, %branch564 ], [ %input_5_V_load_40, %branch565 ], [ %input_6_V_load_32, %branch566 ], [ %input_7_V_load_32, %branch567 ], [ %input_8_V_load_32, %branch568 ], [ %input_9_V_load_32, %branch569 ], [ %input_10_V_load_32, %branch570 ], [ %input_11_V_load_32, %branch571 ], [ %input_12_V_load_32, %branch572 ], [ %input_13_V_load_32, %branch573 ], [ %input_14_V_load_32, %branch574 ], [ %input_15_V_load_32, %branch575 ], [ %input_16_V_load_32, %branch576 ], [ %input_17_V_load_32, %branch577 ], [ %input_18_V_load_32, %branch578 ], [ %input_19_V_load_32, %branch579 ], [ %input_20_V_load_32, %branch580 ], [ %input_21_V_load_32, %branch581 ], [ %input_22_V_load_32, %branch582 ], [ %input_23_V_load_32, %branch583 ], [ %input_24_V_load_32, %branch584 ], [ %input_25_V_load_32, %branch585 ], [ %input_26_V_load_21, %branch586 ], [ %input_27_V_load_10, %branch587 ]

]]></Node>
<StgValue><ssdm name="phi_ln1117_32"/></StgValue>
</operation>

<operation id="2153" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4032" bw="23" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0720:1  %sext_ln1118_108 = sext i14 %phi_ln1117_32 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1118_108"/></StgValue>
</operation>

<operation id="2154" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4033" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0720:2  %mul_ln1118_72 = mul i23 %sext_ln1118_108, -188

]]></Node>
<StgValue><ssdm name="mul_ln1118_72"/></StgValue>
</operation>

<operation id="2155" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="4561" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1229:0  %input_25_V_addr_37 = getelementptr [28 x i14]* %input_25_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_25_V_addr_37"/></StgValue>
</operation>

<operation id="2156" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="4562" bw="14" op_0_bw="5">
<![CDATA[
branch1229:1  %input_25_V_load_37 = load i14* %input_25_V_addr_37, align 2

]]></Node>
<StgValue><ssdm name="input_25_V_load_37"/></StgValue>
</operation>

<operation id="2157" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="4565" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1228:0  %input_24_V_addr425 = getelementptr [28 x i14]* %input_24_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_24_V_addr425"/></StgValue>
</operation>

<operation id="2158" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="4566" bw="14" op_0_bw="5">
<![CDATA[
branch1228:1  %input_24_V_load_37 = load i14* %input_24_V_addr425, align 2

]]></Node>
<StgValue><ssdm name="input_24_V_load_37"/></StgValue>
</operation>

<operation id="2159" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="4569" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1227:0  %input_23_V_addr407 = getelementptr [28 x i14]* %input_23_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_23_V_addr407"/></StgValue>
</operation>

<operation id="2160" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="4570" bw="14" op_0_bw="5">
<![CDATA[
branch1227:1  %input_23_V_load_37 = load i14* %input_23_V_addr407, align 2

]]></Node>
<StgValue><ssdm name="input_23_V_load_37"/></StgValue>
</operation>

<operation id="2161" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="4573" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1226:0  %input_22_V_addr_37 = getelementptr [28 x i14]* %input_22_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_22_V_addr_37"/></StgValue>
</operation>

<operation id="2162" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="4574" bw="14" op_0_bw="5">
<![CDATA[
branch1226:1  %input_22_V_load_37 = load i14* %input_22_V_addr_37, align 2

]]></Node>
<StgValue><ssdm name="input_22_V_load_37"/></StgValue>
</operation>

<operation id="2163" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="4577" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1225:0  %input_21_V_addr_37 = getelementptr [28 x i14]* %input_21_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_21_V_addr_37"/></StgValue>
</operation>

<operation id="2164" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="4578" bw="14" op_0_bw="5">
<![CDATA[
branch1225:1  %input_21_V_load_37 = load i14* %input_21_V_addr_37, align 2

]]></Node>
<StgValue><ssdm name="input_21_V_load_37"/></StgValue>
</operation>

<operation id="2165" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="4581" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1224:0  %input_20_V_addr_37 = getelementptr [28 x i14]* %input_20_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_20_V_addr_37"/></StgValue>
</operation>

<operation id="2166" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="4582" bw="14" op_0_bw="5">
<![CDATA[
branch1224:1  %input_20_V_load_37 = load i14* %input_20_V_addr_37, align 2

]]></Node>
<StgValue><ssdm name="input_20_V_load_37"/></StgValue>
</operation>

<operation id="2167" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="4585" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1223:0  %input_19_V_addr335 = getelementptr [28 x i14]* %input_19_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_19_V_addr335"/></StgValue>
</operation>

<operation id="2168" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="4586" bw="14" op_0_bw="5">
<![CDATA[
branch1223:1  %input_19_V_load_37 = load i14* %input_19_V_addr335, align 2

]]></Node>
<StgValue><ssdm name="input_19_V_load_37"/></StgValue>
</operation>

<operation id="2169" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="4589" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1222:0  %input_18_V_addr317 = getelementptr [28 x i14]* %input_18_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_18_V_addr317"/></StgValue>
</operation>

<operation id="2170" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="4590" bw="14" op_0_bw="5">
<![CDATA[
branch1222:1  %input_18_V_load_37 = load i14* %input_18_V_addr317, align 2

]]></Node>
<StgValue><ssdm name="input_18_V_load_37"/></StgValue>
</operation>

<operation id="2171" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="4593" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1221:0  %input_17_V_addr_33 = getelementptr [28 x i14]* %input_17_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_17_V_addr_33"/></StgValue>
</operation>

<operation id="2172" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="4594" bw="14" op_0_bw="5">
<![CDATA[
branch1221:1  %input_17_V_load_37 = load i14* %input_17_V_addr_33, align 2

]]></Node>
<StgValue><ssdm name="input_17_V_load_37"/></StgValue>
</operation>

<operation id="2173" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="4597" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1220:0  %input_16_V_addr_37 = getelementptr [28 x i14]* %input_16_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_16_V_addr_37"/></StgValue>
</operation>

<operation id="2174" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="4598" bw="14" op_0_bw="5">
<![CDATA[
branch1220:1  %input_16_V_load_37 = load i14* %input_16_V_addr_37, align 2

]]></Node>
<StgValue><ssdm name="input_16_V_load_37"/></StgValue>
</operation>

<operation id="2175" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="4601" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1219:0  %input_15_V_addr_37 = getelementptr [28 x i14]* %input_15_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_15_V_addr_37"/></StgValue>
</operation>

<operation id="2176" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="4602" bw="14" op_0_bw="5">
<![CDATA[
branch1219:1  %input_15_V_load_37 = load i14* %input_15_V_addr_37, align 2

]]></Node>
<StgValue><ssdm name="input_15_V_load_37"/></StgValue>
</operation>

<operation id="2177" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="4605" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1218:0  %input_14_V_addr_37 = getelementptr [28 x i14]* %input_14_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_14_V_addr_37"/></StgValue>
</operation>

<operation id="2178" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="4606" bw="14" op_0_bw="5">
<![CDATA[
branch1218:1  %input_14_V_load_37 = load i14* %input_14_V_addr_37, align 2

]]></Node>
<StgValue><ssdm name="input_14_V_load_37"/></StgValue>
</operation>

<operation id="2179" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="4609" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1217:0  %input_13_V_addr227 = getelementptr [28 x i14]* %input_13_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_13_V_addr227"/></StgValue>
</operation>

<operation id="2180" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="4610" bw="14" op_0_bw="5">
<![CDATA[
branch1217:1  %input_13_V_load_37 = load i14* %input_13_V_addr227, align 2

]]></Node>
<StgValue><ssdm name="input_13_V_load_37"/></StgValue>
</operation>

<operation id="2181" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="4613" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1216:0  %input_12_V_addr209 = getelementptr [28 x i14]* %input_12_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_12_V_addr209"/></StgValue>
</operation>

<operation id="2182" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="4614" bw="14" op_0_bw="5">
<![CDATA[
branch1216:1  %input_12_V_load_37 = load i14* %input_12_V_addr209, align 2

]]></Node>
<StgValue><ssdm name="input_12_V_load_37"/></StgValue>
</operation>

<operation id="2183" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="4617" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1215:0  %input_11_V_addr_37 = getelementptr [28 x i14]* %input_11_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_11_V_addr_37"/></StgValue>
</operation>

<operation id="2184" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="4618" bw="14" op_0_bw="5">
<![CDATA[
branch1215:1  %input_11_V_load_37 = load i14* %input_11_V_addr_37, align 2

]]></Node>
<StgValue><ssdm name="input_11_V_load_37"/></StgValue>
</operation>

<operation id="2185" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="4621" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1214:0  %input_10_V_addr_37 = getelementptr [28 x i14]* %input_10_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_10_V_addr_37"/></StgValue>
</operation>

<operation id="2186" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="4622" bw="14" op_0_bw="5">
<![CDATA[
branch1214:1  %input_10_V_load_37 = load i14* %input_10_V_addr_37, align 2

]]></Node>
<StgValue><ssdm name="input_10_V_load_37"/></StgValue>
</operation>

<operation id="2187" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="4625" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1213:0  %input_9_V_addr_37 = getelementptr [28 x i14]* %input_9_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_9_V_addr_37"/></StgValue>
</operation>

<operation id="2188" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="4626" bw="14" op_0_bw="5">
<![CDATA[
branch1213:1  %input_9_V_load_37 = load i14* %input_9_V_addr_37, align 2

]]></Node>
<StgValue><ssdm name="input_9_V_load_37"/></StgValue>
</operation>

<operation id="2189" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="4629" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1212:0  %input_8_V_addr_36 = getelementptr [28 x i14]* %input_8_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_8_V_addr_36"/></StgValue>
</operation>

<operation id="2190" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="4630" bw="14" op_0_bw="5">
<![CDATA[
branch1212:1  %input_8_V_load_37 = load i14* %input_8_V_addr_36, align 2

]]></Node>
<StgValue><ssdm name="input_8_V_load_37"/></StgValue>
</operation>

<operation id="2191" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="4633" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1211:0  %input_7_V_addr119 = getelementptr [28 x i14]* %input_7_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_7_V_addr119"/></StgValue>
</operation>

<operation id="2192" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="4634" bw="14" op_0_bw="5">
<![CDATA[
branch1211:1  %input_7_V_load_37 = load i14* %input_7_V_addr119, align 2

]]></Node>
<StgValue><ssdm name="input_7_V_load_37"/></StgValue>
</operation>

<operation id="2193" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="4637" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1210:0  %input_6_V_addr101 = getelementptr [28 x i14]* %input_6_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_6_V_addr101"/></StgValue>
</operation>

<operation id="2194" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="4638" bw="14" op_0_bw="5">
<![CDATA[
branch1210:1  %input_6_V_load_37 = load i14* %input_6_V_addr101, align 2

]]></Node>
<StgValue><ssdm name="input_6_V_load_37"/></StgValue>
</operation>

<operation id="2195" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="4641" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1209:0  %input_5_V_addr83 = getelementptr [28 x i14]* %input_5_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_5_V_addr83"/></StgValue>
</operation>

<operation id="2196" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="4642" bw="14" op_0_bw="5">
<![CDATA[
branch1209:1  %input_5_V_load_45 = load i14* %input_5_V_addr83, align 2

]]></Node>
<StgValue><ssdm name="input_5_V_load_45"/></StgValue>
</operation>

<operation id="2197" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="4645" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1208:0  %input_4_V_addr65 = getelementptr [28 x i14]* %input_4_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_4_V_addr65"/></StgValue>
</operation>

<operation id="2198" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="4646" bw="14" op_0_bw="5">
<![CDATA[
branch1208:1  %input_4_V_load_45 = load i14* %input_4_V_addr65, align 2

]]></Node>
<StgValue><ssdm name="input_4_V_load_45"/></StgValue>
</operation>

<operation id="2199" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="4649" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1207:0  %input_3_V_addr47 = getelementptr [28 x i14]* %input_3_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_3_V_addr47"/></StgValue>
</operation>

<operation id="2200" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="4650" bw="14" op_0_bw="5">
<![CDATA[
branch1207:1  %input_3_V_load_45 = load i14* %input_3_V_addr47, align 2

]]></Node>
<StgValue><ssdm name="input_3_V_load_45"/></StgValue>
</operation>

<operation id="2201" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4653" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1206:0  %input_2_V_addr29 = getelementptr [28 x i14]* %input_2_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_2_V_addr29"/></StgValue>
</operation>

<operation id="2202" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4654" bw="14" op_0_bw="5">
<![CDATA[
branch1206:1  %input_2_V_load_45 = load i14* %input_2_V_addr29, align 2

]]></Node>
<StgValue><ssdm name="input_2_V_load_45"/></StgValue>
</operation>

<operation id="2203" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4657" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1205:0  %input_1_V_addr17 = getelementptr [28 x i14]* %input_1_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_1_V_addr17"/></StgValue>
</operation>

<operation id="2204" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4658" bw="14" op_0_bw="5">
<![CDATA[
branch1205:1  %input_1_V_load_33 = load i14* %input_1_V_addr17, align 2

]]></Node>
<StgValue><ssdm name="input_1_V_load_33"/></StgValue>
</operation>

<operation id="2205" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="4661" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1230:0  %input_26_V_addr_24 = getelementptr [28 x i14]* %input_26_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_26_V_addr_24"/></StgValue>
</operation>

<operation id="2206" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="4662" bw="14" op_0_bw="5">
<![CDATA[
branch1230:1  %input_26_V_load_24 = load i14* %input_26_V_addr_24, align 2

]]></Node>
<StgValue><ssdm name="input_26_V_load_24"/></StgValue>
</operation>

<operation id="2207" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="4673" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1062:0  %input_26_V_addr_25 = getelementptr [28 x i14]* %input_26_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_26_V_addr_25"/></StgValue>
</operation>

<operation id="2208" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="4674" bw="14" op_0_bw="5">
<![CDATA[
branch1062:1  %input_26_V_load_25 = load i14* %input_26_V_addr_25, align 2

]]></Node>
<StgValue><ssdm name="input_26_V_load_25"/></StgValue>
</operation>

<operation id="2209" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="4677" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1061:0  %input_25_V_addr_38 = getelementptr [28 x i14]* %input_25_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_25_V_addr_38"/></StgValue>
</operation>

<operation id="2210" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="4678" bw="14" op_0_bw="5">
<![CDATA[
branch1061:1  %input_25_V_load_38 = load i14* %input_25_V_addr_38, align 2

]]></Node>
<StgValue><ssdm name="input_25_V_load_38"/></StgValue>
</operation>

<operation id="2211" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="4681" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1060:0  %input_24_V_addr431 = getelementptr [28 x i14]* %input_24_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_24_V_addr431"/></StgValue>
</operation>

<operation id="2212" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="4682" bw="14" op_0_bw="5">
<![CDATA[
branch1060:1  %input_24_V_load_38 = load i14* %input_24_V_addr431, align 2

]]></Node>
<StgValue><ssdm name="input_24_V_load_38"/></StgValue>
</operation>

<operation id="2213" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="4685" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1059:0  %input_23_V_addr413 = getelementptr [28 x i14]* %input_23_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_23_V_addr413"/></StgValue>
</operation>

<operation id="2214" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="4686" bw="14" op_0_bw="5">
<![CDATA[
branch1059:1  %input_23_V_load_38 = load i14* %input_23_V_addr413, align 2

]]></Node>
<StgValue><ssdm name="input_23_V_load_38"/></StgValue>
</operation>

<operation id="2215" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="4689" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1058:0  %input_22_V_addr_38 = getelementptr [28 x i14]* %input_22_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_22_V_addr_38"/></StgValue>
</operation>

<operation id="2216" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="4690" bw="14" op_0_bw="5">
<![CDATA[
branch1058:1  %input_22_V_load_38 = load i14* %input_22_V_addr_38, align 2

]]></Node>
<StgValue><ssdm name="input_22_V_load_38"/></StgValue>
</operation>

<operation id="2217" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="4693" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1057:0  %input_21_V_addr_38 = getelementptr [28 x i14]* %input_21_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_21_V_addr_38"/></StgValue>
</operation>

<operation id="2218" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="4694" bw="14" op_0_bw="5">
<![CDATA[
branch1057:1  %input_21_V_load_38 = load i14* %input_21_V_addr_38, align 2

]]></Node>
<StgValue><ssdm name="input_21_V_load_38"/></StgValue>
</operation>

<operation id="2219" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="4697" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1056:0  %input_20_V_addr_38 = getelementptr [28 x i14]* %input_20_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_20_V_addr_38"/></StgValue>
</operation>

<operation id="2220" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="4698" bw="14" op_0_bw="5">
<![CDATA[
branch1056:1  %input_20_V_load_38 = load i14* %input_20_V_addr_38, align 2

]]></Node>
<StgValue><ssdm name="input_20_V_load_38"/></StgValue>
</operation>

<operation id="2221" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="4701" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1055:0  %input_19_V_addr_36 = getelementptr [28 x i14]* %input_19_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_19_V_addr_36"/></StgValue>
</operation>

<operation id="2222" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="4702" bw="14" op_0_bw="5">
<![CDATA[
branch1055:1  %input_19_V_load_38 = load i14* %input_19_V_addr_36, align 2

]]></Node>
<StgValue><ssdm name="input_19_V_load_38"/></StgValue>
</operation>

<operation id="2223" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="4705" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1054:0  %input_18_V_addr323 = getelementptr [28 x i14]* %input_18_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_18_V_addr323"/></StgValue>
</operation>

<operation id="2224" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="4706" bw="14" op_0_bw="5">
<![CDATA[
branch1054:1  %input_18_V_load_38 = load i14* %input_18_V_addr323, align 2

]]></Node>
<StgValue><ssdm name="input_18_V_load_38"/></StgValue>
</operation>

<operation id="2225" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="4709" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1053:0  %input_17_V_addr305 = getelementptr [28 x i14]* %input_17_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_17_V_addr305"/></StgValue>
</operation>

<operation id="2226" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="4710" bw="14" op_0_bw="5">
<![CDATA[
branch1053:1  %input_17_V_load_38 = load i14* %input_17_V_addr305, align 2

]]></Node>
<StgValue><ssdm name="input_17_V_load_38"/></StgValue>
</operation>

<operation id="2227" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="4713" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1052:0  %input_16_V_addr_38 = getelementptr [28 x i14]* %input_16_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_16_V_addr_38"/></StgValue>
</operation>

<operation id="2228" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="4714" bw="14" op_0_bw="5">
<![CDATA[
branch1052:1  %input_16_V_load_38 = load i14* %input_16_V_addr_38, align 2

]]></Node>
<StgValue><ssdm name="input_16_V_load_38"/></StgValue>
</operation>

<operation id="2229" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="4717" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1051:0  %input_15_V_addr_38 = getelementptr [28 x i14]* %input_15_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_15_V_addr_38"/></StgValue>
</operation>

<operation id="2230" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="4718" bw="14" op_0_bw="5">
<![CDATA[
branch1051:1  %input_15_V_load_38 = load i14* %input_15_V_addr_38, align 2

]]></Node>
<StgValue><ssdm name="input_15_V_load_38"/></StgValue>
</operation>

<operation id="2231" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="4721" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1050:0  %input_14_V_addr_38 = getelementptr [28 x i14]* %input_14_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_14_V_addr_38"/></StgValue>
</operation>

<operation id="2232" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="4722" bw="14" op_0_bw="5">
<![CDATA[
branch1050:1  %input_14_V_load_38 = load i14* %input_14_V_addr_38, align 2

]]></Node>
<StgValue><ssdm name="input_14_V_load_38"/></StgValue>
</operation>

<operation id="2233" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="4725" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1049:0  %input_13_V_addr233 = getelementptr [28 x i14]* %input_13_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_13_V_addr233"/></StgValue>
</operation>

<operation id="2234" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="4726" bw="14" op_0_bw="5">
<![CDATA[
branch1049:1  %input_13_V_load_38 = load i14* %input_13_V_addr233, align 2

]]></Node>
<StgValue><ssdm name="input_13_V_load_38"/></StgValue>
</operation>

<operation id="2235" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="4729" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1048:0  %input_12_V_addr215 = getelementptr [28 x i14]* %input_12_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_12_V_addr215"/></StgValue>
</operation>

<operation id="2236" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="4730" bw="14" op_0_bw="5">
<![CDATA[
branch1048:1  %input_12_V_load_38 = load i14* %input_12_V_addr215, align 2

]]></Node>
<StgValue><ssdm name="input_12_V_load_38"/></StgValue>
</operation>

<operation id="2237" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="4733" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1047:0  %input_11_V_addr_38 = getelementptr [28 x i14]* %input_11_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_11_V_addr_38"/></StgValue>
</operation>

<operation id="2238" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="4734" bw="14" op_0_bw="5">
<![CDATA[
branch1047:1  %input_11_V_load_38 = load i14* %input_11_V_addr_38, align 2

]]></Node>
<StgValue><ssdm name="input_11_V_load_38"/></StgValue>
</operation>

<operation id="2239" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="4737" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1046:0  %input_10_V_addr_38 = getelementptr [28 x i14]* %input_10_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_10_V_addr_38"/></StgValue>
</operation>

<operation id="2240" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="4738" bw="14" op_0_bw="5">
<![CDATA[
branch1046:1  %input_10_V_load_38 = load i14* %input_10_V_addr_38, align 2

]]></Node>
<StgValue><ssdm name="input_10_V_load_38"/></StgValue>
</operation>

<operation id="2241" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="4741" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1045:0  %input_9_V_addr_38 = getelementptr [28 x i14]* %input_9_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_9_V_addr_38"/></StgValue>
</operation>

<operation id="2242" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="4742" bw="14" op_0_bw="5">
<![CDATA[
branch1045:1  %input_9_V_load_38 = load i14* %input_9_V_addr_38, align 2

]]></Node>
<StgValue><ssdm name="input_9_V_load_38"/></StgValue>
</operation>

<operation id="2243" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="4745" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1044:0  %input_8_V_addr_37 = getelementptr [28 x i14]* %input_8_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_8_V_addr_37"/></StgValue>
</operation>

<operation id="2244" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="4746" bw="14" op_0_bw="5">
<![CDATA[
branch1044:1  %input_8_V_load_38 = load i14* %input_8_V_addr_37, align 2

]]></Node>
<StgValue><ssdm name="input_8_V_load_38"/></StgValue>
</operation>

<operation id="2245" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="4749" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1043:0  %input_7_V_addr125 = getelementptr [28 x i14]* %input_7_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_7_V_addr125"/></StgValue>
</operation>

<operation id="2246" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="4750" bw="14" op_0_bw="5">
<![CDATA[
branch1043:1  %input_7_V_load_38 = load i14* %input_7_V_addr125, align 2

]]></Node>
<StgValue><ssdm name="input_7_V_load_38"/></StgValue>
</operation>

<operation id="2247" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="4753" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1042:0  %input_6_V_addr107 = getelementptr [28 x i14]* %input_6_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_6_V_addr107"/></StgValue>
</operation>

<operation id="2248" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="4754" bw="14" op_0_bw="5">
<![CDATA[
branch1042:1  %input_6_V_load_38 = load i14* %input_6_V_addr107, align 2

]]></Node>
<StgValue><ssdm name="input_6_V_load_38"/></StgValue>
</operation>

<operation id="2249" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="4757" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1041:0  %input_5_V_addr89 = getelementptr [28 x i14]* %input_5_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_5_V_addr89"/></StgValue>
</operation>

<operation id="2250" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="4758" bw="14" op_0_bw="5">
<![CDATA[
branch1041:1  %input_5_V_load_46 = load i14* %input_5_V_addr89, align 2

]]></Node>
<StgValue><ssdm name="input_5_V_load_46"/></StgValue>
</operation>

<operation id="2251" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="4761" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1040:0  %input_4_V_addr71 = getelementptr [28 x i14]* %input_4_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_4_V_addr71"/></StgValue>
</operation>

<operation id="2252" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="4762" bw="14" op_0_bw="5">
<![CDATA[
branch1040:1  %input_4_V_load_46 = load i14* %input_4_V_addr71, align 2

]]></Node>
<StgValue><ssdm name="input_4_V_load_46"/></StgValue>
</operation>

<operation id="2253" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4765" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1039:0  %input_3_V_addr53 = getelementptr [28 x i14]* %input_3_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_3_V_addr53"/></StgValue>
</operation>

<operation id="2254" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4766" bw="14" op_0_bw="5">
<![CDATA[
branch1039:1  %input_3_V_load_46 = load i14* %input_3_V_addr53, align 2

]]></Node>
<StgValue><ssdm name="input_3_V_load_46"/></StgValue>
</operation>

<operation id="2255" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4769" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1038:0  %input_2_V_addr35 = getelementptr [28 x i14]* %input_2_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_2_V_addr35"/></StgValue>
</operation>

<operation id="2256" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4770" bw="14" op_0_bw="5">
<![CDATA[
branch1038:1  %input_2_V_load_46 = load i14* %input_2_V_addr35, align 2

]]></Node>
<StgValue><ssdm name="input_2_V_load_46"/></StgValue>
</operation>

<operation id="2257" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="4773" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1063:0  %input_27_V_addr_12 = getelementptr [28 x i14]* %input_27_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_27_V_addr_12"/></StgValue>
</operation>

<operation id="2258" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="4774" bw="14" op_0_bw="5">
<![CDATA[
branch1063:1  %input_27_V_load_12 = load i14* %input_27_V_addr_12, align 2

]]></Node>
<StgValue><ssdm name="input_27_V_load_12"/></StgValue>
</operation>

<operation id="2259" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="4906" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch725:0  %input_25_V_addr_40 = getelementptr [28 x i14]* %input_25_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_25_V_addr_40"/></StgValue>
</operation>

<operation id="2260" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="4907" bw="14" op_0_bw="5">
<![CDATA[
branch725:1  %input_25_V_load_40 = load i14* %input_25_V_addr_40, align 2

]]></Node>
<StgValue><ssdm name="input_25_V_load_40"/></StgValue>
</operation>

<operation id="2261" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="4910" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch724:0  %input_24_V_addr_34 = getelementptr [28 x i14]* %input_24_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_24_V_addr_34"/></StgValue>
</operation>

<operation id="2262" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="4911" bw="14" op_0_bw="5">
<![CDATA[
branch724:1  %input_24_V_load_40 = load i14* %input_24_V_addr_34, align 2

]]></Node>
<StgValue><ssdm name="input_24_V_load_40"/></StgValue>
</operation>

<operation id="2263" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="4914" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch723:0  %input_23_V_addr_32 = getelementptr [28 x i14]* %input_23_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_23_V_addr_32"/></StgValue>
</operation>

<operation id="2264" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="4915" bw="14" op_0_bw="5">
<![CDATA[
branch723:1  %input_23_V_load_40 = load i14* %input_23_V_addr_32, align 2

]]></Node>
<StgValue><ssdm name="input_23_V_load_40"/></StgValue>
</operation>

<operation id="2265" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="4918" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch722:0  %input_22_V_addr_40 = getelementptr [28 x i14]* %input_22_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_22_V_addr_40"/></StgValue>
</operation>

<operation id="2266" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="4919" bw="14" op_0_bw="5">
<![CDATA[
branch722:1  %input_22_V_load_40 = load i14* %input_22_V_addr_40, align 2

]]></Node>
<StgValue><ssdm name="input_22_V_load_40"/></StgValue>
</operation>

<operation id="2267" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="4922" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch721:0  %input_21_V_addr_40 = getelementptr [28 x i14]* %input_21_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_21_V_addr_40"/></StgValue>
</operation>

<operation id="2268" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="4923" bw="14" op_0_bw="5">
<![CDATA[
branch721:1  %input_21_V_load_40 = load i14* %input_21_V_addr_40, align 2

]]></Node>
<StgValue><ssdm name="input_21_V_load_40"/></StgValue>
</operation>

<operation id="2269" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="4926" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch720:0  %input_20_V_addr_40 = getelementptr [28 x i14]* %input_20_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_20_V_addr_40"/></StgValue>
</operation>

<operation id="2270" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="4927" bw="14" op_0_bw="5">
<![CDATA[
branch720:1  %input_20_V_load_40 = load i14* %input_20_V_addr_40, align 2

]]></Node>
<StgValue><ssdm name="input_20_V_load_40"/></StgValue>
</operation>

<operation id="2271" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="4930" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch719:0  %input_19_V_addr_38 = getelementptr [28 x i14]* %input_19_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_19_V_addr_38"/></StgValue>
</operation>

<operation id="2272" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="4931" bw="14" op_0_bw="5">
<![CDATA[
branch719:1  %input_19_V_load_40 = load i14* %input_19_V_addr_38, align 2

]]></Node>
<StgValue><ssdm name="input_19_V_load_40"/></StgValue>
</operation>

<operation id="2273" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="4934" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch718:0  %input_18_V_addr_31 = getelementptr [28 x i14]* %input_18_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_18_V_addr_31"/></StgValue>
</operation>

<operation id="2274" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="4935" bw="14" op_0_bw="5">
<![CDATA[
branch718:1  %input_18_V_load_40 = load i14* %input_18_V_addr_31, align 2

]]></Node>
<StgValue><ssdm name="input_18_V_load_40"/></StgValue>
</operation>

<operation id="2275" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="4938" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch717:0  %input_17_V_addr_35 = getelementptr [28 x i14]* %input_17_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_17_V_addr_35"/></StgValue>
</operation>

<operation id="2276" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="4939" bw="14" op_0_bw="5">
<![CDATA[
branch717:1  %input_17_V_load_40 = load i14* %input_17_V_addr_35, align 2

]]></Node>
<StgValue><ssdm name="input_17_V_load_40"/></StgValue>
</operation>

<operation id="2277" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="4942" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch716:0  %input_16_V_addr_40 = getelementptr [28 x i14]* %input_16_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_16_V_addr_40"/></StgValue>
</operation>

<operation id="2278" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="4943" bw="14" op_0_bw="5">
<![CDATA[
branch716:1  %input_16_V_load_40 = load i14* %input_16_V_addr_40, align 2

]]></Node>
<StgValue><ssdm name="input_16_V_load_40"/></StgValue>
</operation>

<operation id="2279" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="4946" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch715:0  %input_15_V_addr_40 = getelementptr [28 x i14]* %input_15_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_15_V_addr_40"/></StgValue>
</operation>

<operation id="2280" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="4947" bw="14" op_0_bw="5">
<![CDATA[
branch715:1  %input_15_V_load_40 = load i14* %input_15_V_addr_40, align 2

]]></Node>
<StgValue><ssdm name="input_15_V_load_40"/></StgValue>
</operation>

<operation id="2281" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="4950" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch714:0  %input_14_V_addr_40 = getelementptr [28 x i14]* %input_14_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_14_V_addr_40"/></StgValue>
</operation>

<operation id="2282" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="4951" bw="14" op_0_bw="5">
<![CDATA[
branch714:1  %input_14_V_load_40 = load i14* %input_14_V_addr_40, align 2

]]></Node>
<StgValue><ssdm name="input_14_V_load_40"/></StgValue>
</operation>

<operation id="2283" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="4954" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch713:0  %input_13_V_addr_35 = getelementptr [28 x i14]* %input_13_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_13_V_addr_35"/></StgValue>
</operation>

<operation id="2284" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="4955" bw="14" op_0_bw="5">
<![CDATA[
branch713:1  %input_13_V_load_40 = load i14* %input_13_V_addr_35, align 2

]]></Node>
<StgValue><ssdm name="input_13_V_load_40"/></StgValue>
</operation>

<operation id="2285" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="4958" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch712:0  %input_12_V_addr_30 = getelementptr [28 x i14]* %input_12_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_12_V_addr_30"/></StgValue>
</operation>

<operation id="2286" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="4959" bw="14" op_0_bw="5">
<![CDATA[
branch712:1  %input_12_V_load_40 = load i14* %input_12_V_addr_30, align 2

]]></Node>
<StgValue><ssdm name="input_12_V_load_40"/></StgValue>
</operation>

<operation id="2287" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="4962" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch711:0  %input_11_V_addr_40 = getelementptr [28 x i14]* %input_11_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_11_V_addr_40"/></StgValue>
</operation>

<operation id="2288" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="4963" bw="14" op_0_bw="5">
<![CDATA[
branch711:1  %input_11_V_load_40 = load i14* %input_11_V_addr_40, align 2

]]></Node>
<StgValue><ssdm name="input_11_V_load_40"/></StgValue>
</operation>

<operation id="2289" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="4966" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch710:0  %input_10_V_addr_40 = getelementptr [28 x i14]* %input_10_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_10_V_addr_40"/></StgValue>
</operation>

<operation id="2290" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="4967" bw="14" op_0_bw="5">
<![CDATA[
branch710:1  %input_10_V_load_40 = load i14* %input_10_V_addr_40, align 2

]]></Node>
<StgValue><ssdm name="input_10_V_load_40"/></StgValue>
</operation>

<operation id="2291" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="4970" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch709:0  %input_9_V_addr_40 = getelementptr [28 x i14]* %input_9_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_9_V_addr_40"/></StgValue>
</operation>

<operation id="2292" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="4971" bw="14" op_0_bw="5">
<![CDATA[
branch709:1  %input_9_V_load_40 = load i14* %input_9_V_addr_40, align 2

]]></Node>
<StgValue><ssdm name="input_9_V_load_40"/></StgValue>
</operation>

<operation id="2293" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="4974" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch708:0  %input_8_V_addr_39 = getelementptr [28 x i14]* %input_8_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_8_V_addr_39"/></StgValue>
</operation>

<operation id="2294" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="4975" bw="14" op_0_bw="5">
<![CDATA[
branch708:1  %input_8_V_load_40 = load i14* %input_8_V_addr_39, align 2

]]></Node>
<StgValue><ssdm name="input_8_V_load_40"/></StgValue>
</operation>

<operation id="2295" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="4978" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch707:0  %input_7_V_addr_32 = getelementptr [28 x i14]* %input_7_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_7_V_addr_32"/></StgValue>
</operation>

<operation id="2296" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="4979" bw="14" op_0_bw="5">
<![CDATA[
branch707:1  %input_7_V_load_40 = load i14* %input_7_V_addr_32, align 2

]]></Node>
<StgValue><ssdm name="input_7_V_load_40"/></StgValue>
</operation>

<operation id="2297" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="4982" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch706:0  %input_6_V_addr_29 = getelementptr [28 x i14]* %input_6_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_6_V_addr_29"/></StgValue>
</operation>

<operation id="2298" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="4983" bw="14" op_0_bw="5">
<![CDATA[
branch706:1  %input_6_V_load_40 = load i14* %input_6_V_addr_29, align 2

]]></Node>
<StgValue><ssdm name="input_6_V_load_40"/></StgValue>
</operation>

<operation id="2299" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="4986" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch705:0  %input_5_V_addr_35 = getelementptr [28 x i14]* %input_5_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_5_V_addr_35"/></StgValue>
</operation>

<operation id="2300" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="4987" bw="14" op_0_bw="5">
<![CDATA[
branch705:1  %input_5_V_load_48 = load i14* %input_5_V_addr_35, align 2

]]></Node>
<StgValue><ssdm name="input_5_V_load_48"/></StgValue>
</operation>

<operation id="2301" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="4990" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch704:0  %input_4_V_addr_34 = getelementptr [28 x i14]* %input_4_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_4_V_addr_34"/></StgValue>
</operation>

<operation id="2302" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="4991" bw="14" op_0_bw="5">
<![CDATA[
branch704:1  %input_4_V_load_48 = load i14* %input_4_V_addr_34, align 2

]]></Node>
<StgValue><ssdm name="input_4_V_load_48"/></StgValue>
</operation>

<operation id="2303" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="4994" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch703:0  %input_3_V_addr_36 = getelementptr [28 x i14]* %input_3_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_3_V_addr_36"/></StgValue>
</operation>

<operation id="2304" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="4995" bw="14" op_0_bw="5">
<![CDATA[
branch703:1  %input_3_V_load_48 = load i14* %input_3_V_addr_36, align 2

]]></Node>
<StgValue><ssdm name="input_3_V_load_48"/></StgValue>
</operation>

<operation id="2305" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4998" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch702:0  %input_2_V_addr_35 = getelementptr [28 x i14]* %input_2_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_2_V_addr_35"/></StgValue>
</operation>

<operation id="2306" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4999" bw="14" op_0_bw="5">
<![CDATA[
branch702:1  %input_2_V_load_48 = load i14* %input_2_V_addr_35, align 2

]]></Node>
<StgValue><ssdm name="input_2_V_load_48"/></StgValue>
</operation>

<operation id="2307" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5002" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch701:0  %input_1_V_addr_29 = getelementptr [28 x i14]* %input_1_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_1_V_addr_29"/></StgValue>
</operation>

<operation id="2308" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5003" bw="14" op_0_bw="5">
<![CDATA[
branch701:1  %input_1_V_load_35 = load i14* %input_1_V_addr_29, align 2

]]></Node>
<StgValue><ssdm name="input_1_V_load_35"/></StgValue>
</operation>

<operation id="2309" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="5006" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch726:0  %input_26_V_addr_26 = getelementptr [28 x i14]* %input_26_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_26_V_addr_26"/></StgValue>
</operation>

<operation id="2310" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="5007" bw="14" op_0_bw="5">
<![CDATA[
branch726:1  %input_26_V_load_26 = load i14* %input_26_V_addr_26, align 2

]]></Node>
<StgValue><ssdm name="input_26_V_load_26"/></StgValue>
</operation>

<operation id="2311" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="5024" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch558:0  %input_26_V_addr_27 = getelementptr [28 x i14]* %input_26_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_26_V_addr_27"/></StgValue>
</operation>

<operation id="2312" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="5025" bw="14" op_0_bw="5">
<![CDATA[
branch558:1  %input_26_V_load_27 = load i14* %input_26_V_addr_27, align 2

]]></Node>
<StgValue><ssdm name="input_26_V_load_27"/></StgValue>
</operation>

<operation id="2313" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="5028" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch557:0  %input_25_V_addr_41 = getelementptr [28 x i14]* %input_25_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_25_V_addr_41"/></StgValue>
</operation>

<operation id="2314" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="5029" bw="14" op_0_bw="5">
<![CDATA[
branch557:1  %input_25_V_load_41 = load i14* %input_25_V_addr_41, align 2

]]></Node>
<StgValue><ssdm name="input_25_V_load_41"/></StgValue>
</operation>

<operation id="2315" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="5032" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch556:0  %input_24_V_addr_35 = getelementptr [28 x i14]* %input_24_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_24_V_addr_35"/></StgValue>
</operation>

<operation id="2316" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="5033" bw="14" op_0_bw="5">
<![CDATA[
branch556:1  %input_24_V_load_41 = load i14* %input_24_V_addr_35, align 2

]]></Node>
<StgValue><ssdm name="input_24_V_load_41"/></StgValue>
</operation>

<operation id="2317" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="5036" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch555:0  %input_23_V_addr_33 = getelementptr [28 x i14]* %input_23_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_23_V_addr_33"/></StgValue>
</operation>

<operation id="2318" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="5037" bw="14" op_0_bw="5">
<![CDATA[
branch555:1  %input_23_V_load_41 = load i14* %input_23_V_addr_33, align 2

]]></Node>
<StgValue><ssdm name="input_23_V_load_41"/></StgValue>
</operation>

<operation id="2319" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="5040" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch554:0  %input_22_V_addr_41 = getelementptr [28 x i14]* %input_22_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_22_V_addr_41"/></StgValue>
</operation>

<operation id="2320" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="5041" bw="14" op_0_bw="5">
<![CDATA[
branch554:1  %input_22_V_load_41 = load i14* %input_22_V_addr_41, align 2

]]></Node>
<StgValue><ssdm name="input_22_V_load_41"/></StgValue>
</operation>

<operation id="2321" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="5044" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch553:0  %input_21_V_addr_41 = getelementptr [28 x i14]* %input_21_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_21_V_addr_41"/></StgValue>
</operation>

<operation id="2322" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="5045" bw="14" op_0_bw="5">
<![CDATA[
branch553:1  %input_21_V_load_41 = load i14* %input_21_V_addr_41, align 2

]]></Node>
<StgValue><ssdm name="input_21_V_load_41"/></StgValue>
</operation>

<operation id="2323" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="5048" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch552:0  %input_20_V_addr_41 = getelementptr [28 x i14]* %input_20_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_20_V_addr_41"/></StgValue>
</operation>

<operation id="2324" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="5049" bw="14" op_0_bw="5">
<![CDATA[
branch552:1  %input_20_V_load_41 = load i14* %input_20_V_addr_41, align 2

]]></Node>
<StgValue><ssdm name="input_20_V_load_41"/></StgValue>
</operation>

<operation id="2325" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="5052" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch551:0  %input_19_V_addr_39 = getelementptr [28 x i14]* %input_19_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_19_V_addr_39"/></StgValue>
</operation>

<operation id="2326" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="5053" bw="14" op_0_bw="5">
<![CDATA[
branch551:1  %input_19_V_load_41 = load i14* %input_19_V_addr_39, align 2

]]></Node>
<StgValue><ssdm name="input_19_V_load_41"/></StgValue>
</operation>

<operation id="2327" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="5056" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch550:0  %input_18_V_addr_32 = getelementptr [28 x i14]* %input_18_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_18_V_addr_32"/></StgValue>
</operation>

<operation id="2328" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="5057" bw="14" op_0_bw="5">
<![CDATA[
branch550:1  %input_18_V_load_41 = load i14* %input_18_V_addr_32, align 2

]]></Node>
<StgValue><ssdm name="input_18_V_load_41"/></StgValue>
</operation>

<operation id="2329" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="5060" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch549:0  %input_17_V_addr_36 = getelementptr [28 x i14]* %input_17_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_17_V_addr_36"/></StgValue>
</operation>

<operation id="2330" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="5061" bw="14" op_0_bw="5">
<![CDATA[
branch549:1  %input_17_V_load_41 = load i14* %input_17_V_addr_36, align 2

]]></Node>
<StgValue><ssdm name="input_17_V_load_41"/></StgValue>
</operation>

<operation id="2331" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="5064" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch548:0  %input_16_V_addr_41 = getelementptr [28 x i14]* %input_16_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_16_V_addr_41"/></StgValue>
</operation>

<operation id="2332" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="5065" bw="14" op_0_bw="5">
<![CDATA[
branch548:1  %input_16_V_load_41 = load i14* %input_16_V_addr_41, align 2

]]></Node>
<StgValue><ssdm name="input_16_V_load_41"/></StgValue>
</operation>

<operation id="2333" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="5068" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch547:0  %input_15_V_addr_41 = getelementptr [28 x i14]* %input_15_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_15_V_addr_41"/></StgValue>
</operation>

<operation id="2334" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="5069" bw="14" op_0_bw="5">
<![CDATA[
branch547:1  %input_15_V_load_41 = load i14* %input_15_V_addr_41, align 2

]]></Node>
<StgValue><ssdm name="input_15_V_load_41"/></StgValue>
</operation>

<operation id="2335" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="5072" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch546:0  %input_14_V_addr_41 = getelementptr [28 x i14]* %input_14_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_14_V_addr_41"/></StgValue>
</operation>

<operation id="2336" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="5073" bw="14" op_0_bw="5">
<![CDATA[
branch546:1  %input_14_V_load_41 = load i14* %input_14_V_addr_41, align 2

]]></Node>
<StgValue><ssdm name="input_14_V_load_41"/></StgValue>
</operation>

<operation id="2337" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="5076" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch545:0  %input_13_V_addr_36 = getelementptr [28 x i14]* %input_13_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_13_V_addr_36"/></StgValue>
</operation>

<operation id="2338" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="5077" bw="14" op_0_bw="5">
<![CDATA[
branch545:1  %input_13_V_load_41 = load i14* %input_13_V_addr_36, align 2

]]></Node>
<StgValue><ssdm name="input_13_V_load_41"/></StgValue>
</operation>

<operation id="2339" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="5080" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch544:0  %input_12_V_addr_31 = getelementptr [28 x i14]* %input_12_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_12_V_addr_31"/></StgValue>
</operation>

<operation id="2340" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="5081" bw="14" op_0_bw="5">
<![CDATA[
branch544:1  %input_12_V_load_41 = load i14* %input_12_V_addr_31, align 2

]]></Node>
<StgValue><ssdm name="input_12_V_load_41"/></StgValue>
</operation>

<operation id="2341" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="5084" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch543:0  %input_11_V_addr_41 = getelementptr [28 x i14]* %input_11_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_11_V_addr_41"/></StgValue>
</operation>

<operation id="2342" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="5085" bw="14" op_0_bw="5">
<![CDATA[
branch543:1  %input_11_V_load_41 = load i14* %input_11_V_addr_41, align 2

]]></Node>
<StgValue><ssdm name="input_11_V_load_41"/></StgValue>
</operation>

<operation id="2343" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="5088" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch542:0  %input_10_V_addr_41 = getelementptr [28 x i14]* %input_10_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_10_V_addr_41"/></StgValue>
</operation>

<operation id="2344" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="5089" bw="14" op_0_bw="5">
<![CDATA[
branch542:1  %input_10_V_load_41 = load i14* %input_10_V_addr_41, align 2

]]></Node>
<StgValue><ssdm name="input_10_V_load_41"/></StgValue>
</operation>

<operation id="2345" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="5092" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch541:0  %input_9_V_addr_41 = getelementptr [28 x i14]* %input_9_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_9_V_addr_41"/></StgValue>
</operation>

<operation id="2346" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="5093" bw="14" op_0_bw="5">
<![CDATA[
branch541:1  %input_9_V_load_41 = load i14* %input_9_V_addr_41, align 2

]]></Node>
<StgValue><ssdm name="input_9_V_load_41"/></StgValue>
</operation>

<operation id="2347" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="5096" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch540:0  %input_8_V_addr_40 = getelementptr [28 x i14]* %input_8_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_8_V_addr_40"/></StgValue>
</operation>

<operation id="2348" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="5097" bw="14" op_0_bw="5">
<![CDATA[
branch540:1  %input_8_V_load_41 = load i14* %input_8_V_addr_40, align 2

]]></Node>
<StgValue><ssdm name="input_8_V_load_41"/></StgValue>
</operation>

<operation id="2349" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="5100" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch539:0  %input_7_V_addr_33 = getelementptr [28 x i14]* %input_7_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_7_V_addr_33"/></StgValue>
</operation>

<operation id="2350" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="5101" bw="14" op_0_bw="5">
<![CDATA[
branch539:1  %input_7_V_load_41 = load i14* %input_7_V_addr_33, align 2

]]></Node>
<StgValue><ssdm name="input_7_V_load_41"/></StgValue>
</operation>

<operation id="2351" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="5104" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch538:0  %input_6_V_addr_30 = getelementptr [28 x i14]* %input_6_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_6_V_addr_30"/></StgValue>
</operation>

<operation id="2352" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="5105" bw="14" op_0_bw="5">
<![CDATA[
branch538:1  %input_6_V_load_41 = load i14* %input_6_V_addr_30, align 2

]]></Node>
<StgValue><ssdm name="input_6_V_load_41"/></StgValue>
</operation>

<operation id="2353" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="5108" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch537:0  %input_5_V_addr_36 = getelementptr [28 x i14]* %input_5_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_5_V_addr_36"/></StgValue>
</operation>

<operation id="2354" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="5109" bw="14" op_0_bw="5">
<![CDATA[
branch537:1  %input_5_V_load_49 = load i14* %input_5_V_addr_36, align 2

]]></Node>
<StgValue><ssdm name="input_5_V_load_49"/></StgValue>
</operation>

<operation id="2355" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="5112" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch536:0  %input_4_V_addr_35 = getelementptr [28 x i14]* %input_4_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_4_V_addr_35"/></StgValue>
</operation>

<operation id="2356" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="5113" bw="14" op_0_bw="5">
<![CDATA[
branch536:1  %input_4_V_load_49 = load i14* %input_4_V_addr_35, align 2

]]></Node>
<StgValue><ssdm name="input_4_V_load_49"/></StgValue>
</operation>

<operation id="2357" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5116" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch535:0  %input_3_V_addr_37 = getelementptr [28 x i14]* %input_3_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_3_V_addr_37"/></StgValue>
</operation>

<operation id="2358" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5117" bw="14" op_0_bw="5">
<![CDATA[
branch535:1  %input_3_V_load_49 = load i14* %input_3_V_addr_37, align 2

]]></Node>
<StgValue><ssdm name="input_3_V_load_49"/></StgValue>
</operation>

<operation id="2359" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5120" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch534:0  %input_2_V_addr_36 = getelementptr [28 x i14]* %input_2_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_2_V_addr_36"/></StgValue>
</operation>

<operation id="2360" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5121" bw="14" op_0_bw="5">
<![CDATA[
branch534:1  %input_2_V_load_49 = load i14* %input_2_V_addr_36, align 2

]]></Node>
<StgValue><ssdm name="input_2_V_load_49"/></StgValue>
</operation>

<operation id="2361" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="5124" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch559:0  %input_27_V_addr_13 = getelementptr [28 x i14]* %input_27_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_27_V_addr_13"/></StgValue>
</operation>

<operation id="2362" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="5125" bw="14" op_0_bw="5">
<![CDATA[
branch559:1  %input_27_V_load_13 = load i14* %input_27_V_addr_13, align 2

]]></Node>
<StgValue><ssdm name="input_27_V_load_13"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="2363" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="5">
<![CDATA[
Col_Loop_begin:13  %zext_ln32_2 = zext i5 %add_ln32 to i64

]]></Node>
<StgValue><ssdm name="zext_ln32_2"/></StgValue>
</operation>

<operation id="2364" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="996" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch166:0  %input_26_V_addr_5 = getelementptr [28 x i14]* %input_26_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_26_V_addr_5"/></StgValue>
</operation>

<operation id="2365" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="997" bw="14" op_0_bw="5">
<![CDATA[
branch166:1  %input_26_V_load_5 = load i14* %input_26_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="input_26_V_load_5"/></StgValue>
</operation>

<operation id="2366" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="1000" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch165:0  %input_25_V_addr_8 = getelementptr [28 x i14]* %input_25_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_25_V_addr_8"/></StgValue>
</operation>

<operation id="2367" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="14" op_0_bw="5">
<![CDATA[
branch165:1  %input_25_V_load_8 = load i14* %input_25_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="input_25_V_load_8"/></StgValue>
</operation>

<operation id="2368" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch164:0  %input_24_V_addr_8 = getelementptr [28 x i14]* %input_24_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_24_V_addr_8"/></StgValue>
</operation>

<operation id="2369" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="1005" bw="14" op_0_bw="5">
<![CDATA[
branch164:1  %input_24_V_load_8 = load i14* %input_24_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="input_24_V_load_8"/></StgValue>
</operation>

<operation id="2370" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="1008" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch163:0  %input_23_V_addr_8 = getelementptr [28 x i14]* %input_23_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_23_V_addr_8"/></StgValue>
</operation>

<operation id="2371" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="1009" bw="14" op_0_bw="5">
<![CDATA[
branch163:1  %input_23_V_load_8 = load i14* %input_23_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="input_23_V_load_8"/></StgValue>
</operation>

<operation id="2372" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="1012" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch162:0  %input_22_V_addr_8 = getelementptr [28 x i14]* %input_22_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_22_V_addr_8"/></StgValue>
</operation>

<operation id="2373" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="14" op_0_bw="5">
<![CDATA[
branch162:1  %input_22_V_load_8 = load i14* %input_22_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="input_22_V_load_8"/></StgValue>
</operation>

<operation id="2374" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch161:0  %input_21_V_addr_8 = getelementptr [28 x i14]* %input_21_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_21_V_addr_8"/></StgValue>
</operation>

<operation id="2375" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="14" op_0_bw="5">
<![CDATA[
branch161:1  %input_21_V_load_8 = load i14* %input_21_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="input_21_V_load_8"/></StgValue>
</operation>

<operation id="2376" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="1020" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch160:0  %input_20_V_addr_8 = getelementptr [28 x i14]* %input_20_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_20_V_addr_8"/></StgValue>
</operation>

<operation id="2377" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="14" op_0_bw="5">
<![CDATA[
branch160:1  %input_20_V_load_8 = load i14* %input_20_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="input_20_V_load_8"/></StgValue>
</operation>

<operation id="2378" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="1024" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch159:0  %input_19_V_addr_8 = getelementptr [28 x i14]* %input_19_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_19_V_addr_8"/></StgValue>
</operation>

<operation id="2379" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="14" op_0_bw="5">
<![CDATA[
branch159:1  %input_19_V_load_8 = load i14* %input_19_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="input_19_V_load_8"/></StgValue>
</operation>

<operation id="2380" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch158:0  %input_18_V_addr_8 = getelementptr [28 x i14]* %input_18_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_18_V_addr_8"/></StgValue>
</operation>

<operation id="2381" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="1029" bw="14" op_0_bw="5">
<![CDATA[
branch158:1  %input_18_V_load_8 = load i14* %input_18_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="input_18_V_load_8"/></StgValue>
</operation>

<operation id="2382" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1032" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch157:0  %input_17_V_addr_7 = getelementptr [28 x i14]* %input_17_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_17_V_addr_7"/></StgValue>
</operation>

<operation id="2383" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1033" bw="14" op_0_bw="5">
<![CDATA[
branch157:1  %input_17_V_load_8 = load i14* %input_17_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="input_17_V_load_8"/></StgValue>
</operation>

<operation id="2384" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1036" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch156:0  %input_16_V_addr_8 = getelementptr [28 x i14]* %input_16_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_16_V_addr_8"/></StgValue>
</operation>

<operation id="2385" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1037" bw="14" op_0_bw="5">
<![CDATA[
branch156:1  %input_16_V_load_8 = load i14* %input_16_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="input_16_V_load_8"/></StgValue>
</operation>

<operation id="2386" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1040" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch155:0  %input_15_V_addr_8 = getelementptr [28 x i14]* %input_15_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_15_V_addr_8"/></StgValue>
</operation>

<operation id="2387" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1041" bw="14" op_0_bw="5">
<![CDATA[
branch155:1  %input_15_V_load_8 = load i14* %input_15_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="input_15_V_load_8"/></StgValue>
</operation>

<operation id="2388" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1044" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch154:0  %input_14_V_addr_8 = getelementptr [28 x i14]* %input_14_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_14_V_addr_8"/></StgValue>
</operation>

<operation id="2389" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1045" bw="14" op_0_bw="5">
<![CDATA[
branch154:1  %input_14_V_load_8 = load i14* %input_14_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="input_14_V_load_8"/></StgValue>
</operation>

<operation id="2390" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1048" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch153:0  %input_13_V_addr_8 = getelementptr [28 x i14]* %input_13_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_13_V_addr_8"/></StgValue>
</operation>

<operation id="2391" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1049" bw="14" op_0_bw="5">
<![CDATA[
branch153:1  %input_13_V_load_8 = load i14* %input_13_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="input_13_V_load_8"/></StgValue>
</operation>

<operation id="2392" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch152:0  %input_12_V_addr_8 = getelementptr [28 x i14]* %input_12_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_12_V_addr_8"/></StgValue>
</operation>

<operation id="2393" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="14" op_0_bw="5">
<![CDATA[
branch152:1  %input_12_V_load_8 = load i14* %input_12_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="input_12_V_load_8"/></StgValue>
</operation>

<operation id="2394" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1056" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch151:0  %input_11_V_addr_8 = getelementptr [28 x i14]* %input_11_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_11_V_addr_8"/></StgValue>
</operation>

<operation id="2395" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1057" bw="14" op_0_bw="5">
<![CDATA[
branch151:1  %input_11_V_load_8 = load i14* %input_11_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="input_11_V_load_8"/></StgValue>
</operation>

<operation id="2396" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1060" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch150:0  %input_10_V_addr_8 = getelementptr [28 x i14]* %input_10_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_10_V_addr_8"/></StgValue>
</operation>

<operation id="2397" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1061" bw="14" op_0_bw="5">
<![CDATA[
branch150:1  %input_10_V_load_8 = load i14* %input_10_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="input_10_V_load_8"/></StgValue>
</operation>

<operation id="2398" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1064" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch149:0  %input_9_V_addr_8 = getelementptr [28 x i14]* %input_9_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_9_V_addr_8"/></StgValue>
</operation>

<operation id="2399" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1065" bw="14" op_0_bw="5">
<![CDATA[
branch149:1  %input_9_V_load_8 = load i14* %input_9_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="input_9_V_load_8"/></StgValue>
</operation>

<operation id="2400" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1068" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch148:0  %input_8_V_addr_8 = getelementptr [28 x i14]* %input_8_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_8_V_addr_8"/></StgValue>
</operation>

<operation id="2401" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1069" bw="14" op_0_bw="5">
<![CDATA[
branch148:1  %input_8_V_load_8 = load i14* %input_8_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="input_8_V_load_8"/></StgValue>
</operation>

<operation id="2402" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1072" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch147:0  %input_7_V_addr_8 = getelementptr [28 x i14]* %input_7_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_7_V_addr_8"/></StgValue>
</operation>

<operation id="2403" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1073" bw="14" op_0_bw="5">
<![CDATA[
branch147:1  %input_7_V_load_8 = load i14* %input_7_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="input_7_V_load_8"/></StgValue>
</operation>

<operation id="2404" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1076" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch146:0  %input_6_V_addr_8 = getelementptr [28 x i14]* %input_6_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_6_V_addr_8"/></StgValue>
</operation>

<operation id="2405" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="14" op_0_bw="5">
<![CDATA[
branch146:1  %input_6_V_load_8 = load i14* %input_6_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="input_6_V_load_8"/></StgValue>
</operation>

<operation id="2406" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1080" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch145:0  %input_5_V_addr_14 = getelementptr [28 x i14]* %input_5_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_5_V_addr_14"/></StgValue>
</operation>

<operation id="2407" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1081" bw="14" op_0_bw="5">
<![CDATA[
branch145:1  %input_5_V_load_16 = load i14* %input_5_V_addr_14, align 2

]]></Node>
<StgValue><ssdm name="input_5_V_load_16"/></StgValue>
</operation>

<operation id="2408" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1084" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch144:0  %input_4_V_addr_13 = getelementptr [28 x i14]* %input_4_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_4_V_addr_13"/></StgValue>
</operation>

<operation id="2409" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1085" bw="14" op_0_bw="5">
<![CDATA[
branch144:1  %input_4_V_load_16 = load i14* %input_4_V_addr_13, align 2

]]></Node>
<StgValue><ssdm name="input_4_V_load_16"/></StgValue>
</operation>

<operation id="2410" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch143:0  %input_3_V_addr_14 = getelementptr [28 x i14]* %input_3_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_3_V_addr_14"/></StgValue>
</operation>

<operation id="2411" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1089" bw="14" op_0_bw="5">
<![CDATA[
branch143:1  %input_3_V_load_16 = load i14* %input_3_V_addr_14, align 2

]]></Node>
<StgValue><ssdm name="input_3_V_load_16"/></StgValue>
</operation>

<operation id="2412" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1092" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch142:0  %input_2_V_addr_14 = getelementptr [28 x i14]* %input_2_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_2_V_addr_14"/></StgValue>
</operation>

<operation id="2413" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1093" bw="14" op_0_bw="5">
<![CDATA[
branch142:1  %input_2_V_load_16 = load i14* %input_2_V_addr_14, align 2

]]></Node>
<StgValue><ssdm name="input_2_V_load_16"/></StgValue>
</operation>

<operation id="2414" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1096" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch167:0  %input_27_V_addr_2 = getelementptr [28 x i14]* %input_27_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_27_V_addr_2"/></StgValue>
</operation>

<operation id="2415" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1097" bw="14" op_0_bw="5">
<![CDATA[
branch167:1  %input_27_V_load_2 = load i14* %input_27_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="input_27_V_load_2"/></StgValue>
</operation>

<operation id="2416" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="3359" bw="14" op_0_bw="5">
<![CDATA[
branch1424:1  %input_24_V_load_27 = load i14* %input_24_V_addr418, align 2

]]></Node>
<StgValue><ssdm name="input_24_V_load_27"/></StgValue>
</operation>

<operation id="2417" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="3360" bw="0" op_0_bw="0">
<![CDATA[
branch1424:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.01735

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2418" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="3363" bw="14" op_0_bw="5">
<![CDATA[
branch1423:1  %input_23_V_load_27 = load i14* %input_23_V_addr_24, align 2

]]></Node>
<StgValue><ssdm name="input_23_V_load_27"/></StgValue>
</operation>

<operation id="2419" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="3364" bw="0" op_0_bw="0">
<![CDATA[
branch1423:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.01735

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2420" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="3367" bw="14" op_0_bw="5">
<![CDATA[
branch1422:1  %input_22_V_load_27 = load i14* %input_22_V_addr_27, align 2

]]></Node>
<StgValue><ssdm name="input_22_V_load_27"/></StgValue>
</operation>

<operation id="2421" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="3368" bw="0" op_0_bw="0">
<![CDATA[
branch1422:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.01735

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2422" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="3371" bw="14" op_0_bw="5">
<![CDATA[
branch1421:1  %input_21_V_load_27 = load i14* %input_21_V_addr_27, align 2

]]></Node>
<StgValue><ssdm name="input_21_V_load_27"/></StgValue>
</operation>

<operation id="2423" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="3372" bw="0" op_0_bw="0">
<![CDATA[
branch1421:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.01735

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2424" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="3375" bw="14" op_0_bw="5">
<![CDATA[
branch1420:1  %input_20_V_load_27 = load i14* %input_20_V_addr_27, align 2

]]></Node>
<StgValue><ssdm name="input_20_V_load_27"/></StgValue>
</operation>

<operation id="2425" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="3376" bw="0" op_0_bw="0">
<![CDATA[
branch1420:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.01735

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2426" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="3379" bw="14" op_0_bw="5">
<![CDATA[
branch1419:1  %input_19_V_load_27 = load i14* %input_19_V_addr_27, align 2

]]></Node>
<StgValue><ssdm name="input_19_V_load_27"/></StgValue>
</operation>

<operation id="2427" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="3380" bw="0" op_0_bw="0">
<![CDATA[
branch1419:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.01735

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2428" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="3383" bw="14" op_0_bw="5">
<![CDATA[
branch1418:1  %input_18_V_load_27 = load i14* %input_18_V_addr310, align 2

]]></Node>
<StgValue><ssdm name="input_18_V_load_27"/></StgValue>
</operation>

<operation id="2429" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="3384" bw="0" op_0_bw="0">
<![CDATA[
branch1418:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.01735

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2430" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="3387" bw="14" op_0_bw="5">
<![CDATA[
branch1417:1  %input_17_V_load_27 = load i14* %input_17_V_addr_24, align 2

]]></Node>
<StgValue><ssdm name="input_17_V_load_27"/></StgValue>
</operation>

<operation id="2431" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="3388" bw="0" op_0_bw="0">
<![CDATA[
branch1417:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.01735

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2432" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="3391" bw="14" op_0_bw="5">
<![CDATA[
branch1416:1  %input_16_V_load_27 = load i14* %input_16_V_addr_27, align 2

]]></Node>
<StgValue><ssdm name="input_16_V_load_27"/></StgValue>
</operation>

<operation id="2433" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="3392" bw="0" op_0_bw="0">
<![CDATA[
branch1416:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.01735

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2434" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="3395" bw="14" op_0_bw="5">
<![CDATA[
branch1415:1  %input_15_V_load_27 = load i14* %input_15_V_addr_27, align 2

]]></Node>
<StgValue><ssdm name="input_15_V_load_27"/></StgValue>
</operation>

<operation id="2435" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="3396" bw="0" op_0_bw="0">
<![CDATA[
branch1415:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.01735

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2436" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="3399" bw="14" op_0_bw="5">
<![CDATA[
branch1414:1  %input_14_V_load_27 = load i14* %input_14_V_addr_27, align 2

]]></Node>
<StgValue><ssdm name="input_14_V_load_27"/></StgValue>
</operation>

<operation id="2437" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="3400" bw="0" op_0_bw="0">
<![CDATA[
branch1414:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.01735

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2438" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="3403" bw="14" op_0_bw="5">
<![CDATA[
branch1413:1  %input_13_V_load_27 = load i14* %input_13_V_addr220, align 2

]]></Node>
<StgValue><ssdm name="input_13_V_load_27"/></StgValue>
</operation>

<operation id="2439" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="3404" bw="0" op_0_bw="0">
<![CDATA[
branch1413:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.01735

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2440" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="3407" bw="14" op_0_bw="5">
<![CDATA[
branch1412:1  %input_12_V_load_27 = load i14* %input_12_V_addr202, align 2

]]></Node>
<StgValue><ssdm name="input_12_V_load_27"/></StgValue>
</operation>

<operation id="2441" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="3408" bw="0" op_0_bw="0">
<![CDATA[
branch1412:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.01735

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2442" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="3411" bw="14" op_0_bw="5">
<![CDATA[
branch1411:1  %input_11_V_load_27 = load i14* %input_11_V_addr_27, align 2

]]></Node>
<StgValue><ssdm name="input_11_V_load_27"/></StgValue>
</operation>

<operation id="2443" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="3412" bw="0" op_0_bw="0">
<![CDATA[
branch1411:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.01735

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2444" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="3415" bw="14" op_0_bw="5">
<![CDATA[
branch1410:1  %input_10_V_load_27 = load i14* %input_10_V_addr_27, align 2

]]></Node>
<StgValue><ssdm name="input_10_V_load_27"/></StgValue>
</operation>

<operation id="2445" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="3416" bw="0" op_0_bw="0">
<![CDATA[
branch1410:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.01735

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2446" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="3419" bw="14" op_0_bw="5">
<![CDATA[
branch1409:1  %input_9_V_load_27 = load i14* %input_9_V_addr_27, align 2

]]></Node>
<StgValue><ssdm name="input_9_V_load_27"/></StgValue>
</operation>

<operation id="2447" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="3420" bw="0" op_0_bw="0">
<![CDATA[
branch1409:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.01735

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2448" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="3423" bw="14" op_0_bw="5">
<![CDATA[
branch1408:1  %input_8_V_load_27 = load i14* %input_8_V_addr_27, align 2

]]></Node>
<StgValue><ssdm name="input_8_V_load_27"/></StgValue>
</operation>

<operation id="2449" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="3424" bw="0" op_0_bw="0">
<![CDATA[
branch1408:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.01735

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2450" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3427" bw="14" op_0_bw="5">
<![CDATA[
branch1407:1  %input_7_V_load_27 = load i14* %input_7_V_addr112, align 2

]]></Node>
<StgValue><ssdm name="input_7_V_load_27"/></StgValue>
</operation>

<operation id="2451" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3428" bw="0" op_0_bw="0">
<![CDATA[
branch1407:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.01735

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2452" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3431" bw="14" op_0_bw="5">
<![CDATA[
branch1406:1  %input_6_V_load_27 = load i14* %input_6_V_addr94, align 2

]]></Node>
<StgValue><ssdm name="input_6_V_load_27"/></StgValue>
</operation>

<operation id="2453" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3432" bw="0" op_0_bw="0">
<![CDATA[
branch1406:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.01735

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2454" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3435" bw="14" op_0_bw="5">
<![CDATA[
branch1405:1  %input_5_V_load_35 = load i14* %input_5_V_addr76, align 2

]]></Node>
<StgValue><ssdm name="input_5_V_load_35"/></StgValue>
</operation>

<operation id="2455" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3436" bw="0" op_0_bw="0">
<![CDATA[
branch1405:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.01735

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2456" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3439" bw="14" op_0_bw="5">
<![CDATA[
branch1404:1  %input_4_V_load_35 = load i14* %input_4_V_addr58, align 2

]]></Node>
<StgValue><ssdm name="input_4_V_load_35"/></StgValue>
</operation>

<operation id="2457" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3440" bw="0" op_0_bw="0">
<![CDATA[
branch1404:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.01735

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2458" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3443" bw="14" op_0_bw="5">
<![CDATA[
branch1403:1  %input_3_V_load_35 = load i14* %input_3_V_addr_28, align 2

]]></Node>
<StgValue><ssdm name="input_3_V_load_35"/></StgValue>
</operation>

<operation id="2459" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3444" bw="0" op_0_bw="0">
<![CDATA[
branch1403:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.01735

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2460" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3447" bw="14" op_0_bw="5">
<![CDATA[
branch1402:1  %input_2_V_load_35 = load i14* %input_2_V_addr22, align 2

]]></Node>
<StgValue><ssdm name="input_2_V_load_35"/></StgValue>
</operation>

<operation id="2461" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3448" bw="0" op_0_bw="0">
<![CDATA[
branch1402:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.01735

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2462" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3451" bw="14" op_0_bw="5">
<![CDATA[
branch1401:1  %input_1_V_load_26 = load i14* %input_1_V_addr_23, align 2

]]></Node>
<StgValue><ssdm name="input_1_V_load_26"/></StgValue>
</operation>

<operation id="2463" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3452" bw="0" op_0_bw="0">
<![CDATA[
branch1401:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.01735

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2464" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3455" bw="14" op_0_bw="5">
<![CDATA[
branch1400:1  %input_0_V_load_17 = load i14* %input_0_V_addr_17, align 2

]]></Node>
<StgValue><ssdm name="input_0_V_load_17"/></StgValue>
</operation>

<operation id="2465" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3456" bw="0" op_0_bw="0">
<![CDATA[
branch1400:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.01735

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2466" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="3459" bw="14" op_0_bw="5">
<![CDATA[
branch1425:1  %input_25_V_load_27 = load i14* %input_25_V_addr_27, align 2

]]></Node>
<StgValue><ssdm name="input_25_V_load_27"/></StgValue>
</operation>

<operation id="2467" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="3460" bw="0" op_0_bw="0">
<![CDATA[
branch1425:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.01735

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2468" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3462" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0" op_4_bw="14" op_5_bw="0" op_6_bw="14" op_7_bw="0" op_8_bw="14" op_9_bw="0" op_10_bw="14" op_11_bw="0" op_12_bw="14" op_13_bw="0" op_14_bw="14" op_15_bw="0" op_16_bw="14" op_17_bw="0" op_18_bw="14" op_19_bw="0" op_20_bw="14" op_21_bw="0" op_22_bw="14" op_23_bw="0" op_24_bw="14" op_25_bw="0" op_26_bw="14" op_27_bw="0" op_28_bw="14" op_29_bw="0" op_30_bw="14" op_31_bw="0" op_32_bw="14" op_33_bw="0" op_34_bw="14" op_35_bw="0" op_36_bw="14" op_37_bw="0" op_38_bw="14" op_39_bw="0" op_40_bw="14" op_41_bw="0" op_42_bw="14" op_43_bw="0" op_44_bw="14" op_45_bw="0" op_46_bw="14" op_47_bw="0" op_48_bw="14" op_49_bw="0" op_50_bw="14" op_51_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.01735:0  %phi_ln1117_27 = phi i14 [ %input_0_V_load_17, %branch1400 ], [ %input_1_V_load_26, %branch1401 ], [ %input_2_V_load_35, %branch1402 ], [ %input_3_V_load_35, %branch1403 ], [ %input_4_V_load_35, %branch1404 ], [ %input_5_V_load_35, %branch1405 ], [ %input_6_V_load_27, %branch1406 ], [ %input_7_V_load_27, %branch1407 ], [ %input_8_V_load_27, %branch1408 ], [ %input_9_V_load_27, %branch1409 ], [ %input_10_V_load_27, %branch1410 ], [ %input_11_V_load_27, %branch1411 ], [ %input_12_V_load_27, %branch1412 ], [ %input_13_V_load_27, %branch1413 ], [ %input_14_V_load_27, %branch1414 ], [ %input_15_V_load_27, %branch1415 ], [ %input_16_V_load_27, %branch1416 ], [ %input_17_V_load_27, %branch1417 ], [ %input_18_V_load_27, %branch1418 ], [ %input_19_V_load_27, %branch1419 ], [ %input_20_V_load_27, %branch1420 ], [ %input_21_V_load_27, %branch1421 ], [ %input_22_V_load_27, %branch1422 ], [ %input_23_V_load_27, %branch1423 ], [ %input_24_V_load_27, %branch1424 ], [ %input_25_V_load_27, %branch1425 ]

]]></Node>
<StgValue><ssdm name="phi_ln1117_27"/></StgValue>
</operation>

<operation id="2469" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3463" bw="15" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.01735:1  %sext_ln1118_99 = sext i14 %phi_ln1117_27 to i15

]]></Node>
<StgValue><ssdm name="sext_ln1118_99"/></StgValue>
</operation>

<operation id="2470" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3464" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.01735:2  %sub_ln1118_8 = sub i15 0, %sext_ln1118_99

]]></Node>
<StgValue><ssdm name="sub_ln1118_8"/></StgValue>
</operation>

<operation id="2471" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3465" bw="7" op_0_bw="7" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.01735:3  %trunc_ln708_4 = call i7 @_ssdm_op_PartSelect.i7.i15.i32.i32(i15 %sub_ln1118_8, i32 8, i32 14)

]]></Node>
<StgValue><ssdm name="trunc_ln708_4"/></StgValue>
</operation>

<operation id="2472" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3466" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0" op_36_bw="5" op_37_bw="0" op_38_bw="5" op_39_bw="0" op_40_bw="5" op_41_bw="0" op_42_bw="5" op_43_bw="0" op_44_bw="5" op_45_bw="0" op_46_bw="5" op_47_bw="0" op_48_bw="5" op_49_bw="0" op_50_bw="5" op_51_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.01735:4  switch i5 %select_ln32, label %branch1258 [
    i5 0, label %branch1233
    i5 1, label %branch1234
    i5 2, label %branch1235
    i5 3, label %branch1236
    i5 4, label %branch1237
    i5 5, label %branch1238
    i5 6, label %branch1239
    i5 7, label %branch1240
    i5 8, label %branch1241
    i5 9, label %branch1242
    i5 10, label %branch1243
    i5 11, label %branch1244
    i5 12, label %branch1245
    i5 13, label %branch1246
    i5 14, label %branch1247
    i5 15, label %branch1248
    i5 -16, label %branch1249
    i5 -15, label %branch1250
    i5 -14, label %branch1251
    i5 -13, label %branch1252
    i5 -12, label %branch1253
    i5 -11, label %branch1254
    i5 -10, label %branch1255
    i5 -9, label %branch1256
    i5 -8, label %branch1257
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="2473" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3575" bw="28" op_0_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.01532:3  %sext_ln1118_101 = sext i20 %mul_ln1118_70 to i28

]]></Node>
<StgValue><ssdm name="sext_ln1118_101"/></StgValue>
</operation>

<operation id="2474" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3576" bw="15" op_0_bw="15" op_1_bw="7" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.01532:4  %tmp_177 = call i15 @_ssdm_op_BitConcatenate.i15.i7.i8(i7 %trunc_ln708_4, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_177"/></StgValue>
</operation>

<operation id="2475" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3577" bw="22" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.01532:5  %sext_ln728_2 = sext i15 %tmp_177 to i22

]]></Node>
<StgValue><ssdm name="sext_ln728_2"/></StgValue>
</operation>

<operation id="2476" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3578" bw="29" op_0_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.01532:6  %zext_ln728_11 = zext i22 %sext_ln728_2 to i29

]]></Node>
<StgValue><ssdm name="zext_ln728_11"/></StgValue>
</operation>

<operation id="2477" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3579" bw="29" op_0_bw="28">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.01532:7  %zext_ln703_68 = zext i28 %sext_ln1118_101 to i29

]]></Node>
<StgValue><ssdm name="zext_ln703_68"/></StgValue>
</operation>

<operation id="2478" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3580" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.01532:8  %add_ln1192_125 = add nsw i29 %zext_ln728_11, %zext_ln703_68

]]></Node>
<StgValue><ssdm name="add_ln1192_125"/></StgValue>
</operation>

<operation id="2479" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3581" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0" op_36_bw="5" op_37_bw="0" op_38_bw="5" op_39_bw="0" op_40_bw="5" op_41_bw="0" op_42_bw="5" op_43_bw="0" op_44_bw="5" op_45_bw="0" op_46_bw="5" op_47_bw="0" op_48_bw="5" op_49_bw="0" op_50_bw="5" op_51_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.01532:9  switch i5 %select_ln32, label %branch1091 [
    i5 0, label %branch1066
    i5 1, label %branch1067
    i5 2, label %branch1068
    i5 3, label %branch1069
    i5 4, label %branch1070
    i5 5, label %branch1071
    i5 6, label %branch1072
    i5 7, label %branch1073
    i5 8, label %branch1074
    i5 9, label %branch1075
    i5 10, label %branch1076
    i5 11, label %branch1077
    i5 12, label %branch1078
    i5 13, label %branch1079
    i5 14, label %branch1080
    i5 15, label %branch1081
    i5 -16, label %branch1082
    i5 -15, label %branch1083
    i5 -14, label %branch1084
    i5 -13, label %branch1085
    i5 -12, label %branch1086
    i5 -11, label %branch1087
    i5 -10, label %branch1088
    i5 -9, label %branch1089
    i5 -8, label %branch1090
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="2480" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3687" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0" op_4_bw="14" op_5_bw="0" op_6_bw="14" op_7_bw="0" op_8_bw="14" op_9_bw="0" op_10_bw="14" op_11_bw="0" op_12_bw="14" op_13_bw="0" op_14_bw="14" op_15_bw="0" op_16_bw="14" op_17_bw="0" op_18_bw="14" op_19_bw="0" op_20_bw="14" op_21_bw="0" op_22_bw="14" op_23_bw="0" op_24_bw="14" op_25_bw="0" op_26_bw="14" op_27_bw="0" op_28_bw="14" op_29_bw="0" op_30_bw="14" op_31_bw="0" op_32_bw="14" op_33_bw="0" op_34_bw="14" op_35_bw="0" op_36_bw="14" op_37_bw="0" op_38_bw="14" op_39_bw="0" op_40_bw="14" op_41_bw="0" op_42_bw="14" op_43_bw="0" op_44_bw="14" op_45_bw="0" op_46_bw="14" op_47_bw="0" op_48_bw="14" op_49_bw="0" op_50_bw="14" op_51_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.01329:0  %phi_ln1117_29 = phi i14 [ %input_2_V_load_37, %branch1066 ], [ %input_3_V_load_37, %branch1067 ], [ %input_4_V_load_37, %branch1068 ], [ %input_5_V_load_37, %branch1069 ], [ %input_6_V_load_29, %branch1070 ], [ %input_7_V_load_29, %branch1071 ], [ %input_8_V_load_29, %branch1072 ], [ %input_9_V_load_29, %branch1073 ], [ %input_10_V_load_29, %branch1074 ], [ %input_11_V_load_29, %branch1075 ], [ %input_12_V_load_29, %branch1076 ], [ %input_13_V_load_29, %branch1077 ], [ %input_14_V_load_29, %branch1078 ], [ %input_15_V_load_29, %branch1079 ], [ %input_16_V_load_29, %branch1080 ], [ %input_17_V_load_29, %branch1081 ], [ %input_18_V_load_29, %branch1082 ], [ %input_19_V_load_29, %branch1083 ], [ %input_20_V_load_29, %branch1084 ], [ %input_21_V_load_29, %branch1085 ], [ %input_22_V_load_29, %branch1086 ], [ %input_23_V_load_29, %branch1087 ], [ %input_24_V_load_29, %branch1088 ], [ %input_25_V_load_29, %branch1089 ], [ %input_26_V_load_19, %branch1090 ], [ %input_27_V_load_9, %branch1091 ]

]]></Node>
<StgValue><ssdm name="phi_ln1117_29"/></StgValue>
</operation>

<operation id="2481" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3688" bw="22" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.01329:1  %sext_ln1118_102 = sext i14 %phi_ln1117_29 to i22

]]></Node>
<StgValue><ssdm name="sext_ln1118_102"/></StgValue>
</operation>

<operation id="2482" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3689" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.01329:2  %mul_ln1118_71 = mul i22 %sext_ln1118_102, -123

]]></Node>
<StgValue><ssdm name="mul_ln1118_71"/></StgValue>
</operation>

<operation id="2483" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3690" bw="14" op_0_bw="14" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.01329:3  %tmp_178 = call i14 @_ssdm_op_PartSelect.i14.i29.i32.i32(i29 %add_ln1192_125, i32 8, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_178"/></StgValue>
</operation>

<operation id="2484" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3691" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.01329:4  %shl_ln728_121 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_178, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_121"/></StgValue>
</operation>

<operation id="2485" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3692" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.01329:5  %add_ln1192_126 = add i22 %shl_ln728_121, %mul_ln1118_71

]]></Node>
<StgValue><ssdm name="add_ln1192_126"/></StgValue>
</operation>

<operation id="2486" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3693" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0" op_36_bw="5" op_37_bw="0" op_38_bw="5" op_39_bw="0" op_40_bw="5" op_41_bw="0" op_42_bw="5" op_43_bw="0" op_44_bw="5" op_45_bw="0" op_46_bw="5" op_47_bw="0" op_48_bw="5" op_49_bw="0" op_50_bw="5" op_51_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.01329:6  switch i5 %select_ln32, label %branch921 [
    i5 0, label %branch896
    i5 1, label %branch897
    i5 2, label %branch898
    i5 3, label %branch899
    i5 4, label %branch900
    i5 5, label %branch901
    i5 6, label %branch902
    i5 7, label %branch903
    i5 8, label %branch904
    i5 9, label %branch905
    i5 10, label %branch906
    i5 11, label %branch907
    i5 12, label %branch908
    i5 13, label %branch909
    i5 14, label %branch910
    i5 15, label %branch911
    i5 -16, label %branch912
    i5 -15, label %branch913
    i5 -14, label %branch914
    i5 -13, label %branch915
    i5 -12, label %branch916
    i5 -11, label %branch917
    i5 -10, label %branch918
    i5 -9, label %branch919
    i5 -8, label %branch920
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="2487" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="3696" bw="14" op_0_bw="5">
<![CDATA[
branch920:1  %input_24_V_load_30 = load i14* %input_24_V_addr_27, align 2

]]></Node>
<StgValue><ssdm name="input_24_V_load_30"/></StgValue>
</operation>

<operation id="2488" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="3697" bw="0" op_0_bw="0">
<![CDATA[
branch920:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.01126

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2489" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="3700" bw="14" op_0_bw="5">
<![CDATA[
branch919:1  %input_23_V_load_30 = load i14* %input_23_V_addr_25, align 2

]]></Node>
<StgValue><ssdm name="input_23_V_load_30"/></StgValue>
</operation>

<operation id="2490" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="3701" bw="0" op_0_bw="0">
<![CDATA[
branch919:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.01126

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2491" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="3704" bw="14" op_0_bw="5">
<![CDATA[
branch918:1  %input_22_V_load_30 = load i14* %input_22_V_addr_30, align 2

]]></Node>
<StgValue><ssdm name="input_22_V_load_30"/></StgValue>
</operation>

<operation id="2492" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="3705" bw="0" op_0_bw="0">
<![CDATA[
branch918:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.01126

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2493" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="3708" bw="14" op_0_bw="5">
<![CDATA[
branch917:1  %input_21_V_load_30 = load i14* %input_21_V_addr_30, align 2

]]></Node>
<StgValue><ssdm name="input_21_V_load_30"/></StgValue>
</operation>

<operation id="2494" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="3709" bw="0" op_0_bw="0">
<![CDATA[
branch917:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.01126

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2495" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="3712" bw="14" op_0_bw="5">
<![CDATA[
branch916:1  %input_20_V_load_30 = load i14* %input_20_V_addr_30, align 2

]]></Node>
<StgValue><ssdm name="input_20_V_load_30"/></StgValue>
</operation>

<operation id="2496" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="3713" bw="0" op_0_bw="0">
<![CDATA[
branch916:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.01126

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2497" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="3716" bw="14" op_0_bw="5">
<![CDATA[
branch915:1  %input_19_V_load_30 = load i14* %input_19_V_addr_30, align 2

]]></Node>
<StgValue><ssdm name="input_19_V_load_30"/></StgValue>
</operation>

<operation id="2498" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="3717" bw="0" op_0_bw="0">
<![CDATA[
branch915:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.01126

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2499" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="3720" bw="14" op_0_bw="5">
<![CDATA[
branch914:1  %input_18_V_load_30 = load i14* %input_18_V_addr_24, align 2

]]></Node>
<StgValue><ssdm name="input_18_V_load_30"/></StgValue>
</operation>

<operation id="2500" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="3721" bw="0" op_0_bw="0">
<![CDATA[
branch914:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.01126

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2501" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="3724" bw="14" op_0_bw="5">
<![CDATA[
branch913:1  %input_17_V_load_30 = load i14* %input_17_V_addr_26, align 2

]]></Node>
<StgValue><ssdm name="input_17_V_load_30"/></StgValue>
</operation>

<operation id="2502" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="3725" bw="0" op_0_bw="0">
<![CDATA[
branch913:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.01126

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2503" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="3728" bw="14" op_0_bw="5">
<![CDATA[
branch912:1  %input_16_V_load_30 = load i14* %input_16_V_addr_30, align 2

]]></Node>
<StgValue><ssdm name="input_16_V_load_30"/></StgValue>
</operation>

<operation id="2504" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="3729" bw="0" op_0_bw="0">
<![CDATA[
branch912:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.01126

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2505" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="3732" bw="14" op_0_bw="5">
<![CDATA[
branch911:1  %input_15_V_load_30 = load i14* %input_15_V_addr_30, align 2

]]></Node>
<StgValue><ssdm name="input_15_V_load_30"/></StgValue>
</operation>

<operation id="2506" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="3733" bw="0" op_0_bw="0">
<![CDATA[
branch911:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.01126

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2507" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="3736" bw="14" op_0_bw="5">
<![CDATA[
branch910:1  %input_14_V_load_30 = load i14* %input_14_V_addr_30, align 2

]]></Node>
<StgValue><ssdm name="input_14_V_load_30"/></StgValue>
</operation>

<operation id="2508" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="3737" bw="0" op_0_bw="0">
<![CDATA[
branch910:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.01126

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2509" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="3740" bw="14" op_0_bw="5">
<![CDATA[
branch909:1  %input_13_V_load_30 = load i14* %input_13_V_addr_28, align 2

]]></Node>
<StgValue><ssdm name="input_13_V_load_30"/></StgValue>
</operation>

<operation id="2510" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="3741" bw="0" op_0_bw="0">
<![CDATA[
branch909:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.01126

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2511" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="3744" bw="14" op_0_bw="5">
<![CDATA[
branch908:1  %input_12_V_load_30 = load i14* %input_12_V_addr_23, align 2

]]></Node>
<StgValue><ssdm name="input_12_V_load_30"/></StgValue>
</operation>

<operation id="2512" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="3745" bw="0" op_0_bw="0">
<![CDATA[
branch908:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.01126

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2513" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="3748" bw="14" op_0_bw="5">
<![CDATA[
branch907:1  %input_11_V_load_30 = load i14* %input_11_V_addr_30, align 2

]]></Node>
<StgValue><ssdm name="input_11_V_load_30"/></StgValue>
</operation>

<operation id="2514" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="3749" bw="0" op_0_bw="0">
<![CDATA[
branch907:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.01126

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2515" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="3752" bw="14" op_0_bw="5">
<![CDATA[
branch906:1  %input_10_V_load_30 = load i14* %input_10_V_addr_30, align 2

]]></Node>
<StgValue><ssdm name="input_10_V_load_30"/></StgValue>
</operation>

<operation id="2516" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="3753" bw="0" op_0_bw="0">
<![CDATA[
branch906:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.01126

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2517" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="3756" bw="14" op_0_bw="5">
<![CDATA[
branch905:1  %input_9_V_load_30 = load i14* %input_9_V_addr_30, align 2

]]></Node>
<StgValue><ssdm name="input_9_V_load_30"/></StgValue>
</operation>

<operation id="2518" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="3757" bw="0" op_0_bw="0">
<![CDATA[
branch905:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.01126

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2519" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="3760" bw="14" op_0_bw="5">
<![CDATA[
branch904:1  %input_8_V_load_30 = load i14* %input_8_V_addr_30, align 2

]]></Node>
<StgValue><ssdm name="input_8_V_load_30"/></StgValue>
</operation>

<operation id="2520" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="3761" bw="0" op_0_bw="0">
<![CDATA[
branch904:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.01126

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2521" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3764" bw="14" op_0_bw="5">
<![CDATA[
branch903:1  %input_7_V_load_30 = load i14* %input_7_V_addr_25, align 2

]]></Node>
<StgValue><ssdm name="input_7_V_load_30"/></StgValue>
</operation>

<operation id="2522" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3765" bw="0" op_0_bw="0">
<![CDATA[
branch903:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.01126

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2523" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3768" bw="14" op_0_bw="5">
<![CDATA[
branch902:1  %input_6_V_load_30 = load i14* %input_6_V_addr_22, align 2

]]></Node>
<StgValue><ssdm name="input_6_V_load_30"/></StgValue>
</operation>

<operation id="2524" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3769" bw="0" op_0_bw="0">
<![CDATA[
branch902:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.01126

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2525" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3772" bw="14" op_0_bw="5">
<![CDATA[
branch901:1  %input_5_V_load_38 = load i14* %input_5_V_addr_28, align 2

]]></Node>
<StgValue><ssdm name="input_5_V_load_38"/></StgValue>
</operation>

<operation id="2526" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3773" bw="0" op_0_bw="0">
<![CDATA[
branch901:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.01126

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2527" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3776" bw="14" op_0_bw="5">
<![CDATA[
branch900:1  %input_4_V_load_38 = load i14* %input_4_V_addr_27, align 2

]]></Node>
<StgValue><ssdm name="input_4_V_load_38"/></StgValue>
</operation>

<operation id="2528" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3777" bw="0" op_0_bw="0">
<![CDATA[
branch900:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.01126

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2529" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3780" bw="14" op_0_bw="5">
<![CDATA[
branch899:1  %input_3_V_load_38 = load i14* %input_3_V_addr_29, align 2

]]></Node>
<StgValue><ssdm name="input_3_V_load_38"/></StgValue>
</operation>

<operation id="2530" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3781" bw="0" op_0_bw="0">
<![CDATA[
branch899:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.01126

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2531" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3784" bw="14" op_0_bw="5">
<![CDATA[
branch898:1  %input_2_V_load_38 = load i14* %input_2_V_addr_28, align 2

]]></Node>
<StgValue><ssdm name="input_2_V_load_38"/></StgValue>
</operation>

<operation id="2532" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3785" bw="0" op_0_bw="0">
<![CDATA[
branch898:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.01126

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2533" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3788" bw="14" op_0_bw="5">
<![CDATA[
branch897:1  %input_1_V_load_28 = load i14* %input_1_V_addr_24, align 2

]]></Node>
<StgValue><ssdm name="input_1_V_load_28"/></StgValue>
</operation>

<operation id="2534" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3789" bw="0" op_0_bw="0">
<![CDATA[
branch897:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.01126

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2535" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3792" bw="14" op_0_bw="5">
<![CDATA[
branch896:1  %input_0_V_load_18 = load i14* %input_0_V_addr_18, align 2

]]></Node>
<StgValue><ssdm name="input_0_V_load_18"/></StgValue>
</operation>

<operation id="2536" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3793" bw="0" op_0_bw="0">
<![CDATA[
branch896:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.01126

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2537" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="3796" bw="14" op_0_bw="5">
<![CDATA[
branch921:1  %input_25_V_load_30 = load i14* %input_25_V_addr_30, align 2

]]></Node>
<StgValue><ssdm name="input_25_V_load_30"/></StgValue>
</operation>

<operation id="2538" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="3797" bw="0" op_0_bw="0">
<![CDATA[
branch921:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.01126

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2539" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="4448" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1396:0  %input_24_V_addr419 = getelementptr [28 x i14]* %input_24_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_24_V_addr419"/></StgValue>
</operation>

<operation id="2540" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="4449" bw="14" op_0_bw="5">
<![CDATA[
branch1396:1  %input_24_V_load_36 = load i14* %input_24_V_addr419, align 2

]]></Node>
<StgValue><ssdm name="input_24_V_load_36"/></StgValue>
</operation>

<operation id="2541" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="4452" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1395:0  %input_23_V_addr401 = getelementptr [28 x i14]* %input_23_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_23_V_addr401"/></StgValue>
</operation>

<operation id="2542" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="4453" bw="14" op_0_bw="5">
<![CDATA[
branch1395:1  %input_23_V_load_36 = load i14* %input_23_V_addr401, align 2

]]></Node>
<StgValue><ssdm name="input_23_V_load_36"/></StgValue>
</operation>

<operation id="2543" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="4456" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1394:0  %input_22_V_addr_36 = getelementptr [28 x i14]* %input_22_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_22_V_addr_36"/></StgValue>
</operation>

<operation id="2544" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="4457" bw="14" op_0_bw="5">
<![CDATA[
branch1394:1  %input_22_V_load_36 = load i14* %input_22_V_addr_36, align 2

]]></Node>
<StgValue><ssdm name="input_22_V_load_36"/></StgValue>
</operation>

<operation id="2545" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="4460" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1393:0  %input_21_V_addr_36 = getelementptr [28 x i14]* %input_21_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_21_V_addr_36"/></StgValue>
</operation>

<operation id="2546" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="4461" bw="14" op_0_bw="5">
<![CDATA[
branch1393:1  %input_21_V_load_36 = load i14* %input_21_V_addr_36, align 2

]]></Node>
<StgValue><ssdm name="input_21_V_load_36"/></StgValue>
</operation>

<operation id="2547" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="4464" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1392:0  %input_20_V_addr_36 = getelementptr [28 x i14]* %input_20_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_20_V_addr_36"/></StgValue>
</operation>

<operation id="2548" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="4465" bw="14" op_0_bw="5">
<![CDATA[
branch1392:1  %input_20_V_load_36 = load i14* %input_20_V_addr_36, align 2

]]></Node>
<StgValue><ssdm name="input_20_V_load_36"/></StgValue>
</operation>

<operation id="2549" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="4468" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1391:0  %input_19_V_addr329 = getelementptr [28 x i14]* %input_19_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_19_V_addr329"/></StgValue>
</operation>

<operation id="2550" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="4469" bw="14" op_0_bw="5">
<![CDATA[
branch1391:1  %input_19_V_load_36 = load i14* %input_19_V_addr329, align 2

]]></Node>
<StgValue><ssdm name="input_19_V_load_36"/></StgValue>
</operation>

<operation id="2551" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="4472" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1390:0  %input_18_V_addr311 = getelementptr [28 x i14]* %input_18_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_18_V_addr311"/></StgValue>
</operation>

<operation id="2552" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="4473" bw="14" op_0_bw="5">
<![CDATA[
branch1390:1  %input_18_V_load_36 = load i14* %input_18_V_addr311, align 2

]]></Node>
<StgValue><ssdm name="input_18_V_load_36"/></StgValue>
</operation>

<operation id="2553" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="4476" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1389:0  %input_17_V_addr_32 = getelementptr [28 x i14]* %input_17_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_17_V_addr_32"/></StgValue>
</operation>

<operation id="2554" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="4477" bw="14" op_0_bw="5">
<![CDATA[
branch1389:1  %input_17_V_load_36 = load i14* %input_17_V_addr_32, align 2

]]></Node>
<StgValue><ssdm name="input_17_V_load_36"/></StgValue>
</operation>

<operation id="2555" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="4480" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1388:0  %input_16_V_addr_36 = getelementptr [28 x i14]* %input_16_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_16_V_addr_36"/></StgValue>
</operation>

<operation id="2556" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="4481" bw="14" op_0_bw="5">
<![CDATA[
branch1388:1  %input_16_V_load_36 = load i14* %input_16_V_addr_36, align 2

]]></Node>
<StgValue><ssdm name="input_16_V_load_36"/></StgValue>
</operation>

<operation id="2557" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="4484" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1387:0  %input_15_V_addr_36 = getelementptr [28 x i14]* %input_15_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_15_V_addr_36"/></StgValue>
</operation>

<operation id="2558" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="4485" bw="14" op_0_bw="5">
<![CDATA[
branch1387:1  %input_15_V_load_36 = load i14* %input_15_V_addr_36, align 2

]]></Node>
<StgValue><ssdm name="input_15_V_load_36"/></StgValue>
</operation>

<operation id="2559" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="4488" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1386:0  %input_14_V_addr_36 = getelementptr [28 x i14]* %input_14_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_14_V_addr_36"/></StgValue>
</operation>

<operation id="2560" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="4489" bw="14" op_0_bw="5">
<![CDATA[
branch1386:1  %input_14_V_load_36 = load i14* %input_14_V_addr_36, align 2

]]></Node>
<StgValue><ssdm name="input_14_V_load_36"/></StgValue>
</operation>

<operation id="2561" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="4492" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1385:0  %input_13_V_addr221 = getelementptr [28 x i14]* %input_13_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_13_V_addr221"/></StgValue>
</operation>

<operation id="2562" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="4493" bw="14" op_0_bw="5">
<![CDATA[
branch1385:1  %input_13_V_load_36 = load i14* %input_13_V_addr221, align 2

]]></Node>
<StgValue><ssdm name="input_13_V_load_36"/></StgValue>
</operation>

<operation id="2563" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="4496" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1384:0  %input_12_V_addr203 = getelementptr [28 x i14]* %input_12_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_12_V_addr203"/></StgValue>
</operation>

<operation id="2564" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="4497" bw="14" op_0_bw="5">
<![CDATA[
branch1384:1  %input_12_V_load_36 = load i14* %input_12_V_addr203, align 2

]]></Node>
<StgValue><ssdm name="input_12_V_load_36"/></StgValue>
</operation>

<operation id="2565" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="4500" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1383:0  %input_11_V_addr_36 = getelementptr [28 x i14]* %input_11_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_11_V_addr_36"/></StgValue>
</operation>

<operation id="2566" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="4501" bw="14" op_0_bw="5">
<![CDATA[
branch1383:1  %input_11_V_load_36 = load i14* %input_11_V_addr_36, align 2

]]></Node>
<StgValue><ssdm name="input_11_V_load_36"/></StgValue>
</operation>

<operation id="2567" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="4504" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1382:0  %input_10_V_addr_36 = getelementptr [28 x i14]* %input_10_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_10_V_addr_36"/></StgValue>
</operation>

<operation id="2568" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="4505" bw="14" op_0_bw="5">
<![CDATA[
branch1382:1  %input_10_V_load_36 = load i14* %input_10_V_addr_36, align 2

]]></Node>
<StgValue><ssdm name="input_10_V_load_36"/></StgValue>
</operation>

<operation id="2569" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="4508" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1381:0  %input_9_V_addr_36 = getelementptr [28 x i14]* %input_9_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_9_V_addr_36"/></StgValue>
</operation>

<operation id="2570" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="4509" bw="14" op_0_bw="5">
<![CDATA[
branch1381:1  %input_9_V_load_36 = load i14* %input_9_V_addr_36, align 2

]]></Node>
<StgValue><ssdm name="input_9_V_load_36"/></StgValue>
</operation>

<operation id="2571" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="4512" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1380:0  %input_8_V_addr131 = getelementptr [28 x i14]* %input_8_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_8_V_addr131"/></StgValue>
</operation>

<operation id="2572" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="4513" bw="14" op_0_bw="5">
<![CDATA[
branch1380:1  %input_8_V_load_36 = load i14* %input_8_V_addr131, align 2

]]></Node>
<StgValue><ssdm name="input_8_V_load_36"/></StgValue>
</operation>

<operation id="2573" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="4516" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1379:0  %input_7_V_addr113 = getelementptr [28 x i14]* %input_7_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_7_V_addr113"/></StgValue>
</operation>

<operation id="2574" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="4517" bw="14" op_0_bw="5">
<![CDATA[
branch1379:1  %input_7_V_load_36 = load i14* %input_7_V_addr113, align 2

]]></Node>
<StgValue><ssdm name="input_7_V_load_36"/></StgValue>
</operation>

<operation id="2575" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="4520" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1378:0  %input_6_V_addr95 = getelementptr [28 x i14]* %input_6_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_6_V_addr95"/></StgValue>
</operation>

<operation id="2576" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="4521" bw="14" op_0_bw="5">
<![CDATA[
branch1378:1  %input_6_V_load_36 = load i14* %input_6_V_addr95, align 2

]]></Node>
<StgValue><ssdm name="input_6_V_load_36"/></StgValue>
</operation>

<operation id="2577" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="4524" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1377:0  %input_5_V_addr77 = getelementptr [28 x i14]* %input_5_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_5_V_addr77"/></StgValue>
</operation>

<operation id="2578" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="4525" bw="14" op_0_bw="5">
<![CDATA[
branch1377:1  %input_5_V_load_44 = load i14* %input_5_V_addr77, align 2

]]></Node>
<StgValue><ssdm name="input_5_V_load_44"/></StgValue>
</operation>

<operation id="2579" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="4528" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1376:0  %input_4_V_addr59 = getelementptr [28 x i14]* %input_4_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_4_V_addr59"/></StgValue>
</operation>

<operation id="2580" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="4529" bw="14" op_0_bw="5">
<![CDATA[
branch1376:1  %input_4_V_load_44 = load i14* %input_4_V_addr59, align 2

]]></Node>
<StgValue><ssdm name="input_4_V_load_44"/></StgValue>
</operation>

<operation id="2581" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="4532" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1375:0  %input_3_V_addr41 = getelementptr [28 x i14]* %input_3_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_3_V_addr41"/></StgValue>
</operation>

<operation id="2582" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="4533" bw="14" op_0_bw="5">
<![CDATA[
branch1375:1  %input_3_V_load_44 = load i14* %input_3_V_addr41, align 2

]]></Node>
<StgValue><ssdm name="input_3_V_load_44"/></StgValue>
</operation>

<operation id="2583" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="4536" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1374:0  %input_2_V_addr23 = getelementptr [28 x i14]* %input_2_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_2_V_addr23"/></StgValue>
</operation>

<operation id="2584" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="4537" bw="14" op_0_bw="5">
<![CDATA[
branch1374:1  %input_2_V_load_44 = load i14* %input_2_V_addr23, align 2

]]></Node>
<StgValue><ssdm name="input_2_V_load_44"/></StgValue>
</operation>

<operation id="2585" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4540" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1373:0  %input_1_V_addr11 = getelementptr [28 x i14]* %input_1_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_1_V_addr11"/></StgValue>
</operation>

<operation id="2586" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4541" bw="14" op_0_bw="5">
<![CDATA[
branch1373:1  %input_1_V_load_32 = load i14* %input_1_V_addr11, align 2

]]></Node>
<StgValue><ssdm name="input_1_V_load_32"/></StgValue>
</operation>

<operation id="2587" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4544" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1372:0  %input_0_V_addr_20 = getelementptr [28 x i14]* %input_0_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_0_V_addr_20"/></StgValue>
</operation>

<operation id="2588" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4545" bw="14" op_0_bw="5">
<![CDATA[
branch1372:1  %input_0_V_load_20 = load i14* %input_0_V_addr_20, align 2

]]></Node>
<StgValue><ssdm name="input_0_V_load_20"/></StgValue>
</operation>

<operation id="2589" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="4548" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1397:0  %input_25_V_addr_36 = getelementptr [28 x i14]* %input_25_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_25_V_addr_36"/></StgValue>
</operation>

<operation id="2590" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="4549" bw="14" op_0_bw="5">
<![CDATA[
branch1397:1  %input_25_V_load_36 = load i14* %input_25_V_addr_36, align 2

]]></Node>
<StgValue><ssdm name="input_25_V_load_36"/></StgValue>
</operation>

<operation id="2591" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="4562" bw="14" op_0_bw="5">
<![CDATA[
branch1229:1  %input_25_V_load_37 = load i14* %input_25_V_addr_37, align 2

]]></Node>
<StgValue><ssdm name="input_25_V_load_37"/></StgValue>
</operation>

<operation id="2592" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="4563" bw="0" op_0_bw="0">
<![CDATA[
branch1229:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.01503

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2593" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="4566" bw="14" op_0_bw="5">
<![CDATA[
branch1228:1  %input_24_V_load_37 = load i14* %input_24_V_addr425, align 2

]]></Node>
<StgValue><ssdm name="input_24_V_load_37"/></StgValue>
</operation>

<operation id="2594" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="4567" bw="0" op_0_bw="0">
<![CDATA[
branch1228:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.01503

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2595" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="4570" bw="14" op_0_bw="5">
<![CDATA[
branch1227:1  %input_23_V_load_37 = load i14* %input_23_V_addr407, align 2

]]></Node>
<StgValue><ssdm name="input_23_V_load_37"/></StgValue>
</operation>

<operation id="2596" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="4571" bw="0" op_0_bw="0">
<![CDATA[
branch1227:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.01503

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2597" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="4574" bw="14" op_0_bw="5">
<![CDATA[
branch1226:1  %input_22_V_load_37 = load i14* %input_22_V_addr_37, align 2

]]></Node>
<StgValue><ssdm name="input_22_V_load_37"/></StgValue>
</operation>

<operation id="2598" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="4575" bw="0" op_0_bw="0">
<![CDATA[
branch1226:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.01503

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2599" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="4578" bw="14" op_0_bw="5">
<![CDATA[
branch1225:1  %input_21_V_load_37 = load i14* %input_21_V_addr_37, align 2

]]></Node>
<StgValue><ssdm name="input_21_V_load_37"/></StgValue>
</operation>

<operation id="2600" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="4579" bw="0" op_0_bw="0">
<![CDATA[
branch1225:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.01503

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2601" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="4582" bw="14" op_0_bw="5">
<![CDATA[
branch1224:1  %input_20_V_load_37 = load i14* %input_20_V_addr_37, align 2

]]></Node>
<StgValue><ssdm name="input_20_V_load_37"/></StgValue>
</operation>

<operation id="2602" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="4583" bw="0" op_0_bw="0">
<![CDATA[
branch1224:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.01503

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2603" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="4586" bw="14" op_0_bw="5">
<![CDATA[
branch1223:1  %input_19_V_load_37 = load i14* %input_19_V_addr335, align 2

]]></Node>
<StgValue><ssdm name="input_19_V_load_37"/></StgValue>
</operation>

<operation id="2604" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="4587" bw="0" op_0_bw="0">
<![CDATA[
branch1223:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.01503

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2605" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="4590" bw="14" op_0_bw="5">
<![CDATA[
branch1222:1  %input_18_V_load_37 = load i14* %input_18_V_addr317, align 2

]]></Node>
<StgValue><ssdm name="input_18_V_load_37"/></StgValue>
</operation>

<operation id="2606" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="4591" bw="0" op_0_bw="0">
<![CDATA[
branch1222:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.01503

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2607" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="4594" bw="14" op_0_bw="5">
<![CDATA[
branch1221:1  %input_17_V_load_37 = load i14* %input_17_V_addr_33, align 2

]]></Node>
<StgValue><ssdm name="input_17_V_load_37"/></StgValue>
</operation>

<operation id="2608" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="4595" bw="0" op_0_bw="0">
<![CDATA[
branch1221:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.01503

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2609" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="4598" bw="14" op_0_bw="5">
<![CDATA[
branch1220:1  %input_16_V_load_37 = load i14* %input_16_V_addr_37, align 2

]]></Node>
<StgValue><ssdm name="input_16_V_load_37"/></StgValue>
</operation>

<operation id="2610" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="4599" bw="0" op_0_bw="0">
<![CDATA[
branch1220:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.01503

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2611" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="4602" bw="14" op_0_bw="5">
<![CDATA[
branch1219:1  %input_15_V_load_37 = load i14* %input_15_V_addr_37, align 2

]]></Node>
<StgValue><ssdm name="input_15_V_load_37"/></StgValue>
</operation>

<operation id="2612" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="4603" bw="0" op_0_bw="0">
<![CDATA[
branch1219:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.01503

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2613" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="4606" bw="14" op_0_bw="5">
<![CDATA[
branch1218:1  %input_14_V_load_37 = load i14* %input_14_V_addr_37, align 2

]]></Node>
<StgValue><ssdm name="input_14_V_load_37"/></StgValue>
</operation>

<operation id="2614" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="4607" bw="0" op_0_bw="0">
<![CDATA[
branch1218:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.01503

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2615" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="4610" bw="14" op_0_bw="5">
<![CDATA[
branch1217:1  %input_13_V_load_37 = load i14* %input_13_V_addr227, align 2

]]></Node>
<StgValue><ssdm name="input_13_V_load_37"/></StgValue>
</operation>

<operation id="2616" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="4611" bw="0" op_0_bw="0">
<![CDATA[
branch1217:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.01503

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2617" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="4614" bw="14" op_0_bw="5">
<![CDATA[
branch1216:1  %input_12_V_load_37 = load i14* %input_12_V_addr209, align 2

]]></Node>
<StgValue><ssdm name="input_12_V_load_37"/></StgValue>
</operation>

<operation id="2618" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="4615" bw="0" op_0_bw="0">
<![CDATA[
branch1216:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.01503

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2619" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="4618" bw="14" op_0_bw="5">
<![CDATA[
branch1215:1  %input_11_V_load_37 = load i14* %input_11_V_addr_37, align 2

]]></Node>
<StgValue><ssdm name="input_11_V_load_37"/></StgValue>
</operation>

<operation id="2620" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="4619" bw="0" op_0_bw="0">
<![CDATA[
branch1215:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.01503

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2621" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="4622" bw="14" op_0_bw="5">
<![CDATA[
branch1214:1  %input_10_V_load_37 = load i14* %input_10_V_addr_37, align 2

]]></Node>
<StgValue><ssdm name="input_10_V_load_37"/></StgValue>
</operation>

<operation id="2622" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="4623" bw="0" op_0_bw="0">
<![CDATA[
branch1214:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.01503

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2623" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="4626" bw="14" op_0_bw="5">
<![CDATA[
branch1213:1  %input_9_V_load_37 = load i14* %input_9_V_addr_37, align 2

]]></Node>
<StgValue><ssdm name="input_9_V_load_37"/></StgValue>
</operation>

<operation id="2624" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="4627" bw="0" op_0_bw="0">
<![CDATA[
branch1213:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.01503

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2625" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="4630" bw="14" op_0_bw="5">
<![CDATA[
branch1212:1  %input_8_V_load_37 = load i14* %input_8_V_addr_36, align 2

]]></Node>
<StgValue><ssdm name="input_8_V_load_37"/></StgValue>
</operation>

<operation id="2626" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="4631" bw="0" op_0_bw="0">
<![CDATA[
branch1212:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.01503

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2627" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="4634" bw="14" op_0_bw="5">
<![CDATA[
branch1211:1  %input_7_V_load_37 = load i14* %input_7_V_addr119, align 2

]]></Node>
<StgValue><ssdm name="input_7_V_load_37"/></StgValue>
</operation>

<operation id="2628" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="4635" bw="0" op_0_bw="0">
<![CDATA[
branch1211:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.01503

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2629" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="4638" bw="14" op_0_bw="5">
<![CDATA[
branch1210:1  %input_6_V_load_37 = load i14* %input_6_V_addr101, align 2

]]></Node>
<StgValue><ssdm name="input_6_V_load_37"/></StgValue>
</operation>

<operation id="2630" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="4639" bw="0" op_0_bw="0">
<![CDATA[
branch1210:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.01503

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2631" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="4642" bw="14" op_0_bw="5">
<![CDATA[
branch1209:1  %input_5_V_load_45 = load i14* %input_5_V_addr83, align 2

]]></Node>
<StgValue><ssdm name="input_5_V_load_45"/></StgValue>
</operation>

<operation id="2632" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="4643" bw="0" op_0_bw="0">
<![CDATA[
branch1209:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.01503

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2633" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="4646" bw="14" op_0_bw="5">
<![CDATA[
branch1208:1  %input_4_V_load_45 = load i14* %input_4_V_addr65, align 2

]]></Node>
<StgValue><ssdm name="input_4_V_load_45"/></StgValue>
</operation>

<operation id="2634" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="4647" bw="0" op_0_bw="0">
<![CDATA[
branch1208:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.01503

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2635" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="4650" bw="14" op_0_bw="5">
<![CDATA[
branch1207:1  %input_3_V_load_45 = load i14* %input_3_V_addr47, align 2

]]></Node>
<StgValue><ssdm name="input_3_V_load_45"/></StgValue>
</operation>

<operation id="2636" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="4651" bw="0" op_0_bw="0">
<![CDATA[
branch1207:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.01503

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2637" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4654" bw="14" op_0_bw="5">
<![CDATA[
branch1206:1  %input_2_V_load_45 = load i14* %input_2_V_addr29, align 2

]]></Node>
<StgValue><ssdm name="input_2_V_load_45"/></StgValue>
</operation>

<operation id="2638" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4655" bw="0" op_0_bw="0">
<![CDATA[
branch1206:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.01503

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2639" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4658" bw="14" op_0_bw="5">
<![CDATA[
branch1205:1  %input_1_V_load_33 = load i14* %input_1_V_addr17, align 2

]]></Node>
<StgValue><ssdm name="input_1_V_load_33"/></StgValue>
</operation>

<operation id="2640" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4659" bw="0" op_0_bw="0">
<![CDATA[
branch1205:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.01503

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2641" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="4662" bw="14" op_0_bw="5">
<![CDATA[
branch1230:1  %input_26_V_load_24 = load i14* %input_26_V_addr_24, align 2

]]></Node>
<StgValue><ssdm name="input_26_V_load_24"/></StgValue>
</operation>

<operation id="2642" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="4663" bw="0" op_0_bw="0">
<![CDATA[
branch1230:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.01503

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2643" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="4674" bw="14" op_0_bw="5">
<![CDATA[
branch1062:1  %input_26_V_load_25 = load i14* %input_26_V_addr_25, align 2

]]></Node>
<StgValue><ssdm name="input_26_V_load_25"/></StgValue>
</operation>

<operation id="2644" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="4675" bw="0" op_0_bw="0">
<![CDATA[
branch1062:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.01300

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2645" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="4678" bw="14" op_0_bw="5">
<![CDATA[
branch1061:1  %input_25_V_load_38 = load i14* %input_25_V_addr_38, align 2

]]></Node>
<StgValue><ssdm name="input_25_V_load_38"/></StgValue>
</operation>

<operation id="2646" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="4679" bw="0" op_0_bw="0">
<![CDATA[
branch1061:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.01300

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2647" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="4682" bw="14" op_0_bw="5">
<![CDATA[
branch1060:1  %input_24_V_load_38 = load i14* %input_24_V_addr431, align 2

]]></Node>
<StgValue><ssdm name="input_24_V_load_38"/></StgValue>
</operation>

<operation id="2648" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="4683" bw="0" op_0_bw="0">
<![CDATA[
branch1060:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.01300

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2649" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="4686" bw="14" op_0_bw="5">
<![CDATA[
branch1059:1  %input_23_V_load_38 = load i14* %input_23_V_addr413, align 2

]]></Node>
<StgValue><ssdm name="input_23_V_load_38"/></StgValue>
</operation>

<operation id="2650" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="4687" bw="0" op_0_bw="0">
<![CDATA[
branch1059:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.01300

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2651" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="4690" bw="14" op_0_bw="5">
<![CDATA[
branch1058:1  %input_22_V_load_38 = load i14* %input_22_V_addr_38, align 2

]]></Node>
<StgValue><ssdm name="input_22_V_load_38"/></StgValue>
</operation>

<operation id="2652" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="4691" bw="0" op_0_bw="0">
<![CDATA[
branch1058:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.01300

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2653" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="4694" bw="14" op_0_bw="5">
<![CDATA[
branch1057:1  %input_21_V_load_38 = load i14* %input_21_V_addr_38, align 2

]]></Node>
<StgValue><ssdm name="input_21_V_load_38"/></StgValue>
</operation>

<operation id="2654" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="4695" bw="0" op_0_bw="0">
<![CDATA[
branch1057:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.01300

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2655" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="4698" bw="14" op_0_bw="5">
<![CDATA[
branch1056:1  %input_20_V_load_38 = load i14* %input_20_V_addr_38, align 2

]]></Node>
<StgValue><ssdm name="input_20_V_load_38"/></StgValue>
</operation>

<operation id="2656" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="4699" bw="0" op_0_bw="0">
<![CDATA[
branch1056:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.01300

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2657" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="4702" bw="14" op_0_bw="5">
<![CDATA[
branch1055:1  %input_19_V_load_38 = load i14* %input_19_V_addr_36, align 2

]]></Node>
<StgValue><ssdm name="input_19_V_load_38"/></StgValue>
</operation>

<operation id="2658" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="4703" bw="0" op_0_bw="0">
<![CDATA[
branch1055:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.01300

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2659" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="4706" bw="14" op_0_bw="5">
<![CDATA[
branch1054:1  %input_18_V_load_38 = load i14* %input_18_V_addr323, align 2

]]></Node>
<StgValue><ssdm name="input_18_V_load_38"/></StgValue>
</operation>

<operation id="2660" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="4707" bw="0" op_0_bw="0">
<![CDATA[
branch1054:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.01300

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2661" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="4710" bw="14" op_0_bw="5">
<![CDATA[
branch1053:1  %input_17_V_load_38 = load i14* %input_17_V_addr305, align 2

]]></Node>
<StgValue><ssdm name="input_17_V_load_38"/></StgValue>
</operation>

<operation id="2662" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="4711" bw="0" op_0_bw="0">
<![CDATA[
branch1053:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.01300

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2663" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="4714" bw="14" op_0_bw="5">
<![CDATA[
branch1052:1  %input_16_V_load_38 = load i14* %input_16_V_addr_38, align 2

]]></Node>
<StgValue><ssdm name="input_16_V_load_38"/></StgValue>
</operation>

<operation id="2664" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="4715" bw="0" op_0_bw="0">
<![CDATA[
branch1052:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.01300

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2665" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="4718" bw="14" op_0_bw="5">
<![CDATA[
branch1051:1  %input_15_V_load_38 = load i14* %input_15_V_addr_38, align 2

]]></Node>
<StgValue><ssdm name="input_15_V_load_38"/></StgValue>
</operation>

<operation id="2666" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="4719" bw="0" op_0_bw="0">
<![CDATA[
branch1051:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.01300

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2667" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="4722" bw="14" op_0_bw="5">
<![CDATA[
branch1050:1  %input_14_V_load_38 = load i14* %input_14_V_addr_38, align 2

]]></Node>
<StgValue><ssdm name="input_14_V_load_38"/></StgValue>
</operation>

<operation id="2668" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="4723" bw="0" op_0_bw="0">
<![CDATA[
branch1050:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.01300

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2669" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="4726" bw="14" op_0_bw="5">
<![CDATA[
branch1049:1  %input_13_V_load_38 = load i14* %input_13_V_addr233, align 2

]]></Node>
<StgValue><ssdm name="input_13_V_load_38"/></StgValue>
</operation>

<operation id="2670" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="4727" bw="0" op_0_bw="0">
<![CDATA[
branch1049:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.01300

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2671" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="4730" bw="14" op_0_bw="5">
<![CDATA[
branch1048:1  %input_12_V_load_38 = load i14* %input_12_V_addr215, align 2

]]></Node>
<StgValue><ssdm name="input_12_V_load_38"/></StgValue>
</operation>

<operation id="2672" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="4731" bw="0" op_0_bw="0">
<![CDATA[
branch1048:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.01300

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2673" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="4734" bw="14" op_0_bw="5">
<![CDATA[
branch1047:1  %input_11_V_load_38 = load i14* %input_11_V_addr_38, align 2

]]></Node>
<StgValue><ssdm name="input_11_V_load_38"/></StgValue>
</operation>

<operation id="2674" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="4735" bw="0" op_0_bw="0">
<![CDATA[
branch1047:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.01300

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2675" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="4738" bw="14" op_0_bw="5">
<![CDATA[
branch1046:1  %input_10_V_load_38 = load i14* %input_10_V_addr_38, align 2

]]></Node>
<StgValue><ssdm name="input_10_V_load_38"/></StgValue>
</operation>

<operation id="2676" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="4739" bw="0" op_0_bw="0">
<![CDATA[
branch1046:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.01300

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2677" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="4742" bw="14" op_0_bw="5">
<![CDATA[
branch1045:1  %input_9_V_load_38 = load i14* %input_9_V_addr_38, align 2

]]></Node>
<StgValue><ssdm name="input_9_V_load_38"/></StgValue>
</operation>

<operation id="2678" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="4743" bw="0" op_0_bw="0">
<![CDATA[
branch1045:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.01300

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2679" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="4746" bw="14" op_0_bw="5">
<![CDATA[
branch1044:1  %input_8_V_load_38 = load i14* %input_8_V_addr_37, align 2

]]></Node>
<StgValue><ssdm name="input_8_V_load_38"/></StgValue>
</operation>

<operation id="2680" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="4747" bw="0" op_0_bw="0">
<![CDATA[
branch1044:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.01300

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2681" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="4750" bw="14" op_0_bw="5">
<![CDATA[
branch1043:1  %input_7_V_load_38 = load i14* %input_7_V_addr125, align 2

]]></Node>
<StgValue><ssdm name="input_7_V_load_38"/></StgValue>
</operation>

<operation id="2682" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="4751" bw="0" op_0_bw="0">
<![CDATA[
branch1043:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.01300

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2683" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="4754" bw="14" op_0_bw="5">
<![CDATA[
branch1042:1  %input_6_V_load_38 = load i14* %input_6_V_addr107, align 2

]]></Node>
<StgValue><ssdm name="input_6_V_load_38"/></StgValue>
</operation>

<operation id="2684" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="4755" bw="0" op_0_bw="0">
<![CDATA[
branch1042:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.01300

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2685" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="4758" bw="14" op_0_bw="5">
<![CDATA[
branch1041:1  %input_5_V_load_46 = load i14* %input_5_V_addr89, align 2

]]></Node>
<StgValue><ssdm name="input_5_V_load_46"/></StgValue>
</operation>

<operation id="2686" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="4759" bw="0" op_0_bw="0">
<![CDATA[
branch1041:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.01300

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2687" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="4762" bw="14" op_0_bw="5">
<![CDATA[
branch1040:1  %input_4_V_load_46 = load i14* %input_4_V_addr71, align 2

]]></Node>
<StgValue><ssdm name="input_4_V_load_46"/></StgValue>
</operation>

<operation id="2688" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="4763" bw="0" op_0_bw="0">
<![CDATA[
branch1040:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.01300

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2689" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4766" bw="14" op_0_bw="5">
<![CDATA[
branch1039:1  %input_3_V_load_46 = load i14* %input_3_V_addr53, align 2

]]></Node>
<StgValue><ssdm name="input_3_V_load_46"/></StgValue>
</operation>

<operation id="2690" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4767" bw="0" op_0_bw="0">
<![CDATA[
branch1039:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.01300

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2691" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4770" bw="14" op_0_bw="5">
<![CDATA[
branch1038:1  %input_2_V_load_46 = load i14* %input_2_V_addr35, align 2

]]></Node>
<StgValue><ssdm name="input_2_V_load_46"/></StgValue>
</operation>

<operation id="2692" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4771" bw="0" op_0_bw="0">
<![CDATA[
branch1038:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.01300

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2693" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="4774" bw="14" op_0_bw="5">
<![CDATA[
branch1063:1  %input_27_V_load_12 = load i14* %input_27_V_addr_12, align 2

]]></Node>
<StgValue><ssdm name="input_27_V_load_12"/></StgValue>
</operation>

<operation id="2694" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="4775" bw="0" op_0_bw="0">
<![CDATA[
branch1063:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.01300

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2695" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="4792" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch892:0  %input_24_V_addr_33 = getelementptr [28 x i14]* %input_24_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_24_V_addr_33"/></StgValue>
</operation>

<operation id="2696" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="4793" bw="14" op_0_bw="5">
<![CDATA[
branch892:1  %input_24_V_load_39 = load i14* %input_24_V_addr_33, align 2

]]></Node>
<StgValue><ssdm name="input_24_V_load_39"/></StgValue>
</operation>

<operation id="2697" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="4796" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch891:0  %input_23_V_addr_31 = getelementptr [28 x i14]* %input_23_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_23_V_addr_31"/></StgValue>
</operation>

<operation id="2698" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="4797" bw="14" op_0_bw="5">
<![CDATA[
branch891:1  %input_23_V_load_39 = load i14* %input_23_V_addr_31, align 2

]]></Node>
<StgValue><ssdm name="input_23_V_load_39"/></StgValue>
</operation>

<operation id="2699" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="4800" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch890:0  %input_22_V_addr_39 = getelementptr [28 x i14]* %input_22_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_22_V_addr_39"/></StgValue>
</operation>

<operation id="2700" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="4801" bw="14" op_0_bw="5">
<![CDATA[
branch890:1  %input_22_V_load_39 = load i14* %input_22_V_addr_39, align 2

]]></Node>
<StgValue><ssdm name="input_22_V_load_39"/></StgValue>
</operation>

<operation id="2701" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="4804" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch889:0  %input_21_V_addr_39 = getelementptr [28 x i14]* %input_21_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_21_V_addr_39"/></StgValue>
</operation>

<operation id="2702" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="4805" bw="14" op_0_bw="5">
<![CDATA[
branch889:1  %input_21_V_load_39 = load i14* %input_21_V_addr_39, align 2

]]></Node>
<StgValue><ssdm name="input_21_V_load_39"/></StgValue>
</operation>

<operation id="2703" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="4808" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch888:0  %input_20_V_addr_39 = getelementptr [28 x i14]* %input_20_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_20_V_addr_39"/></StgValue>
</operation>

<operation id="2704" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="4809" bw="14" op_0_bw="5">
<![CDATA[
branch888:1  %input_20_V_load_39 = load i14* %input_20_V_addr_39, align 2

]]></Node>
<StgValue><ssdm name="input_20_V_load_39"/></StgValue>
</operation>

<operation id="2705" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="4812" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch887:0  %input_19_V_addr_37 = getelementptr [28 x i14]* %input_19_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_19_V_addr_37"/></StgValue>
</operation>

<operation id="2706" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="4813" bw="14" op_0_bw="5">
<![CDATA[
branch887:1  %input_19_V_load_39 = load i14* %input_19_V_addr_37, align 2

]]></Node>
<StgValue><ssdm name="input_19_V_load_39"/></StgValue>
</operation>

<operation id="2707" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="4816" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch886:0  %input_18_V_addr_30 = getelementptr [28 x i14]* %input_18_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_18_V_addr_30"/></StgValue>
</operation>

<operation id="2708" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="4817" bw="14" op_0_bw="5">
<![CDATA[
branch886:1  %input_18_V_load_39 = load i14* %input_18_V_addr_30, align 2

]]></Node>
<StgValue><ssdm name="input_18_V_load_39"/></StgValue>
</operation>

<operation id="2709" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="4820" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch885:0  %input_17_V_addr_34 = getelementptr [28 x i14]* %input_17_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_17_V_addr_34"/></StgValue>
</operation>

<operation id="2710" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="4821" bw="14" op_0_bw="5">
<![CDATA[
branch885:1  %input_17_V_load_39 = load i14* %input_17_V_addr_34, align 2

]]></Node>
<StgValue><ssdm name="input_17_V_load_39"/></StgValue>
</operation>

<operation id="2711" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="4824" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch884:0  %input_16_V_addr_39 = getelementptr [28 x i14]* %input_16_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_16_V_addr_39"/></StgValue>
</operation>

<operation id="2712" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="4825" bw="14" op_0_bw="5">
<![CDATA[
branch884:1  %input_16_V_load_39 = load i14* %input_16_V_addr_39, align 2

]]></Node>
<StgValue><ssdm name="input_16_V_load_39"/></StgValue>
</operation>

<operation id="2713" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="4828" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch883:0  %input_15_V_addr_39 = getelementptr [28 x i14]* %input_15_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_15_V_addr_39"/></StgValue>
</operation>

<operation id="2714" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="4829" bw="14" op_0_bw="5">
<![CDATA[
branch883:1  %input_15_V_load_39 = load i14* %input_15_V_addr_39, align 2

]]></Node>
<StgValue><ssdm name="input_15_V_load_39"/></StgValue>
</operation>

<operation id="2715" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="4832" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch882:0  %input_14_V_addr_39 = getelementptr [28 x i14]* %input_14_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_14_V_addr_39"/></StgValue>
</operation>

<operation id="2716" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="4833" bw="14" op_0_bw="5">
<![CDATA[
branch882:1  %input_14_V_load_39 = load i14* %input_14_V_addr_39, align 2

]]></Node>
<StgValue><ssdm name="input_14_V_load_39"/></StgValue>
</operation>

<operation id="2717" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="4836" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch881:0  %input_13_V_addr_34 = getelementptr [28 x i14]* %input_13_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_13_V_addr_34"/></StgValue>
</operation>

<operation id="2718" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="4837" bw="14" op_0_bw="5">
<![CDATA[
branch881:1  %input_13_V_load_39 = load i14* %input_13_V_addr_34, align 2

]]></Node>
<StgValue><ssdm name="input_13_V_load_39"/></StgValue>
</operation>

<operation id="2719" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="4840" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch880:0  %input_12_V_addr_29 = getelementptr [28 x i14]* %input_12_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_12_V_addr_29"/></StgValue>
</operation>

<operation id="2720" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="4841" bw="14" op_0_bw="5">
<![CDATA[
branch880:1  %input_12_V_load_39 = load i14* %input_12_V_addr_29, align 2

]]></Node>
<StgValue><ssdm name="input_12_V_load_39"/></StgValue>
</operation>

<operation id="2721" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="4844" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch879:0  %input_11_V_addr_39 = getelementptr [28 x i14]* %input_11_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_11_V_addr_39"/></StgValue>
</operation>

<operation id="2722" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="4845" bw="14" op_0_bw="5">
<![CDATA[
branch879:1  %input_11_V_load_39 = load i14* %input_11_V_addr_39, align 2

]]></Node>
<StgValue><ssdm name="input_11_V_load_39"/></StgValue>
</operation>

<operation id="2723" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="4848" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch878:0  %input_10_V_addr_39 = getelementptr [28 x i14]* %input_10_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_10_V_addr_39"/></StgValue>
</operation>

<operation id="2724" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="4849" bw="14" op_0_bw="5">
<![CDATA[
branch878:1  %input_10_V_load_39 = load i14* %input_10_V_addr_39, align 2

]]></Node>
<StgValue><ssdm name="input_10_V_load_39"/></StgValue>
</operation>

<operation id="2725" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="4852" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch877:0  %input_9_V_addr_39 = getelementptr [28 x i14]* %input_9_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_9_V_addr_39"/></StgValue>
</operation>

<operation id="2726" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="4853" bw="14" op_0_bw="5">
<![CDATA[
branch877:1  %input_9_V_load_39 = load i14* %input_9_V_addr_39, align 2

]]></Node>
<StgValue><ssdm name="input_9_V_load_39"/></StgValue>
</operation>

<operation id="2727" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="4856" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch876:0  %input_8_V_addr_38 = getelementptr [28 x i14]* %input_8_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_8_V_addr_38"/></StgValue>
</operation>

<operation id="2728" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="4857" bw="14" op_0_bw="5">
<![CDATA[
branch876:1  %input_8_V_load_39 = load i14* %input_8_V_addr_38, align 2

]]></Node>
<StgValue><ssdm name="input_8_V_load_39"/></StgValue>
</operation>

<operation id="2729" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="4860" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch875:0  %input_7_V_addr_31 = getelementptr [28 x i14]* %input_7_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_7_V_addr_31"/></StgValue>
</operation>

<operation id="2730" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="4861" bw="14" op_0_bw="5">
<![CDATA[
branch875:1  %input_7_V_load_39 = load i14* %input_7_V_addr_31, align 2

]]></Node>
<StgValue><ssdm name="input_7_V_load_39"/></StgValue>
</operation>

<operation id="2731" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="4864" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch874:0  %input_6_V_addr_28 = getelementptr [28 x i14]* %input_6_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_6_V_addr_28"/></StgValue>
</operation>

<operation id="2732" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="4865" bw="14" op_0_bw="5">
<![CDATA[
branch874:1  %input_6_V_load_39 = load i14* %input_6_V_addr_28, align 2

]]></Node>
<StgValue><ssdm name="input_6_V_load_39"/></StgValue>
</operation>

<operation id="2733" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="4868" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch873:0  %input_5_V_addr_34 = getelementptr [28 x i14]* %input_5_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_5_V_addr_34"/></StgValue>
</operation>

<operation id="2734" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="4869" bw="14" op_0_bw="5">
<![CDATA[
branch873:1  %input_5_V_load_47 = load i14* %input_5_V_addr_34, align 2

]]></Node>
<StgValue><ssdm name="input_5_V_load_47"/></StgValue>
</operation>

<operation id="2735" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="4872" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch872:0  %input_4_V_addr_33 = getelementptr [28 x i14]* %input_4_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_4_V_addr_33"/></StgValue>
</operation>

<operation id="2736" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="4873" bw="14" op_0_bw="5">
<![CDATA[
branch872:1  %input_4_V_load_47 = load i14* %input_4_V_addr_33, align 2

]]></Node>
<StgValue><ssdm name="input_4_V_load_47"/></StgValue>
</operation>

<operation id="2737" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="4876" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch871:0  %input_3_V_addr_35 = getelementptr [28 x i14]* %input_3_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_3_V_addr_35"/></StgValue>
</operation>

<operation id="2738" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="4877" bw="14" op_0_bw="5">
<![CDATA[
branch871:1  %input_3_V_load_47 = load i14* %input_3_V_addr_35, align 2

]]></Node>
<StgValue><ssdm name="input_3_V_load_47"/></StgValue>
</operation>

<operation id="2739" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="4880" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch870:0  %input_2_V_addr_34 = getelementptr [28 x i14]* %input_2_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_2_V_addr_34"/></StgValue>
</operation>

<operation id="2740" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="4881" bw="14" op_0_bw="5">
<![CDATA[
branch870:1  %input_2_V_load_47 = load i14* %input_2_V_addr_34, align 2

]]></Node>
<StgValue><ssdm name="input_2_V_load_47"/></StgValue>
</operation>

<operation id="2741" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4884" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch869:0  %input_1_V_addr_28 = getelementptr [28 x i14]* %input_1_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_1_V_addr_28"/></StgValue>
</operation>

<operation id="2742" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4885" bw="14" op_0_bw="5">
<![CDATA[
branch869:1  %input_1_V_load_34 = load i14* %input_1_V_addr_28, align 2

]]></Node>
<StgValue><ssdm name="input_1_V_load_34"/></StgValue>
</operation>

<operation id="2743" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4888" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch868:0  %input_0_V_addr_21 = getelementptr [28 x i14]* %input_0_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_0_V_addr_21"/></StgValue>
</operation>

<operation id="2744" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4889" bw="14" op_0_bw="5">
<![CDATA[
branch868:1  %input_0_V_load_21 = load i14* %input_0_V_addr_21, align 2

]]></Node>
<StgValue><ssdm name="input_0_V_load_21"/></StgValue>
</operation>

<operation id="2745" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="4892" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch893:0  %input_25_V_addr_39 = getelementptr [28 x i14]* %input_25_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_25_V_addr_39"/></StgValue>
</operation>

<operation id="2746" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="4893" bw="14" op_0_bw="5">
<![CDATA[
branch893:1  %input_25_V_load_39 = load i14* %input_25_V_addr_39, align 2

]]></Node>
<StgValue><ssdm name="input_25_V_load_39"/></StgValue>
</operation>

<operation id="2747" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="4907" bw="14" op_0_bw="5">
<![CDATA[
branch725:1  %input_25_V_load_40 = load i14* %input_25_V_addr_40, align 2

]]></Node>
<StgValue><ssdm name="input_25_V_load_40"/></StgValue>
</operation>

<operation id="2748" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="4908" bw="0" op_0_bw="0">
<![CDATA[
branch725:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0894

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2749" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="4911" bw="14" op_0_bw="5">
<![CDATA[
branch724:1  %input_24_V_load_40 = load i14* %input_24_V_addr_34, align 2

]]></Node>
<StgValue><ssdm name="input_24_V_load_40"/></StgValue>
</operation>

<operation id="2750" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="4912" bw="0" op_0_bw="0">
<![CDATA[
branch724:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0894

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2751" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="4915" bw="14" op_0_bw="5">
<![CDATA[
branch723:1  %input_23_V_load_40 = load i14* %input_23_V_addr_32, align 2

]]></Node>
<StgValue><ssdm name="input_23_V_load_40"/></StgValue>
</operation>

<operation id="2752" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="4916" bw="0" op_0_bw="0">
<![CDATA[
branch723:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0894

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2753" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="4919" bw="14" op_0_bw="5">
<![CDATA[
branch722:1  %input_22_V_load_40 = load i14* %input_22_V_addr_40, align 2

]]></Node>
<StgValue><ssdm name="input_22_V_load_40"/></StgValue>
</operation>

<operation id="2754" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="4920" bw="0" op_0_bw="0">
<![CDATA[
branch722:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0894

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2755" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="4923" bw="14" op_0_bw="5">
<![CDATA[
branch721:1  %input_21_V_load_40 = load i14* %input_21_V_addr_40, align 2

]]></Node>
<StgValue><ssdm name="input_21_V_load_40"/></StgValue>
</operation>

<operation id="2756" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="4924" bw="0" op_0_bw="0">
<![CDATA[
branch721:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0894

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2757" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="4927" bw="14" op_0_bw="5">
<![CDATA[
branch720:1  %input_20_V_load_40 = load i14* %input_20_V_addr_40, align 2

]]></Node>
<StgValue><ssdm name="input_20_V_load_40"/></StgValue>
</operation>

<operation id="2758" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="4928" bw="0" op_0_bw="0">
<![CDATA[
branch720:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0894

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2759" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="4931" bw="14" op_0_bw="5">
<![CDATA[
branch719:1  %input_19_V_load_40 = load i14* %input_19_V_addr_38, align 2

]]></Node>
<StgValue><ssdm name="input_19_V_load_40"/></StgValue>
</operation>

<operation id="2760" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="4932" bw="0" op_0_bw="0">
<![CDATA[
branch719:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0894

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2761" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="4935" bw="14" op_0_bw="5">
<![CDATA[
branch718:1  %input_18_V_load_40 = load i14* %input_18_V_addr_31, align 2

]]></Node>
<StgValue><ssdm name="input_18_V_load_40"/></StgValue>
</operation>

<operation id="2762" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="4936" bw="0" op_0_bw="0">
<![CDATA[
branch718:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0894

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2763" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="4939" bw="14" op_0_bw="5">
<![CDATA[
branch717:1  %input_17_V_load_40 = load i14* %input_17_V_addr_35, align 2

]]></Node>
<StgValue><ssdm name="input_17_V_load_40"/></StgValue>
</operation>

<operation id="2764" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="4940" bw="0" op_0_bw="0">
<![CDATA[
branch717:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0894

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2765" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="4943" bw="14" op_0_bw="5">
<![CDATA[
branch716:1  %input_16_V_load_40 = load i14* %input_16_V_addr_40, align 2

]]></Node>
<StgValue><ssdm name="input_16_V_load_40"/></StgValue>
</operation>

<operation id="2766" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="4944" bw="0" op_0_bw="0">
<![CDATA[
branch716:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0894

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2767" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="4947" bw="14" op_0_bw="5">
<![CDATA[
branch715:1  %input_15_V_load_40 = load i14* %input_15_V_addr_40, align 2

]]></Node>
<StgValue><ssdm name="input_15_V_load_40"/></StgValue>
</operation>

<operation id="2768" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="4948" bw="0" op_0_bw="0">
<![CDATA[
branch715:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0894

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2769" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="4951" bw="14" op_0_bw="5">
<![CDATA[
branch714:1  %input_14_V_load_40 = load i14* %input_14_V_addr_40, align 2

]]></Node>
<StgValue><ssdm name="input_14_V_load_40"/></StgValue>
</operation>

<operation id="2770" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="4952" bw="0" op_0_bw="0">
<![CDATA[
branch714:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0894

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2771" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="4955" bw="14" op_0_bw="5">
<![CDATA[
branch713:1  %input_13_V_load_40 = load i14* %input_13_V_addr_35, align 2

]]></Node>
<StgValue><ssdm name="input_13_V_load_40"/></StgValue>
</operation>

<operation id="2772" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="4956" bw="0" op_0_bw="0">
<![CDATA[
branch713:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0894

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2773" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="4959" bw="14" op_0_bw="5">
<![CDATA[
branch712:1  %input_12_V_load_40 = load i14* %input_12_V_addr_30, align 2

]]></Node>
<StgValue><ssdm name="input_12_V_load_40"/></StgValue>
</operation>

<operation id="2774" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="4960" bw="0" op_0_bw="0">
<![CDATA[
branch712:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0894

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2775" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="4963" bw="14" op_0_bw="5">
<![CDATA[
branch711:1  %input_11_V_load_40 = load i14* %input_11_V_addr_40, align 2

]]></Node>
<StgValue><ssdm name="input_11_V_load_40"/></StgValue>
</operation>

<operation id="2776" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="4964" bw="0" op_0_bw="0">
<![CDATA[
branch711:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0894

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2777" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="4967" bw="14" op_0_bw="5">
<![CDATA[
branch710:1  %input_10_V_load_40 = load i14* %input_10_V_addr_40, align 2

]]></Node>
<StgValue><ssdm name="input_10_V_load_40"/></StgValue>
</operation>

<operation id="2778" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="4968" bw="0" op_0_bw="0">
<![CDATA[
branch710:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0894

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2779" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="4971" bw="14" op_0_bw="5">
<![CDATA[
branch709:1  %input_9_V_load_40 = load i14* %input_9_V_addr_40, align 2

]]></Node>
<StgValue><ssdm name="input_9_V_load_40"/></StgValue>
</operation>

<operation id="2780" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="4972" bw="0" op_0_bw="0">
<![CDATA[
branch709:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0894

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2781" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="4975" bw="14" op_0_bw="5">
<![CDATA[
branch708:1  %input_8_V_load_40 = load i14* %input_8_V_addr_39, align 2

]]></Node>
<StgValue><ssdm name="input_8_V_load_40"/></StgValue>
</operation>

<operation id="2782" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="4976" bw="0" op_0_bw="0">
<![CDATA[
branch708:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0894

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2783" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="4979" bw="14" op_0_bw="5">
<![CDATA[
branch707:1  %input_7_V_load_40 = load i14* %input_7_V_addr_32, align 2

]]></Node>
<StgValue><ssdm name="input_7_V_load_40"/></StgValue>
</operation>

<operation id="2784" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="4980" bw="0" op_0_bw="0">
<![CDATA[
branch707:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0894

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2785" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="4983" bw="14" op_0_bw="5">
<![CDATA[
branch706:1  %input_6_V_load_40 = load i14* %input_6_V_addr_29, align 2

]]></Node>
<StgValue><ssdm name="input_6_V_load_40"/></StgValue>
</operation>

<operation id="2786" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="4984" bw="0" op_0_bw="0">
<![CDATA[
branch706:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0894

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2787" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="4987" bw="14" op_0_bw="5">
<![CDATA[
branch705:1  %input_5_V_load_48 = load i14* %input_5_V_addr_35, align 2

]]></Node>
<StgValue><ssdm name="input_5_V_load_48"/></StgValue>
</operation>

<operation id="2788" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="4988" bw="0" op_0_bw="0">
<![CDATA[
branch705:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0894

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2789" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="4991" bw="14" op_0_bw="5">
<![CDATA[
branch704:1  %input_4_V_load_48 = load i14* %input_4_V_addr_34, align 2

]]></Node>
<StgValue><ssdm name="input_4_V_load_48"/></StgValue>
</operation>

<operation id="2790" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="4992" bw="0" op_0_bw="0">
<![CDATA[
branch704:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0894

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2791" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="4995" bw="14" op_0_bw="5">
<![CDATA[
branch703:1  %input_3_V_load_48 = load i14* %input_3_V_addr_36, align 2

]]></Node>
<StgValue><ssdm name="input_3_V_load_48"/></StgValue>
</operation>

<operation id="2792" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="4996" bw="0" op_0_bw="0">
<![CDATA[
branch703:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0894

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2793" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4999" bw="14" op_0_bw="5">
<![CDATA[
branch702:1  %input_2_V_load_48 = load i14* %input_2_V_addr_35, align 2

]]></Node>
<StgValue><ssdm name="input_2_V_load_48"/></StgValue>
</operation>

<operation id="2794" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5000" bw="0" op_0_bw="0">
<![CDATA[
branch702:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0894

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2795" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5003" bw="14" op_0_bw="5">
<![CDATA[
branch701:1  %input_1_V_load_35 = load i14* %input_1_V_addr_29, align 2

]]></Node>
<StgValue><ssdm name="input_1_V_load_35"/></StgValue>
</operation>

<operation id="2796" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5004" bw="0" op_0_bw="0">
<![CDATA[
branch701:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0894

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2797" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="5007" bw="14" op_0_bw="5">
<![CDATA[
branch726:1  %input_26_V_load_26 = load i14* %input_26_V_addr_26, align 2

]]></Node>
<StgValue><ssdm name="input_26_V_load_26"/></StgValue>
</operation>

<operation id="2798" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="5008" bw="0" op_0_bw="0">
<![CDATA[
branch726:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0894

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2799" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="5025" bw="14" op_0_bw="5">
<![CDATA[
branch558:1  %input_26_V_load_27 = load i14* %input_26_V_addr_27, align 2

]]></Node>
<StgValue><ssdm name="input_26_V_load_27"/></StgValue>
</operation>

<operation id="2800" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="5026" bw="0" op_0_bw="0">
<![CDATA[
branch558:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0691

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2801" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="5029" bw="14" op_0_bw="5">
<![CDATA[
branch557:1  %input_25_V_load_41 = load i14* %input_25_V_addr_41, align 2

]]></Node>
<StgValue><ssdm name="input_25_V_load_41"/></StgValue>
</operation>

<operation id="2802" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="5030" bw="0" op_0_bw="0">
<![CDATA[
branch557:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0691

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2803" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="5033" bw="14" op_0_bw="5">
<![CDATA[
branch556:1  %input_24_V_load_41 = load i14* %input_24_V_addr_35, align 2

]]></Node>
<StgValue><ssdm name="input_24_V_load_41"/></StgValue>
</operation>

<operation id="2804" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="5034" bw="0" op_0_bw="0">
<![CDATA[
branch556:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0691

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2805" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="5037" bw="14" op_0_bw="5">
<![CDATA[
branch555:1  %input_23_V_load_41 = load i14* %input_23_V_addr_33, align 2

]]></Node>
<StgValue><ssdm name="input_23_V_load_41"/></StgValue>
</operation>

<operation id="2806" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="5038" bw="0" op_0_bw="0">
<![CDATA[
branch555:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0691

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2807" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="5041" bw="14" op_0_bw="5">
<![CDATA[
branch554:1  %input_22_V_load_41 = load i14* %input_22_V_addr_41, align 2

]]></Node>
<StgValue><ssdm name="input_22_V_load_41"/></StgValue>
</operation>

<operation id="2808" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="5042" bw="0" op_0_bw="0">
<![CDATA[
branch554:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0691

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2809" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="5045" bw="14" op_0_bw="5">
<![CDATA[
branch553:1  %input_21_V_load_41 = load i14* %input_21_V_addr_41, align 2

]]></Node>
<StgValue><ssdm name="input_21_V_load_41"/></StgValue>
</operation>

<operation id="2810" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="5046" bw="0" op_0_bw="0">
<![CDATA[
branch553:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0691

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2811" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="5049" bw="14" op_0_bw="5">
<![CDATA[
branch552:1  %input_20_V_load_41 = load i14* %input_20_V_addr_41, align 2

]]></Node>
<StgValue><ssdm name="input_20_V_load_41"/></StgValue>
</operation>

<operation id="2812" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="5050" bw="0" op_0_bw="0">
<![CDATA[
branch552:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0691

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2813" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="5053" bw="14" op_0_bw="5">
<![CDATA[
branch551:1  %input_19_V_load_41 = load i14* %input_19_V_addr_39, align 2

]]></Node>
<StgValue><ssdm name="input_19_V_load_41"/></StgValue>
</operation>

<operation id="2814" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="5054" bw="0" op_0_bw="0">
<![CDATA[
branch551:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0691

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2815" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="5057" bw="14" op_0_bw="5">
<![CDATA[
branch550:1  %input_18_V_load_41 = load i14* %input_18_V_addr_32, align 2

]]></Node>
<StgValue><ssdm name="input_18_V_load_41"/></StgValue>
</operation>

<operation id="2816" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="5058" bw="0" op_0_bw="0">
<![CDATA[
branch550:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0691

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2817" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="5061" bw="14" op_0_bw="5">
<![CDATA[
branch549:1  %input_17_V_load_41 = load i14* %input_17_V_addr_36, align 2

]]></Node>
<StgValue><ssdm name="input_17_V_load_41"/></StgValue>
</operation>

<operation id="2818" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="5062" bw="0" op_0_bw="0">
<![CDATA[
branch549:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0691

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2819" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="5065" bw="14" op_0_bw="5">
<![CDATA[
branch548:1  %input_16_V_load_41 = load i14* %input_16_V_addr_41, align 2

]]></Node>
<StgValue><ssdm name="input_16_V_load_41"/></StgValue>
</operation>

<operation id="2820" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="5066" bw="0" op_0_bw="0">
<![CDATA[
branch548:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0691

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2821" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="5069" bw="14" op_0_bw="5">
<![CDATA[
branch547:1  %input_15_V_load_41 = load i14* %input_15_V_addr_41, align 2

]]></Node>
<StgValue><ssdm name="input_15_V_load_41"/></StgValue>
</operation>

<operation id="2822" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="5070" bw="0" op_0_bw="0">
<![CDATA[
branch547:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0691

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2823" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="5073" bw="14" op_0_bw="5">
<![CDATA[
branch546:1  %input_14_V_load_41 = load i14* %input_14_V_addr_41, align 2

]]></Node>
<StgValue><ssdm name="input_14_V_load_41"/></StgValue>
</operation>

<operation id="2824" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="5074" bw="0" op_0_bw="0">
<![CDATA[
branch546:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0691

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2825" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="5077" bw="14" op_0_bw="5">
<![CDATA[
branch545:1  %input_13_V_load_41 = load i14* %input_13_V_addr_36, align 2

]]></Node>
<StgValue><ssdm name="input_13_V_load_41"/></StgValue>
</operation>

<operation id="2826" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="5078" bw="0" op_0_bw="0">
<![CDATA[
branch545:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0691

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2827" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="5081" bw="14" op_0_bw="5">
<![CDATA[
branch544:1  %input_12_V_load_41 = load i14* %input_12_V_addr_31, align 2

]]></Node>
<StgValue><ssdm name="input_12_V_load_41"/></StgValue>
</operation>

<operation id="2828" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="5082" bw="0" op_0_bw="0">
<![CDATA[
branch544:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0691

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2829" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="5085" bw="14" op_0_bw="5">
<![CDATA[
branch543:1  %input_11_V_load_41 = load i14* %input_11_V_addr_41, align 2

]]></Node>
<StgValue><ssdm name="input_11_V_load_41"/></StgValue>
</operation>

<operation id="2830" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="5086" bw="0" op_0_bw="0">
<![CDATA[
branch543:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0691

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2831" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="5089" bw="14" op_0_bw="5">
<![CDATA[
branch542:1  %input_10_V_load_41 = load i14* %input_10_V_addr_41, align 2

]]></Node>
<StgValue><ssdm name="input_10_V_load_41"/></StgValue>
</operation>

<operation id="2832" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="5090" bw="0" op_0_bw="0">
<![CDATA[
branch542:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0691

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2833" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="5093" bw="14" op_0_bw="5">
<![CDATA[
branch541:1  %input_9_V_load_41 = load i14* %input_9_V_addr_41, align 2

]]></Node>
<StgValue><ssdm name="input_9_V_load_41"/></StgValue>
</operation>

<operation id="2834" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="5094" bw="0" op_0_bw="0">
<![CDATA[
branch541:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0691

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2835" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="5097" bw="14" op_0_bw="5">
<![CDATA[
branch540:1  %input_8_V_load_41 = load i14* %input_8_V_addr_40, align 2

]]></Node>
<StgValue><ssdm name="input_8_V_load_41"/></StgValue>
</operation>

<operation id="2836" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="5098" bw="0" op_0_bw="0">
<![CDATA[
branch540:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0691

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2837" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="5101" bw="14" op_0_bw="5">
<![CDATA[
branch539:1  %input_7_V_load_41 = load i14* %input_7_V_addr_33, align 2

]]></Node>
<StgValue><ssdm name="input_7_V_load_41"/></StgValue>
</operation>

<operation id="2838" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="5102" bw="0" op_0_bw="0">
<![CDATA[
branch539:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0691

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2839" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="5105" bw="14" op_0_bw="5">
<![CDATA[
branch538:1  %input_6_V_load_41 = load i14* %input_6_V_addr_30, align 2

]]></Node>
<StgValue><ssdm name="input_6_V_load_41"/></StgValue>
</operation>

<operation id="2840" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="5106" bw="0" op_0_bw="0">
<![CDATA[
branch538:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0691

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2841" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="5109" bw="14" op_0_bw="5">
<![CDATA[
branch537:1  %input_5_V_load_49 = load i14* %input_5_V_addr_36, align 2

]]></Node>
<StgValue><ssdm name="input_5_V_load_49"/></StgValue>
</operation>

<operation id="2842" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="5110" bw="0" op_0_bw="0">
<![CDATA[
branch537:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0691

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2843" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="5113" bw="14" op_0_bw="5">
<![CDATA[
branch536:1  %input_4_V_load_49 = load i14* %input_4_V_addr_35, align 2

]]></Node>
<StgValue><ssdm name="input_4_V_load_49"/></StgValue>
</operation>

<operation id="2844" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="5114" bw="0" op_0_bw="0">
<![CDATA[
branch536:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0691

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2845" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5117" bw="14" op_0_bw="5">
<![CDATA[
branch535:1  %input_3_V_load_49 = load i14* %input_3_V_addr_37, align 2

]]></Node>
<StgValue><ssdm name="input_3_V_load_49"/></StgValue>
</operation>

<operation id="2846" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5118" bw="0" op_0_bw="0">
<![CDATA[
branch535:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0691

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2847" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5121" bw="14" op_0_bw="5">
<![CDATA[
branch534:1  %input_2_V_load_49 = load i14* %input_2_V_addr_36, align 2

]]></Node>
<StgValue><ssdm name="input_2_V_load_49"/></StgValue>
</operation>

<operation id="2848" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5122" bw="0" op_0_bw="0">
<![CDATA[
branch534:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0691

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2849" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="5125" bw="14" op_0_bw="5">
<![CDATA[
branch559:1  %input_27_V_load_13 = load i14* %input_27_V_addr_13, align 2

]]></Node>
<StgValue><ssdm name="input_27_V_load_13"/></StgValue>
</operation>

<operation id="2850" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="5126" bw="0" op_0_bw="0">
<![CDATA[
branch559:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0691

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="2851" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5128" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0" op_4_bw="14" op_5_bw="0" op_6_bw="14" op_7_bw="0" op_8_bw="14" op_9_bw="0" op_10_bw="14" op_11_bw="0" op_12_bw="14" op_13_bw="0" op_14_bw="14" op_15_bw="0" op_16_bw="14" op_17_bw="0" op_18_bw="14" op_19_bw="0" op_20_bw="14" op_21_bw="0" op_22_bw="14" op_23_bw="0" op_24_bw="14" op_25_bw="0" op_26_bw="14" op_27_bw="0" op_28_bw="14" op_29_bw="0" op_30_bw="14" op_31_bw="0" op_32_bw="14" op_33_bw="0" op_34_bw="14" op_35_bw="0" op_36_bw="14" op_37_bw="0" op_38_bw="14" op_39_bw="0" op_40_bw="14" op_41_bw="0" op_42_bw="14" op_43_bw="0" op_44_bw="14" op_45_bw="0" op_46_bw="14" op_47_bw="0" op_48_bw="14" op_49_bw="0" op_50_bw="14" op_51_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0691:0  %phi_ln1117_41 = phi i14 [ %input_2_V_load_49, %branch534 ], [ %input_3_V_load_49, %branch535 ], [ %input_4_V_load_49, %branch536 ], [ %input_5_V_load_49, %branch537 ], [ %input_6_V_load_41, %branch538 ], [ %input_7_V_load_41, %branch539 ], [ %input_8_V_load_41, %branch540 ], [ %input_9_V_load_41, %branch541 ], [ %input_10_V_load_41, %branch542 ], [ %input_11_V_load_41, %branch543 ], [ %input_12_V_load_41, %branch544 ], [ %input_13_V_load_41, %branch545 ], [ %input_14_V_load_41, %branch546 ], [ %input_15_V_load_41, %branch547 ], [ %input_16_V_load_41, %branch548 ], [ %input_17_V_load_41, %branch549 ], [ %input_18_V_load_41, %branch550 ], [ %input_19_V_load_41, %branch551 ], [ %input_20_V_load_41, %branch552 ], [ %input_21_V_load_41, %branch553 ], [ %input_22_V_load_41, %branch554 ], [ %input_23_V_load_41, %branch555 ], [ %input_24_V_load_41, %branch556 ], [ %input_25_V_load_41, %branch557 ], [ %input_26_V_load_27, %branch558 ], [ %input_27_V_load_13, %branch559 ]

]]></Node>
<StgValue><ssdm name="phi_ln1117_41"/></StgValue>
</operation>

<operation id="2852" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5129" bw="20" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0691:1  %sext_ln1118_122 = sext i14 %phi_ln1117_41 to i20

]]></Node>
<StgValue><ssdm name="sext_ln1118_122"/></StgValue>
</operation>

<operation id="2853" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5130" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0691:2  %mul_ln1118_77 = mul i20 %sext_ln1118_122, 21

]]></Node>
<StgValue><ssdm name="mul_ln1118_77"/></StgValue>
</operation>

<operation id="2854" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="5656" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1201:0  %input_25_V_addr444 = getelementptr [28 x i14]* %input_25_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_25_V_addr444"/></StgValue>
</operation>

<operation id="2855" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="5657" bw="14" op_0_bw="5">
<![CDATA[
branch1201:1  %input_25_V_load_46 = load i14* %input_25_V_addr444, align 2

]]></Node>
<StgValue><ssdm name="input_25_V_load_46"/></StgValue>
</operation>

<operation id="2856" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="5660" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1200:0  %input_24_V_addr426 = getelementptr [28 x i14]* %input_24_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_24_V_addr426"/></StgValue>
</operation>

<operation id="2857" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="5661" bw="14" op_0_bw="5">
<![CDATA[
branch1200:1  %input_24_V_load_46 = load i14* %input_24_V_addr426, align 2

]]></Node>
<StgValue><ssdm name="input_24_V_load_46"/></StgValue>
</operation>

<operation id="2858" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="5664" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1199:0  %input_23_V_addr408 = getelementptr [28 x i14]* %input_23_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_23_V_addr408"/></StgValue>
</operation>

<operation id="2859" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="5665" bw="14" op_0_bw="5">
<![CDATA[
branch1199:1  %input_23_V_load_46 = load i14* %input_23_V_addr408, align 2

]]></Node>
<StgValue><ssdm name="input_23_V_load_46"/></StgValue>
</operation>

<operation id="2860" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="5668" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1198:0  %input_22_V_addr_46 = getelementptr [28 x i14]* %input_22_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_22_V_addr_46"/></StgValue>
</operation>

<operation id="2861" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="5669" bw="14" op_0_bw="5">
<![CDATA[
branch1198:1  %input_22_V_load_46 = load i14* %input_22_V_addr_46, align 2

]]></Node>
<StgValue><ssdm name="input_22_V_load_46"/></StgValue>
</operation>

<operation id="2862" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="5672" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1197:0  %input_21_V_addr_46 = getelementptr [28 x i14]* %input_21_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_21_V_addr_46"/></StgValue>
</operation>

<operation id="2863" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="5673" bw="14" op_0_bw="5">
<![CDATA[
branch1197:1  %input_21_V_load_46 = load i14* %input_21_V_addr_46, align 2

]]></Node>
<StgValue><ssdm name="input_21_V_load_46"/></StgValue>
</operation>

<operation id="2864" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="5676" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1196:0  %input_20_V_addr_46 = getelementptr [28 x i14]* %input_20_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_20_V_addr_46"/></StgValue>
</operation>

<operation id="2865" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="5677" bw="14" op_0_bw="5">
<![CDATA[
branch1196:1  %input_20_V_load_46 = load i14* %input_20_V_addr_46, align 2

]]></Node>
<StgValue><ssdm name="input_20_V_load_46"/></StgValue>
</operation>

<operation id="2866" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="5680" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1195:0  %input_19_V_addr336 = getelementptr [28 x i14]* %input_19_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_19_V_addr336"/></StgValue>
</operation>

<operation id="2867" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="5681" bw="14" op_0_bw="5">
<![CDATA[
branch1195:1  %input_19_V_load_46 = load i14* %input_19_V_addr336, align 2

]]></Node>
<StgValue><ssdm name="input_19_V_load_46"/></StgValue>
</operation>

<operation id="2868" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="5684" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1194:0  %input_18_V_addr318 = getelementptr [28 x i14]* %input_18_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_18_V_addr318"/></StgValue>
</operation>

<operation id="2869" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="5685" bw="14" op_0_bw="5">
<![CDATA[
branch1194:1  %input_18_V_load_46 = load i14* %input_18_V_addr318, align 2

]]></Node>
<StgValue><ssdm name="input_18_V_load_46"/></StgValue>
</operation>

<operation id="2870" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="5688" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1193:0  %input_17_V_addr_41 = getelementptr [28 x i14]* %input_17_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_17_V_addr_41"/></StgValue>
</operation>

<operation id="2871" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="5689" bw="14" op_0_bw="5">
<![CDATA[
branch1193:1  %input_17_V_load_46 = load i14* %input_17_V_addr_41, align 2

]]></Node>
<StgValue><ssdm name="input_17_V_load_46"/></StgValue>
</operation>

<operation id="2872" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="5692" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1192:0  %input_16_V_addr_46 = getelementptr [28 x i14]* %input_16_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_16_V_addr_46"/></StgValue>
</operation>

<operation id="2873" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="5693" bw="14" op_0_bw="5">
<![CDATA[
branch1192:1  %input_16_V_load_46 = load i14* %input_16_V_addr_46, align 2

]]></Node>
<StgValue><ssdm name="input_16_V_load_46"/></StgValue>
</operation>

<operation id="2874" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="5696" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1191:0  %input_15_V_addr_46 = getelementptr [28 x i14]* %input_15_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_15_V_addr_46"/></StgValue>
</operation>

<operation id="2875" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="5697" bw="14" op_0_bw="5">
<![CDATA[
branch1191:1  %input_15_V_load_46 = load i14* %input_15_V_addr_46, align 2

]]></Node>
<StgValue><ssdm name="input_15_V_load_46"/></StgValue>
</operation>

<operation id="2876" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="5700" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1190:0  %input_14_V_addr_45 = getelementptr [28 x i14]* %input_14_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_14_V_addr_45"/></StgValue>
</operation>

<operation id="2877" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="5701" bw="14" op_0_bw="5">
<![CDATA[
branch1190:1  %input_14_V_load_46 = load i14* %input_14_V_addr_45, align 2

]]></Node>
<StgValue><ssdm name="input_14_V_load_46"/></StgValue>
</operation>

<operation id="2878" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="5704" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1189:0  %input_13_V_addr228 = getelementptr [28 x i14]* %input_13_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_13_V_addr228"/></StgValue>
</operation>

<operation id="2879" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="5705" bw="14" op_0_bw="5">
<![CDATA[
branch1189:1  %input_13_V_load_46 = load i14* %input_13_V_addr228, align 2

]]></Node>
<StgValue><ssdm name="input_13_V_load_46"/></StgValue>
</operation>

<operation id="2880" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="5708" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1188:0  %input_12_V_addr210 = getelementptr [28 x i14]* %input_12_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_12_V_addr210"/></StgValue>
</operation>

<operation id="2881" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="5709" bw="14" op_0_bw="5">
<![CDATA[
branch1188:1  %input_12_V_load_46 = load i14* %input_12_V_addr210, align 2

]]></Node>
<StgValue><ssdm name="input_12_V_load_46"/></StgValue>
</operation>

<operation id="2882" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="5712" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1187:0  %input_11_V_addr_46 = getelementptr [28 x i14]* %input_11_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_11_V_addr_46"/></StgValue>
</operation>

<operation id="2883" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="5713" bw="14" op_0_bw="5">
<![CDATA[
branch1187:1  %input_11_V_load_46 = load i14* %input_11_V_addr_46, align 2

]]></Node>
<StgValue><ssdm name="input_11_V_load_46"/></StgValue>
</operation>

<operation id="2884" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="5716" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1186:0  %input_10_V_addr_46 = getelementptr [28 x i14]* %input_10_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_10_V_addr_46"/></StgValue>
</operation>

<operation id="2885" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="5717" bw="14" op_0_bw="5">
<![CDATA[
branch1186:1  %input_10_V_load_46 = load i14* %input_10_V_addr_46, align 2

]]></Node>
<StgValue><ssdm name="input_10_V_load_46"/></StgValue>
</operation>

<operation id="2886" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="5720" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1185:0  %input_9_V_addr_46 = getelementptr [28 x i14]* %input_9_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_9_V_addr_46"/></StgValue>
</operation>

<operation id="2887" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="5721" bw="14" op_0_bw="5">
<![CDATA[
branch1185:1  %input_9_V_load_46 = load i14* %input_9_V_addr_46, align 2

]]></Node>
<StgValue><ssdm name="input_9_V_load_46"/></StgValue>
</operation>

<operation id="2888" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="5724" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1184:0  %input_8_V_addr138 = getelementptr [28 x i14]* %input_8_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_8_V_addr138"/></StgValue>
</operation>

<operation id="2889" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="5725" bw="14" op_0_bw="5">
<![CDATA[
branch1184:1  %input_8_V_load_46 = load i14* %input_8_V_addr138, align 2

]]></Node>
<StgValue><ssdm name="input_8_V_load_46"/></StgValue>
</operation>

<operation id="2890" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="5728" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1183:0  %input_7_V_addr120 = getelementptr [28 x i14]* %input_7_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_7_V_addr120"/></StgValue>
</operation>

<operation id="2891" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="5729" bw="14" op_0_bw="5">
<![CDATA[
branch1183:1  %input_7_V_load_46 = load i14* %input_7_V_addr120, align 2

]]></Node>
<StgValue><ssdm name="input_7_V_load_46"/></StgValue>
</operation>

<operation id="2892" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="5732" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1182:0  %input_6_V_addr102 = getelementptr [28 x i14]* %input_6_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_6_V_addr102"/></StgValue>
</operation>

<operation id="2893" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="5733" bw="14" op_0_bw="5">
<![CDATA[
branch1182:1  %input_6_V_load_46 = load i14* %input_6_V_addr102, align 2

]]></Node>
<StgValue><ssdm name="input_6_V_load_46"/></StgValue>
</operation>

<operation id="2894" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="5736" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1181:0  %input_5_V_addr84 = getelementptr [28 x i14]* %input_5_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_5_V_addr84"/></StgValue>
</operation>

<operation id="2895" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="5737" bw="14" op_0_bw="5">
<![CDATA[
branch1181:1  %input_5_V_load_54 = load i14* %input_5_V_addr84, align 2

]]></Node>
<StgValue><ssdm name="input_5_V_load_54"/></StgValue>
</operation>

<operation id="2896" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="5740" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1180:0  %input_4_V_addr66 = getelementptr [28 x i14]* %input_4_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_4_V_addr66"/></StgValue>
</operation>

<operation id="2897" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="5741" bw="14" op_0_bw="5">
<![CDATA[
branch1180:1  %input_4_V_load_54 = load i14* %input_4_V_addr66, align 2

]]></Node>
<StgValue><ssdm name="input_4_V_load_54"/></StgValue>
</operation>

<operation id="2898" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="5744" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1179:0  %input_3_V_addr48 = getelementptr [28 x i14]* %input_3_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_3_V_addr48"/></StgValue>
</operation>

<operation id="2899" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="5745" bw="14" op_0_bw="5">
<![CDATA[
branch1179:1  %input_3_V_load_54 = load i14* %input_3_V_addr48, align 2

]]></Node>
<StgValue><ssdm name="input_3_V_load_54"/></StgValue>
</operation>

<operation id="2900" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5748" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1178:0  %input_2_V_addr_40 = getelementptr [28 x i14]* %input_2_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_2_V_addr_40"/></StgValue>
</operation>

<operation id="2901" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5749" bw="14" op_0_bw="5">
<![CDATA[
branch1178:1  %input_2_V_load_54 = load i14* %input_2_V_addr_40, align 2

]]></Node>
<StgValue><ssdm name="input_2_V_load_54"/></StgValue>
</operation>

<operation id="2902" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5752" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1177:0  %input_1_V_addr18 = getelementptr [28 x i14]* %input_1_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_1_V_addr18"/></StgValue>
</operation>

<operation id="2903" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5753" bw="14" op_0_bw="5">
<![CDATA[
branch1177:1  %input_1_V_load_39 = load i14* %input_1_V_addr18, align 2

]]></Node>
<StgValue><ssdm name="input_1_V_load_39"/></StgValue>
</operation>

<operation id="2904" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="5756" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1202:0  %input_26_V_addr_30 = getelementptr [28 x i14]* %input_26_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_26_V_addr_30"/></StgValue>
</operation>

<operation id="2905" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="5757" bw="14" op_0_bw="5">
<![CDATA[
branch1202:1  %input_26_V_load_30 = load i14* %input_26_V_addr_30, align 2

]]></Node>
<StgValue><ssdm name="input_26_V_load_30"/></StgValue>
</operation>

<operation id="2906" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="5768" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1034:0  %input_26_V_addr_31 = getelementptr [28 x i14]* %input_26_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_26_V_addr_31"/></StgValue>
</operation>

<operation id="2907" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="5769" bw="14" op_0_bw="5">
<![CDATA[
branch1034:1  %input_26_V_load_31 = load i14* %input_26_V_addr_31, align 2

]]></Node>
<StgValue><ssdm name="input_26_V_load_31"/></StgValue>
</operation>

<operation id="2908" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="5772" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1033:0  %input_25_V_addr_45 = getelementptr [28 x i14]* %input_25_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_25_V_addr_45"/></StgValue>
</operation>

<operation id="2909" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="5773" bw="14" op_0_bw="5">
<![CDATA[
branch1033:1  %input_25_V_load_47 = load i14* %input_25_V_addr_45, align 2

]]></Node>
<StgValue><ssdm name="input_25_V_load_47"/></StgValue>
</operation>

<operation id="2910" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="5776" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1032:0  %input_24_V_addr432 = getelementptr [28 x i14]* %input_24_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_24_V_addr432"/></StgValue>
</operation>

<operation id="2911" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="5777" bw="14" op_0_bw="5">
<![CDATA[
branch1032:1  %input_24_V_load_47 = load i14* %input_24_V_addr432, align 2

]]></Node>
<StgValue><ssdm name="input_24_V_load_47"/></StgValue>
</operation>

<operation id="2912" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="5780" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1031:0  %input_23_V_addr414 = getelementptr [28 x i14]* %input_23_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_23_V_addr414"/></StgValue>
</operation>

<operation id="2913" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="5781" bw="14" op_0_bw="5">
<![CDATA[
branch1031:1  %input_23_V_load_47 = load i14* %input_23_V_addr414, align 2

]]></Node>
<StgValue><ssdm name="input_23_V_load_47"/></StgValue>
</operation>

<operation id="2914" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="5784" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1030:0  %input_22_V_addr_47 = getelementptr [28 x i14]* %input_22_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_22_V_addr_47"/></StgValue>
</operation>

<operation id="2915" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="5785" bw="14" op_0_bw="5">
<![CDATA[
branch1030:1  %input_22_V_load_47 = load i14* %input_22_V_addr_47, align 2

]]></Node>
<StgValue><ssdm name="input_22_V_load_47"/></StgValue>
</operation>

<operation id="2916" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="5788" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1029:0  %input_21_V_addr_47 = getelementptr [28 x i14]* %input_21_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_21_V_addr_47"/></StgValue>
</operation>

<operation id="2917" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="5789" bw="14" op_0_bw="5">
<![CDATA[
branch1029:1  %input_21_V_load_47 = load i14* %input_21_V_addr_47, align 2

]]></Node>
<StgValue><ssdm name="input_21_V_load_47"/></StgValue>
</operation>

<operation id="2918" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="5792" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1028:0  %input_20_V_addr_47 = getelementptr [28 x i14]* %input_20_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_20_V_addr_47"/></StgValue>
</operation>

<operation id="2919" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="5793" bw="14" op_0_bw="5">
<![CDATA[
branch1028:1  %input_20_V_load_47 = load i14* %input_20_V_addr_47, align 2

]]></Node>
<StgValue><ssdm name="input_20_V_load_47"/></StgValue>
</operation>

<operation id="2920" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="5796" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1027:0  %input_19_V_addr342 = getelementptr [28 x i14]* %input_19_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_19_V_addr342"/></StgValue>
</operation>

<operation id="2921" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="5797" bw="14" op_0_bw="5">
<![CDATA[
branch1027:1  %input_19_V_load_47 = load i14* %input_19_V_addr342, align 2

]]></Node>
<StgValue><ssdm name="input_19_V_load_47"/></StgValue>
</operation>

<operation id="2922" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="5800" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1026:0  %input_18_V_addr324 = getelementptr [28 x i14]* %input_18_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_18_V_addr324"/></StgValue>
</operation>

<operation id="2923" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="5801" bw="14" op_0_bw="5">
<![CDATA[
branch1026:1  %input_18_V_load_47 = load i14* %input_18_V_addr324, align 2

]]></Node>
<StgValue><ssdm name="input_18_V_load_47"/></StgValue>
</operation>

<operation id="2924" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="5804" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1025:0  %input_17_V_addr306 = getelementptr [28 x i14]* %input_17_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_17_V_addr306"/></StgValue>
</operation>

<operation id="2925" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="5805" bw="14" op_0_bw="5">
<![CDATA[
branch1025:1  %input_17_V_load_47 = load i14* %input_17_V_addr306, align 2

]]></Node>
<StgValue><ssdm name="input_17_V_load_47"/></StgValue>
</operation>

<operation id="2926" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="5808" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1024:0  %input_16_V_addr_47 = getelementptr [28 x i14]* %input_16_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_16_V_addr_47"/></StgValue>
</operation>

<operation id="2927" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="5809" bw="14" op_0_bw="5">
<![CDATA[
branch1024:1  %input_16_V_load_47 = load i14* %input_16_V_addr_47, align 2

]]></Node>
<StgValue><ssdm name="input_16_V_load_47"/></StgValue>
</operation>

<operation id="2928" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="5812" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1023:0  %input_15_V_addr_47 = getelementptr [28 x i14]* %input_15_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_15_V_addr_47"/></StgValue>
</operation>

<operation id="2929" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="5813" bw="14" op_0_bw="5">
<![CDATA[
branch1023:1  %input_15_V_load_47 = load i14* %input_15_V_addr_47, align 2

]]></Node>
<StgValue><ssdm name="input_15_V_load_47"/></StgValue>
</operation>

<operation id="2930" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="5816" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1022:0  %input_14_V_addr_46 = getelementptr [28 x i14]* %input_14_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_14_V_addr_46"/></StgValue>
</operation>

<operation id="2931" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="5817" bw="14" op_0_bw="5">
<![CDATA[
branch1022:1  %input_14_V_load_47 = load i14* %input_14_V_addr_46, align 2

]]></Node>
<StgValue><ssdm name="input_14_V_load_47"/></StgValue>
</operation>

<operation id="2932" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="5820" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1021:0  %input_13_V_addr234 = getelementptr [28 x i14]* %input_13_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_13_V_addr234"/></StgValue>
</operation>

<operation id="2933" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="5821" bw="14" op_0_bw="5">
<![CDATA[
branch1021:1  %input_13_V_load_47 = load i14* %input_13_V_addr234, align 2

]]></Node>
<StgValue><ssdm name="input_13_V_load_47"/></StgValue>
</operation>

<operation id="2934" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="5824" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1020:0  %input_12_V_addr216 = getelementptr [28 x i14]* %input_12_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_12_V_addr216"/></StgValue>
</operation>

<operation id="2935" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="5825" bw="14" op_0_bw="5">
<![CDATA[
branch1020:1  %input_12_V_load_47 = load i14* %input_12_V_addr216, align 2

]]></Node>
<StgValue><ssdm name="input_12_V_load_47"/></StgValue>
</operation>

<operation id="2936" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="5828" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1019:0  %input_11_V_addr_47 = getelementptr [28 x i14]* %input_11_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_11_V_addr_47"/></StgValue>
</operation>

<operation id="2937" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="5829" bw="14" op_0_bw="5">
<![CDATA[
branch1019:1  %input_11_V_load_47 = load i14* %input_11_V_addr_47, align 2

]]></Node>
<StgValue><ssdm name="input_11_V_load_47"/></StgValue>
</operation>

<operation id="2938" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="5832" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1018:0  %input_10_V_addr_47 = getelementptr [28 x i14]* %input_10_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_10_V_addr_47"/></StgValue>
</operation>

<operation id="2939" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="5833" bw="14" op_0_bw="5">
<![CDATA[
branch1018:1  %input_10_V_load_47 = load i14* %input_10_V_addr_47, align 2

]]></Node>
<StgValue><ssdm name="input_10_V_load_47"/></StgValue>
</operation>

<operation id="2940" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="5836" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1017:0  %input_9_V_addr_47 = getelementptr [28 x i14]* %input_9_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_9_V_addr_47"/></StgValue>
</operation>

<operation id="2941" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="5837" bw="14" op_0_bw="5">
<![CDATA[
branch1017:1  %input_9_V_load_47 = load i14* %input_9_V_addr_47, align 2

]]></Node>
<StgValue><ssdm name="input_9_V_load_47"/></StgValue>
</operation>

<operation id="2942" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="5840" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1016:0  %input_8_V_addr_44 = getelementptr [28 x i14]* %input_8_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_8_V_addr_44"/></StgValue>
</operation>

<operation id="2943" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="5841" bw="14" op_0_bw="5">
<![CDATA[
branch1016:1  %input_8_V_load_47 = load i14* %input_8_V_addr_44, align 2

]]></Node>
<StgValue><ssdm name="input_8_V_load_47"/></StgValue>
</operation>

<operation id="2944" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="5844" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1015:0  %input_7_V_addr126 = getelementptr [28 x i14]* %input_7_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_7_V_addr126"/></StgValue>
</operation>

<operation id="2945" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="5845" bw="14" op_0_bw="5">
<![CDATA[
branch1015:1  %input_7_V_load_47 = load i14* %input_7_V_addr126, align 2

]]></Node>
<StgValue><ssdm name="input_7_V_load_47"/></StgValue>
</operation>

<operation id="2946" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="5848" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1014:0  %input_6_V_addr108 = getelementptr [28 x i14]* %input_6_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_6_V_addr108"/></StgValue>
</operation>

<operation id="2947" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="5849" bw="14" op_0_bw="5">
<![CDATA[
branch1014:1  %input_6_V_load_47 = load i14* %input_6_V_addr108, align 2

]]></Node>
<StgValue><ssdm name="input_6_V_load_47"/></StgValue>
</operation>

<operation id="2948" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="5852" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1013:0  %input_5_V_addr_40 = getelementptr [28 x i14]* %input_5_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_5_V_addr_40"/></StgValue>
</operation>

<operation id="2949" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="5853" bw="14" op_0_bw="5">
<![CDATA[
branch1013:1  %input_5_V_load_55 = load i14* %input_5_V_addr_40, align 2

]]></Node>
<StgValue><ssdm name="input_5_V_load_55"/></StgValue>
</operation>

<operation id="2950" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="5856" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1012:0  %input_4_V_addr72 = getelementptr [28 x i14]* %input_4_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_4_V_addr72"/></StgValue>
</operation>

<operation id="2951" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="5857" bw="14" op_0_bw="5">
<![CDATA[
branch1012:1  %input_4_V_load_55 = load i14* %input_4_V_addr72, align 2

]]></Node>
<StgValue><ssdm name="input_4_V_load_55"/></StgValue>
</operation>

<operation id="2952" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5860" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1011:0  %input_3_V_addr54 = getelementptr [28 x i14]* %input_3_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_3_V_addr54"/></StgValue>
</operation>

<operation id="2953" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5861" bw="14" op_0_bw="5">
<![CDATA[
branch1011:1  %input_3_V_load_55 = load i14* %input_3_V_addr54, align 2

]]></Node>
<StgValue><ssdm name="input_3_V_load_55"/></StgValue>
</operation>

<operation id="2954" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5864" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1010:0  %input_2_V_addr36 = getelementptr [28 x i14]* %input_2_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_2_V_addr36"/></StgValue>
</operation>

<operation id="2955" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5865" bw="14" op_0_bw="5">
<![CDATA[
branch1010:1  %input_2_V_load_55 = load i14* %input_2_V_addr36, align 2

]]></Node>
<StgValue><ssdm name="input_2_V_load_55"/></StgValue>
</operation>

<operation id="2956" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="5868" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1035:0  %input_27_V_addr_15 = getelementptr [28 x i14]* %input_27_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_27_V_addr_15"/></StgValue>
</operation>

<operation id="2957" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="5869" bw="14" op_0_bw="5">
<![CDATA[
branch1035:1  %input_27_V_load_15 = load i14* %input_27_V_addr_15, align 2

]]></Node>
<StgValue><ssdm name="input_27_V_load_15"/></StgValue>
</operation>

<operation id="2958" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="5998" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch697:0  %input_25_V_addr_47 = getelementptr [28 x i14]* %input_25_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_25_V_addr_47"/></StgValue>
</operation>

<operation id="2959" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="5999" bw="14" op_0_bw="5">
<![CDATA[
branch697:1  %input_25_V_load_49 = load i14* %input_25_V_addr_47, align 2

]]></Node>
<StgValue><ssdm name="input_25_V_load_49"/></StgValue>
</operation>

<operation id="2960" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="6002" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch696:0  %input_24_V_addr_40 = getelementptr [28 x i14]* %input_24_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_24_V_addr_40"/></StgValue>
</operation>

<operation id="2961" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="6003" bw="14" op_0_bw="5">
<![CDATA[
branch696:1  %input_24_V_load_49 = load i14* %input_24_V_addr_40, align 2

]]></Node>
<StgValue><ssdm name="input_24_V_load_49"/></StgValue>
</operation>

<operation id="2962" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="6006" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch695:0  %input_23_V_addr_38 = getelementptr [28 x i14]* %input_23_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_23_V_addr_38"/></StgValue>
</operation>

<operation id="2963" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="6007" bw="14" op_0_bw="5">
<![CDATA[
branch695:1  %input_23_V_load_49 = load i14* %input_23_V_addr_38, align 2

]]></Node>
<StgValue><ssdm name="input_23_V_load_49"/></StgValue>
</operation>

<operation id="2964" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="6010" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch694:0  %input_22_V_addr_49 = getelementptr [28 x i14]* %input_22_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_22_V_addr_49"/></StgValue>
</operation>

<operation id="2965" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="6011" bw="14" op_0_bw="5">
<![CDATA[
branch694:1  %input_22_V_load_49 = load i14* %input_22_V_addr_49, align 2

]]></Node>
<StgValue><ssdm name="input_22_V_load_49"/></StgValue>
</operation>

<operation id="2966" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="6014" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch693:0  %input_21_V_addr_49 = getelementptr [28 x i14]* %input_21_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_21_V_addr_49"/></StgValue>
</operation>

<operation id="2967" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="6015" bw="14" op_0_bw="5">
<![CDATA[
branch693:1  %input_21_V_load_49 = load i14* %input_21_V_addr_49, align 2

]]></Node>
<StgValue><ssdm name="input_21_V_load_49"/></StgValue>
</operation>

<operation id="2968" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="6018" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch692:0  %input_20_V_addr_49 = getelementptr [28 x i14]* %input_20_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_20_V_addr_49"/></StgValue>
</operation>

<operation id="2969" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="6019" bw="14" op_0_bw="5">
<![CDATA[
branch692:1  %input_20_V_load_49 = load i14* %input_20_V_addr_49, align 2

]]></Node>
<StgValue><ssdm name="input_20_V_load_49"/></StgValue>
</operation>

<operation id="2970" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="6022" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch691:0  %input_19_V_addr_44 = getelementptr [28 x i14]* %input_19_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_19_V_addr_44"/></StgValue>
</operation>

<operation id="2971" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="6023" bw="14" op_0_bw="5">
<![CDATA[
branch691:1  %input_19_V_load_49 = load i14* %input_19_V_addr_44, align 2

]]></Node>
<StgValue><ssdm name="input_19_V_load_49"/></StgValue>
</operation>

<operation id="2972" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="6026" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch690:0  %input_18_V_addr_37 = getelementptr [28 x i14]* %input_18_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_18_V_addr_37"/></StgValue>
</operation>

<operation id="2973" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="6027" bw="14" op_0_bw="5">
<![CDATA[
branch690:1  %input_18_V_load_49 = load i14* %input_18_V_addr_37, align 2

]]></Node>
<StgValue><ssdm name="input_18_V_load_49"/></StgValue>
</operation>

<operation id="2974" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="6030" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch689:0  %input_17_V_addr_43 = getelementptr [28 x i14]* %input_17_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_17_V_addr_43"/></StgValue>
</operation>

<operation id="2975" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="6031" bw="14" op_0_bw="5">
<![CDATA[
branch689:1  %input_17_V_load_49 = load i14* %input_17_V_addr_43, align 2

]]></Node>
<StgValue><ssdm name="input_17_V_load_49"/></StgValue>
</operation>

<operation id="2976" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="6034" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch688:0  %input_16_V_addr_49 = getelementptr [28 x i14]* %input_16_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_16_V_addr_49"/></StgValue>
</operation>

<operation id="2977" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="6035" bw="14" op_0_bw="5">
<![CDATA[
branch688:1  %input_16_V_load_49 = load i14* %input_16_V_addr_49, align 2

]]></Node>
<StgValue><ssdm name="input_16_V_load_49"/></StgValue>
</operation>

<operation id="2978" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="6038" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch687:0  %input_15_V_addr_49 = getelementptr [28 x i14]* %input_15_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_15_V_addr_49"/></StgValue>
</operation>

<operation id="2979" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="6039" bw="14" op_0_bw="5">
<![CDATA[
branch687:1  %input_15_V_load_49 = load i14* %input_15_V_addr_49, align 2

]]></Node>
<StgValue><ssdm name="input_15_V_load_49"/></StgValue>
</operation>

<operation id="2980" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="6042" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch686:0  %input_14_V_addr_48 = getelementptr [28 x i14]* %input_14_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_14_V_addr_48"/></StgValue>
</operation>

<operation id="2981" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="6043" bw="14" op_0_bw="5">
<![CDATA[
branch686:1  %input_14_V_load_49 = load i14* %input_14_V_addr_48, align 2

]]></Node>
<StgValue><ssdm name="input_14_V_load_49"/></StgValue>
</operation>

<operation id="2982" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="6046" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch685:0  %input_13_V_addr_41 = getelementptr [28 x i14]* %input_13_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_13_V_addr_41"/></StgValue>
</operation>

<operation id="2983" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="6047" bw="14" op_0_bw="5">
<![CDATA[
branch685:1  %input_13_V_load_49 = load i14* %input_13_V_addr_41, align 2

]]></Node>
<StgValue><ssdm name="input_13_V_load_49"/></StgValue>
</operation>

<operation id="2984" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="6050" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch684:0  %input_12_V_addr_36 = getelementptr [28 x i14]* %input_12_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_12_V_addr_36"/></StgValue>
</operation>

<operation id="2985" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="6051" bw="14" op_0_bw="5">
<![CDATA[
branch684:1  %input_12_V_load_49 = load i14* %input_12_V_addr_36, align 2

]]></Node>
<StgValue><ssdm name="input_12_V_load_49"/></StgValue>
</operation>

<operation id="2986" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="6054" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch683:0  %input_11_V_addr_49 = getelementptr [28 x i14]* %input_11_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_11_V_addr_49"/></StgValue>
</operation>

<operation id="2987" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="6055" bw="14" op_0_bw="5">
<![CDATA[
branch683:1  %input_11_V_load_49 = load i14* %input_11_V_addr_49, align 2

]]></Node>
<StgValue><ssdm name="input_11_V_load_49"/></StgValue>
</operation>

<operation id="2988" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="6058" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch682:0  %input_10_V_addr_49 = getelementptr [28 x i14]* %input_10_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_10_V_addr_49"/></StgValue>
</operation>

<operation id="2989" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="6059" bw="14" op_0_bw="5">
<![CDATA[
branch682:1  %input_10_V_load_49 = load i14* %input_10_V_addr_49, align 2

]]></Node>
<StgValue><ssdm name="input_10_V_load_49"/></StgValue>
</operation>

<operation id="2990" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="6062" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch681:0  %input_9_V_addr_49 = getelementptr [28 x i14]* %input_9_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_9_V_addr_49"/></StgValue>
</operation>

<operation id="2991" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="6063" bw="14" op_0_bw="5">
<![CDATA[
branch681:1  %input_9_V_load_49 = load i14* %input_9_V_addr_49, align 2

]]></Node>
<StgValue><ssdm name="input_9_V_load_49"/></StgValue>
</operation>

<operation id="2992" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="6066" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch680:0  %input_8_V_addr_46 = getelementptr [28 x i14]* %input_8_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_8_V_addr_46"/></StgValue>
</operation>

<operation id="2993" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="6067" bw="14" op_0_bw="5">
<![CDATA[
branch680:1  %input_8_V_load_49 = load i14* %input_8_V_addr_46, align 2

]]></Node>
<StgValue><ssdm name="input_8_V_load_49"/></StgValue>
</operation>

<operation id="2994" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="6070" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch679:0  %input_7_V_addr_38 = getelementptr [28 x i14]* %input_7_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_7_V_addr_38"/></StgValue>
</operation>

<operation id="2995" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="6071" bw="14" op_0_bw="5">
<![CDATA[
branch679:1  %input_7_V_load_49 = load i14* %input_7_V_addr_38, align 2

]]></Node>
<StgValue><ssdm name="input_7_V_load_49"/></StgValue>
</operation>

<operation id="2996" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="6074" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch678:0  %input_6_V_addr_35 = getelementptr [28 x i14]* %input_6_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_6_V_addr_35"/></StgValue>
</operation>

<operation id="2997" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="6075" bw="14" op_0_bw="5">
<![CDATA[
branch678:1  %input_6_V_load_49 = load i14* %input_6_V_addr_35, align 2

]]></Node>
<StgValue><ssdm name="input_6_V_load_49"/></StgValue>
</operation>

<operation id="2998" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="6078" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch677:0  %input_5_V_addr_42 = getelementptr [28 x i14]* %input_5_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_5_V_addr_42"/></StgValue>
</operation>

<operation id="2999" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="6079" bw="14" op_0_bw="5">
<![CDATA[
branch677:1  %input_5_V_load_57 = load i14* %input_5_V_addr_42, align 2

]]></Node>
<StgValue><ssdm name="input_5_V_load_57"/></StgValue>
</operation>

<operation id="3000" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="6082" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch676:0  %input_4_V_addr_41 = getelementptr [28 x i14]* %input_4_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_4_V_addr_41"/></StgValue>
</operation>

<operation id="3001" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="6083" bw="14" op_0_bw="5">
<![CDATA[
branch676:1  %input_4_V_load_57 = load i14* %input_4_V_addr_41, align 2

]]></Node>
<StgValue><ssdm name="input_4_V_load_57"/></StgValue>
</operation>

<operation id="3002" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="6086" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch675:0  %input_3_V_addr_42 = getelementptr [28 x i14]* %input_3_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_3_V_addr_42"/></StgValue>
</operation>

<operation id="3003" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="6087" bw="14" op_0_bw="5">
<![CDATA[
branch675:1  %input_3_V_load_57 = load i14* %input_3_V_addr_42, align 2

]]></Node>
<StgValue><ssdm name="input_3_V_load_57"/></StgValue>
</operation>

<operation id="3004" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6090" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch674:0  %input_2_V_addr_42 = getelementptr [28 x i14]* %input_2_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_2_V_addr_42"/></StgValue>
</operation>

<operation id="3005" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6091" bw="14" op_0_bw="5">
<![CDATA[
branch674:1  %input_2_V_load_57 = load i14* %input_2_V_addr_42, align 2

]]></Node>
<StgValue><ssdm name="input_2_V_load_57"/></StgValue>
</operation>

<operation id="3006" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6094" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch673:0  %input_1_V_addr_33 = getelementptr [28 x i14]* %input_1_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_1_V_addr_33"/></StgValue>
</operation>

<operation id="3007" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6095" bw="14" op_0_bw="5">
<![CDATA[
branch673:1  %input_1_V_load_41 = load i14* %input_1_V_addr_33, align 2

]]></Node>
<StgValue><ssdm name="input_1_V_load_41"/></StgValue>
</operation>

<operation id="3008" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="6098" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch698:0  %input_26_V_addr_32 = getelementptr [28 x i14]* %input_26_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_26_V_addr_32"/></StgValue>
</operation>

<operation id="3009" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="6099" bw="14" op_0_bw="5">
<![CDATA[
branch698:1  %input_26_V_load_32 = load i14* %input_26_V_addr_32, align 2

]]></Node>
<StgValue><ssdm name="input_26_V_load_32"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="3010" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="10" op_0_bw="5">
<![CDATA[
Col_Loop_begin:5  %zext_ln203 = zext i5 %select_ln32_1 to i10

]]></Node>
<StgValue><ssdm name="zext_ln203"/></StgValue>
</operation>

<operation id="3011" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
Col_Loop_begin:7  %mul_ln203 = mul i10 %zext_ln203, 26

]]></Node>
<StgValue><ssdm name="mul_ln203"/></StgValue>
</operation>

<operation id="3012" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="10" op_0_bw="5">
<![CDATA[
Col_Loop_begin:17  %zext_ln203_13 = zext i5 %select_ln32 to i10

]]></Node>
<StgValue><ssdm name="zext_ln203_13"/></StgValue>
</operation>

<operation id="3013" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
Col_Loop_begin:18  %add_ln203 = add i10 %zext_ln203_13, %mul_ln203

]]></Node>
<StgValue><ssdm name="add_ln203"/></StgValue>
</operation>

<operation id="3014" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch333:0  %input_25_V_addr_7 = getelementptr [28 x i14]* %input_25_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_25_V_addr_7"/></StgValue>
</operation>

<operation id="3015" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="14" op_0_bw="5">
<![CDATA[
branch333:1  %input_25_V_load_7 = load i14* %input_25_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="input_25_V_load_7"/></StgValue>
</operation>

<operation id="3016" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch332:0  %input_24_V_addr_7 = getelementptr [28 x i14]* %input_24_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_24_V_addr_7"/></StgValue>
</operation>

<operation id="3017" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="14" op_0_bw="5">
<![CDATA[
branch332:1  %input_24_V_load_7 = load i14* %input_24_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="input_24_V_load_7"/></StgValue>
</operation>

<operation id="3018" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch331:0  %input_23_V_addr_7 = getelementptr [28 x i14]* %input_23_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_23_V_addr_7"/></StgValue>
</operation>

<operation id="3019" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="14" op_0_bw="5">
<![CDATA[
branch331:1  %input_23_V_load_7 = load i14* %input_23_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="input_23_V_load_7"/></StgValue>
</operation>

<operation id="3020" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch330:0  %input_22_V_addr_7 = getelementptr [28 x i14]* %input_22_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_22_V_addr_7"/></StgValue>
</operation>

<operation id="3021" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="14" op_0_bw="5">
<![CDATA[
branch330:1  %input_22_V_load_7 = load i14* %input_22_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="input_22_V_load_7"/></StgValue>
</operation>

<operation id="3022" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch329:0  %input_21_V_addr_7 = getelementptr [28 x i14]* %input_21_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_21_V_addr_7"/></StgValue>
</operation>

<operation id="3023" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="14" op_0_bw="5">
<![CDATA[
branch329:1  %input_21_V_load_7 = load i14* %input_21_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="input_21_V_load_7"/></StgValue>
</operation>

<operation id="3024" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch328:0  %input_20_V_addr_7 = getelementptr [28 x i14]* %input_20_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_20_V_addr_7"/></StgValue>
</operation>

<operation id="3025" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="14" op_0_bw="5">
<![CDATA[
branch328:1  %input_20_V_load_7 = load i14* %input_20_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="input_20_V_load_7"/></StgValue>
</operation>

<operation id="3026" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch327:0  %input_19_V_addr_7 = getelementptr [28 x i14]* %input_19_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_19_V_addr_7"/></StgValue>
</operation>

<operation id="3027" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="14" op_0_bw="5">
<![CDATA[
branch327:1  %input_19_V_load_7 = load i14* %input_19_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="input_19_V_load_7"/></StgValue>
</operation>

<operation id="3028" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch326:0  %input_18_V_addr_7 = getelementptr [28 x i14]* %input_18_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_18_V_addr_7"/></StgValue>
</operation>

<operation id="3029" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="14" op_0_bw="5">
<![CDATA[
branch326:1  %input_18_V_load_7 = load i14* %input_18_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="input_18_V_load_7"/></StgValue>
</operation>

<operation id="3030" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch325:0  %input_17_V_addr_6 = getelementptr [28 x i14]* %input_17_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_17_V_addr_6"/></StgValue>
</operation>

<operation id="3031" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="14" op_0_bw="5">
<![CDATA[
branch325:1  %input_17_V_load_7 = load i14* %input_17_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="input_17_V_load_7"/></StgValue>
</operation>

<operation id="3032" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch324:0  %input_16_V_addr_7 = getelementptr [28 x i14]* %input_16_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_16_V_addr_7"/></StgValue>
</operation>

<operation id="3033" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="14" op_0_bw="5">
<![CDATA[
branch324:1  %input_16_V_load_7 = load i14* %input_16_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="input_16_V_load_7"/></StgValue>
</operation>

<operation id="3034" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch323:0  %input_15_V_addr_7 = getelementptr [28 x i14]* %input_15_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_15_V_addr_7"/></StgValue>
</operation>

<operation id="3035" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="14" op_0_bw="5">
<![CDATA[
branch323:1  %input_15_V_load_7 = load i14* %input_15_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="input_15_V_load_7"/></StgValue>
</operation>

<operation id="3036" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch322:0  %input_14_V_addr_7 = getelementptr [28 x i14]* %input_14_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_14_V_addr_7"/></StgValue>
</operation>

<operation id="3037" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="14" op_0_bw="5">
<![CDATA[
branch322:1  %input_14_V_load_7 = load i14* %input_14_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="input_14_V_load_7"/></StgValue>
</operation>

<operation id="3038" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch321:0  %input_13_V_addr_7 = getelementptr [28 x i14]* %input_13_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_13_V_addr_7"/></StgValue>
</operation>

<operation id="3039" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="14" op_0_bw="5">
<![CDATA[
branch321:1  %input_13_V_load_7 = load i14* %input_13_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="input_13_V_load_7"/></StgValue>
</operation>

<operation id="3040" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch320:0  %input_12_V_addr_7 = getelementptr [28 x i14]* %input_12_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_12_V_addr_7"/></StgValue>
</operation>

<operation id="3041" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="14" op_0_bw="5">
<![CDATA[
branch320:1  %input_12_V_load_7 = load i14* %input_12_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="input_12_V_load_7"/></StgValue>
</operation>

<operation id="3042" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch319:0  %input_11_V_addr_7 = getelementptr [28 x i14]* %input_11_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_11_V_addr_7"/></StgValue>
</operation>

<operation id="3043" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="14" op_0_bw="5">
<![CDATA[
branch319:1  %input_11_V_load_7 = load i14* %input_11_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="input_11_V_load_7"/></StgValue>
</operation>

<operation id="3044" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch318:0  %input_10_V_addr_7 = getelementptr [28 x i14]* %input_10_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_10_V_addr_7"/></StgValue>
</operation>

<operation id="3045" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="14" op_0_bw="5">
<![CDATA[
branch318:1  %input_10_V_load_7 = load i14* %input_10_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="input_10_V_load_7"/></StgValue>
</operation>

<operation id="3046" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch317:0  %input_9_V_addr_7 = getelementptr [28 x i14]* %input_9_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_9_V_addr_7"/></StgValue>
</operation>

<operation id="3047" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="14" op_0_bw="5">
<![CDATA[
branch317:1  %input_9_V_load_7 = load i14* %input_9_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="input_9_V_load_7"/></StgValue>
</operation>

<operation id="3048" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch316:0  %input_8_V_addr_7 = getelementptr [28 x i14]* %input_8_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_8_V_addr_7"/></StgValue>
</operation>

<operation id="3049" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="14" op_0_bw="5">
<![CDATA[
branch316:1  %input_8_V_load_7 = load i14* %input_8_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="input_8_V_load_7"/></StgValue>
</operation>

<operation id="3050" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch315:0  %input_7_V_addr_7 = getelementptr [28 x i14]* %input_7_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_7_V_addr_7"/></StgValue>
</operation>

<operation id="3051" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="14" op_0_bw="5">
<![CDATA[
branch315:1  %input_7_V_load_7 = load i14* %input_7_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="input_7_V_load_7"/></StgValue>
</operation>

<operation id="3052" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch314:0  %input_6_V_addr_7 = getelementptr [28 x i14]* %input_6_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_6_V_addr_7"/></StgValue>
</operation>

<operation id="3053" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="959" bw="14" op_0_bw="5">
<![CDATA[
branch314:1  %input_6_V_load_7 = load i14* %input_6_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="input_6_V_load_7"/></StgValue>
</operation>

<operation id="3054" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch313:0  %input_5_V_addr_13 = getelementptr [28 x i14]* %input_5_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_5_V_addr_13"/></StgValue>
</operation>

<operation id="3055" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="14" op_0_bw="5">
<![CDATA[
branch313:1  %input_5_V_load_15 = load i14* %input_5_V_addr_13, align 2

]]></Node>
<StgValue><ssdm name="input_5_V_load_15"/></StgValue>
</operation>

<operation id="3056" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch312:0  %input_4_V_addr_12 = getelementptr [28 x i14]* %input_4_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_4_V_addr_12"/></StgValue>
</operation>

<operation id="3057" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="14" op_0_bw="5">
<![CDATA[
branch312:1  %input_4_V_load_15 = load i14* %input_4_V_addr_12, align 2

]]></Node>
<StgValue><ssdm name="input_4_V_load_15"/></StgValue>
</operation>

<operation id="3058" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch311:0  %input_3_V_addr_13 = getelementptr [28 x i14]* %input_3_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_3_V_addr_13"/></StgValue>
</operation>

<operation id="3059" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="14" op_0_bw="5">
<![CDATA[
branch311:1  %input_3_V_load_15 = load i14* %input_3_V_addr_13, align 2

]]></Node>
<StgValue><ssdm name="input_3_V_load_15"/></StgValue>
</operation>

<operation id="3060" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch310:0  %input_2_V_addr_13 = getelementptr [28 x i14]* %input_2_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_2_V_addr_13"/></StgValue>
</operation>

<operation id="3061" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="14" op_0_bw="5">
<![CDATA[
branch310:1  %input_2_V_load_15 = load i14* %input_2_V_addr_13, align 2

]]></Node>
<StgValue><ssdm name="input_2_V_load_15"/></StgValue>
</operation>

<operation id="3062" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch309:0  %input_1_V_addr_12 = getelementptr [28 x i14]* %input_1_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_1_V_addr_12"/></StgValue>
</operation>

<operation id="3063" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="979" bw="14" op_0_bw="5">
<![CDATA[
branch309:1  %input_1_V_load_13 = load i14* %input_1_V_addr_12, align 2

]]></Node>
<StgValue><ssdm name="input_1_V_load_13"/></StgValue>
</operation>

<operation id="3064" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch334:0  %input_26_V_addr_4 = getelementptr [28 x i14]* %input_26_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_26_V_addr_4"/></StgValue>
</operation>

<operation id="3065" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="14" op_0_bw="5">
<![CDATA[
branch334:1  %input_26_V_load_4 = load i14* %input_26_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="input_26_V_load_4"/></StgValue>
</operation>

<operation id="3066" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="997" bw="14" op_0_bw="5">
<![CDATA[
branch166:1  %input_26_V_load_5 = load i14* %input_26_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="input_26_V_load_5"/></StgValue>
</operation>

<operation id="3067" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="0" op_0_bw="0">
<![CDATA[
branch166:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0200

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3068" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="14" op_0_bw="5">
<![CDATA[
branch165:1  %input_25_V_load_8 = load i14* %input_25_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="input_25_V_load_8"/></StgValue>
</operation>

<operation id="3069" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="1002" bw="0" op_0_bw="0">
<![CDATA[
branch165:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0200

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3070" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="1005" bw="14" op_0_bw="5">
<![CDATA[
branch164:1  %input_24_V_load_8 = load i14* %input_24_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="input_24_V_load_8"/></StgValue>
</operation>

<operation id="3071" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="1006" bw="0" op_0_bw="0">
<![CDATA[
branch164:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0200

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3072" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="1009" bw="14" op_0_bw="5">
<![CDATA[
branch163:1  %input_23_V_load_8 = load i14* %input_23_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="input_23_V_load_8"/></StgValue>
</operation>

<operation id="3073" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="1010" bw="0" op_0_bw="0">
<![CDATA[
branch163:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0200

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3074" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="14" op_0_bw="5">
<![CDATA[
branch162:1  %input_22_V_load_8 = load i14* %input_22_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="input_22_V_load_8"/></StgValue>
</operation>

<operation id="3075" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="0" op_0_bw="0">
<![CDATA[
branch162:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0200

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3076" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="14" op_0_bw="5">
<![CDATA[
branch161:1  %input_21_V_load_8 = load i14* %input_21_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="input_21_V_load_8"/></StgValue>
</operation>

<operation id="3077" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="0" op_0_bw="0">
<![CDATA[
branch161:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0200

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3078" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="14" op_0_bw="5">
<![CDATA[
branch160:1  %input_20_V_load_8 = load i14* %input_20_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="input_20_V_load_8"/></StgValue>
</operation>

<operation id="3079" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="1022" bw="0" op_0_bw="0">
<![CDATA[
branch160:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0200

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3080" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="14" op_0_bw="5">
<![CDATA[
branch159:1  %input_19_V_load_8 = load i14* %input_19_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="input_19_V_load_8"/></StgValue>
</operation>

<operation id="3081" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="0" op_0_bw="0">
<![CDATA[
branch159:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0200

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3082" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="1029" bw="14" op_0_bw="5">
<![CDATA[
branch158:1  %input_18_V_load_8 = load i14* %input_18_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="input_18_V_load_8"/></StgValue>
</operation>

<operation id="3083" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="1030" bw="0" op_0_bw="0">
<![CDATA[
branch158:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0200

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3084" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1033" bw="14" op_0_bw="5">
<![CDATA[
branch157:1  %input_17_V_load_8 = load i14* %input_17_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="input_17_V_load_8"/></StgValue>
</operation>

<operation id="3085" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="0" op_0_bw="0">
<![CDATA[
branch157:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0200

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3086" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1037" bw="14" op_0_bw="5">
<![CDATA[
branch156:1  %input_16_V_load_8 = load i14* %input_16_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="input_16_V_load_8"/></StgValue>
</operation>

<operation id="3087" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1038" bw="0" op_0_bw="0">
<![CDATA[
branch156:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0200

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3088" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1041" bw="14" op_0_bw="5">
<![CDATA[
branch155:1  %input_15_V_load_8 = load i14* %input_15_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="input_15_V_load_8"/></StgValue>
</operation>

<operation id="3089" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1042" bw="0" op_0_bw="0">
<![CDATA[
branch155:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0200

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3090" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1045" bw="14" op_0_bw="5">
<![CDATA[
branch154:1  %input_14_V_load_8 = load i14* %input_14_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="input_14_V_load_8"/></StgValue>
</operation>

<operation id="3091" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1046" bw="0" op_0_bw="0">
<![CDATA[
branch154:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0200

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3092" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1049" bw="14" op_0_bw="5">
<![CDATA[
branch153:1  %input_13_V_load_8 = load i14* %input_13_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="input_13_V_load_8"/></StgValue>
</operation>

<operation id="3093" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="0" op_0_bw="0">
<![CDATA[
branch153:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0200

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3094" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="14" op_0_bw="5">
<![CDATA[
branch152:1  %input_12_V_load_8 = load i14* %input_12_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="input_12_V_load_8"/></StgValue>
</operation>

<operation id="3095" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="0" op_0_bw="0">
<![CDATA[
branch152:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0200

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3096" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1057" bw="14" op_0_bw="5">
<![CDATA[
branch151:1  %input_11_V_load_8 = load i14* %input_11_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="input_11_V_load_8"/></StgValue>
</operation>

<operation id="3097" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1058" bw="0" op_0_bw="0">
<![CDATA[
branch151:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0200

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3098" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1061" bw="14" op_0_bw="5">
<![CDATA[
branch150:1  %input_10_V_load_8 = load i14* %input_10_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="input_10_V_load_8"/></StgValue>
</operation>

<operation id="3099" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1062" bw="0" op_0_bw="0">
<![CDATA[
branch150:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0200

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3100" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1065" bw="14" op_0_bw="5">
<![CDATA[
branch149:1  %input_9_V_load_8 = load i14* %input_9_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="input_9_V_load_8"/></StgValue>
</operation>

<operation id="3101" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1066" bw="0" op_0_bw="0">
<![CDATA[
branch149:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0200

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3102" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1069" bw="14" op_0_bw="5">
<![CDATA[
branch148:1  %input_8_V_load_8 = load i14* %input_8_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="input_8_V_load_8"/></StgValue>
</operation>

<operation id="3103" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="0" op_0_bw="0">
<![CDATA[
branch148:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0200

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3104" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1073" bw="14" op_0_bw="5">
<![CDATA[
branch147:1  %input_7_V_load_8 = load i14* %input_7_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="input_7_V_load_8"/></StgValue>
</operation>

<operation id="3105" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1074" bw="0" op_0_bw="0">
<![CDATA[
branch147:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0200

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3106" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="14" op_0_bw="5">
<![CDATA[
branch146:1  %input_6_V_load_8 = load i14* %input_6_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="input_6_V_load_8"/></StgValue>
</operation>

<operation id="3107" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1078" bw="0" op_0_bw="0">
<![CDATA[
branch146:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0200

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3108" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1081" bw="14" op_0_bw="5">
<![CDATA[
branch145:1  %input_5_V_load_16 = load i14* %input_5_V_addr_14, align 2

]]></Node>
<StgValue><ssdm name="input_5_V_load_16"/></StgValue>
</operation>

<operation id="3109" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1082" bw="0" op_0_bw="0">
<![CDATA[
branch145:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0200

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3110" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1085" bw="14" op_0_bw="5">
<![CDATA[
branch144:1  %input_4_V_load_16 = load i14* %input_4_V_addr_13, align 2

]]></Node>
<StgValue><ssdm name="input_4_V_load_16"/></StgValue>
</operation>

<operation id="3111" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1086" bw="0" op_0_bw="0">
<![CDATA[
branch144:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0200

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3112" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1089" bw="14" op_0_bw="5">
<![CDATA[
branch143:1  %input_3_V_load_16 = load i14* %input_3_V_addr_14, align 2

]]></Node>
<StgValue><ssdm name="input_3_V_load_16"/></StgValue>
</operation>

<operation id="3113" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="0" op_0_bw="0">
<![CDATA[
branch143:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0200

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3114" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1093" bw="14" op_0_bw="5">
<![CDATA[
branch142:1  %input_2_V_load_16 = load i14* %input_2_V_addr_14, align 2

]]></Node>
<StgValue><ssdm name="input_2_V_load_16"/></StgValue>
</operation>

<operation id="3115" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1094" bw="0" op_0_bw="0">
<![CDATA[
branch142:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0200

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3116" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1097" bw="14" op_0_bw="5">
<![CDATA[
branch167:1  %input_27_V_load_2 = load i14* %input_27_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="input_27_V_load_2"/></StgValue>
</operation>

<operation id="3117" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1098" bw="0" op_0_bw="0">
<![CDATA[
branch167:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0200

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3118" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1741" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch642:0  %input_26_V_addr_9 = getelementptr [28 x i14]* %input_26_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_26_V_addr_9"/></StgValue>
</operation>

<operation id="3119" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1742" bw="14" op_0_bw="5">
<![CDATA[
branch642:1  %input_26_V_load_9 = load i14* %input_26_V_addr_9, align 2

]]></Node>
<StgValue><ssdm name="input_26_V_load_9"/></StgValue>
</operation>

<operation id="3120" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="1745" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch641:0  %input_25_V_addr_14 = getelementptr [28 x i14]* %input_25_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_25_V_addr_14"/></StgValue>
</operation>

<operation id="3121" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="1746" bw="14" op_0_bw="5">
<![CDATA[
branch641:1  %input_25_V_load_14 = load i14* %input_25_V_addr_14, align 2

]]></Node>
<StgValue><ssdm name="input_25_V_load_14"/></StgValue>
</operation>

<operation id="3122" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="1749" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch640:0  %input_24_V_addr_14 = getelementptr [28 x i14]* %input_24_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_24_V_addr_14"/></StgValue>
</operation>

<operation id="3123" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="1750" bw="14" op_0_bw="5">
<![CDATA[
branch640:1  %input_24_V_load_14 = load i14* %input_24_V_addr_14, align 2

]]></Node>
<StgValue><ssdm name="input_24_V_load_14"/></StgValue>
</operation>

<operation id="3124" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="1753" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch639:0  %input_23_V_addr_13 = getelementptr [28 x i14]* %input_23_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_23_V_addr_13"/></StgValue>
</operation>

<operation id="3125" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="1754" bw="14" op_0_bw="5">
<![CDATA[
branch639:1  %input_23_V_load_14 = load i14* %input_23_V_addr_13, align 2

]]></Node>
<StgValue><ssdm name="input_23_V_load_14"/></StgValue>
</operation>

<operation id="3126" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="1757" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch638:0  %input_22_V_addr_14 = getelementptr [28 x i14]* %input_22_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_22_V_addr_14"/></StgValue>
</operation>

<operation id="3127" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="1758" bw="14" op_0_bw="5">
<![CDATA[
branch638:1  %input_22_V_load_14 = load i14* %input_22_V_addr_14, align 2

]]></Node>
<StgValue><ssdm name="input_22_V_load_14"/></StgValue>
</operation>

<operation id="3128" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="1761" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch637:0  %input_21_V_addr_14 = getelementptr [28 x i14]* %input_21_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_21_V_addr_14"/></StgValue>
</operation>

<operation id="3129" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="1762" bw="14" op_0_bw="5">
<![CDATA[
branch637:1  %input_21_V_load_14 = load i14* %input_21_V_addr_14, align 2

]]></Node>
<StgValue><ssdm name="input_21_V_load_14"/></StgValue>
</operation>

<operation id="3130" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="1765" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch636:0  %input_20_V_addr_14 = getelementptr [28 x i14]* %input_20_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_20_V_addr_14"/></StgValue>
</operation>

<operation id="3131" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="1766" bw="14" op_0_bw="5">
<![CDATA[
branch636:1  %input_20_V_load_14 = load i14* %input_20_V_addr_14, align 2

]]></Node>
<StgValue><ssdm name="input_20_V_load_14"/></StgValue>
</operation>

<operation id="3132" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="1769" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch635:0  %input_19_V_addr_14 = getelementptr [28 x i14]* %input_19_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_19_V_addr_14"/></StgValue>
</operation>

<operation id="3133" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="1770" bw="14" op_0_bw="5">
<![CDATA[
branch635:1  %input_19_V_load_14 = load i14* %input_19_V_addr_14, align 2

]]></Node>
<StgValue><ssdm name="input_19_V_load_14"/></StgValue>
</operation>

<operation id="3134" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="1773" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch634:0  %input_18_V_addr_13 = getelementptr [28 x i14]* %input_18_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_18_V_addr_13"/></StgValue>
</operation>

<operation id="3135" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="1774" bw="14" op_0_bw="5">
<![CDATA[
branch634:1  %input_18_V_load_14 = load i14* %input_18_V_addr_13, align 2

]]></Node>
<StgValue><ssdm name="input_18_V_load_14"/></StgValue>
</operation>

<operation id="3136" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1777" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch633:0  %input_17_V_addr_12 = getelementptr [28 x i14]* %input_17_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_17_V_addr_12"/></StgValue>
</operation>

<operation id="3137" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1778" bw="14" op_0_bw="5">
<![CDATA[
branch633:1  %input_17_V_load_14 = load i14* %input_17_V_addr_12, align 2

]]></Node>
<StgValue><ssdm name="input_17_V_load_14"/></StgValue>
</operation>

<operation id="3138" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1781" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch632:0  %input_16_V_addr_14 = getelementptr [28 x i14]* %input_16_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_16_V_addr_14"/></StgValue>
</operation>

<operation id="3139" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1782" bw="14" op_0_bw="5">
<![CDATA[
branch632:1  %input_16_V_load_14 = load i14* %input_16_V_addr_14, align 2

]]></Node>
<StgValue><ssdm name="input_16_V_load_14"/></StgValue>
</operation>

<operation id="3140" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1785" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch631:0  %input_15_V_addr_14 = getelementptr [28 x i14]* %input_15_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_15_V_addr_14"/></StgValue>
</operation>

<operation id="3141" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1786" bw="14" op_0_bw="5">
<![CDATA[
branch631:1  %input_15_V_load_14 = load i14* %input_15_V_addr_14, align 2

]]></Node>
<StgValue><ssdm name="input_15_V_load_14"/></StgValue>
</operation>

<operation id="3142" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1789" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch630:0  %input_14_V_addr_14 = getelementptr [28 x i14]* %input_14_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_14_V_addr_14"/></StgValue>
</operation>

<operation id="3143" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1790" bw="14" op_0_bw="5">
<![CDATA[
branch630:1  %input_14_V_load_14 = load i14* %input_14_V_addr_14, align 2

]]></Node>
<StgValue><ssdm name="input_14_V_load_14"/></StgValue>
</operation>

<operation id="3144" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1793" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch629:0  %input_13_V_addr_14 = getelementptr [28 x i14]* %input_13_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_13_V_addr_14"/></StgValue>
</operation>

<operation id="3145" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1794" bw="14" op_0_bw="5">
<![CDATA[
branch629:1  %input_13_V_load_14 = load i14* %input_13_V_addr_14, align 2

]]></Node>
<StgValue><ssdm name="input_13_V_load_14"/></StgValue>
</operation>

<operation id="3146" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1797" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch628:0  %input_12_V_addr_13 = getelementptr [28 x i14]* %input_12_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_12_V_addr_13"/></StgValue>
</operation>

<operation id="3147" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1798" bw="14" op_0_bw="5">
<![CDATA[
branch628:1  %input_12_V_load_14 = load i14* %input_12_V_addr_13, align 2

]]></Node>
<StgValue><ssdm name="input_12_V_load_14"/></StgValue>
</operation>

<operation id="3148" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1801" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch627:0  %input_11_V_addr_14 = getelementptr [28 x i14]* %input_11_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_11_V_addr_14"/></StgValue>
</operation>

<operation id="3149" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1802" bw="14" op_0_bw="5">
<![CDATA[
branch627:1  %input_11_V_load_14 = load i14* %input_11_V_addr_14, align 2

]]></Node>
<StgValue><ssdm name="input_11_V_load_14"/></StgValue>
</operation>

<operation id="3150" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1805" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch626:0  %input_10_V_addr_14 = getelementptr [28 x i14]* %input_10_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_10_V_addr_14"/></StgValue>
</operation>

<operation id="3151" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1806" bw="14" op_0_bw="5">
<![CDATA[
branch626:1  %input_10_V_load_14 = load i14* %input_10_V_addr_14, align 2

]]></Node>
<StgValue><ssdm name="input_10_V_load_14"/></StgValue>
</operation>

<operation id="3152" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1809" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch625:0  %input_9_V_addr_14 = getelementptr [28 x i14]* %input_9_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_9_V_addr_14"/></StgValue>
</operation>

<operation id="3153" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1810" bw="14" op_0_bw="5">
<![CDATA[
branch625:1  %input_9_V_load_14 = load i14* %input_9_V_addr_14, align 2

]]></Node>
<StgValue><ssdm name="input_9_V_load_14"/></StgValue>
</operation>

<operation id="3154" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1813" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch624:0  %input_8_V_addr_14 = getelementptr [28 x i14]* %input_8_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_8_V_addr_14"/></StgValue>
</operation>

<operation id="3155" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1814" bw="14" op_0_bw="5">
<![CDATA[
branch624:1  %input_8_V_load_14 = load i14* %input_8_V_addr_14, align 2

]]></Node>
<StgValue><ssdm name="input_8_V_load_14"/></StgValue>
</operation>

<operation id="3156" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1817" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch623:0  %input_7_V_addr_14 = getelementptr [28 x i14]* %input_7_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_7_V_addr_14"/></StgValue>
</operation>

<operation id="3157" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1818" bw="14" op_0_bw="5">
<![CDATA[
branch623:1  %input_7_V_load_14 = load i14* %input_7_V_addr_14, align 2

]]></Node>
<StgValue><ssdm name="input_7_V_load_14"/></StgValue>
</operation>

<operation id="3158" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1821" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch622:0  %input_6_V_addr_11 = getelementptr [28 x i14]* %input_6_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_6_V_addr_11"/></StgValue>
</operation>

<operation id="3159" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1822" bw="14" op_0_bw="5">
<![CDATA[
branch622:1  %input_6_V_load_14 = load i14* %input_6_V_addr_11, align 2

]]></Node>
<StgValue><ssdm name="input_6_V_load_14"/></StgValue>
</operation>

<operation id="3160" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1825" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch621:0  %input_5_V_addr_18 = getelementptr [28 x i14]* %input_5_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_5_V_addr_18"/></StgValue>
</operation>

<operation id="3161" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1826" bw="14" op_0_bw="5">
<![CDATA[
branch621:1  %input_5_V_load_22 = load i14* %input_5_V_addr_18, align 2

]]></Node>
<StgValue><ssdm name="input_5_V_load_22"/></StgValue>
</operation>

<operation id="3162" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1829" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch620:0  %input_4_V_addr_16 = getelementptr [28 x i14]* %input_4_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_4_V_addr_16"/></StgValue>
</operation>

<operation id="3163" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1830" bw="14" op_0_bw="5">
<![CDATA[
branch620:1  %input_4_V_load_22 = load i14* %input_4_V_addr_16, align 2

]]></Node>
<StgValue><ssdm name="input_4_V_load_22"/></StgValue>
</operation>

<operation id="3164" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1833" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch619:0  %input_3_V_addr_18 = getelementptr [28 x i14]* %input_3_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_3_V_addr_18"/></StgValue>
</operation>

<operation id="3165" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1834" bw="14" op_0_bw="5">
<![CDATA[
branch619:1  %input_3_V_load_22 = load i14* %input_3_V_addr_18, align 2

]]></Node>
<StgValue><ssdm name="input_3_V_load_22"/></StgValue>
</operation>

<operation id="3166" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1837" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch618:0  %input_2_V_addr_18 = getelementptr [28 x i14]* %input_2_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_2_V_addr_18"/></StgValue>
</operation>

<operation id="3167" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1838" bw="14" op_0_bw="5">
<![CDATA[
branch618:1  %input_2_V_load_22 = load i14* %input_2_V_addr_18, align 2

]]></Node>
<StgValue><ssdm name="input_2_V_load_22"/></StgValue>
</operation>

<operation id="3168" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1841" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch643:0  %input_27_V_addr_4 = getelementptr [28 x i14]* %input_27_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_27_V_addr_4"/></StgValue>
</operation>

<operation id="3169" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1842" bw="14" op_0_bw="5">
<![CDATA[
branch643:1  %input_27_V_load_4 = load i14* %input_27_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="input_27_V_load_4"/></StgValue>
</operation>

<operation id="3170" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1970" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch305:0  %input_25_V_addr_16 = getelementptr [28 x i14]* %input_25_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_25_V_addr_16"/></StgValue>
</operation>

<operation id="3171" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1971" bw="14" op_0_bw="5">
<![CDATA[
branch305:1  %input_25_V_load_16 = load i14* %input_25_V_addr_16, align 2

]]></Node>
<StgValue><ssdm name="input_25_V_load_16"/></StgValue>
</operation>

<operation id="3172" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="1974" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch304:0  %input_24_V_addr_16 = getelementptr [28 x i14]* %input_24_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_24_V_addr_16"/></StgValue>
</operation>

<operation id="3173" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="1975" bw="14" op_0_bw="5">
<![CDATA[
branch304:1  %input_24_V_load_16 = load i14* %input_24_V_addr_16, align 2

]]></Node>
<StgValue><ssdm name="input_24_V_load_16"/></StgValue>
</operation>

<operation id="3174" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="1978" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch303:0  %input_23_V_addr_15 = getelementptr [28 x i14]* %input_23_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_23_V_addr_15"/></StgValue>
</operation>

<operation id="3175" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="1979" bw="14" op_0_bw="5">
<![CDATA[
branch303:1  %input_23_V_load_16 = load i14* %input_23_V_addr_15, align 2

]]></Node>
<StgValue><ssdm name="input_23_V_load_16"/></StgValue>
</operation>

<operation id="3176" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="1982" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch302:0  %input_22_V_addr_16 = getelementptr [28 x i14]* %input_22_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_22_V_addr_16"/></StgValue>
</operation>

<operation id="3177" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="1983" bw="14" op_0_bw="5">
<![CDATA[
branch302:1  %input_22_V_load_16 = load i14* %input_22_V_addr_16, align 2

]]></Node>
<StgValue><ssdm name="input_22_V_load_16"/></StgValue>
</operation>

<operation id="3178" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="1986" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch301:0  %input_21_V_addr_16 = getelementptr [28 x i14]* %input_21_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_21_V_addr_16"/></StgValue>
</operation>

<operation id="3179" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="1987" bw="14" op_0_bw="5">
<![CDATA[
branch301:1  %input_21_V_load_16 = load i14* %input_21_V_addr_16, align 2

]]></Node>
<StgValue><ssdm name="input_21_V_load_16"/></StgValue>
</operation>

<operation id="3180" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="1990" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch300:0  %input_20_V_addr_16 = getelementptr [28 x i14]* %input_20_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_20_V_addr_16"/></StgValue>
</operation>

<operation id="3181" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="1991" bw="14" op_0_bw="5">
<![CDATA[
branch300:1  %input_20_V_load_16 = load i14* %input_20_V_addr_16, align 2

]]></Node>
<StgValue><ssdm name="input_20_V_load_16"/></StgValue>
</operation>

<operation id="3182" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="1994" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch299:0  %input_19_V_addr_16 = getelementptr [28 x i14]* %input_19_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_19_V_addr_16"/></StgValue>
</operation>

<operation id="3183" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="1995" bw="14" op_0_bw="5">
<![CDATA[
branch299:1  %input_19_V_load_16 = load i14* %input_19_V_addr_16, align 2

]]></Node>
<StgValue><ssdm name="input_19_V_load_16"/></StgValue>
</operation>

<operation id="3184" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="1998" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch298:0  %input_18_V_addr_15 = getelementptr [28 x i14]* %input_18_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_18_V_addr_15"/></StgValue>
</operation>

<operation id="3185" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="1999" bw="14" op_0_bw="5">
<![CDATA[
branch298:1  %input_18_V_load_16 = load i14* %input_18_V_addr_15, align 2

]]></Node>
<StgValue><ssdm name="input_18_V_load_16"/></StgValue>
</operation>

<operation id="3186" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="2002" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch297:0  %input_17_V_addr_14 = getelementptr [28 x i14]* %input_17_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_17_V_addr_14"/></StgValue>
</operation>

<operation id="3187" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="2003" bw="14" op_0_bw="5">
<![CDATA[
branch297:1  %input_17_V_load_16 = load i14* %input_17_V_addr_14, align 2

]]></Node>
<StgValue><ssdm name="input_17_V_load_16"/></StgValue>
</operation>

<operation id="3188" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="2006" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch296:0  %input_16_V_addr_16 = getelementptr [28 x i14]* %input_16_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_16_V_addr_16"/></StgValue>
</operation>

<operation id="3189" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="2007" bw="14" op_0_bw="5">
<![CDATA[
branch296:1  %input_16_V_load_16 = load i14* %input_16_V_addr_16, align 2

]]></Node>
<StgValue><ssdm name="input_16_V_load_16"/></StgValue>
</operation>

<operation id="3190" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="2010" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch295:0  %input_15_V_addr_16 = getelementptr [28 x i14]* %input_15_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_15_V_addr_16"/></StgValue>
</operation>

<operation id="3191" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="2011" bw="14" op_0_bw="5">
<![CDATA[
branch295:1  %input_15_V_load_16 = load i14* %input_15_V_addr_16, align 2

]]></Node>
<StgValue><ssdm name="input_15_V_load_16"/></StgValue>
</operation>

<operation id="3192" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="2014" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch294:0  %input_14_V_addr_16 = getelementptr [28 x i14]* %input_14_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_14_V_addr_16"/></StgValue>
</operation>

<operation id="3193" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="2015" bw="14" op_0_bw="5">
<![CDATA[
branch294:1  %input_14_V_load_16 = load i14* %input_14_V_addr_16, align 2

]]></Node>
<StgValue><ssdm name="input_14_V_load_16"/></StgValue>
</operation>

<operation id="3194" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="2018" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch293:0  %input_13_V_addr_16 = getelementptr [28 x i14]* %input_13_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_13_V_addr_16"/></StgValue>
</operation>

<operation id="3195" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="2019" bw="14" op_0_bw="5">
<![CDATA[
branch293:1  %input_13_V_load_16 = load i14* %input_13_V_addr_16, align 2

]]></Node>
<StgValue><ssdm name="input_13_V_load_16"/></StgValue>
</operation>

<operation id="3196" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="2022" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch292:0  %input_12_V_addr_15 = getelementptr [28 x i14]* %input_12_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_12_V_addr_15"/></StgValue>
</operation>

<operation id="3197" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="2023" bw="14" op_0_bw="5">
<![CDATA[
branch292:1  %input_12_V_load_16 = load i14* %input_12_V_addr_15, align 2

]]></Node>
<StgValue><ssdm name="input_12_V_load_16"/></StgValue>
</operation>

<operation id="3198" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="2026" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch291:0  %input_11_V_addr_16 = getelementptr [28 x i14]* %input_11_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_11_V_addr_16"/></StgValue>
</operation>

<operation id="3199" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="2027" bw="14" op_0_bw="5">
<![CDATA[
branch291:1  %input_11_V_load_16 = load i14* %input_11_V_addr_16, align 2

]]></Node>
<StgValue><ssdm name="input_11_V_load_16"/></StgValue>
</operation>

<operation id="3200" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="2030" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch290:0  %input_10_V_addr_16 = getelementptr [28 x i14]* %input_10_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_10_V_addr_16"/></StgValue>
</operation>

<operation id="3201" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="2031" bw="14" op_0_bw="5">
<![CDATA[
branch290:1  %input_10_V_load_16 = load i14* %input_10_V_addr_16, align 2

]]></Node>
<StgValue><ssdm name="input_10_V_load_16"/></StgValue>
</operation>

<operation id="3202" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="2034" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch289:0  %input_9_V_addr_16 = getelementptr [28 x i14]* %input_9_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_9_V_addr_16"/></StgValue>
</operation>

<operation id="3203" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="2035" bw="14" op_0_bw="5">
<![CDATA[
branch289:1  %input_9_V_load_16 = load i14* %input_9_V_addr_16, align 2

]]></Node>
<StgValue><ssdm name="input_9_V_load_16"/></StgValue>
</operation>

<operation id="3204" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2038" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch288:0  %input_8_V_addr_16 = getelementptr [28 x i14]* %input_8_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_8_V_addr_16"/></StgValue>
</operation>

<operation id="3205" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2039" bw="14" op_0_bw="5">
<![CDATA[
branch288:1  %input_8_V_load_16 = load i14* %input_8_V_addr_16, align 2

]]></Node>
<StgValue><ssdm name="input_8_V_load_16"/></StgValue>
</operation>

<operation id="3206" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2042" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch287:0  %input_7_V_addr_16 = getelementptr [28 x i14]* %input_7_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_7_V_addr_16"/></StgValue>
</operation>

<operation id="3207" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2043" bw="14" op_0_bw="5">
<![CDATA[
branch287:1  %input_7_V_load_16 = load i14* %input_7_V_addr_16, align 2

]]></Node>
<StgValue><ssdm name="input_7_V_load_16"/></StgValue>
</operation>

<operation id="3208" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2046" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch286:0  %input_6_V_addr_13 = getelementptr [28 x i14]* %input_6_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_6_V_addr_13"/></StgValue>
</operation>

<operation id="3209" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2047" bw="14" op_0_bw="5">
<![CDATA[
branch286:1  %input_6_V_load_16 = load i14* %input_6_V_addr_13, align 2

]]></Node>
<StgValue><ssdm name="input_6_V_load_16"/></StgValue>
</operation>

<operation id="3210" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2050" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch285:0  %input_5_V_addr_20 = getelementptr [28 x i14]* %input_5_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_5_V_addr_20"/></StgValue>
</operation>

<operation id="3211" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2051" bw="14" op_0_bw="5">
<![CDATA[
branch285:1  %input_5_V_load_24 = load i14* %input_5_V_addr_20, align 2

]]></Node>
<StgValue><ssdm name="input_5_V_load_24"/></StgValue>
</operation>

<operation id="3212" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2054" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch284:0  %input_4_V_addr_18 = getelementptr [28 x i14]* %input_4_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_4_V_addr_18"/></StgValue>
</operation>

<operation id="3213" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2055" bw="14" op_0_bw="5">
<![CDATA[
branch284:1  %input_4_V_load_24 = load i14* %input_4_V_addr_18, align 2

]]></Node>
<StgValue><ssdm name="input_4_V_load_24"/></StgValue>
</operation>

<operation id="3214" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2058" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch283:0  %input_3_V_addr_20 = getelementptr [28 x i14]* %input_3_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_3_V_addr_20"/></StgValue>
</operation>

<operation id="3215" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2059" bw="14" op_0_bw="5">
<![CDATA[
branch283:1  %input_3_V_load_24 = load i14* %input_3_V_addr_20, align 2

]]></Node>
<StgValue><ssdm name="input_3_V_load_24"/></StgValue>
</operation>

<operation id="3216" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2062" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch282:0  %input_2_V_addr_20 = getelementptr [28 x i14]* %input_2_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_2_V_addr_20"/></StgValue>
</operation>

<operation id="3217" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2063" bw="14" op_0_bw="5">
<![CDATA[
branch282:1  %input_2_V_load_24 = load i14* %input_2_V_addr_20, align 2

]]></Node>
<StgValue><ssdm name="input_2_V_load_24"/></StgValue>
</operation>

<operation id="3218" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2066" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch281:0  %input_1_V_addr_17 = getelementptr [28 x i14]* %input_1_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_1_V_addr_17"/></StgValue>
</operation>

<operation id="3219" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2067" bw="14" op_0_bw="5">
<![CDATA[
branch281:1  %input_1_V_load_19 = load i14* %input_1_V_addr_17, align 2

]]></Node>
<StgValue><ssdm name="input_1_V_load_19"/></StgValue>
</operation>

<operation id="3220" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2070" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch306:0  %input_26_V_addr_10 = getelementptr [28 x i14]* %input_26_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_26_V_addr_10"/></StgValue>
</operation>

<operation id="3221" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2071" bw="14" op_0_bw="5">
<![CDATA[
branch306:1  %input_26_V_load_10 = load i14* %input_26_V_addr_10, align 2

]]></Node>
<StgValue><ssdm name="input_26_V_load_10"/></StgValue>
</operation>

<operation id="3222" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2082" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch138:0  %input_26_V_addr_11 = getelementptr [28 x i14]* %input_26_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_26_V_addr_11"/></StgValue>
</operation>

<operation id="3223" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2083" bw="14" op_0_bw="5">
<![CDATA[
branch138:1  %input_26_V_load_11 = load i14* %input_26_V_addr_11, align 2

]]></Node>
<StgValue><ssdm name="input_26_V_load_11"/></StgValue>
</operation>

<operation id="3224" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="2086" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch137:0  %input_25_V_addr_17 = getelementptr [28 x i14]* %input_25_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_25_V_addr_17"/></StgValue>
</operation>

<operation id="3225" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="2087" bw="14" op_0_bw="5">
<![CDATA[
branch137:1  %input_25_V_load_17 = load i14* %input_25_V_addr_17, align 2

]]></Node>
<StgValue><ssdm name="input_25_V_load_17"/></StgValue>
</operation>

<operation id="3226" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="2090" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch136:0  %input_24_V_addr_17 = getelementptr [28 x i14]* %input_24_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_24_V_addr_17"/></StgValue>
</operation>

<operation id="3227" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="2091" bw="14" op_0_bw="5">
<![CDATA[
branch136:1  %input_24_V_load_17 = load i14* %input_24_V_addr_17, align 2

]]></Node>
<StgValue><ssdm name="input_24_V_load_17"/></StgValue>
</operation>

<operation id="3228" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="2094" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch135:0  %input_23_V_addr_16 = getelementptr [28 x i14]* %input_23_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_23_V_addr_16"/></StgValue>
</operation>

<operation id="3229" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="2095" bw="14" op_0_bw="5">
<![CDATA[
branch135:1  %input_23_V_load_17 = load i14* %input_23_V_addr_16, align 2

]]></Node>
<StgValue><ssdm name="input_23_V_load_17"/></StgValue>
</operation>

<operation id="3230" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="2098" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch134:0  %input_22_V_addr_17 = getelementptr [28 x i14]* %input_22_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_22_V_addr_17"/></StgValue>
</operation>

<operation id="3231" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="2099" bw="14" op_0_bw="5">
<![CDATA[
branch134:1  %input_22_V_load_17 = load i14* %input_22_V_addr_17, align 2

]]></Node>
<StgValue><ssdm name="input_22_V_load_17"/></StgValue>
</operation>

<operation id="3232" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="2102" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch133:0  %input_21_V_addr_17 = getelementptr [28 x i14]* %input_21_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_21_V_addr_17"/></StgValue>
</operation>

<operation id="3233" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="2103" bw="14" op_0_bw="5">
<![CDATA[
branch133:1  %input_21_V_load_17 = load i14* %input_21_V_addr_17, align 2

]]></Node>
<StgValue><ssdm name="input_21_V_load_17"/></StgValue>
</operation>

<operation id="3234" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="2106" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch132:0  %input_20_V_addr_17 = getelementptr [28 x i14]* %input_20_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_20_V_addr_17"/></StgValue>
</operation>

<operation id="3235" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="2107" bw="14" op_0_bw="5">
<![CDATA[
branch132:1  %input_20_V_load_17 = load i14* %input_20_V_addr_17, align 2

]]></Node>
<StgValue><ssdm name="input_20_V_load_17"/></StgValue>
</operation>

<operation id="3236" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="2110" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch131:0  %input_19_V_addr_17 = getelementptr [28 x i14]* %input_19_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_19_V_addr_17"/></StgValue>
</operation>

<operation id="3237" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="2111" bw="14" op_0_bw="5">
<![CDATA[
branch131:1  %input_19_V_load_17 = load i14* %input_19_V_addr_17, align 2

]]></Node>
<StgValue><ssdm name="input_19_V_load_17"/></StgValue>
</operation>

<operation id="3238" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="2114" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch130:0  %input_18_V_addr_16 = getelementptr [28 x i14]* %input_18_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_18_V_addr_16"/></StgValue>
</operation>

<operation id="3239" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="2115" bw="14" op_0_bw="5">
<![CDATA[
branch130:1  %input_18_V_load_17 = load i14* %input_18_V_addr_16, align 2

]]></Node>
<StgValue><ssdm name="input_18_V_load_17"/></StgValue>
</operation>

<operation id="3240" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="2118" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch129:0  %input_17_V_addr_15 = getelementptr [28 x i14]* %input_17_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_17_V_addr_15"/></StgValue>
</operation>

<operation id="3241" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="2119" bw="14" op_0_bw="5">
<![CDATA[
branch129:1  %input_17_V_load_17 = load i14* %input_17_V_addr_15, align 2

]]></Node>
<StgValue><ssdm name="input_17_V_load_17"/></StgValue>
</operation>

<operation id="3242" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="2122" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch128:0  %input_16_V_addr_17 = getelementptr [28 x i14]* %input_16_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_16_V_addr_17"/></StgValue>
</operation>

<operation id="3243" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="2123" bw="14" op_0_bw="5">
<![CDATA[
branch128:1  %input_16_V_load_17 = load i14* %input_16_V_addr_17, align 2

]]></Node>
<StgValue><ssdm name="input_16_V_load_17"/></StgValue>
</operation>

<operation id="3244" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="2126" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch127:0  %input_15_V_addr_17 = getelementptr [28 x i14]* %input_15_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_15_V_addr_17"/></StgValue>
</operation>

<operation id="3245" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="2127" bw="14" op_0_bw="5">
<![CDATA[
branch127:1  %input_15_V_load_17 = load i14* %input_15_V_addr_17, align 2

]]></Node>
<StgValue><ssdm name="input_15_V_load_17"/></StgValue>
</operation>

<operation id="3246" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="2130" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch126:0  %input_14_V_addr_17 = getelementptr [28 x i14]* %input_14_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_14_V_addr_17"/></StgValue>
</operation>

<operation id="3247" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="2131" bw="14" op_0_bw="5">
<![CDATA[
branch126:1  %input_14_V_load_17 = load i14* %input_14_V_addr_17, align 2

]]></Node>
<StgValue><ssdm name="input_14_V_load_17"/></StgValue>
</operation>

<operation id="3248" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="2134" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch125:0  %input_13_V_addr_17 = getelementptr [28 x i14]* %input_13_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_13_V_addr_17"/></StgValue>
</operation>

<operation id="3249" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="2135" bw="14" op_0_bw="5">
<![CDATA[
branch125:1  %input_13_V_load_17 = load i14* %input_13_V_addr_17, align 2

]]></Node>
<StgValue><ssdm name="input_13_V_load_17"/></StgValue>
</operation>

<operation id="3250" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="2138" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch124:0  %input_12_V_addr_16 = getelementptr [28 x i14]* %input_12_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_12_V_addr_16"/></StgValue>
</operation>

<operation id="3251" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="2139" bw="14" op_0_bw="5">
<![CDATA[
branch124:1  %input_12_V_load_17 = load i14* %input_12_V_addr_16, align 2

]]></Node>
<StgValue><ssdm name="input_12_V_load_17"/></StgValue>
</operation>

<operation id="3252" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="2142" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch123:0  %input_11_V_addr_17 = getelementptr [28 x i14]* %input_11_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_11_V_addr_17"/></StgValue>
</operation>

<operation id="3253" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="2143" bw="14" op_0_bw="5">
<![CDATA[
branch123:1  %input_11_V_load_17 = load i14* %input_11_V_addr_17, align 2

]]></Node>
<StgValue><ssdm name="input_11_V_load_17"/></StgValue>
</operation>

<operation id="3254" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="2146" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch122:0  %input_10_V_addr_17 = getelementptr [28 x i14]* %input_10_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_10_V_addr_17"/></StgValue>
</operation>

<operation id="3255" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="2147" bw="14" op_0_bw="5">
<![CDATA[
branch122:1  %input_10_V_load_17 = load i14* %input_10_V_addr_17, align 2

]]></Node>
<StgValue><ssdm name="input_10_V_load_17"/></StgValue>
</operation>

<operation id="3256" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2150" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch121:0  %input_9_V_addr_17 = getelementptr [28 x i14]* %input_9_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_9_V_addr_17"/></StgValue>
</operation>

<operation id="3257" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2151" bw="14" op_0_bw="5">
<![CDATA[
branch121:1  %input_9_V_load_17 = load i14* %input_9_V_addr_17, align 2

]]></Node>
<StgValue><ssdm name="input_9_V_load_17"/></StgValue>
</operation>

<operation id="3258" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2154" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch120:0  %input_8_V_addr_17 = getelementptr [28 x i14]* %input_8_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_8_V_addr_17"/></StgValue>
</operation>

<operation id="3259" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2155" bw="14" op_0_bw="5">
<![CDATA[
branch120:1  %input_8_V_load_17 = load i14* %input_8_V_addr_17, align 2

]]></Node>
<StgValue><ssdm name="input_8_V_load_17"/></StgValue>
</operation>

<operation id="3260" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2158" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch119:0  %input_7_V_addr_17 = getelementptr [28 x i14]* %input_7_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_7_V_addr_17"/></StgValue>
</operation>

<operation id="3261" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2159" bw="14" op_0_bw="5">
<![CDATA[
branch119:1  %input_7_V_load_17 = load i14* %input_7_V_addr_17, align 2

]]></Node>
<StgValue><ssdm name="input_7_V_load_17"/></StgValue>
</operation>

<operation id="3262" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2162" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch118:0  %input_6_V_addr_14 = getelementptr [28 x i14]* %input_6_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_6_V_addr_14"/></StgValue>
</operation>

<operation id="3263" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2163" bw="14" op_0_bw="5">
<![CDATA[
branch118:1  %input_6_V_load_17 = load i14* %input_6_V_addr_14, align 2

]]></Node>
<StgValue><ssdm name="input_6_V_load_17"/></StgValue>
</operation>

<operation id="3264" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2166" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch117:0  %input_5_V_addr_21 = getelementptr [28 x i14]* %input_5_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_5_V_addr_21"/></StgValue>
</operation>

<operation id="3265" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2167" bw="14" op_0_bw="5">
<![CDATA[
branch117:1  %input_5_V_load_25 = load i14* %input_5_V_addr_21, align 2

]]></Node>
<StgValue><ssdm name="input_5_V_load_25"/></StgValue>
</operation>

<operation id="3266" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2170" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch116:0  %input_4_V_addr_19 = getelementptr [28 x i14]* %input_4_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_4_V_addr_19"/></StgValue>
</operation>

<operation id="3267" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2171" bw="14" op_0_bw="5">
<![CDATA[
branch116:1  %input_4_V_load_25 = load i14* %input_4_V_addr_19, align 2

]]></Node>
<StgValue><ssdm name="input_4_V_load_25"/></StgValue>
</operation>

<operation id="3268" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2174" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch115:0  %input_3_V_addr_21 = getelementptr [28 x i14]* %input_3_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_3_V_addr_21"/></StgValue>
</operation>

<operation id="3269" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2175" bw="14" op_0_bw="5">
<![CDATA[
branch115:1  %input_3_V_load_25 = load i14* %input_3_V_addr_21, align 2

]]></Node>
<StgValue><ssdm name="input_3_V_load_25"/></StgValue>
</operation>

<operation id="3270" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2178" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch114:0  %input_2_V_addr_21 = getelementptr [28 x i14]* %input_2_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_2_V_addr_21"/></StgValue>
</operation>

<operation id="3271" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2179" bw="14" op_0_bw="5">
<![CDATA[
branch114:1  %input_2_V_load_25 = load i14* %input_2_V_addr_21, align 2

]]></Node>
<StgValue><ssdm name="input_2_V_load_25"/></StgValue>
</operation>

<operation id="3272" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2182" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch139:0  %input_27_V_addr_5 = getelementptr [28 x i14]* %input_27_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_27_V_addr_5"/></StgValue>
</operation>

<operation id="3273" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2183" bw="14" op_0_bw="5">
<![CDATA[
branch139:1  %input_27_V_load_5 = load i14* %input_27_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="input_27_V_load_5"/></StgValue>
</operation>

<operation id="3274" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3799" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0" op_4_bw="14" op_5_bw="0" op_6_bw="14" op_7_bw="0" op_8_bw="14" op_9_bw="0" op_10_bw="14" op_11_bw="0" op_12_bw="14" op_13_bw="0" op_14_bw="14" op_15_bw="0" op_16_bw="14" op_17_bw="0" op_18_bw="14" op_19_bw="0" op_20_bw="14" op_21_bw="0" op_22_bw="14" op_23_bw="0" op_24_bw="14" op_25_bw="0" op_26_bw="14" op_27_bw="0" op_28_bw="14" op_29_bw="0" op_30_bw="14" op_31_bw="0" op_32_bw="14" op_33_bw="0" op_34_bw="14" op_35_bw="0" op_36_bw="14" op_37_bw="0" op_38_bw="14" op_39_bw="0" op_40_bw="14" op_41_bw="0" op_42_bw="14" op_43_bw="0" op_44_bw="14" op_45_bw="0" op_46_bw="14" op_47_bw="0" op_48_bw="14" op_49_bw="0" op_50_bw="14" op_51_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.01126:0  %phi_ln1117_30 = phi i14 [ %input_0_V_load_18, %branch896 ], [ %input_1_V_load_28, %branch897 ], [ %input_2_V_load_38, %branch898 ], [ %input_3_V_load_38, %branch899 ], [ %input_4_V_load_38, %branch900 ], [ %input_5_V_load_38, %branch901 ], [ %input_6_V_load_30, %branch902 ], [ %input_7_V_load_30, %branch903 ], [ %input_8_V_load_30, %branch904 ], [ %input_9_V_load_30, %branch905 ], [ %input_10_V_load_30, %branch906 ], [ %input_11_V_load_30, %branch907 ], [ %input_12_V_load_30, %branch908 ], [ %input_13_V_load_30, %branch909 ], [ %input_14_V_load_30, %branch910 ], [ %input_15_V_load_30, %branch911 ], [ %input_16_V_load_30, %branch912 ], [ %input_17_V_load_30, %branch913 ], [ %input_18_V_load_30, %branch914 ], [ %input_19_V_load_30, %branch915 ], [ %input_20_V_load_30, %branch916 ], [ %input_21_V_load_30, %branch917 ], [ %input_22_V_load_30, %branch918 ], [ %input_23_V_load_30, %branch919 ], [ %input_24_V_load_30, %branch920 ], [ %input_25_V_load_30, %branch921 ]

]]></Node>
<StgValue><ssdm name="phi_ln1117_30"/></StgValue>
</operation>

<operation id="3275" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3800" bw="21" op_0_bw="21" op_1_bw="14" op_2_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.01126:1  %shl_ln1118_14 = call i21 @_ssdm_op_BitConcatenate.i21.i14.i7(i14 %phi_ln1117_30, i7 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_14"/></StgValue>
</operation>

<operation id="3276" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3801" bw="22" op_0_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.01126:2  %sext_ln1118_103 = sext i21 %shl_ln1118_14 to i22

]]></Node>
<StgValue><ssdm name="sext_ln1118_103"/></StgValue>
</operation>

<operation id="3277" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3802" bw="19" op_0_bw="19" op_1_bw="14" op_2_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.01126:3  %shl_ln1118_15 = call i19 @_ssdm_op_BitConcatenate.i19.i14.i5(i14 %phi_ln1117_30, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_15"/></StgValue>
</operation>

<operation id="3278" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3803" bw="22" op_0_bw="19">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.01126:4  %sext_ln1118_104 = sext i19 %shl_ln1118_15 to i22

]]></Node>
<StgValue><ssdm name="sext_ln1118_104"/></StgValue>
</operation>

<operation id="3279" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3804" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.01126:5  %add_ln1118_3 = add i22 %sext_ln1118_103, %sext_ln1118_104

]]></Node>
<StgValue><ssdm name="add_ln1118_3"/></StgValue>
</operation>

<operation id="3280" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3805" bw="14" op_0_bw="14" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.01126:6  %tmp_179 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_126, i32 8, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_179"/></StgValue>
</operation>

<operation id="3281" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3806" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.01126:7  %shl_ln728_122 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_179, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_122"/></StgValue>
</operation>

<operation id="3282" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3807" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.01126:8  %add_ln1192_127 = add i22 %shl_ln728_122, %add_ln1118_3

]]></Node>
<StgValue><ssdm name="add_ln1192_127"/></StgValue>
</operation>

<operation id="3283" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3808" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0" op_36_bw="5" op_37_bw="0" op_38_bw="5" op_39_bw="0" op_40_bw="5" op_41_bw="0" op_42_bw="5" op_43_bw="0" op_44_bw="5" op_45_bw="0" op_46_bw="5" op_47_bw="0" op_48_bw="5" op_49_bw="0" op_50_bw="5" op_51_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.01126:9  switch i5 %select_ln32, label %branch754 [
    i5 0, label %branch729
    i5 1, label %branch730
    i5 2, label %branch731
    i5 3, label %branch732
    i5 4, label %branch733
    i5 5, label %branch734
    i5 6, label %branch735
    i5 7, label %branch736
    i5 8, label %branch737
    i5 9, label %branch738
    i5 10, label %branch739
    i5 11, label %branch740
    i5 12, label %branch741
    i5 13, label %branch742
    i5 14, label %branch743
    i5 15, label %branch744
    i5 -16, label %branch745
    i5 -15, label %branch746
    i5 -14, label %branch747
    i5 -13, label %branch748
    i5 -12, label %branch749
    i5 -11, label %branch750
    i5 -10, label %branch751
    i5 -9, label %branch752
    i5 -8, label %branch753
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="3284" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3920" bw="14" op_0_bw="14" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0923:6  %tmp_180 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_127, i32 8, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_180"/></StgValue>
</operation>

<operation id="3285" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="4449" bw="14" op_0_bw="5">
<![CDATA[
branch1396:1  %input_24_V_load_36 = load i14* %input_24_V_addr419, align 2

]]></Node>
<StgValue><ssdm name="input_24_V_load_36"/></StgValue>
</operation>

<operation id="3286" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="4450" bw="0" op_0_bw="0">
<![CDATA[
branch1396:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.01706

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3287" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="4453" bw="14" op_0_bw="5">
<![CDATA[
branch1395:1  %input_23_V_load_36 = load i14* %input_23_V_addr401, align 2

]]></Node>
<StgValue><ssdm name="input_23_V_load_36"/></StgValue>
</operation>

<operation id="3288" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="4454" bw="0" op_0_bw="0">
<![CDATA[
branch1395:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.01706

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3289" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="4457" bw="14" op_0_bw="5">
<![CDATA[
branch1394:1  %input_22_V_load_36 = load i14* %input_22_V_addr_36, align 2

]]></Node>
<StgValue><ssdm name="input_22_V_load_36"/></StgValue>
</operation>

<operation id="3290" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="4458" bw="0" op_0_bw="0">
<![CDATA[
branch1394:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.01706

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3291" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="4461" bw="14" op_0_bw="5">
<![CDATA[
branch1393:1  %input_21_V_load_36 = load i14* %input_21_V_addr_36, align 2

]]></Node>
<StgValue><ssdm name="input_21_V_load_36"/></StgValue>
</operation>

<operation id="3292" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="4462" bw="0" op_0_bw="0">
<![CDATA[
branch1393:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.01706

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3293" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="4465" bw="14" op_0_bw="5">
<![CDATA[
branch1392:1  %input_20_V_load_36 = load i14* %input_20_V_addr_36, align 2

]]></Node>
<StgValue><ssdm name="input_20_V_load_36"/></StgValue>
</operation>

<operation id="3294" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="4466" bw="0" op_0_bw="0">
<![CDATA[
branch1392:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.01706

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3295" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="4469" bw="14" op_0_bw="5">
<![CDATA[
branch1391:1  %input_19_V_load_36 = load i14* %input_19_V_addr329, align 2

]]></Node>
<StgValue><ssdm name="input_19_V_load_36"/></StgValue>
</operation>

<operation id="3296" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="4470" bw="0" op_0_bw="0">
<![CDATA[
branch1391:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.01706

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3297" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="4473" bw="14" op_0_bw="5">
<![CDATA[
branch1390:1  %input_18_V_load_36 = load i14* %input_18_V_addr311, align 2

]]></Node>
<StgValue><ssdm name="input_18_V_load_36"/></StgValue>
</operation>

<operation id="3298" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="4474" bw="0" op_0_bw="0">
<![CDATA[
branch1390:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.01706

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3299" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="4477" bw="14" op_0_bw="5">
<![CDATA[
branch1389:1  %input_17_V_load_36 = load i14* %input_17_V_addr_32, align 2

]]></Node>
<StgValue><ssdm name="input_17_V_load_36"/></StgValue>
</operation>

<operation id="3300" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="4478" bw="0" op_0_bw="0">
<![CDATA[
branch1389:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.01706

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3301" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="4481" bw="14" op_0_bw="5">
<![CDATA[
branch1388:1  %input_16_V_load_36 = load i14* %input_16_V_addr_36, align 2

]]></Node>
<StgValue><ssdm name="input_16_V_load_36"/></StgValue>
</operation>

<operation id="3302" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="4482" bw="0" op_0_bw="0">
<![CDATA[
branch1388:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.01706

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3303" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="4485" bw="14" op_0_bw="5">
<![CDATA[
branch1387:1  %input_15_V_load_36 = load i14* %input_15_V_addr_36, align 2

]]></Node>
<StgValue><ssdm name="input_15_V_load_36"/></StgValue>
</operation>

<operation id="3304" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="4486" bw="0" op_0_bw="0">
<![CDATA[
branch1387:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.01706

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3305" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="4489" bw="14" op_0_bw="5">
<![CDATA[
branch1386:1  %input_14_V_load_36 = load i14* %input_14_V_addr_36, align 2

]]></Node>
<StgValue><ssdm name="input_14_V_load_36"/></StgValue>
</operation>

<operation id="3306" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="4490" bw="0" op_0_bw="0">
<![CDATA[
branch1386:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.01706

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3307" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="4493" bw="14" op_0_bw="5">
<![CDATA[
branch1385:1  %input_13_V_load_36 = load i14* %input_13_V_addr221, align 2

]]></Node>
<StgValue><ssdm name="input_13_V_load_36"/></StgValue>
</operation>

<operation id="3308" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="4494" bw="0" op_0_bw="0">
<![CDATA[
branch1385:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.01706

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3309" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="4497" bw="14" op_0_bw="5">
<![CDATA[
branch1384:1  %input_12_V_load_36 = load i14* %input_12_V_addr203, align 2

]]></Node>
<StgValue><ssdm name="input_12_V_load_36"/></StgValue>
</operation>

<operation id="3310" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="4498" bw="0" op_0_bw="0">
<![CDATA[
branch1384:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.01706

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3311" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="4501" bw="14" op_0_bw="5">
<![CDATA[
branch1383:1  %input_11_V_load_36 = load i14* %input_11_V_addr_36, align 2

]]></Node>
<StgValue><ssdm name="input_11_V_load_36"/></StgValue>
</operation>

<operation id="3312" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="4502" bw="0" op_0_bw="0">
<![CDATA[
branch1383:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.01706

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3313" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="4505" bw="14" op_0_bw="5">
<![CDATA[
branch1382:1  %input_10_V_load_36 = load i14* %input_10_V_addr_36, align 2

]]></Node>
<StgValue><ssdm name="input_10_V_load_36"/></StgValue>
</operation>

<operation id="3314" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="4506" bw="0" op_0_bw="0">
<![CDATA[
branch1382:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.01706

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3315" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="4509" bw="14" op_0_bw="5">
<![CDATA[
branch1381:1  %input_9_V_load_36 = load i14* %input_9_V_addr_36, align 2

]]></Node>
<StgValue><ssdm name="input_9_V_load_36"/></StgValue>
</operation>

<operation id="3316" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="4510" bw="0" op_0_bw="0">
<![CDATA[
branch1381:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.01706

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3317" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="4513" bw="14" op_0_bw="5">
<![CDATA[
branch1380:1  %input_8_V_load_36 = load i14* %input_8_V_addr131, align 2

]]></Node>
<StgValue><ssdm name="input_8_V_load_36"/></StgValue>
</operation>

<operation id="3318" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="4514" bw="0" op_0_bw="0">
<![CDATA[
branch1380:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.01706

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3319" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="4517" bw="14" op_0_bw="5">
<![CDATA[
branch1379:1  %input_7_V_load_36 = load i14* %input_7_V_addr113, align 2

]]></Node>
<StgValue><ssdm name="input_7_V_load_36"/></StgValue>
</operation>

<operation id="3320" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="4518" bw="0" op_0_bw="0">
<![CDATA[
branch1379:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.01706

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3321" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="4521" bw="14" op_0_bw="5">
<![CDATA[
branch1378:1  %input_6_V_load_36 = load i14* %input_6_V_addr95, align 2

]]></Node>
<StgValue><ssdm name="input_6_V_load_36"/></StgValue>
</operation>

<operation id="3322" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="4522" bw="0" op_0_bw="0">
<![CDATA[
branch1378:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.01706

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3323" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="4525" bw="14" op_0_bw="5">
<![CDATA[
branch1377:1  %input_5_V_load_44 = load i14* %input_5_V_addr77, align 2

]]></Node>
<StgValue><ssdm name="input_5_V_load_44"/></StgValue>
</operation>

<operation id="3324" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="4526" bw="0" op_0_bw="0">
<![CDATA[
branch1377:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.01706

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3325" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="4529" bw="14" op_0_bw="5">
<![CDATA[
branch1376:1  %input_4_V_load_44 = load i14* %input_4_V_addr59, align 2

]]></Node>
<StgValue><ssdm name="input_4_V_load_44"/></StgValue>
</operation>

<operation id="3326" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="4530" bw="0" op_0_bw="0">
<![CDATA[
branch1376:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.01706

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3327" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="4533" bw="14" op_0_bw="5">
<![CDATA[
branch1375:1  %input_3_V_load_44 = load i14* %input_3_V_addr41, align 2

]]></Node>
<StgValue><ssdm name="input_3_V_load_44"/></StgValue>
</operation>

<operation id="3328" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="4534" bw="0" op_0_bw="0">
<![CDATA[
branch1375:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.01706

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3329" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="4537" bw="14" op_0_bw="5">
<![CDATA[
branch1374:1  %input_2_V_load_44 = load i14* %input_2_V_addr23, align 2

]]></Node>
<StgValue><ssdm name="input_2_V_load_44"/></StgValue>
</operation>

<operation id="3330" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="4538" bw="0" op_0_bw="0">
<![CDATA[
branch1374:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.01706

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3331" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4541" bw="14" op_0_bw="5">
<![CDATA[
branch1373:1  %input_1_V_load_32 = load i14* %input_1_V_addr11, align 2

]]></Node>
<StgValue><ssdm name="input_1_V_load_32"/></StgValue>
</operation>

<operation id="3332" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4542" bw="0" op_0_bw="0">
<![CDATA[
branch1373:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.01706

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3333" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4545" bw="14" op_0_bw="5">
<![CDATA[
branch1372:1  %input_0_V_load_20 = load i14* %input_0_V_addr_20, align 2

]]></Node>
<StgValue><ssdm name="input_0_V_load_20"/></StgValue>
</operation>

<operation id="3334" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4546" bw="0" op_0_bw="0">
<![CDATA[
branch1372:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.01706

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3335" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="4549" bw="14" op_0_bw="5">
<![CDATA[
branch1397:1  %input_25_V_load_36 = load i14* %input_25_V_addr_36, align 2

]]></Node>
<StgValue><ssdm name="input_25_V_load_36"/></StgValue>
</operation>

<operation id="3336" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="4550" bw="0" op_0_bw="0">
<![CDATA[
branch1397:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.01706

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3337" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4552" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0" op_4_bw="14" op_5_bw="0" op_6_bw="14" op_7_bw="0" op_8_bw="14" op_9_bw="0" op_10_bw="14" op_11_bw="0" op_12_bw="14" op_13_bw="0" op_14_bw="14" op_15_bw="0" op_16_bw="14" op_17_bw="0" op_18_bw="14" op_19_bw="0" op_20_bw="14" op_21_bw="0" op_22_bw="14" op_23_bw="0" op_24_bw="14" op_25_bw="0" op_26_bw="14" op_27_bw="0" op_28_bw="14" op_29_bw="0" op_30_bw="14" op_31_bw="0" op_32_bw="14" op_33_bw="0" op_34_bw="14" op_35_bw="0" op_36_bw="14" op_37_bw="0" op_38_bw="14" op_39_bw="0" op_40_bw="14" op_41_bw="0" op_42_bw="14" op_43_bw="0" op_44_bw="14" op_45_bw="0" op_46_bw="14" op_47_bw="0" op_48_bw="14" op_49_bw="0" op_50_bw="14" op_51_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.01706:0  %phi_ln1117_36 = phi i14 [ %input_0_V_load_20, %branch1372 ], [ %input_1_V_load_32, %branch1373 ], [ %input_2_V_load_44, %branch1374 ], [ %input_3_V_load_44, %branch1375 ], [ %input_4_V_load_44, %branch1376 ], [ %input_5_V_load_44, %branch1377 ], [ %input_6_V_load_36, %branch1378 ], [ %input_7_V_load_36, %branch1379 ], [ %input_8_V_load_36, %branch1380 ], [ %input_9_V_load_36, %branch1381 ], [ %input_10_V_load_36, %branch1382 ], [ %input_11_V_load_36, %branch1383 ], [ %input_12_V_load_36, %branch1384 ], [ %input_13_V_load_36, %branch1385 ], [ %input_14_V_load_36, %branch1386 ], [ %input_15_V_load_36, %branch1387 ], [ %input_16_V_load_36, %branch1388 ], [ %input_17_V_load_36, %branch1389 ], [ %input_18_V_load_36, %branch1390 ], [ %input_19_V_load_36, %branch1391 ], [ %input_20_V_load_36, %branch1392 ], [ %input_21_V_load_36, %branch1393 ], [ %input_22_V_load_36, %branch1394 ], [ %input_23_V_load_36, %branch1395 ], [ %input_24_V_load_36, %branch1396 ], [ %input_25_V_load_36, %branch1397 ]

]]></Node>
<StgValue><ssdm name="phi_ln1117_36"/></StgValue>
</operation>

<operation id="3338" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4553" bw="17" op_0_bw="17" op_1_bw="14" op_2_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.01706:1  %shl_ln1118_17 = call i17 @_ssdm_op_BitConcatenate.i17.i14.i3(i14 %phi_ln1117_36, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_17"/></StgValue>
</operation>

<operation id="3339" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4554" bw="18" op_0_bw="17">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.01706:2  %sext_ln1118_113 = sext i17 %shl_ln1118_17 to i18

]]></Node>
<StgValue><ssdm name="sext_ln1118_113"/></StgValue>
</operation>

<operation id="3340" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4555" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.01706:3  %shl_ln1118_18 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %phi_ln1117_36, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln1118_18"/></StgValue>
</operation>

<operation id="3341" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4556" bw="18" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.01706:4  %sext_ln1118_114 = sext i15 %shl_ln1118_18 to i18

]]></Node>
<StgValue><ssdm name="sext_ln1118_114"/></StgValue>
</operation>

<operation id="3342" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4557" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.01706:5  %sub_ln1118_9 = sub i18 %sext_ln1118_113, %sext_ln1118_114

]]></Node>
<StgValue><ssdm name="sub_ln1118_9"/></StgValue>
</operation>

<operation id="3343" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4558" bw="10" op_0_bw="10" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.01706:6  %trunc_ln708_6 = call i10 @_ssdm_op_PartSelect.i10.i18.i32.i32(i18 %sub_ln1118_9, i32 8, i32 17)

]]></Node>
<StgValue><ssdm name="trunc_ln708_6"/></StgValue>
</operation>

<operation id="3344" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4559" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0" op_36_bw="5" op_37_bw="0" op_38_bw="5" op_39_bw="0" op_40_bw="5" op_41_bw="0" op_42_bw="5" op_43_bw="0" op_44_bw="5" op_45_bw="0" op_46_bw="5" op_47_bw="0" op_48_bw="5" op_49_bw="0" op_50_bw="5" op_51_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.01706:7  switch i5 %select_ln32, label %branch1230 [
    i5 0, label %branch1205
    i5 1, label %branch1206
    i5 2, label %branch1207
    i5 3, label %branch1208
    i5 4, label %branch1209
    i5 5, label %branch1210
    i5 6, label %branch1211
    i5 7, label %branch1212
    i5 8, label %branch1213
    i5 9, label %branch1214
    i5 10, label %branch1215
    i5 11, label %branch1216
    i5 12, label %branch1217
    i5 13, label %branch1218
    i5 14, label %branch1219
    i5 15, label %branch1220
    i5 -16, label %branch1221
    i5 -15, label %branch1222
    i5 -14, label %branch1223
    i5 -13, label %branch1224
    i5 -12, label %branch1225
    i5 -11, label %branch1226
    i5 -10, label %branch1227
    i5 -9, label %branch1228
    i5 -8, label %branch1229
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="3345" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4665" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0" op_4_bw="14" op_5_bw="0" op_6_bw="14" op_7_bw="0" op_8_bw="14" op_9_bw="0" op_10_bw="14" op_11_bw="0" op_12_bw="14" op_13_bw="0" op_14_bw="14" op_15_bw="0" op_16_bw="14" op_17_bw="0" op_18_bw="14" op_19_bw="0" op_20_bw="14" op_21_bw="0" op_22_bw="14" op_23_bw="0" op_24_bw="14" op_25_bw="0" op_26_bw="14" op_27_bw="0" op_28_bw="14" op_29_bw="0" op_30_bw="14" op_31_bw="0" op_32_bw="14" op_33_bw="0" op_34_bw="14" op_35_bw="0" op_36_bw="14" op_37_bw="0" op_38_bw="14" op_39_bw="0" op_40_bw="14" op_41_bw="0" op_42_bw="14" op_43_bw="0" op_44_bw="14" op_45_bw="0" op_46_bw="14" op_47_bw="0" op_48_bw="14" op_49_bw="0" op_50_bw="14" op_51_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.01503:0  %phi_ln1117_37 = phi i14 [ %input_1_V_load_33, %branch1205 ], [ %input_2_V_load_45, %branch1206 ], [ %input_3_V_load_45, %branch1207 ], [ %input_4_V_load_45, %branch1208 ], [ %input_5_V_load_45, %branch1209 ], [ %input_6_V_load_37, %branch1210 ], [ %input_7_V_load_37, %branch1211 ], [ %input_8_V_load_37, %branch1212 ], [ %input_9_V_load_37, %branch1213 ], [ %input_10_V_load_37, %branch1214 ], [ %input_11_V_load_37, %branch1215 ], [ %input_12_V_load_37, %branch1216 ], [ %input_13_V_load_37, %branch1217 ], [ %input_14_V_load_37, %branch1218 ], [ %input_15_V_load_37, %branch1219 ], [ %input_16_V_load_37, %branch1220 ], [ %input_17_V_load_37, %branch1221 ], [ %input_18_V_load_37, %branch1222 ], [ %input_19_V_load_37, %branch1223 ], [ %input_20_V_load_37, %branch1224 ], [ %input_21_V_load_37, %branch1225 ], [ %input_22_V_load_37, %branch1226 ], [ %input_23_V_load_37, %branch1227 ], [ %input_24_V_load_37, %branch1228 ], [ %input_25_V_load_37, %branch1229 ], [ %input_26_V_load_24, %branch1230 ]

]]></Node>
<StgValue><ssdm name="phi_ln1117_37"/></StgValue>
</operation>

<operation id="3346" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4666" bw="21" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.01503:1  %sext_ln728_3 = sext i14 %phi_ln1117_37 to i21

]]></Node>
<StgValue><ssdm name="sext_ln728_3"/></StgValue>
</operation>

<operation id="3347" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4667" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.01503:2  %mul_ln728 = mul i21 %sext_ln728_3, 101

]]></Node>
<StgValue><ssdm name="mul_ln728"/></StgValue>
</operation>

<operation id="3348" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4668" bw="18" op_0_bw="18" op_1_bw="10" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.01503:3  %tmp_185 = call i18 @_ssdm_op_BitConcatenate.i18.i10.i8(i10 %trunc_ln708_6, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_185"/></StgValue>
</operation>

<operation id="3349" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4669" bw="21" op_0_bw="18">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.01503:4  %sext_ln1192 = sext i18 %tmp_185 to i21

]]></Node>
<StgValue><ssdm name="sext_ln1192"/></StgValue>
</operation>

<operation id="3350" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4670" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.01503:5  %add_ln1192_133 = add i21 %sext_ln1192, %mul_ln728

]]></Node>
<StgValue><ssdm name="add_ln1192_133"/></StgValue>
</operation>

<operation id="3351" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4671" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0" op_36_bw="5" op_37_bw="0" op_38_bw="5" op_39_bw="0" op_40_bw="5" op_41_bw="0" op_42_bw="5" op_43_bw="0" op_44_bw="5" op_45_bw="0" op_46_bw="5" op_47_bw="0" op_48_bw="5" op_49_bw="0" op_50_bw="5" op_51_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.01503:6  switch i5 %select_ln32, label %branch1063 [
    i5 0, label %branch1038
    i5 1, label %branch1039
    i5 2, label %branch1040
    i5 3, label %branch1041
    i5 4, label %branch1042
    i5 5, label %branch1043
    i5 6, label %branch1044
    i5 7, label %branch1045
    i5 8, label %branch1046
    i5 9, label %branch1047
    i5 10, label %branch1048
    i5 11, label %branch1049
    i5 12, label %branch1050
    i5 13, label %branch1051
    i5 14, label %branch1052
    i5 15, label %branch1053
    i5 -16, label %branch1054
    i5 -15, label %branch1055
    i5 -14, label %branch1056
    i5 -13, label %branch1057
    i5 -12, label %branch1058
    i5 -11, label %branch1059
    i5 -10, label %branch1060
    i5 -9, label %branch1061
    i5 -8, label %branch1062
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="3352" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4777" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0" op_4_bw="14" op_5_bw="0" op_6_bw="14" op_7_bw="0" op_8_bw="14" op_9_bw="0" op_10_bw="14" op_11_bw="0" op_12_bw="14" op_13_bw="0" op_14_bw="14" op_15_bw="0" op_16_bw="14" op_17_bw="0" op_18_bw="14" op_19_bw="0" op_20_bw="14" op_21_bw="0" op_22_bw="14" op_23_bw="0" op_24_bw="14" op_25_bw="0" op_26_bw="14" op_27_bw="0" op_28_bw="14" op_29_bw="0" op_30_bw="14" op_31_bw="0" op_32_bw="14" op_33_bw="0" op_34_bw="14" op_35_bw="0" op_36_bw="14" op_37_bw="0" op_38_bw="14" op_39_bw="0" op_40_bw="14" op_41_bw="0" op_42_bw="14" op_43_bw="0" op_44_bw="14" op_45_bw="0" op_46_bw="14" op_47_bw="0" op_48_bw="14" op_49_bw="0" op_50_bw="14" op_51_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.01300:0  %phi_ln1117_38 = phi i14 [ %input_2_V_load_46, %branch1038 ], [ %input_3_V_load_46, %branch1039 ], [ %input_4_V_load_46, %branch1040 ], [ %input_5_V_load_46, %branch1041 ], [ %input_6_V_load_38, %branch1042 ], [ %input_7_V_load_38, %branch1043 ], [ %input_8_V_load_38, %branch1044 ], [ %input_9_V_load_38, %branch1045 ], [ %input_10_V_load_38, %branch1046 ], [ %input_11_V_load_38, %branch1047 ], [ %input_12_V_load_38, %branch1048 ], [ %input_13_V_load_38, %branch1049 ], [ %input_14_V_load_38, %branch1050 ], [ %input_15_V_load_38, %branch1051 ], [ %input_16_V_load_38, %branch1052 ], [ %input_17_V_load_38, %branch1053 ], [ %input_18_V_load_38, %branch1054 ], [ %input_19_V_load_38, %branch1055 ], [ %input_20_V_load_38, %branch1056 ], [ %input_21_V_load_38, %branch1057 ], [ %input_22_V_load_38, %branch1058 ], [ %input_23_V_load_38, %branch1059 ], [ %input_24_V_load_38, %branch1060 ], [ %input_25_V_load_38, %branch1061 ], [ %input_26_V_load_25, %branch1062 ], [ %input_27_V_load_12, %branch1063 ]

]]></Node>
<StgValue><ssdm name="phi_ln1117_38"/></StgValue>
</operation>

<operation id="3353" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4778" bw="20" op_0_bw="20" op_1_bw="14" op_2_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.01300:1  %shl_ln1118_19 = call i20 @_ssdm_op_BitConcatenate.i20.i14.i6(i14 %phi_ln1117_38, i6 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_19"/></StgValue>
</operation>

<operation id="3354" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4779" bw="21" op_0_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.01300:2  %sext_ln1118_115 = sext i20 %shl_ln1118_19 to i21

]]></Node>
<StgValue><ssdm name="sext_ln1118_115"/></StgValue>
</operation>

<operation id="3355" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4780" bw="18" op_0_bw="18" op_1_bw="14" op_2_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.01300:3  %shl_ln1118_20 = call i18 @_ssdm_op_BitConcatenate.i18.i14.i4(i14 %phi_ln1117_38, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_20"/></StgValue>
</operation>

<operation id="3356" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4781" bw="21" op_0_bw="18">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.01300:4  %sext_ln1118_116 = sext i18 %shl_ln1118_20 to i21

]]></Node>
<StgValue><ssdm name="sext_ln1118_116"/></StgValue>
</operation>

<operation id="3357" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4782" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.01300:5  %add_ln1118_5 = add i21 %sext_ln1118_115, %sext_ln1118_116

]]></Node>
<StgValue><ssdm name="add_ln1118_5"/></StgValue>
</operation>

<operation id="3358" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4783" bw="28" op_0_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.01300:6  %sext_ln1118_117 = sext i21 %add_ln1118_5 to i28

]]></Node>
<StgValue><ssdm name="sext_ln1118_117"/></StgValue>
</operation>

<operation id="3359" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4784" bw="13" op_0_bw="13" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.01300:7  %tmp_29 = call i13 @_ssdm_op_PartSelect.i13.i21.i32.i32(i21 %add_ln1192_133, i32 8, i32 20)

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="3360" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4785" bw="21" op_0_bw="21" op_1_bw="13" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.01300:8  %tmp_30 = call i21 @_ssdm_op_BitConcatenate.i21.i13.i8(i13 %tmp_29, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="3361" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4786" bw="22" op_0_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.01300:9  %sext_ln728_4 = sext i21 %tmp_30 to i22

]]></Node>
<StgValue><ssdm name="sext_ln728_4"/></StgValue>
</operation>

<operation id="3362" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4787" bw="29" op_0_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.01300:10  %zext_ln728_14 = zext i22 %sext_ln728_4 to i29

]]></Node>
<StgValue><ssdm name="zext_ln728_14"/></StgValue>
</operation>

<operation id="3363" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4788" bw="29" op_0_bw="28">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.01300:11  %zext_ln703_74 = zext i28 %sext_ln1118_117 to i29

]]></Node>
<StgValue><ssdm name="zext_ln703_74"/></StgValue>
</operation>

<operation id="3364" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4789" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.01300:12  %add_ln1192_134 = add nsw i29 %zext_ln703_74, %zext_ln728_14

]]></Node>
<StgValue><ssdm name="add_ln1192_134"/></StgValue>
</operation>

<operation id="3365" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4790" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0" op_36_bw="5" op_37_bw="0" op_38_bw="5" op_39_bw="0" op_40_bw="5" op_41_bw="0" op_42_bw="5" op_43_bw="0" op_44_bw="5" op_45_bw="0" op_46_bw="5" op_47_bw="0" op_48_bw="5" op_49_bw="0" op_50_bw="5" op_51_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.01300:13  switch i5 %select_ln32, label %branch893 [
    i5 0, label %branch868
    i5 1, label %branch869
    i5 2, label %branch870
    i5 3, label %branch871
    i5 4, label %branch872
    i5 5, label %branch873
    i5 6, label %branch874
    i5 7, label %branch875
    i5 8, label %branch876
    i5 9, label %branch877
    i5 10, label %branch878
    i5 11, label %branch879
    i5 12, label %branch880
    i5 13, label %branch881
    i5 14, label %branch882
    i5 15, label %branch883
    i5 -16, label %branch884
    i5 -15, label %branch885
    i5 -14, label %branch886
    i5 -13, label %branch887
    i5 -12, label %branch888
    i5 -11, label %branch889
    i5 -10, label %branch890
    i5 -9, label %branch891
    i5 -8, label %branch892
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="3366" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="4793" bw="14" op_0_bw="5">
<![CDATA[
branch892:1  %input_24_V_load_39 = load i14* %input_24_V_addr_33, align 2

]]></Node>
<StgValue><ssdm name="input_24_V_load_39"/></StgValue>
</operation>

<operation id="3367" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="4794" bw="0" op_0_bw="0">
<![CDATA[
branch892:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.01097

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3368" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="4797" bw="14" op_0_bw="5">
<![CDATA[
branch891:1  %input_23_V_load_39 = load i14* %input_23_V_addr_31, align 2

]]></Node>
<StgValue><ssdm name="input_23_V_load_39"/></StgValue>
</operation>

<operation id="3369" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="4798" bw="0" op_0_bw="0">
<![CDATA[
branch891:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.01097

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3370" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="4801" bw="14" op_0_bw="5">
<![CDATA[
branch890:1  %input_22_V_load_39 = load i14* %input_22_V_addr_39, align 2

]]></Node>
<StgValue><ssdm name="input_22_V_load_39"/></StgValue>
</operation>

<operation id="3371" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="4802" bw="0" op_0_bw="0">
<![CDATA[
branch890:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.01097

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3372" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="4805" bw="14" op_0_bw="5">
<![CDATA[
branch889:1  %input_21_V_load_39 = load i14* %input_21_V_addr_39, align 2

]]></Node>
<StgValue><ssdm name="input_21_V_load_39"/></StgValue>
</operation>

<operation id="3373" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="4806" bw="0" op_0_bw="0">
<![CDATA[
branch889:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.01097

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3374" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="4809" bw="14" op_0_bw="5">
<![CDATA[
branch888:1  %input_20_V_load_39 = load i14* %input_20_V_addr_39, align 2

]]></Node>
<StgValue><ssdm name="input_20_V_load_39"/></StgValue>
</operation>

<operation id="3375" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="4810" bw="0" op_0_bw="0">
<![CDATA[
branch888:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.01097

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3376" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="4813" bw="14" op_0_bw="5">
<![CDATA[
branch887:1  %input_19_V_load_39 = load i14* %input_19_V_addr_37, align 2

]]></Node>
<StgValue><ssdm name="input_19_V_load_39"/></StgValue>
</operation>

<operation id="3377" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="4814" bw="0" op_0_bw="0">
<![CDATA[
branch887:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.01097

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3378" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="4817" bw="14" op_0_bw="5">
<![CDATA[
branch886:1  %input_18_V_load_39 = load i14* %input_18_V_addr_30, align 2

]]></Node>
<StgValue><ssdm name="input_18_V_load_39"/></StgValue>
</operation>

<operation id="3379" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="4818" bw="0" op_0_bw="0">
<![CDATA[
branch886:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.01097

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3380" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="4821" bw="14" op_0_bw="5">
<![CDATA[
branch885:1  %input_17_V_load_39 = load i14* %input_17_V_addr_34, align 2

]]></Node>
<StgValue><ssdm name="input_17_V_load_39"/></StgValue>
</operation>

<operation id="3381" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="4822" bw="0" op_0_bw="0">
<![CDATA[
branch885:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.01097

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3382" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="4825" bw="14" op_0_bw="5">
<![CDATA[
branch884:1  %input_16_V_load_39 = load i14* %input_16_V_addr_39, align 2

]]></Node>
<StgValue><ssdm name="input_16_V_load_39"/></StgValue>
</operation>

<operation id="3383" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="4826" bw="0" op_0_bw="0">
<![CDATA[
branch884:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.01097

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3384" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="4829" bw="14" op_0_bw="5">
<![CDATA[
branch883:1  %input_15_V_load_39 = load i14* %input_15_V_addr_39, align 2

]]></Node>
<StgValue><ssdm name="input_15_V_load_39"/></StgValue>
</operation>

<operation id="3385" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="4830" bw="0" op_0_bw="0">
<![CDATA[
branch883:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.01097

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3386" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="4833" bw="14" op_0_bw="5">
<![CDATA[
branch882:1  %input_14_V_load_39 = load i14* %input_14_V_addr_39, align 2

]]></Node>
<StgValue><ssdm name="input_14_V_load_39"/></StgValue>
</operation>

<operation id="3387" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="4834" bw="0" op_0_bw="0">
<![CDATA[
branch882:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.01097

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3388" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="4837" bw="14" op_0_bw="5">
<![CDATA[
branch881:1  %input_13_V_load_39 = load i14* %input_13_V_addr_34, align 2

]]></Node>
<StgValue><ssdm name="input_13_V_load_39"/></StgValue>
</operation>

<operation id="3389" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="4838" bw="0" op_0_bw="0">
<![CDATA[
branch881:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.01097

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3390" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="4841" bw="14" op_0_bw="5">
<![CDATA[
branch880:1  %input_12_V_load_39 = load i14* %input_12_V_addr_29, align 2

]]></Node>
<StgValue><ssdm name="input_12_V_load_39"/></StgValue>
</operation>

<operation id="3391" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="4842" bw="0" op_0_bw="0">
<![CDATA[
branch880:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.01097

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3392" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="4845" bw="14" op_0_bw="5">
<![CDATA[
branch879:1  %input_11_V_load_39 = load i14* %input_11_V_addr_39, align 2

]]></Node>
<StgValue><ssdm name="input_11_V_load_39"/></StgValue>
</operation>

<operation id="3393" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="4846" bw="0" op_0_bw="0">
<![CDATA[
branch879:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.01097

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3394" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="4849" bw="14" op_0_bw="5">
<![CDATA[
branch878:1  %input_10_V_load_39 = load i14* %input_10_V_addr_39, align 2

]]></Node>
<StgValue><ssdm name="input_10_V_load_39"/></StgValue>
</operation>

<operation id="3395" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="4850" bw="0" op_0_bw="0">
<![CDATA[
branch878:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.01097

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3396" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="4853" bw="14" op_0_bw="5">
<![CDATA[
branch877:1  %input_9_V_load_39 = load i14* %input_9_V_addr_39, align 2

]]></Node>
<StgValue><ssdm name="input_9_V_load_39"/></StgValue>
</operation>

<operation id="3397" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="4854" bw="0" op_0_bw="0">
<![CDATA[
branch877:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.01097

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3398" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="4857" bw="14" op_0_bw="5">
<![CDATA[
branch876:1  %input_8_V_load_39 = load i14* %input_8_V_addr_38, align 2

]]></Node>
<StgValue><ssdm name="input_8_V_load_39"/></StgValue>
</operation>

<operation id="3399" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="4858" bw="0" op_0_bw="0">
<![CDATA[
branch876:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.01097

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3400" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="4861" bw="14" op_0_bw="5">
<![CDATA[
branch875:1  %input_7_V_load_39 = load i14* %input_7_V_addr_31, align 2

]]></Node>
<StgValue><ssdm name="input_7_V_load_39"/></StgValue>
</operation>

<operation id="3401" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="4862" bw="0" op_0_bw="0">
<![CDATA[
branch875:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.01097

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3402" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="4865" bw="14" op_0_bw="5">
<![CDATA[
branch874:1  %input_6_V_load_39 = load i14* %input_6_V_addr_28, align 2

]]></Node>
<StgValue><ssdm name="input_6_V_load_39"/></StgValue>
</operation>

<operation id="3403" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="4866" bw="0" op_0_bw="0">
<![CDATA[
branch874:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.01097

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3404" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="4869" bw="14" op_0_bw="5">
<![CDATA[
branch873:1  %input_5_V_load_47 = load i14* %input_5_V_addr_34, align 2

]]></Node>
<StgValue><ssdm name="input_5_V_load_47"/></StgValue>
</operation>

<operation id="3405" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="4870" bw="0" op_0_bw="0">
<![CDATA[
branch873:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.01097

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3406" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="4873" bw="14" op_0_bw="5">
<![CDATA[
branch872:1  %input_4_V_load_47 = load i14* %input_4_V_addr_33, align 2

]]></Node>
<StgValue><ssdm name="input_4_V_load_47"/></StgValue>
</operation>

<operation id="3407" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="4874" bw="0" op_0_bw="0">
<![CDATA[
branch872:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.01097

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3408" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="4877" bw="14" op_0_bw="5">
<![CDATA[
branch871:1  %input_3_V_load_47 = load i14* %input_3_V_addr_35, align 2

]]></Node>
<StgValue><ssdm name="input_3_V_load_47"/></StgValue>
</operation>

<operation id="3409" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="4878" bw="0" op_0_bw="0">
<![CDATA[
branch871:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.01097

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3410" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="4881" bw="14" op_0_bw="5">
<![CDATA[
branch870:1  %input_2_V_load_47 = load i14* %input_2_V_addr_34, align 2

]]></Node>
<StgValue><ssdm name="input_2_V_load_47"/></StgValue>
</operation>

<operation id="3411" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="4882" bw="0" op_0_bw="0">
<![CDATA[
branch870:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.01097

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3412" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4885" bw="14" op_0_bw="5">
<![CDATA[
branch869:1  %input_1_V_load_34 = load i14* %input_1_V_addr_28, align 2

]]></Node>
<StgValue><ssdm name="input_1_V_load_34"/></StgValue>
</operation>

<operation id="3413" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4886" bw="0" op_0_bw="0">
<![CDATA[
branch869:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.01097

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3414" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4889" bw="14" op_0_bw="5">
<![CDATA[
branch868:1  %input_0_V_load_21 = load i14* %input_0_V_addr_21, align 2

]]></Node>
<StgValue><ssdm name="input_0_V_load_21"/></StgValue>
</operation>

<operation id="3415" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4890" bw="0" op_0_bw="0">
<![CDATA[
branch868:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.01097

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3416" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="4893" bw="14" op_0_bw="5">
<![CDATA[
branch893:1  %input_25_V_load_39 = load i14* %input_25_V_addr_39, align 2

]]></Node>
<StgValue><ssdm name="input_25_V_load_39"/></StgValue>
</operation>

<operation id="3417" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="4894" bw="0" op_0_bw="0">
<![CDATA[
branch893:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.01097

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3418" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4896" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0" op_4_bw="14" op_5_bw="0" op_6_bw="14" op_7_bw="0" op_8_bw="14" op_9_bw="0" op_10_bw="14" op_11_bw="0" op_12_bw="14" op_13_bw="0" op_14_bw="14" op_15_bw="0" op_16_bw="14" op_17_bw="0" op_18_bw="14" op_19_bw="0" op_20_bw="14" op_21_bw="0" op_22_bw="14" op_23_bw="0" op_24_bw="14" op_25_bw="0" op_26_bw="14" op_27_bw="0" op_28_bw="14" op_29_bw="0" op_30_bw="14" op_31_bw="0" op_32_bw="14" op_33_bw="0" op_34_bw="14" op_35_bw="0" op_36_bw="14" op_37_bw="0" op_38_bw="14" op_39_bw="0" op_40_bw="14" op_41_bw="0" op_42_bw="14" op_43_bw="0" op_44_bw="14" op_45_bw="0" op_46_bw="14" op_47_bw="0" op_48_bw="14" op_49_bw="0" op_50_bw="14" op_51_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.01097:0  %phi_ln1117_39 = phi i14 [ %input_0_V_load_21, %branch868 ], [ %input_1_V_load_34, %branch869 ], [ %input_2_V_load_47, %branch870 ], [ %input_3_V_load_47, %branch871 ], [ %input_4_V_load_47, %branch872 ], [ %input_5_V_load_47, %branch873 ], [ %input_6_V_load_39, %branch874 ], [ %input_7_V_load_39, %branch875 ], [ %input_8_V_load_39, %branch876 ], [ %input_9_V_load_39, %branch877 ], [ %input_10_V_load_39, %branch878 ], [ %input_11_V_load_39, %branch879 ], [ %input_12_V_load_39, %branch880 ], [ %input_13_V_load_39, %branch881 ], [ %input_14_V_load_39, %branch882 ], [ %input_15_V_load_39, %branch883 ], [ %input_16_V_load_39, %branch884 ], [ %input_17_V_load_39, %branch885 ], [ %input_18_V_load_39, %branch886 ], [ %input_19_V_load_39, %branch887 ], [ %input_20_V_load_39, %branch888 ], [ %input_21_V_load_39, %branch889 ], [ %input_22_V_load_39, %branch890 ], [ %input_23_V_load_39, %branch891 ], [ %input_24_V_load_39, %branch892 ], [ %input_25_V_load_39, %branch893 ]

]]></Node>
<StgValue><ssdm name="phi_ln1117_39"/></StgValue>
</operation>

<operation id="3419" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4897" bw="23" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.01097:1  %sext_ln1118_118 = sext i14 %phi_ln1117_39 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1118_118"/></StgValue>
</operation>

<operation id="3420" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4898" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.01097:2  %mul_ln1118_76 = mul i23 %sext_ln1118_118, -185

]]></Node>
<StgValue><ssdm name="mul_ln1118_76"/></StgValue>
</operation>

<operation id="3421" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4899" bw="14" op_0_bw="14" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.01097:3  %tmp_186 = call i14 @_ssdm_op_PartSelect.i14.i29.i32.i32(i29 %add_ln1192_134, i32 8, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_186"/></StgValue>
</operation>

<operation id="3422" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4900" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.01097:4  %shl_ln728_128 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_186, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_128"/></StgValue>
</operation>

<operation id="3423" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4901" bw="24" op_0_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.01097:5  %zext_ln703_75 = zext i22 %shl_ln728_128 to i24

]]></Node>
<StgValue><ssdm name="zext_ln703_75"/></StgValue>
</operation>

<operation id="3424" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4902" bw="24" op_0_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.01097:6  %zext_ln1192_58 = zext i23 %mul_ln1118_76 to i24

]]></Node>
<StgValue><ssdm name="zext_ln1192_58"/></StgValue>
</operation>

<operation id="3425" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4903" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.01097:7  %add_ln1192_135 = add i24 %zext_ln703_75, %zext_ln1192_58

]]></Node>
<StgValue><ssdm name="add_ln1192_135"/></StgValue>
</operation>

<operation id="3426" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4904" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0" op_36_bw="5" op_37_bw="0" op_38_bw="5" op_39_bw="0" op_40_bw="5" op_41_bw="0" op_42_bw="5" op_43_bw="0" op_44_bw="5" op_45_bw="0" op_46_bw="5" op_47_bw="0" op_48_bw="5" op_49_bw="0" op_50_bw="5" op_51_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.01097:8  switch i5 %select_ln32, label %branch726 [
    i5 0, label %branch701
    i5 1, label %branch702
    i5 2, label %branch703
    i5 3, label %branch704
    i5 4, label %branch705
    i5 5, label %branch706
    i5 6, label %branch707
    i5 7, label %branch708
    i5 8, label %branch709
    i5 9, label %branch710
    i5 10, label %branch711
    i5 11, label %branch712
    i5 12, label %branch713
    i5 13, label %branch714
    i5 14, label %branch715
    i5 15, label %branch716
    i5 -16, label %branch717
    i5 -15, label %branch718
    i5 -14, label %branch719
    i5 -13, label %branch720
    i5 -12, label %branch721
    i5 -11, label %branch722
    i5 -10, label %branch723
    i5 -9, label %branch724
    i5 -8, label %branch725
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="3427" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5010" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0" op_4_bw="14" op_5_bw="0" op_6_bw="14" op_7_bw="0" op_8_bw="14" op_9_bw="0" op_10_bw="14" op_11_bw="0" op_12_bw="14" op_13_bw="0" op_14_bw="14" op_15_bw="0" op_16_bw="14" op_17_bw="0" op_18_bw="14" op_19_bw="0" op_20_bw="14" op_21_bw="0" op_22_bw="14" op_23_bw="0" op_24_bw="14" op_25_bw="0" op_26_bw="14" op_27_bw="0" op_28_bw="14" op_29_bw="0" op_30_bw="14" op_31_bw="0" op_32_bw="14" op_33_bw="0" op_34_bw="14" op_35_bw="0" op_36_bw="14" op_37_bw="0" op_38_bw="14" op_39_bw="0" op_40_bw="14" op_41_bw="0" op_42_bw="14" op_43_bw="0" op_44_bw="14" op_45_bw="0" op_46_bw="14" op_47_bw="0" op_48_bw="14" op_49_bw="0" op_50_bw="14" op_51_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0894:0  %phi_ln1117_40 = phi i14 [ %input_1_V_load_35, %branch701 ], [ %input_2_V_load_48, %branch702 ], [ %input_3_V_load_48, %branch703 ], [ %input_4_V_load_48, %branch704 ], [ %input_5_V_load_48, %branch705 ], [ %input_6_V_load_40, %branch706 ], [ %input_7_V_load_40, %branch707 ], [ %input_8_V_load_40, %branch708 ], [ %input_9_V_load_40, %branch709 ], [ %input_10_V_load_40, %branch710 ], [ %input_11_V_load_40, %branch711 ], [ %input_12_V_load_40, %branch712 ], [ %input_13_V_load_40, %branch713 ], [ %input_14_V_load_40, %branch714 ], [ %input_15_V_load_40, %branch715 ], [ %input_16_V_load_40, %branch716 ], [ %input_17_V_load_40, %branch717 ], [ %input_18_V_load_40, %branch718 ], [ %input_19_V_load_40, %branch719 ], [ %input_20_V_load_40, %branch720 ], [ %input_21_V_load_40, %branch721 ], [ %input_22_V_load_40, %branch722 ], [ %input_23_V_load_40, %branch723 ], [ %input_24_V_load_40, %branch724 ], [ %input_25_V_load_40, %branch725 ], [ %input_26_V_load_26, %branch726 ]

]]></Node>
<StgValue><ssdm name="phi_ln1117_40"/></StgValue>
</operation>

<operation id="3428" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5011" bw="18" op_0_bw="18" op_1_bw="14" op_2_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0894:1  %shl_ln1118_21 = call i18 @_ssdm_op_BitConcatenate.i18.i14.i4(i14 %phi_ln1117_40, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_21"/></StgValue>
</operation>

<operation id="3429" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5012" bw="19" op_0_bw="18">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0894:2  %sext_ln1118_119 = sext i18 %shl_ln1118_21 to i19

]]></Node>
<StgValue><ssdm name="sext_ln1118_119"/></StgValue>
</operation>

<operation id="3430" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5013" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0894:3  %shl_ln1118_22 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %phi_ln1117_40, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln1118_22"/></StgValue>
</operation>

<operation id="3431" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5014" bw="19" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0894:4  %sext_ln1118_120 = sext i15 %shl_ln1118_22 to i19

]]></Node>
<StgValue><ssdm name="sext_ln1118_120"/></StgValue>
</operation>

<operation id="3432" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5015" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0894:5  %sub_ln1118_10 = sub i19 %sext_ln1118_119, %sext_ln1118_120

]]></Node>
<StgValue><ssdm name="sub_ln1118_10"/></StgValue>
</operation>

<operation id="3433" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5016" bw="28" op_0_bw="19">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0894:6  %sext_ln1118_121 = sext i19 %sub_ln1118_10 to i28

]]></Node>
<StgValue><ssdm name="sext_ln1118_121"/></StgValue>
</operation>

<operation id="3434" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5017" bw="14" op_0_bw="14" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0894:7  %tmp_187 = call i14 @_ssdm_op_PartSelect.i14.i24.i32.i32(i24 %add_ln1192_135, i32 8, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_187"/></StgValue>
</operation>

<operation id="3435" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5018" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0894:8  %shl_ln728_129 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_187, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_129"/></StgValue>
</operation>

<operation id="3436" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5019" bw="29" op_0_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0894:9  %zext_ln728_15 = zext i22 %shl_ln728_129 to i29

]]></Node>
<StgValue><ssdm name="zext_ln728_15"/></StgValue>
</operation>

<operation id="3437" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5020" bw="29" op_0_bw="28">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0894:10  %zext_ln703_76 = zext i28 %sext_ln1118_121 to i29

]]></Node>
<StgValue><ssdm name="zext_ln703_76"/></StgValue>
</operation>

<operation id="3438" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5021" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0894:11  %add_ln1192_136 = add nsw i29 %zext_ln728_15, %zext_ln703_76

]]></Node>
<StgValue><ssdm name="add_ln1192_136"/></StgValue>
</operation>

<operation id="3439" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5022" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0" op_36_bw="5" op_37_bw="0" op_38_bw="5" op_39_bw="0" op_40_bw="5" op_41_bw="0" op_42_bw="5" op_43_bw="0" op_44_bw="5" op_45_bw="0" op_46_bw="5" op_47_bw="0" op_48_bw="5" op_49_bw="0" op_50_bw="5" op_51_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0894:12  switch i5 %select_ln32, label %branch559 [
    i5 0, label %branch534
    i5 1, label %branch535
    i5 2, label %branch536
    i5 3, label %branch537
    i5 4, label %branch538
    i5 5, label %branch539
    i5 6, label %branch540
    i5 7, label %branch541
    i5 8, label %branch542
    i5 9, label %branch543
    i5 10, label %branch544
    i5 11, label %branch545
    i5 12, label %branch546
    i5 13, label %branch547
    i5 14, label %branch548
    i5 15, label %branch549
    i5 -16, label %branch550
    i5 -15, label %branch551
    i5 -14, label %branch552
    i5 -13, label %branch553
    i5 -12, label %branch554
    i5 -11, label %branch555
    i5 -10, label %branch556
    i5 -9, label %branch557
    i5 -8, label %branch558
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="3440" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5132" bw="14" op_0_bw="14" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0691:4  %tmp_188 = call i14 @_ssdm_op_PartSelect.i14.i29.i32.i32(i29 %add_ln1192_136, i32 8, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_188"/></StgValue>
</operation>

<operation id="3441" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="5546" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1368:0  %input_24_V_addr420 = getelementptr [28 x i14]* %input_24_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_24_V_addr420"/></StgValue>
</operation>

<operation id="3442" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="5547" bw="14" op_0_bw="5">
<![CDATA[
branch1368:1  %input_24_V_load_45 = load i14* %input_24_V_addr420, align 2

]]></Node>
<StgValue><ssdm name="input_24_V_load_45"/></StgValue>
</operation>

<operation id="3443" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="5550" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1367:0  %input_23_V_addr402 = getelementptr [28 x i14]* %input_23_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_23_V_addr402"/></StgValue>
</operation>

<operation id="3444" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="5551" bw="14" op_0_bw="5">
<![CDATA[
branch1367:1  %input_23_V_load_45 = load i14* %input_23_V_addr402, align 2

]]></Node>
<StgValue><ssdm name="input_23_V_load_45"/></StgValue>
</operation>

<operation id="3445" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="5554" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1366:0  %input_22_V_addr_45 = getelementptr [28 x i14]* %input_22_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_22_V_addr_45"/></StgValue>
</operation>

<operation id="3446" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="5555" bw="14" op_0_bw="5">
<![CDATA[
branch1366:1  %input_22_V_load_45 = load i14* %input_22_V_addr_45, align 2

]]></Node>
<StgValue><ssdm name="input_22_V_load_45"/></StgValue>
</operation>

<operation id="3447" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="5558" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1365:0  %input_21_V_addr_45 = getelementptr [28 x i14]* %input_21_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_21_V_addr_45"/></StgValue>
</operation>

<operation id="3448" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="5559" bw="14" op_0_bw="5">
<![CDATA[
branch1365:1  %input_21_V_load_45 = load i14* %input_21_V_addr_45, align 2

]]></Node>
<StgValue><ssdm name="input_21_V_load_45"/></StgValue>
</operation>

<operation id="3449" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="5562" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1364:0  %input_20_V_addr_45 = getelementptr [28 x i14]* %input_20_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_20_V_addr_45"/></StgValue>
</operation>

<operation id="3450" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="5563" bw="14" op_0_bw="5">
<![CDATA[
branch1364:1  %input_20_V_load_45 = load i14* %input_20_V_addr_45, align 2

]]></Node>
<StgValue><ssdm name="input_20_V_load_45"/></StgValue>
</operation>

<operation id="3451" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="5566" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1363:0  %input_19_V_addr330 = getelementptr [28 x i14]* %input_19_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_19_V_addr330"/></StgValue>
</operation>

<operation id="3452" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="5567" bw="14" op_0_bw="5">
<![CDATA[
branch1363:1  %input_19_V_load_45 = load i14* %input_19_V_addr330, align 2

]]></Node>
<StgValue><ssdm name="input_19_V_load_45"/></StgValue>
</operation>

<operation id="3453" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="5570" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1362:0  %input_18_V_addr312 = getelementptr [28 x i14]* %input_18_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_18_V_addr312"/></StgValue>
</operation>

<operation id="3454" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="5571" bw="14" op_0_bw="5">
<![CDATA[
branch1362:1  %input_18_V_load_45 = load i14* %input_18_V_addr312, align 2

]]></Node>
<StgValue><ssdm name="input_18_V_load_45"/></StgValue>
</operation>

<operation id="3455" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="5574" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1361:0  %input_17_V_addr_40 = getelementptr [28 x i14]* %input_17_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_17_V_addr_40"/></StgValue>
</operation>

<operation id="3456" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="5575" bw="14" op_0_bw="5">
<![CDATA[
branch1361:1  %input_17_V_load_45 = load i14* %input_17_V_addr_40, align 2

]]></Node>
<StgValue><ssdm name="input_17_V_load_45"/></StgValue>
</operation>

<operation id="3457" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="5578" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1360:0  %input_16_V_addr_45 = getelementptr [28 x i14]* %input_16_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_16_V_addr_45"/></StgValue>
</operation>

<operation id="3458" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="5579" bw="14" op_0_bw="5">
<![CDATA[
branch1360:1  %input_16_V_load_45 = load i14* %input_16_V_addr_45, align 2

]]></Node>
<StgValue><ssdm name="input_16_V_load_45"/></StgValue>
</operation>

<operation id="3459" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="5582" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1359:0  %input_15_V_addr_45 = getelementptr [28 x i14]* %input_15_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_15_V_addr_45"/></StgValue>
</operation>

<operation id="3460" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="5583" bw="14" op_0_bw="5">
<![CDATA[
branch1359:1  %input_15_V_load_45 = load i14* %input_15_V_addr_45, align 2

]]></Node>
<StgValue><ssdm name="input_15_V_load_45"/></StgValue>
</operation>

<operation id="3461" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="5586" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1358:0  %input_14_V_addr240 = getelementptr [28 x i14]* %input_14_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_14_V_addr240"/></StgValue>
</operation>

<operation id="3462" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="5587" bw="14" op_0_bw="5">
<![CDATA[
branch1358:1  %input_14_V_load_45 = load i14* %input_14_V_addr240, align 2

]]></Node>
<StgValue><ssdm name="input_14_V_load_45"/></StgValue>
</operation>

<operation id="3463" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="5590" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1357:0  %input_13_V_addr222 = getelementptr [28 x i14]* %input_13_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_13_V_addr222"/></StgValue>
</operation>

<operation id="3464" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="5591" bw="14" op_0_bw="5">
<![CDATA[
branch1357:1  %input_13_V_load_45 = load i14* %input_13_V_addr222, align 2

]]></Node>
<StgValue><ssdm name="input_13_V_load_45"/></StgValue>
</operation>

<operation id="3465" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="5594" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1356:0  %input_12_V_addr204 = getelementptr [28 x i14]* %input_12_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_12_V_addr204"/></StgValue>
</operation>

<operation id="3466" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="5595" bw="14" op_0_bw="5">
<![CDATA[
branch1356:1  %input_12_V_load_45 = load i14* %input_12_V_addr204, align 2

]]></Node>
<StgValue><ssdm name="input_12_V_load_45"/></StgValue>
</operation>

<operation id="3467" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="5598" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1355:0  %input_11_V_addr_45 = getelementptr [28 x i14]* %input_11_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_11_V_addr_45"/></StgValue>
</operation>

<operation id="3468" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="5599" bw="14" op_0_bw="5">
<![CDATA[
branch1355:1  %input_11_V_load_45 = load i14* %input_11_V_addr_45, align 2

]]></Node>
<StgValue><ssdm name="input_11_V_load_45"/></StgValue>
</operation>

<operation id="3469" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="5602" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1354:0  %input_10_V_addr_45 = getelementptr [28 x i14]* %input_10_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_10_V_addr_45"/></StgValue>
</operation>

<operation id="3470" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="5603" bw="14" op_0_bw="5">
<![CDATA[
branch1354:1  %input_10_V_load_45 = load i14* %input_10_V_addr_45, align 2

]]></Node>
<StgValue><ssdm name="input_10_V_load_45"/></StgValue>
</operation>

<operation id="3471" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="5606" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1353:0  %input_9_V_addr_45 = getelementptr [28 x i14]* %input_9_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_9_V_addr_45"/></StgValue>
</operation>

<operation id="3472" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="5607" bw="14" op_0_bw="5">
<![CDATA[
branch1353:1  %input_9_V_load_45 = load i14* %input_9_V_addr_45, align 2

]]></Node>
<StgValue><ssdm name="input_9_V_load_45"/></StgValue>
</operation>

<operation id="3473" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="5610" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1352:0  %input_8_V_addr132 = getelementptr [28 x i14]* %input_8_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_8_V_addr132"/></StgValue>
</operation>

<operation id="3474" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="5611" bw="14" op_0_bw="5">
<![CDATA[
branch1352:1  %input_8_V_load_45 = load i14* %input_8_V_addr132, align 2

]]></Node>
<StgValue><ssdm name="input_8_V_load_45"/></StgValue>
</operation>

<operation id="3475" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="5614" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1351:0  %input_7_V_addr114 = getelementptr [28 x i14]* %input_7_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_7_V_addr114"/></StgValue>
</operation>

<operation id="3476" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="5615" bw="14" op_0_bw="5">
<![CDATA[
branch1351:1  %input_7_V_load_45 = load i14* %input_7_V_addr114, align 2

]]></Node>
<StgValue><ssdm name="input_7_V_load_45"/></StgValue>
</operation>

<operation id="3477" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="5618" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1350:0  %input_6_V_addr96 = getelementptr [28 x i14]* %input_6_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_6_V_addr96"/></StgValue>
</operation>

<operation id="3478" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="5619" bw="14" op_0_bw="5">
<![CDATA[
branch1350:1  %input_6_V_load_45 = load i14* %input_6_V_addr96, align 2

]]></Node>
<StgValue><ssdm name="input_6_V_load_45"/></StgValue>
</operation>

<operation id="3479" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="5622" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1349:0  %input_5_V_addr78 = getelementptr [28 x i14]* %input_5_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_5_V_addr78"/></StgValue>
</operation>

<operation id="3480" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="5623" bw="14" op_0_bw="5">
<![CDATA[
branch1349:1  %input_5_V_load_53 = load i14* %input_5_V_addr78, align 2

]]></Node>
<StgValue><ssdm name="input_5_V_load_53"/></StgValue>
</operation>

<operation id="3481" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="5626" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1348:0  %input_4_V_addr_39 = getelementptr [28 x i14]* %input_4_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_4_V_addr_39"/></StgValue>
</operation>

<operation id="3482" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="5627" bw="14" op_0_bw="5">
<![CDATA[
branch1348:1  %input_4_V_load_53 = load i14* %input_4_V_addr_39, align 2

]]></Node>
<StgValue><ssdm name="input_4_V_load_53"/></StgValue>
</operation>

<operation id="3483" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="5630" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1347:0  %input_3_V_addr42 = getelementptr [28 x i14]* %input_3_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_3_V_addr42"/></StgValue>
</operation>

<operation id="3484" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="5631" bw="14" op_0_bw="5">
<![CDATA[
branch1347:1  %input_3_V_load_53 = load i14* %input_3_V_addr42, align 2

]]></Node>
<StgValue><ssdm name="input_3_V_load_53"/></StgValue>
</operation>

<operation id="3485" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="5634" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1346:0  %input_2_V_addr24 = getelementptr [28 x i14]* %input_2_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_2_V_addr24"/></StgValue>
</operation>

<operation id="3486" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="5635" bw="14" op_0_bw="5">
<![CDATA[
branch1346:1  %input_2_V_load_53 = load i14* %input_2_V_addr24, align 2

]]></Node>
<StgValue><ssdm name="input_2_V_load_53"/></StgValue>
</operation>

<operation id="3487" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5638" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1345:0  %input_1_V_addr12 = getelementptr [28 x i14]* %input_1_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_1_V_addr12"/></StgValue>
</operation>

<operation id="3488" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5639" bw="14" op_0_bw="5">
<![CDATA[
branch1345:1  %input_1_V_load_38 = load i14* %input_1_V_addr12, align 2

]]></Node>
<StgValue><ssdm name="input_1_V_load_38"/></StgValue>
</operation>

<operation id="3489" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5642" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1344:0  %input_0_V_addr_23 = getelementptr [28 x i14]* %input_0_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_0_V_addr_23"/></StgValue>
</operation>

<operation id="3490" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5643" bw="14" op_0_bw="5">
<![CDATA[
branch1344:1  %input_0_V_load_23 = load i14* %input_0_V_addr_23, align 2

]]></Node>
<StgValue><ssdm name="input_0_V_load_23"/></StgValue>
</operation>

<operation id="3491" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="5646" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1369:0  %input_25_V_addr438 = getelementptr [28 x i14]* %input_25_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_25_V_addr438"/></StgValue>
</operation>

<operation id="3492" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="5647" bw="14" op_0_bw="5">
<![CDATA[
branch1369:1  %input_25_V_load_45 = load i14* %input_25_V_addr438, align 2

]]></Node>
<StgValue><ssdm name="input_25_V_load_45"/></StgValue>
</operation>

<operation id="3493" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="5657" bw="14" op_0_bw="5">
<![CDATA[
branch1201:1  %input_25_V_load_46 = load i14* %input_25_V_addr444, align 2

]]></Node>
<StgValue><ssdm name="input_25_V_load_46"/></StgValue>
</operation>

<operation id="3494" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="5658" bw="0" op_0_bw="0">
<![CDATA[
branch1201:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.01474

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3495" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="5661" bw="14" op_0_bw="5">
<![CDATA[
branch1200:1  %input_24_V_load_46 = load i14* %input_24_V_addr426, align 2

]]></Node>
<StgValue><ssdm name="input_24_V_load_46"/></StgValue>
</operation>

<operation id="3496" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="5662" bw="0" op_0_bw="0">
<![CDATA[
branch1200:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.01474

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3497" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="5665" bw="14" op_0_bw="5">
<![CDATA[
branch1199:1  %input_23_V_load_46 = load i14* %input_23_V_addr408, align 2

]]></Node>
<StgValue><ssdm name="input_23_V_load_46"/></StgValue>
</operation>

<operation id="3498" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="5666" bw="0" op_0_bw="0">
<![CDATA[
branch1199:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.01474

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3499" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="5669" bw="14" op_0_bw="5">
<![CDATA[
branch1198:1  %input_22_V_load_46 = load i14* %input_22_V_addr_46, align 2

]]></Node>
<StgValue><ssdm name="input_22_V_load_46"/></StgValue>
</operation>

<operation id="3500" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="5670" bw="0" op_0_bw="0">
<![CDATA[
branch1198:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.01474

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3501" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="5673" bw="14" op_0_bw="5">
<![CDATA[
branch1197:1  %input_21_V_load_46 = load i14* %input_21_V_addr_46, align 2

]]></Node>
<StgValue><ssdm name="input_21_V_load_46"/></StgValue>
</operation>

<operation id="3502" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="5674" bw="0" op_0_bw="0">
<![CDATA[
branch1197:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.01474

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3503" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="5677" bw="14" op_0_bw="5">
<![CDATA[
branch1196:1  %input_20_V_load_46 = load i14* %input_20_V_addr_46, align 2

]]></Node>
<StgValue><ssdm name="input_20_V_load_46"/></StgValue>
</operation>

<operation id="3504" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="5678" bw="0" op_0_bw="0">
<![CDATA[
branch1196:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.01474

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3505" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="5681" bw="14" op_0_bw="5">
<![CDATA[
branch1195:1  %input_19_V_load_46 = load i14* %input_19_V_addr336, align 2

]]></Node>
<StgValue><ssdm name="input_19_V_load_46"/></StgValue>
</operation>

<operation id="3506" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="5682" bw="0" op_0_bw="0">
<![CDATA[
branch1195:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.01474

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3507" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="5685" bw="14" op_0_bw="5">
<![CDATA[
branch1194:1  %input_18_V_load_46 = load i14* %input_18_V_addr318, align 2

]]></Node>
<StgValue><ssdm name="input_18_V_load_46"/></StgValue>
</operation>

<operation id="3508" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="5686" bw="0" op_0_bw="0">
<![CDATA[
branch1194:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.01474

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3509" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="5689" bw="14" op_0_bw="5">
<![CDATA[
branch1193:1  %input_17_V_load_46 = load i14* %input_17_V_addr_41, align 2

]]></Node>
<StgValue><ssdm name="input_17_V_load_46"/></StgValue>
</operation>

<operation id="3510" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="5690" bw="0" op_0_bw="0">
<![CDATA[
branch1193:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.01474

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3511" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="5693" bw="14" op_0_bw="5">
<![CDATA[
branch1192:1  %input_16_V_load_46 = load i14* %input_16_V_addr_46, align 2

]]></Node>
<StgValue><ssdm name="input_16_V_load_46"/></StgValue>
</operation>

<operation id="3512" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="5694" bw="0" op_0_bw="0">
<![CDATA[
branch1192:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.01474

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3513" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="5697" bw="14" op_0_bw="5">
<![CDATA[
branch1191:1  %input_15_V_load_46 = load i14* %input_15_V_addr_46, align 2

]]></Node>
<StgValue><ssdm name="input_15_V_load_46"/></StgValue>
</operation>

<operation id="3514" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="5698" bw="0" op_0_bw="0">
<![CDATA[
branch1191:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.01474

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3515" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="5701" bw="14" op_0_bw="5">
<![CDATA[
branch1190:1  %input_14_V_load_46 = load i14* %input_14_V_addr_45, align 2

]]></Node>
<StgValue><ssdm name="input_14_V_load_46"/></StgValue>
</operation>

<operation id="3516" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="5702" bw="0" op_0_bw="0">
<![CDATA[
branch1190:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.01474

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3517" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="5705" bw="14" op_0_bw="5">
<![CDATA[
branch1189:1  %input_13_V_load_46 = load i14* %input_13_V_addr228, align 2

]]></Node>
<StgValue><ssdm name="input_13_V_load_46"/></StgValue>
</operation>

<operation id="3518" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="5706" bw="0" op_0_bw="0">
<![CDATA[
branch1189:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.01474

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3519" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="5709" bw="14" op_0_bw="5">
<![CDATA[
branch1188:1  %input_12_V_load_46 = load i14* %input_12_V_addr210, align 2

]]></Node>
<StgValue><ssdm name="input_12_V_load_46"/></StgValue>
</operation>

<operation id="3520" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="5710" bw="0" op_0_bw="0">
<![CDATA[
branch1188:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.01474

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3521" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="5713" bw="14" op_0_bw="5">
<![CDATA[
branch1187:1  %input_11_V_load_46 = load i14* %input_11_V_addr_46, align 2

]]></Node>
<StgValue><ssdm name="input_11_V_load_46"/></StgValue>
</operation>

<operation id="3522" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="5714" bw="0" op_0_bw="0">
<![CDATA[
branch1187:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.01474

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3523" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="5717" bw="14" op_0_bw="5">
<![CDATA[
branch1186:1  %input_10_V_load_46 = load i14* %input_10_V_addr_46, align 2

]]></Node>
<StgValue><ssdm name="input_10_V_load_46"/></StgValue>
</operation>

<operation id="3524" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="5718" bw="0" op_0_bw="0">
<![CDATA[
branch1186:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.01474

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3525" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="5721" bw="14" op_0_bw="5">
<![CDATA[
branch1185:1  %input_9_V_load_46 = load i14* %input_9_V_addr_46, align 2

]]></Node>
<StgValue><ssdm name="input_9_V_load_46"/></StgValue>
</operation>

<operation id="3526" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="5722" bw="0" op_0_bw="0">
<![CDATA[
branch1185:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.01474

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3527" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="5725" bw="14" op_0_bw="5">
<![CDATA[
branch1184:1  %input_8_V_load_46 = load i14* %input_8_V_addr138, align 2

]]></Node>
<StgValue><ssdm name="input_8_V_load_46"/></StgValue>
</operation>

<operation id="3528" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="5726" bw="0" op_0_bw="0">
<![CDATA[
branch1184:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.01474

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3529" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="5729" bw="14" op_0_bw="5">
<![CDATA[
branch1183:1  %input_7_V_load_46 = load i14* %input_7_V_addr120, align 2

]]></Node>
<StgValue><ssdm name="input_7_V_load_46"/></StgValue>
</operation>

<operation id="3530" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="5730" bw="0" op_0_bw="0">
<![CDATA[
branch1183:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.01474

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3531" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="5733" bw="14" op_0_bw="5">
<![CDATA[
branch1182:1  %input_6_V_load_46 = load i14* %input_6_V_addr102, align 2

]]></Node>
<StgValue><ssdm name="input_6_V_load_46"/></StgValue>
</operation>

<operation id="3532" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="5734" bw="0" op_0_bw="0">
<![CDATA[
branch1182:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.01474

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3533" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="5737" bw="14" op_0_bw="5">
<![CDATA[
branch1181:1  %input_5_V_load_54 = load i14* %input_5_V_addr84, align 2

]]></Node>
<StgValue><ssdm name="input_5_V_load_54"/></StgValue>
</operation>

<operation id="3534" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="5738" bw="0" op_0_bw="0">
<![CDATA[
branch1181:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.01474

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3535" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="5741" bw="14" op_0_bw="5">
<![CDATA[
branch1180:1  %input_4_V_load_54 = load i14* %input_4_V_addr66, align 2

]]></Node>
<StgValue><ssdm name="input_4_V_load_54"/></StgValue>
</operation>

<operation id="3536" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="5742" bw="0" op_0_bw="0">
<![CDATA[
branch1180:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.01474

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3537" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="5745" bw="14" op_0_bw="5">
<![CDATA[
branch1179:1  %input_3_V_load_54 = load i14* %input_3_V_addr48, align 2

]]></Node>
<StgValue><ssdm name="input_3_V_load_54"/></StgValue>
</operation>

<operation id="3538" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="5746" bw="0" op_0_bw="0">
<![CDATA[
branch1179:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.01474

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3539" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5749" bw="14" op_0_bw="5">
<![CDATA[
branch1178:1  %input_2_V_load_54 = load i14* %input_2_V_addr_40, align 2

]]></Node>
<StgValue><ssdm name="input_2_V_load_54"/></StgValue>
</operation>

<operation id="3540" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5750" bw="0" op_0_bw="0">
<![CDATA[
branch1178:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.01474

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3541" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5753" bw="14" op_0_bw="5">
<![CDATA[
branch1177:1  %input_1_V_load_39 = load i14* %input_1_V_addr18, align 2

]]></Node>
<StgValue><ssdm name="input_1_V_load_39"/></StgValue>
</operation>

<operation id="3542" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5754" bw="0" op_0_bw="0">
<![CDATA[
branch1177:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.01474

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3543" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="5757" bw="14" op_0_bw="5">
<![CDATA[
branch1202:1  %input_26_V_load_30 = load i14* %input_26_V_addr_30, align 2

]]></Node>
<StgValue><ssdm name="input_26_V_load_30"/></StgValue>
</operation>

<operation id="3544" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="5758" bw="0" op_0_bw="0">
<![CDATA[
branch1202:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.01474

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3545" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="5769" bw="14" op_0_bw="5">
<![CDATA[
branch1034:1  %input_26_V_load_31 = load i14* %input_26_V_addr_31, align 2

]]></Node>
<StgValue><ssdm name="input_26_V_load_31"/></StgValue>
</operation>

<operation id="3546" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="5770" bw="0" op_0_bw="0">
<![CDATA[
branch1034:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.01271

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3547" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="5773" bw="14" op_0_bw="5">
<![CDATA[
branch1033:1  %input_25_V_load_47 = load i14* %input_25_V_addr_45, align 2

]]></Node>
<StgValue><ssdm name="input_25_V_load_47"/></StgValue>
</operation>

<operation id="3548" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="5774" bw="0" op_0_bw="0">
<![CDATA[
branch1033:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.01271

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3549" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="5777" bw="14" op_0_bw="5">
<![CDATA[
branch1032:1  %input_24_V_load_47 = load i14* %input_24_V_addr432, align 2

]]></Node>
<StgValue><ssdm name="input_24_V_load_47"/></StgValue>
</operation>

<operation id="3550" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="5778" bw="0" op_0_bw="0">
<![CDATA[
branch1032:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.01271

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3551" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="5781" bw="14" op_0_bw="5">
<![CDATA[
branch1031:1  %input_23_V_load_47 = load i14* %input_23_V_addr414, align 2

]]></Node>
<StgValue><ssdm name="input_23_V_load_47"/></StgValue>
</operation>

<operation id="3552" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="5782" bw="0" op_0_bw="0">
<![CDATA[
branch1031:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.01271

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3553" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="5785" bw="14" op_0_bw="5">
<![CDATA[
branch1030:1  %input_22_V_load_47 = load i14* %input_22_V_addr_47, align 2

]]></Node>
<StgValue><ssdm name="input_22_V_load_47"/></StgValue>
</operation>

<operation id="3554" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="5786" bw="0" op_0_bw="0">
<![CDATA[
branch1030:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.01271

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3555" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="5789" bw="14" op_0_bw="5">
<![CDATA[
branch1029:1  %input_21_V_load_47 = load i14* %input_21_V_addr_47, align 2

]]></Node>
<StgValue><ssdm name="input_21_V_load_47"/></StgValue>
</operation>

<operation id="3556" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="5790" bw="0" op_0_bw="0">
<![CDATA[
branch1029:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.01271

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3557" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="5793" bw="14" op_0_bw="5">
<![CDATA[
branch1028:1  %input_20_V_load_47 = load i14* %input_20_V_addr_47, align 2

]]></Node>
<StgValue><ssdm name="input_20_V_load_47"/></StgValue>
</operation>

<operation id="3558" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="5794" bw="0" op_0_bw="0">
<![CDATA[
branch1028:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.01271

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3559" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="5797" bw="14" op_0_bw="5">
<![CDATA[
branch1027:1  %input_19_V_load_47 = load i14* %input_19_V_addr342, align 2

]]></Node>
<StgValue><ssdm name="input_19_V_load_47"/></StgValue>
</operation>

<operation id="3560" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="5798" bw="0" op_0_bw="0">
<![CDATA[
branch1027:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.01271

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3561" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="5801" bw="14" op_0_bw="5">
<![CDATA[
branch1026:1  %input_18_V_load_47 = load i14* %input_18_V_addr324, align 2

]]></Node>
<StgValue><ssdm name="input_18_V_load_47"/></StgValue>
</operation>

<operation id="3562" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="5802" bw="0" op_0_bw="0">
<![CDATA[
branch1026:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.01271

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3563" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="5805" bw="14" op_0_bw="5">
<![CDATA[
branch1025:1  %input_17_V_load_47 = load i14* %input_17_V_addr306, align 2

]]></Node>
<StgValue><ssdm name="input_17_V_load_47"/></StgValue>
</operation>

<operation id="3564" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="5806" bw="0" op_0_bw="0">
<![CDATA[
branch1025:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.01271

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3565" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="5809" bw="14" op_0_bw="5">
<![CDATA[
branch1024:1  %input_16_V_load_47 = load i14* %input_16_V_addr_47, align 2

]]></Node>
<StgValue><ssdm name="input_16_V_load_47"/></StgValue>
</operation>

<operation id="3566" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="5810" bw="0" op_0_bw="0">
<![CDATA[
branch1024:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.01271

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3567" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="5813" bw="14" op_0_bw="5">
<![CDATA[
branch1023:1  %input_15_V_load_47 = load i14* %input_15_V_addr_47, align 2

]]></Node>
<StgValue><ssdm name="input_15_V_load_47"/></StgValue>
</operation>

<operation id="3568" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="5814" bw="0" op_0_bw="0">
<![CDATA[
branch1023:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.01271

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3569" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="5817" bw="14" op_0_bw="5">
<![CDATA[
branch1022:1  %input_14_V_load_47 = load i14* %input_14_V_addr_46, align 2

]]></Node>
<StgValue><ssdm name="input_14_V_load_47"/></StgValue>
</operation>

<operation id="3570" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="5818" bw="0" op_0_bw="0">
<![CDATA[
branch1022:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.01271

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3571" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="5821" bw="14" op_0_bw="5">
<![CDATA[
branch1021:1  %input_13_V_load_47 = load i14* %input_13_V_addr234, align 2

]]></Node>
<StgValue><ssdm name="input_13_V_load_47"/></StgValue>
</operation>

<operation id="3572" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="5822" bw="0" op_0_bw="0">
<![CDATA[
branch1021:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.01271

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3573" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="5825" bw="14" op_0_bw="5">
<![CDATA[
branch1020:1  %input_12_V_load_47 = load i14* %input_12_V_addr216, align 2

]]></Node>
<StgValue><ssdm name="input_12_V_load_47"/></StgValue>
</operation>

<operation id="3574" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="5826" bw="0" op_0_bw="0">
<![CDATA[
branch1020:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.01271

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3575" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="5829" bw="14" op_0_bw="5">
<![CDATA[
branch1019:1  %input_11_V_load_47 = load i14* %input_11_V_addr_47, align 2

]]></Node>
<StgValue><ssdm name="input_11_V_load_47"/></StgValue>
</operation>

<operation id="3576" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="5830" bw="0" op_0_bw="0">
<![CDATA[
branch1019:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.01271

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3577" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="5833" bw="14" op_0_bw="5">
<![CDATA[
branch1018:1  %input_10_V_load_47 = load i14* %input_10_V_addr_47, align 2

]]></Node>
<StgValue><ssdm name="input_10_V_load_47"/></StgValue>
</operation>

<operation id="3578" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="5834" bw="0" op_0_bw="0">
<![CDATA[
branch1018:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.01271

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3579" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="5837" bw="14" op_0_bw="5">
<![CDATA[
branch1017:1  %input_9_V_load_47 = load i14* %input_9_V_addr_47, align 2

]]></Node>
<StgValue><ssdm name="input_9_V_load_47"/></StgValue>
</operation>

<operation id="3580" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="5838" bw="0" op_0_bw="0">
<![CDATA[
branch1017:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.01271

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3581" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="5841" bw="14" op_0_bw="5">
<![CDATA[
branch1016:1  %input_8_V_load_47 = load i14* %input_8_V_addr_44, align 2

]]></Node>
<StgValue><ssdm name="input_8_V_load_47"/></StgValue>
</operation>

<operation id="3582" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="5842" bw="0" op_0_bw="0">
<![CDATA[
branch1016:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.01271

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3583" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="5845" bw="14" op_0_bw="5">
<![CDATA[
branch1015:1  %input_7_V_load_47 = load i14* %input_7_V_addr126, align 2

]]></Node>
<StgValue><ssdm name="input_7_V_load_47"/></StgValue>
</operation>

<operation id="3584" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="5846" bw="0" op_0_bw="0">
<![CDATA[
branch1015:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.01271

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3585" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="5849" bw="14" op_0_bw="5">
<![CDATA[
branch1014:1  %input_6_V_load_47 = load i14* %input_6_V_addr108, align 2

]]></Node>
<StgValue><ssdm name="input_6_V_load_47"/></StgValue>
</operation>

<operation id="3586" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="5850" bw="0" op_0_bw="0">
<![CDATA[
branch1014:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.01271

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3587" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="5853" bw="14" op_0_bw="5">
<![CDATA[
branch1013:1  %input_5_V_load_55 = load i14* %input_5_V_addr_40, align 2

]]></Node>
<StgValue><ssdm name="input_5_V_load_55"/></StgValue>
</operation>

<operation id="3588" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="5854" bw="0" op_0_bw="0">
<![CDATA[
branch1013:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.01271

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3589" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="5857" bw="14" op_0_bw="5">
<![CDATA[
branch1012:1  %input_4_V_load_55 = load i14* %input_4_V_addr72, align 2

]]></Node>
<StgValue><ssdm name="input_4_V_load_55"/></StgValue>
</operation>

<operation id="3590" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="5858" bw="0" op_0_bw="0">
<![CDATA[
branch1012:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.01271

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3591" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5861" bw="14" op_0_bw="5">
<![CDATA[
branch1011:1  %input_3_V_load_55 = load i14* %input_3_V_addr54, align 2

]]></Node>
<StgValue><ssdm name="input_3_V_load_55"/></StgValue>
</operation>

<operation id="3592" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5862" bw="0" op_0_bw="0">
<![CDATA[
branch1011:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.01271

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3593" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5865" bw="14" op_0_bw="5">
<![CDATA[
branch1010:1  %input_2_V_load_55 = load i14* %input_2_V_addr36, align 2

]]></Node>
<StgValue><ssdm name="input_2_V_load_55"/></StgValue>
</operation>

<operation id="3594" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5866" bw="0" op_0_bw="0">
<![CDATA[
branch1010:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.01271

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3595" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="5869" bw="14" op_0_bw="5">
<![CDATA[
branch1035:1  %input_27_V_load_15 = load i14* %input_27_V_addr_15, align 2

]]></Node>
<StgValue><ssdm name="input_27_V_load_15"/></StgValue>
</operation>

<operation id="3596" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="5870" bw="0" op_0_bw="0">
<![CDATA[
branch1035:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.01271

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3597" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="5884" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch864:0  %input_24_V_addr_39 = getelementptr [28 x i14]* %input_24_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_24_V_addr_39"/></StgValue>
</operation>

<operation id="3598" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="5885" bw="14" op_0_bw="5">
<![CDATA[
branch864:1  %input_24_V_load_48 = load i14* %input_24_V_addr_39, align 2

]]></Node>
<StgValue><ssdm name="input_24_V_load_48"/></StgValue>
</operation>

<operation id="3599" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="5888" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch863:0  %input_23_V_addr_37 = getelementptr [28 x i14]* %input_23_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_23_V_addr_37"/></StgValue>
</operation>

<operation id="3600" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="5889" bw="14" op_0_bw="5">
<![CDATA[
branch863:1  %input_23_V_load_48 = load i14* %input_23_V_addr_37, align 2

]]></Node>
<StgValue><ssdm name="input_23_V_load_48"/></StgValue>
</operation>

<operation id="3601" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="5892" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch862:0  %input_22_V_addr_48 = getelementptr [28 x i14]* %input_22_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_22_V_addr_48"/></StgValue>
</operation>

<operation id="3602" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="5893" bw="14" op_0_bw="5">
<![CDATA[
branch862:1  %input_22_V_load_48 = load i14* %input_22_V_addr_48, align 2

]]></Node>
<StgValue><ssdm name="input_22_V_load_48"/></StgValue>
</operation>

<operation id="3603" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="5896" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch861:0  %input_21_V_addr_48 = getelementptr [28 x i14]* %input_21_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_21_V_addr_48"/></StgValue>
</operation>

<operation id="3604" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="5897" bw="14" op_0_bw="5">
<![CDATA[
branch861:1  %input_21_V_load_48 = load i14* %input_21_V_addr_48, align 2

]]></Node>
<StgValue><ssdm name="input_21_V_load_48"/></StgValue>
</operation>

<operation id="3605" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="5900" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch860:0  %input_20_V_addr_48 = getelementptr [28 x i14]* %input_20_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_20_V_addr_48"/></StgValue>
</operation>

<operation id="3606" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="5901" bw="14" op_0_bw="5">
<![CDATA[
branch860:1  %input_20_V_load_48 = load i14* %input_20_V_addr_48, align 2

]]></Node>
<StgValue><ssdm name="input_20_V_load_48"/></StgValue>
</operation>

<operation id="3607" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="5904" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch859:0  %input_19_V_addr_43 = getelementptr [28 x i14]* %input_19_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_19_V_addr_43"/></StgValue>
</operation>

<operation id="3608" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="5905" bw="14" op_0_bw="5">
<![CDATA[
branch859:1  %input_19_V_load_48 = load i14* %input_19_V_addr_43, align 2

]]></Node>
<StgValue><ssdm name="input_19_V_load_48"/></StgValue>
</operation>

<operation id="3609" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="5908" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch858:0  %input_18_V_addr_36 = getelementptr [28 x i14]* %input_18_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_18_V_addr_36"/></StgValue>
</operation>

<operation id="3610" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="5909" bw="14" op_0_bw="5">
<![CDATA[
branch858:1  %input_18_V_load_48 = load i14* %input_18_V_addr_36, align 2

]]></Node>
<StgValue><ssdm name="input_18_V_load_48"/></StgValue>
</operation>

<operation id="3611" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="5912" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch857:0  %input_17_V_addr_42 = getelementptr [28 x i14]* %input_17_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_17_V_addr_42"/></StgValue>
</operation>

<operation id="3612" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="5913" bw="14" op_0_bw="5">
<![CDATA[
branch857:1  %input_17_V_load_48 = load i14* %input_17_V_addr_42, align 2

]]></Node>
<StgValue><ssdm name="input_17_V_load_48"/></StgValue>
</operation>

<operation id="3613" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="5916" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch856:0  %input_16_V_addr_48 = getelementptr [28 x i14]* %input_16_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_16_V_addr_48"/></StgValue>
</operation>

<operation id="3614" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="5917" bw="14" op_0_bw="5">
<![CDATA[
branch856:1  %input_16_V_load_48 = load i14* %input_16_V_addr_48, align 2

]]></Node>
<StgValue><ssdm name="input_16_V_load_48"/></StgValue>
</operation>

<operation id="3615" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="5920" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch855:0  %input_15_V_addr_48 = getelementptr [28 x i14]* %input_15_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_15_V_addr_48"/></StgValue>
</operation>

<operation id="3616" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="5921" bw="14" op_0_bw="5">
<![CDATA[
branch855:1  %input_15_V_load_48 = load i14* %input_15_V_addr_48, align 2

]]></Node>
<StgValue><ssdm name="input_15_V_load_48"/></StgValue>
</operation>

<operation id="3617" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="5924" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch854:0  %input_14_V_addr_47 = getelementptr [28 x i14]* %input_14_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_14_V_addr_47"/></StgValue>
</operation>

<operation id="3618" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="5925" bw="14" op_0_bw="5">
<![CDATA[
branch854:1  %input_14_V_load_48 = load i14* %input_14_V_addr_47, align 2

]]></Node>
<StgValue><ssdm name="input_14_V_load_48"/></StgValue>
</operation>

<operation id="3619" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="5928" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch853:0  %input_13_V_addr_40 = getelementptr [28 x i14]* %input_13_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_13_V_addr_40"/></StgValue>
</operation>

<operation id="3620" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="5929" bw="14" op_0_bw="5">
<![CDATA[
branch853:1  %input_13_V_load_48 = load i14* %input_13_V_addr_40, align 2

]]></Node>
<StgValue><ssdm name="input_13_V_load_48"/></StgValue>
</operation>

<operation id="3621" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="5932" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch852:0  %input_12_V_addr_35 = getelementptr [28 x i14]* %input_12_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_12_V_addr_35"/></StgValue>
</operation>

<operation id="3622" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="5933" bw="14" op_0_bw="5">
<![CDATA[
branch852:1  %input_12_V_load_48 = load i14* %input_12_V_addr_35, align 2

]]></Node>
<StgValue><ssdm name="input_12_V_load_48"/></StgValue>
</operation>

<operation id="3623" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="5936" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch851:0  %input_11_V_addr_48 = getelementptr [28 x i14]* %input_11_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_11_V_addr_48"/></StgValue>
</operation>

<operation id="3624" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="5937" bw="14" op_0_bw="5">
<![CDATA[
branch851:1  %input_11_V_load_48 = load i14* %input_11_V_addr_48, align 2

]]></Node>
<StgValue><ssdm name="input_11_V_load_48"/></StgValue>
</operation>

<operation id="3625" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="5940" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch850:0  %input_10_V_addr_48 = getelementptr [28 x i14]* %input_10_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_10_V_addr_48"/></StgValue>
</operation>

<operation id="3626" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="5941" bw="14" op_0_bw="5">
<![CDATA[
branch850:1  %input_10_V_load_48 = load i14* %input_10_V_addr_48, align 2

]]></Node>
<StgValue><ssdm name="input_10_V_load_48"/></StgValue>
</operation>

<operation id="3627" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="5944" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch849:0  %input_9_V_addr_48 = getelementptr [28 x i14]* %input_9_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_9_V_addr_48"/></StgValue>
</operation>

<operation id="3628" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="5945" bw="14" op_0_bw="5">
<![CDATA[
branch849:1  %input_9_V_load_48 = load i14* %input_9_V_addr_48, align 2

]]></Node>
<StgValue><ssdm name="input_9_V_load_48"/></StgValue>
</operation>

<operation id="3629" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="5948" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch848:0  %input_8_V_addr_45 = getelementptr [28 x i14]* %input_8_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_8_V_addr_45"/></StgValue>
</operation>

<operation id="3630" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="5949" bw="14" op_0_bw="5">
<![CDATA[
branch848:1  %input_8_V_load_48 = load i14* %input_8_V_addr_45, align 2

]]></Node>
<StgValue><ssdm name="input_8_V_load_48"/></StgValue>
</operation>

<operation id="3631" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="5952" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch847:0  %input_7_V_addr_37 = getelementptr [28 x i14]* %input_7_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_7_V_addr_37"/></StgValue>
</operation>

<operation id="3632" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="5953" bw="14" op_0_bw="5">
<![CDATA[
branch847:1  %input_7_V_load_48 = load i14* %input_7_V_addr_37, align 2

]]></Node>
<StgValue><ssdm name="input_7_V_load_48"/></StgValue>
</operation>

<operation id="3633" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="5956" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch846:0  %input_6_V_addr_34 = getelementptr [28 x i14]* %input_6_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_6_V_addr_34"/></StgValue>
</operation>

<operation id="3634" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="5957" bw="14" op_0_bw="5">
<![CDATA[
branch846:1  %input_6_V_load_48 = load i14* %input_6_V_addr_34, align 2

]]></Node>
<StgValue><ssdm name="input_6_V_load_48"/></StgValue>
</operation>

<operation id="3635" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="5960" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch845:0  %input_5_V_addr_41 = getelementptr [28 x i14]* %input_5_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_5_V_addr_41"/></StgValue>
</operation>

<operation id="3636" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="5961" bw="14" op_0_bw="5">
<![CDATA[
branch845:1  %input_5_V_load_56 = load i14* %input_5_V_addr_41, align 2

]]></Node>
<StgValue><ssdm name="input_5_V_load_56"/></StgValue>
</operation>

<operation id="3637" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="5964" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch844:0  %input_4_V_addr_40 = getelementptr [28 x i14]* %input_4_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_4_V_addr_40"/></StgValue>
</operation>

<operation id="3638" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="5965" bw="14" op_0_bw="5">
<![CDATA[
branch844:1  %input_4_V_load_56 = load i14* %input_4_V_addr_40, align 2

]]></Node>
<StgValue><ssdm name="input_4_V_load_56"/></StgValue>
</operation>

<operation id="3639" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="5968" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch843:0  %input_3_V_addr_41 = getelementptr [28 x i14]* %input_3_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_3_V_addr_41"/></StgValue>
</operation>

<operation id="3640" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="5969" bw="14" op_0_bw="5">
<![CDATA[
branch843:1  %input_3_V_load_56 = load i14* %input_3_V_addr_41, align 2

]]></Node>
<StgValue><ssdm name="input_3_V_load_56"/></StgValue>
</operation>

<operation id="3641" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="5972" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch842:0  %input_2_V_addr_41 = getelementptr [28 x i14]* %input_2_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_2_V_addr_41"/></StgValue>
</operation>

<operation id="3642" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="5973" bw="14" op_0_bw="5">
<![CDATA[
branch842:1  %input_2_V_load_56 = load i14* %input_2_V_addr_41, align 2

]]></Node>
<StgValue><ssdm name="input_2_V_load_56"/></StgValue>
</operation>

<operation id="3643" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5976" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch841:0  %input_1_V_addr_32 = getelementptr [28 x i14]* %input_1_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_1_V_addr_32"/></StgValue>
</operation>

<operation id="3644" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5977" bw="14" op_0_bw="5">
<![CDATA[
branch841:1  %input_1_V_load_40 = load i14* %input_1_V_addr_32, align 2

]]></Node>
<StgValue><ssdm name="input_1_V_load_40"/></StgValue>
</operation>

<operation id="3645" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5980" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch840:0  %input_0_V_addr_24 = getelementptr [28 x i14]* %input_0_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_0_V_addr_24"/></StgValue>
</operation>

<operation id="3646" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5981" bw="14" op_0_bw="5">
<![CDATA[
branch840:1  %input_0_V_load_24 = load i14* %input_0_V_addr_24, align 2

]]></Node>
<StgValue><ssdm name="input_0_V_load_24"/></StgValue>
</operation>

<operation id="3647" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="5984" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch865:0  %input_25_V_addr_46 = getelementptr [28 x i14]* %input_25_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_25_V_addr_46"/></StgValue>
</operation>

<operation id="3648" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="5985" bw="14" op_0_bw="5">
<![CDATA[
branch865:1  %input_25_V_load_48 = load i14* %input_25_V_addr_46, align 2

]]></Node>
<StgValue><ssdm name="input_25_V_load_48"/></StgValue>
</operation>

<operation id="3649" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="5999" bw="14" op_0_bw="5">
<![CDATA[
branch697:1  %input_25_V_load_49 = load i14* %input_25_V_addr_47, align 2

]]></Node>
<StgValue><ssdm name="input_25_V_load_49"/></StgValue>
</operation>

<operation id="3650" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="6000" bw="0" op_0_bw="0">
<![CDATA[
branch697:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0865

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3651" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="6003" bw="14" op_0_bw="5">
<![CDATA[
branch696:1  %input_24_V_load_49 = load i14* %input_24_V_addr_40, align 2

]]></Node>
<StgValue><ssdm name="input_24_V_load_49"/></StgValue>
</operation>

<operation id="3652" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="6004" bw="0" op_0_bw="0">
<![CDATA[
branch696:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0865

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3653" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="6007" bw="14" op_0_bw="5">
<![CDATA[
branch695:1  %input_23_V_load_49 = load i14* %input_23_V_addr_38, align 2

]]></Node>
<StgValue><ssdm name="input_23_V_load_49"/></StgValue>
</operation>

<operation id="3654" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="6008" bw="0" op_0_bw="0">
<![CDATA[
branch695:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0865

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3655" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="6011" bw="14" op_0_bw="5">
<![CDATA[
branch694:1  %input_22_V_load_49 = load i14* %input_22_V_addr_49, align 2

]]></Node>
<StgValue><ssdm name="input_22_V_load_49"/></StgValue>
</operation>

<operation id="3656" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="6012" bw="0" op_0_bw="0">
<![CDATA[
branch694:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0865

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3657" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="6015" bw="14" op_0_bw="5">
<![CDATA[
branch693:1  %input_21_V_load_49 = load i14* %input_21_V_addr_49, align 2

]]></Node>
<StgValue><ssdm name="input_21_V_load_49"/></StgValue>
</operation>

<operation id="3658" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="6016" bw="0" op_0_bw="0">
<![CDATA[
branch693:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0865

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3659" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="6019" bw="14" op_0_bw="5">
<![CDATA[
branch692:1  %input_20_V_load_49 = load i14* %input_20_V_addr_49, align 2

]]></Node>
<StgValue><ssdm name="input_20_V_load_49"/></StgValue>
</operation>

<operation id="3660" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="6020" bw="0" op_0_bw="0">
<![CDATA[
branch692:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0865

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3661" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="6023" bw="14" op_0_bw="5">
<![CDATA[
branch691:1  %input_19_V_load_49 = load i14* %input_19_V_addr_44, align 2

]]></Node>
<StgValue><ssdm name="input_19_V_load_49"/></StgValue>
</operation>

<operation id="3662" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="6024" bw="0" op_0_bw="0">
<![CDATA[
branch691:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0865

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3663" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="6027" bw="14" op_0_bw="5">
<![CDATA[
branch690:1  %input_18_V_load_49 = load i14* %input_18_V_addr_37, align 2

]]></Node>
<StgValue><ssdm name="input_18_V_load_49"/></StgValue>
</operation>

<operation id="3664" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="6028" bw="0" op_0_bw="0">
<![CDATA[
branch690:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0865

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3665" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="6031" bw="14" op_0_bw="5">
<![CDATA[
branch689:1  %input_17_V_load_49 = load i14* %input_17_V_addr_43, align 2

]]></Node>
<StgValue><ssdm name="input_17_V_load_49"/></StgValue>
</operation>

<operation id="3666" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="6032" bw="0" op_0_bw="0">
<![CDATA[
branch689:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0865

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3667" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="6035" bw="14" op_0_bw="5">
<![CDATA[
branch688:1  %input_16_V_load_49 = load i14* %input_16_V_addr_49, align 2

]]></Node>
<StgValue><ssdm name="input_16_V_load_49"/></StgValue>
</operation>

<operation id="3668" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="6036" bw="0" op_0_bw="0">
<![CDATA[
branch688:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0865

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3669" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="6039" bw="14" op_0_bw="5">
<![CDATA[
branch687:1  %input_15_V_load_49 = load i14* %input_15_V_addr_49, align 2

]]></Node>
<StgValue><ssdm name="input_15_V_load_49"/></StgValue>
</operation>

<operation id="3670" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="6040" bw="0" op_0_bw="0">
<![CDATA[
branch687:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0865

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3671" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="6043" bw="14" op_0_bw="5">
<![CDATA[
branch686:1  %input_14_V_load_49 = load i14* %input_14_V_addr_48, align 2

]]></Node>
<StgValue><ssdm name="input_14_V_load_49"/></StgValue>
</operation>

<operation id="3672" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="6044" bw="0" op_0_bw="0">
<![CDATA[
branch686:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0865

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3673" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="6047" bw="14" op_0_bw="5">
<![CDATA[
branch685:1  %input_13_V_load_49 = load i14* %input_13_V_addr_41, align 2

]]></Node>
<StgValue><ssdm name="input_13_V_load_49"/></StgValue>
</operation>

<operation id="3674" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="6048" bw="0" op_0_bw="0">
<![CDATA[
branch685:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0865

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3675" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="6051" bw="14" op_0_bw="5">
<![CDATA[
branch684:1  %input_12_V_load_49 = load i14* %input_12_V_addr_36, align 2

]]></Node>
<StgValue><ssdm name="input_12_V_load_49"/></StgValue>
</operation>

<operation id="3676" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="6052" bw="0" op_0_bw="0">
<![CDATA[
branch684:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0865

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3677" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="6055" bw="14" op_0_bw="5">
<![CDATA[
branch683:1  %input_11_V_load_49 = load i14* %input_11_V_addr_49, align 2

]]></Node>
<StgValue><ssdm name="input_11_V_load_49"/></StgValue>
</operation>

<operation id="3678" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="6056" bw="0" op_0_bw="0">
<![CDATA[
branch683:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0865

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3679" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="6059" bw="14" op_0_bw="5">
<![CDATA[
branch682:1  %input_10_V_load_49 = load i14* %input_10_V_addr_49, align 2

]]></Node>
<StgValue><ssdm name="input_10_V_load_49"/></StgValue>
</operation>

<operation id="3680" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="6060" bw="0" op_0_bw="0">
<![CDATA[
branch682:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0865

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3681" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="6063" bw="14" op_0_bw="5">
<![CDATA[
branch681:1  %input_9_V_load_49 = load i14* %input_9_V_addr_49, align 2

]]></Node>
<StgValue><ssdm name="input_9_V_load_49"/></StgValue>
</operation>

<operation id="3682" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="6064" bw="0" op_0_bw="0">
<![CDATA[
branch681:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0865

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3683" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="6067" bw="14" op_0_bw="5">
<![CDATA[
branch680:1  %input_8_V_load_49 = load i14* %input_8_V_addr_46, align 2

]]></Node>
<StgValue><ssdm name="input_8_V_load_49"/></StgValue>
</operation>

<operation id="3684" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="6068" bw="0" op_0_bw="0">
<![CDATA[
branch680:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0865

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3685" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="6071" bw="14" op_0_bw="5">
<![CDATA[
branch679:1  %input_7_V_load_49 = load i14* %input_7_V_addr_38, align 2

]]></Node>
<StgValue><ssdm name="input_7_V_load_49"/></StgValue>
</operation>

<operation id="3686" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="6072" bw="0" op_0_bw="0">
<![CDATA[
branch679:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0865

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3687" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="6075" bw="14" op_0_bw="5">
<![CDATA[
branch678:1  %input_6_V_load_49 = load i14* %input_6_V_addr_35, align 2

]]></Node>
<StgValue><ssdm name="input_6_V_load_49"/></StgValue>
</operation>

<operation id="3688" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="6076" bw="0" op_0_bw="0">
<![CDATA[
branch678:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0865

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3689" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="6079" bw="14" op_0_bw="5">
<![CDATA[
branch677:1  %input_5_V_load_57 = load i14* %input_5_V_addr_42, align 2

]]></Node>
<StgValue><ssdm name="input_5_V_load_57"/></StgValue>
</operation>

<operation id="3690" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="6080" bw="0" op_0_bw="0">
<![CDATA[
branch677:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0865

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3691" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="6083" bw="14" op_0_bw="5">
<![CDATA[
branch676:1  %input_4_V_load_57 = load i14* %input_4_V_addr_41, align 2

]]></Node>
<StgValue><ssdm name="input_4_V_load_57"/></StgValue>
</operation>

<operation id="3692" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="6084" bw="0" op_0_bw="0">
<![CDATA[
branch676:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0865

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3693" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="6087" bw="14" op_0_bw="5">
<![CDATA[
branch675:1  %input_3_V_load_57 = load i14* %input_3_V_addr_42, align 2

]]></Node>
<StgValue><ssdm name="input_3_V_load_57"/></StgValue>
</operation>

<operation id="3694" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="6088" bw="0" op_0_bw="0">
<![CDATA[
branch675:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0865

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3695" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6091" bw="14" op_0_bw="5">
<![CDATA[
branch674:1  %input_2_V_load_57 = load i14* %input_2_V_addr_42, align 2

]]></Node>
<StgValue><ssdm name="input_2_V_load_57"/></StgValue>
</operation>

<operation id="3696" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6092" bw="0" op_0_bw="0">
<![CDATA[
branch674:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0865

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3697" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6095" bw="14" op_0_bw="5">
<![CDATA[
branch673:1  %input_1_V_load_41 = load i14* %input_1_V_addr_33, align 2

]]></Node>
<StgValue><ssdm name="input_1_V_load_41"/></StgValue>
</operation>

<operation id="3698" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6096" bw="0" op_0_bw="0">
<![CDATA[
branch673:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0865

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3699" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="6099" bw="14" op_0_bw="5">
<![CDATA[
branch698:1  %input_26_V_load_32 = load i14* %input_26_V_addr_32, align 2

]]></Node>
<StgValue><ssdm name="input_26_V_load_32"/></StgValue>
</operation>

<operation id="3700" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="6100" bw="0" op_0_bw="0">
<![CDATA[
branch698:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0865

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="3701" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch500:0  %input_24_V_addr_6 = getelementptr [28 x i14]* %input_24_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_24_V_addr_6"/></StgValue>
</operation>

<operation id="3702" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="14" op_0_bw="5">
<![CDATA[
branch500:1  %input_24_V_load_6 = load i14* %input_24_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="input_24_V_load_6"/></StgValue>
</operation>

<operation id="3703" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch499:0  %input_23_V_addr_6 = getelementptr [28 x i14]* %input_23_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_23_V_addr_6"/></StgValue>
</operation>

<operation id="3704" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="14" op_0_bw="5">
<![CDATA[
branch499:1  %input_23_V_load_6 = load i14* %input_23_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="input_23_V_load_6"/></StgValue>
</operation>

<operation id="3705" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch498:0  %input_22_V_addr_6 = getelementptr [28 x i14]* %input_22_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_22_V_addr_6"/></StgValue>
</operation>

<operation id="3706" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="14" op_0_bw="5">
<![CDATA[
branch498:1  %input_22_V_load_6 = load i14* %input_22_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="input_22_V_load_6"/></StgValue>
</operation>

<operation id="3707" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch497:0  %input_21_V_addr_6 = getelementptr [28 x i14]* %input_21_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_21_V_addr_6"/></StgValue>
</operation>

<operation id="3708" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="14" op_0_bw="5">
<![CDATA[
branch497:1  %input_21_V_load_6 = load i14* %input_21_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="input_21_V_load_6"/></StgValue>
</operation>

<operation id="3709" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch496:0  %input_20_V_addr_6 = getelementptr [28 x i14]* %input_20_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_20_V_addr_6"/></StgValue>
</operation>

<operation id="3710" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="14" op_0_bw="5">
<![CDATA[
branch496:1  %input_20_V_load_6 = load i14* %input_20_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="input_20_V_load_6"/></StgValue>
</operation>

<operation id="3711" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch495:0  %input_19_V_addr_6 = getelementptr [28 x i14]* %input_19_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_19_V_addr_6"/></StgValue>
</operation>

<operation id="3712" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="14" op_0_bw="5">
<![CDATA[
branch495:1  %input_19_V_load_6 = load i14* %input_19_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="input_19_V_load_6"/></StgValue>
</operation>

<operation id="3713" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch494:0  %input_18_V_addr_6 = getelementptr [28 x i14]* %input_18_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_18_V_addr_6"/></StgValue>
</operation>

<operation id="3714" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="14" op_0_bw="5">
<![CDATA[
branch494:1  %input_18_V_load_6 = load i14* %input_18_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="input_18_V_load_6"/></StgValue>
</operation>

<operation id="3715" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch493:0  %input_17_V_addr_5 = getelementptr [28 x i14]* %input_17_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_17_V_addr_5"/></StgValue>
</operation>

<operation id="3716" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="14" op_0_bw="5">
<![CDATA[
branch493:1  %input_17_V_load_6 = load i14* %input_17_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="input_17_V_load_6"/></StgValue>
</operation>

<operation id="3717" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch492:0  %input_16_V_addr_6 = getelementptr [28 x i14]* %input_16_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_16_V_addr_6"/></StgValue>
</operation>

<operation id="3718" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="14" op_0_bw="5">
<![CDATA[
branch492:1  %input_16_V_load_6 = load i14* %input_16_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="input_16_V_load_6"/></StgValue>
</operation>

<operation id="3719" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch491:0  %input_15_V_addr_6 = getelementptr [28 x i14]* %input_15_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_15_V_addr_6"/></StgValue>
</operation>

<operation id="3720" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="14" op_0_bw="5">
<![CDATA[
branch491:1  %input_15_V_load_6 = load i14* %input_15_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="input_15_V_load_6"/></StgValue>
</operation>

<operation id="3721" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch490:0  %input_14_V_addr_6 = getelementptr [28 x i14]* %input_14_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_14_V_addr_6"/></StgValue>
</operation>

<operation id="3722" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="14" op_0_bw="5">
<![CDATA[
branch490:1  %input_14_V_load_6 = load i14* %input_14_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="input_14_V_load_6"/></StgValue>
</operation>

<operation id="3723" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch489:0  %input_13_V_addr_6 = getelementptr [28 x i14]* %input_13_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_13_V_addr_6"/></StgValue>
</operation>

<operation id="3724" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="14" op_0_bw="5">
<![CDATA[
branch489:1  %input_13_V_load_6 = load i14* %input_13_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="input_13_V_load_6"/></StgValue>
</operation>

<operation id="3725" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch488:0  %input_12_V_addr_6 = getelementptr [28 x i14]* %input_12_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_12_V_addr_6"/></StgValue>
</operation>

<operation id="3726" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="14" op_0_bw="5">
<![CDATA[
branch488:1  %input_12_V_load_6 = load i14* %input_12_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="input_12_V_load_6"/></StgValue>
</operation>

<operation id="3727" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch487:0  %input_11_V_addr_6 = getelementptr [28 x i14]* %input_11_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_11_V_addr_6"/></StgValue>
</operation>

<operation id="3728" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="14" op_0_bw="5">
<![CDATA[
branch487:1  %input_11_V_load_6 = load i14* %input_11_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="input_11_V_load_6"/></StgValue>
</operation>

<operation id="3729" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch486:0  %input_10_V_addr_6 = getelementptr [28 x i14]* %input_10_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_10_V_addr_6"/></StgValue>
</operation>

<operation id="3730" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="14" op_0_bw="5">
<![CDATA[
branch486:1  %input_10_V_load_6 = load i14* %input_10_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="input_10_V_load_6"/></StgValue>
</operation>

<operation id="3731" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch485:0  %input_9_V_addr_6 = getelementptr [28 x i14]* %input_9_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_9_V_addr_6"/></StgValue>
</operation>

<operation id="3732" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="14" op_0_bw="5">
<![CDATA[
branch485:1  %input_9_V_load_6 = load i14* %input_9_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="input_9_V_load_6"/></StgValue>
</operation>

<operation id="3733" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch484:0  %input_8_V_addr_6 = getelementptr [28 x i14]* %input_8_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_8_V_addr_6"/></StgValue>
</operation>

<operation id="3734" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="14" op_0_bw="5">
<![CDATA[
branch484:1  %input_8_V_load_6 = load i14* %input_8_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="input_8_V_load_6"/></StgValue>
</operation>

<operation id="3735" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch483:0  %input_7_V_addr_6 = getelementptr [28 x i14]* %input_7_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_7_V_addr_6"/></StgValue>
</operation>

<operation id="3736" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="14" op_0_bw="5">
<![CDATA[
branch483:1  %input_7_V_load_6 = load i14* %input_7_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="input_7_V_load_6"/></StgValue>
</operation>

<operation id="3737" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch482:0  %input_6_V_addr_6 = getelementptr [28 x i14]* %input_6_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_6_V_addr_6"/></StgValue>
</operation>

<operation id="3738" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="14" op_0_bw="5">
<![CDATA[
branch482:1  %input_6_V_load_6 = load i14* %input_6_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="input_6_V_load_6"/></StgValue>
</operation>

<operation id="3739" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch481:0  %input_5_V_addr_12 = getelementptr [28 x i14]* %input_5_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_5_V_addr_12"/></StgValue>
</operation>

<operation id="3740" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="14" op_0_bw="5">
<![CDATA[
branch481:1  %input_5_V_load_14 = load i14* %input_5_V_addr_12, align 2

]]></Node>
<StgValue><ssdm name="input_5_V_load_14"/></StgValue>
</operation>

<operation id="3741" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch480:0  %input_4_V_addr_11 = getelementptr [28 x i14]* %input_4_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_4_V_addr_11"/></StgValue>
</operation>

<operation id="3742" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="14" op_0_bw="5">
<![CDATA[
branch480:1  %input_4_V_load_14 = load i14* %input_4_V_addr_11, align 2

]]></Node>
<StgValue><ssdm name="input_4_V_load_14"/></StgValue>
</operation>

<operation id="3743" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch479:0  %input_3_V_addr_12 = getelementptr [28 x i14]* %input_3_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_3_V_addr_12"/></StgValue>
</operation>

<operation id="3744" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="14" op_0_bw="5">
<![CDATA[
branch479:1  %input_3_V_load_14 = load i14* %input_3_V_addr_12, align 2

]]></Node>
<StgValue><ssdm name="input_3_V_load_14"/></StgValue>
</operation>

<operation id="3745" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch478:0  %input_2_V_addr_12 = getelementptr [28 x i14]* %input_2_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_2_V_addr_12"/></StgValue>
</operation>

<operation id="3746" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="14" op_0_bw="5">
<![CDATA[
branch478:1  %input_2_V_load_14 = load i14* %input_2_V_addr_12, align 2

]]></Node>
<StgValue><ssdm name="input_2_V_load_14"/></StgValue>
</operation>

<operation id="3747" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch477:0  %input_1_V_addr_11 = getelementptr [28 x i14]* %input_1_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_1_V_addr_11"/></StgValue>
</operation>

<operation id="3748" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="14" op_0_bw="5">
<![CDATA[
branch477:1  %input_1_V_load_12 = load i14* %input_1_V_addr_11, align 2

]]></Node>
<StgValue><ssdm name="input_1_V_load_12"/></StgValue>
</operation>

<operation id="3749" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch476:0  %input_0_V_addr_10 = getelementptr [28 x i14]* %input_0_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_0_V_addr_10"/></StgValue>
</operation>

<operation id="3750" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="14" op_0_bw="5">
<![CDATA[
branch476:1  %input_0_V_load_10 = load i14* %input_0_V_addr_10, align 2

]]></Node>
<StgValue><ssdm name="input_0_V_load_10"/></StgValue>
</operation>

<operation id="3751" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch501:0  %input_25_V_addr_6 = getelementptr [28 x i14]* %input_25_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_25_V_addr_6"/></StgValue>
</operation>

<operation id="3752" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="14" op_0_bw="5">
<![CDATA[
branch501:1  %input_25_V_load_6 = load i14* %input_25_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="input_25_V_load_6"/></StgValue>
</operation>

<operation id="3753" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="14" op_0_bw="5">
<![CDATA[
branch333:1  %input_25_V_load_7 = load i14* %input_25_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="input_25_V_load_7"/></StgValue>
</operation>

<operation id="3754" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="0" op_0_bw="0">
<![CDATA[
branch333:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0402

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3755" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="14" op_0_bw="5">
<![CDATA[
branch332:1  %input_24_V_load_7 = load i14* %input_24_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="input_24_V_load_7"/></StgValue>
</operation>

<operation id="3756" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="0" op_0_bw="0">
<![CDATA[
branch332:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0402

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3757" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="14" op_0_bw="5">
<![CDATA[
branch331:1  %input_23_V_load_7 = load i14* %input_23_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="input_23_V_load_7"/></StgValue>
</operation>

<operation id="3758" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="0" op_0_bw="0">
<![CDATA[
branch331:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0402

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3759" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="14" op_0_bw="5">
<![CDATA[
branch330:1  %input_22_V_load_7 = load i14* %input_22_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="input_22_V_load_7"/></StgValue>
</operation>

<operation id="3760" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="0" op_0_bw="0">
<![CDATA[
branch330:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0402

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3761" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="14" op_0_bw="5">
<![CDATA[
branch329:1  %input_21_V_load_7 = load i14* %input_21_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="input_21_V_load_7"/></StgValue>
</operation>

<operation id="3762" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="0" op_0_bw="0">
<![CDATA[
branch329:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0402

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3763" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="14" op_0_bw="5">
<![CDATA[
branch328:1  %input_20_V_load_7 = load i14* %input_20_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="input_20_V_load_7"/></StgValue>
</operation>

<operation id="3764" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="0" op_0_bw="0">
<![CDATA[
branch328:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0402

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3765" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="14" op_0_bw="5">
<![CDATA[
branch327:1  %input_19_V_load_7 = load i14* %input_19_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="input_19_V_load_7"/></StgValue>
</operation>

<operation id="3766" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="0" op_0_bw="0">
<![CDATA[
branch327:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0402

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3767" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="14" op_0_bw="5">
<![CDATA[
branch326:1  %input_18_V_load_7 = load i14* %input_18_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="input_18_V_load_7"/></StgValue>
</operation>

<operation id="3768" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="0" op_0_bw="0">
<![CDATA[
branch326:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0402

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3769" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="14" op_0_bw="5">
<![CDATA[
branch325:1  %input_17_V_load_7 = load i14* %input_17_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="input_17_V_load_7"/></StgValue>
</operation>

<operation id="3770" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="916" bw="0" op_0_bw="0">
<![CDATA[
branch325:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0402

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3771" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="14" op_0_bw="5">
<![CDATA[
branch324:1  %input_16_V_load_7 = load i14* %input_16_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="input_16_V_load_7"/></StgValue>
</operation>

<operation id="3772" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="0" op_0_bw="0">
<![CDATA[
branch324:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0402

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3773" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="14" op_0_bw="5">
<![CDATA[
branch323:1  %input_15_V_load_7 = load i14* %input_15_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="input_15_V_load_7"/></StgValue>
</operation>

<operation id="3774" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="0" op_0_bw="0">
<![CDATA[
branch323:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0402

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3775" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="14" op_0_bw="5">
<![CDATA[
branch322:1  %input_14_V_load_7 = load i14* %input_14_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="input_14_V_load_7"/></StgValue>
</operation>

<operation id="3776" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="928" bw="0" op_0_bw="0">
<![CDATA[
branch322:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0402

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3777" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="14" op_0_bw="5">
<![CDATA[
branch321:1  %input_13_V_load_7 = load i14* %input_13_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="input_13_V_load_7"/></StgValue>
</operation>

<operation id="3778" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="0" op_0_bw="0">
<![CDATA[
branch321:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0402

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3779" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="14" op_0_bw="5">
<![CDATA[
branch320:1  %input_12_V_load_7 = load i14* %input_12_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="input_12_V_load_7"/></StgValue>
</operation>

<operation id="3780" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="0" op_0_bw="0">
<![CDATA[
branch320:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0402

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3781" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="14" op_0_bw="5">
<![CDATA[
branch319:1  %input_11_V_load_7 = load i14* %input_11_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="input_11_V_load_7"/></StgValue>
</operation>

<operation id="3782" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="0" op_0_bw="0">
<![CDATA[
branch319:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0402

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3783" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="14" op_0_bw="5">
<![CDATA[
branch318:1  %input_10_V_load_7 = load i14* %input_10_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="input_10_V_load_7"/></StgValue>
</operation>

<operation id="3784" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="0" op_0_bw="0">
<![CDATA[
branch318:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0402

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3785" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="14" op_0_bw="5">
<![CDATA[
branch317:1  %input_9_V_load_7 = load i14* %input_9_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="input_9_V_load_7"/></StgValue>
</operation>

<operation id="3786" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="0" op_0_bw="0">
<![CDATA[
branch317:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0402

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3787" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="14" op_0_bw="5">
<![CDATA[
branch316:1  %input_8_V_load_7 = load i14* %input_8_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="input_8_V_load_7"/></StgValue>
</operation>

<operation id="3788" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="0" op_0_bw="0">
<![CDATA[
branch316:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0402

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3789" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="14" op_0_bw="5">
<![CDATA[
branch315:1  %input_7_V_load_7 = load i14* %input_7_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="input_7_V_load_7"/></StgValue>
</operation>

<operation id="3790" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="0" op_0_bw="0">
<![CDATA[
branch315:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0402

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3791" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="959" bw="14" op_0_bw="5">
<![CDATA[
branch314:1  %input_6_V_load_7 = load i14* %input_6_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="input_6_V_load_7"/></StgValue>
</operation>

<operation id="3792" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="0" op_0_bw="0">
<![CDATA[
branch314:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0402

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3793" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="14" op_0_bw="5">
<![CDATA[
branch313:1  %input_5_V_load_15 = load i14* %input_5_V_addr_13, align 2

]]></Node>
<StgValue><ssdm name="input_5_V_load_15"/></StgValue>
</operation>

<operation id="3794" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="0" op_0_bw="0">
<![CDATA[
branch313:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0402

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3795" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="14" op_0_bw="5">
<![CDATA[
branch312:1  %input_4_V_load_15 = load i14* %input_4_V_addr_12, align 2

]]></Node>
<StgValue><ssdm name="input_4_V_load_15"/></StgValue>
</operation>

<operation id="3796" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="0" op_0_bw="0">
<![CDATA[
branch312:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0402

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3797" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="14" op_0_bw="5">
<![CDATA[
branch311:1  %input_3_V_load_15 = load i14* %input_3_V_addr_13, align 2

]]></Node>
<StgValue><ssdm name="input_3_V_load_15"/></StgValue>
</operation>

<operation id="3798" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="0" op_0_bw="0">
<![CDATA[
branch311:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0402

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3799" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="14" op_0_bw="5">
<![CDATA[
branch310:1  %input_2_V_load_15 = load i14* %input_2_V_addr_13, align 2

]]></Node>
<StgValue><ssdm name="input_2_V_load_15"/></StgValue>
</operation>

<operation id="3800" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="976" bw="0" op_0_bw="0">
<![CDATA[
branch310:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0402

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3801" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="979" bw="14" op_0_bw="5">
<![CDATA[
branch309:1  %input_1_V_load_13 = load i14* %input_1_V_addr_12, align 2

]]></Node>
<StgValue><ssdm name="input_1_V_load_13"/></StgValue>
</operation>

<operation id="3802" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="0" op_0_bw="0">
<![CDATA[
branch309:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0402

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3803" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="14" op_0_bw="5">
<![CDATA[
branch334:1  %input_26_V_load_4 = load i14* %input_26_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="input_26_V_load_4"/></StgValue>
</operation>

<operation id="3804" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="984" bw="0" op_0_bw="0">
<![CDATA[
branch334:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0402

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3805" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0" op_4_bw="14" op_5_bw="0" op_6_bw="14" op_7_bw="0" op_8_bw="14" op_9_bw="0" op_10_bw="14" op_11_bw="0" op_12_bw="14" op_13_bw="0" op_14_bw="14" op_15_bw="0" op_16_bw="14" op_17_bw="0" op_18_bw="14" op_19_bw="0" op_20_bw="14" op_21_bw="0" op_22_bw="14" op_23_bw="0" op_24_bw="14" op_25_bw="0" op_26_bw="14" op_27_bw="0" op_28_bw="14" op_29_bw="0" op_30_bw="14" op_31_bw="0" op_32_bw="14" op_33_bw="0" op_34_bw="14" op_35_bw="0" op_36_bw="14" op_37_bw="0" op_38_bw="14" op_39_bw="0" op_40_bw="14" op_41_bw="0" op_42_bw="14" op_43_bw="0" op_44_bw="14" op_45_bw="0" op_46_bw="14" op_47_bw="0" op_48_bw="14" op_49_bw="0" op_50_bw="14" op_51_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0402:0  %phi_ln1117_7 = phi i14 [ %input_1_V_load_13, %branch309 ], [ %input_2_V_load_15, %branch310 ], [ %input_3_V_load_15, %branch311 ], [ %input_4_V_load_15, %branch312 ], [ %input_5_V_load_15, %branch313 ], [ %input_6_V_load_7, %branch314 ], [ %input_7_V_load_7, %branch315 ], [ %input_8_V_load_7, %branch316 ], [ %input_9_V_load_7, %branch317 ], [ %input_10_V_load_7, %branch318 ], [ %input_11_V_load_7, %branch319 ], [ %input_12_V_load_7, %branch320 ], [ %input_13_V_load_7, %branch321 ], [ %input_14_V_load_7, %branch322 ], [ %input_15_V_load_7, %branch323 ], [ %input_16_V_load_7, %branch324 ], [ %input_17_V_load_7, %branch325 ], [ %input_18_V_load_7, %branch326 ], [ %input_19_V_load_7, %branch327 ], [ %input_20_V_load_7, %branch328 ], [ %input_21_V_load_7, %branch329 ], [ %input_22_V_load_7, %branch330 ], [ %input_23_V_load_7, %branch331 ], [ %input_24_V_load_7, %branch332 ], [ %input_25_V_load_7, %branch333 ], [ %input_26_V_load_4, %branch334 ]

]]></Node>
<StgValue><ssdm name="phi_ln1117_7"/></StgValue>
</operation>

<operation id="3806" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="23" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0402:1  %sext_ln1118_66 = sext i14 %phi_ln1117_7 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1118_66"/></StgValue>
</operation>

<operation id="3807" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="988" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0402:2  %mul_ln1118_57 = mul i23 %sext_ln1118_66, 148

]]></Node>
<StgValue><ssdm name="mul_ln1118_57"/></StgValue>
</operation>

<operation id="3808" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1100" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0" op_4_bw="14" op_5_bw="0" op_6_bw="14" op_7_bw="0" op_8_bw="14" op_9_bw="0" op_10_bw="14" op_11_bw="0" op_12_bw="14" op_13_bw="0" op_14_bw="14" op_15_bw="0" op_16_bw="14" op_17_bw="0" op_18_bw="14" op_19_bw="0" op_20_bw="14" op_21_bw="0" op_22_bw="14" op_23_bw="0" op_24_bw="14" op_25_bw="0" op_26_bw="14" op_27_bw="0" op_28_bw="14" op_29_bw="0" op_30_bw="14" op_31_bw="0" op_32_bw="14" op_33_bw="0" op_34_bw="14" op_35_bw="0" op_36_bw="14" op_37_bw="0" op_38_bw="14" op_39_bw="0" op_40_bw="14" op_41_bw="0" op_42_bw="14" op_43_bw="0" op_44_bw="14" op_45_bw="0" op_46_bw="14" op_47_bw="0" op_48_bw="14" op_49_bw="0" op_50_bw="14" op_51_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0200:0  %phi_ln1117_8 = phi i14 [ %input_2_V_load_16, %branch142 ], [ %input_3_V_load_16, %branch143 ], [ %input_4_V_load_16, %branch144 ], [ %input_5_V_load_16, %branch145 ], [ %input_6_V_load_8, %branch146 ], [ %input_7_V_load_8, %branch147 ], [ %input_8_V_load_8, %branch148 ], [ %input_9_V_load_8, %branch149 ], [ %input_10_V_load_8, %branch150 ], [ %input_11_V_load_8, %branch151 ], [ %input_12_V_load_8, %branch152 ], [ %input_13_V_load_8, %branch153 ], [ %input_14_V_load_8, %branch154 ], [ %input_15_V_load_8, %branch155 ], [ %input_16_V_load_8, %branch156 ], [ %input_17_V_load_8, %branch157 ], [ %input_18_V_load_8, %branch158 ], [ %input_19_V_load_8, %branch159 ], [ %input_20_V_load_8, %branch160 ], [ %input_21_V_load_8, %branch161 ], [ %input_22_V_load_8, %branch162 ], [ %input_23_V_load_8, %branch163 ], [ %input_24_V_load_8, %branch164 ], [ %input_25_V_load_8, %branch165 ], [ %input_26_V_load_5, %branch166 ], [ %input_27_V_load_2, %branch167 ]

]]></Node>
<StgValue><ssdm name="phi_ln1117_8"/></StgValue>
</operation>

<operation id="3809" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1742" bw="14" op_0_bw="5">
<![CDATA[
branch642:1  %input_26_V_load_9 = load i14* %input_26_V_addr_9, align 2

]]></Node>
<StgValue><ssdm name="input_26_V_load_9"/></StgValue>
</operation>

<operation id="3810" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1743" bw="0" op_0_bw="0">
<![CDATA[
branch642:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0778

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3811" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="1746" bw="14" op_0_bw="5">
<![CDATA[
branch641:1  %input_25_V_load_14 = load i14* %input_25_V_addr_14, align 2

]]></Node>
<StgValue><ssdm name="input_25_V_load_14"/></StgValue>
</operation>

<operation id="3812" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="1747" bw="0" op_0_bw="0">
<![CDATA[
branch641:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0778

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3813" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="1750" bw="14" op_0_bw="5">
<![CDATA[
branch640:1  %input_24_V_load_14 = load i14* %input_24_V_addr_14, align 2

]]></Node>
<StgValue><ssdm name="input_24_V_load_14"/></StgValue>
</operation>

<operation id="3814" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="1751" bw="0" op_0_bw="0">
<![CDATA[
branch640:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0778

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3815" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="1754" bw="14" op_0_bw="5">
<![CDATA[
branch639:1  %input_23_V_load_14 = load i14* %input_23_V_addr_13, align 2

]]></Node>
<StgValue><ssdm name="input_23_V_load_14"/></StgValue>
</operation>

<operation id="3816" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="1755" bw="0" op_0_bw="0">
<![CDATA[
branch639:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0778

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3817" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="1758" bw="14" op_0_bw="5">
<![CDATA[
branch638:1  %input_22_V_load_14 = load i14* %input_22_V_addr_14, align 2

]]></Node>
<StgValue><ssdm name="input_22_V_load_14"/></StgValue>
</operation>

<operation id="3818" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="1759" bw="0" op_0_bw="0">
<![CDATA[
branch638:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0778

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3819" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="1762" bw="14" op_0_bw="5">
<![CDATA[
branch637:1  %input_21_V_load_14 = load i14* %input_21_V_addr_14, align 2

]]></Node>
<StgValue><ssdm name="input_21_V_load_14"/></StgValue>
</operation>

<operation id="3820" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="1763" bw="0" op_0_bw="0">
<![CDATA[
branch637:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0778

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3821" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="1766" bw="14" op_0_bw="5">
<![CDATA[
branch636:1  %input_20_V_load_14 = load i14* %input_20_V_addr_14, align 2

]]></Node>
<StgValue><ssdm name="input_20_V_load_14"/></StgValue>
</operation>

<operation id="3822" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="1767" bw="0" op_0_bw="0">
<![CDATA[
branch636:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0778

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3823" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="1770" bw="14" op_0_bw="5">
<![CDATA[
branch635:1  %input_19_V_load_14 = load i14* %input_19_V_addr_14, align 2

]]></Node>
<StgValue><ssdm name="input_19_V_load_14"/></StgValue>
</operation>

<operation id="3824" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="1771" bw="0" op_0_bw="0">
<![CDATA[
branch635:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0778

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3825" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="1774" bw="14" op_0_bw="5">
<![CDATA[
branch634:1  %input_18_V_load_14 = load i14* %input_18_V_addr_13, align 2

]]></Node>
<StgValue><ssdm name="input_18_V_load_14"/></StgValue>
</operation>

<operation id="3826" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="1775" bw="0" op_0_bw="0">
<![CDATA[
branch634:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0778

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3827" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1778" bw="14" op_0_bw="5">
<![CDATA[
branch633:1  %input_17_V_load_14 = load i14* %input_17_V_addr_12, align 2

]]></Node>
<StgValue><ssdm name="input_17_V_load_14"/></StgValue>
</operation>

<operation id="3828" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1779" bw="0" op_0_bw="0">
<![CDATA[
branch633:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0778

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3829" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1782" bw="14" op_0_bw="5">
<![CDATA[
branch632:1  %input_16_V_load_14 = load i14* %input_16_V_addr_14, align 2

]]></Node>
<StgValue><ssdm name="input_16_V_load_14"/></StgValue>
</operation>

<operation id="3830" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1783" bw="0" op_0_bw="0">
<![CDATA[
branch632:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0778

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3831" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1786" bw="14" op_0_bw="5">
<![CDATA[
branch631:1  %input_15_V_load_14 = load i14* %input_15_V_addr_14, align 2

]]></Node>
<StgValue><ssdm name="input_15_V_load_14"/></StgValue>
</operation>

<operation id="3832" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1787" bw="0" op_0_bw="0">
<![CDATA[
branch631:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0778

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3833" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1790" bw="14" op_0_bw="5">
<![CDATA[
branch630:1  %input_14_V_load_14 = load i14* %input_14_V_addr_14, align 2

]]></Node>
<StgValue><ssdm name="input_14_V_load_14"/></StgValue>
</operation>

<operation id="3834" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1791" bw="0" op_0_bw="0">
<![CDATA[
branch630:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0778

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3835" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1794" bw="14" op_0_bw="5">
<![CDATA[
branch629:1  %input_13_V_load_14 = load i14* %input_13_V_addr_14, align 2

]]></Node>
<StgValue><ssdm name="input_13_V_load_14"/></StgValue>
</operation>

<operation id="3836" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1795" bw="0" op_0_bw="0">
<![CDATA[
branch629:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0778

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3837" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1798" bw="14" op_0_bw="5">
<![CDATA[
branch628:1  %input_12_V_load_14 = load i14* %input_12_V_addr_13, align 2

]]></Node>
<StgValue><ssdm name="input_12_V_load_14"/></StgValue>
</operation>

<operation id="3838" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1799" bw="0" op_0_bw="0">
<![CDATA[
branch628:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0778

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3839" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1802" bw="14" op_0_bw="5">
<![CDATA[
branch627:1  %input_11_V_load_14 = load i14* %input_11_V_addr_14, align 2

]]></Node>
<StgValue><ssdm name="input_11_V_load_14"/></StgValue>
</operation>

<operation id="3840" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1803" bw="0" op_0_bw="0">
<![CDATA[
branch627:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0778

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3841" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1806" bw="14" op_0_bw="5">
<![CDATA[
branch626:1  %input_10_V_load_14 = load i14* %input_10_V_addr_14, align 2

]]></Node>
<StgValue><ssdm name="input_10_V_load_14"/></StgValue>
</operation>

<operation id="3842" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1807" bw="0" op_0_bw="0">
<![CDATA[
branch626:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0778

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3843" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1810" bw="14" op_0_bw="5">
<![CDATA[
branch625:1  %input_9_V_load_14 = load i14* %input_9_V_addr_14, align 2

]]></Node>
<StgValue><ssdm name="input_9_V_load_14"/></StgValue>
</operation>

<operation id="3844" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1811" bw="0" op_0_bw="0">
<![CDATA[
branch625:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0778

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3845" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1814" bw="14" op_0_bw="5">
<![CDATA[
branch624:1  %input_8_V_load_14 = load i14* %input_8_V_addr_14, align 2

]]></Node>
<StgValue><ssdm name="input_8_V_load_14"/></StgValue>
</operation>

<operation id="3846" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1815" bw="0" op_0_bw="0">
<![CDATA[
branch624:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0778

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3847" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1818" bw="14" op_0_bw="5">
<![CDATA[
branch623:1  %input_7_V_load_14 = load i14* %input_7_V_addr_14, align 2

]]></Node>
<StgValue><ssdm name="input_7_V_load_14"/></StgValue>
</operation>

<operation id="3848" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1819" bw="0" op_0_bw="0">
<![CDATA[
branch623:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0778

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3849" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1822" bw="14" op_0_bw="5">
<![CDATA[
branch622:1  %input_6_V_load_14 = load i14* %input_6_V_addr_11, align 2

]]></Node>
<StgValue><ssdm name="input_6_V_load_14"/></StgValue>
</operation>

<operation id="3850" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1823" bw="0" op_0_bw="0">
<![CDATA[
branch622:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0778

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3851" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1826" bw="14" op_0_bw="5">
<![CDATA[
branch621:1  %input_5_V_load_22 = load i14* %input_5_V_addr_18, align 2

]]></Node>
<StgValue><ssdm name="input_5_V_load_22"/></StgValue>
</operation>

<operation id="3852" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1827" bw="0" op_0_bw="0">
<![CDATA[
branch621:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0778

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3853" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1830" bw="14" op_0_bw="5">
<![CDATA[
branch620:1  %input_4_V_load_22 = load i14* %input_4_V_addr_16, align 2

]]></Node>
<StgValue><ssdm name="input_4_V_load_22"/></StgValue>
</operation>

<operation id="3854" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1831" bw="0" op_0_bw="0">
<![CDATA[
branch620:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0778

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3855" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1834" bw="14" op_0_bw="5">
<![CDATA[
branch619:1  %input_3_V_load_22 = load i14* %input_3_V_addr_18, align 2

]]></Node>
<StgValue><ssdm name="input_3_V_load_22"/></StgValue>
</operation>

<operation id="3856" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1835" bw="0" op_0_bw="0">
<![CDATA[
branch619:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0778

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3857" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1838" bw="14" op_0_bw="5">
<![CDATA[
branch618:1  %input_2_V_load_22 = load i14* %input_2_V_addr_18, align 2

]]></Node>
<StgValue><ssdm name="input_2_V_load_22"/></StgValue>
</operation>

<operation id="3858" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1839" bw="0" op_0_bw="0">
<![CDATA[
branch618:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0778

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3859" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1842" bw="14" op_0_bw="5">
<![CDATA[
branch643:1  %input_27_V_load_4 = load i14* %input_27_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="input_27_V_load_4"/></StgValue>
</operation>

<operation id="3860" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1843" bw="0" op_0_bw="0">
<![CDATA[
branch643:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0778

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3861" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1856" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch472:0  %input_24_V_addr_15 = getelementptr [28 x i14]* %input_24_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_24_V_addr_15"/></StgValue>
</operation>

<operation id="3862" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1857" bw="14" op_0_bw="5">
<![CDATA[
branch472:1  %input_24_V_load_15 = load i14* %input_24_V_addr_15, align 2

]]></Node>
<StgValue><ssdm name="input_24_V_load_15"/></StgValue>
</operation>

<operation id="3863" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="1860" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch471:0  %input_23_V_addr_14 = getelementptr [28 x i14]* %input_23_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_23_V_addr_14"/></StgValue>
</operation>

<operation id="3864" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="1861" bw="14" op_0_bw="5">
<![CDATA[
branch471:1  %input_23_V_load_15 = load i14* %input_23_V_addr_14, align 2

]]></Node>
<StgValue><ssdm name="input_23_V_load_15"/></StgValue>
</operation>

<operation id="3865" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="1864" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch470:0  %input_22_V_addr_15 = getelementptr [28 x i14]* %input_22_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_22_V_addr_15"/></StgValue>
</operation>

<operation id="3866" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="1865" bw="14" op_0_bw="5">
<![CDATA[
branch470:1  %input_22_V_load_15 = load i14* %input_22_V_addr_15, align 2

]]></Node>
<StgValue><ssdm name="input_22_V_load_15"/></StgValue>
</operation>

<operation id="3867" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="1868" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch469:0  %input_21_V_addr_15 = getelementptr [28 x i14]* %input_21_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_21_V_addr_15"/></StgValue>
</operation>

<operation id="3868" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="1869" bw="14" op_0_bw="5">
<![CDATA[
branch469:1  %input_21_V_load_15 = load i14* %input_21_V_addr_15, align 2

]]></Node>
<StgValue><ssdm name="input_21_V_load_15"/></StgValue>
</operation>

<operation id="3869" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="1872" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch468:0  %input_20_V_addr_15 = getelementptr [28 x i14]* %input_20_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_20_V_addr_15"/></StgValue>
</operation>

<operation id="3870" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="1873" bw="14" op_0_bw="5">
<![CDATA[
branch468:1  %input_20_V_load_15 = load i14* %input_20_V_addr_15, align 2

]]></Node>
<StgValue><ssdm name="input_20_V_load_15"/></StgValue>
</operation>

<operation id="3871" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="1876" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch467:0  %input_19_V_addr_15 = getelementptr [28 x i14]* %input_19_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_19_V_addr_15"/></StgValue>
</operation>

<operation id="3872" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="1877" bw="14" op_0_bw="5">
<![CDATA[
branch467:1  %input_19_V_load_15 = load i14* %input_19_V_addr_15, align 2

]]></Node>
<StgValue><ssdm name="input_19_V_load_15"/></StgValue>
</operation>

<operation id="3873" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="1880" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch466:0  %input_18_V_addr_14 = getelementptr [28 x i14]* %input_18_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_18_V_addr_14"/></StgValue>
</operation>

<operation id="3874" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="1881" bw="14" op_0_bw="5">
<![CDATA[
branch466:1  %input_18_V_load_15 = load i14* %input_18_V_addr_14, align 2

]]></Node>
<StgValue><ssdm name="input_18_V_load_15"/></StgValue>
</operation>

<operation id="3875" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="1884" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch465:0  %input_17_V_addr_13 = getelementptr [28 x i14]* %input_17_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_17_V_addr_13"/></StgValue>
</operation>

<operation id="3876" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="1885" bw="14" op_0_bw="5">
<![CDATA[
branch465:1  %input_17_V_load_15 = load i14* %input_17_V_addr_13, align 2

]]></Node>
<StgValue><ssdm name="input_17_V_load_15"/></StgValue>
</operation>

<operation id="3877" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="1888" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch464:0  %input_16_V_addr_15 = getelementptr [28 x i14]* %input_16_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_16_V_addr_15"/></StgValue>
</operation>

<operation id="3878" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="1889" bw="14" op_0_bw="5">
<![CDATA[
branch464:1  %input_16_V_load_15 = load i14* %input_16_V_addr_15, align 2

]]></Node>
<StgValue><ssdm name="input_16_V_load_15"/></StgValue>
</operation>

<operation id="3879" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1892" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch463:0  %input_15_V_addr_15 = getelementptr [28 x i14]* %input_15_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_15_V_addr_15"/></StgValue>
</operation>

<operation id="3880" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1893" bw="14" op_0_bw="5">
<![CDATA[
branch463:1  %input_15_V_load_15 = load i14* %input_15_V_addr_15, align 2

]]></Node>
<StgValue><ssdm name="input_15_V_load_15"/></StgValue>
</operation>

<operation id="3881" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1896" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch462:0  %input_14_V_addr_15 = getelementptr [28 x i14]* %input_14_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_14_V_addr_15"/></StgValue>
</operation>

<operation id="3882" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1897" bw="14" op_0_bw="5">
<![CDATA[
branch462:1  %input_14_V_load_15 = load i14* %input_14_V_addr_15, align 2

]]></Node>
<StgValue><ssdm name="input_14_V_load_15"/></StgValue>
</operation>

<operation id="3883" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1900" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch461:0  %input_13_V_addr_15 = getelementptr [28 x i14]* %input_13_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_13_V_addr_15"/></StgValue>
</operation>

<operation id="3884" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1901" bw="14" op_0_bw="5">
<![CDATA[
branch461:1  %input_13_V_load_15 = load i14* %input_13_V_addr_15, align 2

]]></Node>
<StgValue><ssdm name="input_13_V_load_15"/></StgValue>
</operation>

<operation id="3885" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1904" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch460:0  %input_12_V_addr_14 = getelementptr [28 x i14]* %input_12_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_12_V_addr_14"/></StgValue>
</operation>

<operation id="3886" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1905" bw="14" op_0_bw="5">
<![CDATA[
branch460:1  %input_12_V_load_15 = load i14* %input_12_V_addr_14, align 2

]]></Node>
<StgValue><ssdm name="input_12_V_load_15"/></StgValue>
</operation>

<operation id="3887" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1908" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch459:0  %input_11_V_addr_15 = getelementptr [28 x i14]* %input_11_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_11_V_addr_15"/></StgValue>
</operation>

<operation id="3888" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1909" bw="14" op_0_bw="5">
<![CDATA[
branch459:1  %input_11_V_load_15 = load i14* %input_11_V_addr_15, align 2

]]></Node>
<StgValue><ssdm name="input_11_V_load_15"/></StgValue>
</operation>

<operation id="3889" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1912" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch458:0  %input_10_V_addr_15 = getelementptr [28 x i14]* %input_10_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_10_V_addr_15"/></StgValue>
</operation>

<operation id="3890" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1913" bw="14" op_0_bw="5">
<![CDATA[
branch458:1  %input_10_V_load_15 = load i14* %input_10_V_addr_15, align 2

]]></Node>
<StgValue><ssdm name="input_10_V_load_15"/></StgValue>
</operation>

<operation id="3891" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1916" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch457:0  %input_9_V_addr_15 = getelementptr [28 x i14]* %input_9_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_9_V_addr_15"/></StgValue>
</operation>

<operation id="3892" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1917" bw="14" op_0_bw="5">
<![CDATA[
branch457:1  %input_9_V_load_15 = load i14* %input_9_V_addr_15, align 2

]]></Node>
<StgValue><ssdm name="input_9_V_load_15"/></StgValue>
</operation>

<operation id="3893" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1920" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch456:0  %input_8_V_addr_15 = getelementptr [28 x i14]* %input_8_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_8_V_addr_15"/></StgValue>
</operation>

<operation id="3894" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1921" bw="14" op_0_bw="5">
<![CDATA[
branch456:1  %input_8_V_load_15 = load i14* %input_8_V_addr_15, align 2

]]></Node>
<StgValue><ssdm name="input_8_V_load_15"/></StgValue>
</operation>

<operation id="3895" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1924" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch455:0  %input_7_V_addr_15 = getelementptr [28 x i14]* %input_7_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_7_V_addr_15"/></StgValue>
</operation>

<operation id="3896" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1925" bw="14" op_0_bw="5">
<![CDATA[
branch455:1  %input_7_V_load_15 = load i14* %input_7_V_addr_15, align 2

]]></Node>
<StgValue><ssdm name="input_7_V_load_15"/></StgValue>
</operation>

<operation id="3897" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1928" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch454:0  %input_6_V_addr_12 = getelementptr [28 x i14]* %input_6_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_6_V_addr_12"/></StgValue>
</operation>

<operation id="3898" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1929" bw="14" op_0_bw="5">
<![CDATA[
branch454:1  %input_6_V_load_15 = load i14* %input_6_V_addr_12, align 2

]]></Node>
<StgValue><ssdm name="input_6_V_load_15"/></StgValue>
</operation>

<operation id="3899" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1932" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch453:0  %input_5_V_addr_19 = getelementptr [28 x i14]* %input_5_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_5_V_addr_19"/></StgValue>
</operation>

<operation id="3900" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1933" bw="14" op_0_bw="5">
<![CDATA[
branch453:1  %input_5_V_load_23 = load i14* %input_5_V_addr_19, align 2

]]></Node>
<StgValue><ssdm name="input_5_V_load_23"/></StgValue>
</operation>

<operation id="3901" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1936" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch452:0  %input_4_V_addr_17 = getelementptr [28 x i14]* %input_4_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_4_V_addr_17"/></StgValue>
</operation>

<operation id="3902" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1937" bw="14" op_0_bw="5">
<![CDATA[
branch452:1  %input_4_V_load_23 = load i14* %input_4_V_addr_17, align 2

]]></Node>
<StgValue><ssdm name="input_4_V_load_23"/></StgValue>
</operation>

<operation id="3903" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1940" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch451:0  %input_3_V_addr_19 = getelementptr [28 x i14]* %input_3_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_3_V_addr_19"/></StgValue>
</operation>

<operation id="3904" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1941" bw="14" op_0_bw="5">
<![CDATA[
branch451:1  %input_3_V_load_23 = load i14* %input_3_V_addr_19, align 2

]]></Node>
<StgValue><ssdm name="input_3_V_load_23"/></StgValue>
</operation>

<operation id="3905" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1944" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch450:0  %input_2_V_addr_19 = getelementptr [28 x i14]* %input_2_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_2_V_addr_19"/></StgValue>
</operation>

<operation id="3906" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1945" bw="14" op_0_bw="5">
<![CDATA[
branch450:1  %input_2_V_load_23 = load i14* %input_2_V_addr_19, align 2

]]></Node>
<StgValue><ssdm name="input_2_V_load_23"/></StgValue>
</operation>

<operation id="3907" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1948" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch449:0  %input_1_V_addr_16 = getelementptr [28 x i14]* %input_1_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_1_V_addr_16"/></StgValue>
</operation>

<operation id="3908" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1949" bw="14" op_0_bw="5">
<![CDATA[
branch449:1  %input_1_V_load_18 = load i14* %input_1_V_addr_16, align 2

]]></Node>
<StgValue><ssdm name="input_1_V_load_18"/></StgValue>
</operation>

<operation id="3909" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1952" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch448:0  %input_0_V_addr_13 = getelementptr [28 x i14]* %input_0_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_0_V_addr_13"/></StgValue>
</operation>

<operation id="3910" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1953" bw="14" op_0_bw="5">
<![CDATA[
branch448:1  %input_0_V_load_13 = load i14* %input_0_V_addr_13, align 2

]]></Node>
<StgValue><ssdm name="input_0_V_load_13"/></StgValue>
</operation>

<operation id="3911" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1956" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch473:0  %input_25_V_addr_15 = getelementptr [28 x i14]* %input_25_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_25_V_addr_15"/></StgValue>
</operation>

<operation id="3912" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1957" bw="14" op_0_bw="5">
<![CDATA[
branch473:1  %input_25_V_load_15 = load i14* %input_25_V_addr_15, align 2

]]></Node>
<StgValue><ssdm name="input_25_V_load_15"/></StgValue>
</operation>

<operation id="3913" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1971" bw="14" op_0_bw="5">
<![CDATA[
branch305:1  %input_25_V_load_16 = load i14* %input_25_V_addr_16, align 2

]]></Node>
<StgValue><ssdm name="input_25_V_load_16"/></StgValue>
</operation>

<operation id="3914" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1972" bw="0" op_0_bw="0">
<![CDATA[
branch305:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0373

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3915" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="1975" bw="14" op_0_bw="5">
<![CDATA[
branch304:1  %input_24_V_load_16 = load i14* %input_24_V_addr_16, align 2

]]></Node>
<StgValue><ssdm name="input_24_V_load_16"/></StgValue>
</operation>

<operation id="3916" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="1976" bw="0" op_0_bw="0">
<![CDATA[
branch304:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0373

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3917" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="1979" bw="14" op_0_bw="5">
<![CDATA[
branch303:1  %input_23_V_load_16 = load i14* %input_23_V_addr_15, align 2

]]></Node>
<StgValue><ssdm name="input_23_V_load_16"/></StgValue>
</operation>

<operation id="3918" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="1980" bw="0" op_0_bw="0">
<![CDATA[
branch303:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0373

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3919" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="1983" bw="14" op_0_bw="5">
<![CDATA[
branch302:1  %input_22_V_load_16 = load i14* %input_22_V_addr_16, align 2

]]></Node>
<StgValue><ssdm name="input_22_V_load_16"/></StgValue>
</operation>

<operation id="3920" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="1984" bw="0" op_0_bw="0">
<![CDATA[
branch302:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0373

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3921" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="1987" bw="14" op_0_bw="5">
<![CDATA[
branch301:1  %input_21_V_load_16 = load i14* %input_21_V_addr_16, align 2

]]></Node>
<StgValue><ssdm name="input_21_V_load_16"/></StgValue>
</operation>

<operation id="3922" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="1988" bw="0" op_0_bw="0">
<![CDATA[
branch301:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0373

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3923" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="1991" bw="14" op_0_bw="5">
<![CDATA[
branch300:1  %input_20_V_load_16 = load i14* %input_20_V_addr_16, align 2

]]></Node>
<StgValue><ssdm name="input_20_V_load_16"/></StgValue>
</operation>

<operation id="3924" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="1992" bw="0" op_0_bw="0">
<![CDATA[
branch300:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0373

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3925" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="1995" bw="14" op_0_bw="5">
<![CDATA[
branch299:1  %input_19_V_load_16 = load i14* %input_19_V_addr_16, align 2

]]></Node>
<StgValue><ssdm name="input_19_V_load_16"/></StgValue>
</operation>

<operation id="3926" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="1996" bw="0" op_0_bw="0">
<![CDATA[
branch299:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0373

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3927" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="1999" bw="14" op_0_bw="5">
<![CDATA[
branch298:1  %input_18_V_load_16 = load i14* %input_18_V_addr_15, align 2

]]></Node>
<StgValue><ssdm name="input_18_V_load_16"/></StgValue>
</operation>

<operation id="3928" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="2000" bw="0" op_0_bw="0">
<![CDATA[
branch298:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0373

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3929" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="2003" bw="14" op_0_bw="5">
<![CDATA[
branch297:1  %input_17_V_load_16 = load i14* %input_17_V_addr_14, align 2

]]></Node>
<StgValue><ssdm name="input_17_V_load_16"/></StgValue>
</operation>

<operation id="3930" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="2004" bw="0" op_0_bw="0">
<![CDATA[
branch297:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0373

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3931" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="2007" bw="14" op_0_bw="5">
<![CDATA[
branch296:1  %input_16_V_load_16 = load i14* %input_16_V_addr_16, align 2

]]></Node>
<StgValue><ssdm name="input_16_V_load_16"/></StgValue>
</operation>

<operation id="3932" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="2008" bw="0" op_0_bw="0">
<![CDATA[
branch296:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0373

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3933" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="2011" bw="14" op_0_bw="5">
<![CDATA[
branch295:1  %input_15_V_load_16 = load i14* %input_15_V_addr_16, align 2

]]></Node>
<StgValue><ssdm name="input_15_V_load_16"/></StgValue>
</operation>

<operation id="3934" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="2012" bw="0" op_0_bw="0">
<![CDATA[
branch295:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0373

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3935" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="2015" bw="14" op_0_bw="5">
<![CDATA[
branch294:1  %input_14_V_load_16 = load i14* %input_14_V_addr_16, align 2

]]></Node>
<StgValue><ssdm name="input_14_V_load_16"/></StgValue>
</operation>

<operation id="3936" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="2016" bw="0" op_0_bw="0">
<![CDATA[
branch294:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0373

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3937" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="2019" bw="14" op_0_bw="5">
<![CDATA[
branch293:1  %input_13_V_load_16 = load i14* %input_13_V_addr_16, align 2

]]></Node>
<StgValue><ssdm name="input_13_V_load_16"/></StgValue>
</operation>

<operation id="3938" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="2020" bw="0" op_0_bw="0">
<![CDATA[
branch293:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0373

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3939" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="2023" bw="14" op_0_bw="5">
<![CDATA[
branch292:1  %input_12_V_load_16 = load i14* %input_12_V_addr_15, align 2

]]></Node>
<StgValue><ssdm name="input_12_V_load_16"/></StgValue>
</operation>

<operation id="3940" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="2024" bw="0" op_0_bw="0">
<![CDATA[
branch292:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0373

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3941" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="2027" bw="14" op_0_bw="5">
<![CDATA[
branch291:1  %input_11_V_load_16 = load i14* %input_11_V_addr_16, align 2

]]></Node>
<StgValue><ssdm name="input_11_V_load_16"/></StgValue>
</operation>

<operation id="3942" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="2028" bw="0" op_0_bw="0">
<![CDATA[
branch291:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0373

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3943" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="2031" bw="14" op_0_bw="5">
<![CDATA[
branch290:1  %input_10_V_load_16 = load i14* %input_10_V_addr_16, align 2

]]></Node>
<StgValue><ssdm name="input_10_V_load_16"/></StgValue>
</operation>

<operation id="3944" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="2032" bw="0" op_0_bw="0">
<![CDATA[
branch290:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0373

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3945" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="2035" bw="14" op_0_bw="5">
<![CDATA[
branch289:1  %input_9_V_load_16 = load i14* %input_9_V_addr_16, align 2

]]></Node>
<StgValue><ssdm name="input_9_V_load_16"/></StgValue>
</operation>

<operation id="3946" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="2036" bw="0" op_0_bw="0">
<![CDATA[
branch289:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0373

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3947" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2039" bw="14" op_0_bw="5">
<![CDATA[
branch288:1  %input_8_V_load_16 = load i14* %input_8_V_addr_16, align 2

]]></Node>
<StgValue><ssdm name="input_8_V_load_16"/></StgValue>
</operation>

<operation id="3948" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2040" bw="0" op_0_bw="0">
<![CDATA[
branch288:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0373

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3949" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2043" bw="14" op_0_bw="5">
<![CDATA[
branch287:1  %input_7_V_load_16 = load i14* %input_7_V_addr_16, align 2

]]></Node>
<StgValue><ssdm name="input_7_V_load_16"/></StgValue>
</operation>

<operation id="3950" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2044" bw="0" op_0_bw="0">
<![CDATA[
branch287:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0373

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3951" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2047" bw="14" op_0_bw="5">
<![CDATA[
branch286:1  %input_6_V_load_16 = load i14* %input_6_V_addr_13, align 2

]]></Node>
<StgValue><ssdm name="input_6_V_load_16"/></StgValue>
</operation>

<operation id="3952" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2048" bw="0" op_0_bw="0">
<![CDATA[
branch286:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0373

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3953" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2051" bw="14" op_0_bw="5">
<![CDATA[
branch285:1  %input_5_V_load_24 = load i14* %input_5_V_addr_20, align 2

]]></Node>
<StgValue><ssdm name="input_5_V_load_24"/></StgValue>
</operation>

<operation id="3954" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2052" bw="0" op_0_bw="0">
<![CDATA[
branch285:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0373

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3955" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2055" bw="14" op_0_bw="5">
<![CDATA[
branch284:1  %input_4_V_load_24 = load i14* %input_4_V_addr_18, align 2

]]></Node>
<StgValue><ssdm name="input_4_V_load_24"/></StgValue>
</operation>

<operation id="3956" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2056" bw="0" op_0_bw="0">
<![CDATA[
branch284:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0373

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3957" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2059" bw="14" op_0_bw="5">
<![CDATA[
branch283:1  %input_3_V_load_24 = load i14* %input_3_V_addr_20, align 2

]]></Node>
<StgValue><ssdm name="input_3_V_load_24"/></StgValue>
</operation>

<operation id="3958" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2060" bw="0" op_0_bw="0">
<![CDATA[
branch283:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0373

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3959" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2063" bw="14" op_0_bw="5">
<![CDATA[
branch282:1  %input_2_V_load_24 = load i14* %input_2_V_addr_20, align 2

]]></Node>
<StgValue><ssdm name="input_2_V_load_24"/></StgValue>
</operation>

<operation id="3960" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2064" bw="0" op_0_bw="0">
<![CDATA[
branch282:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0373

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3961" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2067" bw="14" op_0_bw="5">
<![CDATA[
branch281:1  %input_1_V_load_19 = load i14* %input_1_V_addr_17, align 2

]]></Node>
<StgValue><ssdm name="input_1_V_load_19"/></StgValue>
</operation>

<operation id="3962" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2068" bw="0" op_0_bw="0">
<![CDATA[
branch281:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0373

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3963" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2071" bw="14" op_0_bw="5">
<![CDATA[
branch306:1  %input_26_V_load_10 = load i14* %input_26_V_addr_10, align 2

]]></Node>
<StgValue><ssdm name="input_26_V_load_10"/></StgValue>
</operation>

<operation id="3964" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2072" bw="0" op_0_bw="0">
<![CDATA[
branch306:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0373

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3965" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2083" bw="14" op_0_bw="5">
<![CDATA[
branch138:1  %input_26_V_load_11 = load i14* %input_26_V_addr_11, align 2

]]></Node>
<StgValue><ssdm name="input_26_V_load_11"/></StgValue>
</operation>

<operation id="3966" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2084" bw="0" op_0_bw="0">
<![CDATA[
branch138:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0171

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3967" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="2087" bw="14" op_0_bw="5">
<![CDATA[
branch137:1  %input_25_V_load_17 = load i14* %input_25_V_addr_17, align 2

]]></Node>
<StgValue><ssdm name="input_25_V_load_17"/></StgValue>
</operation>

<operation id="3968" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="2088" bw="0" op_0_bw="0">
<![CDATA[
branch137:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0171

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3969" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="2091" bw="14" op_0_bw="5">
<![CDATA[
branch136:1  %input_24_V_load_17 = load i14* %input_24_V_addr_17, align 2

]]></Node>
<StgValue><ssdm name="input_24_V_load_17"/></StgValue>
</operation>

<operation id="3970" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="2092" bw="0" op_0_bw="0">
<![CDATA[
branch136:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0171

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3971" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="2095" bw="14" op_0_bw="5">
<![CDATA[
branch135:1  %input_23_V_load_17 = load i14* %input_23_V_addr_16, align 2

]]></Node>
<StgValue><ssdm name="input_23_V_load_17"/></StgValue>
</operation>

<operation id="3972" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="2096" bw="0" op_0_bw="0">
<![CDATA[
branch135:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0171

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3973" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="2099" bw="14" op_0_bw="5">
<![CDATA[
branch134:1  %input_22_V_load_17 = load i14* %input_22_V_addr_17, align 2

]]></Node>
<StgValue><ssdm name="input_22_V_load_17"/></StgValue>
</operation>

<operation id="3974" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="2100" bw="0" op_0_bw="0">
<![CDATA[
branch134:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0171

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3975" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="2103" bw="14" op_0_bw="5">
<![CDATA[
branch133:1  %input_21_V_load_17 = load i14* %input_21_V_addr_17, align 2

]]></Node>
<StgValue><ssdm name="input_21_V_load_17"/></StgValue>
</operation>

<operation id="3976" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="2104" bw="0" op_0_bw="0">
<![CDATA[
branch133:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0171

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3977" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="2107" bw="14" op_0_bw="5">
<![CDATA[
branch132:1  %input_20_V_load_17 = load i14* %input_20_V_addr_17, align 2

]]></Node>
<StgValue><ssdm name="input_20_V_load_17"/></StgValue>
</operation>

<operation id="3978" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="2108" bw="0" op_0_bw="0">
<![CDATA[
branch132:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0171

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3979" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="2111" bw="14" op_0_bw="5">
<![CDATA[
branch131:1  %input_19_V_load_17 = load i14* %input_19_V_addr_17, align 2

]]></Node>
<StgValue><ssdm name="input_19_V_load_17"/></StgValue>
</operation>

<operation id="3980" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="2112" bw="0" op_0_bw="0">
<![CDATA[
branch131:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0171

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3981" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="2115" bw="14" op_0_bw="5">
<![CDATA[
branch130:1  %input_18_V_load_17 = load i14* %input_18_V_addr_16, align 2

]]></Node>
<StgValue><ssdm name="input_18_V_load_17"/></StgValue>
</operation>

<operation id="3982" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="2116" bw="0" op_0_bw="0">
<![CDATA[
branch130:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0171

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3983" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="2119" bw="14" op_0_bw="5">
<![CDATA[
branch129:1  %input_17_V_load_17 = load i14* %input_17_V_addr_15, align 2

]]></Node>
<StgValue><ssdm name="input_17_V_load_17"/></StgValue>
</operation>

<operation id="3984" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="2120" bw="0" op_0_bw="0">
<![CDATA[
branch129:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0171

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3985" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="2123" bw="14" op_0_bw="5">
<![CDATA[
branch128:1  %input_16_V_load_17 = load i14* %input_16_V_addr_17, align 2

]]></Node>
<StgValue><ssdm name="input_16_V_load_17"/></StgValue>
</operation>

<operation id="3986" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="2124" bw="0" op_0_bw="0">
<![CDATA[
branch128:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0171

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3987" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="2127" bw="14" op_0_bw="5">
<![CDATA[
branch127:1  %input_15_V_load_17 = load i14* %input_15_V_addr_17, align 2

]]></Node>
<StgValue><ssdm name="input_15_V_load_17"/></StgValue>
</operation>

<operation id="3988" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="2128" bw="0" op_0_bw="0">
<![CDATA[
branch127:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0171

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3989" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="2131" bw="14" op_0_bw="5">
<![CDATA[
branch126:1  %input_14_V_load_17 = load i14* %input_14_V_addr_17, align 2

]]></Node>
<StgValue><ssdm name="input_14_V_load_17"/></StgValue>
</operation>

<operation id="3990" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="2132" bw="0" op_0_bw="0">
<![CDATA[
branch126:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0171

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3991" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="2135" bw="14" op_0_bw="5">
<![CDATA[
branch125:1  %input_13_V_load_17 = load i14* %input_13_V_addr_17, align 2

]]></Node>
<StgValue><ssdm name="input_13_V_load_17"/></StgValue>
</operation>

<operation id="3992" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="2136" bw="0" op_0_bw="0">
<![CDATA[
branch125:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0171

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3993" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="2139" bw="14" op_0_bw="5">
<![CDATA[
branch124:1  %input_12_V_load_17 = load i14* %input_12_V_addr_16, align 2

]]></Node>
<StgValue><ssdm name="input_12_V_load_17"/></StgValue>
</operation>

<operation id="3994" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="2140" bw="0" op_0_bw="0">
<![CDATA[
branch124:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0171

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3995" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="2143" bw="14" op_0_bw="5">
<![CDATA[
branch123:1  %input_11_V_load_17 = load i14* %input_11_V_addr_17, align 2

]]></Node>
<StgValue><ssdm name="input_11_V_load_17"/></StgValue>
</operation>

<operation id="3996" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="2144" bw="0" op_0_bw="0">
<![CDATA[
branch123:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0171

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3997" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="2147" bw="14" op_0_bw="5">
<![CDATA[
branch122:1  %input_10_V_load_17 = load i14* %input_10_V_addr_17, align 2

]]></Node>
<StgValue><ssdm name="input_10_V_load_17"/></StgValue>
</operation>

<operation id="3998" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="2148" bw="0" op_0_bw="0">
<![CDATA[
branch122:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0171

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="3999" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2151" bw="14" op_0_bw="5">
<![CDATA[
branch121:1  %input_9_V_load_17 = load i14* %input_9_V_addr_17, align 2

]]></Node>
<StgValue><ssdm name="input_9_V_load_17"/></StgValue>
</operation>

<operation id="4000" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2152" bw="0" op_0_bw="0">
<![CDATA[
branch121:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0171

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4001" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2155" bw="14" op_0_bw="5">
<![CDATA[
branch120:1  %input_8_V_load_17 = load i14* %input_8_V_addr_17, align 2

]]></Node>
<StgValue><ssdm name="input_8_V_load_17"/></StgValue>
</operation>

<operation id="4002" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2156" bw="0" op_0_bw="0">
<![CDATA[
branch120:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0171

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4003" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2159" bw="14" op_0_bw="5">
<![CDATA[
branch119:1  %input_7_V_load_17 = load i14* %input_7_V_addr_17, align 2

]]></Node>
<StgValue><ssdm name="input_7_V_load_17"/></StgValue>
</operation>

<operation id="4004" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2160" bw="0" op_0_bw="0">
<![CDATA[
branch119:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0171

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4005" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2163" bw="14" op_0_bw="5">
<![CDATA[
branch118:1  %input_6_V_load_17 = load i14* %input_6_V_addr_14, align 2

]]></Node>
<StgValue><ssdm name="input_6_V_load_17"/></StgValue>
</operation>

<operation id="4006" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2164" bw="0" op_0_bw="0">
<![CDATA[
branch118:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0171

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4007" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2167" bw="14" op_0_bw="5">
<![CDATA[
branch117:1  %input_5_V_load_25 = load i14* %input_5_V_addr_21, align 2

]]></Node>
<StgValue><ssdm name="input_5_V_load_25"/></StgValue>
</operation>

<operation id="4008" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2168" bw="0" op_0_bw="0">
<![CDATA[
branch117:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0171

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4009" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2171" bw="14" op_0_bw="5">
<![CDATA[
branch116:1  %input_4_V_load_25 = load i14* %input_4_V_addr_19, align 2

]]></Node>
<StgValue><ssdm name="input_4_V_load_25"/></StgValue>
</operation>

<operation id="4010" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2172" bw="0" op_0_bw="0">
<![CDATA[
branch116:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0171

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4011" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2175" bw="14" op_0_bw="5">
<![CDATA[
branch115:1  %input_3_V_load_25 = load i14* %input_3_V_addr_21, align 2

]]></Node>
<StgValue><ssdm name="input_3_V_load_25"/></StgValue>
</operation>

<operation id="4012" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2176" bw="0" op_0_bw="0">
<![CDATA[
branch115:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0171

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4013" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2179" bw="14" op_0_bw="5">
<![CDATA[
branch114:1  %input_2_V_load_25 = load i14* %input_2_V_addr_21, align 2

]]></Node>
<StgValue><ssdm name="input_2_V_load_25"/></StgValue>
</operation>

<operation id="4014" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2180" bw="0" op_0_bw="0">
<![CDATA[
branch114:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0171

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4015" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2183" bw="14" op_0_bw="5">
<![CDATA[
branch139:1  %input_27_V_load_5 = load i14* %input_27_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="input_27_V_load_5"/></StgValue>
</operation>

<operation id="4016" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2184" bw="0" op_0_bw="0">
<![CDATA[
branch139:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0171

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4017" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2716" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch781:0  %input_25_V_addr_22 = getelementptr [28 x i14]* %input_25_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_25_V_addr_22"/></StgValue>
</operation>

<operation id="4018" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2717" bw="14" op_0_bw="5">
<![CDATA[
branch781:1  %input_25_V_load_22 = load i14* %input_25_V_addr_22, align 2

]]></Node>
<StgValue><ssdm name="input_25_V_load_22"/></StgValue>
</operation>

<operation id="4019" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="2720" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch780:0  %input_24_V_addr_21 = getelementptr [28 x i14]* %input_24_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_24_V_addr_21"/></StgValue>
</operation>

<operation id="4020" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="2721" bw="14" op_0_bw="5">
<![CDATA[
branch780:1  %input_24_V_load_22 = load i14* %input_24_V_addr_21, align 2

]]></Node>
<StgValue><ssdm name="input_24_V_load_22"/></StgValue>
</operation>

<operation id="4021" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="2724" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch779:0  %input_23_V_addr_19 = getelementptr [28 x i14]* %input_23_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_23_V_addr_19"/></StgValue>
</operation>

<operation id="4022" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="2725" bw="14" op_0_bw="5">
<![CDATA[
branch779:1  %input_23_V_load_22 = load i14* %input_23_V_addr_19, align 2

]]></Node>
<StgValue><ssdm name="input_23_V_load_22"/></StgValue>
</operation>

<operation id="4023" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="2728" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch778:0  %input_22_V_addr_22 = getelementptr [28 x i14]* %input_22_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_22_V_addr_22"/></StgValue>
</operation>

<operation id="4024" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="2729" bw="14" op_0_bw="5">
<![CDATA[
branch778:1  %input_22_V_load_22 = load i14* %input_22_V_addr_22, align 2

]]></Node>
<StgValue><ssdm name="input_22_V_load_22"/></StgValue>
</operation>

<operation id="4025" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="2732" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch777:0  %input_21_V_addr_22 = getelementptr [28 x i14]* %input_21_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_21_V_addr_22"/></StgValue>
</operation>

<operation id="4026" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="2733" bw="14" op_0_bw="5">
<![CDATA[
branch777:1  %input_21_V_load_22 = load i14* %input_21_V_addr_22, align 2

]]></Node>
<StgValue><ssdm name="input_21_V_load_22"/></StgValue>
</operation>

<operation id="4027" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="2736" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch776:0  %input_20_V_addr_22 = getelementptr [28 x i14]* %input_20_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_20_V_addr_22"/></StgValue>
</operation>

<operation id="4028" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="2737" bw="14" op_0_bw="5">
<![CDATA[
branch776:1  %input_20_V_load_22 = load i14* %input_20_V_addr_22, align 2

]]></Node>
<StgValue><ssdm name="input_20_V_load_22"/></StgValue>
</operation>

<operation id="4029" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="2740" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch775:0  %input_19_V_addr_22 = getelementptr [28 x i14]* %input_19_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_19_V_addr_22"/></StgValue>
</operation>

<operation id="4030" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="2741" bw="14" op_0_bw="5">
<![CDATA[
branch775:1  %input_19_V_load_22 = load i14* %input_19_V_addr_22, align 2

]]></Node>
<StgValue><ssdm name="input_19_V_load_22"/></StgValue>
</operation>

<operation id="4031" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="2744" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch774:0  %input_18_V_addr_19 = getelementptr [28 x i14]* %input_18_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_18_V_addr_19"/></StgValue>
</operation>

<operation id="4032" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="2745" bw="14" op_0_bw="5">
<![CDATA[
branch774:1  %input_18_V_load_22 = load i14* %input_18_V_addr_19, align 2

]]></Node>
<StgValue><ssdm name="input_18_V_load_22"/></StgValue>
</operation>

<operation id="4033" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="2748" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch773:0  %input_17_V_addr_19 = getelementptr [28 x i14]* %input_17_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_17_V_addr_19"/></StgValue>
</operation>

<operation id="4034" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="2749" bw="14" op_0_bw="5">
<![CDATA[
branch773:1  %input_17_V_load_22 = load i14* %input_17_V_addr_19, align 2

]]></Node>
<StgValue><ssdm name="input_17_V_load_22"/></StgValue>
</operation>

<operation id="4035" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="2752" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch772:0  %input_16_V_addr_22 = getelementptr [28 x i14]* %input_16_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_16_V_addr_22"/></StgValue>
</operation>

<operation id="4036" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="2753" bw="14" op_0_bw="5">
<![CDATA[
branch772:1  %input_16_V_load_22 = load i14* %input_16_V_addr_22, align 2

]]></Node>
<StgValue><ssdm name="input_16_V_load_22"/></StgValue>
</operation>

<operation id="4037" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="2756" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch771:0  %input_15_V_addr_22 = getelementptr [28 x i14]* %input_15_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_15_V_addr_22"/></StgValue>
</operation>

<operation id="4038" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="2757" bw="14" op_0_bw="5">
<![CDATA[
branch771:1  %input_15_V_load_22 = load i14* %input_15_V_addr_22, align 2

]]></Node>
<StgValue><ssdm name="input_15_V_load_22"/></StgValue>
</operation>

<operation id="4039" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="2760" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch770:0  %input_14_V_addr_22 = getelementptr [28 x i14]* %input_14_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_14_V_addr_22"/></StgValue>
</operation>

<operation id="4040" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="2761" bw="14" op_0_bw="5">
<![CDATA[
branch770:1  %input_14_V_load_22 = load i14* %input_14_V_addr_22, align 2

]]></Node>
<StgValue><ssdm name="input_14_V_load_22"/></StgValue>
</operation>

<operation id="4041" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="2764" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch769:0  %input_13_V_addr_22 = getelementptr [28 x i14]* %input_13_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_13_V_addr_22"/></StgValue>
</operation>

<operation id="4042" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="2765" bw="14" op_0_bw="5">
<![CDATA[
branch769:1  %input_13_V_load_22 = load i14* %input_13_V_addr_22, align 2

]]></Node>
<StgValue><ssdm name="input_13_V_load_22"/></StgValue>
</operation>

<operation id="4043" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="2768" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch768:0  %input_12_V_addr_18 = getelementptr [28 x i14]* %input_12_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_12_V_addr_18"/></StgValue>
</operation>

<operation id="4044" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="2769" bw="14" op_0_bw="5">
<![CDATA[
branch768:1  %input_12_V_load_22 = load i14* %input_12_V_addr_18, align 2

]]></Node>
<StgValue><ssdm name="input_12_V_load_22"/></StgValue>
</operation>

<operation id="4045" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="2772" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch767:0  %input_11_V_addr_22 = getelementptr [28 x i14]* %input_11_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_11_V_addr_22"/></StgValue>
</operation>

<operation id="4046" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="2773" bw="14" op_0_bw="5">
<![CDATA[
branch767:1  %input_11_V_load_22 = load i14* %input_11_V_addr_22, align 2

]]></Node>
<StgValue><ssdm name="input_11_V_load_22"/></StgValue>
</operation>

<operation id="4047" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="2776" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch766:0  %input_10_V_addr_22 = getelementptr [28 x i14]* %input_10_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_10_V_addr_22"/></StgValue>
</operation>

<operation id="4048" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="2777" bw="14" op_0_bw="5">
<![CDATA[
branch766:1  %input_10_V_load_22 = load i14* %input_10_V_addr_22, align 2

]]></Node>
<StgValue><ssdm name="input_10_V_load_22"/></StgValue>
</operation>

<operation id="4049" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="2780" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch765:0  %input_9_V_addr_22 = getelementptr [28 x i14]* %input_9_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_9_V_addr_22"/></StgValue>
</operation>

<operation id="4050" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="2781" bw="14" op_0_bw="5">
<![CDATA[
branch765:1  %input_9_V_load_22 = load i14* %input_9_V_addr_22, align 2

]]></Node>
<StgValue><ssdm name="input_9_V_load_22"/></StgValue>
</operation>

<operation id="4051" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2784" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch764:0  %input_8_V_addr_22 = getelementptr [28 x i14]* %input_8_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_8_V_addr_22"/></StgValue>
</operation>

<operation id="4052" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2785" bw="14" op_0_bw="5">
<![CDATA[
branch764:1  %input_8_V_load_22 = load i14* %input_8_V_addr_22, align 2

]]></Node>
<StgValue><ssdm name="input_8_V_load_22"/></StgValue>
</operation>

<operation id="4053" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2788" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch763:0  %input_7_V_addr_20 = getelementptr [28 x i14]* %input_7_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_7_V_addr_20"/></StgValue>
</operation>

<operation id="4054" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2789" bw="14" op_0_bw="5">
<![CDATA[
branch763:1  %input_7_V_load_22 = load i14* %input_7_V_addr_20, align 2

]]></Node>
<StgValue><ssdm name="input_7_V_load_22"/></StgValue>
</operation>

<operation id="4055" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2792" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch762:0  %input_6_V_addr_16 = getelementptr [28 x i14]* %input_6_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_6_V_addr_16"/></StgValue>
</operation>

<operation id="4056" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2793" bw="14" op_0_bw="5">
<![CDATA[
branch762:1  %input_6_V_load_22 = load i14* %input_6_V_addr_16, align 2

]]></Node>
<StgValue><ssdm name="input_6_V_load_22"/></StgValue>
</operation>

<operation id="4057" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2796" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch761:0  %input_5_V_addr_23 = getelementptr [28 x i14]* %input_5_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_5_V_addr_23"/></StgValue>
</operation>

<operation id="4058" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2797" bw="14" op_0_bw="5">
<![CDATA[
branch761:1  %input_5_V_load_30 = load i14* %input_5_V_addr_23, align 2

]]></Node>
<StgValue><ssdm name="input_5_V_load_30"/></StgValue>
</operation>

<operation id="4059" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2800" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch760:0  %input_4_V_addr_21 = getelementptr [28 x i14]* %input_4_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_4_V_addr_21"/></StgValue>
</operation>

<operation id="4060" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2801" bw="14" op_0_bw="5">
<![CDATA[
branch760:1  %input_4_V_load_30 = load i14* %input_4_V_addr_21, align 2

]]></Node>
<StgValue><ssdm name="input_4_V_load_30"/></StgValue>
</operation>

<operation id="4061" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2804" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch759:0  %input_3_V_addr_23 = getelementptr [28 x i14]* %input_3_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_3_V_addr_23"/></StgValue>
</operation>

<operation id="4062" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2805" bw="14" op_0_bw="5">
<![CDATA[
branch759:1  %input_3_V_load_30 = load i14* %input_3_V_addr_23, align 2

]]></Node>
<StgValue><ssdm name="input_3_V_load_30"/></StgValue>
</operation>

<operation id="4063" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2808" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch758:0  %input_2_V_addr_23 = getelementptr [28 x i14]* %input_2_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_2_V_addr_23"/></StgValue>
</operation>

<operation id="4064" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2809" bw="14" op_0_bw="5">
<![CDATA[
branch758:1  %input_2_V_load_30 = load i14* %input_2_V_addr_23, align 2

]]></Node>
<StgValue><ssdm name="input_2_V_load_30"/></StgValue>
</operation>

<operation id="4065" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2812" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch757:0  %input_1_V_addr_20 = getelementptr [28 x i14]* %input_1_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_1_V_addr_20"/></StgValue>
</operation>

<operation id="4066" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2813" bw="14" op_0_bw="5">
<![CDATA[
branch757:1  %input_1_V_load_23 = load i14* %input_1_V_addr_20, align 2

]]></Node>
<StgValue><ssdm name="input_1_V_load_23"/></StgValue>
</operation>

<operation id="4067" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2816" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch782:0  %input_26_V_addr_14 = getelementptr [28 x i14]* %input_26_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_26_V_addr_14"/></StgValue>
</operation>

<operation id="4068" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2817" bw="14" op_0_bw="5">
<![CDATA[
branch782:1  %input_26_V_load_14 = load i14* %input_26_V_addr_14, align 2

]]></Node>
<StgValue><ssdm name="input_26_V_load_14"/></StgValue>
</operation>

<operation id="4069" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2834" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch614:0  %input_26_V_addr_15 = getelementptr [28 x i14]* %input_26_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_26_V_addr_15"/></StgValue>
</operation>

<operation id="4070" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2835" bw="14" op_0_bw="5">
<![CDATA[
branch614:1  %input_26_V_load_15 = load i14* %input_26_V_addr_15, align 2

]]></Node>
<StgValue><ssdm name="input_26_V_load_15"/></StgValue>
</operation>

<operation id="4071" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="2838" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch613:0  %input_25_V_addr_23 = getelementptr [28 x i14]* %input_25_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_25_V_addr_23"/></StgValue>
</operation>

<operation id="4072" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="2839" bw="14" op_0_bw="5">
<![CDATA[
branch613:1  %input_25_V_load_23 = load i14* %input_25_V_addr_23, align 2

]]></Node>
<StgValue><ssdm name="input_25_V_load_23"/></StgValue>
</operation>

<operation id="4073" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="2842" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch612:0  %input_24_V_addr_22 = getelementptr [28 x i14]* %input_24_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_24_V_addr_22"/></StgValue>
</operation>

<operation id="4074" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="2843" bw="14" op_0_bw="5">
<![CDATA[
branch612:1  %input_24_V_load_23 = load i14* %input_24_V_addr_22, align 2

]]></Node>
<StgValue><ssdm name="input_24_V_load_23"/></StgValue>
</operation>

<operation id="4075" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="2846" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch611:0  %input_23_V_addr_20 = getelementptr [28 x i14]* %input_23_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_23_V_addr_20"/></StgValue>
</operation>

<operation id="4076" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="2847" bw="14" op_0_bw="5">
<![CDATA[
branch611:1  %input_23_V_load_23 = load i14* %input_23_V_addr_20, align 2

]]></Node>
<StgValue><ssdm name="input_23_V_load_23"/></StgValue>
</operation>

<operation id="4077" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="2850" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch610:0  %input_22_V_addr_23 = getelementptr [28 x i14]* %input_22_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_22_V_addr_23"/></StgValue>
</operation>

<operation id="4078" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="2851" bw="14" op_0_bw="5">
<![CDATA[
branch610:1  %input_22_V_load_23 = load i14* %input_22_V_addr_23, align 2

]]></Node>
<StgValue><ssdm name="input_22_V_load_23"/></StgValue>
</operation>

<operation id="4079" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="2854" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch609:0  %input_21_V_addr_23 = getelementptr [28 x i14]* %input_21_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_21_V_addr_23"/></StgValue>
</operation>

<operation id="4080" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="2855" bw="14" op_0_bw="5">
<![CDATA[
branch609:1  %input_21_V_load_23 = load i14* %input_21_V_addr_23, align 2

]]></Node>
<StgValue><ssdm name="input_21_V_load_23"/></StgValue>
</operation>

<operation id="4081" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="2858" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch608:0  %input_20_V_addr_23 = getelementptr [28 x i14]* %input_20_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_20_V_addr_23"/></StgValue>
</operation>

<operation id="4082" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="2859" bw="14" op_0_bw="5">
<![CDATA[
branch608:1  %input_20_V_load_23 = load i14* %input_20_V_addr_23, align 2

]]></Node>
<StgValue><ssdm name="input_20_V_load_23"/></StgValue>
</operation>

<operation id="4083" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="2862" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch607:0  %input_19_V_addr_23 = getelementptr [28 x i14]* %input_19_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_19_V_addr_23"/></StgValue>
</operation>

<operation id="4084" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="2863" bw="14" op_0_bw="5">
<![CDATA[
branch607:1  %input_19_V_load_23 = load i14* %input_19_V_addr_23, align 2

]]></Node>
<StgValue><ssdm name="input_19_V_load_23"/></StgValue>
</operation>

<operation id="4085" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="2866" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch606:0  %input_18_V_addr_20 = getelementptr [28 x i14]* %input_18_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_18_V_addr_20"/></StgValue>
</operation>

<operation id="4086" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="2867" bw="14" op_0_bw="5">
<![CDATA[
branch606:1  %input_18_V_load_23 = load i14* %input_18_V_addr_20, align 2

]]></Node>
<StgValue><ssdm name="input_18_V_load_23"/></StgValue>
</operation>

<operation id="4087" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="2870" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch605:0  %input_17_V_addr_20 = getelementptr [28 x i14]* %input_17_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_17_V_addr_20"/></StgValue>
</operation>

<operation id="4088" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="2871" bw="14" op_0_bw="5">
<![CDATA[
branch605:1  %input_17_V_load_23 = load i14* %input_17_V_addr_20, align 2

]]></Node>
<StgValue><ssdm name="input_17_V_load_23"/></StgValue>
</operation>

<operation id="4089" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="2874" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch604:0  %input_16_V_addr_23 = getelementptr [28 x i14]* %input_16_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_16_V_addr_23"/></StgValue>
</operation>

<operation id="4090" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="2875" bw="14" op_0_bw="5">
<![CDATA[
branch604:1  %input_16_V_load_23 = load i14* %input_16_V_addr_23, align 2

]]></Node>
<StgValue><ssdm name="input_16_V_load_23"/></StgValue>
</operation>

<operation id="4091" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="2878" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch603:0  %input_15_V_addr_23 = getelementptr [28 x i14]* %input_15_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_15_V_addr_23"/></StgValue>
</operation>

<operation id="4092" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="2879" bw="14" op_0_bw="5">
<![CDATA[
branch603:1  %input_15_V_load_23 = load i14* %input_15_V_addr_23, align 2

]]></Node>
<StgValue><ssdm name="input_15_V_load_23"/></StgValue>
</operation>

<operation id="4093" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="2882" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch602:0  %input_14_V_addr_23 = getelementptr [28 x i14]* %input_14_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_14_V_addr_23"/></StgValue>
</operation>

<operation id="4094" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="2883" bw="14" op_0_bw="5">
<![CDATA[
branch602:1  %input_14_V_load_23 = load i14* %input_14_V_addr_23, align 2

]]></Node>
<StgValue><ssdm name="input_14_V_load_23"/></StgValue>
</operation>

<operation id="4095" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="2886" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch601:0  %input_13_V_addr_23 = getelementptr [28 x i14]* %input_13_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_13_V_addr_23"/></StgValue>
</operation>

<operation id="4096" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="2887" bw="14" op_0_bw="5">
<![CDATA[
branch601:1  %input_13_V_load_23 = load i14* %input_13_V_addr_23, align 2

]]></Node>
<StgValue><ssdm name="input_13_V_load_23"/></StgValue>
</operation>

<operation id="4097" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="2890" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch600:0  %input_12_V_addr_19 = getelementptr [28 x i14]* %input_12_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_12_V_addr_19"/></StgValue>
</operation>

<operation id="4098" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="2891" bw="14" op_0_bw="5">
<![CDATA[
branch600:1  %input_12_V_load_23 = load i14* %input_12_V_addr_19, align 2

]]></Node>
<StgValue><ssdm name="input_12_V_load_23"/></StgValue>
</operation>

<operation id="4099" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="2894" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch599:0  %input_11_V_addr_23 = getelementptr [28 x i14]* %input_11_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_11_V_addr_23"/></StgValue>
</operation>

<operation id="4100" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="2895" bw="14" op_0_bw="5">
<![CDATA[
branch599:1  %input_11_V_load_23 = load i14* %input_11_V_addr_23, align 2

]]></Node>
<StgValue><ssdm name="input_11_V_load_23"/></StgValue>
</operation>

<operation id="4101" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="2898" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch598:0  %input_10_V_addr_23 = getelementptr [28 x i14]* %input_10_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_10_V_addr_23"/></StgValue>
</operation>

<operation id="4102" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="2899" bw="14" op_0_bw="5">
<![CDATA[
branch598:1  %input_10_V_load_23 = load i14* %input_10_V_addr_23, align 2

]]></Node>
<StgValue><ssdm name="input_10_V_load_23"/></StgValue>
</operation>

<operation id="4103" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2902" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch597:0  %input_9_V_addr_23 = getelementptr [28 x i14]* %input_9_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_9_V_addr_23"/></StgValue>
</operation>

<operation id="4104" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2903" bw="14" op_0_bw="5">
<![CDATA[
branch597:1  %input_9_V_load_23 = load i14* %input_9_V_addr_23, align 2

]]></Node>
<StgValue><ssdm name="input_9_V_load_23"/></StgValue>
</operation>

<operation id="4105" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2906" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch596:0  %input_8_V_addr_23 = getelementptr [28 x i14]* %input_8_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_8_V_addr_23"/></StgValue>
</operation>

<operation id="4106" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2907" bw="14" op_0_bw="5">
<![CDATA[
branch596:1  %input_8_V_load_23 = load i14* %input_8_V_addr_23, align 2

]]></Node>
<StgValue><ssdm name="input_8_V_load_23"/></StgValue>
</operation>

<operation id="4107" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2910" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch595:0  %input_7_V_addr_21 = getelementptr [28 x i14]* %input_7_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_7_V_addr_21"/></StgValue>
</operation>

<operation id="4108" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2911" bw="14" op_0_bw="5">
<![CDATA[
branch595:1  %input_7_V_load_23 = load i14* %input_7_V_addr_21, align 2

]]></Node>
<StgValue><ssdm name="input_7_V_load_23"/></StgValue>
</operation>

<operation id="4109" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2914" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch594:0  %input_6_V_addr_17 = getelementptr [28 x i14]* %input_6_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_6_V_addr_17"/></StgValue>
</operation>

<operation id="4110" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2915" bw="14" op_0_bw="5">
<![CDATA[
branch594:1  %input_6_V_load_23 = load i14* %input_6_V_addr_17, align 2

]]></Node>
<StgValue><ssdm name="input_6_V_load_23"/></StgValue>
</operation>

<operation id="4111" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2918" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch593:0  %input_5_V_addr_24 = getelementptr [28 x i14]* %input_5_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_5_V_addr_24"/></StgValue>
</operation>

<operation id="4112" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2919" bw="14" op_0_bw="5">
<![CDATA[
branch593:1  %input_5_V_load_31 = load i14* %input_5_V_addr_24, align 2

]]></Node>
<StgValue><ssdm name="input_5_V_load_31"/></StgValue>
</operation>

<operation id="4113" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2922" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch592:0  %input_4_V_addr_22 = getelementptr [28 x i14]* %input_4_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_4_V_addr_22"/></StgValue>
</operation>

<operation id="4114" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2923" bw="14" op_0_bw="5">
<![CDATA[
branch592:1  %input_4_V_load_31 = load i14* %input_4_V_addr_22, align 2

]]></Node>
<StgValue><ssdm name="input_4_V_load_31"/></StgValue>
</operation>

<operation id="4115" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2926" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch591:0  %input_3_V_addr_24 = getelementptr [28 x i14]* %input_3_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_3_V_addr_24"/></StgValue>
</operation>

<operation id="4116" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2927" bw="14" op_0_bw="5">
<![CDATA[
branch591:1  %input_3_V_load_31 = load i14* %input_3_V_addr_24, align 2

]]></Node>
<StgValue><ssdm name="input_3_V_load_31"/></StgValue>
</operation>

<operation id="4117" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2930" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch590:0  %input_2_V_addr_24 = getelementptr [28 x i14]* %input_2_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_2_V_addr_24"/></StgValue>
</operation>

<operation id="4118" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2931" bw="14" op_0_bw="5">
<![CDATA[
branch590:1  %input_2_V_load_31 = load i14* %input_2_V_addr_24, align 2

]]></Node>
<StgValue><ssdm name="input_2_V_load_31"/></StgValue>
</operation>

<operation id="4119" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2934" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch615:0  %input_27_V_addr_7 = getelementptr [28 x i14]* %input_27_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_27_V_addr_7"/></StgValue>
</operation>

<operation id="4120" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2935" bw="14" op_0_bw="5">
<![CDATA[
branch615:1  %input_27_V_load_7 = load i14* %input_27_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="input_27_V_load_7"/></StgValue>
</operation>

<operation id="4121" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="3064" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch277:0  %input_25_V_addr_25 = getelementptr [28 x i14]* %input_25_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_25_V_addr_25"/></StgValue>
</operation>

<operation id="4122" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="3065" bw="14" op_0_bw="5">
<![CDATA[
branch277:1  %input_25_V_load_25 = load i14* %input_25_V_addr_25, align 2

]]></Node>
<StgValue><ssdm name="input_25_V_load_25"/></StgValue>
</operation>

<operation id="4123" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="3068" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch276:0  %input_24_V_addr_24 = getelementptr [28 x i14]* %input_24_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_24_V_addr_24"/></StgValue>
</operation>

<operation id="4124" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="3069" bw="14" op_0_bw="5">
<![CDATA[
branch276:1  %input_24_V_load_25 = load i14* %input_24_V_addr_24, align 2

]]></Node>
<StgValue><ssdm name="input_24_V_load_25"/></StgValue>
</operation>

<operation id="4125" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="3072" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch275:0  %input_23_V_addr_22 = getelementptr [28 x i14]* %input_23_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_23_V_addr_22"/></StgValue>
</operation>

<operation id="4126" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="3073" bw="14" op_0_bw="5">
<![CDATA[
branch275:1  %input_23_V_load_25 = load i14* %input_23_V_addr_22, align 2

]]></Node>
<StgValue><ssdm name="input_23_V_load_25"/></StgValue>
</operation>

<operation id="4127" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="3076" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch274:0  %input_22_V_addr_25 = getelementptr [28 x i14]* %input_22_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_22_V_addr_25"/></StgValue>
</operation>

<operation id="4128" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="3077" bw="14" op_0_bw="5">
<![CDATA[
branch274:1  %input_22_V_load_25 = load i14* %input_22_V_addr_25, align 2

]]></Node>
<StgValue><ssdm name="input_22_V_load_25"/></StgValue>
</operation>

<operation id="4129" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="3080" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch273:0  %input_21_V_addr_25 = getelementptr [28 x i14]* %input_21_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_21_V_addr_25"/></StgValue>
</operation>

<operation id="4130" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="3081" bw="14" op_0_bw="5">
<![CDATA[
branch273:1  %input_21_V_load_25 = load i14* %input_21_V_addr_25, align 2

]]></Node>
<StgValue><ssdm name="input_21_V_load_25"/></StgValue>
</operation>

<operation id="4131" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="3084" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch272:0  %input_20_V_addr_25 = getelementptr [28 x i14]* %input_20_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_20_V_addr_25"/></StgValue>
</operation>

<operation id="4132" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="3085" bw="14" op_0_bw="5">
<![CDATA[
branch272:1  %input_20_V_load_25 = load i14* %input_20_V_addr_25, align 2

]]></Node>
<StgValue><ssdm name="input_20_V_load_25"/></StgValue>
</operation>

<operation id="4133" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="3088" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch271:0  %input_19_V_addr_25 = getelementptr [28 x i14]* %input_19_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_19_V_addr_25"/></StgValue>
</operation>

<operation id="4134" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="3089" bw="14" op_0_bw="5">
<![CDATA[
branch271:1  %input_19_V_load_25 = load i14* %input_19_V_addr_25, align 2

]]></Node>
<StgValue><ssdm name="input_19_V_load_25"/></StgValue>
</operation>

<operation id="4135" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="3092" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch270:0  %input_18_V_addr_22 = getelementptr [28 x i14]* %input_18_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_18_V_addr_22"/></StgValue>
</operation>

<operation id="4136" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="3093" bw="14" op_0_bw="5">
<![CDATA[
branch270:1  %input_18_V_load_25 = load i14* %input_18_V_addr_22, align 2

]]></Node>
<StgValue><ssdm name="input_18_V_load_25"/></StgValue>
</operation>

<operation id="4137" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="3096" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch269:0  %input_17_V_addr_22 = getelementptr [28 x i14]* %input_17_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_17_V_addr_22"/></StgValue>
</operation>

<operation id="4138" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="3097" bw="14" op_0_bw="5">
<![CDATA[
branch269:1  %input_17_V_load_25 = load i14* %input_17_V_addr_22, align 2

]]></Node>
<StgValue><ssdm name="input_17_V_load_25"/></StgValue>
</operation>

<operation id="4139" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="3100" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch268:0  %input_16_V_addr_25 = getelementptr [28 x i14]* %input_16_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_16_V_addr_25"/></StgValue>
</operation>

<operation id="4140" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="3101" bw="14" op_0_bw="5">
<![CDATA[
branch268:1  %input_16_V_load_25 = load i14* %input_16_V_addr_25, align 2

]]></Node>
<StgValue><ssdm name="input_16_V_load_25"/></StgValue>
</operation>

<operation id="4141" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="3104" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch267:0  %input_15_V_addr_25 = getelementptr [28 x i14]* %input_15_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_15_V_addr_25"/></StgValue>
</operation>

<operation id="4142" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="3105" bw="14" op_0_bw="5">
<![CDATA[
branch267:1  %input_15_V_load_25 = load i14* %input_15_V_addr_25, align 2

]]></Node>
<StgValue><ssdm name="input_15_V_load_25"/></StgValue>
</operation>

<operation id="4143" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="3108" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch266:0  %input_14_V_addr_25 = getelementptr [28 x i14]* %input_14_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_14_V_addr_25"/></StgValue>
</operation>

<operation id="4144" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="3109" bw="14" op_0_bw="5">
<![CDATA[
branch266:1  %input_14_V_load_25 = load i14* %input_14_V_addr_25, align 2

]]></Node>
<StgValue><ssdm name="input_14_V_load_25"/></StgValue>
</operation>

<operation id="4145" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="3112" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch265:0  %input_13_V_addr_25 = getelementptr [28 x i14]* %input_13_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_13_V_addr_25"/></StgValue>
</operation>

<operation id="4146" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="3113" bw="14" op_0_bw="5">
<![CDATA[
branch265:1  %input_13_V_load_25 = load i14* %input_13_V_addr_25, align 2

]]></Node>
<StgValue><ssdm name="input_13_V_load_25"/></StgValue>
</operation>

<operation id="4147" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="3116" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch264:0  %input_12_V_addr_21 = getelementptr [28 x i14]* %input_12_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_12_V_addr_21"/></StgValue>
</operation>

<operation id="4148" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="3117" bw="14" op_0_bw="5">
<![CDATA[
branch264:1  %input_12_V_load_25 = load i14* %input_12_V_addr_21, align 2

]]></Node>
<StgValue><ssdm name="input_12_V_load_25"/></StgValue>
</operation>

<operation id="4149" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="3120" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch263:0  %input_11_V_addr_25 = getelementptr [28 x i14]* %input_11_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_11_V_addr_25"/></StgValue>
</operation>

<operation id="4150" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="3121" bw="14" op_0_bw="5">
<![CDATA[
branch263:1  %input_11_V_load_25 = load i14* %input_11_V_addr_25, align 2

]]></Node>
<StgValue><ssdm name="input_11_V_load_25"/></StgValue>
</operation>

<operation id="4151" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="3124" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch262:0  %input_10_V_addr_25 = getelementptr [28 x i14]* %input_10_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_10_V_addr_25"/></StgValue>
</operation>

<operation id="4152" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="3125" bw="14" op_0_bw="5">
<![CDATA[
branch262:1  %input_10_V_load_25 = load i14* %input_10_V_addr_25, align 2

]]></Node>
<StgValue><ssdm name="input_10_V_load_25"/></StgValue>
</operation>

<operation id="4153" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="3128" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch261:0  %input_9_V_addr_25 = getelementptr [28 x i14]* %input_9_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_9_V_addr_25"/></StgValue>
</operation>

<operation id="4154" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="3129" bw="14" op_0_bw="5">
<![CDATA[
branch261:1  %input_9_V_load_25 = load i14* %input_9_V_addr_25, align 2

]]></Node>
<StgValue><ssdm name="input_9_V_load_25"/></StgValue>
</operation>

<operation id="4155" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3132" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch260:0  %input_8_V_addr_25 = getelementptr [28 x i14]* %input_8_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_8_V_addr_25"/></StgValue>
</operation>

<operation id="4156" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3133" bw="14" op_0_bw="5">
<![CDATA[
branch260:1  %input_8_V_load_25 = load i14* %input_8_V_addr_25, align 2

]]></Node>
<StgValue><ssdm name="input_8_V_load_25"/></StgValue>
</operation>

<operation id="4157" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3136" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch259:0  %input_7_V_addr_23 = getelementptr [28 x i14]* %input_7_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_7_V_addr_23"/></StgValue>
</operation>

<operation id="4158" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3137" bw="14" op_0_bw="5">
<![CDATA[
branch259:1  %input_7_V_load_25 = load i14* %input_7_V_addr_23, align 2

]]></Node>
<StgValue><ssdm name="input_7_V_load_25"/></StgValue>
</operation>

<operation id="4159" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3140" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch258:0  %input_6_V_addr_19 = getelementptr [28 x i14]* %input_6_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_6_V_addr_19"/></StgValue>
</operation>

<operation id="4160" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3141" bw="14" op_0_bw="5">
<![CDATA[
branch258:1  %input_6_V_load_25 = load i14* %input_6_V_addr_19, align 2

]]></Node>
<StgValue><ssdm name="input_6_V_load_25"/></StgValue>
</operation>

<operation id="4161" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3144" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch257:0  %input_5_V_addr_26 = getelementptr [28 x i14]* %input_5_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_5_V_addr_26"/></StgValue>
</operation>

<operation id="4162" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3145" bw="14" op_0_bw="5">
<![CDATA[
branch257:1  %input_5_V_load_33 = load i14* %input_5_V_addr_26, align 2

]]></Node>
<StgValue><ssdm name="input_5_V_load_33"/></StgValue>
</operation>

<operation id="4163" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3148" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch256:0  %input_4_V_addr_24 = getelementptr [28 x i14]* %input_4_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_4_V_addr_24"/></StgValue>
</operation>

<operation id="4164" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3149" bw="14" op_0_bw="5">
<![CDATA[
branch256:1  %input_4_V_load_33 = load i14* %input_4_V_addr_24, align 2

]]></Node>
<StgValue><ssdm name="input_4_V_load_33"/></StgValue>
</operation>

<operation id="4165" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3152" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch255:0  %input_3_V_addr_26 = getelementptr [28 x i14]* %input_3_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_3_V_addr_26"/></StgValue>
</operation>

<operation id="4166" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3153" bw="14" op_0_bw="5">
<![CDATA[
branch255:1  %input_3_V_load_33 = load i14* %input_3_V_addr_26, align 2

]]></Node>
<StgValue><ssdm name="input_3_V_load_33"/></StgValue>
</operation>

<operation id="4167" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3156" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch254:0  %input_2_V_addr_26 = getelementptr [28 x i14]* %input_2_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_2_V_addr_26"/></StgValue>
</operation>

<operation id="4168" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3157" bw="14" op_0_bw="5">
<![CDATA[
branch254:1  %input_2_V_load_33 = load i14* %input_2_V_addr_26, align 2

]]></Node>
<StgValue><ssdm name="input_2_V_load_33"/></StgValue>
</operation>

<operation id="4169" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3160" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch253:0  %input_1_V_addr_22 = getelementptr [28 x i14]* %input_1_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_1_V_addr_22"/></StgValue>
</operation>

<operation id="4170" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3161" bw="14" op_0_bw="5">
<![CDATA[
branch253:1  %input_1_V_load_25 = load i14* %input_1_V_addr_22, align 2

]]></Node>
<StgValue><ssdm name="input_1_V_load_25"/></StgValue>
</operation>

<operation id="4171" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="3164" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch278:0  %input_26_V_addr_16 = getelementptr [28 x i14]* %input_26_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_26_V_addr_16"/></StgValue>
</operation>

<operation id="4172" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="3165" bw="14" op_0_bw="5">
<![CDATA[
branch278:1  %input_26_V_load_16 = load i14* %input_26_V_addr_16, align 2

]]></Node>
<StgValue><ssdm name="input_26_V_load_16"/></StgValue>
</operation>

<operation id="4173" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="3182" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch110:0  %input_26_V_addr_17 = getelementptr [28 x i14]* %input_26_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_26_V_addr_17"/></StgValue>
</operation>

<operation id="4174" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="3183" bw="14" op_0_bw="5">
<![CDATA[
branch110:1  %input_26_V_load_17 = load i14* %input_26_V_addr_17, align 2

]]></Node>
<StgValue><ssdm name="input_26_V_load_17"/></StgValue>
</operation>

<operation id="4175" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="3186" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch109:0  %input_25_V_addr_26 = getelementptr [28 x i14]* %input_25_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_25_V_addr_26"/></StgValue>
</operation>

<operation id="4176" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="3187" bw="14" op_0_bw="5">
<![CDATA[
branch109:1  %input_25_V_load_26 = load i14* %input_25_V_addr_26, align 2

]]></Node>
<StgValue><ssdm name="input_25_V_load_26"/></StgValue>
</operation>

<operation id="4177" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="3190" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch108:0  %input_24_V_addr_25 = getelementptr [28 x i14]* %input_24_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_24_V_addr_25"/></StgValue>
</operation>

<operation id="4178" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="3191" bw="14" op_0_bw="5">
<![CDATA[
branch108:1  %input_24_V_load_26 = load i14* %input_24_V_addr_25, align 2

]]></Node>
<StgValue><ssdm name="input_24_V_load_26"/></StgValue>
</operation>

<operation id="4179" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="3194" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch107:0  %input_23_V_addr_23 = getelementptr [28 x i14]* %input_23_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_23_V_addr_23"/></StgValue>
</operation>

<operation id="4180" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="3195" bw="14" op_0_bw="5">
<![CDATA[
branch107:1  %input_23_V_load_26 = load i14* %input_23_V_addr_23, align 2

]]></Node>
<StgValue><ssdm name="input_23_V_load_26"/></StgValue>
</operation>

<operation id="4181" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="3198" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch106:0  %input_22_V_addr_26 = getelementptr [28 x i14]* %input_22_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_22_V_addr_26"/></StgValue>
</operation>

<operation id="4182" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="3199" bw="14" op_0_bw="5">
<![CDATA[
branch106:1  %input_22_V_load_26 = load i14* %input_22_V_addr_26, align 2

]]></Node>
<StgValue><ssdm name="input_22_V_load_26"/></StgValue>
</operation>

<operation id="4183" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="3202" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch105:0  %input_21_V_addr_26 = getelementptr [28 x i14]* %input_21_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_21_V_addr_26"/></StgValue>
</operation>

<operation id="4184" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="3203" bw="14" op_0_bw="5">
<![CDATA[
branch105:1  %input_21_V_load_26 = load i14* %input_21_V_addr_26, align 2

]]></Node>
<StgValue><ssdm name="input_21_V_load_26"/></StgValue>
</operation>

<operation id="4185" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="3206" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch104:0  %input_20_V_addr_26 = getelementptr [28 x i14]* %input_20_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_20_V_addr_26"/></StgValue>
</operation>

<operation id="4186" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="3207" bw="14" op_0_bw="5">
<![CDATA[
branch104:1  %input_20_V_load_26 = load i14* %input_20_V_addr_26, align 2

]]></Node>
<StgValue><ssdm name="input_20_V_load_26"/></StgValue>
</operation>

<operation id="4187" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="3210" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch103:0  %input_19_V_addr_26 = getelementptr [28 x i14]* %input_19_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_19_V_addr_26"/></StgValue>
</operation>

<operation id="4188" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="3211" bw="14" op_0_bw="5">
<![CDATA[
branch103:1  %input_19_V_load_26 = load i14* %input_19_V_addr_26, align 2

]]></Node>
<StgValue><ssdm name="input_19_V_load_26"/></StgValue>
</operation>

<operation id="4189" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="3214" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch102:0  %input_18_V_addr_23 = getelementptr [28 x i14]* %input_18_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_18_V_addr_23"/></StgValue>
</operation>

<operation id="4190" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="3215" bw="14" op_0_bw="5">
<![CDATA[
branch102:1  %input_18_V_load_26 = load i14* %input_18_V_addr_23, align 2

]]></Node>
<StgValue><ssdm name="input_18_V_load_26"/></StgValue>
</operation>

<operation id="4191" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="3218" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch101:0  %input_17_V_addr_23 = getelementptr [28 x i14]* %input_17_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_17_V_addr_23"/></StgValue>
</operation>

<operation id="4192" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="3219" bw="14" op_0_bw="5">
<![CDATA[
branch101:1  %input_17_V_load_26 = load i14* %input_17_V_addr_23, align 2

]]></Node>
<StgValue><ssdm name="input_17_V_load_26"/></StgValue>
</operation>

<operation id="4193" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="3222" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch100:0  %input_16_V_addr_26 = getelementptr [28 x i14]* %input_16_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_16_V_addr_26"/></StgValue>
</operation>

<operation id="4194" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="3223" bw="14" op_0_bw="5">
<![CDATA[
branch100:1  %input_16_V_load_26 = load i14* %input_16_V_addr_26, align 2

]]></Node>
<StgValue><ssdm name="input_16_V_load_26"/></StgValue>
</operation>

<operation id="4195" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="3226" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch99:0  %input_15_V_addr_26 = getelementptr [28 x i14]* %input_15_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_15_V_addr_26"/></StgValue>
</operation>

<operation id="4196" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="3227" bw="14" op_0_bw="5">
<![CDATA[
branch99:1  %input_15_V_load_26 = load i14* %input_15_V_addr_26, align 2

]]></Node>
<StgValue><ssdm name="input_15_V_load_26"/></StgValue>
</operation>

<operation id="4197" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="3230" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch98:0  %input_14_V_addr_26 = getelementptr [28 x i14]* %input_14_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_14_V_addr_26"/></StgValue>
</operation>

<operation id="4198" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="3231" bw="14" op_0_bw="5">
<![CDATA[
branch98:1  %input_14_V_load_26 = load i14* %input_14_V_addr_26, align 2

]]></Node>
<StgValue><ssdm name="input_14_V_load_26"/></StgValue>
</operation>

<operation id="4199" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="3234" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch97:0  %input_13_V_addr_26 = getelementptr [28 x i14]* %input_13_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_13_V_addr_26"/></StgValue>
</operation>

<operation id="4200" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="3235" bw="14" op_0_bw="5">
<![CDATA[
branch97:1  %input_13_V_load_26 = load i14* %input_13_V_addr_26, align 2

]]></Node>
<StgValue><ssdm name="input_13_V_load_26"/></StgValue>
</operation>

<operation id="4201" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="3238" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch96:0  %input_12_V_addr_22 = getelementptr [28 x i14]* %input_12_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_12_V_addr_22"/></StgValue>
</operation>

<operation id="4202" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="3239" bw="14" op_0_bw="5">
<![CDATA[
branch96:1  %input_12_V_load_26 = load i14* %input_12_V_addr_22, align 2

]]></Node>
<StgValue><ssdm name="input_12_V_load_26"/></StgValue>
</operation>

<operation id="4203" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="3242" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch95:0  %input_11_V_addr_26 = getelementptr [28 x i14]* %input_11_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_11_V_addr_26"/></StgValue>
</operation>

<operation id="4204" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="3243" bw="14" op_0_bw="5">
<![CDATA[
branch95:1  %input_11_V_load_26 = load i14* %input_11_V_addr_26, align 2

]]></Node>
<StgValue><ssdm name="input_11_V_load_26"/></StgValue>
</operation>

<operation id="4205" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="3246" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch94:0  %input_10_V_addr_26 = getelementptr [28 x i14]* %input_10_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_10_V_addr_26"/></StgValue>
</operation>

<operation id="4206" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="3247" bw="14" op_0_bw="5">
<![CDATA[
branch94:1  %input_10_V_load_26 = load i14* %input_10_V_addr_26, align 2

]]></Node>
<StgValue><ssdm name="input_10_V_load_26"/></StgValue>
</operation>

<operation id="4207" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3250" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch93:0  %input_9_V_addr_26 = getelementptr [28 x i14]* %input_9_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_9_V_addr_26"/></StgValue>
</operation>

<operation id="4208" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3251" bw="14" op_0_bw="5">
<![CDATA[
branch93:1  %input_9_V_load_26 = load i14* %input_9_V_addr_26, align 2

]]></Node>
<StgValue><ssdm name="input_9_V_load_26"/></StgValue>
</operation>

<operation id="4209" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3254" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch92:0  %input_8_V_addr_26 = getelementptr [28 x i14]* %input_8_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_8_V_addr_26"/></StgValue>
</operation>

<operation id="4210" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3255" bw="14" op_0_bw="5">
<![CDATA[
branch92:1  %input_8_V_load_26 = load i14* %input_8_V_addr_26, align 2

]]></Node>
<StgValue><ssdm name="input_8_V_load_26"/></StgValue>
</operation>

<operation id="4211" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3258" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch91:0  %input_7_V_addr_24 = getelementptr [28 x i14]* %input_7_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_7_V_addr_24"/></StgValue>
</operation>

<operation id="4212" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3259" bw="14" op_0_bw="5">
<![CDATA[
branch91:1  %input_7_V_load_26 = load i14* %input_7_V_addr_24, align 2

]]></Node>
<StgValue><ssdm name="input_7_V_load_26"/></StgValue>
</operation>

<operation id="4213" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3262" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch90:0  %input_6_V_addr_20 = getelementptr [28 x i14]* %input_6_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_6_V_addr_20"/></StgValue>
</operation>

<operation id="4214" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3263" bw="14" op_0_bw="5">
<![CDATA[
branch90:1  %input_6_V_load_26 = load i14* %input_6_V_addr_20, align 2

]]></Node>
<StgValue><ssdm name="input_6_V_load_26"/></StgValue>
</operation>

<operation id="4215" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3266" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch89:0  %input_5_V_addr_27 = getelementptr [28 x i14]* %input_5_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_5_V_addr_27"/></StgValue>
</operation>

<operation id="4216" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3267" bw="14" op_0_bw="5">
<![CDATA[
branch89:1  %input_5_V_load_34 = load i14* %input_5_V_addr_27, align 2

]]></Node>
<StgValue><ssdm name="input_5_V_load_34"/></StgValue>
</operation>

<operation id="4217" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3270" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch88:0  %input_4_V_addr_25 = getelementptr [28 x i14]* %input_4_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_4_V_addr_25"/></StgValue>
</operation>

<operation id="4218" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3271" bw="14" op_0_bw="5">
<![CDATA[
branch88:1  %input_4_V_load_34 = load i14* %input_4_V_addr_25, align 2

]]></Node>
<StgValue><ssdm name="input_4_V_load_34"/></StgValue>
</operation>

<operation id="4219" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3274" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch87:0  %input_3_V_addr_27 = getelementptr [28 x i14]* %input_3_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_3_V_addr_27"/></StgValue>
</operation>

<operation id="4220" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3275" bw="14" op_0_bw="5">
<![CDATA[
branch87:1  %input_3_V_load_34 = load i14* %input_3_V_addr_27, align 2

]]></Node>
<StgValue><ssdm name="input_3_V_load_34"/></StgValue>
</operation>

<operation id="4221" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3278" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch86:0  %input_2_V_addr_27 = getelementptr [28 x i14]* %input_2_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_2_V_addr_27"/></StgValue>
</operation>

<operation id="4222" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3279" bw="14" op_0_bw="5">
<![CDATA[
branch86:1  %input_2_V_load_34 = load i14* %input_2_V_addr_27, align 2

]]></Node>
<StgValue><ssdm name="input_2_V_load_34"/></StgValue>
</operation>

<operation id="4223" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="3282" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch111:0  %input_27_V_addr_8 = getelementptr [28 x i14]* %input_27_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_27_V_addr_8"/></StgValue>
</operation>

<operation id="4224" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="3283" bw="14" op_0_bw="5">
<![CDATA[
branch111:1  %input_27_V_load_8 = load i14* %input_27_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="input_27_V_load_8"/></StgValue>
</operation>

<operation id="4225" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5131" bw="28" op_0_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0691:3  %sext_ln1118_123 = sext i20 %mul_ln1118_77 to i28

]]></Node>
<StgValue><ssdm name="sext_ln1118_123"/></StgValue>
</operation>

<operation id="4226" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5133" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0691:5  %shl_ln728_130 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_188, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_130"/></StgValue>
</operation>

<operation id="4227" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5134" bw="29" op_0_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0691:6  %zext_ln728_16 = zext i22 %shl_ln728_130 to i29

]]></Node>
<StgValue><ssdm name="zext_ln728_16"/></StgValue>
</operation>

<operation id="4228" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5135" bw="29" op_0_bw="28">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0691:7  %zext_ln703_77 = zext i28 %sext_ln1118_123 to i29

]]></Node>
<StgValue><ssdm name="zext_ln703_77"/></StgValue>
</operation>

<operation id="4229" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5136" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0691:8  %add_ln1192_137 = add nsw i29 %zext_ln703_77, %zext_ln728_16

]]></Node>
<StgValue><ssdm name="add_ln1192_137"/></StgValue>
</operation>

<operation id="4230" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5137" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0" op_36_bw="5" op_37_bw="0" op_38_bw="5" op_39_bw="0" op_40_bw="5" op_41_bw="0" op_42_bw="5" op_43_bw="0" op_44_bw="5" op_45_bw="0" op_46_bw="5" op_47_bw="0" op_48_bw="5" op_49_bw="0" op_50_bw="5" op_51_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0691:9  switch i5 %select_ln32, label %branch389 [
    i5 0, label %branch364
    i5 1, label %branch365
    i5 2, label %branch366
    i5 3, label %branch367
    i5 4, label %branch368
    i5 5, label %branch369
    i5 6, label %branch370
    i5 7, label %branch371
    i5 8, label %branch372
    i5 9, label %branch373
    i5 10, label %branch374
    i5 11, label %branch375
    i5 12, label %branch376
    i5 13, label %branch377
    i5 14, label %branch378
    i5 15, label %branch379
    i5 -16, label %branch380
    i5 -15, label %branch381
    i5 -14, label %branch382
    i5 -13, label %branch383
    i5 -12, label %branch384
    i5 -11, label %branch385
    i5 -10, label %branch386
    i5 -9, label %branch387
    i5 -8, label %branch388
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="4231" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5249" bw="14" op_0_bw="14" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0488:6  %tmp_189 = call i14 @_ssdm_op_PartSelect.i14.i29.i32.i32(i29 %add_ln1192_137, i32 8, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_189"/></StgValue>
</operation>

<operation id="4232" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="5547" bw="14" op_0_bw="5">
<![CDATA[
branch1368:1  %input_24_V_load_45 = load i14* %input_24_V_addr420, align 2

]]></Node>
<StgValue><ssdm name="input_24_V_load_45"/></StgValue>
</operation>

<operation id="4233" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="5548" bw="0" op_0_bw="0">
<![CDATA[
branch1368:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.01677

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4234" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="5551" bw="14" op_0_bw="5">
<![CDATA[
branch1367:1  %input_23_V_load_45 = load i14* %input_23_V_addr402, align 2

]]></Node>
<StgValue><ssdm name="input_23_V_load_45"/></StgValue>
</operation>

<operation id="4235" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="5552" bw="0" op_0_bw="0">
<![CDATA[
branch1367:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.01677

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4236" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="5555" bw="14" op_0_bw="5">
<![CDATA[
branch1366:1  %input_22_V_load_45 = load i14* %input_22_V_addr_45, align 2

]]></Node>
<StgValue><ssdm name="input_22_V_load_45"/></StgValue>
</operation>

<operation id="4237" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="5556" bw="0" op_0_bw="0">
<![CDATA[
branch1366:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.01677

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4238" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="5559" bw="14" op_0_bw="5">
<![CDATA[
branch1365:1  %input_21_V_load_45 = load i14* %input_21_V_addr_45, align 2

]]></Node>
<StgValue><ssdm name="input_21_V_load_45"/></StgValue>
</operation>

<operation id="4239" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="5560" bw="0" op_0_bw="0">
<![CDATA[
branch1365:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.01677

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4240" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="5563" bw="14" op_0_bw="5">
<![CDATA[
branch1364:1  %input_20_V_load_45 = load i14* %input_20_V_addr_45, align 2

]]></Node>
<StgValue><ssdm name="input_20_V_load_45"/></StgValue>
</operation>

<operation id="4241" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="5564" bw="0" op_0_bw="0">
<![CDATA[
branch1364:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.01677

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4242" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="5567" bw="14" op_0_bw="5">
<![CDATA[
branch1363:1  %input_19_V_load_45 = load i14* %input_19_V_addr330, align 2

]]></Node>
<StgValue><ssdm name="input_19_V_load_45"/></StgValue>
</operation>

<operation id="4243" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="5568" bw="0" op_0_bw="0">
<![CDATA[
branch1363:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.01677

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4244" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="5571" bw="14" op_0_bw="5">
<![CDATA[
branch1362:1  %input_18_V_load_45 = load i14* %input_18_V_addr312, align 2

]]></Node>
<StgValue><ssdm name="input_18_V_load_45"/></StgValue>
</operation>

<operation id="4245" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="5572" bw="0" op_0_bw="0">
<![CDATA[
branch1362:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.01677

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4246" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="5575" bw="14" op_0_bw="5">
<![CDATA[
branch1361:1  %input_17_V_load_45 = load i14* %input_17_V_addr_40, align 2

]]></Node>
<StgValue><ssdm name="input_17_V_load_45"/></StgValue>
</operation>

<operation id="4247" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="5576" bw="0" op_0_bw="0">
<![CDATA[
branch1361:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.01677

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4248" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="5579" bw="14" op_0_bw="5">
<![CDATA[
branch1360:1  %input_16_V_load_45 = load i14* %input_16_V_addr_45, align 2

]]></Node>
<StgValue><ssdm name="input_16_V_load_45"/></StgValue>
</operation>

<operation id="4249" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="5580" bw="0" op_0_bw="0">
<![CDATA[
branch1360:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.01677

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4250" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="5583" bw="14" op_0_bw="5">
<![CDATA[
branch1359:1  %input_15_V_load_45 = load i14* %input_15_V_addr_45, align 2

]]></Node>
<StgValue><ssdm name="input_15_V_load_45"/></StgValue>
</operation>

<operation id="4251" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="5584" bw="0" op_0_bw="0">
<![CDATA[
branch1359:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.01677

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4252" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="5587" bw="14" op_0_bw="5">
<![CDATA[
branch1358:1  %input_14_V_load_45 = load i14* %input_14_V_addr240, align 2

]]></Node>
<StgValue><ssdm name="input_14_V_load_45"/></StgValue>
</operation>

<operation id="4253" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="5588" bw="0" op_0_bw="0">
<![CDATA[
branch1358:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.01677

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4254" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="5591" bw="14" op_0_bw="5">
<![CDATA[
branch1357:1  %input_13_V_load_45 = load i14* %input_13_V_addr222, align 2

]]></Node>
<StgValue><ssdm name="input_13_V_load_45"/></StgValue>
</operation>

<operation id="4255" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="5592" bw="0" op_0_bw="0">
<![CDATA[
branch1357:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.01677

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4256" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="5595" bw="14" op_0_bw="5">
<![CDATA[
branch1356:1  %input_12_V_load_45 = load i14* %input_12_V_addr204, align 2

]]></Node>
<StgValue><ssdm name="input_12_V_load_45"/></StgValue>
</operation>

<operation id="4257" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="5596" bw="0" op_0_bw="0">
<![CDATA[
branch1356:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.01677

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4258" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="5599" bw="14" op_0_bw="5">
<![CDATA[
branch1355:1  %input_11_V_load_45 = load i14* %input_11_V_addr_45, align 2

]]></Node>
<StgValue><ssdm name="input_11_V_load_45"/></StgValue>
</operation>

<operation id="4259" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="5600" bw="0" op_0_bw="0">
<![CDATA[
branch1355:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.01677

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4260" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="5603" bw="14" op_0_bw="5">
<![CDATA[
branch1354:1  %input_10_V_load_45 = load i14* %input_10_V_addr_45, align 2

]]></Node>
<StgValue><ssdm name="input_10_V_load_45"/></StgValue>
</operation>

<operation id="4261" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="5604" bw="0" op_0_bw="0">
<![CDATA[
branch1354:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.01677

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4262" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="5607" bw="14" op_0_bw="5">
<![CDATA[
branch1353:1  %input_9_V_load_45 = load i14* %input_9_V_addr_45, align 2

]]></Node>
<StgValue><ssdm name="input_9_V_load_45"/></StgValue>
</operation>

<operation id="4263" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="5608" bw="0" op_0_bw="0">
<![CDATA[
branch1353:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.01677

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4264" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="5611" bw="14" op_0_bw="5">
<![CDATA[
branch1352:1  %input_8_V_load_45 = load i14* %input_8_V_addr132, align 2

]]></Node>
<StgValue><ssdm name="input_8_V_load_45"/></StgValue>
</operation>

<operation id="4265" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="5612" bw="0" op_0_bw="0">
<![CDATA[
branch1352:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.01677

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4266" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="5615" bw="14" op_0_bw="5">
<![CDATA[
branch1351:1  %input_7_V_load_45 = load i14* %input_7_V_addr114, align 2

]]></Node>
<StgValue><ssdm name="input_7_V_load_45"/></StgValue>
</operation>

<operation id="4267" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="5616" bw="0" op_0_bw="0">
<![CDATA[
branch1351:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.01677

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4268" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="5619" bw="14" op_0_bw="5">
<![CDATA[
branch1350:1  %input_6_V_load_45 = load i14* %input_6_V_addr96, align 2

]]></Node>
<StgValue><ssdm name="input_6_V_load_45"/></StgValue>
</operation>

<operation id="4269" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="5620" bw="0" op_0_bw="0">
<![CDATA[
branch1350:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.01677

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4270" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="5623" bw="14" op_0_bw="5">
<![CDATA[
branch1349:1  %input_5_V_load_53 = load i14* %input_5_V_addr78, align 2

]]></Node>
<StgValue><ssdm name="input_5_V_load_53"/></StgValue>
</operation>

<operation id="4271" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="5624" bw="0" op_0_bw="0">
<![CDATA[
branch1349:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.01677

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4272" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="5627" bw="14" op_0_bw="5">
<![CDATA[
branch1348:1  %input_4_V_load_53 = load i14* %input_4_V_addr_39, align 2

]]></Node>
<StgValue><ssdm name="input_4_V_load_53"/></StgValue>
</operation>

<operation id="4273" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="5628" bw="0" op_0_bw="0">
<![CDATA[
branch1348:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.01677

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4274" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="5631" bw="14" op_0_bw="5">
<![CDATA[
branch1347:1  %input_3_V_load_53 = load i14* %input_3_V_addr42, align 2

]]></Node>
<StgValue><ssdm name="input_3_V_load_53"/></StgValue>
</operation>

<operation id="4275" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="5632" bw="0" op_0_bw="0">
<![CDATA[
branch1347:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.01677

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4276" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="5635" bw="14" op_0_bw="5">
<![CDATA[
branch1346:1  %input_2_V_load_53 = load i14* %input_2_V_addr24, align 2

]]></Node>
<StgValue><ssdm name="input_2_V_load_53"/></StgValue>
</operation>

<operation id="4277" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="5636" bw="0" op_0_bw="0">
<![CDATA[
branch1346:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.01677

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4278" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5639" bw="14" op_0_bw="5">
<![CDATA[
branch1345:1  %input_1_V_load_38 = load i14* %input_1_V_addr12, align 2

]]></Node>
<StgValue><ssdm name="input_1_V_load_38"/></StgValue>
</operation>

<operation id="4279" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5640" bw="0" op_0_bw="0">
<![CDATA[
branch1345:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.01677

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4280" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5643" bw="14" op_0_bw="5">
<![CDATA[
branch1344:1  %input_0_V_load_23 = load i14* %input_0_V_addr_23, align 2

]]></Node>
<StgValue><ssdm name="input_0_V_load_23"/></StgValue>
</operation>

<operation id="4281" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5644" bw="0" op_0_bw="0">
<![CDATA[
branch1344:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.01677

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4282" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="5647" bw="14" op_0_bw="5">
<![CDATA[
branch1369:1  %input_25_V_load_45 = load i14* %input_25_V_addr438, align 2

]]></Node>
<StgValue><ssdm name="input_25_V_load_45"/></StgValue>
</operation>

<operation id="4283" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="5648" bw="0" op_0_bw="0">
<![CDATA[
branch1369:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.01677

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4284" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5650" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0" op_4_bw="14" op_5_bw="0" op_6_bw="14" op_7_bw="0" op_8_bw="14" op_9_bw="0" op_10_bw="14" op_11_bw="0" op_12_bw="14" op_13_bw="0" op_14_bw="14" op_15_bw="0" op_16_bw="14" op_17_bw="0" op_18_bw="14" op_19_bw="0" op_20_bw="14" op_21_bw="0" op_22_bw="14" op_23_bw="0" op_24_bw="14" op_25_bw="0" op_26_bw="14" op_27_bw="0" op_28_bw="14" op_29_bw="0" op_30_bw="14" op_31_bw="0" op_32_bw="14" op_33_bw="0" op_34_bw="14" op_35_bw="0" op_36_bw="14" op_37_bw="0" op_38_bw="14" op_39_bw="0" op_40_bw="14" op_41_bw="0" op_42_bw="14" op_43_bw="0" op_44_bw="14" op_45_bw="0" op_46_bw="14" op_47_bw="0" op_48_bw="14" op_49_bw="0" op_50_bw="14" op_51_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.01677:0  %phi_ln1117_45 = phi i14 [ %input_0_V_load_23, %branch1344 ], [ %input_1_V_load_38, %branch1345 ], [ %input_2_V_load_53, %branch1346 ], [ %input_3_V_load_53, %branch1347 ], [ %input_4_V_load_53, %branch1348 ], [ %input_5_V_load_53, %branch1349 ], [ %input_6_V_load_45, %branch1350 ], [ %input_7_V_load_45, %branch1351 ], [ %input_8_V_load_45, %branch1352 ], [ %input_9_V_load_45, %branch1353 ], [ %input_10_V_load_45, %branch1354 ], [ %input_11_V_load_45, %branch1355 ], [ %input_12_V_load_45, %branch1356 ], [ %input_13_V_load_45, %branch1357 ], [ %input_14_V_load_45, %branch1358 ], [ %input_15_V_load_45, %branch1359 ], [ %input_16_V_load_45, %branch1360 ], [ %input_17_V_load_45, %branch1361 ], [ %input_18_V_load_45, %branch1362 ], [ %input_19_V_load_45, %branch1363 ], [ %input_20_V_load_45, %branch1364 ], [ %input_21_V_load_45, %branch1365 ], [ %input_22_V_load_45, %branch1366 ], [ %input_23_V_load_45, %branch1367 ], [ %input_24_V_load_45, %branch1368 ], [ %input_25_V_load_45, %branch1369 ]

]]></Node>
<StgValue><ssdm name="phi_ln1117_45"/></StgValue>
</operation>

<operation id="4285" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5651" bw="19" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.01677:1  %sext_ln1118_128 = sext i14 %phi_ln1117_45 to i19

]]></Node>
<StgValue><ssdm name="sext_ln1118_128"/></StgValue>
</operation>

<operation id="4286" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5652" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.01677:2  %mul_ln1118_80 = mul i19 %sext_ln1118_128, 11

]]></Node>
<StgValue><ssdm name="mul_ln1118_80"/></StgValue>
</operation>

<operation id="4287" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5653" bw="11" op_0_bw="11" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.01677:3  %trunc_ln708_8 = call i11 @_ssdm_op_PartSelect.i11.i19.i32.i32(i19 %mul_ln1118_80, i32 8, i32 18)

]]></Node>
<StgValue><ssdm name="trunc_ln708_8"/></StgValue>
</operation>

<operation id="4288" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5654" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0" op_36_bw="5" op_37_bw="0" op_38_bw="5" op_39_bw="0" op_40_bw="5" op_41_bw="0" op_42_bw="5" op_43_bw="0" op_44_bw="5" op_45_bw="0" op_46_bw="5" op_47_bw="0" op_48_bw="5" op_49_bw="0" op_50_bw="5" op_51_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.01677:4  switch i5 %select_ln32, label %branch1202 [
    i5 0, label %branch1177
    i5 1, label %branch1178
    i5 2, label %branch1179
    i5 3, label %branch1180
    i5 4, label %branch1181
    i5 5, label %branch1182
    i5 6, label %branch1183
    i5 7, label %branch1184
    i5 8, label %branch1185
    i5 9, label %branch1186
    i5 10, label %branch1187
    i5 11, label %branch1188
    i5 12, label %branch1189
    i5 13, label %branch1190
    i5 14, label %branch1191
    i5 15, label %branch1192
    i5 -16, label %branch1193
    i5 -15, label %branch1194
    i5 -14, label %branch1195
    i5 -13, label %branch1196
    i5 -12, label %branch1197
    i5 -11, label %branch1198
    i5 -10, label %branch1199
    i5 -9, label %branch1200
    i5 -8, label %branch1201
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="4289" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5760" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0" op_4_bw="14" op_5_bw="0" op_6_bw="14" op_7_bw="0" op_8_bw="14" op_9_bw="0" op_10_bw="14" op_11_bw="0" op_12_bw="14" op_13_bw="0" op_14_bw="14" op_15_bw="0" op_16_bw="14" op_17_bw="0" op_18_bw="14" op_19_bw="0" op_20_bw="14" op_21_bw="0" op_22_bw="14" op_23_bw="0" op_24_bw="14" op_25_bw="0" op_26_bw="14" op_27_bw="0" op_28_bw="14" op_29_bw="0" op_30_bw="14" op_31_bw="0" op_32_bw="14" op_33_bw="0" op_34_bw="14" op_35_bw="0" op_36_bw="14" op_37_bw="0" op_38_bw="14" op_39_bw="0" op_40_bw="14" op_41_bw="0" op_42_bw="14" op_43_bw="0" op_44_bw="14" op_45_bw="0" op_46_bw="14" op_47_bw="0" op_48_bw="14" op_49_bw="0" op_50_bw="14" op_51_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.01474:0  %phi_ln1117_46 = phi i14 [ %input_1_V_load_39, %branch1177 ], [ %input_2_V_load_54, %branch1178 ], [ %input_3_V_load_54, %branch1179 ], [ %input_4_V_load_54, %branch1180 ], [ %input_5_V_load_54, %branch1181 ], [ %input_6_V_load_46, %branch1182 ], [ %input_7_V_load_46, %branch1183 ], [ %input_8_V_load_46, %branch1184 ], [ %input_9_V_load_46, %branch1185 ], [ %input_10_V_load_46, %branch1186 ], [ %input_11_V_load_46, %branch1187 ], [ %input_12_V_load_46, %branch1188 ], [ %input_13_V_load_46, %branch1189 ], [ %input_14_V_load_46, %branch1190 ], [ %input_15_V_load_46, %branch1191 ], [ %input_16_V_load_46, %branch1192 ], [ %input_17_V_load_46, %branch1193 ], [ %input_18_V_load_46, %branch1194 ], [ %input_19_V_load_46, %branch1195 ], [ %input_20_V_load_46, %branch1196 ], [ %input_21_V_load_46, %branch1197 ], [ %input_22_V_load_46, %branch1198 ], [ %input_23_V_load_46, %branch1199 ], [ %input_24_V_load_46, %branch1200 ], [ %input_25_V_load_46, %branch1201 ], [ %input_26_V_load_30, %branch1202 ]

]]></Node>
<StgValue><ssdm name="phi_ln1117_46"/></StgValue>
</operation>

<operation id="4290" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5761" bw="21" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.01474:1  %sext_ln728_5 = sext i14 %phi_ln1117_46 to i21

]]></Node>
<StgValue><ssdm name="sext_ln728_5"/></StgValue>
</operation>

<operation id="4291" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5762" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.01474:2  %mul_ln728_1 = mul i21 %sext_ln728_5, 79

]]></Node>
<StgValue><ssdm name="mul_ln728_1"/></StgValue>
</operation>

<operation id="4292" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5763" bw="19" op_0_bw="19" op_1_bw="11" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.01474:3  %tmp_192 = call i19 @_ssdm_op_BitConcatenate.i19.i11.i8(i11 %trunc_ln708_8, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_192"/></StgValue>
</operation>

<operation id="4293" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5764" bw="21" op_0_bw="19">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.01474:4  %sext_ln1192_100 = sext i19 %tmp_192 to i21

]]></Node>
<StgValue><ssdm name="sext_ln1192_100"/></StgValue>
</operation>

<operation id="4294" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5765" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.01474:5  %add_ln1192_141 = add i21 %sext_ln1192_100, %mul_ln728_1

]]></Node>
<StgValue><ssdm name="add_ln1192_141"/></StgValue>
</operation>

<operation id="4295" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5766" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0" op_36_bw="5" op_37_bw="0" op_38_bw="5" op_39_bw="0" op_40_bw="5" op_41_bw="0" op_42_bw="5" op_43_bw="0" op_44_bw="5" op_45_bw="0" op_46_bw="5" op_47_bw="0" op_48_bw="5" op_49_bw="0" op_50_bw="5" op_51_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.01474:6  switch i5 %select_ln32, label %branch1035 [
    i5 0, label %branch1010
    i5 1, label %branch1011
    i5 2, label %branch1012
    i5 3, label %branch1013
    i5 4, label %branch1014
    i5 5, label %branch1015
    i5 6, label %branch1016
    i5 7, label %branch1017
    i5 8, label %branch1018
    i5 9, label %branch1019
    i5 10, label %branch1020
    i5 11, label %branch1021
    i5 12, label %branch1022
    i5 13, label %branch1023
    i5 14, label %branch1024
    i5 15, label %branch1025
    i5 -16, label %branch1026
    i5 -15, label %branch1027
    i5 -14, label %branch1028
    i5 -13, label %branch1029
    i5 -12, label %branch1030
    i5 -11, label %branch1031
    i5 -10, label %branch1032
    i5 -9, label %branch1033
    i5 -8, label %branch1034
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="4296" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5872" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0" op_4_bw="14" op_5_bw="0" op_6_bw="14" op_7_bw="0" op_8_bw="14" op_9_bw="0" op_10_bw="14" op_11_bw="0" op_12_bw="14" op_13_bw="0" op_14_bw="14" op_15_bw="0" op_16_bw="14" op_17_bw="0" op_18_bw="14" op_19_bw="0" op_20_bw="14" op_21_bw="0" op_22_bw="14" op_23_bw="0" op_24_bw="14" op_25_bw="0" op_26_bw="14" op_27_bw="0" op_28_bw="14" op_29_bw="0" op_30_bw="14" op_31_bw="0" op_32_bw="14" op_33_bw="0" op_34_bw="14" op_35_bw="0" op_36_bw="14" op_37_bw="0" op_38_bw="14" op_39_bw="0" op_40_bw="14" op_41_bw="0" op_42_bw="14" op_43_bw="0" op_44_bw="14" op_45_bw="0" op_46_bw="14" op_47_bw="0" op_48_bw="14" op_49_bw="0" op_50_bw="14" op_51_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.01271:0  %phi_ln1117_47 = phi i14 [ %input_2_V_load_55, %branch1010 ], [ %input_3_V_load_55, %branch1011 ], [ %input_4_V_load_55, %branch1012 ], [ %input_5_V_load_55, %branch1013 ], [ %input_6_V_load_47, %branch1014 ], [ %input_7_V_load_47, %branch1015 ], [ %input_8_V_load_47, %branch1016 ], [ %input_9_V_load_47, %branch1017 ], [ %input_10_V_load_47, %branch1018 ], [ %input_11_V_load_47, %branch1019 ], [ %input_12_V_load_47, %branch1020 ], [ %input_13_V_load_47, %branch1021 ], [ %input_14_V_load_47, %branch1022 ], [ %input_15_V_load_47, %branch1023 ], [ %input_16_V_load_47, %branch1024 ], [ %input_17_V_load_47, %branch1025 ], [ %input_18_V_load_47, %branch1026 ], [ %input_19_V_load_47, %branch1027 ], [ %input_20_V_load_47, %branch1028 ], [ %input_21_V_load_47, %branch1029 ], [ %input_22_V_load_47, %branch1030 ], [ %input_23_V_load_47, %branch1031 ], [ %input_24_V_load_47, %branch1032 ], [ %input_25_V_load_47, %branch1033 ], [ %input_26_V_load_31, %branch1034 ], [ %input_27_V_load_15, %branch1035 ]

]]></Node>
<StgValue><ssdm name="phi_ln1117_47"/></StgValue>
</operation>

<operation id="4297" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5878" bw="13" op_0_bw="13" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.01271:6  %tmp_35 = call i13 @_ssdm_op_PartSelect.i13.i21.i32.i32(i21 %add_ln1192_141, i32 8, i32 20)

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="4298" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="5885" bw="14" op_0_bw="5">
<![CDATA[
branch864:1  %input_24_V_load_48 = load i14* %input_24_V_addr_39, align 2

]]></Node>
<StgValue><ssdm name="input_24_V_load_48"/></StgValue>
</operation>

<operation id="4299" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="5886" bw="0" op_0_bw="0">
<![CDATA[
branch864:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.01068

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4300" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="5889" bw="14" op_0_bw="5">
<![CDATA[
branch863:1  %input_23_V_load_48 = load i14* %input_23_V_addr_37, align 2

]]></Node>
<StgValue><ssdm name="input_23_V_load_48"/></StgValue>
</operation>

<operation id="4301" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="5890" bw="0" op_0_bw="0">
<![CDATA[
branch863:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.01068

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4302" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="5893" bw="14" op_0_bw="5">
<![CDATA[
branch862:1  %input_22_V_load_48 = load i14* %input_22_V_addr_48, align 2

]]></Node>
<StgValue><ssdm name="input_22_V_load_48"/></StgValue>
</operation>

<operation id="4303" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="5894" bw="0" op_0_bw="0">
<![CDATA[
branch862:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.01068

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4304" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="5897" bw="14" op_0_bw="5">
<![CDATA[
branch861:1  %input_21_V_load_48 = load i14* %input_21_V_addr_48, align 2

]]></Node>
<StgValue><ssdm name="input_21_V_load_48"/></StgValue>
</operation>

<operation id="4305" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="5898" bw="0" op_0_bw="0">
<![CDATA[
branch861:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.01068

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4306" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="5901" bw="14" op_0_bw="5">
<![CDATA[
branch860:1  %input_20_V_load_48 = load i14* %input_20_V_addr_48, align 2

]]></Node>
<StgValue><ssdm name="input_20_V_load_48"/></StgValue>
</operation>

<operation id="4307" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="5902" bw="0" op_0_bw="0">
<![CDATA[
branch860:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.01068

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4308" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="5905" bw="14" op_0_bw="5">
<![CDATA[
branch859:1  %input_19_V_load_48 = load i14* %input_19_V_addr_43, align 2

]]></Node>
<StgValue><ssdm name="input_19_V_load_48"/></StgValue>
</operation>

<operation id="4309" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="5906" bw="0" op_0_bw="0">
<![CDATA[
branch859:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.01068

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4310" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="5909" bw="14" op_0_bw="5">
<![CDATA[
branch858:1  %input_18_V_load_48 = load i14* %input_18_V_addr_36, align 2

]]></Node>
<StgValue><ssdm name="input_18_V_load_48"/></StgValue>
</operation>

<operation id="4311" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="5910" bw="0" op_0_bw="0">
<![CDATA[
branch858:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.01068

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4312" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="5913" bw="14" op_0_bw="5">
<![CDATA[
branch857:1  %input_17_V_load_48 = load i14* %input_17_V_addr_42, align 2

]]></Node>
<StgValue><ssdm name="input_17_V_load_48"/></StgValue>
</operation>

<operation id="4313" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="5914" bw="0" op_0_bw="0">
<![CDATA[
branch857:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.01068

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4314" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="5917" bw="14" op_0_bw="5">
<![CDATA[
branch856:1  %input_16_V_load_48 = load i14* %input_16_V_addr_48, align 2

]]></Node>
<StgValue><ssdm name="input_16_V_load_48"/></StgValue>
</operation>

<operation id="4315" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="5918" bw="0" op_0_bw="0">
<![CDATA[
branch856:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.01068

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4316" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="5921" bw="14" op_0_bw="5">
<![CDATA[
branch855:1  %input_15_V_load_48 = load i14* %input_15_V_addr_48, align 2

]]></Node>
<StgValue><ssdm name="input_15_V_load_48"/></StgValue>
</operation>

<operation id="4317" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="5922" bw="0" op_0_bw="0">
<![CDATA[
branch855:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.01068

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4318" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="5925" bw="14" op_0_bw="5">
<![CDATA[
branch854:1  %input_14_V_load_48 = load i14* %input_14_V_addr_47, align 2

]]></Node>
<StgValue><ssdm name="input_14_V_load_48"/></StgValue>
</operation>

<operation id="4319" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="5926" bw="0" op_0_bw="0">
<![CDATA[
branch854:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.01068

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4320" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="5929" bw="14" op_0_bw="5">
<![CDATA[
branch853:1  %input_13_V_load_48 = load i14* %input_13_V_addr_40, align 2

]]></Node>
<StgValue><ssdm name="input_13_V_load_48"/></StgValue>
</operation>

<operation id="4321" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="5930" bw="0" op_0_bw="0">
<![CDATA[
branch853:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.01068

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4322" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="5933" bw="14" op_0_bw="5">
<![CDATA[
branch852:1  %input_12_V_load_48 = load i14* %input_12_V_addr_35, align 2

]]></Node>
<StgValue><ssdm name="input_12_V_load_48"/></StgValue>
</operation>

<operation id="4323" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="5934" bw="0" op_0_bw="0">
<![CDATA[
branch852:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.01068

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4324" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="5937" bw="14" op_0_bw="5">
<![CDATA[
branch851:1  %input_11_V_load_48 = load i14* %input_11_V_addr_48, align 2

]]></Node>
<StgValue><ssdm name="input_11_V_load_48"/></StgValue>
</operation>

<operation id="4325" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="5938" bw="0" op_0_bw="0">
<![CDATA[
branch851:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.01068

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4326" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="5941" bw="14" op_0_bw="5">
<![CDATA[
branch850:1  %input_10_V_load_48 = load i14* %input_10_V_addr_48, align 2

]]></Node>
<StgValue><ssdm name="input_10_V_load_48"/></StgValue>
</operation>

<operation id="4327" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="5942" bw="0" op_0_bw="0">
<![CDATA[
branch850:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.01068

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4328" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="5945" bw="14" op_0_bw="5">
<![CDATA[
branch849:1  %input_9_V_load_48 = load i14* %input_9_V_addr_48, align 2

]]></Node>
<StgValue><ssdm name="input_9_V_load_48"/></StgValue>
</operation>

<operation id="4329" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="5946" bw="0" op_0_bw="0">
<![CDATA[
branch849:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.01068

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4330" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="5949" bw="14" op_0_bw="5">
<![CDATA[
branch848:1  %input_8_V_load_48 = load i14* %input_8_V_addr_45, align 2

]]></Node>
<StgValue><ssdm name="input_8_V_load_48"/></StgValue>
</operation>

<operation id="4331" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="5950" bw="0" op_0_bw="0">
<![CDATA[
branch848:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.01068

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4332" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="5953" bw="14" op_0_bw="5">
<![CDATA[
branch847:1  %input_7_V_load_48 = load i14* %input_7_V_addr_37, align 2

]]></Node>
<StgValue><ssdm name="input_7_V_load_48"/></StgValue>
</operation>

<operation id="4333" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="5954" bw="0" op_0_bw="0">
<![CDATA[
branch847:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.01068

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4334" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="5957" bw="14" op_0_bw="5">
<![CDATA[
branch846:1  %input_6_V_load_48 = load i14* %input_6_V_addr_34, align 2

]]></Node>
<StgValue><ssdm name="input_6_V_load_48"/></StgValue>
</operation>

<operation id="4335" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="5958" bw="0" op_0_bw="0">
<![CDATA[
branch846:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.01068

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4336" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="5961" bw="14" op_0_bw="5">
<![CDATA[
branch845:1  %input_5_V_load_56 = load i14* %input_5_V_addr_41, align 2

]]></Node>
<StgValue><ssdm name="input_5_V_load_56"/></StgValue>
</operation>

<operation id="4337" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="5962" bw="0" op_0_bw="0">
<![CDATA[
branch845:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.01068

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4338" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="5965" bw="14" op_0_bw="5">
<![CDATA[
branch844:1  %input_4_V_load_56 = load i14* %input_4_V_addr_40, align 2

]]></Node>
<StgValue><ssdm name="input_4_V_load_56"/></StgValue>
</operation>

<operation id="4339" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="5966" bw="0" op_0_bw="0">
<![CDATA[
branch844:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.01068

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4340" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="5969" bw="14" op_0_bw="5">
<![CDATA[
branch843:1  %input_3_V_load_56 = load i14* %input_3_V_addr_41, align 2

]]></Node>
<StgValue><ssdm name="input_3_V_load_56"/></StgValue>
</operation>

<operation id="4341" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="5970" bw="0" op_0_bw="0">
<![CDATA[
branch843:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.01068

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4342" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="5973" bw="14" op_0_bw="5">
<![CDATA[
branch842:1  %input_2_V_load_56 = load i14* %input_2_V_addr_41, align 2

]]></Node>
<StgValue><ssdm name="input_2_V_load_56"/></StgValue>
</operation>

<operation id="4343" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="5974" bw="0" op_0_bw="0">
<![CDATA[
branch842:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.01068

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4344" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5977" bw="14" op_0_bw="5">
<![CDATA[
branch841:1  %input_1_V_load_40 = load i14* %input_1_V_addr_32, align 2

]]></Node>
<StgValue><ssdm name="input_1_V_load_40"/></StgValue>
</operation>

<operation id="4345" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5978" bw="0" op_0_bw="0">
<![CDATA[
branch841:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.01068

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4346" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5981" bw="14" op_0_bw="5">
<![CDATA[
branch840:1  %input_0_V_load_24 = load i14* %input_0_V_addr_24, align 2

]]></Node>
<StgValue><ssdm name="input_0_V_load_24"/></StgValue>
</operation>

<operation id="4347" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5982" bw="0" op_0_bw="0">
<![CDATA[
branch840:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.01068

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4348" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="5985" bw="14" op_0_bw="5">
<![CDATA[
branch865:1  %input_25_V_load_48 = load i14* %input_25_V_addr_46, align 2

]]></Node>
<StgValue><ssdm name="input_25_V_load_48"/></StgValue>
</operation>

<operation id="4349" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="5986" bw="0" op_0_bw="0">
<![CDATA[
branch865:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.01068

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4350" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5988" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0" op_4_bw="14" op_5_bw="0" op_6_bw="14" op_7_bw="0" op_8_bw="14" op_9_bw="0" op_10_bw="14" op_11_bw="0" op_12_bw="14" op_13_bw="0" op_14_bw="14" op_15_bw="0" op_16_bw="14" op_17_bw="0" op_18_bw="14" op_19_bw="0" op_20_bw="14" op_21_bw="0" op_22_bw="14" op_23_bw="0" op_24_bw="14" op_25_bw="0" op_26_bw="14" op_27_bw="0" op_28_bw="14" op_29_bw="0" op_30_bw="14" op_31_bw="0" op_32_bw="14" op_33_bw="0" op_34_bw="14" op_35_bw="0" op_36_bw="14" op_37_bw="0" op_38_bw="14" op_39_bw="0" op_40_bw="14" op_41_bw="0" op_42_bw="14" op_43_bw="0" op_44_bw="14" op_45_bw="0" op_46_bw="14" op_47_bw="0" op_48_bw="14" op_49_bw="0" op_50_bw="14" op_51_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.01068:0  %phi_ln1117_48 = phi i14 [ %input_0_V_load_24, %branch840 ], [ %input_1_V_load_40, %branch841 ], [ %input_2_V_load_56, %branch842 ], [ %input_3_V_load_56, %branch843 ], [ %input_4_V_load_56, %branch844 ], [ %input_5_V_load_56, %branch845 ], [ %input_6_V_load_48, %branch846 ], [ %input_7_V_load_48, %branch847 ], [ %input_8_V_load_48, %branch848 ], [ %input_9_V_load_48, %branch849 ], [ %input_10_V_load_48, %branch850 ], [ %input_11_V_load_48, %branch851 ], [ %input_12_V_load_48, %branch852 ], [ %input_13_V_load_48, %branch853 ], [ %input_14_V_load_48, %branch854 ], [ %input_15_V_load_48, %branch855 ], [ %input_16_V_load_48, %branch856 ], [ %input_17_V_load_48, %branch857 ], [ %input_18_V_load_48, %branch858 ], [ %input_19_V_load_48, %branch859 ], [ %input_20_V_load_48, %branch860 ], [ %input_21_V_load_48, %branch861 ], [ %input_22_V_load_48, %branch862 ], [ %input_23_V_load_48, %branch863 ], [ %input_24_V_load_48, %branch864 ], [ %input_25_V_load_48, %branch865 ]

]]></Node>
<StgValue><ssdm name="phi_ln1117_48"/></StgValue>
</operation>

<operation id="4351" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5989" bw="23" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.01068:1  %sext_ln1118_131 = sext i14 %phi_ln1117_48 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1118_131"/></StgValue>
</operation>

<operation id="4352" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5990" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.01068:2  %mul_ln1118_81 = mul i23 %sext_ln1118_131, -162

]]></Node>
<StgValue><ssdm name="mul_ln1118_81"/></StgValue>
</operation>

<operation id="4353" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6102" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0" op_4_bw="14" op_5_bw="0" op_6_bw="14" op_7_bw="0" op_8_bw="14" op_9_bw="0" op_10_bw="14" op_11_bw="0" op_12_bw="14" op_13_bw="0" op_14_bw="14" op_15_bw="0" op_16_bw="14" op_17_bw="0" op_18_bw="14" op_19_bw="0" op_20_bw="14" op_21_bw="0" op_22_bw="14" op_23_bw="0" op_24_bw="14" op_25_bw="0" op_26_bw="14" op_27_bw="0" op_28_bw="14" op_29_bw="0" op_30_bw="14" op_31_bw="0" op_32_bw="14" op_33_bw="0" op_34_bw="14" op_35_bw="0" op_36_bw="14" op_37_bw="0" op_38_bw="14" op_39_bw="0" op_40_bw="14" op_41_bw="0" op_42_bw="14" op_43_bw="0" op_44_bw="14" op_45_bw="0" op_46_bw="14" op_47_bw="0" op_48_bw="14" op_49_bw="0" op_50_bw="14" op_51_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0865:0  %phi_ln1117_49 = phi i14 [ %input_1_V_load_41, %branch673 ], [ %input_2_V_load_57, %branch674 ], [ %input_3_V_load_57, %branch675 ], [ %input_4_V_load_57, %branch676 ], [ %input_5_V_load_57, %branch677 ], [ %input_6_V_load_49, %branch678 ], [ %input_7_V_load_49, %branch679 ], [ %input_8_V_load_49, %branch680 ], [ %input_9_V_load_49, %branch681 ], [ %input_10_V_load_49, %branch682 ], [ %input_11_V_load_49, %branch683 ], [ %input_12_V_load_49, %branch684 ], [ %input_13_V_load_49, %branch685 ], [ %input_14_V_load_49, %branch686 ], [ %input_15_V_load_49, %branch687 ], [ %input_16_V_load_49, %branch688 ], [ %input_17_V_load_49, %branch689 ], [ %input_18_V_load_49, %branch690 ], [ %input_19_V_load_49, %branch691 ], [ %input_20_V_load_49, %branch692 ], [ %input_21_V_load_49, %branch693 ], [ %input_22_V_load_49, %branch694 ], [ %input_23_V_load_49, %branch695 ], [ %input_24_V_load_49, %branch696 ], [ %input_25_V_load_49, %branch697 ], [ %input_26_V_load_32, %branch698 ]

]]></Node>
<StgValue><ssdm name="phi_ln1117_49"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="4354" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="14" op_0_bw="5">
<![CDATA[
branch500:1  %input_24_V_load_6 = load i14* %input_24_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="input_24_V_load_6"/></StgValue>
</operation>

<operation id="4355" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="0" op_0_bw="0">
<![CDATA[
branch500:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0604

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4356" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="14" op_0_bw="5">
<![CDATA[
branch499:1  %input_23_V_load_6 = load i14* %input_23_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="input_23_V_load_6"/></StgValue>
</operation>

<operation id="4357" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="0" op_0_bw="0">
<![CDATA[
branch499:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0604

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4358" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="14" op_0_bw="5">
<![CDATA[
branch498:1  %input_22_V_load_6 = load i14* %input_22_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="input_22_V_load_6"/></StgValue>
</operation>

<operation id="4359" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="0" op_0_bw="0">
<![CDATA[
branch498:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0604

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4360" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="14" op_0_bw="5">
<![CDATA[
branch497:1  %input_21_V_load_6 = load i14* %input_21_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="input_21_V_load_6"/></StgValue>
</operation>

<operation id="4361" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="0" op_0_bw="0">
<![CDATA[
branch497:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0604

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4362" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="14" op_0_bw="5">
<![CDATA[
branch496:1  %input_20_V_load_6 = load i14* %input_20_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="input_20_V_load_6"/></StgValue>
</operation>

<operation id="4363" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="0" op_0_bw="0">
<![CDATA[
branch496:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0604

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4364" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="14" op_0_bw="5">
<![CDATA[
branch495:1  %input_19_V_load_6 = load i14* %input_19_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="input_19_V_load_6"/></StgValue>
</operation>

<operation id="4365" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="0" op_0_bw="0">
<![CDATA[
branch495:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0604

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4366" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="14" op_0_bw="5">
<![CDATA[
branch494:1  %input_18_V_load_6 = load i14* %input_18_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="input_18_V_load_6"/></StgValue>
</operation>

<operation id="4367" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="0" op_0_bw="0">
<![CDATA[
branch494:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0604

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4368" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="14" op_0_bw="5">
<![CDATA[
branch493:1  %input_17_V_load_6 = load i14* %input_17_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="input_17_V_load_6"/></StgValue>
</operation>

<operation id="4369" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="0" op_0_bw="0">
<![CDATA[
branch493:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0604

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4370" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="14" op_0_bw="5">
<![CDATA[
branch492:1  %input_16_V_load_6 = load i14* %input_16_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="input_16_V_load_6"/></StgValue>
</operation>

<operation id="4371" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="0" op_0_bw="0">
<![CDATA[
branch492:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0604

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4372" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="14" op_0_bw="5">
<![CDATA[
branch491:1  %input_15_V_load_6 = load i14* %input_15_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="input_15_V_load_6"/></StgValue>
</operation>

<operation id="4373" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="0" op_0_bw="0">
<![CDATA[
branch491:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0604

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4374" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="14" op_0_bw="5">
<![CDATA[
branch490:1  %input_14_V_load_6 = load i14* %input_14_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="input_14_V_load_6"/></StgValue>
</operation>

<operation id="4375" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="0" op_0_bw="0">
<![CDATA[
branch490:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0604

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4376" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="14" op_0_bw="5">
<![CDATA[
branch489:1  %input_13_V_load_6 = load i14* %input_13_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="input_13_V_load_6"/></StgValue>
</operation>

<operation id="4377" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="0" op_0_bw="0">
<![CDATA[
branch489:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0604

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4378" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="14" op_0_bw="5">
<![CDATA[
branch488:1  %input_12_V_load_6 = load i14* %input_12_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="input_12_V_load_6"/></StgValue>
</operation>

<operation id="4379" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="0" op_0_bw="0">
<![CDATA[
branch488:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0604

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4380" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="14" op_0_bw="5">
<![CDATA[
branch487:1  %input_11_V_load_6 = load i14* %input_11_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="input_11_V_load_6"/></StgValue>
</operation>

<operation id="4381" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="0" op_0_bw="0">
<![CDATA[
branch487:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0604

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4382" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="14" op_0_bw="5">
<![CDATA[
branch486:1  %input_10_V_load_6 = load i14* %input_10_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="input_10_V_load_6"/></StgValue>
</operation>

<operation id="4383" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="0" op_0_bw="0">
<![CDATA[
branch486:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0604

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4384" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="14" op_0_bw="5">
<![CDATA[
branch485:1  %input_9_V_load_6 = load i14* %input_9_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="input_9_V_load_6"/></StgValue>
</operation>

<operation id="4385" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="0" op_0_bw="0">
<![CDATA[
branch485:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0604

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4386" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="14" op_0_bw="5">
<![CDATA[
branch484:1  %input_8_V_load_6 = load i14* %input_8_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="input_8_V_load_6"/></StgValue>
</operation>

<operation id="4387" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="0" op_0_bw="0">
<![CDATA[
branch484:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0604

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4388" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="14" op_0_bw="5">
<![CDATA[
branch483:1  %input_7_V_load_6 = load i14* %input_7_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="input_7_V_load_6"/></StgValue>
</operation>

<operation id="4389" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="0" op_0_bw="0">
<![CDATA[
branch483:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0604

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4390" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="14" op_0_bw="5">
<![CDATA[
branch482:1  %input_6_V_load_6 = load i14* %input_6_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="input_6_V_load_6"/></StgValue>
</operation>

<operation id="4391" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="0" op_0_bw="0">
<![CDATA[
branch482:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0604

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4392" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="14" op_0_bw="5">
<![CDATA[
branch481:1  %input_5_V_load_14 = load i14* %input_5_V_addr_12, align 2

]]></Node>
<StgValue><ssdm name="input_5_V_load_14"/></StgValue>
</operation>

<operation id="4393" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="0" op_0_bw="0">
<![CDATA[
branch481:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0604

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4394" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="14" op_0_bw="5">
<![CDATA[
branch480:1  %input_4_V_load_14 = load i14* %input_4_V_addr_11, align 2

]]></Node>
<StgValue><ssdm name="input_4_V_load_14"/></StgValue>
</operation>

<operation id="4395" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="0" op_0_bw="0">
<![CDATA[
branch480:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0604

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4396" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="14" op_0_bw="5">
<![CDATA[
branch479:1  %input_3_V_load_14 = load i14* %input_3_V_addr_12, align 2

]]></Node>
<StgValue><ssdm name="input_3_V_load_14"/></StgValue>
</operation>

<operation id="4397" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="0" op_0_bw="0">
<![CDATA[
branch479:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0604

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4398" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="14" op_0_bw="5">
<![CDATA[
branch478:1  %input_2_V_load_14 = load i14* %input_2_V_addr_12, align 2

]]></Node>
<StgValue><ssdm name="input_2_V_load_14"/></StgValue>
</operation>

<operation id="4399" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="0" op_0_bw="0">
<![CDATA[
branch478:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0604

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4400" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="14" op_0_bw="5">
<![CDATA[
branch477:1  %input_1_V_load_12 = load i14* %input_1_V_addr_11, align 2

]]></Node>
<StgValue><ssdm name="input_1_V_load_12"/></StgValue>
</operation>

<operation id="4401" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="0" op_0_bw="0">
<![CDATA[
branch477:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0604

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4402" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="14" op_0_bw="5">
<![CDATA[
branch476:1  %input_0_V_load_10 = load i14* %input_0_V_addr_10, align 2

]]></Node>
<StgValue><ssdm name="input_0_V_load_10"/></StgValue>
</operation>

<operation id="4403" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="0" op_0_bw="0">
<![CDATA[
branch476:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0604

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4404" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="14" op_0_bw="5">
<![CDATA[
branch501:1  %input_25_V_load_6 = load i14* %input_25_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="input_25_V_load_6"/></StgValue>
</operation>

<operation id="4405" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="0" op_0_bw="0">
<![CDATA[
branch501:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0604

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4406" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1845" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0" op_4_bw="14" op_5_bw="0" op_6_bw="14" op_7_bw="0" op_8_bw="14" op_9_bw="0" op_10_bw="14" op_11_bw="0" op_12_bw="14" op_13_bw="0" op_14_bw="14" op_15_bw="0" op_16_bw="14" op_17_bw="0" op_18_bw="14" op_19_bw="0" op_20_bw="14" op_21_bw="0" op_22_bw="14" op_23_bw="0" op_24_bw="14" op_25_bw="0" op_26_bw="14" op_27_bw="0" op_28_bw="14" op_29_bw="0" op_30_bw="14" op_31_bw="0" op_32_bw="14" op_33_bw="0" op_34_bw="14" op_35_bw="0" op_36_bw="14" op_37_bw="0" op_38_bw="14" op_39_bw="0" op_40_bw="14" op_41_bw="0" op_42_bw="14" op_43_bw="0" op_44_bw="14" op_45_bw="0" op_46_bw="14" op_47_bw="0" op_48_bw="14" op_49_bw="0" op_50_bw="14" op_51_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0778:0  %phi_ln1117_14 = phi i14 [ %input_2_V_load_22, %branch618 ], [ %input_3_V_load_22, %branch619 ], [ %input_4_V_load_22, %branch620 ], [ %input_5_V_load_22, %branch621 ], [ %input_6_V_load_14, %branch622 ], [ %input_7_V_load_14, %branch623 ], [ %input_8_V_load_14, %branch624 ], [ %input_9_V_load_14, %branch625 ], [ %input_10_V_load_14, %branch626 ], [ %input_11_V_load_14, %branch627 ], [ %input_12_V_load_14, %branch628 ], [ %input_13_V_load_14, %branch629 ], [ %input_14_V_load_14, %branch630 ], [ %input_15_V_load_14, %branch631 ], [ %input_16_V_load_14, %branch632 ], [ %input_17_V_load_14, %branch633 ], [ %input_18_V_load_14, %branch634 ], [ %input_19_V_load_14, %branch635 ], [ %input_20_V_load_14, %branch636 ], [ %input_21_V_load_14, %branch637 ], [ %input_22_V_load_14, %branch638 ], [ %input_23_V_load_14, %branch639 ], [ %input_24_V_load_14, %branch640 ], [ %input_25_V_load_14, %branch641 ], [ %input_26_V_load_9, %branch642 ], [ %input_27_V_load_4, %branch643 ]

]]></Node>
<StgValue><ssdm name="phi_ln1117_14"/></StgValue>
</operation>

<operation id="4407" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1846" bw="15" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0778:1  %sext_ln1118_76 = sext i14 %phi_ln1117_14 to i15

]]></Node>
<StgValue><ssdm name="sext_ln1118_76"/></StgValue>
</operation>

<operation id="4408" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1847" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0778:2  %sub_ln1118_3 = sub i15 0, %sext_ln1118_76

]]></Node>
<StgValue><ssdm name="sub_ln1118_3"/></StgValue>
</operation>

<operation id="4409" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1848" bw="28" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0778:3  %sext_ln1118_77 = sext i15 %sub_ln1118_3 to i28

]]></Node>
<StgValue><ssdm name="sext_ln1118_77"/></StgValue>
</operation>

<operation id="4410" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1849" bw="14" op_0_bw="14" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0778:4  %tmp_165 = call i14 @_ssdm_op_PartSelect.i14.i29.i32.i32(i29 %add_ln1192_112, i32 8, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_165"/></StgValue>
</operation>

<operation id="4411" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1850" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0778:5  %shl_ln728_110 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_165, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_110"/></StgValue>
</operation>

<operation id="4412" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1851" bw="29" op_0_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0778:6  %zext_ln728_6 = zext i22 %shl_ln728_110 to i29

]]></Node>
<StgValue><ssdm name="zext_ln728_6"/></StgValue>
</operation>

<operation id="4413" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1852" bw="29" op_0_bw="28">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0778:7  %zext_ln703_61 = zext i28 %sext_ln1118_77 to i29

]]></Node>
<StgValue><ssdm name="zext_ln703_61"/></StgValue>
</operation>

<operation id="4414" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1853" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0778:8  %add_ln1192_113 = add nsw i29 %zext_ln703_61, %zext_ln728_6

]]></Node>
<StgValue><ssdm name="add_ln1192_113"/></StgValue>
</operation>

<operation id="4415" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1854" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0" op_36_bw="5" op_37_bw="0" op_38_bw="5" op_39_bw="0" op_40_bw="5" op_41_bw="0" op_42_bw="5" op_43_bw="0" op_44_bw="5" op_45_bw="0" op_46_bw="5" op_47_bw="0" op_48_bw="5" op_49_bw="0" op_50_bw="5" op_51_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0778:9  switch i5 %select_ln32, label %branch473 [
    i5 0, label %branch448
    i5 1, label %branch449
    i5 2, label %branch450
    i5 3, label %branch451
    i5 4, label %branch452
    i5 5, label %branch453
    i5 6, label %branch454
    i5 7, label %branch455
    i5 8, label %branch456
    i5 9, label %branch457
    i5 10, label %branch458
    i5 11, label %branch459
    i5 12, label %branch460
    i5 13, label %branch461
    i5 14, label %branch462
    i5 15, label %branch463
    i5 -16, label %branch464
    i5 -15, label %branch465
    i5 -14, label %branch466
    i5 -13, label %branch467
    i5 -12, label %branch468
    i5 -11, label %branch469
    i5 -10, label %branch470
    i5 -9, label %branch471
    i5 -8, label %branch472
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="4416" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1857" bw="14" op_0_bw="5">
<![CDATA[
branch472:1  %input_24_V_load_15 = load i14* %input_24_V_addr_15, align 2

]]></Node>
<StgValue><ssdm name="input_24_V_load_15"/></StgValue>
</operation>

<operation id="4417" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1858" bw="0" op_0_bw="0">
<![CDATA[
branch472:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0575

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4418" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="1861" bw="14" op_0_bw="5">
<![CDATA[
branch471:1  %input_23_V_load_15 = load i14* %input_23_V_addr_14, align 2

]]></Node>
<StgValue><ssdm name="input_23_V_load_15"/></StgValue>
</operation>

<operation id="4419" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="1862" bw="0" op_0_bw="0">
<![CDATA[
branch471:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0575

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4420" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="1865" bw="14" op_0_bw="5">
<![CDATA[
branch470:1  %input_22_V_load_15 = load i14* %input_22_V_addr_15, align 2

]]></Node>
<StgValue><ssdm name="input_22_V_load_15"/></StgValue>
</operation>

<operation id="4421" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="1866" bw="0" op_0_bw="0">
<![CDATA[
branch470:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0575

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4422" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="1869" bw="14" op_0_bw="5">
<![CDATA[
branch469:1  %input_21_V_load_15 = load i14* %input_21_V_addr_15, align 2

]]></Node>
<StgValue><ssdm name="input_21_V_load_15"/></StgValue>
</operation>

<operation id="4423" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="1870" bw="0" op_0_bw="0">
<![CDATA[
branch469:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0575

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4424" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="1873" bw="14" op_0_bw="5">
<![CDATA[
branch468:1  %input_20_V_load_15 = load i14* %input_20_V_addr_15, align 2

]]></Node>
<StgValue><ssdm name="input_20_V_load_15"/></StgValue>
</operation>

<operation id="4425" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="1874" bw="0" op_0_bw="0">
<![CDATA[
branch468:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0575

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4426" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="1877" bw="14" op_0_bw="5">
<![CDATA[
branch467:1  %input_19_V_load_15 = load i14* %input_19_V_addr_15, align 2

]]></Node>
<StgValue><ssdm name="input_19_V_load_15"/></StgValue>
</operation>

<operation id="4427" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="1878" bw="0" op_0_bw="0">
<![CDATA[
branch467:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0575

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4428" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="1881" bw="14" op_0_bw="5">
<![CDATA[
branch466:1  %input_18_V_load_15 = load i14* %input_18_V_addr_14, align 2

]]></Node>
<StgValue><ssdm name="input_18_V_load_15"/></StgValue>
</operation>

<operation id="4429" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="1882" bw="0" op_0_bw="0">
<![CDATA[
branch466:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0575

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4430" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="1885" bw="14" op_0_bw="5">
<![CDATA[
branch465:1  %input_17_V_load_15 = load i14* %input_17_V_addr_13, align 2

]]></Node>
<StgValue><ssdm name="input_17_V_load_15"/></StgValue>
</operation>

<operation id="4431" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="1886" bw="0" op_0_bw="0">
<![CDATA[
branch465:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0575

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4432" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="1889" bw="14" op_0_bw="5">
<![CDATA[
branch464:1  %input_16_V_load_15 = load i14* %input_16_V_addr_15, align 2

]]></Node>
<StgValue><ssdm name="input_16_V_load_15"/></StgValue>
</operation>

<operation id="4433" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="1890" bw="0" op_0_bw="0">
<![CDATA[
branch464:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0575

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4434" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1893" bw="14" op_0_bw="5">
<![CDATA[
branch463:1  %input_15_V_load_15 = load i14* %input_15_V_addr_15, align 2

]]></Node>
<StgValue><ssdm name="input_15_V_load_15"/></StgValue>
</operation>

<operation id="4435" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1894" bw="0" op_0_bw="0">
<![CDATA[
branch463:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0575

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4436" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1897" bw="14" op_0_bw="5">
<![CDATA[
branch462:1  %input_14_V_load_15 = load i14* %input_14_V_addr_15, align 2

]]></Node>
<StgValue><ssdm name="input_14_V_load_15"/></StgValue>
</operation>

<operation id="4437" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1898" bw="0" op_0_bw="0">
<![CDATA[
branch462:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0575

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4438" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1901" bw="14" op_0_bw="5">
<![CDATA[
branch461:1  %input_13_V_load_15 = load i14* %input_13_V_addr_15, align 2

]]></Node>
<StgValue><ssdm name="input_13_V_load_15"/></StgValue>
</operation>

<operation id="4439" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1902" bw="0" op_0_bw="0">
<![CDATA[
branch461:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0575

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4440" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1905" bw="14" op_0_bw="5">
<![CDATA[
branch460:1  %input_12_V_load_15 = load i14* %input_12_V_addr_14, align 2

]]></Node>
<StgValue><ssdm name="input_12_V_load_15"/></StgValue>
</operation>

<operation id="4441" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1906" bw="0" op_0_bw="0">
<![CDATA[
branch460:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0575

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4442" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1909" bw="14" op_0_bw="5">
<![CDATA[
branch459:1  %input_11_V_load_15 = load i14* %input_11_V_addr_15, align 2

]]></Node>
<StgValue><ssdm name="input_11_V_load_15"/></StgValue>
</operation>

<operation id="4443" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1910" bw="0" op_0_bw="0">
<![CDATA[
branch459:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0575

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4444" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1913" bw="14" op_0_bw="5">
<![CDATA[
branch458:1  %input_10_V_load_15 = load i14* %input_10_V_addr_15, align 2

]]></Node>
<StgValue><ssdm name="input_10_V_load_15"/></StgValue>
</operation>

<operation id="4445" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1914" bw="0" op_0_bw="0">
<![CDATA[
branch458:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0575

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4446" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1917" bw="14" op_0_bw="5">
<![CDATA[
branch457:1  %input_9_V_load_15 = load i14* %input_9_V_addr_15, align 2

]]></Node>
<StgValue><ssdm name="input_9_V_load_15"/></StgValue>
</operation>

<operation id="4447" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1918" bw="0" op_0_bw="0">
<![CDATA[
branch457:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0575

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4448" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1921" bw="14" op_0_bw="5">
<![CDATA[
branch456:1  %input_8_V_load_15 = load i14* %input_8_V_addr_15, align 2

]]></Node>
<StgValue><ssdm name="input_8_V_load_15"/></StgValue>
</operation>

<operation id="4449" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1922" bw="0" op_0_bw="0">
<![CDATA[
branch456:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0575

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4450" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1925" bw="14" op_0_bw="5">
<![CDATA[
branch455:1  %input_7_V_load_15 = load i14* %input_7_V_addr_15, align 2

]]></Node>
<StgValue><ssdm name="input_7_V_load_15"/></StgValue>
</operation>

<operation id="4451" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1926" bw="0" op_0_bw="0">
<![CDATA[
branch455:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0575

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4452" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1929" bw="14" op_0_bw="5">
<![CDATA[
branch454:1  %input_6_V_load_15 = load i14* %input_6_V_addr_12, align 2

]]></Node>
<StgValue><ssdm name="input_6_V_load_15"/></StgValue>
</operation>

<operation id="4453" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1930" bw="0" op_0_bw="0">
<![CDATA[
branch454:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0575

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4454" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1933" bw="14" op_0_bw="5">
<![CDATA[
branch453:1  %input_5_V_load_23 = load i14* %input_5_V_addr_19, align 2

]]></Node>
<StgValue><ssdm name="input_5_V_load_23"/></StgValue>
</operation>

<operation id="4455" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1934" bw="0" op_0_bw="0">
<![CDATA[
branch453:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0575

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4456" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1937" bw="14" op_0_bw="5">
<![CDATA[
branch452:1  %input_4_V_load_23 = load i14* %input_4_V_addr_17, align 2

]]></Node>
<StgValue><ssdm name="input_4_V_load_23"/></StgValue>
</operation>

<operation id="4457" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1938" bw="0" op_0_bw="0">
<![CDATA[
branch452:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0575

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4458" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1941" bw="14" op_0_bw="5">
<![CDATA[
branch451:1  %input_3_V_load_23 = load i14* %input_3_V_addr_19, align 2

]]></Node>
<StgValue><ssdm name="input_3_V_load_23"/></StgValue>
</operation>

<operation id="4459" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1942" bw="0" op_0_bw="0">
<![CDATA[
branch451:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0575

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4460" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1945" bw="14" op_0_bw="5">
<![CDATA[
branch450:1  %input_2_V_load_23 = load i14* %input_2_V_addr_19, align 2

]]></Node>
<StgValue><ssdm name="input_2_V_load_23"/></StgValue>
</operation>

<operation id="4461" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1946" bw="0" op_0_bw="0">
<![CDATA[
branch450:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0575

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4462" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1949" bw="14" op_0_bw="5">
<![CDATA[
branch449:1  %input_1_V_load_18 = load i14* %input_1_V_addr_16, align 2

]]></Node>
<StgValue><ssdm name="input_1_V_load_18"/></StgValue>
</operation>

<operation id="4463" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1950" bw="0" op_0_bw="0">
<![CDATA[
branch449:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0575

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4464" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1953" bw="14" op_0_bw="5">
<![CDATA[
branch448:1  %input_0_V_load_13 = load i14* %input_0_V_addr_13, align 2

]]></Node>
<StgValue><ssdm name="input_0_V_load_13"/></StgValue>
</operation>

<operation id="4465" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1954" bw="0" op_0_bw="0">
<![CDATA[
branch448:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0575

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4466" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1957" bw="14" op_0_bw="5">
<![CDATA[
branch473:1  %input_25_V_load_15 = load i14* %input_25_V_addr_15, align 2

]]></Node>
<StgValue><ssdm name="input_25_V_load_15"/></StgValue>
</operation>

<operation id="4467" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1958" bw="0" op_0_bw="0">
<![CDATA[
branch473:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0575

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4468" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1960" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0" op_4_bw="14" op_5_bw="0" op_6_bw="14" op_7_bw="0" op_8_bw="14" op_9_bw="0" op_10_bw="14" op_11_bw="0" op_12_bw="14" op_13_bw="0" op_14_bw="14" op_15_bw="0" op_16_bw="14" op_17_bw="0" op_18_bw="14" op_19_bw="0" op_20_bw="14" op_21_bw="0" op_22_bw="14" op_23_bw="0" op_24_bw="14" op_25_bw="0" op_26_bw="14" op_27_bw="0" op_28_bw="14" op_29_bw="0" op_30_bw="14" op_31_bw="0" op_32_bw="14" op_33_bw="0" op_34_bw="14" op_35_bw="0" op_36_bw="14" op_37_bw="0" op_38_bw="14" op_39_bw="0" op_40_bw="14" op_41_bw="0" op_42_bw="14" op_43_bw="0" op_44_bw="14" op_45_bw="0" op_46_bw="14" op_47_bw="0" op_48_bw="14" op_49_bw="0" op_50_bw="14" op_51_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0575:0  %phi_ln1117_15 = phi i14 [ %input_0_V_load_13, %branch448 ], [ %input_1_V_load_18, %branch449 ], [ %input_2_V_load_23, %branch450 ], [ %input_3_V_load_23, %branch451 ], [ %input_4_V_load_23, %branch452 ], [ %input_5_V_load_23, %branch453 ], [ %input_6_V_load_15, %branch454 ], [ %input_7_V_load_15, %branch455 ], [ %input_8_V_load_15, %branch456 ], [ %input_9_V_load_15, %branch457 ], [ %input_10_V_load_15, %branch458 ], [ %input_11_V_load_15, %branch459 ], [ %input_12_V_load_15, %branch460 ], [ %input_13_V_load_15, %branch461 ], [ %input_14_V_load_15, %branch462 ], [ %input_15_V_load_15, %branch463 ], [ %input_16_V_load_15, %branch464 ], [ %input_17_V_load_15, %branch465 ], [ %input_18_V_load_15, %branch466 ], [ %input_19_V_load_15, %branch467 ], [ %input_20_V_load_15, %branch468 ], [ %input_21_V_load_15, %branch469 ], [ %input_22_V_load_15, %branch470 ], [ %input_23_V_load_15, %branch471 ], [ %input_24_V_load_15, %branch472 ], [ %input_25_V_load_15, %branch473 ]

]]></Node>
<StgValue><ssdm name="phi_ln1117_15"/></StgValue>
</operation>

<operation id="4469" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1961" bw="23" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0575:1  %sext_ln1118_78 = sext i14 %phi_ln1117_15 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1118_78"/></StgValue>
</operation>

<operation id="4470" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1962" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0575:2  %mul_ln1118_63 = mul i23 %sext_ln1118_78, -138

]]></Node>
<StgValue><ssdm name="mul_ln1118_63"/></StgValue>
</operation>

<operation id="4471" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1963" bw="14" op_0_bw="14" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0575:3  %tmp_166 = call i14 @_ssdm_op_PartSelect.i14.i29.i32.i32(i29 %add_ln1192_113, i32 8, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_166"/></StgValue>
</operation>

<operation id="4472" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1964" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0575:4  %shl_ln728_111 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_166, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_111"/></StgValue>
</operation>

<operation id="4473" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1965" bw="24" op_0_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0575:5  %zext_ln703_62 = zext i22 %shl_ln728_111 to i24

]]></Node>
<StgValue><ssdm name="zext_ln703_62"/></StgValue>
</operation>

<operation id="4474" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1966" bw="24" op_0_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0575:6  %zext_ln1192_53 = zext i23 %mul_ln1118_63 to i24

]]></Node>
<StgValue><ssdm name="zext_ln1192_53"/></StgValue>
</operation>

<operation id="4475" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1967" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0575:7  %add_ln1192_114 = add i24 %zext_ln703_62, %zext_ln1192_53

]]></Node>
<StgValue><ssdm name="add_ln1192_114"/></StgValue>
</operation>

<operation id="4476" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1968" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0" op_36_bw="5" op_37_bw="0" op_38_bw="5" op_39_bw="0" op_40_bw="5" op_41_bw="0" op_42_bw="5" op_43_bw="0" op_44_bw="5" op_45_bw="0" op_46_bw="5" op_47_bw="0" op_48_bw="5" op_49_bw="0" op_50_bw="5" op_51_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0575:8  switch i5 %select_ln32, label %branch306 [
    i5 0, label %branch281
    i5 1, label %branch282
    i5 2, label %branch283
    i5 3, label %branch284
    i5 4, label %branch285
    i5 5, label %branch286
    i5 6, label %branch287
    i5 7, label %branch288
    i5 8, label %branch289
    i5 9, label %branch290
    i5 10, label %branch291
    i5 11, label %branch292
    i5 12, label %branch293
    i5 13, label %branch294
    i5 14, label %branch295
    i5 15, label %branch296
    i5 -16, label %branch297
    i5 -15, label %branch298
    i5 -14, label %branch299
    i5 -13, label %branch300
    i5 -12, label %branch301
    i5 -11, label %branch302
    i5 -10, label %branch303
    i5 -9, label %branch304
    i5 -8, label %branch305
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="4477" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2074" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0" op_4_bw="14" op_5_bw="0" op_6_bw="14" op_7_bw="0" op_8_bw="14" op_9_bw="0" op_10_bw="14" op_11_bw="0" op_12_bw="14" op_13_bw="0" op_14_bw="14" op_15_bw="0" op_16_bw="14" op_17_bw="0" op_18_bw="14" op_19_bw="0" op_20_bw="14" op_21_bw="0" op_22_bw="14" op_23_bw="0" op_24_bw="14" op_25_bw="0" op_26_bw="14" op_27_bw="0" op_28_bw="14" op_29_bw="0" op_30_bw="14" op_31_bw="0" op_32_bw="14" op_33_bw="0" op_34_bw="14" op_35_bw="0" op_36_bw="14" op_37_bw="0" op_38_bw="14" op_39_bw="0" op_40_bw="14" op_41_bw="0" op_42_bw="14" op_43_bw="0" op_44_bw="14" op_45_bw="0" op_46_bw="14" op_47_bw="0" op_48_bw="14" op_49_bw="0" op_50_bw="14" op_51_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0373:0  %phi_ln1117_16 = phi i14 [ %input_1_V_load_19, %branch281 ], [ %input_2_V_load_24, %branch282 ], [ %input_3_V_load_24, %branch283 ], [ %input_4_V_load_24, %branch284 ], [ %input_5_V_load_24, %branch285 ], [ %input_6_V_load_16, %branch286 ], [ %input_7_V_load_16, %branch287 ], [ %input_8_V_load_16, %branch288 ], [ %input_9_V_load_16, %branch289 ], [ %input_10_V_load_16, %branch290 ], [ %input_11_V_load_16, %branch291 ], [ %input_12_V_load_16, %branch292 ], [ %input_13_V_load_16, %branch293 ], [ %input_14_V_load_16, %branch294 ], [ %input_15_V_load_16, %branch295 ], [ %input_16_V_load_16, %branch296 ], [ %input_17_V_load_16, %branch297 ], [ %input_18_V_load_16, %branch298 ], [ %input_19_V_load_16, %branch299 ], [ %input_20_V_load_16, %branch300 ], [ %input_21_V_load_16, %branch301 ], [ %input_22_V_load_16, %branch302 ], [ %input_23_V_load_16, %branch303 ], [ %input_24_V_load_16, %branch304 ], [ %input_25_V_load_16, %branch305 ], [ %input_26_V_load_10, %branch306 ]

]]></Node>
<StgValue><ssdm name="phi_ln1117_16"/></StgValue>
</operation>

<operation id="4478" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2075" bw="22" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0373:1  %sext_ln1118_79 = sext i14 %phi_ln1117_16 to i22

]]></Node>
<StgValue><ssdm name="sext_ln1118_79"/></StgValue>
</operation>

<operation id="4479" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2076" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0373:2  %mul_ln1118_64 = mul i22 %sext_ln1118_79, -109

]]></Node>
<StgValue><ssdm name="mul_ln1118_64"/></StgValue>
</operation>

<operation id="4480" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2077" bw="14" op_0_bw="14" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0373:3  %tmp_167 = call i14 @_ssdm_op_PartSelect.i14.i24.i32.i32(i24 %add_ln1192_114, i32 8, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_167"/></StgValue>
</operation>

<operation id="4481" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2078" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0373:4  %shl_ln728_112 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_167, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_112"/></StgValue>
</operation>

<operation id="4482" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2079" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0373:5  %add_ln1192_115 = add i22 %mul_ln1118_64, %shl_ln728_112

]]></Node>
<StgValue><ssdm name="add_ln1192_115"/></StgValue>
</operation>

<operation id="4483" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2080" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0" op_36_bw="5" op_37_bw="0" op_38_bw="5" op_39_bw="0" op_40_bw="5" op_41_bw="0" op_42_bw="5" op_43_bw="0" op_44_bw="5" op_45_bw="0" op_46_bw="5" op_47_bw="0" op_48_bw="5" op_49_bw="0" op_50_bw="5" op_51_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0373:6  switch i5 %select_ln32, label %branch139 [
    i5 0, label %branch114
    i5 1, label %branch115
    i5 2, label %branch116
    i5 3, label %branch117
    i5 4, label %branch118
    i5 5, label %branch119
    i5 6, label %branch120
    i5 7, label %branch121
    i5 8, label %branch122
    i5 9, label %branch123
    i5 10, label %branch124
    i5 11, label %branch125
    i5 12, label %branch126
    i5 13, label %branch127
    i5 14, label %branch128
    i5 15, label %branch129
    i5 -16, label %branch130
    i5 -15, label %branch131
    i5 -14, label %branch132
    i5 -13, label %branch133
    i5 -12, label %branch134
    i5 -11, label %branch135
    i5 -10, label %branch136
    i5 -9, label %branch137
    i5 -8, label %branch138
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="4484" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2186" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0" op_4_bw="14" op_5_bw="0" op_6_bw="14" op_7_bw="0" op_8_bw="14" op_9_bw="0" op_10_bw="14" op_11_bw="0" op_12_bw="14" op_13_bw="0" op_14_bw="14" op_15_bw="0" op_16_bw="14" op_17_bw="0" op_18_bw="14" op_19_bw="0" op_20_bw="14" op_21_bw="0" op_22_bw="14" op_23_bw="0" op_24_bw="14" op_25_bw="0" op_26_bw="14" op_27_bw="0" op_28_bw="14" op_29_bw="0" op_30_bw="14" op_31_bw="0" op_32_bw="14" op_33_bw="0" op_34_bw="14" op_35_bw="0" op_36_bw="14" op_37_bw="0" op_38_bw="14" op_39_bw="0" op_40_bw="14" op_41_bw="0" op_42_bw="14" op_43_bw="0" op_44_bw="14" op_45_bw="0" op_46_bw="14" op_47_bw="0" op_48_bw="14" op_49_bw="0" op_50_bw="14" op_51_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0171:0  %phi_ln1117_17 = phi i14 [ %input_2_V_load_25, %branch114 ], [ %input_3_V_load_25, %branch115 ], [ %input_4_V_load_25, %branch116 ], [ %input_5_V_load_25, %branch117 ], [ %input_6_V_load_17, %branch118 ], [ %input_7_V_load_17, %branch119 ], [ %input_8_V_load_17, %branch120 ], [ %input_9_V_load_17, %branch121 ], [ %input_10_V_load_17, %branch122 ], [ %input_11_V_load_17, %branch123 ], [ %input_12_V_load_17, %branch124 ], [ %input_13_V_load_17, %branch125 ], [ %input_14_V_load_17, %branch126 ], [ %input_15_V_load_17, %branch127 ], [ %input_16_V_load_17, %branch128 ], [ %input_17_V_load_17, %branch129 ], [ %input_18_V_load_17, %branch130 ], [ %input_19_V_load_17, %branch131 ], [ %input_20_V_load_17, %branch132 ], [ %input_21_V_load_17, %branch133 ], [ %input_22_V_load_17, %branch134 ], [ %input_23_V_load_17, %branch135 ], [ %input_24_V_load_17, %branch136 ], [ %input_25_V_load_17, %branch137 ], [ %input_26_V_load_11, %branch138 ], [ %input_27_V_load_5, %branch139 ]

]]></Node>
<StgValue><ssdm name="phi_ln1117_17"/></StgValue>
</operation>

<operation id="4485" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2189" bw="14" op_0_bw="14" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0171:3  %tmp_168 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_115, i32 8, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_168"/></StgValue>
</operation>

<operation id="4486" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2717" bw="14" op_0_bw="5">
<![CDATA[
branch781:1  %input_25_V_load_22 = load i14* %input_25_V_addr_22, align 2

]]></Node>
<StgValue><ssdm name="input_25_V_load_22"/></StgValue>
</operation>

<operation id="4487" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2718" bw="0" op_0_bw="0">
<![CDATA[
branch781:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0952

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4488" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="2721" bw="14" op_0_bw="5">
<![CDATA[
branch780:1  %input_24_V_load_22 = load i14* %input_24_V_addr_21, align 2

]]></Node>
<StgValue><ssdm name="input_24_V_load_22"/></StgValue>
</operation>

<operation id="4489" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="2722" bw="0" op_0_bw="0">
<![CDATA[
branch780:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0952

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4490" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="2725" bw="14" op_0_bw="5">
<![CDATA[
branch779:1  %input_23_V_load_22 = load i14* %input_23_V_addr_19, align 2

]]></Node>
<StgValue><ssdm name="input_23_V_load_22"/></StgValue>
</operation>

<operation id="4491" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="2726" bw="0" op_0_bw="0">
<![CDATA[
branch779:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0952

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4492" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="2729" bw="14" op_0_bw="5">
<![CDATA[
branch778:1  %input_22_V_load_22 = load i14* %input_22_V_addr_22, align 2

]]></Node>
<StgValue><ssdm name="input_22_V_load_22"/></StgValue>
</operation>

<operation id="4493" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="2730" bw="0" op_0_bw="0">
<![CDATA[
branch778:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0952

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4494" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="2733" bw="14" op_0_bw="5">
<![CDATA[
branch777:1  %input_21_V_load_22 = load i14* %input_21_V_addr_22, align 2

]]></Node>
<StgValue><ssdm name="input_21_V_load_22"/></StgValue>
</operation>

<operation id="4495" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="2734" bw="0" op_0_bw="0">
<![CDATA[
branch777:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0952

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4496" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="2737" bw="14" op_0_bw="5">
<![CDATA[
branch776:1  %input_20_V_load_22 = load i14* %input_20_V_addr_22, align 2

]]></Node>
<StgValue><ssdm name="input_20_V_load_22"/></StgValue>
</operation>

<operation id="4497" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="2738" bw="0" op_0_bw="0">
<![CDATA[
branch776:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0952

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4498" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="2741" bw="14" op_0_bw="5">
<![CDATA[
branch775:1  %input_19_V_load_22 = load i14* %input_19_V_addr_22, align 2

]]></Node>
<StgValue><ssdm name="input_19_V_load_22"/></StgValue>
</operation>

<operation id="4499" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="2742" bw="0" op_0_bw="0">
<![CDATA[
branch775:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0952

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4500" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="2745" bw="14" op_0_bw="5">
<![CDATA[
branch774:1  %input_18_V_load_22 = load i14* %input_18_V_addr_19, align 2

]]></Node>
<StgValue><ssdm name="input_18_V_load_22"/></StgValue>
</operation>

<operation id="4501" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="2746" bw="0" op_0_bw="0">
<![CDATA[
branch774:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0952

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4502" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="2749" bw="14" op_0_bw="5">
<![CDATA[
branch773:1  %input_17_V_load_22 = load i14* %input_17_V_addr_19, align 2

]]></Node>
<StgValue><ssdm name="input_17_V_load_22"/></StgValue>
</operation>

<operation id="4503" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="2750" bw="0" op_0_bw="0">
<![CDATA[
branch773:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0952

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4504" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="2753" bw="14" op_0_bw="5">
<![CDATA[
branch772:1  %input_16_V_load_22 = load i14* %input_16_V_addr_22, align 2

]]></Node>
<StgValue><ssdm name="input_16_V_load_22"/></StgValue>
</operation>

<operation id="4505" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="2754" bw="0" op_0_bw="0">
<![CDATA[
branch772:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0952

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4506" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="2757" bw="14" op_0_bw="5">
<![CDATA[
branch771:1  %input_15_V_load_22 = load i14* %input_15_V_addr_22, align 2

]]></Node>
<StgValue><ssdm name="input_15_V_load_22"/></StgValue>
</operation>

<operation id="4507" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="2758" bw="0" op_0_bw="0">
<![CDATA[
branch771:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0952

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4508" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="2761" bw="14" op_0_bw="5">
<![CDATA[
branch770:1  %input_14_V_load_22 = load i14* %input_14_V_addr_22, align 2

]]></Node>
<StgValue><ssdm name="input_14_V_load_22"/></StgValue>
</operation>

<operation id="4509" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="2762" bw="0" op_0_bw="0">
<![CDATA[
branch770:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0952

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4510" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="2765" bw="14" op_0_bw="5">
<![CDATA[
branch769:1  %input_13_V_load_22 = load i14* %input_13_V_addr_22, align 2

]]></Node>
<StgValue><ssdm name="input_13_V_load_22"/></StgValue>
</operation>

<operation id="4511" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="2766" bw="0" op_0_bw="0">
<![CDATA[
branch769:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0952

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4512" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="2769" bw="14" op_0_bw="5">
<![CDATA[
branch768:1  %input_12_V_load_22 = load i14* %input_12_V_addr_18, align 2

]]></Node>
<StgValue><ssdm name="input_12_V_load_22"/></StgValue>
</operation>

<operation id="4513" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="2770" bw="0" op_0_bw="0">
<![CDATA[
branch768:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0952

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4514" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="2773" bw="14" op_0_bw="5">
<![CDATA[
branch767:1  %input_11_V_load_22 = load i14* %input_11_V_addr_22, align 2

]]></Node>
<StgValue><ssdm name="input_11_V_load_22"/></StgValue>
</operation>

<operation id="4515" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="2774" bw="0" op_0_bw="0">
<![CDATA[
branch767:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0952

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4516" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="2777" bw="14" op_0_bw="5">
<![CDATA[
branch766:1  %input_10_V_load_22 = load i14* %input_10_V_addr_22, align 2

]]></Node>
<StgValue><ssdm name="input_10_V_load_22"/></StgValue>
</operation>

<operation id="4517" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="2778" bw="0" op_0_bw="0">
<![CDATA[
branch766:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0952

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4518" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="2781" bw="14" op_0_bw="5">
<![CDATA[
branch765:1  %input_9_V_load_22 = load i14* %input_9_V_addr_22, align 2

]]></Node>
<StgValue><ssdm name="input_9_V_load_22"/></StgValue>
</operation>

<operation id="4519" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="2782" bw="0" op_0_bw="0">
<![CDATA[
branch765:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0952

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4520" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2785" bw="14" op_0_bw="5">
<![CDATA[
branch764:1  %input_8_V_load_22 = load i14* %input_8_V_addr_22, align 2

]]></Node>
<StgValue><ssdm name="input_8_V_load_22"/></StgValue>
</operation>

<operation id="4521" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2786" bw="0" op_0_bw="0">
<![CDATA[
branch764:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0952

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4522" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2789" bw="14" op_0_bw="5">
<![CDATA[
branch763:1  %input_7_V_load_22 = load i14* %input_7_V_addr_20, align 2

]]></Node>
<StgValue><ssdm name="input_7_V_load_22"/></StgValue>
</operation>

<operation id="4523" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2790" bw="0" op_0_bw="0">
<![CDATA[
branch763:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0952

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4524" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2793" bw="14" op_0_bw="5">
<![CDATA[
branch762:1  %input_6_V_load_22 = load i14* %input_6_V_addr_16, align 2

]]></Node>
<StgValue><ssdm name="input_6_V_load_22"/></StgValue>
</operation>

<operation id="4525" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2794" bw="0" op_0_bw="0">
<![CDATA[
branch762:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0952

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4526" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2797" bw="14" op_0_bw="5">
<![CDATA[
branch761:1  %input_5_V_load_30 = load i14* %input_5_V_addr_23, align 2

]]></Node>
<StgValue><ssdm name="input_5_V_load_30"/></StgValue>
</operation>

<operation id="4527" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2798" bw="0" op_0_bw="0">
<![CDATA[
branch761:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0952

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4528" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2801" bw="14" op_0_bw="5">
<![CDATA[
branch760:1  %input_4_V_load_30 = load i14* %input_4_V_addr_21, align 2

]]></Node>
<StgValue><ssdm name="input_4_V_load_30"/></StgValue>
</operation>

<operation id="4529" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2802" bw="0" op_0_bw="0">
<![CDATA[
branch760:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0952

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4530" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2805" bw="14" op_0_bw="5">
<![CDATA[
branch759:1  %input_3_V_load_30 = load i14* %input_3_V_addr_23, align 2

]]></Node>
<StgValue><ssdm name="input_3_V_load_30"/></StgValue>
</operation>

<operation id="4531" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2806" bw="0" op_0_bw="0">
<![CDATA[
branch759:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0952

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4532" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2809" bw="14" op_0_bw="5">
<![CDATA[
branch758:1  %input_2_V_load_30 = load i14* %input_2_V_addr_23, align 2

]]></Node>
<StgValue><ssdm name="input_2_V_load_30"/></StgValue>
</operation>

<operation id="4533" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2810" bw="0" op_0_bw="0">
<![CDATA[
branch758:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0952

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4534" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2813" bw="14" op_0_bw="5">
<![CDATA[
branch757:1  %input_1_V_load_23 = load i14* %input_1_V_addr_20, align 2

]]></Node>
<StgValue><ssdm name="input_1_V_load_23"/></StgValue>
</operation>

<operation id="4535" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2814" bw="0" op_0_bw="0">
<![CDATA[
branch757:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0952

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4536" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2817" bw="14" op_0_bw="5">
<![CDATA[
branch782:1  %input_26_V_load_14 = load i14* %input_26_V_addr_14, align 2

]]></Node>
<StgValue><ssdm name="input_26_V_load_14"/></StgValue>
</operation>

<operation id="4537" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2818" bw="0" op_0_bw="0">
<![CDATA[
branch782:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0952

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4538" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2820" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0" op_4_bw="14" op_5_bw="0" op_6_bw="14" op_7_bw="0" op_8_bw="14" op_9_bw="0" op_10_bw="14" op_11_bw="0" op_12_bw="14" op_13_bw="0" op_14_bw="14" op_15_bw="0" op_16_bw="14" op_17_bw="0" op_18_bw="14" op_19_bw="0" op_20_bw="14" op_21_bw="0" op_22_bw="14" op_23_bw="0" op_24_bw="14" op_25_bw="0" op_26_bw="14" op_27_bw="0" op_28_bw="14" op_29_bw="0" op_30_bw="14" op_31_bw="0" op_32_bw="14" op_33_bw="0" op_34_bw="14" op_35_bw="0" op_36_bw="14" op_37_bw="0" op_38_bw="14" op_39_bw="0" op_40_bw="14" op_41_bw="0" op_42_bw="14" op_43_bw="0" op_44_bw="14" op_45_bw="0" op_46_bw="14" op_47_bw="0" op_48_bw="14" op_49_bw="0" op_50_bw="14" op_51_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0952:0  %phi_ln1117_22 = phi i14 [ %input_1_V_load_23, %branch757 ], [ %input_2_V_load_30, %branch758 ], [ %input_3_V_load_30, %branch759 ], [ %input_4_V_load_30, %branch760 ], [ %input_5_V_load_30, %branch761 ], [ %input_6_V_load_22, %branch762 ], [ %input_7_V_load_22, %branch763 ], [ %input_8_V_load_22, %branch764 ], [ %input_9_V_load_22, %branch765 ], [ %input_10_V_load_22, %branch766 ], [ %input_11_V_load_22, %branch767 ], [ %input_12_V_load_22, %branch768 ], [ %input_13_V_load_22, %branch769 ], [ %input_14_V_load_22, %branch770 ], [ %input_15_V_load_22, %branch771 ], [ %input_16_V_load_22, %branch772 ], [ %input_17_V_load_22, %branch773 ], [ %input_18_V_load_22, %branch774 ], [ %input_19_V_load_22, %branch775 ], [ %input_20_V_load_22, %branch776 ], [ %input_21_V_load_22, %branch777 ], [ %input_22_V_load_22, %branch778 ], [ %input_23_V_load_22, %branch779 ], [ %input_24_V_load_22, %branch780 ], [ %input_25_V_load_22, %branch781 ], [ %input_26_V_load_14, %branch782 ]

]]></Node>
<StgValue><ssdm name="phi_ln1117_22"/></StgValue>
</operation>

<operation id="4539" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2821" bw="19" op_0_bw="19" op_1_bw="14" op_2_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0952:1  %shl_ln1118_9 = call i19 @_ssdm_op_BitConcatenate.i19.i14.i5(i14 %phi_ln1117_22, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_9"/></StgValue>
</operation>

<operation id="4540" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2822" bw="20" op_0_bw="19">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0952:2  %sext_ln1118_88 = sext i19 %shl_ln1118_9 to i20

]]></Node>
<StgValue><ssdm name="sext_ln1118_88"/></StgValue>
</operation>

<operation id="4541" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2823" bw="17" op_0_bw="17" op_1_bw="14" op_2_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0952:3  %shl_ln1118_s = call i17 @_ssdm_op_BitConcatenate.i17.i14.i3(i14 %phi_ln1117_22, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_s"/></StgValue>
</operation>

<operation id="4542" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2824" bw="20" op_0_bw="17">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0952:4  %sext_ln1118_89 = sext i17 %shl_ln1118_s to i20

]]></Node>
<StgValue><ssdm name="sext_ln1118_89"/></StgValue>
</operation>

<operation id="4543" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2825" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0952:5  %sub_ln1118_7 = sub i20 %sext_ln1118_88, %sext_ln1118_89

]]></Node>
<StgValue><ssdm name="sub_ln1118_7"/></StgValue>
</operation>

<operation id="4544" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2826" bw="28" op_0_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0952:6  %sext_ln1118_90 = sext i20 %sub_ln1118_7 to i28

]]></Node>
<StgValue><ssdm name="sext_ln1118_90"/></StgValue>
</operation>

<operation id="4545" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2828" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0952:8  %shl_ln728_116 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_172, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_116"/></StgValue>
</operation>

<operation id="4546" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2829" bw="29" op_0_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0952:9  %zext_ln728_8 = zext i22 %shl_ln728_116 to i29

]]></Node>
<StgValue><ssdm name="zext_ln728_8"/></StgValue>
</operation>

<operation id="4547" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2830" bw="29" op_0_bw="28">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0952:10  %zext_ln703_65 = zext i28 %sext_ln1118_90 to i29

]]></Node>
<StgValue><ssdm name="zext_ln703_65"/></StgValue>
</operation>

<operation id="4548" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2831" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0952:11  %add_ln1192_120 = add nsw i29 %zext_ln703_65, %zext_ln728_8

]]></Node>
<StgValue><ssdm name="add_ln1192_120"/></StgValue>
</operation>

<operation id="4549" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2832" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0" op_36_bw="5" op_37_bw="0" op_38_bw="5" op_39_bw="0" op_40_bw="5" op_41_bw="0" op_42_bw="5" op_43_bw="0" op_44_bw="5" op_45_bw="0" op_46_bw="5" op_47_bw="0" op_48_bw="5" op_49_bw="0" op_50_bw="5" op_51_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0952:12  switch i5 %select_ln32, label %branch615 [
    i5 0, label %branch590
    i5 1, label %branch591
    i5 2, label %branch592
    i5 3, label %branch593
    i5 4, label %branch594
    i5 5, label %branch595
    i5 6, label %branch596
    i5 7, label %branch597
    i5 8, label %branch598
    i5 9, label %branch599
    i5 10, label %branch600
    i5 11, label %branch601
    i5 12, label %branch602
    i5 13, label %branch603
    i5 14, label %branch604
    i5 15, label %branch605
    i5 -16, label %branch606
    i5 -15, label %branch607
    i5 -14, label %branch608
    i5 -13, label %branch609
    i5 -12, label %branch610
    i5 -11, label %branch611
    i5 -10, label %branch612
    i5 -9, label %branch613
    i5 -8, label %branch614
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="4550" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2835" bw="14" op_0_bw="5">
<![CDATA[
branch614:1  %input_26_V_load_15 = load i14* %input_26_V_addr_15, align 2

]]></Node>
<StgValue><ssdm name="input_26_V_load_15"/></StgValue>
</operation>

<operation id="4551" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2836" bw="0" op_0_bw="0">
<![CDATA[
branch614:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0749

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4552" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="2839" bw="14" op_0_bw="5">
<![CDATA[
branch613:1  %input_25_V_load_23 = load i14* %input_25_V_addr_23, align 2

]]></Node>
<StgValue><ssdm name="input_25_V_load_23"/></StgValue>
</operation>

<operation id="4553" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="2840" bw="0" op_0_bw="0">
<![CDATA[
branch613:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0749

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4554" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="2843" bw="14" op_0_bw="5">
<![CDATA[
branch612:1  %input_24_V_load_23 = load i14* %input_24_V_addr_22, align 2

]]></Node>
<StgValue><ssdm name="input_24_V_load_23"/></StgValue>
</operation>

<operation id="4555" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="2844" bw="0" op_0_bw="0">
<![CDATA[
branch612:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0749

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4556" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="2847" bw="14" op_0_bw="5">
<![CDATA[
branch611:1  %input_23_V_load_23 = load i14* %input_23_V_addr_20, align 2

]]></Node>
<StgValue><ssdm name="input_23_V_load_23"/></StgValue>
</operation>

<operation id="4557" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="2848" bw="0" op_0_bw="0">
<![CDATA[
branch611:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0749

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4558" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="2851" bw="14" op_0_bw="5">
<![CDATA[
branch610:1  %input_22_V_load_23 = load i14* %input_22_V_addr_23, align 2

]]></Node>
<StgValue><ssdm name="input_22_V_load_23"/></StgValue>
</operation>

<operation id="4559" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="2852" bw="0" op_0_bw="0">
<![CDATA[
branch610:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0749

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4560" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="2855" bw="14" op_0_bw="5">
<![CDATA[
branch609:1  %input_21_V_load_23 = load i14* %input_21_V_addr_23, align 2

]]></Node>
<StgValue><ssdm name="input_21_V_load_23"/></StgValue>
</operation>

<operation id="4561" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="2856" bw="0" op_0_bw="0">
<![CDATA[
branch609:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0749

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4562" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="2859" bw="14" op_0_bw="5">
<![CDATA[
branch608:1  %input_20_V_load_23 = load i14* %input_20_V_addr_23, align 2

]]></Node>
<StgValue><ssdm name="input_20_V_load_23"/></StgValue>
</operation>

<operation id="4563" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="2860" bw="0" op_0_bw="0">
<![CDATA[
branch608:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0749

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4564" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="2863" bw="14" op_0_bw="5">
<![CDATA[
branch607:1  %input_19_V_load_23 = load i14* %input_19_V_addr_23, align 2

]]></Node>
<StgValue><ssdm name="input_19_V_load_23"/></StgValue>
</operation>

<operation id="4565" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="2864" bw="0" op_0_bw="0">
<![CDATA[
branch607:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0749

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4566" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="2867" bw="14" op_0_bw="5">
<![CDATA[
branch606:1  %input_18_V_load_23 = load i14* %input_18_V_addr_20, align 2

]]></Node>
<StgValue><ssdm name="input_18_V_load_23"/></StgValue>
</operation>

<operation id="4567" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="2868" bw="0" op_0_bw="0">
<![CDATA[
branch606:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0749

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4568" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="2871" bw="14" op_0_bw="5">
<![CDATA[
branch605:1  %input_17_V_load_23 = load i14* %input_17_V_addr_20, align 2

]]></Node>
<StgValue><ssdm name="input_17_V_load_23"/></StgValue>
</operation>

<operation id="4569" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="2872" bw="0" op_0_bw="0">
<![CDATA[
branch605:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0749

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4570" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="2875" bw="14" op_0_bw="5">
<![CDATA[
branch604:1  %input_16_V_load_23 = load i14* %input_16_V_addr_23, align 2

]]></Node>
<StgValue><ssdm name="input_16_V_load_23"/></StgValue>
</operation>

<operation id="4571" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="2876" bw="0" op_0_bw="0">
<![CDATA[
branch604:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0749

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4572" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="2879" bw="14" op_0_bw="5">
<![CDATA[
branch603:1  %input_15_V_load_23 = load i14* %input_15_V_addr_23, align 2

]]></Node>
<StgValue><ssdm name="input_15_V_load_23"/></StgValue>
</operation>

<operation id="4573" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="2880" bw="0" op_0_bw="0">
<![CDATA[
branch603:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0749

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4574" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="2883" bw="14" op_0_bw="5">
<![CDATA[
branch602:1  %input_14_V_load_23 = load i14* %input_14_V_addr_23, align 2

]]></Node>
<StgValue><ssdm name="input_14_V_load_23"/></StgValue>
</operation>

<operation id="4575" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="2884" bw="0" op_0_bw="0">
<![CDATA[
branch602:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0749

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4576" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="2887" bw="14" op_0_bw="5">
<![CDATA[
branch601:1  %input_13_V_load_23 = load i14* %input_13_V_addr_23, align 2

]]></Node>
<StgValue><ssdm name="input_13_V_load_23"/></StgValue>
</operation>

<operation id="4577" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="2888" bw="0" op_0_bw="0">
<![CDATA[
branch601:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0749

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4578" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="2891" bw="14" op_0_bw="5">
<![CDATA[
branch600:1  %input_12_V_load_23 = load i14* %input_12_V_addr_19, align 2

]]></Node>
<StgValue><ssdm name="input_12_V_load_23"/></StgValue>
</operation>

<operation id="4579" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="2892" bw="0" op_0_bw="0">
<![CDATA[
branch600:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0749

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4580" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="2895" bw="14" op_0_bw="5">
<![CDATA[
branch599:1  %input_11_V_load_23 = load i14* %input_11_V_addr_23, align 2

]]></Node>
<StgValue><ssdm name="input_11_V_load_23"/></StgValue>
</operation>

<operation id="4581" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="2896" bw="0" op_0_bw="0">
<![CDATA[
branch599:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0749

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4582" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="2899" bw="14" op_0_bw="5">
<![CDATA[
branch598:1  %input_10_V_load_23 = load i14* %input_10_V_addr_23, align 2

]]></Node>
<StgValue><ssdm name="input_10_V_load_23"/></StgValue>
</operation>

<operation id="4583" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="2900" bw="0" op_0_bw="0">
<![CDATA[
branch598:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0749

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4584" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2903" bw="14" op_0_bw="5">
<![CDATA[
branch597:1  %input_9_V_load_23 = load i14* %input_9_V_addr_23, align 2

]]></Node>
<StgValue><ssdm name="input_9_V_load_23"/></StgValue>
</operation>

<operation id="4585" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2904" bw="0" op_0_bw="0">
<![CDATA[
branch597:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0749

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4586" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2907" bw="14" op_0_bw="5">
<![CDATA[
branch596:1  %input_8_V_load_23 = load i14* %input_8_V_addr_23, align 2

]]></Node>
<StgValue><ssdm name="input_8_V_load_23"/></StgValue>
</operation>

<operation id="4587" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2908" bw="0" op_0_bw="0">
<![CDATA[
branch596:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0749

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4588" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2911" bw="14" op_0_bw="5">
<![CDATA[
branch595:1  %input_7_V_load_23 = load i14* %input_7_V_addr_21, align 2

]]></Node>
<StgValue><ssdm name="input_7_V_load_23"/></StgValue>
</operation>

<operation id="4589" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2912" bw="0" op_0_bw="0">
<![CDATA[
branch595:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0749

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4590" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2915" bw="14" op_0_bw="5">
<![CDATA[
branch594:1  %input_6_V_load_23 = load i14* %input_6_V_addr_17, align 2

]]></Node>
<StgValue><ssdm name="input_6_V_load_23"/></StgValue>
</operation>

<operation id="4591" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2916" bw="0" op_0_bw="0">
<![CDATA[
branch594:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0749

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4592" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2919" bw="14" op_0_bw="5">
<![CDATA[
branch593:1  %input_5_V_load_31 = load i14* %input_5_V_addr_24, align 2

]]></Node>
<StgValue><ssdm name="input_5_V_load_31"/></StgValue>
</operation>

<operation id="4593" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2920" bw="0" op_0_bw="0">
<![CDATA[
branch593:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0749

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4594" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2923" bw="14" op_0_bw="5">
<![CDATA[
branch592:1  %input_4_V_load_31 = load i14* %input_4_V_addr_22, align 2

]]></Node>
<StgValue><ssdm name="input_4_V_load_31"/></StgValue>
</operation>

<operation id="4595" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2924" bw="0" op_0_bw="0">
<![CDATA[
branch592:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0749

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4596" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2927" bw="14" op_0_bw="5">
<![CDATA[
branch591:1  %input_3_V_load_31 = load i14* %input_3_V_addr_24, align 2

]]></Node>
<StgValue><ssdm name="input_3_V_load_31"/></StgValue>
</operation>

<operation id="4597" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2928" bw="0" op_0_bw="0">
<![CDATA[
branch591:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0749

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4598" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2931" bw="14" op_0_bw="5">
<![CDATA[
branch590:1  %input_2_V_load_31 = load i14* %input_2_V_addr_24, align 2

]]></Node>
<StgValue><ssdm name="input_2_V_load_31"/></StgValue>
</operation>

<operation id="4599" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2932" bw="0" op_0_bw="0">
<![CDATA[
branch590:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0749

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4600" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2935" bw="14" op_0_bw="5">
<![CDATA[
branch615:1  %input_27_V_load_7 = load i14* %input_27_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="input_27_V_load_7"/></StgValue>
</operation>

<operation id="4601" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2936" bw="0" op_0_bw="0">
<![CDATA[
branch615:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0749

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4602" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2938" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0" op_4_bw="14" op_5_bw="0" op_6_bw="14" op_7_bw="0" op_8_bw="14" op_9_bw="0" op_10_bw="14" op_11_bw="0" op_12_bw="14" op_13_bw="0" op_14_bw="14" op_15_bw="0" op_16_bw="14" op_17_bw="0" op_18_bw="14" op_19_bw="0" op_20_bw="14" op_21_bw="0" op_22_bw="14" op_23_bw="0" op_24_bw="14" op_25_bw="0" op_26_bw="14" op_27_bw="0" op_28_bw="14" op_29_bw="0" op_30_bw="14" op_31_bw="0" op_32_bw="14" op_33_bw="0" op_34_bw="14" op_35_bw="0" op_36_bw="14" op_37_bw="0" op_38_bw="14" op_39_bw="0" op_40_bw="14" op_41_bw="0" op_42_bw="14" op_43_bw="0" op_44_bw="14" op_45_bw="0" op_46_bw="14" op_47_bw="0" op_48_bw="14" op_49_bw="0" op_50_bw="14" op_51_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0749:0  %phi_ln1117_23 = phi i14 [ %input_2_V_load_31, %branch590 ], [ %input_3_V_load_31, %branch591 ], [ %input_4_V_load_31, %branch592 ], [ %input_5_V_load_31, %branch593 ], [ %input_6_V_load_23, %branch594 ], [ %input_7_V_load_23, %branch595 ], [ %input_8_V_load_23, %branch596 ], [ %input_9_V_load_23, %branch597 ], [ %input_10_V_load_23, %branch598 ], [ %input_11_V_load_23, %branch599 ], [ %input_12_V_load_23, %branch600 ], [ %input_13_V_load_23, %branch601 ], [ %input_14_V_load_23, %branch602 ], [ %input_15_V_load_23, %branch603 ], [ %input_16_V_load_23, %branch604 ], [ %input_17_V_load_23, %branch605 ], [ %input_18_V_load_23, %branch606 ], [ %input_19_V_load_23, %branch607 ], [ %input_20_V_load_23, %branch608 ], [ %input_21_V_load_23, %branch609 ], [ %input_22_V_load_23, %branch610 ], [ %input_23_V_load_23, %branch611 ], [ %input_24_V_load_23, %branch612 ], [ %input_25_V_load_23, %branch613 ], [ %input_26_V_load_15, %branch614 ], [ %input_27_V_load_7, %branch615 ]

]]></Node>
<StgValue><ssdm name="phi_ln1117_23"/></StgValue>
</operation>

<operation id="4603" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2939" bw="22" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0749:1  %sext_ln1118_91 = sext i14 %phi_ln1117_23 to i22

]]></Node>
<StgValue><ssdm name="sext_ln1118_91"/></StgValue>
</operation>

<operation id="4604" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2940" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0749:2  %mul_ln1118_68 = mul i22 %sext_ln1118_91, 107

]]></Node>
<StgValue><ssdm name="mul_ln1118_68"/></StgValue>
</operation>

<operation id="4605" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2941" bw="14" op_0_bw="14" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0749:3  %tmp_173 = call i14 @_ssdm_op_PartSelect.i14.i29.i32.i32(i29 %add_ln1192_120, i32 8, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_173"/></StgValue>
</operation>

<operation id="4606" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2942" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0749:4  %shl_ln728_117 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_173, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_117"/></StgValue>
</operation>

<operation id="4607" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2943" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0749:5  %add_ln1192_121 = add i22 %shl_ln728_117, %mul_ln1118_68

]]></Node>
<StgValue><ssdm name="add_ln1192_121"/></StgValue>
</operation>

<operation id="4608" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2944" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0" op_36_bw="5" op_37_bw="0" op_38_bw="5" op_39_bw="0" op_40_bw="5" op_41_bw="0" op_42_bw="5" op_43_bw="0" op_44_bw="5" op_45_bw="0" op_46_bw="5" op_47_bw="0" op_48_bw="5" op_49_bw="0" op_50_bw="5" op_51_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0749:6  switch i5 %select_ln32, label %branch445 [
    i5 0, label %branch420
    i5 1, label %branch421
    i5 2, label %branch422
    i5 3, label %branch423
    i5 4, label %branch424
    i5 5, label %branch425
    i5 6, label %branch426
    i5 7, label %branch427
    i5 8, label %branch428
    i5 9, label %branch429
    i5 10, label %branch430
    i5 11, label %branch431
    i5 12, label %branch432
    i5 13, label %branch433
    i5 14, label %branch434
    i5 15, label %branch435
    i5 -16, label %branch436
    i5 -15, label %branch437
    i5 -14, label %branch438
    i5 -13, label %branch439
    i5 -12, label %branch440
    i5 -11, label %branch441
    i5 -10, label %branch442
    i5 -9, label %branch443
    i5 -8, label %branch444
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="4609" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2946" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch444:0  %input_24_V_addr_23 = getelementptr [28 x i14]* %input_24_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_24_V_addr_23"/></StgValue>
</operation>

<operation id="4610" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2947" bw="14" op_0_bw="5">
<![CDATA[
branch444:1  %input_24_V_load_24 = load i14* %input_24_V_addr_23, align 2

]]></Node>
<StgValue><ssdm name="input_24_V_load_24"/></StgValue>
</operation>

<operation id="4611" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="2950" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch443:0  %input_23_V_addr_21 = getelementptr [28 x i14]* %input_23_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_23_V_addr_21"/></StgValue>
</operation>

<operation id="4612" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="2951" bw="14" op_0_bw="5">
<![CDATA[
branch443:1  %input_23_V_load_24 = load i14* %input_23_V_addr_21, align 2

]]></Node>
<StgValue><ssdm name="input_23_V_load_24"/></StgValue>
</operation>

<operation id="4613" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="2954" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch442:0  %input_22_V_addr_24 = getelementptr [28 x i14]* %input_22_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_22_V_addr_24"/></StgValue>
</operation>

<operation id="4614" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="2955" bw="14" op_0_bw="5">
<![CDATA[
branch442:1  %input_22_V_load_24 = load i14* %input_22_V_addr_24, align 2

]]></Node>
<StgValue><ssdm name="input_22_V_load_24"/></StgValue>
</operation>

<operation id="4615" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="2958" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch441:0  %input_21_V_addr_24 = getelementptr [28 x i14]* %input_21_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_21_V_addr_24"/></StgValue>
</operation>

<operation id="4616" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="2959" bw="14" op_0_bw="5">
<![CDATA[
branch441:1  %input_21_V_load_24 = load i14* %input_21_V_addr_24, align 2

]]></Node>
<StgValue><ssdm name="input_21_V_load_24"/></StgValue>
</operation>

<operation id="4617" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="2962" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch440:0  %input_20_V_addr_24 = getelementptr [28 x i14]* %input_20_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_20_V_addr_24"/></StgValue>
</operation>

<operation id="4618" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="2963" bw="14" op_0_bw="5">
<![CDATA[
branch440:1  %input_20_V_load_24 = load i14* %input_20_V_addr_24, align 2

]]></Node>
<StgValue><ssdm name="input_20_V_load_24"/></StgValue>
</operation>

<operation id="4619" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="2966" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch439:0  %input_19_V_addr_24 = getelementptr [28 x i14]* %input_19_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_19_V_addr_24"/></StgValue>
</operation>

<operation id="4620" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="2967" bw="14" op_0_bw="5">
<![CDATA[
branch439:1  %input_19_V_load_24 = load i14* %input_19_V_addr_24, align 2

]]></Node>
<StgValue><ssdm name="input_19_V_load_24"/></StgValue>
</operation>

<operation id="4621" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="2970" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch438:0  %input_18_V_addr_21 = getelementptr [28 x i14]* %input_18_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_18_V_addr_21"/></StgValue>
</operation>

<operation id="4622" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="2971" bw="14" op_0_bw="5">
<![CDATA[
branch438:1  %input_18_V_load_24 = load i14* %input_18_V_addr_21, align 2

]]></Node>
<StgValue><ssdm name="input_18_V_load_24"/></StgValue>
</operation>

<operation id="4623" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="2974" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch437:0  %input_17_V_addr_21 = getelementptr [28 x i14]* %input_17_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_17_V_addr_21"/></StgValue>
</operation>

<operation id="4624" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="2975" bw="14" op_0_bw="5">
<![CDATA[
branch437:1  %input_17_V_load_24 = load i14* %input_17_V_addr_21, align 2

]]></Node>
<StgValue><ssdm name="input_17_V_load_24"/></StgValue>
</operation>

<operation id="4625" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="2978" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch436:0  %input_16_V_addr_24 = getelementptr [28 x i14]* %input_16_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_16_V_addr_24"/></StgValue>
</operation>

<operation id="4626" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="2979" bw="14" op_0_bw="5">
<![CDATA[
branch436:1  %input_16_V_load_24 = load i14* %input_16_V_addr_24, align 2

]]></Node>
<StgValue><ssdm name="input_16_V_load_24"/></StgValue>
</operation>

<operation id="4627" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="2982" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch435:0  %input_15_V_addr_24 = getelementptr [28 x i14]* %input_15_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_15_V_addr_24"/></StgValue>
</operation>

<operation id="4628" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="2983" bw="14" op_0_bw="5">
<![CDATA[
branch435:1  %input_15_V_load_24 = load i14* %input_15_V_addr_24, align 2

]]></Node>
<StgValue><ssdm name="input_15_V_load_24"/></StgValue>
</operation>

<operation id="4629" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="2986" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch434:0  %input_14_V_addr_24 = getelementptr [28 x i14]* %input_14_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_14_V_addr_24"/></StgValue>
</operation>

<operation id="4630" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="2987" bw="14" op_0_bw="5">
<![CDATA[
branch434:1  %input_14_V_load_24 = load i14* %input_14_V_addr_24, align 2

]]></Node>
<StgValue><ssdm name="input_14_V_load_24"/></StgValue>
</operation>

<operation id="4631" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="2990" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch433:0  %input_13_V_addr_24 = getelementptr [28 x i14]* %input_13_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_13_V_addr_24"/></StgValue>
</operation>

<operation id="4632" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="2991" bw="14" op_0_bw="5">
<![CDATA[
branch433:1  %input_13_V_load_24 = load i14* %input_13_V_addr_24, align 2

]]></Node>
<StgValue><ssdm name="input_13_V_load_24"/></StgValue>
</operation>

<operation id="4633" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="2994" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch432:0  %input_12_V_addr_20 = getelementptr [28 x i14]* %input_12_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_12_V_addr_20"/></StgValue>
</operation>

<operation id="4634" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="2995" bw="14" op_0_bw="5">
<![CDATA[
branch432:1  %input_12_V_load_24 = load i14* %input_12_V_addr_20, align 2

]]></Node>
<StgValue><ssdm name="input_12_V_load_24"/></StgValue>
</operation>

<operation id="4635" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="2998" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch431:0  %input_11_V_addr_24 = getelementptr [28 x i14]* %input_11_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_11_V_addr_24"/></StgValue>
</operation>

<operation id="4636" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="2999" bw="14" op_0_bw="5">
<![CDATA[
branch431:1  %input_11_V_load_24 = load i14* %input_11_V_addr_24, align 2

]]></Node>
<StgValue><ssdm name="input_11_V_load_24"/></StgValue>
</operation>

<operation id="4637" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="3002" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch430:0  %input_10_V_addr_24 = getelementptr [28 x i14]* %input_10_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_10_V_addr_24"/></StgValue>
</operation>

<operation id="4638" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="3003" bw="14" op_0_bw="5">
<![CDATA[
branch430:1  %input_10_V_load_24 = load i14* %input_10_V_addr_24, align 2

]]></Node>
<StgValue><ssdm name="input_10_V_load_24"/></StgValue>
</operation>

<operation id="4639" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="3006" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch429:0  %input_9_V_addr_24 = getelementptr [28 x i14]* %input_9_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_9_V_addr_24"/></StgValue>
</operation>

<operation id="4640" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="3007" bw="14" op_0_bw="5">
<![CDATA[
branch429:1  %input_9_V_load_24 = load i14* %input_9_V_addr_24, align 2

]]></Node>
<StgValue><ssdm name="input_9_V_load_24"/></StgValue>
</operation>

<operation id="4641" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="3010" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch428:0  %input_8_V_addr_24 = getelementptr [28 x i14]* %input_8_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_8_V_addr_24"/></StgValue>
</operation>

<operation id="4642" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="3011" bw="14" op_0_bw="5">
<![CDATA[
branch428:1  %input_8_V_load_24 = load i14* %input_8_V_addr_24, align 2

]]></Node>
<StgValue><ssdm name="input_8_V_load_24"/></StgValue>
</operation>

<operation id="4643" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3014" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch427:0  %input_7_V_addr_22 = getelementptr [28 x i14]* %input_7_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_7_V_addr_22"/></StgValue>
</operation>

<operation id="4644" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3015" bw="14" op_0_bw="5">
<![CDATA[
branch427:1  %input_7_V_load_24 = load i14* %input_7_V_addr_22, align 2

]]></Node>
<StgValue><ssdm name="input_7_V_load_24"/></StgValue>
</operation>

<operation id="4645" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3018" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch426:0  %input_6_V_addr_18 = getelementptr [28 x i14]* %input_6_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_6_V_addr_18"/></StgValue>
</operation>

<operation id="4646" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3019" bw="14" op_0_bw="5">
<![CDATA[
branch426:1  %input_6_V_load_24 = load i14* %input_6_V_addr_18, align 2

]]></Node>
<StgValue><ssdm name="input_6_V_load_24"/></StgValue>
</operation>

<operation id="4647" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3022" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch425:0  %input_5_V_addr_25 = getelementptr [28 x i14]* %input_5_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_5_V_addr_25"/></StgValue>
</operation>

<operation id="4648" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3023" bw="14" op_0_bw="5">
<![CDATA[
branch425:1  %input_5_V_load_32 = load i14* %input_5_V_addr_25, align 2

]]></Node>
<StgValue><ssdm name="input_5_V_load_32"/></StgValue>
</operation>

<operation id="4649" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3026" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch424:0  %input_4_V_addr_23 = getelementptr [28 x i14]* %input_4_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_4_V_addr_23"/></StgValue>
</operation>

<operation id="4650" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3027" bw="14" op_0_bw="5">
<![CDATA[
branch424:1  %input_4_V_load_32 = load i14* %input_4_V_addr_23, align 2

]]></Node>
<StgValue><ssdm name="input_4_V_load_32"/></StgValue>
</operation>

<operation id="4651" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3030" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch423:0  %input_3_V_addr_25 = getelementptr [28 x i14]* %input_3_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_3_V_addr_25"/></StgValue>
</operation>

<operation id="4652" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3031" bw="14" op_0_bw="5">
<![CDATA[
branch423:1  %input_3_V_load_32 = load i14* %input_3_V_addr_25, align 2

]]></Node>
<StgValue><ssdm name="input_3_V_load_32"/></StgValue>
</operation>

<operation id="4653" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3034" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch422:0  %input_2_V_addr_25 = getelementptr [28 x i14]* %input_2_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_2_V_addr_25"/></StgValue>
</operation>

<operation id="4654" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3035" bw="14" op_0_bw="5">
<![CDATA[
branch422:1  %input_2_V_load_32 = load i14* %input_2_V_addr_25, align 2

]]></Node>
<StgValue><ssdm name="input_2_V_load_32"/></StgValue>
</operation>

<operation id="4655" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3038" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch421:0  %input_1_V_addr_21 = getelementptr [28 x i14]* %input_1_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_1_V_addr_21"/></StgValue>
</operation>

<operation id="4656" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3039" bw="14" op_0_bw="5">
<![CDATA[
branch421:1  %input_1_V_load_24 = load i14* %input_1_V_addr_21, align 2

]]></Node>
<StgValue><ssdm name="input_1_V_load_24"/></StgValue>
</operation>

<operation id="4657" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3042" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch420:0  %input_0_V_addr_16 = getelementptr [28 x i14]* %input_0_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_0_V_addr_16"/></StgValue>
</operation>

<operation id="4658" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3043" bw="14" op_0_bw="5">
<![CDATA[
branch420:1  %input_0_V_load_16 = load i14* %input_0_V_addr_16, align 2

]]></Node>
<StgValue><ssdm name="input_0_V_load_16"/></StgValue>
</operation>

<operation id="4659" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="3046" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch445:0  %input_25_V_addr_24 = getelementptr [28 x i14]* %input_25_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_25_V_addr_24"/></StgValue>
</operation>

<operation id="4660" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="3047" bw="14" op_0_bw="5">
<![CDATA[
branch445:1  %input_25_V_load_24 = load i14* %input_25_V_addr_24, align 2

]]></Node>
<StgValue><ssdm name="input_25_V_load_24"/></StgValue>
</operation>

<operation id="4661" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="3065" bw="14" op_0_bw="5">
<![CDATA[
branch277:1  %input_25_V_load_25 = load i14* %input_25_V_addr_25, align 2

]]></Node>
<StgValue><ssdm name="input_25_V_load_25"/></StgValue>
</operation>

<operation id="4662" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="3066" bw="0" op_0_bw="0">
<![CDATA[
branch277:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0344

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4663" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="3069" bw="14" op_0_bw="5">
<![CDATA[
branch276:1  %input_24_V_load_25 = load i14* %input_24_V_addr_24, align 2

]]></Node>
<StgValue><ssdm name="input_24_V_load_25"/></StgValue>
</operation>

<operation id="4664" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="3070" bw="0" op_0_bw="0">
<![CDATA[
branch276:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0344

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4665" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="3073" bw="14" op_0_bw="5">
<![CDATA[
branch275:1  %input_23_V_load_25 = load i14* %input_23_V_addr_22, align 2

]]></Node>
<StgValue><ssdm name="input_23_V_load_25"/></StgValue>
</operation>

<operation id="4666" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="3074" bw="0" op_0_bw="0">
<![CDATA[
branch275:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0344

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4667" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="3077" bw="14" op_0_bw="5">
<![CDATA[
branch274:1  %input_22_V_load_25 = load i14* %input_22_V_addr_25, align 2

]]></Node>
<StgValue><ssdm name="input_22_V_load_25"/></StgValue>
</operation>

<operation id="4668" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="3078" bw="0" op_0_bw="0">
<![CDATA[
branch274:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0344

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4669" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="3081" bw="14" op_0_bw="5">
<![CDATA[
branch273:1  %input_21_V_load_25 = load i14* %input_21_V_addr_25, align 2

]]></Node>
<StgValue><ssdm name="input_21_V_load_25"/></StgValue>
</operation>

<operation id="4670" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="3082" bw="0" op_0_bw="0">
<![CDATA[
branch273:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0344

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4671" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="3085" bw="14" op_0_bw="5">
<![CDATA[
branch272:1  %input_20_V_load_25 = load i14* %input_20_V_addr_25, align 2

]]></Node>
<StgValue><ssdm name="input_20_V_load_25"/></StgValue>
</operation>

<operation id="4672" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="3086" bw="0" op_0_bw="0">
<![CDATA[
branch272:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0344

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4673" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="3089" bw="14" op_0_bw="5">
<![CDATA[
branch271:1  %input_19_V_load_25 = load i14* %input_19_V_addr_25, align 2

]]></Node>
<StgValue><ssdm name="input_19_V_load_25"/></StgValue>
</operation>

<operation id="4674" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="3090" bw="0" op_0_bw="0">
<![CDATA[
branch271:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0344

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4675" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="3093" bw="14" op_0_bw="5">
<![CDATA[
branch270:1  %input_18_V_load_25 = load i14* %input_18_V_addr_22, align 2

]]></Node>
<StgValue><ssdm name="input_18_V_load_25"/></StgValue>
</operation>

<operation id="4676" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="3094" bw="0" op_0_bw="0">
<![CDATA[
branch270:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0344

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4677" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="3097" bw="14" op_0_bw="5">
<![CDATA[
branch269:1  %input_17_V_load_25 = load i14* %input_17_V_addr_22, align 2

]]></Node>
<StgValue><ssdm name="input_17_V_load_25"/></StgValue>
</operation>

<operation id="4678" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="3098" bw="0" op_0_bw="0">
<![CDATA[
branch269:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0344

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4679" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="3101" bw="14" op_0_bw="5">
<![CDATA[
branch268:1  %input_16_V_load_25 = load i14* %input_16_V_addr_25, align 2

]]></Node>
<StgValue><ssdm name="input_16_V_load_25"/></StgValue>
</operation>

<operation id="4680" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="3102" bw="0" op_0_bw="0">
<![CDATA[
branch268:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0344

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4681" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="3105" bw="14" op_0_bw="5">
<![CDATA[
branch267:1  %input_15_V_load_25 = load i14* %input_15_V_addr_25, align 2

]]></Node>
<StgValue><ssdm name="input_15_V_load_25"/></StgValue>
</operation>

<operation id="4682" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="3106" bw="0" op_0_bw="0">
<![CDATA[
branch267:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0344

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4683" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="3109" bw="14" op_0_bw="5">
<![CDATA[
branch266:1  %input_14_V_load_25 = load i14* %input_14_V_addr_25, align 2

]]></Node>
<StgValue><ssdm name="input_14_V_load_25"/></StgValue>
</operation>

<operation id="4684" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="3110" bw="0" op_0_bw="0">
<![CDATA[
branch266:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0344

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4685" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="3113" bw="14" op_0_bw="5">
<![CDATA[
branch265:1  %input_13_V_load_25 = load i14* %input_13_V_addr_25, align 2

]]></Node>
<StgValue><ssdm name="input_13_V_load_25"/></StgValue>
</operation>

<operation id="4686" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="3114" bw="0" op_0_bw="0">
<![CDATA[
branch265:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0344

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4687" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="3117" bw="14" op_0_bw="5">
<![CDATA[
branch264:1  %input_12_V_load_25 = load i14* %input_12_V_addr_21, align 2

]]></Node>
<StgValue><ssdm name="input_12_V_load_25"/></StgValue>
</operation>

<operation id="4688" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="3118" bw="0" op_0_bw="0">
<![CDATA[
branch264:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0344

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4689" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="3121" bw="14" op_0_bw="5">
<![CDATA[
branch263:1  %input_11_V_load_25 = load i14* %input_11_V_addr_25, align 2

]]></Node>
<StgValue><ssdm name="input_11_V_load_25"/></StgValue>
</operation>

<operation id="4690" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="3122" bw="0" op_0_bw="0">
<![CDATA[
branch263:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0344

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4691" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="3125" bw="14" op_0_bw="5">
<![CDATA[
branch262:1  %input_10_V_load_25 = load i14* %input_10_V_addr_25, align 2

]]></Node>
<StgValue><ssdm name="input_10_V_load_25"/></StgValue>
</operation>

<operation id="4692" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="3126" bw="0" op_0_bw="0">
<![CDATA[
branch262:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0344

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4693" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="3129" bw="14" op_0_bw="5">
<![CDATA[
branch261:1  %input_9_V_load_25 = load i14* %input_9_V_addr_25, align 2

]]></Node>
<StgValue><ssdm name="input_9_V_load_25"/></StgValue>
</operation>

<operation id="4694" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="3130" bw="0" op_0_bw="0">
<![CDATA[
branch261:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0344

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4695" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3133" bw="14" op_0_bw="5">
<![CDATA[
branch260:1  %input_8_V_load_25 = load i14* %input_8_V_addr_25, align 2

]]></Node>
<StgValue><ssdm name="input_8_V_load_25"/></StgValue>
</operation>

<operation id="4696" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3134" bw="0" op_0_bw="0">
<![CDATA[
branch260:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0344

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4697" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3137" bw="14" op_0_bw="5">
<![CDATA[
branch259:1  %input_7_V_load_25 = load i14* %input_7_V_addr_23, align 2

]]></Node>
<StgValue><ssdm name="input_7_V_load_25"/></StgValue>
</operation>

<operation id="4698" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3138" bw="0" op_0_bw="0">
<![CDATA[
branch259:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0344

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4699" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3141" bw="14" op_0_bw="5">
<![CDATA[
branch258:1  %input_6_V_load_25 = load i14* %input_6_V_addr_19, align 2

]]></Node>
<StgValue><ssdm name="input_6_V_load_25"/></StgValue>
</operation>

<operation id="4700" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3142" bw="0" op_0_bw="0">
<![CDATA[
branch258:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0344

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4701" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3145" bw="14" op_0_bw="5">
<![CDATA[
branch257:1  %input_5_V_load_33 = load i14* %input_5_V_addr_26, align 2

]]></Node>
<StgValue><ssdm name="input_5_V_load_33"/></StgValue>
</operation>

<operation id="4702" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3146" bw="0" op_0_bw="0">
<![CDATA[
branch257:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0344

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4703" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3149" bw="14" op_0_bw="5">
<![CDATA[
branch256:1  %input_4_V_load_33 = load i14* %input_4_V_addr_24, align 2

]]></Node>
<StgValue><ssdm name="input_4_V_load_33"/></StgValue>
</operation>

<operation id="4704" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3150" bw="0" op_0_bw="0">
<![CDATA[
branch256:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0344

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4705" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3153" bw="14" op_0_bw="5">
<![CDATA[
branch255:1  %input_3_V_load_33 = load i14* %input_3_V_addr_26, align 2

]]></Node>
<StgValue><ssdm name="input_3_V_load_33"/></StgValue>
</operation>

<operation id="4706" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3154" bw="0" op_0_bw="0">
<![CDATA[
branch255:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0344

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4707" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3157" bw="14" op_0_bw="5">
<![CDATA[
branch254:1  %input_2_V_load_33 = load i14* %input_2_V_addr_26, align 2

]]></Node>
<StgValue><ssdm name="input_2_V_load_33"/></StgValue>
</operation>

<operation id="4708" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3158" bw="0" op_0_bw="0">
<![CDATA[
branch254:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0344

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4709" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3161" bw="14" op_0_bw="5">
<![CDATA[
branch253:1  %input_1_V_load_25 = load i14* %input_1_V_addr_22, align 2

]]></Node>
<StgValue><ssdm name="input_1_V_load_25"/></StgValue>
</operation>

<operation id="4710" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3162" bw="0" op_0_bw="0">
<![CDATA[
branch253:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0344

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4711" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="3165" bw="14" op_0_bw="5">
<![CDATA[
branch278:1  %input_26_V_load_16 = load i14* %input_26_V_addr_16, align 2

]]></Node>
<StgValue><ssdm name="input_26_V_load_16"/></StgValue>
</operation>

<operation id="4712" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="3166" bw="0" op_0_bw="0">
<![CDATA[
branch278:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0344

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4713" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="3183" bw="14" op_0_bw="5">
<![CDATA[
branch110:1  %input_26_V_load_17 = load i14* %input_26_V_addr_17, align 2

]]></Node>
<StgValue><ssdm name="input_26_V_load_17"/></StgValue>
</operation>

<operation id="4714" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="3184" bw="0" op_0_bw="0">
<![CDATA[
branch110:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0142

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4715" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="3187" bw="14" op_0_bw="5">
<![CDATA[
branch109:1  %input_25_V_load_26 = load i14* %input_25_V_addr_26, align 2

]]></Node>
<StgValue><ssdm name="input_25_V_load_26"/></StgValue>
</operation>

<operation id="4716" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="3188" bw="0" op_0_bw="0">
<![CDATA[
branch109:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0142

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4717" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="3191" bw="14" op_0_bw="5">
<![CDATA[
branch108:1  %input_24_V_load_26 = load i14* %input_24_V_addr_25, align 2

]]></Node>
<StgValue><ssdm name="input_24_V_load_26"/></StgValue>
</operation>

<operation id="4718" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="3192" bw="0" op_0_bw="0">
<![CDATA[
branch108:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0142

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4719" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="3195" bw="14" op_0_bw="5">
<![CDATA[
branch107:1  %input_23_V_load_26 = load i14* %input_23_V_addr_23, align 2

]]></Node>
<StgValue><ssdm name="input_23_V_load_26"/></StgValue>
</operation>

<operation id="4720" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="3196" bw="0" op_0_bw="0">
<![CDATA[
branch107:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0142

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4721" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="3199" bw="14" op_0_bw="5">
<![CDATA[
branch106:1  %input_22_V_load_26 = load i14* %input_22_V_addr_26, align 2

]]></Node>
<StgValue><ssdm name="input_22_V_load_26"/></StgValue>
</operation>

<operation id="4722" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="3200" bw="0" op_0_bw="0">
<![CDATA[
branch106:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0142

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4723" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="3203" bw="14" op_0_bw="5">
<![CDATA[
branch105:1  %input_21_V_load_26 = load i14* %input_21_V_addr_26, align 2

]]></Node>
<StgValue><ssdm name="input_21_V_load_26"/></StgValue>
</operation>

<operation id="4724" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="3204" bw="0" op_0_bw="0">
<![CDATA[
branch105:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0142

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4725" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="3207" bw="14" op_0_bw="5">
<![CDATA[
branch104:1  %input_20_V_load_26 = load i14* %input_20_V_addr_26, align 2

]]></Node>
<StgValue><ssdm name="input_20_V_load_26"/></StgValue>
</operation>

<operation id="4726" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="3208" bw="0" op_0_bw="0">
<![CDATA[
branch104:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0142

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4727" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="3211" bw="14" op_0_bw="5">
<![CDATA[
branch103:1  %input_19_V_load_26 = load i14* %input_19_V_addr_26, align 2

]]></Node>
<StgValue><ssdm name="input_19_V_load_26"/></StgValue>
</operation>

<operation id="4728" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="3212" bw="0" op_0_bw="0">
<![CDATA[
branch103:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0142

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4729" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="3215" bw="14" op_0_bw="5">
<![CDATA[
branch102:1  %input_18_V_load_26 = load i14* %input_18_V_addr_23, align 2

]]></Node>
<StgValue><ssdm name="input_18_V_load_26"/></StgValue>
</operation>

<operation id="4730" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="3216" bw="0" op_0_bw="0">
<![CDATA[
branch102:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0142

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4731" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="3219" bw="14" op_0_bw="5">
<![CDATA[
branch101:1  %input_17_V_load_26 = load i14* %input_17_V_addr_23, align 2

]]></Node>
<StgValue><ssdm name="input_17_V_load_26"/></StgValue>
</operation>

<operation id="4732" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="3220" bw="0" op_0_bw="0">
<![CDATA[
branch101:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0142

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4733" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="3223" bw="14" op_0_bw="5">
<![CDATA[
branch100:1  %input_16_V_load_26 = load i14* %input_16_V_addr_26, align 2

]]></Node>
<StgValue><ssdm name="input_16_V_load_26"/></StgValue>
</operation>

<operation id="4734" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="3224" bw="0" op_0_bw="0">
<![CDATA[
branch100:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0142

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4735" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="3227" bw="14" op_0_bw="5">
<![CDATA[
branch99:1  %input_15_V_load_26 = load i14* %input_15_V_addr_26, align 2

]]></Node>
<StgValue><ssdm name="input_15_V_load_26"/></StgValue>
</operation>

<operation id="4736" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="3228" bw="0" op_0_bw="0">
<![CDATA[
branch99:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0142

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4737" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="3231" bw="14" op_0_bw="5">
<![CDATA[
branch98:1  %input_14_V_load_26 = load i14* %input_14_V_addr_26, align 2

]]></Node>
<StgValue><ssdm name="input_14_V_load_26"/></StgValue>
</operation>

<operation id="4738" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="3232" bw="0" op_0_bw="0">
<![CDATA[
branch98:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0142

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4739" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="3235" bw="14" op_0_bw="5">
<![CDATA[
branch97:1  %input_13_V_load_26 = load i14* %input_13_V_addr_26, align 2

]]></Node>
<StgValue><ssdm name="input_13_V_load_26"/></StgValue>
</operation>

<operation id="4740" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="3236" bw="0" op_0_bw="0">
<![CDATA[
branch97:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0142

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4741" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="3239" bw="14" op_0_bw="5">
<![CDATA[
branch96:1  %input_12_V_load_26 = load i14* %input_12_V_addr_22, align 2

]]></Node>
<StgValue><ssdm name="input_12_V_load_26"/></StgValue>
</operation>

<operation id="4742" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="3240" bw="0" op_0_bw="0">
<![CDATA[
branch96:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0142

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4743" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="3243" bw="14" op_0_bw="5">
<![CDATA[
branch95:1  %input_11_V_load_26 = load i14* %input_11_V_addr_26, align 2

]]></Node>
<StgValue><ssdm name="input_11_V_load_26"/></StgValue>
</operation>

<operation id="4744" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="3244" bw="0" op_0_bw="0">
<![CDATA[
branch95:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0142

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4745" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="3247" bw="14" op_0_bw="5">
<![CDATA[
branch94:1  %input_10_V_load_26 = load i14* %input_10_V_addr_26, align 2

]]></Node>
<StgValue><ssdm name="input_10_V_load_26"/></StgValue>
</operation>

<operation id="4746" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="3248" bw="0" op_0_bw="0">
<![CDATA[
branch94:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0142

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4747" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3251" bw="14" op_0_bw="5">
<![CDATA[
branch93:1  %input_9_V_load_26 = load i14* %input_9_V_addr_26, align 2

]]></Node>
<StgValue><ssdm name="input_9_V_load_26"/></StgValue>
</operation>

<operation id="4748" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3252" bw="0" op_0_bw="0">
<![CDATA[
branch93:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0142

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4749" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3255" bw="14" op_0_bw="5">
<![CDATA[
branch92:1  %input_8_V_load_26 = load i14* %input_8_V_addr_26, align 2

]]></Node>
<StgValue><ssdm name="input_8_V_load_26"/></StgValue>
</operation>

<operation id="4750" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3256" bw="0" op_0_bw="0">
<![CDATA[
branch92:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0142

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4751" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3259" bw="14" op_0_bw="5">
<![CDATA[
branch91:1  %input_7_V_load_26 = load i14* %input_7_V_addr_24, align 2

]]></Node>
<StgValue><ssdm name="input_7_V_load_26"/></StgValue>
</operation>

<operation id="4752" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3260" bw="0" op_0_bw="0">
<![CDATA[
branch91:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0142

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4753" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3263" bw="14" op_0_bw="5">
<![CDATA[
branch90:1  %input_6_V_load_26 = load i14* %input_6_V_addr_20, align 2

]]></Node>
<StgValue><ssdm name="input_6_V_load_26"/></StgValue>
</operation>

<operation id="4754" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3264" bw="0" op_0_bw="0">
<![CDATA[
branch90:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0142

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4755" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3267" bw="14" op_0_bw="5">
<![CDATA[
branch89:1  %input_5_V_load_34 = load i14* %input_5_V_addr_27, align 2

]]></Node>
<StgValue><ssdm name="input_5_V_load_34"/></StgValue>
</operation>

<operation id="4756" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3268" bw="0" op_0_bw="0">
<![CDATA[
branch89:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0142

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4757" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3271" bw="14" op_0_bw="5">
<![CDATA[
branch88:1  %input_4_V_load_34 = load i14* %input_4_V_addr_25, align 2

]]></Node>
<StgValue><ssdm name="input_4_V_load_34"/></StgValue>
</operation>

<operation id="4758" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3272" bw="0" op_0_bw="0">
<![CDATA[
branch88:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0142

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4759" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3275" bw="14" op_0_bw="5">
<![CDATA[
branch87:1  %input_3_V_load_34 = load i14* %input_3_V_addr_27, align 2

]]></Node>
<StgValue><ssdm name="input_3_V_load_34"/></StgValue>
</operation>

<operation id="4760" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3276" bw="0" op_0_bw="0">
<![CDATA[
branch87:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0142

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4761" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3279" bw="14" op_0_bw="5">
<![CDATA[
branch86:1  %input_2_V_load_34 = load i14* %input_2_V_addr_27, align 2

]]></Node>
<StgValue><ssdm name="input_2_V_load_34"/></StgValue>
</operation>

<operation id="4762" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3280" bw="0" op_0_bw="0">
<![CDATA[
branch86:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0142

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4763" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="3283" bw="14" op_0_bw="5">
<![CDATA[
branch111:1  %input_27_V_load_8 = load i14* %input_27_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="input_27_V_load_8"/></StgValue>
</operation>

<operation id="4764" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="3284" bw="0" op_0_bw="0">
<![CDATA[
branch111:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0142

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="4765" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="3810" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch753:0  %input_25_V_addr_31 = getelementptr [28 x i14]* %input_25_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_25_V_addr_31"/></StgValue>
</operation>

<operation id="4766" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="3811" bw="14" op_0_bw="5">
<![CDATA[
branch753:1  %input_25_V_load_31 = load i14* %input_25_V_addr_31, align 2

]]></Node>
<StgValue><ssdm name="input_25_V_load_31"/></StgValue>
</operation>

<operation id="4767" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="3814" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch752:0  %input_24_V_addr_28 = getelementptr [28 x i14]* %input_24_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_24_V_addr_28"/></StgValue>
</operation>

<operation id="4768" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="3815" bw="14" op_0_bw="5">
<![CDATA[
branch752:1  %input_24_V_load_31 = load i14* %input_24_V_addr_28, align 2

]]></Node>
<StgValue><ssdm name="input_24_V_load_31"/></StgValue>
</operation>

<operation id="4769" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="3818" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch751:0  %input_23_V_addr_26 = getelementptr [28 x i14]* %input_23_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_23_V_addr_26"/></StgValue>
</operation>

<operation id="4770" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="3819" bw="14" op_0_bw="5">
<![CDATA[
branch751:1  %input_23_V_load_31 = load i14* %input_23_V_addr_26, align 2

]]></Node>
<StgValue><ssdm name="input_23_V_load_31"/></StgValue>
</operation>

<operation id="4771" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="3822" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch750:0  %input_22_V_addr_31 = getelementptr [28 x i14]* %input_22_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_22_V_addr_31"/></StgValue>
</operation>

<operation id="4772" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="3823" bw="14" op_0_bw="5">
<![CDATA[
branch750:1  %input_22_V_load_31 = load i14* %input_22_V_addr_31, align 2

]]></Node>
<StgValue><ssdm name="input_22_V_load_31"/></StgValue>
</operation>

<operation id="4773" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="3826" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch749:0  %input_21_V_addr_31 = getelementptr [28 x i14]* %input_21_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_21_V_addr_31"/></StgValue>
</operation>

<operation id="4774" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="3827" bw="14" op_0_bw="5">
<![CDATA[
branch749:1  %input_21_V_load_31 = load i14* %input_21_V_addr_31, align 2

]]></Node>
<StgValue><ssdm name="input_21_V_load_31"/></StgValue>
</operation>

<operation id="4775" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="3830" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch748:0  %input_20_V_addr_31 = getelementptr [28 x i14]* %input_20_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_20_V_addr_31"/></StgValue>
</operation>

<operation id="4776" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="3831" bw="14" op_0_bw="5">
<![CDATA[
branch748:1  %input_20_V_load_31 = load i14* %input_20_V_addr_31, align 2

]]></Node>
<StgValue><ssdm name="input_20_V_load_31"/></StgValue>
</operation>

<operation id="4777" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="3834" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch747:0  %input_19_V_addr_31 = getelementptr [28 x i14]* %input_19_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_19_V_addr_31"/></StgValue>
</operation>

<operation id="4778" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="3835" bw="14" op_0_bw="5">
<![CDATA[
branch747:1  %input_19_V_load_31 = load i14* %input_19_V_addr_31, align 2

]]></Node>
<StgValue><ssdm name="input_19_V_load_31"/></StgValue>
</operation>

<operation id="4779" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="3838" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch746:0  %input_18_V_addr_25 = getelementptr [28 x i14]* %input_18_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_18_V_addr_25"/></StgValue>
</operation>

<operation id="4780" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="3839" bw="14" op_0_bw="5">
<![CDATA[
branch746:1  %input_18_V_load_31 = load i14* %input_18_V_addr_25, align 2

]]></Node>
<StgValue><ssdm name="input_18_V_load_31"/></StgValue>
</operation>

<operation id="4781" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="3842" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch745:0  %input_17_V_addr_27 = getelementptr [28 x i14]* %input_17_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_17_V_addr_27"/></StgValue>
</operation>

<operation id="4782" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="3843" bw="14" op_0_bw="5">
<![CDATA[
branch745:1  %input_17_V_load_31 = load i14* %input_17_V_addr_27, align 2

]]></Node>
<StgValue><ssdm name="input_17_V_load_31"/></StgValue>
</operation>

<operation id="4783" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="3846" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch744:0  %input_16_V_addr_31 = getelementptr [28 x i14]* %input_16_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_16_V_addr_31"/></StgValue>
</operation>

<operation id="4784" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="3847" bw="14" op_0_bw="5">
<![CDATA[
branch744:1  %input_16_V_load_31 = load i14* %input_16_V_addr_31, align 2

]]></Node>
<StgValue><ssdm name="input_16_V_load_31"/></StgValue>
</operation>

<operation id="4785" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="3850" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch743:0  %input_15_V_addr_31 = getelementptr [28 x i14]* %input_15_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_15_V_addr_31"/></StgValue>
</operation>

<operation id="4786" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="3851" bw="14" op_0_bw="5">
<![CDATA[
branch743:1  %input_15_V_load_31 = load i14* %input_15_V_addr_31, align 2

]]></Node>
<StgValue><ssdm name="input_15_V_load_31"/></StgValue>
</operation>

<operation id="4787" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="3854" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch742:0  %input_14_V_addr_31 = getelementptr [28 x i14]* %input_14_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_14_V_addr_31"/></StgValue>
</operation>

<operation id="4788" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="3855" bw="14" op_0_bw="5">
<![CDATA[
branch742:1  %input_14_V_load_31 = load i14* %input_14_V_addr_31, align 2

]]></Node>
<StgValue><ssdm name="input_14_V_load_31"/></StgValue>
</operation>

<operation id="4789" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="3858" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch741:0  %input_13_V_addr_29 = getelementptr [28 x i14]* %input_13_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_13_V_addr_29"/></StgValue>
</operation>

<operation id="4790" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="3859" bw="14" op_0_bw="5">
<![CDATA[
branch741:1  %input_13_V_load_31 = load i14* %input_13_V_addr_29, align 2

]]></Node>
<StgValue><ssdm name="input_13_V_load_31"/></StgValue>
</operation>

<operation id="4791" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="3862" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch740:0  %input_12_V_addr_24 = getelementptr [28 x i14]* %input_12_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_12_V_addr_24"/></StgValue>
</operation>

<operation id="4792" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="3863" bw="14" op_0_bw="5">
<![CDATA[
branch740:1  %input_12_V_load_31 = load i14* %input_12_V_addr_24, align 2

]]></Node>
<StgValue><ssdm name="input_12_V_load_31"/></StgValue>
</operation>

<operation id="4793" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="3866" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch739:0  %input_11_V_addr_31 = getelementptr [28 x i14]* %input_11_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_11_V_addr_31"/></StgValue>
</operation>

<operation id="4794" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="3867" bw="14" op_0_bw="5">
<![CDATA[
branch739:1  %input_11_V_load_31 = load i14* %input_11_V_addr_31, align 2

]]></Node>
<StgValue><ssdm name="input_11_V_load_31"/></StgValue>
</operation>

<operation id="4795" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="3870" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch738:0  %input_10_V_addr_31 = getelementptr [28 x i14]* %input_10_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_10_V_addr_31"/></StgValue>
</operation>

<operation id="4796" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="3871" bw="14" op_0_bw="5">
<![CDATA[
branch738:1  %input_10_V_load_31 = load i14* %input_10_V_addr_31, align 2

]]></Node>
<StgValue><ssdm name="input_10_V_load_31"/></StgValue>
</operation>

<operation id="4797" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="3874" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch737:0  %input_9_V_addr_31 = getelementptr [28 x i14]* %input_9_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_9_V_addr_31"/></StgValue>
</operation>

<operation id="4798" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="3875" bw="14" op_0_bw="5">
<![CDATA[
branch737:1  %input_9_V_load_31 = load i14* %input_9_V_addr_31, align 2

]]></Node>
<StgValue><ssdm name="input_9_V_load_31"/></StgValue>
</operation>

<operation id="4799" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3878" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch736:0  %input_8_V_addr_31 = getelementptr [28 x i14]* %input_8_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_8_V_addr_31"/></StgValue>
</operation>

<operation id="4800" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3879" bw="14" op_0_bw="5">
<![CDATA[
branch736:1  %input_8_V_load_31 = load i14* %input_8_V_addr_31, align 2

]]></Node>
<StgValue><ssdm name="input_8_V_load_31"/></StgValue>
</operation>

<operation id="4801" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3882" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch735:0  %input_7_V_addr_26 = getelementptr [28 x i14]* %input_7_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_7_V_addr_26"/></StgValue>
</operation>

<operation id="4802" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3883" bw="14" op_0_bw="5">
<![CDATA[
branch735:1  %input_7_V_load_31 = load i14* %input_7_V_addr_26, align 2

]]></Node>
<StgValue><ssdm name="input_7_V_load_31"/></StgValue>
</operation>

<operation id="4803" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3886" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch734:0  %input_6_V_addr_23 = getelementptr [28 x i14]* %input_6_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_6_V_addr_23"/></StgValue>
</operation>

<operation id="4804" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3887" bw="14" op_0_bw="5">
<![CDATA[
branch734:1  %input_6_V_load_31 = load i14* %input_6_V_addr_23, align 2

]]></Node>
<StgValue><ssdm name="input_6_V_load_31"/></StgValue>
</operation>

<operation id="4805" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3890" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch733:0  %input_5_V_addr_29 = getelementptr [28 x i14]* %input_5_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_5_V_addr_29"/></StgValue>
</operation>

<operation id="4806" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3891" bw="14" op_0_bw="5">
<![CDATA[
branch733:1  %input_5_V_load_39 = load i14* %input_5_V_addr_29, align 2

]]></Node>
<StgValue><ssdm name="input_5_V_load_39"/></StgValue>
</operation>

<operation id="4807" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3894" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch732:0  %input_4_V_addr_28 = getelementptr [28 x i14]* %input_4_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_4_V_addr_28"/></StgValue>
</operation>

<operation id="4808" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3895" bw="14" op_0_bw="5">
<![CDATA[
branch732:1  %input_4_V_load_39 = load i14* %input_4_V_addr_28, align 2

]]></Node>
<StgValue><ssdm name="input_4_V_load_39"/></StgValue>
</operation>

<operation id="4809" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3898" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch731:0  %input_3_V_addr_30 = getelementptr [28 x i14]* %input_3_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_3_V_addr_30"/></StgValue>
</operation>

<operation id="4810" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3899" bw="14" op_0_bw="5">
<![CDATA[
branch731:1  %input_3_V_load_39 = load i14* %input_3_V_addr_30, align 2

]]></Node>
<StgValue><ssdm name="input_3_V_load_39"/></StgValue>
</operation>

<operation id="4811" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3902" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch730:0  %input_2_V_addr_29 = getelementptr [28 x i14]* %input_2_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_2_V_addr_29"/></StgValue>
</operation>

<operation id="4812" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3903" bw="14" op_0_bw="5">
<![CDATA[
branch730:1  %input_2_V_load_39 = load i14* %input_2_V_addr_29, align 2

]]></Node>
<StgValue><ssdm name="input_2_V_load_39"/></StgValue>
</operation>

<operation id="4813" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3906" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch729:0  %input_1_V_addr_25 = getelementptr [28 x i14]* %input_1_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_1_V_addr_25"/></StgValue>
</operation>

<operation id="4814" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3907" bw="14" op_0_bw="5">
<![CDATA[
branch729:1  %input_1_V_load_29 = load i14* %input_1_V_addr_25, align 2

]]></Node>
<StgValue><ssdm name="input_1_V_load_29"/></StgValue>
</operation>

<operation id="4815" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="3910" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch754:0  %input_26_V_addr_20 = getelementptr [28 x i14]* %input_26_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_26_V_addr_20"/></StgValue>
</operation>

<operation id="4816" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="3911" bw="14" op_0_bw="5">
<![CDATA[
branch754:1  %input_26_V_load_20 = load i14* %input_26_V_addr_20, align 2

]]></Node>
<StgValue><ssdm name="input_26_V_load_20"/></StgValue>
</operation>

<operation id="4817" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="4041" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch416:0  %input_24_V_addr_30 = getelementptr [28 x i14]* %input_24_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_24_V_addr_30"/></StgValue>
</operation>

<operation id="4818" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="4042" bw="14" op_0_bw="5">
<![CDATA[
branch416:1  %input_24_V_load_33 = load i14* %input_24_V_addr_30, align 2

]]></Node>
<StgValue><ssdm name="input_24_V_load_33"/></StgValue>
</operation>

<operation id="4819" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="4045" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch415:0  %input_23_V_addr_28 = getelementptr [28 x i14]* %input_23_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_23_V_addr_28"/></StgValue>
</operation>

<operation id="4820" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="4046" bw="14" op_0_bw="5">
<![CDATA[
branch415:1  %input_23_V_load_33 = load i14* %input_23_V_addr_28, align 2

]]></Node>
<StgValue><ssdm name="input_23_V_load_33"/></StgValue>
</operation>

<operation id="4821" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="4049" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch414:0  %input_22_V_addr_33 = getelementptr [28 x i14]* %input_22_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_22_V_addr_33"/></StgValue>
</operation>

<operation id="4822" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="4050" bw="14" op_0_bw="5">
<![CDATA[
branch414:1  %input_22_V_load_33 = load i14* %input_22_V_addr_33, align 2

]]></Node>
<StgValue><ssdm name="input_22_V_load_33"/></StgValue>
</operation>

<operation id="4823" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="4053" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch413:0  %input_21_V_addr_33 = getelementptr [28 x i14]* %input_21_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_21_V_addr_33"/></StgValue>
</operation>

<operation id="4824" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="4054" bw="14" op_0_bw="5">
<![CDATA[
branch413:1  %input_21_V_load_33 = load i14* %input_21_V_addr_33, align 2

]]></Node>
<StgValue><ssdm name="input_21_V_load_33"/></StgValue>
</operation>

<operation id="4825" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="4057" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch412:0  %input_20_V_addr_33 = getelementptr [28 x i14]* %input_20_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_20_V_addr_33"/></StgValue>
</operation>

<operation id="4826" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="4058" bw="14" op_0_bw="5">
<![CDATA[
branch412:1  %input_20_V_load_33 = load i14* %input_20_V_addr_33, align 2

]]></Node>
<StgValue><ssdm name="input_20_V_load_33"/></StgValue>
</operation>

<operation id="4827" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="4061" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch411:0  %input_19_V_addr_33 = getelementptr [28 x i14]* %input_19_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_19_V_addr_33"/></StgValue>
</operation>

<operation id="4828" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="4062" bw="14" op_0_bw="5">
<![CDATA[
branch411:1  %input_19_V_load_33 = load i14* %input_19_V_addr_33, align 2

]]></Node>
<StgValue><ssdm name="input_19_V_load_33"/></StgValue>
</operation>

<operation id="4829" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="4065" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch410:0  %input_18_V_addr_27 = getelementptr [28 x i14]* %input_18_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_18_V_addr_27"/></StgValue>
</operation>

<operation id="4830" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="4066" bw="14" op_0_bw="5">
<![CDATA[
branch410:1  %input_18_V_load_33 = load i14* %input_18_V_addr_27, align 2

]]></Node>
<StgValue><ssdm name="input_18_V_load_33"/></StgValue>
</operation>

<operation id="4831" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="4069" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch409:0  %input_17_V_addr_29 = getelementptr [28 x i14]* %input_17_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_17_V_addr_29"/></StgValue>
</operation>

<operation id="4832" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="4070" bw="14" op_0_bw="5">
<![CDATA[
branch409:1  %input_17_V_load_33 = load i14* %input_17_V_addr_29, align 2

]]></Node>
<StgValue><ssdm name="input_17_V_load_33"/></StgValue>
</operation>

<operation id="4833" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="4073" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch408:0  %input_16_V_addr_33 = getelementptr [28 x i14]* %input_16_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_16_V_addr_33"/></StgValue>
</operation>

<operation id="4834" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="4074" bw="14" op_0_bw="5">
<![CDATA[
branch408:1  %input_16_V_load_33 = load i14* %input_16_V_addr_33, align 2

]]></Node>
<StgValue><ssdm name="input_16_V_load_33"/></StgValue>
</operation>

<operation id="4835" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="4077" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch407:0  %input_15_V_addr_33 = getelementptr [28 x i14]* %input_15_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_15_V_addr_33"/></StgValue>
</operation>

<operation id="4836" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="4078" bw="14" op_0_bw="5">
<![CDATA[
branch407:1  %input_15_V_load_33 = load i14* %input_15_V_addr_33, align 2

]]></Node>
<StgValue><ssdm name="input_15_V_load_33"/></StgValue>
</operation>

<operation id="4837" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="4081" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch406:0  %input_14_V_addr_33 = getelementptr [28 x i14]* %input_14_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_14_V_addr_33"/></StgValue>
</operation>

<operation id="4838" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="4082" bw="14" op_0_bw="5">
<![CDATA[
branch406:1  %input_14_V_load_33 = load i14* %input_14_V_addr_33, align 2

]]></Node>
<StgValue><ssdm name="input_14_V_load_33"/></StgValue>
</operation>

<operation id="4839" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="4085" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch405:0  %input_13_V_addr_31 = getelementptr [28 x i14]* %input_13_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_13_V_addr_31"/></StgValue>
</operation>

<operation id="4840" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="4086" bw="14" op_0_bw="5">
<![CDATA[
branch405:1  %input_13_V_load_33 = load i14* %input_13_V_addr_31, align 2

]]></Node>
<StgValue><ssdm name="input_13_V_load_33"/></StgValue>
</operation>

<operation id="4841" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="4089" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch404:0  %input_12_V_addr_26 = getelementptr [28 x i14]* %input_12_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_12_V_addr_26"/></StgValue>
</operation>

<operation id="4842" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="4090" bw="14" op_0_bw="5">
<![CDATA[
branch404:1  %input_12_V_load_33 = load i14* %input_12_V_addr_26, align 2

]]></Node>
<StgValue><ssdm name="input_12_V_load_33"/></StgValue>
</operation>

<operation id="4843" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="4093" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch403:0  %input_11_V_addr_33 = getelementptr [28 x i14]* %input_11_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_11_V_addr_33"/></StgValue>
</operation>

<operation id="4844" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="4094" bw="14" op_0_bw="5">
<![CDATA[
branch403:1  %input_11_V_load_33 = load i14* %input_11_V_addr_33, align 2

]]></Node>
<StgValue><ssdm name="input_11_V_load_33"/></StgValue>
</operation>

<operation id="4845" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="4097" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch402:0  %input_10_V_addr_33 = getelementptr [28 x i14]* %input_10_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_10_V_addr_33"/></StgValue>
</operation>

<operation id="4846" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="4098" bw="14" op_0_bw="5">
<![CDATA[
branch402:1  %input_10_V_load_33 = load i14* %input_10_V_addr_33, align 2

]]></Node>
<StgValue><ssdm name="input_10_V_load_33"/></StgValue>
</operation>

<operation id="4847" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="4101" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch401:0  %input_9_V_addr_33 = getelementptr [28 x i14]* %input_9_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_9_V_addr_33"/></StgValue>
</operation>

<operation id="4848" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="4102" bw="14" op_0_bw="5">
<![CDATA[
branch401:1  %input_9_V_load_33 = load i14* %input_9_V_addr_33, align 2

]]></Node>
<StgValue><ssdm name="input_9_V_load_33"/></StgValue>
</operation>

<operation id="4849" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="4105" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch400:0  %input_8_V_addr_33 = getelementptr [28 x i14]* %input_8_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_8_V_addr_33"/></StgValue>
</operation>

<operation id="4850" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="4106" bw="14" op_0_bw="5">
<![CDATA[
branch400:1  %input_8_V_load_33 = load i14* %input_8_V_addr_33, align 2

]]></Node>
<StgValue><ssdm name="input_8_V_load_33"/></StgValue>
</operation>

<operation id="4851" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="4109" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch399:0  %input_7_V_addr_28 = getelementptr [28 x i14]* %input_7_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_7_V_addr_28"/></StgValue>
</operation>

<operation id="4852" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="4110" bw="14" op_0_bw="5">
<![CDATA[
branch399:1  %input_7_V_load_33 = load i14* %input_7_V_addr_28, align 2

]]></Node>
<StgValue><ssdm name="input_7_V_load_33"/></StgValue>
</operation>

<operation id="4853" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="4113" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch398:0  %input_6_V_addr_25 = getelementptr [28 x i14]* %input_6_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_6_V_addr_25"/></StgValue>
</operation>

<operation id="4854" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="4114" bw="14" op_0_bw="5">
<![CDATA[
branch398:1  %input_6_V_load_33 = load i14* %input_6_V_addr_25, align 2

]]></Node>
<StgValue><ssdm name="input_6_V_load_33"/></StgValue>
</operation>

<operation id="4855" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="4117" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch397:0  %input_5_V_addr_31 = getelementptr [28 x i14]* %input_5_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_5_V_addr_31"/></StgValue>
</operation>

<operation id="4856" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="4118" bw="14" op_0_bw="5">
<![CDATA[
branch397:1  %input_5_V_load_41 = load i14* %input_5_V_addr_31, align 2

]]></Node>
<StgValue><ssdm name="input_5_V_load_41"/></StgValue>
</operation>

<operation id="4857" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="4121" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch396:0  %input_4_V_addr_30 = getelementptr [28 x i14]* %input_4_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_4_V_addr_30"/></StgValue>
</operation>

<operation id="4858" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="4122" bw="14" op_0_bw="5">
<![CDATA[
branch396:1  %input_4_V_load_41 = load i14* %input_4_V_addr_30, align 2

]]></Node>
<StgValue><ssdm name="input_4_V_load_41"/></StgValue>
</operation>

<operation id="4859" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="4125" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch395:0  %input_3_V_addr_32 = getelementptr [28 x i14]* %input_3_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_3_V_addr_32"/></StgValue>
</operation>

<operation id="4860" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="4126" bw="14" op_0_bw="5">
<![CDATA[
branch395:1  %input_3_V_load_41 = load i14* %input_3_V_addr_32, align 2

]]></Node>
<StgValue><ssdm name="input_3_V_load_41"/></StgValue>
</operation>

<operation id="4861" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="4129" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch394:0  %input_2_V_addr_31 = getelementptr [28 x i14]* %input_2_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_2_V_addr_31"/></StgValue>
</operation>

<operation id="4862" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="4130" bw="14" op_0_bw="5">
<![CDATA[
branch394:1  %input_2_V_load_41 = load i14* %input_2_V_addr_31, align 2

]]></Node>
<StgValue><ssdm name="input_2_V_load_41"/></StgValue>
</operation>

<operation id="4863" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4133" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch393:0  %input_1_V_addr_26 = getelementptr [28 x i14]* %input_1_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_1_V_addr_26"/></StgValue>
</operation>

<operation id="4864" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4134" bw="14" op_0_bw="5">
<![CDATA[
branch393:1  %input_1_V_load_30 = load i14* %input_1_V_addr_26, align 2

]]></Node>
<StgValue><ssdm name="input_1_V_load_30"/></StgValue>
</operation>

<operation id="4865" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4137" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch392:0  %input_0_V_addr_19 = getelementptr [28 x i14]* %input_0_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_0_V_addr_19"/></StgValue>
</operation>

<operation id="4866" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4138" bw="14" op_0_bw="5">
<![CDATA[
branch392:1  %input_0_V_load_19 = load i14* %input_0_V_addr_19, align 2

]]></Node>
<StgValue><ssdm name="input_0_V_load_19"/></StgValue>
</operation>

<operation id="4867" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="4141" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch417:0  %input_25_V_addr_33 = getelementptr [28 x i14]* %input_25_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_25_V_addr_33"/></StgValue>
</operation>

<operation id="4868" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="4142" bw="14" op_0_bw="5">
<![CDATA[
branch417:1  %input_25_V_load_33 = load i14* %input_25_V_addr_33, align 2

]]></Node>
<StgValue><ssdm name="input_25_V_load_33"/></StgValue>
</operation>

<operation id="4869" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="4155" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch249:0  %input_25_V_addr_34 = getelementptr [28 x i14]* %input_25_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_25_V_addr_34"/></StgValue>
</operation>

<operation id="4870" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="4156" bw="14" op_0_bw="5">
<![CDATA[
branch249:1  %input_25_V_load_34 = load i14* %input_25_V_addr_34, align 2

]]></Node>
<StgValue><ssdm name="input_25_V_load_34"/></StgValue>
</operation>

<operation id="4871" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="4159" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch248:0  %input_24_V_addr_31 = getelementptr [28 x i14]* %input_24_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_24_V_addr_31"/></StgValue>
</operation>

<operation id="4872" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="4160" bw="14" op_0_bw="5">
<![CDATA[
branch248:1  %input_24_V_load_34 = load i14* %input_24_V_addr_31, align 2

]]></Node>
<StgValue><ssdm name="input_24_V_load_34"/></StgValue>
</operation>

<operation id="4873" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="4163" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch247:0  %input_23_V_addr_29 = getelementptr [28 x i14]* %input_23_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_23_V_addr_29"/></StgValue>
</operation>

<operation id="4874" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="4164" bw="14" op_0_bw="5">
<![CDATA[
branch247:1  %input_23_V_load_34 = load i14* %input_23_V_addr_29, align 2

]]></Node>
<StgValue><ssdm name="input_23_V_load_34"/></StgValue>
</operation>

<operation id="4875" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="4167" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch246:0  %input_22_V_addr_34 = getelementptr [28 x i14]* %input_22_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_22_V_addr_34"/></StgValue>
</operation>

<operation id="4876" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="4168" bw="14" op_0_bw="5">
<![CDATA[
branch246:1  %input_22_V_load_34 = load i14* %input_22_V_addr_34, align 2

]]></Node>
<StgValue><ssdm name="input_22_V_load_34"/></StgValue>
</operation>

<operation id="4877" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="4171" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch245:0  %input_21_V_addr_34 = getelementptr [28 x i14]* %input_21_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_21_V_addr_34"/></StgValue>
</operation>

<operation id="4878" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="4172" bw="14" op_0_bw="5">
<![CDATA[
branch245:1  %input_21_V_load_34 = load i14* %input_21_V_addr_34, align 2

]]></Node>
<StgValue><ssdm name="input_21_V_load_34"/></StgValue>
</operation>

<operation id="4879" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="4175" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch244:0  %input_20_V_addr_34 = getelementptr [28 x i14]* %input_20_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_20_V_addr_34"/></StgValue>
</operation>

<operation id="4880" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="4176" bw="14" op_0_bw="5">
<![CDATA[
branch244:1  %input_20_V_load_34 = load i14* %input_20_V_addr_34, align 2

]]></Node>
<StgValue><ssdm name="input_20_V_load_34"/></StgValue>
</operation>

<operation id="4881" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="4179" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch243:0  %input_19_V_addr_34 = getelementptr [28 x i14]* %input_19_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_19_V_addr_34"/></StgValue>
</operation>

<operation id="4882" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="4180" bw="14" op_0_bw="5">
<![CDATA[
branch243:1  %input_19_V_load_34 = load i14* %input_19_V_addr_34, align 2

]]></Node>
<StgValue><ssdm name="input_19_V_load_34"/></StgValue>
</operation>

<operation id="4883" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="4183" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch242:0  %input_18_V_addr_28 = getelementptr [28 x i14]* %input_18_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_18_V_addr_28"/></StgValue>
</operation>

<operation id="4884" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="4184" bw="14" op_0_bw="5">
<![CDATA[
branch242:1  %input_18_V_load_34 = load i14* %input_18_V_addr_28, align 2

]]></Node>
<StgValue><ssdm name="input_18_V_load_34"/></StgValue>
</operation>

<operation id="4885" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="4187" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch241:0  %input_17_V_addr_30 = getelementptr [28 x i14]* %input_17_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_17_V_addr_30"/></StgValue>
</operation>

<operation id="4886" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="4188" bw="14" op_0_bw="5">
<![CDATA[
branch241:1  %input_17_V_load_34 = load i14* %input_17_V_addr_30, align 2

]]></Node>
<StgValue><ssdm name="input_17_V_load_34"/></StgValue>
</operation>

<operation id="4887" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="4191" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch240:0  %input_16_V_addr_34 = getelementptr [28 x i14]* %input_16_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_16_V_addr_34"/></StgValue>
</operation>

<operation id="4888" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="4192" bw="14" op_0_bw="5">
<![CDATA[
branch240:1  %input_16_V_load_34 = load i14* %input_16_V_addr_34, align 2

]]></Node>
<StgValue><ssdm name="input_16_V_load_34"/></StgValue>
</operation>

<operation id="4889" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="4195" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch239:0  %input_15_V_addr_34 = getelementptr [28 x i14]* %input_15_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_15_V_addr_34"/></StgValue>
</operation>

<operation id="4890" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="4196" bw="14" op_0_bw="5">
<![CDATA[
branch239:1  %input_15_V_load_34 = load i14* %input_15_V_addr_34, align 2

]]></Node>
<StgValue><ssdm name="input_15_V_load_34"/></StgValue>
</operation>

<operation id="4891" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="4199" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch238:0  %input_14_V_addr_34 = getelementptr [28 x i14]* %input_14_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_14_V_addr_34"/></StgValue>
</operation>

<operation id="4892" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="4200" bw="14" op_0_bw="5">
<![CDATA[
branch238:1  %input_14_V_load_34 = load i14* %input_14_V_addr_34, align 2

]]></Node>
<StgValue><ssdm name="input_14_V_load_34"/></StgValue>
</operation>

<operation id="4893" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="4203" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch237:0  %input_13_V_addr_32 = getelementptr [28 x i14]* %input_13_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_13_V_addr_32"/></StgValue>
</operation>

<operation id="4894" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="4204" bw="14" op_0_bw="5">
<![CDATA[
branch237:1  %input_13_V_load_34 = load i14* %input_13_V_addr_32, align 2

]]></Node>
<StgValue><ssdm name="input_13_V_load_34"/></StgValue>
</operation>

<operation id="4895" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="4207" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch236:0  %input_12_V_addr_27 = getelementptr [28 x i14]* %input_12_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_12_V_addr_27"/></StgValue>
</operation>

<operation id="4896" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="4208" bw="14" op_0_bw="5">
<![CDATA[
branch236:1  %input_12_V_load_34 = load i14* %input_12_V_addr_27, align 2

]]></Node>
<StgValue><ssdm name="input_12_V_load_34"/></StgValue>
</operation>

<operation id="4897" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="4211" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch235:0  %input_11_V_addr_34 = getelementptr [28 x i14]* %input_11_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_11_V_addr_34"/></StgValue>
</operation>

<operation id="4898" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="4212" bw="14" op_0_bw="5">
<![CDATA[
branch235:1  %input_11_V_load_34 = load i14* %input_11_V_addr_34, align 2

]]></Node>
<StgValue><ssdm name="input_11_V_load_34"/></StgValue>
</operation>

<operation id="4899" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="4215" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch234:0  %input_10_V_addr_34 = getelementptr [28 x i14]* %input_10_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_10_V_addr_34"/></StgValue>
</operation>

<operation id="4900" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="4216" bw="14" op_0_bw="5">
<![CDATA[
branch234:1  %input_10_V_load_34 = load i14* %input_10_V_addr_34, align 2

]]></Node>
<StgValue><ssdm name="input_10_V_load_34"/></StgValue>
</operation>

<operation id="4901" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="4219" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch233:0  %input_9_V_addr_34 = getelementptr [28 x i14]* %input_9_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_9_V_addr_34"/></StgValue>
</operation>

<operation id="4902" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="4220" bw="14" op_0_bw="5">
<![CDATA[
branch233:1  %input_9_V_load_34 = load i14* %input_9_V_addr_34, align 2

]]></Node>
<StgValue><ssdm name="input_9_V_load_34"/></StgValue>
</operation>

<operation id="4903" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="4223" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch232:0  %input_8_V_addr_34 = getelementptr [28 x i14]* %input_8_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_8_V_addr_34"/></StgValue>
</operation>

<operation id="4904" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="4224" bw="14" op_0_bw="5">
<![CDATA[
branch232:1  %input_8_V_load_34 = load i14* %input_8_V_addr_34, align 2

]]></Node>
<StgValue><ssdm name="input_8_V_load_34"/></StgValue>
</operation>

<operation id="4905" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="4227" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch231:0  %input_7_V_addr_29 = getelementptr [28 x i14]* %input_7_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_7_V_addr_29"/></StgValue>
</operation>

<operation id="4906" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="4228" bw="14" op_0_bw="5">
<![CDATA[
branch231:1  %input_7_V_load_34 = load i14* %input_7_V_addr_29, align 2

]]></Node>
<StgValue><ssdm name="input_7_V_load_34"/></StgValue>
</operation>

<operation id="4907" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="4231" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch230:0  %input_6_V_addr_26 = getelementptr [28 x i14]* %input_6_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_6_V_addr_26"/></StgValue>
</operation>

<operation id="4908" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="4232" bw="14" op_0_bw="5">
<![CDATA[
branch230:1  %input_6_V_load_34 = load i14* %input_6_V_addr_26, align 2

]]></Node>
<StgValue><ssdm name="input_6_V_load_34"/></StgValue>
</operation>

<operation id="4909" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="4235" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch229:0  %input_5_V_addr_32 = getelementptr [28 x i14]* %input_5_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_5_V_addr_32"/></StgValue>
</operation>

<operation id="4910" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="4236" bw="14" op_0_bw="5">
<![CDATA[
branch229:1  %input_5_V_load_42 = load i14* %input_5_V_addr_32, align 2

]]></Node>
<StgValue><ssdm name="input_5_V_load_42"/></StgValue>
</operation>

<operation id="4911" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="4239" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch228:0  %input_4_V_addr_31 = getelementptr [28 x i14]* %input_4_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_4_V_addr_31"/></StgValue>
</operation>

<operation id="4912" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="4240" bw="14" op_0_bw="5">
<![CDATA[
branch228:1  %input_4_V_load_42 = load i14* %input_4_V_addr_31, align 2

]]></Node>
<StgValue><ssdm name="input_4_V_load_42"/></StgValue>
</operation>

<operation id="4913" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="4243" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch227:0  %input_3_V_addr_33 = getelementptr [28 x i14]* %input_3_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_3_V_addr_33"/></StgValue>
</operation>

<operation id="4914" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="4244" bw="14" op_0_bw="5">
<![CDATA[
branch227:1  %input_3_V_load_42 = load i14* %input_3_V_addr_33, align 2

]]></Node>
<StgValue><ssdm name="input_3_V_load_42"/></StgValue>
</operation>

<operation id="4915" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4247" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch226:0  %input_2_V_addr_32 = getelementptr [28 x i14]* %input_2_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_2_V_addr_32"/></StgValue>
</operation>

<operation id="4916" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4248" bw="14" op_0_bw="5">
<![CDATA[
branch226:1  %input_2_V_load_42 = load i14* %input_2_V_addr_32, align 2

]]></Node>
<StgValue><ssdm name="input_2_V_load_42"/></StgValue>
</operation>

<operation id="4917" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4251" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch225:0  %input_1_V_addr_27 = getelementptr [28 x i14]* %input_1_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_1_V_addr_27"/></StgValue>
</operation>

<operation id="4918" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4252" bw="14" op_0_bw="5">
<![CDATA[
branch225:1  %input_1_V_load_31 = load i14* %input_1_V_addr_27, align 2

]]></Node>
<StgValue><ssdm name="input_1_V_load_31"/></StgValue>
</operation>

<operation id="4919" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="4255" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch250:0  %input_26_V_addr_22 = getelementptr [28 x i14]* %input_26_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_26_V_addr_22"/></StgValue>
</operation>

<operation id="4920" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="4256" bw="14" op_0_bw="5">
<![CDATA[
branch250:1  %input_26_V_load_22 = load i14* %input_26_V_addr_22, align 2

]]></Node>
<StgValue><ssdm name="input_26_V_load_22"/></StgValue>
</operation>

<operation id="4921" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="4269" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch82:0  %input_26_V_addr_23 = getelementptr [28 x i14]* %input_26_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_26_V_addr_23"/></StgValue>
</operation>

<operation id="4922" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="4270" bw="14" op_0_bw="5">
<![CDATA[
branch82:1  %input_26_V_load_23 = load i14* %input_26_V_addr_23, align 2

]]></Node>
<StgValue><ssdm name="input_26_V_load_23"/></StgValue>
</operation>

<operation id="4923" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="4273" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch81:0  %input_25_V_addr_35 = getelementptr [28 x i14]* %input_25_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_25_V_addr_35"/></StgValue>
</operation>

<operation id="4924" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="4274" bw="14" op_0_bw="5">
<![CDATA[
branch81:1  %input_25_V_load_35 = load i14* %input_25_V_addr_35, align 2

]]></Node>
<StgValue><ssdm name="input_25_V_load_35"/></StgValue>
</operation>

<operation id="4925" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="4277" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch80:0  %input_24_V_addr_32 = getelementptr [28 x i14]* %input_24_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_24_V_addr_32"/></StgValue>
</operation>

<operation id="4926" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="4278" bw="14" op_0_bw="5">
<![CDATA[
branch80:1  %input_24_V_load_35 = load i14* %input_24_V_addr_32, align 2

]]></Node>
<StgValue><ssdm name="input_24_V_load_35"/></StgValue>
</operation>

<operation id="4927" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="4281" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch79:0  %input_23_V_addr_30 = getelementptr [28 x i14]* %input_23_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_23_V_addr_30"/></StgValue>
</operation>

<operation id="4928" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="4282" bw="14" op_0_bw="5">
<![CDATA[
branch79:1  %input_23_V_load_35 = load i14* %input_23_V_addr_30, align 2

]]></Node>
<StgValue><ssdm name="input_23_V_load_35"/></StgValue>
</operation>

<operation id="4929" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="4285" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch78:0  %input_22_V_addr_35 = getelementptr [28 x i14]* %input_22_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_22_V_addr_35"/></StgValue>
</operation>

<operation id="4930" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="4286" bw="14" op_0_bw="5">
<![CDATA[
branch78:1  %input_22_V_load_35 = load i14* %input_22_V_addr_35, align 2

]]></Node>
<StgValue><ssdm name="input_22_V_load_35"/></StgValue>
</operation>

<operation id="4931" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="4289" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch77:0  %input_21_V_addr_35 = getelementptr [28 x i14]* %input_21_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_21_V_addr_35"/></StgValue>
</operation>

<operation id="4932" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="4290" bw="14" op_0_bw="5">
<![CDATA[
branch77:1  %input_21_V_load_35 = load i14* %input_21_V_addr_35, align 2

]]></Node>
<StgValue><ssdm name="input_21_V_load_35"/></StgValue>
</operation>

<operation id="4933" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="4293" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch76:0  %input_20_V_addr_35 = getelementptr [28 x i14]* %input_20_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_20_V_addr_35"/></StgValue>
</operation>

<operation id="4934" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="4294" bw="14" op_0_bw="5">
<![CDATA[
branch76:1  %input_20_V_load_35 = load i14* %input_20_V_addr_35, align 2

]]></Node>
<StgValue><ssdm name="input_20_V_load_35"/></StgValue>
</operation>

<operation id="4935" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="4297" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch75:0  %input_19_V_addr_35 = getelementptr [28 x i14]* %input_19_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_19_V_addr_35"/></StgValue>
</operation>

<operation id="4936" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="4298" bw="14" op_0_bw="5">
<![CDATA[
branch75:1  %input_19_V_load_35 = load i14* %input_19_V_addr_35, align 2

]]></Node>
<StgValue><ssdm name="input_19_V_load_35"/></StgValue>
</operation>

<operation id="4937" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="4301" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch74:0  %input_18_V_addr_29 = getelementptr [28 x i14]* %input_18_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_18_V_addr_29"/></StgValue>
</operation>

<operation id="4938" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="4302" bw="14" op_0_bw="5">
<![CDATA[
branch74:1  %input_18_V_load_35 = load i14* %input_18_V_addr_29, align 2

]]></Node>
<StgValue><ssdm name="input_18_V_load_35"/></StgValue>
</operation>

<operation id="4939" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="4305" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch73:0  %input_17_V_addr_31 = getelementptr [28 x i14]* %input_17_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_17_V_addr_31"/></StgValue>
</operation>

<operation id="4940" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="4306" bw="14" op_0_bw="5">
<![CDATA[
branch73:1  %input_17_V_load_35 = load i14* %input_17_V_addr_31, align 2

]]></Node>
<StgValue><ssdm name="input_17_V_load_35"/></StgValue>
</operation>

<operation id="4941" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="4309" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch72:0  %input_16_V_addr_35 = getelementptr [28 x i14]* %input_16_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_16_V_addr_35"/></StgValue>
</operation>

<operation id="4942" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="4310" bw="14" op_0_bw="5">
<![CDATA[
branch72:1  %input_16_V_load_35 = load i14* %input_16_V_addr_35, align 2

]]></Node>
<StgValue><ssdm name="input_16_V_load_35"/></StgValue>
</operation>

<operation id="4943" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="4313" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch71:0  %input_15_V_addr_35 = getelementptr [28 x i14]* %input_15_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_15_V_addr_35"/></StgValue>
</operation>

<operation id="4944" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="4314" bw="14" op_0_bw="5">
<![CDATA[
branch71:1  %input_15_V_load_35 = load i14* %input_15_V_addr_35, align 2

]]></Node>
<StgValue><ssdm name="input_15_V_load_35"/></StgValue>
</operation>

<operation id="4945" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="4317" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch70:0  %input_14_V_addr_35 = getelementptr [28 x i14]* %input_14_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_14_V_addr_35"/></StgValue>
</operation>

<operation id="4946" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="4318" bw="14" op_0_bw="5">
<![CDATA[
branch70:1  %input_14_V_load_35 = load i14* %input_14_V_addr_35, align 2

]]></Node>
<StgValue><ssdm name="input_14_V_load_35"/></StgValue>
</operation>

<operation id="4947" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="4321" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch69:0  %input_13_V_addr_33 = getelementptr [28 x i14]* %input_13_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_13_V_addr_33"/></StgValue>
</operation>

<operation id="4948" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="4322" bw="14" op_0_bw="5">
<![CDATA[
branch69:1  %input_13_V_load_35 = load i14* %input_13_V_addr_33, align 2

]]></Node>
<StgValue><ssdm name="input_13_V_load_35"/></StgValue>
</operation>

<operation id="4949" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="4325" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch68:0  %input_12_V_addr_28 = getelementptr [28 x i14]* %input_12_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_12_V_addr_28"/></StgValue>
</operation>

<operation id="4950" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="4326" bw="14" op_0_bw="5">
<![CDATA[
branch68:1  %input_12_V_load_35 = load i14* %input_12_V_addr_28, align 2

]]></Node>
<StgValue><ssdm name="input_12_V_load_35"/></StgValue>
</operation>

<operation id="4951" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="4329" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch67:0  %input_11_V_addr_35 = getelementptr [28 x i14]* %input_11_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_11_V_addr_35"/></StgValue>
</operation>

<operation id="4952" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="4330" bw="14" op_0_bw="5">
<![CDATA[
branch67:1  %input_11_V_load_35 = load i14* %input_11_V_addr_35, align 2

]]></Node>
<StgValue><ssdm name="input_11_V_load_35"/></StgValue>
</operation>

<operation id="4953" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="4333" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch66:0  %input_10_V_addr_35 = getelementptr [28 x i14]* %input_10_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_10_V_addr_35"/></StgValue>
</operation>

<operation id="4954" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="4334" bw="14" op_0_bw="5">
<![CDATA[
branch66:1  %input_10_V_load_35 = load i14* %input_10_V_addr_35, align 2

]]></Node>
<StgValue><ssdm name="input_10_V_load_35"/></StgValue>
</operation>

<operation id="4955" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="4337" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch65:0  %input_9_V_addr_35 = getelementptr [28 x i14]* %input_9_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_9_V_addr_35"/></StgValue>
</operation>

<operation id="4956" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="4338" bw="14" op_0_bw="5">
<![CDATA[
branch65:1  %input_9_V_load_35 = load i14* %input_9_V_addr_35, align 2

]]></Node>
<StgValue><ssdm name="input_9_V_load_35"/></StgValue>
</operation>

<operation id="4957" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="4341" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch64:0  %input_8_V_addr_35 = getelementptr [28 x i14]* %input_8_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_8_V_addr_35"/></StgValue>
</operation>

<operation id="4958" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="4342" bw="14" op_0_bw="5">
<![CDATA[
branch64:1  %input_8_V_load_35 = load i14* %input_8_V_addr_35, align 2

]]></Node>
<StgValue><ssdm name="input_8_V_load_35"/></StgValue>
</operation>

<operation id="4959" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="4345" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch63:0  %input_7_V_addr_30 = getelementptr [28 x i14]* %input_7_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_7_V_addr_30"/></StgValue>
</operation>

<operation id="4960" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="4346" bw="14" op_0_bw="5">
<![CDATA[
branch63:1  %input_7_V_load_35 = load i14* %input_7_V_addr_30, align 2

]]></Node>
<StgValue><ssdm name="input_7_V_load_35"/></StgValue>
</operation>

<operation id="4961" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="4349" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch62:0  %input_6_V_addr_27 = getelementptr [28 x i14]* %input_6_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_6_V_addr_27"/></StgValue>
</operation>

<operation id="4962" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="4350" bw="14" op_0_bw="5">
<![CDATA[
branch62:1  %input_6_V_load_35 = load i14* %input_6_V_addr_27, align 2

]]></Node>
<StgValue><ssdm name="input_6_V_load_35"/></StgValue>
</operation>

<operation id="4963" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="4353" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch61:0  %input_5_V_addr_33 = getelementptr [28 x i14]* %input_5_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_5_V_addr_33"/></StgValue>
</operation>

<operation id="4964" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="4354" bw="14" op_0_bw="5">
<![CDATA[
branch61:1  %input_5_V_load_43 = load i14* %input_5_V_addr_33, align 2

]]></Node>
<StgValue><ssdm name="input_5_V_load_43"/></StgValue>
</operation>

<operation id="4965" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="4357" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch60:0  %input_4_V_addr_32 = getelementptr [28 x i14]* %input_4_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_4_V_addr_32"/></StgValue>
</operation>

<operation id="4966" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="4358" bw="14" op_0_bw="5">
<![CDATA[
branch60:1  %input_4_V_load_43 = load i14* %input_4_V_addr_32, align 2

]]></Node>
<StgValue><ssdm name="input_4_V_load_43"/></StgValue>
</operation>

<operation id="4967" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4361" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch59:0  %input_3_V_addr_34 = getelementptr [28 x i14]* %input_3_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_3_V_addr_34"/></StgValue>
</operation>

<operation id="4968" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4362" bw="14" op_0_bw="5">
<![CDATA[
branch59:1  %input_3_V_load_43 = load i14* %input_3_V_addr_34, align 2

]]></Node>
<StgValue><ssdm name="input_3_V_load_43"/></StgValue>
</operation>

<operation id="4969" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4365" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch58:0  %input_2_V_addr_33 = getelementptr [28 x i14]* %input_2_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_2_V_addr_33"/></StgValue>
</operation>

<operation id="4970" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4366" bw="14" op_0_bw="5">
<![CDATA[
branch58:1  %input_2_V_load_43 = load i14* %input_2_V_addr_33, align 2

]]></Node>
<StgValue><ssdm name="input_2_V_load_43"/></StgValue>
</operation>

<operation id="4971" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="4369" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch83:0  %input_27_V_addr_11 = getelementptr [28 x i14]* %input_27_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_27_V_addr_11"/></StgValue>
</operation>

<operation id="4972" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="4370" bw="14" op_0_bw="5">
<![CDATA[
branch83:1  %input_27_V_load_11 = load i14* %input_27_V_addr_11, align 2

]]></Node>
<StgValue><ssdm name="input_27_V_load_11"/></StgValue>
</operation>

<operation id="4973" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="5368" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch54:0  %input_26_V_addr_29 = getelementptr [28 x i14]* %input_26_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_26_V_addr_29"/></StgValue>
</operation>

<operation id="4974" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="5369" bw="14" op_0_bw="5">
<![CDATA[
branch54:1  %input_26_V_load_29 = load i14* %input_26_V_addr_29, align 2

]]></Node>
<StgValue><ssdm name="input_26_V_load_29"/></StgValue>
</operation>

<operation id="4975" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="5372" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch53:0  %input_25_V_addr_44 = getelementptr [28 x i14]* %input_25_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_25_V_addr_44"/></StgValue>
</operation>

<operation id="4976" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="5373" bw="14" op_0_bw="5">
<![CDATA[
branch53:1  %input_25_V_load_44 = load i14* %input_25_V_addr_44, align 2

]]></Node>
<StgValue><ssdm name="input_25_V_load_44"/></StgValue>
</operation>

<operation id="4977" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="5376" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch52:0  %input_24_V_addr_38 = getelementptr [28 x i14]* %input_24_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_24_V_addr_38"/></StgValue>
</operation>

<operation id="4978" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="5377" bw="14" op_0_bw="5">
<![CDATA[
branch52:1  %input_24_V_load_44 = load i14* %input_24_V_addr_38, align 2

]]></Node>
<StgValue><ssdm name="input_24_V_load_44"/></StgValue>
</operation>

<operation id="4979" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="5380" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:0  %input_23_V_addr_36 = getelementptr [28 x i14]* %input_23_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_23_V_addr_36"/></StgValue>
</operation>

<operation id="4980" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="5381" bw="14" op_0_bw="5">
<![CDATA[
branch51:1  %input_23_V_load_44 = load i14* %input_23_V_addr_36, align 2

]]></Node>
<StgValue><ssdm name="input_23_V_load_44"/></StgValue>
</operation>

<operation id="4981" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="5384" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch50:0  %input_22_V_addr_44 = getelementptr [28 x i14]* %input_22_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_22_V_addr_44"/></StgValue>
</operation>

<operation id="4982" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="5385" bw="14" op_0_bw="5">
<![CDATA[
branch50:1  %input_22_V_load_44 = load i14* %input_22_V_addr_44, align 2

]]></Node>
<StgValue><ssdm name="input_22_V_load_44"/></StgValue>
</operation>

<operation id="4983" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="5388" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch49:0  %input_21_V_addr_44 = getelementptr [28 x i14]* %input_21_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_21_V_addr_44"/></StgValue>
</operation>

<operation id="4984" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="5389" bw="14" op_0_bw="5">
<![CDATA[
branch49:1  %input_21_V_load_44 = load i14* %input_21_V_addr_44, align 2

]]></Node>
<StgValue><ssdm name="input_21_V_load_44"/></StgValue>
</operation>

<operation id="4985" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="5392" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch48:0  %input_20_V_addr_44 = getelementptr [28 x i14]* %input_20_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_20_V_addr_44"/></StgValue>
</operation>

<operation id="4986" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="5393" bw="14" op_0_bw="5">
<![CDATA[
branch48:1  %input_20_V_load_44 = load i14* %input_20_V_addr_44, align 2

]]></Node>
<StgValue><ssdm name="input_20_V_load_44"/></StgValue>
</operation>

<operation id="4987" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="5396" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch47:0  %input_19_V_addr_42 = getelementptr [28 x i14]* %input_19_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_19_V_addr_42"/></StgValue>
</operation>

<operation id="4988" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="5397" bw="14" op_0_bw="5">
<![CDATA[
branch47:1  %input_19_V_load_44 = load i14* %input_19_V_addr_42, align 2

]]></Node>
<StgValue><ssdm name="input_19_V_load_44"/></StgValue>
</operation>

<operation id="4989" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="5400" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch46:0  %input_18_V_addr_35 = getelementptr [28 x i14]* %input_18_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_18_V_addr_35"/></StgValue>
</operation>

<operation id="4990" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="5401" bw="14" op_0_bw="5">
<![CDATA[
branch46:1  %input_18_V_load_44 = load i14* %input_18_V_addr_35, align 2

]]></Node>
<StgValue><ssdm name="input_18_V_load_44"/></StgValue>
</operation>

<operation id="4991" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="5404" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch45:0  %input_17_V_addr_39 = getelementptr [28 x i14]* %input_17_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_17_V_addr_39"/></StgValue>
</operation>

<operation id="4992" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="5405" bw="14" op_0_bw="5">
<![CDATA[
branch45:1  %input_17_V_load_44 = load i14* %input_17_V_addr_39, align 2

]]></Node>
<StgValue><ssdm name="input_17_V_load_44"/></StgValue>
</operation>

<operation id="4993" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="5408" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch44:0  %input_16_V_addr_44 = getelementptr [28 x i14]* %input_16_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_16_V_addr_44"/></StgValue>
</operation>

<operation id="4994" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="5409" bw="14" op_0_bw="5">
<![CDATA[
branch44:1  %input_16_V_load_44 = load i14* %input_16_V_addr_44, align 2

]]></Node>
<StgValue><ssdm name="input_16_V_load_44"/></StgValue>
</operation>

<operation id="4995" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="5412" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch43:0  %input_15_V_addr_44 = getelementptr [28 x i14]* %input_15_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_15_V_addr_44"/></StgValue>
</operation>

<operation id="4996" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="5413" bw="14" op_0_bw="5">
<![CDATA[
branch43:1  %input_15_V_load_44 = load i14* %input_15_V_addr_44, align 2

]]></Node>
<StgValue><ssdm name="input_15_V_load_44"/></StgValue>
</operation>

<operation id="4997" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="5416" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch42:0  %input_14_V_addr_44 = getelementptr [28 x i14]* %input_14_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_14_V_addr_44"/></StgValue>
</operation>

<operation id="4998" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="5417" bw="14" op_0_bw="5">
<![CDATA[
branch42:1  %input_14_V_load_44 = load i14* %input_14_V_addr_44, align 2

]]></Node>
<StgValue><ssdm name="input_14_V_load_44"/></StgValue>
</operation>

<operation id="4999" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="5420" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch41:0  %input_13_V_addr_39 = getelementptr [28 x i14]* %input_13_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_13_V_addr_39"/></StgValue>
</operation>

<operation id="5000" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="5421" bw="14" op_0_bw="5">
<![CDATA[
branch41:1  %input_13_V_load_44 = load i14* %input_13_V_addr_39, align 2

]]></Node>
<StgValue><ssdm name="input_13_V_load_44"/></StgValue>
</operation>

<operation id="5001" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="5424" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch40:0  %input_12_V_addr_34 = getelementptr [28 x i14]* %input_12_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_12_V_addr_34"/></StgValue>
</operation>

<operation id="5002" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="5425" bw="14" op_0_bw="5">
<![CDATA[
branch40:1  %input_12_V_load_44 = load i14* %input_12_V_addr_34, align 2

]]></Node>
<StgValue><ssdm name="input_12_V_load_44"/></StgValue>
</operation>

<operation id="5003" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="5428" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch39:0  %input_11_V_addr_44 = getelementptr [28 x i14]* %input_11_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_11_V_addr_44"/></StgValue>
</operation>

<operation id="5004" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="5429" bw="14" op_0_bw="5">
<![CDATA[
branch39:1  %input_11_V_load_44 = load i14* %input_11_V_addr_44, align 2

]]></Node>
<StgValue><ssdm name="input_11_V_load_44"/></StgValue>
</operation>

<operation id="5005" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="5432" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch38:0  %input_10_V_addr_44 = getelementptr [28 x i14]* %input_10_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_10_V_addr_44"/></StgValue>
</operation>

<operation id="5006" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="5433" bw="14" op_0_bw="5">
<![CDATA[
branch38:1  %input_10_V_load_44 = load i14* %input_10_V_addr_44, align 2

]]></Node>
<StgValue><ssdm name="input_10_V_load_44"/></StgValue>
</operation>

<operation id="5007" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="5436" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch37:0  %input_9_V_addr_44 = getelementptr [28 x i14]* %input_9_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_9_V_addr_44"/></StgValue>
</operation>

<operation id="5008" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="5437" bw="14" op_0_bw="5">
<![CDATA[
branch37:1  %input_9_V_load_44 = load i14* %input_9_V_addr_44, align 2

]]></Node>
<StgValue><ssdm name="input_9_V_load_44"/></StgValue>
</operation>

<operation id="5009" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="5440" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch36:0  %input_8_V_addr_43 = getelementptr [28 x i14]* %input_8_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_8_V_addr_43"/></StgValue>
</operation>

<operation id="5010" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="5441" bw="14" op_0_bw="5">
<![CDATA[
branch36:1  %input_8_V_load_44 = load i14* %input_8_V_addr_43, align 2

]]></Node>
<StgValue><ssdm name="input_8_V_load_44"/></StgValue>
</operation>

<operation id="5011" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="5444" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch35:0  %input_7_V_addr_36 = getelementptr [28 x i14]* %input_7_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_7_V_addr_36"/></StgValue>
</operation>

<operation id="5012" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="5445" bw="14" op_0_bw="5">
<![CDATA[
branch35:1  %input_7_V_load_44 = load i14* %input_7_V_addr_36, align 2

]]></Node>
<StgValue><ssdm name="input_7_V_load_44"/></StgValue>
</operation>

<operation id="5013" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="5448" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch34:0  %input_6_V_addr_33 = getelementptr [28 x i14]* %input_6_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_6_V_addr_33"/></StgValue>
</operation>

<operation id="5014" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="5449" bw="14" op_0_bw="5">
<![CDATA[
branch34:1  %input_6_V_load_44 = load i14* %input_6_V_addr_33, align 2

]]></Node>
<StgValue><ssdm name="input_6_V_load_44"/></StgValue>
</operation>

<operation id="5015" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="5452" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch33:0  %input_5_V_addr_39 = getelementptr [28 x i14]* %input_5_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_5_V_addr_39"/></StgValue>
</operation>

<operation id="5016" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="5453" bw="14" op_0_bw="5">
<![CDATA[
branch33:1  %input_5_V_load_52 = load i14* %input_5_V_addr_39, align 2

]]></Node>
<StgValue><ssdm name="input_5_V_load_52"/></StgValue>
</operation>

<operation id="5017" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="5456" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch32:0  %input_4_V_addr_38 = getelementptr [28 x i14]* %input_4_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_4_V_addr_38"/></StgValue>
</operation>

<operation id="5018" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="5457" bw="14" op_0_bw="5">
<![CDATA[
branch32:1  %input_4_V_load_52 = load i14* %input_4_V_addr_38, align 2

]]></Node>
<StgValue><ssdm name="input_4_V_load_52"/></StgValue>
</operation>

<operation id="5019" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5460" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch31:0  %input_3_V_addr_40 = getelementptr [28 x i14]* %input_3_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_3_V_addr_40"/></StgValue>
</operation>

<operation id="5020" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5461" bw="14" op_0_bw="5">
<![CDATA[
branch31:1  %input_3_V_load_52 = load i14* %input_3_V_addr_40, align 2

]]></Node>
<StgValue><ssdm name="input_3_V_load_52"/></StgValue>
</operation>

<operation id="5021" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5464" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch30:0  %input_2_V_addr_39 = getelementptr [28 x i14]* %input_2_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_2_V_addr_39"/></StgValue>
</operation>

<operation id="5022" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5465" bw="14" op_0_bw="5">
<![CDATA[
branch30:1  %input_2_V_load_52 = load i14* %input_2_V_addr_39, align 2

]]></Node>
<StgValue><ssdm name="input_2_V_load_52"/></StgValue>
</operation>

<operation id="5023" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="5468" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch55:0  %input_27_V_addr_14 = getelementptr [28 x i14]* %input_27_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_27_V_addr_14"/></StgValue>
</operation>

<operation id="5024" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="5469" bw="14" op_0_bw="5">
<![CDATA[
branch55:1  %input_27_V_load_14 = load i14* %input_27_V_addr_14, align 2

]]></Node>
<StgValue><ssdm name="input_27_V_load_14"/></StgValue>
</operation>

<operation id="5025" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5873" bw="21" op_0_bw="21" op_1_bw="14" op_2_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.01271:1  %shl_ln1118_25 = call i21 @_ssdm_op_BitConcatenate.i21.i14.i7(i14 %phi_ln1117_47, i7 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_25"/></StgValue>
</operation>

<operation id="5026" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5874" bw="22" op_0_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.01271:2  %sext_ln1118_129 = sext i21 %shl_ln1118_25 to i22

]]></Node>
<StgValue><ssdm name="sext_ln1118_129"/></StgValue>
</operation>

<operation id="5027" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5875" bw="18" op_0_bw="18" op_1_bw="14" op_2_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.01271:3  %shl_ln1118_26 = call i18 @_ssdm_op_BitConcatenate.i18.i14.i4(i14 %phi_ln1117_47, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_26"/></StgValue>
</operation>

<operation id="5028" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5876" bw="22" op_0_bw="18">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.01271:4  %sext_ln1118_130 = sext i18 %shl_ln1118_26 to i22

]]></Node>
<StgValue><ssdm name="sext_ln1118_130"/></StgValue>
</operation>

<operation id="5029" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5877" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.01271:5  %sub_ln1118_12 = sub i22 %sext_ln1118_129, %sext_ln1118_130

]]></Node>
<StgValue><ssdm name="sub_ln1118_12"/></StgValue>
</operation>

<operation id="5030" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5879" bw="21" op_0_bw="21" op_1_bw="13" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.01271:7  %tmp_36 = call i21 @_ssdm_op_BitConcatenate.i21.i13.i8(i13 %tmp_35, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="5031" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5880" bw="22" op_0_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.01271:8  %sext_ln728_6 = sext i21 %tmp_36 to i22

]]></Node>
<StgValue><ssdm name="sext_ln728_6"/></StgValue>
</operation>

<operation id="5032" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5881" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.01271:9  %add_ln1192_142 = add i22 %sext_ln728_6, %sub_ln1118_12

]]></Node>
<StgValue><ssdm name="add_ln1192_142"/></StgValue>
</operation>

<operation id="5033" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5882" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0" op_36_bw="5" op_37_bw="0" op_38_bw="5" op_39_bw="0" op_40_bw="5" op_41_bw="0" op_42_bw="5" op_43_bw="0" op_44_bw="5" op_45_bw="0" op_46_bw="5" op_47_bw="0" op_48_bw="5" op_49_bw="0" op_50_bw="5" op_51_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.01271:10  switch i5 %select_ln32, label %branch865 [
    i5 0, label %branch840
    i5 1, label %branch841
    i5 2, label %branch842
    i5 3, label %branch843
    i5 4, label %branch844
    i5 5, label %branch845
    i5 6, label %branch846
    i5 7, label %branch847
    i5 8, label %branch848
    i5 9, label %branch849
    i5 10, label %branch850
    i5 11, label %branch851
    i5 12, label %branch852
    i5 13, label %branch853
    i5 14, label %branch854
    i5 15, label %branch855
    i5 -16, label %branch856
    i5 -15, label %branch857
    i5 -14, label %branch858
    i5 -13, label %branch859
    i5 -12, label %branch860
    i5 -11, label %branch861
    i5 -10, label %branch862
    i5 -9, label %branch863
    i5 -8, label %branch864
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="5034" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5991" bw="14" op_0_bw="14" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.01068:3  %tmp_193 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_142, i32 8, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_193"/></StgValue>
</operation>

<operation id="5035" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5992" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.01068:4  %shl_ln728_134 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_193, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_134"/></StgValue>
</operation>

<operation id="5036" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5993" bw="24" op_0_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.01068:5  %zext_ln703_80 = zext i22 %shl_ln728_134 to i24

]]></Node>
<StgValue><ssdm name="zext_ln703_80"/></StgValue>
</operation>

<operation id="5037" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5994" bw="24" op_0_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.01068:6  %zext_ln1192_61 = zext i23 %mul_ln1118_81 to i24

]]></Node>
<StgValue><ssdm name="zext_ln1192_61"/></StgValue>
</operation>

<operation id="5038" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5995" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.01068:7  %add_ln1192_143 = add i24 %zext_ln703_80, %zext_ln1192_61

]]></Node>
<StgValue><ssdm name="add_ln1192_143"/></StgValue>
</operation>

<operation id="5039" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5996" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0" op_36_bw="5" op_37_bw="0" op_38_bw="5" op_39_bw="0" op_40_bw="5" op_41_bw="0" op_42_bw="5" op_43_bw="0" op_44_bw="5" op_45_bw="0" op_46_bw="5" op_47_bw="0" op_48_bw="5" op_49_bw="0" op_50_bw="5" op_51_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.01068:8  switch i5 %select_ln32, label %branch698 [
    i5 0, label %branch673
    i5 1, label %branch674
    i5 2, label %branch675
    i5 3, label %branch676
    i5 4, label %branch677
    i5 5, label %branch678
    i5 6, label %branch679
    i5 7, label %branch680
    i5 8, label %branch681
    i5 9, label %branch682
    i5 10, label %branch683
    i5 11, label %branch684
    i5 12, label %branch685
    i5 13, label %branch686
    i5 14, label %branch687
    i5 15, label %branch688
    i5 -16, label %branch689
    i5 -15, label %branch690
    i5 -14, label %branch691
    i5 -13, label %branch692
    i5 -12, label %branch693
    i5 -11, label %branch694
    i5 -10, label %branch695
    i5 -9, label %branch696
    i5 -8, label %branch697
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="5040" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6103" bw="22" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0865:1  %sext_ln1118_132 = sext i14 %phi_ln1117_49 to i22

]]></Node>
<StgValue><ssdm name="sext_ln1118_132"/></StgValue>
</operation>

<operation id="5041" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6104" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0865:2  %mul_ln1118_82 = mul i22 %sext_ln1118_132, -74

]]></Node>
<StgValue><ssdm name="mul_ln1118_82"/></StgValue>
</operation>

<operation id="5042" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6105" bw="14" op_0_bw="14" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0865:3  %tmp_194 = call i14 @_ssdm_op_PartSelect.i14.i24.i32.i32(i24 %add_ln1192_143, i32 8, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_194"/></StgValue>
</operation>

<operation id="5043" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6106" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0865:4  %shl_ln728_135 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_194, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_135"/></StgValue>
</operation>

<operation id="5044" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6107" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0865:5  %add_ln1192_144 = add i22 %mul_ln1118_82, %shl_ln728_135

]]></Node>
<StgValue><ssdm name="add_ln1192_144"/></StgValue>
</operation>

<operation id="5045" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6108" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0" op_36_bw="5" op_37_bw="0" op_38_bw="5" op_39_bw="0" op_40_bw="5" op_41_bw="0" op_42_bw="5" op_43_bw="0" op_44_bw="5" op_45_bw="0" op_46_bw="5" op_47_bw="0" op_48_bw="5" op_49_bw="0" op_50_bw="5" op_51_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0865:6  switch i5 %select_ln32, label %branch531 [
    i5 0, label %branch506
    i5 1, label %branch507
    i5 2, label %branch508
    i5 3, label %branch509
    i5 4, label %branch510
    i5 5, label %branch511
    i5 6, label %branch512
    i5 7, label %branch513
    i5 8, label %branch514
    i5 9, label %branch515
    i5 10, label %branch516
    i5 11, label %branch517
    i5 12, label %branch518
    i5 13, label %branch519
    i5 14, label %branch520
    i5 15, label %branch521
    i5 -16, label %branch522
    i5 -15, label %branch523
    i5 -14, label %branch524
    i5 -13, label %branch525
    i5 -12, label %branch526
    i5 -11, label %branch527
    i5 -10, label %branch528
    i5 -9, label %branch529
    i5 -8, label %branch530
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="5046" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6217" bw="14" op_0_bw="14" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0662:3  %tmp_195 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_144, i32 8, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_195"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="5047" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01822:1  %c = add i5 %select_ln32, 1

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="5048" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0" op_36_bw="5" op_37_bw="0" op_38_bw="5" op_39_bw="0" op_40_bw="5" op_41_bw="0" op_42_bw="5" op_43_bw="0" op_44_bw="5" op_45_bw="0" op_46_bw="5" op_47_bw="0" op_48_bw="5" op_49_bw="0" op_50_bw="5" op_51_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.01822:2  switch i5 %select_ln32, label %branch1342 [
    i5 0, label %branch1317
    i5 1, label %branch1318
    i5 2, label %branch1319
    i5 3, label %branch1320
    i5 4, label %branch1321
    i5 5, label %branch1322
    i5 6, label %branch1323
    i5 7, label %branch1324
    i5 8, label %branch1325
    i5 9, label %branch1326
    i5 10, label %branch1327
    i5 11, label %branch1328
    i5 12, label %branch1329
    i5 13, label %branch1330
    i5 14, label %branch1331
    i5 15, label %branch1332
    i5 -16, label %branch1333
    i5 -15, label %branch1334
    i5 -14, label %branch1335
    i5 -13, label %branch1336
    i5 -12, label %branch1337
    i5 -11, label %branch1338
    i5 -10, label %branch1339
    i5 -9, label %branch1340
    i5 -8, label %branch1341
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="5049" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0" op_4_bw="14" op_5_bw="0" op_6_bw="14" op_7_bw="0" op_8_bw="14" op_9_bw="0" op_10_bw="14" op_11_bw="0" op_12_bw="14" op_13_bw="0" op_14_bw="14" op_15_bw="0" op_16_bw="14" op_17_bw="0" op_18_bw="14" op_19_bw="0" op_20_bw="14" op_21_bw="0" op_22_bw="14" op_23_bw="0" op_24_bw="14" op_25_bw="0" op_26_bw="14" op_27_bw="0" op_28_bw="14" op_29_bw="0" op_30_bw="14" op_31_bw="0" op_32_bw="14" op_33_bw="0" op_34_bw="14" op_35_bw="0" op_36_bw="14" op_37_bw="0" op_38_bw="14" op_39_bw="0" op_40_bw="14" op_41_bw="0" op_42_bw="14" op_43_bw="0" op_44_bw="14" op_45_bw="0" op_46_bw="14" op_47_bw="0" op_48_bw="14" op_49_bw="0" op_50_bw="14" op_51_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0604:0  %phi_ln1117_6 = phi i14 [ %input_0_V_load_10, %branch476 ], [ %input_1_V_load_12, %branch477 ], [ %input_2_V_load_14, %branch478 ], [ %input_3_V_load_14, %branch479 ], [ %input_4_V_load_14, %branch480 ], [ %input_5_V_load_14, %branch481 ], [ %input_6_V_load_6, %branch482 ], [ %input_7_V_load_6, %branch483 ], [ %input_8_V_load_6, %branch484 ], [ %input_9_V_load_6, %branch485 ], [ %input_10_V_load_6, %branch486 ], [ %input_11_V_load_6, %branch487 ], [ %input_12_V_load_6, %branch488 ], [ %input_13_V_load_6, %branch489 ], [ %input_14_V_load_6, %branch490 ], [ %input_15_V_load_6, %branch491 ], [ %input_16_V_load_6, %branch492 ], [ %input_17_V_load_6, %branch493 ], [ %input_18_V_load_6, %branch494 ], [ %input_19_V_load_6, %branch495 ], [ %input_20_V_load_6, %branch496 ], [ %input_21_V_load_6, %branch497 ], [ %input_22_V_load_6, %branch498 ], [ %input_23_V_load_6, %branch499 ], [ %input_24_V_load_6, %branch500 ], [ %input_25_V_load_6, %branch501 ]

]]></Node>
<StgValue><ssdm name="phi_ln1117_6"/></StgValue>
</operation>

<operation id="5050" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="20" op_0_bw="20" op_1_bw="14" op_2_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0604:1  %shl_ln1118_1 = call i20 @_ssdm_op_BitConcatenate.i20.i14.i6(i14 %phi_ln1117_6, i6 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_1"/></StgValue>
</operation>

<operation id="5051" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="21" op_0_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0604:2  %sext_ln1118_63 = sext i20 %shl_ln1118_1 to i21

]]></Node>
<StgValue><ssdm name="sext_ln1118_63"/></StgValue>
</operation>

<operation id="5052" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="17" op_0_bw="17" op_1_bw="14" op_2_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0604:3  %shl_ln1118_2 = call i17 @_ssdm_op_BitConcatenate.i17.i14.i3(i14 %phi_ln1117_6, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_2"/></StgValue>
</operation>

<operation id="5053" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="21" op_0_bw="17">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0604:4  %sext_ln1118_64 = sext i17 %shl_ln1118_2 to i21

]]></Node>
<StgValue><ssdm name="sext_ln1118_64"/></StgValue>
</operation>

<operation id="5054" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0604:5  %add_ln1118 = add i21 %sext_ln1118_63, %sext_ln1118_64

]]></Node>
<StgValue><ssdm name="add_ln1118"/></StgValue>
</operation>

<operation id="5055" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="28" op_0_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0604:6  %sext_ln1118_65 = sext i21 %add_ln1118 to i28

]]></Node>
<StgValue><ssdm name="sext_ln1118_65"/></StgValue>
</operation>

<operation id="5056" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="14" op_0_bw="14" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0604:7  %tmp_158 = call i14 @_ssdm_op_PartSelect.i14.i29.i32.i32(i29 %add_ln1192_105, i32 8, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_158"/></StgValue>
</operation>

<operation id="5057" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0604:8  %shl_ln728_103 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_158, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_103"/></StgValue>
</operation>

<operation id="5058" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="29" op_0_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0604:9  %zext_ln728_3 = zext i22 %shl_ln728_103 to i29

]]></Node>
<StgValue><ssdm name="zext_ln728_3"/></StgValue>
</operation>

<operation id="5059" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="29" op_0_bw="28">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0604:10  %zext_ln703_56 = zext i28 %sext_ln1118_65 to i29

]]></Node>
<StgValue><ssdm name="zext_ln703_56"/></StgValue>
</operation>

<operation id="5060" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0604:11  %add_ln1192_106 = add nsw i29 %zext_ln703_56, %zext_ln728_3

]]></Node>
<StgValue><ssdm name="add_ln1192_106"/></StgValue>
</operation>

<operation id="5061" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0" op_36_bw="5" op_37_bw="0" op_38_bw="5" op_39_bw="0" op_40_bw="5" op_41_bw="0" op_42_bw="5" op_43_bw="0" op_44_bw="5" op_45_bw="0" op_46_bw="5" op_47_bw="0" op_48_bw="5" op_49_bw="0" op_50_bw="5" op_51_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0604:12  switch i5 %select_ln32, label %branch334 [
    i5 0, label %branch309
    i5 1, label %branch310
    i5 2, label %branch311
    i5 3, label %branch312
    i5 4, label %branch313
    i5 5, label %branch314
    i5 6, label %branch315
    i5 7, label %branch316
    i5 8, label %branch317
    i5 9, label %branch318
    i5 10, label %branch319
    i5 11, label %branch320
    i5 12, label %branch321
    i5 13, label %branch322
    i5 14, label %branch323
    i5 15, label %branch324
    i5 -16, label %branch325
    i5 -15, label %branch326
    i5 -14, label %branch327
    i5 -13, label %branch328
    i5 -12, label %branch329
    i5 -11, label %branch330
    i5 -10, label %branch331
    i5 -9, label %branch332
    i5 -8, label %branch333
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="5062" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="14" op_0_bw="14" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0402:3  %tmp_159 = call i14 @_ssdm_op_PartSelect.i14.i29.i32.i32(i29 %add_ln1192_106, i32 8, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_159"/></StgValue>
</operation>

<operation id="5063" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="990" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0402:4  %shl_ln728_104 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_159, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_104"/></StgValue>
</operation>

<operation id="5064" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="24" op_0_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0402:5  %zext_ln703_57 = zext i22 %shl_ln728_104 to i24

]]></Node>
<StgValue><ssdm name="zext_ln703_57"/></StgValue>
</operation>

<operation id="5065" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="24" op_0_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0402:6  %zext_ln1192 = zext i23 %mul_ln1118_57 to i24

]]></Node>
<StgValue><ssdm name="zext_ln1192"/></StgValue>
</operation>

<operation id="5066" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0402:7  %add_ln1192_107 = add i24 %zext_ln703_57, %zext_ln1192

]]></Node>
<StgValue><ssdm name="add_ln1192_107"/></StgValue>
</operation>

<operation id="5067" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="994" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0" op_36_bw="5" op_37_bw="0" op_38_bw="5" op_39_bw="0" op_40_bw="5" op_41_bw="0" op_42_bw="5" op_43_bw="0" op_44_bw="5" op_45_bw="0" op_46_bw="5" op_47_bw="0" op_48_bw="5" op_49_bw="0" op_50_bw="5" op_51_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0402:8  switch i5 %select_ln32, label %branch167 [
    i5 0, label %branch142
    i5 1, label %branch143
    i5 2, label %branch144
    i5 3, label %branch145
    i5 4, label %branch146
    i5 5, label %branch147
    i5 6, label %branch148
    i5 7, label %branch149
    i5 8, label %branch150
    i5 9, label %branch151
    i5 10, label %branch152
    i5 11, label %branch153
    i5 12, label %branch154
    i5 13, label %branch155
    i5 14, label %branch156
    i5 15, label %branch157
    i5 -16, label %branch158
    i5 -15, label %branch159
    i5 -14, label %branch160
    i5 -13, label %branch161
    i5 -12, label %branch162
    i5 -11, label %branch163
    i5 -10, label %branch164
    i5 -9, label %branch165
    i5 -8, label %branch166
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="5068" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1103" bw="14" op_0_bw="14" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0200:3  %tmp_160 = call i14 @_ssdm_op_PartSelect.i14.i24.i32.i32(i24 %add_ln1192_107, i32 8, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_160"/></StgValue>
</operation>

<operation id="5069" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2947" bw="14" op_0_bw="5">
<![CDATA[
branch444:1  %input_24_V_load_24 = load i14* %input_24_V_addr_23, align 2

]]></Node>
<StgValue><ssdm name="input_24_V_load_24"/></StgValue>
</operation>

<operation id="5070" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2948" bw="0" op_0_bw="0">
<![CDATA[
branch444:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0546

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5071" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="2951" bw="14" op_0_bw="5">
<![CDATA[
branch443:1  %input_23_V_load_24 = load i14* %input_23_V_addr_21, align 2

]]></Node>
<StgValue><ssdm name="input_23_V_load_24"/></StgValue>
</operation>

<operation id="5072" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="2952" bw="0" op_0_bw="0">
<![CDATA[
branch443:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0546

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5073" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="2955" bw="14" op_0_bw="5">
<![CDATA[
branch442:1  %input_22_V_load_24 = load i14* %input_22_V_addr_24, align 2

]]></Node>
<StgValue><ssdm name="input_22_V_load_24"/></StgValue>
</operation>

<operation id="5074" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="2956" bw="0" op_0_bw="0">
<![CDATA[
branch442:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0546

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5075" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="2959" bw="14" op_0_bw="5">
<![CDATA[
branch441:1  %input_21_V_load_24 = load i14* %input_21_V_addr_24, align 2

]]></Node>
<StgValue><ssdm name="input_21_V_load_24"/></StgValue>
</operation>

<operation id="5076" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="2960" bw="0" op_0_bw="0">
<![CDATA[
branch441:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0546

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5077" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="2963" bw="14" op_0_bw="5">
<![CDATA[
branch440:1  %input_20_V_load_24 = load i14* %input_20_V_addr_24, align 2

]]></Node>
<StgValue><ssdm name="input_20_V_load_24"/></StgValue>
</operation>

<operation id="5078" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="2964" bw="0" op_0_bw="0">
<![CDATA[
branch440:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0546

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5079" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="2967" bw="14" op_0_bw="5">
<![CDATA[
branch439:1  %input_19_V_load_24 = load i14* %input_19_V_addr_24, align 2

]]></Node>
<StgValue><ssdm name="input_19_V_load_24"/></StgValue>
</operation>

<operation id="5080" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="2968" bw="0" op_0_bw="0">
<![CDATA[
branch439:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0546

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5081" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="2971" bw="14" op_0_bw="5">
<![CDATA[
branch438:1  %input_18_V_load_24 = load i14* %input_18_V_addr_21, align 2

]]></Node>
<StgValue><ssdm name="input_18_V_load_24"/></StgValue>
</operation>

<operation id="5082" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="2972" bw="0" op_0_bw="0">
<![CDATA[
branch438:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0546

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5083" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="2975" bw="14" op_0_bw="5">
<![CDATA[
branch437:1  %input_17_V_load_24 = load i14* %input_17_V_addr_21, align 2

]]></Node>
<StgValue><ssdm name="input_17_V_load_24"/></StgValue>
</operation>

<operation id="5084" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="2976" bw="0" op_0_bw="0">
<![CDATA[
branch437:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0546

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5085" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="2979" bw="14" op_0_bw="5">
<![CDATA[
branch436:1  %input_16_V_load_24 = load i14* %input_16_V_addr_24, align 2

]]></Node>
<StgValue><ssdm name="input_16_V_load_24"/></StgValue>
</operation>

<operation id="5086" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="2980" bw="0" op_0_bw="0">
<![CDATA[
branch436:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0546

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5087" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="2983" bw="14" op_0_bw="5">
<![CDATA[
branch435:1  %input_15_V_load_24 = load i14* %input_15_V_addr_24, align 2

]]></Node>
<StgValue><ssdm name="input_15_V_load_24"/></StgValue>
</operation>

<operation id="5088" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="2984" bw="0" op_0_bw="0">
<![CDATA[
branch435:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0546

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5089" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="2987" bw="14" op_0_bw="5">
<![CDATA[
branch434:1  %input_14_V_load_24 = load i14* %input_14_V_addr_24, align 2

]]></Node>
<StgValue><ssdm name="input_14_V_load_24"/></StgValue>
</operation>

<operation id="5090" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="2988" bw="0" op_0_bw="0">
<![CDATA[
branch434:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0546

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5091" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="2991" bw="14" op_0_bw="5">
<![CDATA[
branch433:1  %input_13_V_load_24 = load i14* %input_13_V_addr_24, align 2

]]></Node>
<StgValue><ssdm name="input_13_V_load_24"/></StgValue>
</operation>

<operation id="5092" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="2992" bw="0" op_0_bw="0">
<![CDATA[
branch433:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0546

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5093" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="2995" bw="14" op_0_bw="5">
<![CDATA[
branch432:1  %input_12_V_load_24 = load i14* %input_12_V_addr_20, align 2

]]></Node>
<StgValue><ssdm name="input_12_V_load_24"/></StgValue>
</operation>

<operation id="5094" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="2996" bw="0" op_0_bw="0">
<![CDATA[
branch432:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0546

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5095" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="2999" bw="14" op_0_bw="5">
<![CDATA[
branch431:1  %input_11_V_load_24 = load i14* %input_11_V_addr_24, align 2

]]></Node>
<StgValue><ssdm name="input_11_V_load_24"/></StgValue>
</operation>

<operation id="5096" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="3000" bw="0" op_0_bw="0">
<![CDATA[
branch431:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0546

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5097" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="3003" bw="14" op_0_bw="5">
<![CDATA[
branch430:1  %input_10_V_load_24 = load i14* %input_10_V_addr_24, align 2

]]></Node>
<StgValue><ssdm name="input_10_V_load_24"/></StgValue>
</operation>

<operation id="5098" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="3004" bw="0" op_0_bw="0">
<![CDATA[
branch430:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0546

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5099" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="3007" bw="14" op_0_bw="5">
<![CDATA[
branch429:1  %input_9_V_load_24 = load i14* %input_9_V_addr_24, align 2

]]></Node>
<StgValue><ssdm name="input_9_V_load_24"/></StgValue>
</operation>

<operation id="5100" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="3008" bw="0" op_0_bw="0">
<![CDATA[
branch429:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0546

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5101" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="3011" bw="14" op_0_bw="5">
<![CDATA[
branch428:1  %input_8_V_load_24 = load i14* %input_8_V_addr_24, align 2

]]></Node>
<StgValue><ssdm name="input_8_V_load_24"/></StgValue>
</operation>

<operation id="5102" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="3012" bw="0" op_0_bw="0">
<![CDATA[
branch428:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0546

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5103" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3015" bw="14" op_0_bw="5">
<![CDATA[
branch427:1  %input_7_V_load_24 = load i14* %input_7_V_addr_22, align 2

]]></Node>
<StgValue><ssdm name="input_7_V_load_24"/></StgValue>
</operation>

<operation id="5104" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3016" bw="0" op_0_bw="0">
<![CDATA[
branch427:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0546

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5105" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3019" bw="14" op_0_bw="5">
<![CDATA[
branch426:1  %input_6_V_load_24 = load i14* %input_6_V_addr_18, align 2

]]></Node>
<StgValue><ssdm name="input_6_V_load_24"/></StgValue>
</operation>

<operation id="5106" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3020" bw="0" op_0_bw="0">
<![CDATA[
branch426:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0546

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5107" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3023" bw="14" op_0_bw="5">
<![CDATA[
branch425:1  %input_5_V_load_32 = load i14* %input_5_V_addr_25, align 2

]]></Node>
<StgValue><ssdm name="input_5_V_load_32"/></StgValue>
</operation>

<operation id="5108" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3024" bw="0" op_0_bw="0">
<![CDATA[
branch425:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0546

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5109" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3027" bw="14" op_0_bw="5">
<![CDATA[
branch424:1  %input_4_V_load_32 = load i14* %input_4_V_addr_23, align 2

]]></Node>
<StgValue><ssdm name="input_4_V_load_32"/></StgValue>
</operation>

<operation id="5110" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3028" bw="0" op_0_bw="0">
<![CDATA[
branch424:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0546

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5111" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3031" bw="14" op_0_bw="5">
<![CDATA[
branch423:1  %input_3_V_load_32 = load i14* %input_3_V_addr_25, align 2

]]></Node>
<StgValue><ssdm name="input_3_V_load_32"/></StgValue>
</operation>

<operation id="5112" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3032" bw="0" op_0_bw="0">
<![CDATA[
branch423:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0546

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5113" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3035" bw="14" op_0_bw="5">
<![CDATA[
branch422:1  %input_2_V_load_32 = load i14* %input_2_V_addr_25, align 2

]]></Node>
<StgValue><ssdm name="input_2_V_load_32"/></StgValue>
</operation>

<operation id="5114" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3036" bw="0" op_0_bw="0">
<![CDATA[
branch422:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0546

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5115" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3039" bw="14" op_0_bw="5">
<![CDATA[
branch421:1  %input_1_V_load_24 = load i14* %input_1_V_addr_21, align 2

]]></Node>
<StgValue><ssdm name="input_1_V_load_24"/></StgValue>
</operation>

<operation id="5116" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3040" bw="0" op_0_bw="0">
<![CDATA[
branch421:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0546

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5117" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3043" bw="14" op_0_bw="5">
<![CDATA[
branch420:1  %input_0_V_load_16 = load i14* %input_0_V_addr_16, align 2

]]></Node>
<StgValue><ssdm name="input_0_V_load_16"/></StgValue>
</operation>

<operation id="5118" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3044" bw="0" op_0_bw="0">
<![CDATA[
branch420:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0546

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5119" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="3047" bw="14" op_0_bw="5">
<![CDATA[
branch445:1  %input_25_V_load_24 = load i14* %input_25_V_addr_24, align 2

]]></Node>
<StgValue><ssdm name="input_25_V_load_24"/></StgValue>
</operation>

<operation id="5120" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="3048" bw="0" op_0_bw="0">
<![CDATA[
branch445:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0546

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5121" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3168" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0" op_4_bw="14" op_5_bw="0" op_6_bw="14" op_7_bw="0" op_8_bw="14" op_9_bw="0" op_10_bw="14" op_11_bw="0" op_12_bw="14" op_13_bw="0" op_14_bw="14" op_15_bw="0" op_16_bw="14" op_17_bw="0" op_18_bw="14" op_19_bw="0" op_20_bw="14" op_21_bw="0" op_22_bw="14" op_23_bw="0" op_24_bw="14" op_25_bw="0" op_26_bw="14" op_27_bw="0" op_28_bw="14" op_29_bw="0" op_30_bw="14" op_31_bw="0" op_32_bw="14" op_33_bw="0" op_34_bw="14" op_35_bw="0" op_36_bw="14" op_37_bw="0" op_38_bw="14" op_39_bw="0" op_40_bw="14" op_41_bw="0" op_42_bw="14" op_43_bw="0" op_44_bw="14" op_45_bw="0" op_46_bw="14" op_47_bw="0" op_48_bw="14" op_49_bw="0" op_50_bw="14" op_51_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0344:0  %phi_ln1117_25 = phi i14 [ %input_1_V_load_25, %branch253 ], [ %input_2_V_load_33, %branch254 ], [ %input_3_V_load_33, %branch255 ], [ %input_4_V_load_33, %branch256 ], [ %input_5_V_load_33, %branch257 ], [ %input_6_V_load_25, %branch258 ], [ %input_7_V_load_25, %branch259 ], [ %input_8_V_load_25, %branch260 ], [ %input_9_V_load_25, %branch261 ], [ %input_10_V_load_25, %branch262 ], [ %input_11_V_load_25, %branch263 ], [ %input_12_V_load_25, %branch264 ], [ %input_13_V_load_25, %branch265 ], [ %input_14_V_load_25, %branch266 ], [ %input_15_V_load_25, %branch267 ], [ %input_16_V_load_25, %branch268 ], [ %input_17_V_load_25, %branch269 ], [ %input_18_V_load_25, %branch270 ], [ %input_19_V_load_25, %branch271 ], [ %input_20_V_load_25, %branch272 ], [ %input_21_V_load_25, %branch273 ], [ %input_22_V_load_25, %branch274 ], [ %input_23_V_load_25, %branch275 ], [ %input_24_V_load_25, %branch276 ], [ %input_25_V_load_25, %branch277 ], [ %input_26_V_load_16, %branch278 ]

]]></Node>
<StgValue><ssdm name="phi_ln1117_25"/></StgValue>
</operation>

<operation id="5122" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3286" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0" op_4_bw="14" op_5_bw="0" op_6_bw="14" op_7_bw="0" op_8_bw="14" op_9_bw="0" op_10_bw="14" op_11_bw="0" op_12_bw="14" op_13_bw="0" op_14_bw="14" op_15_bw="0" op_16_bw="14" op_17_bw="0" op_18_bw="14" op_19_bw="0" op_20_bw="14" op_21_bw="0" op_22_bw="14" op_23_bw="0" op_24_bw="14" op_25_bw="0" op_26_bw="14" op_27_bw="0" op_28_bw="14" op_29_bw="0" op_30_bw="14" op_31_bw="0" op_32_bw="14" op_33_bw="0" op_34_bw="14" op_35_bw="0" op_36_bw="14" op_37_bw="0" op_38_bw="14" op_39_bw="0" op_40_bw="14" op_41_bw="0" op_42_bw="14" op_43_bw="0" op_44_bw="14" op_45_bw="0" op_46_bw="14" op_47_bw="0" op_48_bw="14" op_49_bw="0" op_50_bw="14" op_51_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0142:0  %phi_ln1117_26 = phi i14 [ %input_2_V_load_34, %branch86 ], [ %input_3_V_load_34, %branch87 ], [ %input_4_V_load_34, %branch88 ], [ %input_5_V_load_34, %branch89 ], [ %input_6_V_load_26, %branch90 ], [ %input_7_V_load_26, %branch91 ], [ %input_8_V_load_26, %branch92 ], [ %input_9_V_load_26, %branch93 ], [ %input_10_V_load_26, %branch94 ], [ %input_11_V_load_26, %branch95 ], [ %input_12_V_load_26, %branch96 ], [ %input_13_V_load_26, %branch97 ], [ %input_14_V_load_26, %branch98 ], [ %input_15_V_load_26, %branch99 ], [ %input_16_V_load_26, %branch100 ], [ %input_17_V_load_26, %branch101 ], [ %input_18_V_load_26, %branch102 ], [ %input_19_V_load_26, %branch103 ], [ %input_20_V_load_26, %branch104 ], [ %input_21_V_load_26, %branch105 ], [ %input_22_V_load_26, %branch106 ], [ %input_23_V_load_26, %branch107 ], [ %input_24_V_load_26, %branch108 ], [ %input_25_V_load_26, %branch109 ], [ %input_26_V_load_17, %branch110 ], [ %input_27_V_load_8, %branch111 ]

]]></Node>
<StgValue><ssdm name="phi_ln1117_26"/></StgValue>
</operation>

<operation id="5123" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="3811" bw="14" op_0_bw="5">
<![CDATA[
branch753:1  %input_25_V_load_31 = load i14* %input_25_V_addr_31, align 2

]]></Node>
<StgValue><ssdm name="input_25_V_load_31"/></StgValue>
</operation>

<operation id="5124" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="3812" bw="0" op_0_bw="0">
<![CDATA[
branch753:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0923

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5125" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="3815" bw="14" op_0_bw="5">
<![CDATA[
branch752:1  %input_24_V_load_31 = load i14* %input_24_V_addr_28, align 2

]]></Node>
<StgValue><ssdm name="input_24_V_load_31"/></StgValue>
</operation>

<operation id="5126" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="3816" bw="0" op_0_bw="0">
<![CDATA[
branch752:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0923

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5127" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="3819" bw="14" op_0_bw="5">
<![CDATA[
branch751:1  %input_23_V_load_31 = load i14* %input_23_V_addr_26, align 2

]]></Node>
<StgValue><ssdm name="input_23_V_load_31"/></StgValue>
</operation>

<operation id="5128" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="3820" bw="0" op_0_bw="0">
<![CDATA[
branch751:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0923

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5129" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="3823" bw="14" op_0_bw="5">
<![CDATA[
branch750:1  %input_22_V_load_31 = load i14* %input_22_V_addr_31, align 2

]]></Node>
<StgValue><ssdm name="input_22_V_load_31"/></StgValue>
</operation>

<operation id="5130" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="3824" bw="0" op_0_bw="0">
<![CDATA[
branch750:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0923

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5131" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="3827" bw="14" op_0_bw="5">
<![CDATA[
branch749:1  %input_21_V_load_31 = load i14* %input_21_V_addr_31, align 2

]]></Node>
<StgValue><ssdm name="input_21_V_load_31"/></StgValue>
</operation>

<operation id="5132" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="3828" bw="0" op_0_bw="0">
<![CDATA[
branch749:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0923

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5133" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="3831" bw="14" op_0_bw="5">
<![CDATA[
branch748:1  %input_20_V_load_31 = load i14* %input_20_V_addr_31, align 2

]]></Node>
<StgValue><ssdm name="input_20_V_load_31"/></StgValue>
</operation>

<operation id="5134" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="3832" bw="0" op_0_bw="0">
<![CDATA[
branch748:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0923

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5135" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="3835" bw="14" op_0_bw="5">
<![CDATA[
branch747:1  %input_19_V_load_31 = load i14* %input_19_V_addr_31, align 2

]]></Node>
<StgValue><ssdm name="input_19_V_load_31"/></StgValue>
</operation>

<operation id="5136" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="3836" bw="0" op_0_bw="0">
<![CDATA[
branch747:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0923

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5137" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="3839" bw="14" op_0_bw="5">
<![CDATA[
branch746:1  %input_18_V_load_31 = load i14* %input_18_V_addr_25, align 2

]]></Node>
<StgValue><ssdm name="input_18_V_load_31"/></StgValue>
</operation>

<operation id="5138" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="3840" bw="0" op_0_bw="0">
<![CDATA[
branch746:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0923

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5139" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="3843" bw="14" op_0_bw="5">
<![CDATA[
branch745:1  %input_17_V_load_31 = load i14* %input_17_V_addr_27, align 2

]]></Node>
<StgValue><ssdm name="input_17_V_load_31"/></StgValue>
</operation>

<operation id="5140" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="3844" bw="0" op_0_bw="0">
<![CDATA[
branch745:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0923

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5141" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="3847" bw="14" op_0_bw="5">
<![CDATA[
branch744:1  %input_16_V_load_31 = load i14* %input_16_V_addr_31, align 2

]]></Node>
<StgValue><ssdm name="input_16_V_load_31"/></StgValue>
</operation>

<operation id="5142" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="3848" bw="0" op_0_bw="0">
<![CDATA[
branch744:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0923

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5143" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="3851" bw="14" op_0_bw="5">
<![CDATA[
branch743:1  %input_15_V_load_31 = load i14* %input_15_V_addr_31, align 2

]]></Node>
<StgValue><ssdm name="input_15_V_load_31"/></StgValue>
</operation>

<operation id="5144" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="3852" bw="0" op_0_bw="0">
<![CDATA[
branch743:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0923

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5145" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="3855" bw="14" op_0_bw="5">
<![CDATA[
branch742:1  %input_14_V_load_31 = load i14* %input_14_V_addr_31, align 2

]]></Node>
<StgValue><ssdm name="input_14_V_load_31"/></StgValue>
</operation>

<operation id="5146" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="3856" bw="0" op_0_bw="0">
<![CDATA[
branch742:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0923

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5147" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="3859" bw="14" op_0_bw="5">
<![CDATA[
branch741:1  %input_13_V_load_31 = load i14* %input_13_V_addr_29, align 2

]]></Node>
<StgValue><ssdm name="input_13_V_load_31"/></StgValue>
</operation>

<operation id="5148" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="3860" bw="0" op_0_bw="0">
<![CDATA[
branch741:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0923

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5149" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="3863" bw="14" op_0_bw="5">
<![CDATA[
branch740:1  %input_12_V_load_31 = load i14* %input_12_V_addr_24, align 2

]]></Node>
<StgValue><ssdm name="input_12_V_load_31"/></StgValue>
</operation>

<operation id="5150" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="3864" bw="0" op_0_bw="0">
<![CDATA[
branch740:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0923

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5151" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="3867" bw="14" op_0_bw="5">
<![CDATA[
branch739:1  %input_11_V_load_31 = load i14* %input_11_V_addr_31, align 2

]]></Node>
<StgValue><ssdm name="input_11_V_load_31"/></StgValue>
</operation>

<operation id="5152" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="3868" bw="0" op_0_bw="0">
<![CDATA[
branch739:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0923

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5153" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="3871" bw="14" op_0_bw="5">
<![CDATA[
branch738:1  %input_10_V_load_31 = load i14* %input_10_V_addr_31, align 2

]]></Node>
<StgValue><ssdm name="input_10_V_load_31"/></StgValue>
</operation>

<operation id="5154" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="3872" bw="0" op_0_bw="0">
<![CDATA[
branch738:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0923

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5155" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="3875" bw="14" op_0_bw="5">
<![CDATA[
branch737:1  %input_9_V_load_31 = load i14* %input_9_V_addr_31, align 2

]]></Node>
<StgValue><ssdm name="input_9_V_load_31"/></StgValue>
</operation>

<operation id="5156" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="3876" bw="0" op_0_bw="0">
<![CDATA[
branch737:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0923

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5157" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3879" bw="14" op_0_bw="5">
<![CDATA[
branch736:1  %input_8_V_load_31 = load i14* %input_8_V_addr_31, align 2

]]></Node>
<StgValue><ssdm name="input_8_V_load_31"/></StgValue>
</operation>

<operation id="5158" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3880" bw="0" op_0_bw="0">
<![CDATA[
branch736:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0923

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5159" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3883" bw="14" op_0_bw="5">
<![CDATA[
branch735:1  %input_7_V_load_31 = load i14* %input_7_V_addr_26, align 2

]]></Node>
<StgValue><ssdm name="input_7_V_load_31"/></StgValue>
</operation>

<operation id="5160" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3884" bw="0" op_0_bw="0">
<![CDATA[
branch735:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0923

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5161" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3887" bw="14" op_0_bw="5">
<![CDATA[
branch734:1  %input_6_V_load_31 = load i14* %input_6_V_addr_23, align 2

]]></Node>
<StgValue><ssdm name="input_6_V_load_31"/></StgValue>
</operation>

<operation id="5162" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3888" bw="0" op_0_bw="0">
<![CDATA[
branch734:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0923

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5163" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3891" bw="14" op_0_bw="5">
<![CDATA[
branch733:1  %input_5_V_load_39 = load i14* %input_5_V_addr_29, align 2

]]></Node>
<StgValue><ssdm name="input_5_V_load_39"/></StgValue>
</operation>

<operation id="5164" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3892" bw="0" op_0_bw="0">
<![CDATA[
branch733:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0923

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5165" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3895" bw="14" op_0_bw="5">
<![CDATA[
branch732:1  %input_4_V_load_39 = load i14* %input_4_V_addr_28, align 2

]]></Node>
<StgValue><ssdm name="input_4_V_load_39"/></StgValue>
</operation>

<operation id="5166" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3896" bw="0" op_0_bw="0">
<![CDATA[
branch732:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0923

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5167" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3899" bw="14" op_0_bw="5">
<![CDATA[
branch731:1  %input_3_V_load_39 = load i14* %input_3_V_addr_30, align 2

]]></Node>
<StgValue><ssdm name="input_3_V_load_39"/></StgValue>
</operation>

<operation id="5168" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3900" bw="0" op_0_bw="0">
<![CDATA[
branch731:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0923

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5169" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3903" bw="14" op_0_bw="5">
<![CDATA[
branch730:1  %input_2_V_load_39 = load i14* %input_2_V_addr_29, align 2

]]></Node>
<StgValue><ssdm name="input_2_V_load_39"/></StgValue>
</operation>

<operation id="5170" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3904" bw="0" op_0_bw="0">
<![CDATA[
branch730:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0923

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5171" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3907" bw="14" op_0_bw="5">
<![CDATA[
branch729:1  %input_1_V_load_29 = load i14* %input_1_V_addr_25, align 2

]]></Node>
<StgValue><ssdm name="input_1_V_load_29"/></StgValue>
</operation>

<operation id="5172" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3908" bw="0" op_0_bw="0">
<![CDATA[
branch729:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0923

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5173" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="3911" bw="14" op_0_bw="5">
<![CDATA[
branch754:1  %input_26_V_load_20 = load i14* %input_26_V_addr_20, align 2

]]></Node>
<StgValue><ssdm name="input_26_V_load_20"/></StgValue>
</operation>

<operation id="5174" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="3912" bw="0" op_0_bw="0">
<![CDATA[
branch754:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0923

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5175" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3914" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0" op_4_bw="14" op_5_bw="0" op_6_bw="14" op_7_bw="0" op_8_bw="14" op_9_bw="0" op_10_bw="14" op_11_bw="0" op_12_bw="14" op_13_bw="0" op_14_bw="14" op_15_bw="0" op_16_bw="14" op_17_bw="0" op_18_bw="14" op_19_bw="0" op_20_bw="14" op_21_bw="0" op_22_bw="14" op_23_bw="0" op_24_bw="14" op_25_bw="0" op_26_bw="14" op_27_bw="0" op_28_bw="14" op_29_bw="0" op_30_bw="14" op_31_bw="0" op_32_bw="14" op_33_bw="0" op_34_bw="14" op_35_bw="0" op_36_bw="14" op_37_bw="0" op_38_bw="14" op_39_bw="0" op_40_bw="14" op_41_bw="0" op_42_bw="14" op_43_bw="0" op_44_bw="14" op_45_bw="0" op_46_bw="14" op_47_bw="0" op_48_bw="14" op_49_bw="0" op_50_bw="14" op_51_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0923:0  %phi_ln1117_31 = phi i14 [ %input_1_V_load_29, %branch729 ], [ %input_2_V_load_39, %branch730 ], [ %input_3_V_load_39, %branch731 ], [ %input_4_V_load_39, %branch732 ], [ %input_5_V_load_39, %branch733 ], [ %input_6_V_load_31, %branch734 ], [ %input_7_V_load_31, %branch735 ], [ %input_8_V_load_31, %branch736 ], [ %input_9_V_load_31, %branch737 ], [ %input_10_V_load_31, %branch738 ], [ %input_11_V_load_31, %branch739 ], [ %input_12_V_load_31, %branch740 ], [ %input_13_V_load_31, %branch741 ], [ %input_14_V_load_31, %branch742 ], [ %input_15_V_load_31, %branch743 ], [ %input_16_V_load_31, %branch744 ], [ %input_17_V_load_31, %branch745 ], [ %input_18_V_load_31, %branch746 ], [ %input_19_V_load_31, %branch747 ], [ %input_20_V_load_31, %branch748 ], [ %input_21_V_load_31, %branch749 ], [ %input_22_V_load_31, %branch750 ], [ %input_23_V_load_31, %branch751 ], [ %input_24_V_load_31, %branch752 ], [ %input_25_V_load_31, %branch753 ], [ %input_26_V_load_20, %branch754 ]

]]></Node>
<StgValue><ssdm name="phi_ln1117_31"/></StgValue>
</operation>

<operation id="5176" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3915" bw="19" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0923:1  %sext_ln1118_105 = sext i14 %phi_ln1117_31 to i19

]]></Node>
<StgValue><ssdm name="sext_ln1118_105"/></StgValue>
</operation>

<operation id="5177" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3916" bw="18" op_0_bw="18" op_1_bw="14" op_2_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0923:2  %shl_ln1118_16 = call i18 @_ssdm_op_BitConcatenate.i18.i14.i4(i14 %phi_ln1117_31, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_16"/></StgValue>
</operation>

<operation id="5178" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3917" bw="19" op_0_bw="18">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0923:3  %sext_ln1118_106 = sext i18 %shl_ln1118_16 to i19

]]></Node>
<StgValue><ssdm name="sext_ln1118_106"/></StgValue>
</operation>

<operation id="5179" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3918" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0923:4  %add_ln1118_4 = add i19 %sext_ln1118_105, %sext_ln1118_106

]]></Node>
<StgValue><ssdm name="add_ln1118_4"/></StgValue>
</operation>

<operation id="5180" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3919" bw="28" op_0_bw="19">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0923:5  %sext_ln1118_107 = sext i19 %add_ln1118_4 to i28

]]></Node>
<StgValue><ssdm name="sext_ln1118_107"/></StgValue>
</operation>

<operation id="5181" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3921" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0923:7  %shl_ln728_123 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_180, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_123"/></StgValue>
</operation>

<operation id="5182" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3922" bw="29" op_0_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0923:8  %zext_ln728_12 = zext i22 %shl_ln728_123 to i29

]]></Node>
<StgValue><ssdm name="zext_ln728_12"/></StgValue>
</operation>

<operation id="5183" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3923" bw="29" op_0_bw="28">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0923:9  %zext_ln703_69 = zext i28 %sext_ln1118_107 to i29

]]></Node>
<StgValue><ssdm name="zext_ln703_69"/></StgValue>
</operation>

<operation id="5184" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3924" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0923:10  %add_ln1192_128 = add nsw i29 %zext_ln703_69, %zext_ln728_12

]]></Node>
<StgValue><ssdm name="add_ln1192_128"/></StgValue>
</operation>

<operation id="5185" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3925" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0" op_36_bw="5" op_37_bw="0" op_38_bw="5" op_39_bw="0" op_40_bw="5" op_41_bw="0" op_42_bw="5" op_43_bw="0" op_44_bw="5" op_45_bw="0" op_46_bw="5" op_47_bw="0" op_48_bw="5" op_49_bw="0" op_50_bw="5" op_51_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0923:11  switch i5 %select_ln32, label %branch587 [
    i5 0, label %branch562
    i5 1, label %branch563
    i5 2, label %branch564
    i5 3, label %branch565
    i5 4, label %branch566
    i5 5, label %branch567
    i5 6, label %branch568
    i5 7, label %branch569
    i5 8, label %branch570
    i5 9, label %branch571
    i5 10, label %branch572
    i5 11, label %branch573
    i5 12, label %branch574
    i5 13, label %branch575
    i5 14, label %branch576
    i5 15, label %branch577
    i5 -16, label %branch578
    i5 -15, label %branch579
    i5 -14, label %branch580
    i5 -13, label %branch581
    i5 -12, label %branch582
    i5 -11, label %branch583
    i5 -10, label %branch584
    i5 -9, label %branch585
    i5 -8, label %branch586
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="5186" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4034" bw="14" op_0_bw="14" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0720:3  %tmp_181 = call i14 @_ssdm_op_PartSelect.i14.i29.i32.i32(i29 %add_ln1192_128, i32 8, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_181"/></StgValue>
</operation>

<operation id="5187" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4035" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0720:4  %shl_ln728_124 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_181, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_124"/></StgValue>
</operation>

<operation id="5188" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4036" bw="24" op_0_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0720:5  %zext_ln703_70 = zext i22 %shl_ln728_124 to i24

]]></Node>
<StgValue><ssdm name="zext_ln703_70"/></StgValue>
</operation>

<operation id="5189" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4037" bw="24" op_0_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0720:6  %zext_ln1192_55 = zext i23 %mul_ln1118_72 to i24

]]></Node>
<StgValue><ssdm name="zext_ln1192_55"/></StgValue>
</operation>

<operation id="5190" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4038" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0720:7  %add_ln1192_129 = add i24 %zext_ln703_70, %zext_ln1192_55

]]></Node>
<StgValue><ssdm name="add_ln1192_129"/></StgValue>
</operation>

<operation id="5191" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4039" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0" op_36_bw="5" op_37_bw="0" op_38_bw="5" op_39_bw="0" op_40_bw="5" op_41_bw="0" op_42_bw="5" op_43_bw="0" op_44_bw="5" op_45_bw="0" op_46_bw="5" op_47_bw="0" op_48_bw="5" op_49_bw="0" op_50_bw="5" op_51_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0720:8  switch i5 %select_ln32, label %branch417 [
    i5 0, label %branch392
    i5 1, label %branch393
    i5 2, label %branch394
    i5 3, label %branch395
    i5 4, label %branch396
    i5 5, label %branch397
    i5 6, label %branch398
    i5 7, label %branch399
    i5 8, label %branch400
    i5 9, label %branch401
    i5 10, label %branch402
    i5 11, label %branch403
    i5 12, label %branch404
    i5 13, label %branch405
    i5 14, label %branch406
    i5 15, label %branch407
    i5 -16, label %branch408
    i5 -15, label %branch409
    i5 -14, label %branch410
    i5 -13, label %branch411
    i5 -12, label %branch412
    i5 -11, label %branch413
    i5 -10, label %branch414
    i5 -9, label %branch415
    i5 -8, label %branch416
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="5192" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="4042" bw="14" op_0_bw="5">
<![CDATA[
branch416:1  %input_24_V_load_33 = load i14* %input_24_V_addr_30, align 2

]]></Node>
<StgValue><ssdm name="input_24_V_load_33"/></StgValue>
</operation>

<operation id="5193" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="4043" bw="0" op_0_bw="0">
<![CDATA[
branch416:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0517

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5194" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="4046" bw="14" op_0_bw="5">
<![CDATA[
branch415:1  %input_23_V_load_33 = load i14* %input_23_V_addr_28, align 2

]]></Node>
<StgValue><ssdm name="input_23_V_load_33"/></StgValue>
</operation>

<operation id="5195" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="4047" bw="0" op_0_bw="0">
<![CDATA[
branch415:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0517

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5196" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="4050" bw="14" op_0_bw="5">
<![CDATA[
branch414:1  %input_22_V_load_33 = load i14* %input_22_V_addr_33, align 2

]]></Node>
<StgValue><ssdm name="input_22_V_load_33"/></StgValue>
</operation>

<operation id="5197" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="4051" bw="0" op_0_bw="0">
<![CDATA[
branch414:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0517

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5198" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="4054" bw="14" op_0_bw="5">
<![CDATA[
branch413:1  %input_21_V_load_33 = load i14* %input_21_V_addr_33, align 2

]]></Node>
<StgValue><ssdm name="input_21_V_load_33"/></StgValue>
</operation>

<operation id="5199" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="4055" bw="0" op_0_bw="0">
<![CDATA[
branch413:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0517

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5200" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="4058" bw="14" op_0_bw="5">
<![CDATA[
branch412:1  %input_20_V_load_33 = load i14* %input_20_V_addr_33, align 2

]]></Node>
<StgValue><ssdm name="input_20_V_load_33"/></StgValue>
</operation>

<operation id="5201" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="4059" bw="0" op_0_bw="0">
<![CDATA[
branch412:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0517

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5202" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="4062" bw="14" op_0_bw="5">
<![CDATA[
branch411:1  %input_19_V_load_33 = load i14* %input_19_V_addr_33, align 2

]]></Node>
<StgValue><ssdm name="input_19_V_load_33"/></StgValue>
</operation>

<operation id="5203" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="4063" bw="0" op_0_bw="0">
<![CDATA[
branch411:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0517

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5204" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="4066" bw="14" op_0_bw="5">
<![CDATA[
branch410:1  %input_18_V_load_33 = load i14* %input_18_V_addr_27, align 2

]]></Node>
<StgValue><ssdm name="input_18_V_load_33"/></StgValue>
</operation>

<operation id="5205" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="4067" bw="0" op_0_bw="0">
<![CDATA[
branch410:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0517

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5206" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="4070" bw="14" op_0_bw="5">
<![CDATA[
branch409:1  %input_17_V_load_33 = load i14* %input_17_V_addr_29, align 2

]]></Node>
<StgValue><ssdm name="input_17_V_load_33"/></StgValue>
</operation>

<operation id="5207" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="4071" bw="0" op_0_bw="0">
<![CDATA[
branch409:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0517

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5208" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="4074" bw="14" op_0_bw="5">
<![CDATA[
branch408:1  %input_16_V_load_33 = load i14* %input_16_V_addr_33, align 2

]]></Node>
<StgValue><ssdm name="input_16_V_load_33"/></StgValue>
</operation>

<operation id="5209" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="4075" bw="0" op_0_bw="0">
<![CDATA[
branch408:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0517

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5210" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="4078" bw="14" op_0_bw="5">
<![CDATA[
branch407:1  %input_15_V_load_33 = load i14* %input_15_V_addr_33, align 2

]]></Node>
<StgValue><ssdm name="input_15_V_load_33"/></StgValue>
</operation>

<operation id="5211" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="4079" bw="0" op_0_bw="0">
<![CDATA[
branch407:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0517

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5212" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="4082" bw="14" op_0_bw="5">
<![CDATA[
branch406:1  %input_14_V_load_33 = load i14* %input_14_V_addr_33, align 2

]]></Node>
<StgValue><ssdm name="input_14_V_load_33"/></StgValue>
</operation>

<operation id="5213" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="4083" bw="0" op_0_bw="0">
<![CDATA[
branch406:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0517

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5214" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="4086" bw="14" op_0_bw="5">
<![CDATA[
branch405:1  %input_13_V_load_33 = load i14* %input_13_V_addr_31, align 2

]]></Node>
<StgValue><ssdm name="input_13_V_load_33"/></StgValue>
</operation>

<operation id="5215" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="4087" bw="0" op_0_bw="0">
<![CDATA[
branch405:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0517

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5216" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="4090" bw="14" op_0_bw="5">
<![CDATA[
branch404:1  %input_12_V_load_33 = load i14* %input_12_V_addr_26, align 2

]]></Node>
<StgValue><ssdm name="input_12_V_load_33"/></StgValue>
</operation>

<operation id="5217" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="4091" bw="0" op_0_bw="0">
<![CDATA[
branch404:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0517

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5218" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="4094" bw="14" op_0_bw="5">
<![CDATA[
branch403:1  %input_11_V_load_33 = load i14* %input_11_V_addr_33, align 2

]]></Node>
<StgValue><ssdm name="input_11_V_load_33"/></StgValue>
</operation>

<operation id="5219" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="4095" bw="0" op_0_bw="0">
<![CDATA[
branch403:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0517

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5220" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="4098" bw="14" op_0_bw="5">
<![CDATA[
branch402:1  %input_10_V_load_33 = load i14* %input_10_V_addr_33, align 2

]]></Node>
<StgValue><ssdm name="input_10_V_load_33"/></StgValue>
</operation>

<operation id="5221" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="4099" bw="0" op_0_bw="0">
<![CDATA[
branch402:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0517

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5222" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="4102" bw="14" op_0_bw="5">
<![CDATA[
branch401:1  %input_9_V_load_33 = load i14* %input_9_V_addr_33, align 2

]]></Node>
<StgValue><ssdm name="input_9_V_load_33"/></StgValue>
</operation>

<operation id="5223" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="4103" bw="0" op_0_bw="0">
<![CDATA[
branch401:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0517

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5224" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="4106" bw="14" op_0_bw="5">
<![CDATA[
branch400:1  %input_8_V_load_33 = load i14* %input_8_V_addr_33, align 2

]]></Node>
<StgValue><ssdm name="input_8_V_load_33"/></StgValue>
</operation>

<operation id="5225" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="4107" bw="0" op_0_bw="0">
<![CDATA[
branch400:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0517

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5226" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="4110" bw="14" op_0_bw="5">
<![CDATA[
branch399:1  %input_7_V_load_33 = load i14* %input_7_V_addr_28, align 2

]]></Node>
<StgValue><ssdm name="input_7_V_load_33"/></StgValue>
</operation>

<operation id="5227" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="4111" bw="0" op_0_bw="0">
<![CDATA[
branch399:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0517

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5228" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="4114" bw="14" op_0_bw="5">
<![CDATA[
branch398:1  %input_6_V_load_33 = load i14* %input_6_V_addr_25, align 2

]]></Node>
<StgValue><ssdm name="input_6_V_load_33"/></StgValue>
</operation>

<operation id="5229" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="4115" bw="0" op_0_bw="0">
<![CDATA[
branch398:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0517

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5230" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="4118" bw="14" op_0_bw="5">
<![CDATA[
branch397:1  %input_5_V_load_41 = load i14* %input_5_V_addr_31, align 2

]]></Node>
<StgValue><ssdm name="input_5_V_load_41"/></StgValue>
</operation>

<operation id="5231" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="4119" bw="0" op_0_bw="0">
<![CDATA[
branch397:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0517

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5232" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="4122" bw="14" op_0_bw="5">
<![CDATA[
branch396:1  %input_4_V_load_41 = load i14* %input_4_V_addr_30, align 2

]]></Node>
<StgValue><ssdm name="input_4_V_load_41"/></StgValue>
</operation>

<operation id="5233" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="4123" bw="0" op_0_bw="0">
<![CDATA[
branch396:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0517

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5234" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="4126" bw="14" op_0_bw="5">
<![CDATA[
branch395:1  %input_3_V_load_41 = load i14* %input_3_V_addr_32, align 2

]]></Node>
<StgValue><ssdm name="input_3_V_load_41"/></StgValue>
</operation>

<operation id="5235" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="4127" bw="0" op_0_bw="0">
<![CDATA[
branch395:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0517

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5236" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="4130" bw="14" op_0_bw="5">
<![CDATA[
branch394:1  %input_2_V_load_41 = load i14* %input_2_V_addr_31, align 2

]]></Node>
<StgValue><ssdm name="input_2_V_load_41"/></StgValue>
</operation>

<operation id="5237" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="4131" bw="0" op_0_bw="0">
<![CDATA[
branch394:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0517

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5238" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4134" bw="14" op_0_bw="5">
<![CDATA[
branch393:1  %input_1_V_load_30 = load i14* %input_1_V_addr_26, align 2

]]></Node>
<StgValue><ssdm name="input_1_V_load_30"/></StgValue>
</operation>

<operation id="5239" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4135" bw="0" op_0_bw="0">
<![CDATA[
branch393:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0517

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5240" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4138" bw="14" op_0_bw="5">
<![CDATA[
branch392:1  %input_0_V_load_19 = load i14* %input_0_V_addr_19, align 2

]]></Node>
<StgValue><ssdm name="input_0_V_load_19"/></StgValue>
</operation>

<operation id="5241" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4139" bw="0" op_0_bw="0">
<![CDATA[
branch392:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0517

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5242" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="4142" bw="14" op_0_bw="5">
<![CDATA[
branch417:1  %input_25_V_load_33 = load i14* %input_25_V_addr_33, align 2

]]></Node>
<StgValue><ssdm name="input_25_V_load_33"/></StgValue>
</operation>

<operation id="5243" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="4143" bw="0" op_0_bw="0">
<![CDATA[
branch417:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0517

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5244" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4145" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0" op_4_bw="14" op_5_bw="0" op_6_bw="14" op_7_bw="0" op_8_bw="14" op_9_bw="0" op_10_bw="14" op_11_bw="0" op_12_bw="14" op_13_bw="0" op_14_bw="14" op_15_bw="0" op_16_bw="14" op_17_bw="0" op_18_bw="14" op_19_bw="0" op_20_bw="14" op_21_bw="0" op_22_bw="14" op_23_bw="0" op_24_bw="14" op_25_bw="0" op_26_bw="14" op_27_bw="0" op_28_bw="14" op_29_bw="0" op_30_bw="14" op_31_bw="0" op_32_bw="14" op_33_bw="0" op_34_bw="14" op_35_bw="0" op_36_bw="14" op_37_bw="0" op_38_bw="14" op_39_bw="0" op_40_bw="14" op_41_bw="0" op_42_bw="14" op_43_bw="0" op_44_bw="14" op_45_bw="0" op_46_bw="14" op_47_bw="0" op_48_bw="14" op_49_bw="0" op_50_bw="14" op_51_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0517:0  %phi_ln1117_33 = phi i14 [ %input_0_V_load_19, %branch392 ], [ %input_1_V_load_30, %branch393 ], [ %input_2_V_load_41, %branch394 ], [ %input_3_V_load_41, %branch395 ], [ %input_4_V_load_41, %branch396 ], [ %input_5_V_load_41, %branch397 ], [ %input_6_V_load_33, %branch398 ], [ %input_7_V_load_33, %branch399 ], [ %input_8_V_load_33, %branch400 ], [ %input_9_V_load_33, %branch401 ], [ %input_10_V_load_33, %branch402 ], [ %input_11_V_load_33, %branch403 ], [ %input_12_V_load_33, %branch404 ], [ %input_13_V_load_33, %branch405 ], [ %input_14_V_load_33, %branch406 ], [ %input_15_V_load_33, %branch407 ], [ %input_16_V_load_33, %branch408 ], [ %input_17_V_load_33, %branch409 ], [ %input_18_V_load_33, %branch410 ], [ %input_19_V_load_33, %branch411 ], [ %input_20_V_load_33, %branch412 ], [ %input_21_V_load_33, %branch413 ], [ %input_22_V_load_33, %branch414 ], [ %input_23_V_load_33, %branch415 ], [ %input_24_V_load_33, %branch416 ], [ %input_25_V_load_33, %branch417 ]

]]></Node>
<StgValue><ssdm name="phi_ln1117_33"/></StgValue>
</operation>

<operation id="5245" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4146" bw="23" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0517:1  %sext_ln1118_109 = sext i14 %phi_ln1117_33 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1118_109"/></StgValue>
</operation>

<operation id="5246" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4147" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0517:2  %mul_ln1118_73 = mul i23 %sext_ln1118_109, 138

]]></Node>
<StgValue><ssdm name="mul_ln1118_73"/></StgValue>
</operation>

<operation id="5247" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4148" bw="14" op_0_bw="14" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0517:3  %tmp_182 = call i14 @_ssdm_op_PartSelect.i14.i24.i32.i32(i24 %add_ln1192_129, i32 8, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_182"/></StgValue>
</operation>

<operation id="5248" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4149" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0517:4  %shl_ln728_125 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_182, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_125"/></StgValue>
</operation>

<operation id="5249" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4150" bw="24" op_0_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0517:5  %zext_ln703_71 = zext i22 %shl_ln728_125 to i24

]]></Node>
<StgValue><ssdm name="zext_ln703_71"/></StgValue>
</operation>

<operation id="5250" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4151" bw="24" op_0_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0517:6  %zext_ln1192_56 = zext i23 %mul_ln1118_73 to i24

]]></Node>
<StgValue><ssdm name="zext_ln1192_56"/></StgValue>
</operation>

<operation id="5251" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4152" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0517:7  %add_ln1192_130 = add i24 %zext_ln703_71, %zext_ln1192_56

]]></Node>
<StgValue><ssdm name="add_ln1192_130"/></StgValue>
</operation>

<operation id="5252" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4153" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0" op_36_bw="5" op_37_bw="0" op_38_bw="5" op_39_bw="0" op_40_bw="5" op_41_bw="0" op_42_bw="5" op_43_bw="0" op_44_bw="5" op_45_bw="0" op_46_bw="5" op_47_bw="0" op_48_bw="5" op_49_bw="0" op_50_bw="5" op_51_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0517:8  switch i5 %select_ln32, label %branch250 [
    i5 0, label %branch225
    i5 1, label %branch226
    i5 2, label %branch227
    i5 3, label %branch228
    i5 4, label %branch229
    i5 5, label %branch230
    i5 6, label %branch231
    i5 7, label %branch232
    i5 8, label %branch233
    i5 9, label %branch234
    i5 10, label %branch235
    i5 11, label %branch236
    i5 12, label %branch237
    i5 13, label %branch238
    i5 14, label %branch239
    i5 15, label %branch240
    i5 -16, label %branch241
    i5 -15, label %branch242
    i5 -14, label %branch243
    i5 -13, label %branch244
    i5 -12, label %branch245
    i5 -11, label %branch246
    i5 -10, label %branch247
    i5 -9, label %branch248
    i5 -8, label %branch249
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="5253" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="4156" bw="14" op_0_bw="5">
<![CDATA[
branch249:1  %input_25_V_load_34 = load i14* %input_25_V_addr_34, align 2

]]></Node>
<StgValue><ssdm name="input_25_V_load_34"/></StgValue>
</operation>

<operation id="5254" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="4157" bw="0" op_0_bw="0">
<![CDATA[
branch249:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0315

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5255" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="4160" bw="14" op_0_bw="5">
<![CDATA[
branch248:1  %input_24_V_load_34 = load i14* %input_24_V_addr_31, align 2

]]></Node>
<StgValue><ssdm name="input_24_V_load_34"/></StgValue>
</operation>

<operation id="5256" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="4161" bw="0" op_0_bw="0">
<![CDATA[
branch248:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0315

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5257" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="4164" bw="14" op_0_bw="5">
<![CDATA[
branch247:1  %input_23_V_load_34 = load i14* %input_23_V_addr_29, align 2

]]></Node>
<StgValue><ssdm name="input_23_V_load_34"/></StgValue>
</operation>

<operation id="5258" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="4165" bw="0" op_0_bw="0">
<![CDATA[
branch247:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0315

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5259" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="4168" bw="14" op_0_bw="5">
<![CDATA[
branch246:1  %input_22_V_load_34 = load i14* %input_22_V_addr_34, align 2

]]></Node>
<StgValue><ssdm name="input_22_V_load_34"/></StgValue>
</operation>

<operation id="5260" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="4169" bw="0" op_0_bw="0">
<![CDATA[
branch246:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0315

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5261" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="4172" bw="14" op_0_bw="5">
<![CDATA[
branch245:1  %input_21_V_load_34 = load i14* %input_21_V_addr_34, align 2

]]></Node>
<StgValue><ssdm name="input_21_V_load_34"/></StgValue>
</operation>

<operation id="5262" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="4173" bw="0" op_0_bw="0">
<![CDATA[
branch245:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0315

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5263" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="4176" bw="14" op_0_bw="5">
<![CDATA[
branch244:1  %input_20_V_load_34 = load i14* %input_20_V_addr_34, align 2

]]></Node>
<StgValue><ssdm name="input_20_V_load_34"/></StgValue>
</operation>

<operation id="5264" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="4177" bw="0" op_0_bw="0">
<![CDATA[
branch244:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0315

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5265" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="4180" bw="14" op_0_bw="5">
<![CDATA[
branch243:1  %input_19_V_load_34 = load i14* %input_19_V_addr_34, align 2

]]></Node>
<StgValue><ssdm name="input_19_V_load_34"/></StgValue>
</operation>

<operation id="5266" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="4181" bw="0" op_0_bw="0">
<![CDATA[
branch243:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0315

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5267" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="4184" bw="14" op_0_bw="5">
<![CDATA[
branch242:1  %input_18_V_load_34 = load i14* %input_18_V_addr_28, align 2

]]></Node>
<StgValue><ssdm name="input_18_V_load_34"/></StgValue>
</operation>

<operation id="5268" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="4185" bw="0" op_0_bw="0">
<![CDATA[
branch242:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0315

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5269" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="4188" bw="14" op_0_bw="5">
<![CDATA[
branch241:1  %input_17_V_load_34 = load i14* %input_17_V_addr_30, align 2

]]></Node>
<StgValue><ssdm name="input_17_V_load_34"/></StgValue>
</operation>

<operation id="5270" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="4189" bw="0" op_0_bw="0">
<![CDATA[
branch241:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0315

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5271" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="4192" bw="14" op_0_bw="5">
<![CDATA[
branch240:1  %input_16_V_load_34 = load i14* %input_16_V_addr_34, align 2

]]></Node>
<StgValue><ssdm name="input_16_V_load_34"/></StgValue>
</operation>

<operation id="5272" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="4193" bw="0" op_0_bw="0">
<![CDATA[
branch240:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0315

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5273" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="4196" bw="14" op_0_bw="5">
<![CDATA[
branch239:1  %input_15_V_load_34 = load i14* %input_15_V_addr_34, align 2

]]></Node>
<StgValue><ssdm name="input_15_V_load_34"/></StgValue>
</operation>

<operation id="5274" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="4197" bw="0" op_0_bw="0">
<![CDATA[
branch239:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0315

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5275" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="4200" bw="14" op_0_bw="5">
<![CDATA[
branch238:1  %input_14_V_load_34 = load i14* %input_14_V_addr_34, align 2

]]></Node>
<StgValue><ssdm name="input_14_V_load_34"/></StgValue>
</operation>

<operation id="5276" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="4201" bw="0" op_0_bw="0">
<![CDATA[
branch238:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0315

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5277" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="4204" bw="14" op_0_bw="5">
<![CDATA[
branch237:1  %input_13_V_load_34 = load i14* %input_13_V_addr_32, align 2

]]></Node>
<StgValue><ssdm name="input_13_V_load_34"/></StgValue>
</operation>

<operation id="5278" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="4205" bw="0" op_0_bw="0">
<![CDATA[
branch237:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0315

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5279" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="4208" bw="14" op_0_bw="5">
<![CDATA[
branch236:1  %input_12_V_load_34 = load i14* %input_12_V_addr_27, align 2

]]></Node>
<StgValue><ssdm name="input_12_V_load_34"/></StgValue>
</operation>

<operation id="5280" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="4209" bw="0" op_0_bw="0">
<![CDATA[
branch236:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0315

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5281" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="4212" bw="14" op_0_bw="5">
<![CDATA[
branch235:1  %input_11_V_load_34 = load i14* %input_11_V_addr_34, align 2

]]></Node>
<StgValue><ssdm name="input_11_V_load_34"/></StgValue>
</operation>

<operation id="5282" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="4213" bw="0" op_0_bw="0">
<![CDATA[
branch235:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0315

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5283" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="4216" bw="14" op_0_bw="5">
<![CDATA[
branch234:1  %input_10_V_load_34 = load i14* %input_10_V_addr_34, align 2

]]></Node>
<StgValue><ssdm name="input_10_V_load_34"/></StgValue>
</operation>

<operation id="5284" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="4217" bw="0" op_0_bw="0">
<![CDATA[
branch234:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0315

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5285" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="4220" bw="14" op_0_bw="5">
<![CDATA[
branch233:1  %input_9_V_load_34 = load i14* %input_9_V_addr_34, align 2

]]></Node>
<StgValue><ssdm name="input_9_V_load_34"/></StgValue>
</operation>

<operation id="5286" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="4221" bw="0" op_0_bw="0">
<![CDATA[
branch233:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0315

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5287" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="4224" bw="14" op_0_bw="5">
<![CDATA[
branch232:1  %input_8_V_load_34 = load i14* %input_8_V_addr_34, align 2

]]></Node>
<StgValue><ssdm name="input_8_V_load_34"/></StgValue>
</operation>

<operation id="5288" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="4225" bw="0" op_0_bw="0">
<![CDATA[
branch232:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0315

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5289" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="4228" bw="14" op_0_bw="5">
<![CDATA[
branch231:1  %input_7_V_load_34 = load i14* %input_7_V_addr_29, align 2

]]></Node>
<StgValue><ssdm name="input_7_V_load_34"/></StgValue>
</operation>

<operation id="5290" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="4229" bw="0" op_0_bw="0">
<![CDATA[
branch231:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0315

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5291" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="4232" bw="14" op_0_bw="5">
<![CDATA[
branch230:1  %input_6_V_load_34 = load i14* %input_6_V_addr_26, align 2

]]></Node>
<StgValue><ssdm name="input_6_V_load_34"/></StgValue>
</operation>

<operation id="5292" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="4233" bw="0" op_0_bw="0">
<![CDATA[
branch230:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0315

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5293" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="4236" bw="14" op_0_bw="5">
<![CDATA[
branch229:1  %input_5_V_load_42 = load i14* %input_5_V_addr_32, align 2

]]></Node>
<StgValue><ssdm name="input_5_V_load_42"/></StgValue>
</operation>

<operation id="5294" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="4237" bw="0" op_0_bw="0">
<![CDATA[
branch229:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0315

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5295" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="4240" bw="14" op_0_bw="5">
<![CDATA[
branch228:1  %input_4_V_load_42 = load i14* %input_4_V_addr_31, align 2

]]></Node>
<StgValue><ssdm name="input_4_V_load_42"/></StgValue>
</operation>

<operation id="5296" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="4241" bw="0" op_0_bw="0">
<![CDATA[
branch228:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0315

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5297" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="4244" bw="14" op_0_bw="5">
<![CDATA[
branch227:1  %input_3_V_load_42 = load i14* %input_3_V_addr_33, align 2

]]></Node>
<StgValue><ssdm name="input_3_V_load_42"/></StgValue>
</operation>

<operation id="5298" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="4245" bw="0" op_0_bw="0">
<![CDATA[
branch227:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0315

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5299" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4248" bw="14" op_0_bw="5">
<![CDATA[
branch226:1  %input_2_V_load_42 = load i14* %input_2_V_addr_32, align 2

]]></Node>
<StgValue><ssdm name="input_2_V_load_42"/></StgValue>
</operation>

<operation id="5300" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4249" bw="0" op_0_bw="0">
<![CDATA[
branch226:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0315

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5301" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4252" bw="14" op_0_bw="5">
<![CDATA[
branch225:1  %input_1_V_load_31 = load i14* %input_1_V_addr_27, align 2

]]></Node>
<StgValue><ssdm name="input_1_V_load_31"/></StgValue>
</operation>

<operation id="5302" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4253" bw="0" op_0_bw="0">
<![CDATA[
branch225:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0315

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5303" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="4256" bw="14" op_0_bw="5">
<![CDATA[
branch250:1  %input_26_V_load_22 = load i14* %input_26_V_addr_22, align 2

]]></Node>
<StgValue><ssdm name="input_26_V_load_22"/></StgValue>
</operation>

<operation id="5304" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="4257" bw="0" op_0_bw="0">
<![CDATA[
branch250:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0315

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5305" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4259" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0" op_4_bw="14" op_5_bw="0" op_6_bw="14" op_7_bw="0" op_8_bw="14" op_9_bw="0" op_10_bw="14" op_11_bw="0" op_12_bw="14" op_13_bw="0" op_14_bw="14" op_15_bw="0" op_16_bw="14" op_17_bw="0" op_18_bw="14" op_19_bw="0" op_20_bw="14" op_21_bw="0" op_22_bw="14" op_23_bw="0" op_24_bw="14" op_25_bw="0" op_26_bw="14" op_27_bw="0" op_28_bw="14" op_29_bw="0" op_30_bw="14" op_31_bw="0" op_32_bw="14" op_33_bw="0" op_34_bw="14" op_35_bw="0" op_36_bw="14" op_37_bw="0" op_38_bw="14" op_39_bw="0" op_40_bw="14" op_41_bw="0" op_42_bw="14" op_43_bw="0" op_44_bw="14" op_45_bw="0" op_46_bw="14" op_47_bw="0" op_48_bw="14" op_49_bw="0" op_50_bw="14" op_51_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0315:0  %phi_ln1117_34 = phi i14 [ %input_1_V_load_31, %branch225 ], [ %input_2_V_load_42, %branch226 ], [ %input_3_V_load_42, %branch227 ], [ %input_4_V_load_42, %branch228 ], [ %input_5_V_load_42, %branch229 ], [ %input_6_V_load_34, %branch230 ], [ %input_7_V_load_34, %branch231 ], [ %input_8_V_load_34, %branch232 ], [ %input_9_V_load_34, %branch233 ], [ %input_10_V_load_34, %branch234 ], [ %input_11_V_load_34, %branch235 ], [ %input_12_V_load_34, %branch236 ], [ %input_13_V_load_34, %branch237 ], [ %input_14_V_load_34, %branch238 ], [ %input_15_V_load_34, %branch239 ], [ %input_16_V_load_34, %branch240 ], [ %input_17_V_load_34, %branch241 ], [ %input_18_V_load_34, %branch242 ], [ %input_19_V_load_34, %branch243 ], [ %input_20_V_load_34, %branch244 ], [ %input_21_V_load_34, %branch245 ], [ %input_22_V_load_34, %branch246 ], [ %input_23_V_load_34, %branch247 ], [ %input_24_V_load_34, %branch248 ], [ %input_25_V_load_34, %branch249 ], [ %input_26_V_load_22, %branch250 ]

]]></Node>
<StgValue><ssdm name="phi_ln1117_34"/></StgValue>
</operation>

<operation id="5306" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4260" bw="23" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0315:1  %sext_ln1118_110 = sext i14 %phi_ln1117_34 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1118_110"/></StgValue>
</operation>

<operation id="5307" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4261" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0315:2  %mul_ln1118_74 = mul i23 %sext_ln1118_110, 146

]]></Node>
<StgValue><ssdm name="mul_ln1118_74"/></StgValue>
</operation>

<operation id="5308" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4262" bw="14" op_0_bw="14" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0315:3  %tmp_183 = call i14 @_ssdm_op_PartSelect.i14.i24.i32.i32(i24 %add_ln1192_130, i32 8, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_183"/></StgValue>
</operation>

<operation id="5309" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4263" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0315:4  %shl_ln728_126 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_183, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_126"/></StgValue>
</operation>

<operation id="5310" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4264" bw="24" op_0_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0315:5  %zext_ln703_72 = zext i22 %shl_ln728_126 to i24

]]></Node>
<StgValue><ssdm name="zext_ln703_72"/></StgValue>
</operation>

<operation id="5311" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4265" bw="24" op_0_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0315:6  %zext_ln1192_57 = zext i23 %mul_ln1118_74 to i24

]]></Node>
<StgValue><ssdm name="zext_ln1192_57"/></StgValue>
</operation>

<operation id="5312" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4266" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0315:7  %add_ln1192_131 = add i24 %zext_ln703_72, %zext_ln1192_57

]]></Node>
<StgValue><ssdm name="add_ln1192_131"/></StgValue>
</operation>

<operation id="5313" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4267" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0" op_36_bw="5" op_37_bw="0" op_38_bw="5" op_39_bw="0" op_40_bw="5" op_41_bw="0" op_42_bw="5" op_43_bw="0" op_44_bw="5" op_45_bw="0" op_46_bw="5" op_47_bw="0" op_48_bw="5" op_49_bw="0" op_50_bw="5" op_51_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0315:8  switch i5 %select_ln32, label %branch83 [
    i5 0, label %branch58
    i5 1, label %branch59
    i5 2, label %branch60
    i5 3, label %branch61
    i5 4, label %branch62
    i5 5, label %branch63
    i5 6, label %branch64
    i5 7, label %branch65
    i5 8, label %branch66
    i5 9, label %branch67
    i5 10, label %branch68
    i5 11, label %branch69
    i5 12, label %branch70
    i5 13, label %branch71
    i5 14, label %branch72
    i5 15, label %branch73
    i5 -16, label %branch74
    i5 -15, label %branch75
    i5 -14, label %branch76
    i5 -13, label %branch77
    i5 -12, label %branch78
    i5 -11, label %branch79
    i5 -10, label %branch80
    i5 -9, label %branch81
    i5 -8, label %branch82
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="5314" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="4270" bw="14" op_0_bw="5">
<![CDATA[
branch82:1  %input_26_V_load_23 = load i14* %input_26_V_addr_23, align 2

]]></Node>
<StgValue><ssdm name="input_26_V_load_23"/></StgValue>
</operation>

<operation id="5315" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="4271" bw="0" op_0_bw="0">
<![CDATA[
branch82:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0113

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5316" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="4274" bw="14" op_0_bw="5">
<![CDATA[
branch81:1  %input_25_V_load_35 = load i14* %input_25_V_addr_35, align 2

]]></Node>
<StgValue><ssdm name="input_25_V_load_35"/></StgValue>
</operation>

<operation id="5317" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="4275" bw="0" op_0_bw="0">
<![CDATA[
branch81:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0113

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5318" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="4278" bw="14" op_0_bw="5">
<![CDATA[
branch80:1  %input_24_V_load_35 = load i14* %input_24_V_addr_32, align 2

]]></Node>
<StgValue><ssdm name="input_24_V_load_35"/></StgValue>
</operation>

<operation id="5319" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="4279" bw="0" op_0_bw="0">
<![CDATA[
branch80:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0113

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5320" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="4282" bw="14" op_0_bw="5">
<![CDATA[
branch79:1  %input_23_V_load_35 = load i14* %input_23_V_addr_30, align 2

]]></Node>
<StgValue><ssdm name="input_23_V_load_35"/></StgValue>
</operation>

<operation id="5321" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="4283" bw="0" op_0_bw="0">
<![CDATA[
branch79:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0113

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5322" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="4286" bw="14" op_0_bw="5">
<![CDATA[
branch78:1  %input_22_V_load_35 = load i14* %input_22_V_addr_35, align 2

]]></Node>
<StgValue><ssdm name="input_22_V_load_35"/></StgValue>
</operation>

<operation id="5323" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="4287" bw="0" op_0_bw="0">
<![CDATA[
branch78:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0113

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5324" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="4290" bw="14" op_0_bw="5">
<![CDATA[
branch77:1  %input_21_V_load_35 = load i14* %input_21_V_addr_35, align 2

]]></Node>
<StgValue><ssdm name="input_21_V_load_35"/></StgValue>
</operation>

<operation id="5325" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="4291" bw="0" op_0_bw="0">
<![CDATA[
branch77:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0113

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5326" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="4294" bw="14" op_0_bw="5">
<![CDATA[
branch76:1  %input_20_V_load_35 = load i14* %input_20_V_addr_35, align 2

]]></Node>
<StgValue><ssdm name="input_20_V_load_35"/></StgValue>
</operation>

<operation id="5327" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="4295" bw="0" op_0_bw="0">
<![CDATA[
branch76:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0113

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5328" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="4298" bw="14" op_0_bw="5">
<![CDATA[
branch75:1  %input_19_V_load_35 = load i14* %input_19_V_addr_35, align 2

]]></Node>
<StgValue><ssdm name="input_19_V_load_35"/></StgValue>
</operation>

<operation id="5329" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="4299" bw="0" op_0_bw="0">
<![CDATA[
branch75:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0113

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5330" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="4302" bw="14" op_0_bw="5">
<![CDATA[
branch74:1  %input_18_V_load_35 = load i14* %input_18_V_addr_29, align 2

]]></Node>
<StgValue><ssdm name="input_18_V_load_35"/></StgValue>
</operation>

<operation id="5331" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="4303" bw="0" op_0_bw="0">
<![CDATA[
branch74:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0113

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5332" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="4306" bw="14" op_0_bw="5">
<![CDATA[
branch73:1  %input_17_V_load_35 = load i14* %input_17_V_addr_31, align 2

]]></Node>
<StgValue><ssdm name="input_17_V_load_35"/></StgValue>
</operation>

<operation id="5333" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="4307" bw="0" op_0_bw="0">
<![CDATA[
branch73:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0113

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5334" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="4310" bw="14" op_0_bw="5">
<![CDATA[
branch72:1  %input_16_V_load_35 = load i14* %input_16_V_addr_35, align 2

]]></Node>
<StgValue><ssdm name="input_16_V_load_35"/></StgValue>
</operation>

<operation id="5335" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="4311" bw="0" op_0_bw="0">
<![CDATA[
branch72:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0113

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5336" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="4314" bw="14" op_0_bw="5">
<![CDATA[
branch71:1  %input_15_V_load_35 = load i14* %input_15_V_addr_35, align 2

]]></Node>
<StgValue><ssdm name="input_15_V_load_35"/></StgValue>
</operation>

<operation id="5337" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="4315" bw="0" op_0_bw="0">
<![CDATA[
branch71:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0113

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5338" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="4318" bw="14" op_0_bw="5">
<![CDATA[
branch70:1  %input_14_V_load_35 = load i14* %input_14_V_addr_35, align 2

]]></Node>
<StgValue><ssdm name="input_14_V_load_35"/></StgValue>
</operation>

<operation id="5339" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="4319" bw="0" op_0_bw="0">
<![CDATA[
branch70:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0113

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5340" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="4322" bw="14" op_0_bw="5">
<![CDATA[
branch69:1  %input_13_V_load_35 = load i14* %input_13_V_addr_33, align 2

]]></Node>
<StgValue><ssdm name="input_13_V_load_35"/></StgValue>
</operation>

<operation id="5341" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="4323" bw="0" op_0_bw="0">
<![CDATA[
branch69:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0113

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5342" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="4326" bw="14" op_0_bw="5">
<![CDATA[
branch68:1  %input_12_V_load_35 = load i14* %input_12_V_addr_28, align 2

]]></Node>
<StgValue><ssdm name="input_12_V_load_35"/></StgValue>
</operation>

<operation id="5343" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="4327" bw="0" op_0_bw="0">
<![CDATA[
branch68:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0113

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5344" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="4330" bw="14" op_0_bw="5">
<![CDATA[
branch67:1  %input_11_V_load_35 = load i14* %input_11_V_addr_35, align 2

]]></Node>
<StgValue><ssdm name="input_11_V_load_35"/></StgValue>
</operation>

<operation id="5345" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="4331" bw="0" op_0_bw="0">
<![CDATA[
branch67:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0113

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5346" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="4334" bw="14" op_0_bw="5">
<![CDATA[
branch66:1  %input_10_V_load_35 = load i14* %input_10_V_addr_35, align 2

]]></Node>
<StgValue><ssdm name="input_10_V_load_35"/></StgValue>
</operation>

<operation id="5347" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="4335" bw="0" op_0_bw="0">
<![CDATA[
branch66:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0113

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5348" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="4338" bw="14" op_0_bw="5">
<![CDATA[
branch65:1  %input_9_V_load_35 = load i14* %input_9_V_addr_35, align 2

]]></Node>
<StgValue><ssdm name="input_9_V_load_35"/></StgValue>
</operation>

<operation id="5349" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="4339" bw="0" op_0_bw="0">
<![CDATA[
branch65:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0113

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5350" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="4342" bw="14" op_0_bw="5">
<![CDATA[
branch64:1  %input_8_V_load_35 = load i14* %input_8_V_addr_35, align 2

]]></Node>
<StgValue><ssdm name="input_8_V_load_35"/></StgValue>
</operation>

<operation id="5351" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="4343" bw="0" op_0_bw="0">
<![CDATA[
branch64:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0113

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5352" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="4346" bw="14" op_0_bw="5">
<![CDATA[
branch63:1  %input_7_V_load_35 = load i14* %input_7_V_addr_30, align 2

]]></Node>
<StgValue><ssdm name="input_7_V_load_35"/></StgValue>
</operation>

<operation id="5353" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="4347" bw="0" op_0_bw="0">
<![CDATA[
branch63:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0113

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5354" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="4350" bw="14" op_0_bw="5">
<![CDATA[
branch62:1  %input_6_V_load_35 = load i14* %input_6_V_addr_27, align 2

]]></Node>
<StgValue><ssdm name="input_6_V_load_35"/></StgValue>
</operation>

<operation id="5355" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="4351" bw="0" op_0_bw="0">
<![CDATA[
branch62:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0113

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5356" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="4354" bw="14" op_0_bw="5">
<![CDATA[
branch61:1  %input_5_V_load_43 = load i14* %input_5_V_addr_33, align 2

]]></Node>
<StgValue><ssdm name="input_5_V_load_43"/></StgValue>
</operation>

<operation id="5357" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="4355" bw="0" op_0_bw="0">
<![CDATA[
branch61:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0113

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5358" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="4358" bw="14" op_0_bw="5">
<![CDATA[
branch60:1  %input_4_V_load_43 = load i14* %input_4_V_addr_32, align 2

]]></Node>
<StgValue><ssdm name="input_4_V_load_43"/></StgValue>
</operation>

<operation id="5359" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="4359" bw="0" op_0_bw="0">
<![CDATA[
branch60:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0113

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5360" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4362" bw="14" op_0_bw="5">
<![CDATA[
branch59:1  %input_3_V_load_43 = load i14* %input_3_V_addr_34, align 2

]]></Node>
<StgValue><ssdm name="input_3_V_load_43"/></StgValue>
</operation>

<operation id="5361" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4363" bw="0" op_0_bw="0">
<![CDATA[
branch59:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0113

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5362" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4366" bw="14" op_0_bw="5">
<![CDATA[
branch58:1  %input_2_V_load_43 = load i14* %input_2_V_addr_33, align 2

]]></Node>
<StgValue><ssdm name="input_2_V_load_43"/></StgValue>
</operation>

<operation id="5363" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4367" bw="0" op_0_bw="0">
<![CDATA[
branch58:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0113

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5364" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="4370" bw="14" op_0_bw="5">
<![CDATA[
branch83:1  %input_27_V_load_11 = load i14* %input_27_V_addr_11, align 2

]]></Node>
<StgValue><ssdm name="input_27_V_load_11"/></StgValue>
</operation>

<operation id="5365" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="4371" bw="0" op_0_bw="0">
<![CDATA[
branch83:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0113

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5366" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4373" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0" op_4_bw="14" op_5_bw="0" op_6_bw="14" op_7_bw="0" op_8_bw="14" op_9_bw="0" op_10_bw="14" op_11_bw="0" op_12_bw="14" op_13_bw="0" op_14_bw="14" op_15_bw="0" op_16_bw="14" op_17_bw="0" op_18_bw="14" op_19_bw="0" op_20_bw="14" op_21_bw="0" op_22_bw="14" op_23_bw="0" op_24_bw="14" op_25_bw="0" op_26_bw="14" op_27_bw="0" op_28_bw="14" op_29_bw="0" op_30_bw="14" op_31_bw="0" op_32_bw="14" op_33_bw="0" op_34_bw="14" op_35_bw="0" op_36_bw="14" op_37_bw="0" op_38_bw="14" op_39_bw="0" op_40_bw="14" op_41_bw="0" op_42_bw="14" op_43_bw="0" op_44_bw="14" op_45_bw="0" op_46_bw="14" op_47_bw="0" op_48_bw="14" op_49_bw="0" op_50_bw="14" op_51_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0113:0  %phi_ln1117_35 = phi i14 [ %input_2_V_load_43, %branch58 ], [ %input_3_V_load_43, %branch59 ], [ %input_4_V_load_43, %branch60 ], [ %input_5_V_load_43, %branch61 ], [ %input_6_V_load_35, %branch62 ], [ %input_7_V_load_35, %branch63 ], [ %input_8_V_load_35, %branch64 ], [ %input_9_V_load_35, %branch65 ], [ %input_10_V_load_35, %branch66 ], [ %input_11_V_load_35, %branch67 ], [ %input_12_V_load_35, %branch68 ], [ %input_13_V_load_35, %branch69 ], [ %input_14_V_load_35, %branch70 ], [ %input_15_V_load_35, %branch71 ], [ %input_16_V_load_35, %branch72 ], [ %input_17_V_load_35, %branch73 ], [ %input_18_V_load_35, %branch74 ], [ %input_19_V_load_35, %branch75 ], [ %input_20_V_load_35, %branch76 ], [ %input_21_V_load_35, %branch77 ], [ %input_22_V_load_35, %branch78 ], [ %input_23_V_load_35, %branch79 ], [ %input_24_V_load_35, %branch80 ], [ %input_25_V_load_35, %branch81 ], [ %input_26_V_load_23, %branch82 ], [ %input_27_V_load_11, %branch83 ]

]]></Node>
<StgValue><ssdm name="phi_ln1117_35"/></StgValue>
</operation>

<operation id="5367" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4374" bw="20" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0113:1  %sext_ln1118_111 = sext i14 %phi_ln1117_35 to i20

]]></Node>
<StgValue><ssdm name="sext_ln1118_111"/></StgValue>
</operation>

<operation id="5368" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4375" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0113:2  %mul_ln1118_75 = mul i20 %sext_ln1118_111, -26

]]></Node>
<StgValue><ssdm name="mul_ln1118_75"/></StgValue>
</operation>

<operation id="5369" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4377" bw="14" op_0_bw="14" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0113:4  %tmp_184 = call i14 @_ssdm_op_PartSelect.i14.i24.i32.i32(i24 %add_ln1192_131, i32 8, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_184"/></StgValue>
</operation>

<operation id="5370" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="5139" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch388:0  %input_24_V_addr_36 = getelementptr [28 x i14]* %input_24_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_24_V_addr_36"/></StgValue>
</operation>

<operation id="5371" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="5140" bw="14" op_0_bw="5">
<![CDATA[
branch388:1  %input_24_V_load_42 = load i14* %input_24_V_addr_36, align 2

]]></Node>
<StgValue><ssdm name="input_24_V_load_42"/></StgValue>
</operation>

<operation id="5372" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="5143" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch387:0  %input_23_V_addr_34 = getelementptr [28 x i14]* %input_23_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_23_V_addr_34"/></StgValue>
</operation>

<operation id="5373" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="5144" bw="14" op_0_bw="5">
<![CDATA[
branch387:1  %input_23_V_load_42 = load i14* %input_23_V_addr_34, align 2

]]></Node>
<StgValue><ssdm name="input_23_V_load_42"/></StgValue>
</operation>

<operation id="5374" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="5147" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch386:0  %input_22_V_addr_42 = getelementptr [28 x i14]* %input_22_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_22_V_addr_42"/></StgValue>
</operation>

<operation id="5375" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="5148" bw="14" op_0_bw="5">
<![CDATA[
branch386:1  %input_22_V_load_42 = load i14* %input_22_V_addr_42, align 2

]]></Node>
<StgValue><ssdm name="input_22_V_load_42"/></StgValue>
</operation>

<operation id="5376" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="5151" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch385:0  %input_21_V_addr_42 = getelementptr [28 x i14]* %input_21_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_21_V_addr_42"/></StgValue>
</operation>

<operation id="5377" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="5152" bw="14" op_0_bw="5">
<![CDATA[
branch385:1  %input_21_V_load_42 = load i14* %input_21_V_addr_42, align 2

]]></Node>
<StgValue><ssdm name="input_21_V_load_42"/></StgValue>
</operation>

<operation id="5378" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="5155" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch384:0  %input_20_V_addr_42 = getelementptr [28 x i14]* %input_20_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_20_V_addr_42"/></StgValue>
</operation>

<operation id="5379" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="5156" bw="14" op_0_bw="5">
<![CDATA[
branch384:1  %input_20_V_load_42 = load i14* %input_20_V_addr_42, align 2

]]></Node>
<StgValue><ssdm name="input_20_V_load_42"/></StgValue>
</operation>

<operation id="5380" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="5159" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch383:0  %input_19_V_addr_40 = getelementptr [28 x i14]* %input_19_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_19_V_addr_40"/></StgValue>
</operation>

<operation id="5381" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="5160" bw="14" op_0_bw="5">
<![CDATA[
branch383:1  %input_19_V_load_42 = load i14* %input_19_V_addr_40, align 2

]]></Node>
<StgValue><ssdm name="input_19_V_load_42"/></StgValue>
</operation>

<operation id="5382" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="5163" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch382:0  %input_18_V_addr_33 = getelementptr [28 x i14]* %input_18_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_18_V_addr_33"/></StgValue>
</operation>

<operation id="5383" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="5164" bw="14" op_0_bw="5">
<![CDATA[
branch382:1  %input_18_V_load_42 = load i14* %input_18_V_addr_33, align 2

]]></Node>
<StgValue><ssdm name="input_18_V_load_42"/></StgValue>
</operation>

<operation id="5384" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="5167" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch381:0  %input_17_V_addr_37 = getelementptr [28 x i14]* %input_17_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_17_V_addr_37"/></StgValue>
</operation>

<operation id="5385" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="5168" bw="14" op_0_bw="5">
<![CDATA[
branch381:1  %input_17_V_load_42 = load i14* %input_17_V_addr_37, align 2

]]></Node>
<StgValue><ssdm name="input_17_V_load_42"/></StgValue>
</operation>

<operation id="5386" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="5171" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch380:0  %input_16_V_addr_42 = getelementptr [28 x i14]* %input_16_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_16_V_addr_42"/></StgValue>
</operation>

<operation id="5387" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="5172" bw="14" op_0_bw="5">
<![CDATA[
branch380:1  %input_16_V_load_42 = load i14* %input_16_V_addr_42, align 2

]]></Node>
<StgValue><ssdm name="input_16_V_load_42"/></StgValue>
</operation>

<operation id="5388" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="5175" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch379:0  %input_15_V_addr_42 = getelementptr [28 x i14]* %input_15_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_15_V_addr_42"/></StgValue>
</operation>

<operation id="5389" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="5176" bw="14" op_0_bw="5">
<![CDATA[
branch379:1  %input_15_V_load_42 = load i14* %input_15_V_addr_42, align 2

]]></Node>
<StgValue><ssdm name="input_15_V_load_42"/></StgValue>
</operation>

<operation id="5390" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="5179" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch378:0  %input_14_V_addr_42 = getelementptr [28 x i14]* %input_14_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_14_V_addr_42"/></StgValue>
</operation>

<operation id="5391" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="5180" bw="14" op_0_bw="5">
<![CDATA[
branch378:1  %input_14_V_load_42 = load i14* %input_14_V_addr_42, align 2

]]></Node>
<StgValue><ssdm name="input_14_V_load_42"/></StgValue>
</operation>

<operation id="5392" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="5183" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch377:0  %input_13_V_addr_37 = getelementptr [28 x i14]* %input_13_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_13_V_addr_37"/></StgValue>
</operation>

<operation id="5393" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="5184" bw="14" op_0_bw="5">
<![CDATA[
branch377:1  %input_13_V_load_42 = load i14* %input_13_V_addr_37, align 2

]]></Node>
<StgValue><ssdm name="input_13_V_load_42"/></StgValue>
</operation>

<operation id="5394" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="5187" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch376:0  %input_12_V_addr_32 = getelementptr [28 x i14]* %input_12_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_12_V_addr_32"/></StgValue>
</operation>

<operation id="5395" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="5188" bw="14" op_0_bw="5">
<![CDATA[
branch376:1  %input_12_V_load_42 = load i14* %input_12_V_addr_32, align 2

]]></Node>
<StgValue><ssdm name="input_12_V_load_42"/></StgValue>
</operation>

<operation id="5396" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="5191" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch375:0  %input_11_V_addr_42 = getelementptr [28 x i14]* %input_11_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_11_V_addr_42"/></StgValue>
</operation>

<operation id="5397" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="5192" bw="14" op_0_bw="5">
<![CDATA[
branch375:1  %input_11_V_load_42 = load i14* %input_11_V_addr_42, align 2

]]></Node>
<StgValue><ssdm name="input_11_V_load_42"/></StgValue>
</operation>

<operation id="5398" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="5195" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch374:0  %input_10_V_addr_42 = getelementptr [28 x i14]* %input_10_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_10_V_addr_42"/></StgValue>
</operation>

<operation id="5399" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="5196" bw="14" op_0_bw="5">
<![CDATA[
branch374:1  %input_10_V_load_42 = load i14* %input_10_V_addr_42, align 2

]]></Node>
<StgValue><ssdm name="input_10_V_load_42"/></StgValue>
</operation>

<operation id="5400" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="5199" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch373:0  %input_9_V_addr_42 = getelementptr [28 x i14]* %input_9_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_9_V_addr_42"/></StgValue>
</operation>

<operation id="5401" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="5200" bw="14" op_0_bw="5">
<![CDATA[
branch373:1  %input_9_V_load_42 = load i14* %input_9_V_addr_42, align 2

]]></Node>
<StgValue><ssdm name="input_9_V_load_42"/></StgValue>
</operation>

<operation id="5402" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="5203" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch372:0  %input_8_V_addr_41 = getelementptr [28 x i14]* %input_8_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_8_V_addr_41"/></StgValue>
</operation>

<operation id="5403" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="5204" bw="14" op_0_bw="5">
<![CDATA[
branch372:1  %input_8_V_load_42 = load i14* %input_8_V_addr_41, align 2

]]></Node>
<StgValue><ssdm name="input_8_V_load_42"/></StgValue>
</operation>

<operation id="5404" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="5207" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch371:0  %input_7_V_addr_34 = getelementptr [28 x i14]* %input_7_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_7_V_addr_34"/></StgValue>
</operation>

<operation id="5405" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="5208" bw="14" op_0_bw="5">
<![CDATA[
branch371:1  %input_7_V_load_42 = load i14* %input_7_V_addr_34, align 2

]]></Node>
<StgValue><ssdm name="input_7_V_load_42"/></StgValue>
</operation>

<operation id="5406" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="5211" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch370:0  %input_6_V_addr_31 = getelementptr [28 x i14]* %input_6_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_6_V_addr_31"/></StgValue>
</operation>

<operation id="5407" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="5212" bw="14" op_0_bw="5">
<![CDATA[
branch370:1  %input_6_V_load_42 = load i14* %input_6_V_addr_31, align 2

]]></Node>
<StgValue><ssdm name="input_6_V_load_42"/></StgValue>
</operation>

<operation id="5408" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="5215" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch369:0  %input_5_V_addr_37 = getelementptr [28 x i14]* %input_5_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_5_V_addr_37"/></StgValue>
</operation>

<operation id="5409" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="5216" bw="14" op_0_bw="5">
<![CDATA[
branch369:1  %input_5_V_load_50 = load i14* %input_5_V_addr_37, align 2

]]></Node>
<StgValue><ssdm name="input_5_V_load_50"/></StgValue>
</operation>

<operation id="5410" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="5219" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch368:0  %input_4_V_addr_36 = getelementptr [28 x i14]* %input_4_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_4_V_addr_36"/></StgValue>
</operation>

<operation id="5411" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="5220" bw="14" op_0_bw="5">
<![CDATA[
branch368:1  %input_4_V_load_50 = load i14* %input_4_V_addr_36, align 2

]]></Node>
<StgValue><ssdm name="input_4_V_load_50"/></StgValue>
</operation>

<operation id="5412" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="5223" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch367:0  %input_3_V_addr_38 = getelementptr [28 x i14]* %input_3_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_3_V_addr_38"/></StgValue>
</operation>

<operation id="5413" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="5224" bw="14" op_0_bw="5">
<![CDATA[
branch367:1  %input_3_V_load_50 = load i14* %input_3_V_addr_38, align 2

]]></Node>
<StgValue><ssdm name="input_3_V_load_50"/></StgValue>
</operation>

<operation id="5414" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="5227" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch366:0  %input_2_V_addr_37 = getelementptr [28 x i14]* %input_2_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_2_V_addr_37"/></StgValue>
</operation>

<operation id="5415" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="5228" bw="14" op_0_bw="5">
<![CDATA[
branch366:1  %input_2_V_load_50 = load i14* %input_2_V_addr_37, align 2

]]></Node>
<StgValue><ssdm name="input_2_V_load_50"/></StgValue>
</operation>

<operation id="5416" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5231" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch365:0  %input_1_V_addr_30 = getelementptr [28 x i14]* %input_1_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_1_V_addr_30"/></StgValue>
</operation>

<operation id="5417" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5232" bw="14" op_0_bw="5">
<![CDATA[
branch365:1  %input_1_V_load_36 = load i14* %input_1_V_addr_30, align 2

]]></Node>
<StgValue><ssdm name="input_1_V_load_36"/></StgValue>
</operation>

<operation id="5418" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5235" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch364:0  %input_0_V_addr_22 = getelementptr [28 x i14]* %input_0_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_0_V_addr_22"/></StgValue>
</operation>

<operation id="5419" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5236" bw="14" op_0_bw="5">
<![CDATA[
branch364:1  %input_0_V_load_22 = load i14* %input_0_V_addr_22, align 2

]]></Node>
<StgValue><ssdm name="input_0_V_load_22"/></StgValue>
</operation>

<operation id="5420" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="5239" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch389:0  %input_25_V_addr_42 = getelementptr [28 x i14]* %input_25_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_25_V_addr_42"/></StgValue>
</operation>

<operation id="5421" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="5240" bw="14" op_0_bw="5">
<![CDATA[
branch389:1  %input_25_V_load_42 = load i14* %input_25_V_addr_42, align 2

]]></Node>
<StgValue><ssdm name="input_25_V_load_42"/></StgValue>
</operation>

<operation id="5422" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="5254" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch221:0  %input_25_V_addr_43 = getelementptr [28 x i14]* %input_25_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_25_V_addr_43"/></StgValue>
</operation>

<operation id="5423" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="5255" bw="14" op_0_bw="5">
<![CDATA[
branch221:1  %input_25_V_load_43 = load i14* %input_25_V_addr_43, align 2

]]></Node>
<StgValue><ssdm name="input_25_V_load_43"/></StgValue>
</operation>

<operation id="5424" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="5258" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch220:0  %input_24_V_addr_37 = getelementptr [28 x i14]* %input_24_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_24_V_addr_37"/></StgValue>
</operation>

<operation id="5425" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="5259" bw="14" op_0_bw="5">
<![CDATA[
branch220:1  %input_24_V_load_43 = load i14* %input_24_V_addr_37, align 2

]]></Node>
<StgValue><ssdm name="input_24_V_load_43"/></StgValue>
</operation>

<operation id="5426" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="5262" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch219:0  %input_23_V_addr_35 = getelementptr [28 x i14]* %input_23_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_23_V_addr_35"/></StgValue>
</operation>

<operation id="5427" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="5263" bw="14" op_0_bw="5">
<![CDATA[
branch219:1  %input_23_V_load_43 = load i14* %input_23_V_addr_35, align 2

]]></Node>
<StgValue><ssdm name="input_23_V_load_43"/></StgValue>
</operation>

<operation id="5428" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="5266" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch218:0  %input_22_V_addr_43 = getelementptr [28 x i14]* %input_22_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_22_V_addr_43"/></StgValue>
</operation>

<operation id="5429" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="5267" bw="14" op_0_bw="5">
<![CDATA[
branch218:1  %input_22_V_load_43 = load i14* %input_22_V_addr_43, align 2

]]></Node>
<StgValue><ssdm name="input_22_V_load_43"/></StgValue>
</operation>

<operation id="5430" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="5270" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch217:0  %input_21_V_addr_43 = getelementptr [28 x i14]* %input_21_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_21_V_addr_43"/></StgValue>
</operation>

<operation id="5431" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="5271" bw="14" op_0_bw="5">
<![CDATA[
branch217:1  %input_21_V_load_43 = load i14* %input_21_V_addr_43, align 2

]]></Node>
<StgValue><ssdm name="input_21_V_load_43"/></StgValue>
</operation>

<operation id="5432" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="5274" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch216:0  %input_20_V_addr_43 = getelementptr [28 x i14]* %input_20_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_20_V_addr_43"/></StgValue>
</operation>

<operation id="5433" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="5275" bw="14" op_0_bw="5">
<![CDATA[
branch216:1  %input_20_V_load_43 = load i14* %input_20_V_addr_43, align 2

]]></Node>
<StgValue><ssdm name="input_20_V_load_43"/></StgValue>
</operation>

<operation id="5434" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="5278" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch215:0  %input_19_V_addr_41 = getelementptr [28 x i14]* %input_19_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_19_V_addr_41"/></StgValue>
</operation>

<operation id="5435" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="5279" bw="14" op_0_bw="5">
<![CDATA[
branch215:1  %input_19_V_load_43 = load i14* %input_19_V_addr_41, align 2

]]></Node>
<StgValue><ssdm name="input_19_V_load_43"/></StgValue>
</operation>

<operation id="5436" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="5282" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch214:0  %input_18_V_addr_34 = getelementptr [28 x i14]* %input_18_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_18_V_addr_34"/></StgValue>
</operation>

<operation id="5437" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="5283" bw="14" op_0_bw="5">
<![CDATA[
branch214:1  %input_18_V_load_43 = load i14* %input_18_V_addr_34, align 2

]]></Node>
<StgValue><ssdm name="input_18_V_load_43"/></StgValue>
</operation>

<operation id="5438" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="5286" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch213:0  %input_17_V_addr_38 = getelementptr [28 x i14]* %input_17_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_17_V_addr_38"/></StgValue>
</operation>

<operation id="5439" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="5287" bw="14" op_0_bw="5">
<![CDATA[
branch213:1  %input_17_V_load_43 = load i14* %input_17_V_addr_38, align 2

]]></Node>
<StgValue><ssdm name="input_17_V_load_43"/></StgValue>
</operation>

<operation id="5440" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="5290" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch212:0  %input_16_V_addr_43 = getelementptr [28 x i14]* %input_16_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_16_V_addr_43"/></StgValue>
</operation>

<operation id="5441" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="5291" bw="14" op_0_bw="5">
<![CDATA[
branch212:1  %input_16_V_load_43 = load i14* %input_16_V_addr_43, align 2

]]></Node>
<StgValue><ssdm name="input_16_V_load_43"/></StgValue>
</operation>

<operation id="5442" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="5294" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch211:0  %input_15_V_addr_43 = getelementptr [28 x i14]* %input_15_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_15_V_addr_43"/></StgValue>
</operation>

<operation id="5443" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="5295" bw="14" op_0_bw="5">
<![CDATA[
branch211:1  %input_15_V_load_43 = load i14* %input_15_V_addr_43, align 2

]]></Node>
<StgValue><ssdm name="input_15_V_load_43"/></StgValue>
</operation>

<operation id="5444" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="5298" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch210:0  %input_14_V_addr_43 = getelementptr [28 x i14]* %input_14_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_14_V_addr_43"/></StgValue>
</operation>

<operation id="5445" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="5299" bw="14" op_0_bw="5">
<![CDATA[
branch210:1  %input_14_V_load_43 = load i14* %input_14_V_addr_43, align 2

]]></Node>
<StgValue><ssdm name="input_14_V_load_43"/></StgValue>
</operation>

<operation id="5446" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="5302" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch209:0  %input_13_V_addr_38 = getelementptr [28 x i14]* %input_13_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_13_V_addr_38"/></StgValue>
</operation>

<operation id="5447" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="5303" bw="14" op_0_bw="5">
<![CDATA[
branch209:1  %input_13_V_load_43 = load i14* %input_13_V_addr_38, align 2

]]></Node>
<StgValue><ssdm name="input_13_V_load_43"/></StgValue>
</operation>

<operation id="5448" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="5306" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch208:0  %input_12_V_addr_33 = getelementptr [28 x i14]* %input_12_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_12_V_addr_33"/></StgValue>
</operation>

<operation id="5449" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="5307" bw="14" op_0_bw="5">
<![CDATA[
branch208:1  %input_12_V_load_43 = load i14* %input_12_V_addr_33, align 2

]]></Node>
<StgValue><ssdm name="input_12_V_load_43"/></StgValue>
</operation>

<operation id="5450" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="5310" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch207:0  %input_11_V_addr_43 = getelementptr [28 x i14]* %input_11_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_11_V_addr_43"/></StgValue>
</operation>

<operation id="5451" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="5311" bw="14" op_0_bw="5">
<![CDATA[
branch207:1  %input_11_V_load_43 = load i14* %input_11_V_addr_43, align 2

]]></Node>
<StgValue><ssdm name="input_11_V_load_43"/></StgValue>
</operation>

<operation id="5452" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="5314" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch206:0  %input_10_V_addr_43 = getelementptr [28 x i14]* %input_10_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_10_V_addr_43"/></StgValue>
</operation>

<operation id="5453" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="5315" bw="14" op_0_bw="5">
<![CDATA[
branch206:1  %input_10_V_load_43 = load i14* %input_10_V_addr_43, align 2

]]></Node>
<StgValue><ssdm name="input_10_V_load_43"/></StgValue>
</operation>

<operation id="5454" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="5318" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch205:0  %input_9_V_addr_43 = getelementptr [28 x i14]* %input_9_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_9_V_addr_43"/></StgValue>
</operation>

<operation id="5455" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="5319" bw="14" op_0_bw="5">
<![CDATA[
branch205:1  %input_9_V_load_43 = load i14* %input_9_V_addr_43, align 2

]]></Node>
<StgValue><ssdm name="input_9_V_load_43"/></StgValue>
</operation>

<operation id="5456" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="5322" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch204:0  %input_8_V_addr_42 = getelementptr [28 x i14]* %input_8_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_8_V_addr_42"/></StgValue>
</operation>

<operation id="5457" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="5323" bw="14" op_0_bw="5">
<![CDATA[
branch204:1  %input_8_V_load_43 = load i14* %input_8_V_addr_42, align 2

]]></Node>
<StgValue><ssdm name="input_8_V_load_43"/></StgValue>
</operation>

<operation id="5458" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="5326" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch203:0  %input_7_V_addr_35 = getelementptr [28 x i14]* %input_7_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_7_V_addr_35"/></StgValue>
</operation>

<operation id="5459" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="5327" bw="14" op_0_bw="5">
<![CDATA[
branch203:1  %input_7_V_load_43 = load i14* %input_7_V_addr_35, align 2

]]></Node>
<StgValue><ssdm name="input_7_V_load_43"/></StgValue>
</operation>

<operation id="5460" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="5330" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch202:0  %input_6_V_addr_32 = getelementptr [28 x i14]* %input_6_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_6_V_addr_32"/></StgValue>
</operation>

<operation id="5461" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="5331" bw="14" op_0_bw="5">
<![CDATA[
branch202:1  %input_6_V_load_43 = load i14* %input_6_V_addr_32, align 2

]]></Node>
<StgValue><ssdm name="input_6_V_load_43"/></StgValue>
</operation>

<operation id="5462" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="5334" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch201:0  %input_5_V_addr_38 = getelementptr [28 x i14]* %input_5_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_5_V_addr_38"/></StgValue>
</operation>

<operation id="5463" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="5335" bw="14" op_0_bw="5">
<![CDATA[
branch201:1  %input_5_V_load_51 = load i14* %input_5_V_addr_38, align 2

]]></Node>
<StgValue><ssdm name="input_5_V_load_51"/></StgValue>
</operation>

<operation id="5464" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="5338" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch200:0  %input_4_V_addr_37 = getelementptr [28 x i14]* %input_4_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_4_V_addr_37"/></StgValue>
</operation>

<operation id="5465" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="5339" bw="14" op_0_bw="5">
<![CDATA[
branch200:1  %input_4_V_load_51 = load i14* %input_4_V_addr_37, align 2

]]></Node>
<StgValue><ssdm name="input_4_V_load_51"/></StgValue>
</operation>

<operation id="5466" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="5342" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch199:0  %input_3_V_addr_39 = getelementptr [28 x i14]* %input_3_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_3_V_addr_39"/></StgValue>
</operation>

<operation id="5467" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="5343" bw="14" op_0_bw="5">
<![CDATA[
branch199:1  %input_3_V_load_51 = load i14* %input_3_V_addr_39, align 2

]]></Node>
<StgValue><ssdm name="input_3_V_load_51"/></StgValue>
</operation>

<operation id="5468" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5346" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch198:0  %input_2_V_addr_38 = getelementptr [28 x i14]* %input_2_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_2_V_addr_38"/></StgValue>
</operation>

<operation id="5469" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5347" bw="14" op_0_bw="5">
<![CDATA[
branch198:1  %input_2_V_load_51 = load i14* %input_2_V_addr_38, align 2

]]></Node>
<StgValue><ssdm name="input_2_V_load_51"/></StgValue>
</operation>

<operation id="5470" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5350" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch197:0  %input_1_V_addr_31 = getelementptr [28 x i14]* %input_1_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_1_V_addr_31"/></StgValue>
</operation>

<operation id="5471" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5351" bw="14" op_0_bw="5">
<![CDATA[
branch197:1  %input_1_V_load_37 = load i14* %input_1_V_addr_31, align 2

]]></Node>
<StgValue><ssdm name="input_1_V_load_37"/></StgValue>
</operation>

<operation id="5472" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="5354" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch222:0  %input_26_V_addr_28 = getelementptr [28 x i14]* %input_26_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_26_V_addr_28"/></StgValue>
</operation>

<operation id="5473" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="5355" bw="14" op_0_bw="5">
<![CDATA[
branch222:1  %input_26_V_load_28 = load i14* %input_26_V_addr_28, align 2

]]></Node>
<StgValue><ssdm name="input_26_V_load_28"/></StgValue>
</operation>

<operation id="5474" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="5369" bw="14" op_0_bw="5">
<![CDATA[
branch54:1  %input_26_V_load_29 = load i14* %input_26_V_addr_29, align 2

]]></Node>
<StgValue><ssdm name="input_26_V_load_29"/></StgValue>
</operation>

<operation id="5475" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="5370" bw="0" op_0_bw="0">
<![CDATA[
branch54:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.084

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5476" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="5373" bw="14" op_0_bw="5">
<![CDATA[
branch53:1  %input_25_V_load_44 = load i14* %input_25_V_addr_44, align 2

]]></Node>
<StgValue><ssdm name="input_25_V_load_44"/></StgValue>
</operation>

<operation id="5477" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="5374" bw="0" op_0_bw="0">
<![CDATA[
branch53:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.084

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5478" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="5377" bw="14" op_0_bw="5">
<![CDATA[
branch52:1  %input_24_V_load_44 = load i14* %input_24_V_addr_38, align 2

]]></Node>
<StgValue><ssdm name="input_24_V_load_44"/></StgValue>
</operation>

<operation id="5479" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="5378" bw="0" op_0_bw="0">
<![CDATA[
branch52:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.084

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5480" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="5381" bw="14" op_0_bw="5">
<![CDATA[
branch51:1  %input_23_V_load_44 = load i14* %input_23_V_addr_36, align 2

]]></Node>
<StgValue><ssdm name="input_23_V_load_44"/></StgValue>
</operation>

<operation id="5481" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="5382" bw="0" op_0_bw="0">
<![CDATA[
branch51:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.084

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5482" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="5385" bw="14" op_0_bw="5">
<![CDATA[
branch50:1  %input_22_V_load_44 = load i14* %input_22_V_addr_44, align 2

]]></Node>
<StgValue><ssdm name="input_22_V_load_44"/></StgValue>
</operation>

<operation id="5483" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="5386" bw="0" op_0_bw="0">
<![CDATA[
branch50:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.084

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5484" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="5389" bw="14" op_0_bw="5">
<![CDATA[
branch49:1  %input_21_V_load_44 = load i14* %input_21_V_addr_44, align 2

]]></Node>
<StgValue><ssdm name="input_21_V_load_44"/></StgValue>
</operation>

<operation id="5485" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="5390" bw="0" op_0_bw="0">
<![CDATA[
branch49:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.084

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5486" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="5393" bw="14" op_0_bw="5">
<![CDATA[
branch48:1  %input_20_V_load_44 = load i14* %input_20_V_addr_44, align 2

]]></Node>
<StgValue><ssdm name="input_20_V_load_44"/></StgValue>
</operation>

<operation id="5487" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="5394" bw="0" op_0_bw="0">
<![CDATA[
branch48:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.084

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5488" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="5397" bw="14" op_0_bw="5">
<![CDATA[
branch47:1  %input_19_V_load_44 = load i14* %input_19_V_addr_42, align 2

]]></Node>
<StgValue><ssdm name="input_19_V_load_44"/></StgValue>
</operation>

<operation id="5489" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="5398" bw="0" op_0_bw="0">
<![CDATA[
branch47:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.084

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5490" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="5401" bw="14" op_0_bw="5">
<![CDATA[
branch46:1  %input_18_V_load_44 = load i14* %input_18_V_addr_35, align 2

]]></Node>
<StgValue><ssdm name="input_18_V_load_44"/></StgValue>
</operation>

<operation id="5491" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="5402" bw="0" op_0_bw="0">
<![CDATA[
branch46:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.084

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5492" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="5405" bw="14" op_0_bw="5">
<![CDATA[
branch45:1  %input_17_V_load_44 = load i14* %input_17_V_addr_39, align 2

]]></Node>
<StgValue><ssdm name="input_17_V_load_44"/></StgValue>
</operation>

<operation id="5493" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="5406" bw="0" op_0_bw="0">
<![CDATA[
branch45:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.084

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5494" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="5409" bw="14" op_0_bw="5">
<![CDATA[
branch44:1  %input_16_V_load_44 = load i14* %input_16_V_addr_44, align 2

]]></Node>
<StgValue><ssdm name="input_16_V_load_44"/></StgValue>
</operation>

<operation id="5495" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="5410" bw="0" op_0_bw="0">
<![CDATA[
branch44:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.084

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5496" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="5413" bw="14" op_0_bw="5">
<![CDATA[
branch43:1  %input_15_V_load_44 = load i14* %input_15_V_addr_44, align 2

]]></Node>
<StgValue><ssdm name="input_15_V_load_44"/></StgValue>
</operation>

<operation id="5497" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="5414" bw="0" op_0_bw="0">
<![CDATA[
branch43:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.084

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5498" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="5417" bw="14" op_0_bw="5">
<![CDATA[
branch42:1  %input_14_V_load_44 = load i14* %input_14_V_addr_44, align 2

]]></Node>
<StgValue><ssdm name="input_14_V_load_44"/></StgValue>
</operation>

<operation id="5499" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="5418" bw="0" op_0_bw="0">
<![CDATA[
branch42:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.084

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5500" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="5421" bw="14" op_0_bw="5">
<![CDATA[
branch41:1  %input_13_V_load_44 = load i14* %input_13_V_addr_39, align 2

]]></Node>
<StgValue><ssdm name="input_13_V_load_44"/></StgValue>
</operation>

<operation id="5501" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="5422" bw="0" op_0_bw="0">
<![CDATA[
branch41:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.084

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5502" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="5425" bw="14" op_0_bw="5">
<![CDATA[
branch40:1  %input_12_V_load_44 = load i14* %input_12_V_addr_34, align 2

]]></Node>
<StgValue><ssdm name="input_12_V_load_44"/></StgValue>
</operation>

<operation id="5503" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="5426" bw="0" op_0_bw="0">
<![CDATA[
branch40:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.084

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5504" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="5429" bw="14" op_0_bw="5">
<![CDATA[
branch39:1  %input_11_V_load_44 = load i14* %input_11_V_addr_44, align 2

]]></Node>
<StgValue><ssdm name="input_11_V_load_44"/></StgValue>
</operation>

<operation id="5505" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="5430" bw="0" op_0_bw="0">
<![CDATA[
branch39:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.084

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5506" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="5433" bw="14" op_0_bw="5">
<![CDATA[
branch38:1  %input_10_V_load_44 = load i14* %input_10_V_addr_44, align 2

]]></Node>
<StgValue><ssdm name="input_10_V_load_44"/></StgValue>
</operation>

<operation id="5507" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="5434" bw="0" op_0_bw="0">
<![CDATA[
branch38:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.084

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5508" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="5437" bw="14" op_0_bw="5">
<![CDATA[
branch37:1  %input_9_V_load_44 = load i14* %input_9_V_addr_44, align 2

]]></Node>
<StgValue><ssdm name="input_9_V_load_44"/></StgValue>
</operation>

<operation id="5509" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="5438" bw="0" op_0_bw="0">
<![CDATA[
branch37:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.084

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5510" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="5441" bw="14" op_0_bw="5">
<![CDATA[
branch36:1  %input_8_V_load_44 = load i14* %input_8_V_addr_43, align 2

]]></Node>
<StgValue><ssdm name="input_8_V_load_44"/></StgValue>
</operation>

<operation id="5511" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="5442" bw="0" op_0_bw="0">
<![CDATA[
branch36:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.084

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5512" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="5445" bw="14" op_0_bw="5">
<![CDATA[
branch35:1  %input_7_V_load_44 = load i14* %input_7_V_addr_36, align 2

]]></Node>
<StgValue><ssdm name="input_7_V_load_44"/></StgValue>
</operation>

<operation id="5513" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="5446" bw="0" op_0_bw="0">
<![CDATA[
branch35:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.084

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5514" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="5449" bw="14" op_0_bw="5">
<![CDATA[
branch34:1  %input_6_V_load_44 = load i14* %input_6_V_addr_33, align 2

]]></Node>
<StgValue><ssdm name="input_6_V_load_44"/></StgValue>
</operation>

<operation id="5515" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="5450" bw="0" op_0_bw="0">
<![CDATA[
branch34:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.084

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5516" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="5453" bw="14" op_0_bw="5">
<![CDATA[
branch33:1  %input_5_V_load_52 = load i14* %input_5_V_addr_39, align 2

]]></Node>
<StgValue><ssdm name="input_5_V_load_52"/></StgValue>
</operation>

<operation id="5517" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="5454" bw="0" op_0_bw="0">
<![CDATA[
branch33:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.084

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5518" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="5457" bw="14" op_0_bw="5">
<![CDATA[
branch32:1  %input_4_V_load_52 = load i14* %input_4_V_addr_38, align 2

]]></Node>
<StgValue><ssdm name="input_4_V_load_52"/></StgValue>
</operation>

<operation id="5519" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="5458" bw="0" op_0_bw="0">
<![CDATA[
branch32:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.084

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5520" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5461" bw="14" op_0_bw="5">
<![CDATA[
branch31:1  %input_3_V_load_52 = load i14* %input_3_V_addr_40, align 2

]]></Node>
<StgValue><ssdm name="input_3_V_load_52"/></StgValue>
</operation>

<operation id="5521" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5462" bw="0" op_0_bw="0">
<![CDATA[
branch31:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.084

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5522" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5465" bw="14" op_0_bw="5">
<![CDATA[
branch30:1  %input_2_V_load_52 = load i14* %input_2_V_addr_39, align 2

]]></Node>
<StgValue><ssdm name="input_2_V_load_52"/></StgValue>
</operation>

<operation id="5523" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5466" bw="0" op_0_bw="0">
<![CDATA[
branch30:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.084

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5524" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="5469" bw="14" op_0_bw="5">
<![CDATA[
branch55:1  %input_27_V_load_14 = load i14* %input_27_V_addr_14, align 2

]]></Node>
<StgValue><ssdm name="input_27_V_load_14"/></StgValue>
</operation>

<operation id="5525" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="5470" bw="0" op_0_bw="0">
<![CDATA[
branch55:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.084

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5526" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5472" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0" op_4_bw="14" op_5_bw="0" op_6_bw="14" op_7_bw="0" op_8_bw="14" op_9_bw="0" op_10_bw="14" op_11_bw="0" op_12_bw="14" op_13_bw="0" op_14_bw="14" op_15_bw="0" op_16_bw="14" op_17_bw="0" op_18_bw="14" op_19_bw="0" op_20_bw="14" op_21_bw="0" op_22_bw="14" op_23_bw="0" op_24_bw="14" op_25_bw="0" op_26_bw="14" op_27_bw="0" op_28_bw="14" op_29_bw="0" op_30_bw="14" op_31_bw="0" op_32_bw="14" op_33_bw="0" op_34_bw="14" op_35_bw="0" op_36_bw="14" op_37_bw="0" op_38_bw="14" op_39_bw="0" op_40_bw="14" op_41_bw="0" op_42_bw="14" op_43_bw="0" op_44_bw="14" op_45_bw="0" op_46_bw="14" op_47_bw="0" op_48_bw="14" op_49_bw="0" op_50_bw="14" op_51_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.084:0  %phi_ln1117_44 = phi i14 [ %input_2_V_load_52, %branch30 ], [ %input_3_V_load_52, %branch31 ], [ %input_4_V_load_52, %branch32 ], [ %input_5_V_load_52, %branch33 ], [ %input_6_V_load_44, %branch34 ], [ %input_7_V_load_44, %branch35 ], [ %input_8_V_load_44, %branch36 ], [ %input_9_V_load_44, %branch37 ], [ %input_10_V_load_44, %branch38 ], [ %input_11_V_load_44, %branch39 ], [ %input_12_V_load_44, %branch40 ], [ %input_13_V_load_44, %branch41 ], [ %input_14_V_load_44, %branch42 ], [ %input_15_V_load_44, %branch43 ], [ %input_16_V_load_44, %branch44 ], [ %input_17_V_load_44, %branch45 ], [ %input_18_V_load_44, %branch46 ], [ %input_19_V_load_44, %branch47 ], [ %input_20_V_load_44, %branch48 ], [ %input_21_V_load_44, %branch49 ], [ %input_22_V_load_44, %branch50 ], [ %input_23_V_load_44, %branch51 ], [ %input_24_V_load_44, %branch52 ], [ %input_25_V_load_44, %branch53 ], [ %input_26_V_load_29, %branch54 ], [ %input_27_V_load_14, %branch55 ]

]]></Node>
<StgValue><ssdm name="phi_ln1117_44"/></StgValue>
</operation>

<operation id="5527" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5473" bw="23" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.084:1  %sext_ln1118_127 = sext i14 %phi_ln1117_44 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1118_127"/></StgValue>
</operation>

<operation id="5528" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5474" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.084:2  %mul_ln1118_79 = mul i23 %sext_ln1118_127, -207

]]></Node>
<StgValue><ssdm name="mul_ln1118_79"/></StgValue>
</operation>

<operation id="5529" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="6110" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch530:0  %input_26_V_addr_33 = getelementptr [28 x i14]* %input_26_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_26_V_addr_33"/></StgValue>
</operation>

<operation id="5530" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="6111" bw="14" op_0_bw="5">
<![CDATA[
branch530:1  %input_26_V_load_33 = load i14* %input_26_V_addr_33, align 2

]]></Node>
<StgValue><ssdm name="input_26_V_load_33"/></StgValue>
</operation>

<operation id="5531" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="6114" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch529:0  %input_25_V_addr_48 = getelementptr [28 x i14]* %input_25_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_25_V_addr_48"/></StgValue>
</operation>

<operation id="5532" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="6115" bw="14" op_0_bw="5">
<![CDATA[
branch529:1  %input_25_V_load_50 = load i14* %input_25_V_addr_48, align 2

]]></Node>
<StgValue><ssdm name="input_25_V_load_50"/></StgValue>
</operation>

<operation id="5533" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="6118" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch528:0  %input_24_V_addr_41 = getelementptr [28 x i14]* %input_24_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_24_V_addr_41"/></StgValue>
</operation>

<operation id="5534" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="6119" bw="14" op_0_bw="5">
<![CDATA[
branch528:1  %input_24_V_load_50 = load i14* %input_24_V_addr_41, align 2

]]></Node>
<StgValue><ssdm name="input_24_V_load_50"/></StgValue>
</operation>

<operation id="5535" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="6122" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch527:0  %input_23_V_addr_39 = getelementptr [28 x i14]* %input_23_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_23_V_addr_39"/></StgValue>
</operation>

<operation id="5536" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="6123" bw="14" op_0_bw="5">
<![CDATA[
branch527:1  %input_23_V_load_50 = load i14* %input_23_V_addr_39, align 2

]]></Node>
<StgValue><ssdm name="input_23_V_load_50"/></StgValue>
</operation>

<operation id="5537" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="6126" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch526:0  %input_22_V_addr_50 = getelementptr [28 x i14]* %input_22_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_22_V_addr_50"/></StgValue>
</operation>

<operation id="5538" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="6127" bw="14" op_0_bw="5">
<![CDATA[
branch526:1  %input_22_V_load_50 = load i14* %input_22_V_addr_50, align 2

]]></Node>
<StgValue><ssdm name="input_22_V_load_50"/></StgValue>
</operation>

<operation id="5539" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="6130" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch525:0  %input_21_V_addr_50 = getelementptr [28 x i14]* %input_21_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_21_V_addr_50"/></StgValue>
</operation>

<operation id="5540" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="6131" bw="14" op_0_bw="5">
<![CDATA[
branch525:1  %input_21_V_load_50 = load i14* %input_21_V_addr_50, align 2

]]></Node>
<StgValue><ssdm name="input_21_V_load_50"/></StgValue>
</operation>

<operation id="5541" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="6134" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch524:0  %input_20_V_addr_50 = getelementptr [28 x i14]* %input_20_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_20_V_addr_50"/></StgValue>
</operation>

<operation id="5542" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="6135" bw="14" op_0_bw="5">
<![CDATA[
branch524:1  %input_20_V_load_50 = load i14* %input_20_V_addr_50, align 2

]]></Node>
<StgValue><ssdm name="input_20_V_load_50"/></StgValue>
</operation>

<operation id="5543" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="6138" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch523:0  %input_19_V_addr_45 = getelementptr [28 x i14]* %input_19_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_19_V_addr_45"/></StgValue>
</operation>

<operation id="5544" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="6139" bw="14" op_0_bw="5">
<![CDATA[
branch523:1  %input_19_V_load_50 = load i14* %input_19_V_addr_45, align 2

]]></Node>
<StgValue><ssdm name="input_19_V_load_50"/></StgValue>
</operation>

<operation id="5545" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="6142" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch522:0  %input_18_V_addr_38 = getelementptr [28 x i14]* %input_18_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_18_V_addr_38"/></StgValue>
</operation>

<operation id="5546" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="6143" bw="14" op_0_bw="5">
<![CDATA[
branch522:1  %input_18_V_load_50 = load i14* %input_18_V_addr_38, align 2

]]></Node>
<StgValue><ssdm name="input_18_V_load_50"/></StgValue>
</operation>

<operation id="5547" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="6146" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch521:0  %input_17_V_addr_44 = getelementptr [28 x i14]* %input_17_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_17_V_addr_44"/></StgValue>
</operation>

<operation id="5548" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="6147" bw="14" op_0_bw="5">
<![CDATA[
branch521:1  %input_17_V_load_50 = load i14* %input_17_V_addr_44, align 2

]]></Node>
<StgValue><ssdm name="input_17_V_load_50"/></StgValue>
</operation>

<operation id="5549" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="6150" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch520:0  %input_16_V_addr_50 = getelementptr [28 x i14]* %input_16_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_16_V_addr_50"/></StgValue>
</operation>

<operation id="5550" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="6151" bw="14" op_0_bw="5">
<![CDATA[
branch520:1  %input_16_V_load_50 = load i14* %input_16_V_addr_50, align 2

]]></Node>
<StgValue><ssdm name="input_16_V_load_50"/></StgValue>
</operation>

<operation id="5551" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="6154" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch519:0  %input_15_V_addr_50 = getelementptr [28 x i14]* %input_15_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_15_V_addr_50"/></StgValue>
</operation>

<operation id="5552" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="6155" bw="14" op_0_bw="5">
<![CDATA[
branch519:1  %input_15_V_load_50 = load i14* %input_15_V_addr_50, align 2

]]></Node>
<StgValue><ssdm name="input_15_V_load_50"/></StgValue>
</operation>

<operation id="5553" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="6158" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch518:0  %input_14_V_addr_49 = getelementptr [28 x i14]* %input_14_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_14_V_addr_49"/></StgValue>
</operation>

<operation id="5554" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="6159" bw="14" op_0_bw="5">
<![CDATA[
branch518:1  %input_14_V_load_50 = load i14* %input_14_V_addr_49, align 2

]]></Node>
<StgValue><ssdm name="input_14_V_load_50"/></StgValue>
</operation>

<operation id="5555" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="6162" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch517:0  %input_13_V_addr_42 = getelementptr [28 x i14]* %input_13_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_13_V_addr_42"/></StgValue>
</operation>

<operation id="5556" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="6163" bw="14" op_0_bw="5">
<![CDATA[
branch517:1  %input_13_V_load_50 = load i14* %input_13_V_addr_42, align 2

]]></Node>
<StgValue><ssdm name="input_13_V_load_50"/></StgValue>
</operation>

<operation id="5557" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="6166" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch516:0  %input_12_V_addr_37 = getelementptr [28 x i14]* %input_12_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_12_V_addr_37"/></StgValue>
</operation>

<operation id="5558" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="6167" bw="14" op_0_bw="5">
<![CDATA[
branch516:1  %input_12_V_load_50 = load i14* %input_12_V_addr_37, align 2

]]></Node>
<StgValue><ssdm name="input_12_V_load_50"/></StgValue>
</operation>

<operation id="5559" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="6170" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch515:0  %input_11_V_addr_50 = getelementptr [28 x i14]* %input_11_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_11_V_addr_50"/></StgValue>
</operation>

<operation id="5560" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="6171" bw="14" op_0_bw="5">
<![CDATA[
branch515:1  %input_11_V_load_50 = load i14* %input_11_V_addr_50, align 2

]]></Node>
<StgValue><ssdm name="input_11_V_load_50"/></StgValue>
</operation>

<operation id="5561" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="6174" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch514:0  %input_10_V_addr_50 = getelementptr [28 x i14]* %input_10_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_10_V_addr_50"/></StgValue>
</operation>

<operation id="5562" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="6175" bw="14" op_0_bw="5">
<![CDATA[
branch514:1  %input_10_V_load_50 = load i14* %input_10_V_addr_50, align 2

]]></Node>
<StgValue><ssdm name="input_10_V_load_50"/></StgValue>
</operation>

<operation id="5563" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="6178" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch513:0  %input_9_V_addr_50 = getelementptr [28 x i14]* %input_9_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_9_V_addr_50"/></StgValue>
</operation>

<operation id="5564" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="6179" bw="14" op_0_bw="5">
<![CDATA[
branch513:1  %input_9_V_load_50 = load i14* %input_9_V_addr_50, align 2

]]></Node>
<StgValue><ssdm name="input_9_V_load_50"/></StgValue>
</operation>

<operation id="5565" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="6182" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch512:0  %input_8_V_addr_47 = getelementptr [28 x i14]* %input_8_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_8_V_addr_47"/></StgValue>
</operation>

<operation id="5566" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="6183" bw="14" op_0_bw="5">
<![CDATA[
branch512:1  %input_8_V_load_50 = load i14* %input_8_V_addr_47, align 2

]]></Node>
<StgValue><ssdm name="input_8_V_load_50"/></StgValue>
</operation>

<operation id="5567" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="6186" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch511:0  %input_7_V_addr_39 = getelementptr [28 x i14]* %input_7_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_7_V_addr_39"/></StgValue>
</operation>

<operation id="5568" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="6187" bw="14" op_0_bw="5">
<![CDATA[
branch511:1  %input_7_V_load_50 = load i14* %input_7_V_addr_39, align 2

]]></Node>
<StgValue><ssdm name="input_7_V_load_50"/></StgValue>
</operation>

<operation id="5569" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="6190" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch510:0  %input_6_V_addr_36 = getelementptr [28 x i14]* %input_6_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_6_V_addr_36"/></StgValue>
</operation>

<operation id="5570" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="6191" bw="14" op_0_bw="5">
<![CDATA[
branch510:1  %input_6_V_load_50 = load i14* %input_6_V_addr_36, align 2

]]></Node>
<StgValue><ssdm name="input_6_V_load_50"/></StgValue>
</operation>

<operation id="5571" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="6194" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch509:0  %input_5_V_addr_43 = getelementptr [28 x i14]* %input_5_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_5_V_addr_43"/></StgValue>
</operation>

<operation id="5572" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="6195" bw="14" op_0_bw="5">
<![CDATA[
branch509:1  %input_5_V_load_58 = load i14* %input_5_V_addr_43, align 2

]]></Node>
<StgValue><ssdm name="input_5_V_load_58"/></StgValue>
</operation>

<operation id="5573" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="6198" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch508:0  %input_4_V_addr_42 = getelementptr [28 x i14]* %input_4_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_4_V_addr_42"/></StgValue>
</operation>

<operation id="5574" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="6199" bw="14" op_0_bw="5">
<![CDATA[
branch508:1  %input_4_V_load_58 = load i14* %input_4_V_addr_42, align 2

]]></Node>
<StgValue><ssdm name="input_4_V_load_58"/></StgValue>
</operation>

<operation id="5575" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6202" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch507:0  %input_3_V_addr_43 = getelementptr [28 x i14]* %input_3_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_3_V_addr_43"/></StgValue>
</operation>

<operation id="5576" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6203" bw="14" op_0_bw="5">
<![CDATA[
branch507:1  %input_3_V_load_58 = load i14* %input_3_V_addr_43, align 2

]]></Node>
<StgValue><ssdm name="input_3_V_load_58"/></StgValue>
</operation>

<operation id="5577" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6206" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch506:0  %input_2_V_addr_43 = getelementptr [28 x i14]* %input_2_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_2_V_addr_43"/></StgValue>
</operation>

<operation id="5578" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6207" bw="14" op_0_bw="5">
<![CDATA[
branch506:1  %input_2_V_load_58 = load i14* %input_2_V_addr_43, align 2

]]></Node>
<StgValue><ssdm name="input_2_V_load_58"/></StgValue>
</operation>

<operation id="5579" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="6210" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch531:0  %input_27_V_addr_16 = getelementptr [28 x i14]* %input_27_V, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="input_27_V_addr_16"/></StgValue>
</operation>

<operation id="5580" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="6211" bw="14" op_0_bw="5">
<![CDATA[
branch531:1  %input_27_V_load_16 = load i14* %input_27_V_addr_16, align 2

]]></Node>
<StgValue><ssdm name="input_27_V_load_16"/></StgValue>
</operation>

<operation id="5581" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="6222" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch360:0  %input_24_V_addr_42 = getelementptr [28 x i14]* %input_24_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_24_V_addr_42"/></StgValue>
</operation>

<operation id="5582" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="6223" bw="14" op_0_bw="5">
<![CDATA[
branch360:1  %input_24_V_load_51 = load i14* %input_24_V_addr_42, align 2

]]></Node>
<StgValue><ssdm name="input_24_V_load_51"/></StgValue>
</operation>

<operation id="5583" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="6226" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch359:0  %input_23_V_addr_40 = getelementptr [28 x i14]* %input_23_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_23_V_addr_40"/></StgValue>
</operation>

<operation id="5584" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="6227" bw="14" op_0_bw="5">
<![CDATA[
branch359:1  %input_23_V_load_51 = load i14* %input_23_V_addr_40, align 2

]]></Node>
<StgValue><ssdm name="input_23_V_load_51"/></StgValue>
</operation>

<operation id="5585" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="6230" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch358:0  %input_22_V_addr_51 = getelementptr [28 x i14]* %input_22_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_22_V_addr_51"/></StgValue>
</operation>

<operation id="5586" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="6231" bw="14" op_0_bw="5">
<![CDATA[
branch358:1  %input_22_V_load_51 = load i14* %input_22_V_addr_51, align 2

]]></Node>
<StgValue><ssdm name="input_22_V_load_51"/></StgValue>
</operation>

<operation id="5587" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="6234" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch357:0  %input_21_V_addr_51 = getelementptr [28 x i14]* %input_21_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_21_V_addr_51"/></StgValue>
</operation>

<operation id="5588" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="6235" bw="14" op_0_bw="5">
<![CDATA[
branch357:1  %input_21_V_load_51 = load i14* %input_21_V_addr_51, align 2

]]></Node>
<StgValue><ssdm name="input_21_V_load_51"/></StgValue>
</operation>

<operation id="5589" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="6238" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch356:0  %input_20_V_addr_51 = getelementptr [28 x i14]* %input_20_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_20_V_addr_51"/></StgValue>
</operation>

<operation id="5590" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="6239" bw="14" op_0_bw="5">
<![CDATA[
branch356:1  %input_20_V_load_51 = load i14* %input_20_V_addr_51, align 2

]]></Node>
<StgValue><ssdm name="input_20_V_load_51"/></StgValue>
</operation>

<operation id="5591" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="6242" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch355:0  %input_19_V_addr_46 = getelementptr [28 x i14]* %input_19_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_19_V_addr_46"/></StgValue>
</operation>

<operation id="5592" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="6243" bw="14" op_0_bw="5">
<![CDATA[
branch355:1  %input_19_V_load_51 = load i14* %input_19_V_addr_46, align 2

]]></Node>
<StgValue><ssdm name="input_19_V_load_51"/></StgValue>
</operation>

<operation id="5593" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="6246" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch354:0  %input_18_V_addr_39 = getelementptr [28 x i14]* %input_18_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_18_V_addr_39"/></StgValue>
</operation>

<operation id="5594" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="6247" bw="14" op_0_bw="5">
<![CDATA[
branch354:1  %input_18_V_load_51 = load i14* %input_18_V_addr_39, align 2

]]></Node>
<StgValue><ssdm name="input_18_V_load_51"/></StgValue>
</operation>

<operation id="5595" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="6250" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch353:0  %input_17_V_addr_45 = getelementptr [28 x i14]* %input_17_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_17_V_addr_45"/></StgValue>
</operation>

<operation id="5596" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="6251" bw="14" op_0_bw="5">
<![CDATA[
branch353:1  %input_17_V_load_51 = load i14* %input_17_V_addr_45, align 2

]]></Node>
<StgValue><ssdm name="input_17_V_load_51"/></StgValue>
</operation>

<operation id="5597" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="6254" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch352:0  %input_16_V_addr_51 = getelementptr [28 x i14]* %input_16_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_16_V_addr_51"/></StgValue>
</operation>

<operation id="5598" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="6255" bw="14" op_0_bw="5">
<![CDATA[
branch352:1  %input_16_V_load_51 = load i14* %input_16_V_addr_51, align 2

]]></Node>
<StgValue><ssdm name="input_16_V_load_51"/></StgValue>
</operation>

<operation id="5599" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="6258" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch351:0  %input_15_V_addr_51 = getelementptr [28 x i14]* %input_15_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_15_V_addr_51"/></StgValue>
</operation>

<operation id="5600" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="6259" bw="14" op_0_bw="5">
<![CDATA[
branch351:1  %input_15_V_load_51 = load i14* %input_15_V_addr_51, align 2

]]></Node>
<StgValue><ssdm name="input_15_V_load_51"/></StgValue>
</operation>

<operation id="5601" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="6262" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch350:0  %input_14_V_addr_50 = getelementptr [28 x i14]* %input_14_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_14_V_addr_50"/></StgValue>
</operation>

<operation id="5602" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="6263" bw="14" op_0_bw="5">
<![CDATA[
branch350:1  %input_14_V_load_51 = load i14* %input_14_V_addr_50, align 2

]]></Node>
<StgValue><ssdm name="input_14_V_load_51"/></StgValue>
</operation>

<operation id="5603" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="6266" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch349:0  %input_13_V_addr_43 = getelementptr [28 x i14]* %input_13_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_13_V_addr_43"/></StgValue>
</operation>

<operation id="5604" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="6267" bw="14" op_0_bw="5">
<![CDATA[
branch349:1  %input_13_V_load_51 = load i14* %input_13_V_addr_43, align 2

]]></Node>
<StgValue><ssdm name="input_13_V_load_51"/></StgValue>
</operation>

<operation id="5605" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="6270" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch348:0  %input_12_V_addr_38 = getelementptr [28 x i14]* %input_12_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_12_V_addr_38"/></StgValue>
</operation>

<operation id="5606" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="6271" bw="14" op_0_bw="5">
<![CDATA[
branch348:1  %input_12_V_load_51 = load i14* %input_12_V_addr_38, align 2

]]></Node>
<StgValue><ssdm name="input_12_V_load_51"/></StgValue>
</operation>

<operation id="5607" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="6274" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch347:0  %input_11_V_addr_51 = getelementptr [28 x i14]* %input_11_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_11_V_addr_51"/></StgValue>
</operation>

<operation id="5608" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="6275" bw="14" op_0_bw="5">
<![CDATA[
branch347:1  %input_11_V_load_51 = load i14* %input_11_V_addr_51, align 2

]]></Node>
<StgValue><ssdm name="input_11_V_load_51"/></StgValue>
</operation>

<operation id="5609" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="6278" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch346:0  %input_10_V_addr_51 = getelementptr [28 x i14]* %input_10_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_10_V_addr_51"/></StgValue>
</operation>

<operation id="5610" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="6279" bw="14" op_0_bw="5">
<![CDATA[
branch346:1  %input_10_V_load_51 = load i14* %input_10_V_addr_51, align 2

]]></Node>
<StgValue><ssdm name="input_10_V_load_51"/></StgValue>
</operation>

<operation id="5611" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="6282" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch345:0  %input_9_V_addr_51 = getelementptr [28 x i14]* %input_9_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_9_V_addr_51"/></StgValue>
</operation>

<operation id="5612" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="6283" bw="14" op_0_bw="5">
<![CDATA[
branch345:1  %input_9_V_load_51 = load i14* %input_9_V_addr_51, align 2

]]></Node>
<StgValue><ssdm name="input_9_V_load_51"/></StgValue>
</operation>

<operation id="5613" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="6286" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch344:0  %input_8_V_addr_48 = getelementptr [28 x i14]* %input_8_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_8_V_addr_48"/></StgValue>
</operation>

<operation id="5614" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="6287" bw="14" op_0_bw="5">
<![CDATA[
branch344:1  %input_8_V_load_51 = load i14* %input_8_V_addr_48, align 2

]]></Node>
<StgValue><ssdm name="input_8_V_load_51"/></StgValue>
</operation>

<operation id="5615" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="6290" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch343:0  %input_7_V_addr_40 = getelementptr [28 x i14]* %input_7_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_7_V_addr_40"/></StgValue>
</operation>

<operation id="5616" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="6291" bw="14" op_0_bw="5">
<![CDATA[
branch343:1  %input_7_V_load_51 = load i14* %input_7_V_addr_40, align 2

]]></Node>
<StgValue><ssdm name="input_7_V_load_51"/></StgValue>
</operation>

<operation id="5617" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="6294" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch342:0  %input_6_V_addr_37 = getelementptr [28 x i14]* %input_6_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_6_V_addr_37"/></StgValue>
</operation>

<operation id="5618" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="6295" bw="14" op_0_bw="5">
<![CDATA[
branch342:1  %input_6_V_load_51 = load i14* %input_6_V_addr_37, align 2

]]></Node>
<StgValue><ssdm name="input_6_V_load_51"/></StgValue>
</operation>

<operation id="5619" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="6298" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch341:0  %input_5_V_addr_44 = getelementptr [28 x i14]* %input_5_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_5_V_addr_44"/></StgValue>
</operation>

<operation id="5620" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="6299" bw="14" op_0_bw="5">
<![CDATA[
branch341:1  %input_5_V_load_59 = load i14* %input_5_V_addr_44, align 2

]]></Node>
<StgValue><ssdm name="input_5_V_load_59"/></StgValue>
</operation>

<operation id="5621" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="6302" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch340:0  %input_4_V_addr_43 = getelementptr [28 x i14]* %input_4_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_4_V_addr_43"/></StgValue>
</operation>

<operation id="5622" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="6303" bw="14" op_0_bw="5">
<![CDATA[
branch340:1  %input_4_V_load_59 = load i14* %input_4_V_addr_43, align 2

]]></Node>
<StgValue><ssdm name="input_4_V_load_59"/></StgValue>
</operation>

<operation id="5623" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="6306" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch339:0  %input_3_V_addr_44 = getelementptr [28 x i14]* %input_3_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_3_V_addr_44"/></StgValue>
</operation>

<operation id="5624" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="6307" bw="14" op_0_bw="5">
<![CDATA[
branch339:1  %input_3_V_load_59 = load i14* %input_3_V_addr_44, align 2

]]></Node>
<StgValue><ssdm name="input_3_V_load_59"/></StgValue>
</operation>

<operation id="5625" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="6310" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch338:0  %input_2_V_addr_44 = getelementptr [28 x i14]* %input_2_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_2_V_addr_44"/></StgValue>
</operation>

<operation id="5626" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="6311" bw="14" op_0_bw="5">
<![CDATA[
branch338:1  %input_2_V_load_59 = load i14* %input_2_V_addr_44, align 2

]]></Node>
<StgValue><ssdm name="input_2_V_load_59"/></StgValue>
</operation>

<operation id="5627" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6314" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch337:0  %input_1_V_addr_34 = getelementptr [28 x i14]* %input_1_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_1_V_addr_34"/></StgValue>
</operation>

<operation id="5628" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6315" bw="14" op_0_bw="5">
<![CDATA[
branch337:1  %input_1_V_load_42 = load i14* %input_1_V_addr_34, align 2

]]></Node>
<StgValue><ssdm name="input_1_V_load_42"/></StgValue>
</operation>

<operation id="5629" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6318" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch336:0  %input_0_V_addr_25 = getelementptr [28 x i14]* %input_0_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_0_V_addr_25"/></StgValue>
</operation>

<operation id="5630" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6319" bw="14" op_0_bw="5">
<![CDATA[
branch336:1  %input_0_V_load_25 = load i14* %input_0_V_addr_25, align 2

]]></Node>
<StgValue><ssdm name="input_0_V_load_25"/></StgValue>
</operation>

<operation id="5631" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="6322" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch361:0  %input_25_V_addr_49 = getelementptr [28 x i14]* %input_25_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_25_V_addr_49"/></StgValue>
</operation>

<operation id="5632" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="6323" bw="14" op_0_bw="5">
<![CDATA[
branch361:1  %input_25_V_load_51 = load i14* %input_25_V_addr_49, align 2

]]></Node>
<StgValue><ssdm name="input_25_V_load_51"/></StgValue>
</operation>

<operation id="5633" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="6336" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch193:0  %input_25_V_addr_50 = getelementptr [28 x i14]* %input_25_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_25_V_addr_50"/></StgValue>
</operation>

<operation id="5634" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="6337" bw="14" op_0_bw="5">
<![CDATA[
branch193:1  %input_25_V_load_52 = load i14* %input_25_V_addr_50, align 2

]]></Node>
<StgValue><ssdm name="input_25_V_load_52"/></StgValue>
</operation>

<operation id="5635" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="6340" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch192:0  %input_24_V_addr_43 = getelementptr [28 x i14]* %input_24_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_24_V_addr_43"/></StgValue>
</operation>

<operation id="5636" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="6341" bw="14" op_0_bw="5">
<![CDATA[
branch192:1  %input_24_V_load_52 = load i14* %input_24_V_addr_43, align 2

]]></Node>
<StgValue><ssdm name="input_24_V_load_52"/></StgValue>
</operation>

<operation id="5637" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="6344" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch191:0  %input_23_V_addr_41 = getelementptr [28 x i14]* %input_23_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_23_V_addr_41"/></StgValue>
</operation>

<operation id="5638" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="6345" bw="14" op_0_bw="5">
<![CDATA[
branch191:1  %input_23_V_load_52 = load i14* %input_23_V_addr_41, align 2

]]></Node>
<StgValue><ssdm name="input_23_V_load_52"/></StgValue>
</operation>

<operation id="5639" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="6348" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch190:0  %input_22_V_addr_52 = getelementptr [28 x i14]* %input_22_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_22_V_addr_52"/></StgValue>
</operation>

<operation id="5640" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="6349" bw="14" op_0_bw="5">
<![CDATA[
branch190:1  %input_22_V_load_52 = load i14* %input_22_V_addr_52, align 2

]]></Node>
<StgValue><ssdm name="input_22_V_load_52"/></StgValue>
</operation>

<operation id="5641" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="6352" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch189:0  %input_21_V_addr_52 = getelementptr [28 x i14]* %input_21_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_21_V_addr_52"/></StgValue>
</operation>

<operation id="5642" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="6353" bw="14" op_0_bw="5">
<![CDATA[
branch189:1  %input_21_V_load_52 = load i14* %input_21_V_addr_52, align 2

]]></Node>
<StgValue><ssdm name="input_21_V_load_52"/></StgValue>
</operation>

<operation id="5643" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="6356" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch188:0  %input_20_V_addr_52 = getelementptr [28 x i14]* %input_20_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_20_V_addr_52"/></StgValue>
</operation>

<operation id="5644" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="6357" bw="14" op_0_bw="5">
<![CDATA[
branch188:1  %input_20_V_load_52 = load i14* %input_20_V_addr_52, align 2

]]></Node>
<StgValue><ssdm name="input_20_V_load_52"/></StgValue>
</operation>

<operation id="5645" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="6360" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch187:0  %input_19_V_addr_47 = getelementptr [28 x i14]* %input_19_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_19_V_addr_47"/></StgValue>
</operation>

<operation id="5646" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="6361" bw="14" op_0_bw="5">
<![CDATA[
branch187:1  %input_19_V_load_52 = load i14* %input_19_V_addr_47, align 2

]]></Node>
<StgValue><ssdm name="input_19_V_load_52"/></StgValue>
</operation>

<operation id="5647" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="6364" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch186:0  %input_18_V_addr_40 = getelementptr [28 x i14]* %input_18_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_18_V_addr_40"/></StgValue>
</operation>

<operation id="5648" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="6365" bw="14" op_0_bw="5">
<![CDATA[
branch186:1  %input_18_V_load_52 = load i14* %input_18_V_addr_40, align 2

]]></Node>
<StgValue><ssdm name="input_18_V_load_52"/></StgValue>
</operation>

<operation id="5649" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="6368" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch185:0  %input_17_V_addr_46 = getelementptr [28 x i14]* %input_17_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_17_V_addr_46"/></StgValue>
</operation>

<operation id="5650" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="6369" bw="14" op_0_bw="5">
<![CDATA[
branch185:1  %input_17_V_load_52 = load i14* %input_17_V_addr_46, align 2

]]></Node>
<StgValue><ssdm name="input_17_V_load_52"/></StgValue>
</operation>

<operation id="5651" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="6372" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch184:0  %input_16_V_addr_52 = getelementptr [28 x i14]* %input_16_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_16_V_addr_52"/></StgValue>
</operation>

<operation id="5652" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="6373" bw="14" op_0_bw="5">
<![CDATA[
branch184:1  %input_16_V_load_52 = load i14* %input_16_V_addr_52, align 2

]]></Node>
<StgValue><ssdm name="input_16_V_load_52"/></StgValue>
</operation>

<operation id="5653" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="6376" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch183:0  %input_15_V_addr_52 = getelementptr [28 x i14]* %input_15_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_15_V_addr_52"/></StgValue>
</operation>

<operation id="5654" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="6377" bw="14" op_0_bw="5">
<![CDATA[
branch183:1  %input_15_V_load_52 = load i14* %input_15_V_addr_52, align 2

]]></Node>
<StgValue><ssdm name="input_15_V_load_52"/></StgValue>
</operation>

<operation id="5655" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="6380" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch182:0  %input_14_V_addr_51 = getelementptr [28 x i14]* %input_14_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_14_V_addr_51"/></StgValue>
</operation>

<operation id="5656" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="6381" bw="14" op_0_bw="5">
<![CDATA[
branch182:1  %input_14_V_load_52 = load i14* %input_14_V_addr_51, align 2

]]></Node>
<StgValue><ssdm name="input_14_V_load_52"/></StgValue>
</operation>

<operation id="5657" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="6384" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch181:0  %input_13_V_addr_44 = getelementptr [28 x i14]* %input_13_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_13_V_addr_44"/></StgValue>
</operation>

<operation id="5658" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="6385" bw="14" op_0_bw="5">
<![CDATA[
branch181:1  %input_13_V_load_52 = load i14* %input_13_V_addr_44, align 2

]]></Node>
<StgValue><ssdm name="input_13_V_load_52"/></StgValue>
</operation>

<operation id="5659" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="6388" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch180:0  %input_12_V_addr_39 = getelementptr [28 x i14]* %input_12_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_12_V_addr_39"/></StgValue>
</operation>

<operation id="5660" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="6389" bw="14" op_0_bw="5">
<![CDATA[
branch180:1  %input_12_V_load_52 = load i14* %input_12_V_addr_39, align 2

]]></Node>
<StgValue><ssdm name="input_12_V_load_52"/></StgValue>
</operation>

<operation id="5661" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="6392" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch179:0  %input_11_V_addr_52 = getelementptr [28 x i14]* %input_11_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_11_V_addr_52"/></StgValue>
</operation>

<operation id="5662" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="6393" bw="14" op_0_bw="5">
<![CDATA[
branch179:1  %input_11_V_load_52 = load i14* %input_11_V_addr_52, align 2

]]></Node>
<StgValue><ssdm name="input_11_V_load_52"/></StgValue>
</operation>

<operation id="5663" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="6396" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch178:0  %input_10_V_addr_52 = getelementptr [28 x i14]* %input_10_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_10_V_addr_52"/></StgValue>
</operation>

<operation id="5664" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="6397" bw="14" op_0_bw="5">
<![CDATA[
branch178:1  %input_10_V_load_52 = load i14* %input_10_V_addr_52, align 2

]]></Node>
<StgValue><ssdm name="input_10_V_load_52"/></StgValue>
</operation>

<operation id="5665" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="6400" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch177:0  %input_9_V_addr_52 = getelementptr [28 x i14]* %input_9_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_9_V_addr_52"/></StgValue>
</operation>

<operation id="5666" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="6401" bw="14" op_0_bw="5">
<![CDATA[
branch177:1  %input_9_V_load_52 = load i14* %input_9_V_addr_52, align 2

]]></Node>
<StgValue><ssdm name="input_9_V_load_52"/></StgValue>
</operation>

<operation id="5667" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="6404" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch176:0  %input_8_V_addr_49 = getelementptr [28 x i14]* %input_8_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_8_V_addr_49"/></StgValue>
</operation>

<operation id="5668" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="6405" bw="14" op_0_bw="5">
<![CDATA[
branch176:1  %input_8_V_load_52 = load i14* %input_8_V_addr_49, align 2

]]></Node>
<StgValue><ssdm name="input_8_V_load_52"/></StgValue>
</operation>

<operation id="5669" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="6408" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch175:0  %input_7_V_addr_41 = getelementptr [28 x i14]* %input_7_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_7_V_addr_41"/></StgValue>
</operation>

<operation id="5670" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="6409" bw="14" op_0_bw="5">
<![CDATA[
branch175:1  %input_7_V_load_52 = load i14* %input_7_V_addr_41, align 2

]]></Node>
<StgValue><ssdm name="input_7_V_load_52"/></StgValue>
</operation>

<operation id="5671" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="6412" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch174:0  %input_6_V_addr_38 = getelementptr [28 x i14]* %input_6_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_6_V_addr_38"/></StgValue>
</operation>

<operation id="5672" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="6413" bw="14" op_0_bw="5">
<![CDATA[
branch174:1  %input_6_V_load_52 = load i14* %input_6_V_addr_38, align 2

]]></Node>
<StgValue><ssdm name="input_6_V_load_52"/></StgValue>
</operation>

<operation id="5673" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="6416" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch173:0  %input_5_V_addr_45 = getelementptr [28 x i14]* %input_5_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_5_V_addr_45"/></StgValue>
</operation>

<operation id="5674" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="6417" bw="14" op_0_bw="5">
<![CDATA[
branch173:1  %input_5_V_load_60 = load i14* %input_5_V_addr_45, align 2

]]></Node>
<StgValue><ssdm name="input_5_V_load_60"/></StgValue>
</operation>

<operation id="5675" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="6420" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch172:0  %input_4_V_addr_44 = getelementptr [28 x i14]* %input_4_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_4_V_addr_44"/></StgValue>
</operation>

<operation id="5676" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="6421" bw="14" op_0_bw="5">
<![CDATA[
branch172:1  %input_4_V_load_60 = load i14* %input_4_V_addr_44, align 2

]]></Node>
<StgValue><ssdm name="input_4_V_load_60"/></StgValue>
</operation>

<operation id="5677" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="6424" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch171:0  %input_3_V_addr_45 = getelementptr [28 x i14]* %input_3_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_3_V_addr_45"/></StgValue>
</operation>

<operation id="5678" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="6425" bw="14" op_0_bw="5">
<![CDATA[
branch171:1  %input_3_V_load_60 = load i14* %input_3_V_addr_45, align 2

]]></Node>
<StgValue><ssdm name="input_3_V_load_60"/></StgValue>
</operation>

<operation id="5679" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6428" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch170:0  %input_2_V_addr_45 = getelementptr [28 x i14]* %input_2_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_2_V_addr_45"/></StgValue>
</operation>

<operation id="5680" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6429" bw="14" op_0_bw="5">
<![CDATA[
branch170:1  %input_2_V_load_60 = load i14* %input_2_V_addr_45, align 2

]]></Node>
<StgValue><ssdm name="input_2_V_load_60"/></StgValue>
</operation>

<operation id="5681" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6432" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch169:0  %input_1_V_addr_35 = getelementptr [28 x i14]* %input_1_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_1_V_addr_35"/></StgValue>
</operation>

<operation id="5682" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6433" bw="14" op_0_bw="5">
<![CDATA[
branch169:1  %input_1_V_load_43 = load i14* %input_1_V_addr_35, align 2

]]></Node>
<StgValue><ssdm name="input_1_V_load_43"/></StgValue>
</operation>

<operation id="5683" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="6436" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch194:0  %input_26_V_addr_34 = getelementptr [28 x i14]* %input_26_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_26_V_addr_34"/></StgValue>
</operation>

<operation id="5684" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="6437" bw="14" op_0_bw="5">
<![CDATA[
branch194:1  %input_26_V_load_34 = load i14* %input_26_V_addr_34, align 2

]]></Node>
<StgValue><ssdm name="input_26_V_load_34"/></StgValue>
</operation>

<operation id="5685" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="6455" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch26:0  %input_26_V_addr_35 = getelementptr [28 x i14]* %input_26_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_26_V_addr_35"/></StgValue>
</operation>

<operation id="5686" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="6456" bw="14" op_0_bw="5">
<![CDATA[
branch26:1  %input_26_V_load_35 = load i14* %input_26_V_addr_35, align 2

]]></Node>
<StgValue><ssdm name="input_26_V_load_35"/></StgValue>
</operation>

<operation id="5687" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="6459" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch25:0  %input_25_V_addr_51 = getelementptr [28 x i14]* %input_25_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_25_V_addr_51"/></StgValue>
</operation>

<operation id="5688" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="6460" bw="14" op_0_bw="5">
<![CDATA[
branch25:1  %input_25_V_load_53 = load i14* %input_25_V_addr_51, align 2

]]></Node>
<StgValue><ssdm name="input_25_V_load_53"/></StgValue>
</operation>

<operation id="5689" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="6463" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch24:0  %input_24_V_addr_44 = getelementptr [28 x i14]* %input_24_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_24_V_addr_44"/></StgValue>
</operation>

<operation id="5690" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="6464" bw="14" op_0_bw="5">
<![CDATA[
branch24:1  %input_24_V_load_53 = load i14* %input_24_V_addr_44, align 2

]]></Node>
<StgValue><ssdm name="input_24_V_load_53"/></StgValue>
</operation>

<operation id="5691" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="6467" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch23:0  %input_23_V_addr_42 = getelementptr [28 x i14]* %input_23_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_23_V_addr_42"/></StgValue>
</operation>

<operation id="5692" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="6468" bw="14" op_0_bw="5">
<![CDATA[
branch23:1  %input_23_V_load_53 = load i14* %input_23_V_addr_42, align 2

]]></Node>
<StgValue><ssdm name="input_23_V_load_53"/></StgValue>
</operation>

<operation id="5693" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="6471" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch22:0  %input_22_V_addr_53 = getelementptr [28 x i14]* %input_22_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_22_V_addr_53"/></StgValue>
</operation>

<operation id="5694" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="6472" bw="14" op_0_bw="5">
<![CDATA[
branch22:1  %input_22_V_load_53 = load i14* %input_22_V_addr_53, align 2

]]></Node>
<StgValue><ssdm name="input_22_V_load_53"/></StgValue>
</operation>

<operation id="5695" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="6475" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch21:0  %input_21_V_addr_53 = getelementptr [28 x i14]* %input_21_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_21_V_addr_53"/></StgValue>
</operation>

<operation id="5696" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="6476" bw="14" op_0_bw="5">
<![CDATA[
branch21:1  %input_21_V_load_53 = load i14* %input_21_V_addr_53, align 2

]]></Node>
<StgValue><ssdm name="input_21_V_load_53"/></StgValue>
</operation>

<operation id="5697" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="6479" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch20:0  %input_20_V_addr_53 = getelementptr [28 x i14]* %input_20_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_20_V_addr_53"/></StgValue>
</operation>

<operation id="5698" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="6480" bw="14" op_0_bw="5">
<![CDATA[
branch20:1  %input_20_V_load_53 = load i14* %input_20_V_addr_53, align 2

]]></Node>
<StgValue><ssdm name="input_20_V_load_53"/></StgValue>
</operation>

<operation id="5699" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="6483" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch19:0  %input_19_V_addr_48 = getelementptr [28 x i14]* %input_19_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_19_V_addr_48"/></StgValue>
</operation>

<operation id="5700" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="6484" bw="14" op_0_bw="5">
<![CDATA[
branch19:1  %input_19_V_load_53 = load i14* %input_19_V_addr_48, align 2

]]></Node>
<StgValue><ssdm name="input_19_V_load_53"/></StgValue>
</operation>

<operation id="5701" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="6487" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch18:0  %input_18_V_addr_41 = getelementptr [28 x i14]* %input_18_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_18_V_addr_41"/></StgValue>
</operation>

<operation id="5702" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="6488" bw="14" op_0_bw="5">
<![CDATA[
branch18:1  %input_18_V_load_53 = load i14* %input_18_V_addr_41, align 2

]]></Node>
<StgValue><ssdm name="input_18_V_load_53"/></StgValue>
</operation>

<operation id="5703" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="6491" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch17:0  %input_17_V_addr_47 = getelementptr [28 x i14]* %input_17_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_17_V_addr_47"/></StgValue>
</operation>

<operation id="5704" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="6492" bw="14" op_0_bw="5">
<![CDATA[
branch17:1  %input_17_V_load_53 = load i14* %input_17_V_addr_47, align 2

]]></Node>
<StgValue><ssdm name="input_17_V_load_53"/></StgValue>
</operation>

<operation id="5705" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="6495" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch16:0  %input_16_V_addr_53 = getelementptr [28 x i14]* %input_16_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_16_V_addr_53"/></StgValue>
</operation>

<operation id="5706" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="6496" bw="14" op_0_bw="5">
<![CDATA[
branch16:1  %input_16_V_load_53 = load i14* %input_16_V_addr_53, align 2

]]></Node>
<StgValue><ssdm name="input_16_V_load_53"/></StgValue>
</operation>

<operation id="5707" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="6499" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch15:0  %input_15_V_addr_53 = getelementptr [28 x i14]* %input_15_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_15_V_addr_53"/></StgValue>
</operation>

<operation id="5708" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="6500" bw="14" op_0_bw="5">
<![CDATA[
branch15:1  %input_15_V_load_53 = load i14* %input_15_V_addr_53, align 2

]]></Node>
<StgValue><ssdm name="input_15_V_load_53"/></StgValue>
</operation>

<operation id="5709" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="6503" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch14:0  %input_14_V_addr_52 = getelementptr [28 x i14]* %input_14_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_14_V_addr_52"/></StgValue>
</operation>

<operation id="5710" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="6504" bw="14" op_0_bw="5">
<![CDATA[
branch14:1  %input_14_V_load_53 = load i14* %input_14_V_addr_52, align 2

]]></Node>
<StgValue><ssdm name="input_14_V_load_53"/></StgValue>
</operation>

<operation id="5711" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="6507" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch13:0  %input_13_V_addr_45 = getelementptr [28 x i14]* %input_13_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_13_V_addr_45"/></StgValue>
</operation>

<operation id="5712" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="6508" bw="14" op_0_bw="5">
<![CDATA[
branch13:1  %input_13_V_load_53 = load i14* %input_13_V_addr_45, align 2

]]></Node>
<StgValue><ssdm name="input_13_V_load_53"/></StgValue>
</operation>

<operation id="5713" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="6511" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch12:0  %input_12_V_addr_40 = getelementptr [28 x i14]* %input_12_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_12_V_addr_40"/></StgValue>
</operation>

<operation id="5714" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="6512" bw="14" op_0_bw="5">
<![CDATA[
branch12:1  %input_12_V_load_53 = load i14* %input_12_V_addr_40, align 2

]]></Node>
<StgValue><ssdm name="input_12_V_load_53"/></StgValue>
</operation>

<operation id="5715" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="6515" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch11:0  %input_11_V_addr_53 = getelementptr [28 x i14]* %input_11_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_11_V_addr_53"/></StgValue>
</operation>

<operation id="5716" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="6516" bw="14" op_0_bw="5">
<![CDATA[
branch11:1  %input_11_V_load_53 = load i14* %input_11_V_addr_53, align 2

]]></Node>
<StgValue><ssdm name="input_11_V_load_53"/></StgValue>
</operation>

<operation id="5717" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="6519" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch10:0  %input_10_V_addr_53 = getelementptr [28 x i14]* %input_10_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_10_V_addr_53"/></StgValue>
</operation>

<operation id="5718" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="6520" bw="14" op_0_bw="5">
<![CDATA[
branch10:1  %input_10_V_load_53 = load i14* %input_10_V_addr_53, align 2

]]></Node>
<StgValue><ssdm name="input_10_V_load_53"/></StgValue>
</operation>

<operation id="5719" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="6523" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch9:0  %input_9_V_addr_53 = getelementptr [28 x i14]* %input_9_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_9_V_addr_53"/></StgValue>
</operation>

<operation id="5720" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="6524" bw="14" op_0_bw="5">
<![CDATA[
branch9:1  %input_9_V_load_53 = load i14* %input_9_V_addr_53, align 2

]]></Node>
<StgValue><ssdm name="input_9_V_load_53"/></StgValue>
</operation>

<operation id="5721" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="6527" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch8:0  %input_8_V_addr_50 = getelementptr [28 x i14]* %input_8_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_8_V_addr_50"/></StgValue>
</operation>

<operation id="5722" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="6528" bw="14" op_0_bw="5">
<![CDATA[
branch8:1  %input_8_V_load_53 = load i14* %input_8_V_addr_50, align 2

]]></Node>
<StgValue><ssdm name="input_8_V_load_53"/></StgValue>
</operation>

<operation id="5723" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="6531" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch7:0  %input_7_V_addr_42 = getelementptr [28 x i14]* %input_7_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_7_V_addr_42"/></StgValue>
</operation>

<operation id="5724" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="6532" bw="14" op_0_bw="5">
<![CDATA[
branch7:1  %input_7_V_load_53 = load i14* %input_7_V_addr_42, align 2

]]></Node>
<StgValue><ssdm name="input_7_V_load_53"/></StgValue>
</operation>

<operation id="5725" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="6535" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch6:0  %input_6_V_addr_39 = getelementptr [28 x i14]* %input_6_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_6_V_addr_39"/></StgValue>
</operation>

<operation id="5726" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="6536" bw="14" op_0_bw="5">
<![CDATA[
branch6:1  %input_6_V_load_53 = load i14* %input_6_V_addr_39, align 2

]]></Node>
<StgValue><ssdm name="input_6_V_load_53"/></StgValue>
</operation>

<operation id="5727" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="6539" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch5:0  %input_5_V_addr_46 = getelementptr [28 x i14]* %input_5_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_5_V_addr_46"/></StgValue>
</operation>

<operation id="5728" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="6540" bw="14" op_0_bw="5">
<![CDATA[
branch5:1  %input_5_V_load_61 = load i14* %input_5_V_addr_46, align 2

]]></Node>
<StgValue><ssdm name="input_5_V_load_61"/></StgValue>
</operation>

<operation id="5729" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="6543" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch4:0  %input_4_V_addr_45 = getelementptr [28 x i14]* %input_4_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_4_V_addr_45"/></StgValue>
</operation>

<operation id="5730" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="6544" bw="14" op_0_bw="5">
<![CDATA[
branch4:1  %input_4_V_load_61 = load i14* %input_4_V_addr_45, align 2

]]></Node>
<StgValue><ssdm name="input_4_V_load_61"/></StgValue>
</operation>

<operation id="5731" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6547" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch3:0  %input_3_V_addr_46 = getelementptr [28 x i14]* %input_3_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_3_V_addr_46"/></StgValue>
</operation>

<operation id="5732" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6548" bw="14" op_0_bw="5">
<![CDATA[
branch3:1  %input_3_V_load_61 = load i14* %input_3_V_addr_46, align 2

]]></Node>
<StgValue><ssdm name="input_3_V_load_61"/></StgValue>
</operation>

<operation id="5733" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6551" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch2:0  %input_2_V_addr_46 = getelementptr [28 x i14]* %input_2_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_2_V_addr_46"/></StgValue>
</operation>

<operation id="5734" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6552" bw="14" op_0_bw="5">
<![CDATA[
branch2:1  %input_2_V_load_61 = load i14* %input_2_V_addr_46, align 2

]]></Node>
<StgValue><ssdm name="input_2_V_load_61"/></StgValue>
</operation>

<operation id="5735" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="6555" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch27:0  %input_27_V_addr_17 = getelementptr [28 x i14]* %input_27_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="input_27_V_addr_17"/></StgValue>
</operation>

<operation id="5736" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="6556" bw="14" op_0_bw="5">
<![CDATA[
branch27:1  %input_27_V_load_17 = load i14* %input_27_V_addr_17, align 2

]]></Node>
<StgValue><ssdm name="input_27_V_load_17"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="5737" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1101" bw="22" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0200:1  %sext_ln1118_67 = sext i14 %phi_ln1117_8 to i22

]]></Node>
<StgValue><ssdm name="sext_ln1118_67"/></StgValue>
</operation>

<operation id="5738" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1102" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0200:2  %mul_ln1118_58 = mul i22 %sext_ln1118_67, 88

]]></Node>
<StgValue><ssdm name="mul_ln1118_58"/></StgValue>
</operation>

<operation id="5739" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1104" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0200:4  %shl_ln728_105 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_160, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_105"/></StgValue>
</operation>

<operation id="5740" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1105" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0200:5  %add_ln1192_108 = add i22 %mul_ln1118_58, %shl_ln728_105

]]></Node>
<StgValue><ssdm name="add_ln1192_108"/></StgValue>
</operation>

<operation id="5741" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1106" bw="14" op_0_bw="14" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0200:6  %trunc_ln708_s = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_108, i32 8, i32 21)

]]></Node>
<StgValue><ssdm name="trunc_ln708_s"/></StgValue>
</operation>

<operation id="5742" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1107" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0200:7  %add_ln703 = add i14 %trunc_ln708_s, -3

]]></Node>
<StgValue><ssdm name="add_ln703"/></StgValue>
</operation>

<operation id="5743" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1108" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0200:8  %icmp_ln885 = icmp eq i14 %add_ln703, 0

]]></Node>
<StgValue><ssdm name="icmp_ln885"/></StgValue>
</operation>

<operation id="5744" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1109" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0200:9  br i1 %icmp_ln885, label %.critedge.0, label %_ifconv

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>

<operation id="5745" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1111" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
_ifconv:0  %tmp_13 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="5746" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1112" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ifconv:1  %sub_ln889 = sub i14 3, %trunc_ln708_s

]]></Node>
<StgValue><ssdm name="sub_ln889"/></StgValue>
</operation>

<operation id="5747" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1113" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ifconv:2  %select_ln888 = select i1 %tmp_13, i14 %sub_ln889, i14 %add_ln703

]]></Node>
<StgValue><ssdm name="select_ln888"/></StgValue>
</operation>

<operation id="5748" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1114" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:3  %p_Result_s = call i14 @llvm.part.select.i14(i14 %select_ln888, i32 13, i32 0) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="5749" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1115" bw="32" op_0_bw="32" op_1_bw="18" op_2_bw="14">
<![CDATA[
_ifconv:4  %p_Result_s_60 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 -1, i14 %p_Result_s)

]]></Node>
<StgValue><ssdm name="p_Result_s_60"/></StgValue>
</operation>

<operation id="5750" st_id="11" stage="1" lat="1">
<core>CTTZ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1116" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
_ifconv:5  %l = call i32 @llvm.cttz.i32(i32 %p_Result_s_60, i1 true) nounwind

]]></Node>
<StgValue><ssdm name="l"/></StgValue>
</operation>

<operation id="5751" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:6  %sub_ln894 = sub nsw i32 14, %l

]]></Node>
<StgValue><ssdm name="sub_ln894"/></StgValue>
</operation>

<operation id="5752" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1118" bw="14" op_0_bw="32">
<![CDATA[
_ifconv:7  %trunc_ln894 = trunc i32 %sub_ln894 to i14

]]></Node>
<StgValue><ssdm name="trunc_ln894"/></StgValue>
</operation>

<operation id="5753" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1122" bw="4" op_0_bw="32">
<![CDATA[
_ifconv:11  %trunc_ln897 = trunc i32 %sub_ln894 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln897"/></StgValue>
</operation>

<operation id="5754" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1123" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:12  %sub_ln897 = sub i4 4, %trunc_ln897

]]></Node>
<StgValue><ssdm name="sub_ln897"/></StgValue>
</operation>

<operation id="5755" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1124" bw="14" op_0_bw="4">
<![CDATA[
_ifconv:13  %zext_ln897 = zext i4 %sub_ln897 to i14

]]></Node>
<StgValue><ssdm name="zext_ln897"/></StgValue>
</operation>

<operation id="5756" st_id="11" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1125" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ifconv:14  %lshr_ln897 = lshr i14 -1, %zext_ln897

]]></Node>
<StgValue><ssdm name="lshr_ln897"/></StgValue>
</operation>

<operation id="5757" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1126" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ifconv:15  %and_ln897_6 = and i14 %select_ln888, %lshr_ln897

]]></Node>
<StgValue><ssdm name="and_ln897_6"/></StgValue>
</operation>

<operation id="5758" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1127" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ifconv:16  %icmp_ln897_2 = icmp ne i14 %and_ln897_6, 0

]]></Node>
<StgValue><ssdm name="icmp_ln897_2"/></StgValue>
</operation>

<operation id="5759" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1152" bw="11" op_0_bw="32">
<![CDATA[
_ifconv:41  %trunc_ln893 = trunc i32 %l to i11

]]></Node>
<StgValue><ssdm name="trunc_ln893"/></StgValue>
</operation>

<operation id="5760" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3050" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0" op_4_bw="14" op_5_bw="0" op_6_bw="14" op_7_bw="0" op_8_bw="14" op_9_bw="0" op_10_bw="14" op_11_bw="0" op_12_bw="14" op_13_bw="0" op_14_bw="14" op_15_bw="0" op_16_bw="14" op_17_bw="0" op_18_bw="14" op_19_bw="0" op_20_bw="14" op_21_bw="0" op_22_bw="14" op_23_bw="0" op_24_bw="14" op_25_bw="0" op_26_bw="14" op_27_bw="0" op_28_bw="14" op_29_bw="0" op_30_bw="14" op_31_bw="0" op_32_bw="14" op_33_bw="0" op_34_bw="14" op_35_bw="0" op_36_bw="14" op_37_bw="0" op_38_bw="14" op_39_bw="0" op_40_bw="14" op_41_bw="0" op_42_bw="14" op_43_bw="0" op_44_bw="14" op_45_bw="0" op_46_bw="14" op_47_bw="0" op_48_bw="14" op_49_bw="0" op_50_bw="14" op_51_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0546:0  %phi_ln1117_24 = phi i14 [ %input_0_V_load_16, %branch420 ], [ %input_1_V_load_24, %branch421 ], [ %input_2_V_load_32, %branch422 ], [ %input_3_V_load_32, %branch423 ], [ %input_4_V_load_32, %branch424 ], [ %input_5_V_load_32, %branch425 ], [ %input_6_V_load_24, %branch426 ], [ %input_7_V_load_24, %branch427 ], [ %input_8_V_load_24, %branch428 ], [ %input_9_V_load_24, %branch429 ], [ %input_10_V_load_24, %branch430 ], [ %input_11_V_load_24, %branch431 ], [ %input_12_V_load_24, %branch432 ], [ %input_13_V_load_24, %branch433 ], [ %input_14_V_load_24, %branch434 ], [ %input_15_V_load_24, %branch435 ], [ %input_16_V_load_24, %branch436 ], [ %input_17_V_load_24, %branch437 ], [ %input_18_V_load_24, %branch438 ], [ %input_19_V_load_24, %branch439 ], [ %input_20_V_load_24, %branch440 ], [ %input_21_V_load_24, %branch441 ], [ %input_22_V_load_24, %branch442 ], [ %input_23_V_load_24, %branch443 ], [ %input_24_V_load_24, %branch444 ], [ %input_25_V_load_24, %branch445 ]

]]></Node>
<StgValue><ssdm name="phi_ln1117_24"/></StgValue>
</operation>

<operation id="5761" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3051" bw="18" op_0_bw="18" op_1_bw="14" op_2_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0546:1  %shl_ln1118_10 = call i18 @_ssdm_op_BitConcatenate.i18.i14.i4(i14 %phi_ln1117_24, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_10"/></StgValue>
</operation>

<operation id="5762" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3052" bw="19" op_0_bw="18">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0546:2  %sext_ln1118_92 = sext i18 %shl_ln1118_10 to i19

]]></Node>
<StgValue><ssdm name="sext_ln1118_92"/></StgValue>
</operation>

<operation id="5763" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3053" bw="16" op_0_bw="16" op_1_bw="14" op_2_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0546:3  %shl_ln1118_11 = call i16 @_ssdm_op_BitConcatenate.i16.i14.i2(i14 %phi_ln1117_24, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_11"/></StgValue>
</operation>

<operation id="5764" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3054" bw="19" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0546:4  %sext_ln1118_93 = sext i16 %shl_ln1118_11 to i19

]]></Node>
<StgValue><ssdm name="sext_ln1118_93"/></StgValue>
</operation>

<operation id="5765" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3055" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0546:5  %add_ln1118_1 = add i19 %sext_ln1118_92, %sext_ln1118_93

]]></Node>
<StgValue><ssdm name="add_ln1118_1"/></StgValue>
</operation>

<operation id="5766" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3056" bw="28" op_0_bw="19">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0546:6  %sext_ln1118_94 = sext i19 %add_ln1118_1 to i28

]]></Node>
<StgValue><ssdm name="sext_ln1118_94"/></StgValue>
</operation>

<operation id="5767" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3057" bw="14" op_0_bw="14" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0546:7  %tmp_174 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_121, i32 8, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_174"/></StgValue>
</operation>

<operation id="5768" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3058" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0546:8  %shl_ln728_118 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_174, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_118"/></StgValue>
</operation>

<operation id="5769" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3059" bw="29" op_0_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0546:9  %zext_ln728_9 = zext i22 %shl_ln728_118 to i29

]]></Node>
<StgValue><ssdm name="zext_ln728_9"/></StgValue>
</operation>

<operation id="5770" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3060" bw="29" op_0_bw="28">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0546:10  %zext_ln703_66 = zext i28 %sext_ln1118_94 to i29

]]></Node>
<StgValue><ssdm name="zext_ln703_66"/></StgValue>
</operation>

<operation id="5771" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3061" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0546:11  %add_ln1192_122 = add nsw i29 %zext_ln703_66, %zext_ln728_9

]]></Node>
<StgValue><ssdm name="add_ln1192_122"/></StgValue>
</operation>

<operation id="5772" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3062" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0" op_36_bw="5" op_37_bw="0" op_38_bw="5" op_39_bw="0" op_40_bw="5" op_41_bw="0" op_42_bw="5" op_43_bw="0" op_44_bw="5" op_45_bw="0" op_46_bw="5" op_47_bw="0" op_48_bw="5" op_49_bw="0" op_50_bw="5" op_51_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0546:12  switch i5 %select_ln32, label %branch278 [
    i5 0, label %branch253
    i5 1, label %branch254
    i5 2, label %branch255
    i5 3, label %branch256
    i5 4, label %branch257
    i5 5, label %branch258
    i5 6, label %branch259
    i5 7, label %branch260
    i5 8, label %branch261
    i5 9, label %branch262
    i5 10, label %branch263
    i5 11, label %branch264
    i5 12, label %branch265
    i5 13, label %branch266
    i5 14, label %branch267
    i5 15, label %branch268
    i5 -16, label %branch269
    i5 -15, label %branch270
    i5 -14, label %branch271
    i5 -13, label %branch272
    i5 -12, label %branch273
    i5 -11, label %branch274
    i5 -10, label %branch275
    i5 -9, label %branch276
    i5 -8, label %branch277
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="5773" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3169" bw="18" op_0_bw="18" op_1_bw="14" op_2_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0344:1  %shl_ln1118_12 = call i18 @_ssdm_op_BitConcatenate.i18.i14.i4(i14 %phi_ln1117_25, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_12"/></StgValue>
</operation>

<operation id="5774" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3170" bw="19" op_0_bw="18">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0344:2  %sext_ln1118_95 = sext i18 %shl_ln1118_12 to i19

]]></Node>
<StgValue><ssdm name="sext_ln1118_95"/></StgValue>
</operation>

<operation id="5775" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3171" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0344:3  %shl_ln1118_13 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %phi_ln1117_25, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln1118_13"/></StgValue>
</operation>

<operation id="5776" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3172" bw="19" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0344:4  %sext_ln1118_96 = sext i15 %shl_ln1118_13 to i19

]]></Node>
<StgValue><ssdm name="sext_ln1118_96"/></StgValue>
</operation>

<operation id="5777" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3173" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0344:5  %add_ln1118_2 = add i19 %sext_ln1118_95, %sext_ln1118_96

]]></Node>
<StgValue><ssdm name="add_ln1118_2"/></StgValue>
</operation>

<operation id="5778" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3174" bw="28" op_0_bw="19">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0344:6  %sext_ln1118_97 = sext i19 %add_ln1118_2 to i28

]]></Node>
<StgValue><ssdm name="sext_ln1118_97"/></StgValue>
</operation>

<operation id="5779" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3175" bw="14" op_0_bw="14" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0344:7  %tmp_175 = call i14 @_ssdm_op_PartSelect.i14.i29.i32.i32(i29 %add_ln1192_122, i32 8, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_175"/></StgValue>
</operation>

<operation id="5780" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3176" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0344:8  %shl_ln728_119 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_175, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_119"/></StgValue>
</operation>

<operation id="5781" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3177" bw="29" op_0_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0344:9  %zext_ln728_10 = zext i22 %shl_ln728_119 to i29

]]></Node>
<StgValue><ssdm name="zext_ln728_10"/></StgValue>
</operation>

<operation id="5782" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3178" bw="29" op_0_bw="28">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0344:10  %zext_ln703_67 = zext i28 %sext_ln1118_97 to i29

]]></Node>
<StgValue><ssdm name="zext_ln703_67"/></StgValue>
</operation>

<operation id="5783" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3179" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0344:11  %add_ln1192_123 = add nsw i29 %zext_ln703_67, %zext_ln728_10

]]></Node>
<StgValue><ssdm name="add_ln1192_123"/></StgValue>
</operation>

<operation id="5784" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3180" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0" op_36_bw="5" op_37_bw="0" op_38_bw="5" op_39_bw="0" op_40_bw="5" op_41_bw="0" op_42_bw="5" op_43_bw="0" op_44_bw="5" op_45_bw="0" op_46_bw="5" op_47_bw="0" op_48_bw="5" op_49_bw="0" op_50_bw="5" op_51_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0344:12  switch i5 %select_ln32, label %branch111 [
    i5 0, label %branch86
    i5 1, label %branch87
    i5 2, label %branch88
    i5 3, label %branch89
    i5 4, label %branch90
    i5 5, label %branch91
    i5 6, label %branch92
    i5 7, label %branch93
    i5 8, label %branch94
    i5 9, label %branch95
    i5 10, label %branch96
    i5 11, label %branch97
    i5 12, label %branch98
    i5 13, label %branch99
    i5 14, label %branch100
    i5 15, label %branch101
    i5 -16, label %branch102
    i5 -15, label %branch103
    i5 -14, label %branch104
    i5 -13, label %branch105
    i5 -12, label %branch106
    i5 -11, label %branch107
    i5 -10, label %branch108
    i5 -9, label %branch109
    i5 -8, label %branch110
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="5785" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3289" bw="14" op_0_bw="14" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0142:3  %tmp_176 = call i14 @_ssdm_op_PartSelect.i14.i29.i32.i32(i29 %add_ln1192_123, i32 8, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_176"/></StgValue>
</operation>

<operation id="5786" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4376" bw="28" op_0_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0113:3  %sext_ln1118_112 = sext i20 %mul_ln1118_75 to i28

]]></Node>
<StgValue><ssdm name="sext_ln1118_112"/></StgValue>
</operation>

<operation id="5787" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4378" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0113:5  %shl_ln728_127 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_184, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_127"/></StgValue>
</operation>

<operation id="5788" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4379" bw="29" op_0_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0113:6  %zext_ln728_13 = zext i22 %shl_ln728_127 to i29

]]></Node>
<StgValue><ssdm name="zext_ln728_13"/></StgValue>
</operation>

<operation id="5789" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4380" bw="29" op_0_bw="28">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0113:7  %zext_ln703_73 = zext i28 %sext_ln1118_112 to i29

]]></Node>
<StgValue><ssdm name="zext_ln703_73"/></StgValue>
</operation>

<operation id="5790" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4381" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0113:8  %add_ln1192_132 = add nsw i29 %zext_ln728_13, %zext_ln703_73

]]></Node>
<StgValue><ssdm name="add_ln1192_132"/></StgValue>
</operation>

<operation id="5791" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4382" bw="14" op_0_bw="14" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0113:9  %trunc_ln708_5 = call i14 @_ssdm_op_PartSelect.i14.i29.i32.i32(i29 %add_ln1192_132, i32 8, i32 21)

]]></Node>
<StgValue><ssdm name="trunc_ln708_5"/></StgValue>
</operation>

<operation id="5792" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4383" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0113:10  %add_ln703_3 = add i14 %trunc_ln708_5, -1

]]></Node>
<StgValue><ssdm name="add_ln703_3"/></StgValue>
</operation>

<operation id="5793" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4384" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0113:11  %icmp_ln885_3 = icmp eq i14 %add_ln703_3, 0

]]></Node>
<StgValue><ssdm name="icmp_ln885_3"/></StgValue>
</operation>

<operation id="5794" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4385" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0113:12  br i1 %icmp_ln885_3, label %.critedge.3, label %_ifconv3

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>

<operation id="5795" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4387" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
_ifconv3:0  %tmp_25 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_3, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="5796" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4388" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ifconv3:1  %sub_ln889_3 = sub i14 1, %trunc_ln708_5

]]></Node>
<StgValue><ssdm name="sub_ln889_3"/></StgValue>
</operation>

<operation id="5797" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4389" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ifconv3:2  %select_ln888_3 = select i1 %tmp_25, i14 %sub_ln889_3, i14 %add_ln703_3

]]></Node>
<StgValue><ssdm name="select_ln888_3"/></StgValue>
</operation>

<operation id="5798" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4390" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv3:3  %p_Result_3 = call i14 @llvm.part.select.i14(i14 %select_ln888_3, i32 13, i32 0) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_3"/></StgValue>
</operation>

<operation id="5799" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4391" bw="32" op_0_bw="32" op_1_bw="18" op_2_bw="14">
<![CDATA[
_ifconv3:4  %p_Result_62_3 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 -1, i14 %p_Result_3)

]]></Node>
<StgValue><ssdm name="p_Result_62_3"/></StgValue>
</operation>

<operation id="5800" st_id="11" stage="1" lat="1">
<core>CTTZ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4392" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
_ifconv3:5  %l_3 = call i32 @llvm.cttz.i32(i32 %p_Result_62_3, i1 true) nounwind

]]></Node>
<StgValue><ssdm name="l_3"/></StgValue>
</operation>

<operation id="5801" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4393" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv3:6  %sub_ln894_3 = sub nsw i32 14, %l_3

]]></Node>
<StgValue><ssdm name="sub_ln894_3"/></StgValue>
</operation>

<operation id="5802" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4394" bw="14" op_0_bw="32">
<![CDATA[
_ifconv3:7  %trunc_ln894_3 = trunc i32 %sub_ln894_3 to i14

]]></Node>
<StgValue><ssdm name="trunc_ln894_3"/></StgValue>
</operation>

<operation id="5803" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4395" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv3:8  %add_ln894_3 = add nsw i32 -53, %sub_ln894_3

]]></Node>
<StgValue><ssdm name="add_ln894_3"/></StgValue>
</operation>

<operation id="5804" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4396" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv3:9  %tmp_26 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %add_ln894_3, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="5805" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4397" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ifconv3:10  %icmp_ln897_7 = icmp sgt i31 %tmp_26, 0

]]></Node>
<StgValue><ssdm name="icmp_ln897_7"/></StgValue>
</operation>

<operation id="5806" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4398" bw="4" op_0_bw="32">
<![CDATA[
_ifconv3:11  %trunc_ln897_3 = trunc i32 %sub_ln894_3 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln897_3"/></StgValue>
</operation>

<operation id="5807" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4399" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv3:12  %sub_ln897_3 = sub i4 4, %trunc_ln897_3

]]></Node>
<StgValue><ssdm name="sub_ln897_3"/></StgValue>
</operation>

<operation id="5808" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4400" bw="14" op_0_bw="4">
<![CDATA[
_ifconv3:13  %zext_ln897_3 = zext i4 %sub_ln897_3 to i14

]]></Node>
<StgValue><ssdm name="zext_ln897_3"/></StgValue>
</operation>

<operation id="5809" st_id="11" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4401" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ifconv3:14  %lshr_ln897_3 = lshr i14 -1, %zext_ln897_3

]]></Node>
<StgValue><ssdm name="lshr_ln897_3"/></StgValue>
</operation>

<operation id="5810" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4402" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ifconv3:15  %and_ln897_9 = and i14 %select_ln888_3, %lshr_ln897_3

]]></Node>
<StgValue><ssdm name="and_ln897_9"/></StgValue>
</operation>

<operation id="5811" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4403" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ifconv3:16  %icmp_ln897_8 = icmp ne i14 %and_ln897_9, 0

]]></Node>
<StgValue><ssdm name="icmp_ln897_8"/></StgValue>
</operation>

<operation id="5812" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4404" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv3:17  %and_ln897_3 = and i1 %icmp_ln897_7, %icmp_ln897_8

]]></Node>
<StgValue><ssdm name="and_ln897_3"/></StgValue>
</operation>

<operation id="5813" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4405" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv3:18  %tmp_27 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln894_3, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="5814" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4406" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv3:19  %xor_ln899_3 = xor i1 %tmp_27, true

]]></Node>
<StgValue><ssdm name="xor_ln899_3"/></StgValue>
</operation>

<operation id="5815" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4407" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ifconv3:20  %add_ln899_3 = add i14 -53, %trunc_ln894_3

]]></Node>
<StgValue><ssdm name="add_ln899_3"/></StgValue>
</operation>

<operation id="5816" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4408" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ifconv3:21  %p_Result_57_3 = call i1 @_ssdm_op_BitSelect.i1.i14.i14(i14 %select_ln888_3, i14 %add_ln899_3)

]]></Node>
<StgValue><ssdm name="p_Result_57_3"/></StgValue>
</operation>

<operation id="5817" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4409" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv3:22  %and_ln899_3 = and i1 %p_Result_57_3, %xor_ln899_3

]]></Node>
<StgValue><ssdm name="and_ln899_3"/></StgValue>
</operation>

<operation id="5818" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4410" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv3:23  %or_ln899_8 = or i1 %and_ln899_3, %and_ln897_3

]]></Node>
<StgValue><ssdm name="or_ln899_8"/></StgValue>
</operation>

<operation id="5819" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4411" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
_ifconv3:24  %or_ln899_3 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln899_8)

]]></Node>
<StgValue><ssdm name="or_ln899_3"/></StgValue>
</operation>

<operation id="5820" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4414" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv3:27  %icmp_ln908_3 = icmp sgt i32 %add_ln894_3, 0

]]></Node>
<StgValue><ssdm name="icmp_ln908_3"/></StgValue>
</operation>

<operation id="5821" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4428" bw="11" op_0_bw="32">
<![CDATA[
_ifconv3:41  %trunc_ln893_3 = trunc i32 %l_3 to i11

]]></Node>
<StgValue><ssdm name="trunc_ln893_3"/></StgValue>
</operation>

<operation id="5822" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="5140" bw="14" op_0_bw="5">
<![CDATA[
branch388:1  %input_24_V_load_42 = load i14* %input_24_V_addr_36, align 2

]]></Node>
<StgValue><ssdm name="input_24_V_load_42"/></StgValue>
</operation>

<operation id="5823" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="5141" bw="0" op_0_bw="0">
<![CDATA[
branch388:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0488

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5824" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="5144" bw="14" op_0_bw="5">
<![CDATA[
branch387:1  %input_23_V_load_42 = load i14* %input_23_V_addr_34, align 2

]]></Node>
<StgValue><ssdm name="input_23_V_load_42"/></StgValue>
</operation>

<operation id="5825" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="5145" bw="0" op_0_bw="0">
<![CDATA[
branch387:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0488

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5826" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="5148" bw="14" op_0_bw="5">
<![CDATA[
branch386:1  %input_22_V_load_42 = load i14* %input_22_V_addr_42, align 2

]]></Node>
<StgValue><ssdm name="input_22_V_load_42"/></StgValue>
</operation>

<operation id="5827" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="5149" bw="0" op_0_bw="0">
<![CDATA[
branch386:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0488

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5828" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="5152" bw="14" op_0_bw="5">
<![CDATA[
branch385:1  %input_21_V_load_42 = load i14* %input_21_V_addr_42, align 2

]]></Node>
<StgValue><ssdm name="input_21_V_load_42"/></StgValue>
</operation>

<operation id="5829" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="5153" bw="0" op_0_bw="0">
<![CDATA[
branch385:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0488

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5830" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="5156" bw="14" op_0_bw="5">
<![CDATA[
branch384:1  %input_20_V_load_42 = load i14* %input_20_V_addr_42, align 2

]]></Node>
<StgValue><ssdm name="input_20_V_load_42"/></StgValue>
</operation>

<operation id="5831" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="5157" bw="0" op_0_bw="0">
<![CDATA[
branch384:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0488

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5832" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="5160" bw="14" op_0_bw="5">
<![CDATA[
branch383:1  %input_19_V_load_42 = load i14* %input_19_V_addr_40, align 2

]]></Node>
<StgValue><ssdm name="input_19_V_load_42"/></StgValue>
</operation>

<operation id="5833" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="5161" bw="0" op_0_bw="0">
<![CDATA[
branch383:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0488

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5834" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="5164" bw="14" op_0_bw="5">
<![CDATA[
branch382:1  %input_18_V_load_42 = load i14* %input_18_V_addr_33, align 2

]]></Node>
<StgValue><ssdm name="input_18_V_load_42"/></StgValue>
</operation>

<operation id="5835" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="5165" bw="0" op_0_bw="0">
<![CDATA[
branch382:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0488

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5836" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="5168" bw="14" op_0_bw="5">
<![CDATA[
branch381:1  %input_17_V_load_42 = load i14* %input_17_V_addr_37, align 2

]]></Node>
<StgValue><ssdm name="input_17_V_load_42"/></StgValue>
</operation>

<operation id="5837" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="5169" bw="0" op_0_bw="0">
<![CDATA[
branch381:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0488

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5838" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="5172" bw="14" op_0_bw="5">
<![CDATA[
branch380:1  %input_16_V_load_42 = load i14* %input_16_V_addr_42, align 2

]]></Node>
<StgValue><ssdm name="input_16_V_load_42"/></StgValue>
</operation>

<operation id="5839" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="5173" bw="0" op_0_bw="0">
<![CDATA[
branch380:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0488

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5840" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="5176" bw="14" op_0_bw="5">
<![CDATA[
branch379:1  %input_15_V_load_42 = load i14* %input_15_V_addr_42, align 2

]]></Node>
<StgValue><ssdm name="input_15_V_load_42"/></StgValue>
</operation>

<operation id="5841" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="5177" bw="0" op_0_bw="0">
<![CDATA[
branch379:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0488

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5842" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="5180" bw="14" op_0_bw="5">
<![CDATA[
branch378:1  %input_14_V_load_42 = load i14* %input_14_V_addr_42, align 2

]]></Node>
<StgValue><ssdm name="input_14_V_load_42"/></StgValue>
</operation>

<operation id="5843" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="5181" bw="0" op_0_bw="0">
<![CDATA[
branch378:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0488

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5844" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="5184" bw="14" op_0_bw="5">
<![CDATA[
branch377:1  %input_13_V_load_42 = load i14* %input_13_V_addr_37, align 2

]]></Node>
<StgValue><ssdm name="input_13_V_load_42"/></StgValue>
</operation>

<operation id="5845" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="5185" bw="0" op_0_bw="0">
<![CDATA[
branch377:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0488

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5846" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="5188" bw="14" op_0_bw="5">
<![CDATA[
branch376:1  %input_12_V_load_42 = load i14* %input_12_V_addr_32, align 2

]]></Node>
<StgValue><ssdm name="input_12_V_load_42"/></StgValue>
</operation>

<operation id="5847" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="5189" bw="0" op_0_bw="0">
<![CDATA[
branch376:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0488

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5848" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="5192" bw="14" op_0_bw="5">
<![CDATA[
branch375:1  %input_11_V_load_42 = load i14* %input_11_V_addr_42, align 2

]]></Node>
<StgValue><ssdm name="input_11_V_load_42"/></StgValue>
</operation>

<operation id="5849" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="5193" bw="0" op_0_bw="0">
<![CDATA[
branch375:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0488

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5850" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="5196" bw="14" op_0_bw="5">
<![CDATA[
branch374:1  %input_10_V_load_42 = load i14* %input_10_V_addr_42, align 2

]]></Node>
<StgValue><ssdm name="input_10_V_load_42"/></StgValue>
</operation>

<operation id="5851" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="5197" bw="0" op_0_bw="0">
<![CDATA[
branch374:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0488

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5852" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="5200" bw="14" op_0_bw="5">
<![CDATA[
branch373:1  %input_9_V_load_42 = load i14* %input_9_V_addr_42, align 2

]]></Node>
<StgValue><ssdm name="input_9_V_load_42"/></StgValue>
</operation>

<operation id="5853" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="5201" bw="0" op_0_bw="0">
<![CDATA[
branch373:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0488

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5854" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="5204" bw="14" op_0_bw="5">
<![CDATA[
branch372:1  %input_8_V_load_42 = load i14* %input_8_V_addr_41, align 2

]]></Node>
<StgValue><ssdm name="input_8_V_load_42"/></StgValue>
</operation>

<operation id="5855" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="5205" bw="0" op_0_bw="0">
<![CDATA[
branch372:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0488

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5856" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="5208" bw="14" op_0_bw="5">
<![CDATA[
branch371:1  %input_7_V_load_42 = load i14* %input_7_V_addr_34, align 2

]]></Node>
<StgValue><ssdm name="input_7_V_load_42"/></StgValue>
</operation>

<operation id="5857" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="5209" bw="0" op_0_bw="0">
<![CDATA[
branch371:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0488

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5858" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="5212" bw="14" op_0_bw="5">
<![CDATA[
branch370:1  %input_6_V_load_42 = load i14* %input_6_V_addr_31, align 2

]]></Node>
<StgValue><ssdm name="input_6_V_load_42"/></StgValue>
</operation>

<operation id="5859" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="5213" bw="0" op_0_bw="0">
<![CDATA[
branch370:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0488

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5860" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="5216" bw="14" op_0_bw="5">
<![CDATA[
branch369:1  %input_5_V_load_50 = load i14* %input_5_V_addr_37, align 2

]]></Node>
<StgValue><ssdm name="input_5_V_load_50"/></StgValue>
</operation>

<operation id="5861" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="5217" bw="0" op_0_bw="0">
<![CDATA[
branch369:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0488

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5862" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="5220" bw="14" op_0_bw="5">
<![CDATA[
branch368:1  %input_4_V_load_50 = load i14* %input_4_V_addr_36, align 2

]]></Node>
<StgValue><ssdm name="input_4_V_load_50"/></StgValue>
</operation>

<operation id="5863" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="5221" bw="0" op_0_bw="0">
<![CDATA[
branch368:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0488

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5864" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="5224" bw="14" op_0_bw="5">
<![CDATA[
branch367:1  %input_3_V_load_50 = load i14* %input_3_V_addr_38, align 2

]]></Node>
<StgValue><ssdm name="input_3_V_load_50"/></StgValue>
</operation>

<operation id="5865" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="5225" bw="0" op_0_bw="0">
<![CDATA[
branch367:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0488

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5866" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="5228" bw="14" op_0_bw="5">
<![CDATA[
branch366:1  %input_2_V_load_50 = load i14* %input_2_V_addr_37, align 2

]]></Node>
<StgValue><ssdm name="input_2_V_load_50"/></StgValue>
</operation>

<operation id="5867" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="5229" bw="0" op_0_bw="0">
<![CDATA[
branch366:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0488

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5868" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5232" bw="14" op_0_bw="5">
<![CDATA[
branch365:1  %input_1_V_load_36 = load i14* %input_1_V_addr_30, align 2

]]></Node>
<StgValue><ssdm name="input_1_V_load_36"/></StgValue>
</operation>

<operation id="5869" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5233" bw="0" op_0_bw="0">
<![CDATA[
branch365:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0488

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5870" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5236" bw="14" op_0_bw="5">
<![CDATA[
branch364:1  %input_0_V_load_22 = load i14* %input_0_V_addr_22, align 2

]]></Node>
<StgValue><ssdm name="input_0_V_load_22"/></StgValue>
</operation>

<operation id="5871" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5237" bw="0" op_0_bw="0">
<![CDATA[
branch364:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0488

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5872" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="5240" bw="14" op_0_bw="5">
<![CDATA[
branch389:1  %input_25_V_load_42 = load i14* %input_25_V_addr_42, align 2

]]></Node>
<StgValue><ssdm name="input_25_V_load_42"/></StgValue>
</operation>

<operation id="5873" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="5241" bw="0" op_0_bw="0">
<![CDATA[
branch389:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0488

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5874" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5243" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0" op_4_bw="14" op_5_bw="0" op_6_bw="14" op_7_bw="0" op_8_bw="14" op_9_bw="0" op_10_bw="14" op_11_bw="0" op_12_bw="14" op_13_bw="0" op_14_bw="14" op_15_bw="0" op_16_bw="14" op_17_bw="0" op_18_bw="14" op_19_bw="0" op_20_bw="14" op_21_bw="0" op_22_bw="14" op_23_bw="0" op_24_bw="14" op_25_bw="0" op_26_bw="14" op_27_bw="0" op_28_bw="14" op_29_bw="0" op_30_bw="14" op_31_bw="0" op_32_bw="14" op_33_bw="0" op_34_bw="14" op_35_bw="0" op_36_bw="14" op_37_bw="0" op_38_bw="14" op_39_bw="0" op_40_bw="14" op_41_bw="0" op_42_bw="14" op_43_bw="0" op_44_bw="14" op_45_bw="0" op_46_bw="14" op_47_bw="0" op_48_bw="14" op_49_bw="0" op_50_bw="14" op_51_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0488:0  %phi_ln1117_42 = phi i14 [ %input_0_V_load_22, %branch364 ], [ %input_1_V_load_36, %branch365 ], [ %input_2_V_load_50, %branch366 ], [ %input_3_V_load_50, %branch367 ], [ %input_4_V_load_50, %branch368 ], [ %input_5_V_load_50, %branch369 ], [ %input_6_V_load_42, %branch370 ], [ %input_7_V_load_42, %branch371 ], [ %input_8_V_load_42, %branch372 ], [ %input_9_V_load_42, %branch373 ], [ %input_10_V_load_42, %branch374 ], [ %input_11_V_load_42, %branch375 ], [ %input_12_V_load_42, %branch376 ], [ %input_13_V_load_42, %branch377 ], [ %input_14_V_load_42, %branch378 ], [ %input_15_V_load_42, %branch379 ], [ %input_16_V_load_42, %branch380 ], [ %input_17_V_load_42, %branch381 ], [ %input_18_V_load_42, %branch382 ], [ %input_19_V_load_42, %branch383 ], [ %input_20_V_load_42, %branch384 ], [ %input_21_V_load_42, %branch385 ], [ %input_22_V_load_42, %branch386 ], [ %input_23_V_load_42, %branch387 ], [ %input_24_V_load_42, %branch388 ], [ %input_25_V_load_42, %branch389 ]

]]></Node>
<StgValue><ssdm name="phi_ln1117_42"/></StgValue>
</operation>

<operation id="5875" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5244" bw="21" op_0_bw="21" op_1_bw="14" op_2_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0488:1  %shl_ln1118_23 = call i21 @_ssdm_op_BitConcatenate.i21.i14.i7(i14 %phi_ln1117_42, i7 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_23"/></StgValue>
</operation>

<operation id="5876" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5245" bw="22" op_0_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0488:2  %sext_ln1118_124 = sext i21 %shl_ln1118_23 to i22

]]></Node>
<StgValue><ssdm name="sext_ln1118_124"/></StgValue>
</operation>

<operation id="5877" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5246" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0488:3  %shl_ln1118_24 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %phi_ln1117_42, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln1118_24"/></StgValue>
</operation>

<operation id="5878" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5247" bw="22" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0488:4  %sext_ln1118_125 = sext i15 %shl_ln1118_24 to i22

]]></Node>
<StgValue><ssdm name="sext_ln1118_125"/></StgValue>
</operation>

<operation id="5879" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5248" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0488:5  %sub_ln1118_11 = sub i22 %sext_ln1118_125, %sext_ln1118_124

]]></Node>
<StgValue><ssdm name="sub_ln1118_11"/></StgValue>
</operation>

<operation id="5880" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5250" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0488:7  %shl_ln728_131 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_189, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_131"/></StgValue>
</operation>

<operation id="5881" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5251" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0488:8  %add_ln1192_138 = add i22 %shl_ln728_131, %sub_ln1118_11

]]></Node>
<StgValue><ssdm name="add_ln1192_138"/></StgValue>
</operation>

<operation id="5882" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5252" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0" op_36_bw="5" op_37_bw="0" op_38_bw="5" op_39_bw="0" op_40_bw="5" op_41_bw="0" op_42_bw="5" op_43_bw="0" op_44_bw="5" op_45_bw="0" op_46_bw="5" op_47_bw="0" op_48_bw="5" op_49_bw="0" op_50_bw="5" op_51_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0488:9  switch i5 %select_ln32, label %branch222 [
    i5 0, label %branch197
    i5 1, label %branch198
    i5 2, label %branch199
    i5 3, label %branch200
    i5 4, label %branch201
    i5 5, label %branch202
    i5 6, label %branch203
    i5 7, label %branch204
    i5 8, label %branch205
    i5 9, label %branch206
    i5 10, label %branch207
    i5 11, label %branch208
    i5 12, label %branch209
    i5 13, label %branch210
    i5 14, label %branch211
    i5 15, label %branch212
    i5 -16, label %branch213
    i5 -15, label %branch214
    i5 -14, label %branch215
    i5 -13, label %branch216
    i5 -12, label %branch217
    i5 -11, label %branch218
    i5 -10, label %branch219
    i5 -9, label %branch220
    i5 -8, label %branch221
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="5883" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="5255" bw="14" op_0_bw="5">
<![CDATA[
branch221:1  %input_25_V_load_43 = load i14* %input_25_V_addr_43, align 2

]]></Node>
<StgValue><ssdm name="input_25_V_load_43"/></StgValue>
</operation>

<operation id="5884" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="5256" bw="0" op_0_bw="0">
<![CDATA[
branch221:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0286

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5885" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="5259" bw="14" op_0_bw="5">
<![CDATA[
branch220:1  %input_24_V_load_43 = load i14* %input_24_V_addr_37, align 2

]]></Node>
<StgValue><ssdm name="input_24_V_load_43"/></StgValue>
</operation>

<operation id="5886" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="5260" bw="0" op_0_bw="0">
<![CDATA[
branch220:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0286

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5887" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="5263" bw="14" op_0_bw="5">
<![CDATA[
branch219:1  %input_23_V_load_43 = load i14* %input_23_V_addr_35, align 2

]]></Node>
<StgValue><ssdm name="input_23_V_load_43"/></StgValue>
</operation>

<operation id="5888" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="5264" bw="0" op_0_bw="0">
<![CDATA[
branch219:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0286

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5889" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="5267" bw="14" op_0_bw="5">
<![CDATA[
branch218:1  %input_22_V_load_43 = load i14* %input_22_V_addr_43, align 2

]]></Node>
<StgValue><ssdm name="input_22_V_load_43"/></StgValue>
</operation>

<operation id="5890" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="5268" bw="0" op_0_bw="0">
<![CDATA[
branch218:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0286

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5891" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="5271" bw="14" op_0_bw="5">
<![CDATA[
branch217:1  %input_21_V_load_43 = load i14* %input_21_V_addr_43, align 2

]]></Node>
<StgValue><ssdm name="input_21_V_load_43"/></StgValue>
</operation>

<operation id="5892" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="5272" bw="0" op_0_bw="0">
<![CDATA[
branch217:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0286

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5893" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="5275" bw="14" op_0_bw="5">
<![CDATA[
branch216:1  %input_20_V_load_43 = load i14* %input_20_V_addr_43, align 2

]]></Node>
<StgValue><ssdm name="input_20_V_load_43"/></StgValue>
</operation>

<operation id="5894" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="5276" bw="0" op_0_bw="0">
<![CDATA[
branch216:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0286

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5895" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="5279" bw="14" op_0_bw="5">
<![CDATA[
branch215:1  %input_19_V_load_43 = load i14* %input_19_V_addr_41, align 2

]]></Node>
<StgValue><ssdm name="input_19_V_load_43"/></StgValue>
</operation>

<operation id="5896" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="5280" bw="0" op_0_bw="0">
<![CDATA[
branch215:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0286

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5897" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="5283" bw="14" op_0_bw="5">
<![CDATA[
branch214:1  %input_18_V_load_43 = load i14* %input_18_V_addr_34, align 2

]]></Node>
<StgValue><ssdm name="input_18_V_load_43"/></StgValue>
</operation>

<operation id="5898" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="5284" bw="0" op_0_bw="0">
<![CDATA[
branch214:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0286

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5899" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="5287" bw="14" op_0_bw="5">
<![CDATA[
branch213:1  %input_17_V_load_43 = load i14* %input_17_V_addr_38, align 2

]]></Node>
<StgValue><ssdm name="input_17_V_load_43"/></StgValue>
</operation>

<operation id="5900" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="5288" bw="0" op_0_bw="0">
<![CDATA[
branch213:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0286

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5901" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="5291" bw="14" op_0_bw="5">
<![CDATA[
branch212:1  %input_16_V_load_43 = load i14* %input_16_V_addr_43, align 2

]]></Node>
<StgValue><ssdm name="input_16_V_load_43"/></StgValue>
</operation>

<operation id="5902" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="5292" bw="0" op_0_bw="0">
<![CDATA[
branch212:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0286

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5903" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="5295" bw="14" op_0_bw="5">
<![CDATA[
branch211:1  %input_15_V_load_43 = load i14* %input_15_V_addr_43, align 2

]]></Node>
<StgValue><ssdm name="input_15_V_load_43"/></StgValue>
</operation>

<operation id="5904" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="5296" bw="0" op_0_bw="0">
<![CDATA[
branch211:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0286

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5905" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="5299" bw="14" op_0_bw="5">
<![CDATA[
branch210:1  %input_14_V_load_43 = load i14* %input_14_V_addr_43, align 2

]]></Node>
<StgValue><ssdm name="input_14_V_load_43"/></StgValue>
</operation>

<operation id="5906" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="5300" bw="0" op_0_bw="0">
<![CDATA[
branch210:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0286

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5907" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="5303" bw="14" op_0_bw="5">
<![CDATA[
branch209:1  %input_13_V_load_43 = load i14* %input_13_V_addr_38, align 2

]]></Node>
<StgValue><ssdm name="input_13_V_load_43"/></StgValue>
</operation>

<operation id="5908" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="5304" bw="0" op_0_bw="0">
<![CDATA[
branch209:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0286

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5909" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="5307" bw="14" op_0_bw="5">
<![CDATA[
branch208:1  %input_12_V_load_43 = load i14* %input_12_V_addr_33, align 2

]]></Node>
<StgValue><ssdm name="input_12_V_load_43"/></StgValue>
</operation>

<operation id="5910" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="5308" bw="0" op_0_bw="0">
<![CDATA[
branch208:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0286

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5911" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="5311" bw="14" op_0_bw="5">
<![CDATA[
branch207:1  %input_11_V_load_43 = load i14* %input_11_V_addr_43, align 2

]]></Node>
<StgValue><ssdm name="input_11_V_load_43"/></StgValue>
</operation>

<operation id="5912" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="5312" bw="0" op_0_bw="0">
<![CDATA[
branch207:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0286

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5913" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="5315" bw="14" op_0_bw="5">
<![CDATA[
branch206:1  %input_10_V_load_43 = load i14* %input_10_V_addr_43, align 2

]]></Node>
<StgValue><ssdm name="input_10_V_load_43"/></StgValue>
</operation>

<operation id="5914" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="5316" bw="0" op_0_bw="0">
<![CDATA[
branch206:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0286

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5915" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="5319" bw="14" op_0_bw="5">
<![CDATA[
branch205:1  %input_9_V_load_43 = load i14* %input_9_V_addr_43, align 2

]]></Node>
<StgValue><ssdm name="input_9_V_load_43"/></StgValue>
</operation>

<operation id="5916" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="5320" bw="0" op_0_bw="0">
<![CDATA[
branch205:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0286

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5917" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="5323" bw="14" op_0_bw="5">
<![CDATA[
branch204:1  %input_8_V_load_43 = load i14* %input_8_V_addr_42, align 2

]]></Node>
<StgValue><ssdm name="input_8_V_load_43"/></StgValue>
</operation>

<operation id="5918" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="5324" bw="0" op_0_bw="0">
<![CDATA[
branch204:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0286

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5919" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="5327" bw="14" op_0_bw="5">
<![CDATA[
branch203:1  %input_7_V_load_43 = load i14* %input_7_V_addr_35, align 2

]]></Node>
<StgValue><ssdm name="input_7_V_load_43"/></StgValue>
</operation>

<operation id="5920" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="5328" bw="0" op_0_bw="0">
<![CDATA[
branch203:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0286

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5921" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="5331" bw="14" op_0_bw="5">
<![CDATA[
branch202:1  %input_6_V_load_43 = load i14* %input_6_V_addr_32, align 2

]]></Node>
<StgValue><ssdm name="input_6_V_load_43"/></StgValue>
</operation>

<operation id="5922" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="5332" bw="0" op_0_bw="0">
<![CDATA[
branch202:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0286

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5923" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="5335" bw="14" op_0_bw="5">
<![CDATA[
branch201:1  %input_5_V_load_51 = load i14* %input_5_V_addr_38, align 2

]]></Node>
<StgValue><ssdm name="input_5_V_load_51"/></StgValue>
</operation>

<operation id="5924" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="5336" bw="0" op_0_bw="0">
<![CDATA[
branch201:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0286

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5925" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="5339" bw="14" op_0_bw="5">
<![CDATA[
branch200:1  %input_4_V_load_51 = load i14* %input_4_V_addr_37, align 2

]]></Node>
<StgValue><ssdm name="input_4_V_load_51"/></StgValue>
</operation>

<operation id="5926" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="5340" bw="0" op_0_bw="0">
<![CDATA[
branch200:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0286

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5927" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="5343" bw="14" op_0_bw="5">
<![CDATA[
branch199:1  %input_3_V_load_51 = load i14* %input_3_V_addr_39, align 2

]]></Node>
<StgValue><ssdm name="input_3_V_load_51"/></StgValue>
</operation>

<operation id="5928" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="5344" bw="0" op_0_bw="0">
<![CDATA[
branch199:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0286

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5929" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5347" bw="14" op_0_bw="5">
<![CDATA[
branch198:1  %input_2_V_load_51 = load i14* %input_2_V_addr_38, align 2

]]></Node>
<StgValue><ssdm name="input_2_V_load_51"/></StgValue>
</operation>

<operation id="5930" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5348" bw="0" op_0_bw="0">
<![CDATA[
branch198:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0286

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5931" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5351" bw="14" op_0_bw="5">
<![CDATA[
branch197:1  %input_1_V_load_37 = load i14* %input_1_V_addr_31, align 2

]]></Node>
<StgValue><ssdm name="input_1_V_load_37"/></StgValue>
</operation>

<operation id="5932" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5352" bw="0" op_0_bw="0">
<![CDATA[
branch197:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0286

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5933" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="5355" bw="14" op_0_bw="5">
<![CDATA[
branch222:1  %input_26_V_load_28 = load i14* %input_26_V_addr_28, align 2

]]></Node>
<StgValue><ssdm name="input_26_V_load_28"/></StgValue>
</operation>

<operation id="5934" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="5356" bw="0" op_0_bw="0">
<![CDATA[
branch222:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0286

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5935" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5358" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0" op_4_bw="14" op_5_bw="0" op_6_bw="14" op_7_bw="0" op_8_bw="14" op_9_bw="0" op_10_bw="14" op_11_bw="0" op_12_bw="14" op_13_bw="0" op_14_bw="14" op_15_bw="0" op_16_bw="14" op_17_bw="0" op_18_bw="14" op_19_bw="0" op_20_bw="14" op_21_bw="0" op_22_bw="14" op_23_bw="0" op_24_bw="14" op_25_bw="0" op_26_bw="14" op_27_bw="0" op_28_bw="14" op_29_bw="0" op_30_bw="14" op_31_bw="0" op_32_bw="14" op_33_bw="0" op_34_bw="14" op_35_bw="0" op_36_bw="14" op_37_bw="0" op_38_bw="14" op_39_bw="0" op_40_bw="14" op_41_bw="0" op_42_bw="14" op_43_bw="0" op_44_bw="14" op_45_bw="0" op_46_bw="14" op_47_bw="0" op_48_bw="14" op_49_bw="0" op_50_bw="14" op_51_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0286:0  %phi_ln1117_43 = phi i14 [ %input_1_V_load_37, %branch197 ], [ %input_2_V_load_51, %branch198 ], [ %input_3_V_load_51, %branch199 ], [ %input_4_V_load_51, %branch200 ], [ %input_5_V_load_51, %branch201 ], [ %input_6_V_load_43, %branch202 ], [ %input_7_V_load_43, %branch203 ], [ %input_8_V_load_43, %branch204 ], [ %input_9_V_load_43, %branch205 ], [ %input_10_V_load_43, %branch206 ], [ %input_11_V_load_43, %branch207 ], [ %input_12_V_load_43, %branch208 ], [ %input_13_V_load_43, %branch209 ], [ %input_14_V_load_43, %branch210 ], [ %input_15_V_load_43, %branch211 ], [ %input_16_V_load_43, %branch212 ], [ %input_17_V_load_43, %branch213 ], [ %input_18_V_load_43, %branch214 ], [ %input_19_V_load_43, %branch215 ], [ %input_20_V_load_43, %branch216 ], [ %input_21_V_load_43, %branch217 ], [ %input_22_V_load_43, %branch218 ], [ %input_23_V_load_43, %branch219 ], [ %input_24_V_load_43, %branch220 ], [ %input_25_V_load_43, %branch221 ], [ %input_26_V_load_28, %branch222 ]

]]></Node>
<StgValue><ssdm name="phi_ln1117_43"/></StgValue>
</operation>

<operation id="5936" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5359" bw="23" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0286:1  %sext_ln1118_126 = sext i14 %phi_ln1117_43 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1118_126"/></StgValue>
</operation>

<operation id="5937" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5360" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0286:2  %mul_ln1118_78 = mul i23 %sext_ln1118_126, -171

]]></Node>
<StgValue><ssdm name="mul_ln1118_78"/></StgValue>
</operation>

<operation id="5938" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5361" bw="14" op_0_bw="14" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0286:3  %tmp_190 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_138, i32 8, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_190"/></StgValue>
</operation>

<operation id="5939" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5362" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0286:4  %shl_ln728_132 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_190, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_132"/></StgValue>
</operation>

<operation id="5940" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5363" bw="24" op_0_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0286:5  %zext_ln703_78 = zext i22 %shl_ln728_132 to i24

]]></Node>
<StgValue><ssdm name="zext_ln703_78"/></StgValue>
</operation>

<operation id="5941" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5364" bw="24" op_0_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0286:6  %zext_ln1192_59 = zext i23 %mul_ln1118_78 to i24

]]></Node>
<StgValue><ssdm name="zext_ln1192_59"/></StgValue>
</operation>

<operation id="5942" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5365" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0286:7  %add_ln1192_139 = add i24 %zext_ln703_78, %zext_ln1192_59

]]></Node>
<StgValue><ssdm name="add_ln1192_139"/></StgValue>
</operation>

<operation id="5943" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5366" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0" op_36_bw="5" op_37_bw="0" op_38_bw="5" op_39_bw="0" op_40_bw="5" op_41_bw="0" op_42_bw="5" op_43_bw="0" op_44_bw="5" op_45_bw="0" op_46_bw="5" op_47_bw="0" op_48_bw="5" op_49_bw="0" op_50_bw="5" op_51_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0286:8  switch i5 %select_ln32, label %branch55 [
    i5 0, label %branch30
    i5 1, label %branch31
    i5 2, label %branch32
    i5 3, label %branch33
    i5 4, label %branch34
    i5 5, label %branch35
    i5 6, label %branch36
    i5 7, label %branch37
    i5 8, label %branch38
    i5 9, label %branch39
    i5 10, label %branch40
    i5 11, label %branch41
    i5 12, label %branch42
    i5 13, label %branch43
    i5 14, label %branch44
    i5 15, label %branch45
    i5 -16, label %branch46
    i5 -15, label %branch47
    i5 -14, label %branch48
    i5 -13, label %branch49
    i5 -12, label %branch50
    i5 -11, label %branch51
    i5 -10, label %branch52
    i5 -9, label %branch53
    i5 -8, label %branch54
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="5944" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5475" bw="14" op_0_bw="14" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.084:3  %tmp_191 = call i14 @_ssdm_op_PartSelect.i14.i24.i32.i32(i24 %add_ln1192_139, i32 8, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_191"/></StgValue>
</operation>

<operation id="5945" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5476" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.084:4  %shl_ln728_133 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_191, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_133"/></StgValue>
</operation>

<operation id="5946" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5477" bw="24" op_0_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.084:5  %zext_ln703_79 = zext i22 %shl_ln728_133 to i24

]]></Node>
<StgValue><ssdm name="zext_ln703_79"/></StgValue>
</operation>

<operation id="5947" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5478" bw="24" op_0_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.084:6  %zext_ln1192_60 = zext i23 %mul_ln1118_79 to i24

]]></Node>
<StgValue><ssdm name="zext_ln1192_60"/></StgValue>
</operation>

<operation id="5948" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5479" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.084:7  %add_ln1192_140 = add i24 %zext_ln703_79, %zext_ln1192_60

]]></Node>
<StgValue><ssdm name="add_ln1192_140"/></StgValue>
</operation>

<operation id="5949" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5480" bw="14" op_0_bw="14" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.084:8  %trunc_ln708_7 = call i14 @_ssdm_op_PartSelect.i14.i24.i32.i32(i24 %add_ln1192_140, i32 8, i32 21)

]]></Node>
<StgValue><ssdm name="trunc_ln708_7"/></StgValue>
</operation>

<operation id="5950" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="6111" bw="14" op_0_bw="5">
<![CDATA[
branch530:1  %input_26_V_load_33 = load i14* %input_26_V_addr_33, align 2

]]></Node>
<StgValue><ssdm name="input_26_V_load_33"/></StgValue>
</operation>

<operation id="5951" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="6112" bw="0" op_0_bw="0">
<![CDATA[
branch530:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0662

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5952" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="6115" bw="14" op_0_bw="5">
<![CDATA[
branch529:1  %input_25_V_load_50 = load i14* %input_25_V_addr_48, align 2

]]></Node>
<StgValue><ssdm name="input_25_V_load_50"/></StgValue>
</operation>

<operation id="5953" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="6116" bw="0" op_0_bw="0">
<![CDATA[
branch529:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0662

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5954" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="6119" bw="14" op_0_bw="5">
<![CDATA[
branch528:1  %input_24_V_load_50 = load i14* %input_24_V_addr_41, align 2

]]></Node>
<StgValue><ssdm name="input_24_V_load_50"/></StgValue>
</operation>

<operation id="5955" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="6120" bw="0" op_0_bw="0">
<![CDATA[
branch528:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0662

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5956" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="6123" bw="14" op_0_bw="5">
<![CDATA[
branch527:1  %input_23_V_load_50 = load i14* %input_23_V_addr_39, align 2

]]></Node>
<StgValue><ssdm name="input_23_V_load_50"/></StgValue>
</operation>

<operation id="5957" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="6124" bw="0" op_0_bw="0">
<![CDATA[
branch527:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0662

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5958" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="6127" bw="14" op_0_bw="5">
<![CDATA[
branch526:1  %input_22_V_load_50 = load i14* %input_22_V_addr_50, align 2

]]></Node>
<StgValue><ssdm name="input_22_V_load_50"/></StgValue>
</operation>

<operation id="5959" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="6128" bw="0" op_0_bw="0">
<![CDATA[
branch526:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0662

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5960" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="6131" bw="14" op_0_bw="5">
<![CDATA[
branch525:1  %input_21_V_load_50 = load i14* %input_21_V_addr_50, align 2

]]></Node>
<StgValue><ssdm name="input_21_V_load_50"/></StgValue>
</operation>

<operation id="5961" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="6132" bw="0" op_0_bw="0">
<![CDATA[
branch525:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0662

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5962" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="6135" bw="14" op_0_bw="5">
<![CDATA[
branch524:1  %input_20_V_load_50 = load i14* %input_20_V_addr_50, align 2

]]></Node>
<StgValue><ssdm name="input_20_V_load_50"/></StgValue>
</operation>

<operation id="5963" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="6136" bw="0" op_0_bw="0">
<![CDATA[
branch524:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0662

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5964" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="6139" bw="14" op_0_bw="5">
<![CDATA[
branch523:1  %input_19_V_load_50 = load i14* %input_19_V_addr_45, align 2

]]></Node>
<StgValue><ssdm name="input_19_V_load_50"/></StgValue>
</operation>

<operation id="5965" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="6140" bw="0" op_0_bw="0">
<![CDATA[
branch523:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0662

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5966" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="6143" bw="14" op_0_bw="5">
<![CDATA[
branch522:1  %input_18_V_load_50 = load i14* %input_18_V_addr_38, align 2

]]></Node>
<StgValue><ssdm name="input_18_V_load_50"/></StgValue>
</operation>

<operation id="5967" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="6144" bw="0" op_0_bw="0">
<![CDATA[
branch522:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0662

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5968" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="6147" bw="14" op_0_bw="5">
<![CDATA[
branch521:1  %input_17_V_load_50 = load i14* %input_17_V_addr_44, align 2

]]></Node>
<StgValue><ssdm name="input_17_V_load_50"/></StgValue>
</operation>

<operation id="5969" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="6148" bw="0" op_0_bw="0">
<![CDATA[
branch521:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0662

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5970" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="6151" bw="14" op_0_bw="5">
<![CDATA[
branch520:1  %input_16_V_load_50 = load i14* %input_16_V_addr_50, align 2

]]></Node>
<StgValue><ssdm name="input_16_V_load_50"/></StgValue>
</operation>

<operation id="5971" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="6152" bw="0" op_0_bw="0">
<![CDATA[
branch520:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0662

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5972" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="6155" bw="14" op_0_bw="5">
<![CDATA[
branch519:1  %input_15_V_load_50 = load i14* %input_15_V_addr_50, align 2

]]></Node>
<StgValue><ssdm name="input_15_V_load_50"/></StgValue>
</operation>

<operation id="5973" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="6156" bw="0" op_0_bw="0">
<![CDATA[
branch519:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0662

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5974" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="6159" bw="14" op_0_bw="5">
<![CDATA[
branch518:1  %input_14_V_load_50 = load i14* %input_14_V_addr_49, align 2

]]></Node>
<StgValue><ssdm name="input_14_V_load_50"/></StgValue>
</operation>

<operation id="5975" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="6160" bw="0" op_0_bw="0">
<![CDATA[
branch518:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0662

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5976" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="6163" bw="14" op_0_bw="5">
<![CDATA[
branch517:1  %input_13_V_load_50 = load i14* %input_13_V_addr_42, align 2

]]></Node>
<StgValue><ssdm name="input_13_V_load_50"/></StgValue>
</operation>

<operation id="5977" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="6164" bw="0" op_0_bw="0">
<![CDATA[
branch517:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0662

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5978" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="6167" bw="14" op_0_bw="5">
<![CDATA[
branch516:1  %input_12_V_load_50 = load i14* %input_12_V_addr_37, align 2

]]></Node>
<StgValue><ssdm name="input_12_V_load_50"/></StgValue>
</operation>

<operation id="5979" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="6168" bw="0" op_0_bw="0">
<![CDATA[
branch516:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0662

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5980" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="6171" bw="14" op_0_bw="5">
<![CDATA[
branch515:1  %input_11_V_load_50 = load i14* %input_11_V_addr_50, align 2

]]></Node>
<StgValue><ssdm name="input_11_V_load_50"/></StgValue>
</operation>

<operation id="5981" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="6172" bw="0" op_0_bw="0">
<![CDATA[
branch515:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0662

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5982" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="6175" bw="14" op_0_bw="5">
<![CDATA[
branch514:1  %input_10_V_load_50 = load i14* %input_10_V_addr_50, align 2

]]></Node>
<StgValue><ssdm name="input_10_V_load_50"/></StgValue>
</operation>

<operation id="5983" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="6176" bw="0" op_0_bw="0">
<![CDATA[
branch514:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0662

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5984" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="6179" bw="14" op_0_bw="5">
<![CDATA[
branch513:1  %input_9_V_load_50 = load i14* %input_9_V_addr_50, align 2

]]></Node>
<StgValue><ssdm name="input_9_V_load_50"/></StgValue>
</operation>

<operation id="5985" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="6180" bw="0" op_0_bw="0">
<![CDATA[
branch513:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0662

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5986" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="6183" bw="14" op_0_bw="5">
<![CDATA[
branch512:1  %input_8_V_load_50 = load i14* %input_8_V_addr_47, align 2

]]></Node>
<StgValue><ssdm name="input_8_V_load_50"/></StgValue>
</operation>

<operation id="5987" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="6184" bw="0" op_0_bw="0">
<![CDATA[
branch512:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0662

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5988" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="6187" bw="14" op_0_bw="5">
<![CDATA[
branch511:1  %input_7_V_load_50 = load i14* %input_7_V_addr_39, align 2

]]></Node>
<StgValue><ssdm name="input_7_V_load_50"/></StgValue>
</operation>

<operation id="5989" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="6188" bw="0" op_0_bw="0">
<![CDATA[
branch511:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0662

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5990" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="6191" bw="14" op_0_bw="5">
<![CDATA[
branch510:1  %input_6_V_load_50 = load i14* %input_6_V_addr_36, align 2

]]></Node>
<StgValue><ssdm name="input_6_V_load_50"/></StgValue>
</operation>

<operation id="5991" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="6192" bw="0" op_0_bw="0">
<![CDATA[
branch510:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0662

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5992" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="6195" bw="14" op_0_bw="5">
<![CDATA[
branch509:1  %input_5_V_load_58 = load i14* %input_5_V_addr_43, align 2

]]></Node>
<StgValue><ssdm name="input_5_V_load_58"/></StgValue>
</operation>

<operation id="5993" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="6196" bw="0" op_0_bw="0">
<![CDATA[
branch509:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0662

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5994" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="6199" bw="14" op_0_bw="5">
<![CDATA[
branch508:1  %input_4_V_load_58 = load i14* %input_4_V_addr_42, align 2

]]></Node>
<StgValue><ssdm name="input_4_V_load_58"/></StgValue>
</operation>

<operation id="5995" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="6200" bw="0" op_0_bw="0">
<![CDATA[
branch508:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0662

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5996" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6203" bw="14" op_0_bw="5">
<![CDATA[
branch507:1  %input_3_V_load_58 = load i14* %input_3_V_addr_43, align 2

]]></Node>
<StgValue><ssdm name="input_3_V_load_58"/></StgValue>
</operation>

<operation id="5997" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6204" bw="0" op_0_bw="0">
<![CDATA[
branch507:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0662

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="5998" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6207" bw="14" op_0_bw="5">
<![CDATA[
branch506:1  %input_2_V_load_58 = load i14* %input_2_V_addr_43, align 2

]]></Node>
<StgValue><ssdm name="input_2_V_load_58"/></StgValue>
</operation>

<operation id="5999" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6208" bw="0" op_0_bw="0">
<![CDATA[
branch506:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0662

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="6000" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="6211" bw="14" op_0_bw="5">
<![CDATA[
branch531:1  %input_27_V_load_16 = load i14* %input_27_V_addr_16, align 2

]]></Node>
<StgValue><ssdm name="input_27_V_load_16"/></StgValue>
</operation>

<operation id="6001" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="6212" bw="0" op_0_bw="0">
<![CDATA[
branch531:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0662

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="6002" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6214" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0" op_4_bw="14" op_5_bw="0" op_6_bw="14" op_7_bw="0" op_8_bw="14" op_9_bw="0" op_10_bw="14" op_11_bw="0" op_12_bw="14" op_13_bw="0" op_14_bw="14" op_15_bw="0" op_16_bw="14" op_17_bw="0" op_18_bw="14" op_19_bw="0" op_20_bw="14" op_21_bw="0" op_22_bw="14" op_23_bw="0" op_24_bw="14" op_25_bw="0" op_26_bw="14" op_27_bw="0" op_28_bw="14" op_29_bw="0" op_30_bw="14" op_31_bw="0" op_32_bw="14" op_33_bw="0" op_34_bw="14" op_35_bw="0" op_36_bw="14" op_37_bw="0" op_38_bw="14" op_39_bw="0" op_40_bw="14" op_41_bw="0" op_42_bw="14" op_43_bw="0" op_44_bw="14" op_45_bw="0" op_46_bw="14" op_47_bw="0" op_48_bw="14" op_49_bw="0" op_50_bw="14" op_51_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0662:0  %phi_ln1117_50 = phi i14 [ %input_2_V_load_58, %branch506 ], [ %input_3_V_load_58, %branch507 ], [ %input_4_V_load_58, %branch508 ], [ %input_5_V_load_58, %branch509 ], [ %input_6_V_load_50, %branch510 ], [ %input_7_V_load_50, %branch511 ], [ %input_8_V_load_50, %branch512 ], [ %input_9_V_load_50, %branch513 ], [ %input_10_V_load_50, %branch514 ], [ %input_11_V_load_50, %branch515 ], [ %input_12_V_load_50, %branch516 ], [ %input_13_V_load_50, %branch517 ], [ %input_14_V_load_50, %branch518 ], [ %input_15_V_load_50, %branch519 ], [ %input_16_V_load_50, %branch520 ], [ %input_17_V_load_50, %branch521 ], [ %input_18_V_load_50, %branch522 ], [ %input_19_V_load_50, %branch523 ], [ %input_20_V_load_50, %branch524 ], [ %input_21_V_load_50, %branch525 ], [ %input_22_V_load_50, %branch526 ], [ %input_23_V_load_50, %branch527 ], [ %input_24_V_load_50, %branch528 ], [ %input_25_V_load_50, %branch529 ], [ %input_26_V_load_33, %branch530 ], [ %input_27_V_load_16, %branch531 ]

]]></Node>
<StgValue><ssdm name="phi_ln1117_50"/></StgValue>
</operation>

<operation id="6003" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6215" bw="22" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0662:1  %sext_ln1118_133 = sext i14 %phi_ln1117_50 to i22

]]></Node>
<StgValue><ssdm name="sext_ln1118_133"/></StgValue>
</operation>

<operation id="6004" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6216" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0662:2  %mul_ln1118_83 = mul i22 %sext_ln1118_133, 110

]]></Node>
<StgValue><ssdm name="mul_ln1118_83"/></StgValue>
</operation>

<operation id="6005" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6218" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0662:4  %shl_ln728_136 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_195, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_136"/></StgValue>
</operation>

<operation id="6006" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6219" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0662:5  %add_ln1192_145 = add i22 %shl_ln728_136, %mul_ln1118_83

]]></Node>
<StgValue><ssdm name="add_ln1192_145"/></StgValue>
</operation>

<operation id="6007" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6220" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0" op_36_bw="5" op_37_bw="0" op_38_bw="5" op_39_bw="0" op_40_bw="5" op_41_bw="0" op_42_bw="5" op_43_bw="0" op_44_bw="5" op_45_bw="0" op_46_bw="5" op_47_bw="0" op_48_bw="5" op_49_bw="0" op_50_bw="5" op_51_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0662:6  switch i5 %select_ln32, label %branch361 [
    i5 0, label %branch336
    i5 1, label %branch337
    i5 2, label %branch338
    i5 3, label %branch339
    i5 4, label %branch340
    i5 5, label %branch341
    i5 6, label %branch342
    i5 7, label %branch343
    i5 8, label %branch344
    i5 9, label %branch345
    i5 10, label %branch346
    i5 11, label %branch347
    i5 12, label %branch348
    i5 13, label %branch349
    i5 14, label %branch350
    i5 15, label %branch351
    i5 -16, label %branch352
    i5 -15, label %branch353
    i5 -14, label %branch354
    i5 -13, label %branch355
    i5 -12, label %branch356
    i5 -11, label %branch357
    i5 -10, label %branch358
    i5 -9, label %branch359
    i5 -8, label %branch360
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="6008" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="6223" bw="14" op_0_bw="5">
<![CDATA[
branch360:1  %input_24_V_load_51 = load i14* %input_24_V_addr_42, align 2

]]></Node>
<StgValue><ssdm name="input_24_V_load_51"/></StgValue>
</operation>

<operation id="6009" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="6224" bw="0" op_0_bw="0">
<![CDATA[
branch360:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0459

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="6010" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="6227" bw="14" op_0_bw="5">
<![CDATA[
branch359:1  %input_23_V_load_51 = load i14* %input_23_V_addr_40, align 2

]]></Node>
<StgValue><ssdm name="input_23_V_load_51"/></StgValue>
</operation>

<operation id="6011" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="6228" bw="0" op_0_bw="0">
<![CDATA[
branch359:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0459

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="6012" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="6231" bw="14" op_0_bw="5">
<![CDATA[
branch358:1  %input_22_V_load_51 = load i14* %input_22_V_addr_51, align 2

]]></Node>
<StgValue><ssdm name="input_22_V_load_51"/></StgValue>
</operation>

<operation id="6013" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="6232" bw="0" op_0_bw="0">
<![CDATA[
branch358:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0459

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="6014" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="6235" bw="14" op_0_bw="5">
<![CDATA[
branch357:1  %input_21_V_load_51 = load i14* %input_21_V_addr_51, align 2

]]></Node>
<StgValue><ssdm name="input_21_V_load_51"/></StgValue>
</operation>

<operation id="6015" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="6236" bw="0" op_0_bw="0">
<![CDATA[
branch357:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0459

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="6016" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="6239" bw="14" op_0_bw="5">
<![CDATA[
branch356:1  %input_20_V_load_51 = load i14* %input_20_V_addr_51, align 2

]]></Node>
<StgValue><ssdm name="input_20_V_load_51"/></StgValue>
</operation>

<operation id="6017" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="6240" bw="0" op_0_bw="0">
<![CDATA[
branch356:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0459

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="6018" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="6243" bw="14" op_0_bw="5">
<![CDATA[
branch355:1  %input_19_V_load_51 = load i14* %input_19_V_addr_46, align 2

]]></Node>
<StgValue><ssdm name="input_19_V_load_51"/></StgValue>
</operation>

<operation id="6019" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="6244" bw="0" op_0_bw="0">
<![CDATA[
branch355:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0459

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="6020" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="6247" bw="14" op_0_bw="5">
<![CDATA[
branch354:1  %input_18_V_load_51 = load i14* %input_18_V_addr_39, align 2

]]></Node>
<StgValue><ssdm name="input_18_V_load_51"/></StgValue>
</operation>

<operation id="6021" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="6248" bw="0" op_0_bw="0">
<![CDATA[
branch354:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0459

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="6022" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="6251" bw="14" op_0_bw="5">
<![CDATA[
branch353:1  %input_17_V_load_51 = load i14* %input_17_V_addr_45, align 2

]]></Node>
<StgValue><ssdm name="input_17_V_load_51"/></StgValue>
</operation>

<operation id="6023" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="6252" bw="0" op_0_bw="0">
<![CDATA[
branch353:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0459

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="6024" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="6255" bw="14" op_0_bw="5">
<![CDATA[
branch352:1  %input_16_V_load_51 = load i14* %input_16_V_addr_51, align 2

]]></Node>
<StgValue><ssdm name="input_16_V_load_51"/></StgValue>
</operation>

<operation id="6025" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="6256" bw="0" op_0_bw="0">
<![CDATA[
branch352:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0459

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="6026" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="6259" bw="14" op_0_bw="5">
<![CDATA[
branch351:1  %input_15_V_load_51 = load i14* %input_15_V_addr_51, align 2

]]></Node>
<StgValue><ssdm name="input_15_V_load_51"/></StgValue>
</operation>

<operation id="6027" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="6260" bw="0" op_0_bw="0">
<![CDATA[
branch351:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0459

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="6028" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="6263" bw="14" op_0_bw="5">
<![CDATA[
branch350:1  %input_14_V_load_51 = load i14* %input_14_V_addr_50, align 2

]]></Node>
<StgValue><ssdm name="input_14_V_load_51"/></StgValue>
</operation>

<operation id="6029" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="6264" bw="0" op_0_bw="0">
<![CDATA[
branch350:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0459

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="6030" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="6267" bw="14" op_0_bw="5">
<![CDATA[
branch349:1  %input_13_V_load_51 = load i14* %input_13_V_addr_43, align 2

]]></Node>
<StgValue><ssdm name="input_13_V_load_51"/></StgValue>
</operation>

<operation id="6031" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="6268" bw="0" op_0_bw="0">
<![CDATA[
branch349:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0459

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="6032" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="6271" bw="14" op_0_bw="5">
<![CDATA[
branch348:1  %input_12_V_load_51 = load i14* %input_12_V_addr_38, align 2

]]></Node>
<StgValue><ssdm name="input_12_V_load_51"/></StgValue>
</operation>

<operation id="6033" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="6272" bw="0" op_0_bw="0">
<![CDATA[
branch348:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0459

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="6034" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="6275" bw="14" op_0_bw="5">
<![CDATA[
branch347:1  %input_11_V_load_51 = load i14* %input_11_V_addr_51, align 2

]]></Node>
<StgValue><ssdm name="input_11_V_load_51"/></StgValue>
</operation>

<operation id="6035" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="6276" bw="0" op_0_bw="0">
<![CDATA[
branch347:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0459

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="6036" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="6279" bw="14" op_0_bw="5">
<![CDATA[
branch346:1  %input_10_V_load_51 = load i14* %input_10_V_addr_51, align 2

]]></Node>
<StgValue><ssdm name="input_10_V_load_51"/></StgValue>
</operation>

<operation id="6037" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="6280" bw="0" op_0_bw="0">
<![CDATA[
branch346:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0459

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="6038" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="6283" bw="14" op_0_bw="5">
<![CDATA[
branch345:1  %input_9_V_load_51 = load i14* %input_9_V_addr_51, align 2

]]></Node>
<StgValue><ssdm name="input_9_V_load_51"/></StgValue>
</operation>

<operation id="6039" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="6284" bw="0" op_0_bw="0">
<![CDATA[
branch345:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0459

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="6040" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="6287" bw="14" op_0_bw="5">
<![CDATA[
branch344:1  %input_8_V_load_51 = load i14* %input_8_V_addr_48, align 2

]]></Node>
<StgValue><ssdm name="input_8_V_load_51"/></StgValue>
</operation>

<operation id="6041" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="6288" bw="0" op_0_bw="0">
<![CDATA[
branch344:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0459

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="6042" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="6291" bw="14" op_0_bw="5">
<![CDATA[
branch343:1  %input_7_V_load_51 = load i14* %input_7_V_addr_40, align 2

]]></Node>
<StgValue><ssdm name="input_7_V_load_51"/></StgValue>
</operation>

<operation id="6043" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="6292" bw="0" op_0_bw="0">
<![CDATA[
branch343:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0459

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="6044" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="6295" bw="14" op_0_bw="5">
<![CDATA[
branch342:1  %input_6_V_load_51 = load i14* %input_6_V_addr_37, align 2

]]></Node>
<StgValue><ssdm name="input_6_V_load_51"/></StgValue>
</operation>

<operation id="6045" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="6296" bw="0" op_0_bw="0">
<![CDATA[
branch342:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0459

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="6046" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="6299" bw="14" op_0_bw="5">
<![CDATA[
branch341:1  %input_5_V_load_59 = load i14* %input_5_V_addr_44, align 2

]]></Node>
<StgValue><ssdm name="input_5_V_load_59"/></StgValue>
</operation>

<operation id="6047" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="6300" bw="0" op_0_bw="0">
<![CDATA[
branch341:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0459

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="6048" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="6303" bw="14" op_0_bw="5">
<![CDATA[
branch340:1  %input_4_V_load_59 = load i14* %input_4_V_addr_43, align 2

]]></Node>
<StgValue><ssdm name="input_4_V_load_59"/></StgValue>
</operation>

<operation id="6049" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="6304" bw="0" op_0_bw="0">
<![CDATA[
branch340:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0459

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="6050" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="6307" bw="14" op_0_bw="5">
<![CDATA[
branch339:1  %input_3_V_load_59 = load i14* %input_3_V_addr_44, align 2

]]></Node>
<StgValue><ssdm name="input_3_V_load_59"/></StgValue>
</operation>

<operation id="6051" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="6308" bw="0" op_0_bw="0">
<![CDATA[
branch339:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0459

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="6052" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="6311" bw="14" op_0_bw="5">
<![CDATA[
branch338:1  %input_2_V_load_59 = load i14* %input_2_V_addr_44, align 2

]]></Node>
<StgValue><ssdm name="input_2_V_load_59"/></StgValue>
</operation>

<operation id="6053" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="6312" bw="0" op_0_bw="0">
<![CDATA[
branch338:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0459

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="6054" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6315" bw="14" op_0_bw="5">
<![CDATA[
branch337:1  %input_1_V_load_42 = load i14* %input_1_V_addr_34, align 2

]]></Node>
<StgValue><ssdm name="input_1_V_load_42"/></StgValue>
</operation>

<operation id="6055" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6316" bw="0" op_0_bw="0">
<![CDATA[
branch337:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0459

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="6056" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6319" bw="14" op_0_bw="5">
<![CDATA[
branch336:1  %input_0_V_load_25 = load i14* %input_0_V_addr_25, align 2

]]></Node>
<StgValue><ssdm name="input_0_V_load_25"/></StgValue>
</operation>

<operation id="6057" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6320" bw="0" op_0_bw="0">
<![CDATA[
branch336:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0459

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="6058" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="6323" bw="14" op_0_bw="5">
<![CDATA[
branch361:1  %input_25_V_load_51 = load i14* %input_25_V_addr_49, align 2

]]></Node>
<StgValue><ssdm name="input_25_V_load_51"/></StgValue>
</operation>

<operation id="6059" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="6324" bw="0" op_0_bw="0">
<![CDATA[
branch361:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0459

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="6060" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6326" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0" op_4_bw="14" op_5_bw="0" op_6_bw="14" op_7_bw="0" op_8_bw="14" op_9_bw="0" op_10_bw="14" op_11_bw="0" op_12_bw="14" op_13_bw="0" op_14_bw="14" op_15_bw="0" op_16_bw="14" op_17_bw="0" op_18_bw="14" op_19_bw="0" op_20_bw="14" op_21_bw="0" op_22_bw="14" op_23_bw="0" op_24_bw="14" op_25_bw="0" op_26_bw="14" op_27_bw="0" op_28_bw="14" op_29_bw="0" op_30_bw="14" op_31_bw="0" op_32_bw="14" op_33_bw="0" op_34_bw="14" op_35_bw="0" op_36_bw="14" op_37_bw="0" op_38_bw="14" op_39_bw="0" op_40_bw="14" op_41_bw="0" op_42_bw="14" op_43_bw="0" op_44_bw="14" op_45_bw="0" op_46_bw="14" op_47_bw="0" op_48_bw="14" op_49_bw="0" op_50_bw="14" op_51_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0459:0  %phi_ln1117_51 = phi i14 [ %input_0_V_load_25, %branch336 ], [ %input_1_V_load_42, %branch337 ], [ %input_2_V_load_59, %branch338 ], [ %input_3_V_load_59, %branch339 ], [ %input_4_V_load_59, %branch340 ], [ %input_5_V_load_59, %branch341 ], [ %input_6_V_load_51, %branch342 ], [ %input_7_V_load_51, %branch343 ], [ %input_8_V_load_51, %branch344 ], [ %input_9_V_load_51, %branch345 ], [ %input_10_V_load_51, %branch346 ], [ %input_11_V_load_51, %branch347 ], [ %input_12_V_load_51, %branch348 ], [ %input_13_V_load_51, %branch349 ], [ %input_14_V_load_51, %branch350 ], [ %input_15_V_load_51, %branch351 ], [ %input_16_V_load_51, %branch352 ], [ %input_17_V_load_51, %branch353 ], [ %input_18_V_load_51, %branch354 ], [ %input_19_V_load_51, %branch355 ], [ %input_20_V_load_51, %branch356 ], [ %input_21_V_load_51, %branch357 ], [ %input_22_V_load_51, %branch358 ], [ %input_23_V_load_51, %branch359 ], [ %input_24_V_load_51, %branch360 ], [ %input_25_V_load_51, %branch361 ]

]]></Node>
<StgValue><ssdm name="phi_ln1117_51"/></StgValue>
</operation>

<operation id="6061" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6327" bw="23" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0459:1  %sext_ln1118_134 = sext i14 %phi_ln1117_51 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1118_134"/></StgValue>
</operation>

<operation id="6062" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6328" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0459:2  %mul_ln1118_84 = mul i23 %sext_ln1118_134, -150

]]></Node>
<StgValue><ssdm name="mul_ln1118_84"/></StgValue>
</operation>

<operation id="6063" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6329" bw="14" op_0_bw="14" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0459:3  %tmp_196 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_145, i32 8, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_196"/></StgValue>
</operation>

<operation id="6064" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6330" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0459:4  %shl_ln728_137 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_196, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_137"/></StgValue>
</operation>

<operation id="6065" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6331" bw="24" op_0_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0459:5  %zext_ln703_81 = zext i22 %shl_ln728_137 to i24

]]></Node>
<StgValue><ssdm name="zext_ln703_81"/></StgValue>
</operation>

<operation id="6066" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6332" bw="24" op_0_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0459:6  %zext_ln1192_62 = zext i23 %mul_ln1118_84 to i24

]]></Node>
<StgValue><ssdm name="zext_ln1192_62"/></StgValue>
</operation>

<operation id="6067" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6333" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0459:7  %add_ln1192_146 = add i24 %zext_ln703_81, %zext_ln1192_62

]]></Node>
<StgValue><ssdm name="add_ln1192_146"/></StgValue>
</operation>

<operation id="6068" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6334" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0" op_36_bw="5" op_37_bw="0" op_38_bw="5" op_39_bw="0" op_40_bw="5" op_41_bw="0" op_42_bw="5" op_43_bw="0" op_44_bw="5" op_45_bw="0" op_46_bw="5" op_47_bw="0" op_48_bw="5" op_49_bw="0" op_50_bw="5" op_51_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0459:8  switch i5 %select_ln32, label %branch194 [
    i5 0, label %branch169
    i5 1, label %branch170
    i5 2, label %branch171
    i5 3, label %branch172
    i5 4, label %branch173
    i5 5, label %branch174
    i5 6, label %branch175
    i5 7, label %branch176
    i5 8, label %branch177
    i5 9, label %branch178
    i5 10, label %branch179
    i5 11, label %branch180
    i5 12, label %branch181
    i5 13, label %branch182
    i5 14, label %branch183
    i5 15, label %branch184
    i5 -16, label %branch185
    i5 -15, label %branch186
    i5 -14, label %branch187
    i5 -13, label %branch188
    i5 -12, label %branch189
    i5 -11, label %branch190
    i5 -10, label %branch191
    i5 -9, label %branch192
    i5 -8, label %branch193
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="6069" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="6337" bw="14" op_0_bw="5">
<![CDATA[
branch193:1  %input_25_V_load_52 = load i14* %input_25_V_addr_50, align 2

]]></Node>
<StgValue><ssdm name="input_25_V_load_52"/></StgValue>
</operation>

<operation id="6070" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="6338" bw="0" op_0_bw="0">
<![CDATA[
branch193:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0257

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="6071" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="6341" bw="14" op_0_bw="5">
<![CDATA[
branch192:1  %input_24_V_load_52 = load i14* %input_24_V_addr_43, align 2

]]></Node>
<StgValue><ssdm name="input_24_V_load_52"/></StgValue>
</operation>

<operation id="6072" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="6342" bw="0" op_0_bw="0">
<![CDATA[
branch192:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0257

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="6073" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="6345" bw="14" op_0_bw="5">
<![CDATA[
branch191:1  %input_23_V_load_52 = load i14* %input_23_V_addr_41, align 2

]]></Node>
<StgValue><ssdm name="input_23_V_load_52"/></StgValue>
</operation>

<operation id="6074" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="6346" bw="0" op_0_bw="0">
<![CDATA[
branch191:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0257

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="6075" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="6349" bw="14" op_0_bw="5">
<![CDATA[
branch190:1  %input_22_V_load_52 = load i14* %input_22_V_addr_52, align 2

]]></Node>
<StgValue><ssdm name="input_22_V_load_52"/></StgValue>
</operation>

<operation id="6076" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="6350" bw="0" op_0_bw="0">
<![CDATA[
branch190:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0257

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="6077" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="6353" bw="14" op_0_bw="5">
<![CDATA[
branch189:1  %input_21_V_load_52 = load i14* %input_21_V_addr_52, align 2

]]></Node>
<StgValue><ssdm name="input_21_V_load_52"/></StgValue>
</operation>

<operation id="6078" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="6354" bw="0" op_0_bw="0">
<![CDATA[
branch189:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0257

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="6079" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="6357" bw="14" op_0_bw="5">
<![CDATA[
branch188:1  %input_20_V_load_52 = load i14* %input_20_V_addr_52, align 2

]]></Node>
<StgValue><ssdm name="input_20_V_load_52"/></StgValue>
</operation>

<operation id="6080" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="6358" bw="0" op_0_bw="0">
<![CDATA[
branch188:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0257

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="6081" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="6361" bw="14" op_0_bw="5">
<![CDATA[
branch187:1  %input_19_V_load_52 = load i14* %input_19_V_addr_47, align 2

]]></Node>
<StgValue><ssdm name="input_19_V_load_52"/></StgValue>
</operation>

<operation id="6082" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="6362" bw="0" op_0_bw="0">
<![CDATA[
branch187:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0257

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="6083" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="6365" bw="14" op_0_bw="5">
<![CDATA[
branch186:1  %input_18_V_load_52 = load i14* %input_18_V_addr_40, align 2

]]></Node>
<StgValue><ssdm name="input_18_V_load_52"/></StgValue>
</operation>

<operation id="6084" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="6366" bw="0" op_0_bw="0">
<![CDATA[
branch186:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0257

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="6085" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="6369" bw="14" op_0_bw="5">
<![CDATA[
branch185:1  %input_17_V_load_52 = load i14* %input_17_V_addr_46, align 2

]]></Node>
<StgValue><ssdm name="input_17_V_load_52"/></StgValue>
</operation>

<operation id="6086" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="6370" bw="0" op_0_bw="0">
<![CDATA[
branch185:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0257

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="6087" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="6373" bw="14" op_0_bw="5">
<![CDATA[
branch184:1  %input_16_V_load_52 = load i14* %input_16_V_addr_52, align 2

]]></Node>
<StgValue><ssdm name="input_16_V_load_52"/></StgValue>
</operation>

<operation id="6088" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="6374" bw="0" op_0_bw="0">
<![CDATA[
branch184:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0257

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="6089" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="6377" bw="14" op_0_bw="5">
<![CDATA[
branch183:1  %input_15_V_load_52 = load i14* %input_15_V_addr_52, align 2

]]></Node>
<StgValue><ssdm name="input_15_V_load_52"/></StgValue>
</operation>

<operation id="6090" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="6378" bw="0" op_0_bw="0">
<![CDATA[
branch183:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0257

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="6091" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="6381" bw="14" op_0_bw="5">
<![CDATA[
branch182:1  %input_14_V_load_52 = load i14* %input_14_V_addr_51, align 2

]]></Node>
<StgValue><ssdm name="input_14_V_load_52"/></StgValue>
</operation>

<operation id="6092" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="6382" bw="0" op_0_bw="0">
<![CDATA[
branch182:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0257

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="6093" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="6385" bw="14" op_0_bw="5">
<![CDATA[
branch181:1  %input_13_V_load_52 = load i14* %input_13_V_addr_44, align 2

]]></Node>
<StgValue><ssdm name="input_13_V_load_52"/></StgValue>
</operation>

<operation id="6094" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="6386" bw="0" op_0_bw="0">
<![CDATA[
branch181:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0257

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="6095" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="6389" bw="14" op_0_bw="5">
<![CDATA[
branch180:1  %input_12_V_load_52 = load i14* %input_12_V_addr_39, align 2

]]></Node>
<StgValue><ssdm name="input_12_V_load_52"/></StgValue>
</operation>

<operation id="6096" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="6390" bw="0" op_0_bw="0">
<![CDATA[
branch180:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0257

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="6097" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="6393" bw="14" op_0_bw="5">
<![CDATA[
branch179:1  %input_11_V_load_52 = load i14* %input_11_V_addr_52, align 2

]]></Node>
<StgValue><ssdm name="input_11_V_load_52"/></StgValue>
</operation>

<operation id="6098" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="6394" bw="0" op_0_bw="0">
<![CDATA[
branch179:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0257

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="6099" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="6397" bw="14" op_0_bw="5">
<![CDATA[
branch178:1  %input_10_V_load_52 = load i14* %input_10_V_addr_52, align 2

]]></Node>
<StgValue><ssdm name="input_10_V_load_52"/></StgValue>
</operation>

<operation id="6100" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="6398" bw="0" op_0_bw="0">
<![CDATA[
branch178:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0257

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="6101" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="6401" bw="14" op_0_bw="5">
<![CDATA[
branch177:1  %input_9_V_load_52 = load i14* %input_9_V_addr_52, align 2

]]></Node>
<StgValue><ssdm name="input_9_V_load_52"/></StgValue>
</operation>

<operation id="6102" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="6402" bw="0" op_0_bw="0">
<![CDATA[
branch177:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0257

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="6103" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="6405" bw="14" op_0_bw="5">
<![CDATA[
branch176:1  %input_8_V_load_52 = load i14* %input_8_V_addr_49, align 2

]]></Node>
<StgValue><ssdm name="input_8_V_load_52"/></StgValue>
</operation>

<operation id="6104" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="6406" bw="0" op_0_bw="0">
<![CDATA[
branch176:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0257

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="6105" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="6409" bw="14" op_0_bw="5">
<![CDATA[
branch175:1  %input_7_V_load_52 = load i14* %input_7_V_addr_41, align 2

]]></Node>
<StgValue><ssdm name="input_7_V_load_52"/></StgValue>
</operation>

<operation id="6106" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="6410" bw="0" op_0_bw="0">
<![CDATA[
branch175:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0257

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="6107" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="6413" bw="14" op_0_bw="5">
<![CDATA[
branch174:1  %input_6_V_load_52 = load i14* %input_6_V_addr_38, align 2

]]></Node>
<StgValue><ssdm name="input_6_V_load_52"/></StgValue>
</operation>

<operation id="6108" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="6414" bw="0" op_0_bw="0">
<![CDATA[
branch174:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0257

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="6109" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="6417" bw="14" op_0_bw="5">
<![CDATA[
branch173:1  %input_5_V_load_60 = load i14* %input_5_V_addr_45, align 2

]]></Node>
<StgValue><ssdm name="input_5_V_load_60"/></StgValue>
</operation>

<operation id="6110" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="6418" bw="0" op_0_bw="0">
<![CDATA[
branch173:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0257

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="6111" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="6421" bw="14" op_0_bw="5">
<![CDATA[
branch172:1  %input_4_V_load_60 = load i14* %input_4_V_addr_44, align 2

]]></Node>
<StgValue><ssdm name="input_4_V_load_60"/></StgValue>
</operation>

<operation id="6112" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="6422" bw="0" op_0_bw="0">
<![CDATA[
branch172:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0257

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="6113" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="6425" bw="14" op_0_bw="5">
<![CDATA[
branch171:1  %input_3_V_load_60 = load i14* %input_3_V_addr_45, align 2

]]></Node>
<StgValue><ssdm name="input_3_V_load_60"/></StgValue>
</operation>

<operation id="6114" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="6426" bw="0" op_0_bw="0">
<![CDATA[
branch171:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0257

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="6115" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6429" bw="14" op_0_bw="5">
<![CDATA[
branch170:1  %input_2_V_load_60 = load i14* %input_2_V_addr_45, align 2

]]></Node>
<StgValue><ssdm name="input_2_V_load_60"/></StgValue>
</operation>

<operation id="6116" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6430" bw="0" op_0_bw="0">
<![CDATA[
branch170:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0257

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="6117" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6433" bw="14" op_0_bw="5">
<![CDATA[
branch169:1  %input_1_V_load_43 = load i14* %input_1_V_addr_35, align 2

]]></Node>
<StgValue><ssdm name="input_1_V_load_43"/></StgValue>
</operation>

<operation id="6118" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6434" bw="0" op_0_bw="0">
<![CDATA[
branch169:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0257

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="6119" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="6437" bw="14" op_0_bw="5">
<![CDATA[
branch194:1  %input_26_V_load_34 = load i14* %input_26_V_addr_34, align 2

]]></Node>
<StgValue><ssdm name="input_26_V_load_34"/></StgValue>
</operation>

<operation id="6120" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="6438" bw="0" op_0_bw="0">
<![CDATA[
branch194:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0257

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="6121" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6440" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0" op_4_bw="14" op_5_bw="0" op_6_bw="14" op_7_bw="0" op_8_bw="14" op_9_bw="0" op_10_bw="14" op_11_bw="0" op_12_bw="14" op_13_bw="0" op_14_bw="14" op_15_bw="0" op_16_bw="14" op_17_bw="0" op_18_bw="14" op_19_bw="0" op_20_bw="14" op_21_bw="0" op_22_bw="14" op_23_bw="0" op_24_bw="14" op_25_bw="0" op_26_bw="14" op_27_bw="0" op_28_bw="14" op_29_bw="0" op_30_bw="14" op_31_bw="0" op_32_bw="14" op_33_bw="0" op_34_bw="14" op_35_bw="0" op_36_bw="14" op_37_bw="0" op_38_bw="14" op_39_bw="0" op_40_bw="14" op_41_bw="0" op_42_bw="14" op_43_bw="0" op_44_bw="14" op_45_bw="0" op_46_bw="14" op_47_bw="0" op_48_bw="14" op_49_bw="0" op_50_bw="14" op_51_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0257:0  %phi_ln1117_52 = phi i14 [ %input_1_V_load_43, %branch169 ], [ %input_2_V_load_60, %branch170 ], [ %input_3_V_load_60, %branch171 ], [ %input_4_V_load_60, %branch172 ], [ %input_5_V_load_60, %branch173 ], [ %input_6_V_load_52, %branch174 ], [ %input_7_V_load_52, %branch175 ], [ %input_8_V_load_52, %branch176 ], [ %input_9_V_load_52, %branch177 ], [ %input_10_V_load_52, %branch178 ], [ %input_11_V_load_52, %branch179 ], [ %input_12_V_load_52, %branch180 ], [ %input_13_V_load_52, %branch181 ], [ %input_14_V_load_52, %branch182 ], [ %input_15_V_load_52, %branch183 ], [ %input_16_V_load_52, %branch184 ], [ %input_17_V_load_52, %branch185 ], [ %input_18_V_load_52, %branch186 ], [ %input_19_V_load_52, %branch187 ], [ %input_20_V_load_52, %branch188 ], [ %input_21_V_load_52, %branch189 ], [ %input_22_V_load_52, %branch190 ], [ %input_23_V_load_52, %branch191 ], [ %input_24_V_load_52, %branch192 ], [ %input_25_V_load_52, %branch193 ], [ %input_26_V_load_34, %branch194 ]

]]></Node>
<StgValue><ssdm name="phi_ln1117_52"/></StgValue>
</operation>

<operation id="6122" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6441" bw="18" op_0_bw="18" op_1_bw="14" op_2_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0257:1  %shl_ln1118_27 = call i18 @_ssdm_op_BitConcatenate.i18.i14.i4(i14 %phi_ln1117_52, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_27"/></StgValue>
</operation>

<operation id="6123" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6442" bw="19" op_0_bw="18">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0257:2  %sext_ln1118_135 = sext i18 %shl_ln1118_27 to i19

]]></Node>
<StgValue><ssdm name="sext_ln1118_135"/></StgValue>
</operation>

<operation id="6124" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6443" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0257:3  %sub_ln1118_13 = sub i19 0, %sext_ln1118_135

]]></Node>
<StgValue><ssdm name="sub_ln1118_13"/></StgValue>
</operation>

<operation id="6125" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6444" bw="16" op_0_bw="16" op_1_bw="14" op_2_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0257:4  %shl_ln1118_28 = call i16 @_ssdm_op_BitConcatenate.i16.i14.i2(i14 %phi_ln1117_52, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_28"/></StgValue>
</operation>

<operation id="6126" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6445" bw="19" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0257:5  %sext_ln1118_136 = sext i16 %shl_ln1118_28 to i19

]]></Node>
<StgValue><ssdm name="sext_ln1118_136"/></StgValue>
</operation>

<operation id="6127" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6446" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0257:6  %sub_ln1118_14 = sub i19 %sub_ln1118_13, %sext_ln1118_136

]]></Node>
<StgValue><ssdm name="sub_ln1118_14"/></StgValue>
</operation>

<operation id="6128" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6447" bw="28" op_0_bw="19">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0257:7  %sext_ln1118_137 = sext i19 %sub_ln1118_14 to i28

]]></Node>
<StgValue><ssdm name="sext_ln1118_137"/></StgValue>
</operation>

<operation id="6129" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6448" bw="14" op_0_bw="14" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0257:8  %tmp_197 = call i14 @_ssdm_op_PartSelect.i14.i24.i32.i32(i24 %add_ln1192_146, i32 8, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_197"/></StgValue>
</operation>

<operation id="6130" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6449" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0257:9  %shl_ln728_138 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_197, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_138"/></StgValue>
</operation>

<operation id="6131" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6450" bw="29" op_0_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0257:10  %zext_ln728_17 = zext i22 %shl_ln728_138 to i29

]]></Node>
<StgValue><ssdm name="zext_ln728_17"/></StgValue>
</operation>

<operation id="6132" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6451" bw="29" op_0_bw="28">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0257:11  %zext_ln703_82 = zext i28 %sext_ln1118_137 to i29

]]></Node>
<StgValue><ssdm name="zext_ln703_82"/></StgValue>
</operation>

<operation id="6133" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6452" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0257:12  %add_ln1192_147 = add nsw i29 %zext_ln728_17, %zext_ln703_82

]]></Node>
<StgValue><ssdm name="add_ln1192_147"/></StgValue>
</operation>

<operation id="6134" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6453" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0" op_36_bw="5" op_37_bw="0" op_38_bw="5" op_39_bw="0" op_40_bw="5" op_41_bw="0" op_42_bw="5" op_43_bw="0" op_44_bw="5" op_45_bw="0" op_46_bw="5" op_47_bw="0" op_48_bw="5" op_49_bw="0" op_50_bw="5" op_51_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0257:13  switch i5 %select_ln32, label %branch27 [
    i5 0, label %branch2
    i5 1, label %branch3
    i5 2, label %branch4
    i5 3, label %branch5
    i5 4, label %branch6
    i5 5, label %branch7
    i5 6, label %branch8
    i5 7, label %branch9
    i5 8, label %branch10
    i5 9, label %branch11
    i5 10, label %branch12
    i5 11, label %branch13
    i5 12, label %branch14
    i5 13, label %branch15
    i5 14, label %branch16
    i5 15, label %branch17
    i5 -16, label %branch18
    i5 -15, label %branch19
    i5 -14, label %branch20
    i5 -13, label %branch21
    i5 -12, label %branch22
    i5 -11, label %branch23
    i5 -10, label %branch24
    i5 -9, label %branch25
    i5 -8, label %branch26
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="6135" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="6456" bw="14" op_0_bw="5">
<![CDATA[
branch26:1  %input_26_V_load_35 = load i14* %input_26_V_addr_35, align 2

]]></Node>
<StgValue><ssdm name="input_26_V_load_35"/></StgValue>
</operation>

<operation id="6136" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="6457" bw="0" op_0_bw="0">
<![CDATA[
branch26:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.055

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="6137" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="6460" bw="14" op_0_bw="5">
<![CDATA[
branch25:1  %input_25_V_load_53 = load i14* %input_25_V_addr_51, align 2

]]></Node>
<StgValue><ssdm name="input_25_V_load_53"/></StgValue>
</operation>

<operation id="6138" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="6461" bw="0" op_0_bw="0">
<![CDATA[
branch25:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.055

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="6139" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="6464" bw="14" op_0_bw="5">
<![CDATA[
branch24:1  %input_24_V_load_53 = load i14* %input_24_V_addr_44, align 2

]]></Node>
<StgValue><ssdm name="input_24_V_load_53"/></StgValue>
</operation>

<operation id="6140" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="6465" bw="0" op_0_bw="0">
<![CDATA[
branch24:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.055

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="6141" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="6468" bw="14" op_0_bw="5">
<![CDATA[
branch23:1  %input_23_V_load_53 = load i14* %input_23_V_addr_42, align 2

]]></Node>
<StgValue><ssdm name="input_23_V_load_53"/></StgValue>
</operation>

<operation id="6142" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="6469" bw="0" op_0_bw="0">
<![CDATA[
branch23:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.055

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="6143" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="6472" bw="14" op_0_bw="5">
<![CDATA[
branch22:1  %input_22_V_load_53 = load i14* %input_22_V_addr_53, align 2

]]></Node>
<StgValue><ssdm name="input_22_V_load_53"/></StgValue>
</operation>

<operation id="6144" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="6473" bw="0" op_0_bw="0">
<![CDATA[
branch22:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.055

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="6145" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="6476" bw="14" op_0_bw="5">
<![CDATA[
branch21:1  %input_21_V_load_53 = load i14* %input_21_V_addr_53, align 2

]]></Node>
<StgValue><ssdm name="input_21_V_load_53"/></StgValue>
</operation>

<operation id="6146" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="6477" bw="0" op_0_bw="0">
<![CDATA[
branch21:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.055

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="6147" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="6480" bw="14" op_0_bw="5">
<![CDATA[
branch20:1  %input_20_V_load_53 = load i14* %input_20_V_addr_53, align 2

]]></Node>
<StgValue><ssdm name="input_20_V_load_53"/></StgValue>
</operation>

<operation id="6148" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="6481" bw="0" op_0_bw="0">
<![CDATA[
branch20:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.055

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="6149" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="6484" bw="14" op_0_bw="5">
<![CDATA[
branch19:1  %input_19_V_load_53 = load i14* %input_19_V_addr_48, align 2

]]></Node>
<StgValue><ssdm name="input_19_V_load_53"/></StgValue>
</operation>

<operation id="6150" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="6485" bw="0" op_0_bw="0">
<![CDATA[
branch19:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.055

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="6151" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="6488" bw="14" op_0_bw="5">
<![CDATA[
branch18:1  %input_18_V_load_53 = load i14* %input_18_V_addr_41, align 2

]]></Node>
<StgValue><ssdm name="input_18_V_load_53"/></StgValue>
</operation>

<operation id="6152" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="6489" bw="0" op_0_bw="0">
<![CDATA[
branch18:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.055

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="6153" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="6492" bw="14" op_0_bw="5">
<![CDATA[
branch17:1  %input_17_V_load_53 = load i14* %input_17_V_addr_47, align 2

]]></Node>
<StgValue><ssdm name="input_17_V_load_53"/></StgValue>
</operation>

<operation id="6154" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="6493" bw="0" op_0_bw="0">
<![CDATA[
branch17:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.055

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="6155" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="6496" bw="14" op_0_bw="5">
<![CDATA[
branch16:1  %input_16_V_load_53 = load i14* %input_16_V_addr_53, align 2

]]></Node>
<StgValue><ssdm name="input_16_V_load_53"/></StgValue>
</operation>

<operation id="6156" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="6497" bw="0" op_0_bw="0">
<![CDATA[
branch16:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.055

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="6157" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="6500" bw="14" op_0_bw="5">
<![CDATA[
branch15:1  %input_15_V_load_53 = load i14* %input_15_V_addr_53, align 2

]]></Node>
<StgValue><ssdm name="input_15_V_load_53"/></StgValue>
</operation>

<operation id="6158" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="6501" bw="0" op_0_bw="0">
<![CDATA[
branch15:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.055

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="6159" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="6504" bw="14" op_0_bw="5">
<![CDATA[
branch14:1  %input_14_V_load_53 = load i14* %input_14_V_addr_52, align 2

]]></Node>
<StgValue><ssdm name="input_14_V_load_53"/></StgValue>
</operation>

<operation id="6160" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="6505" bw="0" op_0_bw="0">
<![CDATA[
branch14:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.055

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="6161" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="6508" bw="14" op_0_bw="5">
<![CDATA[
branch13:1  %input_13_V_load_53 = load i14* %input_13_V_addr_45, align 2

]]></Node>
<StgValue><ssdm name="input_13_V_load_53"/></StgValue>
</operation>

<operation id="6162" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="6509" bw="0" op_0_bw="0">
<![CDATA[
branch13:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.055

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="6163" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="6512" bw="14" op_0_bw="5">
<![CDATA[
branch12:1  %input_12_V_load_53 = load i14* %input_12_V_addr_40, align 2

]]></Node>
<StgValue><ssdm name="input_12_V_load_53"/></StgValue>
</operation>

<operation id="6164" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="6513" bw="0" op_0_bw="0">
<![CDATA[
branch12:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.055

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="6165" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="6516" bw="14" op_0_bw="5">
<![CDATA[
branch11:1  %input_11_V_load_53 = load i14* %input_11_V_addr_53, align 2

]]></Node>
<StgValue><ssdm name="input_11_V_load_53"/></StgValue>
</operation>

<operation id="6166" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="6517" bw="0" op_0_bw="0">
<![CDATA[
branch11:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.055

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="6167" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="6520" bw="14" op_0_bw="5">
<![CDATA[
branch10:1  %input_10_V_load_53 = load i14* %input_10_V_addr_53, align 2

]]></Node>
<StgValue><ssdm name="input_10_V_load_53"/></StgValue>
</operation>

<operation id="6168" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="6521" bw="0" op_0_bw="0">
<![CDATA[
branch10:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.055

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="6169" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="6524" bw="14" op_0_bw="5">
<![CDATA[
branch9:1  %input_9_V_load_53 = load i14* %input_9_V_addr_53, align 2

]]></Node>
<StgValue><ssdm name="input_9_V_load_53"/></StgValue>
</operation>

<operation id="6170" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="6525" bw="0" op_0_bw="0">
<![CDATA[
branch9:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.055

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="6171" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="6528" bw="14" op_0_bw="5">
<![CDATA[
branch8:1  %input_8_V_load_53 = load i14* %input_8_V_addr_50, align 2

]]></Node>
<StgValue><ssdm name="input_8_V_load_53"/></StgValue>
</operation>

<operation id="6172" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="6529" bw="0" op_0_bw="0">
<![CDATA[
branch8:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.055

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="6173" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="6532" bw="14" op_0_bw="5">
<![CDATA[
branch7:1  %input_7_V_load_53 = load i14* %input_7_V_addr_42, align 2

]]></Node>
<StgValue><ssdm name="input_7_V_load_53"/></StgValue>
</operation>

<operation id="6174" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="6533" bw="0" op_0_bw="0">
<![CDATA[
branch7:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.055

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="6175" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="6536" bw="14" op_0_bw="5">
<![CDATA[
branch6:1  %input_6_V_load_53 = load i14* %input_6_V_addr_39, align 2

]]></Node>
<StgValue><ssdm name="input_6_V_load_53"/></StgValue>
</operation>

<operation id="6176" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="6537" bw="0" op_0_bw="0">
<![CDATA[
branch6:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.055

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="6177" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="6540" bw="14" op_0_bw="5">
<![CDATA[
branch5:1  %input_5_V_load_61 = load i14* %input_5_V_addr_46, align 2

]]></Node>
<StgValue><ssdm name="input_5_V_load_61"/></StgValue>
</operation>

<operation id="6178" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="6541" bw="0" op_0_bw="0">
<![CDATA[
branch5:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.055

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="6179" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="6544" bw="14" op_0_bw="5">
<![CDATA[
branch4:1  %input_4_V_load_61 = load i14* %input_4_V_addr_45, align 2

]]></Node>
<StgValue><ssdm name="input_4_V_load_61"/></StgValue>
</operation>

<operation id="6180" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="6545" bw="0" op_0_bw="0">
<![CDATA[
branch4:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.055

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="6181" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6548" bw="14" op_0_bw="5">
<![CDATA[
branch3:1  %input_3_V_load_61 = load i14* %input_3_V_addr_46, align 2

]]></Node>
<StgValue><ssdm name="input_3_V_load_61"/></StgValue>
</operation>

<operation id="6182" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6549" bw="0" op_0_bw="0">
<![CDATA[
branch3:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.055

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="6183" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6552" bw="14" op_0_bw="5">
<![CDATA[
branch2:1  %input_2_V_load_61 = load i14* %input_2_V_addr_46, align 2

]]></Node>
<StgValue><ssdm name="input_2_V_load_61"/></StgValue>
</operation>

<operation id="6184" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6553" bw="0" op_0_bw="0">
<![CDATA[
branch2:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.055

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="6185" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="6556" bw="14" op_0_bw="5">
<![CDATA[
branch27:1  %input_27_V_load_17 = load i14* %input_27_V_addr_17, align 2

]]></Node>
<StgValue><ssdm name="input_27_V_load_17"/></StgValue>
</operation>

<operation id="6186" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln32" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="6557" bw="0" op_0_bw="0">
<![CDATA[
branch27:2  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.055

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="6187" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:8  %add_ln894 = add nsw i32 -53, %sub_ln894

]]></Node>
<StgValue><ssdm name="add_ln894"/></StgValue>
</operation>

<operation id="6188" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1120" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:9  %tmp_14 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %add_ln894, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="6189" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1121" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ifconv:10  %icmp_ln897 = icmp sgt i31 %tmp_14, 0

]]></Node>
<StgValue><ssdm name="icmp_ln897"/></StgValue>
</operation>

<operation id="6190" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1128" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:17  %and_ln897 = and i1 %icmp_ln897, %icmp_ln897_2

]]></Node>
<StgValue><ssdm name="and_ln897"/></StgValue>
</operation>

<operation id="6191" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1129" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:18  %tmp_15 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln894, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="6192" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1130" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:19  %xor_ln899 = xor i1 %tmp_15, true

]]></Node>
<StgValue><ssdm name="xor_ln899"/></StgValue>
</operation>

<operation id="6193" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1131" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ifconv:20  %add_ln899 = add i14 -53, %trunc_ln894

]]></Node>
<StgValue><ssdm name="add_ln899"/></StgValue>
</operation>

<operation id="6194" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1132" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ifconv:21  %p_Result_12 = call i1 @_ssdm_op_BitSelect.i1.i14.i14(i14 %select_ln888, i14 %add_ln899)

]]></Node>
<StgValue><ssdm name="p_Result_12"/></StgValue>
</operation>

<operation id="6195" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1133" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:22  %and_ln899 = and i1 %p_Result_12, %xor_ln899

]]></Node>
<StgValue><ssdm name="and_ln899"/></StgValue>
</operation>

<operation id="6196" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1134" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:23  %or_ln899 = or i1 %and_ln899, %and_ln897

]]></Node>
<StgValue><ssdm name="or_ln899"/></StgValue>
</operation>

<operation id="6197" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1135" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
_ifconv:24  %or_ln = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln899)

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="6198" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:27  %icmp_ln908 = icmp sgt i32 %add_ln894, 0

]]></Node>
<StgValue><ssdm name="icmp_ln908"/></StgValue>
</operation>

<operation id="6199" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5481" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.084:9  %add_ln703_4 = add i14 %trunc_ln708_7, 47

]]></Node>
<StgValue><ssdm name="add_ln703_4"/></StgValue>
</operation>

<operation id="6200" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5482" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.084:10  %icmp_ln885_4 = icmp eq i14 %add_ln703_4, 0

]]></Node>
<StgValue><ssdm name="icmp_ln885_4"/></StgValue>
</operation>

<operation id="6201" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5483" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.084:11  br i1 %icmp_ln885_4, label %.critedge.4, label %_ifconv4

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>

<operation id="6202" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5485" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
_ifconv4:0  %tmp_31 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_4, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="6203" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5486" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ifconv4:1  %sub_ln889_4 = sub i14 -47, %trunc_ln708_7

]]></Node>
<StgValue><ssdm name="sub_ln889_4"/></StgValue>
</operation>

<operation id="6204" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5487" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ifconv4:2  %select_ln888_4 = select i1 %tmp_31, i14 %sub_ln889_4, i14 %add_ln703_4

]]></Node>
<StgValue><ssdm name="select_ln888_4"/></StgValue>
</operation>

<operation id="6205" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5488" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv4:3  %p_Result_4 = call i14 @llvm.part.select.i14(i14 %select_ln888_4, i32 13, i32 0) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_4"/></StgValue>
</operation>

<operation id="6206" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5489" bw="32" op_0_bw="32" op_1_bw="18" op_2_bw="14">
<![CDATA[
_ifconv4:4  %p_Result_62_4 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 -1, i14 %p_Result_4)

]]></Node>
<StgValue><ssdm name="p_Result_62_4"/></StgValue>
</operation>

<operation id="6207" st_id="12" stage="1" lat="1">
<core>CTTZ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5490" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
_ifconv4:5  %l_4 = call i32 @llvm.cttz.i32(i32 %p_Result_62_4, i1 true) nounwind

]]></Node>
<StgValue><ssdm name="l_4"/></StgValue>
</operation>

<operation id="6208" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5491" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv4:6  %sub_ln894_4 = sub nsw i32 14, %l_4

]]></Node>
<StgValue><ssdm name="sub_ln894_4"/></StgValue>
</operation>

<operation id="6209" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5492" bw="14" op_0_bw="32">
<![CDATA[
_ifconv4:7  %trunc_ln894_4 = trunc i32 %sub_ln894_4 to i14

]]></Node>
<StgValue><ssdm name="trunc_ln894_4"/></StgValue>
</operation>

<operation id="6210" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5493" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv4:8  %add_ln894_4 = add nsw i32 -53, %sub_ln894_4

]]></Node>
<StgValue><ssdm name="add_ln894_4"/></StgValue>
</operation>

<operation id="6211" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5494" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv4:9  %tmp_32 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %add_ln894_4, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="6212" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5495" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ifconv4:10  %icmp_ln897_9 = icmp sgt i31 %tmp_32, 0

]]></Node>
<StgValue><ssdm name="icmp_ln897_9"/></StgValue>
</operation>

<operation id="6213" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5496" bw="4" op_0_bw="32">
<![CDATA[
_ifconv4:11  %trunc_ln897_4 = trunc i32 %sub_ln894_4 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln897_4"/></StgValue>
</operation>

<operation id="6214" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5497" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv4:12  %sub_ln897_4 = sub i4 4, %trunc_ln897_4

]]></Node>
<StgValue><ssdm name="sub_ln897_4"/></StgValue>
</operation>

<operation id="6215" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5498" bw="14" op_0_bw="4">
<![CDATA[
_ifconv4:13  %zext_ln897_4 = zext i4 %sub_ln897_4 to i14

]]></Node>
<StgValue><ssdm name="zext_ln897_4"/></StgValue>
</operation>

<operation id="6216" st_id="12" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5499" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ifconv4:14  %lshr_ln897_4 = lshr i14 -1, %zext_ln897_4

]]></Node>
<StgValue><ssdm name="lshr_ln897_4"/></StgValue>
</operation>

<operation id="6217" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5500" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ifconv4:15  %and_ln897_10 = and i14 %select_ln888_4, %lshr_ln897_4

]]></Node>
<StgValue><ssdm name="and_ln897_10"/></StgValue>
</operation>

<operation id="6218" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5501" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ifconv4:16  %icmp_ln897_10 = icmp ne i14 %and_ln897_10, 0

]]></Node>
<StgValue><ssdm name="icmp_ln897_10"/></StgValue>
</operation>

<operation id="6219" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5502" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv4:17  %and_ln897_4 = and i1 %icmp_ln897_9, %icmp_ln897_10

]]></Node>
<StgValue><ssdm name="and_ln897_4"/></StgValue>
</operation>

<operation id="6220" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5503" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv4:18  %tmp_33 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln894_4, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="6221" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5504" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv4:19  %xor_ln899_4 = xor i1 %tmp_33, true

]]></Node>
<StgValue><ssdm name="xor_ln899_4"/></StgValue>
</operation>

<operation id="6222" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5505" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ifconv4:20  %add_ln899_4 = add i14 -53, %trunc_ln894_4

]]></Node>
<StgValue><ssdm name="add_ln899_4"/></StgValue>
</operation>

<operation id="6223" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5506" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ifconv4:21  %p_Result_57_4 = call i1 @_ssdm_op_BitSelect.i1.i14.i14(i14 %select_ln888_4, i14 %add_ln899_4)

]]></Node>
<StgValue><ssdm name="p_Result_57_4"/></StgValue>
</operation>

<operation id="6224" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5507" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv4:22  %and_ln899_4 = and i1 %p_Result_57_4, %xor_ln899_4

]]></Node>
<StgValue><ssdm name="and_ln899_4"/></StgValue>
</operation>

<operation id="6225" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5508" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv4:23  %or_ln899_9 = or i1 %and_ln899_4, %and_ln897_4

]]></Node>
<StgValue><ssdm name="or_ln899_9"/></StgValue>
</operation>

<operation id="6226" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5509" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
_ifconv4:24  %or_ln899_4 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln899_9)

]]></Node>
<StgValue><ssdm name="or_ln899_4"/></StgValue>
</operation>

<operation id="6227" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5512" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv4:27  %icmp_ln908_4 = icmp sgt i32 %add_ln894_4, 0

]]></Node>
<StgValue><ssdm name="icmp_ln908_4"/></StgValue>
</operation>

<operation id="6228" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5526" bw="11" op_0_bw="32">
<![CDATA[
_ifconv4:41  %trunc_ln893_4 = trunc i32 %l_4 to i11

]]></Node>
<StgValue><ssdm name="trunc_ln893_4"/></StgValue>
</operation>

<operation id="6229" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6559" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0" op_4_bw="14" op_5_bw="0" op_6_bw="14" op_7_bw="0" op_8_bw="14" op_9_bw="0" op_10_bw="14" op_11_bw="0" op_12_bw="14" op_13_bw="0" op_14_bw="14" op_15_bw="0" op_16_bw="14" op_17_bw="0" op_18_bw="14" op_19_bw="0" op_20_bw="14" op_21_bw="0" op_22_bw="14" op_23_bw="0" op_24_bw="14" op_25_bw="0" op_26_bw="14" op_27_bw="0" op_28_bw="14" op_29_bw="0" op_30_bw="14" op_31_bw="0" op_32_bw="14" op_33_bw="0" op_34_bw="14" op_35_bw="0" op_36_bw="14" op_37_bw="0" op_38_bw="14" op_39_bw="0" op_40_bw="14" op_41_bw="0" op_42_bw="14" op_43_bw="0" op_44_bw="14" op_45_bw="0" op_46_bw="14" op_47_bw="0" op_48_bw="14" op_49_bw="0" op_50_bw="14" op_51_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.055:0  %phi_ln1117_53 = phi i14 [ %input_2_V_load_61, %branch2 ], [ %input_3_V_load_61, %branch3 ], [ %input_4_V_load_61, %branch4 ], [ %input_5_V_load_61, %branch5 ], [ %input_6_V_load_53, %branch6 ], [ %input_7_V_load_53, %branch7 ], [ %input_8_V_load_53, %branch8 ], [ %input_9_V_load_53, %branch9 ], [ %input_10_V_load_53, %branch10 ], [ %input_11_V_load_53, %branch11 ], [ %input_12_V_load_53, %branch12 ], [ %input_13_V_load_53, %branch13 ], [ %input_14_V_load_53, %branch14 ], [ %input_15_V_load_53, %branch15 ], [ %input_16_V_load_53, %branch16 ], [ %input_17_V_load_53, %branch17 ], [ %input_18_V_load_53, %branch18 ], [ %input_19_V_load_53, %branch19 ], [ %input_20_V_load_53, %branch20 ], [ %input_21_V_load_53, %branch21 ], [ %input_22_V_load_53, %branch22 ], [ %input_23_V_load_53, %branch23 ], [ %input_24_V_load_53, %branch24 ], [ %input_25_V_load_53, %branch25 ], [ %input_26_V_load_35, %branch26 ], [ %input_27_V_load_17, %branch27 ]

]]></Node>
<StgValue><ssdm name="phi_ln1117_53"/></StgValue>
</operation>

<operation id="6230" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6560" bw="20" op_0_bw="20" op_1_bw="14" op_2_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.055:1  %shl_ln1118_29 = call i20 @_ssdm_op_BitConcatenate.i20.i14.i6(i14 %phi_ln1117_53, i6 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_29"/></StgValue>
</operation>

<operation id="6231" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6561" bw="28" op_0_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.055:2  %sext_ln1118_138 = sext i20 %shl_ln1118_29 to i28

]]></Node>
<StgValue><ssdm name="sext_ln1118_138"/></StgValue>
</operation>

<operation id="6232" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6562" bw="14" op_0_bw="14" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.055:3  %tmp_198 = call i14 @_ssdm_op_PartSelect.i14.i29.i32.i32(i29 %add_ln1192_147, i32 8, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_198"/></StgValue>
</operation>

<operation id="6233" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6563" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.055:4  %shl_ln728_139 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_198, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_139"/></StgValue>
</operation>

<operation id="6234" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6564" bw="29" op_0_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.055:5  %zext_ln728_18 = zext i22 %shl_ln728_139 to i29

]]></Node>
<StgValue><ssdm name="zext_ln728_18"/></StgValue>
</operation>

<operation id="6235" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6565" bw="29" op_0_bw="28">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.055:6  %zext_ln703_83 = zext i28 %sext_ln1118_138 to i29

]]></Node>
<StgValue><ssdm name="zext_ln703_83"/></StgValue>
</operation>

<operation id="6236" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6566" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.055:7  %add_ln1192_148 = add nsw i29 %zext_ln703_83, %zext_ln728_18

]]></Node>
<StgValue><ssdm name="add_ln1192_148"/></StgValue>
</operation>

<operation id="6237" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6567" bw="14" op_0_bw="14" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.055:8  %trunc_ln708_9 = call i14 @_ssdm_op_PartSelect.i14.i29.i32.i32(i29 %add_ln1192_148, i32 8, i32 21)

]]></Node>
<StgValue><ssdm name="trunc_ln708_9"/></StgValue>
</operation>

<operation id="6238" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6568" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.055:9  %add_ln703_5 = add i14 %trunc_ln708_9, -7

]]></Node>
<StgValue><ssdm name="add_ln703_5"/></StgValue>
</operation>

<operation id="6239" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6569" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.055:10  %icmp_ln885_5 = icmp eq i14 %add_ln703_5, 0

]]></Node>
<StgValue><ssdm name="icmp_ln885_5"/></StgValue>
</operation>

<operation id="6240" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6570" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.055:11  br i1 %icmp_ln885_5, label %.critedge.5, label %_ifconv5

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>

<operation id="6241" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6572" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
_ifconv5:0  %tmp_37 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_5, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="6242" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6573" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ifconv5:1  %sub_ln889_5 = sub i14 7, %trunc_ln708_9

]]></Node>
<StgValue><ssdm name="sub_ln889_5"/></StgValue>
</operation>

<operation id="6243" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6574" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ifconv5:2  %select_ln888_5 = select i1 %tmp_37, i14 %sub_ln889_5, i14 %add_ln703_5

]]></Node>
<StgValue><ssdm name="select_ln888_5"/></StgValue>
</operation>

<operation id="6244" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6575" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv5:3  %p_Result_5 = call i14 @llvm.part.select.i14(i14 %select_ln888_5, i32 13, i32 0) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_5"/></StgValue>
</operation>

<operation id="6245" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6576" bw="32" op_0_bw="32" op_1_bw="18" op_2_bw="14">
<![CDATA[
_ifconv5:4  %p_Result_62_5 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 -1, i14 %p_Result_5)

]]></Node>
<StgValue><ssdm name="p_Result_62_5"/></StgValue>
</operation>

<operation id="6246" st_id="12" stage="1" lat="1">
<core>CTTZ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6577" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
_ifconv5:5  %l_5 = call i32 @llvm.cttz.i32(i32 %p_Result_62_5, i1 true) nounwind

]]></Node>
<StgValue><ssdm name="l_5"/></StgValue>
</operation>

<operation id="6247" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6578" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv5:6  %sub_ln894_5 = sub nsw i32 14, %l_5

]]></Node>
<StgValue><ssdm name="sub_ln894_5"/></StgValue>
</operation>

<operation id="6248" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6579" bw="14" op_0_bw="32">
<![CDATA[
_ifconv5:7  %trunc_ln894_5 = trunc i32 %sub_ln894_5 to i14

]]></Node>
<StgValue><ssdm name="trunc_ln894_5"/></StgValue>
</operation>

<operation id="6249" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6580" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv5:8  %add_ln894_5 = add nsw i32 -53, %sub_ln894_5

]]></Node>
<StgValue><ssdm name="add_ln894_5"/></StgValue>
</operation>

<operation id="6250" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6581" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv5:9  %tmp_38 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %add_ln894_5, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="6251" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6582" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ifconv5:10  %icmp_ln897_12 = icmp sgt i31 %tmp_38, 0

]]></Node>
<StgValue><ssdm name="icmp_ln897_12"/></StgValue>
</operation>

<operation id="6252" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6583" bw="4" op_0_bw="32">
<![CDATA[
_ifconv5:11  %trunc_ln897_5 = trunc i32 %sub_ln894_5 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln897_5"/></StgValue>
</operation>

<operation id="6253" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6584" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv5:12  %sub_ln897_5 = sub i4 4, %trunc_ln897_5

]]></Node>
<StgValue><ssdm name="sub_ln897_5"/></StgValue>
</operation>

<operation id="6254" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6585" bw="14" op_0_bw="4">
<![CDATA[
_ifconv5:13  %zext_ln897_5 = zext i4 %sub_ln897_5 to i14

]]></Node>
<StgValue><ssdm name="zext_ln897_5"/></StgValue>
</operation>

<operation id="6255" st_id="12" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6586" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ifconv5:14  %lshr_ln897_5 = lshr i14 -1, %zext_ln897_5

]]></Node>
<StgValue><ssdm name="lshr_ln897_5"/></StgValue>
</operation>

<operation id="6256" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6587" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ifconv5:15  %and_ln897_11 = and i14 %select_ln888_5, %lshr_ln897_5

]]></Node>
<StgValue><ssdm name="and_ln897_11"/></StgValue>
</operation>

<operation id="6257" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6588" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ifconv5:16  %icmp_ln897_11 = icmp ne i14 %and_ln897_11, 0

]]></Node>
<StgValue><ssdm name="icmp_ln897_11"/></StgValue>
</operation>

<operation id="6258" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6589" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv5:17  %and_ln897_5 = and i1 %icmp_ln897_12, %icmp_ln897_11

]]></Node>
<StgValue><ssdm name="and_ln897_5"/></StgValue>
</operation>

<operation id="6259" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6590" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv5:18  %tmp_39 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln894_5, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="6260" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6591" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv5:19  %xor_ln899_5 = xor i1 %tmp_39, true

]]></Node>
<StgValue><ssdm name="xor_ln899_5"/></StgValue>
</operation>

<operation id="6261" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6592" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ifconv5:20  %add_ln899_5 = add i14 -53, %trunc_ln894_5

]]></Node>
<StgValue><ssdm name="add_ln899_5"/></StgValue>
</operation>

<operation id="6262" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6593" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ifconv5:21  %p_Result_57_5 = call i1 @_ssdm_op_BitSelect.i1.i14.i14(i14 %select_ln888_5, i14 %add_ln899_5)

]]></Node>
<StgValue><ssdm name="p_Result_57_5"/></StgValue>
</operation>

<operation id="6263" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6594" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv5:22  %and_ln899_5 = and i1 %p_Result_57_5, %xor_ln899_5

]]></Node>
<StgValue><ssdm name="and_ln899_5"/></StgValue>
</operation>

<operation id="6264" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6595" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv5:23  %or_ln899_10 = or i1 %and_ln899_5, %and_ln897_5

]]></Node>
<StgValue><ssdm name="or_ln899_10"/></StgValue>
</operation>

<operation id="6265" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6596" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
_ifconv5:24  %or_ln899_5 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln899_10)

]]></Node>
<StgValue><ssdm name="or_ln899_5"/></StgValue>
</operation>

<operation id="6266" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6599" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv5:27  %icmp_ln908_5 = icmp sgt i32 %add_ln894_5, 0

]]></Node>
<StgValue><ssdm name="icmp_ln908_5"/></StgValue>
</operation>

<operation id="6267" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6613" bw="11" op_0_bw="32">
<![CDATA[
_ifconv5:41  %trunc_ln893_5 = trunc i32 %l_5 to i11

]]></Node>
<StgValue><ssdm name="trunc_ln893_5"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="6268" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885" val="0"/>
<literal name="icmp_ln908" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1136" bw="64" op_0_bw="14">
<![CDATA[
_ifconv:25  %zext_ln907 = zext i14 %select_ln888 to i64

]]></Node>
<StgValue><ssdm name="zext_ln907"/></StgValue>
</operation>

<operation id="6269" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885" val="0"/>
<literal name="icmp_ln908" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1137" bw="32" op_0_bw="14">
<![CDATA[
_ifconv:26  %zext_ln908 = zext i14 %select_ln888 to i32

]]></Node>
<StgValue><ssdm name="zext_ln908"/></StgValue>
</operation>

<operation id="6270" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885" val="0"/>
<literal name="icmp_ln908" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:28  %add_ln908 = add nsw i32 -54, %sub_ln894

]]></Node>
<StgValue><ssdm name="add_ln908"/></StgValue>
</operation>

<operation id="6271" st_id="13" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885" val="0"/>
<literal name="icmp_ln908" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:29  %lshr_ln908 = lshr i32 %zext_ln908, %add_ln908

]]></Node>
<StgValue><ssdm name="lshr_ln908"/></StgValue>
</operation>

<operation id="6272" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885" val="0"/>
<literal name="icmp_ln908" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1141" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:30  %zext_ln908_3 = zext i32 %lshr_ln908 to i64

]]></Node>
<StgValue><ssdm name="zext_ln908_3"/></StgValue>
</operation>

<operation id="6273" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885" val="0"/>
<literal name="icmp_ln908" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:31  %sub_ln908 = sub i32 54, %sub_ln894

]]></Node>
<StgValue><ssdm name="sub_ln908"/></StgValue>
</operation>

<operation id="6274" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885" val="0"/>
<literal name="icmp_ln908" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1143" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:32  %zext_ln908_2 = zext i32 %sub_ln908 to i64

]]></Node>
<StgValue><ssdm name="zext_ln908_2"/></StgValue>
</operation>

<operation id="6275" st_id="13" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885" val="0"/>
<literal name="icmp_ln908" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1144" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:33  %shl_ln908 = shl i64 %zext_ln907, %zext_ln908_2

]]></Node>
<StgValue><ssdm name="shl_ln908"/></StgValue>
</operation>

<operation id="6276" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1145" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:34  %select_ln908 = select i1 %icmp_ln908, i64 %zext_ln908_3, i64 %shl_ln908

]]></Node>
<StgValue><ssdm name="select_ln908"/></StgValue>
</operation>

<operation id="6277" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1146" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:35  %zext_ln911 = zext i32 %or_ln to i64

]]></Node>
<StgValue><ssdm name="zext_ln911"/></StgValue>
</operation>

<operation id="6278" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1147" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:36  %add_ln911 = add i64 %zext_ln911, %select_ln908

]]></Node>
<StgValue><ssdm name="add_ln911"/></StgValue>
</operation>

<operation id="6279" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1148" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:37  %lshr_ln = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %add_ln911, i32 1, i32 63)

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="6280" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1149" bw="64" op_0_bw="63">
<![CDATA[
_ifconv:38  %zext_ln912 = zext i63 %lshr_ln to i64

]]></Node>
<StgValue><ssdm name="zext_ln912"/></StgValue>
</operation>

<operation id="6281" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1150" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ifconv:39  %tmp_16 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %add_ln911, i32 54)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="6282" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv:40  %select_ln915 = select i1 %tmp_16, i11 1023, i11 1022

]]></Node>
<StgValue><ssdm name="select_ln915"/></StgValue>
</operation>

<operation id="6283" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1153" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:42  %sub_ln915 = sub i11 6, %trunc_ln893

]]></Node>
<StgValue><ssdm name="sub_ln915"/></StgValue>
</operation>

<operation id="6284" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1154" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:43  %add_ln915 = add i11 %sub_ln915, %select_ln915

]]></Node>
<StgValue><ssdm name="add_ln915"/></StgValue>
</operation>

<operation id="6285" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1155" bw="12" op_0_bw="12" op_1_bw="1" op_2_bw="11">
<![CDATA[
_ifconv:44  %tmp_2 = call i12 @_ssdm_op_BitConcatenate.i12.i1.i11(i1 %tmp_13, i11 %add_ln915)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="6286" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1156" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="12" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv:45  %p_Result_13 = call i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32(i64 %zext_ln912, i12 %tmp_2, i32 52, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_13"/></StgValue>
</operation>

<operation id="6287" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1157" bw="64" op_0_bw="64">
<![CDATA[
_ifconv:46  %bitcast_ln729 = bitcast i64 %p_Result_13 to double

]]></Node>
<StgValue><ssdm name="bitcast_ln729"/></StgValue>
</operation>

<operation id="6288" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1158" bw="52" op_0_bw="52" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:47  %trunc_ln8 = call i52 @_ssdm_op_PartSelect.i52.i64.i32.i32(i64 %add_ln911, i32 1, i32 52)

]]></Node>
<StgValue><ssdm name="trunc_ln8"/></StgValue>
</operation>

<operation id="6289" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1159" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:48  %icmp_ln924 = icmp ne i11 %add_ln915, -1

]]></Node>
<StgValue><ssdm name="icmp_ln924"/></StgValue>
</operation>

<operation id="6290" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1160" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ifconv:49  %icmp_ln924_2 = icmp eq i52 %trunc_ln8, 0

]]></Node>
<StgValue><ssdm name="icmp_ln924_2"/></StgValue>
</operation>

<operation id="6291" st_id="13" stage="2" lat="2">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1162" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:51  %tmp_1 = fcmp ogt double %bitcast_ln729, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="6292" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
Col_Loop_begin:19  %p_shl_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %add_ln203, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="6293" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
Col_Loop_begin:20  %tmp = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %add_ln203, i1 false)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="6294" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="13" op_0_bw="11">
<![CDATA[
Col_Loop_begin:21  %zext_ln203_14 = zext i11 %tmp to i13

]]></Node>
<StgValue><ssdm name="zext_ln203_14"/></StgValue>
</operation>

<operation id="6295" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
Col_Loop_begin:22  %sub_ln203 = sub i13 %p_shl_cast, %zext_ln203_14

]]></Node>
<StgValue><ssdm name="sub_ln203"/></StgValue>
</operation>

<operation id="6296" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="13">
<![CDATA[
Col_Loop_begin:23  %zext_ln203_15 = zext i13 %sub_ln203 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_15"/></StgValue>
</operation>

<operation id="6297" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Loop_begin:24  %conv_out_V_addr = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln203_15

]]></Node>
<StgValue><ssdm name="conv_out_V_addr"/></StgValue>
</operation>

<operation id="6298" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1161" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:50  %or_ln924 = or i1 %icmp_ln924_2, %icmp_ln924

]]></Node>
<StgValue><ssdm name="or_ln924"/></StgValue>
</operation>

<operation id="6299" st_id="14" stage="1" lat="2">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1162" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:51  %tmp_1 = fcmp ogt double %bitcast_ln729, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="6300" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1163" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:52  %and_ln924 = and i1 %or_ln924, %tmp_1

]]></Node>
<StgValue><ssdm name="and_ln924"/></StgValue>
</operation>

<operation id="6301" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1164" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv:53  br i1 %and_ln924, label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0, label %.critedge.0

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>

<operation id="6302" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="and_ln924" val="0"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1166" bw="0" op_0_bw="0">
<![CDATA[
.critedge.0:0  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="6303" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1168" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0:0  %storemerge = phi i14 [ 0, %.critedge.0 ], [ %add_ln703, %_ifconv ]

]]></Node>
<StgValue><ssdm name="storemerge"/></StgValue>
</operation>

<operation id="6304" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="0" op_0_bw="14" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0:1  store i14 %storemerge, i14* %conv_out_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="6305" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0" op_36_bw="5" op_37_bw="0" op_38_bw="5" op_39_bw="0" op_40_bw="5" op_41_bw="0" op_42_bw="5" op_43_bw="0" op_44_bw="5" op_45_bw="0" op_46_bw="5" op_47_bw="0" op_48_bw="5" op_49_bw="0" op_50_bw="5" op_51_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0:2  switch i5 %select_ln32, label %branch1481 [
    i5 0, label %branch1456
    i5 1, label %branch1457
    i5 2, label %branch1458
    i5 3, label %branch1459
    i5 4, label %branch1460
    i5 5, label %branch1461
    i5 6, label %branch1462
    i5 7, label %branch1463
    i5 8, label %branch1464
    i5 9, label %branch1465
    i5 10, label %branch1466
    i5 11, label %branch1467
    i5 12, label %branch1468
    i5 13, label %branch1469
    i5 14, label %branch1470
    i5 15, label %branch1471
    i5 -16, label %branch1472
    i5 -15, label %branch1473
    i5 -14, label %branch1474
    i5 -13, label %branch1475
    i5 -12, label %branch1476
    i5 -11, label %branch1477
    i5 -10, label %branch1478
    i5 -9, label %branch1479
    i5 -8, label %branch1480
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="6306" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_3" val="0"/>
<literal name="icmp_ln908_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4412" bw="64" op_0_bw="14">
<![CDATA[
_ifconv3:25  %zext_ln907_3 = zext i14 %select_ln888_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln907_3"/></StgValue>
</operation>

<operation id="6307" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_3" val="0"/>
<literal name="icmp_ln908_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4413" bw="32" op_0_bw="14">
<![CDATA[
_ifconv3:26  %zext_ln908_13 = zext i14 %select_ln888_3 to i32

]]></Node>
<StgValue><ssdm name="zext_ln908_13"/></StgValue>
</operation>

<operation id="6308" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_3" val="0"/>
<literal name="icmp_ln908_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv3:28  %add_ln908_3 = add nsw i32 -54, %sub_ln894_3

]]></Node>
<StgValue><ssdm name="add_ln908_3"/></StgValue>
</operation>

<operation id="6309" st_id="14" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_3" val="0"/>
<literal name="icmp_ln908_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4416" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv3:29  %lshr_ln908_3 = lshr i32 %zext_ln908_13, %add_ln908_3

]]></Node>
<StgValue><ssdm name="lshr_ln908_3"/></StgValue>
</operation>

<operation id="6310" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_3" val="0"/>
<literal name="icmp_ln908_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4417" bw="64" op_0_bw="32">
<![CDATA[
_ifconv3:30  %zext_ln908_14 = zext i32 %lshr_ln908_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln908_14"/></StgValue>
</operation>

<operation id="6311" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_3" val="0"/>
<literal name="icmp_ln908_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv3:31  %sub_ln908_3 = sub i32 54, %sub_ln894_3

]]></Node>
<StgValue><ssdm name="sub_ln908_3"/></StgValue>
</operation>

<operation id="6312" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_3" val="0"/>
<literal name="icmp_ln908_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4419" bw="64" op_0_bw="32">
<![CDATA[
_ifconv3:32  %zext_ln908_9 = zext i32 %sub_ln908_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln908_9"/></StgValue>
</operation>

<operation id="6313" st_id="14" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_3" val="0"/>
<literal name="icmp_ln908_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4420" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv3:33  %shl_ln908_3 = shl i64 %zext_ln907_3, %zext_ln908_9

]]></Node>
<StgValue><ssdm name="shl_ln908_3"/></StgValue>
</operation>

<operation id="6314" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4421" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv3:34  %select_ln908_3 = select i1 %icmp_ln908_3, i64 %zext_ln908_14, i64 %shl_ln908_3

]]></Node>
<StgValue><ssdm name="select_ln908_3"/></StgValue>
</operation>

<operation id="6315" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4422" bw="64" op_0_bw="32">
<![CDATA[
_ifconv3:35  %zext_ln911_3 = zext i32 %or_ln899_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln911_3"/></StgValue>
</operation>

<operation id="6316" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4423" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv3:36  %add_ln911_3 = add i64 %zext_ln911_3, %select_ln908_3

]]></Node>
<StgValue><ssdm name="add_ln911_3"/></StgValue>
</operation>

<operation id="6317" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4424" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv3:37  %lshr_ln912_3 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %add_ln911_3, i32 1, i32 63)

]]></Node>
<StgValue><ssdm name="lshr_ln912_3"/></StgValue>
</operation>

<operation id="6318" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4425" bw="64" op_0_bw="63">
<![CDATA[
_ifconv3:38  %zext_ln912_3 = zext i63 %lshr_ln912_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln912_3"/></StgValue>
</operation>

<operation id="6319" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4426" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ifconv3:39  %tmp_28 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %add_ln911_3, i32 54)

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="6320" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4427" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv3:40  %select_ln915_3 = select i1 %tmp_28, i11 1023, i11 1022

]]></Node>
<StgValue><ssdm name="select_ln915_3"/></StgValue>
</operation>

<operation id="6321" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4429" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv3:42  %sub_ln915_3 = sub i11 6, %trunc_ln893_3

]]></Node>
<StgValue><ssdm name="sub_ln915_3"/></StgValue>
</operation>

<operation id="6322" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4430" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv3:43  %add_ln915_3 = add i11 %sub_ln915_3, %select_ln915_3

]]></Node>
<StgValue><ssdm name="add_ln915_3"/></StgValue>
</operation>

<operation id="6323" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4431" bw="12" op_0_bw="12" op_1_bw="1" op_2_bw="11">
<![CDATA[
_ifconv3:44  %tmp_5 = call i12 @_ssdm_op_BitConcatenate.i12.i1.i11(i1 %tmp_25, i11 %add_ln915_3)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="6324" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4432" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="12" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv3:45  %p_Result_64_3 = call i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32(i64 %zext_ln912_3, i12 %tmp_5, i32 52, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_64_3"/></StgValue>
</operation>

<operation id="6325" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4433" bw="64" op_0_bw="64">
<![CDATA[
_ifconv3:46  %bitcast_ln729_3 = bitcast i64 %p_Result_64_3 to double

]]></Node>
<StgValue><ssdm name="bitcast_ln729_3"/></StgValue>
</operation>

<operation id="6326" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4434" bw="52" op_0_bw="52" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv3:47  %trunc_ln924_3 = call i52 @_ssdm_op_PartSelect.i52.i64.i32.i32(i64 %add_ln911_3, i32 1, i32 52)

]]></Node>
<StgValue><ssdm name="trunc_ln924_3"/></StgValue>
</operation>

<operation id="6327" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4435" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv3:48  %icmp_ln924_7 = icmp ne i11 %add_ln915_3, -1

]]></Node>
<StgValue><ssdm name="icmp_ln924_7"/></StgValue>
</operation>

<operation id="6328" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4436" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ifconv3:49  %icmp_ln924_8 = icmp eq i52 %trunc_ln924_3, 0

]]></Node>
<StgValue><ssdm name="icmp_ln924_8"/></StgValue>
</operation>

<operation id="6329" st_id="14" stage="2" lat="2">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4438" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv3:51  %tmp_10 = fcmp ogt double %bitcast_ln729_3, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="6330" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
Col_Loop_begin:31  %add_ln203_7 = add i13 %sub_ln203, 3

]]></Node>
<StgValue><ssdm name="add_ln203_7"/></StgValue>
</operation>

<operation id="6331" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="13">
<![CDATA[
Col_Loop_begin:32  %zext_ln203_18 = zext i13 %add_ln203_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_18"/></StgValue>
</operation>

<operation id="6332" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Loop_begin:33  %conv_out_V_addr_6 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln203_18

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_6"/></StgValue>
</operation>

<operation id="6333" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2187" bw="22" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0171:1  %sext_ln1118_80 = sext i14 %phi_ln1117_17 to i22

]]></Node>
<StgValue><ssdm name="sext_ln1118_80"/></StgValue>
</operation>

<operation id="6334" st_id="15" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2188" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0171:2  %mul_ln1118_65 = mul i22 %sext_ln1118_80, -121

]]></Node>
<StgValue><ssdm name="mul_ln1118_65"/></StgValue>
</operation>

<operation id="6335" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2190" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0171:4  %shl_ln728_113 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_168, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_113"/></StgValue>
</operation>

<operation id="6336" st_id="15" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2191" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0171:5  %add_ln1192_116 = add i22 %shl_ln728_113, %mul_ln1118_65

]]></Node>
<StgValue><ssdm name="add_ln1192_116"/></StgValue>
</operation>

<operation id="6337" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2192" bw="14" op_0_bw="14" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0171:6  %trunc_ln708_1 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_116, i32 8, i32 21)

]]></Node>
<StgValue><ssdm name="trunc_ln708_1"/></StgValue>
</operation>

<operation id="6338" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2193" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0171:7  %add_ln703_1 = add i14 %trunc_ln708_1, -2

]]></Node>
<StgValue><ssdm name="add_ln703_1"/></StgValue>
</operation>

<operation id="6339" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2194" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0171:8  %icmp_ln885_1 = icmp eq i14 %add_ln703_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln885_1"/></StgValue>
</operation>

<operation id="6340" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2195" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0171:9  br i1 %icmp_ln885_1, label %.critedge.1, label %_ifconv1

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>

<operation id="6341" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2197" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
_ifconv1:0  %tmp_17 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_1, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="6342" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2198" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ifconv1:1  %sub_ln889_1 = sub i14 2, %trunc_ln708_1

]]></Node>
<StgValue><ssdm name="sub_ln889_1"/></StgValue>
</operation>

<operation id="6343" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2199" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ifconv1:2  %select_ln888_1 = select i1 %tmp_17, i14 %sub_ln889_1, i14 %add_ln703_1

]]></Node>
<StgValue><ssdm name="select_ln888_1"/></StgValue>
</operation>

<operation id="6344" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2200" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:3  %p_Result_1 = call i14 @llvm.part.select.i14(i14 %select_ln888_1, i32 13, i32 0) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="6345" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2201" bw="32" op_0_bw="32" op_1_bw="18" op_2_bw="14">
<![CDATA[
_ifconv1:4  %p_Result_62_1 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 -1, i14 %p_Result_1)

]]></Node>
<StgValue><ssdm name="p_Result_62_1"/></StgValue>
</operation>

<operation id="6346" st_id="15" stage="1" lat="1">
<core>CTTZ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2202" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
_ifconv1:5  %l_1 = call i32 @llvm.cttz.i32(i32 %p_Result_62_1, i1 true) nounwind

]]></Node>
<StgValue><ssdm name="l_1"/></StgValue>
</operation>

<operation id="6347" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:6  %sub_ln894_1 = sub nsw i32 14, %l_1

]]></Node>
<StgValue><ssdm name="sub_ln894_1"/></StgValue>
</operation>

<operation id="6348" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2204" bw="14" op_0_bw="32">
<![CDATA[
_ifconv1:7  %trunc_ln894_1 = trunc i32 %sub_ln894_1 to i14

]]></Node>
<StgValue><ssdm name="trunc_ln894_1"/></StgValue>
</operation>

<operation id="6349" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2208" bw="4" op_0_bw="32">
<![CDATA[
_ifconv1:11  %trunc_ln897_1 = trunc i32 %sub_ln894_1 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln897_1"/></StgValue>
</operation>

<operation id="6350" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2209" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv1:12  %sub_ln897_1 = sub i4 4, %trunc_ln897_1

]]></Node>
<StgValue><ssdm name="sub_ln897_1"/></StgValue>
</operation>

<operation id="6351" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2210" bw="14" op_0_bw="4">
<![CDATA[
_ifconv1:13  %zext_ln897_1 = zext i4 %sub_ln897_1 to i14

]]></Node>
<StgValue><ssdm name="zext_ln897_1"/></StgValue>
</operation>

<operation id="6352" st_id="15" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2211" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ifconv1:14  %lshr_ln897_1 = lshr i14 -1, %zext_ln897_1

]]></Node>
<StgValue><ssdm name="lshr_ln897_1"/></StgValue>
</operation>

<operation id="6353" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2212" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ifconv1:15  %and_ln897_7 = and i14 %select_ln888_1, %lshr_ln897_1

]]></Node>
<StgValue><ssdm name="and_ln897_7"/></StgValue>
</operation>

<operation id="6354" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2213" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ifconv1:16  %icmp_ln897_4 = icmp ne i14 %and_ln897_7, 0

]]></Node>
<StgValue><ssdm name="icmp_ln897_4"/></StgValue>
</operation>

<operation id="6355" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2238" bw="11" op_0_bw="32">
<![CDATA[
_ifconv1:41  %trunc_ln893_1 = trunc i32 %l_1 to i11

]]></Node>
<StgValue><ssdm name="trunc_ln893_1"/></StgValue>
</operation>

<operation id="6356" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3287" bw="22" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0142:1  %sext_ln1118_98 = sext i14 %phi_ln1117_26 to i22

]]></Node>
<StgValue><ssdm name="sext_ln1118_98"/></StgValue>
</operation>

<operation id="6357" st_id="15" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3288" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0142:2  %mul_ln1118_69 = mul i22 %sext_ln1118_98, 73

]]></Node>
<StgValue><ssdm name="mul_ln1118_69"/></StgValue>
</operation>

<operation id="6358" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3290" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0142:4  %shl_ln728_120 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_176, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_120"/></StgValue>
</operation>

<operation id="6359" st_id="15" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3291" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0142:5  %add_ln1192_124 = add i22 %shl_ln728_120, %mul_ln1118_69

]]></Node>
<StgValue><ssdm name="add_ln1192_124"/></StgValue>
</operation>

<operation id="6360" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3292" bw="14" op_0_bw="14" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0142:6  %trunc_ln708_3 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_124, i32 8, i32 21)

]]></Node>
<StgValue><ssdm name="trunc_ln708_3"/></StgValue>
</operation>

<operation id="6361" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3293" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0142:7  %add_ln703_2 = add i14 %trunc_ln708_3, -1

]]></Node>
<StgValue><ssdm name="add_ln703_2"/></StgValue>
</operation>

<operation id="6362" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3294" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0142:8  %icmp_ln885_2 = icmp eq i14 %add_ln703_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln885_2"/></StgValue>
</operation>

<operation id="6363" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3295" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0142:9  br i1 %icmp_ln885_2, label %.critedge.2, label %_ifconv2

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>

<operation id="6364" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3297" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
_ifconv2:0  %tmp_21 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_2, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="6365" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3298" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ifconv2:1  %sub_ln889_2 = sub i14 1, %trunc_ln708_3

]]></Node>
<StgValue><ssdm name="sub_ln889_2"/></StgValue>
</operation>

<operation id="6366" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3299" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ifconv2:2  %select_ln888_2 = select i1 %tmp_21, i14 %sub_ln889_2, i14 %add_ln703_2

]]></Node>
<StgValue><ssdm name="select_ln888_2"/></StgValue>
</operation>

<operation id="6367" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3300" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv2:3  %p_Result_2 = call i14 @llvm.part.select.i14(i14 %select_ln888_2, i32 13, i32 0) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_2"/></StgValue>
</operation>

<operation id="6368" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3301" bw="32" op_0_bw="32" op_1_bw="18" op_2_bw="14">
<![CDATA[
_ifconv2:4  %p_Result_62_2 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 -1, i14 %p_Result_2)

]]></Node>
<StgValue><ssdm name="p_Result_62_2"/></StgValue>
</operation>

<operation id="6369" st_id="15" stage="1" lat="1">
<core>CTTZ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3302" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
_ifconv2:5  %l_2 = call i32 @llvm.cttz.i32(i32 %p_Result_62_2, i1 true) nounwind

]]></Node>
<StgValue><ssdm name="l_2"/></StgValue>
</operation>

<operation id="6370" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3303" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:6  %sub_ln894_2 = sub nsw i32 14, %l_2

]]></Node>
<StgValue><ssdm name="sub_ln894_2"/></StgValue>
</operation>

<operation id="6371" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3304" bw="14" op_0_bw="32">
<![CDATA[
_ifconv2:7  %trunc_ln894_2 = trunc i32 %sub_ln894_2 to i14

]]></Node>
<StgValue><ssdm name="trunc_ln894_2"/></StgValue>
</operation>

<operation id="6372" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:8  %add_ln894_2 = add nsw i32 -53, %sub_ln894_2

]]></Node>
<StgValue><ssdm name="add_ln894_2"/></StgValue>
</operation>

<operation id="6373" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3306" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv2:9  %tmp_22 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %add_ln894_2, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="6374" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3307" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ifconv2:10  %icmp_ln897_5 = icmp sgt i31 %tmp_22, 0

]]></Node>
<StgValue><ssdm name="icmp_ln897_5"/></StgValue>
</operation>

<operation id="6375" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3308" bw="4" op_0_bw="32">
<![CDATA[
_ifconv2:11  %trunc_ln897_2 = trunc i32 %sub_ln894_2 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln897_2"/></StgValue>
</operation>

<operation id="6376" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3309" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv2:12  %sub_ln897_2 = sub i4 4, %trunc_ln897_2

]]></Node>
<StgValue><ssdm name="sub_ln897_2"/></StgValue>
</operation>

<operation id="6377" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3310" bw="14" op_0_bw="4">
<![CDATA[
_ifconv2:13  %zext_ln897_2 = zext i4 %sub_ln897_2 to i14

]]></Node>
<StgValue><ssdm name="zext_ln897_2"/></StgValue>
</operation>

<operation id="6378" st_id="15" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3311" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ifconv2:14  %lshr_ln897_2 = lshr i14 -1, %zext_ln897_2

]]></Node>
<StgValue><ssdm name="lshr_ln897_2"/></StgValue>
</operation>

<operation id="6379" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3312" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ifconv2:15  %and_ln897_8 = and i14 %select_ln888_2, %lshr_ln897_2

]]></Node>
<StgValue><ssdm name="and_ln897_8"/></StgValue>
</operation>

<operation id="6380" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3313" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ifconv2:16  %icmp_ln897_6 = icmp ne i14 %and_ln897_8, 0

]]></Node>
<StgValue><ssdm name="icmp_ln897_6"/></StgValue>
</operation>

<operation id="6381" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3338" bw="11" op_0_bw="32">
<![CDATA[
_ifconv2:41  %trunc_ln893_2 = trunc i32 %l_2 to i11

]]></Node>
<StgValue><ssdm name="trunc_ln893_2"/></StgValue>
</operation>

<operation id="6382" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4437" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv3:50  %or_ln924_3 = or i1 %icmp_ln924_8, %icmp_ln924_7

]]></Node>
<StgValue><ssdm name="or_ln924_3"/></StgValue>
</operation>

<operation id="6383" st_id="15" stage="1" lat="2">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4438" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv3:51  %tmp_10 = fcmp ogt double %bitcast_ln729_3, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="6384" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4439" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv3:52  %and_ln924_3 = and i1 %or_ln924_3, %tmp_10

]]></Node>
<StgValue><ssdm name="and_ln924_3"/></StgValue>
</operation>

<operation id="6385" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4440" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv3:53  br i1 %and_ln924_3, label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0, label %.critedge.3

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>

<operation id="6386" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="and_ln924_3" val="0"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4442" bw="0" op_0_bw="0">
<![CDATA[
.critedge.3:0  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="6387" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4444" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0:0  %storemerge3 = phi i14 [ 0, %.critedge.3 ], [ %add_ln703_3, %_ifconv3 ]

]]></Node>
<StgValue><ssdm name="storemerge3"/></StgValue>
</operation>

<operation id="6388" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4445" bw="0" op_0_bw="14" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0:1  store i14 %storemerge3, i14* %conv_out_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="6389" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4446" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0" op_36_bw="5" op_37_bw="0" op_38_bw="5" op_39_bw="0" op_40_bw="5" op_41_bw="0" op_42_bw="5" op_43_bw="0" op_44_bw="5" op_45_bw="0" op_46_bw="5" op_47_bw="0" op_48_bw="5" op_49_bw="0" op_50_bw="5" op_51_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0:2  switch i5 %select_ln32, label %branch1397 [
    i5 0, label %branch1372
    i5 1, label %branch1373
    i5 2, label %branch1374
    i5 3, label %branch1375
    i5 4, label %branch1376
    i5 5, label %branch1377
    i5 6, label %branch1378
    i5 7, label %branch1379
    i5 8, label %branch1380
    i5 9, label %branch1381
    i5 10, label %branch1382
    i5 11, label %branch1383
    i5 12, label %branch1384
    i5 13, label %branch1385
    i5 14, label %branch1386
    i5 15, label %branch1387
    i5 -16, label %branch1388
    i5 -15, label %branch1389
    i5 -14, label %branch1390
    i5 -13, label %branch1391
    i5 -12, label %branch1392
    i5 -11, label %branch1393
    i5 -10, label %branch1394
    i5 -9, label %branch1395
    i5 -8, label %branch1396
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="6390" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:8  %add_ln894_1 = add nsw i32 -53, %sub_ln894_1

]]></Node>
<StgValue><ssdm name="add_ln894_1"/></StgValue>
</operation>

<operation id="6391" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2206" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:9  %tmp_18 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %add_ln894_1, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="6392" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2207" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ifconv1:10  %icmp_ln897_3 = icmp sgt i31 %tmp_18, 0

]]></Node>
<StgValue><ssdm name="icmp_ln897_3"/></StgValue>
</operation>

<operation id="6393" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2214" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:17  %and_ln897_1 = and i1 %icmp_ln897_3, %icmp_ln897_4

]]></Node>
<StgValue><ssdm name="and_ln897_1"/></StgValue>
</operation>

<operation id="6394" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2215" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:18  %tmp_19 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln894_1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="6395" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2216" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:19  %xor_ln899_1 = xor i1 %tmp_19, true

]]></Node>
<StgValue><ssdm name="xor_ln899_1"/></StgValue>
</operation>

<operation id="6396" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2217" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ifconv1:20  %add_ln899_1 = add i14 -53, %trunc_ln894_1

]]></Node>
<StgValue><ssdm name="add_ln899_1"/></StgValue>
</operation>

<operation id="6397" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2218" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ifconv1:21  %p_Result_57_1 = call i1 @_ssdm_op_BitSelect.i1.i14.i14(i14 %select_ln888_1, i14 %add_ln899_1)

]]></Node>
<StgValue><ssdm name="p_Result_57_1"/></StgValue>
</operation>

<operation id="6398" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2219" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:22  %and_ln899_1 = and i1 %p_Result_57_1, %xor_ln899_1

]]></Node>
<StgValue><ssdm name="and_ln899_1"/></StgValue>
</operation>

<operation id="6399" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2220" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:23  %or_ln899_6 = or i1 %and_ln899_1, %and_ln897_1

]]></Node>
<StgValue><ssdm name="or_ln899_6"/></StgValue>
</operation>

<operation id="6400" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2221" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
_ifconv1:24  %or_ln899_1 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln899_6)

]]></Node>
<StgValue><ssdm name="or_ln899_1"/></StgValue>
</operation>

<operation id="6401" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2224" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:27  %icmp_ln908_1 = icmp sgt i32 %add_ln894_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln908_1"/></StgValue>
</operation>

<operation id="6402" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3314" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv2:17  %and_ln897_2 = and i1 %icmp_ln897_5, %icmp_ln897_6

]]></Node>
<StgValue><ssdm name="and_ln897_2"/></StgValue>
</operation>

<operation id="6403" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3315" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv2:18  %tmp_23 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln894_2, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="6404" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3316" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv2:19  %xor_ln899_2 = xor i1 %tmp_23, true

]]></Node>
<StgValue><ssdm name="xor_ln899_2"/></StgValue>
</operation>

<operation id="6405" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3317" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ifconv2:20  %add_ln899_2 = add i14 -53, %trunc_ln894_2

]]></Node>
<StgValue><ssdm name="add_ln899_2"/></StgValue>
</operation>

<operation id="6406" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3318" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ifconv2:21  %p_Result_57_2 = call i1 @_ssdm_op_BitSelect.i1.i14.i14(i14 %select_ln888_2, i14 %add_ln899_2)

]]></Node>
<StgValue><ssdm name="p_Result_57_2"/></StgValue>
</operation>

<operation id="6407" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3319" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv2:22  %and_ln899_2 = and i1 %p_Result_57_2, %xor_ln899_2

]]></Node>
<StgValue><ssdm name="and_ln899_2"/></StgValue>
</operation>

<operation id="6408" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3320" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv2:23  %or_ln899_7 = or i1 %and_ln899_2, %and_ln897_2

]]></Node>
<StgValue><ssdm name="or_ln899_7"/></StgValue>
</operation>

<operation id="6409" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3321" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
_ifconv2:24  %or_ln899_2 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln899_7)

]]></Node>
<StgValue><ssdm name="or_ln899_2"/></StgValue>
</operation>

<operation id="6410" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3322" bw="64" op_0_bw="14">
<![CDATA[
_ifconv2:25  %zext_ln907_2 = zext i14 %select_ln888_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln907_2"/></StgValue>
</operation>

<operation id="6411" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3323" bw="32" op_0_bw="14">
<![CDATA[
_ifconv2:26  %zext_ln908_7 = zext i14 %select_ln888_2 to i32

]]></Node>
<StgValue><ssdm name="zext_ln908_7"/></StgValue>
</operation>

<operation id="6412" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3324" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:27  %icmp_ln908_2 = icmp sgt i32 %add_ln894_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln908_2"/></StgValue>
</operation>

<operation id="6413" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3325" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:28  %add_ln908_2 = add nsw i32 -54, %sub_ln894_2

]]></Node>
<StgValue><ssdm name="add_ln908_2"/></StgValue>
</operation>

<operation id="6414" st_id="16" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3326" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:29  %lshr_ln908_2 = lshr i32 %zext_ln908_7, %add_ln908_2

]]></Node>
<StgValue><ssdm name="lshr_ln908_2"/></StgValue>
</operation>

<operation id="6415" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3327" bw="64" op_0_bw="32">
<![CDATA[
_ifconv2:30  %zext_ln908_12 = zext i32 %lshr_ln908_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln908_12"/></StgValue>
</operation>

<operation id="6416" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3328" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:31  %sub_ln908_2 = sub i32 54, %sub_ln894_2

]]></Node>
<StgValue><ssdm name="sub_ln908_2"/></StgValue>
</operation>

<operation id="6417" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3329" bw="64" op_0_bw="32">
<![CDATA[
_ifconv2:32  %zext_ln908_8 = zext i32 %sub_ln908_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln908_8"/></StgValue>
</operation>

<operation id="6418" st_id="16" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3330" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv2:33  %shl_ln908_2 = shl i64 %zext_ln907_2, %zext_ln908_8

]]></Node>
<StgValue><ssdm name="shl_ln908_2"/></StgValue>
</operation>

<operation id="6419" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3331" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv2:34  %select_ln908_2 = select i1 %icmp_ln908_2, i64 %zext_ln908_12, i64 %shl_ln908_2

]]></Node>
<StgValue><ssdm name="select_ln908_2"/></StgValue>
</operation>

<operation id="6420" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3332" bw="64" op_0_bw="32">
<![CDATA[
_ifconv2:35  %zext_ln911_2 = zext i32 %or_ln899_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln911_2"/></StgValue>
</operation>

<operation id="6421" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3333" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv2:36  %add_ln911_2 = add i64 %zext_ln911_2, %select_ln908_2

]]></Node>
<StgValue><ssdm name="add_ln911_2"/></StgValue>
</operation>

<operation id="6422" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3334" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv2:37  %lshr_ln912_2 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %add_ln911_2, i32 1, i32 63)

]]></Node>
<StgValue><ssdm name="lshr_ln912_2"/></StgValue>
</operation>

<operation id="6423" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3335" bw="64" op_0_bw="63">
<![CDATA[
_ifconv2:38  %zext_ln912_2 = zext i63 %lshr_ln912_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln912_2"/></StgValue>
</operation>

<operation id="6424" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3336" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ifconv2:39  %tmp_24 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %add_ln911_2, i32 54)

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="6425" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3337" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv2:40  %select_ln915_2 = select i1 %tmp_24, i11 1023, i11 1022

]]></Node>
<StgValue><ssdm name="select_ln915_2"/></StgValue>
</operation>

<operation id="6426" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3339" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv2:42  %sub_ln915_2 = sub i11 6, %trunc_ln893_2

]]></Node>
<StgValue><ssdm name="sub_ln915_2"/></StgValue>
</operation>

<operation id="6427" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3340" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv2:43  %add_ln915_2 = add i11 %sub_ln915_2, %select_ln915_2

]]></Node>
<StgValue><ssdm name="add_ln915_2"/></StgValue>
</operation>

<operation id="6428" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3341" bw="12" op_0_bw="12" op_1_bw="1" op_2_bw="11">
<![CDATA[
_ifconv2:44  %tmp_4 = call i12 @_ssdm_op_BitConcatenate.i12.i1.i11(i1 %tmp_21, i11 %add_ln915_2)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="6429" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3342" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="12" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv2:45  %p_Result_64_2 = call i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32(i64 %zext_ln912_2, i12 %tmp_4, i32 52, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_64_2"/></StgValue>
</operation>

<operation id="6430" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3343" bw="64" op_0_bw="64">
<![CDATA[
_ifconv2:46  %bitcast_ln729_2 = bitcast i64 %p_Result_64_2 to double

]]></Node>
<StgValue><ssdm name="bitcast_ln729_2"/></StgValue>
</operation>

<operation id="6431" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3344" bw="52" op_0_bw="52" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv2:47  %trunc_ln924_2 = call i52 @_ssdm_op_PartSelect.i52.i64.i32.i32(i64 %add_ln911_2, i32 1, i32 52)

]]></Node>
<StgValue><ssdm name="trunc_ln924_2"/></StgValue>
</operation>

<operation id="6432" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3345" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv2:48  %icmp_ln924_5 = icmp ne i11 %add_ln915_2, -1

]]></Node>
<StgValue><ssdm name="icmp_ln924_5"/></StgValue>
</operation>

<operation id="6433" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3346" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ifconv2:49  %icmp_ln924_6 = icmp eq i52 %trunc_ln924_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln924_6"/></StgValue>
</operation>

<operation id="6434" st_id="16" stage="2" lat="2">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3348" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv2:51  %tmp_9 = fcmp ogt double %bitcast_ln729_2, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="6435" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
Col_Loop_begin:28  %add_ln203_6 = add i13 %sub_ln203, 2

]]></Node>
<StgValue><ssdm name="add_ln203_6"/></StgValue>
</operation>

<operation id="6436" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="13">
<![CDATA[
Col_Loop_begin:29  %zext_ln203_17 = zext i13 %add_ln203_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_17"/></StgValue>
</operation>

<operation id="6437" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Loop_begin:30  %conv_out_V_addr_5 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln203_17

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_5"/></StgValue>
</operation>

<operation id="6438" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_1" val="0"/>
<literal name="icmp_ln908_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2222" bw="64" op_0_bw="14">
<![CDATA[
_ifconv1:25  %zext_ln907_1 = zext i14 %select_ln888_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln907_1"/></StgValue>
</operation>

<operation id="6439" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_1" val="0"/>
<literal name="icmp_ln908_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2223" bw="32" op_0_bw="14">
<![CDATA[
_ifconv1:26  %zext_ln908_4 = zext i14 %select_ln888_1 to i32

]]></Node>
<StgValue><ssdm name="zext_ln908_4"/></StgValue>
</operation>

<operation id="6440" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_1" val="0"/>
<literal name="icmp_ln908_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:28  %add_ln908_1 = add nsw i32 -54, %sub_ln894_1

]]></Node>
<StgValue><ssdm name="add_ln908_1"/></StgValue>
</operation>

<operation id="6441" st_id="17" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_1" val="0"/>
<literal name="icmp_ln908_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:29  %lshr_ln908_1 = lshr i32 %zext_ln908_4, %add_ln908_1

]]></Node>
<StgValue><ssdm name="lshr_ln908_1"/></StgValue>
</operation>

<operation id="6442" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_1" val="0"/>
<literal name="icmp_ln908_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2227" bw="64" op_0_bw="32">
<![CDATA[
_ifconv1:30  %zext_ln908_5 = zext i32 %lshr_ln908_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln908_5"/></StgValue>
</operation>

<operation id="6443" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_1" val="0"/>
<literal name="icmp_ln908_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:31  %sub_ln908_1 = sub i32 54, %sub_ln894_1

]]></Node>
<StgValue><ssdm name="sub_ln908_1"/></StgValue>
</operation>

<operation id="6444" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_1" val="0"/>
<literal name="icmp_ln908_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2229" bw="64" op_0_bw="32">
<![CDATA[
_ifconv1:32  %zext_ln908_6 = zext i32 %sub_ln908_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln908_6"/></StgValue>
</operation>

<operation id="6445" st_id="17" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_1" val="0"/>
<literal name="icmp_ln908_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2230" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:33  %shl_ln908_1 = shl i64 %zext_ln907_1, %zext_ln908_6

]]></Node>
<StgValue><ssdm name="shl_ln908_1"/></StgValue>
</operation>

<operation id="6446" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2231" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv1:34  %select_ln908_1 = select i1 %icmp_ln908_1, i64 %zext_ln908_5, i64 %shl_ln908_1

]]></Node>
<StgValue><ssdm name="select_ln908_1"/></StgValue>
</operation>

<operation id="6447" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2232" bw="64" op_0_bw="32">
<![CDATA[
_ifconv1:35  %zext_ln911_1 = zext i32 %or_ln899_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln911_1"/></StgValue>
</operation>

<operation id="6448" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2233" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:36  %add_ln911_1 = add i64 %zext_ln911_1, %select_ln908_1

]]></Node>
<StgValue><ssdm name="add_ln911_1"/></StgValue>
</operation>

<operation id="6449" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2234" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:37  %lshr_ln912_1 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %add_ln911_1, i32 1, i32 63)

]]></Node>
<StgValue><ssdm name="lshr_ln912_1"/></StgValue>
</operation>

<operation id="6450" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2235" bw="64" op_0_bw="63">
<![CDATA[
_ifconv1:38  %zext_ln912_1 = zext i63 %lshr_ln912_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln912_1"/></StgValue>
</operation>

<operation id="6451" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2236" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ifconv1:39  %tmp_20 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %add_ln911_1, i32 54)

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="6452" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2237" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv1:40  %select_ln915_1 = select i1 %tmp_20, i11 1023, i11 1022

]]></Node>
<StgValue><ssdm name="select_ln915_1"/></StgValue>
</operation>

<operation id="6453" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2239" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv1:42  %sub_ln915_1 = sub i11 6, %trunc_ln893_1

]]></Node>
<StgValue><ssdm name="sub_ln915_1"/></StgValue>
</operation>

<operation id="6454" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2240" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv1:43  %add_ln915_1 = add i11 %sub_ln915_1, %select_ln915_1

]]></Node>
<StgValue><ssdm name="add_ln915_1"/></StgValue>
</operation>

<operation id="6455" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2241" bw="12" op_0_bw="12" op_1_bw="1" op_2_bw="11">
<![CDATA[
_ifconv1:44  %tmp_3 = call i12 @_ssdm_op_BitConcatenate.i12.i1.i11(i1 %tmp_17, i11 %add_ln915_1)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="6456" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2242" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="12" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv1:45  %p_Result_64_1 = call i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32(i64 %zext_ln912_1, i12 %tmp_3, i32 52, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_64_1"/></StgValue>
</operation>

<operation id="6457" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2243" bw="64" op_0_bw="64">
<![CDATA[
_ifconv1:46  %bitcast_ln729_1 = bitcast i64 %p_Result_64_1 to double

]]></Node>
<StgValue><ssdm name="bitcast_ln729_1"/></StgValue>
</operation>

<operation id="6458" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2244" bw="52" op_0_bw="52" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:47  %trunc_ln924_1 = call i52 @_ssdm_op_PartSelect.i52.i64.i32.i32(i64 %add_ln911_1, i32 1, i32 52)

]]></Node>
<StgValue><ssdm name="trunc_ln924_1"/></StgValue>
</operation>

<operation id="6459" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2245" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv1:48  %icmp_ln924_3 = icmp ne i11 %add_ln915_1, -1

]]></Node>
<StgValue><ssdm name="icmp_ln924_3"/></StgValue>
</operation>

<operation id="6460" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2246" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ifconv1:49  %icmp_ln924_4 = icmp eq i52 %trunc_ln924_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln924_4"/></StgValue>
</operation>

<operation id="6461" st_id="17" stage="2" lat="2">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2248" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:51  %tmp_8 = fcmp ogt double %bitcast_ln729_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="6462" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3347" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv2:50  %or_ln924_2 = or i1 %icmp_ln924_6, %icmp_ln924_5

]]></Node>
<StgValue><ssdm name="or_ln924_2"/></StgValue>
</operation>

<operation id="6463" st_id="17" stage="1" lat="2">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3348" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv2:51  %tmp_9 = fcmp ogt double %bitcast_ln729_2, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="6464" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3349" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv2:52  %and_ln924_2 = and i1 %or_ln924_2, %tmp_9

]]></Node>
<StgValue><ssdm name="and_ln924_2"/></StgValue>
</operation>

<operation id="6465" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3350" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv2:53  br i1 %and_ln924_2, label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0, label %.critedge.2

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>

<operation id="6466" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="and_ln924_2" val="0"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3352" bw="0" op_0_bw="0">
<![CDATA[
.critedge.2:0  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="6467" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3354" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0:0  %storemerge2 = phi i14 [ 0, %.critedge.2 ], [ %add_ln703_2, %_ifconv2 ]

]]></Node>
<StgValue><ssdm name="storemerge2"/></StgValue>
</operation>

<operation id="6468" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3355" bw="0" op_0_bw="14" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0:1  store i14 %storemerge2, i14* %conv_out_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="6469" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3356" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0" op_36_bw="5" op_37_bw="0" op_38_bw="5" op_39_bw="0" op_40_bw="5" op_41_bw="0" op_42_bw="5" op_43_bw="0" op_44_bw="5" op_45_bw="0" op_46_bw="5" op_47_bw="0" op_48_bw="5" op_49_bw="0" op_50_bw="5" op_51_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0:2  switch i5 %select_ln32, label %branch1425 [
    i5 0, label %branch1400
    i5 1, label %branch1401
    i5 2, label %branch1402
    i5 3, label %branch1403
    i5 4, label %branch1404
    i5 5, label %branch1405
    i5 6, label %branch1406
    i5 7, label %branch1407
    i5 8, label %branch1408
    i5 9, label %branch1409
    i5 10, label %branch1410
    i5 11, label %branch1411
    i5 12, label %branch1412
    i5 13, label %branch1413
    i5 14, label %branch1414
    i5 15, label %branch1415
    i5 -16, label %branch1416
    i5 -15, label %branch1417
    i5 -14, label %branch1418
    i5 -13, label %branch1419
    i5 -12, label %branch1420
    i5 -11, label %branch1421
    i5 -10, label %branch1422
    i5 -9, label %branch1423
    i5 -8, label %branch1424
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="6470" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
Col_Loop_begin:25  %or_ln203 = or i13 %sub_ln203, 1

]]></Node>
<StgValue><ssdm name="or_ln203"/></StgValue>
</operation>

<operation id="6471" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="13">
<![CDATA[
Col_Loop_begin:26  %zext_ln203_16 = zext i13 %or_ln203 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_16"/></StgValue>
</operation>

<operation id="6472" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Loop_begin:27  %conv_out_V_addr_4 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln203_16

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_4"/></StgValue>
</operation>

<operation id="6473" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2247" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:50  %or_ln924_1 = or i1 %icmp_ln924_4, %icmp_ln924_3

]]></Node>
<StgValue><ssdm name="or_ln924_1"/></StgValue>
</operation>

<operation id="6474" st_id="18" stage="1" lat="2">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2248" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:51  %tmp_8 = fcmp ogt double %bitcast_ln729_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="6475" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2249" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:52  %and_ln924_1 = and i1 %or_ln924_1, %tmp_8

]]></Node>
<StgValue><ssdm name="and_ln924_1"/></StgValue>
</operation>

<operation id="6476" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2250" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv1:53  br i1 %and_ln924_1, label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0, label %.critedge.1

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>

<operation id="6477" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="and_ln924_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2252" bw="0" op_0_bw="0">
<![CDATA[
.critedge.1:0  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="6478" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2254" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0:0  %storemerge1 = phi i14 [ 0, %.critedge.1 ], [ %add_ln703_1, %_ifconv1 ]

]]></Node>
<StgValue><ssdm name="storemerge1"/></StgValue>
</operation>

<operation id="6479" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2255" bw="0" op_0_bw="14" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0:1  store i14 %storemerge1, i14* %conv_out_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="6480" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2256" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0" op_36_bw="5" op_37_bw="0" op_38_bw="5" op_39_bw="0" op_40_bw="5" op_41_bw="0" op_42_bw="5" op_43_bw="0" op_44_bw="5" op_45_bw="0" op_46_bw="5" op_47_bw="0" op_48_bw="5" op_49_bw="0" op_50_bw="5" op_51_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0:2  switch i5 %select_ln32, label %branch1453 [
    i5 0, label %branch1428
    i5 1, label %branch1429
    i5 2, label %branch1430
    i5 3, label %branch1431
    i5 4, label %branch1432
    i5 5, label %branch1433
    i5 6, label %branch1434
    i5 7, label %branch1435
    i5 8, label %branch1436
    i5 9, label %branch1437
    i5 10, label %branch1438
    i5 11, label %branch1439
    i5 12, label %branch1440
    i5 13, label %branch1441
    i5 14, label %branch1442
    i5 15, label %branch1443
    i5 -16, label %branch1444
    i5 -15, label %branch1445
    i5 -14, label %branch1446
    i5 -13, label %branch1447
    i5 -12, label %branch1448
    i5 -11, label %branch1449
    i5 -10, label %branch1450
    i5 -9, label %branch1451
    i5 -8, label %branch1452
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="6481" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_4" val="0"/>
<literal name="icmp_ln908_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5510" bw="64" op_0_bw="14">
<![CDATA[
_ifconv4:25  %zext_ln907_4 = zext i14 %select_ln888_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln907_4"/></StgValue>
</operation>

<operation id="6482" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_4" val="0"/>
<literal name="icmp_ln908_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5511" bw="32" op_0_bw="14">
<![CDATA[
_ifconv4:26  %zext_ln908_15 = zext i14 %select_ln888_4 to i32

]]></Node>
<StgValue><ssdm name="zext_ln908_15"/></StgValue>
</operation>

<operation id="6483" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_4" val="0"/>
<literal name="icmp_ln908_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5513" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv4:28  %add_ln908_4 = add nsw i32 -54, %sub_ln894_4

]]></Node>
<StgValue><ssdm name="add_ln908_4"/></StgValue>
</operation>

<operation id="6484" st_id="18" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_4" val="0"/>
<literal name="icmp_ln908_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5514" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv4:29  %lshr_ln908_4 = lshr i32 %zext_ln908_15, %add_ln908_4

]]></Node>
<StgValue><ssdm name="lshr_ln908_4"/></StgValue>
</operation>

<operation id="6485" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_4" val="0"/>
<literal name="icmp_ln908_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5515" bw="64" op_0_bw="32">
<![CDATA[
_ifconv4:30  %zext_ln908_16 = zext i32 %lshr_ln908_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln908_16"/></StgValue>
</operation>

<operation id="6486" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_4" val="0"/>
<literal name="icmp_ln908_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5516" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv4:31  %sub_ln908_4 = sub i32 54, %sub_ln894_4

]]></Node>
<StgValue><ssdm name="sub_ln908_4"/></StgValue>
</operation>

<operation id="6487" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_4" val="0"/>
<literal name="icmp_ln908_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5517" bw="64" op_0_bw="32">
<![CDATA[
_ifconv4:32  %zext_ln908_10 = zext i32 %sub_ln908_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln908_10"/></StgValue>
</operation>

<operation id="6488" st_id="18" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_4" val="0"/>
<literal name="icmp_ln908_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5518" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv4:33  %shl_ln908_4 = shl i64 %zext_ln907_4, %zext_ln908_10

]]></Node>
<StgValue><ssdm name="shl_ln908_4"/></StgValue>
</operation>

<operation id="6489" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5519" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv4:34  %select_ln908_4 = select i1 %icmp_ln908_4, i64 %zext_ln908_16, i64 %shl_ln908_4

]]></Node>
<StgValue><ssdm name="select_ln908_4"/></StgValue>
</operation>

<operation id="6490" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5520" bw="64" op_0_bw="32">
<![CDATA[
_ifconv4:35  %zext_ln911_4 = zext i32 %or_ln899_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln911_4"/></StgValue>
</operation>

<operation id="6491" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5521" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv4:36  %add_ln911_4 = add i64 %zext_ln911_4, %select_ln908_4

]]></Node>
<StgValue><ssdm name="add_ln911_4"/></StgValue>
</operation>

<operation id="6492" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5522" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv4:37  %lshr_ln912_4 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %add_ln911_4, i32 1, i32 63)

]]></Node>
<StgValue><ssdm name="lshr_ln912_4"/></StgValue>
</operation>

<operation id="6493" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5523" bw="64" op_0_bw="63">
<![CDATA[
_ifconv4:38  %zext_ln912_4 = zext i63 %lshr_ln912_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln912_4"/></StgValue>
</operation>

<operation id="6494" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5524" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ifconv4:39  %tmp_34 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %add_ln911_4, i32 54)

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="6495" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5525" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv4:40  %select_ln915_4 = select i1 %tmp_34, i11 1023, i11 1022

]]></Node>
<StgValue><ssdm name="select_ln915_4"/></StgValue>
</operation>

<operation id="6496" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5527" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv4:42  %sub_ln915_4 = sub i11 6, %trunc_ln893_4

]]></Node>
<StgValue><ssdm name="sub_ln915_4"/></StgValue>
</operation>

<operation id="6497" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5528" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv4:43  %add_ln915_4 = add i11 %sub_ln915_4, %select_ln915_4

]]></Node>
<StgValue><ssdm name="add_ln915_4"/></StgValue>
</operation>

<operation id="6498" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5529" bw="12" op_0_bw="12" op_1_bw="1" op_2_bw="11">
<![CDATA[
_ifconv4:44  %tmp_6 = call i12 @_ssdm_op_BitConcatenate.i12.i1.i11(i1 %tmp_31, i11 %add_ln915_4)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="6499" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5530" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="12" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv4:45  %p_Result_64_4 = call i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32(i64 %zext_ln912_4, i12 %tmp_6, i32 52, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_64_4"/></StgValue>
</operation>

<operation id="6500" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5531" bw="64" op_0_bw="64">
<![CDATA[
_ifconv4:46  %bitcast_ln729_4 = bitcast i64 %p_Result_64_4 to double

]]></Node>
<StgValue><ssdm name="bitcast_ln729_4"/></StgValue>
</operation>

<operation id="6501" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5532" bw="52" op_0_bw="52" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv4:47  %trunc_ln924_4 = call i52 @_ssdm_op_PartSelect.i52.i64.i32.i32(i64 %add_ln911_4, i32 1, i32 52)

]]></Node>
<StgValue><ssdm name="trunc_ln924_4"/></StgValue>
</operation>

<operation id="6502" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5533" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv4:48  %icmp_ln924_9 = icmp ne i11 %add_ln915_4, -1

]]></Node>
<StgValue><ssdm name="icmp_ln924_9"/></StgValue>
</operation>

<operation id="6503" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5534" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ifconv4:49  %icmp_ln924_10 = icmp eq i52 %trunc_ln924_4, 0

]]></Node>
<StgValue><ssdm name="icmp_ln924_10"/></StgValue>
</operation>

<operation id="6504" st_id="18" stage="2" lat="2">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5536" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv4:51  %tmp_11 = fcmp ogt double %bitcast_ln729_4, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="6505" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
Col_Loop_begin:0  call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @Row_Loop_Col_Loop_st)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="6506" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
Col_Loop_begin:1  %empty_61 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 676, i64 676, i64 676)

]]></Node>
<StgValue><ssdm name="empty_61"/></StgValue>
</operation>

<operation id="6507" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
Col_Loop_begin:14  call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str21048) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln12"/></StgValue>
</operation>

<operation id="6508" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
Col_Loop_begin:16  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str31049) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln13"/></StgValue>
</operation>

<operation id="6509" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
Col_Loop_begin:34  %add_ln203_8 = add i13 %sub_ln203, 4

]]></Node>
<StgValue><ssdm name="add_ln203_8"/></StgValue>
</operation>

<operation id="6510" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="13">
<![CDATA[
Col_Loop_begin:35  %zext_ln203_19 = zext i13 %add_ln203_8 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_19"/></StgValue>
</operation>

<operation id="6511" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Loop_begin:36  %conv_out_V_addr_7 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln203_19

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_7"/></StgValue>
</operation>

<operation id="6512" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
Col_Loop_begin:37  %add_ln203_9 = add i13 %sub_ln203, 5

]]></Node>
<StgValue><ssdm name="add_ln203_9"/></StgValue>
</operation>

<operation id="6513" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="13">
<![CDATA[
Col_Loop_begin:38  %zext_ln203_20 = zext i13 %add_ln203_9 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_20"/></StgValue>
</operation>

<operation id="6514" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Loop_begin:39  %conv_out_V_addr_8 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln203_20

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_8"/></StgValue>
</operation>

<operation id="6515" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0" op_36_bw="5" op_37_bw="0" op_38_bw="5" op_39_bw="0" op_40_bw="5" op_41_bw="0" op_42_bw="5" op_43_bw="0" op_44_bw="5" op_45_bw="0" op_46_bw="5" op_47_bw="0" op_48_bw="5" op_49_bw="0" op_50_bw="5" op_51_bw="0">
<![CDATA[
Col_Loop_begin:40  switch i5 %select_ln32, label %branch1509 [
    i5 0, label %branch1484
    i5 1, label %branch1485
    i5 2, label %branch1486
    i5 3, label %branch1487
    i5 4, label %branch1488
    i5 5, label %branch1489
    i5 6, label %branch1490
    i5 7, label %branch1491
    i5 8, label %branch1492
    i5 9, label %branch1493
    i5 10, label %branch1494
    i5 11, label %branch1495
    i5 12, label %branch1496
    i5 13, label %branch1497
    i5 14, label %branch1498
    i5 15, label %branch1499
    i5 -16, label %branch1500
    i5 -15, label %branch1501
    i5 -14, label %branch1502
    i5 -13, label %branch1503
    i5 -12, label %branch1504
    i5 -11, label %branch1505
    i5 -10, label %branch1506
    i5 -9, label %branch1507
    i5 -8, label %branch1508
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="6516" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5535" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv4:50  %or_ln924_4 = or i1 %icmp_ln924_10, %icmp_ln924_9

]]></Node>
<StgValue><ssdm name="or_ln924_4"/></StgValue>
</operation>

<operation id="6517" st_id="19" stage="1" lat="2">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5536" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv4:51  %tmp_11 = fcmp ogt double %bitcast_ln729_4, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="6518" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5537" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv4:52  %and_ln924_4 = and i1 %or_ln924_4, %tmp_11

]]></Node>
<StgValue><ssdm name="and_ln924_4"/></StgValue>
</operation>

<operation id="6519" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5538" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv4:53  br i1 %and_ln924_4, label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0, label %.critedge.4

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>

<operation id="6520" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="and_ln924_4" val="0"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5540" bw="0" op_0_bw="0">
<![CDATA[
.critedge.4:0  br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="6521" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5542" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0:0  %storemerge4 = phi i14 [ 0, %.critedge.4 ], [ %add_ln703_4, %_ifconv4 ]

]]></Node>
<StgValue><ssdm name="storemerge4"/></StgValue>
</operation>

<operation id="6522" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5543" bw="0" op_0_bw="14" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0:1  store i14 %storemerge4, i14* %conv_out_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="6523" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5544" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0" op_36_bw="5" op_37_bw="0" op_38_bw="5" op_39_bw="0" op_40_bw="5" op_41_bw="0" op_42_bw="5" op_43_bw="0" op_44_bw="5" op_45_bw="0" op_46_bw="5" op_47_bw="0" op_48_bw="5" op_49_bw="0" op_50_bw="5" op_51_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0:2  switch i5 %select_ln32, label %branch1369 [
    i5 0, label %branch1344
    i5 1, label %branch1345
    i5 2, label %branch1346
    i5 3, label %branch1347
    i5 4, label %branch1348
    i5 5, label %branch1349
    i5 6, label %branch1350
    i5 7, label %branch1351
    i5 8, label %branch1352
    i5 9, label %branch1353
    i5 10, label %branch1354
    i5 11, label %branch1355
    i5 12, label %branch1356
    i5 13, label %branch1357
    i5 14, label %branch1358
    i5 15, label %branch1359
    i5 -16, label %branch1360
    i5 -15, label %branch1361
    i5 -14, label %branch1362
    i5 -13, label %branch1363
    i5 -12, label %branch1364
    i5 -11, label %branch1365
    i5 -10, label %branch1366
    i5 -9, label %branch1367
    i5 -8, label %branch1368
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="6524" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_5" val="0"/>
<literal name="icmp_ln908_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6597" bw="64" op_0_bw="14">
<![CDATA[
_ifconv5:25  %zext_ln907_5 = zext i14 %select_ln888_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln907_5"/></StgValue>
</operation>

<operation id="6525" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_5" val="0"/>
<literal name="icmp_ln908_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6598" bw="32" op_0_bw="14">
<![CDATA[
_ifconv5:26  %zext_ln908_17 = zext i14 %select_ln888_5 to i32

]]></Node>
<StgValue><ssdm name="zext_ln908_17"/></StgValue>
</operation>

<operation id="6526" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_5" val="0"/>
<literal name="icmp_ln908_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6600" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv5:28  %add_ln908_5 = add nsw i32 -54, %sub_ln894_5

]]></Node>
<StgValue><ssdm name="add_ln908_5"/></StgValue>
</operation>

<operation id="6527" st_id="19" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_5" val="0"/>
<literal name="icmp_ln908_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv5:29  %lshr_ln908_5 = lshr i32 %zext_ln908_17, %add_ln908_5

]]></Node>
<StgValue><ssdm name="lshr_ln908_5"/></StgValue>
</operation>

<operation id="6528" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_5" val="0"/>
<literal name="icmp_ln908_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6602" bw="64" op_0_bw="32">
<![CDATA[
_ifconv5:30  %zext_ln908_18 = zext i32 %lshr_ln908_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln908_18"/></StgValue>
</operation>

<operation id="6529" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_5" val="0"/>
<literal name="icmp_ln908_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6603" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv5:31  %sub_ln908_5 = sub i32 54, %sub_ln894_5

]]></Node>
<StgValue><ssdm name="sub_ln908_5"/></StgValue>
</operation>

<operation id="6530" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_5" val="0"/>
<literal name="icmp_ln908_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6604" bw="64" op_0_bw="32">
<![CDATA[
_ifconv5:32  %zext_ln908_11 = zext i32 %sub_ln908_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln908_11"/></StgValue>
</operation>

<operation id="6531" st_id="19" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_5" val="0"/>
<literal name="icmp_ln908_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6605" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv5:33  %shl_ln908_5 = shl i64 %zext_ln907_5, %zext_ln908_11

]]></Node>
<StgValue><ssdm name="shl_ln908_5"/></StgValue>
</operation>

<operation id="6532" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6606" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv5:34  %select_ln908_5 = select i1 %icmp_ln908_5, i64 %zext_ln908_18, i64 %shl_ln908_5

]]></Node>
<StgValue><ssdm name="select_ln908_5"/></StgValue>
</operation>

<operation id="6533" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6607" bw="64" op_0_bw="32">
<![CDATA[
_ifconv5:35  %zext_ln911_5 = zext i32 %or_ln899_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln911_5"/></StgValue>
</operation>

<operation id="6534" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6608" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv5:36  %add_ln911_5 = add i64 %zext_ln911_5, %select_ln908_5

]]></Node>
<StgValue><ssdm name="add_ln911_5"/></StgValue>
</operation>

<operation id="6535" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6609" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv5:37  %lshr_ln912_5 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %add_ln911_5, i32 1, i32 63)

]]></Node>
<StgValue><ssdm name="lshr_ln912_5"/></StgValue>
</operation>

<operation id="6536" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6610" bw="64" op_0_bw="63">
<![CDATA[
_ifconv5:38  %zext_ln912_5 = zext i63 %lshr_ln912_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln912_5"/></StgValue>
</operation>

<operation id="6537" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6611" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ifconv5:39  %tmp_40 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %add_ln911_5, i32 54)

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="6538" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6612" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv5:40  %select_ln915_5 = select i1 %tmp_40, i11 1023, i11 1022

]]></Node>
<StgValue><ssdm name="select_ln915_5"/></StgValue>
</operation>

<operation id="6539" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6614" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv5:42  %sub_ln915_5 = sub i11 6, %trunc_ln893_5

]]></Node>
<StgValue><ssdm name="sub_ln915_5"/></StgValue>
</operation>

<operation id="6540" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6615" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv5:43  %add_ln915_5 = add i11 %sub_ln915_5, %select_ln915_5

]]></Node>
<StgValue><ssdm name="add_ln915_5"/></StgValue>
</operation>

<operation id="6541" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6616" bw="12" op_0_bw="12" op_1_bw="1" op_2_bw="11">
<![CDATA[
_ifconv5:44  %tmp_7 = call i12 @_ssdm_op_BitConcatenate.i12.i1.i11(i1 %tmp_37, i11 %add_ln915_5)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="6542" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6617" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="12" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv5:45  %p_Result_64_5 = call i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32(i64 %zext_ln912_5, i12 %tmp_7, i32 52, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_64_5"/></StgValue>
</operation>

<operation id="6543" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6618" bw="64" op_0_bw="64">
<![CDATA[
_ifconv5:46  %bitcast_ln729_5 = bitcast i64 %p_Result_64_5 to double

]]></Node>
<StgValue><ssdm name="bitcast_ln729_5"/></StgValue>
</operation>

<operation id="6544" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6619" bw="52" op_0_bw="52" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv5:47  %trunc_ln924_5 = call i52 @_ssdm_op_PartSelect.i52.i64.i32.i32(i64 %add_ln911_5, i32 1, i32 52)

]]></Node>
<StgValue><ssdm name="trunc_ln924_5"/></StgValue>
</operation>

<operation id="6545" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6620" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv5:48  %icmp_ln924_11 = icmp ne i11 %add_ln915_5, -1

]]></Node>
<StgValue><ssdm name="icmp_ln924_11"/></StgValue>
</operation>

<operation id="6546" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6621" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ifconv5:49  %icmp_ln924_12 = icmp eq i52 %trunc_ln924_5, 0

]]></Node>
<StgValue><ssdm name="icmp_ln924_12"/></StgValue>
</operation>

<operation id="6547" st_id="19" stage="2" lat="2">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6623" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv5:51  %tmp_12 = fcmp ogt double %bitcast_ln729_5, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="6548" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6622" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv5:50  %or_ln924_5 = or i1 %icmp_ln924_12, %icmp_ln924_11

]]></Node>
<StgValue><ssdm name="or_ln924_5"/></StgValue>
</operation>

<operation id="6549" st_id="20" stage="1" lat="2">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6623" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv5:51  %tmp_12 = fcmp ogt double %bitcast_ln729_5, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="6550" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6624" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv5:52  %and_ln924_5 = and i1 %or_ln924_5, %tmp_12

]]></Node>
<StgValue><ssdm name="and_ln924_5"/></StgValue>
</operation>

<operation id="6551" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6625" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv5:53  br i1 %and_ln924_5, label %Col_Loop_end, label %.critedge.5

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>

<operation id="6552" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="and_ln924_5" val="0"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln885_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6627" bw="0" op_0_bw="0">
<![CDATA[
.critedge.5:0  br label %Col_Loop_end

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="6553" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6629" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
Col_Loop_end:0  %storemerge5 = phi i14 [ 0, %.critedge.5 ], [ %add_ln703_5, %_ifconv5 ]

]]></Node>
<StgValue><ssdm name="storemerge5"/></StgValue>
</operation>

<operation id="6554" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6630" bw="0" op_0_bw="14" op_1_bw="12">
<![CDATA[
Col_Loop_end:1  store i14 %storemerge5, i14* %conv_out_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="6555" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6631" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
Col_Loop_end:2  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str21048, i32 %tmp_s)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="6556" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6632" bw="0" op_0_bw="0">
<![CDATA[
Col_Loop_end:3  br label %1

]]></Node>
<StgValue><ssdm name="br_ln11"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="6557" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6634" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln37"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
