--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml toplevel.twx toplevel.ncd -o toplevel.twr toplevel.pcf -ucf
toplevel.ucf

Design file:              toplevel.ncd
Physical constraint file: toplevel.pcf
Device,package,speed:     xc6slx150,fgg484,C,-2 (PRODUCTION 1.23 2016-11-22)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "clockpll/clkin1" PERIOD = 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  16.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clockpll/clkin1" PERIOD = 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 24.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: clockpll/dcm_sp_inst/CLKIN
  Logical resource: clockpll/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clockpll/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 24.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: clockpll/dcm_sp_inst/CLKIN
  Logical resource: clockpll/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clockpll/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 36.000ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 4.000ns (250.000MHz) (Tdcmper_CLKIN)
  Physical resource: clockpll/dcm_sp_inst/CLKIN
  Logical resource: clockpll/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clockpll/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "clk100mhz" derived from  NET 
"clockpll/clkin1" PERIOD = 40 ns HIGH 50%;  divided by 4.00 to 10 nS and duty 
cycle corrected to HIGH 5 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 406 paths analyzed, 94 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.000ns.
--------------------------------------------------------------------------------

Paths for end point divider/Qp_26 (SLICE_X102Y163.CIN), 24 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.668ns (requirement - (data path - clock path skew + uncertainty))
  Source:               divider/Qp_0 (FF)
  Destination:          divider/Qp_26 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.145ns (Levels of Logic = 7)
  Clock Path Skew:      0.048ns (0.828 - 0.780)
  Source Clock:         clk100mhz_BUFG rising at 0.000ns
  Destination Clock:    clk100mhz_BUFG rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: divider/Qp_0 to divider/Qp_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y157.AQ    Tcko                  0.476   divider/Qp<3>
                                                       divider/Qp_0
    SLICE_X102Y157.A5    net (fanout=1)        0.405   divider/Qp<0>
    SLICE_X102Y157.COUT  Topcya                0.472   divider/Qp<3>
                                                       divider/Mcount_Qp_lut<0>_INV_0
                                                       divider/Mcount_Qp_cy<3>
    SLICE_X102Y158.CIN   net (fanout=1)        0.003   divider/Mcount_Qp_cy<3>
    SLICE_X102Y158.COUT  Tbyp                  0.091   divider/Qp<7>
                                                       divider/Mcount_Qp_cy<7>
    SLICE_X102Y159.CIN   net (fanout=1)        0.003   divider/Mcount_Qp_cy<7>
    SLICE_X102Y159.COUT  Tbyp                  0.091   divider/Qp<11>
                                                       divider/Mcount_Qp_cy<11>
    SLICE_X102Y160.CIN   net (fanout=1)        0.003   divider/Mcount_Qp_cy<11>
    SLICE_X102Y160.COUT  Tbyp                  0.091   divider/Qp<15>
                                                       divider/Mcount_Qp_cy<15>
    SLICE_X102Y161.CIN   net (fanout=1)        0.003   divider/Mcount_Qp_cy<15>
    SLICE_X102Y161.COUT  Tbyp                  0.091   divider/Qp<19>
                                                       divider/Mcount_Qp_cy<19>
    SLICE_X102Y162.CIN   net (fanout=1)        0.003   divider/Mcount_Qp_cy<19>
    SLICE_X102Y162.COUT  Tbyp                  0.091   divider/Qp<23>
                                                       divider/Mcount_Qp_cy<23>
    SLICE_X102Y163.CIN   net (fanout=1)        0.003   divider/Mcount_Qp_cy<23>
    SLICE_X102Y163.CLK   Tcinck                0.319   divider/Qp<27>
                                                       divider/Mcount_Qp_xor<27>
                                                       divider/Qp_26
    -------------------------------------------------  ---------------------------
    Total                                      2.145ns (1.722ns logic, 0.423ns route)
                                                       (80.3% logic, 19.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.761ns (requirement - (data path - clock path skew + uncertainty))
  Source:               divider/Qp_4 (FF)
  Destination:          divider/Qp_26 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.051ns (Levels of Logic = 6)
  Clock Path Skew:      0.047ns (0.828 - 0.781)
  Source Clock:         clk100mhz_BUFG rising at 0.000ns
  Destination Clock:    clk100mhz_BUFG rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: divider/Qp_4 to divider/Qp_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y158.AQ    Tcko                  0.476   divider/Qp<7>
                                                       divider/Qp_4
    SLICE_X102Y158.A5    net (fanout=1)        0.405   divider/Qp<4>
    SLICE_X102Y158.COUT  Topcya                0.472   divider/Qp<7>
                                                       divider/Qp<4>_rt
                                                       divider/Mcount_Qp_cy<7>
    SLICE_X102Y159.CIN   net (fanout=1)        0.003   divider/Mcount_Qp_cy<7>
    SLICE_X102Y159.COUT  Tbyp                  0.091   divider/Qp<11>
                                                       divider/Mcount_Qp_cy<11>
    SLICE_X102Y160.CIN   net (fanout=1)        0.003   divider/Mcount_Qp_cy<11>
    SLICE_X102Y160.COUT  Tbyp                  0.091   divider/Qp<15>
                                                       divider/Mcount_Qp_cy<15>
    SLICE_X102Y161.CIN   net (fanout=1)        0.003   divider/Mcount_Qp_cy<15>
    SLICE_X102Y161.COUT  Tbyp                  0.091   divider/Qp<19>
                                                       divider/Mcount_Qp_cy<19>
    SLICE_X102Y162.CIN   net (fanout=1)        0.003   divider/Mcount_Qp_cy<19>
    SLICE_X102Y162.COUT  Tbyp                  0.091   divider/Qp<23>
                                                       divider/Mcount_Qp_cy<23>
    SLICE_X102Y163.CIN   net (fanout=1)        0.003   divider/Mcount_Qp_cy<23>
    SLICE_X102Y163.CLK   Tcinck                0.319   divider/Qp<27>
                                                       divider/Mcount_Qp_xor<27>
                                                       divider/Qp_26
    -------------------------------------------------  ---------------------------
    Total                                      2.051ns (1.631ns logic, 0.420ns route)
                                                       (79.5% logic, 20.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.795ns (requirement - (data path - clock path skew + uncertainty))
  Source:               divider/Qp_3 (FF)
  Destination:          divider/Qp_26 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.018ns (Levels of Logic = 7)
  Clock Path Skew:      0.048ns (0.828 - 0.780)
  Source Clock:         clk100mhz_BUFG rising at 0.000ns
  Destination Clock:    clk100mhz_BUFG rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: divider/Qp_3 to divider/Qp_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y157.DQ    Tcko                  0.476   divider/Qp<3>
                                                       divider/Qp_3
    SLICE_X102Y157.D5    net (fanout=1)        0.460   divider/Qp<3>
    SLICE_X102Y157.COUT  Topcyd                0.290   divider/Qp<3>
                                                       divider/Qp<3>_rt
                                                       divider/Mcount_Qp_cy<3>
    SLICE_X102Y158.CIN   net (fanout=1)        0.003   divider/Mcount_Qp_cy<3>
    SLICE_X102Y158.COUT  Tbyp                  0.091   divider/Qp<7>
                                                       divider/Mcount_Qp_cy<7>
    SLICE_X102Y159.CIN   net (fanout=1)        0.003   divider/Mcount_Qp_cy<7>
    SLICE_X102Y159.COUT  Tbyp                  0.091   divider/Qp<11>
                                                       divider/Mcount_Qp_cy<11>
    SLICE_X102Y160.CIN   net (fanout=1)        0.003   divider/Mcount_Qp_cy<11>
    SLICE_X102Y160.COUT  Tbyp                  0.091   divider/Qp<15>
                                                       divider/Mcount_Qp_cy<15>
    SLICE_X102Y161.CIN   net (fanout=1)        0.003   divider/Mcount_Qp_cy<15>
    SLICE_X102Y161.COUT  Tbyp                  0.091   divider/Qp<19>
                                                       divider/Mcount_Qp_cy<19>
    SLICE_X102Y162.CIN   net (fanout=1)        0.003   divider/Mcount_Qp_cy<19>
    SLICE_X102Y162.COUT  Tbyp                  0.091   divider/Qp<23>
                                                       divider/Mcount_Qp_cy<23>
    SLICE_X102Y163.CIN   net (fanout=1)        0.003   divider/Mcount_Qp_cy<23>
    SLICE_X102Y163.CLK   Tcinck                0.319   divider/Qp<27>
                                                       divider/Mcount_Qp_xor<27>
                                                       divider/Qp_26
    -------------------------------------------------  ---------------------------
    Total                                      2.018ns (1.540ns logic, 0.478ns route)
                                                       (76.3% logic, 23.7% route)

--------------------------------------------------------------------------------

Paths for end point divider/Qp_27 (SLICE_X102Y163.CIN), 24 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.668ns (requirement - (data path - clock path skew + uncertainty))
  Source:               divider/Qp_0 (FF)
  Destination:          divider/Qp_27 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.145ns (Levels of Logic = 7)
  Clock Path Skew:      0.048ns (0.828 - 0.780)
  Source Clock:         clk100mhz_BUFG rising at 0.000ns
  Destination Clock:    clk100mhz_BUFG rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: divider/Qp_0 to divider/Qp_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y157.AQ    Tcko                  0.476   divider/Qp<3>
                                                       divider/Qp_0
    SLICE_X102Y157.A5    net (fanout=1)        0.405   divider/Qp<0>
    SLICE_X102Y157.COUT  Topcya                0.472   divider/Qp<3>
                                                       divider/Mcount_Qp_lut<0>_INV_0
                                                       divider/Mcount_Qp_cy<3>
    SLICE_X102Y158.CIN   net (fanout=1)        0.003   divider/Mcount_Qp_cy<3>
    SLICE_X102Y158.COUT  Tbyp                  0.091   divider/Qp<7>
                                                       divider/Mcount_Qp_cy<7>
    SLICE_X102Y159.CIN   net (fanout=1)        0.003   divider/Mcount_Qp_cy<7>
    SLICE_X102Y159.COUT  Tbyp                  0.091   divider/Qp<11>
                                                       divider/Mcount_Qp_cy<11>
    SLICE_X102Y160.CIN   net (fanout=1)        0.003   divider/Mcount_Qp_cy<11>
    SLICE_X102Y160.COUT  Tbyp                  0.091   divider/Qp<15>
                                                       divider/Mcount_Qp_cy<15>
    SLICE_X102Y161.CIN   net (fanout=1)        0.003   divider/Mcount_Qp_cy<15>
    SLICE_X102Y161.COUT  Tbyp                  0.091   divider/Qp<19>
                                                       divider/Mcount_Qp_cy<19>
    SLICE_X102Y162.CIN   net (fanout=1)        0.003   divider/Mcount_Qp_cy<19>
    SLICE_X102Y162.COUT  Tbyp                  0.091   divider/Qp<23>
                                                       divider/Mcount_Qp_cy<23>
    SLICE_X102Y163.CIN   net (fanout=1)        0.003   divider/Mcount_Qp_cy<23>
    SLICE_X102Y163.CLK   Tcinck                0.319   divider/Qp<27>
                                                       divider/Mcount_Qp_xor<27>
                                                       divider/Qp_27
    -------------------------------------------------  ---------------------------
    Total                                      2.145ns (1.722ns logic, 0.423ns route)
                                                       (80.3% logic, 19.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.761ns (requirement - (data path - clock path skew + uncertainty))
  Source:               divider/Qp_4 (FF)
  Destination:          divider/Qp_27 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.051ns (Levels of Logic = 6)
  Clock Path Skew:      0.047ns (0.828 - 0.781)
  Source Clock:         clk100mhz_BUFG rising at 0.000ns
  Destination Clock:    clk100mhz_BUFG rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: divider/Qp_4 to divider/Qp_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y158.AQ    Tcko                  0.476   divider/Qp<7>
                                                       divider/Qp_4
    SLICE_X102Y158.A5    net (fanout=1)        0.405   divider/Qp<4>
    SLICE_X102Y158.COUT  Topcya                0.472   divider/Qp<7>
                                                       divider/Qp<4>_rt
                                                       divider/Mcount_Qp_cy<7>
    SLICE_X102Y159.CIN   net (fanout=1)        0.003   divider/Mcount_Qp_cy<7>
    SLICE_X102Y159.COUT  Tbyp                  0.091   divider/Qp<11>
                                                       divider/Mcount_Qp_cy<11>
    SLICE_X102Y160.CIN   net (fanout=1)        0.003   divider/Mcount_Qp_cy<11>
    SLICE_X102Y160.COUT  Tbyp                  0.091   divider/Qp<15>
                                                       divider/Mcount_Qp_cy<15>
    SLICE_X102Y161.CIN   net (fanout=1)        0.003   divider/Mcount_Qp_cy<15>
    SLICE_X102Y161.COUT  Tbyp                  0.091   divider/Qp<19>
                                                       divider/Mcount_Qp_cy<19>
    SLICE_X102Y162.CIN   net (fanout=1)        0.003   divider/Mcount_Qp_cy<19>
    SLICE_X102Y162.COUT  Tbyp                  0.091   divider/Qp<23>
                                                       divider/Mcount_Qp_cy<23>
    SLICE_X102Y163.CIN   net (fanout=1)        0.003   divider/Mcount_Qp_cy<23>
    SLICE_X102Y163.CLK   Tcinck                0.319   divider/Qp<27>
                                                       divider/Mcount_Qp_xor<27>
                                                       divider/Qp_27
    -------------------------------------------------  ---------------------------
    Total                                      2.051ns (1.631ns logic, 0.420ns route)
                                                       (79.5% logic, 20.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.795ns (requirement - (data path - clock path skew + uncertainty))
  Source:               divider/Qp_3 (FF)
  Destination:          divider/Qp_27 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.018ns (Levels of Logic = 7)
  Clock Path Skew:      0.048ns (0.828 - 0.780)
  Source Clock:         clk100mhz_BUFG rising at 0.000ns
  Destination Clock:    clk100mhz_BUFG rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: divider/Qp_3 to divider/Qp_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y157.DQ    Tcko                  0.476   divider/Qp<3>
                                                       divider/Qp_3
    SLICE_X102Y157.D5    net (fanout=1)        0.460   divider/Qp<3>
    SLICE_X102Y157.COUT  Topcyd                0.290   divider/Qp<3>
                                                       divider/Qp<3>_rt
                                                       divider/Mcount_Qp_cy<3>
    SLICE_X102Y158.CIN   net (fanout=1)        0.003   divider/Mcount_Qp_cy<3>
    SLICE_X102Y158.COUT  Tbyp                  0.091   divider/Qp<7>
                                                       divider/Mcount_Qp_cy<7>
    SLICE_X102Y159.CIN   net (fanout=1)        0.003   divider/Mcount_Qp_cy<7>
    SLICE_X102Y159.COUT  Tbyp                  0.091   divider/Qp<11>
                                                       divider/Mcount_Qp_cy<11>
    SLICE_X102Y160.CIN   net (fanout=1)        0.003   divider/Mcount_Qp_cy<11>
    SLICE_X102Y160.COUT  Tbyp                  0.091   divider/Qp<15>
                                                       divider/Mcount_Qp_cy<15>
    SLICE_X102Y161.CIN   net (fanout=1)        0.003   divider/Mcount_Qp_cy<15>
    SLICE_X102Y161.COUT  Tbyp                  0.091   divider/Qp<19>
                                                       divider/Mcount_Qp_cy<19>
    SLICE_X102Y162.CIN   net (fanout=1)        0.003   divider/Mcount_Qp_cy<19>
    SLICE_X102Y162.COUT  Tbyp                  0.091   divider/Qp<23>
                                                       divider/Mcount_Qp_cy<23>
    SLICE_X102Y163.CIN   net (fanout=1)        0.003   divider/Mcount_Qp_cy<23>
    SLICE_X102Y163.CLK   Tcinck                0.319   divider/Qp<27>
                                                       divider/Mcount_Qp_xor<27>
                                                       divider/Qp_27
    -------------------------------------------------  ---------------------------
    Total                                      2.018ns (1.540ns logic, 0.478ns route)
                                                       (76.3% logic, 23.7% route)

--------------------------------------------------------------------------------

Paths for end point divider/Qp_25 (SLICE_X102Y163.CIN), 24 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.680ns (requirement - (data path - clock path skew + uncertainty))
  Source:               divider/Qp_0 (FF)
  Destination:          divider/Qp_25 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.133ns (Levels of Logic = 7)
  Clock Path Skew:      0.048ns (0.828 - 0.780)
  Source Clock:         clk100mhz_BUFG rising at 0.000ns
  Destination Clock:    clk100mhz_BUFG rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: divider/Qp_0 to divider/Qp_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y157.AQ    Tcko                  0.476   divider/Qp<3>
                                                       divider/Qp_0
    SLICE_X102Y157.A5    net (fanout=1)        0.405   divider/Qp<0>
    SLICE_X102Y157.COUT  Topcya                0.472   divider/Qp<3>
                                                       divider/Mcount_Qp_lut<0>_INV_0
                                                       divider/Mcount_Qp_cy<3>
    SLICE_X102Y158.CIN   net (fanout=1)        0.003   divider/Mcount_Qp_cy<3>
    SLICE_X102Y158.COUT  Tbyp                  0.091   divider/Qp<7>
                                                       divider/Mcount_Qp_cy<7>
    SLICE_X102Y159.CIN   net (fanout=1)        0.003   divider/Mcount_Qp_cy<7>
    SLICE_X102Y159.COUT  Tbyp                  0.091   divider/Qp<11>
                                                       divider/Mcount_Qp_cy<11>
    SLICE_X102Y160.CIN   net (fanout=1)        0.003   divider/Mcount_Qp_cy<11>
    SLICE_X102Y160.COUT  Tbyp                  0.091   divider/Qp<15>
                                                       divider/Mcount_Qp_cy<15>
    SLICE_X102Y161.CIN   net (fanout=1)        0.003   divider/Mcount_Qp_cy<15>
    SLICE_X102Y161.COUT  Tbyp                  0.091   divider/Qp<19>
                                                       divider/Mcount_Qp_cy<19>
    SLICE_X102Y162.CIN   net (fanout=1)        0.003   divider/Mcount_Qp_cy<19>
    SLICE_X102Y162.COUT  Tbyp                  0.091   divider/Qp<23>
                                                       divider/Mcount_Qp_cy<23>
    SLICE_X102Y163.CIN   net (fanout=1)        0.003   divider/Mcount_Qp_cy<23>
    SLICE_X102Y163.CLK   Tcinck                0.307   divider/Qp<27>
                                                       divider/Mcount_Qp_xor<27>
                                                       divider/Qp_25
    -------------------------------------------------  ---------------------------
    Total                                      2.133ns (1.710ns logic, 0.423ns route)
                                                       (80.2% logic, 19.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.773ns (requirement - (data path - clock path skew + uncertainty))
  Source:               divider/Qp_4 (FF)
  Destination:          divider/Qp_25 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.039ns (Levels of Logic = 6)
  Clock Path Skew:      0.047ns (0.828 - 0.781)
  Source Clock:         clk100mhz_BUFG rising at 0.000ns
  Destination Clock:    clk100mhz_BUFG rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: divider/Qp_4 to divider/Qp_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y158.AQ    Tcko                  0.476   divider/Qp<7>
                                                       divider/Qp_4
    SLICE_X102Y158.A5    net (fanout=1)        0.405   divider/Qp<4>
    SLICE_X102Y158.COUT  Topcya                0.472   divider/Qp<7>
                                                       divider/Qp<4>_rt
                                                       divider/Mcount_Qp_cy<7>
    SLICE_X102Y159.CIN   net (fanout=1)        0.003   divider/Mcount_Qp_cy<7>
    SLICE_X102Y159.COUT  Tbyp                  0.091   divider/Qp<11>
                                                       divider/Mcount_Qp_cy<11>
    SLICE_X102Y160.CIN   net (fanout=1)        0.003   divider/Mcount_Qp_cy<11>
    SLICE_X102Y160.COUT  Tbyp                  0.091   divider/Qp<15>
                                                       divider/Mcount_Qp_cy<15>
    SLICE_X102Y161.CIN   net (fanout=1)        0.003   divider/Mcount_Qp_cy<15>
    SLICE_X102Y161.COUT  Tbyp                  0.091   divider/Qp<19>
                                                       divider/Mcount_Qp_cy<19>
    SLICE_X102Y162.CIN   net (fanout=1)        0.003   divider/Mcount_Qp_cy<19>
    SLICE_X102Y162.COUT  Tbyp                  0.091   divider/Qp<23>
                                                       divider/Mcount_Qp_cy<23>
    SLICE_X102Y163.CIN   net (fanout=1)        0.003   divider/Mcount_Qp_cy<23>
    SLICE_X102Y163.CLK   Tcinck                0.307   divider/Qp<27>
                                                       divider/Mcount_Qp_xor<27>
                                                       divider/Qp_25
    -------------------------------------------------  ---------------------------
    Total                                      2.039ns (1.619ns logic, 0.420ns route)
                                                       (79.4% logic, 20.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.807ns (requirement - (data path - clock path skew + uncertainty))
  Source:               divider/Qp_3 (FF)
  Destination:          divider/Qp_25 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.006ns (Levels of Logic = 7)
  Clock Path Skew:      0.048ns (0.828 - 0.780)
  Source Clock:         clk100mhz_BUFG rising at 0.000ns
  Destination Clock:    clk100mhz_BUFG rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: divider/Qp_3 to divider/Qp_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y157.DQ    Tcko                  0.476   divider/Qp<3>
                                                       divider/Qp_3
    SLICE_X102Y157.D5    net (fanout=1)        0.460   divider/Qp<3>
    SLICE_X102Y157.COUT  Topcyd                0.290   divider/Qp<3>
                                                       divider/Qp<3>_rt
                                                       divider/Mcount_Qp_cy<3>
    SLICE_X102Y158.CIN   net (fanout=1)        0.003   divider/Mcount_Qp_cy<3>
    SLICE_X102Y158.COUT  Tbyp                  0.091   divider/Qp<7>
                                                       divider/Mcount_Qp_cy<7>
    SLICE_X102Y159.CIN   net (fanout=1)        0.003   divider/Mcount_Qp_cy<7>
    SLICE_X102Y159.COUT  Tbyp                  0.091   divider/Qp<11>
                                                       divider/Mcount_Qp_cy<11>
    SLICE_X102Y160.CIN   net (fanout=1)        0.003   divider/Mcount_Qp_cy<11>
    SLICE_X102Y160.COUT  Tbyp                  0.091   divider/Qp<15>
                                                       divider/Mcount_Qp_cy<15>
    SLICE_X102Y161.CIN   net (fanout=1)        0.003   divider/Mcount_Qp_cy<15>
    SLICE_X102Y161.COUT  Tbyp                  0.091   divider/Qp<19>
                                                       divider/Mcount_Qp_cy<19>
    SLICE_X102Y162.CIN   net (fanout=1)        0.003   divider/Mcount_Qp_cy<19>
    SLICE_X102Y162.COUT  Tbyp                  0.091   divider/Qp<23>
                                                       divider/Mcount_Qp_cy<23>
    SLICE_X102Y163.CIN   net (fanout=1)        0.003   divider/Mcount_Qp_cy<23>
    SLICE_X102Y163.CLK   Tcinck                0.307   divider/Qp<27>
                                                       divider/Mcount_Qp_xor<27>
                                                       divider/Qp_25
    -------------------------------------------------  ---------------------------
    Total                                      2.006ns (1.528ns logic, 0.478ns route)
                                                       (76.2% logic, 23.8% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "clk100mhz" derived from
 NET "clockpll/clkin1" PERIOD = 40 ns HIGH 50%;
 divided by 4.00 to 10 nS and duty cycle corrected to HIGH 5 nS 

--------------------------------------------------------------------------------

Paths for end point divider/Qp_27 (SLICE_X102Y163.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.464ns (requirement - (clock path skew + uncertainty - data path))
  Source:               divider/Qp_27 (FF)
  Destination:          divider/Qp_27 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.464ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk100mhz_BUFG rising at 10.000ns
  Destination Clock:    clk100mhz_BUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: divider/Qp_27 to divider/Qp_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y163.DQ    Tcko                  0.200   divider/Qp<27>
                                                       divider/Qp_27
    SLICE_X102Y163.D6    net (fanout=2)        0.027   divider/Qp<27>
    SLICE_X102Y163.CLK   Tah         (-Th)    -0.237   divider/Qp<27>
                                                       divider/Qp<27>_rt
                                                       divider/Mcount_Qp_xor<27>
                                                       divider/Qp_27
    -------------------------------------------------  ---------------------------
    Total                                      0.464ns (0.437ns logic, 0.027ns route)
                                                       (94.2% logic, 5.8% route)

--------------------------------------------------------------------------------

Paths for end point divider/Qp_12 (SLICE_X102Y160.CIN), 12 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.487ns (requirement - (clock path skew + uncertainty - data path))
  Source:               divider/Qp_10 (FF)
  Destination:          divider/Qp_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.578ns (Levels of Logic = 2)
  Clock Path Skew:      0.091ns (0.435 - 0.344)
  Source Clock:         clk100mhz_BUFG rising at 10.000ns
  Destination Clock:    clk100mhz_BUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: divider/Qp_10 to divider/Qp_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y159.CQ    Tcko                  0.200   divider/Qp<11>
                                                       divider/Qp_10
    SLICE_X102Y159.C5    net (fanout=1)        0.061   divider/Qp<10>
    SLICE_X102Y159.COUT  Topcyc                0.195   divider/Qp<11>
                                                       divider/Qp<10>_rt
                                                       divider/Mcount_Qp_cy<11>
    SLICE_X102Y160.CIN   net (fanout=1)        0.001   divider/Mcount_Qp_cy<11>
    SLICE_X102Y160.CLK   Tckcin      (-Th)    -0.121   divider/Qp<15>
                                                       divider/Mcount_Qp_cy<15>
                                                       divider/Qp_12
    -------------------------------------------------  ---------------------------
    Total                                      0.578ns (0.516ns logic, 0.062ns route)
                                                       (89.3% logic, 10.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.519ns (requirement - (clock path skew + uncertainty - data path))
  Source:               divider/Qp_6 (FF)
  Destination:          divider/Qp_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.611ns (Levels of Logic = 3)
  Clock Path Skew:      0.092ns (0.435 - 0.343)
  Source Clock:         clk100mhz_BUFG rising at 10.000ns
  Destination Clock:    clk100mhz_BUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: divider/Qp_6 to divider/Qp_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y158.CQ    Tcko                  0.200   divider/Qp<7>
                                                       divider/Qp_6
    SLICE_X102Y158.C5    net (fanout=1)        0.061   divider/Qp<6>
    SLICE_X102Y158.COUT  Topcyc                0.195   divider/Qp<7>
                                                       divider/Qp<6>_rt
                                                       divider/Mcount_Qp_cy<7>
    SLICE_X102Y159.CIN   net (fanout=1)        0.001   divider/Mcount_Qp_cy<7>
    SLICE_X102Y159.COUT  Tbyp                  0.032   divider/Qp<11>
                                                       divider/Mcount_Qp_cy<11>
    SLICE_X102Y160.CIN   net (fanout=1)        0.001   divider/Mcount_Qp_cy<11>
    SLICE_X102Y160.CLK   Tckcin      (-Th)    -0.121   divider/Qp<15>
                                                       divider/Mcount_Qp_cy<15>
                                                       divider/Qp_12
    -------------------------------------------------  ---------------------------
    Total                                      0.611ns (0.548ns logic, 0.063ns route)
                                                       (89.7% logic, 10.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.551ns (requirement - (clock path skew + uncertainty - data path))
  Source:               divider/Qp_2 (FF)
  Destination:          divider/Qp_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.644ns (Levels of Logic = 4)
  Clock Path Skew:      0.093ns (0.435 - 0.342)
  Source Clock:         clk100mhz_BUFG rising at 10.000ns
  Destination Clock:    clk100mhz_BUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: divider/Qp_2 to divider/Qp_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y157.CQ    Tcko                  0.200   divider/Qp<3>
                                                       divider/Qp_2
    SLICE_X102Y157.C5    net (fanout=1)        0.061   divider/Qp<2>
    SLICE_X102Y157.COUT  Topcyc                0.195   divider/Qp<3>
                                                       divider/Qp<2>_rt
                                                       divider/Mcount_Qp_cy<3>
    SLICE_X102Y158.CIN   net (fanout=1)        0.001   divider/Mcount_Qp_cy<3>
    SLICE_X102Y158.COUT  Tbyp                  0.032   divider/Qp<7>
                                                       divider/Mcount_Qp_cy<7>
    SLICE_X102Y159.CIN   net (fanout=1)        0.001   divider/Mcount_Qp_cy<7>
    SLICE_X102Y159.COUT  Tbyp                  0.032   divider/Qp<11>
                                                       divider/Mcount_Qp_cy<11>
    SLICE_X102Y160.CIN   net (fanout=1)        0.001   divider/Mcount_Qp_cy<11>
    SLICE_X102Y160.CLK   Tckcin      (-Th)    -0.121   divider/Qp<15>
                                                       divider/Mcount_Qp_cy<15>
                                                       divider/Qp_12
    -------------------------------------------------  ---------------------------
    Total                                      0.644ns (0.580ns logic, 0.064ns route)
                                                       (90.1% logic, 9.9% route)

--------------------------------------------------------------------------------

Paths for end point divider/Qp_1 (SLICE_X102Y157.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.505ns (requirement - (clock path skew + uncertainty - data path))
  Source:               divider/Qp_1 (FF)
  Destination:          divider/Qp_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.505ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk100mhz_BUFG rising at 10.000ns
  Destination Clock:    clk100mhz_BUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: divider/Qp_1 to divider/Qp_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y157.BQ    Tcko                  0.200   divider/Qp<3>
                                                       divider/Qp_1
    SLICE_X102Y157.B5    net (fanout=1)        0.071   divider/Qp<1>
    SLICE_X102Y157.CLK   Tah         (-Th)    -0.234   divider/Qp<3>
                                                       divider/Qp<1>_rt
                                                       divider/Mcount_Qp_cy<3>
                                                       divider/Qp_1
    -------------------------------------------------  ---------------------------
    Total                                      0.505ns (0.434ns logic, 0.071ns route)
                                                       (85.9% logic, 14.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "clk100mhz" derived from
 NET "clockpll/clkin1" PERIOD = 40 ns HIGH 50%;
 divided by 4.00 to 10 nS and duty cycle corrected to HIGH 5 nS 

--------------------------------------------------------------------------------
Slack: 7.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.000ns (333.333MHz) (Tdcmper_CLKFX)
  Physical resource: clockpll/dcm_sp_inst/CLKFX
  Logical resource: clockpll/dcm_sp_inst/CLKFX
  Location pin: DCM_X0Y1.CLKFX
  Clock network: clk100mhz
--------------------------------------------------------------------------------
Slack: 7.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk100mhz_BUFG/I0
  Logical resource: clk100mhz_BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk100mhz
--------------------------------------------------------------------------------
Slack: 9.525ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: divider/Qp<3>/CLK
  Logical resource: divider/Qp_0/CK
  Location pin: SLICE_X102Y157.CLK
  Clock network: clk100mhz_BUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_PER_FREQIN = PERIOD TIMEGRP "clk25_grp" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  16.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_PER_FREQIN = PERIOD TIMEGRP "clk25_grp" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.000ns (333.333MHz) (Tdcmper_CLKFX)
  Physical resource: clockpll/dcm_sp_inst/CLKFX
  Logical resource: clockpll/dcm_sp_inst/CLKFX
  Location pin: DCM_X0Y1.CLKFX
  Clock network: clk100mhz
--------------------------------------------------------------------------------
Slack: 24.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: clockpll/dcm_sp_inst/CLKIN
  Logical resource: clockpll/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clockpll/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 24.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: clockpll/dcm_sp_inst/CLKIN
  Logical resource: clockpll/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clockpll/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk100mhz = PERIOD TIMEGRP "clk100mhz" TS_PER_FREQIN / 4 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.666ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk100mhz = PERIOD TIMEGRP "clk100mhz" TS_PER_FREQIN / 4 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk100mhz_BUFG/I0
  Logical resource: clk100mhz_BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk100mhz
--------------------------------------------------------------------------------
Slack: 9.525ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: divider/Qp<3>/CLK
  Logical resource: divider/Qp_0/CK
  Location pin: SLICE_X102Y157.CLK
  Clock network: clk100mhz_BUFG
--------------------------------------------------------------------------------
Slack: 9.525ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: divider/Qp<3>/CLK
  Logical resource: divider/Qp_1/CK
  Location pin: SLICE_X102Y157.CLK
  Clock network: clk100mhz_BUFG
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for clockpll/clkin1
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|clockpll/clkin1                |     40.000ns|     16.000ns|     12.000ns|            0|            0|            0|          406|
| clk100mhz                     |     10.000ns|      3.000ns|          N/A|            0|            0|          406|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_PER_FREQIN
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_PER_FREQIN                  |     40.000ns|     16.000ns|     10.664ns|            0|            0|            0|            0|
| TS_clk100mhz                  |     10.000ns|      2.666ns|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock osc_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
osc_clk        |    2.332|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 406 paths, 0 nets, and 47 connections

Design statistics:
   Minimum period:  16.000ns{1}   (Maximum frequency:  62.500MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Jan  5 10:04:59 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 559 MB



