$comment
	File created using the following command:
		vcd file AdderDemo.msim.vcd -direction
$end
$date
	Tue Mar  5 11:14:52 2024
$end
$version
	Questa Intel Starter FPGA Edition Version 2021.2
$end
$timescale
	1ps
$end

$scope module addsub4_vhd_vec_tst $end
$var wire 1 ! a [3] $end
$var wire 1 " a [2] $end
$var wire 1 # a [1] $end
$var wire 1 $ a [0] $end
$var wire 1 % b [3] $end
$var wire 1 & b [2] $end
$var wire 1 ' b [1] $end
$var wire 1 ( b [0] $end
$var wire 1 ) cout $end
$var wire 1 * s [3] $end
$var wire 1 + s [2] $end
$var wire 1 , s [1] $end
$var wire 1 - s [0] $end
$var wire 1 . sub $end

$scope module i1 $end
$var wire 1 / gnd $end
$var wire 1 0 vcc $end
$var wire 1 1 unknown $end
$var wire 1 2 devoe $end
$var wire 1 3 devclrn $end
$var wire 1 4 devpor $end
$var wire 1 5 ww_devoe $end
$var wire 1 6 ww_devclrn $end
$var wire 1 7 ww_devpor $end
$var wire 1 8 ww_a [3] $end
$var wire 1 9 ww_a [2] $end
$var wire 1 : ww_a [1] $end
$var wire 1 ; ww_a [0] $end
$var wire 1 < ww_b [3] $end
$var wire 1 = ww_b [2] $end
$var wire 1 > ww_b [1] $end
$var wire 1 ? ww_b [0] $end
$var wire 1 @ ww_sub $end
$var wire 1 A ww_s [3] $end
$var wire 1 B ww_s [2] $end
$var wire 1 C ww_s [1] $end
$var wire 1 D ww_s [0] $end
$var wire 1 E ww_cout $end
$var wire 1 F \s[0]~output_o\ $end
$var wire 1 G \s[1]~output_o\ $end
$var wire 1 H \s[2]~output_o\ $end
$var wire 1 I \s[3]~output_o\ $end
$var wire 1 J \cout~output_o\ $end
$var wire 1 K \a[0]~input_o\ $end
$var wire 1 L \b[0]~input_o\ $end
$var wire 1 M \Adder4_inst|bit0|s~0_combout\ $end
$var wire 1 N \a[1]~input_o\ $end
$var wire 1 O \sub~input_o\ $end
$var wire 1 P \Adder4_inst|bit0|cout~0_combout\ $end
$var wire 1 Q \b[1]~input_o\ $end
$var wire 1 R \Adder4_inst|bit1|s~combout\ $end
$var wire 1 S \a[2]~input_o\ $end
$var wire 1 T \b[2]~input_o\ $end
$var wire 1 U \Adder4_inst|bit1|cout~0_combout\ $end
$var wire 1 V \Adder4_inst|bit2|s~0_combout\ $end
$var wire 1 W \a[3]~input_o\ $end
$var wire 1 X \b[3]~input_o\ $end
$var wire 1 Y \Adder4_inst|bit2|cout~0_combout\ $end
$var wire 1 Z \Adder4_inst|bit3|s~0_combout\ $end
$var wire 1 [ \cout~0_combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1)
0.
0/
10
x1
12
13
14
15
16
17
0@
1E
1F
0G
0H
0I
1J
0K
1L
1M
1N
0O
0P
1Q
0R
1S
0T
1U
0V
0W
1X
1Y
0Z
1[
0A
0B
0C
1D
0!
1"
1#
0$
1%
0&
1'
1(
08
19
1:
0;
1<
0=
1>
1?
0*
0+
0,
1-
$end
#40000
0"
0#
1$
0%
1&
0'
1;
0:
09
0>
1=
0<
0X
1T
0Q
0S
0N
1K
0M
1P
0U
1Z
0[
1V
0Y
1R
0Z
0J
1I
0F
0E
1A
0D
1G
1H
0)
0-
1*
1C
1B
0I
1,
1+
0A
0*
#80000
1"
1%
0(
19
0?
1<
1X
0L
1S
0V
1Y
1M
0P
1Z
0R
0Z
1[
1I
1F
0H
1A
1D
0B
1J
0I
0G
1-
0+
1*
1E
0A
0C
1)
0,
0*
#160000
0"
1(
1'
1!
09
18
1?
1>
1Q
1L
1W
0S
1V
0Y
1Z
0M
1P
1R
0R
1U
0Z
0V
1Y
1G
0F
1I
1H
1Z
1C
0D
1A
1B
0I
0G
0-
1,
1+
1*
0A
0C
0H
0,
0*
0B
1I
0+
1A
1*
#200000
0!
0%
0&
08
0=
0<
0X
0T
0W
1V
0Y
0[
0Z
0J
1H
0E
1B
0I
0)
1+
0A
0*
#240000
1!
1%
1&
0(
0'
1#
1:
18
0?
0>
1=
1<
1X
1T
0Q
0L
1W
1N
1M
0P
0V
1Y
1[
1Z
1R
0U
1V
0Y
1J
0H
1F
0Z
1E
0B
1D
1G
1I
1)
1-
0+
1C
1A
1H
1,
1*
1B
0I
1+
0A
0*
#280000
0!
0%
0&
1'
0#
0$
0;
0:
08
1>
0=
0<
0X
0T
1Q
0W
0N
0K
0M
0V
0[
0J
0H
0F
0E
0B
0D
0)
0-
0+
#320000
1%
1&
1(
1"
1?
1=
1<
19
1S
1X
1T
1L
1M
1Z
1Y
0Z
1[
1I
1F
1A
1D
1J
0I
1-
1*
1E
0A
1)
0*
#360000
0&
1!
1$
0=
1;
18
1W
1K
0T
1V
0Y
0M
1P
1Z
0R
1U
0Z
0V
1Y
1I
0F
1H
1Z
1A
0D
1B
0I
0G
0-
1+
1*
0A
0C
0H
0,
0*
0B
1I
0+
1A
1*
#400000
0$
0(
0'
1#
1.
0;
1:
0?
0>
1@
1O
0Q
0L
1N
0K
1R
1V
0Z
0[
0J
0I
1H
1G
0E
0A
1B
1C
0)
1,
1+
0*
#440000
1$
0!
0"
1;
09
08
0W
0S
1K
1M
0V
1Z
1[
1J
1I
0H
1F
1E
1A
0B
1D
1)
1-
0+
1*
#480000
1!
1"
0#
0.
0%
0:
19
18
0@
0<
0X
0O
1W
1S
0N
0P
0U
0Z
1V
0Y
0R
1Z
0[
0I
0A
0G
1H
0*
0C
1B
0J
1I
0,
1+
0E
1A
0)
1*
#520000
0"
1#
1%
1'
1&
1:
09
1>
1=
1<
1X
1T
1Q
0S
1N
1U
0Z
1[
0V
1Y
1Z
1J
0I
1E
0A
0H
1)
0*
0B
1I
0+
1A
1*
#560000
1"
0!
19
08
0W
1S
1V
0Z
0I
1H
0A
1B
1+
0*
#600000
1!
0%
0'
0&
0$
1(
0;
18
1?
0>
0=
0<
0X
0T
0Q
1L
1W
0K
1R
0U
0V
1V
0Y
1Z
0[
0H
1G
0B
1C
1H
1,
0+
1B
0J
1I
1+
0E
1A
0)
1*
#640000
0!
1%
08
1<
1X
0W
#680000
1!
1'
1&
1$
0#
1;
0:
18
1>
1=
1T
1Q
1W
0N
1K
0M
1P
0Z
1[
0V
1Y
1Z
0R
1U
1V
0H
1J
0I
0F
0B
1E
0A
0D
0G
1I
0-
0+
0*
1)
0C
1A
1H
0,
1*
1B
1+
#720000
0!
0&
0%
0"
09
08
0=
0<
0X
0T
0W
0S
0Y
0[
0Z
0J
0E
0I
0)
0A
0*
#760000
1%
1"
0'
0$
0(
0?
0>
1<
0;
19
1S
0K
1X
0Q
0L
1R
0U
1Z
0P
0V
1Y
0Z
1[
0R
1V
0Y
1Z
0[
0H
1I
1G
0B
1A
1C
1H
0G
1J
0I
1,
0+
1*
1B
0C
1E
0A
0J
1I
0,
1+
0*
1)
0E
1A
0)
1*
#800000
0%
1$
1!
1&
1=
0<
1;
18
1W
1K
0X
1T
0V
1Y
1M
0Z
1[
1F
0H
1D
0B
1J
0I
1-
0+
1E
0A
1)
0*
#840000
0$
1#
0;
1:
1N
0K
0M
1R
1G
0F
1C
0D
0-
1,
#880000
1%
0&
0"
1(
1?
0=
1<
09
0S
1X
0T
1L
1M
1Z
0Y
0Z
1I
1F
1A
1D
0I
1-
1*
0A
0*
#920000
0%
0(
1$
0?
0<
1;
1K
0X
0L
1Z
0[
0J
1I
0E
1A
0)
1*
#960000
1&
0!
1'
1>
1=
08
0W
1T
1Q
0R
1U
1V
0Z
0V
1Y
1Z
0I
1H
0G
0A
1B
0C
0H
0,
1+
0*
0B
1I
0+
1A
1*
#1000000
