[INF:CM0023] Creating log file ../../build/tests/PreprocUhdmCov/slpp_all/surelog.log.

[WRN:PP0113] prim_assert.sv:28:8: Unused macro argument "__clk".

[WRN:PP0113] prim_assert.sv:28:8: Unused macro argument "__name".

[WRN:PP0113] prim_assert.sv:28:8: Unused macro argument "__prop".

[WRN:PP0113] prim_assert.sv:28:8: Unused macro argument "__rst".

[NTE:PP0105] dut.sv:22: Multiply defined macro "_N",
             dut.sv:18: previous definition.

LIB:  work
FILE: dut.sv
n<> u<0> t<Null_rule> p<203> s<202> l<4>
n<> u<1> t<Module_keyword> p<20> s<2> l<4>
n<top> u<2> t<StringConst> p<20> s<19> l<4>
n<> u<3> t<PortDir_Inp> p<8> s<7> l<4>
n<> u<4> t<IntVec_TypeLogic> p<5> l<4>
n<> u<5> t<Data_type> p<6> c<4> l<4>
n<> u<6> t<Data_type_or_implicit> p<7> c<5> l<4>
n<> u<7> t<Net_port_type> p<8> c<6> l<4>
n<> u<8> t<Net_port_header> p<10> c<3> s<9> l<4>
n<b> u<9> t<StringConst> p<10> l<4>
n<> u<10> t<Ansi_port_declaration> p<19> c<8> s<18> l<4>
n<> u<11> t<PortDir_Out> p<16> s<15> l<4>
n<> u<12> t<IntVec_TypeLogic> p<13> l<4>
n<> u<13> t<Data_type> p<14> c<12> l<4>
n<> u<14> t<Data_type_or_implicit> p<15> c<13> l<4>
n<> u<15> t<Net_port_type> p<16> c<14> l<4>
n<> u<16> t<Net_port_header> p<18> c<11> s<17> l<4>
n<a> u<17> t<StringConst> p<18> l<4>
n<> u<18> t<Ansi_port_declaration> p<19> c<16> l<4>
n<> u<19> t<List_of_port_declarations> p<20> c<10> l<4>
n<> u<20> t<Module_ansi_header> p<200> c<1> s<35> l<4>
n<a> u<21> t<StringConst> p<22> l<9>
n<> u<22> t<Ps_or_hierarchical_identifier> p<25> c<21> s<24> l<9>
n<> u<23> t<Constant_bit_select> p<24> l<9>
n<> u<24> t<Constant_select> p<25> c<23> l<9>
n<> u<25> t<Net_lvalue> p<30> c<22> s<29> l<9>
n<b> u<26> t<StringConst> p<27> l<9>
n<> u<27> t<Primary_literal> p<28> c<26> l<9>
n<> u<28> t<Primary> p<29> c<27> l<9>
n<> u<29> t<Expression> p<30> c<28> l<9>
n<> u<30> t<Net_assignment> p<31> c<25> l<9>
n<> u<31> t<List_of_net_assignments> p<32> c<30> l<9>
n<> u<32> t<Continuous_assign> p<33> c<31> l<9>
n<> u<33> t<Module_common_item> p<34> c<32> l<9>
n<> u<34> t<Module_or_generate_item> p<35> c<33> l<9>
n<> u<35> t<Non_port_module_item> p<200> c<34> s<50> l<9>
n<a> u<36> t<StringConst> p<37> l<15>
n<> u<37> t<Ps_or_hierarchical_identifier> p<40> c<36> s<39> l<15>
n<> u<38> t<Constant_bit_select> p<39> l<15>
n<> u<39> t<Constant_select> p<40> c<38> l<15>
n<> u<40> t<Net_lvalue> p<45> c<37> s<44> l<15>
n<b> u<41> t<StringConst> p<42> l<15>
n<> u<42> t<Primary_literal> p<43> c<41> l<15>
n<> u<43> t<Primary> p<44> c<42> l<15>
n<> u<44> t<Expression> p<45> c<43> l<15>
n<> u<45> t<Net_assignment> p<46> c<40> l<15>
n<> u<46> t<List_of_net_assignments> p<47> c<45> l<15>
n<> u<47> t<Continuous_assign> p<48> c<46> l<15>
n<> u<48> t<Module_common_item> p<49> c<47> l<15>
n<> u<49> t<Module_or_generate_item> p<50> c<48> l<15>
n<> u<50> t<Non_port_module_item> p<200> c<49> s<65> l<15>
n<a> u<51> t<StringConst> p<52> l<20>
n<> u<52> t<Ps_or_hierarchical_identifier> p<55> c<51> s<54> l<20>
n<> u<53> t<Constant_bit_select> p<54> l<20>
n<> u<54> t<Constant_select> p<55> c<53> l<20>
n<> u<55> t<Net_lvalue> p<60> c<52> s<59> l<20>
n<b> u<56> t<StringConst> p<57> l<20>
n<> u<57> t<Primary_literal> p<58> c<56> l<20>
n<> u<58> t<Primary> p<59> c<57> l<20>
n<> u<59> t<Expression> p<60> c<58> l<20>
n<> u<60> t<Net_assignment> p<61> c<55> l<20>
n<> u<61> t<List_of_net_assignments> p<62> c<60> l<20>
n<> u<62> t<Continuous_assign> p<63> c<61> l<20>
n<> u<63> t<Module_common_item> p<64> c<62> l<20>
n<> u<64> t<Module_or_generate_item> p<65> c<63> l<20>
n<> u<65> t<Non_port_module_item> p<200> c<64> s<80> l<20>
n<a> u<66> t<StringConst> p<67> l<26>
n<> u<67> t<Ps_or_hierarchical_identifier> p<70> c<66> s<69> l<26>
n<> u<68> t<Constant_bit_select> p<69> l<26>
n<> u<69> t<Constant_select> p<70> c<68> l<26>
n<> u<70> t<Net_lvalue> p<75> c<67> s<74> l<26>
n<b> u<71> t<StringConst> p<72> l<26>
n<> u<72> t<Primary_literal> p<73> c<71> l<26>
n<> u<73> t<Primary> p<74> c<72> l<26>
n<> u<74> t<Expression> p<75> c<73> l<26>
n<> u<75> t<Net_assignment> p<76> c<70> l<26>
n<> u<76> t<List_of_net_assignments> p<77> c<75> l<26>
n<> u<77> t<Continuous_assign> p<78> c<76> l<26>
n<> u<78> t<Module_common_item> p<79> c<77> l<26>
n<> u<79> t<Module_or_generate_item> p<80> c<78> l<26>
n<> u<80> t<Non_port_module_item> p<200> c<79> s<104> l<26>
n<prim_subreg> u<81> t<StringConst> p<102> s<91> l<30>
n<DW> u<82> t<StringConst> p<89> s<88> l<31>
n<1> u<83> t<IntConst> p<84> l<31>
n<> u<84> t<Primary_literal> p<85> c<83> l<31>
n<> u<85> t<Primary> p<86> c<84> l<31>
n<> u<86> t<Expression> p<87> c<85> l<31>
n<> u<87> t<Mintypmax_expression> p<88> c<86> l<31>
n<> u<88> t<Param_expression> p<89> c<87> l<31>
n<> u<89> t<Named_parameter_assignment> p<90> c<82> l<31>
n<> u<90> t<List_of_parameter_assignments> p<91> c<89> l<31>
n<> u<91> t<Parameter_value_assignment> p<102> c<90> s<101> l<30>
n<u_ip0_p7> u<92> t<StringConst> p<93> l<32>
n<> u<93> t<Name_of_instance> p<101> c<92> s<100> l<32>
n<clk_i> u<94> t<StringConst> p<99> s<98> l<33>
n<clk_i> u<95> t<StringConst> p<96> l<33>
n<> u<96> t<Primary_literal> p<97> c<95> l<33>
n<> u<97> t<Primary> p<98> c<96> l<33>
n<> u<98> t<Expression> p<99> c<97> l<33>
n<> u<99> t<Named_port_connection> p<100> c<94> l<33>
n<> u<100> t<List_of_port_connections> p<101> c<99> l<33>
n<> u<101> t<Hierarchical_instance> p<102> c<93> l<32>
n<> u<102> t<Module_instantiation> p<103> c<81> l<30>
n<> u<103> t<Module_or_generate_item> p<104> c<102> l<30>
n<> u<104> t<Non_port_module_item> p<200> c<103> s<132> l<30>
n<> u<105> t<Struct_keyword> p<106> l<38>
n<> u<106> t<Struct_union> p<124> c<105> s<107> l<38>
n<> u<107> t<Packed_keyword> p<124> s<123> l<38>
n<> u<108> t<Struct_keyword> p<109> l<40>
n<> u<109> t<Struct_union> p<118> c<108> s<110> l<40>
n<> u<110> t<Packed_keyword> p<118> s<117> l<40>
n<> u<111> t<IntVec_TypeLogic> p<112> l<41>
n<> u<112> t<Data_type> p<113> c<111> l<41>
n<> u<113> t<Data_type_or_void> p<117> c<112> s<116> l<41>
n<q> u<114> t<StringConst> p<115> l<41>
n<> u<115> t<Variable_decl_assignment> p<116> c<114> l<41>
n<> u<116> t<List_of_variable_decl_assignments> p<117> c<115> l<41>
n<> u<117> t<Struct_union_member> p<118> c<113> l<41>
n<> u<118> t<Data_type> p<119> c<109> l<40>
n<> u<119> t<Data_type_or_void> p<123> c<118> s<122> l<40>
n<txunderflow> u<120> t<StringConst> p<121> l<42>
n<> u<121> t<Variable_decl_assignment> p<122> c<120> l<42>
n<> u<122> t<List_of_variable_decl_assignments> p<123> c<121> l<42>
n<> u<123> t<Struct_union_member> p<124> c<119> l<40>
n<> u<124> t<Data_type> p<126> c<106> s<125> l<38>
n<spi_device_reg2hw_intr_enable_reg_t> u<125> t<StringConst> p<126> l<43>
n<> u<126> t<Type_declaration> p<127> c<124> l<38>
n<> u<127> t<Data_declaration> p<128> c<126> l<38>
n<> u<128> t<Package_or_generate_item_declaration> p<129> c<127> l<38>
n<> u<129> t<Module_or_generate_item_declaration> p<130> c<128> l<38>
n<> u<130> t<Module_common_item> p<131> c<129> l<38>
n<> u<131> t<Module_or_generate_item> p<132> c<130> l<38>
n<> u<132> t<Non_port_module_item> p<200> c<131> s<198> l<38>
n<> u<133> t<Lifetime_Automatic> p<193> s<192> l<45>
n<> u<134> t<IntVec_TypeLogic> p<145> s<144> l<45>
n<31> u<135> t<IntConst> p<136> l<45>
n<> u<136> t<Primary_literal> p<137> c<135> l<45>
n<> u<137> t<Constant_primary> p<138> c<136> l<45>
n<> u<138> t<Constant_expression> p<143> c<137> s<142> l<45>
n<0> u<139> t<IntConst> p<140> l<45>
n<> u<140> t<Primary_literal> p<141> c<139> l<45>
n<> u<141> t<Constant_primary> p<142> c<140> l<45>
n<> u<142> t<Constant_expression> p<143> c<141> l<45>
n<> u<143> t<Constant_range> p<144> c<138> l<45>
n<> u<144> t<Packed_dimension> p<145> c<143> l<45>
n<> u<145> t<Data_type> p<146> c<134> l<45>
n<> u<146> t<Function_data_type> p<147> c<145> l<45>
n<> u<147> t<Function_data_type_or_implicit> p<192> c<146> s<148> l<45>
n<prince_shiftrows_32bit> u<148> t<StringConst> p<192> s<189> l<45>
n<> u<149> t<IntVec_TypeLogic> p<160> s<159> l<45>
n<31> u<150> t<IntConst> p<151> l<45>
n<> u<151> t<Primary_literal> p<152> c<150> l<45>
n<> u<152> t<Constant_primary> p<153> c<151> l<45>
n<> u<153> t<Constant_expression> p<158> c<152> s<157> l<45>
n<0> u<154> t<IntConst> p<155> l<45>
n<> u<155> t<Primary_literal> p<156> c<154> l<45>
n<> u<156> t<Constant_primary> p<157> c<155> l<45>
n<> u<157> t<Constant_expression> p<158> c<156> l<45>
n<> u<158> t<Constant_range> p<159> c<153> l<45>
n<> u<159> t<Packed_dimension> p<160> c<158> l<45>
n<> u<160> t<Data_type> p<161> c<149> l<45>
n<> u<161> t<Data_type_or_implicit> p<163> c<160> s<162> l<45>
n<state_in> u<162> t<StringConst> p<163> l<45>
n<> u<163> t<Tf_port_item> p<189> c<161> s<188> l<45>
n<> u<164> t<IntVec_TypeLogic> p<185> s<174> l<46>
n<15> u<165> t<IntConst> p<166> l<46>
n<> u<166> t<Primary_literal> p<167> c<165> l<46>
n<> u<167> t<Constant_primary> p<168> c<166> l<46>
n<> u<168> t<Constant_expression> p<173> c<167> s<172> l<46>
n<0> u<169> t<IntConst> p<170> l<46>
n<> u<170> t<Primary_literal> p<171> c<169> l<46>
n<> u<171> t<Constant_primary> p<172> c<170> l<46>
n<> u<172> t<Constant_expression> p<173> c<171> l<46>
n<> u<173> t<Constant_range> p<174> c<168> l<46>
n<> u<174> t<Packed_dimension> p<185> c<173> s<184> l<46>
n<3> u<175> t<IntConst> p<176> l<46>
n<> u<176> t<Primary_literal> p<177> c<175> l<46>
n<> u<177> t<Constant_primary> p<178> c<176> l<46>
n<> u<178> t<Constant_expression> p<183> c<177> s<182> l<46>
n<0> u<179> t<IntConst> p<180> l<46>
n<> u<180> t<Primary_literal> p<181> c<179> l<46>
n<> u<181> t<Constant_primary> p<182> c<180> l<46>
n<> u<182> t<Constant_expression> p<183> c<181> l<46>
n<> u<183> t<Constant_range> p<184> c<178> l<46>
n<> u<184> t<Packed_dimension> p<185> c<183> l<46>
n<> u<185> t<Data_type> p<186> c<164> l<46>
n<> u<186> t<Data_type_or_implicit> p<188> c<185> s<187> l<46>
n<shifts> u<187> t<StringConst> p<188> l<46>
n<> u<188> t<Tf_port_item> p<189> c<186> l<46>
n<> u<189> t<Tf_port_list> p<192> c<163> s<191> l<45>
n<prince_shiftrows_32bit> u<190> t<StringConst> p<192> l<48>
n<> u<191> t<Endfunction> p<192> s<190> l<48>
n<> u<192> t<Function_body_declaration> p<193> c<147> l<45>
n<> u<193> t<Function_declaration> p<194> c<133> l<45>
n<> u<194> t<Package_or_generate_item_declaration> p<195> c<193> l<45>
n<> u<195> t<Module_or_generate_item_declaration> p<196> c<194> l<45>
n<> u<196> t<Module_common_item> p<197> c<195> l<45>
n<> u<197> t<Module_or_generate_item> p<198> c<196> l<45>
n<> u<198> t<Non_port_module_item> p<200> c<197> s<199> l<45>
n<toto> u<199> t<StringConst> p<200> l<50>
n<> u<200> t<Module_declaration> p<201> c<20> l<4>
n<> u<201> t<Description> p<202> c<200> l<4>
n<> u<202> t<Source_text> p<203> c<201> l<4>
n<> u<203> t<Top_level_rule> l<4>
[WRN:PA0205] dut.sv:4: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:4: Compile module "work@top".

[INF:CP0302] builtin.sv:4: Compile class "work@mailbox".

[INF:CP0302] builtin.sv:33: Compile class "work@process".

[INF:CP0302] builtin.sv:58: Compile class "work@semaphore".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:4: Top level module "work@top".

[WRN:EL0500] dut.sv:30: Cannot find a module definition for "work@top::prim_subreg".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 1.

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

UHDM HTML COVERAGE REPORT: ../../build/tests/PreprocUhdmCov/slpp_all//surelog.uhdm.chk
====== UHDM =======
design: (work@top)
|vpiName:work@top
|uhdmallPackages:
\_package: builtin (builtin), parent:work@top
  |vpiDefName:builtin
  |vpiFullName:builtin
|uhdmallClasses:
\_class_defn: (builtin::builtin::array), parent:builtin
  |vpiName:builtin::array
  |vpiFullName:builtin::builtin::array
|uhdmallClasses:
\_class_defn: (builtin::builtin::queue), parent:builtin
  |vpiName:builtin::queue
  |vpiFullName:builtin::builtin::queue
|uhdmallClasses:
\_class_defn: (builtin::builtin::string), parent:builtin
  |vpiName:builtin::string
  |vpiFullName:builtin::builtin::string
|uhdmallClasses:
\_class_defn: (builtin::builtin::system), parent:builtin
  |vpiName:builtin::system
  |vpiFullName:builtin::builtin::system
|uhdmallClasses:
\_class_defn: (work@mailbox), file:${SURELOG_DIR}/build/bin/sv/builtin.sv, line:4, parent:work@top
  |vpiName:work@mailbox
|uhdmallClasses:
\_class_defn: (work@process), file:${SURELOG_DIR}/build/bin/sv/builtin.sv, line:33, parent:work@top
  |vpiName:work@process
|uhdmallClasses:
\_class_defn: (work@semaphore), file:${SURELOG_DIR}/build/bin/sv/builtin.sv, line:58, parent:work@top
  |vpiName:work@semaphore
|uhdmallModules:
\_module: work@top (work@top), file:dut.sv, line:4, parent:work@top
  |vpiDefName:work@top
  |vpiFullName:work@top
  |vpiPort:
  \_port: (b), line:4, parent:work@top
    |vpiName:b
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@top.b), line:4, parent:work@top
        |vpiName:b
        |vpiFullName:work@top.b
        |vpiNetType:36
  |vpiPort:
  \_port: (a), line:4, parent:work@top
    |vpiName:a
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@top.a), line:4, parent:work@top
        |vpiName:a
        |vpiFullName:work@top.a
        |vpiNetType:36
  |vpiContAssign:
  \_cont_assign: , line:9, parent:work@top
    |vpiRhs:
    \_ref_obj: (work@top.b), line:9
      |vpiName:b
      |vpiFullName:work@top.b
    |vpiLhs:
    \_ref_obj: (work@top.a), line:9
      |vpiName:a
      |vpiFullName:work@top.a
  |vpiContAssign:
  \_cont_assign: , line:15, parent:work@top
    |vpiRhs:
    \_ref_obj: (work@top.b), line:15
      |vpiName:b
      |vpiFullName:work@top.b
    |vpiLhs:
    \_ref_obj: (work@top.a), line:15
      |vpiName:a
      |vpiFullName:work@top.a
  |vpiContAssign:
  \_cont_assign: , line:20, parent:work@top
    |vpiRhs:
    \_ref_obj: (work@top.b), line:20
      |vpiName:b
      |vpiFullName:work@top.b
    |vpiLhs:
    \_ref_obj: (work@top.a), line:20
      |vpiName:a
      |vpiFullName:work@top.a
  |vpiContAssign:
  \_cont_assign: , line:26, parent:work@top
    |vpiRhs:
    \_ref_obj: (work@top.b), line:26
      |vpiName:b
      |vpiFullName:work@top.b
    |vpiLhs:
    \_ref_obj: (work@top.a), line:26
      |vpiName:a
      |vpiFullName:work@top.a
  |vpiTaskFunc:
  \_function: (work@top.prince_shiftrows_32bit), line:45, parent:work@top
    |vpiAutomatic:1
    |vpiName:prince_shiftrows_32bit
    |vpiFullName:work@top.prince_shiftrows_32bit
    |vpiReturn:
    \_logic_var: , line:45
      |vpiRange:
      \_range: , line:45
        |vpiLeftRange:
        \_constant: , line:45
          |vpiConstType:7
          |vpiDecompile:31
          |vpiSize:32
          |INT:31
        |vpiRightRange:
        \_constant: , line:45
          |vpiConstType:7
          |vpiDecompile:0
          |vpiSize:32
          |INT:0
    |vpiIODecl:
    \_io_decl: (state_in)
      |vpiName:state_in
      |vpiDirection:5
      |vpiExpr:
      \_logic_var: (state_in), line:45, parent:state_in
        |vpiFullName:state_in
        |vpiRange:
        \_range: , line:45
          |vpiLeftRange:
          \_constant: , line:45
            |vpiConstType:7
            |vpiDecompile:31
            |vpiSize:32
            |INT:31
          |vpiRightRange:
          \_constant: , line:45
            |vpiConstType:7
            |vpiDecompile:0
            |vpiSize:32
            |INT:0
    |vpiIODecl:
    \_io_decl: (shifts)
      |vpiName:shifts
      |vpiDirection:5
      |vpiExpr:
      \_logic_var: (shifts), line:46, parent:shifts
        |vpiFullName:shifts
        |vpiRange:
        \_range: , line:46
          |vpiLeftRange:
          \_constant: , line:46
            |vpiConstType:7
            |vpiDecompile:15
            |vpiSize:32
            |INT:15
          |vpiRightRange:
          \_constant: , line:46
            |vpiConstType:7
            |vpiDecompile:0
            |vpiSize:32
            |INT:0
    |vpiStmt:
    \_begin: (work@top.prince_shiftrows_32bit), parent:work@top.prince_shiftrows_32bit
      |vpiFullName:work@top.prince_shiftrows_32bit
  |vpiNet:
  \_logic_net: (work@top.b), line:4, parent:work@top
  |vpiNet:
  \_logic_net: (work@top.a), line:4, parent:work@top
  |vpiTypedef:
  \_struct_typespec: (spi_device_reg2hw_intr_enable_reg_t), line:38
    |vpiPacked:1
    |vpiName:spi_device_reg2hw_intr_enable_reg_t
    |vpiTypespecMember:
    \_typespec_member: (txunderflow), line:42
      |vpiName:txunderflow
      |vpiTypespec:
      \_struct_typespec: , line:40
        |vpiPacked:1
        |vpiTypespecMember:
        \_typespec_member: (q), line:41
          |vpiName:q
          |vpiTypespec:
          \_logic_typespec: , line:41
|uhdmtopModules:
\_module: work@top (work@top), file:dut.sv, line:4
  |vpiDefName:work@top
  |vpiName:work@top
  |vpiPort:
  \_port: (b), line:4, parent:work@top
    |vpiName:b
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@top.b), line:4, parent:work@top
        |vpiName:b
        |vpiFullName:work@top.b
        |vpiNetType:36
  |vpiPort:
  \_port: (a), line:4, parent:work@top
    |vpiName:a
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@top.a), line:4, parent:work@top
        |vpiName:a
        |vpiFullName:work@top.a
        |vpiNetType:36
  |vpiContAssign:
  \_cont_assign: , line:9, parent:work@top
    |vpiRhs:
    \_ref_obj: (work@top.b), line:9
      |vpiName:b
      |vpiFullName:work@top.b
      |vpiActual:
      \_logic_net: (work@top.b), line:4, parent:work@top
    |vpiLhs:
    \_ref_obj: (work@top.a), line:9
      |vpiName:a
      |vpiFullName:work@top.a
      |vpiActual:
      \_logic_net: (work@top.a), line:4, parent:work@top
  |vpiContAssign:
  \_cont_assign: , line:15, parent:work@top
    |vpiRhs:
    \_ref_obj: (work@top.b), line:15
      |vpiName:b
      |vpiFullName:work@top.b
      |vpiActual:
      \_logic_net: (work@top.b), line:4, parent:work@top
    |vpiLhs:
    \_ref_obj: (work@top.a), line:15
      |vpiName:a
      |vpiFullName:work@top.a
      |vpiActual:
      \_logic_net: (work@top.a), line:4, parent:work@top
  |vpiContAssign:
  \_cont_assign: , line:20, parent:work@top
    |vpiRhs:
    \_ref_obj: (work@top.b), line:20
      |vpiName:b
      |vpiFullName:work@top.b
      |vpiActual:
      \_logic_net: (work@top.b), line:4, parent:work@top
    |vpiLhs:
    \_ref_obj: (work@top.a), line:20
      |vpiName:a
      |vpiFullName:work@top.a
      |vpiActual:
      \_logic_net: (work@top.a), line:4, parent:work@top
  |vpiContAssign:
  \_cont_assign: , line:26, parent:work@top
    |vpiRhs:
    \_ref_obj: (work@top.b), line:26
      |vpiName:b
      |vpiFullName:work@top.b
      |vpiActual:
      \_logic_net: (work@top.b), line:4, parent:work@top
    |vpiLhs:
    \_ref_obj: (work@top.a), line:26
      |vpiName:a
      |vpiFullName:work@top.a
      |vpiActual:
      \_logic_net: (work@top.a), line:4, parent:work@top
  |vpiModule:
  \_module: work@top::prim_subreg (work@top.u_ip0_p7), file:dut.sv, line:30, parent:work@top
    |vpiDefName:work@top::prim_subreg
    |vpiName:u_ip0_p7
    |vpiFullName:work@top.u_ip0_p7
    |vpiPort:
    \_port: (clk_i), parent:work@top.u_ip0_p7
      |vpiName:clk_i
      |vpiHighConn:
      \_ref_obj: (clk_i), line:33
        |vpiName:clk_i
    |vpiInstance:
    \_module: work@top (work@top), file:dut.sv, line:4
  |vpiTaskFunc:
  \_function: (work@top.prince_shiftrows_32bit), line:45, parent:work@top
    |vpiAutomatic:1
    |vpiName:prince_shiftrows_32bit
    |vpiFullName:work@top.prince_shiftrows_32bit
    |vpiReturn:
    \_logic_var: , line:45
      |vpiRange:
      \_range: , line:45
        |vpiLeftRange:
        \_constant: , line:45
          |vpiConstType:7
          |vpiDecompile:31
          |vpiSize:32
          |INT:31
        |vpiRightRange:
        \_constant: , line:45
          |vpiConstType:7
          |vpiDecompile:0
          |vpiSize:32
          |INT:0
    |vpiIODecl:
    \_io_decl: (state_in)
      |vpiName:state_in
      |vpiDirection:5
      |vpiExpr:
      \_logic_var: (state_in), line:45, parent:state_in
        |vpiFullName:state_in
        |vpiRange:
        \_range: , line:45
          |vpiLeftRange:
          \_constant: , line:45
            |vpiConstType:7
            |vpiDecompile:31
            |vpiSize:32
            |INT:31
          |vpiRightRange:
          \_constant: , line:45
            |vpiConstType:7
            |vpiDecompile:0
            |vpiSize:32
            |INT:0
    |vpiIODecl:
    \_io_decl: (shifts)
      |vpiName:shifts
      |vpiDirection:5
      |vpiExpr:
      \_logic_var: (shifts), line:46, parent:shifts
        |vpiFullName:shifts
        |vpiRange:
        \_range: , line:46
          |vpiLeftRange:
          \_constant: , line:46
            |vpiConstType:7
            |vpiDecompile:15
            |vpiSize:32
            |INT:15
          |vpiRightRange:
          \_constant: , line:46
            |vpiConstType:7
            |vpiDecompile:0
            |vpiSize:32
            |INT:0
    |vpiStmt:
    \_begin: (work@top.prince_shiftrows_32bit), parent:work@top.prince_shiftrows_32bit
      |vpiFullName:work@top.prince_shiftrows_32bit
  |vpiNet:
  \_logic_net: (work@top.b), line:4, parent:work@top
  |vpiNet:
  \_logic_net: (work@top.a), line:4, parent:work@top
  |vpiTypedef:
  \_struct_typespec: (spi_device_reg2hw_intr_enable_reg_t), line:38, parent:work@top
    |vpiPacked:1
    |vpiName:spi_device_reg2hw_intr_enable_reg_t
    |vpiTypespecMember:
    \_typespec_member: (txunderflow), line:42, parent:spi_device_reg2hw_intr_enable_reg_t
      |vpiName:txunderflow
      |vpiTypespec:
      \_struct_typespec: , line:40, parent:txunderflow
        |vpiPacked:1
        |vpiTypespecMember:
        \_typespec_member: (q), line:41
          |vpiName:q
          |vpiTypespec:
          \_logic_typespec: , line:41, parent:q
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 8
[   NOTE] : 6

