
New.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000099d8  080001e8  080001e8  000011e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004d4  08009bc0  08009bc0  0000abc0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a094  0800a094  0000c1d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800a094  0800a094  0000b094  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a09c  0800a09c  0000c1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a09c  0800a09c  0000b09c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a0a0  0800a0a0  0000b0a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  0800a0a4  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000478  200001d4  0800a278  0000c1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000064c  0800a278  0000c64c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000c1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000dbbe  00000000  00000000  0000c1fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002b68  00000000  00000000  00019dbb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000cb8  00000000  00000000  0001c928  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000009c3  00000000  00000000  0001d5e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001b734  00000000  00000000  0001dfa3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001407b  00000000  00000000  000396d7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009a820  00000000  00000000  0004d752  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e7f72  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004814  00000000  00000000  000e7fb8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000046  00000000  00000000  000ec7cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e8 <__do_global_dtors_aux>:
 80001e8:	b510      	push	{r4, lr}
 80001ea:	4c05      	ldr	r4, [pc, #20]	@ (8000200 <__do_global_dtors_aux+0x18>)
 80001ec:	7823      	ldrb	r3, [r4, #0]
 80001ee:	b933      	cbnz	r3, 80001fe <__do_global_dtors_aux+0x16>
 80001f0:	4b04      	ldr	r3, [pc, #16]	@ (8000204 <__do_global_dtors_aux+0x1c>)
 80001f2:	b113      	cbz	r3, 80001fa <__do_global_dtors_aux+0x12>
 80001f4:	4804      	ldr	r0, [pc, #16]	@ (8000208 <__do_global_dtors_aux+0x20>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	2301      	movs	r3, #1
 80001fc:	7023      	strb	r3, [r4, #0]
 80001fe:	bd10      	pop	{r4, pc}
 8000200:	200001d4 	.word	0x200001d4
 8000204:	00000000 	.word	0x00000000
 8000208:	08009ba8 	.word	0x08009ba8

0800020c <frame_dummy>:
 800020c:	b508      	push	{r3, lr}
 800020e:	4b03      	ldr	r3, [pc, #12]	@ (800021c <frame_dummy+0x10>)
 8000210:	b11b      	cbz	r3, 800021a <frame_dummy+0xe>
 8000212:	4903      	ldr	r1, [pc, #12]	@ (8000220 <frame_dummy+0x14>)
 8000214:	4803      	ldr	r0, [pc, #12]	@ (8000224 <frame_dummy+0x18>)
 8000216:	f3af 8000 	nop.w
 800021a:	bd08      	pop	{r3, pc}
 800021c:	00000000 	.word	0x00000000
 8000220:	200001d8 	.word	0x200001d8
 8000224:	08009ba8 	.word	0x08009ba8

08000228 <strlen>:
 8000228:	4603      	mov	r3, r0
 800022a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800022e:	2a00      	cmp	r2, #0
 8000230:	d1fb      	bne.n	800022a <strlen+0x2>
 8000232:	1a18      	subs	r0, r3, r0
 8000234:	3801      	subs	r0, #1
 8000236:	4770      	bx	lr

08000238 <__aeabi_drsub>:
 8000238:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 800023c:	e002      	b.n	8000244 <__adddf3>
 800023e:	bf00      	nop

08000240 <__aeabi_dsub>:
 8000240:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000244 <__adddf3>:
 8000244:	b530      	push	{r4, r5, lr}
 8000246:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800024a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800024e:	ea94 0f05 	teq	r4, r5
 8000252:	bf08      	it	eq
 8000254:	ea90 0f02 	teqeq	r0, r2
 8000258:	bf1f      	itttt	ne
 800025a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800025e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000262:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000266:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800026a:	f000 80e2 	beq.w	8000432 <__adddf3+0x1ee>
 800026e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000272:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000276:	bfb8      	it	lt
 8000278:	426d      	neglt	r5, r5
 800027a:	dd0c      	ble.n	8000296 <__adddf3+0x52>
 800027c:	442c      	add	r4, r5
 800027e:	ea80 0202 	eor.w	r2, r0, r2
 8000282:	ea81 0303 	eor.w	r3, r1, r3
 8000286:	ea82 0000 	eor.w	r0, r2, r0
 800028a:	ea83 0101 	eor.w	r1, r3, r1
 800028e:	ea80 0202 	eor.w	r2, r0, r2
 8000292:	ea81 0303 	eor.w	r3, r1, r3
 8000296:	2d36      	cmp	r5, #54	@ 0x36
 8000298:	bf88      	it	hi
 800029a:	bd30      	pophi	{r4, r5, pc}
 800029c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002a0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002a4:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002a8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002ac:	d002      	beq.n	80002b4 <__adddf3+0x70>
 80002ae:	4240      	negs	r0, r0
 80002b0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002b4:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80002b8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002bc:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002c0:	d002      	beq.n	80002c8 <__adddf3+0x84>
 80002c2:	4252      	negs	r2, r2
 80002c4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002c8:	ea94 0f05 	teq	r4, r5
 80002cc:	f000 80a7 	beq.w	800041e <__adddf3+0x1da>
 80002d0:	f1a4 0401 	sub.w	r4, r4, #1
 80002d4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002d8:	db0d      	blt.n	80002f6 <__adddf3+0xb2>
 80002da:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002de:	fa22 f205 	lsr.w	r2, r2, r5
 80002e2:	1880      	adds	r0, r0, r2
 80002e4:	f141 0100 	adc.w	r1, r1, #0
 80002e8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002ec:	1880      	adds	r0, r0, r2
 80002ee:	fa43 f305 	asr.w	r3, r3, r5
 80002f2:	4159      	adcs	r1, r3
 80002f4:	e00e      	b.n	8000314 <__adddf3+0xd0>
 80002f6:	f1a5 0520 	sub.w	r5, r5, #32
 80002fa:	f10e 0e20 	add.w	lr, lr, #32
 80002fe:	2a01      	cmp	r2, #1
 8000300:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000304:	bf28      	it	cs
 8000306:	f04c 0c02 	orrcs.w	ip, ip, #2
 800030a:	fa43 f305 	asr.w	r3, r3, r5
 800030e:	18c0      	adds	r0, r0, r3
 8000310:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000314:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000318:	d507      	bpl.n	800032a <__adddf3+0xe6>
 800031a:	f04f 0e00 	mov.w	lr, #0
 800031e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000322:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000326:	eb6e 0101 	sbc.w	r1, lr, r1
 800032a:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800032e:	d31b      	bcc.n	8000368 <__adddf3+0x124>
 8000330:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000334:	d30c      	bcc.n	8000350 <__adddf3+0x10c>
 8000336:	0849      	lsrs	r1, r1, #1
 8000338:	ea5f 0030 	movs.w	r0, r0, rrx
 800033c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000340:	f104 0401 	add.w	r4, r4, #1
 8000344:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000348:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 800034c:	f080 809a 	bcs.w	8000484 <__adddf3+0x240>
 8000350:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000354:	bf08      	it	eq
 8000356:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800035a:	f150 0000 	adcs.w	r0, r0, #0
 800035e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000362:	ea41 0105 	orr.w	r1, r1, r5
 8000366:	bd30      	pop	{r4, r5, pc}
 8000368:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800036c:	4140      	adcs	r0, r0
 800036e:	eb41 0101 	adc.w	r1, r1, r1
 8000372:	3c01      	subs	r4, #1
 8000374:	bf28      	it	cs
 8000376:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800037a:	d2e9      	bcs.n	8000350 <__adddf3+0x10c>
 800037c:	f091 0f00 	teq	r1, #0
 8000380:	bf04      	itt	eq
 8000382:	4601      	moveq	r1, r0
 8000384:	2000      	moveq	r0, #0
 8000386:	fab1 f381 	clz	r3, r1
 800038a:	bf08      	it	eq
 800038c:	3320      	addeq	r3, #32
 800038e:	f1a3 030b 	sub.w	r3, r3, #11
 8000392:	f1b3 0220 	subs.w	r2, r3, #32
 8000396:	da0c      	bge.n	80003b2 <__adddf3+0x16e>
 8000398:	320c      	adds	r2, #12
 800039a:	dd08      	ble.n	80003ae <__adddf3+0x16a>
 800039c:	f102 0c14 	add.w	ip, r2, #20
 80003a0:	f1c2 020c 	rsb	r2, r2, #12
 80003a4:	fa01 f00c 	lsl.w	r0, r1, ip
 80003a8:	fa21 f102 	lsr.w	r1, r1, r2
 80003ac:	e00c      	b.n	80003c8 <__adddf3+0x184>
 80003ae:	f102 0214 	add.w	r2, r2, #20
 80003b2:	bfd8      	it	le
 80003b4:	f1c2 0c20 	rsble	ip, r2, #32
 80003b8:	fa01 f102 	lsl.w	r1, r1, r2
 80003bc:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003c0:	bfdc      	itt	le
 80003c2:	ea41 010c 	orrle.w	r1, r1, ip
 80003c6:	4090      	lslle	r0, r2
 80003c8:	1ae4      	subs	r4, r4, r3
 80003ca:	bfa2      	ittt	ge
 80003cc:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003d0:	4329      	orrge	r1, r5
 80003d2:	bd30      	popge	{r4, r5, pc}
 80003d4:	ea6f 0404 	mvn.w	r4, r4
 80003d8:	3c1f      	subs	r4, #31
 80003da:	da1c      	bge.n	8000416 <__adddf3+0x1d2>
 80003dc:	340c      	adds	r4, #12
 80003de:	dc0e      	bgt.n	80003fe <__adddf3+0x1ba>
 80003e0:	f104 0414 	add.w	r4, r4, #20
 80003e4:	f1c4 0220 	rsb	r2, r4, #32
 80003e8:	fa20 f004 	lsr.w	r0, r0, r4
 80003ec:	fa01 f302 	lsl.w	r3, r1, r2
 80003f0:	ea40 0003 	orr.w	r0, r0, r3
 80003f4:	fa21 f304 	lsr.w	r3, r1, r4
 80003f8:	ea45 0103 	orr.w	r1, r5, r3
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	f1c4 040c 	rsb	r4, r4, #12
 8000402:	f1c4 0220 	rsb	r2, r4, #32
 8000406:	fa20 f002 	lsr.w	r0, r0, r2
 800040a:	fa01 f304 	lsl.w	r3, r1, r4
 800040e:	ea40 0003 	orr.w	r0, r0, r3
 8000412:	4629      	mov	r1, r5
 8000414:	bd30      	pop	{r4, r5, pc}
 8000416:	fa21 f004 	lsr.w	r0, r1, r4
 800041a:	4629      	mov	r1, r5
 800041c:	bd30      	pop	{r4, r5, pc}
 800041e:	f094 0f00 	teq	r4, #0
 8000422:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000426:	bf06      	itte	eq
 8000428:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 800042c:	3401      	addeq	r4, #1
 800042e:	3d01      	subne	r5, #1
 8000430:	e74e      	b.n	80002d0 <__adddf3+0x8c>
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf18      	it	ne
 8000438:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800043c:	d029      	beq.n	8000492 <__adddf3+0x24e>
 800043e:	ea94 0f05 	teq	r4, r5
 8000442:	bf08      	it	eq
 8000444:	ea90 0f02 	teqeq	r0, r2
 8000448:	d005      	beq.n	8000456 <__adddf3+0x212>
 800044a:	ea54 0c00 	orrs.w	ip, r4, r0
 800044e:	bf04      	itt	eq
 8000450:	4619      	moveq	r1, r3
 8000452:	4610      	moveq	r0, r2
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	ea91 0f03 	teq	r1, r3
 800045a:	bf1e      	ittt	ne
 800045c:	2100      	movne	r1, #0
 800045e:	2000      	movne	r0, #0
 8000460:	bd30      	popne	{r4, r5, pc}
 8000462:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000466:	d105      	bne.n	8000474 <__adddf3+0x230>
 8000468:	0040      	lsls	r0, r0, #1
 800046a:	4149      	adcs	r1, r1
 800046c:	bf28      	it	cs
 800046e:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000472:	bd30      	pop	{r4, r5, pc}
 8000474:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000478:	bf3c      	itt	cc
 800047a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800047e:	bd30      	popcc	{r4, r5, pc}
 8000480:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000484:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000488:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800048c:	f04f 0000 	mov.w	r0, #0
 8000490:	bd30      	pop	{r4, r5, pc}
 8000492:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000496:	bf1a      	itte	ne
 8000498:	4619      	movne	r1, r3
 800049a:	4610      	movne	r0, r2
 800049c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004a0:	bf1c      	itt	ne
 80004a2:	460b      	movne	r3, r1
 80004a4:	4602      	movne	r2, r0
 80004a6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004aa:	bf06      	itte	eq
 80004ac:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004b0:	ea91 0f03 	teqeq	r1, r3
 80004b4:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80004b8:	bd30      	pop	{r4, r5, pc}
 80004ba:	bf00      	nop

080004bc <__aeabi_ui2d>:
 80004bc:	f090 0f00 	teq	r0, #0
 80004c0:	bf04      	itt	eq
 80004c2:	2100      	moveq	r1, #0
 80004c4:	4770      	bxeq	lr
 80004c6:	b530      	push	{r4, r5, lr}
 80004c8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004cc:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004d0:	f04f 0500 	mov.w	r5, #0
 80004d4:	f04f 0100 	mov.w	r1, #0
 80004d8:	e750      	b.n	800037c <__adddf3+0x138>
 80004da:	bf00      	nop

080004dc <__aeabi_i2d>:
 80004dc:	f090 0f00 	teq	r0, #0
 80004e0:	bf04      	itt	eq
 80004e2:	2100      	moveq	r1, #0
 80004e4:	4770      	bxeq	lr
 80004e6:	b530      	push	{r4, r5, lr}
 80004e8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004ec:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004f0:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004f4:	bf48      	it	mi
 80004f6:	4240      	negmi	r0, r0
 80004f8:	f04f 0100 	mov.w	r1, #0
 80004fc:	e73e      	b.n	800037c <__adddf3+0x138>
 80004fe:	bf00      	nop

08000500 <__aeabi_f2d>:
 8000500:	0042      	lsls	r2, r0, #1
 8000502:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000506:	ea4f 0131 	mov.w	r1, r1, rrx
 800050a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800050e:	bf1f      	itttt	ne
 8000510:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000514:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000518:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 800051c:	4770      	bxne	lr
 800051e:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000522:	bf08      	it	eq
 8000524:	4770      	bxeq	lr
 8000526:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800052a:	bf04      	itt	eq
 800052c:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000530:	4770      	bxeq	lr
 8000532:	b530      	push	{r4, r5, lr}
 8000534:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000538:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800053c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000540:	e71c      	b.n	800037c <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_ul2d>:
 8000544:	ea50 0201 	orrs.w	r2, r0, r1
 8000548:	bf08      	it	eq
 800054a:	4770      	bxeq	lr
 800054c:	b530      	push	{r4, r5, lr}
 800054e:	f04f 0500 	mov.w	r5, #0
 8000552:	e00a      	b.n	800056a <__aeabi_l2d+0x16>

08000554 <__aeabi_l2d>:
 8000554:	ea50 0201 	orrs.w	r2, r0, r1
 8000558:	bf08      	it	eq
 800055a:	4770      	bxeq	lr
 800055c:	b530      	push	{r4, r5, lr}
 800055e:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000562:	d502      	bpl.n	800056a <__aeabi_l2d+0x16>
 8000564:	4240      	negs	r0, r0
 8000566:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800056a:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800056e:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000572:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000576:	f43f aed8 	beq.w	800032a <__adddf3+0xe6>
 800057a:	f04f 0203 	mov.w	r2, #3
 800057e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000582:	bf18      	it	ne
 8000584:	3203      	addne	r2, #3
 8000586:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800058a:	bf18      	it	ne
 800058c:	3203      	addne	r2, #3
 800058e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000592:	f1c2 0320 	rsb	r3, r2, #32
 8000596:	fa00 fc03 	lsl.w	ip, r0, r3
 800059a:	fa20 f002 	lsr.w	r0, r0, r2
 800059e:	fa01 fe03 	lsl.w	lr, r1, r3
 80005a2:	ea40 000e 	orr.w	r0, r0, lr
 80005a6:	fa21 f102 	lsr.w	r1, r1, r2
 80005aa:	4414      	add	r4, r2
 80005ac:	e6bd      	b.n	800032a <__adddf3+0xe6>
 80005ae:	bf00      	nop

080005b0 <__aeabi_dmul>:
 80005b0:	b570      	push	{r4, r5, r6, lr}
 80005b2:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005b6:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80005ba:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005be:	bf1d      	ittte	ne
 80005c0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005c4:	ea94 0f0c 	teqne	r4, ip
 80005c8:	ea95 0f0c 	teqne	r5, ip
 80005cc:	f000 f8de 	bleq	800078c <__aeabi_dmul+0x1dc>
 80005d0:	442c      	add	r4, r5
 80005d2:	ea81 0603 	eor.w	r6, r1, r3
 80005d6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005da:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005de:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005e2:	bf18      	it	ne
 80005e4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005ec:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005f0:	d038      	beq.n	8000664 <__aeabi_dmul+0xb4>
 80005f2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005f6:	f04f 0500 	mov.w	r5, #0
 80005fa:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005fe:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000602:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000606:	f04f 0600 	mov.w	r6, #0
 800060a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800060e:	f09c 0f00 	teq	ip, #0
 8000612:	bf18      	it	ne
 8000614:	f04e 0e01 	orrne.w	lr, lr, #1
 8000618:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 800061c:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000620:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000624:	d204      	bcs.n	8000630 <__aeabi_dmul+0x80>
 8000626:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800062a:	416d      	adcs	r5, r5
 800062c:	eb46 0606 	adc.w	r6, r6, r6
 8000630:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000634:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000638:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800063c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000640:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000644:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000648:	bf88      	it	hi
 800064a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800064e:	d81e      	bhi.n	800068e <__aeabi_dmul+0xde>
 8000650:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000654:	bf08      	it	eq
 8000656:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800065a:	f150 0000 	adcs.w	r0, r0, #0
 800065e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000668:	ea46 0101 	orr.w	r1, r6, r1
 800066c:	ea40 0002 	orr.w	r0, r0, r2
 8000670:	ea81 0103 	eor.w	r1, r1, r3
 8000674:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000678:	bfc2      	ittt	gt
 800067a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800067e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000682:	bd70      	popgt	{r4, r5, r6, pc}
 8000684:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000688:	f04f 0e00 	mov.w	lr, #0
 800068c:	3c01      	subs	r4, #1
 800068e:	f300 80ab 	bgt.w	80007e8 <__aeabi_dmul+0x238>
 8000692:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000696:	bfde      	ittt	le
 8000698:	2000      	movle	r0, #0
 800069a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800069e:	bd70      	pople	{r4, r5, r6, pc}
 80006a0:	f1c4 0400 	rsb	r4, r4, #0
 80006a4:	3c20      	subs	r4, #32
 80006a6:	da35      	bge.n	8000714 <__aeabi_dmul+0x164>
 80006a8:	340c      	adds	r4, #12
 80006aa:	dc1b      	bgt.n	80006e4 <__aeabi_dmul+0x134>
 80006ac:	f104 0414 	add.w	r4, r4, #20
 80006b0:	f1c4 0520 	rsb	r5, r4, #32
 80006b4:	fa00 f305 	lsl.w	r3, r0, r5
 80006b8:	fa20 f004 	lsr.w	r0, r0, r4
 80006bc:	fa01 f205 	lsl.w	r2, r1, r5
 80006c0:	ea40 0002 	orr.w	r0, r0, r2
 80006c4:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80006c8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006cc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006d0:	fa21 f604 	lsr.w	r6, r1, r4
 80006d4:	eb42 0106 	adc.w	r1, r2, r6
 80006d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006dc:	bf08      	it	eq
 80006de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f1c4 040c 	rsb	r4, r4, #12
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f304 	lsl.w	r3, r0, r4
 80006f0:	fa20 f005 	lsr.w	r0, r0, r5
 80006f4:	fa01 f204 	lsl.w	r2, r1, r4
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000700:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000704:	f141 0100 	adc.w	r1, r1, #0
 8000708:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800070c:	bf08      	it	eq
 800070e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000712:	bd70      	pop	{r4, r5, r6, pc}
 8000714:	f1c4 0520 	rsb	r5, r4, #32
 8000718:	fa00 f205 	lsl.w	r2, r0, r5
 800071c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000720:	fa20 f304 	lsr.w	r3, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea43 0302 	orr.w	r3, r3, r2
 800072c:	fa21 f004 	lsr.w	r0, r1, r4
 8000730:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000734:	fa21 f204 	lsr.w	r2, r1, r4
 8000738:	ea20 0002 	bic.w	r0, r0, r2
 800073c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f094 0f00 	teq	r4, #0
 8000750:	d10f      	bne.n	8000772 <__aeabi_dmul+0x1c2>
 8000752:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000756:	0040      	lsls	r0, r0, #1
 8000758:	eb41 0101 	adc.w	r1, r1, r1
 800075c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000760:	bf08      	it	eq
 8000762:	3c01      	subeq	r4, #1
 8000764:	d0f7      	beq.n	8000756 <__aeabi_dmul+0x1a6>
 8000766:	ea41 0106 	orr.w	r1, r1, r6
 800076a:	f095 0f00 	teq	r5, #0
 800076e:	bf18      	it	ne
 8000770:	4770      	bxne	lr
 8000772:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000776:	0052      	lsls	r2, r2, #1
 8000778:	eb43 0303 	adc.w	r3, r3, r3
 800077c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000780:	bf08      	it	eq
 8000782:	3d01      	subeq	r5, #1
 8000784:	d0f7      	beq.n	8000776 <__aeabi_dmul+0x1c6>
 8000786:	ea43 0306 	orr.w	r3, r3, r6
 800078a:	4770      	bx	lr
 800078c:	ea94 0f0c 	teq	r4, ip
 8000790:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000794:	bf18      	it	ne
 8000796:	ea95 0f0c 	teqne	r5, ip
 800079a:	d00c      	beq.n	80007b6 <__aeabi_dmul+0x206>
 800079c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007a0:	bf18      	it	ne
 80007a2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007a6:	d1d1      	bne.n	800074c <__aeabi_dmul+0x19c>
 80007a8:	ea81 0103 	eor.w	r1, r1, r3
 80007ac:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007b0:	f04f 0000 	mov.w	r0, #0
 80007b4:	bd70      	pop	{r4, r5, r6, pc}
 80007b6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007ba:	bf06      	itte	eq
 80007bc:	4610      	moveq	r0, r2
 80007be:	4619      	moveq	r1, r3
 80007c0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007c4:	d019      	beq.n	80007fa <__aeabi_dmul+0x24a>
 80007c6:	ea94 0f0c 	teq	r4, ip
 80007ca:	d102      	bne.n	80007d2 <__aeabi_dmul+0x222>
 80007cc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007d0:	d113      	bne.n	80007fa <__aeabi_dmul+0x24a>
 80007d2:	ea95 0f0c 	teq	r5, ip
 80007d6:	d105      	bne.n	80007e4 <__aeabi_dmul+0x234>
 80007d8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007dc:	bf1c      	itt	ne
 80007de:	4610      	movne	r0, r2
 80007e0:	4619      	movne	r1, r3
 80007e2:	d10a      	bne.n	80007fa <__aeabi_dmul+0x24a>
 80007e4:	ea81 0103 	eor.w	r1, r1, r3
 80007e8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007ec:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007f0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007f4:	f04f 0000 	mov.w	r0, #0
 80007f8:	bd70      	pop	{r4, r5, r6, pc}
 80007fa:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007fe:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000802:	bd70      	pop	{r4, r5, r6, pc}

08000804 <__aeabi_ddiv>:
 8000804:	b570      	push	{r4, r5, r6, lr}
 8000806:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800080a:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800080e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000812:	bf1d      	ittte	ne
 8000814:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000818:	ea94 0f0c 	teqne	r4, ip
 800081c:	ea95 0f0c 	teqne	r5, ip
 8000820:	f000 f8a7 	bleq	8000972 <__aeabi_ddiv+0x16e>
 8000824:	eba4 0405 	sub.w	r4, r4, r5
 8000828:	ea81 0e03 	eor.w	lr, r1, r3
 800082c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000830:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000834:	f000 8088 	beq.w	8000948 <__aeabi_ddiv+0x144>
 8000838:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800083c:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000840:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000844:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000848:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800084c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000850:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000854:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000858:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 800085c:	429d      	cmp	r5, r3
 800085e:	bf08      	it	eq
 8000860:	4296      	cmpeq	r6, r2
 8000862:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 8000866:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 800086a:	d202      	bcs.n	8000872 <__aeabi_ddiv+0x6e>
 800086c:	085b      	lsrs	r3, r3, #1
 800086e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000872:	1ab6      	subs	r6, r6, r2
 8000874:	eb65 0503 	sbc.w	r5, r5, r3
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000882:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000886:	ebb6 0e02 	subs.w	lr, r6, r2
 800088a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800088e:	bf22      	ittt	cs
 8000890:	1ab6      	subcs	r6, r6, r2
 8000892:	4675      	movcs	r5, lr
 8000894:	ea40 000c 	orrcs.w	r0, r0, ip
 8000898:	085b      	lsrs	r3, r3, #1
 800089a:	ea4f 0232 	mov.w	r2, r2, rrx
 800089e:	ebb6 0e02 	subs.w	lr, r6, r2
 80008a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008a6:	bf22      	ittt	cs
 80008a8:	1ab6      	subcs	r6, r6, r2
 80008aa:	4675      	movcs	r5, lr
 80008ac:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008be:	bf22      	ittt	cs
 80008c0:	1ab6      	subcs	r6, r6, r2
 80008c2:	4675      	movcs	r5, lr
 80008c4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008c8:	085b      	lsrs	r3, r3, #1
 80008ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008e0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008e4:	d018      	beq.n	8000918 <__aeabi_ddiv+0x114>
 80008e6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ea:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008ee:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008f2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008f6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008fa:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008fe:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000902:	d1c0      	bne.n	8000886 <__aeabi_ddiv+0x82>
 8000904:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000908:	d10b      	bne.n	8000922 <__aeabi_ddiv+0x11e>
 800090a:	ea41 0100 	orr.w	r1, r1, r0
 800090e:	f04f 0000 	mov.w	r0, #0
 8000912:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8000916:	e7b6      	b.n	8000886 <__aeabi_ddiv+0x82>
 8000918:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 800091c:	bf04      	itt	eq
 800091e:	4301      	orreq	r1, r0
 8000920:	2000      	moveq	r0, #0
 8000922:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000926:	bf88      	it	hi
 8000928:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800092c:	f63f aeaf 	bhi.w	800068e <__aeabi_dmul+0xde>
 8000930:	ebb5 0c03 	subs.w	ip, r5, r3
 8000934:	bf04      	itt	eq
 8000936:	ebb6 0c02 	subseq.w	ip, r6, r2
 800093a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800093e:	f150 0000 	adcs.w	r0, r0, #0
 8000942:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000946:	bd70      	pop	{r4, r5, r6, pc}
 8000948:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 800094c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000950:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000954:	bfc2      	ittt	gt
 8000956:	ebd4 050c 	rsbsgt	r5, r4, ip
 800095a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800095e:	bd70      	popgt	{r4, r5, r6, pc}
 8000960:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000964:	f04f 0e00 	mov.w	lr, #0
 8000968:	3c01      	subs	r4, #1
 800096a:	e690      	b.n	800068e <__aeabi_dmul+0xde>
 800096c:	ea45 0e06 	orr.w	lr, r5, r6
 8000970:	e68d      	b.n	800068e <__aeabi_dmul+0xde>
 8000972:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000976:	ea94 0f0c 	teq	r4, ip
 800097a:	bf08      	it	eq
 800097c:	ea95 0f0c 	teqeq	r5, ip
 8000980:	f43f af3b 	beq.w	80007fa <__aeabi_dmul+0x24a>
 8000984:	ea94 0f0c 	teq	r4, ip
 8000988:	d10a      	bne.n	80009a0 <__aeabi_ddiv+0x19c>
 800098a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800098e:	f47f af34 	bne.w	80007fa <__aeabi_dmul+0x24a>
 8000992:	ea95 0f0c 	teq	r5, ip
 8000996:	f47f af25 	bne.w	80007e4 <__aeabi_dmul+0x234>
 800099a:	4610      	mov	r0, r2
 800099c:	4619      	mov	r1, r3
 800099e:	e72c      	b.n	80007fa <__aeabi_dmul+0x24a>
 80009a0:	ea95 0f0c 	teq	r5, ip
 80009a4:	d106      	bne.n	80009b4 <__aeabi_ddiv+0x1b0>
 80009a6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009aa:	f43f aefd 	beq.w	80007a8 <__aeabi_dmul+0x1f8>
 80009ae:	4610      	mov	r0, r2
 80009b0:	4619      	mov	r1, r3
 80009b2:	e722      	b.n	80007fa <__aeabi_dmul+0x24a>
 80009b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009b8:	bf18      	it	ne
 80009ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009be:	f47f aec5 	bne.w	800074c <__aeabi_dmul+0x19c>
 80009c2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009c6:	f47f af0d 	bne.w	80007e4 <__aeabi_dmul+0x234>
 80009ca:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009ce:	f47f aeeb 	bne.w	80007a8 <__aeabi_dmul+0x1f8>
 80009d2:	e712      	b.n	80007fa <__aeabi_dmul+0x24a>

080009d4 <__gedf2>:
 80009d4:	f04f 3cff 	mov.w	ip, #4294967295
 80009d8:	e006      	b.n	80009e8 <__cmpdf2+0x4>
 80009da:	bf00      	nop

080009dc <__ledf2>:
 80009dc:	f04f 0c01 	mov.w	ip, #1
 80009e0:	e002      	b.n	80009e8 <__cmpdf2+0x4>
 80009e2:	bf00      	nop

080009e4 <__cmpdf2>:
 80009e4:	f04f 0c01 	mov.w	ip, #1
 80009e8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009ec:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009f0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009f8:	bf18      	it	ne
 80009fa:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009fe:	d01b      	beq.n	8000a38 <__cmpdf2+0x54>
 8000a00:	b001      	add	sp, #4
 8000a02:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a06:	bf0c      	ite	eq
 8000a08:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a0c:	ea91 0f03 	teqne	r1, r3
 8000a10:	bf02      	ittt	eq
 8000a12:	ea90 0f02 	teqeq	r0, r2
 8000a16:	2000      	moveq	r0, #0
 8000a18:	4770      	bxeq	lr
 8000a1a:	f110 0f00 	cmn.w	r0, #0
 8000a1e:	ea91 0f03 	teq	r1, r3
 8000a22:	bf58      	it	pl
 8000a24:	4299      	cmppl	r1, r3
 8000a26:	bf08      	it	eq
 8000a28:	4290      	cmpeq	r0, r2
 8000a2a:	bf2c      	ite	cs
 8000a2c:	17d8      	asrcs	r0, r3, #31
 8000a2e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a32:	f040 0001 	orr.w	r0, r0, #1
 8000a36:	4770      	bx	lr
 8000a38:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a3c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a40:	d102      	bne.n	8000a48 <__cmpdf2+0x64>
 8000a42:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a46:	d107      	bne.n	8000a58 <__cmpdf2+0x74>
 8000a48:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a4c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a50:	d1d6      	bne.n	8000a00 <__cmpdf2+0x1c>
 8000a52:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a56:	d0d3      	beq.n	8000a00 <__cmpdf2+0x1c>
 8000a58:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a5c:	4770      	bx	lr
 8000a5e:	bf00      	nop

08000a60 <__aeabi_cdrcmple>:
 8000a60:	4684      	mov	ip, r0
 8000a62:	4610      	mov	r0, r2
 8000a64:	4662      	mov	r2, ip
 8000a66:	468c      	mov	ip, r1
 8000a68:	4619      	mov	r1, r3
 8000a6a:	4663      	mov	r3, ip
 8000a6c:	e000      	b.n	8000a70 <__aeabi_cdcmpeq>
 8000a6e:	bf00      	nop

08000a70 <__aeabi_cdcmpeq>:
 8000a70:	b501      	push	{r0, lr}
 8000a72:	f7ff ffb7 	bl	80009e4 <__cmpdf2>
 8000a76:	2800      	cmp	r0, #0
 8000a78:	bf48      	it	mi
 8000a7a:	f110 0f00 	cmnmi.w	r0, #0
 8000a7e:	bd01      	pop	{r0, pc}

08000a80 <__aeabi_dcmpeq>:
 8000a80:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a84:	f7ff fff4 	bl	8000a70 <__aeabi_cdcmpeq>
 8000a88:	bf0c      	ite	eq
 8000a8a:	2001      	moveq	r0, #1
 8000a8c:	2000      	movne	r0, #0
 8000a8e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a92:	bf00      	nop

08000a94 <__aeabi_dcmplt>:
 8000a94:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a98:	f7ff ffea 	bl	8000a70 <__aeabi_cdcmpeq>
 8000a9c:	bf34      	ite	cc
 8000a9e:	2001      	movcc	r0, #1
 8000aa0:	2000      	movcs	r0, #0
 8000aa2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_dcmple>:
 8000aa8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aac:	f7ff ffe0 	bl	8000a70 <__aeabi_cdcmpeq>
 8000ab0:	bf94      	ite	ls
 8000ab2:	2001      	movls	r0, #1
 8000ab4:	2000      	movhi	r0, #0
 8000ab6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aba:	bf00      	nop

08000abc <__aeabi_dcmpge>:
 8000abc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac0:	f7ff ffce 	bl	8000a60 <__aeabi_cdrcmple>
 8000ac4:	bf94      	ite	ls
 8000ac6:	2001      	movls	r0, #1
 8000ac8:	2000      	movhi	r0, #0
 8000aca:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ace:	bf00      	nop

08000ad0 <__aeabi_dcmpgt>:
 8000ad0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad4:	f7ff ffc4 	bl	8000a60 <__aeabi_cdrcmple>
 8000ad8:	bf34      	ite	cc
 8000ada:	2001      	movcc	r0, #1
 8000adc:	2000      	movcs	r0, #0
 8000ade:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ae2:	bf00      	nop

08000ae4 <__aeabi_dcmpun>:
 8000ae4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aec:	d102      	bne.n	8000af4 <__aeabi_dcmpun+0x10>
 8000aee:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000af2:	d10a      	bne.n	8000b0a <__aeabi_dcmpun+0x26>
 8000af4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000afc:	d102      	bne.n	8000b04 <__aeabi_dcmpun+0x20>
 8000afe:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b02:	d102      	bne.n	8000b0a <__aeabi_dcmpun+0x26>
 8000b04:	f04f 0000 	mov.w	r0, #0
 8000b08:	4770      	bx	lr
 8000b0a:	f04f 0001 	mov.w	r0, #1
 8000b0e:	4770      	bx	lr

08000b10 <__aeabi_d2iz>:
 8000b10:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b14:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b18:	d215      	bcs.n	8000b46 <__aeabi_d2iz+0x36>
 8000b1a:	d511      	bpl.n	8000b40 <__aeabi_d2iz+0x30>
 8000b1c:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b20:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b24:	d912      	bls.n	8000b4c <__aeabi_d2iz+0x3c>
 8000b26:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b2e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b32:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b36:	fa23 f002 	lsr.w	r0, r3, r2
 8000b3a:	bf18      	it	ne
 8000b3c:	4240      	negne	r0, r0
 8000b3e:	4770      	bx	lr
 8000b40:	f04f 0000 	mov.w	r0, #0
 8000b44:	4770      	bx	lr
 8000b46:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b4a:	d105      	bne.n	8000b58 <__aeabi_d2iz+0x48>
 8000b4c:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b50:	bf08      	it	eq
 8000b52:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b56:	4770      	bx	lr
 8000b58:	f04f 0000 	mov.w	r0, #0
 8000b5c:	4770      	bx	lr
 8000b5e:	bf00      	nop

08000b60 <__aeabi_d2uiz>:
 8000b60:	004a      	lsls	r2, r1, #1
 8000b62:	d211      	bcs.n	8000b88 <__aeabi_d2uiz+0x28>
 8000b64:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b68:	d211      	bcs.n	8000b8e <__aeabi_d2uiz+0x2e>
 8000b6a:	d50d      	bpl.n	8000b88 <__aeabi_d2uiz+0x28>
 8000b6c:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b70:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b74:	d40e      	bmi.n	8000b94 <__aeabi_d2uiz+0x34>
 8000b76:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b7a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b7e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b82:	fa23 f002 	lsr.w	r0, r3, r2
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d102      	bne.n	8000b9a <__aeabi_d2uiz+0x3a>
 8000b94:	f04f 30ff 	mov.w	r0, #4294967295
 8000b98:	4770      	bx	lr
 8000b9a:	f04f 0000 	mov.w	r0, #0
 8000b9e:	4770      	bx	lr

08000ba0 <__aeabi_d2f>:
 8000ba0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ba4:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000ba8:	bf24      	itt	cs
 8000baa:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bae:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bb2:	d90d      	bls.n	8000bd0 <__aeabi_d2f+0x30>
 8000bb4:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bb8:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bbc:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc0:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bc4:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bc8:	bf08      	it	eq
 8000bca:	f020 0001 	biceq.w	r0, r0, #1
 8000bce:	4770      	bx	lr
 8000bd0:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000bd4:	d121      	bne.n	8000c1a <__aeabi_d2f+0x7a>
 8000bd6:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000bda:	bfbc      	itt	lt
 8000bdc:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000be0:	4770      	bxlt	lr
 8000be2:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000be6:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bea:	f1c2 0218 	rsb	r2, r2, #24
 8000bee:	f1c2 0c20 	rsb	ip, r2, #32
 8000bf2:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bf6:	fa20 f002 	lsr.w	r0, r0, r2
 8000bfa:	bf18      	it	ne
 8000bfc:	f040 0001 	orrne.w	r0, r0, #1
 8000c00:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c04:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c08:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c0c:	ea40 000c 	orr.w	r0, r0, ip
 8000c10:	fa23 f302 	lsr.w	r3, r3, r2
 8000c14:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c18:	e7cc      	b.n	8000bb4 <__aeabi_d2f+0x14>
 8000c1a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c1e:	d107      	bne.n	8000c30 <__aeabi_d2f+0x90>
 8000c20:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c24:	bf1e      	ittt	ne
 8000c26:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c2a:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c2e:	4770      	bxne	lr
 8000c30:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c34:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c38:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c3c:	4770      	bx	lr
 8000c3e:	bf00      	nop

08000c40 <__aeabi_frsub>:
 8000c40:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000c44:	e002      	b.n	8000c4c <__addsf3>
 8000c46:	bf00      	nop

08000c48 <__aeabi_fsub>:
 8000c48:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000c4c <__addsf3>:
 8000c4c:	0042      	lsls	r2, r0, #1
 8000c4e:	bf1f      	itttt	ne
 8000c50:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000c54:	ea92 0f03 	teqne	r2, r3
 8000c58:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000c5c:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c60:	d06a      	beq.n	8000d38 <__addsf3+0xec>
 8000c62:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000c66:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000c6a:	bfc1      	itttt	gt
 8000c6c:	18d2      	addgt	r2, r2, r3
 8000c6e:	4041      	eorgt	r1, r0
 8000c70:	4048      	eorgt	r0, r1
 8000c72:	4041      	eorgt	r1, r0
 8000c74:	bfb8      	it	lt
 8000c76:	425b      	neglt	r3, r3
 8000c78:	2b19      	cmp	r3, #25
 8000c7a:	bf88      	it	hi
 8000c7c:	4770      	bxhi	lr
 8000c7e:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000c82:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c86:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000c8a:	bf18      	it	ne
 8000c8c:	4240      	negne	r0, r0
 8000c8e:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000c92:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000c96:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000c9a:	bf18      	it	ne
 8000c9c:	4249      	negne	r1, r1
 8000c9e:	ea92 0f03 	teq	r2, r3
 8000ca2:	d03f      	beq.n	8000d24 <__addsf3+0xd8>
 8000ca4:	f1a2 0201 	sub.w	r2, r2, #1
 8000ca8:	fa41 fc03 	asr.w	ip, r1, r3
 8000cac:	eb10 000c 	adds.w	r0, r0, ip
 8000cb0:	f1c3 0320 	rsb	r3, r3, #32
 8000cb4:	fa01 f103 	lsl.w	r1, r1, r3
 8000cb8:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000cbc:	d502      	bpl.n	8000cc4 <__addsf3+0x78>
 8000cbe:	4249      	negs	r1, r1
 8000cc0:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000cc4:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000cc8:	d313      	bcc.n	8000cf2 <__addsf3+0xa6>
 8000cca:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000cce:	d306      	bcc.n	8000cde <__addsf3+0x92>
 8000cd0:	0840      	lsrs	r0, r0, #1
 8000cd2:	ea4f 0131 	mov.w	r1, r1, rrx
 8000cd6:	f102 0201 	add.w	r2, r2, #1
 8000cda:	2afe      	cmp	r2, #254	@ 0xfe
 8000cdc:	d251      	bcs.n	8000d82 <__addsf3+0x136>
 8000cde:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000ce2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000ce6:	bf08      	it	eq
 8000ce8:	f020 0001 	biceq.w	r0, r0, #1
 8000cec:	ea40 0003 	orr.w	r0, r0, r3
 8000cf0:	4770      	bx	lr
 8000cf2:	0049      	lsls	r1, r1, #1
 8000cf4:	eb40 0000 	adc.w	r0, r0, r0
 8000cf8:	3a01      	subs	r2, #1
 8000cfa:	bf28      	it	cs
 8000cfc:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000d00:	d2ed      	bcs.n	8000cde <__addsf3+0x92>
 8000d02:	fab0 fc80 	clz	ip, r0
 8000d06:	f1ac 0c08 	sub.w	ip, ip, #8
 8000d0a:	ebb2 020c 	subs.w	r2, r2, ip
 8000d0e:	fa00 f00c 	lsl.w	r0, r0, ip
 8000d12:	bfaa      	itet	ge
 8000d14:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000d18:	4252      	neglt	r2, r2
 8000d1a:	4318      	orrge	r0, r3
 8000d1c:	bfbc      	itt	lt
 8000d1e:	40d0      	lsrlt	r0, r2
 8000d20:	4318      	orrlt	r0, r3
 8000d22:	4770      	bx	lr
 8000d24:	f092 0f00 	teq	r2, #0
 8000d28:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000d2c:	bf06      	itte	eq
 8000d2e:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000d32:	3201      	addeq	r2, #1
 8000d34:	3b01      	subne	r3, #1
 8000d36:	e7b5      	b.n	8000ca4 <__addsf3+0x58>
 8000d38:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000d3c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000d40:	bf18      	it	ne
 8000d42:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000d46:	d021      	beq.n	8000d8c <__addsf3+0x140>
 8000d48:	ea92 0f03 	teq	r2, r3
 8000d4c:	d004      	beq.n	8000d58 <__addsf3+0x10c>
 8000d4e:	f092 0f00 	teq	r2, #0
 8000d52:	bf08      	it	eq
 8000d54:	4608      	moveq	r0, r1
 8000d56:	4770      	bx	lr
 8000d58:	ea90 0f01 	teq	r0, r1
 8000d5c:	bf1c      	itt	ne
 8000d5e:	2000      	movne	r0, #0
 8000d60:	4770      	bxne	lr
 8000d62:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000d66:	d104      	bne.n	8000d72 <__addsf3+0x126>
 8000d68:	0040      	lsls	r0, r0, #1
 8000d6a:	bf28      	it	cs
 8000d6c:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000d70:	4770      	bx	lr
 8000d72:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000d76:	bf3c      	itt	cc
 8000d78:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000d7c:	4770      	bxcc	lr
 8000d7e:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000d82:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000d86:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000d8a:	4770      	bx	lr
 8000d8c:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000d90:	bf16      	itet	ne
 8000d92:	4608      	movne	r0, r1
 8000d94:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000d98:	4601      	movne	r1, r0
 8000d9a:	0242      	lsls	r2, r0, #9
 8000d9c:	bf06      	itte	eq
 8000d9e:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000da2:	ea90 0f01 	teqeq	r0, r1
 8000da6:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000daa:	4770      	bx	lr

08000dac <__aeabi_ui2f>:
 8000dac:	f04f 0300 	mov.w	r3, #0
 8000db0:	e004      	b.n	8000dbc <__aeabi_i2f+0x8>
 8000db2:	bf00      	nop

08000db4 <__aeabi_i2f>:
 8000db4:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000db8:	bf48      	it	mi
 8000dba:	4240      	negmi	r0, r0
 8000dbc:	ea5f 0c00 	movs.w	ip, r0
 8000dc0:	bf08      	it	eq
 8000dc2:	4770      	bxeq	lr
 8000dc4:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000dc8:	4601      	mov	r1, r0
 8000dca:	f04f 0000 	mov.w	r0, #0
 8000dce:	e01c      	b.n	8000e0a <__aeabi_l2f+0x2a>

08000dd0 <__aeabi_ul2f>:
 8000dd0:	ea50 0201 	orrs.w	r2, r0, r1
 8000dd4:	bf08      	it	eq
 8000dd6:	4770      	bxeq	lr
 8000dd8:	f04f 0300 	mov.w	r3, #0
 8000ddc:	e00a      	b.n	8000df4 <__aeabi_l2f+0x14>
 8000dde:	bf00      	nop

08000de0 <__aeabi_l2f>:
 8000de0:	ea50 0201 	orrs.w	r2, r0, r1
 8000de4:	bf08      	it	eq
 8000de6:	4770      	bxeq	lr
 8000de8:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000dec:	d502      	bpl.n	8000df4 <__aeabi_l2f+0x14>
 8000dee:	4240      	negs	r0, r0
 8000df0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000df4:	ea5f 0c01 	movs.w	ip, r1
 8000df8:	bf02      	ittt	eq
 8000dfa:	4684      	moveq	ip, r0
 8000dfc:	4601      	moveq	r1, r0
 8000dfe:	2000      	moveq	r0, #0
 8000e00:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000e04:	bf08      	it	eq
 8000e06:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000e0a:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000e0e:	fabc f28c 	clz	r2, ip
 8000e12:	3a08      	subs	r2, #8
 8000e14:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000e18:	db10      	blt.n	8000e3c <__aeabi_l2f+0x5c>
 8000e1a:	fa01 fc02 	lsl.w	ip, r1, r2
 8000e1e:	4463      	add	r3, ip
 8000e20:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e24:	f1c2 0220 	rsb	r2, r2, #32
 8000e28:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000e2c:	fa20 f202 	lsr.w	r2, r0, r2
 8000e30:	eb43 0002 	adc.w	r0, r3, r2
 8000e34:	bf08      	it	eq
 8000e36:	f020 0001 	biceq.w	r0, r0, #1
 8000e3a:	4770      	bx	lr
 8000e3c:	f102 0220 	add.w	r2, r2, #32
 8000e40:	fa01 fc02 	lsl.w	ip, r1, r2
 8000e44:	f1c2 0220 	rsb	r2, r2, #32
 8000e48:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000e4c:	fa21 f202 	lsr.w	r2, r1, r2
 8000e50:	eb43 0002 	adc.w	r0, r3, r2
 8000e54:	bf08      	it	eq
 8000e56:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e5a:	4770      	bx	lr

08000e5c <__aeabi_fmul>:
 8000e5c:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000e60:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e64:	bf1e      	ittt	ne
 8000e66:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e6a:	ea92 0f0c 	teqne	r2, ip
 8000e6e:	ea93 0f0c 	teqne	r3, ip
 8000e72:	d06f      	beq.n	8000f54 <__aeabi_fmul+0xf8>
 8000e74:	441a      	add	r2, r3
 8000e76:	ea80 0c01 	eor.w	ip, r0, r1
 8000e7a:	0240      	lsls	r0, r0, #9
 8000e7c:	bf18      	it	ne
 8000e7e:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000e82:	d01e      	beq.n	8000ec2 <__aeabi_fmul+0x66>
 8000e84:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000e88:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000e8c:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000e90:	fba0 3101 	umull	r3, r1, r0, r1
 8000e94:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000e98:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000e9c:	bf3e      	ittt	cc
 8000e9e:	0049      	lslcc	r1, r1, #1
 8000ea0:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000ea4:	005b      	lslcc	r3, r3, #1
 8000ea6:	ea40 0001 	orr.w	r0, r0, r1
 8000eaa:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000eae:	2afd      	cmp	r2, #253	@ 0xfd
 8000eb0:	d81d      	bhi.n	8000eee <__aeabi_fmul+0x92>
 8000eb2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000eb6:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000eba:	bf08      	it	eq
 8000ebc:	f020 0001 	biceq.w	r0, r0, #1
 8000ec0:	4770      	bx	lr
 8000ec2:	f090 0f00 	teq	r0, #0
 8000ec6:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000eca:	bf08      	it	eq
 8000ecc:	0249      	lsleq	r1, r1, #9
 8000ece:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000ed2:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000ed6:	3a7f      	subs	r2, #127	@ 0x7f
 8000ed8:	bfc2      	ittt	gt
 8000eda:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000ede:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000ee2:	4770      	bxgt	lr
 8000ee4:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ee8:	f04f 0300 	mov.w	r3, #0
 8000eec:	3a01      	subs	r2, #1
 8000eee:	dc5d      	bgt.n	8000fac <__aeabi_fmul+0x150>
 8000ef0:	f112 0f19 	cmn.w	r2, #25
 8000ef4:	bfdc      	itt	le
 8000ef6:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000efa:	4770      	bxle	lr
 8000efc:	f1c2 0200 	rsb	r2, r2, #0
 8000f00:	0041      	lsls	r1, r0, #1
 8000f02:	fa21 f102 	lsr.w	r1, r1, r2
 8000f06:	f1c2 0220 	rsb	r2, r2, #32
 8000f0a:	fa00 fc02 	lsl.w	ip, r0, r2
 8000f0e:	ea5f 0031 	movs.w	r0, r1, rrx
 8000f12:	f140 0000 	adc.w	r0, r0, #0
 8000f16:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000f1a:	bf08      	it	eq
 8000f1c:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000f20:	4770      	bx	lr
 8000f22:	f092 0f00 	teq	r2, #0
 8000f26:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000f2a:	bf02      	ittt	eq
 8000f2c:	0040      	lsleq	r0, r0, #1
 8000f2e:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000f32:	3a01      	subeq	r2, #1
 8000f34:	d0f9      	beq.n	8000f2a <__aeabi_fmul+0xce>
 8000f36:	ea40 000c 	orr.w	r0, r0, ip
 8000f3a:	f093 0f00 	teq	r3, #0
 8000f3e:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000f42:	bf02      	ittt	eq
 8000f44:	0049      	lsleq	r1, r1, #1
 8000f46:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000f4a:	3b01      	subeq	r3, #1
 8000f4c:	d0f9      	beq.n	8000f42 <__aeabi_fmul+0xe6>
 8000f4e:	ea41 010c 	orr.w	r1, r1, ip
 8000f52:	e78f      	b.n	8000e74 <__aeabi_fmul+0x18>
 8000f54:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f58:	ea92 0f0c 	teq	r2, ip
 8000f5c:	bf18      	it	ne
 8000f5e:	ea93 0f0c 	teqne	r3, ip
 8000f62:	d00a      	beq.n	8000f7a <__aeabi_fmul+0x11e>
 8000f64:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000f68:	bf18      	it	ne
 8000f6a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000f6e:	d1d8      	bne.n	8000f22 <__aeabi_fmul+0xc6>
 8000f70:	ea80 0001 	eor.w	r0, r0, r1
 8000f74:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000f78:	4770      	bx	lr
 8000f7a:	f090 0f00 	teq	r0, #0
 8000f7e:	bf17      	itett	ne
 8000f80:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000f84:	4608      	moveq	r0, r1
 8000f86:	f091 0f00 	teqne	r1, #0
 8000f8a:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000f8e:	d014      	beq.n	8000fba <__aeabi_fmul+0x15e>
 8000f90:	ea92 0f0c 	teq	r2, ip
 8000f94:	d101      	bne.n	8000f9a <__aeabi_fmul+0x13e>
 8000f96:	0242      	lsls	r2, r0, #9
 8000f98:	d10f      	bne.n	8000fba <__aeabi_fmul+0x15e>
 8000f9a:	ea93 0f0c 	teq	r3, ip
 8000f9e:	d103      	bne.n	8000fa8 <__aeabi_fmul+0x14c>
 8000fa0:	024b      	lsls	r3, r1, #9
 8000fa2:	bf18      	it	ne
 8000fa4:	4608      	movne	r0, r1
 8000fa6:	d108      	bne.n	8000fba <__aeabi_fmul+0x15e>
 8000fa8:	ea80 0001 	eor.w	r0, r0, r1
 8000fac:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000fb0:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000fb4:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000fb8:	4770      	bx	lr
 8000fba:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000fbe:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000fc2:	4770      	bx	lr

08000fc4 <__aeabi_fdiv>:
 8000fc4:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000fc8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000fcc:	bf1e      	ittt	ne
 8000fce:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000fd2:	ea92 0f0c 	teqne	r2, ip
 8000fd6:	ea93 0f0c 	teqne	r3, ip
 8000fda:	d069      	beq.n	80010b0 <__aeabi_fdiv+0xec>
 8000fdc:	eba2 0203 	sub.w	r2, r2, r3
 8000fe0:	ea80 0c01 	eor.w	ip, r0, r1
 8000fe4:	0249      	lsls	r1, r1, #9
 8000fe6:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000fea:	d037      	beq.n	800105c <__aeabi_fdiv+0x98>
 8000fec:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000ff0:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000ff4:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000ff8:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000ffc:	428b      	cmp	r3, r1
 8000ffe:	bf38      	it	cc
 8001000:	005b      	lslcc	r3, r3, #1
 8001002:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8001006:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 800100a:	428b      	cmp	r3, r1
 800100c:	bf24      	itt	cs
 800100e:	1a5b      	subcs	r3, r3, r1
 8001010:	ea40 000c 	orrcs.w	r0, r0, ip
 8001014:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8001018:	bf24      	itt	cs
 800101a:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 800101e:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8001022:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8001026:	bf24      	itt	cs
 8001028:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 800102c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8001030:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8001034:	bf24      	itt	cs
 8001036:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 800103a:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800103e:	011b      	lsls	r3, r3, #4
 8001040:	bf18      	it	ne
 8001042:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8001046:	d1e0      	bne.n	800100a <__aeabi_fdiv+0x46>
 8001048:	2afd      	cmp	r2, #253	@ 0xfd
 800104a:	f63f af50 	bhi.w	8000eee <__aeabi_fmul+0x92>
 800104e:	428b      	cmp	r3, r1
 8001050:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8001054:	bf08      	it	eq
 8001056:	f020 0001 	biceq.w	r0, r0, #1
 800105a:	4770      	bx	lr
 800105c:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8001060:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8001064:	327f      	adds	r2, #127	@ 0x7f
 8001066:	bfc2      	ittt	gt
 8001068:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 800106c:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8001070:	4770      	bxgt	lr
 8001072:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8001076:	f04f 0300 	mov.w	r3, #0
 800107a:	3a01      	subs	r2, #1
 800107c:	e737      	b.n	8000eee <__aeabi_fmul+0x92>
 800107e:	f092 0f00 	teq	r2, #0
 8001082:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8001086:	bf02      	ittt	eq
 8001088:	0040      	lsleq	r0, r0, #1
 800108a:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 800108e:	3a01      	subeq	r2, #1
 8001090:	d0f9      	beq.n	8001086 <__aeabi_fdiv+0xc2>
 8001092:	ea40 000c 	orr.w	r0, r0, ip
 8001096:	f093 0f00 	teq	r3, #0
 800109a:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 800109e:	bf02      	ittt	eq
 80010a0:	0049      	lsleq	r1, r1, #1
 80010a2:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 80010a6:	3b01      	subeq	r3, #1
 80010a8:	d0f9      	beq.n	800109e <__aeabi_fdiv+0xda>
 80010aa:	ea41 010c 	orr.w	r1, r1, ip
 80010ae:	e795      	b.n	8000fdc <__aeabi_fdiv+0x18>
 80010b0:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80010b4:	ea92 0f0c 	teq	r2, ip
 80010b8:	d108      	bne.n	80010cc <__aeabi_fdiv+0x108>
 80010ba:	0242      	lsls	r2, r0, #9
 80010bc:	f47f af7d 	bne.w	8000fba <__aeabi_fmul+0x15e>
 80010c0:	ea93 0f0c 	teq	r3, ip
 80010c4:	f47f af70 	bne.w	8000fa8 <__aeabi_fmul+0x14c>
 80010c8:	4608      	mov	r0, r1
 80010ca:	e776      	b.n	8000fba <__aeabi_fmul+0x15e>
 80010cc:	ea93 0f0c 	teq	r3, ip
 80010d0:	d104      	bne.n	80010dc <__aeabi_fdiv+0x118>
 80010d2:	024b      	lsls	r3, r1, #9
 80010d4:	f43f af4c 	beq.w	8000f70 <__aeabi_fmul+0x114>
 80010d8:	4608      	mov	r0, r1
 80010da:	e76e      	b.n	8000fba <__aeabi_fmul+0x15e>
 80010dc:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 80010e0:	bf18      	it	ne
 80010e2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 80010e6:	d1ca      	bne.n	800107e <__aeabi_fdiv+0xba>
 80010e8:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 80010ec:	f47f af5c 	bne.w	8000fa8 <__aeabi_fmul+0x14c>
 80010f0:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 80010f4:	f47f af3c 	bne.w	8000f70 <__aeabi_fmul+0x114>
 80010f8:	e75f      	b.n	8000fba <__aeabi_fmul+0x15e>
 80010fa:	bf00      	nop

080010fc <__aeabi_f2uiz>:
 80010fc:	0042      	lsls	r2, r0, #1
 80010fe:	d20e      	bcs.n	800111e <__aeabi_f2uiz+0x22>
 8001100:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8001104:	d30b      	bcc.n	800111e <__aeabi_f2uiz+0x22>
 8001106:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 800110a:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800110e:	d409      	bmi.n	8001124 <__aeabi_f2uiz+0x28>
 8001110:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001114:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8001118:	fa23 f002 	lsr.w	r0, r3, r2
 800111c:	4770      	bx	lr
 800111e:	f04f 0000 	mov.w	r0, #0
 8001122:	4770      	bx	lr
 8001124:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8001128:	d101      	bne.n	800112e <__aeabi_f2uiz+0x32>
 800112a:	0242      	lsls	r2, r0, #9
 800112c:	d102      	bne.n	8001134 <__aeabi_f2uiz+0x38>
 800112e:	f04f 30ff 	mov.w	r0, #4294967295
 8001132:	4770      	bx	lr
 8001134:	f04f 0000 	mov.w	r0, #0
 8001138:	4770      	bx	lr
 800113a:	bf00      	nop

0800113c <__aeabi_d2lz>:
 800113c:	b538      	push	{r3, r4, r5, lr}
 800113e:	2200      	movs	r2, #0
 8001140:	2300      	movs	r3, #0
 8001142:	4604      	mov	r4, r0
 8001144:	460d      	mov	r5, r1
 8001146:	f7ff fca5 	bl	8000a94 <__aeabi_dcmplt>
 800114a:	b928      	cbnz	r0, 8001158 <__aeabi_d2lz+0x1c>
 800114c:	4620      	mov	r0, r4
 800114e:	4629      	mov	r1, r5
 8001150:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001154:	f000 b80a 	b.w	800116c <__aeabi_d2ulz>
 8001158:	4620      	mov	r0, r4
 800115a:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 800115e:	f000 f805 	bl	800116c <__aeabi_d2ulz>
 8001162:	4240      	negs	r0, r0
 8001164:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8001168:	bd38      	pop	{r3, r4, r5, pc}
 800116a:	bf00      	nop

0800116c <__aeabi_d2ulz>:
 800116c:	b5d0      	push	{r4, r6, r7, lr}
 800116e:	2200      	movs	r2, #0
 8001170:	4b0b      	ldr	r3, [pc, #44]	@ (80011a0 <__aeabi_d2ulz+0x34>)
 8001172:	4606      	mov	r6, r0
 8001174:	460f      	mov	r7, r1
 8001176:	f7ff fa1b 	bl	80005b0 <__aeabi_dmul>
 800117a:	f7ff fcf1 	bl	8000b60 <__aeabi_d2uiz>
 800117e:	4604      	mov	r4, r0
 8001180:	f7ff f99c 	bl	80004bc <__aeabi_ui2d>
 8001184:	2200      	movs	r2, #0
 8001186:	4b07      	ldr	r3, [pc, #28]	@ (80011a4 <__aeabi_d2ulz+0x38>)
 8001188:	f7ff fa12 	bl	80005b0 <__aeabi_dmul>
 800118c:	4602      	mov	r2, r0
 800118e:	460b      	mov	r3, r1
 8001190:	4630      	mov	r0, r6
 8001192:	4639      	mov	r1, r7
 8001194:	f7ff f854 	bl	8000240 <__aeabi_dsub>
 8001198:	f7ff fce2 	bl	8000b60 <__aeabi_d2uiz>
 800119c:	4621      	mov	r1, r4
 800119e:	bdd0      	pop	{r4, r6, r7, pc}
 80011a0:	3df00000 	.word	0x3df00000
 80011a4:	41f00000 	.word	0x41f00000

080011a8 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80011a8:	b580      	push	{r7, lr}
 80011aa:	b084      	sub	sp, #16
 80011ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80011ae:	1d3b      	adds	r3, r7, #4
 80011b0:	2200      	movs	r2, #0
 80011b2:	601a      	str	r2, [r3, #0]
 80011b4:	605a      	str	r2, [r3, #4]
 80011b6:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80011b8:	4b35      	ldr	r3, [pc, #212]	@ (8001290 <MX_ADC1_Init+0xe8>)
 80011ba:	4a36      	ldr	r2, [pc, #216]	@ (8001294 <MX_ADC1_Init+0xec>)
 80011bc:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80011be:	4b34      	ldr	r3, [pc, #208]	@ (8001290 <MX_ADC1_Init+0xe8>)
 80011c0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80011c4:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80011c6:	4b32      	ldr	r3, [pc, #200]	@ (8001290 <MX_ADC1_Init+0xe8>)
 80011c8:	2201      	movs	r2, #1
 80011ca:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80011cc:	4b30      	ldr	r3, [pc, #192]	@ (8001290 <MX_ADC1_Init+0xe8>)
 80011ce:	2200      	movs	r2, #0
 80011d0:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80011d2:	4b2f      	ldr	r3, [pc, #188]	@ (8001290 <MX_ADC1_Init+0xe8>)
 80011d4:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 80011d8:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80011da:	4b2d      	ldr	r3, [pc, #180]	@ (8001290 <MX_ADC1_Init+0xe8>)
 80011dc:	2200      	movs	r2, #0
 80011de:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 5;
 80011e0:	4b2b      	ldr	r3, [pc, #172]	@ (8001290 <MX_ADC1_Init+0xe8>)
 80011e2:	2205      	movs	r2, #5
 80011e4:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80011e6:	482a      	ldr	r0, [pc, #168]	@ (8001290 <MX_ADC1_Init+0xe8>)
 80011e8:	f000 ff0c 	bl	8002004 <HAL_ADC_Init>
 80011ec:	4603      	mov	r3, r0
 80011ee:	2b00      	cmp	r3, #0
 80011f0:	d001      	beq.n	80011f6 <MX_ADC1_Init+0x4e>
  {
    Error_Handler();
 80011f2:	f000 fb16 	bl	8001822 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80011f6:	2301      	movs	r3, #1
 80011f8:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80011fa:	2301      	movs	r3, #1
 80011fc:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 80011fe:	2307      	movs	r3, #7
 8001200:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001202:	1d3b      	adds	r3, r7, #4
 8001204:	4619      	mov	r1, r3
 8001206:	4822      	ldr	r0, [pc, #136]	@ (8001290 <MX_ADC1_Init+0xe8>)
 8001208:	f001 f8e0 	bl	80023cc <HAL_ADC_ConfigChannel>
 800120c:	4603      	mov	r3, r0
 800120e:	2b00      	cmp	r3, #0
 8001210:	d001      	beq.n	8001216 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8001212:	f000 fb06 	bl	8001822 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8001216:	2302      	movs	r3, #2
 8001218:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 800121a:	2302      	movs	r3, #2
 800121c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800121e:	1d3b      	adds	r3, r7, #4
 8001220:	4619      	mov	r1, r3
 8001222:	481b      	ldr	r0, [pc, #108]	@ (8001290 <MX_ADC1_Init+0xe8>)
 8001224:	f001 f8d2 	bl	80023cc <HAL_ADC_ConfigChannel>
 8001228:	4603      	mov	r3, r0
 800122a:	2b00      	cmp	r3, #0
 800122c:	d001      	beq.n	8001232 <MX_ADC1_Init+0x8a>
  {
    Error_Handler();
 800122e:	f000 faf8 	bl	8001822 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8001232:	2303      	movs	r3, #3
 8001234:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8001236:	2303      	movs	r3, #3
 8001238:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800123a:	1d3b      	adds	r3, r7, #4
 800123c:	4619      	mov	r1, r3
 800123e:	4814      	ldr	r0, [pc, #80]	@ (8001290 <MX_ADC1_Init+0xe8>)
 8001240:	f001 f8c4 	bl	80023cc <HAL_ADC_ConfigChannel>
 8001244:	4603      	mov	r3, r0
 8001246:	2b00      	cmp	r3, #0
 8001248:	d001      	beq.n	800124e <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 800124a:	f000 faea 	bl	8001822 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 800124e:	2304      	movs	r3, #4
 8001250:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8001252:	2304      	movs	r3, #4
 8001254:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001256:	1d3b      	adds	r3, r7, #4
 8001258:	4619      	mov	r1, r3
 800125a:	480d      	ldr	r0, [pc, #52]	@ (8001290 <MX_ADC1_Init+0xe8>)
 800125c:	f001 f8b6 	bl	80023cc <HAL_ADC_ConfigChannel>
 8001260:	4603      	mov	r3, r0
 8001262:	2b00      	cmp	r3, #0
 8001264:	d001      	beq.n	800126a <MX_ADC1_Init+0xc2>
  {
    Error_Handler();
 8001266:	f000 fadc 	bl	8001822 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 800126a:	2305      	movs	r3, #5
 800126c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 800126e:	2305      	movs	r3, #5
 8001270:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001272:	1d3b      	adds	r3, r7, #4
 8001274:	4619      	mov	r1, r3
 8001276:	4806      	ldr	r0, [pc, #24]	@ (8001290 <MX_ADC1_Init+0xe8>)
 8001278:	f001 f8a8 	bl	80023cc <HAL_ADC_ConfigChannel>
 800127c:	4603      	mov	r3, r0
 800127e:	2b00      	cmp	r3, #0
 8001280:	d001      	beq.n	8001286 <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 8001282:	f000 face 	bl	8001822 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001286:	bf00      	nop
 8001288:	3710      	adds	r7, #16
 800128a:	46bd      	mov	sp, r7
 800128c:	bd80      	pop	{r7, pc}
 800128e:	bf00      	nop
 8001290:	200001f0 	.word	0x200001f0
 8001294:	40012400 	.word	0x40012400

08001298 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001298:	b580      	push	{r7, lr}
 800129a:	b088      	sub	sp, #32
 800129c:	af00      	add	r7, sp, #0
 800129e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012a0:	f107 0310 	add.w	r3, r7, #16
 80012a4:	2200      	movs	r2, #0
 80012a6:	601a      	str	r2, [r3, #0]
 80012a8:	605a      	str	r2, [r3, #4]
 80012aa:	609a      	str	r2, [r3, #8]
 80012ac:	60da      	str	r2, [r3, #12]
  if(adcHandle->Instance==ADC1)
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	681b      	ldr	r3, [r3, #0]
 80012b2:	4a2a      	ldr	r2, [pc, #168]	@ (800135c <HAL_ADC_MspInit+0xc4>)
 80012b4:	4293      	cmp	r3, r2
 80012b6:	d14d      	bne.n	8001354 <HAL_ADC_MspInit+0xbc>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80012b8:	4b29      	ldr	r3, [pc, #164]	@ (8001360 <HAL_ADC_MspInit+0xc8>)
 80012ba:	699b      	ldr	r3, [r3, #24]
 80012bc:	4a28      	ldr	r2, [pc, #160]	@ (8001360 <HAL_ADC_MspInit+0xc8>)
 80012be:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80012c2:	6193      	str	r3, [r2, #24]
 80012c4:	4b26      	ldr	r3, [pc, #152]	@ (8001360 <HAL_ADC_MspInit+0xc8>)
 80012c6:	699b      	ldr	r3, [r3, #24]
 80012c8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80012cc:	60fb      	str	r3, [r7, #12]
 80012ce:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80012d0:	4b23      	ldr	r3, [pc, #140]	@ (8001360 <HAL_ADC_MspInit+0xc8>)
 80012d2:	699b      	ldr	r3, [r3, #24]
 80012d4:	4a22      	ldr	r2, [pc, #136]	@ (8001360 <HAL_ADC_MspInit+0xc8>)
 80012d6:	f043 0304 	orr.w	r3, r3, #4
 80012da:	6193      	str	r3, [r2, #24]
 80012dc:	4b20      	ldr	r3, [pc, #128]	@ (8001360 <HAL_ADC_MspInit+0xc8>)
 80012de:	699b      	ldr	r3, [r3, #24]
 80012e0:	f003 0304 	and.w	r3, r3, #4
 80012e4:	60bb      	str	r3, [r7, #8]
 80012e6:	68bb      	ldr	r3, [r7, #8]
    PA2     ------> ADC1_IN2
    PA3     ------> ADC1_IN3
    PA4     ------> ADC1_IN4
    PA5     ------> ADC1_IN5
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4
 80012e8:	233e      	movs	r3, #62	@ 0x3e
 80012ea:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_5;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80012ec:	2303      	movs	r3, #3
 80012ee:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012f0:	f107 0310 	add.w	r3, r7, #16
 80012f4:	4619      	mov	r1, r3
 80012f6:	481b      	ldr	r0, [pc, #108]	@ (8001364 <HAL_ADC_MspInit+0xcc>)
 80012f8:	f001 ff5e 	bl	80031b8 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 80012fc:	4b1a      	ldr	r3, [pc, #104]	@ (8001368 <HAL_ADC_MspInit+0xd0>)
 80012fe:	4a1b      	ldr	r2, [pc, #108]	@ (800136c <HAL_ADC_MspInit+0xd4>)
 8001300:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001302:	4b19      	ldr	r3, [pc, #100]	@ (8001368 <HAL_ADC_MspInit+0xd0>)
 8001304:	2200      	movs	r2, #0
 8001306:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001308:	4b17      	ldr	r3, [pc, #92]	@ (8001368 <HAL_ADC_MspInit+0xd0>)
 800130a:	2200      	movs	r2, #0
 800130c:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800130e:	4b16      	ldr	r3, [pc, #88]	@ (8001368 <HAL_ADC_MspInit+0xd0>)
 8001310:	2280      	movs	r2, #128	@ 0x80
 8001312:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001314:	4b14      	ldr	r3, [pc, #80]	@ (8001368 <HAL_ADC_MspInit+0xd0>)
 8001316:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800131a:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800131c:	4b12      	ldr	r3, [pc, #72]	@ (8001368 <HAL_ADC_MspInit+0xd0>)
 800131e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001322:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 8001324:	4b10      	ldr	r3, [pc, #64]	@ (8001368 <HAL_ADC_MspInit+0xd0>)
 8001326:	2200      	movs	r2, #0
 8001328:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_MEDIUM;
 800132a:	4b0f      	ldr	r3, [pc, #60]	@ (8001368 <HAL_ADC_MspInit+0xd0>)
 800132c:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001330:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001332:	480d      	ldr	r0, [pc, #52]	@ (8001368 <HAL_ADC_MspInit+0xd0>)
 8001334:	f001 fc00 	bl	8002b38 <HAL_DMA_Init>
 8001338:	4603      	mov	r3, r0
 800133a:	2b00      	cmp	r3, #0
 800133c:	d001      	beq.n	8001342 <HAL_ADC_MspInit+0xaa>
    {
      Error_Handler();
 800133e:	f000 fa70 	bl	8001822 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	4a08      	ldr	r2, [pc, #32]	@ (8001368 <HAL_ADC_MspInit+0xd0>)
 8001346:	621a      	str	r2, [r3, #32]
 8001348:	4a07      	ldr	r2, [pc, #28]	@ (8001368 <HAL_ADC_MspInit+0xd0>)
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	6253      	str	r3, [r2, #36]	@ 0x24

  /* USER CODE BEGIN ADC1_MspInit 1 */
    HAL_ADCEx_Calibration_Start(&hadc1);              /* ADC */
 800134e:	4808      	ldr	r0, [pc, #32]	@ (8001370 <HAL_ADC_MspInit+0xd8>)
 8001350:	f001 fa36 	bl	80027c0 <HAL_ADCEx_Calibration_Start>
  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8001354:	bf00      	nop
 8001356:	3720      	adds	r7, #32
 8001358:	46bd      	mov	sp, r7
 800135a:	bd80      	pop	{r7, pc}
 800135c:	40012400 	.word	0x40012400
 8001360:	40021000 	.word	0x40021000
 8001364:	40010800 	.word	0x40010800
 8001368:	20000220 	.word	0x20000220
 800136c:	40020008 	.word	0x40020008
 8001370:	200001f0 	.word	0x200001f0

08001374 <adc_dma_enable>:

    return temp_val / times;        /*  */
}

void adc_dma_enable(uint16_t cndtr)
{
 8001374:	b480      	push	{r7}
 8001376:	b083      	sub	sp, #12
 8001378:	af00      	add	r7, sp, #0
 800137a:	4603      	mov	r3, r0
 800137c:	80fb      	strh	r3, [r7, #6]
    ADC1->CR2 &= ~(1 << 0);                 /* ADC */
 800137e:	4b16      	ldr	r3, [pc, #88]	@ (80013d8 <adc_dma_enable+0x64>)
 8001380:	689b      	ldr	r3, [r3, #8]
 8001382:	4a15      	ldr	r2, [pc, #84]	@ (80013d8 <adc_dma_enable+0x64>)
 8001384:	f023 0301 	bic.w	r3, r3, #1
 8001388:	6093      	str	r3, [r2, #8]

    DMA1_Channel1->CCR &= ~(1 << 0);      	/* DMA */
 800138a:	4b14      	ldr	r3, [pc, #80]	@ (80013dc <adc_dma_enable+0x68>)
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	4a13      	ldr	r2, [pc, #76]	@ (80013dc <adc_dma_enable+0x68>)
 8001390:	f023 0301 	bic.w	r3, r3, #1
 8001394:	6013      	str	r3, [r2, #0]
    while (DMA1_Channel1->CCR & (1 << 0)); 	/* DMA */
 8001396:	bf00      	nop
 8001398:	4b10      	ldr	r3, [pc, #64]	@ (80013dc <adc_dma_enable+0x68>)
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	f003 0301 	and.w	r3, r3, #1
 80013a0:	2b00      	cmp	r3, #0
 80013a2:	d1f9      	bne.n	8001398 <adc_dma_enable+0x24>
    DMA1_Channel1->CNDTR = cndtr;       	/* DMA */
 80013a4:	4a0d      	ldr	r2, [pc, #52]	@ (80013dc <adc_dma_enable+0x68>)
 80013a6:	88fb      	ldrh	r3, [r7, #6]
 80013a8:	6053      	str	r3, [r2, #4]
    DMA1_Channel1->CCR |= 1 << 0;         	/* DMA */
 80013aa:	4b0c      	ldr	r3, [pc, #48]	@ (80013dc <adc_dma_enable+0x68>)
 80013ac:	681b      	ldr	r3, [r3, #0]
 80013ae:	4a0b      	ldr	r2, [pc, #44]	@ (80013dc <adc_dma_enable+0x68>)
 80013b0:	f043 0301 	orr.w	r3, r3, #1
 80013b4:	6013      	str	r3, [r2, #0]

    ADC1->CR2 |= 1 << 0;                    /* ADC */
 80013b6:	4b08      	ldr	r3, [pc, #32]	@ (80013d8 <adc_dma_enable+0x64>)
 80013b8:	689b      	ldr	r3, [r3, #8]
 80013ba:	4a07      	ldr	r2, [pc, #28]	@ (80013d8 <adc_dma_enable+0x64>)
 80013bc:	f043 0301 	orr.w	r3, r3, #1
 80013c0:	6093      	str	r3, [r2, #8]
    ADC1->CR2 |= 1 << 22;                   /*  */
 80013c2:	4b05      	ldr	r3, [pc, #20]	@ (80013d8 <adc_dma_enable+0x64>)
 80013c4:	689b      	ldr	r3, [r3, #8]
 80013c6:	4a04      	ldr	r2, [pc, #16]	@ (80013d8 <adc_dma_enable+0x64>)
 80013c8:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80013cc:	6093      	str	r3, [r2, #8]
}
 80013ce:	bf00      	nop
 80013d0:	370c      	adds	r7, #12
 80013d2:	46bd      	mov	sp, r7
 80013d4:	bc80      	pop	{r7}
 80013d6:	4770      	bx	lr
 80013d8:	40012400 	.word	0x40012400
 80013dc:	40020008 	.word	0x40020008

080013e0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80013e0:	b580      	push	{r7, lr}
 80013e2:	b082      	sub	sp, #8
 80013e4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80013e6:	4b0c      	ldr	r3, [pc, #48]	@ (8001418 <MX_DMA_Init+0x38>)
 80013e8:	695b      	ldr	r3, [r3, #20]
 80013ea:	4a0b      	ldr	r2, [pc, #44]	@ (8001418 <MX_DMA_Init+0x38>)
 80013ec:	f043 0301 	orr.w	r3, r3, #1
 80013f0:	6153      	str	r3, [r2, #20]
 80013f2:	4b09      	ldr	r3, [pc, #36]	@ (8001418 <MX_DMA_Init+0x38>)
 80013f4:	695b      	ldr	r3, [r3, #20]
 80013f6:	f003 0301 	and.w	r3, r3, #1
 80013fa:	607b      	str	r3, [r7, #4]
 80013fc:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 2, 0);
 80013fe:	2200      	movs	r2, #0
 8001400:	2102      	movs	r1, #2
 8001402:	200b      	movs	r0, #11
 8001404:	f001 fb61 	bl	8002aca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001408:	200b      	movs	r0, #11
 800140a:	f001 fb7a 	bl	8002b02 <HAL_NVIC_EnableIRQ>

}
 800140e:	bf00      	nop
 8001410:	3708      	adds	r7, #8
 8001412:	46bd      	mov	sp, r7
 8001414:	bd80      	pop	{r7, pc}
 8001416:	bf00      	nop
 8001418:	40021000 	.word	0x40021000

0800141c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800141c:	b480      	push	{r7}
 800141e:	b085      	sub	sp, #20
 8001420:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001422:	4b14      	ldr	r3, [pc, #80]	@ (8001474 <MX_GPIO_Init+0x58>)
 8001424:	699b      	ldr	r3, [r3, #24]
 8001426:	4a13      	ldr	r2, [pc, #76]	@ (8001474 <MX_GPIO_Init+0x58>)
 8001428:	f043 0310 	orr.w	r3, r3, #16
 800142c:	6193      	str	r3, [r2, #24]
 800142e:	4b11      	ldr	r3, [pc, #68]	@ (8001474 <MX_GPIO_Init+0x58>)
 8001430:	699b      	ldr	r3, [r3, #24]
 8001432:	f003 0310 	and.w	r3, r3, #16
 8001436:	60fb      	str	r3, [r7, #12]
 8001438:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800143a:	4b0e      	ldr	r3, [pc, #56]	@ (8001474 <MX_GPIO_Init+0x58>)
 800143c:	699b      	ldr	r3, [r3, #24]
 800143e:	4a0d      	ldr	r2, [pc, #52]	@ (8001474 <MX_GPIO_Init+0x58>)
 8001440:	f043 0304 	orr.w	r3, r3, #4
 8001444:	6193      	str	r3, [r2, #24]
 8001446:	4b0b      	ldr	r3, [pc, #44]	@ (8001474 <MX_GPIO_Init+0x58>)
 8001448:	699b      	ldr	r3, [r3, #24]
 800144a:	f003 0304 	and.w	r3, r3, #4
 800144e:	60bb      	str	r3, [r7, #8]
 8001450:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001452:	4b08      	ldr	r3, [pc, #32]	@ (8001474 <MX_GPIO_Init+0x58>)
 8001454:	699b      	ldr	r3, [r3, #24]
 8001456:	4a07      	ldr	r2, [pc, #28]	@ (8001474 <MX_GPIO_Init+0x58>)
 8001458:	f043 0308 	orr.w	r3, r3, #8
 800145c:	6193      	str	r3, [r2, #24]
 800145e:	4b05      	ldr	r3, [pc, #20]	@ (8001474 <MX_GPIO_Init+0x58>)
 8001460:	699b      	ldr	r3, [r3, #24]
 8001462:	f003 0308 	and.w	r3, r3, #8
 8001466:	607b      	str	r3, [r7, #4]
 8001468:	687b      	ldr	r3, [r7, #4]

}
 800146a:	bf00      	nop
 800146c:	3714      	adds	r7, #20
 800146e:	46bd      	mov	sp, r7
 8001470:	bc80      	pop	{r7}
 8001472:	4770      	bx	lr
 8001474:	40021000 	.word	0x40021000

08001478 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001478:	b580      	push	{r7, lr}
 800147a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800147c:	4b12      	ldr	r3, [pc, #72]	@ (80014c8 <MX_I2C1_Init+0x50>)
 800147e:	4a13      	ldr	r2, [pc, #76]	@ (80014cc <MX_I2C1_Init+0x54>)
 8001480:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8001482:	4b11      	ldr	r3, [pc, #68]	@ (80014c8 <MX_I2C1_Init+0x50>)
 8001484:	4a12      	ldr	r2, [pc, #72]	@ (80014d0 <MX_I2C1_Init+0x58>)
 8001486:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001488:	4b0f      	ldr	r3, [pc, #60]	@ (80014c8 <MX_I2C1_Init+0x50>)
 800148a:	2200      	movs	r2, #0
 800148c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800148e:	4b0e      	ldr	r3, [pc, #56]	@ (80014c8 <MX_I2C1_Init+0x50>)
 8001490:	2200      	movs	r2, #0
 8001492:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001494:	4b0c      	ldr	r3, [pc, #48]	@ (80014c8 <MX_I2C1_Init+0x50>)
 8001496:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800149a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800149c:	4b0a      	ldr	r3, [pc, #40]	@ (80014c8 <MX_I2C1_Init+0x50>)
 800149e:	2200      	movs	r2, #0
 80014a0:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80014a2:	4b09      	ldr	r3, [pc, #36]	@ (80014c8 <MX_I2C1_Init+0x50>)
 80014a4:	2200      	movs	r2, #0
 80014a6:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80014a8:	4b07      	ldr	r3, [pc, #28]	@ (80014c8 <MX_I2C1_Init+0x50>)
 80014aa:	2200      	movs	r2, #0
 80014ac:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80014ae:	4b06      	ldr	r3, [pc, #24]	@ (80014c8 <MX_I2C1_Init+0x50>)
 80014b0:	2200      	movs	r2, #0
 80014b2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80014b4:	4804      	ldr	r0, [pc, #16]	@ (80014c8 <MX_I2C1_Init+0x50>)
 80014b6:	f002 f813 	bl	80034e0 <HAL_I2C_Init>
 80014ba:	4603      	mov	r3, r0
 80014bc:	2b00      	cmp	r3, #0
 80014be:	d001      	beq.n	80014c4 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80014c0:	f000 f9af 	bl	8001822 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80014c4:	bf00      	nop
 80014c6:	bd80      	pop	{r7, pc}
 80014c8:	20000264 	.word	0x20000264
 80014cc:	40005400 	.word	0x40005400
 80014d0:	00061a80 	.word	0x00061a80

080014d4 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80014d4:	b580      	push	{r7, lr}
 80014d6:	b088      	sub	sp, #32
 80014d8:	af00      	add	r7, sp, #0
 80014da:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014dc:	f107 0310 	add.w	r3, r7, #16
 80014e0:	2200      	movs	r2, #0
 80014e2:	601a      	str	r2, [r3, #0]
 80014e4:	605a      	str	r2, [r3, #4]
 80014e6:	609a      	str	r2, [r3, #8]
 80014e8:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C1)
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	4a15      	ldr	r2, [pc, #84]	@ (8001544 <HAL_I2C_MspInit+0x70>)
 80014f0:	4293      	cmp	r3, r2
 80014f2:	d123      	bne.n	800153c <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80014f4:	4b14      	ldr	r3, [pc, #80]	@ (8001548 <HAL_I2C_MspInit+0x74>)
 80014f6:	699b      	ldr	r3, [r3, #24]
 80014f8:	4a13      	ldr	r2, [pc, #76]	@ (8001548 <HAL_I2C_MspInit+0x74>)
 80014fa:	f043 0308 	orr.w	r3, r3, #8
 80014fe:	6193      	str	r3, [r2, #24]
 8001500:	4b11      	ldr	r3, [pc, #68]	@ (8001548 <HAL_I2C_MspInit+0x74>)
 8001502:	699b      	ldr	r3, [r3, #24]
 8001504:	f003 0308 	and.w	r3, r3, #8
 8001508:	60fb      	str	r3, [r7, #12]
 800150a:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800150c:	23c0      	movs	r3, #192	@ 0xc0
 800150e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001510:	2312      	movs	r3, #18
 8001512:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001514:	2303      	movs	r3, #3
 8001516:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001518:	f107 0310 	add.w	r3, r7, #16
 800151c:	4619      	mov	r1, r3
 800151e:	480b      	ldr	r0, [pc, #44]	@ (800154c <HAL_I2C_MspInit+0x78>)
 8001520:	f001 fe4a 	bl	80031b8 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001524:	4b08      	ldr	r3, [pc, #32]	@ (8001548 <HAL_I2C_MspInit+0x74>)
 8001526:	69db      	ldr	r3, [r3, #28]
 8001528:	4a07      	ldr	r2, [pc, #28]	@ (8001548 <HAL_I2C_MspInit+0x74>)
 800152a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800152e:	61d3      	str	r3, [r2, #28]
 8001530:	4b05      	ldr	r3, [pc, #20]	@ (8001548 <HAL_I2C_MspInit+0x74>)
 8001532:	69db      	ldr	r3, [r3, #28]
 8001534:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001538:	60bb      	str	r3, [r7, #8]
 800153a:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 800153c:	bf00      	nop
 800153e:	3720      	adds	r7, #32
 8001540:	46bd      	mov	sp, r7
 8001542:	bd80      	pop	{r7, pc}
 8001544:	40005400 	.word	0x40005400
 8001548:	40021000 	.word	0x40021000
 800154c:	40010c00 	.word	0x40010c00

08001550 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001550:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001552:	b09f      	sub	sp, #124	@ 0x7c
 8001554:	af06      	add	r7, sp, #24
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001556:	f000 fccf 	bl	8001ef8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800155a:	f000 f905 	bl	8001768 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800155e:	f7ff ff5d 	bl	800141c <MX_GPIO_Init>
  MX_DMA_Init();
 8001562:	f7ff ff3d 	bl	80013e0 <MX_DMA_Init>
  MX_ADC1_Init();
 8001566:	f7ff fe1f 	bl	80011a8 <MX_ADC1_Init>
  MX_USART1_UART_Init();
 800156a:	f000 fa87 	bl	8001a7c <MX_USART1_UART_Init>
  MX_I2C1_Init();
 800156e:	f7ff ff83 	bl	8001478 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  HAL_DMA_Start_IT(&hdma_adc1, (uint32_t)&ADC1->DR, (uint32_t)&g_adc_dma_buf, 0);	/* DMA */
 8001572:	4a73      	ldr	r2, [pc, #460]	@ (8001740 <main+0x1f0>)
 8001574:	2300      	movs	r3, #0
 8001576:	4973      	ldr	r1, [pc, #460]	@ (8001744 <main+0x1f4>)
 8001578:	4873      	ldr	r0, [pc, #460]	@ (8001748 <main+0x1f8>)
 800157a:	f001 fb53 	bl	8002c24 <HAL_DMA_Start_IT>
  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)&g_adc_dma_buf, 0);           	/* ADCDMA */
 800157e:	2200      	movs	r2, #0
 8001580:	496f      	ldr	r1, [pc, #444]	@ (8001740 <main+0x1f0>)
 8001582:	4872      	ldr	r0, [pc, #456]	@ (800174c <main+0x1fc>)
 8001584:	f000 fe28 	bl	80021d8 <HAL_ADC_Start_DMA>
  adc_dma_enable(ADC_DMA_BUF_SIZE);   /* ADC DMA */
 8001588:	20fa      	movs	r0, #250	@ 0xfa
 800158a:	f7ff fef3 	bl	8001374 <adc_dma_enable>
  AHT20_Init();
 800158e:	f000 fb3f 	bl	8001c10 <AHT20_Init>
  MPU6050_Init();
 8001592:	f000 fbe3 	bl	8001d5c <MPU6050_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if (g_adc_dma_sta == 1)
 8001596:	4b6e      	ldr	r3, [pc, #440]	@ (8001750 <main+0x200>)
 8001598:	781b      	ldrb	r3, [r3, #0]
 800159a:	2b01      	cmp	r3, #1
 800159c:	d16d      	bne.n	800167a <main+0x12a>
	  	  {
	  		  /* 4~5 */
	  		  for(j = 0; j < 5; j++)  /* 5 */
 800159e:	2300      	movs	r3, #0
 80015a0:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c
 80015a4:	e05f      	b.n	8001666 <main+0x116>
	  		  {
	  			  sum = 0; /*  */
 80015a6:	2300      	movs	r3, #0
 80015a8:	65bb      	str	r3, [r7, #88]	@ 0x58
	  			  for (i = 0; i < ADC_DMA_BUF_SIZE / 5; i++)  /* 10,10 */
 80015aa:	2300      	movs	r3, #0
 80015ac:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
 80015b0:	e013      	b.n	80015da <main+0x8a>
	  			  {
	  				  sum += g_adc_dma_buf[(5 * i) + j];      /*  */
 80015b2:	f8b7 205e 	ldrh.w	r2, [r7, #94]	@ 0x5e
 80015b6:	4613      	mov	r3, r2
 80015b8:	009b      	lsls	r3, r3, #2
 80015ba:	441a      	add	r2, r3
 80015bc:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 80015c0:	4413      	add	r3, r2
 80015c2:	4a5f      	ldr	r2, [pc, #380]	@ (8001740 <main+0x1f0>)
 80015c4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80015c8:	461a      	mov	r2, r3
 80015ca:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80015cc:	4413      	add	r3, r2
 80015ce:	65bb      	str	r3, [r7, #88]	@ 0x58
	  			  for (i = 0; i < ADC_DMA_BUF_SIZE / 5; i++)  /* 10,10 */
 80015d0:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
 80015d4:	3301      	adds	r3, #1
 80015d6:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
 80015da:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
 80015de:	2b31      	cmp	r3, #49	@ 0x31
 80015e0:	d9e7      	bls.n	80015b2 <main+0x62>
	  			  }
	  			  adcx = sum / (ADC_DMA_BUF_SIZE / 5);        /*  */
 80015e2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80015e4:	4a5b      	ldr	r2, [pc, #364]	@ (8001754 <main+0x204>)
 80015e6:	fba2 2303 	umull	r2, r3, r2, r3
 80015ea:	091b      	lsrs	r3, r3, #4
 80015ec:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56

	  			  /*  */
	  			  //lcd_show_xnum(108, 110 + (j * 30), adcx, 4, 12, 0, BLUE);   /* ADCC */
	  			  printf("channel%d = %d\r\n",j,adcx);
 80015f0:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 80015f4:	f8b7 2056 	ldrh.w	r2, [r7, #86]	@ 0x56
 80015f8:	4619      	mov	r1, r3
 80015fa:	4857      	ldr	r0, [pc, #348]	@ (8001758 <main+0x208>)
 80015fc:	f004 fe8c 	bl	8006318 <iprintf>
	  			  temp = (float)adcx * (3.3 / 4096);  /* 3.1111 */
 8001600:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8001604:	4618      	mov	r0, r3
 8001606:	f7ff fbd1 	bl	8000dac <__aeabi_ui2f>
 800160a:	4603      	mov	r3, r0
 800160c:	4618      	mov	r0, r3
 800160e:	f7fe ff77 	bl	8000500 <__aeabi_f2d>
 8001612:	a349      	add	r3, pc, #292	@ (adr r3, 8001738 <main+0x1e8>)
 8001614:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001618:	f7fe ffca 	bl	80005b0 <__aeabi_dmul>
 800161c:	4602      	mov	r2, r0
 800161e:	460b      	mov	r3, r1
 8001620:	4610      	mov	r0, r2
 8001622:	4619      	mov	r1, r3
 8001624:	f7ff fabc 	bl	8000ba0 <__aeabi_d2f>
 8001628:	4603      	mov	r3, r0
 800162a:	653b      	str	r3, [r7, #80]	@ 0x50
	  			  adcx = temp;                        /* adcxadcxu16 */
 800162c:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 800162e:	f7ff fd65 	bl	80010fc <__aeabi_f2uiz>
 8001632:	4603      	mov	r3, r0
 8001634:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
	  			  //lcd_show_xnum(108, 122 + (j * 30), adcx, 1, 12, 0, BLUE);   /* 3.11113 */

	  			  temp -= adcx;                       /* 3.1111-3=0.1111 */
 8001638:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 800163c:	4618      	mov	r0, r3
 800163e:	f7ff fbb9 	bl	8000db4 <__aeabi_i2f>
 8001642:	4603      	mov	r3, r0
 8001644:	4619      	mov	r1, r3
 8001646:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 8001648:	f7ff fafe 	bl	8000c48 <__aeabi_fsub>
 800164c:	4603      	mov	r3, r0
 800164e:	653b      	str	r3, [r7, #80]	@ 0x50
	  			  temp *= 1000;                       /* 10000.1111111.1 */
 8001650:	4942      	ldr	r1, [pc, #264]	@ (800175c <main+0x20c>)
 8001652:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 8001654:	f7ff fc02 	bl	8000e5c <__aeabi_fmul>
 8001658:	4603      	mov	r3, r0
 800165a:	653b      	str	r3, [r7, #80]	@ 0x50
	  		  for(j = 0; j < 5; j++)  /* 5 */
 800165c:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 8001660:	3301      	adds	r3, #1
 8001662:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c
 8001666:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 800166a:	2b04      	cmp	r3, #4
 800166c:	d99b      	bls.n	80015a6 <main+0x56>
	  			  //lcd_show_xnum(120, 122 + (j * 30), temp, 3, 12, 0X80, BLUE);/* 111. */
	  		  }

	  		  g_adc_dma_sta = 0;                      /* DMA */
 800166e:	4b38      	ldr	r3, [pc, #224]	@ (8001750 <main+0x200>)
 8001670:	2200      	movs	r2, #0
 8001672:	701a      	strb	r2, [r3, #0]
	  		  adc_dma_enable(ADC_DMA_BUF_SIZE);       /* ADC DMA */
 8001674:	20fa      	movs	r0, #250	@ 0xfa
 8001676:	f7ff fe7d 	bl	8001374 <adc_dma_enable>
	  	  }
	  AHT20_Read(&temperature, &humidity);									//
 800167a:	f107 0248 	add.w	r2, r7, #72	@ 0x48
 800167e:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8001682:	4611      	mov	r1, r2
 8001684:	4618      	mov	r0, r3
 8001686:	f000 faf1 	bl	8001c6c <AHT20_Read>
	  sprintf(message,"temp:%.1f , hum:%.1f %%\r\n",temperature, humidity); //
 800168a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800168c:	4618      	mov	r0, r3
 800168e:	f7fe ff37 	bl	8000500 <__aeabi_f2d>
 8001692:	4604      	mov	r4, r0
 8001694:	460d      	mov	r5, r1
 8001696:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001698:	4618      	mov	r0, r3
 800169a:	f7fe ff31 	bl	8000500 <__aeabi_f2d>
 800169e:	4602      	mov	r2, r0
 80016a0:	460b      	mov	r3, r1
 80016a2:	f107 0014 	add.w	r0, r7, #20
 80016a6:	e9cd 2300 	strd	r2, r3, [sp]
 80016aa:	4622      	mov	r2, r4
 80016ac:	462b      	mov	r3, r5
 80016ae:	492c      	ldr	r1, [pc, #176]	@ (8001760 <main+0x210>)
 80016b0:	f004 fe44 	bl	800633c <siprintf>
	  printf(message);
 80016b4:	f107 0314 	add.w	r3, r7, #20
 80016b8:	4618      	mov	r0, r3
 80016ba:	f004 fe2d 	bl	8006318 <iprintf>
	  MPU6050_Read(&ax, &ay, &az, &gx, &gy, &gz, &tempu);
 80016be:	f107 040c 	add.w	r4, r7, #12
 80016c2:	f107 020e 	add.w	r2, r7, #14
 80016c6:	f107 0110 	add.w	r1, r7, #16
 80016ca:	f107 0012 	add.w	r0, r7, #18
 80016ce:	1dbb      	adds	r3, r7, #6
 80016d0:	9302      	str	r3, [sp, #8]
 80016d2:	f107 0308 	add.w	r3, r7, #8
 80016d6:	9301      	str	r3, [sp, #4]
 80016d8:	f107 030a 	add.w	r3, r7, #10
 80016dc:	9300      	str	r3, [sp, #0]
 80016de:	4623      	mov	r3, r4
 80016e0:	f000 fba0 	bl	8001e24 <MPU6050_Read>
	  sprintf(message,"ax:%d, ay:%d, az:%d, gx:%d, gy:%d, gz:%d, tempu:%d\r\n",ax, ay, az, gx, gy, gz, tempu); //
 80016e4:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80016e8:	461e      	mov	r6, r3
 80016ea:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80016ee:	469c      	mov	ip, r3
 80016f0:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80016f4:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 80016f8:	f9b7 100a 	ldrsh.w	r1, [r7, #10]
 80016fc:	f9b7 0008 	ldrsh.w	r0, [r7, #8]
 8001700:	4604      	mov	r4, r0
 8001702:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8001706:	4605      	mov	r5, r0
 8001708:	f107 0014 	add.w	r0, r7, #20
 800170c:	9504      	str	r5, [sp, #16]
 800170e:	9403      	str	r4, [sp, #12]
 8001710:	9102      	str	r1, [sp, #8]
 8001712:	9201      	str	r2, [sp, #4]
 8001714:	9300      	str	r3, [sp, #0]
 8001716:	4663      	mov	r3, ip
 8001718:	4632      	mov	r2, r6
 800171a:	4912      	ldr	r1, [pc, #72]	@ (8001764 <main+0x214>)
 800171c:	f004 fe0e 	bl	800633c <siprintf>
	  printf(message);
 8001720:	f107 0314 	add.w	r3, r7, #20
 8001724:	4618      	mov	r0, r3
 8001726:	f004 fdf7 	bl	8006318 <iprintf>
	  HAL_Delay(1000);
 800172a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800172e:	f000 fc45 	bl	8001fbc <HAL_Delay>
  {
 8001732:	e730      	b.n	8001596 <main+0x46>
 8001734:	f3af 8000 	nop.w
 8001738:	66666666 	.word	0x66666666
 800173c:	3f4a6666 	.word	0x3f4a6666
 8001740:	200002b8 	.word	0x200002b8
 8001744:	4001244c 	.word	0x4001244c
 8001748:	20000220 	.word	0x20000220
 800174c:	200001f0 	.word	0x200001f0
 8001750:	200004ac 	.word	0x200004ac
 8001754:	51eb851f 	.word	0x51eb851f
 8001758:	08009bc0 	.word	0x08009bc0
 800175c:	447a0000 	.word	0x447a0000
 8001760:	08009bd4 	.word	0x08009bd4
 8001764:	08009bf0 	.word	0x08009bf0

08001768 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001768:	b580      	push	{r7, lr}
 800176a:	b096      	sub	sp, #88	@ 0x58
 800176c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800176e:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001772:	2228      	movs	r2, #40	@ 0x28
 8001774:	2100      	movs	r1, #0
 8001776:	4618      	mov	r0, r3
 8001778:	f004 fe45 	bl	8006406 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800177c:	f107 031c 	add.w	r3, r7, #28
 8001780:	2200      	movs	r2, #0
 8001782:	601a      	str	r2, [r3, #0]
 8001784:	605a      	str	r2, [r3, #4]
 8001786:	609a      	str	r2, [r3, #8]
 8001788:	60da      	str	r2, [r3, #12]
 800178a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800178c:	1d3b      	adds	r3, r7, #4
 800178e:	2200      	movs	r2, #0
 8001790:	601a      	str	r2, [r3, #0]
 8001792:	605a      	str	r2, [r3, #4]
 8001794:	609a      	str	r2, [r3, #8]
 8001796:	60da      	str	r2, [r3, #12]
 8001798:	611a      	str	r2, [r3, #16]
 800179a:	615a      	str	r2, [r3, #20]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800179c:	2301      	movs	r3, #1
 800179e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80017a0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80017a4:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80017a6:	2300      	movs	r3, #0
 80017a8:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80017aa:	2301      	movs	r3, #1
 80017ac:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80017ae:	2302      	movs	r3, #2
 80017b0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80017b2:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80017b6:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80017b8:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 80017bc:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80017be:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80017c2:	4618      	mov	r0, r3
 80017c4:	f002 fec0 	bl	8004548 <HAL_RCC_OscConfig>
 80017c8:	4603      	mov	r3, r0
 80017ca:	2b00      	cmp	r3, #0
 80017cc:	d001      	beq.n	80017d2 <SystemClock_Config+0x6a>
  {
    Error_Handler();
 80017ce:	f000 f828 	bl	8001822 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80017d2:	230f      	movs	r3, #15
 80017d4:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80017d6:	2302      	movs	r3, #2
 80017d8:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80017da:	2300      	movs	r3, #0
 80017dc:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80017de:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80017e2:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80017e4:	2300      	movs	r3, #0
 80017e6:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80017e8:	f107 031c 	add.w	r3, r7, #28
 80017ec:	2102      	movs	r1, #2
 80017ee:	4618      	mov	r0, r3
 80017f0:	f003 f92c 	bl	8004a4c <HAL_RCC_ClockConfig>
 80017f4:	4603      	mov	r3, r0
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	d001      	beq.n	80017fe <SystemClock_Config+0x96>
  {
    Error_Handler();
 80017fa:	f000 f812 	bl	8001822 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80017fe:	2302      	movs	r3, #2
 8001800:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8001802:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001806:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001808:	1d3b      	adds	r3, r7, #4
 800180a:	4618      	mov	r0, r3
 800180c:	f003 faac 	bl	8004d68 <HAL_RCCEx_PeriphCLKConfig>
 8001810:	4603      	mov	r3, r0
 8001812:	2b00      	cmp	r3, #0
 8001814:	d001      	beq.n	800181a <SystemClock_Config+0xb2>
  {
    Error_Handler();
 8001816:	f000 f804 	bl	8001822 <Error_Handler>
  }
}
 800181a:	bf00      	nop
 800181c:	3758      	adds	r7, #88	@ 0x58
 800181e:	46bd      	mov	sp, r7
 8001820:	bd80      	pop	{r7, pc}

08001822 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001822:	b480      	push	{r7}
 8001824:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001826:	b672      	cpsid	i
}
 8001828:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800182a:	bf00      	nop
 800182c:	e7fd      	b.n	800182a <Error_Handler+0x8>
	...

08001830 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001830:	b480      	push	{r7}
 8001832:	b085      	sub	sp, #20
 8001834:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001836:	4b15      	ldr	r3, [pc, #84]	@ (800188c <HAL_MspInit+0x5c>)
 8001838:	699b      	ldr	r3, [r3, #24]
 800183a:	4a14      	ldr	r2, [pc, #80]	@ (800188c <HAL_MspInit+0x5c>)
 800183c:	f043 0301 	orr.w	r3, r3, #1
 8001840:	6193      	str	r3, [r2, #24]
 8001842:	4b12      	ldr	r3, [pc, #72]	@ (800188c <HAL_MspInit+0x5c>)
 8001844:	699b      	ldr	r3, [r3, #24]
 8001846:	f003 0301 	and.w	r3, r3, #1
 800184a:	60bb      	str	r3, [r7, #8]
 800184c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800184e:	4b0f      	ldr	r3, [pc, #60]	@ (800188c <HAL_MspInit+0x5c>)
 8001850:	69db      	ldr	r3, [r3, #28]
 8001852:	4a0e      	ldr	r2, [pc, #56]	@ (800188c <HAL_MspInit+0x5c>)
 8001854:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001858:	61d3      	str	r3, [r2, #28]
 800185a:	4b0c      	ldr	r3, [pc, #48]	@ (800188c <HAL_MspInit+0x5c>)
 800185c:	69db      	ldr	r3, [r3, #28]
 800185e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001862:	607b      	str	r3, [r7, #4]
 8001864:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001866:	4b0a      	ldr	r3, [pc, #40]	@ (8001890 <HAL_MspInit+0x60>)
 8001868:	685b      	ldr	r3, [r3, #4]
 800186a:	60fb      	str	r3, [r7, #12]
 800186c:	68fb      	ldr	r3, [r7, #12]
 800186e:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8001872:	60fb      	str	r3, [r7, #12]
 8001874:	68fb      	ldr	r3, [r7, #12]
 8001876:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800187a:	60fb      	str	r3, [r7, #12]
 800187c:	4a04      	ldr	r2, [pc, #16]	@ (8001890 <HAL_MspInit+0x60>)
 800187e:	68fb      	ldr	r3, [r7, #12]
 8001880:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001882:	bf00      	nop
 8001884:	3714      	adds	r7, #20
 8001886:	46bd      	mov	sp, r7
 8001888:	bc80      	pop	{r7}
 800188a:	4770      	bx	lr
 800188c:	40021000 	.word	0x40021000
 8001890:	40010000 	.word	0x40010000

08001894 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001894:	b480      	push	{r7}
 8001896:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001898:	bf00      	nop
 800189a:	e7fd      	b.n	8001898 <NMI_Handler+0x4>

0800189c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800189c:	b480      	push	{r7}
 800189e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80018a0:	bf00      	nop
 80018a2:	e7fd      	b.n	80018a0 <HardFault_Handler+0x4>

080018a4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80018a4:	b480      	push	{r7}
 80018a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80018a8:	bf00      	nop
 80018aa:	e7fd      	b.n	80018a8 <MemManage_Handler+0x4>

080018ac <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80018ac:	b480      	push	{r7}
 80018ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80018b0:	bf00      	nop
 80018b2:	e7fd      	b.n	80018b0 <BusFault_Handler+0x4>

080018b4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80018b4:	b480      	push	{r7}
 80018b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80018b8:	bf00      	nop
 80018ba:	e7fd      	b.n	80018b8 <UsageFault_Handler+0x4>

080018bc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80018bc:	b480      	push	{r7}
 80018be:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80018c0:	bf00      	nop
 80018c2:	46bd      	mov	sp, r7
 80018c4:	bc80      	pop	{r7}
 80018c6:	4770      	bx	lr

080018c8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80018c8:	b480      	push	{r7}
 80018ca:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80018cc:	bf00      	nop
 80018ce:	46bd      	mov	sp, r7
 80018d0:	bc80      	pop	{r7}
 80018d2:	4770      	bx	lr

080018d4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80018d4:	b480      	push	{r7}
 80018d6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80018d8:	bf00      	nop
 80018da:	46bd      	mov	sp, r7
 80018dc:	bc80      	pop	{r7}
 80018de:	4770      	bx	lr

080018e0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80018e0:	b580      	push	{r7, lr}
 80018e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80018e4:	f000 fb4e 	bl	8001f84 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80018e8:	bf00      	nop
 80018ea:	bd80      	pop	{r7, pc}

080018ec <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80018ec:	b580      	push	{r7, lr}
 80018ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */
	if (ADC_ADCX_DMACx_IS_TC())
 80018f0:	4b09      	ldr	r3, [pc, #36]	@ (8001918 <DMA1_Channel1_IRQHandler+0x2c>)
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	f003 0302 	and.w	r3, r3, #2
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	d008      	beq.n	800190e <DMA1_Channel1_IRQHandler+0x22>
		{
			g_adc_dma_sta = 1;                      /* DMA */
 80018fc:	4b07      	ldr	r3, [pc, #28]	@ (800191c <DMA1_Channel1_IRQHandler+0x30>)
 80018fe:	2201      	movs	r2, #1
 8001900:	701a      	strb	r2, [r3, #0]
			ADC_ADCX_DMACx_CLR_TC();                /* DMA1 7  */
 8001902:	4b05      	ldr	r3, [pc, #20]	@ (8001918 <DMA1_Channel1_IRQHandler+0x2c>)
 8001904:	685b      	ldr	r3, [r3, #4]
 8001906:	4a04      	ldr	r2, [pc, #16]	@ (8001918 <DMA1_Channel1_IRQHandler+0x2c>)
 8001908:	f043 0302 	orr.w	r3, r3, #2
 800190c:	6053      	str	r3, [r2, #4]
		}
  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 800190e:	4804      	ldr	r0, [pc, #16]	@ (8001920 <DMA1_Channel1_IRQHandler+0x34>)
 8001910:	f001 f9e8 	bl	8002ce4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001914:	bf00      	nop
 8001916:	bd80      	pop	{r7, pc}
 8001918:	40020000 	.word	0x40020000
 800191c:	200004ac 	.word	0x200004ac
 8001920:	20000220 	.word	0x20000220

08001924 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001924:	b480      	push	{r7}
 8001926:	af00      	add	r7, sp, #0
  return 1;
 8001928:	2301      	movs	r3, #1
}
 800192a:	4618      	mov	r0, r3
 800192c:	46bd      	mov	sp, r7
 800192e:	bc80      	pop	{r7}
 8001930:	4770      	bx	lr

08001932 <_kill>:

int _kill(int pid, int sig)
{
 8001932:	b580      	push	{r7, lr}
 8001934:	b082      	sub	sp, #8
 8001936:	af00      	add	r7, sp, #0
 8001938:	6078      	str	r0, [r7, #4]
 800193a:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800193c:	f004 fdb6 	bl	80064ac <__errno>
 8001940:	4603      	mov	r3, r0
 8001942:	2216      	movs	r2, #22
 8001944:	601a      	str	r2, [r3, #0]
  return -1;
 8001946:	f04f 33ff 	mov.w	r3, #4294967295
}
 800194a:	4618      	mov	r0, r3
 800194c:	3708      	adds	r7, #8
 800194e:	46bd      	mov	sp, r7
 8001950:	bd80      	pop	{r7, pc}

08001952 <_exit>:

void _exit (int status)
{
 8001952:	b580      	push	{r7, lr}
 8001954:	b082      	sub	sp, #8
 8001956:	af00      	add	r7, sp, #0
 8001958:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800195a:	f04f 31ff 	mov.w	r1, #4294967295
 800195e:	6878      	ldr	r0, [r7, #4]
 8001960:	f7ff ffe7 	bl	8001932 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001964:	bf00      	nop
 8001966:	e7fd      	b.n	8001964 <_exit+0x12>

08001968 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001968:	b580      	push	{r7, lr}
 800196a:	b086      	sub	sp, #24
 800196c:	af00      	add	r7, sp, #0
 800196e:	60f8      	str	r0, [r7, #12]
 8001970:	60b9      	str	r1, [r7, #8]
 8001972:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001974:	2300      	movs	r3, #0
 8001976:	617b      	str	r3, [r7, #20]
 8001978:	e00a      	b.n	8001990 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800197a:	f3af 8000 	nop.w
 800197e:	4601      	mov	r1, r0
 8001980:	68bb      	ldr	r3, [r7, #8]
 8001982:	1c5a      	adds	r2, r3, #1
 8001984:	60ba      	str	r2, [r7, #8]
 8001986:	b2ca      	uxtb	r2, r1
 8001988:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800198a:	697b      	ldr	r3, [r7, #20]
 800198c:	3301      	adds	r3, #1
 800198e:	617b      	str	r3, [r7, #20]
 8001990:	697a      	ldr	r2, [r7, #20]
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	429a      	cmp	r2, r3
 8001996:	dbf0      	blt.n	800197a <_read+0x12>
  }

  return len;
 8001998:	687b      	ldr	r3, [r7, #4]
}
 800199a:	4618      	mov	r0, r3
 800199c:	3718      	adds	r7, #24
 800199e:	46bd      	mov	sp, r7
 80019a0:	bd80      	pop	{r7, pc}

080019a2 <_close>:
  }
  return len;
}

int _close(int file)
{
 80019a2:	b480      	push	{r7}
 80019a4:	b083      	sub	sp, #12
 80019a6:	af00      	add	r7, sp, #0
 80019a8:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80019aa:	f04f 33ff 	mov.w	r3, #4294967295
}
 80019ae:	4618      	mov	r0, r3
 80019b0:	370c      	adds	r7, #12
 80019b2:	46bd      	mov	sp, r7
 80019b4:	bc80      	pop	{r7}
 80019b6:	4770      	bx	lr

080019b8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80019b8:	b480      	push	{r7}
 80019ba:	b083      	sub	sp, #12
 80019bc:	af00      	add	r7, sp, #0
 80019be:	6078      	str	r0, [r7, #4]
 80019c0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80019c2:	683b      	ldr	r3, [r7, #0]
 80019c4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80019c8:	605a      	str	r2, [r3, #4]
  return 0;
 80019ca:	2300      	movs	r3, #0
}
 80019cc:	4618      	mov	r0, r3
 80019ce:	370c      	adds	r7, #12
 80019d0:	46bd      	mov	sp, r7
 80019d2:	bc80      	pop	{r7}
 80019d4:	4770      	bx	lr

080019d6 <_isatty>:

int _isatty(int file)
{
 80019d6:	b480      	push	{r7}
 80019d8:	b083      	sub	sp, #12
 80019da:	af00      	add	r7, sp, #0
 80019dc:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80019de:	2301      	movs	r3, #1
}
 80019e0:	4618      	mov	r0, r3
 80019e2:	370c      	adds	r7, #12
 80019e4:	46bd      	mov	sp, r7
 80019e6:	bc80      	pop	{r7}
 80019e8:	4770      	bx	lr

080019ea <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80019ea:	b480      	push	{r7}
 80019ec:	b085      	sub	sp, #20
 80019ee:	af00      	add	r7, sp, #0
 80019f0:	60f8      	str	r0, [r7, #12]
 80019f2:	60b9      	str	r1, [r7, #8]
 80019f4:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80019f6:	2300      	movs	r3, #0
}
 80019f8:	4618      	mov	r0, r3
 80019fa:	3714      	adds	r7, #20
 80019fc:	46bd      	mov	sp, r7
 80019fe:	bc80      	pop	{r7}
 8001a00:	4770      	bx	lr
	...

08001a04 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001a04:	b580      	push	{r7, lr}
 8001a06:	b086      	sub	sp, #24
 8001a08:	af00      	add	r7, sp, #0
 8001a0a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001a0c:	4a14      	ldr	r2, [pc, #80]	@ (8001a60 <_sbrk+0x5c>)
 8001a0e:	4b15      	ldr	r3, [pc, #84]	@ (8001a64 <_sbrk+0x60>)
 8001a10:	1ad3      	subs	r3, r2, r3
 8001a12:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001a14:	697b      	ldr	r3, [r7, #20]
 8001a16:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001a18:	4b13      	ldr	r3, [pc, #76]	@ (8001a68 <_sbrk+0x64>)
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	d102      	bne.n	8001a26 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001a20:	4b11      	ldr	r3, [pc, #68]	@ (8001a68 <_sbrk+0x64>)
 8001a22:	4a12      	ldr	r2, [pc, #72]	@ (8001a6c <_sbrk+0x68>)
 8001a24:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001a26:	4b10      	ldr	r3, [pc, #64]	@ (8001a68 <_sbrk+0x64>)
 8001a28:	681a      	ldr	r2, [r3, #0]
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	4413      	add	r3, r2
 8001a2e:	693a      	ldr	r2, [r7, #16]
 8001a30:	429a      	cmp	r2, r3
 8001a32:	d207      	bcs.n	8001a44 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001a34:	f004 fd3a 	bl	80064ac <__errno>
 8001a38:	4603      	mov	r3, r0
 8001a3a:	220c      	movs	r2, #12
 8001a3c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001a3e:	f04f 33ff 	mov.w	r3, #4294967295
 8001a42:	e009      	b.n	8001a58 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001a44:	4b08      	ldr	r3, [pc, #32]	@ (8001a68 <_sbrk+0x64>)
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001a4a:	4b07      	ldr	r3, [pc, #28]	@ (8001a68 <_sbrk+0x64>)
 8001a4c:	681a      	ldr	r2, [r3, #0]
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	4413      	add	r3, r2
 8001a52:	4a05      	ldr	r2, [pc, #20]	@ (8001a68 <_sbrk+0x64>)
 8001a54:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001a56:	68fb      	ldr	r3, [r7, #12]
}
 8001a58:	4618      	mov	r0, r3
 8001a5a:	3718      	adds	r7, #24
 8001a5c:	46bd      	mov	sp, r7
 8001a5e:	bd80      	pop	{r7, pc}
 8001a60:	2000c000 	.word	0x2000c000
 8001a64:	00000400 	.word	0x00000400
 8001a68:	200004b0 	.word	0x200004b0
 8001a6c:	20000650 	.word	0x20000650

08001a70 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001a70:	b480      	push	{r7}
 8001a72:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001a74:	bf00      	nop
 8001a76:	46bd      	mov	sp, r7
 8001a78:	bc80      	pop	{r7}
 8001a7a:	4770      	bx	lr

08001a7c <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001a7c:	b580      	push	{r7, lr}
 8001a7e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001a80:	4b11      	ldr	r3, [pc, #68]	@ (8001ac8 <MX_USART1_UART_Init+0x4c>)
 8001a82:	4a12      	ldr	r2, [pc, #72]	@ (8001acc <MX_USART1_UART_Init+0x50>)
 8001a84:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001a86:	4b10      	ldr	r3, [pc, #64]	@ (8001ac8 <MX_USART1_UART_Init+0x4c>)
 8001a88:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001a8c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001a8e:	4b0e      	ldr	r3, [pc, #56]	@ (8001ac8 <MX_USART1_UART_Init+0x4c>)
 8001a90:	2200      	movs	r2, #0
 8001a92:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001a94:	4b0c      	ldr	r3, [pc, #48]	@ (8001ac8 <MX_USART1_UART_Init+0x4c>)
 8001a96:	2200      	movs	r2, #0
 8001a98:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001a9a:	4b0b      	ldr	r3, [pc, #44]	@ (8001ac8 <MX_USART1_UART_Init+0x4c>)
 8001a9c:	2200      	movs	r2, #0
 8001a9e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001aa0:	4b09      	ldr	r3, [pc, #36]	@ (8001ac8 <MX_USART1_UART_Init+0x4c>)
 8001aa2:	220c      	movs	r2, #12
 8001aa4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001aa6:	4b08      	ldr	r3, [pc, #32]	@ (8001ac8 <MX_USART1_UART_Init+0x4c>)
 8001aa8:	2200      	movs	r2, #0
 8001aaa:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001aac:	4b06      	ldr	r3, [pc, #24]	@ (8001ac8 <MX_USART1_UART_Init+0x4c>)
 8001aae:	2200      	movs	r2, #0
 8001ab0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001ab2:	4805      	ldr	r0, [pc, #20]	@ (8001ac8 <MX_USART1_UART_Init+0x4c>)
 8001ab4:	f003 fae6 	bl	8005084 <HAL_UART_Init>
 8001ab8:	4603      	mov	r3, r0
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	d001      	beq.n	8001ac2 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001abe:	f7ff feb0 	bl	8001822 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001ac2:	bf00      	nop
 8001ac4:	bd80      	pop	{r7, pc}
 8001ac6:	bf00      	nop
 8001ac8:	200004b4 	.word	0x200004b4
 8001acc:	40013800 	.word	0x40013800

08001ad0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001ad0:	b580      	push	{r7, lr}
 8001ad2:	b088      	sub	sp, #32
 8001ad4:	af00      	add	r7, sp, #0
 8001ad6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ad8:	f107 0310 	add.w	r3, r7, #16
 8001adc:	2200      	movs	r2, #0
 8001ade:	601a      	str	r2, [r3, #0]
 8001ae0:	605a      	str	r2, [r3, #4]
 8001ae2:	609a      	str	r2, [r3, #8]
 8001ae4:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	4a1c      	ldr	r2, [pc, #112]	@ (8001b5c <HAL_UART_MspInit+0x8c>)
 8001aec:	4293      	cmp	r3, r2
 8001aee:	d131      	bne.n	8001b54 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001af0:	4b1b      	ldr	r3, [pc, #108]	@ (8001b60 <HAL_UART_MspInit+0x90>)
 8001af2:	699b      	ldr	r3, [r3, #24]
 8001af4:	4a1a      	ldr	r2, [pc, #104]	@ (8001b60 <HAL_UART_MspInit+0x90>)
 8001af6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001afa:	6193      	str	r3, [r2, #24]
 8001afc:	4b18      	ldr	r3, [pc, #96]	@ (8001b60 <HAL_UART_MspInit+0x90>)
 8001afe:	699b      	ldr	r3, [r3, #24]
 8001b00:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001b04:	60fb      	str	r3, [r7, #12]
 8001b06:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b08:	4b15      	ldr	r3, [pc, #84]	@ (8001b60 <HAL_UART_MspInit+0x90>)
 8001b0a:	699b      	ldr	r3, [r3, #24]
 8001b0c:	4a14      	ldr	r2, [pc, #80]	@ (8001b60 <HAL_UART_MspInit+0x90>)
 8001b0e:	f043 0304 	orr.w	r3, r3, #4
 8001b12:	6193      	str	r3, [r2, #24]
 8001b14:	4b12      	ldr	r3, [pc, #72]	@ (8001b60 <HAL_UART_MspInit+0x90>)
 8001b16:	699b      	ldr	r3, [r3, #24]
 8001b18:	f003 0304 	and.w	r3, r3, #4
 8001b1c:	60bb      	str	r3, [r7, #8]
 8001b1e:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001b20:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001b24:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b26:	2302      	movs	r3, #2
 8001b28:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001b2a:	2303      	movs	r3, #3
 8001b2c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b2e:	f107 0310 	add.w	r3, r7, #16
 8001b32:	4619      	mov	r1, r3
 8001b34:	480b      	ldr	r0, [pc, #44]	@ (8001b64 <HAL_UART_MspInit+0x94>)
 8001b36:	f001 fb3f 	bl	80031b8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001b3a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001b3e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001b40:	2300      	movs	r3, #0
 8001b42:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b44:	2300      	movs	r3, #0
 8001b46:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b48:	f107 0310 	add.w	r3, r7, #16
 8001b4c:	4619      	mov	r1, r3
 8001b4e:	4805      	ldr	r0, [pc, #20]	@ (8001b64 <HAL_UART_MspInit+0x94>)
 8001b50:	f001 fb32 	bl	80031b8 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8001b54:	bf00      	nop
 8001b56:	3720      	adds	r7, #32
 8001b58:	46bd      	mov	sp, r7
 8001b5a:	bd80      	pop	{r7, pc}
 8001b5c:	40013800 	.word	0x40013800
 8001b60:	40021000 	.word	0x40021000
 8001b64:	40010800 	.word	0x40010800

08001b68 <__io_putchar>:
  /* USER CODE END USART1_MspDeInit 1 */
  }
}

/* USER CODE BEGIN 1 */
int __io_putchar(int ch) {
 8001b68:	b580      	push	{r7, lr}
 8001b6a:	b082      	sub	sp, #8
 8001b6c:	af00      	add	r7, sp, #0
 8001b6e:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit( & huart1, (uint8_t * ) & ch, 1, HAL_MAX_DELAY);
 8001b70:	1d39      	adds	r1, r7, #4
 8001b72:	f04f 33ff 	mov.w	r3, #4294967295
 8001b76:	2201      	movs	r2, #1
 8001b78:	4803      	ldr	r0, [pc, #12]	@ (8001b88 <__io_putchar+0x20>)
 8001b7a:	f003 fad3 	bl	8005124 <HAL_UART_Transmit>
    return ch;
 8001b7e:	687b      	ldr	r3, [r7, #4]
}
 8001b80:	4618      	mov	r0, r3
 8001b82:	3708      	adds	r7, #8
 8001b84:	46bd      	mov	sp, r7
 8001b86:	bd80      	pop	{r7, pc}
 8001b88:	200004b4 	.word	0x200004b4

08001b8c <_write>:

int _write(int file, char * ptr, int len) {
 8001b8c:	b580      	push	{r7, lr}
 8001b8e:	b086      	sub	sp, #24
 8001b90:	af00      	add	r7, sp, #0
 8001b92:	60f8      	str	r0, [r7, #12]
 8001b94:	60b9      	str	r1, [r7, #8]
 8001b96:	607a      	str	r2, [r7, #4]
    for (int i = 0; i < len; i++) {
 8001b98:	2300      	movs	r3, #0
 8001b9a:	617b      	str	r3, [r7, #20]
 8001b9c:	e009      	b.n	8001bb2 <_write+0x26>
        __io_putchar( * ptr++);
 8001b9e:	68bb      	ldr	r3, [r7, #8]
 8001ba0:	1c5a      	adds	r2, r3, #1
 8001ba2:	60ba      	str	r2, [r7, #8]
 8001ba4:	781b      	ldrb	r3, [r3, #0]
 8001ba6:	4618      	mov	r0, r3
 8001ba8:	f7ff ffde 	bl	8001b68 <__io_putchar>
    for (int i = 0; i < len; i++) {
 8001bac:	697b      	ldr	r3, [r7, #20]
 8001bae:	3301      	adds	r3, #1
 8001bb0:	617b      	str	r3, [r7, #20]
 8001bb2:	697a      	ldr	r2, [r7, #20]
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	429a      	cmp	r2, r3
 8001bb8:	dbf1      	blt.n	8001b9e <_write+0x12>
    }
    return len;
 8001bba:	687b      	ldr	r3, [r7, #4]
}
 8001bbc:	4618      	mov	r0, r3
 8001bbe:	3718      	adds	r7, #24
 8001bc0:	46bd      	mov	sp, r7
 8001bc2:	bd80      	pop	{r7, pc}

08001bc4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001bc4:	f7ff ff54 	bl	8001a70 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001bc8:	480b      	ldr	r0, [pc, #44]	@ (8001bf8 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001bca:	490c      	ldr	r1, [pc, #48]	@ (8001bfc <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001bcc:	4a0c      	ldr	r2, [pc, #48]	@ (8001c00 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001bce:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001bd0:	e002      	b.n	8001bd8 <LoopCopyDataInit>

08001bd2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001bd2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001bd4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001bd6:	3304      	adds	r3, #4

08001bd8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001bd8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001bda:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001bdc:	d3f9      	bcc.n	8001bd2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001bde:	4a09      	ldr	r2, [pc, #36]	@ (8001c04 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001be0:	4c09      	ldr	r4, [pc, #36]	@ (8001c08 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001be2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001be4:	e001      	b.n	8001bea <LoopFillZerobss>

08001be6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001be6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001be8:	3204      	adds	r2, #4

08001bea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001bea:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001bec:	d3fb      	bcc.n	8001be6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001bee:	f004 fc63 	bl	80064b8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001bf2:	f7ff fcad 	bl	8001550 <main>
  bx lr
 8001bf6:	4770      	bx	lr
  ldr r0, =_sdata
 8001bf8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001bfc:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001c00:	0800a0a4 	.word	0x0800a0a4
  ldr r2, =_sbss
 8001c04:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8001c08:	2000064c 	.word	0x2000064c

08001c0c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001c0c:	e7fe      	b.n	8001c0c <ADC1_2_IRQHandler>
	...

08001c10 <AHT20_Init>:
 *  Created on: Dec 28, 2025
 *      Author: wjw
 */

#include "AHT20.h"
void AHT20_Init(){
 8001c10:	b580      	push	{r7, lr}
 8001c12:	b084      	sub	sp, #16
 8001c14:	af02      	add	r7, sp, #8
	 uint8_t readBuffer;
	 HAL_Delay(40);
 8001c16:	2028      	movs	r0, #40	@ 0x28
 8001c18:	f000 f9d0 	bl	8001fbc <HAL_Delay>
	 HAL_I2C_Master_Receive(&hi2c1, AHT20_ADDRESS, &readBuffer, 1, HAL_MAX_DELAY);
 8001c1c:	1dfa      	adds	r2, r7, #7
 8001c1e:	f04f 33ff 	mov.w	r3, #4294967295
 8001c22:	9300      	str	r3, [sp, #0]
 8001c24:	2301      	movs	r3, #1
 8001c26:	2170      	movs	r1, #112	@ 0x70
 8001c28:	480e      	ldr	r0, [pc, #56]	@ (8001c64 <AHT20_Init+0x54>)
 8001c2a:	f001 fe9b 	bl	8003964 <HAL_I2C_Master_Receive>
	 if ((readBuffer & 0x08) == 0x00){
 8001c2e:	79fb      	ldrb	r3, [r7, #7]
 8001c30:	f003 0308 	and.w	r3, r3, #8
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	d110      	bne.n	8001c5a <AHT20_Init+0x4a>
		 uint8_t sendBuffer[3] = {0xBE,0x08,0x00};
 8001c38:	4a0b      	ldr	r2, [pc, #44]	@ (8001c68 <AHT20_Init+0x58>)
 8001c3a:	1d3b      	adds	r3, r7, #4
 8001c3c:	6812      	ldr	r2, [r2, #0]
 8001c3e:	4611      	mov	r1, r2
 8001c40:	8019      	strh	r1, [r3, #0]
 8001c42:	3302      	adds	r3, #2
 8001c44:	0c12      	lsrs	r2, r2, #16
 8001c46:	701a      	strb	r2, [r3, #0]
		 HAL_I2C_Master_Transmit(&hi2c1, AHT20_ADDRESS, sendBuffer, 3, HAL_MAX_DELAY);
 8001c48:	1d3a      	adds	r2, r7, #4
 8001c4a:	f04f 33ff 	mov.w	r3, #4294967295
 8001c4e:	9300      	str	r3, [sp, #0]
 8001c50:	2303      	movs	r3, #3
 8001c52:	2170      	movs	r1, #112	@ 0x70
 8001c54:	4803      	ldr	r0, [pc, #12]	@ (8001c64 <AHT20_Init+0x54>)
 8001c56:	f001 fd87 	bl	8003768 <HAL_I2C_Master_Transmit>
	 }
}
 8001c5a:	bf00      	nop
 8001c5c:	3708      	adds	r7, #8
 8001c5e:	46bd      	mov	sp, r7
 8001c60:	bd80      	pop	{r7, pc}
 8001c62:	bf00      	nop
 8001c64:	20000264 	.word	0x20000264
 8001c68:	08009c28 	.word	0x08009c28

08001c6c <AHT20_Read>:

void AHT20_Read(float *Temperature, float *Humidity){
 8001c6c:	b580      	push	{r7, lr}
 8001c6e:	b088      	sub	sp, #32
 8001c70:	af02      	add	r7, sp, #8
 8001c72:	6078      	str	r0, [r7, #4]
 8001c74:	6039      	str	r1, [r7, #0]
	 uint8_t sendBuffer[3] = {0xAC,0x33,0x00};
 8001c76:	4a34      	ldr	r2, [pc, #208]	@ (8001d48 <AHT20_Read+0xdc>)
 8001c78:	f107 0310 	add.w	r3, r7, #16
 8001c7c:	6812      	ldr	r2, [r2, #0]
 8001c7e:	4611      	mov	r1, r2
 8001c80:	8019      	strh	r1, [r3, #0]
 8001c82:	3302      	adds	r3, #2
 8001c84:	0c12      	lsrs	r2, r2, #16
 8001c86:	701a      	strb	r2, [r3, #0]
	 uint8_t readBuffer[6];

	 HAL_I2C_Master_Transmit(&hi2c1, AHT20_ADDRESS, sendBuffer, 3, HAL_MAX_DELAY);
 8001c88:	f107 0210 	add.w	r2, r7, #16
 8001c8c:	f04f 33ff 	mov.w	r3, #4294967295
 8001c90:	9300      	str	r3, [sp, #0]
 8001c92:	2303      	movs	r3, #3
 8001c94:	2170      	movs	r1, #112	@ 0x70
 8001c96:	482d      	ldr	r0, [pc, #180]	@ (8001d4c <AHT20_Read+0xe0>)
 8001c98:	f001 fd66 	bl	8003768 <HAL_I2C_Master_Transmit>
	 HAL_Delay(75);
 8001c9c:	204b      	movs	r0, #75	@ 0x4b
 8001c9e:	f000 f98d 	bl	8001fbc <HAL_Delay>
	 HAL_I2C_Master_Receive(&hi2c1, AHT20_ADDRESS, readBuffer, 6, HAL_MAX_DELAY);
 8001ca2:	f107 0208 	add.w	r2, r7, #8
 8001ca6:	f04f 33ff 	mov.w	r3, #4294967295
 8001caa:	9300      	str	r3, [sp, #0]
 8001cac:	2306      	movs	r3, #6
 8001cae:	2170      	movs	r1, #112	@ 0x70
 8001cb0:	4826      	ldr	r0, [pc, #152]	@ (8001d4c <AHT20_Read+0xe0>)
 8001cb2:	f001 fe57 	bl	8003964 <HAL_I2C_Master_Receive>

	 if((readBuffer[0] & 0x80) == 0x00){
 8001cb6:	7a3b      	ldrb	r3, [r7, #8]
 8001cb8:	b25b      	sxtb	r3, r3
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	db3f      	blt.n	8001d3e <AHT20_Read+0xd2>
		 uint32_t data = 0;
 8001cbe:	2300      	movs	r3, #0
 8001cc0:	617b      	str	r3, [r7, #20]
		 data = ((uint32_t)readBuffer[3] >> 4) + ((uint32_t)readBuffer[2] << 4) + ((uint32_t)readBuffer[1] << 12);
 8001cc2:	7afb      	ldrb	r3, [r7, #11]
 8001cc4:	091b      	lsrs	r3, r3, #4
 8001cc6:	b2db      	uxtb	r3, r3
 8001cc8:	461a      	mov	r2, r3
 8001cca:	7abb      	ldrb	r3, [r7, #10]
 8001ccc:	011b      	lsls	r3, r3, #4
 8001cce:	441a      	add	r2, r3
 8001cd0:	7a7b      	ldrb	r3, [r7, #9]
 8001cd2:	031b      	lsls	r3, r3, #12
 8001cd4:	4413      	add	r3, r2
 8001cd6:	617b      	str	r3, [r7, #20]
		 *Humidity = data *100.0f / (1 << 20);
 8001cd8:	6978      	ldr	r0, [r7, #20]
 8001cda:	f7ff f867 	bl	8000dac <__aeabi_ui2f>
 8001cde:	4603      	mov	r3, r0
 8001ce0:	491b      	ldr	r1, [pc, #108]	@ (8001d50 <AHT20_Read+0xe4>)
 8001ce2:	4618      	mov	r0, r3
 8001ce4:	f7ff f8ba 	bl	8000e5c <__aeabi_fmul>
 8001ce8:	4603      	mov	r3, r0
 8001cea:	f04f 4193 	mov.w	r1, #1233125376	@ 0x49800000
 8001cee:	4618      	mov	r0, r3
 8001cf0:	f7ff f968 	bl	8000fc4 <__aeabi_fdiv>
 8001cf4:	4603      	mov	r3, r0
 8001cf6:	461a      	mov	r2, r3
 8001cf8:	683b      	ldr	r3, [r7, #0]
 8001cfa:	601a      	str	r2, [r3, #0]

		 data = (((uint32_t)readBuffer[3] & 0x0F) << 16) + ((uint32_t)readBuffer[4] << 8) + (uint32_t)readBuffer[5];
 8001cfc:	7afb      	ldrb	r3, [r7, #11]
 8001cfe:	041b      	lsls	r3, r3, #16
 8001d00:	f403 2270 	and.w	r2, r3, #983040	@ 0xf0000
 8001d04:	7b3b      	ldrb	r3, [r7, #12]
 8001d06:	021b      	lsls	r3, r3, #8
 8001d08:	4413      	add	r3, r2
 8001d0a:	7b7a      	ldrb	r2, [r7, #13]
 8001d0c:	4413      	add	r3, r2
 8001d0e:	617b      	str	r3, [r7, #20]
		 *Temperature = data * 200.0f /(1<<20) - 50;
 8001d10:	6978      	ldr	r0, [r7, #20]
 8001d12:	f7ff f84b 	bl	8000dac <__aeabi_ui2f>
 8001d16:	4603      	mov	r3, r0
 8001d18:	490e      	ldr	r1, [pc, #56]	@ (8001d54 <AHT20_Read+0xe8>)
 8001d1a:	4618      	mov	r0, r3
 8001d1c:	f7ff f89e 	bl	8000e5c <__aeabi_fmul>
 8001d20:	4603      	mov	r3, r0
 8001d22:	f04f 4193 	mov.w	r1, #1233125376	@ 0x49800000
 8001d26:	4618      	mov	r0, r3
 8001d28:	f7ff f94c 	bl	8000fc4 <__aeabi_fdiv>
 8001d2c:	4603      	mov	r3, r0
 8001d2e:	490a      	ldr	r1, [pc, #40]	@ (8001d58 <AHT20_Read+0xec>)
 8001d30:	4618      	mov	r0, r3
 8001d32:	f7fe ff89 	bl	8000c48 <__aeabi_fsub>
 8001d36:	4603      	mov	r3, r0
 8001d38:	461a      	mov	r2, r3
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	601a      	str	r2, [r3, #0]
	 }
}
 8001d3e:	bf00      	nop
 8001d40:	3718      	adds	r7, #24
 8001d42:	46bd      	mov	sp, r7
 8001d44:	bd80      	pop	{r7, pc}
 8001d46:	bf00      	nop
 8001d48:	08009c2c 	.word	0x08009c2c
 8001d4c:	20000264 	.word	0x20000264
 8001d50:	42c80000 	.word	0x42c80000
 8001d54:	43480000 	.word	0x43480000
 8001d58:	42480000 	.word	0x42480000

08001d5c <MPU6050_Init>:
#define MPU6050_ACCEL_CONFIG   0x1C
#define MPU6050_WHO_AM_I       0x75
#define MPU6050_ACCEL_XOUT_H   0x3B

void MPU6050_Init(void)
{
 8001d5c:	b580      	push	{r7, lr}
 8001d5e:	b084      	sub	sp, #16
 8001d60:	af02      	add	r7, sp, #8
    uint8_t readBuffer;
    uint8_t sendBuffer[2];

    HAL_Delay(100);
 8001d62:	2064      	movs	r0, #100	@ 0x64
 8001d64:	f000 f92a 	bl	8001fbc <HAL_Delay>

    /* 1.  WHO_AM_I */
    sendBuffer[0] = MPU6050_WHO_AM_I;
 8001d68:	2375      	movs	r3, #117	@ 0x75
 8001d6a:	713b      	strb	r3, [r7, #4]
    HAL_I2C_Master_Transmit(&hi2c1, MPU6050_ADDRESS, sendBuffer, 1, HAL_MAX_DELAY);
 8001d6c:	1d3a      	adds	r2, r7, #4
 8001d6e:	f04f 33ff 	mov.w	r3, #4294967295
 8001d72:	9300      	str	r3, [sp, #0]
 8001d74:	2301      	movs	r3, #1
 8001d76:	21d0      	movs	r1, #208	@ 0xd0
 8001d78:	4829      	ldr	r0, [pc, #164]	@ (8001e20 <MPU6050_Init+0xc4>)
 8001d7a:	f001 fcf5 	bl	8003768 <HAL_I2C_Master_Transmit>
    HAL_I2C_Master_Receive(&hi2c1, MPU6050_ADDRESS, &readBuffer, 1, HAL_MAX_DELAY);
 8001d7e:	1dfa      	adds	r2, r7, #7
 8001d80:	f04f 33ff 	mov.w	r3, #4294967295
 8001d84:	9300      	str	r3, [sp, #0]
 8001d86:	2301      	movs	r3, #1
 8001d88:	21d0      	movs	r1, #208	@ 0xd0
 8001d8a:	4825      	ldr	r0, [pc, #148]	@ (8001e20 <MPU6050_Init+0xc4>)
 8001d8c:	f001 fdea 	bl	8003964 <HAL_I2C_Master_Receive>
    /* readBuffer  0x68 */

    /* 2.  */
    sendBuffer[0] = MPU6050_PWR_MGMT_1;
 8001d90:	236b      	movs	r3, #107	@ 0x6b
 8001d92:	713b      	strb	r3, [r7, #4]
    sendBuffer[1] = 0x00;
 8001d94:	2300      	movs	r3, #0
 8001d96:	717b      	strb	r3, [r7, #5]
    HAL_I2C_Master_Transmit(&hi2c1, MPU6050_ADDRESS, sendBuffer, 2, HAL_MAX_DELAY);
 8001d98:	1d3a      	adds	r2, r7, #4
 8001d9a:	f04f 33ff 	mov.w	r3, #4294967295
 8001d9e:	9300      	str	r3, [sp, #0]
 8001da0:	2302      	movs	r3, #2
 8001da2:	21d0      	movs	r1, #208	@ 0xd0
 8001da4:	481e      	ldr	r0, [pc, #120]	@ (8001e20 <MPU6050_Init+0xc4>)
 8001da6:	f001 fcdf 	bl	8003768 <HAL_I2C_Master_Transmit>
    HAL_Delay(10);
 8001daa:	200a      	movs	r0, #10
 8001dac:	f000 f906 	bl	8001fbc <HAL_Delay>

    /* 3. 1kHz / (1 + 7) = 125Hz */
    sendBuffer[0] = MPU6050_SMPLRT_DIV;
 8001db0:	2319      	movs	r3, #25
 8001db2:	713b      	strb	r3, [r7, #4]
    sendBuffer[1] = 0x07;
 8001db4:	2307      	movs	r3, #7
 8001db6:	717b      	strb	r3, [r7, #5]
    HAL_I2C_Master_Transmit(&hi2c1, MPU6050_ADDRESS, sendBuffer, 2, HAL_MAX_DELAY);
 8001db8:	1d3a      	adds	r2, r7, #4
 8001dba:	f04f 33ff 	mov.w	r3, #4294967295
 8001dbe:	9300      	str	r3, [sp, #0]
 8001dc0:	2302      	movs	r3, #2
 8001dc2:	21d0      	movs	r1, #208	@ 0xd0
 8001dc4:	4816      	ldr	r0, [pc, #88]	@ (8001e20 <MPU6050_Init+0xc4>)
 8001dc6:	f001 fccf 	bl	8003768 <HAL_I2C_Master_Transmit>

    /* 4.  */
    sendBuffer[0] = MPU6050_CONFIG;
 8001dca:	231a      	movs	r3, #26
 8001dcc:	713b      	strb	r3, [r7, #4]
    sendBuffer[1] = 0x06;
 8001dce:	2306      	movs	r3, #6
 8001dd0:	717b      	strb	r3, [r7, #5]
    HAL_I2C_Master_Transmit(&hi2c1, MPU6050_ADDRESS, sendBuffer, 2, HAL_MAX_DELAY);
 8001dd2:	1d3a      	adds	r2, r7, #4
 8001dd4:	f04f 33ff 	mov.w	r3, #4294967295
 8001dd8:	9300      	str	r3, [sp, #0]
 8001dda:	2302      	movs	r3, #2
 8001ddc:	21d0      	movs	r1, #208	@ 0xd0
 8001dde:	4810      	ldr	r0, [pc, #64]	@ (8001e20 <MPU6050_Init+0xc4>)
 8001de0:	f001 fcc2 	bl	8003768 <HAL_I2C_Master_Transmit>

    /* 5.  2000 dps */
    sendBuffer[0] = MPU6050_GYRO_CONFIG;
 8001de4:	231b      	movs	r3, #27
 8001de6:	713b      	strb	r3, [r7, #4]
    sendBuffer[1] = 0x18;
 8001de8:	2318      	movs	r3, #24
 8001dea:	717b      	strb	r3, [r7, #5]
    HAL_I2C_Master_Transmit(&hi2c1, MPU6050_ADDRESS, sendBuffer, 2, HAL_MAX_DELAY);
 8001dec:	1d3a      	adds	r2, r7, #4
 8001dee:	f04f 33ff 	mov.w	r3, #4294967295
 8001df2:	9300      	str	r3, [sp, #0]
 8001df4:	2302      	movs	r3, #2
 8001df6:	21d0      	movs	r1, #208	@ 0xd0
 8001df8:	4809      	ldr	r0, [pc, #36]	@ (8001e20 <MPU6050_Init+0xc4>)
 8001dfa:	f001 fcb5 	bl	8003768 <HAL_I2C_Master_Transmit>

    /* 6.  2g */
    sendBuffer[0] = MPU6050_ACCEL_CONFIG;
 8001dfe:	231c      	movs	r3, #28
 8001e00:	713b      	strb	r3, [r7, #4]
    sendBuffer[1] = 0x00;
 8001e02:	2300      	movs	r3, #0
 8001e04:	717b      	strb	r3, [r7, #5]
    HAL_I2C_Master_Transmit(&hi2c1, MPU6050_ADDRESS, sendBuffer, 2, HAL_MAX_DELAY);
 8001e06:	1d3a      	adds	r2, r7, #4
 8001e08:	f04f 33ff 	mov.w	r3, #4294967295
 8001e0c:	9300      	str	r3, [sp, #0]
 8001e0e:	2302      	movs	r3, #2
 8001e10:	21d0      	movs	r1, #208	@ 0xd0
 8001e12:	4803      	ldr	r0, [pc, #12]	@ (8001e20 <MPU6050_Init+0xc4>)
 8001e14:	f001 fca8 	bl	8003768 <HAL_I2C_Master_Transmit>
}
 8001e18:	bf00      	nop
 8001e1a:	3708      	adds	r7, #8
 8001e1c:	46bd      	mov	sp, r7
 8001e1e:	bd80      	pop	{r7, pc}
 8001e20:	20000264 	.word	0x20000264

08001e24 <MPU6050_Read>:

void MPU6050_Read(int16_t *ax, int16_t *ay, int16_t *az,
                  int16_t *gx, int16_t *gy, int16_t *gz,
                  int16_t *temp)
{
 8001e24:	b580      	push	{r7, lr}
 8001e26:	b08a      	sub	sp, #40	@ 0x28
 8001e28:	af02      	add	r7, sp, #8
 8001e2a:	60f8      	str	r0, [r7, #12]
 8001e2c:	60b9      	str	r1, [r7, #8]
 8001e2e:	607a      	str	r2, [r7, #4]
 8001e30:	603b      	str	r3, [r7, #0]
    uint8_t sendBuffer;
    uint8_t readBuffer[14];

    /*  */
    sendBuffer = MPU6050_ACCEL_XOUT_H;
 8001e32:	233b      	movs	r3, #59	@ 0x3b
 8001e34:	77fb      	strb	r3, [r7, #31]
    HAL_I2C_Master_Transmit(&hi2c1, MPU6050_ADDRESS, &sendBuffer, 1, HAL_MAX_DELAY);
 8001e36:	f107 021f 	add.w	r2, r7, #31
 8001e3a:	f04f 33ff 	mov.w	r3, #4294967295
 8001e3e:	9300      	str	r3, [sp, #0]
 8001e40:	2301      	movs	r3, #1
 8001e42:	21d0      	movs	r1, #208	@ 0xd0
 8001e44:	482b      	ldr	r0, [pc, #172]	@ (8001ef4 <MPU6050_Read+0xd0>)
 8001e46:	f001 fc8f 	bl	8003768 <HAL_I2C_Master_Transmit>

    /*  14  */
    HAL_I2C_Master_Receive(&hi2c1, MPU6050_ADDRESS, readBuffer, 14, HAL_MAX_DELAY);
 8001e4a:	f107 0210 	add.w	r2, r7, #16
 8001e4e:	f04f 33ff 	mov.w	r3, #4294967295
 8001e52:	9300      	str	r3, [sp, #0]
 8001e54:	230e      	movs	r3, #14
 8001e56:	21d0      	movs	r1, #208	@ 0xd0
 8001e58:	4826      	ldr	r0, [pc, #152]	@ (8001ef4 <MPU6050_Read+0xd0>)
 8001e5a:	f001 fd83 	bl	8003964 <HAL_I2C_Master_Receive>

    *ax = (int16_t)(readBuffer[0]  << 8 | readBuffer[1]);
 8001e5e:	7c3b      	ldrb	r3, [r7, #16]
 8001e60:	b21b      	sxth	r3, r3
 8001e62:	021b      	lsls	r3, r3, #8
 8001e64:	b21a      	sxth	r2, r3
 8001e66:	7c7b      	ldrb	r3, [r7, #17]
 8001e68:	b21b      	sxth	r3, r3
 8001e6a:	4313      	orrs	r3, r2
 8001e6c:	b21a      	sxth	r2, r3
 8001e6e:	68fb      	ldr	r3, [r7, #12]
 8001e70:	801a      	strh	r2, [r3, #0]
    *ay = (int16_t)(readBuffer[2]  << 8 | readBuffer[3]);
 8001e72:	7cbb      	ldrb	r3, [r7, #18]
 8001e74:	b21b      	sxth	r3, r3
 8001e76:	021b      	lsls	r3, r3, #8
 8001e78:	b21a      	sxth	r2, r3
 8001e7a:	7cfb      	ldrb	r3, [r7, #19]
 8001e7c:	b21b      	sxth	r3, r3
 8001e7e:	4313      	orrs	r3, r2
 8001e80:	b21a      	sxth	r2, r3
 8001e82:	68bb      	ldr	r3, [r7, #8]
 8001e84:	801a      	strh	r2, [r3, #0]
    *az = (int16_t)(readBuffer[4]  << 8 | readBuffer[5]);
 8001e86:	7d3b      	ldrb	r3, [r7, #20]
 8001e88:	b21b      	sxth	r3, r3
 8001e8a:	021b      	lsls	r3, r3, #8
 8001e8c:	b21a      	sxth	r2, r3
 8001e8e:	7d7b      	ldrb	r3, [r7, #21]
 8001e90:	b21b      	sxth	r3, r3
 8001e92:	4313      	orrs	r3, r2
 8001e94:	b21a      	sxth	r2, r3
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	801a      	strh	r2, [r3, #0]
    *temp = (int16_t)(readBuffer[6] << 8 | readBuffer[7]);
 8001e9a:	7dbb      	ldrb	r3, [r7, #22]
 8001e9c:	b21b      	sxth	r3, r3
 8001e9e:	021b      	lsls	r3, r3, #8
 8001ea0:	b21a      	sxth	r2, r3
 8001ea2:	7dfb      	ldrb	r3, [r7, #23]
 8001ea4:	b21b      	sxth	r3, r3
 8001ea6:	4313      	orrs	r3, r2
 8001ea8:	b21a      	sxth	r2, r3
 8001eaa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001eac:	801a      	strh	r2, [r3, #0]
    *gx = (int16_t)(readBuffer[8]  << 8 | readBuffer[9]);
 8001eae:	7e3b      	ldrb	r3, [r7, #24]
 8001eb0:	b21b      	sxth	r3, r3
 8001eb2:	021b      	lsls	r3, r3, #8
 8001eb4:	b21a      	sxth	r2, r3
 8001eb6:	7e7b      	ldrb	r3, [r7, #25]
 8001eb8:	b21b      	sxth	r3, r3
 8001eba:	4313      	orrs	r3, r2
 8001ebc:	b21a      	sxth	r2, r3
 8001ebe:	683b      	ldr	r3, [r7, #0]
 8001ec0:	801a      	strh	r2, [r3, #0]
    *gy = (int16_t)(readBuffer[10] << 8 | readBuffer[11]);
 8001ec2:	7ebb      	ldrb	r3, [r7, #26]
 8001ec4:	b21b      	sxth	r3, r3
 8001ec6:	021b      	lsls	r3, r3, #8
 8001ec8:	b21a      	sxth	r2, r3
 8001eca:	7efb      	ldrb	r3, [r7, #27]
 8001ecc:	b21b      	sxth	r3, r3
 8001ece:	4313      	orrs	r3, r2
 8001ed0:	b21a      	sxth	r2, r3
 8001ed2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001ed4:	801a      	strh	r2, [r3, #0]
    *gz = (int16_t)(readBuffer[12] << 8 | readBuffer[13]);
 8001ed6:	7f3b      	ldrb	r3, [r7, #28]
 8001ed8:	b21b      	sxth	r3, r3
 8001eda:	021b      	lsls	r3, r3, #8
 8001edc:	b21a      	sxth	r2, r3
 8001ede:	7f7b      	ldrb	r3, [r7, #29]
 8001ee0:	b21b      	sxth	r3, r3
 8001ee2:	4313      	orrs	r3, r2
 8001ee4:	b21a      	sxth	r2, r3
 8001ee6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001ee8:	801a      	strh	r2, [r3, #0]
}
 8001eea:	bf00      	nop
 8001eec:	3720      	adds	r7, #32
 8001eee:	46bd      	mov	sp, r7
 8001ef0:	bd80      	pop	{r7, pc}
 8001ef2:	bf00      	nop
 8001ef4:	20000264 	.word	0x20000264

08001ef8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001ef8:	b580      	push	{r7, lr}
 8001efa:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001efc:	4b08      	ldr	r3, [pc, #32]	@ (8001f20 <HAL_Init+0x28>)
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	4a07      	ldr	r2, [pc, #28]	@ (8001f20 <HAL_Init+0x28>)
 8001f02:	f043 0310 	orr.w	r3, r3, #16
 8001f06:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001f08:	2003      	movs	r0, #3
 8001f0a:	f000 fdd3 	bl	8002ab4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001f0e:	200f      	movs	r0, #15
 8001f10:	f000 f808 	bl	8001f24 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001f14:	f7ff fc8c 	bl	8001830 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001f18:	2300      	movs	r3, #0
}
 8001f1a:	4618      	mov	r0, r3
 8001f1c:	bd80      	pop	{r7, pc}
 8001f1e:	bf00      	nop
 8001f20:	40022000 	.word	0x40022000

08001f24 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001f24:	b580      	push	{r7, lr}
 8001f26:	b082      	sub	sp, #8
 8001f28:	af00      	add	r7, sp, #0
 8001f2a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001f2c:	4b12      	ldr	r3, [pc, #72]	@ (8001f78 <HAL_InitTick+0x54>)
 8001f2e:	681a      	ldr	r2, [r3, #0]
 8001f30:	4b12      	ldr	r3, [pc, #72]	@ (8001f7c <HAL_InitTick+0x58>)
 8001f32:	781b      	ldrb	r3, [r3, #0]
 8001f34:	4619      	mov	r1, r3
 8001f36:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001f3a:	fbb3 f3f1 	udiv	r3, r3, r1
 8001f3e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f42:	4618      	mov	r0, r3
 8001f44:	f000 fdeb 	bl	8002b1e <HAL_SYSTICK_Config>
 8001f48:	4603      	mov	r3, r0
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d001      	beq.n	8001f52 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001f4e:	2301      	movs	r3, #1
 8001f50:	e00e      	b.n	8001f70 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	2b0f      	cmp	r3, #15
 8001f56:	d80a      	bhi.n	8001f6e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001f58:	2200      	movs	r2, #0
 8001f5a:	6879      	ldr	r1, [r7, #4]
 8001f5c:	f04f 30ff 	mov.w	r0, #4294967295
 8001f60:	f000 fdb3 	bl	8002aca <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001f64:	4a06      	ldr	r2, [pc, #24]	@ (8001f80 <HAL_InitTick+0x5c>)
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001f6a:	2300      	movs	r3, #0
 8001f6c:	e000      	b.n	8001f70 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001f6e:	2301      	movs	r3, #1
}
 8001f70:	4618      	mov	r0, r3
 8001f72:	3708      	adds	r7, #8
 8001f74:	46bd      	mov	sp, r7
 8001f76:	bd80      	pop	{r7, pc}
 8001f78:	20000000 	.word	0x20000000
 8001f7c:	20000008 	.word	0x20000008
 8001f80:	20000004 	.word	0x20000004

08001f84 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001f84:	b480      	push	{r7}
 8001f86:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001f88:	4b05      	ldr	r3, [pc, #20]	@ (8001fa0 <HAL_IncTick+0x1c>)
 8001f8a:	781b      	ldrb	r3, [r3, #0]
 8001f8c:	461a      	mov	r2, r3
 8001f8e:	4b05      	ldr	r3, [pc, #20]	@ (8001fa4 <HAL_IncTick+0x20>)
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	4413      	add	r3, r2
 8001f94:	4a03      	ldr	r2, [pc, #12]	@ (8001fa4 <HAL_IncTick+0x20>)
 8001f96:	6013      	str	r3, [r2, #0]
}
 8001f98:	bf00      	nop
 8001f9a:	46bd      	mov	sp, r7
 8001f9c:	bc80      	pop	{r7}
 8001f9e:	4770      	bx	lr
 8001fa0:	20000008 	.word	0x20000008
 8001fa4:	200004fc 	.word	0x200004fc

08001fa8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001fa8:	b480      	push	{r7}
 8001faa:	af00      	add	r7, sp, #0
  return uwTick;
 8001fac:	4b02      	ldr	r3, [pc, #8]	@ (8001fb8 <HAL_GetTick+0x10>)
 8001fae:	681b      	ldr	r3, [r3, #0]
}
 8001fb0:	4618      	mov	r0, r3
 8001fb2:	46bd      	mov	sp, r7
 8001fb4:	bc80      	pop	{r7}
 8001fb6:	4770      	bx	lr
 8001fb8:	200004fc 	.word	0x200004fc

08001fbc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001fbc:	b580      	push	{r7, lr}
 8001fbe:	b084      	sub	sp, #16
 8001fc0:	af00      	add	r7, sp, #0
 8001fc2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001fc4:	f7ff fff0 	bl	8001fa8 <HAL_GetTick>
 8001fc8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001fce:	68fb      	ldr	r3, [r7, #12]
 8001fd0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001fd4:	d005      	beq.n	8001fe2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001fd6:	4b0a      	ldr	r3, [pc, #40]	@ (8002000 <HAL_Delay+0x44>)
 8001fd8:	781b      	ldrb	r3, [r3, #0]
 8001fda:	461a      	mov	r2, r3
 8001fdc:	68fb      	ldr	r3, [r7, #12]
 8001fde:	4413      	add	r3, r2
 8001fe0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001fe2:	bf00      	nop
 8001fe4:	f7ff ffe0 	bl	8001fa8 <HAL_GetTick>
 8001fe8:	4602      	mov	r2, r0
 8001fea:	68bb      	ldr	r3, [r7, #8]
 8001fec:	1ad3      	subs	r3, r2, r3
 8001fee:	68fa      	ldr	r2, [r7, #12]
 8001ff0:	429a      	cmp	r2, r3
 8001ff2:	d8f7      	bhi.n	8001fe4 <HAL_Delay+0x28>
  {
  }
}
 8001ff4:	bf00      	nop
 8001ff6:	bf00      	nop
 8001ff8:	3710      	adds	r7, #16
 8001ffa:	46bd      	mov	sp, r7
 8001ffc:	bd80      	pop	{r7, pc}
 8001ffe:	bf00      	nop
 8002000:	20000008 	.word	0x20000008

08002004 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002004:	b580      	push	{r7, lr}
 8002006:	b086      	sub	sp, #24
 8002008:	af00      	add	r7, sp, #0
 800200a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800200c:	2300      	movs	r3, #0
 800200e:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8002010:	2300      	movs	r3, #0
 8002012:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8002014:	2300      	movs	r3, #0
 8002016:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8002018:	2300      	movs	r3, #0
 800201a:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	2b00      	cmp	r3, #0
 8002020:	d101      	bne.n	8002026 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8002022:	2301      	movs	r3, #1
 8002024:	e0ce      	b.n	80021c4 <HAL_ADC_Init+0x1c0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	689b      	ldr	r3, [r3, #8]
 800202a:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002030:	2b00      	cmp	r3, #0
 8002032:	d109      	bne.n	8002048 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	2200      	movs	r2, #0
 8002038:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	2200      	movs	r2, #0
 800203e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002042:	6878      	ldr	r0, [r7, #4]
 8002044:	f7ff f928 	bl	8001298 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002048:	6878      	ldr	r0, [r7, #4]
 800204a:	f000 fb11 	bl	8002670 <ADC_ConversionStop_Disable>
 800204e:	4603      	mov	r3, r0
 8002050:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002056:	f003 0310 	and.w	r3, r3, #16
 800205a:	2b00      	cmp	r3, #0
 800205c:	f040 80a9 	bne.w	80021b2 <HAL_ADC_Init+0x1ae>
 8002060:	7dfb      	ldrb	r3, [r7, #23]
 8002062:	2b00      	cmp	r3, #0
 8002064:	f040 80a5 	bne.w	80021b2 <HAL_ADC_Init+0x1ae>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800206c:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002070:	f023 0302 	bic.w	r3, r3, #2
 8002074:	f043 0202 	orr.w	r2, r3, #2
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	4951      	ldr	r1, [pc, #324]	@ (80021cc <HAL_ADC_Init+0x1c8>)
 8002086:	428b      	cmp	r3, r1
 8002088:	d10a      	bne.n	80020a0 <HAL_ADC_Init+0x9c>
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	69db      	ldr	r3, [r3, #28]
 800208e:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8002092:	d002      	beq.n	800209a <HAL_ADC_Init+0x96>
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	69db      	ldr	r3, [r3, #28]
 8002098:	e004      	b.n	80020a4 <HAL_ADC_Init+0xa0>
 800209a:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800209e:	e001      	b.n	80020a4 <HAL_ADC_Init+0xa0>
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80020a4:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	7b1b      	ldrb	r3, [r3, #12]
 80020aa:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80020ac:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80020ae:	68ba      	ldr	r2, [r7, #8]
 80020b0:	4313      	orrs	r3, r2
 80020b2:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	689b      	ldr	r3, [r3, #8]
 80020b8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80020bc:	d003      	beq.n	80020c6 <HAL_ADC_Init+0xc2>
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	689b      	ldr	r3, [r3, #8]
 80020c2:	2b01      	cmp	r3, #1
 80020c4:	d102      	bne.n	80020cc <HAL_ADC_Init+0xc8>
 80020c6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80020ca:	e000      	b.n	80020ce <HAL_ADC_Init+0xca>
 80020cc:	2300      	movs	r3, #0
 80020ce:	693a      	ldr	r2, [r7, #16]
 80020d0:	4313      	orrs	r3, r2
 80020d2:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	7d1b      	ldrb	r3, [r3, #20]
 80020d8:	2b01      	cmp	r3, #1
 80020da:	d119      	bne.n	8002110 <HAL_ADC_Init+0x10c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	7b1b      	ldrb	r3, [r3, #12]
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	d109      	bne.n	80020f8 <HAL_ADC_Init+0xf4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	699b      	ldr	r3, [r3, #24]
 80020e8:	3b01      	subs	r3, #1
 80020ea:	035a      	lsls	r2, r3, #13
 80020ec:	693b      	ldr	r3, [r7, #16]
 80020ee:	4313      	orrs	r3, r2
 80020f0:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80020f4:	613b      	str	r3, [r7, #16]
 80020f6:	e00b      	b.n	8002110 <HAL_ADC_Init+0x10c>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80020fc:	f043 0220 	orr.w	r2, r3, #32
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002108:	f043 0201 	orr.w	r2, r3, #1
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	685b      	ldr	r3, [r3, #4]
 8002116:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	693a      	ldr	r2, [r7, #16]
 8002120:	430a      	orrs	r2, r1
 8002122:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	689a      	ldr	r2, [r3, #8]
 800212a:	4b29      	ldr	r3, [pc, #164]	@ (80021d0 <HAL_ADC_Init+0x1cc>)
 800212c:	4013      	ands	r3, r2
 800212e:	687a      	ldr	r2, [r7, #4]
 8002130:	6812      	ldr	r2, [r2, #0]
 8002132:	68b9      	ldr	r1, [r7, #8]
 8002134:	430b      	orrs	r3, r1
 8002136:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	689b      	ldr	r3, [r3, #8]
 800213c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002140:	d003      	beq.n	800214a <HAL_ADC_Init+0x146>
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	689b      	ldr	r3, [r3, #8]
 8002146:	2b01      	cmp	r3, #1
 8002148:	d104      	bne.n	8002154 <HAL_ADC_Init+0x150>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	691b      	ldr	r3, [r3, #16]
 800214e:	3b01      	subs	r3, #1
 8002150:	051b      	lsls	r3, r3, #20
 8002152:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800215a:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	68fa      	ldr	r2, [r7, #12]
 8002164:	430a      	orrs	r2, r1
 8002166:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	689a      	ldr	r2, [r3, #8]
 800216e:	4b19      	ldr	r3, [pc, #100]	@ (80021d4 <HAL_ADC_Init+0x1d0>)
 8002170:	4013      	ands	r3, r2
 8002172:	68ba      	ldr	r2, [r7, #8]
 8002174:	429a      	cmp	r2, r3
 8002176:	d10b      	bne.n	8002190 <HAL_ADC_Init+0x18c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	2200      	movs	r2, #0
 800217c:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002182:	f023 0303 	bic.w	r3, r3, #3
 8002186:	f043 0201 	orr.w	r2, r3, #1
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800218e:	e018      	b.n	80021c2 <HAL_ADC_Init+0x1be>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002194:	f023 0312 	bic.w	r3, r3, #18
 8002198:	f043 0210 	orr.w	r2, r3, #16
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80021a4:	f043 0201 	orr.w	r2, r3, #1
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 80021ac:	2301      	movs	r3, #1
 80021ae:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80021b0:	e007      	b.n	80021c2 <HAL_ADC_Init+0x1be>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021b6:	f043 0210 	orr.w	r2, r3, #16
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 80021be:	2301      	movs	r3, #1
 80021c0:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80021c2:	7dfb      	ldrb	r3, [r7, #23]
}
 80021c4:	4618      	mov	r0, r3
 80021c6:	3718      	adds	r7, #24
 80021c8:	46bd      	mov	sp, r7
 80021ca:	bd80      	pop	{r7, pc}
 80021cc:	40013c00 	.word	0x40013c00
 80021d0:	ffe1f7fd 	.word	0xffe1f7fd
 80021d4:	ff1f0efe 	.word	0xff1f0efe

080021d8 <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 80021d8:	b580      	push	{r7, lr}
 80021da:	b086      	sub	sp, #24
 80021dc:	af00      	add	r7, sp, #0
 80021de:	60f8      	str	r0, [r7, #12]
 80021e0:	60b9      	str	r1, [r7, #8]
 80021e2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80021e4:	2300      	movs	r3, #0
 80021e6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	4a64      	ldr	r2, [pc, #400]	@ (8002380 <HAL_ADC_Start_DMA+0x1a8>)
 80021ee:	4293      	cmp	r3, r2
 80021f0:	d004      	beq.n	80021fc <HAL_ADC_Start_DMA+0x24>
 80021f2:	68fb      	ldr	r3, [r7, #12]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	4a63      	ldr	r2, [pc, #396]	@ (8002384 <HAL_ADC_Start_DMA+0x1ac>)
 80021f8:	4293      	cmp	r3, r2
 80021fa:	d106      	bne.n	800220a <HAL_ADC_Start_DMA+0x32>
 80021fc:	4b60      	ldr	r3, [pc, #384]	@ (8002380 <HAL_ADC_Start_DMA+0x1a8>)
 80021fe:	685b      	ldr	r3, [r3, #4]
 8002200:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8002204:	2b00      	cmp	r3, #0
 8002206:	f040 80b3 	bne.w	8002370 <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800220a:	68fb      	ldr	r3, [r7, #12]
 800220c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002210:	2b01      	cmp	r3, #1
 8002212:	d101      	bne.n	8002218 <HAL_ADC_Start_DMA+0x40>
 8002214:	2302      	movs	r3, #2
 8002216:	e0ae      	b.n	8002376 <HAL_ADC_Start_DMA+0x19e>
 8002218:	68fb      	ldr	r3, [r7, #12]
 800221a:	2201      	movs	r2, #1
 800221c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8002220:	68f8      	ldr	r0, [r7, #12]
 8002222:	f000 f9cb 	bl	80025bc <ADC_Enable>
 8002226:	4603      	mov	r3, r0
 8002228:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800222a:	7dfb      	ldrb	r3, [r7, #23]
 800222c:	2b00      	cmp	r3, #0
 800222e:	f040 809a 	bne.w	8002366 <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8002232:	68fb      	ldr	r3, [r7, #12]
 8002234:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002236:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800223a:	f023 0301 	bic.w	r3, r3, #1
 800223e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002242:	68fb      	ldr	r3, [r7, #12]
 8002244:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8002246:	68fb      	ldr	r3, [r7, #12]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	4a4e      	ldr	r2, [pc, #312]	@ (8002384 <HAL_ADC_Start_DMA+0x1ac>)
 800224c:	4293      	cmp	r3, r2
 800224e:	d105      	bne.n	800225c <HAL_ADC_Start_DMA+0x84>
 8002250:	4b4b      	ldr	r3, [pc, #300]	@ (8002380 <HAL_ADC_Start_DMA+0x1a8>)
 8002252:	685b      	ldr	r3, [r3, #4]
 8002254:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8002258:	2b00      	cmp	r3, #0
 800225a:	d115      	bne.n	8002288 <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800225c:	68fb      	ldr	r3, [r7, #12]
 800225e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002260:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8002264:	68fb      	ldr	r3, [r7, #12]
 8002266:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002268:	68fb      	ldr	r3, [r7, #12]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	685b      	ldr	r3, [r3, #4]
 800226e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002272:	2b00      	cmp	r3, #0
 8002274:	d026      	beq.n	80022c4 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002276:	68fb      	ldr	r3, [r7, #12]
 8002278:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800227a:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800227e:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002282:	68fb      	ldr	r3, [r7, #12]
 8002284:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002286:	e01d      	b.n	80022c4 <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800228c:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	4a39      	ldr	r2, [pc, #228]	@ (8002380 <HAL_ADC_Start_DMA+0x1a8>)
 800229a:	4293      	cmp	r3, r2
 800229c:	d004      	beq.n	80022a8 <HAL_ADC_Start_DMA+0xd0>
 800229e:	68fb      	ldr	r3, [r7, #12]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	4a38      	ldr	r2, [pc, #224]	@ (8002384 <HAL_ADC_Start_DMA+0x1ac>)
 80022a4:	4293      	cmp	r3, r2
 80022a6:	d10d      	bne.n	80022c4 <HAL_ADC_Start_DMA+0xec>
 80022a8:	4b35      	ldr	r3, [pc, #212]	@ (8002380 <HAL_ADC_Start_DMA+0x1a8>)
 80022aa:	685b      	ldr	r3, [r3, #4]
 80022ac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d007      	beq.n	80022c4 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80022b4:	68fb      	ldr	r3, [r7, #12]
 80022b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80022b8:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80022bc:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80022c0:	68fb      	ldr	r3, [r7, #12]
 80022c2:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80022c4:	68fb      	ldr	r3, [r7, #12]
 80022c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80022c8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	d006      	beq.n	80022de <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80022d4:	f023 0206 	bic.w	r2, r3, #6
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	62da      	str	r2, [r3, #44]	@ 0x2c
 80022dc:	e002      	b.n	80022e4 <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 80022de:	68fb      	ldr	r3, [r7, #12]
 80022e0:	2200      	movs	r2, #0
 80022e2:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	2200      	movs	r2, #0
 80022e8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	6a1b      	ldr	r3, [r3, #32]
 80022f0:	4a25      	ldr	r2, [pc, #148]	@ (8002388 <HAL_ADC_Start_DMA+0x1b0>)
 80022f2:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	6a1b      	ldr	r3, [r3, #32]
 80022f8:	4a24      	ldr	r2, [pc, #144]	@ (800238c <HAL_ADC_Start_DMA+0x1b4>)
 80022fa:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80022fc:	68fb      	ldr	r3, [r7, #12]
 80022fe:	6a1b      	ldr	r3, [r3, #32]
 8002300:	4a23      	ldr	r2, [pc, #140]	@ (8002390 <HAL_ADC_Start_DMA+0x1b8>)
 8002302:	631a      	str	r2, [r3, #48]	@ 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8002304:	68fb      	ldr	r3, [r7, #12]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	f06f 0202 	mvn.w	r2, #2
 800230c:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 800230e:	68fb      	ldr	r3, [r7, #12]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	689a      	ldr	r2, [r3, #8]
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800231c:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	6a18      	ldr	r0, [r3, #32]
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	334c      	adds	r3, #76	@ 0x4c
 8002328:	4619      	mov	r1, r3
 800232a:	68ba      	ldr	r2, [r7, #8]
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	f000 fc79 	bl	8002c24 <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 8002332:	68fb      	ldr	r3, [r7, #12]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	689b      	ldr	r3, [r3, #8]
 8002338:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 800233c:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8002340:	d108      	bne.n	8002354 <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8002342:	68fb      	ldr	r3, [r7, #12]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	689a      	ldr	r2, [r3, #8]
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 8002350:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8002352:	e00f      	b.n	8002374 <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	689a      	ldr	r2, [r3, #8]
 800235a:	68fb      	ldr	r3, [r7, #12]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8002362:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8002364:	e006      	b.n	8002374 <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002366:	68fb      	ldr	r3, [r7, #12]
 8002368:	2200      	movs	r2, #0
 800236a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    if (tmp_hal_status == HAL_OK)
 800236e:	e001      	b.n	8002374 <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002370:	2301      	movs	r3, #1
 8002372:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002374:	7dfb      	ldrb	r3, [r7, #23]
}
 8002376:	4618      	mov	r0, r3
 8002378:	3718      	adds	r7, #24
 800237a:	46bd      	mov	sp, r7
 800237c:	bd80      	pop	{r7, pc}
 800237e:	bf00      	nop
 8002380:	40012400 	.word	0x40012400
 8002384:	40012800 	.word	0x40012800
 8002388:	080026f3 	.word	0x080026f3
 800238c:	0800276f 	.word	0x0800276f
 8002390:	0800278b 	.word	0x0800278b

08002394 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002394:	b480      	push	{r7}
 8002396:	b083      	sub	sp, #12
 8002398:	af00      	add	r7, sp, #0
 800239a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 800239c:	bf00      	nop
 800239e:	370c      	adds	r7, #12
 80023a0:	46bd      	mov	sp, r7
 80023a2:	bc80      	pop	{r7}
 80023a4:	4770      	bx	lr

080023a6 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 80023a6:	b480      	push	{r7}
 80023a8:	b083      	sub	sp, #12
 80023aa:	af00      	add	r7, sp, #0
 80023ac:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 80023ae:	bf00      	nop
 80023b0:	370c      	adds	r7, #12
 80023b2:	46bd      	mov	sp, r7
 80023b4:	bc80      	pop	{r7}
 80023b6:	4770      	bx	lr

080023b8 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80023b8:	b480      	push	{r7}
 80023ba:	b083      	sub	sp, #12
 80023bc:	af00      	add	r7, sp, #0
 80023be:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80023c0:	bf00      	nop
 80023c2:	370c      	adds	r7, #12
 80023c4:	46bd      	mov	sp, r7
 80023c6:	bc80      	pop	{r7}
 80023c8:	4770      	bx	lr
	...

080023cc <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 80023cc:	b480      	push	{r7}
 80023ce:	b085      	sub	sp, #20
 80023d0:	af00      	add	r7, sp, #0
 80023d2:	6078      	str	r0, [r7, #4]
 80023d4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80023d6:	2300      	movs	r3, #0
 80023d8:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 80023da:	2300      	movs	r3, #0
 80023dc:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80023e4:	2b01      	cmp	r3, #1
 80023e6:	d101      	bne.n	80023ec <HAL_ADC_ConfigChannel+0x20>
 80023e8:	2302      	movs	r3, #2
 80023ea:	e0dc      	b.n	80025a6 <HAL_ADC_ConfigChannel+0x1da>
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	2201      	movs	r2, #1
 80023f0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80023f4:	683b      	ldr	r3, [r7, #0]
 80023f6:	685b      	ldr	r3, [r3, #4]
 80023f8:	2b06      	cmp	r3, #6
 80023fa:	d81c      	bhi.n	8002436 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002402:	683b      	ldr	r3, [r7, #0]
 8002404:	685a      	ldr	r2, [r3, #4]
 8002406:	4613      	mov	r3, r2
 8002408:	009b      	lsls	r3, r3, #2
 800240a:	4413      	add	r3, r2
 800240c:	3b05      	subs	r3, #5
 800240e:	221f      	movs	r2, #31
 8002410:	fa02 f303 	lsl.w	r3, r2, r3
 8002414:	43db      	mvns	r3, r3
 8002416:	4019      	ands	r1, r3
 8002418:	683b      	ldr	r3, [r7, #0]
 800241a:	6818      	ldr	r0, [r3, #0]
 800241c:	683b      	ldr	r3, [r7, #0]
 800241e:	685a      	ldr	r2, [r3, #4]
 8002420:	4613      	mov	r3, r2
 8002422:	009b      	lsls	r3, r3, #2
 8002424:	4413      	add	r3, r2
 8002426:	3b05      	subs	r3, #5
 8002428:	fa00 f203 	lsl.w	r2, r0, r3
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	430a      	orrs	r2, r1
 8002432:	635a      	str	r2, [r3, #52]	@ 0x34
 8002434:	e03c      	b.n	80024b0 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002436:	683b      	ldr	r3, [r7, #0]
 8002438:	685b      	ldr	r3, [r3, #4]
 800243a:	2b0c      	cmp	r3, #12
 800243c:	d81c      	bhi.n	8002478 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002444:	683b      	ldr	r3, [r7, #0]
 8002446:	685a      	ldr	r2, [r3, #4]
 8002448:	4613      	mov	r3, r2
 800244a:	009b      	lsls	r3, r3, #2
 800244c:	4413      	add	r3, r2
 800244e:	3b23      	subs	r3, #35	@ 0x23
 8002450:	221f      	movs	r2, #31
 8002452:	fa02 f303 	lsl.w	r3, r2, r3
 8002456:	43db      	mvns	r3, r3
 8002458:	4019      	ands	r1, r3
 800245a:	683b      	ldr	r3, [r7, #0]
 800245c:	6818      	ldr	r0, [r3, #0]
 800245e:	683b      	ldr	r3, [r7, #0]
 8002460:	685a      	ldr	r2, [r3, #4]
 8002462:	4613      	mov	r3, r2
 8002464:	009b      	lsls	r3, r3, #2
 8002466:	4413      	add	r3, r2
 8002468:	3b23      	subs	r3, #35	@ 0x23
 800246a:	fa00 f203 	lsl.w	r2, r0, r3
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	430a      	orrs	r2, r1
 8002474:	631a      	str	r2, [r3, #48]	@ 0x30
 8002476:	e01b      	b.n	80024b0 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800247e:	683b      	ldr	r3, [r7, #0]
 8002480:	685a      	ldr	r2, [r3, #4]
 8002482:	4613      	mov	r3, r2
 8002484:	009b      	lsls	r3, r3, #2
 8002486:	4413      	add	r3, r2
 8002488:	3b41      	subs	r3, #65	@ 0x41
 800248a:	221f      	movs	r2, #31
 800248c:	fa02 f303 	lsl.w	r3, r2, r3
 8002490:	43db      	mvns	r3, r3
 8002492:	4019      	ands	r1, r3
 8002494:	683b      	ldr	r3, [r7, #0]
 8002496:	6818      	ldr	r0, [r3, #0]
 8002498:	683b      	ldr	r3, [r7, #0]
 800249a:	685a      	ldr	r2, [r3, #4]
 800249c:	4613      	mov	r3, r2
 800249e:	009b      	lsls	r3, r3, #2
 80024a0:	4413      	add	r3, r2
 80024a2:	3b41      	subs	r3, #65	@ 0x41
 80024a4:	fa00 f203 	lsl.w	r2, r0, r3
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	430a      	orrs	r2, r1
 80024ae:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 80024b0:	683b      	ldr	r3, [r7, #0]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	2b09      	cmp	r3, #9
 80024b6:	d91c      	bls.n	80024f2 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	68d9      	ldr	r1, [r3, #12]
 80024be:	683b      	ldr	r3, [r7, #0]
 80024c0:	681a      	ldr	r2, [r3, #0]
 80024c2:	4613      	mov	r3, r2
 80024c4:	005b      	lsls	r3, r3, #1
 80024c6:	4413      	add	r3, r2
 80024c8:	3b1e      	subs	r3, #30
 80024ca:	2207      	movs	r2, #7
 80024cc:	fa02 f303 	lsl.w	r3, r2, r3
 80024d0:	43db      	mvns	r3, r3
 80024d2:	4019      	ands	r1, r3
 80024d4:	683b      	ldr	r3, [r7, #0]
 80024d6:	6898      	ldr	r0, [r3, #8]
 80024d8:	683b      	ldr	r3, [r7, #0]
 80024da:	681a      	ldr	r2, [r3, #0]
 80024dc:	4613      	mov	r3, r2
 80024de:	005b      	lsls	r3, r3, #1
 80024e0:	4413      	add	r3, r2
 80024e2:	3b1e      	subs	r3, #30
 80024e4:	fa00 f203 	lsl.w	r2, r0, r3
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	430a      	orrs	r2, r1
 80024ee:	60da      	str	r2, [r3, #12]
 80024f0:	e019      	b.n	8002526 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	6919      	ldr	r1, [r3, #16]
 80024f8:	683b      	ldr	r3, [r7, #0]
 80024fa:	681a      	ldr	r2, [r3, #0]
 80024fc:	4613      	mov	r3, r2
 80024fe:	005b      	lsls	r3, r3, #1
 8002500:	4413      	add	r3, r2
 8002502:	2207      	movs	r2, #7
 8002504:	fa02 f303 	lsl.w	r3, r2, r3
 8002508:	43db      	mvns	r3, r3
 800250a:	4019      	ands	r1, r3
 800250c:	683b      	ldr	r3, [r7, #0]
 800250e:	6898      	ldr	r0, [r3, #8]
 8002510:	683b      	ldr	r3, [r7, #0]
 8002512:	681a      	ldr	r2, [r3, #0]
 8002514:	4613      	mov	r3, r2
 8002516:	005b      	lsls	r3, r3, #1
 8002518:	4413      	add	r3, r2
 800251a:	fa00 f203 	lsl.w	r2, r0, r3
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	430a      	orrs	r2, r1
 8002524:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002526:	683b      	ldr	r3, [r7, #0]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	2b10      	cmp	r3, #16
 800252c:	d003      	beq.n	8002536 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 800252e:	683b      	ldr	r3, [r7, #0]
 8002530:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002532:	2b11      	cmp	r3, #17
 8002534:	d132      	bne.n	800259c <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	4a1d      	ldr	r2, [pc, #116]	@ (80025b0 <HAL_ADC_ConfigChannel+0x1e4>)
 800253c:	4293      	cmp	r3, r2
 800253e:	d125      	bne.n	800258c <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	689b      	ldr	r3, [r3, #8]
 8002546:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800254a:	2b00      	cmp	r3, #0
 800254c:	d126      	bne.n	800259c <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	689a      	ldr	r2, [r3, #8]
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 800255c:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800255e:	683b      	ldr	r3, [r7, #0]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	2b10      	cmp	r3, #16
 8002564:	d11a      	bne.n	800259c <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002566:	4b13      	ldr	r3, [pc, #76]	@ (80025b4 <HAL_ADC_ConfigChannel+0x1e8>)
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	4a13      	ldr	r2, [pc, #76]	@ (80025b8 <HAL_ADC_ConfigChannel+0x1ec>)
 800256c:	fba2 2303 	umull	r2, r3, r2, r3
 8002570:	0c9a      	lsrs	r2, r3, #18
 8002572:	4613      	mov	r3, r2
 8002574:	009b      	lsls	r3, r3, #2
 8002576:	4413      	add	r3, r2
 8002578:	005b      	lsls	r3, r3, #1
 800257a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800257c:	e002      	b.n	8002584 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 800257e:	68bb      	ldr	r3, [r7, #8]
 8002580:	3b01      	subs	r3, #1
 8002582:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002584:	68bb      	ldr	r3, [r7, #8]
 8002586:	2b00      	cmp	r3, #0
 8002588:	d1f9      	bne.n	800257e <HAL_ADC_ConfigChannel+0x1b2>
 800258a:	e007      	b.n	800259c <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002590:	f043 0220 	orr.w	r2, r3, #32
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 8002598:	2301      	movs	r3, #1
 800259a:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	2200      	movs	r2, #0
 80025a0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80025a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80025a6:	4618      	mov	r0, r3
 80025a8:	3714      	adds	r7, #20
 80025aa:	46bd      	mov	sp, r7
 80025ac:	bc80      	pop	{r7}
 80025ae:	4770      	bx	lr
 80025b0:	40012400 	.word	0x40012400
 80025b4:	20000000 	.word	0x20000000
 80025b8:	431bde83 	.word	0x431bde83

080025bc <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 80025bc:	b580      	push	{r7, lr}
 80025be:	b084      	sub	sp, #16
 80025c0:	af00      	add	r7, sp, #0
 80025c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80025c4:	2300      	movs	r3, #0
 80025c6:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 80025c8:	2300      	movs	r3, #0
 80025ca:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	689b      	ldr	r3, [r3, #8]
 80025d2:	f003 0301 	and.w	r3, r3, #1
 80025d6:	2b01      	cmp	r3, #1
 80025d8:	d040      	beq.n	800265c <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	689a      	ldr	r2, [r3, #8]
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	f042 0201 	orr.w	r2, r2, #1
 80025e8:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80025ea:	4b1f      	ldr	r3, [pc, #124]	@ (8002668 <ADC_Enable+0xac>)
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	4a1f      	ldr	r2, [pc, #124]	@ (800266c <ADC_Enable+0xb0>)
 80025f0:	fba2 2303 	umull	r2, r3, r2, r3
 80025f4:	0c9b      	lsrs	r3, r3, #18
 80025f6:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80025f8:	e002      	b.n	8002600 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 80025fa:	68bb      	ldr	r3, [r7, #8]
 80025fc:	3b01      	subs	r3, #1
 80025fe:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002600:	68bb      	ldr	r3, [r7, #8]
 8002602:	2b00      	cmp	r3, #0
 8002604:	d1f9      	bne.n	80025fa <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002606:	f7ff fccf 	bl	8001fa8 <HAL_GetTick>
 800260a:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 800260c:	e01f      	b.n	800264e <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800260e:	f7ff fccb 	bl	8001fa8 <HAL_GetTick>
 8002612:	4602      	mov	r2, r0
 8002614:	68fb      	ldr	r3, [r7, #12]
 8002616:	1ad3      	subs	r3, r2, r3
 8002618:	2b02      	cmp	r3, #2
 800261a:	d918      	bls.n	800264e <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	689b      	ldr	r3, [r3, #8]
 8002622:	f003 0301 	and.w	r3, r3, #1
 8002626:	2b01      	cmp	r3, #1
 8002628:	d011      	beq.n	800264e <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800262e:	f043 0210 	orr.w	r2, r3, #16
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800263a:	f043 0201 	orr.w	r2, r3, #1
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	2200      	movs	r2, #0
 8002646:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 800264a:	2301      	movs	r3, #1
 800264c:	e007      	b.n	800265e <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	689b      	ldr	r3, [r3, #8]
 8002654:	f003 0301 	and.w	r3, r3, #1
 8002658:	2b01      	cmp	r3, #1
 800265a:	d1d8      	bne.n	800260e <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 800265c:	2300      	movs	r3, #0
}
 800265e:	4618      	mov	r0, r3
 8002660:	3710      	adds	r7, #16
 8002662:	46bd      	mov	sp, r7
 8002664:	bd80      	pop	{r7, pc}
 8002666:	bf00      	nop
 8002668:	20000000 	.word	0x20000000
 800266c:	431bde83 	.word	0x431bde83

08002670 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8002670:	b580      	push	{r7, lr}
 8002672:	b084      	sub	sp, #16
 8002674:	af00      	add	r7, sp, #0
 8002676:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002678:	2300      	movs	r3, #0
 800267a:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	689b      	ldr	r3, [r3, #8]
 8002682:	f003 0301 	and.w	r3, r3, #1
 8002686:	2b01      	cmp	r3, #1
 8002688:	d12e      	bne.n	80026e8 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	689a      	ldr	r2, [r3, #8]
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	f022 0201 	bic.w	r2, r2, #1
 8002698:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 800269a:	f7ff fc85 	bl	8001fa8 <HAL_GetTick>
 800269e:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 80026a0:	e01b      	b.n	80026da <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80026a2:	f7ff fc81 	bl	8001fa8 <HAL_GetTick>
 80026a6:	4602      	mov	r2, r0
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	1ad3      	subs	r3, r2, r3
 80026ac:	2b02      	cmp	r3, #2
 80026ae:	d914      	bls.n	80026da <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	689b      	ldr	r3, [r3, #8]
 80026b6:	f003 0301 	and.w	r3, r3, #1
 80026ba:	2b01      	cmp	r3, #1
 80026bc:	d10d      	bne.n	80026da <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026c2:	f043 0210 	orr.w	r2, r3, #16
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80026ce:	f043 0201 	orr.w	r2, r3, #1
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 80026d6:	2301      	movs	r3, #1
 80026d8:	e007      	b.n	80026ea <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	689b      	ldr	r3, [r3, #8]
 80026e0:	f003 0301 	and.w	r3, r3, #1
 80026e4:	2b01      	cmp	r3, #1
 80026e6:	d0dc      	beq.n	80026a2 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80026e8:	2300      	movs	r3, #0
}
 80026ea:	4618      	mov	r0, r3
 80026ec:	3710      	adds	r7, #16
 80026ee:	46bd      	mov	sp, r7
 80026f0:	bd80      	pop	{r7, pc}

080026f2 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80026f2:	b580      	push	{r7, lr}
 80026f4:	b084      	sub	sp, #16
 80026f6:	af00      	add	r7, sp, #0
 80026f8:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026fe:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002704:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8002708:	2b00      	cmp	r3, #0
 800270a:	d127      	bne.n	800275c <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002710:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	629a      	str	r2, [r3, #40]	@ 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	689b      	ldr	r3, [r3, #8]
 800271e:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8002722:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8002726:	d115      	bne.n	8002754 <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800272c:	2b00      	cmp	r3, #0
 800272e:	d111      	bne.n	8002754 <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002734:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	629a      	str	r2, [r3, #40]	@ 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002740:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002744:	2b00      	cmp	r3, #0
 8002746:	d105      	bne.n	8002754 <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800274c:	f043 0201 	orr.w	r2, r3, #1
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002754:	68f8      	ldr	r0, [r7, #12]
 8002756:	f7ff fe1d 	bl	8002394 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 800275a:	e004      	b.n	8002766 <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 800275c:	68fb      	ldr	r3, [r7, #12]
 800275e:	6a1b      	ldr	r3, [r3, #32]
 8002760:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002762:	6878      	ldr	r0, [r7, #4]
 8002764:	4798      	blx	r3
}
 8002766:	bf00      	nop
 8002768:	3710      	adds	r7, #16
 800276a:	46bd      	mov	sp, r7
 800276c:	bd80      	pop	{r7, pc}

0800276e <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800276e:	b580      	push	{r7, lr}
 8002770:	b084      	sub	sp, #16
 8002772:	af00      	add	r7, sp, #0
 8002774:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800277a:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800277c:	68f8      	ldr	r0, [r7, #12]
 800277e:	f7ff fe12 	bl	80023a6 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002782:	bf00      	nop
 8002784:	3710      	adds	r7, #16
 8002786:	46bd      	mov	sp, r7
 8002788:	bd80      	pop	{r7, pc}

0800278a <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 800278a:	b580      	push	{r7, lr}
 800278c:	b084      	sub	sp, #16
 800278e:	af00      	add	r7, sp, #0
 8002790:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002796:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800279c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	629a      	str	r2, [r3, #40]	@ 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80027a8:	f043 0204 	orr.w	r2, r3, #4
 80027ac:	68fb      	ldr	r3, [r7, #12]
 80027ae:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80027b0:	68f8      	ldr	r0, [r7, #12]
 80027b2:	f7ff fe01 	bl	80023b8 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80027b6:	bf00      	nop
 80027b8:	3710      	adds	r7, #16
 80027ba:	46bd      	mov	sp, r7
 80027bc:	bd80      	pop	{r7, pc}
	...

080027c0 <HAL_ADCEx_Calibration_Start>:
  *         the completion of this function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 80027c0:	b590      	push	{r4, r7, lr}
 80027c2:	b087      	sub	sp, #28
 80027c4:	af00      	add	r7, sp, #0
 80027c6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80027c8:	2300      	movs	r3, #0
 80027ca:	75fb      	strb	r3, [r7, #23]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0U;
 80027cc:	2300      	movs	r3, #0
 80027ce:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80027d6:	2b01      	cmp	r3, #1
 80027d8:	d101      	bne.n	80027de <HAL_ADCEx_Calibration_Start+0x1e>
 80027da:	2302      	movs	r3, #2
 80027dc:	e097      	b.n	800290e <HAL_ADCEx_Calibration_Start+0x14e>
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	2201      	movs	r2, #1
 80027e2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
   /* 1. Disable ADC peripheral                                                 */
   tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80027e6:	6878      	ldr	r0, [r7, #4]
 80027e8:	f7ff ff42 	bl	8002670 <ADC_ConversionStop_Disable>
 80027ec:	4603      	mov	r3, r0
 80027ee:	75fb      	strb	r3, [r7, #23]
  
   /* 2. Calibration prerequisite delay before starting the calibration.       */
   /*    - ADC must be enabled for at least two ADC clock cycles               */
   tmp_hal_status = ADC_Enable(hadc);
 80027f0:	6878      	ldr	r0, [r7, #4]
 80027f2:	f7ff fee3 	bl	80025bc <ADC_Enable>
 80027f6:	4603      	mov	r3, r0
 80027f8:	75fb      	strb	r3, [r7, #23]

   /* Check if ADC is effectively enabled */
   if (tmp_hal_status == HAL_OK)
 80027fa:	7dfb      	ldrb	r3, [r7, #23]
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	f040 8081 	bne.w	8002904 <HAL_ADCEx_Calibration_Start+0x144>
   {
     /* Set ADC state */
     ADC_STATE_CLR_SET(hadc->State,
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002806:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800280a:	f023 0302 	bic.w	r3, r3, #2
 800280e:	f043 0202 	orr.w	r2, r3, #2
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Hardware prerequisite: delay before starting the calibration.          */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles.  */
    /*  - Wait for the expected ADC clock cycles delay */
    wait_loop_index = ((SystemCoreClock
                        / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8002816:	4b40      	ldr	r3, [pc, #256]	@ (8002918 <HAL_ADCEx_Calibration_Start+0x158>)
 8002818:	681c      	ldr	r4, [r3, #0]
 800281a:	2002      	movs	r0, #2
 800281c:	f002 fb5a 	bl	8004ed4 <HAL_RCCEx_GetPeriphCLKFreq>
 8002820:	4603      	mov	r3, r0
 8002822:	fbb4 f3f3 	udiv	r3, r4, r3
                       * ADC_PRECALIBRATION_DELAY_ADCCLOCKCYCLES        );
 8002826:	005b      	lsls	r3, r3, #1
    wait_loop_index = ((SystemCoreClock
 8002828:	60fb      	str	r3, [r7, #12]

    while(wait_loop_index != 0U)
 800282a:	e002      	b.n	8002832 <HAL_ADCEx_Calibration_Start+0x72>
    {
      wait_loop_index--;
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	3b01      	subs	r3, #1
 8002830:	60fb      	str	r3, [r7, #12]
    while(wait_loop_index != 0U)
 8002832:	68fb      	ldr	r3, [r7, #12]
 8002834:	2b00      	cmp	r3, #0
 8002836:	d1f9      	bne.n	800282c <HAL_ADCEx_Calibration_Start+0x6c>
    }

    /* 3. Resets ADC calibration registers */  
    SET_BIT(hadc->Instance->CR2, ADC_CR2_RSTCAL);
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	689a      	ldr	r2, [r3, #8]
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	f042 0208 	orr.w	r2, r2, #8
 8002846:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8002848:	f7ff fbae 	bl	8001fa8 <HAL_GetTick>
 800284c:	6138      	str	r0, [r7, #16]

    /* Wait for calibration reset completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 800284e:	e01b      	b.n	8002888 <HAL_ADCEx_Calibration_Start+0xc8>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8002850:	f7ff fbaa 	bl	8001fa8 <HAL_GetTick>
 8002854:	4602      	mov	r2, r0
 8002856:	693b      	ldr	r3, [r7, #16]
 8002858:	1ad3      	subs	r3, r2, r3
 800285a:	2b0a      	cmp	r3, #10
 800285c:	d914      	bls.n	8002888 <HAL_ADCEx_Calibration_Start+0xc8>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	689b      	ldr	r3, [r3, #8]
 8002864:	f003 0308 	and.w	r3, r3, #8
 8002868:	2b00      	cmp	r3, #0
 800286a:	d00d      	beq.n	8002888 <HAL_ADCEx_Calibration_Start+0xc8>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002870:	f023 0312 	bic.w	r3, r3, #18
 8002874:	f043 0210 	orr.w	r2, r3, #16
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	629a      	str	r2, [r3, #40]	@ 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	2200      	movs	r2, #0
 8002880:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8002884:	2301      	movs	r3, #1
 8002886:	e042      	b.n	800290e <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	689b      	ldr	r3, [r3, #8]
 800288e:	f003 0308 	and.w	r3, r3, #8
 8002892:	2b00      	cmp	r3, #0
 8002894:	d1dc      	bne.n	8002850 <HAL_ADCEx_Calibration_Start+0x90>
        }
      }
    }
    
    /* 4. Start ADC calibration */
    SET_BIT(hadc->Instance->CR2, ADC_CR2_CAL);
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	689a      	ldr	r2, [r3, #8]
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	f042 0204 	orr.w	r2, r2, #4
 80028a4:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 80028a6:	f7ff fb7f 	bl	8001fa8 <HAL_GetTick>
 80028aa:	6138      	str	r0, [r7, #16]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 80028ac:	e01b      	b.n	80028e6 <HAL_ADCEx_Calibration_Start+0x126>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 80028ae:	f7ff fb7b 	bl	8001fa8 <HAL_GetTick>
 80028b2:	4602      	mov	r2, r0
 80028b4:	693b      	ldr	r3, [r7, #16]
 80028b6:	1ad3      	subs	r3, r2, r3
 80028b8:	2b0a      	cmp	r3, #10
 80028ba:	d914      	bls.n	80028e6 <HAL_ADCEx_Calibration_Start+0x126>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	689b      	ldr	r3, [r3, #8]
 80028c2:	f003 0304 	and.w	r3, r3, #4
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d00d      	beq.n	80028e6 <HAL_ADCEx_Calibration_Start+0x126>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028ce:	f023 0312 	bic.w	r3, r3, #18
 80028d2:	f043 0210 	orr.w	r2, r3, #16
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	629a      	str	r2, [r3, #40]	@ 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	2200      	movs	r2, #0
 80028de:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 80028e2:	2301      	movs	r3, #1
 80028e4:	e013      	b.n	800290e <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	689b      	ldr	r3, [r3, #8]
 80028ec:	f003 0304 	and.w	r3, r3, #4
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d1dc      	bne.n	80028ae <HAL_ADCEx_Calibration_Start+0xee>
        }
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028f8:	f023 0303 	bic.w	r3, r3, #3
 80028fc:	f043 0201 	orr.w	r2, r3, #1
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	2200      	movs	r2, #0
 8002908:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 800290c:	7dfb      	ldrb	r3, [r7, #23]
}
 800290e:	4618      	mov	r0, r3
 8002910:	371c      	adds	r7, #28
 8002912:	46bd      	mov	sp, r7
 8002914:	bd90      	pop	{r4, r7, pc}
 8002916:	bf00      	nop
 8002918:	20000000 	.word	0x20000000

0800291c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800291c:	b480      	push	{r7}
 800291e:	b085      	sub	sp, #20
 8002920:	af00      	add	r7, sp, #0
 8002922:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	f003 0307 	and.w	r3, r3, #7
 800292a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800292c:	4b0c      	ldr	r3, [pc, #48]	@ (8002960 <__NVIC_SetPriorityGrouping+0x44>)
 800292e:	68db      	ldr	r3, [r3, #12]
 8002930:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002932:	68ba      	ldr	r2, [r7, #8]
 8002934:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002938:	4013      	ands	r3, r2
 800293a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002940:	68bb      	ldr	r3, [r7, #8]
 8002942:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002944:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002948:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800294c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800294e:	4a04      	ldr	r2, [pc, #16]	@ (8002960 <__NVIC_SetPriorityGrouping+0x44>)
 8002950:	68bb      	ldr	r3, [r7, #8]
 8002952:	60d3      	str	r3, [r2, #12]
}
 8002954:	bf00      	nop
 8002956:	3714      	adds	r7, #20
 8002958:	46bd      	mov	sp, r7
 800295a:	bc80      	pop	{r7}
 800295c:	4770      	bx	lr
 800295e:	bf00      	nop
 8002960:	e000ed00 	.word	0xe000ed00

08002964 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002964:	b480      	push	{r7}
 8002966:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002968:	4b04      	ldr	r3, [pc, #16]	@ (800297c <__NVIC_GetPriorityGrouping+0x18>)
 800296a:	68db      	ldr	r3, [r3, #12]
 800296c:	0a1b      	lsrs	r3, r3, #8
 800296e:	f003 0307 	and.w	r3, r3, #7
}
 8002972:	4618      	mov	r0, r3
 8002974:	46bd      	mov	sp, r7
 8002976:	bc80      	pop	{r7}
 8002978:	4770      	bx	lr
 800297a:	bf00      	nop
 800297c:	e000ed00 	.word	0xe000ed00

08002980 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002980:	b480      	push	{r7}
 8002982:	b083      	sub	sp, #12
 8002984:	af00      	add	r7, sp, #0
 8002986:	4603      	mov	r3, r0
 8002988:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800298a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800298e:	2b00      	cmp	r3, #0
 8002990:	db0b      	blt.n	80029aa <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002992:	79fb      	ldrb	r3, [r7, #7]
 8002994:	f003 021f 	and.w	r2, r3, #31
 8002998:	4906      	ldr	r1, [pc, #24]	@ (80029b4 <__NVIC_EnableIRQ+0x34>)
 800299a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800299e:	095b      	lsrs	r3, r3, #5
 80029a0:	2001      	movs	r0, #1
 80029a2:	fa00 f202 	lsl.w	r2, r0, r2
 80029a6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80029aa:	bf00      	nop
 80029ac:	370c      	adds	r7, #12
 80029ae:	46bd      	mov	sp, r7
 80029b0:	bc80      	pop	{r7}
 80029b2:	4770      	bx	lr
 80029b4:	e000e100 	.word	0xe000e100

080029b8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80029b8:	b480      	push	{r7}
 80029ba:	b083      	sub	sp, #12
 80029bc:	af00      	add	r7, sp, #0
 80029be:	4603      	mov	r3, r0
 80029c0:	6039      	str	r1, [r7, #0]
 80029c2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80029c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	db0a      	blt.n	80029e2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80029cc:	683b      	ldr	r3, [r7, #0]
 80029ce:	b2da      	uxtb	r2, r3
 80029d0:	490c      	ldr	r1, [pc, #48]	@ (8002a04 <__NVIC_SetPriority+0x4c>)
 80029d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029d6:	0112      	lsls	r2, r2, #4
 80029d8:	b2d2      	uxtb	r2, r2
 80029da:	440b      	add	r3, r1
 80029dc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80029e0:	e00a      	b.n	80029f8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80029e2:	683b      	ldr	r3, [r7, #0]
 80029e4:	b2da      	uxtb	r2, r3
 80029e6:	4908      	ldr	r1, [pc, #32]	@ (8002a08 <__NVIC_SetPriority+0x50>)
 80029e8:	79fb      	ldrb	r3, [r7, #7]
 80029ea:	f003 030f 	and.w	r3, r3, #15
 80029ee:	3b04      	subs	r3, #4
 80029f0:	0112      	lsls	r2, r2, #4
 80029f2:	b2d2      	uxtb	r2, r2
 80029f4:	440b      	add	r3, r1
 80029f6:	761a      	strb	r2, [r3, #24]
}
 80029f8:	bf00      	nop
 80029fa:	370c      	adds	r7, #12
 80029fc:	46bd      	mov	sp, r7
 80029fe:	bc80      	pop	{r7}
 8002a00:	4770      	bx	lr
 8002a02:	bf00      	nop
 8002a04:	e000e100 	.word	0xe000e100
 8002a08:	e000ed00 	.word	0xe000ed00

08002a0c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002a0c:	b480      	push	{r7}
 8002a0e:	b089      	sub	sp, #36	@ 0x24
 8002a10:	af00      	add	r7, sp, #0
 8002a12:	60f8      	str	r0, [r7, #12]
 8002a14:	60b9      	str	r1, [r7, #8]
 8002a16:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	f003 0307 	and.w	r3, r3, #7
 8002a1e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002a20:	69fb      	ldr	r3, [r7, #28]
 8002a22:	f1c3 0307 	rsb	r3, r3, #7
 8002a26:	2b04      	cmp	r3, #4
 8002a28:	bf28      	it	cs
 8002a2a:	2304      	movcs	r3, #4
 8002a2c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002a2e:	69fb      	ldr	r3, [r7, #28]
 8002a30:	3304      	adds	r3, #4
 8002a32:	2b06      	cmp	r3, #6
 8002a34:	d902      	bls.n	8002a3c <NVIC_EncodePriority+0x30>
 8002a36:	69fb      	ldr	r3, [r7, #28]
 8002a38:	3b03      	subs	r3, #3
 8002a3a:	e000      	b.n	8002a3e <NVIC_EncodePriority+0x32>
 8002a3c:	2300      	movs	r3, #0
 8002a3e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a40:	f04f 32ff 	mov.w	r2, #4294967295
 8002a44:	69bb      	ldr	r3, [r7, #24]
 8002a46:	fa02 f303 	lsl.w	r3, r2, r3
 8002a4a:	43da      	mvns	r2, r3
 8002a4c:	68bb      	ldr	r3, [r7, #8]
 8002a4e:	401a      	ands	r2, r3
 8002a50:	697b      	ldr	r3, [r7, #20]
 8002a52:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002a54:	f04f 31ff 	mov.w	r1, #4294967295
 8002a58:	697b      	ldr	r3, [r7, #20]
 8002a5a:	fa01 f303 	lsl.w	r3, r1, r3
 8002a5e:	43d9      	mvns	r1, r3
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a64:	4313      	orrs	r3, r2
         );
}
 8002a66:	4618      	mov	r0, r3
 8002a68:	3724      	adds	r7, #36	@ 0x24
 8002a6a:	46bd      	mov	sp, r7
 8002a6c:	bc80      	pop	{r7}
 8002a6e:	4770      	bx	lr

08002a70 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002a70:	b580      	push	{r7, lr}
 8002a72:	b082      	sub	sp, #8
 8002a74:	af00      	add	r7, sp, #0
 8002a76:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	3b01      	subs	r3, #1
 8002a7c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002a80:	d301      	bcc.n	8002a86 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002a82:	2301      	movs	r3, #1
 8002a84:	e00f      	b.n	8002aa6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002a86:	4a0a      	ldr	r2, [pc, #40]	@ (8002ab0 <SysTick_Config+0x40>)
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	3b01      	subs	r3, #1
 8002a8c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002a8e:	210f      	movs	r1, #15
 8002a90:	f04f 30ff 	mov.w	r0, #4294967295
 8002a94:	f7ff ff90 	bl	80029b8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002a98:	4b05      	ldr	r3, [pc, #20]	@ (8002ab0 <SysTick_Config+0x40>)
 8002a9a:	2200      	movs	r2, #0
 8002a9c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002a9e:	4b04      	ldr	r3, [pc, #16]	@ (8002ab0 <SysTick_Config+0x40>)
 8002aa0:	2207      	movs	r2, #7
 8002aa2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002aa4:	2300      	movs	r3, #0
}
 8002aa6:	4618      	mov	r0, r3
 8002aa8:	3708      	adds	r7, #8
 8002aaa:	46bd      	mov	sp, r7
 8002aac:	bd80      	pop	{r7, pc}
 8002aae:	bf00      	nop
 8002ab0:	e000e010 	.word	0xe000e010

08002ab4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002ab4:	b580      	push	{r7, lr}
 8002ab6:	b082      	sub	sp, #8
 8002ab8:	af00      	add	r7, sp, #0
 8002aba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002abc:	6878      	ldr	r0, [r7, #4]
 8002abe:	f7ff ff2d 	bl	800291c <__NVIC_SetPriorityGrouping>
}
 8002ac2:	bf00      	nop
 8002ac4:	3708      	adds	r7, #8
 8002ac6:	46bd      	mov	sp, r7
 8002ac8:	bd80      	pop	{r7, pc}

08002aca <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002aca:	b580      	push	{r7, lr}
 8002acc:	b086      	sub	sp, #24
 8002ace:	af00      	add	r7, sp, #0
 8002ad0:	4603      	mov	r3, r0
 8002ad2:	60b9      	str	r1, [r7, #8]
 8002ad4:	607a      	str	r2, [r7, #4]
 8002ad6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002ad8:	2300      	movs	r3, #0
 8002ada:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002adc:	f7ff ff42 	bl	8002964 <__NVIC_GetPriorityGrouping>
 8002ae0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002ae2:	687a      	ldr	r2, [r7, #4]
 8002ae4:	68b9      	ldr	r1, [r7, #8]
 8002ae6:	6978      	ldr	r0, [r7, #20]
 8002ae8:	f7ff ff90 	bl	8002a0c <NVIC_EncodePriority>
 8002aec:	4602      	mov	r2, r0
 8002aee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002af2:	4611      	mov	r1, r2
 8002af4:	4618      	mov	r0, r3
 8002af6:	f7ff ff5f 	bl	80029b8 <__NVIC_SetPriority>
}
 8002afa:	bf00      	nop
 8002afc:	3718      	adds	r7, #24
 8002afe:	46bd      	mov	sp, r7
 8002b00:	bd80      	pop	{r7, pc}

08002b02 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002b02:	b580      	push	{r7, lr}
 8002b04:	b082      	sub	sp, #8
 8002b06:	af00      	add	r7, sp, #0
 8002b08:	4603      	mov	r3, r0
 8002b0a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002b0c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b10:	4618      	mov	r0, r3
 8002b12:	f7ff ff35 	bl	8002980 <__NVIC_EnableIRQ>
}
 8002b16:	bf00      	nop
 8002b18:	3708      	adds	r7, #8
 8002b1a:	46bd      	mov	sp, r7
 8002b1c:	bd80      	pop	{r7, pc}

08002b1e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002b1e:	b580      	push	{r7, lr}
 8002b20:	b082      	sub	sp, #8
 8002b22:	af00      	add	r7, sp, #0
 8002b24:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002b26:	6878      	ldr	r0, [r7, #4]
 8002b28:	f7ff ffa2 	bl	8002a70 <SysTick_Config>
 8002b2c:	4603      	mov	r3, r0
}
 8002b2e:	4618      	mov	r0, r3
 8002b30:	3708      	adds	r7, #8
 8002b32:	46bd      	mov	sp, r7
 8002b34:	bd80      	pop	{r7, pc}
	...

08002b38 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002b38:	b480      	push	{r7}
 8002b3a:	b085      	sub	sp, #20
 8002b3c:	af00      	add	r7, sp, #0
 8002b3e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002b40:	2300      	movs	r3, #0
 8002b42:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d101      	bne.n	8002b4e <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8002b4a:	2301      	movs	r3, #1
 8002b4c:	e059      	b.n	8002c02 <HAL_DMA_Init+0xca>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	461a      	mov	r2, r3
 8002b54:	4b2d      	ldr	r3, [pc, #180]	@ (8002c0c <HAL_DMA_Init+0xd4>)
 8002b56:	429a      	cmp	r2, r3
 8002b58:	d80f      	bhi.n	8002b7a <HAL_DMA_Init+0x42>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	461a      	mov	r2, r3
 8002b60:	4b2b      	ldr	r3, [pc, #172]	@ (8002c10 <HAL_DMA_Init+0xd8>)
 8002b62:	4413      	add	r3, r2
 8002b64:	4a2b      	ldr	r2, [pc, #172]	@ (8002c14 <HAL_DMA_Init+0xdc>)
 8002b66:	fba2 2303 	umull	r2, r3, r2, r3
 8002b6a:	091b      	lsrs	r3, r3, #4
 8002b6c:	009a      	lsls	r2, r3, #2
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	641a      	str	r2, [r3, #64]	@ 0x40
    hdma->DmaBaseAddress = DMA1;
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	4a28      	ldr	r2, [pc, #160]	@ (8002c18 <HAL_DMA_Init+0xe0>)
 8002b76:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002b78:	e00e      	b.n	8002b98 <HAL_DMA_Init+0x60>
  }
  else 
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	461a      	mov	r2, r3
 8002b80:	4b26      	ldr	r3, [pc, #152]	@ (8002c1c <HAL_DMA_Init+0xe4>)
 8002b82:	4413      	add	r3, r2
 8002b84:	4a23      	ldr	r2, [pc, #140]	@ (8002c14 <HAL_DMA_Init+0xdc>)
 8002b86:	fba2 2303 	umull	r2, r3, r2, r3
 8002b8a:	091b      	lsrs	r3, r3, #4
 8002b8c:	009a      	lsls	r2, r3, #2
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	641a      	str	r2, [r3, #64]	@ 0x40
    hdma->DmaBaseAddress = DMA2;
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	4a22      	ldr	r2, [pc, #136]	@ (8002c20 <HAL_DMA_Init+0xe8>)
 8002b96:	63da      	str	r2, [r3, #60]	@ 0x3c
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
  hdma->DmaBaseAddress = DMA1;
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	2202      	movs	r2, #2
 8002b9c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8002bae:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8002bb2:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8002bbc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	68db      	ldr	r3, [r3, #12]
 8002bc2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002bc8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	695b      	ldr	r3, [r3, #20]
 8002bce:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002bd4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	69db      	ldr	r3, [r3, #28]
 8002bda:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002bdc:	68fa      	ldr	r2, [r7, #12]
 8002bde:	4313      	orrs	r3, r2
 8002be0:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	68fa      	ldr	r2, [r7, #12]
 8002be8:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	2200      	movs	r2, #0
 8002bee:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	2201      	movs	r2, #1
 8002bf4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	2200      	movs	r2, #0
 8002bfc:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8002c00:	2300      	movs	r3, #0
}
 8002c02:	4618      	mov	r0, r3
 8002c04:	3714      	adds	r7, #20
 8002c06:	46bd      	mov	sp, r7
 8002c08:	bc80      	pop	{r7}
 8002c0a:	4770      	bx	lr
 8002c0c:	40020407 	.word	0x40020407
 8002c10:	bffdfff8 	.word	0xbffdfff8
 8002c14:	cccccccd 	.word	0xcccccccd
 8002c18:	40020000 	.word	0x40020000
 8002c1c:	bffdfbf8 	.word	0xbffdfbf8
 8002c20:	40020400 	.word	0x40020400

08002c24 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002c24:	b580      	push	{r7, lr}
 8002c26:	b086      	sub	sp, #24
 8002c28:	af00      	add	r7, sp, #0
 8002c2a:	60f8      	str	r0, [r7, #12]
 8002c2c:	60b9      	str	r1, [r7, #8]
 8002c2e:	607a      	str	r2, [r7, #4]
 8002c30:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002c32:	2300      	movs	r3, #0
 8002c34:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002c3c:	2b01      	cmp	r3, #1
 8002c3e:	d101      	bne.n	8002c44 <HAL_DMA_Start_IT+0x20>
 8002c40:	2302      	movs	r3, #2
 8002c42:	e04b      	b.n	8002cdc <HAL_DMA_Start_IT+0xb8>
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	2201      	movs	r2, #1
 8002c48:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8002c52:	b2db      	uxtb	r3, r3
 8002c54:	2b01      	cmp	r3, #1
 8002c56:	d13a      	bne.n	8002cce <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	2202      	movs	r2, #2
 8002c5c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	2200      	movs	r2, #0
 8002c64:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	681a      	ldr	r2, [r3, #0]
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	f022 0201 	bic.w	r2, r2, #1
 8002c74:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002c76:	683b      	ldr	r3, [r7, #0]
 8002c78:	687a      	ldr	r2, [r7, #4]
 8002c7a:	68b9      	ldr	r1, [r7, #8]
 8002c7c:	68f8      	ldr	r0, [r7, #12]
 8002c7e:	f000 fa6d 	bl	800315c <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d008      	beq.n	8002c9c <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	681a      	ldr	r2, [r3, #0]
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	f042 020e 	orr.w	r2, r2, #14
 8002c98:	601a      	str	r2, [r3, #0]
 8002c9a:	e00f      	b.n	8002cbc <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	681a      	ldr	r2, [r3, #0]
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	f022 0204 	bic.w	r2, r2, #4
 8002caa:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	681a      	ldr	r2, [r3, #0]
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	f042 020a 	orr.w	r2, r2, #10
 8002cba:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	681a      	ldr	r2, [r3, #0]
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	f042 0201 	orr.w	r2, r2, #1
 8002cca:	601a      	str	r2, [r3, #0]
 8002ccc:	e005      	b.n	8002cda <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	2200      	movs	r2, #0
 8002cd2:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8002cd6:	2302      	movs	r3, #2
 8002cd8:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8002cda:	7dfb      	ldrb	r3, [r7, #23]
}
 8002cdc:	4618      	mov	r0, r3
 8002cde:	3718      	adds	r7, #24
 8002ce0:	46bd      	mov	sp, r7
 8002ce2:	bd80      	pop	{r7, pc}

08002ce4 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002ce4:	b580      	push	{r7, lr}
 8002ce6:	b084      	sub	sp, #16
 8002ce8:	af00      	add	r7, sp, #0
 8002cea:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d00:	2204      	movs	r2, #4
 8002d02:	409a      	lsls	r2, r3
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	4013      	ands	r3, r2
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	f000 80f1 	beq.w	8002ef0 <HAL_DMA_IRQHandler+0x20c>
 8002d0e:	68bb      	ldr	r3, [r7, #8]
 8002d10:	f003 0304 	and.w	r3, r3, #4
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	f000 80eb 	beq.w	8002ef0 <HAL_DMA_IRQHandler+0x20c>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	f003 0320 	and.w	r3, r3, #32
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d107      	bne.n	8002d38 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	681a      	ldr	r2, [r3, #0]
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	f022 0204 	bic.w	r2, r2, #4
 8002d36:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	461a      	mov	r2, r3
 8002d3e:	4b5f      	ldr	r3, [pc, #380]	@ (8002ebc <HAL_DMA_IRQHandler+0x1d8>)
 8002d40:	429a      	cmp	r2, r3
 8002d42:	d958      	bls.n	8002df6 <HAL_DMA_IRQHandler+0x112>
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	4a5d      	ldr	r2, [pc, #372]	@ (8002ec0 <HAL_DMA_IRQHandler+0x1dc>)
 8002d4a:	4293      	cmp	r3, r2
 8002d4c:	d04f      	beq.n	8002dee <HAL_DMA_IRQHandler+0x10a>
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	4a5c      	ldr	r2, [pc, #368]	@ (8002ec4 <HAL_DMA_IRQHandler+0x1e0>)
 8002d54:	4293      	cmp	r3, r2
 8002d56:	d048      	beq.n	8002dea <HAL_DMA_IRQHandler+0x106>
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	4a5a      	ldr	r2, [pc, #360]	@ (8002ec8 <HAL_DMA_IRQHandler+0x1e4>)
 8002d5e:	4293      	cmp	r3, r2
 8002d60:	d040      	beq.n	8002de4 <HAL_DMA_IRQHandler+0x100>
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	4a59      	ldr	r2, [pc, #356]	@ (8002ecc <HAL_DMA_IRQHandler+0x1e8>)
 8002d68:	4293      	cmp	r3, r2
 8002d6a:	d038      	beq.n	8002dde <HAL_DMA_IRQHandler+0xfa>
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	4a57      	ldr	r2, [pc, #348]	@ (8002ed0 <HAL_DMA_IRQHandler+0x1ec>)
 8002d72:	4293      	cmp	r3, r2
 8002d74:	d030      	beq.n	8002dd8 <HAL_DMA_IRQHandler+0xf4>
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	4a56      	ldr	r2, [pc, #344]	@ (8002ed4 <HAL_DMA_IRQHandler+0x1f0>)
 8002d7c:	4293      	cmp	r3, r2
 8002d7e:	d028      	beq.n	8002dd2 <HAL_DMA_IRQHandler+0xee>
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	4a4d      	ldr	r2, [pc, #308]	@ (8002ebc <HAL_DMA_IRQHandler+0x1d8>)
 8002d86:	4293      	cmp	r3, r2
 8002d88:	d020      	beq.n	8002dcc <HAL_DMA_IRQHandler+0xe8>
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	4a52      	ldr	r2, [pc, #328]	@ (8002ed8 <HAL_DMA_IRQHandler+0x1f4>)
 8002d90:	4293      	cmp	r3, r2
 8002d92:	d019      	beq.n	8002dc8 <HAL_DMA_IRQHandler+0xe4>
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	4a50      	ldr	r2, [pc, #320]	@ (8002edc <HAL_DMA_IRQHandler+0x1f8>)
 8002d9a:	4293      	cmp	r3, r2
 8002d9c:	d012      	beq.n	8002dc4 <HAL_DMA_IRQHandler+0xe0>
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	4a4f      	ldr	r2, [pc, #316]	@ (8002ee0 <HAL_DMA_IRQHandler+0x1fc>)
 8002da4:	4293      	cmp	r3, r2
 8002da6:	d00a      	beq.n	8002dbe <HAL_DMA_IRQHandler+0xda>
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	4a4d      	ldr	r2, [pc, #308]	@ (8002ee4 <HAL_DMA_IRQHandler+0x200>)
 8002dae:	4293      	cmp	r3, r2
 8002db0:	d102      	bne.n	8002db8 <HAL_DMA_IRQHandler+0xd4>
 8002db2:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002db6:	e01b      	b.n	8002df0 <HAL_DMA_IRQHandler+0x10c>
 8002db8:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8002dbc:	e018      	b.n	8002df0 <HAL_DMA_IRQHandler+0x10c>
 8002dbe:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002dc2:	e015      	b.n	8002df0 <HAL_DMA_IRQHandler+0x10c>
 8002dc4:	2340      	movs	r3, #64	@ 0x40
 8002dc6:	e013      	b.n	8002df0 <HAL_DMA_IRQHandler+0x10c>
 8002dc8:	2304      	movs	r3, #4
 8002dca:	e011      	b.n	8002df0 <HAL_DMA_IRQHandler+0x10c>
 8002dcc:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8002dd0:	e00e      	b.n	8002df0 <HAL_DMA_IRQHandler+0x10c>
 8002dd2:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8002dd6:	e00b      	b.n	8002df0 <HAL_DMA_IRQHandler+0x10c>
 8002dd8:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8002ddc:	e008      	b.n	8002df0 <HAL_DMA_IRQHandler+0x10c>
 8002dde:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002de2:	e005      	b.n	8002df0 <HAL_DMA_IRQHandler+0x10c>
 8002de4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002de8:	e002      	b.n	8002df0 <HAL_DMA_IRQHandler+0x10c>
 8002dea:	2340      	movs	r3, #64	@ 0x40
 8002dec:	e000      	b.n	8002df0 <HAL_DMA_IRQHandler+0x10c>
 8002dee:	2304      	movs	r3, #4
 8002df0:	4a3d      	ldr	r2, [pc, #244]	@ (8002ee8 <HAL_DMA_IRQHandler+0x204>)
 8002df2:	6053      	str	r3, [r2, #4]
 8002df4:	e057      	b.n	8002ea6 <HAL_DMA_IRQHandler+0x1c2>
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	4a31      	ldr	r2, [pc, #196]	@ (8002ec0 <HAL_DMA_IRQHandler+0x1dc>)
 8002dfc:	4293      	cmp	r3, r2
 8002dfe:	d04f      	beq.n	8002ea0 <HAL_DMA_IRQHandler+0x1bc>
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	4a2f      	ldr	r2, [pc, #188]	@ (8002ec4 <HAL_DMA_IRQHandler+0x1e0>)
 8002e06:	4293      	cmp	r3, r2
 8002e08:	d048      	beq.n	8002e9c <HAL_DMA_IRQHandler+0x1b8>
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	4a2e      	ldr	r2, [pc, #184]	@ (8002ec8 <HAL_DMA_IRQHandler+0x1e4>)
 8002e10:	4293      	cmp	r3, r2
 8002e12:	d040      	beq.n	8002e96 <HAL_DMA_IRQHandler+0x1b2>
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	4a2c      	ldr	r2, [pc, #176]	@ (8002ecc <HAL_DMA_IRQHandler+0x1e8>)
 8002e1a:	4293      	cmp	r3, r2
 8002e1c:	d038      	beq.n	8002e90 <HAL_DMA_IRQHandler+0x1ac>
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	4a2b      	ldr	r2, [pc, #172]	@ (8002ed0 <HAL_DMA_IRQHandler+0x1ec>)
 8002e24:	4293      	cmp	r3, r2
 8002e26:	d030      	beq.n	8002e8a <HAL_DMA_IRQHandler+0x1a6>
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	4a29      	ldr	r2, [pc, #164]	@ (8002ed4 <HAL_DMA_IRQHandler+0x1f0>)
 8002e2e:	4293      	cmp	r3, r2
 8002e30:	d028      	beq.n	8002e84 <HAL_DMA_IRQHandler+0x1a0>
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	4a21      	ldr	r2, [pc, #132]	@ (8002ebc <HAL_DMA_IRQHandler+0x1d8>)
 8002e38:	4293      	cmp	r3, r2
 8002e3a:	d020      	beq.n	8002e7e <HAL_DMA_IRQHandler+0x19a>
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	4a25      	ldr	r2, [pc, #148]	@ (8002ed8 <HAL_DMA_IRQHandler+0x1f4>)
 8002e42:	4293      	cmp	r3, r2
 8002e44:	d019      	beq.n	8002e7a <HAL_DMA_IRQHandler+0x196>
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	4a24      	ldr	r2, [pc, #144]	@ (8002edc <HAL_DMA_IRQHandler+0x1f8>)
 8002e4c:	4293      	cmp	r3, r2
 8002e4e:	d012      	beq.n	8002e76 <HAL_DMA_IRQHandler+0x192>
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	4a22      	ldr	r2, [pc, #136]	@ (8002ee0 <HAL_DMA_IRQHandler+0x1fc>)
 8002e56:	4293      	cmp	r3, r2
 8002e58:	d00a      	beq.n	8002e70 <HAL_DMA_IRQHandler+0x18c>
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	4a21      	ldr	r2, [pc, #132]	@ (8002ee4 <HAL_DMA_IRQHandler+0x200>)
 8002e60:	4293      	cmp	r3, r2
 8002e62:	d102      	bne.n	8002e6a <HAL_DMA_IRQHandler+0x186>
 8002e64:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002e68:	e01b      	b.n	8002ea2 <HAL_DMA_IRQHandler+0x1be>
 8002e6a:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8002e6e:	e018      	b.n	8002ea2 <HAL_DMA_IRQHandler+0x1be>
 8002e70:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002e74:	e015      	b.n	8002ea2 <HAL_DMA_IRQHandler+0x1be>
 8002e76:	2340      	movs	r3, #64	@ 0x40
 8002e78:	e013      	b.n	8002ea2 <HAL_DMA_IRQHandler+0x1be>
 8002e7a:	2304      	movs	r3, #4
 8002e7c:	e011      	b.n	8002ea2 <HAL_DMA_IRQHandler+0x1be>
 8002e7e:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8002e82:	e00e      	b.n	8002ea2 <HAL_DMA_IRQHandler+0x1be>
 8002e84:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8002e88:	e00b      	b.n	8002ea2 <HAL_DMA_IRQHandler+0x1be>
 8002e8a:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8002e8e:	e008      	b.n	8002ea2 <HAL_DMA_IRQHandler+0x1be>
 8002e90:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002e94:	e005      	b.n	8002ea2 <HAL_DMA_IRQHandler+0x1be>
 8002e96:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002e9a:	e002      	b.n	8002ea2 <HAL_DMA_IRQHandler+0x1be>
 8002e9c:	2340      	movs	r3, #64	@ 0x40
 8002e9e:	e000      	b.n	8002ea2 <HAL_DMA_IRQHandler+0x1be>
 8002ea0:	2304      	movs	r3, #4
 8002ea2:	4a12      	ldr	r2, [pc, #72]	@ (8002eec <HAL_DMA_IRQHandler+0x208>)
 8002ea4:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	f000 8136 	beq.w	800311c <HAL_DMA_IRQHandler+0x438>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002eb4:	6878      	ldr	r0, [r7, #4]
 8002eb6:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8002eb8:	e130      	b.n	800311c <HAL_DMA_IRQHandler+0x438>
 8002eba:	bf00      	nop
 8002ebc:	40020080 	.word	0x40020080
 8002ec0:	40020008 	.word	0x40020008
 8002ec4:	4002001c 	.word	0x4002001c
 8002ec8:	40020030 	.word	0x40020030
 8002ecc:	40020044 	.word	0x40020044
 8002ed0:	40020058 	.word	0x40020058
 8002ed4:	4002006c 	.word	0x4002006c
 8002ed8:	40020408 	.word	0x40020408
 8002edc:	4002041c 	.word	0x4002041c
 8002ee0:	40020430 	.word	0x40020430
 8002ee4:	40020444 	.word	0x40020444
 8002ee8:	40020400 	.word	0x40020400
 8002eec:	40020000 	.word	0x40020000
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ef4:	2202      	movs	r2, #2
 8002ef6:	409a      	lsls	r2, r3
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	4013      	ands	r3, r2
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	f000 80dd 	beq.w	80030bc <HAL_DMA_IRQHandler+0x3d8>
 8002f02:	68bb      	ldr	r3, [r7, #8]
 8002f04:	f003 0302 	and.w	r3, r3, #2
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	f000 80d7 	beq.w	80030bc <HAL_DMA_IRQHandler+0x3d8>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	f003 0320 	and.w	r3, r3, #32
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	d10b      	bne.n	8002f34 <HAL_DMA_IRQHandler+0x250>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	681a      	ldr	r2, [r3, #0]
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	f022 020a 	bic.w	r2, r2, #10
 8002f2a:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	2201      	movs	r2, #1
 8002f30:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	461a      	mov	r2, r3
 8002f3a:	4b7b      	ldr	r3, [pc, #492]	@ (8003128 <HAL_DMA_IRQHandler+0x444>)
 8002f3c:	429a      	cmp	r2, r3
 8002f3e:	d958      	bls.n	8002ff2 <HAL_DMA_IRQHandler+0x30e>
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	4a79      	ldr	r2, [pc, #484]	@ (800312c <HAL_DMA_IRQHandler+0x448>)
 8002f46:	4293      	cmp	r3, r2
 8002f48:	d04f      	beq.n	8002fea <HAL_DMA_IRQHandler+0x306>
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	4a78      	ldr	r2, [pc, #480]	@ (8003130 <HAL_DMA_IRQHandler+0x44c>)
 8002f50:	4293      	cmp	r3, r2
 8002f52:	d048      	beq.n	8002fe6 <HAL_DMA_IRQHandler+0x302>
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	4a76      	ldr	r2, [pc, #472]	@ (8003134 <HAL_DMA_IRQHandler+0x450>)
 8002f5a:	4293      	cmp	r3, r2
 8002f5c:	d040      	beq.n	8002fe0 <HAL_DMA_IRQHandler+0x2fc>
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	4a75      	ldr	r2, [pc, #468]	@ (8003138 <HAL_DMA_IRQHandler+0x454>)
 8002f64:	4293      	cmp	r3, r2
 8002f66:	d038      	beq.n	8002fda <HAL_DMA_IRQHandler+0x2f6>
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	4a73      	ldr	r2, [pc, #460]	@ (800313c <HAL_DMA_IRQHandler+0x458>)
 8002f6e:	4293      	cmp	r3, r2
 8002f70:	d030      	beq.n	8002fd4 <HAL_DMA_IRQHandler+0x2f0>
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	4a72      	ldr	r2, [pc, #456]	@ (8003140 <HAL_DMA_IRQHandler+0x45c>)
 8002f78:	4293      	cmp	r3, r2
 8002f7a:	d028      	beq.n	8002fce <HAL_DMA_IRQHandler+0x2ea>
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	4a69      	ldr	r2, [pc, #420]	@ (8003128 <HAL_DMA_IRQHandler+0x444>)
 8002f82:	4293      	cmp	r3, r2
 8002f84:	d020      	beq.n	8002fc8 <HAL_DMA_IRQHandler+0x2e4>
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	4a6e      	ldr	r2, [pc, #440]	@ (8003144 <HAL_DMA_IRQHandler+0x460>)
 8002f8c:	4293      	cmp	r3, r2
 8002f8e:	d019      	beq.n	8002fc4 <HAL_DMA_IRQHandler+0x2e0>
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	4a6c      	ldr	r2, [pc, #432]	@ (8003148 <HAL_DMA_IRQHandler+0x464>)
 8002f96:	4293      	cmp	r3, r2
 8002f98:	d012      	beq.n	8002fc0 <HAL_DMA_IRQHandler+0x2dc>
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	4a6b      	ldr	r2, [pc, #428]	@ (800314c <HAL_DMA_IRQHandler+0x468>)
 8002fa0:	4293      	cmp	r3, r2
 8002fa2:	d00a      	beq.n	8002fba <HAL_DMA_IRQHandler+0x2d6>
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	4a69      	ldr	r2, [pc, #420]	@ (8003150 <HAL_DMA_IRQHandler+0x46c>)
 8002faa:	4293      	cmp	r3, r2
 8002fac:	d102      	bne.n	8002fb4 <HAL_DMA_IRQHandler+0x2d0>
 8002fae:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002fb2:	e01b      	b.n	8002fec <HAL_DMA_IRQHandler+0x308>
 8002fb4:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002fb8:	e018      	b.n	8002fec <HAL_DMA_IRQHandler+0x308>
 8002fba:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002fbe:	e015      	b.n	8002fec <HAL_DMA_IRQHandler+0x308>
 8002fc0:	2320      	movs	r3, #32
 8002fc2:	e013      	b.n	8002fec <HAL_DMA_IRQHandler+0x308>
 8002fc4:	2302      	movs	r3, #2
 8002fc6:	e011      	b.n	8002fec <HAL_DMA_IRQHandler+0x308>
 8002fc8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002fcc:	e00e      	b.n	8002fec <HAL_DMA_IRQHandler+0x308>
 8002fce:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8002fd2:	e00b      	b.n	8002fec <HAL_DMA_IRQHandler+0x308>
 8002fd4:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002fd8:	e008      	b.n	8002fec <HAL_DMA_IRQHandler+0x308>
 8002fda:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002fde:	e005      	b.n	8002fec <HAL_DMA_IRQHandler+0x308>
 8002fe0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002fe4:	e002      	b.n	8002fec <HAL_DMA_IRQHandler+0x308>
 8002fe6:	2320      	movs	r3, #32
 8002fe8:	e000      	b.n	8002fec <HAL_DMA_IRQHandler+0x308>
 8002fea:	2302      	movs	r3, #2
 8002fec:	4a59      	ldr	r2, [pc, #356]	@ (8003154 <HAL_DMA_IRQHandler+0x470>)
 8002fee:	6053      	str	r3, [r2, #4]
 8002ff0:	e057      	b.n	80030a2 <HAL_DMA_IRQHandler+0x3be>
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	4a4d      	ldr	r2, [pc, #308]	@ (800312c <HAL_DMA_IRQHandler+0x448>)
 8002ff8:	4293      	cmp	r3, r2
 8002ffa:	d04f      	beq.n	800309c <HAL_DMA_IRQHandler+0x3b8>
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	4a4b      	ldr	r2, [pc, #300]	@ (8003130 <HAL_DMA_IRQHandler+0x44c>)
 8003002:	4293      	cmp	r3, r2
 8003004:	d048      	beq.n	8003098 <HAL_DMA_IRQHandler+0x3b4>
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	4a4a      	ldr	r2, [pc, #296]	@ (8003134 <HAL_DMA_IRQHandler+0x450>)
 800300c:	4293      	cmp	r3, r2
 800300e:	d040      	beq.n	8003092 <HAL_DMA_IRQHandler+0x3ae>
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	4a48      	ldr	r2, [pc, #288]	@ (8003138 <HAL_DMA_IRQHandler+0x454>)
 8003016:	4293      	cmp	r3, r2
 8003018:	d038      	beq.n	800308c <HAL_DMA_IRQHandler+0x3a8>
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	4a47      	ldr	r2, [pc, #284]	@ (800313c <HAL_DMA_IRQHandler+0x458>)
 8003020:	4293      	cmp	r3, r2
 8003022:	d030      	beq.n	8003086 <HAL_DMA_IRQHandler+0x3a2>
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	4a45      	ldr	r2, [pc, #276]	@ (8003140 <HAL_DMA_IRQHandler+0x45c>)
 800302a:	4293      	cmp	r3, r2
 800302c:	d028      	beq.n	8003080 <HAL_DMA_IRQHandler+0x39c>
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	4a3d      	ldr	r2, [pc, #244]	@ (8003128 <HAL_DMA_IRQHandler+0x444>)
 8003034:	4293      	cmp	r3, r2
 8003036:	d020      	beq.n	800307a <HAL_DMA_IRQHandler+0x396>
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	4a41      	ldr	r2, [pc, #260]	@ (8003144 <HAL_DMA_IRQHandler+0x460>)
 800303e:	4293      	cmp	r3, r2
 8003040:	d019      	beq.n	8003076 <HAL_DMA_IRQHandler+0x392>
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	4a40      	ldr	r2, [pc, #256]	@ (8003148 <HAL_DMA_IRQHandler+0x464>)
 8003048:	4293      	cmp	r3, r2
 800304a:	d012      	beq.n	8003072 <HAL_DMA_IRQHandler+0x38e>
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	4a3e      	ldr	r2, [pc, #248]	@ (800314c <HAL_DMA_IRQHandler+0x468>)
 8003052:	4293      	cmp	r3, r2
 8003054:	d00a      	beq.n	800306c <HAL_DMA_IRQHandler+0x388>
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	4a3d      	ldr	r2, [pc, #244]	@ (8003150 <HAL_DMA_IRQHandler+0x46c>)
 800305c:	4293      	cmp	r3, r2
 800305e:	d102      	bne.n	8003066 <HAL_DMA_IRQHandler+0x382>
 8003060:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003064:	e01b      	b.n	800309e <HAL_DMA_IRQHandler+0x3ba>
 8003066:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800306a:	e018      	b.n	800309e <HAL_DMA_IRQHandler+0x3ba>
 800306c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003070:	e015      	b.n	800309e <HAL_DMA_IRQHandler+0x3ba>
 8003072:	2320      	movs	r3, #32
 8003074:	e013      	b.n	800309e <HAL_DMA_IRQHandler+0x3ba>
 8003076:	2302      	movs	r3, #2
 8003078:	e011      	b.n	800309e <HAL_DMA_IRQHandler+0x3ba>
 800307a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800307e:	e00e      	b.n	800309e <HAL_DMA_IRQHandler+0x3ba>
 8003080:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8003084:	e00b      	b.n	800309e <HAL_DMA_IRQHandler+0x3ba>
 8003086:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800308a:	e008      	b.n	800309e <HAL_DMA_IRQHandler+0x3ba>
 800308c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003090:	e005      	b.n	800309e <HAL_DMA_IRQHandler+0x3ba>
 8003092:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003096:	e002      	b.n	800309e <HAL_DMA_IRQHandler+0x3ba>
 8003098:	2320      	movs	r3, #32
 800309a:	e000      	b.n	800309e <HAL_DMA_IRQHandler+0x3ba>
 800309c:	2302      	movs	r3, #2
 800309e:	4a2e      	ldr	r2, [pc, #184]	@ (8003158 <HAL_DMA_IRQHandler+0x474>)
 80030a0:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	2200      	movs	r2, #0
 80030a6:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d034      	beq.n	800311c <HAL_DMA_IRQHandler+0x438>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80030b6:	6878      	ldr	r0, [r7, #4]
 80030b8:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80030ba:	e02f      	b.n	800311c <HAL_DMA_IRQHandler+0x438>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030c0:	2208      	movs	r2, #8
 80030c2:	409a      	lsls	r2, r3
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	4013      	ands	r3, r2
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d028      	beq.n	800311e <HAL_DMA_IRQHandler+0x43a>
 80030cc:	68bb      	ldr	r3, [r7, #8]
 80030ce:	f003 0308 	and.w	r3, r3, #8
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d023      	beq.n	800311e <HAL_DMA_IRQHandler+0x43a>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	681a      	ldr	r2, [r3, #0]
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	f022 020e 	bic.w	r2, r2, #14
 80030e4:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80030ee:	2101      	movs	r1, #1
 80030f0:	fa01 f202 	lsl.w	r2, r1, r2
 80030f4:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	2201      	movs	r2, #1
 80030fa:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	2201      	movs	r2, #1
 8003100:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	2200      	movs	r2, #0
 8003108:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003110:	2b00      	cmp	r3, #0
 8003112:	d004      	beq.n	800311e <HAL_DMA_IRQHandler+0x43a>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003118:	6878      	ldr	r0, [r7, #4]
 800311a:	4798      	blx	r3
    }
  }
  return;
 800311c:	bf00      	nop
 800311e:	bf00      	nop
}
 8003120:	3710      	adds	r7, #16
 8003122:	46bd      	mov	sp, r7
 8003124:	bd80      	pop	{r7, pc}
 8003126:	bf00      	nop
 8003128:	40020080 	.word	0x40020080
 800312c:	40020008 	.word	0x40020008
 8003130:	4002001c 	.word	0x4002001c
 8003134:	40020030 	.word	0x40020030
 8003138:	40020044 	.word	0x40020044
 800313c:	40020058 	.word	0x40020058
 8003140:	4002006c 	.word	0x4002006c
 8003144:	40020408 	.word	0x40020408
 8003148:	4002041c 	.word	0x4002041c
 800314c:	40020430 	.word	0x40020430
 8003150:	40020444 	.word	0x40020444
 8003154:	40020400 	.word	0x40020400
 8003158:	40020000 	.word	0x40020000

0800315c <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800315c:	b480      	push	{r7}
 800315e:	b085      	sub	sp, #20
 8003160:	af00      	add	r7, sp, #0
 8003162:	60f8      	str	r0, [r7, #12]
 8003164:	60b9      	str	r1, [r7, #8]
 8003166:	607a      	str	r2, [r7, #4]
 8003168:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003172:	2101      	movs	r1, #1
 8003174:	fa01 f202 	lsl.w	r2, r1, r2
 8003178:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	683a      	ldr	r2, [r7, #0]
 8003180:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003182:	68fb      	ldr	r3, [r7, #12]
 8003184:	685b      	ldr	r3, [r3, #4]
 8003186:	2b10      	cmp	r3, #16
 8003188:	d108      	bne.n	800319c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	687a      	ldr	r2, [r7, #4]
 8003190:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	68ba      	ldr	r2, [r7, #8]
 8003198:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800319a:	e007      	b.n	80031ac <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	68ba      	ldr	r2, [r7, #8]
 80031a2:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	687a      	ldr	r2, [r7, #4]
 80031aa:	60da      	str	r2, [r3, #12]
}
 80031ac:	bf00      	nop
 80031ae:	3714      	adds	r7, #20
 80031b0:	46bd      	mov	sp, r7
 80031b2:	bc80      	pop	{r7}
 80031b4:	4770      	bx	lr
	...

080031b8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80031b8:	b480      	push	{r7}
 80031ba:	b08b      	sub	sp, #44	@ 0x2c
 80031bc:	af00      	add	r7, sp, #0
 80031be:	6078      	str	r0, [r7, #4]
 80031c0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80031c2:	2300      	movs	r3, #0
 80031c4:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80031c6:	2300      	movs	r3, #0
 80031c8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80031ca:	e179      	b.n	80034c0 <HAL_GPIO_Init+0x308>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80031cc:	2201      	movs	r2, #1
 80031ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031d0:	fa02 f303 	lsl.w	r3, r2, r3
 80031d4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80031d6:	683b      	ldr	r3, [r7, #0]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	69fa      	ldr	r2, [r7, #28]
 80031dc:	4013      	ands	r3, r2
 80031de:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80031e0:	69ba      	ldr	r2, [r7, #24]
 80031e2:	69fb      	ldr	r3, [r7, #28]
 80031e4:	429a      	cmp	r2, r3
 80031e6:	f040 8168 	bne.w	80034ba <HAL_GPIO_Init+0x302>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80031ea:	683b      	ldr	r3, [r7, #0]
 80031ec:	685b      	ldr	r3, [r3, #4]
 80031ee:	4a96      	ldr	r2, [pc, #600]	@ (8003448 <HAL_GPIO_Init+0x290>)
 80031f0:	4293      	cmp	r3, r2
 80031f2:	d05e      	beq.n	80032b2 <HAL_GPIO_Init+0xfa>
 80031f4:	4a94      	ldr	r2, [pc, #592]	@ (8003448 <HAL_GPIO_Init+0x290>)
 80031f6:	4293      	cmp	r3, r2
 80031f8:	d875      	bhi.n	80032e6 <HAL_GPIO_Init+0x12e>
 80031fa:	4a94      	ldr	r2, [pc, #592]	@ (800344c <HAL_GPIO_Init+0x294>)
 80031fc:	4293      	cmp	r3, r2
 80031fe:	d058      	beq.n	80032b2 <HAL_GPIO_Init+0xfa>
 8003200:	4a92      	ldr	r2, [pc, #584]	@ (800344c <HAL_GPIO_Init+0x294>)
 8003202:	4293      	cmp	r3, r2
 8003204:	d86f      	bhi.n	80032e6 <HAL_GPIO_Init+0x12e>
 8003206:	4a92      	ldr	r2, [pc, #584]	@ (8003450 <HAL_GPIO_Init+0x298>)
 8003208:	4293      	cmp	r3, r2
 800320a:	d052      	beq.n	80032b2 <HAL_GPIO_Init+0xfa>
 800320c:	4a90      	ldr	r2, [pc, #576]	@ (8003450 <HAL_GPIO_Init+0x298>)
 800320e:	4293      	cmp	r3, r2
 8003210:	d869      	bhi.n	80032e6 <HAL_GPIO_Init+0x12e>
 8003212:	4a90      	ldr	r2, [pc, #576]	@ (8003454 <HAL_GPIO_Init+0x29c>)
 8003214:	4293      	cmp	r3, r2
 8003216:	d04c      	beq.n	80032b2 <HAL_GPIO_Init+0xfa>
 8003218:	4a8e      	ldr	r2, [pc, #568]	@ (8003454 <HAL_GPIO_Init+0x29c>)
 800321a:	4293      	cmp	r3, r2
 800321c:	d863      	bhi.n	80032e6 <HAL_GPIO_Init+0x12e>
 800321e:	4a8e      	ldr	r2, [pc, #568]	@ (8003458 <HAL_GPIO_Init+0x2a0>)
 8003220:	4293      	cmp	r3, r2
 8003222:	d046      	beq.n	80032b2 <HAL_GPIO_Init+0xfa>
 8003224:	4a8c      	ldr	r2, [pc, #560]	@ (8003458 <HAL_GPIO_Init+0x2a0>)
 8003226:	4293      	cmp	r3, r2
 8003228:	d85d      	bhi.n	80032e6 <HAL_GPIO_Init+0x12e>
 800322a:	2b12      	cmp	r3, #18
 800322c:	d82a      	bhi.n	8003284 <HAL_GPIO_Init+0xcc>
 800322e:	2b12      	cmp	r3, #18
 8003230:	d859      	bhi.n	80032e6 <HAL_GPIO_Init+0x12e>
 8003232:	a201      	add	r2, pc, #4	@ (adr r2, 8003238 <HAL_GPIO_Init+0x80>)
 8003234:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003238:	080032b3 	.word	0x080032b3
 800323c:	0800328d 	.word	0x0800328d
 8003240:	0800329f 	.word	0x0800329f
 8003244:	080032e1 	.word	0x080032e1
 8003248:	080032e7 	.word	0x080032e7
 800324c:	080032e7 	.word	0x080032e7
 8003250:	080032e7 	.word	0x080032e7
 8003254:	080032e7 	.word	0x080032e7
 8003258:	080032e7 	.word	0x080032e7
 800325c:	080032e7 	.word	0x080032e7
 8003260:	080032e7 	.word	0x080032e7
 8003264:	080032e7 	.word	0x080032e7
 8003268:	080032e7 	.word	0x080032e7
 800326c:	080032e7 	.word	0x080032e7
 8003270:	080032e7 	.word	0x080032e7
 8003274:	080032e7 	.word	0x080032e7
 8003278:	080032e7 	.word	0x080032e7
 800327c:	08003295 	.word	0x08003295
 8003280:	080032a9 	.word	0x080032a9
 8003284:	4a75      	ldr	r2, [pc, #468]	@ (800345c <HAL_GPIO_Init+0x2a4>)
 8003286:	4293      	cmp	r3, r2
 8003288:	d013      	beq.n	80032b2 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800328a:	e02c      	b.n	80032e6 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800328c:	683b      	ldr	r3, [r7, #0]
 800328e:	68db      	ldr	r3, [r3, #12]
 8003290:	623b      	str	r3, [r7, #32]
          break;
 8003292:	e029      	b.n	80032e8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003294:	683b      	ldr	r3, [r7, #0]
 8003296:	68db      	ldr	r3, [r3, #12]
 8003298:	3304      	adds	r3, #4
 800329a:	623b      	str	r3, [r7, #32]
          break;
 800329c:	e024      	b.n	80032e8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800329e:	683b      	ldr	r3, [r7, #0]
 80032a0:	68db      	ldr	r3, [r3, #12]
 80032a2:	3308      	adds	r3, #8
 80032a4:	623b      	str	r3, [r7, #32]
          break;
 80032a6:	e01f      	b.n	80032e8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80032a8:	683b      	ldr	r3, [r7, #0]
 80032aa:	68db      	ldr	r3, [r3, #12]
 80032ac:	330c      	adds	r3, #12
 80032ae:	623b      	str	r3, [r7, #32]
          break;
 80032b0:	e01a      	b.n	80032e8 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80032b2:	683b      	ldr	r3, [r7, #0]
 80032b4:	689b      	ldr	r3, [r3, #8]
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d102      	bne.n	80032c0 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80032ba:	2304      	movs	r3, #4
 80032bc:	623b      	str	r3, [r7, #32]
          break;
 80032be:	e013      	b.n	80032e8 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80032c0:	683b      	ldr	r3, [r7, #0]
 80032c2:	689b      	ldr	r3, [r3, #8]
 80032c4:	2b01      	cmp	r3, #1
 80032c6:	d105      	bne.n	80032d4 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80032c8:	2308      	movs	r3, #8
 80032ca:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	69fa      	ldr	r2, [r7, #28]
 80032d0:	611a      	str	r2, [r3, #16]
          break;
 80032d2:	e009      	b.n	80032e8 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80032d4:	2308      	movs	r3, #8
 80032d6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	69fa      	ldr	r2, [r7, #28]
 80032dc:	615a      	str	r2, [r3, #20]
          break;
 80032de:	e003      	b.n	80032e8 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80032e0:	2300      	movs	r3, #0
 80032e2:	623b      	str	r3, [r7, #32]
          break;
 80032e4:	e000      	b.n	80032e8 <HAL_GPIO_Init+0x130>
          break;
 80032e6:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80032e8:	69bb      	ldr	r3, [r7, #24]
 80032ea:	2bff      	cmp	r3, #255	@ 0xff
 80032ec:	d801      	bhi.n	80032f2 <HAL_GPIO_Init+0x13a>
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	e001      	b.n	80032f6 <HAL_GPIO_Init+0x13e>
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	3304      	adds	r3, #4
 80032f6:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80032f8:	69bb      	ldr	r3, [r7, #24]
 80032fa:	2bff      	cmp	r3, #255	@ 0xff
 80032fc:	d802      	bhi.n	8003304 <HAL_GPIO_Init+0x14c>
 80032fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003300:	009b      	lsls	r3, r3, #2
 8003302:	e002      	b.n	800330a <HAL_GPIO_Init+0x152>
 8003304:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003306:	3b08      	subs	r3, #8
 8003308:	009b      	lsls	r3, r3, #2
 800330a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800330c:	697b      	ldr	r3, [r7, #20]
 800330e:	681a      	ldr	r2, [r3, #0]
 8003310:	210f      	movs	r1, #15
 8003312:	693b      	ldr	r3, [r7, #16]
 8003314:	fa01 f303 	lsl.w	r3, r1, r3
 8003318:	43db      	mvns	r3, r3
 800331a:	401a      	ands	r2, r3
 800331c:	6a39      	ldr	r1, [r7, #32]
 800331e:	693b      	ldr	r3, [r7, #16]
 8003320:	fa01 f303 	lsl.w	r3, r1, r3
 8003324:	431a      	orrs	r2, r3
 8003326:	697b      	ldr	r3, [r7, #20]
 8003328:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800332a:	683b      	ldr	r3, [r7, #0]
 800332c:	685b      	ldr	r3, [r3, #4]
 800332e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003332:	2b00      	cmp	r3, #0
 8003334:	f000 80c1 	beq.w	80034ba <HAL_GPIO_Init+0x302>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003338:	4b49      	ldr	r3, [pc, #292]	@ (8003460 <HAL_GPIO_Init+0x2a8>)
 800333a:	699b      	ldr	r3, [r3, #24]
 800333c:	4a48      	ldr	r2, [pc, #288]	@ (8003460 <HAL_GPIO_Init+0x2a8>)
 800333e:	f043 0301 	orr.w	r3, r3, #1
 8003342:	6193      	str	r3, [r2, #24]
 8003344:	4b46      	ldr	r3, [pc, #280]	@ (8003460 <HAL_GPIO_Init+0x2a8>)
 8003346:	699b      	ldr	r3, [r3, #24]
 8003348:	f003 0301 	and.w	r3, r3, #1
 800334c:	60bb      	str	r3, [r7, #8]
 800334e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8003350:	4a44      	ldr	r2, [pc, #272]	@ (8003464 <HAL_GPIO_Init+0x2ac>)
 8003352:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003354:	089b      	lsrs	r3, r3, #2
 8003356:	3302      	adds	r3, #2
 8003358:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800335c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800335e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003360:	f003 0303 	and.w	r3, r3, #3
 8003364:	009b      	lsls	r3, r3, #2
 8003366:	220f      	movs	r2, #15
 8003368:	fa02 f303 	lsl.w	r3, r2, r3
 800336c:	43db      	mvns	r3, r3
 800336e:	68fa      	ldr	r2, [r7, #12]
 8003370:	4013      	ands	r3, r2
 8003372:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	4a3c      	ldr	r2, [pc, #240]	@ (8003468 <HAL_GPIO_Init+0x2b0>)
 8003378:	4293      	cmp	r3, r2
 800337a:	d01f      	beq.n	80033bc <HAL_GPIO_Init+0x204>
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	4a3b      	ldr	r2, [pc, #236]	@ (800346c <HAL_GPIO_Init+0x2b4>)
 8003380:	4293      	cmp	r3, r2
 8003382:	d019      	beq.n	80033b8 <HAL_GPIO_Init+0x200>
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	4a3a      	ldr	r2, [pc, #232]	@ (8003470 <HAL_GPIO_Init+0x2b8>)
 8003388:	4293      	cmp	r3, r2
 800338a:	d013      	beq.n	80033b4 <HAL_GPIO_Init+0x1fc>
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	4a39      	ldr	r2, [pc, #228]	@ (8003474 <HAL_GPIO_Init+0x2bc>)
 8003390:	4293      	cmp	r3, r2
 8003392:	d00d      	beq.n	80033b0 <HAL_GPIO_Init+0x1f8>
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	4a38      	ldr	r2, [pc, #224]	@ (8003478 <HAL_GPIO_Init+0x2c0>)
 8003398:	4293      	cmp	r3, r2
 800339a:	d007      	beq.n	80033ac <HAL_GPIO_Init+0x1f4>
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	4a37      	ldr	r2, [pc, #220]	@ (800347c <HAL_GPIO_Init+0x2c4>)
 80033a0:	4293      	cmp	r3, r2
 80033a2:	d101      	bne.n	80033a8 <HAL_GPIO_Init+0x1f0>
 80033a4:	2305      	movs	r3, #5
 80033a6:	e00a      	b.n	80033be <HAL_GPIO_Init+0x206>
 80033a8:	2306      	movs	r3, #6
 80033aa:	e008      	b.n	80033be <HAL_GPIO_Init+0x206>
 80033ac:	2304      	movs	r3, #4
 80033ae:	e006      	b.n	80033be <HAL_GPIO_Init+0x206>
 80033b0:	2303      	movs	r3, #3
 80033b2:	e004      	b.n	80033be <HAL_GPIO_Init+0x206>
 80033b4:	2302      	movs	r3, #2
 80033b6:	e002      	b.n	80033be <HAL_GPIO_Init+0x206>
 80033b8:	2301      	movs	r3, #1
 80033ba:	e000      	b.n	80033be <HAL_GPIO_Init+0x206>
 80033bc:	2300      	movs	r3, #0
 80033be:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80033c0:	f002 0203 	and.w	r2, r2, #3
 80033c4:	0092      	lsls	r2, r2, #2
 80033c6:	4093      	lsls	r3, r2
 80033c8:	68fa      	ldr	r2, [r7, #12]
 80033ca:	4313      	orrs	r3, r2
 80033cc:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80033ce:	4925      	ldr	r1, [pc, #148]	@ (8003464 <HAL_GPIO_Init+0x2ac>)
 80033d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033d2:	089b      	lsrs	r3, r3, #2
 80033d4:	3302      	adds	r3, #2
 80033d6:	68fa      	ldr	r2, [r7, #12]
 80033d8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80033dc:	683b      	ldr	r3, [r7, #0]
 80033de:	685b      	ldr	r3, [r3, #4]
 80033e0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d006      	beq.n	80033f6 <HAL_GPIO_Init+0x23e>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80033e8:	4b25      	ldr	r3, [pc, #148]	@ (8003480 <HAL_GPIO_Init+0x2c8>)
 80033ea:	689a      	ldr	r2, [r3, #8]
 80033ec:	4924      	ldr	r1, [pc, #144]	@ (8003480 <HAL_GPIO_Init+0x2c8>)
 80033ee:	69bb      	ldr	r3, [r7, #24]
 80033f0:	4313      	orrs	r3, r2
 80033f2:	608b      	str	r3, [r1, #8]
 80033f4:	e006      	b.n	8003404 <HAL_GPIO_Init+0x24c>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80033f6:	4b22      	ldr	r3, [pc, #136]	@ (8003480 <HAL_GPIO_Init+0x2c8>)
 80033f8:	689a      	ldr	r2, [r3, #8]
 80033fa:	69bb      	ldr	r3, [r7, #24]
 80033fc:	43db      	mvns	r3, r3
 80033fe:	4920      	ldr	r1, [pc, #128]	@ (8003480 <HAL_GPIO_Init+0x2c8>)
 8003400:	4013      	ands	r3, r2
 8003402:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003404:	683b      	ldr	r3, [r7, #0]
 8003406:	685b      	ldr	r3, [r3, #4]
 8003408:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800340c:	2b00      	cmp	r3, #0
 800340e:	d006      	beq.n	800341e <HAL_GPIO_Init+0x266>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003410:	4b1b      	ldr	r3, [pc, #108]	@ (8003480 <HAL_GPIO_Init+0x2c8>)
 8003412:	68da      	ldr	r2, [r3, #12]
 8003414:	491a      	ldr	r1, [pc, #104]	@ (8003480 <HAL_GPIO_Init+0x2c8>)
 8003416:	69bb      	ldr	r3, [r7, #24]
 8003418:	4313      	orrs	r3, r2
 800341a:	60cb      	str	r3, [r1, #12]
 800341c:	e006      	b.n	800342c <HAL_GPIO_Init+0x274>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800341e:	4b18      	ldr	r3, [pc, #96]	@ (8003480 <HAL_GPIO_Init+0x2c8>)
 8003420:	68da      	ldr	r2, [r3, #12]
 8003422:	69bb      	ldr	r3, [r7, #24]
 8003424:	43db      	mvns	r3, r3
 8003426:	4916      	ldr	r1, [pc, #88]	@ (8003480 <HAL_GPIO_Init+0x2c8>)
 8003428:	4013      	ands	r3, r2
 800342a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800342c:	683b      	ldr	r3, [r7, #0]
 800342e:	685b      	ldr	r3, [r3, #4]
 8003430:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003434:	2b00      	cmp	r3, #0
 8003436:	d025      	beq.n	8003484 <HAL_GPIO_Init+0x2cc>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003438:	4b11      	ldr	r3, [pc, #68]	@ (8003480 <HAL_GPIO_Init+0x2c8>)
 800343a:	685a      	ldr	r2, [r3, #4]
 800343c:	4910      	ldr	r1, [pc, #64]	@ (8003480 <HAL_GPIO_Init+0x2c8>)
 800343e:	69bb      	ldr	r3, [r7, #24]
 8003440:	4313      	orrs	r3, r2
 8003442:	604b      	str	r3, [r1, #4]
 8003444:	e025      	b.n	8003492 <HAL_GPIO_Init+0x2da>
 8003446:	bf00      	nop
 8003448:	10320000 	.word	0x10320000
 800344c:	10310000 	.word	0x10310000
 8003450:	10220000 	.word	0x10220000
 8003454:	10210000 	.word	0x10210000
 8003458:	10120000 	.word	0x10120000
 800345c:	10110000 	.word	0x10110000
 8003460:	40021000 	.word	0x40021000
 8003464:	40010000 	.word	0x40010000
 8003468:	40010800 	.word	0x40010800
 800346c:	40010c00 	.word	0x40010c00
 8003470:	40011000 	.word	0x40011000
 8003474:	40011400 	.word	0x40011400
 8003478:	40011800 	.word	0x40011800
 800347c:	40011c00 	.word	0x40011c00
 8003480:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8003484:	4b15      	ldr	r3, [pc, #84]	@ (80034dc <HAL_GPIO_Init+0x324>)
 8003486:	685a      	ldr	r2, [r3, #4]
 8003488:	69bb      	ldr	r3, [r7, #24]
 800348a:	43db      	mvns	r3, r3
 800348c:	4913      	ldr	r1, [pc, #76]	@ (80034dc <HAL_GPIO_Init+0x324>)
 800348e:	4013      	ands	r3, r2
 8003490:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003492:	683b      	ldr	r3, [r7, #0]
 8003494:	685b      	ldr	r3, [r3, #4]
 8003496:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800349a:	2b00      	cmp	r3, #0
 800349c:	d006      	beq.n	80034ac <HAL_GPIO_Init+0x2f4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800349e:	4b0f      	ldr	r3, [pc, #60]	@ (80034dc <HAL_GPIO_Init+0x324>)
 80034a0:	681a      	ldr	r2, [r3, #0]
 80034a2:	490e      	ldr	r1, [pc, #56]	@ (80034dc <HAL_GPIO_Init+0x324>)
 80034a4:	69bb      	ldr	r3, [r7, #24]
 80034a6:	4313      	orrs	r3, r2
 80034a8:	600b      	str	r3, [r1, #0]
 80034aa:	e006      	b.n	80034ba <HAL_GPIO_Init+0x302>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80034ac:	4b0b      	ldr	r3, [pc, #44]	@ (80034dc <HAL_GPIO_Init+0x324>)
 80034ae:	681a      	ldr	r2, [r3, #0]
 80034b0:	69bb      	ldr	r3, [r7, #24]
 80034b2:	43db      	mvns	r3, r3
 80034b4:	4909      	ldr	r1, [pc, #36]	@ (80034dc <HAL_GPIO_Init+0x324>)
 80034b6:	4013      	ands	r3, r2
 80034b8:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80034ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034bc:	3301      	adds	r3, #1
 80034be:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80034c0:	683b      	ldr	r3, [r7, #0]
 80034c2:	681a      	ldr	r2, [r3, #0]
 80034c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034c6:	fa22 f303 	lsr.w	r3, r2, r3
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	f47f ae7e 	bne.w	80031cc <HAL_GPIO_Init+0x14>
  }
}
 80034d0:	bf00      	nop
 80034d2:	bf00      	nop
 80034d4:	372c      	adds	r7, #44	@ 0x2c
 80034d6:	46bd      	mov	sp, r7
 80034d8:	bc80      	pop	{r7}
 80034da:	4770      	bx	lr
 80034dc:	40010400 	.word	0x40010400

080034e0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80034e0:	b580      	push	{r7, lr}
 80034e2:	b084      	sub	sp, #16
 80034e4:	af00      	add	r7, sp, #0
 80034e6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d101      	bne.n	80034f2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80034ee:	2301      	movs	r3, #1
 80034f0:	e12b      	b.n	800374a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80034f8:	b2db      	uxtb	r3, r3
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d106      	bne.n	800350c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	2200      	movs	r2, #0
 8003502:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003506:	6878      	ldr	r0, [r7, #4]
 8003508:	f7fd ffe4 	bl	80014d4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	2224      	movs	r2, #36	@ 0x24
 8003510:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	681a      	ldr	r2, [r3, #0]
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	f022 0201 	bic.w	r2, r2, #1
 8003522:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	681a      	ldr	r2, [r3, #0]
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003532:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	681a      	ldr	r2, [r3, #0]
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003542:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003544:	f001 fbca 	bl	8004cdc <HAL_RCC_GetPCLK1Freq>
 8003548:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	685b      	ldr	r3, [r3, #4]
 800354e:	4a81      	ldr	r2, [pc, #516]	@ (8003754 <HAL_I2C_Init+0x274>)
 8003550:	4293      	cmp	r3, r2
 8003552:	d807      	bhi.n	8003564 <HAL_I2C_Init+0x84>
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	4a80      	ldr	r2, [pc, #512]	@ (8003758 <HAL_I2C_Init+0x278>)
 8003558:	4293      	cmp	r3, r2
 800355a:	bf94      	ite	ls
 800355c:	2301      	movls	r3, #1
 800355e:	2300      	movhi	r3, #0
 8003560:	b2db      	uxtb	r3, r3
 8003562:	e006      	b.n	8003572 <HAL_I2C_Init+0x92>
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	4a7d      	ldr	r2, [pc, #500]	@ (800375c <HAL_I2C_Init+0x27c>)
 8003568:	4293      	cmp	r3, r2
 800356a:	bf94      	ite	ls
 800356c:	2301      	movls	r3, #1
 800356e:	2300      	movhi	r3, #0
 8003570:	b2db      	uxtb	r3, r3
 8003572:	2b00      	cmp	r3, #0
 8003574:	d001      	beq.n	800357a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003576:	2301      	movs	r3, #1
 8003578:	e0e7      	b.n	800374a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	4a78      	ldr	r2, [pc, #480]	@ (8003760 <HAL_I2C_Init+0x280>)
 800357e:	fba2 2303 	umull	r2, r3, r2, r3
 8003582:	0c9b      	lsrs	r3, r3, #18
 8003584:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	685b      	ldr	r3, [r3, #4]
 800358c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	68ba      	ldr	r2, [r7, #8]
 8003596:	430a      	orrs	r2, r1
 8003598:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	6a1b      	ldr	r3, [r3, #32]
 80035a0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	685b      	ldr	r3, [r3, #4]
 80035a8:	4a6a      	ldr	r2, [pc, #424]	@ (8003754 <HAL_I2C_Init+0x274>)
 80035aa:	4293      	cmp	r3, r2
 80035ac:	d802      	bhi.n	80035b4 <HAL_I2C_Init+0xd4>
 80035ae:	68bb      	ldr	r3, [r7, #8]
 80035b0:	3301      	adds	r3, #1
 80035b2:	e009      	b.n	80035c8 <HAL_I2C_Init+0xe8>
 80035b4:	68bb      	ldr	r3, [r7, #8]
 80035b6:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80035ba:	fb02 f303 	mul.w	r3, r2, r3
 80035be:	4a69      	ldr	r2, [pc, #420]	@ (8003764 <HAL_I2C_Init+0x284>)
 80035c0:	fba2 2303 	umull	r2, r3, r2, r3
 80035c4:	099b      	lsrs	r3, r3, #6
 80035c6:	3301      	adds	r3, #1
 80035c8:	687a      	ldr	r2, [r7, #4]
 80035ca:	6812      	ldr	r2, [r2, #0]
 80035cc:	430b      	orrs	r3, r1
 80035ce:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	69db      	ldr	r3, [r3, #28]
 80035d6:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80035da:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	685b      	ldr	r3, [r3, #4]
 80035e2:	495c      	ldr	r1, [pc, #368]	@ (8003754 <HAL_I2C_Init+0x274>)
 80035e4:	428b      	cmp	r3, r1
 80035e6:	d819      	bhi.n	800361c <HAL_I2C_Init+0x13c>
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	1e59      	subs	r1, r3, #1
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	685b      	ldr	r3, [r3, #4]
 80035f0:	005b      	lsls	r3, r3, #1
 80035f2:	fbb1 f3f3 	udiv	r3, r1, r3
 80035f6:	1c59      	adds	r1, r3, #1
 80035f8:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80035fc:	400b      	ands	r3, r1
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d00a      	beq.n	8003618 <HAL_I2C_Init+0x138>
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	1e59      	subs	r1, r3, #1
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	685b      	ldr	r3, [r3, #4]
 800360a:	005b      	lsls	r3, r3, #1
 800360c:	fbb1 f3f3 	udiv	r3, r1, r3
 8003610:	3301      	adds	r3, #1
 8003612:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003616:	e051      	b.n	80036bc <HAL_I2C_Init+0x1dc>
 8003618:	2304      	movs	r3, #4
 800361a:	e04f      	b.n	80036bc <HAL_I2C_Init+0x1dc>
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	689b      	ldr	r3, [r3, #8]
 8003620:	2b00      	cmp	r3, #0
 8003622:	d111      	bne.n	8003648 <HAL_I2C_Init+0x168>
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	1e58      	subs	r0, r3, #1
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	6859      	ldr	r1, [r3, #4]
 800362c:	460b      	mov	r3, r1
 800362e:	005b      	lsls	r3, r3, #1
 8003630:	440b      	add	r3, r1
 8003632:	fbb0 f3f3 	udiv	r3, r0, r3
 8003636:	3301      	adds	r3, #1
 8003638:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800363c:	2b00      	cmp	r3, #0
 800363e:	bf0c      	ite	eq
 8003640:	2301      	moveq	r3, #1
 8003642:	2300      	movne	r3, #0
 8003644:	b2db      	uxtb	r3, r3
 8003646:	e012      	b.n	800366e <HAL_I2C_Init+0x18e>
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	1e58      	subs	r0, r3, #1
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	6859      	ldr	r1, [r3, #4]
 8003650:	460b      	mov	r3, r1
 8003652:	009b      	lsls	r3, r3, #2
 8003654:	440b      	add	r3, r1
 8003656:	0099      	lsls	r1, r3, #2
 8003658:	440b      	add	r3, r1
 800365a:	fbb0 f3f3 	udiv	r3, r0, r3
 800365e:	3301      	adds	r3, #1
 8003660:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003664:	2b00      	cmp	r3, #0
 8003666:	bf0c      	ite	eq
 8003668:	2301      	moveq	r3, #1
 800366a:	2300      	movne	r3, #0
 800366c:	b2db      	uxtb	r3, r3
 800366e:	2b00      	cmp	r3, #0
 8003670:	d001      	beq.n	8003676 <HAL_I2C_Init+0x196>
 8003672:	2301      	movs	r3, #1
 8003674:	e022      	b.n	80036bc <HAL_I2C_Init+0x1dc>
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	689b      	ldr	r3, [r3, #8]
 800367a:	2b00      	cmp	r3, #0
 800367c:	d10e      	bne.n	800369c <HAL_I2C_Init+0x1bc>
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	1e58      	subs	r0, r3, #1
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	6859      	ldr	r1, [r3, #4]
 8003686:	460b      	mov	r3, r1
 8003688:	005b      	lsls	r3, r3, #1
 800368a:	440b      	add	r3, r1
 800368c:	fbb0 f3f3 	udiv	r3, r0, r3
 8003690:	3301      	adds	r3, #1
 8003692:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003696:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800369a:	e00f      	b.n	80036bc <HAL_I2C_Init+0x1dc>
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	1e58      	subs	r0, r3, #1
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	6859      	ldr	r1, [r3, #4]
 80036a4:	460b      	mov	r3, r1
 80036a6:	009b      	lsls	r3, r3, #2
 80036a8:	440b      	add	r3, r1
 80036aa:	0099      	lsls	r1, r3, #2
 80036ac:	440b      	add	r3, r1
 80036ae:	fbb0 f3f3 	udiv	r3, r0, r3
 80036b2:	3301      	adds	r3, #1
 80036b4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80036b8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80036bc:	6879      	ldr	r1, [r7, #4]
 80036be:	6809      	ldr	r1, [r1, #0]
 80036c0:	4313      	orrs	r3, r2
 80036c2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	69da      	ldr	r2, [r3, #28]
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	6a1b      	ldr	r3, [r3, #32]
 80036d6:	431a      	orrs	r2, r3
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	430a      	orrs	r2, r1
 80036de:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	689b      	ldr	r3, [r3, #8]
 80036e6:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80036ea:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80036ee:	687a      	ldr	r2, [r7, #4]
 80036f0:	6911      	ldr	r1, [r2, #16]
 80036f2:	687a      	ldr	r2, [r7, #4]
 80036f4:	68d2      	ldr	r2, [r2, #12]
 80036f6:	4311      	orrs	r1, r2
 80036f8:	687a      	ldr	r2, [r7, #4]
 80036fa:	6812      	ldr	r2, [r2, #0]
 80036fc:	430b      	orrs	r3, r1
 80036fe:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	68db      	ldr	r3, [r3, #12]
 8003706:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	695a      	ldr	r2, [r3, #20]
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	699b      	ldr	r3, [r3, #24]
 8003712:	431a      	orrs	r2, r3
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	430a      	orrs	r2, r1
 800371a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	681a      	ldr	r2, [r3, #0]
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	f042 0201 	orr.w	r2, r2, #1
 800372a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	2200      	movs	r2, #0
 8003730:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	2220      	movs	r2, #32
 8003736:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	2200      	movs	r2, #0
 800373e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	2200      	movs	r2, #0
 8003744:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003748:	2300      	movs	r3, #0
}
 800374a:	4618      	mov	r0, r3
 800374c:	3710      	adds	r7, #16
 800374e:	46bd      	mov	sp, r7
 8003750:	bd80      	pop	{r7, pc}
 8003752:	bf00      	nop
 8003754:	000186a0 	.word	0x000186a0
 8003758:	001e847f 	.word	0x001e847f
 800375c:	003d08ff 	.word	0x003d08ff
 8003760:	431bde83 	.word	0x431bde83
 8003764:	10624dd3 	.word	0x10624dd3

08003768 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003768:	b580      	push	{r7, lr}
 800376a:	b088      	sub	sp, #32
 800376c:	af02      	add	r7, sp, #8
 800376e:	60f8      	str	r0, [r7, #12]
 8003770:	607a      	str	r2, [r7, #4]
 8003772:	461a      	mov	r2, r3
 8003774:	460b      	mov	r3, r1
 8003776:	817b      	strh	r3, [r7, #10]
 8003778:	4613      	mov	r3, r2
 800377a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800377c:	f7fe fc14 	bl	8001fa8 <HAL_GetTick>
 8003780:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003788:	b2db      	uxtb	r3, r3
 800378a:	2b20      	cmp	r3, #32
 800378c:	f040 80e0 	bne.w	8003950 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003790:	697b      	ldr	r3, [r7, #20]
 8003792:	9300      	str	r3, [sp, #0]
 8003794:	2319      	movs	r3, #25
 8003796:	2201      	movs	r2, #1
 8003798:	4970      	ldr	r1, [pc, #448]	@ (800395c <HAL_I2C_Master_Transmit+0x1f4>)
 800379a:	68f8      	ldr	r0, [r7, #12]
 800379c:	f000 fc9e 	bl	80040dc <I2C_WaitOnFlagUntilTimeout>
 80037a0:	4603      	mov	r3, r0
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d001      	beq.n	80037aa <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80037a6:	2302      	movs	r3, #2
 80037a8:	e0d3      	b.n	8003952 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80037b0:	2b01      	cmp	r3, #1
 80037b2:	d101      	bne.n	80037b8 <HAL_I2C_Master_Transmit+0x50>
 80037b4:	2302      	movs	r3, #2
 80037b6:	e0cc      	b.n	8003952 <HAL_I2C_Master_Transmit+0x1ea>
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	2201      	movs	r2, #1
 80037bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	f003 0301 	and.w	r3, r3, #1
 80037ca:	2b01      	cmp	r3, #1
 80037cc:	d007      	beq.n	80037de <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	681a      	ldr	r2, [r3, #0]
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	f042 0201 	orr.w	r2, r2, #1
 80037dc:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	681a      	ldr	r2, [r3, #0]
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80037ec:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	2221      	movs	r2, #33	@ 0x21
 80037f2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	2210      	movs	r2, #16
 80037fa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	2200      	movs	r2, #0
 8003802:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	687a      	ldr	r2, [r7, #4]
 8003808:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	893a      	ldrh	r2, [r7, #8]
 800380e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003814:	b29a      	uxth	r2, r3
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	4a50      	ldr	r2, [pc, #320]	@ (8003960 <HAL_I2C_Master_Transmit+0x1f8>)
 800381e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003820:	8979      	ldrh	r1, [r7, #10]
 8003822:	697b      	ldr	r3, [r7, #20]
 8003824:	6a3a      	ldr	r2, [r7, #32]
 8003826:	68f8      	ldr	r0, [r7, #12]
 8003828:	f000 fb08 	bl	8003e3c <I2C_MasterRequestWrite>
 800382c:	4603      	mov	r3, r0
 800382e:	2b00      	cmp	r3, #0
 8003830:	d001      	beq.n	8003836 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8003832:	2301      	movs	r3, #1
 8003834:	e08d      	b.n	8003952 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003836:	2300      	movs	r3, #0
 8003838:	613b      	str	r3, [r7, #16]
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	695b      	ldr	r3, [r3, #20]
 8003840:	613b      	str	r3, [r7, #16]
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	699b      	ldr	r3, [r3, #24]
 8003848:	613b      	str	r3, [r7, #16]
 800384a:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 800384c:	e066      	b.n	800391c <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800384e:	697a      	ldr	r2, [r7, #20]
 8003850:	6a39      	ldr	r1, [r7, #32]
 8003852:	68f8      	ldr	r0, [r7, #12]
 8003854:	f000 fd5c 	bl	8004310 <I2C_WaitOnTXEFlagUntilTimeout>
 8003858:	4603      	mov	r3, r0
 800385a:	2b00      	cmp	r3, #0
 800385c:	d00d      	beq.n	800387a <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003862:	2b04      	cmp	r3, #4
 8003864:	d107      	bne.n	8003876 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	681a      	ldr	r2, [r3, #0]
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003874:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003876:	2301      	movs	r3, #1
 8003878:	e06b      	b.n	8003952 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800387e:	781a      	ldrb	r2, [r3, #0]
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800388a:	1c5a      	adds	r2, r3, #1
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003894:	b29b      	uxth	r3, r3
 8003896:	3b01      	subs	r3, #1
 8003898:	b29a      	uxth	r2, r3
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80038a2:	3b01      	subs	r3, #1
 80038a4:	b29a      	uxth	r2, r3
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	695b      	ldr	r3, [r3, #20]
 80038b0:	f003 0304 	and.w	r3, r3, #4
 80038b4:	2b04      	cmp	r3, #4
 80038b6:	d11b      	bne.n	80038f0 <HAL_I2C_Master_Transmit+0x188>
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d017      	beq.n	80038f0 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038c4:	781a      	ldrb	r2, [r3, #0]
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038d0:	1c5a      	adds	r2, r3, #1
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80038da:	b29b      	uxth	r3, r3
 80038dc:	3b01      	subs	r3, #1
 80038de:	b29a      	uxth	r2, r3
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80038e8:	3b01      	subs	r3, #1
 80038ea:	b29a      	uxth	r2, r3
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80038f0:	697a      	ldr	r2, [r7, #20]
 80038f2:	6a39      	ldr	r1, [r7, #32]
 80038f4:	68f8      	ldr	r0, [r7, #12]
 80038f6:	f000 fd53 	bl	80043a0 <I2C_WaitOnBTFFlagUntilTimeout>
 80038fa:	4603      	mov	r3, r0
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d00d      	beq.n	800391c <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003904:	2b04      	cmp	r3, #4
 8003906:	d107      	bne.n	8003918 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	681a      	ldr	r2, [r3, #0]
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003916:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003918:	2301      	movs	r3, #1
 800391a:	e01a      	b.n	8003952 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003920:	2b00      	cmp	r3, #0
 8003922:	d194      	bne.n	800384e <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	681a      	ldr	r2, [r3, #0]
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003932:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	2220      	movs	r2, #32
 8003938:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	2200      	movs	r2, #0
 8003940:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	2200      	movs	r2, #0
 8003948:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800394c:	2300      	movs	r3, #0
 800394e:	e000      	b.n	8003952 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8003950:	2302      	movs	r3, #2
  }
}
 8003952:	4618      	mov	r0, r3
 8003954:	3718      	adds	r7, #24
 8003956:	46bd      	mov	sp, r7
 8003958:	bd80      	pop	{r7, pc}
 800395a:	bf00      	nop
 800395c:	00100002 	.word	0x00100002
 8003960:	ffff0000 	.word	0xffff0000

08003964 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003964:	b580      	push	{r7, lr}
 8003966:	b08c      	sub	sp, #48	@ 0x30
 8003968:	af02      	add	r7, sp, #8
 800396a:	60f8      	str	r0, [r7, #12]
 800396c:	607a      	str	r2, [r7, #4]
 800396e:	461a      	mov	r2, r3
 8003970:	460b      	mov	r3, r1
 8003972:	817b      	strh	r3, [r7, #10]
 8003974:	4613      	mov	r3, r2
 8003976:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 8003978:	2300      	movs	r3, #0
 800397a:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800397c:	f7fe fb14 	bl	8001fa8 <HAL_GetTick>
 8003980:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003988:	b2db      	uxtb	r3, r3
 800398a:	2b20      	cmp	r3, #32
 800398c:	f040 824b 	bne.w	8003e26 <HAL_I2C_Master_Receive+0x4c2>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003990:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003992:	9300      	str	r3, [sp, #0]
 8003994:	2319      	movs	r3, #25
 8003996:	2201      	movs	r2, #1
 8003998:	497f      	ldr	r1, [pc, #508]	@ (8003b98 <HAL_I2C_Master_Receive+0x234>)
 800399a:	68f8      	ldr	r0, [r7, #12]
 800399c:	f000 fb9e 	bl	80040dc <I2C_WaitOnFlagUntilTimeout>
 80039a0:	4603      	mov	r3, r0
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d001      	beq.n	80039aa <HAL_I2C_Master_Receive+0x46>
    {
      return HAL_BUSY;
 80039a6:	2302      	movs	r3, #2
 80039a8:	e23e      	b.n	8003e28 <HAL_I2C_Master_Receive+0x4c4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80039b0:	2b01      	cmp	r3, #1
 80039b2:	d101      	bne.n	80039b8 <HAL_I2C_Master_Receive+0x54>
 80039b4:	2302      	movs	r3, #2
 80039b6:	e237      	b.n	8003e28 <HAL_I2C_Master_Receive+0x4c4>
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	2201      	movs	r2, #1
 80039bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	f003 0301 	and.w	r3, r3, #1
 80039ca:	2b01      	cmp	r3, #1
 80039cc:	d007      	beq.n	80039de <HAL_I2C_Master_Receive+0x7a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	681a      	ldr	r2, [r3, #0]
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	f042 0201 	orr.w	r2, r2, #1
 80039dc:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	681a      	ldr	r2, [r3, #0]
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80039ec:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	2222      	movs	r2, #34	@ 0x22
 80039f2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	2210      	movs	r2, #16
 80039fa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	2200      	movs	r2, #0
 8003a02:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	687a      	ldr	r2, [r7, #4]
 8003a08:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	893a      	ldrh	r2, [r7, #8]
 8003a0e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a14:	b29a      	uxth	r2, r3
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	4a5f      	ldr	r2, [pc, #380]	@ (8003b9c <HAL_I2C_Master_Receive+0x238>)
 8003a1e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003a20:	8979      	ldrh	r1, [r7, #10]
 8003a22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a24:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003a26:	68f8      	ldr	r0, [r7, #12]
 8003a28:	f000 fa8a 	bl	8003f40 <I2C_MasterRequestRead>
 8003a2c:	4603      	mov	r3, r0
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d001      	beq.n	8003a36 <HAL_I2C_Master_Receive+0xd2>
    {
      return HAL_ERROR;
 8003a32:	2301      	movs	r3, #1
 8003a34:	e1f8      	b.n	8003e28 <HAL_I2C_Master_Receive+0x4c4>
    }

    if (hi2c->XferSize == 0U)
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d113      	bne.n	8003a66 <HAL_I2C_Master_Receive+0x102>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003a3e:	2300      	movs	r3, #0
 8003a40:	61fb      	str	r3, [r7, #28]
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	695b      	ldr	r3, [r3, #20]
 8003a48:	61fb      	str	r3, [r7, #28]
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	699b      	ldr	r3, [r3, #24]
 8003a50:	61fb      	str	r3, [r7, #28]
 8003a52:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	681a      	ldr	r2, [r3, #0]
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003a62:	601a      	str	r2, [r3, #0]
 8003a64:	e1cc      	b.n	8003e00 <HAL_I2C_Master_Receive+0x49c>
    }
    else if (hi2c->XferSize == 1U)
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a6a:	2b01      	cmp	r3, #1
 8003a6c:	d11e      	bne.n	8003aac <HAL_I2C_Master_Receive+0x148>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	681a      	ldr	r2, [r3, #0]
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003a7c:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8003a7e:	b672      	cpsid	i
}
 8003a80:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003a82:	2300      	movs	r3, #0
 8003a84:	61bb      	str	r3, [r7, #24]
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	695b      	ldr	r3, [r3, #20]
 8003a8c:	61bb      	str	r3, [r7, #24]
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	699b      	ldr	r3, [r3, #24]
 8003a94:	61bb      	str	r3, [r7, #24]
 8003a96:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	681a      	ldr	r2, [r3, #0]
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003aa6:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8003aa8:	b662      	cpsie	i
}
 8003aaa:	e035      	b.n	8003b18 <HAL_I2C_Master_Receive+0x1b4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ab0:	2b02      	cmp	r3, #2
 8003ab2:	d11e      	bne.n	8003af2 <HAL_I2C_Master_Receive+0x18e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	681a      	ldr	r2, [r3, #0]
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003ac2:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8003ac4:	b672      	cpsid	i
}
 8003ac6:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003ac8:	2300      	movs	r3, #0
 8003aca:	617b      	str	r3, [r7, #20]
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	695b      	ldr	r3, [r3, #20]
 8003ad2:	617b      	str	r3, [r7, #20]
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	699b      	ldr	r3, [r3, #24]
 8003ada:	617b      	str	r3, [r7, #20]
 8003adc:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	681a      	ldr	r2, [r3, #0]
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003aec:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8003aee:	b662      	cpsie	i
}
 8003af0:	e012      	b.n	8003b18 <HAL_I2C_Master_Receive+0x1b4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	681a      	ldr	r2, [r3, #0]
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003b00:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003b02:	2300      	movs	r3, #0
 8003b04:	613b      	str	r3, [r7, #16]
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	695b      	ldr	r3, [r3, #20]
 8003b0c:	613b      	str	r3, [r7, #16]
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	699b      	ldr	r3, [r3, #24]
 8003b14:	613b      	str	r3, [r7, #16]
 8003b16:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8003b18:	e172      	b.n	8003e00 <HAL_I2C_Master_Receive+0x49c>
    {
      if (hi2c->XferSize <= 3U)
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b1e:	2b03      	cmp	r3, #3
 8003b20:	f200 811f 	bhi.w	8003d62 <HAL_I2C_Master_Receive+0x3fe>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b28:	2b01      	cmp	r3, #1
 8003b2a:	d123      	bne.n	8003b74 <HAL_I2C_Master_Receive+0x210>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003b2c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003b2e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003b30:	68f8      	ldr	r0, [r7, #12]
 8003b32:	f000 fc7d 	bl	8004430 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003b36:	4603      	mov	r3, r0
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d001      	beq.n	8003b40 <HAL_I2C_Master_Receive+0x1dc>
          {
            return HAL_ERROR;
 8003b3c:	2301      	movs	r3, #1
 8003b3e:	e173      	b.n	8003e28 <HAL_I2C_Master_Receive+0x4c4>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	691a      	ldr	r2, [r3, #16]
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b4a:	b2d2      	uxtb	r2, r2
 8003b4c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b52:	1c5a      	adds	r2, r3, #1
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b5c:	3b01      	subs	r3, #1
 8003b5e:	b29a      	uxth	r2, r3
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b68:	b29b      	uxth	r3, r3
 8003b6a:	3b01      	subs	r3, #1
 8003b6c:	b29a      	uxth	r2, r3
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003b72:	e145      	b.n	8003e00 <HAL_I2C_Master_Receive+0x49c>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b78:	2b02      	cmp	r3, #2
 8003b7a:	d152      	bne.n	8003c22 <HAL_I2C_Master_Receive+0x2be>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003b7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b7e:	9300      	str	r3, [sp, #0]
 8003b80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b82:	2200      	movs	r2, #0
 8003b84:	4906      	ldr	r1, [pc, #24]	@ (8003ba0 <HAL_I2C_Master_Receive+0x23c>)
 8003b86:	68f8      	ldr	r0, [r7, #12]
 8003b88:	f000 faa8 	bl	80040dc <I2C_WaitOnFlagUntilTimeout>
 8003b8c:	4603      	mov	r3, r0
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d008      	beq.n	8003ba4 <HAL_I2C_Master_Receive+0x240>
          {
            return HAL_ERROR;
 8003b92:	2301      	movs	r3, #1
 8003b94:	e148      	b.n	8003e28 <HAL_I2C_Master_Receive+0x4c4>
 8003b96:	bf00      	nop
 8003b98:	00100002 	.word	0x00100002
 8003b9c:	ffff0000 	.word	0xffff0000
 8003ba0:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8003ba4:	b672      	cpsid	i
}
 8003ba6:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	681a      	ldr	r2, [r3, #0]
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003bb6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	691a      	ldr	r2, [r3, #16]
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bc2:	b2d2      	uxtb	r2, r2
 8003bc4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bca:	1c5a      	adds	r2, r3, #1
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003bd4:	3b01      	subs	r3, #1
 8003bd6:	b29a      	uxth	r2, r3
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003be0:	b29b      	uxth	r3, r3
 8003be2:	3b01      	subs	r3, #1
 8003be4:	b29a      	uxth	r2, r3
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8003bea:	b662      	cpsie	i
}
 8003bec:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	691a      	ldr	r2, [r3, #16]
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bf8:	b2d2      	uxtb	r2, r2
 8003bfa:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c00:	1c5a      	adds	r2, r3, #1
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c0a:	3b01      	subs	r3, #1
 8003c0c:	b29a      	uxth	r2, r3
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c16:	b29b      	uxth	r3, r3
 8003c18:	3b01      	subs	r3, #1
 8003c1a:	b29a      	uxth	r2, r3
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003c20:	e0ee      	b.n	8003e00 <HAL_I2C_Master_Receive+0x49c>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003c22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c24:	9300      	str	r3, [sp, #0]
 8003c26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c28:	2200      	movs	r2, #0
 8003c2a:	4981      	ldr	r1, [pc, #516]	@ (8003e30 <HAL_I2C_Master_Receive+0x4cc>)
 8003c2c:	68f8      	ldr	r0, [r7, #12]
 8003c2e:	f000 fa55 	bl	80040dc <I2C_WaitOnFlagUntilTimeout>
 8003c32:	4603      	mov	r3, r0
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d001      	beq.n	8003c3c <HAL_I2C_Master_Receive+0x2d8>
          {
            return HAL_ERROR;
 8003c38:	2301      	movs	r3, #1
 8003c3a:	e0f5      	b.n	8003e28 <HAL_I2C_Master_Receive+0x4c4>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	681a      	ldr	r2, [r3, #0]
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003c4a:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8003c4c:	b672      	cpsid	i
}
 8003c4e:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	691a      	ldr	r2, [r3, #16]
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c5a:	b2d2      	uxtb	r2, r2
 8003c5c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c62:	1c5a      	adds	r2, r3, #1
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c6c:	3b01      	subs	r3, #1
 8003c6e:	b29a      	uxth	r2, r3
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c78:	b29b      	uxth	r3, r3
 8003c7a:	3b01      	subs	r3, #1
 8003c7c:	b29a      	uxth	r2, r3
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8003c82:	4b6c      	ldr	r3, [pc, #432]	@ (8003e34 <HAL_I2C_Master_Receive+0x4d0>)
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	08db      	lsrs	r3, r3, #3
 8003c88:	4a6b      	ldr	r2, [pc, #428]	@ (8003e38 <HAL_I2C_Master_Receive+0x4d4>)
 8003c8a:	fba2 2303 	umull	r2, r3, r2, r3
 8003c8e:	0a1a      	lsrs	r2, r3, #8
 8003c90:	4613      	mov	r3, r2
 8003c92:	009b      	lsls	r3, r3, #2
 8003c94:	4413      	add	r3, r2
 8003c96:	00da      	lsls	r2, r3, #3
 8003c98:	1ad3      	subs	r3, r2, r3
 8003c9a:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8003c9c:	6a3b      	ldr	r3, [r7, #32]
 8003c9e:	3b01      	subs	r3, #1
 8003ca0:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 8003ca2:	6a3b      	ldr	r3, [r7, #32]
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d118      	bne.n	8003cda <HAL_I2C_Master_Receive+0x376>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	2200      	movs	r2, #0
 8003cac:	631a      	str	r2, [r3, #48]	@ 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	2220      	movs	r2, #32
 8003cb2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	2200      	movs	r2, #0
 8003cba:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cc2:	f043 0220 	orr.w	r2, r3, #32
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	641a      	str	r2, [r3, #64]	@ 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 8003cca:	b662      	cpsie	i
}
 8003ccc:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	2200      	movs	r2, #0
 8003cd2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

              return HAL_ERROR;
 8003cd6:	2301      	movs	r3, #1
 8003cd8:	e0a6      	b.n	8003e28 <HAL_I2C_Master_Receive+0x4c4>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	695b      	ldr	r3, [r3, #20]
 8003ce0:	f003 0304 	and.w	r3, r3, #4
 8003ce4:	2b04      	cmp	r3, #4
 8003ce6:	d1d9      	bne.n	8003c9c <HAL_I2C_Master_Receive+0x338>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	681a      	ldr	r2, [r3, #0]
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003cf6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	691a      	ldr	r2, [r3, #16]
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d02:	b2d2      	uxtb	r2, r2
 8003d04:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d0a:	1c5a      	adds	r2, r3, #1
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d14:	3b01      	subs	r3, #1
 8003d16:	b29a      	uxth	r2, r3
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d20:	b29b      	uxth	r3, r3
 8003d22:	3b01      	subs	r3, #1
 8003d24:	b29a      	uxth	r2, r3
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8003d2a:	b662      	cpsie	i
}
 8003d2c:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	691a      	ldr	r2, [r3, #16]
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d38:	b2d2      	uxtb	r2, r2
 8003d3a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d40:	1c5a      	adds	r2, r3, #1
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d4a:	3b01      	subs	r3, #1
 8003d4c:	b29a      	uxth	r2, r3
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d56:	b29b      	uxth	r3, r3
 8003d58:	3b01      	subs	r3, #1
 8003d5a:	b29a      	uxth	r2, r3
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003d60:	e04e      	b.n	8003e00 <HAL_I2C_Master_Receive+0x49c>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003d62:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003d64:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003d66:	68f8      	ldr	r0, [r7, #12]
 8003d68:	f000 fb62 	bl	8004430 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003d6c:	4603      	mov	r3, r0
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d001      	beq.n	8003d76 <HAL_I2C_Master_Receive+0x412>
        {
          return HAL_ERROR;
 8003d72:	2301      	movs	r3, #1
 8003d74:	e058      	b.n	8003e28 <HAL_I2C_Master_Receive+0x4c4>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	691a      	ldr	r2, [r3, #16]
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d80:	b2d2      	uxtb	r2, r2
 8003d82:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d88:	1c5a      	adds	r2, r3, #1
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d92:	3b01      	subs	r3, #1
 8003d94:	b29a      	uxth	r2, r3
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d9e:	b29b      	uxth	r3, r3
 8003da0:	3b01      	subs	r3, #1
 8003da2:	b29a      	uxth	r2, r3
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	695b      	ldr	r3, [r3, #20]
 8003dae:	f003 0304 	and.w	r3, r3, #4
 8003db2:	2b04      	cmp	r3, #4
 8003db4:	d124      	bne.n	8003e00 <HAL_I2C_Master_Receive+0x49c>
        {

          if (hi2c->XferSize == 3U)
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003dba:	2b03      	cmp	r3, #3
 8003dbc:	d107      	bne.n	8003dce <HAL_I2C_Master_Receive+0x46a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	681a      	ldr	r2, [r3, #0]
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003dcc:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	691a      	ldr	r2, [r3, #16]
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003dd8:	b2d2      	uxtb	r2, r2
 8003dda:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003de0:	1c5a      	adds	r2, r3, #1
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003dea:	3b01      	subs	r3, #1
 8003dec:	b29a      	uxth	r2, r3
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003df6:	b29b      	uxth	r3, r3
 8003df8:	3b01      	subs	r3, #1
 8003dfa:	b29a      	uxth	r2, r3
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	f47f ae88 	bne.w	8003b1a <HAL_I2C_Master_Receive+0x1b6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	2220      	movs	r2, #32
 8003e0e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	2200      	movs	r2, #0
 8003e16:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	2200      	movs	r2, #0
 8003e1e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003e22:	2300      	movs	r3, #0
 8003e24:	e000      	b.n	8003e28 <HAL_I2C_Master_Receive+0x4c4>
  }
  else
  {
    return HAL_BUSY;
 8003e26:	2302      	movs	r3, #2
  }
}
 8003e28:	4618      	mov	r0, r3
 8003e2a:	3728      	adds	r7, #40	@ 0x28
 8003e2c:	46bd      	mov	sp, r7
 8003e2e:	bd80      	pop	{r7, pc}
 8003e30:	00010004 	.word	0x00010004
 8003e34:	20000000 	.word	0x20000000
 8003e38:	14f8b589 	.word	0x14f8b589

08003e3c <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003e3c:	b580      	push	{r7, lr}
 8003e3e:	b088      	sub	sp, #32
 8003e40:	af02      	add	r7, sp, #8
 8003e42:	60f8      	str	r0, [r7, #12]
 8003e44:	607a      	str	r2, [r7, #4]
 8003e46:	603b      	str	r3, [r7, #0]
 8003e48:	460b      	mov	r3, r1
 8003e4a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e50:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003e52:	697b      	ldr	r3, [r7, #20]
 8003e54:	2b08      	cmp	r3, #8
 8003e56:	d006      	beq.n	8003e66 <I2C_MasterRequestWrite+0x2a>
 8003e58:	697b      	ldr	r3, [r7, #20]
 8003e5a:	2b01      	cmp	r3, #1
 8003e5c:	d003      	beq.n	8003e66 <I2C_MasterRequestWrite+0x2a>
 8003e5e:	697b      	ldr	r3, [r7, #20]
 8003e60:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003e64:	d108      	bne.n	8003e78 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	681a      	ldr	r2, [r3, #0]
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003e74:	601a      	str	r2, [r3, #0]
 8003e76:	e00b      	b.n	8003e90 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e7c:	2b12      	cmp	r3, #18
 8003e7e:	d107      	bne.n	8003e90 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	681a      	ldr	r2, [r3, #0]
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003e8e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003e90:	683b      	ldr	r3, [r7, #0]
 8003e92:	9300      	str	r3, [sp, #0]
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	2200      	movs	r2, #0
 8003e98:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003e9c:	68f8      	ldr	r0, [r7, #12]
 8003e9e:	f000 f91d 	bl	80040dc <I2C_WaitOnFlagUntilTimeout>
 8003ea2:	4603      	mov	r3, r0
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d00d      	beq.n	8003ec4 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003eb2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003eb6:	d103      	bne.n	8003ec0 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003ebe:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003ec0:	2303      	movs	r3, #3
 8003ec2:	e035      	b.n	8003f30 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	691b      	ldr	r3, [r3, #16]
 8003ec8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003ecc:	d108      	bne.n	8003ee0 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003ece:	897b      	ldrh	r3, [r7, #10]
 8003ed0:	b2db      	uxtb	r3, r3
 8003ed2:	461a      	mov	r2, r3
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003edc:	611a      	str	r2, [r3, #16]
 8003ede:	e01b      	b.n	8003f18 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003ee0:	897b      	ldrh	r3, [r7, #10]
 8003ee2:	11db      	asrs	r3, r3, #7
 8003ee4:	b2db      	uxtb	r3, r3
 8003ee6:	f003 0306 	and.w	r3, r3, #6
 8003eea:	b2db      	uxtb	r3, r3
 8003eec:	f063 030f 	orn	r3, r3, #15
 8003ef0:	b2da      	uxtb	r2, r3
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003ef8:	683b      	ldr	r3, [r7, #0]
 8003efa:	687a      	ldr	r2, [r7, #4]
 8003efc:	490e      	ldr	r1, [pc, #56]	@ (8003f38 <I2C_MasterRequestWrite+0xfc>)
 8003efe:	68f8      	ldr	r0, [r7, #12]
 8003f00:	f000 f966 	bl	80041d0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003f04:	4603      	mov	r3, r0
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	d001      	beq.n	8003f0e <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8003f0a:	2301      	movs	r3, #1
 8003f0c:	e010      	b.n	8003f30 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003f0e:	897b      	ldrh	r3, [r7, #10]
 8003f10:	b2da      	uxtb	r2, r3
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003f18:	683b      	ldr	r3, [r7, #0]
 8003f1a:	687a      	ldr	r2, [r7, #4]
 8003f1c:	4907      	ldr	r1, [pc, #28]	@ (8003f3c <I2C_MasterRequestWrite+0x100>)
 8003f1e:	68f8      	ldr	r0, [r7, #12]
 8003f20:	f000 f956 	bl	80041d0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003f24:	4603      	mov	r3, r0
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d001      	beq.n	8003f2e <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8003f2a:	2301      	movs	r3, #1
 8003f2c:	e000      	b.n	8003f30 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8003f2e:	2300      	movs	r3, #0
}
 8003f30:	4618      	mov	r0, r3
 8003f32:	3718      	adds	r7, #24
 8003f34:	46bd      	mov	sp, r7
 8003f36:	bd80      	pop	{r7, pc}
 8003f38:	00010008 	.word	0x00010008
 8003f3c:	00010002 	.word	0x00010002

08003f40 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003f40:	b580      	push	{r7, lr}
 8003f42:	b088      	sub	sp, #32
 8003f44:	af02      	add	r7, sp, #8
 8003f46:	60f8      	str	r0, [r7, #12]
 8003f48:	607a      	str	r2, [r7, #4]
 8003f4a:	603b      	str	r3, [r7, #0]
 8003f4c:	460b      	mov	r3, r1
 8003f4e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f54:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	681a      	ldr	r2, [r3, #0]
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003f64:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003f66:	697b      	ldr	r3, [r7, #20]
 8003f68:	2b08      	cmp	r3, #8
 8003f6a:	d006      	beq.n	8003f7a <I2C_MasterRequestRead+0x3a>
 8003f6c:	697b      	ldr	r3, [r7, #20]
 8003f6e:	2b01      	cmp	r3, #1
 8003f70:	d003      	beq.n	8003f7a <I2C_MasterRequestRead+0x3a>
 8003f72:	697b      	ldr	r3, [r7, #20]
 8003f74:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003f78:	d108      	bne.n	8003f8c <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	681a      	ldr	r2, [r3, #0]
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003f88:	601a      	str	r2, [r3, #0]
 8003f8a:	e00b      	b.n	8003fa4 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f90:	2b11      	cmp	r3, #17
 8003f92:	d107      	bne.n	8003fa4 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	681a      	ldr	r2, [r3, #0]
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003fa2:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003fa4:	683b      	ldr	r3, [r7, #0]
 8003fa6:	9300      	str	r3, [sp, #0]
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	2200      	movs	r2, #0
 8003fac:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003fb0:	68f8      	ldr	r0, [r7, #12]
 8003fb2:	f000 f893 	bl	80040dc <I2C_WaitOnFlagUntilTimeout>
 8003fb6:	4603      	mov	r3, r0
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d00d      	beq.n	8003fd8 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003fc6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003fca:	d103      	bne.n	8003fd4 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003fd2:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003fd4:	2303      	movs	r3, #3
 8003fd6:	e079      	b.n	80040cc <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	691b      	ldr	r3, [r3, #16]
 8003fdc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003fe0:	d108      	bne.n	8003ff4 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003fe2:	897b      	ldrh	r3, [r7, #10]
 8003fe4:	b2db      	uxtb	r3, r3
 8003fe6:	f043 0301 	orr.w	r3, r3, #1
 8003fea:	b2da      	uxtb	r2, r3
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	611a      	str	r2, [r3, #16]
 8003ff2:	e05f      	b.n	80040b4 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003ff4:	897b      	ldrh	r3, [r7, #10]
 8003ff6:	11db      	asrs	r3, r3, #7
 8003ff8:	b2db      	uxtb	r3, r3
 8003ffa:	f003 0306 	and.w	r3, r3, #6
 8003ffe:	b2db      	uxtb	r3, r3
 8004000:	f063 030f 	orn	r3, r3, #15
 8004004:	b2da      	uxtb	r2, r3
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800400c:	683b      	ldr	r3, [r7, #0]
 800400e:	687a      	ldr	r2, [r7, #4]
 8004010:	4930      	ldr	r1, [pc, #192]	@ (80040d4 <I2C_MasterRequestRead+0x194>)
 8004012:	68f8      	ldr	r0, [r7, #12]
 8004014:	f000 f8dc 	bl	80041d0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004018:	4603      	mov	r3, r0
 800401a:	2b00      	cmp	r3, #0
 800401c:	d001      	beq.n	8004022 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 800401e:	2301      	movs	r3, #1
 8004020:	e054      	b.n	80040cc <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8004022:	897b      	ldrh	r3, [r7, #10]
 8004024:	b2da      	uxtb	r2, r3
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800402c:	683b      	ldr	r3, [r7, #0]
 800402e:	687a      	ldr	r2, [r7, #4]
 8004030:	4929      	ldr	r1, [pc, #164]	@ (80040d8 <I2C_MasterRequestRead+0x198>)
 8004032:	68f8      	ldr	r0, [r7, #12]
 8004034:	f000 f8cc 	bl	80041d0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004038:	4603      	mov	r3, r0
 800403a:	2b00      	cmp	r3, #0
 800403c:	d001      	beq.n	8004042 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 800403e:	2301      	movs	r3, #1
 8004040:	e044      	b.n	80040cc <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004042:	2300      	movs	r3, #0
 8004044:	613b      	str	r3, [r7, #16]
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	695b      	ldr	r3, [r3, #20]
 800404c:	613b      	str	r3, [r7, #16]
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	699b      	ldr	r3, [r3, #24]
 8004054:	613b      	str	r3, [r7, #16]
 8004056:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	681a      	ldr	r2, [r3, #0]
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004066:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004068:	683b      	ldr	r3, [r7, #0]
 800406a:	9300      	str	r3, [sp, #0]
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	2200      	movs	r2, #0
 8004070:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004074:	68f8      	ldr	r0, [r7, #12]
 8004076:	f000 f831 	bl	80040dc <I2C_WaitOnFlagUntilTimeout>
 800407a:	4603      	mov	r3, r0
 800407c:	2b00      	cmp	r3, #0
 800407e:	d00d      	beq.n	800409c <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800408a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800408e:	d103      	bne.n	8004098 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004096:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 8004098:	2303      	movs	r3, #3
 800409a:	e017      	b.n	80040cc <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 800409c:	897b      	ldrh	r3, [r7, #10]
 800409e:	11db      	asrs	r3, r3, #7
 80040a0:	b2db      	uxtb	r3, r3
 80040a2:	f003 0306 	and.w	r3, r3, #6
 80040a6:	b2db      	uxtb	r3, r3
 80040a8:	f063 030e 	orn	r3, r3, #14
 80040ac:	b2da      	uxtb	r2, r3
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80040b4:	683b      	ldr	r3, [r7, #0]
 80040b6:	687a      	ldr	r2, [r7, #4]
 80040b8:	4907      	ldr	r1, [pc, #28]	@ (80040d8 <I2C_MasterRequestRead+0x198>)
 80040ba:	68f8      	ldr	r0, [r7, #12]
 80040bc:	f000 f888 	bl	80041d0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80040c0:	4603      	mov	r3, r0
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d001      	beq.n	80040ca <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 80040c6:	2301      	movs	r3, #1
 80040c8:	e000      	b.n	80040cc <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 80040ca:	2300      	movs	r3, #0
}
 80040cc:	4618      	mov	r0, r3
 80040ce:	3718      	adds	r7, #24
 80040d0:	46bd      	mov	sp, r7
 80040d2:	bd80      	pop	{r7, pc}
 80040d4:	00010008 	.word	0x00010008
 80040d8:	00010002 	.word	0x00010002

080040dc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80040dc:	b580      	push	{r7, lr}
 80040de:	b084      	sub	sp, #16
 80040e0:	af00      	add	r7, sp, #0
 80040e2:	60f8      	str	r0, [r7, #12]
 80040e4:	60b9      	str	r1, [r7, #8]
 80040e6:	603b      	str	r3, [r7, #0]
 80040e8:	4613      	mov	r3, r2
 80040ea:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80040ec:	e048      	b.n	8004180 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80040ee:	683b      	ldr	r3, [r7, #0]
 80040f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80040f4:	d044      	beq.n	8004180 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80040f6:	f7fd ff57 	bl	8001fa8 <HAL_GetTick>
 80040fa:	4602      	mov	r2, r0
 80040fc:	69bb      	ldr	r3, [r7, #24]
 80040fe:	1ad3      	subs	r3, r2, r3
 8004100:	683a      	ldr	r2, [r7, #0]
 8004102:	429a      	cmp	r2, r3
 8004104:	d302      	bcc.n	800410c <I2C_WaitOnFlagUntilTimeout+0x30>
 8004106:	683b      	ldr	r3, [r7, #0]
 8004108:	2b00      	cmp	r3, #0
 800410a:	d139      	bne.n	8004180 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800410c:	68bb      	ldr	r3, [r7, #8]
 800410e:	0c1b      	lsrs	r3, r3, #16
 8004110:	b2db      	uxtb	r3, r3
 8004112:	2b01      	cmp	r3, #1
 8004114:	d10d      	bne.n	8004132 <I2C_WaitOnFlagUntilTimeout+0x56>
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	695b      	ldr	r3, [r3, #20]
 800411c:	43da      	mvns	r2, r3
 800411e:	68bb      	ldr	r3, [r7, #8]
 8004120:	4013      	ands	r3, r2
 8004122:	b29b      	uxth	r3, r3
 8004124:	2b00      	cmp	r3, #0
 8004126:	bf0c      	ite	eq
 8004128:	2301      	moveq	r3, #1
 800412a:	2300      	movne	r3, #0
 800412c:	b2db      	uxtb	r3, r3
 800412e:	461a      	mov	r2, r3
 8004130:	e00c      	b.n	800414c <I2C_WaitOnFlagUntilTimeout+0x70>
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	699b      	ldr	r3, [r3, #24]
 8004138:	43da      	mvns	r2, r3
 800413a:	68bb      	ldr	r3, [r7, #8]
 800413c:	4013      	ands	r3, r2
 800413e:	b29b      	uxth	r3, r3
 8004140:	2b00      	cmp	r3, #0
 8004142:	bf0c      	ite	eq
 8004144:	2301      	moveq	r3, #1
 8004146:	2300      	movne	r3, #0
 8004148:	b2db      	uxtb	r3, r3
 800414a:	461a      	mov	r2, r3
 800414c:	79fb      	ldrb	r3, [r7, #7]
 800414e:	429a      	cmp	r2, r3
 8004150:	d116      	bne.n	8004180 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	2200      	movs	r2, #0
 8004156:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	2220      	movs	r2, #32
 800415c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	2200      	movs	r2, #0
 8004164:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800416c:	f043 0220 	orr.w	r2, r3, #32
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	2200      	movs	r2, #0
 8004178:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800417c:	2301      	movs	r3, #1
 800417e:	e023      	b.n	80041c8 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004180:	68bb      	ldr	r3, [r7, #8]
 8004182:	0c1b      	lsrs	r3, r3, #16
 8004184:	b2db      	uxtb	r3, r3
 8004186:	2b01      	cmp	r3, #1
 8004188:	d10d      	bne.n	80041a6 <I2C_WaitOnFlagUntilTimeout+0xca>
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	695b      	ldr	r3, [r3, #20]
 8004190:	43da      	mvns	r2, r3
 8004192:	68bb      	ldr	r3, [r7, #8]
 8004194:	4013      	ands	r3, r2
 8004196:	b29b      	uxth	r3, r3
 8004198:	2b00      	cmp	r3, #0
 800419a:	bf0c      	ite	eq
 800419c:	2301      	moveq	r3, #1
 800419e:	2300      	movne	r3, #0
 80041a0:	b2db      	uxtb	r3, r3
 80041a2:	461a      	mov	r2, r3
 80041a4:	e00c      	b.n	80041c0 <I2C_WaitOnFlagUntilTimeout+0xe4>
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	699b      	ldr	r3, [r3, #24]
 80041ac:	43da      	mvns	r2, r3
 80041ae:	68bb      	ldr	r3, [r7, #8]
 80041b0:	4013      	ands	r3, r2
 80041b2:	b29b      	uxth	r3, r3
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	bf0c      	ite	eq
 80041b8:	2301      	moveq	r3, #1
 80041ba:	2300      	movne	r3, #0
 80041bc:	b2db      	uxtb	r3, r3
 80041be:	461a      	mov	r2, r3
 80041c0:	79fb      	ldrb	r3, [r7, #7]
 80041c2:	429a      	cmp	r2, r3
 80041c4:	d093      	beq.n	80040ee <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80041c6:	2300      	movs	r3, #0
}
 80041c8:	4618      	mov	r0, r3
 80041ca:	3710      	adds	r7, #16
 80041cc:	46bd      	mov	sp, r7
 80041ce:	bd80      	pop	{r7, pc}

080041d0 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80041d0:	b580      	push	{r7, lr}
 80041d2:	b084      	sub	sp, #16
 80041d4:	af00      	add	r7, sp, #0
 80041d6:	60f8      	str	r0, [r7, #12]
 80041d8:	60b9      	str	r1, [r7, #8]
 80041da:	607a      	str	r2, [r7, #4]
 80041dc:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80041de:	e071      	b.n	80042c4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	695b      	ldr	r3, [r3, #20]
 80041e6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80041ea:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80041ee:	d123      	bne.n	8004238 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	681a      	ldr	r2, [r3, #0]
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80041fe:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004208:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	2200      	movs	r2, #0
 800420e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	2220      	movs	r2, #32
 8004214:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	2200      	movs	r2, #0
 800421c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004224:	f043 0204 	orr.w	r2, r3, #4
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	2200      	movs	r2, #0
 8004230:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004234:	2301      	movs	r3, #1
 8004236:	e067      	b.n	8004308 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800423e:	d041      	beq.n	80042c4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004240:	f7fd feb2 	bl	8001fa8 <HAL_GetTick>
 8004244:	4602      	mov	r2, r0
 8004246:	683b      	ldr	r3, [r7, #0]
 8004248:	1ad3      	subs	r3, r2, r3
 800424a:	687a      	ldr	r2, [r7, #4]
 800424c:	429a      	cmp	r2, r3
 800424e:	d302      	bcc.n	8004256 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	2b00      	cmp	r3, #0
 8004254:	d136      	bne.n	80042c4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8004256:	68bb      	ldr	r3, [r7, #8]
 8004258:	0c1b      	lsrs	r3, r3, #16
 800425a:	b2db      	uxtb	r3, r3
 800425c:	2b01      	cmp	r3, #1
 800425e:	d10c      	bne.n	800427a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	695b      	ldr	r3, [r3, #20]
 8004266:	43da      	mvns	r2, r3
 8004268:	68bb      	ldr	r3, [r7, #8]
 800426a:	4013      	ands	r3, r2
 800426c:	b29b      	uxth	r3, r3
 800426e:	2b00      	cmp	r3, #0
 8004270:	bf14      	ite	ne
 8004272:	2301      	movne	r3, #1
 8004274:	2300      	moveq	r3, #0
 8004276:	b2db      	uxtb	r3, r3
 8004278:	e00b      	b.n	8004292 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	699b      	ldr	r3, [r3, #24]
 8004280:	43da      	mvns	r2, r3
 8004282:	68bb      	ldr	r3, [r7, #8]
 8004284:	4013      	ands	r3, r2
 8004286:	b29b      	uxth	r3, r3
 8004288:	2b00      	cmp	r3, #0
 800428a:	bf14      	ite	ne
 800428c:	2301      	movne	r3, #1
 800428e:	2300      	moveq	r3, #0
 8004290:	b2db      	uxtb	r3, r3
 8004292:	2b00      	cmp	r3, #0
 8004294:	d016      	beq.n	80042c4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	2200      	movs	r2, #0
 800429a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	2220      	movs	r2, #32
 80042a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	2200      	movs	r2, #0
 80042a8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042b0:	f043 0220 	orr.w	r2, r3, #32
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	2200      	movs	r2, #0
 80042bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80042c0:	2301      	movs	r3, #1
 80042c2:	e021      	b.n	8004308 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80042c4:	68bb      	ldr	r3, [r7, #8]
 80042c6:	0c1b      	lsrs	r3, r3, #16
 80042c8:	b2db      	uxtb	r3, r3
 80042ca:	2b01      	cmp	r3, #1
 80042cc:	d10c      	bne.n	80042e8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	695b      	ldr	r3, [r3, #20]
 80042d4:	43da      	mvns	r2, r3
 80042d6:	68bb      	ldr	r3, [r7, #8]
 80042d8:	4013      	ands	r3, r2
 80042da:	b29b      	uxth	r3, r3
 80042dc:	2b00      	cmp	r3, #0
 80042de:	bf14      	ite	ne
 80042e0:	2301      	movne	r3, #1
 80042e2:	2300      	moveq	r3, #0
 80042e4:	b2db      	uxtb	r3, r3
 80042e6:	e00b      	b.n	8004300 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	699b      	ldr	r3, [r3, #24]
 80042ee:	43da      	mvns	r2, r3
 80042f0:	68bb      	ldr	r3, [r7, #8]
 80042f2:	4013      	ands	r3, r2
 80042f4:	b29b      	uxth	r3, r3
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	bf14      	ite	ne
 80042fa:	2301      	movne	r3, #1
 80042fc:	2300      	moveq	r3, #0
 80042fe:	b2db      	uxtb	r3, r3
 8004300:	2b00      	cmp	r3, #0
 8004302:	f47f af6d 	bne.w	80041e0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8004306:	2300      	movs	r3, #0
}
 8004308:	4618      	mov	r0, r3
 800430a:	3710      	adds	r7, #16
 800430c:	46bd      	mov	sp, r7
 800430e:	bd80      	pop	{r7, pc}

08004310 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004310:	b580      	push	{r7, lr}
 8004312:	b084      	sub	sp, #16
 8004314:	af00      	add	r7, sp, #0
 8004316:	60f8      	str	r0, [r7, #12]
 8004318:	60b9      	str	r1, [r7, #8]
 800431a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800431c:	e034      	b.n	8004388 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800431e:	68f8      	ldr	r0, [r7, #12]
 8004320:	f000 f8e3 	bl	80044ea <I2C_IsAcknowledgeFailed>
 8004324:	4603      	mov	r3, r0
 8004326:	2b00      	cmp	r3, #0
 8004328:	d001      	beq.n	800432e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800432a:	2301      	movs	r3, #1
 800432c:	e034      	b.n	8004398 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800432e:	68bb      	ldr	r3, [r7, #8]
 8004330:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004334:	d028      	beq.n	8004388 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004336:	f7fd fe37 	bl	8001fa8 <HAL_GetTick>
 800433a:	4602      	mov	r2, r0
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	1ad3      	subs	r3, r2, r3
 8004340:	68ba      	ldr	r2, [r7, #8]
 8004342:	429a      	cmp	r2, r3
 8004344:	d302      	bcc.n	800434c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004346:	68bb      	ldr	r3, [r7, #8]
 8004348:	2b00      	cmp	r3, #0
 800434a:	d11d      	bne.n	8004388 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	695b      	ldr	r3, [r3, #20]
 8004352:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004356:	2b80      	cmp	r3, #128	@ 0x80
 8004358:	d016      	beq.n	8004388 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	2200      	movs	r2, #0
 800435e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	2220      	movs	r2, #32
 8004364:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	2200      	movs	r2, #0
 800436c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004374:	f043 0220 	orr.w	r2, r3, #32
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	2200      	movs	r2, #0
 8004380:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004384:	2301      	movs	r3, #1
 8004386:	e007      	b.n	8004398 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	695b      	ldr	r3, [r3, #20]
 800438e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004392:	2b80      	cmp	r3, #128	@ 0x80
 8004394:	d1c3      	bne.n	800431e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004396:	2300      	movs	r3, #0
}
 8004398:	4618      	mov	r0, r3
 800439a:	3710      	adds	r7, #16
 800439c:	46bd      	mov	sp, r7
 800439e:	bd80      	pop	{r7, pc}

080043a0 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80043a0:	b580      	push	{r7, lr}
 80043a2:	b084      	sub	sp, #16
 80043a4:	af00      	add	r7, sp, #0
 80043a6:	60f8      	str	r0, [r7, #12]
 80043a8:	60b9      	str	r1, [r7, #8]
 80043aa:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80043ac:	e034      	b.n	8004418 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80043ae:	68f8      	ldr	r0, [r7, #12]
 80043b0:	f000 f89b 	bl	80044ea <I2C_IsAcknowledgeFailed>
 80043b4:	4603      	mov	r3, r0
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d001      	beq.n	80043be <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80043ba:	2301      	movs	r3, #1
 80043bc:	e034      	b.n	8004428 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80043be:	68bb      	ldr	r3, [r7, #8]
 80043c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80043c4:	d028      	beq.n	8004418 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80043c6:	f7fd fdef 	bl	8001fa8 <HAL_GetTick>
 80043ca:	4602      	mov	r2, r0
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	1ad3      	subs	r3, r2, r3
 80043d0:	68ba      	ldr	r2, [r7, #8]
 80043d2:	429a      	cmp	r2, r3
 80043d4:	d302      	bcc.n	80043dc <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80043d6:	68bb      	ldr	r3, [r7, #8]
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d11d      	bne.n	8004418 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	695b      	ldr	r3, [r3, #20]
 80043e2:	f003 0304 	and.w	r3, r3, #4
 80043e6:	2b04      	cmp	r3, #4
 80043e8:	d016      	beq.n	8004418 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	2200      	movs	r2, #0
 80043ee:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	2220      	movs	r2, #32
 80043f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	2200      	movs	r2, #0
 80043fc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004404:	f043 0220 	orr.w	r2, r3, #32
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	2200      	movs	r2, #0
 8004410:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004414:	2301      	movs	r3, #1
 8004416:	e007      	b.n	8004428 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	695b      	ldr	r3, [r3, #20]
 800441e:	f003 0304 	and.w	r3, r3, #4
 8004422:	2b04      	cmp	r3, #4
 8004424:	d1c3      	bne.n	80043ae <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004426:	2300      	movs	r3, #0
}
 8004428:	4618      	mov	r0, r3
 800442a:	3710      	adds	r7, #16
 800442c:	46bd      	mov	sp, r7
 800442e:	bd80      	pop	{r7, pc}

08004430 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004430:	b580      	push	{r7, lr}
 8004432:	b084      	sub	sp, #16
 8004434:	af00      	add	r7, sp, #0
 8004436:	60f8      	str	r0, [r7, #12]
 8004438:	60b9      	str	r1, [r7, #8]
 800443a:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800443c:	e049      	b.n	80044d2 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	695b      	ldr	r3, [r3, #20]
 8004444:	f003 0310 	and.w	r3, r3, #16
 8004448:	2b10      	cmp	r3, #16
 800444a:	d119      	bne.n	8004480 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	f06f 0210 	mvn.w	r2, #16
 8004454:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	2200      	movs	r2, #0
 800445a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	2220      	movs	r2, #32
 8004460:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	2200      	movs	r2, #0
 8004468:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	2200      	movs	r2, #0
 8004478:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800447c:	2301      	movs	r3, #1
 800447e:	e030      	b.n	80044e2 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004480:	f7fd fd92 	bl	8001fa8 <HAL_GetTick>
 8004484:	4602      	mov	r2, r0
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	1ad3      	subs	r3, r2, r3
 800448a:	68ba      	ldr	r2, [r7, #8]
 800448c:	429a      	cmp	r2, r3
 800448e:	d302      	bcc.n	8004496 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8004490:	68bb      	ldr	r3, [r7, #8]
 8004492:	2b00      	cmp	r3, #0
 8004494:	d11d      	bne.n	80044d2 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	695b      	ldr	r3, [r3, #20]
 800449c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80044a0:	2b40      	cmp	r3, #64	@ 0x40
 80044a2:	d016      	beq.n	80044d2 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	2200      	movs	r2, #0
 80044a8:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	2220      	movs	r2, #32
 80044ae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	2200      	movs	r2, #0
 80044b6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044be:	f043 0220 	orr.w	r2, r3, #32
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	2200      	movs	r2, #0
 80044ca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80044ce:	2301      	movs	r3, #1
 80044d0:	e007      	b.n	80044e2 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	695b      	ldr	r3, [r3, #20]
 80044d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80044dc:	2b40      	cmp	r3, #64	@ 0x40
 80044de:	d1ae      	bne.n	800443e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80044e0:	2300      	movs	r3, #0
}
 80044e2:	4618      	mov	r0, r3
 80044e4:	3710      	adds	r7, #16
 80044e6:	46bd      	mov	sp, r7
 80044e8:	bd80      	pop	{r7, pc}

080044ea <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80044ea:	b480      	push	{r7}
 80044ec:	b083      	sub	sp, #12
 80044ee:	af00      	add	r7, sp, #0
 80044f0:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	695b      	ldr	r3, [r3, #20]
 80044f8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80044fc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004500:	d11b      	bne.n	800453a <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800450a:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	2200      	movs	r2, #0
 8004510:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	2220      	movs	r2, #32
 8004516:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	2200      	movs	r2, #0
 800451e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004526:	f043 0204 	orr.w	r2, r3, #4
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	2200      	movs	r2, #0
 8004532:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8004536:	2301      	movs	r3, #1
 8004538:	e000      	b.n	800453c <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800453a:	2300      	movs	r3, #0
}
 800453c:	4618      	mov	r0, r3
 800453e:	370c      	adds	r7, #12
 8004540:	46bd      	mov	sp, r7
 8004542:	bc80      	pop	{r7}
 8004544:	4770      	bx	lr
	...

08004548 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004548:	b580      	push	{r7, lr}
 800454a:	b086      	sub	sp, #24
 800454c:	af00      	add	r7, sp, #0
 800454e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	2b00      	cmp	r3, #0
 8004554:	d101      	bne.n	800455a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004556:	2301      	movs	r3, #1
 8004558:	e272      	b.n	8004a40 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	f003 0301 	and.w	r3, r3, #1
 8004562:	2b00      	cmp	r3, #0
 8004564:	f000 8087 	beq.w	8004676 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004568:	4b92      	ldr	r3, [pc, #584]	@ (80047b4 <HAL_RCC_OscConfig+0x26c>)
 800456a:	685b      	ldr	r3, [r3, #4]
 800456c:	f003 030c 	and.w	r3, r3, #12
 8004570:	2b04      	cmp	r3, #4
 8004572:	d00c      	beq.n	800458e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004574:	4b8f      	ldr	r3, [pc, #572]	@ (80047b4 <HAL_RCC_OscConfig+0x26c>)
 8004576:	685b      	ldr	r3, [r3, #4]
 8004578:	f003 030c 	and.w	r3, r3, #12
 800457c:	2b08      	cmp	r3, #8
 800457e:	d112      	bne.n	80045a6 <HAL_RCC_OscConfig+0x5e>
 8004580:	4b8c      	ldr	r3, [pc, #560]	@ (80047b4 <HAL_RCC_OscConfig+0x26c>)
 8004582:	685b      	ldr	r3, [r3, #4]
 8004584:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004588:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800458c:	d10b      	bne.n	80045a6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800458e:	4b89      	ldr	r3, [pc, #548]	@ (80047b4 <HAL_RCC_OscConfig+0x26c>)
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004596:	2b00      	cmp	r3, #0
 8004598:	d06c      	beq.n	8004674 <HAL_RCC_OscConfig+0x12c>
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	685b      	ldr	r3, [r3, #4]
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d168      	bne.n	8004674 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80045a2:	2301      	movs	r3, #1
 80045a4:	e24c      	b.n	8004a40 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	685b      	ldr	r3, [r3, #4]
 80045aa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80045ae:	d106      	bne.n	80045be <HAL_RCC_OscConfig+0x76>
 80045b0:	4b80      	ldr	r3, [pc, #512]	@ (80047b4 <HAL_RCC_OscConfig+0x26c>)
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	4a7f      	ldr	r2, [pc, #508]	@ (80047b4 <HAL_RCC_OscConfig+0x26c>)
 80045b6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80045ba:	6013      	str	r3, [r2, #0]
 80045bc:	e02e      	b.n	800461c <HAL_RCC_OscConfig+0xd4>
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	685b      	ldr	r3, [r3, #4]
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	d10c      	bne.n	80045e0 <HAL_RCC_OscConfig+0x98>
 80045c6:	4b7b      	ldr	r3, [pc, #492]	@ (80047b4 <HAL_RCC_OscConfig+0x26c>)
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	4a7a      	ldr	r2, [pc, #488]	@ (80047b4 <HAL_RCC_OscConfig+0x26c>)
 80045cc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80045d0:	6013      	str	r3, [r2, #0]
 80045d2:	4b78      	ldr	r3, [pc, #480]	@ (80047b4 <HAL_RCC_OscConfig+0x26c>)
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	4a77      	ldr	r2, [pc, #476]	@ (80047b4 <HAL_RCC_OscConfig+0x26c>)
 80045d8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80045dc:	6013      	str	r3, [r2, #0]
 80045de:	e01d      	b.n	800461c <HAL_RCC_OscConfig+0xd4>
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	685b      	ldr	r3, [r3, #4]
 80045e4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80045e8:	d10c      	bne.n	8004604 <HAL_RCC_OscConfig+0xbc>
 80045ea:	4b72      	ldr	r3, [pc, #456]	@ (80047b4 <HAL_RCC_OscConfig+0x26c>)
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	4a71      	ldr	r2, [pc, #452]	@ (80047b4 <HAL_RCC_OscConfig+0x26c>)
 80045f0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80045f4:	6013      	str	r3, [r2, #0]
 80045f6:	4b6f      	ldr	r3, [pc, #444]	@ (80047b4 <HAL_RCC_OscConfig+0x26c>)
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	4a6e      	ldr	r2, [pc, #440]	@ (80047b4 <HAL_RCC_OscConfig+0x26c>)
 80045fc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004600:	6013      	str	r3, [r2, #0]
 8004602:	e00b      	b.n	800461c <HAL_RCC_OscConfig+0xd4>
 8004604:	4b6b      	ldr	r3, [pc, #428]	@ (80047b4 <HAL_RCC_OscConfig+0x26c>)
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	4a6a      	ldr	r2, [pc, #424]	@ (80047b4 <HAL_RCC_OscConfig+0x26c>)
 800460a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800460e:	6013      	str	r3, [r2, #0]
 8004610:	4b68      	ldr	r3, [pc, #416]	@ (80047b4 <HAL_RCC_OscConfig+0x26c>)
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	4a67      	ldr	r2, [pc, #412]	@ (80047b4 <HAL_RCC_OscConfig+0x26c>)
 8004616:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800461a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	685b      	ldr	r3, [r3, #4]
 8004620:	2b00      	cmp	r3, #0
 8004622:	d013      	beq.n	800464c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004624:	f7fd fcc0 	bl	8001fa8 <HAL_GetTick>
 8004628:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800462a:	e008      	b.n	800463e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800462c:	f7fd fcbc 	bl	8001fa8 <HAL_GetTick>
 8004630:	4602      	mov	r2, r0
 8004632:	693b      	ldr	r3, [r7, #16]
 8004634:	1ad3      	subs	r3, r2, r3
 8004636:	2b64      	cmp	r3, #100	@ 0x64
 8004638:	d901      	bls.n	800463e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800463a:	2303      	movs	r3, #3
 800463c:	e200      	b.n	8004a40 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800463e:	4b5d      	ldr	r3, [pc, #372]	@ (80047b4 <HAL_RCC_OscConfig+0x26c>)
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004646:	2b00      	cmp	r3, #0
 8004648:	d0f0      	beq.n	800462c <HAL_RCC_OscConfig+0xe4>
 800464a:	e014      	b.n	8004676 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800464c:	f7fd fcac 	bl	8001fa8 <HAL_GetTick>
 8004650:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004652:	e008      	b.n	8004666 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004654:	f7fd fca8 	bl	8001fa8 <HAL_GetTick>
 8004658:	4602      	mov	r2, r0
 800465a:	693b      	ldr	r3, [r7, #16]
 800465c:	1ad3      	subs	r3, r2, r3
 800465e:	2b64      	cmp	r3, #100	@ 0x64
 8004660:	d901      	bls.n	8004666 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8004662:	2303      	movs	r3, #3
 8004664:	e1ec      	b.n	8004a40 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004666:	4b53      	ldr	r3, [pc, #332]	@ (80047b4 <HAL_RCC_OscConfig+0x26c>)
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800466e:	2b00      	cmp	r3, #0
 8004670:	d1f0      	bne.n	8004654 <HAL_RCC_OscConfig+0x10c>
 8004672:	e000      	b.n	8004676 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004674:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	f003 0302 	and.w	r3, r3, #2
 800467e:	2b00      	cmp	r3, #0
 8004680:	d063      	beq.n	800474a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004682:	4b4c      	ldr	r3, [pc, #304]	@ (80047b4 <HAL_RCC_OscConfig+0x26c>)
 8004684:	685b      	ldr	r3, [r3, #4]
 8004686:	f003 030c 	and.w	r3, r3, #12
 800468a:	2b00      	cmp	r3, #0
 800468c:	d00b      	beq.n	80046a6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800468e:	4b49      	ldr	r3, [pc, #292]	@ (80047b4 <HAL_RCC_OscConfig+0x26c>)
 8004690:	685b      	ldr	r3, [r3, #4]
 8004692:	f003 030c 	and.w	r3, r3, #12
 8004696:	2b08      	cmp	r3, #8
 8004698:	d11c      	bne.n	80046d4 <HAL_RCC_OscConfig+0x18c>
 800469a:	4b46      	ldr	r3, [pc, #280]	@ (80047b4 <HAL_RCC_OscConfig+0x26c>)
 800469c:	685b      	ldr	r3, [r3, #4]
 800469e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d116      	bne.n	80046d4 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80046a6:	4b43      	ldr	r3, [pc, #268]	@ (80047b4 <HAL_RCC_OscConfig+0x26c>)
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	f003 0302 	and.w	r3, r3, #2
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d005      	beq.n	80046be <HAL_RCC_OscConfig+0x176>
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	691b      	ldr	r3, [r3, #16]
 80046b6:	2b01      	cmp	r3, #1
 80046b8:	d001      	beq.n	80046be <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80046ba:	2301      	movs	r3, #1
 80046bc:	e1c0      	b.n	8004a40 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80046be:	4b3d      	ldr	r3, [pc, #244]	@ (80047b4 <HAL_RCC_OscConfig+0x26c>)
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	695b      	ldr	r3, [r3, #20]
 80046ca:	00db      	lsls	r3, r3, #3
 80046cc:	4939      	ldr	r1, [pc, #228]	@ (80047b4 <HAL_RCC_OscConfig+0x26c>)
 80046ce:	4313      	orrs	r3, r2
 80046d0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80046d2:	e03a      	b.n	800474a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	691b      	ldr	r3, [r3, #16]
 80046d8:	2b00      	cmp	r3, #0
 80046da:	d020      	beq.n	800471e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80046dc:	4b36      	ldr	r3, [pc, #216]	@ (80047b8 <HAL_RCC_OscConfig+0x270>)
 80046de:	2201      	movs	r2, #1
 80046e0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80046e2:	f7fd fc61 	bl	8001fa8 <HAL_GetTick>
 80046e6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80046e8:	e008      	b.n	80046fc <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80046ea:	f7fd fc5d 	bl	8001fa8 <HAL_GetTick>
 80046ee:	4602      	mov	r2, r0
 80046f0:	693b      	ldr	r3, [r7, #16]
 80046f2:	1ad3      	subs	r3, r2, r3
 80046f4:	2b02      	cmp	r3, #2
 80046f6:	d901      	bls.n	80046fc <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80046f8:	2303      	movs	r3, #3
 80046fa:	e1a1      	b.n	8004a40 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80046fc:	4b2d      	ldr	r3, [pc, #180]	@ (80047b4 <HAL_RCC_OscConfig+0x26c>)
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	f003 0302 	and.w	r3, r3, #2
 8004704:	2b00      	cmp	r3, #0
 8004706:	d0f0      	beq.n	80046ea <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004708:	4b2a      	ldr	r3, [pc, #168]	@ (80047b4 <HAL_RCC_OscConfig+0x26c>)
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	695b      	ldr	r3, [r3, #20]
 8004714:	00db      	lsls	r3, r3, #3
 8004716:	4927      	ldr	r1, [pc, #156]	@ (80047b4 <HAL_RCC_OscConfig+0x26c>)
 8004718:	4313      	orrs	r3, r2
 800471a:	600b      	str	r3, [r1, #0]
 800471c:	e015      	b.n	800474a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800471e:	4b26      	ldr	r3, [pc, #152]	@ (80047b8 <HAL_RCC_OscConfig+0x270>)
 8004720:	2200      	movs	r2, #0
 8004722:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004724:	f7fd fc40 	bl	8001fa8 <HAL_GetTick>
 8004728:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800472a:	e008      	b.n	800473e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800472c:	f7fd fc3c 	bl	8001fa8 <HAL_GetTick>
 8004730:	4602      	mov	r2, r0
 8004732:	693b      	ldr	r3, [r7, #16]
 8004734:	1ad3      	subs	r3, r2, r3
 8004736:	2b02      	cmp	r3, #2
 8004738:	d901      	bls.n	800473e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800473a:	2303      	movs	r3, #3
 800473c:	e180      	b.n	8004a40 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800473e:	4b1d      	ldr	r3, [pc, #116]	@ (80047b4 <HAL_RCC_OscConfig+0x26c>)
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	f003 0302 	and.w	r3, r3, #2
 8004746:	2b00      	cmp	r3, #0
 8004748:	d1f0      	bne.n	800472c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	f003 0308 	and.w	r3, r3, #8
 8004752:	2b00      	cmp	r3, #0
 8004754:	d03a      	beq.n	80047cc <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	699b      	ldr	r3, [r3, #24]
 800475a:	2b00      	cmp	r3, #0
 800475c:	d019      	beq.n	8004792 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800475e:	4b17      	ldr	r3, [pc, #92]	@ (80047bc <HAL_RCC_OscConfig+0x274>)
 8004760:	2201      	movs	r2, #1
 8004762:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004764:	f7fd fc20 	bl	8001fa8 <HAL_GetTick>
 8004768:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800476a:	e008      	b.n	800477e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800476c:	f7fd fc1c 	bl	8001fa8 <HAL_GetTick>
 8004770:	4602      	mov	r2, r0
 8004772:	693b      	ldr	r3, [r7, #16]
 8004774:	1ad3      	subs	r3, r2, r3
 8004776:	2b02      	cmp	r3, #2
 8004778:	d901      	bls.n	800477e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800477a:	2303      	movs	r3, #3
 800477c:	e160      	b.n	8004a40 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800477e:	4b0d      	ldr	r3, [pc, #52]	@ (80047b4 <HAL_RCC_OscConfig+0x26c>)
 8004780:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004782:	f003 0302 	and.w	r3, r3, #2
 8004786:	2b00      	cmp	r3, #0
 8004788:	d0f0      	beq.n	800476c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800478a:	2001      	movs	r0, #1
 800478c:	f000 face 	bl	8004d2c <RCC_Delay>
 8004790:	e01c      	b.n	80047cc <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004792:	4b0a      	ldr	r3, [pc, #40]	@ (80047bc <HAL_RCC_OscConfig+0x274>)
 8004794:	2200      	movs	r2, #0
 8004796:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004798:	f7fd fc06 	bl	8001fa8 <HAL_GetTick>
 800479c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800479e:	e00f      	b.n	80047c0 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80047a0:	f7fd fc02 	bl	8001fa8 <HAL_GetTick>
 80047a4:	4602      	mov	r2, r0
 80047a6:	693b      	ldr	r3, [r7, #16]
 80047a8:	1ad3      	subs	r3, r2, r3
 80047aa:	2b02      	cmp	r3, #2
 80047ac:	d908      	bls.n	80047c0 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80047ae:	2303      	movs	r3, #3
 80047b0:	e146      	b.n	8004a40 <HAL_RCC_OscConfig+0x4f8>
 80047b2:	bf00      	nop
 80047b4:	40021000 	.word	0x40021000
 80047b8:	42420000 	.word	0x42420000
 80047bc:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80047c0:	4b92      	ldr	r3, [pc, #584]	@ (8004a0c <HAL_RCC_OscConfig+0x4c4>)
 80047c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047c4:	f003 0302 	and.w	r3, r3, #2
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d1e9      	bne.n	80047a0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	f003 0304 	and.w	r3, r3, #4
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	f000 80a6 	beq.w	8004926 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80047da:	2300      	movs	r3, #0
 80047dc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80047de:	4b8b      	ldr	r3, [pc, #556]	@ (8004a0c <HAL_RCC_OscConfig+0x4c4>)
 80047e0:	69db      	ldr	r3, [r3, #28]
 80047e2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	d10d      	bne.n	8004806 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80047ea:	4b88      	ldr	r3, [pc, #544]	@ (8004a0c <HAL_RCC_OscConfig+0x4c4>)
 80047ec:	69db      	ldr	r3, [r3, #28]
 80047ee:	4a87      	ldr	r2, [pc, #540]	@ (8004a0c <HAL_RCC_OscConfig+0x4c4>)
 80047f0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80047f4:	61d3      	str	r3, [r2, #28]
 80047f6:	4b85      	ldr	r3, [pc, #532]	@ (8004a0c <HAL_RCC_OscConfig+0x4c4>)
 80047f8:	69db      	ldr	r3, [r3, #28]
 80047fa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80047fe:	60bb      	str	r3, [r7, #8]
 8004800:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004802:	2301      	movs	r3, #1
 8004804:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004806:	4b82      	ldr	r3, [pc, #520]	@ (8004a10 <HAL_RCC_OscConfig+0x4c8>)
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800480e:	2b00      	cmp	r3, #0
 8004810:	d118      	bne.n	8004844 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004812:	4b7f      	ldr	r3, [pc, #508]	@ (8004a10 <HAL_RCC_OscConfig+0x4c8>)
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	4a7e      	ldr	r2, [pc, #504]	@ (8004a10 <HAL_RCC_OscConfig+0x4c8>)
 8004818:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800481c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800481e:	f7fd fbc3 	bl	8001fa8 <HAL_GetTick>
 8004822:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004824:	e008      	b.n	8004838 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004826:	f7fd fbbf 	bl	8001fa8 <HAL_GetTick>
 800482a:	4602      	mov	r2, r0
 800482c:	693b      	ldr	r3, [r7, #16]
 800482e:	1ad3      	subs	r3, r2, r3
 8004830:	2b64      	cmp	r3, #100	@ 0x64
 8004832:	d901      	bls.n	8004838 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8004834:	2303      	movs	r3, #3
 8004836:	e103      	b.n	8004a40 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004838:	4b75      	ldr	r3, [pc, #468]	@ (8004a10 <HAL_RCC_OscConfig+0x4c8>)
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004840:	2b00      	cmp	r3, #0
 8004842:	d0f0      	beq.n	8004826 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	68db      	ldr	r3, [r3, #12]
 8004848:	2b01      	cmp	r3, #1
 800484a:	d106      	bne.n	800485a <HAL_RCC_OscConfig+0x312>
 800484c:	4b6f      	ldr	r3, [pc, #444]	@ (8004a0c <HAL_RCC_OscConfig+0x4c4>)
 800484e:	6a1b      	ldr	r3, [r3, #32]
 8004850:	4a6e      	ldr	r2, [pc, #440]	@ (8004a0c <HAL_RCC_OscConfig+0x4c4>)
 8004852:	f043 0301 	orr.w	r3, r3, #1
 8004856:	6213      	str	r3, [r2, #32]
 8004858:	e02d      	b.n	80048b6 <HAL_RCC_OscConfig+0x36e>
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	68db      	ldr	r3, [r3, #12]
 800485e:	2b00      	cmp	r3, #0
 8004860:	d10c      	bne.n	800487c <HAL_RCC_OscConfig+0x334>
 8004862:	4b6a      	ldr	r3, [pc, #424]	@ (8004a0c <HAL_RCC_OscConfig+0x4c4>)
 8004864:	6a1b      	ldr	r3, [r3, #32]
 8004866:	4a69      	ldr	r2, [pc, #420]	@ (8004a0c <HAL_RCC_OscConfig+0x4c4>)
 8004868:	f023 0301 	bic.w	r3, r3, #1
 800486c:	6213      	str	r3, [r2, #32]
 800486e:	4b67      	ldr	r3, [pc, #412]	@ (8004a0c <HAL_RCC_OscConfig+0x4c4>)
 8004870:	6a1b      	ldr	r3, [r3, #32]
 8004872:	4a66      	ldr	r2, [pc, #408]	@ (8004a0c <HAL_RCC_OscConfig+0x4c4>)
 8004874:	f023 0304 	bic.w	r3, r3, #4
 8004878:	6213      	str	r3, [r2, #32]
 800487a:	e01c      	b.n	80048b6 <HAL_RCC_OscConfig+0x36e>
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	68db      	ldr	r3, [r3, #12]
 8004880:	2b05      	cmp	r3, #5
 8004882:	d10c      	bne.n	800489e <HAL_RCC_OscConfig+0x356>
 8004884:	4b61      	ldr	r3, [pc, #388]	@ (8004a0c <HAL_RCC_OscConfig+0x4c4>)
 8004886:	6a1b      	ldr	r3, [r3, #32]
 8004888:	4a60      	ldr	r2, [pc, #384]	@ (8004a0c <HAL_RCC_OscConfig+0x4c4>)
 800488a:	f043 0304 	orr.w	r3, r3, #4
 800488e:	6213      	str	r3, [r2, #32]
 8004890:	4b5e      	ldr	r3, [pc, #376]	@ (8004a0c <HAL_RCC_OscConfig+0x4c4>)
 8004892:	6a1b      	ldr	r3, [r3, #32]
 8004894:	4a5d      	ldr	r2, [pc, #372]	@ (8004a0c <HAL_RCC_OscConfig+0x4c4>)
 8004896:	f043 0301 	orr.w	r3, r3, #1
 800489a:	6213      	str	r3, [r2, #32]
 800489c:	e00b      	b.n	80048b6 <HAL_RCC_OscConfig+0x36e>
 800489e:	4b5b      	ldr	r3, [pc, #364]	@ (8004a0c <HAL_RCC_OscConfig+0x4c4>)
 80048a0:	6a1b      	ldr	r3, [r3, #32]
 80048a2:	4a5a      	ldr	r2, [pc, #360]	@ (8004a0c <HAL_RCC_OscConfig+0x4c4>)
 80048a4:	f023 0301 	bic.w	r3, r3, #1
 80048a8:	6213      	str	r3, [r2, #32]
 80048aa:	4b58      	ldr	r3, [pc, #352]	@ (8004a0c <HAL_RCC_OscConfig+0x4c4>)
 80048ac:	6a1b      	ldr	r3, [r3, #32]
 80048ae:	4a57      	ldr	r2, [pc, #348]	@ (8004a0c <HAL_RCC_OscConfig+0x4c4>)
 80048b0:	f023 0304 	bic.w	r3, r3, #4
 80048b4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	68db      	ldr	r3, [r3, #12]
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d015      	beq.n	80048ea <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80048be:	f7fd fb73 	bl	8001fa8 <HAL_GetTick>
 80048c2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80048c4:	e00a      	b.n	80048dc <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80048c6:	f7fd fb6f 	bl	8001fa8 <HAL_GetTick>
 80048ca:	4602      	mov	r2, r0
 80048cc:	693b      	ldr	r3, [r7, #16]
 80048ce:	1ad3      	subs	r3, r2, r3
 80048d0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80048d4:	4293      	cmp	r3, r2
 80048d6:	d901      	bls.n	80048dc <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80048d8:	2303      	movs	r3, #3
 80048da:	e0b1      	b.n	8004a40 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80048dc:	4b4b      	ldr	r3, [pc, #300]	@ (8004a0c <HAL_RCC_OscConfig+0x4c4>)
 80048de:	6a1b      	ldr	r3, [r3, #32]
 80048e0:	f003 0302 	and.w	r3, r3, #2
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	d0ee      	beq.n	80048c6 <HAL_RCC_OscConfig+0x37e>
 80048e8:	e014      	b.n	8004914 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80048ea:	f7fd fb5d 	bl	8001fa8 <HAL_GetTick>
 80048ee:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80048f0:	e00a      	b.n	8004908 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80048f2:	f7fd fb59 	bl	8001fa8 <HAL_GetTick>
 80048f6:	4602      	mov	r2, r0
 80048f8:	693b      	ldr	r3, [r7, #16]
 80048fa:	1ad3      	subs	r3, r2, r3
 80048fc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004900:	4293      	cmp	r3, r2
 8004902:	d901      	bls.n	8004908 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8004904:	2303      	movs	r3, #3
 8004906:	e09b      	b.n	8004a40 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004908:	4b40      	ldr	r3, [pc, #256]	@ (8004a0c <HAL_RCC_OscConfig+0x4c4>)
 800490a:	6a1b      	ldr	r3, [r3, #32]
 800490c:	f003 0302 	and.w	r3, r3, #2
 8004910:	2b00      	cmp	r3, #0
 8004912:	d1ee      	bne.n	80048f2 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004914:	7dfb      	ldrb	r3, [r7, #23]
 8004916:	2b01      	cmp	r3, #1
 8004918:	d105      	bne.n	8004926 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800491a:	4b3c      	ldr	r3, [pc, #240]	@ (8004a0c <HAL_RCC_OscConfig+0x4c4>)
 800491c:	69db      	ldr	r3, [r3, #28]
 800491e:	4a3b      	ldr	r2, [pc, #236]	@ (8004a0c <HAL_RCC_OscConfig+0x4c4>)
 8004920:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004924:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	69db      	ldr	r3, [r3, #28]
 800492a:	2b00      	cmp	r3, #0
 800492c:	f000 8087 	beq.w	8004a3e <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004930:	4b36      	ldr	r3, [pc, #216]	@ (8004a0c <HAL_RCC_OscConfig+0x4c4>)
 8004932:	685b      	ldr	r3, [r3, #4]
 8004934:	f003 030c 	and.w	r3, r3, #12
 8004938:	2b08      	cmp	r3, #8
 800493a:	d061      	beq.n	8004a00 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	69db      	ldr	r3, [r3, #28]
 8004940:	2b02      	cmp	r3, #2
 8004942:	d146      	bne.n	80049d2 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004944:	4b33      	ldr	r3, [pc, #204]	@ (8004a14 <HAL_RCC_OscConfig+0x4cc>)
 8004946:	2200      	movs	r2, #0
 8004948:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800494a:	f7fd fb2d 	bl	8001fa8 <HAL_GetTick>
 800494e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004950:	e008      	b.n	8004964 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004952:	f7fd fb29 	bl	8001fa8 <HAL_GetTick>
 8004956:	4602      	mov	r2, r0
 8004958:	693b      	ldr	r3, [r7, #16]
 800495a:	1ad3      	subs	r3, r2, r3
 800495c:	2b02      	cmp	r3, #2
 800495e:	d901      	bls.n	8004964 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8004960:	2303      	movs	r3, #3
 8004962:	e06d      	b.n	8004a40 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004964:	4b29      	ldr	r3, [pc, #164]	@ (8004a0c <HAL_RCC_OscConfig+0x4c4>)
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800496c:	2b00      	cmp	r3, #0
 800496e:	d1f0      	bne.n	8004952 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	6a1b      	ldr	r3, [r3, #32]
 8004974:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004978:	d108      	bne.n	800498c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800497a:	4b24      	ldr	r3, [pc, #144]	@ (8004a0c <HAL_RCC_OscConfig+0x4c4>)
 800497c:	685b      	ldr	r3, [r3, #4]
 800497e:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	689b      	ldr	r3, [r3, #8]
 8004986:	4921      	ldr	r1, [pc, #132]	@ (8004a0c <HAL_RCC_OscConfig+0x4c4>)
 8004988:	4313      	orrs	r3, r2
 800498a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800498c:	4b1f      	ldr	r3, [pc, #124]	@ (8004a0c <HAL_RCC_OscConfig+0x4c4>)
 800498e:	685b      	ldr	r3, [r3, #4]
 8004990:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	6a19      	ldr	r1, [r3, #32]
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800499c:	430b      	orrs	r3, r1
 800499e:	491b      	ldr	r1, [pc, #108]	@ (8004a0c <HAL_RCC_OscConfig+0x4c4>)
 80049a0:	4313      	orrs	r3, r2
 80049a2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80049a4:	4b1b      	ldr	r3, [pc, #108]	@ (8004a14 <HAL_RCC_OscConfig+0x4cc>)
 80049a6:	2201      	movs	r2, #1
 80049a8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80049aa:	f7fd fafd 	bl	8001fa8 <HAL_GetTick>
 80049ae:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80049b0:	e008      	b.n	80049c4 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80049b2:	f7fd faf9 	bl	8001fa8 <HAL_GetTick>
 80049b6:	4602      	mov	r2, r0
 80049b8:	693b      	ldr	r3, [r7, #16]
 80049ba:	1ad3      	subs	r3, r2, r3
 80049bc:	2b02      	cmp	r3, #2
 80049be:	d901      	bls.n	80049c4 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80049c0:	2303      	movs	r3, #3
 80049c2:	e03d      	b.n	8004a40 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80049c4:	4b11      	ldr	r3, [pc, #68]	@ (8004a0c <HAL_RCC_OscConfig+0x4c4>)
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	d0f0      	beq.n	80049b2 <HAL_RCC_OscConfig+0x46a>
 80049d0:	e035      	b.n	8004a3e <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80049d2:	4b10      	ldr	r3, [pc, #64]	@ (8004a14 <HAL_RCC_OscConfig+0x4cc>)
 80049d4:	2200      	movs	r2, #0
 80049d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80049d8:	f7fd fae6 	bl	8001fa8 <HAL_GetTick>
 80049dc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80049de:	e008      	b.n	80049f2 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80049e0:	f7fd fae2 	bl	8001fa8 <HAL_GetTick>
 80049e4:	4602      	mov	r2, r0
 80049e6:	693b      	ldr	r3, [r7, #16]
 80049e8:	1ad3      	subs	r3, r2, r3
 80049ea:	2b02      	cmp	r3, #2
 80049ec:	d901      	bls.n	80049f2 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80049ee:	2303      	movs	r3, #3
 80049f0:	e026      	b.n	8004a40 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80049f2:	4b06      	ldr	r3, [pc, #24]	@ (8004a0c <HAL_RCC_OscConfig+0x4c4>)
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d1f0      	bne.n	80049e0 <HAL_RCC_OscConfig+0x498>
 80049fe:	e01e      	b.n	8004a3e <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	69db      	ldr	r3, [r3, #28]
 8004a04:	2b01      	cmp	r3, #1
 8004a06:	d107      	bne.n	8004a18 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8004a08:	2301      	movs	r3, #1
 8004a0a:	e019      	b.n	8004a40 <HAL_RCC_OscConfig+0x4f8>
 8004a0c:	40021000 	.word	0x40021000
 8004a10:	40007000 	.word	0x40007000
 8004a14:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004a18:	4b0b      	ldr	r3, [pc, #44]	@ (8004a48 <HAL_RCC_OscConfig+0x500>)
 8004a1a:	685b      	ldr	r3, [r3, #4]
 8004a1c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	6a1b      	ldr	r3, [r3, #32]
 8004a28:	429a      	cmp	r2, r3
 8004a2a:	d106      	bne.n	8004a3a <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004a36:	429a      	cmp	r2, r3
 8004a38:	d001      	beq.n	8004a3e <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8004a3a:	2301      	movs	r3, #1
 8004a3c:	e000      	b.n	8004a40 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8004a3e:	2300      	movs	r3, #0
}
 8004a40:	4618      	mov	r0, r3
 8004a42:	3718      	adds	r7, #24
 8004a44:	46bd      	mov	sp, r7
 8004a46:	bd80      	pop	{r7, pc}
 8004a48:	40021000 	.word	0x40021000

08004a4c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004a4c:	b580      	push	{r7, lr}
 8004a4e:	b084      	sub	sp, #16
 8004a50:	af00      	add	r7, sp, #0
 8004a52:	6078      	str	r0, [r7, #4]
 8004a54:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	2b00      	cmp	r3, #0
 8004a5a:	d101      	bne.n	8004a60 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004a5c:	2301      	movs	r3, #1
 8004a5e:	e0d0      	b.n	8004c02 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004a60:	4b6a      	ldr	r3, [pc, #424]	@ (8004c0c <HAL_RCC_ClockConfig+0x1c0>)
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	f003 0307 	and.w	r3, r3, #7
 8004a68:	683a      	ldr	r2, [r7, #0]
 8004a6a:	429a      	cmp	r2, r3
 8004a6c:	d910      	bls.n	8004a90 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004a6e:	4b67      	ldr	r3, [pc, #412]	@ (8004c0c <HAL_RCC_ClockConfig+0x1c0>)
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	f023 0207 	bic.w	r2, r3, #7
 8004a76:	4965      	ldr	r1, [pc, #404]	@ (8004c0c <HAL_RCC_ClockConfig+0x1c0>)
 8004a78:	683b      	ldr	r3, [r7, #0]
 8004a7a:	4313      	orrs	r3, r2
 8004a7c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004a7e:	4b63      	ldr	r3, [pc, #396]	@ (8004c0c <HAL_RCC_ClockConfig+0x1c0>)
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	f003 0307 	and.w	r3, r3, #7
 8004a86:	683a      	ldr	r2, [r7, #0]
 8004a88:	429a      	cmp	r2, r3
 8004a8a:	d001      	beq.n	8004a90 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8004a8c:	2301      	movs	r3, #1
 8004a8e:	e0b8      	b.n	8004c02 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	f003 0302 	and.w	r3, r3, #2
 8004a98:	2b00      	cmp	r3, #0
 8004a9a:	d020      	beq.n	8004ade <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	f003 0304 	and.w	r3, r3, #4
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	d005      	beq.n	8004ab4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004aa8:	4b59      	ldr	r3, [pc, #356]	@ (8004c10 <HAL_RCC_ClockConfig+0x1c4>)
 8004aaa:	685b      	ldr	r3, [r3, #4]
 8004aac:	4a58      	ldr	r2, [pc, #352]	@ (8004c10 <HAL_RCC_ClockConfig+0x1c4>)
 8004aae:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8004ab2:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	f003 0308 	and.w	r3, r3, #8
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	d005      	beq.n	8004acc <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004ac0:	4b53      	ldr	r3, [pc, #332]	@ (8004c10 <HAL_RCC_ClockConfig+0x1c4>)
 8004ac2:	685b      	ldr	r3, [r3, #4]
 8004ac4:	4a52      	ldr	r2, [pc, #328]	@ (8004c10 <HAL_RCC_ClockConfig+0x1c4>)
 8004ac6:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8004aca:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004acc:	4b50      	ldr	r3, [pc, #320]	@ (8004c10 <HAL_RCC_ClockConfig+0x1c4>)
 8004ace:	685b      	ldr	r3, [r3, #4]
 8004ad0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	689b      	ldr	r3, [r3, #8]
 8004ad8:	494d      	ldr	r1, [pc, #308]	@ (8004c10 <HAL_RCC_ClockConfig+0x1c4>)
 8004ada:	4313      	orrs	r3, r2
 8004adc:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	f003 0301 	and.w	r3, r3, #1
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	d040      	beq.n	8004b6c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	685b      	ldr	r3, [r3, #4]
 8004aee:	2b01      	cmp	r3, #1
 8004af0:	d107      	bne.n	8004b02 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004af2:	4b47      	ldr	r3, [pc, #284]	@ (8004c10 <HAL_RCC_ClockConfig+0x1c4>)
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d115      	bne.n	8004b2a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004afe:	2301      	movs	r3, #1
 8004b00:	e07f      	b.n	8004c02 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	685b      	ldr	r3, [r3, #4]
 8004b06:	2b02      	cmp	r3, #2
 8004b08:	d107      	bne.n	8004b1a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004b0a:	4b41      	ldr	r3, [pc, #260]	@ (8004c10 <HAL_RCC_ClockConfig+0x1c4>)
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d109      	bne.n	8004b2a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004b16:	2301      	movs	r3, #1
 8004b18:	e073      	b.n	8004c02 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004b1a:	4b3d      	ldr	r3, [pc, #244]	@ (8004c10 <HAL_RCC_ClockConfig+0x1c4>)
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	f003 0302 	and.w	r3, r3, #2
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d101      	bne.n	8004b2a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004b26:	2301      	movs	r3, #1
 8004b28:	e06b      	b.n	8004c02 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004b2a:	4b39      	ldr	r3, [pc, #228]	@ (8004c10 <HAL_RCC_ClockConfig+0x1c4>)
 8004b2c:	685b      	ldr	r3, [r3, #4]
 8004b2e:	f023 0203 	bic.w	r2, r3, #3
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	685b      	ldr	r3, [r3, #4]
 8004b36:	4936      	ldr	r1, [pc, #216]	@ (8004c10 <HAL_RCC_ClockConfig+0x1c4>)
 8004b38:	4313      	orrs	r3, r2
 8004b3a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004b3c:	f7fd fa34 	bl	8001fa8 <HAL_GetTick>
 8004b40:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004b42:	e00a      	b.n	8004b5a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004b44:	f7fd fa30 	bl	8001fa8 <HAL_GetTick>
 8004b48:	4602      	mov	r2, r0
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	1ad3      	subs	r3, r2, r3
 8004b4e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004b52:	4293      	cmp	r3, r2
 8004b54:	d901      	bls.n	8004b5a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004b56:	2303      	movs	r3, #3
 8004b58:	e053      	b.n	8004c02 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004b5a:	4b2d      	ldr	r3, [pc, #180]	@ (8004c10 <HAL_RCC_ClockConfig+0x1c4>)
 8004b5c:	685b      	ldr	r3, [r3, #4]
 8004b5e:	f003 020c 	and.w	r2, r3, #12
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	685b      	ldr	r3, [r3, #4]
 8004b66:	009b      	lsls	r3, r3, #2
 8004b68:	429a      	cmp	r2, r3
 8004b6a:	d1eb      	bne.n	8004b44 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004b6c:	4b27      	ldr	r3, [pc, #156]	@ (8004c0c <HAL_RCC_ClockConfig+0x1c0>)
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	f003 0307 	and.w	r3, r3, #7
 8004b74:	683a      	ldr	r2, [r7, #0]
 8004b76:	429a      	cmp	r2, r3
 8004b78:	d210      	bcs.n	8004b9c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004b7a:	4b24      	ldr	r3, [pc, #144]	@ (8004c0c <HAL_RCC_ClockConfig+0x1c0>)
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	f023 0207 	bic.w	r2, r3, #7
 8004b82:	4922      	ldr	r1, [pc, #136]	@ (8004c0c <HAL_RCC_ClockConfig+0x1c0>)
 8004b84:	683b      	ldr	r3, [r7, #0]
 8004b86:	4313      	orrs	r3, r2
 8004b88:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004b8a:	4b20      	ldr	r3, [pc, #128]	@ (8004c0c <HAL_RCC_ClockConfig+0x1c0>)
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	f003 0307 	and.w	r3, r3, #7
 8004b92:	683a      	ldr	r2, [r7, #0]
 8004b94:	429a      	cmp	r2, r3
 8004b96:	d001      	beq.n	8004b9c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8004b98:	2301      	movs	r3, #1
 8004b9a:	e032      	b.n	8004c02 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	f003 0304 	and.w	r3, r3, #4
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	d008      	beq.n	8004bba <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004ba8:	4b19      	ldr	r3, [pc, #100]	@ (8004c10 <HAL_RCC_ClockConfig+0x1c4>)
 8004baa:	685b      	ldr	r3, [r3, #4]
 8004bac:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	68db      	ldr	r3, [r3, #12]
 8004bb4:	4916      	ldr	r1, [pc, #88]	@ (8004c10 <HAL_RCC_ClockConfig+0x1c4>)
 8004bb6:	4313      	orrs	r3, r2
 8004bb8:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	f003 0308 	and.w	r3, r3, #8
 8004bc2:	2b00      	cmp	r3, #0
 8004bc4:	d009      	beq.n	8004bda <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004bc6:	4b12      	ldr	r3, [pc, #72]	@ (8004c10 <HAL_RCC_ClockConfig+0x1c4>)
 8004bc8:	685b      	ldr	r3, [r3, #4]
 8004bca:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	691b      	ldr	r3, [r3, #16]
 8004bd2:	00db      	lsls	r3, r3, #3
 8004bd4:	490e      	ldr	r1, [pc, #56]	@ (8004c10 <HAL_RCC_ClockConfig+0x1c4>)
 8004bd6:	4313      	orrs	r3, r2
 8004bd8:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004bda:	f000 f821 	bl	8004c20 <HAL_RCC_GetSysClockFreq>
 8004bde:	4602      	mov	r2, r0
 8004be0:	4b0b      	ldr	r3, [pc, #44]	@ (8004c10 <HAL_RCC_ClockConfig+0x1c4>)
 8004be2:	685b      	ldr	r3, [r3, #4]
 8004be4:	091b      	lsrs	r3, r3, #4
 8004be6:	f003 030f 	and.w	r3, r3, #15
 8004bea:	490a      	ldr	r1, [pc, #40]	@ (8004c14 <HAL_RCC_ClockConfig+0x1c8>)
 8004bec:	5ccb      	ldrb	r3, [r1, r3]
 8004bee:	fa22 f303 	lsr.w	r3, r2, r3
 8004bf2:	4a09      	ldr	r2, [pc, #36]	@ (8004c18 <HAL_RCC_ClockConfig+0x1cc>)
 8004bf4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004bf6:	4b09      	ldr	r3, [pc, #36]	@ (8004c1c <HAL_RCC_ClockConfig+0x1d0>)
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	4618      	mov	r0, r3
 8004bfc:	f7fd f992 	bl	8001f24 <HAL_InitTick>

  return HAL_OK;
 8004c00:	2300      	movs	r3, #0
}
 8004c02:	4618      	mov	r0, r3
 8004c04:	3710      	adds	r7, #16
 8004c06:	46bd      	mov	sp, r7
 8004c08:	bd80      	pop	{r7, pc}
 8004c0a:	bf00      	nop
 8004c0c:	40022000 	.word	0x40022000
 8004c10:	40021000 	.word	0x40021000
 8004c14:	08009c30 	.word	0x08009c30
 8004c18:	20000000 	.word	0x20000000
 8004c1c:	20000004 	.word	0x20000004

08004c20 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004c20:	b480      	push	{r7}
 8004c22:	b087      	sub	sp, #28
 8004c24:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004c26:	2300      	movs	r3, #0
 8004c28:	60fb      	str	r3, [r7, #12]
 8004c2a:	2300      	movs	r3, #0
 8004c2c:	60bb      	str	r3, [r7, #8]
 8004c2e:	2300      	movs	r3, #0
 8004c30:	617b      	str	r3, [r7, #20]
 8004c32:	2300      	movs	r3, #0
 8004c34:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8004c36:	2300      	movs	r3, #0
 8004c38:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8004c3a:	4b1e      	ldr	r3, [pc, #120]	@ (8004cb4 <HAL_RCC_GetSysClockFreq+0x94>)
 8004c3c:	685b      	ldr	r3, [r3, #4]
 8004c3e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	f003 030c 	and.w	r3, r3, #12
 8004c46:	2b04      	cmp	r3, #4
 8004c48:	d002      	beq.n	8004c50 <HAL_RCC_GetSysClockFreq+0x30>
 8004c4a:	2b08      	cmp	r3, #8
 8004c4c:	d003      	beq.n	8004c56 <HAL_RCC_GetSysClockFreq+0x36>
 8004c4e:	e027      	b.n	8004ca0 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004c50:	4b19      	ldr	r3, [pc, #100]	@ (8004cb8 <HAL_RCC_GetSysClockFreq+0x98>)
 8004c52:	613b      	str	r3, [r7, #16]
      break;
 8004c54:	e027      	b.n	8004ca6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	0c9b      	lsrs	r3, r3, #18
 8004c5a:	f003 030f 	and.w	r3, r3, #15
 8004c5e:	4a17      	ldr	r2, [pc, #92]	@ (8004cbc <HAL_RCC_GetSysClockFreq+0x9c>)
 8004c60:	5cd3      	ldrb	r3, [r2, r3]
 8004c62:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	d010      	beq.n	8004c90 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004c6e:	4b11      	ldr	r3, [pc, #68]	@ (8004cb4 <HAL_RCC_GetSysClockFreq+0x94>)
 8004c70:	685b      	ldr	r3, [r3, #4]
 8004c72:	0c5b      	lsrs	r3, r3, #17
 8004c74:	f003 0301 	and.w	r3, r3, #1
 8004c78:	4a11      	ldr	r2, [pc, #68]	@ (8004cc0 <HAL_RCC_GetSysClockFreq+0xa0>)
 8004c7a:	5cd3      	ldrb	r3, [r2, r3]
 8004c7c:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	4a0d      	ldr	r2, [pc, #52]	@ (8004cb8 <HAL_RCC_GetSysClockFreq+0x98>)
 8004c82:	fb03 f202 	mul.w	r2, r3, r2
 8004c86:	68bb      	ldr	r3, [r7, #8]
 8004c88:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c8c:	617b      	str	r3, [r7, #20]
 8004c8e:	e004      	b.n	8004c9a <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	4a0c      	ldr	r2, [pc, #48]	@ (8004cc4 <HAL_RCC_GetSysClockFreq+0xa4>)
 8004c94:	fb02 f303 	mul.w	r3, r2, r3
 8004c98:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8004c9a:	697b      	ldr	r3, [r7, #20]
 8004c9c:	613b      	str	r3, [r7, #16]
      break;
 8004c9e:	e002      	b.n	8004ca6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004ca0:	4b05      	ldr	r3, [pc, #20]	@ (8004cb8 <HAL_RCC_GetSysClockFreq+0x98>)
 8004ca2:	613b      	str	r3, [r7, #16]
      break;
 8004ca4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004ca6:	693b      	ldr	r3, [r7, #16]
}
 8004ca8:	4618      	mov	r0, r3
 8004caa:	371c      	adds	r7, #28
 8004cac:	46bd      	mov	sp, r7
 8004cae:	bc80      	pop	{r7}
 8004cb0:	4770      	bx	lr
 8004cb2:	bf00      	nop
 8004cb4:	40021000 	.word	0x40021000
 8004cb8:	007a1200 	.word	0x007a1200
 8004cbc:	08009c48 	.word	0x08009c48
 8004cc0:	08009c58 	.word	0x08009c58
 8004cc4:	003d0900 	.word	0x003d0900

08004cc8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004cc8:	b480      	push	{r7}
 8004cca:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004ccc:	4b02      	ldr	r3, [pc, #8]	@ (8004cd8 <HAL_RCC_GetHCLKFreq+0x10>)
 8004cce:	681b      	ldr	r3, [r3, #0]
}
 8004cd0:	4618      	mov	r0, r3
 8004cd2:	46bd      	mov	sp, r7
 8004cd4:	bc80      	pop	{r7}
 8004cd6:	4770      	bx	lr
 8004cd8:	20000000 	.word	0x20000000

08004cdc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004cdc:	b580      	push	{r7, lr}
 8004cde:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004ce0:	f7ff fff2 	bl	8004cc8 <HAL_RCC_GetHCLKFreq>
 8004ce4:	4602      	mov	r2, r0
 8004ce6:	4b05      	ldr	r3, [pc, #20]	@ (8004cfc <HAL_RCC_GetPCLK1Freq+0x20>)
 8004ce8:	685b      	ldr	r3, [r3, #4]
 8004cea:	0a1b      	lsrs	r3, r3, #8
 8004cec:	f003 0307 	and.w	r3, r3, #7
 8004cf0:	4903      	ldr	r1, [pc, #12]	@ (8004d00 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004cf2:	5ccb      	ldrb	r3, [r1, r3]
 8004cf4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004cf8:	4618      	mov	r0, r3
 8004cfa:	bd80      	pop	{r7, pc}
 8004cfc:	40021000 	.word	0x40021000
 8004d00:	08009c40 	.word	0x08009c40

08004d04 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004d04:	b580      	push	{r7, lr}
 8004d06:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004d08:	f7ff ffde 	bl	8004cc8 <HAL_RCC_GetHCLKFreq>
 8004d0c:	4602      	mov	r2, r0
 8004d0e:	4b05      	ldr	r3, [pc, #20]	@ (8004d24 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004d10:	685b      	ldr	r3, [r3, #4]
 8004d12:	0adb      	lsrs	r3, r3, #11
 8004d14:	f003 0307 	and.w	r3, r3, #7
 8004d18:	4903      	ldr	r1, [pc, #12]	@ (8004d28 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004d1a:	5ccb      	ldrb	r3, [r1, r3]
 8004d1c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004d20:	4618      	mov	r0, r3
 8004d22:	bd80      	pop	{r7, pc}
 8004d24:	40021000 	.word	0x40021000
 8004d28:	08009c40 	.word	0x08009c40

08004d2c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004d2c:	b480      	push	{r7}
 8004d2e:	b085      	sub	sp, #20
 8004d30:	af00      	add	r7, sp, #0
 8004d32:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004d34:	4b0a      	ldr	r3, [pc, #40]	@ (8004d60 <RCC_Delay+0x34>)
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	4a0a      	ldr	r2, [pc, #40]	@ (8004d64 <RCC_Delay+0x38>)
 8004d3a:	fba2 2303 	umull	r2, r3, r2, r3
 8004d3e:	0a5b      	lsrs	r3, r3, #9
 8004d40:	687a      	ldr	r2, [r7, #4]
 8004d42:	fb02 f303 	mul.w	r3, r2, r3
 8004d46:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004d48:	bf00      	nop
  }
  while (Delay --);
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	1e5a      	subs	r2, r3, #1
 8004d4e:	60fa      	str	r2, [r7, #12]
 8004d50:	2b00      	cmp	r3, #0
 8004d52:	d1f9      	bne.n	8004d48 <RCC_Delay+0x1c>
}
 8004d54:	bf00      	nop
 8004d56:	bf00      	nop
 8004d58:	3714      	adds	r7, #20
 8004d5a:	46bd      	mov	sp, r7
 8004d5c:	bc80      	pop	{r7}
 8004d5e:	4770      	bx	lr
 8004d60:	20000000 	.word	0x20000000
 8004d64:	10624dd3 	.word	0x10624dd3

08004d68 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004d68:	b580      	push	{r7, lr}
 8004d6a:	b086      	sub	sp, #24
 8004d6c:	af00      	add	r7, sp, #0
 8004d6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8004d70:	2300      	movs	r3, #0
 8004d72:	613b      	str	r3, [r7, #16]
 8004d74:	2300      	movs	r3, #0
 8004d76:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	f003 0301 	and.w	r3, r3, #1
 8004d80:	2b00      	cmp	r3, #0
 8004d82:	d07d      	beq.n	8004e80 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8004d84:	2300      	movs	r3, #0
 8004d86:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004d88:	4b4f      	ldr	r3, [pc, #316]	@ (8004ec8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004d8a:	69db      	ldr	r3, [r3, #28]
 8004d8c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	d10d      	bne.n	8004db0 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004d94:	4b4c      	ldr	r3, [pc, #304]	@ (8004ec8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004d96:	69db      	ldr	r3, [r3, #28]
 8004d98:	4a4b      	ldr	r2, [pc, #300]	@ (8004ec8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004d9a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004d9e:	61d3      	str	r3, [r2, #28]
 8004da0:	4b49      	ldr	r3, [pc, #292]	@ (8004ec8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004da2:	69db      	ldr	r3, [r3, #28]
 8004da4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004da8:	60bb      	str	r3, [r7, #8]
 8004daa:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004dac:	2301      	movs	r3, #1
 8004dae:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004db0:	4b46      	ldr	r3, [pc, #280]	@ (8004ecc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004db8:	2b00      	cmp	r3, #0
 8004dba:	d118      	bne.n	8004dee <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004dbc:	4b43      	ldr	r3, [pc, #268]	@ (8004ecc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	4a42      	ldr	r2, [pc, #264]	@ (8004ecc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004dc2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004dc6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004dc8:	f7fd f8ee 	bl	8001fa8 <HAL_GetTick>
 8004dcc:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004dce:	e008      	b.n	8004de2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004dd0:	f7fd f8ea 	bl	8001fa8 <HAL_GetTick>
 8004dd4:	4602      	mov	r2, r0
 8004dd6:	693b      	ldr	r3, [r7, #16]
 8004dd8:	1ad3      	subs	r3, r2, r3
 8004dda:	2b64      	cmp	r3, #100	@ 0x64
 8004ddc:	d901      	bls.n	8004de2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8004dde:	2303      	movs	r3, #3
 8004de0:	e06d      	b.n	8004ebe <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004de2:	4b3a      	ldr	r3, [pc, #232]	@ (8004ecc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d0f0      	beq.n	8004dd0 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004dee:	4b36      	ldr	r3, [pc, #216]	@ (8004ec8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004df0:	6a1b      	ldr	r3, [r3, #32]
 8004df2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004df6:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	d02e      	beq.n	8004e5c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	685b      	ldr	r3, [r3, #4]
 8004e02:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004e06:	68fa      	ldr	r2, [r7, #12]
 8004e08:	429a      	cmp	r2, r3
 8004e0a:	d027      	beq.n	8004e5c <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004e0c:	4b2e      	ldr	r3, [pc, #184]	@ (8004ec8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004e0e:	6a1b      	ldr	r3, [r3, #32]
 8004e10:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004e14:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004e16:	4b2e      	ldr	r3, [pc, #184]	@ (8004ed0 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004e18:	2201      	movs	r2, #1
 8004e1a:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004e1c:	4b2c      	ldr	r3, [pc, #176]	@ (8004ed0 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004e1e:	2200      	movs	r2, #0
 8004e20:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8004e22:	4a29      	ldr	r2, [pc, #164]	@ (8004ec8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	f003 0301 	and.w	r3, r3, #1
 8004e2e:	2b00      	cmp	r3, #0
 8004e30:	d014      	beq.n	8004e5c <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e32:	f7fd f8b9 	bl	8001fa8 <HAL_GetTick>
 8004e36:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004e38:	e00a      	b.n	8004e50 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004e3a:	f7fd f8b5 	bl	8001fa8 <HAL_GetTick>
 8004e3e:	4602      	mov	r2, r0
 8004e40:	693b      	ldr	r3, [r7, #16]
 8004e42:	1ad3      	subs	r3, r2, r3
 8004e44:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004e48:	4293      	cmp	r3, r2
 8004e4a:	d901      	bls.n	8004e50 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8004e4c:	2303      	movs	r3, #3
 8004e4e:	e036      	b.n	8004ebe <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004e50:	4b1d      	ldr	r3, [pc, #116]	@ (8004ec8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004e52:	6a1b      	ldr	r3, [r3, #32]
 8004e54:	f003 0302 	and.w	r3, r3, #2
 8004e58:	2b00      	cmp	r3, #0
 8004e5a:	d0ee      	beq.n	8004e3a <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004e5c:	4b1a      	ldr	r3, [pc, #104]	@ (8004ec8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004e5e:	6a1b      	ldr	r3, [r3, #32]
 8004e60:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	685b      	ldr	r3, [r3, #4]
 8004e68:	4917      	ldr	r1, [pc, #92]	@ (8004ec8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004e6a:	4313      	orrs	r3, r2
 8004e6c:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004e6e:	7dfb      	ldrb	r3, [r7, #23]
 8004e70:	2b01      	cmp	r3, #1
 8004e72:	d105      	bne.n	8004e80 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004e74:	4b14      	ldr	r3, [pc, #80]	@ (8004ec8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004e76:	69db      	ldr	r3, [r3, #28]
 8004e78:	4a13      	ldr	r2, [pc, #76]	@ (8004ec8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004e7a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004e7e:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	f003 0302 	and.w	r3, r3, #2
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	d008      	beq.n	8004e9e <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004e8c:	4b0e      	ldr	r3, [pc, #56]	@ (8004ec8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004e8e:	685b      	ldr	r3, [r3, #4]
 8004e90:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	689b      	ldr	r3, [r3, #8]
 8004e98:	490b      	ldr	r1, [pc, #44]	@ (8004ec8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004e9a:	4313      	orrs	r3, r2
 8004e9c:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	f003 0310 	and.w	r3, r3, #16
 8004ea6:	2b00      	cmp	r3, #0
 8004ea8:	d008      	beq.n	8004ebc <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004eaa:	4b07      	ldr	r3, [pc, #28]	@ (8004ec8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004eac:	685b      	ldr	r3, [r3, #4]
 8004eae:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	695b      	ldr	r3, [r3, #20]
 8004eb6:	4904      	ldr	r1, [pc, #16]	@ (8004ec8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004eb8:	4313      	orrs	r3, r2
 8004eba:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8004ebc:	2300      	movs	r3, #0
}
 8004ebe:	4618      	mov	r0, r3
 8004ec0:	3718      	adds	r7, #24
 8004ec2:	46bd      	mov	sp, r7
 8004ec4:	bd80      	pop	{r7, pc}
 8004ec6:	bf00      	nop
 8004ec8:	40021000 	.word	0x40021000
 8004ecc:	40007000 	.word	0x40007000
 8004ed0:	42420440 	.word	0x42420440

08004ed4 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8004ed4:	b580      	push	{r7, lr}
 8004ed6:	b088      	sub	sp, #32
 8004ed8:	af00      	add	r7, sp, #0
 8004eda:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8004edc:	2300      	movs	r3, #0
 8004ede:	617b      	str	r3, [r7, #20]
 8004ee0:	2300      	movs	r3, #0
 8004ee2:	61fb      	str	r3, [r7, #28]
 8004ee4:	2300      	movs	r3, #0
 8004ee6:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8004ee8:	2300      	movs	r3, #0
 8004eea:	60fb      	str	r3, [r7, #12]
 8004eec:	2300      	movs	r3, #0
 8004eee:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	3b01      	subs	r3, #1
 8004ef4:	2b0f      	cmp	r3, #15
 8004ef6:	f200 80af 	bhi.w	8005058 <HAL_RCCEx_GetPeriphCLKFreq+0x184>
 8004efa:	a201      	add	r2, pc, #4	@ (adr r2, 8004f00 <HAL_RCCEx_GetPeriphCLKFreq+0x2c>)
 8004efc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f00:	08004fd7 	.word	0x08004fd7
 8004f04:	0800503d 	.word	0x0800503d
 8004f08:	08005059 	.word	0x08005059
 8004f0c:	08004fc7 	.word	0x08004fc7
 8004f10:	08005059 	.word	0x08005059
 8004f14:	08005059 	.word	0x08005059
 8004f18:	08005059 	.word	0x08005059
 8004f1c:	08004fcf 	.word	0x08004fcf
 8004f20:	08005059 	.word	0x08005059
 8004f24:	08005059 	.word	0x08005059
 8004f28:	08005059 	.word	0x08005059
 8004f2c:	08005059 	.word	0x08005059
 8004f30:	08005059 	.word	0x08005059
 8004f34:	08005059 	.word	0x08005059
 8004f38:	08005059 	.word	0x08005059
 8004f3c:	08004f41 	.word	0x08004f41
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
    case RCC_PERIPHCLK_USB:
    {
      /* Get RCC configuration ------------------------------------------------------*/
      temp_reg = RCC->CFGR;
 8004f40:	4b4a      	ldr	r3, [pc, #296]	@ (800506c <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 8004f42:	685b      	ldr	r3, [r3, #4]
 8004f44:	60fb      	str	r3, [r7, #12]

      /* Check if PLL is enabled */
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8004f46:	4b49      	ldr	r3, [pc, #292]	@ (800506c <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004f4e:	2b00      	cmp	r3, #0
 8004f50:	f000 8084 	beq.w	800505c <HAL_RCCEx_GetPeriphCLKFreq+0x188>
      {
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	0c9b      	lsrs	r3, r3, #18
 8004f58:	f003 030f 	and.w	r3, r3, #15
 8004f5c:	4a44      	ldr	r2, [pc, #272]	@ (8005070 <HAL_RCCEx_GetPeriphCLKFreq+0x19c>)
 8004f5e:	5cd3      	ldrb	r3, [r2, r3]
 8004f60:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	d015      	beq.n	8004f98 <HAL_RCCEx_GetPeriphCLKFreq+0xc4>
        {
#if defined(STM32F105xC) || defined(STM32F107xC) || defined(STM32F100xB)\
 || defined(STM32F100xE)
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004f6c:	4b3f      	ldr	r3, [pc, #252]	@ (800506c <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 8004f6e:	685b      	ldr	r3, [r3, #4]
 8004f70:	0c5b      	lsrs	r3, r3, #17
 8004f72:	f003 0301 	and.w	r3, r3, #1
 8004f76:	4a3f      	ldr	r2, [pc, #252]	@ (8005074 <HAL_RCCEx_GetPeriphCLKFreq+0x1a0>)
 8004f78:	5cd3      	ldrb	r3, [r2, r3]
 8004f7a:	617b      	str	r3, [r7, #20]
          if (pllmul == aPLLMULFactorTable[(uint32_t)(RCC_CFGR_PLLMULL6_5) >> RCC_CFGR_PLLMULL_Pos])
          {
            pllclk = pllclk / 2;
          }
#else
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004f82:	2b00      	cmp	r3, #0
 8004f84:	d00d      	beq.n	8004fa2 <HAL_RCCEx_GetPeriphCLKFreq+0xce>
          {
            /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8004f86:	4a3c      	ldr	r2, [pc, #240]	@ (8005078 <HAL_RCCEx_GetPeriphCLKFreq+0x1a4>)
 8004f88:	697b      	ldr	r3, [r7, #20]
 8004f8a:	fbb2 f2f3 	udiv	r2, r2, r3
 8004f8e:	693b      	ldr	r3, [r7, #16]
 8004f90:	fb02 f303 	mul.w	r3, r2, r3
 8004f94:	61fb      	str	r3, [r7, #28]
 8004f96:	e004      	b.n	8004fa2 <HAL_RCCEx_GetPeriphCLKFreq+0xce>
#endif /* STM32F105xC || STM32F107xC */
        }
        else
        {
          /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004f98:	693b      	ldr	r3, [r7, #16]
 8004f9a:	4a38      	ldr	r2, [pc, #224]	@ (800507c <HAL_RCCEx_GetPeriphCLKFreq+0x1a8>)
 8004f9c:	fb02 f303 	mul.w	r3, r2, r3
 8004fa0:	61fb      	str	r3, [r7, #28]
          /* Prescaler of 3 selected for USB */
          frequency = (2 * pllclk) / 3;
        }
#else
        /* USBCLK = PLLCLK / USB prescaler */
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8004fa2:	4b32      	ldr	r3, [pc, #200]	@ (800506c <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 8004fa4:	685b      	ldr	r3, [r3, #4]
 8004fa6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004faa:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004fae:	d102      	bne.n	8004fb6 <HAL_RCCEx_GetPeriphCLKFreq+0xe2>
        {
          /* No prescaler selected for USB */
          frequency = pllclk;
 8004fb0:	69fb      	ldr	r3, [r7, #28]
 8004fb2:	61bb      	str	r3, [r7, #24]
          /* Prescaler of 1.5 selected for USB */
          frequency = (pllclk * 2) / 3;
        }
#endif
      }
      break;
 8004fb4:	e052      	b.n	800505c <HAL_RCCEx_GetPeriphCLKFreq+0x188>
          frequency = (pllclk * 2) / 3;
 8004fb6:	69fb      	ldr	r3, [r7, #28]
 8004fb8:	005b      	lsls	r3, r3, #1
 8004fba:	4a31      	ldr	r2, [pc, #196]	@ (8005080 <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>)
 8004fbc:	fba2 2303 	umull	r2, r3, r2, r3
 8004fc0:	085b      	lsrs	r3, r3, #1
 8004fc2:	61bb      	str	r3, [r7, #24]
      break;
 8004fc4:	e04a      	b.n	800505c <HAL_RCCEx_GetPeriphCLKFreq+0x188>
#if defined(STM32F103xE) || defined(STM32F103xG) || defined(STM32F105xC) || defined(STM32F107xC)
    case RCC_PERIPHCLK_I2S2:
    {
#if defined(STM32F103xE) || defined(STM32F103xG)
      /* SYSCLK used as source clock for I2S2 */
      frequency = HAL_RCC_GetSysClockFreq();
 8004fc6:	f7ff fe2b 	bl	8004c20 <HAL_RCC_GetSysClockFreq>
 8004fca:	61b8      	str	r0, [r7, #24]
          pll3mul = ((RCC->CFGR2 & RCC_CFGR2_PLL3MUL) >> RCC_CFGR2_PLL3MUL_Pos) + 2;
          frequency = (uint32_t)(2 * ((HSE_VALUE / prediv2) * pll3mul));
        }
      }
#endif /* STM32F103xE || STM32F103xG */
      break;
 8004fcc:	e049      	b.n	8005062 <HAL_RCCEx_GetPeriphCLKFreq+0x18e>
    }
    case RCC_PERIPHCLK_I2S3:
    {
#if defined(STM32F103xE) || defined(STM32F103xG)
      /* SYSCLK used as source clock for I2S3 */
      frequency = HAL_RCC_GetSysClockFreq();
 8004fce:	f7ff fe27 	bl	8004c20 <HAL_RCC_GetSysClockFreq>
 8004fd2:	61b8      	str	r0, [r7, #24]
          pll3mul = ((RCC->CFGR2 & RCC_CFGR2_PLL3MUL) >> RCC_CFGR2_PLL3MUL_Pos) + 2;
          frequency = (uint32_t)(2 * ((HSE_VALUE / prediv2) * pll3mul));
        }
      }
#endif /* STM32F103xE || STM32F103xG */
      break;
 8004fd4:	e045      	b.n	8005062 <HAL_RCCEx_GetPeriphCLKFreq+0x18e>
    }
#endif /* STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */
    case RCC_PERIPHCLK_RTC:
    {
      /* Get RCC BDCR configuration ------------------------------------------------------*/
      temp_reg = RCC->BDCR;
 8004fd6:	4b25      	ldr	r3, [pc, #148]	@ (800506c <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 8004fd8:	6a1b      	ldr	r3, [r3, #32]
 8004fda:	60fb      	str	r3, [r7, #12]

      /* Check if LSE is ready if RTC clock selection is LSE */
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004fe2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004fe6:	d108      	bne.n	8004ffa <HAL_RCCEx_GetPeriphCLKFreq+0x126>
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	f003 0302 	and.w	r3, r3, #2
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d003      	beq.n	8004ffa <HAL_RCCEx_GetPeriphCLKFreq+0x126>
      {
        frequency = LSE_VALUE;
 8004ff2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004ff6:	61bb      	str	r3, [r7, #24]
 8004ff8:	e01f      	b.n	800503a <HAL_RCCEx_GetPeriphCLKFreq+0x166>
      }
      /* Check if LSI is ready if RTC clock selection is LSI */
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005000:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005004:	d109      	bne.n	800501a <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8005006:	4b19      	ldr	r3, [pc, #100]	@ (800506c <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 8005008:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800500a:	f003 0302 	and.w	r3, r3, #2
 800500e:	2b00      	cmp	r3, #0
 8005010:	d003      	beq.n	800501a <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      {
        frequency = LSI_VALUE;
 8005012:	f649 4340 	movw	r3, #40000	@ 0x9c40
 8005016:	61bb      	str	r3, [r7, #24]
 8005018:	e00f      	b.n	800503a <HAL_RCCEx_GetPeriphCLKFreq+0x166>
      }
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005020:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005024:	d11c      	bne.n	8005060 <HAL_RCCEx_GetPeriphCLKFreq+0x18c>
 8005026:	4b11      	ldr	r3, [pc, #68]	@ (800506c <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800502e:	2b00      	cmp	r3, #0
 8005030:	d016      	beq.n	8005060 <HAL_RCCEx_GetPeriphCLKFreq+0x18c>
      {
        frequency = HSE_VALUE / 128U;
 8005032:	f24f 4324 	movw	r3, #62500	@ 0xf424
 8005036:	61bb      	str	r3, [r7, #24]
      /* Clock not enabled for RTC*/
      else
      {
        /* nothing to do: frequency already initialized to 0U */
      }
      break;
 8005038:	e012      	b.n	8005060 <HAL_RCCEx_GetPeriphCLKFreq+0x18c>
 800503a:	e011      	b.n	8005060 <HAL_RCCEx_GetPeriphCLKFreq+0x18c>
    }
    case RCC_PERIPHCLK_ADC:
    {
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 800503c:	f7ff fe62 	bl	8004d04 <HAL_RCC_GetPCLK2Freq>
 8005040:	4602      	mov	r2, r0
 8005042:	4b0a      	ldr	r3, [pc, #40]	@ (800506c <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 8005044:	685b      	ldr	r3, [r3, #4]
 8005046:	0b9b      	lsrs	r3, r3, #14
 8005048:	f003 0303 	and.w	r3, r3, #3
 800504c:	3301      	adds	r3, #1
 800504e:	005b      	lsls	r3, r3, #1
 8005050:	fbb2 f3f3 	udiv	r3, r2, r3
 8005054:	61bb      	str	r3, [r7, #24]
      break;
 8005056:	e004      	b.n	8005062 <HAL_RCCEx_GetPeriphCLKFreq+0x18e>
    }
    default:
    {
      break;
 8005058:	bf00      	nop
 800505a:	e002      	b.n	8005062 <HAL_RCCEx_GetPeriphCLKFreq+0x18e>
      break;
 800505c:	bf00      	nop
 800505e:	e000      	b.n	8005062 <HAL_RCCEx_GetPeriphCLKFreq+0x18e>
      break;
 8005060:	bf00      	nop
    }
  }
  return (frequency);
 8005062:	69bb      	ldr	r3, [r7, #24]
}
 8005064:	4618      	mov	r0, r3
 8005066:	3720      	adds	r7, #32
 8005068:	46bd      	mov	sp, r7
 800506a:	bd80      	pop	{r7, pc}
 800506c:	40021000 	.word	0x40021000
 8005070:	08009c5c 	.word	0x08009c5c
 8005074:	08009c6c 	.word	0x08009c6c
 8005078:	007a1200 	.word	0x007a1200
 800507c:	003d0900 	.word	0x003d0900
 8005080:	aaaaaaab 	.word	0xaaaaaaab

08005084 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005084:	b580      	push	{r7, lr}
 8005086:	b082      	sub	sp, #8
 8005088:	af00      	add	r7, sp, #0
 800508a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	2b00      	cmp	r3, #0
 8005090:	d101      	bne.n	8005096 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005092:	2301      	movs	r3, #1
 8005094:	e042      	b.n	800511c <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800509c:	b2db      	uxtb	r3, r3
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d106      	bne.n	80050b0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	2200      	movs	r2, #0
 80050a6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80050aa:	6878      	ldr	r0, [r7, #4]
 80050ac:	f7fc fd10 	bl	8001ad0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	2224      	movs	r2, #36	@ 0x24
 80050b4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	68da      	ldr	r2, [r3, #12]
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80050c6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80050c8:	6878      	ldr	r0, [r7, #4]
 80050ca:	f000 f971 	bl	80053b0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	691a      	ldr	r2, [r3, #16]
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80050dc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	695a      	ldr	r2, [r3, #20]
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80050ec:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	68da      	ldr	r2, [r3, #12]
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80050fc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	2200      	movs	r2, #0
 8005102:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	2220      	movs	r2, #32
 8005108:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	2220      	movs	r2, #32
 8005110:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	2200      	movs	r2, #0
 8005118:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800511a:	2300      	movs	r3, #0
}
 800511c:	4618      	mov	r0, r3
 800511e:	3708      	adds	r7, #8
 8005120:	46bd      	mov	sp, r7
 8005122:	bd80      	pop	{r7, pc}

08005124 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005124:	b580      	push	{r7, lr}
 8005126:	b08a      	sub	sp, #40	@ 0x28
 8005128:	af02      	add	r7, sp, #8
 800512a:	60f8      	str	r0, [r7, #12]
 800512c:	60b9      	str	r1, [r7, #8]
 800512e:	603b      	str	r3, [r7, #0]
 8005130:	4613      	mov	r3, r2
 8005132:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005134:	2300      	movs	r3, #0
 8005136:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800513e:	b2db      	uxtb	r3, r3
 8005140:	2b20      	cmp	r3, #32
 8005142:	d175      	bne.n	8005230 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005144:	68bb      	ldr	r3, [r7, #8]
 8005146:	2b00      	cmp	r3, #0
 8005148:	d002      	beq.n	8005150 <HAL_UART_Transmit+0x2c>
 800514a:	88fb      	ldrh	r3, [r7, #6]
 800514c:	2b00      	cmp	r3, #0
 800514e:	d101      	bne.n	8005154 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005150:	2301      	movs	r3, #1
 8005152:	e06e      	b.n	8005232 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	2200      	movs	r2, #0
 8005158:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	2221      	movs	r2, #33	@ 0x21
 800515e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005162:	f7fc ff21 	bl	8001fa8 <HAL_GetTick>
 8005166:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	88fa      	ldrh	r2, [r7, #6]
 800516c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	88fa      	ldrh	r2, [r7, #6]
 8005172:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	689b      	ldr	r3, [r3, #8]
 8005178:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800517c:	d108      	bne.n	8005190 <HAL_UART_Transmit+0x6c>
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	691b      	ldr	r3, [r3, #16]
 8005182:	2b00      	cmp	r3, #0
 8005184:	d104      	bne.n	8005190 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8005186:	2300      	movs	r3, #0
 8005188:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800518a:	68bb      	ldr	r3, [r7, #8]
 800518c:	61bb      	str	r3, [r7, #24]
 800518e:	e003      	b.n	8005198 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005190:	68bb      	ldr	r3, [r7, #8]
 8005192:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005194:	2300      	movs	r3, #0
 8005196:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005198:	e02e      	b.n	80051f8 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800519a:	683b      	ldr	r3, [r7, #0]
 800519c:	9300      	str	r3, [sp, #0]
 800519e:	697b      	ldr	r3, [r7, #20]
 80051a0:	2200      	movs	r2, #0
 80051a2:	2180      	movs	r1, #128	@ 0x80
 80051a4:	68f8      	ldr	r0, [r7, #12]
 80051a6:	f000 f848 	bl	800523a <UART_WaitOnFlagUntilTimeout>
 80051aa:	4603      	mov	r3, r0
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	d005      	beq.n	80051bc <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	2220      	movs	r2, #32
 80051b4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80051b8:	2303      	movs	r3, #3
 80051ba:	e03a      	b.n	8005232 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80051bc:	69fb      	ldr	r3, [r7, #28]
 80051be:	2b00      	cmp	r3, #0
 80051c0:	d10b      	bne.n	80051da <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80051c2:	69bb      	ldr	r3, [r7, #24]
 80051c4:	881b      	ldrh	r3, [r3, #0]
 80051c6:	461a      	mov	r2, r3
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80051d0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80051d2:	69bb      	ldr	r3, [r7, #24]
 80051d4:	3302      	adds	r3, #2
 80051d6:	61bb      	str	r3, [r7, #24]
 80051d8:	e007      	b.n	80051ea <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80051da:	69fb      	ldr	r3, [r7, #28]
 80051dc:	781a      	ldrb	r2, [r3, #0]
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80051e4:	69fb      	ldr	r3, [r7, #28]
 80051e6:	3301      	adds	r3, #1
 80051e8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80051ee:	b29b      	uxth	r3, r3
 80051f0:	3b01      	subs	r3, #1
 80051f2:	b29a      	uxth	r2, r3
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80051fc:	b29b      	uxth	r3, r3
 80051fe:	2b00      	cmp	r3, #0
 8005200:	d1cb      	bne.n	800519a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005202:	683b      	ldr	r3, [r7, #0]
 8005204:	9300      	str	r3, [sp, #0]
 8005206:	697b      	ldr	r3, [r7, #20]
 8005208:	2200      	movs	r2, #0
 800520a:	2140      	movs	r1, #64	@ 0x40
 800520c:	68f8      	ldr	r0, [r7, #12]
 800520e:	f000 f814 	bl	800523a <UART_WaitOnFlagUntilTimeout>
 8005212:	4603      	mov	r3, r0
 8005214:	2b00      	cmp	r3, #0
 8005216:	d005      	beq.n	8005224 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	2220      	movs	r2, #32
 800521c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8005220:	2303      	movs	r3, #3
 8005222:	e006      	b.n	8005232 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	2220      	movs	r2, #32
 8005228:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 800522c:	2300      	movs	r3, #0
 800522e:	e000      	b.n	8005232 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8005230:	2302      	movs	r3, #2
  }
}
 8005232:	4618      	mov	r0, r3
 8005234:	3720      	adds	r7, #32
 8005236:	46bd      	mov	sp, r7
 8005238:	bd80      	pop	{r7, pc}

0800523a <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800523a:	b580      	push	{r7, lr}
 800523c:	b086      	sub	sp, #24
 800523e:	af00      	add	r7, sp, #0
 8005240:	60f8      	str	r0, [r7, #12]
 8005242:	60b9      	str	r1, [r7, #8]
 8005244:	603b      	str	r3, [r7, #0]
 8005246:	4613      	mov	r3, r2
 8005248:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800524a:	e03b      	b.n	80052c4 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800524c:	6a3b      	ldr	r3, [r7, #32]
 800524e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005252:	d037      	beq.n	80052c4 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005254:	f7fc fea8 	bl	8001fa8 <HAL_GetTick>
 8005258:	4602      	mov	r2, r0
 800525a:	683b      	ldr	r3, [r7, #0]
 800525c:	1ad3      	subs	r3, r2, r3
 800525e:	6a3a      	ldr	r2, [r7, #32]
 8005260:	429a      	cmp	r2, r3
 8005262:	d302      	bcc.n	800526a <UART_WaitOnFlagUntilTimeout+0x30>
 8005264:	6a3b      	ldr	r3, [r7, #32]
 8005266:	2b00      	cmp	r3, #0
 8005268:	d101      	bne.n	800526e <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800526a:	2303      	movs	r3, #3
 800526c:	e03a      	b.n	80052e4 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800526e:	68fb      	ldr	r3, [r7, #12]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	68db      	ldr	r3, [r3, #12]
 8005274:	f003 0304 	and.w	r3, r3, #4
 8005278:	2b00      	cmp	r3, #0
 800527a:	d023      	beq.n	80052c4 <UART_WaitOnFlagUntilTimeout+0x8a>
 800527c:	68bb      	ldr	r3, [r7, #8]
 800527e:	2b80      	cmp	r3, #128	@ 0x80
 8005280:	d020      	beq.n	80052c4 <UART_WaitOnFlagUntilTimeout+0x8a>
 8005282:	68bb      	ldr	r3, [r7, #8]
 8005284:	2b40      	cmp	r3, #64	@ 0x40
 8005286:	d01d      	beq.n	80052c4 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	f003 0308 	and.w	r3, r3, #8
 8005292:	2b08      	cmp	r3, #8
 8005294:	d116      	bne.n	80052c4 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8005296:	2300      	movs	r3, #0
 8005298:	617b      	str	r3, [r7, #20]
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	617b      	str	r3, [r7, #20]
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	685b      	ldr	r3, [r3, #4]
 80052a8:	617b      	str	r3, [r7, #20]
 80052aa:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80052ac:	68f8      	ldr	r0, [r7, #12]
 80052ae:	f000 f81d 	bl	80052ec <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	2208      	movs	r2, #8
 80052b6:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	2200      	movs	r2, #0
 80052bc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80052c0:	2301      	movs	r3, #1
 80052c2:	e00f      	b.n	80052e4 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	681a      	ldr	r2, [r3, #0]
 80052ca:	68bb      	ldr	r3, [r7, #8]
 80052cc:	4013      	ands	r3, r2
 80052ce:	68ba      	ldr	r2, [r7, #8]
 80052d0:	429a      	cmp	r2, r3
 80052d2:	bf0c      	ite	eq
 80052d4:	2301      	moveq	r3, #1
 80052d6:	2300      	movne	r3, #0
 80052d8:	b2db      	uxtb	r3, r3
 80052da:	461a      	mov	r2, r3
 80052dc:	79fb      	ldrb	r3, [r7, #7]
 80052de:	429a      	cmp	r2, r3
 80052e0:	d0b4      	beq.n	800524c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80052e2:	2300      	movs	r3, #0
}
 80052e4:	4618      	mov	r0, r3
 80052e6:	3718      	adds	r7, #24
 80052e8:	46bd      	mov	sp, r7
 80052ea:	bd80      	pop	{r7, pc}

080052ec <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80052ec:	b480      	push	{r7}
 80052ee:	b095      	sub	sp, #84	@ 0x54
 80052f0:	af00      	add	r7, sp, #0
 80052f2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	330c      	adds	r3, #12
 80052fa:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80052fe:	e853 3f00 	ldrex	r3, [r3]
 8005302:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005304:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005306:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800530a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	330c      	adds	r3, #12
 8005312:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005314:	643a      	str	r2, [r7, #64]	@ 0x40
 8005316:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005318:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800531a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800531c:	e841 2300 	strex	r3, r2, [r1]
 8005320:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005322:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005324:	2b00      	cmp	r3, #0
 8005326:	d1e5      	bne.n	80052f4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	3314      	adds	r3, #20
 800532e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005330:	6a3b      	ldr	r3, [r7, #32]
 8005332:	e853 3f00 	ldrex	r3, [r3]
 8005336:	61fb      	str	r3, [r7, #28]
   return(result);
 8005338:	69fb      	ldr	r3, [r7, #28]
 800533a:	f023 0301 	bic.w	r3, r3, #1
 800533e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	3314      	adds	r3, #20
 8005346:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005348:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800534a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800534c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800534e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005350:	e841 2300 	strex	r3, r2, [r1]
 8005354:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005356:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005358:	2b00      	cmp	r3, #0
 800535a:	d1e5      	bne.n	8005328 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005360:	2b01      	cmp	r3, #1
 8005362:	d119      	bne.n	8005398 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	330c      	adds	r3, #12
 800536a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	e853 3f00 	ldrex	r3, [r3]
 8005372:	60bb      	str	r3, [r7, #8]
   return(result);
 8005374:	68bb      	ldr	r3, [r7, #8]
 8005376:	f023 0310 	bic.w	r3, r3, #16
 800537a:	647b      	str	r3, [r7, #68]	@ 0x44
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	330c      	adds	r3, #12
 8005382:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005384:	61ba      	str	r2, [r7, #24]
 8005386:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005388:	6979      	ldr	r1, [r7, #20]
 800538a:	69ba      	ldr	r2, [r7, #24]
 800538c:	e841 2300 	strex	r3, r2, [r1]
 8005390:	613b      	str	r3, [r7, #16]
   return(result);
 8005392:	693b      	ldr	r3, [r7, #16]
 8005394:	2b00      	cmp	r3, #0
 8005396:	d1e5      	bne.n	8005364 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	2220      	movs	r2, #32
 800539c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	2200      	movs	r2, #0
 80053a4:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80053a6:	bf00      	nop
 80053a8:	3754      	adds	r7, #84	@ 0x54
 80053aa:	46bd      	mov	sp, r7
 80053ac:	bc80      	pop	{r7}
 80053ae:	4770      	bx	lr

080053b0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80053b0:	b580      	push	{r7, lr}
 80053b2:	b084      	sub	sp, #16
 80053b4:	af00      	add	r7, sp, #0
 80053b6:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	691b      	ldr	r3, [r3, #16]
 80053be:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	68da      	ldr	r2, [r3, #12]
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	430a      	orrs	r2, r1
 80053cc:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	689a      	ldr	r2, [r3, #8]
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	691b      	ldr	r3, [r3, #16]
 80053d6:	431a      	orrs	r2, r3
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	695b      	ldr	r3, [r3, #20]
 80053dc:	4313      	orrs	r3, r2
 80053de:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	68db      	ldr	r3, [r3, #12]
 80053e6:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 80053ea:	f023 030c 	bic.w	r3, r3, #12
 80053ee:	687a      	ldr	r2, [r7, #4]
 80053f0:	6812      	ldr	r2, [r2, #0]
 80053f2:	68b9      	ldr	r1, [r7, #8]
 80053f4:	430b      	orrs	r3, r1
 80053f6:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	695b      	ldr	r3, [r3, #20]
 80053fe:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	699a      	ldr	r2, [r3, #24]
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	430a      	orrs	r2, r1
 800540c:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	4a2c      	ldr	r2, [pc, #176]	@ (80054c4 <UART_SetConfig+0x114>)
 8005414:	4293      	cmp	r3, r2
 8005416:	d103      	bne.n	8005420 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8005418:	f7ff fc74 	bl	8004d04 <HAL_RCC_GetPCLK2Freq>
 800541c:	60f8      	str	r0, [r7, #12]
 800541e:	e002      	b.n	8005426 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8005420:	f7ff fc5c 	bl	8004cdc <HAL_RCC_GetPCLK1Freq>
 8005424:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005426:	68fa      	ldr	r2, [r7, #12]
 8005428:	4613      	mov	r3, r2
 800542a:	009b      	lsls	r3, r3, #2
 800542c:	4413      	add	r3, r2
 800542e:	009a      	lsls	r2, r3, #2
 8005430:	441a      	add	r2, r3
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	685b      	ldr	r3, [r3, #4]
 8005436:	009b      	lsls	r3, r3, #2
 8005438:	fbb2 f3f3 	udiv	r3, r2, r3
 800543c:	4a22      	ldr	r2, [pc, #136]	@ (80054c8 <UART_SetConfig+0x118>)
 800543e:	fba2 2303 	umull	r2, r3, r2, r3
 8005442:	095b      	lsrs	r3, r3, #5
 8005444:	0119      	lsls	r1, r3, #4
 8005446:	68fa      	ldr	r2, [r7, #12]
 8005448:	4613      	mov	r3, r2
 800544a:	009b      	lsls	r3, r3, #2
 800544c:	4413      	add	r3, r2
 800544e:	009a      	lsls	r2, r3, #2
 8005450:	441a      	add	r2, r3
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	685b      	ldr	r3, [r3, #4]
 8005456:	009b      	lsls	r3, r3, #2
 8005458:	fbb2 f2f3 	udiv	r2, r2, r3
 800545c:	4b1a      	ldr	r3, [pc, #104]	@ (80054c8 <UART_SetConfig+0x118>)
 800545e:	fba3 0302 	umull	r0, r3, r3, r2
 8005462:	095b      	lsrs	r3, r3, #5
 8005464:	2064      	movs	r0, #100	@ 0x64
 8005466:	fb00 f303 	mul.w	r3, r0, r3
 800546a:	1ad3      	subs	r3, r2, r3
 800546c:	011b      	lsls	r3, r3, #4
 800546e:	3332      	adds	r3, #50	@ 0x32
 8005470:	4a15      	ldr	r2, [pc, #84]	@ (80054c8 <UART_SetConfig+0x118>)
 8005472:	fba2 2303 	umull	r2, r3, r2, r3
 8005476:	095b      	lsrs	r3, r3, #5
 8005478:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800547c:	4419      	add	r1, r3
 800547e:	68fa      	ldr	r2, [r7, #12]
 8005480:	4613      	mov	r3, r2
 8005482:	009b      	lsls	r3, r3, #2
 8005484:	4413      	add	r3, r2
 8005486:	009a      	lsls	r2, r3, #2
 8005488:	441a      	add	r2, r3
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	685b      	ldr	r3, [r3, #4]
 800548e:	009b      	lsls	r3, r3, #2
 8005490:	fbb2 f2f3 	udiv	r2, r2, r3
 8005494:	4b0c      	ldr	r3, [pc, #48]	@ (80054c8 <UART_SetConfig+0x118>)
 8005496:	fba3 0302 	umull	r0, r3, r3, r2
 800549a:	095b      	lsrs	r3, r3, #5
 800549c:	2064      	movs	r0, #100	@ 0x64
 800549e:	fb00 f303 	mul.w	r3, r0, r3
 80054a2:	1ad3      	subs	r3, r2, r3
 80054a4:	011b      	lsls	r3, r3, #4
 80054a6:	3332      	adds	r3, #50	@ 0x32
 80054a8:	4a07      	ldr	r2, [pc, #28]	@ (80054c8 <UART_SetConfig+0x118>)
 80054aa:	fba2 2303 	umull	r2, r3, r2, r3
 80054ae:	095b      	lsrs	r3, r3, #5
 80054b0:	f003 020f 	and.w	r2, r3, #15
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	440a      	add	r2, r1
 80054ba:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80054bc:	bf00      	nop
 80054be:	3710      	adds	r7, #16
 80054c0:	46bd      	mov	sp, r7
 80054c2:	bd80      	pop	{r7, pc}
 80054c4:	40013800 	.word	0x40013800
 80054c8:	51eb851f 	.word	0x51eb851f

080054cc <__cvt>:
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80054d2:	461d      	mov	r5, r3
 80054d4:	bfbb      	ittet	lt
 80054d6:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 80054da:	461d      	movlt	r5, r3
 80054dc:	2300      	movge	r3, #0
 80054de:	232d      	movlt	r3, #45	@ 0x2d
 80054e0:	b088      	sub	sp, #32
 80054e2:	4614      	mov	r4, r2
 80054e4:	bfb8      	it	lt
 80054e6:	4614      	movlt	r4, r2
 80054e8:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80054ea:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 80054ec:	7013      	strb	r3, [r2, #0]
 80054ee:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80054f0:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 80054f4:	f023 0820 	bic.w	r8, r3, #32
 80054f8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80054fc:	d005      	beq.n	800550a <__cvt+0x3e>
 80054fe:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8005502:	d100      	bne.n	8005506 <__cvt+0x3a>
 8005504:	3601      	adds	r6, #1
 8005506:	2302      	movs	r3, #2
 8005508:	e000      	b.n	800550c <__cvt+0x40>
 800550a:	2303      	movs	r3, #3
 800550c:	aa07      	add	r2, sp, #28
 800550e:	9204      	str	r2, [sp, #16]
 8005510:	aa06      	add	r2, sp, #24
 8005512:	e9cd a202 	strd	sl, r2, [sp, #8]
 8005516:	e9cd 3600 	strd	r3, r6, [sp]
 800551a:	4622      	mov	r2, r4
 800551c:	462b      	mov	r3, r5
 800551e:	f001 f88f 	bl	8006640 <_dtoa_r>
 8005522:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8005526:	4607      	mov	r7, r0
 8005528:	d119      	bne.n	800555e <__cvt+0x92>
 800552a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800552c:	07db      	lsls	r3, r3, #31
 800552e:	d50e      	bpl.n	800554e <__cvt+0x82>
 8005530:	eb00 0906 	add.w	r9, r0, r6
 8005534:	2200      	movs	r2, #0
 8005536:	2300      	movs	r3, #0
 8005538:	4620      	mov	r0, r4
 800553a:	4629      	mov	r1, r5
 800553c:	f7fb faa0 	bl	8000a80 <__aeabi_dcmpeq>
 8005540:	b108      	cbz	r0, 8005546 <__cvt+0x7a>
 8005542:	f8cd 901c 	str.w	r9, [sp, #28]
 8005546:	2230      	movs	r2, #48	@ 0x30
 8005548:	9b07      	ldr	r3, [sp, #28]
 800554a:	454b      	cmp	r3, r9
 800554c:	d31e      	bcc.n	800558c <__cvt+0xc0>
 800554e:	4638      	mov	r0, r7
 8005550:	9b07      	ldr	r3, [sp, #28]
 8005552:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8005554:	1bdb      	subs	r3, r3, r7
 8005556:	6013      	str	r3, [r2, #0]
 8005558:	b008      	add	sp, #32
 800555a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800555e:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005562:	eb00 0906 	add.w	r9, r0, r6
 8005566:	d1e5      	bne.n	8005534 <__cvt+0x68>
 8005568:	7803      	ldrb	r3, [r0, #0]
 800556a:	2b30      	cmp	r3, #48	@ 0x30
 800556c:	d10a      	bne.n	8005584 <__cvt+0xb8>
 800556e:	2200      	movs	r2, #0
 8005570:	2300      	movs	r3, #0
 8005572:	4620      	mov	r0, r4
 8005574:	4629      	mov	r1, r5
 8005576:	f7fb fa83 	bl	8000a80 <__aeabi_dcmpeq>
 800557a:	b918      	cbnz	r0, 8005584 <__cvt+0xb8>
 800557c:	f1c6 0601 	rsb	r6, r6, #1
 8005580:	f8ca 6000 	str.w	r6, [sl]
 8005584:	f8da 3000 	ldr.w	r3, [sl]
 8005588:	4499      	add	r9, r3
 800558a:	e7d3      	b.n	8005534 <__cvt+0x68>
 800558c:	1c59      	adds	r1, r3, #1
 800558e:	9107      	str	r1, [sp, #28]
 8005590:	701a      	strb	r2, [r3, #0]
 8005592:	e7d9      	b.n	8005548 <__cvt+0x7c>

08005594 <__exponent>:
 8005594:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005596:	2900      	cmp	r1, #0
 8005598:	bfb6      	itet	lt
 800559a:	232d      	movlt	r3, #45	@ 0x2d
 800559c:	232b      	movge	r3, #43	@ 0x2b
 800559e:	4249      	neglt	r1, r1
 80055a0:	2909      	cmp	r1, #9
 80055a2:	7002      	strb	r2, [r0, #0]
 80055a4:	7043      	strb	r3, [r0, #1]
 80055a6:	dd29      	ble.n	80055fc <__exponent+0x68>
 80055a8:	f10d 0307 	add.w	r3, sp, #7
 80055ac:	461d      	mov	r5, r3
 80055ae:	270a      	movs	r7, #10
 80055b0:	fbb1 f6f7 	udiv	r6, r1, r7
 80055b4:	461a      	mov	r2, r3
 80055b6:	fb07 1416 	mls	r4, r7, r6, r1
 80055ba:	3430      	adds	r4, #48	@ 0x30
 80055bc:	f802 4c01 	strb.w	r4, [r2, #-1]
 80055c0:	460c      	mov	r4, r1
 80055c2:	2c63      	cmp	r4, #99	@ 0x63
 80055c4:	4631      	mov	r1, r6
 80055c6:	f103 33ff 	add.w	r3, r3, #4294967295
 80055ca:	dcf1      	bgt.n	80055b0 <__exponent+0x1c>
 80055cc:	3130      	adds	r1, #48	@ 0x30
 80055ce:	1e94      	subs	r4, r2, #2
 80055d0:	f803 1c01 	strb.w	r1, [r3, #-1]
 80055d4:	4623      	mov	r3, r4
 80055d6:	1c41      	adds	r1, r0, #1
 80055d8:	42ab      	cmp	r3, r5
 80055da:	d30a      	bcc.n	80055f2 <__exponent+0x5e>
 80055dc:	f10d 0309 	add.w	r3, sp, #9
 80055e0:	1a9b      	subs	r3, r3, r2
 80055e2:	42ac      	cmp	r4, r5
 80055e4:	bf88      	it	hi
 80055e6:	2300      	movhi	r3, #0
 80055e8:	3302      	adds	r3, #2
 80055ea:	4403      	add	r3, r0
 80055ec:	1a18      	subs	r0, r3, r0
 80055ee:	b003      	add	sp, #12
 80055f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80055f2:	f813 6b01 	ldrb.w	r6, [r3], #1
 80055f6:	f801 6f01 	strb.w	r6, [r1, #1]!
 80055fa:	e7ed      	b.n	80055d8 <__exponent+0x44>
 80055fc:	2330      	movs	r3, #48	@ 0x30
 80055fe:	3130      	adds	r1, #48	@ 0x30
 8005600:	7083      	strb	r3, [r0, #2]
 8005602:	70c1      	strb	r1, [r0, #3]
 8005604:	1d03      	adds	r3, r0, #4
 8005606:	e7f1      	b.n	80055ec <__exponent+0x58>

08005608 <_printf_float>:
 8005608:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800560c:	b091      	sub	sp, #68	@ 0x44
 800560e:	460c      	mov	r4, r1
 8005610:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 8005614:	4616      	mov	r6, r2
 8005616:	461f      	mov	r7, r3
 8005618:	4605      	mov	r5, r0
 800561a:	f000 fefd 	bl	8006418 <_localeconv_r>
 800561e:	6803      	ldr	r3, [r0, #0]
 8005620:	4618      	mov	r0, r3
 8005622:	9308      	str	r3, [sp, #32]
 8005624:	f7fa fe00 	bl	8000228 <strlen>
 8005628:	2300      	movs	r3, #0
 800562a:	930e      	str	r3, [sp, #56]	@ 0x38
 800562c:	f8d8 3000 	ldr.w	r3, [r8]
 8005630:	9009      	str	r0, [sp, #36]	@ 0x24
 8005632:	3307      	adds	r3, #7
 8005634:	f023 0307 	bic.w	r3, r3, #7
 8005638:	f103 0208 	add.w	r2, r3, #8
 800563c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8005640:	f8d4 b000 	ldr.w	fp, [r4]
 8005644:	f8c8 2000 	str.w	r2, [r8]
 8005648:	e9d3 8900 	ldrd	r8, r9, [r3]
 800564c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8005650:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005652:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8005656:	f04f 32ff 	mov.w	r2, #4294967295
 800565a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800565e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8005662:	4b9c      	ldr	r3, [pc, #624]	@ (80058d4 <_printf_float+0x2cc>)
 8005664:	f7fb fa3e 	bl	8000ae4 <__aeabi_dcmpun>
 8005668:	bb70      	cbnz	r0, 80056c8 <_printf_float+0xc0>
 800566a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800566e:	f04f 32ff 	mov.w	r2, #4294967295
 8005672:	4b98      	ldr	r3, [pc, #608]	@ (80058d4 <_printf_float+0x2cc>)
 8005674:	f7fb fa18 	bl	8000aa8 <__aeabi_dcmple>
 8005678:	bb30      	cbnz	r0, 80056c8 <_printf_float+0xc0>
 800567a:	2200      	movs	r2, #0
 800567c:	2300      	movs	r3, #0
 800567e:	4640      	mov	r0, r8
 8005680:	4649      	mov	r1, r9
 8005682:	f7fb fa07 	bl	8000a94 <__aeabi_dcmplt>
 8005686:	b110      	cbz	r0, 800568e <_printf_float+0x86>
 8005688:	232d      	movs	r3, #45	@ 0x2d
 800568a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800568e:	4a92      	ldr	r2, [pc, #584]	@ (80058d8 <_printf_float+0x2d0>)
 8005690:	4b92      	ldr	r3, [pc, #584]	@ (80058dc <_printf_float+0x2d4>)
 8005692:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8005696:	bf8c      	ite	hi
 8005698:	4690      	movhi	r8, r2
 800569a:	4698      	movls	r8, r3
 800569c:	2303      	movs	r3, #3
 800569e:	f04f 0900 	mov.w	r9, #0
 80056a2:	6123      	str	r3, [r4, #16]
 80056a4:	f02b 0304 	bic.w	r3, fp, #4
 80056a8:	6023      	str	r3, [r4, #0]
 80056aa:	4633      	mov	r3, r6
 80056ac:	4621      	mov	r1, r4
 80056ae:	4628      	mov	r0, r5
 80056b0:	9700      	str	r7, [sp, #0]
 80056b2:	aa0f      	add	r2, sp, #60	@ 0x3c
 80056b4:	f000 f9d4 	bl	8005a60 <_printf_common>
 80056b8:	3001      	adds	r0, #1
 80056ba:	f040 8090 	bne.w	80057de <_printf_float+0x1d6>
 80056be:	f04f 30ff 	mov.w	r0, #4294967295
 80056c2:	b011      	add	sp, #68	@ 0x44
 80056c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80056c8:	4642      	mov	r2, r8
 80056ca:	464b      	mov	r3, r9
 80056cc:	4640      	mov	r0, r8
 80056ce:	4649      	mov	r1, r9
 80056d0:	f7fb fa08 	bl	8000ae4 <__aeabi_dcmpun>
 80056d4:	b148      	cbz	r0, 80056ea <_printf_float+0xe2>
 80056d6:	464b      	mov	r3, r9
 80056d8:	2b00      	cmp	r3, #0
 80056da:	bfb8      	it	lt
 80056dc:	232d      	movlt	r3, #45	@ 0x2d
 80056de:	4a80      	ldr	r2, [pc, #512]	@ (80058e0 <_printf_float+0x2d8>)
 80056e0:	bfb8      	it	lt
 80056e2:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80056e6:	4b7f      	ldr	r3, [pc, #508]	@ (80058e4 <_printf_float+0x2dc>)
 80056e8:	e7d3      	b.n	8005692 <_printf_float+0x8a>
 80056ea:	6863      	ldr	r3, [r4, #4]
 80056ec:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 80056f0:	1c5a      	adds	r2, r3, #1
 80056f2:	d13f      	bne.n	8005774 <_printf_float+0x16c>
 80056f4:	2306      	movs	r3, #6
 80056f6:	6063      	str	r3, [r4, #4]
 80056f8:	2200      	movs	r2, #0
 80056fa:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 80056fe:	6023      	str	r3, [r4, #0]
 8005700:	9206      	str	r2, [sp, #24]
 8005702:	aa0e      	add	r2, sp, #56	@ 0x38
 8005704:	e9cd a204 	strd	sl, r2, [sp, #16]
 8005708:	aa0d      	add	r2, sp, #52	@ 0x34
 800570a:	9203      	str	r2, [sp, #12]
 800570c:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 8005710:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8005714:	6863      	ldr	r3, [r4, #4]
 8005716:	4642      	mov	r2, r8
 8005718:	9300      	str	r3, [sp, #0]
 800571a:	4628      	mov	r0, r5
 800571c:	464b      	mov	r3, r9
 800571e:	910a      	str	r1, [sp, #40]	@ 0x28
 8005720:	f7ff fed4 	bl	80054cc <__cvt>
 8005724:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005726:	4680      	mov	r8, r0
 8005728:	2947      	cmp	r1, #71	@ 0x47
 800572a:	990d      	ldr	r1, [sp, #52]	@ 0x34
 800572c:	d128      	bne.n	8005780 <_printf_float+0x178>
 800572e:	1cc8      	adds	r0, r1, #3
 8005730:	db02      	blt.n	8005738 <_printf_float+0x130>
 8005732:	6863      	ldr	r3, [r4, #4]
 8005734:	4299      	cmp	r1, r3
 8005736:	dd40      	ble.n	80057ba <_printf_float+0x1b2>
 8005738:	f1aa 0a02 	sub.w	sl, sl, #2
 800573c:	fa5f fa8a 	uxtb.w	sl, sl
 8005740:	4652      	mov	r2, sl
 8005742:	3901      	subs	r1, #1
 8005744:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8005748:	910d      	str	r1, [sp, #52]	@ 0x34
 800574a:	f7ff ff23 	bl	8005594 <__exponent>
 800574e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005750:	4681      	mov	r9, r0
 8005752:	1813      	adds	r3, r2, r0
 8005754:	2a01      	cmp	r2, #1
 8005756:	6123      	str	r3, [r4, #16]
 8005758:	dc02      	bgt.n	8005760 <_printf_float+0x158>
 800575a:	6822      	ldr	r2, [r4, #0]
 800575c:	07d2      	lsls	r2, r2, #31
 800575e:	d501      	bpl.n	8005764 <_printf_float+0x15c>
 8005760:	3301      	adds	r3, #1
 8005762:	6123      	str	r3, [r4, #16]
 8005764:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 8005768:	2b00      	cmp	r3, #0
 800576a:	d09e      	beq.n	80056aa <_printf_float+0xa2>
 800576c:	232d      	movs	r3, #45	@ 0x2d
 800576e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005772:	e79a      	b.n	80056aa <_printf_float+0xa2>
 8005774:	2947      	cmp	r1, #71	@ 0x47
 8005776:	d1bf      	bne.n	80056f8 <_printf_float+0xf0>
 8005778:	2b00      	cmp	r3, #0
 800577a:	d1bd      	bne.n	80056f8 <_printf_float+0xf0>
 800577c:	2301      	movs	r3, #1
 800577e:	e7ba      	b.n	80056f6 <_printf_float+0xee>
 8005780:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005784:	d9dc      	bls.n	8005740 <_printf_float+0x138>
 8005786:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800578a:	d118      	bne.n	80057be <_printf_float+0x1b6>
 800578c:	2900      	cmp	r1, #0
 800578e:	6863      	ldr	r3, [r4, #4]
 8005790:	dd0b      	ble.n	80057aa <_printf_float+0x1a2>
 8005792:	6121      	str	r1, [r4, #16]
 8005794:	b913      	cbnz	r3, 800579c <_printf_float+0x194>
 8005796:	6822      	ldr	r2, [r4, #0]
 8005798:	07d0      	lsls	r0, r2, #31
 800579a:	d502      	bpl.n	80057a2 <_printf_float+0x19a>
 800579c:	3301      	adds	r3, #1
 800579e:	440b      	add	r3, r1
 80057a0:	6123      	str	r3, [r4, #16]
 80057a2:	f04f 0900 	mov.w	r9, #0
 80057a6:	65a1      	str	r1, [r4, #88]	@ 0x58
 80057a8:	e7dc      	b.n	8005764 <_printf_float+0x15c>
 80057aa:	b913      	cbnz	r3, 80057b2 <_printf_float+0x1aa>
 80057ac:	6822      	ldr	r2, [r4, #0]
 80057ae:	07d2      	lsls	r2, r2, #31
 80057b0:	d501      	bpl.n	80057b6 <_printf_float+0x1ae>
 80057b2:	3302      	adds	r3, #2
 80057b4:	e7f4      	b.n	80057a0 <_printf_float+0x198>
 80057b6:	2301      	movs	r3, #1
 80057b8:	e7f2      	b.n	80057a0 <_printf_float+0x198>
 80057ba:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80057be:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80057c0:	4299      	cmp	r1, r3
 80057c2:	db05      	blt.n	80057d0 <_printf_float+0x1c8>
 80057c4:	6823      	ldr	r3, [r4, #0]
 80057c6:	6121      	str	r1, [r4, #16]
 80057c8:	07d8      	lsls	r0, r3, #31
 80057ca:	d5ea      	bpl.n	80057a2 <_printf_float+0x19a>
 80057cc:	1c4b      	adds	r3, r1, #1
 80057ce:	e7e7      	b.n	80057a0 <_printf_float+0x198>
 80057d0:	2900      	cmp	r1, #0
 80057d2:	bfcc      	ite	gt
 80057d4:	2201      	movgt	r2, #1
 80057d6:	f1c1 0202 	rsble	r2, r1, #2
 80057da:	4413      	add	r3, r2
 80057dc:	e7e0      	b.n	80057a0 <_printf_float+0x198>
 80057de:	6823      	ldr	r3, [r4, #0]
 80057e0:	055a      	lsls	r2, r3, #21
 80057e2:	d407      	bmi.n	80057f4 <_printf_float+0x1ec>
 80057e4:	6923      	ldr	r3, [r4, #16]
 80057e6:	4642      	mov	r2, r8
 80057e8:	4631      	mov	r1, r6
 80057ea:	4628      	mov	r0, r5
 80057ec:	47b8      	blx	r7
 80057ee:	3001      	adds	r0, #1
 80057f0:	d12b      	bne.n	800584a <_printf_float+0x242>
 80057f2:	e764      	b.n	80056be <_printf_float+0xb6>
 80057f4:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80057f8:	f240 80dc 	bls.w	80059b4 <_printf_float+0x3ac>
 80057fc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005800:	2200      	movs	r2, #0
 8005802:	2300      	movs	r3, #0
 8005804:	f7fb f93c 	bl	8000a80 <__aeabi_dcmpeq>
 8005808:	2800      	cmp	r0, #0
 800580a:	d033      	beq.n	8005874 <_printf_float+0x26c>
 800580c:	2301      	movs	r3, #1
 800580e:	4631      	mov	r1, r6
 8005810:	4628      	mov	r0, r5
 8005812:	4a35      	ldr	r2, [pc, #212]	@ (80058e8 <_printf_float+0x2e0>)
 8005814:	47b8      	blx	r7
 8005816:	3001      	adds	r0, #1
 8005818:	f43f af51 	beq.w	80056be <_printf_float+0xb6>
 800581c:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 8005820:	4543      	cmp	r3, r8
 8005822:	db02      	blt.n	800582a <_printf_float+0x222>
 8005824:	6823      	ldr	r3, [r4, #0]
 8005826:	07d8      	lsls	r0, r3, #31
 8005828:	d50f      	bpl.n	800584a <_printf_float+0x242>
 800582a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800582e:	4631      	mov	r1, r6
 8005830:	4628      	mov	r0, r5
 8005832:	47b8      	blx	r7
 8005834:	3001      	adds	r0, #1
 8005836:	f43f af42 	beq.w	80056be <_printf_float+0xb6>
 800583a:	f04f 0900 	mov.w	r9, #0
 800583e:	f108 38ff 	add.w	r8, r8, #4294967295
 8005842:	f104 0a1a 	add.w	sl, r4, #26
 8005846:	45c8      	cmp	r8, r9
 8005848:	dc09      	bgt.n	800585e <_printf_float+0x256>
 800584a:	6823      	ldr	r3, [r4, #0]
 800584c:	079b      	lsls	r3, r3, #30
 800584e:	f100 8102 	bmi.w	8005a56 <_printf_float+0x44e>
 8005852:	68e0      	ldr	r0, [r4, #12]
 8005854:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005856:	4298      	cmp	r0, r3
 8005858:	bfb8      	it	lt
 800585a:	4618      	movlt	r0, r3
 800585c:	e731      	b.n	80056c2 <_printf_float+0xba>
 800585e:	2301      	movs	r3, #1
 8005860:	4652      	mov	r2, sl
 8005862:	4631      	mov	r1, r6
 8005864:	4628      	mov	r0, r5
 8005866:	47b8      	blx	r7
 8005868:	3001      	adds	r0, #1
 800586a:	f43f af28 	beq.w	80056be <_printf_float+0xb6>
 800586e:	f109 0901 	add.w	r9, r9, #1
 8005872:	e7e8      	b.n	8005846 <_printf_float+0x23e>
 8005874:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005876:	2b00      	cmp	r3, #0
 8005878:	dc38      	bgt.n	80058ec <_printf_float+0x2e4>
 800587a:	2301      	movs	r3, #1
 800587c:	4631      	mov	r1, r6
 800587e:	4628      	mov	r0, r5
 8005880:	4a19      	ldr	r2, [pc, #100]	@ (80058e8 <_printf_float+0x2e0>)
 8005882:	47b8      	blx	r7
 8005884:	3001      	adds	r0, #1
 8005886:	f43f af1a 	beq.w	80056be <_printf_float+0xb6>
 800588a:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 800588e:	ea59 0303 	orrs.w	r3, r9, r3
 8005892:	d102      	bne.n	800589a <_printf_float+0x292>
 8005894:	6823      	ldr	r3, [r4, #0]
 8005896:	07d9      	lsls	r1, r3, #31
 8005898:	d5d7      	bpl.n	800584a <_printf_float+0x242>
 800589a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800589e:	4631      	mov	r1, r6
 80058a0:	4628      	mov	r0, r5
 80058a2:	47b8      	blx	r7
 80058a4:	3001      	adds	r0, #1
 80058a6:	f43f af0a 	beq.w	80056be <_printf_float+0xb6>
 80058aa:	f04f 0a00 	mov.w	sl, #0
 80058ae:	f104 0b1a 	add.w	fp, r4, #26
 80058b2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80058b4:	425b      	negs	r3, r3
 80058b6:	4553      	cmp	r3, sl
 80058b8:	dc01      	bgt.n	80058be <_printf_float+0x2b6>
 80058ba:	464b      	mov	r3, r9
 80058bc:	e793      	b.n	80057e6 <_printf_float+0x1de>
 80058be:	2301      	movs	r3, #1
 80058c0:	465a      	mov	r2, fp
 80058c2:	4631      	mov	r1, r6
 80058c4:	4628      	mov	r0, r5
 80058c6:	47b8      	blx	r7
 80058c8:	3001      	adds	r0, #1
 80058ca:	f43f aef8 	beq.w	80056be <_printf_float+0xb6>
 80058ce:	f10a 0a01 	add.w	sl, sl, #1
 80058d2:	e7ee      	b.n	80058b2 <_printf_float+0x2aa>
 80058d4:	7fefffff 	.word	0x7fefffff
 80058d8:	08009c72 	.word	0x08009c72
 80058dc:	08009c6e 	.word	0x08009c6e
 80058e0:	08009c7a 	.word	0x08009c7a
 80058e4:	08009c76 	.word	0x08009c76
 80058e8:	08009c7e 	.word	0x08009c7e
 80058ec:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80058ee:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 80058f2:	4553      	cmp	r3, sl
 80058f4:	bfa8      	it	ge
 80058f6:	4653      	movge	r3, sl
 80058f8:	2b00      	cmp	r3, #0
 80058fa:	4699      	mov	r9, r3
 80058fc:	dc36      	bgt.n	800596c <_printf_float+0x364>
 80058fe:	f04f 0b00 	mov.w	fp, #0
 8005902:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005906:	f104 021a 	add.w	r2, r4, #26
 800590a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800590c:	930a      	str	r3, [sp, #40]	@ 0x28
 800590e:	eba3 0309 	sub.w	r3, r3, r9
 8005912:	455b      	cmp	r3, fp
 8005914:	dc31      	bgt.n	800597a <_printf_float+0x372>
 8005916:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005918:	459a      	cmp	sl, r3
 800591a:	dc3a      	bgt.n	8005992 <_printf_float+0x38a>
 800591c:	6823      	ldr	r3, [r4, #0]
 800591e:	07da      	lsls	r2, r3, #31
 8005920:	d437      	bmi.n	8005992 <_printf_float+0x38a>
 8005922:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005924:	ebaa 0903 	sub.w	r9, sl, r3
 8005928:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800592a:	ebaa 0303 	sub.w	r3, sl, r3
 800592e:	4599      	cmp	r9, r3
 8005930:	bfa8      	it	ge
 8005932:	4699      	movge	r9, r3
 8005934:	f1b9 0f00 	cmp.w	r9, #0
 8005938:	dc33      	bgt.n	80059a2 <_printf_float+0x39a>
 800593a:	f04f 0800 	mov.w	r8, #0
 800593e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005942:	f104 0b1a 	add.w	fp, r4, #26
 8005946:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005948:	ebaa 0303 	sub.w	r3, sl, r3
 800594c:	eba3 0309 	sub.w	r3, r3, r9
 8005950:	4543      	cmp	r3, r8
 8005952:	f77f af7a 	ble.w	800584a <_printf_float+0x242>
 8005956:	2301      	movs	r3, #1
 8005958:	465a      	mov	r2, fp
 800595a:	4631      	mov	r1, r6
 800595c:	4628      	mov	r0, r5
 800595e:	47b8      	blx	r7
 8005960:	3001      	adds	r0, #1
 8005962:	f43f aeac 	beq.w	80056be <_printf_float+0xb6>
 8005966:	f108 0801 	add.w	r8, r8, #1
 800596a:	e7ec      	b.n	8005946 <_printf_float+0x33e>
 800596c:	4642      	mov	r2, r8
 800596e:	4631      	mov	r1, r6
 8005970:	4628      	mov	r0, r5
 8005972:	47b8      	blx	r7
 8005974:	3001      	adds	r0, #1
 8005976:	d1c2      	bne.n	80058fe <_printf_float+0x2f6>
 8005978:	e6a1      	b.n	80056be <_printf_float+0xb6>
 800597a:	2301      	movs	r3, #1
 800597c:	4631      	mov	r1, r6
 800597e:	4628      	mov	r0, r5
 8005980:	920a      	str	r2, [sp, #40]	@ 0x28
 8005982:	47b8      	blx	r7
 8005984:	3001      	adds	r0, #1
 8005986:	f43f ae9a 	beq.w	80056be <_printf_float+0xb6>
 800598a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800598c:	f10b 0b01 	add.w	fp, fp, #1
 8005990:	e7bb      	b.n	800590a <_printf_float+0x302>
 8005992:	4631      	mov	r1, r6
 8005994:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8005998:	4628      	mov	r0, r5
 800599a:	47b8      	blx	r7
 800599c:	3001      	adds	r0, #1
 800599e:	d1c0      	bne.n	8005922 <_printf_float+0x31a>
 80059a0:	e68d      	b.n	80056be <_printf_float+0xb6>
 80059a2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80059a4:	464b      	mov	r3, r9
 80059a6:	4631      	mov	r1, r6
 80059a8:	4628      	mov	r0, r5
 80059aa:	4442      	add	r2, r8
 80059ac:	47b8      	blx	r7
 80059ae:	3001      	adds	r0, #1
 80059b0:	d1c3      	bne.n	800593a <_printf_float+0x332>
 80059b2:	e684      	b.n	80056be <_printf_float+0xb6>
 80059b4:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 80059b8:	f1ba 0f01 	cmp.w	sl, #1
 80059bc:	dc01      	bgt.n	80059c2 <_printf_float+0x3ba>
 80059be:	07db      	lsls	r3, r3, #31
 80059c0:	d536      	bpl.n	8005a30 <_printf_float+0x428>
 80059c2:	2301      	movs	r3, #1
 80059c4:	4642      	mov	r2, r8
 80059c6:	4631      	mov	r1, r6
 80059c8:	4628      	mov	r0, r5
 80059ca:	47b8      	blx	r7
 80059cc:	3001      	adds	r0, #1
 80059ce:	f43f ae76 	beq.w	80056be <_printf_float+0xb6>
 80059d2:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80059d6:	4631      	mov	r1, r6
 80059d8:	4628      	mov	r0, r5
 80059da:	47b8      	blx	r7
 80059dc:	3001      	adds	r0, #1
 80059de:	f43f ae6e 	beq.w	80056be <_printf_float+0xb6>
 80059e2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80059e6:	2200      	movs	r2, #0
 80059e8:	2300      	movs	r3, #0
 80059ea:	f10a 3aff 	add.w	sl, sl, #4294967295
 80059ee:	f7fb f847 	bl	8000a80 <__aeabi_dcmpeq>
 80059f2:	b9c0      	cbnz	r0, 8005a26 <_printf_float+0x41e>
 80059f4:	4653      	mov	r3, sl
 80059f6:	f108 0201 	add.w	r2, r8, #1
 80059fa:	4631      	mov	r1, r6
 80059fc:	4628      	mov	r0, r5
 80059fe:	47b8      	blx	r7
 8005a00:	3001      	adds	r0, #1
 8005a02:	d10c      	bne.n	8005a1e <_printf_float+0x416>
 8005a04:	e65b      	b.n	80056be <_printf_float+0xb6>
 8005a06:	2301      	movs	r3, #1
 8005a08:	465a      	mov	r2, fp
 8005a0a:	4631      	mov	r1, r6
 8005a0c:	4628      	mov	r0, r5
 8005a0e:	47b8      	blx	r7
 8005a10:	3001      	adds	r0, #1
 8005a12:	f43f ae54 	beq.w	80056be <_printf_float+0xb6>
 8005a16:	f108 0801 	add.w	r8, r8, #1
 8005a1a:	45d0      	cmp	r8, sl
 8005a1c:	dbf3      	blt.n	8005a06 <_printf_float+0x3fe>
 8005a1e:	464b      	mov	r3, r9
 8005a20:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8005a24:	e6e0      	b.n	80057e8 <_printf_float+0x1e0>
 8005a26:	f04f 0800 	mov.w	r8, #0
 8005a2a:	f104 0b1a 	add.w	fp, r4, #26
 8005a2e:	e7f4      	b.n	8005a1a <_printf_float+0x412>
 8005a30:	2301      	movs	r3, #1
 8005a32:	4642      	mov	r2, r8
 8005a34:	e7e1      	b.n	80059fa <_printf_float+0x3f2>
 8005a36:	2301      	movs	r3, #1
 8005a38:	464a      	mov	r2, r9
 8005a3a:	4631      	mov	r1, r6
 8005a3c:	4628      	mov	r0, r5
 8005a3e:	47b8      	blx	r7
 8005a40:	3001      	adds	r0, #1
 8005a42:	f43f ae3c 	beq.w	80056be <_printf_float+0xb6>
 8005a46:	f108 0801 	add.w	r8, r8, #1
 8005a4a:	68e3      	ldr	r3, [r4, #12]
 8005a4c:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8005a4e:	1a5b      	subs	r3, r3, r1
 8005a50:	4543      	cmp	r3, r8
 8005a52:	dcf0      	bgt.n	8005a36 <_printf_float+0x42e>
 8005a54:	e6fd      	b.n	8005852 <_printf_float+0x24a>
 8005a56:	f04f 0800 	mov.w	r8, #0
 8005a5a:	f104 0919 	add.w	r9, r4, #25
 8005a5e:	e7f4      	b.n	8005a4a <_printf_float+0x442>

08005a60 <_printf_common>:
 8005a60:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005a64:	4616      	mov	r6, r2
 8005a66:	4698      	mov	r8, r3
 8005a68:	688a      	ldr	r2, [r1, #8]
 8005a6a:	690b      	ldr	r3, [r1, #16]
 8005a6c:	4607      	mov	r7, r0
 8005a6e:	4293      	cmp	r3, r2
 8005a70:	bfb8      	it	lt
 8005a72:	4613      	movlt	r3, r2
 8005a74:	6033      	str	r3, [r6, #0]
 8005a76:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005a7a:	460c      	mov	r4, r1
 8005a7c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005a80:	b10a      	cbz	r2, 8005a86 <_printf_common+0x26>
 8005a82:	3301      	adds	r3, #1
 8005a84:	6033      	str	r3, [r6, #0]
 8005a86:	6823      	ldr	r3, [r4, #0]
 8005a88:	0699      	lsls	r1, r3, #26
 8005a8a:	bf42      	ittt	mi
 8005a8c:	6833      	ldrmi	r3, [r6, #0]
 8005a8e:	3302      	addmi	r3, #2
 8005a90:	6033      	strmi	r3, [r6, #0]
 8005a92:	6825      	ldr	r5, [r4, #0]
 8005a94:	f015 0506 	ands.w	r5, r5, #6
 8005a98:	d106      	bne.n	8005aa8 <_printf_common+0x48>
 8005a9a:	f104 0a19 	add.w	sl, r4, #25
 8005a9e:	68e3      	ldr	r3, [r4, #12]
 8005aa0:	6832      	ldr	r2, [r6, #0]
 8005aa2:	1a9b      	subs	r3, r3, r2
 8005aa4:	42ab      	cmp	r3, r5
 8005aa6:	dc2b      	bgt.n	8005b00 <_printf_common+0xa0>
 8005aa8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005aac:	6822      	ldr	r2, [r4, #0]
 8005aae:	3b00      	subs	r3, #0
 8005ab0:	bf18      	it	ne
 8005ab2:	2301      	movne	r3, #1
 8005ab4:	0692      	lsls	r2, r2, #26
 8005ab6:	d430      	bmi.n	8005b1a <_printf_common+0xba>
 8005ab8:	4641      	mov	r1, r8
 8005aba:	4638      	mov	r0, r7
 8005abc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005ac0:	47c8      	blx	r9
 8005ac2:	3001      	adds	r0, #1
 8005ac4:	d023      	beq.n	8005b0e <_printf_common+0xae>
 8005ac6:	6823      	ldr	r3, [r4, #0]
 8005ac8:	6922      	ldr	r2, [r4, #16]
 8005aca:	f003 0306 	and.w	r3, r3, #6
 8005ace:	2b04      	cmp	r3, #4
 8005ad0:	bf14      	ite	ne
 8005ad2:	2500      	movne	r5, #0
 8005ad4:	6833      	ldreq	r3, [r6, #0]
 8005ad6:	f04f 0600 	mov.w	r6, #0
 8005ada:	bf08      	it	eq
 8005adc:	68e5      	ldreq	r5, [r4, #12]
 8005ade:	f104 041a 	add.w	r4, r4, #26
 8005ae2:	bf08      	it	eq
 8005ae4:	1aed      	subeq	r5, r5, r3
 8005ae6:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8005aea:	bf08      	it	eq
 8005aec:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005af0:	4293      	cmp	r3, r2
 8005af2:	bfc4      	itt	gt
 8005af4:	1a9b      	subgt	r3, r3, r2
 8005af6:	18ed      	addgt	r5, r5, r3
 8005af8:	42b5      	cmp	r5, r6
 8005afa:	d11a      	bne.n	8005b32 <_printf_common+0xd2>
 8005afc:	2000      	movs	r0, #0
 8005afe:	e008      	b.n	8005b12 <_printf_common+0xb2>
 8005b00:	2301      	movs	r3, #1
 8005b02:	4652      	mov	r2, sl
 8005b04:	4641      	mov	r1, r8
 8005b06:	4638      	mov	r0, r7
 8005b08:	47c8      	blx	r9
 8005b0a:	3001      	adds	r0, #1
 8005b0c:	d103      	bne.n	8005b16 <_printf_common+0xb6>
 8005b0e:	f04f 30ff 	mov.w	r0, #4294967295
 8005b12:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005b16:	3501      	adds	r5, #1
 8005b18:	e7c1      	b.n	8005a9e <_printf_common+0x3e>
 8005b1a:	2030      	movs	r0, #48	@ 0x30
 8005b1c:	18e1      	adds	r1, r4, r3
 8005b1e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005b22:	1c5a      	adds	r2, r3, #1
 8005b24:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005b28:	4422      	add	r2, r4
 8005b2a:	3302      	adds	r3, #2
 8005b2c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005b30:	e7c2      	b.n	8005ab8 <_printf_common+0x58>
 8005b32:	2301      	movs	r3, #1
 8005b34:	4622      	mov	r2, r4
 8005b36:	4641      	mov	r1, r8
 8005b38:	4638      	mov	r0, r7
 8005b3a:	47c8      	blx	r9
 8005b3c:	3001      	adds	r0, #1
 8005b3e:	d0e6      	beq.n	8005b0e <_printf_common+0xae>
 8005b40:	3601      	adds	r6, #1
 8005b42:	e7d9      	b.n	8005af8 <_printf_common+0x98>

08005b44 <_printf_i>:
 8005b44:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005b48:	7e0f      	ldrb	r7, [r1, #24]
 8005b4a:	4691      	mov	r9, r2
 8005b4c:	2f78      	cmp	r7, #120	@ 0x78
 8005b4e:	4680      	mov	r8, r0
 8005b50:	460c      	mov	r4, r1
 8005b52:	469a      	mov	sl, r3
 8005b54:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005b56:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005b5a:	d807      	bhi.n	8005b6c <_printf_i+0x28>
 8005b5c:	2f62      	cmp	r7, #98	@ 0x62
 8005b5e:	d80a      	bhi.n	8005b76 <_printf_i+0x32>
 8005b60:	2f00      	cmp	r7, #0
 8005b62:	f000 80d1 	beq.w	8005d08 <_printf_i+0x1c4>
 8005b66:	2f58      	cmp	r7, #88	@ 0x58
 8005b68:	f000 80b8 	beq.w	8005cdc <_printf_i+0x198>
 8005b6c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005b70:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005b74:	e03a      	b.n	8005bec <_printf_i+0xa8>
 8005b76:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005b7a:	2b15      	cmp	r3, #21
 8005b7c:	d8f6      	bhi.n	8005b6c <_printf_i+0x28>
 8005b7e:	a101      	add	r1, pc, #4	@ (adr r1, 8005b84 <_printf_i+0x40>)
 8005b80:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005b84:	08005bdd 	.word	0x08005bdd
 8005b88:	08005bf1 	.word	0x08005bf1
 8005b8c:	08005b6d 	.word	0x08005b6d
 8005b90:	08005b6d 	.word	0x08005b6d
 8005b94:	08005b6d 	.word	0x08005b6d
 8005b98:	08005b6d 	.word	0x08005b6d
 8005b9c:	08005bf1 	.word	0x08005bf1
 8005ba0:	08005b6d 	.word	0x08005b6d
 8005ba4:	08005b6d 	.word	0x08005b6d
 8005ba8:	08005b6d 	.word	0x08005b6d
 8005bac:	08005b6d 	.word	0x08005b6d
 8005bb0:	08005cef 	.word	0x08005cef
 8005bb4:	08005c1b 	.word	0x08005c1b
 8005bb8:	08005ca9 	.word	0x08005ca9
 8005bbc:	08005b6d 	.word	0x08005b6d
 8005bc0:	08005b6d 	.word	0x08005b6d
 8005bc4:	08005d11 	.word	0x08005d11
 8005bc8:	08005b6d 	.word	0x08005b6d
 8005bcc:	08005c1b 	.word	0x08005c1b
 8005bd0:	08005b6d 	.word	0x08005b6d
 8005bd4:	08005b6d 	.word	0x08005b6d
 8005bd8:	08005cb1 	.word	0x08005cb1
 8005bdc:	6833      	ldr	r3, [r6, #0]
 8005bde:	1d1a      	adds	r2, r3, #4
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	6032      	str	r2, [r6, #0]
 8005be4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005be8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005bec:	2301      	movs	r3, #1
 8005bee:	e09c      	b.n	8005d2a <_printf_i+0x1e6>
 8005bf0:	6833      	ldr	r3, [r6, #0]
 8005bf2:	6820      	ldr	r0, [r4, #0]
 8005bf4:	1d19      	adds	r1, r3, #4
 8005bf6:	6031      	str	r1, [r6, #0]
 8005bf8:	0606      	lsls	r6, r0, #24
 8005bfa:	d501      	bpl.n	8005c00 <_printf_i+0xbc>
 8005bfc:	681d      	ldr	r5, [r3, #0]
 8005bfe:	e003      	b.n	8005c08 <_printf_i+0xc4>
 8005c00:	0645      	lsls	r5, r0, #25
 8005c02:	d5fb      	bpl.n	8005bfc <_printf_i+0xb8>
 8005c04:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005c08:	2d00      	cmp	r5, #0
 8005c0a:	da03      	bge.n	8005c14 <_printf_i+0xd0>
 8005c0c:	232d      	movs	r3, #45	@ 0x2d
 8005c0e:	426d      	negs	r5, r5
 8005c10:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005c14:	230a      	movs	r3, #10
 8005c16:	4858      	ldr	r0, [pc, #352]	@ (8005d78 <_printf_i+0x234>)
 8005c18:	e011      	b.n	8005c3e <_printf_i+0xfa>
 8005c1a:	6821      	ldr	r1, [r4, #0]
 8005c1c:	6833      	ldr	r3, [r6, #0]
 8005c1e:	0608      	lsls	r0, r1, #24
 8005c20:	f853 5b04 	ldr.w	r5, [r3], #4
 8005c24:	d402      	bmi.n	8005c2c <_printf_i+0xe8>
 8005c26:	0649      	lsls	r1, r1, #25
 8005c28:	bf48      	it	mi
 8005c2a:	b2ad      	uxthmi	r5, r5
 8005c2c:	2f6f      	cmp	r7, #111	@ 0x6f
 8005c2e:	6033      	str	r3, [r6, #0]
 8005c30:	bf14      	ite	ne
 8005c32:	230a      	movne	r3, #10
 8005c34:	2308      	moveq	r3, #8
 8005c36:	4850      	ldr	r0, [pc, #320]	@ (8005d78 <_printf_i+0x234>)
 8005c38:	2100      	movs	r1, #0
 8005c3a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005c3e:	6866      	ldr	r6, [r4, #4]
 8005c40:	2e00      	cmp	r6, #0
 8005c42:	60a6      	str	r6, [r4, #8]
 8005c44:	db05      	blt.n	8005c52 <_printf_i+0x10e>
 8005c46:	6821      	ldr	r1, [r4, #0]
 8005c48:	432e      	orrs	r6, r5
 8005c4a:	f021 0104 	bic.w	r1, r1, #4
 8005c4e:	6021      	str	r1, [r4, #0]
 8005c50:	d04b      	beq.n	8005cea <_printf_i+0x1a6>
 8005c52:	4616      	mov	r6, r2
 8005c54:	fbb5 f1f3 	udiv	r1, r5, r3
 8005c58:	fb03 5711 	mls	r7, r3, r1, r5
 8005c5c:	5dc7      	ldrb	r7, [r0, r7]
 8005c5e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005c62:	462f      	mov	r7, r5
 8005c64:	42bb      	cmp	r3, r7
 8005c66:	460d      	mov	r5, r1
 8005c68:	d9f4      	bls.n	8005c54 <_printf_i+0x110>
 8005c6a:	2b08      	cmp	r3, #8
 8005c6c:	d10b      	bne.n	8005c86 <_printf_i+0x142>
 8005c6e:	6823      	ldr	r3, [r4, #0]
 8005c70:	07df      	lsls	r7, r3, #31
 8005c72:	d508      	bpl.n	8005c86 <_printf_i+0x142>
 8005c74:	6923      	ldr	r3, [r4, #16]
 8005c76:	6861      	ldr	r1, [r4, #4]
 8005c78:	4299      	cmp	r1, r3
 8005c7a:	bfde      	ittt	le
 8005c7c:	2330      	movle	r3, #48	@ 0x30
 8005c7e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005c82:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005c86:	1b92      	subs	r2, r2, r6
 8005c88:	6122      	str	r2, [r4, #16]
 8005c8a:	464b      	mov	r3, r9
 8005c8c:	4621      	mov	r1, r4
 8005c8e:	4640      	mov	r0, r8
 8005c90:	f8cd a000 	str.w	sl, [sp]
 8005c94:	aa03      	add	r2, sp, #12
 8005c96:	f7ff fee3 	bl	8005a60 <_printf_common>
 8005c9a:	3001      	adds	r0, #1
 8005c9c:	d14a      	bne.n	8005d34 <_printf_i+0x1f0>
 8005c9e:	f04f 30ff 	mov.w	r0, #4294967295
 8005ca2:	b004      	add	sp, #16
 8005ca4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005ca8:	6823      	ldr	r3, [r4, #0]
 8005caa:	f043 0320 	orr.w	r3, r3, #32
 8005cae:	6023      	str	r3, [r4, #0]
 8005cb0:	2778      	movs	r7, #120	@ 0x78
 8005cb2:	4832      	ldr	r0, [pc, #200]	@ (8005d7c <_printf_i+0x238>)
 8005cb4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005cb8:	6823      	ldr	r3, [r4, #0]
 8005cba:	6831      	ldr	r1, [r6, #0]
 8005cbc:	061f      	lsls	r7, r3, #24
 8005cbe:	f851 5b04 	ldr.w	r5, [r1], #4
 8005cc2:	d402      	bmi.n	8005cca <_printf_i+0x186>
 8005cc4:	065f      	lsls	r7, r3, #25
 8005cc6:	bf48      	it	mi
 8005cc8:	b2ad      	uxthmi	r5, r5
 8005cca:	6031      	str	r1, [r6, #0]
 8005ccc:	07d9      	lsls	r1, r3, #31
 8005cce:	bf44      	itt	mi
 8005cd0:	f043 0320 	orrmi.w	r3, r3, #32
 8005cd4:	6023      	strmi	r3, [r4, #0]
 8005cd6:	b11d      	cbz	r5, 8005ce0 <_printf_i+0x19c>
 8005cd8:	2310      	movs	r3, #16
 8005cda:	e7ad      	b.n	8005c38 <_printf_i+0xf4>
 8005cdc:	4826      	ldr	r0, [pc, #152]	@ (8005d78 <_printf_i+0x234>)
 8005cde:	e7e9      	b.n	8005cb4 <_printf_i+0x170>
 8005ce0:	6823      	ldr	r3, [r4, #0]
 8005ce2:	f023 0320 	bic.w	r3, r3, #32
 8005ce6:	6023      	str	r3, [r4, #0]
 8005ce8:	e7f6      	b.n	8005cd8 <_printf_i+0x194>
 8005cea:	4616      	mov	r6, r2
 8005cec:	e7bd      	b.n	8005c6a <_printf_i+0x126>
 8005cee:	6833      	ldr	r3, [r6, #0]
 8005cf0:	6825      	ldr	r5, [r4, #0]
 8005cf2:	1d18      	adds	r0, r3, #4
 8005cf4:	6961      	ldr	r1, [r4, #20]
 8005cf6:	6030      	str	r0, [r6, #0]
 8005cf8:	062e      	lsls	r6, r5, #24
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	d501      	bpl.n	8005d02 <_printf_i+0x1be>
 8005cfe:	6019      	str	r1, [r3, #0]
 8005d00:	e002      	b.n	8005d08 <_printf_i+0x1c4>
 8005d02:	0668      	lsls	r0, r5, #25
 8005d04:	d5fb      	bpl.n	8005cfe <_printf_i+0x1ba>
 8005d06:	8019      	strh	r1, [r3, #0]
 8005d08:	2300      	movs	r3, #0
 8005d0a:	4616      	mov	r6, r2
 8005d0c:	6123      	str	r3, [r4, #16]
 8005d0e:	e7bc      	b.n	8005c8a <_printf_i+0x146>
 8005d10:	6833      	ldr	r3, [r6, #0]
 8005d12:	2100      	movs	r1, #0
 8005d14:	1d1a      	adds	r2, r3, #4
 8005d16:	6032      	str	r2, [r6, #0]
 8005d18:	681e      	ldr	r6, [r3, #0]
 8005d1a:	6862      	ldr	r2, [r4, #4]
 8005d1c:	4630      	mov	r0, r6
 8005d1e:	f000 fbf2 	bl	8006506 <memchr>
 8005d22:	b108      	cbz	r0, 8005d28 <_printf_i+0x1e4>
 8005d24:	1b80      	subs	r0, r0, r6
 8005d26:	6060      	str	r0, [r4, #4]
 8005d28:	6863      	ldr	r3, [r4, #4]
 8005d2a:	6123      	str	r3, [r4, #16]
 8005d2c:	2300      	movs	r3, #0
 8005d2e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005d32:	e7aa      	b.n	8005c8a <_printf_i+0x146>
 8005d34:	4632      	mov	r2, r6
 8005d36:	4649      	mov	r1, r9
 8005d38:	4640      	mov	r0, r8
 8005d3a:	6923      	ldr	r3, [r4, #16]
 8005d3c:	47d0      	blx	sl
 8005d3e:	3001      	adds	r0, #1
 8005d40:	d0ad      	beq.n	8005c9e <_printf_i+0x15a>
 8005d42:	6823      	ldr	r3, [r4, #0]
 8005d44:	079b      	lsls	r3, r3, #30
 8005d46:	d413      	bmi.n	8005d70 <_printf_i+0x22c>
 8005d48:	68e0      	ldr	r0, [r4, #12]
 8005d4a:	9b03      	ldr	r3, [sp, #12]
 8005d4c:	4298      	cmp	r0, r3
 8005d4e:	bfb8      	it	lt
 8005d50:	4618      	movlt	r0, r3
 8005d52:	e7a6      	b.n	8005ca2 <_printf_i+0x15e>
 8005d54:	2301      	movs	r3, #1
 8005d56:	4632      	mov	r2, r6
 8005d58:	4649      	mov	r1, r9
 8005d5a:	4640      	mov	r0, r8
 8005d5c:	47d0      	blx	sl
 8005d5e:	3001      	adds	r0, #1
 8005d60:	d09d      	beq.n	8005c9e <_printf_i+0x15a>
 8005d62:	3501      	adds	r5, #1
 8005d64:	68e3      	ldr	r3, [r4, #12]
 8005d66:	9903      	ldr	r1, [sp, #12]
 8005d68:	1a5b      	subs	r3, r3, r1
 8005d6a:	42ab      	cmp	r3, r5
 8005d6c:	dcf2      	bgt.n	8005d54 <_printf_i+0x210>
 8005d6e:	e7eb      	b.n	8005d48 <_printf_i+0x204>
 8005d70:	2500      	movs	r5, #0
 8005d72:	f104 0619 	add.w	r6, r4, #25
 8005d76:	e7f5      	b.n	8005d64 <_printf_i+0x220>
 8005d78:	08009c80 	.word	0x08009c80
 8005d7c:	08009c91 	.word	0x08009c91

08005d80 <_scanf_float>:
 8005d80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d84:	b087      	sub	sp, #28
 8005d86:	9303      	str	r3, [sp, #12]
 8005d88:	688b      	ldr	r3, [r1, #8]
 8005d8a:	4691      	mov	r9, r2
 8005d8c:	1e5a      	subs	r2, r3, #1
 8005d8e:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8005d92:	bf82      	ittt	hi
 8005d94:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8005d98:	eb03 0b05 	addhi.w	fp, r3, r5
 8005d9c:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8005da0:	460a      	mov	r2, r1
 8005da2:	f04f 0500 	mov.w	r5, #0
 8005da6:	bf88      	it	hi
 8005da8:	608b      	strhi	r3, [r1, #8]
 8005daa:	680b      	ldr	r3, [r1, #0]
 8005dac:	4680      	mov	r8, r0
 8005dae:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8005db2:	f842 3b1c 	str.w	r3, [r2], #28
 8005db6:	460c      	mov	r4, r1
 8005db8:	bf98      	it	ls
 8005dba:	f04f 0b00 	movls.w	fp, #0
 8005dbe:	4616      	mov	r6, r2
 8005dc0:	46aa      	mov	sl, r5
 8005dc2:	462f      	mov	r7, r5
 8005dc4:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8005dc8:	9201      	str	r2, [sp, #4]
 8005dca:	9502      	str	r5, [sp, #8]
 8005dcc:	68a2      	ldr	r2, [r4, #8]
 8005dce:	b15a      	cbz	r2, 8005de8 <_scanf_float+0x68>
 8005dd0:	f8d9 3000 	ldr.w	r3, [r9]
 8005dd4:	781b      	ldrb	r3, [r3, #0]
 8005dd6:	2b4e      	cmp	r3, #78	@ 0x4e
 8005dd8:	d862      	bhi.n	8005ea0 <_scanf_float+0x120>
 8005dda:	2b40      	cmp	r3, #64	@ 0x40
 8005ddc:	d83a      	bhi.n	8005e54 <_scanf_float+0xd4>
 8005dde:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8005de2:	b2c8      	uxtb	r0, r1
 8005de4:	280e      	cmp	r0, #14
 8005de6:	d938      	bls.n	8005e5a <_scanf_float+0xda>
 8005de8:	b11f      	cbz	r7, 8005df2 <_scanf_float+0x72>
 8005dea:	6823      	ldr	r3, [r4, #0]
 8005dec:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005df0:	6023      	str	r3, [r4, #0]
 8005df2:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005df6:	f1ba 0f01 	cmp.w	sl, #1
 8005dfa:	f200 8114 	bhi.w	8006026 <_scanf_float+0x2a6>
 8005dfe:	9b01      	ldr	r3, [sp, #4]
 8005e00:	429e      	cmp	r6, r3
 8005e02:	f200 8105 	bhi.w	8006010 <_scanf_float+0x290>
 8005e06:	2001      	movs	r0, #1
 8005e08:	b007      	add	sp, #28
 8005e0a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005e0e:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8005e12:	2a0d      	cmp	r2, #13
 8005e14:	d8e8      	bhi.n	8005de8 <_scanf_float+0x68>
 8005e16:	a101      	add	r1, pc, #4	@ (adr r1, 8005e1c <_scanf_float+0x9c>)
 8005e18:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8005e1c:	08005f65 	.word	0x08005f65
 8005e20:	08005de9 	.word	0x08005de9
 8005e24:	08005de9 	.word	0x08005de9
 8005e28:	08005de9 	.word	0x08005de9
 8005e2c:	08005fc1 	.word	0x08005fc1
 8005e30:	08005f9b 	.word	0x08005f9b
 8005e34:	08005de9 	.word	0x08005de9
 8005e38:	08005de9 	.word	0x08005de9
 8005e3c:	08005f73 	.word	0x08005f73
 8005e40:	08005de9 	.word	0x08005de9
 8005e44:	08005de9 	.word	0x08005de9
 8005e48:	08005de9 	.word	0x08005de9
 8005e4c:	08005de9 	.word	0x08005de9
 8005e50:	08005f2f 	.word	0x08005f2f
 8005e54:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8005e58:	e7db      	b.n	8005e12 <_scanf_float+0x92>
 8005e5a:	290e      	cmp	r1, #14
 8005e5c:	d8c4      	bhi.n	8005de8 <_scanf_float+0x68>
 8005e5e:	a001      	add	r0, pc, #4	@ (adr r0, 8005e64 <_scanf_float+0xe4>)
 8005e60:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8005e64:	08005f1f 	.word	0x08005f1f
 8005e68:	08005de9 	.word	0x08005de9
 8005e6c:	08005f1f 	.word	0x08005f1f
 8005e70:	08005faf 	.word	0x08005faf
 8005e74:	08005de9 	.word	0x08005de9
 8005e78:	08005ec1 	.word	0x08005ec1
 8005e7c:	08005f05 	.word	0x08005f05
 8005e80:	08005f05 	.word	0x08005f05
 8005e84:	08005f05 	.word	0x08005f05
 8005e88:	08005f05 	.word	0x08005f05
 8005e8c:	08005f05 	.word	0x08005f05
 8005e90:	08005f05 	.word	0x08005f05
 8005e94:	08005f05 	.word	0x08005f05
 8005e98:	08005f05 	.word	0x08005f05
 8005e9c:	08005f05 	.word	0x08005f05
 8005ea0:	2b6e      	cmp	r3, #110	@ 0x6e
 8005ea2:	d809      	bhi.n	8005eb8 <_scanf_float+0x138>
 8005ea4:	2b60      	cmp	r3, #96	@ 0x60
 8005ea6:	d8b2      	bhi.n	8005e0e <_scanf_float+0x8e>
 8005ea8:	2b54      	cmp	r3, #84	@ 0x54
 8005eaa:	d07b      	beq.n	8005fa4 <_scanf_float+0x224>
 8005eac:	2b59      	cmp	r3, #89	@ 0x59
 8005eae:	d19b      	bne.n	8005de8 <_scanf_float+0x68>
 8005eb0:	2d07      	cmp	r5, #7
 8005eb2:	d199      	bne.n	8005de8 <_scanf_float+0x68>
 8005eb4:	2508      	movs	r5, #8
 8005eb6:	e02f      	b.n	8005f18 <_scanf_float+0x198>
 8005eb8:	2b74      	cmp	r3, #116	@ 0x74
 8005eba:	d073      	beq.n	8005fa4 <_scanf_float+0x224>
 8005ebc:	2b79      	cmp	r3, #121	@ 0x79
 8005ebe:	e7f6      	b.n	8005eae <_scanf_float+0x12e>
 8005ec0:	6821      	ldr	r1, [r4, #0]
 8005ec2:	05c8      	lsls	r0, r1, #23
 8005ec4:	d51e      	bpl.n	8005f04 <_scanf_float+0x184>
 8005ec6:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8005eca:	6021      	str	r1, [r4, #0]
 8005ecc:	3701      	adds	r7, #1
 8005ece:	f1bb 0f00 	cmp.w	fp, #0
 8005ed2:	d003      	beq.n	8005edc <_scanf_float+0x15c>
 8005ed4:	3201      	adds	r2, #1
 8005ed6:	f10b 3bff 	add.w	fp, fp, #4294967295
 8005eda:	60a2      	str	r2, [r4, #8]
 8005edc:	68a3      	ldr	r3, [r4, #8]
 8005ede:	3b01      	subs	r3, #1
 8005ee0:	60a3      	str	r3, [r4, #8]
 8005ee2:	6923      	ldr	r3, [r4, #16]
 8005ee4:	3301      	adds	r3, #1
 8005ee6:	6123      	str	r3, [r4, #16]
 8005ee8:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8005eec:	3b01      	subs	r3, #1
 8005eee:	2b00      	cmp	r3, #0
 8005ef0:	f8c9 3004 	str.w	r3, [r9, #4]
 8005ef4:	f340 8083 	ble.w	8005ffe <_scanf_float+0x27e>
 8005ef8:	f8d9 3000 	ldr.w	r3, [r9]
 8005efc:	3301      	adds	r3, #1
 8005efe:	f8c9 3000 	str.w	r3, [r9]
 8005f02:	e763      	b.n	8005dcc <_scanf_float+0x4c>
 8005f04:	eb1a 0105 	adds.w	r1, sl, r5
 8005f08:	f47f af6e 	bne.w	8005de8 <_scanf_float+0x68>
 8005f0c:	460d      	mov	r5, r1
 8005f0e:	468a      	mov	sl, r1
 8005f10:	6822      	ldr	r2, [r4, #0]
 8005f12:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8005f16:	6022      	str	r2, [r4, #0]
 8005f18:	f806 3b01 	strb.w	r3, [r6], #1
 8005f1c:	e7de      	b.n	8005edc <_scanf_float+0x15c>
 8005f1e:	6822      	ldr	r2, [r4, #0]
 8005f20:	0610      	lsls	r0, r2, #24
 8005f22:	f57f af61 	bpl.w	8005de8 <_scanf_float+0x68>
 8005f26:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005f2a:	6022      	str	r2, [r4, #0]
 8005f2c:	e7f4      	b.n	8005f18 <_scanf_float+0x198>
 8005f2e:	f1ba 0f00 	cmp.w	sl, #0
 8005f32:	d10c      	bne.n	8005f4e <_scanf_float+0x1ce>
 8005f34:	b977      	cbnz	r7, 8005f54 <_scanf_float+0x1d4>
 8005f36:	6822      	ldr	r2, [r4, #0]
 8005f38:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8005f3c:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8005f40:	d108      	bne.n	8005f54 <_scanf_float+0x1d4>
 8005f42:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8005f46:	f04f 0a01 	mov.w	sl, #1
 8005f4a:	6022      	str	r2, [r4, #0]
 8005f4c:	e7e4      	b.n	8005f18 <_scanf_float+0x198>
 8005f4e:	f1ba 0f02 	cmp.w	sl, #2
 8005f52:	d051      	beq.n	8005ff8 <_scanf_float+0x278>
 8005f54:	2d01      	cmp	r5, #1
 8005f56:	d002      	beq.n	8005f5e <_scanf_float+0x1de>
 8005f58:	2d04      	cmp	r5, #4
 8005f5a:	f47f af45 	bne.w	8005de8 <_scanf_float+0x68>
 8005f5e:	3501      	adds	r5, #1
 8005f60:	b2ed      	uxtb	r5, r5
 8005f62:	e7d9      	b.n	8005f18 <_scanf_float+0x198>
 8005f64:	f1ba 0f01 	cmp.w	sl, #1
 8005f68:	f47f af3e 	bne.w	8005de8 <_scanf_float+0x68>
 8005f6c:	f04f 0a02 	mov.w	sl, #2
 8005f70:	e7d2      	b.n	8005f18 <_scanf_float+0x198>
 8005f72:	b975      	cbnz	r5, 8005f92 <_scanf_float+0x212>
 8005f74:	2f00      	cmp	r7, #0
 8005f76:	f47f af38 	bne.w	8005dea <_scanf_float+0x6a>
 8005f7a:	6822      	ldr	r2, [r4, #0]
 8005f7c:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8005f80:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8005f84:	f040 80ff 	bne.w	8006186 <_scanf_float+0x406>
 8005f88:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8005f8c:	2501      	movs	r5, #1
 8005f8e:	6022      	str	r2, [r4, #0]
 8005f90:	e7c2      	b.n	8005f18 <_scanf_float+0x198>
 8005f92:	2d03      	cmp	r5, #3
 8005f94:	d0e3      	beq.n	8005f5e <_scanf_float+0x1de>
 8005f96:	2d05      	cmp	r5, #5
 8005f98:	e7df      	b.n	8005f5a <_scanf_float+0x1da>
 8005f9a:	2d02      	cmp	r5, #2
 8005f9c:	f47f af24 	bne.w	8005de8 <_scanf_float+0x68>
 8005fa0:	2503      	movs	r5, #3
 8005fa2:	e7b9      	b.n	8005f18 <_scanf_float+0x198>
 8005fa4:	2d06      	cmp	r5, #6
 8005fa6:	f47f af1f 	bne.w	8005de8 <_scanf_float+0x68>
 8005faa:	2507      	movs	r5, #7
 8005fac:	e7b4      	b.n	8005f18 <_scanf_float+0x198>
 8005fae:	6822      	ldr	r2, [r4, #0]
 8005fb0:	0591      	lsls	r1, r2, #22
 8005fb2:	f57f af19 	bpl.w	8005de8 <_scanf_float+0x68>
 8005fb6:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8005fba:	6022      	str	r2, [r4, #0]
 8005fbc:	9702      	str	r7, [sp, #8]
 8005fbe:	e7ab      	b.n	8005f18 <_scanf_float+0x198>
 8005fc0:	6822      	ldr	r2, [r4, #0]
 8005fc2:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8005fc6:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8005fca:	d005      	beq.n	8005fd8 <_scanf_float+0x258>
 8005fcc:	0550      	lsls	r0, r2, #21
 8005fce:	f57f af0b 	bpl.w	8005de8 <_scanf_float+0x68>
 8005fd2:	2f00      	cmp	r7, #0
 8005fd4:	f000 80d7 	beq.w	8006186 <_scanf_float+0x406>
 8005fd8:	0591      	lsls	r1, r2, #22
 8005fda:	bf58      	it	pl
 8005fdc:	9902      	ldrpl	r1, [sp, #8]
 8005fde:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8005fe2:	bf58      	it	pl
 8005fe4:	1a79      	subpl	r1, r7, r1
 8005fe6:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8005fea:	f04f 0700 	mov.w	r7, #0
 8005fee:	bf58      	it	pl
 8005ff0:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8005ff4:	6022      	str	r2, [r4, #0]
 8005ff6:	e78f      	b.n	8005f18 <_scanf_float+0x198>
 8005ff8:	f04f 0a03 	mov.w	sl, #3
 8005ffc:	e78c      	b.n	8005f18 <_scanf_float+0x198>
 8005ffe:	4649      	mov	r1, r9
 8006000:	4640      	mov	r0, r8
 8006002:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8006006:	4798      	blx	r3
 8006008:	2800      	cmp	r0, #0
 800600a:	f43f aedf 	beq.w	8005dcc <_scanf_float+0x4c>
 800600e:	e6eb      	b.n	8005de8 <_scanf_float+0x68>
 8006010:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006014:	464a      	mov	r2, r9
 8006016:	4640      	mov	r0, r8
 8006018:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800601c:	4798      	blx	r3
 800601e:	6923      	ldr	r3, [r4, #16]
 8006020:	3b01      	subs	r3, #1
 8006022:	6123      	str	r3, [r4, #16]
 8006024:	e6eb      	b.n	8005dfe <_scanf_float+0x7e>
 8006026:	1e6b      	subs	r3, r5, #1
 8006028:	2b06      	cmp	r3, #6
 800602a:	d824      	bhi.n	8006076 <_scanf_float+0x2f6>
 800602c:	2d02      	cmp	r5, #2
 800602e:	d836      	bhi.n	800609e <_scanf_float+0x31e>
 8006030:	9b01      	ldr	r3, [sp, #4]
 8006032:	429e      	cmp	r6, r3
 8006034:	f67f aee7 	bls.w	8005e06 <_scanf_float+0x86>
 8006038:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800603c:	464a      	mov	r2, r9
 800603e:	4640      	mov	r0, r8
 8006040:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006044:	4798      	blx	r3
 8006046:	6923      	ldr	r3, [r4, #16]
 8006048:	3b01      	subs	r3, #1
 800604a:	6123      	str	r3, [r4, #16]
 800604c:	e7f0      	b.n	8006030 <_scanf_float+0x2b0>
 800604e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006052:	464a      	mov	r2, r9
 8006054:	4640      	mov	r0, r8
 8006056:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800605a:	4798      	blx	r3
 800605c:	6923      	ldr	r3, [r4, #16]
 800605e:	3b01      	subs	r3, #1
 8006060:	6123      	str	r3, [r4, #16]
 8006062:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006066:	fa5f fa8a 	uxtb.w	sl, sl
 800606a:	f1ba 0f02 	cmp.w	sl, #2
 800606e:	d1ee      	bne.n	800604e <_scanf_float+0x2ce>
 8006070:	3d03      	subs	r5, #3
 8006072:	b2ed      	uxtb	r5, r5
 8006074:	1b76      	subs	r6, r6, r5
 8006076:	6823      	ldr	r3, [r4, #0]
 8006078:	05da      	lsls	r2, r3, #23
 800607a:	d530      	bpl.n	80060de <_scanf_float+0x35e>
 800607c:	055b      	lsls	r3, r3, #21
 800607e:	d511      	bpl.n	80060a4 <_scanf_float+0x324>
 8006080:	9b01      	ldr	r3, [sp, #4]
 8006082:	429e      	cmp	r6, r3
 8006084:	f67f aebf 	bls.w	8005e06 <_scanf_float+0x86>
 8006088:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800608c:	464a      	mov	r2, r9
 800608e:	4640      	mov	r0, r8
 8006090:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006094:	4798      	blx	r3
 8006096:	6923      	ldr	r3, [r4, #16]
 8006098:	3b01      	subs	r3, #1
 800609a:	6123      	str	r3, [r4, #16]
 800609c:	e7f0      	b.n	8006080 <_scanf_float+0x300>
 800609e:	46aa      	mov	sl, r5
 80060a0:	46b3      	mov	fp, r6
 80060a2:	e7de      	b.n	8006062 <_scanf_float+0x2e2>
 80060a4:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 80060a8:	6923      	ldr	r3, [r4, #16]
 80060aa:	2965      	cmp	r1, #101	@ 0x65
 80060ac:	f103 33ff 	add.w	r3, r3, #4294967295
 80060b0:	f106 35ff 	add.w	r5, r6, #4294967295
 80060b4:	6123      	str	r3, [r4, #16]
 80060b6:	d00c      	beq.n	80060d2 <_scanf_float+0x352>
 80060b8:	2945      	cmp	r1, #69	@ 0x45
 80060ba:	d00a      	beq.n	80060d2 <_scanf_float+0x352>
 80060bc:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80060c0:	464a      	mov	r2, r9
 80060c2:	4640      	mov	r0, r8
 80060c4:	4798      	blx	r3
 80060c6:	6923      	ldr	r3, [r4, #16]
 80060c8:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 80060cc:	3b01      	subs	r3, #1
 80060ce:	1eb5      	subs	r5, r6, #2
 80060d0:	6123      	str	r3, [r4, #16]
 80060d2:	464a      	mov	r2, r9
 80060d4:	4640      	mov	r0, r8
 80060d6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80060da:	4798      	blx	r3
 80060dc:	462e      	mov	r6, r5
 80060de:	6822      	ldr	r2, [r4, #0]
 80060e0:	f012 0210 	ands.w	r2, r2, #16
 80060e4:	d001      	beq.n	80060ea <_scanf_float+0x36a>
 80060e6:	2000      	movs	r0, #0
 80060e8:	e68e      	b.n	8005e08 <_scanf_float+0x88>
 80060ea:	7032      	strb	r2, [r6, #0]
 80060ec:	6823      	ldr	r3, [r4, #0]
 80060ee:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80060f2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80060f6:	d125      	bne.n	8006144 <_scanf_float+0x3c4>
 80060f8:	9b02      	ldr	r3, [sp, #8]
 80060fa:	429f      	cmp	r7, r3
 80060fc:	d00a      	beq.n	8006114 <_scanf_float+0x394>
 80060fe:	1bda      	subs	r2, r3, r7
 8006100:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8006104:	429e      	cmp	r6, r3
 8006106:	bf28      	it	cs
 8006108:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800610c:	4630      	mov	r0, r6
 800610e:	491f      	ldr	r1, [pc, #124]	@ (800618c <_scanf_float+0x40c>)
 8006110:	f000 f914 	bl	800633c <siprintf>
 8006114:	2200      	movs	r2, #0
 8006116:	4640      	mov	r0, r8
 8006118:	9901      	ldr	r1, [sp, #4]
 800611a:	f002 fbfd 	bl	8008918 <_strtod_r>
 800611e:	9b03      	ldr	r3, [sp, #12]
 8006120:	6825      	ldr	r5, [r4, #0]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	f015 0f02 	tst.w	r5, #2
 8006128:	4606      	mov	r6, r0
 800612a:	460f      	mov	r7, r1
 800612c:	f103 0204 	add.w	r2, r3, #4
 8006130:	d015      	beq.n	800615e <_scanf_float+0x3de>
 8006132:	9903      	ldr	r1, [sp, #12]
 8006134:	600a      	str	r2, [r1, #0]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	e9c3 6700 	strd	r6, r7, [r3]
 800613c:	68e3      	ldr	r3, [r4, #12]
 800613e:	3301      	adds	r3, #1
 8006140:	60e3      	str	r3, [r4, #12]
 8006142:	e7d0      	b.n	80060e6 <_scanf_float+0x366>
 8006144:	9b04      	ldr	r3, [sp, #16]
 8006146:	2b00      	cmp	r3, #0
 8006148:	d0e4      	beq.n	8006114 <_scanf_float+0x394>
 800614a:	9905      	ldr	r1, [sp, #20]
 800614c:	230a      	movs	r3, #10
 800614e:	4640      	mov	r0, r8
 8006150:	3101      	adds	r1, #1
 8006152:	f002 fc61 	bl	8008a18 <_strtol_r>
 8006156:	9b04      	ldr	r3, [sp, #16]
 8006158:	9e05      	ldr	r6, [sp, #20]
 800615a:	1ac2      	subs	r2, r0, r3
 800615c:	e7d0      	b.n	8006100 <_scanf_float+0x380>
 800615e:	076d      	lsls	r5, r5, #29
 8006160:	d4e7      	bmi.n	8006132 <_scanf_float+0x3b2>
 8006162:	9d03      	ldr	r5, [sp, #12]
 8006164:	602a      	str	r2, [r5, #0]
 8006166:	681d      	ldr	r5, [r3, #0]
 8006168:	4602      	mov	r2, r0
 800616a:	460b      	mov	r3, r1
 800616c:	f7fa fcba 	bl	8000ae4 <__aeabi_dcmpun>
 8006170:	b120      	cbz	r0, 800617c <_scanf_float+0x3fc>
 8006172:	4807      	ldr	r0, [pc, #28]	@ (8006190 <_scanf_float+0x410>)
 8006174:	f000 f9d6 	bl	8006524 <nanf>
 8006178:	6028      	str	r0, [r5, #0]
 800617a:	e7df      	b.n	800613c <_scanf_float+0x3bc>
 800617c:	4630      	mov	r0, r6
 800617e:	4639      	mov	r1, r7
 8006180:	f7fa fd0e 	bl	8000ba0 <__aeabi_d2f>
 8006184:	e7f8      	b.n	8006178 <_scanf_float+0x3f8>
 8006186:	2700      	movs	r7, #0
 8006188:	e633      	b.n	8005df2 <_scanf_float+0x72>
 800618a:	bf00      	nop
 800618c:	08009ca2 	.word	0x08009ca2
 8006190:	08009de3 	.word	0x08009de3

08006194 <std>:
 8006194:	2300      	movs	r3, #0
 8006196:	b510      	push	{r4, lr}
 8006198:	4604      	mov	r4, r0
 800619a:	e9c0 3300 	strd	r3, r3, [r0]
 800619e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80061a2:	6083      	str	r3, [r0, #8]
 80061a4:	8181      	strh	r1, [r0, #12]
 80061a6:	6643      	str	r3, [r0, #100]	@ 0x64
 80061a8:	81c2      	strh	r2, [r0, #14]
 80061aa:	6183      	str	r3, [r0, #24]
 80061ac:	4619      	mov	r1, r3
 80061ae:	2208      	movs	r2, #8
 80061b0:	305c      	adds	r0, #92	@ 0x5c
 80061b2:	f000 f928 	bl	8006406 <memset>
 80061b6:	4b0d      	ldr	r3, [pc, #52]	@ (80061ec <std+0x58>)
 80061b8:	6224      	str	r4, [r4, #32]
 80061ba:	6263      	str	r3, [r4, #36]	@ 0x24
 80061bc:	4b0c      	ldr	r3, [pc, #48]	@ (80061f0 <std+0x5c>)
 80061be:	62a3      	str	r3, [r4, #40]	@ 0x28
 80061c0:	4b0c      	ldr	r3, [pc, #48]	@ (80061f4 <std+0x60>)
 80061c2:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80061c4:	4b0c      	ldr	r3, [pc, #48]	@ (80061f8 <std+0x64>)
 80061c6:	6323      	str	r3, [r4, #48]	@ 0x30
 80061c8:	4b0c      	ldr	r3, [pc, #48]	@ (80061fc <std+0x68>)
 80061ca:	429c      	cmp	r4, r3
 80061cc:	d006      	beq.n	80061dc <std+0x48>
 80061ce:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80061d2:	4294      	cmp	r4, r2
 80061d4:	d002      	beq.n	80061dc <std+0x48>
 80061d6:	33d0      	adds	r3, #208	@ 0xd0
 80061d8:	429c      	cmp	r4, r3
 80061da:	d105      	bne.n	80061e8 <std+0x54>
 80061dc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80061e0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80061e4:	f000 b98c 	b.w	8006500 <__retarget_lock_init_recursive>
 80061e8:	bd10      	pop	{r4, pc}
 80061ea:	bf00      	nop
 80061ec:	08006381 	.word	0x08006381
 80061f0:	080063a3 	.word	0x080063a3
 80061f4:	080063db 	.word	0x080063db
 80061f8:	080063ff 	.word	0x080063ff
 80061fc:	20000500 	.word	0x20000500

08006200 <stdio_exit_handler>:
 8006200:	4a02      	ldr	r2, [pc, #8]	@ (800620c <stdio_exit_handler+0xc>)
 8006202:	4903      	ldr	r1, [pc, #12]	@ (8006210 <stdio_exit_handler+0x10>)
 8006204:	4803      	ldr	r0, [pc, #12]	@ (8006214 <stdio_exit_handler+0x14>)
 8006206:	f000 b869 	b.w	80062dc <_fwalk_sglue>
 800620a:	bf00      	nop
 800620c:	2000000c 	.word	0x2000000c
 8006210:	0800904d 	.word	0x0800904d
 8006214:	2000001c 	.word	0x2000001c

08006218 <cleanup_stdio>:
 8006218:	6841      	ldr	r1, [r0, #4]
 800621a:	4b0c      	ldr	r3, [pc, #48]	@ (800624c <cleanup_stdio+0x34>)
 800621c:	b510      	push	{r4, lr}
 800621e:	4299      	cmp	r1, r3
 8006220:	4604      	mov	r4, r0
 8006222:	d001      	beq.n	8006228 <cleanup_stdio+0x10>
 8006224:	f002 ff12 	bl	800904c <_fflush_r>
 8006228:	68a1      	ldr	r1, [r4, #8]
 800622a:	4b09      	ldr	r3, [pc, #36]	@ (8006250 <cleanup_stdio+0x38>)
 800622c:	4299      	cmp	r1, r3
 800622e:	d002      	beq.n	8006236 <cleanup_stdio+0x1e>
 8006230:	4620      	mov	r0, r4
 8006232:	f002 ff0b 	bl	800904c <_fflush_r>
 8006236:	68e1      	ldr	r1, [r4, #12]
 8006238:	4b06      	ldr	r3, [pc, #24]	@ (8006254 <cleanup_stdio+0x3c>)
 800623a:	4299      	cmp	r1, r3
 800623c:	d004      	beq.n	8006248 <cleanup_stdio+0x30>
 800623e:	4620      	mov	r0, r4
 8006240:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006244:	f002 bf02 	b.w	800904c <_fflush_r>
 8006248:	bd10      	pop	{r4, pc}
 800624a:	bf00      	nop
 800624c:	20000500 	.word	0x20000500
 8006250:	20000568 	.word	0x20000568
 8006254:	200005d0 	.word	0x200005d0

08006258 <global_stdio_init.part.0>:
 8006258:	b510      	push	{r4, lr}
 800625a:	4b0b      	ldr	r3, [pc, #44]	@ (8006288 <global_stdio_init.part.0+0x30>)
 800625c:	4c0b      	ldr	r4, [pc, #44]	@ (800628c <global_stdio_init.part.0+0x34>)
 800625e:	4a0c      	ldr	r2, [pc, #48]	@ (8006290 <global_stdio_init.part.0+0x38>)
 8006260:	4620      	mov	r0, r4
 8006262:	601a      	str	r2, [r3, #0]
 8006264:	2104      	movs	r1, #4
 8006266:	2200      	movs	r2, #0
 8006268:	f7ff ff94 	bl	8006194 <std>
 800626c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006270:	2201      	movs	r2, #1
 8006272:	2109      	movs	r1, #9
 8006274:	f7ff ff8e 	bl	8006194 <std>
 8006278:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800627c:	2202      	movs	r2, #2
 800627e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006282:	2112      	movs	r1, #18
 8006284:	f7ff bf86 	b.w	8006194 <std>
 8006288:	20000638 	.word	0x20000638
 800628c:	20000500 	.word	0x20000500
 8006290:	08006201 	.word	0x08006201

08006294 <__sfp_lock_acquire>:
 8006294:	4801      	ldr	r0, [pc, #4]	@ (800629c <__sfp_lock_acquire+0x8>)
 8006296:	f000 b934 	b.w	8006502 <__retarget_lock_acquire_recursive>
 800629a:	bf00      	nop
 800629c:	20000641 	.word	0x20000641

080062a0 <__sfp_lock_release>:
 80062a0:	4801      	ldr	r0, [pc, #4]	@ (80062a8 <__sfp_lock_release+0x8>)
 80062a2:	f000 b92f 	b.w	8006504 <__retarget_lock_release_recursive>
 80062a6:	bf00      	nop
 80062a8:	20000641 	.word	0x20000641

080062ac <__sinit>:
 80062ac:	b510      	push	{r4, lr}
 80062ae:	4604      	mov	r4, r0
 80062b0:	f7ff fff0 	bl	8006294 <__sfp_lock_acquire>
 80062b4:	6a23      	ldr	r3, [r4, #32]
 80062b6:	b11b      	cbz	r3, 80062c0 <__sinit+0x14>
 80062b8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80062bc:	f7ff bff0 	b.w	80062a0 <__sfp_lock_release>
 80062c0:	4b04      	ldr	r3, [pc, #16]	@ (80062d4 <__sinit+0x28>)
 80062c2:	6223      	str	r3, [r4, #32]
 80062c4:	4b04      	ldr	r3, [pc, #16]	@ (80062d8 <__sinit+0x2c>)
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	2b00      	cmp	r3, #0
 80062ca:	d1f5      	bne.n	80062b8 <__sinit+0xc>
 80062cc:	f7ff ffc4 	bl	8006258 <global_stdio_init.part.0>
 80062d0:	e7f2      	b.n	80062b8 <__sinit+0xc>
 80062d2:	bf00      	nop
 80062d4:	08006219 	.word	0x08006219
 80062d8:	20000638 	.word	0x20000638

080062dc <_fwalk_sglue>:
 80062dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80062e0:	4607      	mov	r7, r0
 80062e2:	4688      	mov	r8, r1
 80062e4:	4614      	mov	r4, r2
 80062e6:	2600      	movs	r6, #0
 80062e8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80062ec:	f1b9 0901 	subs.w	r9, r9, #1
 80062f0:	d505      	bpl.n	80062fe <_fwalk_sglue+0x22>
 80062f2:	6824      	ldr	r4, [r4, #0]
 80062f4:	2c00      	cmp	r4, #0
 80062f6:	d1f7      	bne.n	80062e8 <_fwalk_sglue+0xc>
 80062f8:	4630      	mov	r0, r6
 80062fa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80062fe:	89ab      	ldrh	r3, [r5, #12]
 8006300:	2b01      	cmp	r3, #1
 8006302:	d907      	bls.n	8006314 <_fwalk_sglue+0x38>
 8006304:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006308:	3301      	adds	r3, #1
 800630a:	d003      	beq.n	8006314 <_fwalk_sglue+0x38>
 800630c:	4629      	mov	r1, r5
 800630e:	4638      	mov	r0, r7
 8006310:	47c0      	blx	r8
 8006312:	4306      	orrs	r6, r0
 8006314:	3568      	adds	r5, #104	@ 0x68
 8006316:	e7e9      	b.n	80062ec <_fwalk_sglue+0x10>

08006318 <iprintf>:
 8006318:	b40f      	push	{r0, r1, r2, r3}
 800631a:	b507      	push	{r0, r1, r2, lr}
 800631c:	4906      	ldr	r1, [pc, #24]	@ (8006338 <iprintf+0x20>)
 800631e:	ab04      	add	r3, sp, #16
 8006320:	6808      	ldr	r0, [r1, #0]
 8006322:	f853 2b04 	ldr.w	r2, [r3], #4
 8006326:	6881      	ldr	r1, [r0, #8]
 8006328:	9301      	str	r3, [sp, #4]
 800632a:	f002 fcf7 	bl	8008d1c <_vfiprintf_r>
 800632e:	b003      	add	sp, #12
 8006330:	f85d eb04 	ldr.w	lr, [sp], #4
 8006334:	b004      	add	sp, #16
 8006336:	4770      	bx	lr
 8006338:	20000018 	.word	0x20000018

0800633c <siprintf>:
 800633c:	b40e      	push	{r1, r2, r3}
 800633e:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8006342:	b510      	push	{r4, lr}
 8006344:	2400      	movs	r4, #0
 8006346:	b09d      	sub	sp, #116	@ 0x74
 8006348:	ab1f      	add	r3, sp, #124	@ 0x7c
 800634a:	9002      	str	r0, [sp, #8]
 800634c:	9006      	str	r0, [sp, #24]
 800634e:	9107      	str	r1, [sp, #28]
 8006350:	9104      	str	r1, [sp, #16]
 8006352:	4809      	ldr	r0, [pc, #36]	@ (8006378 <siprintf+0x3c>)
 8006354:	4909      	ldr	r1, [pc, #36]	@ (800637c <siprintf+0x40>)
 8006356:	f853 2b04 	ldr.w	r2, [r3], #4
 800635a:	9105      	str	r1, [sp, #20]
 800635c:	6800      	ldr	r0, [r0, #0]
 800635e:	a902      	add	r1, sp, #8
 8006360:	9301      	str	r3, [sp, #4]
 8006362:	941b      	str	r4, [sp, #108]	@ 0x6c
 8006364:	f002 fbb6 	bl	8008ad4 <_svfiprintf_r>
 8006368:	9b02      	ldr	r3, [sp, #8]
 800636a:	701c      	strb	r4, [r3, #0]
 800636c:	b01d      	add	sp, #116	@ 0x74
 800636e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006372:	b003      	add	sp, #12
 8006374:	4770      	bx	lr
 8006376:	bf00      	nop
 8006378:	20000018 	.word	0x20000018
 800637c:	ffff0208 	.word	0xffff0208

08006380 <__sread>:
 8006380:	b510      	push	{r4, lr}
 8006382:	460c      	mov	r4, r1
 8006384:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006388:	f000 f86c 	bl	8006464 <_read_r>
 800638c:	2800      	cmp	r0, #0
 800638e:	bfab      	itete	ge
 8006390:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8006392:	89a3      	ldrhlt	r3, [r4, #12]
 8006394:	181b      	addge	r3, r3, r0
 8006396:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800639a:	bfac      	ite	ge
 800639c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800639e:	81a3      	strhlt	r3, [r4, #12]
 80063a0:	bd10      	pop	{r4, pc}

080063a2 <__swrite>:
 80063a2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80063a6:	461f      	mov	r7, r3
 80063a8:	898b      	ldrh	r3, [r1, #12]
 80063aa:	4605      	mov	r5, r0
 80063ac:	05db      	lsls	r3, r3, #23
 80063ae:	460c      	mov	r4, r1
 80063b0:	4616      	mov	r6, r2
 80063b2:	d505      	bpl.n	80063c0 <__swrite+0x1e>
 80063b4:	2302      	movs	r3, #2
 80063b6:	2200      	movs	r2, #0
 80063b8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80063bc:	f000 f840 	bl	8006440 <_lseek_r>
 80063c0:	89a3      	ldrh	r3, [r4, #12]
 80063c2:	4632      	mov	r2, r6
 80063c4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80063c8:	81a3      	strh	r3, [r4, #12]
 80063ca:	4628      	mov	r0, r5
 80063cc:	463b      	mov	r3, r7
 80063ce:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80063d2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80063d6:	f000 b857 	b.w	8006488 <_write_r>

080063da <__sseek>:
 80063da:	b510      	push	{r4, lr}
 80063dc:	460c      	mov	r4, r1
 80063de:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80063e2:	f000 f82d 	bl	8006440 <_lseek_r>
 80063e6:	1c43      	adds	r3, r0, #1
 80063e8:	89a3      	ldrh	r3, [r4, #12]
 80063ea:	bf15      	itete	ne
 80063ec:	6560      	strne	r0, [r4, #84]	@ 0x54
 80063ee:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80063f2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80063f6:	81a3      	strheq	r3, [r4, #12]
 80063f8:	bf18      	it	ne
 80063fa:	81a3      	strhne	r3, [r4, #12]
 80063fc:	bd10      	pop	{r4, pc}

080063fe <__sclose>:
 80063fe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006402:	f000 b80d 	b.w	8006420 <_close_r>

08006406 <memset>:
 8006406:	4603      	mov	r3, r0
 8006408:	4402      	add	r2, r0
 800640a:	4293      	cmp	r3, r2
 800640c:	d100      	bne.n	8006410 <memset+0xa>
 800640e:	4770      	bx	lr
 8006410:	f803 1b01 	strb.w	r1, [r3], #1
 8006414:	e7f9      	b.n	800640a <memset+0x4>
	...

08006418 <_localeconv_r>:
 8006418:	4800      	ldr	r0, [pc, #0]	@ (800641c <_localeconv_r+0x4>)
 800641a:	4770      	bx	lr
 800641c:	20000158 	.word	0x20000158

08006420 <_close_r>:
 8006420:	b538      	push	{r3, r4, r5, lr}
 8006422:	2300      	movs	r3, #0
 8006424:	4d05      	ldr	r5, [pc, #20]	@ (800643c <_close_r+0x1c>)
 8006426:	4604      	mov	r4, r0
 8006428:	4608      	mov	r0, r1
 800642a:	602b      	str	r3, [r5, #0]
 800642c:	f7fb fab9 	bl	80019a2 <_close>
 8006430:	1c43      	adds	r3, r0, #1
 8006432:	d102      	bne.n	800643a <_close_r+0x1a>
 8006434:	682b      	ldr	r3, [r5, #0]
 8006436:	b103      	cbz	r3, 800643a <_close_r+0x1a>
 8006438:	6023      	str	r3, [r4, #0]
 800643a:	bd38      	pop	{r3, r4, r5, pc}
 800643c:	2000063c 	.word	0x2000063c

08006440 <_lseek_r>:
 8006440:	b538      	push	{r3, r4, r5, lr}
 8006442:	4604      	mov	r4, r0
 8006444:	4608      	mov	r0, r1
 8006446:	4611      	mov	r1, r2
 8006448:	2200      	movs	r2, #0
 800644a:	4d05      	ldr	r5, [pc, #20]	@ (8006460 <_lseek_r+0x20>)
 800644c:	602a      	str	r2, [r5, #0]
 800644e:	461a      	mov	r2, r3
 8006450:	f7fb facb 	bl	80019ea <_lseek>
 8006454:	1c43      	adds	r3, r0, #1
 8006456:	d102      	bne.n	800645e <_lseek_r+0x1e>
 8006458:	682b      	ldr	r3, [r5, #0]
 800645a:	b103      	cbz	r3, 800645e <_lseek_r+0x1e>
 800645c:	6023      	str	r3, [r4, #0]
 800645e:	bd38      	pop	{r3, r4, r5, pc}
 8006460:	2000063c 	.word	0x2000063c

08006464 <_read_r>:
 8006464:	b538      	push	{r3, r4, r5, lr}
 8006466:	4604      	mov	r4, r0
 8006468:	4608      	mov	r0, r1
 800646a:	4611      	mov	r1, r2
 800646c:	2200      	movs	r2, #0
 800646e:	4d05      	ldr	r5, [pc, #20]	@ (8006484 <_read_r+0x20>)
 8006470:	602a      	str	r2, [r5, #0]
 8006472:	461a      	mov	r2, r3
 8006474:	f7fb fa78 	bl	8001968 <_read>
 8006478:	1c43      	adds	r3, r0, #1
 800647a:	d102      	bne.n	8006482 <_read_r+0x1e>
 800647c:	682b      	ldr	r3, [r5, #0]
 800647e:	b103      	cbz	r3, 8006482 <_read_r+0x1e>
 8006480:	6023      	str	r3, [r4, #0]
 8006482:	bd38      	pop	{r3, r4, r5, pc}
 8006484:	2000063c 	.word	0x2000063c

08006488 <_write_r>:
 8006488:	b538      	push	{r3, r4, r5, lr}
 800648a:	4604      	mov	r4, r0
 800648c:	4608      	mov	r0, r1
 800648e:	4611      	mov	r1, r2
 8006490:	2200      	movs	r2, #0
 8006492:	4d05      	ldr	r5, [pc, #20]	@ (80064a8 <_write_r+0x20>)
 8006494:	602a      	str	r2, [r5, #0]
 8006496:	461a      	mov	r2, r3
 8006498:	f7fb fb78 	bl	8001b8c <_write>
 800649c:	1c43      	adds	r3, r0, #1
 800649e:	d102      	bne.n	80064a6 <_write_r+0x1e>
 80064a0:	682b      	ldr	r3, [r5, #0]
 80064a2:	b103      	cbz	r3, 80064a6 <_write_r+0x1e>
 80064a4:	6023      	str	r3, [r4, #0]
 80064a6:	bd38      	pop	{r3, r4, r5, pc}
 80064a8:	2000063c 	.word	0x2000063c

080064ac <__errno>:
 80064ac:	4b01      	ldr	r3, [pc, #4]	@ (80064b4 <__errno+0x8>)
 80064ae:	6818      	ldr	r0, [r3, #0]
 80064b0:	4770      	bx	lr
 80064b2:	bf00      	nop
 80064b4:	20000018 	.word	0x20000018

080064b8 <__libc_init_array>:
 80064b8:	b570      	push	{r4, r5, r6, lr}
 80064ba:	2600      	movs	r6, #0
 80064bc:	4d0c      	ldr	r5, [pc, #48]	@ (80064f0 <__libc_init_array+0x38>)
 80064be:	4c0d      	ldr	r4, [pc, #52]	@ (80064f4 <__libc_init_array+0x3c>)
 80064c0:	1b64      	subs	r4, r4, r5
 80064c2:	10a4      	asrs	r4, r4, #2
 80064c4:	42a6      	cmp	r6, r4
 80064c6:	d109      	bne.n	80064dc <__libc_init_array+0x24>
 80064c8:	f003 fb6e 	bl	8009ba8 <_init>
 80064cc:	2600      	movs	r6, #0
 80064ce:	4d0a      	ldr	r5, [pc, #40]	@ (80064f8 <__libc_init_array+0x40>)
 80064d0:	4c0a      	ldr	r4, [pc, #40]	@ (80064fc <__libc_init_array+0x44>)
 80064d2:	1b64      	subs	r4, r4, r5
 80064d4:	10a4      	asrs	r4, r4, #2
 80064d6:	42a6      	cmp	r6, r4
 80064d8:	d105      	bne.n	80064e6 <__libc_init_array+0x2e>
 80064da:	bd70      	pop	{r4, r5, r6, pc}
 80064dc:	f855 3b04 	ldr.w	r3, [r5], #4
 80064e0:	4798      	blx	r3
 80064e2:	3601      	adds	r6, #1
 80064e4:	e7ee      	b.n	80064c4 <__libc_init_array+0xc>
 80064e6:	f855 3b04 	ldr.w	r3, [r5], #4
 80064ea:	4798      	blx	r3
 80064ec:	3601      	adds	r6, #1
 80064ee:	e7f2      	b.n	80064d6 <__libc_init_array+0x1e>
 80064f0:	0800a09c 	.word	0x0800a09c
 80064f4:	0800a09c 	.word	0x0800a09c
 80064f8:	0800a09c 	.word	0x0800a09c
 80064fc:	0800a0a0 	.word	0x0800a0a0

08006500 <__retarget_lock_init_recursive>:
 8006500:	4770      	bx	lr

08006502 <__retarget_lock_acquire_recursive>:
 8006502:	4770      	bx	lr

08006504 <__retarget_lock_release_recursive>:
 8006504:	4770      	bx	lr

08006506 <memchr>:
 8006506:	4603      	mov	r3, r0
 8006508:	b510      	push	{r4, lr}
 800650a:	b2c9      	uxtb	r1, r1
 800650c:	4402      	add	r2, r0
 800650e:	4293      	cmp	r3, r2
 8006510:	4618      	mov	r0, r3
 8006512:	d101      	bne.n	8006518 <memchr+0x12>
 8006514:	2000      	movs	r0, #0
 8006516:	e003      	b.n	8006520 <memchr+0x1a>
 8006518:	7804      	ldrb	r4, [r0, #0]
 800651a:	3301      	adds	r3, #1
 800651c:	428c      	cmp	r4, r1
 800651e:	d1f6      	bne.n	800650e <memchr+0x8>
 8006520:	bd10      	pop	{r4, pc}
	...

08006524 <nanf>:
 8006524:	4800      	ldr	r0, [pc, #0]	@ (8006528 <nanf+0x4>)
 8006526:	4770      	bx	lr
 8006528:	7fc00000 	.word	0x7fc00000

0800652c <quorem>:
 800652c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006530:	6903      	ldr	r3, [r0, #16]
 8006532:	690c      	ldr	r4, [r1, #16]
 8006534:	4607      	mov	r7, r0
 8006536:	42a3      	cmp	r3, r4
 8006538:	db7e      	blt.n	8006638 <quorem+0x10c>
 800653a:	3c01      	subs	r4, #1
 800653c:	00a3      	lsls	r3, r4, #2
 800653e:	f100 0514 	add.w	r5, r0, #20
 8006542:	f101 0814 	add.w	r8, r1, #20
 8006546:	9300      	str	r3, [sp, #0]
 8006548:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800654c:	9301      	str	r3, [sp, #4]
 800654e:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006552:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006556:	3301      	adds	r3, #1
 8006558:	429a      	cmp	r2, r3
 800655a:	fbb2 f6f3 	udiv	r6, r2, r3
 800655e:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006562:	d32e      	bcc.n	80065c2 <quorem+0x96>
 8006564:	f04f 0a00 	mov.w	sl, #0
 8006568:	46c4      	mov	ip, r8
 800656a:	46ae      	mov	lr, r5
 800656c:	46d3      	mov	fp, sl
 800656e:	f85c 3b04 	ldr.w	r3, [ip], #4
 8006572:	b298      	uxth	r0, r3
 8006574:	fb06 a000 	mla	r0, r6, r0, sl
 8006578:	0c1b      	lsrs	r3, r3, #16
 800657a:	0c02      	lsrs	r2, r0, #16
 800657c:	fb06 2303 	mla	r3, r6, r3, r2
 8006580:	f8de 2000 	ldr.w	r2, [lr]
 8006584:	b280      	uxth	r0, r0
 8006586:	b292      	uxth	r2, r2
 8006588:	1a12      	subs	r2, r2, r0
 800658a:	445a      	add	r2, fp
 800658c:	f8de 0000 	ldr.w	r0, [lr]
 8006590:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006594:	b29b      	uxth	r3, r3
 8006596:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800659a:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800659e:	b292      	uxth	r2, r2
 80065a0:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80065a4:	45e1      	cmp	r9, ip
 80065a6:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80065aa:	f84e 2b04 	str.w	r2, [lr], #4
 80065ae:	d2de      	bcs.n	800656e <quorem+0x42>
 80065b0:	9b00      	ldr	r3, [sp, #0]
 80065b2:	58eb      	ldr	r3, [r5, r3]
 80065b4:	b92b      	cbnz	r3, 80065c2 <quorem+0x96>
 80065b6:	9b01      	ldr	r3, [sp, #4]
 80065b8:	3b04      	subs	r3, #4
 80065ba:	429d      	cmp	r5, r3
 80065bc:	461a      	mov	r2, r3
 80065be:	d32f      	bcc.n	8006620 <quorem+0xf4>
 80065c0:	613c      	str	r4, [r7, #16]
 80065c2:	4638      	mov	r0, r7
 80065c4:	f001 f9ca 	bl	800795c <__mcmp>
 80065c8:	2800      	cmp	r0, #0
 80065ca:	db25      	blt.n	8006618 <quorem+0xec>
 80065cc:	4629      	mov	r1, r5
 80065ce:	2000      	movs	r0, #0
 80065d0:	f858 2b04 	ldr.w	r2, [r8], #4
 80065d4:	f8d1 c000 	ldr.w	ip, [r1]
 80065d8:	fa1f fe82 	uxth.w	lr, r2
 80065dc:	fa1f f38c 	uxth.w	r3, ip
 80065e0:	eba3 030e 	sub.w	r3, r3, lr
 80065e4:	4403      	add	r3, r0
 80065e6:	0c12      	lsrs	r2, r2, #16
 80065e8:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80065ec:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80065f0:	b29b      	uxth	r3, r3
 80065f2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80065f6:	45c1      	cmp	r9, r8
 80065f8:	ea4f 4022 	mov.w	r0, r2, asr #16
 80065fc:	f841 3b04 	str.w	r3, [r1], #4
 8006600:	d2e6      	bcs.n	80065d0 <quorem+0xa4>
 8006602:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006606:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800660a:	b922      	cbnz	r2, 8006616 <quorem+0xea>
 800660c:	3b04      	subs	r3, #4
 800660e:	429d      	cmp	r5, r3
 8006610:	461a      	mov	r2, r3
 8006612:	d30b      	bcc.n	800662c <quorem+0x100>
 8006614:	613c      	str	r4, [r7, #16]
 8006616:	3601      	adds	r6, #1
 8006618:	4630      	mov	r0, r6
 800661a:	b003      	add	sp, #12
 800661c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006620:	6812      	ldr	r2, [r2, #0]
 8006622:	3b04      	subs	r3, #4
 8006624:	2a00      	cmp	r2, #0
 8006626:	d1cb      	bne.n	80065c0 <quorem+0x94>
 8006628:	3c01      	subs	r4, #1
 800662a:	e7c6      	b.n	80065ba <quorem+0x8e>
 800662c:	6812      	ldr	r2, [r2, #0]
 800662e:	3b04      	subs	r3, #4
 8006630:	2a00      	cmp	r2, #0
 8006632:	d1ef      	bne.n	8006614 <quorem+0xe8>
 8006634:	3c01      	subs	r4, #1
 8006636:	e7ea      	b.n	800660e <quorem+0xe2>
 8006638:	2000      	movs	r0, #0
 800663a:	e7ee      	b.n	800661a <quorem+0xee>
 800663c:	0000      	movs	r0, r0
	...

08006640 <_dtoa_r>:
 8006640:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006644:	4614      	mov	r4, r2
 8006646:	461d      	mov	r5, r3
 8006648:	69c7      	ldr	r7, [r0, #28]
 800664a:	b097      	sub	sp, #92	@ 0x5c
 800664c:	4681      	mov	r9, r0
 800664e:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8006652:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 8006654:	b97f      	cbnz	r7, 8006676 <_dtoa_r+0x36>
 8006656:	2010      	movs	r0, #16
 8006658:	f000 fe0e 	bl	8007278 <malloc>
 800665c:	4602      	mov	r2, r0
 800665e:	f8c9 001c 	str.w	r0, [r9, #28]
 8006662:	b920      	cbnz	r0, 800666e <_dtoa_r+0x2e>
 8006664:	21ef      	movs	r1, #239	@ 0xef
 8006666:	4bac      	ldr	r3, [pc, #688]	@ (8006918 <_dtoa_r+0x2d8>)
 8006668:	48ac      	ldr	r0, [pc, #688]	@ (800691c <_dtoa_r+0x2dc>)
 800666a:	f002 fdfb 	bl	8009264 <__assert_func>
 800666e:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8006672:	6007      	str	r7, [r0, #0]
 8006674:	60c7      	str	r7, [r0, #12]
 8006676:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800667a:	6819      	ldr	r1, [r3, #0]
 800667c:	b159      	cbz	r1, 8006696 <_dtoa_r+0x56>
 800667e:	685a      	ldr	r2, [r3, #4]
 8006680:	2301      	movs	r3, #1
 8006682:	4093      	lsls	r3, r2
 8006684:	604a      	str	r2, [r1, #4]
 8006686:	608b      	str	r3, [r1, #8]
 8006688:	4648      	mov	r0, r9
 800668a:	f000 feeb 	bl	8007464 <_Bfree>
 800668e:	2200      	movs	r2, #0
 8006690:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006694:	601a      	str	r2, [r3, #0]
 8006696:	1e2b      	subs	r3, r5, #0
 8006698:	bfaf      	iteee	ge
 800669a:	2300      	movge	r3, #0
 800669c:	2201      	movlt	r2, #1
 800669e:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80066a2:	9307      	strlt	r3, [sp, #28]
 80066a4:	bfa8      	it	ge
 80066a6:	6033      	strge	r3, [r6, #0]
 80066a8:	f8dd 801c 	ldr.w	r8, [sp, #28]
 80066ac:	4b9c      	ldr	r3, [pc, #624]	@ (8006920 <_dtoa_r+0x2e0>)
 80066ae:	bfb8      	it	lt
 80066b0:	6032      	strlt	r2, [r6, #0]
 80066b2:	ea33 0308 	bics.w	r3, r3, r8
 80066b6:	d112      	bne.n	80066de <_dtoa_r+0x9e>
 80066b8:	f242 730f 	movw	r3, #9999	@ 0x270f
 80066bc:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 80066be:	6013      	str	r3, [r2, #0]
 80066c0:	f3c8 0313 	ubfx	r3, r8, #0, #20
 80066c4:	4323      	orrs	r3, r4
 80066c6:	f000 855e 	beq.w	8007186 <_dtoa_r+0xb46>
 80066ca:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80066cc:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8006924 <_dtoa_r+0x2e4>
 80066d0:	2b00      	cmp	r3, #0
 80066d2:	f000 8560 	beq.w	8007196 <_dtoa_r+0xb56>
 80066d6:	f10a 0303 	add.w	r3, sl, #3
 80066da:	f000 bd5a 	b.w	8007192 <_dtoa_r+0xb52>
 80066de:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80066e2:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 80066e6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80066ea:	2200      	movs	r2, #0
 80066ec:	2300      	movs	r3, #0
 80066ee:	f7fa f9c7 	bl	8000a80 <__aeabi_dcmpeq>
 80066f2:	4607      	mov	r7, r0
 80066f4:	b158      	cbz	r0, 800670e <_dtoa_r+0xce>
 80066f6:	2301      	movs	r3, #1
 80066f8:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 80066fa:	6013      	str	r3, [r2, #0]
 80066fc:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80066fe:	b113      	cbz	r3, 8006706 <_dtoa_r+0xc6>
 8006700:	4b89      	ldr	r3, [pc, #548]	@ (8006928 <_dtoa_r+0x2e8>)
 8006702:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8006704:	6013      	str	r3, [r2, #0]
 8006706:	f8df a224 	ldr.w	sl, [pc, #548]	@ 800692c <_dtoa_r+0x2ec>
 800670a:	f000 bd44 	b.w	8007196 <_dtoa_r+0xb56>
 800670e:	ab14      	add	r3, sp, #80	@ 0x50
 8006710:	9301      	str	r3, [sp, #4]
 8006712:	ab15      	add	r3, sp, #84	@ 0x54
 8006714:	9300      	str	r3, [sp, #0]
 8006716:	4648      	mov	r0, r9
 8006718:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800671c:	f001 fa36 	bl	8007b8c <__d2b>
 8006720:	f3c8 560a 	ubfx	r6, r8, #20, #11
 8006724:	9003      	str	r0, [sp, #12]
 8006726:	2e00      	cmp	r6, #0
 8006728:	d078      	beq.n	800681c <_dtoa_r+0x1dc>
 800672a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800672e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006730:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8006734:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006738:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800673c:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8006740:	9712      	str	r7, [sp, #72]	@ 0x48
 8006742:	4619      	mov	r1, r3
 8006744:	2200      	movs	r2, #0
 8006746:	4b7a      	ldr	r3, [pc, #488]	@ (8006930 <_dtoa_r+0x2f0>)
 8006748:	f7f9 fd7a 	bl	8000240 <__aeabi_dsub>
 800674c:	a36c      	add	r3, pc, #432	@ (adr r3, 8006900 <_dtoa_r+0x2c0>)
 800674e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006752:	f7f9 ff2d 	bl	80005b0 <__aeabi_dmul>
 8006756:	a36c      	add	r3, pc, #432	@ (adr r3, 8006908 <_dtoa_r+0x2c8>)
 8006758:	e9d3 2300 	ldrd	r2, r3, [r3]
 800675c:	f7f9 fd72 	bl	8000244 <__adddf3>
 8006760:	4604      	mov	r4, r0
 8006762:	4630      	mov	r0, r6
 8006764:	460d      	mov	r5, r1
 8006766:	f7f9 feb9 	bl	80004dc <__aeabi_i2d>
 800676a:	a369      	add	r3, pc, #420	@ (adr r3, 8006910 <_dtoa_r+0x2d0>)
 800676c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006770:	f7f9 ff1e 	bl	80005b0 <__aeabi_dmul>
 8006774:	4602      	mov	r2, r0
 8006776:	460b      	mov	r3, r1
 8006778:	4620      	mov	r0, r4
 800677a:	4629      	mov	r1, r5
 800677c:	f7f9 fd62 	bl	8000244 <__adddf3>
 8006780:	4604      	mov	r4, r0
 8006782:	460d      	mov	r5, r1
 8006784:	f7fa f9c4 	bl	8000b10 <__aeabi_d2iz>
 8006788:	2200      	movs	r2, #0
 800678a:	4607      	mov	r7, r0
 800678c:	2300      	movs	r3, #0
 800678e:	4620      	mov	r0, r4
 8006790:	4629      	mov	r1, r5
 8006792:	f7fa f97f 	bl	8000a94 <__aeabi_dcmplt>
 8006796:	b140      	cbz	r0, 80067aa <_dtoa_r+0x16a>
 8006798:	4638      	mov	r0, r7
 800679a:	f7f9 fe9f 	bl	80004dc <__aeabi_i2d>
 800679e:	4622      	mov	r2, r4
 80067a0:	462b      	mov	r3, r5
 80067a2:	f7fa f96d 	bl	8000a80 <__aeabi_dcmpeq>
 80067a6:	b900      	cbnz	r0, 80067aa <_dtoa_r+0x16a>
 80067a8:	3f01      	subs	r7, #1
 80067aa:	2f16      	cmp	r7, #22
 80067ac:	d854      	bhi.n	8006858 <_dtoa_r+0x218>
 80067ae:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80067b2:	4b60      	ldr	r3, [pc, #384]	@ (8006934 <_dtoa_r+0x2f4>)
 80067b4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80067b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80067bc:	f7fa f96a 	bl	8000a94 <__aeabi_dcmplt>
 80067c0:	2800      	cmp	r0, #0
 80067c2:	d04b      	beq.n	800685c <_dtoa_r+0x21c>
 80067c4:	2300      	movs	r3, #0
 80067c6:	3f01      	subs	r7, #1
 80067c8:	930f      	str	r3, [sp, #60]	@ 0x3c
 80067ca:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80067cc:	1b9b      	subs	r3, r3, r6
 80067ce:	1e5a      	subs	r2, r3, #1
 80067d0:	bf49      	itett	mi
 80067d2:	f1c3 0301 	rsbmi	r3, r3, #1
 80067d6:	2300      	movpl	r3, #0
 80067d8:	9304      	strmi	r3, [sp, #16]
 80067da:	2300      	movmi	r3, #0
 80067dc:	9209      	str	r2, [sp, #36]	@ 0x24
 80067de:	bf54      	ite	pl
 80067e0:	9304      	strpl	r3, [sp, #16]
 80067e2:	9309      	strmi	r3, [sp, #36]	@ 0x24
 80067e4:	2f00      	cmp	r7, #0
 80067e6:	db3b      	blt.n	8006860 <_dtoa_r+0x220>
 80067e8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80067ea:	970e      	str	r7, [sp, #56]	@ 0x38
 80067ec:	443b      	add	r3, r7
 80067ee:	9309      	str	r3, [sp, #36]	@ 0x24
 80067f0:	2300      	movs	r3, #0
 80067f2:	930a      	str	r3, [sp, #40]	@ 0x28
 80067f4:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80067f6:	2b09      	cmp	r3, #9
 80067f8:	d865      	bhi.n	80068c6 <_dtoa_r+0x286>
 80067fa:	2b05      	cmp	r3, #5
 80067fc:	bfc4      	itt	gt
 80067fe:	3b04      	subgt	r3, #4
 8006800:	9320      	strgt	r3, [sp, #128]	@ 0x80
 8006802:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006804:	bfc8      	it	gt
 8006806:	2400      	movgt	r4, #0
 8006808:	f1a3 0302 	sub.w	r3, r3, #2
 800680c:	bfd8      	it	le
 800680e:	2401      	movle	r4, #1
 8006810:	2b03      	cmp	r3, #3
 8006812:	d864      	bhi.n	80068de <_dtoa_r+0x29e>
 8006814:	e8df f003 	tbb	[pc, r3]
 8006818:	2c385553 	.word	0x2c385553
 800681c:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8006820:	441e      	add	r6, r3
 8006822:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8006826:	2b20      	cmp	r3, #32
 8006828:	bfc1      	itttt	gt
 800682a:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800682e:	fa08 f803 	lslgt.w	r8, r8, r3
 8006832:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8006836:	fa24 f303 	lsrgt.w	r3, r4, r3
 800683a:	bfd6      	itet	le
 800683c:	f1c3 0320 	rsble	r3, r3, #32
 8006840:	ea48 0003 	orrgt.w	r0, r8, r3
 8006844:	fa04 f003 	lslle.w	r0, r4, r3
 8006848:	f7f9 fe38 	bl	80004bc <__aeabi_ui2d>
 800684c:	2201      	movs	r2, #1
 800684e:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8006852:	3e01      	subs	r6, #1
 8006854:	9212      	str	r2, [sp, #72]	@ 0x48
 8006856:	e774      	b.n	8006742 <_dtoa_r+0x102>
 8006858:	2301      	movs	r3, #1
 800685a:	e7b5      	b.n	80067c8 <_dtoa_r+0x188>
 800685c:	900f      	str	r0, [sp, #60]	@ 0x3c
 800685e:	e7b4      	b.n	80067ca <_dtoa_r+0x18a>
 8006860:	9b04      	ldr	r3, [sp, #16]
 8006862:	1bdb      	subs	r3, r3, r7
 8006864:	9304      	str	r3, [sp, #16]
 8006866:	427b      	negs	r3, r7
 8006868:	930a      	str	r3, [sp, #40]	@ 0x28
 800686a:	2300      	movs	r3, #0
 800686c:	930e      	str	r3, [sp, #56]	@ 0x38
 800686e:	e7c1      	b.n	80067f4 <_dtoa_r+0x1b4>
 8006870:	2301      	movs	r3, #1
 8006872:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006874:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006876:	eb07 0b03 	add.w	fp, r7, r3
 800687a:	f10b 0301 	add.w	r3, fp, #1
 800687e:	2b01      	cmp	r3, #1
 8006880:	9308      	str	r3, [sp, #32]
 8006882:	bfb8      	it	lt
 8006884:	2301      	movlt	r3, #1
 8006886:	e006      	b.n	8006896 <_dtoa_r+0x256>
 8006888:	2301      	movs	r3, #1
 800688a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800688c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800688e:	2b00      	cmp	r3, #0
 8006890:	dd28      	ble.n	80068e4 <_dtoa_r+0x2a4>
 8006892:	469b      	mov	fp, r3
 8006894:	9308      	str	r3, [sp, #32]
 8006896:	2100      	movs	r1, #0
 8006898:	2204      	movs	r2, #4
 800689a:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800689e:	f102 0514 	add.w	r5, r2, #20
 80068a2:	429d      	cmp	r5, r3
 80068a4:	d926      	bls.n	80068f4 <_dtoa_r+0x2b4>
 80068a6:	6041      	str	r1, [r0, #4]
 80068a8:	4648      	mov	r0, r9
 80068aa:	f000 fd9b 	bl	80073e4 <_Balloc>
 80068ae:	4682      	mov	sl, r0
 80068b0:	2800      	cmp	r0, #0
 80068b2:	d143      	bne.n	800693c <_dtoa_r+0x2fc>
 80068b4:	4602      	mov	r2, r0
 80068b6:	f240 11af 	movw	r1, #431	@ 0x1af
 80068ba:	4b1f      	ldr	r3, [pc, #124]	@ (8006938 <_dtoa_r+0x2f8>)
 80068bc:	e6d4      	b.n	8006668 <_dtoa_r+0x28>
 80068be:	2300      	movs	r3, #0
 80068c0:	e7e3      	b.n	800688a <_dtoa_r+0x24a>
 80068c2:	2300      	movs	r3, #0
 80068c4:	e7d5      	b.n	8006872 <_dtoa_r+0x232>
 80068c6:	2401      	movs	r4, #1
 80068c8:	2300      	movs	r3, #0
 80068ca:	940b      	str	r4, [sp, #44]	@ 0x2c
 80068cc:	9320      	str	r3, [sp, #128]	@ 0x80
 80068ce:	f04f 3bff 	mov.w	fp, #4294967295
 80068d2:	2200      	movs	r2, #0
 80068d4:	2312      	movs	r3, #18
 80068d6:	f8cd b020 	str.w	fp, [sp, #32]
 80068da:	9221      	str	r2, [sp, #132]	@ 0x84
 80068dc:	e7db      	b.n	8006896 <_dtoa_r+0x256>
 80068de:	2301      	movs	r3, #1
 80068e0:	930b      	str	r3, [sp, #44]	@ 0x2c
 80068e2:	e7f4      	b.n	80068ce <_dtoa_r+0x28e>
 80068e4:	f04f 0b01 	mov.w	fp, #1
 80068e8:	465b      	mov	r3, fp
 80068ea:	f8cd b020 	str.w	fp, [sp, #32]
 80068ee:	f8cd b084 	str.w	fp, [sp, #132]	@ 0x84
 80068f2:	e7d0      	b.n	8006896 <_dtoa_r+0x256>
 80068f4:	3101      	adds	r1, #1
 80068f6:	0052      	lsls	r2, r2, #1
 80068f8:	e7d1      	b.n	800689e <_dtoa_r+0x25e>
 80068fa:	bf00      	nop
 80068fc:	f3af 8000 	nop.w
 8006900:	636f4361 	.word	0x636f4361
 8006904:	3fd287a7 	.word	0x3fd287a7
 8006908:	8b60c8b3 	.word	0x8b60c8b3
 800690c:	3fc68a28 	.word	0x3fc68a28
 8006910:	509f79fb 	.word	0x509f79fb
 8006914:	3fd34413 	.word	0x3fd34413
 8006918:	08009cb4 	.word	0x08009cb4
 800691c:	08009ccb 	.word	0x08009ccb
 8006920:	7ff00000 	.word	0x7ff00000
 8006924:	08009cb0 	.word	0x08009cb0
 8006928:	08009c7f 	.word	0x08009c7f
 800692c:	08009c7e 	.word	0x08009c7e
 8006930:	3ff80000 	.word	0x3ff80000
 8006934:	08009e78 	.word	0x08009e78
 8006938:	08009d23 	.word	0x08009d23
 800693c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006940:	6018      	str	r0, [r3, #0]
 8006942:	9b08      	ldr	r3, [sp, #32]
 8006944:	2b0e      	cmp	r3, #14
 8006946:	f200 80a1 	bhi.w	8006a8c <_dtoa_r+0x44c>
 800694a:	2c00      	cmp	r4, #0
 800694c:	f000 809e 	beq.w	8006a8c <_dtoa_r+0x44c>
 8006950:	2f00      	cmp	r7, #0
 8006952:	dd33      	ble.n	80069bc <_dtoa_r+0x37c>
 8006954:	4b9c      	ldr	r3, [pc, #624]	@ (8006bc8 <_dtoa_r+0x588>)
 8006956:	f007 020f 	and.w	r2, r7, #15
 800695a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800695e:	05f8      	lsls	r0, r7, #23
 8006960:	e9d3 3400 	ldrd	r3, r4, [r3]
 8006964:	e9cd 3410 	strd	r3, r4, [sp, #64]	@ 0x40
 8006968:	ea4f 1427 	mov.w	r4, r7, asr #4
 800696c:	d516      	bpl.n	800699c <_dtoa_r+0x35c>
 800696e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006972:	4b96      	ldr	r3, [pc, #600]	@ (8006bcc <_dtoa_r+0x58c>)
 8006974:	2603      	movs	r6, #3
 8006976:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800697a:	f7f9 ff43 	bl	8000804 <__aeabi_ddiv>
 800697e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8006982:	f004 040f 	and.w	r4, r4, #15
 8006986:	4d91      	ldr	r5, [pc, #580]	@ (8006bcc <_dtoa_r+0x58c>)
 8006988:	b954      	cbnz	r4, 80069a0 <_dtoa_r+0x360>
 800698a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800698e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006992:	f7f9 ff37 	bl	8000804 <__aeabi_ddiv>
 8006996:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800699a:	e028      	b.n	80069ee <_dtoa_r+0x3ae>
 800699c:	2602      	movs	r6, #2
 800699e:	e7f2      	b.n	8006986 <_dtoa_r+0x346>
 80069a0:	07e1      	lsls	r1, r4, #31
 80069a2:	d508      	bpl.n	80069b6 <_dtoa_r+0x376>
 80069a4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80069a8:	e9d5 2300 	ldrd	r2, r3, [r5]
 80069ac:	f7f9 fe00 	bl	80005b0 <__aeabi_dmul>
 80069b0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80069b4:	3601      	adds	r6, #1
 80069b6:	1064      	asrs	r4, r4, #1
 80069b8:	3508      	adds	r5, #8
 80069ba:	e7e5      	b.n	8006988 <_dtoa_r+0x348>
 80069bc:	f000 80af 	beq.w	8006b1e <_dtoa_r+0x4de>
 80069c0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80069c4:	427c      	negs	r4, r7
 80069c6:	4b80      	ldr	r3, [pc, #512]	@ (8006bc8 <_dtoa_r+0x588>)
 80069c8:	f004 020f 	and.w	r2, r4, #15
 80069cc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80069d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80069d4:	f7f9 fdec 	bl	80005b0 <__aeabi_dmul>
 80069d8:	2602      	movs	r6, #2
 80069da:	2300      	movs	r3, #0
 80069dc:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80069e0:	4d7a      	ldr	r5, [pc, #488]	@ (8006bcc <_dtoa_r+0x58c>)
 80069e2:	1124      	asrs	r4, r4, #4
 80069e4:	2c00      	cmp	r4, #0
 80069e6:	f040 808f 	bne.w	8006b08 <_dtoa_r+0x4c8>
 80069ea:	2b00      	cmp	r3, #0
 80069ec:	d1d3      	bne.n	8006996 <_dtoa_r+0x356>
 80069ee:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 80069f2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80069f4:	2b00      	cmp	r3, #0
 80069f6:	f000 8094 	beq.w	8006b22 <_dtoa_r+0x4e2>
 80069fa:	2200      	movs	r2, #0
 80069fc:	4620      	mov	r0, r4
 80069fe:	4629      	mov	r1, r5
 8006a00:	4b73      	ldr	r3, [pc, #460]	@ (8006bd0 <_dtoa_r+0x590>)
 8006a02:	f7fa f847 	bl	8000a94 <__aeabi_dcmplt>
 8006a06:	2800      	cmp	r0, #0
 8006a08:	f000 808b 	beq.w	8006b22 <_dtoa_r+0x4e2>
 8006a0c:	9b08      	ldr	r3, [sp, #32]
 8006a0e:	2b00      	cmp	r3, #0
 8006a10:	f000 8087 	beq.w	8006b22 <_dtoa_r+0x4e2>
 8006a14:	f1bb 0f00 	cmp.w	fp, #0
 8006a18:	dd34      	ble.n	8006a84 <_dtoa_r+0x444>
 8006a1a:	4620      	mov	r0, r4
 8006a1c:	2200      	movs	r2, #0
 8006a1e:	4629      	mov	r1, r5
 8006a20:	4b6c      	ldr	r3, [pc, #432]	@ (8006bd4 <_dtoa_r+0x594>)
 8006a22:	f7f9 fdc5 	bl	80005b0 <__aeabi_dmul>
 8006a26:	465c      	mov	r4, fp
 8006a28:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8006a2c:	f107 38ff 	add.w	r8, r7, #4294967295
 8006a30:	3601      	adds	r6, #1
 8006a32:	4630      	mov	r0, r6
 8006a34:	f7f9 fd52 	bl	80004dc <__aeabi_i2d>
 8006a38:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006a3c:	f7f9 fdb8 	bl	80005b0 <__aeabi_dmul>
 8006a40:	2200      	movs	r2, #0
 8006a42:	4b65      	ldr	r3, [pc, #404]	@ (8006bd8 <_dtoa_r+0x598>)
 8006a44:	f7f9 fbfe 	bl	8000244 <__adddf3>
 8006a48:	4605      	mov	r5, r0
 8006a4a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8006a4e:	2c00      	cmp	r4, #0
 8006a50:	d16a      	bne.n	8006b28 <_dtoa_r+0x4e8>
 8006a52:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006a56:	2200      	movs	r2, #0
 8006a58:	4b60      	ldr	r3, [pc, #384]	@ (8006bdc <_dtoa_r+0x59c>)
 8006a5a:	f7f9 fbf1 	bl	8000240 <__aeabi_dsub>
 8006a5e:	4602      	mov	r2, r0
 8006a60:	460b      	mov	r3, r1
 8006a62:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8006a66:	462a      	mov	r2, r5
 8006a68:	4633      	mov	r3, r6
 8006a6a:	f7fa f831 	bl	8000ad0 <__aeabi_dcmpgt>
 8006a6e:	2800      	cmp	r0, #0
 8006a70:	f040 8298 	bne.w	8006fa4 <_dtoa_r+0x964>
 8006a74:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006a78:	462a      	mov	r2, r5
 8006a7a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8006a7e:	f7fa f809 	bl	8000a94 <__aeabi_dcmplt>
 8006a82:	bb38      	cbnz	r0, 8006ad4 <_dtoa_r+0x494>
 8006a84:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8006a88:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8006a8c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8006a8e:	2b00      	cmp	r3, #0
 8006a90:	f2c0 8157 	blt.w	8006d42 <_dtoa_r+0x702>
 8006a94:	2f0e      	cmp	r7, #14
 8006a96:	f300 8154 	bgt.w	8006d42 <_dtoa_r+0x702>
 8006a9a:	4b4b      	ldr	r3, [pc, #300]	@ (8006bc8 <_dtoa_r+0x588>)
 8006a9c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006aa0:	e9d3 3400 	ldrd	r3, r4, [r3]
 8006aa4:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8006aa8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006aaa:	2b00      	cmp	r3, #0
 8006aac:	f280 80e5 	bge.w	8006c7a <_dtoa_r+0x63a>
 8006ab0:	9b08      	ldr	r3, [sp, #32]
 8006ab2:	2b00      	cmp	r3, #0
 8006ab4:	f300 80e1 	bgt.w	8006c7a <_dtoa_r+0x63a>
 8006ab8:	d10c      	bne.n	8006ad4 <_dtoa_r+0x494>
 8006aba:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006abe:	2200      	movs	r2, #0
 8006ac0:	4b46      	ldr	r3, [pc, #280]	@ (8006bdc <_dtoa_r+0x59c>)
 8006ac2:	f7f9 fd75 	bl	80005b0 <__aeabi_dmul>
 8006ac6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006aca:	f7f9 fff7 	bl	8000abc <__aeabi_dcmpge>
 8006ace:	2800      	cmp	r0, #0
 8006ad0:	f000 8266 	beq.w	8006fa0 <_dtoa_r+0x960>
 8006ad4:	2400      	movs	r4, #0
 8006ad6:	4625      	mov	r5, r4
 8006ad8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006ada:	4656      	mov	r6, sl
 8006adc:	ea6f 0803 	mvn.w	r8, r3
 8006ae0:	2700      	movs	r7, #0
 8006ae2:	4621      	mov	r1, r4
 8006ae4:	4648      	mov	r0, r9
 8006ae6:	f000 fcbd 	bl	8007464 <_Bfree>
 8006aea:	2d00      	cmp	r5, #0
 8006aec:	f000 80bd 	beq.w	8006c6a <_dtoa_r+0x62a>
 8006af0:	b12f      	cbz	r7, 8006afe <_dtoa_r+0x4be>
 8006af2:	42af      	cmp	r7, r5
 8006af4:	d003      	beq.n	8006afe <_dtoa_r+0x4be>
 8006af6:	4639      	mov	r1, r7
 8006af8:	4648      	mov	r0, r9
 8006afa:	f000 fcb3 	bl	8007464 <_Bfree>
 8006afe:	4629      	mov	r1, r5
 8006b00:	4648      	mov	r0, r9
 8006b02:	f000 fcaf 	bl	8007464 <_Bfree>
 8006b06:	e0b0      	b.n	8006c6a <_dtoa_r+0x62a>
 8006b08:	07e2      	lsls	r2, r4, #31
 8006b0a:	d505      	bpl.n	8006b18 <_dtoa_r+0x4d8>
 8006b0c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006b10:	f7f9 fd4e 	bl	80005b0 <__aeabi_dmul>
 8006b14:	2301      	movs	r3, #1
 8006b16:	3601      	adds	r6, #1
 8006b18:	1064      	asrs	r4, r4, #1
 8006b1a:	3508      	adds	r5, #8
 8006b1c:	e762      	b.n	80069e4 <_dtoa_r+0x3a4>
 8006b1e:	2602      	movs	r6, #2
 8006b20:	e765      	b.n	80069ee <_dtoa_r+0x3ae>
 8006b22:	46b8      	mov	r8, r7
 8006b24:	9c08      	ldr	r4, [sp, #32]
 8006b26:	e784      	b.n	8006a32 <_dtoa_r+0x3f2>
 8006b28:	4b27      	ldr	r3, [pc, #156]	@ (8006bc8 <_dtoa_r+0x588>)
 8006b2a:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006b2c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006b30:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006b34:	4454      	add	r4, sl
 8006b36:	2900      	cmp	r1, #0
 8006b38:	d054      	beq.n	8006be4 <_dtoa_r+0x5a4>
 8006b3a:	2000      	movs	r0, #0
 8006b3c:	4928      	ldr	r1, [pc, #160]	@ (8006be0 <_dtoa_r+0x5a0>)
 8006b3e:	f7f9 fe61 	bl	8000804 <__aeabi_ddiv>
 8006b42:	4633      	mov	r3, r6
 8006b44:	462a      	mov	r2, r5
 8006b46:	f7f9 fb7b 	bl	8000240 <__aeabi_dsub>
 8006b4a:	4656      	mov	r6, sl
 8006b4c:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006b50:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006b54:	f7f9 ffdc 	bl	8000b10 <__aeabi_d2iz>
 8006b58:	4605      	mov	r5, r0
 8006b5a:	f7f9 fcbf 	bl	80004dc <__aeabi_i2d>
 8006b5e:	4602      	mov	r2, r0
 8006b60:	460b      	mov	r3, r1
 8006b62:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006b66:	f7f9 fb6b 	bl	8000240 <__aeabi_dsub>
 8006b6a:	4602      	mov	r2, r0
 8006b6c:	460b      	mov	r3, r1
 8006b6e:	3530      	adds	r5, #48	@ 0x30
 8006b70:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8006b74:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006b78:	f806 5b01 	strb.w	r5, [r6], #1
 8006b7c:	f7f9 ff8a 	bl	8000a94 <__aeabi_dcmplt>
 8006b80:	2800      	cmp	r0, #0
 8006b82:	d172      	bne.n	8006c6a <_dtoa_r+0x62a>
 8006b84:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006b88:	2000      	movs	r0, #0
 8006b8a:	4911      	ldr	r1, [pc, #68]	@ (8006bd0 <_dtoa_r+0x590>)
 8006b8c:	f7f9 fb58 	bl	8000240 <__aeabi_dsub>
 8006b90:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006b94:	f7f9 ff7e 	bl	8000a94 <__aeabi_dcmplt>
 8006b98:	2800      	cmp	r0, #0
 8006b9a:	f040 80b4 	bne.w	8006d06 <_dtoa_r+0x6c6>
 8006b9e:	42a6      	cmp	r6, r4
 8006ba0:	f43f af70 	beq.w	8006a84 <_dtoa_r+0x444>
 8006ba4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8006ba8:	2200      	movs	r2, #0
 8006baa:	4b0a      	ldr	r3, [pc, #40]	@ (8006bd4 <_dtoa_r+0x594>)
 8006bac:	f7f9 fd00 	bl	80005b0 <__aeabi_dmul>
 8006bb0:	2200      	movs	r2, #0
 8006bb2:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006bb6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006bba:	4b06      	ldr	r3, [pc, #24]	@ (8006bd4 <_dtoa_r+0x594>)
 8006bbc:	f7f9 fcf8 	bl	80005b0 <__aeabi_dmul>
 8006bc0:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8006bc4:	e7c4      	b.n	8006b50 <_dtoa_r+0x510>
 8006bc6:	bf00      	nop
 8006bc8:	08009e78 	.word	0x08009e78
 8006bcc:	08009e50 	.word	0x08009e50
 8006bd0:	3ff00000 	.word	0x3ff00000
 8006bd4:	40240000 	.word	0x40240000
 8006bd8:	401c0000 	.word	0x401c0000
 8006bdc:	40140000 	.word	0x40140000
 8006be0:	3fe00000 	.word	0x3fe00000
 8006be4:	4631      	mov	r1, r6
 8006be6:	4628      	mov	r0, r5
 8006be8:	f7f9 fce2 	bl	80005b0 <__aeabi_dmul>
 8006bec:	4656      	mov	r6, sl
 8006bee:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006bf2:	9413      	str	r4, [sp, #76]	@ 0x4c
 8006bf4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006bf8:	f7f9 ff8a 	bl	8000b10 <__aeabi_d2iz>
 8006bfc:	4605      	mov	r5, r0
 8006bfe:	f7f9 fc6d 	bl	80004dc <__aeabi_i2d>
 8006c02:	4602      	mov	r2, r0
 8006c04:	460b      	mov	r3, r1
 8006c06:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006c0a:	f7f9 fb19 	bl	8000240 <__aeabi_dsub>
 8006c0e:	4602      	mov	r2, r0
 8006c10:	460b      	mov	r3, r1
 8006c12:	3530      	adds	r5, #48	@ 0x30
 8006c14:	f806 5b01 	strb.w	r5, [r6], #1
 8006c18:	42a6      	cmp	r6, r4
 8006c1a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8006c1e:	f04f 0200 	mov.w	r2, #0
 8006c22:	d124      	bne.n	8006c6e <_dtoa_r+0x62e>
 8006c24:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8006c28:	4bae      	ldr	r3, [pc, #696]	@ (8006ee4 <_dtoa_r+0x8a4>)
 8006c2a:	f7f9 fb0b 	bl	8000244 <__adddf3>
 8006c2e:	4602      	mov	r2, r0
 8006c30:	460b      	mov	r3, r1
 8006c32:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006c36:	f7f9 ff4b 	bl	8000ad0 <__aeabi_dcmpgt>
 8006c3a:	2800      	cmp	r0, #0
 8006c3c:	d163      	bne.n	8006d06 <_dtoa_r+0x6c6>
 8006c3e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006c42:	2000      	movs	r0, #0
 8006c44:	49a7      	ldr	r1, [pc, #668]	@ (8006ee4 <_dtoa_r+0x8a4>)
 8006c46:	f7f9 fafb 	bl	8000240 <__aeabi_dsub>
 8006c4a:	4602      	mov	r2, r0
 8006c4c:	460b      	mov	r3, r1
 8006c4e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006c52:	f7f9 ff1f 	bl	8000a94 <__aeabi_dcmplt>
 8006c56:	2800      	cmp	r0, #0
 8006c58:	f43f af14 	beq.w	8006a84 <_dtoa_r+0x444>
 8006c5c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8006c5e:	1e73      	subs	r3, r6, #1
 8006c60:	9313      	str	r3, [sp, #76]	@ 0x4c
 8006c62:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8006c66:	2b30      	cmp	r3, #48	@ 0x30
 8006c68:	d0f8      	beq.n	8006c5c <_dtoa_r+0x61c>
 8006c6a:	4647      	mov	r7, r8
 8006c6c:	e03b      	b.n	8006ce6 <_dtoa_r+0x6a6>
 8006c6e:	4b9e      	ldr	r3, [pc, #632]	@ (8006ee8 <_dtoa_r+0x8a8>)
 8006c70:	f7f9 fc9e 	bl	80005b0 <__aeabi_dmul>
 8006c74:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8006c78:	e7bc      	b.n	8006bf4 <_dtoa_r+0x5b4>
 8006c7a:	4656      	mov	r6, sl
 8006c7c:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 8006c80:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006c84:	4620      	mov	r0, r4
 8006c86:	4629      	mov	r1, r5
 8006c88:	f7f9 fdbc 	bl	8000804 <__aeabi_ddiv>
 8006c8c:	f7f9 ff40 	bl	8000b10 <__aeabi_d2iz>
 8006c90:	4680      	mov	r8, r0
 8006c92:	f7f9 fc23 	bl	80004dc <__aeabi_i2d>
 8006c96:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006c9a:	f7f9 fc89 	bl	80005b0 <__aeabi_dmul>
 8006c9e:	4602      	mov	r2, r0
 8006ca0:	460b      	mov	r3, r1
 8006ca2:	4620      	mov	r0, r4
 8006ca4:	4629      	mov	r1, r5
 8006ca6:	f7f9 facb 	bl	8000240 <__aeabi_dsub>
 8006caa:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8006cae:	9d08      	ldr	r5, [sp, #32]
 8006cb0:	f806 4b01 	strb.w	r4, [r6], #1
 8006cb4:	eba6 040a 	sub.w	r4, r6, sl
 8006cb8:	42a5      	cmp	r5, r4
 8006cba:	4602      	mov	r2, r0
 8006cbc:	460b      	mov	r3, r1
 8006cbe:	d133      	bne.n	8006d28 <_dtoa_r+0x6e8>
 8006cc0:	f7f9 fac0 	bl	8000244 <__adddf3>
 8006cc4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006cc8:	4604      	mov	r4, r0
 8006cca:	460d      	mov	r5, r1
 8006ccc:	f7f9 ff00 	bl	8000ad0 <__aeabi_dcmpgt>
 8006cd0:	b9c0      	cbnz	r0, 8006d04 <_dtoa_r+0x6c4>
 8006cd2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006cd6:	4620      	mov	r0, r4
 8006cd8:	4629      	mov	r1, r5
 8006cda:	f7f9 fed1 	bl	8000a80 <__aeabi_dcmpeq>
 8006cde:	b110      	cbz	r0, 8006ce6 <_dtoa_r+0x6a6>
 8006ce0:	f018 0f01 	tst.w	r8, #1
 8006ce4:	d10e      	bne.n	8006d04 <_dtoa_r+0x6c4>
 8006ce6:	4648      	mov	r0, r9
 8006ce8:	9903      	ldr	r1, [sp, #12]
 8006cea:	f000 fbbb 	bl	8007464 <_Bfree>
 8006cee:	2300      	movs	r3, #0
 8006cf0:	7033      	strb	r3, [r6, #0]
 8006cf2:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8006cf4:	3701      	adds	r7, #1
 8006cf6:	601f      	str	r7, [r3, #0]
 8006cf8:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8006cfa:	2b00      	cmp	r3, #0
 8006cfc:	f000 824b 	beq.w	8007196 <_dtoa_r+0xb56>
 8006d00:	601e      	str	r6, [r3, #0]
 8006d02:	e248      	b.n	8007196 <_dtoa_r+0xb56>
 8006d04:	46b8      	mov	r8, r7
 8006d06:	4633      	mov	r3, r6
 8006d08:	461e      	mov	r6, r3
 8006d0a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006d0e:	2a39      	cmp	r2, #57	@ 0x39
 8006d10:	d106      	bne.n	8006d20 <_dtoa_r+0x6e0>
 8006d12:	459a      	cmp	sl, r3
 8006d14:	d1f8      	bne.n	8006d08 <_dtoa_r+0x6c8>
 8006d16:	2230      	movs	r2, #48	@ 0x30
 8006d18:	f108 0801 	add.w	r8, r8, #1
 8006d1c:	f88a 2000 	strb.w	r2, [sl]
 8006d20:	781a      	ldrb	r2, [r3, #0]
 8006d22:	3201      	adds	r2, #1
 8006d24:	701a      	strb	r2, [r3, #0]
 8006d26:	e7a0      	b.n	8006c6a <_dtoa_r+0x62a>
 8006d28:	2200      	movs	r2, #0
 8006d2a:	4b6f      	ldr	r3, [pc, #444]	@ (8006ee8 <_dtoa_r+0x8a8>)
 8006d2c:	f7f9 fc40 	bl	80005b0 <__aeabi_dmul>
 8006d30:	2200      	movs	r2, #0
 8006d32:	2300      	movs	r3, #0
 8006d34:	4604      	mov	r4, r0
 8006d36:	460d      	mov	r5, r1
 8006d38:	f7f9 fea2 	bl	8000a80 <__aeabi_dcmpeq>
 8006d3c:	2800      	cmp	r0, #0
 8006d3e:	d09f      	beq.n	8006c80 <_dtoa_r+0x640>
 8006d40:	e7d1      	b.n	8006ce6 <_dtoa_r+0x6a6>
 8006d42:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8006d44:	2a00      	cmp	r2, #0
 8006d46:	f000 80ea 	beq.w	8006f1e <_dtoa_r+0x8de>
 8006d4a:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8006d4c:	2a01      	cmp	r2, #1
 8006d4e:	f300 80cd 	bgt.w	8006eec <_dtoa_r+0x8ac>
 8006d52:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8006d54:	2a00      	cmp	r2, #0
 8006d56:	f000 80c1 	beq.w	8006edc <_dtoa_r+0x89c>
 8006d5a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8006d5e:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8006d60:	9e04      	ldr	r6, [sp, #16]
 8006d62:	9a04      	ldr	r2, [sp, #16]
 8006d64:	2101      	movs	r1, #1
 8006d66:	441a      	add	r2, r3
 8006d68:	9204      	str	r2, [sp, #16]
 8006d6a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006d6c:	4648      	mov	r0, r9
 8006d6e:	441a      	add	r2, r3
 8006d70:	9209      	str	r2, [sp, #36]	@ 0x24
 8006d72:	f000 fc75 	bl	8007660 <__i2b>
 8006d76:	4605      	mov	r5, r0
 8006d78:	b166      	cbz	r6, 8006d94 <_dtoa_r+0x754>
 8006d7a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006d7c:	2b00      	cmp	r3, #0
 8006d7e:	dd09      	ble.n	8006d94 <_dtoa_r+0x754>
 8006d80:	42b3      	cmp	r3, r6
 8006d82:	bfa8      	it	ge
 8006d84:	4633      	movge	r3, r6
 8006d86:	9a04      	ldr	r2, [sp, #16]
 8006d88:	1af6      	subs	r6, r6, r3
 8006d8a:	1ad2      	subs	r2, r2, r3
 8006d8c:	9204      	str	r2, [sp, #16]
 8006d8e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006d90:	1ad3      	subs	r3, r2, r3
 8006d92:	9309      	str	r3, [sp, #36]	@ 0x24
 8006d94:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006d96:	b30b      	cbz	r3, 8006ddc <_dtoa_r+0x79c>
 8006d98:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006d9a:	2b00      	cmp	r3, #0
 8006d9c:	f000 80c6 	beq.w	8006f2c <_dtoa_r+0x8ec>
 8006da0:	2c00      	cmp	r4, #0
 8006da2:	f000 80c0 	beq.w	8006f26 <_dtoa_r+0x8e6>
 8006da6:	4629      	mov	r1, r5
 8006da8:	4622      	mov	r2, r4
 8006daa:	4648      	mov	r0, r9
 8006dac:	f000 fd10 	bl	80077d0 <__pow5mult>
 8006db0:	9a03      	ldr	r2, [sp, #12]
 8006db2:	4601      	mov	r1, r0
 8006db4:	4605      	mov	r5, r0
 8006db6:	4648      	mov	r0, r9
 8006db8:	f000 fc68 	bl	800768c <__multiply>
 8006dbc:	9903      	ldr	r1, [sp, #12]
 8006dbe:	4680      	mov	r8, r0
 8006dc0:	4648      	mov	r0, r9
 8006dc2:	f000 fb4f 	bl	8007464 <_Bfree>
 8006dc6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006dc8:	1b1b      	subs	r3, r3, r4
 8006dca:	930a      	str	r3, [sp, #40]	@ 0x28
 8006dcc:	f000 80b1 	beq.w	8006f32 <_dtoa_r+0x8f2>
 8006dd0:	4641      	mov	r1, r8
 8006dd2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006dd4:	4648      	mov	r0, r9
 8006dd6:	f000 fcfb 	bl	80077d0 <__pow5mult>
 8006dda:	9003      	str	r0, [sp, #12]
 8006ddc:	2101      	movs	r1, #1
 8006dde:	4648      	mov	r0, r9
 8006de0:	f000 fc3e 	bl	8007660 <__i2b>
 8006de4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006de6:	4604      	mov	r4, r0
 8006de8:	2b00      	cmp	r3, #0
 8006dea:	f000 81d8 	beq.w	800719e <_dtoa_r+0xb5e>
 8006dee:	461a      	mov	r2, r3
 8006df0:	4601      	mov	r1, r0
 8006df2:	4648      	mov	r0, r9
 8006df4:	f000 fcec 	bl	80077d0 <__pow5mult>
 8006df8:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006dfa:	4604      	mov	r4, r0
 8006dfc:	2b01      	cmp	r3, #1
 8006dfe:	f300 809f 	bgt.w	8006f40 <_dtoa_r+0x900>
 8006e02:	9b06      	ldr	r3, [sp, #24]
 8006e04:	2b00      	cmp	r3, #0
 8006e06:	f040 8097 	bne.w	8006f38 <_dtoa_r+0x8f8>
 8006e0a:	9b07      	ldr	r3, [sp, #28]
 8006e0c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006e10:	2b00      	cmp	r3, #0
 8006e12:	f040 8093 	bne.w	8006f3c <_dtoa_r+0x8fc>
 8006e16:	9b07      	ldr	r3, [sp, #28]
 8006e18:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006e1c:	0d1b      	lsrs	r3, r3, #20
 8006e1e:	051b      	lsls	r3, r3, #20
 8006e20:	b133      	cbz	r3, 8006e30 <_dtoa_r+0x7f0>
 8006e22:	9b04      	ldr	r3, [sp, #16]
 8006e24:	3301      	adds	r3, #1
 8006e26:	9304      	str	r3, [sp, #16]
 8006e28:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006e2a:	3301      	adds	r3, #1
 8006e2c:	9309      	str	r3, [sp, #36]	@ 0x24
 8006e2e:	2301      	movs	r3, #1
 8006e30:	930a      	str	r3, [sp, #40]	@ 0x28
 8006e32:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006e34:	2b00      	cmp	r3, #0
 8006e36:	f000 81b8 	beq.w	80071aa <_dtoa_r+0xb6a>
 8006e3a:	6923      	ldr	r3, [r4, #16]
 8006e3c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8006e40:	6918      	ldr	r0, [r3, #16]
 8006e42:	f000 fbc1 	bl	80075c8 <__hi0bits>
 8006e46:	f1c0 0020 	rsb	r0, r0, #32
 8006e4a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006e4c:	4418      	add	r0, r3
 8006e4e:	f010 001f 	ands.w	r0, r0, #31
 8006e52:	f000 8082 	beq.w	8006f5a <_dtoa_r+0x91a>
 8006e56:	f1c0 0320 	rsb	r3, r0, #32
 8006e5a:	2b04      	cmp	r3, #4
 8006e5c:	dd73      	ble.n	8006f46 <_dtoa_r+0x906>
 8006e5e:	9b04      	ldr	r3, [sp, #16]
 8006e60:	f1c0 001c 	rsb	r0, r0, #28
 8006e64:	4403      	add	r3, r0
 8006e66:	9304      	str	r3, [sp, #16]
 8006e68:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006e6a:	4406      	add	r6, r0
 8006e6c:	4403      	add	r3, r0
 8006e6e:	9309      	str	r3, [sp, #36]	@ 0x24
 8006e70:	9b04      	ldr	r3, [sp, #16]
 8006e72:	2b00      	cmp	r3, #0
 8006e74:	dd05      	ble.n	8006e82 <_dtoa_r+0x842>
 8006e76:	461a      	mov	r2, r3
 8006e78:	4648      	mov	r0, r9
 8006e7a:	9903      	ldr	r1, [sp, #12]
 8006e7c:	f000 fd02 	bl	8007884 <__lshift>
 8006e80:	9003      	str	r0, [sp, #12]
 8006e82:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006e84:	2b00      	cmp	r3, #0
 8006e86:	dd05      	ble.n	8006e94 <_dtoa_r+0x854>
 8006e88:	4621      	mov	r1, r4
 8006e8a:	461a      	mov	r2, r3
 8006e8c:	4648      	mov	r0, r9
 8006e8e:	f000 fcf9 	bl	8007884 <__lshift>
 8006e92:	4604      	mov	r4, r0
 8006e94:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006e96:	2b00      	cmp	r3, #0
 8006e98:	d061      	beq.n	8006f5e <_dtoa_r+0x91e>
 8006e9a:	4621      	mov	r1, r4
 8006e9c:	9803      	ldr	r0, [sp, #12]
 8006e9e:	f000 fd5d 	bl	800795c <__mcmp>
 8006ea2:	2800      	cmp	r0, #0
 8006ea4:	da5b      	bge.n	8006f5e <_dtoa_r+0x91e>
 8006ea6:	2300      	movs	r3, #0
 8006ea8:	220a      	movs	r2, #10
 8006eaa:	4648      	mov	r0, r9
 8006eac:	9903      	ldr	r1, [sp, #12]
 8006eae:	f000 fafb 	bl	80074a8 <__multadd>
 8006eb2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006eb4:	f107 38ff 	add.w	r8, r7, #4294967295
 8006eb8:	9003      	str	r0, [sp, #12]
 8006eba:	2b00      	cmp	r3, #0
 8006ebc:	f000 8177 	beq.w	80071ae <_dtoa_r+0xb6e>
 8006ec0:	4629      	mov	r1, r5
 8006ec2:	2300      	movs	r3, #0
 8006ec4:	220a      	movs	r2, #10
 8006ec6:	4648      	mov	r0, r9
 8006ec8:	f000 faee 	bl	80074a8 <__multadd>
 8006ecc:	f1bb 0f00 	cmp.w	fp, #0
 8006ed0:	4605      	mov	r5, r0
 8006ed2:	dc6f      	bgt.n	8006fb4 <_dtoa_r+0x974>
 8006ed4:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006ed6:	2b02      	cmp	r3, #2
 8006ed8:	dc49      	bgt.n	8006f6e <_dtoa_r+0x92e>
 8006eda:	e06b      	b.n	8006fb4 <_dtoa_r+0x974>
 8006edc:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006ede:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8006ee2:	e73c      	b.n	8006d5e <_dtoa_r+0x71e>
 8006ee4:	3fe00000 	.word	0x3fe00000
 8006ee8:	40240000 	.word	0x40240000
 8006eec:	9b08      	ldr	r3, [sp, #32]
 8006eee:	1e5c      	subs	r4, r3, #1
 8006ef0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006ef2:	42a3      	cmp	r3, r4
 8006ef4:	db09      	blt.n	8006f0a <_dtoa_r+0x8ca>
 8006ef6:	1b1c      	subs	r4, r3, r4
 8006ef8:	9b08      	ldr	r3, [sp, #32]
 8006efa:	2b00      	cmp	r3, #0
 8006efc:	f6bf af30 	bge.w	8006d60 <_dtoa_r+0x720>
 8006f00:	9b04      	ldr	r3, [sp, #16]
 8006f02:	9a08      	ldr	r2, [sp, #32]
 8006f04:	1a9e      	subs	r6, r3, r2
 8006f06:	2300      	movs	r3, #0
 8006f08:	e72b      	b.n	8006d62 <_dtoa_r+0x722>
 8006f0a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006f0c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006f0e:	1ae3      	subs	r3, r4, r3
 8006f10:	441a      	add	r2, r3
 8006f12:	940a      	str	r4, [sp, #40]	@ 0x28
 8006f14:	9e04      	ldr	r6, [sp, #16]
 8006f16:	2400      	movs	r4, #0
 8006f18:	9b08      	ldr	r3, [sp, #32]
 8006f1a:	920e      	str	r2, [sp, #56]	@ 0x38
 8006f1c:	e721      	b.n	8006d62 <_dtoa_r+0x722>
 8006f1e:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8006f20:	9e04      	ldr	r6, [sp, #16]
 8006f22:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8006f24:	e728      	b.n	8006d78 <_dtoa_r+0x738>
 8006f26:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8006f2a:	e751      	b.n	8006dd0 <_dtoa_r+0x790>
 8006f2c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006f2e:	9903      	ldr	r1, [sp, #12]
 8006f30:	e750      	b.n	8006dd4 <_dtoa_r+0x794>
 8006f32:	f8cd 800c 	str.w	r8, [sp, #12]
 8006f36:	e751      	b.n	8006ddc <_dtoa_r+0x79c>
 8006f38:	2300      	movs	r3, #0
 8006f3a:	e779      	b.n	8006e30 <_dtoa_r+0x7f0>
 8006f3c:	9b06      	ldr	r3, [sp, #24]
 8006f3e:	e777      	b.n	8006e30 <_dtoa_r+0x7f0>
 8006f40:	2300      	movs	r3, #0
 8006f42:	930a      	str	r3, [sp, #40]	@ 0x28
 8006f44:	e779      	b.n	8006e3a <_dtoa_r+0x7fa>
 8006f46:	d093      	beq.n	8006e70 <_dtoa_r+0x830>
 8006f48:	9a04      	ldr	r2, [sp, #16]
 8006f4a:	331c      	adds	r3, #28
 8006f4c:	441a      	add	r2, r3
 8006f4e:	9204      	str	r2, [sp, #16]
 8006f50:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006f52:	441e      	add	r6, r3
 8006f54:	441a      	add	r2, r3
 8006f56:	9209      	str	r2, [sp, #36]	@ 0x24
 8006f58:	e78a      	b.n	8006e70 <_dtoa_r+0x830>
 8006f5a:	4603      	mov	r3, r0
 8006f5c:	e7f4      	b.n	8006f48 <_dtoa_r+0x908>
 8006f5e:	9b08      	ldr	r3, [sp, #32]
 8006f60:	46b8      	mov	r8, r7
 8006f62:	2b00      	cmp	r3, #0
 8006f64:	dc20      	bgt.n	8006fa8 <_dtoa_r+0x968>
 8006f66:	469b      	mov	fp, r3
 8006f68:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006f6a:	2b02      	cmp	r3, #2
 8006f6c:	dd1e      	ble.n	8006fac <_dtoa_r+0x96c>
 8006f6e:	f1bb 0f00 	cmp.w	fp, #0
 8006f72:	f47f adb1 	bne.w	8006ad8 <_dtoa_r+0x498>
 8006f76:	4621      	mov	r1, r4
 8006f78:	465b      	mov	r3, fp
 8006f7a:	2205      	movs	r2, #5
 8006f7c:	4648      	mov	r0, r9
 8006f7e:	f000 fa93 	bl	80074a8 <__multadd>
 8006f82:	4601      	mov	r1, r0
 8006f84:	4604      	mov	r4, r0
 8006f86:	9803      	ldr	r0, [sp, #12]
 8006f88:	f000 fce8 	bl	800795c <__mcmp>
 8006f8c:	2800      	cmp	r0, #0
 8006f8e:	f77f ada3 	ble.w	8006ad8 <_dtoa_r+0x498>
 8006f92:	4656      	mov	r6, sl
 8006f94:	2331      	movs	r3, #49	@ 0x31
 8006f96:	f108 0801 	add.w	r8, r8, #1
 8006f9a:	f806 3b01 	strb.w	r3, [r6], #1
 8006f9e:	e59f      	b.n	8006ae0 <_dtoa_r+0x4a0>
 8006fa0:	46b8      	mov	r8, r7
 8006fa2:	9c08      	ldr	r4, [sp, #32]
 8006fa4:	4625      	mov	r5, r4
 8006fa6:	e7f4      	b.n	8006f92 <_dtoa_r+0x952>
 8006fa8:	f8dd b020 	ldr.w	fp, [sp, #32]
 8006fac:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006fae:	2b00      	cmp	r3, #0
 8006fb0:	f000 8101 	beq.w	80071b6 <_dtoa_r+0xb76>
 8006fb4:	2e00      	cmp	r6, #0
 8006fb6:	dd05      	ble.n	8006fc4 <_dtoa_r+0x984>
 8006fb8:	4629      	mov	r1, r5
 8006fba:	4632      	mov	r2, r6
 8006fbc:	4648      	mov	r0, r9
 8006fbe:	f000 fc61 	bl	8007884 <__lshift>
 8006fc2:	4605      	mov	r5, r0
 8006fc4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006fc6:	2b00      	cmp	r3, #0
 8006fc8:	d05c      	beq.n	8007084 <_dtoa_r+0xa44>
 8006fca:	4648      	mov	r0, r9
 8006fcc:	6869      	ldr	r1, [r5, #4]
 8006fce:	f000 fa09 	bl	80073e4 <_Balloc>
 8006fd2:	4606      	mov	r6, r0
 8006fd4:	b928      	cbnz	r0, 8006fe2 <_dtoa_r+0x9a2>
 8006fd6:	4602      	mov	r2, r0
 8006fd8:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8006fdc:	4b80      	ldr	r3, [pc, #512]	@ (80071e0 <_dtoa_r+0xba0>)
 8006fde:	f7ff bb43 	b.w	8006668 <_dtoa_r+0x28>
 8006fe2:	692a      	ldr	r2, [r5, #16]
 8006fe4:	f105 010c 	add.w	r1, r5, #12
 8006fe8:	3202      	adds	r2, #2
 8006fea:	0092      	lsls	r2, r2, #2
 8006fec:	300c      	adds	r0, #12
 8006fee:	f002 f925 	bl	800923c <memcpy>
 8006ff2:	2201      	movs	r2, #1
 8006ff4:	4631      	mov	r1, r6
 8006ff6:	4648      	mov	r0, r9
 8006ff8:	f000 fc44 	bl	8007884 <__lshift>
 8006ffc:	462f      	mov	r7, r5
 8006ffe:	4605      	mov	r5, r0
 8007000:	f10a 0301 	add.w	r3, sl, #1
 8007004:	9304      	str	r3, [sp, #16]
 8007006:	eb0a 030b 	add.w	r3, sl, fp
 800700a:	930a      	str	r3, [sp, #40]	@ 0x28
 800700c:	9b06      	ldr	r3, [sp, #24]
 800700e:	f003 0301 	and.w	r3, r3, #1
 8007012:	9309      	str	r3, [sp, #36]	@ 0x24
 8007014:	9b04      	ldr	r3, [sp, #16]
 8007016:	4621      	mov	r1, r4
 8007018:	9803      	ldr	r0, [sp, #12]
 800701a:	f103 3bff 	add.w	fp, r3, #4294967295
 800701e:	f7ff fa85 	bl	800652c <quorem>
 8007022:	4603      	mov	r3, r0
 8007024:	4639      	mov	r1, r7
 8007026:	3330      	adds	r3, #48	@ 0x30
 8007028:	9006      	str	r0, [sp, #24]
 800702a:	9803      	ldr	r0, [sp, #12]
 800702c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800702e:	f000 fc95 	bl	800795c <__mcmp>
 8007032:	462a      	mov	r2, r5
 8007034:	9008      	str	r0, [sp, #32]
 8007036:	4621      	mov	r1, r4
 8007038:	4648      	mov	r0, r9
 800703a:	f000 fcab 	bl	8007994 <__mdiff>
 800703e:	68c2      	ldr	r2, [r0, #12]
 8007040:	4606      	mov	r6, r0
 8007042:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007044:	bb02      	cbnz	r2, 8007088 <_dtoa_r+0xa48>
 8007046:	4601      	mov	r1, r0
 8007048:	9803      	ldr	r0, [sp, #12]
 800704a:	f000 fc87 	bl	800795c <__mcmp>
 800704e:	4602      	mov	r2, r0
 8007050:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007052:	4631      	mov	r1, r6
 8007054:	4648      	mov	r0, r9
 8007056:	e9cd 320b 	strd	r3, r2, [sp, #44]	@ 0x2c
 800705a:	f000 fa03 	bl	8007464 <_Bfree>
 800705e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007060:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8007062:	9e04      	ldr	r6, [sp, #16]
 8007064:	ea42 0103 	orr.w	r1, r2, r3
 8007068:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800706a:	4319      	orrs	r1, r3
 800706c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800706e:	d10d      	bne.n	800708c <_dtoa_r+0xa4c>
 8007070:	2b39      	cmp	r3, #57	@ 0x39
 8007072:	d027      	beq.n	80070c4 <_dtoa_r+0xa84>
 8007074:	9a08      	ldr	r2, [sp, #32]
 8007076:	2a00      	cmp	r2, #0
 8007078:	dd01      	ble.n	800707e <_dtoa_r+0xa3e>
 800707a:	9b06      	ldr	r3, [sp, #24]
 800707c:	3331      	adds	r3, #49	@ 0x31
 800707e:	f88b 3000 	strb.w	r3, [fp]
 8007082:	e52e      	b.n	8006ae2 <_dtoa_r+0x4a2>
 8007084:	4628      	mov	r0, r5
 8007086:	e7b9      	b.n	8006ffc <_dtoa_r+0x9bc>
 8007088:	2201      	movs	r2, #1
 800708a:	e7e2      	b.n	8007052 <_dtoa_r+0xa12>
 800708c:	9908      	ldr	r1, [sp, #32]
 800708e:	2900      	cmp	r1, #0
 8007090:	db04      	blt.n	800709c <_dtoa_r+0xa5c>
 8007092:	9820      	ldr	r0, [sp, #128]	@ 0x80
 8007094:	4301      	orrs	r1, r0
 8007096:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007098:	4301      	orrs	r1, r0
 800709a:	d120      	bne.n	80070de <_dtoa_r+0xa9e>
 800709c:	2a00      	cmp	r2, #0
 800709e:	ddee      	ble.n	800707e <_dtoa_r+0xa3e>
 80070a0:	2201      	movs	r2, #1
 80070a2:	9903      	ldr	r1, [sp, #12]
 80070a4:	4648      	mov	r0, r9
 80070a6:	9304      	str	r3, [sp, #16]
 80070a8:	f000 fbec 	bl	8007884 <__lshift>
 80070ac:	4621      	mov	r1, r4
 80070ae:	9003      	str	r0, [sp, #12]
 80070b0:	f000 fc54 	bl	800795c <__mcmp>
 80070b4:	2800      	cmp	r0, #0
 80070b6:	9b04      	ldr	r3, [sp, #16]
 80070b8:	dc02      	bgt.n	80070c0 <_dtoa_r+0xa80>
 80070ba:	d1e0      	bne.n	800707e <_dtoa_r+0xa3e>
 80070bc:	07da      	lsls	r2, r3, #31
 80070be:	d5de      	bpl.n	800707e <_dtoa_r+0xa3e>
 80070c0:	2b39      	cmp	r3, #57	@ 0x39
 80070c2:	d1da      	bne.n	800707a <_dtoa_r+0xa3a>
 80070c4:	2339      	movs	r3, #57	@ 0x39
 80070c6:	f88b 3000 	strb.w	r3, [fp]
 80070ca:	4633      	mov	r3, r6
 80070cc:	461e      	mov	r6, r3
 80070ce:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80070d2:	3b01      	subs	r3, #1
 80070d4:	2a39      	cmp	r2, #57	@ 0x39
 80070d6:	d04e      	beq.n	8007176 <_dtoa_r+0xb36>
 80070d8:	3201      	adds	r2, #1
 80070da:	701a      	strb	r2, [r3, #0]
 80070dc:	e501      	b.n	8006ae2 <_dtoa_r+0x4a2>
 80070de:	2a00      	cmp	r2, #0
 80070e0:	dd03      	ble.n	80070ea <_dtoa_r+0xaaa>
 80070e2:	2b39      	cmp	r3, #57	@ 0x39
 80070e4:	d0ee      	beq.n	80070c4 <_dtoa_r+0xa84>
 80070e6:	3301      	adds	r3, #1
 80070e8:	e7c9      	b.n	800707e <_dtoa_r+0xa3e>
 80070ea:	9a04      	ldr	r2, [sp, #16]
 80070ec:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80070ee:	f802 3c01 	strb.w	r3, [r2, #-1]
 80070f2:	428a      	cmp	r2, r1
 80070f4:	d028      	beq.n	8007148 <_dtoa_r+0xb08>
 80070f6:	2300      	movs	r3, #0
 80070f8:	220a      	movs	r2, #10
 80070fa:	9903      	ldr	r1, [sp, #12]
 80070fc:	4648      	mov	r0, r9
 80070fe:	f000 f9d3 	bl	80074a8 <__multadd>
 8007102:	42af      	cmp	r7, r5
 8007104:	9003      	str	r0, [sp, #12]
 8007106:	f04f 0300 	mov.w	r3, #0
 800710a:	f04f 020a 	mov.w	r2, #10
 800710e:	4639      	mov	r1, r7
 8007110:	4648      	mov	r0, r9
 8007112:	d107      	bne.n	8007124 <_dtoa_r+0xae4>
 8007114:	f000 f9c8 	bl	80074a8 <__multadd>
 8007118:	4607      	mov	r7, r0
 800711a:	4605      	mov	r5, r0
 800711c:	9b04      	ldr	r3, [sp, #16]
 800711e:	3301      	adds	r3, #1
 8007120:	9304      	str	r3, [sp, #16]
 8007122:	e777      	b.n	8007014 <_dtoa_r+0x9d4>
 8007124:	f000 f9c0 	bl	80074a8 <__multadd>
 8007128:	4629      	mov	r1, r5
 800712a:	4607      	mov	r7, r0
 800712c:	2300      	movs	r3, #0
 800712e:	220a      	movs	r2, #10
 8007130:	4648      	mov	r0, r9
 8007132:	f000 f9b9 	bl	80074a8 <__multadd>
 8007136:	4605      	mov	r5, r0
 8007138:	e7f0      	b.n	800711c <_dtoa_r+0xadc>
 800713a:	f1bb 0f00 	cmp.w	fp, #0
 800713e:	bfcc      	ite	gt
 8007140:	465e      	movgt	r6, fp
 8007142:	2601      	movle	r6, #1
 8007144:	2700      	movs	r7, #0
 8007146:	4456      	add	r6, sl
 8007148:	2201      	movs	r2, #1
 800714a:	9903      	ldr	r1, [sp, #12]
 800714c:	4648      	mov	r0, r9
 800714e:	9304      	str	r3, [sp, #16]
 8007150:	f000 fb98 	bl	8007884 <__lshift>
 8007154:	4621      	mov	r1, r4
 8007156:	9003      	str	r0, [sp, #12]
 8007158:	f000 fc00 	bl	800795c <__mcmp>
 800715c:	2800      	cmp	r0, #0
 800715e:	dcb4      	bgt.n	80070ca <_dtoa_r+0xa8a>
 8007160:	d102      	bne.n	8007168 <_dtoa_r+0xb28>
 8007162:	9b04      	ldr	r3, [sp, #16]
 8007164:	07db      	lsls	r3, r3, #31
 8007166:	d4b0      	bmi.n	80070ca <_dtoa_r+0xa8a>
 8007168:	4633      	mov	r3, r6
 800716a:	461e      	mov	r6, r3
 800716c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007170:	2a30      	cmp	r2, #48	@ 0x30
 8007172:	d0fa      	beq.n	800716a <_dtoa_r+0xb2a>
 8007174:	e4b5      	b.n	8006ae2 <_dtoa_r+0x4a2>
 8007176:	459a      	cmp	sl, r3
 8007178:	d1a8      	bne.n	80070cc <_dtoa_r+0xa8c>
 800717a:	2331      	movs	r3, #49	@ 0x31
 800717c:	f108 0801 	add.w	r8, r8, #1
 8007180:	f88a 3000 	strb.w	r3, [sl]
 8007184:	e4ad      	b.n	8006ae2 <_dtoa_r+0x4a2>
 8007186:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8007188:	f8df a058 	ldr.w	sl, [pc, #88]	@ 80071e4 <_dtoa_r+0xba4>
 800718c:	b11b      	cbz	r3, 8007196 <_dtoa_r+0xb56>
 800718e:	f10a 0308 	add.w	r3, sl, #8
 8007192:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8007194:	6013      	str	r3, [r2, #0]
 8007196:	4650      	mov	r0, sl
 8007198:	b017      	add	sp, #92	@ 0x5c
 800719a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800719e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80071a0:	2b01      	cmp	r3, #1
 80071a2:	f77f ae2e 	ble.w	8006e02 <_dtoa_r+0x7c2>
 80071a6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80071a8:	930a      	str	r3, [sp, #40]	@ 0x28
 80071aa:	2001      	movs	r0, #1
 80071ac:	e64d      	b.n	8006e4a <_dtoa_r+0x80a>
 80071ae:	f1bb 0f00 	cmp.w	fp, #0
 80071b2:	f77f aed9 	ble.w	8006f68 <_dtoa_r+0x928>
 80071b6:	4656      	mov	r6, sl
 80071b8:	4621      	mov	r1, r4
 80071ba:	9803      	ldr	r0, [sp, #12]
 80071bc:	f7ff f9b6 	bl	800652c <quorem>
 80071c0:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 80071c4:	f806 3b01 	strb.w	r3, [r6], #1
 80071c8:	eba6 020a 	sub.w	r2, r6, sl
 80071cc:	4593      	cmp	fp, r2
 80071ce:	ddb4      	ble.n	800713a <_dtoa_r+0xafa>
 80071d0:	2300      	movs	r3, #0
 80071d2:	220a      	movs	r2, #10
 80071d4:	4648      	mov	r0, r9
 80071d6:	9903      	ldr	r1, [sp, #12]
 80071d8:	f000 f966 	bl	80074a8 <__multadd>
 80071dc:	9003      	str	r0, [sp, #12]
 80071de:	e7eb      	b.n	80071b8 <_dtoa_r+0xb78>
 80071e0:	08009d23 	.word	0x08009d23
 80071e4:	08009ca7 	.word	0x08009ca7

080071e8 <_free_r>:
 80071e8:	b538      	push	{r3, r4, r5, lr}
 80071ea:	4605      	mov	r5, r0
 80071ec:	2900      	cmp	r1, #0
 80071ee:	d040      	beq.n	8007272 <_free_r+0x8a>
 80071f0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80071f4:	1f0c      	subs	r4, r1, #4
 80071f6:	2b00      	cmp	r3, #0
 80071f8:	bfb8      	it	lt
 80071fa:	18e4      	addlt	r4, r4, r3
 80071fc:	f000 f8e6 	bl	80073cc <__malloc_lock>
 8007200:	4a1c      	ldr	r2, [pc, #112]	@ (8007274 <_free_r+0x8c>)
 8007202:	6813      	ldr	r3, [r2, #0]
 8007204:	b933      	cbnz	r3, 8007214 <_free_r+0x2c>
 8007206:	6063      	str	r3, [r4, #4]
 8007208:	6014      	str	r4, [r2, #0]
 800720a:	4628      	mov	r0, r5
 800720c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007210:	f000 b8e2 	b.w	80073d8 <__malloc_unlock>
 8007214:	42a3      	cmp	r3, r4
 8007216:	d908      	bls.n	800722a <_free_r+0x42>
 8007218:	6820      	ldr	r0, [r4, #0]
 800721a:	1821      	adds	r1, r4, r0
 800721c:	428b      	cmp	r3, r1
 800721e:	bf01      	itttt	eq
 8007220:	6819      	ldreq	r1, [r3, #0]
 8007222:	685b      	ldreq	r3, [r3, #4]
 8007224:	1809      	addeq	r1, r1, r0
 8007226:	6021      	streq	r1, [r4, #0]
 8007228:	e7ed      	b.n	8007206 <_free_r+0x1e>
 800722a:	461a      	mov	r2, r3
 800722c:	685b      	ldr	r3, [r3, #4]
 800722e:	b10b      	cbz	r3, 8007234 <_free_r+0x4c>
 8007230:	42a3      	cmp	r3, r4
 8007232:	d9fa      	bls.n	800722a <_free_r+0x42>
 8007234:	6811      	ldr	r1, [r2, #0]
 8007236:	1850      	adds	r0, r2, r1
 8007238:	42a0      	cmp	r0, r4
 800723a:	d10b      	bne.n	8007254 <_free_r+0x6c>
 800723c:	6820      	ldr	r0, [r4, #0]
 800723e:	4401      	add	r1, r0
 8007240:	1850      	adds	r0, r2, r1
 8007242:	4283      	cmp	r3, r0
 8007244:	6011      	str	r1, [r2, #0]
 8007246:	d1e0      	bne.n	800720a <_free_r+0x22>
 8007248:	6818      	ldr	r0, [r3, #0]
 800724a:	685b      	ldr	r3, [r3, #4]
 800724c:	4408      	add	r0, r1
 800724e:	6010      	str	r0, [r2, #0]
 8007250:	6053      	str	r3, [r2, #4]
 8007252:	e7da      	b.n	800720a <_free_r+0x22>
 8007254:	d902      	bls.n	800725c <_free_r+0x74>
 8007256:	230c      	movs	r3, #12
 8007258:	602b      	str	r3, [r5, #0]
 800725a:	e7d6      	b.n	800720a <_free_r+0x22>
 800725c:	6820      	ldr	r0, [r4, #0]
 800725e:	1821      	adds	r1, r4, r0
 8007260:	428b      	cmp	r3, r1
 8007262:	bf01      	itttt	eq
 8007264:	6819      	ldreq	r1, [r3, #0]
 8007266:	685b      	ldreq	r3, [r3, #4]
 8007268:	1809      	addeq	r1, r1, r0
 800726a:	6021      	streq	r1, [r4, #0]
 800726c:	6063      	str	r3, [r4, #4]
 800726e:	6054      	str	r4, [r2, #4]
 8007270:	e7cb      	b.n	800720a <_free_r+0x22>
 8007272:	bd38      	pop	{r3, r4, r5, pc}
 8007274:	20000648 	.word	0x20000648

08007278 <malloc>:
 8007278:	4b02      	ldr	r3, [pc, #8]	@ (8007284 <malloc+0xc>)
 800727a:	4601      	mov	r1, r0
 800727c:	6818      	ldr	r0, [r3, #0]
 800727e:	f000 b825 	b.w	80072cc <_malloc_r>
 8007282:	bf00      	nop
 8007284:	20000018 	.word	0x20000018

08007288 <sbrk_aligned>:
 8007288:	b570      	push	{r4, r5, r6, lr}
 800728a:	4e0f      	ldr	r6, [pc, #60]	@ (80072c8 <sbrk_aligned+0x40>)
 800728c:	460c      	mov	r4, r1
 800728e:	6831      	ldr	r1, [r6, #0]
 8007290:	4605      	mov	r5, r0
 8007292:	b911      	cbnz	r1, 800729a <sbrk_aligned+0x12>
 8007294:	f001 ffc2 	bl	800921c <_sbrk_r>
 8007298:	6030      	str	r0, [r6, #0]
 800729a:	4621      	mov	r1, r4
 800729c:	4628      	mov	r0, r5
 800729e:	f001 ffbd 	bl	800921c <_sbrk_r>
 80072a2:	1c43      	adds	r3, r0, #1
 80072a4:	d103      	bne.n	80072ae <sbrk_aligned+0x26>
 80072a6:	f04f 34ff 	mov.w	r4, #4294967295
 80072aa:	4620      	mov	r0, r4
 80072ac:	bd70      	pop	{r4, r5, r6, pc}
 80072ae:	1cc4      	adds	r4, r0, #3
 80072b0:	f024 0403 	bic.w	r4, r4, #3
 80072b4:	42a0      	cmp	r0, r4
 80072b6:	d0f8      	beq.n	80072aa <sbrk_aligned+0x22>
 80072b8:	1a21      	subs	r1, r4, r0
 80072ba:	4628      	mov	r0, r5
 80072bc:	f001 ffae 	bl	800921c <_sbrk_r>
 80072c0:	3001      	adds	r0, #1
 80072c2:	d1f2      	bne.n	80072aa <sbrk_aligned+0x22>
 80072c4:	e7ef      	b.n	80072a6 <sbrk_aligned+0x1e>
 80072c6:	bf00      	nop
 80072c8:	20000644 	.word	0x20000644

080072cc <_malloc_r>:
 80072cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80072d0:	1ccd      	adds	r5, r1, #3
 80072d2:	f025 0503 	bic.w	r5, r5, #3
 80072d6:	3508      	adds	r5, #8
 80072d8:	2d0c      	cmp	r5, #12
 80072da:	bf38      	it	cc
 80072dc:	250c      	movcc	r5, #12
 80072de:	2d00      	cmp	r5, #0
 80072e0:	4606      	mov	r6, r0
 80072e2:	db01      	blt.n	80072e8 <_malloc_r+0x1c>
 80072e4:	42a9      	cmp	r1, r5
 80072e6:	d904      	bls.n	80072f2 <_malloc_r+0x26>
 80072e8:	230c      	movs	r3, #12
 80072ea:	6033      	str	r3, [r6, #0]
 80072ec:	2000      	movs	r0, #0
 80072ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80072f2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80073c8 <_malloc_r+0xfc>
 80072f6:	f000 f869 	bl	80073cc <__malloc_lock>
 80072fa:	f8d8 3000 	ldr.w	r3, [r8]
 80072fe:	461c      	mov	r4, r3
 8007300:	bb44      	cbnz	r4, 8007354 <_malloc_r+0x88>
 8007302:	4629      	mov	r1, r5
 8007304:	4630      	mov	r0, r6
 8007306:	f7ff ffbf 	bl	8007288 <sbrk_aligned>
 800730a:	1c43      	adds	r3, r0, #1
 800730c:	4604      	mov	r4, r0
 800730e:	d158      	bne.n	80073c2 <_malloc_r+0xf6>
 8007310:	f8d8 4000 	ldr.w	r4, [r8]
 8007314:	4627      	mov	r7, r4
 8007316:	2f00      	cmp	r7, #0
 8007318:	d143      	bne.n	80073a2 <_malloc_r+0xd6>
 800731a:	2c00      	cmp	r4, #0
 800731c:	d04b      	beq.n	80073b6 <_malloc_r+0xea>
 800731e:	6823      	ldr	r3, [r4, #0]
 8007320:	4639      	mov	r1, r7
 8007322:	4630      	mov	r0, r6
 8007324:	eb04 0903 	add.w	r9, r4, r3
 8007328:	f001 ff78 	bl	800921c <_sbrk_r>
 800732c:	4581      	cmp	r9, r0
 800732e:	d142      	bne.n	80073b6 <_malloc_r+0xea>
 8007330:	6821      	ldr	r1, [r4, #0]
 8007332:	4630      	mov	r0, r6
 8007334:	1a6d      	subs	r5, r5, r1
 8007336:	4629      	mov	r1, r5
 8007338:	f7ff ffa6 	bl	8007288 <sbrk_aligned>
 800733c:	3001      	adds	r0, #1
 800733e:	d03a      	beq.n	80073b6 <_malloc_r+0xea>
 8007340:	6823      	ldr	r3, [r4, #0]
 8007342:	442b      	add	r3, r5
 8007344:	6023      	str	r3, [r4, #0]
 8007346:	f8d8 3000 	ldr.w	r3, [r8]
 800734a:	685a      	ldr	r2, [r3, #4]
 800734c:	bb62      	cbnz	r2, 80073a8 <_malloc_r+0xdc>
 800734e:	f8c8 7000 	str.w	r7, [r8]
 8007352:	e00f      	b.n	8007374 <_malloc_r+0xa8>
 8007354:	6822      	ldr	r2, [r4, #0]
 8007356:	1b52      	subs	r2, r2, r5
 8007358:	d420      	bmi.n	800739c <_malloc_r+0xd0>
 800735a:	2a0b      	cmp	r2, #11
 800735c:	d917      	bls.n	800738e <_malloc_r+0xc2>
 800735e:	1961      	adds	r1, r4, r5
 8007360:	42a3      	cmp	r3, r4
 8007362:	6025      	str	r5, [r4, #0]
 8007364:	bf18      	it	ne
 8007366:	6059      	strne	r1, [r3, #4]
 8007368:	6863      	ldr	r3, [r4, #4]
 800736a:	bf08      	it	eq
 800736c:	f8c8 1000 	streq.w	r1, [r8]
 8007370:	5162      	str	r2, [r4, r5]
 8007372:	604b      	str	r3, [r1, #4]
 8007374:	4630      	mov	r0, r6
 8007376:	f000 f82f 	bl	80073d8 <__malloc_unlock>
 800737a:	f104 000b 	add.w	r0, r4, #11
 800737e:	1d23      	adds	r3, r4, #4
 8007380:	f020 0007 	bic.w	r0, r0, #7
 8007384:	1ac2      	subs	r2, r0, r3
 8007386:	bf1c      	itt	ne
 8007388:	1a1b      	subne	r3, r3, r0
 800738a:	50a3      	strne	r3, [r4, r2]
 800738c:	e7af      	b.n	80072ee <_malloc_r+0x22>
 800738e:	6862      	ldr	r2, [r4, #4]
 8007390:	42a3      	cmp	r3, r4
 8007392:	bf0c      	ite	eq
 8007394:	f8c8 2000 	streq.w	r2, [r8]
 8007398:	605a      	strne	r2, [r3, #4]
 800739a:	e7eb      	b.n	8007374 <_malloc_r+0xa8>
 800739c:	4623      	mov	r3, r4
 800739e:	6864      	ldr	r4, [r4, #4]
 80073a0:	e7ae      	b.n	8007300 <_malloc_r+0x34>
 80073a2:	463c      	mov	r4, r7
 80073a4:	687f      	ldr	r7, [r7, #4]
 80073a6:	e7b6      	b.n	8007316 <_malloc_r+0x4a>
 80073a8:	461a      	mov	r2, r3
 80073aa:	685b      	ldr	r3, [r3, #4]
 80073ac:	42a3      	cmp	r3, r4
 80073ae:	d1fb      	bne.n	80073a8 <_malloc_r+0xdc>
 80073b0:	2300      	movs	r3, #0
 80073b2:	6053      	str	r3, [r2, #4]
 80073b4:	e7de      	b.n	8007374 <_malloc_r+0xa8>
 80073b6:	230c      	movs	r3, #12
 80073b8:	4630      	mov	r0, r6
 80073ba:	6033      	str	r3, [r6, #0]
 80073bc:	f000 f80c 	bl	80073d8 <__malloc_unlock>
 80073c0:	e794      	b.n	80072ec <_malloc_r+0x20>
 80073c2:	6005      	str	r5, [r0, #0]
 80073c4:	e7d6      	b.n	8007374 <_malloc_r+0xa8>
 80073c6:	bf00      	nop
 80073c8:	20000648 	.word	0x20000648

080073cc <__malloc_lock>:
 80073cc:	4801      	ldr	r0, [pc, #4]	@ (80073d4 <__malloc_lock+0x8>)
 80073ce:	f7ff b898 	b.w	8006502 <__retarget_lock_acquire_recursive>
 80073d2:	bf00      	nop
 80073d4:	20000640 	.word	0x20000640

080073d8 <__malloc_unlock>:
 80073d8:	4801      	ldr	r0, [pc, #4]	@ (80073e0 <__malloc_unlock+0x8>)
 80073da:	f7ff b893 	b.w	8006504 <__retarget_lock_release_recursive>
 80073de:	bf00      	nop
 80073e0:	20000640 	.word	0x20000640

080073e4 <_Balloc>:
 80073e4:	b570      	push	{r4, r5, r6, lr}
 80073e6:	69c6      	ldr	r6, [r0, #28]
 80073e8:	4604      	mov	r4, r0
 80073ea:	460d      	mov	r5, r1
 80073ec:	b976      	cbnz	r6, 800740c <_Balloc+0x28>
 80073ee:	2010      	movs	r0, #16
 80073f0:	f7ff ff42 	bl	8007278 <malloc>
 80073f4:	4602      	mov	r2, r0
 80073f6:	61e0      	str	r0, [r4, #28]
 80073f8:	b920      	cbnz	r0, 8007404 <_Balloc+0x20>
 80073fa:	216b      	movs	r1, #107	@ 0x6b
 80073fc:	4b17      	ldr	r3, [pc, #92]	@ (800745c <_Balloc+0x78>)
 80073fe:	4818      	ldr	r0, [pc, #96]	@ (8007460 <_Balloc+0x7c>)
 8007400:	f001 ff30 	bl	8009264 <__assert_func>
 8007404:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007408:	6006      	str	r6, [r0, #0]
 800740a:	60c6      	str	r6, [r0, #12]
 800740c:	69e6      	ldr	r6, [r4, #28]
 800740e:	68f3      	ldr	r3, [r6, #12]
 8007410:	b183      	cbz	r3, 8007434 <_Balloc+0x50>
 8007412:	69e3      	ldr	r3, [r4, #28]
 8007414:	68db      	ldr	r3, [r3, #12]
 8007416:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800741a:	b9b8      	cbnz	r0, 800744c <_Balloc+0x68>
 800741c:	2101      	movs	r1, #1
 800741e:	fa01 f605 	lsl.w	r6, r1, r5
 8007422:	1d72      	adds	r2, r6, #5
 8007424:	4620      	mov	r0, r4
 8007426:	0092      	lsls	r2, r2, #2
 8007428:	f001 ff3a 	bl	80092a0 <_calloc_r>
 800742c:	b160      	cbz	r0, 8007448 <_Balloc+0x64>
 800742e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007432:	e00e      	b.n	8007452 <_Balloc+0x6e>
 8007434:	2221      	movs	r2, #33	@ 0x21
 8007436:	2104      	movs	r1, #4
 8007438:	4620      	mov	r0, r4
 800743a:	f001 ff31 	bl	80092a0 <_calloc_r>
 800743e:	69e3      	ldr	r3, [r4, #28]
 8007440:	60f0      	str	r0, [r6, #12]
 8007442:	68db      	ldr	r3, [r3, #12]
 8007444:	2b00      	cmp	r3, #0
 8007446:	d1e4      	bne.n	8007412 <_Balloc+0x2e>
 8007448:	2000      	movs	r0, #0
 800744a:	bd70      	pop	{r4, r5, r6, pc}
 800744c:	6802      	ldr	r2, [r0, #0]
 800744e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007452:	2300      	movs	r3, #0
 8007454:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007458:	e7f7      	b.n	800744a <_Balloc+0x66>
 800745a:	bf00      	nop
 800745c:	08009cb4 	.word	0x08009cb4
 8007460:	08009d34 	.word	0x08009d34

08007464 <_Bfree>:
 8007464:	b570      	push	{r4, r5, r6, lr}
 8007466:	69c6      	ldr	r6, [r0, #28]
 8007468:	4605      	mov	r5, r0
 800746a:	460c      	mov	r4, r1
 800746c:	b976      	cbnz	r6, 800748c <_Bfree+0x28>
 800746e:	2010      	movs	r0, #16
 8007470:	f7ff ff02 	bl	8007278 <malloc>
 8007474:	4602      	mov	r2, r0
 8007476:	61e8      	str	r0, [r5, #28]
 8007478:	b920      	cbnz	r0, 8007484 <_Bfree+0x20>
 800747a:	218f      	movs	r1, #143	@ 0x8f
 800747c:	4b08      	ldr	r3, [pc, #32]	@ (80074a0 <_Bfree+0x3c>)
 800747e:	4809      	ldr	r0, [pc, #36]	@ (80074a4 <_Bfree+0x40>)
 8007480:	f001 fef0 	bl	8009264 <__assert_func>
 8007484:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007488:	6006      	str	r6, [r0, #0]
 800748a:	60c6      	str	r6, [r0, #12]
 800748c:	b13c      	cbz	r4, 800749e <_Bfree+0x3a>
 800748e:	69eb      	ldr	r3, [r5, #28]
 8007490:	6862      	ldr	r2, [r4, #4]
 8007492:	68db      	ldr	r3, [r3, #12]
 8007494:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007498:	6021      	str	r1, [r4, #0]
 800749a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800749e:	bd70      	pop	{r4, r5, r6, pc}
 80074a0:	08009cb4 	.word	0x08009cb4
 80074a4:	08009d34 	.word	0x08009d34

080074a8 <__multadd>:
 80074a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80074ac:	4607      	mov	r7, r0
 80074ae:	460c      	mov	r4, r1
 80074b0:	461e      	mov	r6, r3
 80074b2:	2000      	movs	r0, #0
 80074b4:	690d      	ldr	r5, [r1, #16]
 80074b6:	f101 0c14 	add.w	ip, r1, #20
 80074ba:	f8dc 3000 	ldr.w	r3, [ip]
 80074be:	3001      	adds	r0, #1
 80074c0:	b299      	uxth	r1, r3
 80074c2:	fb02 6101 	mla	r1, r2, r1, r6
 80074c6:	0c1e      	lsrs	r6, r3, #16
 80074c8:	0c0b      	lsrs	r3, r1, #16
 80074ca:	fb02 3306 	mla	r3, r2, r6, r3
 80074ce:	b289      	uxth	r1, r1
 80074d0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80074d4:	4285      	cmp	r5, r0
 80074d6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80074da:	f84c 1b04 	str.w	r1, [ip], #4
 80074de:	dcec      	bgt.n	80074ba <__multadd+0x12>
 80074e0:	b30e      	cbz	r6, 8007526 <__multadd+0x7e>
 80074e2:	68a3      	ldr	r3, [r4, #8]
 80074e4:	42ab      	cmp	r3, r5
 80074e6:	dc19      	bgt.n	800751c <__multadd+0x74>
 80074e8:	6861      	ldr	r1, [r4, #4]
 80074ea:	4638      	mov	r0, r7
 80074ec:	3101      	adds	r1, #1
 80074ee:	f7ff ff79 	bl	80073e4 <_Balloc>
 80074f2:	4680      	mov	r8, r0
 80074f4:	b928      	cbnz	r0, 8007502 <__multadd+0x5a>
 80074f6:	4602      	mov	r2, r0
 80074f8:	21ba      	movs	r1, #186	@ 0xba
 80074fa:	4b0c      	ldr	r3, [pc, #48]	@ (800752c <__multadd+0x84>)
 80074fc:	480c      	ldr	r0, [pc, #48]	@ (8007530 <__multadd+0x88>)
 80074fe:	f001 feb1 	bl	8009264 <__assert_func>
 8007502:	6922      	ldr	r2, [r4, #16]
 8007504:	f104 010c 	add.w	r1, r4, #12
 8007508:	3202      	adds	r2, #2
 800750a:	0092      	lsls	r2, r2, #2
 800750c:	300c      	adds	r0, #12
 800750e:	f001 fe95 	bl	800923c <memcpy>
 8007512:	4621      	mov	r1, r4
 8007514:	4638      	mov	r0, r7
 8007516:	f7ff ffa5 	bl	8007464 <_Bfree>
 800751a:	4644      	mov	r4, r8
 800751c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007520:	3501      	adds	r5, #1
 8007522:	615e      	str	r6, [r3, #20]
 8007524:	6125      	str	r5, [r4, #16]
 8007526:	4620      	mov	r0, r4
 8007528:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800752c:	08009d23 	.word	0x08009d23
 8007530:	08009d34 	.word	0x08009d34

08007534 <__s2b>:
 8007534:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007538:	4615      	mov	r5, r2
 800753a:	2209      	movs	r2, #9
 800753c:	461f      	mov	r7, r3
 800753e:	3308      	adds	r3, #8
 8007540:	460c      	mov	r4, r1
 8007542:	fb93 f3f2 	sdiv	r3, r3, r2
 8007546:	4606      	mov	r6, r0
 8007548:	2201      	movs	r2, #1
 800754a:	2100      	movs	r1, #0
 800754c:	429a      	cmp	r2, r3
 800754e:	db09      	blt.n	8007564 <__s2b+0x30>
 8007550:	4630      	mov	r0, r6
 8007552:	f7ff ff47 	bl	80073e4 <_Balloc>
 8007556:	b940      	cbnz	r0, 800756a <__s2b+0x36>
 8007558:	4602      	mov	r2, r0
 800755a:	21d3      	movs	r1, #211	@ 0xd3
 800755c:	4b18      	ldr	r3, [pc, #96]	@ (80075c0 <__s2b+0x8c>)
 800755e:	4819      	ldr	r0, [pc, #100]	@ (80075c4 <__s2b+0x90>)
 8007560:	f001 fe80 	bl	8009264 <__assert_func>
 8007564:	0052      	lsls	r2, r2, #1
 8007566:	3101      	adds	r1, #1
 8007568:	e7f0      	b.n	800754c <__s2b+0x18>
 800756a:	9b08      	ldr	r3, [sp, #32]
 800756c:	2d09      	cmp	r5, #9
 800756e:	6143      	str	r3, [r0, #20]
 8007570:	f04f 0301 	mov.w	r3, #1
 8007574:	6103      	str	r3, [r0, #16]
 8007576:	dd16      	ble.n	80075a6 <__s2b+0x72>
 8007578:	f104 0909 	add.w	r9, r4, #9
 800757c:	46c8      	mov	r8, r9
 800757e:	442c      	add	r4, r5
 8007580:	f818 3b01 	ldrb.w	r3, [r8], #1
 8007584:	4601      	mov	r1, r0
 8007586:	220a      	movs	r2, #10
 8007588:	4630      	mov	r0, r6
 800758a:	3b30      	subs	r3, #48	@ 0x30
 800758c:	f7ff ff8c 	bl	80074a8 <__multadd>
 8007590:	45a0      	cmp	r8, r4
 8007592:	d1f5      	bne.n	8007580 <__s2b+0x4c>
 8007594:	f1a5 0408 	sub.w	r4, r5, #8
 8007598:	444c      	add	r4, r9
 800759a:	1b2d      	subs	r5, r5, r4
 800759c:	1963      	adds	r3, r4, r5
 800759e:	42bb      	cmp	r3, r7
 80075a0:	db04      	blt.n	80075ac <__s2b+0x78>
 80075a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80075a6:	2509      	movs	r5, #9
 80075a8:	340a      	adds	r4, #10
 80075aa:	e7f6      	b.n	800759a <__s2b+0x66>
 80075ac:	f814 3b01 	ldrb.w	r3, [r4], #1
 80075b0:	4601      	mov	r1, r0
 80075b2:	220a      	movs	r2, #10
 80075b4:	4630      	mov	r0, r6
 80075b6:	3b30      	subs	r3, #48	@ 0x30
 80075b8:	f7ff ff76 	bl	80074a8 <__multadd>
 80075bc:	e7ee      	b.n	800759c <__s2b+0x68>
 80075be:	bf00      	nop
 80075c0:	08009d23 	.word	0x08009d23
 80075c4:	08009d34 	.word	0x08009d34

080075c8 <__hi0bits>:
 80075c8:	4603      	mov	r3, r0
 80075ca:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80075ce:	bf3a      	itte	cc
 80075d0:	0403      	lslcc	r3, r0, #16
 80075d2:	2010      	movcc	r0, #16
 80075d4:	2000      	movcs	r0, #0
 80075d6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80075da:	bf3c      	itt	cc
 80075dc:	021b      	lslcc	r3, r3, #8
 80075de:	3008      	addcc	r0, #8
 80075e0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80075e4:	bf3c      	itt	cc
 80075e6:	011b      	lslcc	r3, r3, #4
 80075e8:	3004      	addcc	r0, #4
 80075ea:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80075ee:	bf3c      	itt	cc
 80075f0:	009b      	lslcc	r3, r3, #2
 80075f2:	3002      	addcc	r0, #2
 80075f4:	2b00      	cmp	r3, #0
 80075f6:	db05      	blt.n	8007604 <__hi0bits+0x3c>
 80075f8:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80075fc:	f100 0001 	add.w	r0, r0, #1
 8007600:	bf08      	it	eq
 8007602:	2020      	moveq	r0, #32
 8007604:	4770      	bx	lr

08007606 <__lo0bits>:
 8007606:	6803      	ldr	r3, [r0, #0]
 8007608:	4602      	mov	r2, r0
 800760a:	f013 0007 	ands.w	r0, r3, #7
 800760e:	d00b      	beq.n	8007628 <__lo0bits+0x22>
 8007610:	07d9      	lsls	r1, r3, #31
 8007612:	d421      	bmi.n	8007658 <__lo0bits+0x52>
 8007614:	0798      	lsls	r0, r3, #30
 8007616:	bf49      	itett	mi
 8007618:	085b      	lsrmi	r3, r3, #1
 800761a:	089b      	lsrpl	r3, r3, #2
 800761c:	2001      	movmi	r0, #1
 800761e:	6013      	strmi	r3, [r2, #0]
 8007620:	bf5c      	itt	pl
 8007622:	2002      	movpl	r0, #2
 8007624:	6013      	strpl	r3, [r2, #0]
 8007626:	4770      	bx	lr
 8007628:	b299      	uxth	r1, r3
 800762a:	b909      	cbnz	r1, 8007630 <__lo0bits+0x2a>
 800762c:	2010      	movs	r0, #16
 800762e:	0c1b      	lsrs	r3, r3, #16
 8007630:	b2d9      	uxtb	r1, r3
 8007632:	b909      	cbnz	r1, 8007638 <__lo0bits+0x32>
 8007634:	3008      	adds	r0, #8
 8007636:	0a1b      	lsrs	r3, r3, #8
 8007638:	0719      	lsls	r1, r3, #28
 800763a:	bf04      	itt	eq
 800763c:	091b      	lsreq	r3, r3, #4
 800763e:	3004      	addeq	r0, #4
 8007640:	0799      	lsls	r1, r3, #30
 8007642:	bf04      	itt	eq
 8007644:	089b      	lsreq	r3, r3, #2
 8007646:	3002      	addeq	r0, #2
 8007648:	07d9      	lsls	r1, r3, #31
 800764a:	d403      	bmi.n	8007654 <__lo0bits+0x4e>
 800764c:	085b      	lsrs	r3, r3, #1
 800764e:	f100 0001 	add.w	r0, r0, #1
 8007652:	d003      	beq.n	800765c <__lo0bits+0x56>
 8007654:	6013      	str	r3, [r2, #0]
 8007656:	4770      	bx	lr
 8007658:	2000      	movs	r0, #0
 800765a:	4770      	bx	lr
 800765c:	2020      	movs	r0, #32
 800765e:	4770      	bx	lr

08007660 <__i2b>:
 8007660:	b510      	push	{r4, lr}
 8007662:	460c      	mov	r4, r1
 8007664:	2101      	movs	r1, #1
 8007666:	f7ff febd 	bl	80073e4 <_Balloc>
 800766a:	4602      	mov	r2, r0
 800766c:	b928      	cbnz	r0, 800767a <__i2b+0x1a>
 800766e:	f240 1145 	movw	r1, #325	@ 0x145
 8007672:	4b04      	ldr	r3, [pc, #16]	@ (8007684 <__i2b+0x24>)
 8007674:	4804      	ldr	r0, [pc, #16]	@ (8007688 <__i2b+0x28>)
 8007676:	f001 fdf5 	bl	8009264 <__assert_func>
 800767a:	2301      	movs	r3, #1
 800767c:	6144      	str	r4, [r0, #20]
 800767e:	6103      	str	r3, [r0, #16]
 8007680:	bd10      	pop	{r4, pc}
 8007682:	bf00      	nop
 8007684:	08009d23 	.word	0x08009d23
 8007688:	08009d34 	.word	0x08009d34

0800768c <__multiply>:
 800768c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007690:	4617      	mov	r7, r2
 8007692:	690a      	ldr	r2, [r1, #16]
 8007694:	693b      	ldr	r3, [r7, #16]
 8007696:	4689      	mov	r9, r1
 8007698:	429a      	cmp	r2, r3
 800769a:	bfa2      	ittt	ge
 800769c:	463b      	movge	r3, r7
 800769e:	460f      	movge	r7, r1
 80076a0:	4699      	movge	r9, r3
 80076a2:	693d      	ldr	r5, [r7, #16]
 80076a4:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80076a8:	68bb      	ldr	r3, [r7, #8]
 80076aa:	6879      	ldr	r1, [r7, #4]
 80076ac:	eb05 060a 	add.w	r6, r5, sl
 80076b0:	42b3      	cmp	r3, r6
 80076b2:	b085      	sub	sp, #20
 80076b4:	bfb8      	it	lt
 80076b6:	3101      	addlt	r1, #1
 80076b8:	f7ff fe94 	bl	80073e4 <_Balloc>
 80076bc:	b930      	cbnz	r0, 80076cc <__multiply+0x40>
 80076be:	4602      	mov	r2, r0
 80076c0:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80076c4:	4b40      	ldr	r3, [pc, #256]	@ (80077c8 <__multiply+0x13c>)
 80076c6:	4841      	ldr	r0, [pc, #260]	@ (80077cc <__multiply+0x140>)
 80076c8:	f001 fdcc 	bl	8009264 <__assert_func>
 80076cc:	f100 0414 	add.w	r4, r0, #20
 80076d0:	4623      	mov	r3, r4
 80076d2:	2200      	movs	r2, #0
 80076d4:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 80076d8:	4573      	cmp	r3, lr
 80076da:	d320      	bcc.n	800771e <__multiply+0x92>
 80076dc:	f107 0814 	add.w	r8, r7, #20
 80076e0:	f109 0114 	add.w	r1, r9, #20
 80076e4:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 80076e8:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 80076ec:	9302      	str	r3, [sp, #8]
 80076ee:	1beb      	subs	r3, r5, r7
 80076f0:	3b15      	subs	r3, #21
 80076f2:	f023 0303 	bic.w	r3, r3, #3
 80076f6:	3304      	adds	r3, #4
 80076f8:	3715      	adds	r7, #21
 80076fa:	42bd      	cmp	r5, r7
 80076fc:	bf38      	it	cc
 80076fe:	2304      	movcc	r3, #4
 8007700:	9301      	str	r3, [sp, #4]
 8007702:	9b02      	ldr	r3, [sp, #8]
 8007704:	9103      	str	r1, [sp, #12]
 8007706:	428b      	cmp	r3, r1
 8007708:	d80c      	bhi.n	8007724 <__multiply+0x98>
 800770a:	2e00      	cmp	r6, #0
 800770c:	dd03      	ble.n	8007716 <__multiply+0x8a>
 800770e:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8007712:	2b00      	cmp	r3, #0
 8007714:	d055      	beq.n	80077c2 <__multiply+0x136>
 8007716:	6106      	str	r6, [r0, #16]
 8007718:	b005      	add	sp, #20
 800771a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800771e:	f843 2b04 	str.w	r2, [r3], #4
 8007722:	e7d9      	b.n	80076d8 <__multiply+0x4c>
 8007724:	f8b1 a000 	ldrh.w	sl, [r1]
 8007728:	f1ba 0f00 	cmp.w	sl, #0
 800772c:	d01f      	beq.n	800776e <__multiply+0xe2>
 800772e:	46c4      	mov	ip, r8
 8007730:	46a1      	mov	r9, r4
 8007732:	2700      	movs	r7, #0
 8007734:	f85c 2b04 	ldr.w	r2, [ip], #4
 8007738:	f8d9 3000 	ldr.w	r3, [r9]
 800773c:	fa1f fb82 	uxth.w	fp, r2
 8007740:	b29b      	uxth	r3, r3
 8007742:	fb0a 330b 	mla	r3, sl, fp, r3
 8007746:	443b      	add	r3, r7
 8007748:	f8d9 7000 	ldr.w	r7, [r9]
 800774c:	0c12      	lsrs	r2, r2, #16
 800774e:	0c3f      	lsrs	r7, r7, #16
 8007750:	fb0a 7202 	mla	r2, sl, r2, r7
 8007754:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8007758:	b29b      	uxth	r3, r3
 800775a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800775e:	4565      	cmp	r5, ip
 8007760:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8007764:	f849 3b04 	str.w	r3, [r9], #4
 8007768:	d8e4      	bhi.n	8007734 <__multiply+0xa8>
 800776a:	9b01      	ldr	r3, [sp, #4]
 800776c:	50e7      	str	r7, [r4, r3]
 800776e:	9b03      	ldr	r3, [sp, #12]
 8007770:	3104      	adds	r1, #4
 8007772:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8007776:	f1b9 0f00 	cmp.w	r9, #0
 800777a:	d020      	beq.n	80077be <__multiply+0x132>
 800777c:	4647      	mov	r7, r8
 800777e:	46a4      	mov	ip, r4
 8007780:	f04f 0a00 	mov.w	sl, #0
 8007784:	6823      	ldr	r3, [r4, #0]
 8007786:	f8b7 b000 	ldrh.w	fp, [r7]
 800778a:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800778e:	b29b      	uxth	r3, r3
 8007790:	fb09 220b 	mla	r2, r9, fp, r2
 8007794:	4452      	add	r2, sl
 8007796:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800779a:	f84c 3b04 	str.w	r3, [ip], #4
 800779e:	f857 3b04 	ldr.w	r3, [r7], #4
 80077a2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80077a6:	f8bc 3000 	ldrh.w	r3, [ip]
 80077aa:	42bd      	cmp	r5, r7
 80077ac:	fb09 330a 	mla	r3, r9, sl, r3
 80077b0:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 80077b4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80077b8:	d8e5      	bhi.n	8007786 <__multiply+0xfa>
 80077ba:	9a01      	ldr	r2, [sp, #4]
 80077bc:	50a3      	str	r3, [r4, r2]
 80077be:	3404      	adds	r4, #4
 80077c0:	e79f      	b.n	8007702 <__multiply+0x76>
 80077c2:	3e01      	subs	r6, #1
 80077c4:	e7a1      	b.n	800770a <__multiply+0x7e>
 80077c6:	bf00      	nop
 80077c8:	08009d23 	.word	0x08009d23
 80077cc:	08009d34 	.word	0x08009d34

080077d0 <__pow5mult>:
 80077d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80077d4:	4615      	mov	r5, r2
 80077d6:	f012 0203 	ands.w	r2, r2, #3
 80077da:	4607      	mov	r7, r0
 80077dc:	460e      	mov	r6, r1
 80077de:	d007      	beq.n	80077f0 <__pow5mult+0x20>
 80077e0:	4c25      	ldr	r4, [pc, #148]	@ (8007878 <__pow5mult+0xa8>)
 80077e2:	3a01      	subs	r2, #1
 80077e4:	2300      	movs	r3, #0
 80077e6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80077ea:	f7ff fe5d 	bl	80074a8 <__multadd>
 80077ee:	4606      	mov	r6, r0
 80077f0:	10ad      	asrs	r5, r5, #2
 80077f2:	d03d      	beq.n	8007870 <__pow5mult+0xa0>
 80077f4:	69fc      	ldr	r4, [r7, #28]
 80077f6:	b97c      	cbnz	r4, 8007818 <__pow5mult+0x48>
 80077f8:	2010      	movs	r0, #16
 80077fa:	f7ff fd3d 	bl	8007278 <malloc>
 80077fe:	4602      	mov	r2, r0
 8007800:	61f8      	str	r0, [r7, #28]
 8007802:	b928      	cbnz	r0, 8007810 <__pow5mult+0x40>
 8007804:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8007808:	4b1c      	ldr	r3, [pc, #112]	@ (800787c <__pow5mult+0xac>)
 800780a:	481d      	ldr	r0, [pc, #116]	@ (8007880 <__pow5mult+0xb0>)
 800780c:	f001 fd2a 	bl	8009264 <__assert_func>
 8007810:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007814:	6004      	str	r4, [r0, #0]
 8007816:	60c4      	str	r4, [r0, #12]
 8007818:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800781c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007820:	b94c      	cbnz	r4, 8007836 <__pow5mult+0x66>
 8007822:	f240 2171 	movw	r1, #625	@ 0x271
 8007826:	4638      	mov	r0, r7
 8007828:	f7ff ff1a 	bl	8007660 <__i2b>
 800782c:	2300      	movs	r3, #0
 800782e:	4604      	mov	r4, r0
 8007830:	f8c8 0008 	str.w	r0, [r8, #8]
 8007834:	6003      	str	r3, [r0, #0]
 8007836:	f04f 0900 	mov.w	r9, #0
 800783a:	07eb      	lsls	r3, r5, #31
 800783c:	d50a      	bpl.n	8007854 <__pow5mult+0x84>
 800783e:	4631      	mov	r1, r6
 8007840:	4622      	mov	r2, r4
 8007842:	4638      	mov	r0, r7
 8007844:	f7ff ff22 	bl	800768c <__multiply>
 8007848:	4680      	mov	r8, r0
 800784a:	4631      	mov	r1, r6
 800784c:	4638      	mov	r0, r7
 800784e:	f7ff fe09 	bl	8007464 <_Bfree>
 8007852:	4646      	mov	r6, r8
 8007854:	106d      	asrs	r5, r5, #1
 8007856:	d00b      	beq.n	8007870 <__pow5mult+0xa0>
 8007858:	6820      	ldr	r0, [r4, #0]
 800785a:	b938      	cbnz	r0, 800786c <__pow5mult+0x9c>
 800785c:	4622      	mov	r2, r4
 800785e:	4621      	mov	r1, r4
 8007860:	4638      	mov	r0, r7
 8007862:	f7ff ff13 	bl	800768c <__multiply>
 8007866:	6020      	str	r0, [r4, #0]
 8007868:	f8c0 9000 	str.w	r9, [r0]
 800786c:	4604      	mov	r4, r0
 800786e:	e7e4      	b.n	800783a <__pow5mult+0x6a>
 8007870:	4630      	mov	r0, r6
 8007872:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007876:	bf00      	nop
 8007878:	08009e44 	.word	0x08009e44
 800787c:	08009cb4 	.word	0x08009cb4
 8007880:	08009d34 	.word	0x08009d34

08007884 <__lshift>:
 8007884:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007888:	460c      	mov	r4, r1
 800788a:	4607      	mov	r7, r0
 800788c:	4691      	mov	r9, r2
 800788e:	6923      	ldr	r3, [r4, #16]
 8007890:	6849      	ldr	r1, [r1, #4]
 8007892:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007896:	68a3      	ldr	r3, [r4, #8]
 8007898:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800789c:	f108 0601 	add.w	r6, r8, #1
 80078a0:	42b3      	cmp	r3, r6
 80078a2:	db0b      	blt.n	80078bc <__lshift+0x38>
 80078a4:	4638      	mov	r0, r7
 80078a6:	f7ff fd9d 	bl	80073e4 <_Balloc>
 80078aa:	4605      	mov	r5, r0
 80078ac:	b948      	cbnz	r0, 80078c2 <__lshift+0x3e>
 80078ae:	4602      	mov	r2, r0
 80078b0:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80078b4:	4b27      	ldr	r3, [pc, #156]	@ (8007954 <__lshift+0xd0>)
 80078b6:	4828      	ldr	r0, [pc, #160]	@ (8007958 <__lshift+0xd4>)
 80078b8:	f001 fcd4 	bl	8009264 <__assert_func>
 80078bc:	3101      	adds	r1, #1
 80078be:	005b      	lsls	r3, r3, #1
 80078c0:	e7ee      	b.n	80078a0 <__lshift+0x1c>
 80078c2:	2300      	movs	r3, #0
 80078c4:	f100 0114 	add.w	r1, r0, #20
 80078c8:	f100 0210 	add.w	r2, r0, #16
 80078cc:	4618      	mov	r0, r3
 80078ce:	4553      	cmp	r3, sl
 80078d0:	db33      	blt.n	800793a <__lshift+0xb6>
 80078d2:	6920      	ldr	r0, [r4, #16]
 80078d4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80078d8:	f104 0314 	add.w	r3, r4, #20
 80078dc:	f019 091f 	ands.w	r9, r9, #31
 80078e0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80078e4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80078e8:	d02b      	beq.n	8007942 <__lshift+0xbe>
 80078ea:	468a      	mov	sl, r1
 80078ec:	2200      	movs	r2, #0
 80078ee:	f1c9 0e20 	rsb	lr, r9, #32
 80078f2:	6818      	ldr	r0, [r3, #0]
 80078f4:	fa00 f009 	lsl.w	r0, r0, r9
 80078f8:	4310      	orrs	r0, r2
 80078fa:	f84a 0b04 	str.w	r0, [sl], #4
 80078fe:	f853 2b04 	ldr.w	r2, [r3], #4
 8007902:	459c      	cmp	ip, r3
 8007904:	fa22 f20e 	lsr.w	r2, r2, lr
 8007908:	d8f3      	bhi.n	80078f2 <__lshift+0x6e>
 800790a:	ebac 0304 	sub.w	r3, ip, r4
 800790e:	3b15      	subs	r3, #21
 8007910:	f023 0303 	bic.w	r3, r3, #3
 8007914:	3304      	adds	r3, #4
 8007916:	f104 0015 	add.w	r0, r4, #21
 800791a:	4560      	cmp	r0, ip
 800791c:	bf88      	it	hi
 800791e:	2304      	movhi	r3, #4
 8007920:	50ca      	str	r2, [r1, r3]
 8007922:	b10a      	cbz	r2, 8007928 <__lshift+0xa4>
 8007924:	f108 0602 	add.w	r6, r8, #2
 8007928:	3e01      	subs	r6, #1
 800792a:	4638      	mov	r0, r7
 800792c:	4621      	mov	r1, r4
 800792e:	612e      	str	r6, [r5, #16]
 8007930:	f7ff fd98 	bl	8007464 <_Bfree>
 8007934:	4628      	mov	r0, r5
 8007936:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800793a:	f842 0f04 	str.w	r0, [r2, #4]!
 800793e:	3301      	adds	r3, #1
 8007940:	e7c5      	b.n	80078ce <__lshift+0x4a>
 8007942:	3904      	subs	r1, #4
 8007944:	f853 2b04 	ldr.w	r2, [r3], #4
 8007948:	459c      	cmp	ip, r3
 800794a:	f841 2f04 	str.w	r2, [r1, #4]!
 800794e:	d8f9      	bhi.n	8007944 <__lshift+0xc0>
 8007950:	e7ea      	b.n	8007928 <__lshift+0xa4>
 8007952:	bf00      	nop
 8007954:	08009d23 	.word	0x08009d23
 8007958:	08009d34 	.word	0x08009d34

0800795c <__mcmp>:
 800795c:	4603      	mov	r3, r0
 800795e:	690a      	ldr	r2, [r1, #16]
 8007960:	6900      	ldr	r0, [r0, #16]
 8007962:	b530      	push	{r4, r5, lr}
 8007964:	1a80      	subs	r0, r0, r2
 8007966:	d10e      	bne.n	8007986 <__mcmp+0x2a>
 8007968:	3314      	adds	r3, #20
 800796a:	3114      	adds	r1, #20
 800796c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8007970:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8007974:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007978:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800797c:	4295      	cmp	r5, r2
 800797e:	d003      	beq.n	8007988 <__mcmp+0x2c>
 8007980:	d205      	bcs.n	800798e <__mcmp+0x32>
 8007982:	f04f 30ff 	mov.w	r0, #4294967295
 8007986:	bd30      	pop	{r4, r5, pc}
 8007988:	42a3      	cmp	r3, r4
 800798a:	d3f3      	bcc.n	8007974 <__mcmp+0x18>
 800798c:	e7fb      	b.n	8007986 <__mcmp+0x2a>
 800798e:	2001      	movs	r0, #1
 8007990:	e7f9      	b.n	8007986 <__mcmp+0x2a>
	...

08007994 <__mdiff>:
 8007994:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007998:	4689      	mov	r9, r1
 800799a:	4606      	mov	r6, r0
 800799c:	4611      	mov	r1, r2
 800799e:	4648      	mov	r0, r9
 80079a0:	4614      	mov	r4, r2
 80079a2:	f7ff ffdb 	bl	800795c <__mcmp>
 80079a6:	1e05      	subs	r5, r0, #0
 80079a8:	d112      	bne.n	80079d0 <__mdiff+0x3c>
 80079aa:	4629      	mov	r1, r5
 80079ac:	4630      	mov	r0, r6
 80079ae:	f7ff fd19 	bl	80073e4 <_Balloc>
 80079b2:	4602      	mov	r2, r0
 80079b4:	b928      	cbnz	r0, 80079c2 <__mdiff+0x2e>
 80079b6:	f240 2137 	movw	r1, #567	@ 0x237
 80079ba:	4b3e      	ldr	r3, [pc, #248]	@ (8007ab4 <__mdiff+0x120>)
 80079bc:	483e      	ldr	r0, [pc, #248]	@ (8007ab8 <__mdiff+0x124>)
 80079be:	f001 fc51 	bl	8009264 <__assert_func>
 80079c2:	2301      	movs	r3, #1
 80079c4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80079c8:	4610      	mov	r0, r2
 80079ca:	b003      	add	sp, #12
 80079cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80079d0:	bfbc      	itt	lt
 80079d2:	464b      	movlt	r3, r9
 80079d4:	46a1      	movlt	r9, r4
 80079d6:	4630      	mov	r0, r6
 80079d8:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80079dc:	bfba      	itte	lt
 80079de:	461c      	movlt	r4, r3
 80079e0:	2501      	movlt	r5, #1
 80079e2:	2500      	movge	r5, #0
 80079e4:	f7ff fcfe 	bl	80073e4 <_Balloc>
 80079e8:	4602      	mov	r2, r0
 80079ea:	b918      	cbnz	r0, 80079f4 <__mdiff+0x60>
 80079ec:	f240 2145 	movw	r1, #581	@ 0x245
 80079f0:	4b30      	ldr	r3, [pc, #192]	@ (8007ab4 <__mdiff+0x120>)
 80079f2:	e7e3      	b.n	80079bc <__mdiff+0x28>
 80079f4:	f100 0b14 	add.w	fp, r0, #20
 80079f8:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80079fc:	f109 0310 	add.w	r3, r9, #16
 8007a00:	60c5      	str	r5, [r0, #12]
 8007a02:	f04f 0c00 	mov.w	ip, #0
 8007a06:	f109 0514 	add.w	r5, r9, #20
 8007a0a:	46d9      	mov	r9, fp
 8007a0c:	6926      	ldr	r6, [r4, #16]
 8007a0e:	f104 0e14 	add.w	lr, r4, #20
 8007a12:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8007a16:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8007a1a:	9301      	str	r3, [sp, #4]
 8007a1c:	9b01      	ldr	r3, [sp, #4]
 8007a1e:	f85e 0b04 	ldr.w	r0, [lr], #4
 8007a22:	f853 af04 	ldr.w	sl, [r3, #4]!
 8007a26:	b281      	uxth	r1, r0
 8007a28:	9301      	str	r3, [sp, #4]
 8007a2a:	fa1f f38a 	uxth.w	r3, sl
 8007a2e:	1a5b      	subs	r3, r3, r1
 8007a30:	0c00      	lsrs	r0, r0, #16
 8007a32:	4463      	add	r3, ip
 8007a34:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8007a38:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8007a3c:	b29b      	uxth	r3, r3
 8007a3e:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8007a42:	4576      	cmp	r6, lr
 8007a44:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007a48:	f849 3b04 	str.w	r3, [r9], #4
 8007a4c:	d8e6      	bhi.n	8007a1c <__mdiff+0x88>
 8007a4e:	1b33      	subs	r3, r6, r4
 8007a50:	3b15      	subs	r3, #21
 8007a52:	f023 0303 	bic.w	r3, r3, #3
 8007a56:	3415      	adds	r4, #21
 8007a58:	3304      	adds	r3, #4
 8007a5a:	42a6      	cmp	r6, r4
 8007a5c:	bf38      	it	cc
 8007a5e:	2304      	movcc	r3, #4
 8007a60:	441d      	add	r5, r3
 8007a62:	445b      	add	r3, fp
 8007a64:	461e      	mov	r6, r3
 8007a66:	462c      	mov	r4, r5
 8007a68:	4544      	cmp	r4, r8
 8007a6a:	d30e      	bcc.n	8007a8a <__mdiff+0xf6>
 8007a6c:	f108 0103 	add.w	r1, r8, #3
 8007a70:	1b49      	subs	r1, r1, r5
 8007a72:	f021 0103 	bic.w	r1, r1, #3
 8007a76:	3d03      	subs	r5, #3
 8007a78:	45a8      	cmp	r8, r5
 8007a7a:	bf38      	it	cc
 8007a7c:	2100      	movcc	r1, #0
 8007a7e:	440b      	add	r3, r1
 8007a80:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007a84:	b199      	cbz	r1, 8007aae <__mdiff+0x11a>
 8007a86:	6117      	str	r7, [r2, #16]
 8007a88:	e79e      	b.n	80079c8 <__mdiff+0x34>
 8007a8a:	46e6      	mov	lr, ip
 8007a8c:	f854 1b04 	ldr.w	r1, [r4], #4
 8007a90:	fa1f fc81 	uxth.w	ip, r1
 8007a94:	44f4      	add	ip, lr
 8007a96:	0c08      	lsrs	r0, r1, #16
 8007a98:	4471      	add	r1, lr
 8007a9a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8007a9e:	b289      	uxth	r1, r1
 8007aa0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8007aa4:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007aa8:	f846 1b04 	str.w	r1, [r6], #4
 8007aac:	e7dc      	b.n	8007a68 <__mdiff+0xd4>
 8007aae:	3f01      	subs	r7, #1
 8007ab0:	e7e6      	b.n	8007a80 <__mdiff+0xec>
 8007ab2:	bf00      	nop
 8007ab4:	08009d23 	.word	0x08009d23
 8007ab8:	08009d34 	.word	0x08009d34

08007abc <__ulp>:
 8007abc:	4b0e      	ldr	r3, [pc, #56]	@ (8007af8 <__ulp+0x3c>)
 8007abe:	400b      	ands	r3, r1
 8007ac0:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8007ac4:	2b00      	cmp	r3, #0
 8007ac6:	dc08      	bgt.n	8007ada <__ulp+0x1e>
 8007ac8:	425b      	negs	r3, r3
 8007aca:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8007ace:	ea4f 5223 	mov.w	r2, r3, asr #20
 8007ad2:	da04      	bge.n	8007ade <__ulp+0x22>
 8007ad4:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8007ad8:	4113      	asrs	r3, r2
 8007ada:	2200      	movs	r2, #0
 8007adc:	e008      	b.n	8007af0 <__ulp+0x34>
 8007ade:	f1a2 0314 	sub.w	r3, r2, #20
 8007ae2:	2b1e      	cmp	r3, #30
 8007ae4:	bfd6      	itet	le
 8007ae6:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8007aea:	2201      	movgt	r2, #1
 8007aec:	40da      	lsrle	r2, r3
 8007aee:	2300      	movs	r3, #0
 8007af0:	4619      	mov	r1, r3
 8007af2:	4610      	mov	r0, r2
 8007af4:	4770      	bx	lr
 8007af6:	bf00      	nop
 8007af8:	7ff00000 	.word	0x7ff00000

08007afc <__b2d>:
 8007afc:	6902      	ldr	r2, [r0, #16]
 8007afe:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007b00:	f100 0614 	add.w	r6, r0, #20
 8007b04:	eb06 0282 	add.w	r2, r6, r2, lsl #2
 8007b08:	f852 4c04 	ldr.w	r4, [r2, #-4]
 8007b0c:	4f1e      	ldr	r7, [pc, #120]	@ (8007b88 <__b2d+0x8c>)
 8007b0e:	4620      	mov	r0, r4
 8007b10:	f7ff fd5a 	bl	80075c8 <__hi0bits>
 8007b14:	4603      	mov	r3, r0
 8007b16:	f1c0 0020 	rsb	r0, r0, #32
 8007b1a:	2b0a      	cmp	r3, #10
 8007b1c:	f1a2 0504 	sub.w	r5, r2, #4
 8007b20:	6008      	str	r0, [r1, #0]
 8007b22:	dc12      	bgt.n	8007b4a <__b2d+0x4e>
 8007b24:	42ae      	cmp	r6, r5
 8007b26:	bf2c      	ite	cs
 8007b28:	2200      	movcs	r2, #0
 8007b2a:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 8007b2e:	f1c3 0c0b 	rsb	ip, r3, #11
 8007b32:	3315      	adds	r3, #21
 8007b34:	fa24 fe0c 	lsr.w	lr, r4, ip
 8007b38:	fa04 f303 	lsl.w	r3, r4, r3
 8007b3c:	fa22 f20c 	lsr.w	r2, r2, ip
 8007b40:	ea4e 0107 	orr.w	r1, lr, r7
 8007b44:	431a      	orrs	r2, r3
 8007b46:	4610      	mov	r0, r2
 8007b48:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007b4a:	42ae      	cmp	r6, r5
 8007b4c:	bf36      	itet	cc
 8007b4e:	f1a2 0508 	subcc.w	r5, r2, #8
 8007b52:	2200      	movcs	r2, #0
 8007b54:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 8007b58:	3b0b      	subs	r3, #11
 8007b5a:	d012      	beq.n	8007b82 <__b2d+0x86>
 8007b5c:	f1c3 0720 	rsb	r7, r3, #32
 8007b60:	fa22 f107 	lsr.w	r1, r2, r7
 8007b64:	409c      	lsls	r4, r3
 8007b66:	430c      	orrs	r4, r1
 8007b68:	42b5      	cmp	r5, r6
 8007b6a:	f044 517f 	orr.w	r1, r4, #1069547520	@ 0x3fc00000
 8007b6e:	bf94      	ite	ls
 8007b70:	2400      	movls	r4, #0
 8007b72:	f855 4c04 	ldrhi.w	r4, [r5, #-4]
 8007b76:	409a      	lsls	r2, r3
 8007b78:	40fc      	lsrs	r4, r7
 8007b7a:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 8007b7e:	4322      	orrs	r2, r4
 8007b80:	e7e1      	b.n	8007b46 <__b2d+0x4a>
 8007b82:	ea44 0107 	orr.w	r1, r4, r7
 8007b86:	e7de      	b.n	8007b46 <__b2d+0x4a>
 8007b88:	3ff00000 	.word	0x3ff00000

08007b8c <__d2b>:
 8007b8c:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 8007b90:	2101      	movs	r1, #1
 8007b92:	4690      	mov	r8, r2
 8007b94:	4699      	mov	r9, r3
 8007b96:	9e08      	ldr	r6, [sp, #32]
 8007b98:	f7ff fc24 	bl	80073e4 <_Balloc>
 8007b9c:	4604      	mov	r4, r0
 8007b9e:	b930      	cbnz	r0, 8007bae <__d2b+0x22>
 8007ba0:	4602      	mov	r2, r0
 8007ba2:	f240 310f 	movw	r1, #783	@ 0x30f
 8007ba6:	4b23      	ldr	r3, [pc, #140]	@ (8007c34 <__d2b+0xa8>)
 8007ba8:	4823      	ldr	r0, [pc, #140]	@ (8007c38 <__d2b+0xac>)
 8007baa:	f001 fb5b 	bl	8009264 <__assert_func>
 8007bae:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8007bb2:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007bb6:	b10d      	cbz	r5, 8007bbc <__d2b+0x30>
 8007bb8:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007bbc:	9301      	str	r3, [sp, #4]
 8007bbe:	f1b8 0300 	subs.w	r3, r8, #0
 8007bc2:	d024      	beq.n	8007c0e <__d2b+0x82>
 8007bc4:	4668      	mov	r0, sp
 8007bc6:	9300      	str	r3, [sp, #0]
 8007bc8:	f7ff fd1d 	bl	8007606 <__lo0bits>
 8007bcc:	e9dd 1200 	ldrd	r1, r2, [sp]
 8007bd0:	b1d8      	cbz	r0, 8007c0a <__d2b+0x7e>
 8007bd2:	f1c0 0320 	rsb	r3, r0, #32
 8007bd6:	fa02 f303 	lsl.w	r3, r2, r3
 8007bda:	430b      	orrs	r3, r1
 8007bdc:	40c2      	lsrs	r2, r0
 8007bde:	6163      	str	r3, [r4, #20]
 8007be0:	9201      	str	r2, [sp, #4]
 8007be2:	9b01      	ldr	r3, [sp, #4]
 8007be4:	2b00      	cmp	r3, #0
 8007be6:	bf0c      	ite	eq
 8007be8:	2201      	moveq	r2, #1
 8007bea:	2202      	movne	r2, #2
 8007bec:	61a3      	str	r3, [r4, #24]
 8007bee:	6122      	str	r2, [r4, #16]
 8007bf0:	b1ad      	cbz	r5, 8007c1e <__d2b+0x92>
 8007bf2:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8007bf6:	4405      	add	r5, r0
 8007bf8:	6035      	str	r5, [r6, #0]
 8007bfa:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8007bfe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007c00:	6018      	str	r0, [r3, #0]
 8007c02:	4620      	mov	r0, r4
 8007c04:	b002      	add	sp, #8
 8007c06:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 8007c0a:	6161      	str	r1, [r4, #20]
 8007c0c:	e7e9      	b.n	8007be2 <__d2b+0x56>
 8007c0e:	a801      	add	r0, sp, #4
 8007c10:	f7ff fcf9 	bl	8007606 <__lo0bits>
 8007c14:	9b01      	ldr	r3, [sp, #4]
 8007c16:	2201      	movs	r2, #1
 8007c18:	6163      	str	r3, [r4, #20]
 8007c1a:	3020      	adds	r0, #32
 8007c1c:	e7e7      	b.n	8007bee <__d2b+0x62>
 8007c1e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8007c22:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007c26:	6030      	str	r0, [r6, #0]
 8007c28:	6918      	ldr	r0, [r3, #16]
 8007c2a:	f7ff fccd 	bl	80075c8 <__hi0bits>
 8007c2e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007c32:	e7e4      	b.n	8007bfe <__d2b+0x72>
 8007c34:	08009d23 	.word	0x08009d23
 8007c38:	08009d34 	.word	0x08009d34

08007c3c <__ratio>:
 8007c3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c40:	b085      	sub	sp, #20
 8007c42:	e9cd 1000 	strd	r1, r0, [sp]
 8007c46:	a902      	add	r1, sp, #8
 8007c48:	f7ff ff58 	bl	8007afc <__b2d>
 8007c4c:	468b      	mov	fp, r1
 8007c4e:	4606      	mov	r6, r0
 8007c50:	460f      	mov	r7, r1
 8007c52:	9800      	ldr	r0, [sp, #0]
 8007c54:	a903      	add	r1, sp, #12
 8007c56:	f7ff ff51 	bl	8007afc <__b2d>
 8007c5a:	460d      	mov	r5, r1
 8007c5c:	9b01      	ldr	r3, [sp, #4]
 8007c5e:	4689      	mov	r9, r1
 8007c60:	6919      	ldr	r1, [r3, #16]
 8007c62:	9b00      	ldr	r3, [sp, #0]
 8007c64:	4604      	mov	r4, r0
 8007c66:	691b      	ldr	r3, [r3, #16]
 8007c68:	4630      	mov	r0, r6
 8007c6a:	1ac9      	subs	r1, r1, r3
 8007c6c:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8007c70:	1a9b      	subs	r3, r3, r2
 8007c72:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8007c76:	2b00      	cmp	r3, #0
 8007c78:	bfcd      	iteet	gt
 8007c7a:	463a      	movgt	r2, r7
 8007c7c:	462a      	movle	r2, r5
 8007c7e:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8007c82:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 8007c86:	bfd8      	it	le
 8007c88:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 8007c8c:	464b      	mov	r3, r9
 8007c8e:	4622      	mov	r2, r4
 8007c90:	4659      	mov	r1, fp
 8007c92:	f7f8 fdb7 	bl	8000804 <__aeabi_ddiv>
 8007c96:	b005      	add	sp, #20
 8007c98:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08007c9c <__copybits>:
 8007c9c:	3901      	subs	r1, #1
 8007c9e:	b570      	push	{r4, r5, r6, lr}
 8007ca0:	1149      	asrs	r1, r1, #5
 8007ca2:	6914      	ldr	r4, [r2, #16]
 8007ca4:	3101      	adds	r1, #1
 8007ca6:	f102 0314 	add.w	r3, r2, #20
 8007caa:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8007cae:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8007cb2:	1f05      	subs	r5, r0, #4
 8007cb4:	42a3      	cmp	r3, r4
 8007cb6:	d30c      	bcc.n	8007cd2 <__copybits+0x36>
 8007cb8:	1aa3      	subs	r3, r4, r2
 8007cba:	3b11      	subs	r3, #17
 8007cbc:	f023 0303 	bic.w	r3, r3, #3
 8007cc0:	3211      	adds	r2, #17
 8007cc2:	42a2      	cmp	r2, r4
 8007cc4:	bf88      	it	hi
 8007cc6:	2300      	movhi	r3, #0
 8007cc8:	4418      	add	r0, r3
 8007cca:	2300      	movs	r3, #0
 8007ccc:	4288      	cmp	r0, r1
 8007cce:	d305      	bcc.n	8007cdc <__copybits+0x40>
 8007cd0:	bd70      	pop	{r4, r5, r6, pc}
 8007cd2:	f853 6b04 	ldr.w	r6, [r3], #4
 8007cd6:	f845 6f04 	str.w	r6, [r5, #4]!
 8007cda:	e7eb      	b.n	8007cb4 <__copybits+0x18>
 8007cdc:	f840 3b04 	str.w	r3, [r0], #4
 8007ce0:	e7f4      	b.n	8007ccc <__copybits+0x30>

08007ce2 <__any_on>:
 8007ce2:	f100 0214 	add.w	r2, r0, #20
 8007ce6:	6900      	ldr	r0, [r0, #16]
 8007ce8:	114b      	asrs	r3, r1, #5
 8007cea:	4298      	cmp	r0, r3
 8007cec:	b510      	push	{r4, lr}
 8007cee:	db11      	blt.n	8007d14 <__any_on+0x32>
 8007cf0:	dd0a      	ble.n	8007d08 <__any_on+0x26>
 8007cf2:	f011 011f 	ands.w	r1, r1, #31
 8007cf6:	d007      	beq.n	8007d08 <__any_on+0x26>
 8007cf8:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8007cfc:	fa24 f001 	lsr.w	r0, r4, r1
 8007d00:	fa00 f101 	lsl.w	r1, r0, r1
 8007d04:	428c      	cmp	r4, r1
 8007d06:	d10b      	bne.n	8007d20 <__any_on+0x3e>
 8007d08:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8007d0c:	4293      	cmp	r3, r2
 8007d0e:	d803      	bhi.n	8007d18 <__any_on+0x36>
 8007d10:	2000      	movs	r0, #0
 8007d12:	bd10      	pop	{r4, pc}
 8007d14:	4603      	mov	r3, r0
 8007d16:	e7f7      	b.n	8007d08 <__any_on+0x26>
 8007d18:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007d1c:	2900      	cmp	r1, #0
 8007d1e:	d0f5      	beq.n	8007d0c <__any_on+0x2a>
 8007d20:	2001      	movs	r0, #1
 8007d22:	e7f6      	b.n	8007d12 <__any_on+0x30>

08007d24 <sulp>:
 8007d24:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007d28:	460f      	mov	r7, r1
 8007d2a:	4690      	mov	r8, r2
 8007d2c:	f7ff fec6 	bl	8007abc <__ulp>
 8007d30:	4604      	mov	r4, r0
 8007d32:	460d      	mov	r5, r1
 8007d34:	f1b8 0f00 	cmp.w	r8, #0
 8007d38:	d011      	beq.n	8007d5e <sulp+0x3a>
 8007d3a:	f3c7 530a 	ubfx	r3, r7, #20, #11
 8007d3e:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8007d42:	2b00      	cmp	r3, #0
 8007d44:	dd0b      	ble.n	8007d5e <sulp+0x3a>
 8007d46:	2400      	movs	r4, #0
 8007d48:	051b      	lsls	r3, r3, #20
 8007d4a:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8007d4e:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8007d52:	4622      	mov	r2, r4
 8007d54:	462b      	mov	r3, r5
 8007d56:	f7f8 fc2b 	bl	80005b0 <__aeabi_dmul>
 8007d5a:	4604      	mov	r4, r0
 8007d5c:	460d      	mov	r5, r1
 8007d5e:	4620      	mov	r0, r4
 8007d60:	4629      	mov	r1, r5
 8007d62:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	...

08007d68 <_strtod_l>:
 8007d68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007d6c:	b09f      	sub	sp, #124	@ 0x7c
 8007d6e:	9217      	str	r2, [sp, #92]	@ 0x5c
 8007d70:	2200      	movs	r2, #0
 8007d72:	460c      	mov	r4, r1
 8007d74:	921a      	str	r2, [sp, #104]	@ 0x68
 8007d76:	f04f 0a00 	mov.w	sl, #0
 8007d7a:	f04f 0b00 	mov.w	fp, #0
 8007d7e:	460a      	mov	r2, r1
 8007d80:	9005      	str	r0, [sp, #20]
 8007d82:	9219      	str	r2, [sp, #100]	@ 0x64
 8007d84:	7811      	ldrb	r1, [r2, #0]
 8007d86:	292b      	cmp	r1, #43	@ 0x2b
 8007d88:	d048      	beq.n	8007e1c <_strtod_l+0xb4>
 8007d8a:	d836      	bhi.n	8007dfa <_strtod_l+0x92>
 8007d8c:	290d      	cmp	r1, #13
 8007d8e:	d830      	bhi.n	8007df2 <_strtod_l+0x8a>
 8007d90:	2908      	cmp	r1, #8
 8007d92:	d830      	bhi.n	8007df6 <_strtod_l+0x8e>
 8007d94:	2900      	cmp	r1, #0
 8007d96:	d039      	beq.n	8007e0c <_strtod_l+0xa4>
 8007d98:	2200      	movs	r2, #0
 8007d9a:	920e      	str	r2, [sp, #56]	@ 0x38
 8007d9c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8007d9e:	782a      	ldrb	r2, [r5, #0]
 8007da0:	2a30      	cmp	r2, #48	@ 0x30
 8007da2:	f040 80b0 	bne.w	8007f06 <_strtod_l+0x19e>
 8007da6:	786a      	ldrb	r2, [r5, #1]
 8007da8:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8007dac:	2a58      	cmp	r2, #88	@ 0x58
 8007dae:	d16c      	bne.n	8007e8a <_strtod_l+0x122>
 8007db0:	9302      	str	r3, [sp, #8]
 8007db2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007db4:	4a8f      	ldr	r2, [pc, #572]	@ (8007ff4 <_strtod_l+0x28c>)
 8007db6:	9301      	str	r3, [sp, #4]
 8007db8:	ab1a      	add	r3, sp, #104	@ 0x68
 8007dba:	9300      	str	r3, [sp, #0]
 8007dbc:	9805      	ldr	r0, [sp, #20]
 8007dbe:	ab1b      	add	r3, sp, #108	@ 0x6c
 8007dc0:	a919      	add	r1, sp, #100	@ 0x64
 8007dc2:	f001 fae9 	bl	8009398 <__gethex>
 8007dc6:	f010 060f 	ands.w	r6, r0, #15
 8007dca:	4604      	mov	r4, r0
 8007dcc:	d005      	beq.n	8007dda <_strtod_l+0x72>
 8007dce:	2e06      	cmp	r6, #6
 8007dd0:	d126      	bne.n	8007e20 <_strtod_l+0xb8>
 8007dd2:	2300      	movs	r3, #0
 8007dd4:	3501      	adds	r5, #1
 8007dd6:	9519      	str	r5, [sp, #100]	@ 0x64
 8007dd8:	930e      	str	r3, [sp, #56]	@ 0x38
 8007dda:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8007ddc:	2b00      	cmp	r3, #0
 8007dde:	f040 8582 	bne.w	80088e6 <_strtod_l+0xb7e>
 8007de2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007de4:	b1bb      	cbz	r3, 8007e16 <_strtod_l+0xae>
 8007de6:	4650      	mov	r0, sl
 8007de8:	f10b 4100 	add.w	r1, fp, #2147483648	@ 0x80000000
 8007dec:	b01f      	add	sp, #124	@ 0x7c
 8007dee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007df2:	2920      	cmp	r1, #32
 8007df4:	d1d0      	bne.n	8007d98 <_strtod_l+0x30>
 8007df6:	3201      	adds	r2, #1
 8007df8:	e7c3      	b.n	8007d82 <_strtod_l+0x1a>
 8007dfa:	292d      	cmp	r1, #45	@ 0x2d
 8007dfc:	d1cc      	bne.n	8007d98 <_strtod_l+0x30>
 8007dfe:	2101      	movs	r1, #1
 8007e00:	910e      	str	r1, [sp, #56]	@ 0x38
 8007e02:	1c51      	adds	r1, r2, #1
 8007e04:	9119      	str	r1, [sp, #100]	@ 0x64
 8007e06:	7852      	ldrb	r2, [r2, #1]
 8007e08:	2a00      	cmp	r2, #0
 8007e0a:	d1c7      	bne.n	8007d9c <_strtod_l+0x34>
 8007e0c:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8007e0e:	9419      	str	r4, [sp, #100]	@ 0x64
 8007e10:	2b00      	cmp	r3, #0
 8007e12:	f040 8566 	bne.w	80088e2 <_strtod_l+0xb7a>
 8007e16:	4650      	mov	r0, sl
 8007e18:	4659      	mov	r1, fp
 8007e1a:	e7e7      	b.n	8007dec <_strtod_l+0x84>
 8007e1c:	2100      	movs	r1, #0
 8007e1e:	e7ef      	b.n	8007e00 <_strtod_l+0x98>
 8007e20:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8007e22:	b13a      	cbz	r2, 8007e34 <_strtod_l+0xcc>
 8007e24:	2135      	movs	r1, #53	@ 0x35
 8007e26:	a81c      	add	r0, sp, #112	@ 0x70
 8007e28:	f7ff ff38 	bl	8007c9c <__copybits>
 8007e2c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007e2e:	9805      	ldr	r0, [sp, #20]
 8007e30:	f7ff fb18 	bl	8007464 <_Bfree>
 8007e34:	3e01      	subs	r6, #1
 8007e36:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8007e38:	2e04      	cmp	r6, #4
 8007e3a:	d806      	bhi.n	8007e4a <_strtod_l+0xe2>
 8007e3c:	e8df f006 	tbb	[pc, r6]
 8007e40:	201d0314 	.word	0x201d0314
 8007e44:	14          	.byte	0x14
 8007e45:	00          	.byte	0x00
 8007e46:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8007e4a:	05e1      	lsls	r1, r4, #23
 8007e4c:	bf48      	it	mi
 8007e4e:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8007e52:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8007e56:	0d1b      	lsrs	r3, r3, #20
 8007e58:	051b      	lsls	r3, r3, #20
 8007e5a:	2b00      	cmp	r3, #0
 8007e5c:	d1bd      	bne.n	8007dda <_strtod_l+0x72>
 8007e5e:	f7fe fb25 	bl	80064ac <__errno>
 8007e62:	2322      	movs	r3, #34	@ 0x22
 8007e64:	6003      	str	r3, [r0, #0]
 8007e66:	e7b8      	b.n	8007dda <_strtod_l+0x72>
 8007e68:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8007e6c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8007e70:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8007e74:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8007e78:	e7e7      	b.n	8007e4a <_strtod_l+0xe2>
 8007e7a:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 8007ff8 <_strtod_l+0x290>
 8007e7e:	e7e4      	b.n	8007e4a <_strtod_l+0xe2>
 8007e80:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8007e84:	f04f 3aff 	mov.w	sl, #4294967295
 8007e88:	e7df      	b.n	8007e4a <_strtod_l+0xe2>
 8007e8a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007e8c:	1c5a      	adds	r2, r3, #1
 8007e8e:	9219      	str	r2, [sp, #100]	@ 0x64
 8007e90:	785b      	ldrb	r3, [r3, #1]
 8007e92:	2b30      	cmp	r3, #48	@ 0x30
 8007e94:	d0f9      	beq.n	8007e8a <_strtod_l+0x122>
 8007e96:	2b00      	cmp	r3, #0
 8007e98:	d09f      	beq.n	8007dda <_strtod_l+0x72>
 8007e9a:	2301      	movs	r3, #1
 8007e9c:	2700      	movs	r7, #0
 8007e9e:	220a      	movs	r2, #10
 8007ea0:	46b9      	mov	r9, r7
 8007ea2:	9308      	str	r3, [sp, #32]
 8007ea4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007ea6:	970b      	str	r7, [sp, #44]	@ 0x2c
 8007ea8:	930c      	str	r3, [sp, #48]	@ 0x30
 8007eaa:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8007eac:	7805      	ldrb	r5, [r0, #0]
 8007eae:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8007eb2:	b2d9      	uxtb	r1, r3
 8007eb4:	2909      	cmp	r1, #9
 8007eb6:	d928      	bls.n	8007f0a <_strtod_l+0x1a2>
 8007eb8:	2201      	movs	r2, #1
 8007eba:	4950      	ldr	r1, [pc, #320]	@ (8007ffc <_strtod_l+0x294>)
 8007ebc:	f001 f99c 	bl	80091f8 <strncmp>
 8007ec0:	2800      	cmp	r0, #0
 8007ec2:	d032      	beq.n	8007f2a <_strtod_l+0x1c2>
 8007ec4:	2000      	movs	r0, #0
 8007ec6:	462a      	mov	r2, r5
 8007ec8:	4603      	mov	r3, r0
 8007eca:	464d      	mov	r5, r9
 8007ecc:	900a      	str	r0, [sp, #40]	@ 0x28
 8007ece:	2a65      	cmp	r2, #101	@ 0x65
 8007ed0:	d001      	beq.n	8007ed6 <_strtod_l+0x16e>
 8007ed2:	2a45      	cmp	r2, #69	@ 0x45
 8007ed4:	d114      	bne.n	8007f00 <_strtod_l+0x198>
 8007ed6:	b91d      	cbnz	r5, 8007ee0 <_strtod_l+0x178>
 8007ed8:	9a08      	ldr	r2, [sp, #32]
 8007eda:	4302      	orrs	r2, r0
 8007edc:	d096      	beq.n	8007e0c <_strtod_l+0xa4>
 8007ede:	2500      	movs	r5, #0
 8007ee0:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8007ee2:	1c62      	adds	r2, r4, #1
 8007ee4:	9219      	str	r2, [sp, #100]	@ 0x64
 8007ee6:	7862      	ldrb	r2, [r4, #1]
 8007ee8:	2a2b      	cmp	r2, #43	@ 0x2b
 8007eea:	d07a      	beq.n	8007fe2 <_strtod_l+0x27a>
 8007eec:	2a2d      	cmp	r2, #45	@ 0x2d
 8007eee:	d07e      	beq.n	8007fee <_strtod_l+0x286>
 8007ef0:	f04f 0c00 	mov.w	ip, #0
 8007ef4:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8007ef8:	2909      	cmp	r1, #9
 8007efa:	f240 8085 	bls.w	8008008 <_strtod_l+0x2a0>
 8007efe:	9419      	str	r4, [sp, #100]	@ 0x64
 8007f00:	f04f 0800 	mov.w	r8, #0
 8007f04:	e0a5      	b.n	8008052 <_strtod_l+0x2ea>
 8007f06:	2300      	movs	r3, #0
 8007f08:	e7c8      	b.n	8007e9c <_strtod_l+0x134>
 8007f0a:	f1b9 0f08 	cmp.w	r9, #8
 8007f0e:	bfd8      	it	le
 8007f10:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 8007f12:	f100 0001 	add.w	r0, r0, #1
 8007f16:	bfd6      	itet	le
 8007f18:	fb02 3301 	mlale	r3, r2, r1, r3
 8007f1c:	fb02 3707 	mlagt	r7, r2, r7, r3
 8007f20:	930b      	strle	r3, [sp, #44]	@ 0x2c
 8007f22:	f109 0901 	add.w	r9, r9, #1
 8007f26:	9019      	str	r0, [sp, #100]	@ 0x64
 8007f28:	e7bf      	b.n	8007eaa <_strtod_l+0x142>
 8007f2a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007f2c:	1c5a      	adds	r2, r3, #1
 8007f2e:	9219      	str	r2, [sp, #100]	@ 0x64
 8007f30:	785a      	ldrb	r2, [r3, #1]
 8007f32:	f1b9 0f00 	cmp.w	r9, #0
 8007f36:	d03b      	beq.n	8007fb0 <_strtod_l+0x248>
 8007f38:	464d      	mov	r5, r9
 8007f3a:	900a      	str	r0, [sp, #40]	@ 0x28
 8007f3c:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8007f40:	2b09      	cmp	r3, #9
 8007f42:	d912      	bls.n	8007f6a <_strtod_l+0x202>
 8007f44:	2301      	movs	r3, #1
 8007f46:	e7c2      	b.n	8007ece <_strtod_l+0x166>
 8007f48:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007f4a:	3001      	adds	r0, #1
 8007f4c:	1c5a      	adds	r2, r3, #1
 8007f4e:	9219      	str	r2, [sp, #100]	@ 0x64
 8007f50:	785a      	ldrb	r2, [r3, #1]
 8007f52:	2a30      	cmp	r2, #48	@ 0x30
 8007f54:	d0f8      	beq.n	8007f48 <_strtod_l+0x1e0>
 8007f56:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8007f5a:	2b08      	cmp	r3, #8
 8007f5c:	f200 84c8 	bhi.w	80088f0 <_strtod_l+0xb88>
 8007f60:	900a      	str	r0, [sp, #40]	@ 0x28
 8007f62:	2000      	movs	r0, #0
 8007f64:	4605      	mov	r5, r0
 8007f66:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007f68:	930c      	str	r3, [sp, #48]	@ 0x30
 8007f6a:	3a30      	subs	r2, #48	@ 0x30
 8007f6c:	f100 0301 	add.w	r3, r0, #1
 8007f70:	d018      	beq.n	8007fa4 <_strtod_l+0x23c>
 8007f72:	462e      	mov	r6, r5
 8007f74:	f04f 0e0a 	mov.w	lr, #10
 8007f78:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007f7a:	4419      	add	r1, r3
 8007f7c:	910a      	str	r1, [sp, #40]	@ 0x28
 8007f7e:	1c71      	adds	r1, r6, #1
 8007f80:	eba1 0c05 	sub.w	ip, r1, r5
 8007f84:	4563      	cmp	r3, ip
 8007f86:	dc15      	bgt.n	8007fb4 <_strtod_l+0x24c>
 8007f88:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 8007f8c:	182b      	adds	r3, r5, r0
 8007f8e:	2b08      	cmp	r3, #8
 8007f90:	f105 0501 	add.w	r5, r5, #1
 8007f94:	4405      	add	r5, r0
 8007f96:	dc1a      	bgt.n	8007fce <_strtod_l+0x266>
 8007f98:	230a      	movs	r3, #10
 8007f9a:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007f9c:	fb03 2301 	mla	r3, r3, r1, r2
 8007fa0:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007fa2:	2300      	movs	r3, #0
 8007fa4:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8007fa6:	4618      	mov	r0, r3
 8007fa8:	1c51      	adds	r1, r2, #1
 8007faa:	9119      	str	r1, [sp, #100]	@ 0x64
 8007fac:	7852      	ldrb	r2, [r2, #1]
 8007fae:	e7c5      	b.n	8007f3c <_strtod_l+0x1d4>
 8007fb0:	4648      	mov	r0, r9
 8007fb2:	e7ce      	b.n	8007f52 <_strtod_l+0x1ea>
 8007fb4:	2e08      	cmp	r6, #8
 8007fb6:	dc05      	bgt.n	8007fc4 <_strtod_l+0x25c>
 8007fb8:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8007fba:	fb0e f606 	mul.w	r6, lr, r6
 8007fbe:	960b      	str	r6, [sp, #44]	@ 0x2c
 8007fc0:	460e      	mov	r6, r1
 8007fc2:	e7dc      	b.n	8007f7e <_strtod_l+0x216>
 8007fc4:	2910      	cmp	r1, #16
 8007fc6:	bfd8      	it	le
 8007fc8:	fb0e f707 	mulle.w	r7, lr, r7
 8007fcc:	e7f8      	b.n	8007fc0 <_strtod_l+0x258>
 8007fce:	2b0f      	cmp	r3, #15
 8007fd0:	bfdc      	itt	le
 8007fd2:	230a      	movle	r3, #10
 8007fd4:	fb03 2707 	mlale	r7, r3, r7, r2
 8007fd8:	e7e3      	b.n	8007fa2 <_strtod_l+0x23a>
 8007fda:	2300      	movs	r3, #0
 8007fdc:	930a      	str	r3, [sp, #40]	@ 0x28
 8007fde:	2301      	movs	r3, #1
 8007fe0:	e77a      	b.n	8007ed8 <_strtod_l+0x170>
 8007fe2:	f04f 0c00 	mov.w	ip, #0
 8007fe6:	1ca2      	adds	r2, r4, #2
 8007fe8:	9219      	str	r2, [sp, #100]	@ 0x64
 8007fea:	78a2      	ldrb	r2, [r4, #2]
 8007fec:	e782      	b.n	8007ef4 <_strtod_l+0x18c>
 8007fee:	f04f 0c01 	mov.w	ip, #1
 8007ff2:	e7f8      	b.n	8007fe6 <_strtod_l+0x27e>
 8007ff4:	08009f54 	.word	0x08009f54
 8007ff8:	7ff00000 	.word	0x7ff00000
 8007ffc:	08009d8d 	.word	0x08009d8d
 8008000:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008002:	1c51      	adds	r1, r2, #1
 8008004:	9119      	str	r1, [sp, #100]	@ 0x64
 8008006:	7852      	ldrb	r2, [r2, #1]
 8008008:	2a30      	cmp	r2, #48	@ 0x30
 800800a:	d0f9      	beq.n	8008000 <_strtod_l+0x298>
 800800c:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8008010:	2908      	cmp	r1, #8
 8008012:	f63f af75 	bhi.w	8007f00 <_strtod_l+0x198>
 8008016:	f04f 080a 	mov.w	r8, #10
 800801a:	3a30      	subs	r2, #48	@ 0x30
 800801c:	9209      	str	r2, [sp, #36]	@ 0x24
 800801e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008020:	920f      	str	r2, [sp, #60]	@ 0x3c
 8008022:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008024:	1c56      	adds	r6, r2, #1
 8008026:	9619      	str	r6, [sp, #100]	@ 0x64
 8008028:	7852      	ldrb	r2, [r2, #1]
 800802a:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800802e:	f1be 0f09 	cmp.w	lr, #9
 8008032:	d939      	bls.n	80080a8 <_strtod_l+0x340>
 8008034:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8008036:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800803a:	1a76      	subs	r6, r6, r1
 800803c:	2e08      	cmp	r6, #8
 800803e:	dc03      	bgt.n	8008048 <_strtod_l+0x2e0>
 8008040:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008042:	4588      	cmp	r8, r1
 8008044:	bfa8      	it	ge
 8008046:	4688      	movge	r8, r1
 8008048:	f1bc 0f00 	cmp.w	ip, #0
 800804c:	d001      	beq.n	8008052 <_strtod_l+0x2ea>
 800804e:	f1c8 0800 	rsb	r8, r8, #0
 8008052:	2d00      	cmp	r5, #0
 8008054:	d14e      	bne.n	80080f4 <_strtod_l+0x38c>
 8008056:	9908      	ldr	r1, [sp, #32]
 8008058:	4308      	orrs	r0, r1
 800805a:	f47f aebe 	bne.w	8007dda <_strtod_l+0x72>
 800805e:	2b00      	cmp	r3, #0
 8008060:	f47f aed4 	bne.w	8007e0c <_strtod_l+0xa4>
 8008064:	2a69      	cmp	r2, #105	@ 0x69
 8008066:	d028      	beq.n	80080ba <_strtod_l+0x352>
 8008068:	dc25      	bgt.n	80080b6 <_strtod_l+0x34e>
 800806a:	2a49      	cmp	r2, #73	@ 0x49
 800806c:	d025      	beq.n	80080ba <_strtod_l+0x352>
 800806e:	2a4e      	cmp	r2, #78	@ 0x4e
 8008070:	f47f aecc 	bne.w	8007e0c <_strtod_l+0xa4>
 8008074:	4999      	ldr	r1, [pc, #612]	@ (80082dc <_strtod_l+0x574>)
 8008076:	a819      	add	r0, sp, #100	@ 0x64
 8008078:	f001 fbb0 	bl	80097dc <__match>
 800807c:	2800      	cmp	r0, #0
 800807e:	f43f aec5 	beq.w	8007e0c <_strtod_l+0xa4>
 8008082:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008084:	781b      	ldrb	r3, [r3, #0]
 8008086:	2b28      	cmp	r3, #40	@ 0x28
 8008088:	d12e      	bne.n	80080e8 <_strtod_l+0x380>
 800808a:	4995      	ldr	r1, [pc, #596]	@ (80082e0 <_strtod_l+0x578>)
 800808c:	aa1c      	add	r2, sp, #112	@ 0x70
 800808e:	a819      	add	r0, sp, #100	@ 0x64
 8008090:	f001 fbb8 	bl	8009804 <__hexnan>
 8008094:	2805      	cmp	r0, #5
 8008096:	d127      	bne.n	80080e8 <_strtod_l+0x380>
 8008098:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800809a:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800809e:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 80080a2:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 80080a6:	e698      	b.n	8007dda <_strtod_l+0x72>
 80080a8:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80080aa:	fb08 2101 	mla	r1, r8, r1, r2
 80080ae:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 80080b2:	9209      	str	r2, [sp, #36]	@ 0x24
 80080b4:	e7b5      	b.n	8008022 <_strtod_l+0x2ba>
 80080b6:	2a6e      	cmp	r2, #110	@ 0x6e
 80080b8:	e7da      	b.n	8008070 <_strtod_l+0x308>
 80080ba:	498a      	ldr	r1, [pc, #552]	@ (80082e4 <_strtod_l+0x57c>)
 80080bc:	a819      	add	r0, sp, #100	@ 0x64
 80080be:	f001 fb8d 	bl	80097dc <__match>
 80080c2:	2800      	cmp	r0, #0
 80080c4:	f43f aea2 	beq.w	8007e0c <_strtod_l+0xa4>
 80080c8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80080ca:	4987      	ldr	r1, [pc, #540]	@ (80082e8 <_strtod_l+0x580>)
 80080cc:	3b01      	subs	r3, #1
 80080ce:	a819      	add	r0, sp, #100	@ 0x64
 80080d0:	9319      	str	r3, [sp, #100]	@ 0x64
 80080d2:	f001 fb83 	bl	80097dc <__match>
 80080d6:	b910      	cbnz	r0, 80080de <_strtod_l+0x376>
 80080d8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80080da:	3301      	adds	r3, #1
 80080dc:	9319      	str	r3, [sp, #100]	@ 0x64
 80080de:	f04f 0a00 	mov.w	sl, #0
 80080e2:	f8df b208 	ldr.w	fp, [pc, #520]	@ 80082ec <_strtod_l+0x584>
 80080e6:	e678      	b.n	8007dda <_strtod_l+0x72>
 80080e8:	4881      	ldr	r0, [pc, #516]	@ (80082f0 <_strtod_l+0x588>)
 80080ea:	f001 f8b5 	bl	8009258 <nan>
 80080ee:	4682      	mov	sl, r0
 80080f0:	468b      	mov	fp, r1
 80080f2:	e672      	b.n	8007dda <_strtod_l+0x72>
 80080f4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80080f6:	f1b9 0f00 	cmp.w	r9, #0
 80080fa:	bf08      	it	eq
 80080fc:	46a9      	moveq	r9, r5
 80080fe:	eba8 0303 	sub.w	r3, r8, r3
 8008102:	2d10      	cmp	r5, #16
 8008104:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 8008106:	462c      	mov	r4, r5
 8008108:	9309      	str	r3, [sp, #36]	@ 0x24
 800810a:	bfa8      	it	ge
 800810c:	2410      	movge	r4, #16
 800810e:	f7f8 f9d5 	bl	80004bc <__aeabi_ui2d>
 8008112:	2d09      	cmp	r5, #9
 8008114:	4682      	mov	sl, r0
 8008116:	468b      	mov	fp, r1
 8008118:	dc11      	bgt.n	800813e <_strtod_l+0x3d6>
 800811a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800811c:	2b00      	cmp	r3, #0
 800811e:	f43f ae5c 	beq.w	8007dda <_strtod_l+0x72>
 8008122:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008124:	dd76      	ble.n	8008214 <_strtod_l+0x4ac>
 8008126:	2b16      	cmp	r3, #22
 8008128:	dc5d      	bgt.n	80081e6 <_strtod_l+0x47e>
 800812a:	4972      	ldr	r1, [pc, #456]	@ (80082f4 <_strtod_l+0x58c>)
 800812c:	4652      	mov	r2, sl
 800812e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8008132:	465b      	mov	r3, fp
 8008134:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008138:	f7f8 fa3a 	bl	80005b0 <__aeabi_dmul>
 800813c:	e7d7      	b.n	80080ee <_strtod_l+0x386>
 800813e:	4b6d      	ldr	r3, [pc, #436]	@ (80082f4 <_strtod_l+0x58c>)
 8008140:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008144:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8008148:	f7f8 fa32 	bl	80005b0 <__aeabi_dmul>
 800814c:	4682      	mov	sl, r0
 800814e:	4638      	mov	r0, r7
 8008150:	468b      	mov	fp, r1
 8008152:	f7f8 f9b3 	bl	80004bc <__aeabi_ui2d>
 8008156:	4602      	mov	r2, r0
 8008158:	460b      	mov	r3, r1
 800815a:	4650      	mov	r0, sl
 800815c:	4659      	mov	r1, fp
 800815e:	f7f8 f871 	bl	8000244 <__adddf3>
 8008162:	2d0f      	cmp	r5, #15
 8008164:	4682      	mov	sl, r0
 8008166:	468b      	mov	fp, r1
 8008168:	ddd7      	ble.n	800811a <_strtod_l+0x3b2>
 800816a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800816c:	1b2c      	subs	r4, r5, r4
 800816e:	441c      	add	r4, r3
 8008170:	2c00      	cmp	r4, #0
 8008172:	f340 8093 	ble.w	800829c <_strtod_l+0x534>
 8008176:	f014 030f 	ands.w	r3, r4, #15
 800817a:	d00a      	beq.n	8008192 <_strtod_l+0x42a>
 800817c:	495d      	ldr	r1, [pc, #372]	@ (80082f4 <_strtod_l+0x58c>)
 800817e:	4652      	mov	r2, sl
 8008180:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8008184:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008188:	465b      	mov	r3, fp
 800818a:	f7f8 fa11 	bl	80005b0 <__aeabi_dmul>
 800818e:	4682      	mov	sl, r0
 8008190:	468b      	mov	fp, r1
 8008192:	f034 040f 	bics.w	r4, r4, #15
 8008196:	d073      	beq.n	8008280 <_strtod_l+0x518>
 8008198:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800819c:	dd49      	ble.n	8008232 <_strtod_l+0x4ca>
 800819e:	2400      	movs	r4, #0
 80081a0:	46a0      	mov	r8, r4
 80081a2:	46a1      	mov	r9, r4
 80081a4:	940b      	str	r4, [sp, #44]	@ 0x2c
 80081a6:	2322      	movs	r3, #34	@ 0x22
 80081a8:	f04f 0a00 	mov.w	sl, #0
 80081ac:	9a05      	ldr	r2, [sp, #20]
 80081ae:	f8df b13c 	ldr.w	fp, [pc, #316]	@ 80082ec <_strtod_l+0x584>
 80081b2:	6013      	str	r3, [r2, #0]
 80081b4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80081b6:	2b00      	cmp	r3, #0
 80081b8:	f43f ae0f 	beq.w	8007dda <_strtod_l+0x72>
 80081bc:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80081be:	9805      	ldr	r0, [sp, #20]
 80081c0:	f7ff f950 	bl	8007464 <_Bfree>
 80081c4:	4649      	mov	r1, r9
 80081c6:	9805      	ldr	r0, [sp, #20]
 80081c8:	f7ff f94c 	bl	8007464 <_Bfree>
 80081cc:	4641      	mov	r1, r8
 80081ce:	9805      	ldr	r0, [sp, #20]
 80081d0:	f7ff f948 	bl	8007464 <_Bfree>
 80081d4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80081d6:	9805      	ldr	r0, [sp, #20]
 80081d8:	f7ff f944 	bl	8007464 <_Bfree>
 80081dc:	4621      	mov	r1, r4
 80081de:	9805      	ldr	r0, [sp, #20]
 80081e0:	f7ff f940 	bl	8007464 <_Bfree>
 80081e4:	e5f9      	b.n	8007dda <_strtod_l+0x72>
 80081e6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80081e8:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 80081ec:	4293      	cmp	r3, r2
 80081ee:	dbbc      	blt.n	800816a <_strtod_l+0x402>
 80081f0:	4c40      	ldr	r4, [pc, #256]	@ (80082f4 <_strtod_l+0x58c>)
 80081f2:	f1c5 050f 	rsb	r5, r5, #15
 80081f6:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 80081fa:	4652      	mov	r2, sl
 80081fc:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008200:	465b      	mov	r3, fp
 8008202:	f7f8 f9d5 	bl	80005b0 <__aeabi_dmul>
 8008206:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008208:	1b5d      	subs	r5, r3, r5
 800820a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800820e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8008212:	e791      	b.n	8008138 <_strtod_l+0x3d0>
 8008214:	3316      	adds	r3, #22
 8008216:	dba8      	blt.n	800816a <_strtod_l+0x402>
 8008218:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800821a:	4650      	mov	r0, sl
 800821c:	eba3 0808 	sub.w	r8, r3, r8
 8008220:	4b34      	ldr	r3, [pc, #208]	@ (80082f4 <_strtod_l+0x58c>)
 8008222:	4659      	mov	r1, fp
 8008224:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8008228:	e9d8 2300 	ldrd	r2, r3, [r8]
 800822c:	f7f8 faea 	bl	8000804 <__aeabi_ddiv>
 8008230:	e75d      	b.n	80080ee <_strtod_l+0x386>
 8008232:	2300      	movs	r3, #0
 8008234:	4650      	mov	r0, sl
 8008236:	4659      	mov	r1, fp
 8008238:	461e      	mov	r6, r3
 800823a:	4f2f      	ldr	r7, [pc, #188]	@ (80082f8 <_strtod_l+0x590>)
 800823c:	1124      	asrs	r4, r4, #4
 800823e:	2c01      	cmp	r4, #1
 8008240:	dc21      	bgt.n	8008286 <_strtod_l+0x51e>
 8008242:	b10b      	cbz	r3, 8008248 <_strtod_l+0x4e0>
 8008244:	4682      	mov	sl, r0
 8008246:	468b      	mov	fp, r1
 8008248:	492b      	ldr	r1, [pc, #172]	@ (80082f8 <_strtod_l+0x590>)
 800824a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800824e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8008252:	4652      	mov	r2, sl
 8008254:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008258:	465b      	mov	r3, fp
 800825a:	f7f8 f9a9 	bl	80005b0 <__aeabi_dmul>
 800825e:	4b23      	ldr	r3, [pc, #140]	@ (80082ec <_strtod_l+0x584>)
 8008260:	460a      	mov	r2, r1
 8008262:	400b      	ands	r3, r1
 8008264:	4925      	ldr	r1, [pc, #148]	@ (80082fc <_strtod_l+0x594>)
 8008266:	4682      	mov	sl, r0
 8008268:	428b      	cmp	r3, r1
 800826a:	d898      	bhi.n	800819e <_strtod_l+0x436>
 800826c:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8008270:	428b      	cmp	r3, r1
 8008272:	bf86      	itte	hi
 8008274:	f04f 3aff 	movhi.w	sl, #4294967295
 8008278:	f8df b084 	ldrhi.w	fp, [pc, #132]	@ 8008300 <_strtod_l+0x598>
 800827c:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8008280:	2300      	movs	r3, #0
 8008282:	9308      	str	r3, [sp, #32]
 8008284:	e076      	b.n	8008374 <_strtod_l+0x60c>
 8008286:	07e2      	lsls	r2, r4, #31
 8008288:	d504      	bpl.n	8008294 <_strtod_l+0x52c>
 800828a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800828e:	f7f8 f98f 	bl	80005b0 <__aeabi_dmul>
 8008292:	2301      	movs	r3, #1
 8008294:	3601      	adds	r6, #1
 8008296:	1064      	asrs	r4, r4, #1
 8008298:	3708      	adds	r7, #8
 800829a:	e7d0      	b.n	800823e <_strtod_l+0x4d6>
 800829c:	d0f0      	beq.n	8008280 <_strtod_l+0x518>
 800829e:	4264      	negs	r4, r4
 80082a0:	f014 020f 	ands.w	r2, r4, #15
 80082a4:	d00a      	beq.n	80082bc <_strtod_l+0x554>
 80082a6:	4b13      	ldr	r3, [pc, #76]	@ (80082f4 <_strtod_l+0x58c>)
 80082a8:	4650      	mov	r0, sl
 80082aa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80082ae:	4659      	mov	r1, fp
 80082b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082b4:	f7f8 faa6 	bl	8000804 <__aeabi_ddiv>
 80082b8:	4682      	mov	sl, r0
 80082ba:	468b      	mov	fp, r1
 80082bc:	1124      	asrs	r4, r4, #4
 80082be:	d0df      	beq.n	8008280 <_strtod_l+0x518>
 80082c0:	2c1f      	cmp	r4, #31
 80082c2:	dd1f      	ble.n	8008304 <_strtod_l+0x59c>
 80082c4:	2400      	movs	r4, #0
 80082c6:	46a0      	mov	r8, r4
 80082c8:	46a1      	mov	r9, r4
 80082ca:	940b      	str	r4, [sp, #44]	@ 0x2c
 80082cc:	2322      	movs	r3, #34	@ 0x22
 80082ce:	9a05      	ldr	r2, [sp, #20]
 80082d0:	f04f 0a00 	mov.w	sl, #0
 80082d4:	f04f 0b00 	mov.w	fp, #0
 80082d8:	6013      	str	r3, [r2, #0]
 80082da:	e76b      	b.n	80081b4 <_strtod_l+0x44c>
 80082dc:	08009c7b 	.word	0x08009c7b
 80082e0:	08009f40 	.word	0x08009f40
 80082e4:	08009c73 	.word	0x08009c73
 80082e8:	08009caa 	.word	0x08009caa
 80082ec:	7ff00000 	.word	0x7ff00000
 80082f0:	08009de3 	.word	0x08009de3
 80082f4:	08009e78 	.word	0x08009e78
 80082f8:	08009e50 	.word	0x08009e50
 80082fc:	7ca00000 	.word	0x7ca00000
 8008300:	7fefffff 	.word	0x7fefffff
 8008304:	f014 0310 	ands.w	r3, r4, #16
 8008308:	bf18      	it	ne
 800830a:	236a      	movne	r3, #106	@ 0x6a
 800830c:	4650      	mov	r0, sl
 800830e:	9308      	str	r3, [sp, #32]
 8008310:	4659      	mov	r1, fp
 8008312:	2300      	movs	r3, #0
 8008314:	4e77      	ldr	r6, [pc, #476]	@ (80084f4 <_strtod_l+0x78c>)
 8008316:	07e7      	lsls	r7, r4, #31
 8008318:	d504      	bpl.n	8008324 <_strtod_l+0x5bc>
 800831a:	e9d6 2300 	ldrd	r2, r3, [r6]
 800831e:	f7f8 f947 	bl	80005b0 <__aeabi_dmul>
 8008322:	2301      	movs	r3, #1
 8008324:	1064      	asrs	r4, r4, #1
 8008326:	f106 0608 	add.w	r6, r6, #8
 800832a:	d1f4      	bne.n	8008316 <_strtod_l+0x5ae>
 800832c:	b10b      	cbz	r3, 8008332 <_strtod_l+0x5ca>
 800832e:	4682      	mov	sl, r0
 8008330:	468b      	mov	fp, r1
 8008332:	9b08      	ldr	r3, [sp, #32]
 8008334:	b1b3      	cbz	r3, 8008364 <_strtod_l+0x5fc>
 8008336:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800833a:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800833e:	2b00      	cmp	r3, #0
 8008340:	4659      	mov	r1, fp
 8008342:	dd0f      	ble.n	8008364 <_strtod_l+0x5fc>
 8008344:	2b1f      	cmp	r3, #31
 8008346:	dd58      	ble.n	80083fa <_strtod_l+0x692>
 8008348:	2b34      	cmp	r3, #52	@ 0x34
 800834a:	bfd8      	it	le
 800834c:	f04f 33ff 	movle.w	r3, #4294967295
 8008350:	f04f 0a00 	mov.w	sl, #0
 8008354:	bfcf      	iteee	gt
 8008356:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800835a:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800835e:	4093      	lslle	r3, r2
 8008360:	ea03 0b01 	andle.w	fp, r3, r1
 8008364:	2200      	movs	r2, #0
 8008366:	2300      	movs	r3, #0
 8008368:	4650      	mov	r0, sl
 800836a:	4659      	mov	r1, fp
 800836c:	f7f8 fb88 	bl	8000a80 <__aeabi_dcmpeq>
 8008370:	2800      	cmp	r0, #0
 8008372:	d1a7      	bne.n	80082c4 <_strtod_l+0x55c>
 8008374:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008376:	464a      	mov	r2, r9
 8008378:	9300      	str	r3, [sp, #0]
 800837a:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800837c:	462b      	mov	r3, r5
 800837e:	9805      	ldr	r0, [sp, #20]
 8008380:	f7ff f8d8 	bl	8007534 <__s2b>
 8008384:	900b      	str	r0, [sp, #44]	@ 0x2c
 8008386:	2800      	cmp	r0, #0
 8008388:	f43f af09 	beq.w	800819e <_strtod_l+0x436>
 800838c:	2400      	movs	r4, #0
 800838e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008390:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008392:	2a00      	cmp	r2, #0
 8008394:	eba3 0308 	sub.w	r3, r3, r8
 8008398:	bfa8      	it	ge
 800839a:	2300      	movge	r3, #0
 800839c:	46a0      	mov	r8, r4
 800839e:	9312      	str	r3, [sp, #72]	@ 0x48
 80083a0:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 80083a4:	9316      	str	r3, [sp, #88]	@ 0x58
 80083a6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80083a8:	9805      	ldr	r0, [sp, #20]
 80083aa:	6859      	ldr	r1, [r3, #4]
 80083ac:	f7ff f81a 	bl	80073e4 <_Balloc>
 80083b0:	4681      	mov	r9, r0
 80083b2:	2800      	cmp	r0, #0
 80083b4:	f43f aef7 	beq.w	80081a6 <_strtod_l+0x43e>
 80083b8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80083ba:	300c      	adds	r0, #12
 80083bc:	691a      	ldr	r2, [r3, #16]
 80083be:	f103 010c 	add.w	r1, r3, #12
 80083c2:	3202      	adds	r2, #2
 80083c4:	0092      	lsls	r2, r2, #2
 80083c6:	f000 ff39 	bl	800923c <memcpy>
 80083ca:	ab1c      	add	r3, sp, #112	@ 0x70
 80083cc:	9301      	str	r3, [sp, #4]
 80083ce:	ab1b      	add	r3, sp, #108	@ 0x6c
 80083d0:	9300      	str	r3, [sp, #0]
 80083d2:	4652      	mov	r2, sl
 80083d4:	465b      	mov	r3, fp
 80083d6:	9805      	ldr	r0, [sp, #20]
 80083d8:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 80083dc:	f7ff fbd6 	bl	8007b8c <__d2b>
 80083e0:	901a      	str	r0, [sp, #104]	@ 0x68
 80083e2:	2800      	cmp	r0, #0
 80083e4:	f43f aedf 	beq.w	80081a6 <_strtod_l+0x43e>
 80083e8:	2101      	movs	r1, #1
 80083ea:	9805      	ldr	r0, [sp, #20]
 80083ec:	f7ff f938 	bl	8007660 <__i2b>
 80083f0:	4680      	mov	r8, r0
 80083f2:	b948      	cbnz	r0, 8008408 <_strtod_l+0x6a0>
 80083f4:	f04f 0800 	mov.w	r8, #0
 80083f8:	e6d5      	b.n	80081a6 <_strtod_l+0x43e>
 80083fa:	f04f 32ff 	mov.w	r2, #4294967295
 80083fe:	fa02 f303 	lsl.w	r3, r2, r3
 8008402:	ea03 0a0a 	and.w	sl, r3, sl
 8008406:	e7ad      	b.n	8008364 <_strtod_l+0x5fc>
 8008408:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800840a:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800840c:	2d00      	cmp	r5, #0
 800840e:	bfab      	itete	ge
 8008410:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8008412:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8008414:	18ef      	addge	r7, r5, r3
 8008416:	1b5e      	sublt	r6, r3, r5
 8008418:	9b08      	ldr	r3, [sp, #32]
 800841a:	bfa8      	it	ge
 800841c:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800841e:	eba5 0503 	sub.w	r5, r5, r3
 8008422:	4415      	add	r5, r2
 8008424:	4b34      	ldr	r3, [pc, #208]	@ (80084f8 <_strtod_l+0x790>)
 8008426:	f105 35ff 	add.w	r5, r5, #4294967295
 800842a:	bfb8      	it	lt
 800842c:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800842e:	429d      	cmp	r5, r3
 8008430:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8008434:	da50      	bge.n	80084d8 <_strtod_l+0x770>
 8008436:	1b5b      	subs	r3, r3, r5
 8008438:	2b1f      	cmp	r3, #31
 800843a:	f04f 0101 	mov.w	r1, #1
 800843e:	eba2 0203 	sub.w	r2, r2, r3
 8008442:	dc3d      	bgt.n	80084c0 <_strtod_l+0x758>
 8008444:	fa01 f303 	lsl.w	r3, r1, r3
 8008448:	9313      	str	r3, [sp, #76]	@ 0x4c
 800844a:	2300      	movs	r3, #0
 800844c:	9310      	str	r3, [sp, #64]	@ 0x40
 800844e:	18bd      	adds	r5, r7, r2
 8008450:	9b08      	ldr	r3, [sp, #32]
 8008452:	42af      	cmp	r7, r5
 8008454:	4416      	add	r6, r2
 8008456:	441e      	add	r6, r3
 8008458:	463b      	mov	r3, r7
 800845a:	bfa8      	it	ge
 800845c:	462b      	movge	r3, r5
 800845e:	42b3      	cmp	r3, r6
 8008460:	bfa8      	it	ge
 8008462:	4633      	movge	r3, r6
 8008464:	2b00      	cmp	r3, #0
 8008466:	bfc2      	ittt	gt
 8008468:	1aed      	subgt	r5, r5, r3
 800846a:	1af6      	subgt	r6, r6, r3
 800846c:	1aff      	subgt	r7, r7, r3
 800846e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8008470:	2b00      	cmp	r3, #0
 8008472:	dd16      	ble.n	80084a2 <_strtod_l+0x73a>
 8008474:	4641      	mov	r1, r8
 8008476:	461a      	mov	r2, r3
 8008478:	9805      	ldr	r0, [sp, #20]
 800847a:	f7ff f9a9 	bl	80077d0 <__pow5mult>
 800847e:	4680      	mov	r8, r0
 8008480:	2800      	cmp	r0, #0
 8008482:	d0b7      	beq.n	80083f4 <_strtod_l+0x68c>
 8008484:	4601      	mov	r1, r0
 8008486:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8008488:	9805      	ldr	r0, [sp, #20]
 800848a:	f7ff f8ff 	bl	800768c <__multiply>
 800848e:	900a      	str	r0, [sp, #40]	@ 0x28
 8008490:	2800      	cmp	r0, #0
 8008492:	f43f ae88 	beq.w	80081a6 <_strtod_l+0x43e>
 8008496:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008498:	9805      	ldr	r0, [sp, #20]
 800849a:	f7fe ffe3 	bl	8007464 <_Bfree>
 800849e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80084a0:	931a      	str	r3, [sp, #104]	@ 0x68
 80084a2:	2d00      	cmp	r5, #0
 80084a4:	dc1d      	bgt.n	80084e2 <_strtod_l+0x77a>
 80084a6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80084a8:	2b00      	cmp	r3, #0
 80084aa:	dd27      	ble.n	80084fc <_strtod_l+0x794>
 80084ac:	4649      	mov	r1, r9
 80084ae:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 80084b0:	9805      	ldr	r0, [sp, #20]
 80084b2:	f7ff f98d 	bl	80077d0 <__pow5mult>
 80084b6:	4681      	mov	r9, r0
 80084b8:	bb00      	cbnz	r0, 80084fc <_strtod_l+0x794>
 80084ba:	f04f 0900 	mov.w	r9, #0
 80084be:	e672      	b.n	80081a6 <_strtod_l+0x43e>
 80084c0:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 80084c4:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 80084c8:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 80084cc:	35e2      	adds	r5, #226	@ 0xe2
 80084ce:	fa01 f305 	lsl.w	r3, r1, r5
 80084d2:	9310      	str	r3, [sp, #64]	@ 0x40
 80084d4:	9113      	str	r1, [sp, #76]	@ 0x4c
 80084d6:	e7ba      	b.n	800844e <_strtod_l+0x6e6>
 80084d8:	2300      	movs	r3, #0
 80084da:	9310      	str	r3, [sp, #64]	@ 0x40
 80084dc:	2301      	movs	r3, #1
 80084de:	9313      	str	r3, [sp, #76]	@ 0x4c
 80084e0:	e7b5      	b.n	800844e <_strtod_l+0x6e6>
 80084e2:	462a      	mov	r2, r5
 80084e4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80084e6:	9805      	ldr	r0, [sp, #20]
 80084e8:	f7ff f9cc 	bl	8007884 <__lshift>
 80084ec:	901a      	str	r0, [sp, #104]	@ 0x68
 80084ee:	2800      	cmp	r0, #0
 80084f0:	d1d9      	bne.n	80084a6 <_strtod_l+0x73e>
 80084f2:	e658      	b.n	80081a6 <_strtod_l+0x43e>
 80084f4:	08009f68 	.word	0x08009f68
 80084f8:	fffffc02 	.word	0xfffffc02
 80084fc:	2e00      	cmp	r6, #0
 80084fe:	dd07      	ble.n	8008510 <_strtod_l+0x7a8>
 8008500:	4649      	mov	r1, r9
 8008502:	4632      	mov	r2, r6
 8008504:	9805      	ldr	r0, [sp, #20]
 8008506:	f7ff f9bd 	bl	8007884 <__lshift>
 800850a:	4681      	mov	r9, r0
 800850c:	2800      	cmp	r0, #0
 800850e:	d0d4      	beq.n	80084ba <_strtod_l+0x752>
 8008510:	2f00      	cmp	r7, #0
 8008512:	dd08      	ble.n	8008526 <_strtod_l+0x7be>
 8008514:	4641      	mov	r1, r8
 8008516:	463a      	mov	r2, r7
 8008518:	9805      	ldr	r0, [sp, #20]
 800851a:	f7ff f9b3 	bl	8007884 <__lshift>
 800851e:	4680      	mov	r8, r0
 8008520:	2800      	cmp	r0, #0
 8008522:	f43f ae40 	beq.w	80081a6 <_strtod_l+0x43e>
 8008526:	464a      	mov	r2, r9
 8008528:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800852a:	9805      	ldr	r0, [sp, #20]
 800852c:	f7ff fa32 	bl	8007994 <__mdiff>
 8008530:	4604      	mov	r4, r0
 8008532:	2800      	cmp	r0, #0
 8008534:	f43f ae37 	beq.w	80081a6 <_strtod_l+0x43e>
 8008538:	68c3      	ldr	r3, [r0, #12]
 800853a:	4641      	mov	r1, r8
 800853c:	930f      	str	r3, [sp, #60]	@ 0x3c
 800853e:	2300      	movs	r3, #0
 8008540:	60c3      	str	r3, [r0, #12]
 8008542:	f7ff fa0b 	bl	800795c <__mcmp>
 8008546:	2800      	cmp	r0, #0
 8008548:	da3d      	bge.n	80085c6 <_strtod_l+0x85e>
 800854a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800854c:	ea53 030a 	orrs.w	r3, r3, sl
 8008550:	d163      	bne.n	800861a <_strtod_l+0x8b2>
 8008552:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008556:	2b00      	cmp	r3, #0
 8008558:	d15f      	bne.n	800861a <_strtod_l+0x8b2>
 800855a:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800855e:	0d1b      	lsrs	r3, r3, #20
 8008560:	051b      	lsls	r3, r3, #20
 8008562:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8008566:	d958      	bls.n	800861a <_strtod_l+0x8b2>
 8008568:	6963      	ldr	r3, [r4, #20]
 800856a:	b913      	cbnz	r3, 8008572 <_strtod_l+0x80a>
 800856c:	6923      	ldr	r3, [r4, #16]
 800856e:	2b01      	cmp	r3, #1
 8008570:	dd53      	ble.n	800861a <_strtod_l+0x8b2>
 8008572:	4621      	mov	r1, r4
 8008574:	2201      	movs	r2, #1
 8008576:	9805      	ldr	r0, [sp, #20]
 8008578:	f7ff f984 	bl	8007884 <__lshift>
 800857c:	4641      	mov	r1, r8
 800857e:	4604      	mov	r4, r0
 8008580:	f7ff f9ec 	bl	800795c <__mcmp>
 8008584:	2800      	cmp	r0, #0
 8008586:	dd48      	ble.n	800861a <_strtod_l+0x8b2>
 8008588:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800858c:	9a08      	ldr	r2, [sp, #32]
 800858e:	0d1b      	lsrs	r3, r3, #20
 8008590:	051b      	lsls	r3, r3, #20
 8008592:	2a00      	cmp	r2, #0
 8008594:	d062      	beq.n	800865c <_strtod_l+0x8f4>
 8008596:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800859a:	d85f      	bhi.n	800865c <_strtod_l+0x8f4>
 800859c:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 80085a0:	f67f ae94 	bls.w	80082cc <_strtod_l+0x564>
 80085a4:	4650      	mov	r0, sl
 80085a6:	4659      	mov	r1, fp
 80085a8:	4ba3      	ldr	r3, [pc, #652]	@ (8008838 <_strtod_l+0xad0>)
 80085aa:	2200      	movs	r2, #0
 80085ac:	f7f8 f800 	bl	80005b0 <__aeabi_dmul>
 80085b0:	4ba2      	ldr	r3, [pc, #648]	@ (800883c <_strtod_l+0xad4>)
 80085b2:	4682      	mov	sl, r0
 80085b4:	400b      	ands	r3, r1
 80085b6:	468b      	mov	fp, r1
 80085b8:	2b00      	cmp	r3, #0
 80085ba:	f47f adff 	bne.w	80081bc <_strtod_l+0x454>
 80085be:	2322      	movs	r3, #34	@ 0x22
 80085c0:	9a05      	ldr	r2, [sp, #20]
 80085c2:	6013      	str	r3, [r2, #0]
 80085c4:	e5fa      	b.n	80081bc <_strtod_l+0x454>
 80085c6:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 80085ca:	d165      	bne.n	8008698 <_strtod_l+0x930>
 80085cc:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80085ce:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80085d2:	b35a      	cbz	r2, 800862c <_strtod_l+0x8c4>
 80085d4:	4a9a      	ldr	r2, [pc, #616]	@ (8008840 <_strtod_l+0xad8>)
 80085d6:	4293      	cmp	r3, r2
 80085d8:	d12b      	bne.n	8008632 <_strtod_l+0x8ca>
 80085da:	9b08      	ldr	r3, [sp, #32]
 80085dc:	4651      	mov	r1, sl
 80085de:	b303      	cbz	r3, 8008622 <_strtod_l+0x8ba>
 80085e0:	465a      	mov	r2, fp
 80085e2:	4b96      	ldr	r3, [pc, #600]	@ (800883c <_strtod_l+0xad4>)
 80085e4:	4013      	ands	r3, r2
 80085e6:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 80085ea:	f04f 32ff 	mov.w	r2, #4294967295
 80085ee:	d81b      	bhi.n	8008628 <_strtod_l+0x8c0>
 80085f0:	0d1b      	lsrs	r3, r3, #20
 80085f2:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80085f6:	fa02 f303 	lsl.w	r3, r2, r3
 80085fa:	4299      	cmp	r1, r3
 80085fc:	d119      	bne.n	8008632 <_strtod_l+0x8ca>
 80085fe:	4b91      	ldr	r3, [pc, #580]	@ (8008844 <_strtod_l+0xadc>)
 8008600:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008602:	429a      	cmp	r2, r3
 8008604:	d102      	bne.n	800860c <_strtod_l+0x8a4>
 8008606:	3101      	adds	r1, #1
 8008608:	f43f adcd 	beq.w	80081a6 <_strtod_l+0x43e>
 800860c:	f04f 0a00 	mov.w	sl, #0
 8008610:	4b8a      	ldr	r3, [pc, #552]	@ (800883c <_strtod_l+0xad4>)
 8008612:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008614:	401a      	ands	r2, r3
 8008616:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800861a:	9b08      	ldr	r3, [sp, #32]
 800861c:	2b00      	cmp	r3, #0
 800861e:	d1c1      	bne.n	80085a4 <_strtod_l+0x83c>
 8008620:	e5cc      	b.n	80081bc <_strtod_l+0x454>
 8008622:	f04f 33ff 	mov.w	r3, #4294967295
 8008626:	e7e8      	b.n	80085fa <_strtod_l+0x892>
 8008628:	4613      	mov	r3, r2
 800862a:	e7e6      	b.n	80085fa <_strtod_l+0x892>
 800862c:	ea53 030a 	orrs.w	r3, r3, sl
 8008630:	d0aa      	beq.n	8008588 <_strtod_l+0x820>
 8008632:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008634:	b1db      	cbz	r3, 800866e <_strtod_l+0x906>
 8008636:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008638:	4213      	tst	r3, r2
 800863a:	d0ee      	beq.n	800861a <_strtod_l+0x8b2>
 800863c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800863e:	4650      	mov	r0, sl
 8008640:	4659      	mov	r1, fp
 8008642:	9a08      	ldr	r2, [sp, #32]
 8008644:	b1bb      	cbz	r3, 8008676 <_strtod_l+0x90e>
 8008646:	f7ff fb6d 	bl	8007d24 <sulp>
 800864a:	4602      	mov	r2, r0
 800864c:	460b      	mov	r3, r1
 800864e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008652:	f7f7 fdf7 	bl	8000244 <__adddf3>
 8008656:	4682      	mov	sl, r0
 8008658:	468b      	mov	fp, r1
 800865a:	e7de      	b.n	800861a <_strtod_l+0x8b2>
 800865c:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8008660:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8008664:	f04f 3aff 	mov.w	sl, #4294967295
 8008668:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800866c:	e7d5      	b.n	800861a <_strtod_l+0x8b2>
 800866e:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8008670:	ea13 0f0a 	tst.w	r3, sl
 8008674:	e7e1      	b.n	800863a <_strtod_l+0x8d2>
 8008676:	f7ff fb55 	bl	8007d24 <sulp>
 800867a:	4602      	mov	r2, r0
 800867c:	460b      	mov	r3, r1
 800867e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008682:	f7f7 fddd 	bl	8000240 <__aeabi_dsub>
 8008686:	2200      	movs	r2, #0
 8008688:	2300      	movs	r3, #0
 800868a:	4682      	mov	sl, r0
 800868c:	468b      	mov	fp, r1
 800868e:	f7f8 f9f7 	bl	8000a80 <__aeabi_dcmpeq>
 8008692:	2800      	cmp	r0, #0
 8008694:	d0c1      	beq.n	800861a <_strtod_l+0x8b2>
 8008696:	e619      	b.n	80082cc <_strtod_l+0x564>
 8008698:	4641      	mov	r1, r8
 800869a:	4620      	mov	r0, r4
 800869c:	f7ff face 	bl	8007c3c <__ratio>
 80086a0:	2200      	movs	r2, #0
 80086a2:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80086a6:	4606      	mov	r6, r0
 80086a8:	460f      	mov	r7, r1
 80086aa:	f7f8 f9fd 	bl	8000aa8 <__aeabi_dcmple>
 80086ae:	2800      	cmp	r0, #0
 80086b0:	d06d      	beq.n	800878e <_strtod_l+0xa26>
 80086b2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80086b4:	2b00      	cmp	r3, #0
 80086b6:	d178      	bne.n	80087aa <_strtod_l+0xa42>
 80086b8:	f1ba 0f00 	cmp.w	sl, #0
 80086bc:	d156      	bne.n	800876c <_strtod_l+0xa04>
 80086be:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80086c0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80086c4:	2b00      	cmp	r3, #0
 80086c6:	d158      	bne.n	800877a <_strtod_l+0xa12>
 80086c8:	2200      	movs	r2, #0
 80086ca:	4630      	mov	r0, r6
 80086cc:	4639      	mov	r1, r7
 80086ce:	4b5e      	ldr	r3, [pc, #376]	@ (8008848 <_strtod_l+0xae0>)
 80086d0:	f7f8 f9e0 	bl	8000a94 <__aeabi_dcmplt>
 80086d4:	2800      	cmp	r0, #0
 80086d6:	d157      	bne.n	8008788 <_strtod_l+0xa20>
 80086d8:	4630      	mov	r0, r6
 80086da:	4639      	mov	r1, r7
 80086dc:	2200      	movs	r2, #0
 80086de:	4b5b      	ldr	r3, [pc, #364]	@ (800884c <_strtod_l+0xae4>)
 80086e0:	f7f7 ff66 	bl	80005b0 <__aeabi_dmul>
 80086e4:	4606      	mov	r6, r0
 80086e6:	460f      	mov	r7, r1
 80086e8:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 80086ec:	9606      	str	r6, [sp, #24]
 80086ee:	9307      	str	r3, [sp, #28]
 80086f0:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80086f4:	4d51      	ldr	r5, [pc, #324]	@ (800883c <_strtod_l+0xad4>)
 80086f6:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 80086fa:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80086fc:	401d      	ands	r5, r3
 80086fe:	4b54      	ldr	r3, [pc, #336]	@ (8008850 <_strtod_l+0xae8>)
 8008700:	429d      	cmp	r5, r3
 8008702:	f040 80ab 	bne.w	800885c <_strtod_l+0xaf4>
 8008706:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008708:	4650      	mov	r0, sl
 800870a:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800870e:	4659      	mov	r1, fp
 8008710:	f7ff f9d4 	bl	8007abc <__ulp>
 8008714:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008718:	f7f7 ff4a 	bl	80005b0 <__aeabi_dmul>
 800871c:	4652      	mov	r2, sl
 800871e:	465b      	mov	r3, fp
 8008720:	f7f7 fd90 	bl	8000244 <__adddf3>
 8008724:	460b      	mov	r3, r1
 8008726:	4945      	ldr	r1, [pc, #276]	@ (800883c <_strtod_l+0xad4>)
 8008728:	4a4a      	ldr	r2, [pc, #296]	@ (8008854 <_strtod_l+0xaec>)
 800872a:	4019      	ands	r1, r3
 800872c:	4291      	cmp	r1, r2
 800872e:	4682      	mov	sl, r0
 8008730:	d942      	bls.n	80087b8 <_strtod_l+0xa50>
 8008732:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8008734:	4b43      	ldr	r3, [pc, #268]	@ (8008844 <_strtod_l+0xadc>)
 8008736:	429a      	cmp	r2, r3
 8008738:	d103      	bne.n	8008742 <_strtod_l+0x9da>
 800873a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800873c:	3301      	adds	r3, #1
 800873e:	f43f ad32 	beq.w	80081a6 <_strtod_l+0x43e>
 8008742:	f04f 3aff 	mov.w	sl, #4294967295
 8008746:	f8df b0fc 	ldr.w	fp, [pc, #252]	@ 8008844 <_strtod_l+0xadc>
 800874a:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800874c:	9805      	ldr	r0, [sp, #20]
 800874e:	f7fe fe89 	bl	8007464 <_Bfree>
 8008752:	4649      	mov	r1, r9
 8008754:	9805      	ldr	r0, [sp, #20]
 8008756:	f7fe fe85 	bl	8007464 <_Bfree>
 800875a:	4641      	mov	r1, r8
 800875c:	9805      	ldr	r0, [sp, #20]
 800875e:	f7fe fe81 	bl	8007464 <_Bfree>
 8008762:	4621      	mov	r1, r4
 8008764:	9805      	ldr	r0, [sp, #20]
 8008766:	f7fe fe7d 	bl	8007464 <_Bfree>
 800876a:	e61c      	b.n	80083a6 <_strtod_l+0x63e>
 800876c:	f1ba 0f01 	cmp.w	sl, #1
 8008770:	d103      	bne.n	800877a <_strtod_l+0xa12>
 8008772:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008774:	2b00      	cmp	r3, #0
 8008776:	f43f ada9 	beq.w	80082cc <_strtod_l+0x564>
 800877a:	2200      	movs	r2, #0
 800877c:	4b36      	ldr	r3, [pc, #216]	@ (8008858 <_strtod_l+0xaf0>)
 800877e:	2600      	movs	r6, #0
 8008780:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8008784:	4f30      	ldr	r7, [pc, #192]	@ (8008848 <_strtod_l+0xae0>)
 8008786:	e7b3      	b.n	80086f0 <_strtod_l+0x988>
 8008788:	2600      	movs	r6, #0
 800878a:	4f30      	ldr	r7, [pc, #192]	@ (800884c <_strtod_l+0xae4>)
 800878c:	e7ac      	b.n	80086e8 <_strtod_l+0x980>
 800878e:	4630      	mov	r0, r6
 8008790:	4639      	mov	r1, r7
 8008792:	4b2e      	ldr	r3, [pc, #184]	@ (800884c <_strtod_l+0xae4>)
 8008794:	2200      	movs	r2, #0
 8008796:	f7f7 ff0b 	bl	80005b0 <__aeabi_dmul>
 800879a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800879c:	4606      	mov	r6, r0
 800879e:	460f      	mov	r7, r1
 80087a0:	2b00      	cmp	r3, #0
 80087a2:	d0a1      	beq.n	80086e8 <_strtod_l+0x980>
 80087a4:	e9cd 6706 	strd	r6, r7, [sp, #24]
 80087a8:	e7a2      	b.n	80086f0 <_strtod_l+0x988>
 80087aa:	2200      	movs	r2, #0
 80087ac:	4b26      	ldr	r3, [pc, #152]	@ (8008848 <_strtod_l+0xae0>)
 80087ae:	4616      	mov	r6, r2
 80087b0:	461f      	mov	r7, r3
 80087b2:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80087b6:	e79b      	b.n	80086f0 <_strtod_l+0x988>
 80087b8:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 80087bc:	9b08      	ldr	r3, [sp, #32]
 80087be:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 80087c2:	2b00      	cmp	r3, #0
 80087c4:	d1c1      	bne.n	800874a <_strtod_l+0x9e2>
 80087c6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80087ca:	0d1b      	lsrs	r3, r3, #20
 80087cc:	051b      	lsls	r3, r3, #20
 80087ce:	429d      	cmp	r5, r3
 80087d0:	d1bb      	bne.n	800874a <_strtod_l+0x9e2>
 80087d2:	4630      	mov	r0, r6
 80087d4:	4639      	mov	r1, r7
 80087d6:	f7f8 fcb1 	bl	800113c <__aeabi_d2lz>
 80087da:	f7f7 febb 	bl	8000554 <__aeabi_l2d>
 80087de:	4602      	mov	r2, r0
 80087e0:	460b      	mov	r3, r1
 80087e2:	4630      	mov	r0, r6
 80087e4:	4639      	mov	r1, r7
 80087e6:	f7f7 fd2b 	bl	8000240 <__aeabi_dsub>
 80087ea:	460b      	mov	r3, r1
 80087ec:	4602      	mov	r2, r0
 80087ee:	f3cb 0613 	ubfx	r6, fp, #0, #20
 80087f2:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 80087f6:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80087f8:	ea46 060a 	orr.w	r6, r6, sl
 80087fc:	431e      	orrs	r6, r3
 80087fe:	d06a      	beq.n	80088d6 <_strtod_l+0xb6e>
 8008800:	a309      	add	r3, pc, #36	@ (adr r3, 8008828 <_strtod_l+0xac0>)
 8008802:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008806:	f7f8 f945 	bl	8000a94 <__aeabi_dcmplt>
 800880a:	2800      	cmp	r0, #0
 800880c:	f47f acd6 	bne.w	80081bc <_strtod_l+0x454>
 8008810:	a307      	add	r3, pc, #28	@ (adr r3, 8008830 <_strtod_l+0xac8>)
 8008812:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008816:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800881a:	f7f8 f959 	bl	8000ad0 <__aeabi_dcmpgt>
 800881e:	2800      	cmp	r0, #0
 8008820:	d093      	beq.n	800874a <_strtod_l+0x9e2>
 8008822:	e4cb      	b.n	80081bc <_strtod_l+0x454>
 8008824:	f3af 8000 	nop.w
 8008828:	94a03595 	.word	0x94a03595
 800882c:	3fdfffff 	.word	0x3fdfffff
 8008830:	35afe535 	.word	0x35afe535
 8008834:	3fe00000 	.word	0x3fe00000
 8008838:	39500000 	.word	0x39500000
 800883c:	7ff00000 	.word	0x7ff00000
 8008840:	000fffff 	.word	0x000fffff
 8008844:	7fefffff 	.word	0x7fefffff
 8008848:	3ff00000 	.word	0x3ff00000
 800884c:	3fe00000 	.word	0x3fe00000
 8008850:	7fe00000 	.word	0x7fe00000
 8008854:	7c9fffff 	.word	0x7c9fffff
 8008858:	bff00000 	.word	0xbff00000
 800885c:	9b08      	ldr	r3, [sp, #32]
 800885e:	b323      	cbz	r3, 80088aa <_strtod_l+0xb42>
 8008860:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8008864:	d821      	bhi.n	80088aa <_strtod_l+0xb42>
 8008866:	a328      	add	r3, pc, #160	@ (adr r3, 8008908 <_strtod_l+0xba0>)
 8008868:	e9d3 2300 	ldrd	r2, r3, [r3]
 800886c:	4630      	mov	r0, r6
 800886e:	4639      	mov	r1, r7
 8008870:	f7f8 f91a 	bl	8000aa8 <__aeabi_dcmple>
 8008874:	b1a0      	cbz	r0, 80088a0 <_strtod_l+0xb38>
 8008876:	4639      	mov	r1, r7
 8008878:	4630      	mov	r0, r6
 800887a:	f7f8 f971 	bl	8000b60 <__aeabi_d2uiz>
 800887e:	2801      	cmp	r0, #1
 8008880:	bf38      	it	cc
 8008882:	2001      	movcc	r0, #1
 8008884:	f7f7 fe1a 	bl	80004bc <__aeabi_ui2d>
 8008888:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800888a:	4606      	mov	r6, r0
 800888c:	460f      	mov	r7, r1
 800888e:	b9fb      	cbnz	r3, 80088d0 <_strtod_l+0xb68>
 8008890:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8008894:	9014      	str	r0, [sp, #80]	@ 0x50
 8008896:	9315      	str	r3, [sp, #84]	@ 0x54
 8008898:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800889c:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 80088a0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80088a2:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 80088a6:	1b5b      	subs	r3, r3, r5
 80088a8:	9311      	str	r3, [sp, #68]	@ 0x44
 80088aa:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80088ae:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 80088b2:	f7ff f903 	bl	8007abc <__ulp>
 80088b6:	4602      	mov	r2, r0
 80088b8:	460b      	mov	r3, r1
 80088ba:	4650      	mov	r0, sl
 80088bc:	4659      	mov	r1, fp
 80088be:	f7f7 fe77 	bl	80005b0 <__aeabi_dmul>
 80088c2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 80088c6:	f7f7 fcbd 	bl	8000244 <__adddf3>
 80088ca:	4682      	mov	sl, r0
 80088cc:	468b      	mov	fp, r1
 80088ce:	e775      	b.n	80087bc <_strtod_l+0xa54>
 80088d0:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 80088d4:	e7e0      	b.n	8008898 <_strtod_l+0xb30>
 80088d6:	a30e      	add	r3, pc, #56	@ (adr r3, 8008910 <_strtod_l+0xba8>)
 80088d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80088dc:	f7f8 f8da 	bl	8000a94 <__aeabi_dcmplt>
 80088e0:	e79d      	b.n	800881e <_strtod_l+0xab6>
 80088e2:	2300      	movs	r3, #0
 80088e4:	930e      	str	r3, [sp, #56]	@ 0x38
 80088e6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80088e8:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 80088ea:	6013      	str	r3, [r2, #0]
 80088ec:	f7ff ba79 	b.w	8007de2 <_strtod_l+0x7a>
 80088f0:	2a65      	cmp	r2, #101	@ 0x65
 80088f2:	f43f ab72 	beq.w	8007fda <_strtod_l+0x272>
 80088f6:	2a45      	cmp	r2, #69	@ 0x45
 80088f8:	f43f ab6f 	beq.w	8007fda <_strtod_l+0x272>
 80088fc:	2301      	movs	r3, #1
 80088fe:	f7ff bbaa 	b.w	8008056 <_strtod_l+0x2ee>
 8008902:	bf00      	nop
 8008904:	f3af 8000 	nop.w
 8008908:	ffc00000 	.word	0xffc00000
 800890c:	41dfffff 	.word	0x41dfffff
 8008910:	94a03595 	.word	0x94a03595
 8008914:	3fcfffff 	.word	0x3fcfffff

08008918 <_strtod_r>:
 8008918:	4b01      	ldr	r3, [pc, #4]	@ (8008920 <_strtod_r+0x8>)
 800891a:	f7ff ba25 	b.w	8007d68 <_strtod_l>
 800891e:	bf00      	nop
 8008920:	20000068 	.word	0x20000068

08008924 <_strtol_l.isra.0>:
 8008924:	2b24      	cmp	r3, #36	@ 0x24
 8008926:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800892a:	4686      	mov	lr, r0
 800892c:	4690      	mov	r8, r2
 800892e:	d801      	bhi.n	8008934 <_strtol_l.isra.0+0x10>
 8008930:	2b01      	cmp	r3, #1
 8008932:	d106      	bne.n	8008942 <_strtol_l.isra.0+0x1e>
 8008934:	f7fd fdba 	bl	80064ac <__errno>
 8008938:	2316      	movs	r3, #22
 800893a:	6003      	str	r3, [r0, #0]
 800893c:	2000      	movs	r0, #0
 800893e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008942:	460d      	mov	r5, r1
 8008944:	4833      	ldr	r0, [pc, #204]	@ (8008a14 <_strtol_l.isra.0+0xf0>)
 8008946:	462a      	mov	r2, r5
 8008948:	f815 4b01 	ldrb.w	r4, [r5], #1
 800894c:	5d06      	ldrb	r6, [r0, r4]
 800894e:	f016 0608 	ands.w	r6, r6, #8
 8008952:	d1f8      	bne.n	8008946 <_strtol_l.isra.0+0x22>
 8008954:	2c2d      	cmp	r4, #45	@ 0x2d
 8008956:	d110      	bne.n	800897a <_strtol_l.isra.0+0x56>
 8008958:	2601      	movs	r6, #1
 800895a:	782c      	ldrb	r4, [r5, #0]
 800895c:	1c95      	adds	r5, r2, #2
 800895e:	f033 0210 	bics.w	r2, r3, #16
 8008962:	d115      	bne.n	8008990 <_strtol_l.isra.0+0x6c>
 8008964:	2c30      	cmp	r4, #48	@ 0x30
 8008966:	d10d      	bne.n	8008984 <_strtol_l.isra.0+0x60>
 8008968:	782a      	ldrb	r2, [r5, #0]
 800896a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800896e:	2a58      	cmp	r2, #88	@ 0x58
 8008970:	d108      	bne.n	8008984 <_strtol_l.isra.0+0x60>
 8008972:	786c      	ldrb	r4, [r5, #1]
 8008974:	3502      	adds	r5, #2
 8008976:	2310      	movs	r3, #16
 8008978:	e00a      	b.n	8008990 <_strtol_l.isra.0+0x6c>
 800897a:	2c2b      	cmp	r4, #43	@ 0x2b
 800897c:	bf04      	itt	eq
 800897e:	782c      	ldrbeq	r4, [r5, #0]
 8008980:	1c95      	addeq	r5, r2, #2
 8008982:	e7ec      	b.n	800895e <_strtol_l.isra.0+0x3a>
 8008984:	2b00      	cmp	r3, #0
 8008986:	d1f6      	bne.n	8008976 <_strtol_l.isra.0+0x52>
 8008988:	2c30      	cmp	r4, #48	@ 0x30
 800898a:	bf14      	ite	ne
 800898c:	230a      	movne	r3, #10
 800898e:	2308      	moveq	r3, #8
 8008990:	2200      	movs	r2, #0
 8008992:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8008996:	f10c 3cff 	add.w	ip, ip, #4294967295
 800899a:	fbbc f9f3 	udiv	r9, ip, r3
 800899e:	4610      	mov	r0, r2
 80089a0:	fb03 ca19 	mls	sl, r3, r9, ip
 80089a4:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 80089a8:	2f09      	cmp	r7, #9
 80089aa:	d80f      	bhi.n	80089cc <_strtol_l.isra.0+0xa8>
 80089ac:	463c      	mov	r4, r7
 80089ae:	42a3      	cmp	r3, r4
 80089b0:	dd1b      	ble.n	80089ea <_strtol_l.isra.0+0xc6>
 80089b2:	1c57      	adds	r7, r2, #1
 80089b4:	d007      	beq.n	80089c6 <_strtol_l.isra.0+0xa2>
 80089b6:	4581      	cmp	r9, r0
 80089b8:	d314      	bcc.n	80089e4 <_strtol_l.isra.0+0xc0>
 80089ba:	d101      	bne.n	80089c0 <_strtol_l.isra.0+0x9c>
 80089bc:	45a2      	cmp	sl, r4
 80089be:	db11      	blt.n	80089e4 <_strtol_l.isra.0+0xc0>
 80089c0:	2201      	movs	r2, #1
 80089c2:	fb00 4003 	mla	r0, r0, r3, r4
 80089c6:	f815 4b01 	ldrb.w	r4, [r5], #1
 80089ca:	e7eb      	b.n	80089a4 <_strtol_l.isra.0+0x80>
 80089cc:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 80089d0:	2f19      	cmp	r7, #25
 80089d2:	d801      	bhi.n	80089d8 <_strtol_l.isra.0+0xb4>
 80089d4:	3c37      	subs	r4, #55	@ 0x37
 80089d6:	e7ea      	b.n	80089ae <_strtol_l.isra.0+0x8a>
 80089d8:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 80089dc:	2f19      	cmp	r7, #25
 80089de:	d804      	bhi.n	80089ea <_strtol_l.isra.0+0xc6>
 80089e0:	3c57      	subs	r4, #87	@ 0x57
 80089e2:	e7e4      	b.n	80089ae <_strtol_l.isra.0+0x8a>
 80089e4:	f04f 32ff 	mov.w	r2, #4294967295
 80089e8:	e7ed      	b.n	80089c6 <_strtol_l.isra.0+0xa2>
 80089ea:	1c53      	adds	r3, r2, #1
 80089ec:	d108      	bne.n	8008a00 <_strtol_l.isra.0+0xdc>
 80089ee:	2322      	movs	r3, #34	@ 0x22
 80089f0:	4660      	mov	r0, ip
 80089f2:	f8ce 3000 	str.w	r3, [lr]
 80089f6:	f1b8 0f00 	cmp.w	r8, #0
 80089fa:	d0a0      	beq.n	800893e <_strtol_l.isra.0+0x1a>
 80089fc:	1e69      	subs	r1, r5, #1
 80089fe:	e006      	b.n	8008a0e <_strtol_l.isra.0+0xea>
 8008a00:	b106      	cbz	r6, 8008a04 <_strtol_l.isra.0+0xe0>
 8008a02:	4240      	negs	r0, r0
 8008a04:	f1b8 0f00 	cmp.w	r8, #0
 8008a08:	d099      	beq.n	800893e <_strtol_l.isra.0+0x1a>
 8008a0a:	2a00      	cmp	r2, #0
 8008a0c:	d1f6      	bne.n	80089fc <_strtol_l.isra.0+0xd8>
 8008a0e:	f8c8 1000 	str.w	r1, [r8]
 8008a12:	e794      	b.n	800893e <_strtol_l.isra.0+0x1a>
 8008a14:	08009f91 	.word	0x08009f91

08008a18 <_strtol_r>:
 8008a18:	f7ff bf84 	b.w	8008924 <_strtol_l.isra.0>

08008a1c <__ssputs_r>:
 8008a1c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008a20:	461f      	mov	r7, r3
 8008a22:	688e      	ldr	r6, [r1, #8]
 8008a24:	4682      	mov	sl, r0
 8008a26:	42be      	cmp	r6, r7
 8008a28:	460c      	mov	r4, r1
 8008a2a:	4690      	mov	r8, r2
 8008a2c:	680b      	ldr	r3, [r1, #0]
 8008a2e:	d82d      	bhi.n	8008a8c <__ssputs_r+0x70>
 8008a30:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008a34:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8008a38:	d026      	beq.n	8008a88 <__ssputs_r+0x6c>
 8008a3a:	6965      	ldr	r5, [r4, #20]
 8008a3c:	6909      	ldr	r1, [r1, #16]
 8008a3e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008a42:	eba3 0901 	sub.w	r9, r3, r1
 8008a46:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008a4a:	1c7b      	adds	r3, r7, #1
 8008a4c:	444b      	add	r3, r9
 8008a4e:	106d      	asrs	r5, r5, #1
 8008a50:	429d      	cmp	r5, r3
 8008a52:	bf38      	it	cc
 8008a54:	461d      	movcc	r5, r3
 8008a56:	0553      	lsls	r3, r2, #21
 8008a58:	d527      	bpl.n	8008aaa <__ssputs_r+0x8e>
 8008a5a:	4629      	mov	r1, r5
 8008a5c:	f7fe fc36 	bl	80072cc <_malloc_r>
 8008a60:	4606      	mov	r6, r0
 8008a62:	b360      	cbz	r0, 8008abe <__ssputs_r+0xa2>
 8008a64:	464a      	mov	r2, r9
 8008a66:	6921      	ldr	r1, [r4, #16]
 8008a68:	f000 fbe8 	bl	800923c <memcpy>
 8008a6c:	89a3      	ldrh	r3, [r4, #12]
 8008a6e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8008a72:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008a76:	81a3      	strh	r3, [r4, #12]
 8008a78:	6126      	str	r6, [r4, #16]
 8008a7a:	444e      	add	r6, r9
 8008a7c:	6026      	str	r6, [r4, #0]
 8008a7e:	463e      	mov	r6, r7
 8008a80:	6165      	str	r5, [r4, #20]
 8008a82:	eba5 0509 	sub.w	r5, r5, r9
 8008a86:	60a5      	str	r5, [r4, #8]
 8008a88:	42be      	cmp	r6, r7
 8008a8a:	d900      	bls.n	8008a8e <__ssputs_r+0x72>
 8008a8c:	463e      	mov	r6, r7
 8008a8e:	4632      	mov	r2, r6
 8008a90:	4641      	mov	r1, r8
 8008a92:	6820      	ldr	r0, [r4, #0]
 8008a94:	f000 fb96 	bl	80091c4 <memmove>
 8008a98:	2000      	movs	r0, #0
 8008a9a:	68a3      	ldr	r3, [r4, #8]
 8008a9c:	1b9b      	subs	r3, r3, r6
 8008a9e:	60a3      	str	r3, [r4, #8]
 8008aa0:	6823      	ldr	r3, [r4, #0]
 8008aa2:	4433      	add	r3, r6
 8008aa4:	6023      	str	r3, [r4, #0]
 8008aa6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008aaa:	462a      	mov	r2, r5
 8008aac:	f000 ff57 	bl	800995e <_realloc_r>
 8008ab0:	4606      	mov	r6, r0
 8008ab2:	2800      	cmp	r0, #0
 8008ab4:	d1e0      	bne.n	8008a78 <__ssputs_r+0x5c>
 8008ab6:	4650      	mov	r0, sl
 8008ab8:	6921      	ldr	r1, [r4, #16]
 8008aba:	f7fe fb95 	bl	80071e8 <_free_r>
 8008abe:	230c      	movs	r3, #12
 8008ac0:	f8ca 3000 	str.w	r3, [sl]
 8008ac4:	89a3      	ldrh	r3, [r4, #12]
 8008ac6:	f04f 30ff 	mov.w	r0, #4294967295
 8008aca:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008ace:	81a3      	strh	r3, [r4, #12]
 8008ad0:	e7e9      	b.n	8008aa6 <__ssputs_r+0x8a>
	...

08008ad4 <_svfiprintf_r>:
 8008ad4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008ad8:	4698      	mov	r8, r3
 8008ada:	898b      	ldrh	r3, [r1, #12]
 8008adc:	4607      	mov	r7, r0
 8008ade:	061b      	lsls	r3, r3, #24
 8008ae0:	460d      	mov	r5, r1
 8008ae2:	4614      	mov	r4, r2
 8008ae4:	b09d      	sub	sp, #116	@ 0x74
 8008ae6:	d510      	bpl.n	8008b0a <_svfiprintf_r+0x36>
 8008ae8:	690b      	ldr	r3, [r1, #16]
 8008aea:	b973      	cbnz	r3, 8008b0a <_svfiprintf_r+0x36>
 8008aec:	2140      	movs	r1, #64	@ 0x40
 8008aee:	f7fe fbed 	bl	80072cc <_malloc_r>
 8008af2:	6028      	str	r0, [r5, #0]
 8008af4:	6128      	str	r0, [r5, #16]
 8008af6:	b930      	cbnz	r0, 8008b06 <_svfiprintf_r+0x32>
 8008af8:	230c      	movs	r3, #12
 8008afa:	603b      	str	r3, [r7, #0]
 8008afc:	f04f 30ff 	mov.w	r0, #4294967295
 8008b00:	b01d      	add	sp, #116	@ 0x74
 8008b02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008b06:	2340      	movs	r3, #64	@ 0x40
 8008b08:	616b      	str	r3, [r5, #20]
 8008b0a:	2300      	movs	r3, #0
 8008b0c:	9309      	str	r3, [sp, #36]	@ 0x24
 8008b0e:	2320      	movs	r3, #32
 8008b10:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008b14:	2330      	movs	r3, #48	@ 0x30
 8008b16:	f04f 0901 	mov.w	r9, #1
 8008b1a:	f8cd 800c 	str.w	r8, [sp, #12]
 8008b1e:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8008cb8 <_svfiprintf_r+0x1e4>
 8008b22:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008b26:	4623      	mov	r3, r4
 8008b28:	469a      	mov	sl, r3
 8008b2a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008b2e:	b10a      	cbz	r2, 8008b34 <_svfiprintf_r+0x60>
 8008b30:	2a25      	cmp	r2, #37	@ 0x25
 8008b32:	d1f9      	bne.n	8008b28 <_svfiprintf_r+0x54>
 8008b34:	ebba 0b04 	subs.w	fp, sl, r4
 8008b38:	d00b      	beq.n	8008b52 <_svfiprintf_r+0x7e>
 8008b3a:	465b      	mov	r3, fp
 8008b3c:	4622      	mov	r2, r4
 8008b3e:	4629      	mov	r1, r5
 8008b40:	4638      	mov	r0, r7
 8008b42:	f7ff ff6b 	bl	8008a1c <__ssputs_r>
 8008b46:	3001      	adds	r0, #1
 8008b48:	f000 80a7 	beq.w	8008c9a <_svfiprintf_r+0x1c6>
 8008b4c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008b4e:	445a      	add	r2, fp
 8008b50:	9209      	str	r2, [sp, #36]	@ 0x24
 8008b52:	f89a 3000 	ldrb.w	r3, [sl]
 8008b56:	2b00      	cmp	r3, #0
 8008b58:	f000 809f 	beq.w	8008c9a <_svfiprintf_r+0x1c6>
 8008b5c:	2300      	movs	r3, #0
 8008b5e:	f04f 32ff 	mov.w	r2, #4294967295
 8008b62:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008b66:	f10a 0a01 	add.w	sl, sl, #1
 8008b6a:	9304      	str	r3, [sp, #16]
 8008b6c:	9307      	str	r3, [sp, #28]
 8008b6e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008b72:	931a      	str	r3, [sp, #104]	@ 0x68
 8008b74:	4654      	mov	r4, sl
 8008b76:	2205      	movs	r2, #5
 8008b78:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008b7c:	484e      	ldr	r0, [pc, #312]	@ (8008cb8 <_svfiprintf_r+0x1e4>)
 8008b7e:	f7fd fcc2 	bl	8006506 <memchr>
 8008b82:	9a04      	ldr	r2, [sp, #16]
 8008b84:	b9d8      	cbnz	r0, 8008bbe <_svfiprintf_r+0xea>
 8008b86:	06d0      	lsls	r0, r2, #27
 8008b88:	bf44      	itt	mi
 8008b8a:	2320      	movmi	r3, #32
 8008b8c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008b90:	0711      	lsls	r1, r2, #28
 8008b92:	bf44      	itt	mi
 8008b94:	232b      	movmi	r3, #43	@ 0x2b
 8008b96:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008b9a:	f89a 3000 	ldrb.w	r3, [sl]
 8008b9e:	2b2a      	cmp	r3, #42	@ 0x2a
 8008ba0:	d015      	beq.n	8008bce <_svfiprintf_r+0xfa>
 8008ba2:	4654      	mov	r4, sl
 8008ba4:	2000      	movs	r0, #0
 8008ba6:	f04f 0c0a 	mov.w	ip, #10
 8008baa:	9a07      	ldr	r2, [sp, #28]
 8008bac:	4621      	mov	r1, r4
 8008bae:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008bb2:	3b30      	subs	r3, #48	@ 0x30
 8008bb4:	2b09      	cmp	r3, #9
 8008bb6:	d94b      	bls.n	8008c50 <_svfiprintf_r+0x17c>
 8008bb8:	b1b0      	cbz	r0, 8008be8 <_svfiprintf_r+0x114>
 8008bba:	9207      	str	r2, [sp, #28]
 8008bbc:	e014      	b.n	8008be8 <_svfiprintf_r+0x114>
 8008bbe:	eba0 0308 	sub.w	r3, r0, r8
 8008bc2:	fa09 f303 	lsl.w	r3, r9, r3
 8008bc6:	4313      	orrs	r3, r2
 8008bc8:	46a2      	mov	sl, r4
 8008bca:	9304      	str	r3, [sp, #16]
 8008bcc:	e7d2      	b.n	8008b74 <_svfiprintf_r+0xa0>
 8008bce:	9b03      	ldr	r3, [sp, #12]
 8008bd0:	1d19      	adds	r1, r3, #4
 8008bd2:	681b      	ldr	r3, [r3, #0]
 8008bd4:	9103      	str	r1, [sp, #12]
 8008bd6:	2b00      	cmp	r3, #0
 8008bd8:	bfbb      	ittet	lt
 8008bda:	425b      	neglt	r3, r3
 8008bdc:	f042 0202 	orrlt.w	r2, r2, #2
 8008be0:	9307      	strge	r3, [sp, #28]
 8008be2:	9307      	strlt	r3, [sp, #28]
 8008be4:	bfb8      	it	lt
 8008be6:	9204      	strlt	r2, [sp, #16]
 8008be8:	7823      	ldrb	r3, [r4, #0]
 8008bea:	2b2e      	cmp	r3, #46	@ 0x2e
 8008bec:	d10a      	bne.n	8008c04 <_svfiprintf_r+0x130>
 8008bee:	7863      	ldrb	r3, [r4, #1]
 8008bf0:	2b2a      	cmp	r3, #42	@ 0x2a
 8008bf2:	d132      	bne.n	8008c5a <_svfiprintf_r+0x186>
 8008bf4:	9b03      	ldr	r3, [sp, #12]
 8008bf6:	3402      	adds	r4, #2
 8008bf8:	1d1a      	adds	r2, r3, #4
 8008bfa:	681b      	ldr	r3, [r3, #0]
 8008bfc:	9203      	str	r2, [sp, #12]
 8008bfe:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008c02:	9305      	str	r3, [sp, #20]
 8008c04:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8008cbc <_svfiprintf_r+0x1e8>
 8008c08:	2203      	movs	r2, #3
 8008c0a:	4650      	mov	r0, sl
 8008c0c:	7821      	ldrb	r1, [r4, #0]
 8008c0e:	f7fd fc7a 	bl	8006506 <memchr>
 8008c12:	b138      	cbz	r0, 8008c24 <_svfiprintf_r+0x150>
 8008c14:	2240      	movs	r2, #64	@ 0x40
 8008c16:	9b04      	ldr	r3, [sp, #16]
 8008c18:	eba0 000a 	sub.w	r0, r0, sl
 8008c1c:	4082      	lsls	r2, r0
 8008c1e:	4313      	orrs	r3, r2
 8008c20:	3401      	adds	r4, #1
 8008c22:	9304      	str	r3, [sp, #16]
 8008c24:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008c28:	2206      	movs	r2, #6
 8008c2a:	4825      	ldr	r0, [pc, #148]	@ (8008cc0 <_svfiprintf_r+0x1ec>)
 8008c2c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008c30:	f7fd fc69 	bl	8006506 <memchr>
 8008c34:	2800      	cmp	r0, #0
 8008c36:	d036      	beq.n	8008ca6 <_svfiprintf_r+0x1d2>
 8008c38:	4b22      	ldr	r3, [pc, #136]	@ (8008cc4 <_svfiprintf_r+0x1f0>)
 8008c3a:	bb1b      	cbnz	r3, 8008c84 <_svfiprintf_r+0x1b0>
 8008c3c:	9b03      	ldr	r3, [sp, #12]
 8008c3e:	3307      	adds	r3, #7
 8008c40:	f023 0307 	bic.w	r3, r3, #7
 8008c44:	3308      	adds	r3, #8
 8008c46:	9303      	str	r3, [sp, #12]
 8008c48:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008c4a:	4433      	add	r3, r6
 8008c4c:	9309      	str	r3, [sp, #36]	@ 0x24
 8008c4e:	e76a      	b.n	8008b26 <_svfiprintf_r+0x52>
 8008c50:	460c      	mov	r4, r1
 8008c52:	2001      	movs	r0, #1
 8008c54:	fb0c 3202 	mla	r2, ip, r2, r3
 8008c58:	e7a8      	b.n	8008bac <_svfiprintf_r+0xd8>
 8008c5a:	2300      	movs	r3, #0
 8008c5c:	f04f 0c0a 	mov.w	ip, #10
 8008c60:	4619      	mov	r1, r3
 8008c62:	3401      	adds	r4, #1
 8008c64:	9305      	str	r3, [sp, #20]
 8008c66:	4620      	mov	r0, r4
 8008c68:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008c6c:	3a30      	subs	r2, #48	@ 0x30
 8008c6e:	2a09      	cmp	r2, #9
 8008c70:	d903      	bls.n	8008c7a <_svfiprintf_r+0x1a6>
 8008c72:	2b00      	cmp	r3, #0
 8008c74:	d0c6      	beq.n	8008c04 <_svfiprintf_r+0x130>
 8008c76:	9105      	str	r1, [sp, #20]
 8008c78:	e7c4      	b.n	8008c04 <_svfiprintf_r+0x130>
 8008c7a:	4604      	mov	r4, r0
 8008c7c:	2301      	movs	r3, #1
 8008c7e:	fb0c 2101 	mla	r1, ip, r1, r2
 8008c82:	e7f0      	b.n	8008c66 <_svfiprintf_r+0x192>
 8008c84:	ab03      	add	r3, sp, #12
 8008c86:	9300      	str	r3, [sp, #0]
 8008c88:	462a      	mov	r2, r5
 8008c8a:	4638      	mov	r0, r7
 8008c8c:	4b0e      	ldr	r3, [pc, #56]	@ (8008cc8 <_svfiprintf_r+0x1f4>)
 8008c8e:	a904      	add	r1, sp, #16
 8008c90:	f7fc fcba 	bl	8005608 <_printf_float>
 8008c94:	1c42      	adds	r2, r0, #1
 8008c96:	4606      	mov	r6, r0
 8008c98:	d1d6      	bne.n	8008c48 <_svfiprintf_r+0x174>
 8008c9a:	89ab      	ldrh	r3, [r5, #12]
 8008c9c:	065b      	lsls	r3, r3, #25
 8008c9e:	f53f af2d 	bmi.w	8008afc <_svfiprintf_r+0x28>
 8008ca2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008ca4:	e72c      	b.n	8008b00 <_svfiprintf_r+0x2c>
 8008ca6:	ab03      	add	r3, sp, #12
 8008ca8:	9300      	str	r3, [sp, #0]
 8008caa:	462a      	mov	r2, r5
 8008cac:	4638      	mov	r0, r7
 8008cae:	4b06      	ldr	r3, [pc, #24]	@ (8008cc8 <_svfiprintf_r+0x1f4>)
 8008cb0:	a904      	add	r1, sp, #16
 8008cb2:	f7fc ff47 	bl	8005b44 <_printf_i>
 8008cb6:	e7ed      	b.n	8008c94 <_svfiprintf_r+0x1c0>
 8008cb8:	08009d8f 	.word	0x08009d8f
 8008cbc:	08009d95 	.word	0x08009d95
 8008cc0:	08009d99 	.word	0x08009d99
 8008cc4:	08005609 	.word	0x08005609
 8008cc8:	08008a1d 	.word	0x08008a1d

08008ccc <__sfputc_r>:
 8008ccc:	6893      	ldr	r3, [r2, #8]
 8008cce:	b410      	push	{r4}
 8008cd0:	3b01      	subs	r3, #1
 8008cd2:	2b00      	cmp	r3, #0
 8008cd4:	6093      	str	r3, [r2, #8]
 8008cd6:	da07      	bge.n	8008ce8 <__sfputc_r+0x1c>
 8008cd8:	6994      	ldr	r4, [r2, #24]
 8008cda:	42a3      	cmp	r3, r4
 8008cdc:	db01      	blt.n	8008ce2 <__sfputc_r+0x16>
 8008cde:	290a      	cmp	r1, #10
 8008ce0:	d102      	bne.n	8008ce8 <__sfputc_r+0x1c>
 8008ce2:	bc10      	pop	{r4}
 8008ce4:	f000 b9da 	b.w	800909c <__swbuf_r>
 8008ce8:	6813      	ldr	r3, [r2, #0]
 8008cea:	1c58      	adds	r0, r3, #1
 8008cec:	6010      	str	r0, [r2, #0]
 8008cee:	7019      	strb	r1, [r3, #0]
 8008cf0:	4608      	mov	r0, r1
 8008cf2:	bc10      	pop	{r4}
 8008cf4:	4770      	bx	lr

08008cf6 <__sfputs_r>:
 8008cf6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008cf8:	4606      	mov	r6, r0
 8008cfa:	460f      	mov	r7, r1
 8008cfc:	4614      	mov	r4, r2
 8008cfe:	18d5      	adds	r5, r2, r3
 8008d00:	42ac      	cmp	r4, r5
 8008d02:	d101      	bne.n	8008d08 <__sfputs_r+0x12>
 8008d04:	2000      	movs	r0, #0
 8008d06:	e007      	b.n	8008d18 <__sfputs_r+0x22>
 8008d08:	463a      	mov	r2, r7
 8008d0a:	4630      	mov	r0, r6
 8008d0c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008d10:	f7ff ffdc 	bl	8008ccc <__sfputc_r>
 8008d14:	1c43      	adds	r3, r0, #1
 8008d16:	d1f3      	bne.n	8008d00 <__sfputs_r+0xa>
 8008d18:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008d1c <_vfiprintf_r>:
 8008d1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d20:	460d      	mov	r5, r1
 8008d22:	4614      	mov	r4, r2
 8008d24:	4698      	mov	r8, r3
 8008d26:	4606      	mov	r6, r0
 8008d28:	b09d      	sub	sp, #116	@ 0x74
 8008d2a:	b118      	cbz	r0, 8008d34 <_vfiprintf_r+0x18>
 8008d2c:	6a03      	ldr	r3, [r0, #32]
 8008d2e:	b90b      	cbnz	r3, 8008d34 <_vfiprintf_r+0x18>
 8008d30:	f7fd fabc 	bl	80062ac <__sinit>
 8008d34:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008d36:	07d9      	lsls	r1, r3, #31
 8008d38:	d405      	bmi.n	8008d46 <_vfiprintf_r+0x2a>
 8008d3a:	89ab      	ldrh	r3, [r5, #12]
 8008d3c:	059a      	lsls	r2, r3, #22
 8008d3e:	d402      	bmi.n	8008d46 <_vfiprintf_r+0x2a>
 8008d40:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008d42:	f7fd fbde 	bl	8006502 <__retarget_lock_acquire_recursive>
 8008d46:	89ab      	ldrh	r3, [r5, #12]
 8008d48:	071b      	lsls	r3, r3, #28
 8008d4a:	d501      	bpl.n	8008d50 <_vfiprintf_r+0x34>
 8008d4c:	692b      	ldr	r3, [r5, #16]
 8008d4e:	b99b      	cbnz	r3, 8008d78 <_vfiprintf_r+0x5c>
 8008d50:	4629      	mov	r1, r5
 8008d52:	4630      	mov	r0, r6
 8008d54:	f000 f9e0 	bl	8009118 <__swsetup_r>
 8008d58:	b170      	cbz	r0, 8008d78 <_vfiprintf_r+0x5c>
 8008d5a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008d5c:	07dc      	lsls	r4, r3, #31
 8008d5e:	d504      	bpl.n	8008d6a <_vfiprintf_r+0x4e>
 8008d60:	f04f 30ff 	mov.w	r0, #4294967295
 8008d64:	b01d      	add	sp, #116	@ 0x74
 8008d66:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008d6a:	89ab      	ldrh	r3, [r5, #12]
 8008d6c:	0598      	lsls	r0, r3, #22
 8008d6e:	d4f7      	bmi.n	8008d60 <_vfiprintf_r+0x44>
 8008d70:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008d72:	f7fd fbc7 	bl	8006504 <__retarget_lock_release_recursive>
 8008d76:	e7f3      	b.n	8008d60 <_vfiprintf_r+0x44>
 8008d78:	2300      	movs	r3, #0
 8008d7a:	9309      	str	r3, [sp, #36]	@ 0x24
 8008d7c:	2320      	movs	r3, #32
 8008d7e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008d82:	2330      	movs	r3, #48	@ 0x30
 8008d84:	f04f 0901 	mov.w	r9, #1
 8008d88:	f8cd 800c 	str.w	r8, [sp, #12]
 8008d8c:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8008f38 <_vfiprintf_r+0x21c>
 8008d90:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008d94:	4623      	mov	r3, r4
 8008d96:	469a      	mov	sl, r3
 8008d98:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008d9c:	b10a      	cbz	r2, 8008da2 <_vfiprintf_r+0x86>
 8008d9e:	2a25      	cmp	r2, #37	@ 0x25
 8008da0:	d1f9      	bne.n	8008d96 <_vfiprintf_r+0x7a>
 8008da2:	ebba 0b04 	subs.w	fp, sl, r4
 8008da6:	d00b      	beq.n	8008dc0 <_vfiprintf_r+0xa4>
 8008da8:	465b      	mov	r3, fp
 8008daa:	4622      	mov	r2, r4
 8008dac:	4629      	mov	r1, r5
 8008dae:	4630      	mov	r0, r6
 8008db0:	f7ff ffa1 	bl	8008cf6 <__sfputs_r>
 8008db4:	3001      	adds	r0, #1
 8008db6:	f000 80a7 	beq.w	8008f08 <_vfiprintf_r+0x1ec>
 8008dba:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008dbc:	445a      	add	r2, fp
 8008dbe:	9209      	str	r2, [sp, #36]	@ 0x24
 8008dc0:	f89a 3000 	ldrb.w	r3, [sl]
 8008dc4:	2b00      	cmp	r3, #0
 8008dc6:	f000 809f 	beq.w	8008f08 <_vfiprintf_r+0x1ec>
 8008dca:	2300      	movs	r3, #0
 8008dcc:	f04f 32ff 	mov.w	r2, #4294967295
 8008dd0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008dd4:	f10a 0a01 	add.w	sl, sl, #1
 8008dd8:	9304      	str	r3, [sp, #16]
 8008dda:	9307      	str	r3, [sp, #28]
 8008ddc:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008de0:	931a      	str	r3, [sp, #104]	@ 0x68
 8008de2:	4654      	mov	r4, sl
 8008de4:	2205      	movs	r2, #5
 8008de6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008dea:	4853      	ldr	r0, [pc, #332]	@ (8008f38 <_vfiprintf_r+0x21c>)
 8008dec:	f7fd fb8b 	bl	8006506 <memchr>
 8008df0:	9a04      	ldr	r2, [sp, #16]
 8008df2:	b9d8      	cbnz	r0, 8008e2c <_vfiprintf_r+0x110>
 8008df4:	06d1      	lsls	r1, r2, #27
 8008df6:	bf44      	itt	mi
 8008df8:	2320      	movmi	r3, #32
 8008dfa:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008dfe:	0713      	lsls	r3, r2, #28
 8008e00:	bf44      	itt	mi
 8008e02:	232b      	movmi	r3, #43	@ 0x2b
 8008e04:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008e08:	f89a 3000 	ldrb.w	r3, [sl]
 8008e0c:	2b2a      	cmp	r3, #42	@ 0x2a
 8008e0e:	d015      	beq.n	8008e3c <_vfiprintf_r+0x120>
 8008e10:	4654      	mov	r4, sl
 8008e12:	2000      	movs	r0, #0
 8008e14:	f04f 0c0a 	mov.w	ip, #10
 8008e18:	9a07      	ldr	r2, [sp, #28]
 8008e1a:	4621      	mov	r1, r4
 8008e1c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008e20:	3b30      	subs	r3, #48	@ 0x30
 8008e22:	2b09      	cmp	r3, #9
 8008e24:	d94b      	bls.n	8008ebe <_vfiprintf_r+0x1a2>
 8008e26:	b1b0      	cbz	r0, 8008e56 <_vfiprintf_r+0x13a>
 8008e28:	9207      	str	r2, [sp, #28]
 8008e2a:	e014      	b.n	8008e56 <_vfiprintf_r+0x13a>
 8008e2c:	eba0 0308 	sub.w	r3, r0, r8
 8008e30:	fa09 f303 	lsl.w	r3, r9, r3
 8008e34:	4313      	orrs	r3, r2
 8008e36:	46a2      	mov	sl, r4
 8008e38:	9304      	str	r3, [sp, #16]
 8008e3a:	e7d2      	b.n	8008de2 <_vfiprintf_r+0xc6>
 8008e3c:	9b03      	ldr	r3, [sp, #12]
 8008e3e:	1d19      	adds	r1, r3, #4
 8008e40:	681b      	ldr	r3, [r3, #0]
 8008e42:	9103      	str	r1, [sp, #12]
 8008e44:	2b00      	cmp	r3, #0
 8008e46:	bfbb      	ittet	lt
 8008e48:	425b      	neglt	r3, r3
 8008e4a:	f042 0202 	orrlt.w	r2, r2, #2
 8008e4e:	9307      	strge	r3, [sp, #28]
 8008e50:	9307      	strlt	r3, [sp, #28]
 8008e52:	bfb8      	it	lt
 8008e54:	9204      	strlt	r2, [sp, #16]
 8008e56:	7823      	ldrb	r3, [r4, #0]
 8008e58:	2b2e      	cmp	r3, #46	@ 0x2e
 8008e5a:	d10a      	bne.n	8008e72 <_vfiprintf_r+0x156>
 8008e5c:	7863      	ldrb	r3, [r4, #1]
 8008e5e:	2b2a      	cmp	r3, #42	@ 0x2a
 8008e60:	d132      	bne.n	8008ec8 <_vfiprintf_r+0x1ac>
 8008e62:	9b03      	ldr	r3, [sp, #12]
 8008e64:	3402      	adds	r4, #2
 8008e66:	1d1a      	adds	r2, r3, #4
 8008e68:	681b      	ldr	r3, [r3, #0]
 8008e6a:	9203      	str	r2, [sp, #12]
 8008e6c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008e70:	9305      	str	r3, [sp, #20]
 8008e72:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8008f3c <_vfiprintf_r+0x220>
 8008e76:	2203      	movs	r2, #3
 8008e78:	4650      	mov	r0, sl
 8008e7a:	7821      	ldrb	r1, [r4, #0]
 8008e7c:	f7fd fb43 	bl	8006506 <memchr>
 8008e80:	b138      	cbz	r0, 8008e92 <_vfiprintf_r+0x176>
 8008e82:	2240      	movs	r2, #64	@ 0x40
 8008e84:	9b04      	ldr	r3, [sp, #16]
 8008e86:	eba0 000a 	sub.w	r0, r0, sl
 8008e8a:	4082      	lsls	r2, r0
 8008e8c:	4313      	orrs	r3, r2
 8008e8e:	3401      	adds	r4, #1
 8008e90:	9304      	str	r3, [sp, #16]
 8008e92:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008e96:	2206      	movs	r2, #6
 8008e98:	4829      	ldr	r0, [pc, #164]	@ (8008f40 <_vfiprintf_r+0x224>)
 8008e9a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008e9e:	f7fd fb32 	bl	8006506 <memchr>
 8008ea2:	2800      	cmp	r0, #0
 8008ea4:	d03f      	beq.n	8008f26 <_vfiprintf_r+0x20a>
 8008ea6:	4b27      	ldr	r3, [pc, #156]	@ (8008f44 <_vfiprintf_r+0x228>)
 8008ea8:	bb1b      	cbnz	r3, 8008ef2 <_vfiprintf_r+0x1d6>
 8008eaa:	9b03      	ldr	r3, [sp, #12]
 8008eac:	3307      	adds	r3, #7
 8008eae:	f023 0307 	bic.w	r3, r3, #7
 8008eb2:	3308      	adds	r3, #8
 8008eb4:	9303      	str	r3, [sp, #12]
 8008eb6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008eb8:	443b      	add	r3, r7
 8008eba:	9309      	str	r3, [sp, #36]	@ 0x24
 8008ebc:	e76a      	b.n	8008d94 <_vfiprintf_r+0x78>
 8008ebe:	460c      	mov	r4, r1
 8008ec0:	2001      	movs	r0, #1
 8008ec2:	fb0c 3202 	mla	r2, ip, r2, r3
 8008ec6:	e7a8      	b.n	8008e1a <_vfiprintf_r+0xfe>
 8008ec8:	2300      	movs	r3, #0
 8008eca:	f04f 0c0a 	mov.w	ip, #10
 8008ece:	4619      	mov	r1, r3
 8008ed0:	3401      	adds	r4, #1
 8008ed2:	9305      	str	r3, [sp, #20]
 8008ed4:	4620      	mov	r0, r4
 8008ed6:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008eda:	3a30      	subs	r2, #48	@ 0x30
 8008edc:	2a09      	cmp	r2, #9
 8008ede:	d903      	bls.n	8008ee8 <_vfiprintf_r+0x1cc>
 8008ee0:	2b00      	cmp	r3, #0
 8008ee2:	d0c6      	beq.n	8008e72 <_vfiprintf_r+0x156>
 8008ee4:	9105      	str	r1, [sp, #20]
 8008ee6:	e7c4      	b.n	8008e72 <_vfiprintf_r+0x156>
 8008ee8:	4604      	mov	r4, r0
 8008eea:	2301      	movs	r3, #1
 8008eec:	fb0c 2101 	mla	r1, ip, r1, r2
 8008ef0:	e7f0      	b.n	8008ed4 <_vfiprintf_r+0x1b8>
 8008ef2:	ab03      	add	r3, sp, #12
 8008ef4:	9300      	str	r3, [sp, #0]
 8008ef6:	462a      	mov	r2, r5
 8008ef8:	4630      	mov	r0, r6
 8008efa:	4b13      	ldr	r3, [pc, #76]	@ (8008f48 <_vfiprintf_r+0x22c>)
 8008efc:	a904      	add	r1, sp, #16
 8008efe:	f7fc fb83 	bl	8005608 <_printf_float>
 8008f02:	4607      	mov	r7, r0
 8008f04:	1c78      	adds	r0, r7, #1
 8008f06:	d1d6      	bne.n	8008eb6 <_vfiprintf_r+0x19a>
 8008f08:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008f0a:	07d9      	lsls	r1, r3, #31
 8008f0c:	d405      	bmi.n	8008f1a <_vfiprintf_r+0x1fe>
 8008f0e:	89ab      	ldrh	r3, [r5, #12]
 8008f10:	059a      	lsls	r2, r3, #22
 8008f12:	d402      	bmi.n	8008f1a <_vfiprintf_r+0x1fe>
 8008f14:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008f16:	f7fd faf5 	bl	8006504 <__retarget_lock_release_recursive>
 8008f1a:	89ab      	ldrh	r3, [r5, #12]
 8008f1c:	065b      	lsls	r3, r3, #25
 8008f1e:	f53f af1f 	bmi.w	8008d60 <_vfiprintf_r+0x44>
 8008f22:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008f24:	e71e      	b.n	8008d64 <_vfiprintf_r+0x48>
 8008f26:	ab03      	add	r3, sp, #12
 8008f28:	9300      	str	r3, [sp, #0]
 8008f2a:	462a      	mov	r2, r5
 8008f2c:	4630      	mov	r0, r6
 8008f2e:	4b06      	ldr	r3, [pc, #24]	@ (8008f48 <_vfiprintf_r+0x22c>)
 8008f30:	a904      	add	r1, sp, #16
 8008f32:	f7fc fe07 	bl	8005b44 <_printf_i>
 8008f36:	e7e4      	b.n	8008f02 <_vfiprintf_r+0x1e6>
 8008f38:	08009d8f 	.word	0x08009d8f
 8008f3c:	08009d95 	.word	0x08009d95
 8008f40:	08009d99 	.word	0x08009d99
 8008f44:	08005609 	.word	0x08005609
 8008f48:	08008cf7 	.word	0x08008cf7

08008f4c <__sflush_r>:
 8008f4c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008f50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008f52:	0716      	lsls	r6, r2, #28
 8008f54:	4605      	mov	r5, r0
 8008f56:	460c      	mov	r4, r1
 8008f58:	d454      	bmi.n	8009004 <__sflush_r+0xb8>
 8008f5a:	684b      	ldr	r3, [r1, #4]
 8008f5c:	2b00      	cmp	r3, #0
 8008f5e:	dc02      	bgt.n	8008f66 <__sflush_r+0x1a>
 8008f60:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8008f62:	2b00      	cmp	r3, #0
 8008f64:	dd48      	ble.n	8008ff8 <__sflush_r+0xac>
 8008f66:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008f68:	2e00      	cmp	r6, #0
 8008f6a:	d045      	beq.n	8008ff8 <__sflush_r+0xac>
 8008f6c:	2300      	movs	r3, #0
 8008f6e:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8008f72:	682f      	ldr	r7, [r5, #0]
 8008f74:	6a21      	ldr	r1, [r4, #32]
 8008f76:	602b      	str	r3, [r5, #0]
 8008f78:	d030      	beq.n	8008fdc <__sflush_r+0x90>
 8008f7a:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8008f7c:	89a3      	ldrh	r3, [r4, #12]
 8008f7e:	0759      	lsls	r1, r3, #29
 8008f80:	d505      	bpl.n	8008f8e <__sflush_r+0x42>
 8008f82:	6863      	ldr	r3, [r4, #4]
 8008f84:	1ad2      	subs	r2, r2, r3
 8008f86:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8008f88:	b10b      	cbz	r3, 8008f8e <__sflush_r+0x42>
 8008f8a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8008f8c:	1ad2      	subs	r2, r2, r3
 8008f8e:	2300      	movs	r3, #0
 8008f90:	4628      	mov	r0, r5
 8008f92:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008f94:	6a21      	ldr	r1, [r4, #32]
 8008f96:	47b0      	blx	r6
 8008f98:	1c43      	adds	r3, r0, #1
 8008f9a:	89a3      	ldrh	r3, [r4, #12]
 8008f9c:	d106      	bne.n	8008fac <__sflush_r+0x60>
 8008f9e:	6829      	ldr	r1, [r5, #0]
 8008fa0:	291d      	cmp	r1, #29
 8008fa2:	d82b      	bhi.n	8008ffc <__sflush_r+0xb0>
 8008fa4:	4a28      	ldr	r2, [pc, #160]	@ (8009048 <__sflush_r+0xfc>)
 8008fa6:	40ca      	lsrs	r2, r1
 8008fa8:	07d6      	lsls	r6, r2, #31
 8008faa:	d527      	bpl.n	8008ffc <__sflush_r+0xb0>
 8008fac:	2200      	movs	r2, #0
 8008fae:	6062      	str	r2, [r4, #4]
 8008fb0:	6922      	ldr	r2, [r4, #16]
 8008fb2:	04d9      	lsls	r1, r3, #19
 8008fb4:	6022      	str	r2, [r4, #0]
 8008fb6:	d504      	bpl.n	8008fc2 <__sflush_r+0x76>
 8008fb8:	1c42      	adds	r2, r0, #1
 8008fba:	d101      	bne.n	8008fc0 <__sflush_r+0x74>
 8008fbc:	682b      	ldr	r3, [r5, #0]
 8008fbe:	b903      	cbnz	r3, 8008fc2 <__sflush_r+0x76>
 8008fc0:	6560      	str	r0, [r4, #84]	@ 0x54
 8008fc2:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008fc4:	602f      	str	r7, [r5, #0]
 8008fc6:	b1b9      	cbz	r1, 8008ff8 <__sflush_r+0xac>
 8008fc8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008fcc:	4299      	cmp	r1, r3
 8008fce:	d002      	beq.n	8008fd6 <__sflush_r+0x8a>
 8008fd0:	4628      	mov	r0, r5
 8008fd2:	f7fe f909 	bl	80071e8 <_free_r>
 8008fd6:	2300      	movs	r3, #0
 8008fd8:	6363      	str	r3, [r4, #52]	@ 0x34
 8008fda:	e00d      	b.n	8008ff8 <__sflush_r+0xac>
 8008fdc:	2301      	movs	r3, #1
 8008fde:	4628      	mov	r0, r5
 8008fe0:	47b0      	blx	r6
 8008fe2:	4602      	mov	r2, r0
 8008fe4:	1c50      	adds	r0, r2, #1
 8008fe6:	d1c9      	bne.n	8008f7c <__sflush_r+0x30>
 8008fe8:	682b      	ldr	r3, [r5, #0]
 8008fea:	2b00      	cmp	r3, #0
 8008fec:	d0c6      	beq.n	8008f7c <__sflush_r+0x30>
 8008fee:	2b1d      	cmp	r3, #29
 8008ff0:	d001      	beq.n	8008ff6 <__sflush_r+0xaa>
 8008ff2:	2b16      	cmp	r3, #22
 8008ff4:	d11d      	bne.n	8009032 <__sflush_r+0xe6>
 8008ff6:	602f      	str	r7, [r5, #0]
 8008ff8:	2000      	movs	r0, #0
 8008ffa:	e021      	b.n	8009040 <__sflush_r+0xf4>
 8008ffc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009000:	b21b      	sxth	r3, r3
 8009002:	e01a      	b.n	800903a <__sflush_r+0xee>
 8009004:	690f      	ldr	r7, [r1, #16]
 8009006:	2f00      	cmp	r7, #0
 8009008:	d0f6      	beq.n	8008ff8 <__sflush_r+0xac>
 800900a:	0793      	lsls	r3, r2, #30
 800900c:	bf18      	it	ne
 800900e:	2300      	movne	r3, #0
 8009010:	680e      	ldr	r6, [r1, #0]
 8009012:	bf08      	it	eq
 8009014:	694b      	ldreq	r3, [r1, #20]
 8009016:	1bf6      	subs	r6, r6, r7
 8009018:	600f      	str	r7, [r1, #0]
 800901a:	608b      	str	r3, [r1, #8]
 800901c:	2e00      	cmp	r6, #0
 800901e:	ddeb      	ble.n	8008ff8 <__sflush_r+0xac>
 8009020:	4633      	mov	r3, r6
 8009022:	463a      	mov	r2, r7
 8009024:	4628      	mov	r0, r5
 8009026:	6a21      	ldr	r1, [r4, #32]
 8009028:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 800902c:	47e0      	blx	ip
 800902e:	2800      	cmp	r0, #0
 8009030:	dc07      	bgt.n	8009042 <__sflush_r+0xf6>
 8009032:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009036:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800903a:	f04f 30ff 	mov.w	r0, #4294967295
 800903e:	81a3      	strh	r3, [r4, #12]
 8009040:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009042:	4407      	add	r7, r0
 8009044:	1a36      	subs	r6, r6, r0
 8009046:	e7e9      	b.n	800901c <__sflush_r+0xd0>
 8009048:	20400001 	.word	0x20400001

0800904c <_fflush_r>:
 800904c:	b538      	push	{r3, r4, r5, lr}
 800904e:	690b      	ldr	r3, [r1, #16]
 8009050:	4605      	mov	r5, r0
 8009052:	460c      	mov	r4, r1
 8009054:	b913      	cbnz	r3, 800905c <_fflush_r+0x10>
 8009056:	2500      	movs	r5, #0
 8009058:	4628      	mov	r0, r5
 800905a:	bd38      	pop	{r3, r4, r5, pc}
 800905c:	b118      	cbz	r0, 8009066 <_fflush_r+0x1a>
 800905e:	6a03      	ldr	r3, [r0, #32]
 8009060:	b90b      	cbnz	r3, 8009066 <_fflush_r+0x1a>
 8009062:	f7fd f923 	bl	80062ac <__sinit>
 8009066:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800906a:	2b00      	cmp	r3, #0
 800906c:	d0f3      	beq.n	8009056 <_fflush_r+0xa>
 800906e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009070:	07d0      	lsls	r0, r2, #31
 8009072:	d404      	bmi.n	800907e <_fflush_r+0x32>
 8009074:	0599      	lsls	r1, r3, #22
 8009076:	d402      	bmi.n	800907e <_fflush_r+0x32>
 8009078:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800907a:	f7fd fa42 	bl	8006502 <__retarget_lock_acquire_recursive>
 800907e:	4628      	mov	r0, r5
 8009080:	4621      	mov	r1, r4
 8009082:	f7ff ff63 	bl	8008f4c <__sflush_r>
 8009086:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009088:	4605      	mov	r5, r0
 800908a:	07da      	lsls	r2, r3, #31
 800908c:	d4e4      	bmi.n	8009058 <_fflush_r+0xc>
 800908e:	89a3      	ldrh	r3, [r4, #12]
 8009090:	059b      	lsls	r3, r3, #22
 8009092:	d4e1      	bmi.n	8009058 <_fflush_r+0xc>
 8009094:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009096:	f7fd fa35 	bl	8006504 <__retarget_lock_release_recursive>
 800909a:	e7dd      	b.n	8009058 <_fflush_r+0xc>

0800909c <__swbuf_r>:
 800909c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800909e:	460e      	mov	r6, r1
 80090a0:	4614      	mov	r4, r2
 80090a2:	4605      	mov	r5, r0
 80090a4:	b118      	cbz	r0, 80090ae <__swbuf_r+0x12>
 80090a6:	6a03      	ldr	r3, [r0, #32]
 80090a8:	b90b      	cbnz	r3, 80090ae <__swbuf_r+0x12>
 80090aa:	f7fd f8ff 	bl	80062ac <__sinit>
 80090ae:	69a3      	ldr	r3, [r4, #24]
 80090b0:	60a3      	str	r3, [r4, #8]
 80090b2:	89a3      	ldrh	r3, [r4, #12]
 80090b4:	071a      	lsls	r2, r3, #28
 80090b6:	d501      	bpl.n	80090bc <__swbuf_r+0x20>
 80090b8:	6923      	ldr	r3, [r4, #16]
 80090ba:	b943      	cbnz	r3, 80090ce <__swbuf_r+0x32>
 80090bc:	4621      	mov	r1, r4
 80090be:	4628      	mov	r0, r5
 80090c0:	f000 f82a 	bl	8009118 <__swsetup_r>
 80090c4:	b118      	cbz	r0, 80090ce <__swbuf_r+0x32>
 80090c6:	f04f 37ff 	mov.w	r7, #4294967295
 80090ca:	4638      	mov	r0, r7
 80090cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80090ce:	6823      	ldr	r3, [r4, #0]
 80090d0:	6922      	ldr	r2, [r4, #16]
 80090d2:	b2f6      	uxtb	r6, r6
 80090d4:	1a98      	subs	r0, r3, r2
 80090d6:	6963      	ldr	r3, [r4, #20]
 80090d8:	4637      	mov	r7, r6
 80090da:	4283      	cmp	r3, r0
 80090dc:	dc05      	bgt.n	80090ea <__swbuf_r+0x4e>
 80090de:	4621      	mov	r1, r4
 80090e0:	4628      	mov	r0, r5
 80090e2:	f7ff ffb3 	bl	800904c <_fflush_r>
 80090e6:	2800      	cmp	r0, #0
 80090e8:	d1ed      	bne.n	80090c6 <__swbuf_r+0x2a>
 80090ea:	68a3      	ldr	r3, [r4, #8]
 80090ec:	3b01      	subs	r3, #1
 80090ee:	60a3      	str	r3, [r4, #8]
 80090f0:	6823      	ldr	r3, [r4, #0]
 80090f2:	1c5a      	adds	r2, r3, #1
 80090f4:	6022      	str	r2, [r4, #0]
 80090f6:	701e      	strb	r6, [r3, #0]
 80090f8:	6962      	ldr	r2, [r4, #20]
 80090fa:	1c43      	adds	r3, r0, #1
 80090fc:	429a      	cmp	r2, r3
 80090fe:	d004      	beq.n	800910a <__swbuf_r+0x6e>
 8009100:	89a3      	ldrh	r3, [r4, #12]
 8009102:	07db      	lsls	r3, r3, #31
 8009104:	d5e1      	bpl.n	80090ca <__swbuf_r+0x2e>
 8009106:	2e0a      	cmp	r6, #10
 8009108:	d1df      	bne.n	80090ca <__swbuf_r+0x2e>
 800910a:	4621      	mov	r1, r4
 800910c:	4628      	mov	r0, r5
 800910e:	f7ff ff9d 	bl	800904c <_fflush_r>
 8009112:	2800      	cmp	r0, #0
 8009114:	d0d9      	beq.n	80090ca <__swbuf_r+0x2e>
 8009116:	e7d6      	b.n	80090c6 <__swbuf_r+0x2a>

08009118 <__swsetup_r>:
 8009118:	b538      	push	{r3, r4, r5, lr}
 800911a:	4b29      	ldr	r3, [pc, #164]	@ (80091c0 <__swsetup_r+0xa8>)
 800911c:	4605      	mov	r5, r0
 800911e:	6818      	ldr	r0, [r3, #0]
 8009120:	460c      	mov	r4, r1
 8009122:	b118      	cbz	r0, 800912c <__swsetup_r+0x14>
 8009124:	6a03      	ldr	r3, [r0, #32]
 8009126:	b90b      	cbnz	r3, 800912c <__swsetup_r+0x14>
 8009128:	f7fd f8c0 	bl	80062ac <__sinit>
 800912c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009130:	0719      	lsls	r1, r3, #28
 8009132:	d422      	bmi.n	800917a <__swsetup_r+0x62>
 8009134:	06da      	lsls	r2, r3, #27
 8009136:	d407      	bmi.n	8009148 <__swsetup_r+0x30>
 8009138:	2209      	movs	r2, #9
 800913a:	602a      	str	r2, [r5, #0]
 800913c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009140:	f04f 30ff 	mov.w	r0, #4294967295
 8009144:	81a3      	strh	r3, [r4, #12]
 8009146:	e033      	b.n	80091b0 <__swsetup_r+0x98>
 8009148:	0758      	lsls	r0, r3, #29
 800914a:	d512      	bpl.n	8009172 <__swsetup_r+0x5a>
 800914c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800914e:	b141      	cbz	r1, 8009162 <__swsetup_r+0x4a>
 8009150:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009154:	4299      	cmp	r1, r3
 8009156:	d002      	beq.n	800915e <__swsetup_r+0x46>
 8009158:	4628      	mov	r0, r5
 800915a:	f7fe f845 	bl	80071e8 <_free_r>
 800915e:	2300      	movs	r3, #0
 8009160:	6363      	str	r3, [r4, #52]	@ 0x34
 8009162:	89a3      	ldrh	r3, [r4, #12]
 8009164:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8009168:	81a3      	strh	r3, [r4, #12]
 800916a:	2300      	movs	r3, #0
 800916c:	6063      	str	r3, [r4, #4]
 800916e:	6923      	ldr	r3, [r4, #16]
 8009170:	6023      	str	r3, [r4, #0]
 8009172:	89a3      	ldrh	r3, [r4, #12]
 8009174:	f043 0308 	orr.w	r3, r3, #8
 8009178:	81a3      	strh	r3, [r4, #12]
 800917a:	6923      	ldr	r3, [r4, #16]
 800917c:	b94b      	cbnz	r3, 8009192 <__swsetup_r+0x7a>
 800917e:	89a3      	ldrh	r3, [r4, #12]
 8009180:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8009184:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009188:	d003      	beq.n	8009192 <__swsetup_r+0x7a>
 800918a:	4621      	mov	r1, r4
 800918c:	4628      	mov	r0, r5
 800918e:	f000 fc58 	bl	8009a42 <__smakebuf_r>
 8009192:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009196:	f013 0201 	ands.w	r2, r3, #1
 800919a:	d00a      	beq.n	80091b2 <__swsetup_r+0x9a>
 800919c:	2200      	movs	r2, #0
 800919e:	60a2      	str	r2, [r4, #8]
 80091a0:	6962      	ldr	r2, [r4, #20]
 80091a2:	4252      	negs	r2, r2
 80091a4:	61a2      	str	r2, [r4, #24]
 80091a6:	6922      	ldr	r2, [r4, #16]
 80091a8:	b942      	cbnz	r2, 80091bc <__swsetup_r+0xa4>
 80091aa:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80091ae:	d1c5      	bne.n	800913c <__swsetup_r+0x24>
 80091b0:	bd38      	pop	{r3, r4, r5, pc}
 80091b2:	0799      	lsls	r1, r3, #30
 80091b4:	bf58      	it	pl
 80091b6:	6962      	ldrpl	r2, [r4, #20]
 80091b8:	60a2      	str	r2, [r4, #8]
 80091ba:	e7f4      	b.n	80091a6 <__swsetup_r+0x8e>
 80091bc:	2000      	movs	r0, #0
 80091be:	e7f7      	b.n	80091b0 <__swsetup_r+0x98>
 80091c0:	20000018 	.word	0x20000018

080091c4 <memmove>:
 80091c4:	4288      	cmp	r0, r1
 80091c6:	b510      	push	{r4, lr}
 80091c8:	eb01 0402 	add.w	r4, r1, r2
 80091cc:	d902      	bls.n	80091d4 <memmove+0x10>
 80091ce:	4284      	cmp	r4, r0
 80091d0:	4623      	mov	r3, r4
 80091d2:	d807      	bhi.n	80091e4 <memmove+0x20>
 80091d4:	1e43      	subs	r3, r0, #1
 80091d6:	42a1      	cmp	r1, r4
 80091d8:	d008      	beq.n	80091ec <memmove+0x28>
 80091da:	f811 2b01 	ldrb.w	r2, [r1], #1
 80091de:	f803 2f01 	strb.w	r2, [r3, #1]!
 80091e2:	e7f8      	b.n	80091d6 <memmove+0x12>
 80091e4:	4601      	mov	r1, r0
 80091e6:	4402      	add	r2, r0
 80091e8:	428a      	cmp	r2, r1
 80091ea:	d100      	bne.n	80091ee <memmove+0x2a>
 80091ec:	bd10      	pop	{r4, pc}
 80091ee:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80091f2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80091f6:	e7f7      	b.n	80091e8 <memmove+0x24>

080091f8 <strncmp>:
 80091f8:	b510      	push	{r4, lr}
 80091fa:	b16a      	cbz	r2, 8009218 <strncmp+0x20>
 80091fc:	3901      	subs	r1, #1
 80091fe:	1884      	adds	r4, r0, r2
 8009200:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009204:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8009208:	429a      	cmp	r2, r3
 800920a:	d103      	bne.n	8009214 <strncmp+0x1c>
 800920c:	42a0      	cmp	r0, r4
 800920e:	d001      	beq.n	8009214 <strncmp+0x1c>
 8009210:	2a00      	cmp	r2, #0
 8009212:	d1f5      	bne.n	8009200 <strncmp+0x8>
 8009214:	1ad0      	subs	r0, r2, r3
 8009216:	bd10      	pop	{r4, pc}
 8009218:	4610      	mov	r0, r2
 800921a:	e7fc      	b.n	8009216 <strncmp+0x1e>

0800921c <_sbrk_r>:
 800921c:	b538      	push	{r3, r4, r5, lr}
 800921e:	2300      	movs	r3, #0
 8009220:	4d05      	ldr	r5, [pc, #20]	@ (8009238 <_sbrk_r+0x1c>)
 8009222:	4604      	mov	r4, r0
 8009224:	4608      	mov	r0, r1
 8009226:	602b      	str	r3, [r5, #0]
 8009228:	f7f8 fbec 	bl	8001a04 <_sbrk>
 800922c:	1c43      	adds	r3, r0, #1
 800922e:	d102      	bne.n	8009236 <_sbrk_r+0x1a>
 8009230:	682b      	ldr	r3, [r5, #0]
 8009232:	b103      	cbz	r3, 8009236 <_sbrk_r+0x1a>
 8009234:	6023      	str	r3, [r4, #0]
 8009236:	bd38      	pop	{r3, r4, r5, pc}
 8009238:	2000063c 	.word	0x2000063c

0800923c <memcpy>:
 800923c:	440a      	add	r2, r1
 800923e:	4291      	cmp	r1, r2
 8009240:	f100 33ff 	add.w	r3, r0, #4294967295
 8009244:	d100      	bne.n	8009248 <memcpy+0xc>
 8009246:	4770      	bx	lr
 8009248:	b510      	push	{r4, lr}
 800924a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800924e:	4291      	cmp	r1, r2
 8009250:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009254:	d1f9      	bne.n	800924a <memcpy+0xe>
 8009256:	bd10      	pop	{r4, pc}

08009258 <nan>:
 8009258:	2000      	movs	r0, #0
 800925a:	4901      	ldr	r1, [pc, #4]	@ (8009260 <nan+0x8>)
 800925c:	4770      	bx	lr
 800925e:	bf00      	nop
 8009260:	7ff80000 	.word	0x7ff80000

08009264 <__assert_func>:
 8009264:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009266:	4614      	mov	r4, r2
 8009268:	461a      	mov	r2, r3
 800926a:	4b09      	ldr	r3, [pc, #36]	@ (8009290 <__assert_func+0x2c>)
 800926c:	4605      	mov	r5, r0
 800926e:	681b      	ldr	r3, [r3, #0]
 8009270:	68d8      	ldr	r0, [r3, #12]
 8009272:	b14c      	cbz	r4, 8009288 <__assert_func+0x24>
 8009274:	4b07      	ldr	r3, [pc, #28]	@ (8009294 <__assert_func+0x30>)
 8009276:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800927a:	9100      	str	r1, [sp, #0]
 800927c:	462b      	mov	r3, r5
 800927e:	4906      	ldr	r1, [pc, #24]	@ (8009298 <__assert_func+0x34>)
 8009280:	f000 fba8 	bl	80099d4 <fiprintf>
 8009284:	f000 fc3c 	bl	8009b00 <abort>
 8009288:	4b04      	ldr	r3, [pc, #16]	@ (800929c <__assert_func+0x38>)
 800928a:	461c      	mov	r4, r3
 800928c:	e7f3      	b.n	8009276 <__assert_func+0x12>
 800928e:	bf00      	nop
 8009290:	20000018 	.word	0x20000018
 8009294:	08009da8 	.word	0x08009da8
 8009298:	08009db5 	.word	0x08009db5
 800929c:	08009de3 	.word	0x08009de3

080092a0 <_calloc_r>:
 80092a0:	b570      	push	{r4, r5, r6, lr}
 80092a2:	fba1 5402 	umull	r5, r4, r1, r2
 80092a6:	b934      	cbnz	r4, 80092b6 <_calloc_r+0x16>
 80092a8:	4629      	mov	r1, r5
 80092aa:	f7fe f80f 	bl	80072cc <_malloc_r>
 80092ae:	4606      	mov	r6, r0
 80092b0:	b928      	cbnz	r0, 80092be <_calloc_r+0x1e>
 80092b2:	4630      	mov	r0, r6
 80092b4:	bd70      	pop	{r4, r5, r6, pc}
 80092b6:	220c      	movs	r2, #12
 80092b8:	2600      	movs	r6, #0
 80092ba:	6002      	str	r2, [r0, #0]
 80092bc:	e7f9      	b.n	80092b2 <_calloc_r+0x12>
 80092be:	462a      	mov	r2, r5
 80092c0:	4621      	mov	r1, r4
 80092c2:	f7fd f8a0 	bl	8006406 <memset>
 80092c6:	e7f4      	b.n	80092b2 <_calloc_r+0x12>

080092c8 <rshift>:
 80092c8:	6903      	ldr	r3, [r0, #16]
 80092ca:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80092ce:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 80092d2:	f100 0414 	add.w	r4, r0, #20
 80092d6:	ea4f 1261 	mov.w	r2, r1, asr #5
 80092da:	dd46      	ble.n	800936a <rshift+0xa2>
 80092dc:	f011 011f 	ands.w	r1, r1, #31
 80092e0:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 80092e4:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 80092e8:	d10c      	bne.n	8009304 <rshift+0x3c>
 80092ea:	4629      	mov	r1, r5
 80092ec:	f100 0710 	add.w	r7, r0, #16
 80092f0:	42b1      	cmp	r1, r6
 80092f2:	d335      	bcc.n	8009360 <rshift+0x98>
 80092f4:	1a9b      	subs	r3, r3, r2
 80092f6:	009b      	lsls	r3, r3, #2
 80092f8:	1eea      	subs	r2, r5, #3
 80092fa:	4296      	cmp	r6, r2
 80092fc:	bf38      	it	cc
 80092fe:	2300      	movcc	r3, #0
 8009300:	4423      	add	r3, r4
 8009302:	e015      	b.n	8009330 <rshift+0x68>
 8009304:	46a1      	mov	r9, r4
 8009306:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800930a:	f1c1 0820 	rsb	r8, r1, #32
 800930e:	40cf      	lsrs	r7, r1
 8009310:	f105 0e04 	add.w	lr, r5, #4
 8009314:	4576      	cmp	r6, lr
 8009316:	46f4      	mov	ip, lr
 8009318:	d816      	bhi.n	8009348 <rshift+0x80>
 800931a:	1a9a      	subs	r2, r3, r2
 800931c:	0092      	lsls	r2, r2, #2
 800931e:	3a04      	subs	r2, #4
 8009320:	3501      	adds	r5, #1
 8009322:	42ae      	cmp	r6, r5
 8009324:	bf38      	it	cc
 8009326:	2200      	movcc	r2, #0
 8009328:	18a3      	adds	r3, r4, r2
 800932a:	50a7      	str	r7, [r4, r2]
 800932c:	b107      	cbz	r7, 8009330 <rshift+0x68>
 800932e:	3304      	adds	r3, #4
 8009330:	42a3      	cmp	r3, r4
 8009332:	eba3 0204 	sub.w	r2, r3, r4
 8009336:	bf08      	it	eq
 8009338:	2300      	moveq	r3, #0
 800933a:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800933e:	6102      	str	r2, [r0, #16]
 8009340:	bf08      	it	eq
 8009342:	6143      	streq	r3, [r0, #20]
 8009344:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009348:	f8dc c000 	ldr.w	ip, [ip]
 800934c:	fa0c fc08 	lsl.w	ip, ip, r8
 8009350:	ea4c 0707 	orr.w	r7, ip, r7
 8009354:	f849 7b04 	str.w	r7, [r9], #4
 8009358:	f85e 7b04 	ldr.w	r7, [lr], #4
 800935c:	40cf      	lsrs	r7, r1
 800935e:	e7d9      	b.n	8009314 <rshift+0x4c>
 8009360:	f851 cb04 	ldr.w	ip, [r1], #4
 8009364:	f847 cf04 	str.w	ip, [r7, #4]!
 8009368:	e7c2      	b.n	80092f0 <rshift+0x28>
 800936a:	4623      	mov	r3, r4
 800936c:	e7e0      	b.n	8009330 <rshift+0x68>

0800936e <__hexdig_fun>:
 800936e:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8009372:	2b09      	cmp	r3, #9
 8009374:	d802      	bhi.n	800937c <__hexdig_fun+0xe>
 8009376:	3820      	subs	r0, #32
 8009378:	b2c0      	uxtb	r0, r0
 800937a:	4770      	bx	lr
 800937c:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8009380:	2b05      	cmp	r3, #5
 8009382:	d801      	bhi.n	8009388 <__hexdig_fun+0x1a>
 8009384:	3847      	subs	r0, #71	@ 0x47
 8009386:	e7f7      	b.n	8009378 <__hexdig_fun+0xa>
 8009388:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800938c:	2b05      	cmp	r3, #5
 800938e:	d801      	bhi.n	8009394 <__hexdig_fun+0x26>
 8009390:	3827      	subs	r0, #39	@ 0x27
 8009392:	e7f1      	b.n	8009378 <__hexdig_fun+0xa>
 8009394:	2000      	movs	r0, #0
 8009396:	4770      	bx	lr

08009398 <__gethex>:
 8009398:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800939c:	468a      	mov	sl, r1
 800939e:	4690      	mov	r8, r2
 80093a0:	b085      	sub	sp, #20
 80093a2:	9302      	str	r3, [sp, #8]
 80093a4:	680b      	ldr	r3, [r1, #0]
 80093a6:	9001      	str	r0, [sp, #4]
 80093a8:	1c9c      	adds	r4, r3, #2
 80093aa:	46a1      	mov	r9, r4
 80093ac:	f814 0b01 	ldrb.w	r0, [r4], #1
 80093b0:	2830      	cmp	r0, #48	@ 0x30
 80093b2:	d0fa      	beq.n	80093aa <__gethex+0x12>
 80093b4:	eba9 0303 	sub.w	r3, r9, r3
 80093b8:	f1a3 0b02 	sub.w	fp, r3, #2
 80093bc:	f7ff ffd7 	bl	800936e <__hexdig_fun>
 80093c0:	4605      	mov	r5, r0
 80093c2:	2800      	cmp	r0, #0
 80093c4:	d168      	bne.n	8009498 <__gethex+0x100>
 80093c6:	2201      	movs	r2, #1
 80093c8:	4648      	mov	r0, r9
 80093ca:	499f      	ldr	r1, [pc, #636]	@ (8009648 <__gethex+0x2b0>)
 80093cc:	f7ff ff14 	bl	80091f8 <strncmp>
 80093d0:	4607      	mov	r7, r0
 80093d2:	2800      	cmp	r0, #0
 80093d4:	d167      	bne.n	80094a6 <__gethex+0x10e>
 80093d6:	f899 0001 	ldrb.w	r0, [r9, #1]
 80093da:	4626      	mov	r6, r4
 80093dc:	f7ff ffc7 	bl	800936e <__hexdig_fun>
 80093e0:	2800      	cmp	r0, #0
 80093e2:	d062      	beq.n	80094aa <__gethex+0x112>
 80093e4:	4623      	mov	r3, r4
 80093e6:	7818      	ldrb	r0, [r3, #0]
 80093e8:	4699      	mov	r9, r3
 80093ea:	2830      	cmp	r0, #48	@ 0x30
 80093ec:	f103 0301 	add.w	r3, r3, #1
 80093f0:	d0f9      	beq.n	80093e6 <__gethex+0x4e>
 80093f2:	f7ff ffbc 	bl	800936e <__hexdig_fun>
 80093f6:	fab0 f580 	clz	r5, r0
 80093fa:	f04f 0b01 	mov.w	fp, #1
 80093fe:	096d      	lsrs	r5, r5, #5
 8009400:	464a      	mov	r2, r9
 8009402:	4616      	mov	r6, r2
 8009404:	7830      	ldrb	r0, [r6, #0]
 8009406:	3201      	adds	r2, #1
 8009408:	f7ff ffb1 	bl	800936e <__hexdig_fun>
 800940c:	2800      	cmp	r0, #0
 800940e:	d1f8      	bne.n	8009402 <__gethex+0x6a>
 8009410:	2201      	movs	r2, #1
 8009412:	4630      	mov	r0, r6
 8009414:	498c      	ldr	r1, [pc, #560]	@ (8009648 <__gethex+0x2b0>)
 8009416:	f7ff feef 	bl	80091f8 <strncmp>
 800941a:	2800      	cmp	r0, #0
 800941c:	d13f      	bne.n	800949e <__gethex+0x106>
 800941e:	b944      	cbnz	r4, 8009432 <__gethex+0x9a>
 8009420:	1c74      	adds	r4, r6, #1
 8009422:	4622      	mov	r2, r4
 8009424:	4616      	mov	r6, r2
 8009426:	7830      	ldrb	r0, [r6, #0]
 8009428:	3201      	adds	r2, #1
 800942a:	f7ff ffa0 	bl	800936e <__hexdig_fun>
 800942e:	2800      	cmp	r0, #0
 8009430:	d1f8      	bne.n	8009424 <__gethex+0x8c>
 8009432:	1ba4      	subs	r4, r4, r6
 8009434:	00a7      	lsls	r7, r4, #2
 8009436:	7833      	ldrb	r3, [r6, #0]
 8009438:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800943c:	2b50      	cmp	r3, #80	@ 0x50
 800943e:	d13e      	bne.n	80094be <__gethex+0x126>
 8009440:	7873      	ldrb	r3, [r6, #1]
 8009442:	2b2b      	cmp	r3, #43	@ 0x2b
 8009444:	d033      	beq.n	80094ae <__gethex+0x116>
 8009446:	2b2d      	cmp	r3, #45	@ 0x2d
 8009448:	d034      	beq.n	80094b4 <__gethex+0x11c>
 800944a:	2400      	movs	r4, #0
 800944c:	1c71      	adds	r1, r6, #1
 800944e:	7808      	ldrb	r0, [r1, #0]
 8009450:	f7ff ff8d 	bl	800936e <__hexdig_fun>
 8009454:	1e43      	subs	r3, r0, #1
 8009456:	b2db      	uxtb	r3, r3
 8009458:	2b18      	cmp	r3, #24
 800945a:	d830      	bhi.n	80094be <__gethex+0x126>
 800945c:	f1a0 0210 	sub.w	r2, r0, #16
 8009460:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8009464:	f7ff ff83 	bl	800936e <__hexdig_fun>
 8009468:	f100 3cff 	add.w	ip, r0, #4294967295
 800946c:	fa5f fc8c 	uxtb.w	ip, ip
 8009470:	f1bc 0f18 	cmp.w	ip, #24
 8009474:	f04f 030a 	mov.w	r3, #10
 8009478:	d91e      	bls.n	80094b8 <__gethex+0x120>
 800947a:	b104      	cbz	r4, 800947e <__gethex+0xe6>
 800947c:	4252      	negs	r2, r2
 800947e:	4417      	add	r7, r2
 8009480:	f8ca 1000 	str.w	r1, [sl]
 8009484:	b1ed      	cbz	r5, 80094c2 <__gethex+0x12a>
 8009486:	f1bb 0f00 	cmp.w	fp, #0
 800948a:	bf0c      	ite	eq
 800948c:	2506      	moveq	r5, #6
 800948e:	2500      	movne	r5, #0
 8009490:	4628      	mov	r0, r5
 8009492:	b005      	add	sp, #20
 8009494:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009498:	2500      	movs	r5, #0
 800949a:	462c      	mov	r4, r5
 800949c:	e7b0      	b.n	8009400 <__gethex+0x68>
 800949e:	2c00      	cmp	r4, #0
 80094a0:	d1c7      	bne.n	8009432 <__gethex+0x9a>
 80094a2:	4627      	mov	r7, r4
 80094a4:	e7c7      	b.n	8009436 <__gethex+0x9e>
 80094a6:	464e      	mov	r6, r9
 80094a8:	462f      	mov	r7, r5
 80094aa:	2501      	movs	r5, #1
 80094ac:	e7c3      	b.n	8009436 <__gethex+0x9e>
 80094ae:	2400      	movs	r4, #0
 80094b0:	1cb1      	adds	r1, r6, #2
 80094b2:	e7cc      	b.n	800944e <__gethex+0xb6>
 80094b4:	2401      	movs	r4, #1
 80094b6:	e7fb      	b.n	80094b0 <__gethex+0x118>
 80094b8:	fb03 0002 	mla	r0, r3, r2, r0
 80094bc:	e7ce      	b.n	800945c <__gethex+0xc4>
 80094be:	4631      	mov	r1, r6
 80094c0:	e7de      	b.n	8009480 <__gethex+0xe8>
 80094c2:	4629      	mov	r1, r5
 80094c4:	eba6 0309 	sub.w	r3, r6, r9
 80094c8:	3b01      	subs	r3, #1
 80094ca:	2b07      	cmp	r3, #7
 80094cc:	dc0a      	bgt.n	80094e4 <__gethex+0x14c>
 80094ce:	9801      	ldr	r0, [sp, #4]
 80094d0:	f7fd ff88 	bl	80073e4 <_Balloc>
 80094d4:	4604      	mov	r4, r0
 80094d6:	b940      	cbnz	r0, 80094ea <__gethex+0x152>
 80094d8:	4602      	mov	r2, r0
 80094da:	21e4      	movs	r1, #228	@ 0xe4
 80094dc:	4b5b      	ldr	r3, [pc, #364]	@ (800964c <__gethex+0x2b4>)
 80094de:	485c      	ldr	r0, [pc, #368]	@ (8009650 <__gethex+0x2b8>)
 80094e0:	f7ff fec0 	bl	8009264 <__assert_func>
 80094e4:	3101      	adds	r1, #1
 80094e6:	105b      	asrs	r3, r3, #1
 80094e8:	e7ef      	b.n	80094ca <__gethex+0x132>
 80094ea:	2300      	movs	r3, #0
 80094ec:	f100 0a14 	add.w	sl, r0, #20
 80094f0:	4655      	mov	r5, sl
 80094f2:	469b      	mov	fp, r3
 80094f4:	45b1      	cmp	r9, r6
 80094f6:	d337      	bcc.n	8009568 <__gethex+0x1d0>
 80094f8:	f845 bb04 	str.w	fp, [r5], #4
 80094fc:	eba5 050a 	sub.w	r5, r5, sl
 8009500:	10ad      	asrs	r5, r5, #2
 8009502:	6125      	str	r5, [r4, #16]
 8009504:	4658      	mov	r0, fp
 8009506:	f7fe f85f 	bl	80075c8 <__hi0bits>
 800950a:	016d      	lsls	r5, r5, #5
 800950c:	f8d8 6000 	ldr.w	r6, [r8]
 8009510:	1a2d      	subs	r5, r5, r0
 8009512:	42b5      	cmp	r5, r6
 8009514:	dd54      	ble.n	80095c0 <__gethex+0x228>
 8009516:	1bad      	subs	r5, r5, r6
 8009518:	4629      	mov	r1, r5
 800951a:	4620      	mov	r0, r4
 800951c:	f7fe fbe1 	bl	8007ce2 <__any_on>
 8009520:	4681      	mov	r9, r0
 8009522:	b178      	cbz	r0, 8009544 <__gethex+0x1ac>
 8009524:	f04f 0901 	mov.w	r9, #1
 8009528:	1e6b      	subs	r3, r5, #1
 800952a:	1159      	asrs	r1, r3, #5
 800952c:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8009530:	f003 021f 	and.w	r2, r3, #31
 8009534:	fa09 f202 	lsl.w	r2, r9, r2
 8009538:	420a      	tst	r2, r1
 800953a:	d003      	beq.n	8009544 <__gethex+0x1ac>
 800953c:	454b      	cmp	r3, r9
 800953e:	dc36      	bgt.n	80095ae <__gethex+0x216>
 8009540:	f04f 0902 	mov.w	r9, #2
 8009544:	4629      	mov	r1, r5
 8009546:	4620      	mov	r0, r4
 8009548:	f7ff febe 	bl	80092c8 <rshift>
 800954c:	442f      	add	r7, r5
 800954e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009552:	42bb      	cmp	r3, r7
 8009554:	da42      	bge.n	80095dc <__gethex+0x244>
 8009556:	4621      	mov	r1, r4
 8009558:	9801      	ldr	r0, [sp, #4]
 800955a:	f7fd ff83 	bl	8007464 <_Bfree>
 800955e:	2300      	movs	r3, #0
 8009560:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009562:	25a3      	movs	r5, #163	@ 0xa3
 8009564:	6013      	str	r3, [r2, #0]
 8009566:	e793      	b.n	8009490 <__gethex+0xf8>
 8009568:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800956c:	2a2e      	cmp	r2, #46	@ 0x2e
 800956e:	d012      	beq.n	8009596 <__gethex+0x1fe>
 8009570:	2b20      	cmp	r3, #32
 8009572:	d104      	bne.n	800957e <__gethex+0x1e6>
 8009574:	f845 bb04 	str.w	fp, [r5], #4
 8009578:	f04f 0b00 	mov.w	fp, #0
 800957c:	465b      	mov	r3, fp
 800957e:	7830      	ldrb	r0, [r6, #0]
 8009580:	9303      	str	r3, [sp, #12]
 8009582:	f7ff fef4 	bl	800936e <__hexdig_fun>
 8009586:	9b03      	ldr	r3, [sp, #12]
 8009588:	f000 000f 	and.w	r0, r0, #15
 800958c:	4098      	lsls	r0, r3
 800958e:	ea4b 0b00 	orr.w	fp, fp, r0
 8009592:	3304      	adds	r3, #4
 8009594:	e7ae      	b.n	80094f4 <__gethex+0x15c>
 8009596:	45b1      	cmp	r9, r6
 8009598:	d8ea      	bhi.n	8009570 <__gethex+0x1d8>
 800959a:	2201      	movs	r2, #1
 800959c:	4630      	mov	r0, r6
 800959e:	492a      	ldr	r1, [pc, #168]	@ (8009648 <__gethex+0x2b0>)
 80095a0:	9303      	str	r3, [sp, #12]
 80095a2:	f7ff fe29 	bl	80091f8 <strncmp>
 80095a6:	9b03      	ldr	r3, [sp, #12]
 80095a8:	2800      	cmp	r0, #0
 80095aa:	d1e1      	bne.n	8009570 <__gethex+0x1d8>
 80095ac:	e7a2      	b.n	80094f4 <__gethex+0x15c>
 80095ae:	4620      	mov	r0, r4
 80095b0:	1ea9      	subs	r1, r5, #2
 80095b2:	f7fe fb96 	bl	8007ce2 <__any_on>
 80095b6:	2800      	cmp	r0, #0
 80095b8:	d0c2      	beq.n	8009540 <__gethex+0x1a8>
 80095ba:	f04f 0903 	mov.w	r9, #3
 80095be:	e7c1      	b.n	8009544 <__gethex+0x1ac>
 80095c0:	da09      	bge.n	80095d6 <__gethex+0x23e>
 80095c2:	1b75      	subs	r5, r6, r5
 80095c4:	4621      	mov	r1, r4
 80095c6:	462a      	mov	r2, r5
 80095c8:	9801      	ldr	r0, [sp, #4]
 80095ca:	f7fe f95b 	bl	8007884 <__lshift>
 80095ce:	4604      	mov	r4, r0
 80095d0:	1b7f      	subs	r7, r7, r5
 80095d2:	f100 0a14 	add.w	sl, r0, #20
 80095d6:	f04f 0900 	mov.w	r9, #0
 80095da:	e7b8      	b.n	800954e <__gethex+0x1b6>
 80095dc:	f8d8 5004 	ldr.w	r5, [r8, #4]
 80095e0:	42bd      	cmp	r5, r7
 80095e2:	dd6f      	ble.n	80096c4 <__gethex+0x32c>
 80095e4:	1bed      	subs	r5, r5, r7
 80095e6:	42ae      	cmp	r6, r5
 80095e8:	dc34      	bgt.n	8009654 <__gethex+0x2bc>
 80095ea:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80095ee:	2b02      	cmp	r3, #2
 80095f0:	d022      	beq.n	8009638 <__gethex+0x2a0>
 80095f2:	2b03      	cmp	r3, #3
 80095f4:	d024      	beq.n	8009640 <__gethex+0x2a8>
 80095f6:	2b01      	cmp	r3, #1
 80095f8:	d115      	bne.n	8009626 <__gethex+0x28e>
 80095fa:	42ae      	cmp	r6, r5
 80095fc:	d113      	bne.n	8009626 <__gethex+0x28e>
 80095fe:	2e01      	cmp	r6, #1
 8009600:	d10b      	bne.n	800961a <__gethex+0x282>
 8009602:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8009606:	9a02      	ldr	r2, [sp, #8]
 8009608:	2562      	movs	r5, #98	@ 0x62
 800960a:	6013      	str	r3, [r2, #0]
 800960c:	2301      	movs	r3, #1
 800960e:	6123      	str	r3, [r4, #16]
 8009610:	f8ca 3000 	str.w	r3, [sl]
 8009614:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009616:	601c      	str	r4, [r3, #0]
 8009618:	e73a      	b.n	8009490 <__gethex+0xf8>
 800961a:	4620      	mov	r0, r4
 800961c:	1e71      	subs	r1, r6, #1
 800961e:	f7fe fb60 	bl	8007ce2 <__any_on>
 8009622:	2800      	cmp	r0, #0
 8009624:	d1ed      	bne.n	8009602 <__gethex+0x26a>
 8009626:	4621      	mov	r1, r4
 8009628:	9801      	ldr	r0, [sp, #4]
 800962a:	f7fd ff1b 	bl	8007464 <_Bfree>
 800962e:	2300      	movs	r3, #0
 8009630:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009632:	2550      	movs	r5, #80	@ 0x50
 8009634:	6013      	str	r3, [r2, #0]
 8009636:	e72b      	b.n	8009490 <__gethex+0xf8>
 8009638:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800963a:	2b00      	cmp	r3, #0
 800963c:	d1f3      	bne.n	8009626 <__gethex+0x28e>
 800963e:	e7e0      	b.n	8009602 <__gethex+0x26a>
 8009640:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009642:	2b00      	cmp	r3, #0
 8009644:	d1dd      	bne.n	8009602 <__gethex+0x26a>
 8009646:	e7ee      	b.n	8009626 <__gethex+0x28e>
 8009648:	08009d8d 	.word	0x08009d8d
 800964c:	08009d23 	.word	0x08009d23
 8009650:	08009de4 	.word	0x08009de4
 8009654:	1e6f      	subs	r7, r5, #1
 8009656:	f1b9 0f00 	cmp.w	r9, #0
 800965a:	d130      	bne.n	80096be <__gethex+0x326>
 800965c:	b127      	cbz	r7, 8009668 <__gethex+0x2d0>
 800965e:	4639      	mov	r1, r7
 8009660:	4620      	mov	r0, r4
 8009662:	f7fe fb3e 	bl	8007ce2 <__any_on>
 8009666:	4681      	mov	r9, r0
 8009668:	2301      	movs	r3, #1
 800966a:	4629      	mov	r1, r5
 800966c:	1b76      	subs	r6, r6, r5
 800966e:	2502      	movs	r5, #2
 8009670:	117a      	asrs	r2, r7, #5
 8009672:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8009676:	f007 071f 	and.w	r7, r7, #31
 800967a:	40bb      	lsls	r3, r7
 800967c:	4213      	tst	r3, r2
 800967e:	4620      	mov	r0, r4
 8009680:	bf18      	it	ne
 8009682:	f049 0902 	orrne.w	r9, r9, #2
 8009686:	f7ff fe1f 	bl	80092c8 <rshift>
 800968a:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800968e:	f1b9 0f00 	cmp.w	r9, #0
 8009692:	d047      	beq.n	8009724 <__gethex+0x38c>
 8009694:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8009698:	2b02      	cmp	r3, #2
 800969a:	d015      	beq.n	80096c8 <__gethex+0x330>
 800969c:	2b03      	cmp	r3, #3
 800969e:	d017      	beq.n	80096d0 <__gethex+0x338>
 80096a0:	2b01      	cmp	r3, #1
 80096a2:	d109      	bne.n	80096b8 <__gethex+0x320>
 80096a4:	f019 0f02 	tst.w	r9, #2
 80096a8:	d006      	beq.n	80096b8 <__gethex+0x320>
 80096aa:	f8da 3000 	ldr.w	r3, [sl]
 80096ae:	ea49 0903 	orr.w	r9, r9, r3
 80096b2:	f019 0f01 	tst.w	r9, #1
 80096b6:	d10e      	bne.n	80096d6 <__gethex+0x33e>
 80096b8:	f045 0510 	orr.w	r5, r5, #16
 80096bc:	e032      	b.n	8009724 <__gethex+0x38c>
 80096be:	f04f 0901 	mov.w	r9, #1
 80096c2:	e7d1      	b.n	8009668 <__gethex+0x2d0>
 80096c4:	2501      	movs	r5, #1
 80096c6:	e7e2      	b.n	800968e <__gethex+0x2f6>
 80096c8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80096ca:	f1c3 0301 	rsb	r3, r3, #1
 80096ce:	930f      	str	r3, [sp, #60]	@ 0x3c
 80096d0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80096d2:	2b00      	cmp	r3, #0
 80096d4:	d0f0      	beq.n	80096b8 <__gethex+0x320>
 80096d6:	f04f 0c00 	mov.w	ip, #0
 80096da:	f8d4 b010 	ldr.w	fp, [r4, #16]
 80096de:	f104 0314 	add.w	r3, r4, #20
 80096e2:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 80096e6:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 80096ea:	4618      	mov	r0, r3
 80096ec:	f853 2b04 	ldr.w	r2, [r3], #4
 80096f0:	f1b2 3fff 	cmp.w	r2, #4294967295
 80096f4:	d01b      	beq.n	800972e <__gethex+0x396>
 80096f6:	3201      	adds	r2, #1
 80096f8:	6002      	str	r2, [r0, #0]
 80096fa:	2d02      	cmp	r5, #2
 80096fc:	f104 0314 	add.w	r3, r4, #20
 8009700:	d13c      	bne.n	800977c <__gethex+0x3e4>
 8009702:	f8d8 2000 	ldr.w	r2, [r8]
 8009706:	3a01      	subs	r2, #1
 8009708:	42b2      	cmp	r2, r6
 800970a:	d109      	bne.n	8009720 <__gethex+0x388>
 800970c:	2201      	movs	r2, #1
 800970e:	1171      	asrs	r1, r6, #5
 8009710:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8009714:	f006 061f 	and.w	r6, r6, #31
 8009718:	fa02 f606 	lsl.w	r6, r2, r6
 800971c:	421e      	tst	r6, r3
 800971e:	d13a      	bne.n	8009796 <__gethex+0x3fe>
 8009720:	f045 0520 	orr.w	r5, r5, #32
 8009724:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009726:	601c      	str	r4, [r3, #0]
 8009728:	9b02      	ldr	r3, [sp, #8]
 800972a:	601f      	str	r7, [r3, #0]
 800972c:	e6b0      	b.n	8009490 <__gethex+0xf8>
 800972e:	4299      	cmp	r1, r3
 8009730:	f843 cc04 	str.w	ip, [r3, #-4]
 8009734:	d8d9      	bhi.n	80096ea <__gethex+0x352>
 8009736:	68a3      	ldr	r3, [r4, #8]
 8009738:	459b      	cmp	fp, r3
 800973a:	db17      	blt.n	800976c <__gethex+0x3d4>
 800973c:	6861      	ldr	r1, [r4, #4]
 800973e:	9801      	ldr	r0, [sp, #4]
 8009740:	3101      	adds	r1, #1
 8009742:	f7fd fe4f 	bl	80073e4 <_Balloc>
 8009746:	4681      	mov	r9, r0
 8009748:	b918      	cbnz	r0, 8009752 <__gethex+0x3ba>
 800974a:	4602      	mov	r2, r0
 800974c:	2184      	movs	r1, #132	@ 0x84
 800974e:	4b19      	ldr	r3, [pc, #100]	@ (80097b4 <__gethex+0x41c>)
 8009750:	e6c5      	b.n	80094de <__gethex+0x146>
 8009752:	6922      	ldr	r2, [r4, #16]
 8009754:	f104 010c 	add.w	r1, r4, #12
 8009758:	3202      	adds	r2, #2
 800975a:	0092      	lsls	r2, r2, #2
 800975c:	300c      	adds	r0, #12
 800975e:	f7ff fd6d 	bl	800923c <memcpy>
 8009762:	4621      	mov	r1, r4
 8009764:	9801      	ldr	r0, [sp, #4]
 8009766:	f7fd fe7d 	bl	8007464 <_Bfree>
 800976a:	464c      	mov	r4, r9
 800976c:	6923      	ldr	r3, [r4, #16]
 800976e:	1c5a      	adds	r2, r3, #1
 8009770:	6122      	str	r2, [r4, #16]
 8009772:	2201      	movs	r2, #1
 8009774:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009778:	615a      	str	r2, [r3, #20]
 800977a:	e7be      	b.n	80096fa <__gethex+0x362>
 800977c:	6922      	ldr	r2, [r4, #16]
 800977e:	455a      	cmp	r2, fp
 8009780:	dd0b      	ble.n	800979a <__gethex+0x402>
 8009782:	2101      	movs	r1, #1
 8009784:	4620      	mov	r0, r4
 8009786:	f7ff fd9f 	bl	80092c8 <rshift>
 800978a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800978e:	3701      	adds	r7, #1
 8009790:	42bb      	cmp	r3, r7
 8009792:	f6ff aee0 	blt.w	8009556 <__gethex+0x1be>
 8009796:	2501      	movs	r5, #1
 8009798:	e7c2      	b.n	8009720 <__gethex+0x388>
 800979a:	f016 061f 	ands.w	r6, r6, #31
 800979e:	d0fa      	beq.n	8009796 <__gethex+0x3fe>
 80097a0:	4453      	add	r3, sl
 80097a2:	f853 0c04 	ldr.w	r0, [r3, #-4]
 80097a6:	f7fd ff0f 	bl	80075c8 <__hi0bits>
 80097aa:	f1c6 0620 	rsb	r6, r6, #32
 80097ae:	42b0      	cmp	r0, r6
 80097b0:	dbe7      	blt.n	8009782 <__gethex+0x3ea>
 80097b2:	e7f0      	b.n	8009796 <__gethex+0x3fe>
 80097b4:	08009d23 	.word	0x08009d23

080097b8 <L_shift>:
 80097b8:	f1c2 0208 	rsb	r2, r2, #8
 80097bc:	0092      	lsls	r2, r2, #2
 80097be:	b570      	push	{r4, r5, r6, lr}
 80097c0:	f1c2 0620 	rsb	r6, r2, #32
 80097c4:	6843      	ldr	r3, [r0, #4]
 80097c6:	6804      	ldr	r4, [r0, #0]
 80097c8:	fa03 f506 	lsl.w	r5, r3, r6
 80097cc:	432c      	orrs	r4, r5
 80097ce:	40d3      	lsrs	r3, r2
 80097d0:	6004      	str	r4, [r0, #0]
 80097d2:	f840 3f04 	str.w	r3, [r0, #4]!
 80097d6:	4288      	cmp	r0, r1
 80097d8:	d3f4      	bcc.n	80097c4 <L_shift+0xc>
 80097da:	bd70      	pop	{r4, r5, r6, pc}

080097dc <__match>:
 80097dc:	b530      	push	{r4, r5, lr}
 80097de:	6803      	ldr	r3, [r0, #0]
 80097e0:	3301      	adds	r3, #1
 80097e2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80097e6:	b914      	cbnz	r4, 80097ee <__match+0x12>
 80097e8:	6003      	str	r3, [r0, #0]
 80097ea:	2001      	movs	r0, #1
 80097ec:	bd30      	pop	{r4, r5, pc}
 80097ee:	f813 2b01 	ldrb.w	r2, [r3], #1
 80097f2:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 80097f6:	2d19      	cmp	r5, #25
 80097f8:	bf98      	it	ls
 80097fa:	3220      	addls	r2, #32
 80097fc:	42a2      	cmp	r2, r4
 80097fe:	d0f0      	beq.n	80097e2 <__match+0x6>
 8009800:	2000      	movs	r0, #0
 8009802:	e7f3      	b.n	80097ec <__match+0x10>

08009804 <__hexnan>:
 8009804:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009808:	2500      	movs	r5, #0
 800980a:	680b      	ldr	r3, [r1, #0]
 800980c:	4682      	mov	sl, r0
 800980e:	115e      	asrs	r6, r3, #5
 8009810:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8009814:	f013 031f 	ands.w	r3, r3, #31
 8009818:	bf18      	it	ne
 800981a:	3604      	addne	r6, #4
 800981c:	1f37      	subs	r7, r6, #4
 800981e:	4690      	mov	r8, r2
 8009820:	46b9      	mov	r9, r7
 8009822:	463c      	mov	r4, r7
 8009824:	46ab      	mov	fp, r5
 8009826:	b087      	sub	sp, #28
 8009828:	6801      	ldr	r1, [r0, #0]
 800982a:	9301      	str	r3, [sp, #4]
 800982c:	f846 5c04 	str.w	r5, [r6, #-4]
 8009830:	9502      	str	r5, [sp, #8]
 8009832:	784a      	ldrb	r2, [r1, #1]
 8009834:	1c4b      	adds	r3, r1, #1
 8009836:	9303      	str	r3, [sp, #12]
 8009838:	b342      	cbz	r2, 800988c <__hexnan+0x88>
 800983a:	4610      	mov	r0, r2
 800983c:	9105      	str	r1, [sp, #20]
 800983e:	9204      	str	r2, [sp, #16]
 8009840:	f7ff fd95 	bl	800936e <__hexdig_fun>
 8009844:	2800      	cmp	r0, #0
 8009846:	d151      	bne.n	80098ec <__hexnan+0xe8>
 8009848:	9a04      	ldr	r2, [sp, #16]
 800984a:	9905      	ldr	r1, [sp, #20]
 800984c:	2a20      	cmp	r2, #32
 800984e:	d818      	bhi.n	8009882 <__hexnan+0x7e>
 8009850:	9b02      	ldr	r3, [sp, #8]
 8009852:	459b      	cmp	fp, r3
 8009854:	dd13      	ble.n	800987e <__hexnan+0x7a>
 8009856:	454c      	cmp	r4, r9
 8009858:	d206      	bcs.n	8009868 <__hexnan+0x64>
 800985a:	2d07      	cmp	r5, #7
 800985c:	dc04      	bgt.n	8009868 <__hexnan+0x64>
 800985e:	462a      	mov	r2, r5
 8009860:	4649      	mov	r1, r9
 8009862:	4620      	mov	r0, r4
 8009864:	f7ff ffa8 	bl	80097b8 <L_shift>
 8009868:	4544      	cmp	r4, r8
 800986a:	d952      	bls.n	8009912 <__hexnan+0x10e>
 800986c:	2300      	movs	r3, #0
 800986e:	f1a4 0904 	sub.w	r9, r4, #4
 8009872:	f844 3c04 	str.w	r3, [r4, #-4]
 8009876:	461d      	mov	r5, r3
 8009878:	464c      	mov	r4, r9
 800987a:	f8cd b008 	str.w	fp, [sp, #8]
 800987e:	9903      	ldr	r1, [sp, #12]
 8009880:	e7d7      	b.n	8009832 <__hexnan+0x2e>
 8009882:	2a29      	cmp	r2, #41	@ 0x29
 8009884:	d157      	bne.n	8009936 <__hexnan+0x132>
 8009886:	3102      	adds	r1, #2
 8009888:	f8ca 1000 	str.w	r1, [sl]
 800988c:	f1bb 0f00 	cmp.w	fp, #0
 8009890:	d051      	beq.n	8009936 <__hexnan+0x132>
 8009892:	454c      	cmp	r4, r9
 8009894:	d206      	bcs.n	80098a4 <__hexnan+0xa0>
 8009896:	2d07      	cmp	r5, #7
 8009898:	dc04      	bgt.n	80098a4 <__hexnan+0xa0>
 800989a:	462a      	mov	r2, r5
 800989c:	4649      	mov	r1, r9
 800989e:	4620      	mov	r0, r4
 80098a0:	f7ff ff8a 	bl	80097b8 <L_shift>
 80098a4:	4544      	cmp	r4, r8
 80098a6:	d936      	bls.n	8009916 <__hexnan+0x112>
 80098a8:	4623      	mov	r3, r4
 80098aa:	f1a8 0204 	sub.w	r2, r8, #4
 80098ae:	f853 1b04 	ldr.w	r1, [r3], #4
 80098b2:	429f      	cmp	r7, r3
 80098b4:	f842 1f04 	str.w	r1, [r2, #4]!
 80098b8:	d2f9      	bcs.n	80098ae <__hexnan+0xaa>
 80098ba:	1b3b      	subs	r3, r7, r4
 80098bc:	f023 0303 	bic.w	r3, r3, #3
 80098c0:	3304      	adds	r3, #4
 80098c2:	3401      	adds	r4, #1
 80098c4:	3e03      	subs	r6, #3
 80098c6:	42b4      	cmp	r4, r6
 80098c8:	bf88      	it	hi
 80098ca:	2304      	movhi	r3, #4
 80098cc:	2200      	movs	r2, #0
 80098ce:	4443      	add	r3, r8
 80098d0:	f843 2b04 	str.w	r2, [r3], #4
 80098d4:	429f      	cmp	r7, r3
 80098d6:	d2fb      	bcs.n	80098d0 <__hexnan+0xcc>
 80098d8:	683b      	ldr	r3, [r7, #0]
 80098da:	b91b      	cbnz	r3, 80098e4 <__hexnan+0xe0>
 80098dc:	4547      	cmp	r7, r8
 80098de:	d128      	bne.n	8009932 <__hexnan+0x12e>
 80098e0:	2301      	movs	r3, #1
 80098e2:	603b      	str	r3, [r7, #0]
 80098e4:	2005      	movs	r0, #5
 80098e6:	b007      	add	sp, #28
 80098e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80098ec:	3501      	adds	r5, #1
 80098ee:	2d08      	cmp	r5, #8
 80098f0:	f10b 0b01 	add.w	fp, fp, #1
 80098f4:	dd06      	ble.n	8009904 <__hexnan+0x100>
 80098f6:	4544      	cmp	r4, r8
 80098f8:	d9c1      	bls.n	800987e <__hexnan+0x7a>
 80098fa:	2300      	movs	r3, #0
 80098fc:	2501      	movs	r5, #1
 80098fe:	f844 3c04 	str.w	r3, [r4, #-4]
 8009902:	3c04      	subs	r4, #4
 8009904:	6822      	ldr	r2, [r4, #0]
 8009906:	f000 000f 	and.w	r0, r0, #15
 800990a:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800990e:	6020      	str	r0, [r4, #0]
 8009910:	e7b5      	b.n	800987e <__hexnan+0x7a>
 8009912:	2508      	movs	r5, #8
 8009914:	e7b3      	b.n	800987e <__hexnan+0x7a>
 8009916:	9b01      	ldr	r3, [sp, #4]
 8009918:	2b00      	cmp	r3, #0
 800991a:	d0dd      	beq.n	80098d8 <__hexnan+0xd4>
 800991c:	f04f 32ff 	mov.w	r2, #4294967295
 8009920:	f1c3 0320 	rsb	r3, r3, #32
 8009924:	40da      	lsrs	r2, r3
 8009926:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800992a:	4013      	ands	r3, r2
 800992c:	f846 3c04 	str.w	r3, [r6, #-4]
 8009930:	e7d2      	b.n	80098d8 <__hexnan+0xd4>
 8009932:	3f04      	subs	r7, #4
 8009934:	e7d0      	b.n	80098d8 <__hexnan+0xd4>
 8009936:	2004      	movs	r0, #4
 8009938:	e7d5      	b.n	80098e6 <__hexnan+0xe2>

0800993a <__ascii_mbtowc>:
 800993a:	b082      	sub	sp, #8
 800993c:	b901      	cbnz	r1, 8009940 <__ascii_mbtowc+0x6>
 800993e:	a901      	add	r1, sp, #4
 8009940:	b142      	cbz	r2, 8009954 <__ascii_mbtowc+0x1a>
 8009942:	b14b      	cbz	r3, 8009958 <__ascii_mbtowc+0x1e>
 8009944:	7813      	ldrb	r3, [r2, #0]
 8009946:	600b      	str	r3, [r1, #0]
 8009948:	7812      	ldrb	r2, [r2, #0]
 800994a:	1e10      	subs	r0, r2, #0
 800994c:	bf18      	it	ne
 800994e:	2001      	movne	r0, #1
 8009950:	b002      	add	sp, #8
 8009952:	4770      	bx	lr
 8009954:	4610      	mov	r0, r2
 8009956:	e7fb      	b.n	8009950 <__ascii_mbtowc+0x16>
 8009958:	f06f 0001 	mvn.w	r0, #1
 800995c:	e7f8      	b.n	8009950 <__ascii_mbtowc+0x16>

0800995e <_realloc_r>:
 800995e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009962:	4607      	mov	r7, r0
 8009964:	4614      	mov	r4, r2
 8009966:	460d      	mov	r5, r1
 8009968:	b921      	cbnz	r1, 8009974 <_realloc_r+0x16>
 800996a:	4611      	mov	r1, r2
 800996c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009970:	f7fd bcac 	b.w	80072cc <_malloc_r>
 8009974:	b92a      	cbnz	r2, 8009982 <_realloc_r+0x24>
 8009976:	f7fd fc37 	bl	80071e8 <_free_r>
 800997a:	4625      	mov	r5, r4
 800997c:	4628      	mov	r0, r5
 800997e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009982:	f000 f8c4 	bl	8009b0e <_malloc_usable_size_r>
 8009986:	4284      	cmp	r4, r0
 8009988:	4606      	mov	r6, r0
 800998a:	d802      	bhi.n	8009992 <_realloc_r+0x34>
 800998c:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8009990:	d8f4      	bhi.n	800997c <_realloc_r+0x1e>
 8009992:	4621      	mov	r1, r4
 8009994:	4638      	mov	r0, r7
 8009996:	f7fd fc99 	bl	80072cc <_malloc_r>
 800999a:	4680      	mov	r8, r0
 800999c:	b908      	cbnz	r0, 80099a2 <_realloc_r+0x44>
 800999e:	4645      	mov	r5, r8
 80099a0:	e7ec      	b.n	800997c <_realloc_r+0x1e>
 80099a2:	42b4      	cmp	r4, r6
 80099a4:	4622      	mov	r2, r4
 80099a6:	4629      	mov	r1, r5
 80099a8:	bf28      	it	cs
 80099aa:	4632      	movcs	r2, r6
 80099ac:	f7ff fc46 	bl	800923c <memcpy>
 80099b0:	4629      	mov	r1, r5
 80099b2:	4638      	mov	r0, r7
 80099b4:	f7fd fc18 	bl	80071e8 <_free_r>
 80099b8:	e7f1      	b.n	800999e <_realloc_r+0x40>

080099ba <__ascii_wctomb>:
 80099ba:	4603      	mov	r3, r0
 80099bc:	4608      	mov	r0, r1
 80099be:	b141      	cbz	r1, 80099d2 <__ascii_wctomb+0x18>
 80099c0:	2aff      	cmp	r2, #255	@ 0xff
 80099c2:	d904      	bls.n	80099ce <__ascii_wctomb+0x14>
 80099c4:	228a      	movs	r2, #138	@ 0x8a
 80099c6:	f04f 30ff 	mov.w	r0, #4294967295
 80099ca:	601a      	str	r2, [r3, #0]
 80099cc:	4770      	bx	lr
 80099ce:	2001      	movs	r0, #1
 80099d0:	700a      	strb	r2, [r1, #0]
 80099d2:	4770      	bx	lr

080099d4 <fiprintf>:
 80099d4:	b40e      	push	{r1, r2, r3}
 80099d6:	b503      	push	{r0, r1, lr}
 80099d8:	4601      	mov	r1, r0
 80099da:	ab03      	add	r3, sp, #12
 80099dc:	4805      	ldr	r0, [pc, #20]	@ (80099f4 <fiprintf+0x20>)
 80099de:	f853 2b04 	ldr.w	r2, [r3], #4
 80099e2:	6800      	ldr	r0, [r0, #0]
 80099e4:	9301      	str	r3, [sp, #4]
 80099e6:	f7ff f999 	bl	8008d1c <_vfiprintf_r>
 80099ea:	b002      	add	sp, #8
 80099ec:	f85d eb04 	ldr.w	lr, [sp], #4
 80099f0:	b003      	add	sp, #12
 80099f2:	4770      	bx	lr
 80099f4:	20000018 	.word	0x20000018

080099f8 <__swhatbuf_r>:
 80099f8:	b570      	push	{r4, r5, r6, lr}
 80099fa:	460c      	mov	r4, r1
 80099fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009a00:	4615      	mov	r5, r2
 8009a02:	2900      	cmp	r1, #0
 8009a04:	461e      	mov	r6, r3
 8009a06:	b096      	sub	sp, #88	@ 0x58
 8009a08:	da0c      	bge.n	8009a24 <__swhatbuf_r+0x2c>
 8009a0a:	89a3      	ldrh	r3, [r4, #12]
 8009a0c:	2100      	movs	r1, #0
 8009a0e:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8009a12:	bf14      	ite	ne
 8009a14:	2340      	movne	r3, #64	@ 0x40
 8009a16:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8009a1a:	2000      	movs	r0, #0
 8009a1c:	6031      	str	r1, [r6, #0]
 8009a1e:	602b      	str	r3, [r5, #0]
 8009a20:	b016      	add	sp, #88	@ 0x58
 8009a22:	bd70      	pop	{r4, r5, r6, pc}
 8009a24:	466a      	mov	r2, sp
 8009a26:	f000 f849 	bl	8009abc <_fstat_r>
 8009a2a:	2800      	cmp	r0, #0
 8009a2c:	dbed      	blt.n	8009a0a <__swhatbuf_r+0x12>
 8009a2e:	9901      	ldr	r1, [sp, #4]
 8009a30:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8009a34:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8009a38:	4259      	negs	r1, r3
 8009a3a:	4159      	adcs	r1, r3
 8009a3c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009a40:	e7eb      	b.n	8009a1a <__swhatbuf_r+0x22>

08009a42 <__smakebuf_r>:
 8009a42:	898b      	ldrh	r3, [r1, #12]
 8009a44:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009a46:	079d      	lsls	r5, r3, #30
 8009a48:	4606      	mov	r6, r0
 8009a4a:	460c      	mov	r4, r1
 8009a4c:	d507      	bpl.n	8009a5e <__smakebuf_r+0x1c>
 8009a4e:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8009a52:	6023      	str	r3, [r4, #0]
 8009a54:	6123      	str	r3, [r4, #16]
 8009a56:	2301      	movs	r3, #1
 8009a58:	6163      	str	r3, [r4, #20]
 8009a5a:	b003      	add	sp, #12
 8009a5c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009a5e:	466a      	mov	r2, sp
 8009a60:	ab01      	add	r3, sp, #4
 8009a62:	f7ff ffc9 	bl	80099f8 <__swhatbuf_r>
 8009a66:	9f00      	ldr	r7, [sp, #0]
 8009a68:	4605      	mov	r5, r0
 8009a6a:	4639      	mov	r1, r7
 8009a6c:	4630      	mov	r0, r6
 8009a6e:	f7fd fc2d 	bl	80072cc <_malloc_r>
 8009a72:	b948      	cbnz	r0, 8009a88 <__smakebuf_r+0x46>
 8009a74:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009a78:	059a      	lsls	r2, r3, #22
 8009a7a:	d4ee      	bmi.n	8009a5a <__smakebuf_r+0x18>
 8009a7c:	f023 0303 	bic.w	r3, r3, #3
 8009a80:	f043 0302 	orr.w	r3, r3, #2
 8009a84:	81a3      	strh	r3, [r4, #12]
 8009a86:	e7e2      	b.n	8009a4e <__smakebuf_r+0xc>
 8009a88:	89a3      	ldrh	r3, [r4, #12]
 8009a8a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8009a8e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009a92:	81a3      	strh	r3, [r4, #12]
 8009a94:	9b01      	ldr	r3, [sp, #4]
 8009a96:	6020      	str	r0, [r4, #0]
 8009a98:	b15b      	cbz	r3, 8009ab2 <__smakebuf_r+0x70>
 8009a9a:	4630      	mov	r0, r6
 8009a9c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009aa0:	f000 f81e 	bl	8009ae0 <_isatty_r>
 8009aa4:	b128      	cbz	r0, 8009ab2 <__smakebuf_r+0x70>
 8009aa6:	89a3      	ldrh	r3, [r4, #12]
 8009aa8:	f023 0303 	bic.w	r3, r3, #3
 8009aac:	f043 0301 	orr.w	r3, r3, #1
 8009ab0:	81a3      	strh	r3, [r4, #12]
 8009ab2:	89a3      	ldrh	r3, [r4, #12]
 8009ab4:	431d      	orrs	r5, r3
 8009ab6:	81a5      	strh	r5, [r4, #12]
 8009ab8:	e7cf      	b.n	8009a5a <__smakebuf_r+0x18>
	...

08009abc <_fstat_r>:
 8009abc:	b538      	push	{r3, r4, r5, lr}
 8009abe:	2300      	movs	r3, #0
 8009ac0:	4d06      	ldr	r5, [pc, #24]	@ (8009adc <_fstat_r+0x20>)
 8009ac2:	4604      	mov	r4, r0
 8009ac4:	4608      	mov	r0, r1
 8009ac6:	4611      	mov	r1, r2
 8009ac8:	602b      	str	r3, [r5, #0]
 8009aca:	f7f7 ff75 	bl	80019b8 <_fstat>
 8009ace:	1c43      	adds	r3, r0, #1
 8009ad0:	d102      	bne.n	8009ad8 <_fstat_r+0x1c>
 8009ad2:	682b      	ldr	r3, [r5, #0]
 8009ad4:	b103      	cbz	r3, 8009ad8 <_fstat_r+0x1c>
 8009ad6:	6023      	str	r3, [r4, #0]
 8009ad8:	bd38      	pop	{r3, r4, r5, pc}
 8009ada:	bf00      	nop
 8009adc:	2000063c 	.word	0x2000063c

08009ae0 <_isatty_r>:
 8009ae0:	b538      	push	{r3, r4, r5, lr}
 8009ae2:	2300      	movs	r3, #0
 8009ae4:	4d05      	ldr	r5, [pc, #20]	@ (8009afc <_isatty_r+0x1c>)
 8009ae6:	4604      	mov	r4, r0
 8009ae8:	4608      	mov	r0, r1
 8009aea:	602b      	str	r3, [r5, #0]
 8009aec:	f7f7 ff73 	bl	80019d6 <_isatty>
 8009af0:	1c43      	adds	r3, r0, #1
 8009af2:	d102      	bne.n	8009afa <_isatty_r+0x1a>
 8009af4:	682b      	ldr	r3, [r5, #0]
 8009af6:	b103      	cbz	r3, 8009afa <_isatty_r+0x1a>
 8009af8:	6023      	str	r3, [r4, #0]
 8009afa:	bd38      	pop	{r3, r4, r5, pc}
 8009afc:	2000063c 	.word	0x2000063c

08009b00 <abort>:
 8009b00:	2006      	movs	r0, #6
 8009b02:	b508      	push	{r3, lr}
 8009b04:	f000 f834 	bl	8009b70 <raise>
 8009b08:	2001      	movs	r0, #1
 8009b0a:	f7f7 ff22 	bl	8001952 <_exit>

08009b0e <_malloc_usable_size_r>:
 8009b0e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009b12:	1f18      	subs	r0, r3, #4
 8009b14:	2b00      	cmp	r3, #0
 8009b16:	bfbc      	itt	lt
 8009b18:	580b      	ldrlt	r3, [r1, r0]
 8009b1a:	18c0      	addlt	r0, r0, r3
 8009b1c:	4770      	bx	lr

08009b1e <_raise_r>:
 8009b1e:	291f      	cmp	r1, #31
 8009b20:	b538      	push	{r3, r4, r5, lr}
 8009b22:	4605      	mov	r5, r0
 8009b24:	460c      	mov	r4, r1
 8009b26:	d904      	bls.n	8009b32 <_raise_r+0x14>
 8009b28:	2316      	movs	r3, #22
 8009b2a:	6003      	str	r3, [r0, #0]
 8009b2c:	f04f 30ff 	mov.w	r0, #4294967295
 8009b30:	bd38      	pop	{r3, r4, r5, pc}
 8009b32:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8009b34:	b112      	cbz	r2, 8009b3c <_raise_r+0x1e>
 8009b36:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009b3a:	b94b      	cbnz	r3, 8009b50 <_raise_r+0x32>
 8009b3c:	4628      	mov	r0, r5
 8009b3e:	f000 f831 	bl	8009ba4 <_getpid_r>
 8009b42:	4622      	mov	r2, r4
 8009b44:	4601      	mov	r1, r0
 8009b46:	4628      	mov	r0, r5
 8009b48:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009b4c:	f000 b818 	b.w	8009b80 <_kill_r>
 8009b50:	2b01      	cmp	r3, #1
 8009b52:	d00a      	beq.n	8009b6a <_raise_r+0x4c>
 8009b54:	1c59      	adds	r1, r3, #1
 8009b56:	d103      	bne.n	8009b60 <_raise_r+0x42>
 8009b58:	2316      	movs	r3, #22
 8009b5a:	6003      	str	r3, [r0, #0]
 8009b5c:	2001      	movs	r0, #1
 8009b5e:	e7e7      	b.n	8009b30 <_raise_r+0x12>
 8009b60:	2100      	movs	r1, #0
 8009b62:	4620      	mov	r0, r4
 8009b64:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8009b68:	4798      	blx	r3
 8009b6a:	2000      	movs	r0, #0
 8009b6c:	e7e0      	b.n	8009b30 <_raise_r+0x12>
	...

08009b70 <raise>:
 8009b70:	4b02      	ldr	r3, [pc, #8]	@ (8009b7c <raise+0xc>)
 8009b72:	4601      	mov	r1, r0
 8009b74:	6818      	ldr	r0, [r3, #0]
 8009b76:	f7ff bfd2 	b.w	8009b1e <_raise_r>
 8009b7a:	bf00      	nop
 8009b7c:	20000018 	.word	0x20000018

08009b80 <_kill_r>:
 8009b80:	b538      	push	{r3, r4, r5, lr}
 8009b82:	2300      	movs	r3, #0
 8009b84:	4d06      	ldr	r5, [pc, #24]	@ (8009ba0 <_kill_r+0x20>)
 8009b86:	4604      	mov	r4, r0
 8009b88:	4608      	mov	r0, r1
 8009b8a:	4611      	mov	r1, r2
 8009b8c:	602b      	str	r3, [r5, #0]
 8009b8e:	f7f7 fed0 	bl	8001932 <_kill>
 8009b92:	1c43      	adds	r3, r0, #1
 8009b94:	d102      	bne.n	8009b9c <_kill_r+0x1c>
 8009b96:	682b      	ldr	r3, [r5, #0]
 8009b98:	b103      	cbz	r3, 8009b9c <_kill_r+0x1c>
 8009b9a:	6023      	str	r3, [r4, #0]
 8009b9c:	bd38      	pop	{r3, r4, r5, pc}
 8009b9e:	bf00      	nop
 8009ba0:	2000063c 	.word	0x2000063c

08009ba4 <_getpid_r>:
 8009ba4:	f7f7 bebe 	b.w	8001924 <_getpid>

08009ba8 <_init>:
 8009ba8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009baa:	bf00      	nop
 8009bac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009bae:	bc08      	pop	{r3}
 8009bb0:	469e      	mov	lr, r3
 8009bb2:	4770      	bx	lr

08009bb4 <_fini>:
 8009bb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009bb6:	bf00      	nop
 8009bb8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009bba:	bc08      	pop	{r3}
 8009bbc:	469e      	mov	lr, r3
 8009bbe:	4770      	bx	lr
