From ccae17d6194cb829d812281d98a582f4cb5173f9 Mon Sep 17 00:00:00 2001
From: Peter Galka <peter.galka@wago.com>
Date: Thu, 13 Jul 2017 10:05:27 +0200
Subject: [PATCH] pfc200v3: dts: nvram: integrate nvram

---
 arch/arm/boot/dts/wago-pfc200v3.dtsi | 12 ++++++------
 1 file changed, 6 insertions(+), 6 deletions(-)

diff --git a/arch/arm/boot/dts/wago-pfc200v3.dtsi b/arch/arm/boot/dts/wago-pfc200v3.dtsi
index 0e98cb4..6062920 100644
--- a/arch/arm/boot/dts/wago-pfc200v3.dtsi
+++ b/arch/arm/boot/dts/wago-pfc200v3.dtsi
@@ -65,7 +65,7 @@
 
 	UIO_NVRAM@0x1000000 {
 		compatible = "uio_pdrv_genirq";
-		reg = <0x1000000 0x20000>;  /* 128k 16bit NVRAM */
+		reg = <0x01000000 0x00020000>;  /* 128k 16bit NVRAM */
 	};
 
 	wsysinit: wsysinit_init {
@@ -334,7 +334,7 @@
 			0x070 (PIN_OUTPUT_PULLUP | SLEWCTRL_SLOW	| MUX_MODE2) /* gpmc_wait0.gpmc_csn4 */		//t17	nCS4-NvRAM-GPMC
 			0x09c (PIN_OUTPUT_PULLUP | SLEWCTRL_SLOW	| MUX_MODE0) /* gpmc_ben0_cle.gpmc_be0n_cle */	//t6	nBE0-GPMC
 			0x078 (PIN_OUTPUT_PULLUP | SLEWCTRL_SLOW	| MUX_MODE0) /* gpmc_ben1.gpmc_be1n */		//u18	nBE1-GPMC
-			0x08C (PIN_INPUT_PULLUP	 			| MUX_MODE2) /* gpmc_clk.gpmc_wait1 */		//v12	nWAINT1-GPMC
+			0x08C (PIN_INPUT_PULLUP				| MUX_MODE2) /* gpmc_clk.gpmc_wait1 */		//v12	nWAINT1-GPMC
 
 		>;
 	};
@@ -475,12 +475,12 @@
 	num-waitpins = <3>;
 	status = "okay";
 	ranges = <
-		1 0 0x01000000 0x01000000	/* CS1: NVRAM, 16M */
-		6 0 0x04000000 0x01000000	/* CS6: NETX/DPC31, 16M */
+		4 0 0x01000000 0x01000000	/* CS4: NVRAM, 16M */
+		0 0 0x04000000 0x01000000	/* CS0: NETX/DPC31, 16M */
 	>;
 
-	nvram: nor@1,0 { /* NVRAM Device 128k */
-		reg = <1 0 0x01000000>;
+	nvram: nor@4,0 { /* NVRAM Device 128k */
+		reg = <4 0 0x01000000>;
 		bank-width = <2>; /* 1: 8bit, 2: 16bit */
 		gpmc,sync-clk-ps = <0>;
 		gpmc,cs-on-ns = <0>;
-- 
2.7.4

