// Seed: 4131326404
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout tri1 id_1;
  assign id_1 = -1;
  assign id_3 = id_1;
  wire id_5;
  wire id_6;
  logic [7:0]
      id_7,
      id_8,
      id_9,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_22;
  logic id_23 = id_19;
endmodule
module module_1 (
    input tri   id_0,
    input wor   id_1,
    input tri1  id_2
    , id_6,
    input tri1  id_3,
    input uwire id_4
);
  assign id_6 = 1'b0;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6
  );
endmodule
