# python_vs_uvm
Verification Environment using UVM with Python

This is a Verification Environment done for a RISC-V microcontroller called SIWA. The project can be adjusted to other RISC-V microcontrollers.

This project was developed at Tecnológico de Costa Rica.

Programmer: Dr. Roberto Molina Robles, PhD. Tecnológico de Costa Rica

The picture shows the architecture of the environment.

DUT diagram:

![image](https://github.com/user-attachments/assets/740ec408-edd0-41a8-a45c-3a3b29ea8983)
