#-- Synopsys, Inc.
#-- Project file /home/elicahill/lscc/iCEcube2.2017.08/sbt_backend/Projects/test/test_syn.prj
#project files
add_file -verilog -lib work ../sources_1/new/top.v
add_file -verilog -lib work ../sources_1/imports/vivado_workspace/ooc_m32632/Sources/hdl/example.v
add_file -verilog -lib work ../sources_1/imports/vivado_workspace/ooc_m32632/Sources/hdl/STEUER_MISC.v
add_file -verilog -lib work ../sources_1/imports/vivado_workspace/ooc_m32632/Sources/hdl/m32632.v
add_file -verilog -lib work ../sources_1/imports/vivado_workspace/ooc_m32632/Sources/hdl/DP_FPU.v
add_file -verilog -lib work ../sources_1/imports/vivado_workspace/ooc_m32632/Sources/hdl/SP_FPU.v
add_file -verilog -lib work ../sources_1/imports/vivado_workspace/ooc_m32632/Sources/hdl/ICACHE.v
add_file -verilog -lib work ../sources_1/imports/vivado_workspace/ooc_m32632/Sources/hdl/DCACHE.v
add_file -verilog -lib work ../sources_1/imports/vivado_workspace/ooc_m32632/Sources/hdl/DATENPFAD.v
add_file -verilog -lib work ../sources_1/imports/vivado_workspace/ooc_m32632/Sources/hdl/ADDR_UNIT.v
add_file -verilog -lib work ../sources_1/imports/vivado_workspace/ooc_m32632/Sources/hdl/DECODER.v
add_file -verilog -lib work ../sources_1/imports/vivado_workspace/ooc_m32632/Sources/hdl/ALIGNER.v
add_file -verilog -lib work ../sources_1/imports/vivado_workspace/ooc_m32632/Sources/hdl/STEUERUNG.v
add_file -verilog -lib work ../sources_1/imports/vivado_workspace/ooc_m32632/Sources/hdl/I_PFAD.v
add_file -verilog -lib work ../sources_1/imports/vivado_workspace/ooc_m32632/Sources/hdl/REGISTERS.v
add_file -verilog -lib work ../sources_1/imports/vivado_workspace/ooc_m32632/Sources/hdl/CACHE_LOGIK.v
add_file -verilog -lib work ../sources_1/imports/vivado_workspace/ooc_m32632/Sources/hdl/ICACHE_SM.v
add_file -verilog -lib work ../sources_1/imports/vivado_workspace/ooc_m32632/Sources/hdl/TOP_MISC.v
add_file -verilog -lib work ../sources_1/imports/vivado_workspace/ooc_median/Sources/hdl/state_machine.v
add_file -verilog -lib work ../sources_1/imports/vivado_workspace/ooc_median/Sources/hdl/node.v
add_file -verilog -lib work ../sources_1/imports/vivado_workspace/ooc_median/Sources/hdl/dff_3_pipe.v
add_file -verilog -lib work ../sources_1/imports/vivado_workspace/ooc_median/Sources/hdl/common_network.v
add_file -verilog -lib work ../sources_1/imports/vivado_workspace/ooc_median/Sources/hdl/pixel_network.v
add_file -verilog -lib work ../sources_1/imports/vivado_workspace/ooc_median/Sources/hdl/median.v
add_file -verilog -lib work ../sources_1/imports/vivado_workspace/ooc_mips_16/Sources/hdl/ID_stage.v
add_file -verilog -lib work ../sources_1/imports/vivado_workspace/ooc_mips_16/Sources/hdl/IF_stage.v
add_file -verilog -lib work ../sources_1/imports/vivado_workspace/ooc_mips_16/Sources/hdl/EX_stage.v
add_file -verilog -lib work ../sources_1/imports/vivado_workspace/ooc_mips_16/Sources/hdl/mips_16.v
add_file -verilog -lib work ../sources_1/imports/vivado_workspace/ooc_mips_16/Sources/hdl/hazard_detection_unit.v
add_file -verilog -lib work ../sources_1/imports/vivado_workspace/ooc_mips_16/Sources/hdl/instruction_mem.v
add_file -verilog -lib work ../sources_1/imports/vivado_workspace/ooc_mips_16/Sources/hdl/alu.v
add_file -verilog -lib work ../sources_1/imports/vivado_workspace/ooc_mips_16/Sources/hdl/mips_16_defs.v
add_file -verilog -lib work ../sources_1/imports/vivado_workspace/ooc_mips_16/Sources/hdl/MEM_stage.v
add_file -verilog -lib work ../sources_1/imports/vivado_workspace/ooc_mips_16/Sources/hdl/WB_stage.v
add_file -verilog -lib work ../sources_1/imports/vivado_workspace/ooc_mips_16/Sources/hdl/register_file.v
add_file -verilog -lib work ../sources_1/imports/vivado_workspace/ooc_mips_16/Sources/hdl/data_mem.v
add_file -verilog -lib work ../sources_1/imports/vivado_workspace/ooc_md5_pipelined/Sources/hdl/Md5CoreTestMacros.v
add_file -verilog -lib work ../sources_1/imports/vivado_workspace/ooc_md5_pipelined/Sources/hdl/md5_pipelined.v

#implementation: "test_Implmnt"
impl -add md5_pipelined_base_Implmnt -type fpga

#implementation attributes
set_option -vlog_std v2001
set_option -project_relative_includes 1

#device options
set_option -technology SBTiCE40
set_option -part iCE40HX8K
set_option -package CT256
set_option -speed_grade 
set_option -part_companion ""

#compilation/mapping options

# mapper_options
set_option -frequency auto
set_option -write_verilog 0
set_option -write_vhdl 0

# Silicon Blue iCE40
set_option -maxfan 10000
set_option -disable_io_insertion 0
set_option -pipe 1
set_option -retiming 0
set_option -update_models_cp 0
set_option -fixgatedclocks 2
set_option -fixgeneratedclocks 0

# NFilter
set_option -popfeed 0
set_option -constprop 0
set_option -createhierarchy 0

# sequential_optimization_options
set_option -symbolic_fsm_compiler 1

# Compiler Options
set_option -compiler_compatible 0
set_option -resource_sharing 1

#automatic place and route (vendor) options
set_option -write_apr_constraint 1

#set result format/file last
project -result_format "edif"
project -result_file ./md5_pipelined_base_Implmnt/md5_pipelined_base.edf
project -log_file ./md5_pipelined_base_Implmnt/md5_pipelined_base.srr
impl -active "md5_pipelined_base_Implmnt"
project -run synthesis -clean
