\section{File List}
Here is a list of all documented files with brief descriptions\-:\begin{DoxyCompactList}
\item\contentsline{section}{\hyperlink{adc__config_8c}{adc\-\_\-config.\-c} \\*Implementation of the functionality for the A\-D\-C }{\pageref{adc__config_8c}}{}
\item\contentsline{section}{{\bfseries adc\-\_\-config.\-h} }{\pageref{adc__config_8h}}{}
\item\contentsline{section}{\hyperlink{filter__config_8c}{filter\-\_\-config.\-c} \\*Implementation of the filter }{\pageref{filter__config_8c}}{}
\item\contentsline{section}{\hyperlink{filter__config_8h}{filter\-\_\-config.\-h} }{\pageref{filter__config_8h}}{}
\item\contentsline{section}{\hyperlink{fputc__debug_8c}{fputc\-\_\-debug.\-c} \\*Trying to redirect printf() to debug port }{\pageref{fputc__debug_8c}}{}
\item\contentsline{section}{\hyperlink{gpio__config_8c}{gpio\-\_\-config.\-c} \\*Implementation of the G\-P\-I\-O functionality }{\pageref{gpio__config_8c}}{}
\item\contentsline{section}{{\bfseries gpio\-\_\-config.\-h} }{\pageref{gpio__config_8h}}{}
\item\contentsline{section}{{\bfseries gpio\-\_\-example.\-h} }{\pageref{gpio__example_8h}}{}
\item\contentsline{section}{\hyperlink{led__control_8c}{led\-\_\-control.\-c} \\*Implementation of the L\-E\-D functionality }{\pageref{led__control_8c}}{}
\item\contentsline{section}{\hyperlink{led__control_8h}{led\-\_\-control.\-h} }{\pageref{led__control_8h}}{}
\item\contentsline{section}{\hyperlink{main_8c}{main.\-c} \\*Implementation of the functionality required for Lab 2 }{\pageref{main_8c}}{}
\item\contentsline{section}{{\bfseries state\-\_\-action.\-h} }{\pageref{state__action_8h}}{}
\item\contentsline{section}{\hyperlink{state__logic_8c}{state\-\_\-logic.\-c} \\*Implementation of the state logic functionality }{\pageref{state__logic_8c}}{}
\item\contentsline{section}{{\bfseries state\-\_\-logic.\-h} }{\pageref{state__logic_8h}}{}
\item\contentsline{section}{\hyperlink{stm32f4xx_8h}{stm32f4xx.\-h} \\*C\-M\-S\-I\-S Cortex-\/\-M4 Device Peripheral Access Layer Header File. This file contains all the peripheral register's definitions, bits definitions and memory mapping for S\-T\-M32\-F4xx devices }{\pageref{stm32f4xx_8h}}{}
\item\contentsline{section}{{\bfseries stm32f4xx\-\_\-conf.\-h} }{\pageref{stm32f4xx__conf_8h}}{}
\item\contentsline{section}{\hyperlink{system__stm32f4xx_8c}{system\-\_\-stm32f4xx.\-c} \\*C\-M\-S\-I\-S Cortex-\/\-M4 Device Peripheral Access Layer System Source File. This file contains the system clock configuration for S\-T\-M32\-F4xx devices, and is generated by the clock configuration tool stm32f4xx\-\_\-\-Clock\-\_\-\-Configuration\-\_\-\-V1.\-0.\-1.\-xls }{\pageref{system__stm32f4xx_8c}}{}
\end{DoxyCompactList}
