# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1820 0.000128 1024 4.58211e-41 390 193152 8.50157 69.6048 262.207 340.366 340.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1820 0.000128 1024 4.58407e-41 390 193176 8.50166 78.7092 262.222 349.485 349.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1820 0.000128 1024 4.57734e-41 390 193120 8.49805 82.2889 262.364 353.201 353.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1820 0.000128 1024 4.57048e-41 390 193152 8.50125 77.1909 262.22 347.961 348.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1820 0.000128 1024 4.57622e-41 390 193100 8.50125 78.3342 261.974 348.858 348.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1820 0.000128 1024 4.58197e-41 390 193088 8.52707 82.2087 261.931 352.719 352.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1820 0.000128 1024 4.58477e-41 390 193080 8.49408 80.0631 262.119 350.727 350.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1820 0.000128 1024 4.56921e-41 390 193024 8.50016 78.7617 262.029 349.342 349.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1820 0.000128 1024 4.56011e-41 390 192960 8.50275 79.0788 261.863 349.496 349.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1820 0.000128 1024 4.59037e-41 390 193000 8.50771 83.7778 261.956 354.294 354.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1820 0.000128 1024 4.57216e-41 390 192768 8.50378 99.7812 261.919 370.255 370.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1820 0.000128 1024 4.58098e-41 390 193216 8.50202 66.9937 262.179 337.727 337.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1820 0.000128 1024 4.5737e-41 390 193200 8.50125 68.3251 262.028 338.902 338.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1820 0.000128 1024 4.58883e-41 390 193200 8.49971 67.9092 262.001 338.462 338.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1820 0.000128 1024 4.58028e-41 390 193200 8.51085 70.5192 262.236 341.316 341.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1820 0.000128 1024 4.55856e-41 390 193152 8.49958 71.662 262.003 342.216 342.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1820 0.000128 1024 4.5594e-41 390 193176 8.50387 81.3985 262.001 351.955 352.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1820 0.000128 1024 4.56151e-41 390 193120 8.49376 79.0714 262.101 349.718 349.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1820 0.000128 1024 4.56501e-41 390 193152 8.5033 84.7077 262.186 355.448 355.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1820 0.000128 1024 4.56557e-41 390 193100 8.5033 85.5409 261.974 356.069 356.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1820 0.000128 1024 4.5723e-41 390 193088 8.49552 85.0635 262.16 355.769 355.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1820 0.000128 1024 4.58813e-41 390 193080 8.4992 84.1462 261.974 354.671 354.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1820 0.000128 1024 4.56235e-41 390 193024 8.49958 79.4188 262.064 350.033 350.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1820 0.000128 1024 4.58715e-41 390 192960 8.49286 92.7295 262.094 363.368 363.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1820 0.000128 1024 4.56935e-41 390 193000 8.50534 95.0543 262.16 365.77 365.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1820 0.000128 1024 4.56991e-41 390 192768 8.49328 85.9369 261.89 356.373 356.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1820 0.000128 1024 4.56067e-41 400 193184 8.50125 64.6437 262.271 335.465 335.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1820 0.000128 1024 4.57286e-41 400 193160 8.50035 73.269 262.187 344.006 344.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1820 0.000128 1024 4.55604e-41 400 193152 8.51322 69.8176 262.042 340.423 340.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1820 0.000128 1024 4.5793e-41 400 193144 8.50634 70.357 262.255 341.171 341.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1820 0.000128 1024 4.58393e-41 400 193152 8.51501 72.1853 262.277 343.026 343.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1820 0.000128 1024 4.55632e-41 400 193104 8.50944 88.9442 261.958 359.463 359.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1820 0.000128 1024 4.59107e-41 400 192960 8.50112 61.4438 261.849 331.845 331.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1820 0.000128 1024 4.57384e-41 400 193120 8.51382 86.0201 262.007 356.593 356.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1820 0.000128 1024 4.56781e-41 400 192960 8.5015 60.1537 261.892 330.599 330.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1820 0.000128 1024 4.56627e-41 400 193056 8.5024 79.5757 261.892 350.02 350.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1820 0.000128 1024 4.56403e-41 400 192960 8.5017 57.0327 262.159 327.745 327.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1820 0.000128 1024 4.56921e-41 400 193100 8.49866 82.5234 262.044 353.115 353.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1820 0.000128 1024 4.56291e-41 400 193000 8.49715 58.3997 262.222 329.168 329.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1820 0.000128 1024 4.57846e-41 400 193088 8.50973 106.032 261.944 376.539 376.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1820 0.000128 1024 4.59107e-41 400 192864 8.49683 69.8773 261.855 340.28 340.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1820 0.000128 1024 4.57076e-41 400 193080 8.50003 100.503 262.222 371.276 371.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1820 0.000128 1024 4.5765e-41 400 192960 8.50339 68.6653 262.235 339.452 339.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1820 0.000128 1024 4.55674e-41 400 193024 8.49786 98.0015 262.136 368.687 368.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1820 0.000128 1024 4.56081e-41 400 192768 8.48762 66.2508 261.762 336.55 336.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1820 0.000128 1024 4.58042e-41 400 192960 8.49728 85.8125 262.161 356.523 356.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1820 0.000128 1024 4.56809e-41 400 192768 8.49795 60.4769 261.939 330.965 331.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1820 0.000128 1024 4.56389e-41 400 193000 8.50477 88.8115 262.044 359.409 359.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1820 0.000128 1024 4.56893e-41 400 192800 8.51072 64.2355 262.225 335.027 335.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1820 0.000128 1024 4.55548e-41 408 193152 8.50838 65.5607 262.074 336.195 336.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1820 0.000128 1024 4.58155e-41 408 193120 8.4992 69.7431 262.259 340.553 340.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1820 0.000128 1024 4.5779e-41 408 193104 8.50307 69.2019 261.996 339.75 339.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1820 0.000128 1024 4.56655e-41 408 193056 8.50314 45.8338 261.951 316.339 316.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1820 0.000128 1024 4.58e-41 408 193088 8.50582 80.4107 262.024 350.991 351.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1820 0.000128 1024 4.56837e-41 408 192976 8.49946 52.9259 261.949 323.425 323.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1820 0.000128 1024 4.58084e-41 408 193088 8.51034 78.889 262.216 349.667 349.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1820 0.000128 1024 4.56067e-41 408 193024 8.50502 53.0363 262.246 323.835 323.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1820 0.000128 1024 4.58911e-41 408 193104 8.50195 85.4302 262.031 356.014 356.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1820 0.000128 1024 4.57986e-41 408 192960 8.49763 60.4156 261.951 330.916 330.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1820 0.000128 1024 4.55674e-41 408 193040 8.50106 80.9984 262.154 351.701 351.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1820 0.000128 1024 4.56655e-41 408 192960 8.49936 58.3209 262.201 329.072 329.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1820 0.000128 1024 4.57482e-41 408 193056 8.49955 103.059 262.036 373.649 373.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1820 0.000128 1024 4.58421e-41 408 192960 8.50317 67.8234 261.934 338.31 338.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1820 0.000128 1024 4.56669e-41 408 193000 8.49325 101.919 262.175 372.641 372.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1820 0.000128 1024 4.57426e-41 408 192800 8.4928 69.1119 262.011 339.671 339.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1820 0.000128 1024 4.56795e-41 408 192976 8.49635 100.804 262.124 371.476 371.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1820 0.000128 1024 4.57314e-41 408 192864 8.49517 66.3844 262.161 337.091 337.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1820 0.000128 1024 4.55548e-41 408 192960 8.50035 97.6978 261.879 368.125 368.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1820 0.000128 1024 4.56123e-41 408 192720 8.4951 65.342 261.663 335.549 335.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1820 0.000128 1024 4.56977e-41 408 193024 8.49757 92.4611 262.199 363.206 363.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1820 0.000128 1024 4.58127e-41 408 192768 8.49821 63.4245 261.815 333.788 333.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1820 0.000128 1024 4.56277e-41 400 193184 8.50502 73.5968 262.068 344.217 344.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1820 0.000128 1024 4.57636e-41 400 193160 8.50166 65.7563 262.011 336.317 336.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1820 0.000128 1024 4.5786e-41 400 193120 8.50125 43.3321 261.997 313.88 313.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1820 0.000128 1024 4.56627e-41 400 193152 8.50739 70.9882 262.007 341.553 341.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1820 0.000128 1024 4.58169e-41 400 193056 8.50403 46.7 261.879 317.135 317.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1820 0.000128 1024 4.58785e-41 400 193144 8.50934 76.4205 262.198 347.178 347.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1820 0.000128 1024 4.56515e-41 400 193088 8.4992 49.7302 262.008 320.291 320.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1820 0.000128 1024 4.57846e-41 400 193152 8.50054 79.3211 262.231 350.103 350.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1820 0.000128 1024 4.58757e-41 400 193024 8.49718 53.1534 262.198 323.899 323.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1820 0.000128 1024 4.58743e-41 400 193104 8.5033 83.4545 262.005 354.012 354.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1820 0.000128 1024 4.56389e-41 400 192960 8.50749 62.0667 262.201 333.315 333.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1820 0.000128 1024 4.57076e-41 400 193120 8.51763 83.0115 262.015 353.594 353.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1820 0.000128 1024 4.57902e-41 400 192960 8.50739 58.1828 262.08 328.821 328.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1820 0.000128 1024 4.58253e-41 400 193056 8.5113 101.626 261.952 372.142 372.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1820 0.000128 1024 4.58337e-41 400 192960 8.50733 67.5886 261.946 338.093 338.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1820 0.000128 1024 4.57944e-41 400 193100 8.50813 100.477 262.005 371.041 371.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1820 0.000128 1024 4.58267e-41 400 193000 8.50784 68.2865 262.005 338.851 338.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1820 0.000128 1024 4.58309e-41 400 193088 8.50278 96.6273 262.003 367.183 367.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1820 0.000128 1024 4.56725e-41 400 192864 8.50602 62.9899 262.077 333.624 333.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1820 0.000128 1024 4.55688e-41 400 193080 8.50992 93.2128 262.044 363.818 363.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1820 0.000128 1024 4.58729e-41 400 192960 8.50374 63.5744 262.003 334.132 334.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1820 0.000128 1024 4.58155e-41 400 193024 8.49942 88.998 262.192 359.739 359.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1820 0.000128 1024 4.55997e-41 400 192768 8.49536 63.0994 261.703 333.348 333.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1820 0.000128 1024 4.57272e-41 416 193088 8.73267 67.0903 262.259 338.131 338.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1820 0.000128 1024 4.57019e-41 416 193024 8.50365 43.9675 261.961 314.48 314.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1820 0.000128 1024 4.55983e-41 416 193080 8.50125 68.268 262.046 338.865 338.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1820 0.000128 1024 4.56795e-41 416 193040 8.49715 44.3124 262.047 314.905 314.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1820 0.000128 1024 4.55674e-41 416 193056 8.50186 73.8358 261.993 344.379 344.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1820 0.000128 1024 4.58323e-41 416 192960 8.50141 48.6258 262.172 319.349 319.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1820 0.000128 1024 4.55786e-41 416 193032 8.49635 73.4116 261.967 343.933 343.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1820 0.000128 1024 4.57076e-41 416 192976 8.55021 47.7266 261.963 318.29 318.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1820 0.000128 1024 4.59037e-41 416 192864 8.49642 39.6074 261.896 310.048 310.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1820 0.000128 1024 4.58028e-41 416 193024 8.50298 74.7317 262.22 345.505 345.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1820 0.000128 1024 4.58112e-41 416 192896 8.49856 51.4023 261.915 321.865 321.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1820 0.000128 1024 4.56025e-41 416 192768 8.49101 43.1 261.741 313.382 313.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1820 0.000128 1024 4.58519e-41 416 193032 8.5096 106.087 262.21 376.857 376.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1820 0.000128 1024 4.57566e-41 416 192960 8.49901 68.3902 262.232 339.172 339.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1820 0.000128 1024 4.57468e-41 416 192888 8.49994 57.215 262.207 327.971 328.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1820 0.000128 1024 4.58351e-41 416 193040 8.49853 98.9241 262.205 369.676 369.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1820 0.000128 1024 4.56235e-41 416 192960 8.50534 67.3474 262.011 337.914 337.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1820 0.000128 1024 4.57958e-41 416 192720 8.50227 58.2556 262.022 328.83 328.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1820 0.000128 1024 4.57062e-41 416 192960 8.50163 94.1386 262.125 364.815 364.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1820 0.000128 1024 4.55716e-41 416 192768 8.4951 61.9789 261.833 332.363 332.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1820 0.000128 1024 4.58014e-41 416 192672 8.50125 53.2299 262.049 323.832 323.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1820 0.000128 1024 4.55562e-41 416 193000 8.5065 93.423 262.154 364.134 364.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1820 0.000128 1024 4.57622e-41 416 192800 8.50675 65.0052 262.009 335.571 335.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1820 0.000128 1024 4.58967e-41 416 192600 8.77651 55.5495 262.178 327.003 327.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1820 0.000128 1024 4.58659e-41 416 192976 8.50262 90.0141 262.218 360.784 360.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1820 0.000128 1024 4.55969e-41 416 192864 8.5033 64.6403 261.97 335.163 335.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1820 0.000128 1024 4.57202e-41 416 192528 8.48691 53.6084 261.855 323.999 324.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1820 0.000128 1024 4.56641e-41 416 192960 8.50272 89.7502 262.143 360.447 360.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1820 0.000128 1024 4.58463e-41 416 192720 8.49562 63.1919 261.794 333.532 333.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1820 0.000128 1024 4.58098e-41 416 192600 8.49654 54.696 261.738 324.981 325.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1820 0.000128 1024 4.58225e-41 416 192896 8.49917 88.5488 261.914 359.012 359.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1820 0.000128 1024 4.58673e-41 416 192768 8.50125 62.1392 262.076 332.766 332.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1820 0.000128 1024 4.56347e-41 416 192384 8.48851 54.4654 261.536 324.54 324.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1820 0.000128 1024 4.58393e-41 400 193184 8.50797 66.2234 262.028 336.81 336.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1820 0.000128 1024 4.55562e-41 400 193152 8.5073 44.2081 261.984 314.748 314.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1820 0.000128 1024 4.55983e-41 400 193160 8.50608 76.2247 261.982 346.764 346.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1820 0.000128 1024 4.58239e-41 400 193120 8.50509 49.5042 262.202 320.264 320.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1820 0.000128 1024 4.5807e-41 400 193080 8.53606 41.7327 262.056 312.377 312.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1820 0.000128 1024 4.55702e-41 400 193152 8.51181 70.52 261.976 341.058 341.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1820 0.000128 1024 4.58645e-41 400 193056 8.50125 46.1962 262.163 316.909 316.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1820 0.000128 1024 4.57636e-41 400 192960 8.51354 40.0834 262.064 310.71 310.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1820 0.000128 1024 4.56921e-41 400 193144 8.50912 100.93 262.338 371.827 371.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1820 0.000128 1024 4.56123e-41 400 193088 8.50224 62.8581 262.005 333.417 333.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1820 0.000128 1024 4.56767e-41 400 193032 8.59478 54.2228 262.214 325.081 325.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1820 0.000128 1024 4.57118e-41 400 193152 8.5111 93.7341 261.998 364.294 364.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1820 0.000128 1024 4.58056e-41 400 193024 8.49894 60.3268 261.93 330.805 330.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1820 0.000128 1024 4.56361e-41 400 192960 8.49642 48.6832 262.188 319.419 319.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1820 0.000128 1024 4.55632e-41 400 193104 8.50205 95.0994 262.011 365.664 365.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1820 0.000128 1024 4.55716e-41 400 192960 8.49536 62.1935 262.093 332.834 332.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1820 0.000128 1024 4.58631e-41 400 192888 8.49408 54.2863 262.097 324.926 324.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1820 0.000128 1024 4.58014e-41 400 192672 8.48282 48.8453 261.618 318.997 319.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1820 0.000128 1024 4.56165e-41 400 193120 8.5031 88.4019 261.941 358.898 358.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1820 0.000128 1024 4.56165e-41 400 192960 8.49968 61.9274 262.154 332.629 332.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1820 0.000128 1024 4.57342e-41 400 192960 8.5033 52.437 262.007 322.995 323.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1820 0.000128 1024 4.57496e-41 400 192640 8.49667 52.4555 261.868 322.871 322.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1820 0.000128 1024 4.5807e-41 400 193056 8.49885 85.7006 261.887 356.135 356.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1820 0.000128 1024 4.58813e-41 400 192960 8.50314 60.2732 261.98 330.808 330.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1820 0.000128 1024 4.57286e-41 400 192672 8.48784 50.3365 261.618 320.493 320.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1820 0.000128 1024 4.57874e-41 400 192768 8.4951 46.1958 262.137 316.878 316.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1820 0.000128 1024 4.56879e-41 400 193100 8.5033 86.7672 262.252 357.571 357.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1820 0.000128 1024 4.58281e-41 400 193000 8.50406 59.8011 261.995 330.353 330.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1820 0.000128 1024 4.55758e-41 400 192900 8.50192 54.1293 262.224 324.905 324.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1820 0.000128 1024 4.55997e-41 400 192800 8.50534 49.016 262.221 319.794 319.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1820 0.000128 1024 4.56487e-41 432 193024 8.50083 77.5704 262.076 348.197 348.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1820 0.000128 1024 4.57552e-41 432 192960 8.49293 50.4508 262.215 321.208 321.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1820 0.000128 1024 4.58981e-41 432 192960 8.49539 41.3605 262.037 311.942 311.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1820 0.000128 1024 4.56851e-41 432 193000 8.50003 74.5781 262.267 345.398 345.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1820 0.000128 1024 4.57426e-41 432 192960 8.49978 49.5083 262.235 320.295 320.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1820 0.000128 1024 4.5793e-41 432 192840 8.49578 42.0693 262.153 312.766 312.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1820 0.000128 1024 4.56095e-41 432 193008 8.50278 105.46 262.233 376.248 376.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1820 0.000128 1024 4.58155e-41 432 192960 8.49738 66.0071 262.04 336.594 336.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1820 0.000128 1024 4.58379e-41 432 192816 8.4992 54.4522 262.128 325.129 325.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1820 0.000128 1024 4.55646e-41 432 192768 8.49162 45.908 261.862 316.312 316.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1820 0.000128 1024 4.57594e-41 432 192976 8.49517 97.409 262.047 368.004 368.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1820 0.000128 1024 4.56431e-41 432 192864 8.4951 62.5852 261.964 333.098 333.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1820 0.000128 1024 4.5786e-41 432 192864 8.49501 51.9966 261.936 322.479 322.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1820 0.000128 1024 4.56389e-41 432 192640 8.49024 46.7795 261.937 317.257 317.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1820 0.000128 1024 4.55898e-41 432 192960 8.50384 95.2251 262.002 365.778 365.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1820 0.000128 1024 4.57692e-41 432 192896 8.49357 60.9153 262.238 331.698 331.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1820 0.000128 1024 4.57398e-41 432 192768 8.49363 51.524 262.157 322.227 322.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1820 0.000128 1024 4.56697e-41 432 192768 8.50125 45.4837 262.185 316.22 316.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1820 0.000128 1024 4.58729e-41 432 192960 8.4937 91.8508 262.224 362.621 362.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1820 0.000128 1024 4.56137e-41 432 192816 8.49059 64.3788 261.947 334.867 334.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1820 0.000128 1024 4.57132e-41 432 192672 8.48896 55.3533 261.999 325.891 325.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1820 0.000128 1024 4.58197e-41 432 192672 8.49997 54.4663 261.884 324.903 324.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1820 0.000128 1024 4.56893e-41 432 192960 8.4911 91.0173 262.054 361.615 361.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1820 0.000128 1024 4.55926e-41 432 192800 8.4888 64.9743 262.127 335.639 335.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1820 0.000128 1024 4.57888e-41 432 192720 8.49306 55.2763 262.126 325.946 326.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1820 0.000128 1024 4.55744e-41 432 192640 8.49443 51.0714 262.155 321.771 321.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1820 0.000128 1024 4.59009e-41 400 193184 8.5055 74.9321 262.222 345.71 345.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1820 0.000128 1024 4.55744e-41 400 193152 8.50787 49.3571 262.224 320.141 320.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1820 0.000128 1024 4.58673e-41 400 193056 8.49894 41.2221 261.929 311.702 311.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1820 0.000128 1024 4.57062e-41 400 193160 8.49981 69.6209 262.225 340.396 340.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1820 0.000128 1024 4.56473e-41 400 193120 8.5064 45.9162 262.011 316.48 316.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1820 0.000128 1024 4.57552e-41 400 193080 8.4992 38.8119 262.002 309.363 309.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1820 0.000128 1024 4.57608e-41 400 192960 8.51818 34.2819 264.463 307.315 307.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1820 0.000128 1024 4.58967e-41 400 193152 8.50166 95.9317 261.997 366.48 366.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1820 0.000128 1024 4.57734e-41 400 193056 8.50224 59.2511 262.156 329.962 330.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1820 0.000128 1024 4.57902e-41 400 192960 8.49395 48.7132 261.919 319.177 319.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1820 0.000128 1024 4.56193e-41 400 192960 8.5071 43.5805 261.929 314.066 314.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1820 0.000128 1024 4.55548e-41 400 193144 8.50003 88.9672 262.255 359.772 359.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1820 0.000128 1024 4.58393e-41 400 193088 8.51354 57.6348 262.005 328.205 328.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1820 0.000128 1024 4.56333e-41 400 193032 8.50294 47.3397 262.198 318.094 318.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1820 0.000128 1024 4.56655e-41 400 192864 8.4977 42.1034 262.099 312.751 312.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1820 0.000128 1024 4.5594e-41 400 193152 8.50739 87.3742 262.245 358.176 358.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1820 0.000128 1024 4.56319e-41 400 193024 8.50032 56.9461 261.977 327.474 327.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1820 0.000128 1024 4.56613e-41 400 192960 8.50592 49.5271 261.941 320.025 320.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1820 0.000128 1024 4.5793e-41 400 192768 8.49718 43.1275 261.956 313.631 313.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1820 0.000128 1024 4.56319e-41 400 193104 8.50499 87.7872 262.171 358.513 358.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1820 0.000128 1024 4.57538e-41 400 192960 8.49526 62.9143 261.882 333.342 333.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1820 0.000128 1024 4.58155e-41 400 192888 8.49306 52.3944 262.064 323.001 323.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1820 0.000128 1024 4.56431e-41 400 192672 8.49462 48.9103 261.907 319.364 319.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1820 0.000128 1024 4.57202e-41 400 192600 8.48643 45.6747 261.87 316.08 316.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1820 0.000128 1024 4.57916e-41 400 193120 8.5033 86.2837 262.197 357.035 357.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1820 0.000128 1024 4.56949e-41 400 192960 8.50102 59.8262 262.152 330.529 330.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1820 0.000128 1024 4.57314e-41 400 192960 8.50739 53.4503 262.047 324.052 324.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1820 0.000128 1024 4.55898e-41 400 192640 8.49427 47.63 261.616 317.791 317.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1820 0.000128 1024 4.58925e-41 400 192800 8.51149 46.3462 262.219 317.127 317.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1820 0.000128 1024 4.55912e-41 420 193088 8.51354 72.9114 262.287 343.761 343.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1820 0.000128 1024 4.57496e-41 420 193024 8.4992 47.5976 261.994 318.141 318.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1820 0.000128 1024 4.56725e-41 420 192960 8.49101 40.2743 261.945 310.761 310.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1820 0.000128 1024 4.58981e-41 420 192896 8.50147 34.758 262.162 305.472 305.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1820 0.000128 1024 4.58631e-41 420 193080 8.50346 100.667 262.038 371.259 371.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1820 0.000128 1024 4.56879e-41 420 193040 8.50534 62.3737 262.009 332.938 332.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1820 0.000128 1024 4.56515e-41 420 192960 8.50534 51.2606 262.025 321.838 321.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1820 0.000128 1024 4.57216e-41 420 192960 8.51331 46.0349 262.04 316.637 316.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1820 0.000128 1024 4.56165e-41 420 193056 8.50653 94.0257 262.21 364.789 364.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1820 0.000128 1024 4.58211e-41 420 192960 8.4951 59.0275 262.174 329.745 329.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1820 0.000128 1024 4.5716e-41 420 192960 8.50742 48.9718 262.055 319.586 319.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1820 0.000128 1024 4.57986e-41 420 192768 8.49738 42.9087 264.386 315.842 315.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1820 0.000128 1024 4.57482e-41 420 192720 8.48976 38.2771 261.821 308.637 308.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1820 0.000128 1024 4.57538e-41 420 193032 8.50944 88.1521 262.041 358.75 358.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1820 0.000128 1024 4.57636e-41 420 192976 8.50237 56.67 261.991 327.211 327.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1820 0.000128 1024 4.56319e-41 420 192864 8.4969 48.4147 262.141 319.104 319.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1820 0.000128 1024 4.57188e-41 420 192864 8.50125 42.2996 262.188 313.037 313.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1820 0.000128 1024 4.58911e-41 420 192640 8.48746 37.1832 261.769 307.488 307.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1820 0.000128 1024 4.56725e-41 420 193024 8.50371 84.5783 262.191 355.324 355.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1820 0.000128 1024 4.55912e-41 420 192896 8.49875 57.3976 261.913 327.859 327.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1820 0.000128 1024 4.56039e-41 420 192768 8.48906 47.7586 262.003 318.3 318.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1820 0.000128 1024 4.56235e-41 420 192768 8.50784 46.2194 261.921 316.698 316.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1820 0.000128 1024 4.57076e-41 420 192640 8.49146 40.2371 262.038 310.815 310.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1820 0.000128 1024 4.58743e-41 448 192928 8.5033 76.0812 262.265 346.9 346.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1820 0.000128 1024 4.56865e-41 448 192896 8.50739 49.4424 262.055 320.054 320.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1820 0.000128 1024 4.56711e-41 448 192864 8.50474 42.0269 262.021 312.604 312.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1820 0.000128 1024 4.56445e-41 448 192768 8.5073 36.8108 261.938 307.306 307.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1820 0.000128 1024 4.5807e-41 448 192920 8.50762 102.68 262.011 373.251 373.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1820 0.000128 1024 4.5793e-41 448 192880 8.51328 65.3239 262.204 336.092 336.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1820 0.000128 1024 4.56949e-41 448 192840 8.50534 51.7929 262.05 322.398 322.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1820 0.000128 1024 4.55969e-41 448 192800 8.51014 47.2129 262.242 318.016 318.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1820 0.000128 1024 4.57076e-41 448 192600 8.49306 41.2631 261.737 311.544 311.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1820 0.000128 1024 4.58855e-41 448 192912 8.50739 95.3655 262.232 366.155 366.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1820 0.000128 1024 4.58659e-41 448 192864 8.50499 60.3441 262.019 330.919 330.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1820 0.000128 1024 4.5737e-41 448 192816 8.50342 49.7705 261.956 320.283 320.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1820 0.000128 1024 4.57076e-41 448 192768 8.504 43.5649 262.009 314.127 314.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1820 0.000128 1024 4.58337e-41 448 192720 8.50509 39.8219 262.268 310.645 310.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1820 0.000128 1024 4.56151e-41 448 192920 8.50282 89.4333 262.289 360.275 360.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1820 0.000128 1024 4.57804e-41 448 192864 8.50534 57.6349 262.042 328.234 328.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1820 0.000128 1024 4.56011e-41 448 192696 8.4992 48.7332 262.825 320.108 320.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1820 0.000128 1024 4.58084e-41 448 192640 8.5473 43.0339 261.886 313.517 313.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1820 0.000128 1024 4.56851e-41 448 192640 8.50237 37.8757 262.187 308.614 308.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1820 0.000128 1024 4.57244e-41 448 192896 8.50563 89.1328 261.982 359.671 359.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1820 0.000128 1024 4.58e-41 448 192768 8.50483 60.5878 262.185 331.327 331.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1820 0.000128 1024 4.58981e-41 448 192768 8.5015 50.7843 262.057 321.396 321.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1820 0.000128 1024 4.56375e-41 448 192512 8.4951 46.0828 261.738 316.365 316.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1820 0.000128 1024 4.55576e-41 448 192640 8.50944 44.0607 262.234 314.857 314.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1820 0.000128 1024 4.56305e-41 448 192384 8.49408 41.9489 262.015 312.507 312.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1820 0.000128 1024 4.55562e-41 512 192624 8.50534 141.271 262.077 411.903 411.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1820 0.000128 1024 4.56515e-41 512 192608 8.50653 97.5787 262.036 368.172 368.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1820 0.000128 1024 4.5587e-41 512 192576 8.50765 64.3352 262.291 335.183 335.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1820 0.000128 1024 4.55744e-41 512 192480 8.49578 52.5967 261.898 323.04 323.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1820 0.000128 1024 4.57636e-41 512 192512 8.50378 46.7128 262.044 317.311 317.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1820 0.000128 1024 4.58183e-41 512 192480 8.51453 43.7716 262.04 314.377 314.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1820 0.000128 1024 4.5573e-41 512 192384 8.50125 40.3169 261.991 310.859 310.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1820 0.000128 1024 4.57412e-41 512 192416 8.50163 38.0324 262.269 308.852 308.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1820 0.000128 1024 4.58771e-41 512 192256 8.50182 37.0029 262.117 307.672 307.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1820 0.000128 1024 4.58981e-41 420 192864 8.50349 121.582 261.99 392.124 392.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1820 0.000128 1024 4.55954e-41 448 192640 8.49715 121.4 262.08 392.028 392.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1820 0.000128 1024 4.56389e-41 400 192920 8.50278 117.552 262.046 388.152 388.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1820 0.000128 1024 4.5566e-41 432 192640 8.49744 128.207 261.858 398.617 398.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1820 0.000128 1024 4.56333e-41 416 192896 8.4951 120.687 262.066 391.3 391.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1820 0.000128 1024 4.58925e-41 416 192480 8.4905 172.674 264.305 445.521 445.576
