# Digital Design of Final System

This repository contains the implementation of a system project under the supervision of Eng. Ali El-Temsah.

It includes the following modules:

1. **UART (TX-RX)** and wrapping them into a UART top module  
2. **Clock Gating**  
3. **Clock Divider**  
4. **Data Synchronizer**  
5. **Pulse Generator**  
6. **Memory**  
7. **Asynchronous FIFO**  
8. **8-bit ALU**  
9. **Reset Synchronizer**  
10. **System Control Unit**  
11. **System Top Module** wrapping all the above modules
