{"vcs1":{"timestamp_begin":1733351877.447541300, "rt":2.36, "ut":0.30, "st":0.13}}
{"vcselab":{"timestamp_begin":1733351879.850598859, "rt":0.94, "ut":0.13, "st":0.05}}
{"link":{"timestamp_begin":1733351880.829991125, "rt":0.71, "ut":0.06, "st":0.05}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1733351877.118798077}
{"VCS_COMP_START_TIME": 1733351877.118798077}
{"VCS_COMP_END_TIME": 1733351882.861384096}
{"VCS_USER_OPTIONS": "-sverilog +vc -Mupdate -line -full64 -kdb -nc -xprop=tmerge -lca -debug_access+all+reverse +define+ -timescale=1ns/1ps test/testbench.sv verilog/QR_decomp4.sv verilog/matmul.sv verilog/fp_add.sv verilog/fp_mul.sv verilog/givens_matrix.sv verilog/givens_rotation.sv verilog/transpose.sv verilog/inv_sqrt.sv verilog/delay_fp.sv -o simv"}
{"vcs1": {"peak_mem": 558760}}
{"vcselab": {"peak_mem": 260852}}
