<details>
<summary>Day-1  Inception of open-source EDA, OpenLANE and Sky130 PDK </summary>
<p>
 Open Source ASIC Flow
![image](https://github.com/user-attachments/assets/43cd04c9-bacb-4a7b-9661-b91db6d0f76c)
 
OPENLANE ASIC Design Flow
![image](https://github.com/user-attachments/assets/55e324b9-1826-4958-8b8c-d9a8e1f8893f)

Library Characterisation and Modeling
![image](https://github.com/user-attachments/assets/c3f7fbb2-0e17-4660-9e04-65fdc821e6d3)

Cell Design Flow (Input Stage)
![image](https://github.com/user-attachments/assets/f92e4996-720b-4c4d-9c53-2a7fa258cdd7)

Cell Design Flow (Layout Design)
![image](https://github.com/user-attachments/assets/113edc69-7d9d-4e95-92e9-60ed8365c029)

Cell Design Flow(Characterization)
![image](https://github.com/user-attachments/assets/6840352f-244c-4991-a639-cca24e28cfc0)

Timing Characterisation
![image](https://github.com/user-attachments/assets/44ddca7b-d27f-4348-b6f4-cc3d0d4d0039)

Propogation Delay Graph vizualization
![image](https://github.com/user-attachments/assets/2e73f5ca-a910-4dfe-85e1-77177fbbf116)

###Labs Screenshots

1.Openlane start command
![image](https://github.com/user-attachments/assets/ea0aa657-230b-4222-a112-81f23bed24a4)

2.Run Synthesis command
![image](https://github.com/user-attachments/assets/3f20b98f-d4b2-4c84-8f47-fdaca0a8f58f)
 </p>
</details>
<details>
<summary>Day 2 </summary>
<p>Your content goes here.</p>
</details>
<details>
<summary>Day 3 </summary>
<p>Your content goes here.</p>
</details>
<details>
<summary>Day 4 </summary>
<p>Your content goes here.</p>
</details>
<details>
<summary>Day 5 </summary>
<p>Your content goes here.</p>
</details>
