Analysis & Synthesis report for DE1_SoC
Fri Dec 02 04:09:23 2016
Quartus II 64-Bit Version 14.0.0 Build 200 06/17/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages
  6. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+--------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                             ;
+-----------------------------+--------------------------------------------+
; Analysis & Synthesis Status ; Failed - Fri Dec 02 04:09:23 2016          ;
; Quartus II 64-Bit Version   ; 14.0.0 Build 200 06/17/2014 SJ Web Edition ;
; Revision Name               ; DE1_SoC                                    ;
; Top-level Entity Name       ; cpu_pipelined                              ;
; Family                      ; Cyclone V                                  ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                  ;
; Total registers             ; N/A until Partition Merge                  ;
; Total pins                  ; N/A until Partition Merge                  ;
; Total virtual pins          ; N/A until Partition Merge                  ;
; Total block memory bits     ; N/A until Partition Merge                  ;
; Total PLLs                  ; N/A until Partition Merge                  ;
; Total DLLs                  ; N/A until Partition Merge                  ;
+-----------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; cpu_pipelined      ; DE1_SoC            ;
; Family name                                                                     ; Cyclone V          ; Cyclone IV GX      ;
; State Machine Processing                                                        ; User-Encoded       ; Auto               ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization                                                    ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 14.0.0 Build 200 06/17/2014 SJ Web Edition
    Info: Processing started: Fri Dec 02 04:09:16 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC
Info (12021): Found 2 design units, including 2 entities, in source file cpu_pipelined.sv
    Info (12023): Found entity 1: cpu_pipelined
    Info (12023): Found entity 2: cpu_pipelined_testbench
Info (12021): Found 4 design units, including 4 entities, in source file pipelinereg.sv
    Info (12023): Found entity 1: IF_ID_reg
    Info (12023): Found entity 2: ID_EX_reg
    Info (12023): Found entity 3: EX_MEM_reg
    Info (12023): Found entity 4: MEM_WR_reg
Warning (12090): Entity "DFF2" obtained from "dff.sv" instead of from Quartus II megafunction library
Info (12021): Found 9 design units, including 9 entities, in source file dff.sv
    Info (12023): Found entity 1: D_FF
    Info (12023): Found entity 2: DFF1_enable
    Info (12023): Found entity 3: DFF2
    Info (12023): Found entity 4: DFF3
    Info (12023): Found entity 5: DFF4
    Info (12023): Found entity 6: DFF5
    Info (12023): Found entity 7: DFF16
    Info (12023): Found entity 8: DFF32
    Info (12023): Found entity 9: DFF64
Info (12021): Found 1 design units, including 1 entities, in source file zeroextend.sv
    Info (12023): Found entity 1: ZE
Info (12021): Found 2 design units, including 2 entities, in source file controlunit.sv
    Info (12023): Found entity 1: controlUnit
    Info (12023): Found entity 2: controlUnit_testbench
Info (12021): Found 2 design units, including 2 entities, in source file instructmem.sv
    Info (12023): Found entity 1: instructmem
    Info (12023): Found entity 2: instructmem_testbench
Info (12021): Found 2 design units, including 2 entities, in source file datamem.sv
    Info (12023): Found entity 1: datamem
    Info (12023): Found entity 2: datamem_testbench
Info (12021): Found 1 design units, including 1 entities, in source file alustim.sv
    Info (12023): Found entity 1: alustim
Info (12021): Found 1 design units, including 1 entities, in source file regfile.sv
    Info (12023): Found entity 1: regfile
Info (12021): Found 1 design units, including 1 entities, in source file testbench.sv
    Info (12023): Found entity 1: regstim
Info (12021): Found 4 design units, including 4 entities, in source file decoder.sv
    Info (12023): Found entity 1: decoder_5to32
    Info (12023): Found entity 2: decoder_2to4
    Info (12023): Found entity 3: decoder_3to8
    Info (12023): Found entity 4: decoder_testbench
Info (12021): Found 8 design units, including 8 entities, in source file muxes.sv
    Info (12023): Found entity 1: mux_2to1_1bit
    Info (12023): Found entity 2: mux_2to1
    Info (12023): Found entity 3: mux_2to1_5bit
    Info (12023): Found entity 4: mux_4to1
    Info (12023): Found entity 5: mux_8to1
    Info (12023): Found entity 6: mux_16to1
    Info (12023): Found entity 7: mux_32to1
    Info (12023): Found entity 8: mux_testbench
Info (12021): Found 3 design units, including 3 entities, in source file adder.sv
    Info (12023): Found entity 1: addSub64
    Info (12023): Found entity 2: addSub
    Info (12023): Found entity 3: adder_testbench
Info (12021): Found 7 design units, including 7 entities, in source file logicalops.sv
    Info (12023): Found entity 1: and64
    Info (12023): Found entity 2: or64
    Info (12023): Found entity 3: xor64
    Info (12023): Found entity 4: not64
    Info (12023): Found entity 5: nor64
    Info (12023): Found entity 6: or_multi
    Info (12023): Found entity 7: nor_testbench
Info (12021): Found 1 design units, including 1 entities, in source file alu.sv
    Info (12023): Found entity 1: alu
Info (12021): Found 2 design units, including 2 entities, in source file signextend.sv
    Info (12023): Found entity 1: SE
    Info (12023): Found entity 2: SE_testbench
Info (12021): Found 1 design units, including 1 entities, in source file programcounter.sv
    Info (12023): Found entity 1: PC
Info (12021): Found 2 design units, including 2 entities, in source file shifter.sv
    Info (12023): Found entity 1: shifter
    Info (12023): Found entity 2: shift_testbench
Info (12021): Found 1 design units, including 1 entities, in source file forwardingunit.sv
    Info (12023): Found entity 1: FORWARDING_UNIT
Info (12021): Found 1 design units, including 1 entities, in source file hazarddetectionunit.sv
    Info (12023): Found entity 1: HAZARD_DETECTION_UNIT
Info (12127): Elaborating entity "cpu_pipelined" for the top level hierarchy
Info (12128): Elaborating entity "mux_2to1_5bit" for hierarchy "mux_2to1_5bit:reg_mux"
Info (12128): Elaborating entity "mux_2to1" for hierarchy "mux_2to1:BL_mux"
Info (12128): Elaborating entity "regfile" for hierarchy "regfile:rf"
Info (12128): Elaborating entity "decoder_5to32" for hierarchy "regfile:rf|decoder_5to32:pickWriteRegister"
Info (12128): Elaborating entity "decoder_2to4" for hierarchy "regfile:rf|decoder_5to32:pickWriteRegister|decoder_2to4:d0"
Info (12128): Elaborating entity "decoder_3to8" for hierarchy "regfile:rf|decoder_5to32:pickWriteRegister|decoder_3to8:d1"
Info (12128): Elaborating entity "DFF64" for hierarchy "regfile:rf|DFF64:eachRegister[0].register"
Info (12128): Elaborating entity "DFF32" for hierarchy "regfile:rf|DFF64:eachRegister[0].register|DFF32:dff1"
Info (12128): Elaborating entity "DFF16" for hierarchy "regfile:rf|DFF64:eachRegister[0].register|DFF32:dff1|DFF16:dff1"
Info (12128): Elaborating entity "DFF4" for hierarchy "regfile:rf|DFF64:eachRegister[0].register|DFF32:dff1|DFF16:dff1|DFF4:dff1"
Info (12128): Elaborating entity "DFF2" for hierarchy "regfile:rf|DFF64:eachRegister[0].register|DFF32:dff1|DFF16:dff1|DFF4:dff1|DFF2:dff1"
Info (12128): Elaborating entity "DFF1_enable" for hierarchy "regfile:rf|DFF64:eachRegister[0].register|DFF32:dff1|DFF16:dff1|DFF4:dff1|DFF2:dff1|DFF1_enable:dff1"
Info (12128): Elaborating entity "mux_2to1_1bit" for hierarchy "regfile:rf|DFF64:eachRegister[0].register|DFF32:dff1|DFF16:dff1|DFF4:dff1|DFF2:dff1|DFF1_enable:dff1|mux_2to1_1bit:m"
Info (12128): Elaborating entity "D_FF" for hierarchy "regfile:rf|DFF64:eachRegister[0].register|DFF32:dff1|DFF16:dff1|DFF4:dff1|DFF2:dff1|DFF1_enable:dff1|D_FF:dff0"
Info (12128): Elaborating entity "mux_32to1" for hierarchy "regfile:rf|mux_32to1:readRegister1"
Info (12128): Elaborating entity "mux_16to1" for hierarchy "regfile:rf|mux_32to1:readRegister1|mux_16to1:mux0"
Info (12128): Elaborating entity "mux_4to1" for hierarchy "regfile:rf|mux_32to1:readRegister1|mux_16to1:mux0|mux_4to1:mux0"
Info (12128): Elaborating entity "FORWARDING_UNIT" for hierarchy "FORWARDING_UNIT:forward"
Info (12128): Elaborating entity "alu" for hierarchy "alu:a"
Info (12128): Elaborating entity "addSub64" for hierarchy "alu:a|addSub64:addsub"
Info (12128): Elaborating entity "not64" for hierarchy "alu:a|addSub64:addsub|not64:invert"
Info (12128): Elaborating entity "addSub" for hierarchy "alu:a|addSub64:addsub|addSub:add0"
Info (12128): Elaborating entity "and64" for hierarchy "alu:a|and64:ander"
Info (12128): Elaborating entity "or64" for hierarchy "alu:a|or64:orer"
Info (12128): Elaborating entity "xor64" for hierarchy "alu:a|xor64:xorer"
Info (12128): Elaborating entity "mux_8to1" for hierarchy "alu:a|mux_8to1:m"
Info (12128): Elaborating entity "nor64" for hierarchy "alu:a|nor64:nor0"
Info (12128): Elaborating entity "or_multi" for hierarchy "alu:a|nor64:nor0|or_multi:or0"
Info (12128): Elaborating entity "or_multi" for hierarchy "alu:a|nor64:nor0|or_multi:or1"
Info (12128): Elaborating entity "or_multi" for hierarchy "alu:a|nor64:nor0|or_multi:or2"
Info (12128): Elaborating entity "datamem" for hierarchy "datamem:memory"
Warning (10175): Verilog HDL warning at datamem.sv(23): ignoring unsupported system task
Info (10264): Verilog HDL Case Statement information at datamem.sv(43): all case item expressions in this case statement are onehot
Error (10232): Verilog HDL error at datamem.sv(58): index 71 cannot fall outside the declared range [63:0] for vector "read_data" File: C:/Users/MandeepPlaha/Downloads/EE469-Lab1/datamem.sv Line: 58
Error (10232): Verilog HDL error at datamem.sv(58): index 64 cannot fall outside the declared range [63:0] for vector "read_data" File: C:/Users/MandeepPlaha/Downloads/EE469-Lab1/datamem.sv Line: 58
Warning (10240): Verilog HDL Always Construct warning at datamem.sv(55): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct
Error (10166): SystemVerilog RTL Coding error at datamem.sv(55): always_comb construct does not infer purely combinational logic. File: C:/Users/MandeepPlaha/Downloads/EE469-Lab1/datamem.sv Line: 55
Error (12152): Can't elaborate user hierarchy "datamem:memory" File: C:/Users/MandeepPlaha/Downloads/EE469-Lab1/cpu_pipelined.sv Line: 99
Info (144001): Generated suppressed messages file C:/Users/MandeepPlaha/Downloads/EE469-Lab1/output_files/DE1_SoC.map.smsg
Error: Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 4 errors, 3 warnings
    Error: Peak virtual memory: 649 megabytes
    Error: Processing ended: Fri Dec 02 04:09:24 2016
    Error: Elapsed time: 00:00:08
    Error: Total CPU time (on all processors): 00:00:09


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/MandeepPlaha/Downloads/EE469-Lab1/output_files/DE1_SoC.map.smsg.


