

================================================================
== Vivado HLS Report for 'load_dense_4_1_s'
================================================================
* Date:           Fri Dec 13 03:46:35 2019

* Version:        2019.1.op (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        simgnn_kernel
* Solution:       solution
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|     2.920|        1.08|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   21|   21|   21|   21|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   11|   11|         9|          1|          1|     4|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|      162|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|      122|    -|
|Register             |        0|      -|      421|       64|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      0|      421|      348|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln45_fu_132_p2                 |     +    |      0|  0|   4|           3|           1|
    |add_ln46_2_fu_151_p2               |     +    |      0|  0|  63|          63|          63|
    |add_ln46_fu_138_p2                 |     +    |      0|  0|  13|           1|          13|
    |add_ln50_fu_194_p2                 |     +    |      0|  0|  63|          63|          13|
    |ap_block_state10_pp0_stage0_iter8  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_io                 |    and   |      0|  0|   2|           1|           1|
    |icmp_ln45_fu_126_p2                |   icmp   |      0|  0|   9|           3|           4|
    |ap_block_pp0_stage0_11001          |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |      0|  0|   2|           2|           1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0| 162|         139|         100|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  53|         12|    1|         12|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter8  |   9|          2|    1|          2|
    |idx_1_0_reg_104          |   9|          2|   13|         26|
    |j_0_0_reg_115            |   9|          2|    3|          6|
    |m_axi_weights_ARADDR     |  15|          3|   64|        192|
    |weights_blk_n_AR         |   9|          2|    1|          2|
    |weights_blk_n_R          |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 122|         27|   85|        244|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |W_0_write_assign_fu_58   |  32|   0|   32|          0|
    |W_1_write_assign_fu_70   |  32|   0|   32|          0|
    |W_2_write_assign_fu_66   |  32|   0|   32|          0|
    |W_3_write_assign_fu_62   |  32|   0|   32|          0|
    |ap_CS_fsm                |  11|   0|   11|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8  |   1|   0|    1|          0|
    |icmp_ln45_reg_282        |   1|   0|    1|          0|
    |idx_1_0_reg_104          |  13|   0|   13|          0|
    |j_0_0_reg_115            |   3|   0|    3|          0|
    |trunc_ln46_reg_302       |   2|   0|    2|          0|
    |weights_addr_4_reg_296   |  63|   0|   64|          1|
    |weights_addr_reg_306     |  63|   0|   64|          1|
    |icmp_ln45_reg_282        |  64|  32|    1|          0|
    |trunc_ln46_reg_302       |  64|  32|    2|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 421|  64|  298|          2|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+------------------------+-----+-----+------------+------------------+--------------+
|ap_clk                  |  in |    1| ap_ctrl_hs | load_dense<4, 1> | return value |
|ap_rst                  |  in |    1| ap_ctrl_hs | load_dense<4, 1> | return value |
|ap_start                |  in |    1| ap_ctrl_hs | load_dense<4, 1> | return value |
|ap_done                 | out |    1| ap_ctrl_hs | load_dense<4, 1> | return value |
|ap_idle                 | out |    1| ap_ctrl_hs | load_dense<4, 1> | return value |
|ap_ready                | out |    1| ap_ctrl_hs | load_dense<4, 1> | return value |
|ap_return_0             | out |   32| ap_ctrl_hs | load_dense<4, 1> | return value |
|ap_return_1             | out |   32| ap_ctrl_hs | load_dense<4, 1> | return value |
|ap_return_2             | out |   32| ap_ctrl_hs | load_dense<4, 1> | return value |
|ap_return_3             | out |   32| ap_ctrl_hs | load_dense<4, 1> | return value |
|ap_return_4             | out |   32| ap_ctrl_hs | load_dense<4, 1> | return value |
|m_axi_weights_AWVALID   | out |    1|    m_axi   |      weights     |    pointer   |
|m_axi_weights_AWREADY   |  in |    1|    m_axi   |      weights     |    pointer   |
|m_axi_weights_AWADDR    | out |   64|    m_axi   |      weights     |    pointer   |
|m_axi_weights_AWID      | out |    1|    m_axi   |      weights     |    pointer   |
|m_axi_weights_AWLEN     | out |   32|    m_axi   |      weights     |    pointer   |
|m_axi_weights_AWSIZE    | out |    3|    m_axi   |      weights     |    pointer   |
|m_axi_weights_AWBURST   | out |    2|    m_axi   |      weights     |    pointer   |
|m_axi_weights_AWLOCK    | out |    2|    m_axi   |      weights     |    pointer   |
|m_axi_weights_AWCACHE   | out |    4|    m_axi   |      weights     |    pointer   |
|m_axi_weights_AWPROT    | out |    3|    m_axi   |      weights     |    pointer   |
|m_axi_weights_AWQOS     | out |    4|    m_axi   |      weights     |    pointer   |
|m_axi_weights_AWREGION  | out |    4|    m_axi   |      weights     |    pointer   |
|m_axi_weights_AWUSER    | out |    1|    m_axi   |      weights     |    pointer   |
|m_axi_weights_WVALID    | out |    1|    m_axi   |      weights     |    pointer   |
|m_axi_weights_WREADY    |  in |    1|    m_axi   |      weights     |    pointer   |
|m_axi_weights_WDATA     | out |   32|    m_axi   |      weights     |    pointer   |
|m_axi_weights_WSTRB     | out |    4|    m_axi   |      weights     |    pointer   |
|m_axi_weights_WLAST     | out |    1|    m_axi   |      weights     |    pointer   |
|m_axi_weights_WID       | out |    1|    m_axi   |      weights     |    pointer   |
|m_axi_weights_WUSER     | out |    1|    m_axi   |      weights     |    pointer   |
|m_axi_weights_ARVALID   | out |    1|    m_axi   |      weights     |    pointer   |
|m_axi_weights_ARREADY   |  in |    1|    m_axi   |      weights     |    pointer   |
|m_axi_weights_ARADDR    | out |   64|    m_axi   |      weights     |    pointer   |
|m_axi_weights_ARID      | out |    1|    m_axi   |      weights     |    pointer   |
|m_axi_weights_ARLEN     | out |   32|    m_axi   |      weights     |    pointer   |
|m_axi_weights_ARSIZE    | out |    3|    m_axi   |      weights     |    pointer   |
|m_axi_weights_ARBURST   | out |    2|    m_axi   |      weights     |    pointer   |
|m_axi_weights_ARLOCK    | out |    2|    m_axi   |      weights     |    pointer   |
|m_axi_weights_ARCACHE   | out |    4|    m_axi   |      weights     |    pointer   |
|m_axi_weights_ARPROT    | out |    3|    m_axi   |      weights     |    pointer   |
|m_axi_weights_ARQOS     | out |    4|    m_axi   |      weights     |    pointer   |
|m_axi_weights_ARREGION  | out |    4|    m_axi   |      weights     |    pointer   |
|m_axi_weights_ARUSER    | out |    1|    m_axi   |      weights     |    pointer   |
|m_axi_weights_RVALID    |  in |    1|    m_axi   |      weights     |    pointer   |
|m_axi_weights_RREADY    | out |    1|    m_axi   |      weights     |    pointer   |
|m_axi_weights_RDATA     |  in |   32|    m_axi   |      weights     |    pointer   |
|m_axi_weights_RLAST     |  in |    1|    m_axi   |      weights     |    pointer   |
|m_axi_weights_RID       |  in |    1|    m_axi   |      weights     |    pointer   |
|m_axi_weights_RUSER     |  in |    1|    m_axi   |      weights     |    pointer   |
|m_axi_weights_RRESP     |  in |    2|    m_axi   |      weights     |    pointer   |
|m_axi_weights_BVALID    |  in |    1|    m_axi   |      weights     |    pointer   |
|m_axi_weights_BREADY    | out |    1|    m_axi   |      weights     |    pointer   |
|m_axi_weights_BRESP     |  in |    2|    m_axi   |      weights     |    pointer   |
|m_axi_weights_BID       |  in |    1|    m_axi   |      weights     |    pointer   |
|m_axi_weights_BUSER     |  in |    1|    m_axi   |      weights     |    pointer   |
|weights_offset          |  in |   62|   ap_none  |  weights_offset  |    scalar    |
+------------------------+-----+-----+------------+------------------+--------------+

