
ATMega16.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000f4e  00000000  00000000  000000b4  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000006  00800060  00000f4e  00001002  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000014b  00800066  00800066  00001008  2**0
                  ALLOC
  3 .eeprom       0000000c  00810000  00810000  00001008  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  4 .comment      00000030  00000000  00000000  00001014  2**0
                  CONTENTS, READONLY
  5 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  00001044  2**2
                  CONTENTS, READONLY
  6 .debug_aranges 000002e8  00000000  00000000  00001080  2**3
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00006f31  00000000  00000000  00001368  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 0000112f  00000000  00000000  00008299  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00002d2d  00000000  00000000  000093c8  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  000007c0  00000000  00000000  0000c0f8  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    00009ac3  00000000  00000000  0000c8b8  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00002385  00000000  00000000  0001637b  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 000002b8  00000000  00000000  00018700  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_macro  00003534  00000000  00000000  000189b8  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	ad c0       	rjmp	.+346    	; 0x15c <__ctors_end>
   2:	00 00       	nop
   4:	c6 c0       	rjmp	.+396    	; 0x192 <__bad_interrupt>
   6:	00 00       	nop
   8:	98 c1       	rjmp	.+816    	; 0x33a <__vector_2>
   a:	00 00       	nop
   c:	c2 c0       	rjmp	.+388    	; 0x192 <__bad_interrupt>
   e:	00 00       	nop
  10:	c0 c0       	rjmp	.+384    	; 0x192 <__bad_interrupt>
  12:	00 00       	nop
  14:	37 c4       	rjmp	.+2158   	; 0x884 <__vector_5>
  16:	00 00       	nop
  18:	5f c4       	rjmp	.+2238   	; 0x8d8 <__vector_6>
  1a:	00 00       	nop
  1c:	ba c0       	rjmp	.+372    	; 0x192 <__bad_interrupt>
  1e:	00 00       	nop
  20:	b8 c0       	rjmp	.+368    	; 0x192 <__bad_interrupt>
  22:	00 00       	nop
  24:	48 c6       	rjmp	.+3216   	; 0xcb6 <__vector_9>
  26:	00 00       	nop
  28:	b4 c0       	rjmp	.+360    	; 0x192 <__bad_interrupt>
  2a:	00 00       	nop
  2c:	b2 c0       	rjmp	.+356    	; 0x192 <__bad_interrupt>
  2e:	00 00       	nop
  30:	b0 c0       	rjmp	.+352    	; 0x192 <__bad_interrupt>
  32:	00 00       	nop
  34:	ae c0       	rjmp	.+348    	; 0x192 <__bad_interrupt>
  36:	00 00       	nop
  38:	ac c0       	rjmp	.+344    	; 0x192 <__bad_interrupt>
  3a:	00 00       	nop
  3c:	aa c0       	rjmp	.+340    	; 0x192 <__bad_interrupt>
  3e:	00 00       	nop
  40:	a8 c0       	rjmp	.+336    	; 0x192 <__bad_interrupt>
  42:	00 00       	nop
  44:	a6 c0       	rjmp	.+332    	; 0x192 <__bad_interrupt>
  46:	00 00       	nop
  48:	a4 c0       	rjmp	.+328    	; 0x192 <__bad_interrupt>
  4a:	00 00       	nop
  4c:	a2 c0       	rjmp	.+324    	; 0x192 <__bad_interrupt>
  4e:	00 00       	nop
  50:	a0 c0       	rjmp	.+320    	; 0x192 <__bad_interrupt>
  52:	00 00       	nop
  54:	d4 01       	movw	r26, r8
  56:	da 01       	movw	r26, r20
  58:	ff 01       	movw	r30, r30
  5a:	ff 01       	movw	r30, r30
  5c:	ff 01       	movw	r30, r30
  5e:	ff 01       	movw	r30, r30
  60:	ff 01       	movw	r30, r30
  62:	ff 01       	movw	r30, r30
  64:	ff 01       	movw	r30, r30
  66:	ff 01       	movw	r30, r30
  68:	f3 01       	movw	r30, r6
  6a:	f3 01       	movw	r30, r6
  6c:	ff 01       	movw	r30, r30
  6e:	ff 01       	movw	r30, r30
  70:	ff 01       	movw	r30, r30
  72:	ff 01       	movw	r30, r30
  74:	ff 01       	movw	r30, r30
  76:	ff 01       	movw	r30, r30
  78:	ff 01       	movw	r30, r30
  7a:	ff 01       	movw	r30, r30
  7c:	f3 01       	movw	r30, r6
  7e:	ff 01       	movw	r30, r30
  80:	f3 01       	movw	r30, r6
  82:	ff 01       	movw	r30, r30
  84:	f3 01       	movw	r30, r6
  86:	ff 01       	movw	r30, r30
  88:	ff 01       	movw	r30, r30
  8a:	ff 01       	movw	r30, r30
  8c:	ff 01       	movw	r30, r30
  8e:	ff 01       	movw	r30, r30
  90:	d4 01       	movw	r26, r8
  92:	ff 01       	movw	r30, r30
  94:	d4 01       	movw	r26, r8
  96:	ff 01       	movw	r30, r30
  98:	ff 01       	movw	r30, r30
  9a:	ff 01       	movw	r30, r30
  9c:	ff 01       	movw	r30, r30
  9e:	ff 01       	movw	r30, r30
  a0:	ff 01       	movw	r30, r30
  a2:	ff 01       	movw	r30, r30
  a4:	ff 01       	movw	r30, r30
  a6:	ff 01       	movw	r30, r30
  a8:	ff 01       	movw	r30, r30
  aa:	ff 01       	movw	r30, r30
  ac:	ff 01       	movw	r30, r30
  ae:	ff 01       	movw	r30, r30
  b0:	ff 01       	movw	r30, r30
  b2:	ff 01       	movw	r30, r30
  b4:	ff 01       	movw	r30, r30
  b6:	ff 01       	movw	r30, r30
  b8:	ff 01       	movw	r30, r30
  ba:	ff 01       	movw	r30, r30
  bc:	ff 01       	movw	r30, r30
  be:	ff 01       	movw	r30, r30
  c0:	ff 01       	movw	r30, r30
  c2:	ff 01       	movw	r30, r30
  c4:	ff 01       	movw	r30, r30
  c6:	ff 01       	movw	r30, r30
  c8:	ff 01       	movw	r30, r30
  ca:	ff 01       	movw	r30, r30
  cc:	ff 01       	movw	r30, r30
  ce:	ff 01       	movw	r30, r30
  d0:	ff 01       	movw	r30, r30
  d2:	ff 01       	movw	r30, r30
  d4:	ff 01       	movw	r30, r30
  d6:	ff 01       	movw	r30, r30
  d8:	ff 01       	movw	r30, r30
  da:	ff 01       	movw	r30, r30
  dc:	ff 01       	movw	r30, r30
  de:	ff 01       	movw	r30, r30
  e0:	ff 01       	movw	r30, r30
  e2:	ff 01       	movw	r30, r30
  e4:	ff 01       	movw	r30, r30
  e6:	ff 01       	movw	r30, r30
  e8:	ff 01       	movw	r30, r30
  ea:	ff 01       	movw	r30, r30
  ec:	ff 01       	movw	r30, r30
  ee:	ff 01       	movw	r30, r30
  f0:	ff 01       	movw	r30, r30
  f2:	ff 01       	movw	r30, r30
  f4:	ff 01       	movw	r30, r30
  f6:	ff 01       	movw	r30, r30
  f8:	ff 01       	movw	r30, r30
  fa:	ff 01       	movw	r30, r30
  fc:	ff 01       	movw	r30, r30
  fe:	ff 01       	movw	r30, r30
 100:	ff 01       	movw	r30, r30
 102:	ff 01       	movw	r30, r30
 104:	ff 01       	movw	r30, r30
 106:	ff 01       	movw	r30, r30
 108:	ff 01       	movw	r30, r30
 10a:	ff 01       	movw	r30, r30
 10c:	ff 01       	movw	r30, r30
 10e:	ff 01       	movw	r30, r30
 110:	ff 01       	movw	r30, r30
 112:	ff 01       	movw	r30, r30
 114:	ff 01       	movw	r30, r30
 116:	ff 01       	movw	r30, r30
 118:	ff 01       	movw	r30, r30
 11a:	ff 01       	movw	r30, r30
 11c:	f7 01       	movw	r30, r14
 11e:	fb 01       	movw	r30, r22
 120:	20 02       	muls	r18, r16
 122:	72 02       	muls	r23, r18
 124:	72 02       	muls	r23, r18
 126:	72 02       	muls	r23, r18
 128:	72 02       	muls	r23, r18
 12a:	72 02       	muls	r23, r18
 12c:	72 02       	muls	r23, r18
 12e:	72 02       	muls	r23, r18
 130:	72 02       	muls	r23, r18
 132:	2e 02       	muls	r18, r30
 134:	2e 02       	muls	r18, r30
 136:	72 02       	muls	r23, r18
 138:	72 02       	muls	r23, r18
 13a:	72 02       	muls	r23, r18
 13c:	72 02       	muls	r23, r18
 13e:	72 02       	muls	r23, r18
 140:	72 02       	muls	r23, r18
 142:	72 02       	muls	r23, r18
 144:	72 02       	muls	r23, r18
 146:	2e 02       	muls	r18, r30
 148:	72 02       	muls	r23, r18
 14a:	2e 02       	muls	r18, r30
 14c:	72 02       	muls	r23, r18
 14e:	2e 02       	muls	r18, r30
 150:	72 02       	muls	r23, r18
 152:	72 02       	muls	r23, r18
 154:	72 02       	muls	r23, r18
 156:	72 02       	muls	r23, r18
 158:	72 02       	muls	r23, r18
 15a:	47 02       	muls	r20, r23

0000015c <__ctors_end>:
 15c:	11 24       	eor	r1, r1
 15e:	1f be       	out	0x3f, r1	; 63
 160:	cf e5       	ldi	r28, 0x5F	; 95
 162:	d4 e0       	ldi	r29, 0x04	; 4
 164:	de bf       	out	0x3e, r29	; 62
 166:	cd bf       	out	0x3d, r28	; 61

00000168 <__do_copy_data>:
 168:	10 e0       	ldi	r17, 0x00	; 0
 16a:	a0 e6       	ldi	r26, 0x60	; 96
 16c:	b0 e0       	ldi	r27, 0x00	; 0
 16e:	ee e4       	ldi	r30, 0x4E	; 78
 170:	ff e0       	ldi	r31, 0x0F	; 15
 172:	02 c0       	rjmp	.+4      	; 0x178 <__do_copy_data+0x10>
 174:	05 90       	lpm	r0, Z+
 176:	0d 92       	st	X+, r0
 178:	a6 36       	cpi	r26, 0x66	; 102
 17a:	b1 07       	cpc	r27, r17
 17c:	d9 f7       	brne	.-10     	; 0x174 <__do_copy_data+0xc>

0000017e <__do_clear_bss>:
 17e:	21 e0       	ldi	r18, 0x01	; 1
 180:	a6 e6       	ldi	r26, 0x66	; 102
 182:	b0 e0       	ldi	r27, 0x00	; 0
 184:	01 c0       	rjmp	.+2      	; 0x188 <.do_clear_bss_start>

00000186 <.do_clear_bss_loop>:
 186:	1d 92       	st	X+, r1

00000188 <.do_clear_bss_start>:
 188:	a1 3b       	cpi	r26, 0xB1	; 177
 18a:	b2 07       	cpc	r27, r18
 18c:	e1 f7       	brne	.-8      	; 0x186 <.do_clear_bss_loop>
 18e:	3c d2       	rcall	.+1144   	; 0x608 <main>
 190:	dc c6       	rjmp	.+3512   	; 0xf4a <_exit>

00000192 <__bad_interrupt>:
 192:	36 cf       	rjmp	.-404    	; 0x0 <__vectors>

00000194 <IncrementTimerAction>:
 * Send ADC raw value according to FRED.
 * @param raw the unfiltered value (0..1023)
 */
void sendLocoNetFredAdc( uint16_t raw )
{
  sendLocoNet4BytePacket( OPC_FRED_ADC, 0x7f & raw, 0x7f & raw>>7 );
 194:	83 9b       	sbis	0x10, 3	; 16
 196:	04 c0       	rjmp	.+8      	; 0x1a0 <IncrementTimerAction+0xc>
 198:	85 b7       	in	r24, 0x35	; 53
 19a:	8b 7f       	andi	r24, 0xFB	; 251
 19c:	85 bf       	out	0x35, r24	; 53
 19e:	03 c0       	rjmp	.+6      	; 0x1a6 <IncrementTimerAction+0x12>
 1a0:	85 b7       	in	r24, 0x35	; 53
 1a2:	84 60       	ori	r24, 0x04	; 4
 1a4:	85 bf       	out	0x35, r24	; 53
 1a6:	8a b7       	in	r24, 0x3a	; 58
 1a8:	80 68       	ori	r24, 0x80	; 128
 1aa:	8a bf       	out	0x3a, r24	; 58
 1ac:	8b b7       	in	r24, 0x3b	; 59
 1ae:	80 68       	ori	r24, 0x80	; 128
 1b0:	8b bf       	out	0x3b, r24	; 59
 1b2:	80 e0       	ldi	r24, 0x00	; 0
 1b4:	08 95       	ret

000001b6 <ReleaseStopTimerAction>:
 1b6:	10 92 66 00 	sts	0x0066, r1	; 0x800066 <__data_end>
 1ba:	80 e0       	ldi	r24, 0x00	; 0
 1bc:	08 95       	ret

000001be <KeyTimerAction>:
 1be:	86 b3       	in	r24, 0x16	; 22
 1c0:	8f 73       	andi	r24, 0x3F	; 63
 1c2:	90 91 62 00 	lds	r25, 0x0062	; 0x800062 <bLastKey.2225>
 1c6:	89 17       	cp	r24, r25
 1c8:	99 f0       	breq	.+38     	; 0x1f0 <KeyTimerAction+0x32>
 1ca:	90 91 6e 00 	lds	r25, 0x006E	; 0x80006e <bEvent>
 1ce:	91 60       	ori	r25, 0x01	; 1
 1d0:	90 93 6e 00 	sts	0x006E, r25	; 0x80006e <bEvent>
 1d4:	80 93 62 00 	sts	0x0062, r24	; 0x800062 <bLastKey.2225>
 1d8:	90 91 67 00 	lds	r25, 0x0067	; 0x800067 <bCurrentKey>
 1dc:	90 7c       	andi	r25, 0xC0	; 192
 1de:	90 93 67 00 	sts	0x0067, r25	; 0x800067 <bCurrentKey>
 1e2:	90 91 67 00 	lds	r25, 0x0067	; 0x800067 <bCurrentKey>
 1e6:	80 95       	com	r24
 1e8:	8f 73       	andi	r24, 0x3F	; 63
 1ea:	89 2b       	or	r24, r25
 1ec:	80 93 67 00 	sts	0x0067, r24	; 0x800067 <bCurrentKey>
 1f0:	80 b3       	in	r24, 0x10	; 16
 1f2:	80 72       	andi	r24, 0x20	; 32
 1f4:	90 91 61 00 	lds	r25, 0x0061	; 0x800061 <bLastEncSwitch.2223>
 1f8:	89 17       	cp	r24, r25
 1fa:	a1 f0       	breq	.+40     	; 0x224 <KeyTimerAction+0x66>
 1fc:	90 91 6e 00 	lds	r25, 0x006E	; 0x80006e <bEvent>
 200:	91 60       	ori	r25, 0x01	; 1
 202:	90 93 6e 00 	sts	0x006E, r25	; 0x80006e <bEvent>
 206:	80 93 61 00 	sts	0x0061, r24	; 0x800061 <bLastEncSwitch.2223>
 20a:	88 23       	and	r24, r24
 20c:	31 f0       	breq	.+12     	; 0x21a <KeyTimerAction+0x5c>
 20e:	80 91 67 00 	lds	r24, 0x0067	; 0x800067 <bCurrentKey>
 212:	8f 7b       	andi	r24, 0xBF	; 191
 214:	80 93 67 00 	sts	0x0067, r24	; 0x800067 <bCurrentKey>
 218:	05 c0       	rjmp	.+10     	; 0x224 <KeyTimerAction+0x66>
 21a:	80 91 67 00 	lds	r24, 0x0067	; 0x800067 <bCurrentKey>
 21e:	80 64       	ori	r24, 0x40	; 64
 220:	80 93 67 00 	sts	0x0067, r24	; 0x800067 <bCurrentKey>
 224:	80 91 6f 00 	lds	r24, 0x006F	; 0x80006f <bFrediVersion>
 228:	9e ef       	ldi	r25, 0xFE	; 254
 22a:	98 0f       	add	r25, r24
 22c:	92 30       	cpi	r25, 0x02	; 2
 22e:	d0 f4       	brcc	.+52     	; 0x264 <KeyTimerAction+0xa6>
 230:	93 b3       	in	r25, 0x13	; 19
 232:	92 70       	andi	r25, 0x02	; 2
 234:	20 91 60 00 	lds	r18, 0x0060	; 0x800060 <__data_start>
 238:	92 17       	cp	r25, r18
 23a:	a1 f0       	breq	.+40     	; 0x264 <KeyTimerAction+0xa6>
 23c:	20 91 6e 00 	lds	r18, 0x006E	; 0x80006e <bEvent>
 240:	21 60       	ori	r18, 0x01	; 1
 242:	20 93 6e 00 	sts	0x006E, r18	; 0x80006e <bEvent>
 246:	90 93 60 00 	sts	0x0060, r25	; 0x800060 <__data_start>
 24a:	99 23       	and	r25, r25
 24c:	31 f0       	breq	.+12     	; 0x25a <KeyTimerAction+0x9c>
 24e:	90 91 67 00 	lds	r25, 0x0067	; 0x800067 <bCurrentKey>
 252:	9f 77       	andi	r25, 0x7F	; 127
 254:	90 93 67 00 	sts	0x0067, r25	; 0x800067 <bCurrentKey>
 258:	05 c0       	rjmp	.+10     	; 0x264 <KeyTimerAction+0xa6>
 25a:	90 91 67 00 	lds	r25, 0x0067	; 0x800067 <bCurrentKey>
 25e:	90 68       	ori	r25, 0x80	; 128
 260:	90 93 67 00 	sts	0x0067, r25	; 0x800067 <bCurrentKey>
 264:	83 30       	cpi	r24, 0x03	; 3
 266:	09 f4       	brne	.+2      	; 0x26a <KeyTimerAction+0xac>
 268:	c4 d2       	rcall	.+1416   	; 0x7f2 <potAdcTimerAction>
 26a:	8a e0       	ldi	r24, 0x0A	; 10
 26c:	08 95       	ret

0000026e <setLEDasOutput>:
 26e:	d0 9a       	sbi	0x1a, 0	; 26
 270:	d1 9a       	sbi	0x1a, 1	; 26
 272:	a3 9a       	sbi	0x14, 3	; 20
 274:	a4 9a       	sbi	0x14, 4	; 20
 276:	08 95       	ret

00000278 <disableLED4>:
 278:	ac 98       	cbi	0x15, 4	; 21
 27a:	08 95       	ret

0000027c <initKeys>:
 27c:	0f 93       	push	r16
 27e:	80 91 6f 00 	lds	r24, 0x006F	; 0x80006f <bFrediVersion>
 282:	83 30       	cpi	r24, 0x03	; 3
 284:	11 f4       	brne	.+4      	; 0x28a <initKeys+0xe>
 286:	aa d2       	rcall	.+1364   	; 0x7dc <potAdcInit>
 288:	2d c0       	rjmp	.+90     	; 0x2e4 <initKeys+0x68>
 28a:	a6 d2       	rcall	.+1356   	; 0x7d8 <potAdcPowerOff>
 28c:	10 92 66 00 	sts	0x0066, r1	; 0x800066 <__data_end>
 290:	00 e0       	ldi	r16, 0x00	; 0
 292:	20 e0       	ldi	r18, 0x00	; 0
 294:	30 e0       	ldi	r19, 0x00	; 0
 296:	4b ed       	ldi	r20, 0xDB	; 219
 298:	50 e0       	ldi	r21, 0x00	; 0
 29a:	60 e0       	ldi	r22, 0x00	; 0
 29c:	8e e2       	ldi	r24, 0x2E	; 46
 29e:	91 e0       	ldi	r25, 0x01	; 1
 2a0:	4a d5       	rcall	.+2708   	; 0xd36 <addTimerAction>
 2a2:	81 b3       	in	r24, 0x11	; 17
 2a4:	83 7f       	andi	r24, 0xF3	; 243
 2a6:	81 bb       	out	0x11, r24	; 17
 2a8:	82 b3       	in	r24, 0x12	; 18
 2aa:	8c 60       	ori	r24, 0x0C	; 12
 2ac:	82 bb       	out	0x12, r24	; 18
 2ae:	01 e0       	ldi	r16, 0x01	; 1
 2b0:	20 e0       	ldi	r18, 0x00	; 0
 2b2:	30 e0       	ldi	r19, 0x00	; 0
 2b4:	4a ec       	ldi	r20, 0xCA	; 202
 2b6:	50 e0       	ldi	r21, 0x00	; 0
 2b8:	60 e0       	ldi	r22, 0x00	; 0
 2ba:	8a e8       	ldi	r24, 0x8A	; 138
 2bc:	90 e0       	ldi	r25, 0x00	; 0
 2be:	3b d5       	rcall	.+2678   	; 0xd36 <addTimerAction>
 2c0:	85 b7       	in	r24, 0x35	; 53
 2c2:	88 60       	ori	r24, 0x08	; 8
 2c4:	85 bf       	out	0x35, r24	; 53
 2c6:	83 9b       	sbis	0x10, 3	; 16
 2c8:	04 c0       	rjmp	.+8      	; 0x2d2 <initKeys+0x56>
 2ca:	85 b7       	in	r24, 0x35	; 53
 2cc:	8b 7f       	andi	r24, 0xFB	; 251
 2ce:	85 bf       	out	0x35, r24	; 53
 2d0:	03 c0       	rjmp	.+6      	; 0x2d8 <initKeys+0x5c>
 2d2:	85 b7       	in	r24, 0x35	; 53
 2d4:	84 60       	ori	r24, 0x04	; 4
 2d6:	85 bf       	out	0x35, r24	; 53
 2d8:	8a b7       	in	r24, 0x3a	; 58
 2da:	80 68       	ori	r24, 0x80	; 128
 2dc:	8a bf       	out	0x3a, r24	; 58
 2de:	8b b7       	in	r24, 0x3b	; 59
 2e0:	80 68       	ori	r24, 0x80	; 128
 2e2:	8b bf       	out	0x3b, r24	; 59
 2e4:	8d 98       	cbi	0x11, 5	; 17
 2e6:	95 9a       	sbi	0x12, 5	; 18
 2e8:	8d 98       	cbi	0x11, 5	; 17
 2ea:	95 9a       	sbi	0x12, 5	; 18
 2ec:	a7 98       	cbi	0x14, 7	; 20
 2ee:	b8 98       	cbi	0x17, 0	; 23
 2f0:	bc 98       	cbi	0x17, 4	; 23
 2f2:	d2 98       	cbi	0x1a, 2	; 26
 2f4:	8b 98       	cbi	0x11, 3	; 17
 2f6:	8d 98       	cbi	0x11, 5	; 17
 2f8:	8e 98       	cbi	0x11, 6	; 17
 2fa:	88 b3       	in	r24, 0x18	; 24
 2fc:	8f 63       	ori	r24, 0x3F	; 63
 2fe:	88 bb       	out	0x18, r24	; 24
 300:	80 91 6f 00 	lds	r24, 0x006F	; 0x80006f <bFrediVersion>
 304:	82 50       	subi	r24, 0x02	; 2
 306:	82 30       	cpi	r24, 0x02	; 2
 308:	28 f4       	brcc	.+10     	; 0x314 <initKeys+0x98>
 30a:	a0 98       	cbi	0x14, 0	; 20
 30c:	d3 98       	cbi	0x1a, 3	; 26
 30e:	a1 98       	cbi	0x14, 1	; 20
 310:	a2 98       	cbi	0x14, 2	; 20
 312:	a9 9a       	sbi	0x15, 1	; 21
 314:	01 e0       	ldi	r16, 0x01	; 1
 316:	20 e0       	ldi	r18, 0x00	; 0
 318:	30 e0       	ldi	r19, 0x00	; 0
 31a:	4f ed       	ldi	r20, 0xDF	; 223
 31c:	50 e0       	ldi	r21, 0x00	; 0
 31e:	6a e0       	ldi	r22, 0x0A	; 10
 320:	89 e9       	ldi	r24, 0x99	; 153
 322:	90 e0       	ldi	r25, 0x00	; 0
 324:	08 d5       	rcall	.+2576   	; 0xd36 <addTimerAction>
 326:	d0 9a       	sbi	0x1a, 0	; 26
 328:	d8 98       	cbi	0x1b, 0	; 27
 32a:	d1 9a       	sbi	0x1a, 1	; 26
 32c:	d9 98       	cbi	0x1b, 1	; 27
 32e:	a3 9a       	sbi	0x14, 3	; 20
 330:	ab 98       	cbi	0x15, 3	; 21
 332:	a4 9a       	sbi	0x14, 4	; 20
 334:	ac 98       	cbi	0x15, 4	; 21
 336:	0f 91       	pop	r16
 338:	08 95       	ret

0000033a <__vector_2>:
 33a:	1f 92       	push	r1
 33c:	0f 92       	push	r0
 33e:	0f b6       	in	r0, 0x3f	; 63
 340:	0f 92       	push	r0
 342:	11 24       	eor	r1, r1
 344:	8f 93       	push	r24
 346:	8b b7       	in	r24, 0x3b	; 59
 348:	8f 77       	andi	r24, 0x7F	; 127
 34a:	8b bf       	out	0x3b, r24	; 59
 34c:	05 b6       	in	r0, 0x35	; 53
 34e:	02 fe       	sbrs	r0, 2
 350:	0e c0       	rjmp	.+28     	; 0x36e <__vector_2+0x34>
 352:	82 9b       	sbis	0x10, 2	; 16
 354:	06 c0       	rjmp	.+12     	; 0x362 <__vector_2+0x28>
 356:	80 91 68 00 	lds	r24, 0x0068	; 0x800068 <sEncDir>
 35a:	81 50       	subi	r24, 0x01	; 1
 35c:	80 93 68 00 	sts	0x0068, r24	; 0x800068 <sEncDir>
 360:	13 c0       	rjmp	.+38     	; 0x388 <__vector_2+0x4e>
 362:	80 91 68 00 	lds	r24, 0x0068	; 0x800068 <sEncDir>
 366:	8f 5f       	subi	r24, 0xFF	; 255
 368:	80 93 68 00 	sts	0x0068, r24	; 0x800068 <sEncDir>
 36c:	0d c0       	rjmp	.+26     	; 0x388 <__vector_2+0x4e>
 36e:	82 9b       	sbis	0x10, 2	; 16
 370:	06 c0       	rjmp	.+12     	; 0x37e <__vector_2+0x44>
 372:	80 91 68 00 	lds	r24, 0x0068	; 0x800068 <sEncDir>
 376:	8f 5f       	subi	r24, 0xFF	; 255
 378:	80 93 68 00 	sts	0x0068, r24	; 0x800068 <sEncDir>
 37c:	05 c0       	rjmp	.+10     	; 0x388 <__vector_2+0x4e>
 37e:	80 91 68 00 	lds	r24, 0x0068	; 0x800068 <sEncDir>
 382:	81 50       	subi	r24, 0x01	; 1
 384:	80 93 68 00 	sts	0x0068, r24	; 0x800068 <sEncDir>
 388:	8f 91       	pop	r24
 38a:	0f 90       	pop	r0
 38c:	0f be       	out	0x3f, r0	; 63
 38e:	0f 90       	pop	r0
 390:	1f 90       	pop	r1
 392:	18 95       	reti

00000394 <vSetState>:
 394:	80 93 65 00 	sts	0x0065, r24	; 0x800065 <bThrState>
 398:	90 e0       	ldi	r25, 0x00	; 0
 39a:	86 36       	cpi	r24, 0x66	; 102
 39c:	91 05       	cpc	r25, r1
 39e:	78 f5       	brcc	.+94     	; 0x3fe <vSetState+0x6a>
 3a0:	fc 01       	movw	r30, r24
 3a2:	e6 5d       	subi	r30, 0xD6	; 214
 3a4:	ff 4f       	sbci	r31, 0xFF	; 255
 3a6:	b6 c5       	rjmp	.+2924   	; 0xf14 <__tablejump2__>
 3a8:	aa 98       	cbi	0x15, 2	; 21
 3aa:	ab 98       	cbi	0x15, 3	; 21
 3ac:	ac 9a       	sbi	0x15, 4	; 21
 3ae:	10 92 64 00 	sts	0x0064, r1	; 0x800064 <bLEDReload>
 3b2:	28 c0       	rjmp	.+80     	; 0x404 <__LOCK_REGION_LENGTH__+0x4>
 3b4:	fb 01       	movw	r30, r22
 3b6:	86 81       	ldd	r24, Z+6	; 0x06
 3b8:	85 ff       	sbrs	r24, 5
 3ba:	03 c0       	rjmp	.+6      	; 0x3c2 <vSetState+0x2e>
 3bc:	aa 98       	cbi	0x15, 2	; 21
 3be:	ab 9a       	sbi	0x15, 3	; 21
 3c0:	02 c0       	rjmp	.+4      	; 0x3c6 <vSetState+0x32>
 3c2:	ab 98       	cbi	0x15, 3	; 21
 3c4:	aa 9a       	sbi	0x15, 2	; 21
 3c6:	ac 98       	cbi	0x15, 4	; 21
 3c8:	80 91 6f 00 	lds	r24, 0x006F	; 0x80006f <bFrediVersion>
 3cc:	83 30       	cpi	r24, 0x03	; 3
 3ce:	41 f4       	brne	.+16     	; 0x3e0 <vSetState+0x4c>
 3d0:	80 91 63 00 	lds	r24, 0x0063	; 0x800063 <fSetSpeed>
 3d4:	81 11       	cpse	r24, r1
 3d6:	04 c0       	rjmp	.+8      	; 0x3e0 <vSetState+0x4c>
 3d8:	81 e0       	ldi	r24, 0x01	; 1
 3da:	80 93 64 00 	sts	0x0064, r24	; 0x800064 <bLEDReload>
 3de:	12 c0       	rjmp	.+36     	; 0x404 <__LOCK_REGION_LENGTH__+0x4>
 3e0:	10 92 64 00 	sts	0x0064, r1	; 0x800064 <bLEDReload>
 3e4:	0f c0       	rjmp	.+30     	; 0x404 <__LOCK_REGION_LENGTH__+0x4>
 3e6:	81 e0       	ldi	r24, 0x01	; 1
 3e8:	80 93 64 00 	sts	0x0064, r24	; 0x800064 <bLEDReload>
 3ec:	0b c0       	rjmp	.+22     	; 0x404 <__LOCK_REGION_LENGTH__+0x4>
 3ee:	84 e0       	ldi	r24, 0x04	; 4
 3f0:	80 93 64 00 	sts	0x0064, r24	; 0x800064 <bLEDReload>
 3f4:	07 c0       	rjmp	.+14     	; 0x404 <__LOCK_REGION_LENGTH__+0x4>
 3f6:	81 e0       	ldi	r24, 0x01	; 1
 3f8:	80 93 64 00 	sts	0x0064, r24	; 0x800064 <bLEDReload>
 3fc:	03 c0       	rjmp	.+6      	; 0x404 <__LOCK_REGION_LENGTH__+0x4>
 3fe:	8a e0       	ldi	r24, 0x0A	; 10
 400:	80 93 64 00 	sts	0x0064, r24	; 0x800064 <bLEDReload>
 404:	60 91 64 00 	lds	r22, 0x0064	; 0x800064 <bLEDReload>
 408:	81 e9       	ldi	r24, 0x91	; 145
 40a:	90 e0       	ldi	r25, 0x00	; 0
 40c:	b7 c4       	rjmp	.+2414   	; 0xd7c <resetTimerAction>
 40e:	08 95       	ret

00000410 <MessageTimerAction>:
 410:	1f 93       	push	r17
 412:	cf 93       	push	r28
 414:	df 93       	push	r29
 416:	cd b7       	in	r28, 0x3d	; 61
 418:	de b7       	in	r29, 0x3e	; 62
 41a:	66 97       	sbiw	r28, 0x16	; 22
 41c:	0f b6       	in	r0, 0x3f	; 63
 41e:	f8 94       	cli
 420:	de bf       	out	0x3e, r29	; 62
 422:	0f be       	out	0x3f, r0	; 63
 424:	cd bf       	out	0x3d, r28	; 61
 426:	e0 91 65 00 	lds	r30, 0x0065	; 0x800065 <bThrState>
 42a:	8e 2f       	mov	r24, r30
 42c:	90 e0       	ldi	r25, 0x00	; 0
 42e:	fc 01       	movw	r30, r24
 430:	31 97       	sbiw	r30, 0x01	; 1
 432:	ee 31       	cpi	r30, 0x1E	; 30
 434:	f1 05       	cpc	r31, r1
 436:	08 f0       	brcs	.+2      	; 0x43a <MessageTimerAction+0x2a>
 438:	55 c0       	rjmp	.+170    	; 0x4e4 <__stack+0x85>
 43a:	e0 57       	subi	r30, 0x70	; 112
 43c:	ff 4f       	sbci	r31, 0xFF	; 255
 43e:	6a c5       	rjmp	.+2772   	; 0xf14 <__tablejump2__>
 440:	e0 91 6c 00 	lds	r30, 0x006C	; 0x80006c <slotnumber>
 444:	86 e1       	ldi	r24, 0x16	; 22
 446:	e8 02       	muls	r30, r24
 448:	f0 01       	movw	r30, r0
 44a:	11 24       	eor	r1, r1
 44c:	e5 5b       	subi	r30, 0xB5	; 181
 44e:	fe 4f       	sbci	r31, 0xFE	; 254
 450:	45 81       	ldd	r20, Z+5	; 0x05
 452:	62 81       	ldd	r22, Z+2	; 0x02
 454:	80 ea       	ldi	r24, 0xA0	; 160
 456:	45 d5       	rcall	.+2698   	; 0xee2 <sendLocoNet4BytePacket>
 458:	8a ef       	ldi	r24, 0xFA	; 250
 45a:	47 c0       	rjmp	.+142    	; 0x4ea <__stack+0x8b>
 45c:	60 91 6c 00 	lds	r22, 0x006C	; 0x80006c <slotnumber>
 460:	16 e1       	ldi	r17, 0x16	; 22
 462:	61 03       	mulsu	r22, r17
 464:	b0 01       	movw	r22, r0
 466:	11 24       	eor	r1, r1
 468:	65 5b       	subi	r22, 0xB5	; 181
 46a:	7e 4f       	sbci	r23, 0xFE	; 254
 46c:	84 e1       	ldi	r24, 0x14	; 20
 46e:	92 df       	rcall	.-220    	; 0x394 <vSetState>
 470:	20 91 6c 00 	lds	r18, 0x006C	; 0x80006c <slotnumber>
 474:	21 03       	mulsu	r18, r17
 476:	f0 01       	movw	r30, r0
 478:	11 24       	eor	r1, r1
 47a:	e5 5b       	subi	r30, 0xB5	; 181
 47c:	fe 4f       	sbci	r31, 0xFE	; 254
 47e:	44 81       	ldd	r20, Z+4	; 0x04
 480:	61 85       	ldd	r22, Z+9	; 0x09
 482:	8f eb       	ldi	r24, 0xBF	; 191
 484:	2e d5       	rcall	.+2652   	; 0xee2 <sendLocoNet4BytePacket>
 486:	83 30       	cpi	r24, 0x03	; 3
 488:	79 f5       	brne	.+94     	; 0x4e8 <__stack+0x89>
 48a:	84 e1       	ldi	r24, 0x14	; 20
 48c:	2e c0       	rjmp	.+92     	; 0x4ea <__stack+0x8b>
 48e:	8f ee       	ldi	r24, 0xEF	; 239
 490:	89 83       	std	Y+1, r24	; 0x01
 492:	8e e0       	ldi	r24, 0x0E	; 14
 494:	8a 83       	std	Y+2, r24	; 0x02
 496:	e0 91 6c 00 	lds	r30, 0x006C	; 0x80006c <slotnumber>
 49a:	86 e1       	ldi	r24, 0x16	; 22
 49c:	e8 02       	muls	r30, r24
 49e:	f0 01       	movw	r30, r0
 4a0:	11 24       	eor	r1, r1
 4a2:	e5 5b       	subi	r30, 0xB5	; 181
 4a4:	fe 4f       	sbci	r31, 0xFE	; 254
 4a6:	82 81       	ldd	r24, Z+2	; 0x02
 4a8:	8b 83       	std	Y+3, r24	; 0x03
 4aa:	83 81       	ldd	r24, Z+3	; 0x03
 4ac:	8c 83       	std	Y+4, r24	; 0x04
 4ae:	84 81       	ldd	r24, Z+4	; 0x04
 4b0:	8d 83       	std	Y+5, r24	; 0x05
 4b2:	85 81       	ldd	r24, Z+5	; 0x05
 4b4:	8e 83       	std	Y+6, r24	; 0x06
 4b6:	86 81       	ldd	r24, Z+6	; 0x06
 4b8:	8f 83       	std	Y+7, r24	; 0x07
 4ba:	87 81       	ldd	r24, Z+7	; 0x07
 4bc:	88 87       	std	Y+8, r24	; 0x08
 4be:	80 85       	ldd	r24, Z+8	; 0x08
 4c0:	89 87       	std	Y+9, r24	; 0x09
 4c2:	81 85       	ldd	r24, Z+9	; 0x09
 4c4:	8a 87       	std	Y+10, r24	; 0x0a
 4c6:	82 85       	ldd	r24, Z+10	; 0x0a
 4c8:	8b 87       	std	Y+11, r24	; 0x0b
 4ca:	83 85       	ldd	r24, Z+11	; 0x0b
 4cc:	8c 87       	std	Y+12, r24	; 0x0c
 4ce:	84 85       	ldd	r24, Z+12	; 0x0c
 4d0:	8d 87       	std	Y+13, r24	; 0x0d
 4d2:	ce 01       	movw	r24, r28
 4d4:	01 96       	adiw	r24, 0x01	; 1
 4d6:	cb d4       	rcall	.+2454   	; 0xe6e <sendLocoNetPacket>
 4d8:	83 30       	cpi	r24, 0x03	; 3
 4da:	11 f4       	brne	.+4      	; 0x4e0 <__stack+0x81>
 4dc:	84 e1       	ldi	r24, 0x14	; 20
 4de:	05 c0       	rjmp	.+10     	; 0x4ea <__stack+0x8b>
 4e0:	83 e0       	ldi	r24, 0x03	; 3
 4e2:	03 c0       	rjmp	.+6      	; 0x4ea <__stack+0x8b>
 4e4:	80 e0       	ldi	r24, 0x00	; 0
 4e6:	01 c0       	rjmp	.+2      	; 0x4ea <__stack+0x8b>
 4e8:	83 e0       	ldi	r24, 0x03	; 3
 4ea:	66 96       	adiw	r28, 0x16	; 22
 4ec:	0f b6       	in	r0, 0x3f	; 63
 4ee:	f8 94       	cli
 4f0:	de bf       	out	0x3e, r29	; 62
 4f2:	0f be       	out	0x3f, r0	; 63
 4f4:	cd bf       	out	0x3d, r28	; 61
 4f6:	df 91       	pop	r29
 4f8:	cf 91       	pop	r28
 4fa:	1f 91       	pop	r17
 4fc:	08 95       	ret

000004fe <initSlots>:
 4fe:	fc 01       	movw	r30, r24
 500:	9f ee       	ldi	r25, 0xEF	; 239
 502:	90 83       	st	Z, r25
 504:	8e e0       	ldi	r24, 0x0E	; 14
 506:	81 83       	std	Z+1, r24	; 0x01
 508:	12 82       	std	Z+2, r1	; 0x02
 50a:	13 82       	std	Z+3, r1	; 0x03
 50c:	14 82       	std	Z+4, r1	; 0x04
 50e:	15 82       	std	Z+5, r1	; 0x05
 510:	16 82       	std	Z+6, r1	; 0x06
 512:	17 82       	std	Z+7, r1	; 0x07
 514:	10 86       	std	Z+8, r1	; 0x08
 516:	11 86       	std	Z+9, r1	; 0x09
 518:	12 86       	std	Z+10, r1	; 0x0a
 51a:	11 8a       	std	Z+17, r1	; 0x11
 51c:	12 8a       	std	Z+18, r1	; 0x12
 51e:	27 e0       	ldi	r18, 0x07	; 7
 520:	26 87       	std	Z+14, r18	; 0x0e
 522:	17 86       	std	Z+15, r1	; 0x0f
 524:	10 8a       	std	Z+16, r1	; 0x10
 526:	14 8a       	std	Z+20, r1	; 0x14
 528:	2b b3       	in	r18, 0x1b	; 27
 52a:	25 8b       	std	Z+21, r18	; 0x15
 52c:	96 8b       	std	Z+22, r25	; 0x16
 52e:	87 8b       	std	Z+23, r24	; 0x17
 530:	10 8e       	std	Z+24, r1	; 0x18
 532:	11 8e       	std	Z+25, r1	; 0x19
 534:	12 8e       	std	Z+26, r1	; 0x1a
 536:	13 8e       	std	Z+27, r1	; 0x1b
 538:	14 8e       	std	Z+28, r1	; 0x1c
 53a:	15 8e       	std	Z+29, r1	; 0x1d
 53c:	16 8e       	std	Z+30, r1	; 0x1e
 53e:	17 8e       	std	Z+31, r1	; 0x1f
 540:	10 a2       	std	Z+32, r1	; 0x20
 542:	33 e0       	ldi	r19, 0x03	; 3
 544:	37 a3       	std	Z+39, r19	; 0x27
 546:	10 a6       	std	Z+40, r1	; 0x28
 548:	14 a2       	std	Z+36, r1	; 0x24
 54a:	15 a2       	std	Z+37, r1	; 0x25
 54c:	16 a2       	std	Z+38, r1	; 0x26
 54e:	21 e0       	ldi	r18, 0x01	; 1
 550:	22 a7       	std	Z+42, r18	; 0x2a
 552:	4b b3       	in	r20, 0x1b	; 27
 554:	43 a7       	std	Z+43, r20	; 0x2b
 556:	94 a7       	std	Z+44, r25	; 0x2c
 558:	85 a7       	std	Z+45, r24	; 0x2d
 55a:	16 a6       	std	Z+46, r1	; 0x2e
 55c:	17 a6       	std	Z+47, r1	; 0x2f
 55e:	10 aa       	std	Z+48, r1	; 0x30
 560:	11 aa       	std	Z+49, r1	; 0x31
 562:	12 aa       	std	Z+50, r1	; 0x32
 564:	13 aa       	std	Z+51, r1	; 0x33
 566:	14 aa       	std	Z+52, r1	; 0x34
 568:	15 aa       	std	Z+53, r1	; 0x35
 56a:	16 aa       	std	Z+54, r1	; 0x36
 56c:	25 af       	std	Z+61, r18	; 0x3d
 56e:	16 ae       	std	Z+62, r1	; 0x3e
 570:	24 e0       	ldi	r18, 0x04	; 4
 572:	22 af       	std	Z+58, r18	; 0x3a
 574:	13 ae       	std	Z+59, r1	; 0x3b
 576:	14 ae       	std	Z+60, r1	; 0x3c
 578:	df 01       	movw	r26, r30
 57a:	a0 5c       	subi	r26, 0xC0	; 192
 57c:	bf 4f       	sbci	r27, 0xFF	; 255
 57e:	3c 93       	st	X, r19
 580:	35 b3       	in	r19, 0x15	; 21
 582:	11 96       	adiw	r26, 0x01	; 1
 584:	3c 93       	st	X, r19
 586:	ee 5b       	subi	r30, 0xBE	; 190
 588:	ff 4f       	sbci	r31, 0xFF	; 255
 58a:	90 83       	st	Z, r25
 58c:	81 83       	std	Z+1, r24	; 0x01
 58e:	12 82       	std	Z+2, r1	; 0x02
 590:	13 82       	std	Z+3, r1	; 0x03
 592:	14 82       	std	Z+4, r1	; 0x04
 594:	15 82       	std	Z+5, r1	; 0x05
 596:	16 82       	std	Z+6, r1	; 0x06
 598:	17 82       	std	Z+7, r1	; 0x07
 59a:	10 86       	std	Z+8, r1	; 0x08
 59c:	11 86       	std	Z+9, r1	; 0x09
 59e:	12 86       	std	Z+10, r1	; 0x0a
 5a0:	82 e0       	ldi	r24, 0x02	; 2
 5a2:	81 8b       	std	Z+17, r24	; 0x11
 5a4:	12 8a       	std	Z+18, r1	; 0x12
 5a6:	86 87       	std	Z+14, r24	; 0x0e
 5a8:	17 86       	std	Z+15, r1	; 0x0f
 5aa:	10 8a       	std	Z+16, r1	; 0x10
 5ac:	24 8b       	std	Z+20, r18	; 0x14
 5ae:	85 b3       	in	r24, 0x15	; 21
 5b0:	85 8b       	std	Z+21, r24	; 0x15
 5b2:	08 95       	ret

000005b4 <entprellen_druecken>:
 5b4:	86 17       	cp	r24, r22
 5b6:	41 f0       	breq	.+16     	; 0x5c8 <entprellen_druecken+0x14>
 5b8:	90 91 69 00 	lds	r25, 0x0069	; 0x800069 <entprell>
 5bc:	9c 33       	cpi	r25, 0x3C	; 60
 5be:	20 f4       	brcc	.+8      	; 0x5c8 <entprellen_druecken+0x14>
 5c0:	9f 5f       	subi	r25, 0xFF	; 255
 5c2:	90 93 69 00 	sts	0x0069, r25	; 0x800069 <entprell>
 5c6:	08 95       	ret
 5c8:	10 92 69 00 	sts	0x0069, r1	; 0x800069 <entprell>
 5cc:	80 93 6b 00 	sts	0x006B, r24	; 0x80006b <value>
 5d0:	81 30       	cpi	r24, 0x01	; 1
 5d2:	11 f4       	brne	.+4      	; 0x5d8 <entprellen_druecken+0x24>
 5d4:	80 93 6a 00 	sts	0x006A, r24	; 0x80006a <old_value>
 5d8:	08 95       	ret

000005da <sendLocoNetAdr>:
 5da:	fc 01       	movw	r30, r24
 5dc:	44 81       	ldd	r20, Z+4	; 0x04
 5de:	61 85       	ldd	r22, Z+9	; 0x09
 5e0:	8f eb       	ldi	r24, 0xBF	; 191
 5e2:	7f d4       	rcall	.+2302   	; 0xee2 <sendLocoNet4BytePacket>
 5e4:	83 30       	cpi	r24, 0x03	; 3
 5e6:	29 f0       	breq	.+10     	; 0x5f2 <sendLocoNetAdr+0x18>
 5e8:	63 e0       	ldi	r22, 0x03	; 3
 5ea:	82 e8       	ldi	r24, 0x82	; 130
 5ec:	90 e0       	ldi	r25, 0x00	; 0
 5ee:	c6 c3       	rjmp	.+1932   	; 0xd7c <resetTimerAction>
 5f0:	08 95       	ret
 5f2:	64 e1       	ldi	r22, 0x14	; 20
 5f4:	82 e8       	ldi	r24, 0x82	; 130
 5f6:	90 e0       	ldi	r25, 0x00	; 0
 5f8:	c1 c3       	rjmp	.+1922   	; 0xd7c <resetTimerAction>
 5fa:	08 95       	ret

000005fc <sendLocoNetFredCd>:
 * Send button press/release code according to FRED.
 * @param button a code from 1 to 127
 */
void sendLocoNetFredCd( uint8_t cdTime )
{
  sendLocoNet4BytePacket( OPC_FRED_BUTTON, 42, 0x7f & cdTime );
 5fc:	48 2f       	mov	r20, r24
 5fe:	4f 77       	andi	r20, 0x7F	; 127
 600:	6a e2       	ldi	r22, 0x2A	; 42
 602:	88 ea       	ldi	r24, 0xA8	; 168
 604:	6e c4       	rjmp	.+2268   	; 0xee2 <sendLocoNet4BytePacket>
 606:	08 95       	ret

00000608 <main>:
 * RETURN VALUE: int, never reached, cause of endless loop
 * NOTES       :   -
 *******************************************************FunctionHeaderEnd******/
int main(void)
{
  RESET_RESET_SOURCE(); // Clear Reset Status Register (WDRF,BORF,EXTRF,PORF)
 608:	14 be       	out	0x34, r1	; 52

  byte bCount = 0;
  bFrediVersion = FREDI_VERSION_ANALOG;
 60a:	83 e0       	ldi	r24, 0x03	; 3
 60c:	80 93 6f 00 	sts	0x006F, r24	; 0x80006f <bFrediVersion>
  
  /***************************************/
  //  init throttle slot
  /***************************************/

  bSpdCnt = 0;
 610:	10 92 6d 00 	sts	0x006D, r1	; 0x80006d <bSpdCnt>
  
	
	initSlots(slotArray);			// initialisierung der vier rSlots.
 614:	8b e4       	ldi	r24, 0x4B	; 75
 616:	91 e0       	ldi	r25, 0x01	; 1
 618:	72 df       	rcall	.-284    	; 0x4fe <initSlots>
	//initSlots(&slotArray[0]);		äquivalent zu dem oberen.

  
   if ((eeprom_read_byte(&abEEPROM[EEPROM_IMAGE]) != EEPROM_IMAGE_DEFAULT))
 61a:	85 e0       	ldi	r24, 0x05	; 5
 61c:	90 e0       	ldi	r25, 0x00	; 0
 61e:	80 d4       	rcall	.+2304   	; 0xf20 <eeprom_read_byte>
 620:	85 35       	cpi	r24, 0x55	; 85
 622:	51 f1       	breq	.+84     	; 0x678 <main+0x70>
  {
    vSetState(THR_STATE_SELFTEST, &slotArray[0]);
 624:	6b e4       	ldi	r22, 0x4B	; 75
 626:	71 e0       	ldi	r23, 0x01	; 1
 628:	84 e6       	ldi	r24, 0x64	; 100
 62a:	b4 de       	rcall	.-664    	; 0x394 <vSetState>

    eeprom_write_byte(&abEEPROM[EEPROM_ADR_LOCO_LB], 0);                 // no loco active at selftest
 62c:	60 e0       	ldi	r22, 0x00	; 0
 62e:	83 e0       	ldi	r24, 0x03	; 3
 630:	90 e0       	ldi	r25, 0x00	; 0
 632:	7e d4       	rcall	.+2300   	; 0xf30 <eeprom_write_byte>
    eeprom_write_byte(&abEEPROM[EEPROM_ADR_LOCO_HB], 0);
 634:	60 e0       	ldi	r22, 0x00	; 0
 636:	82 e0       	ldi	r24, 0x02	; 2
 638:	90 e0       	ldi	r25, 0x00	; 0
 63a:	7a d4       	rcall	.+2292   	; 0xf30 <eeprom_write_byte>

    eeprom_write_byte(&abEEPROM[EEPROM_DECODER_TYPE], EEPROM_DECODER_TYPE_DEFAULT);
 63c:	60 e0       	ldi	r22, 0x00	; 0
 63e:	84 e0       	ldi	r24, 0x04	; 4
 640:	90 e0       	ldi	r25, 0x00	; 0
 642:	76 d4       	rcall	.+2284   	; 0xf30 <eeprom_write_byte>

    eeprom_write_byte(&abEEPROM[EEPROM_SW_INDEX_HB], HIBYTE(SW_INDEX));  // write Version in EEPROM on first startup
 644:	61 e0       	ldi	r22, 0x01	; 1
 646:	87 e0       	ldi	r24, 0x07	; 7
 648:	90 e0       	ldi	r25, 0x00	; 0
 64a:	72 d4       	rcall	.+2276   	; 0xf30 <eeprom_write_byte>
    eeprom_write_byte(&abEEPROM[EEPROM_SW_INDEX_LB], LOBYTE(SW_INDEX));
 64c:	66 e0       	ldi	r22, 0x06	; 6
 64e:	88 e0       	ldi	r24, 0x08	; 8
 650:	90 e0       	ldi	r25, 0x00	; 0
 652:	6e d4       	rcall	.+2268   	; 0xf30 <eeprom_write_byte>

    eeprom_write_byte(&abEEPROM[EEPROM_SW_DAY],      SW_DAY);            // write date of SW in EEPROM
 654:	66 e0       	ldi	r22, 0x06	; 6
 656:	89 e0       	ldi	r24, 0x09	; 9
 658:	90 e0       	ldi	r25, 0x00	; 0
 65a:	6a d4       	rcall	.+2260   	; 0xf30 <eeprom_write_byte>
    eeprom_write_byte(&abEEPROM[EEPROM_SW_MONTH],    SW_MONTH);
 65c:	64 e0       	ldi	r22, 0x04	; 4
 65e:	8a e0       	ldi	r24, 0x0A	; 10
 660:	90 e0       	ldi	r25, 0x00	; 0
 662:	66 d4       	rcall	.+2252   	; 0xf30 <eeprom_write_byte>
    eeprom_write_byte(&abEEPROM[EEPROM_SW_YEAR],     SW_YEAR);
 664:	60 e1       	ldi	r22, 0x10	; 16
 666:	8b e0       	ldi	r24, 0x0B	; 11
 668:	90 e0       	ldi	r25, 0x00	; 0
 66a:	62 d4       	rcall	.+2244   	; 0xf30 <eeprom_write_byte>

    eeprom_write_byte(&abEEPROM[EEPROM_VERSION],     bFrediVersion);     // store detected HW version
 66c:	60 91 6f 00 	lds	r22, 0x006F	; 0x80006f <bFrediVersion>
 670:	86 e0       	ldi	r24, 0x06	; 6
 672:	90 e0       	ldi	r25, 0x00	; 0
 674:	5d d4       	rcall	.+2234   	; 0xf30 <eeprom_write_byte>
 676:	3f c0       	rjmp	.+126    	; 0x6f6 <main+0xee>
  }
  else
  { // selftest was successful before
    if (  (eeprom_read_byte(&abEEPROM[EEPROM_SW_INDEX_HB]) != HIBYTE(SW_INDEX))
 678:	87 e0       	ldi	r24, 0x07	; 7
 67a:	90 e0       	ldi	r25, 0x00	; 0
 67c:	51 d4       	rcall	.+2210   	; 0xf20 <eeprom_read_byte>
 67e:	81 30       	cpi	r24, 0x01	; 1
 680:	a1 f4       	brne	.+40     	; 0x6aa <main+0xa2>
          || (eeprom_read_byte(&abEEPROM[EEPROM_SW_INDEX_LB]) != LOBYTE(SW_INDEX))
 682:	88 e0       	ldi	r24, 0x08	; 8
 684:	90 e0       	ldi	r25, 0x00	; 0
 686:	4c d4       	rcall	.+2200   	; 0xf20 <eeprom_read_byte>
 688:	86 30       	cpi	r24, 0x06	; 6
 68a:	79 f4       	brne	.+30     	; 0x6aa <main+0xa2>
          || (eeprom_read_byte(&abEEPROM[EEPROM_SW_DAY])      != SW_DAY)
 68c:	89 e0       	ldi	r24, 0x09	; 9
 68e:	90 e0       	ldi	r25, 0x00	; 0
 690:	47 d4       	rcall	.+2190   	; 0xf20 <eeprom_read_byte>
 692:	86 30       	cpi	r24, 0x06	; 6
 694:	51 f4       	brne	.+20     	; 0x6aa <main+0xa2>
          || (eeprom_read_byte(&abEEPROM[EEPROM_SW_MONTH])    != SW_MONTH)
 696:	8a e0       	ldi	r24, 0x0A	; 10
 698:	90 e0       	ldi	r25, 0x00	; 0
 69a:	42 d4       	rcall	.+2180   	; 0xf20 <eeprom_read_byte>
 69c:	84 30       	cpi	r24, 0x04	; 4
 69e:	29 f4       	brne	.+10     	; 0x6aa <main+0xa2>
          || (eeprom_read_byte(&abEEPROM[EEPROM_SW_YEAR])     != SW_YEAR))
 6a0:	8b e0       	ldi	r24, 0x0B	; 11
 6a2:	90 e0       	ldi	r25, 0x00	; 0
 6a4:	3d d4       	rcall	.+2170   	; 0xf20 <eeprom_read_byte>
 6a6:	80 31       	cpi	r24, 0x10	; 16
 6a8:	a1 f0       	breq	.+40     	; 0x6d2 <main+0xca>
    { // sw index or date has changed
      eeprom_write_byte(&abEEPROM[EEPROM_SW_INDEX_HB], HIBYTE(SW_INDEX));// write Version in EEPROM on first startup
 6aa:	61 e0       	ldi	r22, 0x01	; 1
 6ac:	87 e0       	ldi	r24, 0x07	; 7
 6ae:	90 e0       	ldi	r25, 0x00	; 0
 6b0:	3f d4       	rcall	.+2174   	; 0xf30 <eeprom_write_byte>
      eeprom_write_byte(&abEEPROM[EEPROM_SW_INDEX_LB], LOBYTE(SW_INDEX));
 6b2:	66 e0       	ldi	r22, 0x06	; 6
 6b4:	88 e0       	ldi	r24, 0x08	; 8
 6b6:	90 e0       	ldi	r25, 0x00	; 0
 6b8:	3b d4       	rcall	.+2166   	; 0xf30 <eeprom_write_byte>

      eeprom_write_byte(&abEEPROM[EEPROM_SW_DAY],      SW_DAY);          // write date of SW in EEPROM
 6ba:	66 e0       	ldi	r22, 0x06	; 6
 6bc:	89 e0       	ldi	r24, 0x09	; 9
 6be:	90 e0       	ldi	r25, 0x00	; 0
 6c0:	37 d4       	rcall	.+2158   	; 0xf30 <eeprom_write_byte>
      eeprom_write_byte(&abEEPROM[EEPROM_SW_MONTH],    SW_MONTH);
 6c2:	64 e0       	ldi	r22, 0x04	; 4
 6c4:	8a e0       	ldi	r24, 0x0A	; 10
 6c6:	90 e0       	ldi	r25, 0x00	; 0
 6c8:	33 d4       	rcall	.+2150   	; 0xf30 <eeprom_write_byte>
      eeprom_write_byte(&abEEPROM[EEPROM_SW_YEAR],     SW_YEAR);
 6ca:	60 e1       	ldi	r22, 0x10	; 16
 6cc:	8b e0       	ldi	r24, 0x0B	; 11
 6ce:	90 e0       	ldi	r25, 0x00	; 0
 6d0:	2f d4       	rcall	.+2142   	; 0xf30 <eeprom_write_byte>
    }

    vSetState(THR_STATE_INIT, &slotArray[0]);
 6d2:	6b e4       	ldi	r22, 0x4B	; 75
 6d4:	71 e0       	ldi	r23, 0x01	; 1
 6d6:	80 e0       	ldi	r24, 0x00	; 0
 6d8:	5d de       	rcall	.-838    	; 0x394 <vSetState>
    slotArray[0].adr   = eeprom_read_byte(&abEEPROM[EEPROM_ADR_LOCO_LB]);
 6da:	83 e0       	ldi	r24, 0x03	; 3
 6dc:	90 e0       	ldi	r25, 0x00	; 0
 6de:	20 d4       	rcall	.+2112   	; 0xf20 <eeprom_read_byte>
 6e0:	cb e4       	ldi	r28, 0x4B	; 75
 6e2:	d1 e0       	ldi	r29, 0x01	; 1
 6e4:	8c 83       	std	Y+4, r24	; 0x04
    slotArray[0].adr2  = eeprom_read_byte(&abEEPROM[EEPROM_ADR_LOCO_HB]);
 6e6:	82 e0       	ldi	r24, 0x02	; 2
 6e8:	90 e0       	ldi	r25, 0x00	; 0
 6ea:	1a d4       	rcall	.+2100   	; 0xf20 <eeprom_read_byte>
 6ec:	89 87       	std	Y+9, r24	; 0x09
    slotArray[0].stat  = eeprom_read_byte(&abEEPROM[EEPROM_DECODER_TYPE]);
 6ee:	84 e0       	ldi	r24, 0x04	; 4
 6f0:	90 e0       	ldi	r25, 0x00	; 0
 6f2:	16 d4       	rcall	.+2092   	; 0xf20 <eeprom_read_byte>
 6f4:	8b 83       	std	Y+3, r24	; 0x03
  }

	 slotArray[0].id1   = eeprom_read_byte(&abEEPROM[EEPROM_ID1]); // get ID from EEPROM
 6f6:	81 e0       	ldi	r24, 0x01	; 1
 6f8:	90 e0       	ldi	r25, 0x00	; 0
 6fa:	12 d4       	rcall	.+2084   	; 0xf20 <eeprom_read_byte>
 6fc:	cb e4       	ldi	r28, 0x4B	; 75
 6fe:	d1 e0       	ldi	r29, 0x01	; 1
 700:	8b 87       	std	Y+11, r24	; 0x0b
	 slotArray[0].id2   = eeprom_read_byte(&abEEPROM[EEPROM_ID2]);
 702:	80 e0       	ldi	r24, 0x00	; 0
 704:	90 e0       	ldi	r25, 0x00	; 0
 706:	0c d4       	rcall	.+2072   	; 0xf20 <eeprom_read_byte>
 708:	8c 87       	std	Y+12, r24	; 0x0c

  /***************************************/
  //  init loconet
  /***************************************/

  initLocoNet(&RxBuffer) ;
 70a:	82 ea       	ldi	r24, 0xA2	; 162
 70c:	90 e0       	ldi	r25, 0x00	; 0
 70e:	a9 d3       	rcall	.+1874   	; 0xe62 <initLocoNet>

  /***************************************/
  //  init keys and timer
  /***************************************/

  initKeys();
 710:	b5 dd       	rcall	.-1174   	; 0x27c <initKeys>
  initTimer();
 712:	04 d3       	rcall	.+1544   	; 0xd1c <initTimer>
 
  addTimerAction(&MessageTimer, 0, MessageTimerAction, 0, TIMER_SLOW) ;
 714:	00 e0       	ldi	r16, 0x00	; 0
 716:	20 e0       	ldi	r18, 0x00	; 0
 718:	30 e0       	ldi	r19, 0x00	; 0
 71a:	48 e0       	ldi	r20, 0x08	; 8
 71c:	52 e0       	ldi	r21, 0x02	; 2
 71e:	60 e0       	ldi	r22, 0x00	; 0
 720:	82 e8       	ldi	r24, 0x82	; 130
 722:	90 e0       	ldi	r25, 0x00	; 0
 724:	08 d3       	rcall	.+1552   	; 0xd36 <addTimerAction>

  /***************************************/
  //  set state and start interrupts
  /***************************************/

  sei();
 726:	78 94       	sei

  if (bThrState < THR_STATE_SELFTEST)
 728:	80 91 65 00 	lds	r24, 0x0065	; 0x800065 <bThrState>
 72c:	84 36       	cpi	r24, 0x64	; 100
 72e:	88 f5       	brcc	.+98     	; 0x792 <main+0x18a>
  {
    // if a address for a loco is available, show blinking state
    if ((slotArray[0].adr != 0) || (slotArray[0].adr2 != 0))
 730:	80 91 4f 01 	lds	r24, 0x014F	; 0x80014f <slotArray+0x4>
 734:	81 11       	cpse	r24, r1
 736:	04 c0       	rjmp	.+8      	; 0x740 <main+0x138>
 738:	80 91 54 01 	lds	r24, 0x0154	; 0x800154 <slotArray+0x9>
 73c:	88 23       	and	r24, r24
 73e:	29 f0       	breq	.+10     	; 0x74a <main+0x142>
    {
      vSetState(THR_STATE_RECONNECT_GET_SLOT, &slotArray[0]);
 740:	6b e4       	ldi	r22, 0x4B	; 75
 742:	71 e0       	ldi	r23, 0x01	; 1
 744:	84 e1       	ldi	r24, 0x14	; 20
 746:	26 de       	rcall	.-948    	; 0x394 <vSetState>
 748:	04 c0       	rjmp	.+8      	; 0x752 <main+0x14a>
    }
    else
    {
      vSetState(THR_STATE_UNCONNECTED, &slotArray[0]);
 74a:	6b e4       	ldi	r22, 0x4B	; 75
 74c:	71 e0       	ldi	r23, 0x01	; 1
 74e:	80 e2       	ldi	r24, 0x20	; 32
 750:	21 de       	rcall	.-958    	; 0x394 <vSetState>
    }

    while (bit_is_clear(ACSR, ACO))     // wait for start of loconet
 752:	45 99       	sbic	0x08, 5	; 8
 754:	3f c0       	rjmp	.+126    	; 0x7d4 <main+0x1cc>
    {
      processTimerActions();
 756:	20 d3       	rcall	.+1600   	; 0xd98 <processTimerActions>
    else
    {
      vSetState(THR_STATE_UNCONNECTED, &slotArray[0]);
    }

    while (bit_is_clear(ACSR, ACO))     // wait for start of loconet
 758:	45 9b       	sbis	0x08, 5	; 8
 75a:	fd cf       	rjmp	.-6      	; 0x756 <main+0x14e>
 75c:	3b c0       	rjmp	.+118    	; 0x7d4 <main+0x1cc>
      processTimerActions();
    }
    // loconet is available, now
    for (bCount =0;bCount < 50;bCount++)
    {
      delayTimer( 10 );                 // wait a little bit longer
 75e:	8a e0       	ldi	r24, 0x0A	; 10
 760:	90 e0       	ldi	r25, 0x00	; 0
 762:	0f d3       	rcall	.+1566   	; 0xd82 <delayTimer>
      processTimerActions();
 764:	19 d3       	rcall	.+1586   	; 0xd98 <processTimerActions>
 766:	c1 50       	subi	r28, 0x01	; 1
    while (bit_is_clear(ACSR, ACO))     // wait for start of loconet
    {
      processTimerActions();
    }
    // loconet is available, now
    for (bCount =0;bCount < 50;bCount++)
 768:	d1 f7       	brne	.-12     	; 0x75e <main+0x156>
    {
      delayTimer( 10 );                 // wait a little bit longer
      processTimerActions();
    }

    if (slotArray[0].adr)                      // wait for a pseudo random time
 76a:	80 91 4f 01 	lds	r24, 0x014F	; 0x80014f <slotArray+0x4>
 76e:	88 23       	and	r24, r24
 770:	11 f0       	breq	.+4      	; 0x776 <main+0x16e>
    {
      delayTimer(slotArray[0].adr);
 772:	90 e0       	ldi	r25, 0x00	; 0
 774:	06 d3       	rcall	.+1548   	; 0xd82 <delayTimer>
    }

    if (slotArray[0].adr2)
 776:	80 91 54 01 	lds	r24, 0x0154	; 0x800154 <slotArray+0x9>
 77a:	88 23       	and	r24, r24
 77c:	11 f0       	breq	.+4      	; 0x782 <main+0x17a>
    {
      delayTimer(slotArray[0].adr2);
 77e:	90 e0       	ldi	r25, 0x00	; 0
 780:	00 d3       	rcall	.+1536   	; 0xd82 <delayTimer>
    }

    // if a address for a loco is available, try to reconnect
    if (bThrState == THR_STATE_RECONNECT_GET_SLOT)
 782:	80 91 65 00 	lds	r24, 0x0065	; 0x800065 <bThrState>
 786:	84 31       	cpi	r24, 0x14	; 20
 788:	31 f4       	brne	.+12     	; 0x796 <main+0x18e>
    {
      sendLocoNetAdr(&slotArray[0]);
 78a:	8b e4       	ldi	r24, 0x4B	; 75
 78c:	91 e0       	ldi	r25, 0x01	; 1
 78e:	25 df       	rcall	.-438    	; 0x5da <sendLocoNetAdr>
 790:	02 c0       	rjmp	.+4      	; 0x796 <main+0x18e>
    }
  }
  else
  {
    sendLocoNetFredCd( bCount );
 792:	80 e0       	ldi	r24, 0x00	; 0
 794:	33 df       	rcall	.-410    	; 0x5fc <sendLocoNetFredCd>
  }  

/******************************************************************************/
// main endless loop 
/******************************************************************************/
			setLEDasOutput();
 796:	6b dd       	rcall	.-1322   	; 0x26e <setLEDasOutput>
		/*	PORTA &= ~(1<<LED1);
			PORTA &= ~(1<<LED2);
			PORTC &= ~(1<<LED3);
			PORTC &= ~(1<<LED4); */
		// alle LED anschalten
			PORTA |= (1<<LED1);
 798:	d8 9a       	sbi	0x1b, 0	; 27
			PORTA |= (1<<LED2);
 79a:	d9 9a       	sbi	0x1b, 1	; 27
			PORTC |= (1<<LED3);
 79c:	ab 9a       	sbi	0x15, 3	; 21
			disableLED4();
 79e:	6c dd       	rcall	.-1320   	; 0x278 <disableLED4>
			
		  ADCSRA = 0<< ADEN;		//ADC ausschalten
 7a0:	16 b8       	out	0x06, r1	; 6
		  
	byte testPort = PORTC;
 7a2:	85 b3       	in	r24, 0x15	; 21
		   if (new_val > 0) {
			   new_val = 1;
		   }
	   }
		else {
		    new_val = 0;
 7a4:	c0 e0       	ldi	r28, 0x00	; 0
  while (1)
  {
		
		//ProcessKeyInput(&slotArray[0].funKey, &testPort);
		//ProcessShiftedKeyInput(&slotArray[0].funKey, &testPort);
	   if (PINA & ( 1<<DIRKEY2 )) {  
 7a6:	cb 9b       	sbis	0x19, 3	; 25
 7a8:	05 c0       	rjmp	.+10     	; 0x7b4 <main+0x1ac>
		   new_val = bit_is_set(PINA, DIRKEY2); //Rückgabewert ist die Wertigkeit des abgefragten Bits, also 1 für Bit0, 2 für Bit1, 4 für Bit2 etc.
 7aa:	89 b3       	in	r24, 0x19	; 25
		   if (new_val > 0) {
 7ac:	83 fb       	bst	r24, 3
 7ae:	88 27       	eor	r24, r24
 7b0:	80 f9       	bld	r24, 0
 7b2:	01 c0       	rjmp	.+2      	; 0x7b6 <main+0x1ae>
			   new_val = 1;
		   }
	   }
		else {
		    new_val = 0;
 7b4:	8c 2f       	mov	r24, r28
		}
			entprellen_druecken(new_val, value);	//entprellen läuft immer durch, entprellt das drücken und loslassen der Taste.
 7b6:	60 91 6b 00 	lds	r22, 0x006B	; 0x80006b <value>
 7ba:	fc de       	rcall	.-520    	; 0x5b4 <entprellen_druecken>
			
			if ((value == 0) && (old_value == 1)) {		//Wenn Taste gerdückt wird und wieder losgelassen, LED anschalten
 7bc:	80 91 6b 00 	lds	r24, 0x006B	; 0x80006b <value>
 7c0:	81 11       	cpse	r24, r1
 7c2:	f1 cf       	rjmp	.-30     	; 0x7a6 <main+0x19e>
 7c4:	80 91 6a 00 	lds	r24, 0x006A	; 0x80006a <old_value>
 7c8:	81 30       	cpi	r24, 0x01	; 1
 7ca:	69 f7       	brne	.-38     	; 0x7a6 <main+0x19e>
				PORTA |= 1<<LED2;
 7cc:	d9 9a       	sbi	0x1b, 1	; 27
				old_value = 0;
 7ce:	c0 93 6a 00 	sts	0x006A, r28	; 0x80006a <old_value>
 7d2:	e9 cf       	rjmp	.-46     	; 0x7a6 <main+0x19e>
 * ARGUMENTS   : none
 * RETURN VALUE: int, never reached, cause of endless loop
 * NOTES       :   -
 *******************************************************FunctionHeaderEnd******/
int main(void)
{
 7d4:	c2 e3       	ldi	r28, 0x32	; 50
 7d6:	c3 cf       	rjmp	.-122    	; 0x75e <main+0x156>

000007d8 <potAdcPowerOff>:
}

// functions -------------------------------------------------------------------

void potAdcPowerOff(void) {
  ADCSRA = (0<<ADEN); // disable ADC
 7d8:	16 b8       	out	0x06, r1	; 6
 7da:	08 95       	ret

000007dc <potAdcInit>:
    PRR   &= ~(1<<PRADC); // enable ADC in Power Reduction Register.
    DIDR0 |= (1<<ADC0D);  // disable digital input buffer to reduce
                          // power consumption
  #endif

  ADMUX  = (0<<REFS1) | (1<<REFS0) // AVCC pin as reference
 7dc:	86 e4       	ldi	r24, 0x46	; 70
 7de:	87 b9       	out	0x07, r24	; 7
    | defined(__AVR_ATmega48P__) | defined(__AVR_ATmega88__)   \
    | defined(__AVR_ATmega88A__) | defined(__AVR_ATmega88P__)  \
    | defined(__AVR_ATmega168__) | defined(__AVR_ATmega168A__) \
    | defined(__AVR_ATmega168P__)| defined(__AVR_ATmega328__)  \
    | defined(__AVR_ATmega328P__) | defined(__AVR_ATmega16__)
    ADCSRA = (1<<ADEN)  // Enable ADC
 7e0:	86 ec       	ldi	r24, 0xC6	; 198
 7e2:	86 b9       	out	0x06, r24	; 6
           | ADPS;      // ADC precaler selection
  #else
    #error "unknown mcu"
  #endif

  while (bit_is_set(ADCSRA, ADSC)); // wait for measurement
 7e4:	36 99       	sbic	0x06, 6	; 6
 7e6:	fe cf       	rjmp	.-4      	; 0x7e4 <potAdcInit+0x8>
  ADCH;                             // throw away first analog value
 7e8:	85 b1       	in	r24, 0x05	; 5
  potAdcSpeedValue = 0;             // ignore first analog value
 7ea:	10 92 76 00 	sts	0x0076, r1	; 0x800076 <potAdcSpeedValue>
  ADCSRA      |= _BV(ADSC);         // start new measurement
 7ee:	36 9a       	sbi	0x06, 6	; 6
 7f0:	08 95       	ret

000007f2 <potAdcTimerAction>:
  #define NB_SAMPLES_LOG2 0 // log to basis 2 of number of samples
                            // 3: take arithmetic mean of 8 samples
                            // 2: four samples
                            // 0: single sample

  if (bit_is_clear(ADCSRA, ADSC)) // measurement done
 7f2:	36 99       	sbic	0x06, 6	; 6
 7f4:	46 c0       	rjmp	.+140    	; 0x882 <potAdcTimerAction+0x90>
  {
    potAdcRawValue = ADCW;
 7f6:	84 b1       	in	r24, 0x04	; 4
 7f8:	95 b1       	in	r25, 0x05	; 5
 7fa:	90 93 75 00 	sts	0x0075, r25	; 0x800075 <potAdcRawValue+0x1>
 7fe:	80 93 74 00 	sts	0x0074, r24	; 0x800074 <potAdcRawValue>
    ADCSRA |= _BV(ADSC);          // start new measurement
 802:	36 9a       	sbi	0x06, 6	; 6

    #if NB_SAMPLES_LOG2 == 0

      potAdcSpeedValue
                = timeFilter( mapSpeedVal( deltaFilter( potAdcRawValue ) ) );
 804:	40 91 74 00 	lds	r20, 0x0074	; 0x800074 <potAdcRawValue>
 808:	50 91 75 00 	lds	r21, 0x0075	; 0x800075 <potAdcRawValue+0x1>
  #define FILTER_DELTA 3    // testing shows that 1 should be ok
                            // 0: disable filter (for testing)

  static uint16_t deltaFilterState = 0;

  int16_t delta = abs( (int16_t)deltaFilterState - (int16_t)adcVal);
 80c:	80 91 72 00 	lds	r24, 0x0072	; 0x800072 <deltaFilterState.1667>
 810:	90 91 73 00 	lds	r25, 0x0073	; 0x800073 <deltaFilterState.1667+0x1>
 814:	84 1b       	sub	r24, r20
 816:	95 0b       	sbc	r25, r21
 818:	9c 01       	movw	r18, r24
 81a:	22 f4       	brpl	.+8      	; 0x824 <potAdcTimerAction+0x32>
 81c:	22 27       	eor	r18, r18
 81e:	33 27       	eor	r19, r19
 820:	28 1b       	sub	r18, r24
 822:	39 0b       	sbc	r19, r25
  if( delta >= FILTER_DELTA ) {
 824:	23 30       	cpi	r18, 0x03	; 3
 826:	31 05       	cpc	r19, r1
 828:	24 f0       	brlt	.+8      	; 0x832 <potAdcTimerAction+0x40>
    deltaFilterState = adcVal;
 82a:	50 93 73 00 	sts	0x0073, r21	; 0x800073 <deltaFilterState.1667+0x1>
 82e:	40 93 72 00 	sts	0x0072, r20	; 0x800072 <deltaFilterState.1667>
 * Map pot values 0..1023 to dcc/loconet speed 0,2..126
 * @param speed
 * @return
 */
static inline uint8_t mapSpeedVal( uint16_t adcValue ) {
  uint8_t speedVal = (uint8_t) (adcValue >> 3);
 832:	20 91 72 00 	lds	r18, 0x0072	; 0x800072 <deltaFilterState.1667>
 836:	30 91 73 00 	lds	r19, 0x0073	; 0x800073 <deltaFilterState.1667+0x1>
 83a:	36 95       	lsr	r19
 83c:	27 95       	ror	r18
 83e:	36 95       	lsr	r19
 840:	27 95       	ror	r18
 842:	36 95       	lsr	r19
 844:	27 95       	ror	r18
 846:	82 2f       	mov	r24, r18
  if( speedVal > 0 ) {
 848:	22 23       	and	r18, r18
 84a:	11 f0       	breq	.+4      	; 0x850 <potAdcTimerAction+0x5e>
    speedVal++; //skip E_STOP
 84c:	81 e0       	ldi	r24, 0x01	; 1
 84e:	82 0f       	add	r24, r18
                         // time. potAdcTimerAction() is called every
                         // KEY_POLL_TIME ms. (-> sysdef.h)

  static uint8_t timeFilterState = 0;
  static uint8_t count = 0;
  if( count > 0 ) {
 850:	90 91 71 00 	lds	r25, 0x0071	; 0x800071 <count.1677>
 854:	99 23       	and	r25, r25
 856:	29 f0       	breq	.+10     	; 0x862 <potAdcTimerAction+0x70>
    count--;
 858:	91 50       	subi	r25, 0x01	; 1
 85a:	90 93 71 00 	sts	0x0071, r25	; 0x800071 <count.1677>
  }
  if( count == 0 && speedVal != timeFilterState ) {
 85e:	91 11       	cpse	r25, r1
 860:	0c c0       	rjmp	.+24     	; 0x87a <potAdcTimerAction+0x88>
 862:	8f 37       	cpi	r24, 0x7F	; 127
 864:	08 f0       	brcs	.+2      	; 0x868 <potAdcTimerAction+0x76>
 866:	8e e7       	ldi	r24, 0x7E	; 126
 868:	90 91 70 00 	lds	r25, 0x0070	; 0x800070 <timeFilterState.1676>
 86c:	98 17       	cp	r25, r24
 86e:	29 f0       	breq	.+10     	; 0x87a <potAdcTimerAction+0x88>
    timeFilterState = speedVal;
 870:	80 93 70 00 	sts	0x0070, r24	; 0x800070 <timeFilterState.1676>
    count = FILTER_TIME;
 874:	8a e0       	ldi	r24, 0x0A	; 10
 876:	80 93 71 00 	sts	0x0071, r24	; 0x800071 <count.1677>
  }
  return timeFilterState;
 87a:	80 91 70 00 	lds	r24, 0x0070	; 0x800070 <timeFilterState.1676>
    ADCSRA |= _BV(ADSC);          // start new measurement

    #if NB_SAMPLES_LOG2 == 0

      potAdcSpeedValue
                = timeFilter( mapSpeedVal( deltaFilter( potAdcRawValue ) ) );
 87e:	80 93 76 00 	sts	0x0076, r24	; 0x800076 <potAdcSpeedValue>
 882:	08 95       	ret

00000884 <__vector_5>:
* incoming data.
*
**************************************************************************/

ISR(LN_SB_SIGNAL)
{
 884:	1f 92       	push	r1
 886:	0f 92       	push	r0
 888:	0f b6       	in	r0, 0x3f	; 63
 88a:	0f 92       	push	r0
 88c:	11 24       	eor	r1, r1
 88e:	8f 93       	push	r24
 890:	9f 93       	push	r25
    // Disable the Input Comparator Interrupt
  cbi( LN_SB_INT_ENABLE_REG, LN_SB_INT_ENABLE_BIT );     
 892:	89 b7       	in	r24, 0x39	; 57
 894:	8f 7d       	andi	r24, 0xDF	; 223
 896:	89 bf       	out	0x39, r24	; 57
#ifdef RX_MONITOR
  cbi(PORTD, PD1);
#endif

    // Get the Current Timer1 Count and Add the offset for the Compare target
  lnCompareTarget = LN_TMR_INP_CAPT_REG + LN_TIMER_RX_START_PERIOD ;
 898:	86 b5       	in	r24, 0x26	; 38
 89a:	97 b5       	in	r25, 0x27	; 39
 89c:	89 56       	subi	r24, 0x69	; 105
 89e:	9d 4f       	sbci	r25, 0xFD	; 253
 8a0:	90 93 aa 01 	sts	0x01AA, r25	; 0x8001aa <lnCompareTarget+0x1>
 8a4:	80 93 a9 01 	sts	0x01A9, r24	; 0x8001a9 <lnCompareTarget>
  LN_TMR_OUTP_CAPT_REG = lnCompareTarget ;
 8a8:	80 91 a9 01 	lds	r24, 0x01A9	; 0x8001a9 <lnCompareTarget>
 8ac:	90 91 aa 01 	lds	r25, 0x01AA	; 0x8001aa <lnCompareTarget+0x1>
 8b0:	9b bd       	out	0x2b, r25	; 43
 8b2:	8a bd       	out	0x2a, r24	; 42

    // Clear the current Compare interrupt status bit and enable the Compare interrupt
  sbi(LN_TMR_INT_STATUS_REG, LN_TMR_INT_STATUS_BIT) ;
 8b4:	88 b7       	in	r24, 0x38	; 56
 8b6:	80 61       	ori	r24, 0x10	; 16
 8b8:	88 bf       	out	0x38, r24	; 56
  sbi(LN_TMR_INT_ENABLE_REG, LN_TMR_INT_ENABLE_BIT) ; 
 8ba:	89 b7       	in	r24, 0x39	; 57
 8bc:	80 61       	ori	r24, 0x10	; 16
 8be:	89 bf       	out	0x39, r24	; 57

    // Set the State to indicate that we have begun to Receive
  lnState = LN_ST_RX ;
 8c0:	84 e0       	ldi	r24, 0x04	; 4
 8c2:	80 93 ad 01 	sts	0x01AD, r24	; 0x8001ad <lnState>

    // Reset the bit counter so that on first increment it is on 0
  lnBitCount = 0;
 8c6:	10 92 ae 01 	sts	0x01AE, r1	; 0x8001ae <lnBitCount>
}
 8ca:	9f 91       	pop	r25
 8cc:	8f 91       	pop	r24
 8ce:	0f 90       	pop	r0
 8d0:	0f be       	out	0x3f, r0	; 63
 8d2:	0f 90       	pop	r0
 8d4:	1f 90       	pop	r1
 8d6:	18 95       	reti

000008d8 <__vector_6>:
* it samples the bit and shifts it into the buffer.
*
**************************************************************************/

ISR(LN_TMR_SIGNAL)     /* signal handler for timer0 overflow */
{
 8d8:	1f 92       	push	r1
 8da:	0f 92       	push	r0
 8dc:	0f b6       	in	r0, 0x3f	; 63
 8de:	0f 92       	push	r0
 8e0:	11 24       	eor	r1, r1
 8e2:	0f 93       	push	r16
 8e4:	1f 93       	push	r17
 8e6:	2f 93       	push	r18
 8e8:	3f 93       	push	r19
 8ea:	4f 93       	push	r20
 8ec:	5f 93       	push	r21
 8ee:	6f 93       	push	r22
 8f0:	7f 93       	push	r23
 8f2:	8f 93       	push	r24
 8f4:	9f 93       	push	r25
 8f6:	af 93       	push	r26
 8f8:	bf 93       	push	r27
 8fa:	cf 93       	push	r28
 8fc:	df 93       	push	r29
 8fe:	ef 93       	push	r30
 900:	ff 93       	push	r31
    // Advance the Compare Target
  lnCompareTarget += LN_TIMER_RX_RELOAD_PERIOD ;
 902:	80 91 a9 01 	lds	r24, 0x01A9	; 0x8001a9 <lnCompareTarget>
 906:	90 91 aa 01 	lds	r25, 0x01AA	; 0x8001aa <lnCompareTarget+0x1>
 90a:	86 54       	subi	r24, 0x46	; 70
 90c:	9e 4f       	sbci	r25, 0xFE	; 254
 90e:	90 93 aa 01 	sts	0x01AA, r25	; 0x8001aa <lnCompareTarget+0x1>
 912:	80 93 a9 01 	sts	0x01A9, r24	; 0x8001a9 <lnCompareTarget>
  LN_TMR_OUTP_CAPT_REG = lnCompareTarget ;
 916:	80 91 a9 01 	lds	r24, 0x01A9	; 0x8001a9 <lnCompareTarget>
 91a:	90 91 aa 01 	lds	r25, 0x01AA	; 0x8001aa <lnCompareTarget+0x1>
 91e:	9b bd       	out	0x2b, r25	; 43
 920:	8a bd       	out	0x2a, r24	; 42

  lnBitCount++;                         //Increment bit_counter
 922:	80 91 ae 01 	lds	r24, 0x01AE	; 0x8001ae <lnBitCount>
 926:	8f 5f       	subi	r24, 0xFF	; 255
 928:	80 93 ae 01 	sts	0x01AE, r24	; 0x8001ae <lnBitCount>

    // Are we in the RX State
  if( lnState == LN_ST_RX )                // Are we in RX mode
 92c:	80 91 ad 01 	lds	r24, 0x01AD	; 0x8001ad <lnState>
 930:	84 30       	cpi	r24, 0x04	; 4
 932:	09 f0       	breq	.+2      	; 0x936 <__vector_6+0x5e>
 934:	3f c0       	rjmp	.+126    	; 0x9b4 <__vector_6+0xdc>
  {
    if( lnBitCount < 9)               // Are we in the Stop Bits phase
 936:	80 91 ae 01 	lds	r24, 0x01AE	; 0x8001ae <lnBitCount>
 93a:	89 30       	cpi	r24, 0x09	; 9
 93c:	68 f4       	brcc	.+26     	; 0x958 <__vector_6+0x80>
    {
      lnCurrentByte >>= 1;
 93e:	80 91 a8 01 	lds	r24, 0x01A8	; 0x8001a8 <lnCurrentByte>
 942:	86 95       	lsr	r24
 944:	80 93 a8 01 	sts	0x01A8, r24	; 0x8001a8 <lnCurrentByte>
#ifdef LN_SW_UART_RX_INVERTED
      if( bit_is_clear(LN_RX_PORT, LN_RX_BIT))
#else
      if( bit_is_set(LN_RX_PORT, LN_RX_BIT))
 948:	45 9b       	sbis	0x08, 5	; 8
 94a:	ed c0       	rjmp	.+474    	; 0xb26 <__vector_6+0x24e>
#endif

        lnCurrentByte |= 0x80;
 94c:	80 91 a8 01 	lds	r24, 0x01A8	; 0x8001a8 <lnCurrentByte>
 950:	80 68       	ori	r24, 0x80	; 128
 952:	80 93 a8 01 	sts	0x01A8, r24	; 0x8001a8 <lnCurrentByte>
 956:	e7 c0       	rjmp	.+462    	; 0xb26 <__vector_6+0x24e>
      return ;
    }

      // Clear the Start Bit Interrupt Status Flag and Enable ready to 
      // detect the next Start Bit
    sbi( LN_SB_INT_STATUS_REG, LN_SB_INT_STATUS_BIT ) ;
 958:	88 b7       	in	r24, 0x38	; 56
 95a:	80 62       	ori	r24, 0x20	; 32
 95c:	88 bf       	out	0x38, r24	; 56
    sbi( LN_SB_INT_ENABLE_REG, LN_SB_INT_ENABLE_BIT ) ;
 95e:	89 b7       	in	r24, 0x39	; 57
 960:	80 62       	ori	r24, 0x20	; 32
 962:	89 bf       	out	0x39, r24	; 57

      // If the Stop bit is not Set then we have a Framing Error
#ifdef LN_SW_UART_RX_INVERTED
    if( bit_is_set(LN_RX_PORT,LN_RX_BIT) )
#else
    if( bit_is_clear(LN_RX_PORT,LN_RX_BIT) )
 964:	45 99       	sbic	0x08, 5	; 8
 966:	0a c0       	rjmp	.+20     	; 0x97c <__vector_6+0xa4>
#endif
      lnRxBuffer->Stats.RxErrors++ ;
 968:	e0 91 ab 01 	lds	r30, 0x01AB	; 0x8001ab <lnRxBuffer>
 96c:	f0 91 ac 01 	lds	r31, 0x01AC	; 0x8001ac <lnRxBuffer+0x1>
 970:	e9 57       	subi	r30, 0x79	; 121
 972:	ff 4f       	sbci	r31, 0xFF	; 255
 974:	80 81       	ld	r24, Z
 976:	8f 5f       	subi	r24, 0xFF	; 255
 978:	80 83       	st	Z, r24
 97a:	17 c0       	rjmp	.+46     	; 0x9aa <__vector_6+0xd2>

    else
        // Put the received byte in the buffer
      addByteLnBuf( lnRxBuffer, lnCurrentByte ) ;
 97c:	40 91 a8 01 	lds	r20, 0x01A8	; 0x8001a8 <lnCurrentByte>
 980:	80 91 ab 01 	lds	r24, 0x01AB	; 0x8001ab <lnRxBuffer>
 984:	90 91 ac 01 	lds	r25, 0x01AC	; 0x8001ac <lnRxBuffer+0x1>
void addByteLnBuf( LnBuf *Buffer, byte newByte );
void addMsgLnBuf( LnBuf *Buffer, volatile lnMsg * newMsg );
#else
static inline void addByteLnBuf( LnBuf *Buffer, byte newByte )
{
	Buffer->Buf[ Buffer->WriteIndex++ ] = newByte ;
 988:	fc 01       	movw	r30, r24
 98a:	e0 58       	subi	r30, 0x80	; 128
 98c:	ff 4f       	sbci	r31, 0xFF	; 255
 98e:	30 81       	ld	r19, Z
 990:	21 e0       	ldi	r18, 0x01	; 1
 992:	23 0f       	add	r18, r19
 994:	20 83       	st	Z, r18
 996:	fc 01       	movw	r30, r24
 998:	e3 0f       	add	r30, r19
 99a:	f1 1d       	adc	r31, r1
 99c:	40 83       	st	Z, r20
	if( Buffer->WriteIndex >= LN_BUF_SIZE )
 99e:	22 23       	and	r18, r18
 9a0:	24 f4       	brge	.+8      	; 0x9aa <__vector_6+0xd2>
		Buffer->WriteIndex = 0 ;
 9a2:	fc 01       	movw	r30, r24
 9a4:	e0 58       	subi	r30, 0x80	; 128
 9a6:	ff 4f       	sbci	r31, 0xFF	; 255
 9a8:	10 82       	st	Z, r1

    lnBitCount = 0 ;
 9aa:	10 92 ae 01 	sts	0x01AE, r1	; 0x8001ae <lnBitCount>
    lnState = LN_ST_CD_BACKOFF ;
 9ae:	81 e0       	ldi	r24, 0x01	; 1
 9b0:	80 93 ad 01 	sts	0x01AD, r24	; 0x8001ad <lnState>
  }


    // Are we in the TX State
  if( lnState == LN_ST_TX )
 9b4:	80 91 ad 01 	lds	r24, 0x01AD	; 0x8001ad <lnState>
 9b8:	83 30       	cpi	r24, 0x03	; 3
 9ba:	09 f0       	breq	.+2      	; 0x9be <__vector_6+0xe6>
 9bc:	7f c0       	rjmp	.+254    	; 0xabc <__vector_6+0x1e4>
  #endif
#else  // inverted is the normal case, just a NPN between TX pin and LN:
  #ifdef LN_SW_UART_RX_INVERTED
    if( ( ( LN_TX_PORT >> LN_TX_BIT ) & 0x01 ) != ( ( LN_RX_PORT >> LN_RX_BIT ) & 0x01 ) )
  #else
    if( ( ( LN_TX_PORT >> LN_TX_BIT ) & 0x01 ) == ( ( LN_RX_PORT >> LN_RX_BIT ) & 0x01 ) )
 9be:	82 b3       	in	r24, 0x12	; 18
 9c0:	98 b1       	in	r25, 0x08	; 8
 9c2:	92 95       	swap	r25
 9c4:	96 95       	lsr	r25
 9c6:	97 70       	andi	r25, 0x07	; 7
 9c8:	82 95       	swap	r24
 9ca:	8f 70       	andi	r24, 0x0F	; 15
 9cc:	89 27       	eor	r24, r25
 9ce:	80 fd       	sbrc	r24, 0
 9d0:	06 c0       	rjmp	.+12     	; 0x9de <__vector_6+0x106>
  #endif
#endif
    {
      lnBitCount = 0 ;
 9d2:	10 92 ae 01 	sts	0x01AE, r1	; 0x8001ae <lnBitCount>
      lnState = LN_ST_TX_COLLISION ;
 9d6:	82 e0       	ldi	r24, 0x02	; 2
 9d8:	80 93 ad 01 	sts	0x01AD, r24	; 0x8001ad <lnState>
 9dc:	6f c0       	rjmp	.+222    	; 0xabc <__vector_6+0x1e4>
    }
      // Send each Bit
    else if( lnBitCount < 9)
 9de:	80 91 ae 01 	lds	r24, 0x01AE	; 0x8001ae <lnBitCount>
 9e2:	89 30       	cpi	r24, 0x09	; 9
 9e4:	68 f4       	brcc	.+26     	; 0xa00 <__vector_6+0x128>
    {
#ifdef TX_START_MEASUREMENT
			cbi(TX_MEASUREMENT_PORT, TX_MEASUREMENT_PIN);
#endif
			
      if( lnCurrentByte & 0x01 )
 9e6:	80 91 a8 01 	lds	r24, 0x01A8	; 0x8001a8 <lnCurrentByte>
 9ea:	80 ff       	sbrs	r24, 0
 9ec:	02 c0       	rjmp	.+4      	; 0x9f2 <__vector_6+0x11a>
        LN_SW_UART_SET_TX_HIGH
 9ee:	94 98       	cbi	0x12, 4	; 18
 9f0:	01 c0       	rjmp	.+2      	; 0x9f4 <__vector_6+0x11c>

      else
        LN_SW_UART_SET_TX_LOW
 9f2:	94 9a       	sbi	0x12, 4	; 18

      lnCurrentByte >>= 1;
 9f4:	80 91 a8 01 	lds	r24, 0x01A8	; 0x8001a8 <lnCurrentByte>
 9f8:	86 95       	lsr	r24
 9fa:	80 93 a8 01 	sts	0x01A8, r24	; 0x8001a8 <lnCurrentByte>
 9fe:	5e c0       	rjmp	.+188    	; 0xabc <__vector_6+0x1e4>
    }
      // When the Data Bits are done, generate stop-bit
    else if( lnBitCount ==  9)
 a00:	80 91 ae 01 	lds	r24, 0x01AE	; 0x8001ae <lnBitCount>
 a04:	89 30       	cpi	r24, 0x09	; 9
 a06:	11 f4       	brne	.+4      	; 0xa0c <__vector_6+0x134>
      LN_SW_UART_SET_TX_HIGH
 a08:	94 98       	cbi	0x12, 4	; 18
 a0a:	58 c0       	rjmp	.+176    	; 0xabc <__vector_6+0x1e4>

      // Any more bytes in buffer
    else if( ++lnTxIndex < lnTxLength )
 a0c:	80 91 a6 01 	lds	r24, 0x01A6	; 0x8001a6 <lnTxIndex>
 a10:	8f 5f       	subi	r24, 0xFF	; 255
 a12:	80 93 a6 01 	sts	0x01A6, r24	; 0x8001a6 <lnTxIndex>
 a16:	90 91 a7 01 	lds	r25, 0x01A7	; 0x8001a7 <lnTxLength>
 a1a:	89 17       	cp	r24, r25
 a1c:	e8 f4       	brcc	.+58     	; 0xa58 <__vector_6+0x180>
    {
        // Setup for the next byte
      lnBitCount = 0 ;
 a1e:	10 92 ae 01 	sts	0x01AE, r1	; 0x8001ae <lnBitCount>
      lnCurrentByte = lnTxData->data[ lnTxIndex ] ;
 a22:	e0 91 af 01 	lds	r30, 0x01AF	; 0x8001af <lnTxData>
 a26:	f0 91 b0 01 	lds	r31, 0x01B0	; 0x8001b0 <lnTxData+0x1>
 a2a:	80 91 a6 01 	lds	r24, 0x01A6	; 0x8001a6 <lnTxIndex>
 a2e:	e8 0f       	add	r30, r24
 a30:	f1 1d       	adc	r31, r1
 a32:	80 81       	ld	r24, Z
 a34:	80 93 a8 01 	sts	0x01A8, r24	; 0x8001a8 <lnCurrentByte>

        // Begin the Start Bit
      LN_SW_UART_SET_TX_LOW
 a38:	94 9a       	sbi	0x12, 4	; 18
			sbi(TX_MEASUREMENT_PORT, TX_MEASUREMENT_PIN);
#endif

        // Get the Current Timer1 Count and Add the offset for the Compare target
        // added adjustment value for bugfix (Olaf Funke)
      lnCompareTarget = LN_TMR_COUNT_REG + LN_TIMER_TX_RELOAD_PERIOD - LN_TIMER_TX_RELOAD_ADJUST; 
 a3a:	8c b5       	in	r24, 0x2c	; 44
 a3c:	9d b5       	in	r25, 0x2d	; 45
 a3e:	88 5a       	subi	r24, 0xA8	; 168
 a40:	9e 4f       	sbci	r25, 0xFE	; 254
 a42:	90 93 aa 01 	sts	0x01AA, r25	; 0x8001aa <lnCompareTarget+0x1>
 a46:	80 93 a9 01 	sts	0x01A9, r24	; 0x8001a9 <lnCompareTarget>
      LN_TMR_OUTP_CAPT_REG = lnCompareTarget ;
 a4a:	80 91 a9 01 	lds	r24, 0x01A9	; 0x8001a9 <lnCompareTarget>
 a4e:	90 91 aa 01 	lds	r25, 0x01AA	; 0x8001aa <lnCompareTarget+0x1>
 a52:	9b bd       	out	0x2b, r25	; 43
 a54:	8a bd       	out	0x2a, r24	; 42
 a56:	32 c0       	rjmp	.+100    	; 0xabc <__vector_6+0x1e4>
    }
    else
    {
        // Successfully Sent all bytes in the buffer
        // so set the Packet Status to Done
      lnTxSuccess = 1 ;
 a58:	81 e0       	ldi	r24, 0x01	; 1
 a5a:	80 93 a5 01 	sts	0x01A5, r24	; 0x8001a5 <lnTxSuccess>

        // Now copy the TX Packet into the RX Buffer
      addMsgLnBuf( lnRxBuffer, lnTxData );
 a5e:	c0 91 af 01 	lds	r28, 0x01AF	; 0x8001af <lnTxData>
 a62:	d0 91 b0 01 	lds	r29, 0x01B0	; 0x8001b0 <lnTxData+0x1>
 a66:	00 91 ab 01 	lds	r16, 0x01AB	; 0x8001ab <lnRxBuffer>
 a6a:	10 91 ac 01 	lds	r17, 0x01AC	; 0x8001ac <lnRxBuffer+0x1>
static inline void addMsgLnBuf( LnBuf *Buffer, volatile lnMsg * newMsg )
{
	byte	Index ;
	byte 	Length ;

	Length = getLnMsgSize( newMsg ) ;
 a6e:	ce 01       	movw	r24, r28
 a70:	eb d1       	rcall	.+982    	; 0xe48 <getLnMsgSize>
	for( Index = 0; Index < Length; Index++ )
 a72:	88 23       	and	r24, r24
 a74:	f1 f0       	breq	.+60     	; 0xab2 <__vector_6+0x1da>
 a76:	81 50       	subi	r24, 0x01	; 1
 a78:	68 2f       	mov	r22, r24
 a7a:	70 e0       	ldi	r23, 0x00	; 0
 a7c:	6f 5f       	subi	r22, 0xFF	; 255
 a7e:	7f 4f       	sbci	r23, 0xFF	; 255
 a80:	20 e0       	ldi	r18, 0x00	; 0
 a82:	30 e0       	ldi	r19, 0x00	; 0
void addByteLnBuf( LnBuf *Buffer, byte newByte );
void addMsgLnBuf( LnBuf *Buffer, volatile lnMsg * newMsg );
#else
static inline void addByteLnBuf( LnBuf *Buffer, byte newByte )
{
	Buffer->Buf[ Buffer->WriteIndex++ ] = newByte ;
 a84:	f8 01       	movw	r30, r16
 a86:	e0 58       	subi	r30, 0x80	; 128
 a88:	ff 4f       	sbci	r31, 0xFF	; 255
	byte	Index ;
	byte 	Length ;

	Length = getLnMsgSize( newMsg ) ;
	for( Index = 0; Index < Length; Index++ )
		addByteLnBuf(Buffer, newMsg->data[ Index ] ) ;
 a8a:	de 01       	movw	r26, r28
 a8c:	a2 0f       	add	r26, r18
 a8e:	b3 1f       	adc	r27, r19
 a90:	8c 91       	ld	r24, X
void addByteLnBuf( LnBuf *Buffer, byte newByte );
void addMsgLnBuf( LnBuf *Buffer, volatile lnMsg * newMsg );
#else
static inline void addByteLnBuf( LnBuf *Buffer, byte newByte )
{
	Buffer->Buf[ Buffer->WriteIndex++ ] = newByte ;
 a92:	40 81       	ld	r20, Z
 a94:	91 e0       	ldi	r25, 0x01	; 1
 a96:	94 0f       	add	r25, r20
 a98:	90 83       	st	Z, r25
 a9a:	d8 01       	movw	r26, r16
 a9c:	a4 0f       	add	r26, r20
 a9e:	b1 1d       	adc	r27, r1
 aa0:	8c 93       	st	X, r24
	if( Buffer->WriteIndex >= LN_BUF_SIZE )
 aa2:	99 23       	and	r25, r25
 aa4:	0c f4       	brge	.+2      	; 0xaa8 <__vector_6+0x1d0>
		Buffer->WriteIndex = 0 ;
 aa6:	10 82       	st	Z, r1
 aa8:	2f 5f       	subi	r18, 0xFF	; 255
 aaa:	3f 4f       	sbci	r19, 0xFF	; 255
{
	byte	Index ;
	byte 	Length ;

	Length = getLnMsgSize( newMsg ) ;
	for( Index = 0; Index < Length; Index++ )
 aac:	26 17       	cp	r18, r22
 aae:	37 07       	cpc	r19, r23
 ab0:	61 f7       	brne	.-40     	; 0xa8a <__vector_6+0x1b2>

        // Begin CD Backoff state
      lnBitCount = 0 ;
 ab2:	10 92 ae 01 	sts	0x01AE, r1	; 0x8001ae <lnBitCount>
      lnState = LN_ST_CD_BACKOFF ;      
 ab6:	81 e0       	ldi	r24, 0x01	; 1
 ab8:	80 93 ad 01 	sts	0x01AD, r24	; 0x8001ad <lnState>
    }
  }

    // Note we may have got here from a failed TX cycle, if so BitCount will be 0
  if( lnState == LN_ST_TX_COLLISION )
 abc:	80 91 ad 01 	lds	r24, 0x01AD	; 0x8001ad <lnState>
 ac0:	82 30       	cpi	r24, 0x02	; 2
 ac2:	c9 f4       	brne	.+50     	; 0xaf6 <__vector_6+0x21e>
  {
    if( lnBitCount == 0 )
 ac4:	80 91 ae 01 	lds	r24, 0x01AE	; 0x8001ae <lnBitCount>
 ac8:	81 11       	cpse	r24, r1
 aca:	02 c0       	rjmp	.+4      	; 0xad0 <__vector_6+0x1f8>
    {
        // Pull the TX Line low to indicate Collision
      LN_SW_UART_SET_TX_LOW
 acc:	94 9a       	sbi	0x12, 4	; 18
 ace:	13 c0       	rjmp	.+38     	; 0xaf6 <__vector_6+0x21e>
#ifdef COLLISION_MONITOR
      cbi( COLLISION_MONITOR_PORT,COLLISION_MONITOR_BIT ) ;
#endif
    }
    else if( lnBitCount >= LN_COLLISION_TICKS )
 ad0:	80 91 ae 01 	lds	r24, 0x01AE	; 0x8001ae <lnBitCount>
 ad4:	8f 30       	cpi	r24, 0x0F	; 15
 ad6:	78 f0       	brcs	.+30     	; 0xaf6 <__vector_6+0x21e>
    {
        // Release the TX Line
      LN_SW_UART_SET_TX_HIGH
 ad8:	94 98       	cbi	0x12, 4	; 18
#ifdef COLLISION_MONITOR
      sbi( COLLISION_MONITOR_PORT,COLLISION_MONITOR_BIT ) ;
#endif

      lnBitCount = 0 ;
 ada:	10 92 ae 01 	sts	0x01AE, r1	; 0x8001ae <lnBitCount>
      lnState = LN_ST_CD_BACKOFF ;
 ade:	81 e0       	ldi	r24, 0x01	; 1
 ae0:	80 93 ad 01 	sts	0x01AD, r24	; 0x8001ad <lnState>

      lnRxBuffer->Stats.Collisions++ ;
 ae4:	e0 91 ab 01 	lds	r30, 0x01AB	; 0x8001ab <lnRxBuffer>
 ae8:	f0 91 ac 01 	lds	r31, 0x01AC	; 0x8001ac <lnRxBuffer+0x1>
 aec:	e5 57       	subi	r30, 0x75	; 117
 aee:	ff 4f       	sbci	r31, 0xFF	; 255
 af0:	80 81       	ld	r24, Z
 af2:	8f 5f       	subi	r24, 0xFF	; 255
 af4:	80 83       	st	Z, r24
    }
  }

  if( lnState == LN_ST_CD_BACKOFF )
 af6:	80 91 ad 01 	lds	r24, 0x01AD	; 0x8001ad <lnState>
 afa:	81 30       	cpi	r24, 0x01	; 1
 afc:	a1 f4       	brne	.+40     	; 0xb26 <__vector_6+0x24e>
  {
    if( lnBitCount == 0 )
 afe:	80 91 ae 01 	lds	r24, 0x01AE	; 0x8001ae <lnBitCount>
 b02:	81 11       	cpse	r24, r1
 b04:	07 c0       	rjmp	.+14     	; 0xb14 <__vector_6+0x23c>
    {
        // Even though we are waiting, other nodes may try and transmit early
        // so Clear the Start Bit Interrupt Status Flag and Enable ready to 
        // detect the next Start Bit
      sbi( LN_SB_INT_STATUS_REG, LN_SB_INT_STATUS_BIT ) ;
 b06:	88 b7       	in	r24, 0x38	; 56
 b08:	80 62       	ori	r24, 0x20	; 32
 b0a:	88 bf       	out	0x38, r24	; 56
      sbi( LN_SB_INT_ENABLE_REG, LN_SB_INT_ENABLE_BIT ) ;
 b0c:	89 b7       	in	r24, 0x39	; 57
 b0e:	80 62       	ori	r24, 0x20	; 32
 b10:	89 bf       	out	0x39, r24	; 57
 b12:	09 c0       	rjmp	.+18     	; 0xb26 <__vector_6+0x24e>
    }
    else if( lnBitCount >= LN_BACKOFF_MAX )
 b14:	80 91 ae 01 	lds	r24, 0x01AE	; 0x8001ae <lnBitCount>
 b18:	88 33       	cpi	r24, 0x38	; 56
 b1a:	28 f0       	brcs	.+10     	; 0xb26 <__vector_6+0x24e>
    { // declare network to free after maximum backoff delay
      lnState = LN_ST_IDLE ;
 b1c:	10 92 ad 01 	sts	0x01AD, r1	; 0x8001ad <lnState>
      cbi( LN_TMR_INT_ENABLE_REG, LN_TMR_INT_ENABLE_BIT ) ;
 b20:	89 b7       	in	r24, 0x39	; 57
 b22:	8f 7e       	andi	r24, 0xEF	; 239
 b24:	89 bf       	out	0x39, r24	; 57
    }
  }
}
 b26:	ff 91       	pop	r31
 b28:	ef 91       	pop	r30
 b2a:	df 91       	pop	r29
 b2c:	cf 91       	pop	r28
 b2e:	bf 91       	pop	r27
 b30:	af 91       	pop	r26
 b32:	9f 91       	pop	r25
 b34:	8f 91       	pop	r24
 b36:	7f 91       	pop	r23
 b38:	6f 91       	pop	r22
 b3a:	5f 91       	pop	r21
 b3c:	4f 91       	pop	r20
 b3e:	3f 91       	pop	r19
 b40:	2f 91       	pop	r18
 b42:	1f 91       	pop	r17
 b44:	0f 91       	pop	r16
 b46:	0f 90       	pop	r0
 b48:	0f be       	out	0x3f, r0	; 63
 b4a:	0f 90       	pop	r0
 b4c:	1f 90       	pop	r1
 b4e:	18 95       	reti

00000b50 <initLocoNetHardware>:
  sbi(TX_MEASUREMENT_DDR, TX_MEASUREMENT_PIN);
  cbi(TX_MEASUREMENT_PORT, TX_MEASUREMENT_PIN);
#endif

	
	lnRxBuffer = RxBuffer ;
 b50:	90 93 ac 01 	sts	0x01AC, r25	; 0x8001ac <lnRxBuffer+0x1>
 b54:	80 93 ab 01 	sts	0x01AB, r24	; 0x8001ab <lnRxBuffer>

    // Set the TX line to Inactive
  LN_SW_UART_SET_TX_HIGH
 b58:	94 98       	cbi	0x12, 4	; 18
  sbi( LN_TX_DDR, LN_TX_BIT ) ;
 b5a:	8c 9a       	sbi	0x11, 4	; 17
	ACSR |= (1<<ACBG)|(1<<ACO)|(1<<ACIC);	// turn on comparitor, bandgap, output, input capture
	ADMUX |= (1<<REFS0)|(1<<REFS1)|1;		//choose internal 2.56V source and Chl 1
	TCCR1B = (TCCR1B & 0xF8) | (1<<ICES1) | LN_TMR_PRESCALER ;    		// Set Rising Edge and Timer Clock Source 
#elif (defined wBOARD_FREDI || defined LN_SW_USE_AC_AS_IN_FREDI)
	// Enable Analog Comparator to Trigger the Input Capture unit
	ACSR = (1<<ACI) | (1<<ACIS1) | (1<<ACIS0) | (1<<ACIC) ;
 b5c:	87 e1       	ldi	r24, 0x17	; 23
 b5e:	88 b9       	out	0x08, r24	; 8
    ACSR = 1<<ACD ;
  #endif
//	TCCR1B |= (1<<ICNC1) ;    		// Enable Noise Canceller 
#endif

  lnState = LN_ST_IDLE ;
 b60:	10 92 ad 01 	sts	0x01AD, r1	; 0x8001ad <lnState>

    //Clear StartBit Interrupt flag
  sbi( LN_SB_INT_STATUS_REG, LN_SB_INT_STATUS_BIT ) ;
 b64:	88 b7       	in	r24, 0x38	; 56
 b66:	80 62       	ori	r24, 0x20	; 32
 b68:	88 bf       	out	0x38, r24	; 56

    //Enable StartBit Interrupt
  sbi( LN_SB_INT_ENABLE_REG, LN_SB_INT_ENABLE_BIT ) ;
 b6a:	89 b7       	in	r24, 0x39	; 57
 b6c:	80 62       	ori	r24, 0x20	; 32
 b6e:	89 bf       	out	0x39, r24	; 57

    // Set Timer Clock Source 
  LN_TMR_CONTROL_REG = (LN_TMR_CONTROL_REG & 0xF8) | LN_TMR_PRESCALER ;
 b70:	8e b5       	in	r24, 0x2e	; 46
 b72:	88 7f       	andi	r24, 0xF8	; 248
 b74:	81 60       	ori	r24, 0x01	; 1
 b76:	8e bd       	out	0x2e, r24	; 46
 b78:	08 95       	ret

00000b7a <sendLocoNetPacketTry>:
}


LN_STATUS sendLocoNetPacketTry(lnMsg *TxData, unsigned char ucPrioDelay)
{
 b7a:	1f 93       	push	r17
 b7c:	cf 93       	push	r28
 b7e:	df 93       	push	r29
 b80:	ec 01       	movw	r28, r24
 b82:	16 2f       	mov	r17, r22
  byte  CheckSum ;
  byte  CheckLength ;

  lnTxLength = getLnMsgSize( TxData ) ;
 b84:	61 d1       	rcall	.+706    	; 0xe48 <getLnMsgSize>
 b86:	80 93 a7 01 	sts	0x01A7, r24	; 0x8001a7 <lnTxLength>

  // First calculate the checksum as it may not have been done
  CheckLength = lnTxLength - 1 ;
 b8a:	80 91 a7 01 	lds	r24, 0x01A7	; 0x8001a7 <lnTxLength>
 b8e:	81 50       	subi	r24, 0x01	; 1
  CheckSum = 0xFF ;

  for( lnTxIndex = 0; lnTxIndex < CheckLength; lnTxIndex++ )
 b90:	10 92 a6 01 	sts	0x01A6, r1	; 0x8001a6 <lnTxIndex>
 b94:	90 91 a6 01 	lds	r25, 0x01A6	; 0x8001a6 <lnTxIndex>
 b98:	98 17       	cp	r25, r24
 b9a:	90 f4       	brcc	.+36     	; 0xbc0 <sendLocoNetPacketTry+0x46>
 b9c:	2f ef       	ldi	r18, 0xFF	; 255
      CheckSum ^= TxData->data[ lnTxIndex ] ;
 b9e:	90 91 a6 01 	lds	r25, 0x01A6	; 0x8001a6 <lnTxIndex>
 ba2:	fe 01       	movw	r30, r28
 ba4:	e9 0f       	add	r30, r25
 ba6:	f1 1d       	adc	r31, r1
 ba8:	90 81       	ld	r25, Z
 baa:	29 27       	eor	r18, r25

  // First calculate the checksum as it may not have been done
  CheckLength = lnTxLength - 1 ;
  CheckSum = 0xFF ;

  for( lnTxIndex = 0; lnTxIndex < CheckLength; lnTxIndex++ )
 bac:	90 91 a6 01 	lds	r25, 0x01A6	; 0x8001a6 <lnTxIndex>
 bb0:	9f 5f       	subi	r25, 0xFF	; 255
 bb2:	90 93 a6 01 	sts	0x01A6, r25	; 0x8001a6 <lnTxIndex>
 bb6:	90 91 a6 01 	lds	r25, 0x01A6	; 0x8001a6 <lnTxIndex>
 bba:	98 17       	cp	r25, r24
 bbc:	80 f3       	brcs	.-32     	; 0xb9e <sendLocoNetPacketTry+0x24>
 bbe:	01 c0       	rjmp	.+2      	; 0xbc2 <sendLocoNetPacketTry+0x48>

  lnTxLength = getLnMsgSize( TxData ) ;

  // First calculate the checksum as it may not have been done
  CheckLength = lnTxLength - 1 ;
  CheckSum = 0xFF ;
 bc0:	2f ef       	ldi	r18, 0xFF	; 255

  for( lnTxIndex = 0; lnTxIndex < CheckLength; lnTxIndex++ )
      CheckSum ^= TxData->data[ lnTxIndex ] ;
  
  TxData->data[ CheckLength ] = CheckSum ; 
 bc2:	fe 01       	movw	r30, r28
 bc4:	e8 0f       	add	r30, r24
 bc6:	f1 1d       	adc	r31, r1
 bc8:	20 83       	st	Z, r18
  // clip maximum prio delay
  if (ucPrioDelay > LN_BACKOFF_MAX)
    ucPrioDelay = LN_BACKOFF_MAX;

  // if priority delay was waited now, declare net as free for this try
  cli();  // disabling interrupt to avoid confusion by ISR changing lnState while we want to do it
 bca:	f8 94       	cli
  if (lnState == LN_ST_CD_BACKOFF)
 bcc:	80 91 ad 01 	lds	r24, 0x01AD	; 0x8001ad <lnState>
 bd0:	81 30       	cpi	r24, 0x01	; 1
 bd2:	61 f4       	brne	.+24     	; 0xbec <sendLocoNetPacketTry+0x72>
  {
    if (lnBitCount >= ucPrioDelay)  // Likely we don't want to wait as long as
 bd4:	80 91 ae 01 	lds	r24, 0x01AE	; 0x8001ae <lnBitCount>
 bd8:	19 33       	cpi	r17, 0x39	; 57
 bda:	08 f0       	brcs	.+2      	; 0xbde <sendLocoNetPacketTry+0x64>
 bdc:	18 e3       	ldi	r17, 0x38	; 56
 bde:	81 17       	cp	r24, r17
 be0:	28 f0       	brcs	.+10     	; 0xbec <sendLocoNetPacketTry+0x72>
    {                               // the timer ISR waits its maximum delay.
      lnState = LN_ST_IDLE ;
 be2:	10 92 ad 01 	sts	0x01AD, r1	; 0x8001ad <lnState>
      cbi( LN_TMR_INT_ENABLE_REG, LN_TMR_INT_ENABLE_BIT ) ;
 be6:	89 b7       	in	r24, 0x39	; 57
 be8:	8f 7e       	andi	r24, 0xEF	; 239
 bea:	89 bf       	out	0x39, r24	; 57
    }
  }
  sei();  // a delayed start bit interrupt will happen now,
 bec:	78 94       	sei
          // a delayed timer interrupt was stalled

  // If the Network is not Idle, don't start the packet
  if (lnState == LN_ST_CD_BACKOFF)
 bee:	80 91 ad 01 	lds	r24, 0x01AD	; 0x8001ad <lnState>
 bf2:	81 30       	cpi	r24, 0x01	; 1
 bf4:	39 f4       	brne	.+14     	; 0xc04 <sendLocoNetPacketTry+0x8a>
  {
    if (lnBitCount < LN_CARRIER_TICKS)   // in carrier detect timer?
 bf6:	90 91 ae 01 	lds	r25, 0x01AE	; 0x8001ae <lnBitCount>
 bfa:	94 31       	cpi	r25, 0x14	; 20
 bfc:	08 f0       	brcs	.+2      	; 0xc00 <sendLocoNetPacketTry+0x86>
 bfe:	57 c0       	rjmp	.+174    	; 0xcae <sendLocoNetPacketTry+0x134>
 c00:	80 e0       	ldi	r24, 0x00	; 0
 c02:	55 c0       	rjmp	.+170    	; 0xcae <sendLocoNetPacketTry+0x134>
      return LN_CD_BACKOFF;
    else
      return LN_PRIO_BACKOFF;
  }

  if( lnState != LN_ST_IDLE )
 c04:	80 91 ad 01 	lds	r24, 0x01AD	; 0x8001ad <lnState>
 c08:	81 11       	cpse	r24, r1
 c0a:	4e c0       	rjmp	.+156    	; 0xca8 <sendLocoNetPacketTry+0x12e>
    return LN_NETWORK_BUSY;  // neither idle nor backoff -> busy

  // We need to do this with interrupts off.
  // The last time we check for free net until sending our start bit
  // must be as short as possible, not interrupted.
  cli() ;
 c0c:	f8 94       	cli
  // Before we do anything else - Disable StartBit Interrupt
  cbi( LN_SB_INT_ENABLE_REG, LN_SB_INT_ENABLE_BIT ) ;
 c0e:	89 b7       	in	r24, 0x39	; 57
 c10:	8f 7d       	andi	r24, 0xDF	; 223
 c12:	89 bf       	out	0x39, r24	; 57
  if (bit_is_set(LN_SB_INT_STATUS_REG, LN_SB_INT_STATUS_BIT))
 c14:	08 b6       	in	r0, 0x38	; 56
 c16:	05 fe       	sbrs	r0, 5
 c18:	06 c0       	rjmp	.+12     	; 0xc26 <sendLocoNetPacketTry+0xac>
  {
    // first we disabled it, than before sending the start bit, we found out
    // that somebody was faster by examining the start bit interrupt request flag
    sbi( LN_SB_INT_ENABLE_REG, LN_SB_INT_ENABLE_BIT ) ;
 c1a:	89 b7       	in	r24, 0x39	; 57
 c1c:	80 62       	ori	r24, 0x20	; 32
 c1e:	89 bf       	out	0x39, r24	; 57
    sei() ;  // receive now what our rival is sending
 c20:	78 94       	sei
    return LN_NETWORK_BUSY;
 c22:	82 e0       	ldi	r24, 0x02	; 2
 c24:	44 c0       	rjmp	.+136    	; 0xcae <sendLocoNetPacketTry+0x134>
  }

  LN_SW_UART_SET_TX_LOW        // Begin the Start Bit
 c26:	94 9a       	sbi	0x12, 4	; 18
  // added adjustment value for bugfix (Olaf Funke)
#ifdef TX_START_MEASUREMENT
	sbi(TX_MEASUREMENT_PORT, TX_MEASUREMENT_PIN);
#endif
	
  lnCompareTarget = LN_TMR_COUNT_REG + LN_TIMER_TX_RELOAD_PERIOD - LN_TIMER_TX_RELOAD_ADJUST;
 c28:	8c b5       	in	r24, 0x2c	; 44
 c2a:	9d b5       	in	r25, 0x2d	; 45
 c2c:	88 5a       	subi	r24, 0xA8	; 168
 c2e:	9e 4f       	sbci	r25, 0xFE	; 254
 c30:	90 93 aa 01 	sts	0x01AA, r25	; 0x8001aa <lnCompareTarget+0x1>
 c34:	80 93 a9 01 	sts	0x01A9, r24	; 0x8001a9 <lnCompareTarget>
  LN_TMR_OUTP_CAPT_REG = lnCompareTarget ;
 c38:	80 91 a9 01 	lds	r24, 0x01A9	; 0x8001a9 <lnCompareTarget>
 c3c:	90 91 aa 01 	lds	r25, 0x01AA	; 0x8001aa <lnCompareTarget+0x1>
 c40:	9b bd       	out	0x2b, r25	; 43
 c42:	8a bd       	out	0x2a, r24	; 42

  sei() ;
 c44:	78 94       	sei

  lnTxData = TxData ;
 c46:	d0 93 b0 01 	sts	0x01B0, r29	; 0x8001b0 <lnTxData+0x1>
 c4a:	c0 93 af 01 	sts	0x01AF, r28	; 0x8001af <lnTxData>
  lnTxIndex = 0 ;
 c4e:	10 92 a6 01 	sts	0x01A6, r1	; 0x8001a6 <lnTxIndex>
  lnTxSuccess = 0 ;
 c52:	10 92 a5 01 	sts	0x01A5, r1	; 0x8001a5 <lnTxSuccess>

    // Load the first Byte
  lnCurrentByte = TxData->data[ 0 ] ;
 c56:	88 81       	ld	r24, Y
 c58:	80 93 a8 01 	sts	0x01A8, r24	; 0x8001a8 <lnCurrentByte>

    // Set the State to Transmit
  lnState = LN_ST_TX ;                      
 c5c:	83 e0       	ldi	r24, 0x03	; 3
 c5e:	80 93 ad 01 	sts	0x01AD, r24	; 0x8001ad <lnState>

    // Reset the bit counter
  lnBitCount = 0 ;                          
 c62:	10 92 ae 01 	sts	0x01AE, r1	; 0x8001ae <lnBitCount>

    // Clear the current Compare interrupt status bit and enable the Compare interrupt
  sbi(LN_TMR_INT_STATUS_REG, LN_TMR_INT_STATUS_BIT) ;
 c66:	88 b7       	in	r24, 0x38	; 56
 c68:	80 61       	ori	r24, 0x10	; 16
 c6a:	88 bf       	out	0x38, r24	; 56
  sbi(LN_TMR_INT_ENABLE_REG, LN_TMR_INT_ENABLE_BIT) ; 
 c6c:	89 b7       	in	r24, 0x39	; 57
 c6e:	80 61       	ori	r24, 0x10	; 16
 c70:	89 bf       	out	0x39, r24	; 57

  // now busy waiting until the interrupts did the rest
  while (lnState == LN_ST_TX) {}
 c72:	80 91 ad 01 	lds	r24, 0x01AD	; 0x8001ad <lnState>
 c76:	83 30       	cpi	r24, 0x03	; 3
 c78:	e1 f3       	breq	.-8      	; 0xc72 <sendLocoNetPacketTry+0xf8>

  if (lnTxSuccess)
 c7a:	80 91 a5 01 	lds	r24, 0x01A5	; 0x8001a5 <lnTxSuccess>
 c7e:	88 23       	and	r24, r24
 c80:	69 f0       	breq	.+26     	; 0xc9c <sendLocoNetPacketTry+0x122>
  {
    lnRxBuffer->Stats.TxPackets++ ;
 c82:	e0 91 ab 01 	lds	r30, 0x01AB	; 0x8001ab <lnRxBuffer>
 c86:	f0 91 ac 01 	lds	r31, 0x01AC	; 0x8001ac <lnRxBuffer+0x1>
 c8a:	e8 57       	subi	r30, 0x78	; 120
 c8c:	ff 4f       	sbci	r31, 0xFF	; 255
 c8e:	80 81       	ld	r24, Z
 c90:	91 81       	ldd	r25, Z+1	; 0x01
 c92:	01 96       	adiw	r24, 0x01	; 1
 c94:	91 83       	std	Z+1, r25	; 0x01
 c96:	80 83       	st	Z, r24
    return LN_DONE;
 c98:	83 e0       	ldi	r24, 0x03	; 3
 c9a:	09 c0       	rjmp	.+18     	; 0xcae <sendLocoNetPacketTry+0x134>
  }

  if (lnState == LN_ST_TX_COLLISION)
 c9c:	80 91 ad 01 	lds	r24, 0x01AD	; 0x8001ad <lnState>
 ca0:	82 30       	cpi	r24, 0x02	; 2
 ca2:	21 f0       	breq	.+8      	; 0xcac <sendLocoNetPacketTry+0x132>
  {
    return LN_COLLISION;
  }

  return LN_UNKNOWN_ERROR; // everything else is an error
 ca4:	85 e0       	ldi	r24, 0x05	; 5
 ca6:	03 c0       	rjmp	.+6      	; 0xcae <sendLocoNetPacketTry+0x134>
    else
      return LN_PRIO_BACKOFF;
  }

  if( lnState != LN_ST_IDLE )
    return LN_NETWORK_BUSY;  // neither idle nor backoff -> busy
 ca8:	82 e0       	ldi	r24, 0x02	; 2
 caa:	01 c0       	rjmp	.+2      	; 0xcae <sendLocoNetPacketTry+0x134>
    return LN_DONE;
  }

  if (lnState == LN_ST_TX_COLLISION)
  {
    return LN_COLLISION;
 cac:	84 e0       	ldi	r24, 0x04	; 4
  }

  return LN_UNKNOWN_ERROR; // everything else is an error
}
 cae:	df 91       	pop	r29
 cb0:	cf 91       	pop	r28
 cb2:	1f 91       	pop	r17
 cb4:	08 95       	ret

00000cb6 <__vector_9>:
volatile byte SlowTimerTicks = 0 ;
volatile byte FastTimerTicks = 0 ;
volatile word DelayTimerTicks = 0 ;

ISR(TIMER0_OVF_vect)
{
 cb6:	1f 92       	push	r1
 cb8:	0f 92       	push	r0
 cba:	0f b6       	in	r0, 0x3f	; 63
 cbc:	0f 92       	push	r0
 cbe:	11 24       	eor	r1, r1
 cc0:	8f 93       	push	r24
 cc2:	9f 93       	push	r25
  TCNT0 = (byte) TICK_RELOAD ;
 cc4:	84 ee       	ldi	r24, 0xE4	; 228
 cc6:	82 bf       	out	0x32, r24	; 50

  FastTimerTicks++;
 cc8:	80 91 79 00 	lds	r24, 0x0079	; 0x800079 <FastTimerTicks>
 ccc:	8f 5f       	subi	r24, 0xFF	; 255
 cce:	80 93 79 00 	sts	0x0079, r24	; 0x800079 <FastTimerTicks>

  if( ++SlowTimerAccumulator >= 100 )
 cd2:	80 91 7b 00 	lds	r24, 0x007B	; 0x80007b <SlowTimerAccumulator>
 cd6:	8f 5f       	subi	r24, 0xFF	; 255
 cd8:	84 36       	cpi	r24, 0x64	; 100
 cda:	18 f4       	brcc	.+6      	; 0xce2 <__vector_9+0x2c>
 cdc:	80 93 7b 00 	sts	0x007B, r24	; 0x80007b <SlowTimerAccumulator>
 ce0:	07 c0       	rjmp	.+14     	; 0xcf0 <__vector_9+0x3a>
  {
    SlowTimerAccumulator = 0 ;
 ce2:	10 92 7b 00 	sts	0x007B, r1	; 0x80007b <SlowTimerAccumulator>

    SlowTimerTicks++;
 ce6:	80 91 7a 00 	lds	r24, 0x007A	; 0x80007a <SlowTimerTicks>
 cea:	8f 5f       	subi	r24, 0xFF	; 255
 cec:	80 93 7a 00 	sts	0x007A, r24	; 0x80007a <SlowTimerTicks>
  }
	
	if( DelayTimerTicks )
 cf0:	80 91 77 00 	lds	r24, 0x0077	; 0x800077 <DelayTimerTicks>
 cf4:	90 91 78 00 	lds	r25, 0x0078	; 0x800078 <DelayTimerTicks+0x1>
 cf8:	89 2b       	or	r24, r25
 cfa:	49 f0       	breq	.+18     	; 0xd0e <__vector_9+0x58>
		DelayTimerTicks--;
 cfc:	80 91 77 00 	lds	r24, 0x0077	; 0x800077 <DelayTimerTicks>
 d00:	90 91 78 00 	lds	r25, 0x0078	; 0x800078 <DelayTimerTicks+0x1>
 d04:	01 97       	sbiw	r24, 0x01	; 1
 d06:	90 93 78 00 	sts	0x0078, r25	; 0x800078 <DelayTimerTicks+0x1>
 d0a:	80 93 77 00 	sts	0x0077, r24	; 0x800077 <DelayTimerTicks>
}
 d0e:	9f 91       	pop	r25
 d10:	8f 91       	pop	r24
 d12:	0f 90       	pop	r0
 d14:	0f be       	out	0x3f, r0	; 63
 d16:	0f 90       	pop	r0
 d18:	1f 90       	pop	r1
 d1a:	18 95       	reti

00000d1c <initTimer>:
void initTimer()
{
	#if defined (__AVR_ATmega16__)
	
	    // Get the Current Timer1 Count and Add the offset for the Compare target
	  TCNT0 = (byte) TICK_RELOAD ;
 d1c:	84 ee       	ldi	r24, 0xE4	; 228
 d1e:	82 bf       	out	0x32, r24	; 50
	
	    // Clear the Overflow interrupt status bit and enable the overflow interrupt
	  sbi(TIFR, TOV0) ;
 d20:	88 b7       	in	r24, 0x38	; 56
 d22:	81 60       	ori	r24, 0x01	; 1
 d24:	88 bf       	out	0x38, r24	; 56
	  sbi(TIMSK, TOIE0) ; 
 d26:	89 b7       	in	r24, 0x39	; 57
 d28:	81 60       	ori	r24, 0x01	; 1
 d2a:	89 bf       	out	0x39, r24	; 57
	
	    // Set Timer Clock Source 
	  TCCR0 = (TCCR0 & 0xF8) | TIMER_PRESCALER_CODE ;
 d2c:	83 b7       	in	r24, 0x33	; 51
 d2e:	88 7f       	andi	r24, 0xF8	; 248
 d30:	84 60       	ori	r24, 0x04	; 4
 d32:	83 bf       	out	0x33, r24	; 51
 d34:	08 95       	ret

00000d36 <addTimerAction>:
	#endif	  
	  
}

void addTimerAction( TimerAction *pAction, byte Ticks, byte (*TickAction) (void *UserPointer), void *UserPointer, byte Fast )
{
 d36:	0f 93       	push	r16
 d38:	fc 01       	movw	r30, r24
  byte  StatusReg ;

    // This needs to be done with Interrupts off, save Status reg,
    // disable interrupts and then restore the previous Status reg
    // to enable interrupts again if they were off 
  StatusReg = SREG ;
 d3a:	8f b7       	in	r24, 0x3f	; 63
  cli() ;
 d3c:	f8 94       	cli

  if(Fast)
 d3e:	00 23       	and	r16, r16
 d40:	59 f0       	breq	.+22     	; 0xd58 <addTimerAction+0x22>
  {
    pAction->Next = FastTimerActionList ;
 d42:	a0 91 7c 00 	lds	r26, 0x007C	; 0x80007c <FastTimerActionList>
 d46:	b0 91 7d 00 	lds	r27, 0x007D	; 0x80007d <FastTimerActionList+0x1>
 d4a:	b6 83       	std	Z+6, r27	; 0x06
 d4c:	a5 83       	std	Z+5, r26	; 0x05
    FastTimerActionList = pAction ;
 d4e:	f0 93 7d 00 	sts	0x007D, r31	; 0x80007d <FastTimerActionList+0x1>
 d52:	e0 93 7c 00 	sts	0x007C, r30	; 0x80007c <FastTimerActionList>
 d56:	0a c0       	rjmp	.+20     	; 0xd6c <addTimerAction+0x36>
  }
  else
  {
    pAction->Next = SlowTimerActionList ;
 d58:	a0 91 7e 00 	lds	r26, 0x007E	; 0x80007e <SlowTimerActionList>
 d5c:	b0 91 7f 00 	lds	r27, 0x007F	; 0x80007f <SlowTimerActionList+0x1>
 d60:	b6 83       	std	Z+6, r27	; 0x06
 d62:	a5 83       	std	Z+5, r26	; 0x05
    SlowTimerActionList = pAction ;
 d64:	f0 93 7f 00 	sts	0x007F, r31	; 0x80007f <SlowTimerActionList+0x1>
 d68:	e0 93 7e 00 	sts	0x007E, r30	; 0x80007e <SlowTimerActionList>
  }

  pAction->Ticks = Ticks ;
 d6c:	60 83       	st	Z, r22
  pAction->TickAction = TickAction ;
 d6e:	54 83       	std	Z+4, r21	; 0x04
 d70:	43 83       	std	Z+3, r20	; 0x03
  pAction->UserPointer = UserPointer ;
 d72:	32 83       	std	Z+2, r19	; 0x02
 d74:	21 83       	std	Z+1, r18	; 0x01
  
    // Enable Interrupts if they were on to start with
  SREG = StatusReg ;
 d76:	8f bf       	out	0x3f, r24	; 63
}
 d78:	0f 91       	pop	r16
 d7a:	08 95       	ret

00000d7c <resetTimerAction>:



void resetTimerAction( TimerAction *pAction, byte Ticks )
{
  pAction->Ticks = Ticks ;
 d7c:	fc 01       	movw	r30, r24
 d7e:	60 83       	st	Z, r22
 d80:	08 95       	ret

00000d82 <delayTimer>:
}

void delayTimer( word delayTicks )
{
	DelayTimerTicks = delayTicks ;
 d82:	90 93 78 00 	sts	0x0078, r25	; 0x800078 <DelayTimerTicks+0x1>
 d86:	80 93 77 00 	sts	0x0077, r24	; 0x800077 <DelayTimerTicks>
	
	while( DelayTimerTicks )
 d8a:	80 91 77 00 	lds	r24, 0x0077	; 0x800077 <DelayTimerTicks>
 d8e:	90 91 78 00 	lds	r25, 0x0078	; 0x800078 <DelayTimerTicks+0x1>
 d92:	89 2b       	or	r24, r25
 d94:	d1 f7       	brne	.-12     	; 0xd8a <delayTimer+0x8>
		; // Sit and wait for the interrupt handler to decrement the ticks to 0
}
 d96:	08 95       	ret

00000d98 <processTimerActions>:

void processTimerActions(void)
{
 d98:	0f 93       	push	r16
 d9a:	1f 93       	push	r17
 d9c:	cf 93       	push	r28
 d9e:	df 93       	push	r29
  byte SlowTicks ;
  
    // This needs to be done with Interrupts off, save Status reg,
    // disable interrupts and then restore the previous Status reg
    // to enable interrupts again if they were off 
  StatusReg = SREG ;
 da0:	8f b7       	in	r24, 0x3f	; 63
  cli() ;
 da2:	f8 94       	cli

  FastTicks = FastTimerTicks ;   
 da4:	00 91 79 00 	lds	r16, 0x0079	; 0x800079 <FastTimerTicks>
  FastTimerTicks = 0 ;
 da8:	10 92 79 00 	sts	0x0079, r1	; 0x800079 <FastTimerTicks>

  SlowTicks = SlowTimerTicks ;   
 dac:	10 91 7a 00 	lds	r17, 0x007A	; 0x80007a <SlowTimerTicks>
  SlowTimerTicks = 0 ;
 db0:	10 92 7a 00 	sts	0x007A, r1	; 0x80007a <SlowTimerTicks>

    // Enable Interrupts if they were on to start with
  SREG = StatusReg ;
 db4:	8f bf       	out	0x3f, r24	; 63

  if( FastTicks && FastTimerActionList )
 db6:	00 23       	and	r16, r16
 db8:	01 f1       	breq	.+64     	; 0xdfa <processTimerActions+0x62>
 dba:	80 91 7c 00 	lds	r24, 0x007C	; 0x80007c <FastTimerActionList>
 dbe:	90 91 7d 00 	lds	r25, 0x007D	; 0x80007d <FastTimerActionList+0x1>
 dc2:	89 2b       	or	r24, r25
 dc4:	d1 f0       	breq	.+52     	; 0xdfa <processTimerActions+0x62>
  {
    while( FastTicks-- )
    {
      pAction = FastTimerActionList ;
 dc6:	c0 91 7c 00 	lds	r28, 0x007C	; 0x80007c <FastTimerActionList>
 dca:	d0 91 7d 00 	lds	r29, 0x007D	; 0x80007d <FastTimerActionList+0x1>

      while( pAction )
 dce:	20 97       	sbiw	r28, 0x00	; 0
 dd0:	91 f0       	breq	.+36     	; 0xdf6 <processTimerActions+0x5e>
      {
        if( pAction->Ticks )
 dd2:	88 81       	ld	r24, Y
 dd4:	88 23       	and	r24, r24
 dd6:	51 f0       	breq	.+20     	; 0xdec <processTimerActions+0x54>
        {
           pAction->Ticks--;
 dd8:	81 50       	subi	r24, 0x01	; 1
 dda:	88 83       	st	Y, r24
          // If we have gone from > 0 to 0 then set done and possibly reload
          if( !pAction->Ticks )
 ddc:	81 11       	cpse	r24, r1
 dde:	06 c0       	rjmp	.+12     	; 0xdec <processTimerActions+0x54>
            pAction->Ticks = (*pAction->TickAction) ( pAction->UserPointer ) ;
 de0:	eb 81       	ldd	r30, Y+3	; 0x03
 de2:	fc 81       	ldd	r31, Y+4	; 0x04
 de4:	89 81       	ldd	r24, Y+1	; 0x01
 de6:	9a 81       	ldd	r25, Y+2	; 0x02
 de8:	09 95       	icall
 dea:	88 83       	st	Y, r24
        }

        pAction = pAction->Next ;
 dec:	0d 80       	ldd	r0, Y+5	; 0x05
 dee:	de 81       	ldd	r29, Y+6	; 0x06
 df0:	c0 2d       	mov	r28, r0
  {
    while( FastTicks-- )
    {
      pAction = FastTimerActionList ;

      while( pAction )
 df2:	20 97       	sbiw	r28, 0x00	; 0
 df4:	71 f7       	brne	.-36     	; 0xdd2 <processTimerActions+0x3a>
 df6:	01 50       	subi	r16, 0x01	; 1
    // Enable Interrupts if they were on to start with
  SREG = StatusReg ;

  if( FastTicks && FastTimerActionList )
  {
    while( FastTicks-- )
 df8:	31 f7       	brne	.-52     	; 0xdc6 <processTimerActions+0x2e>
        pAction = pAction->Next ;
      }
    }
  }

  if( SlowTicks && SlowTimerActionList )
 dfa:	11 23       	and	r17, r17
 dfc:	01 f1       	breq	.+64     	; 0xe3e <processTimerActions+0xa6>
 dfe:	80 91 7e 00 	lds	r24, 0x007E	; 0x80007e <SlowTimerActionList>
 e02:	90 91 7f 00 	lds	r25, 0x007F	; 0x80007f <SlowTimerActionList+0x1>
 e06:	89 2b       	or	r24, r25
 e08:	d1 f0       	breq	.+52     	; 0xe3e <processTimerActions+0xa6>
  {
    while( SlowTicks-- )
    {
      pAction = SlowTimerActionList ;
 e0a:	c0 91 7e 00 	lds	r28, 0x007E	; 0x80007e <SlowTimerActionList>
 e0e:	d0 91 7f 00 	lds	r29, 0x007F	; 0x80007f <SlowTimerActionList+0x1>

      while( pAction )
 e12:	20 97       	sbiw	r28, 0x00	; 0
 e14:	91 f0       	breq	.+36     	; 0xe3a <processTimerActions+0xa2>
      {
        if( pAction->Ticks )
 e16:	88 81       	ld	r24, Y
 e18:	88 23       	and	r24, r24
 e1a:	51 f0       	breq	.+20     	; 0xe30 <processTimerActions+0x98>
        {
           pAction->Ticks--;
 e1c:	81 50       	subi	r24, 0x01	; 1
 e1e:	88 83       	st	Y, r24
          // If we have gone from > 0 to 0 then set done and possibly reload
          if( !pAction->Ticks )
 e20:	81 11       	cpse	r24, r1
 e22:	06 c0       	rjmp	.+12     	; 0xe30 <processTimerActions+0x98>
            pAction->Ticks = (*pAction->TickAction) ( pAction->UserPointer ) ;
 e24:	eb 81       	ldd	r30, Y+3	; 0x03
 e26:	fc 81       	ldd	r31, Y+4	; 0x04
 e28:	89 81       	ldd	r24, Y+1	; 0x01
 e2a:	9a 81       	ldd	r25, Y+2	; 0x02
 e2c:	09 95       	icall
 e2e:	88 83       	st	Y, r24
        }

        pAction = pAction->Next ;
 e30:	0d 80       	ldd	r0, Y+5	; 0x05
 e32:	de 81       	ldd	r29, Y+6	; 0x06
 e34:	c0 2d       	mov	r28, r0
  {
    while( SlowTicks-- )
    {
      pAction = SlowTimerActionList ;

      while( pAction )
 e36:	20 97       	sbiw	r28, 0x00	; 0
 e38:	71 f7       	brne	.-36     	; 0xe16 <processTimerActions+0x7e>
 e3a:	11 50       	subi	r17, 0x01	; 1
    }
  }

  if( SlowTicks && SlowTimerActionList )
  {
    while( SlowTicks-- )
 e3c:	31 f7       	brne	.-52     	; 0xe0a <processTimerActions+0x72>

        pAction = pAction->Next ;
      }
    }
  }
}                                                                                                                 
 e3e:	df 91       	pop	r29
 e40:	cf 91       	pop	r28
 e42:	1f 91       	pop	r17
 e44:	0f 91       	pop	r16
 e46:	08 95       	ret

00000e48 <getLnMsgSize>:
{
	return 0 ;
}

byte getLnMsgSize( volatile lnMsg * Msg )
{
 e48:	fc 01       	movw	r30, r24
	return ( ( Msg->sz.command & (byte)0x60 ) == (byte)0x60 ) ? Msg->sz.mesg_size : ( ( Msg->sz.command & (byte)0x60 ) >> (byte)4 ) + 2 ;
 e4a:	90 81       	ld	r25, Z
 e4c:	90 76       	andi	r25, 0x60	; 96
 e4e:	90 36       	cpi	r25, 0x60	; 96
 e50:	11 f4       	brne	.+4      	; 0xe56 <getLnMsgSize+0xe>
 e52:	81 81       	ldd	r24, Z+1	; 0x01
 e54:	08 95       	ret
 e56:	80 81       	ld	r24, Z
 e58:	80 76       	andi	r24, 0x60	; 96
 e5a:	82 95       	swap	r24
 e5c:	8f 70       	andi	r24, 0x0F	; 15
 e5e:	8e 5f       	subi	r24, 0xFE	; 254
}
 e60:	08 95       	ret

00000e62 <initLocoNet>:


lnMsg * recvLocoNetPacket( void )
{
	return recvLnMsg(pstLnRxBuffer);
}
 e62:	90 93 81 00 	sts	0x0081, r25	; 0x800081 <pstLnRxBuffer+0x1>
 e66:	80 93 80 00 	sts	0x0080, r24	; 0x800080 <pstLnRxBuffer>
 e6a:	72 ce       	rjmp	.-796    	; 0xb50 <initLocoNetHardware>
 e6c:	08 95       	ret

00000e6e <sendLocoNetPacket>:


#define   LN_TX_RETRIES_MAX  25
// this function should be moved to a hardware independant module
LN_STATUS sendLocoNetPacket( lnMsg *punTxData )
{
 e6e:	df 92       	push	r13
 e70:	ef 92       	push	r14
 e72:	ff 92       	push	r15
 e74:	0f 93       	push	r16
 e76:	1f 93       	push	r17
 e78:	cf 93       	push	r28
 e7a:	df 93       	push	r29
 e7c:	8c 01       	movw	r16, r24

      if (enReturn == LN_DONE)  // success?
        return LN_DONE;

      if (enReturn == LN_PRIO_BACKOFF)
        ucWaitForEnterBackoff = 0; // now entered backoff -> next state != LN_BACKOFF is worth incrementing the try counter
 e7e:	0f 2e       	mov	r0, r31
 e80:	f9 e1       	ldi	r31, 0x19	; 25
 e82:	ef 2e       	mov	r14, r31
 e84:	f0 2d       	mov	r31, r0
#define   LN_TX_RETRIES_MAX  25
// this function should be moved to a hardware independant module
LN_STATUS sendLocoNetPacket( lnMsg *punTxData )
{
  unsigned char ucTry;
  unsigned char ucPrioDelay = LN_BACKOFF_INITIAL;
 e86:	ce e2       	ldi	r28, 0x2E	; 46

      if (enReturn == LN_DONE)  // success?
        return LN_DONE;

      if (enReturn == LN_PRIO_BACKOFF)
        ucWaitForEnterBackoff = 0; // now entered backoff -> next state != LN_BACKOFF is worth incrementing the try counter
 e88:	dd 24       	eor	r13, r13
 e8a:	d3 94       	inc	r13
 e8c:	f1 2c       	mov	r15, r1
 e8e:	13 c0       	rjmp	.+38     	; 0xeb6 <sendLocoNetPacket+0x48>
 e90:	df 2d       	mov	r29, r15

    // wait previous traffic and than prio delay and than try tx
    ucWaitForEnterBackoff = 1;  // don't want to abort do/while loop before
    do                          // we did not see the backoff state once
    {
      enReturn = sendLocoNetPacketTry(punTxData, ucPrioDelay);
 e92:	6c 2f       	mov	r22, r28
 e94:	c8 01       	movw	r24, r16
 e96:	71 de       	rcall	.-798    	; 0xb7a <sendLocoNetPacketTry>

      if (enReturn == LN_DONE)  // success?
 e98:	83 30       	cpi	r24, 0x03	; 3
 e9a:	d1 f0       	breq	.+52     	; 0xed0 <sendLocoNetPacket+0x62>
        return LN_DONE;

      if (enReturn == LN_PRIO_BACKOFF)
 e9c:	81 30       	cpi	r24, 0x01	; 1
 e9e:	c1 f3       	breq	.-16     	; 0xe90 <sendLocoNetPacket+0x22>
        ucWaitForEnterBackoff = 0; // now entered backoff -> next state != LN_BACKOFF is worth incrementing the try counter
    }
    while ((enReturn == LN_CD_BACKOFF) ||                             // waiting CD backoff
           (enReturn == LN_PRIO_BACKOFF) ||                           // waiting master+prio backoff
           ((enReturn == LN_NETWORK_BUSY) && ucWaitForEnterBackoff)); // or within any traffic unfinished
 ea0:	c0 f3       	brcs	.-16     	; 0xe92 <sendLocoNetPacket+0x24>

      if (enReturn == LN_PRIO_BACKOFF)
        ucWaitForEnterBackoff = 0; // now entered backoff -> next state != LN_BACKOFF is worth incrementing the try counter
    }
    while ((enReturn == LN_CD_BACKOFF) ||                             // waiting CD backoff
           (enReturn == LN_PRIO_BACKOFF) ||                           // waiting master+prio backoff
 ea2:	82 30       	cpi	r24, 0x02	; 2
 ea4:	11 f4       	brne	.+4      	; 0xeaa <sendLocoNetPacket+0x3c>
           ((enReturn == LN_NETWORK_BUSY) && ucWaitForEnterBackoff)); // or within any traffic unfinished
 ea6:	d1 11       	cpse	r29, r1
 ea8:	f4 cf       	rjmp	.-24     	; 0xe92 <sendLocoNetPacket+0x24>
    // failed -> next try going to higher prio = smaller prio delay
    if (ucPrioDelay > LN_BACKOFF_MIN)
 eaa:	cb 31       	cpi	r28, 0x1B	; 27
 eac:	08 f0       	brcs	.+2      	; 0xeb0 <sendLocoNetPacket+0x42>
      ucPrioDelay--;
 eae:	c1 50       	subi	r28, 0x01	; 1
 eb0:	ea 94       	dec	r14
  unsigned char ucTry;
  unsigned char ucPrioDelay = LN_BACKOFF_INITIAL;
  LN_STATUS enReturn;
  unsigned char ucWaitForEnterBackoff;

  for (ucTry = 0; ucTry < LN_TX_RETRIES_MAX; ucTry++)
 eb2:	ee 20       	and	r14, r14
 eb4:	11 f0       	breq	.+4      	; 0xeba <sendLocoNetPacket+0x4c>

      if (enReturn == LN_DONE)  // success?
        return LN_DONE;

      if (enReturn == LN_PRIO_BACKOFF)
        ucWaitForEnterBackoff = 0; // now entered backoff -> next state != LN_BACKOFF is worth incrementing the try counter
 eb6:	dd 2d       	mov	r29, r13
 eb8:	ec cf       	rjmp	.-40     	; 0xe92 <sendLocoNetPacket+0x24>
           ((enReturn == LN_NETWORK_BUSY) && ucWaitForEnterBackoff)); // or within any traffic unfinished
    // failed -> next try going to higher prio = smaller prio delay
    if (ucPrioDelay > LN_BACKOFF_MIN)
      ucPrioDelay--;
  }
  pstLnRxBuffer->Stats.TxError++ ;
 eba:	e0 91 80 00 	lds	r30, 0x0080	; 0x800080 <pstLnRxBuffer>
 ebe:	f0 91 81 00 	lds	r31, 0x0081	; 0x800081 <pstLnRxBuffer+0x1>
 ec2:	e6 57       	subi	r30, 0x76	; 118
 ec4:	ff 4f       	sbci	r31, 0xFF	; 255
 ec6:	80 81       	ld	r24, Z
 ec8:	8f 5f       	subi	r24, 0xFF	; 255
 eca:	80 83       	st	Z, r24
  return LN_RETRY_ERROR;
 ecc:	86 e0       	ldi	r24, 0x06	; 6
 ece:	01 c0       	rjmp	.+2      	; 0xed2 <sendLocoNetPacket+0x64>
    do                          // we did not see the backoff state once
    {
      enReturn = sendLocoNetPacketTry(punTxData, ucPrioDelay);

      if (enReturn == LN_DONE)  // success?
        return LN_DONE;
 ed0:	83 e0       	ldi	r24, 0x03	; 3
    if (ucPrioDelay > LN_BACKOFF_MIN)
      ucPrioDelay--;
  }
  pstLnRxBuffer->Stats.TxError++ ;
  return LN_RETRY_ERROR;
}
 ed2:	df 91       	pop	r29
 ed4:	cf 91       	pop	r28
 ed6:	1f 91       	pop	r17
 ed8:	0f 91       	pop	r16
 eda:	ff 90       	pop	r15
 edc:	ef 90       	pop	r14
 ede:	df 90       	pop	r13
 ee0:	08 95       	ret

00000ee2 <sendLocoNet4BytePacket>:


LN_STATUS sendLocoNet4BytePacket( byte OpCode, byte Data1, byte Data2 )
{
 ee2:	cf 93       	push	r28
 ee4:	df 93       	push	r29
 ee6:	cd b7       	in	r28, 0x3d	; 61
 ee8:	de b7       	in	r29, 0x3e	; 62
 eea:	66 97       	sbiw	r28, 0x16	; 22
 eec:	0f b6       	in	r0, 0x3f	; 63
 eee:	f8 94       	cli
 ef0:	de bf       	out	0x3e, r29	; 62
 ef2:	0f be       	out	0x3f, r0	; 63
 ef4:	cd bf       	out	0x3d, r28	; 61
  lnMsg SendPacket ;

  SendPacket.data[ 0 ] = OpCode ;
 ef6:	89 83       	std	Y+1, r24	; 0x01
  SendPacket.data[ 1 ] = Data1 ;
 ef8:	6a 83       	std	Y+2, r22	; 0x02
  SendPacket.data[ 2 ] = Data2 ;
 efa:	4b 83       	std	Y+3, r20	; 0x03

  return sendLocoNetPacket( &SendPacket ) ;
 efc:	ce 01       	movw	r24, r28
 efe:	01 96       	adiw	r24, 0x01	; 1
 f00:	b6 df       	rcall	.-148    	; 0xe6e <sendLocoNetPacket>
}
 f02:	66 96       	adiw	r28, 0x16	; 22
 f04:	0f b6       	in	r0, 0x3f	; 63
 f06:	f8 94       	cli
 f08:	de bf       	out	0x3e, r29	; 62
 f0a:	0f be       	out	0x3f, r0	; 63
 f0c:	cd bf       	out	0x3d, r28	; 61
 f0e:	df 91       	pop	r29
 f10:	cf 91       	pop	r28
 f12:	08 95       	ret

00000f14 <__tablejump2__>:
 f14:	ee 0f       	add	r30, r30
 f16:	ff 1f       	adc	r31, r31
 f18:	05 90       	lpm	r0, Z+
 f1a:	f4 91       	lpm	r31, Z
 f1c:	e0 2d       	mov	r30, r0
 f1e:	09 94       	ijmp

00000f20 <eeprom_read_byte>:
 f20:	e1 99       	sbic	0x1c, 1	; 28
 f22:	fe cf       	rjmp	.-4      	; 0xf20 <eeprom_read_byte>
 f24:	9f bb       	out	0x1f, r25	; 31
 f26:	8e bb       	out	0x1e, r24	; 30
 f28:	e0 9a       	sbi	0x1c, 0	; 28
 f2a:	99 27       	eor	r25, r25
 f2c:	8d b3       	in	r24, 0x1d	; 29
 f2e:	08 95       	ret

00000f30 <eeprom_write_byte>:
 f30:	26 2f       	mov	r18, r22

00000f32 <eeprom_write_r18>:
 f32:	e1 99       	sbic	0x1c, 1	; 28
 f34:	fe cf       	rjmp	.-4      	; 0xf32 <eeprom_write_r18>
 f36:	9f bb       	out	0x1f, r25	; 31
 f38:	8e bb       	out	0x1e, r24	; 30
 f3a:	2d bb       	out	0x1d, r18	; 29
 f3c:	0f b6       	in	r0, 0x3f	; 63
 f3e:	f8 94       	cli
 f40:	e2 9a       	sbi	0x1c, 2	; 28
 f42:	e1 9a       	sbi	0x1c, 1	; 28
 f44:	0f be       	out	0x3f, r0	; 63
 f46:	01 96       	adiw	r24, 0x01	; 1
 f48:	08 95       	ret

00000f4a <_exit>:
 f4a:	f8 94       	cli

00000f4c <__stop_program>:
 f4c:	ff cf       	rjmp	.-2      	; 0xf4c <__stop_program>
