# perl-verilog-vhdl
Perl script useful for ASIC/FPGA design using Verilog, SystemVerilog and VHDL
