<!-- HTML header for doxygen 1.8.9.1-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<title>MSP432E4 DriverLib API Guide: hw_ssi.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link id="favicon" rel="shortcut icon" type="image/x-icon" href="favicon.ico"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="tiapistylesheet.css" rel="stylesheet" type="text/css" />
</head>
<body>
<table width="100%">
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border="0" src="tilogo.gif" /></a></td>
  <td bgcolor="red"><img src="titagline.gif" /></td>
</tr>
</table>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">MSP432E4 DriverLib API Guide
   &#160;<span id="projectnumber">1.11.00.03</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_8af83c0dc83a45a35ca6968cdc29a7af.html">tmp</a></li><li class="navelem"><a class="el" href="dir_90140c32fc9edc734902adeac82f5126.html">bazel_docapi.z9EuJc</a></li><li class="navelem"><a class="el" href="dir_582f67035d13454332c96fa2a9d28795.html">source</a></li><li class="navelem"><a class="el" href="dir_07e5b87f48f4320347001f82c85f4e84.html">ti</a></li><li class="navelem"><a class="el" href="dir_43e4c3706e9fa2b4c33e3262f8af0c15.html">devices</a></li><li class="navelem"><a class="el" href="dir_2bedc7ddcfead1e35ef6a2ee214c390d.html">msp432e4</a></li><li class="navelem"><a class="el" href="dir_7b1c26a06c9db619344d1b1808fc2b83.html">driverlib</a></li><li class="navelem"><a class="el" href="dir_1aef2308e4b202c538b2d6e8a0dd67b0.html">inc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">hw_ssi.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="hw__ssi_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// hw_ssi.h - Macros used when accessing the QSSI hardware.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// Copyright (c) 2005-2017 Texas Instruments Incorporated.  All rights reserved.</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">// Software License Agreement</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//   Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">//   modification, are permitted provided that the following conditions</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">//   are met:</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">//   Redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">//   notice, this list of conditions and the following disclaimer.</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">//   Redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">//   notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">//   documentation and/or other materials provided with the</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">//   distribution.</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">//   Neither the name of Texas Instruments Incorporated nor the names of</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">//   its contributors may be used to endorse or promote products derived</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">//   from this software without specific prior written permission.</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">// &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#ifndef __HW_SSI_H__</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#define __HW_SSI_H__</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">// The following are defines for the SSI register offsets.</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#af5caf77b05fba513a8efed0d5cb2ad86">   46</a></span>&#160;<span class="preprocessor">#define SSI_O_CR0               0x00000000  // SSI Control 0</span></div><div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#aec1fe28f5cd05494ac48c76861a6a455">   47</a></span>&#160;<span class="preprocessor">#define SSI_O_CR1               0x00000004  // SSI Control 1</span></div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#aeee45da597a7055c2b8468367cd8e920">   48</a></span>&#160;<span class="preprocessor">#define SSI_O_DR                0x00000008  // SSI Data</span></div><div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a55f7cbb2343be8bcf82ec043a3df7ee6">   49</a></span>&#160;<span class="preprocessor">#define SSI_O_SR                0x0000000C  // SSI Status</span></div><div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#adb98ea55a965206ca63052dfaacdd5e8">   50</a></span>&#160;<span class="preprocessor">#define SSI_O_CPSR              0x00000010  // SSI Clock Prescale</span></div><div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a0c839fa56316268d9d3c1a6338d5b9a8">   51</a></span>&#160;<span class="preprocessor">#define SSI_O_IM                0x00000014  // SSI Interrupt Mask</span></div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#ab5b9af4f6f0164617f176ab7a65f760c">   52</a></span>&#160;<span class="preprocessor">#define SSI_O_RIS               0x00000018  // SSI Raw Interrupt Status</span></div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#adb7055b4042d647c5810778257911c2f">   53</a></span>&#160;<span class="preprocessor">#define SSI_O_MIS               0x0000001C  // SSI Masked Interrupt Status</span></div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#aaf63879f2c29b6fd6d9903153dd4271a">   54</a></span>&#160;<span class="preprocessor">#define SSI_O_ICR               0x00000020  // SSI Interrupt Clear</span></div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#af758d677fe6a37624e0f32c5e03c77f7">   55</a></span>&#160;<span class="preprocessor">#define SSI_O_DMACTL            0x00000024  // SSI DMA Control</span></div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a58524652df1e56803acabd17f126d205">   56</a></span>&#160;<span class="preprocessor">#define SSI_O_PP                0x00000FC0  // SSI Peripheral Properties</span></div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a6c4cc28e180a0023d1a6bf7bad1fcfec">   57</a></span>&#160;<span class="preprocessor">#define SSI_O_CC                0x00000FC8  // SSI Clock Configuration</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">// The following are defines for the bit fields in the SSI_O_CR0 register.</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#afc33c4b7b043f13d035f7d3d89f9a13d">   64</a></span>&#160;<span class="preprocessor">#define SSI_CR0_SCR_M           0x0000FF00  // SSI Serial Clock Rate</span></div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#ad448b8bdd1611b78b945036b2c85c362">   65</a></span>&#160;<span class="preprocessor">#define SSI_CR0_SPH             0x00000080  // SSI Serial Clock Phase</span></div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#af7cdb2c4a4068dd6fb50b6bae0aa2f6d">   66</a></span>&#160;<span class="preprocessor">#define SSI_CR0_SPO             0x00000040  // SSI Serial Clock Polarity</span></div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#af6e4bbc661f3cc7a137f24d58a7cc5ca">   67</a></span>&#160;<span class="preprocessor">#define SSI_CR0_FRF_M           0x00000030  // SSI Frame Format Select</span></div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#ad61aa990a415319ec805d9c4f9585c3a">   68</a></span>&#160;<span class="preprocessor">#define SSI_CR0_FRF_MOTO        0x00000000  // Freescale SPI Frame Format</span></div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a091d7d03efbe28af12064e586701a700">   69</a></span>&#160;<span class="preprocessor">#define SSI_CR0_FRF_TI          0x00000010  // Synchronous Serial Frame Format</span></div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#ad68778d4ef8eef95119c7977a9fec1f6">   70</a></span>&#160;<span class="preprocessor">#define SSI_CR0_DSS_M           0x0000000F  // SSI Data Size Select</span></div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a5ce8e80906f1116426e8dedd13160c96">   71</a></span>&#160;<span class="preprocessor">#define SSI_CR0_DSS_4           0x00000003  // 4-bit data</span></div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a0769dbe842e03d4ec3adc326c8593d8b">   72</a></span>&#160;<span class="preprocessor">#define SSI_CR0_DSS_5           0x00000004  // 5-bit data</span></div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#abe085d02bd760bfeec712d7cd1cc546e">   73</a></span>&#160;<span class="preprocessor">#define SSI_CR0_DSS_6           0x00000005  // 6-bit data</span></div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#ae3de269898287c5d1e549857ac9f56d2">   74</a></span>&#160;<span class="preprocessor">#define SSI_CR0_DSS_7           0x00000006  // 7-bit data</span></div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#aca6d8eec01dc35cfc20f89075b0de30b">   75</a></span>&#160;<span class="preprocessor">#define SSI_CR0_DSS_8           0x00000007  // 8-bit data</span></div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#ab5ab3648a5a3fe3518cbae1a7e25d439">   76</a></span>&#160;<span class="preprocessor">#define SSI_CR0_DSS_9           0x00000008  // 9-bit data</span></div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a4dbebab23a0608236477c19d21af13db">   77</a></span>&#160;<span class="preprocessor">#define SSI_CR0_DSS_10          0x00000009  // 10-bit data</span></div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#aa88bf75f82912b131722b5493ab74823">   78</a></span>&#160;<span class="preprocessor">#define SSI_CR0_DSS_11          0x0000000A  // 11-bit data</span></div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a79bdef755ffd7300a8f3b3c1954ba4ff">   79</a></span>&#160;<span class="preprocessor">#define SSI_CR0_DSS_12          0x0000000B  // 12-bit data</span></div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#afe9499318c857d377b65c3e66d064995">   80</a></span>&#160;<span class="preprocessor">#define SSI_CR0_DSS_13          0x0000000C  // 13-bit data</span></div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a84d41dc0742f68ef9dc43da741a3f0d7">   81</a></span>&#160;<span class="preprocessor">#define SSI_CR0_DSS_14          0x0000000D  // 14-bit data</span></div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a4e74ff45bb07cfc16bb42d971e2c436a">   82</a></span>&#160;<span class="preprocessor">#define SSI_CR0_DSS_15          0x0000000E  // 15-bit data</span></div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a2d27eaaa5043e93158f8c9c9f86f13d0">   83</a></span>&#160;<span class="preprocessor">#define SSI_CR0_DSS_16          0x0000000F  // 16-bit data</span></div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#abd0cd7047845f6a52ed9cb60b0796000">   84</a></span>&#160;<span class="preprocessor">#define SSI_CR0_SCR_S           8</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment">// The following are defines for the bit fields in the SSI_O_CR1 register.</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a8bc5c89d0ffce4a1f920107518dbde9e">   91</a></span>&#160;<span class="preprocessor">#define SSI_CR1_EOM             0x00000800  // Stop Frame (End of Message)</span></div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a15f8d9ab8f6ec8fb1acda4c35112cab7">   92</a></span>&#160;<span class="preprocessor">#define SSI_CR1_FSSHLDFRM       0x00000400  // FSS Hold Frame</span></div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#aed0a9943918dc232cf639a7852b023a3">   93</a></span>&#160;<span class="preprocessor">#define SSI_CR1_HSCLKEN         0x00000200  // High Speed Clock Enable</span></div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#add37edfea74173f8ed9d57c8e0a48891">   94</a></span>&#160;<span class="preprocessor">#define SSI_CR1_DIR             0x00000100  // SSI Direction of Operation</span></div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a93d7fd675ae168d89a08b9f13939bb50">   95</a></span>&#160;<span class="preprocessor">#define SSI_CR1_MODE_M          0x000000C0  // SSI Mode</span></div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#ae6eeef0aed0c6940709af06021768663">   96</a></span>&#160;<span class="preprocessor">#define SSI_CR1_MODE_LEGACY     0x00000000  // Legacy SSI mode</span></div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#afcdd30edfc9c3166822c679704eefd97">   97</a></span>&#160;<span class="preprocessor">#define SSI_CR1_MODE_BI         0x00000040  // Bi-SSI mode</span></div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#af8c2d8ef3a9d3ebd8cf1672998bc9909">   98</a></span>&#160;<span class="preprocessor">#define SSI_CR1_MODE_QUAD       0x00000080  // Quad-SSI Mode</span></div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a2b0971ae57a1056aca40c23a83a431b3">   99</a></span>&#160;<span class="preprocessor">#define SSI_CR1_MODE_ADVANCED   0x000000C0  // Advanced SSI Mode with 8-bit</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;                                            <span class="comment">// packet size</span></div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a736cd39b92a6cbdbefe5cba845f0a23c">  101</a></span>&#160;<span class="preprocessor">#define SSI_CR1_MS              0x00000004  // SSI Master/Slave Select</span></div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#afbe2b458f072bd35828e4cb1b5c3ceb1">  102</a></span>&#160;<span class="preprocessor">#define SSI_CR1_SSE             0x00000002  // SSI Synchronous Serial Port</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;                                            <span class="comment">// Enable</span></div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#aa4f8c02fe160be0f57fe89043e75f441">  104</a></span>&#160;<span class="preprocessor">#define SSI_CR1_LBM             0x00000001  // SSI Loopback Mode</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment">// The following are defines for the bit fields in the SSI_O_DR register.</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a5ddafae7777be33d5eecb99da1b8a05a">  111</a></span>&#160;<span class="preprocessor">#define SSI_DR_DATA_M           0x0000FFFF  // SSI Receive/Transmit Data</span></div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a9b1a44baadd6213589ee861721ac0a0c">  112</a></span>&#160;<span class="preprocessor">#define SSI_DR_DATA_S           0</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="comment">// The following are defines for the bit fields in the SSI_O_SR register.</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a2001ab9e16bea9e0368913d175166305">  119</a></span>&#160;<span class="preprocessor">#define SSI_SR_BSY              0x00000010  // SSI Busy Bit</span></div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a92a38ea113ddadfe34512396ca7c9a46">  120</a></span>&#160;<span class="preprocessor">#define SSI_SR_RFF              0x00000008  // SSI Receive FIFO Full</span></div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#ae0653371c86992b7f364d3909b10fd7b">  121</a></span>&#160;<span class="preprocessor">#define SSI_SR_RNE              0x00000004  // SSI Receive FIFO Not Empty</span></div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a5d9ec4b4633a33b42c8c1b56e8ca7d0e">  122</a></span>&#160;<span class="preprocessor">#define SSI_SR_TNF              0x00000002  // SSI Transmit FIFO Not Full</span></div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a2b3277b0a04d62e7674155c89881b86c">  123</a></span>&#160;<span class="preprocessor">#define SSI_SR_TFE              0x00000001  // SSI Transmit FIFO Empty</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="comment">// The following are defines for the bit fields in the SSI_O_CPSR register.</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a1ccb03d587b0533504201b1224cb6710">  130</a></span>&#160;<span class="preprocessor">#define SSI_CPSR_CPSDVSR_M      0x000000FF  // SSI Clock Prescale Divisor</span></div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#ab24c55bea4eb7168928b903681f0ceed">  131</a></span>&#160;<span class="preprocessor">#define SSI_CPSR_CPSDVSR_S      0</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="comment">// The following are defines for the bit fields in the SSI_O_IM register.</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a50a9bb8f928cb9ac6203d69b0b15890d">  138</a></span>&#160;<span class="preprocessor">#define SSI_IM_EOTIM            0x00000040  // End of Transmit Interrupt Mask</span></div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a061b9446afd7711c00e17fb127490c41">  139</a></span>&#160;<span class="preprocessor">#define SSI_IM_DMATXIM          0x00000020  // SSI Transmit DMA Interrupt Mask</span></div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#ab5b00bc0dac2957c1e749feda9745280">  140</a></span>&#160;<span class="preprocessor">#define SSI_IM_DMARXIM          0x00000010  // SSI Receive DMA Interrupt Mask</span></div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a22cc1ee908ec15a4ae5cec1f77195b53">  141</a></span>&#160;<span class="preprocessor">#define SSI_IM_TXIM             0x00000008  // SSI Transmit FIFO Interrupt Mask</span></div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a991109b454b7f2a294ce9dd2b523f378">  142</a></span>&#160;<span class="preprocessor">#define SSI_IM_RXIM             0x00000004  // SSI Receive FIFO Interrupt Mask</span></div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#afd3ac990370ed4a0100b719fc1c7da7f">  143</a></span>&#160;<span class="preprocessor">#define SSI_IM_RTIM             0x00000002  // SSI Receive Time-Out Interrupt</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;                                            <span class="comment">// Mask</span></div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a0ac5d6787a248fe1b2c0d4d70f72128b">  145</a></span>&#160;<span class="preprocessor">#define SSI_IM_RORIM            0x00000001  // SSI Receive Overrun Interrupt</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;                                            <span class="comment">// Mask</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="comment">// The following are defines for the bit fields in the SSI_O_RIS register.</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a0427a92d854e3553bcee6ebeec667604">  153</a></span>&#160;<span class="preprocessor">#define SSI_RIS_EOTRIS          0x00000040  // End of Transmit Raw Interrupt</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;                                            <span class="comment">// Status</span></div><div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a77fc219697c468a7c69813179b7aabcb">  155</a></span>&#160;<span class="preprocessor">#define SSI_RIS_DMATXRIS        0x00000020  // SSI Transmit DMA Raw Interrupt</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;                                            <span class="comment">// Status</span></div><div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#ae6bce7e9dea5964b674ee4d825fd3cf5">  157</a></span>&#160;<span class="preprocessor">#define SSI_RIS_DMARXRIS        0x00000010  // SSI Receive DMA Raw Interrupt</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;                                            <span class="comment">// Status</span></div><div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a2eadd9397b3638d5da48ccdbaea3185d">  159</a></span>&#160;<span class="preprocessor">#define SSI_RIS_TXRIS           0x00000008  // SSI Transmit FIFO Raw Interrupt</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;                                            <span class="comment">// Status</span></div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a8b1c5d9972afeda4f50dda2690835731">  161</a></span>&#160;<span class="preprocessor">#define SSI_RIS_RXRIS           0x00000004  // SSI Receive FIFO Raw Interrupt</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;                                            <span class="comment">// Status</span></div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#aa886afa014f07c99a181ab319dc28080">  163</a></span>&#160;<span class="preprocessor">#define SSI_RIS_RTRIS           0x00000002  // SSI Receive Time-Out Raw</span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;                                            <span class="comment">// Interrupt Status</span></div><div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a5608f1fe7bd658c0d9fd1e2b744abff5">  165</a></span>&#160;<span class="preprocessor">#define SSI_RIS_RORRIS          0x00000001  // SSI Receive Overrun Raw</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;                                            <span class="comment">// Interrupt Status</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="comment">// The following are defines for the bit fields in the SSI_O_MIS register.</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a75aa3675b09bbcc87169528075e15475">  173</a></span>&#160;<span class="preprocessor">#define SSI_MIS_EOTMIS          0x00000040  // End of Transmit Masked Interrupt</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;                                            <span class="comment">// Status</span></div><div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#aa2d7bfefb90fd58c349d8f52fe6e05f0">  175</a></span>&#160;<span class="preprocessor">#define SSI_MIS_DMATXMIS        0x00000020  // SSI Transmit DMA Masked</span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;                                            <span class="comment">// Interrupt Status</span></div><div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a9e26a9350a70e9cd92f99d5a83f6670a">  177</a></span>&#160;<span class="preprocessor">#define SSI_MIS_DMARXMIS        0x00000010  // SSI Receive DMA Masked Interrupt</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;                                            <span class="comment">// Status</span></div><div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a7a5ce5ccfadeba575da88fe9ac2f9841">  179</a></span>&#160;<span class="preprocessor">#define SSI_MIS_TXMIS           0x00000008  // SSI Transmit FIFO Masked</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;                                            <span class="comment">// Interrupt Status</span></div><div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#ab28ba2d50a2c09a9cfcf89993a9386f9">  181</a></span>&#160;<span class="preprocessor">#define SSI_MIS_RXMIS           0x00000004  // SSI Receive FIFO Masked</span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;                                            <span class="comment">// Interrupt Status</span></div><div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a3cc503e0fe07bef97ba821a1770c7682">  183</a></span>&#160;<span class="preprocessor">#define SSI_MIS_RTMIS           0x00000002  // SSI Receive Time-Out Masked</span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;                                            <span class="comment">// Interrupt Status</span></div><div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a169d9731c6f86b5eeb4cfadc9cdc6ad8">  185</a></span>&#160;<span class="preprocessor">#define SSI_MIS_RORMIS          0x00000001  // SSI Receive Overrun Masked</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;                                            <span class="comment">// Interrupt Status</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="comment">// The following are defines for the bit fields in the SSI_O_ICR register.</span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#ac34fc599e82992f261a37a1d879a54a2">  193</a></span>&#160;<span class="preprocessor">#define SSI_ICR_EOTIC           0x00000040  // End of Transmit Interrupt Clear</span></div><div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a873e573501798cee815d0e810979e579">  194</a></span>&#160;<span class="preprocessor">#define SSI_ICR_DMATXIC         0x00000020  // SSI Transmit DMA Interrupt Clear</span></div><div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a954860482fa17ad95cd0d4cb44fda84b">  195</a></span>&#160;<span class="preprocessor">#define SSI_ICR_DMARXIC         0x00000010  // SSI Receive DMA Interrupt Clear</span></div><div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#ab08a821d41f3c5491b33d81e51389db2">  196</a></span>&#160;<span class="preprocessor">#define SSI_ICR_RTIC            0x00000002  // SSI Receive Time-Out Interrupt</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;                                            <span class="comment">// Clear</span></div><div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#ac3e8a8e0bb173b6d757377c4c94379ad">  198</a></span>&#160;<span class="preprocessor">#define SSI_ICR_RORIC           0x00000001  // SSI Receive Overrun Interrupt</span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;                                            <span class="comment">// Clear</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="comment">// The following are defines for the bit fields in the SSI_O_DMACTL register.</span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#ab8b200e1fd3933a38e600075b6016fac">  206</a></span>&#160;<span class="preprocessor">#define SSI_DMACTL_TXDMAE       0x00000002  // Transmit DMA Enable</span></div><div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a8220a9b5a0cddf55cf93a685989b1161">  207</a></span>&#160;<span class="preprocessor">#define SSI_DMACTL_RXDMAE       0x00000001  // Receive DMA Enable</span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="comment">// The following are defines for the bit fields in the SSI_O_PP register.</span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a66146248d5d32eddd7f10dc679982df1">  214</a></span>&#160;<span class="preprocessor">#define SSI_PP_FSSHLDFRM        0x00000008  // FSS Hold Frame Capability</span></div><div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#aff96fbd6da6b6f4ea41fdd619ae1dddc">  215</a></span>&#160;<span class="preprocessor">#define SSI_PP_MODE_M           0x00000006  // Mode of Operation</span></div><div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a0bd3882820b78bb82f143c70ca58f350">  216</a></span>&#160;<span class="preprocessor">#define SSI_PP_MODE_LEGACY      0x00000000  // Legacy SSI mode</span></div><div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a543c58cdc94562eb5bf840c237905a27">  217</a></span>&#160;<span class="preprocessor">#define SSI_PP_MODE_ADVBI       0x00000002  // Legacy mode, Advanced SSI mode</span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;                                            <span class="comment">// and Bi-SSI mode enabled</span></div><div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#aaf04017c2a90830b1049f86abd46d60f">  219</a></span>&#160;<span class="preprocessor">#define SSI_PP_MODE_ADVBIQUAD   0x00000004  // Legacy mode, Advanced mode,</span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;                                            <span class="comment">// Bi-SSI and Quad-SSI mode enabled</span></div><div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a8b78c2aa1838a0e6abb1b23a7fdb50ae">  221</a></span>&#160;<span class="preprocessor">#define SSI_PP_HSCLK            0x00000001  // High Speed Capability</span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="comment">// The following are defines for the bit fields in the SSI_O_CC register.</span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#a10648d28f9051b78571d9a3716559a52">  228</a></span>&#160;<span class="preprocessor">#define SSI_CC_CS_M             0x0000000F  // SSI Baud Clock Source</span></div><div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#adb0a8a2406b1bdfba538f2ece794b606">  229</a></span>&#160;<span class="preprocessor">#define SSI_CC_CS_SYSPLL        0x00000000  // System clock (based on clock</span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;                                            <span class="comment">// source and divisor factor)</span></div><div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="hw__ssi_8h.html#ad4644f240bb9eb6c1a000f5fa7144f71">  231</a></span>&#160;<span class="preprocessor">#define SSI_CC_CS_ALTCLK        0x00000005  // Alternate clock source based on</span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;                                            <span class="comment">// system control module</span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="preprocessor">#endif // __HW_SSI_H__</span></div></div><!-- fragment --></div><!-- contents -->
<!-- HTML footer for doxygen 1.8.9.1-->
<!-- start footer part -->
<hr class="footer"/><small>
  <a href="http://www.ti.com/corp/docs/legal/copyright.shtml">&copy; Copyright 1995-2019</a>, Texas Instruments Incorporated. All rights reserved. <br>
  <a href="http://www.ti.com/corp/docs/legal/trademark/trademrk.htm">Trademarks</a> | <a href="http://www.ti.com/corp/docs/legal/privacy.shtml">Privacy policy</a> | <a href="http://www.ti.com/corp/docs/legal/termsofuse.shtml">Terms of use</a> | <a href="http://www.ti.com/lsds/ti/legal/termsofsale.page">Terms of sale</a>
</small>
</body>
</html>
