// Copyright (c) 2019, Microchip Corporation
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
// modification, are permitted provided that the following conditions are met:
//     * Redistributions of source code must retain the above copyright
//       notice, this list of conditions and the following disclaimer.
//     * Redistributions in binary form must reproduce the above copyright
//       notice, this list of conditions and the following disclaimer in the
//       documentation and/or other materials provided with the distribution.
//     * Neither the name of the <organization> nor the
//       names of its contributors may be used to endorse or promote products
//       derived from this software without specific prior written permission.
//
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
// ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
// WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
// DISCLAIMED. IN NO EVENT SHALL MICROSEMI CORPORATIONM BE LIABLE FOR ANY
// DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
// (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
// LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND
// ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
// SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
//
// APACHE LICENSE
// Copyright (c) 2019, Microchip Corporation 
//
// Licensed under the Apache License, Version 2.0 (the "License");
// you may not use this file except in compliance with the License.
// You may obtain a copy of the License at
//
//    http://www.apache.org/licenses/LICENSE-2.0
//
// Unless required by applicable law or agreed to in writing, software
// distributed under the License is distributed on an "AS IS" BASIS,
// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
// See the License for the specific language governing permissions and
// limitations under the License.
//
// Description:
//
// SVN Revision Information:
// SVN $Revision: $
// SVN $Date: $
//
// Resolved SARs
// SAR      Date     Who   Description
//
// Notes:
//
// ****************************************************************************/
`ifndef RANDOMIZE_REG_INIT 
	 `define RANDOMIZE_REG_INIT 
 `endif
`ifndef RANDOMIZE_MEM_INIT 
	 `define RANDOMIZE_MEM_INIT 
 `endif
`ifndef RANDOMIZE 
	 `define RANDOMIZE 
`endif

`timescale 1ns/10ps
module MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB_MUL_ADD_REC_FNTO_RAW_POST_MUL( // @[:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107010.2]
  input         io_fromPreMul_isSigNaNAny, // @[:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107013.4]
  input         io_fromPreMul_isNaNAOrB, // @[:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107013.4]
  input         io_fromPreMul_isInfA, // @[:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107013.4]
  input         io_fromPreMul_isZeroA, // @[:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107013.4]
  input         io_fromPreMul_isInfB, // @[:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107013.4]
  input         io_fromPreMul_isZeroB, // @[:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107013.4]
  input         io_fromPreMul_signProd, // @[:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107013.4]
  input         io_fromPreMul_isNaNC, // @[:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107013.4]
  input         io_fromPreMul_isInfC, // @[:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107013.4]
  input         io_fromPreMul_isZeroC, // @[:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107013.4]
  input  [9:0]  io_fromPreMul_sExpSum, // @[:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107013.4]
  input         io_fromPreMul_doSubMags, // @[:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107013.4]
  input         io_fromPreMul_CIsDominant, // @[:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107013.4]
  input  [4:0]  io_fromPreMul_CDom_CAlignDist, // @[:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107013.4]
  input  [25:0] io_fromPreMul_highAlignedSigC, // @[:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107013.4]
  input         io_fromPreMul_bit0AlignedSigC, // @[:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107013.4]
  input  [48:0] io_mulAddResult, // @[:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107013.4]
  input  [2:0]  io_roundingMode, // @[:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107013.4]
  output        io_invalidExc, // @[:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107013.4]
  output        io_rawOut_isNaN, // @[:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107013.4]
  output        io_rawOut_isInf, // @[:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107013.4]
  output        io_rawOut_isZero, // @[:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107013.4]
  output        io_rawOut_sign, // @[:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107013.4]
  output [9:0]  io_rawOut_sExp, // @[:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107013.4]
  output [26:0] io_rawOut_sig // @[:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107013.4]
);
  wire  roundingMode_min; // @[MulAddRecFN.scala 188:45:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107018.4]
  wire  CDom_sign; // @[MulAddRecFN.scala 192:42:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107019.4]
  wire  _T_8; // @[MulAddRecFN.scala 194:32:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107020.4]
  wire [26:0] _T_10; // @[MulAddRecFN.scala 195:47:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107021.4]
  wire [25:0] _T_11; // @[MulAddRecFN.scala 195:47:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107022.4]
  wire [25:0] _T_12; // @[MulAddRecFN.scala 194:16:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107023.4]
  wire [47:0] _T_13; // @[MulAddRecFN.scala 198:28:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107024.4]
  wire [73:0] _T_14; // @[Cat.scala 30:58:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107025.4]
  wire [74:0] sigSum; // @[Cat.scala 30:58:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107026.4]
  wire [1:0] _T_15; // @[MulAddRecFN.scala 205:69:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107027.4]
  wire [9:0] _GEN_0; // @[MulAddRecFN.scala 205:43:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107028.4]
  wire [10:0] _T_16; // @[MulAddRecFN.scala 205:43:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107028.4]
  wire [9:0] _T_17; // @[MulAddRecFN.scala 205:43:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107029.4]
  wire [9:0] CDom_sExp; // @[MulAddRecFN.scala 205:43:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107030.4]
  wire [49:0] _T_18; // @[MulAddRecFN.scala 208:20:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107031.4]
  wire [49:0] _T_19; // @[MulAddRecFN.scala 208:13:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107032.4]
  wire [1:0] _T_21; // @[MulAddRecFN.scala 211:46:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107033.4]
  wire [46:0] _T_22; // @[MulAddRecFN.scala 212:23:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107034.4]
  wire [2:0] _T_23; // @[Cat.scala 30:58:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107035.4]
  wire [49:0] _T_24; // @[Cat.scala 30:58:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107036.4]
  wire [49:0] CDom_absSigSum; // @[MulAddRecFN.scala 207:12:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107037.4]
  wire [23:0] _T_25; // @[MulAddRecFN.scala 217:21:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107038.4]
  wire [23:0] _T_26; // @[MulAddRecFN.scala 217:14:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107039.4]
  wire  _T_28; // @[MulAddRecFN.scala 217:36:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107040.4]
  wire [24:0] _T_29; // @[MulAddRecFN.scala 218:19:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107041.4]
  wire  _T_31; // @[MulAddRecFN.scala 218:37:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107042.4]
  wire  CDom_absSigSumExtra; // @[MulAddRecFN.scala 216:12:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107043.4]
  wire [80:0] _GEN_1; // @[MulAddRecFN.scala 221:24:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107044.4]
  wire [80:0] _T_32; // @[MulAddRecFN.scala 221:24:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107044.4]
  wire [28:0] CDom_mainSig; // @[MulAddRecFN.scala 221:56:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107045.4]
  wire [23:0] _T_33; // @[MulAddRecFN.scala 224:36:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107046.4]
  wire [26:0] _GEN_2; // @[MulAddRecFN.scala 224:53:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107047.4]
  wire [26:0] _T_34; // @[MulAddRecFN.scala 224:53:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107047.4]
  wire [3:0] _T_48; // @[primitives.scala 121:33:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107050.4]
  wire  _T_50; // @[primitives.scala 121:54:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107051.4]
  wire [3:0] _T_51; // @[primitives.scala 121:33:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107053.4]
  wire  _T_53; // @[primitives.scala 121:54:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107054.4]
  wire [3:0] _T_54; // @[primitives.scala 121:33:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107056.4]
  wire  _T_56; // @[primitives.scala 121:54:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107057.4]
  wire [3:0] _T_57; // @[primitives.scala 121:33:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107059.4]
  wire  _T_59; // @[primitives.scala 121:54:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107060.4]
  wire [3:0] _T_60; // @[primitives.scala 121:33:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107062.4]
  wire  _T_62; // @[primitives.scala 121:54:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107063.4]
  wire [3:0] _T_63; // @[primitives.scala 121:33:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107065.4]
  wire  _T_65; // @[primitives.scala 121:54:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107066.4]
  wire [2:0] _T_66; // @[primitives.scala 124:15:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107068.4]
  wire  _T_68; // @[primitives.scala 124:57:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107069.4]
  wire [1:0] _T_69; // @[primitives.scala 125:20:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107071.4]
  wire [2:0] _T_70; // @[primitives.scala 125:20:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107072.4]
  wire [1:0] _T_71; // @[primitives.scala 125:20:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107073.4]
  wire [1:0] _T_72; // @[primitives.scala 125:20:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107074.4]
  wire [3:0] _T_73; // @[primitives.scala 125:20:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107075.4]
  wire [6:0] _T_74; // @[primitives.scala 125:20:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107076.4]
  wire [2:0] _T_75; // @[MulAddRecFN.scala 225:51:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107077.4]
  wire [2:0] _T_76; // @[primitives.scala 51:21:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107078.4]
  wire [8:0] _T_78; // @[primitives.scala 77:58:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107079.4]
  wire [5:0] _T_79; // @[primitives.scala 79:22:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107080.4]
  wire [3:0] _T_80; // @[Bitwise.scala 109:18:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107081.4]
  wire [1:0] _T_81; // @[Bitwise.scala 109:18:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107082.4]
  wire  _T_82; // @[Bitwise.scala 109:18:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107083.4]
  wire  _T_83; // @[Bitwise.scala 109:44:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107084.4]
  wire [1:0] _T_84; // @[Cat.scala 30:58:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107085.4]
  wire [1:0] _T_85; // @[Bitwise.scala 109:44:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107086.4]
  wire  _T_86; // @[Bitwise.scala 109:18:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107087.4]
  wire  _T_87; // @[Bitwise.scala 109:44:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107088.4]
  wire [1:0] _T_88; // @[Cat.scala 30:58:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107089.4]
  wire [3:0] _T_89; // @[Cat.scala 30:58:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107090.4]
  wire [1:0] _T_90; // @[Bitwise.scala 109:44:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107091.4]
  wire  _T_91; // @[Bitwise.scala 109:18:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107092.4]
  wire  _T_92; // @[Bitwise.scala 109:44:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107093.4]
  wire [1:0] _T_93; // @[Cat.scala 30:58:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107094.4]
  wire [5:0] _T_94; // @[Cat.scala 30:58:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107095.4]
  wire [6:0] _GEN_3; // @[MulAddRecFN.scala 224:72:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107096.4]
  wire [6:0] _T_95; // @[MulAddRecFN.scala 224:72:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107096.4]
  wire  CDom_reduced4SigExtra; // @[MulAddRecFN.scala 225:73:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107097.4]
  wire [25:0] _T_97; // @[MulAddRecFN.scala 227:25:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107098.4]
  wire [2:0] _T_98; // @[MulAddRecFN.scala 228:25:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107099.4]
  wire  _T_100; // @[MulAddRecFN.scala 228:32:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107100.4]
  wire  _T_101; // @[MulAddRecFN.scala 228:36:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107101.4]
  wire  _T_102; // @[MulAddRecFN.scala 228:61:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107102.4]
  wire [26:0] CDom_sig; // @[Cat.scala 30:58:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107103.4]
  wire  notCDom_signSigSum; // @[MulAddRecFN.scala 234:36:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107104.4]
  wire [50:0] _T_103; // @[MulAddRecFN.scala 237:20:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107105.4]
  wire [50:0] _T_104; // @[MulAddRecFN.scala 237:13:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107106.4]
  wire [50:0] _GEN_4; // @[MulAddRecFN.scala 238:41:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107108.4]
  wire [51:0] _T_106; // @[MulAddRecFN.scala 238:41:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107108.4]
  wire [50:0] _T_107; // @[MulAddRecFN.scala 238:41:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107109.4]
  wire [50:0] notCDom_absSigSum; // @[MulAddRecFN.scala 236:12:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107110.4]
  wire [1:0] _T_140; // @[primitives.scala 104:33:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107113.4]
  wire  _T_142; // @[primitives.scala 104:54:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107114.4]
  wire [1:0] _T_143; // @[primitives.scala 104:33:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107116.4]
  wire  _T_145; // @[primitives.scala 104:54:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107117.4]
  wire [1:0] _T_146; // @[primitives.scala 104:33:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107119.4]
  wire  _T_148; // @[primitives.scala 104:54:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107120.4]
  wire [1:0] _T_149; // @[primitives.scala 104:33:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107122.4]
  wire  _T_151; // @[primitives.scala 104:54:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107123.4]
  wire [1:0] _T_152; // @[primitives.scala 104:33:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107125.4]
  wire  _T_154; // @[primitives.scala 104:54:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107126.4]
  wire [1:0] _T_155; // @[primitives.scala 104:33:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107128.4]
  wire  _T_157; // @[primitives.scala 104:54:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107129.4]
  wire [1:0] _T_158; // @[primitives.scala 104:33:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107131.4]
  wire  _T_160; // @[primitives.scala 104:54:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107132.4]
  wire [1:0] _T_161; // @[primitives.scala 104:33:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107134.4]
  wire  _T_163; // @[primitives.scala 104:54:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107135.4]
  wire [1:0] _T_164; // @[primitives.scala 104:33:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107137.4]
  wire  _T_166; // @[primitives.scala 104:54:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107138.4]
  wire [1:0] _T_167; // @[primitives.scala 104:33:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107140.4]
  wire  _T_169; // @[primitives.scala 104:54:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107141.4]
  wire [1:0] _T_170; // @[primitives.scala 104:33:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107143.4]
  wire  _T_172; // @[primitives.scala 104:54:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107144.4]
  wire [1:0] _T_173; // @[primitives.scala 104:33:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107146.4]
  wire  _T_175; // @[primitives.scala 104:54:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107147.4]
  wire [1:0] _T_176; // @[primitives.scala 104:33:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107149.4]
  wire  _T_178; // @[primitives.scala 104:54:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107150.4]
  wire [1:0] _T_179; // @[primitives.scala 104:33:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107152.4]
  wire  _T_181; // @[primitives.scala 104:54:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107153.4]
  wire [1:0] _T_182; // @[primitives.scala 104:33:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107155.4]
  wire  _T_184; // @[primitives.scala 104:54:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107156.4]
  wire [1:0] _T_185; // @[primitives.scala 104:33:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107158.4]
  wire  _T_187; // @[primitives.scala 104:54:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107159.4]
  wire [1:0] _T_188; // @[primitives.scala 104:33:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107161.4]
  wire  _T_190; // @[primitives.scala 104:54:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107162.4]
  wire [1:0] _T_191; // @[primitives.scala 104:33:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107164.4]
  wire  _T_193; // @[primitives.scala 104:54:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107165.4]
  wire [1:0] _T_194; // @[primitives.scala 104:33:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107167.4]
  wire  _T_196; // @[primitives.scala 104:54:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107168.4]
  wire [1:0] _T_197; // @[primitives.scala 104:33:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107170.4]
  wire  _T_199; // @[primitives.scala 104:54:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107171.4]
  wire [1:0] _T_200; // @[primitives.scala 104:33:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107173.4]
  wire  _T_202; // @[primitives.scala 104:54:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107174.4]
  wire [1:0] _T_203; // @[primitives.scala 104:33:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107176.4]
  wire  _T_205; // @[primitives.scala 104:54:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107177.4]
  wire [1:0] _T_206; // @[primitives.scala 104:33:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107179.4]
  wire  _T_208; // @[primitives.scala 104:54:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107180.4]
  wire [1:0] _T_209; // @[primitives.scala 104:33:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107182.4]
  wire  _T_211; // @[primitives.scala 104:54:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107183.4]
  wire [1:0] _T_212; // @[primitives.scala 104:33:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107185.4]
  wire  _T_214; // @[primitives.scala 104:54:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107186.4]
  wire  _T_215; // @[primitives.scala 107:15:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107188.4]
  wire [1:0] _T_218; // @[primitives.scala 108:20:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107191.4]
  wire [2:0] _T_219; // @[primitives.scala 108:20:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107192.4]
  wire [1:0] _T_220; // @[primitives.scala 108:20:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107193.4]
  wire [2:0] _T_221; // @[primitives.scala 108:20:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107194.4]
  wire [5:0] _T_222; // @[primitives.scala 108:20:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107195.4]
  wire [1:0] _T_223; // @[primitives.scala 108:20:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107196.4]
  wire [2:0] _T_224; // @[primitives.scala 108:20:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107197.4]
  wire [1:0] _T_225; // @[primitives.scala 108:20:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107198.4]
  wire [1:0] _T_226; // @[primitives.scala 108:20:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107199.4]
  wire [3:0] _T_227; // @[primitives.scala 108:20:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107200.4]
  wire [6:0] _T_228; // @[primitives.scala 108:20:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107201.4]
  wire [12:0] _T_229; // @[primitives.scala 108:20:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107202.4]
  wire [1:0] _T_230; // @[primitives.scala 108:20:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107203.4]
  wire [2:0] _T_231; // @[primitives.scala 108:20:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107204.4]
  wire [1:0] _T_232; // @[primitives.scala 108:20:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107205.4]
  wire [2:0] _T_233; // @[primitives.scala 108:20:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107206.4]
  wire [5:0] _T_234; // @[primitives.scala 108:20:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107207.4]
  wire [1:0] _T_235; // @[primitives.scala 108:20:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107208.4]
  wire [2:0] _T_236; // @[primitives.scala 108:20:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107209.4]
  wire [1:0] _T_237; // @[primitives.scala 108:20:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107210.4]
  wire [1:0] _T_238; // @[primitives.scala 108:20:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107211.4]
  wire [3:0] _T_239; // @[primitives.scala 108:20:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107212.4]
  wire [6:0] _T_240; // @[primitives.scala 108:20:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107213.4]
  wire [12:0] _T_241; // @[primitives.scala 108:20:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107214.4]
  wire [25:0] notCDom_reduced2AbsSigSum; // @[primitives.scala 108:20:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107215.4]
  wire [15:0] _T_242; // @[Bitwise.scala 109:18:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107216.4]
  wire [7:0] _T_247; // @[Bitwise.scala 103:21:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107219.4]
  wire [15:0] _T_248; // @[Bitwise.scala 103:31:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107220.4]
  wire [7:0] _T_249; // @[Bitwise.scala 103:46:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107221.4]
  wire [15:0] _GEN_5; // @[Bitwise.scala 103:65:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107222.4]
  wire [15:0] _T_250; // @[Bitwise.scala 103:65:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107222.4]
  wire [15:0] _T_252; // @[Bitwise.scala 103:75:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107224.4]
  wire [15:0] _T_253; // @[Bitwise.scala 103:39:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107225.4]
  wire [11:0] _T_257; // @[Bitwise.scala 103:21:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107229.4]
  wire [15:0] _GEN_6; // @[Bitwise.scala 103:31:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107230.4]
  wire [15:0] _T_258; // @[Bitwise.scala 103:31:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107230.4]
  wire [11:0] _T_259; // @[Bitwise.scala 103:46:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107231.4]
  wire [15:0] _GEN_7; // @[Bitwise.scala 103:65:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107232.4]
  wire [15:0] _T_260; // @[Bitwise.scala 103:65:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107232.4]
  wire [15:0] _T_262; // @[Bitwise.scala 103:75:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107234.4]
  wire [15:0] _T_263; // @[Bitwise.scala 103:39:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107235.4]
  wire [13:0] _T_267; // @[Bitwise.scala 103:21:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107239.4]
  wire [15:0] _GEN_8; // @[Bitwise.scala 103:31:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107240.4]
  wire [15:0] _T_268; // @[Bitwise.scala 103:31:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107240.4]
  wire [13:0] _T_269; // @[Bitwise.scala 103:46:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107241.4]
  wire [15:0] _GEN_9; // @[Bitwise.scala 103:65:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107242.4]
  wire [15:0] _T_270; // @[Bitwise.scala 103:65:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107242.4]
  wire [15:0] _T_272; // @[Bitwise.scala 103:75:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107244.4]
  wire [15:0] _T_273; // @[Bitwise.scala 103:39:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107245.4]
  wire [14:0] _T_277; // @[Bitwise.scala 103:21:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107249.4]
  wire [15:0] _GEN_10; // @[Bitwise.scala 103:31:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107250.4]
  wire [15:0] _T_278; // @[Bitwise.scala 103:31:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107250.4]
  wire [14:0] _T_279; // @[Bitwise.scala 103:46:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107251.4]
  wire [15:0] _GEN_11; // @[Bitwise.scala 103:65:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107252.4]
  wire [15:0] _T_280; // @[Bitwise.scala 103:65:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107252.4]
  wire [15:0] _T_282; // @[Bitwise.scala 103:75:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107254.4]
  wire [15:0] _T_283; // @[Bitwise.scala 103:39:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107255.4]
  wire [9:0] _T_284; // @[Bitwise.scala 109:44:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107256.4]
  wire [7:0] _T_285; // @[Bitwise.scala 109:18:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107257.4]
  wire [3:0] _T_290; // @[Bitwise.scala 103:21:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107260.4]
  wire [7:0] _T_291; // @[Bitwise.scala 103:31:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107261.4]
  wire [3:0] _T_292; // @[Bitwise.scala 103:46:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107262.4]
  wire [7:0] _GEN_12; // @[Bitwise.scala 103:65:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107263.4]
  wire [7:0] _T_293; // @[Bitwise.scala 103:65:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107263.4]
  wire [7:0] _T_295; // @[Bitwise.scala 103:75:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107265.4]
  wire [7:0] _T_296; // @[Bitwise.scala 103:39:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107266.4]
  wire [5:0] _T_300; // @[Bitwise.scala 103:21:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107270.4]
  wire [7:0] _GEN_13; // @[Bitwise.scala 103:31:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107271.4]
  wire [7:0] _T_301; // @[Bitwise.scala 103:31:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107271.4]
  wire [5:0] _T_302; // @[Bitwise.scala 103:46:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107272.4]
  wire [7:0] _GEN_14; // @[Bitwise.scala 103:65:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107273.4]
  wire [7:0] _T_303; // @[Bitwise.scala 103:65:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107273.4]
  wire [7:0] _T_305; // @[Bitwise.scala 103:75:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107275.4]
  wire [7:0] _T_306; // @[Bitwise.scala 103:39:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107276.4]
  wire [6:0] _T_310; // @[Bitwise.scala 103:21:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107280.4]
  wire [7:0] _GEN_15; // @[Bitwise.scala 103:31:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107281.4]
  wire [7:0] _T_311; // @[Bitwise.scala 103:31:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107281.4]
  wire [6:0] _T_312; // @[Bitwise.scala 103:46:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107282.4]
  wire [7:0] _GEN_16; // @[Bitwise.scala 103:65:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107283.4]
  wire [7:0] _T_313; // @[Bitwise.scala 103:65:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107283.4]
  wire [7:0] _T_315; // @[Bitwise.scala 103:75:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107285.4]
  wire [7:0] _T_316; // @[Bitwise.scala 103:39:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107286.4]
  wire [1:0] _T_317; // @[Bitwise.scala 109:44:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107287.4]
  wire  _T_318; // @[Bitwise.scala 109:18:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107288.4]
  wire  _T_319; // @[Bitwise.scala 109:44:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107289.4]
  wire [1:0] _T_320; // @[Cat.scala 30:58:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107290.4]
  wire [9:0] _T_321; // @[Cat.scala 30:58:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107291.4]
  wire [25:0] _T_322; // @[Cat.scala 30:58:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107292.4]
  wire  _T_323; // @[OneHot.scala 39:40:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107293.4]
  wire  _T_324; // @[OneHot.scala 39:40:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107294.4]
  wire  _T_325; // @[OneHot.scala 39:40:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107295.4]
  wire  _T_326; // @[OneHot.scala 39:40:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107296.4]
  wire  _T_327; // @[OneHot.scala 39:40:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107297.4]
  wire  _T_328; // @[OneHot.scala 39:40:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107298.4]
  wire  _T_329; // @[OneHot.scala 39:40:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107299.4]
  wire  _T_330; // @[OneHot.scala 39:40:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107300.4]
  wire  _T_331; // @[OneHot.scala 39:40:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107301.4]
  wire  _T_332; // @[OneHot.scala 39:40:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107302.4]
  wire  _T_333; // @[OneHot.scala 39:40:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107303.4]
  wire  _T_334; // @[OneHot.scala 39:40:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107304.4]
  wire  _T_335; // @[OneHot.scala 39:40:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107305.4]
  wire  _T_336; // @[OneHot.scala 39:40:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107306.4]
  wire  _T_337; // @[OneHot.scala 39:40:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107307.4]
  wire  _T_338; // @[OneHot.scala 39:40:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107308.4]
  wire  _T_339; // @[OneHot.scala 39:40:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107309.4]
  wire  _T_340; // @[OneHot.scala 39:40:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107310.4]
  wire  _T_341; // @[OneHot.scala 39:40:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107311.4]
  wire  _T_342; // @[OneHot.scala 39:40:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107312.4]
  wire  _T_343; // @[OneHot.scala 39:40:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107313.4]
  wire  _T_344; // @[OneHot.scala 39:40:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107314.4]
  wire  _T_345; // @[OneHot.scala 39:40:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107315.4]
  wire  _T_346; // @[OneHot.scala 39:40:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107316.4]
  wire  _T_347; // @[OneHot.scala 39:40:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107317.4]
  wire [4:0] _T_375; // @[Mux.scala 31:69:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107319.4]
  wire [4:0] _T_376; // @[Mux.scala 31:69:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107320.4]
  wire [4:0] _T_377; // @[Mux.scala 31:69:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107321.4]
  wire [4:0] _T_378; // @[Mux.scala 31:69:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107322.4]
  wire [4:0] _T_379; // @[Mux.scala 31:69:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107323.4]
  wire [4:0] _T_380; // @[Mux.scala 31:69:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107324.4]
  wire [4:0] _T_381; // @[Mux.scala 31:69:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107325.4]
  wire [4:0] _T_382; // @[Mux.scala 31:69:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107326.4]
  wire [4:0] _T_383; // @[Mux.scala 31:69:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107327.4]
  wire [4:0] _T_384; // @[Mux.scala 31:69:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107328.4]
  wire [4:0] _T_385; // @[Mux.scala 31:69:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107329.4]
  wire [4:0] _T_386; // @[Mux.scala 31:69:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107330.4]
  wire [4:0] _T_387; // @[Mux.scala 31:69:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107331.4]
  wire [4:0] _T_388; // @[Mux.scala 31:69:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107332.4]
  wire [4:0] _T_389; // @[Mux.scala 31:69:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107333.4]
  wire [4:0] _T_390; // @[Mux.scala 31:69:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107334.4]
  wire [4:0] _T_391; // @[Mux.scala 31:69:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107335.4]
  wire [4:0] _T_392; // @[Mux.scala 31:69:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107336.4]
  wire [4:0] _T_393; // @[Mux.scala 31:69:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107337.4]
  wire [4:0] _T_394; // @[Mux.scala 31:69:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107338.4]
  wire [4:0] _T_395; // @[Mux.scala 31:69:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107339.4]
  wire [4:0] _T_396; // @[Mux.scala 31:69:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107340.4]
  wire [4:0] _T_397; // @[Mux.scala 31:69:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107341.4]
  wire [4:0] _T_398; // @[Mux.scala 31:69:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107342.4]
  wire [4:0] notCDom_normDistReduced2; // @[Mux.scala 31:69:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107343.4]
  wire [5:0] _GEN_17; // @[MulAddRecFN.scala 242:56:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107344.4]
  wire [5:0] notCDom_nearNormDist; // @[MulAddRecFN.scala 242:56:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107344.4]
  wire [6:0] _T_399; // @[MulAddRecFN.scala 243:69:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107345.4]
  wire [9:0] _GEN_18; // @[MulAddRecFN.scala 243:46:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107346.4]
  wire [10:0] _T_400; // @[MulAddRecFN.scala 243:46:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107346.4]
  wire [9:0] _T_401; // @[MulAddRecFN.scala 243:46:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107347.4]
  wire [9:0] notCDom_sExp; // @[MulAddRecFN.scala 243:46:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107348.4]
  wire [113:0] _GEN_19; // @[MulAddRecFN.scala 245:27:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107349.4]
  wire [113:0] _T_402; // @[MulAddRecFN.scala 245:27:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107349.4]
  wire [28:0] notCDom_mainSig; // @[MulAddRecFN.scala 245:50:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107350.4]
  wire [12:0] _T_403; // @[MulAddRecFN.scala 249:39:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107351.4]
  wire [1:0] _T_418; // @[primitives.scala 104:33:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107355.4]
  wire  _T_420; // @[primitives.scala 104:54:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107356.4]
  wire [1:0] _T_421; // @[primitives.scala 104:33:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107358.4]
  wire  _T_423; // @[primitives.scala 104:54:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107359.4]
  wire [1:0] _T_424; // @[primitives.scala 104:33:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107361.4]
  wire  _T_426; // @[primitives.scala 104:54:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107362.4]
  wire [1:0] _T_427; // @[primitives.scala 104:33:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107364.4]
  wire  _T_429; // @[primitives.scala 104:54:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107365.4]
  wire [1:0] _T_430; // @[primitives.scala 104:33:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107367.4]
  wire  _T_432; // @[primitives.scala 104:54:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107368.4]
  wire [1:0] _T_433; // @[primitives.scala 104:33:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107370.4]
  wire  _T_435; // @[primitives.scala 104:54:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107371.4]
  wire  _T_436; // @[primitives.scala 107:15:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107373.4]
  wire [1:0] _T_439; // @[primitives.scala 108:20:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107376.4]
  wire [2:0] _T_440; // @[primitives.scala 108:20:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107377.4]
  wire [1:0] _T_441; // @[primitives.scala 108:20:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107378.4]
  wire [1:0] _T_442; // @[primitives.scala 108:20:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107379.4]
  wire [3:0] _T_443; // @[primitives.scala 108:20:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107380.4]
  wire [6:0] _T_444; // @[primitives.scala 108:20:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107381.4]
  wire [3:0] _T_445; // @[MulAddRecFN.scala 250:46:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107382.4]
  wire [3:0] _T_446; // @[primitives.scala 51:21:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107383.4]
  wire [16:0] _T_448; // @[primitives.scala 77:58:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107384.4]
  wire [5:0] _T_449; // @[primitives.scala 79:22:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107385.4]
  wire [3:0] _T_450; // @[Bitwise.scala 109:18:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107386.4]
  wire [1:0] _T_451; // @[Bitwise.scala 109:18:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107387.4]
  wire  _T_452; // @[Bitwise.scala 109:18:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107388.4]
  wire  _T_453; // @[Bitwise.scala 109:44:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107389.4]
  wire [1:0] _T_454; // @[Cat.scala 30:58:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107390.4]
  wire [1:0] _T_455; // @[Bitwise.scala 109:44:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107391.4]
  wire  _T_456; // @[Bitwise.scala 109:18:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107392.4]
  wire  _T_457; // @[Bitwise.scala 109:44:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107393.4]
  wire [1:0] _T_458; // @[Cat.scala 30:58:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107394.4]
  wire [3:0] _T_459; // @[Cat.scala 30:58:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107395.4]
  wire [1:0] _T_460; // @[Bitwise.scala 109:44:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107396.4]
  wire  _T_461; // @[Bitwise.scala 109:18:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107397.4]
  wire  _T_462; // @[Bitwise.scala 109:44:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107398.4]
  wire [1:0] _T_463; // @[Cat.scala 30:58:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107399.4]
  wire [5:0] _T_464; // @[Cat.scala 30:58:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107400.4]
  wire [6:0] _GEN_20; // @[MulAddRecFN.scala 249:78:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107401.4]
  wire [6:0] _T_465; // @[MulAddRecFN.scala 249:78:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107401.4]
  wire  notCDom_reduced4SigExtra; // @[MulAddRecFN.scala 251:11:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107402.4]
  wire [25:0] _T_467; // @[MulAddRecFN.scala 253:28:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107403.4]
  wire [2:0] _T_468; // @[MulAddRecFN.scala 254:28:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107404.4]
  wire  _T_470; // @[MulAddRecFN.scala 254:35:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107405.4]
  wire  _T_471; // @[MulAddRecFN.scala 254:39:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107406.4]
  wire [26:0] notCDom_sig; // @[Cat.scala 30:58:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107407.4]
  wire [1:0] _T_472; // @[MulAddRecFN.scala 257:21:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107408.4]
  wire  notCDom_completeCancellation; // @[MulAddRecFN.scala 257:50:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107409.4]
  wire  _T_474; // @[MulAddRecFN.scala 261:36:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107410.4]
  wire  notCDom_sign; // @[MulAddRecFN.scala 259:12:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107411.4]
  wire  notNaN_isInfProd; // @[MulAddRecFN.scala 266:49:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107412.4]
  wire  notNaN_isInfOut; // @[MulAddRecFN.scala 267:44:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107413.4]
  wire  _T_475; // @[MulAddRecFN.scala 269:32:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107414.4]
  wire  notNaN_addZeros; // @[MulAddRecFN.scala 269:58:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107415.4]
  wire  _T_476; // @[MulAddRecFN.scala 274:31:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107416.4]
  wire  _T_477; // @[MulAddRecFN.scala 273:35:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107417.4]
  wire  _T_478; // @[MulAddRecFN.scala 275:32:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107418.4]
  wire  _T_479; // @[MulAddRecFN.scala 274:57:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107419.4]
  wire  _T_481; // @[MulAddRecFN.scala 276:10:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107420.4]
  wire  _T_483; // @[MulAddRecFN.scala 276:36:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107422.4]
  wire  _T_484; // @[MulAddRecFN.scala 277:61:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107423.4]
  wire  _T_485; // @[MulAddRecFN.scala 278:35:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107424.4]
  wire  _T_486; // @[MulAddRecFN.scala 275:57:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107425.4]
  wire  _T_487; // @[MulAddRecFN.scala 280:48:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107427.4]
  wire  _T_489; // @[MulAddRecFN.scala 285:14:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107430.4]
  wire  _T_490; // @[MulAddRecFN.scala 285:42:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107431.4]
  wire  _T_491; // @[MulAddRecFN.scala 284:25:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107432.4]
  wire  _T_492; // @[MulAddRecFN.scala 287:27:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107434.4]
  wire  _T_493; // @[MulAddRecFN.scala 288:31:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107435.4]
  wire  _T_494; // @[MulAddRecFN.scala 287:54:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107436.4]
  wire  _T_496; // @[MulAddRecFN.scala 289:29:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107437.4]
  wire  _T_497; // @[MulAddRecFN.scala 289:26:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107438.4]
  wire  _T_498; // @[MulAddRecFN.scala 289:48:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107439.4]
  wire  _T_499; // @[MulAddRecFN.scala 290:36:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107440.4]
  wire  _T_500; // @[MulAddRecFN.scala 288:43:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107441.4]
  wire  _T_501; // @[MulAddRecFN.scala 291:26:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107442.4]
  wire  _T_502; // @[MulAddRecFN.scala 292:37:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107443.4]
  wire  _T_503; // @[MulAddRecFN.scala 291:46:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107444.4]
  wire  _T_504; // @[MulAddRecFN.scala 290:48:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107445.4]
  wire  _T_506; // @[MulAddRecFN.scala 293:10:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107446.4]
  wire  _T_508; // @[MulAddRecFN.scala 293:31:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107447.4]
  wire  _T_509; // @[MulAddRecFN.scala 293:28:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107448.4]
  wire  _T_510; // @[MulAddRecFN.scala 294:17:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107449.4]
  wire  _T_511; // @[MulAddRecFN.scala 293:49:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107450.4]
  wire  _T_512; // @[MulAddRecFN.scala 292:50:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107451.4]
  wire [9:0] _T_513; // @[MulAddRecFN.scala 295:26:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107453.4]
  wire [26:0] _T_514; // @[MulAddRecFN.scala 296:25:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107455.4]
  assign roundingMode_min = io_roundingMode == 3'h2; // @[MulAddRecFN.scala 188:45:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107018.4]
  assign CDom_sign = io_fromPreMul_signProd ^ io_fromPreMul_doSubMags; // @[MulAddRecFN.scala 192:42:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107019.4]
  assign _T_8 = io_mulAddResult[48]; // @[MulAddRecFN.scala 194:32:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107020.4]
  assign _T_10 = io_fromPreMul_highAlignedSigC + 26'h1; // @[MulAddRecFN.scala 195:47:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107021.4]
  assign _T_11 = _T_10[25:0]; // @[MulAddRecFN.scala 195:47:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107022.4]
  assign _T_12 = _T_8 ? _T_11 : io_fromPreMul_highAlignedSigC; // @[MulAddRecFN.scala 194:16:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107023.4]
  assign _T_13 = io_mulAddResult[47:0]; // @[MulAddRecFN.scala 198:28:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107024.4]
  assign _T_14 = {_T_12,_T_13}; // @[Cat.scala 30:58:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107025.4]
  assign sigSum = {_T_14,io_fromPreMul_bit0AlignedSigC}; // @[Cat.scala 30:58:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107026.4]
  assign _T_15 = {1'b0,$signed(io_fromPreMul_doSubMags)}; // @[MulAddRecFN.scala 205:69:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107027.4]
  assign _GEN_0 = {{8{_T_15[1]}},_T_15}; // @[MulAddRecFN.scala 205:43:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107028.4]
  assign _T_16 = $signed(io_fromPreMul_sExpSum) - $signed(_GEN_0); // @[MulAddRecFN.scala 205:43:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107028.4]
  assign _T_17 = _T_16[9:0]; // @[MulAddRecFN.scala 205:43:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107029.4]
  assign CDom_sExp = $signed(_T_17); // @[MulAddRecFN.scala 205:43:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107030.4]
  assign _T_18 = sigSum[74:25]; // @[MulAddRecFN.scala 208:20:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107031.4]
  assign _T_19 = ~ _T_18; // @[MulAddRecFN.scala 208:13:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107032.4]
  assign _T_21 = io_fromPreMul_highAlignedSigC[25:24]; // @[MulAddRecFN.scala 211:46:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107033.4]
  assign _T_22 = sigSum[72:26]; // @[MulAddRecFN.scala 212:23:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107034.4]
  assign _T_23 = {1'h0,_T_21}; // @[Cat.scala 30:58:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107035.4]
  assign _T_24 = {_T_23,_T_22}; // @[Cat.scala 30:58:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107036.4]
  assign CDom_absSigSum = io_fromPreMul_doSubMags ? _T_19 : _T_24; // @[MulAddRecFN.scala 207:12:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107037.4]
  assign _T_25 = sigSum[24:1]; // @[MulAddRecFN.scala 217:21:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107038.4]
  assign _T_26 = ~ _T_25; // @[MulAddRecFN.scala 217:14:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107039.4]
  assign _T_28 = _T_26 != 24'h0; // @[MulAddRecFN.scala 217:36:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107040.4]
  assign _T_29 = sigSum[25:1]; // @[MulAddRecFN.scala 218:19:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107041.4]
  assign _T_31 = _T_29 != 25'h0; // @[MulAddRecFN.scala 218:37:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107042.4]
  assign CDom_absSigSumExtra = io_fromPreMul_doSubMags ? _T_28 : _T_31; // @[MulAddRecFN.scala 216:12:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107043.4]
  assign _GEN_1 = {{31'd0}, CDom_absSigSum}; // @[MulAddRecFN.scala 221:24:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107044.4]
  assign _T_32 = _GEN_1 << io_fromPreMul_CDom_CAlignDist; // @[MulAddRecFN.scala 221:24:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107044.4]
  assign CDom_mainSig = _T_32[49:21]; // @[MulAddRecFN.scala 221:56:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107045.4]
  assign _T_33 = CDom_absSigSum[23:0]; // @[MulAddRecFN.scala 224:36:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107046.4]
  assign _GEN_2 = {{3'd0}, _T_33}; // @[MulAddRecFN.scala 224:53:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107047.4]
  assign _T_34 = _GEN_2 << 3; // @[MulAddRecFN.scala 224:53:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107047.4]
  assign _T_48 = _T_34[3:0]; // @[primitives.scala 121:33:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107050.4]
  assign _T_50 = _T_48 != 4'h0; // @[primitives.scala 121:54:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107051.4]
  assign _T_51 = _T_34[7:4]; // @[primitives.scala 121:33:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107053.4]
  assign _T_53 = _T_51 != 4'h0; // @[primitives.scala 121:54:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107054.4]
  assign _T_54 = _T_34[11:8]; // @[primitives.scala 121:33:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107056.4]
  assign _T_56 = _T_54 != 4'h0; // @[primitives.scala 121:54:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107057.4]
  assign _T_57 = _T_34[15:12]; // @[primitives.scala 121:33:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107059.4]
  assign _T_59 = _T_57 != 4'h0; // @[primitives.scala 121:54:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107060.4]
  assign _T_60 = _T_34[19:16]; // @[primitives.scala 121:33:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107062.4]
  assign _T_62 = _T_60 != 4'h0; // @[primitives.scala 121:54:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107063.4]
  assign _T_63 = _T_34[23:20]; // @[primitives.scala 121:33:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107065.4]
  assign _T_65 = _T_63 != 4'h0; // @[primitives.scala 121:54:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107066.4]
  assign _T_66 = _T_34[26:24]; // @[primitives.scala 124:15:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107068.4]
  assign _T_68 = _T_66 != 3'h0; // @[primitives.scala 124:57:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107069.4]
  assign _T_69 = {_T_56,_T_53}; // @[primitives.scala 125:20:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107071.4]
  assign _T_70 = {_T_69,_T_50}; // @[primitives.scala 125:20:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107072.4]
  assign _T_71 = {_T_62,_T_59}; // @[primitives.scala 125:20:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107073.4]
  assign _T_72 = {_T_68,_T_65}; // @[primitives.scala 125:20:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107074.4]
  assign _T_73 = {_T_72,_T_71}; // @[primitives.scala 125:20:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107075.4]
  assign _T_74 = {_T_73,_T_70}; // @[primitives.scala 125:20:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107076.4]
  assign _T_75 = io_fromPreMul_CDom_CAlignDist[4:2]; // @[MulAddRecFN.scala 225:51:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107077.4]
  assign _T_76 = ~ _T_75; // @[primitives.scala 51:21:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107078.4]
  assign _T_78 = $signed(-9'sh100) >>> _T_76; // @[primitives.scala 77:58:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107079.4]
  assign _T_79 = _T_78[6:1]; // @[primitives.scala 79:22:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107080.4]
  assign _T_80 = _T_79[3:0]; // @[Bitwise.scala 109:18:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107081.4]
  assign _T_81 = _T_80[1:0]; // @[Bitwise.scala 109:18:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107082.4]
  assign _T_82 = _T_81[0]; // @[Bitwise.scala 109:18:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107083.4]
  assign _T_83 = _T_81[1]; // @[Bitwise.scala 109:44:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107084.4]
  assign _T_84 = {_T_82,_T_83}; // @[Cat.scala 30:58:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107085.4]
  assign _T_85 = _T_80[3:2]; // @[Bitwise.scala 109:44:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107086.4]
  assign _T_86 = _T_85[0]; // @[Bitwise.scala 109:18:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107087.4]
  assign _T_87 = _T_85[1]; // @[Bitwise.scala 109:44:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107088.4]
  assign _T_88 = {_T_86,_T_87}; // @[Cat.scala 30:58:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107089.4]
  assign _T_89 = {_T_84,_T_88}; // @[Cat.scala 30:58:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107090.4]
  assign _T_90 = _T_79[5:4]; // @[Bitwise.scala 109:44:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107091.4]
  assign _T_91 = _T_90[0]; // @[Bitwise.scala 109:18:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107092.4]
  assign _T_92 = _T_90[1]; // @[Bitwise.scala 109:44:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107093.4]
  assign _T_93 = {_T_91,_T_92}; // @[Cat.scala 30:58:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107094.4]
  assign _T_94 = {_T_89,_T_93}; // @[Cat.scala 30:58:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107095.4]
  assign _GEN_3 = {{1'd0}, _T_94}; // @[MulAddRecFN.scala 224:72:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107096.4]
  assign _T_95 = _T_74 & _GEN_3; // @[MulAddRecFN.scala 224:72:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107096.4]
  assign CDom_reduced4SigExtra = _T_95 != 7'h0; // @[MulAddRecFN.scala 225:73:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107097.4]
  assign _T_97 = CDom_mainSig[28:3]; // @[MulAddRecFN.scala 227:25:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107098.4]
  assign _T_98 = CDom_mainSig[2:0]; // @[MulAddRecFN.scala 228:25:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107099.4]
  assign _T_100 = _T_98 != 3'h0; // @[MulAddRecFN.scala 228:32:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107100.4]
  assign _T_101 = _T_100 | CDom_reduced4SigExtra; // @[MulAddRecFN.scala 228:36:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107101.4]
  assign _T_102 = _T_101 | CDom_absSigSumExtra; // @[MulAddRecFN.scala 228:61:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107102.4]
  assign CDom_sig = {_T_97,_T_102}; // @[Cat.scala 30:58:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107103.4]
  assign notCDom_signSigSum = sigSum[51]; // @[MulAddRecFN.scala 234:36:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107104.4]
  assign _T_103 = sigSum[50:0]; // @[MulAddRecFN.scala 237:20:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107105.4]
  assign _T_104 = ~ _T_103; // @[MulAddRecFN.scala 237:13:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107106.4]
  assign _GEN_4 = {{50'd0}, io_fromPreMul_doSubMags}; // @[MulAddRecFN.scala 238:41:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107108.4]
  assign _T_106 = _T_103 + _GEN_4; // @[MulAddRecFN.scala 238:41:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107108.4]
  assign _T_107 = _T_106[50:0]; // @[MulAddRecFN.scala 238:41:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107109.4]
  assign notCDom_absSigSum = notCDom_signSigSum ? _T_104 : _T_107; // @[MulAddRecFN.scala 236:12:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107110.4]
  assign _T_140 = notCDom_absSigSum[1:0]; // @[primitives.scala 104:33:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107113.4]
  assign _T_142 = _T_140 != 2'h0; // @[primitives.scala 104:54:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107114.4]
  assign _T_143 = notCDom_absSigSum[3:2]; // @[primitives.scala 104:33:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107116.4]
  assign _T_145 = _T_143 != 2'h0; // @[primitives.scala 104:54:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107117.4]
  assign _T_146 = notCDom_absSigSum[5:4]; // @[primitives.scala 104:33:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107119.4]
  assign _T_148 = _T_146 != 2'h0; // @[primitives.scala 104:54:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107120.4]
  assign _T_149 = notCDom_absSigSum[7:6]; // @[primitives.scala 104:33:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107122.4]
  assign _T_151 = _T_149 != 2'h0; // @[primitives.scala 104:54:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107123.4]
  assign _T_152 = notCDom_absSigSum[9:8]; // @[primitives.scala 104:33:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107125.4]
  assign _T_154 = _T_152 != 2'h0; // @[primitives.scala 104:54:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107126.4]
  assign _T_155 = notCDom_absSigSum[11:10]; // @[primitives.scala 104:33:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107128.4]
  assign _T_157 = _T_155 != 2'h0; // @[primitives.scala 104:54:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107129.4]
  assign _T_158 = notCDom_absSigSum[13:12]; // @[primitives.scala 104:33:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107131.4]
  assign _T_160 = _T_158 != 2'h0; // @[primitives.scala 104:54:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107132.4]
  assign _T_161 = notCDom_absSigSum[15:14]; // @[primitives.scala 104:33:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107134.4]
  assign _T_163 = _T_161 != 2'h0; // @[primitives.scala 104:54:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107135.4]
  assign _T_164 = notCDom_absSigSum[17:16]; // @[primitives.scala 104:33:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107137.4]
  assign _T_166 = _T_164 != 2'h0; // @[primitives.scala 104:54:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107138.4]
  assign _T_167 = notCDom_absSigSum[19:18]; // @[primitives.scala 104:33:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107140.4]
  assign _T_169 = _T_167 != 2'h0; // @[primitives.scala 104:54:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107141.4]
  assign _T_170 = notCDom_absSigSum[21:20]; // @[primitives.scala 104:33:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107143.4]
  assign _T_172 = _T_170 != 2'h0; // @[primitives.scala 104:54:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107144.4]
  assign _T_173 = notCDom_absSigSum[23:22]; // @[primitives.scala 104:33:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107146.4]
  assign _T_175 = _T_173 != 2'h0; // @[primitives.scala 104:54:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107147.4]
  assign _T_176 = notCDom_absSigSum[25:24]; // @[primitives.scala 104:33:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107149.4]
  assign _T_178 = _T_176 != 2'h0; // @[primitives.scala 104:54:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107150.4]
  assign _T_179 = notCDom_absSigSum[27:26]; // @[primitives.scala 104:33:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107152.4]
  assign _T_181 = _T_179 != 2'h0; // @[primitives.scala 104:54:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107153.4]
  assign _T_182 = notCDom_absSigSum[29:28]; // @[primitives.scala 104:33:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107155.4]
  assign _T_184 = _T_182 != 2'h0; // @[primitives.scala 104:54:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107156.4]
  assign _T_185 = notCDom_absSigSum[31:30]; // @[primitives.scala 104:33:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107158.4]
  assign _T_187 = _T_185 != 2'h0; // @[primitives.scala 104:54:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107159.4]
  assign _T_188 = notCDom_absSigSum[33:32]; // @[primitives.scala 104:33:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107161.4]
  assign _T_190 = _T_188 != 2'h0; // @[primitives.scala 104:54:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107162.4]
  assign _T_191 = notCDom_absSigSum[35:34]; // @[primitives.scala 104:33:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107164.4]
  assign _T_193 = _T_191 != 2'h0; // @[primitives.scala 104:54:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107165.4]
  assign _T_194 = notCDom_absSigSum[37:36]; // @[primitives.scala 104:33:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107167.4]
  assign _T_196 = _T_194 != 2'h0; // @[primitives.scala 104:54:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107168.4]
  assign _T_197 = notCDom_absSigSum[39:38]; // @[primitives.scala 104:33:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107170.4]
  assign _T_199 = _T_197 != 2'h0; // @[primitives.scala 104:54:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107171.4]
  assign _T_200 = notCDom_absSigSum[41:40]; // @[primitives.scala 104:33:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107173.4]
  assign _T_202 = _T_200 != 2'h0; // @[primitives.scala 104:54:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107174.4]
  assign _T_203 = notCDom_absSigSum[43:42]; // @[primitives.scala 104:33:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107176.4]
  assign _T_205 = _T_203 != 2'h0; // @[primitives.scala 104:54:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107177.4]
  assign _T_206 = notCDom_absSigSum[45:44]; // @[primitives.scala 104:33:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107179.4]
  assign _T_208 = _T_206 != 2'h0; // @[primitives.scala 104:54:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107180.4]
  assign _T_209 = notCDom_absSigSum[47:46]; // @[primitives.scala 104:33:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107182.4]
  assign _T_211 = _T_209 != 2'h0; // @[primitives.scala 104:54:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107183.4]
  assign _T_212 = notCDom_absSigSum[49:48]; // @[primitives.scala 104:33:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107185.4]
  assign _T_214 = _T_212 != 2'h0; // @[primitives.scala 104:54:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107186.4]
  assign _T_215 = notCDom_absSigSum[50]; // @[primitives.scala 107:15:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107188.4]
  assign _T_218 = {_T_148,_T_145}; // @[primitives.scala 108:20:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107191.4]
  assign _T_219 = {_T_218,_T_142}; // @[primitives.scala 108:20:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107192.4]
  assign _T_220 = {_T_157,_T_154}; // @[primitives.scala 108:20:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107193.4]
  assign _T_221 = {_T_220,_T_151}; // @[primitives.scala 108:20:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107194.4]
  assign _T_222 = {_T_221,_T_219}; // @[primitives.scala 108:20:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107195.4]
  assign _T_223 = {_T_166,_T_163}; // @[primitives.scala 108:20:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107196.4]
  assign _T_224 = {_T_223,_T_160}; // @[primitives.scala 108:20:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107197.4]
  assign _T_225 = {_T_172,_T_169}; // @[primitives.scala 108:20:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107198.4]
  assign _T_226 = {_T_178,_T_175}; // @[primitives.scala 108:20:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107199.4]
  assign _T_227 = {_T_226,_T_225}; // @[primitives.scala 108:20:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107200.4]
  assign _T_228 = {_T_227,_T_224}; // @[primitives.scala 108:20:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107201.4]
  assign _T_229 = {_T_228,_T_222}; // @[primitives.scala 108:20:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107202.4]
  assign _T_230 = {_T_187,_T_184}; // @[primitives.scala 108:20:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107203.4]
  assign _T_231 = {_T_230,_T_181}; // @[primitives.scala 108:20:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107204.4]
  assign _T_232 = {_T_196,_T_193}; // @[primitives.scala 108:20:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107205.4]
  assign _T_233 = {_T_232,_T_190}; // @[primitives.scala 108:20:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107206.4]
  assign _T_234 = {_T_233,_T_231}; // @[primitives.scala 108:20:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107207.4]
  assign _T_235 = {_T_205,_T_202}; // @[primitives.scala 108:20:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107208.4]
  assign _T_236 = {_T_235,_T_199}; // @[primitives.scala 108:20:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107209.4]
  assign _T_237 = {_T_211,_T_208}; // @[primitives.scala 108:20:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107210.4]
  assign _T_238 = {_T_215,_T_214}; // @[primitives.scala 108:20:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107211.4]
  assign _T_239 = {_T_238,_T_237}; // @[primitives.scala 108:20:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107212.4]
  assign _T_240 = {_T_239,_T_236}; // @[primitives.scala 108:20:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107213.4]
  assign _T_241 = {_T_240,_T_234}; // @[primitives.scala 108:20:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107214.4]
  assign notCDom_reduced2AbsSigSum = {_T_241,_T_229}; // @[primitives.scala 108:20:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107215.4]
  assign _T_242 = notCDom_reduced2AbsSigSum[15:0]; // @[Bitwise.scala 109:18:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107216.4]
  assign _T_247 = _T_242[15:8]; // @[Bitwise.scala 103:21:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107219.4]
  assign _T_248 = {{8'd0}, _T_247}; // @[Bitwise.scala 103:31:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107220.4]
  assign _T_249 = _T_242[7:0]; // @[Bitwise.scala 103:46:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107221.4]
  assign _GEN_5 = {{8'd0}, _T_249}; // @[Bitwise.scala 103:65:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107222.4]
  assign _T_250 = _GEN_5 << 8; // @[Bitwise.scala 103:65:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107222.4]
  assign _T_252 = _T_250 & 16'hff00; // @[Bitwise.scala 103:75:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107224.4]
  assign _T_253 = _T_248 | _T_252; // @[Bitwise.scala 103:39:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107225.4]
  assign _T_257 = _T_253[15:4]; // @[Bitwise.scala 103:21:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107229.4]
  assign _GEN_6 = {{4'd0}, _T_257}; // @[Bitwise.scala 103:31:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107230.4]
  assign _T_258 = _GEN_6 & 16'hf0f; // @[Bitwise.scala 103:31:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107230.4]
  assign _T_259 = _T_253[11:0]; // @[Bitwise.scala 103:46:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107231.4]
  assign _GEN_7 = {{4'd0}, _T_259}; // @[Bitwise.scala 103:65:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107232.4]
  assign _T_260 = _GEN_7 << 4; // @[Bitwise.scala 103:65:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107232.4]
  assign _T_262 = _T_260 & 16'hf0f0; // @[Bitwise.scala 103:75:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107234.4]
  assign _T_263 = _T_258 | _T_262; // @[Bitwise.scala 103:39:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107235.4]
  assign _T_267 = _T_263[15:2]; // @[Bitwise.scala 103:21:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107239.4]
  assign _GEN_8 = {{2'd0}, _T_267}; // @[Bitwise.scala 103:31:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107240.4]
  assign _T_268 = _GEN_8 & 16'h3333; // @[Bitwise.scala 103:31:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107240.4]
  assign _T_269 = _T_263[13:0]; // @[Bitwise.scala 103:46:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107241.4]
  assign _GEN_9 = {{2'd0}, _T_269}; // @[Bitwise.scala 103:65:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107242.4]
  assign _T_270 = _GEN_9 << 2; // @[Bitwise.scala 103:65:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107242.4]
  assign _T_272 = _T_270 & 16'hcccc; // @[Bitwise.scala 103:75:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107244.4]
  assign _T_273 = _T_268 | _T_272; // @[Bitwise.scala 103:39:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107245.4]
  assign _T_277 = _T_273[15:1]; // @[Bitwise.scala 103:21:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107249.4]
  assign _GEN_10 = {{1'd0}, _T_277}; // @[Bitwise.scala 103:31:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107250.4]
  assign _T_278 = _GEN_10 & 16'h5555; // @[Bitwise.scala 103:31:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107250.4]
  assign _T_279 = _T_273[14:0]; // @[Bitwise.scala 103:46:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107251.4]
  assign _GEN_11 = {{1'd0}, _T_279}; // @[Bitwise.scala 103:65:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107252.4]
  assign _T_280 = _GEN_11 << 1; // @[Bitwise.scala 103:65:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107252.4]
  assign _T_282 = _T_280 & 16'haaaa; // @[Bitwise.scala 103:75:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107254.4]
  assign _T_283 = _T_278 | _T_282; // @[Bitwise.scala 103:39:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107255.4]
  assign _T_284 = notCDom_reduced2AbsSigSum[25:16]; // @[Bitwise.scala 109:44:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107256.4]
  assign _T_285 = _T_284[7:0]; // @[Bitwise.scala 109:18:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107257.4]
  assign _T_290 = _T_285[7:4]; // @[Bitwise.scala 103:21:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107260.4]
  assign _T_291 = {{4'd0}, _T_290}; // @[Bitwise.scala 103:31:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107261.4]
  assign _T_292 = _T_285[3:0]; // @[Bitwise.scala 103:46:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107262.4]
  assign _GEN_12 = {{4'd0}, _T_292}; // @[Bitwise.scala 103:65:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107263.4]
  assign _T_293 = _GEN_12 << 4; // @[Bitwise.scala 103:65:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107263.4]
  assign _T_295 = _T_293 & 8'hf0; // @[Bitwise.scala 103:75:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107265.4]
  assign _T_296 = _T_291 | _T_295; // @[Bitwise.scala 103:39:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107266.4]
  assign _T_300 = _T_296[7:2]; // @[Bitwise.scala 103:21:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107270.4]
  assign _GEN_13 = {{2'd0}, _T_300}; // @[Bitwise.scala 103:31:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107271.4]
  assign _T_301 = _GEN_13 & 8'h33; // @[Bitwise.scala 103:31:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107271.4]
  assign _T_302 = _T_296[5:0]; // @[Bitwise.scala 103:46:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107272.4]
  assign _GEN_14 = {{2'd0}, _T_302}; // @[Bitwise.scala 103:65:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107273.4]
  assign _T_303 = _GEN_14 << 2; // @[Bitwise.scala 103:65:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107273.4]
  assign _T_305 = _T_303 & 8'hcc; // @[Bitwise.scala 103:75:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107275.4]
  assign _T_306 = _T_301 | _T_305; // @[Bitwise.scala 103:39:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107276.4]
  assign _T_310 = _T_306[7:1]; // @[Bitwise.scala 103:21:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107280.4]
  assign _GEN_15 = {{1'd0}, _T_310}; // @[Bitwise.scala 103:31:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107281.4]
  assign _T_311 = _GEN_15 & 8'h55; // @[Bitwise.scala 103:31:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107281.4]
  assign _T_312 = _T_306[6:0]; // @[Bitwise.scala 103:46:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107282.4]
  assign _GEN_16 = {{1'd0}, _T_312}; // @[Bitwise.scala 103:65:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107283.4]
  assign _T_313 = _GEN_16 << 1; // @[Bitwise.scala 103:65:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107283.4]
  assign _T_315 = _T_313 & 8'haa; // @[Bitwise.scala 103:75:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107285.4]
  assign _T_316 = _T_311 | _T_315; // @[Bitwise.scala 103:39:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107286.4]
  assign _T_317 = _T_284[9:8]; // @[Bitwise.scala 109:44:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107287.4]
  assign _T_318 = _T_317[0]; // @[Bitwise.scala 109:18:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107288.4]
  assign _T_319 = _T_317[1]; // @[Bitwise.scala 109:44:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107289.4]
  assign _T_320 = {_T_318,_T_319}; // @[Cat.scala 30:58:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107290.4]
  assign _T_321 = {_T_316,_T_320}; // @[Cat.scala 30:58:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107291.4]
  assign _T_322 = {_T_283,_T_321}; // @[Cat.scala 30:58:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107292.4]
  assign _T_323 = _T_322[0]; // @[OneHot.scala 39:40:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107293.4]
  assign _T_324 = _T_322[1]; // @[OneHot.scala 39:40:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107294.4]
  assign _T_325 = _T_322[2]; // @[OneHot.scala 39:40:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107295.4]
  assign _T_326 = _T_322[3]; // @[OneHot.scala 39:40:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107296.4]
  assign _T_327 = _T_322[4]; // @[OneHot.scala 39:40:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107297.4]
  assign _T_328 = _T_322[5]; // @[OneHot.scala 39:40:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107298.4]
  assign _T_329 = _T_322[6]; // @[OneHot.scala 39:40:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107299.4]
  assign _T_330 = _T_322[7]; // @[OneHot.scala 39:40:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107300.4]
  assign _T_331 = _T_322[8]; // @[OneHot.scala 39:40:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107301.4]
  assign _T_332 = _T_322[9]; // @[OneHot.scala 39:40:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107302.4]
  assign _T_333 = _T_322[10]; // @[OneHot.scala 39:40:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107303.4]
  assign _T_334 = _T_322[11]; // @[OneHot.scala 39:40:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107304.4]
  assign _T_335 = _T_322[12]; // @[OneHot.scala 39:40:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107305.4]
  assign _T_336 = _T_322[13]; // @[OneHot.scala 39:40:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107306.4]
  assign _T_337 = _T_322[14]; // @[OneHot.scala 39:40:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107307.4]
  assign _T_338 = _T_322[15]; // @[OneHot.scala 39:40:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107308.4]
  assign _T_339 = _T_322[16]; // @[OneHot.scala 39:40:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107309.4]
  assign _T_340 = _T_322[17]; // @[OneHot.scala 39:40:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107310.4]
  assign _T_341 = _T_322[18]; // @[OneHot.scala 39:40:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107311.4]
  assign _T_342 = _T_322[19]; // @[OneHot.scala 39:40:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107312.4]
  assign _T_343 = _T_322[20]; // @[OneHot.scala 39:40:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107313.4]
  assign _T_344 = _T_322[21]; // @[OneHot.scala 39:40:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107314.4]
  assign _T_345 = _T_322[22]; // @[OneHot.scala 39:40:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107315.4]
  assign _T_346 = _T_322[23]; // @[OneHot.scala 39:40:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107316.4]
  assign _T_347 = _T_322[24]; // @[OneHot.scala 39:40:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107317.4]
  assign _T_375 = _T_347 ? 5'h18 : 5'h19; // @[Mux.scala 31:69:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107319.4]
  assign _T_376 = _T_346 ? 5'h17 : _T_375; // @[Mux.scala 31:69:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107320.4]
  assign _T_377 = _T_345 ? 5'h16 : _T_376; // @[Mux.scala 31:69:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107321.4]
  assign _T_378 = _T_344 ? 5'h15 : _T_377; // @[Mux.scala 31:69:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107322.4]
  assign _T_379 = _T_343 ? 5'h14 : _T_378; // @[Mux.scala 31:69:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107323.4]
  assign _T_380 = _T_342 ? 5'h13 : _T_379; // @[Mux.scala 31:69:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107324.4]
  assign _T_381 = _T_341 ? 5'h12 : _T_380; // @[Mux.scala 31:69:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107325.4]
  assign _T_382 = _T_340 ? 5'h11 : _T_381; // @[Mux.scala 31:69:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107326.4]
  assign _T_383 = _T_339 ? 5'h10 : _T_382; // @[Mux.scala 31:69:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107327.4]
  assign _T_384 = _T_338 ? 5'hf : _T_383; // @[Mux.scala 31:69:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107328.4]
  assign _T_385 = _T_337 ? 5'he : _T_384; // @[Mux.scala 31:69:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107329.4]
  assign _T_386 = _T_336 ? 5'hd : _T_385; // @[Mux.scala 31:69:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107330.4]
  assign _T_387 = _T_335 ? 5'hc : _T_386; // @[Mux.scala 31:69:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107331.4]
  assign _T_388 = _T_334 ? 5'hb : _T_387; // @[Mux.scala 31:69:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107332.4]
  assign _T_389 = _T_333 ? 5'ha : _T_388; // @[Mux.scala 31:69:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107333.4]
  assign _T_390 = _T_332 ? 5'h9 : _T_389; // @[Mux.scala 31:69:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107334.4]
  assign _T_391 = _T_331 ? 5'h8 : _T_390; // @[Mux.scala 31:69:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107335.4]
  assign _T_392 = _T_330 ? 5'h7 : _T_391; // @[Mux.scala 31:69:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107336.4]
  assign _T_393 = _T_329 ? 5'h6 : _T_392; // @[Mux.scala 31:69:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107337.4]
  assign _T_394 = _T_328 ? 5'h5 : _T_393; // @[Mux.scala 31:69:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107338.4]
  assign _T_395 = _T_327 ? 5'h4 : _T_394; // @[Mux.scala 31:69:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107339.4]
  assign _T_396 = _T_326 ? 5'h3 : _T_395; // @[Mux.scala 31:69:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107340.4]
  assign _T_397 = _T_325 ? 5'h2 : _T_396; // @[Mux.scala 31:69:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107341.4]
  assign _T_398 = _T_324 ? 5'h1 : _T_397; // @[Mux.scala 31:69:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107342.4]
  assign notCDom_normDistReduced2 = _T_323 ? 5'h0 : _T_398; // @[Mux.scala 31:69:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107343.4]
  assign _GEN_17 = {{1'd0}, notCDom_normDistReduced2}; // @[MulAddRecFN.scala 242:56:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107344.4]
  assign notCDom_nearNormDist = _GEN_17 << 1; // @[MulAddRecFN.scala 242:56:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107344.4]
  assign _T_399 = {1'b0,$signed(notCDom_nearNormDist)}; // @[MulAddRecFN.scala 243:69:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107345.4]
  assign _GEN_18 = {{3{_T_399[6]}},_T_399}; // @[MulAddRecFN.scala 243:46:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107346.4]
  assign _T_400 = $signed(io_fromPreMul_sExpSum) - $signed(_GEN_18); // @[MulAddRecFN.scala 243:46:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107346.4]
  assign _T_401 = _T_400[9:0]; // @[MulAddRecFN.scala 243:46:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107347.4]
  assign notCDom_sExp = $signed(_T_401); // @[MulAddRecFN.scala 243:46:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107348.4]
  assign _GEN_19 = {{63'd0}, notCDom_absSigSum}; // @[MulAddRecFN.scala 245:27:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107349.4]
  assign _T_402 = _GEN_19 << notCDom_nearNormDist; // @[MulAddRecFN.scala 245:27:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107349.4]
  assign notCDom_mainSig = _T_402[51:23]; // @[MulAddRecFN.scala 245:50:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107350.4]
  assign _T_403 = notCDom_reduced2AbsSigSum[12:0]; // @[MulAddRecFN.scala 249:39:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107351.4]
  assign _T_418 = _T_403[1:0]; // @[primitives.scala 104:33:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107355.4]
  assign _T_420 = _T_418 != 2'h0; // @[primitives.scala 104:54:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107356.4]
  assign _T_421 = _T_403[3:2]; // @[primitives.scala 104:33:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107358.4]
  assign _T_423 = _T_421 != 2'h0; // @[primitives.scala 104:54:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107359.4]
  assign _T_424 = _T_403[5:4]; // @[primitives.scala 104:33:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107361.4]
  assign _T_426 = _T_424 != 2'h0; // @[primitives.scala 104:54:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107362.4]
  assign _T_427 = _T_403[7:6]; // @[primitives.scala 104:33:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107364.4]
  assign _T_429 = _T_427 != 2'h0; // @[primitives.scala 104:54:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107365.4]
  assign _T_430 = _T_403[9:8]; // @[primitives.scala 104:33:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107367.4]
  assign _T_432 = _T_430 != 2'h0; // @[primitives.scala 104:54:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107368.4]
  assign _T_433 = _T_403[11:10]; // @[primitives.scala 104:33:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107370.4]
  assign _T_435 = _T_433 != 2'h0; // @[primitives.scala 104:54:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107371.4]
  assign _T_436 = _T_403[12]; // @[primitives.scala 107:15:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107373.4]
  assign _T_439 = {_T_426,_T_423}; // @[primitives.scala 108:20:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107376.4]
  assign _T_440 = {_T_439,_T_420}; // @[primitives.scala 108:20:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107377.4]
  assign _T_441 = {_T_432,_T_429}; // @[primitives.scala 108:20:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107378.4]
  assign _T_442 = {_T_436,_T_435}; // @[primitives.scala 108:20:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107379.4]
  assign _T_443 = {_T_442,_T_441}; // @[primitives.scala 108:20:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107380.4]
  assign _T_444 = {_T_443,_T_440}; // @[primitives.scala 108:20:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107381.4]
  assign _T_445 = notCDom_normDistReduced2[4:1]; // @[MulAddRecFN.scala 250:46:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107382.4]
  assign _T_446 = ~ _T_445; // @[primitives.scala 51:21:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107383.4]
  assign _T_448 = $signed(-17'sh10000) >>> _T_446; // @[primitives.scala 77:58:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107384.4]
  assign _T_449 = _T_448[6:1]; // @[primitives.scala 79:22:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107385.4]
  assign _T_450 = _T_449[3:0]; // @[Bitwise.scala 109:18:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107386.4]
  assign _T_451 = _T_450[1:0]; // @[Bitwise.scala 109:18:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107387.4]
  assign _T_452 = _T_451[0]; // @[Bitwise.scala 109:18:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107388.4]
  assign _T_453 = _T_451[1]; // @[Bitwise.scala 109:44:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107389.4]
  assign _T_454 = {_T_452,_T_453}; // @[Cat.scala 30:58:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107390.4]
  assign _T_455 = _T_450[3:2]; // @[Bitwise.scala 109:44:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107391.4]
  assign _T_456 = _T_455[0]; // @[Bitwise.scala 109:18:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107392.4]
  assign _T_457 = _T_455[1]; // @[Bitwise.scala 109:44:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107393.4]
  assign _T_458 = {_T_456,_T_457}; // @[Cat.scala 30:58:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107394.4]
  assign _T_459 = {_T_454,_T_458}; // @[Cat.scala 30:58:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107395.4]
  assign _T_460 = _T_449[5:4]; // @[Bitwise.scala 109:44:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107396.4]
  assign _T_461 = _T_460[0]; // @[Bitwise.scala 109:18:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107397.4]
  assign _T_462 = _T_460[1]; // @[Bitwise.scala 109:44:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107398.4]
  assign _T_463 = {_T_461,_T_462}; // @[Cat.scala 30:58:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107399.4]
  assign _T_464 = {_T_459,_T_463}; // @[Cat.scala 30:58:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107400.4]
  assign _GEN_20 = {{1'd0}, _T_464}; // @[MulAddRecFN.scala 249:78:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107401.4]
  assign _T_465 = _T_444 & _GEN_20; // @[MulAddRecFN.scala 249:78:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107401.4]
  assign notCDom_reduced4SigExtra = _T_465 != 7'h0; // @[MulAddRecFN.scala 251:11:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107402.4]
  assign _T_467 = notCDom_mainSig[28:3]; // @[MulAddRecFN.scala 253:28:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107403.4]
  assign _T_468 = notCDom_mainSig[2:0]; // @[MulAddRecFN.scala 254:28:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107404.4]
  assign _T_470 = _T_468 != 3'h0; // @[MulAddRecFN.scala 254:35:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107405.4]
  assign _T_471 = _T_470 | notCDom_reduced4SigExtra; // @[MulAddRecFN.scala 254:39:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107406.4]
  assign notCDom_sig = {_T_467,_T_471}; // @[Cat.scala 30:58:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107407.4]
  assign _T_472 = notCDom_sig[26:25]; // @[MulAddRecFN.scala 257:21:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107408.4]
  assign notCDom_completeCancellation = _T_472 == 2'h0; // @[MulAddRecFN.scala 257:50:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107409.4]
  assign _T_474 = io_fromPreMul_signProd ^ notCDom_signSigSum; // @[MulAddRecFN.scala 261:36:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107410.4]
  assign notCDom_sign = notCDom_completeCancellation ? roundingMode_min : _T_474; // @[MulAddRecFN.scala 259:12:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107411.4]
  assign notNaN_isInfProd = io_fromPreMul_isInfA | io_fromPreMul_isInfB; // @[MulAddRecFN.scala 266:49:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107412.4]
  assign notNaN_isInfOut = notNaN_isInfProd | io_fromPreMul_isInfC; // @[MulAddRecFN.scala 267:44:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107413.4]
  assign _T_475 = io_fromPreMul_isZeroA | io_fromPreMul_isZeroB; // @[MulAddRecFN.scala 269:32:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107414.4]
  assign notNaN_addZeros = _T_475 & io_fromPreMul_isZeroC; // @[MulAddRecFN.scala 269:58:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107415.4]
  assign _T_476 = io_fromPreMul_isInfA & io_fromPreMul_isZeroB; // @[MulAddRecFN.scala 274:31:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107416.4]
  assign _T_477 = io_fromPreMul_isSigNaNAny | _T_476; // @[MulAddRecFN.scala 273:35:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107417.4]
  assign _T_478 = io_fromPreMul_isZeroA & io_fromPreMul_isInfB; // @[MulAddRecFN.scala 275:32:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107418.4]
  assign _T_479 = _T_477 | _T_478; // @[MulAddRecFN.scala 274:57:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107419.4]
  assign _T_481 = io_fromPreMul_isNaNAOrB == 1'h0; // @[MulAddRecFN.scala 276:10:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107420.4]
  assign _T_483 = _T_481 & notNaN_isInfProd; // @[MulAddRecFN.scala 276:36:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107422.4]
  assign _T_484 = _T_483 & io_fromPreMul_isInfC; // @[MulAddRecFN.scala 277:61:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107423.4]
  assign _T_485 = _T_484 & io_fromPreMul_doSubMags; // @[MulAddRecFN.scala 278:35:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107424.4]
  assign _T_486 = _T_479 | _T_485; // @[MulAddRecFN.scala 275:57:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107425.4]
  assign _T_487 = io_fromPreMul_isNaNAOrB | io_fromPreMul_isNaNC; // @[MulAddRecFN.scala 280:48:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107427.4]
  assign _T_489 = io_fromPreMul_CIsDominant == 1'h0; // @[MulAddRecFN.scala 285:14:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107430.4]
  assign _T_490 = _T_489 & notCDom_completeCancellation; // @[MulAddRecFN.scala 285:42:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107431.4]
  assign _T_491 = notNaN_addZeros | _T_490; // @[MulAddRecFN.scala 284:25:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107432.4]
  assign _T_492 = notNaN_isInfProd & io_fromPreMul_signProd; // @[MulAddRecFN.scala 287:27:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107434.4]
  assign _T_493 = io_fromPreMul_isInfC & CDom_sign; // @[MulAddRecFN.scala 288:31:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107435.4]
  assign _T_494 = _T_492 | _T_493; // @[MulAddRecFN.scala 287:54:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107436.4]
  assign _T_496 = roundingMode_min == 1'h0; // @[MulAddRecFN.scala 289:29:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107437.4]
  assign _T_497 = notNaN_addZeros & _T_496; // @[MulAddRecFN.scala 289:26:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107438.4]
  assign _T_498 = _T_497 & io_fromPreMul_signProd; // @[MulAddRecFN.scala 289:48:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107439.4]
  assign _T_499 = _T_498 & CDom_sign; // @[MulAddRecFN.scala 290:36:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107440.4]
  assign _T_500 = _T_494 | _T_499; // @[MulAddRecFN.scala 288:43:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107441.4]
  assign _T_501 = notNaN_addZeros & roundingMode_min; // @[MulAddRecFN.scala 291:26:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107442.4]
  assign _T_502 = io_fromPreMul_signProd | CDom_sign; // @[MulAddRecFN.scala 292:37:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107443.4]
  assign _T_503 = _T_501 & _T_502; // @[MulAddRecFN.scala 291:46:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107444.4]
  assign _T_504 = _T_500 | _T_503; // @[MulAddRecFN.scala 290:48:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107445.4]
  assign _T_506 = notNaN_isInfOut == 1'h0; // @[MulAddRecFN.scala 293:10:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107446.4]
  assign _T_508 = notNaN_addZeros == 1'h0; // @[MulAddRecFN.scala 293:31:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107447.4]
  assign _T_509 = _T_506 & _T_508; // @[MulAddRecFN.scala 293:28:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107448.4]
  assign _T_510 = io_fromPreMul_CIsDominant ? CDom_sign : notCDom_sign; // @[MulAddRecFN.scala 294:17:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107449.4]
  assign _T_511 = _T_509 & _T_510; // @[MulAddRecFN.scala 293:49:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107450.4]
  assign _T_512 = _T_504 | _T_511; // @[MulAddRecFN.scala 292:50:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107451.4]
  assign _T_513 = io_fromPreMul_CIsDominant ? $signed(CDom_sExp) : $signed(notCDom_sExp); // @[MulAddRecFN.scala 295:26:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107453.4]
  assign _T_514 = io_fromPreMul_CIsDominant ? CDom_sig : notCDom_sig; // @[MulAddRecFN.scala 296:25:freechips.rocketchip.system.MivRV32ImafL1AhbConfig.fir@107455.4]
  assign io_invalidExc = _T_486;
  assign io_rawOut_isNaN = _T_487;
  assign io_rawOut_isInf = notNaN_isInfOut;
  assign io_rawOut_isZero = _T_491;
  assign io_rawOut_sign = _T_512;
  assign io_rawOut_sExp = _T_513;
  assign io_rawOut_sig = _T_514;
endmodule
