#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Apr 23 17:54:07 2020
# Process ID: 24328
# Current directory: C:/DESD/Project/LAB1 - 01 - KittCar/KittCar
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22144 C:\DESD\Project\LAB1 - 01 - KittCar\KittCar\KittCar.xpr
# Log file: C:/DESD/Project/LAB1 - 01 - KittCar/KittCar/vivado.log
# Journal file: C:/DESD/Project/LAB1 - 01 - KittCar/KittCar\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/DESD/Project/LAB1 - 01 - KittCar/KittCar/KittCar.xpr}
INFO: [Project 1-313] Project file moved from '/tmp/.Xil_pc-fisso/Vivado-9980-pcfisso/PrjAr/_X_' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:28 ; elapsed = 00:00:16 . Memory (MB): peak = 916.945 ; gain = 280.199
update_compile_order -fileset sources_1
set_property is_enabled true [get_files  {{C:/DESD/Project/LAB1 - 01 - KittCar/KittCar/KittCar.srcs/sources_1/new/KittCar_v0.vhd} {C:/DESD/Project/LAB1 - 01 - KittCar/KittCar/KittCar.srcs/sources_1/new/KittCar_v1.vhd} {C:/DESD/Project/LAB1 - 01 - KittCar/KittCar/KittCar.srcs/sources_1/new/KittCar_v2.vhd} {C:/DESD/Project/LAB1 - 01 - KittCar/KittCar/KittCar.srcs/sources_1/imports/new/tb_KittCar_v0.vhd} {C:/DESD/Project/LAB1 - 01 - KittCar/KittCar/KittCar.srcs/sources_1/imports/new/tb_KittCar_v1.vhd} {C:/DESD/Project/LAB1 - 01 - KittCar/KittCar/KittCar.srcs/sources_1/imports/new/tb_KittCar_v2.vhd}}]
update_compile_order -fileset sources_1
create_fileset -simset sim_2
create_fileset -simset sim_3
create_fileset -simset sim_4
set_property top tb_KittCar_v1 [get_filesets sim_3]
set_property top_lib xil_defaultlib [get_filesets sim_3]
set_property top tb_KittCar_v2 [get_filesets sim_4]
set_property top_lib xil_defaultlib [get_filesets sim_4]
set_property is_enabled true [get_files  {{C:/DESD/Project/LAB1 - 01 - KittCar/KittCar/KittCar.srcs/sim_1/imports/behav/tb_KittCar_v0_behav.wcfg} {C:/DESD/Project/LAB1 - 01 - KittCar/KittCar/KittCar.srcs/sim_1/imports/behav/tb_KittCar_v1_behav.wcfg} {C:/DESD/Project/LAB1 - 01 - KittCar/KittCar/KittCar.srcs/sim_1/imports/behav/tb_KittCar_v2_behav.wcfg}}]
set_property source_mgmt_mode DisplayOnly [current_project]
add_files -fileset sim_2 -norecurse {{C:/DESD/Project/LAB1 - 01 - KittCar/KittCar/KittCar.srcs/sim_1/imports/behav/tb_KittCar_v1_behav.wcfg}}
import_files -fileset sim_2 -force -norecurse {{C:/DESD/Project/LAB1 - 01 - KittCar/KittCar/KittCar.srcs/sim_1/imports/behav/tb_KittCar_v1_behav.wcfg}}
export_ip_user_files -of_objects  [get_files {{C:/DESD/Project/LAB1 - 01 - KittCar/KittCar/KittCar.srcs/sim_1/imports/behav/tb_KittCar_v1_behav.wcfg}}] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {{C:/DESD/Project/LAB1 - 01 - KittCar/KittCar/KittCar.srcs/sim_1/imports/behav/tb_KittCar_v1_behav.wcfg}}
file delete -force {C:/DESD/Project/LAB1 - 01 - KittCar/KittCar/KittCar.srcs/sim_1/imports/behav/tb_KittCar_v1_behav.wcfg}
add_files -fileset sim_3 -norecurse {{C:/DESD/Project/LAB1 - 01 - KittCar/KittCar/KittCar.srcs/sim_2/imports/behav/tb_KittCar_v1_behav.wcfg}}
import_files -fileset sim_3 -force -norecurse {{C:/DESD/Project/LAB1 - 01 - KittCar/KittCar/KittCar.srcs/sim_2/imports/behav/tb_KittCar_v1_behav.wcfg}}
export_ip_user_files -of_objects  [get_files {{C:/DESD/Project/LAB1 - 01 - KittCar/KittCar/KittCar.srcs/sim_2/imports/behav/tb_KittCar_v1_behav.wcfg}}] -no_script -reset -force -quiet
remove_files  -fileset sim_2 {{C:/DESD/Project/LAB1 - 01 - KittCar/KittCar/KittCar.srcs/sim_2/imports/behav/tb_KittCar_v1_behav.wcfg}}
file delete -force {C:/DESD/Project/LAB1 - 01 - KittCar/KittCar/KittCar.srcs/sim_2/imports/behav/tb_KittCar_v1_behav.wcfg}
add_files -fileset sim_2 -norecurse {{C:/DESD/Project/LAB1 - 01 - KittCar/KittCar/KittCar.srcs/sim_1/imports/behav/tb_KittCar_v0_behav.wcfg}}
import_files -fileset sim_2 -force -norecurse {{C:/DESD/Project/LAB1 - 01 - KittCar/KittCar/KittCar.srcs/sim_1/imports/behav/tb_KittCar_v0_behav.wcfg}}
export_ip_user_files -of_objects  [get_files {{C:/DESD/Project/LAB1 - 01 - KittCar/KittCar/KittCar.srcs/sim_1/imports/behav/tb_KittCar_v0_behav.wcfg}}] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {{C:/DESD/Project/LAB1 - 01 - KittCar/KittCar/KittCar.srcs/sim_1/imports/behav/tb_KittCar_v0_behav.wcfg}}
file delete -force {C:/DESD/Project/LAB1 - 01 - KittCar/KittCar/KittCar.srcs/sim_1/imports/behav/tb_KittCar_v0_behav.wcfg}
add_files -fileset sim_4 -norecurse {{C:/DESD/Project/LAB1 - 01 - KittCar/KittCar/KittCar.srcs/sim_1/imports/behav/tb_KittCar_v2_behav.wcfg}}
import_files -fileset sim_4 -force -norecurse {{C:/DESD/Project/LAB1 - 01 - KittCar/KittCar/KittCar.srcs/sim_1/imports/behav/tb_KittCar_v2_behav.wcfg}}
export_ip_user_files -of_objects  [get_files {{C:/DESD/Project/LAB1 - 01 - KittCar/KittCar/KittCar.srcs/sim_1/imports/behav/tb_KittCar_v2_behav.wcfg}}] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {{C:/DESD/Project/LAB1 - 01 - KittCar/KittCar/KittCar.srcs/sim_1/imports/behav/tb_KittCar_v2_behav.wcfg}}
file delete -force {C:/DESD/Project/LAB1 - 01 - KittCar/KittCar/KittCar.srcs/sim_1/imports/behav/tb_KittCar_v2_behav.wcfg}
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/DESD/Project/LAB1 - 01 - KittCar/KittCar/KittCar.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_KittCar' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/DESD/Project/LAB1 - 01 - KittCar/KittCar/KittCar.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_KittCar_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/DESD/Project/LAB1 - 01 - KittCar/KittCar/KittCar.srcs/sources_1/new/KittCar.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'KittCar'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/DESD/Project/LAB1 - 01 - KittCar/KittCar/KittCar.srcs/sources_1/new/KittCar_v2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'KittCar_v2'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/DESD/Project/LAB1 - 01 - KittCar/KittCar/KittCar.srcs/sources_1/imports/new/tb_KittCar_v2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_KittCar_v2'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/DESD/Project/LAB1 - 01 - KittCar/KittCar/KittCar.srcs/sources_1/new/KittCar_v1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'KittCar_v1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/DESD/Project/LAB1 - 01 - KittCar/KittCar/KittCar.srcs/sources_1/imports/new/tb_KittCar_v1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_KittCar_v1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/DESD/Project/LAB1 - 01 - KittCar/KittCar/KittCar.srcs/sources_1/new/KittCar_v0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'KittCar_v0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/DESD/Project/LAB1 - 01 - KittCar/KittCar/KittCar.srcs/sources_1/imports/new/tb_KittCar_v0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_KittCar_v0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/DESD/Project/LAB1 - 01 - KittCar/KittCar/KittCar.srcs/sim_1/new/tb_KittCar.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_KittCar'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/DESD/Project/LAB1 - 01 - KittCar/KittCar/KittCar.sim/sim_1/behav/xsim'
"xelab -wto 3f02965e095b404b8439901cb65ace0e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_KittCar_behav xil_defaultlib.tb_KittCar -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 3f02965e095b404b8439901cb65ace0e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_KittCar_behav xil_defaultlib.tb_KittCar -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.KittCar [\KittCar(min_kitt_car_step_ms=10...]
Compiling architecture behavioral of entity xil_defaultlib.tb_kittcar
Built simulation snapshot tb_KittCar_behav
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/DESD/Project/LAB1 - 01 - KittCar/KittCar/KittCar.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_KittCar_behav -key {Behavioral:sim_1:Functional:tb_KittCar} -tclbatch {tb_KittCar.tcl} -view {{C:/DESD/Project/LAB1 - 01 - KittCar/KittCar/KittCar.srcs/sim_1/imports/behav/tb_KittCar_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config {C:/DESD/Project/LAB1 - 01 - KittCar/KittCar/KittCar.srcs/sim_1/imports/behav/tb_KittCar_behav.wcfg}
source tb_KittCar.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 984.969 ; gain = 17.316
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_KittCar_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 984.969 ; gain = 18.461
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
current_fileset -simset [ get_filesets sim_2 ]
reset_simulation -simset sim_2 -mode behavioral
launch_simulation -simset [get_filesets sim_2 ]
Command: launch_simulation -simset sim_2
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/DESD/Project/LAB1 - 01 - KittCar/KittCar/KittCar.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_KittCar_v0' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/DESD/Project/LAB1 - 01 - KittCar/KittCar/KittCar.sim/sim_2/behav/xsim'
"xvhdl --incr --relax -prj tb_KittCar_v0_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/DESD/Project/LAB1 - 01 - KittCar/KittCar/KittCar.srcs/sources_1/new/KittCar.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'KittCar'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/DESD/Project/LAB1 - 01 - KittCar/KittCar/KittCar.srcs/sources_1/new/KittCar_v2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'KittCar_v2'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/DESD/Project/LAB1 - 01 - KittCar/KittCar/KittCar.srcs/sources_1/imports/new/tb_KittCar_v2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_KittCar_v2'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/DESD/Project/LAB1 - 01 - KittCar/KittCar/KittCar.srcs/sources_1/new/KittCar_v1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'KittCar_v1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/DESD/Project/LAB1 - 01 - KittCar/KittCar/KittCar.srcs/sources_1/imports/new/tb_KittCar_v1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_KittCar_v1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/DESD/Project/LAB1 - 01 - KittCar/KittCar/KittCar.srcs/sources_1/new/KittCar_v0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'KittCar_v0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/DESD/Project/LAB1 - 01 - KittCar/KittCar/KittCar.srcs/sources_1/imports/new/tb_KittCar_v0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_KittCar_v0'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/DESD/Project/LAB1 - 01 - KittCar/KittCar/KittCar.sim/sim_2/behav/xsim'
"xelab -wto 3f02965e095b404b8439901cb65ace0e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_KittCar_v0_behav xil_defaultlib.tb_KittCar_v0 -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 3f02965e095b404b8439901cb65ace0e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_KittCar_v0_behav xil_defaultlib.tb_KittCar_v0 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.KittCar_v0 [\KittCar_v0(num_of_leds=8)\]
Compiling architecture behavioral of entity xil_defaultlib.tb_kittcar_v0
Built simulation snapshot tb_KittCar_v0_behav
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/DESD/Project/LAB1 - 01 - KittCar/KittCar/KittCar.sim/sim_2/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_KittCar_v0_behav -key {Behavioral:sim_2:Functional:tb_KittCar_v0} -tclbatch {tb_KittCar_v0.tcl} -view {{C:/DESD/Project/LAB1 - 01 - KittCar/KittCar/KittCar.srcs/sim_2/imports/behav/tb_KittCar_v0_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config {C:/DESD/Project/LAB1 - 01 - KittCar/KittCar/KittCar.srcs/sim_2/imports/behav/tb_KittCar_v0_behav.wcfg}
WARNING: Simulation object /tb_KittCar_v0/DUT_NUM_OF_SWS was not found in the design.
source tb_KittCar_v0.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_KittCar_v0_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 997.570 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
current_fileset -simset [ get_filesets sim_3 ]
launch_simulation -simset [get_filesets sim_3 ]
Command: launch_simulation -simset sim_3
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/DESD/Project/LAB1 - 01 - KittCar/KittCar/KittCar.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_KittCar_v1' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/DESD/Project/LAB1 - 01 - KittCar/KittCar/KittCar.sim/sim_3/behav/xsim'
"xvhdl --incr --relax -prj tb_KittCar_v1_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/DESD/Project/LAB1 - 01 - KittCar/KittCar/KittCar.srcs/sources_1/new/KittCar.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'KittCar'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/DESD/Project/LAB1 - 01 - KittCar/KittCar/KittCar.srcs/sources_1/new/KittCar_v2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'KittCar_v2'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/DESD/Project/LAB1 - 01 - KittCar/KittCar/KittCar.srcs/sources_1/imports/new/tb_KittCar_v2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_KittCar_v2'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/DESD/Project/LAB1 - 01 - KittCar/KittCar/KittCar.srcs/sources_1/new/KittCar_v1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'KittCar_v1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/DESD/Project/LAB1 - 01 - KittCar/KittCar/KittCar.srcs/sources_1/imports/new/tb_KittCar_v1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_KittCar_v1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/DESD/Project/LAB1 - 01 - KittCar/KittCar/KittCar.srcs/sources_1/new/KittCar_v0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'KittCar_v0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/DESD/Project/LAB1 - 01 - KittCar/KittCar/KittCar.srcs/sources_1/imports/new/tb_KittCar_v0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_KittCar_v0'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/DESD/Project/LAB1 - 01 - KittCar/KittCar/KittCar.sim/sim_3/behav/xsim'
"xelab -wto 3f02965e095b404b8439901cb65ace0e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_KittCar_v1_behav xil_defaultlib.tb_KittCar_v1 -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 3f02965e095b404b8439901cb65ace0e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_KittCar_v1_behav xil_defaultlib.tb_KittCar_v1 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.KittCar_v1 [\KittCar_v1(num_of_leds=8)\]
Compiling architecture behavioral of entity xil_defaultlib.tb_kittcar_v1
Built simulation snapshot tb_KittCar_v1_behav
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/DESD/Project/LAB1 - 01 - KittCar/KittCar/KittCar.sim/sim_3/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_KittCar_v1_behav -key {Behavioral:sim_3:Functional:tb_KittCar_v1} -tclbatch {tb_KittCar_v1.tcl} -view {{C:/DESD/Project/LAB1 - 01 - KittCar/KittCar/KittCar.srcs/sim_3/imports/behav/tb_KittCar_v1_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config {C:/DESD/Project/LAB1 - 01 - KittCar/KittCar/KittCar.srcs/sim_3/imports/behav/tb_KittCar_v1_behav.wcfg}
source tb_KittCar_v1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_KittCar_v1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 999.352 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
current_fileset -simset [ get_filesets sim_4 ]
launch_simulation -simset [get_filesets sim_4 ]
Command: launch_simulation -simset sim_4
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/DESD/Project/LAB1 - 01 - KittCar/KittCar/KittCar.sim/sim_4/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_4'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_KittCar_v2' in fileset 'sim_4'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_4'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/DESD/Project/LAB1 - 01 - KittCar/KittCar/KittCar.sim/sim_4/behav/xsim'
"xvhdl --incr --relax -prj tb_KittCar_v2_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/DESD/Project/LAB1 - 01 - KittCar/KittCar/KittCar.srcs/sources_1/new/KittCar.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'KittCar'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/DESD/Project/LAB1 - 01 - KittCar/KittCar/KittCar.srcs/sources_1/new/KittCar_v2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'KittCar_v2'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/DESD/Project/LAB1 - 01 - KittCar/KittCar/KittCar.srcs/sources_1/imports/new/tb_KittCar_v2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_KittCar_v2'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/DESD/Project/LAB1 - 01 - KittCar/KittCar/KittCar.srcs/sources_1/new/KittCar_v1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'KittCar_v1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/DESD/Project/LAB1 - 01 - KittCar/KittCar/KittCar.srcs/sources_1/imports/new/tb_KittCar_v1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_KittCar_v1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/DESD/Project/LAB1 - 01 - KittCar/KittCar/KittCar.srcs/sources_1/new/KittCar_v0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'KittCar_v0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/DESD/Project/LAB1 - 01 - KittCar/KittCar/KittCar.srcs/sources_1/imports/new/tb_KittCar_v0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_KittCar_v0'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/DESD/Project/LAB1 - 01 - KittCar/KittCar/KittCar.sim/sim_4/behav/xsim'
"xelab -wto 3f02965e095b404b8439901cb65ace0e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_KittCar_v2_behav xil_defaultlib.tb_KittCar_v2 -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 3f02965e095b404b8439901cb65ace0e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_KittCar_v2_behav xil_defaultlib.tb_KittCar_v2 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.KittCar_v2 [\KittCar_v2(num_of_leds=8,num_of...]
Compiling architecture behavioral of entity xil_defaultlib.tb_kittcar_v2
Built simulation snapshot tb_KittCar_v2_behav
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/DESD/Project/LAB1 - 01 - KittCar/KittCar/KittCar.sim/sim_4/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_KittCar_v2_behav -key {Behavioral:sim_4:Functional:tb_KittCar_v2} -tclbatch {tb_KittCar_v2.tcl} -view {{C:/DESD/Project/LAB1 - 01 - KittCar/KittCar/KittCar.srcs/sim_4/imports/behav/tb_KittCar_v2_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config {C:/DESD/Project/LAB1 - 01 - KittCar/KittCar/KittCar.srcs/sim_4/imports/behav/tb_KittCar_v2_behav.wcfg}
source tb_KittCar_v2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 999.352 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_KittCar_v2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 999.352 ; gain = 0.000
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-06:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1017.074 ; gain = 15.617
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AA0D17A
open_hw_target: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2242.609 ; gain = 1225.535
set_property PROGRAM.FILE {C:/DESD/Project/LAB1 - 01 - KittCar/KittCar/KittCar.runs/impl_1/KittCar.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/DESD/Project/LAB1 - 01 - KittCar/KittCar/KittCar.runs/impl_1/KittCar.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
archive_project {C:/DESD/Project/LAB1 - 01 - KittCar/LAB1_KittCar_proj.xpr.zip} -temp_dir {C:/DESD/Project/LAB1 - 01 - KittCar/KittCar/.Xil/Vivado-24328-NicolaPC} -force -include_local_ip_cache -include_config_settings
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'C:/DESD/Project/LAB1 - 01 - KittCar/KittCar/.Xil/Vivado-24328-NicolaPC' for archiving project
Scanning sources...
Finished scanning sources
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sim_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sim_2'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sim_2'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sim_3'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sim_3'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sim_4'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sim_4'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
