#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "/usr/lib64/ivl/system.vpi";
:vpi_module "/usr/lib64/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib64/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib64/ivl/v2005_math.vpi";
:vpi_module "/usr/lib64/ivl/va_math.vpi";
S_0x55a3bc19ee80 .scope module, "filter_feedforward_tb" "filter_feedforward_tb" 2 3;
 .timescale -9 -11;
v0x55a3bc1fc4d0_0 .var "addr", 11 0;
v0x55a3bc1fc5d0_0 .var "audio_in", 15 0;
v0x55a3bc1fc690_0 .net "audio_out", 15 0, L_0x55a3bc211e70;  1 drivers
v0x55a3bc1fc730_0 .var "clk", 0 0;
v0x55a3bc1fc820_0 .var "rst_n", 0 0;
v0x55a3bc1fc960 .array "sin", 0 2047, 15 0;
S_0x55a3bc1dc260 .scope module, "UUT" "filter_feedforward" 2 31, 3 1 0, S_0x55a3bc19ee80;
 .timescale -9 -11;
    .port_info 0 /INPUT 16 "audio_in";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "rst_n";
    .port_info 3 /OUTPUT 16 "audio_out";
P_0x55a3bc1d92c0 .param/real "MIX" 0 3 4, Cr<m4000000000000000gfc1>; value=0.500000
P_0x55a3bc1d9300 .param/l "STRENGTH" 0 3 3, +C4<00000000000000000000000000000101>;
v0x55a3bc1fb2f0_0 .net *"_ivl_10", 31 0, L_0x55a3bc211520;  1 drivers
L_0x7f453fd75138 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a3bc1fb3f0_0 .net *"_ivl_13", 15 0, L_0x7f453fd75138;  1 drivers
L_0x7f453fd75180 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x55a3bc1fb4d0_0 .net/2u *"_ivl_14", 31 0, L_0x7f453fd75180;  1 drivers
v0x55a3bc1fb590_0 .net *"_ivl_16", 31 0, L_0x55a3bc2116d0;  1 drivers
v0x55a3bc1fb670_0 .net *"_ivl_18", 31 0, L_0x55a3bc211810;  1 drivers
v0x55a3bc1fb750_0 .net *"_ivl_20", 31 0, L_0x55a3bc211980;  1 drivers
L_0x7f453fd751c8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a3bc1fb830_0 .net *"_ivl_23", 15 0, L_0x7f453fd751c8;  1 drivers
L_0x7f453fd75210 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x55a3bc1fb910_0 .net/2u *"_ivl_24", 31 0, L_0x7f453fd75210;  1 drivers
v0x55a3bc1fb9f0_0 .net *"_ivl_26", 31 0, L_0x55a3bc211a70;  1 drivers
v0x55a3bc1fbad0_0 .net *"_ivl_28", 31 0, L_0x55a3bc211bf0;  1 drivers
L_0x7f453fd75258 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a3bc1fbbb0_0 .net *"_ivl_35", 14 0, L_0x7f453fd75258;  1 drivers
v0x55a3bc1fbc90_0 .net *"_ivl_6", 31 0, L_0x55a3bc211430;  1 drivers
L_0x7f453fd750f0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a3bc1fbd70_0 .net *"_ivl_9", 15 0, L_0x7f453fd750f0;  1 drivers
L_0x7f453fd75018 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
RS_0x7f453fdbe048 .resolv tri, v0x55a3bc1d2550_0, L_0x7f453fd75018;
v0x55a3bc1fbe50_0 .net8 "audio_delayed", 15 0, RS_0x7f453fdbe048;  2 drivers
v0x55a3bc1fbf10_0 .net "audio_in", 15 0, v0x55a3bc1fc5d0_0;  1 drivers
v0x55a3bc1fbfe0_0 .net "audio_out", 15 0, L_0x55a3bc211e70;  alias, 1 drivers
v0x55a3bc1fc0a0_0 .net "audio_wet", 0 0, L_0x55a3bc211d30;  1 drivers
v0x55a3bc1fc160_0 .net "clk", 0 0, v0x55a3bc1fc730_0;  1 drivers
L_0x7f453fd750a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55a3bc1fc230_0 .net "rd_en", 0 0, L_0x7f453fd750a8;  1 drivers
v0x55a3bc1fc300_0 .net "rst_n", 0 0, v0x55a3bc1fc820_0;  1 drivers
L_0x7f453fd75060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55a3bc1fc3d0_0 .net "wr_en", 0 0, L_0x7f453fd75060;  1 drivers
L_0x55a3bc211430 .concat [ 16 16 0 0], v0x55a3bc1fc5d0_0, L_0x7f453fd750f0;
L_0x55a3bc211520 .concat [ 16 16 0 0], v0x55a3bc1fc5d0_0, L_0x7f453fd75138;
L_0x55a3bc2116d0 .arith/div 32, L_0x55a3bc211520, L_0x7f453fd75180;
L_0x55a3bc211810 .arith/sub 32, L_0x55a3bc211430, L_0x55a3bc2116d0;
L_0x55a3bc211980 .concat [ 16 16 0 0], RS_0x7f453fdbe048, L_0x7f453fd751c8;
L_0x55a3bc211a70 .arith/div 32, L_0x55a3bc211980, L_0x7f453fd75210;
L_0x55a3bc211bf0 .arith/sum 32, L_0x55a3bc211810, L_0x55a3bc211a70;
L_0x55a3bc211d30 .part L_0x55a3bc211bf0, 0, 1;
L_0x55a3bc211e70 .concat [ 1 15 0 0], L_0x55a3bc211d30, L_0x7f453fd75258;
S_0x55a3bc1b71d0 .scope module, "cb_inst" "circular_buffer" 3 30, 4 4 0, S_0x55a3bc1dc260;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "buffer_in";
    .port_info 1 /INPUT 1 "wr_en";
    .port_info 2 /INPUT 1 "rd_en";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst_n";
    .port_info 5 /OUTPUT 16 "buffer_out";
    .port_info 6 /OUTPUT 1 "rd_valid";
P_0x55a3bc1b73b0 .param/l "DELAY" 0 4 12, +C4<00000000000000000000000010000000>;
P_0x55a3bc1b73f0 .param/l "READ_DATA_DEPTH" 0 4 10, +C4<00000000000000000000100000000000>;
P_0x55a3bc1b7430 .param/l "READ_DATA_WIDTH" 0 4 9, +C4<00000000000000000000000000010000>;
P_0x55a3bc1b7470 .param/l "WRITE_DATA_DEPTH" 0 4 7, +C4<00000000000000000000100000000000>;
P_0x55a3bc1b74b0 .param/l "WRITE_DATA_WIDTH" 0 4 6, +C4<00000000000000000000000000010000>;
v0x55a3bc1d1c00_0 .net "buffer_in", 15 0, v0x55a3bc1fc5d0_0;  alias, 1 drivers
v0x55a3bc1d2550_0 .var "buffer_out", 15 0;
v0x55a3bc1d25f0_0 .net "clk", 0 0, v0x55a3bc1fc730_0;  alias, 1 drivers
v0x55a3bc1cc400_0 .var/i "i", 31 0;
v0x55a3bc1cc4a0 .array "ram", 0 2047, 15 0;
v0x55a3bc1ccdb0_0 .var "rd_addr", 10 0;
v0x55a3bc1cce50_0 .net "rd_en", 0 0, L_0x7f453fd750a8;  alias, 1 drivers
v0x55a3bc1faef0_0 .var "rd_valid", 0 0;
v0x55a3bc1fafb0_0 .net "rst_n", 0 0, v0x55a3bc1fc820_0;  alias, 1 drivers
v0x55a3bc1fb070_0 .var "wr_addr", 10 0;
v0x55a3bc1fb150_0 .net "wr_en", 0 0, L_0x7f453fd75060;  alias, 1 drivers
E_0x55a3bc1afd50/0 .event negedge, v0x55a3bc1fafb0_0;
E_0x55a3bc1afd50/1 .event posedge, v0x55a3bc1d25f0_0;
E_0x55a3bc1afd50 .event/or E_0x55a3bc1afd50/0, E_0x55a3bc1afd50/1;
S_0x55a3bc1db590 .scope module, "iir_filter_feedback_tb" "iir_filter_feedback_tb" 5 3;
 .timescale -9 -11;
v0x55a3bc200e50_0 .var "addr", 11 0;
v0x55a3bc200f50_0 .var "audio_in", 15 0;
v0x55a3bc201010_0 .net "audio_out", 15 0, L_0x55a3bc2122c0;  1 drivers
v0x55a3bc2010e0_0 .var "clk", 0 0;
v0x55a3bc201180_0 .var "rst_n", 0 0;
v0x55a3bc2012b0 .array "sin", 0 2047, 15 0;
L_0x55a3bc2122c0 .part L_0x55a3bc212180, 0, 16;
S_0x55a3bc1fca00 .scope module, "UUT" "iir_filter_feedback" 5 34, 6 1 0, S_0x55a3bc1db590;
 .timescale -9 -11;
    .port_info 0 /INPUT 16 "audio_in";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "rst_n";
    .port_info 3 /OUTPUT 32 "audio_out";
P_0x55a3bc1d5210 .param/real "MIX" 0 6 4, Cr<m4000000000000000gfc1>; value=0.500000
P_0x55a3bc1d5250 .param/l "STRENGTH" 0 6 3, +C4<00000000000000000000000000000101>;
v0x55a3bc1fffe0_0 .net *"_ivl_0", 31 0, L_0x55a3bc212090;  1 drivers
v0x55a3bc2000e0_0 .net "audio_delayed_s1", 31 0, v0x55a3bc1fd4c0_0;  1 drivers
v0x55a3bc2001a0_0 .net "audio_delayed_s2", 31 0, v0x55a3bc1fe570_0;  1 drivers
v0x55a3bc200240_0 .net "audio_delayed_s3", 31 0, v0x55a3bc1ff5f0_0;  1 drivers
v0x55a3bc2002e0_0 .net "audio_in", 15 0, v0x55a3bc200f50_0;  1 drivers
v0x55a3bc2003d0_0 .net "audio_out", 31 0, L_0x55a3bc212180;  1 drivers
v0x55a3bc2004b0_0 .var "audio_s1", 31 0;
v0x55a3bc200570_0 .var "audio_s2", 31 0;
v0x55a3bc200610_0 .var "audio_s3", 31 0;
v0x55a3bc200770_0 .var "audio_s4", 31 0;
v0x55a3bc200830_0 .var "audio_s5", 31 0;
v0x55a3bc200910_0 .net "clk", 0 0, v0x55a3bc2010e0_0;  1 drivers
v0x55a3bc2009b0_0 .var "rd_en", 0 0;
v0x55a3bc200a50_0 .net "rd_valid_s1", 0 0, v0x55a3bc1fda00_0;  1 drivers
v0x55a3bc200b20_0 .net "rd_valid_s2", 0 0, v0x55a3bc1fea80_0;  1 drivers
v0x55a3bc200bf0_0 .net "rd_valid_s3", 0 0, v0x55a3bc1ffb90_0;  1 drivers
v0x55a3bc200cc0_0 .net "rst_n", 0 0, v0x55a3bc201180_0;  1 drivers
v0x55a3bc200d60_0 .var "wr_en", 0 0;
L_0x55a3bc212090 .arith/sum 32, v0x55a3bc2004b0_0, v0x55a3bc200570_0;
L_0x55a3bc212180 .arith/sum 32, L_0x55a3bc212090, v0x55a3bc200610_0;
S_0x55a3bc1fcd30 .scope module, "cb_inst_s1" "circular_buffer" 6 83, 4 4 0, S_0x55a3bc1fca00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "buffer_in";
    .port_info 1 /INPUT 1 "wr_en";
    .port_info 2 /INPUT 1 "rd_en";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst_n";
    .port_info 5 /OUTPUT 32 "buffer_out";
    .port_info 6 /OUTPUT 1 "rd_valid";
P_0x55a3bc1fcf30 .param/l "DELAY" 0 4 12, +C4<00000000000000000000000000110010>;
P_0x55a3bc1fcf70 .param/l "READ_DATA_DEPTH" 0 4 10, +C4<00000000000000000001000000000000>;
P_0x55a3bc1fcfb0 .param/l "READ_DATA_WIDTH" 0 4 9, +C4<00000000000000000000000000100000>;
P_0x55a3bc1fcff0 .param/l "WRITE_DATA_DEPTH" 0 4 7, +C4<00000000000000000001000000000000>;
P_0x55a3bc1fd030 .param/l "WRITE_DATA_WIDTH" 0 4 6, +C4<00000000000000000000000000100000>;
v0x55a3bc1fd3c0_0 .net "buffer_in", 31 0, v0x55a3bc2004b0_0;  1 drivers
v0x55a3bc1fd4c0_0 .var "buffer_out", 31 0;
v0x55a3bc1fd5a0_0 .net "clk", 0 0, v0x55a3bc2010e0_0;  alias, 1 drivers
v0x55a3bc1fd670_0 .var/i "i", 31 0;
v0x55a3bc1fd750 .array "ram", 0 4095, 31 0;
v0x55a3bc1fd860_0 .var "rd_addr", 11 0;
v0x55a3bc1fd940_0 .net "rd_en", 0 0, v0x55a3bc2009b0_0;  1 drivers
v0x55a3bc1fda00_0 .var "rd_valid", 0 0;
v0x55a3bc1fdac0_0 .net "rst_n", 0 0, v0x55a3bc201180_0;  alias, 1 drivers
v0x55a3bc1fdb80_0 .var "wr_addr", 11 0;
v0x55a3bc1fdc60_0 .net "wr_en", 0 0, v0x55a3bc200d60_0;  1 drivers
E_0x55a3bc1ab8d0/0 .event negedge, v0x55a3bc1fdac0_0;
E_0x55a3bc1ab8d0/1 .event posedge, v0x55a3bc1fd5a0_0;
E_0x55a3bc1ab8d0 .event/or E_0x55a3bc1ab8d0/0, E_0x55a3bc1ab8d0/1;
S_0x55a3bc1fde00 .scope module, "cb_inst_s2" "circular_buffer" 6 102, 4 4 0, S_0x55a3bc1fca00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "buffer_in";
    .port_info 1 /INPUT 1 "wr_en";
    .port_info 2 /INPUT 1 "rd_en";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst_n";
    .port_info 5 /OUTPUT 32 "buffer_out";
    .port_info 6 /OUTPUT 1 "rd_valid";
P_0x55a3bc1fdfb0 .param/l "DELAY" 0 4 12, +C4<00000000000000000000000001100100>;
P_0x55a3bc1fdff0 .param/l "READ_DATA_DEPTH" 0 4 10, +C4<00000000000000000001000000000000>;
P_0x55a3bc1fe030 .param/l "READ_DATA_WIDTH" 0 4 9, +C4<00000000000000000000000000100000>;
P_0x55a3bc1fe070 .param/l "WRITE_DATA_DEPTH" 0 4 7, +C4<00000000000000000001000000000000>;
P_0x55a3bc1fe0b0 .param/l "WRITE_DATA_WIDTH" 0 4 6, +C4<00000000000000000000000000100000>;
v0x55a3bc1fe490_0 .net "buffer_in", 31 0, v0x55a3bc200570_0;  1 drivers
v0x55a3bc1fe570_0 .var "buffer_out", 31 0;
v0x55a3bc1fe650_0 .net "clk", 0 0, v0x55a3bc2010e0_0;  alias, 1 drivers
v0x55a3bc1fe750_0 .var/i "i", 31 0;
v0x55a3bc1fe7f0 .array "ram", 0 4095, 31 0;
v0x55a3bc1fe900_0 .var "rd_addr", 11 0;
v0x55a3bc1fe9e0_0 .net "rd_en", 0 0, v0x55a3bc2009b0_0;  alias, 1 drivers
v0x55a3bc1fea80_0 .var "rd_valid", 0 0;
v0x55a3bc1feb20_0 .net "rst_n", 0 0, v0x55a3bc201180_0;  alias, 1 drivers
v0x55a3bc1febf0_0 .var "wr_addr", 11 0;
v0x55a3bc1fecb0_0 .net "wr_en", 0 0, v0x55a3bc200d60_0;  alias, 1 drivers
S_0x55a3bc1fee40 .scope module, "cb_inst_s3" "circular_buffer" 6 121, 4 4 0, S_0x55a3bc1fca00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "buffer_in";
    .port_info 1 /INPUT 1 "wr_en";
    .port_info 2 /INPUT 1 "rd_en";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst_n";
    .port_info 5 /OUTPUT 32 "buffer_out";
    .port_info 6 /OUTPUT 1 "rd_valid";
P_0x55a3bc1ff000 .param/l "DELAY" 0 4 12, +C4<00000000000000000000000010010110>;
P_0x55a3bc1ff040 .param/l "READ_DATA_DEPTH" 0 4 10, +C4<00000000000000000001000000000000>;
P_0x55a3bc1ff080 .param/l "READ_DATA_WIDTH" 0 4 9, +C4<00000000000000000000000000100000>;
P_0x55a3bc1ff0c0 .param/l "WRITE_DATA_DEPTH" 0 4 7, +C4<00000000000000000001000000000000>;
P_0x55a3bc1ff100 .param/l "WRITE_DATA_WIDTH" 0 4 6, +C4<00000000000000000000000000100000>;
v0x55a3bc1ff510_0 .net "buffer_in", 31 0, v0x55a3bc200610_0;  1 drivers
v0x55a3bc1ff5f0_0 .var "buffer_out", 31 0;
v0x55a3bc1ff6d0_0 .net "clk", 0 0, v0x55a3bc2010e0_0;  alias, 1 drivers
v0x55a3bc1ff7f0_0 .var/i "i", 31 0;
v0x55a3bc1ff8b0 .array "ram", 0 4095, 31 0;
v0x55a3bc1ff9c0_0 .var "rd_addr", 11 0;
v0x55a3bc1ffaa0_0 .net "rd_en", 0 0, v0x55a3bc2009b0_0;  alias, 1 drivers
v0x55a3bc1ffb90_0 .var "rd_valid", 0 0;
v0x55a3bc1ffc50_0 .net "rst_n", 0 0, v0x55a3bc201180_0;  alias, 1 drivers
v0x55a3bc1ffcf0_0 .var "wr_addr", 11 0;
v0x55a3bc1ffdd0_0 .net "wr_en", 0 0, v0x55a3bc200d60_0;  alias, 1 drivers
    .scope S_0x55a3bc1b71d0;
T_0 ;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v0x55a3bc1fb070_0, 0, 11;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v0x55a3bc1ccdb0_0, 0, 11;
    %end;
    .thread T_0;
    .scope S_0x55a3bc1b71d0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a3bc1cc400_0, 0, 32;
T_1.0 ;
    %load/vec4 v0x55a3bc1cc400_0;
    %cmpi/s 2048, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 4, v0x55a3bc1cc400_0;
    %store/vec4a v0x55a3bc1cc4a0, 4, 0;
    %load/vec4 v0x55a3bc1cc400_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55a3bc1cc400_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %end;
    .thread T_1;
    .scope S_0x55a3bc1b71d0;
T_2 ;
    %wait E_0x55a3bc1afd50;
    %load/vec4 v0x55a3bc1fafb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x55a3bc1fb070_0;
    %pad/u 13;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a3bc1cc4a0, 0, 4;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x55a3bc1fb150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x55a3bc1d1c00_0;
    %load/vec4 v0x55a3bc1fb070_0;
    %pad/u 13;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a3bc1cc4a0, 0, 4;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55a3bc1b71d0;
T_3 ;
    %wait E_0x55a3bc1afd50;
    %load/vec4 v0x55a3bc1fafb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x55a3bc1ccdb0_0;
    %pad/u 13;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a3bc1cc4a0, 0, 4;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x55a3bc1cce50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x55a3bc1ccdb0_0;
    %pad/u 13;
    %ix/vec4 4;
    %load/vec4a v0x55a3bc1cc4a0, 4;
    %assign/vec4 v0x55a3bc1d2550_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55a3bc1b71d0;
T_4 ;
    %wait E_0x55a3bc1afd50;
    %load/vec4 v0x55a3bc1fafb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0x55a3bc1fb070_0, 0;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0x55a3bc1ccdb0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x55a3bc1fb070_0;
    %pad/u 32;
    %cmpi/e 2047, 0, 32;
    %jmp/0xz  T_4.2, 4;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v0x55a3bc1fb070_0, 0, 11;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x55a3bc1fb070_0;
    %addi 1, 0, 11;
    %assign/vec4 v0x55a3bc1fb070_0, 0;
T_4.3 ;
    %load/vec4 v0x55a3bc1fb070_0;
    %pad/u 32;
    %subi 128, 0, 32;
    %pad/u 11;
    %assign/vec4 v0x55a3bc1ccdb0_0, 0;
    %load/vec4 v0x55a3bc1ccdb0_0;
    %load/vec4 v0x55a3bc1fb070_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_4.4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a3bc1faef0_0, 0;
    %jmp T_4.5;
T_4.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a3bc1faef0_0, 0;
T_4.5 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55a3bc19ee80;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a3bc1fc730_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a3bc1fc820_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55a3bc1fc5d0_0, 0, 16;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x55a3bc1fc4d0_0, 0, 12;
    %end;
    .thread T_5;
    .scope S_0x55a3bc19ee80;
T_6 ;
    %vpi_call 2 15 "$readmemh", "sin.txt", v0x55a3bc1fc960, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000011111111111 {0 0 0};
    %vpi_call 2 18 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 19 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55a3bc19ee80 {0 0 0};
    %delay 100000000, 0;
    %vpi_call 2 20 "$finish" {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x55a3bc19ee80;
T_7 ;
    %delay 1000, 0;
    %load/vec4 v0x55a3bc1fc730_0;
    %inv;
    %store/vec4 v0x55a3bc1fc730_0, 0, 1;
    %load/vec4 v0x55a3bc1fc4d0_0;
    %pad/u 13;
    %ix/vec4 4;
    %load/vec4a v0x55a3bc1fc960, 4;
    %store/vec4 v0x55a3bc1fc5d0_0, 0, 16;
    %load/vec4 v0x55a3bc1fc4d0_0;
    %pad/u 32;
    %cmpi/e 2047, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x55a3bc1fc4d0_0, 0, 12;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x55a3bc1fc4d0_0;
    %addi 1, 0, 12;
    %store/vec4 v0x55a3bc1fc4d0_0, 0, 12;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x55a3bc1fcd30;
T_8 ;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x55a3bc1fdb80_0, 0, 12;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x55a3bc1fd860_0, 0, 12;
    %end;
    .thread T_8;
    .scope S_0x55a3bc1fcd30;
T_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a3bc1fd670_0, 0, 32;
T_9.0 ;
    %load/vec4 v0x55a3bc1fd670_0;
    %cmpi/s 4096, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x55a3bc1fd670_0;
    %store/vec4a v0x55a3bc1fd750, 4, 0;
    %load/vec4 v0x55a3bc1fd670_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55a3bc1fd670_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0x55a3bc1fcd30;
T_10 ;
    %wait E_0x55a3bc1ab8d0;
    %load/vec4 v0x55a3bc1fdac0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x55a3bc1fdb80_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a3bc1fd750, 0, 4;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x55a3bc1fdc60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x55a3bc1fd3c0_0;
    %load/vec4 v0x55a3bc1fdb80_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a3bc1fd750, 0, 4;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x55a3bc1fcd30;
T_11 ;
    %wait E_0x55a3bc1ab8d0;
    %load/vec4 v0x55a3bc1fdac0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x55a3bc1fd860_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a3bc1fd750, 0, 4;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x55a3bc1fd940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x55a3bc1fd860_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0x55a3bc1fd750, 4;
    %assign/vec4 v0x55a3bc1fd4c0_0, 0;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x55a3bc1fcd30;
T_12 ;
    %wait E_0x55a3bc1ab8d0;
    %load/vec4 v0x55a3bc1fdac0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x55a3bc1fdb80_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x55a3bc1fd860_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x55a3bc1fdb80_0;
    %pad/u 32;
    %cmpi/e 4095, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x55a3bc1fdb80_0, 0, 12;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0x55a3bc1fdb80_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x55a3bc1fdb80_0, 0;
T_12.3 ;
    %load/vec4 v0x55a3bc1fdb80_0;
    %pad/u 32;
    %subi 50, 0, 32;
    %pad/u 12;
    %assign/vec4 v0x55a3bc1fd860_0, 0;
    %load/vec4 v0x55a3bc1fd860_0;
    %load/vec4 v0x55a3bc1fdb80_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_12.4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a3bc1fda00_0, 0;
    %jmp T_12.5;
T_12.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a3bc1fda00_0, 0;
T_12.5 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x55a3bc1fde00;
T_13 ;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x55a3bc1febf0_0, 0, 12;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x55a3bc1fe900_0, 0, 12;
    %end;
    .thread T_13;
    .scope S_0x55a3bc1fde00;
T_14 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a3bc1fe750_0, 0, 32;
T_14.0 ;
    %load/vec4 v0x55a3bc1fe750_0;
    %cmpi/s 4096, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_14.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x55a3bc1fe750_0;
    %store/vec4a v0x55a3bc1fe7f0, 4, 0;
    %load/vec4 v0x55a3bc1fe750_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55a3bc1fe750_0, 0, 32;
    %jmp T_14.0;
T_14.1 ;
    %end;
    .thread T_14;
    .scope S_0x55a3bc1fde00;
T_15 ;
    %wait E_0x55a3bc1ab8d0;
    %load/vec4 v0x55a3bc1feb20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x55a3bc1febf0_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a3bc1fe7f0, 0, 4;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x55a3bc1fecb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x55a3bc1fe490_0;
    %load/vec4 v0x55a3bc1febf0_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a3bc1fe7f0, 0, 4;
T_15.2 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x55a3bc1fde00;
T_16 ;
    %wait E_0x55a3bc1ab8d0;
    %load/vec4 v0x55a3bc1feb20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x55a3bc1fe900_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a3bc1fe7f0, 0, 4;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x55a3bc1fe9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x55a3bc1fe900_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0x55a3bc1fe7f0, 4;
    %assign/vec4 v0x55a3bc1fe570_0, 0;
T_16.2 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x55a3bc1fde00;
T_17 ;
    %wait E_0x55a3bc1ab8d0;
    %load/vec4 v0x55a3bc1feb20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x55a3bc1febf0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x55a3bc1fe900_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x55a3bc1febf0_0;
    %pad/u 32;
    %cmpi/e 4095, 0, 32;
    %jmp/0xz  T_17.2, 4;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x55a3bc1febf0_0, 0, 12;
    %jmp T_17.3;
T_17.2 ;
    %load/vec4 v0x55a3bc1febf0_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x55a3bc1febf0_0, 0;
T_17.3 ;
    %load/vec4 v0x55a3bc1febf0_0;
    %pad/u 32;
    %subi 100, 0, 32;
    %pad/u 12;
    %assign/vec4 v0x55a3bc1fe900_0, 0;
    %load/vec4 v0x55a3bc1fe900_0;
    %load/vec4 v0x55a3bc1febf0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_17.4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a3bc1fea80_0, 0;
    %jmp T_17.5;
T_17.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a3bc1fea80_0, 0;
T_17.5 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x55a3bc1fee40;
T_18 ;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x55a3bc1ffcf0_0, 0, 12;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x55a3bc1ff9c0_0, 0, 12;
    %end;
    .thread T_18;
    .scope S_0x55a3bc1fee40;
T_19 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a3bc1ff7f0_0, 0, 32;
T_19.0 ;
    %load/vec4 v0x55a3bc1ff7f0_0;
    %cmpi/s 4096, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_19.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x55a3bc1ff7f0_0;
    %store/vec4a v0x55a3bc1ff8b0, 4, 0;
    %load/vec4 v0x55a3bc1ff7f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55a3bc1ff7f0_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_0x55a3bc1fee40;
T_20 ;
    %wait E_0x55a3bc1ab8d0;
    %load/vec4 v0x55a3bc1ffc50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x55a3bc1ffcf0_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a3bc1ff8b0, 0, 4;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x55a3bc1ffdd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x55a3bc1ff510_0;
    %load/vec4 v0x55a3bc1ffcf0_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a3bc1ff8b0, 0, 4;
T_20.2 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x55a3bc1fee40;
T_21 ;
    %wait E_0x55a3bc1ab8d0;
    %load/vec4 v0x55a3bc1ffc50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x55a3bc1ff9c0_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a3bc1ff8b0, 0, 4;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x55a3bc1ffaa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x55a3bc1ff9c0_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0x55a3bc1ff8b0, 4;
    %assign/vec4 v0x55a3bc1ff5f0_0, 0;
T_21.2 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x55a3bc1fee40;
T_22 ;
    %wait E_0x55a3bc1ab8d0;
    %load/vec4 v0x55a3bc1ffc50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x55a3bc1ffcf0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x55a3bc1ff9c0_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x55a3bc1ffcf0_0;
    %pad/u 32;
    %cmpi/e 4095, 0, 32;
    %jmp/0xz  T_22.2, 4;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x55a3bc1ffcf0_0, 0, 12;
    %jmp T_22.3;
T_22.2 ;
    %load/vec4 v0x55a3bc1ffcf0_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x55a3bc1ffcf0_0, 0;
T_22.3 ;
    %load/vec4 v0x55a3bc1ffcf0_0;
    %pad/u 32;
    %subi 150, 0, 32;
    %pad/u 12;
    %assign/vec4 v0x55a3bc1ff9c0_0, 0;
    %load/vec4 v0x55a3bc1ff9c0_0;
    %load/vec4 v0x55a3bc1ffcf0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_22.4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a3bc1ffb90_0, 0;
    %jmp T_22.5;
T_22.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a3bc1ffb90_0, 0;
T_22.5 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x55a3bc1fca00;
T_23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a3bc2004b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a3bc200570_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a3bc200610_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a3bc200770_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a3bc200830_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a3bc200d60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a3bc2009b0_0, 0, 1;
    %end;
    .thread T_23;
    .scope S_0x55a3bc1fca00;
T_24 ;
    %wait E_0x55a3bc1ab8d0;
    %load/vec4 v0x55a3bc200cc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a3bc2004b0_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x55a3bc200a50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x55a3bc2002e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55a3bc2000e0_0;
    %pushi/vec4 4, 0, 32;
    %div;
    %add;
    %assign/vec4 v0x55a3bc2004b0_0, 0;
    %jmp T_24.3;
T_24.2 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x55a3bc2002e0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55a3bc2004b0_0, 0;
T_24.3 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x55a3bc1fca00;
T_25 ;
    %wait E_0x55a3bc1ab8d0;
    %load/vec4 v0x55a3bc200cc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a3bc200570_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x55a3bc200b20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x55a3bc2002e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55a3bc2001a0_0;
    %pushi/vec4 16, 0, 32;
    %div;
    %add;
    %assign/vec4 v0x55a3bc200570_0, 0;
    %jmp T_25.3;
T_25.2 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x55a3bc2002e0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55a3bc200570_0, 0;
T_25.3 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x55a3bc1fca00;
T_26 ;
    %wait E_0x55a3bc1ab8d0;
    %load/vec4 v0x55a3bc200cc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a3bc200610_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x55a3bc200bf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x55a3bc2002e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55a3bc200240_0;
    %pushi/vec4 32, 0, 32;
    %div;
    %add;
    %assign/vec4 v0x55a3bc200610_0, 0;
    %jmp T_26.3;
T_26.2 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x55a3bc2002e0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55a3bc200610_0, 0;
T_26.3 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x55a3bc1db590;
T_27 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a3bc2010e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a3bc201180_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55a3bc200f50_0, 0, 16;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x55a3bc200e50_0, 0, 12;
    %end;
    .thread T_27;
    .scope S_0x55a3bc1db590;
T_28 ;
    %vpi_call 5 15 "$readmemh", "sin.txt", v0x55a3bc2012b0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000011111111111 {0 0 0};
    %vpi_call 5 18 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 5 19 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55a3bc1db590 {0 0 0};
    %delay 100000000, 0;
    %vpi_call 5 20 "$finish" {0 0 0};
    %end;
    .thread T_28;
    .scope S_0x55a3bc1db590;
T_29 ;
    %delay 1000, 0;
    %load/vec4 v0x55a3bc2010e0_0;
    %inv;
    %store/vec4 v0x55a3bc2010e0_0, 0, 1;
    %jmp T_29;
    .thread T_29;
    .scope S_0x55a3bc1db590;
T_30 ;
    %delay 2000, 0;
    %load/vec4 v0x55a3bc200e50_0;
    %pad/u 13;
    %ix/vec4 4;
    %load/vec4a v0x55a3bc2012b0, 4;
    %store/vec4 v0x55a3bc200f50_0, 0, 16;
    %load/vec4 v0x55a3bc200e50_0;
    %pad/u 32;
    %cmpi/e 2047, 0, 32;
    %jmp/0xz  T_30.0, 4;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x55a3bc200e50_0, 0, 12;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x55a3bc200e50_0;
    %addi 1, 0, 12;
    %store/vec4 v0x55a3bc200e50_0, 0, 12;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "filter_feedforward_tb.v";
    "filter_feedforward.v";
    "circular_buffer.v";
    "iir_filter_feedback_tb.v";
    "iir_filter_feedback.v";
