==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 100ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 100ns.
INFO: [HLS 200-10] Analyzing design file 'buf4bug2.cpp' ... 
WARNING: [HLS 200-40] In file included from buf4bug2.cpp:1:
buf4bug2.cpp:300:23: warning: in-class initialization of non-static data member is a C++11 extension [-Wc++11-extensions]
ap_uint<8> orig_val[2]={0}; ap_uint<8> dup_val[2]={0}; ap_uint<8> key[32]; ap_uint<16> orig_in=0xFFFF; ap_uint<8> orig_out[2]={0}; ap_uint<8> dup_out[2]={0}; ap_uint<1> orig_issued=0; ap_uint<1> dup_issued=0; ap_uint<16> dup_in=0xFFFF; ap_uint<16> in_count=0; ap_uint<16> out_count=0; ap_uint<1> orig_done=0; ap_uint<1> dup_done=0; ap_uint<8> output[128]; ap_uint<1> qed_done; ap_uint<1> qed_check; ap_uint<2> orig_idx; ap_uint<2> dup_idx;};
                      ^
buf4bug2.cpp:300:50: warning: in-class initialization of non-static data member is a C++11 extension [-Wc++11-extensions]
ap_uint<8> orig_val[2]={0}; ap_uint<8> dup_val[2]={0}; ap_uint<8> key[32]; ap_uint<16> orig_in=0xFFFF; ap_uint<8> orig_out[2]={0}; ap_uint<8> dup_out[2]={0}; ap_uint<1> orig_issued=0; ap_uint<1> dup_issued=0; ap_uint<16> dup_in=0xFFFF; ap_uint<16> in_count=0; ap_uint<16> out_count=0; ap_uint<1> orig_done=0; ap_uint<1> dup_done=0; ap_uint<8> output[128]; ap_uint<1> qed_done; ap_uint<1> qed_check; ap_uint<2> orig_idx; ap_uint<2> dup_idx;};
                                                 ^
buf4bug2.cpp:300:95: warning: in-class initialization of non-static data member is a C++11 extension [-Wc++11-extensions]
ap_uint<8> orig_val[2]={0}; ap_uint<8> dup_val[2]={0}; ap_uint<8> key[32]; ap_uint<16> orig_in=0xFFFF; ap_uint<8> orig_out[2]={0}; ap_uint<8> dup_out[2]={0}; ap_uint<1> orig_issued=0; ap_uint<1> dup_issued=0; ap_uint<16> dup_in=0xFFFF; ap_uint<16> in_count=0; ap_uint<16> out_count=0; ap_uint<1> orig_done=0; ap_uint<1> dup_done=0; ap_uint<8> output[128]; ap_uint<1> qed_done; ap_uint<1> qed_check; ap_uint<2> orig_idx; ap_uint<2> dup_idx;};
                                                                                              ^
buf4bug2.cpp:300:126: warning: in-class initialization of non-static data member is a C++11 extension [-Wc++11-extensions]
ap_uint<8> orig_val[2]={0}; ap_uint<8> dup_val[2]={0}; ap_uint<8> key[32]; ap_uint<16> orig_in=0xFFFF; ap_uint<8> orig_out[2]={0}; ap_uint<8> dup_out[2]={0}; ap_uint<1> orig_issued=0; ap_uint<1> dup_issued=0; ap_uint<16> dup_in=0xFFFF; ap_uint<16> in_count=0; ap_uint<16> out_count=0; ap_uint<1> orig_done=0; ap_uint<1> dup_done=0; ap_uint<8> output[128]; ap_uint<1> qed_done; ap_uint<1> qed_check; ap_uint<2> orig_idx; ap_uint<2> dup_idx;};
                                                                                                                             ^
buf4bug2.cpp:300:153: warning: in-class initialization of non-static data member is a C++11 extension [-Wc++11-extensions]
ap_uint<8> orig_val[2]={0}; ap_uint<8> dup_val[2]={0}; ap_uint<8> key[32]; ap_uint<16> orig_in=0xFFFF; ap_uint<8> orig_out[2]={0}; ap_uint<8> dup_out[2]={0}; ap_uint<1> orig_issued=0; ap_uint<1> dup_issued=0; ap_uint<16> dup_in=0xFFFF; ap_uint<16> in_count=0; ap_uint<16> out_count=0; ap_uint<1> orig_done=0; ap_uint<1> dup_done=0; ap_uint<8> output[128]; ap_uint<1> qed_done; ap_uint<1> qed_check; ap_uint<2> orig_idx; ap_uint<2> dup_idx;};
                                                                                                                                                        ^
buf4bug2.cpp:300:181: warning: in-class initialization of non-static data member is a C++11 extension [-Wc++11-extensions]
ap_uint<8> orig_val[2]={0}; ap_uint<8> dup_val[2]={0}; ap_uint<8> key[32]; ap_uint<16> orig_in=0xFFFF; ap_uint<8> orig_out[2]={0}; ap_uint<8> dup_out[2]={0}; ap_uint<1> orig_issued=0; ap_uint<1> dup_issued=0; ap_uint<16> dup_in=0xFFFF; ap_uint<16> in_count=0; ap_uint<16> out_count=0; ap_uint<1> orig_done=0; ap_uint<1> dup_done=0; ap_uint<8> output[128]; ap_uint<1> qed_done; ap_uint<1> qed_check; ap_uint<2> orig_idx; ap_uint<2> dup_idx;};
                                                                                                                                                                                    ^
buf4bug2.cpp:300:206: warning: in-class initialization of non-static data member is a C++11 extension [-Wc++11-extensions]
ap_uint<8> orig_val[2]={0}; ap_uint<8> dup_val[2]={0}; ap_uint<8> key[32]; ap_uint<16> orig_in=0xFFFF; ap_uint<8> orig_out[2]={0}; ap_uint<8> dup_out[2]={0}; ap_uint<1> orig_issued=0; ap_uint<1> dup_issued=0; ap_uint<16> dup_in=0xFFFF; ap_uint<16> in_count=0; ap_uint<16> out_count=0; ap_uint<1> orig_done=0; ap_uint<1> dup_done=0; ap_uint<8> output[128]; ap_uint<1> qed_done; ap_uint<1> qed_check; ap_uint<2> orig_idx; ap_uint<2> dup_idx;};
                                                                                                                                                                                                             ^
buf4bug2.cpp:300:228: warning: in-class initialization of non-static data member is a C++11 extension [-Wc++11-extensions]
ap_uint<8> orig_val[2]={0}; ap_uint<8> dup_val[2]={0}; ap_uint<8> key[32]; ap_uint<16> orig_in=0xFFFF; ap_uint<8> orig_out[2]={0}; ap_uint<8> dup_out[2]={0}; ap_uint<1> orig_issued=0; ap_uint<1> dup_issued=0; ap_uint<16> dup_in=0xFFFF; ap_uint<16> in_count=0; ap_uint<16> out_count=0; ap_uint<1> orig_done=0; ap_uint<1> dup_done=0; ap_uint<8> output[128]; ap_uint<1> qed_done; ap_uint<1> qed_check; ap_uint<2> orig_idx; ap_uint<2> dup_idx;};
                                                                                                                                                                                                                                   ^
buf4bug2.cpp:300:257: warning: in-class initialization of non-static data member is a C++11 extension [-Wc++11-extensions]
ap_uint<8> orig_val[2]={0}; ap_uint<8> dup_val[2]={0}; ap_uint<8> key[32]; ap_uint<16> orig_in=0xFFFF; ap_uint<8> orig_out[2]={0}; ap_uint<8> dup_out[2]={0}; ap_uint<1> orig_issued=0; ap_uint<1> dup_issued=0; ap_uint<16> dup_in=0xFFFF; ap_uint<16> in_count=0; ap_uint<16> out_count=0; ap_uint<1> orig_done=0; ap_uint<1> dup_done=0; ap_uint<8> output[128]; ap_uint<1> qed_done; ap_uint<1> qed_check; ap_uint<2> orig_idx; ap_uint<2> dup_idx;};
                                                                                                                                                                                                                                                                ^
buf4bug2.cpp:300:282: warning: in-class initialization of non-static data member is a C++11 extension [-Wc++11-extensions]
ap_uint<8> orig_val[2]={0}; ap_uint<8> dup_val[2]={0}; ap_uint<8> key[32]; ap_uint<16> orig_in=0xFFFF; ap_uint<8> orig_out[2]={0}; ap_uint<8> dup_out[2]={0}; ap_uint<1> orig_issued=0; ap_uint<1> dup_issued=0; ap_uint<16> dup_in=0xFFFF; ap_uint<16> in_count=0; ap_uint<16> out_count=0; ap_uint<1> orig_done=0; ap_uint<1> dup_done=0; ap_uint<8> output[128]; ap_uint<1> qed_done; ap_uint<1> qed_check; ap_uint<2> orig_idx; ap_uint<2> dup_idx;};
                                                                                                                                                                                                                                                                                         ^
buf4bug2.cpp:300:306: warning: in-class initialization of non-static data member is a C++11 extension [-Wc++11-extensions]
ap_uint<8> orig_val[2]={0}; ap_uint<8> dup_val[2]={0}; ap_uint<8> key[32]; ap_uint<16> orig_in=0xFFFF; ap_uint<8> orig_out[2]={0}; ap_uint<8> dup_out[2]={0}; ap_uint<1> orig_issued=0; ap_uint<1> dup_issued=0; ap_uint<16> dup_in=0xFFFF; ap_uint<16> in_count=0; ap_uint<16> out_count=0; ap_uint<1> orig_done=0; ap_uint<1> dup_done=0; ap_uint<8> output[128]; ap_uint<1> qed_done; ap_uint<1> qed_check; ap_uint<2> orig_idx; ap_uint<2> dup_idx;};
                                                                                                                                                                                                                                                                                                                 ^
buf4bug2.cpp:300:329: warning: in-class initialization of non-static data member is a C++11 extension [-Wc++11-extensions]
ap_uint<8> orig_val[2]={0}; ap_uint<8> dup_val[2]={0}; ap_uint<8> key[32]; ap_uint<16> orig_in=0xFFFF; ap_uint<8> orig_out[2]={0}; ap_uint<8> dup_out[2]={0}; ap_uint<1> orig_issued=0; ap_uint<1> dup_issued=0; ap_uint<16> dup_in=0xFFFF; ap_uint<16> in_count=0; ap_uint<16> out_count=0; ap_uint<1> orig_done=0; ap_uint<1> dup_done=0; ap_uint<8> output[128]; ap_uint<1> qed_done; ap_uint<1> qed_check; ap_uint<2> orig_idx; ap_uint<2> dup_idx;};
                                                                                                                                                                                                                                                                                                                                        ^
buf4bug2.cpp:347:228: warning: '&&' within '||' [-Wlogical-op-parentheses]
      ap_uint<1> issue_dup = (dup) && (dup_idx<=num) && (!state.dup_issued) && ((state.orig_issued && (*(bmc_in + dup_idx*((1) << (2))/2) == state.orig_val[0])) && (*(bmc_in + 1 + dup_idx*((1) << (2))/2) == state.orig_val[1])) && (key_sum == 0) || ((issue_orig == 1) && (*(bmc_in + orig_idx*((1) << (2))/2) == *(bmc_in + dup_idx*((1) << (2))/2)) && (*(bmc_in + 1 + orig_idx*((1) << (2))/2) == *(bmc_in + 1 + dup_idx*((1) << (2))/2)));
                             ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~~~~~~~~~~~~~~ ~~
buf4bug2.cpp:347:228: note: place parentheses around the '&&' expression to silence this warning
      ap_uint<1> issue_dup = (dup) && (dup_idx<=num) && (!state.dup_issued) && ((state.orig_issued && (*(bmc_in + dup_idx*((1) << (2))/2) == state.orig_val[0])) && (*(bmc_in + 1 + dup_idx*((1) << (2))/2) == state.orig_val[1])) && (key_sum == 0) || ((issue_orig == 1) && (*(bmc_in + orig_idx*((1) << (2))/2) == *(bmc_in + dup_idx*((1) << (2))/2)) && (*(bmc_in + 1 + orig_idx*((1) << (2))/2) == *(bmc_in + 1 + dup_idx*((1) << (2))/2)));
                                                                                                                                                                                                                                   ^
                             (                                                                                                                                                                                                                      )
13 warnings generated.\n
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 465.992 ; gain = 0.113 ; free physical = 121488 ; free virtual = 129700
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 465.992 ; gain = 0.113 ; free physical = 121488 ; free virtual = 129700
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (buf4bug2.cpp:256) in function 'workload' completely.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 466.328 ; gain = 0.449 ; free physical = 121474 ; free virtual = 129689
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'aes_addRoundKey_cpy' into 'aes256_encrypt_ecb' (buf4bug2.cpp:217) automatically.
INFO: [XFORM 203-602] Inlining function 'aes_subBytes' into 'aes256_encrypt_ecb' (buf4bug2.cpp:226) automatically.
INFO: [XFORM 203-602] Inlining function 'aes_addRoundKey' into 'aes256_encrypt_ecb' (buf4bug2.cpp:229) automatically.
INFO: [XFORM 203-602] Inlining function 'aes_tiling' into 'workload' (buf4bug2.cpp:280) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 594.277 ; gain = 128.398 ; free physical = 121466 ; free virtual = 129683
INFO: [XFORM 203-1101] Packing variable 'o1' (buf4bug2.cpp:437) into a 24-bit variable.
INFO: [XFORM 203-1101] Packing variable 'o2' (buf4bug2.cpp:439) into a 3-bit variable.
INFO: [XFORM 203-1101] Packing variable 'agg.result' (buf4bug2.cpp:429) into a 20-bit variable.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (buf4bug2.cpp:233) in function 'aes_tiling' automatically.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (buf4bug2.cpp:249) in function 'workload' completely.
INFO: [XFORM 203-501] Unrolling loop 'unroll_loop' (buf4bug2.cpp:278) in function 'workload' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (buf4bug2.cpp:342) in function 'aqed_in' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (buf4bug2.cpp:361) in function 'aqed_in' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (buf4bug2.cpp:233) in function 'aes_tiling' completely.
INFO: [XFORM 203-102] Partitioning array 'key_in' (buf4bug2.cpp:444) automatically.
INFO: [XFORM 203-101] Partitioning array 'local_key' (buf4bug2.cpp:245) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf' (buf4bug2.cpp:266) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'aes_addRoundKey_cpy' into 'aes256_encrypt_ecb' (buf4bug2.cpp:217) automatically.
INFO: [XFORM 203-602] Inlining function 'aes_subBytes' into 'aes256_encrypt_ecb' (buf4bug2.cpp:226) automatically.
INFO: [XFORM 203-602] Inlining function 'aes_addRoundKey' into 'aes256_encrypt_ecb' (buf4bug2.cpp:229) automatically.
INFO: [XFORM 203-602] Inlining function 'aes_tiling' into 'workload' (buf4bug2.cpp:280) automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 2 to 1 for loop 'major_loop' in function 'workload'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'major_loop' in function 'workload'.
INFO: [XFORM 203-102] Automatically partitioning small array 'state.orig_val.V' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'state.orig_out.V' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'state.dup_val.V' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'buf[0]' (buf4bug2.cpp:266) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'buf[1]' (buf4bug2.cpp:266) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'state.orig_val.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'state.orig_out.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'state.dup_val.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf[0]' (buf4bug2.cpp:266) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf[1]' (buf4bug2.cpp:266) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (buf4bug2.cpp:285:3) to (buf4bug2.cpp:283:31) in function 'workload'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (buf4bug2.cpp:407:31) to (buf4bug2.cpp:410:9) in function 'aqed_out'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (buf4bug2.cpp:331:24) to (buf4bug2.cpp:356:6) in function 'aqed_in'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (buf4bug2.cpp:137:26) to (buf4bug2.cpp:139:2) in function 'aes256_encrypt_ecb'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (buf4bug2.cpp:115:24) to (buf4bug2.cpp:117:2) in function 'aes256_encrypt_ecb'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (buf4bug2.cpp:126:27) to (buf4bug2.cpp:128:2) in function 'aes256_encrypt_ecb'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'aqed_in' (buf4bug2.cpp:331)...10 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 594.277 ; gain = 128.398 ; free physical = 121440 ; free virtual = 129658
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 594.277 ; gain = 128.398 ; free physical = 121404 ; free virtual = 129623
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'aqed_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aqed_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 26.69 seconds; current allocated memory: 127.439 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 127.740 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes256_encrypt_ecb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ecb1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'cpkey'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'sub'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'addkey'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 128.216 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 128.598 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'workload' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 128.972 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 129.353 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aqed_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 129.664 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 129.881 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aqed_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SYN 201-561] Cannot apply I/O mode 'ap_none' on port 'return' changing to the default 'ap_ctrl_hs' mode.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 129.980 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 130.214 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aqed_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'state_orig_val_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'state_orig_val_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'state_in_count_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'aqed_in'.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 130.834 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes256_encrypt_ecb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'aes256_encrypt_ecb_sbox' to 'aes256_encrypt_ecbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'aes256_encrypt_ecb_ctx_body_key' to 'aes256_encrypt_eccud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'aes256_encrypt_ecb_ctx_body_enckey' to 'aes256_encrypt_ecdEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes256_encrypt_ecb'.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 132.899 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'workload' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'workload_local_key_0' to 'workload_local_keeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'workload_local_key_1' to 'workload_local_kefYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'workload'.
INFO: [HLS 200-111]  Elapsed time: 1.06 seconds; current allocated memory: 134.982 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aqed_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'state_out_count_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'state_qed_done_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'state_orig_out_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'state_orig_out_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'state_qed_check_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'aqed_out'.
INFO: [HLS 200-111]  Elapsed time: 0.87 seconds; current allocated memory: 136.783 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aqed_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'aqed_top/agg_result' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'agg_result' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'aqed_top/orig_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aqed_top/dup_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aqed_top/orig_idx_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aqed_top/dup_idx_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aqed_top/num_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'aqed_top' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'state_orig_issued_V' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'state_orig_issued_V' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'state_dup_issued_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'state_orig_in_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'state_orig_idx_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'state_dup_in_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'state_dup_idx_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'state_dup_val_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'state_dup_val_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Global array 'bmc_in' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'state_orig_done_V' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'state_orig_done_V' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Port 'aqed_top/num_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'aqed_top'.
INFO: [HLS 200-111]  Elapsed time: 1 seconds; current allocated memory: 138.429 MB.
INFO: [RTMG 210-279] Implementing memory 'aes256_encrypt_ecbkb_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'aes256_encrypt_eccud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'aes256_encrypt_ecdEe_ram (RAM)' using distributed RAMs.
WARNING: [RTMG 210-274] Memory 'workload_local_keeOg' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'workload_local_keeOg_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'workload_local_kefYi_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'aqed_top_bmc_in_ram (RAM)' using distributed RAMs with power-on initialization.
