Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Sun May 12 11:11:35 2024
| Host         : billionaire-he-will-be running 64-bit Ubuntu 23.10
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.453        0.000                      0                  495        0.135        0.000                      0                  495        3.500        0.000                       0                   207  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.453        0.000                      0                  495        0.135        0.000                      0                  495        3.500        0.000                       0                   207  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.453ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.135ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.453ns  (required time - arrival time)
  Source:                 design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/MP_ADDER_INST/regCout_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.210ns  (logic 0.978ns (23.231%)  route 3.232ns (76.769%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.442ns = ( 13.442 - 8.000 ) 
    Source Clock Delay      (SCD):    5.934ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=206, routed)         1.860     5.934    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X106Y88        FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y88        FDRE (Prop_fdre_C_Q)         0.456     6.390 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[0]/Q
                         net (fo=2, routed)           1.050     7.440    design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg_n_0_[0]
    SLICE_X106Y88        LUT6 (Prop_lut6_I1_O)        0.124     7.564 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[10]_i_2/O
                         net (fo=4, routed)           0.563     8.127    design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[10]_i_2_n_0
    SLICE_X107Y85        LUT6 (Prop_lut6_I0_O)        0.124     8.251 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regCout_i_4/O
                         net (fo=1, routed)           0.338     8.589    design_1_i/uart_top_0/inst/MP_ADDER_INST/regCout_i_4_n_0
    SLICE_X107Y86        LUT6 (Prop_lut6_I5_O)        0.124     8.713 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regCout_i_2/O
                         net (fo=1, routed)           0.658     9.372    design_1_i/uart_top_0/inst/MP_ADDER_INST/regCout_i_2_n_0
    SLICE_X106Y86        LUT5 (Prop_lut5_I4_O)        0.150     9.522 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regCout_i_1/O
                         net (fo=1, routed)           0.622    10.144    design_1_i/uart_top_0/inst/MP_ADDER_INST/carry_out
    SLICE_X107Y86        FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regCout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=206, routed)         1.678    13.442    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X107Y86        FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regCout_reg/C
                         clock pessimism              0.464    13.907    
                         clock uncertainty           -0.035    13.871    
    SLICE_X107Y86        FDRE (Setup_fdre_C_D)       -0.275    13.596    design_1_i/uart_top_0/inst/MP_ADDER_INST/regCout_reg
  -------------------------------------------------------------------
                         required time                         13.596    
                         arrival time                         -10.144    
  -------------------------------------------------------------------
                         slack                                  3.453    

Slack (MET) :             3.480ns  (required time - arrival time)
  Source:                 design_1_i/uart_top_0/inst/UART_RX_INST/rCntClockCurrent_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/UART_RX_INST/rCntClockCurrent_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.516ns  (logic 1.378ns (30.514%)  route 3.138ns (69.486%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.448ns = ( 13.448 - 8.000 ) 
    Source Clock Delay      (SCD):    5.937ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=206, routed)         1.863     5.937    design_1_i/uart_top_0/inst/UART_RX_INST/iClk
    SLICE_X111Y90        FDRE                                         r  design_1_i/uart_top_0/inst/UART_RX_INST/rCntClockCurrent_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y90        FDRE (Prop_fdre_C_Q)         0.456     6.393 f  design_1_i/uart_top_0/inst/UART_RX_INST/rCntClockCurrent_reg[11]/Q
                         net (fo=3, routed)           0.837     7.230    design_1_i/uart_top_0/inst/UART_RX_INST/rCntClockCurrent[11]
    SLICE_X109Y89        LUT3 (Prop_lut3_I0_O)        0.152     7.382 f  design_1_i/uart_top_0/inst/UART_RX_INST/FSM_onehot_rCurrentState[5]_i_4/O
                         net (fo=2, routed)           0.489     7.871    design_1_i/uart_top_0/inst/UART_RX_INST/FSM_onehot_rCurrentState[5]_i_4_n_0
    SLICE_X108Y89        LUT6 (Prop_lut6_I5_O)        0.326     8.197 r  design_1_i/uart_top_0/inst/UART_RX_INST/FSM_onehot_rCurrentState[3]_i_2/O
                         net (fo=10, routed)          0.835     9.032    design_1_i/uart_top_0/inst/UART_RX_INST/FSM_onehot_rCurrentState[3]_i_2_n_0
    SLICE_X111Y87        LUT2 (Prop_lut2_I1_O)        0.118     9.150 r  design_1_i/uart_top_0/inst/UART_RX_INST/FSM_onehot_rCurrentState[3]_i_1/O
                         net (fo=5, routed)           0.977    10.127    design_1_i/uart_top_0/inst/UART_RX_INST/FSM_onehot_rCurrentState[3]_i_1_n_0
    SLICE_X111Y90        LUT6 (Prop_lut6_I0_O)        0.326    10.453 r  design_1_i/uart_top_0/inst/UART_RX_INST/rCntClockCurrent[9]_i_1/O
                         net (fo=1, routed)           0.000    10.453    design_1_i/uart_top_0/inst/UART_RX_INST/rCntClockCurrent[9]_i_1_n_0
    SLICE_X111Y90        FDRE                                         r  design_1_i/uart_top_0/inst/UART_RX_INST/rCntClockCurrent_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=206, routed)         1.684    13.448    design_1_i/uart_top_0/inst/UART_RX_INST/iClk
    SLICE_X111Y90        FDRE                                         r  design_1_i/uart_top_0/inst/UART_RX_INST/rCntClockCurrent_reg[9]/C
                         clock pessimism              0.488    13.937    
                         clock uncertainty           -0.035    13.901    
    SLICE_X111Y90        FDRE (Setup_fdre_C_D)        0.031    13.932    design_1_i/uart_top_0/inst/UART_RX_INST/rCntClockCurrent_reg[9]
  -------------------------------------------------------------------
                         required time                         13.932    
                         arrival time                         -10.453    
  -------------------------------------------------------------------
                         slack                                  3.480    

Slack (MET) :             3.819ns  (required time - arrival time)
  Source:                 design_1_i/uart_top_0/inst/UART_RX_INST/rCntClockCurrent_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/UART_RX_INST/rCntClockCurrent_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.152ns  (logic 1.378ns (33.191%)  route 2.774ns (66.809%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.447ns = ( 13.447 - 8.000 ) 
    Source Clock Delay      (SCD):    5.937ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=206, routed)         1.863     5.937    design_1_i/uart_top_0/inst/UART_RX_INST/iClk
    SLICE_X111Y90        FDRE                                         r  design_1_i/uart_top_0/inst/UART_RX_INST/rCntClockCurrent_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y90        FDRE (Prop_fdre_C_Q)         0.456     6.393 f  design_1_i/uart_top_0/inst/UART_RX_INST/rCntClockCurrent_reg[11]/Q
                         net (fo=3, routed)           0.837     7.230    design_1_i/uart_top_0/inst/UART_RX_INST/rCntClockCurrent[11]
    SLICE_X109Y89        LUT3 (Prop_lut3_I0_O)        0.152     7.382 f  design_1_i/uart_top_0/inst/UART_RX_INST/FSM_onehot_rCurrentState[5]_i_4/O
                         net (fo=2, routed)           0.489     7.871    design_1_i/uart_top_0/inst/UART_RX_INST/FSM_onehot_rCurrentState[5]_i_4_n_0
    SLICE_X108Y89        LUT6 (Prop_lut6_I5_O)        0.326     8.197 r  design_1_i/uart_top_0/inst/UART_RX_INST/FSM_onehot_rCurrentState[3]_i_2/O
                         net (fo=10, routed)          0.835     9.032    design_1_i/uart_top_0/inst/UART_RX_INST/FSM_onehot_rCurrentState[3]_i_2_n_0
    SLICE_X111Y87        LUT2 (Prop_lut2_I1_O)        0.118     9.150 r  design_1_i/uart_top_0/inst/UART_RX_INST/FSM_onehot_rCurrentState[3]_i_1/O
                         net (fo=5, routed)           0.612     9.762    design_1_i/uart_top_0/inst/UART_RX_INST/FSM_onehot_rCurrentState[3]_i_1_n_0
    SLICE_X111Y88        LUT6 (Prop_lut6_I3_O)        0.326    10.088 r  design_1_i/uart_top_0/inst/UART_RX_INST/rCntClockCurrent[4]_i_1/O
                         net (fo=1, routed)           0.000    10.088    design_1_i/uart_top_0/inst/UART_RX_INST/rCntClockCurrent[4]_i_1_n_0
    SLICE_X111Y88        FDRE                                         r  design_1_i/uart_top_0/inst/UART_RX_INST/rCntClockCurrent_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=206, routed)         1.683    13.447    design_1_i/uart_top_0/inst/UART_RX_INST/iClk
    SLICE_X111Y88        FDRE                                         r  design_1_i/uart_top_0/inst/UART_RX_INST/rCntClockCurrent_reg[4]/C
                         clock pessimism              0.463    13.911    
                         clock uncertainty           -0.035    13.875    
    SLICE_X111Y88        FDRE (Setup_fdre_C_D)        0.032    13.907    design_1_i/uart_top_0/inst/UART_RX_INST/rCntClockCurrent_reg[4]
  -------------------------------------------------------------------
                         required time                         13.907    
                         arrival time                         -10.088    
  -------------------------------------------------------------------
                         slack                                  3.819    

Slack (MET) :             3.821ns  (required time - arrival time)
  Source:                 design_1_i/uart_top_0/inst/UART_RX_INST/rCntClockCurrent_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/UART_RX_INST/rCntClockCurrent_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.149ns  (logic 1.378ns (33.215%)  route 2.771ns (66.785%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.447ns = ( 13.447 - 8.000 ) 
    Source Clock Delay      (SCD):    5.937ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=206, routed)         1.863     5.937    design_1_i/uart_top_0/inst/UART_RX_INST/iClk
    SLICE_X111Y90        FDRE                                         r  design_1_i/uart_top_0/inst/UART_RX_INST/rCntClockCurrent_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y90        FDRE (Prop_fdre_C_Q)         0.456     6.393 f  design_1_i/uart_top_0/inst/UART_RX_INST/rCntClockCurrent_reg[11]/Q
                         net (fo=3, routed)           0.837     7.230    design_1_i/uart_top_0/inst/UART_RX_INST/rCntClockCurrent[11]
    SLICE_X109Y89        LUT3 (Prop_lut3_I0_O)        0.152     7.382 f  design_1_i/uart_top_0/inst/UART_RX_INST/FSM_onehot_rCurrentState[5]_i_4/O
                         net (fo=2, routed)           0.489     7.871    design_1_i/uart_top_0/inst/UART_RX_INST/FSM_onehot_rCurrentState[5]_i_4_n_0
    SLICE_X108Y89        LUT6 (Prop_lut6_I5_O)        0.326     8.197 r  design_1_i/uart_top_0/inst/UART_RX_INST/FSM_onehot_rCurrentState[3]_i_2/O
                         net (fo=10, routed)          0.835     9.032    design_1_i/uart_top_0/inst/UART_RX_INST/FSM_onehot_rCurrentState[3]_i_2_n_0
    SLICE_X111Y87        LUT2 (Prop_lut2_I1_O)        0.118     9.150 r  design_1_i/uart_top_0/inst/UART_RX_INST/FSM_onehot_rCurrentState[3]_i_1/O
                         net (fo=5, routed)           0.609     9.759    design_1_i/uart_top_0/inst/UART_RX_INST/FSM_onehot_rCurrentState[3]_i_1_n_0
    SLICE_X111Y88        LUT6 (Prop_lut6_I0_O)        0.326    10.085 r  design_1_i/uart_top_0/inst/UART_RX_INST/rCntClockCurrent[3]_i_1/O
                         net (fo=1, routed)           0.000    10.085    design_1_i/uart_top_0/inst/UART_RX_INST/rCntClockCurrent[3]_i_1_n_0
    SLICE_X111Y88        FDRE                                         r  design_1_i/uart_top_0/inst/UART_RX_INST/rCntClockCurrent_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=206, routed)         1.683    13.447    design_1_i/uart_top_0/inst/UART_RX_INST/iClk
    SLICE_X111Y88        FDRE                                         r  design_1_i/uart_top_0/inst/UART_RX_INST/rCntClockCurrent_reg[3]/C
                         clock pessimism              0.463    13.911    
                         clock uncertainty           -0.035    13.875    
    SLICE_X111Y88        FDRE (Setup_fdre_C_D)        0.031    13.906    design_1_i/uart_top_0/inst/UART_RX_INST/rCntClockCurrent_reg[3]
  -------------------------------------------------------------------
                         required time                         13.906    
                         arrival time                         -10.085    
  -------------------------------------------------------------------
                         slack                                  3.821    

Slack (MET) :             3.854ns  (required time - arrival time)
  Source:                 design_1_i/uart_top_0/inst/UART_RX_INST/rCntClockCurrent_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/UART_RX_INST/FSM_onehot_rCurrentState_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.861ns  (logic 1.052ns (27.244%)  route 2.809ns (72.756%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.448ns = ( 13.448 - 8.000 ) 
    Source Clock Delay      (SCD):    5.937ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=206, routed)         1.863     5.937    design_1_i/uart_top_0/inst/UART_RX_INST/iClk
    SLICE_X111Y90        FDRE                                         r  design_1_i/uart_top_0/inst/UART_RX_INST/rCntClockCurrent_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y90        FDRE (Prop_fdre_C_Q)         0.456     6.393 f  design_1_i/uart_top_0/inst/UART_RX_INST/rCntClockCurrent_reg[11]/Q
                         net (fo=3, routed)           0.837     7.230    design_1_i/uart_top_0/inst/UART_RX_INST/rCntClockCurrent[11]
    SLICE_X109Y89        LUT3 (Prop_lut3_I0_O)        0.152     7.382 f  design_1_i/uart_top_0/inst/UART_RX_INST/FSM_onehot_rCurrentState[5]_i_4/O
                         net (fo=2, routed)           0.489     7.871    design_1_i/uart_top_0/inst/UART_RX_INST/FSM_onehot_rCurrentState[5]_i_4_n_0
    SLICE_X108Y89        LUT6 (Prop_lut6_I5_O)        0.326     8.197 r  design_1_i/uart_top_0/inst/UART_RX_INST/FSM_onehot_rCurrentState[3]_i_2/O
                         net (fo=10, routed)          0.835     9.032    design_1_i/uart_top_0/inst/UART_RX_INST/FSM_onehot_rCurrentState[3]_i_2_n_0
    SLICE_X111Y87        LUT2 (Prop_lut2_I1_O)        0.118     9.150 r  design_1_i/uart_top_0/inst/UART_RX_INST/FSM_onehot_rCurrentState[3]_i_1/O
                         net (fo=5, routed)           0.648     9.798    design_1_i/uart_top_0/inst/UART_RX_INST/FSM_onehot_rCurrentState[3]_i_1_n_0
    SLICE_X111Y90        FDRE                                         r  design_1_i/uart_top_0/inst/UART_RX_INST/FSM_onehot_rCurrentState_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=206, routed)         1.684    13.448    design_1_i/uart_top_0/inst/UART_RX_INST/iClk
    SLICE_X111Y90        FDRE                                         r  design_1_i/uart_top_0/inst/UART_RX_INST/FSM_onehot_rCurrentState_reg[3]/C
                         clock pessimism              0.488    13.937    
                         clock uncertainty           -0.035    13.901    
    SLICE_X111Y90        FDRE (Setup_fdre_C_D)       -0.249    13.652    design_1_i/uart_top_0/inst/UART_RX_INST/FSM_onehot_rCurrentState_reg[3]
  -------------------------------------------------------------------
                         required time                         13.652    
                         arrival time                          -9.798    
  -------------------------------------------------------------------
                         slack                                  3.854    

Slack (MET) :             3.870ns  (required time - arrival time)
  Source:                 design_1_i/uart_top_0/inst/UART_TX_INST/rCnt_Current_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/UART_TX_INST/rCnt_Current_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.001ns  (logic 1.231ns (30.765%)  route 2.770ns (69.235%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.371ns = ( 13.371 - 8.000 ) 
    Source Clock Delay      (SCD):    5.858ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=206, routed)         1.784     5.858    design_1_i/uart_top_0/inst/UART_TX_INST/iClk
    SLICE_X102Y91        FDRE                                         r  design_1_i/uart_top_0/inst/UART_TX_INST/rCnt_Current_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y91        FDRE (Prop_fdre_C_Q)         0.518     6.376 f  design_1_i/uart_top_0/inst/UART_TX_INST/rCnt_Current_reg[5]/Q
                         net (fo=3, routed)           0.678     7.053    design_1_i/uart_top_0/inst/UART_TX_INST/rCnt_Current_reg_n_0_[5]
    SLICE_X102Y91        LUT4 (Prop_lut4_I1_O)        0.124     7.177 r  design_1_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current[4]_i_3/O
                         net (fo=1, routed)           0.427     7.604    design_1_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current[4]_i_3_n_0
    SLICE_X102Y90        LUT6 (Prop_lut6_I5_O)        0.124     7.728 f  design_1_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current[4]_i_2/O
                         net (fo=7, routed)           0.594     8.322    design_1_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current[4]_i_2_n_0
    SLICE_X102Y88        LUT4 (Prop_lut4_I0_O)        0.117     8.439 r  design_1_i/uart_top_0/inst/UART_TX_INST/rCnt_Current[10]_i_2/O
                         net (fo=11, routed)          0.693     9.132    design_1_i/uart_top_0/inst/UART_TX_INST/rCnt_Current[10]_i_2_n_0
    SLICE_X102Y90        LUT5 (Prop_lut5_I0_O)        0.348     9.480 r  design_1_i/uart_top_0/inst/UART_TX_INST/rCnt_Current[8]_i_1/O
                         net (fo=1, routed)           0.379     9.859    design_1_i/uart_top_0/inst/UART_TX_INST/rCnt_Current[8]_i_1_n_0
    SLICE_X103Y90        FDRE                                         r  design_1_i/uart_top_0/inst/UART_TX_INST/rCnt_Current_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=206, routed)         1.607    13.371    design_1_i/uart_top_0/inst/UART_TX_INST/iClk
    SLICE_X103Y90        FDRE                                         r  design_1_i/uart_top_0/inst/UART_TX_INST/rCnt_Current_reg[8]/C
                         clock pessimism              0.460    13.832    
                         clock uncertainty           -0.035    13.796    
    SLICE_X103Y90        FDRE (Setup_fdre_C_D)       -0.067    13.729    design_1_i/uart_top_0/inst/UART_TX_INST/rCnt_Current_reg[8]
  -------------------------------------------------------------------
                         required time                         13.729    
                         arrival time                          -9.859    
  -------------------------------------------------------------------
                         slack                                  3.870    

Slack (MET) :             3.871ns  (required time - arrival time)
  Source:                 design_1_i/uart_top_0/inst/UART_RX_INST/rCntClockCurrent_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/UART_RX_INST/rCntClockCurrent_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.107ns  (logic 1.432ns (34.871%)  route 2.675ns (65.129%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.445ns = ( 13.445 - 8.000 ) 
    Source Clock Delay      (SCD):    5.937ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=206, routed)         1.863     5.937    design_1_i/uart_top_0/inst/UART_RX_INST/iClk
    SLICE_X111Y90        FDRE                                         r  design_1_i/uart_top_0/inst/UART_RX_INST/rCntClockCurrent_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y90        FDRE (Prop_fdre_C_Q)         0.456     6.393 r  design_1_i/uart_top_0/inst/UART_RX_INST/rCntClockCurrent_reg[11]/Q
                         net (fo=3, routed)           0.837     7.230    design_1_i/uart_top_0/inst/UART_RX_INST/rCntClockCurrent[11]
    SLICE_X109Y89        LUT3 (Prop_lut3_I0_O)        0.152     7.382 r  design_1_i/uart_top_0/inst/UART_RX_INST/FSM_onehot_rCurrentState[5]_i_4/O
                         net (fo=2, routed)           0.378     7.760    design_1_i/uart_top_0/inst/UART_RX_INST/FSM_onehot_rCurrentState[5]_i_4_n_0
    SLICE_X108Y89        LUT5 (Prop_lut5_I0_O)        0.326     8.086 r  design_1_i/uart_top_0/inst/UART_RX_INST/FSM_onehot_rCurrentState[5]_i_2/O
                         net (fo=8, routed)           0.635     8.721    design_1_i/uart_top_0/inst/UART_RX_INST/FSM_onehot_rCurrentState[5]_i_2_n_0
    SLICE_X108Y90        LUT3 (Prop_lut3_I1_O)        0.150     8.871 r  design_1_i/uart_top_0/inst/UART_RX_INST/rCntClockCurrent[10]_i_2/O
                         net (fo=2, routed)           0.824     9.695    design_1_i/uart_top_0/inst/UART_RX_INST/rCntClockCurrent[10]_i_2_n_0
    SLICE_X108Y89        LUT6 (Prop_lut6_I1_O)        0.348    10.043 r  design_1_i/uart_top_0/inst/UART_RX_INST/rCntClockCurrent[5]_i_1/O
                         net (fo=1, routed)           0.000    10.043    design_1_i/uart_top_0/inst/UART_RX_INST/rCntClockCurrent[5]_i_1_n_0
    SLICE_X108Y89        FDRE                                         r  design_1_i/uart_top_0/inst/UART_RX_INST/rCntClockCurrent_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=206, routed)         1.681    13.445    design_1_i/uart_top_0/inst/UART_RX_INST/iClk
    SLICE_X108Y89        FDRE                                         r  design_1_i/uart_top_0/inst/UART_RX_INST/rCntClockCurrent_reg[5]/C
                         clock pessimism              0.423    13.869    
                         clock uncertainty           -0.035    13.833    
    SLICE_X108Y89        FDRE (Setup_fdre_C_D)        0.081    13.914    design_1_i/uart_top_0/inst/UART_RX_INST/rCntClockCurrent_reg[5]
  -------------------------------------------------------------------
                         required time                         13.914    
                         arrival time                         -10.043    
  -------------------------------------------------------------------
                         slack                                  3.871    

Slack (MET) :             3.896ns  (required time - arrival time)
  Source:                 design_1_i/uart_top_0/inst/UART_RX_INST/rCntClockCurrent_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/UART_RX_INST/rCntClockCurrent_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.078ns  (logic 1.432ns (35.115%)  route 2.646ns (64.885%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.445ns = ( 13.445 - 8.000 ) 
    Source Clock Delay      (SCD):    5.937ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=206, routed)         1.863     5.937    design_1_i/uart_top_0/inst/UART_RX_INST/iClk
    SLICE_X111Y90        FDRE                                         r  design_1_i/uart_top_0/inst/UART_RX_INST/rCntClockCurrent_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y90        FDRE (Prop_fdre_C_Q)         0.456     6.393 r  design_1_i/uart_top_0/inst/UART_RX_INST/rCntClockCurrent_reg[11]/Q
                         net (fo=3, routed)           0.837     7.230    design_1_i/uart_top_0/inst/UART_RX_INST/rCntClockCurrent[11]
    SLICE_X109Y89        LUT3 (Prop_lut3_I0_O)        0.152     7.382 r  design_1_i/uart_top_0/inst/UART_RX_INST/FSM_onehot_rCurrentState[5]_i_4/O
                         net (fo=2, routed)           0.378     7.760    design_1_i/uart_top_0/inst/UART_RX_INST/FSM_onehot_rCurrentState[5]_i_4_n_0
    SLICE_X108Y89        LUT5 (Prop_lut5_I0_O)        0.326     8.086 r  design_1_i/uart_top_0/inst/UART_RX_INST/FSM_onehot_rCurrentState[5]_i_2/O
                         net (fo=8, routed)           0.635     8.721    design_1_i/uart_top_0/inst/UART_RX_INST/FSM_onehot_rCurrentState[5]_i_2_n_0
    SLICE_X108Y90        LUT3 (Prop_lut3_I1_O)        0.150     8.871 r  design_1_i/uart_top_0/inst/UART_RX_INST/rCntClockCurrent[10]_i_2/O
                         net (fo=2, routed)           0.796     9.667    design_1_i/uart_top_0/inst/UART_RX_INST/rCntClockCurrent[10]_i_2_n_0
    SLICE_X108Y89        LUT6 (Prop_lut6_I0_O)        0.348    10.015 r  design_1_i/uart_top_0/inst/UART_RX_INST/rCntClockCurrent[10]_i_1/O
                         net (fo=1, routed)           0.000    10.015    design_1_i/uart_top_0/inst/UART_RX_INST/rCntClockCurrent[10]_i_1_n_0
    SLICE_X108Y89        FDRE                                         r  design_1_i/uart_top_0/inst/UART_RX_INST/rCntClockCurrent_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=206, routed)         1.681    13.445    design_1_i/uart_top_0/inst/UART_RX_INST/iClk
    SLICE_X108Y89        FDRE                                         r  design_1_i/uart_top_0/inst/UART_RX_INST/rCntClockCurrent_reg[10]/C
                         clock pessimism              0.423    13.869    
                         clock uncertainty           -0.035    13.833    
    SLICE_X108Y89        FDRE (Setup_fdre_C_D)        0.077    13.910    design_1_i/uart_top_0/inst/UART_RX_INST/rCntClockCurrent_reg[10]
  -------------------------------------------------------------------
                         required time                         13.910    
                         arrival time                         -10.015    
  -------------------------------------------------------------------
                         slack                                  3.896    

Slack (MET) :             3.915ns  (required time - arrival time)
  Source:                 design_1_i/uart_top_0/inst/UART_TX_INST/rCnt_Current_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.852ns  (logic 1.210ns (31.412%)  route 2.642ns (68.588%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.368ns = ( 13.368 - 8.000 ) 
    Source Clock Delay      (SCD):    5.858ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=206, routed)         1.784     5.858    design_1_i/uart_top_0/inst/UART_TX_INST/iClk
    SLICE_X102Y91        FDRE                                         r  design_1_i/uart_top_0/inst/UART_TX_INST/rCnt_Current_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y91        FDRE (Prop_fdre_C_Q)         0.518     6.376 r  design_1_i/uart_top_0/inst/UART_TX_INST/rCnt_Current_reg[5]/Q
                         net (fo=3, routed)           0.678     7.053    design_1_i/uart_top_0/inst/UART_TX_INST/rCnt_Current_reg_n_0_[5]
    SLICE_X102Y91        LUT4 (Prop_lut4_I1_O)        0.124     7.177 f  design_1_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current[4]_i_3/O
                         net (fo=1, routed)           0.427     7.604    design_1_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current[4]_i_3_n_0
    SLICE_X102Y90        LUT6 (Prop_lut6_I5_O)        0.124     7.728 r  design_1_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current[4]_i_2/O
                         net (fo=7, routed)           0.569     8.297    design_1_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current[4]_i_2_n_0
    SLICE_X103Y88        LUT2 (Prop_lut2_I0_O)        0.118     8.415 r  design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current[7]_i_3/O
                         net (fo=1, routed)           0.436     8.851    design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current[7]_i_3_n_0
    SLICE_X103Y88        LUT6 (Prop_lut6_I5_O)        0.326     9.177 r  design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current[7]_i_1/O
                         net (fo=8, routed)           0.532     9.710    design_1_i/uart_top_0/inst/UART_TX_INST/wTxData_Next
    SLICE_X102Y86        FDRE                                         r  design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=206, routed)         1.604    13.368    design_1_i/uart_top_0/inst/UART_TX_INST/iClk
    SLICE_X102Y86        FDRE                                         r  design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[2]/C
                         clock pessimism              0.460    13.829    
                         clock uncertainty           -0.035    13.793    
    SLICE_X102Y86        FDRE (Setup_fdre_C_CE)      -0.169    13.624    design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[2]
  -------------------------------------------------------------------
                         required time                         13.624    
                         arrival time                          -9.710    
  -------------------------------------------------------------------
                         slack                                  3.915    

Slack (MET) :             3.915ns  (required time - arrival time)
  Source:                 design_1_i/uart_top_0/inst/UART_TX_INST/rCnt_Current_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.852ns  (logic 1.210ns (31.412%)  route 2.642ns (68.588%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.368ns = ( 13.368 - 8.000 ) 
    Source Clock Delay      (SCD):    5.858ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=206, routed)         1.784     5.858    design_1_i/uart_top_0/inst/UART_TX_INST/iClk
    SLICE_X102Y91        FDRE                                         r  design_1_i/uart_top_0/inst/UART_TX_INST/rCnt_Current_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y91        FDRE (Prop_fdre_C_Q)         0.518     6.376 r  design_1_i/uart_top_0/inst/UART_TX_INST/rCnt_Current_reg[5]/Q
                         net (fo=3, routed)           0.678     7.053    design_1_i/uart_top_0/inst/UART_TX_INST/rCnt_Current_reg_n_0_[5]
    SLICE_X102Y91        LUT4 (Prop_lut4_I1_O)        0.124     7.177 f  design_1_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current[4]_i_3/O
                         net (fo=1, routed)           0.427     7.604    design_1_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current[4]_i_3_n_0
    SLICE_X102Y90        LUT6 (Prop_lut6_I5_O)        0.124     7.728 r  design_1_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current[4]_i_2/O
                         net (fo=7, routed)           0.569     8.297    design_1_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current[4]_i_2_n_0
    SLICE_X103Y88        LUT2 (Prop_lut2_I0_O)        0.118     8.415 r  design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current[7]_i_3/O
                         net (fo=1, routed)           0.436     8.851    design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current[7]_i_3_n_0
    SLICE_X103Y88        LUT6 (Prop_lut6_I5_O)        0.326     9.177 r  design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current[7]_i_1/O
                         net (fo=8, routed)           0.532     9.710    design_1_i/uart_top_0/inst/UART_TX_INST/wTxData_Next
    SLICE_X102Y86        FDRE                                         r  design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=206, routed)         1.604    13.368    design_1_i/uart_top_0/inst/UART_TX_INST/iClk
    SLICE_X102Y86        FDRE                                         r  design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[3]/C
                         clock pessimism              0.460    13.829    
                         clock uncertainty           -0.035    13.793    
    SLICE_X102Y86        FDRE (Setup_fdre_C_CE)      -0.169    13.624    design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[3]
  -------------------------------------------------------------------
                         required time                         13.624    
                         arrival time                          -9.710    
  -------------------------------------------------------------------
                         slack                                  3.915    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rResult_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.190ns (68.075%)  route 0.089ns (31.925%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.216ns
    Source Clock Delay      (SCD):    1.690ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=206, routed)         0.604     1.690    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X105Y85        FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y85        FDRE (Prop_fdre_C_Q)         0.141     1.831 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[2]/Q
                         net (fo=1, routed)           0.089     1.920    design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[2]
    SLICE_X104Y85        LUT2 (Prop_lut2_I1_O)        0.049     1.969 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/rResult[2]_i_1/O
                         net (fo=1, routed)           0.000     1.969    design_1_i/uart_top_0/inst/MP_ADDER_INST_n_19
    SLICE_X104Y85        FDRE                                         r  design_1_i/uart_top_0/inst/rResult_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=206, routed)         0.874     2.216    design_1_i/uart_top_0/inst/iClk
    SLICE_X104Y85        FDRE                                         r  design_1_i/uart_top_0/inst/rResult_reg[2]/C
                         clock pessimism             -0.513     1.703    
    SLICE_X104Y85        FDRE (Hold_fdre_C_D)         0.131     1.834    design_1_i/uart_top_0/inst/rResult_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rResult_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.190ns (68.075%)  route 0.089ns (31.925%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.217ns
    Source Clock Delay      (SCD):    1.691ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=206, routed)         0.605     1.691    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X105Y87        FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y87        FDRE (Prop_fdre_C_Q)         0.141     1.832 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[5]/Q
                         net (fo=1, routed)           0.089     1.921    design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[5]
    SLICE_X104Y87        LUT2 (Prop_lut2_I1_O)        0.049     1.970 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/rResult[5]_i_1/O
                         net (fo=1, routed)           0.000     1.970    design_1_i/uart_top_0/inst/MP_ADDER_INST_n_16
    SLICE_X104Y87        FDRE                                         r  design_1_i/uart_top_0/inst/rResult_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=206, routed)         0.875     2.217    design_1_i/uart_top_0/inst/iClk
    SLICE_X104Y87        FDRE                                         r  design_1_i/uart_top_0/inst/rResult_reg[5]/C
                         clock pessimism             -0.513     1.704    
    SLICE_X104Y87        FDRE (Hold_fdre_C_D)         0.131     1.835    design_1_i/uart_top_0/inst/rResult_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rResult_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.216ns
    Source Clock Delay      (SCD):    1.690ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=206, routed)         0.604     1.690    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X105Y85        FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y85        FDRE (Prop_fdre_C_Q)         0.141     1.831 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[0]/Q
                         net (fo=1, routed)           0.087     1.918    design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[0]
    SLICE_X104Y85        LUT2 (Prop_lut2_I1_O)        0.045     1.963 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/rResult[0]_i_1/O
                         net (fo=1, routed)           0.000     1.963    design_1_i/uart_top_0/inst/MP_ADDER_INST_n_21
    SLICE_X104Y85        FDRE                                         r  design_1_i/uart_top_0/inst/rResult_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=206, routed)         0.874     2.216    design_1_i/uart_top_0/inst/iClk
    SLICE_X104Y85        FDRE                                         r  design_1_i/uart_top_0/inst/rResult_reg[0]/C
                         clock pessimism             -0.513     1.703    
    SLICE_X104Y85        FDRE (Hold_fdre_C_D)         0.120     1.823    design_1_i/uart_top_0/inst/rResult_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/rTxByte_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.215ns
    Source Clock Delay      (SCD):    1.690ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=206, routed)         0.604     1.690    design_1_i/uart_top_0/inst/iClk
    SLICE_X103Y86        FDRE                                         r  design_1_i/uart_top_0/inst/rTxByte_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y86        FDRE (Prop_fdre_C_Q)         0.141     1.831 r  design_1_i/uart_top_0/inst/rTxByte_reg[2]/Q
                         net (fo=1, routed)           0.087     1.918    design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[7]_0[2]
    SLICE_X102Y86        LUT5 (Prop_lut5_I0_O)        0.045     1.963 r  design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current[2]_i_1/O
                         net (fo=1, routed)           0.000     1.963    design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current[2]_i_1_n_0
    SLICE_X102Y86        FDRE                                         r  design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=206, routed)         0.873     2.215    design_1_i/uart_top_0/inst/UART_TX_INST/iClk
    SLICE_X102Y86        FDRE                                         r  design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[2]/C
                         clock pessimism             -0.512     1.703    
    SLICE_X102Y86        FDRE (Hold_fdre_C_D)         0.120     1.823    design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/UART_TX_INST/rBit_Current_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.585%)  route 0.089ns (32.415%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.218ns
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=206, routed)         0.606     1.692    design_1_i/uart_top_0/inst/UART_TX_INST/iClk
    SLICE_X103Y88        FDRE                                         r  design_1_i/uart_top_0/inst/UART_TX_INST/rBit_Current_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y88        FDRE (Prop_fdre_C_Q)         0.141     1.833 r  design_1_i/uart_top_0/inst/UART_TX_INST/rBit_Current_reg[1]/Q
                         net (fo=5, routed)           0.089     1.922    design_1_i/uart_top_0/inst/UART_TX_INST/rBit_Current[1]
    SLICE_X102Y88        LUT6 (Prop_lut6_I4_O)        0.045     1.967 r  design_1_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current[3]_i_1/O
                         net (fo=1, routed)           0.000     1.967    design_1_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current[3]_i_1_n_0
    SLICE_X102Y88        FDRE                                         r  design_1_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=206, routed)         0.876     2.218    design_1_i/uart_top_0/inst/UART_TX_INST/iClk
    SLICE_X102Y88        FDRE                                         r  design_1_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current_reg[3]/C
                         clock pessimism             -0.513     1.705    
    SLICE_X102Y88        FDRE (Hold_fdre_C_D)         0.120     1.825    design_1_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/rTxByte_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.209ns (65.239%)  route 0.111ns (34.761%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.216ns
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=206, routed)         0.606     1.692    design_1_i/uart_top_0/inst/iClk
    SLICE_X104Y88        FDRE                                         r  design_1_i/uart_top_0/inst/rTxByte_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y88        FDRE (Prop_fdre_C_Q)         0.164     1.856 r  design_1_i/uart_top_0/inst/rTxByte_reg[7]/Q
                         net (fo=1, routed)           0.111     1.968    design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[7]_0[7]
    SLICE_X102Y87        LUT2 (Prop_lut2_I1_O)        0.045     2.013 r  design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current[7]_i_2/O
                         net (fo=1, routed)           0.000     2.013    design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current[7]_i_2_n_0
    SLICE_X102Y87        FDRE                                         r  design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=206, routed)         0.874     2.216    design_1_i/uart_top_0/inst/UART_TX_INST/iClk
    SLICE_X102Y87        FDRE                                         r  design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[7]/C
                         clock pessimism             -0.490     1.726    
    SLICE_X102Y87        FDRE (Hold_fdre_C_D)         0.121     1.847    design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/UART_RX_INST/rBufferCurrent_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rB_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.855%)  route 0.111ns (44.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.245ns
    Source Clock Delay      (SCD):    1.719ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=206, routed)         0.633     1.719    design_1_i/uart_top_0/inst/UART_RX_INST/iClk
    SLICE_X109Y88        FDRE                                         r  design_1_i/uart_top_0/inst/UART_RX_INST/rBufferCurrent_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y88        FDRE (Prop_fdre_C_Q)         0.141     1.860 r  design_1_i/uart_top_0/inst/UART_RX_INST/rBufferCurrent_reg[0]/Q
                         net (fo=2, routed)           0.111     1.972    design_1_i/uart_top_0/inst/rBufferCurrent[0]
    SLICE_X107Y89        FDRE                                         r  design_1_i/uart_top_0/inst/rB_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=206, routed)         0.903     2.245    design_1_i/uart_top_0/inst/iClk
    SLICE_X107Y89        FDRE                                         r  design_1_i/uart_top_0/inst/rB_reg[0]/C
                         clock pessimism             -0.510     1.735    
    SLICE_X107Y89        FDRE (Hold_fdre_C_D)         0.070     1.805    design_1_i/uart_top_0/inst/rB_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/rTxByte_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.369%)  route 0.122ns (39.631%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.215ns
    Source Clock Delay      (SCD):    1.690ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=206, routed)         0.604     1.690    design_1_i/uart_top_0/inst/iClk
    SLICE_X103Y86        FDRE                                         r  design_1_i/uart_top_0/inst/rTxByte_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y86        FDRE (Prop_fdre_C_Q)         0.141     1.831 r  design_1_i/uart_top_0/inst/rTxByte_reg[5]/Q
                         net (fo=1, routed)           0.122     1.953    design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[7]_0[5]
    SLICE_X102Y86        LUT5 (Prop_lut5_I0_O)        0.045     1.998 r  design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current[5]_i_1/O
                         net (fo=1, routed)           0.000     1.998    design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current[5]_i_1_n_0
    SLICE_X102Y86        FDRE                                         r  design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=206, routed)         0.873     2.215    design_1_i/uart_top_0/inst/UART_TX_INST/iClk
    SLICE_X102Y86        FDRE                                         r  design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[5]/C
                         clock pessimism             -0.512     1.703    
    SLICE_X102Y86        FDRE (Hold_fdre_C_D)         0.121     1.824    design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/UART_TX_INST/rCnt_Current_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/UART_TX_INST/rCnt_Current_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.617%)  route 0.131ns (41.383%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.219ns
    Source Clock Delay      (SCD):    1.693ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=206, routed)         0.607     1.693    design_1_i/uart_top_0/inst/UART_TX_INST/iClk
    SLICE_X103Y91        FDRE                                         r  design_1_i/uart_top_0/inst/UART_TX_INST/rCnt_Current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y91        FDRE (Prop_fdre_C_Q)         0.141     1.834 r  design_1_i/uart_top_0/inst/UART_TX_INST/rCnt_Current_reg[0]/Q
                         net (fo=7, routed)           0.131     1.965    design_1_i/uart_top_0/inst/UART_TX_INST/rCnt_Current_reg_n_0_[0]
    SLICE_X102Y91        LUT6 (Prop_lut6_I2_O)        0.045     2.010 r  design_1_i/uart_top_0/inst/UART_TX_INST/rCnt_Current[4]_i_1/O
                         net (fo=1, routed)           0.000     2.010    design_1_i/uart_top_0/inst/UART_TX_INST/rCnt_Current[4]_i_1_n_0
    SLICE_X102Y91        FDRE                                         r  design_1_i/uart_top_0/inst/UART_TX_INST/rCnt_Current_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=206, routed)         0.877     2.219    design_1_i/uart_top_0/inst/UART_TX_INST/iClk
    SLICE_X102Y91        FDRE                                         r  design_1_i/uart_top_0/inst/UART_TX_INST/rCnt_Current_reg[4]/C
                         clock pessimism             -0.513     1.706    
    SLICE_X102Y91        FDRE (Hold_fdre_C_D)         0.120     1.826    design_1_i/uart_top_0/inst/UART_TX_INST/rCnt_Current_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.227ns (78.877%)  route 0.061ns (21.123%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.242ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=206, routed)         0.631     1.717    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X106Y86        FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y86        FDRE (Prop_fdre_C_Q)         0.128     1.845 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[13]/Q
                         net (fo=1, routed)           0.061     1.906    design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg_n_0_[13]
    SLICE_X106Y86        LUT5 (Prop_lut5_I4_O)        0.099     2.005 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q[5]_i_1/O
                         net (fo=1, routed)           0.000     2.005    design_1_i/uart_top_0/inst/MP_ADDER_INST/muxA_Out[5]
    SLICE_X106Y86        FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=206, routed)         0.900     2.242    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X106Y86        FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[5]/C
                         clock pessimism             -0.525     1.717    
    SLICE_X106Y86        FDRE (Hold_fdre_C_D)         0.092     1.809    design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.196    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { iClk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  iClk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y87   design_1_i/Debounce_Switch_0/inst/r_Count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y89   design_1_i/Debounce_Switch_0/inst/r_Count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y89   design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y90   design_1_i/Debounce_Switch_0/inst/r_Count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y90   design_1_i/Debounce_Switch_0/inst/r_Count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y90   design_1_i/Debounce_Switch_0/inst/r_Count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y90   design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y91   design_1_i/Debounce_Switch_0/inst/r_Count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y91   design_1_i/Debounce_Switch_0/inst/r_Count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y87   design_1_i/Debounce_Switch_0/inst/r_Count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y87   design_1_i/Debounce_Switch_0/inst/r_Count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y87   design_1_i/Debounce_Switch_0/inst/r_Count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y87   design_1_i/Debounce_Switch_0/inst/r_Count_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X109Y86   design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X109Y86   design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y86   design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y86   design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X106Y85   design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X106Y86   design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y87   design_1_i/Debounce_Switch_0/inst/r_Count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y89   design_1_i/Debounce_Switch_0/inst/r_Count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y89   design_1_i/Debounce_Switch_0/inst/r_Count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y89   design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y89   design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y90   design_1_i/Debounce_Switch_0/inst/r_Count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y90   design_1_i/Debounce_Switch_0/inst/r_Count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y90   design_1_i/Debounce_Switch_0/inst/r_Count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y90   design_1_i/Debounce_Switch_0/inst/r_Count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y90   design_1_i/Debounce_Switch_0/inst/r_Count_reg[14]/C



