
*** Running vivado
    with args -log project3_frame.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source project3_frame.tcl


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source project3_frame.tcl -notrace
Command: synth_design -top project3_frame -part xc7z020clg400-1
Starting synth_design
INFO: [IP_Flow 19-2162] IP 'clk_wiz_0' is locked:
* This IP has board specific outputs. Current project board 'tul.com.tw:pynq-z2:part0:1.0' and the board 'unset' used to customize the IP 'clk_wiz_0' do not match.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 291577
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2300.383 ; gain = 0.000 ; free physical = 4395 ; free virtual = 21464
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'project3_frame' [/home/cx872/Documents/CS_3220/3lab/assignmen3_frame/project3_frame.v:3]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [/home/cx872/Documents/vivado_projects/labday3-V2/labday3-V2.runs/synth_1/.Xil/Vivado-291490-T460p/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [/home/cx872/Documents/vivado_projects/labday3-V2/labday3-V2.runs/synth_1/.Xil/Vivado-291490-T460p/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'FE_STAGE' [/home/cx872/Documents/CS_3220/3lab/assignmen3_frame/fe_stage.v:3]
INFO: [Synth 8-3876] $readmem data file 'testall.mem' is read successfully [/home/cx872/Documents/CS_3220/3lab/assignmen3_frame/fe_stage.v:22]
INFO: [Synth 8-6155] done synthesizing module 'FE_STAGE' (2#1) [/home/cx872/Documents/CS_3220/3lab/assignmen3_frame/fe_stage.v:3]
INFO: [Synth 8-6157] synthesizing module 'DE_STAGE' [/home/cx872/Documents/CS_3220/3lab/assignmen3_frame/de_stage.v:4]
INFO: [Synth 8-6157] synthesizing module 'SXT' [/home/cx872/Documents/CS_3220/3lab/assignmen3_frame/de_stage.v:290]
	Parameter IBITS bound to: 16 - type: integer 
	Parameter OBITS bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SXT' (3#1) [/home/cx872/Documents/CS_3220/3lab/assignmen3_frame/de_stage.v:290]
INFO: [Synth 8-6155] done synthesizing module 'DE_STAGE' (4#1) [/home/cx872/Documents/CS_3220/3lab/assignmen3_frame/de_stage.v:4]
INFO: [Synth 8-6157] synthesizing module 'AGEX_STAGE' [/home/cx872/Documents/CS_3220/3lab/assignmen3_frame/agex_stage.v:4]
WARNING: [Synth 8-567] referenced signal 'PC_AGEX' should be on the sensitivity list [/home/cx872/Documents/CS_3220/3lab/assignmen3_frame/agex_stage.v:98]
INFO: [Synth 8-6155] done synthesizing module 'AGEX_STAGE' (5#1) [/home/cx872/Documents/CS_3220/3lab/assignmen3_frame/agex_stage.v:4]
INFO: [Synth 8-6157] synthesizing module 'MEM_STAGE' [/home/cx872/Documents/CS_3220/3lab/assignmen3_frame/mem_stage.v:3]
INFO: [Synth 8-3876] $readmem data file 'testall.mem' is read successfully [/home/cx872/Documents/CS_3220/3lab/assignmen3_frame/mem_stage.v:20]
INFO: [Synth 8-6155] done synthesizing module 'MEM_STAGE' (6#1) [/home/cx872/Documents/CS_3220/3lab/assignmen3_frame/mem_stage.v:3]
INFO: [Synth 8-6157] synthesizing module 'WB_STAGE' [/home/cx872/Documents/CS_3220/3lab/assignmen3_frame/wb_stage.v:4]
INFO: [Synth 8-6155] done synthesizing module 'WB_STAGE' (7#1) [/home/cx872/Documents/CS_3220/3lab/assignmen3_frame/wb_stage.v:4]
INFO: [Synth 8-6155] done synthesizing module 'project3_frame' (8#1) [/home/cx872/Documents/CS_3220/3lab/assignmen3_frame/project3_frame.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2300.383 ; gain = 0.000 ; free physical = 5108 ; free virtual = 22184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2300.383 ; gain = 0.000 ; free physical = 5167 ; free virtual = 22245
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2300.383 ; gain = 0.000 ; free physical = 5167 ; free virtual = 22245
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2300.383 ; gain = 0.000 ; free physical = 5159 ; free virtual = 22237
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/cx872/Documents/vivado_projects/labday3-V2/labday3-V2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'my_clock'
Finished Parsing XDC File [/home/cx872/Documents/vivado_projects/labday3-V2/labday3-V2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'my_clock'
Parsing XDC File [/home/cx872/Documents/CS_3220/3lab/assignmen3_frame/test/time.xdc]
Finished Parsing XDC File [/home/cx872/Documents/CS_3220/3lab/assignmen3_frame/test/time.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/cx872/Documents/CS_3220/3lab/assignmen3_frame/test/time.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/project3_frame_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/project3_frame_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2364.266 ; gain = 0.000 ; free physical = 5062 ; free virtual = 22140
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2364.266 ; gain = 0.000 ; free physical = 5062 ; free virtual = 22140
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2364.266 ; gain = 63.883 ; free physical = 5130 ; free virtual = 22215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2364.266 ; gain = 63.883 ; free physical = 5130 ; free virtual = 22215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for CLOCK_50. (constraint file  /home/cx872/Documents/vivado_projects/labday3-V2/labday3-V2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CLOCK_50. (constraint file  /home/cx872/Documents/vivado_projects/labday3-V2/labday3-V2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for my_clock. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2364.266 ; gain = 63.883 ; free physical = 5133 ; free virtual = 22217
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2364.266 ; gain = 63.883 ; free physical = 5119 ; free virtual = 22207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 4     
	   3 Input   32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
+---Registers : 
	              252 Bit    Registers := 1     
	              236 Bit    Registers := 1     
	              179 Bit    Registers := 1     
	              133 Bit    Registers := 1     
	               33 Bit    Registers := 8     
	               32 Bit    Registers := 17    
	               24 Bit    Registers := 1     
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input  252 Bit        Muxes := 2     
	   2 Input  133 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 12    
	  14 Input   32 Bit        Muxes := 1     
	   5 Input   32 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	  15 Input    4 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 28    
	   4 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Why this net has no driver: _order_recur <const0>
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 2364.266 ; gain = 63.883 ; free physical = 5081 ; free virtual = 22176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|FE_STAGE    | p_0_out    | 4096x31       | LUT            | 
|FE_STAGE    | p_0_out    | 4096x31       | LUT            | 
+------------+------------+---------------+----------------+


Distributed RAM: Preliminary Mapping	Report (see note below)
+-------------+------------+-----------+----------------------+-------------------+
|Module Name  | RTL Object | Inference | Size (Depth x Width) | Primitives        | 
+-------------+------------+-----------+----------------------+-------------------+
|my_MEM_stage | dmem_reg   | Implied   | 16 K x 32            | RAM256X1S x 2048	 | 
+-------------+------------+-----------+----------------------+-------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 2364.266 ; gain = 63.883 ; free physical = 4950 ; free virtual = 22045
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 2364.266 ; gain = 63.883 ; free physical = 4922 ; free virtual = 22017
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping	Report
+-------------+------------+-----------+----------------------+-------------------+
|Module Name  | RTL Object | Inference | Size (Depth x Width) | Primitives        | 
+-------------+------------+-----------+----------------------+-------------------+
|my_MEM_stage | dmem_reg   | Implied   | 16 K x 32            | RAM256X1S x 2048	 | 
+-------------+------------+-----------+----------------------+-------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 2366.266 ; gain = 65.883 ; free physical = 4907 ; free virtual = 22009
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 2378.141 ; gain = 77.758 ; free physical = 4908 ; free virtual = 22010
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 2378.141 ; gain = 77.758 ; free physical = 4908 ; free virtual = 22010
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 2378.141 ; gain = 77.758 ; free physical = 4909 ; free virtual = 22011
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 2378.141 ; gain = 77.758 ; free physical = 4909 ; free virtual = 22011
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 2378.141 ; gain = 77.758 ; free physical = 4909 ; free virtual = 22011
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 2378.141 ; gain = 77.758 ; free physical = 4909 ; free virtual = 22011
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |clk_wiz   |     1|
|2     |CARRY4    |    57|
|3     |LUT1      |     6|
|4     |LUT2      |   284|
|5     |LUT3      |    87|
|6     |LUT4      |   199|
|7     |LUT5      |   181|
|8     |LUT6      |  1561|
|9     |MUXF7     |   433|
|10    |MUXF8     |   199|
|11    |RAM256X1S |  2048|
|12    |FDCE      |  1329|
|13    |FDPE      |    14|
|14    |IBUF      |     5|
|15    |OBUF      |    24|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 2378.141 ; gain = 77.758 ; free physical = 4909 ; free virtual = 22011
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 2378.141 ; gain = 13.875 ; free physical = 4965 ; free virtual = 22067
Synthesis Optimization Complete : Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 2378.148 ; gain = 77.758 ; free physical = 4965 ; free virtual = 22067
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2378.148 ; gain = 0.000 ; free physical = 5052 ; free virtual = 22155
INFO: [Netlist 29-17] Analyzing 2737 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2410.156 ; gain = 0.000 ; free physical = 4989 ; free virtual = 22086
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2048 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 2048 instances

INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:00 ; elapsed = 00:00:57 . Memory (MB): peak = 2410.156 ; gain = 109.922 ; free physical = 5152 ; free virtual = 22249
INFO: [Common 17-1381] The checkpoint '/home/cx872/Documents/vivado_projects/labday3-V2/labday3-V2.runs/synth_1/project3_frame.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file project3_frame_utilization_synth.rpt -pb project3_frame_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Apr 14 16:19:12 2021...
