<?xml version="1.0" encoding="UTF-8"?><!DOCTYPE us-patent-application SYSTEM "us-patent-application-v46-2022-02-17.dtd" [ ]><us-patent-application lang="EN" dtd-version="v4.6 2022-02-17" file="US20230004703A1-20230105.XML" status="PRODUCTION" id="us-patent-application" country="US" date-produced="20221221" date-publ="20230105"><us-bibliographic-data-application lang="EN" country="US"><publication-reference><document-id><country>US</country><doc-number>20230004703</doc-number><kind>A1</kind><date>20230105</date></document-id></publication-reference><application-reference appl-type="utility"><document-id><country>US</country><doc-number>17831019</doc-number><date>20220602</date></document-id></application-reference><us-application-series-code>17</us-application-series-code><priority-claims><priority-claim sequence="01" kind="national"><country>KR</country><doc-number>10-2021-0086673</doc-number><date>20210701</date></priority-claim></priority-claims><classifications-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>G</section><class>06</class><subclass>F</subclass><main-group>30</main-group><subgroup>392</subgroup><symbol-position>F</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>G</section><class>06</class><subclass>F</subclass><main-group>30</main-group><subgroup>394</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr></classifications-ipcr><classifications-cpc><main-cpc><classification-cpc><cpc-version-indicator><date>20200101</date></cpc-version-indicator><section>G</section><class>06</class><subclass>F</subclass><main-group>30</main-group><subgroup>392</subgroup><symbol-position>F</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc></main-cpc><further-cpc><classification-cpc><cpc-version-indicator><date>20200101</date></cpc-version-indicator><section>G</section><class>06</class><subclass>F</subclass><main-group>30</main-group><subgroup>394</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc></further-cpc></classifications-cpc><invention-title id="d2e61">METHOD FOR GENERATING A LAYOUT OF AN INTEGRATED CIRCUIT</invention-title><us-parties><us-applicants><us-applicant sequence="00" app-type="applicant" designation="us-only" applicant-authority-category="assignee"><addressbook><orgname>SK Hynix Inc.</orgname><address><city>Icheon</city><country>KR</country></address></addressbook><residence><country>KR</country></residence></us-applicant><us-applicant sequence="01" app-type="applicant" designation="us-only" applicant-authority-category="assignee"><addressbook><orgname>IUCF-HYU (Industry-University Cooperation Foundation Hanyang University)</orgname><address><city>Seoul</city><country>KR</country></address></addressbook><residence><country>KR</country></residence></us-applicant></us-applicants><inventors><inventor sequence="00" designation="us-only"><addressbook><last-name>YOON</last-name><first-name>Youngbog</first-name><address><city>Icheon</city><country>KR</country></address></addressbook></inventor><inventor sequence="01" designation="us-only"><addressbook><last-name>HAN</last-name><first-name>Jaeduk</first-name><address><city>Seoul</city><country>KR</country></address></addressbook></inventor></inventors></us-parties></us-bibliographic-data-application><abstract id="abstract"><p id="p-0001" num="0000">Generating a layout of an integrated circuit having a plurality of components may be performed by generating placement information of the plurality of components; generating pin position information for pins of the plurality of components; generating grid information according to the pin position information; and generating routing information between two pins of the plurality of components using the grid information.</p></abstract><drawings id="DRAWINGS"><figure id="Fig-EMI-D00000" num="00000"><img id="EMI-D00000" he="114.89mm" wi="156.21mm" file="US20230004703A1-20230105-D00000.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00001" num="00001"><img id="EMI-D00001" he="189.40mm" wi="128.69mm" orientation="landscape" file="US20230004703A1-20230105-D00001.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00002" num="00002"><img id="EMI-D00002" he="177.80mm" wi="148.67mm" orientation="landscape" file="US20230004703A1-20230105-D00002.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00003" num="00003"><img id="EMI-D00003" he="209.30mm" wi="160.02mm" orientation="landscape" file="US20230004703A1-20230105-D00003.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00004" num="00004"><img id="EMI-D00004" he="160.95mm" wi="141.82mm" orientation="landscape" file="US20230004703A1-20230105-D00004.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00005" num="00005"><img id="EMI-D00005" he="179.07mm" wi="124.97mm" orientation="landscape" file="US20230004703A1-20230105-D00005.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00006" num="00006"><img id="EMI-D00006" he="160.19mm" wi="153.33mm" orientation="landscape" file="US20230004703A1-20230105-D00006.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00007" num="00007"><img id="EMI-D00007" he="161.80mm" wi="160.27mm" orientation="landscape" file="US20230004703A1-20230105-D00007.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00008" num="00008"><img id="EMI-D00008" he="160.61mm" wi="161.46mm" orientation="landscape" file="US20230004703A1-20230105-D00008.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure></drawings><description id="description"><?summary-of-invention description="Summary of Invention" end="lead"?><heading id="h-0001" level="1">CROSS-REFERENCE TO RELATED APPLICATION</heading><p id="p-0002" num="0001">The present application claims priority under 35 U.S.C. &#xa7; 119(a) to Korean Patent Application No. 10-2021-0086673, filed on Jul. 1, 2021, which is incorporated herein by reference in its entirety.</p><heading id="h-0002" level="1">BACKGROUND</heading><heading id="h-0003" level="1">1. Technical Field</heading><p id="p-0003" num="0002">Various embodiments generally relate to a method for generating a layout of an integrated circuit.</p><heading id="h-0004" level="1">2. Related Art</heading><p id="p-0004" num="0003">As the structure of integrated circuits becomes more complex, cell-based methodologies that abstract design rules and reuse basic cells are being used.</p><p id="p-0005" num="0004">That is, when a library for cells included in an integrated circuit is generated during the design process of the integrated circuit and the integrated circuit is implemented using the generated library, the time and cost required for design and implementation of the integrated circuit may be advantageously reduced.</p><p id="p-0006" num="0005">However, application of the cell-based methodology may be limited when there are severe limitations in circuit area or routing rules.</p><p id="p-0007" num="0006">For example, a Dynamic Random Access Memory (DRAM) integrated circuit may have severe limitations in area and routing for a peripheral circuit area in order to secure a larger area for the memory cells of the DRAM.</p><p id="p-0008" num="0007">For another example, logic circuits may not be able to use one standard library of cells to meet area and routing conditions, and may have to perform layout by actively customizing the library of cells.</p><p id="p-0009" num="0008">Accordingly, a layout may have to be newly generated even for a circuit that performs the same function, and as a result the layout cost of the integrated circuit increases and productivity decreases.</p><heading id="h-0005" level="1">SUMMARY</heading><p id="p-0010" num="0009">In accordance with an embodiment of the present disclosure, a method for generating a layout of an integrated circuit having a plurality of components may include determining placement information of the plurality of components; determining pin position information for pins of the plurality of components; generating grid information according to the pin position information; and generating routing information between two of the pins of the plurality of components using the grid information.</p><?summary-of-invention description="Summary of Invention" end="tail"?><?brief-description-of-drawings description="Brief Description of Drawings" end="lead"?><description-of-drawings><heading id="h-0006" level="1">BRIEF DESCRIPTION OF THE DRAWINGS</heading><p id="p-0011" num="0010">The accompanying figures, where like reference numerals refer to identical or functionally similar elements throughout the separate views, together with the detailed description below, are incorporated in and form part of the specification, and serve to further illustrate various embodiments, and explain various principles and advantages of those embodiments.</p><p id="p-0012" num="0011"><figref idref="DRAWINGS">FIG. <b>1</b></figref> illustrates a system for generating a layout according to an embodiment of the present disclosure.</p><p id="p-0013" num="0012"><figref idref="DRAWINGS">FIG. <b>2</b></figref> illustrates a PCell configuration file according to an embodiment of the present disclosure.</p><p id="p-0014" num="0013"><figref idref="DRAWINGS">FIG. <b>3</b></figref> illustrates a cell generating script according to an embodiment of the present disclosure.</p><p id="p-0015" num="0014"><figref idref="DRAWINGS">FIG. <b>4</b></figref> is a flowchart showing a procedure for generating a layout of an integrated circuit according to an embodiment of the present disclosure.</p><p id="p-0016" num="0015"><figref idref="DRAWINGS">FIGS. <b>5</b>A and <b>5</b>B</figref> illustrate a circuit diagram and a layout of an XNOR gate.</p><p id="p-0017" num="0016"><figref idref="DRAWINGS">FIGS. <b>6</b> to <b>8</b></figref> illustrate a procedure for generating a layout of an XNOR gate according to an embodiment of the present disclosure.</p></description-of-drawings><?brief-description-of-drawings description="Brief Description of Drawings" end="tail"?><?detailed-description description="Detailed Description" end="lead"?><heading id="h-0007" level="1">DETAILED DESCRIPTION</heading><p id="p-0018" num="0017">The following detailed description references the accompanying figures in describing illustrative embodiments consistent with this disclosure. The embodiments are provided for illustrative purposes and are not exhaustive. Additional embodiments not explicitly illustrated or described are possible. Further, modifications can be made to presented embodiments within the scope of teachings of the present disclosure. The detailed description is not meant to limit this disclosure. Rather, the scope of the present disclosure is defined in accordance with claims and equivalents thereof. Also, throughout the specification, reference to &#x201c;an embodiment&#x201d; or the like is not necessarily to only one embodiment, and different references to any such phrase are not necessarily to the same embodiment(s).</p><p id="p-0019" num="0018"><figref idref="DRAWINGS">FIG. <b>1</b></figref> is a block diagram illustrating a system for generating a layout according to an embodiment of the present disclosure.</p><p id="p-0020" num="0019">The system includes a database <b>20</b> for storing cell layout information <b>10</b> and a computer <b>30</b> for generating a layout using the cell layout information <b>10</b>.</p><p id="p-0021" num="0020">The computer <b>30</b> may generate the cell layout information <b>10</b> and add it to the database <b>20</b> or update the cell layout information <b>10</b> stored in the database <b>20</b>.</p><p id="p-0022" num="0021">In general, an integrated circuit may be made by combining a plurality of components.</p><p id="p-0023" num="0022">For example, a logic circuit such as an XNOR gate may be made as an integrated circuit comprising a plurality of transistors.</p><p id="p-0024" num="0023">As another example, a command decoder of a Dynamic Random Access Memory (DRAM) comprises a plurality of transistors connected in a desirable manner to perform the function(s) of the command decoder.</p><p id="p-0025" num="0024">In illustrative embodiments of this disclosure, an XNOR gate or a command decoder may correspond to an integrated circuit or a cell within an integrated circuit, and a transistor may correspond to a parameterized cell (PCell).</p><p id="p-0026" num="0025">A PCell is a conceptual component commonly used in electronic design automation (EDA) technology, and describes, for example, structure of a component used in a circuit using one or more parameters.</p><p id="p-0027" num="0026">Information about a plurality of transistors, i.e., a plurality of PCells, is stored in the PCell configuration file <b>11</b> and information for deploying a plurality of PCells and connecting or routing them is described in the cell generation script <b>12</b>.</p><p id="p-0028" num="0027">The PCell configuration file <b>11</b> collects and stores information regarding a plurality of PCells included in a cell, and may be referred to as a device configuration file <b>11</b>.</p><p id="p-0029" num="0028">The cell layout information <b>10</b> corresponding to one integrated circuit may be stored in the database <b>20</b>.</p><p id="p-0030" num="0029">When the layout of the integrated circuit needs to be changed according to a change in process technology, a part in the previously generated cell layout information <b>10</b> that needs to be corrected to account for the change in process technology may be updated.</p><p id="p-0031" num="0030"><figref idref="DRAWINGS">FIG. <b>2</b></figref> is an example of PCell information included in the PCell configuration file <b>11</b>.</p><p id="p-0032" num="0031">The PCell information of <figref idref="DRAWINGS">FIG. <b>2</b></figref> relates to a transistor named M<b>7</b>, and stores physical parameters and design parameters thereof.</p><p id="p-0033" num="0032">For example, the physical parameters may correspond to information such as height, width, length, and positions of each of one or more gates, one or more sources, and one or more drains of the transistor M<b>7</b>, and the design parameters may correspond to respective shapes of the gates, sources, and drains.</p><p id="p-0034" num="0033">The gates, sources, and drains may be referred to as pins below. More generally, a pin may refer to any point within a PCell to which a connection may be made from outside the PCell.</p><p id="p-0035" num="0034">In the related arts, the PCell information is specific to a process technology, and if the process technology is changed, numerical values of the parameters included in the PCell information may change.</p><p id="p-0036" num="0035">But in embodiments of the present disclosure, the physical parameters and design parameters included in the PCell information may be described in an abstract form so as not to be dependent on a specific process technology.</p><p id="p-0037" num="0036">For example, information such as height, width, length, and position may be described in terms of a relative length or a relative coordinate value, rather than being specified as a specific value.</p><p id="p-0038" num="0037">In embodiments, the cell generation script <b>12</b> can generate information such as specific length and position corresponding to a process technology by decoding the abstracted length and position information according to the process technology with reference to the process technology parameters.</p><p id="p-0039" num="0038">The process technology parameters are information required when manufacturing a semiconductor device by applying a layout of an integrated circuit to an actual process, and the process technology parameters may be provided in advance.</p><p id="p-0040" num="0039">The technology of abstracting the process technology parameters included in the PCell configuration file <b>11</b> and decoding it in the cell generation script <b>12</b> is known through previous articles such as r E. Chang et al., &#x201c;BAG2: A process-portable framework for generator based AMS circuit design,&#x201d; IEEE Custom Integrated Circuits Conference (CICC), 2018., and a detailed description thereof will be omitted.</p><p id="p-0041" num="0040">The cell generation script <b>12</b> includes one or more placement commands describing how to place a plurality of PCells and a routing command corresponding to a connection procedure for the plurality of PCells.</p><p id="p-0042" num="0041">The computer <b>30</b> may generate the layout of a corresponding integrated circuit by executing the cell generation script <b>12</b>.</p><p id="p-0043" num="0042">The computer <b>30</b> may generate a layout for a larger circuit generated with combinations of smaller integrated circuits by executing cell generation scripts <b>12</b> for the smaller integrated circuits.</p><p id="p-0044" num="0043">For example, a layout of a DRAM may be generated by generating cell layout information for a command decoder, an address buffer, a data buffer, a sense amplifier, etc. included in the DRAM and executing cell generation scripts corresponding thereto.</p><p id="p-0045" num="0044">In this case, the computer <b>30</b> may use higher-level script related to the placement and routing of smaller integrated circuits.</p><p id="p-0046" num="0045">Since the higher-level script is an extension of the cell generation script <b>12</b>, a person skilled in the art can easily recognize it from the disclosure of the present invention.</p><p id="p-0047" num="0046"><figref idref="DRAWINGS">FIG. <b>3</b></figref> is software code illustrating an example of a cell generation script <b>12</b>.</p><p id="p-0048" num="0047">The code of <figref idref="DRAWINGS">FIG. <b>3</b></figref> is for illustration, and detailed descriptions of names and variables of each code are omitted, and the function of each code will be mainly described with reference to the comments.</p><p id="p-0049" num="0048">The cell generation script <b>12</b> loads the PCell configuration file <b>11</b>, generates a placement (i.e., layout) and routing object, updates device parameters, and loads an instance, which corresponds to a preparation operation for executing placement and routing operation in the cell generation script <b>12</b>. The instance represents a corresponding PCell.</p><p id="p-0050" num="0049">In the illustrated embodiment, a library techlib including process technology parameters is used to perform generation of a placement and routing object, and specific information corresponding to a process technology can be generated and used during the placement and routing operations.</p><p id="p-0051" num="0050">The cell generation script <b>12</b> includes a plurality of placement commands and a routing command.</p><p id="p-0052" num="0051">When an integrated circuit has a multi-layered structure, the placement commands and the routing commands may be performed layer by layer.</p><p id="p-0053" num="0052">The number of placement commands and routing commands may depend on the number of PCells in the integrated circuit.</p><p id="p-0054" num="0053">The &#x2018;Place instances&#x2019; portion of <figref idref="DRAWINGS">FIG. <b>3</b></figref> describes an operation of placing instances ND<b>0</b>, ND<b>1</b>, and ND<b>2</b>.</p><p id="p-0055" num="0054">The placement commands include a first placement command that specifies a position of ND<b>0</b>, a second placement command that places ND<b>2</b> to the right of ND<b>0</b>, and a third placement command that finally places ND<b>1</b> to the left of ND<b>2</b>.</p><p id="p-0056" num="0055">In the first placement command, a reference coordinate for placing the instance ND<b>0</b> may be specified, and in the second and third placement commands, the horizontal distance from adjacent instances may be described together.</p><p id="p-0057" num="0056">As discussed above, multiple layers may be used for fabricating an integrated circuit.</p><p id="p-0058" num="0057">In embodiments of the present disclosure, a dynamic grid can be set for each layer, and accordingly, a layer can be specified using a variable representing a position on the dynamic grid.</p><p id="p-0059" num="0058">In <figref idref="DRAWINGS">FIG. <b>3</b></figref>, the placement command and the routing command receive a variable representing a grid in order to specify a layer.</p><p id="p-0060" num="0059">Conventionally, when using a grid corresponding to a layer, a static grid in which regular intervals are fixedly provided (like on a grid paper) is used.</p><p id="p-0061" num="0060">Such a static grid may not be suitable for use in environments such as a DRAM where a variety of standard transistors are used or where routing is complicated.</p><p id="p-0062" num="0061">In the present disclosure, the layout is performed based on a dynamic grid by generating a dynamic grid in which intervals are set in various ways based on pin positions included in the PCell information, without using a static grid.</p><p id="p-0063" num="0062">This will be described in detail again below.</p><p id="p-0064" num="0063">The cell generation script <b>12</b> completes routing operations between PCells through routing commands.</p><p id="p-0065" num="0064">An example of an abstract routing command is as follows.</p><p id="p-0066" num="0065">&#x201c;connect &#x2018;G&#x2019; pin of inst A to &#x2018;D&#x2019; pin of inst B using grid A&#x201d;</p><p id="p-0067" num="0066">This routing command specifies connecting a gate pin G of instance A to a drain pin D of instance B on grid A.</p><p id="p-0068" num="0067">Although <figref idref="DRAWINGS">FIG. <b>3</b></figref> includes only one routing command, a layout may be completed by executing a plurality of routing commands even on one layer.</p><p id="p-0069" num="0068">In <figref idref="DRAWINGS">FIG. <b>3</b></figref>, use of a placement command and a routing command to generate a layout of an integrated circuit is illustrated, but a detailed layout generating procedure performed in the background is not disclosed.</p><p id="p-0070" num="0069"><figref idref="DRAWINGS">FIG. <b>4</b></figref> is a flowchart illustrating a procedure for generating a layout according to an embodiment of the present disclosure.</p><p id="p-0071" num="0070">Hereinafter, the procedure of <figref idref="DRAWINGS">FIG. <b>4</b></figref> will be described with reference to the layout drawings of <figref idref="DRAWINGS">FIGS. <b>5</b>A to <b>8</b></figref>.</p><p id="p-0072" num="0071"><figref idref="DRAWINGS">FIG. <b>5</b>A</figref> is a circuit diagram of an XNOR gate and <figref idref="DRAWINGS">FIG. <b>5</b>B</figref> is a layout diagram corresponding to <figref idref="DRAWINGS">FIG. <b>5</b>A</figref>, and <figref idref="DRAWINGS">FIGS. <b>6</b> to <b>8</b></figref> are diagrams for explaining a procedure for generating a layout of the XNOR gate. Elements of <figref idref="DRAWINGS">FIG. <b>5</b>A</figref> may be understood with reference to the description provided with respect to <figref idref="DRAWINGS">FIG. <b>6</b></figref>.</p><p id="p-0073" num="0072">The XNOR gate may correspond to an integrated circuit or to one of a plurality of cells in the integrated circuit, as described above.</p><p id="p-0074" num="0073">The procedure of <figref idref="DRAWINGS">FIG. <b>4</b></figref> may be performed while the cell generation script <b>12</b> is executed in the computer <b>30</b>.</p><p id="p-0075" num="0074">First, the placement information of a plurality of PCells is extracted at S<b>110</b>.</p><p id="p-0076" num="0075">As described above, the placement information of a plurality of PCells can be known by analyzing a plurality of placement commands included in the cell generation script <b>12</b>.</p><p id="p-0077" num="0076">Next, pin position information of each of the plurality of PCells is extracted at S<b>120</b>.</p><p id="p-0078" num="0077">The pin position information may correspond to positions of a source, a drain, and a gate of a transistor in each of the PCells and may be stored in the PCell configuration file <b>11</b> as part of the PCell information.</p><p id="p-0079" num="0078">Next, grid information is generated using the pin position information at S<b>130</b>.</p><p id="p-0080" num="0079">For example, each coordinate of a horizontal grid and a vertical grid included in grid information corresponds to a pin position, and the actual distance between horizontal and vertical grids is not fixed to a constant value.</p><p id="p-0081" num="0080"><figref idref="DRAWINGS">FIG. <b>6</b></figref> is a layout diagram of a state in which a routing operation is partially completed after a plurality of PCells <b>100</b>, <b>200</b>, <b>300</b>, and <b>400</b> are placed. In the illustrated example, the first PCell <b>100</b> corresponds to an upper transistor (for example, a p-channel Metal Oxide Semiconductor Field Effect Transistor (MOSFET)) of the inverter shown in <figref idref="DRAWINGS">FIG. <b>5</b>A</figref>, the third PCell <b>300</b> corresponds to a lower transistor (for example, an n-channel MOSFET) of the inverter shown in <figref idref="DRAWINGS">FIG. <b>5</b>A</figref>, the second PCell <b>200</b> corresponds to the two p-channel MOSFETs shown in <figref idref="DRAWINGS">FIG. <b>5</b>A</figref>, and the fourth PCell <b>400</b> corresponds to the two n-channel MOSFETs shown in <figref idref="DRAWINGS">FIG. <b>5</b>A</figref>.</p><p id="p-0082" num="0081">As described above, a number of routing commands may be performed to complete the routing operation.</p><p id="p-0083" num="0082">Before the routing commands are performed, routing paths do not exist between the plurality of PCells and each is separated from the others.</p><p id="p-0084" num="0083"><figref idref="DRAWINGS">FIG. <b>6</b></figref> illustrates a state in which the plurality of PCells are partially connected, and may be viewed as a state in which some of a plurality of routing commands have been performed.</p><p id="p-0085" num="0084">In <figref idref="DRAWINGS">FIG. <b>6</b></figref>, a rectangle <b>110</b> with the horizontal pattern represents a gate line positioned in a gate layer or a routing path connected to the gate line.</p><p id="p-0086" num="0085">In <figref idref="DRAWINGS">FIG. <b>6</b></figref>, rectangles <b>120</b> and <b>130</b> with no pattern therein represent metal lines <b>120</b> and <b>130</b> positioned in a first metal layer or routing paths connected to those metal lines.</p><p id="p-0087" num="0086"><figref idref="DRAWINGS">FIG. <b>6</b></figref> also illustrates a source contact pattern <b>121</b>, a drain contact pattern <b>131</b>, and a via pattern <b>141</b>.</p><p id="p-0088" num="0087"><figref idref="DRAWINGS">FIG. <b>7</b></figref> shows a state in which horizontal and vertical grids have been added based on the pin position information identified in <figref idref="DRAWINGS">FIG. <b>6</b></figref>.</p><p id="p-0089" num="0088">The horizontal and vertical grids included in the grid information correspond to pin positions. That is, within a range of horizontal grid lines that include all the pins, at least one pin position is located at each of the horizontal grid lines; within a range of vertical grid lines that include all the pins, at least one pin position is located at each of the vertical grid lines, and all of the pin positions are located on a corresponding horizontal grid line and on a corresponding vertical grid line.</p><p id="p-0090" num="0089">Accordingly, a position of each pin can be indicated by a coordinate corresponding to a horizontal grid line and a vertical grid line.</p><p id="p-0091" num="0090">As described above, the actual distance between horizontal grids or between vertical grids is not fixed to a constant value.</p><p id="p-0092" num="0091">For example, the actual distance between horizontal grid lines <b>0</b> and <b>1</b> and the actual distance between horizontal grid lines <b>1</b> and <b>2</b> may be different from each other.</p><p id="p-0093" num="0092">As described above, the grid may be dynamically generated for each layer, and a distance between adjacent lines in each of the grids is not fixed to a constant value.</p><p id="p-0094" num="0093">A routing operation is performed layer by layer, and when connection of wirings located in different layers are required, via contacts may be added.</p><p id="p-0095" num="0094">Accordingly, when a grid corresponding to a layer is generated, pin positions of adjacent layers may be additionally referenced. That is, a grid information corresponding to one layer may additionally include grid information corresponding to pin positions of adjacent layers.</p><p id="p-0096" num="0095">Grid information may be generated while a routing command is being executed, or may be generated in advance for all layers.</p><p id="p-0097" num="0096">Grids indicated by dotted lines in <figref idref="DRAWINGS">FIGS. <b>7</b> and <b>8</b></figref> illustrates grids generated for a routing operation for connecting a gate layer (represented by rectangles having a horizontal pattern) and a metal layer (represented by rectangles having no pattern).</p><p id="p-0098" num="0097">After the grid information is generated, routing information between pins is generated on the corresponding grid at S<b>140</b>.</p><p id="p-0099" num="0098">In the present embodiment, routing can be performed more efficiently for circuits having a complex structure because routing paths are generated by using a dynamic grid generated based on pin positions rather than a static grid having a constant fixed interval.</p><p id="p-0100" num="0099">For example, by specifying coordinates of two pins in a routing command, routing along the grid can be easily performed.</p><p id="p-0101" num="0100"><figref idref="DRAWINGS">FIG. <b>8</b></figref> is a layout diagram illustrating additional routing paths <b>41</b> to <b>47</b> provided by routing commands performed after the state illustrated in <figref idref="DRAWINGS">FIG. <b>7</b></figref>.</p><p id="p-0102" num="0101">Additional routing paths <b>41</b> to <b>47</b> are present in the first metal layer and diagonal patterns are added for identification.</p><p id="p-0103" num="0102">As <figref idref="DRAWINGS">FIG. <b>8</b></figref> illustrates, the additional routing paths <b>41</b> to <b>47</b> are all located on the dynamic grid.</p><p id="p-0104" num="0103">For example, in the case of the additional routing path <b>41</b>, it can be generated by providing a routing command connecting a pin located on the coordinate (0, 7) and a pin located on the coordinate (0, 8).</p><p id="p-0105" num="0104">As described above, in the present embodiment, grid information is not generated based on an actual physical length, but based on the position of one or more pins in the cells for which routing is being performed.</p><p id="p-0106" num="0105">In the layout generation process, grid information is converted into actual physical length by referring to process technology parameters, so the grid interval can be dynamically changed according to process technology.</p><p id="p-0107" num="0106">As described above, in embodiments of the present disclosure, when PCell information is updated according to a change in process technology, the existing placement commands and routing commands can be used as they are, which simplifies the layout generation process.</p><p id="p-0108" num="0107">Although various embodiments have been illustrated and described, various changes and modifications may be made to the described embodiments without departing from the spirit and scope of the invention as defined by the following claims.</p><?detailed-description description="Detailed Description" end="tail"?></description><us-claim-statement>What is claimed is:</us-claim-statement><claims id="claims"><claim id="CLM-00001" num="00001"><claim-text><b>1</b>. A method for generating a layout of an integrated circuit having a plurality of components, the method comprising:<claim-text>determining placement information of the plurality of components;</claim-text><claim-text>determining pin position information for pins of the plurality of components;</claim-text><claim-text>generating grid information according to the pin position information; and</claim-text><claim-text>generating routing information between two of the pins of the plurality of components using the grid information.</claim-text></claim-text></claim><claim id="CLM-00002" num="00002"><claim-text><b>2</b>. The method of <claim-ref idref="CLM-00001">claim 1</claim-ref>, further comprising:<claim-text>loading cell layout information including the placement information of the plurality of components and the pin position information for the pins of the plurality of components,</claim-text><claim-text>wherein determining the placement information comprises extracting the placement information from the cell layout information, and</claim-text><claim-text>wherein determining the pin position information comprises extracting the pin position information for the pins of the plurality of components from the cell layout information.</claim-text></claim-text></claim><claim id="CLM-00003" num="00003"><claim-text><b>3</b>. The method of <claim-ref idref="CLM-00002">claim 2</claim-ref>, wherein loading the cell layout information includes:<claim-text>searching the cell layout information in a database; and</claim-text><claim-text>loading the cell layout information when the cell layout information exists in the database or generating the cell layout information when the cell layout information does not exist in the database.</claim-text></claim-text></claim><claim id="CLM-00004" num="00004"><claim-text><b>4</b>. The method of <claim-ref idref="CLM-00003">claim 3</claim-ref>, further comprising:<claim-text>updating the cell layout information according to a process technology in the database.</claim-text></claim-text></claim><claim id="CLM-00005" num="00005"><claim-text><b>5</b>. The method of <claim-ref idref="CLM-00002">claim 2</claim-ref>, wherein the cell layout information includes a routing command to generate routing information with reference to the pin position information for the pins of the plurality of components and a placement command representing the placement information of the plurality of components.</claim-text></claim><claim id="CLM-00006" num="00006"><claim-text><b>6</b>. The method of <claim-ref idref="CLM-00005">claim 5</claim-ref>, wherein the cell layout information includes a component configuration file storing the pin position information for the pins of the plurality of components and a cell generation script storing the placement command and the routing command.</claim-text></claim><claim id="CLM-00007" num="00007"><claim-text><b>7</b>. The method of <claim-ref idref="CLM-00005">claim 5</claim-ref>, wherein the pin position information for the pins of the plurality of components is independent from process technology.</claim-text></claim><claim id="CLM-00008" num="00008"><claim-text><b>8</b>. The method of <claim-ref idref="CLM-00007">claim 7</claim-ref>, wherein extracting the pin position information includes decoding the pin position information included in the cell layout information using parameters corresponding to a process technology.</claim-text></claim><claim id="CLM-00009" num="00009"><claim-text><b>9</b>. The method of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the integrated circuit includes a plurality of layers, and<claim-text>wherein generating the grid information includes generating respective grid information corresponding to one layer of the plurality of layers.</claim-text></claim-text></claim><claim id="CLM-00010" num="00010"><claim-text><b>10</b>. The method of <claim-ref idref="CLM-00009">claim 9</claim-ref>, wherein generating the respective grid information corresponding to the one layer includes:<claim-text>generating grid information corresponding to pin position information of one or more pins included in the one layer; and</claim-text><claim-text>generating grid information corresponding to pin position information of one or more pins included in a layer adjacent to the one layer.</claim-text></claim-text></claim><claim id="CLM-00011" num="00011"><claim-text><b>11</b>. The method of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein generating the grid information includes:<claim-text>generating horizontal grid information corresponding to the pin position information; and</claim-text><claim-text>generating vertical grid information corresponding to the pin position information.</claim-text></claim-text></claim><claim id="CLM-00012" num="00012"><claim-text><b>12</b>. The method of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein generating routing information includes connecting a coordinate where a pin is located and a coordinate where another pin is located.</claim-text></claim><claim id="CLM-00013" num="00013"><claim-text><b>13</b>. The method of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the grid information defines:<claim-text>a plurality of horizontal grid lines each corresponding to at least one pin of the plurality of components, and</claim-text><claim-text>a plurality of vertical grid lines each corresponding to at least one pin of the plurality of components;</claim-text><claim-text>and each of the two of the pins of the plurality of components is located at a corresponding one of the intersections of the horizontal grid lines and the vertical grid lines.</claim-text></claim-text></claim></claims></us-patent-application>