<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: include/llvm/CodeGen/TargetSubtargetInfo.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">10.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><a class="el" href="dir_dcde91663b8816e1e2311938ccd8f690.html">llvm</a></li><li class="navelem"><a class="el" href="dir_19e251b771363806b5435ead42278477.html">CodeGen</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">TargetSubtargetInfo.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="TargetSubtargetInfo_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===- llvm/CodeGen/TargetSubtargetInfo.h - Target Information --*- C++ -*-===//</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">// This file describes the subtarget options of a Target machine.</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;</div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="preprocessor">#ifndef LLVM_CODEGEN_TARGETSUBTARGETINFO_H</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#define LLVM_CODEGEN_TARGETSUBTARGETINFO_H</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;</div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="APInt_8h.html">llvm/ADT/APInt.h</a>&quot;</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ArrayRef_8h.html">llvm/ADT/ArrayRef.h</a>&quot;</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SmallVector_8h.html">llvm/ADT/SmallVector.h</a>&quot;</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="StringRef_8h.html">llvm/ADT/StringRef.h</a>&quot;</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="PBQPRAConstraint_8h.html">llvm/CodeGen/PBQPRAConstraint.h</a>&quot;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ScheduleDAGMutation_8h.html">llvm/CodeGen/ScheduleDAGMutation.h</a>&quot;</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SchedulerRegistry_8h.html">llvm/CodeGen/SchedulerRegistry.h</a>&quot;</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCSubtargetInfo_8h.html">llvm/MC/MCSubtargetInfo.h</a>&quot;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="CodeGen_8h.html">llvm/Support/CodeGen.h</a>&quot;</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#include &lt;memory&gt;</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#include &lt;vector&gt;</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;</div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;</div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacellvm.html">llvm</a> {</div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="keyword">class </span>CallLowering;</div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="keyword">class </span>InstrItineraryData;</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="keyword">struct </span>InstrStage;</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="keyword">class </span>InstructionSelector;</div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="keyword">class </span>LegalizerInfo;</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="keyword">class </span>MachineInstr;</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="keyword">struct </span>MachineSchedPolicy;</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="keyword">struct </span>MCReadAdvanceEntry;</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="keyword">struct </span>MCWriteLatencyEntry;</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="keyword">struct </span>MCWriteProcResEntry;</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="keyword">class </span><a class="code" href="RegisterBankInfo_8h.html#a81e15d499fb28bd192a841c167051991">RegisterBankInfo</a>;</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="keyword">class </span>SDep;</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="keyword">class </span>SelectionDAGTargetInfo;</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="keyword">struct </span>SubtargetFeatureKV;</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="keyword">struct </span>SubtargetSubTypeKV;</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="keyword">struct </span>SubtargetInfoKV;</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="keyword">class </span>SUnit;</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="keyword">class </span>TargetFrameLowering;</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="keyword">class </span>TargetInstrInfo;</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="keyword">class </span>TargetLowering;</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="keyword">class </span>TargetRegisterClass;</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="keyword">class </span>TargetRegisterInfo;</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="keyword">class </span>TargetSchedModel;</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="keyword">class </span>Triple;</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span><span class="comment"></span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">/// TargetSubtargetInfo - Generic base class for all target subtargets.  All</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment">/// Target-specific options that control code generation and printing should</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment">/// be exposed through a TargetSubtargetInfo-derived class.</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetSubtargetInfo.html">   62</a></span>&#160;<span class="comment"></span><span class="keyword">class </span><a class="code" href="classllvm_1_1TargetSubtargetInfo.html">TargetSubtargetInfo</a> : <span class="keyword">public</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> {</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="keyword">protected</span>: <span class="comment">// Can only create subclasses...</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;  <a class="code" href="classllvm_1_1TargetSubtargetInfo.html#aec9ab6801759237bf7686788919afdd4">TargetSubtargetInfo</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1Triple.html">Triple</a> &amp;<a class="code" href="namespacellvm.html#aa85ac650785a53f42a7c2be9b789e21aa7a174c5ecacde605b3eab3f7996ab6c4">TT</a>, <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> CPU, <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> <a class="code" href="namespacellvm_1_1X86AS.html#aa4727976bc33fbcad455ad7c5b6b22e2a5b3a782ccae295a254e2794ad30ad07f">FS</a>,</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;                      <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;SubtargetFeatureKV&gt;</a> PF,</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;                      <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;SubtargetSubTypeKV&gt;</a> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba8d230b4df405685c7dc1f1db718d7008">PD</a>,</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;                      <span class="keyword">const</span> <a class="code" href="structllvm_1_1MCWriteProcResEntry.html">MCWriteProcResEntry</a> *WPR,</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;                      <span class="keyword">const</span> <a class="code" href="structllvm_1_1MCWriteLatencyEntry.html">MCWriteLatencyEntry</a> *WL,</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;                      <span class="keyword">const</span> <a class="code" href="structllvm_1_1MCReadAdvanceEntry.html">MCReadAdvanceEntry</a> *<a class="code" href="SIOptimizeExecMaskingPreRA_8cpp.html#a3e47bdb3e296b00df96eff7896fa57bf">RA</a>, <span class="keyword">const</span> <a class="code" href="structllvm_1_1InstrStage.html">InstrStage</a> *IS,</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;                      <span class="keyword">const</span> <span class="keywordtype">unsigned</span> *<a class="code" href="namespacellvm_1_1SystemZISD.html#a24fe7decb4ebdd8b4c7a774d65fcaa7ea6908fddc602ce5a12ea10c07af44a9ef">OC</a>, <span class="keyword">const</span> <span class="keywordtype">unsigned</span> *FP);</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;  <span class="comment">// AntiDepBreakMode - Type of anti-dependence breaking that should</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;  <span class="comment">// be performed before post-RA scheduling.</span></div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetSubtargetInfo.html#a20310fa71bf28c3b31d0eb7ec699d21b">   75</a></span>&#160;  <span class="keyword">using</span> <a class="code" href="classllvm_1_1TargetSubtargetInfo.html#a20310fa71bf28c3b31d0eb7ec699d21b">AntiDepBreakMode</a> = <span class="keyword">enum</span> { ANTIDEP_NONE, ANTIDEP_CRITICAL, ANTIDEP_ALL };</div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetSubtargetInfo.html#a24e0be4e8e0875ea7cf4dd3d20c11662">   76</a></span>&#160;  <span class="keyword">using</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">RegClassVector</a> = <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;const TargetRegisterClass *&gt;</a>;</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;  <a class="code" href="classllvm_1_1TargetSubtargetInfo.html#aec9ab6801759237bf7686788919afdd4">TargetSubtargetInfo</a>() = <span class="keyword">delete</span>;</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;  <a class="code" href="classllvm_1_1TargetSubtargetInfo.html#aec9ab6801759237bf7686788919afdd4">TargetSubtargetInfo</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetSubtargetInfo.html">TargetSubtargetInfo</a> &amp;) = <span class="keyword">delete</span>;</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;  <a class="code" href="classllvm_1_1TargetSubtargetInfo.html">TargetSubtargetInfo</a> &amp;<a class="code" href="classllvm_1_1TargetSubtargetInfo.html#a031c957fc0aee224b1f33a58391ae069">operator=</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetSubtargetInfo.html">TargetSubtargetInfo</a> &amp;) = <span class="keyword">delete</span>;</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;  <a class="code" href="classllvm_1_1TargetSubtargetInfo.html#a16f5fc5b50a25526ccc86154ee2274a9">~TargetSubtargetInfo</a>() <span class="keyword">override</span>;</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;</div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetSubtargetInfo.html#a9546854031006fe46295d6430e170861">   83</a></span>&#160;  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetSubtargetInfo.html#a9546854031006fe46295d6430e170861">isXRaySupported</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <span class="keyword">false</span>; }</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;  <span class="comment">// Interfaces to the major aspects of target machine information:</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;  <span class="comment">// -- Instruction opcode and operand information</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;  <span class="comment">// -- Pipelines and scheduling information</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;  <span class="comment">// -- Stack frame information</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;  <span class="comment">// -- Selection DAG lowering information</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;  <span class="comment">// -- Call lowering information</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;  <span class="comment">// N.B. These objects may change during compilation. It&#39;s not safe to cache</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;  <span class="comment">// them between functions.</span></div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetSubtargetInfo.html#ad34f7e3cd7a9add3ab2529e267b48004">   95</a></span>&#160;  <span class="keyword">virtual</span> <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *<a class="code" href="classllvm_1_1TargetSubtargetInfo.html#ad34f7e3cd7a9add3ab2529e267b48004">getInstrInfo</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <span class="keyword">nullptr</span>; }</div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetSubtargetInfo.html#adbcdb952830bd8c5eeb802ab06dd5bb1">   96</a></span>&#160;  <span class="keyword">virtual</span> <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetFrameLowering.html">TargetFrameLowering</a> *<a class="code" href="classllvm_1_1TargetSubtargetInfo.html#adbcdb952830bd8c5eeb802ab06dd5bb1">getFrameLowering</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;  }</div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetSubtargetInfo.html#a129ede6f18326075504d4bd0439fd517">   99</a></span>&#160;  <span class="keyword">virtual</span> <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetLowering.html">TargetLowering</a> *<a class="code" href="classllvm_1_1TargetSubtargetInfo.html#a129ede6f18326075504d4bd0439fd517">getTargetLowering</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <span class="keyword">nullptr</span>; }</div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetSubtargetInfo.html#a18d7f66f2f39f00745354d28aaf93a21">  100</a></span>&#160;  <span class="keyword">virtual</span> <span class="keyword">const</span> <a class="code" href="classllvm_1_1SelectionDAGTargetInfo.html">SelectionDAGTargetInfo</a> *<a class="code" href="classllvm_1_1TargetSubtargetInfo.html#a18d7f66f2f39f00745354d28aaf93a21">getSelectionDAGInfo</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;  }</div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetSubtargetInfo.html#a2c539935ed4a45a8ad3afb386e98d276">  103</a></span>&#160;  <span class="keyword">virtual</span> <span class="keyword">const</span> <a class="code" href="classllvm_1_1CallLowering.html">CallLowering</a> *<a class="code" href="classllvm_1_1TargetSubtargetInfo.html#a2c539935ed4a45a8ad3afb386e98d276">getCallLowering</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <span class="keyword">nullptr</span>; }</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;  <span class="comment">// FIXME: This lets targets specialize the selector by subtarget (which lets</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;  <span class="comment">// us do things like a dedicated avx512 selector).  However, we might want</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;  <span class="comment">// to also specialize selectors by MachineFunction, which would let us be</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;  <span class="comment">// aware of optsize/optnone and such.</span></div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetSubtargetInfo.html#a9121fbc28926a715888fffcd12f18025">  109</a></span>&#160;  <span class="keyword">virtual</span> <a class="code" href="classllvm_1_1InstructionSelector.html">InstructionSelector</a> *<a class="code" href="classllvm_1_1TargetSubtargetInfo.html#a9121fbc28926a715888fffcd12f18025">getInstructionSelector</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;  }</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="comment">  /// Target can subclass this hook to select a different DAG scheduler.</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <a class="code" href="classllvm_1_1RegisterScheduler.html#a9838c18792eca0bead6ca83c21b6231c">RegisterScheduler::FunctionPassCtor</a></div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetSubtargetInfo.html#a4e852ca8fe636c10037c8ffe179e78b6">  115</a></span>&#160;      <a class="code" href="classllvm_1_1TargetSubtargetInfo.html#a4e852ca8fe636c10037c8ffe179e78b6">getDAGScheduler</a>(<a class="code" href="namespacellvm_1_1CodeGenOpt.html#a411055ea15209051c2370bbf655ec8d4">CodeGenOpt::Level</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;  }</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;</div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetSubtargetInfo.html#a83542282781b52068dd4e4f22890a07c">  119</a></span>&#160;  <span class="keyword">virtual</span> <span class="keyword">const</span> <a class="code" href="classllvm_1_1LegalizerInfo.html">LegalizerInfo</a> *<a class="code" href="classllvm_1_1TargetSubtargetInfo.html#a83542282781b52068dd4e4f22890a07c">getLegalizerInfo</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <span class="keyword">nullptr</span>; }</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="comment">  /// getRegisterInfo - If register information is available, return it.  If</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="comment">  /// not, return null.</span></div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetSubtargetInfo.html#a87849514193302b75f50a8092f94b98a">  123</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="classllvm_1_1TargetSubtargetInfo.html#a87849514193302b75f50a8092f94b98a">getRegisterInfo</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <span class="keyword">nullptr</span>; }</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="comment">  /// If the information for the register banks is available, return it.</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="comment">  /// Otherwise return nullptr.</span></div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetSubtargetInfo.html#a4a73e20211aa136ac4098ddb0241d9b6">  127</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBankInfo.html">RegisterBankInfo</a> *<a class="code" href="classllvm_1_1TargetSubtargetInfo.html#a4a73e20211aa136ac4098ddb0241d9b6">getRegBankInfo</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <span class="keyword">nullptr</span>; }</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="comment">  /// getInstrItineraryData - Returns instruction itinerary data for the target</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="comment">  /// or specific subtarget.</span></div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetSubtargetInfo.html#a0bdd73a1c5968b0ee2e76e27faa31442">  131</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keyword">const</span> <a class="code" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *<a class="code" href="classllvm_1_1TargetSubtargetInfo.html#a0bdd73a1c5968b0ee2e76e27faa31442">getInstrItineraryData</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;  }</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="comment">  /// Resolve a SchedClass at runtime, where SchedClass identifies an</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="comment">  /// MCSchedClassDesc with the isVariant property. This may return the ID of</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="comment">  /// another variant SchedClass, but repeated invocation must quickly terminate</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="comment">  /// in a nonvariant SchedClass.</span></div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetSubtargetInfo.html#ae7cda8924c60f445e822e54c32c42314">  139</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1TargetSubtargetInfo.html#ae7cda8924c60f445e822e54c32c42314">resolveSchedClass</a>(<span class="keywordtype">unsigned</span> SchedClass,</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;                                     <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;                                     <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetSchedModel.html">TargetSchedModel</a> *SchedModel)<span class="keyword"> const </span>{</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;    <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;  }</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="comment">  /// Returns true if MI is a dependency breaking zero-idiom instruction for the</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="comment">  /// subtarget.</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="comment">  /// This function also sets bits in Mask related to input operands that</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="comment">  /// are not in a data dependency relationship.  There is one bit for each</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="comment">  /// machine operand; implicit operands follow explicit operands in the bit</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="comment">  /// representation used for Mask.  An empty (i.e. a mask with all bits</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="comment">  /// cleared) means: data dependencies are &quot;broken&quot; for all the explicit input</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="comment">  /// machine operands of MI.</span></div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetSubtargetInfo.html#acfcd25a347c1a8e63210e7b2c6ee8910">  154</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetSubtargetInfo.html#acfcd25a347c1a8e63210e7b2c6ee8910">isZeroIdiom</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1APInt.html">APInt</a> &amp;<a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a57281a2e15e74e18c8697f5db821262b">Mask</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;  }</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="comment">  /// Returns true if MI is a dependency breaking instruction for the subtarget.</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="comment">  /// Similar in behavior to `isZeroIdiom`. However, it knows how to identify</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="comment">  /// all dependency breaking instructions (i.e. not just zero-idioms).</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="comment">  /// </span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="comment">  /// As for `isZeroIdiom`, this method returns a mask of &quot;broken&quot; dependencies.</span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="comment">  /// (See method `isZeroIdiom` for a detailed description of Mask).</span></div><div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetSubtargetInfo.html#a86428c2c5b7e83ae2ca900eee58b3cb7">  165</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetSubtargetInfo.html#a86428c2c5b7e83ae2ca900eee58b3cb7">isDependencyBreaking</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1APInt.html">APInt</a> &amp;<a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a57281a2e15e74e18c8697f5db821262b">Mask</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1TargetSubtargetInfo.html#acfcd25a347c1a8e63210e7b2c6ee8910">isZeroIdiom</a>(MI, Mask);</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;  }</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="comment">  /// Returns true if MI is a candidate for move elimination.</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="comment">  /// A candidate for move elimination may be optimized out at register renaming</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="comment">  /// stage. Subtargets can specify the set of optimizable moves by</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="comment">  /// instantiating tablegen class `IsOptimizableRegisterMove` (see</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="comment">  /// llvm/Target/TargetInstrPredicate.td).</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="comment">  /// SubtargetEmitter is responsible for processing all the definitions of class</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="comment">  /// IsOptimizableRegisterMove, and auto-generate an override for this method.</span></div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetSubtargetInfo.html#acd3542c354313777c3eaf1af365604d2">  178</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetSubtargetInfo.html#acd3542c354313777c3eaf1af365604d2">isOptimizableRegisterMove</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;  }</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="comment">  /// True if the subtarget should run MachineScheduler after aggressive</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="comment">  /// coalescing.</span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="comment">  /// This currently replaces the SelectionDAG scheduler with the &quot;source&quot; order</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="comment">  /// scheduler (though see below for an option to turn this off and use the</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="comment">  /// TargetLowering preference). It does not yet disable the postRA scheduler.</span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetSubtargetInfo.html#a73d86eabd25d4e6a05310e1b0d445d0a">enableMachineScheduler</a>() <span class="keyword">const</span>;</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="comment">  /// True if the machine scheduler should disable the TLI preference</span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="comment">  /// for preRA scheduling with the source level scheduler.</span></div><div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetSubtargetInfo.html#ad2b45ae427a9b2704c82e120d1a94e09">  192</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetSubtargetInfo.html#ad2b45ae427a9b2704c82e120d1a94e09">enableMachineSchedDefaultSched</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <span class="keyword">true</span>; }</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="comment">  /// True if the subtarget should run MachinePipeliner</span></div><div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetSubtargetInfo.html#ab66dcbfe4b57f7aca196b4c438265f33">  195</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetSubtargetInfo.html#ab66dcbfe4b57f7aca196b4c438265f33">enableMachinePipeliner</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <span class="keyword">true</span>; };</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="comment">  /// True if the subtarget should enable joining global copies.</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="comment">  /// By default this is enabled if the machine scheduler is enabled, but</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="comment">  /// can be overridden.</span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetSubtargetInfo.html#a1322687bebc99c66aa3e9ed55b4e384d">enableJoinGlobalCopies</a>() <span class="keyword">const</span>;</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="comment">  /// True if the subtarget should run a scheduler after register allocation.</span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="comment">  /// By default this queries the PostRAScheduling bit in the scheduling model</span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="comment">  /// which is the preferred way to influence this.</span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetSubtargetInfo.html#ad8d442c18b35ab8bc3468c1e9de23791">enablePostRAScheduler</a>() <span class="keyword">const</span>;</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="comment">  /// True if the subtarget should run a machine scheduler after register</span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="comment">  /// allocation.</span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetSubtargetInfo.html#ab4787adecfc77e72db225098a27e902f">enablePostRAMachineScheduler</a>() <span class="keyword">const</span>;</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="comment">  /// True if the subtarget should run the atomic expansion pass.</span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetSubtargetInfo.html#ab5533c55bedcb5ac86e6820a33fb1c54">enableAtomicExpand</a>() <span class="keyword">const</span>;</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="comment">  /// True if the subtarget should run the indirectbr expansion pass.</span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetSubtargetInfo.html#a1a2a680f3fb5e79a36b487875c32b28e">enableIndirectBrExpand</a>() <span class="keyword">const</span>;</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="comment">  /// Override generic scheduling policy within a region.</span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="comment">  /// This is a convenient way for targets that don&#39;t provide any custom</span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="comment">  /// scheduling heuristics (no custom MachineSchedStrategy) to make</span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="comment">  /// changes to the generic scheduling policy.</span></div><div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetSubtargetInfo.html#a9cd7c54e0bb13cc01c4e2a4133a40ee4">  224</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1TargetSubtargetInfo.html#a9cd7c54e0bb13cc01c4e2a4133a40ee4">overrideSchedPolicy</a>(<a class="code" href="structllvm_1_1MachineSchedPolicy.html">MachineSchedPolicy</a> &amp;Policy,</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;                                   <span class="keywordtype">unsigned</span> NumRegionInstrs)<span class="keyword"> const </span>{}</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;  <span class="comment">// Perform target specific adjustments to the latency of a schedule</span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;  <span class="comment">// dependency.</span></div><div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetSubtargetInfo.html#a828c19734901ecc63d08d95a9c9d9f6e">  229</a></span>&#160;  <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1TargetSubtargetInfo.html#a828c19734901ecc63d08d95a9c9d9f6e">adjustSchedDependency</a>(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *def, <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *<a class="code" href="Localizer_8cpp.html#a428090a453f41a199ef67fc3f2179fbc">use</a>, <a class="code" href="classllvm_1_1SDep.html">SDep</a> &amp;dep)<span class="keyword"> const </span>{}</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;  <span class="comment">// For use with PostRAScheduling: get the anti-dependence breaking that should</span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;  <span class="comment">// be performed before post-RA scheduling.</span></div><div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetSubtargetInfo.html#aa227d641b2159afa4daf982ce65bc2e3">  233</a></span>&#160;  <span class="keyword">virtual</span> <a class="code" href="classllvm_1_1TargetSubtargetInfo.html#a20310fa71bf28c3b31d0eb7ec699d21b">AntiDepBreakMode</a> <a class="code" href="classllvm_1_1TargetSubtargetInfo.html#aa227d641b2159afa4daf982ce65bc2e3">getAntiDepBreakMode</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> ANTIDEP_NONE; }</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;  <span class="comment">// For use with PostRAScheduling: in CriticalPathRCs, return any register</span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;  <span class="comment">// classes that should only be considered for anti-dependence breaking if they</span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;  <span class="comment">// are on the critical path.</span></div><div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetSubtargetInfo.html#a72693146cc01946f26dd28429813dd60">  238</a></span>&#160;  <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1TargetSubtargetInfo.html#a72693146cc01946f26dd28429813dd60">getCriticalPathRCs</a>(<a class="code" href="classllvm_1_1SmallVectorImpl.html">RegClassVector</a> &amp;CriticalPathRCs)<span class="keyword"> const </span>{</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;    <span class="keywordflow">return</span> CriticalPathRCs.<a class="code" href="classllvm_1_1SmallVectorImpl.html#aac0ea55010b7b1a301e65a0baea057aa">clear</a>();</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;  }</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;  <span class="comment">// Provide an ordered list of schedule DAG mutations for the post-RA</span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;  <span class="comment">// scheduler.</span></div><div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetSubtargetInfo.html#ae1b4a4026919ece023b8ecfc14fd096b">  244</a></span>&#160;  <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1TargetSubtargetInfo.html#ae1b4a4026919ece023b8ecfc14fd096b">getPostRAMutations</a>(</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;      std::vector&lt;std::unique_ptr&lt;ScheduleDAGMutation&gt;&gt; &amp;Mutations)<span class="keyword"> const </span>{</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;  }</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;  <span class="comment">// Provide an ordered list of schedule DAG mutations for the machine</span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;  <span class="comment">// pipeliner.</span></div><div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetSubtargetInfo.html#a3ffc0134e295c22158ba86af66b6acae">  250</a></span>&#160;  <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1TargetSubtargetInfo.html#a3ffc0134e295c22158ba86af66b6acae">getSMSMutations</a>(</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;      std::vector&lt;std::unique_ptr&lt;ScheduleDAGMutation&gt;&gt; &amp;Mutations)<span class="keyword"> const </span>{</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;  }</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="comment">  /// Default to DFA for resource management, return false when target will use</span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="comment">  /// ProcResource in InstrSchedModel instead.</span></div><div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetSubtargetInfo.html#abdc20e43d0f27d58b009b63f13e77d13">  256</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetSubtargetInfo.html#abdc20e43d0f27d58b009b63f13e77d13">useDFAforSMS</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <span class="keyword">true</span>; }</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;  <span class="comment">// For use with PostRAScheduling: get the minimum optimization level needed</span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;  <span class="comment">// to enable post-RA scheduling.</span></div><div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetSubtargetInfo.html#ac2d0aeea41259fe1b74dce5c8dbb0de3">  260</a></span>&#160;  <span class="keyword">virtual</span> <a class="code" href="namespacellvm_1_1CodeGenOpt.html#a411055ea15209051c2370bbf655ec8d4">CodeGenOpt::Level</a> <a class="code" href="classllvm_1_1TargetSubtargetInfo.html#ac2d0aeea41259fe1b74dce5c8dbb0de3">getOptLevelToEnablePostRAScheduler</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1CodeGenOpt.html#a411055ea15209051c2370bbf655ec8d4a3393aeca011bfa5bdd6a8e64edd7f565">CodeGenOpt::Default</a>;</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;  }</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="comment">  /// True if the subtarget should run the local reassignment</span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="comment">  /// heuristic of the register allocator.</span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="comment">  /// This heuristic may be compile time intensive, \p OptLevel provides</span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="comment">  /// a finer grain to tune the register allocator.</span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetSubtargetInfo.html#a6f4128768ac4b61cb0cfc5e8cd8b9cc9">enableRALocalReassignment</a>(<a class="code" href="namespacellvm_1_1CodeGenOpt.html#a411055ea15209051c2370bbf655ec8d4">CodeGenOpt::Level</a> OptLevel) <span class="keyword">const</span>;</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="comment">  /// True if the subtarget should consider the cost of local intervals</span></div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="comment">  /// created by a split candidate when choosing the best split candidate. This</span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="comment">  /// heuristic may be compile time intensive.</span></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetSubtargetInfo.html#aa4733ba4920d9b8a0a8d8545183f335e">enableAdvancedRASplitCost</a>() <span class="keyword">const</span>;</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="comment">  /// Enable use of alias analysis during code generation (during MI</span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="comment">  /// scheduling, DAGCombine, etc.).</span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetSubtargetInfo.html#a97ec020f20d345ae76e9b1ff450b4ffa">useAA</a>() <span class="keyword">const</span>;</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="comment">  /// \brief Sink addresses into blocks using GEP instructions rather than</span></div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="comment">  /// pointer casts and arithmetic.</span></div><div class="line"><a name="l00281"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetSubtargetInfo.html#adea7a4bec1046f6dd5631da25567a5b7">  281</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetSubtargetInfo.html#adea7a4bec1046f6dd5631da25567a5b7">addrSinkUsingGEPs</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1TargetSubtargetInfo.html#a97ec020f20d345ae76e9b1ff450b4ffa">useAA</a>();</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;  }</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="comment">  /// Enable the use of the early if conversion pass.</span></div><div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetSubtargetInfo.html#afe6b98d9295d887d7fcb20f3de92517b">  286</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetSubtargetInfo.html#afe6b98d9295d887d7fcb20f3de92517b">enableEarlyIfConversion</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <span class="keyword">false</span>; }</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="comment">  /// Return PBQPConstraint(s) for the target.</span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="comment">  /// Override to provide custom PBQP constraints.</span></div><div class="line"><a name="l00291"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetSubtargetInfo.html#a4854b0d9bbe57f1bbae6c103021149e9">  291</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> std::unique_ptr&lt;PBQPRAConstraint&gt; <a class="code" href="classllvm_1_1TargetSubtargetInfo.html#a4854b0d9bbe57f1bbae6c103021149e9">getCustomPBQPConstraints</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;  }</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="comment">  /// Enable tracking of subregister liveness in register allocator.</span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="comment">  /// Please use MachineRegisterInfo::subRegLivenessEnabled() instead where</span></div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="comment">  /// possible.</span></div><div class="line"><a name="l00298"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetSubtargetInfo.html#ada8a311babe7128c11eaf0ad96547ae6">  298</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetSubtargetInfo.html#ada8a311babe7128c11eaf0ad96547ae6">enableSubRegLiveness</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <span class="keyword">false</span>; }</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="comment">  /// This is called after a .mir file was loaded.</span></div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1TargetSubtargetInfo.html#a9e6de090b178b663c02bc8aa8fe70226">mirFileLoaded</a>(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const</span>;</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="comment">  /// True if the register allocator should use the allocation orders exactly as</span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="comment">  /// written in the tablegen descriptions, false if it should allocate</span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="comment">  /// the specified physical register later if is it callee-saved.</span></div><div class="line"><a name="l00306"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetSubtargetInfo.html#a858321b3c61bbf6ead2072902d01dd6c">  306</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetSubtargetInfo.html#a858321b3c61bbf6ead2072902d01dd6c">ignoreCSRForAllocationOrder</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;                                           <span class="keywordtype">unsigned</span> PhysReg)<span class="keyword"> const </span>{</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;  }</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;};</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;} <span class="comment">// end namespace llvm</span></div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="preprocessor">#endif // LLVM_CODEGEN_TARGETSUBTARGETINFO_H</span></div><div class="ttc" id="classllvm_1_1TargetSubtargetInfo_html_a72693146cc01946f26dd28429813dd60"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#a72693146cc01946f26dd28429813dd60">llvm::TargetSubtargetInfo::getCriticalPathRCs</a></div><div class="ttdeci">virtual void getCriticalPathRCs(RegClassVector &amp;CriticalPathRCs) const</div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8h_source.html#l00238">TargetSubtargetInfo.h:238</a></div></div>
<div class="ttc" id="MCSubtargetInfo_8h_html"><div class="ttname"><a href="MCSubtargetInfo_8h.html">MCSubtargetInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSubtargetInfo_html_ab66dcbfe4b57f7aca196b4c438265f33"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#ab66dcbfe4b57f7aca196b4c438265f33">llvm::TargetSubtargetInfo::enableMachinePipeliner</a></div><div class="ttdeci">virtual bool enableMachinePipeliner() const</div><div class="ttdoc">True if the subtarget should run MachinePipeliner. </div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8h_source.html#l00195">TargetSubtargetInfo.h:195</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSubtargetInfo_html_acd3542c354313777c3eaf1af365604d2"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#acd3542c354313777c3eaf1af365604d2">llvm::TargetSubtargetInfo::isOptimizableRegisterMove</a></div><div class="ttdeci">virtual bool isOptimizableRegisterMove(const MachineInstr *MI) const</div><div class="ttdoc">Returns true if MI is a candidate for move elimination. </div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8h_source.html#l00178">TargetSubtargetInfo.h:178</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSubtargetInfo_html_a1322687bebc99c66aa3e9ed55b4e384d"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#a1322687bebc99c66aa3e9ed55b4e384d">llvm::TargetSubtargetInfo::enableJoinGlobalCopies</a></div><div class="ttdeci">virtual bool enableJoinGlobalCopies() const</div><div class="ttdoc">True if the subtarget should enable joining global copies. </div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8cpp_source.html#l00040">TargetSubtargetInfo.cpp:40</a></div></div>
<div class="ttc" id="namespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This class represents lattice values for constants. </div><div class="ttdef"><b>Definition:</b> <a href="AllocatorList_8h_source.html#l00023">AllocatorList.h:23</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00223">MachineFunction.h:223</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSubtargetInfo_html_a87849514193302b75f50a8092f94b98a"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#a87849514193302b75f50a8092f94b98a">llvm::TargetSubtargetInfo::getRegisterInfo</a></div><div class="ttdeci">virtual const TargetRegisterInfo * getRegisterInfo() const</div><div class="ttdoc">getRegisterInfo - If register information is available, return it. </div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8h_source.html#l00123">TargetSubtargetInfo.h:123</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSubtargetInfo_html_a129ede6f18326075504d4bd0439fd517"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#a129ede6f18326075504d4bd0439fd517">llvm::TargetSubtargetInfo::getTargetLowering</a></div><div class="ttdeci">virtual const TargetLowering * getTargetLowering() const</div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8h_source.html#l00099">TargetSubtargetInfo.h:99</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSubtargetInfo_html_aec9ab6801759237bf7686788919afdd4"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#aec9ab6801759237bf7686788919afdd4">llvm::TargetSubtargetInfo::TargetSubtargetInfo</a></div><div class="ttdeci">TargetSubtargetInfo()=delete</div></div>
<div class="ttc" id="SchedulerRegistry_8h_html"><div class="ttname"><a href="SchedulerRegistry_8h.html">SchedulerRegistry.h</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSubtargetInfo_html_a858321b3c61bbf6ead2072902d01dd6c"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#a858321b3c61bbf6ead2072902d01dd6c">llvm::TargetSubtargetInfo::ignoreCSRForAllocationOrder</a></div><div class="ttdeci">virtual bool ignoreCSRForAllocationOrder(const MachineFunction &amp;MF, unsigned PhysReg) const</div><div class="ttdoc">True if the register allocator should use the allocation orders exactly as written in the tablegen de...</div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8h_source.html#l00306">TargetSubtargetInfo.h:306</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSubtargetInfo_html_ab4787adecfc77e72db225098a27e902f"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#ab4787adecfc77e72db225098a27e902f">llvm::TargetSubtargetInfo::enablePostRAMachineScheduler</a></div><div class="ttdeci">virtual bool enablePostRAMachineScheduler() const</div><div class="ttdoc">True if the subtarget should run a machine scheduler after register allocation. </div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8cpp_source.html#l00057">TargetSubtargetInfo.cpp:57</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSubtargetInfo_html_a4a73e20211aa136ac4098ddb0241d9b6"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#a4a73e20211aa136ac4098ddb0241d9b6">llvm::TargetSubtargetInfo::getRegBankInfo</a></div><div class="ttdeci">virtual const RegisterBankInfo * getRegBankInfo() const</div><div class="ttdoc">If the information for the register banks is available, return it. </div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8h_source.html#l00127">TargetSubtargetInfo.h:127</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSubtargetInfo_html_ae7cda8924c60f445e822e54c32c42314"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#ae7cda8924c60f445e822e54c32c42314">llvm::TargetSubtargetInfo::resolveSchedClass</a></div><div class="ttdeci">virtual unsigned resolveSchedClass(unsigned SchedClass, const MachineInstr *MI, const TargetSchedModel *SchedModel) const</div><div class="ttdoc">Resolve a SchedClass at runtime, where SchedClass identifies an MCSchedClassDesc with the isVariant p...</div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8h_source.html#l00139">TargetSubtargetInfo.h:139</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSubtargetInfo_html_a828c19734901ecc63d08d95a9c9d9f6e"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#a828c19734901ecc63d08d95a9c9d9f6e">llvm::TargetSubtargetInfo::adjustSchedDependency</a></div><div class="ttdeci">virtual void adjustSchedDependency(SUnit *def, SUnit *use, SDep &amp;dep) const</div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8h_source.html#l00229">TargetSubtargetInfo.h:229</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSubtargetInfo_html_a9546854031006fe46295d6430e170861"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#a9546854031006fe46295d6430e170861">llvm::TargetSubtargetInfo::isXRaySupported</a></div><div class="ttdeci">virtual bool isXRaySupported() const</div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8h_source.html#l00083">TargetSubtargetInfo.h:83</a></div></div>
<div class="ttc" id="namespacellvm_1_1CodeGenOpt_html_a411055ea15209051c2370bbf655ec8d4a3393aeca011bfa5bdd6a8e64edd7f565"><div class="ttname"><a href="namespacellvm_1_1CodeGenOpt.html#a411055ea15209051c2370bbf655ec8d4a3393aeca011bfa5bdd6a8e64edd7f565">llvm::CodeGenOpt::Default</a></div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_8h_source.html#l00055">CodeGen.h:55</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSubtargetInfo_html_afe6b98d9295d887d7fcb20f3de92517b"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#afe6b98d9295d887d7fcb20f3de92517b">llvm::TargetSubtargetInfo::enableEarlyIfConversion</a></div><div class="ttdeci">virtual bool enableEarlyIfConversion() const</div><div class="ttdoc">Enable the use of the early if conversion pass. </div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8h_source.html#l00286">TargetSubtargetInfo.h:286</a></div></div>
<div class="ttc" id="SIOptimizeExecMaskingPreRA_8cpp_html_a3e47bdb3e296b00df96eff7896fa57bf"><div class="ttname"><a href="SIOptimizeExecMaskingPreRA_8cpp.html#a3e47bdb3e296b00df96eff7896fa57bf">RA</a></div><div class="ttdeci">SI optimize exec mask operations pre RA</div><div class="ttdef"><b>Definition:</b> <a href="SIOptimizeExecMaskingPreRA_8cpp_source.html#l00075">SIOptimizeExecMaskingPreRA.cpp:75</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSubtargetInfo_html_a4854b0d9bbe57f1bbae6c103021149e9"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#a4854b0d9bbe57f1bbae6c103021149e9">llvm::TargetSubtargetInfo::getCustomPBQPConstraints</a></div><div class="ttdeci">virtual std::unique_ptr&lt; PBQPRAConstraint &gt; getCustomPBQPConstraints() const</div><div class="ttdoc">Return PBQPConstraint(s) for the target. </div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8h_source.html#l00291">TargetSubtargetInfo.h:291</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSubtargetInfo_html_abdc20e43d0f27d58b009b63f13e77d13"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#abdc20e43d0f27d58b009b63f13e77d13">llvm::TargetSubtargetInfo::useDFAforSMS</a></div><div class="ttdeci">virtual bool useDFAforSMS() const</div><div class="ttdoc">Default to DFA for resource management, return false when target will use ProcResource in InstrSchedM...</div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8h_source.html#l00256">TargetSubtargetInfo.h:256</a></div></div>
<div class="ttc" id="classllvm_1_1RegisterBankInfo_html"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo.html">llvm::RegisterBankInfo</a></div><div class="ttdoc">Holds all the information related to register banks. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8h_source.html#l00039">RegisterBankInfo.h:39</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSchedModel_html"><div class="ttname"><a href="classllvm_1_1TargetSchedModel.html">llvm::TargetSchedModel</a></div><div class="ttdoc">Provide an instruction scheduling machine model to CodeGen passes. </div><div class="ttdef"><b>Definition:</b> <a href="TargetSchedule_8h_source.html#l00031">TargetSchedule.h:31</a></div></div>
<div class="ttc" id="classllvm_1_1CallLowering_html"><div class="ttname"><a href="classllvm_1_1CallLowering.html">llvm::CallLowering</a></div><div class="ttdef"><b>Definition:</b> <a href="CallLowering_8h_source.html#l00041">CallLowering.h:41</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorImpl_html"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html">llvm::SmallVectorImpl</a></div><div class="ttdoc">This class consists of common code factored out of the SmallVector class to reduce code duplication b...</div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8h_source.html#l00042">APFloat.h:42</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSubtargetInfo_html_ad2b45ae427a9b2704c82e120d1a94e09"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#ad2b45ae427a9b2704c82e120d1a94e09">llvm::TargetSubtargetInfo::enableMachineSchedDefaultSched</a></div><div class="ttdeci">virtual bool enableMachineSchedDefaultSched() const</div><div class="ttdoc">True if the machine scheduler should disable the TLI preference for preRA scheduling with the source ...</div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8h_source.html#l00192">TargetSubtargetInfo.h:192</a></div></div>
<div class="ttc" id="classllvm_1_1RegisterScheduler_html_a9838c18792eca0bead6ca83c21b6231c"><div class="ttname"><a href="classllvm_1_1RegisterScheduler.html#a9838c18792eca0bead6ca83c21b6231c">llvm::RegisterScheduler::FunctionPassCtor</a></div><div class="ttdeci">ScheduleDAGSDNodes *(*)(SelectionDAGISel *, CodeGenOpt::Level) FunctionPassCtor</div><div class="ttdef"><b>Definition:</b> <a href="SchedulerRegistry_8h_source.html#l00036">SchedulerRegistry.h:36</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLowering_html"><div class="ttname"><a href="classllvm_1_1TargetLowering.html">llvm::TargetLowering</a></div><div class="ttdoc">This class defines information used to lower LLVM code to legal SelectionDAG operators that the targe...</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l02953">TargetLowering.h:2953</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSubtargetInfo_html_aa227d641b2159afa4daf982ce65bc2e3"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#aa227d641b2159afa4daf982ce65bc2e3">llvm::TargetSubtargetInfo::getAntiDepBreakMode</a></div><div class="ttdeci">virtual AntiDepBreakMode getAntiDepBreakMode() const</div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8h_source.html#l00233">TargetSubtargetInfo.h:233</a></div></div>
<div class="ttc" id="APInt_8h_html"><div class="ttname"><a href="APInt_8h.html">APInt.h</a></div><div class="ttdoc">This file implements a class to represent arbitrary precision integral constant values and operations...</div></div>
<div class="ttc" id="CodeGen_8h_html"><div class="ttname"><a href="CodeGen_8h.html">CodeGen.h</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSubtargetInfo_html_a9cd7c54e0bb13cc01c4e2a4133a40ee4"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#a9cd7c54e0bb13cc01c4e2a4133a40ee4">llvm::TargetSubtargetInfo::overrideSchedPolicy</a></div><div class="ttdeci">virtual void overrideSchedPolicy(MachineSchedPolicy &amp;Policy, unsigned NumRegionInstrs) const</div><div class="ttdoc">Override generic scheduling policy within a region. </div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8h_source.html#l00224">TargetSubtargetInfo.h:224</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSubtargetInfo_html_acfcd25a347c1a8e63210e7b2c6ee8910"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#acfcd25a347c1a8e63210e7b2c6ee8910">llvm::TargetSubtargetInfo::isZeroIdiom</a></div><div class="ttdeci">virtual bool isZeroIdiom(const MachineInstr *MI, APInt &amp;Mask) const</div><div class="ttdoc">Returns true if MI is a dependency breaking zero-idiom instruction for the subtarget. </div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8h_source.html#l00154">TargetSubtargetInfo.h:154</a></div></div>
<div class="ttc" id="namespacellvm_1_1CodeGenOpt_html_a411055ea15209051c2370bbf655ec8d4"><div class="ttname"><a href="namespacellvm_1_1CodeGenOpt.html#a411055ea15209051c2370bbf655ec8d4">llvm::CodeGenOpt::Level</a></div><div class="ttdeci">Level</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_8h_source.html#l00052">CodeGen.h:52</a></div></div>
<div class="ttc" id="classllvm_1_1ArrayRef_html"><div class="ttname"><a href="classllvm_1_1ArrayRef.html">llvm::ArrayRef</a></div><div class="ttdoc">ArrayRef - Represent a constant reference to an array (0 or more elements consecutively in memory)...</div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l00032">APInt.h:32</a></div></div>
<div class="ttc" id="classllvm_1_1InstrItineraryData_html"><div class="ttname"><a href="classllvm_1_1InstrItineraryData.html">llvm::InstrItineraryData</a></div><div class="ttdoc">Itinerary data supplied by a subtarget to be used by a target. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrItineraries_8h_source.html#l00106">MCInstrItineraries.h:106</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSubtargetInfo_html_ad34f7e3cd7a9add3ab2529e267b48004"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#ad34f7e3cd7a9add3ab2529e267b48004">llvm::TargetSubtargetInfo::getInstrInfo</a></div><div class="ttdeci">virtual const TargetInstrInfo * getInstrInfo() const</div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8h_source.html#l00095">TargetSubtargetInfo.h:95</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSubtargetInfo_html_a9e6de090b178b663c02bc8aa8fe70226"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#a9e6de090b178b663c02bc8aa8fe70226">llvm::TargetSubtargetInfo::mirFileLoaded</a></div><div class="ttdeci">virtual void mirFileLoaded(MachineFunction &amp;MF) const</div><div class="ttdoc">This is called after a .mir file was loaded. </div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8cpp_source.html#l00065">TargetSubtargetInfo.cpp:65</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSubtargetInfo_html_adea7a4bec1046f6dd5631da25567a5b7"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#adea7a4bec1046f6dd5631da25567a5b7">llvm::TargetSubtargetInfo::addrSinkUsingGEPs</a></div><div class="ttdeci">virtual bool addrSinkUsingGEPs() const</div><div class="ttdoc">Sink addresses into blocks using GEP instructions rather than pointer casts and arithmetic. </div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8h_source.html#l00281">TargetSubtargetInfo.h:281</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSubtargetInfo_html_a0bdd73a1c5968b0ee2e76e27faa31442"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#a0bdd73a1c5968b0ee2e76e27faa31442">llvm::TargetSubtargetInfo::getInstrItineraryData</a></div><div class="ttdeci">virtual const InstrItineraryData * getInstrItineraryData() const</div><div class="ttdoc">getInstrItineraryData - Returns instruction itinerary data for the target or specific subtarget...</div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8h_source.html#l00131">TargetSubtargetInfo.h:131</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html">llvm::TargetInstrInfo</a></div><div class="ttdoc">TargetInstrInfo - Interface to description of machine instruction set. </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00089">TargetInstrInfo.h:89</a></div></div>
<div class="ttc" id="classllvm_1_1SDep_html"><div class="ttname"><a href="classllvm_1_1SDep.html">llvm::SDep</a></div><div class="ttdoc">Scheduling dependency. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00049">ScheduleDAG.h:49</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSubtargetInfo_html_ada8a311babe7128c11eaf0ad96547ae6"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#ada8a311babe7128c11eaf0ad96547ae6">llvm::TargetSubtargetInfo::enableSubRegLiveness</a></div><div class="ttdeci">virtual bool enableSubRegLiveness() const</div><div class="ttdoc">Enable tracking of subregister liveness in register allocator. </div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8h_source.html#l00298">TargetSubtargetInfo.h:298</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSubtargetInfo_html_a83542282781b52068dd4e4f22890a07c"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#a83542282781b52068dd4e4f22890a07c">llvm::TargetSubtargetInfo::getLegalizerInfo</a></div><div class="ttdeci">virtual const LegalizerInfo * getLegalizerInfo() const</div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8h_source.html#l00119">TargetSubtargetInfo.h:119</a></div></div>
<div class="ttc" id="Localizer_8cpp_html_a428090a453f41a199ef67fc3f2179fbc"><div class="ttname"><a href="Localizer_8cpp.html#a428090a453f41a199ef67fc3f2179fbc">use</a></div><div class="ttdeci">Move duplicate certain instructions close to their use</div><div class="ttdef"><b>Definition:</b> <a href="Localizer_8cpp_source.html#l00028">Localizer.cpp:28</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorImpl_html_aac0ea55010b7b1a301e65a0baea057aa"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html#aac0ea55010b7b1a301e65a0baea057aa">llvm::SmallVectorImpl::clear</a></div><div class="ttdeci">void clear()</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00339">SmallVector.h:339</a></div></div>
<div class="ttc" id="structllvm_1_1MCWriteProcResEntry_html"><div class="ttname"><a href="structllvm_1_1MCWriteProcResEntry.html">llvm::MCWriteProcResEntry</a></div><div class="ttdoc">Identify one of the processor resource kinds consumed by a particular scheduling class for the specif...</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00064">MCSchedule.h:64</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSubtargetInfo_html_a3ffc0134e295c22158ba86af66b6acae"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#a3ffc0134e295c22158ba86af66b6acae">llvm::TargetSubtargetInfo::getSMSMutations</a></div><div class="ttdeci">virtual void getSMSMutations(std::vector&lt; std::unique_ptr&lt; ScheduleDAGMutation &gt;&gt; &amp;Mutations) const</div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8h_source.html#l00250">TargetSubtargetInfo.h:250</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSubtargetInfo_html_a1a2a680f3fb5e79a36b487875c32b28e"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#a1a2a680f3fb5e79a36b487875c32b28e">llvm::TargetSubtargetInfo::enableIndirectBrExpand</a></div><div class="ttdeci">virtual bool enableIndirectBrExpand() const</div><div class="ttdoc">True if the subtarget should run the indirectbr expansion pass. </div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8cpp_source.html#l00032">TargetSubtargetInfo.cpp:32</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSubtargetInfo_html_a86428c2c5b7e83ae2ca900eee58b3cb7"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#a86428c2c5b7e83ae2ca900eee58b3cb7">llvm::TargetSubtargetInfo::isDependencyBreaking</a></div><div class="ttdeci">virtual bool isDependencyBreaking(const MachineInstr *MI, APInt &amp;Mask) const</div><div class="ttdoc">Returns true if MI is a dependency breaking instruction for the subtarget. </div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8h_source.html#l00165">TargetSubtargetInfo.h:165</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSubtargetInfo_html_a20310fa71bf28c3b31d0eb7ec699d21b"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#a20310fa71bf28c3b31d0eb7ec699d21b">llvm::TargetSubtargetInfo::AntiDepBreakMode</a></div><div class="ttdeci">enum { ANTIDEP_NONE, ANTIDEP_CRITICAL, ANTIDEP_ALL } AntiDepBreakMode</div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8h_source.html#l00075">TargetSubtargetInfo.h:75</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSubtargetInfo_html_a9121fbc28926a715888fffcd12f18025"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#a9121fbc28926a715888fffcd12f18025">llvm::TargetSubtargetInfo::getInstructionSelector</a></div><div class="ttdeci">virtual InstructionSelector * getInstructionSelector() const</div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8h_source.html#l00109">TargetSubtargetInfo.h:109</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSubtargetInfo_html_a2c539935ed4a45a8ad3afb386e98d276"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#a2c539935ed4a45a8ad3afb386e98d276">llvm::TargetSubtargetInfo::getCallLowering</a></div><div class="ttdeci">virtual const CallLowering * getCallLowering() const</div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8h_source.html#l00103">TargetSubtargetInfo.h:103</a></div></div>
<div class="ttc" id="ArrayRef_8h_html"><div class="ttname"><a href="ArrayRef_8h.html">ArrayRef.h</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAGTargetInfo_html"><div class="ttname"><a href="classllvm_1_1SelectionDAGTargetInfo.html">llvm::SelectionDAGTargetInfo</a></div><div class="ttdoc">Targets can subclass this to parameterize the SelectionDAG lowering and instruction selection process...</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGTargetInfo_8h_source.html#l00031">SelectionDAGTargetInfo.h:31</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></div><div class="ttdoc">TargetRegisterInfo base class - We assume that the target defines a static array of TargetRegisterDes...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00228">TargetRegisterInfo.h:228</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSubtargetInfo_html_a73d86eabd25d4e6a05310e1b0d445d0a"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#a73d86eabd25d4e6a05310e1b0d445d0a">llvm::TargetSubtargetInfo::enableMachineScheduler</a></div><div class="ttdeci">virtual bool enableMachineScheduler() const</div><div class="ttdoc">True if the subtarget should run MachineScheduler after aggressive coalescing. </div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8cpp_source.html#l00036">TargetSubtargetInfo.cpp:36</a></div></div>
<div class="ttc" id="classllvm_1_1Triple_html"><div class="ttname"><a href="classllvm_1_1Triple.html">llvm::Triple</a></div><div class="ttdoc">Triple - Helper class for working with autoconf configuration names. </div><div class="ttdef"><b>Definition:</b> <a href="Triple_8h_source.html#l00043">Triple.h:43</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a5ca7a66b65043111c9c403aabd2a2d7ba8d230b4df405685c7dc1f1db718d7008"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba8d230b4df405685c7dc1f1db718d7008">llvm::X86II::PD</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00725">X86BaseInfo.h:725</a></div></div>
<div class="ttc" id="structllvm_1_1MCWriteLatencyEntry_html"><div class="ttname"><a href="structllvm_1_1MCWriteLatencyEntry.html">llvm::MCWriteLatencyEntry</a></div><div class="ttdoc">Specify the latency in cpu cycles for a particular scheduling class and def index. </div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00078">MCSchedule.h:78</a></div></div>
<div class="ttc" id="StringRef_8h_html"><div class="ttname"><a href="StringRef_8h.html">StringRef.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86AS_html_aa4727976bc33fbcad455ad7c5b6b22e2a5b3a782ccae295a254e2794ad30ad07f"><div class="ttname"><a href="namespacellvm_1_1X86AS.html#aa4727976bc33fbcad455ad7c5b6b22e2a5b3a782ccae295a254e2794ad30ad07f">llvm::X86AS::FS</a></div><div class="ttdef"><b>Definition:</b> <a href="X86_8h_source.html#l00157">X86.h:157</a></div></div>
<div class="ttc" id="PBQPRAConstraint_8h_html"><div class="ttname"><a href="PBQPRAConstraint_8h.html">PBQPRAConstraint.h</a></div></div>
<div class="ttc" id="classllvm_1_1TargetFrameLowering_html"><div class="ttname"><a href="classllvm_1_1TargetFrameLowering.html">llvm::TargetFrameLowering</a></div><div class="ttdoc">Information about stack frame layout on the target. </div><div class="ttdef"><b>Definition:</b> <a href="TargetFrameLowering_8h_source.html#l00043">TargetFrameLowering.h:43</a></div></div>
<div class="ttc" id="classllvm_1_1APInt_html"><div class="ttname"><a href="classllvm_1_1APInt.html">llvm::APInt</a></div><div class="ttdoc">Class for arbitrary precision integers. </div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l00069">APInt.h:69</a></div></div>
<div class="ttc" id="namespacellvm_1_1SystemZISD_html_a24fe7decb4ebdd8b4c7a774d65fcaa7ea6908fddc602ce5a12ea10c07af44a9ef"><div class="ttname"><a href="namespacellvm_1_1SystemZISD.html#a24fe7decb4ebdd8b4c7a774d65fcaa7ea6908fddc602ce5a12ea10c07af44a9ef">llvm::SystemZISD::OC</a></div><div class="ttdef"><b>Definition:</b> <a href="SystemZISelLowering_8h_source.html#l00127">SystemZISelLowering.h:127</a></div></div>
<div class="ttc" id="RegisterBankInfo_8h_html_a81e15d499fb28bd192a841c167051991"><div class="ttname"><a href="RegisterBankInfo_8h.html#a81e15d499fb28bd192a841c167051991">RegisterBankInfo</a></div><div class="ttdeci">RegisterBankInfo(RegisterBank **RegBanks, unsigned NumRegBanks)</div><div class="ttdoc">Create a RegisterBankInfo that can accommodate up to NumRegBanks RegisterBank instances. </div></div>
<div class="ttc" id="classllvm_1_1TargetSubtargetInfo_html_ab5533c55bedcb5ac86e6820a33fb1c54"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#ab5533c55bedcb5ac86e6820a33fb1c54">llvm::TargetSubtargetInfo::enableAtomicExpand</a></div><div class="ttdeci">virtual bool enableAtomicExpand() const</div><div class="ttdoc">True if the subtarget should run the atomic expansion pass. </div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8cpp_source.html#l00028">TargetSubtargetInfo.cpp:28</a></div></div>
<div class="ttc" id="structllvm_1_1MCReadAdvanceEntry_html"><div class="ttname"><a href="structllvm_1_1MCReadAdvanceEntry.html">llvm::MCReadAdvanceEntry</a></div><div class="ttdoc">Specify the number of cycles allowed after instruction issue before a particular use operand reads it...</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00095">MCSchedule.h:95</a></div></div>
<div class="ttc" id="classllvm_1_1LegalizerInfo_html"><div class="ttname"><a href="classllvm_1_1LegalizerInfo.html">llvm::LegalizerInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="LegalizerInfo_8h_source.html#l00929">LegalizerInfo.h:929</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSubtargetInfo_html"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html">llvm::TargetSubtargetInfo</a></div><div class="ttdoc">TargetSubtargetInfo - Generic base class for all target subtargets. </div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8h_source.html#l00062">TargetSubtargetInfo.h:62</a></div></div>
<div class="ttc" id="classllvm_1_1InstructionSelector_html"><div class="ttname"><a href="classllvm_1_1InstructionSelector.html">llvm::InstructionSelector</a></div><div class="ttdoc">Provides the logic to select generic machine instructions. </div><div class="ttdef"><b>Definition:</b> <a href="InstructionSelector_8h_source.html#l00381">InstructionSelector.h:381</a></div></div>
<div class="ttc" id="ScheduleDAGMutation_8h_html"><div class="ttname"><a href="ScheduleDAGMutation_8h.html">ScheduleDAGMutation.h</a></div></div>
<div class="ttc" id="structllvm_1_1MachineSchedPolicy_html"><div class="ttname"><a href="structllvm_1_1MachineSchedPolicy.html">llvm::MachineSchedPolicy</a></div><div class="ttdoc">Define a generic scheduling policy for targets that don&amp;#39;t provide their own MachineSchedStrategy. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00173">MachineScheduler.h:173</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdoc">Representation of each machine instruction. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00063">MachineInstr.h:63</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSubtargetInfo_html_a6f4128768ac4b61cb0cfc5e8cd8b9cc9"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#a6f4128768ac4b61cb0cfc5e8cd8b9cc9">llvm::TargetSubtargetInfo::enableRALocalReassignment</a></div><div class="ttdeci">virtual bool enableRALocalReassignment(CodeGenOpt::Level OptLevel) const</div><div class="ttdoc">True if the subtarget should run the local reassignment heuristic of the register allocator...</div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8cpp_source.html#l00044">TargetSubtargetInfo.cpp:44</a></div></div>
<div class="ttc" id="structllvm_1_1InstrStage_html"><div class="ttname"><a href="structllvm_1_1InstrStage.html">llvm::InstrStage</a></div><div class="ttdoc">These values represent a non-pipelined step in the execution of an instruction. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrItineraries_8h_source.html#l00058">MCInstrItineraries.h:58</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSubtargetInfo_html_a031c957fc0aee224b1f33a58391ae069"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#a031c957fc0aee224b1f33a58391ae069">llvm::TargetSubtargetInfo::operator=</a></div><div class="ttdeci">TargetSubtargetInfo &amp; operator=(const TargetSubtargetInfo &amp;)=delete</div></div>
<div class="ttc" id="classllvm_1_1TargetSubtargetInfo_html_ae1b4a4026919ece023b8ecfc14fd096b"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#ae1b4a4026919ece023b8ecfc14fd096b">llvm::TargetSubtargetInfo::getPostRAMutations</a></div><div class="ttdeci">virtual void getPostRAMutations(std::vector&lt; std::unique_ptr&lt; ScheduleDAGMutation &gt;&gt; &amp;Mutations) const</div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8h_source.html#l00244">TargetSubtargetInfo.h:244</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSubtargetInfo_html_adbcdb952830bd8c5eeb802ab06dd5bb1"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#adbcdb952830bd8c5eeb802ab06dd5bb1">llvm::TargetSubtargetInfo::getFrameLowering</a></div><div class="ttdeci">virtual const TargetFrameLowering * getFrameLowering() const</div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8h_source.html#l00096">TargetSubtargetInfo.h:96</a></div></div>
<div class="ttc" id="classllvm_1_1MCSubtargetInfo_html"><div class="ttname"><a href="classllvm_1_1MCSubtargetInfo.html">llvm::MCSubtargetInfo</a></div><div class="ttdoc">Generic base class for all target subtargets. </div><div class="ttdef"><b>Definition:</b> <a href="MCSubtargetInfo_8h_source.html#l00074">MCSubtargetInfo.h:74</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSubtargetInfo_html_a16f5fc5b50a25526ccc86154ee2274a9"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#a16f5fc5b50a25526ccc86154ee2274a9">llvm::TargetSubtargetInfo::~TargetSubtargetInfo</a></div><div class="ttdeci">~TargetSubtargetInfo() override</div></div>
<div class="ttc" id="classllvm_1_1TargetSubtargetInfo_html_ad8d442c18b35ab8bc3468c1e9de23791"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#ad8d442c18b35ab8bc3468c1e9de23791">llvm::TargetSubtargetInfo::enablePostRAScheduler</a></div><div class="ttdeci">virtual bool enablePostRAScheduler() const</div><div class="ttdoc">True if the subtarget should run a scheduler after register allocation. </div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8cpp_source.html#l00053">TargetSubtargetInfo.cpp:53</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSubtargetInfo_html_aa4733ba4920d9b8a0a8d8545183f335e"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#aa4733ba4920d9b8a0a8d8545183f335e">llvm::TargetSubtargetInfo::enableAdvancedRASplitCost</a></div><div class="ttdeci">virtual bool enableAdvancedRASplitCost() const</div><div class="ttdoc">True if the subtarget should consider the cost of local intervals created by a split candidate when c...</div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8cpp_source.html#l00049">TargetSubtargetInfo.cpp:49</a></div></div>
<div class="ttc" id="SmallVector_8h_html"><div class="ttname"><a href="SmallVector_8h.html">SmallVector.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1BitmaskEnumDetail_html_a57281a2e15e74e18c8697f5db821262b"><div class="ttname"><a href="namespacellvm_1_1BitmaskEnumDetail.html#a57281a2e15e74e18c8697f5db821262b">llvm::BitmaskEnumDetail::Mask</a></div><div class="ttdeci">std::underlying_type&lt; E &gt;::type Mask()</div><div class="ttdoc">Get a bitmask with 1s in all places up to the high-order bit of E&amp;#39;s largest value. </div><div class="ttdef"><b>Definition:</b> <a href="BitmaskEnum_8h_source.html#l00080">BitmaskEnum.h:80</a></div></div>
<div class="ttc" id="namespacellvm_html_aa85ac650785a53f42a7c2be9b789e21aa7a174c5ecacde605b3eab3f7996ab6c4"><div class="ttname"><a href="namespacellvm.html#aa85ac650785a53f42a7c2be9b789e21aa7a174c5ecacde605b3eab3f7996ab6c4">llvm::TT</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8h_source.html#l00496">ARMBaseInstrInfo.h:496</a></div></div>
<div class="ttc" id="IRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8cpp_source.html#l00093">IRTranslator.cpp:93</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSubtargetInfo_html_a97ec020f20d345ae76e9b1ff450b4ffa"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#a97ec020f20d345ae76e9b1ff450b4ffa">llvm::TargetSubtargetInfo::useAA</a></div><div class="ttdeci">virtual bool useAA() const</div><div class="ttdoc">Enable use of alias analysis during code generation (during MI scheduling, DAGCombine, etc.). </div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8cpp_source.html#l00061">TargetSubtargetInfo.cpp:61</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSubtargetInfo_html_a18d7f66f2f39f00745354d28aaf93a21"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#a18d7f66f2f39f00745354d28aaf93a21">llvm::TargetSubtargetInfo::getSelectionDAGInfo</a></div><div class="ttdeci">virtual const SelectionDAGTargetInfo * getSelectionDAGInfo() const</div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8h_source.html#l00100">TargetSubtargetInfo.h:100</a></div></div>
<div class="ttc" id="classllvm_1_1StringRef_html"><div class="ttname"><a href="classllvm_1_1StringRef.html">llvm::StringRef</a></div><div class="ttdoc">StringRef - Represent a constant reference to a string, i.e. </div><div class="ttdef"><b>Definition:</b> <a href="StringRef_8h_source.html#l00054">StringRef.h:54</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSubtargetInfo_html_ac2d0aeea41259fe1b74dce5c8dbb0de3"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#ac2d0aeea41259fe1b74dce5c8dbb0de3">llvm::TargetSubtargetInfo::getOptLevelToEnablePostRAScheduler</a></div><div class="ttdeci">virtual CodeGenOpt::Level getOptLevelToEnablePostRAScheduler() const</div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8h_source.html#l00260">TargetSubtargetInfo.h:260</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSubtargetInfo_html_a4e852ca8fe636c10037c8ffe179e78b6"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#a4e852ca8fe636c10037c8ffe179e78b6">llvm::TargetSubtargetInfo::getDAGScheduler</a></div><div class="ttdeci">virtual RegisterScheduler::FunctionPassCtor getDAGScheduler(CodeGenOpt::Level) const</div><div class="ttdoc">Target can subclass this hook to select a different DAG scheduler. </div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8h_source.html#l00115">TargetSubtargetInfo.h:115</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html"><div class="ttname"><a href="classllvm_1_1SUnit.html">llvm::SUnit</a></div><div class="ttdoc">Scheduling unit. This is a node in the scheduling DAG. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00242">ScheduleDAG.h:242</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Mar 24 2020 13:08:00 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
