// Seed: 1438991279
module module_0 (
    output supply0 id_0,
    input wand id_1
);
  uwire id_3;
  assign id_3 = {id_1};
  tri0 id_4;
  assign module_1.id_3 = 0;
  assign id_0 = 1;
  wire id_5;
  module_2 modCall_1 (
      id_5,
      id_5
  );
  assign modCall_1.id_2 = 0;
endmodule
module module_1 (
    output supply0 id_0,
    input tri1 id_1,
    input tri id_2,
    input tri0 id_3
);
  module_0 modCall_1 (
      id_0,
      id_2
  );
endmodule
module module_2 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  wire id_3;
  supply1 id_4;
  assign id_4 = 1;
  wire id_5;
  wire id_6;
  assign id_2 = 1;
  assign id_2 = 1;
  wire id_7;
endmodule
