Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.2 (win64) Build 2348494 Mon Oct  1 18:25:44 MDT 2018
| Date         : Thu May 30 20:56:13 2019
| Host         : LAPTOP-SPH3VMOC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file pipeline_control_sets_placed.rpt
| Design       : pipeline
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   168 |
| Unused register locations in slices containing registers |    18 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            2 |
|    16+ |          166 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              28 |            4 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             642 |          146 |
| Yes          | No                    | No                     |            8192 |         2078 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            2216 |          712 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------+---------------------------------+----------------------+------------------+----------------+
|        Clock Signal       |          Enable Signal          |   Set/Reset Signal   | Slice Load Count | Bel Load Count |
+---------------------------+---------------------------------+----------------------+------------------+----------------+
|  mips/A2/out_reg[36]_1[0] |                                 |                      |                1 |              4 |
|  mips/A2/out_reg[68]_0[0] |                                 |                      |                1 |              4 |
|  clk_IBUF_BUFG            |                                 |                      |                2 |             20 |
|  clk_IBUF_BUFG            |                                 | last/clear           |                8 |             64 |
|  clkreal_BUFG             | mips/A6/register_reg[5][31][0]  | rst_IBUF             |               18 |             64 |
|  clkreal_BUFG             | mips/A6/register_reg[3][31][0]  | rst_IBUF             |               22 |             64 |
|  clkreal_BUFG             | mips/A6/register_reg[29][31][0] | rst_IBUF             |               20 |             64 |
|  clkreal_BUFG             | mips/A2/E[0]                    | rst_IBUF             |               15 |             64 |
|  clkreal_BUFG             | mips/A5/RAM_reg[101][31][0]     |                      |               16 |             64 |
|  clkreal_BUFG             | mips/A5/RAM_reg[105][31][0]     |                      |               13 |             64 |
|  clkreal_BUFG             | mips/A5/RAM_reg[0][31][0]       |                      |               28 |             64 |
|  clkreal_BUFG             | mips/A5/RAM_reg[115][31][0]     |                      |               14 |             64 |
|  clkreal_BUFG             | mips/A5/RAM_reg[116][31][0]     |                      |               14 |             64 |
|  clkreal_BUFG             | mips/A5/RAM_reg[117][31][0]     |                      |               15 |             64 |
|  clkreal_BUFG             | mips/A5/RAM_reg[102][31][0]     |                      |               15 |             64 |
|  clkreal_BUFG             | mips/A5/RAM_reg[108][31][0]     |                      |               14 |             64 |
|  clkreal_BUFG             | mips/A5/RAM_reg[103][31][0]     |                      |               14 |             64 |
|  clkreal_BUFG             | mips/A5/RAM_reg[100][31][0]     |                      |               30 |             64 |
|  clkreal_BUFG             | mips/A5/RAM_reg[110][31][0]     |                      |               13 |             64 |
|  clkreal_BUFG             | mips/A5/E[0]                    |                      |                6 |             64 |
|  clkreal_BUFG             | mips/A5/RAM_reg[104][31][0]     |                      |               15 |             64 |
|  clkreal_BUFG             | mips/A5/RAM_reg[107][31][0]     |                      |               15 |             64 |
|  clkreal_BUFG             | mips/A5/RAM_reg[10][31][0]      |                      |               15 |             64 |
|  clkreal_BUFG             | mips/A5/RAM_reg[111][31][0]     |                      |               18 |             64 |
|  clkreal_BUFG             | mips/A5/RAM_reg[106][31][0]     |                      |               12 |             64 |
|  clkreal_BUFG             | mips/A5/RAM_reg[109][31][0]     |                      |               15 |             64 |
|  clkreal_BUFG             | mips/A5/RAM_reg[112][31][0]     |                      |               23 |             64 |
|  clkreal_BUFG             | mips/A5/RAM_reg[113][31][0]     |                      |               21 |             64 |
|  clkreal_BUFG             | mips/A5/RAM_reg[114][31][0]     |                      |               14 |             64 |
|  clkreal_BUFG             | mips/A5/RAM_reg[126][31][0]     |                      |               23 |             64 |
|  clkreal_BUFG             | mips/A5/RAM_reg[39][31][0]      |                      |               15 |             64 |
|  clkreal_BUFG             | mips/A5/RAM_reg[56][31][0]      |                      |               16 |             64 |
|  clkreal_BUFG             | mips/A5/RAM_reg[5][31][0]       |                      |                9 |             64 |
|  clkreal_BUFG             | mips/A5/RAM_reg[3][31][0]       |                      |               10 |             64 |
|  clkreal_BUFG             | mips/A5/RAM_reg[30][31][0]      |                      |               15 |             64 |
|  clkreal_BUFG             | mips/A5/RAM_reg[60][31][0]      |                      |               17 |             64 |
|  clkreal_BUFG             | mips/A5/RAM_reg[32][31][0]      |                      |               27 |             64 |
|  clkreal_BUFG             | mips/A5/RAM_reg[118][31][0]     |                      |               14 |             64 |
|  clkreal_BUFG             | mips/A5/RAM_reg[19][31][0]      |                      |               14 |             64 |
|  clkreal_BUFG             | mips/A5/RAM_reg[50][31][0]      |                      |               20 |             64 |
|  clkreal_BUFG             | mips/A5/RAM_reg[31][31][0]      |                      |               24 |             64 |
|  clkreal_BUFG             | mips/A5/RAM_reg[13][31][0]      |                      |                9 |             64 |
|  clkreal_BUFG             | mips/A5/RAM_reg[15][31][0]      |                      |               13 |             64 |
|  clkreal_BUFG             | mips/A5/RAM_reg[28][31][0]      |                      |               15 |             64 |
|  clkreal_BUFG             | mips/A5/RAM_reg[36][31][0]      |                      |               15 |             64 |
|  clkreal_BUFG             | mips/A5/RAM_reg[45][31][0]      |                      |               15 |             64 |
|  clkreal_BUFG             | mips/A5/RAM_reg[27][31][0]      |                      |               16 |             64 |
|  clkreal_BUFG             | mips/A5/RAM_reg[47][31][0]      |                      |               27 |             64 |
|  clkreal_BUFG             | mips/A5/RAM_reg[21][31][0]      |                      |               11 |             64 |
|  clkreal_BUFG             | mips/A5/RAM_reg[53][31][0]      |                      |               14 |             64 |
|  clkreal_BUFG             | mips/A5/RAM_reg[57][31][0]      |                      |               15 |             64 |
|  clkreal_BUFG             | mips/A5/RAM_reg[58][31][0]      |                      |               15 |             64 |
|  clkreal_BUFG             | mips/A5/RAM_reg[119][31][0]     |                      |               15 |             64 |
|  clkreal_BUFG             | mips/A5/RAM_reg[18][31][0]      |                      |               14 |             64 |
|  clkreal_BUFG             | mips/A5/RAM_reg[23][31][0]      |                      |               10 |             64 |
|  clkreal_BUFG             | mips/A5/RAM_reg[34][31][0]      |                      |               15 |             64 |
|  clkreal_BUFG             | mips/A5/RAM_reg[40][31][0]      |                      |               14 |             64 |
|  clkreal_BUFG             | mips/A5/RAM_reg[41][31][0]      |                      |               15 |             64 |
|  clkreal_BUFG             | mips/A5/RAM_reg[22][31][0]      |                      |               12 |             64 |
|  clkreal_BUFG             | mips/A5/RAM_reg[42][31][0]      |                      |               13 |             64 |
|  clkreal_BUFG             | mips/A5/RAM_reg[122][31][0]     |                      |               12 |             64 |
|  clkreal_BUFG             | mips/A5/RAM_reg[14][31][0]      |                      |               11 |             64 |
|  clkreal_BUFG             | mips/A5/RAM_reg[1][31][0]       |                      |                8 |             64 |
|  clkreal_BUFG             | mips/A5/RAM_reg[17][31][0]      |                      |               16 |             64 |
|  clkreal_BUFG             | mips/A5/RAM_reg[24][31][0]      |                      |               13 |             64 |
|  clkreal_BUFG             | mips/A5/RAM_reg[35][31][0]      |                      |               13 |             64 |
|  clkreal_BUFG             | mips/A5/RAM_reg[124][31][0]     |                      |               13 |             64 |
|  clkreal_BUFG             | mips/A5/RAM_reg[11][31][0]      |                      |               12 |             64 |
|  clkreal_BUFG             | mips/A5/RAM_reg[120][31][0]     |                      |               14 |             64 |
|  clkreal_BUFG             | mips/A5/RAM_reg[16][31][0]      |                      |               27 |             64 |
|  clkreal_BUFG             | mips/A5/RAM_reg[20][31][0]      |                      |               15 |             64 |
|  clkreal_BUFG             | mips/A5/RAM_reg[125][31][0]     |                      |               12 |             64 |
|  clkreal_BUFG             | mips/A5/RAM_reg[33][31][0]      |                      |               20 |             64 |
|  clkreal_BUFG             | mips/A5/RAM_reg[37][31][0]      |                      |               13 |             64 |
|  clkreal_BUFG             | mips/A5/RAM_reg[43][31][0]      |                      |               16 |             64 |
|  clkreal_BUFG             | mips/A5/RAM_reg[127][31][0]     |                      |               27 |             64 |
|  clkreal_BUFG             | mips/A5/RAM_reg[29][31][0]      |                      |               12 |             64 |
|  clkreal_BUFG             | mips/A5/RAM_reg[46][31][0]      |                      |               14 |             64 |
|  clkreal_BUFG             | mips/A5/RAM_reg[48][31][0]      |                      |               29 |             64 |
|  clkreal_BUFG             | mips/A5/RAM_reg[44][31][0]      |                      |               15 |             64 |
|  clkreal_BUFG             | mips/A5/RAM_reg[121][31][0]     |                      |               12 |             64 |
|  clkreal_BUFG             | mips/A5/RAM_reg[25][31][0]      |                      |               15 |             64 |
|  clkreal_BUFG             | mips/A5/RAM_reg[38][31][0]      |                      |               14 |             64 |
|  clkreal_BUFG             | mips/A5/RAM_reg[123][31][0]     |                      |               16 |             64 |
|  clkreal_BUFG             | mips/A5/RAM_reg[49][31][0]      |                      |               18 |             64 |
|  clkreal_BUFG             | mips/A5/RAM_reg[4][31][0]       |                      |               10 |             64 |
|  clkreal_BUFG             | mips/A5/RAM_reg[12][31][0]      |                      |                7 |             64 |
|  clkreal_BUFG             | mips/A5/RAM_reg[51][31][0]      |                      |               19 |             64 |
|  clkreal_BUFG             | mips/A5/RAM_reg[54][31][0]      |                      |               14 |             64 |
|  clkreal_BUFG             | mips/A5/RAM_reg[52][31][0]      |                      |               15 |             64 |
|  clkreal_BUFG             | mips/A5/RAM_reg[55][31][0]      |                      |               16 |             64 |
|  clkreal_BUFG             | mips/A5/RAM_reg[59][31][0]      |                      |               16 |             64 |
|  clkreal_BUFG             | mips/A5/RAM_reg[26][31][0]      |                      |               14 |             64 |
|  clkreal_BUFG             | mips/A5/RAM_reg[98][31][0]      |                      |               20 |             64 |
|  clkreal_BUFG             | mips/A5/RAM_reg[61][31][0]      |                      |               18 |             64 |
|  clkreal_BUFG             | mips/A5/RAM_reg[63][31][0]      |                      |               27 |             64 |
|  clkreal_BUFG             | mips/A5/RAM_reg[70][31][0]      |                      |               17 |             64 |
|  clkreal_BUFG             | mips/A5/RAM_reg[72][31][0]      |                      |               20 |             64 |
|  clkreal_BUFG             | mips/A5/RAM_reg[73][31][0]      |                      |               19 |             64 |
|  clkreal_BUFG             | mips/A5/RAM_reg[79][31][0]      |                      |               27 |             64 |
|  clkreal_BUFG             | mips/A5/RAM_reg[88][31][0]      |                      |               12 |             64 |
|  clkreal_BUFG             | mips/A5/RAM_reg[91][31][0]      |                      |               17 |             64 |
|  clkreal_BUFG             | mips/A5/RAM_reg[66][31][0]      |                      |               15 |             64 |
|  clkreal_BUFG             | mips/A5/RAM_reg[6][31][0]       |                      |               11 |             64 |
|  clkreal_BUFG             | mips/A5/RAM_reg[71][31][0]      |                      |               17 |             64 |
|  clkreal_BUFG             | mips/A5/RAM_reg[78][31][0]      |                      |               25 |             64 |
|  clkreal_BUFG             | mips/A5/RAM_reg[65][31][0]      |                      |               19 |             64 |
|  clkreal_BUFG             | mips/A5/RAM_reg[84][31][0]      |                      |               14 |             64 |
|  clkreal_BUFG             | mips/A5/RAM_reg[85][31][0]      |                      |               14 |             64 |
|  clkreal_BUFG             | mips/A5/RAM_reg[92][31][0]      |                      |               14 |             64 |
|  clkreal_BUFG             | mips/A5/RAM_reg[99][31][0]      |                      |               23 |             64 |
|  clkreal_BUFG             | mips/A5/RAM_reg[97][31][0]      |                      |               18 |             64 |
|  clkreal_BUFG             | mips/A5/RAM_reg[67][31][0]      |                      |               19 |             64 |
|  clkreal_BUFG             | mips/A5/RAM_reg[77][31][0]      |                      |               22 |             64 |
|  clkreal_BUFG             | mips/A5/RAM_reg[76][31][0]      |                      |               19 |             64 |
|  clkreal_BUFG             | mips/A5/RAM_reg[64][31][0]      |                      |               31 |             64 |
|  clkreal_BUFG             | mips/A5/RAM_reg[81][31][0]      |                      |               16 |             64 |
|  clkreal_BUFG             | mips/A5/RAM_reg[89][31][0]      |                      |               10 |             64 |
|  clkreal_BUFG             | mips/A5/RAM_reg[94][31][0]      |                      |               18 |             64 |
|  clkreal_BUFG             | mips/A5/RAM_reg[96][31][0]      |                      |               17 |             64 |
|  clkreal_BUFG             | mips/A5/RAM_reg[9][31][0]       |                      |               27 |             64 |
|  clkreal_BUFG             | mips/A5/RAM_reg[8][31][0]       |                      |               13 |             64 |
|  clkreal_BUFG             | mips/A5/RAM_reg[74][31][0]      |                      |               15 |             64 |
|  clkreal_BUFG             | mips/A5/RAM_reg[90][31][0]      |                      |               14 |             64 |
|  clkreal_BUFG             | mips/A5/RAM_reg[69][31][0]      |                      |               14 |             64 |
|  clkreal_BUFG             | mips/A5/RAM_reg[82][31][0]      |                      |               14 |             64 |
|  clkreal_BUFG             | mips/A5/RAM_reg[93][31][0]      |                      |               13 |             64 |
|  clkreal_BUFG             | mips/A5/RAM_reg[83][31][0]      |                      |               13 |             64 |
|  clkreal_BUFG             | mips/A5/RAM_reg[68][31][0]      |                      |               15 |             64 |
|  clkreal_BUFG             | mips/A5/RAM_reg[75][31][0]      |                      |               17 |             64 |
|  clkreal_BUFG             | mips/A5/RAM_reg[7][31][0]       |                      |               13 |             64 |
|  clkreal_BUFG             | mips/A5/RAM_reg[86][31][0]      |                      |               14 |             64 |
|  clkreal_BUFG             | mips/A5/RAM_reg[62][31][0]      |                      |               17 |             64 |
|  clkreal_BUFG             | mips/A5/RAM_reg[80][31][0]      |                      |               28 |             64 |
|  clkreal_BUFG             | mips/A5/RAM_reg[87][31][0]      |                      |               12 |             64 |
|  clkreal_BUFG             | mips/A5/RAM_reg[95][31][0]      |                      |               25 |             64 |
|  clkreal_BUFG             | mips/A6/E[0]                    | rst_IBUF             |               26 |             64 |
|  clkreal_BUFG             | mips/A6/register_reg[10][31][0] | rst_IBUF             |               21 |             64 |
|  clkreal_BUFG             | mips/A6/register_reg[16][31][0] | rst_IBUF             |               15 |             64 |
|  clkreal_BUFG             | mips/A6/register_reg[1][31][0]  | rst_IBUF             |               17 |             64 |
|  clkreal_BUFG             | mips/A6/register_reg[22][31][0] | rst_IBUF             |               22 |             64 |
|  clkreal_BUFG             | mips/A6/register_reg[27][31][0] | rst_IBUF             |               24 |             64 |
|  clkreal_BUFG             | mips/A6/register_reg[12][31][0] | rst_IBUF             |               22 |             64 |
|  clkreal_BUFG             | mips/A6/register_reg[15][31][0] | rst_IBUF             |               23 |             64 |
|  clkreal_BUFG             | mips/A6/register_reg[25][31][0] | rst_IBUF             |               20 |             64 |
|  clkreal_BUFG             | mips/A6/register_reg[23][31][0] | rst_IBUF             |               23 |             64 |
|  clkreal_BUFG             | mips/A6/register_reg[13][31][0] | rst_IBUF             |               24 |             64 |
|  clkreal_BUFG             | mips/A6/register_reg[24][31][0] | rst_IBUF             |               19 |             64 |
|  clkreal_BUFG             | mips/A6/register_reg[17][31][0] | rst_IBUF             |               21 |             64 |
|  clkreal_BUFG             | mips/A6/register_reg[28][31][0] | rst_IBUF             |               23 |             64 |
|  clkreal_BUFG             | mips/A6/register_reg[11][31][0] | rst_IBUF             |               23 |             64 |
|  clkreal_BUFG             | mips/A6/register_reg[0][31][0]  | rst_IBUF             |               16 |             64 |
|  clkreal_BUFG             | mips/A6/register_reg[19][31][0] | rst_IBUF             |               23 |             64 |
|  clkreal_BUFG             | mips/A6/register_reg[20][31][0] | rst_IBUF             |               21 |             64 |
|  clkreal_BUFG             | mips/A6/register_reg[21][31][0] | rst_IBUF             |               23 |             64 |
|  clkreal_BUFG             | mips/A6/register_reg[26][31][0] | rst_IBUF             |               16 |             64 |
|  clkreal_BUFG             | mips/A6/register_reg[18][31][0] | rst_IBUF             |               18 |             64 |
|  clkreal_BUFG             | mips/A6/register_reg[14][31][0] | rst_IBUF             |               20 |             64 |
|  clkreal_BUFG             | mips/A6/register_reg[30][31][0] | rst_IBUF             |               23 |             64 |
|  clkreal_BUFG             | mips/A6/register_reg[2][31][0]  | rst_IBUF             |               22 |             64 |
|  clkreal_BUFG             | mips/A6/register_reg[8][31][0]  | rst_IBUF             |               21 |             64 |
|  clkreal_BUFG             | mips/A6/register_reg[9][31][0]  | rst_IBUF             |               28 |             64 |
|  clkreal_BUFG             | mips/A6/register_reg[7][31][0]  | rst_IBUF             |               25 |             64 |
|  clkreal_BUFG             | mips/A6/register_reg[6][31][0]  | rst_IBUF             |               20 |             64 |
|  clkreal_BUFG             | mips/A6/register_reg[4][31][0]  | rst_IBUF             |               24 |             64 |
|  clkreal_BUFG             | mips/A2/E[0]                    | mips/A1/SR[0]        |               14 |            104 |
|  clkreal_BUFG             |                                 | mips/A2/out_reg[0]_0 |               58 |            244 |
|  clkreal_BUFG             |                                 | rst_IBUF             |               80 |            334 |
+---------------------------+---------------------------------+----------------------+------------------+----------------+


