{
  "4111647512":
  {
    "nodes":
    [
      {
        "name":"stencil_2d.B0.runOnce"
        , "id":4111729280
        , "start":"0"
        , "end":"2"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"?"
            , "id":4130018992
            , "start":"1"
            , "end":"2"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"Unknown variable"
                , "Start Cycle":"1"
                , "Latency":"1"
              }
            ]
            , "type":"inst"
          }
        ]
      }
      , {
        "name":"stencil_2d.B1.start"
        , "id":4111675104
        , "start":"2"
        , "end":"11"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"?"
            , "id":4121831760
            , "start":"10"
            , "end":"11"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"Unknown variable"
                , "Start Cycle":"8"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp"
                  , "line":7
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"RD"
            , "id":4120632560
            , "start":"11"
            , "end":"11"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Stream Read"
                , "Width":"1 bit"
                , "Depth":"0"
                , "Stream Name":"call.stencil_2d"
                , "Stall-free":"No"
                , "Start Cycle":"9"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp"
                  , "line":7
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Cluster 0"
            , "id":4114942048
            , "start":"2"
            , "end":"10"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_wt_entry_stencil_2ds_c0_enter13_stencil_2d0"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"0"
                , "Cluster Latency":"8"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"Exit"
                , "id":4133142704
                , "start":"6"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Start Cycle":"4"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"16"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
        ]
      }
      , {
        "name":"stencil_2d.B2"
        , "id":4111675184
        , "start":"11"
        , "end":"20"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Cluster 1"
            , "id":4115226672
            , "start":"11"
            , "end":"20"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_for_cond4_preheader_stencil_2ds_c0_enter10514_stencil_2d1"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"0"
                , "Cluster Latency":"9"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"'r'"
                , "id":4131116592
                , "start":"15"
                , "end":"15"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'r'"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"*"
                , "id":4131117568
                , "start":"15"
                , "end":"16"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Multiply"
                    , "Constant Operand":"30 (0x1E)"
                    , "Start Cycle":"4"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp"
                      , "line":38
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":4130059488
                , "start":"15"
                , "end":"15"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"1 (0x1)"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":4131017200
                , "start":"16"
                , "end":"20"
                , "details":
                [
                  {
                    "type":"table"
                    , "Start Cycle":"5"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"128"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
        ]
      }
      , {
        "name":"stencil_2d.B4"
        , "id":4111675344
        , "start":"20"
        , "end":"28"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Cluster 3"
            , "id":4115655680
            , "start":"20"
            , "end":"28"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_for_cond8_preheader_stencil_2ds_c0_enter11415_stencil_2d4"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"0"
                , "Cluster Latency":"8"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"'c'"
                , "id":4131224608
                , "start":"24"
                , "end":"24"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'c'"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp"
                      , "line":27
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":4131157168
                , "start":"24"
                , "end":"24"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"1 (0x1)"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp"
                      , "line":27
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"sol"
                , "id":4131161312
                , "start":"24"
                , "end":"24"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"sol"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp"
                      , "line":38
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"?"
                , "id":4131158864
                , "start":"24"
                , "end":"24"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":4131061024
                , "start":"24"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Start Cycle":"4"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"256"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
        ]
      }
      , {
        "name":"stencil_2d.B6"
        , "id":4111675504
        , "start":"28"
        , "end":"40"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Cluster 4"
            , "id":4116153792
            , "start":"28"
            , "end":"40"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_for_cond12_preheader_stencil_2ds_c0_enter12916_stencil_2d9"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"0"
                , "Cluster Latency":"12"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"orig"
                , "id":4136359088
                , "start":"32"
                , "end":"32"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"orig"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'k1'"
                , "id":4136356576
                , "start":"33"
                , "end":"33"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'k1'"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp"
                      , "line":30
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"<<"
                , "id":4136357552
                , "start":"33"
                , "end":"33"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Left Shift"
                    , "Constant Operand":"1 (0x1)"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp"
                      , "line":30
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":4136358736
                , "start":"33"
                , "end":"33"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp"
                      , "line":30
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":4131528528
                , "start":"33"
                , "end":"33"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp"
                      , "line":34
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"*"
                , "id":4131529856
                , "start":"34"
                , "end":"36"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Multiply"
                    , "Constant Operand":"30 (0x1E)"
                    , "Start Cycle":"6"
                    , "Latency":"2"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp"
                      , "line":34
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":4121369392
                , "start":"33"
                , "end":"33"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"1 (0x1)"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp"
                      , "line":30
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"?"
                , "id":4131528880
                , "start":"35"
                , "end":"36"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Start Cycle":"7"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp"
                      , "line":27
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":4131530208
                , "start":"36"
                , "end":"36"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp"
                      , "line":34
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"?"
                , "id":4131253664
                , "start":"36"
                , "end":"36"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"sol"
                , "id":4131251216
                , "start":"36"
                , "end":"36"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"sol"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp"
                      , "line":38
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":4131081952
                , "start":"36"
                , "end":"40"
                , "details":
                [
                  {
                    "type":"table"
                    , "Start Cycle":"8"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"480"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
        ]
      }
      , {
        "name":"stencil_2d.B9"
        , "id":4111162864
        , "start":"40"
        , "end":"61"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Cluster 6"
            , "id":4116992960
            , "start":"41"
            , "end":"61"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_for_body15_stencil_2ds_c0_enter17017_stencil_2d1"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"1"
                , "Cluster Latency":"20"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"sol"
                , "id":4135366416
                , "start":"57"
                , "end":"57"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"sol"
                    , "Start Cycle":"17"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp"
                      , "line":22
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"sol"
                , "id":4131577536
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"sol"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp"
                      , "line":38
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"?"
                , "id":4131571856
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"?"
                , "id":4131128960
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"filter"
                , "id":4131100400
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"filter"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp"
                      , "line":30
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'k2'"
                , "id":4131097968
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'k2'"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp"
                      , "line":32
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":4135369200
                , "start":"43"
                , "end":"43"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"1 (0x1)"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp"
                      , "line":32
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":4131102832
                , "start":"43"
                , "end":"43"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp"
                      , "line":34
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":4131103536
                , "start":"43"
                , "end":"44"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Start Cycle":"3"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp"
                      , "line":34
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"LD"
                , "id":4117820864
                , "start":"44"
                , "end":"49"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Load"
                    , "Width":"32 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Start Cycle":"4"
                    , "Latency":"5"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp"
                      , "line":34
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"sol"
                , "id":4130763760
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"sol"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp"
                      , "line":27
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"?"
                , "id":4130721600
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp"
                      , "line":27
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"orig"
                , "id":4117826528
                , "start":"42"
                , "end":"42"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"orig"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp"
                      , "line":34
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":4131679024
                , "start":"43"
                , "end":"43"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp"
                      , "line":34
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":4131679728
                , "start":"43"
                , "end":"44"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Start Cycle":"3"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp"
                      , "line":34
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"LD"
                , "id":4131682368
                , "start":"44"
                , "end":"49"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Load"
                    , "Width":"32 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Start Cycle":"4"
                    , "Latency":"5"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp"
                      , "line":34
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"*"
                , "id":4135366064
                , "start":"49"
                , "end":"56"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Multiply"
                    , "Start Cycle":"9"
                    , "Latency":"7"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp"
                      , "line":34
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":4135368848
                , "start":"57"
                , "end":"57"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Start Cycle":"17"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp"
                      , "line":35
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Src"
                , "id":4130817296
                , "start":"57"
                , "end":"57"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Source"
                    , "Start Cycle":"17"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp"
                      , "line":35
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":4131769888
                , "start":"57"
                , "end":"61"
                , "details":
                [
                  {
                    "type":"table"
                    , "Start Cycle":"17"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"448"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
        ]
      }
      , {
        "name":"stencil_2d.B8"
        , "id":4111162784
        , "start":"61"
        , "end":"61"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
      }
      , {
        "name":"stencil_2d.B7"
        , "id":4111162704
        , "start":"61"
        , "end":"67"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Cluster 5"
            , "id":4116593984
            , "start":"61"
            , "end":"67"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_for_cond_cleanup10_stencil_2ds_c0_enter156_stencil_2d3"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"0"
                , "Cluster Latency":"6"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"+"
                , "id":4133206064
                , "start":"61"
                , "end":"61"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Start Cycle":"0"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp"
                      , "line":38
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":4133206768
                , "start":"61"
                , "end":"62"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Start Cycle":"0"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp"
                      , "line":38
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"ST"
                , "id":4130710928
                , "start":"62"
                , "end":"63"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Store"
                    , "Width":"32 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Start Cycle":"1"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp"
                      , "line":38
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":4131270032
                , "start":"63"
                , "end":"67"
                , "details":
                [
                  {
                    "type":"table"
                    , "Start Cycle":"2"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"8"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
        ]
      }
      , {
        "name":"stencil_2d.B5"
        , "id":4111675424
        , "start":"67"
        , "end":"67"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
      }
      , {
        "name":"stencil_2d.B3"
        , "id":4111675264
        , "start":"67"
        , "end":"73"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Cluster 2"
            , "id":4115470016
            , "start":"67"
            , "end":"72"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_for_cond_cleanup_stencil_2ds_c0_enter109_stencil_2d0"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"0"
                , "Cluster Latency":"5"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"FFwd Dest"
                , "id":4130965824
                , "start":"68"
                , "end":"68"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "Start Cycle":"1"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp"
                      , "line":35
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":4131040320
                , "start":"68"
                , "end":"72"
                , "details":
                [
                  {
                    "type":"table"
                    , "Start Cycle":"1"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"64"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
          , {
            "name":"WR"
            , "id":4130904656
            , "start":"72"
            , "end":"72"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Stream Write"
                , "Width":"32 bits"
                , "Depth":"0"
                , "Stream Name":"return.stencil_2d"
                , "Stall-free":"No"
                , "Start Cycle":"5"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp"
                  , "line":43
                }
              ]
            ]
            , "type":"inst"
          }
        ]
      }
    ]
    , "links":
    [
      {
        "from":4130965824
        , "to":4131040320
      }
      , {
        "from":4115470016
        , "to":4130904656
      }
      , {
        "from":4133206064
        , "to":4133206768
      }
      , {
        "from":4133206768
        , "to":4130710928
      }
      , {
        "from":4111162704
        , "to":4111675344
      }
      , {
        "from":4111162704
        , "to":4111675424
      }
      , {
        "from":4135368848
        , "to":4130817296
      }
      , {
        "from":4135368848
        , "to":4131769888
      }
      , {
        "from":4135366064
        , "to":4135368848
      }
      , {
        "from":4131679024
        , "to":4131679728
      }
      , {
        "from":4117826528
        , "to":4131679024
      }
      , {
        "from":4130763760
        , "to":4131769888
      }
      , {
        "from":4131102832
        , "to":4131103536
      }
      , {
        "from":4131100400
        , "to":4131102832
      }
      , {
        "from":4131128960
        , "to":4131769888
      }
      , {
        "from":4135366416
        , "to":4135368848
      }
      , {
        "from":4111675424
        , "to":4111675264
      }
      , {
        "from":4111675424
        , "to":4111675184
      }
      , {
        "from":4111675344
        , "to":4111675504
      }
      , {
        "from":4131224608
        , "to":4131061024
      }
      , {
        "from":4131224608
        , "to":4131157168
      }
      , {
        "from":4131103536
        , "to":4117820864
      }
      , {
        "from":4131577536
        , "to":4131769888
      }
      , {
        "from":4111675184
        , "to":4111675344
      }
      , {
        "from":4111729280
        , "to":4111675104
      }
      , {
        "from":4131116592
        , "to":4130059488
      }
      , {
        "from":4131116592
        , "to":4131017200
      }
      , {
        "from":4131116592
        , "to":4131117568
      }
      , {
        "from":4111675104
        , "to":4111675184
      }
      , {
        "from":4111675264
        , "to":4111675104
      }
      , {
        "from":4131161312
        , "to":4131061024
      }
      , {
        "from":4131679728
        , "to":4131682368
      }
      , {
        "from":4131117568
        , "to":4131017200
      }
      , {
        "from":4121831760
        , "to":4120632560
      }
      , {
        "from":4131528880
        , "to":4131081952
      }
      , {
        "from":4131528880
        , "to":4131530208
      }
      , {
        "from":4131253664
        , "to":4131081952
      }
      , {
        "from":4131158864
        , "to":4131061024
      }
      , {
        "from":4130721600
        , "to":4131769888
      }
      , {
        "from":4131251216
        , "to":4131081952
      }
      , {
        "from":4131682368
        , "to":4135366064
      }
      , {
        "from":4111675504
        , "to":4111162864
      }
      , {
        "from":4131529856
        , "to":4131530208
      }
      , {
        "from":4136359088
        , "to":4131081952
      }
      , {
        "from":4136359088
        , "to":4131528528
      }
      , {
        "from":4136356576
        , "to":4121369392
      }
      , {
        "from":4136356576
        , "to":4131528528
      }
      , {
        "from":4136356576
        , "to":4136357552
      }
      , {
        "from":4136356576
        , "to":4136358736
      }
      , {
        "from":4136357552
        , "to":4136358736
      }
      , {
        "from":4131097968
        , "to":4131102832
      }
      , {
        "from":4131097968
        , "to":4131679024
      }
      , {
        "from":4131097968
        , "to":4135369200
      }
      , {
        "from":4136358736
        , "to":4131081952
      }
      , {
        "from":4131528528
        , "to":4131529856
      }
      , {
        "from":4111162864
        , "to":4111162784
      }
      , {
        "from":4111162784
        , "to":4111162704
      }
      , {
        "from":4111162784
        , "to":4111675504
      }
      , {
        "from":4117820864
        , "to":4135366064
      }
      , {
        "from":4131530208
        , "to":4131081952
      }
    ]
  }
}
