part=xczu9eg-ffvb1156-2-e

[hls]
flow_target=vitis
package.output.format=xo
package.output.syn=1
syn.file=/home/tls/Dev/wonderland/AmdVitisProjects/VisionDisparity/src_nostruct_vga/disparity.c
syn.top=top_level
clock=6.67