
---------- Begin Simulation Statistics ----------
simSeconds                                   0.088781                       # Number of seconds simulated (Second)
simTicks                                  88781135000                       # Number of ticks simulated (Tick)
finalTick                                 88781135000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    235.64                       # Real time elapsed on the host (Second)
hostTickRate                                376761885                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     693848                       # Number of bytes of host memory used (Byte)
simInsts                                    100000000                       # Number of instructions simulated (Count)
simOps                                      100677219                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   424371                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     427245                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                        177562270                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.numInsts                         100000000                       # Number of instructions committed (Count)
system.cpu.numOps                           100677219                       # Number of ops (including micro ops) committed (Count)
system.cpu.numDiscardedOps                     485826                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.cpi                               1.775623                       # CPI: cycles per instruction ((Cycle/Count))
system.cpu.ipc                               0.563183                       # IPC: instructions per cycle ((Count/Cycle))
system.cpu.committedInstType_0::No_OpClass           47      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::IntAlu       40121112     39.85%     39.85% # Class of committed instruction (Count)
system.cpu.committedInstType_0::IntMult         20664      0.02%     39.87% # Class of committed instruction (Count)
system.cpu.committedInstType_0::IntDiv              4      0.00%     39.87% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatAdd            0      0.00%     39.87% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatCmp            0      0.00%     39.87% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatCvt            0      0.00%     39.87% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatMult            0      0.00%     39.87% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatMultAcc            0      0.00%     39.87% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatDiv            0      0.00%     39.87% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatMisc           16      0.00%     39.87% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatSqrt            0      0.00%     39.87% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdAdd            11      0.00%     39.87% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdAddAcc            0      0.00%     39.87% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdAlu            14      0.00%     39.87% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdCmp            29      0.00%     39.87% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdCvt             0      0.00%     39.87% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdMisc           19      0.00%     39.87% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdMult            0      0.00%     39.87% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdMultAcc            0      0.00%     39.87% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdShift            0      0.00%     39.87% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdShiftAcc            0      0.00%     39.87% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdDiv             0      0.00%     39.87% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdSqrt            0      0.00%     39.87% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatAdd            0      0.00%     39.87% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatAlu            0      0.00%     39.87% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatCmp            0      0.00%     39.87% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatCvt            0      0.00%     39.87% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatDiv            0      0.00%     39.87% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatMisc            0      0.00%     39.87% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatMult            0      0.00%     39.87% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatMultAcc            0      0.00%     39.87% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatSqrt            0      0.00%     39.87% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdReduceAdd            0      0.00%     39.87% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdReduceAlu            0      0.00%     39.87% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdReduceCmp            0      0.00%     39.87% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatReduceAdd            0      0.00%     39.87% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatReduceCmp            0      0.00%     39.87% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdAes             0      0.00%     39.87% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdAesMix            0      0.00%     39.87% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdSha1Hash            0      0.00%     39.87% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdSha1Hash2            0      0.00%     39.87% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdSha256Hash            0      0.00%     39.87% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdSha256Hash2            0      0.00%     39.87% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdShaSigma2            0      0.00%     39.87% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdShaSigma3            0      0.00%     39.87% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdPredAlu            0      0.00%     39.87% # Class of committed instruction (Count)
system.cpu.committedInstType_0::MemRead      47675348     47.35%     87.23% # Class of committed instruction (Count)
system.cpu.committedInstType_0::MemWrite     12859955     12.77%    100.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::total       100677219                       # Class of committed instruction (Count)
system.cpu.branchPred.lookups                 5719883                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           4581559                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect            185574                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              2946029                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                 2942879                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.998931                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                  138464                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                103                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups             303                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                166                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              137                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted          125                       # Number of mispredicted indirect branches. (Count)
system.cpu.dcache.demandHits::cpu.data       57715707                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          57715707                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data      57715707                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         57715707                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data       835876                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          835876                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data       835876                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         835876                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data  31543309500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total  31543309500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data  31543309500                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total  31543309500                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     58551583                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      58551583                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     58551583                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     58551583                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.014276                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.014276                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.014276                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.014276                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 37736.828788                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 37736.828788                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 37736.828788                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 37736.828788                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks       665004                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total            665004                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data        63642                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total         63642                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data        63642                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total        63642                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data       772234                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total       772234                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data       772234                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total       772234                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data  26384778500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total  26384778500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data  26384778500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total  26384778500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.013189                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.013189                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.013189                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.013189                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 34166.817959                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 34166.817959                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 34166.817959                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 34166.817959                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                 771212                       # number of replacements (Count)
system.cpu.dcache.LoadLockedReq.hits::cpu.data            2                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.hits::total            2                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.misses::cpu.data            2                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.misses::total            2                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.missLatency::cpu.data       164000                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.missLatency::total       164000                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.accesses::cpu.data            4                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.accesses::total            4                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.missRate::cpu.data     0.500000                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.missRate::total     0.500000                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMissLatency::cpu.data        82000                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMissLatency::total        82000                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.mshrMisses::cpu.data            2                       # number of LoadLockedReq MSHR misses (Count)
system.cpu.dcache.LoadLockedReq.mshrMisses::total            2                       # number of LoadLockedReq MSHR misses (Count)
system.cpu.dcache.LoadLockedReq.mshrMissLatency::cpu.data       162000                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.mshrMissLatency::total       162000                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.mshrMissRate::cpu.data     0.500000                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.mshrMissRate::total     0.500000                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::cpu.data        81000                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::total        81000                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.hits::cpu.data     45240591                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total        45240591                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data       459683                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total        459683                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data  11717309000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total  11717309000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data     45700274                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     45700274                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.010059                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.010059                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 25489.976788                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 25489.976788                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data           12                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total           12                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data       459671                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total       459671                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data  11256948500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total  11256948500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.010058                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.010058                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 24489.142234                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 24489.142234                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.StoreCondReq.hits::cpu.data            4                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.hits::total            4                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.accesses::cpu.data            4                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.StoreCondReq.accesses::total            4                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.hits::cpu.data           34                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.hits::total              34                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.accesses::cpu.data           34                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.accesses::total           34                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.misses::cpu.data            7                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.misses::total            7                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.missLatency::cpu.data       220000                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.missLatency::total       220000                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.accesses::cpu.data            7                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.accesses::total            7                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.missRate::cpu.data            1                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.missRate::total            1                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMissLatency::cpu.data 31428.571429                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMissLatency::total 31428.571429                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.mshrMisses::cpu.data            7                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMisses::total            7                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMissLatency::cpu.data       213000                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissLatency::total       213000                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissRate::cpu.data            1                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.mshrMissRate::total            1                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::cpu.data 30428.571429                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::total 30428.571429                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data     12475116                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total       12475116                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data       376186                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total       376186                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data  19825780500                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total  19825780500                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data     12851302                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total     12851302                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.029272                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.029272                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 52702.068923                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 52702.068923                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data        63630                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total        63630                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data       312556                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total       312556                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data  15127617000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total  15127617000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.024321                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.024321                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 48399.701174                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 48399.701174                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  88781135000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse          1009.666867                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             58487983                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs             772236                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              75.738483                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              177500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data  1009.666867                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.986003                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.986003                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0            5                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          274                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          743                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses          117875486                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses         117875486                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  88781135000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.fetch2.intInstructions            35753195                       # Number of integer instructions successfully decoded (Count)
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded (Count)
system.cpu.fetch2.vecInstructions                 101                       # Number of SIMD instructions successfully decoded (Count)
system.cpu.fetch2.loadInstructions           49187396                       # Number of memory load instructions successfully decoded (Count)
system.cpu.fetch2.storeInstructions          12860830                       # Number of memory store instructions successfully decoded (Count)
system.cpu.fetch2.amoInstructions                  40                       # Number of memory atomic instructions successfully decoded (Count)
system.cpu.icache.demandHits::cpu.inst       14975486                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total          14975486                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst      14975486                       # number of overall hits (Count)
system.cpu.icache.overallHits::total         14975486                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          909                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             909                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          909                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            909                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     71859500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     71859500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     71859500                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     71859500                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst     14976395                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total      14976395                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst     14976395                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total     14976395                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000061                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000061                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000061                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000061                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 79053.355336                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 79053.355336                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 79053.355336                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 79053.355336                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks          454                       # number of writebacks (Count)
system.cpu.icache.writebacks::total               454                       # number of writebacks (Count)
system.cpu.icache.demandMshrMisses::cpu.inst          909                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          909                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          909                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          909                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     70950500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     70950500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     70950500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     70950500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000061                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000061                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000061                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000061                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 78053.355336                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 78053.355336                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 78053.355336                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 78053.355336                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                    454                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst     14975486                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total        14975486                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          909                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           909                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     71859500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     71859500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst     14976395                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total     14976395                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000061                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000061                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 79053.355336                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 79053.355336                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          909                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          909                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     70950500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     70950500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000061                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000061                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 78053.355336                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 78053.355336                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  88781135000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           435.399629                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs             14976395                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                909                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs           16475.682068                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               87500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   435.399629                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.850390                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.850390                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          455                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::4          455                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.888672                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           29953699                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          29953699                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  88781135000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         0                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.dtb.flushTlbMva                      0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.dtb.flushTlbMvaAsid                  0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.dtb.flushTlbAsid                     0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  88781135000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         0                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.itb.flushTlbMva                      0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.itb.flushTlbMvaAsid                  0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.itb.flushTlbAsid                     0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  88781135000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   0                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.l2_shared.flushTlbMva                0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.l2_shared.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.l2_shared.flushTlbAsid               0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  0                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.stage2_dtb.flushTlbMva               0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.stage2_dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.stage2_dtb.flushTlbAsid              0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  88781135000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  0                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.stage2_itb.flushTlbMva               0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.stage2_itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.stage2_itb.flushTlbAsid              0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  88781135000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  88781135000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                  100677219                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    84                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                     51                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                 537075                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                    537126                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                    51                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                537075                       # number of overall hits (Count)
system.l2.overallHits::total                   537126                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                  858                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data               235154                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                  236012                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                 858                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data              235154                       # number of overall misses (Count)
system.l2.overallMisses::total                 236012                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst        69050500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data     19573613500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total        19642664000                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst       69050500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data    19573613500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total       19642664000                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst                909                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data             772229                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                773138                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst               909                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data            772229                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total               773138                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.943894                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.304513                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.305265                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.943894                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.304513                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.305265                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 80478.438228                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 83237.425262                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    83227.395217                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 80478.438228                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 83237.425262                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   83227.395217                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks               141418                       # number of writebacks (Count)
system.l2.writebacks::total                    141418                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst              858                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data           235154                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total              236012                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst             858                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data          235154                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total             236012                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst     60470500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data  17222073500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total    17282544000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst     60470500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data  17222073500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total   17282544000                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.943894                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.304513                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.305265                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.943894                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.304513                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.305265                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 70478.438228                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 73237.425262                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 73227.395217                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 70478.438228                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 73237.425262                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 73227.395217                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                         218945                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks         7310                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total           7310                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.InvalidateReq.misses::cpu.data            7                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.misses::total               7                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.accesses::cpu.data            7                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total             7                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.missRate::cpu.data            1                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.missRate::total             1                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMisses::cpu.data            7                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMisses::total            7                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMissLatency::cpu.data       132500                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissLatency::total       132500                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissRate::cpu.data            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMissRate::total            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.avgMshrMissLatency::cpu.data 18928.571429                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.InvalidateReq.avgMshrMissLatency::total 18928.571429                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.hits::cpu.inst              51                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                 51                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst           858                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total              858                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst     69050500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total     69050500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst          909                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total            909                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.943894                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.943894                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 80478.438228                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 80478.438228                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst          858                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total          858                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst     60470500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total     60470500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.943894                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.943894                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 70478.438228                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 70478.438228                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data             160784                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                160784                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data           151772                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total              151772                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data  12966669500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total    12966669500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data         312556                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total            312556                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.485583                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.485583                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 85435.188968                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 85435.188968                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data       151772                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total          151772                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data  11448949500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total  11448949500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.485583                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.485583                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 75435.188968                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 75435.188968                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data         376291                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total            376291                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data        83382                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total           83382                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data   6606944000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total   6606944000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data       459673                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total        459673                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.181394                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.181394                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 79237.053561                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 79237.053561                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data        83382                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total        83382                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data   5773124000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total   5773124000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.181394                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.181394                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 69237.053561                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 69237.053561                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks          454                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total              454                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks          454                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total          454                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks       665004                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total           665004                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks       665004                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total       665004                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  88781135000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                 31533.970798                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                      1537492                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                     251713                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       6.108115                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                       77000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks    2690.057698                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst       113.581839                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data     28730.331261                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.082094                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.003466                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.876780                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.962340                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024          32768                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::1                   21                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                  607                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 7337                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::4                24803                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                    1796522                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                   1796522                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  88781135000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples    141363.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples       858.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples    234163.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.005269698500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds         8307                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds         8307                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState              625192                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState             133220                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                      236012                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                     141418                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                    236012                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                   141418                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                    991                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                    55                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      25.11                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                236012                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6               141418                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                  212421                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                   22588                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                      12                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                   3898                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                   3993                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                   7852                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                   8413                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                   8390                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                   8408                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                   8448                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                   8367                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                   8373                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                   8376                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                   8375                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                   8405                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                   8376                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                   8354                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                   8380                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                   8319                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                   8308                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                   8307                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples         8307                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      28.291561                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     20.615418                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     66.820987                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-127          8151     98.12%     98.12% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::128-255           17      0.20%     98.33% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::256-383           41      0.49%     98.82% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::384-511            5      0.06%     98.88% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::512-639           88      1.06%     99.94% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::640-767            2      0.02%     99.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.01%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.01%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2688-2815            1      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total          8307                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples         8307                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      17.015168                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.980931                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      1.085003                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16             4301     51.78%     51.78% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17               79      0.95%     52.73% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18             3451     41.54%     94.27% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19              454      5.47%     99.74% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20               20      0.24%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21                2      0.02%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total          8307                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                   63424                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                15104768                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys              9050752                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              170134882.82167152                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              101944540.35758835                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   88770193000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     235196.44                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst        54912                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data     14986432                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks      9046080                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 618509.776879964396                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 168801987.043756544590                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 101891916.565382957458                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst          858                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data       235154                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks       141418                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst     25305000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data   7544816750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 2151460450500                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     29493.01                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     32084.58                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks  15213483.79                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst        54912                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data     15049856                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total       15104768                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst        54912                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        54912                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks      9050752                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total      9050752                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst          858                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data       235154                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total          236012                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks       141418                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total         141418                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst         618510                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      169516373                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         170134883                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst       618510                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total        618510                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    101944540                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        101944540                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    101944540                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst        618510                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     169516373                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        272079423                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts               235021                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts              141345                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0        14446                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1        14401                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2        14051                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3        15002                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4        14473                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5        14471                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6        15242                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7        15284                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8        15155                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9        13799                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10        15036                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11        14437                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12        14712                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13        14861                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14        15203                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15        14448                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0         8672                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1         8545                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2         8180                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3         9156                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4         8758                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5         8781                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6         9236                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7         9327                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8         9269                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9         8003                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10         9192                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11         8485                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12         8698                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13         9091                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14         9242                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15         8710                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat              3163478000                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat            1175105000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat         7570121750                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                13460.41                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           32210.41                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits              144482                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits              78218                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            61.48                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           55.34                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples       153666                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   156.751812                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean    98.273193                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   221.098646                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127       108792     70.80%     70.80% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255        22972     14.95%     85.75% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383         3027      1.97%     87.72% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511         1739      1.13%     88.85% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639         9132      5.94%     94.79% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767          633      0.41%     95.20% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895          989      0.64%     95.85% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023         1152      0.75%     96.60% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151         5230      3.40%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total       153666                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead              15041344                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten            9046080                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              169.420497                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              101.891917                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    2.12                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                1.32                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.80                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               59.17                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  88781135000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy       549944220                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy       292302285                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy      838021800                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy     368819100                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 7008125280.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy  23351815290                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy  14427269280                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy   46836297255                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   527.547854                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  37262048000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2964520000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  48554567000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy       547231020                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy       290860185                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy      840028140                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy     369001800                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 7008125280.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy  23384761860                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy  14399524800                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy   46839533085                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   527.584301                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  37187409000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2964520000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  48629206000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  88781135000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               84240                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        141418                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict             61402                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq             151772                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp            151772                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq          84240                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq              7                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port       674851                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  674851                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port     24155520                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 24155520                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             236019                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   236019    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               236019                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  88781135000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy          1076315000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy         1267714500                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         438839                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       202820                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp             460582                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty       806422                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean          454                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict           183735                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq            312556                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp           312556                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq            909                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq        459673                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq             7                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp            7                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         2272                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2315684                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                2317956                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        87232                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     91982912                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                92070144                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                          218945                       # Total snoops (Count)
system.tol2bus.snoopTraffic                   9050752                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples            992090                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.023624                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.151874                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                  968653     97.64%     97.64% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                   23437      2.36%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total              992090                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  88781135000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy         1437863500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy           1363500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy        1158347000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests       1544811                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests       771666                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops           23435                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops        23435                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)
system.cpu.idleCycles                        45580848                       # Total number of cycles that the object has spent stopped (Unspecified)
system.cpu.tickCycles                       131981422                       # Number of cycles that the object actually ticked (Unspecified)

---------- End Simulation Statistics   ----------
