# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'normlize' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'FP_div' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.1 [s].
alog -O2 -sve  -work real_design_final $dsn/src/normlize.v $dsn/src/fp_div.v $dsn/src/row_by_vector_with_control.v $dsn/src/matrix_by_vector_v3_with_control.v $dsn/src/delay.v $dsn/src/vxc_add_8_delay.v $dsn/src/8_organizer_with_control_row.v $dsn/src/2x1_mux.v $dsn/src/special.v $dsn/src/p_emap_8.v $dsn/src/multiply.v $dsn/src/rkold_prev.v $dsn/src/8x8_adder_with_start.v $dsn/src/vectorxvector_mxv_with_control.v $dsn/src/mantadd.v $dsn/src/inputieee_8_23_to_8_23.v $dsn/src/division.v $dsn/src/alu.v $dsn/src/adder_subtractor_with_start.v $dsn/src/8_dot_product_with_control_row.v $dsn/src/memp.v $dsn/src/decoder.v $dsn/src/parameters_mem.v $dsn/src/multiples_matrix.v $dsn/src/main_alu.v $dsn/src/fpadd.v $dsn/src/adder_subtractor_with_control_with_start.v $dsn/src/memr.v $dsn/src/mema.v $dsn/src/intmultiplier_usingdsp_24_24_48_unsigned_uid4.v $dsn/src/col_nos.v $dsn/src/multiples_fifo.v $dsn/src/vxc_add_8.v $dsn/src/tb.v $dsn/src/ap_total_mem.v $dsn/src/n_to_2n_demux.v $dsn/src/fpmultiplier_8_23_8_23_8_23_uid2.v $dsn/src/decoder_with_control.v $dsn/src/adder_subtractor_with_control.v $dsn/src/vxc_mul3_sub.v $dsn/src/vectorxvector_with_control.v $dsn/src/vxc_mul3_add.v $dsn/src/top_module.v $dsn/src/memx.v $dsn/src/memp_v2.v $dsn/src/control_unit.v $dsn/src/constants.v $dsn/src/8_dot_product_with_control.v $dsn/src/rounder.v $dsn/src/outputieee_8_23_to_8_23.v $dsn/src/fpalign.v $dsn/src/div_nr_wsticky.v $dsn/src/adder_subtractor.v $dsn/src/a_s.v $dsn/src/intadder_27_f180_uid7.v $dsn/src/intadder_33_f300_uid23.v $dsn/src/intadder_34_f180_uid18.v $dsn/src/intadder_42_f300_uid15.v $dsn/src/final1.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Info: VCP2876 row_by_vector_with_control.v : (45, 1): Implicit net declaration, symbol dot_product_finish has not been declared in module row_by_vector_with_control.
# Info: VCP2876 row_by_vector_with_control.v : (45, 1): Implicit net declaration, symbol prepare_my_new_input has not been declared in module row_by_vector_with_control.
# Info: VCP2876 8_organizer_with_control_row.v : (38, 1): Implicit net declaration, symbol ExE_finish_dash has not been declared in module Eight_Organizer_with_control_row.
# Info: VCP2876 vectorxvector_mxv_with_control.v : (35, 1): Implicit net declaration, symbol I_am_ready has not been declared in module vectorXvector_mXv_with_control.
# Info: VCP2876 alu.v : (134, 1): Implicit net declaration, symbol mXv1_finish has not been declared in module Alu.
# Info: VCP2876 top_module.v : (103, 1): Implicit net declaration, symbol outsider_read_now has not been declared in module top_module.
# Info: VCP2876 top_module.v : (110, 1): Implicit net declaration, symbol memoryP_write_enable has not been declared in module top_module.
# Info: VCP2876 top_module.v : (110, 1): Implicit net declaration, symbol memoryR_write_enable has not been declared in module top_module.
# Info: VCP2876 top_module.v : (110, 1): Implicit net declaration, symbol memoryX_write_enable has not been declared in module top_module.
# Info: VCP2876 top_module.v : (130, 1): Implicit net declaration, symbol finishP_v2 has not been declared in module top_module.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: memP decoder tb adder_subtractor_with_control IntAdder_27_f180_uid7 IntAdder_34_f180_uid18.
# $root top modules: memP decoder tb adder_subtractor_with_control IntAdder_27_f180_uid7 IntAdder_34_f180_uid18.
# Compile success 0 Errors 0 Warnings  Analysis time: 1[s].
# done
asim -O5 +access +w_nets +accb +accr +access +r +access +r+w tb
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'normlize' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'FP_div' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# KERNEL: PLI/VHPI kernel's engine initialization done.
# PLI: Loading library 'C:\Aldec\Active-HDL 9.1\bin\systf.dll'
# ELAB2: Create instances ...
# ELAB2: Warning: ELAB2_0051 8_organizer_with_control_row.v (39): Length of connection (32) does not match the length of port "ce" (1) on instance "/tb/uut/alu/alu/vXv1/vXv/E_O/final_adder"
# ELAB2: Warning: ELAB2_0051 8_organizer_with_control_row.v (39): Length of connection (32) does not match the length of port "ce" (1) on instance "/tb/uut/alu/alu/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder"
# ELAB2: Warning: ELAB2_0051 8_organizer_with_control_row.v (39): Length of connection (32) does not match the length of port "ce" (1) on instance "/tb/uut/alu/alu/mXv1_dash/instantiate_ROW_BY_VECTOR[1]/R/edomwcr/E_O/final_adder"
# ELAB2: Warning: ELAB2_0051 8_organizer_with_control_row.v (39): Length of connection (32) does not match the length of port "ce" (1) on instance "/tb/uut/alu/alu/mXv1_dash/instantiate_ROW_BY_VECTOR[2]/R/edomwcr/E_O/final_adder"
# ELAB2: Warning: ELAB2_0051 8_organizer_with_control_row.v (39): Length of connection (32) does not match the length of port "ce" (1) on instance "/tb/uut/alu/alu/mXv1_dash/instantiate_ROW_BY_VECTOR[3]/R/edomwcr/E_O/final_adder"
# ELAB2: Warning: ELAB2_0051 8_organizer_with_control_row.v (39): Length of connection (32) does not match the length of port "ce" (1) on instance "/tb/uut/alu/alu/vXv2/vXv/E_O/final_adder"
# ELAB2: Warning: ELAB2_0051 8_organizer_with_control_row.v (39): Length of connection (32) does not match the length of port "ce" (1) on instance "/tb/uut/alu/alu/vXv3/vXv/E_O/final_adder"
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Warning: 8_organizer_with_control_row.v (39): Length of connection (32) does not match the length of port 'op' (1) on instance '/tb/uut/alu/alu/vXv1/vXv/E_O/final_adder'.
# SLP: Warning: 8_dot_product_with_control.v (67): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/vXv1/vXv/instantiate_Multiplier[0]/m'.
# SLP: Warning: 8_dot_product_with_control.v (67): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/vXv1/vXv/instantiate_Multiplier[1]/m'.
# SLP: Warning: 8_dot_product_with_control.v (67): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/vXv1/vXv/instantiate_Multiplier[2]/m'.
# SLP: Warning: 8_dot_product_with_control.v (67): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/vXv1/vXv/instantiate_Multiplier[3]/m'.
# SLP: Warning: 8_dot_product_with_control_row.v (81): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/instantiate_Multiplier[0]/m'.
# SLP: Warning: 8_dot_product_with_control_row.v (81): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/instantiate_Multiplier[1]/m'.
# SLP: Warning: 8_dot_product_with_control_row.v (81): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/instantiate_Multiplier[2]/m'.
# SLP: Warning: 8_dot_product_with_control_row.v (81): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/instantiate_Multiplier[3]/m'.
# SLP: Warning: vxc_add_8_delay.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add1/vXv/instantiate_Multiplier[0]/m'.
# SLP: Warning: vxc_add_8_delay.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add1/vXv/instantiate_Multiplier[1]/m'.
# SLP: Warning: vxc_add_8_delay.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add1/vXv/instantiate_Multiplier[2]/m'.
# SLP: Warning: vxc_add_8_delay.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add1/vXv/instantiate_Multiplier[3]/m'.
# SLP: Warning: vxc_add_8_delay.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add1/vXv/instantiate_Multiplier[4]/m'.
# SLP: Warning: vxc_add_8_delay.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add1/vXv/instantiate_Multiplier[5]/m'.
# SLP: Warning: vxc_add_8_delay.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add1/vXv/instantiate_Multiplier[6]/m'.
# SLP: Warning: vxc_add_8_delay.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add1/vXv/instantiate_Multiplier[7]/m'.
# SLP: Warning: vxc_add_8.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add2/vXv/instantiate_Multiplier[0]/m'.
# SLP: Warning: vxc_add_8.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add2/vXv/instantiate_Multiplier[1]/m'.
# SLP: Warning: vxc_add_8.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add2/vXv/instantiate_Multiplier[2]/m'.
# SLP: Warning: vxc_add_8.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add2/vXv/instantiate_Multiplier[3]/m'.
# SLP: Warning: vxc_add_8.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add2/vXv/instantiate_Multiplier[4]/m'.
# SLP: Warning: vxc_add_8.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add2/vXv/instantiate_Multiplier[5]/m'.
# SLP: Warning: vxc_add_8.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add2/vXv/instantiate_Multiplier[6]/m'.
# SLP: Warning: vxc_add_8.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add2/vXv/instantiate_Multiplier[7]/m'.
# SLP: Warning: alu.v (145): Length of connection (11) does not match the length of port 'counter2' (32) on instance '/tb/uut/alu/alu/vXv2'.
# SLP: Warning: alu.v (159): Length of connection (11) does not match the length of port 'counter2' (32) on instance '/tb/uut/alu/alu/mul_add2'.
# SLP: Warning: main_alu.v (79): Length of connection (32) does not match the length of port 'read_address' (11) on instance '/tb/uut/alu/rk_prev'.
# SLP: Elaboration phase ... done : 0.3 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 1.5 [s]
# SLP: Finished : 1.7 [s]
# SLP: 0 primitives and 13380 (100.00%) other processes in SLP
# SLP: 86 (0.31%) signals in SLP and 27076 (96.66%) interface signals
# ELAB2: Elaboration final pass complete - time: 2.0 [s].
# KERNEL: SLP loading done - time: 0.1 [s].
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 38759 kB (elbread=1041 elab2=37005 kernel=712 sdf=0)
# KERNEL: ASDB file was created in location E:\files\ahmed\College\Graduation Project\June_Work\GIT_REPOS\real_design\real-design\real_design_work_space\real_design_final\src\wave.asdb
#  04:53 ã, 03 íæáíæ, 2016
#  Simulation has been initialized
#  Selected Top-Level: tb (tb)
run
# KERNEL: vXv2_finish
# KERNEL:           0 ::BETA  is 3df8f78e
# KERNEL:           1 ::BETA  is 3df8f78e
# KERNEL:           2 ::BETA  is 3df8f78e
# KERNEL:           3 ::BETA  is 3df8f78e
# KERNEL:           4 ::BETA  is 3df8f78e
# KERNEL:           5 ::BETA  is 3efaeff1
# KERNEL:           6 ::BETA  is 3efaeff1
# KERNEL:           7 ::BETA  is 3efaeff1
# KERNEL:           8 ::BETA  is 3efaeff1
# KERNEL:           9 ::BETA  is 3efaeff1
endsim
# KERNEL: stopped at time: 1416330 ns
#  Simulation has been stopped
asim -O5 +access +w_nets +accb +accr +access +r +access +r+w tb
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'normlize' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'FP_div' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# KERNEL: PLI/VHPI kernel's engine initialization done.
# PLI: Loading library 'C:\Aldec\Active-HDL 9.1\bin\systf.dll'
# ELAB2: Create instances ...
# ELAB2: Warning: ELAB2_0051 8_organizer_with_control_row.v (39): Length of connection (32) does not match the length of port "ce" (1) on instance "/tb/uut/alu/alu/vXv1/vXv/E_O/final_adder"
# ELAB2: Warning: ELAB2_0051 8_organizer_with_control_row.v (39): Length of connection (32) does not match the length of port "ce" (1) on instance "/tb/uut/alu/alu/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder"
# ELAB2: Warning: ELAB2_0051 8_organizer_with_control_row.v (39): Length of connection (32) does not match the length of port "ce" (1) on instance "/tb/uut/alu/alu/mXv1_dash/instantiate_ROW_BY_VECTOR[1]/R/edomwcr/E_O/final_adder"
# ELAB2: Warning: ELAB2_0051 8_organizer_with_control_row.v (39): Length of connection (32) does not match the length of port "ce" (1) on instance "/tb/uut/alu/alu/mXv1_dash/instantiate_ROW_BY_VECTOR[2]/R/edomwcr/E_O/final_adder"
# ELAB2: Warning: ELAB2_0051 8_organizer_with_control_row.v (39): Length of connection (32) does not match the length of port "ce" (1) on instance "/tb/uut/alu/alu/mXv1_dash/instantiate_ROW_BY_VECTOR[3]/R/edomwcr/E_O/final_adder"
# ELAB2: Warning: ELAB2_0051 8_organizer_with_control_row.v (39): Length of connection (32) does not match the length of port "ce" (1) on instance "/tb/uut/alu/alu/vXv2/vXv/E_O/final_adder"
# ELAB2: Warning: ELAB2_0051 8_organizer_with_control_row.v (39): Length of connection (32) does not match the length of port "ce" (1) on instance "/tb/uut/alu/alu/vXv3/vXv/E_O/final_adder"
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 13380 (100.00%) other processes in SLP
# SLP: 86 (0.31%) signals in SLP and 27076 (96.66%) interface signals
# ELAB2: Elaboration final pass complete - time: 0.3 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 38759 kB (elbread=1041 elab2=37005 kernel=712 sdf=0)
# KERNEL: ASDB file was created in location E:\files\ahmed\College\Graduation Project\June_Work\GIT_REPOS\real_design\real-design\real_design_work_space\real_design_final\src\wave.asdb
#  04:54 ã, 03 íæáíæ, 2016
#  Simulation has been initialized
#  Selected Top-Level: tb (tb)
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/i}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/first_time_flag}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem7_address}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem6_address}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem5_address}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem4_address}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem3_address}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem2_address}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem1_address}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem0_address}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/read_enable}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/read_enable_dash}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/mem}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem0_d}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem0_r}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem0_r_pipe}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem1_d}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem1_r}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem1_r_pipe}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem2_d}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem2_r}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem2_r_pipe}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem3_d}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem3_r}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem3_r_pipe}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem4_d}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem4_r}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem4_r_pipe}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem5_d}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem5_r}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem5_r_pipe}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem6_d}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem6_r}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem6_r_pipe}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem7_d}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem7_r}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem7_r_pipe}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/out7}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/out6}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/out5}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/out4}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/out3}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/out2}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/out1}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/out0}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/clk}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/input_data}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/read_preprocess}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/write_enable}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/write_address}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/col_nos}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/output_row}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/no_of_multiples}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/you_can_read}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/I_am_ready}
# 55 signal(s) traced.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'normlize' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'FP_div' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# KERNEL: PLI/VHPI kernel's engine initialization done.
# PLI: Loading library 'C:\Aldec\Active-HDL 9.1\bin\systf.dll'
# ELAB2: Create instances ...
# ELAB2: Warning: ELAB2_0051 8_organizer_with_control_row.v (39): Length of connection (32) does not match the length of port "ce" (1) on instance "/tb/uut/alu/alu/vXv1/vXv/E_O/final_adder"
# ELAB2: Warning: ELAB2_0051 8_organizer_with_control_row.v (39): Length of connection (32) does not match the length of port "ce" (1) on instance "/tb/uut/alu/alu/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder"
# ELAB2: Warning: ELAB2_0051 8_organizer_with_control_row.v (39): Length of connection (32) does not match the length of port "ce" (1) on instance "/tb/uut/alu/alu/mXv1_dash/instantiate_ROW_BY_VECTOR[1]/R/edomwcr/E_O/final_adder"
# ELAB2: Warning: ELAB2_0051 8_organizer_with_control_row.v (39): Length of connection (32) does not match the length of port "ce" (1) on instance "/tb/uut/alu/alu/mXv1_dash/instantiate_ROW_BY_VECTOR[2]/R/edomwcr/E_O/final_adder"
# ELAB2: Warning: ELAB2_0051 8_organizer_with_control_row.v (39): Length of connection (32) does not match the length of port "ce" (1) on instance "/tb/uut/alu/alu/mXv1_dash/instantiate_ROW_BY_VECTOR[3]/R/edomwcr/E_O/final_adder"
# ELAB2: Warning: ELAB2_0051 8_organizer_with_control_row.v (39): Length of connection (32) does not match the length of port "ce" (1) on instance "/tb/uut/alu/alu/vXv2/vXv/E_O/final_adder"
# ELAB2: Warning: ELAB2_0051 8_organizer_with_control_row.v (39): Length of connection (32) does not match the length of port "ce" (1) on instance "/tb/uut/alu/alu/vXv3/vXv/E_O/final_adder"
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 13380 (100.00%) other processes in SLP
# SLP: 86 (0.31%) signals in SLP and 27076 (96.66%) interface signals
# ELAB2: Elaboration final pass complete - time: 0.3 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 38759 kB (elbread=1041 elab2=37005 kernel=712 sdf=0)
# KERNEL: ASDB file was created in location E:\files\ahmed\College\Graduation Project\June_Work\GIT_REPOS\real_design\real-design\real_design_work_space\real_design_final\src\wave.asdb
#  04:55 ã, 03 íæáíæ, 2016
#  Simulation has been initialized
#  Selected Top-Level: tb (tb)
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/i' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/first_time_flag' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem7_address' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem6_address' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem5_address' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem4_address' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem3_address' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem2_address' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem1_address' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem0_address' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/read_enable' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/read_enable_dash' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/mem' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem0_d' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem0_r' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem0_r_pipe' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem1_d' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem1_r' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem1_r_pipe' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem2_d' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem2_r' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem2_r_pipe' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem3_d' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem3_r' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem3_r_pipe' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem4_d' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem4_r' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem4_r_pipe' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem5_d' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem5_r' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem5_r_pipe' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem6_d' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem6_r' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem6_r_pipe' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem7_d' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem7_r' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem7_r_pipe' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/out7' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/out6' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/out5' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/out4' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/out3' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/out2' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/out1' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/out0' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/clk' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/input_data' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/read_preprocess' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/write_enable' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/write_address' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/col_nos' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/output_row' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/no_of_multiples' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/you_can_read' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/I_am_ready' has already been traced
run 100 ns
# KERNEL: stopped at time: 100 ns
run 100 ns
# KERNEL: stopped at time: 200 ns
run 100 ns
# KERNEL: stopped at time: 300 ns
run 100 ns
# KERNEL: stopped at time: 400 ns
run 100 ns
# KERNEL: stopped at time: 500 ns
run 100 ns
# KERNEL: stopped at time: 600 ns
run 100 ns
# KERNEL: stopped at time: 700 ns
run 100 ns
# KERNEL: stopped at time: 800 ns
run 100 ns
# KERNEL: stopped at time: 900 ns
run 100 ns
# KERNEL: stopped at time: 1 us
run 100 ns
# KERNEL: stopped at time: 1100 ns
run 100 ns
# KERNEL: stopped at time: 1200 ns
run 100 ns
# KERNEL: stopped at time: 1300 ns
run 100 ns
# KERNEL: stopped at time: 1400 ns
run 100 ns
# KERNEL: stopped at time: 1500 ns
run 100 ns
# KERNEL: stopped at time: 1600 ns
run 100 ns
# KERNEL: stopped at time: 1700 ns
run 100 ns
# KERNEL: stopped at time: 1800 ns
alog -O2 -sve  -work real_design_final $dsn/src/normlize.v $dsn/src/fp_div.v $dsn/src/row_by_vector_with_control.v $dsn/src/matrix_by_vector_v3_with_control.v $dsn/src/delay.v $dsn/src/vxc_add_8_delay.v $dsn/src/8_organizer_with_control_row.v $dsn/src/2x1_mux.v $dsn/src/special.v $dsn/src/p_emap_8.v $dsn/src/multiply.v $dsn/src/rkold_prev.v $dsn/src/8x8_adder_with_start.v $dsn/src/vectorxvector_mxv_with_control.v $dsn/src/mantadd.v $dsn/src/inputieee_8_23_to_8_23.v $dsn/src/division.v $dsn/src/alu.v $dsn/src/adder_subtractor_with_start.v $dsn/src/8_dot_product_with_control_row.v $dsn/src/memp.v $dsn/src/decoder.v $dsn/src/parameters_mem.v $dsn/src/multiples_matrix.v $dsn/src/main_alu.v $dsn/src/fpadd.v $dsn/src/adder_subtractor_with_control_with_start.v $dsn/src/memr.v $dsn/src/mema.v $dsn/src/intmultiplier_usingdsp_24_24_48_unsigned_uid4.v $dsn/src/col_nos.v $dsn/src/multiples_fifo.v $dsn/src/vxc_add_8.v $dsn/src/tb.v $dsn/src/ap_total_mem.v $dsn/src/n_to_2n_demux.v $dsn/src/fpmultiplier_8_23_8_23_8_23_uid2.v $dsn/src/decoder_with_control.v $dsn/src/adder_subtractor_with_control.v $dsn/src/vxc_mul3_sub.v $dsn/src/vectorxvector_with_control.v $dsn/src/vxc_mul3_add.v $dsn/src/top_module.v $dsn/src/memx.v $dsn/src/memp_v2.v $dsn/src/control_unit.v $dsn/src/constants.v $dsn/src/8_dot_product_with_control.v $dsn/src/rounder.v $dsn/src/outputieee_8_23_to_8_23.v $dsn/src/fpalign.v $dsn/src/div_nr_wsticky.v $dsn/src/adder_subtractor.v $dsn/src/a_s.v $dsn/src/intadder_27_f180_uid7.v $dsn/src/intadder_33_f300_uid23.v $dsn/src/intadder_34_f180_uid18.v $dsn/src/intadder_42_f300_uid15.v $dsn/src/final1.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Info: VCP2876 row_by_vector_with_control.v : (45, 1): Implicit net declaration, symbol dot_product_finish has not been declared in module row_by_vector_with_control.
# Info: VCP2876 row_by_vector_with_control.v : (45, 1): Implicit net declaration, symbol prepare_my_new_input has not been declared in module row_by_vector_with_control.
# Info: VCP2876 8_organizer_with_control_row.v : (38, 1): Implicit net declaration, symbol ExE_finish_dash has not been declared in module Eight_Organizer_with_control_row.
# Info: VCP2876 vectorxvector_mxv_with_control.v : (35, 1): Implicit net declaration, symbol I_am_ready has not been declared in module vectorXvector_mXv_with_control.
# Info: VCP2876 alu.v : (134, 1): Implicit net declaration, symbol mXv1_finish has not been declared in module Alu.
# Info: VCP2876 top_module.v : (103, 1): Implicit net declaration, symbol outsider_read_now has not been declared in module top_module.
# Info: VCP2876 top_module.v : (110, 1): Implicit net declaration, symbol memoryP_write_enable has not been declared in module top_module.
# Info: VCP2876 top_module.v : (110, 1): Implicit net declaration, symbol memoryR_write_enable has not been declared in module top_module.
# Info: VCP2876 top_module.v : (110, 1): Implicit net declaration, symbol memoryX_write_enable has not been declared in module top_module.
# Info: VCP2876 top_module.v : (130, 1): Implicit net declaration, symbol finishP_v2 has not been declared in module top_module.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: memP decoder tb adder_subtractor_with_control IntAdder_27_f180_uid7 IntAdder_34_f180_uid18.
# $root top modules: memP decoder tb adder_subtractor_with_control IntAdder_27_f180_uid7 IntAdder_34_f180_uid18.
# Compile success 0 Errors 0 Warnings  Analysis time: 1[s].
# done
run
# KERNEL: vXv2_finish
# KERNEL:           0 ::BETA  is 3df8f78e
# KERNEL:           1 ::BETA  is 3df8f78e
# KERNEL:           2 ::BETA  is 3df8f78e
# KERNEL:           3 ::BETA  is 3df8f78e
# KERNEL:           4 ::BETA  is 3df8f78e
endsim
# KERNEL: stopped at time: 956510 ns
#  Simulation has been stopped
alog -O2 -sve  -work real_design_final $dsn/src/normlize.v $dsn/src/fp_div.v $dsn/src/row_by_vector_with_control.v $dsn/src/matrix_by_vector_v3_with_control.v $dsn/src/delay.v $dsn/src/vxc_add_8_delay.v $dsn/src/8_organizer_with_control_row.v $dsn/src/2x1_mux.v $dsn/src/special.v $dsn/src/p_emap_8.v $dsn/src/multiply.v $dsn/src/rkold_prev.v $dsn/src/8x8_adder_with_start.v $dsn/src/vectorxvector_mxv_with_control.v $dsn/src/mantadd.v $dsn/src/inputieee_8_23_to_8_23.v $dsn/src/division.v $dsn/src/alu.v $dsn/src/adder_subtractor_with_start.v $dsn/src/8_dot_product_with_control_row.v $dsn/src/memp.v $dsn/src/decoder.v $dsn/src/parameters_mem.v $dsn/src/multiples_matrix.v $dsn/src/main_alu.v $dsn/src/fpadd.v $dsn/src/adder_subtractor_with_control_with_start.v $dsn/src/memr.v $dsn/src/mema.v $dsn/src/intmultiplier_usingdsp_24_24_48_unsigned_uid4.v $dsn/src/col_nos.v $dsn/src/multiples_fifo.v $dsn/src/vxc_add_8.v $dsn/src/tb.v $dsn/src/ap_total_mem.v $dsn/src/n_to_2n_demux.v $dsn/src/fpmultiplier_8_23_8_23_8_23_uid2.v $dsn/src/decoder_with_control.v $dsn/src/adder_subtractor_with_control.v $dsn/src/vxc_mul3_sub.v $dsn/src/vectorxvector_with_control.v $dsn/src/vxc_mul3_add.v $dsn/src/top_module.v $dsn/src/memx.v $dsn/src/memp_v2.v $dsn/src/control_unit.v $dsn/src/constants.v $dsn/src/8_dot_product_with_control.v $dsn/src/rounder.v $dsn/src/outputieee_8_23_to_8_23.v $dsn/src/fpalign.v $dsn/src/div_nr_wsticky.v $dsn/src/adder_subtractor.v $dsn/src/a_s.v $dsn/src/intadder_27_f180_uid7.v $dsn/src/intadder_33_f300_uid23.v $dsn/src/intadder_34_f180_uid18.v $dsn/src/intadder_42_f300_uid15.v $dsn/src/final1.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Info: VCP2876 row_by_vector_with_control.v : (45, 1): Implicit net declaration, symbol dot_product_finish has not been declared in module row_by_vector_with_control.
# Info: VCP2876 row_by_vector_with_control.v : (45, 1): Implicit net declaration, symbol prepare_my_new_input has not been declared in module row_by_vector_with_control.
# Info: VCP2876 8_organizer_with_control_row.v : (38, 1): Implicit net declaration, symbol ExE_finish_dash has not been declared in module Eight_Organizer_with_control_row.
# Info: VCP2876 vectorxvector_mxv_with_control.v : (35, 1): Implicit net declaration, symbol I_am_ready has not been declared in module vectorXvector_mXv_with_control.
# Info: VCP2876 alu.v : (134, 1): Implicit net declaration, symbol mXv1_finish has not been declared in module Alu.
# Info: VCP2876 top_module.v : (103, 1): Implicit net declaration, symbol outsider_read_now has not been declared in module top_module.
# Info: VCP2876 top_module.v : (110, 1): Implicit net declaration, symbol memoryP_write_enable has not been declared in module top_module.
# Info: VCP2876 top_module.v : (110, 1): Implicit net declaration, symbol memoryR_write_enable has not been declared in module top_module.
# Info: VCP2876 top_module.v : (110, 1): Implicit net declaration, symbol memoryX_write_enable has not been declared in module top_module.
# Info: VCP2876 top_module.v : (130, 1): Implicit net declaration, symbol finishP_v2 has not been declared in module top_module.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: memP decoder tb adder_subtractor_with_control IntAdder_27_f180_uid7 IntAdder_34_f180_uid18.
# $root top modules: memP decoder tb adder_subtractor_with_control IntAdder_27_f180_uid7 IntAdder_34_f180_uid18.
# Compile success 0 Errors 0 Warnings  Analysis time: 1[s].
# done
asim -O5 +access +w_nets +accb +accr +access +r +access +r+w tb
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'normlize' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'FP_div' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# KERNEL: PLI/VHPI kernel's engine initialization done.
# PLI: Loading library 'C:\Aldec\Active-HDL 9.1\bin\systf.dll'
# ELAB2: Create instances ...
# ELAB2: Warning: ELAB2_0051 8_organizer_with_control_row.v (39): Length of connection (32) does not match the length of port "ce" (1) on instance "/tb/uut/alu/alu/vXv1/vXv/E_O/final_adder"
# ELAB2: Warning: ELAB2_0051 8_organizer_with_control_row.v (39): Length of connection (32) does not match the length of port "ce" (1) on instance "/tb/uut/alu/alu/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder"
# ELAB2: Warning: ELAB2_0051 8_organizer_with_control_row.v (39): Length of connection (32) does not match the length of port "ce" (1) on instance "/tb/uut/alu/alu/mXv1_dash/instantiate_ROW_BY_VECTOR[1]/R/edomwcr/E_O/final_adder"
# ELAB2: Warning: ELAB2_0051 8_organizer_with_control_row.v (39): Length of connection (32) does not match the length of port "ce" (1) on instance "/tb/uut/alu/alu/mXv1_dash/instantiate_ROW_BY_VECTOR[2]/R/edomwcr/E_O/final_adder"
# ELAB2: Warning: ELAB2_0051 8_organizer_with_control_row.v (39): Length of connection (32) does not match the length of port "ce" (1) on instance "/tb/uut/alu/alu/mXv1_dash/instantiate_ROW_BY_VECTOR[3]/R/edomwcr/E_O/final_adder"
# ELAB2: Warning: ELAB2_0051 8_organizer_with_control_row.v (39): Length of connection (32) does not match the length of port "ce" (1) on instance "/tb/uut/alu/alu/vXv2/vXv/E_O/final_adder"
# ELAB2: Warning: ELAB2_0051 8_organizer_with_control_row.v (39): Length of connection (32) does not match the length of port "ce" (1) on instance "/tb/uut/alu/alu/vXv3/vXv/E_O/final_adder"
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Warning: 8_organizer_with_control_row.v (39): Length of connection (32) does not match the length of port 'op' (1) on instance '/tb/uut/alu/alu/vXv1/vXv/E_O/final_adder'.
# SLP: Warning: 8_dot_product_with_control.v (67): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/vXv1/vXv/instantiate_Multiplier[0]/m'.
# SLP: Warning: 8_dot_product_with_control.v (67): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/vXv1/vXv/instantiate_Multiplier[1]/m'.
# SLP: Warning: 8_dot_product_with_control.v (67): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/vXv1/vXv/instantiate_Multiplier[2]/m'.
# SLP: Warning: 8_dot_product_with_control.v (67): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/vXv1/vXv/instantiate_Multiplier[3]/m'.
# SLP: Warning: 8_dot_product_with_control_row.v (81): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/instantiate_Multiplier[0]/m'.
# SLP: Warning: 8_dot_product_with_control_row.v (81): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/instantiate_Multiplier[1]/m'.
# SLP: Warning: 8_dot_product_with_control_row.v (81): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/instantiate_Multiplier[2]/m'.
# SLP: Warning: 8_dot_product_with_control_row.v (81): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/instantiate_Multiplier[3]/m'.
# SLP: Warning: vxc_add_8_delay.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add1/vXv/instantiate_Multiplier[0]/m'.
# SLP: Warning: vxc_add_8_delay.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add1/vXv/instantiate_Multiplier[1]/m'.
# SLP: Warning: vxc_add_8_delay.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add1/vXv/instantiate_Multiplier[2]/m'.
# SLP: Warning: vxc_add_8_delay.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add1/vXv/instantiate_Multiplier[3]/m'.
# SLP: Warning: vxc_add_8_delay.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add1/vXv/instantiate_Multiplier[4]/m'.
# SLP: Warning: vxc_add_8_delay.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add1/vXv/instantiate_Multiplier[5]/m'.
# SLP: Warning: vxc_add_8_delay.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add1/vXv/instantiate_Multiplier[6]/m'.
# SLP: Warning: vxc_add_8_delay.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add1/vXv/instantiate_Multiplier[7]/m'.
# SLP: Warning: vxc_add_8.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add2/vXv/instantiate_Multiplier[0]/m'.
# SLP: Warning: vxc_add_8.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add2/vXv/instantiate_Multiplier[1]/m'.
# SLP: Warning: vxc_add_8.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add2/vXv/instantiate_Multiplier[2]/m'.
# SLP: Warning: vxc_add_8.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add2/vXv/instantiate_Multiplier[3]/m'.
# SLP: Warning: vxc_add_8.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add2/vXv/instantiate_Multiplier[4]/m'.
# SLP: Warning: vxc_add_8.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add2/vXv/instantiate_Multiplier[5]/m'.
# SLP: Warning: vxc_add_8.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add2/vXv/instantiate_Multiplier[6]/m'.
# SLP: Warning: vxc_add_8.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add2/vXv/instantiate_Multiplier[7]/m'.
# SLP: Warning: alu.v (145): Length of connection (11) does not match the length of port 'counter2' (32) on instance '/tb/uut/alu/alu/vXv2'.
# SLP: Warning: alu.v (159): Length of connection (11) does not match the length of port 'counter2' (32) on instance '/tb/uut/alu/alu/mul_add2'.
# SLP: Warning: main_alu.v (79): Length of connection (32) does not match the length of port 'read_address' (11) on instance '/tb/uut/alu/rk_prev'.
# SLP: Elaboration phase ... done : 0.2 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 1.3 [s]
# SLP: Finished : 1.5 [s]
# SLP: 0 primitives and 13380 (100.00%) other processes in SLP
# SLP: 86 (0.31%) signals in SLP and 27080 (96.66%) interface signals
# ELAB2: Elaboration final pass complete - time: 1.8 [s].
# KERNEL: SLP loading done - time: 0.1 [s].
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 38760 kB (elbread=1041 elab2=37006 kernel=712 sdf=0)
# KERNEL: ASDB file was created in location E:\files\ahmed\College\Graduation Project\June_Work\GIT_REPOS\real_design\real-design\real_design_work_space\real_design_final\src\wave.asdb
#  05:31 ã, 03 íæáíæ, 2016
#  Simulation has been initialized
#  Selected Top-Level: tb (tb)
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/i}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/first_time_flag}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem7_address}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem6_address}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem5_address}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem4_address}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem3_address}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem2_address}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem1_address}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem0_address}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/read_enable}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/read_enable_dash}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/mem}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem0_d}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem0_r}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem0_r_pipe}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem1_d}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem1_r}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem1_r_pipe}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem2_d}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem2_r}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem2_r_pipe}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem3_d}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem3_r}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem3_r_pipe}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem4_d}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem4_r}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem4_r_pipe}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem5_d}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem5_r}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem5_r_pipe}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem6_d}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem6_r}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem6_r_pipe}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem7_d}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem7_r}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem7_r_pipe}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/out7}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/out6}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/out5}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/out4}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/out3}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/out2}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/out1}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/out1_dash}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/out0}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/clk}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/input_data}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/read_preprocess}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/write_enable}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/write_address}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/col_nos}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/output_row}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/no_of_multiples}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/you_can_read}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/I_am_ready}
# 56 signal(s) traced.
run 100 ns
# KERNEL: stopped at time: 100 ns
run 100 ns
# KERNEL: stopped at time: 200 ns
run 100 ns
# KERNEL: stopped at time: 300 ns
run 100 ns
# KERNEL: stopped at time: 400 ns
run 100 ns
# KERNEL: stopped at time: 500 ns
run 100 ns
# KERNEL: stopped at time: 600 ns
run 100 ns
# KERNEL: stopped at time: 700 ns
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'normlize' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'FP_div' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# KERNEL: PLI/VHPI kernel's engine initialization done.
# PLI: Loading library 'C:\Aldec\Active-HDL 9.1\bin\systf.dll'
# ELAB2: Create instances ...
# ELAB2: Warning: ELAB2_0051 8_organizer_with_control_row.v (39): Length of connection (32) does not match the length of port "ce" (1) on instance "/tb/uut/alu/alu/vXv1/vXv/E_O/final_adder"
# ELAB2: Warning: ELAB2_0051 8_organizer_with_control_row.v (39): Length of connection (32) does not match the length of port "ce" (1) on instance "/tb/uut/alu/alu/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder"
# ELAB2: Warning: ELAB2_0051 8_organizer_with_control_row.v (39): Length of connection (32) does not match the length of port "ce" (1) on instance "/tb/uut/alu/alu/mXv1_dash/instantiate_ROW_BY_VECTOR[1]/R/edomwcr/E_O/final_adder"
# ELAB2: Warning: ELAB2_0051 8_organizer_with_control_row.v (39): Length of connection (32) does not match the length of port "ce" (1) on instance "/tb/uut/alu/alu/mXv1_dash/instantiate_ROW_BY_VECTOR[2]/R/edomwcr/E_O/final_adder"
# ELAB2: Warning: ELAB2_0051 8_organizer_with_control_row.v (39): Length of connection (32) does not match the length of port "ce" (1) on instance "/tb/uut/alu/alu/mXv1_dash/instantiate_ROW_BY_VECTOR[3]/R/edomwcr/E_O/final_adder"
# ELAB2: Warning: ELAB2_0051 8_organizer_with_control_row.v (39): Length of connection (32) does not match the length of port "ce" (1) on instance "/tb/uut/alu/alu/vXv2/vXv/E_O/final_adder"
# ELAB2: Warning: ELAB2_0051 8_organizer_with_control_row.v (39): Length of connection (32) does not match the length of port "ce" (1) on instance "/tb/uut/alu/alu/vXv3/vXv/E_O/final_adder"
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 13380 (100.00%) other processes in SLP
# SLP: 86 (0.31%) signals in SLP and 27080 (96.66%) interface signals
# ELAB2: Elaboration final pass complete - time: 0.3 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 38760 kB (elbread=1041 elab2=37006 kernel=712 sdf=0)
# KERNEL: ASDB file was created in location E:\files\ahmed\College\Graduation Project\June_Work\GIT_REPOS\real_design\real-design\real_design_work_space\real_design_final\src\wave.asdb
#  05:31 ã, 03 íæáíæ, 2016
#  Simulation has been initialized
#  Selected Top-Level: tb (tb)
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/i' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/first_time_flag' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem7_address' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem6_address' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem5_address' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem4_address' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem3_address' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem2_address' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem1_address' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem0_address' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/read_enable' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/read_enable_dash' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/mem' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem0_d' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem0_r' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem0_r_pipe' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem1_d' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem1_r' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem1_r_pipe' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem2_d' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem2_r' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem2_r_pipe' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem3_d' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem3_r' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem3_r_pipe' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem4_d' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem4_r' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem4_r_pipe' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem5_d' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem5_r' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem5_r_pipe' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem6_d' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem6_r' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem6_r_pipe' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem7_d' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem7_r' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem7_r_pipe' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/out7' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/out6' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/out5' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/out4' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/out3' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/out2' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/out1' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/out1_dash' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/out0' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/clk' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/input_data' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/read_preprocess' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/write_enable' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/write_address' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/col_nos' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/output_row' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/no_of_multiples' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/you_can_read' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/I_am_ready' has already been traced
run
# KERNEL: vXv2_finish
# KERNEL:           0 ::BETA  is 3dccc227
# KERNEL:           1 ::BETA  is 3dccc227
# KERNEL:           2 ::BETA  is 3dccc227
# KERNEL:           3 ::BETA  is 3dccc227
# KERNEL:           4 ::BETA  is 3dccc227
# KERNEL:           5 ::BETA  is 3ee4c0ea
# KERNEL:           6 ::BETA  is 3ee4c0ea
# KERNEL:           7 ::BETA  is 3ee4c0ea
# KERNEL:           8 ::BETA  is 3ee4c0ea
# KERNEL:           9 ::BETA  is 3ee4c0ea
endsim
# KERNEL: stopped at time: 1205170 ns
#  Simulation has been stopped
alog -O2 -sve  -work real_design_final $dsn/src/normlize.v $dsn/src/fp_div.v $dsn/src/row_by_vector_with_control.v $dsn/src/matrix_by_vector_v3_with_control.v $dsn/src/delay.v $dsn/src/vxc_add_8_delay.v $dsn/src/8_organizer_with_control_row.v $dsn/src/2x1_mux.v $dsn/src/special.v $dsn/src/p_emap_8.v $dsn/src/multiply.v $dsn/src/rkold_prev.v $dsn/src/8x8_adder_with_start.v $dsn/src/vectorxvector_mxv_with_control.v $dsn/src/mantadd.v $dsn/src/inputieee_8_23_to_8_23.v $dsn/src/division.v $dsn/src/alu.v $dsn/src/adder_subtractor_with_start.v $dsn/src/8_dot_product_with_control_row.v $dsn/src/memp.v $dsn/src/decoder.v $dsn/src/parameters_mem.v $dsn/src/multiples_matrix.v $dsn/src/main_alu.v $dsn/src/fpadd.v $dsn/src/adder_subtractor_with_control_with_start.v $dsn/src/memr.v $dsn/src/mema.v $dsn/src/intmultiplier_usingdsp_24_24_48_unsigned_uid4.v $dsn/src/col_nos.v $dsn/src/multiples_fifo.v $dsn/src/vxc_add_8.v $dsn/src/tb.v $dsn/src/ap_total_mem.v $dsn/src/n_to_2n_demux.v $dsn/src/fpmultiplier_8_23_8_23_8_23_uid2.v $dsn/src/decoder_with_control.v $dsn/src/adder_subtractor_with_control.v $dsn/src/vxc_mul3_sub.v $dsn/src/vectorxvector_with_control.v $dsn/src/vxc_mul3_add.v $dsn/src/top_module.v $dsn/src/memx.v $dsn/src/memp_v2.v $dsn/src/control_unit.v $dsn/src/constants.v $dsn/src/8_dot_product_with_control.v $dsn/src/rounder.v $dsn/src/outputieee_8_23_to_8_23.v $dsn/src/fpalign.v $dsn/src/div_nr_wsticky.v $dsn/src/adder_subtractor.v $dsn/src/a_s.v $dsn/src/intadder_27_f180_uid7.v $dsn/src/intadder_33_f300_uid23.v $dsn/src/intadder_34_f180_uid18.v $dsn/src/intadder_42_f300_uid15.v $dsn/src/final1.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Info: VCP2876 row_by_vector_with_control.v : (45, 1): Implicit net declaration, symbol dot_product_finish has not been declared in module row_by_vector_with_control.
# Info: VCP2876 row_by_vector_with_control.v : (45, 1): Implicit net declaration, symbol prepare_my_new_input has not been declared in module row_by_vector_with_control.
# Info: VCP2876 8_organizer_with_control_row.v : (38, 1): Implicit net declaration, symbol ExE_finish_dash has not been declared in module Eight_Organizer_with_control_row.
# Info: VCP2876 vectorxvector_mxv_with_control.v : (35, 1): Implicit net declaration, symbol I_am_ready has not been declared in module vectorXvector_mXv_with_control.
# Info: VCP2876 alu.v : (134, 1): Implicit net declaration, symbol mXv1_finish has not been declared in module Alu.
# Info: VCP2876 top_module.v : (103, 1): Implicit net declaration, symbol outsider_read_now has not been declared in module top_module.
# Info: VCP2876 top_module.v : (110, 1): Implicit net declaration, symbol memoryP_write_enable has not been declared in module top_module.
# Info: VCP2876 top_module.v : (110, 1): Implicit net declaration, symbol memoryR_write_enable has not been declared in module top_module.
# Info: VCP2876 top_module.v : (110, 1): Implicit net declaration, symbol memoryX_write_enable has not been declared in module top_module.
# Info: VCP2876 top_module.v : (130, 1): Implicit net declaration, symbol finishP_v2 has not been declared in module top_module.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: memP decoder tb adder_subtractor_with_control IntAdder_27_f180_uid7 IntAdder_34_f180_uid18.
# $root top modules: memP decoder tb adder_subtractor_with_control IntAdder_27_f180_uid7 IntAdder_34_f180_uid18.
# Compile success 0 Errors 0 Warnings  Analysis time: 1[s].
# done
asim -O5 +access +w_nets +accb +accr +access +r +access +r+w tb
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'normlize' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'FP_div' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# KERNEL: PLI/VHPI kernel's engine initialization done.
# PLI: Loading library 'C:\Aldec\Active-HDL 9.1\bin\systf.dll'
# ELAB2: Create instances ...
# ELAB2: Warning: ELAB2_0051 8_organizer_with_control_row.v (39): Length of connection (32) does not match the length of port "ce" (1) on instance "/tb/uut/alu/alu/vXv1/vXv/E_O/final_adder"
# ELAB2: Warning: ELAB2_0051 8_organizer_with_control_row.v (39): Length of connection (32) does not match the length of port "ce" (1) on instance "/tb/uut/alu/alu/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder"
# ELAB2: Warning: ELAB2_0051 8_organizer_with_control_row.v (39): Length of connection (32) does not match the length of port "ce" (1) on instance "/tb/uut/alu/alu/mXv1_dash/instantiate_ROW_BY_VECTOR[1]/R/edomwcr/E_O/final_adder"
# ELAB2: Warning: ELAB2_0051 8_organizer_with_control_row.v (39): Length of connection (32) does not match the length of port "ce" (1) on instance "/tb/uut/alu/alu/mXv1_dash/instantiate_ROW_BY_VECTOR[2]/R/edomwcr/E_O/final_adder"
# ELAB2: Warning: ELAB2_0051 8_organizer_with_control_row.v (39): Length of connection (32) does not match the length of port "ce" (1) on instance "/tb/uut/alu/alu/mXv1_dash/instantiate_ROW_BY_VECTOR[3]/R/edomwcr/E_O/final_adder"
# ELAB2: Warning: ELAB2_0051 8_organizer_with_control_row.v (39): Length of connection (32) does not match the length of port "ce" (1) on instance "/tb/uut/alu/alu/vXv2/vXv/E_O/final_adder"
# ELAB2: Warning: ELAB2_0051 8_organizer_with_control_row.v (39): Length of connection (32) does not match the length of port "ce" (1) on instance "/tb/uut/alu/alu/vXv3/vXv/E_O/final_adder"
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Warning: 8_organizer_with_control_row.v (39): Length of connection (32) does not match the length of port 'op' (1) on instance '/tb/uut/alu/alu/vXv1/vXv/E_O/final_adder'.
# SLP: Warning: 8_dot_product_with_control.v (67): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/vXv1/vXv/instantiate_Multiplier[0]/m'.
# SLP: Warning: 8_dot_product_with_control.v (67): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/vXv1/vXv/instantiate_Multiplier[1]/m'.
# SLP: Warning: 8_dot_product_with_control.v (67): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/vXv1/vXv/instantiate_Multiplier[2]/m'.
# SLP: Warning: 8_dot_product_with_control.v (67): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/vXv1/vXv/instantiate_Multiplier[3]/m'.
# SLP: Warning: 8_dot_product_with_control_row.v (81): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/instantiate_Multiplier[0]/m'.
# SLP: Warning: 8_dot_product_with_control_row.v (81): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/instantiate_Multiplier[1]/m'.
# SLP: Warning: 8_dot_product_with_control_row.v (81): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/instantiate_Multiplier[2]/m'.
# SLP: Warning: 8_dot_product_with_control_row.v (81): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/instantiate_Multiplier[3]/m'.
# SLP: Warning: vxc_add_8_delay.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add1/vXv/instantiate_Multiplier[0]/m'.
# SLP: Warning: vxc_add_8_delay.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add1/vXv/instantiate_Multiplier[1]/m'.
# SLP: Warning: vxc_add_8_delay.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add1/vXv/instantiate_Multiplier[2]/m'.
# SLP: Warning: vxc_add_8_delay.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add1/vXv/instantiate_Multiplier[3]/m'.
# SLP: Warning: vxc_add_8_delay.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add1/vXv/instantiate_Multiplier[4]/m'.
# SLP: Warning: vxc_add_8_delay.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add1/vXv/instantiate_Multiplier[5]/m'.
# SLP: Warning: vxc_add_8_delay.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add1/vXv/instantiate_Multiplier[6]/m'.
# SLP: Warning: vxc_add_8_delay.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add1/vXv/instantiate_Multiplier[7]/m'.
# SLP: Warning: vxc_add_8.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add2/vXv/instantiate_Multiplier[0]/m'.
# SLP: Warning: vxc_add_8.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add2/vXv/instantiate_Multiplier[1]/m'.
# SLP: Warning: vxc_add_8.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add2/vXv/instantiate_Multiplier[2]/m'.
# SLP: Warning: vxc_add_8.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add2/vXv/instantiate_Multiplier[3]/m'.
# SLP: Warning: vxc_add_8.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add2/vXv/instantiate_Multiplier[4]/m'.
# SLP: Warning: vxc_add_8.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add2/vXv/instantiate_Multiplier[5]/m'.
# SLP: Warning: vxc_add_8.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add2/vXv/instantiate_Multiplier[6]/m'.
# SLP: Warning: vxc_add_8.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add2/vXv/instantiate_Multiplier[7]/m'.
# SLP: Warning: alu.v (145): Length of connection (11) does not match the length of port 'counter2' (32) on instance '/tb/uut/alu/alu/vXv2'.
# SLP: Warning: alu.v (159): Length of connection (11) does not match the length of port 'counter2' (32) on instance '/tb/uut/alu/alu/mul_add2'.
# SLP: Warning: main_alu.v (79): Length of connection (32) does not match the length of port 'read_address' (11) on instance '/tb/uut/alu/rk_prev'.
# SLP: Elaboration phase ... done : 0.2 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 1.3 [s]
# SLP: Finished : 1.5 [s]
# SLP: 0 primitives and 13384 (100.00%) other processes in SLP
# SLP: 86 (0.31%) signals in SLP and 27112 (96.67%) interface signals
# ELAB2: Elaboration final pass complete - time: 1.8 [s].
# KERNEL: SLP loading done - time: 0.1 [s].
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 38763 kB (elbread=1041 elab2=37008 kernel=713 sdf=0)
# KERNEL: ASDB file was created in location E:\files\ahmed\College\Graduation Project\June_Work\GIT_REPOS\real_design\real-design\real_design_work_space\real_design_final\src\wave.asdb
#  05:42 ã, 03 íæáíæ, 2016
#  Simulation has been initialized
#  Selected Top-Level: tb (tb)
run
# KERNEL: vXv2_finish
# KERNEL:           0 ::BETA  is 3dd7f379
# KERNEL:           1 ::BETA  is 3dd7f379
# KERNEL:           2 ::BETA  is 3dd7f379
# KERNEL:           3 ::BETA  is 3dd7f379
# KERNEL:           4 ::BETA  is 3dd7f379
endsim
# KERNEL: stopped at time: 924350 ns
#  Simulation has been stopped
asim -O5 +access +w_nets +accb +accr +access +r +access +r+w tb
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'normlize' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'FP_div' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
alog -O2 -sve  -work real_design_final $dsn/src/p_emap_8.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module memP found in current working library.
# Info: VCP2113 Module decoder found in current working library.
# Info: VCP2113 Module tb found in current working library.
# Info: VCP2113 Module adder_subtractor_with_control found in current working library.
# Info: VCP2113 Module IntAdder_27_f180_uid7 found in current working library.
# Info: VCP2113 Module IntAdder_34_f180_uid18 found in current working library.
# $root top modules: memP decoder tb adder_subtractor_with_control IntAdder_27_f180_uid7 IntAdder_34_f180_uid18.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'P_Emap_8' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'normlize' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'FP_div' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# KERNEL: PLI/VHPI kernel's engine initialization done.
# PLI: Loading library 'C:\Aldec\Active-HDL 9.1\bin\systf.dll'
# ELAB2: Create instances ...
# ELAB2: Warning: ELAB2_0051 8_organizer_with_control_row.v (39): Length of connection (32) does not match the length of port "ce" (1) on instance "/tb/uut/alu/alu/vXv1/vXv/E_O/final_adder"
# ELAB2: Warning: ELAB2_0051 8_organizer_with_control_row.v (39): Length of connection (32) does not match the length of port "ce" (1) on instance "/tb/uut/alu/alu/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder"
# ELAB2: Warning: ELAB2_0051 8_organizer_with_control_row.v (39): Length of connection (32) does not match the length of port "ce" (1) on instance "/tb/uut/alu/alu/mXv1_dash/instantiate_ROW_BY_VECTOR[1]/R/edomwcr/E_O/final_adder"
# ELAB2: Warning: ELAB2_0051 8_organizer_with_control_row.v (39): Length of connection (32) does not match the length of port "ce" (1) on instance "/tb/uut/alu/alu/mXv1_dash/instantiate_ROW_BY_VECTOR[2]/R/edomwcr/E_O/final_adder"
# ELAB2: Warning: ELAB2_0051 8_organizer_with_control_row.v (39): Length of connection (32) does not match the length of port "ce" (1) on instance "/tb/uut/alu/alu/mXv1_dash/instantiate_ROW_BY_VECTOR[3]/R/edomwcr/E_O/final_adder"
# ELAB2: Warning: ELAB2_0051 8_organizer_with_control_row.v (39): Length of connection (32) does not match the length of port "ce" (1) on instance "/tb/uut/alu/alu/vXv2/vXv/E_O/final_adder"
# ELAB2: Warning: ELAB2_0051 8_organizer_with_control_row.v (39): Length of connection (32) does not match the length of port "ce" (1) on instance "/tb/uut/alu/alu/vXv3/vXv/E_O/final_adder"
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Warning: 8_organizer_with_control_row.v (39): Length of connection (32) does not match the length of port 'op' (1) on instance '/tb/uut/alu/alu/vXv1/vXv/E_O/final_adder'.
# SLP: Warning: 8_dot_product_with_control.v (67): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/vXv1/vXv/instantiate_Multiplier[0]/m'.
# SLP: Warning: 8_dot_product_with_control.v (67): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/vXv1/vXv/instantiate_Multiplier[1]/m'.
# SLP: Warning: 8_dot_product_with_control.v (67): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/vXv1/vXv/instantiate_Multiplier[2]/m'.
# SLP: Warning: 8_dot_product_with_control.v (67): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/vXv1/vXv/instantiate_Multiplier[3]/m'.
# SLP: Warning: 8_dot_product_with_control_row.v (81): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/instantiate_Multiplier[0]/m'.
# SLP: Warning: 8_dot_product_with_control_row.v (81): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/instantiate_Multiplier[1]/m'.
# SLP: Warning: 8_dot_product_with_control_row.v (81): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/instantiate_Multiplier[2]/m'.
# SLP: Warning: 8_dot_product_with_control_row.v (81): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/instantiate_Multiplier[3]/m'.
# SLP: Warning: vxc_add_8_delay.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add1/vXv/instantiate_Multiplier[0]/m'.
# SLP: Warning: vxc_add_8_delay.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add1/vXv/instantiate_Multiplier[1]/m'.
# SLP: Warning: vxc_add_8_delay.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add1/vXv/instantiate_Multiplier[2]/m'.
# SLP: Warning: vxc_add_8_delay.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add1/vXv/instantiate_Multiplier[3]/m'.
# SLP: Warning: vxc_add_8_delay.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add1/vXv/instantiate_Multiplier[4]/m'.
# SLP: Warning: vxc_add_8_delay.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add1/vXv/instantiate_Multiplier[5]/m'.
# SLP: Warning: vxc_add_8_delay.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add1/vXv/instantiate_Multiplier[6]/m'.
# SLP: Warning: vxc_add_8_delay.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add1/vXv/instantiate_Multiplier[7]/m'.
# SLP: Warning: vxc_add_8.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add2/vXv/instantiate_Multiplier[0]/m'.
# SLP: Warning: vxc_add_8.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add2/vXv/instantiate_Multiplier[1]/m'.
# SLP: Warning: vxc_add_8.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add2/vXv/instantiate_Multiplier[2]/m'.
# SLP: Warning: vxc_add_8.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add2/vXv/instantiate_Multiplier[3]/m'.
# SLP: Warning: vxc_add_8.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add2/vXv/instantiate_Multiplier[4]/m'.
# SLP: Warning: vxc_add_8.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add2/vXv/instantiate_Multiplier[5]/m'.
# SLP: Warning: vxc_add_8.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add2/vXv/instantiate_Multiplier[6]/m'.
# SLP: Warning: vxc_add_8.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add2/vXv/instantiate_Multiplier[7]/m'.
# SLP: Warning: alu.v (145): Length of connection (11) does not match the length of port 'counter2' (32) on instance '/tb/uut/alu/alu/vXv2'.
# SLP: Warning: alu.v (159): Length of connection (11) does not match the length of port 'counter2' (32) on instance '/tb/uut/alu/alu/mul_add2'.
# SLP: Warning: main_alu.v (79): Length of connection (32) does not match the length of port 'read_address' (11) on instance '/tb/uut/alu/rk_prev'.
# SLP: Elaboration phase ... done : 0.2 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 1.3 [s]
# SLP: Finished : 1.5 [s]
# SLP: 0 primitives and 13380 (100.00%) other processes in SLP
# SLP: 86 (0.31%) signals in SLP and 27108 (96.65%) interface signals
# ELAB2: Elaboration final pass complete - time: 1.8 [s].
# KERNEL: SLP loading done - time: 0.1 [s].
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 38762 kB (elbread=1041 elab2=37008 kernel=713 sdf=0)
# KERNEL: ASDB file was created in location E:\files\ahmed\College\Graduation Project\June_Work\GIT_REPOS\real_design\real-design\real_design_work_space\real_design_final\src\wave.asdb
#  05:43 ã, 03 íæáíæ, 2016
#  Simulation has been initialized
#  Selected Top-Level: tb (tb)
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/i}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/first_time_flag}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem7_address}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem6_address}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem5_address}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem4_address}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem3_address}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem2_address}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem1_address}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem0_address}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/read_enable}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/read_enable_dash}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/mem}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem0_d}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem0_r}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem0_r_pipe}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem1_d}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem1_r}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem1_r_pipe}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem2_d}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem2_r}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem2_r_pipe}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem3_d}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem3_r}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem3_r_pipe}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem4_d}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem4_r}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem4_r_pipe}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem5_d}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem5_r}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem5_r_pipe}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem6_d}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem6_r}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem6_r_pipe}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem7_d}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem7_r}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem7_r_pipe}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem0_d_pip}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem1_d_pip}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem2_d_pip}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem3_d_pip}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem4_d_pip}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem5_d_pip}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem6_d_pip}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem7_d_pip}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/out7}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/out6}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/out5}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/out4}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/out3}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/out2}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/out1}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/out1_dash}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/out0}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/clk}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/input_data}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/read_preprocess}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/write_enable}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/write_address}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/col_nos}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/output_row}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/no_of_multiples}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/you_can_read}
# add wave -noreg {/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/I_am_ready}
# 64 signal(s) traced.
run 100 ns
# KERNEL: stopped at time: 100 ns
run 100 ns
# KERNEL: stopped at time: 200 ns
run 100 ns
# KERNEL: stopped at time: 300 ns
run 100 ns
# KERNEL: stopped at time: 400 ns
run 100 ns
# KERNEL: stopped at time: 500 ns
run 100 ns
# KERNEL: stopped at time: 600 ns
alog -O2 -sve  -work real_design_final $dsn/src/normlize.v $dsn/src/fp_div.v $dsn/src/row_by_vector_with_control.v $dsn/src/matrix_by_vector_v3_with_control.v $dsn/src/delay.v $dsn/src/vxc_add_8_delay.v $dsn/src/8_organizer_with_control_row.v $dsn/src/2x1_mux.v $dsn/src/special.v $dsn/src/p_emap_8.v $dsn/src/multiply.v $dsn/src/rkold_prev.v $dsn/src/8x8_adder_with_start.v $dsn/src/vectorxvector_mxv_with_control.v $dsn/src/mantadd.v $dsn/src/inputieee_8_23_to_8_23.v $dsn/src/division.v $dsn/src/alu.v $dsn/src/adder_subtractor_with_start.v $dsn/src/8_dot_product_with_control_row.v $dsn/src/memp.v $dsn/src/decoder.v $dsn/src/parameters_mem.v $dsn/src/multiples_matrix.v $dsn/src/main_alu.v $dsn/src/fpadd.v $dsn/src/adder_subtractor_with_control_with_start.v $dsn/src/memr.v $dsn/src/mema.v $dsn/src/intmultiplier_usingdsp_24_24_48_unsigned_uid4.v $dsn/src/col_nos.v $dsn/src/multiples_fifo.v $dsn/src/vxc_add_8.v $dsn/src/tb.v $dsn/src/ap_total_mem.v $dsn/src/n_to_2n_demux.v $dsn/src/fpmultiplier_8_23_8_23_8_23_uid2.v $dsn/src/decoder_with_control.v $dsn/src/adder_subtractor_with_control.v $dsn/src/vxc_mul3_sub.v $dsn/src/vectorxvector_with_control.v $dsn/src/vxc_mul3_add.v $dsn/src/top_module.v $dsn/src/memx.v $dsn/src/memp_v2.v $dsn/src/control_unit.v $dsn/src/constants.v $dsn/src/8_dot_product_with_control.v $dsn/src/rounder.v $dsn/src/outputieee_8_23_to_8_23.v $dsn/src/fpalign.v $dsn/src/div_nr_wsticky.v $dsn/src/adder_subtractor.v $dsn/src/a_s.v $dsn/src/intadder_27_f180_uid7.v $dsn/src/intadder_33_f300_uid23.v $dsn/src/intadder_34_f180_uid18.v $dsn/src/intadder_42_f300_uid15.v $dsn/src/final1.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Info: VCP2876 row_by_vector_with_control.v : (45, 1): Implicit net declaration, symbol dot_product_finish has not been declared in module row_by_vector_with_control.
# Info: VCP2876 row_by_vector_with_control.v : (45, 1): Implicit net declaration, symbol prepare_my_new_input has not been declared in module row_by_vector_with_control.
# Info: VCP2876 8_organizer_with_control_row.v : (38, 1): Implicit net declaration, symbol ExE_finish_dash has not been declared in module Eight_Organizer_with_control_row.
# Info: VCP2876 vectorxvector_mxv_with_control.v : (35, 1): Implicit net declaration, symbol I_am_ready has not been declared in module vectorXvector_mXv_with_control.
# Info: VCP2876 alu.v : (134, 1): Implicit net declaration, symbol mXv1_finish has not been declared in module Alu.
# Info: VCP2876 top_module.v : (103, 1): Implicit net declaration, symbol outsider_read_now has not been declared in module top_module.
# Info: VCP2876 top_module.v : (110, 1): Implicit net declaration, symbol memoryP_write_enable has not been declared in module top_module.
# Info: VCP2876 top_module.v : (110, 1): Implicit net declaration, symbol memoryR_write_enable has not been declared in module top_module.
# Info: VCP2876 top_module.v : (110, 1): Implicit net declaration, symbol memoryX_write_enable has not been declared in module top_module.
# Info: VCP2876 top_module.v : (130, 1): Implicit net declaration, symbol finishP_v2 has not been declared in module top_module.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: memP decoder tb adder_subtractor_with_control IntAdder_27_f180_uid7 IntAdder_34_f180_uid18.
# $root top modules: memP decoder tb adder_subtractor_with_control IntAdder_27_f180_uid7 IntAdder_34_f180_uid18.
# Compile success 0 Errors 0 Warnings  Analysis time: 1[s].
# done
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'normlize' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'FP_div' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# KERNEL: PLI/VHPI kernel's engine initialization done.
# PLI: Loading library 'C:\Aldec\Active-HDL 9.1\bin\systf.dll'
# ELAB2: Create instances ...
# ELAB2: Warning: ELAB2_0051 8_organizer_with_control_row.v (39): Length of connection (32) does not match the length of port "ce" (1) on instance "/tb/uut/alu/alu/vXv1/vXv/E_O/final_adder"
# ELAB2: Warning: ELAB2_0051 8_organizer_with_control_row.v (39): Length of connection (32) does not match the length of port "ce" (1) on instance "/tb/uut/alu/alu/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder"
# ELAB2: Warning: ELAB2_0051 8_organizer_with_control_row.v (39): Length of connection (32) does not match the length of port "ce" (1) on instance "/tb/uut/alu/alu/mXv1_dash/instantiate_ROW_BY_VECTOR[1]/R/edomwcr/E_O/final_adder"
# ELAB2: Warning: ELAB2_0051 8_organizer_with_control_row.v (39): Length of connection (32) does not match the length of port "ce" (1) on instance "/tb/uut/alu/alu/mXv1_dash/instantiate_ROW_BY_VECTOR[2]/R/edomwcr/E_O/final_adder"
# ELAB2: Warning: ELAB2_0051 8_organizer_with_control_row.v (39): Length of connection (32) does not match the length of port "ce" (1) on instance "/tb/uut/alu/alu/mXv1_dash/instantiate_ROW_BY_VECTOR[3]/R/edomwcr/E_O/final_adder"
# ELAB2: Warning: ELAB2_0051 8_organizer_with_control_row.v (39): Length of connection (32) does not match the length of port "ce" (1) on instance "/tb/uut/alu/alu/vXv2/vXv/E_O/final_adder"
# ELAB2: Warning: ELAB2_0051 8_organizer_with_control_row.v (39): Length of connection (32) does not match the length of port "ce" (1) on instance "/tb/uut/alu/alu/vXv3/vXv/E_O/final_adder"
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Warning: 8_organizer_with_control_row.v (39): Length of connection (32) does not match the length of port 'op' (1) on instance '/tb/uut/alu/alu/vXv1/vXv/E_O/final_adder'.
# SLP: Warning: 8_dot_product_with_control.v (67): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/vXv1/vXv/instantiate_Multiplier[0]/m'.
# SLP: Warning: 8_dot_product_with_control.v (67): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/vXv1/vXv/instantiate_Multiplier[1]/m'.
# SLP: Warning: 8_dot_product_with_control.v (67): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/vXv1/vXv/instantiate_Multiplier[2]/m'.
# SLP: Warning: 8_dot_product_with_control.v (67): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/vXv1/vXv/instantiate_Multiplier[3]/m'.
# SLP: Warning: 8_dot_product_with_control_row.v (81): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/instantiate_Multiplier[0]/m'.
# SLP: Warning: 8_dot_product_with_control_row.v (81): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/instantiate_Multiplier[1]/m'.
# SLP: Warning: 8_dot_product_with_control_row.v (81): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/instantiate_Multiplier[2]/m'.
# SLP: Warning: 8_dot_product_with_control_row.v (81): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/instantiate_Multiplier[3]/m'.
# SLP: Warning: vxc_add_8_delay.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add1/vXv/instantiate_Multiplier[0]/m'.
# SLP: Warning: vxc_add_8_delay.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add1/vXv/instantiate_Multiplier[1]/m'.
# SLP: Warning: vxc_add_8_delay.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add1/vXv/instantiate_Multiplier[2]/m'.
# SLP: Warning: vxc_add_8_delay.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add1/vXv/instantiate_Multiplier[3]/m'.
# SLP: Warning: vxc_add_8_delay.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add1/vXv/instantiate_Multiplier[4]/m'.
# SLP: Warning: vxc_add_8_delay.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add1/vXv/instantiate_Multiplier[5]/m'.
# SLP: Warning: vxc_add_8_delay.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add1/vXv/instantiate_Multiplier[6]/m'.
# SLP: Warning: vxc_add_8_delay.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add1/vXv/instantiate_Multiplier[7]/m'.
# SLP: Warning: vxc_add_8.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add2/vXv/instantiate_Multiplier[0]/m'.
# SLP: Warning: vxc_add_8.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add2/vXv/instantiate_Multiplier[1]/m'.
# SLP: Warning: vxc_add_8.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add2/vXv/instantiate_Multiplier[2]/m'.
# SLP: Warning: vxc_add_8.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add2/vXv/instantiate_Multiplier[3]/m'.
# SLP: Warning: vxc_add_8.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add2/vXv/instantiate_Multiplier[4]/m'.
# SLP: Warning: vxc_add_8.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add2/vXv/instantiate_Multiplier[5]/m'.
# SLP: Warning: vxc_add_8.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add2/vXv/instantiate_Multiplier[6]/m'.
# SLP: Warning: vxc_add_8.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add2/vXv/instantiate_Multiplier[7]/m'.
# SLP: Warning: alu.v (145): Length of connection (11) does not match the length of port 'counter2' (32) on instance '/tb/uut/alu/alu/vXv2'.
# SLP: Warning: alu.v (159): Length of connection (11) does not match the length of port 'counter2' (32) on instance '/tb/uut/alu/alu/mul_add2'.
# SLP: Warning: main_alu.v (79): Length of connection (32) does not match the length of port 'read_address' (11) on instance '/tb/uut/alu/rk_prev'.
# SLP: Elaboration phase ... done : 0.2 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 1.4 [s]
# SLP: Finished : 1.6 [s]
# SLP: 0 primitives and 13380 (100.00%) other processes in SLP
# SLP: 86 (0.31%) signals in SLP and 27108 (96.65%) interface signals
# ELAB2: Elaboration final pass complete - time: 1.9 [s].
# KERNEL: SLP loading done - time: 0.1 [s].
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 38762 kB (elbread=1041 elab2=37008 kernel=713 sdf=0)
# KERNEL: ASDB file was created in location E:\files\ahmed\College\Graduation Project\June_Work\GIT_REPOS\real_design\real-design\real_design_work_space\real_design_final\src\wave.asdb
#  05:47 ã, 03 íæáíæ, 2016
#  Simulation has been initialized
#  Selected Top-Level: tb (tb)
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/i' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/first_time_flag' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem7_address' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem6_address' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem5_address' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem4_address' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem3_address' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem2_address' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem1_address' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem0_address' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/read_enable' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/read_enable_dash' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/mem' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem0_d' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem0_r' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem0_r_pipe' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem1_d' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem1_r' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem1_r_pipe' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem2_d' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem2_r' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem2_r_pipe' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem3_d' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem3_r' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem3_r_pipe' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem4_d' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem4_r' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem4_r_pipe' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem5_d' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem5_r' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem5_r_pipe' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem6_d' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem6_r' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem6_r_pipe' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem7_d' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem7_r' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem7_r_pipe' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem0_d_pip' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem1_d_pip' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem2_d_pip' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem3_d_pip' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem4_d_pip' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem5_d_pip' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem6_d_pip' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/elem7_d_pip' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/out7' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/out6' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/out5' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/out4' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/out3' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/out2' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/out1' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/out0' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/clk' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/input_data' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/read_preprocess' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/write_enable' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/write_address' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/col_nos' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/output_row' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/no_of_multiples' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/you_can_read' has already been traced
# KERNEL: Signal '/tb/uut/instantiate_P_Emap_8[0]/P_Emap_mem/I_am_ready' has already been traced
run
# KERNEL: vXv2_finish
# KERNEL:           0 ::BETA  is 3dad0c22
# KERNEL:           1 ::BETA  is 3dad0c22
# KERNEL:           2 ::BETA  is 3dad0c22
# KERNEL:           3 ::BETA  is 3dad0c22
# KERNEL:           4 ::BETA  is 3dad0c22
# KERNEL:           5 ::BETA  is 3fa9038a
# KERNEL:           6 ::BETA  is 3fa9038a
# KERNEL:           7 ::BETA  is 3fa9038a
# KERNEL:           8 ::BETA  is 3fa9038a
# KERNEL:           9 ::BETA  is 3fa9038a
# KERNEL:          10 ::BETA  is 3e431391
# KERNEL:          11 ::BETA  is 3e431391
# KERNEL:          12 ::BETA  is 3e431391
# KERNEL:          13 ::BETA  is 3e431391
# KERNEL:          14 ::BETA  is 3e431391
endsim
# KERNEL: stopped at time: 1797370 ns
#  Simulation has been stopped
alog -O2 -sve  -work real_design_final $dsn/src/normlize.v $dsn/src/fp_div.v $dsn/src/row_by_vector_with_control.v $dsn/src/matrix_by_vector_v3_with_control.v $dsn/src/delay.v $dsn/src/vxc_add_8_delay.v $dsn/src/8_organizer_with_control_row.v $dsn/src/2x1_mux.v $dsn/src/special.v $dsn/src/p_emap_8.v $dsn/src/multiply.v $dsn/src/rkold_prev.v $dsn/src/8x8_adder_with_start.v $dsn/src/vectorxvector_mxv_with_control.v $dsn/src/mantadd.v $dsn/src/inputieee_8_23_to_8_23.v $dsn/src/division.v $dsn/src/alu.v $dsn/src/adder_subtractor_with_start.v $dsn/src/8_dot_product_with_control_row.v $dsn/src/memp.v $dsn/src/decoder.v $dsn/src/parameters_mem.v $dsn/src/multiples_matrix.v $dsn/src/main_alu.v $dsn/src/fpadd.v $dsn/src/adder_subtractor_with_control_with_start.v $dsn/src/memr.v $dsn/src/mema.v $dsn/src/intmultiplier_usingdsp_24_24_48_unsigned_uid4.v $dsn/src/col_nos.v $dsn/src/multiples_fifo.v $dsn/src/vxc_add_8.v $dsn/src/tb.v $dsn/src/ap_total_mem.v $dsn/src/n_to_2n_demux.v $dsn/src/fpmultiplier_8_23_8_23_8_23_uid2.v $dsn/src/decoder_with_control.v $dsn/src/adder_subtractor_with_control.v $dsn/src/vxc_mul3_sub.v $dsn/src/vectorxvector_with_control.v $dsn/src/vxc_mul3_add.v $dsn/src/top_module.v $dsn/src/memx.v $dsn/src/memp_v2.v $dsn/src/control_unit.v $dsn/src/constants.v $dsn/src/8_dot_product_with_control.v $dsn/src/rounder.v $dsn/src/outputieee_8_23_to_8_23.v $dsn/src/fpalign.v $dsn/src/div_nr_wsticky.v $dsn/src/adder_subtractor.v $dsn/src/a_s.v $dsn/src/intadder_27_f180_uid7.v $dsn/src/intadder_33_f300_uid23.v $dsn/src/intadder_34_f180_uid18.v $dsn/src/intadder_42_f300_uid15.v $dsn/src/final1.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Info: VCP2876 row_by_vector_with_control.v : (45, 1): Implicit net declaration, symbol dot_product_finish has not been declared in module row_by_vector_with_control.
# Info: VCP2876 row_by_vector_with_control.v : (45, 1): Implicit net declaration, symbol prepare_my_new_input has not been declared in module row_by_vector_with_control.
# Info: VCP2876 8_organizer_with_control_row.v : (38, 1): Implicit net declaration, symbol ExE_finish_dash has not been declared in module Eight_Organizer_with_control_row.
# Info: VCP2876 vectorxvector_mxv_with_control.v : (35, 1): Implicit net declaration, symbol I_am_ready has not been declared in module vectorXvector_mXv_with_control.
# Info: VCP2876 alu.v : (134, 1): Implicit net declaration, symbol mXv1_finish has not been declared in module Alu.
# Info: VCP2876 top_module.v : (103, 1): Implicit net declaration, symbol outsider_read_now has not been declared in module top_module.
# Info: VCP2876 top_module.v : (110, 1): Implicit net declaration, symbol memoryP_write_enable has not been declared in module top_module.
# Info: VCP2876 top_module.v : (110, 1): Implicit net declaration, symbol memoryR_write_enable has not been declared in module top_module.
# Info: VCP2876 top_module.v : (110, 1): Implicit net declaration, symbol memoryX_write_enable has not been declared in module top_module.
# Info: VCP2876 top_module.v : (130, 1): Implicit net declaration, symbol finishP_v2 has not been declared in module top_module.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: memP decoder tb adder_subtractor_with_control IntAdder_27_f180_uid7 IntAdder_34_f180_uid18.
# $root top modules: memP decoder tb adder_subtractor_with_control IntAdder_27_f180_uid7 IntAdder_34_f180_uid18.
# Compile success 0 Errors 0 Warnings  Analysis time: 1[s].
# done
asim -O5 +access +w_nets +accb +accr +access +r +access +r+w tb
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'normlize' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'FP_div' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# KERNEL: PLI/VHPI kernel's engine initialization done.
# PLI: Loading library 'C:\Aldec\Active-HDL 9.1\bin\systf.dll'
# ELAB2: Create instances ...
# ELAB2: Warning: ELAB2_0051 8_organizer_with_control_row.v (39): Length of connection (32) does not match the length of port "ce" (1) on instance "/tb/uut/alu/alu/vXv1/vXv/E_O/final_adder"
# ELAB2: Warning: ELAB2_0051 8_organizer_with_control_row.v (39): Length of connection (32) does not match the length of port "ce" (1) on instance "/tb/uut/alu/alu/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/E_O/final_adder"
# ELAB2: Warning: ELAB2_0051 8_organizer_with_control_row.v (39): Length of connection (32) does not match the length of port "ce" (1) on instance "/tb/uut/alu/alu/mXv1_dash/instantiate_ROW_BY_VECTOR[1]/R/edomwcr/E_O/final_adder"
# ELAB2: Warning: ELAB2_0051 8_organizer_with_control_row.v (39): Length of connection (32) does not match the length of port "ce" (1) on instance "/tb/uut/alu/alu/mXv1_dash/instantiate_ROW_BY_VECTOR[2]/R/edomwcr/E_O/final_adder"
# ELAB2: Warning: ELAB2_0051 8_organizer_with_control_row.v (39): Length of connection (32) does not match the length of port "ce" (1) on instance "/tb/uut/alu/alu/mXv1_dash/instantiate_ROW_BY_VECTOR[3]/R/edomwcr/E_O/final_adder"
# ELAB2: Warning: ELAB2_0051 8_organizer_with_control_row.v (39): Length of connection (32) does not match the length of port "ce" (1) on instance "/tb/uut/alu/alu/vXv2/vXv/E_O/final_adder"
# ELAB2: Warning: ELAB2_0051 8_organizer_with_control_row.v (39): Length of connection (32) does not match the length of port "ce" (1) on instance "/tb/uut/alu/alu/vXv3/vXv/E_O/final_adder"
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Warning: 8_organizer_with_control_row.v (39): Length of connection (32) does not match the length of port 'op' (1) on instance '/tb/uut/alu/alu/vXv1/vXv/E_O/final_adder'.
# SLP: Warning: 8_dot_product_with_control.v (67): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/vXv1/vXv/instantiate_Multiplier[0]/m'.
# SLP: Warning: 8_dot_product_with_control.v (67): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/vXv1/vXv/instantiate_Multiplier[1]/m'.
# SLP: Warning: 8_dot_product_with_control.v (67): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/vXv1/vXv/instantiate_Multiplier[2]/m'.
# SLP: Warning: 8_dot_product_with_control.v (67): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/vXv1/vXv/instantiate_Multiplier[3]/m'.
# SLP: Warning: 8_dot_product_with_control_row.v (81): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/instantiate_Multiplier[0]/m'.
# SLP: Warning: 8_dot_product_with_control_row.v (81): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/instantiate_Multiplier[1]/m'.
# SLP: Warning: 8_dot_product_with_control_row.v (81): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/instantiate_Multiplier[2]/m'.
# SLP: Warning: 8_dot_product_with_control_row.v (81): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mXv1_dash/instantiate_ROW_BY_VECTOR[0]/R/edomwcr/instantiate_Multiplier[3]/m'.
# SLP: Warning: vxc_add_8_delay.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add1/vXv/instantiate_Multiplier[0]/m'.
# SLP: Warning: vxc_add_8_delay.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add1/vXv/instantiate_Multiplier[1]/m'.
# SLP: Warning: vxc_add_8_delay.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add1/vXv/instantiate_Multiplier[2]/m'.
# SLP: Warning: vxc_add_8_delay.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add1/vXv/instantiate_Multiplier[3]/m'.
# SLP: Warning: vxc_add_8_delay.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add1/vXv/instantiate_Multiplier[4]/m'.
# SLP: Warning: vxc_add_8_delay.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add1/vXv/instantiate_Multiplier[5]/m'.
# SLP: Warning: vxc_add_8_delay.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add1/vXv/instantiate_Multiplier[6]/m'.
# SLP: Warning: vxc_add_8_delay.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add1/vXv/instantiate_Multiplier[7]/m'.
# SLP: Warning: vxc_add_8.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add2/vXv/instantiate_Multiplier[0]/m'.
# SLP: Warning: vxc_add_8.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add2/vXv/instantiate_Multiplier[1]/m'.
# SLP: Warning: vxc_add_8.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add2/vXv/instantiate_Multiplier[2]/m'.
# SLP: Warning: vxc_add_8.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add2/vXv/instantiate_Multiplier[3]/m'.
# SLP: Warning: vxc_add_8.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add2/vXv/instantiate_Multiplier[4]/m'.
# SLP: Warning: vxc_add_8.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add2/vXv/instantiate_Multiplier[5]/m'.
# SLP: Warning: vxc_add_8.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add2/vXv/instantiate_Multiplier[6]/m'.
# SLP: Warning: vxc_add_8.v (33): Length of connection (32) does not match the length of port 'ce' (1) on instance '/tb/uut/alu/alu/mul_add2/vXv/instantiate_Multiplier[7]/m'.
# SLP: Warning: alu.v (145): Length of connection (11) does not match the length of port 'counter2' (32) on instance '/tb/uut/alu/alu/vXv2'.
# SLP: Warning: alu.v (159): Length of connection (11) does not match the length of port 'counter2' (32) on instance '/tb/uut/alu/alu/mul_add2'.
# SLP: Warning: main_alu.v (79): Length of connection (32) does not match the length of port 'read_address' (11) on instance '/tb/uut/alu/rk_prev'.
# SLP: Elaboration phase ... done : 0.2 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 1.3 [s]
# SLP: Finished : 1.5 [s]
# SLP: 0 primitives and 13380 (100.00%) other processes in SLP
# SLP: 86 (0.31%) signals in SLP and 27108 (96.67%) interface signals
# ELAB2: Elaboration final pass complete - time: 1.8 [s].
# KERNEL: SLP loading done - time: 0.1 [s].
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 38762 kB (elbread=1041 elab2=37008 kernel=713 sdf=0)
# KERNEL: ASDB file was created in location E:\files\ahmed\College\Graduation Project\June_Work\GIT_REPOS\real_design\real-design\real_design_work_space\real_design_final\src\wave.asdb
#  05:51 ã, 03 íæáíæ, 2016
#  Simulation has been initialized
#  Selected Top-Level: tb (tb)
run
# KERNEL: vXv2_finish
# KERNEL:           0 ::BETA  is 3dad0c22
# KERNEL:           1 ::BETA  is 3dad0c22
# KERNEL:           2 ::BETA  is 3dad0c22
# KERNEL:           3 ::BETA  is 3dad0c22
# KERNEL:           4 ::BETA  is 3dad0c22
# KERNEL:           5 ::BETA  is 3fa9038a
# KERNEL:           6 ::BETA  is 3fa9038a
# KERNEL:           7 ::BETA  is 3fa9038a
# KERNEL:           8 ::BETA  is 3fa9038a
# KERNEL:           9 ::BETA  is 3fa9038a
endsim
# KERNEL: stopped at time: 1276470 ns
#  Simulation has been stopped
