<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="vga_frame.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="ipcore_dir/ram_40000x8.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="tb_top.fdo"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="vga_frame.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="vga_frame.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="vga_frame.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="vga_frame.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="vga_frame.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="vga_frame.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="vga_frame.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="vga_frame.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="vga_frame.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="vga_frame.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="vga_frame.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="vga_frame.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="vga_frame.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="vga_frame.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="vga_frame.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="vga_frame.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="vga_frame.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="vga_frame.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="vga_frame.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="vga_frame.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="vga_frame.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="vga_frame.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="vga_frame.xst"/>
    <file xil_pn:fileType="FILE_BLIF" xil_pn:name="vga_frame_cs.blc"/>
    <file xil_pn:fileType="FILE_NGC" xil_pn:name="vga_frame_cs.ngc"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="vga_frame_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="vga_frame_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="vga_frame_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="vga_frame_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="vga_frame_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="vga_frame_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="vga_frame_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="vga_frame_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="vga_frame_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="vga_frame_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="vga_frame_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="vga_frame_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="vga_frame_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="vga_frame_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="vga_frame_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_LOG" xil_pn:name="vsim.wlf"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="work"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1516771443" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1516771443">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1516930997" xil_pn:in_ck="1265878046957271424" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1516930997">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="../../design/frame_ctrl.v"/>
      <outfile xil_pn:name="../../design/uart_bps_rx.v"/>
      <outfile xil_pn:name="../../design/uart_rx.v"/>
      <outfile xil_pn:name="../../design/vga_clk_module.v"/>
      <outfile xil_pn:name="../../design/vga_frame.v"/>
      <outfile xil_pn:name="../../design/vga_module.v"/>
      <outfile xil_pn:name="../../sim/tb_top.v"/>
    </transform>
    <transform xil_pn:end_ts="1516771443" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-6879190067049745569" xil_pn:start_ts="1516771443">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1516771443" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-5575208799625172707" xil_pn:start_ts="1516771443">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1516888227" xil_pn:in_ck="3744347254266725258" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-7563364223617181620" xil_pn:start_ts="1516888227">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/ram_40000x8.ngc"/>
      <outfile xil_pn:name="ipcore_dir/ram_40000x8.v"/>
    </transform>
    <transform xil_pn:end_ts="1516930997" xil_pn:in_ck="1265878046957271424" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1516930997">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="../../design/frame_ctrl.v"/>
      <outfile xil_pn:name="../../design/uart_bps_rx.v"/>
      <outfile xil_pn:name="../../design/uart_rx.v"/>
      <outfile xil_pn:name="../../design/vga_clk_module.v"/>
      <outfile xil_pn:name="../../design/vga_frame.v"/>
      <outfile xil_pn:name="../../design/vga_module.v"/>
      <outfile xil_pn:name="../../sim/tb_top.v"/>
    </transform>
    <transform xil_pn:end_ts="1516931003" xil_pn:in_ck="-8493103525027087914" xil_pn:name="TRAN_MSimulateBehavioralModel" xil_pn:prop_ck="-3955124671757855930" xil_pn:start_ts="1516930997">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="tb_top.fdo"/>
      <outfile xil_pn:name="vsim.wlf"/>
      <outfile xil_pn:name="work"/>
    </transform>
    <transform xil_pn:end_ts="1516770571" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1516770571">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1516775070" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="778453009125675741" xil_pn:start_ts="1516775070">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1516889207" xil_pn:in_ck="3744347254266725258" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-7563364223617181620" xil_pn:start_ts="1516889207">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/ram_40000x8.ngc"/>
      <outfile xil_pn:name="ipcore_dir/ram_40000x8.v"/>
    </transform>
    <transform xil_pn:name="TRAN_SubProjectAbstractToPreProxy">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1516775070" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-4825551348893600481" xil_pn:start_ts="1516775070">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1516770571" xil_pn:in_ck="-5563749125164921031" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="250970745955965653" xil_pn:start_ts="1516770571">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1516775070" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-5620146108540357290" xil_pn:start_ts="1516775070">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1516933141" xil_pn:in_ck="4444944134802239036" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-4615096842088069541" xil_pn:start_ts="1516933127">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="vga_frame.lso"/>
      <outfile xil_pn:name="vga_frame.ngc"/>
      <outfile xil_pn:name="vga_frame.ngr"/>
      <outfile xil_pn:name="vga_frame.prj"/>
      <outfile xil_pn:name="vga_frame.stx"/>
      <outfile xil_pn:name="vga_frame.syr"/>
      <outfile xil_pn:name="vga_frame.xst"/>
      <outfile xil_pn:name="vga_frame_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1516776284" xil_pn:in_ck="-744264381008870444" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-8119184542934118070" xil_pn:start_ts="1516776284">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1516933149" xil_pn:in_ck="8328298353988182170" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-7340493346226552115" xil_pn:start_ts="1516933141">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="vga_frame.bld"/>
      <outfile xil_pn:name="vga_frame.ngd"/>
      <outfile xil_pn:name="vga_frame_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1516933163" xil_pn:in_ck="5555607583818046147" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="1448924893915930207" xil_pn:start_ts="1516933149">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="vga_frame.pcf"/>
      <outfile xil_pn:name="vga_frame_map.map"/>
      <outfile xil_pn:name="vga_frame_map.mrp"/>
      <outfile xil_pn:name="vga_frame_map.ncd"/>
      <outfile xil_pn:name="vga_frame_map.ngm"/>
      <outfile xil_pn:name="vga_frame_map.xrpt"/>
      <outfile xil_pn:name="vga_frame_summary.xml"/>
      <outfile xil_pn:name="vga_frame_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1516933177" xil_pn:in_ck="7196892093943974780" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="93661965788626211" xil_pn:start_ts="1516933163">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="vga_frame.ncd"/>
      <outfile xil_pn:name="vga_frame.pad"/>
      <outfile xil_pn:name="vga_frame.par"/>
      <outfile xil_pn:name="vga_frame.ptwx"/>
      <outfile xil_pn:name="vga_frame.unroutes"/>
      <outfile xil_pn:name="vga_frame.xpi"/>
      <outfile xil_pn:name="vga_frame_pad.csv"/>
      <outfile xil_pn:name="vga_frame_pad.txt"/>
      <outfile xil_pn:name="vga_frame_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1516933188" xil_pn:in_ck="-744264381008878069" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5341574683187206424" xil_pn:start_ts="1516933177">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="vga_frame.bgn"/>
      <outfile xil_pn:name="vga_frame.bit"/>
      <outfile xil_pn:name="vga_frame.drc"/>
      <outfile xil_pn:name="vga_frame.ut"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1516933204" xil_pn:in_ck="-744264381008890923" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="8482462020707587906" xil_pn:start_ts="1516933188">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1516881357" xil_pn:in_ck="-744264381008890923" xil_pn:name="TRAN_analyzeDesignUsingChipscope" xil_pn:prop_ck="-7340493346226552115" xil_pn:start_ts="1516881357">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1516933177" xil_pn:in_ck="8246045490178892735" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416184" xil_pn:start_ts="1516933172">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="vga_frame.twr"/>
      <outfile xil_pn:name="vga_frame.twx"/>
    </transform>
  </transforms>

</generated_project>
