 
set ::env(PROJECT_NAME) aes_decry_ip_128bit
set ::env(DESIGN_TOP) AES_decrypter
set ::env(DESIGN_DIR)  RTL_Benchmark/VHDL/aes_decry_ip_128bit/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/VHDL/aes_decry_ip_128bit/rtl/AES_decrypter.vhd
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) digital_design


