<!DOCTYPE html>

<html lang="en" data-content_root="../../../../">
  <head>
    <meta charset="utf-8" />
    <meta name="viewport" content="width=device-width, initial-scale=1.0" />
    <title>python2verilog.backend.verilog.module &#8212; python2verilog  documentation</title>
    <link rel="stylesheet" type="text/css" href="../../../../_static/pygments.css?v=4f649999" />
    <link rel="stylesheet" type="text/css" href="../../../../_static/alabaster.css?v=039e1c02" />
    <script src="../../../../_static/documentation_options.js?v=5929fcd5"></script>
    <script src="../../../../_static/doctools.js?v=888ff710"></script>
    <script src="../../../../_static/sphinx_highlight.js?v=dc90522c"></script>
    <link rel="index" title="Index" href="../../../../genindex.html" />
    <link rel="search" title="Search" href="../../../../search.html" />
   
  <link rel="stylesheet" href="../../../../_static/custom.css" type="text/css" />
  
  
  <meta name="viewport" content="width=device-width, initial-scale=0.9, maximum-scale=0.9" />

  </head><body>
  

    <div class="document">
      <div class="documentwrapper">
        <div class="bodywrapper">
          

          <div class="body" role="main">
            
  <h1>Source code for python2verilog.backend.verilog.module</h1><div class="highlight"><pre>
<span></span><span class="sd">&quot;&quot;&quot;</span>
<span class="sd">Creates module from context and FSM</span>
<span class="sd">&quot;&quot;&quot;</span>

<span class="kn">from</span> <span class="nn">typing</span> <span class="kn">import</span> <span class="n">Iterator</span><span class="p">,</span> <span class="n">cast</span>

<span class="kn">from</span> <span class="nn">python2verilog</span> <span class="kn">import</span> <span class="n">ir</span>
<span class="kn">from</span> <span class="nn">python2verilog.backend.verilog</span> <span class="kn">import</span> <span class="n">ast</span> <span class="k">as</span> <span class="n">ver</span>
<span class="kn">from</span> <span class="nn">python2verilog.ir.expressions</span> <span class="kn">import</span> <span class="n">UInt</span>
<span class="kn">from</span> <span class="nn">python2verilog.optimizer.helpers</span> <span class="kn">import</span> <span class="n">backwards_replace</span>
<span class="kn">from</span> <span class="nn">python2verilog.utils.lines</span> <span class="kn">import</span> <span class="n">Lines</span>


<div class="viewcode-block" id="Module">
<a class="viewcode-back" href="../../../../python2verilog.backend.verilog.html#python2verilog.backend.verilog.module.Module">[docs]</a>
<span class="k">class</span> <span class="nc">Module</span><span class="p">(</span><span class="n">ver</span><span class="o">.</span><span class="n">Module</span><span class="p">):</span>
<span class="w">    </span><span class="sd">&quot;&quot;&quot;</span>
<span class="sd">    A module that implements the python2verilog module interface</span>
<span class="sd">    &quot;&quot;&quot;</span>

    <span class="k">def</span> <span class="fm">__init__</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">context</span><span class="p">:</span> <span class="n">ir</span><span class="o">.</span><span class="n">Context</span><span class="p">,</span> <span class="n">root</span><span class="p">:</span> <span class="n">ver</span><span class="o">.</span><span class="n">Case</span><span class="p">):</span>
<span class="w">        </span><span class="sd">&quot;&quot;&quot;</span>
<span class="sd">        Creates a module wrapper from the context</span>

<span class="sd">        Requires context for I/O and declarations</span>
<span class="sd">        &quot;&quot;&quot;</span>
        <span class="k">assert</span> <span class="nb">isinstance</span><span class="p">(</span><span class="n">root</span><span class="p">,</span> <span class="n">ver</span><span class="o">.</span><span class="n">Case</span><span class="p">)</span>
        <span class="k">assert</span> <span class="nb">isinstance</span><span class="p">(</span><span class="n">context</span><span class="p">,</span> <span class="n">ir</span><span class="o">.</span><span class="n">Context</span><span class="p">)</span>

        <span class="n">inputs</span><span class="p">:</span> <span class="nb">list</span><span class="p">[</span><span class="nb">str</span><span class="p">]</span> <span class="o">=</span> <span class="p">[]</span>
        <span class="k">for</span> <span class="n">var</span> <span class="ow">in</span> <span class="n">context</span><span class="o">.</span><span class="n">input_vars</span><span class="p">:</span>
            <span class="n">inputs</span><span class="o">.</span><span class="n">append</span><span class="p">(</span><span class="n">var</span><span class="o">.</span><span class="n">py_name</span><span class="p">)</span>

        <span class="n">outputs</span> <span class="o">=</span> <span class="p">[]</span>
        <span class="k">for</span> <span class="n">var</span> <span class="ow">in</span> <span class="n">context</span><span class="o">.</span><span class="n">output_vars</span><span class="p">:</span>
            <span class="n">outputs</span><span class="o">.</span><span class="n">append</span><span class="p">(</span><span class="n">var</span><span class="o">.</span><span class="n">ver_name</span><span class="p">)</span>

        <span class="k">def</span> <span class="nf">make_debug_display</span><span class="p">(</span><span class="n">context</span><span class="p">:</span> <span class="n">ir</span><span class="o">.</span><span class="n">Context</span><span class="p">):</span>
<span class="w">            </span><span class="sd">&quot;&quot;&quot;</span>
<span class="sd">            Creates a display statement for all signals</span>

<span class="sd">            $display(&quot;%0d, ...&quot;, ...);</span>
<span class="sd">            &quot;&quot;&quot;</span>
            <span class="n">vars_</span><span class="p">:</span> <span class="nb">list</span><span class="p">[</span><span class="nb">str</span><span class="p">]</span> <span class="o">=</span> <span class="p">[]</span>
            <span class="n">vars_</span> <span class="o">+=</span> <span class="nb">map</span><span class="p">(</span>
                <span class="k">lambda</span> <span class="n">x</span><span class="p">:</span> <span class="n">x</span><span class="o">.</span><span class="n">ver_name</span><span class="p">,</span> <span class="n">context</span><span class="o">.</span><span class="n">signals</span><span class="o">.</span><span class="n">instance_specific_values</span><span class="p">()</span>
            <span class="p">)</span>
            <span class="n">vars_</span> <span class="o">+=</span> <span class="nb">map</span><span class="p">(</span><span class="k">lambda</span> <span class="n">x</span><span class="p">:</span> <span class="n">x</span><span class="o">.</span><span class="n">py_name</span><span class="p">,</span> <span class="n">context</span><span class="o">.</span><span class="n">input_vars</span><span class="p">)</span>  <span class="c1"># module inputs</span>
            <span class="n">vars_</span> <span class="o">+=</span> <span class="nb">map</span><span class="p">(</span><span class="k">lambda</span> <span class="n">x</span><span class="p">:</span> <span class="n">x</span><span class="o">.</span><span class="n">ver_name</span><span class="p">,</span> <span class="n">context</span><span class="o">.</span><span class="n">input_vars</span><span class="p">)</span>  <span class="c1"># cache</span>
            <span class="n">vars_</span> <span class="o">+=</span> <span class="nb">map</span><span class="p">(</span><span class="k">lambda</span> <span class="n">x</span><span class="p">:</span> <span class="n">x</span><span class="o">.</span><span class="n">ver_name</span><span class="p">,</span> <span class="n">context</span><span class="o">.</span><span class="n">output_vars</span><span class="p">)</span>
            <span class="n">vars_</span> <span class="o">+=</span> <span class="nb">map</span><span class="p">(</span><span class="k">lambda</span> <span class="n">x</span><span class="p">:</span> <span class="n">x</span><span class="o">.</span><span class="n">ver_name</span><span class="p">,</span> <span class="n">context</span><span class="o">.</span><span class="n">local_vars</span><span class="p">)</span>
            <span class="n">str_</span> <span class="o">=</span> <span class="sa">f</span><span class="s1">&#39;$display(&quot;</span><span class="si">{</span><span class="n">context</span><span class="o">.</span><span class="n">name</span><span class="si">}</span><span class="s1">,%s,&#39;</span>
            <span class="n">str_</span> <span class="o">+=</span> <span class="s2">&quot;=</span><span class="si">%0d</span><span class="s2">,&quot;</span><span class="o">.</span><span class="n">join</span><span class="p">(</span><span class="n">vars_</span><span class="p">)</span> <span class="o">+</span> <span class="s1">&#39;=</span><span class="si">%0d</span><span class="s1">&quot;, &#39;</span>
            <span class="n">str_</span> <span class="o">+=</span> <span class="sa">f</span><span class="s2">&quot;</span><span class="si">{</span><span class="n">context</span><span class="o">.</span><span class="n">state_var</span><span class="o">.</span><span class="n">ver_name</span><span class="si">}</span><span class="s2">.name, &quot;</span>
            <span class="n">str_</span> <span class="o">+=</span> <span class="s2">&quot;, &quot;</span><span class="o">.</span><span class="n">join</span><span class="p">(</span><span class="n">vars_</span><span class="p">)</span>
            <span class="n">str_</span> <span class="o">+=</span> <span class="s2">&quot;);&quot;</span>
            <span class="k">return</span> <span class="n">str_</span>

        <span class="k">def</span> <span class="nf">create_instance_zeroed_signals</span><span class="p">()</span> <span class="o">-&gt;</span> <span class="n">Iterator</span><span class="p">[</span><span class="n">ver</span><span class="o">.</span><span class="n">Statement</span><span class="p">]:</span>
<span class="w">            </span><span class="sd">&quot;&quot;&quot;</span>
<span class="sd">            Instance signals that should always be set to zero be default</span>
<span class="sd">            &quot;&quot;&quot;</span>
            <span class="k">for</span> <span class="n">instance</span> <span class="ow">in</span> <span class="n">context</span><span class="o">.</span><span class="n">generator_instances</span><span class="o">.</span><span class="n">values</span><span class="p">():</span>
                <span class="k">yield</span> <span class="n">ver</span><span class="o">.</span><span class="n">NonBlockingSubsitution</span><span class="p">(</span><span class="n">instance</span><span class="o">.</span><span class="n">signals</span><span class="o">.</span><span class="n">ready</span><span class="p">,</span> <span class="n">ir</span><span class="o">.</span><span class="n">UInt</span><span class="p">(</span><span class="mi">0</span><span class="p">))</span>
                <span class="k">yield</span> <span class="n">ver</span><span class="o">.</span><span class="n">NonBlockingSubsitution</span><span class="p">(</span><span class="n">instance</span><span class="o">.</span><span class="n">signals</span><span class="o">.</span><span class="n">start</span><span class="p">,</span> <span class="n">ir</span><span class="o">.</span><span class="n">UInt</span><span class="p">(</span><span class="mi">0</span><span class="p">))</span>

        <span class="n">always_body</span> <span class="o">=</span> <span class="p">(</span>
            <span class="p">[</span>
                <span class="n">ver</span><span class="o">.</span><span class="n">Statement</span><span class="p">(</span><span class="s2">&quot;`ifdef DEBUG&quot;</span><span class="p">),</span>
                <span class="n">ver</span><span class="o">.</span><span class="n">Statement</span><span class="p">(</span><span class="n">make_debug_display</span><span class="p">(</span><span class="n">context</span><span class="p">)),</span>
                <span class="n">ver</span><span class="o">.</span><span class="n">Statement</span><span class="p">(</span><span class="s2">&quot;`endif&quot;</span><span class="p">),</span>
                <span class="n">ver</span><span class="o">.</span><span class="n">Statement</span><span class="p">(),</span>
            <span class="p">]</span>
            <span class="o">+</span> <span class="nb">list</span><span class="p">(</span><span class="n">create_instance_zeroed_signals</span><span class="p">())</span>
            <span class="o">+</span> <span class="p">[</span>
                <span class="n">ver</span><span class="o">.</span><span class="n">Statement</span><span class="p">(),</span>
                <span class="n">ver</span><span class="o">.</span><span class="n">IfElse</span><span class="p">(</span>
                    <span class="n">context</span><span class="o">.</span><span class="n">signals</span><span class="o">.</span><span class="n">ready</span><span class="p">,</span>
                    <span class="n">cast</span><span class="p">(</span>
                        <span class="nb">list</span><span class="p">[</span><span class="n">ver</span><span class="o">.</span><span class="n">Statement</span><span class="p">],</span>
                        <span class="p">[</span>
                            <span class="n">ver</span><span class="o">.</span><span class="n">NonBlockingSubsitution</span><span class="p">(</span>
                                <span class="n">context</span><span class="o">.</span><span class="n">signals</span><span class="o">.</span><span class="n">valid</span><span class="p">,</span> <span class="n">ir</span><span class="o">.</span><span class="n">UInt</span><span class="p">(</span><span class="mi">0</span><span class="p">)</span>
                            <span class="p">),</span>
                            <span class="n">ver</span><span class="o">.</span><span class="n">NonBlockingSubsitution</span><span class="p">(</span>
                                <span class="n">context</span><span class="o">.</span><span class="n">signals</span><span class="o">.</span><span class="n">done</span><span class="p">,</span> <span class="n">ir</span><span class="o">.</span><span class="n">UInt</span><span class="p">(</span><span class="mi">0</span><span class="p">)</span>
                            <span class="p">),</span>
                        <span class="p">],</span>
                    <span class="p">),</span>
                    <span class="p">[],</span>
                <span class="p">),</span>
            <span class="p">]</span>
            <span class="o">+</span> <span class="p">[</span>
                <span class="n">ver</span><span class="o">.</span><span class="n">Statement</span><span class="p">(),</span>
                <span class="n">ver</span><span class="o">.</span><span class="n">Statement</span><span class="p">(</span><span class="n">comment</span><span class="o">=</span><span class="s2">&quot;Start signal takes precedence over reset&quot;</span><span class="p">),</span>
                <span class="n">ver</span><span class="o">.</span><span class="n">IfElse</span><span class="p">(</span>
                    <span class="n">ir</span><span class="o">.</span><span class="n">UBinOp</span><span class="p">(</span><span class="n">context</span><span class="o">.</span><span class="n">signals</span><span class="o">.</span><span class="n">reset</span><span class="p">,</span> <span class="s2">&quot;||&quot;</span><span class="p">,</span> <span class="n">context</span><span class="o">.</span><span class="n">signals</span><span class="o">.</span><span class="n">start</span><span class="p">),</span>
                    <span class="n">then_body</span><span class="o">=</span><span class="p">[</span>
                        <span class="n">ver</span><span class="o">.</span><span class="n">NonBlockingSubsitution</span><span class="p">(</span>
                            <span class="n">context</span><span class="o">.</span><span class="n">state_var</span><span class="p">,</span>
                            <span class="n">context</span><span class="o">.</span><span class="n">idle_state</span><span class="p">,</span>
                        <span class="p">),</span>
                        <span class="n">ver</span><span class="o">.</span><span class="n">NonBlockingSubsitution</span><span class="p">(</span>
                            <span class="n">context</span><span class="o">.</span><span class="n">signals</span><span class="o">.</span><span class="n">done</span><span class="p">,</span>
                            <span class="n">ir</span><span class="o">.</span><span class="n">UInt</span><span class="p">(</span><span class="mi">0</span><span class="p">),</span>
                        <span class="p">),</span>
                        <span class="n">ver</span><span class="o">.</span><span class="n">NonBlockingSubsitution</span><span class="p">(</span>
                            <span class="n">context</span><span class="o">.</span><span class="n">signals</span><span class="o">.</span><span class="n">valid</span><span class="p">,</span>
                            <span class="n">ir</span><span class="o">.</span><span class="n">UInt</span><span class="p">(</span><span class="mi">0</span><span class="p">),</span>
                        <span class="p">),</span>
                    <span class="p">],</span>
                    <span class="n">else_body</span><span class="o">=</span><span class="p">[],</span>
                <span class="p">),</span>
                <span class="n">ver</span><span class="o">.</span><span class="n">Statement</span><span class="p">(),</span>
            <span class="p">]</span>
            <span class="o">+</span> <span class="n">Module</span><span class="o">.</span><span class="n">make_start_ifelse</span><span class="p">(</span><span class="n">root</span><span class="p">,</span> <span class="n">context</span><span class="p">)</span>
        <span class="p">)</span>

        <span class="n">always</span> <span class="o">=</span> <span class="n">ver</span><span class="o">.</span><span class="n">PosedgeSyncAlways</span><span class="p">(</span><span class="n">clock</span><span class="o">=</span><span class="n">context</span><span class="o">.</span><span class="n">signals</span><span class="o">.</span><span class="n">clock</span><span class="p">,</span> <span class="n">body</span><span class="o">=</span><span class="n">always_body</span><span class="p">)</span>

        <span class="n">module_body</span><span class="p">:</span> <span class="nb">list</span><span class="p">[</span><span class="n">ver</span><span class="o">.</span><span class="n">Statement</span><span class="p">]</span> <span class="o">=</span> <span class="p">[]</span>

        <span class="n">module_body</span> <span class="o">+=</span> <span class="p">[</span>
            <span class="n">ver</span><span class="o">.</span><span class="n">Statement</span><span class="p">(</span><span class="n">comment</span><span class="o">=</span><span class="s2">&quot;Local variables&quot;</span><span class="p">),</span>
        <span class="p">]</span>
        <span class="n">context</span><span class="o">.</span><span class="n">local_vars</span><span class="o">.</span><span class="n">sort</span><span class="p">(</span><span class="n">key</span><span class="o">=</span><span class="k">lambda</span> <span class="n">x</span><span class="p">:</span> <span class="n">x</span><span class="o">.</span><span class="n">ver_name</span><span class="p">)</span>
        <span class="n">module_body</span> <span class="o">+=</span> <span class="p">[</span>
            <span class="n">ver</span><span class="o">.</span><span class="n">Declaration</span><span class="p">(</span><span class="n">v</span><span class="o">.</span><span class="n">ver_name</span><span class="p">,</span> <span class="n">reg</span><span class="o">=</span><span class="kc">True</span><span class="p">,</span> <span class="n">signed</span><span class="o">=</span><span class="kc">True</span><span class="p">)</span>
            <span class="k">for</span> <span class="n">v</span> <span class="ow">in</span> <span class="n">context</span><span class="o">.</span><span class="n">local_vars</span>
        <span class="p">]</span>

        <span class="n">module_body</span> <span class="o">+=</span> <span class="p">[</span>
            <span class="n">ver</span><span class="o">.</span><span class="n">Declaration</span><span class="p">(</span><span class="n">var</span><span class="o">.</span><span class="n">ver_name</span><span class="p">,</span> <span class="n">reg</span><span class="o">=</span><span class="kc">True</span><span class="p">,</span> <span class="n">signed</span><span class="o">=</span><span class="kc">True</span><span class="p">)</span>
            <span class="k">for</span> <span class="n">var</span> <span class="ow">in</span> <span class="n">context</span><span class="o">.</span><span class="n">input_vars</span>
        <span class="p">]</span>

        <span class="k">for</span> <span class="n">instance</span> <span class="ow">in</span> <span class="n">context</span><span class="o">.</span><span class="n">generator_instances</span><span class="o">.</span><span class="n">values</span><span class="p">():</span>
            <span class="n">module_body</span><span class="o">.</span><span class="n">append</span><span class="p">(</span>
                <span class="n">ver</span><span class="o">.</span><span class="n">Statement</span><span class="p">(</span>
                    <span class="n">comment</span><span class="o">=</span><span class="s2">&quot;================ Function Instance ================&quot;</span>
                <span class="p">)</span>
            <span class="p">)</span>
            <span class="n">module</span> <span class="o">=</span> <span class="n">context</span><span class="o">.</span><span class="n">namespace</span><span class="p">[</span><span class="n">instance</span><span class="o">.</span><span class="n">module_name</span><span class="p">]</span>
            <span class="n">defaults</span><span class="p">:</span> <span class="nb">dict</span><span class="p">[</span><span class="n">ir</span><span class="o">.</span><span class="n">Var</span><span class="p">,</span> <span class="n">ir</span><span class="o">.</span><span class="n">Var</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
                <span class="n">module</span><span class="o">.</span><span class="n">signals</span><span class="o">.</span><span class="n">valid</span><span class="p">:</span> <span class="n">instance</span><span class="o">.</span><span class="n">signals</span><span class="o">.</span><span class="n">valid</span><span class="p">,</span>
                <span class="n">module</span><span class="o">.</span><span class="n">signals</span><span class="o">.</span><span class="n">done</span><span class="p">:</span> <span class="n">instance</span><span class="o">.</span><span class="n">signals</span><span class="o">.</span><span class="n">done</span><span class="p">,</span>
                <span class="n">module</span><span class="o">.</span><span class="n">signals</span><span class="o">.</span><span class="n">clock</span><span class="p">:</span> <span class="n">context</span><span class="o">.</span><span class="n">signals</span><span class="o">.</span><span class="n">clock</span><span class="p">,</span>
                <span class="n">module</span><span class="o">.</span><span class="n">signals</span><span class="o">.</span><span class="n">start</span><span class="p">:</span> <span class="n">instance</span><span class="o">.</span><span class="n">signals</span><span class="o">.</span><span class="n">start</span><span class="p">,</span>
                <span class="n">module</span><span class="o">.</span><span class="n">signals</span><span class="o">.</span><span class="n">reset</span><span class="p">:</span> <span class="n">instance</span><span class="o">.</span><span class="n">signals</span><span class="o">.</span><span class="n">reset</span><span class="p">,</span>
                <span class="n">module</span><span class="o">.</span><span class="n">signals</span><span class="o">.</span><span class="n">ready</span><span class="p">:</span> <span class="n">instance</span><span class="o">.</span><span class="n">signals</span><span class="o">.</span><span class="n">ready</span><span class="p">,</span>
            <span class="p">}</span>
            <span class="k">for</span> <span class="n">var</span> <span class="ow">in</span> <span class="n">instance</span><span class="o">.</span><span class="n">inputs</span><span class="p">:</span>
                <span class="n">module_body</span><span class="o">.</span><span class="n">append</span><span class="p">(</span><span class="n">ver</span><span class="o">.</span><span class="n">Declaration</span><span class="p">(</span><span class="n">name</span><span class="o">=</span><span class="n">var</span><span class="o">.</span><span class="n">ver_name</span><span class="p">,</span> <span class="n">reg</span><span class="o">=</span><span class="kc">True</span><span class="p">))</span>
            <span class="k">for</span> <span class="n">var</span> <span class="ow">in</span> <span class="n">instance</span><span class="o">.</span><span class="n">outputs</span><span class="p">:</span>
                <span class="n">module_body</span><span class="o">.</span><span class="n">append</span><span class="p">(</span><span class="n">ver</span><span class="o">.</span><span class="n">Declaration</span><span class="p">(</span><span class="n">name</span><span class="o">=</span><span class="n">var</span><span class="o">.</span><span class="n">ver_name</span><span class="p">))</span>
            <span class="n">module_body</span><span class="o">.</span><span class="n">append</span><span class="p">(</span>
                <span class="n">ver</span><span class="o">.</span><span class="n">Declaration</span><span class="p">(</span><span class="n">name</span><span class="o">=</span><span class="n">instance</span><span class="o">.</span><span class="n">signals</span><span class="o">.</span><span class="n">valid</span><span class="o">.</span><span class="n">ver_name</span><span class="p">,</span> <span class="n">size</span><span class="o">=</span><span class="mi">1</span><span class="p">)</span>
            <span class="p">)</span>
            <span class="n">module_body</span><span class="o">.</span><span class="n">append</span><span class="p">(</span>
                <span class="n">ver</span><span class="o">.</span><span class="n">Declaration</span><span class="p">(</span><span class="n">name</span><span class="o">=</span><span class="n">instance</span><span class="o">.</span><span class="n">signals</span><span class="o">.</span><span class="n">done</span><span class="o">.</span><span class="n">ver_name</span><span class="p">,</span> <span class="n">size</span><span class="o">=</span><span class="mi">1</span><span class="p">)</span>
            <span class="p">)</span>
            <span class="n">module_body</span><span class="o">.</span><span class="n">append</span><span class="p">(</span>
                <span class="n">ver</span><span class="o">.</span><span class="n">Declaration</span><span class="p">(</span><span class="n">name</span><span class="o">=</span><span class="n">instance</span><span class="o">.</span><span class="n">signals</span><span class="o">.</span><span class="n">start</span><span class="o">.</span><span class="n">ver_name</span><span class="p">,</span> <span class="n">size</span><span class="o">=</span><span class="mi">1</span><span class="p">,</span> <span class="n">reg</span><span class="o">=</span><span class="kc">True</span><span class="p">)</span>
            <span class="p">)</span>
            <span class="n">module_body</span><span class="o">.</span><span class="n">append</span><span class="p">(</span>
                <span class="n">ver</span><span class="o">.</span><span class="n">Declaration</span><span class="p">(</span><span class="n">name</span><span class="o">=</span><span class="n">instance</span><span class="o">.</span><span class="n">signals</span><span class="o">.</span><span class="n">ready</span><span class="o">.</span><span class="n">ver_name</span><span class="p">,</span> <span class="n">size</span><span class="o">=</span><span class="mi">1</span><span class="p">,</span> <span class="n">reg</span><span class="o">=</span><span class="kc">True</span><span class="p">)</span>
            <span class="p">)</span>
            <span class="n">module_body</span><span class="o">.</span><span class="n">append</span><span class="p">(</span>
                <span class="n">ver</span><span class="o">.</span><span class="n">Instantiation</span><span class="p">(</span>
                    <span class="n">instance</span><span class="o">.</span><span class="n">module_name</span><span class="p">,</span>
                    <span class="n">instance</span><span class="o">.</span><span class="n">var</span><span class="o">.</span><span class="n">ver_name</span><span class="p">,</span>
                    <span class="p">{</span>
                        <span class="n">key</span><span class="o">.</span><span class="n">py_name</span><span class="p">:</span> <span class="n">value</span><span class="o">.</span><span class="n">ver_name</span>
                        <span class="k">for</span> <span class="n">key</span><span class="p">,</span> <span class="n">value</span> <span class="ow">in</span> <span class="nb">zip</span><span class="p">(</span>
                            <span class="n">module</span><span class="o">.</span><span class="n">input_vars</span><span class="p">,</span>
                            <span class="n">instance</span><span class="o">.</span><span class="n">inputs</span><span class="p">,</span>
                        <span class="p">)</span>
                    <span class="p">}</span>
                    <span class="o">|</span> <span class="p">{</span>
                        <span class="n">key</span><span class="o">.</span><span class="n">ver_name</span><span class="p">:</span> <span class="n">value</span><span class="o">.</span><span class="n">ver_name</span>
                        <span class="k">for</span> <span class="n">key</span><span class="p">,</span> <span class="n">value</span> <span class="ow">in</span> <span class="nb">zip</span><span class="p">(</span>
                            <span class="n">module</span><span class="o">.</span><span class="n">output_vars</span><span class="p">,</span>
                            <span class="n">instance</span><span class="o">.</span><span class="n">outputs</span><span class="p">,</span>
                        <span class="p">)</span>
                    <span class="p">}</span>
                    <span class="o">|</span> <span class="p">{</span><span class="n">key</span><span class="o">.</span><span class="n">ver_name</span><span class="p">:</span> <span class="n">value</span><span class="o">.</span><span class="n">ver_name</span> <span class="k">for</span> <span class="n">key</span><span class="p">,</span> <span class="n">value</span> <span class="ow">in</span> <span class="n">defaults</span><span class="o">.</span><span class="n">items</span><span class="p">()},</span>
                <span class="p">)</span>
            <span class="p">)</span>

        <span class="n">module_body</span><span class="o">.</span><span class="n">append</span><span class="p">(</span><span class="n">ver</span><span class="o">.</span><span class="n">Statement</span><span class="p">(</span><span class="n">comment</span><span class="o">=</span><span class="s2">&quot;Core&quot;</span><span class="p">))</span>
        <span class="n">module_body</span><span class="o">.</span><span class="n">append</span><span class="p">(</span><span class="n">always</span><span class="p">)</span>

        <span class="c1"># Consistent state var ordering in transpile</span>
        <span class="n">state_vars</span> <span class="o">=</span> <span class="p">{</span>
            <span class="n">key</span><span class="p">:</span> <span class="n">ir</span><span class="o">.</span><span class="n">UInt</span><span class="p">(</span><span class="n">index</span><span class="p">)</span> <span class="k">for</span> <span class="n">index</span><span class="p">,</span> <span class="n">key</span> <span class="ow">in</span> <span class="nb">enumerate</span><span class="p">(</span><span class="nb">sorted</span><span class="p">(</span><span class="n">context</span><span class="o">.</span><span class="n">states</span><span class="p">))</span>
        <span class="p">}</span>

        <span class="nb">super</span><span class="p">()</span><span class="o">.</span><span class="fm">__init__</span><span class="p">(</span>
            <span class="n">name</span><span class="o">=</span><span class="n">context</span><span class="o">.</span><span class="n">name</span><span class="p">,</span>
            <span class="n">body</span><span class="o">=</span><span class="n">module_body</span><span class="p">,</span>
            <span class="n">localparams</span><span class="o">=</span><span class="n">state_vars</span><span class="p">,</span>
        <span class="p">)</span>

        <span class="bp">self</span><span class="o">.</span><span class="n">inputs</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">_input_lines</span><span class="p">(</span><span class="n">inputs</span><span class="o">=</span><span class="n">inputs</span><span class="p">,</span> <span class="n">context</span><span class="o">=</span><span class="n">context</span><span class="p">)</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">outputs</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">_output_lines</span><span class="p">(</span><span class="n">outputs</span><span class="o">=</span><span class="n">outputs</span><span class="p">,</span> <span class="n">context</span><span class="o">=</span><span class="n">context</span><span class="p">)</span>

    <span class="nd">@staticmethod</span>
    <span class="k">def</span> <span class="nf">_input_lines</span><span class="p">(</span><span class="n">inputs</span><span class="p">:</span> <span class="nb">list</span><span class="p">[</span><span class="nb">str</span><span class="p">],</span> <span class="n">context</span><span class="p">:</span> <span class="n">ir</span><span class="o">.</span><span class="n">Context</span><span class="p">):</span>
<span class="w">        </span><span class="sd">&quot;&quot;&quot;</span>
<span class="sd">        Module inputs</span>
<span class="sd">        &quot;&quot;&quot;</span>
        <span class="n">input_lines</span> <span class="o">=</span> <span class="n">Lines</span><span class="p">()</span>
        <span class="n">input_lines</span> <span class="o">+=</span> <span class="p">(</span>
            <span class="s2">&quot;// Function parameters (only need to be set when start is high):&quot;</span>
        <span class="p">)</span>
        <span class="k">for</span> <span class="n">input_</span> <span class="ow">in</span> <span class="n">inputs</span><span class="p">:</span>
            <span class="k">assert</span> <span class="nb">isinstance</span><span class="p">(</span><span class="n">input_</span><span class="p">,</span> <span class="nb">str</span><span class="p">)</span>
            <span class="n">input_lines</span> <span class="o">+=</span> <span class="sa">f</span><span class="s2">&quot;input wire signed [31:0] </span><span class="si">{</span><span class="n">input_</span><span class="si">}</span><span class="s2">,&quot;</span>
        <span class="n">input_lines</span><span class="o">.</span><span class="n">blank</span><span class="p">()</span>
        <span class="n">input_lines</span> <span class="o">+=</span> <span class="p">(</span>
            <span class="sa">f</span><span class="s2">&quot;input wire </span><span class="si">{</span><span class="n">context</span><span class="o">.</span><span class="n">signals</span><span class="o">.</span><span class="n">clock</span><span class="o">.</span><span class="n">ver_name</span><span class="si">}</span><span class="s2">, &quot;</span> <span class="s2">&quot;// clock for sync&quot;</span>
        <span class="p">)</span>
        <span class="n">input_lines</span> <span class="o">+=</span> <span class="p">(</span>
            <span class="sa">f</span><span class="s2">&quot;input wire </span><span class="si">{</span><span class="n">context</span><span class="o">.</span><span class="n">signals</span><span class="o">.</span><span class="n">reset</span><span class="o">.</span><span class="n">ver_name</span><span class="si">}</span><span class="s2">, &quot;</span>
            <span class="s2">&quot;// set high to reset, i.e. done will be high&quot;</span>
        <span class="p">)</span>
        <span class="n">input_lines</span> <span class="o">+=</span> <span class="p">(</span>
            <span class="sa">f</span><span class="s2">&quot;input wire </span><span class="si">{</span><span class="n">context</span><span class="o">.</span><span class="n">signals</span><span class="o">.</span><span class="n">start</span><span class="si">}</span><span class="s2">, &quot;</span>
            <span class="o">+</span> <span class="s2">&quot;// set high to capture inputs (in same cycle) and start generating&quot;</span>
        <span class="p">)</span>
        <span class="n">input_lines</span><span class="o">.</span><span class="n">blank</span><span class="p">()</span>
        <span class="n">input_lines</span> <span class="o">+=</span> <span class="s2">&quot;// Implements the ready/valid handshake&quot;</span>
        <span class="n">input_lines</span> <span class="o">+=</span> <span class="p">(</span>
            <span class="sa">f</span><span class="s2">&quot;input wire </span><span class="si">{</span><span class="n">context</span><span class="o">.</span><span class="n">signals</span><span class="o">.</span><span class="n">ready</span><span class="si">}</span><span class="s2">, &quot;</span>
            <span class="s2">&quot;// set high when caller is ready for output&quot;</span>
        <span class="p">)</span>
        <span class="k">return</span> <span class="n">input_lines</span>

    <span class="nd">@staticmethod</span>
    <span class="k">def</span> <span class="nf">_output_lines</span><span class="p">(</span><span class="n">outputs</span><span class="p">:</span> <span class="nb">list</span><span class="p">[</span><span class="nb">str</span><span class="p">],</span> <span class="n">context</span><span class="p">:</span> <span class="n">ir</span><span class="o">.</span><span class="n">Context</span><span class="p">):</span>
<span class="w">        </span><span class="sd">&quot;&quot;&quot;</span>
<span class="sd">        Get outputs</span>
<span class="sd">        &quot;&quot;&quot;</span>
        <span class="n">output_lines</span> <span class="o">=</span> <span class="n">Lines</span><span class="p">()</span>
        <span class="n">output_lines</span> <span class="o">+=</span> <span class="p">(</span>
            <span class="sa">f</span><span class="s2">&quot;output reg </span><span class="si">{</span><span class="n">context</span><span class="o">.</span><span class="n">signals</span><span class="o">.</span><span class="n">valid</span><span class="si">}</span><span class="s2">, &quot;</span>
            <span class="s2">&quot;// is high if output values are valid&quot;</span>
        <span class="p">)</span>
        <span class="n">output_lines</span><span class="o">.</span><span class="n">blank</span><span class="p">()</span>
        <span class="n">output_lines</span> <span class="o">+=</span> <span class="p">(</span>
            <span class="sa">f</span><span class="s2">&quot;output reg </span><span class="si">{</span><span class="n">context</span><span class="o">.</span><span class="n">signals</span><span class="o">.</span><span class="n">done</span><span class="si">}</span><span class="s2">, &quot;</span>
            <span class="s2">&quot;// is high if module done outputting&quot;</span>
        <span class="p">)</span>
        <span class="n">output_lines</span><span class="o">.</span><span class="n">blank</span><span class="p">()</span>
        <span class="n">output_lines</span> <span class="o">+=</span> <span class="s2">&quot;// Output values as a tuple with respective index(es)&quot;</span>
        <span class="k">for</span> <span class="n">output</span> <span class="ow">in</span> <span class="n">outputs</span><span class="p">:</span>
            <span class="k">assert</span> <span class="nb">isinstance</span><span class="p">(</span><span class="n">output</span><span class="p">,</span> <span class="nb">str</span><span class="p">)</span>
            <span class="n">output_lines</span> <span class="o">+=</span> <span class="sa">f</span><span class="s2">&quot;output reg signed [31:0] </span><span class="si">{</span><span class="n">output</span><span class="si">}</span><span class="s2">,&quot;</span>
        <span class="k">return</span> <span class="n">output_lines</span>

<div class="viewcode-block" id="Module.make_start_ifelse">
<a class="viewcode-back" href="../../../../python2verilog.backend.verilog.html#python2verilog.backend.verilog.module.Module.make_start_ifelse">[docs]</a>
    <span class="nd">@staticmethod</span>
    <span class="k">def</span> <span class="nf">make_start_ifelse</span><span class="p">(</span><span class="n">root</span><span class="p">:</span> <span class="n">ver</span><span class="o">.</span><span class="n">Case</span><span class="p">,</span> <span class="n">context</span><span class="p">:</span> <span class="n">ir</span><span class="o">.</span><span class="n">Context</span><span class="p">)</span> <span class="o">-&gt;</span> <span class="nb">list</span><span class="p">[</span><span class="n">ver</span><span class="o">.</span><span class="n">Statement</span><span class="p">]:</span>
<span class="w">        </span><span class="sd">&quot;&quot;&quot;</span>
<span class="sd">        if (_start) begin</span>
<span class="sd">            ...</span>
<span class="sd">        end else begin</span>
<span class="sd">            ...</span>
<span class="sd">        end</span>
<span class="sd">        &quot;&quot;&quot;</span>
        <span class="n">then_body</span><span class="p">:</span> <span class="nb">list</span><span class="p">[</span><span class="n">ver</span><span class="o">.</span><span class="n">Statement</span><span class="p">]</span> <span class="o">=</span> <span class="p">[]</span>
        <span class="k">for</span> <span class="n">var</span> <span class="ow">in</span> <span class="n">context</span><span class="o">.</span><span class="n">input_vars</span><span class="p">:</span>
            <span class="n">then_body</span><span class="o">.</span><span class="n">append</span><span class="p">(</span>
                <span class="n">ver</span><span class="o">.</span><span class="n">NonBlockingSubsitution</span><span class="p">(</span>
                    <span class="n">ir</span><span class="o">.</span><span class="n">Var</span><span class="p">(</span><span class="n">py_name</span><span class="o">=</span><span class="n">var</span><span class="o">.</span><span class="n">ver_name</span><span class="p">,</span> <span class="n">ver_name</span><span class="o">=</span><span class="n">var</span><span class="o">.</span><span class="n">ver_name</span><span class="p">),</span>
                    <span class="n">ir</span><span class="o">.</span><span class="n">Expression</span><span class="p">(</span><span class="n">var</span><span class="o">.</span><span class="n">py_name</span><span class="p">),</span>
                <span class="p">)</span>
            <span class="p">)</span>

        <span class="k">if</span> <span class="n">context</span><span class="o">.</span><span class="n">optimization_level</span> <span class="o">&gt;</span> <span class="mi">0</span><span class="p">:</span>
            <span class="c1"># Optimization to include the entry state in the start ifelse</span>

            <span class="c1"># Map cached inputs to input signals (cached inputs not updated yet)</span>
            <span class="n">mapping</span> <span class="o">=</span> <span class="p">{</span>
                <span class="n">ir</span><span class="o">.</span><span class="n">Var</span><span class="p">(</span><span class="n">py_name</span><span class="o">=</span><span class="n">var</span><span class="o">.</span><span class="n">ver_name</span><span class="p">,</span> <span class="n">ver_name</span><span class="o">=</span><span class="n">var</span><span class="o">.</span><span class="n">ver_name</span><span class="p">):</span> <span class="n">ir</span><span class="o">.</span><span class="n">Expression</span><span class="p">(</span>
                    <span class="n">var</span><span class="o">.</span><span class="n">py_name</span>
                <span class="p">)</span>
                <span class="k">for</span> <span class="n">var</span> <span class="ow">in</span> <span class="n">context</span><span class="o">.</span><span class="n">input_vars</span>
            <span class="p">}</span>

            <span class="c1"># Get statements in entry state</span>
            <span class="n">stmt_stack</span><span class="p">:</span> <span class="nb">list</span><span class="p">[</span><span class="n">ver</span><span class="o">.</span><span class="n">Statement</span><span class="p">]</span> <span class="o">=</span> <span class="p">[]</span>
            <span class="k">for</span> <span class="n">item</span> <span class="ow">in</span> <span class="n">root</span><span class="o">.</span><span class="n">case_items</span><span class="p">:</span>
                <span class="k">if</span> <span class="n">item</span><span class="o">.</span><span class="n">condition</span> <span class="o">==</span> <span class="n">context</span><span class="o">.</span><span class="n">entry_state</span><span class="p">:</span>
                    <span class="n">stmt_stack</span> <span class="o">+=</span> <span class="n">item</span><span class="o">.</span><span class="n">statements</span>
                    <span class="n">then_body</span> <span class="o">+=</span> <span class="n">item</span><span class="o">.</span><span class="n">statements</span>
                    <span class="n">root</span><span class="o">.</span><span class="n">case_items</span><span class="o">.</span><span class="n">remove</span><span class="p">(</span><span class="n">item</span><span class="p">)</span>
                    <span class="k">break</span>

            <span class="c1"># Replace usage of cached inputs with input signals</span>
            <span class="k">while</span> <span class="n">stmt_stack</span><span class="p">:</span>
                <span class="n">stmt</span> <span class="o">=</span> <span class="n">stmt_stack</span><span class="o">.</span><span class="n">pop</span><span class="p">()</span>
                <span class="k">if</span> <span class="nb">isinstance</span><span class="p">(</span><span class="n">stmt</span><span class="p">,</span> <span class="n">ver</span><span class="o">.</span><span class="n">NonBlockingSubsitution</span><span class="p">):</span>
                    <span class="n">stmt</span><span class="o">.</span><span class="n">rvalue</span> <span class="o">=</span> <span class="n">backwards_replace</span><span class="p">(</span><span class="n">stmt</span><span class="o">.</span><span class="n">rvalue</span><span class="p">,</span> <span class="n">mapping</span><span class="p">)</span>
                <span class="k">elif</span> <span class="nb">isinstance</span><span class="p">(</span><span class="n">stmt</span><span class="p">,</span> <span class="n">ver</span><span class="o">.</span><span class="n">IfElse</span><span class="p">):</span>
                    <span class="n">stmt</span><span class="o">.</span><span class="n">condition</span> <span class="o">=</span> <span class="n">backwards_replace</span><span class="p">(</span><span class="n">stmt</span><span class="o">.</span><span class="n">condition</span><span class="p">,</span> <span class="n">mapping</span><span class="p">)</span>
                    <span class="n">stmt_stack</span> <span class="o">+=</span> <span class="n">stmt</span><span class="o">.</span><span class="n">then_body</span>
                    <span class="n">stmt_stack</span> <span class="o">+=</span> <span class="n">stmt</span><span class="o">.</span><span class="n">else_body</span>
                <span class="k">else</span><span class="p">:</span>
                    <span class="k">raise</span> <span class="ne">TypeError</span><span class="p">(</span><span class="sa">f</span><span class="s2">&quot;Unexpected </span><span class="si">{</span><span class="nb">type</span><span class="p">(</span><span class="n">stmt</span><span class="p">)</span><span class="si">}</span><span class="s2"> </span><span class="si">{</span><span class="n">stmt</span><span class="si">}</span><span class="s2">&quot;</span><span class="p">)</span>
        <span class="k">else</span><span class="p">:</span>
            <span class="n">then_body</span><span class="o">.</span><span class="n">append</span><span class="p">(</span>
                <span class="n">ver</span><span class="o">.</span><span class="n">NonBlockingSubsitution</span><span class="p">(</span><span class="n">context</span><span class="o">.</span><span class="n">state_var</span><span class="p">,</span> <span class="n">context</span><span class="o">.</span><span class="n">entry_state</span><span class="p">)</span>
            <span class="p">)</span>

        <span class="n">if_else</span> <span class="o">=</span> <span class="n">ver</span><span class="o">.</span><span class="n">IfElse</span><span class="p">(</span>
            <span class="n">context</span><span class="o">.</span><span class="n">signals</span><span class="o">.</span><span class="n">start</span><span class="p">,</span>
            <span class="n">then_body</span><span class="p">,</span>
            <span class="p">[</span>
                <span class="n">ver</span><span class="o">.</span><span class="n">Statement</span><span class="p">(</span>
                    <span class="n">comment</span><span class="o">=</span><span class="s2">&quot;If ready or not valid, then continue computation&quot;</span>
                <span class="p">),</span>
                <span class="n">ver</span><span class="o">.</span><span class="n">IfElse</span><span class="p">(</span>
                    <span class="n">ir</span><span class="o">.</span><span class="n">UBinOp</span><span class="p">(</span>
                        <span class="n">context</span><span class="o">.</span><span class="n">signals</span><span class="o">.</span><span class="n">ready</span><span class="p">,</span>
                        <span class="s2">&quot;||&quot;</span><span class="p">,</span>
                        <span class="n">ir</span><span class="o">.</span><span class="n">UnaryOp</span><span class="p">(</span><span class="s2">&quot;!&quot;</span><span class="p">,</span> <span class="n">context</span><span class="o">.</span><span class="n">signals</span><span class="o">.</span><span class="n">valid</span><span class="p">),</span>
                    <span class="p">),</span>
                    <span class="p">[</span><span class="n">root</span><span class="p">],</span>
                    <span class="p">[],</span>
                <span class="p">),</span>
            <span class="p">],</span>
        <span class="p">)</span>
        <span class="k">return</span> <span class="p">[</span><span class="n">if_else</span><span class="p">]</span></div>
</div>

</pre></div>

          </div>
          
        </div>
      </div>
      <div class="sphinxsidebar" role="navigation" aria-label="main navigation">
        <div class="sphinxsidebarwrapper">
<h1 class="logo"><a href="../../../../index.html">python2verilog</a></h1>








<h3>Navigation</h3>
<p class="caption" role="heading"><span class="caption-text">Contents:</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../../python2verilog.html">python2verilog package</a></li>
</ul>

<div class="relations">
<h3>Related Topics</h3>
<ul>
  <li><a href="../../../../index.html">Documentation overview</a><ul>
  <li><a href="../../../index.html">Module code</a><ul>
  </ul></li>
  </ul></li>
</ul>
</div>
<div id="searchbox" style="display: none" role="search">
  <h3 id="searchlabel">Quick search</h3>
    <div class="searchformwrapper">
    <form class="search" action="../../../../search.html" method="get">
      <input type="text" name="q" aria-labelledby="searchlabel" autocomplete="off" autocorrect="off" autocapitalize="off" spellcheck="false"/>
      <input type="submit" value="Go" />
    </form>
    </div>
</div>
<script>document.getElementById('searchbox').style.display = "block"</script>








        </div>
      </div>
      <div class="clearer"></div>
    </div>
    <div class="footer">
      &copy;2023, Kerry Wang.
      
      |
      Powered by <a href="http://sphinx-doc.org/">Sphinx 7.2.6</a>
      &amp; <a href="https://github.com/bitprophet/alabaster">Alabaster 0.7.13</a>
      
    </div>

    

    
  </body>
</html>