;redcode
;assert 1
	SPL 0, <332
	SUB #10, <462
	SLT 300, 90
	SPL 771, @-725
	MOV -7, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD <-0, 0
	SPL 771, @-725
	JMP 93, #120
	MOV -7, <-20
	SUB 0, 900
	SPL 771, @-955
	SLT @127, 106
	JMP 93, #120
	SPL @2, -201
	SUB #10, <462
	SUB #2, -201
	MOV 109, -12
	ADD @20, @10
	SLT 102, 610
	JMZ @201, 100
	JMP <-121, <-9
	MOV 109, -12
	MOV 109, -12
	SUB 21, 809
	MOV -7, <-61
	SUB -7, <-20
	SLT 102, 620
	JMP <2, -1
	ADD #139, -6
	SUB 21, 809
	SLT 102, 610
	DAT <10, #462
	SLT 102, 610
	SUB 31, 200
	SUB #10, <462
	SLT 102, 620
	SUB 31, 200
	SUB #10, <462
	SLT 102, 620
	SLT 300, 90
	SUB #10, <462
	SPL 201, @0
	SUB #10, <462
	ADD @20, @10
	SUB #10, <462
	SLT 300, 90
	MOV -7, <-20
	SPL 0, <332
	SPL 0, <332
	SLT 300, 90
