#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Tue Dec 26 05:26:26 2023
# Process ID: 27048
# Current directory: C:/Verilog/vivado/FPGA_calculator/FPGA_calculator.runs/synth_1
# Command line: vivado.exe -log top_calculator.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_calculator.tcl
# Log file: C:/Verilog/vivado/FPGA_calculator/FPGA_calculator.runs/synth_1/top_calculator.vds
# Journal file: C:/Verilog/vivado/FPGA_calculator/FPGA_calculator.runs/synth_1\vivado.jou
# Running On: DESKTOP-8E50U61, OS: Windows, CPU Frequency: 2592 MHz, CPU Physical cores: 2, Host memory: 17089 MB
#-----------------------------------------------------------
source top_calculator.tcl -notrace
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 444.621 ; gain = 163.527
Command: read_checkpoint -auto_incremental -incremental C:/Verilog/vivado/FPGA_calculator/FPGA_calculator.srcs/utils_1/imports/synth_1/top_calculator.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Verilog/vivado/FPGA_calculator/FPGA_calculator.srcs/utils_1/imports/synth_1/top_calculator.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top top_calculator -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 15284
INFO: [Synth 8-11241] undeclared symbol 'mode', assumed default net type 'wire' [C:/Verilog/vivado/FPGA_calculator/FPGA_calculator.srcs/sources_1/imports/FPGA_project/top_calculator.v:36]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 887.359 ; gain = 410.645
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_calculator' [C:/Verilog/vivado/FPGA_calculator/FPGA_calculator.srcs/sources_1/imports/FPGA_project/top_calculator.v:1]
INFO: [Synth 8-6157] synthesizing module 'clock_divider' [C:/Verilog/vivado/FPGA_calculator/FPGA_calculator.srcs/sources_1/imports/FPGA_project/clock_divider.v:1]
INFO: [Synth 8-6155] done synthesizing module 'clock_divider' (0#1) [C:/Verilog/vivado/FPGA_calculator/FPGA_calculator.srcs/sources_1/imports/FPGA_project/clock_divider.v:1]
INFO: [Synth 8-6157] synthesizing module 'segment_driver' [C:/Verilog/vivado/FPGA_calculator/FPGA_calculator.srcs/sources_1/imports/FPGA_project/segment_driver.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Verilog/vivado/FPGA_calculator/FPGA_calculator.srcs/sources_1/imports/FPGA_project/segment_driver.v:164]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Verilog/vivado/FPGA_calculator/FPGA_calculator.srcs/sources_1/imports/FPGA_project/segment_driver.v:179]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Verilog/vivado/FPGA_calculator/FPGA_calculator.srcs/sources_1/imports/FPGA_project/segment_driver.v:195]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Verilog/vivado/FPGA_calculator/FPGA_calculator.srcs/sources_1/imports/FPGA_project/segment_driver.v:211]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Verilog/vivado/FPGA_calculator/FPGA_calculator.srcs/sources_1/imports/FPGA_project/segment_driver.v:227]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Verilog/vivado/FPGA_calculator/FPGA_calculator.srcs/sources_1/imports/FPGA_project/segment_driver.v:246]
INFO: [Synth 8-6155] done synthesizing module 'segment_driver' (0#1) [C:/Verilog/vivado/FPGA_calculator/FPGA_calculator.srcs/sources_1/imports/FPGA_project/segment_driver.v:1]
INFO: [Synth 8-6157] synthesizing module 'keypad_driver' [C:/Verilog/vivado/FPGA_calculator/FPGA_calculator.srcs/sources_1/imports/FPGA_project/keypad_driver.v:10]
INFO: [Synth 8-6155] done synthesizing module 'keypad_driver' (0#1) [C:/Verilog/vivado/FPGA_calculator/FPGA_calculator.srcs/sources_1/imports/FPGA_project/keypad_driver.v:10]
INFO: [Synth 8-6157] synthesizing module 'calculate' [C:/Verilog/vivado/FPGA_calculator/FPGA_calculator.srcs/sources_1/imports/FPGA_project/calculate.v:1]
INFO: [Synth 8-6155] done synthesizing module 'calculate' (0#1) [C:/Verilog/vivado/FPGA_calculator/FPGA_calculator.srcs/sources_1/imports/FPGA_project/calculate.v:1]
INFO: [Synth 8-6157] synthesizing module 'interface' [C:/Verilog/vivado/FPGA_calculator/FPGA_calculator.srcs/sources_1/imports/FPGA_project/interface.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Verilog/vivado/FPGA_calculator/FPGA_calculator.srcs/sources_1/imports/FPGA_project/interface.v:74]
INFO: [Synth 8-6155] done synthesizing module 'interface' (0#1) [C:/Verilog/vivado/FPGA_calculator/FPGA_calculator.srcs/sources_1/imports/FPGA_project/interface.v:1]
INFO: [Synth 8-6155] done synthesizing module 'top_calculator' (0#1) [C:/Verilog/vivado/FPGA_calculator/FPGA_calculator.srcs/sources_1/imports/FPGA_project/top_calculator.v:1]
WARNING: [Synth 8-6014] Unused sequential element segment_serial_reg was removed.  [C:/Verilog/vivado/FPGA_calculator/FPGA_calculator.srcs/sources_1/imports/FPGA_project/segment_driver.v:280]
WARNING: [Synth 8-7137] Register fnd_cnt_reg in module segment_driver has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Verilog/vivado/FPGA_calculator/FPGA_calculator.srcs/sources_1/imports/FPGA_project/segment_driver.v:276]
WARNING: [Synth 8-7137] Register fnd_d_reg in module segment_driver has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Verilog/vivado/FPGA_calculator/FPGA_calculator.srcs/sources_1/imports/FPGA_project/segment_driver.v:277]
WARNING: [Synth 8-7137] Register fnd_s_reg in module segment_driver has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Verilog/vivado/FPGA_calculator/FPGA_calculator.srcs/sources_1/imports/FPGA_project/segment_driver.v:278]
WARNING: [Synth 8-6014] Unused sequential element temp_reg was removed.  [C:/Verilog/vivado/FPGA_calculator/FPGA_calculator.srcs/sources_1/imports/FPGA_project/keypad_driver.v:32]
WARNING: [Synth 8-7137] Register eBCD_reg in module keypad_driver has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Verilog/vivado/FPGA_calculator/FPGA_calculator.srcs/sources_1/imports/FPGA_project/keypad_driver.v:39]
WARNING: [Synth 8-7137] Register cal_enable_reg in module interface has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Verilog/vivado/FPGA_calculator/FPGA_calculator.srcs/sources_1/imports/FPGA_project/interface.v:87]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 986.008 ; gain = 509.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 986.008 ; gain = 509.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 986.008 ; gain = 509.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 986.008 ; gain = 509.293
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 4     
	   3 Input   64 Bit       Adders := 1     
	   2 Input   35 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 7     
	   2 Input    3 Bit       Adders := 4     
+---Registers : 
	               64 Bit    Registers := 1     
	               35 Bit    Registers := 1     
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 7     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 5     
	                1 Bit    Registers := 6     
+---Multipliers : 
	              32x32  Multipliers := 1     
	               4x32  Multipliers := 2     
+---Muxes : 
	   2 Input   64 Bit        Muxes := 6     
	   6 Input   64 Bit        Muxes := 1     
	   3 Input   35 Bit        Muxes := 2     
	   2 Input   35 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 25    
	   3 Input   32 Bit        Muxes := 1     
	   4 Input   32 Bit        Muxes := 3     
	   7 Input   32 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 2     
	   8 Input    7 Bit        Muxes := 4     
	  12 Input    7 Bit        Muxes := 4     
	   9 Input    7 Bit        Muxes := 1     
	  13 Input    7 Bit        Muxes := 1     
	   5 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 2     
	  16 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 4     
	  12 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 25    
	  12 Input    3 Bit        Muxes := 5     
	   3 Input    3 Bit        Muxes := 2     
	   7 Input    3 Bit        Muxes := 2     
	   6 Input    3 Bit        Muxes := 2     
	   7 Input    2 Bit        Muxes := 2     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 49    
	   7 Input    1 Bit        Muxes := 15    
	   3 Input    1 Bit        Muxes := 5     
	   4 Input    1 Bit        Muxes := 1     
	   6 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP result0, operation Mode is: A*B.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: A*B.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: operator result0 is absorbed into DSP result0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:14 ; elapsed = 00:01:29 . Memory (MB): peak = 1501.145 ; gain = 1024.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+---------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name    | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|top_calculator | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_calculator | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_calculator | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_calculator | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+---------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:15 ; elapsed = 00:01:29 . Memory (MB): peak = 1501.145 ; gain = 1024.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:19 ; elapsed = 00:01:34 . Memory (MB): peak = 1501.145 ; gain = 1024.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:29 ; elapsed = 00:01:44 . Memory (MB): peak = 1501.145 ; gain = 1024.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:29 ; elapsed = 00:01:44 . Memory (MB): peak = 1501.145 ; gain = 1024.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:29 ; elapsed = 00:01:45 . Memory (MB): peak = 1501.145 ; gain = 1024.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:29 ; elapsed = 00:01:45 . Memory (MB): peak = 1501.145 ; gain = 1024.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:30 ; elapsed = 00:01:45 . Memory (MB): peak = 1501.145 ; gain = 1024.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:30 ; elapsed = 00:01:45 . Memory (MB): peak = 1501.145 ; gain = 1024.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+---------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name    | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|top_calculator | A*B          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_calculator | PCIN>>17+A*B | 30     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_calculator | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_calculator | PCIN>>17+A*B | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+---------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     4|
|2     |CARRY4  |  2824|
|3     |DSP48E1 |     4|
|4     |LUT1    |   508|
|5     |LUT2    |   586|
|6     |LUT3    |  4919|
|7     |LUT4    |  2957|
|8     |LUT5    |  2577|
|9     |LUT6    |  2179|
|10    |MUXF7   |     1|
|11    |FDCE    |   372|
|12    |FDPE    |    65|
|13    |FDRE    |     9|
|14    |LDC     |    54|
|15    |IBUF    |    17|
|16    |OBUF    |    14|
+------+--------+------+

Report Instance Areas: 
+------+---------+---------------+------+
|      |Instance |Module         |Cells |
+------+---------+---------------+------+
|1     |top      |               | 17090|
|2     |  CAL    |calculate      |   256|
|3     |  CLK    |clock_divider  |    11|
|4     |  KDI    |keypad_driver  |   442|
|5     |  SDI    |segment_driver |   891|
|6     |  UI     |interface      | 15455|
+------+---------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:30 ; elapsed = 00:01:45 . Memory (MB): peak = 1501.145 ; gain = 1024.430
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:30 ; elapsed = 00:01:45 . Memory (MB): peak = 1501.145 ; gain = 1024.430
Synthesis Optimization Complete : Time (s): cpu = 00:01:30 ; elapsed = 00:01:45 . Memory (MB): peak = 1501.145 ; gain = 1024.430
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.304 . Memory (MB): peak = 1501.145 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2883 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'top_calculator' is not ideal for floorplanning, since the cellview 'interface' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1501.145 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 54 instances were transformed.
  LDC => LDCE: 54 instances

Synth Design complete | Checksum: 492a68f8
INFO: [Common 17-83] Releasing license: Synthesis
36 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:37 ; elapsed = 00:01:53 . Memory (MB): peak = 1501.145 ; gain = 1031.652
INFO: [Common 17-1381] The checkpoint 'C:/Verilog/vivado/FPGA_calculator/FPGA_calculator.runs/synth_1/top_calculator.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_calculator_utilization_synth.rpt -pb top_calculator_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Dec 26 05:28:37 2023...
