<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › tile › include › asm › barrier.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>barrier.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright 2010 Tilera Corporation. All Rights Reserved.</span>
<span class="cm"> *</span>
<span class="cm"> *   This program is free software; you can redistribute it and/or</span>
<span class="cm"> *   modify it under the terms of the GNU General Public License</span>
<span class="cm"> *   as published by the Free Software Foundation, version 2.</span>
<span class="cm"> *</span>
<span class="cm"> *   This program is distributed in the hope that it will be useful, but</span>
<span class="cm"> *   WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> *   MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, GOOD TITLE or</span>
<span class="cm"> *   NON INFRINGEMENT.  See the GNU General Public License for</span>
<span class="cm"> *   more details.</span>
<span class="cm"> */</span>

<span class="cp">#ifndef _ASM_TILE_BARRIER_H</span>
<span class="cp">#define _ASM_TILE_BARRIER_H</span>

<span class="cp">#ifndef __ASSEMBLY__</span>

<span class="cp">#include &lt;linux/types.h&gt;</span>
<span class="cp">#include &lt;arch/chip.h&gt;</span>
<span class="cp">#include &lt;arch/spr_def.h&gt;</span>
<span class="cp">#include &lt;asm/timex.h&gt;</span>

<span class="cm">/*</span>
<span class="cm"> * read_barrier_depends - Flush all pending reads that subsequents reads</span>
<span class="cm"> * depend on.</span>
<span class="cm"> *</span>
<span class="cm"> * No data-dependent reads from memory-like regions are ever reordered</span>
<span class="cm"> * over this barrier.  All reads preceding this primitive are guaranteed</span>
<span class="cm"> * to access memory (but not necessarily other CPUs&#39; caches) before any</span>
<span class="cm"> * reads following this primitive that depend on the data return by</span>
<span class="cm"> * any of the preceding reads.  This primitive is much lighter weight than</span>
<span class="cm"> * rmb() on most CPUs, and is never heavier weight than is</span>
<span class="cm"> * rmb().</span>
<span class="cm"> *</span>
<span class="cm"> * These ordering constraints are respected by both the local CPU</span>
<span class="cm"> * and the compiler.</span>
<span class="cm"> *</span>
<span class="cm"> * Ordering is not guaranteed by anything other than these primitives,</span>
<span class="cm"> * not even by data dependencies.  See the documentation for</span>
<span class="cm"> * memory_barrier() for examples and URLs to more information.</span>
<span class="cm"> *</span>
<span class="cm"> * For example, the following code would force ordering (the initial</span>
<span class="cm"> * value of &quot;a&quot; is zero, &quot;b&quot; is one, and &quot;p&quot; is &quot;&amp;a&quot;):</span>
<span class="cm"> *</span>
<span class="cm"> * &lt;programlisting&gt;</span>
<span class="cm"> *	CPU 0				CPU 1</span>
<span class="cm"> *</span>
<span class="cm"> *	b = 2;</span>
<span class="cm"> *	memory_barrier();</span>
<span class="cm"> *	p = &amp;b;				q = p;</span>
<span class="cm"> *					read_barrier_depends();</span>
<span class="cm"> *					d = *q;</span>
<span class="cm"> * &lt;/programlisting&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * because the read of &quot;*q&quot; depends on the read of &quot;p&quot; and these</span>
<span class="cm"> * two reads are separated by a read_barrier_depends().  However,</span>
<span class="cm"> * the following code, with the same initial values for &quot;a&quot; and &quot;b&quot;:</span>
<span class="cm"> *</span>
<span class="cm"> * &lt;programlisting&gt;</span>
<span class="cm"> *	CPU 0				CPU 1</span>
<span class="cm"> *</span>
<span class="cm"> *	a = 2;</span>
<span class="cm"> *	memory_barrier();</span>
<span class="cm"> *	b = 3;				y = b;</span>
<span class="cm"> *					read_barrier_depends();</span>
<span class="cm"> *					x = a;</span>
<span class="cm"> * &lt;/programlisting&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * does not enforce ordering, since there is no data dependency between</span>
<span class="cm"> * the read of &quot;a&quot; and the read of &quot;b&quot;.  Therefore, on some CPUs, such</span>
<span class="cm"> * as Alpha, &quot;y&quot; could be set to 3 and &quot;x&quot; to 0.  Use rmb()</span>
<span class="cm"> * in cases like this where there are no data dependencies.</span>
<span class="cm"> */</span>
<span class="cp">#define read_barrier_depends()	do { } while (0)</span>

<span class="cp">#define __sync()	__insn_mf()</span>

<span class="cp">#if !CHIP_HAS_MF_WAITS_FOR_VICTIMS()</span>
<span class="cp">#include &lt;hv/syscall_public.h&gt;</span>
<span class="cm">/*</span>
<span class="cm"> * Issue an uncacheable load to each memory controller, then</span>
<span class="cm"> * wait until those loads have completed.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">__mb_incoherent</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">long</span> <span class="n">clobber_r10</span><span class="p">;</span>
	<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;swint2&quot;</span>
		     <span class="o">:</span> <span class="s">&quot;=R10&quot;</span> <span class="p">(</span><span class="n">clobber_r10</span><span class="p">)</span>
		     <span class="o">:</span> <span class="s">&quot;R10&quot;</span> <span class="p">(</span><span class="n">HV_SYS_fence_incoherent</span><span class="p">)</span>
		     <span class="o">:</span> <span class="s">&quot;r0&quot;</span><span class="p">,</span> <span class="s">&quot;r1&quot;</span><span class="p">,</span> <span class="s">&quot;r2&quot;</span><span class="p">,</span> <span class="s">&quot;r3&quot;</span><span class="p">,</span> <span class="s">&quot;r4&quot;</span><span class="p">,</span>
		       <span class="s">&quot;r5&quot;</span><span class="p">,</span> <span class="s">&quot;r6&quot;</span><span class="p">,</span> <span class="s">&quot;r7&quot;</span><span class="p">,</span> <span class="s">&quot;r8&quot;</span><span class="p">,</span> <span class="s">&quot;r9&quot;</span><span class="p">,</span>
		       <span class="s">&quot;r11&quot;</span><span class="p">,</span> <span class="s">&quot;r12&quot;</span><span class="p">,</span> <span class="s">&quot;r13&quot;</span><span class="p">,</span> <span class="s">&quot;r14&quot;</span><span class="p">,</span>
		       <span class="s">&quot;r15&quot;</span><span class="p">,</span> <span class="s">&quot;r16&quot;</span><span class="p">,</span> <span class="s">&quot;r17&quot;</span><span class="p">,</span> <span class="s">&quot;r18&quot;</span><span class="p">,</span> <span class="s">&quot;r19&quot;</span><span class="p">,</span>
		       <span class="s">&quot;r20&quot;</span><span class="p">,</span> <span class="s">&quot;r21&quot;</span><span class="p">,</span> <span class="s">&quot;r22&quot;</span><span class="p">,</span> <span class="s">&quot;r23&quot;</span><span class="p">,</span> <span class="s">&quot;r24&quot;</span><span class="p">,</span>
		       <span class="s">&quot;r25&quot;</span><span class="p">,</span> <span class="s">&quot;r26&quot;</span><span class="p">,</span> <span class="s">&quot;r27&quot;</span><span class="p">,</span> <span class="s">&quot;r28&quot;</span><span class="p">,</span> <span class="s">&quot;r29&quot;</span><span class="p">);</span>
<span class="p">}</span>
<span class="cp">#endif</span>

<span class="cm">/* Fence to guarantee visibility of stores to incoherent memory. */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span>
<span class="nf">mb_incoherent</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">__insn_mf</span><span class="p">();</span>

<span class="cp">#if !CHIP_HAS_MF_WAITS_FOR_VICTIMS()</span>
	<span class="p">{</span>
<span class="cp">#if CHIP_HAS_TILE_WRITE_PENDING()</span>
		<span class="k">const</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">WRITE_TIMEOUT_CYCLES</span> <span class="o">=</span> <span class="mi">400</span><span class="p">;</span>
		<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">start</span> <span class="o">=</span> <span class="n">get_cycles_low</span><span class="p">();</span>
		<span class="k">do</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">__insn_mfspr</span><span class="p">(</span><span class="n">SPR_TILE_WRITE_PENDING</span><span class="p">)</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
				<span class="k">return</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">while</span> <span class="p">((</span><span class="n">get_cycles_low</span><span class="p">()</span> <span class="o">-</span> <span class="n">start</span><span class="p">)</span> <span class="o">&lt;</span> <span class="n">WRITE_TIMEOUT_CYCLES</span><span class="p">);</span>
<span class="cp">#endif </span><span class="cm">/* CHIP_HAS_TILE_WRITE_PENDING() */</span><span class="cp"></span>
		<span class="p">(</span><span class="kt">void</span><span class="p">)</span> <span class="n">__mb_incoherent</span><span class="p">();</span>
	<span class="p">}</span>
<span class="cp">#endif </span><span class="cm">/* CHIP_HAS_MF_WAITS_FOR_VICTIMS() */</span><span class="cp"></span>
<span class="p">}</span>

<span class="cp">#define fast_wmb()	__sync()</span>
<span class="cp">#define fast_rmb()	__sync()</span>
<span class="cp">#define fast_mb()	__sync()</span>
<span class="cp">#define fast_iob()	mb_incoherent()</span>

<span class="cp">#define wmb()		fast_wmb()</span>
<span class="cp">#define rmb()		fast_rmb()</span>
<span class="cp">#define mb()		fast_mb()</span>
<span class="cp">#define iob()		fast_iob()</span>

<span class="cp">#ifdef CONFIG_SMP</span>
<span class="cp">#define smp_mb()	mb()</span>
<span class="cp">#define smp_rmb()	rmb()</span>
<span class="cp">#define smp_wmb()	wmb()</span>
<span class="cp">#define smp_read_barrier_depends()	read_barrier_depends()</span>
<span class="cp">#else</span>
<span class="cp">#define smp_mb()	barrier()</span>
<span class="cp">#define smp_rmb()	barrier()</span>
<span class="cp">#define smp_wmb()	barrier()</span>
<span class="cp">#define smp_read_barrier_depends()	do { } while (0)</span>
<span class="cp">#endif</span>

<span class="cp">#define set_mb(var, value) \</span>
<span class="cp">	do { var = value; mb(); } while (0)</span>

<span class="cp">#endif </span><span class="cm">/* !__ASSEMBLY__ */</span><span class="cp"></span>
<span class="cp">#endif </span><span class="cm">/* _ASM_TILE_BARRIER_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
