-makelib xcelium_lib/xil_defaultlib \
  "../../../ipstatic/hdl/verilog/eucHW_mac_muladd_9s_9s_18s_18_4_1.v" \
  "../../../ipstatic/hdl/verilog/eucHW_mul_9s_9s_18_1_1.v" \
  "../../../ipstatic/hdl/verilog/eucHW_sqrt_fixed_32_32_s.v" \
  "../../../ipstatic/hdl/verilog/eucHW_sub_8192ns_8192ns_8192_2_1.v" \
  "../../../ipstatic/hdl/verilog/eucHW.v" \
  "../../../../../../IP/eucHW_0_16/sim/eucHW_0.v" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  glbl.v
-endlib

