Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /home/jara/Xilinx/Vivado/2015.3/bin/unwrapped/lnx64.o/xelab -wto 2b837effdd90478d893ffae854d25771 --debug typical --relax --mt 8 -L xil_defaultlib -L axi_lite_ipif_v3_0_3 -L lib_cdc_v1_0_2 -L interrupt_control_v3_1_2 -L axi_gpio_v2_0_8 -L proc_sys_reset_v5_0_8 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_6 -L fifo_generator_v13_0_0 -L axi_data_fifo_v2_1_5 -L axi_crossbar_v2_1_7 -L blk_mem_gen_v8_3_0 -L lib_bmg_v1_0_2 -L lib_fifo_v1_0_3 -L axi_ethernetlite_v3_0_4 -L mii_to_rmii_v2_0_8 -L axi_protocol_converter_v2_1_6 -L unisims_ver -L unimacro_ver -L secureip --snapshot ZynqDesign_wrapper_behav xil_defaultlib.ZynqDesign_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package axi_ethernetlite_v3_0_4.mac_pkg
Compiling package unisim.vcomponents
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package std.textio
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package axi_lite_ipif_v3_0_3.ipif_pkg
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.ZynqDesign_clk_wiz_0_0_clk_wiz
Compiling module xil_defaultlib.ZynqDesign_clk_wiz_0_0
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF("DONT_CARE","0",true,"AUTO...]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture bufgctrl_v of entity unisim.BUFGCTRL [\BUFGCTRL(0,'0','0','0','0','0',...]
Compiling architecture inv_v of entity unisim.INV [inv_default]
Compiling architecture bufgmux_v of entity unisim.BUFGMUX [\BUFGMUX("SYNC")(1,4)\]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(1,0,1,0,1,2)\]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(1,0,0,0,4,2)\]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE('0','0','0','0')\]
Compiling architecture fdr_v of entity unisim.FDR [\FDR('0')\]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(1,0,1,0,1,4)\]
Compiling architecture fdse_v of entity unisim.FDSE [\FDSE('1','0','0','0')\]
Compiling architecture fds_v of entity unisim.FDS [\FDS('1')\]
Compiling architecture imp of entity axi_ethernetlite_v3_0_4.rx_statemachine [\rx_statemachine(1)\]
Compiling architecture behavioral of entity fifo_generator_v13_0_0.fifo_generator_v13_0_0_bhv_as [\fifo_generator_v13_0_0_bhv_as("...]
Compiling architecture behavioral of entity fifo_generator_v13_0_0.fifo_generator_v13_0_0_conv [\fifo_generator_v13_0_0_conv(0,0...]
Compiling architecture behavioral of entity fifo_generator_v13_0_0.fifo_generator_vhdl_beh [\fifo_generator_vhdl_beh(0,0,2,"...]
Compiling architecture xilinx of entity fifo_generator_v13_0_0.fifo_generator_v13_0_0 [\fifo_generator_v13_0_0(0,0,2,"B...]
Compiling architecture implementation of entity lib_fifo_v1_0_3.async_fifo_fg [\async_fifo_fg(0,"zynq",6,0,15,0...]
Compiling architecture implementation of entity axi_ethernetlite_v3_0_4.rx_intrfce [\rx_intrfce("zynq")(1,4)\]
Compiling architecture arch1 of entity axi_ethernetlite_v3_0_4.crcgenrx [crcgenrx_default]
Compiling architecture imp of entity axi_ethernetlite_v3_0_4.receive [\receive(1,"zynq")(1,4)\]
Compiling architecture implementation of entity axi_ethernetlite_v3_0_4.crcnibshiftreg [crcnibshiftreg_default]
Compiling architecture arch1 of entity axi_ethernetlite_v3_0_4.crcgentx [crcgentx_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(1,0,1,0,1,3)\]
Compiling architecture implementation of entity axi_ethernetlite_v3_0_4.tx_intrfce [\tx_intrfce("zynq")(1,4)\]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture imp of entity axi_ethernetlite_v3_0_4.mux_onehot_f [\mux_onehot_f(4,6,"zynq")(1,4)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2("1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture imp of entity axi_ethernetlite_v3_0_4.ld_arith_reg [\ld_arith_reg(false,12,"00000000...]
Compiling architecture implementation of entity axi_ethernetlite_v3_0_4.cntr5bit [cntr5bit_default]
Compiling architecture implementation of entity axi_ethernetlite_v3_0_4.tx_statemachine [\tx_statemachine(1)\]
Compiling architecture implementation of entity axi_ethernetlite_v3_0_4.defer_state [defer_state_default]
Compiling architecture implementation of entity axi_ethernetlite_v3_0_4.deferral [deferral_default]
Compiling architecture imp of entity axi_ethernetlite_v3_0_4.ld_arith_reg [\ld_arith_reg(true,12,"000000000...]
Compiling architecture imp of entity axi_ethernetlite_v3_0_4.ld_arith_reg [\ld_arith_reg(false,4,"1000",4,0...]
Compiling architecture imp of entity axi_ethernetlite_v3_0_4.transmit [\transmit(1,"zynq")(1,4)\]
Compiling architecture ram32x1s_v of entity unisim.RAM32X1S [\RAM32X1S("000000000000000000000...]
Compiling architecture ram16x1s_v of entity unisim.RAM16X1S [\RAM16X1S("0000001000100000",'0'...]
Compiling architecture ram32x1s_v of entity unisim.RAM32X1S [\RAM32X1S("000000000000000000000...]
Compiling architecture ram16x1s_v of entity unisim.RAM16X1S [\RAM16X1S("0000011100010000",'0'...]
Compiling architecture ram32x1s_v of entity unisim.RAM32X1S [\RAM32X1S("000000000000000000001...]
Compiling architecture ram16x1s_v of entity unisim.RAM16X1S [\RAM16X1S("0000111000110000",'0'...]
Compiling architecture ram32x1s_v of entity unisim.RAM32X1S [\RAM32X1S("000000000000000000001...]
Compiling architecture ram16x1s_v of entity unisim.RAM16X1S [\RAM16X1S("0000111100010000",'0'...]
Compiling architecture imp of entity axi_ethernetlite_v3_0_4.ram16x4 [\ram16x4("0000000000000000","111...]
Compiling architecture imp of entity axi_ethernetlite_v3_0_4.MacAddrRAM [\MacAddrRAM("0000000000000000010...]
Compiling architecture imp of entity axi_ethernetlite_v3_0_4.emac [\emac(1,"00000000000000000101111...]
Compiling architecture output_stage_behavioral of entity blk_mem_gen_v8_3_0.blk_mem_gen_v8_3_0_output_stage [\blk_mem_gen_v8_3_0_output_stage...]
Compiling architecture output_stage_behavioral of entity blk_mem_gen_v8_3_0.blk_mem_gen_v8_3_0_output_stage [\blk_mem_gen_v8_3_0_output_stage...]
Compiling architecture softecc_output_reg_stage_behavioral of entity blk_mem_gen_v8_3_0.blk_mem_gen_v8_3_0_softecc_output_reg_stage [\blk_mem_gen_v8_3_0_softecc_outp...]
Compiling architecture mem_module_behavioral of entity blk_mem_gen_v8_3_0.blk_mem_gen_v8_3_0_mem_module [\blk_mem_gen_v8_3_0_mem_module("...]
Compiling architecture behavioral of entity blk_mem_gen_v8_3_0.blk_mem_gen_v8_3_0 [\blk_mem_gen_v8_3_0("blk_mem_gen...]
Compiling architecture implementation of entity lib_bmg_v1_0_2.blk_mem_gen_wrapper [\blk_mem_gen_wrapper("zynq","zyn...]
Compiling architecture imp of entity axi_ethernetlite_v3_0_4.emac_dpram [\emac_dpram("zynq")(1,4)\]
Compiling architecture imp of entity axi_ethernetlite_v3_0_4.xemac [\xemac("zynq",13,32,10000,1,1,1,...]
Compiling architecture rtl of entity axi_ethernetlite_v3_0_4.axi_interface [\axi_interface("zynq","AXI4LITE"...]
Compiling architecture imp of entity axi_ethernetlite_v3_0_4.axi_ethernetlite [\axi_ethernetlite("zynq","axi_et...]
Compiling architecture zynqdesign_axi_ethernetlite_0_0_arch of entity xil_defaultlib.ZynqDesign_axi_ethernetlite_0_0 [zynqdesign_axi_ethernetlite_0_0_...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_3.pselect_f [\pselect_f(2,2,"00","nofamily")(...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_3.pselect_f [\pselect_f(2,2,"01","nofamily")(...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_3.pselect_f [\pselect_f(2,2,"10","nofamily")(...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_3.pselect_f [\pselect_f(2,2,"11","nofamily")(...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_3.address_decoder [\address_decoder(9,"000000000000...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_3.slave_attachment [\slave_attachment(("000000000000...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_3.axi_lite_ipif [\axi_lite_ipif(32,9,"00000000000...]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(1,0,0,0,5,4)\]
Compiling architecture imp of entity axi_gpio_v2_0_8.GPIO_Core [\GPIO_Core(32,9,5,32,5,0,"000000...]
Compiling architecture imp of entity axi_gpio_v2_0_8.axi_gpio [\axi_gpio("zynq",9,32,5,32,1,0,0...]
Compiling architecture zynqdesign_axi_gpio_0_2_arch of entity xil_defaultlib.ZynqDesign_axi_gpio_0_2 [zynqdesign_axi_gpio_0_2_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(1,0,0,0,8,4)\]
Compiling architecture imp of entity axi_gpio_v2_0_8.GPIO_Core [\GPIO_Core(32,9,8,32,8,0,"000000...]
Compiling architecture imp of entity axi_gpio_v2_0_8.axi_gpio [\axi_gpio("zynq",9,32,8,32,0,0,1...]
Compiling architecture zynqdesign_axi_gpio_0_1_arch of entity xil_defaultlib.ZynqDesign_axi_gpio_0_1 [zynqdesign_axi_gpio_0_1_default]
Compiling architecture imp of entity axi_gpio_v2_0_8.axi_gpio [\axi_gpio("zynq",9,32,8,32,1,0,0...]
Compiling architecture zynqdesign_axi_gpio_0_0_arch of entity xil_defaultlib.ZynqDesign_axi_gpio_0_0 [zynqdesign_axi_gpio_0_0_default]
Compiling architecture simulation of entity mii_to_rmii_v2_0_8.rmii_tx_fixed [\rmii_tx_fixed('0')\]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E("0000000000000000",'0')(...]
Compiling architecture imp of entity mii_to_rmii_v2_0_8.SRL_FIFO [\SRL_FIFO(5,16,false)\]
Compiling architecture simulation of entity mii_to_rmii_v2_0_8.rmii_rx_fixed [\rmii_rx_fixed('0','1')\]
Compiling architecture simulation of entity mii_to_rmii_v2_0_8.mii_to_rmii [\mii_to_rmii("ZynqDesign_mii_to_...]
Compiling architecture zynqdesign_mii_to_rmii_0_0_arch of entity xil_defaultlib.ZynqDesign_mii_to_rmii_0_0 [zynqdesign_mii_to_rmii_0_0_defau...]
Compiling module xil_defaultlib.processing_system7_bfm_v2_0_5_ge...
Compiling module xil_defaultlib.processing_system7_bfm_v2_0_5_ge...
Compiling module xil_defaultlib.processing_system7_bfm_v2_0_5_ar...
Compiling module xil_defaultlib.processing_system7_bfm_v2_0_5_ar...
Compiling module xil_defaultlib.processing_system7_bfm_v2_0_5_fm...
Compiling module xil_defaultlib.processing_system7_bfm_v2_0_5_ar...
Compiling module xil_defaultlib.processing_system7_bfm_v2_0_5_ar...
Compiling module xil_defaultlib.processing_system7_bfm_v2_0_5_ar...
Compiling module xil_defaultlib.processing_system7_bfm_v2_0_5_ar...
Compiling module xil_defaultlib.processing_system7_bfm_v2_0_5_ss...
Compiling module xil_defaultlib.processing_system7_bfm_v2_0_5_in...
Compiling module xil_defaultlib.processing_system7_bfm_v2_0_5_sp...
Compiling module xil_defaultlib.processing_system7_bfm_v2_0_5_dd...
Compiling module xil_defaultlib.processing_system7_bfm_v2_0_5_oc...
Compiling module xil_defaultlib.processing_system7_bfm_v2_0_5_oc...
Compiling module xil_defaultlib.processing_system7_bfm_v2_0_5_re...
Compiling module xil_defaultlib.processing_system7_bfm_v2_0_5_re...
Compiling secureip modules ...
Compiling module xil_defaultlib.processing_system7_bfm_v2_0_5_ax...
Compiling secureip modules ...
Compiling module xil_defaultlib.processing_system7_bfm_v2_0_5_ax...
Compiling secureip modules ...
Compiling module xil_defaultlib.processing_system7_bfm_v2_0_5_ax...
Compiling secureip modules ...
Compiling module xil_defaultlib.processing_system7_bfm_v2_0_5_ax...
Compiling secureip modules ...
Compiling module xil_defaultlib.processing_system7_bfm_v2_0_5_in...
Compiling module xil_defaultlib.processing_system7_bfm_v2_0_5_in...
Compiling module xil_defaultlib.processing_system7_bfm_v2_0_5_af...
Compiling secureip modules ...
Compiling module xil_defaultlib.processing_system7_bfm_v2_0_5_af...
Compiling secureip modules ...
Compiling module xil_defaultlib.processing_system7_bfm_v2_0_5_af...
Compiling secureip modules ...
Compiling module xil_defaultlib.processing_system7_bfm_v2_0_5_af...
Compiling secureip modules ...
Compiling module xil_defaultlib.processing_system7_bfm_v2_0_5_ax...
Compiling module xil_defaultlib.processing_system7_bfm_v2_0_5_pr...
Compiling module xil_defaultlib.ZynqDesign_processing_system7_0_...
Compiling module xil_defaultlib.m00_couplers_imp_1A6VVBN
Compiling module xil_defaultlib.m01_couplers_imp_1I504R9
Compiling module xil_defaultlib.m02_couplers_imp_U5Y1GF
Compiling module xil_defaultlib.m03_couplers_imp_2Q1EVT
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_register_slice_v2_1_6.axi_register_slice_v2_1_6_axic_r...
Compiling module axi_register_slice_v2_1_6.axi_register_slice_v2_1_6_axic_r...
Compiling module axi_register_slice_v2_1_6.axi_register_slice_v2_1_6_axic_r...
Compiling module axi_register_slice_v2_1_6.axi_register_slice_v2_1_6_axic_r...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_6.axi_register_slice_v2_1_6_axi_re...
Compiling module axi_protocol_converter_v2_1_6.axi_protocol_converter_v2_1_6_b2...
Compiling module axi_protocol_converter_v2_1_6.axi_protocol_converter_v2_1_6_b2...
Compiling module axi_protocol_converter_v2_1_6.axi_protocol_converter_v2_1_6_b2...
Compiling module axi_protocol_converter_v2_1_6.axi_protocol_converter_v2_1_6_b2...
Compiling module axi_protocol_converter_v2_1_6.axi_protocol_converter_v2_1_6_b2...
Compiling module axi_protocol_converter_v2_1_6.axi_protocol_converter_v2_1_6_b2...
Compiling module axi_protocol_converter_v2_1_6.axi_protocol_converter_v2_1_6_b2...
Compiling module axi_protocol_converter_v2_1_6.axi_protocol_converter_v2_1_6_b2...
Compiling module axi_protocol_converter_v2_1_6.axi_protocol_converter_v2_1_6_b2...
Compiling module axi_protocol_converter_v2_1_6.axi_protocol_converter_v2_1_6_b2...
Compiling module axi_protocol_converter_v2_1_6.axi_protocol_converter_v2_1_6_b2...
Compiling module axi_protocol_converter_v2_1_6.axi_protocol_converter_v2_1_6_b2...
Compiling module axi_protocol_converter_v2_1_6.axi_protocol_converter_v2_1_6_b2...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_register_slice_v2_1_6.axi_register_slice_v2_1_6_axic_r...
Compiling module axi_register_slice_v2_1_6.axi_register_slice_v2_1_6_axic_r...
Compiling module axi_register_slice_v2_1_6.axi_register_slice_v2_1_6_axic_r...
Compiling module axi_register_slice_v2_1_6.axi_register_slice_v2_1_6_axic_r...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_6.axi_register_slice_v2_1_6_axi_re...
Compiling module axi_protocol_converter_v2_1_6.axi_protocol_converter_v2_1_6_b2...
Compiling module axi_protocol_converter_v2_1_6.axi_protocol_converter_v2_1_6_ax...
Compiling module xil_defaultlib.ZynqDesign_auto_pc_0
Compiling module xil_defaultlib.s00_couplers_imp_1IG5VV6
Compiling module axi_crossbar_v2_1_7.axi_crossbar_v2_1_7_addr_arbiter...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_7.axi_crossbar_v2_1_7_addr_decoder...
Compiling module axi_crossbar_v2_1_7.axi_crossbar_v2_1_7_splitter(C_N...
Compiling module axi_crossbar_v2_1_7.axi_crossbar_v2_1_7_splitter
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_register_slice_v2_1_6.axi_register_slice_v2_1_6_axic_r...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_7.axi_crossbar_v2_1_7_decerr_slave...
Compiling module axi_crossbar_v2_1_7.axi_crossbar_v2_1_7_crossbar_sas...
Compiling module axi_crossbar_v2_1_7.axi_crossbar_v2_1_7_axi_crossbar...
Compiling module xil_defaultlib.ZynqDesign_xbar_0
Compiling module xil_defaultlib.ZynqDesign_processing_system7_0_...
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(1,0,1,0,2,4)\]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E("1111111111111111",'0')(...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16("1111111111111111")(0,15)...]
Compiling architecture imp of entity proc_sys_reset_v5_0_8.lpf [\lpf(4,4,'0','0')\]
Compiling architecture imp of entity proc_sys_reset_v5_0_8.upcnt_n [\upcnt_n(6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_8.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_8.proc_sys_reset [\proc_sys_reset("zynq",4,4,'0','...]
Compiling architecture zynqdesign_rst_processing_system7_0_100m_0_arch of entity xil_defaultlib.ZynqDesign_rst_processing_system7_0_100M_0 [zynqdesign_rst_processing_system...]
Compiling module xil_defaultlib.xlconstant(CONST_VAL=1'b0)
Compiling module xil_defaultlib.ZynqDesign_xlconstant_0_0
Compiling module xil_defaultlib.ZynqDesign
Compiling module xil_defaultlib.ZynqDesign_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot ZynqDesign_wrapper_behav
