// Seed: 841216307
module module_0 ();
  wire id_1, id_3;
  module_3 modCall_1 (
      id_3,
      id_1,
      id_1,
      id_3
  );
  assign modCall_1.id_4 = 0;
endmodule
module module_1 (
    input wand id_0,
    input tri0 id_1
);
  module_0 modCall_1 ();
endmodule
module module_2 (
    inout supply1 id_0,
    input uwire id_1,
    input wor id_2,
    output supply1 id_3,
    output tri0 id_4,
    input tri id_5
);
  assign id_4 = -1;
  wire id_7;
  integer id_8;
  parameter id_9 = -1;
  assign id_4 = id_8;
  module_0 modCall_1 ();
  assign id_3 = id_5 == id_9[1];
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_4 = 1;
  assign id_4 = -1'b0;
  id_5 :
  assert property (@(-1'b0) 1) $display(-1);
  wire id_6 = -1'd0;
  id_7(
      .id_0(1'b0), .id_1(id_2 * 1), .id_2(-1)
  );
endmodule
