// Verilog HDL and netlist files of
// "16nm_Tests 6T_DataPath_Test schematic"

// Netlisted models

// netlist file - 16nm_Tests, 6T_DataPath_Test, schematic.
ihnl/cds0/netlist


// End HDL models

// globals file 
hdlFilesDir/cds_globals.v

