// Seed: 2140549026
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_4;
endmodule
program module_1 (
    output supply1 id_0
);
  logic id_2;
  assign id_0#(
      .id_2(1),
      .id_2(1),
      .id_2(-1),
      .id_2(-1)
  ) = id_2;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2
  );
endprogram
module module_2 #(
    parameter id_12 = 32'd82,
    parameter id_5  = 32'd38,
    parameter id_9  = 32'd27
) (
    input uwire id_0,
    output tri1 id_1,
    output tri0 id_2,
    output supply1 id_3,
    input wor id_4,
    input tri0 _id_5,
    output uwire id_6,
    output wand id_7,
    output tri1 id_8,
    input tri1 _id_9
    , id_15,
    output tri id_10["" /  1 : 1 'b0],
    output wand id_11,
    input uwire _id_12,
    output wire id_13
);
  assign id_11 = -1;
  logic id_16;
  and primCall (id_13, id_0, id_15, id_17, id_16);
  wire [id_12 : id_5  &  !  id_9] id_17;
  module_0 modCall_1 (
      id_17,
      id_15,
      id_15
  );
endmodule
