// Seed: 1921940103
module module_0 (
    input  wand  id_0,
    input  uwire id_1,
    input  tri   id_2,
    output uwire id_3,
    input  wand  id_4
);
  wire id_6;
  assign module_1.id_8 = 0;
endmodule
module module_1 (
    input wire id_0,
    output wire id_1,
    output tri1 id_2,
    input wire id_3,
    input uwire id_4,
    output wand id_5,
    output wire id_6,
    output logic id_7,
    output supply0 id_8,
    input tri id_9,
    input tri0 id_10,
    output supply1 id_11,
    input wor id_12,
    input uwire id_13,
    output uwire id_14
);
  for (id_16 = -1'b0; 1'd0; id_7 = id_13) begin : LABEL_0
    assign id_11 = id_9;
  end
  assign id_7 = -1;
  module_0 modCall_1 (
      id_9,
      id_10,
      id_10,
      id_5,
      id_13
  );
endmodule
