$date
	Fri Jul 11 04:07:46 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module counter_tb $end
$var wire 1 ! y $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$var reg 1 $ x $end
$scope module DUT $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var wire 1 $ x $end
$var parameter 2 % S0 $end
$var parameter 2 & S1 $end
$var parameter 2 ' S2 $end
$var parameter 2 ( S3 $end
$var reg 2 ) next_state [1:0] $end
$var reg 2 * state [1:0] $end
$var reg 1 ! y $end
$upscope $end
$upscope $end
$scope module counter_tb $end
$scope module DUT $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b11 (
b10 '
b1 &
b0 %
$end
#0
$dumpvars
b0 *
b0 )
x$
0#
0"
0!
$end
#2
1#
#3
b1 )
1$
#5
b10 )
b1 *
1"
#7
b1 )
0$
#10
0"
#15
1"
#20
b10 )
0"
1$
#25
b11 )
b10 *
1"
#29
b10 )
0$
#30
0"
#35
b11 )
1"
1$
#40
0"
#45
b0 )
1!
b11 *
1"
#50
0"
#55
b1 )
0!
b0 *
1"
#60
0"
#65
b10 )
b1 *
1"
#70
0"
#75
b11 )
b10 *
1"
#80
0"
