\doxysection{AT91\+SAM7\+X256.\+h}
\hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source}{}\label{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source}\index{D:/Projects/Raspberrypi\_pico/pico\_freertos\_final/freertos\_pico2/pico\_freertos/FreeRTOS-\/Kernel/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h@{D:/Projects/Raspberrypi\_pico/pico\_freertos\_final/freertos\_pico2/pico\_freertos/FreeRTOS-\/Kernel/portable/IAR/AtmelSAM7S64/AT91SAM7X256.h}}
\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00001}00001\ \textcolor{comment}{/*\ \ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00002}00002\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ ATMEL\ Microcontroller\ Software\ Support\ \ -\/\ \ ROUSSET\ \ -\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00003}00003\ \textcolor{comment}{/*\ \ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00004}00004\ \textcolor{comment}{/*\ \ DISCLAIMER:\ \ THIS\ SOFTWARE\ IS\ PROVIDED\ BY\ ATMEL\ "{}AS\ IS"{}\ AND\ ANY\ EXPRESS\ OR\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00005}00005\ \textcolor{comment}{/*\ \ IMPLIED\ WARRANTIES,\ INCLUDING,\ BUT\ NOT\ LIMITED\ TO,\ THE\ IMPLIED\ WARRANTIES\ OF\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00006}00006\ \textcolor{comment}{/*\ \ MERCHANTABILITY,\ FITNESS\ FOR\ A\ PARTICULAR\ PURPOSE\ AND\ NON-\/INFRINGEMENT\ ARE\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00007}00007\ \textcolor{comment}{/*\ \ DISCLAIMED.\ IN\ NO\ EVENT\ SHALL\ ATMEL\ BE\ LIABLE\ FOR\ ANY\ DIRECT,\ INDIRECT,\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00008}00008\ \textcolor{comment}{/*\ \ INCIDENTAL,\ SPECIAL,\ EXEMPLARY,\ OR\ CONSEQUENTIAL\ DAMAGES\ (INCLUDING,\ BUT\ NOT\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00009}00009\ \textcolor{comment}{/*\ \ LIMITED\ TO,\ PROCUREMENT\ OF\ SUBSTITUTE\ GOODS\ OR\ SERVICES;\ LOSS\ OF\ USE,\ DATA,\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00010}00010\ \textcolor{comment}{/*\ \ OR\ PROFITS;\ OR\ BUSINESS\ INTERRUPTION)\ HOWEVER\ CAUSED\ AND\ ON\ ANY\ THEORY\ OF\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00011}00011\ \textcolor{comment}{/*\ \ LIABILITY,\ WHETHER\ IN\ CONTRACT,\ STRICT\ LIABILITY,\ OR\ TORT\ (INCLUDING\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00012}00012\ \textcolor{comment}{/*\ \ NEGLIGENCE\ OR\ OTHERWISE)\ ARISING\ IN\ ANY\ WAY\ OUT\ OF\ THE\ USE\ OF\ THIS\ SOFTWARE,\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00013}00013\ \textcolor{comment}{/*\ \ EVEN\ IF\ ADVISED\ OF\ THE\ POSSIBILITY\ OF\ SUCH\ DAMAGE.\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00014}00014\ \textcolor{comment}{/*\ \ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00015}00015\ \textcolor{comment}{/*\ File\ Name\ \ \ \ \ \ \ \ \ \ \ :\ AT91SAM7X256.h\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00016}00016\ \textcolor{comment}{/*\ Object\ \ \ \ \ \ \ \ \ \ \ \ \ \ :\ AT91SAM7X256\ definitions\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00017}00017\ \textcolor{comment}{/*\ Generated\ \ \ \ \ \ \ \ \ \ \ :\ AT91\ SW\ Application\ Group\ \ 05/20/2005\ (16:22:29)\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00018}00018\ \textcolor{comment}{/*\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00019}00019\ \textcolor{comment}{/*\ CVS\ Reference\ \ \ \ \ \ \ :\ /AT91SAM7X256.pl/1.11/Tue\ May\ 10\ 12:15:32\ 2005//\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00020}00020\ \textcolor{comment}{/*\ CVS\ Reference\ \ \ \ \ \ \ :\ /SYS\_SAM7X.pl/1.3/Tue\ Feb\ \ 1\ 17:01:43\ 2005//\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00021}00021\ \textcolor{comment}{/*\ CVS\ Reference\ \ \ \ \ \ \ :\ /MC\_SAM7X.pl/1.2/Fri\ May\ 20\ 14:13:04\ 2005//\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00022}00022\ \textcolor{comment}{/*\ CVS\ Reference\ \ \ \ \ \ \ :\ /PMC\_SAM7X.pl/1.4/Tue\ Feb\ \ 8\ 13:58:10\ 2005//\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00023}00023\ \textcolor{comment}{/*\ CVS\ Reference\ \ \ \ \ \ \ :\ /RSTC\_SAM7X.pl/1.1/Tue\ Feb\ \ 1\ 16:16:26\ 2005//\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00024}00024\ \textcolor{comment}{/*\ CVS\ Reference\ \ \ \ \ \ \ :\ /UDP\_SAM7X.pl/1.1/Tue\ May\ 10\ 11:35:35\ 2005//\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00025}00025\ \textcolor{comment}{/*\ CVS\ Reference\ \ \ \ \ \ \ :\ /PWM\_SAM7X.pl/1.1/Tue\ May\ 10\ 11:53:07\ 2005//\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00026}00026\ \textcolor{comment}{/*\ CVS\ Reference\ \ \ \ \ \ \ :\ /AIC\_6075B.pl/1.3/Fri\ May\ 20\ 14:01:30\ 2005//\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00027}00027\ \textcolor{comment}{/*\ CVS\ Reference\ \ \ \ \ \ \ :\ /PIO\_6057A.pl/1.2/Thu\ Feb\ \ 3\ 10:18:28\ 2005//\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00028}00028\ \textcolor{comment}{/*\ CVS\ Reference\ \ \ \ \ \ \ :\ /RTTC\_6081A.pl/1.2/Tue\ Nov\ \ 9\ 14:43:58\ 2004//\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00029}00029\ \textcolor{comment}{/*\ CVS\ Reference\ \ \ \ \ \ \ :\ /PITC\_6079A.pl/1.2/Tue\ Nov\ \ 9\ 14:43:56\ 2004//\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00030}00030\ \textcolor{comment}{/*\ CVS\ Reference\ \ \ \ \ \ \ :\ /WDTC\_6080A.pl/1.3/Tue\ Nov\ \ 9\ 14:44:00\ 2004//\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00031}00031\ \textcolor{comment}{/*\ CVS\ Reference\ \ \ \ \ \ \ :\ /VREG\_6085B.pl/1.1/Tue\ Feb\ \ 1\ 16:05:48\ 2005//\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00032}00032\ \textcolor{comment}{/*\ CVS\ Reference\ \ \ \ \ \ \ :\ /PDC\_6074C.pl/1.2/Thu\ Feb\ \ 3\ 08:48:54\ 2005//\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00033}00033\ \textcolor{comment}{/*\ CVS\ Reference\ \ \ \ \ \ \ :\ /DBGU\_6059D.pl/1.1/Mon\ Jan\ 31\ 13:15:32\ 2005//\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00034}00034\ \textcolor{comment}{/*\ CVS\ Reference\ \ \ \ \ \ \ :\ /SPI\_6088D.pl/1.3/Fri\ May\ 20\ 14:08:59\ 2005//\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00035}00035\ \textcolor{comment}{/*\ CVS\ Reference\ \ \ \ \ \ \ :\ /US\_6089C.pl/1.1/Mon\ Jul\ 12\ 18:23:26\ 2004//\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00036}00036\ \textcolor{comment}{/*\ CVS\ Reference\ \ \ \ \ \ \ :\ /SSC\_6078A.pl/1.1/Tue\ Jul\ 13\ 07:45:40\ 2004//\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00037}00037\ \textcolor{comment}{/*\ CVS\ Reference\ \ \ \ \ \ \ :\ /TWI\_6061A.pl/1.1/Tue\ Jul\ 13\ 07:38:06\ 2004//\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00038}00038\ \textcolor{comment}{/*\ CVS\ Reference\ \ \ \ \ \ \ :\ /TC\_6082A.pl/1.7/Fri\ Mar\ 11\ 12:52:17\ 2005//\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00039}00039\ \textcolor{comment}{/*\ CVS\ Reference\ \ \ \ \ \ \ :\ /CAN\_6019B.pl/1.1/Tue\ Mar\ \ 8\ 12:42:22\ 2005//\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00040}00040\ \textcolor{comment}{/*\ CVS\ Reference\ \ \ \ \ \ \ :\ /EMACB\_6119A.pl/1.5/Thu\ Feb\ \ 3\ 15:52:04\ 2005//\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00041}00041\ \textcolor{comment}{/*\ CVS\ Reference\ \ \ \ \ \ \ :\ /ADC\_6051C.pl/1.1/Fri\ Oct\ 17\ 09:12:38\ 2003//\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00042}00042\ \textcolor{comment}{/*\ CVS\ Reference\ \ \ \ \ \ \ :\ /AES\_6149A.pl/1.10/Mon\ Feb\ \ 7\ 09:44:25\ 2005//\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00043}00043\ \textcolor{comment}{/*\ CVS\ Reference\ \ \ \ \ \ \ :\ /DES3\_6150A.pl/1.1/Mon\ Jan\ 17\ 08:34:31\ 2005//\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00044}00044\ \textcolor{comment}{/*\ \ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00045}00045\ }
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00046}00046\ \textcolor{preprocessor}{\#ifndef\ AT91SAM7X256\_H}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00047}00047\ \textcolor{preprocessor}{\#define\ AT91SAM7X256\_H}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00048}00048\ }
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00049}00049\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{volatile}\ \textcolor{keywordtype}{unsigned}\ \textcolor{keywordtype}{int}\ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}};\ \textcolor{comment}{/*\ Hardware\ register\ definition\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00050}00050\ }
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00051}00051\ \textcolor{comment}{/*\ *****************************************************************************\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00052}00052\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ SOFTWARE\ API\ DEFINITION\ \ FOR\ System\ Peripherals\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00053}00053\ \textcolor{comment}{/*\ *****************************************************************************\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00054}00054\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct\ }\mbox{\hyperlink{struct___a_t91_s___s_y_s}{\_AT91S\_SYS}}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00055}00055\ \{}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00056}00056\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___s_y_s_a6b2dc25fefb6a43c8839d3a0ba85a408}{AIC\_SMR}}[\ 32\ ];\ \ \ \ \ \textcolor{comment}{/*\ Source\ Mode\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00057}00057\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___s_y_s_a1b583e863c3624110adb15846ef78427}{AIC\_SVR}}[\ 32\ ];\ \ \ \ \ \textcolor{comment}{/*\ Source\ Vector\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00058}00058\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___s_y_s_a24e5233d7ec9c2daed8dc29aeac22ce1}{AIC\_IVR}};\ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ IRQ\ Vector\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00059}00059\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___s_y_s_a2d92f48e5b842c2c77f134b979fd2bc7}{AIC\_FVR}};\ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ FIQ\ Vector\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00060}00060\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___s_y_s_aed4a9f739e52edf7c7815f458799b6e4}{AIC\_ISR}};\ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Interrupt\ Status\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00061}00061\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___s_y_s_af420a7282f407323cc7d796699c0720b}{AIC\_IPR}};\ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Interrupt\ Pending\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00062}00062\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___s_y_s_ae0ed0c0a3132843b4059265489ee2063}{AIC\_IMR}};\ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Interrupt\ Mask\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00063}00063\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___s_y_s_a571a3b496f349c04d930abbb45adf942}{AIC\_CISR}};\ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Core\ Interrupt\ Status\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00064}00064\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___s_y_s_a1f98f1e8266ffb2aa5ac1cba0f4ce0d4}{Reserved0}}[\ 2\ ];\ \ \ \ \textcolor{comment}{/*\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00065}00065\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___s_y_s_a2f6e0a16409471a92afa7209566ceae5}{AIC\_IECR}};\ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Interrupt\ Enable\ Command\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00066}00066\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___s_y_s_ac395b87cf997ad27e3a546e431234e60}{AIC\_IDCR}};\ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Interrupt\ Disable\ Command\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00067}00067\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___s_y_s_a093022bc266aa23862995958e372d6c5}{AIC\_ICCR}};\ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Interrupt\ Clear\ Command\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00068}00068\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___s_y_s_ab4d075081830d2478953890d25b4b143}{AIC\_ISCR}};\ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Interrupt\ Set\ Command\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00069}00069\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___s_y_s_ad338dd123b65a1f2ae500c4f09efa37d}{AIC\_EOICR}};\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ End\ of\ Interrupt\ Command\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00070}00070\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___s_y_s_aaf7f74756a1e4c294820ce6c5a47e7d6}{AIC\_SPU}};\ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Spurious\ Vector\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00071}00071\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___s_y_s_a36ef1a3079442f8ae3970589a54a5632}{AIC\_DCR}};\ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Debug\ Control\ Register\ (Protect)\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00072}00072\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___s_y_s_a687073f97558b11b9705f520bb87da20}{Reserved1}}[\ 1\ ];\ \ \ \ \textcolor{comment}{/*\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00073}00073\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___s_y_s_a0bf8012e1d5c7f1dae1aacbf7b3e9c8b}{AIC\_FFER}};\ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Fast\ Forcing\ Enable\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00074}00074\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___s_y_s_ad0ac871b0b4314d3bd18c2f5f6f1fbfa}{AIC\_FFDR}};\ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Fast\ Forcing\ Disable\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00075}00075\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___s_y_s_aea5574a7b09efe685246b130cd798444}{AIC\_FFSR}};\ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Fast\ Forcing\ Status\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00076}00076\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___s_y_s_a0ab32b91d345d283128bce674c0582a4}{Reserved2}}[\ 45\ ];\ \ \ \textcolor{comment}{/*\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00077}00077\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___s_y_s_aab2b8081e88852a5307197cf87c829f9}{DBGU\_CR}};\ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Control\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00078}00078\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___s_y_s_a01077f44487c7d610f8ff9896875bb14}{DBGU\_MR}};\ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Mode\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00079}00079\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___s_y_s_a2d2d7acefce9491f531b0dab2923b336}{DBGU\_IER}};\ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Interrupt\ Enable\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00080}00080\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___s_y_s_a86423640825d970c7eabc2cb6820d659}{DBGU\_IDR}};\ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Interrupt\ Disable\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00081}00081\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___s_y_s_a057557aeac77a431b57d15eb21054709}{DBGU\_IMR}};\ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Interrupt\ Mask\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00082}00082\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___s_y_s_a56aee1459577cfd1d6e75580ada359b3}{DBGU\_CSR}};\ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Channel\ Status\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00083}00083\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___s_y_s_a556b96c91a5a7ebbfa8e11a02be83e48}{DBGU\_RHR}};\ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Receiver\ Holding\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00084}00084\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___s_y_s_a15b107f8d769a3c10fbae2013cc97fc5}{DBGU\_THR}};\ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Transmitter\ Holding\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00085}00085\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___s_y_s_ae16bebd5ab83589f0c04216d5bad07f2}{DBGU\_BRGR}};\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Baud\ Rate\ Generator\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00086}00086\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___s_y_s_a4f92c37690efa2dc448901e3d194292f}{Reserved3}}[\ 7\ ];\ \ \ \ \textcolor{comment}{/*\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00087}00087\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___s_y_s_aa32fb31e17c392f2c1597d38cb911bc7}{DBGU\_CIDR}};\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Chip\ ID\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00088}00088\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___s_y_s_a91e2afed535a66d81a83af2803d030a0}{DBGU\_EXID}};\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Chip\ ID\ Extension\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00089}00089\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___s_y_s_a6d22e38c7b85e0de6fe4f10bbd9b21ef}{DBGU\_FNTR}};\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Force\ NTRST\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00090}00090\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___s_y_s_a140445d0277ce5fd0efdbc6d5e7b1492}{Reserved4}}[\ 45\ ];\ \ \ \textcolor{comment}{/*\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00091}00091\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___s_y_s_a1ac52db57a321dbd5cb2d62e2a44ba73}{DBGU\_RPR}};\ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Receive\ Pointer\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00092}00092\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___s_y_s_ad99c2be9f9767eb2d06a90e28c78fc03}{DBGU\_RCR}};\ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Receive\ Counter\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00093}00093\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___s_y_s_a332eead065a95b97bac9103a6b333d84}{DBGU\_TPR}};\ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Transmit\ Pointer\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00094}00094\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___s_y_s_a9ffd65c8c98948d865b7a289234c65ed}{DBGU\_TCR}};\ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Transmit\ Counter\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00095}00095\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___s_y_s_a29bd4f4a73787c58be4bc49cd430f6ab}{DBGU\_RNPR}};\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Receive\ Next\ Pointer\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00096}00096\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___s_y_s_a86fccdee374a79dc2430d883c04fc2bb}{DBGU\_RNCR}};\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Receive\ Next\ Counter\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00097}00097\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___s_y_s_ada239f1d3bbb228ed42662707d9d5ba2}{DBGU\_TNPR}};\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Transmit\ Next\ Pointer\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00098}00098\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___s_y_s_a9dad1fe5538d2a9edf595fdfd62b3cbc}{DBGU\_TNCR}};\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Transmit\ Next\ Counter\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00099}00099\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___s_y_s_a6098065afc0a5dfdd09a8dd6246ecd94}{DBGU\_PTCR}};\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ PDC\ Transfer\ Control\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00100}00100\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___s_y_s_a2713716d82e126b18ab58955ad580129}{DBGU\_PTSR}};\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ PDC\ Transfer\ Status\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00101}00101\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___s_y_s_a88efbf7ec5009c0cff70658344a74ca9}{Reserved5}}[\ 54\ ];\ \ \ \textcolor{comment}{/*\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00102}00102\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___s_y_s_a1f9e83abdf757767ecd653df04de7eed}{PIOA\_PER}};\ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ PIO\ Enable\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00103}00103\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___s_y_s_a74d123c1db1c8a29bfbcbbc2837d2c7a}{PIOA\_PDR}};\ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ PIO\ Disable\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00104}00104\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___s_y_s_a4df284a3785ae9423da1d3bd1f23f800}{PIOA\_PSR}};\ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ PIO\ Status\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00105}00105\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___s_y_s_a301b9aec5a9c3f09f2c1246ec09b2191}{Reserved6}}[\ 1\ ];\ \ \ \ \textcolor{comment}{/*\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00106}00106\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___s_y_s_a00e1feec91e82c62d69767a5edb519d0}{PIOA\_OER}};\ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Output\ Enable\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00107}00107\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___s_y_s_ab4a8d79cacf41c8e0db599ab6e6f35e1}{PIOA\_ODR}};\ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Output\ Disable\ Registerr\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00108}00108\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___s_y_s_ab07d5cea6b924d7e04e7db2ca27e1eda}{PIOA\_OSR}};\ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Output\ Status\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00109}00109\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___s_y_s_ac046cdc4abd70b271e1e1d075340e505}{Reserved7}}[\ 1\ ];\ \ \ \ \textcolor{comment}{/*\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00110}00110\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___s_y_s_a3785e8bb4091831a8bc0d0a1197a5913}{PIOA\_IFER}};\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Input\ Filter\ Enable\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00111}00111\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___s_y_s_a02009c907e1c2949212524d57eff62f3}{PIOA\_IFDR}};\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Input\ Filter\ Disable\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00112}00112\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___s_y_s_ad3cdf57a19a55a68e2763ed472704733}{PIOA\_IFSR}};\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Input\ Filter\ Status\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00113}00113\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___s_y_s_aa6cfec9dfc09272835191dc77953dfdc}{Reserved8}}[\ 1\ ];\ \ \ \ \textcolor{comment}{/*\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00114}00114\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___s_y_s_a0cd4fb0b8075a0a73e5775b603f7847c}{PIOA\_SODR}};\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Set\ Output\ Data\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00115}00115\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___s_y_s_a1e2aa75c32f3dccf680af85eed50e1a1}{PIOA\_CODR}};\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Clear\ Output\ Data\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00116}00116\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___s_y_s_a33e3a1625cd80cc9d0af375189fbf53c}{PIOA\_ODSR}};\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Output\ Data\ Status\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00117}00117\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___s_y_s_a7ad9a840b1bb43bdb14f82a64f417671}{PIOA\_PDSR}};\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Pin\ Data\ Status\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00118}00118\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___s_y_s_afb881748029e07c97c00643856807d57}{PIOA\_IER}};\ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Interrupt\ Enable\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00119}00119\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___s_y_s_a70e5b268f31c94e9a3a004c4e07f54bd}{PIOA\_IDR}};\ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Interrupt\ Disable\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00120}00120\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___s_y_s_a8bb9c5e371d8577d6c4492effeb47f0b}{PIOA\_IMR}};\ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Interrupt\ Mask\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00121}00121\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___s_y_s_a93a696bb106cb155cf2a9ff4aa6d8aba}{PIOA\_ISR}};\ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Interrupt\ Status\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00122}00122\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___s_y_s_ac8d4c72832e5b6ced0fb5f943cfbda30}{PIOA\_MDER}};\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Multi-\/driver\ Enable\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00123}00123\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___s_y_s_afc0ccb89a85a34ea1c7662e0f9945ef1}{PIOA\_MDDR}};\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Multi-\/driver\ Disable\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00124}00124\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___s_y_s_a9300f3fcd797dcc30371db34f8d4335d}{PIOA\_MDSR}};\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Multi-\/driver\ Status\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00125}00125\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___s_y_s_a6662b5d7076af1103f25e0e49e82b6d3}{Reserved9}}[\ 1\ ];\ \ \ \ \textcolor{comment}{/*\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00126}00126\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___s_y_s_a43b1e4fb64ff7cd9e7d6bc61d880fb0e}{PIOA\_PPUDR}};\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Pull-\/up\ Disable\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00127}00127\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___s_y_s_a8d48501f9345c39f41e9a99cdcc62d52}{PIOA\_PPUER}};\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Pull-\/up\ Enable\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00128}00128\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___s_y_s_a24b726ec8df3aa24ccaea5462a7a1bcd}{PIOA\_PPUSR}};\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Pull-\/up\ Status\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00129}00129\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___s_y_s_af3083cfdc3adc828d8666fcdafe60700}{Reserved10}}[\ 1\ ];\ \ \ \textcolor{comment}{/*\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00130}00130\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___s_y_s_aa5d1c90bdc726149ae7bf5e1c3a685aa}{PIOA\_ASR}};\ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Select\ A\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00131}00131\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___s_y_s_a26830945a69e445b4e9ef75765b780c2}{PIOA\_BSR}};\ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Select\ B\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00132}00132\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___s_y_s_af8848d88d55ec7f6aa79e9ec8eed81c9}{PIOA\_ABSR}};\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ AB\ Select\ Status\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00133}00133\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___s_y_s_aa084019e029ff55498f890dfff92e1eb}{Reserved11}}[\ 9\ ];\ \ \ \textcolor{comment}{/*\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00134}00134\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___s_y_s_ab4174a002195a128467562f37c4f31b1}{PIOA\_OWER}};\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Output\ Write\ Enable\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00135}00135\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___s_y_s_a4fe0d5bb6879d39d1f2709d7be4cf0d9}{PIOA\_OWDR}};\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Output\ Write\ Disable\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00136}00136\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___s_y_s_ab8318d22148f87941323a3bd30e62194}{PIOA\_OWSR}};\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Output\ Write\ Status\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00137}00137\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___s_y_s_a80e0737fb933d78f6e65fe7a553a4b35}{Reserved12}}[\ 85\ ];\ \ \textcolor{comment}{/*\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00138}00138\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___s_y_s_a1b7b97cae0d26dc1d40ac40c1fcf7d8a}{PIOB\_PER}};\ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ PIO\ Enable\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00139}00139\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___s_y_s_a2875919b691abc3ac2a71c8a33b29bbd}{PIOB\_PDR}};\ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ PIO\ Disable\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00140}00140\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___s_y_s_a75447f42db030fb9ab30bbdb4f902e17}{PIOB\_PSR}};\ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ PIO\ Status\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00141}00141\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___s_y_s_a82027a1102a590c83a1a65579a56d34a}{Reserved13}}[\ 1\ ];\ \ \ \textcolor{comment}{/*\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00142}00142\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___s_y_s_a9d414fed93ed31995318285e4150c6ac}{PIOB\_OER}};\ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Output\ Enable\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00143}00143\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___s_y_s_ae51e24b4c26c5805a29b0314bd2cedf4}{PIOB\_ODR}};\ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Output\ Disable\ Registerr\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00144}00144\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___s_y_s_a34140b3d87ae6c3b7be4b8d6b3774273}{PIOB\_OSR}};\ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Output\ Status\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00145}00145\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___s_y_s_a9cc920a79f4e926dd6dbaa50c96bb946}{Reserved14}}[\ 1\ ];\ \ \ \textcolor{comment}{/*\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00146}00146\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___s_y_s_a30542b10aea6dbb266e67ff25259a09f}{PIOB\_IFER}};\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Input\ Filter\ Enable\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00147}00147\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___s_y_s_a9023d0e3f93ac839768340bf2956dab3}{PIOB\_IFDR}};\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Input\ Filter\ Disable\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00148}00148\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___s_y_s_a6c5d5f508cbb35f6fe99ec34e7fca6a8}{PIOB\_IFSR}};\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Input\ Filter\ Status\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00149}00149\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___s_y_s_a2ad968179201cc6a96856f7ad879bcb1}{Reserved15}}[\ 1\ ];\ \ \ \textcolor{comment}{/*\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00150}00150\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___s_y_s_a2cb3f0f5cb2cdb8fb77f26cec06d044b}{PIOB\_SODR}};\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Set\ Output\ Data\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00151}00151\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___s_y_s_adbca7adc9cdaa9110f9f262f6cec02b7}{PIOB\_CODR}};\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Clear\ Output\ Data\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00152}00152\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___s_y_s_afad83f027712d678e3256d75c3a61a95}{PIOB\_ODSR}};\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Output\ Data\ Status\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00153}00153\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___s_y_s_a346857ca9c9eab8d9ff49503dd2ad99f}{PIOB\_PDSR}};\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Pin\ Data\ Status\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00154}00154\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___s_y_s_a12bc99626b381e1e6446dd358b44bb30}{PIOB\_IER}};\ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Interrupt\ Enable\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00155}00155\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___s_y_s_a34e8479d9c349a28b1c85fd2263a971e}{PIOB\_IDR}};\ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Interrupt\ Disable\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00156}00156\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___s_y_s_a3df4b5315a722fac84c99b1507166414}{PIOB\_IMR}};\ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Interrupt\ Mask\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00157}00157\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___s_y_s_a42bdd3bc3edb9d4a55eaeff2d6e9f7e5}{PIOB\_ISR}};\ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Interrupt\ Status\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00158}00158\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___s_y_s_a7a77522739b17d85647841ccf52ba1a5}{PIOB\_MDER}};\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Multi-\/driver\ Enable\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00159}00159\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___s_y_s_a6d58b129e630d986c86eb884f8c2d2c8}{PIOB\_MDDR}};\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Multi-\/driver\ Disable\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00160}00160\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___s_y_s_a142964c19d1935a2a339aac4d94a3373}{PIOB\_MDSR}};\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Multi-\/driver\ Status\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00161}00161\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___s_y_s_a77ca4ff88bd26369fa0cb86bc80ad11c}{Reserved16}}[\ 1\ ];\ \ \ \textcolor{comment}{/*\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00162}00162\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___s_y_s_a2ee678ea706c05591510150b6faf4d8c}{PIOB\_PPUDR}};\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Pull-\/up\ Disable\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00163}00163\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___s_y_s_a93fe83a72494fd023c464e8c32d837d5}{PIOB\_PPUER}};\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Pull-\/up\ Enable\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00164}00164\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___s_y_s_a4d8fc518dc61ff1111218ddab9c7a841}{PIOB\_PPUSR}};\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Pull-\/up\ Status\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00165}00165\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___s_y_s_a9752d328c1846778220a2dcf1af604ce}{Reserved17}}[\ 1\ ];\ \ \ \textcolor{comment}{/*\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00166}00166\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___s_y_s_aae3f2f06b6e3cbd2e2286013c835366a}{PIOB\_ASR}};\ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Select\ A\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00167}00167\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___s_y_s_a0102ddfa3880dedcd952195bda899d28}{PIOB\_BSR}};\ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Select\ B\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00168}00168\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___s_y_s_a4fce9ab2280100817b3cc5d8fafc58a2}{PIOB\_ABSR}};\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ AB\ Select\ Status\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00169}00169\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___s_y_s_a968679479291963afed0ef045971c4f3}{Reserved18}}[\ 9\ ];\ \ \ \textcolor{comment}{/*\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00170}00170\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___s_y_s_a3b8a3f8dc5b9813837f1fed19b73b4f0}{PIOB\_OWER}};\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Output\ Write\ Enable\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00171}00171\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___s_y_s_a3abb6bca64e2f7729cd211dbfc89e204}{PIOB\_OWDR}};\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Output\ Write\ Disable\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00172}00172\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___s_y_s_a5c1d14a28b8e3e4d3b73e875145b04f8}{PIOB\_OWSR}};\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Output\ Write\ Status\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00173}00173\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___s_y_s_a3d2f9b0e120c0b41ed76fa0187b53bf9}{Reserved19}}[\ 341\ ];\ \textcolor{comment}{/*\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00174}00174\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___s_y_s_a7acb2e81e07163d588e9acefbfb4c97d}{PMC\_SCER}};\ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ System\ Clock\ Enable\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00175}00175\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___s_y_s_aa3e50485ade22f20d8bcad8dbad6f223}{PMC\_SCDR}};\ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ System\ Clock\ Disable\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00176}00176\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___s_y_s_a0a74a56c5c5b247ea8bdc103cf69de93}{PMC\_SCSR}};\ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ System\ Clock\ Status\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00177}00177\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___s_y_s_a07e418665c8f21c9fb4d5ea7086dbbba}{Reserved20}}[\ 1\ ];\ \ \ \textcolor{comment}{/*\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00178}00178\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___s_y_s_ac6b1ed3a4b9fd5f5b794ba9b7c5686ba}{PMC\_PCER}};\ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Peripheral\ Clock\ Enable\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00179}00179\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___s_y_s_a8830de30a95202cb9b5bc04896a7db2d}{PMC\_PCDR}};\ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Peripheral\ Clock\ Disable\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00180}00180\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___s_y_s_a3387f8e5edd3ec827ed68f194b7c7b0e}{PMC\_PCSR}};\ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Peripheral\ Clock\ Status\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00181}00181\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___s_y_s_a489398e0b62047691c8396ad06e986ef}{Reserved21}}[\ 1\ ];\ \ \ \textcolor{comment}{/*\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00182}00182\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___s_y_s_a41c7a9cb4b2b9c5c97ef4a6d2dfc8931}{PMC\_MOR}};\ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Main\ Oscillator\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00183}00183\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___s_y_s_a3dd24840dea36caca6ec5658a16c260e}{PMC\_MCFR}};\ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Main\ Clock\ \ Frequency\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00184}00184\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___s_y_s_a1a9162d741cb514f05ad6d02136b17fa}{Reserved22}}[\ 1\ ];\ \ \ \textcolor{comment}{/*\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00185}00185\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___s_y_s_a5b5b479df0bf494d04bfbcc0035ce88a}{PMC\_PLLR}};\ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ PLL\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00186}00186\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___s_y_s_a2c724987deb4340ddfbe9c87dc4348f3}{PMC\_MCKR}};\ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Master\ Clock\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00187}00187\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___s_y_s_af8bd2496f3b11eae3dc3f264873ebc67}{Reserved23}}[\ 3\ ];\ \ \ \textcolor{comment}{/*\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00188}00188\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___s_y_s_ae23b5cad1030ff32f087252ee92aa262}{PMC\_PCKR}}[\ 4\ ];\ \ \ \ \ \textcolor{comment}{/*\ Programmable\ Clock\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00189}00189\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___s_y_s_a66a855112bc8db90ffdb55787547afd4}{Reserved24}}[\ 4\ ];\ \ \ \textcolor{comment}{/*\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00190}00190\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___s_y_s_a7ff6ae4a4c9dd78ba80141ff77b594e6}{PMC\_IER}};\ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Interrupt\ Enable\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00191}00191\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___s_y_s_a4f3fd7ed6d469aeb787ce7acdd8647e6}{PMC\_IDR}};\ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Interrupt\ Disable\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00192}00192\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___s_y_s_a3f9cd9240d2ef420bde177634403dcc1}{PMC\_SR}};\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Status\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00193}00193\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___s_y_s_a91060bb2f8ac6b1cd821c19677e36fa4}{PMC\_IMR}};\ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Interrupt\ Mask\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00194}00194\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___s_y_s_a5dfbbba7710eea49dcc22b66395315c7}{Reserved25}}[\ 36\ ];\ \ \textcolor{comment}{/*\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00195}00195\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___s_y_s_a50a268df275ae275a36ae16b1104c389}{RSTC\_RCR}};\ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Reset\ Control\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00196}00196\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___s_y_s_a96d0df57d83741d4ee276d36446693c5}{RSTC\_RSR}};\ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Reset\ Status\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00197}00197\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___s_y_s_abbf3d3299e4f13a12f58e28ea488e1f2}{RSTC\_RMR}};\ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Reset\ Mode\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00198}00198\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___s_y_s_a4cbb592d8e43a89352ccc5429576885c}{Reserved26}}[\ 5\ ];\ \ \ \textcolor{comment}{/*\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00199}00199\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___s_y_s_a2205b60f5430c699fad71220f15b19c3}{RTTC\_RTMR}};\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Real-\/time\ Mode\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00200}00200\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___s_y_s_af82f564091ed435d5a6206eae66ff0dd}{RTTC\_RTAR}};\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Real-\/time\ Alarm\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00201}00201\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___s_y_s_a71376dcbd67913fcdaa3e11b67ce98c4}{RTTC\_RTVR}};\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Real-\/time\ Value\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00202}00202\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___s_y_s_a02c5936057d42f84634f10f188fd4335}{RTTC\_RTSR}};\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Real-\/time\ Status\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00203}00203\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___s_y_s_ac6ddaac4e95dc32c1ab654bb3b8b2b2f}{PITC\_PIMR}};\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Period\ Interval\ Mode\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00204}00204\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___s_y_s_ab250b865cba86405c8c33dd28a684159}{PITC\_PISR}};\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Period\ Interval\ Status\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00205}00205\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___s_y_s_a13cecafc8a74c8fa3585626d0265876c}{PITC\_PIVR}};\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Period\ Interval\ Value\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00206}00206\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___s_y_s_abeea85e737c404d91017451058830aa3}{PITC\_PIIR}};\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Period\ Interval\ Image\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00207}00207\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___s_y_s_a05e8938bde3ecd781749a5b9539598fb}{WDTC\_WDCR}};\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Watchdog\ Control\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00208}00208\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___s_y_s_a81ab17c1d918b34a6d8d4698d55141a6}{WDTC\_WDMR}};\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Watchdog\ Mode\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00209}00209\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___s_y_s_afaa66f92cf1aa8b7c47de4f0f9db14e9}{WDTC\_WDSR}};\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Watchdog\ Status\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00210}00210\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___s_y_s_a37685b4d8e1ba856cd6a7b425fb61df7}{Reserved27}}[\ 5\ ];\ \ \ \textcolor{comment}{/*\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00211}00211\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___s_y_s_a4efdcbc14c8c6c4da09911bdc8401748}{VREG\_MR}};\ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Voltage\ Regulator\ Mode\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00212}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ad1ad913c14abe78cc25a2f9579b061e7}{00212}}\ \}\ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_ae381509d20d0f03dd585178d66b461e8}{AT91S\_SYS}},\ *\ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_ad1ad913c14abe78cc25a2f9579b061e7}{AT91PS\_SYS}};}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00213}00213\ }
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00214}00214\ }
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00215}00215\ \textcolor{comment}{/*\ *****************************************************************************\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00216}00216\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ SOFTWARE\ API\ DEFINITION\ \ FOR\ Advanced\ Interrupt\ Controller\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00217}00217\ \textcolor{comment}{/*\ *****************************************************************************\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00218}00218\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct\ }\mbox{\hyperlink{struct___a_t91_s___a_i_c}{\_AT91S\_AIC}}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00219}00219\ \{}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00220}00220\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___a_i_c_a8f67e50f87c9ec1296d138c8823956a9}{AIC\_SMR}}[\ 32\ ];\ \ \textcolor{comment}{/*\ Source\ Mode\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00221}00221\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___a_i_c_aab87ea86f3a65a32f8d4c788cc8c56ae}{AIC\_SVR}}[\ 32\ ];\ \ \textcolor{comment}{/*\ Source\ Vector\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00222}00222\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___a_i_c_af105953c155379836fce666eef37501b}{AIC\_IVR}};\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ IRQ\ Vector\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00223}00223\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___a_i_c_accca387631438422260c8a8652800eed}{AIC\_FVR}};\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ FIQ\ Vector\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00224}00224\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___a_i_c_a3634430d76ed81bcbd9f0b04f9c0907e}{AIC\_ISR}};\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Interrupt\ Status\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00225}00225\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___a_i_c_a9ae6e5e104c8f5a405a1792e5126236a}{AIC\_IPR}};\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Interrupt\ Pending\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00226}00226\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___a_i_c_a2eecd9e74afeac555e7b90c3594bc910}{AIC\_IMR}};\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Interrupt\ Mask\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00227}00227\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___a_i_c_ac1e7c71a265c9818fe96b59796aaed7e}{AIC\_CISR}};\ \ \ \ \ \ \ \textcolor{comment}{/*\ Core\ Interrupt\ Status\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00228}00228\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___a_i_c_aaaee23426dcf3698e52ba1953ac4a752}{Reserved0}}[\ 2\ ];\ \textcolor{comment}{/*\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00229}00229\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___a_i_c_ac37f1ca270fc1c2ba4857b5f9c763176}{AIC\_IECR}};\ \ \ \ \ \ \ \textcolor{comment}{/*\ Interrupt\ Enable\ Command\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00230}00230\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___a_i_c_a179b0425e4194dd6a0a2a44dfabc7d67}{AIC\_IDCR}};\ \ \ \ \ \ \ \textcolor{comment}{/*\ Interrupt\ Disable\ Command\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00231}00231\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___a_i_c_a8e7dbf14bb5c166df24bb1d014f1a5d0}{AIC\_ICCR}};\ \ \ \ \ \ \ \textcolor{comment}{/*\ Interrupt\ Clear\ Command\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00232}00232\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___a_i_c_a2784932bec9494dde08e3d63e821da50}{AIC\_ISCR}};\ \ \ \ \ \ \ \textcolor{comment}{/*\ Interrupt\ Set\ Command\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00233}00233\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___a_i_c_adbed024b2ed1aa309d77ed69db0cbcc9}{AIC\_EOICR}};\ \ \ \ \ \ \textcolor{comment}{/*\ End\ of\ Interrupt\ Command\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00234}00234\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___a_i_c_a0e99c4c50663bf1ea7142e40d8e911e2}{AIC\_SPU}};\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Spurious\ Vector\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00235}00235\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___a_i_c_ad50d494de6fc6381f1f98ca95019f2a4}{AIC\_DCR}};\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Debug\ Control\ Register\ (Protect)\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00236}00236\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___a_i_c_a2db6d3cdd632cfa69686b5186e47b9de}{Reserved1}}[\ 1\ ];\ \textcolor{comment}{/*\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00237}00237\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___a_i_c_ad0b62db4d5490f3f3868fc10e36d300c}{AIC\_FFER}};\ \ \ \ \ \ \ \textcolor{comment}{/*\ Fast\ Forcing\ Enable\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00238}00238\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___a_i_c_af9790a9208a6ae1554938439df1872d3}{AIC\_FFDR}};\ \ \ \ \ \ \ \textcolor{comment}{/*\ Fast\ Forcing\ Disable\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00239}00239\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___a_i_c_ac3170bea6bdb66db30d2c0aea2d6e262}{AIC\_FFSR}};\ \ \ \ \ \ \ \textcolor{comment}{/*\ Fast\ Forcing\ Status\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00240}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a93acdc6269b56f09616c56483e7a2d76}{00240}}\ \}\ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a46b1e324a19dd8805a2897ff94a47471}{AT91S\_AIC}},\ *\ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a93acdc6269b56f09616c56483e7a2d76}{AT91PS\_AIC}};}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00241}00241\ }
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00242}00242\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ AIC\_SMR\ :\ (AIC\ Offset:\ 0x0)\ Control\ Register\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00243}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ab66ac4615b2eaa08a688de2cc5485c42}{00243}}\ \textcolor{preprocessor}{\#define\ AT91C\_AIC\_PRIOR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x7\ <<\ 0\ )\ }\textcolor{comment}{/*\ (AIC)\ Priority\ Level\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00244}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ae5bbc658808876a515e3c1978738f3d0}{00244}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_AIC\_PRIOR\_LOWEST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x0\ )\ \ \ \ \ \ }\textcolor{comment}{/*\ (AIC)\ Lowest\ priority\ level\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00245}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a4bc441a87b9c4574b1bb9e271eb6dd27}{00245}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_AIC\_PRIOR\_HIGHEST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x7\ )\ \ \ \ \ \ }\textcolor{comment}{/*\ (AIC)\ Highest\ priority\ level\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00246}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ae85e6441c17346d01b4b4e50d9a43408}{00246}}\ \textcolor{preprocessor}{\#define\ AT91C\_AIC\_SRCTYPE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x3\ <<\ 5\ )\ }\textcolor{comment}{/*\ (AIC)\ Interrupt\ Source\ Type\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00247}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aa92aff746ed8ef7777730997b8d48fe8}{00247}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_AIC\_SRCTYPE\_INT\_HIGH\_LEVEL\ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x0\ <<\ 5\ )\ }\textcolor{comment}{/*\ (AIC)\ Internal\ Sources\ Code\ Label\ High-\/level\ Sensitive\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00248}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a870b6ce64df33f436086693b8fd44c5d}{00248}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_AIC\_SRCTYPE\_EXT\_LOW\_LEVEL\ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x0\ <<\ 5\ )\ }\textcolor{comment}{/*\ (AIC)\ External\ Sources\ Code\ Label\ Low-\/level\ Sensitive\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00249}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a86089511cd0fbca7bac1371602313307}{00249}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_AIC\_SRCTYPE\_INT\_POSITIVE\_EDGE\ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 5\ )\ }\textcolor{comment}{/*\ (AIC)\ Internal\ Sources\ Code\ Label\ Positive\ Edge\ triggered\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00250}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a3b6eda4438d361be0896ad6d246c43c3}{00250}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_AIC\_SRCTYPE\_EXT\_NEGATIVE\_EDGE\ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 5\ )\ }\textcolor{comment}{/*\ (AIC)\ External\ Sources\ Code\ Label\ Negative\ Edge\ triggered\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00251}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a09b8cd2380a101271ed1afe641a8bae8}{00251}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_AIC\_SRCTYPE\_HIGH\_LEVEL\ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x2\ <<\ 5\ )\ }\textcolor{comment}{/*\ (AIC)\ Internal\ Or\ External\ Sources\ Code\ Label\ High-\/level\ Sensitive\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00252}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a9d086828d5d5cf42d54c84ea47359f12}{00252}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_AIC\_SRCTYPE\_POSITIVE\_EDGE\ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x3\ <<\ 5\ )\ }\textcolor{comment}{/*\ (AIC)\ Internal\ Or\ External\ Sources\ Code\ Label\ Positive\ Edge\ triggered\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00253}00253\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ AIC\_CISR\ :\ (AIC\ Offset:\ 0x114)\ AIC\ Core\ Interrupt\ Status\ Register\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00254}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a3184357c284cf8d1fbede2bfaa0df4f0}{00254}}\ \textcolor{preprocessor}{\#define\ AT91C\_AIC\_NFIQ\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 0\ )\ }\textcolor{comment}{/*\ (AIC)\ NFIQ\ Status\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00255}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a60e31990bc2bf5a9f3e7be3db8591dea}{00255}}\ \textcolor{preprocessor}{\#define\ AT91C\_AIC\_NIRQ\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 1\ )\ }\textcolor{comment}{/*\ (AIC)\ NIRQ\ Status\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00256}00256\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ AIC\_DCR\ :\ (AIC\ Offset:\ 0x138)\ AIC\ Debug\ Control\ Register\ (Protect)\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00257}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a11ecc7ad7cb4c2d9f6a241c446b754dc}{00257}}\ \textcolor{preprocessor}{\#define\ AT91C\_AIC\_DCR\_PROT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 0\ )\ }\textcolor{comment}{/*\ (AIC)\ Protection\ Mode\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00258}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a8ddbefbb5b53cacf7041b9ec7297843d}{00258}}\ \textcolor{preprocessor}{\#define\ AT91C\_AIC\_DCR\_GMSK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 1\ )\ }\textcolor{comment}{/*\ (AIC)\ General\ Mask\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00259}00259\ }
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00260}00260\ \textcolor{comment}{/*\ *****************************************************************************\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00261}00261\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ SOFTWARE\ API\ DEFINITION\ \ FOR\ Peripheral\ DMA\ Controller\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00262}00262\ \textcolor{comment}{/*\ *****************************************************************************\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00263}00263\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct\ }\mbox{\hyperlink{struct___a_t91_s___p_d_c}{\_AT91S\_PDC}}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00264}00264\ \{}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00265}00265\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_a7b31ac1f3659c1f785cec238630147f3}{PDC\_RPR}};\ \ \textcolor{comment}{/*\ Receive\ Pointer\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00266}00266\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_ac5fa6b0c9621431aab2aa136a94bf7cb}{PDC\_RCR}};\ \ \textcolor{comment}{/*\ Receive\ Counter\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00267}00267\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_a28fec415cbad37e2befaa1b51849e20e}{PDC\_TPR}};\ \ \textcolor{comment}{/*\ Transmit\ Pointer\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00268}00268\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_a144b98c793817e9d3a492a08781e174a}{PDC\_TCR}};\ \ \textcolor{comment}{/*\ Transmit\ Counter\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00269}00269\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_aa59bd562f96ad6b925f776b58d6999bf}{PDC\_RNPR}};\ \textcolor{comment}{/*\ Receive\ Next\ Pointer\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00270}00270\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_a74bfffc609537ca3798a0caeed1e2190}{PDC\_RNCR}};\ \textcolor{comment}{/*\ Receive\ Next\ Counter\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00271}00271\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_a806d975a853e23c7a1f218e92c4b1866}{PDC\_TNPR}};\ \textcolor{comment}{/*\ Transmit\ Next\ Pointer\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00272}00272\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_ae344eff967ecdbdc375008d4760b9914}{PDC\_TNCR}};\ \textcolor{comment}{/*\ Transmit\ Next\ Counter\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00273}00273\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_aa155efed7249b18df530b0b4a3a7415a}{PDC\_PTCR}};\ \textcolor{comment}{/*\ PDC\ Transfer\ Control\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00274}00274\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_a78f7329128dad941d291504486f81f6b}{PDC\_PTSR}};\ \textcolor{comment}{/*\ PDC\ Transfer\ Status\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00275}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aedee94d81d0ea7fe2260b61094f9d128}{00275}}\ \}\ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_ac4bfcdf4b5791a588326b19c503183b6}{AT91S\_PDC}},\ *\ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_aedee94d81d0ea7fe2260b61094f9d128}{AT91PS\_PDC}};}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00276}00276\ }
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00277}00277\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ PDC\_PTCR\ :\ (PDC\ Offset:\ 0x20)\ PDC\ Transfer\ Control\ Register\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00278}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a3982db7f0a152f97164fcb1d5e542d3e}{00278}}\ \textcolor{preprocessor}{\#define\ AT91C\_PDC\_RXTEN\ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 0\ )\ }\textcolor{comment}{/*\ (PDC)\ Receiver\ Transfer\ Enable\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00279}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_af14c4afb41616b6f1e8191197bd18fc6}{00279}}\ \textcolor{preprocessor}{\#define\ AT91C\_PDC\_RXTDIS\ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 1\ )\ }\textcolor{comment}{/*\ (PDC)\ Receiver\ Transfer\ Disable\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00280}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ab2d3ab6a873b8cd209236fe95f051310}{00280}}\ \textcolor{preprocessor}{\#define\ AT91C\_PDC\_TXTEN\ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 8\ )\ }\textcolor{comment}{/*\ (PDC)\ Transmitter\ Transfer\ Enable\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00281}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ab2f2dd1bf21078d144719621c4dbc153}{00281}}\ \textcolor{preprocessor}{\#define\ AT91C\_PDC\_TXTDIS\ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 9\ )\ }\textcolor{comment}{/*\ (PDC)\ Transmitter\ Transfer\ Disable\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00282}00282\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ PDC\_PTSR\ :\ (PDC\ Offset:\ 0x24)\ PDC\ Transfer\ Status\ Register\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00283}00283\ }
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00284}00284\ \textcolor{comment}{/*\ *****************************************************************************\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00285}00285\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ SOFTWARE\ API\ DEFINITION\ \ FOR\ Debug\ Unit\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00286}00286\ \textcolor{comment}{/*\ *****************************************************************************\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00287}00287\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct\ }\mbox{\hyperlink{struct___a_t91_s___d_b_g_u}{\_AT91S\_DBGU}}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00288}00288\ \{}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00289}00289\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_a636129fb1fe88fa7626fa5e839a4cd96}{DBGU\_CR}};\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Control\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00290}00290\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_a03e3ab059098a2b5966552be3dbc90a9}{DBGU\_MR}};\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Mode\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00291}00291\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_a4db133002486d95fe3dc4bc9fe329b00}{DBGU\_IER}};\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Interrupt\ Enable\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00292}00292\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_a09c8287d3dca32acd1de9c0b879f63a1}{DBGU\_IDR}};\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Interrupt\ Disable\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00293}00293\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_afae739a91976e5440524cf8cb8b8ff38}{DBGU\_IMR}};\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Interrupt\ Mask\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00294}00294\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_a63d15c1009ac8ec1089b8682f00c9388}{DBGU\_CSR}};\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Channel\ Status\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00295}00295\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_a5108aba8763474241e398c6f3a18e18d}{DBGU\_RHR}};\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Receiver\ Holding\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00296}00296\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_a9697ac8a6a2782ed74d793df6049914f}{DBGU\_THR}};\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Transmitter\ Holding\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00297}00297\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_a7294d16f4b419badc0e85065cbb35aee}{DBGU\_BRGR}};\ \ \ \ \ \ \ \textcolor{comment}{/*\ Baud\ Rate\ Generator\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00298}00298\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___d_b_g_u_a255e0adaab84068d3bdf2540d73e8743}{Reserved0}}[\ 7\ ];\ \ \textcolor{comment}{/*\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00299}00299\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_x128__inc_8h_ae1d9efb61981ad7f9bee13447f5ea9ed}{DBGU\_CIDR}};\ \ \ \ \ \ \ \textcolor{comment}{/*\ Chip\ ID\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00300}00300\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_x128__inc_8h_a2889903f8c0a8dd143f3044d80c5a6a2}{DBGU\_EXID}};\ \ \ \ \ \ \ \textcolor{comment}{/*\ Chip\ ID\ Extension\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00301}00301\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_ad1a2b93d7e85a462386c68c4aa5f355c}{DBGU\_FNTR}};\ \ \ \ \ \ \ \textcolor{comment}{/*\ Force\ NTRST\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00302}00302\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___d_b_g_u_a764beffd3dfa2994117ce80ec178ac8a}{Reserved1}}[\ 45\ ];\ \textcolor{comment}{/*\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00303}00303\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_a04444ac64596752eb8315f48ddcc54c3}{DBGU\_RPR}};\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Receive\ Pointer\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00304}00304\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_a9787d54ed9c35f81a54a6506a4d66707}{DBGU\_RCR}};\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Receive\ Counter\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00305}00305\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_ab4af8e089131596c3609fe6e8786f55f}{DBGU\_TPR}};\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Transmit\ Pointer\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00306}00306\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_a65ca0abbd25c197e0fe32e3e6c6b27a6}{DBGU\_TCR}};\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Transmit\ Counter\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00307}00307\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_a85dcb00220e4adeb7b6997106505410a}{DBGU\_RNPR}};\ \ \ \ \ \ \ \textcolor{comment}{/*\ Receive\ Next\ Pointer\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00308}00308\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_aced0a21de3086aa9d9b0002bb071cd8a}{DBGU\_RNCR}};\ \ \ \ \ \ \ \textcolor{comment}{/*\ Receive\ Next\ Counter\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00309}00309\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_a0ccf71445d758d9b64da81a070ff7f21}{DBGU\_TNPR}};\ \ \ \ \ \ \ \textcolor{comment}{/*\ Transmit\ Next\ Pointer\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00310}00310\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_abbe5d6750998148b474737893ae1f80d}{DBGU\_TNCR}};\ \ \ \ \ \ \ \textcolor{comment}{/*\ Transmit\ Next\ Counter\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00311}00311\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_a50ee7be1c294149e956c1e4b3fd24943}{DBGU\_PTCR}};\ \ \ \ \ \ \ \textcolor{comment}{/*\ PDC\ Transfer\ Control\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00312}00312\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_afbdca4231abeb62d6211f0bf8dc2c150}{DBGU\_PTSR}};\ \ \ \ \ \ \ \textcolor{comment}{/*\ PDC\ Transfer\ Status\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00313}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ac97ba0756f8a0d170a490f8b07ebd8d1}{00313}}\ \}\ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a4e35d5266d07c31a45e742f5bc8b403e}{AT91S\_DBGU}},\ *\ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_ac97ba0756f8a0d170a490f8b07ebd8d1}{AT91PS\_DBGU}};}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00314}00314\ }
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00315}00315\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ DBGU\_CR\ :\ (DBGU\ Offset:\ 0x0)\ Debug\ Unit\ Control\ Register\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00316}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a8f930447864be8dfd2e2301aadbcf33a}{00316}}\ \textcolor{preprocessor}{\#define\ AT91C\_US\_RSTRX\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 2\ )\ \ }\textcolor{comment}{/*\ (DBGU)\ Reset\ Receiver\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00317}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a317d8138a2551b50d0d8416441925d66}{00317}}\ \textcolor{preprocessor}{\#define\ AT91C\_US\_RSTTX\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 3\ )\ \ }\textcolor{comment}{/*\ (DBGU)\ Reset\ Transmitter\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00318}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a1a8d3d3c9da3ec30865c86195dc52a5b}{00318}}\ \textcolor{preprocessor}{\#define\ AT91C\_US\_RXEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 4\ )\ \ }\textcolor{comment}{/*\ (DBGU)\ Receiver\ Enable\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00319}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a46c4a2d61496daf9a1146afa4d766b63}{00319}}\ \textcolor{preprocessor}{\#define\ AT91C\_US\_RXDIS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 5\ )\ \ }\textcolor{comment}{/*\ (DBGU)\ Receiver\ Disable\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00320}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ab8c8726dcdcc73a5b961bf3d1e7b9fe1}{00320}}\ \textcolor{preprocessor}{\#define\ AT91C\_US\_TXEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 6\ )\ \ }\textcolor{comment}{/*\ (DBGU)\ Transmitter\ Enable\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00321}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a3ec68a2522316c5c2489efd6431b822b}{00321}}\ \textcolor{preprocessor}{\#define\ AT91C\_US\_TXDIS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 7\ )\ \ }\textcolor{comment}{/*\ (DBGU)\ Transmitter\ Disable\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00322}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ad6068f29012e7e34052e5fe9e4a22249}{00322}}\ \textcolor{preprocessor}{\#define\ AT91C\_US\_RSTSTA\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 8\ )\ \ }\textcolor{comment}{/*\ (DBGU)\ Reset\ Status\ Bits\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00323}00323\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ DBGU\_MR\ :\ (DBGU\ Offset:\ 0x4)\ Debug\ Unit\ Mode\ Register\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00324}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a1c4a7e3caf7bbcfd26975147d565ea6d}{00324}}\ \textcolor{preprocessor}{\#define\ AT91C\_US\_PAR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x7\ <<\ 9\ )\ \ }\textcolor{comment}{/*\ (DBGU)\ Parity\ type\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00325}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_af3f0e65596c98c22768b44e1d640071e}{00325}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_US\_PAR\_EVEN\ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x0\ <<\ 9\ )\ \ }\textcolor{comment}{/*\ (DBGU)\ Even\ Parity\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00326}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aa4208c99f58575fc74238129af7f44e5}{00326}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_US\_PAR\_ODD\ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 9\ )\ \ }\textcolor{comment}{/*\ (DBGU)\ Odd\ Parity\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00327}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a18630918fdd31d05d09c40a75e5ef233}{00327}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_US\_PAR\_SPACE\ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x2\ <<\ 9\ )\ \ }\textcolor{comment}{/*\ (DBGU)\ Parity\ forced\ to\ 0\ (Space)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00328}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aa062988aba8a352fad7dfd83af003d89}{00328}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_US\_PAR\_MARK\ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x3\ <<\ 9\ )\ \ }\textcolor{comment}{/*\ (DBGU)\ Parity\ forced\ to\ 1\ (Mark)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00329}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a5487ae098e64da65b30e9e46eac4e9f1}{00329}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_US\_PAR\_NONE\ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x4\ <<\ 9\ )\ \ }\textcolor{comment}{/*\ (DBGU)\ No\ Parity\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00330}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a8cc9b4f4ced402d5a60422015497bc1a}{00330}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_US\_PAR\_MULTI\_DROP\ \ \ \ (\ (\ unsigned\ int\ )\ 0x6\ <<\ 9\ )\ \ }\textcolor{comment}{/*\ (DBGU)\ Multi-\/drop\ mode\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00331}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a53c28c925fd757be79bb9f07be5cf951}{00331}}\ \textcolor{preprocessor}{\#define\ AT91C\_US\_CHMODE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x3\ <<\ 14\ )\ }\textcolor{comment}{/*\ (DBGU)\ Channel\ Mode\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00332}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a9bb3535a326183eea44b04c542e81b26}{00332}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_US\_CHMODE\_NORMAL\ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x0\ <<\ 14\ )\ }\textcolor{comment}{/*\ (DBGU)\ Normal\ Mode:\ The\ USART\ channel\ operates\ as\ an\ RX/TX\ USART.\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00333}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aa3f9014539cdbee5b9b7a49e76228bcd}{00333}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_US\_CHMODE\_AUTO\ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 14\ )\ }\textcolor{comment}{/*\ (DBGU)\ Automatic\ Echo:\ Receiver\ Data\ Input\ is\ connected\ to\ the\ TXD\ pin.\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00334}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aaf57968a551f0ae6b8a5a3c610dab8cf}{00334}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_US\_CHMODE\_LOCAL\ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x2\ <<\ 14\ )\ }\textcolor{comment}{/*\ (DBGU)\ Local\ Loopback:\ Transmitter\ Output\ Signal\ is\ connected\ to\ Receiver\ Input\ Signal.\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00335}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a42454b5036bef343924a88d4896e077c}{00335}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_US\_CHMODE\_REMOTE\ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x3\ <<\ 14\ )\ }\textcolor{comment}{/*\ (DBGU)\ Remote\ Loopback:\ RXD\ pin\ is\ internally\ connected\ to\ TXD\ pin.\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00336}00336\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ DBGU\_IER\ :\ (DBGU\ Offset:\ 0x8)\ Debug\ Unit\ Interrupt\ Enable\ Register\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00337}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a4ad704e305a3a759d6d6c83c3bb8e9b1}{00337}}\ \textcolor{preprocessor}{\#define\ AT91C\_US\_RXRDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 0\ )\ \ }\textcolor{comment}{/*\ (DBGU)\ RXRDY\ Interrupt\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00338}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ad4db31f98adb8b55b5d3d775cd5a3f2a}{00338}}\ \textcolor{preprocessor}{\#define\ AT91C\_US\_TXRDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 1\ )\ \ }\textcolor{comment}{/*\ (DBGU)\ TXRDY\ Interrupt\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00339}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ac4cfc945f1d236225602678af7b8ac28}{00339}}\ \textcolor{preprocessor}{\#define\ AT91C\_US\_ENDRX\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 3\ )\ \ }\textcolor{comment}{/*\ (DBGU)\ End\ of\ Receive\ Transfer\ Interrupt\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00340}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aeae8155664bea7c98d86610eddc4aafc}{00340}}\ \textcolor{preprocessor}{\#define\ AT91C\_US\_ENDTX\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 4\ )\ \ }\textcolor{comment}{/*\ (DBGU)\ End\ of\ Transmit\ Interrupt\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00341}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aea21ef19c312358353fbb5f992160e57}{00341}}\ \textcolor{preprocessor}{\#define\ AT91C\_US\_OVRE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 5\ )\ \ }\textcolor{comment}{/*\ (DBGU)\ Overrun\ Interrupt\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00342}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a45d31aa2c0bb45828974f29764d4341f}{00342}}\ \textcolor{preprocessor}{\#define\ AT91C\_US\_FRAME\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 6\ )\ \ }\textcolor{comment}{/*\ (DBGU)\ Framing\ Error\ Interrupt\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00343}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a9b44e3508f60906033f7755c9a2eda84}{00343}}\ \textcolor{preprocessor}{\#define\ AT91C\_US\_PARE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 7\ )\ \ }\textcolor{comment}{/*\ (DBGU)\ Parity\ Error\ Interrupt\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00344}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a962f85c7a326db03806303c2cf573c49}{00344}}\ \textcolor{preprocessor}{\#define\ AT91C\_US\_TXEMPTY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 9\ )\ \ }\textcolor{comment}{/*\ (DBGU)\ TXEMPTY\ Interrupt\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00345}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a2113a040ce814c3a8b410e183944ab6a}{00345}}\ \textcolor{preprocessor}{\#define\ AT91C\_US\_TXBUFE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 11\ )\ }\textcolor{comment}{/*\ (DBGU)\ TXBUFE\ Interrupt\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00346}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a9c23b11a183452c100e58adf7d444b7a}{00346}}\ \textcolor{preprocessor}{\#define\ AT91C\_US\_RXBUFF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 12\ )\ }\textcolor{comment}{/*\ (DBGU)\ RXBUFF\ Interrupt\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00347}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aeb863fc3b5ecd99a75f9037642091a31}{00347}}\ \textcolor{preprocessor}{\#define\ AT91C\_US\_COMM\_TX\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 30\ )\ }\textcolor{comment}{/*\ (DBGU)\ COMM\_TX\ Interrupt\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00348}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a64a07ed22258d3551524e5e3758e64a5}{00348}}\ \textcolor{preprocessor}{\#define\ AT91C\_US\_COMM\_RX\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 31\ )\ }\textcolor{comment}{/*\ (DBGU)\ COMM\_RX\ Interrupt\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00349}00349\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ DBGU\_IDR\ :\ (DBGU\ Offset:\ 0xc)\ Debug\ Unit\ Interrupt\ Disable\ Register\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00350}00350\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ DBGU\_IMR\ :\ (DBGU\ Offset:\ 0x10)\ Debug\ Unit\ Interrupt\ Mask\ Register\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00351}00351\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ DBGU\_CSR\ :\ (DBGU\ Offset:\ 0x14)\ Debug\ Unit\ Channel\ Status\ Register\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00352}00352\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ DBGU\_FNTR\ :\ (DBGU\ Offset:\ 0x48)\ Debug\ Unit\ FORCE\_NTRST\ Register\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00353}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a0f54f0fcc648fc4e6ef14a7f1942fc6f}{00353}}\ \textcolor{preprocessor}{\#define\ AT91C\_US\_FORCE\_NTRST\ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 0\ )\ }\textcolor{comment}{/*\ (DBGU)\ Force\ NTRST\ in\ JTAG\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00354}00354\ }
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00355}00355\ \textcolor{comment}{/*\ *****************************************************************************\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00356}00356\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ SOFTWARE\ API\ DEFINITION\ \ FOR\ Parallel\ Input\ Output\ Controller\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00357}00357\ \textcolor{comment}{/*\ *****************************************************************************\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00358}00358\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct\ }\mbox{\hyperlink{struct___a_t91_s___p_i_o}{\_AT91S\_PIO}}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00359}00359\ \{}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00360}00360\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_a6f1c3a5948df39dd5472e3f5aca32fea}{PIO\_PER}};\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ PIO\ Enable\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00361}00361\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_a52661d47da252fca8ab4b4d74d81b2e1}{PIO\_PDR}};\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ PIO\ Disable\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00362}00362\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_aad72e429751874c88afee54ed4094f4c}{PIO\_PSR}};\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ PIO\ Status\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00363}00363\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___p_i_o_a04904720c11b78e63134fadf6a71f4fc}{Reserved0}}[\ 1\ ];\ \textcolor{comment}{/*\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00364}00364\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_a626bde48733b96df120da1492cc7f657}{PIO\_OER}};\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Output\ Enable\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00365}00365\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_afc9c83f7a53520d6f0a4693ed1a71290}{PIO\_ODR}};\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Output\ Disable\ Registerr\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00366}00366\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_af8bdb0ba10c8c78d1285766910b7a450}{PIO\_OSR}};\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Output\ Status\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00367}00367\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___p_i_o_a8d0eed279cd1fcc9d0d9d22e5f6e4d15}{Reserved1}}[\ 1\ ];\ \textcolor{comment}{/*\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00368}00368\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_adbf881c6dbdbfbefc7a8d47bba3831a7}{PIO\_IFER}};\ \ \ \ \ \ \ \textcolor{comment}{/*\ Input\ Filter\ Enable\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00369}00369\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_a57d0f880bae7b079a744e81117e38fba}{PIO\_IFDR}};\ \ \ \ \ \ \ \textcolor{comment}{/*\ Input\ Filter\ Disable\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00370}00370\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_aaee86796b6c7377f45af8fa9214bbedd}{PIO\_IFSR}};\ \ \ \ \ \ \ \textcolor{comment}{/*\ Input\ Filter\ Status\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00371}00371\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___p_i_o_aff721192edce1be478138f33180ed9ed}{Reserved2}}[\ 1\ ];\ \textcolor{comment}{/*\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00372}00372\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_adef961dcf226c9ec588d2c7fb39ce8f6}{PIO\_SODR}};\ \ \ \ \ \ \ \textcolor{comment}{/*\ Set\ Output\ Data\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00373}00373\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_a08afe74b98d59d6e30a205282746e95e}{PIO\_CODR}};\ \ \ \ \ \ \ \textcolor{comment}{/*\ Clear\ Output\ Data\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00374}00374\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_aabe5107a622c09e8a890796c31f0eadb}{PIO\_ODSR}};\ \ \ \ \ \ \ \textcolor{comment}{/*\ Output\ Data\ Status\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00375}00375\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_a2c967f26a206cd809e6fe94cd9db48f9}{PIO\_PDSR}};\ \ \ \ \ \ \ \textcolor{comment}{/*\ Pin\ Data\ Status\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00376}00376\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_a014caab2c2b72dc9bd385986a1f1af93}{PIO\_IER}};\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Interrupt\ Enable\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00377}00377\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_aaa8f05e79d7030dd3e8ec1d708206aca}{PIO\_IDR}};\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Interrupt\ Disable\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00378}00378\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_a87a64ea0663c5fee9916973346c7636c}{PIO\_IMR}};\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Interrupt\ Mask\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00379}00379\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_a28b6a2f5e80abe2d195bed6d76a6eb03}{PIO\_ISR}};\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Interrupt\ Status\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00380}00380\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_ad743360c2adc19dc0b86849ee697b3d8}{PIO\_MDER}};\ \ \ \ \ \ \ \textcolor{comment}{/*\ Multi-\/driver\ Enable\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00381}00381\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_a97ca65c7bdbff0bf5aa96b25f27352c4}{PIO\_MDDR}};\ \ \ \ \ \ \ \textcolor{comment}{/*\ Multi-\/driver\ Disable\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00382}00382\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_af9a280e128a8b451a04dad70d3d74cc7}{PIO\_MDSR}};\ \ \ \ \ \ \ \textcolor{comment}{/*\ Multi-\/driver\ Status\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00383}00383\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___p_i_o_ad2620a66d1ff140dabc2d6ea26c837a9}{Reserved3}}[\ 1\ ];\ \textcolor{comment}{/*\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00384}00384\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_aff84c9e7b86121cf18fa95938d6b2021}{PIO\_PPUDR}};\ \ \ \ \ \ \textcolor{comment}{/*\ Pull-\/up\ Disable\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00385}00385\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_ad4ac599969dee1d68a7b6917601bf120}{PIO\_PPUER}};\ \ \ \ \ \ \textcolor{comment}{/*\ Pull-\/up\ Enable\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00386}00386\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_a6883dfca9ed613d467b440fc8570f67e}{PIO\_PPUSR}};\ \ \ \ \ \ \textcolor{comment}{/*\ Pull-\/up\ Status\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00387}00387\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___p_i_o_a826b47fcd00f5cc0e24e4dd1d945ee62}{Reserved4}}[\ 1\ ];\ \textcolor{comment}{/*\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00388}00388\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_a8892afaa8c312cb0dc2358e801822b70}{PIO\_ASR}};\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Select\ A\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00389}00389\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_a4c6bc543f491bba2e3d2e75b2a7d9cc9}{PIO\_BSR}};\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Select\ B\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00390}00390\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_ac53695dc2016de7e37e9b9bba37ea812}{PIO\_ABSR}};\ \ \ \ \ \ \ \textcolor{comment}{/*\ AB\ Select\ Status\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00391}00391\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___p_i_o_ac88b41ba83ed5fb1c7f281c88348c604}{Reserved5}}[\ 9\ ];\ \textcolor{comment}{/*\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00392}00392\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_a263ada7a907422d8ab5221ef8709a85e}{PIO\_OWER}};\ \ \ \ \ \ \ \textcolor{comment}{/*\ Output\ Write\ Enable\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00393}00393\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_a5e08fb0736743b6137863d98fcf23e80}{PIO\_OWDR}};\ \ \ \ \ \ \ \textcolor{comment}{/*\ Output\ Write\ Disable\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00394}00394\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_a08b4ec1d1eb01b2118748bb85c1d377e}{PIO\_OWSR}};\ \ \ \ \ \ \ \textcolor{comment}{/*\ Output\ Write\ Status\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00395}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a75672780f3968be11be5e56b65cb504a}{00395}}\ \}\ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_affc88026ec868e47c449ba14098134ab}{AT91S\_PIO}},\ *\ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a75672780f3968be11be5e56b65cb504a}{AT91PS\_PIO}};}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00396}00396\ }
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00397}00397\ }
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00398}00398\ \textcolor{comment}{/*\ *****************************************************************************\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00399}00399\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ SOFTWARE\ API\ DEFINITION\ \ FOR\ Clock\ Generator\ Controller\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00400}00400\ \textcolor{comment}{/*\ *****************************************************************************\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00401}00401\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct\ }\mbox{\hyperlink{struct___a_t91_s___c_k_g_r}{\_AT91S\_CKGR}}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00402}00402\ \{}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00403}00403\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___c_k_g_r_ab4c63bf05ff53bad7f78ed2ffee2c7c4}{CKGR\_MOR}};\ \ \ \ \ \ \ \textcolor{comment}{/*\ Main\ Oscillator\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00404}00404\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___c_k_g_r_abba73a5875971576af24c443dca3703c}{CKGR\_MCFR}};\ \ \ \ \ \ \textcolor{comment}{/*\ Main\ Clock\ \ Frequency\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00405}00405\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___c_k_g_r_a3c4048178d861a2361da69de58886823}{Reserved0}}[\ 1\ ];\ \textcolor{comment}{/*\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00406}00406\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___c_k_g_r_a8ab395fa84b6a94bd6df0ab1aafc42ab}{CKGR\_PLLR}};\ \ \ \ \ \ \textcolor{comment}{/*\ PLL\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00407}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a843cb895a3b4958db24eb69d3010a2bf}{00407}}\ \}\ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a6e42929dbee8f87d50e9c9b85cb02608}{AT91S\_CKGR}},\ *\ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a843cb895a3b4958db24eb69d3010a2bf}{AT91PS\_CKGR}};}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00408}00408\ }
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00409}00409\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ CKGR\_MOR\ :\ (CKGR\ Offset:\ 0x0)\ Main\ Oscillator\ Register\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00410}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_abc58240679a941a11db833389e9cdb5f}{00410}}\ \textcolor{preprocessor}{\#define\ AT91C\_CKGR\_MOSCEN\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 0\ )\ \ \ \ }\textcolor{comment}{/*\ (CKGR)\ Main\ Oscillator\ Enable\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00411}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_af521ca4b677587a598023e5dc56719a1}{00411}}\ \textcolor{preprocessor}{\#define\ AT91C\_CKGR\_OSCBYPASS\ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 1\ )\ \ \ \ }\textcolor{comment}{/*\ (CKGR)\ Main\ Oscillator\ Bypass\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00412}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_abf711498b5e24df6624a87d941bff78c}{00412}}\ \textcolor{preprocessor}{\#define\ AT91C\_CKGR\_OSCOUNT\ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0xFF\ <<\ 8\ )\ \ \ }\textcolor{comment}{/*\ (CKGR)\ Main\ Oscillator\ Start-\/up\ Time\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00413}00413\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ CKGR\_MCFR\ :\ (CKGR\ Offset:\ 0x4)\ Main\ Clock\ Frequency\ Register\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00414}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a0a4edafd10ec19ac8012b0a7816a16af}{00414}}\ \textcolor{preprocessor}{\#define\ AT91C\_CKGR\_MAINF\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0xFFFF\ <<\ 0\ )\ }\textcolor{comment}{/*\ (CKGR)\ Main\ Clock\ Frequency\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00415}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a73b42bd9104e5db128eeeaa9e2aacce7}{00415}}\ \textcolor{preprocessor}{\#define\ AT91C\_CKGR\_MAINRDY\ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 16\ )\ \ \ }\textcolor{comment}{/*\ (CKGR)\ Main\ Clock\ Ready\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00416}00416\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ CKGR\_PLLR\ :\ (CKGR\ Offset:\ 0xc)\ PLL\ B\ Register\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00417}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_afd3b2c5b0412f935aeb39c0f78d8f91c}{00417}}\ \textcolor{preprocessor}{\#define\ AT91C\_CKGR\_DIV\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0xFF\ <<\ 0\ )\ \ \ }\textcolor{comment}{/*\ (CKGR)\ Divider\ Selected\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00418}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ac0ae713cfb4ad96b47cef49e71c5ff05}{00418}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_CKGR\_DIV\_0\ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x0\ )\ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ (CKGR)\ Divider\ output\ is\ 0\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00419}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a8ba9b034b178a5883462c0b68560a88c}{00419}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_CKGR\_DIV\_BYPASS\ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ )\ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ (CKGR)\ Divider\ is\ bypassed\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00420}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a68d6a08acab31c911b17fed60dc292dd}{00420}}\ \textcolor{preprocessor}{\#define\ AT91C\_CKGR\_PLLCOUNT\ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x3F\ <<\ 8\ )\ \ \ }\textcolor{comment}{/*\ (CKGR)\ PLL\ Counter\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00421}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a8bc5e7864ae6d6caef840eabb5c52e78}{00421}}\ \textcolor{preprocessor}{\#define\ AT91C\_CKGR\_OUT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x3\ <<\ 14\ )\ \ \ }\textcolor{comment}{/*\ (CKGR)\ PLL\ Output\ Frequency\ Range\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00422}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ab50e86021e3b3e0aa815f578311f2c06}{00422}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_CKGR\_OUT\_0\ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x0\ <<\ 14\ )\ \ \ }\textcolor{comment}{/*\ (CKGR)\ Please\ refer\ to\ the\ PLL\ datasheet\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00423}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_af3a0dfa809b22314f0fb54c16713e863}{00423}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_CKGR\_OUT\_1\ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 14\ )\ \ \ }\textcolor{comment}{/*\ (CKGR)\ Please\ refer\ to\ the\ PLL\ datasheet\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00424}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a410e38db81ba806bf2ff5e3de5f0d5d2}{00424}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_CKGR\_OUT\_2\ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x2\ <<\ 14\ )\ \ \ }\textcolor{comment}{/*\ (CKGR)\ Please\ refer\ to\ the\ PLL\ datasheet\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00425}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ae3e674d92ca57aa4825df959b3ce8163}{00425}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_CKGR\_OUT\_3\ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x3\ <<\ 14\ )\ \ \ }\textcolor{comment}{/*\ (CKGR)\ Please\ refer\ to\ the\ PLL\ datasheet\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00426}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a44b46e50ecc26bbccde8938378a86a9f}{00426}}\ \textcolor{preprocessor}{\#define\ AT91C\_CKGR\_MUL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x7FF\ <<\ 16\ )\ }\textcolor{comment}{/*\ (CKGR)\ PLL\ Multiplier\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00427}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ae3b998ed6bb1e0da958109b31389aed0}{00427}}\ \textcolor{preprocessor}{\#define\ AT91C\_CKGR\_USBDIV\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x3\ <<\ 28\ )\ \ \ }\textcolor{comment}{/*\ (CKGR)\ Divider\ for\ USB\ Clocks\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00428}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a9ce88e4a133a495c8ac8c6c8083ac582}{00428}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_CKGR\_USBDIV\_0\ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x0\ <<\ 28\ )\ \ \ }\textcolor{comment}{/*\ (CKGR)\ Divider\ output\ is\ PLL\ clock\ output\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00429}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a46951fbe3aba6bb30149956400061658}{00429}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_CKGR\_USBDIV\_1\ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 28\ )\ \ \ }\textcolor{comment}{/*\ (CKGR)\ Divider\ output\ is\ PLL\ clock\ output\ divided\ by\ 2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00430}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aeee2e43a6c21910e5460bacacff9fc08}{00430}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_CKGR\_USBDIV\_2\ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x2\ <<\ 28\ )\ \ \ }\textcolor{comment}{/*\ (CKGR)\ Divider\ output\ is\ PLL\ clock\ output\ divided\ by\ 4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00431}00431\ }
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00432}00432\ \textcolor{comment}{/*\ *****************************************************************************\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00433}00433\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ SOFTWARE\ API\ DEFINITION\ \ FOR\ Power\ Management\ Controller\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00434}00434\ \textcolor{comment}{/*\ *****************************************************************************\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00435}00435\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct\ }\mbox{\hyperlink{struct___a_t91_s___p_m_c}{\_AT91S\_PMC}}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00436}00436\ \{}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00437}00437\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_aacd36b77ddfa06bec89a6cd95c831e92}{PMC\_SCER}};\ \ \ \ \ \ \ \textcolor{comment}{/*\ System\ Clock\ Enable\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00438}00438\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_aa4807f134f3d0d90daa37f59220f6a83}{PMC\_SCDR}};\ \ \ \ \ \ \ \textcolor{comment}{/*\ System\ Clock\ Disable\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00439}00439\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_a72b837f4a2dfe540e16e049c3a20155f}{PMC\_SCSR}};\ \ \ \ \ \ \ \textcolor{comment}{/*\ System\ Clock\ Status\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00440}00440\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___p_m_c_aae3bfa4a88c29f53b43ad4d6fde4b6ee}{Reserved0}}[\ 1\ ];\ \textcolor{comment}{/*\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00441}00441\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_a17654b41c5f9f88c153bad07eaaf9afc}{PMC\_PCER}};\ \ \ \ \ \ \ \textcolor{comment}{/*\ Peripheral\ Clock\ Enable\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00442}00442\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_a68bfc3402ba2db05d42f9daceeb6c1c1}{PMC\_PCDR}};\ \ \ \ \ \ \ \textcolor{comment}{/*\ Peripheral\ Clock\ Disable\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00443}00443\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_ae9434030020f0c439e6e27c3e1295fb2}{PMC\_PCSR}};\ \ \ \ \ \ \ \textcolor{comment}{/*\ Peripheral\ Clock\ Status\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00444}00444\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___p_m_c_ac82dc0a86cbd07091bbd7a385dde5c16}{Reserved1}}[\ 1\ ];\ \textcolor{comment}{/*\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00445}00445\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_a33b63e57e286641dc963e5c6e267f52e}{PMC\_MOR}};\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Main\ Oscillator\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00446}00446\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_a30348d55427a5811fe1b61ea4d5f142c}{PMC\_MCFR}};\ \ \ \ \ \ \ \textcolor{comment}{/*\ Main\ Clock\ \ Frequency\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00447}00447\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___p_m_c_a41029227f612f1bf9f802d606fee55af}{Reserved2}}[\ 1\ ];\ \textcolor{comment}{/*\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00448}00448\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_a45d6947370fcecf22eebd9a8995d3ae2}{PMC\_PLLR}};\ \ \ \ \ \ \ \textcolor{comment}{/*\ PLL\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00449}00449\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_a314a6e99b335233bb6335868cf5ea446}{PMC\_MCKR}};\ \ \ \ \ \ \ \textcolor{comment}{/*\ Master\ Clock\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00450}00450\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___p_m_c_a02606d2b8a0950a0c616d5572d2e5a18}{Reserved3}}[\ 3\ ];\ \textcolor{comment}{/*\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00451}00451\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_adcbdb2898bcbc022d647f11e89fc8077}{PMC\_PCKR}}[\ 4\ ];\ \ \textcolor{comment}{/*\ Programmable\ Clock\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00452}00452\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___p_m_c_a6dbc41bb71cb9ab7d7ed78443ca80238}{Reserved4}}[\ 4\ ];\ \textcolor{comment}{/*\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00453}00453\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_a4c2d24c6c42778ac54cffb0b264c641f}{PMC\_IER}};\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Interrupt\ Enable\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00454}00454\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_ae23a907cb7ef6560bf055246a7465722}{PMC\_IDR}};\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Interrupt\ Disable\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00455}00455\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_aa809adcd1690770e60a2395914c18887}{PMC\_SR}};\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Status\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00456}00456\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_a59741d665166a51370dad4f6bc48431c}{PMC\_IMR}};\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Interrupt\ Mask\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00457}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a6c09eaec962659b84f2ae6b92883899b}{00457}}\ \}\ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_ac9133138ddc063f59485f1457f716584}{AT91S\_PMC}},\ *\ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a6c09eaec962659b84f2ae6b92883899b}{AT91PS\_PMC}};}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00458}00458\ }
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00459}00459\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ PMC\_SCER\ :\ (PMC\ Offset:\ 0x0)\ System\ Clock\ Enable\ Register\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00460}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ac0b54b8eec4f185d31b506fa4ebb4659}{00460}}\ \textcolor{preprocessor}{\#define\ AT91C\_PMC\_PCK\ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 0\ )\ \ }\textcolor{comment}{/*\ (PMC)\ Processor\ Clock\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00461}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a1503d9b3a20ac41fcd02106c6a05812e}{00461}}\ \textcolor{preprocessor}{\#define\ AT91C\_PMC\_UDP\ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 7\ )\ \ }\textcolor{comment}{/*\ (PMC)\ USB\ Device\ Port\ Clock\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00462}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a4134e46a5c50b17e112c5641d0d46dff}{00462}}\ \textcolor{preprocessor}{\#define\ AT91C\_PMC\_PCK0\ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 8\ )\ \ }\textcolor{comment}{/*\ (PMC)\ Programmable\ Clock\ Output\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00463}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aa4e39ed61c203c605be7ed47c73213fe}{00463}}\ \textcolor{preprocessor}{\#define\ AT91C\_PMC\_PCK1\ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 9\ )\ \ }\textcolor{comment}{/*\ (PMC)\ Programmable\ Clock\ Output\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00464}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a95ea2ca477d7add1e5e4d9ee9821dc45}{00464}}\ \textcolor{preprocessor}{\#define\ AT91C\_PMC\_PCK2\ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 10\ )\ }\textcolor{comment}{/*\ (PMC)\ Programmable\ Clock\ Output\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00465}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a82d9fe431c9b62e9a5f83c2dfa65c83a}{00465}}\ \textcolor{preprocessor}{\#define\ AT91C\_PMC\_PCK3\ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 11\ )\ }\textcolor{comment}{/*\ (PMC)\ Programmable\ Clock\ Output\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00466}00466\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ PMC\_SCDR\ :\ (PMC\ Offset:\ 0x4)\ System\ Clock\ Disable\ Register\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00467}00467\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ PMC\_SCSR\ :\ (PMC\ Offset:\ 0x8)\ System\ Clock\ Status\ Register\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00468}00468\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ CKGR\_MOR\ :\ (PMC\ Offset:\ 0x20)\ Main\ Oscillator\ Register\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00469}00469\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ CKGR\_MCFR\ :\ (PMC\ Offset:\ 0x24)\ Main\ Clock\ Frequency\ Register\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00470}00470\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ CKGR\_PLLR\ :\ (PMC\ Offset:\ 0x2c)\ PLL\ B\ Register\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00471}00471\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ PMC\_MCKR\ :\ (PMC\ Offset:\ 0x30)\ Master\ Clock\ Register\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00472}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aaa04778b864187f4ef69c232d5624c08}{00472}}\ \textcolor{preprocessor}{\#define\ AT91C\_PMC\_CSS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x3\ <<\ 0\ )\ }\textcolor{comment}{/*\ (PMC)\ Programmable\ Clock\ Selection\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00473}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ab296199ccb1353e23d03f34b8278e2e0}{00473}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_PMC\_CSS\_SLOW\_CLK\ \ \ \ (\ (\ unsigned\ int\ )\ 0x0\ )\ \ \ \ \ \ }\textcolor{comment}{/*\ (PMC)\ Slow\ Clock\ is\ selected\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00474}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a813d97b4a832b927fb1c9ea734e0c49d}{00474}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_PMC\_CSS\_MAIN\_CLK\ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ )\ \ \ \ \ \ }\textcolor{comment}{/*\ (PMC)\ Main\ Clock\ is\ selected\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00475}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a240341dbb684bff674083a308408fb96}{00475}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_PMC\_CSS\_PLL\_CLK\ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x3\ )\ \ \ \ \ \ }\textcolor{comment}{/*\ (PMC)\ Clock\ from\ PLL\ is\ selected\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00476}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a5008f2f510effd06886208cf385e03d5}{00476}}\ \textcolor{preprocessor}{\#define\ AT91C\_PMC\_PRES\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x7\ <<\ 2\ )\ }\textcolor{comment}{/*\ (PMC)\ Programmable\ Clock\ Prescaler\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00477}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_af93c30b1c33911e107f7d80ec3bd447b}{00477}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_PMC\_PRES\_CLK\ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x0\ <<\ 2\ )\ }\textcolor{comment}{/*\ (PMC)\ Selected\ clock\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00478}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a771237f361ba9230f118bbf90f008a5a}{00478}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_PMC\_PRES\_CLK\_2\ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 2\ )\ }\textcolor{comment}{/*\ (PMC)\ Selected\ clock\ divided\ by\ 2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00479}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a6e6a4ecd6663b6c0ee70c090d7e98894}{00479}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_PMC\_PRES\_CLK\_4\ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x2\ <<\ 2\ )\ }\textcolor{comment}{/*\ (PMC)\ Selected\ clock\ divided\ by\ 4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00480}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ac18fc13dafdb8d4594dbba875bed09a6}{00480}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_PMC\_PRES\_CLK\_8\ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x3\ <<\ 2\ )\ }\textcolor{comment}{/*\ (PMC)\ Selected\ clock\ divided\ by\ 8\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00481}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a600afc9944b0a01f4a750da8962c5316}{00481}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_PMC\_PRES\_CLK\_16\ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x4\ <<\ 2\ )\ }\textcolor{comment}{/*\ (PMC)\ Selected\ clock\ divided\ by\ 16\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00482}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a3c6b34ef4131c2d5b242e3356a4fb4ee}{00482}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_PMC\_PRES\_CLK\_32\ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x5\ <<\ 2\ )\ }\textcolor{comment}{/*\ (PMC)\ Selected\ clock\ divided\ by\ 32\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00483}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a16055efe37c00e395bf9b8e9d6d4c827}{00483}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_PMC\_PRES\_CLK\_64\ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x6\ <<\ 2\ )\ }\textcolor{comment}{/*\ (PMC)\ Selected\ clock\ divided\ by\ 64\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00484}00484\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ PMC\_PCKR\ :\ (PMC\ Offset:\ 0x40)\ Programmable\ Clock\ Register\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00485}00485\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ PMC\_IER\ :\ (PMC\ Offset:\ 0x60)\ PMC\ Interrupt\ Enable\ Register\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00486}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ab701153e8fa354983de157cfadedd7a2}{00486}}\ \textcolor{preprocessor}{\#define\ AT91C\_PMC\_MOSCS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 0\ )\ \ }\textcolor{comment}{/*\ (PMC)\ MOSC\ Status/Enable/Disable/Mask\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00487}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a794cb8ea85aa95014e6b4a6a527b1988}{00487}}\ \textcolor{preprocessor}{\#define\ AT91C\_PMC\_LOCK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 2\ )\ \ }\textcolor{comment}{/*\ (PMC)\ PLL\ Status/Enable/Disable/Mask\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00488}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a0a5bcb27abbe8c2fc3c2b9a4bad3bf69}{00488}}\ \textcolor{preprocessor}{\#define\ AT91C\_PMC\_MCKRDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 3\ )\ \ }\textcolor{comment}{/*\ (PMC)\ MCK\_RDY\ Status/Enable/Disable/Mask\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00489}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a0dfbbfdfce6a84247e6c785f2d76c8a8}{00489}}\ \textcolor{preprocessor}{\#define\ AT91C\_PMC\_PCK0RDY\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 8\ )\ \ }\textcolor{comment}{/*\ (PMC)\ PCK0\_RDY\ Status/Enable/Disable/Mask\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00490}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a9eaab47529d85c7eea6e644e216ea944}{00490}}\ \textcolor{preprocessor}{\#define\ AT91C\_PMC\_PCK1RDY\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 9\ )\ \ }\textcolor{comment}{/*\ (PMC)\ PCK1\_RDY\ Status/Enable/Disable/Mask\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00491}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aa57ac639cfd8784dfbdd7e6bf446f60f}{00491}}\ \textcolor{preprocessor}{\#define\ AT91C\_PMC\_PCK2RDY\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 10\ )\ }\textcolor{comment}{/*\ (PMC)\ PCK2\_RDY\ Status/Enable/Disable/Mask\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00492}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a988a2dbbf4e21bf734c68a82396ec9b4}{00492}}\ \textcolor{preprocessor}{\#define\ AT91C\_PMC\_PCK3RDY\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 11\ )\ }\textcolor{comment}{/*\ (PMC)\ PCK3\_RDY\ Status/Enable/Disable/Mask\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00493}00493\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ PMC\_IDR\ :\ (PMC\ Offset:\ 0x64)\ PMC\ Interrupt\ Disable\ Register\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00494}00494\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ PMC\_SR\ :\ (PMC\ Offset:\ 0x68)\ PMC\ Status\ Register\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00495}00495\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ PMC\_IMR\ :\ (PMC\ Offset:\ 0x6c)\ PMC\ Interrupt\ Mask\ Register\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00496}00496\ }
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00497}00497\ \textcolor{comment}{/*\ *****************************************************************************\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00498}00498\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ SOFTWARE\ API\ DEFINITION\ \ FOR\ Reset\ Controller\ Interface\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00499}00499\ \textcolor{comment}{/*\ *****************************************************************************\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00500}00500\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct\ }\mbox{\hyperlink{struct___a_t91_s___r_s_t_c}{\_AT91S\_RSTC}}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00501}00501\ \{}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00502}00502\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_a65eef9c52ae8e17ad24d08d201fc23b9}{RSTC\_RCR}};\ \textcolor{comment}{/*\ Reset\ Control\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00503}00503\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_a65c5b32727f286fc04eff758d2d0a08b}{RSTC\_RSR}};\ \textcolor{comment}{/*\ Reset\ Status\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00504}00504\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_a713bcfabe6192dee6831a01fe985ac1e}{RSTC\_RMR}};\ \textcolor{comment}{/*\ Reset\ Mode\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00505}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a7983decfa411ac2dbfe8e4d5cf06ebd2}{00505}}\ \}\ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_abc9a97dafa68890ca94a12c68b08b2bc}{AT91S\_RSTC}},\ *\ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a7983decfa411ac2dbfe8e4d5cf06ebd2}{AT91PS\_RSTC}};}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00506}00506\ }
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00507}00507\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ RSTC\_RCR\ :\ (RSTC\ Offset:\ 0x0)\ Reset\ Control\ Register\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00508}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ac6f23b32adaeb850f3db01283604d905}{00508}}\ \textcolor{preprocessor}{\#define\ AT91C\_RSTC\_PROCRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 0\ )\ \ \ }\textcolor{comment}{/*\ (RSTC)\ Processor\ Reset\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00509}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a955d030f26231412c120bb3132ce56e2}{00509}}\ \textcolor{preprocessor}{\#define\ AT91C\_RSTC\_PERRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 2\ )\ \ \ }\textcolor{comment}{/*\ (RSTC)\ Peripheral\ Reset\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00510}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a57e2c621b94abfd7ad35c31c33dcac6d}{00510}}\ \textcolor{preprocessor}{\#define\ AT91C\_RSTC\_EXTRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 3\ )\ \ \ }\textcolor{comment}{/*\ (RSTC)\ External\ Reset\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00511}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aa18a97761386e5a18f74400eeda6f113}{00511}}\ \textcolor{preprocessor}{\#define\ AT91C\_RSTC\_KEY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0xFF\ <<\ 24\ )\ }\textcolor{comment}{/*\ (RSTC)\ Password\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00512}00512\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ RSTC\_RSR\ :\ (RSTC\ Offset:\ 0x4)\ Reset\ Status\ Register\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00513}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a8647938ff8ece9ed87e31620c83f0301}{00513}}\ \textcolor{preprocessor}{\#define\ AT91C\_RSTC\_URSTS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 0\ )\ \ \ }\textcolor{comment}{/*\ (RSTC)\ User\ Reset\ Status\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00514}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ad836bd7b8548dfc47593ebd8a3ff4011}{00514}}\ \textcolor{preprocessor}{\#define\ AT91C\_RSTC\_BODSTS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 1\ )\ \ \ }\textcolor{comment}{/*\ (RSTC)\ Brownout\ Detection\ Status\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00515}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_acf50947499d8142fca62ea626b77fce0}{00515}}\ \textcolor{preprocessor}{\#define\ AT91C\_RSTC\_RSTTYP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x7\ <<\ 8\ )\ \ \ }\textcolor{comment}{/*\ (RSTC)\ Reset\ Type\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00516}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ac8c4290ddd698e23911614b353f97ec2}{00516}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_RSTC\_RSTTYP\_POWERUP\ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x0\ <<\ 8\ )\ \ \ }\textcolor{comment}{/*\ (RSTC)\ Power-\/up\ Reset.\ VDDCORE\ rising.\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00517}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aee9aa42b293f2cfdd33534e5450a391b}{00517}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_RSTC\_RSTTYP\_WAKEUP\ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 8\ )\ \ \ }\textcolor{comment}{/*\ (RSTC)\ WakeUp\ Reset.\ VDDCORE\ rising.\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00518}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a61b7102af0f1a772a46654cb83eabbd3}{00518}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_RSTC\_RSTTYP\_WATCHDOG\ \ \ \ (\ (\ unsigned\ int\ )\ 0x2\ <<\ 8\ )\ \ \ }\textcolor{comment}{/*\ (RSTC)\ Watchdog\ Reset.\ Watchdog\ overflow\ occurred.\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00519}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a34c1d1d25e07ff7a86ad2e0f3d4d1538}{00519}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_RSTC\_RSTTYP\_SOFTWARE\ \ \ \ (\ (\ unsigned\ int\ )\ 0x3\ <<\ 8\ )\ \ \ }\textcolor{comment}{/*\ (RSTC)\ Software\ Reset.\ Processor\ reset\ required\ by\ the\ software.\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00520}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ad12ffeb4a28ade956274fec7cdab34f7}{00520}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_RSTC\_RSTTYP\_USER\ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x4\ <<\ 8\ )\ \ \ }\textcolor{comment}{/*\ (RSTC)\ User\ Reset.\ NRST\ pin\ detected\ low.\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00521}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a656db27a982840c08cafa4df24849ef0}{00521}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_RSTC\_RSTTYP\_BROWNOUT\ \ \ \ (\ (\ unsigned\ int\ )\ 0x5\ <<\ 8\ )\ \ \ }\textcolor{comment}{/*\ (RSTC)\ Brownout\ Reset\ occurred.\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00522}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ad59ae3b16ce8892f89f0a445c15b74b6}{00522}}\ \textcolor{preprocessor}{\#define\ AT91C\_RSTC\_NRSTL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 16\ )\ \ }\textcolor{comment}{/*\ (RSTC)\ NRST\ pin\ level\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00523}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ab8aec8f15a7c4fd75723da11513a9119}{00523}}\ \textcolor{preprocessor}{\#define\ AT91C\_RSTC\_SRCMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 17\ )\ \ }\textcolor{comment}{/*\ (RSTC)\ Software\ Reset\ Command\ in\ Progress.\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00524}00524\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ RSTC\_RMR\ :\ (RSTC\ Offset:\ 0x8)\ Reset\ Mode\ Register\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00525}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aa267aca405f117ff10304d5900292aaa}{00525}}\ \textcolor{preprocessor}{\#define\ AT91C\_RSTC\_URSTEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 0\ )\ \ \ }\textcolor{comment}{/*\ (RSTC)\ User\ Reset\ Enable\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00526}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ac4c3efb23695a0ecc4ec7cd7bd36950b}{00526}}\ \textcolor{preprocessor}{\#define\ AT91C\_RSTC\_URSTIEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 4\ )\ \ \ }\textcolor{comment}{/*\ (RSTC)\ User\ Reset\ Interrupt\ Enable\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00527}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a88087fec0c0bd6fb62dc4ca27005648a}{00527}}\ \textcolor{preprocessor}{\#define\ AT91C\_RSTC\_ERSTL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0xF\ <<\ 8\ )\ \ \ }\textcolor{comment}{/*\ (RSTC)\ User\ Reset\ Enable\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00528}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a05c7925d4222e93229ff3cb2633aa20d}{00528}}\ \textcolor{preprocessor}{\#define\ AT91C\_RSTC\_BODIEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 16\ )\ \ }\textcolor{comment}{/*\ (RSTC)\ Brownout\ Detection\ Interrupt\ Enable\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00529}00529\ }
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00530}00530\ \textcolor{comment}{/*\ *****************************************************************************\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00531}00531\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ SOFTWARE\ API\ DEFINITION\ \ FOR\ Real\ Time\ Timer\ Controller\ Interface\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00532}00532\ \textcolor{comment}{/*\ *****************************************************************************\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00533}00533\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct\ }\mbox{\hyperlink{struct___a_t91_s___r_t_t_c}{\_AT91S\_RTTC}}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00534}00534\ \{}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00535}00535\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_af77546b861a679c9b0d8fc3daf11aaf1}{RTTC\_RTMR}};\ \textcolor{comment}{/*\ Real-\/time\ Mode\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00536}00536\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_ace1e332520140ed8c5074b316751663d}{RTTC\_RTAR}};\ \textcolor{comment}{/*\ Real-\/time\ Alarm\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00537}00537\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_a87bf08880c99cb1e0f829b880601c7f2}{RTTC\_RTVR}};\ \textcolor{comment}{/*\ Real-\/time\ Value\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00538}00538\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_a9bcfeccf1ff30f0ef923de0ab78aa702}{RTTC\_RTSR}};\ \textcolor{comment}{/*\ Real-\/time\ Status\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00539}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ae2027ea530f1a7f50f110a6f75698863}{00539}}\ \}\ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_ab80b45f1b9fd701d23c06a9e0b736c44}{AT91S\_RTTC}},\ *\ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_ae2027ea530f1a7f50f110a6f75698863}{AT91PS\_RTTC}};}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00540}00540\ }
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00541}00541\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ RTTC\_RTMR\ :\ (RTTC\ Offset:\ 0x0)\ Real-\/time\ Mode\ Register\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00542}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_adffc1c654af2fc3ab5ffc0521787f216}{00542}}\ \textcolor{preprocessor}{\#define\ AT91C\_RTTC\_RTPRES\ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0xFFFF\ <<\ 0\ )\ }\textcolor{comment}{/*\ (RTTC)\ Real-\/time\ Timer\ Prescaler\ Value\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00543}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a3a25ccc49d33d296f1369fbe0de131ab}{00543}}\ \textcolor{preprocessor}{\#define\ AT91C\_RTTC\_ALMIEN\ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 16\ )\ \ \ }\textcolor{comment}{/*\ (RTTC)\ Alarm\ Interrupt\ Enable\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00544}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a8b1fa743c6388662c279b13e931fbf1b}{00544}}\ \textcolor{preprocessor}{\#define\ AT91C\_RTTC\_RTTINCIEN\ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 17\ )\ \ \ }\textcolor{comment}{/*\ (RTTC)\ Real\ Time\ Timer\ Increment\ Interrupt\ Enable\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00545}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ab2a693e4069960bc7a8bef5e76040002}{00545}}\ \textcolor{preprocessor}{\#define\ AT91C\_RTTC\_RTTRST\ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 18\ )\ \ \ }\textcolor{comment}{/*\ (RTTC)\ Real\ Time\ Timer\ Restart\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00546}00546\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ RTTC\_RTAR\ :\ (RTTC\ Offset:\ 0x4)\ Real-\/time\ Alarm\ Register\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00547}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_acebecb0a20c4f0b4ae212213cad51fc4}{00547}}\ \textcolor{preprocessor}{\#define\ AT91C\_RTTC\_ALMV\ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x0\ <<\ 0\ )\ \ \ \ }\textcolor{comment}{/*\ (RTTC)\ Alarm\ Value\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00548}00548\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ RTTC\_RTVR\ :\ (RTTC\ Offset:\ 0x8)\ Current\ Real-\/time\ Value\ Register\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00549}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a9d31b14a0e5428ef9db156cefed59d7a}{00549}}\ \textcolor{preprocessor}{\#define\ AT91C\_RTTC\_CRTV\ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x0\ <<\ 0\ )\ \ \ \ }\textcolor{comment}{/*\ (RTTC)\ Current\ Real-\/time\ Value\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00550}00550\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ RTTC\_RTSR\ :\ (RTTC\ Offset:\ 0xc)\ Real-\/time\ Status\ Register\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00551}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a22bf9ab29ce142fff96b15fc77d2091e}{00551}}\ \textcolor{preprocessor}{\#define\ AT91C\_RTTC\_ALMS\ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 0\ )\ \ \ \ }\textcolor{comment}{/*\ (RTTC)\ Real-\/time\ Alarm\ Status\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00552}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a0cae5928afb38404973b0489ed5d0b51}{00552}}\ \textcolor{preprocessor}{\#define\ AT91C\_RTTC\_RTTINC\ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 1\ )\ \ \ \ }\textcolor{comment}{/*\ (RTTC)\ Real-\/time\ Timer\ Increment\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00553}00553\ }
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00554}00554\ \textcolor{comment}{/*\ *****************************************************************************\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00555}00555\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ SOFTWARE\ API\ DEFINITION\ \ FOR\ Periodic\ Interval\ Timer\ Controller\ Interface\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00556}00556\ \textcolor{comment}{/*\ *****************************************************************************\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00557}00557\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct\ }\mbox{\hyperlink{struct___a_t91_s___p_i_t_c}{\_AT91S\_PITC}}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00558}00558\ \{}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00559}00559\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_abb6a1f94faa15313ede77ffde49eff5b}{PITC\_PIMR}};\ \textcolor{comment}{/*\ Period\ Interval\ Mode\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00560}00560\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_a24f4a83eefa176061d5d110181ce30d4}{PITC\_PISR}};\ \textcolor{comment}{/*\ Period\ Interval\ Status\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00561}00561\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_a8c8fd80acd190953633dcbbae6e55ed0}{PITC\_PIVR}};\ \textcolor{comment}{/*\ Period\ Interval\ Value\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00562}00562\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_ae36e200dd4bdff4e73139eba50b040ff}{PITC\_PIIR}};\ \textcolor{comment}{/*\ Period\ Interval\ Image\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00563}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a76455c894d6e7899035d2084328639f7}{00563}}\ \}\ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_ab8cace34088e2905139594bedb566d14}{AT91S\_PITC}},\ *\ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a76455c894d6e7899035d2084328639f7}{AT91PS\_PITC}};}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00564}00564\ }
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00565}00565\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ PITC\_PIMR\ :\ (PITC\ Offset:\ 0x0)\ Periodic\ Interval\ Mode\ Register\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00566}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a530cdd281b4fb0828fa30fa8bc6d9502}{00566}}\ \textcolor{preprocessor}{\#define\ AT91C\_PITC\_PIV\ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0xFFFFF\ <<\ 0\ )\ }\textcolor{comment}{/*\ (PITC)\ Periodic\ Interval\ Value\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00567}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a74f259e80bef7866567e4118c992146a}{00567}}\ \textcolor{preprocessor}{\#define\ AT91C\_PITC\_PITEN\ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 24\ )\ \ \ \ }\textcolor{comment}{/*\ (PITC)\ Periodic\ Interval\ Timer\ Enabled\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00568}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ac2d23cd44f3075eeaf71d4b80de494f8}{00568}}\ \textcolor{preprocessor}{\#define\ AT91C\_PITC\_PITIEN\ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 25\ )\ \ \ \ }\textcolor{comment}{/*\ (PITC)\ Periodic\ Interval\ Timer\ Interrupt\ Enable\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00569}00569\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ PITC\_PISR\ :\ (PITC\ Offset:\ 0x4)\ Periodic\ Interval\ Status\ Register\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00570}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ad9aa2174cedda4fea90f814f346caeb5}{00570}}\ \textcolor{preprocessor}{\#define\ AT91C\_PITC\_PITS\ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 0\ )\ \ \ \ \ }\textcolor{comment}{/*\ (PITC)\ Periodic\ Interval\ Timer\ Status\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00571}00571\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ PITC\_PIVR\ :\ (PITC\ Offset:\ 0x8)\ Periodic\ Interval\ Value\ Register\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00572}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_abe19805a51d45572affc66cfde229eea}{00572}}\ \textcolor{preprocessor}{\#define\ AT91C\_PITC\_CPIV\ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0xFFFFF\ <<\ 0\ )\ }\textcolor{comment}{/*\ (PITC)\ Current\ Periodic\ Interval\ Value\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00573}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aae5dbbf1a38069fd56dc429ea51ee675}{00573}}\ \textcolor{preprocessor}{\#define\ AT91C\_PITC\_PICNT\ \ \ \ \ (\ (\ unsigned\ int\ )\ 0xFFF\ <<\ 20\ )\ \ }\textcolor{comment}{/*\ (PITC)\ Periodic\ Interval\ Counter\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00574}00574\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ PITC\_PIIR\ :\ (PITC\ Offset:\ 0xc)\ Periodic\ Interval\ Image\ Register\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00575}00575\ }
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00576}00576\ \textcolor{comment}{/*\ *****************************************************************************\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00577}00577\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ SOFTWARE\ API\ DEFINITION\ \ FOR\ Watchdog\ Timer\ Controller\ Interface\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00578}00578\ \textcolor{comment}{/*\ *****************************************************************************\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00579}00579\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct\ }\mbox{\hyperlink{struct___a_t91_s___w_d_t_c}{\_AT91S\_WDTC}}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00580}00580\ \{}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00581}00581\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_a33bc6fc719a983f3cda4a15533225650}{WDTC\_WDCR}};\ \textcolor{comment}{/*\ Watchdog\ Control\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00582}00582\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_a362479937f85f96a72d3bbbe9aab096c}{WDTC\_WDMR}};\ \textcolor{comment}{/*\ Watchdog\ Mode\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00583}00583\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_a847fb63add5080e605cedeb4c54f4e50}{WDTC\_WDSR}};\ \textcolor{comment}{/*\ Watchdog\ Status\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00584}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a228aba209f257d06c153fc497d1adac5}{00584}}\ \}\ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a94b81a35eaf1ac6e1f7956f949146f88}{AT91S\_WDTC}},\ *\ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a228aba209f257d06c153fc497d1adac5}{AT91PS\_WDTC}};}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00585}00585\ }
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00586}00586\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ WDTC\_WDCR\ :\ (WDTC\ Offset:\ 0x0)\ Periodic\ Interval\ Image\ Register\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00587}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ae2ad52fd4b99b30d372c5a23b209d144}{00587}}\ \textcolor{preprocessor}{\#define\ AT91C\_WDTC\_WDRSTT\ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 0\ )\ \ \ \ }\textcolor{comment}{/*\ (WDTC)\ Watchdog\ Restart\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00588}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a2f80286cf30378eb04e5a94832efd4fd}{00588}}\ \textcolor{preprocessor}{\#define\ AT91C\_WDTC\_KEY\ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0xFF\ <<\ 24\ )\ \ }\textcolor{comment}{/*\ (WDTC)\ Watchdog\ KEY\ Password\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00589}00589\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ WDTC\_WDMR\ :\ (WDTC\ Offset:\ 0x4)\ Watchdog\ Mode\ Register\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00590}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ad0a6fee5bfa9a6e6ff69675aa78aaa94}{00590}}\ \textcolor{preprocessor}{\#define\ AT91C\_WDTC\_WDV\ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0xFFF\ <<\ 0\ )\ \ }\textcolor{comment}{/*\ (WDTC)\ Watchdog\ Timer\ Restart\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00591}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a8bc0f0e0ba94fc295288ea67e033351d}{00591}}\ \textcolor{preprocessor}{\#define\ AT91C\_WDTC\_WDFIEN\ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 12\ )\ \ \ }\textcolor{comment}{/*\ (WDTC)\ Watchdog\ Fault\ Interrupt\ Enable\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00592}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aab69aebae30f8b00613ce38d21842af6}{00592}}\ \textcolor{preprocessor}{\#define\ AT91C\_WDTC\_WDRSTEN\ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 13\ )\ \ \ }\textcolor{comment}{/*\ (WDTC)\ Watchdog\ Reset\ Enable\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00593}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a01bd2716917bb781553cacc20dadd736}{00593}}\ \textcolor{preprocessor}{\#define\ AT91C\_WDTC\_WDRPROC\ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 14\ )\ \ \ }\textcolor{comment}{/*\ (WDTC)\ Watchdog\ Timer\ Restart\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00594}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a14f2f2814929d111a4e7e8e1225d8a68}{00594}}\ \textcolor{preprocessor}{\#define\ AT91C\_WDTC\_WDDIS\ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 15\ )\ \ \ }\textcolor{comment}{/*\ (WDTC)\ Watchdog\ Disable\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00595}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a90b3b54b990353f42ea64454eeadc565}{00595}}\ \textcolor{preprocessor}{\#define\ AT91C\_WDTC\_WDD\ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0xFFF\ <<\ 16\ )\ }\textcolor{comment}{/*\ (WDTC)\ Watchdog\ Delta\ Value\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00596}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a1a49ae25dd4fc009d4992c8b41f35d5a}{00596}}\ \textcolor{preprocessor}{\#define\ AT91C\_WDTC\_WDDBGHLT\ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 28\ )\ \ \ }\textcolor{comment}{/*\ (WDTC)\ Watchdog\ Debug\ Halt\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00597}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ab9740dbe480fa2c505dea37ee6ad2161}{00597}}\ \textcolor{preprocessor}{\#define\ AT91C\_WDTC\_WDIDLEHLT\ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 29\ )\ \ \ }\textcolor{comment}{/*\ (WDTC)\ Watchdog\ Idle\ Halt\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00598}00598\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ WDTC\_WDSR\ :\ (WDTC\ Offset:\ 0x8)\ Watchdog\ Status\ Register\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00599}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aa2d6bd01172c27288eb7d5dcdd18893c}{00599}}\ \textcolor{preprocessor}{\#define\ AT91C\_WDTC\_WDUNF\ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 0\ )\ \ \ \ }\textcolor{comment}{/*\ (WDTC)\ Watchdog\ Underflow\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00600}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a07900f53d22ce8dc1576708761ca2f3b}{00600}}\ \textcolor{preprocessor}{\#define\ AT91C\_WDTC\_WDERR\ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 1\ )\ \ \ \ }\textcolor{comment}{/*\ (WDTC)\ Watchdog\ Error\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00601}00601\ }
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00602}00602\ \textcolor{comment}{/*\ *****************************************************************************\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00603}00603\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ SOFTWARE\ API\ DEFINITION\ \ FOR\ Voltage\ Regulator\ Mode\ Controller\ Interface\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00604}00604\ \textcolor{comment}{/*\ *****************************************************************************\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00605}00605\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct\ }\mbox{\hyperlink{struct___a_t91_s___v_r_e_g}{\_AT91S\_VREG}}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00606}00606\ \{}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00607}00607\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_x128__inc_8h_a58ecb2b8aceae4d67b3dab97272ef8a1}{VREG\_MR}};\ \textcolor{comment}{/*\ Voltage\ Regulator\ Mode\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00608}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a928409d560bb9bbcf5f33a1c0ff11127}{00608}}\ \}\ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a276052d7bc712e5ae34d969c13ac7fc7}{AT91S\_VREG}},\ *\ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a928409d560bb9bbcf5f33a1c0ff11127}{AT91PS\_VREG}};}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00609}00609\ }
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00610}00610\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ VREG\_MR\ :\ (VREG\ Offset:\ 0x0)\ Voltage\ Regulator\ Mode\ Register\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00611}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_af7e17711279e7d6ba81e03b87b6dffce}{00611}}\ \textcolor{preprocessor}{\#define\ AT91C\_VREG\_PSTDBY\ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 0\ )\ }\textcolor{comment}{/*\ (VREG)\ Voltage\ Regulator\ Power\ Standby\ Mode\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00612}00612\ }
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00613}00613\ \textcolor{comment}{/*\ *****************************************************************************\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00614}00614\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ SOFTWARE\ API\ DEFINITION\ \ FOR\ Memory\ Controller\ Interface\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00615}00615\ \textcolor{comment}{/*\ *****************************************************************************\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00616}00616\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct\ }\mbox{\hyperlink{struct___a_t91_s___m_c}{\_AT91S\_MC}}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00617}00617\ \{}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00618}00618\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_a7e9f7a3dc2cf529348f2295ad21b3025}{MC\_RCR}};\ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ MC\ Remap\ Control\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00619}00619\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_ae1e9197a40479407c29f7efb1a8efd9a}{MC\_ASR}};\ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ MC\ Abort\ Status\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00620}00620\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_aa4c2626d6c2ac373cea862f15516a0b0}{MC\_AASR}};\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ MC\ Abort\ Address\ Status\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00621}00621\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___m_c_a582ab62c12a101ecabef840aea6af54b}{Reserved0}}[\ 21\ ];\ \textcolor{comment}{/*\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00622}00622\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_a56e71c1eef6133561636a2dad91b5121}{MC\_FMR}};\ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ MC\ Flash\ Mode\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00623}00623\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_ab7f999f08036052b9db3f03405bf54ae}{MC\_FCR}};\ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ MC\ Flash\ Command\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00624}00624\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_a2ea651b93de3a0e8226b2a7badc16406}{MC\_FSR}};\ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ MC\ Flash\ Status\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00625}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a5925ec00e2ae763b80160cde06b050b4}{00625}}\ \}\ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a5dff05722462682f44e38ea32ac6a989}{AT91S\_MC}},\ *\ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a5925ec00e2ae763b80160cde06b050b4}{AT91PS\_MC}};}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00626}00626\ }
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00627}00627\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ MC\_RCR\ :\ (MC\ Offset:\ 0x0)\ MC\ Remap\ Control\ Register\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00628}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ab6b8204ee6ccdefb2d36105a2073d01f}{00628}}\ \textcolor{preprocessor}{\#define\ AT91C\_MC\_RCB\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 0\ )\ \ \ }\textcolor{comment}{/*\ (MC)\ Remap\ Command\ Bit\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00629}00629\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ MC\_ASR\ :\ (MC\ Offset:\ 0x4)\ MC\ Abort\ Status\ Register\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00630}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a83add5d1d2f89823dea4c9e7de0044f3}{00630}}\ \textcolor{preprocessor}{\#define\ AT91C\_MC\_UNDADD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 0\ )\ \ \ }\textcolor{comment}{/*\ (MC)\ Undefined\ Addess\ Abort\ Status\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00631}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a1b3fbdb62ca970ae579a3672e8cf9c1d}{00631}}\ \textcolor{preprocessor}{\#define\ AT91C\_MC\_MISADD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 1\ )\ \ \ }\textcolor{comment}{/*\ (MC)\ Misaligned\ Addess\ Abort\ Status\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00632}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a8bfb506f1d00374bd55155c4f64bd5ac}{00632}}\ \textcolor{preprocessor}{\#define\ AT91C\_MC\_ABTSZ\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x3\ <<\ 8\ )\ \ \ }\textcolor{comment}{/*\ (MC)\ Abort\ Size\ Status\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00633}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a44e3602d58de4b878889737e353b61be}{00633}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_MC\_ABTSZ\_BYTE\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x0\ <<\ 8\ )\ \ \ }\textcolor{comment}{/*\ (MC)\ Byte\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00634}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a0a13bdc3d578896c79a5bb02840317f9}{00634}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_MC\_ABTSZ\_HWORD\ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 8\ )\ \ \ }\textcolor{comment}{/*\ (MC)\ Half-\/word\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00635}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a380b81e6fac8a2d5f449e5e1e84c38c2}{00635}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_MC\_ABTSZ\_WORD\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x2\ <<\ 8\ )\ \ \ }\textcolor{comment}{/*\ (MC)\ Word\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00636}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a722eba792397e6b4914393b1568bed7b}{00636}}\ \textcolor{preprocessor}{\#define\ AT91C\_MC\_ABTTYP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x3\ <<\ 10\ )\ \ }\textcolor{comment}{/*\ (MC)\ Abort\ Type\ Status\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00637}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_afbdc9661f6c7a1cc816b4c192b00258f}{00637}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_MC\_ABTTYP\_DATAR\ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x0\ <<\ 10\ )\ \ }\textcolor{comment}{/*\ (MC)\ Data\ Read\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00638}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a25c9e10a822050804bfb5447bba9ea98}{00638}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_MC\_ABTTYP\_DATAW\ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 10\ )\ \ }\textcolor{comment}{/*\ (MC)\ Data\ Write\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00639}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a16ce99f0f201bd373ed95b26988c5ffc}{00639}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_MC\_ABTTYP\_FETCH\ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x2\ <<\ 10\ )\ \ }\textcolor{comment}{/*\ (MC)\ Code\ Fetch\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00640}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ad9f0ffb340fe4ccca8438bd941f800a0}{00640}}\ \textcolor{preprocessor}{\#define\ AT91C\_MC\_MST0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 16\ )\ \ }\textcolor{comment}{/*\ (MC)\ Master\ 0\ Abort\ Source\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00641}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a6ac63d9679da659f2cfed44d469c7ea7}{00641}}\ \textcolor{preprocessor}{\#define\ AT91C\_MC\_MST1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 17\ )\ \ }\textcolor{comment}{/*\ (MC)\ Master\ 1\ Abort\ Source\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00642}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a410c1fc6c826559a0cc5a00cb6ac4b4a}{00642}}\ \textcolor{preprocessor}{\#define\ AT91C\_MC\_SVMST0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 24\ )\ \ }\textcolor{comment}{/*\ (MC)\ Saved\ Master\ 0\ Abort\ Source\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00643}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_adb9e13156e6ec0b2118e258087f267be}{00643}}\ \textcolor{preprocessor}{\#define\ AT91C\_MC\_SVMST1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 25\ )\ \ }\textcolor{comment}{/*\ (MC)\ Saved\ Master\ 1\ Abort\ Source\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00644}00644\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ MC\_FMR\ :\ (MC\ Offset:\ 0x60)\ MC\ Flash\ Mode\ Register\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00645}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a28791a45fc8d97eaf19f89d59af16bdd}{00645}}\ \textcolor{preprocessor}{\#define\ AT91C\_MC\_FRDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 0\ )\ \ \ }\textcolor{comment}{/*\ (MC)\ Flash\ Ready\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00646}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a5c23992ce74663c5c677c9ffa4f9ca8a}{00646}}\ \textcolor{preprocessor}{\#define\ AT91C\_MC\_LOCKE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 2\ )\ \ \ }\textcolor{comment}{/*\ (MC)\ Lock\ Error\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00647}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a51003d4a42a14b09c31e40b112a3444e}{00647}}\ \textcolor{preprocessor}{\#define\ AT91C\_MC\_PROGE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 3\ )\ \ \ }\textcolor{comment}{/*\ (MC)\ Programming\ Error\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00648}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_acfb9c2131577637928888eba5e37feb9}{00648}}\ \textcolor{preprocessor}{\#define\ AT91C\_MC\_NEBP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 7\ )\ \ \ }\textcolor{comment}{/*\ (MC)\ No\ Erase\ Before\ Programming\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00649}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_abde1149723253a6b754a0e046a0743f2}{00649}}\ \textcolor{preprocessor}{\#define\ AT91C\_MC\_FWS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x3\ <<\ 8\ )\ \ \ }\textcolor{comment}{/*\ (MC)\ Flash\ Wait\ State\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00650}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a24a24f5e0887516b01745b784bb79acc}{00650}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_MC\_FWS\_0FWS\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x0\ <<\ 8\ )\ \ \ }\textcolor{comment}{/*\ (MC)\ 1\ cycle\ for\ Read,\ 2\ for\ Write\ operations\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00651}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a2c9b74e35c152de5a755a13a05e51349}{00651}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_MC\_FWS\_1FWS\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 8\ )\ \ \ }\textcolor{comment}{/*\ (MC)\ 2\ cycles\ for\ Read,\ 3\ for\ Write\ operations\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00652}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a686bdaa960fa1c91cb3451b639aac253}{00652}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_MC\_FWS\_2FWS\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x2\ <<\ 8\ )\ \ \ }\textcolor{comment}{/*\ (MC)\ 3\ cycles\ for\ Read,\ 4\ for\ Write\ operations\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00653}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a62e144d03d7512ddc936e3075294bfc0}{00653}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_MC\_FWS\_3FWS\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x3\ <<\ 8\ )\ \ \ }\textcolor{comment}{/*\ (MC)\ 4\ cycles\ for\ Read,\ 4\ for\ Write\ operations\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00654}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a4cd92d2de8be30cf8e64c12516d96d00}{00654}}\ \textcolor{preprocessor}{\#define\ AT91C\_MC\_FMCN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0xFF\ <<\ 16\ )\ }\textcolor{comment}{/*\ (MC)\ Flash\ Microsecond\ Cycle\ Number\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00655}00655\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ MC\_FCR\ :\ (MC\ Offset:\ 0x64)\ MC\ Flash\ Command\ Register\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00656}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_afa08db9089e589641ed9288d46c9614a}{00656}}\ \textcolor{preprocessor}{\#define\ AT91C\_MC\_FCMD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0xF\ <<\ 0\ )\ \ \ }\textcolor{comment}{/*\ (MC)\ Flash\ Command\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00657}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_afa4afd5ef56ff009bde9e6e44ab5aae7}{00657}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_MC\_FCMD\_START\_PROG\ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ )\ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ (MC)\ Starts\ the\ programming\ of\ th\ epage\ specified\ by\ PAGEN.\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00658}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aab77d58f4a72dbf03af6402d0b62147e}{00658}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_MC\_FCMD\_LOCK\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x2\ )\ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ (MC)\ Starts\ a\ lock\ sequence\ of\ the\ sector\ defined\ by\ the\ bits\ 4\ to\ 7\ of\ the\ field\ PAGEN.\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00659}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a60f398760749191c1d45abb7aa62862f}{00659}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_MC\_FCMD\_PROG\_AND\_LOCK\ \ \ \ (\ (\ unsigned\ int\ )\ 0x3\ )\ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ (MC)\ The\ lock\ sequence\ automatically\ happens\ after\ the\ programming\ sequence\ is\ completed.\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00660}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aab3859711589ff3e72f9f9f9404b32c6}{00660}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_MC\_FCMD\_UNLOCK\ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x4\ )\ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ (MC)\ Starts\ an\ unlock\ sequence\ of\ the\ sector\ defined\ by\ the\ bits\ 4\ to\ 7\ of\ the\ field\ PAGEN.\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00661}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a3ef6511577c1f4d0027df47cb46b87ea}{00661}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_MC\_FCMD\_ERASE\_ALL\ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x8\ )\ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ (MC)\ Starts\ the\ erase\ of\ the\ entire\ flash.If\ at\ least\ a\ page\ is\ locked,\ the\ command\ is\ cancelled.\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00662}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_addf2b98be37e34298229d5bd71708381}{00662}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_MC\_FCMD\_SET\_GP\_NVM\ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0xB\ )\ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ (MC)\ Set\ General\ Purpose\ NVM\ bits.\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00663}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a597031dde990b28e55feb8784e9c2869}{00663}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_MC\_FCMD\_CLR\_GP\_NVM\ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0xD\ )\ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ (MC)\ Clear\ General\ Purpose\ NVM\ bits.\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00664}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a0aa353f7ff15e472ebaa3495db64d9d1}{00664}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_MC\_FCMD\_SET\_SECURITY\ \ \ \ \ (\ (\ unsigned\ int\ )\ 0xF\ )\ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ (MC)\ Set\ Security\ Bit.\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00665}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ae5daf68a2f229a51d570dc384b20e984}{00665}}\ \textcolor{preprocessor}{\#define\ AT91C\_MC\_PAGEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x3FF\ <<\ 8\ )\ }\textcolor{comment}{/*\ (MC)\ Page\ Number\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00666}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a1cbd8e060f370881e5513905b9a4400d}{00666}}\ \textcolor{preprocessor}{\#define\ AT91C\_MC\_KEY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0xFF\ <<\ 24\ )\ }\textcolor{comment}{/*\ (MC)\ Writing\ Protect\ Key\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00667}00667\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ MC\_FSR\ :\ (MC\ Offset:\ 0x68)\ MC\ Flash\ Command\ Register\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00668}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a6889b77fb99e4a2b1a07cb9b6a5ad857}{00668}}\ \textcolor{preprocessor}{\#define\ AT91C\_MC\_SECURITY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 4\ )\ \ \ }\textcolor{comment}{/*\ (MC)\ Security\ Bit\ Status\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00669}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a77973b31e0de8f783117d9e81624bd1d}{00669}}\ \textcolor{preprocessor}{\#define\ AT91C\_MC\_GPNVM0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 8\ )\ \ \ }\textcolor{comment}{/*\ (MC)\ Sector\ 0\ Lock\ Status\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00670}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a3d219d794fc09544a80daa38bb4ec6fb}{00670}}\ \textcolor{preprocessor}{\#define\ AT91C\_MC\_GPNVM1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 9\ )\ \ \ }\textcolor{comment}{/*\ (MC)\ Sector\ 1\ Lock\ Status\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00671}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a364c37442845f55309a2bd2a570fa65b}{00671}}\ \textcolor{preprocessor}{\#define\ AT91C\_MC\_GPNVM2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 10\ )\ \ }\textcolor{comment}{/*\ (MC)\ Sector\ 2\ Lock\ Status\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00672}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a3dbf487d59f269f85f06e9517e892820}{00672}}\ \textcolor{preprocessor}{\#define\ AT91C\_MC\_GPNVM3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 11\ )\ \ }\textcolor{comment}{/*\ (MC)\ Sector\ 3\ Lock\ Status\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00673}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_afcc44ce3e43904353c35801da8f07b4c}{00673}}\ \textcolor{preprocessor}{\#define\ AT91C\_MC\_GPNVM4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 12\ )\ \ }\textcolor{comment}{/*\ (MC)\ Sector\ 4\ Lock\ Status\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00674}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a870f46762932a34cec683ea772e16939}{00674}}\ \textcolor{preprocessor}{\#define\ AT91C\_MC\_GPNVM5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 13\ )\ \ }\textcolor{comment}{/*\ (MC)\ Sector\ 5\ Lock\ Status\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00675}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a7d51945411fc4f34fb0b0a5070554b7e}{00675}}\ \textcolor{preprocessor}{\#define\ AT91C\_MC\_GPNVM6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 14\ )\ \ }\textcolor{comment}{/*\ (MC)\ Sector\ 6\ Lock\ Status\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00676}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_af15097f4e117f1ef3673f1ad9120dcf2}{00676}}\ \textcolor{preprocessor}{\#define\ AT91C\_MC\_GPNVM7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 15\ )\ \ }\textcolor{comment}{/*\ (MC)\ Sector\ 7\ Lock\ Status\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00677}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a8837a767ba9bebb4e1867394e6ef4d94}{00677}}\ \textcolor{preprocessor}{\#define\ AT91C\_MC\_LOCKS0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 16\ )\ \ }\textcolor{comment}{/*\ (MC)\ Sector\ 0\ Lock\ Status\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00678}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a6be750933740d336b55dd8d8e467a003}{00678}}\ \textcolor{preprocessor}{\#define\ AT91C\_MC\_LOCKS1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 17\ )\ \ }\textcolor{comment}{/*\ (MC)\ Sector\ 1\ Lock\ Status\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00679}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a4d73d4c348b2cf0545d991b3f858b6a0}{00679}}\ \textcolor{preprocessor}{\#define\ AT91C\_MC\_LOCKS2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 18\ )\ \ }\textcolor{comment}{/*\ (MC)\ Sector\ 2\ Lock\ Status\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00680}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a1616435849d9c56515fe93afa5921e99}{00680}}\ \textcolor{preprocessor}{\#define\ AT91C\_MC\_LOCKS3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 19\ )\ \ }\textcolor{comment}{/*\ (MC)\ Sector\ 3\ Lock\ Status\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00681}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a90d0ce32f6fd4a0741c1895901e5f6fd}{00681}}\ \textcolor{preprocessor}{\#define\ AT91C\_MC\_LOCKS4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 20\ )\ \ }\textcolor{comment}{/*\ (MC)\ Sector\ 4\ Lock\ Status\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00682}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a30747aaee928ce37676044fc054ef2d2}{00682}}\ \textcolor{preprocessor}{\#define\ AT91C\_MC\_LOCKS5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 21\ )\ \ }\textcolor{comment}{/*\ (MC)\ Sector\ 5\ Lock\ Status\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00683}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_af08178928b1c222b5c8f77118545a981}{00683}}\ \textcolor{preprocessor}{\#define\ AT91C\_MC\_LOCKS6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 22\ )\ \ }\textcolor{comment}{/*\ (MC)\ Sector\ 6\ Lock\ Status\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00684}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ae99cc78f64afd20d980185980bafc47d}{00684}}\ \textcolor{preprocessor}{\#define\ AT91C\_MC\_LOCKS7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 23\ )\ \ }\textcolor{comment}{/*\ (MC)\ Sector\ 7\ Lock\ Status\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00685}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a01bba183b0d0e85f2e5111464fed5d9a}{00685}}\ \textcolor{preprocessor}{\#define\ AT91C\_MC\_LOCKS8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 24\ )\ \ }\textcolor{comment}{/*\ (MC)\ Sector\ 8\ Lock\ Status\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00686}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a138a49a023ee1e8d4d5769d09813bb62}{00686}}\ \textcolor{preprocessor}{\#define\ AT91C\_MC\_LOCKS9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 25\ )\ \ }\textcolor{comment}{/*\ (MC)\ Sector\ 9\ Lock\ Status\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00687}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a2e0f2c8ac71257fa1559f93658ea037d}{00687}}\ \textcolor{preprocessor}{\#define\ AT91C\_MC\_LOCKS10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 26\ )\ \ }\textcolor{comment}{/*\ (MC)\ Sector\ 10\ Lock\ Status\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00688}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a8e6480d4c2ceb227a2478985322b115c}{00688}}\ \textcolor{preprocessor}{\#define\ AT91C\_MC\_LOCKS11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 27\ )\ \ }\textcolor{comment}{/*\ (MC)\ Sector\ 11\ Lock\ Status\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00689}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a51aa6cf64868087e2d522c49e3e4e26a}{00689}}\ \textcolor{preprocessor}{\#define\ AT91C\_MC\_LOCKS12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 28\ )\ \ }\textcolor{comment}{/*\ (MC)\ Sector\ 12\ Lock\ Status\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00690}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a031625681fe68f737d2c94af5a7764d5}{00690}}\ \textcolor{preprocessor}{\#define\ AT91C\_MC\_LOCKS13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 29\ )\ \ }\textcolor{comment}{/*\ (MC)\ Sector\ 13\ Lock\ Status\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00691}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a436c78823744781881884f699db34304}{00691}}\ \textcolor{preprocessor}{\#define\ AT91C\_MC\_LOCKS14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 30\ )\ \ }\textcolor{comment}{/*\ (MC)\ Sector\ 14\ Lock\ Status\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00692}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ab49990c4303faa7aa6c0165a602b3931}{00692}}\ \textcolor{preprocessor}{\#define\ AT91C\_MC\_LOCKS15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 31\ )\ \ }\textcolor{comment}{/*\ (MC)\ Sector\ 15\ Lock\ Status\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00693}00693\ }
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00694}00694\ \textcolor{comment}{/*\ *****************************************************************************\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00695}00695\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ SOFTWARE\ API\ DEFINITION\ \ FOR\ Serial\ Parallel\ Interface\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00696}00696\ \textcolor{comment}{/*\ *****************************************************************************\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00697}00697\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct\ }\mbox{\hyperlink{struct___a_t91_s___s_p_i}{\_AT91S\_SPI}}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00698}00698\ \{}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00699}00699\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_a3ecc73f7a1477b6815f7f7937eebaefc}{SPI\_CR}};\ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Control\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00700}00700\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_ac7ef4bc319505d5dec038a619132b3a2}{SPI\_MR}};\ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Mode\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00701}00701\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_a41ec241fd319fafc815be1fa76aedae7}{SPI\_RDR}};\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Receive\ Data\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00702}00702\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_a34252b62e862054c2f9b7b13d64df1c6}{SPI\_TDR}};\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Transmit\ Data\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00703}00703\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_ac2725a893e2f98de37d81e119fa56799}{SPI\_SR}};\ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Status\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00704}00704\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_a26b7c15b3b208fc90b3d65f6d22bcbf1}{SPI\_IER}};\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Interrupt\ Enable\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00705}00705\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_a91170c22aef8cb6ac75d82e09b7ffc80}{SPI\_IDR}};\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Interrupt\ Disable\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00706}00706\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_a248f573b7253a81e11388070b46a7f5a}{SPI\_IMR}};\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Interrupt\ Mask\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00707}00707\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___s_p_i_a1bb30be3714bf821c53f14301f302027}{Reserved0}}[\ 4\ ];\ \ \textcolor{comment}{/*\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00708}00708\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_aebf7e3bb7dc75c104a86d5ed0a215d87}{SPI\_CSR}}[\ 4\ ];\ \ \ \ \textcolor{comment}{/*\ Chip\ Select\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00709}00709\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___s_p_i_a324199fd9f95b29e321b856b9ac9c277}{Reserved1}}[\ 48\ ];\ \textcolor{comment}{/*\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00710}00710\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_a7d701fb72ab2c25c45b48879c92341d8}{SPI\_RPR}};\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Receive\ Pointer\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00711}00711\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_ae9a9d4f4b01d03cb7cb34ea12d911602}{SPI\_RCR}};\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Receive\ Counter\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00712}00712\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_a64855396677fb870d2804747d1183ec9}{SPI\_TPR}};\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Transmit\ Pointer\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00713}00713\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_adb360b2cc3fc823994d9f334867c72af}{SPI\_TCR}};\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Transmit\ Counter\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00714}00714\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_a44a7cc9d68ea2523442ec9f4858d7c98}{SPI\_RNPR}};\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Receive\ Next\ Pointer\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00715}00715\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_a84a51fcb532802be27b13e84aaed4427}{SPI\_RNCR}};\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Receive\ Next\ Counter\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00716}00716\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_af51f8df174d7da1a54d0389687bf12c3}{SPI\_TNPR}};\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Transmit\ Next\ Pointer\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00717}00717\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_a8600c52bc41bbc70d2822cac80ae3b44}{SPI\_TNCR}};\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Transmit\ Next\ Counter\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00718}00718\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_a1a25f44997fe9960b77f5c8c069bf3cc}{SPI\_PTCR}};\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ PDC\ Transfer\ Control\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00719}00719\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_ab11506aea0bf5eaa006bd649e8bfc949}{SPI\_PTSR}};\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ PDC\ Transfer\ Status\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00720}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a41e581f5b9353df3c05d1c11cb324dde}{00720}}\ \}\ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a344dcfa55108192d7b27c476264c0b9b}{AT91S\_SPI}},\ *\ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a41e581f5b9353df3c05d1c11cb324dde}{AT91PS\_SPI}};}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00721}00721\ }
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00722}00722\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ SPI\_CR\ :\ (SPI\ Offset:\ 0x0)\ SPI\ Control\ Register\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00723}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_af8b6cf825aa844af2db7ad732771d676}{00723}}\ \textcolor{preprocessor}{\#define\ AT91C\_SPI\_SPIEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 0\ )\ \ \ \ }\textcolor{comment}{/*\ (SPI)\ SPI\ Enable\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00724}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_acc6bb7762dad073f7f4b19abf04a389a}{00724}}\ \textcolor{preprocessor}{\#define\ AT91C\_SPI\_SPIDIS\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 1\ )\ \ \ \ }\textcolor{comment}{/*\ (SPI)\ SPI\ Disable\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00725}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a62264b14022d2ed854bd8a9961f121fc}{00725}}\ \textcolor{preprocessor}{\#define\ AT91C\_SPI\_SWRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 7\ )\ \ \ \ }\textcolor{comment}{/*\ (SPI)\ SPI\ Software\ reset\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00726}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_abc117c104afa7592c1d0d8aa8bf9ab67}{00726}}\ \textcolor{preprocessor}{\#define\ AT91C\_SPI\_LASTXFER\ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 24\ )\ \ \ }\textcolor{comment}{/*\ (SPI)\ SPI\ Last\ Transfer\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00727}00727\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ SPI\_MR\ :\ (SPI\ Offset:\ 0x4)\ SPI\ Mode\ Register\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00728}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a479f6b3128f737b47531279618b667f7}{00728}}\ \textcolor{preprocessor}{\#define\ AT91C\_SPI\_MSTR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 0\ )\ \ \ \ }\textcolor{comment}{/*\ (SPI)\ Master/Slave\ Mode\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00729}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ab4e1cc60b7b4be8d4359e7b44de4ebf5}{00729}}\ \textcolor{preprocessor}{\#define\ AT91C\_SPI\_PS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 1\ )\ \ \ \ }\textcolor{comment}{/*\ (SPI)\ Peripheral\ Select\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00730}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ac64fe273c5fe9d9c70e77c2061b310ef}{00730}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_SPI\_PS\_FIXED\ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x0\ <<\ 1\ )\ \ \ \ }\textcolor{comment}{/*\ (SPI)\ Fixed\ Peripheral\ Select\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00731}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ae633f0edacf72f6ed9a09979289183fc}{00731}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_SPI\_PS\_VARIABLE\ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 1\ )\ \ \ \ }\textcolor{comment}{/*\ (SPI)\ Variable\ Peripheral\ Select\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00732}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a421746a552f05b77817e1ebcc8ded96c}{00732}}\ \textcolor{preprocessor}{\#define\ AT91C\_SPI\_PCSDEC\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 2\ )\ \ \ \ }\textcolor{comment}{/*\ (SPI)\ Chip\ Select\ Decode\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00733}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a4d2163d1d5663fe26f5ad8a11546cc70}{00733}}\ \textcolor{preprocessor}{\#define\ AT91C\_SPI\_FDIV\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 3\ )\ \ \ \ }\textcolor{comment}{/*\ (SPI)\ Clock\ Selection\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00734}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a42cacded2971792f4ba8c9909b658351}{00734}}\ \textcolor{preprocessor}{\#define\ AT91C\_SPI\_MODFDIS\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 4\ )\ \ \ \ }\textcolor{comment}{/*\ (SPI)\ Mode\ Fault\ Detection\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00735}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aa6ae52cc314108f3c0967bf06f8cbb12}{00735}}\ \textcolor{preprocessor}{\#define\ AT91C\_SPI\_LLB\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 7\ )\ \ \ \ }\textcolor{comment}{/*\ (SPI)\ Clock\ Selection\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00736}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ac7f7e2b57e7496b554cb96ec8f3160ef}{00736}}\ \textcolor{preprocessor}{\#define\ AT91C\_SPI\_PCS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0xF\ <<\ 16\ )\ \ \ }\textcolor{comment}{/*\ (SPI)\ Peripheral\ Chip\ Select\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00737}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a2377012e46cf5b1981b40333c43004fa}{00737}}\ \textcolor{preprocessor}{\#define\ AT91C\_SPI\_DLYBCS\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0xFF\ <<\ 24\ )\ \ }\textcolor{comment}{/*\ (SPI)\ Delay\ Between\ Chip\ Selects\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00738}00738\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ SPI\_RDR\ :\ (SPI\ Offset:\ 0x8)\ Receive\ Data\ Register\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00739}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aa02a30ad0984b3ef5e385afabea5a21e}{00739}}\ \textcolor{preprocessor}{\#define\ AT91C\_SPI\_RD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0xFFFF\ <<\ 0\ )\ }\textcolor{comment}{/*\ (SPI)\ Receive\ Data\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00740}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ab2be5161c5a993475193d9b570e90077}{00740}}\ \textcolor{preprocessor}{\#define\ AT91C\_SPI\_RPCS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0xF\ <<\ 16\ )\ \ \ }\textcolor{comment}{/*\ (SPI)\ Peripheral\ Chip\ Select\ Status\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00741}00741\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ SPI\_TDR\ :\ (SPI\ Offset:\ 0xc)\ Transmit\ Data\ Register\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00742}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a83a595a0fed81189c4c6da9108a5c1d9}{00742}}\ \textcolor{preprocessor}{\#define\ AT91C\_SPI\_TD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0xFFFF\ <<\ 0\ )\ }\textcolor{comment}{/*\ (SPI)\ Transmit\ Data\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00743}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a8f92018227b7c2e18c163e0c650d566e}{00743}}\ \textcolor{preprocessor}{\#define\ AT91C\_SPI\_TPCS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0xF\ <<\ 16\ )\ \ \ }\textcolor{comment}{/*\ (SPI)\ Peripheral\ Chip\ Select\ Status\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00744}00744\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ SPI\_SR\ :\ (SPI\ Offset:\ 0x10)\ Status\ Register\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00745}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a22e75b78402111d55c7eb78cf540c096}{00745}}\ \textcolor{preprocessor}{\#define\ AT91C\_SPI\_RDRF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 0\ )\ \ \ \ }\textcolor{comment}{/*\ (SPI)\ Receive\ Data\ Register\ Full\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00746}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a56ad596122900367194c9701a4100cc6}{00746}}\ \textcolor{preprocessor}{\#define\ AT91C\_SPI\_TDRE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 1\ )\ \ \ \ }\textcolor{comment}{/*\ (SPI)\ Transmit\ Data\ Register\ Empty\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00747}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ac0e07aa9c32da2093dca301108785c77}{00747}}\ \textcolor{preprocessor}{\#define\ AT91C\_SPI\_MODF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 2\ )\ \ \ \ }\textcolor{comment}{/*\ (SPI)\ Mode\ Fault\ Error\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00748}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a0a3aaa73a28d5393e49113df273cc1aa}{00748}}\ \textcolor{preprocessor}{\#define\ AT91C\_SPI\_OVRES\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 3\ )\ \ \ \ }\textcolor{comment}{/*\ (SPI)\ Overrun\ Error\ Status\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00749}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ab58d70225915de985a5253431b6cfbfd}{00749}}\ \textcolor{preprocessor}{\#define\ AT91C\_SPI\_ENDRX\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 4\ )\ \ \ \ }\textcolor{comment}{/*\ (SPI)\ End\ of\ Receiver\ Transfer\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00750}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a89af683d676b67f1ad69fb6412954e4b}{00750}}\ \textcolor{preprocessor}{\#define\ AT91C\_SPI\_ENDTX\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 5\ )\ \ \ \ }\textcolor{comment}{/*\ (SPI)\ End\ of\ Receiver\ Transfer\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00751}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a142e654f86c8bfdf000b7023643f8e88}{00751}}\ \textcolor{preprocessor}{\#define\ AT91C\_SPI\_RXBUFF\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 6\ )\ \ \ \ }\textcolor{comment}{/*\ (SPI)\ RXBUFF\ Interrupt\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00752}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a8550c94e16bc7c37b93dd89bbcfcc608}{00752}}\ \textcolor{preprocessor}{\#define\ AT91C\_SPI\_TXBUFE\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 7\ )\ \ \ \ }\textcolor{comment}{/*\ (SPI)\ TXBUFE\ Interrupt\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00753}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ace9aa7a013275f15f98be885f53d38ea}{00753}}\ \textcolor{preprocessor}{\#define\ AT91C\_SPI\_NSSR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 8\ )\ \ \ \ }\textcolor{comment}{/*\ (SPI)\ NSSR\ Interrupt\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00754}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ad71ab9171309a50418dce0384ae107e3}{00754}}\ \textcolor{preprocessor}{\#define\ AT91C\_SPI\_TXEMPTY\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 9\ )\ \ \ \ }\textcolor{comment}{/*\ (SPI)\ TXEMPTY\ Interrupt\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00755}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aeb37401a277a158bc56530c48cfc939a}{00755}}\ \textcolor{preprocessor}{\#define\ AT91C\_SPI\_SPIENS\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 16\ )\ \ \ }\textcolor{comment}{/*\ (SPI)\ Enable\ Status\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00756}00756\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ SPI\_IER\ :\ (SPI\ Offset:\ 0x14)\ Interrupt\ Enable\ Register\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00757}00757\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ SPI\_IDR\ :\ (SPI\ Offset:\ 0x18)\ Interrupt\ Disable\ Register\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00758}00758\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ SPI\_IMR\ :\ (SPI\ Offset:\ 0x1c)\ Interrupt\ Mask\ Register\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00759}00759\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ SPI\_CSR\ :\ (SPI\ Offset:\ 0x30)\ Chip\ Select\ Register\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00760}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a786c67ebde1fb4e6cfa1222735fb4037}{00760}}\ \textcolor{preprocessor}{\#define\ AT91C\_SPI\_CPOL\ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 0\ )\ \ \ }\textcolor{comment}{/*\ (SPI)\ Clock\ Polarity\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00761}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a328473b3283187759952d9d202244b7c}{00761}}\ \textcolor{preprocessor}{\#define\ AT91C\_SPI\_NCPHA\ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 1\ )\ \ \ }\textcolor{comment}{/*\ (SPI)\ Clock\ Phase\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00762}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a9bfb568f1ed298474b3bf4d69ac2edcd}{00762}}\ \textcolor{preprocessor}{\#define\ AT91C\_SPI\_CSAAT\ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 3\ )\ \ \ }\textcolor{comment}{/*\ (SPI)\ Chip\ Select\ Active\ After\ Transfer\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00763}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a3a905093a22aecf9818ecefe9a67f51a}{00763}}\ \textcolor{preprocessor}{\#define\ AT91C\_SPI\_BITS\ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0xF\ <<\ 4\ )\ \ \ }\textcolor{comment}{/*\ (SPI)\ Bits\ Per\ Transfer\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00764}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a65cc4fbef8c78d2e57bb097e0dd96ddb}{00764}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_SPI\_BITS\_8\ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x0\ <<\ 4\ )\ \ \ }\textcolor{comment}{/*\ (SPI)\ 8\ Bits\ Per\ transfer\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00765}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ac28697cac7288825cf48fcd73eedddf0}{00765}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_SPI\_BITS\_9\ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 4\ )\ \ \ }\textcolor{comment}{/*\ (SPI)\ 9\ Bits\ Per\ transfer\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00766}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a402baea61bde4ca4b266f37c09793e6a}{00766}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_SPI\_BITS\_10\ \ \ \ (\ (\ unsigned\ int\ )\ 0x2\ <<\ 4\ )\ \ \ }\textcolor{comment}{/*\ (SPI)\ 10\ Bits\ Per\ transfer\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00767}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ae80f2a00ab34077c868b21a587f0c68e}{00767}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_SPI\_BITS\_11\ \ \ \ (\ (\ unsigned\ int\ )\ 0x3\ <<\ 4\ )\ \ \ }\textcolor{comment}{/*\ (SPI)\ 11\ Bits\ Per\ transfer\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00768}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a846425a366188702bcf98d17ade90c4b}{00768}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_SPI\_BITS\_12\ \ \ \ (\ (\ unsigned\ int\ )\ 0x4\ <<\ 4\ )\ \ \ }\textcolor{comment}{/*\ (SPI)\ 12\ Bits\ Per\ transfer\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00769}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a1b82d14749d1d1f796054638d0d98480}{00769}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_SPI\_BITS\_13\ \ \ \ (\ (\ unsigned\ int\ )\ 0x5\ <<\ 4\ )\ \ \ }\textcolor{comment}{/*\ (SPI)\ 13\ Bits\ Per\ transfer\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00770}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a281cda5d012229e61615478d10b1d9bf}{00770}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_SPI\_BITS\_14\ \ \ \ (\ (\ unsigned\ int\ )\ 0x6\ <<\ 4\ )\ \ \ }\textcolor{comment}{/*\ (SPI)\ 14\ Bits\ Per\ transfer\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00771}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a31a060e85ea4ae41f4adc76d57c8fa71}{00771}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_SPI\_BITS\_15\ \ \ \ (\ (\ unsigned\ int\ )\ 0x7\ <<\ 4\ )\ \ \ }\textcolor{comment}{/*\ (SPI)\ 15\ Bits\ Per\ transfer\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00772}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ae82c536038593b7a5952476e94067017}{00772}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_SPI\_BITS\_16\ \ \ \ (\ (\ unsigned\ int\ )\ 0x8\ <<\ 4\ )\ \ \ }\textcolor{comment}{/*\ (SPI)\ 16\ Bits\ Per\ transfer\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00773}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a55d464c3b90c13b2d133360ddcd06f51}{00773}}\ \textcolor{preprocessor}{\#define\ AT91C\_SPI\_SCBR\ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0xFF\ <<\ 8\ )\ \ }\textcolor{comment}{/*\ (SPI)\ Serial\ Clock\ Baud\ Rate\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00774}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_af82cf4250c4ed29267b5c39dbad2f3b5}{00774}}\ \textcolor{preprocessor}{\#define\ AT91C\_SPI\_DLYBS\ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0xFF\ <<\ 16\ )\ }\textcolor{comment}{/*\ (SPI)\ Delay\ Before\ SPCK\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00775}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a62eb4fc41727d04cfa69f31536e060e8}{00775}}\ \textcolor{preprocessor}{\#define\ AT91C\_SPI\_DLYBCT\ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0xFF\ <<\ 24\ )\ }\textcolor{comment}{/*\ (SPI)\ Delay\ Between\ Consecutive\ Transfers\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00776}00776\ }
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00777}00777\ \textcolor{comment}{/*\ *****************************************************************************\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00778}00778\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ SOFTWARE\ API\ DEFINITION\ \ FOR\ Usart\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00779}00779\ \textcolor{comment}{/*\ *****************************************************************************\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00780}00780\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct\ }\mbox{\hyperlink{struct___a_t91_s___u_s_a_r_t}{\_AT91S\_USART}}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00781}00781\ \{}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00782}00782\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_a1e167eda2ee18b471b374bcb1a097951}{US\_CR}};\ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Control\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00783}00783\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_a899b8039a83770823199dea65fb57b46}{US\_MR}};\ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Mode\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00784}00784\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_affba74cfda7792045b1a473edbe2c1bf}{US\_IER}};\ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Interrupt\ Enable\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00785}00785\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_a8b4dfee7087421aa962366899b560e91}{US\_IDR}};\ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Interrupt\ Disable\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00786}00786\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_aecb5fc84bc8460871d70435a82959efb}{US\_IMR}};\ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Interrupt\ Mask\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00787}00787\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_a0f69cf550a56da11e972b20e36271aca}{US\_CSR}};\ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Channel\ Status\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00788}00788\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_ab3e732c83f7f5f9e16e23354c184e9b7}{US\_RHR}};\ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Receiver\ Holding\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00789}00789\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_a54c5ece60eafc031238f8fc9dc4a7d5e}{US\_THR}};\ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Transmitter\ Holding\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00790}00790\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_ae9a286387610d87e35bb5847652fb6ad}{US\_BRGR}};\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Baud\ Rate\ Generator\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00791}00791\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_afdaf4c0fe60a3d7d14bf4bc654550cc9}{US\_RTOR}};\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Receiver\ Time-\/out\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00792}00792\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_a591f252a22d153ccbaacd94b5b01a012}{US\_TTGR}};\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Transmitter\ Time-\/guard\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00793}00793\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___u_s_a_r_t_ab6e09edeb5fc1310ca1222e857c76176}{Reserved0}}[\ 5\ ];\ \ \textcolor{comment}{/*\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00794}00794\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_aa1b91c9fea1e279fa0365fbfcefd0aa4}{US\_FIDI}};\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ FI\_DI\_Ratio\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00795}00795\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_ada84a90038c809f27e19a3c105c20e2d}{US\_NER}};\ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Nb\ Errors\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00796}00796\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___u_s_a_r_t_a7e05a3f231462070b17618e77925b7ea}{Reserved1}}[\ 1\ ];\ \ \textcolor{comment}{/*\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00797}00797\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_a1d156ebb06a5d68a18cd3780fdbaabaf}{US\_IF}};\ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ IRDA\_FILTER\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00798}00798\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___u_s_a_r_t_a0e7ae6d46277c7e5475cdf4b01760a7d}{Reserved2}}[\ 44\ ];\ \textcolor{comment}{/*\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00799}00799\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_a68d12f97ad0859499bb78abf865af626}{US\_RPR}};\ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Receive\ Pointer\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00800}00800\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_ae5ce6d247e18b2b0192005272ad3312d}{US\_RCR}};\ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Receive\ Counter\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00801}00801\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_a1f6639380d59761cac4f97df90271e9a}{US\_TPR}};\ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Transmit\ Pointer\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00802}00802\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_a6f92e9b05ffef324bea116d815c74f6c}{US\_TCR}};\ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Transmit\ Counter\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00803}00803\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_a006a5374eeaa2ed9b9aa4b1119f21fad}{US\_RNPR}};\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Receive\ Next\ Pointer\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00804}00804\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_a0380c0bd7654ecbb4811482ff36384ff}{US\_RNCR}};\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Receive\ Next\ Counter\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00805}00805\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_aab08d8c7c5c0b01f1f2d6757f14a5771}{US\_TNPR}};\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Transmit\ Next\ Pointer\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00806}00806\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_a29d749ac4f1714aef984221b3ddd3830}{US\_TNCR}};\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Transmit\ Next\ Counter\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00807}00807\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_aabe9fdc75c730b556f93a3e74db98509}{US\_PTCR}};\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ PDC\ Transfer\ Control\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00808}00808\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_afa594ea4daade936659cf519753f1fdb}{US\_PTSR}};\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ PDC\ Transfer\ Status\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00809}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ac1e8028a2b5dac67a1f1061b1e7205bb}{00809}}\ \}\ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_acd8fe8d765bbaafcf94d67f77bfda25c}{AT91S\_USART}},\ *\ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_ac1e8028a2b5dac67a1f1061b1e7205bb}{AT91PS\_USART}};}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00810}00810\ }
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00811}00811\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ US\_CR\ :\ (USART\ Offset:\ 0x0)\ Debug\ Unit\ Control\ Register\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00812}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a667a687bad11763e128d9d03f7872462}{00812}}\ \textcolor{preprocessor}{\#define\ AT91C\_US\_STTBRK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 9\ )\ \ }\textcolor{comment}{/*\ (USART)\ Start\ Break\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00813}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a34fbaef25acd1b86017f2969bc0af0c4}{00813}}\ \textcolor{preprocessor}{\#define\ AT91C\_US\_STPBRK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 10\ )\ }\textcolor{comment}{/*\ (USART)\ Stop\ Break\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00814}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a9bdbe4c51ea6128f03e65e4fe693b68c}{00814}}\ \textcolor{preprocessor}{\#define\ AT91C\_US\_STTTO\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 11\ )\ }\textcolor{comment}{/*\ (USART)\ Start\ Time-\/out\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00815}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aee64c1f2590ee543e81b7a5f11bbda12}{00815}}\ \textcolor{preprocessor}{\#define\ AT91C\_US\_SENDA\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 12\ )\ }\textcolor{comment}{/*\ (USART)\ Send\ Address\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00816}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a9696b5b211bed0957e0ce3fbb407e13b}{00816}}\ \textcolor{preprocessor}{\#define\ AT91C\_US\_RSTIT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 13\ )\ }\textcolor{comment}{/*\ (USART)\ Reset\ Iterations\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00817}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a7a9ec9ae8d3b8647cb0387535fe99878}{00817}}\ \textcolor{preprocessor}{\#define\ AT91C\_US\_RSTNACK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 14\ )\ }\textcolor{comment}{/*\ (USART)\ Reset\ Non\ Acknowledge\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00818}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a83f36ddece1b0f57d3c165b281c2a457}{00818}}\ \textcolor{preprocessor}{\#define\ AT91C\_US\_RETTO\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 15\ )\ }\textcolor{comment}{/*\ (USART)\ Rearm\ Time-\/out\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00819}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aa8ff739ad732697c1e4b776f38d343ef}{00819}}\ \textcolor{preprocessor}{\#define\ AT91C\_US\_DTREN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 16\ )\ }\textcolor{comment}{/*\ (USART)\ Data\ Terminal\ ready\ Enable\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00820}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a7e4bbffdbca1888ee3c9b9f5ab2bea6e}{00820}}\ \textcolor{preprocessor}{\#define\ AT91C\_US\_DTRDIS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 17\ )\ }\textcolor{comment}{/*\ (USART)\ Data\ Terminal\ ready\ Disable\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00821}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_afa2f776efe032418af98b643ffb3f8e3}{00821}}\ \textcolor{preprocessor}{\#define\ AT91C\_US\_RTSEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 18\ )\ }\textcolor{comment}{/*\ (USART)\ Request\ to\ Send\ enable\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00822}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a211282d443fd0b66b9aeb52269bf8a19}{00822}}\ \textcolor{preprocessor}{\#define\ AT91C\_US\_RTSDIS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 19\ )\ }\textcolor{comment}{/*\ (USART)\ Request\ to\ Send\ Disable\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00823}00823\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ US\_MR\ :\ (USART\ Offset:\ 0x4)\ Debug\ Unit\ Mode\ Register\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00824}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a54b74c8e47f7ab03edb6f2fa771bb8c9}{00824}}\ \textcolor{preprocessor}{\#define\ AT91C\_US\_USMODE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0xF\ <<\ 0\ )\ \ }\textcolor{comment}{/*\ (USART)\ Usart\ mode\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00825}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aedc8f1da3d47745d56ae7a94c9900e53}{00825}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_US\_USMODE\_NORMAL\ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x0\ )\ \ \ \ \ \ \ }\textcolor{comment}{/*\ (USART)\ Normal\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00826}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a08841e157236369a9878ee21539c937a}{00826}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_US\_USMODE\_RS485\ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ )\ \ \ \ \ \ \ }\textcolor{comment}{/*\ (USART)\ RS485\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00827}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aff13736853d74e95c9bdf99b4d1d50c2}{00827}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_US\_USMODE\_HWHSH\ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x2\ )\ \ \ \ \ \ \ }\textcolor{comment}{/*\ (USART)\ Hardware\ Handshaking\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00828}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a4785752b1bad8fdd33e9e2e211deb4ad}{00828}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_US\_USMODE\_MODEM\ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x3\ )\ \ \ \ \ \ \ }\textcolor{comment}{/*\ (USART)\ Modem\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00829}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a485a64212cf24e677c95d32e0bf77bf4}{00829}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_US\_USMODE\_ISO7816\_0\ \ \ \ (\ (\ unsigned\ int\ )\ 0x4\ )\ \ \ \ \ \ \ }\textcolor{comment}{/*\ (USART)\ ISO7816\ protocol:\ T\ =\ 0\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00830}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a426462a8b108ad93aeee66c233ef7cfe}{00830}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_US\_USMODE\_ISO7816\_1\ \ \ \ (\ (\ unsigned\ int\ )\ 0x6\ )\ \ \ \ \ \ \ }\textcolor{comment}{/*\ (USART)\ ISO7816\ protocol:\ T\ =\ 1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00831}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ac312d738280e765e9889e11981230bec}{00831}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_US\_USMODE\_IRDA\ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x8\ )\ \ \ \ \ \ \ }\textcolor{comment}{/*\ (USART)\ IrDA\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00832}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a1ef61ea6cfc34a336b371add0d0e7bce}{00832}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_US\_USMODE\_SWHSH\ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0xC\ )\ \ \ \ \ \ \ }\textcolor{comment}{/*\ (USART)\ Software\ Handshaking\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00833}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ab954e9525e22961efd5283060bf8c26e}{00833}}\ \textcolor{preprocessor}{\#define\ AT91C\_US\_CLKS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x3\ <<\ 4\ )\ \ }\textcolor{comment}{/*\ (USART)\ Clock\ Selection\ (Baud\ Rate\ generator\ Input\ Clock\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00834}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a96988c1c28f85099e88679fdc389b02f}{00834}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_US\_CLKS\_CLOCK\ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x0\ <<\ 4\ )\ \ }\textcolor{comment}{/*\ (USART)\ Clock\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00835}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_af59a5002bd0b6b0b544fea38b48d6df6}{00835}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_US\_CLKS\_FDIV1\ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 4\ )\ \ }\textcolor{comment}{/*\ (USART)\ fdiv1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00836}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a4d4ac43a530645d31920ab7a0e97656d}{00836}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_US\_CLKS\_SLOW\ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x2\ <<\ 4\ )\ \ }\textcolor{comment}{/*\ (USART)\ slow\_clock\ (ARM)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00837}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a739f61b8aac76af08dc42b3af9505abd}{00837}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_US\_CLKS\_EXT\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x3\ <<\ 4\ )\ \ }\textcolor{comment}{/*\ (USART)\ External\ (SCK)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00838}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a622f82c943fbb8dbe30d8c482ac27b8a}{00838}}\ \textcolor{preprocessor}{\#define\ AT91C\_US\_CHRL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x3\ <<\ 6\ )\ \ }\textcolor{comment}{/*\ (USART)\ Clock\ Selection\ (Baud\ Rate\ generator\ Input\ Clock\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00839}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a330e29f7f16295c2b25853dad22c87f7}{00839}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_US\_CHRL\_5\_BITS\ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x0\ <<\ 6\ )\ \ }\textcolor{comment}{/*\ (USART)\ Character\ Length:\ 5\ bits\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00840}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a8a05bbd1b8cd25765a81934f73e07e55}{00840}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_US\_CHRL\_6\_BITS\ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 6\ )\ \ }\textcolor{comment}{/*\ (USART)\ Character\ Length:\ 6\ bits\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00841}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a5f7c2375932edf30a8c807edbd43c8a1}{00841}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_US\_CHRL\_7\_BITS\ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x2\ <<\ 6\ )\ \ }\textcolor{comment}{/*\ (USART)\ Character\ Length:\ 7\ bits\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00842}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a24e961af79b1cf5bdd081e542fb0a68c}{00842}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_US\_CHRL\_8\_BITS\ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x3\ <<\ 6\ )\ \ }\textcolor{comment}{/*\ (USART)\ Character\ Length:\ 8\ bits\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00843}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a6742d5c71293dcf214b58d02f5204ed5}{00843}}\ \textcolor{preprocessor}{\#define\ AT91C\_US\_SYNC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 8\ )\ \ }\textcolor{comment}{/*\ (USART)\ Synchronous\ Mode\ Select\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00844}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a4e801e6efe31b19ce0259d2bc7d9bb75}{00844}}\ \textcolor{preprocessor}{\#define\ AT91C\_US\_NBSTOP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x3\ <<\ 12\ )\ }\textcolor{comment}{/*\ (USART)\ Number\ of\ Stop\ bits\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00845}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ae6197043098a1d7254e57377a20a6d1d}{00845}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_US\_NBSTOP\_1\_BIT\ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x0\ <<\ 12\ )\ }\textcolor{comment}{/*\ (USART)\ 1\ stop\ bit\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00846}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aab8436d580c1da51295b1a12ab1475b4}{00846}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_US\_NBSTOP\_15\_BIT\ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 12\ )\ }\textcolor{comment}{/*\ (USART)\ Asynchronous\ (SYNC=0)\ 2\ stop\ bits\ Synchronous\ (SYNC=1)\ 2\ stop\ bits\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00847}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_af7368a739bd3b1d9eb2376ec66b549da}{00847}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_US\_NBSTOP\_2\_BIT\ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x2\ <<\ 12\ )\ }\textcolor{comment}{/*\ (USART)\ 2\ stop\ bits\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00848}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a931e762d6ef61bb5a32327f5c9cec346}{00848}}\ \textcolor{preprocessor}{\#define\ AT91C\_US\_MSBF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 16\ )\ }\textcolor{comment}{/*\ (USART)\ Bit\ Order\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00849}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_af875fd0e9ab43cb42bc2c7a3223f38af}{00849}}\ \textcolor{preprocessor}{\#define\ AT91C\_US\_MODE9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 17\ )\ }\textcolor{comment}{/*\ (USART)\ 9-\/bit\ Character\ length\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00850}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a8b3a1cb2f1fb38f2ea4fee9fb0c3b72b}{00850}}\ \textcolor{preprocessor}{\#define\ AT91C\_US\_CKLO\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 18\ )\ }\textcolor{comment}{/*\ (USART)\ Clock\ Output\ Select\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00851}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a257c98ad8375c37549893754d71d847d}{00851}}\ \textcolor{preprocessor}{\#define\ AT91C\_US\_OVER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 19\ )\ }\textcolor{comment}{/*\ (USART)\ Over\ Sampling\ Mode\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00852}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ad19157e5761a347dc97cf7f7fb99db41}{00852}}\ \textcolor{preprocessor}{\#define\ AT91C\_US\_INACK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 20\ )\ }\textcolor{comment}{/*\ (USART)\ Inhibit\ Non\ Acknowledge\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00853}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a6ac6073d3ebf2a9a96cae6a2153b9578}{00853}}\ \textcolor{preprocessor}{\#define\ AT91C\_US\_DSNACK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 21\ )\ }\textcolor{comment}{/*\ (USART)\ Disable\ Successive\ NACK\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00854}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a3f33466540b1af26616115483dadc50a}{00854}}\ \textcolor{preprocessor}{\#define\ AT91C\_US\_MAX\_ITER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 24\ )\ }\textcolor{comment}{/*\ (USART)\ Number\ of\ Repetitions\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00855}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a6dc21a41ebf3aa87e150902b2ec26f80}{00855}}\ \textcolor{preprocessor}{\#define\ AT91C\_US\_FILTER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 28\ )\ }\textcolor{comment}{/*\ (USART)\ Receive\ Line\ Filter\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00856}00856\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ US\_IER\ :\ (USART\ Offset:\ 0x8)\ Debug\ Unit\ Interrupt\ Enable\ Register\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00857}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a2ec4bfa2ed1550ba194557620bb0e2f9}{00857}}\ \textcolor{preprocessor}{\#define\ AT91C\_US\_RXBRK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 2\ )\ \ }\textcolor{comment}{/*\ (USART)\ Break\ Received/End\ of\ Break\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00858}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a5f33b22453ba10500116bee8cd01bb11}{00858}}\ \textcolor{preprocessor}{\#define\ AT91C\_US\_TIMEOUT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 8\ )\ \ }\textcolor{comment}{/*\ (USART)\ Receiver\ Time-\/out\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00859}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a55202f99005121a026698260e1fcc7a2}{00859}}\ \textcolor{preprocessor}{\#define\ AT91C\_US\_ITERATION\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 10\ )\ }\textcolor{comment}{/*\ (USART)\ Max\ number\ of\ Repetitions\ Reached\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00860}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a5b583db472780465fd7c12d56869e836}{00860}}\ \textcolor{preprocessor}{\#define\ AT91C\_US\_NACK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 13\ )\ }\textcolor{comment}{/*\ (USART)\ Non\ Acknowledge\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00861}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a8b12a4e70bafb2468ce3407cdc13ea02}{00861}}\ \textcolor{preprocessor}{\#define\ AT91C\_US\_RIIC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 16\ )\ }\textcolor{comment}{/*\ (USART)\ Ring\ INdicator\ Input\ Change\ Flag\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00862}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a500e29def8da7d0b281cf72e32d8e26b}{00862}}\ \textcolor{preprocessor}{\#define\ AT91C\_US\_DSRIC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 17\ )\ }\textcolor{comment}{/*\ (USART)\ Data\ Set\ Ready\ Input\ Change\ Flag\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00863}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_af59df6b9a33fefc9b38335560957ed38}{00863}}\ \textcolor{preprocessor}{\#define\ AT91C\_US\_DCDIC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 18\ )\ }\textcolor{comment}{/*\ (USART)\ Data\ Carrier\ Flag\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00864}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a1db34685cd82e7afb8a05927f7ad35aa}{00864}}\ \textcolor{preprocessor}{\#define\ AT91C\_US\_CTSIC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 19\ )\ }\textcolor{comment}{/*\ (USART)\ Clear\ To\ Send\ Input\ Change\ Flag\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00865}00865\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ US\_IDR\ :\ (USART\ Offset:\ 0xc)\ Debug\ Unit\ Interrupt\ Disable\ Register\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00866}00866\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ US\_IMR\ :\ (USART\ Offset:\ 0x10)\ Debug\ Unit\ Interrupt\ Mask\ Register\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00867}00867\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ US\_CSR\ :\ (USART\ Offset:\ 0x14)\ Debug\ Unit\ Channel\ Status\ Register\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00868}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a78aad73d3d671a4b4835ab8de978e454}{00868}}\ \textcolor{preprocessor}{\#define\ AT91C\_US\_RI\ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 20\ )\ \ \ }\textcolor{comment}{/*\ (USART)\ Image\ of\ RI\ Input\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00869}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aa175adb7c1f19272e1f480ce6010928f}{00869}}\ \textcolor{preprocessor}{\#define\ AT91C\_US\_DSR\ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 21\ )\ \ \ }\textcolor{comment}{/*\ (USART)\ Image\ of\ DSR\ Input\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00870}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a6c2a1ad3ab3043766411bb50e7e6a50b}{00870}}\ \textcolor{preprocessor}{\#define\ AT91C\_US\_DCD\ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 22\ )\ \ \ }\textcolor{comment}{/*\ (USART)\ Image\ of\ DCD\ Input\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00871}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a868e34a72467f269d9f054922b08b669}{00871}}\ \textcolor{preprocessor}{\#define\ AT91C\_US\_CTS\ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 23\ )\ \ \ }\textcolor{comment}{/*\ (USART)\ Image\ of\ CTS\ Input\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00872}00872\ }
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00873}00873\ \textcolor{comment}{/*\ *****************************************************************************\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00874}00874\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ SOFTWARE\ API\ DEFINITION\ \ FOR\ Synchronous\ Serial\ Controller\ Interface\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00875}00875\ \textcolor{comment}{/*\ *****************************************************************************\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00876}00876\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct\ }\mbox{\hyperlink{struct___a_t91_s___s_s_c}{\_AT91S\_SSC}}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00877}00877\ \{}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00878}00878\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_a8333a0d563246b070743867d7ee973be}{SSC\_CR}};\ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Control\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00879}00879\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_ad3108df745eed38dbacdf7af537e1e8b}{SSC\_CMR}};\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Clock\ Mode\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00880}00880\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___s_s_c_a693b96e74d50346a96aae2d31cbf1169}{Reserved0}}[\ 2\ ];\ \ \textcolor{comment}{/*\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00881}00881\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_a340d3b36fc4244bf799b45439e66c995}{SSC\_RCMR}};\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Receive\ Clock\ ModeRegister\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00882}00882\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_a3fb128790d1d6b4e9be45f80e8b201e7}{SSC\_RFMR}};\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Receive\ Frame\ Mode\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00883}00883\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_a3ee6649e3943ba66a740c5210e81c40a}{SSC\_TCMR}};\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Transmit\ Clock\ Mode\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00884}00884\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_aa862d4063504db595007b721590dd8a2}{SSC\_TFMR}};\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Transmit\ Frame\ Mode\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00885}00885\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_a475d96e9865411e21d337f1dfd56b059}{SSC\_RHR}};\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Receive\ Holding\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00886}00886\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_a5c51880f2cfda70338156a555eed1e16}{SSC\_THR}};\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Transmit\ Holding\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00887}00887\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___s_s_c_a092b8606a90cce33314e4d65d468e72c}{Reserved1}}[\ 2\ ];\ \ \textcolor{comment}{/*\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00888}00888\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_a631c19db5d36a13277cc8ba4b757e3e3}{SSC\_RSHR}};\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Receive\ Sync\ Holding\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00889}00889\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_a48081c1fa5413fd00f11f627fc97eb64}{SSC\_TSHR}};\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Transmit\ Sync\ Holding\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00890}00890\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___s_s_c_a24c5fdc79496c38c524aaf04e7f1f9a7}{Reserved2}}[\ 2\ ];\ \ \textcolor{comment}{/*\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00891}00891\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_a90a127c193bd864152a396f6b71218ae}{SSC\_SR}};\ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Status\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00892}00892\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_a9c4f7e1ade47bc88ab797dd56d863075}{SSC\_IER}};\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Interrupt\ Enable\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00893}00893\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_a808b994115af005bf8529aae4cc4b3fd}{SSC\_IDR}};\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Interrupt\ Disable\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00894}00894\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_a6b93450dd7362357ec0043f85c9cc56c}{SSC\_IMR}};\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Interrupt\ Mask\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00895}00895\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___s_s_c_ac6dd166602bbbde9b80d06065604af3a}{Reserved3}}[\ 44\ ];\ \textcolor{comment}{/*\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00896}00896\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_ab2d3b46a38e2a7290da46376be6db59b}{SSC\_RPR}};\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Receive\ Pointer\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00897}00897\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_a63bd8e8d0aa110debdab10aa03370600}{SSC\_RCR}};\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Receive\ Counter\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00898}00898\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_a4681441f3dca8575f8d989cc4b34154d}{SSC\_TPR}};\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Transmit\ Pointer\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00899}00899\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_a368b0ef7321235e9316078e4b725fa63}{SSC\_TCR}};\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Transmit\ Counter\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00900}00900\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_a7dfdbdb8d6805210a076a9c64cae28c6}{SSC\_RNPR}};\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Receive\ Next\ Pointer\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00901}00901\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_a90982c515d22a956d8759c330c212b07}{SSC\_RNCR}};\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Receive\ Next\ Counter\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00902}00902\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_adb2b8483e2a43e20f1922899e3456e03}{SSC\_TNPR}};\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Transmit\ Next\ Pointer\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00903}00903\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_ac95b3208d26eea6e6deb2d04b1151311}{SSC\_TNCR}};\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Transmit\ Next\ Counter\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00904}00904\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_a70d36d980f37d82af6c279119076ca73}{SSC\_PTCR}};\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ PDC\ Transfer\ Control\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00905}00905\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_ae098fb4b340cd405bc8b64e4a8466d93}{SSC\_PTSR}};\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ PDC\ Transfer\ Status\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00906}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a196274203c19a4f6d0aa6c05acd711ec}{00906}}\ \}\ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a129173d93ba228b7058135b73e11af75}{AT91S\_SSC}},\ *\ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a196274203c19a4f6d0aa6c05acd711ec}{AT91PS\_SSC}};}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00907}00907\ }
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00908}00908\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ SSC\_CR\ :\ (SSC\ Offset:\ 0x0)\ SSC\ Control\ Register\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00909}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aa7df2761c0ae4a46514d91b2586d0c0b}{00909}}\ \textcolor{preprocessor}{\#define\ AT91C\_SSC\_RXEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 0\ )\ \ \ }\textcolor{comment}{/*\ (SSC)\ Receive\ Enable\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00910}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aa071e5024c302d4051cb47cacaa48b70}{00910}}\ \textcolor{preprocessor}{\#define\ AT91C\_SSC\_RXDIS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 1\ )\ \ \ }\textcolor{comment}{/*\ (SSC)\ Receive\ Disable\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00911}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a57ac83bbf3f2b07e8852e4af21a98590}{00911}}\ \textcolor{preprocessor}{\#define\ AT91C\_SSC\_TXEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 8\ )\ \ \ }\textcolor{comment}{/*\ (SSC)\ Transmit\ Enable\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00912}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a98635a33b6c91953eb908c3bdb772ed3}{00912}}\ \textcolor{preprocessor}{\#define\ AT91C\_SSC\_TXDIS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 9\ )\ \ \ }\textcolor{comment}{/*\ (SSC)\ Transmit\ Disable\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00913}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a9633270e3ed0b135ee575e473af59923}{00913}}\ \textcolor{preprocessor}{\#define\ AT91C\_SSC\_SWRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 15\ )\ \ }\textcolor{comment}{/*\ (SSC)\ Software\ Reset\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00914}00914\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ SSC\_RCMR\ :\ (SSC\ Offset:\ 0x10)\ SSC\ Receive\ Clock\ Mode\ Register\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00915}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a9e6b3d5f9d5231a49474899822f082b5}{00915}}\ \textcolor{preprocessor}{\#define\ AT91C\_SSC\_CKS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x3\ <<\ 0\ )\ \ \ }\textcolor{comment}{/*\ (SSC)\ Receive/Transmit\ Clock\ Selection\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00916}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_af3b0d5267e547d14533fe6ab39735b71}{00916}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_SSC\_CKS\_DIV\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x0\ )\ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ (SSC)\ Divided\ Clock\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00917}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a91f865117049de686415648540bfbd17}{00917}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_SSC\_CKS\_TK\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ )\ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ (SSC)\ TK\ Clock\ signal\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00918}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a7abfd3e00e922c8d2c484aac620b5879}{00918}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_SSC\_CKS\_RK\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x2\ )\ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ (SSC)\ RK\ pin\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00919}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a24072139b3dd18a7a36aa249794aa226}{00919}}\ \textcolor{preprocessor}{\#define\ AT91C\_SSC\_CKO\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x7\ <<\ 2\ )\ \ \ }\textcolor{comment}{/*\ (SSC)\ Receive/Transmit\ Clock\ Output\ Mode\ Selection\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00920}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a0dbdf3ae9c352c6d4531acf0aa3aa0d7}{00920}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_SSC\_CKO\_NONE\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x0\ <<\ 2\ )\ \ \ }\textcolor{comment}{/*\ (SSC)\ Receive/Transmit\ Clock\ Output\ Mode:\ None\ RK\ pin:\ Input-\/only\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00921}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a12b31ce3f441bc9ad9e4f3afb3a9b511}{00921}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_SSC\_CKO\_CONTINUOUS\ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 2\ )\ \ \ }\textcolor{comment}{/*\ (SSC)\ Continuous\ Receive/Transmit\ Clock\ RK\ pin:\ Output\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00922}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a8ed1083dc80124599c9e85fe3fa600c2}{00922}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_SSC\_CKO\_DATA\_TX\ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x2\ <<\ 2\ )\ \ \ }\textcolor{comment}{/*\ (SSC)\ Receive/Transmit\ Clock\ only\ during\ data\ transfers\ RK\ pin:\ Output\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00923}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a2ccc913719c9e584d1c8a67f988696fb}{00923}}\ \textcolor{preprocessor}{\#define\ AT91C\_SSC\_CKI\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 5\ )\ \ \ }\textcolor{comment}{/*\ (SSC)\ Receive/Transmit\ Clock\ Inversion\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00924}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a4b085ac152c89d19d2119d4dbc4748d1}{00924}}\ \textcolor{preprocessor}{\#define\ AT91C\_SSC\_START\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0xF\ <<\ 8\ )\ \ \ }\textcolor{comment}{/*\ (SSC)\ Receive/Transmit\ Start\ Selection\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00925}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a4f26f9688127b54f12826cf647c5da7d}{00925}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_SSC\_START\_CONTINUOUS\ \ \ \ (\ (\ unsigned\ int\ )\ 0x0\ <<\ 8\ )\ \ \ }\textcolor{comment}{/*\ (SSC)\ Continuous,\ as\ soon\ as\ the\ receiver\ is\ enabled,\ and\ immediately\ after\ the\ end\ of\ transfer\ of\ the\ previous\ data.\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00926}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a90707e309129adcae1a4ef93e66b4667}{00926}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_SSC\_START\_TX\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 8\ )\ \ \ }\textcolor{comment}{/*\ (SSC)\ Transmit/Receive\ start\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00927}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a047db59e34c88b4624217e34e45f3786}{00927}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_SSC\_START\_LOW\_RF\ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x2\ <<\ 8\ )\ \ \ }\textcolor{comment}{/*\ (SSC)\ Detection\ of\ a\ low\ level\ on\ RF\ input\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00928}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_af6987f76f45123f2eb48b4a22287407a}{00928}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_SSC\_START\_HIGH\_RF\ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x3\ <<\ 8\ )\ \ \ }\textcolor{comment}{/*\ (SSC)\ Detection\ of\ a\ high\ level\ on\ RF\ input\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00929}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_afd4e58b365fb2e0c3a584f83c4a51706}{00929}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_SSC\_START\_FALL\_RF\ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x4\ <<\ 8\ )\ \ \ }\textcolor{comment}{/*\ (SSC)\ Detection\ of\ a\ falling\ edge\ on\ RF\ input\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00930}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aeca4c3425f3a4b2da6dc816387833236}{00930}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_SSC\_START\_RISE\_RF\ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x5\ <<\ 8\ )\ \ \ }\textcolor{comment}{/*\ (SSC)\ Detection\ of\ a\ rising\ edge\ on\ RF\ input\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00931}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ae7fd48e4a61e1b64933f02f2cb3dabff}{00931}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_SSC\_START\_LEVEL\_RF\ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x6\ <<\ 8\ )\ \ \ }\textcolor{comment}{/*\ (SSC)\ Detection\ of\ any\ level\ change\ on\ RF\ input\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00932}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a556c5e6e3baaf31bb0a3d02a64caf930}{00932}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_SSC\_START\_EDGE\_RF\ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x7\ <<\ 8\ )\ \ \ }\textcolor{comment}{/*\ (SSC)\ Detection\ of\ any\ edge\ on\ RF\ input\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00933}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a7fbcc0ca211fd65164db6e7f2b8e1db4}{00933}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_SSC\_START\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x8\ <<\ 8\ )\ \ \ }\textcolor{comment}{/*\ (SSC)\ Compare\ 0\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00934}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a8a4c629d363ed4f14b05873023f65242}{00934}}\ \textcolor{preprocessor}{\#define\ AT91C\_SSC\_STTDLY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0xFF\ <<\ 16\ )\ }\textcolor{comment}{/*\ (SSC)\ Receive/Transmit\ Start\ Delay\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00935}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a5591a1d593f1a8cb1a37a02ed1f118dd}{00935}}\ \textcolor{preprocessor}{\#define\ AT91C\_SSC\_PERIOD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0xFF\ <<\ 24\ )\ }\textcolor{comment}{/*\ (SSC)\ Receive/Transmit\ Period\ Divider\ Selection\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00936}00936\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ SSC\_RFMR\ :\ (SSC\ Offset:\ 0x14)\ SSC\ Receive\ Frame\ Mode\ Register\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00937}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aebfe3d53df7cd7457d21b8e7f577031e}{00937}}\ \textcolor{preprocessor}{\#define\ AT91C\_SSC\_DATLEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1F\ <<\ 0\ )\ \ }\textcolor{comment}{/*\ (SSC)\ Data\ Length\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00938}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a041f3a41034bc6b75137170b81747d0c}{00938}}\ \textcolor{preprocessor}{\#define\ AT91C\_SSC\_LOOP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 5\ )\ \ \ }\textcolor{comment}{/*\ (SSC)\ Loop\ Mode\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00939}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a934f2e5cc17964df08cf48c89913bfbe}{00939}}\ \textcolor{preprocessor}{\#define\ AT91C\_SSC\_MSBF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 7\ )\ \ \ }\textcolor{comment}{/*\ (SSC)\ Most\ Significant\ Bit\ First\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00940}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_acc9a2e81348cda02f7ebd988a44a2453}{00940}}\ \textcolor{preprocessor}{\#define\ AT91C\_SSC\_DATNB\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0xF\ <<\ 8\ )\ \ \ }\textcolor{comment}{/*\ (SSC)\ Data\ Number\ per\ Frame\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00941}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a6583880582b7d73e3f014e218b83e844}{00941}}\ \textcolor{preprocessor}{\#define\ AT91C\_SSC\_FSLEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0xF\ <<\ 16\ )\ \ }\textcolor{comment}{/*\ (SSC)\ Receive/Transmit\ Frame\ Sync\ length\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00942}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aebae2d8d8c6dfda036da6c983c553a24}{00942}}\ \textcolor{preprocessor}{\#define\ AT91C\_SSC\_FSOS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x7\ <<\ 20\ )\ \ }\textcolor{comment}{/*\ (SSC)\ Receive/Transmit\ Frame\ Sync\ Output\ Selection\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00943}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a5ed0c5f75224acc7fc446a37bab08047}{00943}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_SSC\_FSOS\_NONE\ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x0\ <<\ 20\ )\ \ }\textcolor{comment}{/*\ (SSC)\ Selected\ Receive/Transmit\ Frame\ Sync\ Signal:\ None\ RK\ pin\ Input-\/only\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00944}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a27e019b859556184fb783c6efd30b8b1}{00944}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_SSC\_FSOS\_NEGATIVE\ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 20\ )\ \ }\textcolor{comment}{/*\ (SSC)\ Selected\ Receive/Transmit\ Frame\ Sync\ Signal:\ Negative\ Pulse\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00945}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a57270f9a9cc51b04afb30086fa4a3bb7}{00945}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_SSC\_FSOS\_POSITIVE\ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x2\ <<\ 20\ )\ \ }\textcolor{comment}{/*\ (SSC)\ Selected\ Receive/Transmit\ Frame\ Sync\ Signal:\ Positive\ Pulse\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00946}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ae16b1194e6d76a21e5842a168ce60c67}{00946}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_SSC\_FSOS\_LOW\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x3\ <<\ 20\ )\ \ }\textcolor{comment}{/*\ (SSC)\ Selected\ Receive/Transmit\ Frame\ Sync\ Signal:\ Driver\ Low\ during\ data\ transfer\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00947}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a010d88ba3e69717538818da4e93da453}{00947}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_SSC\_FSOS\_HIGH\ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x4\ <<\ 20\ )\ \ }\textcolor{comment}{/*\ (SSC)\ Selected\ Receive/Transmit\ Frame\ Sync\ Signal:\ Driver\ High\ during\ data\ transfer\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00948}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a22f83ee68e0dd03aa8175a4a2c6ee48c}{00948}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_SSC\_FSOS\_TOGGLE\ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x5\ <<\ 20\ )\ \ }\textcolor{comment}{/*\ (SSC)\ Selected\ Receive/Transmit\ Frame\ Sync\ Signal:\ Toggling\ at\ each\ start\ of\ data\ transfer\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00949}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_abb16b227b07b73970fc7643a8e2c2677}{00949}}\ \textcolor{preprocessor}{\#define\ AT91C\_SSC\_FSEDGE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 24\ )\ \ }\textcolor{comment}{/*\ (SSC)\ Frame\ Sync\ Edge\ Detection\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00950}00950\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ SSC\_TCMR\ :\ (SSC\ Offset:\ 0x18)\ SSC\ Transmit\ Clock\ Mode\ Register\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00951}00951\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ SSC\_TFMR\ :\ (SSC\ Offset:\ 0x1c)\ SSC\ Transmit\ Frame\ Mode\ Register\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00952}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_abffd823a26b0bdc8736d168b7b29b2ae}{00952}}\ \textcolor{preprocessor}{\#define\ AT91C\_SSC\_DATDEF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 5\ )\ \ }\textcolor{comment}{/*\ (SSC)\ Data\ Default\ Value\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00953}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a928cb94b3d4345577eb71a0384f1e2b1}{00953}}\ \textcolor{preprocessor}{\#define\ AT91C\_SSC\_FSDEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 23\ )\ }\textcolor{comment}{/*\ (SSC)\ Frame\ Sync\ Data\ Enable\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00954}00954\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ SSC\_SR\ :\ (SSC\ Offset:\ 0x40)\ SSC\ Status\ Register\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00955}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_afa0220dcd9f6cb602a72e0c594589c6b}{00955}}\ \textcolor{preprocessor}{\#define\ AT91C\_SSC\_TXRDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 0\ )\ \ }\textcolor{comment}{/*\ (SSC)\ Transmit\ Ready\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00956}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a3e83e20c81520ec24b1f2d58a623410b}{00956}}\ \textcolor{preprocessor}{\#define\ AT91C\_SSC\_TXEMPTY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 1\ )\ \ }\textcolor{comment}{/*\ (SSC)\ Transmit\ Empty\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00957}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a94576c033a97680baef94a239ff51457}{00957}}\ \textcolor{preprocessor}{\#define\ AT91C\_SSC\_ENDTX\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 2\ )\ \ }\textcolor{comment}{/*\ (SSC)\ End\ Of\ Transmission\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00958}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a79bb1798c375e73a0ee053722fa6b9b6}{00958}}\ \textcolor{preprocessor}{\#define\ AT91C\_SSC\_TXBUFE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 3\ )\ \ }\textcolor{comment}{/*\ (SSC)\ Transmit\ Buffer\ Empty\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00959}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a0943564de8f25d715a60277a1138ef85}{00959}}\ \textcolor{preprocessor}{\#define\ AT91C\_SSC\_RXRDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 4\ )\ \ }\textcolor{comment}{/*\ (SSC)\ Receive\ Ready\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00960}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a97cb0b39454b8384237dbd20a3d280d7}{00960}}\ \textcolor{preprocessor}{\#define\ AT91C\_SSC\_OVRUN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 5\ )\ \ }\textcolor{comment}{/*\ (SSC)\ Receive\ Overrun\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00961}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a9f6a5f61fd3b42b7dada79d281d1cca8}{00961}}\ \textcolor{preprocessor}{\#define\ AT91C\_SSC\_ENDRX\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 6\ )\ \ }\textcolor{comment}{/*\ (SSC)\ End\ of\ Reception\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00962}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a89870caf2f23d997e01a5b7f61b09261}{00962}}\ \textcolor{preprocessor}{\#define\ AT91C\_SSC\_RXBUFF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 7\ )\ \ }\textcolor{comment}{/*\ (SSC)\ Receive\ Buffer\ Full\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00963}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a00b33f71ce89a3d1482901b72a4b020f}{00963}}\ \textcolor{preprocessor}{\#define\ AT91C\_SSC\_TXSYN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 10\ )\ }\textcolor{comment}{/*\ (SSC)\ Transmit\ Sync\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00964}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_adf5fa0d604e3edb42ac7dff9fd8d172a}{00964}}\ \textcolor{preprocessor}{\#define\ AT91C\_SSC\_RXSYN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 11\ )\ }\textcolor{comment}{/*\ (SSC)\ Receive\ Sync\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00965}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ab5ed21f902c53a28156aef969036856c}{00965}}\ \textcolor{preprocessor}{\#define\ AT91C\_SSC\_TXENA\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 16\ )\ }\textcolor{comment}{/*\ (SSC)\ Transmit\ Enable\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00966}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a8c6cc1f5eda5e84ed1b5030f90de8c55}{00966}}\ \textcolor{preprocessor}{\#define\ AT91C\_SSC\_RXENA\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 17\ )\ }\textcolor{comment}{/*\ (SSC)\ Receive\ Enable\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00967}00967\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ SSC\_IER\ :\ (SSC\ Offset:\ 0x44)\ SSC\ Interrupt\ Enable\ Register\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00968}00968\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ SSC\_IDR\ :\ (SSC\ Offset:\ 0x48)\ SSC\ Interrupt\ Disable\ Register\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00969}00969\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ SSC\_IMR\ :\ (SSC\ Offset:\ 0x4c)\ SSC\ Interrupt\ Mask\ Register\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00970}00970\ }
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00971}00971\ \textcolor{comment}{/*\ *****************************************************************************\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00972}00972\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ SOFTWARE\ API\ DEFINITION\ \ FOR\ Two-\/wire\ Interface\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00973}00973\ \textcolor{comment}{/*\ *****************************************************************************\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00974}00974\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct\ }\mbox{\hyperlink{struct___a_t91_s___t_w_i}{\_AT91S\_TWI}}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00975}00975\ \{}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00976}00976\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_a02b3d1b1a042abb22c9de7bb29298911}{TWI\_CR}};\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Control\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00977}00977\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_ad8d84be2df06ad45ecf3542a47af9ba1}{TWI\_MMR}};\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Master\ Mode\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00978}00978\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___t_w_i_a4d9b9a25483c9b95c55027ddc4717773}{Reserved0}}[\ 1\ ];\ \textcolor{comment}{/*\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00979}00979\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_a8bead1fd15629dfaa03bcecaed7bd805}{TWI\_IADR}};\ \ \ \ \ \ \ \textcolor{comment}{/*\ Internal\ Address\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00980}00980\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_ab596a5d1047574a8e0e6f28af3819bbd}{TWI\_CWGR}};\ \ \ \ \ \ \ \textcolor{comment}{/*\ Clock\ Waveform\ Generator\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00981}00981\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___t_w_i_a9595ca6a765b0a41c421ae38eff5a802}{Reserved1}}[\ 3\ ];\ \textcolor{comment}{/*\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00982}00982\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_ace05219303a4d04f60d0667e05cc203a}{TWI\_SR}};\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Status\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00983}00983\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_acd0b43819e666d118cc878ded56bb806}{TWI\_IER}};\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Interrupt\ Enable\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00984}00984\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_a3b24e0af67309bddaf69254fc506d5b3}{TWI\_IDR}};\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Interrupt\ Disable\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00985}00985\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_a628dad2c0cd19a9ead7e62d30d5f0468}{TWI\_IMR}};\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Interrupt\ Mask\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00986}00986\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_a10ec126222ab67b1b0d4d45a12bfce86}{TWI\_RHR}};\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Receive\ Holding\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00987}00987\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_a4b03a7b68ca09ea527c41c27eb79b885}{TWI\_THR}};\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Transmit\ Holding\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00988}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a154ef2ddb0c9134565eeba5f37cce5cd}{00988}}\ \}\ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a00c99bbb5e11146c53d1f2d0fb8ec9f8}{AT91S\_TWI}},\ *\ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a154ef2ddb0c9134565eeba5f37cce5cd}{AT91PS\_TWI}};}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00989}00989\ }
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00990}00990\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ TWI\_CR\ :\ (TWI\ Offset:\ 0x0)\ TWI\ Control\ Register\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00991}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a65d3781517ef6df35e4858dc60370c6d}{00991}}\ \textcolor{preprocessor}{\#define\ AT91C\_TWI\_START\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 0\ )\ \ \ }\textcolor{comment}{/*\ (TWI)\ Send\ a\ START\ Condition\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00992}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a5e464d6e72b1bb1c919dc94f5a4e9a19}{00992}}\ \textcolor{preprocessor}{\#define\ AT91C\_TWI\_STOP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 1\ )\ \ \ }\textcolor{comment}{/*\ (TWI)\ Send\ a\ STOP\ Condition\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00993}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a57e54d515cf6271cb8c3370cb6f2decb}{00993}}\ \textcolor{preprocessor}{\#define\ AT91C\_TWI\_MSEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 2\ )\ \ \ }\textcolor{comment}{/*\ (TWI)\ TWI\ Master\ Transfer\ Enabled\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00994}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a9164ccbd0f08ec84953f634aff3b4c54}{00994}}\ \textcolor{preprocessor}{\#define\ AT91C\_TWI\_MSDIS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 3\ )\ \ \ }\textcolor{comment}{/*\ (TWI)\ TWI\ Master\ Transfer\ Disabled\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00995}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a062994c3d4283286adf67c183dbee328}{00995}}\ \textcolor{preprocessor}{\#define\ AT91C\_TWI\_SWRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 7\ )\ \ \ }\textcolor{comment}{/*\ (TWI)\ Software\ Reset\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00996}00996\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ TWI\_MMR\ :\ (TWI\ Offset:\ 0x4)\ TWI\ Master\ Mode\ Register\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00997}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a1f25cd146fba43daf62840aea54c34aa}{00997}}\ \textcolor{preprocessor}{\#define\ AT91C\_TWI\_IADRSZ\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x3\ <<\ 8\ )\ \ \ }\textcolor{comment}{/*\ (TWI)\ Internal\ Device\ Address\ Size\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00998}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a4c065357c9430fa52f135d653b243ee3}{00998}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_TWI\_IADRSZ\_NO\ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x0\ <<\ 8\ )\ \ \ }\textcolor{comment}{/*\ (TWI)\ No\ internal\ device\ address\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l00999}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a5268dfd7f7bdcee41e811b5c90ce4c3f}{00999}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_TWI\_IADRSZ\_1\_BYTE\ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 8\ )\ \ \ }\textcolor{comment}{/*\ (TWI)\ One-\/byte\ internal\ device\ address\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01000}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a690289c1337ae72208f79d00d11f51f2}{01000}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_TWI\_IADRSZ\_2\_BYTE\ \ \ \ (\ (\ unsigned\ int\ )\ 0x2\ <<\ 8\ )\ \ \ }\textcolor{comment}{/*\ (TWI)\ Two-\/byte\ internal\ device\ address\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01001}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a26d31e1aaffcdb5383f9ad995e757ce8}{01001}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_TWI\_IADRSZ\_3\_BYTE\ \ \ \ (\ (\ unsigned\ int\ )\ 0x3\ <<\ 8\ )\ \ \ }\textcolor{comment}{/*\ (TWI)\ Three-\/byte\ internal\ device\ address\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01002}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_adb131e2f68f4b950a176ac7e436d2378}{01002}}\ \textcolor{preprocessor}{\#define\ AT91C\_TWI\_MREAD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 12\ )\ \ }\textcolor{comment}{/*\ (TWI)\ Master\ Read\ Direction\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01003}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_af3d4421d7e164c2e7be47890f9701d2f}{01003}}\ \textcolor{preprocessor}{\#define\ AT91C\_TWI\_DADR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x7F\ <<\ 16\ )\ }\textcolor{comment}{/*\ (TWI)\ Device\ Address\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01004}01004\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ TWI\_CWGR\ :\ (TWI\ Offset:\ 0x10)\ TWI\ Clock\ Waveform\ Generator\ Register\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01005}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a8ca43517fea8374f62e0e9e356dcf851}{01005}}\ \textcolor{preprocessor}{\#define\ AT91C\_TWI\_CLDIV\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0xFF\ <<\ 0\ )\ \ }\textcolor{comment}{/*\ (TWI)\ Clock\ Low\ Divider\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01006}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a1bd7d67abfe3f76283cc892ec6de333d}{01006}}\ \textcolor{preprocessor}{\#define\ AT91C\_TWI\_CHDIV\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0xFF\ <<\ 8\ )\ \ }\textcolor{comment}{/*\ (TWI)\ Clock\ High\ Divider\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01007}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a7825a75dd307f7fe4d31996276f8fa0d}{01007}}\ \textcolor{preprocessor}{\#define\ AT91C\_TWI\_CKDIV\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x7\ <<\ 16\ )\ \ }\textcolor{comment}{/*\ (TWI)\ Clock\ Divider\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01008}01008\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ TWI\_SR\ :\ (TWI\ Offset:\ 0x20)\ TWI\ Status\ Register\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01009}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aae36af808d245102ba025846f22ab6d5}{01009}}\ \textcolor{preprocessor}{\#define\ AT91C\_TWI\_TXCOMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 0\ )\ \ \ }\textcolor{comment}{/*\ (TWI)\ Transmission\ Completed\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01010}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a5dc8759ecbd21842df75d82d1694c1a7}{01010}}\ \textcolor{preprocessor}{\#define\ AT91C\_TWI\_RXRDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 1\ )\ \ \ }\textcolor{comment}{/*\ (TWI)\ Receive\ holding\ register\ ReaDY\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01011}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a09539cd95a16cd31c083baa11a9131e2}{01011}}\ \textcolor{preprocessor}{\#define\ AT91C\_TWI\_TXRDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 2\ )\ \ \ }\textcolor{comment}{/*\ (TWI)\ Transmit\ holding\ register\ ReaDY\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01012}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a209a95835a9ac055170b6d99d4d9d2b5}{01012}}\ \textcolor{preprocessor}{\#define\ AT91C\_TWI\_OVRE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 6\ )\ \ \ }\textcolor{comment}{/*\ (TWI)\ Overrun\ Error\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01013}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a9d6fc48c612316cd17f298dea509a72c}{01013}}\ \textcolor{preprocessor}{\#define\ AT91C\_TWI\_UNRE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 7\ )\ \ \ }\textcolor{comment}{/*\ (TWI)\ Underrun\ Error\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01014}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a83fcbf48dfd5911539f04053f5945583}{01014}}\ \textcolor{preprocessor}{\#define\ AT91C\_TWI\_NACK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 8\ )\ \ \ }\textcolor{comment}{/*\ (TWI)\ Not\ Acknowledged\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01015}01015\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ TWI\_IER\ :\ (TWI\ Offset:\ 0x24)\ TWI\ Interrupt\ Enable\ Register\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01016}01016\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ TWI\_IDR\ :\ (TWI\ Offset:\ 0x28)\ TWI\ Interrupt\ Disable\ Register\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01017}01017\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ TWI\_IMR\ :\ (TWI\ Offset:\ 0x2c)\ TWI\ Interrupt\ Mask\ Register\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01018}01018\ }
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01019}01019\ \textcolor{comment}{/*\ *****************************************************************************\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01020}01020\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ SOFTWARE\ API\ DEFINITION\ \ FOR\ PWMC\ Channel\ Interface\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01021}01021\ \textcolor{comment}{/*\ *****************************************************************************\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01022}01022\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct\ }\mbox{\hyperlink{struct___a_t91_s___p_w_m_c___c_h}{\_AT91S\_PWMC\_CH}}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01023}01023\ \{}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01024}01024\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_a632034948348ad1713e632dc47e1a593}{PWMC\_CMR}};\ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Channel\ Mode\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01025}01025\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_a3ad338103b89eae5a7ad6eb49c879cac}{PWMC\_CDTYR}};\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Channel\ Duty\ Cycle\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01026}01026\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_aa58744eced11c0ecee4daf466a3b6076}{PWMC\_CPRDR}};\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Channel\ Period\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01027}01027\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_a743e65c6c68770b8bf204e7c75732d54}{PWMC\_CCNTR}};\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Channel\ Counter\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01028}01028\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_ad84c452b64f96f59b46cc8f1d67f6818}{PWMC\_CUPDR}};\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Channel\ Update\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01029}01029\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_a36f3eaa4231551e9ac9f722c67e8e60a}{PWMC\_Reserved}}[\ 3\ ];\ \textcolor{comment}{/*\ Reserved\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01030}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a725dc103d711fd915394f531b42e07f8}{01030}}\ \}\ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a2aa49057c650a9a789eb8213d817d850}{AT91S\_PWMC\_CH}},\ *\ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a725dc103d711fd915394f531b42e07f8}{AT91PS\_PWMC\_CH}};}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01031}01031\ }
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01032}01032\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ PWMC\_CMR\ :\ (PWMC\_CH\ Offset:\ 0x0)\ PWMC\ Channel\ Mode\ Register\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01033}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a92111764b223a0bf7305ec4693a80584}{01033}}\ \textcolor{preprocessor}{\#define\ AT91C\_PWMC\_CPRE\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0xF\ <<\ 0\ )\ \ }\textcolor{comment}{/*\ (PWMC\_CH)\ Channel\ Pre-\/scaler\ :\ PWMC\_CLKx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01034}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a5016eb27e1ccdbcc0957873d46ec017a}{01034}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_PWMC\_CPRE\_MCK\ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x0\ )\ \ \ \ \ \ \ }\textcolor{comment}{/*\ (PWMC\_CH)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01035}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a5ef05931cd8d7c9c6239b82138e4ff22}{01035}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_PWMC\_CPRE\_MCKA\ \ \ \ (\ (\ unsigned\ int\ )\ 0xB\ )\ \ \ \ \ \ \ }\textcolor{comment}{/*\ (PWMC\_CH)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01036}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a5d72dd7e4351fcc2cea8ad191ef93e70}{01036}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_PWMC\_CPRE\_MCKB\ \ \ \ (\ (\ unsigned\ int\ )\ 0xC\ )\ \ \ \ \ \ \ }\textcolor{comment}{/*\ (PWMC\_CH)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01037}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a5343cdc8e24a06313c79c396e5e05007}{01037}}\ \textcolor{preprocessor}{\#define\ AT91C\_PWMC\_CALG\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 8\ )\ \ }\textcolor{comment}{/*\ (PWMC\_CH)\ Channel\ Alignment\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01038}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a980337fe08cff463cf4b907afbf94b5b}{01038}}\ \textcolor{preprocessor}{\#define\ AT91C\_PWMC\_CPOL\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 9\ )\ \ }\textcolor{comment}{/*\ (PWMC\_CH)\ Channel\ Polarity\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01039}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a52d089832ea954b3970fe3fa613871a4}{01039}}\ \textcolor{preprocessor}{\#define\ AT91C\_PWMC\_CPD\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 10\ )\ }\textcolor{comment}{/*\ (PWMC\_CH)\ Channel\ Update\ Period\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01040}01040\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ PWMC\_CDTYR\ :\ (PWMC\_CH\ Offset:\ 0x4)\ PWMC\ Channel\ Duty\ Cycle\ Register\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01041}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ac334ec5d6b396e653abffe96a8d42904}{01041}}\ \textcolor{preprocessor}{\#define\ AT91C\_PWMC\_CDTY\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x0\ <<\ 0\ )\ \ }\textcolor{comment}{/*\ (PWMC\_CH)\ Channel\ Duty\ Cycle\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01042}01042\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ PWMC\_CPRDR\ :\ (PWMC\_CH\ Offset:\ 0x8)\ PWMC\ Channel\ Period\ Register\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01043}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a87acdedf8ce9be836d024cfa1b213af0}{01043}}\ \textcolor{preprocessor}{\#define\ AT91C\_PWMC\_CPRD\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x0\ <<\ 0\ )\ \ }\textcolor{comment}{/*\ (PWMC\_CH)\ Channel\ Period\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01044}01044\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ PWMC\_CCNTR\ :\ (PWMC\_CH\ Offset:\ 0xc)\ PWMC\ Channel\ Counter\ Register\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01045}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_afb29e1cc4a83bb7c7fe7f7481b47920b}{01045}}\ \textcolor{preprocessor}{\#define\ AT91C\_PWMC\_CCNT\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x0\ <<\ 0\ )\ \ }\textcolor{comment}{/*\ (PWMC\_CH)\ Channel\ Counter\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01046}01046\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ PWMC\_CUPDR\ :\ (PWMC\_CH\ Offset:\ 0x10)\ PWMC\ Channel\ Update\ Register\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01047}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aee1a0a02872a39bf134892ec37efafac}{01047}}\ \textcolor{preprocessor}{\#define\ AT91C\_PWMC\_CUPD\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x0\ <<\ 0\ )\ \ }\textcolor{comment}{/*\ (PWMC\_CH)\ Channel\ Update\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01048}01048\ }
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01049}01049\ \textcolor{comment}{/*\ *****************************************************************************\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01050}01050\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ SOFTWARE\ API\ DEFINITION\ \ FOR\ Pulse\ Width\ Modulation\ Controller\ Interface\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01051}01051\ \textcolor{comment}{/*\ *****************************************************************************\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01052}01052\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct\ }\mbox{\hyperlink{struct___a_t91_s___p_w_m_c}{\_AT91S\_PWMC}}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01053}01053\ \{}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01054}01054\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_afc236ccdfde1b75798af8efac0a3882b}{PWMC\_MR}};\ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ PWMC\ Mode\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01055}01055\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_a9c4ed222ead736e732914168ced7b5ed}{PWMC\_ENA}};\ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ PWMC\ Enable\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01056}01056\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_a3541a68d876ed13805b8eebdea37d557}{PWMC\_DIS}};\ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ PWMC\ Disable\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01057}01057\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_ac77d514f3dd8679c6122e7b232045b42}{PWMC\_SR}};\ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ PWMC\ Status\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01058}01058\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_a4427bc86b9c7afed97310c78a6f0fb35}{PWMC\_IER}};\ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ PWMC\ Interrupt\ Enable\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01059}01059\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_a7028938d7e75a5c678c434eb818dbbad}{PWMC\_IDR}};\ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ PWMC\ Interrupt\ Disable\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01060}01060\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_ab9351d5f1a187070b0996b81144ea5e4}{PWMC\_IMR}};\ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ PWMC\ Interrupt\ Mask\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01061}01061\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_a7bbbd577e073a0765a21a6951068ffa1}{PWMC\_ISR}};\ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ PWMC\ Interrupt\ Status\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01062}01062\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___p_w_m_c_a1baa67c9707aeee68147f9d39fa6fb4e}{Reserved0}}[\ 55\ ];\ \ \ \textcolor{comment}{/*\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01063}01063\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_acd999344c479583f3c398ec7e1c7daa8}{PWMC\_VR}};\ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ PWMC\ Version\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01064}01064\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___p_w_m_c_ac122daa3cb4b2bf33d016fc54dab8fff}{Reserved1}}[\ 64\ ];\ \ \ \textcolor{comment}{/*\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01065}01065\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a2aa49057c650a9a789eb8213d817d850}{AT91S\_PWMC\_CH}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_ad4ab53b0d2b14679ab61b334ab29c4b9}{PWMC\_CH}}[\ 4\ ];\ \textcolor{comment}{/*\ PWMC\ Channel\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01066}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_af60e80f41df05b48b2644ef68f03e8cc}{01066}}\ \}\ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a8f2b07eb280e2593187d56cf40fd4e1c}{AT91S\_PWMC}},\ *\ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_af60e80f41df05b48b2644ef68f03e8cc}{AT91PS\_PWMC}};}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01067}01067\ }
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01068}01068\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ PWMC\_MR\ :\ (PWMC\ Offset:\ 0x0)\ PWMC\ Mode\ Register\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01069}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a3108f527efb1a0026e7a5bd7dbaf4613}{01069}}\ \textcolor{preprocessor}{\#define\ AT91C\_PWMC\_DIVA\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0xFF\ <<\ 0\ )\ \ }\textcolor{comment}{/*\ (PWMC)\ CLKA\ divide\ factor.\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01070}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a9cbbd9f834ebf9858a6097cf5af5e63a}{01070}}\ \textcolor{preprocessor}{\#define\ AT91C\_PWMC\_PREA\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0xF\ <<\ 8\ )\ \ \ }\textcolor{comment}{/*\ (PWMC)\ Divider\ Input\ Clock\ Prescaler\ A\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01071}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a477e34e6f4e44028a66672fae268c633}{01071}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_PWMC\_PREA\_MCK\ \ \ \ (\ (\ unsigned\ int\ )\ 0x0\ <<\ 8\ )\ \ \ }\textcolor{comment}{/*\ (PWMC)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01072}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ad34024a5488dc9ccbf410b85489eac28}{01072}}\ \textcolor{preprocessor}{\#define\ AT91C\_PWMC\_DIVB\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0xFF\ <<\ 16\ )\ }\textcolor{comment}{/*\ (PWMC)\ CLKB\ divide\ factor.\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01073}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a307a50fad99227683ab61e7be70d50cf}{01073}}\ \textcolor{preprocessor}{\#define\ AT91C\_PWMC\_PREB\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0xF\ <<\ 24\ )\ \ }\textcolor{comment}{/*\ (PWMC)\ Divider\ Input\ Clock\ Prescaler\ B\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01074}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a7900e3d28d1888130f9f70c954e6424a}{01074}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_PWMC\_PREB\_MCK\ \ \ \ (\ (\ unsigned\ int\ )\ 0x0\ <<\ 24\ )\ \ }\textcolor{comment}{/*\ (PWMC)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01075}01075\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ PWMC\_ENA\ :\ (PWMC\ Offset:\ 0x4)\ PWMC\ Enable\ Register\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01076}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a4ca7975eb170ea029255aa13efe63908}{01076}}\ \textcolor{preprocessor}{\#define\ AT91C\_PWMC\_CHID0\ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 0\ )\ \ \ }\textcolor{comment}{/*\ (PWMC)\ Channel\ ID\ 0\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01077}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aa41d6106e3fe0a8366622de6bdbec2a8}{01077}}\ \textcolor{preprocessor}{\#define\ AT91C\_PWMC\_CHID1\ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 1\ )\ \ \ }\textcolor{comment}{/*\ (PWMC)\ Channel\ ID\ 1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01078}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a07679c8f5c52bb41c9317a2213f48dd4}{01078}}\ \textcolor{preprocessor}{\#define\ AT91C\_PWMC\_CHID2\ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 2\ )\ \ \ }\textcolor{comment}{/*\ (PWMC)\ Channel\ ID\ 2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01079}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ad9b989525e43ef5fcdb9eca00a9c4f75}{01079}}\ \textcolor{preprocessor}{\#define\ AT91C\_PWMC\_CHID3\ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 3\ )\ \ \ }\textcolor{comment}{/*\ (PWMC)\ Channel\ ID\ 3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01080}01080\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ PWMC\_DIS\ :\ (PWMC\ Offset:\ 0x8)\ PWMC\ Disable\ Register\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01081}01081\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ PWMC\_SR\ :\ (PWMC\ Offset:\ 0xc)\ PWMC\ Status\ Register\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01082}01082\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ PWMC\_IER\ :\ (PWMC\ Offset:\ 0x10)\ PWMC\ Interrupt\ Enable\ Register\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01083}01083\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ PWMC\_IDR\ :\ (PWMC\ Offset:\ 0x14)\ PWMC\ Interrupt\ Disable\ Register\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01084}01084\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ PWMC\_IMR\ :\ (PWMC\ Offset:\ 0x18)\ PWMC\ Interrupt\ Mask\ Register\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01085}01085\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ PWMC\_ISR\ :\ (PWMC\ Offset:\ 0x1c)\ PWMC\ Interrupt\ Status\ Register\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01086}01086\ }
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01087}01087\ \textcolor{comment}{/*\ *****************************************************************************\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01088}01088\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ SOFTWARE\ API\ DEFINITION\ \ FOR\ USB\ Device\ Interface\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01089}01089\ \textcolor{comment}{/*\ *****************************************************************************\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01090}01090\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct\ }\mbox{\hyperlink{struct___a_t91_s___u_d_p}{\_AT91S\_UDP}}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01091}01091\ \{}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01092}01092\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_a51622153ab12def47cee4fec1481c907}{UDP\_NUM}};\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Frame\ Number\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01093}01093\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_affc85b88cdcce4495ede1b37136357aa}{UDP\_GLBSTATE}};\ \ \ \textcolor{comment}{/*\ Global\ State\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01094}01094\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_a52592f8077f321361452d452d2723b02}{UDP\_FADDR}};\ \ \ \ \ \ \textcolor{comment}{/*\ Function\ Address\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01095}01095\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___u_d_p_a21ec9d439f9a93d433e51086767e9027}{Reserved0}}[\ 1\ ];\ \textcolor{comment}{/*\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01096}01096\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_a2b63ab7e8b1f4726fb8a211838d941c0}{UDP\_IER}};\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Interrupt\ Enable\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01097}01097\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_a2abda30a7a18b86a0c6477929d679883}{UDP\_IDR}};\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Interrupt\ Disable\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01098}01098\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_af5e3f9aaceb184fd30e7a932ae660a8c}{UDP\_IMR}};\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Interrupt\ Mask\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01099}01099\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_a9ca9094c349a63d856deba6ece29b9bf}{UDP\_ISR}};\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Interrupt\ Status\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01100}01100\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_a613322f90ce4686f342e99dfc9777483}{UDP\_ICR}};\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Interrupt\ Clear\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01101}01101\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___u_d_p_a269c69151e7a68327cfc230b3f694508}{Reserved1}}[\ 1\ ];\ \textcolor{comment}{/*\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01102}01102\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_a1995fa785edfc74696def269afe17e5b}{UDP\_RSTEP}};\ \ \ \ \ \ \textcolor{comment}{/*\ Reset\ Endpoint\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01103}01103\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___u_d_p_a0c441ba136413330a5de9dd5160d4d42}{Reserved2}}[\ 1\ ];\ \textcolor{comment}{/*\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01104}01104\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_adeabde67cea5ed0098b9d2c8f3ade1d5}{UDP\_CSR}}[\ 6\ ];\ \ \ \textcolor{comment}{/*\ Endpoint\ Control\ and\ Status\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01105}01105\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___u_d_p_abc78c57ddbb9675f9c5ae44ffa2b41e9}{Reserved3}}[\ 2\ ];\ \textcolor{comment}{/*\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01106}01106\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_a517899d1d05e9c475358e6d40d41e08f}{UDP\_FDR}}[\ 6\ ];\ \ \ \textcolor{comment}{/*\ Endpoint\ FIFO\ Data\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01107}01107\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___u_d_p_ade1eb0aac43d7e6ea1eb5d02a0d84bff}{Reserved4}}[\ 3\ ];\ \textcolor{comment}{/*\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01108}01108\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_x128__inc_8h_a998ab4ad8028dad7de7a6cd87e40f316}{UDP\_TXVC}};\ \ \ \ \ \ \ \textcolor{comment}{/*\ Transceiver\ Control\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01109}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a95eee70079408b5151b96661759c9c9c}{01109}}\ \}\ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_aed7a4a09673c3c21338d38d855c199ce}{AT91S\_UDP}},\ *\ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a95eee70079408b5151b96661759c9c9c}{AT91PS\_UDP}};}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01110}01110\ }
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01111}01111\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ UDP\_FRM\_NUM\ :\ (UDP\ Offset:\ 0x0)\ USB\ Frame\ Number\ Register\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01112}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ae918f0a0813be8b451014b8f529f4012}{01112}}\ \textcolor{preprocessor}{\#define\ AT91C\_UDP\_FRM\_NUM\ \ \ \ (\ (\ unsigned\ int\ )\ 0x7FF\ <<\ 0\ )\ }\textcolor{comment}{/*\ (UDP)\ Frame\ Number\ as\ Defined\ in\ the\ Packet\ Field\ Formats\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01113}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a45d1c10c52bf20f2dd6997252eb2ae18}{01113}}\ \textcolor{preprocessor}{\#define\ AT91C\_UDP\_FRM\_ERR\ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 16\ )\ \ }\textcolor{comment}{/*\ (UDP)\ Frame\ Error\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01114}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aa2e68a9a62ba43d7a96792240ad058b3}{01114}}\ \textcolor{preprocessor}{\#define\ AT91C\_UDP\_FRM\_OK\ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 17\ )\ \ }\textcolor{comment}{/*\ (UDP)\ Frame\ OK\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01115}01115\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ UDP\_GLB\_STATE\ :\ (UDP\ Offset:\ 0x4)\ USB\ Global\ State\ Register\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01116}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a3df939ec689fad23144ed35e84143477}{01116}}\ \textcolor{preprocessor}{\#define\ AT91C\_UDP\_FADDEN\ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 0\ )\ \ \ }\textcolor{comment}{/*\ (UDP)\ Function\ Address\ Enable\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01117}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a3af25a93d8e82f42f92e4f79a5bbaa83}{01117}}\ \textcolor{preprocessor}{\#define\ AT91C\_UDP\_CONFG\ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 1\ )\ \ \ }\textcolor{comment}{/*\ (UDP)\ Configured\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01118}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a335e7d4d52f475e5faaf5a9fb156cf0e}{01118}}\ \textcolor{preprocessor}{\#define\ AT91C\_UDP\_ESR\ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 2\ )\ \ \ }\textcolor{comment}{/*\ (UDP)\ Enable\ Send\ Resume\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01119}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aa1cebacb3bdd5541bc1de71ccdf92bd9}{01119}}\ \textcolor{preprocessor}{\#define\ AT91C\_UDP\_RSMINPR\ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 3\ )\ \ \ }\textcolor{comment}{/*\ (UDP)\ A\ Resume\ Has\ Been\ Sent\ to\ the\ Host\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01120}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_acb510a4b8b4bb3b293dc239627531361}{01120}}\ \textcolor{preprocessor}{\#define\ AT91C\_UDP\_RMWUPE\ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 4\ )\ \ \ }\textcolor{comment}{/*\ (UDP)\ Remote\ Wake\ Up\ Enable\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01121}01121\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ UDP\_FADDR\ :\ (UDP\ Offset:\ 0x8)\ USB\ Function\ Address\ Register\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01122}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aa399fdeb0df35c8553ef06c6da18eff7}{01122}}\ \textcolor{preprocessor}{\#define\ AT91C\_UDP\_FADD\ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0xFF\ <<\ 0\ )\ \ }\textcolor{comment}{/*\ (UDP)\ Function\ Address\ Value\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01123}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a6c6ce7f722bcfaaaa6c9053d448a91bf}{01123}}\ \textcolor{preprocessor}{\#define\ AT91C\_UDP\_FEN\ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 8\ )\ \ \ }\textcolor{comment}{/*\ (UDP)\ Function\ Enable\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01124}01124\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ UDP\_IER\ :\ (UDP\ Offset:\ 0x10)\ USB\ Interrupt\ Enable\ Register\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01125}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aa231db13123efe85390749a5f41655b3}{01125}}\ \textcolor{preprocessor}{\#define\ AT91C\_UDP\_EPINT0\ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 0\ )\ \ \ }\textcolor{comment}{/*\ (UDP)\ Endpoint\ 0\ Interrupt\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01126}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a1a17ba7dff62066021586d2c9da30148}{01126}}\ \textcolor{preprocessor}{\#define\ AT91C\_UDP\_EPINT1\ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 1\ )\ \ \ }\textcolor{comment}{/*\ (UDP)\ Endpoint\ 0\ Interrupt\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01127}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ae5d8fc722f9c7fcd51508e4b348dea0d}{01127}}\ \textcolor{preprocessor}{\#define\ AT91C\_UDP\_EPINT2\ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 2\ )\ \ \ }\textcolor{comment}{/*\ (UDP)\ Endpoint\ 2\ Interrupt\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01128}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a242f01d1ddfe223db69f230c267b37c0}{01128}}\ \textcolor{preprocessor}{\#define\ AT91C\_UDP\_EPINT3\ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 3\ )\ \ \ }\textcolor{comment}{/*\ (UDP)\ Endpoint\ 3\ Interrupt\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01129}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a8b92a2c29b38aa41e194f04fd1bd9583}{01129}}\ \textcolor{preprocessor}{\#define\ AT91C\_UDP\_EPINT4\ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 4\ )\ \ \ }\textcolor{comment}{/*\ (UDP)\ Endpoint\ 4\ Interrupt\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01130}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ae82098ed40ebf71c7ad652794ef79d3f}{01130}}\ \textcolor{preprocessor}{\#define\ AT91C\_UDP\_EPINT5\ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 5\ )\ \ \ }\textcolor{comment}{/*\ (UDP)\ Endpoint\ 5\ Interrupt\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01131}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aee76f53e58d0725d21b57e16a1872b91}{01131}}\ \textcolor{preprocessor}{\#define\ AT91C\_UDP\_RXSUSP\ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 8\ )\ \ \ }\textcolor{comment}{/*\ (UDP)\ USB\ Suspend\ Interrupt\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01132}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a359943e009f7a44ba0bbe03db8eeedd5}{01132}}\ \textcolor{preprocessor}{\#define\ AT91C\_UDP\_RXRSM\ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 9\ )\ \ \ }\textcolor{comment}{/*\ (UDP)\ USB\ Resume\ Interrupt\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01133}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a16457337bc108f926e0da7eb99643baf}{01133}}\ \textcolor{preprocessor}{\#define\ AT91C\_UDP\_EXTRSM\ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 10\ )\ \ }\textcolor{comment}{/*\ (UDP)\ USB\ External\ Resume\ Interrupt\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01134}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a7bc497e4d0bcf0ad713648f9c13a890c}{01134}}\ \textcolor{preprocessor}{\#define\ AT91C\_UDP\_SOFINT\ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 11\ )\ \ }\textcolor{comment}{/*\ (UDP)\ USB\ Start\ Of\ frame\ Interrupt\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01135}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aa8ef719c8714aedb7d302809d1cabff6}{01135}}\ \textcolor{preprocessor}{\#define\ AT91C\_UDP\_WAKEUP\ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 13\ )\ \ }\textcolor{comment}{/*\ (UDP)\ USB\ Resume\ Interrupt\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01136}01136\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ UDP\_IDR\ :\ (UDP\ Offset:\ 0x14)\ USB\ Interrupt\ Disable\ Register\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01137}01137\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ UDP\_IMR\ :\ (UDP\ Offset:\ 0x18)\ USB\ Interrupt\ Mask\ Register\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01138}01138\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ UDP\_ISR\ :\ (UDP\ Offset:\ 0x1c)\ USB\ Interrupt\ Status\ Register\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01139}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a963f4e535475fdca21e2b4462041ba16}{01139}}\ \textcolor{preprocessor}{\#define\ AT91C\_UDP\_ENDBUSRES\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 12\ )\ }\textcolor{comment}{/*\ (UDP)\ USB\ End\ Of\ Bus\ Reset\ Interrupt\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01140}01140\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ UDP\_ICR\ :\ (UDP\ Offset:\ 0x20)\ USB\ Interrupt\ Clear\ Register\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01141}01141\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ UDP\_RST\_EP\ :\ (UDP\ Offset:\ 0x28)\ USB\ Reset\ Endpoint\ Register\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01142}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a8eece1c2437e70c0d23995d182747169}{01142}}\ \textcolor{preprocessor}{\#define\ AT91C\_UDP\_EP0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 0\ )\ \ \ \ }\textcolor{comment}{/*\ (UDP)\ Reset\ Endpoint\ 0\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01143}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a3192588280fa39ba88e7807162df2668}{01143}}\ \textcolor{preprocessor}{\#define\ AT91C\_UDP\_EP1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 1\ )\ \ \ \ }\textcolor{comment}{/*\ (UDP)\ Reset\ Endpoint\ 1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01144}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_afc01cc967634aaf6b34c009593ab6663}{01144}}\ \textcolor{preprocessor}{\#define\ AT91C\_UDP\_EP2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 2\ )\ \ \ \ }\textcolor{comment}{/*\ (UDP)\ Reset\ Endpoint\ 2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01145}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a55ff9f19b78ade374607ba1e30681b04}{01145}}\ \textcolor{preprocessor}{\#define\ AT91C\_UDP\_EP3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 3\ )\ \ \ \ }\textcolor{comment}{/*\ (UDP)\ Reset\ Endpoint\ 3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01146}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a06db7f870578c69ea91a04032855ebfa}{01146}}\ \textcolor{preprocessor}{\#define\ AT91C\_UDP\_EP4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 4\ )\ \ \ \ }\textcolor{comment}{/*\ (UDP)\ Reset\ Endpoint\ 4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01147}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aa5fabc45c94b0b55e2ff75b512aada4d}{01147}}\ \textcolor{preprocessor}{\#define\ AT91C\_UDP\_EP5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 5\ )\ \ \ \ }\textcolor{comment}{/*\ (UDP)\ Reset\ Endpoint\ 5\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01148}01148\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ UDP\_CSR\ :\ (UDP\ Offset:\ 0x30)\ USB\ Endpoint\ Control\ and\ Status\ Register\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01149}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aa0248fd3450dbed0a4920efbd37a5c25}{01149}}\ \textcolor{preprocessor}{\#define\ AT91C\_UDP\_TXCOMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 0\ )\ \ \ \ }\textcolor{comment}{/*\ (UDP)\ Generates\ an\ IN\ packet\ with\ data\ previously\ written\ in\ the\ DPR\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01150}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ae313b496b0f57c6f1709a2fb4b57daaa}{01150}}\ \textcolor{preprocessor}{\#define\ AT91C\_UDP\_RX\_DATA\_BK0\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 1\ )\ \ \ \ }\textcolor{comment}{/*\ (UDP)\ Receive\ Data\ Bank\ 0\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01151}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a2a28903a455889bb4db81566185e2470}{01151}}\ \textcolor{preprocessor}{\#define\ AT91C\_UDP\_RXSETUP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 2\ )\ \ \ \ }\textcolor{comment}{/*\ (UDP)\ Sends\ STALL\ to\ the\ Host\ (Control\ endpoints)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01152}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a59bb4c10c9e4abb9fbe812b22069f50f}{01152}}\ \textcolor{preprocessor}{\#define\ AT91C\_UDP\_ISOERROR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 3\ )\ \ \ \ }\textcolor{comment}{/*\ (UDP)\ Isochronous\ error\ (Isochronous\ endpoints)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01153}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_afb1da15a9600778181dba435272150da}{01153}}\ \textcolor{preprocessor}{\#define\ AT91C\_UDP\_TXPKTRDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 4\ )\ \ \ \ }\textcolor{comment}{/*\ (UDP)\ Transmit\ Packet\ Ready\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01154}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a99191244fa595e96bec692b200b9c708}{01154}}\ \textcolor{preprocessor}{\#define\ AT91C\_UDP\_FORCESTALL\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 5\ )\ \ \ \ }\textcolor{comment}{/*\ (UDP)\ Force\ Stall\ (used\ by\ Control,\ Bulk\ and\ Isochronous\ endpoints).\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01155}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_acb6db66df37f8269f54808965876452d}{01155}}\ \textcolor{preprocessor}{\#define\ AT91C\_UDP\_RX\_DATA\_BK1\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 6\ )\ \ \ \ }\textcolor{comment}{/*\ (UDP)\ Receive\ Data\ Bank\ 1\ (only\ used\ by\ endpoints\ with\ ping-\/pong\ attributes).\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01156}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ad5bb9f6b22cd7b71c41e0c5f21359147}{01156}}\ \textcolor{preprocessor}{\#define\ AT91C\_UDP\_DIR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 7\ )\ \ \ \ }\textcolor{comment}{/*\ (UDP)\ Transfer\ Direction\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01157}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_adab36cc6d97194fd0c3a34dfe9f1076b}{01157}}\ \textcolor{preprocessor}{\#define\ AT91C\_UDP\_EPTYPE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x7\ <<\ 8\ )\ \ \ \ }\textcolor{comment}{/*\ (UDP)\ Endpoint\ type\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01158}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a1d3aaad9ea154ac7ea6357eadd5c8a32}{01158}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_UDP\_EPTYPE\_CTRL\ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x0\ <<\ 8\ )\ \ \ \ }\textcolor{comment}{/*\ (UDP)\ Control\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01159}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ae1aec7e27eed3a2d7be3a15342b6299f}{01159}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_UDP\_EPTYPE\_ISO\_OUT\ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 8\ )\ \ \ \ }\textcolor{comment}{/*\ (UDP)\ Isochronous\ OUT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01160}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ac94b088b5f232c505558cabead5719fd}{01160}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_UDP\_EPTYPE\_BULK\_OUT\ \ \ \ (\ (\ unsigned\ int\ )\ 0x2\ <<\ 8\ )\ \ \ \ }\textcolor{comment}{/*\ (UDP)\ Bulk\ OUT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01161}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ab1a1c8a2611827dd00b51592c13fc92e}{01161}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_UDP\_EPTYPE\_INT\_OUT\ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x3\ <<\ 8\ )\ \ \ \ }\textcolor{comment}{/*\ (UDP)\ Interrupt\ OUT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01162}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ab0038b2f8b27df3ad0d9715120e5eb24}{01162}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_UDP\_EPTYPE\_ISO\_IN\ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x5\ <<\ 8\ )\ \ \ \ }\textcolor{comment}{/*\ (UDP)\ Isochronous\ IN\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01163}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a6662ace61cac91faf0ae2d564623105d}{01163}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_UDP\_EPTYPE\_BULK\_IN\ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x6\ <<\ 8\ )\ \ \ \ }\textcolor{comment}{/*\ (UDP)\ Bulk\ IN\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01164}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ab04fd08051845f87617a29a73b99fbfe}{01164}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_UDP\_EPTYPE\_INT\_IN\ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x7\ <<\ 8\ )\ \ \ \ }\textcolor{comment}{/*\ (UDP)\ Interrupt\ IN\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01165}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aa7f9626f06dff378615092a5c0d601a3}{01165}}\ \textcolor{preprocessor}{\#define\ AT91C\_UDP\_DTGLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 11\ )\ \ \ }\textcolor{comment}{/*\ (UDP)\ Data\ Toggle\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01166}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aa6a2e4bfbfd0b615450b6d812f21a0a3}{01166}}\ \textcolor{preprocessor}{\#define\ AT91C\_UDP\_EPEDS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 15\ )\ \ \ }\textcolor{comment}{/*\ (UDP)\ Endpoint\ Enable\ Disable\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01167}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a6528ea478dd6f86c09ec5fb953238acd}{01167}}\ \textcolor{preprocessor}{\#define\ AT91C\_UDP\_RXBYTECNT\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x7FF\ <<\ 16\ )\ }\textcolor{comment}{/*\ (UDP)\ Number\ Of\ Bytes\ Available\ in\ the\ FIFO\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01168}01168\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ UDP\_TXVC\ :\ (UDP\ Offset:\ 0x74)\ Transceiver\ Control\ Register\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01169}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a8080f15a628788b94f22577425f1c178}{01169}}\ \textcolor{preprocessor}{\#define\ AT91C\_UDP\_TXVDIS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 8\ )\ \ \ \ }\textcolor{comment}{/*\ (UDP)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01170}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a95d441c7575612c9941c35d6191dc61a}{01170}}\ \textcolor{preprocessor}{\#define\ AT91C\_UDP\_PUON\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 9\ )\ \ \ \ }\textcolor{comment}{/*\ (UDP)\ Pull-\/up\ ON\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01171}01171\ }
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01172}01172\ \textcolor{comment}{/*\ *****************************************************************************\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01173}01173\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ SOFTWARE\ API\ DEFINITION\ \ FOR\ Timer\ Counter\ Channel\ Interface\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01174}01174\ \textcolor{comment}{/*\ *****************************************************************************\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01175}01175\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct\ }\mbox{\hyperlink{struct___a_t91_s___t_c}{\_AT91S\_TC}}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01176}01176\ \{}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01177}01177\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_a71d406d34e805c71199f5c52834c7653}{TC\_CCR}};\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Channel\ Control\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01178}01178\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_af7dbc159512d179e0a5fd0aa428f3951}{TC\_CMR}};\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Channel\ Mode\ Register\ (Capture\ Mode\ /\ Waveform\ Mode)\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01179}01179\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___t_c_af1ae45e2103e19f10fde08c2476de94e}{Reserved0}}[\ 2\ ];\ \textcolor{comment}{/*\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01180}01180\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_a81c913378839f7a0f1f081cbbba60a31}{TC\_CV}};\ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Counter\ Value\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01181}01181\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_a1c7785f1caaeb2fcaee737b65073ca57}{TC\_RA}};\ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Register\ A\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01182}01182\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_af113ceccd1e0ef440fc3b5f9237e530a}{TC\_RB}};\ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Register\ B\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01183}01183\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_a8db28618289fd7cb91d4fd7825d9e55c}{TC\_RC}};\ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Register\ C\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01184}01184\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_a988949bd59bf5b18614cba860a19ade5}{TC\_SR}};\ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Status\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01185}01185\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_ab85081339ec947e661845897d34c4e87}{TC\_IER}};\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Interrupt\ Enable\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01186}01186\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_a06653023ddc4b6bbd5ba51f1c314b592}{TC\_IDR}};\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Interrupt\ Disable\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01187}01187\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_a1e2f1ea8966581e856ad0eda55650a8b}{TC\_IMR}};\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Interrupt\ Mask\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01188}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_abfe51da216ae435c31852efbcfa92db7}{01188}}\ \}\ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a9a75f72925e67a1048de9575e934e162}{AT91S\_TC}},\ *\ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_abfe51da216ae435c31852efbcfa92db7}{AT91PS\_TC}};}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01189}01189\ }
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01190}01190\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ TC\_CCR\ :\ (TC\ Offset:\ 0x0)\ TC\ Channel\ Control\ Register\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01191}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_af1a6dfe8007f114c92f9a3cd3c5cf340}{01191}}\ \textcolor{preprocessor}{\#define\ AT91C\_TC\_CLKEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 0\ )\ \ }\textcolor{comment}{/*\ (TC)\ Counter\ Clock\ Enable\ Command\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01192}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_abeeab439eaca14b7c407eacef297ac5e}{01192}}\ \textcolor{preprocessor}{\#define\ AT91C\_TC\_CLKDIS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 1\ )\ \ }\textcolor{comment}{/*\ (TC)\ Counter\ Clock\ Disable\ Command\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01193}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ad3ebce8686d4e5263febf879c0e0d638}{01193}}\ \textcolor{preprocessor}{\#define\ AT91C\_TC\_SWTRG\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 2\ )\ \ }\textcolor{comment}{/*\ (TC)\ Software\ Trigger\ Command\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01194}01194\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ TC\_CMR\ :\ (TC\ Offset:\ 0x4)\ TC\ Channel\ Mode\ Register:\ Capture\ Mode\ /\ Waveform\ Mode\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01195}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a6483dbb6cc585943611cf305469e07f9}{01195}}\ \textcolor{preprocessor}{\#define\ AT91C\_TC\_CLKS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x7\ <<\ 0\ )\ \ }\textcolor{comment}{/*\ (TC)\ Clock\ Selection\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01196}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_affc3992c4020b0d514d3840a334062d0}{01196}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_TC\_CLKS\_TIMER\_DIV1\_CLOCK\ \ \ \ (\ (\ unsigned\ int\ )\ 0x0\ )\ \ \ \ \ \ \ }\textcolor{comment}{/*\ (TC)\ Clock\ selected:\ TIMER\_DIV1\_CLOCK\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01197}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a00cafb235b9e46d8227a0bdf82177100}{01197}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_TC\_CLKS\_TIMER\_DIV2\_CLOCK\ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ )\ \ \ \ \ \ \ }\textcolor{comment}{/*\ (TC)\ Clock\ selected:\ TIMER\_DIV2\_CLOCK\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01198}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ae67ad47df485c375b6e4b4ac96373cdf}{01198}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_TC\_CLKS\_TIMER\_DIV3\_CLOCK\ \ \ \ (\ (\ unsigned\ int\ )\ 0x2\ )\ \ \ \ \ \ \ }\textcolor{comment}{/*\ (TC)\ Clock\ selected:\ TIMER\_DIV3\_CLOCK\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01199}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a2c40b6bd0239ce1aeecba8eef3ba763b}{01199}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_TC\_CLKS\_TIMER\_DIV4\_CLOCK\ \ \ \ (\ (\ unsigned\ int\ )\ 0x3\ )\ \ \ \ \ \ \ }\textcolor{comment}{/*\ (TC)\ Clock\ selected:\ TIMER\_DIV4\_CLOCK\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01200}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ae913df889d5b850a30412b8dcbbedfeb}{01200}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_TC\_CLKS\_TIMER\_DIV5\_CLOCK\ \ \ \ (\ (\ unsigned\ int\ )\ 0x4\ )\ \ \ \ \ \ \ }\textcolor{comment}{/*\ (TC)\ Clock\ selected:\ TIMER\_DIV5\_CLOCK\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01201}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aefe111e881861fbd88303435f6d01f3a}{01201}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_TC\_CLKS\_XC0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x5\ )\ \ \ \ \ \ \ }\textcolor{comment}{/*\ (TC)\ Clock\ selected:\ XC0\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01202}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a70ce543268d24ca798bb1ab7b170064f}{01202}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_TC\_CLKS\_XC1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x6\ )\ \ \ \ \ \ \ }\textcolor{comment}{/*\ (TC)\ Clock\ selected:\ XC1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01203}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a3b0eb0fa02aec444b85c9726cb315de5}{01203}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_TC\_CLKS\_XC2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x7\ )\ \ \ \ \ \ \ }\textcolor{comment}{/*\ (TC)\ Clock\ selected:\ XC2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01204}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a0089b84d52894b0a2c2f26fc33a6c139}{01204}}\ \textcolor{preprocessor}{\#define\ AT91C\_TC\_CLKI\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 3\ )\ \ }\textcolor{comment}{/*\ (TC)\ Clock\ Invert\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01205}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a6808cd396d1645ea2893c8abb9a368cb}{01205}}\ \textcolor{preprocessor}{\#define\ AT91C\_TC\_BURST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x3\ <<\ 4\ )\ \ }\textcolor{comment}{/*\ (TC)\ Burst\ Signal\ Selection\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01206}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ab82fe1f68c1ae6520b7fb1f76bf6ab8b}{01206}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_TC\_BURST\_NONE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x0\ <<\ 4\ )\ \ }\textcolor{comment}{/*\ (TC)\ The\ clock\ is\ not\ gated\ by\ an\ external\ signal\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01207}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_af914fc7a0c776ca5ae40385fb8042f6f}{01207}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_TC\_BURST\_XC0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 4\ )\ \ }\textcolor{comment}{/*\ (TC)\ XC0\ is\ ANDed\ with\ the\ selected\ clock\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01208}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a3841762ae0e6b373423472d8bb9db465}{01208}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_TC\_BURST\_XC1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x2\ <<\ 4\ )\ \ }\textcolor{comment}{/*\ (TC)\ XC1\ is\ ANDed\ with\ the\ selected\ clock\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01209}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a85951d6105537748b91ceb7ce5d48da3}{01209}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_TC\_BURST\_XC2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x3\ <<\ 4\ )\ \ }\textcolor{comment}{/*\ (TC)\ XC2\ is\ ANDed\ with\ the\ selected\ clock\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01210}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a958ba9ee9e460fdfbfdf661587323e41}{01210}}\ \textcolor{preprocessor}{\#define\ AT91C\_TC\_CPCSTOP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 6\ )\ \ }\textcolor{comment}{/*\ (TC)\ Counter\ Clock\ Stopped\ with\ RC\ Compare\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01211}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a88951f5e910ef65911f3e97298b66f31}{01211}}\ \textcolor{preprocessor}{\#define\ AT91C\_TC\_LDBSTOP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 6\ )\ \ }\textcolor{comment}{/*\ (TC)\ Counter\ Clock\ Stopped\ with\ RB\ Loading\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01212}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a2bf8ba07ce3032eedaf229a707575e37}{01212}}\ \textcolor{preprocessor}{\#define\ AT91C\_TC\_CPCDIS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 7\ )\ \ }\textcolor{comment}{/*\ (TC)\ Counter\ Clock\ Disable\ with\ RC\ Compare\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01213}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a18e926912e73855038269a644ed60ffa}{01213}}\ \textcolor{preprocessor}{\#define\ AT91C\_TC\_LDBDIS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 7\ )\ \ }\textcolor{comment}{/*\ (TC)\ Counter\ Clock\ Disabled\ with\ RB\ Loading\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01214}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a68ebad65fed07cd1e1317c5b601a89b9}{01214}}\ \textcolor{preprocessor}{\#define\ AT91C\_TC\_ETRGEDG\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x3\ <<\ 8\ )\ \ }\textcolor{comment}{/*\ (TC)\ External\ Trigger\ Edge\ Selection\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01215}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ac62c6f0bdc17f7e3af5d1fd9538eb3d0}{01215}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_TC\_ETRGEDG\_NONE\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x0\ <<\ 8\ )\ \ }\textcolor{comment}{/*\ (TC)\ Edge:\ None\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01216}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a2cb60e148de13a65de2686684d540c8b}{01216}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_TC\_ETRGEDG\_RISING\ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 8\ )\ \ }\textcolor{comment}{/*\ (TC)\ Edge:\ rising\ edge\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01217}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aebc67c7d7de20b43d18d959199854699}{01217}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_TC\_ETRGEDG\_FALLING\ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x2\ <<\ 8\ )\ \ }\textcolor{comment}{/*\ (TC)\ Edge:\ falling\ edge\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01218}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aa7b486fb760a554cbd7b8ad6638aa180}{01218}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_TC\_ETRGEDG\_BOTH\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x3\ <<\ 8\ )\ \ }\textcolor{comment}{/*\ (TC)\ Edge:\ each\ edge\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01219}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_afabdab6176d1c2cdef3d9e53cf35ce07}{01219}}\ \textcolor{preprocessor}{\#define\ AT91C\_TC\_EEVTEDG\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x3\ <<\ 8\ )\ \ }\textcolor{comment}{/*\ (TC)\ External\ Event\ Edge\ Selection\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01220}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ad590f34fa2b8f0e1d0032ed02ffbd24b}{01220}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_TC\_EEVTEDG\_NONE\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x0\ <<\ 8\ )\ \ }\textcolor{comment}{/*\ (TC)\ Edge:\ None\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01221}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a2e7ab9a2f5e6a5160d3a21154be8a802}{01221}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_TC\_EEVTEDG\_RISING\ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 8\ )\ \ }\textcolor{comment}{/*\ (TC)\ Edge:\ rising\ edge\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01222}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_af97fed24c44737498c063fe693fa1dd9}{01222}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_TC\_EEVTEDG\_FALLING\ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x2\ <<\ 8\ )\ \ }\textcolor{comment}{/*\ (TC)\ Edge:\ falling\ edge\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01223}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a12d4c419ced277d5c99d2714809fea0a}{01223}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_TC\_EEVTEDG\_BOTH\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x3\ <<\ 8\ )\ \ }\textcolor{comment}{/*\ (TC)\ Edge:\ each\ edge\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01224}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aa250a015ab6c84619aee58f529a492cb}{01224}}\ \textcolor{preprocessor}{\#define\ AT91C\_TC\_EEVT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x3\ <<\ 10\ )\ }\textcolor{comment}{/*\ (TC)\ External\ Event\ \ Selection\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01225}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aa4580098f8fa189cbb2b68ebdd6b4729}{01225}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_TC\_EEVT\_TIOB\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x0\ <<\ 10\ )\ }\textcolor{comment}{/*\ (TC)\ Signal\ selected\ as\ external\ event:\ TIOB\ TIOB\ direction:\ input\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01226}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a40fc56d6cb9bdef301f1fb3fed545f57}{01226}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_TC\_EEVT\_XC0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 10\ )\ }\textcolor{comment}{/*\ (TC)\ Signal\ selected\ as\ external\ event:\ XC0\ TIOB\ direction:\ output\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01227}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a9ea4c880874aa135d3e4dcaf17b7de16}{01227}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_TC\_EEVT\_XC1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x2\ <<\ 10\ )\ }\textcolor{comment}{/*\ (TC)\ Signal\ selected\ as\ external\ event:\ XC1\ TIOB\ direction:\ output\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01228}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a68afa1c5510bd40ff4d9a00b5dd3f5ac}{01228}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_TC\_EEVT\_XC2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x3\ <<\ 10\ )\ }\textcolor{comment}{/*\ (TC)\ Signal\ selected\ as\ external\ event:\ XC2\ TIOB\ direction:\ output\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01229}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a109e3bad371a947b453ea9b8019d4b89}{01229}}\ \textcolor{preprocessor}{\#define\ AT91C\_TC\_ABETRG\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 10\ )\ }\textcolor{comment}{/*\ (TC)\ TIOA\ or\ TIOB\ External\ Trigger\ Selection\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01230}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aeff65a55d0db8bc5948bee36246a8904}{01230}}\ \textcolor{preprocessor}{\#define\ AT91C\_TC\_ENETRG\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 12\ )\ }\textcolor{comment}{/*\ (TC)\ External\ Event\ Trigger\ enable\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01231}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a3f3128540dbb6c12b7952d44935352b5}{01231}}\ \textcolor{preprocessor}{\#define\ AT91C\_TC\_WAVESEL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x3\ <<\ 13\ )\ }\textcolor{comment}{/*\ (TC)\ Waveform\ \ Selection\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01232}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a2f4d598eb12d993086ca756a7f9ca56e}{01232}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_TC\_WAVESEL\_UP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x0\ <<\ 13\ )\ }\textcolor{comment}{/*\ (TC)\ UP\ mode\ without\ atomatic\ trigger\ on\ RC\ Compare\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01233}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a31bf0b1e930821ec5d6ca77e85f02e9d}{01233}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_TC\_WAVESEL\_UPDOWN\ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 13\ )\ }\textcolor{comment}{/*\ (TC)\ UPDOWN\ mode\ without\ automatic\ trigger\ on\ RC\ Compare\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01234}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aaf016a588c98b762058406d6d58048f1}{01234}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_TC\_WAVESEL\_UP\_AUTO\ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x2\ <<\ 13\ )\ }\textcolor{comment}{/*\ (TC)\ UP\ mode\ with\ automatic\ trigger\ on\ RC\ Compare\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01235}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ae4d957303bbc72d1eed8bf39f942006a}{01235}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_TC\_WAVESEL\_UPDOWN\_AUTO\ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x3\ <<\ 13\ )\ }\textcolor{comment}{/*\ (TC)\ UPDOWN\ mode\ with\ automatic\ trigger\ on\ RC\ Compare\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01236}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a4995d161e9dc47d7d9e8e98e3a892961}{01236}}\ \textcolor{preprocessor}{\#define\ AT91C\_TC\_CPCTRG\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 14\ )\ }\textcolor{comment}{/*\ (TC)\ RC\ Compare\ Trigger\ Enable\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01237}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_af3e2eca76c15de93c68e811bf025b6ff}{01237}}\ \textcolor{preprocessor}{\#define\ AT91C\_TC\_WAVE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 15\ )\ }\textcolor{comment}{/*\ (TC)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01238}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ac7d8f5ab48c28bf05547b7efa308093d}{01238}}\ \textcolor{preprocessor}{\#define\ AT91C\_TC\_ACPA\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x3\ <<\ 16\ )\ }\textcolor{comment}{/*\ (TC)\ RA\ Compare\ Effect\ on\ TIOA\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01239}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a32405bd05c5a85e211a67c91ba8db852}{01239}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_TC\_ACPA\_NONE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x0\ <<\ 16\ )\ }\textcolor{comment}{/*\ (TC)\ Effect:\ none\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01240}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ae2a44957573af617d94a9e439b598599}{01240}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_TC\_ACPA\_SET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 16\ )\ }\textcolor{comment}{/*\ (TC)\ Effect:\ set\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01241}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ab09baf7ae19fa26f334ac67b66850ed6}{01241}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_TC\_ACPA\_CLEAR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x2\ <<\ 16\ )\ }\textcolor{comment}{/*\ (TC)\ Effect:\ clear\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01242}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ab7e9adab8492f93acfc31583e7d62a82}{01242}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_TC\_ACPA\_TOGGLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x3\ <<\ 16\ )\ }\textcolor{comment}{/*\ (TC)\ Effect:\ toggle\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01243}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_af287438e13f6b9c7d3e63e9fc2a389b8}{01243}}\ \textcolor{preprocessor}{\#define\ AT91C\_TC\_LDRA\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x3\ <<\ 16\ )\ }\textcolor{comment}{/*\ (TC)\ RA\ Loading\ Selection\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01244}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a596fb9ecade42a3db6beae556f90ea96}{01244}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_TC\_LDRA\_NONE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x0\ <<\ 16\ )\ }\textcolor{comment}{/*\ (TC)\ Edge:\ None\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01245}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aae8bb1383fd86487a5ba3af321d95da2}{01245}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_TC\_LDRA\_RISING\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 16\ )\ }\textcolor{comment}{/*\ (TC)\ Edge:\ rising\ edge\ of\ TIOA\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01246}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ae504975b21d0c1b0b174ccb423398d5d}{01246}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_TC\_LDRA\_FALLING\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x2\ <<\ 16\ )\ }\textcolor{comment}{/*\ (TC)\ Edge:\ falling\ edge\ of\ TIOA\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01247}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ae3bcab1b3df23b1c3d4e311a5adc6adf}{01247}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_TC\_LDRA\_BOTH\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x3\ <<\ 16\ )\ }\textcolor{comment}{/*\ (TC)\ Edge:\ each\ edge\ of\ TIOA\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01248}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a58c554f329dc6ec253b8650d045ecfb2}{01248}}\ \textcolor{preprocessor}{\#define\ AT91C\_TC\_ACPC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x3\ <<\ 18\ )\ }\textcolor{comment}{/*\ (TC)\ RC\ Compare\ Effect\ on\ TIOA\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01249}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a33da7c9f44471adb1467799470632c3d}{01249}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_TC\_ACPC\_NONE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x0\ <<\ 18\ )\ }\textcolor{comment}{/*\ (TC)\ Effect:\ none\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01250}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a30b75955de1a85aaf2aabda5138f05be}{01250}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_TC\_ACPC\_SET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 18\ )\ }\textcolor{comment}{/*\ (TC)\ Effect:\ set\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01251}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a08782f417baf5ca5868383add7597754}{01251}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_TC\_ACPC\_CLEAR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x2\ <<\ 18\ )\ }\textcolor{comment}{/*\ (TC)\ Effect:\ clear\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01252}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_afa8b99d8cbf2a48af4b0604bd1b98da4}{01252}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_TC\_ACPC\_TOGGLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x3\ <<\ 18\ )\ }\textcolor{comment}{/*\ (TC)\ Effect:\ toggle\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01253}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ade0fdc20bb509e044542f700b69494db}{01253}}\ \textcolor{preprocessor}{\#define\ AT91C\_TC\_LDRB\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x3\ <<\ 18\ )\ }\textcolor{comment}{/*\ (TC)\ RB\ Loading\ Selection\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01254}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a62180255114397ab05fc6ade783c1267}{01254}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_TC\_LDRB\_NONE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x0\ <<\ 18\ )\ }\textcolor{comment}{/*\ (TC)\ Edge:\ None\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01255}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ac03dec55b3dce937a45a61b2f2759be3}{01255}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_TC\_LDRB\_RISING\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 18\ )\ }\textcolor{comment}{/*\ (TC)\ Edge:\ rising\ edge\ of\ TIOA\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01256}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a8c417c02eecc238b30f71653ac2857ab}{01256}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_TC\_LDRB\_FALLING\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x2\ <<\ 18\ )\ }\textcolor{comment}{/*\ (TC)\ Edge:\ falling\ edge\ of\ TIOA\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01257}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a79b715c44ae1f3af977d97f7712580ca}{01257}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_TC\_LDRB\_BOTH\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x3\ <<\ 18\ )\ }\textcolor{comment}{/*\ (TC)\ Edge:\ each\ edge\ of\ TIOA\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01258}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a88d040c0af65609a06c9a37cfd8ce20c}{01258}}\ \textcolor{preprocessor}{\#define\ AT91C\_TC\_AEEVT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x3\ <<\ 20\ )\ }\textcolor{comment}{/*\ (TC)\ External\ Event\ Effect\ on\ TIOA\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01259}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a71ad254bf8c0a85104590762ae7774fc}{01259}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_TC\_AEEVT\_NONE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x0\ <<\ 20\ )\ }\textcolor{comment}{/*\ (TC)\ Effect:\ none\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01260}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a9a0fa7a18086b7ecac4af0001b946a06}{01260}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_TC\_AEEVT\_SET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 20\ )\ }\textcolor{comment}{/*\ (TC)\ Effect:\ set\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01261}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_af326a9074408bd03701119693b5e5b68}{01261}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_TC\_AEEVT\_CLEAR\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x2\ <<\ 20\ )\ }\textcolor{comment}{/*\ (TC)\ Effect:\ clear\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01262}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a06cd80f4cc7ab26ba6ddc480cfebcfd9}{01262}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_TC\_AEEVT\_TOGGLE\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x3\ <<\ 20\ )\ }\textcolor{comment}{/*\ (TC)\ Effect:\ toggle\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01263}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a7b745aa903b20634e602c496fcad07bc}{01263}}\ \textcolor{preprocessor}{\#define\ AT91C\_TC\_ASWTRG\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x3\ <<\ 22\ )\ }\textcolor{comment}{/*\ (TC)\ Software\ Trigger\ Effect\ on\ TIOA\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01264}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a3d4574db4ddce97f63e67b4a0cc948d3}{01264}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_TC\_ASWTRG\_NONE\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x0\ <<\ 22\ )\ }\textcolor{comment}{/*\ (TC)\ Effect:\ none\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01265}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a9aeb9be4fc92cf7ade10ded35713633e}{01265}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_TC\_ASWTRG\_SET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 22\ )\ }\textcolor{comment}{/*\ (TC)\ Effect:\ set\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01266}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a9ccd13ad5e5574ab174f1d810fe9108a}{01266}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_TC\_ASWTRG\_CLEAR\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x2\ <<\ 22\ )\ }\textcolor{comment}{/*\ (TC)\ Effect:\ clear\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01267}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_adc3d78a23ffd039e749bc135f8d7d70a}{01267}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_TC\_ASWTRG\_TOGGLE\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x3\ <<\ 22\ )\ }\textcolor{comment}{/*\ (TC)\ Effect:\ toggle\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01268}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a5c755adb2f13698bd70e538fd9b28e52}{01268}}\ \textcolor{preprocessor}{\#define\ AT91C\_TC\_BCPB\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x3\ <<\ 24\ )\ }\textcolor{comment}{/*\ (TC)\ RB\ Compare\ Effect\ on\ TIOB\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01269}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ac0c9ee09167f9188281015230db928d7}{01269}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_TC\_BCPB\_NONE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x0\ <<\ 24\ )\ }\textcolor{comment}{/*\ (TC)\ Effect:\ none\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01270}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a4bf198d58f9b804c9d596a7d324fa255}{01270}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_TC\_BCPB\_SET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 24\ )\ }\textcolor{comment}{/*\ (TC)\ Effect:\ set\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01271}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_adb0ce065d061ea136ae69bc2de789de9}{01271}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_TC\_BCPB\_CLEAR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x2\ <<\ 24\ )\ }\textcolor{comment}{/*\ (TC)\ Effect:\ clear\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01272}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a96df3690abd95de683721739eb9afe9a}{01272}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_TC\_BCPB\_TOGGLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x3\ <<\ 24\ )\ }\textcolor{comment}{/*\ (TC)\ Effect:\ toggle\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01273}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a33a0f6c7c40aebf48fb9aeee409520c9}{01273}}\ \textcolor{preprocessor}{\#define\ AT91C\_TC\_BCPC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x3\ <<\ 26\ )\ }\textcolor{comment}{/*\ (TC)\ RC\ Compare\ Effect\ on\ TIOB\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01274}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ac65d5a735b123e292ad5452ce2c91892}{01274}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_TC\_BCPC\_NONE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x0\ <<\ 26\ )\ }\textcolor{comment}{/*\ (TC)\ Effect:\ none\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01275}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_af2db25a89fc99361e1c334a5647abe37}{01275}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_TC\_BCPC\_SET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 26\ )\ }\textcolor{comment}{/*\ (TC)\ Effect:\ set\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01276}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ab4d5cbfc2c49dcad06262d863bc70d0c}{01276}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_TC\_BCPC\_CLEAR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x2\ <<\ 26\ )\ }\textcolor{comment}{/*\ (TC)\ Effect:\ clear\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01277}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a0275fb8cf32b14b8f2cddc361748a20a}{01277}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_TC\_BCPC\_TOGGLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x3\ <<\ 26\ )\ }\textcolor{comment}{/*\ (TC)\ Effect:\ toggle\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01278}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ad3457da8470b88dcbfdfcc4c181a3dfb}{01278}}\ \textcolor{preprocessor}{\#define\ AT91C\_TC\_BEEVT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x3\ <<\ 28\ )\ }\textcolor{comment}{/*\ (TC)\ External\ Event\ Effect\ on\ TIOB\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01279}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a68ee4a23932dd0ef1b3a1eed804e4861}{01279}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_TC\_BEEVT\_NONE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x0\ <<\ 28\ )\ }\textcolor{comment}{/*\ (TC)\ Effect:\ none\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01280}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a762fa401e52f3601c9466a01d54e701e}{01280}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_TC\_BEEVT\_SET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 28\ )\ }\textcolor{comment}{/*\ (TC)\ Effect:\ set\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01281}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a09d1c605501f937ffda26aeb184e3008}{01281}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_TC\_BEEVT\_CLEAR\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x2\ <<\ 28\ )\ }\textcolor{comment}{/*\ (TC)\ Effect:\ clear\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01282}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a82acd57eafa731f22bdff2018eefaec5}{01282}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_TC\_BEEVT\_TOGGLE\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x3\ <<\ 28\ )\ }\textcolor{comment}{/*\ (TC)\ Effect:\ toggle\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01283}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a04b0f1fc04bd6d6d11a5e194b2214188}{01283}}\ \textcolor{preprocessor}{\#define\ AT91C\_TC\_BSWTRG\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x3\ <<\ 30\ )\ }\textcolor{comment}{/*\ (TC)\ Software\ Trigger\ Effect\ on\ TIOB\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01284}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a71490d4b2d6b8d5cdc246d71d696a360}{01284}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_TC\_BSWTRG\_NONE\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x0\ <<\ 30\ )\ }\textcolor{comment}{/*\ (TC)\ Effect:\ none\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01285}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a7d77e5117003e11e0c312ed33f142d5e}{01285}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_TC\_BSWTRG\_SET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 30\ )\ }\textcolor{comment}{/*\ (TC)\ Effect:\ set\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01286}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a90da673f257cf292b7437a123d88058f}{01286}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_TC\_BSWTRG\_CLEAR\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x2\ <<\ 30\ )\ }\textcolor{comment}{/*\ (TC)\ Effect:\ clear\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01287}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a8fc9812c09bfb66ee19f8b5ecde86fe3}{01287}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_TC\_BSWTRG\_TOGGLE\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x3\ <<\ 30\ )\ }\textcolor{comment}{/*\ (TC)\ Effect:\ toggle\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01288}01288\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ TC\_SR\ :\ (TC\ Offset:\ 0x20)\ TC\ Channel\ Status\ Register\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01289}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a430dd419d79af2f49e86d63c5978169c}{01289}}\ \textcolor{preprocessor}{\#define\ AT91C\_TC\_COVFS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 0\ )\ \ }\textcolor{comment}{/*\ (TC)\ Counter\ Overflow\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01290}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a519a22eec8b5c618c2c51130106a8f81}{01290}}\ \textcolor{preprocessor}{\#define\ AT91C\_TC\_LOVRS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 1\ )\ \ }\textcolor{comment}{/*\ (TC)\ Load\ Overrun\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01291}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ac984dfb06785b4644e897331facbf791}{01291}}\ \textcolor{preprocessor}{\#define\ AT91C\_TC\_CPAS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 2\ )\ \ }\textcolor{comment}{/*\ (TC)\ RA\ Compare\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01292}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a9aab3e7ad396ec65293da7ed525b147c}{01292}}\ \textcolor{preprocessor}{\#define\ AT91C\_TC\_CPBS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 3\ )\ \ }\textcolor{comment}{/*\ (TC)\ RB\ Compare\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01293}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a58852a9496be093ae1bc2a0fa8895024}{01293}}\ \textcolor{preprocessor}{\#define\ AT91C\_TC\_CPCS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 4\ )\ \ }\textcolor{comment}{/*\ (TC)\ RC\ Compare\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01294}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ae95f62baf644c3bc39f3ae2d27634ddc}{01294}}\ \textcolor{preprocessor}{\#define\ AT91C\_TC\_LDRAS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 5\ )\ \ }\textcolor{comment}{/*\ (TC)\ RA\ Loading\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01295}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ab6f7c97949a8c6c0f1cd7f8e45d84361}{01295}}\ \textcolor{preprocessor}{\#define\ AT91C\_TC\_LDRBS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 6\ )\ \ }\textcolor{comment}{/*\ (TC)\ RB\ Loading\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01296}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_af0d5bb0907975e95e87656bebcc275c7}{01296}}\ \textcolor{preprocessor}{\#define\ AT91C\_TC\_ETRGS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 7\ )\ \ }\textcolor{comment}{/*\ (TC)\ External\ Trigger\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01297}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a352b40a891527c40f6072977230df969}{01297}}\ \textcolor{preprocessor}{\#define\ AT91C\_TC\_CLKSTA\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 16\ )\ }\textcolor{comment}{/*\ (TC)\ Clock\ Enabling\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01298}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_afcd600600083ddc63c832ee4e0236b44}{01298}}\ \textcolor{preprocessor}{\#define\ AT91C\_TC\_MTIOA\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 17\ )\ }\textcolor{comment}{/*\ (TC)\ TIOA\ Mirror\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01299}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a77e62550ab18d593d893a15f04c48b11}{01299}}\ \textcolor{preprocessor}{\#define\ AT91C\_TC\_MTIOB\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 18\ )\ }\textcolor{comment}{/*\ (TC)\ TIOA\ Mirror\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01300}01300\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ TC\_IER\ :\ (TC\ Offset:\ 0x24)\ TC\ Channel\ Interrupt\ Enable\ Register\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01301}01301\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ TC\_IDR\ :\ (TC\ Offset:\ 0x28)\ TC\ Channel\ Interrupt\ Disable\ Register\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01302}01302\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ TC\_IMR\ :\ (TC\ Offset:\ 0x2c)\ TC\ Channel\ Interrupt\ Mask\ Register\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01303}01303\ }
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01304}01304\ \textcolor{comment}{/*\ *****************************************************************************\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01305}01305\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ SOFTWARE\ API\ DEFINITION\ \ FOR\ Timer\ Counter\ Interface\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01306}01306\ \textcolor{comment}{/*\ *****************************************************************************\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01307}01307\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct\ }\mbox{\hyperlink{struct___a_t91_s___t_c_b}{\_AT91S\_TCB}}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01308}01308\ \{}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01309}01309\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a9a75f72925e67a1048de9575e934e162}{AT91S\_TC}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_a2e02987c085b14b430de8a974e73dcf2}{TCB\_TC0}};\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ TC\ Channel\ 0\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01310}01310\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___t_c_b_afdc45358f1b9877848d86c2a961b8fcd}{Reserved0}}[\ 4\ ];\ \textcolor{comment}{/*\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01311}01311\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a9a75f72925e67a1048de9575e934e162}{AT91S\_TC}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_aa8f4a7047b09a10ca401fa94bc0ada66}{TCB\_TC1}};\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ TC\ Channel\ 1\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01312}01312\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___t_c_b_a3cc49e27722e8de9d6d5fadb6445c391}{Reserved1}}[\ 4\ ];\ \textcolor{comment}{/*\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01313}01313\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a9a75f72925e67a1048de9575e934e162}{AT91S\_TC}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_a5bb50140d2cc55fe6f4fc1585535d2f4}{TCB\_TC2}};\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ TC\ Channel\ 2\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01314}01314\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___t_c_b_aa7bc844b1136c77f0e771bb2d9069ab9}{Reserved2}}[\ 4\ ];\ \textcolor{comment}{/*\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01315}01315\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_a0e94c0c067c3b035524a4f084a2d6367}{TCB\_BCR}};\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ TC\ Block\ Control\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01316}01316\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_a0a75ddbc59c2640a4534b0e4966eb422}{TCB\_BMR}};\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ TC\ Block\ Mode\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01317}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a670a1550c346c9dc0cbe1f6678921909}{01317}}\ \}\ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_abb6226983fc844c8267e004b4800b792}{AT91S\_TCB}},\ *\ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a670a1550c346c9dc0cbe1f6678921909}{AT91PS\_TCB}};}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01318}01318\ }
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01319}01319\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ TCB\_BCR\ :\ (TCB\ Offset:\ 0xc0)\ TC\ Block\ Control\ Register\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01320}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a107c19a568a5dec4983418a84564ef4b}{01320}}\ \textcolor{preprocessor}{\#define\ AT91C\_TCB\_SYNC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 0\ )\ }\textcolor{comment}{/*\ (TCB)\ Synchro\ Command\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01321}01321\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ TCB\_BMR\ :\ (TCB\ Offset:\ 0xc4)\ TC\ Block\ Mode\ Register\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01322}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ae15ae07551e91230ddf723731d003945}{01322}}\ \textcolor{preprocessor}{\#define\ AT91C\_TCB\_TC0XC0S\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x3\ <<\ 0\ )\ }\textcolor{comment}{/*\ (TCB)\ External\ Clock\ Signal\ 0\ Selection\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01323}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ae698f28e6c2299165b7b69ad7f2f077b}{01323}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_TCB\_TC0XC0S\_TCLK0\ \ \ \ (\ (\ unsigned\ int\ )\ 0x0\ )\ \ \ \ \ \ }\textcolor{comment}{/*\ (TCB)\ TCLK0\ connected\ to\ XC0\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01324}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a2a3d3630ca284f2cef9836838e499597}{01324}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_TCB\_TC0XC0S\_NONE\ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ )\ \ \ \ \ \ }\textcolor{comment}{/*\ (TCB)\ None\ signal\ connected\ to\ XC0\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01325}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aac6a33f8a77717cff071fa978eb40a02}{01325}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_TCB\_TC0XC0S\_TIOA1\ \ \ \ (\ (\ unsigned\ int\ )\ 0x2\ )\ \ \ \ \ \ }\textcolor{comment}{/*\ (TCB)\ TIOA1\ connected\ to\ XC0\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01326}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a208d9f3f7e5d7a86e12bc766b5340d71}{01326}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_TCB\_TC0XC0S\_TIOA2\ \ \ \ (\ (\ unsigned\ int\ )\ 0x3\ )\ \ \ \ \ \ }\textcolor{comment}{/*\ (TCB)\ TIOA2\ connected\ to\ XC0\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01327}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ab841b88704c17e5e42b597dc4127c2f9}{01327}}\ \textcolor{preprocessor}{\#define\ AT91C\_TCB\_TC1XC1S\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x3\ <<\ 2\ )\ }\textcolor{comment}{/*\ (TCB)\ External\ Clock\ Signal\ 1\ Selection\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01328}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a27b0840e23ff09778d0208757359fc8d}{01328}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_TCB\_TC1XC1S\_TCLK1\ \ \ \ (\ (\ unsigned\ int\ )\ 0x0\ <<\ 2\ )\ }\textcolor{comment}{/*\ (TCB)\ TCLK1\ connected\ to\ XC1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01329}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a72487486b4357d1f250cab673364653d}{01329}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_TCB\_TC1XC1S\_NONE\ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 2\ )\ }\textcolor{comment}{/*\ (TCB)\ None\ signal\ connected\ to\ XC1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01330}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a0b119a2dcd261e236d36e69945f03d51}{01330}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_TCB\_TC1XC1S\_TIOA0\ \ \ \ (\ (\ unsigned\ int\ )\ 0x2\ <<\ 2\ )\ }\textcolor{comment}{/*\ (TCB)\ TIOA0\ connected\ to\ XC1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01331}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aef4e0cc9cfc6a26f0b78e82f01604d41}{01331}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_TCB\_TC1XC1S\_TIOA2\ \ \ \ (\ (\ unsigned\ int\ )\ 0x3\ <<\ 2\ )\ }\textcolor{comment}{/*\ (TCB)\ TIOA2\ connected\ to\ XC1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01332}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_afef7e2ad858ff351031a50dc5761b7cb}{01332}}\ \textcolor{preprocessor}{\#define\ AT91C\_TCB\_TC2XC2S\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x3\ <<\ 4\ )\ }\textcolor{comment}{/*\ (TCB)\ External\ Clock\ Signal\ 2\ Selection\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01333}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a22a2ef64cb698fa796657a4a2568dc2b}{01333}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_TCB\_TC2XC2S\_TCLK2\ \ \ \ (\ (\ unsigned\ int\ )\ 0x0\ <<\ 4\ )\ }\textcolor{comment}{/*\ (TCB)\ TCLK2\ connected\ to\ XC2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01334}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a48647ce84e818212bf1c7bab2c271129}{01334}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_TCB\_TC2XC2S\_NONE\ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 4\ )\ }\textcolor{comment}{/*\ (TCB)\ None\ signal\ connected\ to\ XC2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01335}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_abdf5cf6482dc8886b3f26910ef5ad08b}{01335}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_TCB\_TC2XC2S\_TIOA0\ \ \ \ (\ (\ unsigned\ int\ )\ 0x2\ <<\ 4\ )\ }\textcolor{comment}{/*\ (TCB)\ TIOA0\ connected\ to\ XC2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01336}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a88dae7e2bf482828090c736330eb0187}{01336}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_TCB\_TC2XC2S\_TIOA1\ \ \ \ (\ (\ unsigned\ int\ )\ 0x3\ <<\ 4\ )\ }\textcolor{comment}{/*\ (TCB)\ TIOA2\ connected\ to\ XC2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01337}01337\ }
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01338}01338\ \textcolor{comment}{/*\ *****************************************************************************\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01339}01339\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ SOFTWARE\ API\ DEFINITION\ \ FOR\ Control\ Area\ Network\ MailBox\ Interface\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01340}01340\ \textcolor{comment}{/*\ *****************************************************************************\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01341}01341\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct\ }\mbox{\hyperlink{struct___a_t91_s___c_a_n___m_b}{\_AT91S\_CAN\_MB}}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01342}01342\ \{}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01343}01343\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_x128__inc_8h_ab40c63f99aae4ef2f018ffb40c9e20aa}{CAN\_MB\_MMR}};\ \ \textcolor{comment}{/*\ MailBox\ Mode\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01344}01344\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_x128__inc_8h_ae20541fd10a2d52e5b69578c8f8fb83d}{CAN\_MB\_MAM}};\ \ \textcolor{comment}{/*\ MailBox\ Acceptance\ Mask\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01345}01345\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_x128__inc_8h_a9932576f20fcb2de5b07553387c83f82}{CAN\_MB\_MID}};\ \ \textcolor{comment}{/*\ MailBox\ ID\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01346}01346\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_x128__inc_8h_ab33d46449b6179a4d58e1a9a7283d6f9}{CAN\_MB\_MFID}};\ \textcolor{comment}{/*\ MailBox\ Family\ ID\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01347}01347\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_x128__inc_8h_a3b28bdf6ccc2ecac4c22485a5f4208fc}{CAN\_MB\_MSR}};\ \ \textcolor{comment}{/*\ MailBox\ Status\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01348}01348\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_x128__inc_8h_a9b7760af6223f85d09d9c30bbdd81297}{CAN\_MB\_MDL}};\ \ \textcolor{comment}{/*\ MailBox\ Data\ Low\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01349}01349\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_x128__inc_8h_a4e4c40c303d6d49a1baba05f52c6e12c}{CAN\_MB\_MDH}};\ \ \textcolor{comment}{/*\ MailBox\ Data\ High\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01350}01350\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_x128__inc_8h_aefa759e6ae9baa6bab9a80e3337e94ed}{CAN\_MB\_MCR}};\ \ \textcolor{comment}{/*\ MailBox\ Control\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01351}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_acac35b956ddb3f8f7ee7a7d8a2862830}{01351}}\ \}\ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a0eb1cfe4710bdbf3524c4c4a8794fc9a}{AT91S\_CAN\_MB}},\ *\ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_acac35b956ddb3f8f7ee7a7d8a2862830}{AT91PS\_CAN\_MB}};}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01352}01352\ }
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01353}01353\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ CAN\_MMR\ :\ (CAN\_MB\ Offset:\ 0x0)\ CAN\ Message\ Mode\ Register\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01354}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_abd5093c7477515296fa846382b3ee474}{01354}}\ \textcolor{preprocessor}{\#define\ AT91C\_CAN\_MTIMEMARK\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0xFFFF\ <<\ 0\ )\ \ }\textcolor{comment}{/*\ (CAN\_MB)\ Mailbox\ Timemark\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01355}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a9e2675304d5afd8acb3bfafce411088f}{01355}}\ \textcolor{preprocessor}{\#define\ AT91C\_CAN\_PRIOR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0xF\ <<\ 16\ )\ \ \ \ }\textcolor{comment}{/*\ (CAN\_MB)\ Mailbox\ Priority\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01356}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ac348598536fcb7e082125761f0602344}{01356}}\ \textcolor{preprocessor}{\#define\ AT91C\_CAN\_MOT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x7\ <<\ 24\ )\ \ \ \ }\textcolor{comment}{/*\ (CAN\_MB)\ Mailbox\ Object\ Type\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01357}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aa229b57b92029e4ae325d647c2230b3b}{01357}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_CAN\_MOT\_DIS\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x0\ <<\ 24\ )\ \ \ \ }\textcolor{comment}{/*\ (CAN\_MB)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01358}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a7d197f91f6af10386fc9f8c26ada1f62}{01358}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_CAN\_MOT\_RX\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 24\ )\ \ \ \ }\textcolor{comment}{/*\ (CAN\_MB)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01359}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a1cc2031f0741140d508a1c951d333b13}{01359}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_CAN\_MOT\_RXOVERWRITE\ \ \ \ (\ (\ unsigned\ int\ )\ 0x2\ <<\ 24\ )\ \ \ \ }\textcolor{comment}{/*\ (CAN\_MB)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01360}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a796d6415aa6e56ff9251ceb021ad1675}{01360}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_CAN\_MOT\_TX\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x3\ <<\ 24\ )\ \ \ \ }\textcolor{comment}{/*\ (CAN\_MB)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01361}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a1770109e1050ef7aa10d7e0c7e1d253c}{01361}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_CAN\_MOT\_CONSUMER\ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x4\ <<\ 24\ )\ \ \ \ }\textcolor{comment}{/*\ (CAN\_MB)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01362}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_adac2b0a1e9a492157cb9f7d8dd2d9b6b}{01362}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_CAN\_MOT\_PRODUCER\ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x5\ <<\ 24\ )\ \ \ \ }\textcolor{comment}{/*\ (CAN\_MB)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01363}01363\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ CAN\_MAM\ :\ (CAN\_MB\ Offset:\ 0x4)\ CAN\ Message\ Acceptance\ Mask\ Register\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01364}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a9a656bc31fe6b6f89714c62dc7c20d1f}{01364}}\ \textcolor{preprocessor}{\#define\ AT91C\_CAN\_MIDvB\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x3FFFF\ <<\ 0\ )\ }\textcolor{comment}{/*\ (CAN\_MB)\ Complementary\ bits\ for\ identifier\ in\ extended\ mode\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01365}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a6e92154d375e43d546ca1de3c1e96079}{01365}}\ \textcolor{preprocessor}{\#define\ AT91C\_CAN\_MIDvA\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x7FF\ <<\ 18\ )\ \ }\textcolor{comment}{/*\ (CAN\_MB)\ Identifier\ for\ standard\ frame\ mode\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01366}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aad3375663ba012fbbab1987c6c3c193c}{01366}}\ \textcolor{preprocessor}{\#define\ AT91C\_CAN\_MIDE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 29\ )\ \ \ \ }\textcolor{comment}{/*\ (CAN\_MB)\ Identifier\ Version\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01367}01367\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ CAN\_MID\ :\ (CAN\_MB\ Offset:\ 0x8)\ CAN\ Message\ ID\ Register\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01368}01368\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ CAN\_MFID\ :\ (CAN\_MB\ Offset:\ 0xc)\ CAN\ Message\ Family\ ID\ Register\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01369}01369\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ CAN\_MSR\ :\ (CAN\_MB\ Offset:\ 0x10)\ CAN\ Message\ Status\ Register\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01370}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ad8eba8ec2d2fda4b6c42c7c269aede3f}{01370}}\ \textcolor{preprocessor}{\#define\ AT91C\_CAN\_MTIMESTAMP\ \ \ \ (\ (\ unsigned\ int\ )\ 0xFFFF\ <<\ 0\ )\ }\textcolor{comment}{/*\ (CAN\_MB)\ Timer\ Value\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01371}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aba80a98a33c4c22f1385b7a478b817c0}{01371}}\ \textcolor{preprocessor}{\#define\ AT91C\_CAN\_MDLC\ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0xF\ <<\ 16\ )\ \ \ }\textcolor{comment}{/*\ (CAN\_MB)\ Mailbox\ Data\ Length\ Code\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01372}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a0cb256750eaa20a97d8d5232b321d283}{01372}}\ \textcolor{preprocessor}{\#define\ AT91C\_CAN\_MRTR\ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 20\ )\ \ \ }\textcolor{comment}{/*\ (CAN\_MB)\ Mailbox\ Remote\ Transmission\ Request\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01373}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a849fe8f7c40cd67ea45d182dafded25e}{01373}}\ \textcolor{preprocessor}{\#define\ AT91C\_CAN\_MABT\ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 22\ )\ \ \ }\textcolor{comment}{/*\ (CAN\_MB)\ Mailbox\ Message\ Abort\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01374}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ab624a97252c028557c89f0cf2a9bfd5e}{01374}}\ \textcolor{preprocessor}{\#define\ AT91C\_CAN\_MRDY\ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 23\ )\ \ \ }\textcolor{comment}{/*\ (CAN\_MB)\ Mailbox\ Ready\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01375}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a93c17b0a9680dae1ad6398827db6b80b}{01375}}\ \textcolor{preprocessor}{\#define\ AT91C\_CAN\_MMI\ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 24\ )\ \ \ }\textcolor{comment}{/*\ (CAN\_MB)\ Mailbox\ Message\ Ignored\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01376}01376\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ CAN\_MDL\ :\ (CAN\_MB\ Offset:\ 0x14)\ CAN\ Message\ Data\ Low\ Register\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01377}01377\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ CAN\_MDH\ :\ (CAN\_MB\ Offset:\ 0x18)\ CAN\ Message\ Data\ High\ Register\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01378}01378\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ CAN\_MCR\ :\ (CAN\_MB\ Offset:\ 0x1c)\ CAN\ Message\ Control\ Register\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01379}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a44aaaa305f8d36d1572ec18e750d3397}{01379}}\ \textcolor{preprocessor}{\#define\ AT91C\_CAN\_MACR\ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 22\ )\ }\textcolor{comment}{/*\ (CAN\_MB)\ Abort\ Request\ for\ Mailbox\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01380}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a59ce20cfdc361e3218458f6a25c95231}{01380}}\ \textcolor{preprocessor}{\#define\ AT91C\_CAN\_MTCR\ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 23\ )\ }\textcolor{comment}{/*\ (CAN\_MB)\ Mailbox\ Transfer\ Command\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01381}01381\ }
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01382}01382\ \textcolor{comment}{/*\ *****************************************************************************\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01383}01383\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ SOFTWARE\ API\ DEFINITION\ \ FOR\ Control\ Area\ Network\ Interface\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01384}01384\ \textcolor{comment}{/*\ *****************************************************************************\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01385}01385\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct\ }\mbox{\hyperlink{struct___a_t91_s___c_a_n}{\_AT91S\_CAN}}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01386}01386\ \{}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01387}01387\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_x128__inc_8h_a1847e5aca49913b83e17fd25954bfb73}{CAN\_MR}};\ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Mode\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01388}01388\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_x128__inc_8h_a698f7030f66d441b03313d53870a6864}{CAN\_IER}};\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Interrupt\ Enable\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01389}01389\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_x128__inc_8h_a7fcce58df9edba4162e6bcaa95ede693}{CAN\_IDR}};\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Interrupt\ Disable\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01390}01390\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_x128__inc_8h_adc26ef2048b8361dbb2aeb011038b806}{CAN\_IMR}};\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Interrupt\ Mask\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01391}01391\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_x128__inc_8h_a774ae8ec2268af1a8fe5075c7d7c5cc5}{CAN\_SR}};\ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Status\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01392}01392\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_x128__inc_8h_ae54e82efd11f3b82eac8c33cfd9d1719}{CAN\_BR}};\ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Baudrate\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01393}01393\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_x128__inc_8h_a91650878b2a7fb1f71584604bc3097ef}{CAN\_TIM}};\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Timer\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01394}01394\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_x128__inc_8h_a01b423db7affc7f418fc5f19127a4a71}{CAN\_TIMESTP}};\ \ \ \ \ \textcolor{comment}{/*\ Time\ Stamp\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01395}01395\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_x128__inc_8h_acf3f445f4aaa9e4d8d5d2a8a2ef86811}{CAN\_ECR}};\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Error\ Counter\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01396}01396\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_x128__inc_8h_a1484d084d325cb79bbf34ed6e51b6b91}{CAN\_TCR}};\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Transfer\ Command\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01397}01397\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_x128__inc_8h_a7a3cbd7093fb581aa32553c2ddf79feb}{CAN\_ACR}};\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Abort\ Command\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01398}01398\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___c_a_n_ad7db5c06f86189df26db1ff343078571}{Reserved0}}[\ 52\ ];\ \textcolor{comment}{/*\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01399}01399\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_x128__inc_8h_ad645a8b7545ded94967481b753bdf45c}{CAN\_VR}};\ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Version\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01400}01400\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___c_a_n_aa484c0a5edaaa8a76f2d40990ddfb9b4}{Reserved1}}[\ 64\ ];\ \textcolor{comment}{/*\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01401}01401\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a0eb1cfe4710bdbf3524c4c4a8794fc9a}{AT91S\_CAN\_MB}}\ \mbox{\hyperlink{_a_t91_s_a_m7_x128__inc_8h_a95df61ea227c30d8ba097585f93be00c}{CAN\_MB0}};\ \ \ \ \ \textcolor{comment}{/*\ CAN\ Mailbox\ 0\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01402}01402\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a0eb1cfe4710bdbf3524c4c4a8794fc9a}{AT91S\_CAN\_MB}}\ \mbox{\hyperlink{_a_t91_s_a_m7_x128__inc_8h_aabe88207b98b827aba195eeb3429301b}{CAN\_MB1}};\ \ \ \ \ \textcolor{comment}{/*\ CAN\ Mailbox\ 1\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01403}01403\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a0eb1cfe4710bdbf3524c4c4a8794fc9a}{AT91S\_CAN\_MB}}\ \mbox{\hyperlink{_a_t91_s_a_m7_x128__inc_8h_a5cef11d990a78065686dc5ba7086e1ba}{CAN\_MB2}};\ \ \ \ \ \textcolor{comment}{/*\ CAN\ Mailbox\ 2\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01404}01404\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a0eb1cfe4710bdbf3524c4c4a8794fc9a}{AT91S\_CAN\_MB}}\ \mbox{\hyperlink{_a_t91_s_a_m7_x128__inc_8h_a0fde55ee9eb40539319b75634bd3bd82}{CAN\_MB3}};\ \ \ \ \ \textcolor{comment}{/*\ CAN\ Mailbox\ 3\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01405}01405\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a0eb1cfe4710bdbf3524c4c4a8794fc9a}{AT91S\_CAN\_MB}}\ \mbox{\hyperlink{_a_t91_s_a_m7_x128__inc_8h_a5d46420025744e0140d851dd5f9c8cb6}{CAN\_MB4}};\ \ \ \ \ \textcolor{comment}{/*\ CAN\ Mailbox\ 4\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01406}01406\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a0eb1cfe4710bdbf3524c4c4a8794fc9a}{AT91S\_CAN\_MB}}\ \mbox{\hyperlink{_a_t91_s_a_m7_x128__inc_8h_af1d91872a7680f31c7e13a9138498cdb}{CAN\_MB5}};\ \ \ \ \ \textcolor{comment}{/*\ CAN\ Mailbox\ 5\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01407}01407\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a0eb1cfe4710bdbf3524c4c4a8794fc9a}{AT91S\_CAN\_MB}}\ \mbox{\hyperlink{_a_t91_s_a_m7_x128__inc_8h_a0a8be638f200c274609c283b13049dd9}{CAN\_MB6}};\ \ \ \ \ \textcolor{comment}{/*\ CAN\ Mailbox\ 6\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01408}01408\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a0eb1cfe4710bdbf3524c4c4a8794fc9a}{AT91S\_CAN\_MB}}\ \mbox{\hyperlink{_a_t91_s_a_m7_x128__inc_8h_a10463e3e6e976c640e1422004c46c2ef}{CAN\_MB7}};\ \ \ \ \ \textcolor{comment}{/*\ CAN\ Mailbox\ 7\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01409}01409\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a0eb1cfe4710bdbf3524c4c4a8794fc9a}{AT91S\_CAN\_MB}}\ \mbox{\hyperlink{_a_t91_s_a_m7_x128__inc_8h_adee5f87946536b47712713eab6ce82f5}{CAN\_MB8}};\ \ \ \ \ \textcolor{comment}{/*\ CAN\ Mailbox\ 8\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01410}01410\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a0eb1cfe4710bdbf3524c4c4a8794fc9a}{AT91S\_CAN\_MB}}\ \mbox{\hyperlink{_a_t91_s_a_m7_x128__inc_8h_ae2457c9842a51bc6bdc96e7342a972f8}{CAN\_MB9}};\ \ \ \ \ \textcolor{comment}{/*\ CAN\ Mailbox\ 9\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01411}01411\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a0eb1cfe4710bdbf3524c4c4a8794fc9a}{AT91S\_CAN\_MB}}\ \mbox{\hyperlink{_a_t91_s_a_m7_x128__inc_8h_ad204047d971537fdbab54eb3a6a611f2}{CAN\_MB10}};\ \ \ \ \textcolor{comment}{/*\ CAN\ Mailbox\ 10\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01412}01412\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a0eb1cfe4710bdbf3524c4c4a8794fc9a}{AT91S\_CAN\_MB}}\ \mbox{\hyperlink{_a_t91_s_a_m7_x128__inc_8h_a263288551cf4a1f1730c7121e0c3f69e}{CAN\_MB11}};\ \ \ \ \textcolor{comment}{/*\ CAN\ Mailbox\ 11\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01413}01413\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a0eb1cfe4710bdbf3524c4c4a8794fc9a}{AT91S\_CAN\_MB}}\ \mbox{\hyperlink{_a_t91_s_a_m7_x128__inc_8h_a724e8b334ebc1cd7f05bd7bf641972cc}{CAN\_MB12}};\ \ \ \ \textcolor{comment}{/*\ CAN\ Mailbox\ 12\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01414}01414\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a0eb1cfe4710bdbf3524c4c4a8794fc9a}{AT91S\_CAN\_MB}}\ \mbox{\hyperlink{_a_t91_s_a_m7_x128__inc_8h_a6326369f795091bb110d449d2a9d784d}{CAN\_MB13}};\ \ \ \ \textcolor{comment}{/*\ CAN\ Mailbox\ 13\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01415}01415\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a0eb1cfe4710bdbf3524c4c4a8794fc9a}{AT91S\_CAN\_MB}}\ \mbox{\hyperlink{_a_t91_s_a_m7_x128__inc_8h_a9ff22e8ee8b83bf4f86c4cf19b95395b}{CAN\_MB14}};\ \ \ \ \textcolor{comment}{/*\ CAN\ Mailbox\ 14\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01416}01416\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a0eb1cfe4710bdbf3524c4c4a8794fc9a}{AT91S\_CAN\_MB}}\ \mbox{\hyperlink{_a_t91_s_a_m7_x128__inc_8h_a1b46d50071859668682725af4e6fa131}{CAN\_MB15}};\ \ \ \ \textcolor{comment}{/*\ CAN\ Mailbox\ 15\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01417}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a81dbef95013739a5ef061116c4ed4ddb}{01417}}\ \}\ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_ae2d5d1f7b97019f8e09f28bbcc32dc12}{AT91S\_CAN}},\ *\ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a81dbef95013739a5ef061116c4ed4ddb}{AT91PS\_CAN}};}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01418}01418\ }
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01419}01419\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ CAN\_MR\ :\ (CAN\ Offset:\ 0x0)\ CAN\ Mode\ Register\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01420}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a7a6ce8443040469721c5eaf1cff06fe4}{01420}}\ \textcolor{preprocessor}{\#define\ AT91C\_CAN\_CANEN\ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 0\ )\ \ }\textcolor{comment}{/*\ (CAN)\ CAN\ Controller\ Enable\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01421}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a40183e67ee0cd76efd705bd1dfd5aa46}{01421}}\ \textcolor{preprocessor}{\#define\ AT91C\_CAN\_LPM\ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 1\ )\ \ }\textcolor{comment}{/*\ (CAN)\ Disable/Enable\ Low\ Power\ Mode\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01422}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aaafe0369da03772016177a069c9b9859}{01422}}\ \textcolor{preprocessor}{\#define\ AT91C\_CAN\_ABM\ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 2\ )\ \ }\textcolor{comment}{/*\ (CAN)\ Disable/Enable\ Autobaud/Listen\ Mode\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01423}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aa98598ad8488b07b06aa44b78a103977}{01423}}\ \textcolor{preprocessor}{\#define\ AT91C\_CAN\_OVL\ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 3\ )\ \ }\textcolor{comment}{/*\ (CAN)\ Disable/Enable\ Overload\ Frame\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01424}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a78cc70d7849efe26902171d7291361ae}{01424}}\ \textcolor{preprocessor}{\#define\ AT91C\_CAN\_TEOF\ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 4\ )\ \ }\textcolor{comment}{/*\ (CAN)\ Time\ Stamp\ messages\ at\ each\ end\ of\ Frame\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01425}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a1d2ac787041ae17c6e928caaf65495b9}{01425}}\ \textcolor{preprocessor}{\#define\ AT91C\_CAN\_TTM\ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 5\ )\ \ }\textcolor{comment}{/*\ (CAN)\ Disable/Enable\ Time\ Trigger\ Mode\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01426}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aa9442ae627eaf3978f115ff4fcbd6fbc}{01426}}\ \textcolor{preprocessor}{\#define\ AT91C\_CAN\_TIMFRZ\ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 6\ )\ \ }\textcolor{comment}{/*\ (CAN)\ Enable\ Timer\ Freeze\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01427}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a12ff83a4043c25ce5e95c270963a15ac}{01427}}\ \textcolor{preprocessor}{\#define\ AT91C\_CAN\_DRPT\ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 7\ )\ \ }\textcolor{comment}{/*\ (CAN)\ Disable\ Repeat\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01428}01428\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ CAN\_IER\ :\ (CAN\ Offset:\ 0x4)\ CAN\ Interrupt\ Enable\ Register\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01429}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a95cb273e1f07b4f7318d992e79f1d266}{01429}}\ \textcolor{preprocessor}{\#define\ AT91C\_CAN\_MB0\ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 0\ )\ \ }\textcolor{comment}{/*\ (CAN)\ Mailbox\ 0\ Flag\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01430}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ad1b346268355084f920449b3feb0e219}{01430}}\ \textcolor{preprocessor}{\#define\ AT91C\_CAN\_MB1\ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 1\ )\ \ }\textcolor{comment}{/*\ (CAN)\ Mailbox\ 1\ Flag\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01431}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a414a33e3c2902c9489f2387fa4e0ec69}{01431}}\ \textcolor{preprocessor}{\#define\ AT91C\_CAN\_MB2\ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 2\ )\ \ }\textcolor{comment}{/*\ (CAN)\ Mailbox\ 2\ Flag\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01432}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a651ec9fd742edb09e03de084a0b4f28d}{01432}}\ \textcolor{preprocessor}{\#define\ AT91C\_CAN\_MB3\ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 3\ )\ \ }\textcolor{comment}{/*\ (CAN)\ Mailbox\ 3\ Flag\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01433}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a47f817f1d6d6321a396a2419cd4b87cc}{01433}}\ \textcolor{preprocessor}{\#define\ AT91C\_CAN\_MB4\ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 4\ )\ \ }\textcolor{comment}{/*\ (CAN)\ Mailbox\ 4\ Flag\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01434}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aa9f84d6d5145453d51ae6d4d11344cfe}{01434}}\ \textcolor{preprocessor}{\#define\ AT91C\_CAN\_MB5\ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 5\ )\ \ }\textcolor{comment}{/*\ (CAN)\ Mailbox\ 5\ Flag\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01435}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ade10d14dd0630a3083358e6b6f1a3f5a}{01435}}\ \textcolor{preprocessor}{\#define\ AT91C\_CAN\_MB6\ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 6\ )\ \ }\textcolor{comment}{/*\ (CAN)\ Mailbox\ 6\ Flag\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01436}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ae35d41d221dd88c02113a34b86c27e19}{01436}}\ \textcolor{preprocessor}{\#define\ AT91C\_CAN\_MB7\ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 7\ )\ \ }\textcolor{comment}{/*\ (CAN)\ Mailbox\ 7\ Flag\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01437}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ab04f5e985425f64d28913da36faeb6bc}{01437}}\ \textcolor{preprocessor}{\#define\ AT91C\_CAN\_MB8\ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 8\ )\ \ }\textcolor{comment}{/*\ (CAN)\ Mailbox\ 8\ Flag\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01438}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aabecd7e0d839b454f128e4991b8228e4}{01438}}\ \textcolor{preprocessor}{\#define\ AT91C\_CAN\_MB9\ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 9\ )\ \ }\textcolor{comment}{/*\ (CAN)\ Mailbox\ 9\ Flag\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01439}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ad617f8e31d358b190fb4bcdadf04d147}{01439}}\ \textcolor{preprocessor}{\#define\ AT91C\_CAN\_MB10\ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 10\ )\ }\textcolor{comment}{/*\ (CAN)\ Mailbox\ 10\ Flag\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01440}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a160af6c5efbf4ec2258f1abf3f8bae79}{01440}}\ \textcolor{preprocessor}{\#define\ AT91C\_CAN\_MB11\ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 11\ )\ }\textcolor{comment}{/*\ (CAN)\ Mailbox\ 11\ Flag\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01441}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a64247eb2185b47a6ad214e51302bb40a}{01441}}\ \textcolor{preprocessor}{\#define\ AT91C\_CAN\_MB12\ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 12\ )\ }\textcolor{comment}{/*\ (CAN)\ Mailbox\ 12\ Flag\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01442}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a882a4dbfe96405742621142ea86f9a00}{01442}}\ \textcolor{preprocessor}{\#define\ AT91C\_CAN\_MB13\ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 13\ )\ }\textcolor{comment}{/*\ (CAN)\ Mailbox\ 13\ Flag\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01443}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ad84d31047fe5374b0d902f1472958be9}{01443}}\ \textcolor{preprocessor}{\#define\ AT91C\_CAN\_MB14\ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 14\ )\ }\textcolor{comment}{/*\ (CAN)\ Mailbox\ 14\ Flag\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01444}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ac553e5e8682068297501da33b71d7ebb}{01444}}\ \textcolor{preprocessor}{\#define\ AT91C\_CAN\_MB15\ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 15\ )\ }\textcolor{comment}{/*\ (CAN)\ Mailbox\ 15\ Flag\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01445}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a7bc0e531a7e7d34ca0c33a7a315779f5}{01445}}\ \textcolor{preprocessor}{\#define\ AT91C\_CAN\_ERRA\ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 16\ )\ }\textcolor{comment}{/*\ (CAN)\ Error\ Active\ Mode\ Flag\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01446}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a427bbe284c4fe904b8da8305be3f9e6f}{01446}}\ \textcolor{preprocessor}{\#define\ AT91C\_CAN\_WARN\ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 17\ )\ }\textcolor{comment}{/*\ (CAN)\ Warning\ Limit\ Flag\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01447}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a4e814893a21894eb09d72d492eb5cff5}{01447}}\ \textcolor{preprocessor}{\#define\ AT91C\_CAN\_ERRP\ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 18\ )\ }\textcolor{comment}{/*\ (CAN)\ Error\ Passive\ Mode\ Flag\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01448}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a9e146b433b854574a042907c3a79c056}{01448}}\ \textcolor{preprocessor}{\#define\ AT91C\_CAN\_BOFF\ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 19\ )\ }\textcolor{comment}{/*\ (CAN)\ Bus\ Off\ Mode\ Flag\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01449}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a0b46a485b19b0ca062e6ff359104527c}{01449}}\ \textcolor{preprocessor}{\#define\ AT91C\_CAN\_SLEEP\ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 20\ )\ }\textcolor{comment}{/*\ (CAN)\ Sleep\ Flag\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01450}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ae4dd4af4371ca3709a08fcf0d549258c}{01450}}\ \textcolor{preprocessor}{\#define\ AT91C\_CAN\_WAKEUP\ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 21\ )\ }\textcolor{comment}{/*\ (CAN)\ Wakeup\ Flag\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01451}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a53ff22954eff7c02feed2fece19fe76d}{01451}}\ \textcolor{preprocessor}{\#define\ AT91C\_CAN\_TOVF\ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 22\ )\ }\textcolor{comment}{/*\ (CAN)\ Timer\ Overflow\ Flag\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01452}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a1f89ac5882ea15e78ba3b7ec23d017bf}{01452}}\ \textcolor{preprocessor}{\#define\ AT91C\_CAN\_TSTP\ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 23\ )\ }\textcolor{comment}{/*\ (CAN)\ Timestamp\ Flag\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01453}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a5ec76a618fc9118ad9712a4a7ed5269d}{01453}}\ \textcolor{preprocessor}{\#define\ AT91C\_CAN\_CERR\ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 24\ )\ }\textcolor{comment}{/*\ (CAN)\ CRC\ Error\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01454}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a05db13db14430dfdb30f5e6f618394c4}{01454}}\ \textcolor{preprocessor}{\#define\ AT91C\_CAN\_SERR\ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 25\ )\ }\textcolor{comment}{/*\ (CAN)\ Stuffing\ Error\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01455}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a9f02f0791df5f9e828376c207804fea9}{01455}}\ \textcolor{preprocessor}{\#define\ AT91C\_CAN\_AERR\ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 26\ )\ }\textcolor{comment}{/*\ (CAN)\ Acknowledgment\ Error\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01456}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ae9b1ea617bf103d41945b2f65b5dd47b}{01456}}\ \textcolor{preprocessor}{\#define\ AT91C\_CAN\_FERR\ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 27\ )\ }\textcolor{comment}{/*\ (CAN)\ Form\ Error\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01457}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_acc61b85f0f6df808ea59c85520298159}{01457}}\ \textcolor{preprocessor}{\#define\ AT91C\_CAN\_BERR\ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 28\ )\ }\textcolor{comment}{/*\ (CAN)\ Bit\ Error\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01458}01458\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ CAN\_IDR\ :\ (CAN\ Offset:\ 0x8)\ CAN\ Interrupt\ Disable\ Register\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01459}01459\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ CAN\_IMR\ :\ (CAN\ Offset:\ 0xc)\ CAN\ Interrupt\ Mask\ Register\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01460}01460\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ CAN\_SR\ :\ (CAN\ Offset:\ 0x10)\ CAN\ Status\ Register\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01461}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ab037e22b0ae0fb3e5e71f9ce143ee0f0}{01461}}\ \textcolor{preprocessor}{\#define\ AT91C\_CAN\_RBSY\ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 29\ )\ \ \ }\textcolor{comment}{/*\ (CAN)\ Receiver\ Busy\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01462}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a57a6fd5ebefb7e9cb18c3bdfcd2ea40d}{01462}}\ \textcolor{preprocessor}{\#define\ AT91C\_CAN\_TBSY\ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 30\ )\ \ \ }\textcolor{comment}{/*\ (CAN)\ Transmitter\ Busy\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01463}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a615fcd2f22304a513ba8b4af9be3e9da}{01463}}\ \textcolor{preprocessor}{\#define\ AT91C\_CAN\_OVLY\ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 31\ )\ \ \ }\textcolor{comment}{/*\ (CAN)\ Overload\ Busy\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01464}01464\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ CAN\_BR\ :\ (CAN\ Offset:\ 0x14)\ CAN\ Baudrate\ Register\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01465}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ae29678eb6c2af2727353216004bc23e1}{01465}}\ \textcolor{preprocessor}{\#define\ AT91C\_CAN\_PHASE2\ \ \ \ (\ (\ unsigned\ int\ )\ 0x7\ <<\ 0\ )\ \ \ \ }\textcolor{comment}{/*\ (CAN)\ Phase\ 2\ segment\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01466}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_abcf12f1efa6d9dfb2fcb3c520a201142}{01466}}\ \textcolor{preprocessor}{\#define\ AT91C\_CAN\_PHASE1\ \ \ \ (\ (\ unsigned\ int\ )\ 0x7\ <<\ 4\ )\ \ \ \ }\textcolor{comment}{/*\ (CAN)\ Phase\ 1\ segment\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01467}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_af62e26b224eb796a5748da733abe4b44}{01467}}\ \textcolor{preprocessor}{\#define\ AT91C\_CAN\_PROPAG\ \ \ \ (\ (\ unsigned\ int\ )\ 0x7\ <<\ 8\ )\ \ \ \ }\textcolor{comment}{/*\ (CAN)\ Programmation\ time\ segment\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01468}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a1a17b4c97adc8581bc574de39a7baf56}{01468}}\ \textcolor{preprocessor}{\#define\ AT91C\_CAN\_SYNC\ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x3\ <<\ 12\ )\ \ \ }\textcolor{comment}{/*\ (CAN)\ Re-\/synchronization\ jump\ width\ segment\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01469}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ac08c580d1104dbcb56dc2395a67e0c32}{01469}}\ \textcolor{preprocessor}{\#define\ AT91C\_CAN\_BRP\ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x7F\ <<\ 16\ )\ \ }\textcolor{comment}{/*\ (CAN)\ Baudrate\ Prescaler\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01470}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a0ba88a48816b29ad4ed9f2311b1e7e7a}{01470}}\ \textcolor{preprocessor}{\#define\ AT91C\_CAN\_SMP\ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 24\ )\ \ \ }\textcolor{comment}{/*\ (CAN)\ Sampling\ mode\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01471}01471\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ CAN\_TIM\ :\ (CAN\ Offset:\ 0x18)\ CAN\ Timer\ Register\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01472}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a6bd1e977313baa63ceb4cf84b582299a}{01472}}\ \textcolor{preprocessor}{\#define\ AT91C\_CAN\_TIMER\ \ \ \ \ (\ (\ unsigned\ int\ )\ 0xFFFF\ <<\ 0\ )\ }\textcolor{comment}{/*\ (CAN)\ Timer\ field\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01473}01473\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ CAN\_TIMESTP\ :\ (CAN\ Offset:\ 0x1c)\ CAN\ Timestamp\ Register\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01474}01474\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ CAN\_ECR\ :\ (CAN\ Offset:\ 0x20)\ CAN\ Error\ Counter\ Register\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01475}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a1512af0cfd6d1f660b0bc3586dc6d6eb}{01475}}\ \textcolor{preprocessor}{\#define\ AT91C\_CAN\_REC\ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0xFF\ <<\ 0\ )\ \ }\textcolor{comment}{/*\ (CAN)\ Receive\ Error\ Counter\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01476}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a4191d2a74d7d781f9a8c8998904800c7}{01476}}\ \textcolor{preprocessor}{\#define\ AT91C\_CAN\_TEC\ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0xFF\ <<\ 16\ )\ }\textcolor{comment}{/*\ (CAN)\ Transmit\ Error\ Counter\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01477}01477\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ CAN\_TCR\ :\ (CAN\ Offset:\ 0x24)\ CAN\ Transfer\ Command\ Register\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01478}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a21b8fdd4c7d8cfae85459c859618b2c3}{01478}}\ \textcolor{preprocessor}{\#define\ AT91C\_CAN\_TIMRST\ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 31\ )\ \ }\textcolor{comment}{/*\ (CAN)\ Timer\ Reset\ Field\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01479}01479\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ CAN\_ACR\ :\ (CAN\ Offset:\ 0x28)\ CAN\ Abort\ Command\ Register\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01480}01480\ }
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01481}01481\ \textcolor{comment}{/*\ *****************************************************************************\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01482}01482\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ SOFTWARE\ API\ DEFINITION\ \ FOR\ Ethernet\ MAC\ 10/100\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01483}01483\ \textcolor{comment}{/*\ *****************************************************************************\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01484}01484\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct\ }\mbox{\hyperlink{struct___a_t91_s___e_m_a_c}{\_AT91S\_EMAC}}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01485}01485\ \{}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01486}01486\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_x128__inc_8h_ace303bb60c1bf51170cc93484581bbd0}{EMAC\_NCR}};\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Network\ Control\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01487}01487\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_x128__inc_8h_ac83e2b14fbd21b3bc1553b8943f15482}{EMAC\_NCFGR}};\ \ \ \ \ \ \textcolor{comment}{/*\ Network\ Configuration\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01488}01488\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_x128__inc_8h_a54235f26bbd72cd5337f44d3bab869b2}{EMAC\_NSR}};\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Network\ Status\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01489}01489\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___e_m_a_c_afe82bab0fca2b9327958105138c7ceb9}{Reserved0}}[\ 2\ ];\ \ \textcolor{comment}{/*\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01490}01490\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_x128__inc_8h_a018b6d5a56f5288b155f03f9614bc0ea}{EMAC\_TSR}};\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Transmit\ Status\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01491}01491\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_x128__inc_8h_a8cd087d097ebce1cdac58c04d69d6fe7}{EMAC\_RBQP}};\ \ \ \ \ \ \ \textcolor{comment}{/*\ Receive\ Buffer\ Queue\ Pointer\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01492}01492\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_x128__inc_8h_a09195938364b3fbeb04315cd2a796539}{EMAC\_TBQP}};\ \ \ \ \ \ \ \textcolor{comment}{/*\ Transmit\ Buffer\ Queue\ Pointer\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01493}01493\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_x128__inc_8h_a9b67c87744f4cbcfb453895faa342f2c}{EMAC\_RSR}};\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Receive\ Status\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01494}01494\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_x128__inc_8h_a7f2015eec476e55cebcf7a1629071bfd}{EMAC\_ISR}};\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Interrupt\ Status\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01495}01495\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_x128__inc_8h_a3c18ef69a8cf2eccb6c005edff7409cd}{EMAC\_IER}};\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Interrupt\ Enable\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01496}01496\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_x128__inc_8h_a51c4d668d1e91b17e947ffb95b938256}{EMAC\_IDR}};\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Interrupt\ Disable\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01497}01497\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_x128__inc_8h_a2aaff95ad744632ee60684a7cb7b302d}{EMAC\_IMR}};\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Interrupt\ Mask\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01498}01498\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_x128__inc_8h_a38a80fc41435d8a92627b1c1819634bc}{EMAC\_MAN}};\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ PHY\ Maintenance\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01499}01499\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_x128__inc_8h_aa19ab9a71e9c8490279e0c0ad08b458a}{EMAC\_PTR}};\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Pause\ Time\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01500}01500\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_x128__inc_8h_a3e154a39cedad7e6cdb80a3ddcfed508}{EMAC\_PFR}};\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Pause\ Frames\ received\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01501}01501\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_x128__inc_8h_a7ea6da1248903c7952d7d4094b9d8b7a}{EMAC\_FTO}};\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Frames\ Transmitted\ OK\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01502}01502\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_x128__inc_8h_a70653fa5da630919db2cb8271f2d9829}{EMAC\_SCF}};\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Single\ Collision\ Frame\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01503}01503\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_x128__inc_8h_a6e2064c28e40a2056894a7c97d44ddd1}{EMAC\_MCF}};\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Multiple\ Collision\ Frame\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01504}01504\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_x128__inc_8h_a1b1efc5af7d3229c42e928f707c89993}{EMAC\_FRO}};\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Frames\ Received\ OK\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01505}01505\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_x128__inc_8h_a71b642519a59230afd17f5e0c7f68db0}{EMAC\_FCSE}};\ \ \ \ \ \ \ \textcolor{comment}{/*\ Frame\ Check\ Sequence\ Error\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01506}01506\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_x128__inc_8h_a0daa9b748559056d49718bb4910e7649}{EMAC\_ALE}};\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Alignment\ Error\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01507}01507\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_x128__inc_8h_a502497931c0d807d392f3d0e306fa43c}{EMAC\_DTF}};\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Deferred\ Transmission\ Frame\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01508}01508\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_x128__inc_8h_a06915ff3f0e80e38cc8d92f814d6759f}{EMAC\_LCOL}};\ \ \ \ \ \ \ \textcolor{comment}{/*\ Late\ Collision\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01509}01509\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_x128__inc_8h_ab09d4197b2882531151d64bcf318238a}{EMAC\_ECOL}};\ \ \ \ \ \ \ \textcolor{comment}{/*\ Excessive\ Collision\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01510}01510\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_x128__inc_8h_a9fddb7ee91865b94975018e78eaa3edb}{EMAC\_TUND}};\ \ \ \ \ \ \ \textcolor{comment}{/*\ Transmit\ Underrun\ Error\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01511}01511\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_x128__inc_8h_aec7187645b2891cc797c9ac2b4d3e52a}{EMAC\_CSE}};\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Carrier\ Sense\ Error\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01512}01512\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_x128__inc_8h_a709e5588fd7b2991fc82631c332af313}{EMAC\_RRE}};\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Receive\ Ressource\ Error\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01513}01513\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_x128__inc_8h_aa7e0fd9f5846406f6a19bf55784cc6a7}{EMAC\_ROV}};\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Receive\ Overrun\ Errors\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01514}01514\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_x128__inc_8h_a727b1c948a274b579793e11589c58114}{EMAC\_RSE}};\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Receive\ Symbol\ Errors\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01515}01515\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_x128__inc_8h_ad5dc46cba19c369299f62fb099e1da9a}{EMAC\_ELE}};\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Excessive\ Length\ Errors\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01516}01516\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_x128__inc_8h_af675d99f134893a2535246cefa061efe}{EMAC\_RJA}};\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Receive\ Jabbers\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01517}01517\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_x128__inc_8h_a53b256ff3fdbbf65e6f6efe54e81335a}{EMAC\_USF}};\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Undersize\ Frames\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01518}01518\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_x128__inc_8h_afc523b14a1b0f8f0aa529f7dc9ddc894}{EMAC\_STE}};\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ SQE\ Test\ Error\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01519}01519\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_x128__inc_8h_a5f506e4116a536a487203e866364cccf}{EMAC\_RLE}};\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Receive\ Length\ Field\ Mismatch\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01520}01520\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_x128__inc_8h_a119a7b33290630f4178c12db4b32d19b}{EMAC\_TPF}};\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Transmitted\ Pause\ Frames\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01521}01521\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_x128__inc_8h_a1e5504d4f8543bc3eb71c6c2b56d1b8b}{EMAC\_HRB}};\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Hash\ Address\ Bottom[31:0]\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01522}01522\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_x128__inc_8h_a696bba0a4318dbff55235c5eedf9b571}{EMAC\_HRT}};\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Hash\ Address\ Top[63:32]\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01523}01523\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_x128__inc_8h_a8bbccf460ce309ab87bb16bdd54fce1d}{EMAC\_SA1L}};\ \ \ \ \ \ \ \textcolor{comment}{/*\ Specific\ Address\ 1\ Bottom,\ First\ 4\ bytes\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01524}01524\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_x128__inc_8h_a3800a621fca5324a32c88b7764bfabcf}{EMAC\_SA1H}};\ \ \ \ \ \ \ \textcolor{comment}{/*\ Specific\ Address\ 1\ Top,\ Last\ 2\ bytes\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01525}01525\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_x128__inc_8h_a18a41a0b99621f461a68dec098d96e69}{EMAC\_SA2L}};\ \ \ \ \ \ \ \textcolor{comment}{/*\ Specific\ Address\ 2\ Bottom,\ First\ 4\ bytes\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01526}01526\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_x128__inc_8h_a93cc2dddf38bd639924cb55010b7680f}{EMAC\_SA2H}};\ \ \ \ \ \ \ \textcolor{comment}{/*\ Specific\ Address\ 2\ Top,\ Last\ 2\ bytes\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01527}01527\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_x128__inc_8h_a4d8e534ec1f6276014cc927caf04d20c}{EMAC\_SA3L}};\ \ \ \ \ \ \ \textcolor{comment}{/*\ Specific\ Address\ 3\ Bottom,\ First\ 4\ bytes\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01528}01528\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_x128__inc_8h_a5b18d7e943b1475627579d4fcf80d964}{EMAC\_SA3H}};\ \ \ \ \ \ \ \textcolor{comment}{/*\ Specific\ Address\ 3\ Top,\ Last\ 2\ bytes\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01529}01529\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_x128__inc_8h_a41d61bf39d7147d943a18f6667ecbaa2}{EMAC\_SA4L}};\ \ \ \ \ \ \ \textcolor{comment}{/*\ Specific\ Address\ 4\ Bottom,\ First\ 4\ bytes\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01530}01530\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_x128__inc_8h_a3b0fdda2888b74952d3a76d3ce58e113}{EMAC\_SA4H}};\ \ \ \ \ \ \ \textcolor{comment}{/*\ Specific\ Address\ 4\ Top,\ Last\ 2\ bytes\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01531}01531\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_x128__inc_8h_a2327690f1ef8520a70ce247e0ce164aa}{EMAC\_TID}};\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Type\ ID\ Checking\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01532}01532\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_x128__inc_8h_ae71ace99ca70fce139eaedd387d79c32}{EMAC\_TPQ}};\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Transmit\ Pause\ Quantum\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01533}01533\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_x128__inc_8h_a21498cf271cd471947b65b27c7bd1c28}{EMAC\_USRIO}};\ \ \ \ \ \ \textcolor{comment}{/*\ USER\ Input/Output\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01534}01534\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_x128__inc_8h_ad77edb678159076670128d06b0126f79}{EMAC\_WOL}};\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Wake\ On\ LAN\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01535}01535\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___e_m_a_c_ad18629e06269c2dd5e5fa739f477b9bd}{Reserved1}}[\ 13\ ];\ \textcolor{comment}{/*\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01536}01536\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_x128__inc_8h_a2d7f2d54632f54ead42281862cc03ddf}{EMAC\_REV}};\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Revision\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01537}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a1a73a399daa88a2caeeec4bc08a4dcdd}{01537}}\ \}\ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a3cfa7ec7589324df67c3d579e4c94199}{AT91S\_EMAC}},\ *\ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a1a73a399daa88a2caeeec4bc08a4dcdd}{AT91PS\_EMAC}};}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01538}01538\ }
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01539}01539\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ EMAC\_NCR\ :\ (EMAC\ Offset:\ 0x0)\ \ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01540}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_af6a21e460ed495bf7b687e3f013d1eab}{01540}}\ \textcolor{preprocessor}{\#define\ AT91C\_EMAC\_LB\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 0\ )\ \ }\textcolor{comment}{/*\ (EMAC)\ Loopback.\ Optional.\ When\ set,\ loopback\ signal\ is\ at\ high\ level.\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01541}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ad3c2317d5a210a1109636c28f578a997}{01541}}\ \textcolor{preprocessor}{\#define\ AT91C\_EMAC\_LLB\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 1\ )\ \ }\textcolor{comment}{/*\ (EMAC)\ Loopback\ local.\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01542}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a1b0fe10d8cab000f88effc6f165cba9e}{01542}}\ \textcolor{preprocessor}{\#define\ AT91C\_EMAC\_RE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 2\ )\ \ }\textcolor{comment}{/*\ (EMAC)\ Receive\ enable.\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01543}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_af7aefbe870a9e1e398321bc6f4f5c9d3}{01543}}\ \textcolor{preprocessor}{\#define\ AT91C\_EMAC\_TE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 3\ )\ \ }\textcolor{comment}{/*\ (EMAC)\ Transmit\ enable.\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01544}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a3b12fdd4df286d8ebfcee60624763c0c}{01544}}\ \textcolor{preprocessor}{\#define\ AT91C\_EMAC\_MPE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 4\ )\ \ }\textcolor{comment}{/*\ (EMAC)\ Management\ port\ enable.\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01545}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a8fdf531255bf369921763d38e4c51aea}{01545}}\ \textcolor{preprocessor}{\#define\ AT91C\_EMAC\_CLRSTAT\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 5\ )\ \ }\textcolor{comment}{/*\ (EMAC)\ Clear\ statistics\ registers.\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01546}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a7c79d0ef273f4e3ad34f7c6fbdac53af}{01546}}\ \textcolor{preprocessor}{\#define\ AT91C\_EMAC\_INCSTAT\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 6\ )\ \ }\textcolor{comment}{/*\ (EMAC)\ Increment\ statistics\ registers.\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01547}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a3dcb6030273864b8c21f68b5d4e796d8}{01547}}\ \textcolor{preprocessor}{\#define\ AT91C\_EMAC\_WESTAT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 7\ )\ \ }\textcolor{comment}{/*\ (EMAC)\ Write\ enable\ for\ statistics\ registers.\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01548}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_af7b70a9ac59f31287a02a9f35f2d0639}{01548}}\ \textcolor{preprocessor}{\#define\ AT91C\_EMAC\_BP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 8\ )\ \ }\textcolor{comment}{/*\ (EMAC)\ Back\ pressure.\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01549}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a1f1878d465c4cb1d0528f2dc4289508a}{01549}}\ \textcolor{preprocessor}{\#define\ AT91C\_EMAC\_TSTART\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 9\ )\ \ }\textcolor{comment}{/*\ (EMAC)\ Start\ Transmission.\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01550}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a594964fd18c366c0803b359f80d3e356}{01550}}\ \textcolor{preprocessor}{\#define\ AT91C\_EMAC\_THALT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 10\ )\ }\textcolor{comment}{/*\ (EMAC)\ Transmission\ Halt.\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01551}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a42ca42907474b57c4f7b24122bb99620}{01551}}\ \textcolor{preprocessor}{\#define\ AT91C\_EMAC\_TPFR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 11\ )\ }\textcolor{comment}{/*\ (EMAC)\ Transmit\ pause\ frame\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01552}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ad001ef776bf0128451676ec9e3941e2c}{01552}}\ \textcolor{preprocessor}{\#define\ AT91C\_EMAC\_TZQ\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 12\ )\ }\textcolor{comment}{/*\ (EMAC)\ Transmit\ zero\ quantum\ pause\ frame\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01553}01553\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ EMAC\_NCFGR\ :\ (EMAC\ Offset:\ 0x4)\ Network\ Configuration\ Register\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01554}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a1b048f7972904450991eed94ff33ad87}{01554}}\ \textcolor{preprocessor}{\#define\ AT91C\_EMAC\_SPD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 0\ )\ \ }\textcolor{comment}{/*\ (EMAC)\ Speed.\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01555}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a095b1a91b5aa960c300cb4563a70b81b}{01555}}\ \textcolor{preprocessor}{\#define\ AT91C\_EMAC\_FD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 1\ )\ \ }\textcolor{comment}{/*\ (EMAC)\ Full\ duplex.\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01556}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a3dec64ac6abe553b9f31f0063fa60d22}{01556}}\ \textcolor{preprocessor}{\#define\ AT91C\_EMAC\_JFRAME\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 3\ )\ \ }\textcolor{comment}{/*\ (EMAC)\ Jumbo\ Frames.\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01557}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a5e18ccd50fcd7d40054de02bc21edd35}{01557}}\ \textcolor{preprocessor}{\#define\ AT91C\_EMAC\_CAF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 4\ )\ \ }\textcolor{comment}{/*\ (EMAC)\ Copy\ all\ frames.\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01558}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aa70fcdda119fd671ac97cabc605b1f57}{01558}}\ \textcolor{preprocessor}{\#define\ AT91C\_EMAC\_NBC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 5\ )\ \ }\textcolor{comment}{/*\ (EMAC)\ No\ broadcast.\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01559}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_abb6de16607b31f958c282836acced174}{01559}}\ \textcolor{preprocessor}{\#define\ AT91C\_EMAC\_MTI\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 6\ )\ \ }\textcolor{comment}{/*\ (EMAC)\ Multicast\ hash\ event\ enable\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01560}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a2a2bada346551ff1c606e4cdb3bf5de5}{01560}}\ \textcolor{preprocessor}{\#define\ AT91C\_EMAC\_UNI\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 7\ )\ \ }\textcolor{comment}{/*\ (EMAC)\ Unicast\ hash\ enable.\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01561}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a1be80ef9ff4599a093dc6cef978268e0}{01561}}\ \textcolor{preprocessor}{\#define\ AT91C\_EMAC\_BIG\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 8\ )\ \ }\textcolor{comment}{/*\ (EMAC)\ Receive\ 1522\ bytes.\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01562}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a5cff7035de37b79c9990bf39f4b898cc}{01562}}\ \textcolor{preprocessor}{\#define\ AT91C\_EMAC\_EAE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 9\ )\ \ }\textcolor{comment}{/*\ (EMAC)\ External\ address\ match\ enable.\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01563}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a8461a24ea6f5a81caa094699e7e5d693}{01563}}\ \textcolor{preprocessor}{\#define\ AT91C\_EMAC\_CLK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x3\ <<\ 10\ )\ }\textcolor{comment}{/*\ (EMAC)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01564}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a4104b64368822dad403c08797dfd6d4a}{01564}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_EMAC\_CLK\_HCLK\_8\ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x0\ <<\ 10\ )\ }\textcolor{comment}{/*\ (EMAC)\ HCLK\ divided\ by\ 8\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01565}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a6a4a2e8fb57c505b4d645d13f0b724b9}{01565}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_EMAC\_CLK\_HCLK\_16\ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 10\ )\ }\textcolor{comment}{/*\ (EMAC)\ HCLK\ divided\ by\ 16\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01566}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aae38c88475a502d8ffc831f8f45af847}{01566}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_EMAC\_CLK\_HCLK\_32\ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x2\ <<\ 10\ )\ }\textcolor{comment}{/*\ (EMAC)\ HCLK\ divided\ by\ 32\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01567}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a99f8ae7bfe0d8659b1f1a23985707782}{01567}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_EMAC\_CLK\_HCLK\_64\ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x3\ <<\ 10\ )\ }\textcolor{comment}{/*\ (EMAC)\ HCLK\ divided\ by\ 64\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01568}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_adec20b4cc94e4345fe794d9b1712a845}{01568}}\ \textcolor{preprocessor}{\#define\ AT91C\_EMAC\_RTY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 12\ )\ }\textcolor{comment}{/*\ (EMAC)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01569}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a02816c280f95ec8852069c02df1bafed}{01569}}\ \textcolor{preprocessor}{\#define\ AT91C\_EMAC\_PAE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 13\ )\ }\textcolor{comment}{/*\ (EMAC)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01570}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ab8bc5bbcb09420d6fef738bea1c2cf39}{01570}}\ \textcolor{preprocessor}{\#define\ AT91C\_EMAC\_RBOF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x3\ <<\ 14\ )\ }\textcolor{comment}{/*\ (EMAC)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01571}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a9042e2012ff6ea357f463e6e7d6b0fe4}{01571}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_EMAC\_RBOF\_OFFSET\_0\ \ \ \ (\ (\ unsigned\ int\ )\ 0x0\ <<\ 14\ )\ }\textcolor{comment}{/*\ (EMAC)\ no\ offset\ from\ start\ of\ receive\ buffer\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01572}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ac075db624b7b2b761b23b2ef86417ea2}{01572}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_EMAC\_RBOF\_OFFSET\_1\ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 14\ )\ }\textcolor{comment}{/*\ (EMAC)\ one\ byte\ offset\ from\ start\ of\ receive\ buffer\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01573}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a8c3898e3b482c694fd3b69c93f3cb827}{01573}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_EMAC\_RBOF\_OFFSET\_2\ \ \ \ (\ (\ unsigned\ int\ )\ 0x2\ <<\ 14\ )\ }\textcolor{comment}{/*\ (EMAC)\ two\ bytes\ offset\ from\ start\ of\ receive\ buffer\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01574}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a5d8f458c356f6bc56fcbf6323334aa52}{01574}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_EMAC\_RBOF\_OFFSET\_3\ \ \ \ (\ (\ unsigned\ int\ )\ 0x3\ <<\ 14\ )\ }\textcolor{comment}{/*\ (EMAC)\ three\ bytes\ offset\ from\ start\ of\ receive\ buffer\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01575}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_abf509e246096749bcfa34b26932317ef}{01575}}\ \textcolor{preprocessor}{\#define\ AT91C\_EMAC\_RLCE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 16\ )\ }\textcolor{comment}{/*\ (EMAC)\ Receive\ Length\ field\ Checking\ Enable\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01576}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a742ae5021fe152182bf6950a9f1f18ae}{01576}}\ \textcolor{preprocessor}{\#define\ AT91C\_EMAC\_DRFCS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 17\ )\ }\textcolor{comment}{/*\ (EMAC)\ Discard\ Receive\ FCS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01577}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ac9959e1cbcc97b0790c6944867f0c505}{01577}}\ \textcolor{preprocessor}{\#define\ AT91C\_EMAC\_EFRHD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 18\ )\ }\textcolor{comment}{/*\ (EMAC)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01578}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a349bedaf39d08bb9b1cd019b01f606b8}{01578}}\ \textcolor{preprocessor}{\#define\ AT91C\_EMAC\_IRXFCS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 19\ )\ }\textcolor{comment}{/*\ (EMAC)\ Ignore\ RX\ FCS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01579}01579\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ EMAC\_NSR\ :\ (EMAC\ Offset:\ 0x8)\ Network\ Status\ Register\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01580}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ab64dac09c11ff25cfee2fb0c9ec95201}{01580}}\ \textcolor{preprocessor}{\#define\ AT91C\_EMAC\_LINKR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 0\ )\ \ }\textcolor{comment}{/*\ (EMAC)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01581}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a0f74e421d7cb42183afb7555a7a974f4}{01581}}\ \textcolor{preprocessor}{\#define\ AT91C\_EMAC\_MDIO\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 1\ )\ \ }\textcolor{comment}{/*\ (EMAC)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01582}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ad55d53f784a3811165a8f6fa420a9bc0}{01582}}\ \textcolor{preprocessor}{\#define\ AT91C\_EMAC\_IDLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 2\ )\ \ }\textcolor{comment}{/*\ (EMAC)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01583}01583\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ EMAC\_TSR\ :\ (EMAC\ Offset:\ 0x14)\ Transmit\ Status\ Register\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01584}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a292f2131a22ea607950ee55fadd0c799}{01584}}\ \textcolor{preprocessor}{\#define\ AT91C\_EMAC\_UBR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 0\ )\ \ }\textcolor{comment}{/*\ (EMAC)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01585}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a1cdb5814a0f35f465bf8e6fc905d765c}{01585}}\ \textcolor{preprocessor}{\#define\ AT91C\_EMAC\_COL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 1\ )\ \ }\textcolor{comment}{/*\ (EMAC)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01586}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aafdb8c9ae93b8cadbb1cc9b43deec9b8}{01586}}\ \textcolor{preprocessor}{\#define\ AT91C\_EMAC\_RLES\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 2\ )\ \ }\textcolor{comment}{/*\ (EMAC)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01587}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a0f74d41566c37421750a97bdf35e92eb}{01587}}\ \textcolor{preprocessor}{\#define\ AT91C\_EMAC\_TGO\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 3\ )\ \ }\textcolor{comment}{/*\ (EMAC)\ Transmit\ Go\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01588}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a1310ceda23ade5c28894a10bb02331dc}{01588}}\ \textcolor{preprocessor}{\#define\ AT91C\_EMAC\_BEX\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 4\ )\ \ }\textcolor{comment}{/*\ (EMAC)\ Buffers\ exhausted\ mid\ frame\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01589}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ad2c3b3736f14a481b58f20d376d91373}{01589}}\ \textcolor{preprocessor}{\#define\ AT91C\_EMAC\_COMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 5\ )\ \ }\textcolor{comment}{/*\ (EMAC)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01590}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ab8f4f7b6c1d11cdb422dd3cfe803f737}{01590}}\ \textcolor{preprocessor}{\#define\ AT91C\_EMAC\_UND\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 6\ )\ \ }\textcolor{comment}{/*\ (EMAC)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01591}01591\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ EMAC\_RSR\ :\ (EMAC\ Offset:\ 0x20)\ Receive\ Status\ Register\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01592}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a833823d7e99cb4f1ac4c041d7fb65084}{01592}}\ \textcolor{preprocessor}{\#define\ AT91C\_EMAC\_BNA\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 0\ )\ \ }\textcolor{comment}{/*\ (EMAC)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01593}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a621973af6650154a4647e747c49d1bd1}{01593}}\ \textcolor{preprocessor}{\#define\ AT91C\_EMAC\_REC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 1\ )\ \ }\textcolor{comment}{/*\ (EMAC)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01594}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ae10b600a40da3e84721209da8c460f1b}{01594}}\ \textcolor{preprocessor}{\#define\ AT91C\_EMAC\_OVR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 2\ )\ \ }\textcolor{comment}{/*\ (EMAC)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01595}01595\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ EMAC\_ISR\ :\ (EMAC\ Offset:\ 0x24)\ Interrupt\ Status\ Register\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01596}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a2969b5f0dc29e2734e2a31c3bba12cdb}{01596}}\ \textcolor{preprocessor}{\#define\ AT91C\_EMAC\_MFD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 0\ )\ \ }\textcolor{comment}{/*\ (EMAC)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01597}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ac557e84ed234c3903728e0471d001584}{01597}}\ \textcolor{preprocessor}{\#define\ AT91C\_EMAC\_RCOMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 1\ )\ \ }\textcolor{comment}{/*\ (EMAC)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01598}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a05d2712df3ef34180ebaedeb352edd5b}{01598}}\ \textcolor{preprocessor}{\#define\ AT91C\_EMAC\_RXUBR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 2\ )\ \ }\textcolor{comment}{/*\ (EMAC)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01599}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a3a6337b310eb00c9f3746108c3e1013d}{01599}}\ \textcolor{preprocessor}{\#define\ AT91C\_EMAC\_TXUBR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 3\ )\ \ }\textcolor{comment}{/*\ (EMAC)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01600}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a366bdc94a9383c594068cd7474ea6011}{01600}}\ \textcolor{preprocessor}{\#define\ AT91C\_EMAC\_TUNDR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 4\ )\ \ }\textcolor{comment}{/*\ (EMAC)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01601}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a1b671fad34ae9907653d20ebf1d863c3}{01601}}\ \textcolor{preprocessor}{\#define\ AT91C\_EMAC\_RLEX\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 5\ )\ \ }\textcolor{comment}{/*\ (EMAC)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01602}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ab393d098e619ce4ea081f6834e5ac39e}{01602}}\ \textcolor{preprocessor}{\#define\ AT91C\_EMAC\_TXERR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 6\ )\ \ }\textcolor{comment}{/*\ (EMAC)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01603}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a8059d7148a2edefa6922f2637924cc34}{01603}}\ \textcolor{preprocessor}{\#define\ AT91C\_EMAC\_TCOMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 7\ )\ \ }\textcolor{comment}{/*\ (EMAC)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01604}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a8672f8eaa1b3370debe3b4718a6eb4cf}{01604}}\ \textcolor{preprocessor}{\#define\ AT91C\_EMAC\_LINK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 9\ )\ \ }\textcolor{comment}{/*\ (EMAC)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01605}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ad649a2fe9be25ba643f373beb1c19d40}{01605}}\ \textcolor{preprocessor}{\#define\ AT91C\_EMAC\_ROVR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 10\ )\ }\textcolor{comment}{/*\ (EMAC)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01606}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aa1975c4572153aed1e972ad1ffafd138}{01606}}\ \textcolor{preprocessor}{\#define\ AT91C\_EMAC\_HRESP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 11\ )\ }\textcolor{comment}{/*\ (EMAC)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01607}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a6861523519d75c2a9d0f9a9b17a92c2d}{01607}}\ \textcolor{preprocessor}{\#define\ AT91C\_EMAC\_PFRE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 12\ )\ }\textcolor{comment}{/*\ (EMAC)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01608}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ac955741f7361c516281979257873a457}{01608}}\ \textcolor{preprocessor}{\#define\ AT91C\_EMAC\_PTZ\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 13\ )\ }\textcolor{comment}{/*\ (EMAC)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01609}01609\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ EMAC\_IER\ :\ (EMAC\ Offset:\ 0x28)\ Interrupt\ Enable\ Register\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01610}01610\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ EMAC\_IDR\ :\ (EMAC\ Offset:\ 0x2c)\ Interrupt\ Disable\ Register\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01611}01611\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ EMAC\_IMR\ :\ (EMAC\ Offset:\ 0x30)\ Interrupt\ Mask\ Register\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01612}01612\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ EMAC\_MAN\ :\ (EMAC\ Offset:\ 0x34)\ PHY\ Maintenance\ Register\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01613}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a56dc612391ec1552ffce4d92d17f37d5}{01613}}\ \textcolor{preprocessor}{\#define\ AT91C\_EMAC\_DATA\ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0xFFFF\ <<\ 0\ )\ \ }\textcolor{comment}{/*\ (EMAC)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01614}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aac03e589f56b5092b153673b38b796dd}{01614}}\ \textcolor{preprocessor}{\#define\ AT91C\_EMAC\_CODE\ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x3\ <<\ 16\ )\ \ \ \ }\textcolor{comment}{/*\ (EMAC)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01615}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ab593dcb4abba66ae2aec258544108856}{01615}}\ \textcolor{preprocessor}{\#define\ AT91C\_EMAC\_REGA\ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1F\ <<\ 18\ )\ \ \ }\textcolor{comment}{/*\ (EMAC)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01616}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a90a268f454ba2e6e4b66f3a3407ba4a1}{01616}}\ \textcolor{preprocessor}{\#define\ AT91C\_EMAC\_PHYA\ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1F\ <<\ 23\ )\ \ \ }\textcolor{comment}{/*\ (EMAC)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01617}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aafa651b0b365371347e7a0c8782a75d9}{01617}}\ \textcolor{preprocessor}{\#define\ AT91C\_EMAC\_RW\ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x3\ <<\ 28\ )\ \ \ \ }\textcolor{comment}{/*\ (EMAC)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01618}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ae85497144f3a65cee1369512db2d6ecb}{01618}}\ \textcolor{preprocessor}{\#define\ AT91C\_EMAC\_SOF\ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x3\ <<\ 30\ )\ \ \ \ }\textcolor{comment}{/*\ (EMAC)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01619}01619\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ EMAC\_USRIO\ :\ (EMAC\ Offset:\ 0xc0)\ USER\ Input\ Output\ Register\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01620}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a312c43e80daba1033880e0aaf2d5a9c2}{01620}}\ \textcolor{preprocessor}{\#define\ AT91C\_EMAC\_RMII\ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 0\ )\ \ \ \ \ }\textcolor{comment}{/*\ (EMAC)\ Reduce\ MII\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01621}01621\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ EMAC\_WOL\ :\ (EMAC\ Offset:\ 0xc4)\ Wake\ On\ LAN\ Register\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01622}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a6d35ca3c29a4e54d736cadf33f7958d4}{01622}}\ \textcolor{preprocessor}{\#define\ AT91C\_EMAC\_IP\ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0xFFFF\ <<\ 0\ )\ \ }\textcolor{comment}{/*\ (EMAC)\ ARP\ request\ IP\ address\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01623}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aa1073087ba2899be4936f4eab51c72fe}{01623}}\ \textcolor{preprocessor}{\#define\ AT91C\_EMAC\_MAG\ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 16\ )\ \ \ \ }\textcolor{comment}{/*\ (EMAC)\ Magic\ packet\ event\ enable\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01624}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a08d12e3689cd8382596c742a3cd03334}{01624}}\ \textcolor{preprocessor}{\#define\ AT91C\_EMAC\_ARP\ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 17\ )\ \ \ \ }\textcolor{comment}{/*\ (EMAC)\ ARP\ request\ event\ enable\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01625}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_af842db57df9476f5e74286fb167e5450}{01625}}\ \textcolor{preprocessor}{\#define\ AT91C\_EMAC\_SA1\ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 18\ )\ \ \ \ }\textcolor{comment}{/*\ (EMAC)\ Specific\ address\ register\ 1\ event\ enable\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01626}01626\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ EMAC\_REV\ :\ (EMAC\ Offset:\ 0xfc)\ Revision\ Register\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01627}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aa032ed04dc01d5dba1d5f4cd993e4855}{01627}}\ \textcolor{preprocessor}{\#define\ AT91C\_EMAC\_REVREF\ \ \ \ \ (\ (\ unsigned\ int\ )\ 0xFFFF\ <<\ 0\ )\ \ }\textcolor{comment}{/*\ (EMAC)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01628}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a3a28190d865b567bc046a9daef8ae097}{01628}}\ \textcolor{preprocessor}{\#define\ AT91C\_EMAC\_PARTREF\ \ \ \ (\ (\ unsigned\ int\ )\ 0xFFFF\ <<\ 16\ )\ }\textcolor{comment}{/*\ (EMAC)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01629}01629\ }
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01630}01630\ \textcolor{comment}{/*\ *****************************************************************************\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01631}01631\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ SOFTWARE\ API\ DEFINITION\ \ FOR\ Analog\ to\ Digital\ Convertor\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01632}01632\ \textcolor{comment}{/*\ *****************************************************************************\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01633}01633\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct\ }\mbox{\hyperlink{struct___a_t91_s___a_d_c}{\_AT91S\_ADC}}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01634}01634\ \{}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01635}01635\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_a3d82abd19ec83649cdda24829d114cbe}{ADC\_CR}};\ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ ADC\ Control\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01636}01636\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_a875c9590c133ab1ad39e229e84a65329}{ADC\_MR}};\ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ ADC\ Mode\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01637}01637\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___a_d_c_a03592001549aa6f76212d9fe5492f025}{Reserved0}}[\ 2\ ];\ \ \textcolor{comment}{/*\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01638}01638\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_a1579c941b9446dc5a91756e21f46c9df}{ADC\_CHER}};\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ ADC\ Channel\ Enable\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01639}01639\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_a024ae4e98b19b687a02572c529686386}{ADC\_CHDR}};\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ ADC\ Channel\ Disable\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01640}01640\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_a6b35412af5fff64f33854c88d45a3b4e}{ADC\_CHSR}};\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ ADC\ Channel\ Status\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01641}01641\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_a28f1f34c95f45ed67427b9fb3caf176f}{ADC\_SR}};\ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ ADC\ Status\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01642}01642\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_a539df5650ff76a507d0ac14dcddf2509}{ADC\_LCDR}};\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ ADC\ Last\ Converted\ Data\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01643}01643\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_ae2cc5361f3fdff3bf869b9961325ec8f}{ADC\_IER}};\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ ADC\ Interrupt\ Enable\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01644}01644\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_a68ec2d3d6b3c51270590bd0f13ccaa90}{ADC\_IDR}};\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ ADC\ Interrupt\ Disable\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01645}01645\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_ab206a9ad40f5599a630d7dfac9589df8}{ADC\_IMR}};\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ ADC\ Interrupt\ Mask\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01646}01646\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_a9c8203eff9594fbbd303c5e9a1e6160f}{ADC\_CDR0}};\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ ADC\ Channel\ Data\ Register\ 0\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01647}01647\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_af6e10eeeffc7188843652d4ca62dc17b}{ADC\_CDR1}};\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ ADC\ Channel\ Data\ Register\ 1\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01648}01648\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_a6974d951c95a5610bfc9448bcc5811fa}{ADC\_CDR2}};\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ ADC\ Channel\ Data\ Register\ 2\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01649}01649\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_af000a4ca0d9ec72d839225f9827ff4a0}{ADC\_CDR3}};\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ ADC\ Channel\ Data\ Register\ 3\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01650}01650\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_ae08fdf6ccf2b7155a04c01bf09236b93}{ADC\_CDR4}};\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ ADC\ Channel\ Data\ Register\ 4\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01651}01651\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_a8a6e39176bc0ae64b3a05bd5087e0d6e}{ADC\_CDR5}};\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ ADC\ Channel\ Data\ Register\ 5\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01652}01652\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_af761589a8bcd7ca12ccc3de312fa2c95}{ADC\_CDR6}};\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ ADC\ Channel\ Data\ Register\ 6\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01653}01653\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_a0ff860dc31adc203e664795e11716e6d}{ADC\_CDR7}};\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ ADC\ Channel\ Data\ Register\ 7\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01654}01654\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___a_d_c_ae30ceefa451decc6c570188f0645f2e2}{Reserved1}}[\ 44\ ];\ \textcolor{comment}{/*\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01655}01655\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_a08bdefb9668ebaf2a89b38a31df8e365}{ADC\_RPR}};\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Receive\ Pointer\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01656}01656\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_a64e1ac401d8c72abc1b6a0eb6727f7cb}{ADC\_RCR}};\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Receive\ Counter\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01657}01657\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_a87e505f763fc4e3c9f99a3eefbf72712}{ADC\_TPR}};\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Transmit\ Pointer\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01658}01658\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_a6be578d9a575af0311404de3730fcf96}{ADC\_TCR}};\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Transmit\ Counter\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01659}01659\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_a636b8190672468cb1f58afb213ac8302}{ADC\_RNPR}};\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Receive\ Next\ Pointer\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01660}01660\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_adc70c5e0e344db390438c995a655349d}{ADC\_RNCR}};\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Receive\ Next\ Counter\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01661}01661\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_a5b7924dc9e966ba40b43d3324227c60e}{ADC\_TNPR}};\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Transmit\ Next\ Pointer\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01662}01662\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_a9bcb47fd581c70c3147dba544be8b941}{ADC\_TNCR}};\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Transmit\ Next\ Counter\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01663}01663\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_a7a96f96a94b8ecfbb3581ac5b9c4aa63}{ADC\_PTCR}};\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ PDC\ Transfer\ Control\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01664}01664\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_s64__inc_8h_a8302e9db580d9eb22f9c5a302b4518db}{ADC\_PTSR}};\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ PDC\ Transfer\ Status\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01665}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ab225cc211eb5ecf188b398f1bd91f645}{01665}}\ \}\ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a45122ff97c03c6b6dfaebd3c7ae8730a}{AT91S\_ADC}},\ *\ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_ab225cc211eb5ecf188b398f1bd91f645}{AT91PS\_ADC}};}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01666}01666\ }
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01667}01667\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ ADC\_CR\ :\ (ADC\ Offset:\ 0x0)\ ADC\ Control\ Register\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01668}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a972700edcba18d5ec76efb303adbad79}{01668}}\ \textcolor{preprocessor}{\#define\ AT91C\_ADC\_SWRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 0\ )\ \ \ }\textcolor{comment}{/*\ (ADC)\ Software\ Reset\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01669}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ad799c86acf8342e36503ba1c25b073c7}{01669}}\ \textcolor{preprocessor}{\#define\ AT91C\_ADC\_START\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 1\ )\ \ \ }\textcolor{comment}{/*\ (ADC)\ Start\ Conversion\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01670}01670\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ ADC\_MR\ :\ (ADC\ Offset:\ 0x4)\ ADC\ Mode\ Register\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01671}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_afbadae557258fc5fdebd433c7c82e317}{01671}}\ \textcolor{preprocessor}{\#define\ AT91C\_ADC\_TRGEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 0\ )\ \ \ }\textcolor{comment}{/*\ (ADC)\ Trigger\ Enable\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01672}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ad0fa67049a0c2e2c6d94fada1229174d}{01672}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_ADC\_TRGEN\_DIS\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x0\ )\ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ (ADC)\ Hardware\ triggers\ are\ disabled.\ Starting\ a\ conversion\ is\ only\ possible\ by\ software\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01673}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a68f7589a7d954c70630e02c0f3cd8aa8}{01673}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_ADC\_TRGEN\_EN\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ )\ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ (ADC)\ Hardware\ trigger\ selected\ by\ TRGSEL\ field\ is\ enabled.\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01674}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a4972cf053a99608bcb9f985e45094b2d}{01674}}\ \textcolor{preprocessor}{\#define\ AT91C\_ADC\_TRGSEL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x7\ <<\ 1\ )\ \ \ }\textcolor{comment}{/*\ (ADC)\ Trigger\ Selection\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01675}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aac4efeaf92a198ed16e966f3de3540eb}{01675}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_ADC\_TRGSEL\_TIOA0\ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x0\ <<\ 1\ )\ \ \ }\textcolor{comment}{/*\ (ADC)\ Selected\ TRGSEL\ =\ TIAO0\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01676}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ae8f35e26ac80db8962debf00d4870a84}{01676}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_ADC\_TRGSEL\_TIOA1\ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 1\ )\ \ \ }\textcolor{comment}{/*\ (ADC)\ Selected\ TRGSEL\ =\ TIAO1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01677}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a793108c98d4b5928a3a8dcaa4ba9e551}{01677}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_ADC\_TRGSEL\_TIOA2\ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x2\ <<\ 1\ )\ \ \ }\textcolor{comment}{/*\ (ADC)\ Selected\ TRGSEL\ =\ TIAO2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01678}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a9fdf32a82aa6510e7e618bcf708f62bd}{01678}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_ADC\_TRGSEL\_TIOA3\ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x3\ <<\ 1\ )\ \ \ }\textcolor{comment}{/*\ (ADC)\ Selected\ TRGSEL\ =\ TIAO3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01679}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ac78de193960c2adf54b775005c366b29}{01679}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_ADC\_TRGSEL\_TIOA4\ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x4\ <<\ 1\ )\ \ \ }\textcolor{comment}{/*\ (ADC)\ Selected\ TRGSEL\ =\ TIAO4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01680}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ac93c487076e168b665e0ad89487e49ed}{01680}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_ADC\_TRGSEL\_TIOA5\ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x5\ <<\ 1\ )\ \ \ }\textcolor{comment}{/*\ (ADC)\ Selected\ TRGSEL\ =\ TIAO5\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01681}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ad1db4a714e44fdc0a4be538acdba7d02}{01681}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_ADC\_TRGSEL\_EXT\ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x6\ <<\ 1\ )\ \ \ }\textcolor{comment}{/*\ (ADC)\ Selected\ TRGSEL\ =\ External\ Trigger\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01682}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a88d155341c5779a0f08c51132d3375f7}{01682}}\ \textcolor{preprocessor}{\#define\ AT91C\_ADC\_LOWRES\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 4\ )\ \ \ }\textcolor{comment}{/*\ (ADC)\ Resolution.\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01683}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aec8651275d453528e1272c588802ec58}{01683}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_ADC\_LOWRES\_10\_BIT\ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x0\ <<\ 4\ )\ \ \ }\textcolor{comment}{/*\ (ADC)\ 10-\/bit\ resolution\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01684}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a2ef27533cf62837dbdb99ee4a8f566f0}{01684}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_ADC\_LOWRES\_8\_BIT\ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 4\ )\ \ \ }\textcolor{comment}{/*\ (ADC)\ 8-\/bit\ resolution\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01685}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ada99816b2e9355e47ef51f9b5215c335}{01685}}\ \textcolor{preprocessor}{\#define\ AT91C\_ADC\_SLEEP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 5\ )\ \ \ }\textcolor{comment}{/*\ (ADC)\ Sleep\ Mode\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01686}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a2247eb3f048503b4180c764282469c7e}{01686}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_ADC\_SLEEP\_NORMAL\_MODE\ \ \ \ (\ (\ unsigned\ int\ )\ 0x0\ <<\ 5\ )\ \ \ }\textcolor{comment}{/*\ (ADC)\ Normal\ Mode\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01687}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ac5c39d9e0e9f404fcad3f6057a907da7}{01687}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_ADC\_SLEEP\_MODE\ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 5\ )\ \ \ }\textcolor{comment}{/*\ (ADC)\ Sleep\ Mode\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01688}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a666903aab4d6d173d6a2be5cbee5a91a}{01688}}\ \textcolor{preprocessor}{\#define\ AT91C\_ADC\_PRESCAL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x3F\ <<\ 8\ )\ \ }\textcolor{comment}{/*\ (ADC)\ Prescaler\ rate\ selection\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01689}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ad7ac5ddb52d3901392845a7785966639}{01689}}\ \textcolor{preprocessor}{\#define\ AT91C\_ADC\_STARTUP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1F\ <<\ 16\ )\ }\textcolor{comment}{/*\ (ADC)\ Startup\ Time\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01690}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a9aa84fa92b822b39846338d8cccf74f7}{01690}}\ \textcolor{preprocessor}{\#define\ AT91C\_ADC\_SHTIM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0xF\ <<\ 24\ )\ \ }\textcolor{comment}{/*\ (ADC)\ Sample\ \&\ Hold\ Time\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01691}01691\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ \ \ \ \ ADC\_CHER\ :\ (ADC\ Offset:\ 0x10)\ ADC\ Channel\ Enable\ Register\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01692}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aa5f89d2bc957aae195bc3fd6afb85f3c}{01692}}\ \textcolor{preprocessor}{\#define\ AT91C\_ADC\_CH0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 0\ )\ \ \ }\textcolor{comment}{/*\ (ADC)\ Channel\ 0\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01693}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a8cd6e3c8054b870d298bb5699c7316ff}{01693}}\ \textcolor{preprocessor}{\#define\ AT91C\_ADC\_CH1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 1\ )\ \ \ }\textcolor{comment}{/*\ (ADC)\ Channel\ 1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01694}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aad0995795a79ac1c1f1b74815f8e2293}{01694}}\ \textcolor{preprocessor}{\#define\ AT91C\_ADC\_CH2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 2\ )\ \ \ }\textcolor{comment}{/*\ (ADC)\ Channel\ 2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01695}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ab6e8f5691d393361fbacaafd8c89582e}{01695}}\ \textcolor{preprocessor}{\#define\ AT91C\_ADC\_CH3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 3\ )\ \ \ }\textcolor{comment}{/*\ (ADC)\ Channel\ 3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01696}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a97e16ace28251722c584b4280b622957}{01696}}\ \textcolor{preprocessor}{\#define\ AT91C\_ADC\_CH4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 4\ )\ \ \ }\textcolor{comment}{/*\ (ADC)\ Channel\ 4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01697}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a50f38360d62a234b31d0366fbdc34c76}{01697}}\ \textcolor{preprocessor}{\#define\ AT91C\_ADC\_CH5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 5\ )\ \ \ }\textcolor{comment}{/*\ (ADC)\ Channel\ 5\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01698}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a1ce42d0cb7097148f687114a2ea0d397}{01698}}\ \textcolor{preprocessor}{\#define\ AT91C\_ADC\_CH6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 6\ )\ \ \ }\textcolor{comment}{/*\ (ADC)\ Channel\ 6\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01699}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a6670a36ae39ba5d8c75aebccc4e1f1a1}{01699}}\ \textcolor{preprocessor}{\#define\ AT91C\_ADC\_CH7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 7\ )\ \ \ }\textcolor{comment}{/*\ (ADC)\ Channel\ 7\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01700}01700\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ \ \ \ \ ADC\_CHDR\ :\ (ADC\ Offset:\ 0x14)\ ADC\ Channel\ Disable\ Register\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01701}01701\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ \ \ \ \ ADC\_CHSR\ :\ (ADC\ Offset:\ 0x18)\ ADC\ Channel\ Status\ Register\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01702}01702\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ ADC\_SR\ :\ (ADC\ Offset:\ 0x1c)\ ADC\ Status\ Register\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01703}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aa316fae8475ce0c9a6682f044562f3d7}{01703}}\ \textcolor{preprocessor}{\#define\ AT91C\_ADC\_EOC0\ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 0\ )\ \ \ }\textcolor{comment}{/*\ (ADC)\ End\ of\ Conversion\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01704}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a6f91b3e18fd38b35269e5484f39eaf8a}{01704}}\ \textcolor{preprocessor}{\#define\ AT91C\_ADC\_EOC1\ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 1\ )\ \ \ }\textcolor{comment}{/*\ (ADC)\ End\ of\ Conversion\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01705}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ab4b40c319eaa030e00013e12a3bfa75a}{01705}}\ \textcolor{preprocessor}{\#define\ AT91C\_ADC\_EOC2\ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 2\ )\ \ \ }\textcolor{comment}{/*\ (ADC)\ End\ of\ Conversion\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01706}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ac567e555318a720b4d557849d2f6d700}{01706}}\ \textcolor{preprocessor}{\#define\ AT91C\_ADC\_EOC3\ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 3\ )\ \ \ }\textcolor{comment}{/*\ (ADC)\ End\ of\ Conversion\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01707}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ae472c5bf54ae7f27af0d10cbf25c370e}{01707}}\ \textcolor{preprocessor}{\#define\ AT91C\_ADC\_EOC4\ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 4\ )\ \ \ }\textcolor{comment}{/*\ (ADC)\ End\ of\ Conversion\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01708}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a2c318ddda1859a0e2dd2cceddc3e5f59}{01708}}\ \textcolor{preprocessor}{\#define\ AT91C\_ADC\_EOC5\ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 5\ )\ \ \ }\textcolor{comment}{/*\ (ADC)\ End\ of\ Conversion\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01709}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a36015c395ec0657baa15f9207018c936}{01709}}\ \textcolor{preprocessor}{\#define\ AT91C\_ADC\_EOC6\ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 6\ )\ \ \ }\textcolor{comment}{/*\ (ADC)\ End\ of\ Conversion\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01710}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a93825ffcb517ba9bfd8ccad3d4c5bf16}{01710}}\ \textcolor{preprocessor}{\#define\ AT91C\_ADC\_EOC7\ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 7\ )\ \ \ }\textcolor{comment}{/*\ (ADC)\ End\ of\ Conversion\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01711}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a349c689ac20864d4080a649ad30a22be}{01711}}\ \textcolor{preprocessor}{\#define\ AT91C\_ADC\_OVRE0\ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 8\ )\ \ \ }\textcolor{comment}{/*\ (ADC)\ Overrun\ Error\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01712}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a2e45ab30402efac24e53687833b5b78d}{01712}}\ \textcolor{preprocessor}{\#define\ AT91C\_ADC\_OVRE1\ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 9\ )\ \ \ }\textcolor{comment}{/*\ (ADC)\ Overrun\ Error\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01713}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a37198e39621f67c6606d1d23864989ff}{01713}}\ \textcolor{preprocessor}{\#define\ AT91C\_ADC\_OVRE2\ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 10\ )\ \ }\textcolor{comment}{/*\ (ADC)\ Overrun\ Error\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01714}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a88a63d788292588a66defcc65baae042}{01714}}\ \textcolor{preprocessor}{\#define\ AT91C\_ADC\_OVRE3\ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 11\ )\ \ }\textcolor{comment}{/*\ (ADC)\ Overrun\ Error\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01715}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a12cba051215d62f2a0938ba87186f124}{01715}}\ \textcolor{preprocessor}{\#define\ AT91C\_ADC\_OVRE4\ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 12\ )\ \ }\textcolor{comment}{/*\ (ADC)\ Overrun\ Error\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01716}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a857886e4f5ef6de9eebab40a7f72ea86}{01716}}\ \textcolor{preprocessor}{\#define\ AT91C\_ADC\_OVRE5\ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 13\ )\ \ }\textcolor{comment}{/*\ (ADC)\ Overrun\ Error\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01717}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_afe011a0b0ae4ff2821778c4f97274164}{01717}}\ \textcolor{preprocessor}{\#define\ AT91C\_ADC\_OVRE6\ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 14\ )\ \ }\textcolor{comment}{/*\ (ADC)\ Overrun\ Error\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01718}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a0a8c7c755a2cbda84ee8afae99aaa1eb}{01718}}\ \textcolor{preprocessor}{\#define\ AT91C\_ADC\_OVRE7\ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 15\ )\ \ }\textcolor{comment}{/*\ (ADC)\ Overrun\ Error\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01719}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a7df72b64904d8a4b55898f8f57759127}{01719}}\ \textcolor{preprocessor}{\#define\ AT91C\_ADC\_DRDY\ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 16\ )\ \ }\textcolor{comment}{/*\ (ADC)\ Data\ Ready\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01720}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a164f51f4ee4f9c89d6d1a8f791f59427}{01720}}\ \textcolor{preprocessor}{\#define\ AT91C\_ADC\_GOVRE\ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 17\ )\ \ }\textcolor{comment}{/*\ (ADC)\ General\ Overrun\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01721}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a572c3ce5be84a4270a62de38b7ea1ce0}{01721}}\ \textcolor{preprocessor}{\#define\ AT91C\_ADC\_ENDRX\ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 18\ )\ \ }\textcolor{comment}{/*\ (ADC)\ End\ of\ Receiver\ Transfer\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01722}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a7793a830769075a3a15746803fb5027e}{01722}}\ \textcolor{preprocessor}{\#define\ AT91C\_ADC\_RXBUFF\ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 19\ )\ \ }\textcolor{comment}{/*\ (ADC)\ RXBUFF\ Interrupt\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01723}01723\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ ADC\_LCDR\ :\ (ADC\ Offset:\ 0x20)\ ADC\ Last\ Converted\ Data\ Register\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01724}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a1e83e24d50f62c20b423dd07075ae595}{01724}}\ \textcolor{preprocessor}{\#define\ AT91C\_ADC\_LDATA\ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x3FF\ <<\ 0\ )\ }\textcolor{comment}{/*\ (ADC)\ Last\ Data\ Converted\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01725}01725\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ ADC\_IER\ :\ (ADC\ Offset:\ 0x24)\ ADC\ Interrupt\ Enable\ Register\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01726}01726\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ ADC\_IDR\ :\ (ADC\ Offset:\ 0x28)\ ADC\ Interrupt\ Disable\ Register\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01727}01727\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ ADC\_IMR\ :\ (ADC\ Offset:\ 0x2c)\ ADC\ Interrupt\ Mask\ Register\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01728}01728\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ ADC\_CDR0\ :\ (ADC\ Offset:\ 0x30)\ ADC\ Channel\ Data\ Register\ 0\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01729}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a0b5076a2aef46ea672a417316f410a96}{01729}}\ \textcolor{preprocessor}{\#define\ AT91C\_ADC\_DATA\ \ \ \ (\ (\ unsigned\ int\ )\ 0x3FF\ <<\ 0\ )\ \ }\textcolor{comment}{/*\ (ADC)\ Converted\ Data\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01730}01730\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ ADC\_CDR1\ :\ (ADC\ Offset:\ 0x34)\ ADC\ Channel\ Data\ Register\ 1\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01731}01731\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ ADC\_CDR2\ :\ (ADC\ Offset:\ 0x38)\ ADC\ Channel\ Data\ Register\ 2\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01732}01732\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ ADC\_CDR3\ :\ (ADC\ Offset:\ 0x3c)\ ADC\ Channel\ Data\ Register\ 3\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01733}01733\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ ADC\_CDR4\ :\ (ADC\ Offset:\ 0x40)\ ADC\ Channel\ Data\ Register\ 4\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01734}01734\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ ADC\_CDR5\ :\ (ADC\ Offset:\ 0x44)\ ADC\ Channel\ Data\ Register\ 5\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01735}01735\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ ADC\_CDR6\ :\ (ADC\ Offset:\ 0x48)\ ADC\ Channel\ Data\ Register\ 6\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01736}01736\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ ADC\_CDR7\ :\ (ADC\ Offset:\ 0x4c)\ ADC\ Channel\ Data\ Register\ 7\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01737}01737\ }
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01738}01738\ \textcolor{comment}{/*\ *****************************************************************************\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01739}01739\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ SOFTWARE\ API\ DEFINITION\ \ FOR\ Advanced\ \ Encryption\ Standard\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01740}01740\ \textcolor{comment}{/*\ *****************************************************************************\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01741}01741\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct\ }\mbox{\hyperlink{struct___a_t91_s___a_e_s}{\_AT91S\_AES}}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01742}01742\ \{}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01743}01743\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_x128__inc_8h_a5ba79e02802ada56c4cb94b92fc0f8db}{AES\_CR}};\ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Control\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01744}01744\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_x128__inc_8h_a69a66578b5361e3feb91a5fa4cad52fc}{AES\_MR}};\ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Mode\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01745}01745\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___a_e_s_addafe86fd384f01d4ce0701147b9bf50}{Reserved0}}[\ 2\ ];\ \ \ \textcolor{comment}{/*\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01746}01746\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_x128__inc_8h_a8fa7e72e57af9816f602256c93911a76}{AES\_IER}};\ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Interrupt\ Enable\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01747}01747\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_x128__inc_8h_a4152be40c26e1b8772d1b016c27660d4}{AES\_IDR}};\ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Interrupt\ Disable\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01748}01748\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_x128__inc_8h_a03ad96b860f0284efddd76f45830ecf4}{AES\_IMR}};\ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Interrupt\ Mask\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01749}01749\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_x128__inc_8h_aec99dded5bfb545f414aa97694bd369a}{AES\_ISR}};\ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Interrupt\ Status\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01750}01750\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_x128__inc_8h_ad7e631b3df5b89f1b148419b0081c91e}{AES\_KEYWxR}}[\ 4\ ];\ \ \textcolor{comment}{/*\ Key\ Word\ x\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01751}01751\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___a_e_s_a01d2116ba906139dcec1948ef9b9d0e6}{Reserved1}}[\ 4\ ];\ \ \ \textcolor{comment}{/*\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01752}01752\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_x128__inc_8h_a3b0d724ca6847f0ebed03091832b6f09}{AES\_IDATAxR}}[\ 4\ ];\ \textcolor{comment}{/*\ Input\ Data\ x\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01753}01753\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_x128__inc_8h_ab1b089674cd1e00e33fc21f7e2514b37}{AES\_ODATAxR}}[\ 4\ ];\ \textcolor{comment}{/*\ Output\ Data\ x\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01754}01754\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_x128__inc_8h_ada9d4e81e59f0ab02f255310dcb99cf8}{AES\_IVxR}}[\ 4\ ];\ \ \ \ \textcolor{comment}{/*\ Initialization\ Vector\ x\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01755}01755\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___a_e_s_a382932515ba4318badc915bb00fe8b14}{Reserved2}}[\ 35\ ];\ \ \textcolor{comment}{/*\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01756}01756\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_x128__inc_8h_af0dc44a9b13f58f0c441384cf4586625}{AES\_VR}};\ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ AES\ Version\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01757}01757\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_x128__inc_8h_aa391b9fcf697610ccf1a614e7d85bdca}{AES\_RPR}};\ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Receive\ Pointer\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01758}01758\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_x128__inc_8h_a5883d0f81d727617f06be812ae1c7d6d}{AES\_RCR}};\ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Receive\ Counter\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01759}01759\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_x128__inc_8h_a0b6b4c08002743942fd4fd3f47696d59}{AES\_TPR}};\ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Transmit\ Pointer\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01760}01760\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_x128__inc_8h_a070ce346bdc09390be1e1c4026449f3f}{AES\_TCR}};\ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Transmit\ Counter\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01761}01761\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_x128__inc_8h_a1a18e4853e4de666b4324fef32597044}{AES\_RNPR}};\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Receive\ Next\ Pointer\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01762}01762\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_x128__inc_8h_a204d1571908a97f53eb5448ee5f7bbcd}{AES\_RNCR}};\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Receive\ Next\ Counter\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01763}01763\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_x128__inc_8h_a7642d75475dab48aa986d0554dd5a370}{AES\_TNPR}};\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Transmit\ Next\ Pointer\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01764}01764\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_x128__inc_8h_a17ada75f1847abdab02016c0a0bd95e1}{AES\_TNCR}};\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Transmit\ Next\ Counter\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01765}01765\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_x128__inc_8h_ac827b7c4763880d727779ca5f9b35369}{AES\_PTCR}};\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ PDC\ Transfer\ Control\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01766}01766\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_x128__inc_8h_a897b6571b83cabcdaf8d7ca74e9e0ce6}{AES\_PTSR}};\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ PDC\ Transfer\ Status\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01767}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ac290e19f2410aa1e4f555344a96266ef}{01767}}\ \}\ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_ae7774930425f585817bf65a6bea3ec94}{AT91S\_AES}},\ *\ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_ac290e19f2410aa1e4f555344a96266ef}{AT91PS\_AES}};}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01768}01768\ }
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01769}01769\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ AES\_CR\ :\ (AES\ Offset:\ 0x0)\ Control\ Register\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01770}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a52ca0d7f3807ef3786756cd730ac274e}{01770}}\ \textcolor{preprocessor}{\#define\ AT91C\_AES\_START\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 0\ )\ \ \ }\textcolor{comment}{/*\ (AES)\ Starts\ Processing\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01771}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a7f0ebc30e1c6ed91336d436ec1aadf99}{01771}}\ \textcolor{preprocessor}{\#define\ AT91C\_AES\_SWRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 8\ )\ \ \ }\textcolor{comment}{/*\ (AES)\ Software\ Reset\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01772}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_af46127b11a6ada0d7b2e419d24ae1148}{01772}}\ \textcolor{preprocessor}{\#define\ AT91C\_AES\_LOADSEED\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 16\ )\ \ }\textcolor{comment}{/*\ (AES)\ Random\ Number\ Generator\ Seed\ Loading\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01773}01773\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ AES\_MR\ :\ (AES\ Offset:\ 0x4)\ Mode\ Register\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01774}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ab37e64c320a3a71caa2ec1a04b7b857b}{01774}}\ \textcolor{preprocessor}{\#define\ AT91C\_AES\_CIPHER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 0\ )\ \ \ }\textcolor{comment}{/*\ (AES)\ Processing\ Mode\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01775}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a9c5b5a7b865b71a93ea9adfed4477b24}{01775}}\ \textcolor{preprocessor}{\#define\ AT91C\_AES\_PROCDLY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0xF\ <<\ 4\ )\ \ \ }\textcolor{comment}{/*\ (AES)\ Processing\ Delay\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01776}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a83be1e112547812bb79b109e68ae2edb}{01776}}\ \textcolor{preprocessor}{\#define\ AT91C\_AES\_SMOD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x3\ <<\ 8\ )\ \ \ }\textcolor{comment}{/*\ (AES)\ Start\ Mode\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01777}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_af1d2bd72f793b79489d83af7bc0ce998}{01777}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_AES\_SMOD\_MANUAL\ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x0\ <<\ 8\ )\ \ \ }\textcolor{comment}{/*\ (AES)\ Manual\ Mode:\ The\ START\ bit\ in\ register\ AES\_CR\ must\ be\ set\ to\ begin\ encryption\ or\ decryption.\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01778}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aca6749e8950fb6d08b71085df6cc2b6a}{01778}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_AES\_SMOD\_AUTO\ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 8\ )\ \ \ }\textcolor{comment}{/*\ (AES)\ Auto\ Mode:\ no\ action\ in\ AES\_CR\ is\ necessary\ (cf\ datasheet).\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01779}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ab47cacac826471967798b252e7b4932b}{01779}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_AES\_SMOD\_PDC\ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x2\ <<\ 8\ )\ \ \ }\textcolor{comment}{/*\ (AES)\ PDC\ Mode\ (cf\ datasheet).\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01780}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a228ddba278b3e7a331a4407dfc84a537}{01780}}\ \textcolor{preprocessor}{\#define\ AT91C\_AES\_OPMOD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x7\ <<\ 12\ )\ \ }\textcolor{comment}{/*\ (AES)\ Operation\ Mode\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01781}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a8a5b4750618fbd064a82d6371e86201e}{01781}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_AES\_OPMOD\_ECB\ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x0\ <<\ 12\ )\ \ }\textcolor{comment}{/*\ (AES)\ ECB\ Electronic\ CodeBook\ mode.\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01782}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_acda31e5098127dbf296c305d91bf5278}{01782}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_AES\_OPMOD\_CBC\ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 12\ )\ \ }\textcolor{comment}{/*\ (AES)\ CBC\ Cipher\ Block\ Chaining\ mode.\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01783}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a994009560e565a3b89f0761f6e548696}{01783}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_AES\_OPMOD\_OFB\ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x2\ <<\ 12\ )\ \ }\textcolor{comment}{/*\ (AES)\ OFB\ Output\ Feedback\ mode.\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01784}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a4d28d6521dfa55a7c5be7ccccbd6796c}{01784}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_AES\_OPMOD\_CFB\ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x3\ <<\ 12\ )\ \ }\textcolor{comment}{/*\ (AES)\ CFB\ Cipher\ Feedback\ mode.\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01785}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a260e2e6814798b99ffa36a6167e080a1}{01785}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_AES\_OPMOD\_CTR\ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x4\ <<\ 12\ )\ \ }\textcolor{comment}{/*\ (AES)\ CTR\ Counter\ mode.\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01786}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ab9945ba2616fada840b131c9a30fc96d}{01786}}\ \textcolor{preprocessor}{\#define\ AT91C\_AES\_LOD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 15\ )\ \ }\textcolor{comment}{/*\ (AES)\ Last\ Output\ Data\ Mode\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01787}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a46cb0e55572193bcdb0883962ead5523}{01787}}\ \textcolor{preprocessor}{\#define\ AT91C\_AES\_CFBS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x7\ <<\ 16\ )\ \ }\textcolor{comment}{/*\ (AES)\ Cipher\ Feedback\ Data\ Size\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01788}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a0c22c167b409c1fbb0a19b73d99c8c74}{01788}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_AES\_CFBS\_128\_BIT\ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x0\ <<\ 16\ )\ \ }\textcolor{comment}{/*\ (AES)\ 128-\/bit.\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01789}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_abaa5f0fa95fe858832136c25d95005f0}{01789}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_AES\_CFBS\_64\_BIT\ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 16\ )\ \ }\textcolor{comment}{/*\ (AES)\ 64-\/bit.\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01790}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a2cdeff1926c0a3cc565f91733509206c}{01790}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_AES\_CFBS\_32\_BIT\ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x2\ <<\ 16\ )\ \ }\textcolor{comment}{/*\ (AES)\ 32-\/bit.\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01791}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aba68910091936bfac6155de137b3f648}{01791}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_AES\_CFBS\_16\_BIT\ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x3\ <<\ 16\ )\ \ }\textcolor{comment}{/*\ (AES)\ 16-\/bit.\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01792}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ad7c9c5ad635a72fdb47c199315fe0c4e}{01792}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_AES\_CFBS\_8\_BIT\ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x4\ <<\ 16\ )\ \ }\textcolor{comment}{/*\ (AES)\ 8-\/bit.\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01793}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a3da65faeb67defe8a35a99b2c15b8989}{01793}}\ \textcolor{preprocessor}{\#define\ AT91C\_AES\_CKEY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0xF\ <<\ 20\ )\ \ }\textcolor{comment}{/*\ (AES)\ Countermeasure\ Key\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01794}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a367c6500e7f0a1ed0fd8304b8bc204aa}{01794}}\ \textcolor{preprocessor}{\#define\ AT91C\_AES\_CTYPE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1F\ <<\ 24\ )\ }\textcolor{comment}{/*\ (AES)\ Countermeasure\ Type\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01795}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aedbe79a0f4c2d04db6fb22dc1085ea49}{01795}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_AES\_CTYPE\_TYPE1\_EN\ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 24\ )\ \ }\textcolor{comment}{/*\ (AES)\ Countermeasure\ type\ 1\ is\ enabled.\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01796}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a1a9d7d3c6742090e14d6ebf645d9216e}{01796}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_AES\_CTYPE\_TYPE2\_EN\ \ \ \ (\ (\ unsigned\ int\ )\ 0x2\ <<\ 24\ )\ \ }\textcolor{comment}{/*\ (AES)\ Countermeasure\ type\ 2\ is\ enabled.\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01797}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a760d4a616e32dfa4a50844b1267480a1}{01797}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_AES\_CTYPE\_TYPE3\_EN\ \ \ \ (\ (\ unsigned\ int\ )\ 0x4\ <<\ 24\ )\ \ }\textcolor{comment}{/*\ (AES)\ Countermeasure\ type\ 3\ is\ enabled.\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01798}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ac8be88995d67cc7aa02232b06ae8f907}{01798}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_AES\_CTYPE\_TYPE4\_EN\ \ \ \ (\ (\ unsigned\ int\ )\ 0x8\ <<\ 24\ )\ \ }\textcolor{comment}{/*\ (AES)\ Countermeasure\ type\ 4\ is\ enabled.\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01799}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ae854b80c601ba57ae73a24e8207124d8}{01799}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_AES\_CTYPE\_TYPE5\_EN\ \ \ \ (\ (\ unsigned\ int\ )\ 0x10\ <<\ 24\ )\ }\textcolor{comment}{/*\ (AES)\ Countermeasure\ type\ 5\ is\ enabled.\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01800}01800\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ AES\_IER\ :\ (AES\ Offset:\ 0x10)\ Interrupt\ Enable\ Register\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01801}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a095d69f7a938b025a94ebef4388ab19c}{01801}}\ \textcolor{preprocessor}{\#define\ AT91C\_AES\_DATRDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 0\ )\ \ \ }\textcolor{comment}{/*\ (AES)\ DATRDY\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01802}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a894203060ee3ab723bfcd9bbb276eb8e}{01802}}\ \textcolor{preprocessor}{\#define\ AT91C\_AES\_ENDRX\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 1\ )\ \ \ }\textcolor{comment}{/*\ (AES)\ PDC\ Read\ Buffer\ End\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01803}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a55b06cba7504dd452be3ebf0d5558229}{01803}}\ \textcolor{preprocessor}{\#define\ AT91C\_AES\_ENDTX\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 2\ )\ \ \ }\textcolor{comment}{/*\ (AES)\ PDC\ Write\ Buffer\ End\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01804}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a2a8bfa9e7c701532abdb5f258ff20cc5}{01804}}\ \textcolor{preprocessor}{\#define\ AT91C\_AES\_RXBUFF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 3\ )\ \ \ }\textcolor{comment}{/*\ (AES)\ PDC\ Read\ Buffer\ Full\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01805}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ac0c8a9b678c45da12fdbe8da34cb1758}{01805}}\ \textcolor{preprocessor}{\#define\ AT91C\_AES\_TXBUFE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 4\ )\ \ \ }\textcolor{comment}{/*\ (AES)\ PDC\ Write\ Buffer\ Empty\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01806}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aaa2297d1189f2ee0d3357a9e4e7f3c08}{01806}}\ \textcolor{preprocessor}{\#define\ AT91C\_AES\_URAD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 8\ )\ \ \ }\textcolor{comment}{/*\ (AES)\ Unspecified\ Register\ Access\ Detection\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01807}01807\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ AES\_IDR\ :\ (AES\ Offset:\ 0x14)\ Interrupt\ Disable\ Register\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01808}01808\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ AES\_IMR\ :\ (AES\ Offset:\ 0x18)\ Interrupt\ Mask\ Register\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01809}01809\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ AES\_ISR\ :\ (AES\ Offset:\ 0x1c)\ Interrupt\ Status\ Register\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01810}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a2c76b43cb30f79f64c51aade30ecc0d7}{01810}}\ \textcolor{preprocessor}{\#define\ AT91C\_AES\_URAT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x7\ <<\ 12\ )\ }\textcolor{comment}{/*\ (AES)\ Unspecified\ Register\ Access\ Type\ Status\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01811}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a4b64d799be10fd7abc742f9b22380f4f}{01811}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_AES\_URAT\_IN\_DAT\_WRITE\_DATPROC\ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x0\ <<\ 12\ )\ }\textcolor{comment}{/*\ (AES)\ Input\ data\ register\ written\ during\ the\ data\ processing\ in\ PDC\ mode.\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01812}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ad9e6d5b1f09f74dee930a7a08c0307e0}{01812}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_AES\_URAT\_OUT\_DAT\_READ\_DATPROC\ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 12\ )\ }\textcolor{comment}{/*\ (AES)\ Output\ data\ register\ read\ during\ the\ data\ processing.\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01813}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a219669d59d975af6cabec795b6ea96e1}{01813}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_AES\_URAT\_MODEREG\_WRITE\_DATPROC\ \ \ \ (\ (\ unsigned\ int\ )\ 0x2\ <<\ 12\ )\ }\textcolor{comment}{/*\ (AES)\ Mode\ register\ written\ during\ the\ data\ processing.\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01814}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a9d5c7ac8384d547f73f9c7a6ca751c85}{01814}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_AES\_URAT\_OUT\_DAT\_READ\_SUBKEY\ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x3\ <<\ 12\ )\ }\textcolor{comment}{/*\ (AES)\ Output\ data\ register\ read\ during\ the\ sub-\/keys\ generation.\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01815}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a9fd14db4bf1b35c920f2059199989e5e}{01815}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_AES\_URAT\_MODEREG\_WRITE\_SUBKEY\ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x4\ <<\ 12\ )\ }\textcolor{comment}{/*\ (AES)\ Mode\ register\ written\ during\ the\ sub-\/keys\ generation.\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01816}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a1ceecc9dc1d178f10fb1d70661315284}{01816}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_AES\_URAT\_WO\_REG\_READ\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x5\ <<\ 12\ )\ }\textcolor{comment}{/*\ (AES)\ Write-\/only\ register\ read\ access.\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01817}01817\ }
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01818}01818\ \textcolor{comment}{/*\ *****************************************************************************\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01819}01819\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ SOFTWARE\ API\ DEFINITION\ \ FOR\ Triple\ Data\ Encryption\ Standard\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01820}01820\ \textcolor{comment}{/*\ *****************************************************************************\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01821}01821\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct\ }\mbox{\hyperlink{struct___a_t91_s___t_d_e_s}{\_AT91S\_TDES}}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01822}01822\ \{}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01823}01823\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_x128__inc_8h_a2bb617b3ad390ef8745f9c95bfd3a04f}{TDES\_CR}};\ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Control\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01824}01824\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_x128__inc_8h_af8ac3972b1c83e248a3d10550fb8a90f}{TDES\_MR}};\ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Mode\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01825}01825\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___t_d_e_s_ae278e1b11eb4e18dea18c099e6a9eb5c}{Reserved0}}[\ 2\ ];\ \ \ \ \textcolor{comment}{/*\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01826}01826\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_x128__inc_8h_a0be2a1fc39b5a4a01f773a0a7c9d55b5}{TDES\_IER}};\ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Interrupt\ Enable\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01827}01827\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_x128__inc_8h_a7df6b75c1c53b74764c42998e882b876}{TDES\_IDR}};\ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Interrupt\ Disable\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01828}01828\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_x128__inc_8h_a1784bd9e0f5bc0caf3b98382c9e0adb1}{TDES\_IMR}};\ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Interrupt\ Mask\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01829}01829\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_x128__inc_8h_a82fe976ba671fddf706040bbca3114d3}{TDES\_ISR}};\ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Interrupt\ Status\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01830}01830\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_x128__inc_8h_adfaa1562dd0d304ff56078b41584b0b2}{TDES\_KEY1WxR}}[\ 2\ ];\ \textcolor{comment}{/*\ Key\ 1\ Word\ x\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01831}01831\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_x128__inc_8h_a79ef33d932cd8a624364b911df722aa4}{TDES\_KEY2WxR}}[\ 2\ ];\ \textcolor{comment}{/*\ Key\ 2\ Word\ x\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01832}01832\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_x128__inc_8h_a2b4ee998295385115df79693eea0bd4b}{TDES\_KEY3WxR}}[\ 2\ ];\ \textcolor{comment}{/*\ Key\ 3\ Word\ x\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01833}01833\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___t_d_e_s_a96d049e00957f9afbb7880ef31c898c7}{Reserved1}}[\ 2\ ];\ \ \ \ \textcolor{comment}{/*\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01834}01834\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_x128__inc_8h_a44d6e573803f3fc95609f2342ca2bcda}{TDES\_IDATAxR}}[\ 2\ ];\ \textcolor{comment}{/*\ Input\ Data\ x\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01835}01835\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___t_d_e_s_a8d62b41e414767a47c04446dfe8764ec}{Reserved2}}[\ 2\ ];\ \ \ \ \textcolor{comment}{/*\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01836}01836\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_x128__inc_8h_add80c29fd52d1ba3b766ee4b1cb43bba}{TDES\_ODATAxR}}[\ 2\ ];\ \textcolor{comment}{/*\ Output\ Data\ x\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01837}01837\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___t_d_e_s_a101bfa67d82d70f6457346879aaa1e60}{Reserved3}}[\ 2\ ];\ \ \ \ \textcolor{comment}{/*\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01838}01838\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_x128__inc_8h_a750ede1786dce38197734fa4adcb82b8}{TDES\_IVxR}}[\ 2\ ];\ \ \ \ \textcolor{comment}{/*\ Initialization\ Vector\ x\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01839}01839\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{struct___a_t91_s___t_d_e_s_ac31769bde6275ec6eb5dc7f570e693ef}{Reserved4}}[\ 37\ ];\ \ \ \textcolor{comment}{/*\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01840}01840\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_x128__inc_8h_a0a70aa32523c7b4eab10e7e734ca0ea9}{TDES\_VR}};\ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ TDES\ Version\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01841}01841\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_x128__inc_8h_a5c5da7feef38177c9525cdb5f472e47e}{TDES\_RPR}};\ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Receive\ Pointer\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01842}01842\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_x128__inc_8h_a03e344810070cd0b423169b9674c5801}{TDES\_RCR}};\ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Receive\ Counter\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01843}01843\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_x128__inc_8h_a9683e56a7c3eb83ccbb32067f1de2aa5}{TDES\_TPR}};\ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Transmit\ Pointer\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01844}01844\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_x128__inc_8h_a1ee76b356b340111f1ac575c261ca754}{TDES\_TCR}};\ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Transmit\ Counter\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01845}01845\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_x128__inc_8h_a752e3cb515bd282a8099567b10617771}{TDES\_RNPR}};\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Receive\ Next\ Pointer\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01846}01846\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_x128__inc_8h_a91769e32d3a4867eb2fb784f67e29532}{TDES\_RNCR}};\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Receive\ Next\ Counter\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01847}01847\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_x128__inc_8h_a85dfdcaa1867453716ebcc432a23202b}{TDES\_TNPR}};\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Transmit\ Next\ Pointer\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01848}01848\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_x128__inc_8h_ac297a934321dc6661e68c60f31edc117}{TDES\_TNCR}};\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Transmit\ Next\ Counter\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01849}01849\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_x128__inc_8h_a1f1b81008b3741bd360eb549748dd57f}{TDES\_PTCR}};\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ PDC\ Transfer\ Control\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01850}01850\ \ \ \ \ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a712ad5a1ac1bd02f3e95a7526c283ce1}{AT91\_REG}}\ \mbox{\hyperlink{_a_t91_s_a_m7_x128__inc_8h_adde86a1b6b6468f8fe9bbe25cc6b6c54}{TDES\_PTSR}};\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ PDC\ Transfer\ Status\ Register\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01851}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a9e36ad41d9c4ab828f92ef505aa42ae7}{01851}}\ \}\ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_aab4be57292f005dafdaf1b48092da300}{AT91S\_TDES}},\ *\ \mbox{\hyperlink{_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_a9e36ad41d9c4ab828f92ef505aa42ae7}{AT91PS\_TDES}};}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01852}01852\ }
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01853}01853\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ TDES\_CR\ :\ (TDES\ Offset:\ 0x0)\ Control\ Register\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01854}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a07b479362efae70103a38496153d1202}{01854}}\ \textcolor{preprocessor}{\#define\ AT91C\_TDES\_START\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 0\ )\ \ }\textcolor{comment}{/*\ (TDES)\ Starts\ Processing\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01855}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a4ac10fd450e2da419c945a37ef160f68}{01855}}\ \textcolor{preprocessor}{\#define\ AT91C\_TDES\_SWRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 8\ )\ \ }\textcolor{comment}{/*\ (TDES)\ Software\ Reset\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01856}01856\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ TDES\_MR\ :\ (TDES\ Offset:\ 0x4)\ Mode\ Register\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01857}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a09b84fa448fcb47d3eda4e9e48166a78}{01857}}\ \textcolor{preprocessor}{\#define\ AT91C\_TDES\_CIPHER\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 0\ )\ \ }\textcolor{comment}{/*\ (TDES)\ Processing\ Mode\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01858}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a8b80b23e8ea5150e7cd6b44743164972}{01858}}\ \textcolor{preprocessor}{\#define\ AT91C\_TDES\_TDESMOD\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 1\ )\ \ }\textcolor{comment}{/*\ (TDES)\ Single\ or\ Triple\ DES\ Mode\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01859}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a686fd76eb5a79d9c50348350c9858083}{01859}}\ \textcolor{preprocessor}{\#define\ AT91C\_TDES\_KEYMOD\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 4\ )\ \ }\textcolor{comment}{/*\ (TDES)\ Key\ Mode\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01860}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a1d2d3daad27765762801080ed505adb5}{01860}}\ \textcolor{preprocessor}{\#define\ AT91C\_TDES\_SMOD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x3\ <<\ 8\ )\ \ }\textcolor{comment}{/*\ (TDES)\ Start\ Mode\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01861}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a70ff9633f788a8483bbe1d29085addd3}{01861}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_TDES\_SMOD\_MANUAL\ \ \ \ (\ (\ unsigned\ int\ )\ 0x0\ <<\ 8\ )\ \ }\textcolor{comment}{/*\ (TDES)\ Manual\ Mode:\ The\ START\ bit\ in\ register\ TDES\_CR\ must\ be\ set\ to\ begin\ encryption\ or\ decryption.\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01862}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a1440bfa12192ef9bcc5ca965a014e3e3}{01862}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_TDES\_SMOD\_AUTO\ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 8\ )\ \ }\textcolor{comment}{/*\ (TDES)\ Auto\ Mode:\ no\ action\ in\ TDES\_CR\ is\ necessary\ (cf\ datasheet).\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01863}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ac684de0e76f259d1992f24c79c999cc6}{01863}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_TDES\_SMOD\_PDC\ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x2\ <<\ 8\ )\ \ }\textcolor{comment}{/*\ (TDES)\ PDC\ Mode\ (cf\ datasheet).\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01864}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a1fa6c8d27624590be495cef7330b2f16}{01864}}\ \textcolor{preprocessor}{\#define\ AT91C\_TDES\_OPMOD\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x3\ <<\ 12\ )\ }\textcolor{comment}{/*\ (TDES)\ Operation\ Mode\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01865}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aaf500a62c745c7a8b7bc2049a939e6ce}{01865}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_TDES\_OPMOD\_ECB\ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x0\ <<\ 12\ )\ }\textcolor{comment}{/*\ (TDES)\ ECB\ Electronic\ CodeBook\ mode.\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01866}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aacbfec10a0e9311700acd86fa1bde8a7}{01866}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_TDES\_OPMOD\_CBC\ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 12\ )\ }\textcolor{comment}{/*\ (TDES)\ CBC\ Cipher\ Block\ Chaining\ mode.\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01867}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a52e6d7a0f6bc44341e416462b4447c1f}{01867}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_TDES\_OPMOD\_OFB\ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x2\ <<\ 12\ )\ }\textcolor{comment}{/*\ (TDES)\ OFB\ Output\ Feedback\ mode.\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01868}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ac0c5ae6f16244ba4ba5da4ceac5bf403}{01868}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_TDES\_OPMOD\_CFB\ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x3\ <<\ 12\ )\ }\textcolor{comment}{/*\ (TDES)\ CFB\ Cipher\ Feedback\ mode.\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01869}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aacf5206ab22aee0dc9444e4f3275b919}{01869}}\ \textcolor{preprocessor}{\#define\ AT91C\_TDES\_LOD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 15\ )\ }\textcolor{comment}{/*\ (TDES)\ Last\ Output\ Data\ Mode\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01870}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_abbfe7143378c87a0d04e382c406beb2b}{01870}}\ \textcolor{preprocessor}{\#define\ AT91C\_TDES\_CFBS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x3\ <<\ 16\ )\ }\textcolor{comment}{/*\ (TDES)\ Cipher\ Feedback\ Data\ Size\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01871}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a61e415c997679e37598bbb9d800e08ef}{01871}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_TDES\_CFBS\_64\_BIT\ \ \ \ (\ (\ unsigned\ int\ )\ 0x0\ <<\ 16\ )\ }\textcolor{comment}{/*\ (TDES)\ 64-\/bit.\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01872}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_adb47793d22d62716731fc6475e46c949}{01872}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_TDES\_CFBS\_32\_BIT\ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 16\ )\ }\textcolor{comment}{/*\ (TDES)\ 32-\/bit.\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01873}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a34376f0844dc618639ea917acb0f1345}{01873}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_TDES\_CFBS\_16\_BIT\ \ \ \ (\ (\ unsigned\ int\ )\ 0x2\ <<\ 16\ )\ }\textcolor{comment}{/*\ (TDES)\ 16-\/bit.\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01874}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ae75c7ee40399b46bc10ebf97a97e2fb0}{01874}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_TDES\_CFBS\_8\_BIT\ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x3\ <<\ 16\ )\ }\textcolor{comment}{/*\ (TDES)\ 8-\/bit.\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01875}01875\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ TDES\_IER\ :\ (TDES\ Offset:\ 0x10)\ Interrupt\ Enable\ Register\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01876}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ac1aa2c516d43eee9979e091f7f5ceacb}{01876}}\ \textcolor{preprocessor}{\#define\ AT91C\_TDES\_DATRDY\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 0\ )\ \ }\textcolor{comment}{/*\ (TDES)\ DATRDY\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01877}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a9e7e456784050d55c0c32980303b764b}{01877}}\ \textcolor{preprocessor}{\#define\ AT91C\_TDES\_ENDRX\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 1\ )\ \ }\textcolor{comment}{/*\ (TDES)\ PDC\ Read\ Buffer\ End\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01878}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_afff6c024a5ab4a9377499852b4441e02}{01878}}\ \textcolor{preprocessor}{\#define\ AT91C\_TDES\_ENDTX\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 2\ )\ \ }\textcolor{comment}{/*\ (TDES)\ PDC\ Write\ Buffer\ End\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01879}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a0d0e182838c95696faf191f3900d5d93}{01879}}\ \textcolor{preprocessor}{\#define\ AT91C\_TDES\_RXBUFF\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 3\ )\ \ }\textcolor{comment}{/*\ (TDES)\ PDC\ Read\ Buffer\ Full\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01880}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a1e1c43b3b10414b0804d0f1631bdd15d}{01880}}\ \textcolor{preprocessor}{\#define\ AT91C\_TDES\_TXBUFE\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 4\ )\ \ }\textcolor{comment}{/*\ (TDES)\ PDC\ Write\ Buffer\ Empty\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01881}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_af6179b1adc2118086d3c2e91e9825ff0}{01881}}\ \textcolor{preprocessor}{\#define\ AT91C\_TDES\_URAD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 8\ )\ \ }\textcolor{comment}{/*\ (TDES)\ Unspecified\ Register\ Access\ Detection\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01882}01882\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ TDES\_IDR\ :\ (TDES\ Offset:\ 0x14)\ Interrupt\ Disable\ Register\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01883}01883\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ TDES\_IMR\ :\ (TDES\ Offset:\ 0x18)\ Interrupt\ Mask\ Register\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01884}01884\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/\ TDES\_ISR\ :\ (TDES\ Offset:\ 0x1c)\ Interrupt\ Status\ Register\ -\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01885}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a356e44c04c2779b2937c28397f866ff6}{01885}}\ \textcolor{preprocessor}{\#define\ AT91C\_TDES\_URAT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x3\ <<\ 12\ )\ }\textcolor{comment}{/*\ (TDES)\ Unspecified\ Register\ Access\ Type\ Status\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01886}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a15c0bbad6ecc8408f80c86435d6d2119}{01886}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_TDES\_URAT\_IN\_DAT\_WRITE\_DATPROC\ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x0\ <<\ 12\ )\ }\textcolor{comment}{/*\ (TDES)\ Input\ data\ register\ written\ during\ the\ data\ processing\ in\ PDC\ mode.\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01887}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a7e4f2e43b1a0d8c7b7776e6c3a990a76}{01887}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_TDES\_URAT\_OUT\_DAT\_READ\_DATPROC\ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x1\ <<\ 12\ )\ }\textcolor{comment}{/*\ (TDES)\ Output\ data\ register\ read\ during\ the\ data\ processing.\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01888}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aeb9a75af5ee4b87e11a8914badcc654f}{01888}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_TDES\_URAT\_MODEREG\_WRITE\_DATPROC\ \ \ \ (\ (\ unsigned\ int\ )\ 0x2\ <<\ 12\ )\ }\textcolor{comment}{/*\ (TDES)\ Mode\ register\ written\ during\ the\ data\ processing.\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01889}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a32f49bfc9bf5ff33cc2e904ce19a388b}{01889}}\ \textcolor{preprocessor}{\#define\ \ \ \ \ AT91C\_TDES\_URAT\_WO\_REG\_READ\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x3\ <<\ 12\ )\ }\textcolor{comment}{/*\ (TDES)\ Write-\/only\ register\ read\ access.\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01890}01890\ }
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01891}01891\ \textcolor{comment}{/*\ *****************************************************************************\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01892}01892\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ REGISTER\ ADDRESS\ DEFINITION\ FOR\ AT91SAM7X256\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01893}01893\ \textcolor{comment}{/*\ *****************************************************************************\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01894}01894\ \textcolor{comment}{/*\ ==========\ Register\ definition\ for\ SYS\ peripheral\ ==========\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01895}01895\ \textcolor{comment}{/*\ ==========\ Register\ definition\ for\ AIC\ peripheral\ ==========\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01896}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a59d48beaedc4723dde35e1da1290c72b}{01896}}\ \textcolor{preprocessor}{\#define\ AT91C\_AIC\_IVR\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFFF100\ )\ }\textcolor{comment}{/*\ (AIC)\ IRQ\ Vector\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01897}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a4480f18cb6202e4fca4cfef8f5276705}{01897}}\ \textcolor{preprocessor}{\#define\ AT91C\_AIC\_SMR\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFFF000\ )\ }\textcolor{comment}{/*\ (AIC)\ Source\ Mode\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01898}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a260f4fef8883877802b9f495afadedef}{01898}}\ \textcolor{preprocessor}{\#define\ AT91C\_AIC\_FVR\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFFF104\ )\ }\textcolor{comment}{/*\ (AIC)\ FIQ\ Vector\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01899}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a658342079ef86ca02b400bca590157c5}{01899}}\ \textcolor{preprocessor}{\#define\ AT91C\_AIC\_DCR\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFFF138\ )\ }\textcolor{comment}{/*\ (AIC)\ Debug\ Control\ Register\ (Protect)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01900}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a4b9cd98d7ecaede481636cb8ed07aa3f}{01900}}\ \textcolor{preprocessor}{\#define\ AT91C\_AIC\_EOICR\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFFF130\ )\ }\textcolor{comment}{/*\ (AIC)\ End\ of\ Interrupt\ Command\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01901}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a3706014afd66ae5afcfc65bafbb7a856}{01901}}\ \textcolor{preprocessor}{\#define\ AT91C\_AIC\_SVR\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFFF080\ )\ }\textcolor{comment}{/*\ (AIC)\ Source\ Vector\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01902}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aa3d9b233ceed49a9659357ad505e03e7}{01902}}\ \textcolor{preprocessor}{\#define\ AT91C\_AIC\_FFSR\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFFF148\ )\ }\textcolor{comment}{/*\ (AIC)\ Fast\ Forcing\ Status\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01903}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a2ebc1521442e6301cbc1aebe8b6a60fe}{01903}}\ \textcolor{preprocessor}{\#define\ AT91C\_AIC\_ICCR\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFFF128\ )\ }\textcolor{comment}{/*\ (AIC)\ Interrupt\ Clear\ Command\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01904}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a502b849eb0925da51ea1724bfb9ff675}{01904}}\ \textcolor{preprocessor}{\#define\ AT91C\_AIC\_ISR\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFFF108\ )\ }\textcolor{comment}{/*\ (AIC)\ Interrupt\ Status\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01905}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aec49d326140f483ce6a51125c04b4c45}{01905}}\ \textcolor{preprocessor}{\#define\ AT91C\_AIC\_IMR\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFFF110\ )\ }\textcolor{comment}{/*\ (AIC)\ Interrupt\ Mask\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01906}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_abf803377d831045384c1b12293880e75}{01906}}\ \textcolor{preprocessor}{\#define\ AT91C\_AIC\_IPR\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFFF10C\ )\ }\textcolor{comment}{/*\ (AIC)\ Interrupt\ Pending\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01907}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_acac44f7aa3c5256f6d1f2fce7174b45f}{01907}}\ \textcolor{preprocessor}{\#define\ AT91C\_AIC\_FFER\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFFF140\ )\ }\textcolor{comment}{/*\ (AIC)\ Fast\ Forcing\ Enable\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01908}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ab55840ce00a4bfa54acfd8b74809c71d}{01908}}\ \textcolor{preprocessor}{\#define\ AT91C\_AIC\_IECR\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFFF120\ )\ }\textcolor{comment}{/*\ (AIC)\ Interrupt\ Enable\ Command\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01909}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a02c05836353c43c959f4588438a09a2e}{01909}}\ \textcolor{preprocessor}{\#define\ AT91C\_AIC\_ISCR\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFFF12C\ )\ }\textcolor{comment}{/*\ (AIC)\ Interrupt\ Set\ Command\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01910}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a79e930ea8ad33613147ad0f0917a90e8}{01910}}\ \textcolor{preprocessor}{\#define\ AT91C\_AIC\_FFDR\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFFF144\ )\ }\textcolor{comment}{/*\ (AIC)\ Fast\ Forcing\ Disable\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01911}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a6d5196b096a59a7e16ecb1fb9d87c484}{01911}}\ \textcolor{preprocessor}{\#define\ AT91C\_AIC\_CISR\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFFF114\ )\ }\textcolor{comment}{/*\ (AIC)\ Core\ Interrupt\ Status\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01912}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a1d8f11768ada3d34e3d231ad3256cb2d}{01912}}\ \textcolor{preprocessor}{\#define\ AT91C\_AIC\_IDCR\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFFF124\ )\ }\textcolor{comment}{/*\ (AIC)\ Interrupt\ Disable\ Command\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01913}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_af3ef43da35c21f7decfeee386eefce49}{01913}}\ \textcolor{preprocessor}{\#define\ AT91C\_AIC\_SPU\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFFF134\ )\ }\textcolor{comment}{/*\ (AIC)\ Spurious\ Vector\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01914}01914\ \textcolor{comment}{/*\ ==========\ Register\ definition\ for\ PDC\_DBGU\ peripheral\ ==========\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01915}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a41bc9657a3781147caba9eb659c440bd}{01915}}\ \textcolor{preprocessor}{\#define\ AT91C\_DBGU\_TCR\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFFF30C\ )\ }\textcolor{comment}{/*\ (PDC\_DBGU)\ Transmit\ Counter\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01916}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ab7f706467663bc392173b45df73a764f}{01916}}\ \textcolor{preprocessor}{\#define\ AT91C\_DBGU\_RNPR\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFFF310\ )\ }\textcolor{comment}{/*\ (PDC\_DBGU)\ Receive\ Next\ Pointer\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01917}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a2402eba2b61ad0fcc19d11e1711c9d16}{01917}}\ \textcolor{preprocessor}{\#define\ AT91C\_DBGU\_TNPR\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFFF318\ )\ }\textcolor{comment}{/*\ (PDC\_DBGU)\ Transmit\ Next\ Pointer\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01918}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a1c9e7316fc10820f2bfd2b0516ee960b}{01918}}\ \textcolor{preprocessor}{\#define\ AT91C\_DBGU\_TPR\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFFF308\ )\ }\textcolor{comment}{/*\ (PDC\_DBGU)\ Transmit\ Pointer\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01919}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a337ce11c82d64e6e573ff40e4d9a0830}{01919}}\ \textcolor{preprocessor}{\#define\ AT91C\_DBGU\_RPR\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFFF300\ )\ }\textcolor{comment}{/*\ (PDC\_DBGU)\ Receive\ Pointer\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01920}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aa7a36d4facf6efb40dc61a7b6fb9cd54}{01920}}\ \textcolor{preprocessor}{\#define\ AT91C\_DBGU\_RCR\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFFF304\ )\ }\textcolor{comment}{/*\ (PDC\_DBGU)\ Receive\ Counter\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01921}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a100458251305b7e09f5291651fa42775}{01921}}\ \textcolor{preprocessor}{\#define\ AT91C\_DBGU\_RNCR\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFFF314\ )\ }\textcolor{comment}{/*\ (PDC\_DBGU)\ Receive\ Next\ Counter\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01922}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a261fe49a6c0d5a977e0ba8d21bce840b}{01922}}\ \textcolor{preprocessor}{\#define\ AT91C\_DBGU\_PTCR\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFFF320\ )\ }\textcolor{comment}{/*\ (PDC\_DBGU)\ PDC\ Transfer\ Control\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01923}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_abc9bd6435abbf87311d1aba24c24ed5b}{01923}}\ \textcolor{preprocessor}{\#define\ AT91C\_DBGU\_PTSR\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFFF324\ )\ }\textcolor{comment}{/*\ (PDC\_DBGU)\ PDC\ Transfer\ Status\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01924}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a23e6b5020286359a8057ab6ed844bdd9}{01924}}\ \textcolor{preprocessor}{\#define\ AT91C\_DBGU\_TNCR\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFFF31C\ )\ }\textcolor{comment}{/*\ (PDC\_DBGU)\ Transmit\ Next\ Counter\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01925}01925\ \textcolor{comment}{/*\ ==========\ Register\ definition\ for\ DBGU\ peripheral\ ==========\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01926}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ac33341e731c4d35239eda0edfb1c29e2}{01926}}\ \textcolor{preprocessor}{\#define\ AT91C\_DBGU\_EXID\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFFF244\ )\ }\textcolor{comment}{/*\ (DBGU)\ Chip\ ID\ Extension\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01927}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aa3b5cb939e2298f254432f550fb463e0}{01927}}\ \textcolor{preprocessor}{\#define\ AT91C\_DBGU\_BRGR\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFFF220\ )\ }\textcolor{comment}{/*\ (DBGU)\ Baud\ Rate\ Generator\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01928}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_acf568b5e33118d36d873ee727823d67a}{01928}}\ \textcolor{preprocessor}{\#define\ AT91C\_DBGU\_IDR\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFFF20C\ )\ }\textcolor{comment}{/*\ (DBGU)\ Interrupt\ Disable\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01929}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_af6aadb08af97abf5e5bc84370188a9fc}{01929}}\ \textcolor{preprocessor}{\#define\ AT91C\_DBGU\_CSR\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFFF214\ )\ }\textcolor{comment}{/*\ (DBGU)\ Channel\ Status\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01930}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a1561878e6e08c6f7ed153c25be310270}{01930}}\ \textcolor{preprocessor}{\#define\ AT91C\_DBGU\_CIDR\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFFF240\ )\ }\textcolor{comment}{/*\ (DBGU)\ Chip\ ID\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01931}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a7c33929d0f5af7047f9995e7a1e8578c}{01931}}\ \textcolor{preprocessor}{\#define\ AT91C\_DBGU\_MR\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFFF204\ )\ }\textcolor{comment}{/*\ (DBGU)\ Mode\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01932}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aac25413834b77b44602de7a3b4fbb4eb}{01932}}\ \textcolor{preprocessor}{\#define\ AT91C\_DBGU\_IMR\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFFF210\ )\ }\textcolor{comment}{/*\ (DBGU)\ Interrupt\ Mask\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01933}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a7fcdca5d607d446eb412ee0fbcb4390f}{01933}}\ \textcolor{preprocessor}{\#define\ AT91C\_DBGU\_CR\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFFF200\ )\ }\textcolor{comment}{/*\ (DBGU)\ Control\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01934}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a5ab0033ea4e9cff2313119750a92e0f9}{01934}}\ \textcolor{preprocessor}{\#define\ AT91C\_DBGU\_FNTR\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFFF248\ )\ }\textcolor{comment}{/*\ (DBGU)\ Force\ NTRST\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01935}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ae48c03ce04459be6c814abdfab687665}{01935}}\ \textcolor{preprocessor}{\#define\ AT91C\_DBGU\_THR\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFFF21C\ )\ }\textcolor{comment}{/*\ (DBGU)\ Transmitter\ Holding\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01936}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_af348a2b1a503eb350207ac37a7223e05}{01936}}\ \textcolor{preprocessor}{\#define\ AT91C\_DBGU\_RHR\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFFF218\ )\ }\textcolor{comment}{/*\ (DBGU)\ Receiver\ Holding\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01937}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ab5eaf17d54f6373dee1cd4bf5c00c438}{01937}}\ \textcolor{preprocessor}{\#define\ AT91C\_DBGU\_IER\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFFF208\ )\ }\textcolor{comment}{/*\ (DBGU)\ Interrupt\ Enable\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01938}01938\ \textcolor{comment}{/*\ ==========\ Register\ definition\ for\ PIOA\ peripheral\ ==========\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01939}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a7c2600aa7cf94e838b518579ae17682e}{01939}}\ \textcolor{preprocessor}{\#define\ AT91C\_PIOA\_ODR\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFFF414\ )\ }\textcolor{comment}{/*\ (PIOA)\ Output\ Disable\ Registerr\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01940}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a4ce61ea50f9aa86746d2438faa95c3fd}{01940}}\ \textcolor{preprocessor}{\#define\ AT91C\_PIOA\_SODR\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFFF430\ )\ }\textcolor{comment}{/*\ (PIOA)\ Set\ Output\ Data\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01941}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ae0cff3319fa040b979a6888f31085928}{01941}}\ \textcolor{preprocessor}{\#define\ AT91C\_PIOA\_ISR\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFFF44C\ )\ }\textcolor{comment}{/*\ (PIOA)\ Interrupt\ Status\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01942}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aabe3c44e2ac75c9b425c87f406679824}{01942}}\ \textcolor{preprocessor}{\#define\ AT91C\_PIOA\_ABSR\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFFF478\ )\ }\textcolor{comment}{/*\ (PIOA)\ AB\ Select\ Status\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01943}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a2282046182b9d9e56f33e32b84b90c19}{01943}}\ \textcolor{preprocessor}{\#define\ AT91C\_PIOA\_IER\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFFF440\ )\ }\textcolor{comment}{/*\ (PIOA)\ Interrupt\ Enable\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01944}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a3baeebe6fac88770c77d797b6048922b}{01944}}\ \textcolor{preprocessor}{\#define\ AT91C\_PIOA\_PPUDR\ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFFF460\ )\ }\textcolor{comment}{/*\ (PIOA)\ Pull-\/up\ Disable\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01945}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a01f22180c95dde93f1143fccbb251031}{01945}}\ \textcolor{preprocessor}{\#define\ AT91C\_PIOA\_IMR\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFFF448\ )\ }\textcolor{comment}{/*\ (PIOA)\ Interrupt\ Mask\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01946}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a93bd0ead4ceb2e8a1f257b31e8c7e14f}{01946}}\ \textcolor{preprocessor}{\#define\ AT91C\_PIOA\_PER\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFFF400\ )\ }\textcolor{comment}{/*\ (PIOA)\ PIO\ Enable\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01947}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a0b807513a47a5397bd4c2e8de2eef98a}{01947}}\ \textcolor{preprocessor}{\#define\ AT91C\_PIOA\_IFDR\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFFF424\ )\ }\textcolor{comment}{/*\ (PIOA)\ Input\ Filter\ Disable\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01948}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a472cb7830b1001df23442820aec3b91b}{01948}}\ \textcolor{preprocessor}{\#define\ AT91C\_PIOA\_OWDR\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFFF4A4\ )\ }\textcolor{comment}{/*\ (PIOA)\ Output\ Write\ Disable\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01949}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aab89dee17d06a00b53da17c7d9c5dd85}{01949}}\ \textcolor{preprocessor}{\#define\ AT91C\_PIOA\_MDSR\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFFF458\ )\ }\textcolor{comment}{/*\ (PIOA)\ Multi-\/driver\ Status\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01950}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a8d1fc6d0940a0d04372c172882516c32}{01950}}\ \textcolor{preprocessor}{\#define\ AT91C\_PIOA\_IDR\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFFF444\ )\ }\textcolor{comment}{/*\ (PIOA)\ Interrupt\ Disable\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01951}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ac75869d5dc9e09776095bb722dde7c5e}{01951}}\ \textcolor{preprocessor}{\#define\ AT91C\_PIOA\_ODSR\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFFF438\ )\ }\textcolor{comment}{/*\ (PIOA)\ Output\ Data\ Status\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01952}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a57d571c97f9956583716b36e0f85f33a}{01952}}\ \textcolor{preprocessor}{\#define\ AT91C\_PIOA\_PPUSR\ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFFF468\ )\ }\textcolor{comment}{/*\ (PIOA)\ Pull-\/up\ Status\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01953}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a266284ebbfe87e1cbae28c7ffe3e490b}{01953}}\ \textcolor{preprocessor}{\#define\ AT91C\_PIOA\_OWSR\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFFF4A8\ )\ }\textcolor{comment}{/*\ (PIOA)\ Output\ Write\ Status\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01954}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a8aa900d1f44e460a30758eeaa9a593cc}{01954}}\ \textcolor{preprocessor}{\#define\ AT91C\_PIOA\_BSR\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFFF474\ )\ }\textcolor{comment}{/*\ (PIOA)\ Select\ B\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01955}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a44d571365bcb5ff5e51eed14be4779bd}{01955}}\ \textcolor{preprocessor}{\#define\ AT91C\_PIOA\_OWER\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFFF4A0\ )\ }\textcolor{comment}{/*\ (PIOA)\ Output\ Write\ Enable\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01956}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a9145c129d70318b62f4a5c53aeaeac0d}{01956}}\ \textcolor{preprocessor}{\#define\ AT91C\_PIOA\_IFER\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFFF420\ )\ }\textcolor{comment}{/*\ (PIOA)\ Input\ Filter\ Enable\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01957}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a4592777ecfffcc2626d1db86e00ed1b6}{01957}}\ \textcolor{preprocessor}{\#define\ AT91C\_PIOA\_PDSR\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFFF43C\ )\ }\textcolor{comment}{/*\ (PIOA)\ Pin\ Data\ Status\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01958}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a2d040b79be17e0a76ee72ef47b3a091f}{01958}}\ \textcolor{preprocessor}{\#define\ AT91C\_PIOA\_PPUER\ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFFF464\ )\ }\textcolor{comment}{/*\ (PIOA)\ Pull-\/up\ Enable\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01959}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a0911cba099368e416f4f0d4ff9a1d8e4}{01959}}\ \textcolor{preprocessor}{\#define\ AT91C\_PIOA\_OSR\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFFF418\ )\ }\textcolor{comment}{/*\ (PIOA)\ Output\ Status\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01960}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a8d6d24987acd9d2412e5cf72706a783f}{01960}}\ \textcolor{preprocessor}{\#define\ AT91C\_PIOA\_ASR\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFFF470\ )\ }\textcolor{comment}{/*\ (PIOA)\ Select\ A\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01961}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_abc153eace206577541602e757731202f}{01961}}\ \textcolor{preprocessor}{\#define\ AT91C\_PIOA\_MDDR\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFFF454\ )\ }\textcolor{comment}{/*\ (PIOA)\ Multi-\/driver\ Disable\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01962}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a5930803de65239492ced9171471a103a}{01962}}\ \textcolor{preprocessor}{\#define\ AT91C\_PIOA\_CODR\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFFF434\ )\ }\textcolor{comment}{/*\ (PIOA)\ Clear\ Output\ Data\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01963}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ad07fc5c8fd1916171d0ca229b741fc63}{01963}}\ \textcolor{preprocessor}{\#define\ AT91C\_PIOA\_MDER\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFFF450\ )\ }\textcolor{comment}{/*\ (PIOA)\ Multi-\/driver\ Enable\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01964}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a883f9de2546cd5e0fc9d61f8abba8f86}{01964}}\ \textcolor{preprocessor}{\#define\ AT91C\_PIOA\_PDR\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFFF404\ )\ }\textcolor{comment}{/*\ (PIOA)\ PIO\ Disable\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01965}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_af786ac9d28aadd31d7da6f38e0da6b6d}{01965}}\ \textcolor{preprocessor}{\#define\ AT91C\_PIOA\_IFSR\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFFF428\ )\ }\textcolor{comment}{/*\ (PIOA)\ Input\ Filter\ Status\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01966}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aa99369c2b219dda0c48740d90f21d939}{01966}}\ \textcolor{preprocessor}{\#define\ AT91C\_PIOA\_OER\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFFF410\ )\ }\textcolor{comment}{/*\ (PIOA)\ Output\ Enable\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01967}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a494cb791cd75cfd5f0de7e87499e4a0a}{01967}}\ \textcolor{preprocessor}{\#define\ AT91C\_PIOA\_PSR\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFFF408\ )\ }\textcolor{comment}{/*\ (PIOA)\ PIO\ Status\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01968}01968\ \textcolor{comment}{/*\ ==========\ Register\ definition\ for\ PIOB\ peripheral\ ==========\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01969}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aa06d5896721712123b55f734931b643f}{01969}}\ \textcolor{preprocessor}{\#define\ AT91C\_PIOB\_OWDR\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFFF6A4\ )\ }\textcolor{comment}{/*\ (PIOB)\ Output\ Write\ Disable\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01970}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a5f90c2835f7dedcc182128f19ed167c9}{01970}}\ \textcolor{preprocessor}{\#define\ AT91C\_PIOB\_MDER\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFFF650\ )\ }\textcolor{comment}{/*\ (PIOB)\ Multi-\/driver\ Enable\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01971}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a66c782cf5bead1b9fba95efcde18fe42}{01971}}\ \textcolor{preprocessor}{\#define\ AT91C\_PIOB\_PPUSR\ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFFF668\ )\ }\textcolor{comment}{/*\ (PIOB)\ Pull-\/up\ Status\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01972}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a9641c37cb03c5deb97d2205a62d29630}{01972}}\ \textcolor{preprocessor}{\#define\ AT91C\_PIOB\_IMR\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFFF648\ )\ }\textcolor{comment}{/*\ (PIOB)\ Interrupt\ Mask\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01973}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ade2307a9d3357f855f7ff19231e9f6b6}{01973}}\ \textcolor{preprocessor}{\#define\ AT91C\_PIOB\_ASR\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFFF670\ )\ }\textcolor{comment}{/*\ (PIOB)\ Select\ A\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01974}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a84dcaf1a002a56564be5844c097f6f37}{01974}}\ \textcolor{preprocessor}{\#define\ AT91C\_PIOB\_PPUDR\ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFFF660\ )\ }\textcolor{comment}{/*\ (PIOB)\ Pull-\/up\ Disable\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01975}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a99fd3ab55a1a27d6f75fcb9429962199}{01975}}\ \textcolor{preprocessor}{\#define\ AT91C\_PIOB\_PSR\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFFF608\ )\ }\textcolor{comment}{/*\ (PIOB)\ PIO\ Status\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01976}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aeec8c597a3e5f94adbea7ce348227858}{01976}}\ \textcolor{preprocessor}{\#define\ AT91C\_PIOB\_IER\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFFF640\ )\ }\textcolor{comment}{/*\ (PIOB)\ Interrupt\ Enable\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01977}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ad6fca4658c0e72a90d4e9bb60bc5d4ae}{01977}}\ \textcolor{preprocessor}{\#define\ AT91C\_PIOB\_CODR\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFFF634\ )\ }\textcolor{comment}{/*\ (PIOB)\ Clear\ Output\ Data\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01978}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a22a7ab7bf7a2f7a507216b11a791a16e}{01978}}\ \textcolor{preprocessor}{\#define\ AT91C\_PIOB\_OWER\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFFF6A0\ )\ }\textcolor{comment}{/*\ (PIOB)\ Output\ Write\ Enable\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01979}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a74ae54edb7551a9fbab56c95dd5b3757}{01979}}\ \textcolor{preprocessor}{\#define\ AT91C\_PIOB\_ABSR\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFFF678\ )\ }\textcolor{comment}{/*\ (PIOB)\ AB\ Select\ Status\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01980}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a692d157d36430cc5b0888fff7d7b33b4}{01980}}\ \textcolor{preprocessor}{\#define\ AT91C\_PIOB\_IFDR\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFFF624\ )\ }\textcolor{comment}{/*\ (PIOB)\ Input\ Filter\ Disable\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01981}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a791f7130baaec6f8e8be6160e94b1510}{01981}}\ \textcolor{preprocessor}{\#define\ AT91C\_PIOB\_PDSR\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFFF63C\ )\ }\textcolor{comment}{/*\ (PIOB)\ Pin\ Data\ Status\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01982}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_af6cbac28da0db80bf81b61cc5a3d44d1}{01982}}\ \textcolor{preprocessor}{\#define\ AT91C\_PIOB\_IDR\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFFF644\ )\ }\textcolor{comment}{/*\ (PIOB)\ Interrupt\ Disable\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01983}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a522b84a476e08fd38d28d66675ab3d5f}{01983}}\ \textcolor{preprocessor}{\#define\ AT91C\_PIOB\_OWSR\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFFF6A8\ )\ }\textcolor{comment}{/*\ (PIOB)\ Output\ Write\ Status\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01984}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_afd707f749d764b228a297f7bb2f95cf7}{01984}}\ \textcolor{preprocessor}{\#define\ AT91C\_PIOB\_PDR\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFFF604\ )\ }\textcolor{comment}{/*\ (PIOB)\ PIO\ Disable\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01985}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a5c6af351cc4ed80d3b2229e4b65c049c}{01985}}\ \textcolor{preprocessor}{\#define\ AT91C\_PIOB\_ODR\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFFF614\ )\ }\textcolor{comment}{/*\ (PIOB)\ Output\ Disable\ Registerr\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01986}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a44bca93e3f1a16f5318a24e0b017d40a}{01986}}\ \textcolor{preprocessor}{\#define\ AT91C\_PIOB\_IFSR\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFFF628\ )\ }\textcolor{comment}{/*\ (PIOB)\ Input\ Filter\ Status\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01987}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a3c916135fc6a66cc29aae646ebcc6d5f}{01987}}\ \textcolor{preprocessor}{\#define\ AT91C\_PIOB\_PPUER\ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFFF664\ )\ }\textcolor{comment}{/*\ (PIOB)\ Pull-\/up\ Enable\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01988}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_adf646b62f4221bc3ed5df880c63a0391}{01988}}\ \textcolor{preprocessor}{\#define\ AT91C\_PIOB\_SODR\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFFF630\ )\ }\textcolor{comment}{/*\ (PIOB)\ Set\ Output\ Data\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01989}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a5d30369a8d7dde8c5aaddd75b234fd69}{01989}}\ \textcolor{preprocessor}{\#define\ AT91C\_PIOB\_ISR\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFFF64C\ )\ }\textcolor{comment}{/*\ (PIOB)\ Interrupt\ Status\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01990}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aa1b7e9eb5ba63ec159f41af4544ba2a7}{01990}}\ \textcolor{preprocessor}{\#define\ AT91C\_PIOB\_ODSR\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFFF638\ )\ }\textcolor{comment}{/*\ (PIOB)\ Output\ Data\ Status\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01991}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a75495b044c0e6c95ff7c729cb56870de}{01991}}\ \textcolor{preprocessor}{\#define\ AT91C\_PIOB\_OSR\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFFF618\ )\ }\textcolor{comment}{/*\ (PIOB)\ Output\ Status\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01992}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ac04d2257587401afc7c1b52f1ab85ccc}{01992}}\ \textcolor{preprocessor}{\#define\ AT91C\_PIOB\_MDSR\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFFF658\ )\ }\textcolor{comment}{/*\ (PIOB)\ Multi-\/driver\ Status\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01993}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aea294c1c44eaae458768e43f9242d7b6}{01993}}\ \textcolor{preprocessor}{\#define\ AT91C\_PIOB\_IFER\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFFF620\ )\ }\textcolor{comment}{/*\ (PIOB)\ Input\ Filter\ Enable\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01994}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a46ff3ab4c3770d9ece55a3fe1ae39d7c}{01994}}\ \textcolor{preprocessor}{\#define\ AT91C\_PIOB\_BSR\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFFF674\ )\ }\textcolor{comment}{/*\ (PIOB)\ Select\ B\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01995}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_af54402aeb6be3a10686743f37f6fd6ac}{01995}}\ \textcolor{preprocessor}{\#define\ AT91C\_PIOB\_MDDR\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFFF654\ )\ }\textcolor{comment}{/*\ (PIOB)\ Multi-\/driver\ Disable\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01996}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ace3802037033ba1d32370f40684709d4}{01996}}\ \textcolor{preprocessor}{\#define\ AT91C\_PIOB\_OER\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFFF610\ )\ }\textcolor{comment}{/*\ (PIOB)\ Output\ Enable\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01997}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a5900bb2f5987a8a608044a24725cbdc5}{01997}}\ \textcolor{preprocessor}{\#define\ AT91C\_PIOB\_PER\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFFF600\ )\ }\textcolor{comment}{/*\ (PIOB)\ PIO\ Enable\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01998}01998\ \textcolor{comment}{/*\ ==========\ Register\ definition\ for\ CKGR\ peripheral\ ==========\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l01999}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a3d0808992286c8581278c9655a007821}{01999}}\ \textcolor{preprocessor}{\#define\ AT91C\_CKGR\_MOR\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFFFC20\ )\ }\textcolor{comment}{/*\ (CKGR)\ Main\ Oscillator\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02000}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ae67b4d21adfa7322ca97f86a7372b9cd}{02000}}\ \textcolor{preprocessor}{\#define\ AT91C\_CKGR\_PLLR\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFFFC2C\ )\ }\textcolor{comment}{/*\ (CKGR)\ PLL\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02001}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ac8f4ff2752cc7fb3b24d4b2a036f8fab}{02001}}\ \textcolor{preprocessor}{\#define\ AT91C\_CKGR\_MCFR\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFFFC24\ )\ }\textcolor{comment}{/*\ (CKGR)\ Main\ Clock\ \ Frequency\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02002}02002\ \textcolor{comment}{/*\ ==========\ Register\ definition\ for\ PMC\ peripheral\ ==========\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02003}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_abb1458f0e791aef764fdfd762f147874}{02003}}\ \textcolor{preprocessor}{\#define\ AT91C\_PMC\_IDR\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFFFC64\ )\ }\textcolor{comment}{/*\ (PMC)\ Interrupt\ Disable\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02004}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a51eb37fbaf5750d3e97aa86cebc88c1e}{02004}}\ \textcolor{preprocessor}{\#define\ AT91C\_PMC\_MOR\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFFFC20\ )\ }\textcolor{comment}{/*\ (PMC)\ Main\ Oscillator\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02005}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ae50e3b1a9b5c04f26f656d5e1e631d15}{02005}}\ \textcolor{preprocessor}{\#define\ AT91C\_PMC\_PLLR\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFFFC2C\ )\ }\textcolor{comment}{/*\ (PMC)\ PLL\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02006}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a4a25b7100b143d46b7eab974f8f383af}{02006}}\ \textcolor{preprocessor}{\#define\ AT91C\_PMC\_PCER\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFFFC10\ )\ }\textcolor{comment}{/*\ (PMC)\ Peripheral\ Clock\ Enable\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02007}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a1d09bf3616f0ec2c9fa6b85eff2a97d6}{02007}}\ \textcolor{preprocessor}{\#define\ AT91C\_PMC\_PCKR\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFFFC40\ )\ }\textcolor{comment}{/*\ (PMC)\ Programmable\ Clock\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02008}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_abb85fb0075508332e1fde3b0141a1f77}{02008}}\ \textcolor{preprocessor}{\#define\ AT91C\_PMC\_MCKR\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFFFC30\ )\ }\textcolor{comment}{/*\ (PMC)\ Master\ Clock\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02009}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a87bc88b19d5789ec85a38c66d4ebd0f3}{02009}}\ \textcolor{preprocessor}{\#define\ AT91C\_PMC\_SCDR\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFFFC04\ )\ }\textcolor{comment}{/*\ (PMC)\ System\ Clock\ Disable\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02010}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a4221f74fe26f80f7001a68f3b3428587}{02010}}\ \textcolor{preprocessor}{\#define\ AT91C\_PMC\_PCDR\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFFFC14\ )\ }\textcolor{comment}{/*\ (PMC)\ Peripheral\ Clock\ Disable\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02011}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a37faefdfe5ec7ef841972e1fc1877d5e}{02011}}\ \textcolor{preprocessor}{\#define\ AT91C\_PMC\_SCSR\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFFFC08\ )\ }\textcolor{comment}{/*\ (PMC)\ System\ Clock\ Status\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02012}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a45941ff78c1aa2bce656679d88dcc6f1}{02012}}\ \textcolor{preprocessor}{\#define\ AT91C\_PMC\_PCSR\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFFFC18\ )\ }\textcolor{comment}{/*\ (PMC)\ Peripheral\ Clock\ Status\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02013}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a24111130e9e504b91bb2d642578e5a89}{02013}}\ \textcolor{preprocessor}{\#define\ AT91C\_PMC\_MCFR\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFFFC24\ )\ }\textcolor{comment}{/*\ (PMC)\ Main\ Clock\ \ Frequency\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02014}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a1088f086d92d3ac3ad028428e29b2144}{02014}}\ \textcolor{preprocessor}{\#define\ AT91C\_PMC\_SCER\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFFFC00\ )\ }\textcolor{comment}{/*\ (PMC)\ System\ Clock\ Enable\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02015}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a8a5b425ea5993ada144b8945aaeb01b9}{02015}}\ \textcolor{preprocessor}{\#define\ AT91C\_PMC\_IMR\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFFFC6C\ )\ }\textcolor{comment}{/*\ (PMC)\ Interrupt\ Mask\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02016}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ae13d5394223291f9364fb14552d4771c}{02016}}\ \textcolor{preprocessor}{\#define\ AT91C\_PMC\_IER\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFFFC60\ )\ }\textcolor{comment}{/*\ (PMC)\ Interrupt\ Enable\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02017}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a6b5b2d1ea05554869d89a3a2fc6bcd4e}{02017}}\ \textcolor{preprocessor}{\#define\ AT91C\_PMC\_SR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFFFC68\ )\ }\textcolor{comment}{/*\ (PMC)\ Status\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02018}02018\ \textcolor{comment}{/*\ ==========\ Register\ definition\ for\ RSTC\ peripheral\ ==========\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02019}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aa8414408466eaac0fcf732684368f7b0}{02019}}\ \textcolor{preprocessor}{\#define\ AT91C\_RSTC\_RCR\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFFFD00\ )\ }\textcolor{comment}{/*\ (RSTC)\ Reset\ Control\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02020}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ad82c9e23066554637f65bc863f35a0e6}{02020}}\ \textcolor{preprocessor}{\#define\ AT91C\_RSTC\_RMR\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFFFD08\ )\ }\textcolor{comment}{/*\ (RSTC)\ Reset\ Mode\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02021}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a3e6d4b6d0e39356bf52e12e2fb982e8f}{02021}}\ \textcolor{preprocessor}{\#define\ AT91C\_RSTC\_RSR\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFFFD04\ )\ }\textcolor{comment}{/*\ (RSTC)\ Reset\ Status\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02022}02022\ \textcolor{comment}{/*\ ==========\ Register\ definition\ for\ RTTC\ peripheral\ ==========\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02023}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aabc2e8ffc38e2582b71bf4647f592b34}{02023}}\ \textcolor{preprocessor}{\#define\ AT91C\_RTTC\_RTSR\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFFFD2C\ )\ }\textcolor{comment}{/*\ (RTTC)\ Real-\/time\ Status\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02024}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a5c5f38be61b98909c5794acc970d3559}{02024}}\ \textcolor{preprocessor}{\#define\ AT91C\_RTTC\_RTMR\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFFFD20\ )\ }\textcolor{comment}{/*\ (RTTC)\ Real-\/time\ Mode\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02025}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a09cf6a8ffec373af5be6af2bbe4a2b46}{02025}}\ \textcolor{preprocessor}{\#define\ AT91C\_RTTC\_RTVR\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFFFD28\ )\ }\textcolor{comment}{/*\ (RTTC)\ Real-\/time\ Value\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02026}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a18e3408b2bf0d11fdfc3311c376c7f66}{02026}}\ \textcolor{preprocessor}{\#define\ AT91C\_RTTC\_RTAR\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFFFD24\ )\ }\textcolor{comment}{/*\ (RTTC)\ Real-\/time\ Alarm\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02027}02027\ \textcolor{comment}{/*\ ==========\ Register\ definition\ for\ PITC\ peripheral\ ==========\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02028}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a5d9918c6442157386a416a8002a3353a}{02028}}\ \textcolor{preprocessor}{\#define\ AT91C\_PITC\_PIVR\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFFFD38\ )\ }\textcolor{comment}{/*\ (PITC)\ Period\ Interval\ Value\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02029}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a50f548a213ce527e05272128827d1a96}{02029}}\ \textcolor{preprocessor}{\#define\ AT91C\_PITC\_PISR\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFFFD34\ )\ }\textcolor{comment}{/*\ (PITC)\ Period\ Interval\ Status\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02030}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a38c7f20272da9adc377b5061f1614ccb}{02030}}\ \textcolor{preprocessor}{\#define\ AT91C\_PITC\_PIIR\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFFFD3C\ )\ }\textcolor{comment}{/*\ (PITC)\ Period\ Interval\ Image\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02031}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ade8e662cf6facc2d3f6afe46362b823f}{02031}}\ \textcolor{preprocessor}{\#define\ AT91C\_PITC\_PIMR\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFFFD30\ )\ }\textcolor{comment}{/*\ (PITC)\ Period\ Interval\ Mode\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02032}02032\ \textcolor{comment}{/*\ ==========\ Register\ definition\ for\ WDTC\ peripheral\ ==========\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02033}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_afc2e9f8d797399fc2a9a92330c1feea1}{02033}}\ \textcolor{preprocessor}{\#define\ AT91C\_WDTC\_WDCR\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFFFD40\ )\ }\textcolor{comment}{/*\ (WDTC)\ Watchdog\ Control\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02034}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_af678a558e212a430e97466a931248b0b}{02034}}\ \textcolor{preprocessor}{\#define\ AT91C\_WDTC\_WDSR\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFFFD48\ )\ }\textcolor{comment}{/*\ (WDTC)\ Watchdog\ Status\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02035}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a0ca679be254c23a41dc8c04f78d4a6f4}{02035}}\ \textcolor{preprocessor}{\#define\ AT91C\_WDTC\_WDMR\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFFFD44\ )\ }\textcolor{comment}{/*\ (WDTC)\ Watchdog\ Mode\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02036}02036\ \textcolor{comment}{/*\ ==========\ Register\ definition\ for\ VREG\ peripheral\ ==========\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02037}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a4f52028aab7283bbb6db66b4b2c0c6d1}{02037}}\ \textcolor{preprocessor}{\#define\ AT91C\_VREG\_MR\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFFFD60\ )\ }\textcolor{comment}{/*\ (VREG)\ Voltage\ Regulator\ Mode\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02038}02038\ \textcolor{comment}{/*\ ==========\ Register\ definition\ for\ MC\ peripheral\ ==========\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02039}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a9480f757dc1ab0a0e8c285f24a916e9d}{02039}}\ \textcolor{preprocessor}{\#define\ AT91C\_MC\_ASR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFFFF04\ )\ }\textcolor{comment}{/*\ (MC)\ MC\ Abort\ Status\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02040}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a084308496085ed2e8c3446577bf6a64c}{02040}}\ \textcolor{preprocessor}{\#define\ AT91C\_MC\_RCR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFFFF00\ )\ }\textcolor{comment}{/*\ (MC)\ MC\ Remap\ Control\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02041}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_af36778483b430da5720ab5bc879c8a8b}{02041}}\ \textcolor{preprocessor}{\#define\ AT91C\_MC\_FCR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFFFF64\ )\ }\textcolor{comment}{/*\ (MC)\ MC\ Flash\ Command\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02042}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_af25be4608f5dec5cbf21293f1557a2f2}{02042}}\ \textcolor{preprocessor}{\#define\ AT91C\_MC\_AASR\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFFFF08\ )\ }\textcolor{comment}{/*\ (MC)\ MC\ Abort\ Address\ Status\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02043}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a4dc79ee02e20eba4cbaa71e2fd7e4434}{02043}}\ \textcolor{preprocessor}{\#define\ AT91C\_MC\_FSR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFFFF68\ )\ }\textcolor{comment}{/*\ (MC)\ MC\ Flash\ Status\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02044}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a1ce0bfd4f4c60d6f0f2ba7033823ba11}{02044}}\ \textcolor{preprocessor}{\#define\ AT91C\_MC\_FMR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFFFF60\ )\ }\textcolor{comment}{/*\ (MC)\ MC\ Flash\ Mode\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02045}02045\ \textcolor{comment}{/*\ ==========\ Register\ definition\ for\ PDC\_SPI1\ peripheral\ ==========\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02046}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a2cc18ff208feed1fe2d5eda30fcf7b24}{02046}}\ \textcolor{preprocessor}{\#define\ AT91C\_SPI1\_PTCR\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFE4120\ )\ }\textcolor{comment}{/*\ (PDC\_SPI1)\ PDC\ Transfer\ Control\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02047}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a7d501b334959785a82f08a465a000e3c}{02047}}\ \textcolor{preprocessor}{\#define\ AT91C\_SPI1\_RPR\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFE4100\ )\ }\textcolor{comment}{/*\ (PDC\_SPI1)\ Receive\ Pointer\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02048}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aa302e419534f873ed006756a31c7e5ea}{02048}}\ \textcolor{preprocessor}{\#define\ AT91C\_SPI1\_TNCR\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFE411C\ )\ }\textcolor{comment}{/*\ (PDC\_SPI1)\ Transmit\ Next\ Counter\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02049}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a71a813694166035dc6a8375076ede77d}{02049}}\ \textcolor{preprocessor}{\#define\ AT91C\_SPI1\_TPR\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFE4108\ )\ }\textcolor{comment}{/*\ (PDC\_SPI1)\ Transmit\ Pointer\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02050}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a1cd73ca1d063e42aafce7231484c46ac}{02050}}\ \textcolor{preprocessor}{\#define\ AT91C\_SPI1\_TNPR\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFE4118\ )\ }\textcolor{comment}{/*\ (PDC\_SPI1)\ Transmit\ Next\ Pointer\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02051}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a03d30d145fab1903c1f2a52f8b968c35}{02051}}\ \textcolor{preprocessor}{\#define\ AT91C\_SPI1\_TCR\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFE410C\ )\ }\textcolor{comment}{/*\ (PDC\_SPI1)\ Transmit\ Counter\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02052}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ade6c76f8589bcc1f63b9b0c9d8015f98}{02052}}\ \textcolor{preprocessor}{\#define\ AT91C\_SPI1\_RCR\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFE4104\ )\ }\textcolor{comment}{/*\ (PDC\_SPI1)\ Receive\ Counter\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02053}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_af98661b11ed9a3a28903695c0f9959e9}{02053}}\ \textcolor{preprocessor}{\#define\ AT91C\_SPI1\_RNPR\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFE4110\ )\ }\textcolor{comment}{/*\ (PDC\_SPI1)\ Receive\ Next\ Pointer\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02054}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a7473ffad5de350410848d17696e9ebe1}{02054}}\ \textcolor{preprocessor}{\#define\ AT91C\_SPI1\_RNCR\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFE4114\ )\ }\textcolor{comment}{/*\ (PDC\_SPI1)\ Receive\ Next\ Counter\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02055}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ab1c47b47adf78f34658aeafd2a11b201}{02055}}\ \textcolor{preprocessor}{\#define\ AT91C\_SPI1\_PTSR\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFE4124\ )\ }\textcolor{comment}{/*\ (PDC\_SPI1)\ PDC\ Transfer\ Status\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02056}02056\ \textcolor{comment}{/*\ ==========\ Register\ definition\ for\ SPI1\ peripheral\ ==========\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02057}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a68748385b5cf46c66428bbf7f4d48b42}{02057}}\ \textcolor{preprocessor}{\#define\ AT91C\_SPI1\_IMR\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFE401C\ )\ }\textcolor{comment}{/*\ (SPI1)\ Interrupt\ Mask\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02058}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_adadec3a70db57a422239c631a6c95937}{02058}}\ \textcolor{preprocessor}{\#define\ AT91C\_SPI1\_IER\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFE4014\ )\ }\textcolor{comment}{/*\ (SPI1)\ Interrupt\ Enable\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02059}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a2a9bb9e85e374b5708696ec7957a47fd}{02059}}\ \textcolor{preprocessor}{\#define\ AT91C\_SPI1\_MR\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFE4004\ )\ }\textcolor{comment}{/*\ (SPI1)\ Mode\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02060}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a52039ad3e72047cc1dc2e60cfc6270b5}{02060}}\ \textcolor{preprocessor}{\#define\ AT91C\_SPI1\_RDR\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFE4008\ )\ }\textcolor{comment}{/*\ (SPI1)\ Receive\ Data\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02061}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_acf4e6d8392adafc9a93f2d2f40a8e4aa}{02061}}\ \textcolor{preprocessor}{\#define\ AT91C\_SPI1\_IDR\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFE4018\ )\ }\textcolor{comment}{/*\ (SPI1)\ Interrupt\ Disable\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02062}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a31ae308ed1bf8190c4bde1e65e2b7f63}{02062}}\ \textcolor{preprocessor}{\#define\ AT91C\_SPI1\_SR\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFE4010\ )\ }\textcolor{comment}{/*\ (SPI1)\ Status\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02063}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a3aae3adb144b7d79bbaffe9531b20166}{02063}}\ \textcolor{preprocessor}{\#define\ AT91C\_SPI1\_TDR\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFE400C\ )\ }\textcolor{comment}{/*\ (SPI1)\ Transmit\ Data\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02064}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ab1a0e64105ac31b94c3847fbef7dcc20}{02064}}\ \textcolor{preprocessor}{\#define\ AT91C\_SPI1\_CR\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFE4000\ )\ }\textcolor{comment}{/*\ (SPI1)\ Control\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02065}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a9d6bd26a2a0059a96fe4a9f5c02f9fba}{02065}}\ \textcolor{preprocessor}{\#define\ AT91C\_SPI1\_CSR\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFE4030\ )\ }\textcolor{comment}{/*\ (SPI1)\ Chip\ Select\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02066}02066\ \textcolor{comment}{/*\ ==========\ Register\ definition\ for\ PDC\_SPI0\ peripheral\ ==========\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02067}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_afa6c2b59191bb6f9c1091abd4cac22c6}{02067}}\ \textcolor{preprocessor}{\#define\ AT91C\_SPI0\_PTCR\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFE0120\ )\ }\textcolor{comment}{/*\ (PDC\_SPI0)\ PDC\ Transfer\ Control\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02068}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ae664c566250a6a7c3345d2ddcf4b6812}{02068}}\ \textcolor{preprocessor}{\#define\ AT91C\_SPI0\_TPR\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFE0108\ )\ }\textcolor{comment}{/*\ (PDC\_SPI0)\ Transmit\ Pointer\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02069}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ab5bbdf31a175430f576341844046ba88}{02069}}\ \textcolor{preprocessor}{\#define\ AT91C\_SPI0\_TCR\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFE010C\ )\ }\textcolor{comment}{/*\ (PDC\_SPI0)\ Transmit\ Counter\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02070}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a6d708fe317133c9380e7c959e2877f60}{02070}}\ \textcolor{preprocessor}{\#define\ AT91C\_SPI0\_RCR\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFE0104\ )\ }\textcolor{comment}{/*\ (PDC\_SPI0)\ Receive\ Counter\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02071}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a0f99f8f33d09c9f810c819d9318fb63e}{02071}}\ \textcolor{preprocessor}{\#define\ AT91C\_SPI0\_PTSR\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFE0124\ )\ }\textcolor{comment}{/*\ (PDC\_SPI0)\ PDC\ Transfer\ Status\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02072}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aa04332b3979b3b66b39664e23a620e9c}{02072}}\ \textcolor{preprocessor}{\#define\ AT91C\_SPI0\_RNPR\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFE0110\ )\ }\textcolor{comment}{/*\ (PDC\_SPI0)\ Receive\ Next\ Pointer\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02073}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a05128afe2bbe7513ef3ccd367c486a9f}{02073}}\ \textcolor{preprocessor}{\#define\ AT91C\_SPI0\_RPR\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFE0100\ )\ }\textcolor{comment}{/*\ (PDC\_SPI0)\ Receive\ Pointer\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02074}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aa9b3243651c75e0d32497c4585749a15}{02074}}\ \textcolor{preprocessor}{\#define\ AT91C\_SPI0\_TNCR\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFE011C\ )\ }\textcolor{comment}{/*\ (PDC\_SPI0)\ Transmit\ Next\ Counter\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02075}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ab9146298dcc075277c807413dc180301}{02075}}\ \textcolor{preprocessor}{\#define\ AT91C\_SPI0\_RNCR\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFE0114\ )\ }\textcolor{comment}{/*\ (PDC\_SPI0)\ Receive\ Next\ Counter\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02076}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a44a27b07eb24d074b6dae493913b3c9c}{02076}}\ \textcolor{preprocessor}{\#define\ AT91C\_SPI0\_TNPR\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFE0118\ )\ }\textcolor{comment}{/*\ (PDC\_SPI0)\ Transmit\ Next\ Pointer\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02077}02077\ \textcolor{comment}{/*\ ==========\ Register\ definition\ for\ SPI0\ peripheral\ ==========\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02078}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aadc516894c76b80ac3e523cbd38da15a}{02078}}\ \textcolor{preprocessor}{\#define\ AT91C\_SPI0\_IER\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFE0014\ )\ }\textcolor{comment}{/*\ (SPI0)\ Interrupt\ Enable\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02079}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ab855295715655f9586ee0464e78e1b95}{02079}}\ \textcolor{preprocessor}{\#define\ AT91C\_SPI0\_SR\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFE0010\ )\ }\textcolor{comment}{/*\ (SPI0)\ Status\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02080}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_afcb2a34777dde59debdcdad9ca6f1506}{02080}}\ \textcolor{preprocessor}{\#define\ AT91C\_SPI0\_IDR\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFE0018\ )\ }\textcolor{comment}{/*\ (SPI0)\ Interrupt\ Disable\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02081}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a9d2d5a236ed6a7dbe5a9cef55667755e}{02081}}\ \textcolor{preprocessor}{\#define\ AT91C\_SPI0\_CR\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFE0000\ )\ }\textcolor{comment}{/*\ (SPI0)\ Control\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02082}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a0668ba855a666b19651ac6a8043dafcb}{02082}}\ \textcolor{preprocessor}{\#define\ AT91C\_SPI0\_MR\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFE0004\ )\ }\textcolor{comment}{/*\ (SPI0)\ Mode\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02083}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_af33e46647c8c86307fa7d747956f3f8d}{02083}}\ \textcolor{preprocessor}{\#define\ AT91C\_SPI0\_IMR\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFE001C\ )\ }\textcolor{comment}{/*\ (SPI0)\ Interrupt\ Mask\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02084}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a5a635376c74ccc2eb816c51a9d1357d0}{02084}}\ \textcolor{preprocessor}{\#define\ AT91C\_SPI0\_TDR\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFE000C\ )\ }\textcolor{comment}{/*\ (SPI0)\ Transmit\ Data\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02085}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a03487d0ff861ff0d23fba7e724ea1582}{02085}}\ \textcolor{preprocessor}{\#define\ AT91C\_SPI0\_RDR\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFE0008\ )\ }\textcolor{comment}{/*\ (SPI0)\ Receive\ Data\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02086}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a82dfdd3a4e4e8407b612214a5b4b494e}{02086}}\ \textcolor{preprocessor}{\#define\ AT91C\_SPI0\_CSR\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFE0030\ )\ }\textcolor{comment}{/*\ (SPI0)\ Chip\ Select\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02087}02087\ \textcolor{comment}{/*\ ==========\ Register\ definition\ for\ PDC\_US1\ peripheral\ ==========\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02088}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_af48f2dff20474c8c9a223beab727ca7a}{02088}}\ \textcolor{preprocessor}{\#define\ AT91C\_US1\_RNCR\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFC4114\ )\ }\textcolor{comment}{/*\ (PDC\_US1)\ Receive\ Next\ Counter\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02089}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a0321db964bde1db2f00018ab0767b893}{02089}}\ \textcolor{preprocessor}{\#define\ AT91C\_US1\_PTCR\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFC4120\ )\ }\textcolor{comment}{/*\ (PDC\_US1)\ PDC\ Transfer\ Control\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02090}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a5ac408528d521e4e4b8c813855ad908b}{02090}}\ \textcolor{preprocessor}{\#define\ AT91C\_US1\_TCR\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFC410C\ )\ }\textcolor{comment}{/*\ (PDC\_US1)\ Transmit\ Counter\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02091}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ac8bcc58a8a75d09ee4bc0e8914be6af1}{02091}}\ \textcolor{preprocessor}{\#define\ AT91C\_US1\_PTSR\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFC4124\ )\ }\textcolor{comment}{/*\ (PDC\_US1)\ PDC\ Transfer\ Status\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02092}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a015371076e034d328e679f3fa6b8bb94}{02092}}\ \textcolor{preprocessor}{\#define\ AT91C\_US1\_TNPR\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFC4118\ )\ }\textcolor{comment}{/*\ (PDC\_US1)\ Transmit\ Next\ Pointer\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02093}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ae7bc9a61b4311410067210fe5be6cf4e}{02093}}\ \textcolor{preprocessor}{\#define\ AT91C\_US1\_RCR\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFC4104\ )\ }\textcolor{comment}{/*\ (PDC\_US1)\ Receive\ Counter\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02094}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a7ae00f6533a59997f3410cff4baa34f3}{02094}}\ \textcolor{preprocessor}{\#define\ AT91C\_US1\_RNPR\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFC4110\ )\ }\textcolor{comment}{/*\ (PDC\_US1)\ Receive\ Next\ Pointer\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02095}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aa310bed7d45bfe16684c8bf25f3efee7}{02095}}\ \textcolor{preprocessor}{\#define\ AT91C\_US1\_RPR\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFC4100\ )\ }\textcolor{comment}{/*\ (PDC\_US1)\ Receive\ Pointer\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02096}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a1917b9252da7a7ba72f3ba9c4a31621d}{02096}}\ \textcolor{preprocessor}{\#define\ AT91C\_US1\_TNCR\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFC411C\ )\ }\textcolor{comment}{/*\ (PDC\_US1)\ Transmit\ Next\ Counter\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02097}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aa39b07d921ad67044b6bd587a5bb5e4d}{02097}}\ \textcolor{preprocessor}{\#define\ AT91C\_US1\_TPR\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFC4108\ )\ }\textcolor{comment}{/*\ (PDC\_US1)\ Transmit\ Pointer\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02098}02098\ \textcolor{comment}{/*\ ==========\ Register\ definition\ for\ US1\ peripheral\ ==========\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02099}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ae1d05b2c8d6badfca979db9a8802be8e}{02099}}\ \textcolor{preprocessor}{\#define\ AT91C\_US1\_IF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFC404C\ )\ }\textcolor{comment}{/*\ (US1)\ IRDA\_FILTER\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02100}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a19c4762d433ac3a9ad23ed80fd8984f3}{02100}}\ \textcolor{preprocessor}{\#define\ AT91C\_US1\_NER\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFC4044\ )\ }\textcolor{comment}{/*\ (US1)\ Nb\ Errors\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02101}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a3580e23d8e44cce7286834378b9bebf9}{02101}}\ \textcolor{preprocessor}{\#define\ AT91C\_US1\_RTOR\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFC4024\ )\ }\textcolor{comment}{/*\ (US1)\ Receiver\ Time-\/out\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02102}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a1f2daa04e941f4f6dab81453467dfa9f}{02102}}\ \textcolor{preprocessor}{\#define\ AT91C\_US1\_CSR\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFC4014\ )\ }\textcolor{comment}{/*\ (US1)\ Channel\ Status\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02103}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ad6013f9d9db0531caae86476c7c535f2}{02103}}\ \textcolor{preprocessor}{\#define\ AT91C\_US1\_IDR\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFC400C\ )\ }\textcolor{comment}{/*\ (US1)\ Interrupt\ Disable\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02104}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a217b096eb2058c2233fdd0863005a100}{02104}}\ \textcolor{preprocessor}{\#define\ AT91C\_US1\_IER\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFC4008\ )\ }\textcolor{comment}{/*\ (US1)\ Interrupt\ Enable\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02105}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a8c656e638af7231ef0e8a7eb91606e51}{02105}}\ \textcolor{preprocessor}{\#define\ AT91C\_US1\_THR\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFC401C\ )\ }\textcolor{comment}{/*\ (US1)\ Transmitter\ Holding\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02106}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ac2a9703d1ccbfbf02efcbb24c780a78b}{02106}}\ \textcolor{preprocessor}{\#define\ AT91C\_US1\_TTGR\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFC4028\ )\ }\textcolor{comment}{/*\ (US1)\ Transmitter\ Time-\/guard\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02107}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aa6cfe7f0e690577826727939c28f61c7}{02107}}\ \textcolor{preprocessor}{\#define\ AT91C\_US1\_RHR\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFC4018\ )\ }\textcolor{comment}{/*\ (US1)\ Receiver\ Holding\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02108}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ae1b540599d25fd3e08e7796a4abad209}{02108}}\ \textcolor{preprocessor}{\#define\ AT91C\_US1\_BRGR\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFC4020\ )\ }\textcolor{comment}{/*\ (US1)\ Baud\ Rate\ Generator\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02109}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a015e3681835f62cb310135951a0b3b34}{02109}}\ \textcolor{preprocessor}{\#define\ AT91C\_US1\_IMR\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFC4010\ )\ }\textcolor{comment}{/*\ (US1)\ Interrupt\ Mask\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02110}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a474dacf039451dbc1dd95647bf180710}{02110}}\ \textcolor{preprocessor}{\#define\ AT91C\_US1\_FIDI\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFC4040\ )\ }\textcolor{comment}{/*\ (US1)\ FI\_DI\_Ratio\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02111}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a0ba13116cdbdc38c28a7947cb6e07208}{02111}}\ \textcolor{preprocessor}{\#define\ AT91C\_US1\_CR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFC4000\ )\ }\textcolor{comment}{/*\ (US1)\ Control\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02112}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ac540adfcc59587e54b9e92d889019bb3}{02112}}\ \textcolor{preprocessor}{\#define\ AT91C\_US1\_MR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFC4004\ )\ }\textcolor{comment}{/*\ (US1)\ Mode\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02113}02113\ \textcolor{comment}{/*\ ==========\ Register\ definition\ for\ PDC\_US0\ peripheral\ ==========\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02114}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a1dff1393bfe24b37d2ffbbc026c18d5e}{02114}}\ \textcolor{preprocessor}{\#define\ AT91C\_US0\_TNPR\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFC0118\ )\ }\textcolor{comment}{/*\ (PDC\_US0)\ Transmit\ Next\ Pointer\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02115}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ad4379d54617a5f94d3f21a07320bbd3a}{02115}}\ \textcolor{preprocessor}{\#define\ AT91C\_US0\_RNPR\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFC0110\ )\ }\textcolor{comment}{/*\ (PDC\_US0)\ Receive\ Next\ Pointer\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02116}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a7c094c55fdb12ebd74ff16ee05837ee8}{02116}}\ \textcolor{preprocessor}{\#define\ AT91C\_US0\_TCR\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFC010C\ )\ }\textcolor{comment}{/*\ (PDC\_US0)\ Transmit\ Counter\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02117}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_adf3341465bd017c325b8202870f51a87}{02117}}\ \textcolor{preprocessor}{\#define\ AT91C\_US0\_PTCR\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFC0120\ )\ }\textcolor{comment}{/*\ (PDC\_US0)\ PDC\ Transfer\ Control\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02118}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_acd8b3f85323b001581da09ac44b51ba0}{02118}}\ \textcolor{preprocessor}{\#define\ AT91C\_US0\_PTSR\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFC0124\ )\ }\textcolor{comment}{/*\ (PDC\_US0)\ PDC\ Transfer\ Status\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02119}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a3dfa7d709c1cdd2118badd3d86dbef05}{02119}}\ \textcolor{preprocessor}{\#define\ AT91C\_US0\_TNCR\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFC011C\ )\ }\textcolor{comment}{/*\ (PDC\_US0)\ Transmit\ Next\ Counter\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02120}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a53cfafd838c21b78b9da1d82f664729a}{02120}}\ \textcolor{preprocessor}{\#define\ AT91C\_US0\_TPR\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFC0108\ )\ }\textcolor{comment}{/*\ (PDC\_US0)\ Transmit\ Pointer\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02121}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_afb42edcfe4420c1741c67a6fcc1c7940}{02121}}\ \textcolor{preprocessor}{\#define\ AT91C\_US0\_RCR\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFC0104\ )\ }\textcolor{comment}{/*\ (PDC\_US0)\ Receive\ Counter\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02122}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a8d76d048d064cb8b1bda38d6b9225e8b}{02122}}\ \textcolor{preprocessor}{\#define\ AT91C\_US0\_RPR\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFC0100\ )\ }\textcolor{comment}{/*\ (PDC\_US0)\ Receive\ Pointer\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02123}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a299bd61c801130a2bd54a9759ceed79a}{02123}}\ \textcolor{preprocessor}{\#define\ AT91C\_US0\_RNCR\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFC0114\ )\ }\textcolor{comment}{/*\ (PDC\_US0)\ Receive\ Next\ Counter\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02124}02124\ \textcolor{comment}{/*\ ==========\ Register\ definition\ for\ US0\ peripheral\ ==========\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02125}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a26bb61f30f66cf9e74945c0fe6c8081d}{02125}}\ \textcolor{preprocessor}{\#define\ AT91C\_US0\_BRGR\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFC0020\ )\ }\textcolor{comment}{/*\ (US0)\ Baud\ Rate\ Generator\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02126}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a0a64d545337665b0f1391160faaaced6}{02126}}\ \textcolor{preprocessor}{\#define\ AT91C\_US0\_NER\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFC0044\ )\ }\textcolor{comment}{/*\ (US0)\ Nb\ Errors\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02127}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aeec6376a574c77da0d274a1fcbfa3326}{02127}}\ \textcolor{preprocessor}{\#define\ AT91C\_US0\_CR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFC0000\ )\ }\textcolor{comment}{/*\ (US0)\ Control\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02128}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ab60291422f5f68fd0a3fb2cb0ada51ee}{02128}}\ \textcolor{preprocessor}{\#define\ AT91C\_US0\_IMR\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFC0010\ )\ }\textcolor{comment}{/*\ (US0)\ Interrupt\ Mask\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02129}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a76e6e7e7a078af79d274422696176a91}{02129}}\ \textcolor{preprocessor}{\#define\ AT91C\_US0\_FIDI\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFC0040\ )\ }\textcolor{comment}{/*\ (US0)\ FI\_DI\_Ratio\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02130}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_adb0859b2f4e268443144c8a12372740b}{02130}}\ \textcolor{preprocessor}{\#define\ AT91C\_US0\_TTGR\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFC0028\ )\ }\textcolor{comment}{/*\ (US0)\ Transmitter\ Time-\/guard\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02131}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a6adc45bea5fc4a45ea9ba09cf6072683}{02131}}\ \textcolor{preprocessor}{\#define\ AT91C\_US0\_MR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFC0004\ )\ }\textcolor{comment}{/*\ (US0)\ Mode\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02132}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a8f5751a6d87eb133bad4228b999269ea}{02132}}\ \textcolor{preprocessor}{\#define\ AT91C\_US0\_RTOR\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFC0024\ )\ }\textcolor{comment}{/*\ (US0)\ Receiver\ Time-\/out\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02133}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_adf9eee205e881a7a9820a7448f65be88}{02133}}\ \textcolor{preprocessor}{\#define\ AT91C\_US0\_CSR\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFC0014\ )\ }\textcolor{comment}{/*\ (US0)\ Channel\ Status\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02134}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a56934e1cafe3743d3953503124783e23}{02134}}\ \textcolor{preprocessor}{\#define\ AT91C\_US0\_RHR\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFC0018\ )\ }\textcolor{comment}{/*\ (US0)\ Receiver\ Holding\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02135}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a8fd2674d21225f8229f75558597722f4}{02135}}\ \textcolor{preprocessor}{\#define\ AT91C\_US0\_IDR\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFC000C\ )\ }\textcolor{comment}{/*\ (US0)\ Interrupt\ Disable\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02136}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a0e435f536bb1948c1e97ca5e3b6133e0}{02136}}\ \textcolor{preprocessor}{\#define\ AT91C\_US0\_THR\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFC001C\ )\ }\textcolor{comment}{/*\ (US0)\ Transmitter\ Holding\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02137}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aafeaab3c273a4901d0c1ce6e27290623}{02137}}\ \textcolor{preprocessor}{\#define\ AT91C\_US0\_IF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFC004C\ )\ }\textcolor{comment}{/*\ (US0)\ IRDA\_FILTER\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02138}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ad9e151567643bac9188d546ec8c83ad9}{02138}}\ \textcolor{preprocessor}{\#define\ AT91C\_US0\_IER\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFC0008\ )\ }\textcolor{comment}{/*\ (US0)\ Interrupt\ Enable\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02139}02139\ \textcolor{comment}{/*\ ==========\ Register\ definition\ for\ PDC\_SSC\ peripheral\ ==========\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02140}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a53a7501045baecf8bd01c013dbe4c104}{02140}}\ \textcolor{preprocessor}{\#define\ AT91C\_SSC\_TNCR\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFD411C\ )\ }\textcolor{comment}{/*\ (PDC\_SSC)\ Transmit\ Next\ Counter\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02141}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a10a6157b682e8d9170a7bd9b6b4288d3}{02141}}\ \textcolor{preprocessor}{\#define\ AT91C\_SSC\_RPR\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFD4100\ )\ }\textcolor{comment}{/*\ (PDC\_SSC)\ Receive\ Pointer\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02142}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a44508da72adc9ed12b256afe132dbc17}{02142}}\ \textcolor{preprocessor}{\#define\ AT91C\_SSC\_RNCR\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFD4114\ )\ }\textcolor{comment}{/*\ (PDC\_SSC)\ Receive\ Next\ Counter\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02143}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a191a1106602f2d19c81e78c28cc8d588}{02143}}\ \textcolor{preprocessor}{\#define\ AT91C\_SSC\_TPR\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFD4108\ )\ }\textcolor{comment}{/*\ (PDC\_SSC)\ Transmit\ Pointer\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02144}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aa5f6f7b779df4fc5f6289e6209187608}{02144}}\ \textcolor{preprocessor}{\#define\ AT91C\_SSC\_PTCR\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFD4120\ )\ }\textcolor{comment}{/*\ (PDC\_SSC)\ PDC\ Transfer\ Control\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02145}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a287e7b0b1d4ffecd1d8c407481606f98}{02145}}\ \textcolor{preprocessor}{\#define\ AT91C\_SSC\_TCR\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFD410C\ )\ }\textcolor{comment}{/*\ (PDC\_SSC)\ Transmit\ Counter\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02146}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a71cf421c0ff89108292103d07f9eebde}{02146}}\ \textcolor{preprocessor}{\#define\ AT91C\_SSC\_RCR\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFD4104\ )\ }\textcolor{comment}{/*\ (PDC\_SSC)\ Receive\ Counter\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02147}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a853daa41885819130b99a0e2214615ab}{02147}}\ \textcolor{preprocessor}{\#define\ AT91C\_SSC\_RNPR\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFD4110\ )\ }\textcolor{comment}{/*\ (PDC\_SSC)\ Receive\ Next\ Pointer\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02148}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aacda54a58a6d6706619c1d6088877fe1}{02148}}\ \textcolor{preprocessor}{\#define\ AT91C\_SSC\_TNPR\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFD4118\ )\ }\textcolor{comment}{/*\ (PDC\_SSC)\ Transmit\ Next\ Pointer\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02149}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a3ba2486c2064b7dd2b3506e37b19972d}{02149}}\ \textcolor{preprocessor}{\#define\ AT91C\_SSC\_PTSR\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFD4124\ )\ }\textcolor{comment}{/*\ (PDC\_SSC)\ PDC\ Transfer\ Status\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02150}02150\ \textcolor{comment}{/*\ ==========\ Register\ definition\ for\ SSC\ peripheral\ ==========\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02151}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a89baf0bfdb0f0cda250d7caf61eee506}{02151}}\ \textcolor{preprocessor}{\#define\ AT91C\_SSC\_RHR\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFD4020\ )\ }\textcolor{comment}{/*\ (SSC)\ Receive\ Holding\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02152}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aa5c99a0a45b091b298df7b19aead869b}{02152}}\ \textcolor{preprocessor}{\#define\ AT91C\_SSC\_RSHR\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFD4030\ )\ }\textcolor{comment}{/*\ (SSC)\ Receive\ Sync\ Holding\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02153}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a604bc5ab5abb66756a3907e2fb829386}{02153}}\ \textcolor{preprocessor}{\#define\ AT91C\_SSC\_TFMR\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFD401C\ )\ }\textcolor{comment}{/*\ (SSC)\ Transmit\ Frame\ Mode\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02154}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a3e22415070eb929134f1e8136d65e2b3}{02154}}\ \textcolor{preprocessor}{\#define\ AT91C\_SSC\_IDR\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFD4048\ )\ }\textcolor{comment}{/*\ (SSC)\ Interrupt\ Disable\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02155}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a4124d482012bea78bc1653ade8742848}{02155}}\ \textcolor{preprocessor}{\#define\ AT91C\_SSC\_THR\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFD4024\ )\ }\textcolor{comment}{/*\ (SSC)\ Transmit\ Holding\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02156}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ad4f7d43082ad7dee0c1af567fdd19dbf}{02156}}\ \textcolor{preprocessor}{\#define\ AT91C\_SSC\_RCMR\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFD4010\ )\ }\textcolor{comment}{/*\ (SSC)\ Receive\ Clock\ ModeRegister\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02157}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a0c71849c66d910b2327e91ec53be2d5f}{02157}}\ \textcolor{preprocessor}{\#define\ AT91C\_SSC\_IER\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFD4044\ )\ }\textcolor{comment}{/*\ (SSC)\ Interrupt\ Enable\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02158}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ade6190d9f20f8c615c1eeee3a69333a8}{02158}}\ \textcolor{preprocessor}{\#define\ AT91C\_SSC\_TSHR\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFD4034\ )\ }\textcolor{comment}{/*\ (SSC)\ Transmit\ Sync\ Holding\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02159}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a4cccd19cfbd79fa795a21c2d3c4aefaa}{02159}}\ \textcolor{preprocessor}{\#define\ AT91C\_SSC\_SR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFD4040\ )\ }\textcolor{comment}{/*\ (SSC)\ Status\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02160}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ae95efd136a149d3364e1c0407514f4fc}{02160}}\ \textcolor{preprocessor}{\#define\ AT91C\_SSC\_CMR\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFD4004\ )\ }\textcolor{comment}{/*\ (SSC)\ Clock\ Mode\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02161}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a36a9a8eb55f9f87b90d335d2281a2417}{02161}}\ \textcolor{preprocessor}{\#define\ AT91C\_SSC\_TCMR\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFD4018\ )\ }\textcolor{comment}{/*\ (SSC)\ Transmit\ Clock\ Mode\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02162}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a263bd24754999d5ecd4a2394ebe9454a}{02162}}\ \textcolor{preprocessor}{\#define\ AT91C\_SSC\_CR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFD4000\ )\ }\textcolor{comment}{/*\ (SSC)\ Control\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02163}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a6cef16080bfc99d378574efe37d4b842}{02163}}\ \textcolor{preprocessor}{\#define\ AT91C\_SSC\_IMR\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFD404C\ )\ }\textcolor{comment}{/*\ (SSC)\ Interrupt\ Mask\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02164}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_adb294d06149c386bd8c826ca841f729b}{02164}}\ \textcolor{preprocessor}{\#define\ AT91C\_SSC\_RFMR\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFD4014\ )\ }\textcolor{comment}{/*\ (SSC)\ Receive\ Frame\ Mode\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02165}02165\ \textcolor{comment}{/*\ ==========\ Register\ definition\ for\ TWI\ peripheral\ ==========\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02166}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_adfb146945a6be80740b8b6ffaf553de5}{02166}}\ \textcolor{preprocessor}{\#define\ AT91C\_TWI\_IER\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFB8024\ )\ }\textcolor{comment}{/*\ (TWI)\ Interrupt\ Enable\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02167}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ab70866fe6980485abdc71436c4c666e3}{02167}}\ \textcolor{preprocessor}{\#define\ AT91C\_TWI\_CR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFB8000\ )\ }\textcolor{comment}{/*\ (TWI)\ Control\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02168}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a35551b8aa5276e34c0c2db4fb32bbc38}{02168}}\ \textcolor{preprocessor}{\#define\ AT91C\_TWI\_SR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFB8020\ )\ }\textcolor{comment}{/*\ (TWI)\ Status\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02169}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a8064786a95cc468d45e9f7037d6ad7c0}{02169}}\ \textcolor{preprocessor}{\#define\ AT91C\_TWI\_IMR\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFB802C\ )\ }\textcolor{comment}{/*\ (TWI)\ Interrupt\ Mask\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02170}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a552888d871fec466c05478ee2042b2ec}{02170}}\ \textcolor{preprocessor}{\#define\ AT91C\_TWI\_THR\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFB8034\ )\ }\textcolor{comment}{/*\ (TWI)\ Transmit\ Holding\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02171}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aa6bbe1d04237ac95769ee7165ceb2e88}{02171}}\ \textcolor{preprocessor}{\#define\ AT91C\_TWI\_IDR\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFB8028\ )\ }\textcolor{comment}{/*\ (TWI)\ Interrupt\ Disable\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02172}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a3602dbdfaf7fe8915c8da17025bcce49}{02172}}\ \textcolor{preprocessor}{\#define\ AT91C\_TWI\_IADR\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFB800C\ )\ }\textcolor{comment}{/*\ (TWI)\ Internal\ Address\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02173}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ab5fb1fb425f6ef83633501ea421a7973}{02173}}\ \textcolor{preprocessor}{\#define\ AT91C\_TWI\_MMR\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFB8004\ )\ }\textcolor{comment}{/*\ (TWI)\ Master\ Mode\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02174}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_af7b5a89edfd261b24b258e2730938593}{02174}}\ \textcolor{preprocessor}{\#define\ AT91C\_TWI\_CWGR\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFB8010\ )\ }\textcolor{comment}{/*\ (TWI)\ Clock\ Waveform\ Generator\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02175}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aad7ee683b465e9e8ff024444b87ffb09}{02175}}\ \textcolor{preprocessor}{\#define\ AT91C\_TWI\_RHR\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFB8030\ )\ }\textcolor{comment}{/*\ (TWI)\ Receive\ Holding\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02176}02176\ \textcolor{comment}{/*\ ==========\ Register\ definition\ for\ PWMC\_CH3\ peripheral\ ==========\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02177}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a915acc240487778b99f3e303e95b0935}{02177}}\ \textcolor{preprocessor}{\#define\ AT91C\_PWMC\_CH3\_CUPDR\ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFCC270\ )\ }\textcolor{comment}{/*\ (PWMC\_CH3)\ Channel\ Update\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02178}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a15112cd084e065033413c5f6785ee541}{02178}}\ \textcolor{preprocessor}{\#define\ AT91C\_PWMC\_CH3\_Reserved\ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFCC274\ )\ }\textcolor{comment}{/*\ (PWMC\_CH3)\ Reserved\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02179}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a7778deca77864dd09acddb9162e167a8}{02179}}\ \textcolor{preprocessor}{\#define\ AT91C\_PWMC\_CH3\_CPRDR\ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFCC268\ )\ }\textcolor{comment}{/*\ (PWMC\_CH3)\ Channel\ Period\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02180}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a8dfa995191cce3441d3b7f3297456191}{02180}}\ \textcolor{preprocessor}{\#define\ AT91C\_PWMC\_CH3\_CDTYR\ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFCC264\ )\ }\textcolor{comment}{/*\ (PWMC\_CH3)\ Channel\ Duty\ Cycle\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02181}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a124fc7b03f5d2a89bef9af3b0c5fa3d8}{02181}}\ \textcolor{preprocessor}{\#define\ AT91C\_PWMC\_CH3\_CCNTR\ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFCC26C\ )\ }\textcolor{comment}{/*\ (PWMC\_CH3)\ Channel\ Counter\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02182}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a431c9fa2f5860f1961f9e606ac9e74a7}{02182}}\ \textcolor{preprocessor}{\#define\ AT91C\_PWMC\_CH3\_CMR\ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFCC260\ )\ }\textcolor{comment}{/*\ (PWMC\_CH3)\ Channel\ Mode\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02183}02183\ \textcolor{comment}{/*\ ==========\ Register\ definition\ for\ PWMC\_CH2\ peripheral\ ==========\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02184}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ad06043e1478867fefe7b1e845abce62b}{02184}}\ \textcolor{preprocessor}{\#define\ AT91C\_PWMC\_CH2\_Reserved\ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFCC254\ )\ }\textcolor{comment}{/*\ (PWMC\_CH2)\ Reserved\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02185}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a32347890c4851b3406ce936398e39432}{02185}}\ \textcolor{preprocessor}{\#define\ AT91C\_PWMC\_CH2\_CMR\ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFCC240\ )\ }\textcolor{comment}{/*\ (PWMC\_CH2)\ Channel\ Mode\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02186}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a209cc49c7a258c24ee6a9a0d479aa8ac}{02186}}\ \textcolor{preprocessor}{\#define\ AT91C\_PWMC\_CH2\_CCNTR\ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFCC24C\ )\ }\textcolor{comment}{/*\ (PWMC\_CH2)\ Channel\ Counter\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02187}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a7fadf4844d900392e5ed49050542c6b8}{02187}}\ \textcolor{preprocessor}{\#define\ AT91C\_PWMC\_CH2\_CPRDR\ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFCC248\ )\ }\textcolor{comment}{/*\ (PWMC\_CH2)\ Channel\ Period\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02188}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ababcd11fb7412ba08cbb402f2e52de25}{02188}}\ \textcolor{preprocessor}{\#define\ AT91C\_PWMC\_CH2\_CUPDR\ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFCC250\ )\ }\textcolor{comment}{/*\ (PWMC\_CH2)\ Channel\ Update\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02189}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a92c3c03a51e3e7f79f6ee18fc8bcf76f}{02189}}\ \textcolor{preprocessor}{\#define\ AT91C\_PWMC\_CH2\_CDTYR\ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFCC244\ )\ }\textcolor{comment}{/*\ (PWMC\_CH2)\ Channel\ Duty\ Cycle\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02190}02190\ \textcolor{comment}{/*\ ==========\ Register\ definition\ for\ PWMC\_CH1\ peripheral\ ==========\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02191}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_adb0fb5fe2ce827523d1c1007fb85e443}{02191}}\ \textcolor{preprocessor}{\#define\ AT91C\_PWMC\_CH1\_Reserved\ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFCC234\ )\ }\textcolor{comment}{/*\ (PWMC\_CH1)\ Reserved\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02192}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a7a826ed8802943535fa7c4b326f146a0}{02192}}\ \textcolor{preprocessor}{\#define\ AT91C\_PWMC\_CH1\_CUPDR\ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFCC230\ )\ }\textcolor{comment}{/*\ (PWMC\_CH1)\ Channel\ Update\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02193}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aff63953e62e0fc883f37c6228c3c60f8}{02193}}\ \textcolor{preprocessor}{\#define\ AT91C\_PWMC\_CH1\_CPRDR\ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFCC228\ )\ }\textcolor{comment}{/*\ (PWMC\_CH1)\ Channel\ Period\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02194}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a785a86474dd34cda12cac953d4f728a8}{02194}}\ \textcolor{preprocessor}{\#define\ AT91C\_PWMC\_CH1\_CCNTR\ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFCC22C\ )\ }\textcolor{comment}{/*\ (PWMC\_CH1)\ Channel\ Counter\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02195}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a856d2141138eb7946859750ef7d8ab6c}{02195}}\ \textcolor{preprocessor}{\#define\ AT91C\_PWMC\_CH1\_CDTYR\ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFCC224\ )\ }\textcolor{comment}{/*\ (PWMC\_CH1)\ Channel\ Duty\ Cycle\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02196}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a9bb93db0c57925fa32d2a2e214a5e1b6}{02196}}\ \textcolor{preprocessor}{\#define\ AT91C\_PWMC\_CH1\_CMR\ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFCC220\ )\ }\textcolor{comment}{/*\ (PWMC\_CH1)\ Channel\ Mode\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02197}02197\ \textcolor{comment}{/*\ ==========\ Register\ definition\ for\ PWMC\_CH0\ peripheral\ ==========\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02198}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a14caa17444f312f3cd3e264381822a27}{02198}}\ \textcolor{preprocessor}{\#define\ AT91C\_PWMC\_CH0\_Reserved\ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFCC214\ )\ }\textcolor{comment}{/*\ (PWMC\_CH0)\ Reserved\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02199}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aaffd46275f079b2bc5568bbe87c676ff}{02199}}\ \textcolor{preprocessor}{\#define\ AT91C\_PWMC\_CH0\_CPRDR\ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFCC208\ )\ }\textcolor{comment}{/*\ (PWMC\_CH0)\ Channel\ Period\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02200}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ace3bf9bfb3d4eb9c97a43161be908867}{02200}}\ \textcolor{preprocessor}{\#define\ AT91C\_PWMC\_CH0\_CDTYR\ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFCC204\ )\ }\textcolor{comment}{/*\ (PWMC\_CH0)\ Channel\ Duty\ Cycle\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02201}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a553675e94a17042b594cc5b6421ed123}{02201}}\ \textcolor{preprocessor}{\#define\ AT91C\_PWMC\_CH0\_CMR\ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFCC200\ )\ }\textcolor{comment}{/*\ (PWMC\_CH0)\ Channel\ Mode\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02202}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a9a372aa7bc8694c8316aa79402caaa46}{02202}}\ \textcolor{preprocessor}{\#define\ AT91C\_PWMC\_CH0\_CUPDR\ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFCC210\ )\ }\textcolor{comment}{/*\ (PWMC\_CH0)\ Channel\ Update\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02203}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a12a3982752e349fccc0ce61caa58c2ee}{02203}}\ \textcolor{preprocessor}{\#define\ AT91C\_PWMC\_CH0\_CCNTR\ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFCC20C\ )\ }\textcolor{comment}{/*\ (PWMC\_CH0)\ Channel\ Counter\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02204}02204\ \textcolor{comment}{/*\ ==========\ Register\ definition\ for\ PWMC\ peripheral\ ==========\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02205}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_abae5ad1dbcedf38d254c63f0cbf33dfc}{02205}}\ \textcolor{preprocessor}{\#define\ AT91C\_PWMC\_IDR\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFCC014\ )\ }\textcolor{comment}{/*\ (PWMC)\ PWMC\ Interrupt\ Disable\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02206}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a46b3482eea9839c7c0cb5b46981c25ee}{02206}}\ \textcolor{preprocessor}{\#define\ AT91C\_PWMC\_DIS\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFCC008\ )\ }\textcolor{comment}{/*\ (PWMC)\ PWMC\ Disable\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02207}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a5748102c4fa746762dabc4b81b1d2028}{02207}}\ \textcolor{preprocessor}{\#define\ AT91C\_PWMC\_IER\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFCC010\ )\ }\textcolor{comment}{/*\ (PWMC)\ PWMC\ Interrupt\ Enable\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02208}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a4deef43514fe6c052050cb67979421c7}{02208}}\ \textcolor{preprocessor}{\#define\ AT91C\_PWMC\_VR\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFCC0FC\ )\ }\textcolor{comment}{/*\ (PWMC)\ PWMC\ Version\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02209}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a501d561efa98cdc2d1e92d45995baabf}{02209}}\ \textcolor{preprocessor}{\#define\ AT91C\_PWMC\_ISR\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFCC01C\ )\ }\textcolor{comment}{/*\ (PWMC)\ PWMC\ Interrupt\ Status\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02210}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_afc443b3aad4ece9b474689b297d1fe6d}{02210}}\ \textcolor{preprocessor}{\#define\ AT91C\_PWMC\_SR\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFCC00C\ )\ }\textcolor{comment}{/*\ (PWMC)\ PWMC\ Status\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02211}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_af52294ff74025db434e4cd82eb504863}{02211}}\ \textcolor{preprocessor}{\#define\ AT91C\_PWMC\_IMR\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFCC018\ )\ }\textcolor{comment}{/*\ (PWMC)\ PWMC\ Interrupt\ Mask\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02212}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a1677fa23df0aebce419d3ed6f916cd55}{02212}}\ \textcolor{preprocessor}{\#define\ AT91C\_PWMC\_MR\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFCC000\ )\ }\textcolor{comment}{/*\ (PWMC)\ PWMC\ Mode\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02213}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a349c6cdf8efd599be9aad642d5947897}{02213}}\ \textcolor{preprocessor}{\#define\ AT91C\_PWMC\_ENA\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFCC004\ )\ }\textcolor{comment}{/*\ (PWMC)\ PWMC\ Enable\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02214}02214\ \textcolor{comment}{/*\ ==========\ Register\ definition\ for\ UDP\ peripheral\ ==========\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02215}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_abb0413f682922a58ea1e83fe006b0439}{02215}}\ \textcolor{preprocessor}{\#define\ AT91C\_UDP\_IMR\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFB0018\ )\ }\textcolor{comment}{/*\ (UDP)\ Interrupt\ Mask\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02216}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a1bb6a6bdaff5f26292c04974054a4a55}{02216}}\ \textcolor{preprocessor}{\#define\ AT91C\_UDP\_FADDR\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFB0008\ )\ }\textcolor{comment}{/*\ (UDP)\ Function\ Address\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02217}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a825cf8db29e1346a4655ba9e4042073c}{02217}}\ \textcolor{preprocessor}{\#define\ AT91C\_UDP\_NUM\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFB0000\ )\ }\textcolor{comment}{/*\ (UDP)\ Frame\ Number\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02218}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a6a7f64596e71787c3efefff101b5e4e9}{02218}}\ \textcolor{preprocessor}{\#define\ AT91C\_UDP\_FDR\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFB0050\ )\ }\textcolor{comment}{/*\ (UDP)\ Endpoint\ FIFO\ Data\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02219}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a823df82602fcb595b04c9a5235f7bd68}{02219}}\ \textcolor{preprocessor}{\#define\ AT91C\_UDP\_ISR\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFB001C\ )\ }\textcolor{comment}{/*\ (UDP)\ Interrupt\ Status\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02220}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_af73c7ae5c085b4fa6b20700ccb0bf189}{02220}}\ \textcolor{preprocessor}{\#define\ AT91C\_UDP\_CSR\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFB0030\ )\ }\textcolor{comment}{/*\ (UDP)\ Endpoint\ Control\ and\ Status\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02221}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_abaaf8614402eded1295065e638ef4905}{02221}}\ \textcolor{preprocessor}{\#define\ AT91C\_UDP\_IDR\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFB0014\ )\ }\textcolor{comment}{/*\ (UDP)\ Interrupt\ Disable\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02222}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a0cd67205ffcc66f514740b7cacc95c4f}{02222}}\ \textcolor{preprocessor}{\#define\ AT91C\_UDP\_ICR\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFB0020\ )\ }\textcolor{comment}{/*\ (UDP)\ Interrupt\ Clear\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02223}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a19e8a3d4c6e02916b80873505969f35e}{02223}}\ \textcolor{preprocessor}{\#define\ AT91C\_UDP\_RSTEP\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFB0028\ )\ }\textcolor{comment}{/*\ (UDP)\ Reset\ Endpoint\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02224}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a45e8217bcf08f51bb492afbca3799fda}{02224}}\ \textcolor{preprocessor}{\#define\ AT91C\_UDP\_TXVC\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFB0074\ )\ }\textcolor{comment}{/*\ (UDP)\ Transceiver\ Control\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02225}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a2d8e3c6d1d17dc2b6dfc2ab2339d06b1}{02225}}\ \textcolor{preprocessor}{\#define\ AT91C\_UDP\_GLBSTATE\ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFB0004\ )\ }\textcolor{comment}{/*\ (UDP)\ Global\ State\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02226}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a2bf22f0aaf9a940db36d4b5ef7c2c53f}{02226}}\ \textcolor{preprocessor}{\#define\ AT91C\_UDP\_IER\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFB0010\ )\ }\textcolor{comment}{/*\ (UDP)\ Interrupt\ Enable\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02227}02227\ \textcolor{comment}{/*\ ==========\ Register\ definition\ for\ TC0\ peripheral\ ==========\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02228}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a14381be1f6ceeb1de311e10d9aac62d9}{02228}}\ \textcolor{preprocessor}{\#define\ AT91C\_TC0\_SR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFA0020\ )\ }\textcolor{comment}{/*\ (TC0)\ Status\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02229}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a70e91b7a4b022e8985559be791facecd}{02229}}\ \textcolor{preprocessor}{\#define\ AT91C\_TC0\_RC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFA001C\ )\ }\textcolor{comment}{/*\ (TC0)\ Register\ C\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02230}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a46587d3344f065d9db3ffea75e4e3ed0}{02230}}\ \textcolor{preprocessor}{\#define\ AT91C\_TC0\_RB\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFA0018\ )\ }\textcolor{comment}{/*\ (TC0)\ Register\ B\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02231}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ad139a6937250604e663db694ea526109}{02231}}\ \textcolor{preprocessor}{\#define\ AT91C\_TC0\_CCR\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFA0000\ )\ }\textcolor{comment}{/*\ (TC0)\ Channel\ Control\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02232}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aac8cde05837a35a8246cb4b58400894c}{02232}}\ \textcolor{preprocessor}{\#define\ AT91C\_TC0\_CMR\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFA0004\ )\ }\textcolor{comment}{/*\ (TC0)\ Channel\ Mode\ Register\ (Capture\ Mode\ /\ Waveform\ Mode)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02233}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a26e7f978fd38a87fcdf971dc8f870341}{02233}}\ \textcolor{preprocessor}{\#define\ AT91C\_TC0\_IER\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFA0024\ )\ }\textcolor{comment}{/*\ (TC0)\ Interrupt\ Enable\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02234}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ac36fce651dac995e60837f8afffc67f5}{02234}}\ \textcolor{preprocessor}{\#define\ AT91C\_TC0\_RA\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFA0014\ )\ }\textcolor{comment}{/*\ (TC0)\ Register\ A\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02235}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ae6ec17816f26986770aee105c7091c68}{02235}}\ \textcolor{preprocessor}{\#define\ AT91C\_TC0\_IDR\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFA0028\ )\ }\textcolor{comment}{/*\ (TC0)\ Interrupt\ Disable\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02236}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a902d83edf7113f99d72f1d8b67409a8a}{02236}}\ \textcolor{preprocessor}{\#define\ AT91C\_TC0\_CV\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFA0010\ )\ }\textcolor{comment}{/*\ (TC0)\ Counter\ Value\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02237}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a910eb1ba8e12734da7c04c19707eb6b8}{02237}}\ \textcolor{preprocessor}{\#define\ AT91C\_TC0\_IMR\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFA002C\ )\ }\textcolor{comment}{/*\ (TC0)\ Interrupt\ Mask\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02238}02238\ \textcolor{comment}{/*\ ==========\ Register\ definition\ for\ TC1\ peripheral\ ==========\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02239}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ad85f4c1ae474ae74a9f193f7c7cc81cf}{02239}}\ \textcolor{preprocessor}{\#define\ AT91C\_TC1\_RB\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFA0058\ )\ }\textcolor{comment}{/*\ (TC1)\ Register\ B\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02240}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a6d1271089d8f94c1e91a638f60f1a30e}{02240}}\ \textcolor{preprocessor}{\#define\ AT91C\_TC1\_CCR\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFA0040\ )\ }\textcolor{comment}{/*\ (TC1)\ Channel\ Control\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02241}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aedd80518a02dce6e3b515a146e765102}{02241}}\ \textcolor{preprocessor}{\#define\ AT91C\_TC1\_IER\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFA0064\ )\ }\textcolor{comment}{/*\ (TC1)\ Interrupt\ Enable\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02242}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a096b8a1863b0a0b4f15d9c186bfab6fa}{02242}}\ \textcolor{preprocessor}{\#define\ AT91C\_TC1\_IDR\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFA0068\ )\ }\textcolor{comment}{/*\ (TC1)\ Interrupt\ Disable\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02243}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_add3309812aa0e1201930857f83a25b78}{02243}}\ \textcolor{preprocessor}{\#define\ AT91C\_TC1\_SR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFA0060\ )\ }\textcolor{comment}{/*\ (TC1)\ Status\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02244}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ae6ff81ccb2c03eca5c0077f1f98d5287}{02244}}\ \textcolor{preprocessor}{\#define\ AT91C\_TC1\_CMR\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFA0044\ )\ }\textcolor{comment}{/*\ (TC1)\ Channel\ Mode\ Register\ (Capture\ Mode\ /\ Waveform\ Mode)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02245}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a2abd9a801b7f3ccc6acb5c143f95e58e}{02245}}\ \textcolor{preprocessor}{\#define\ AT91C\_TC1\_RA\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFA0054\ )\ }\textcolor{comment}{/*\ (TC1)\ Register\ A\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02246}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ae1ba87507afc334c83a8faf4220108bb}{02246}}\ \textcolor{preprocessor}{\#define\ AT91C\_TC1\_RC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFA005C\ )\ }\textcolor{comment}{/*\ (TC1)\ Register\ C\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02247}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_abd3beef9d8010832ed7fac32f9172186}{02247}}\ \textcolor{preprocessor}{\#define\ AT91C\_TC1\_IMR\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFA006C\ )\ }\textcolor{comment}{/*\ (TC1)\ Interrupt\ Mask\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02248}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aa7bc7d53130111ce71e3f194fafeabab}{02248}}\ \textcolor{preprocessor}{\#define\ AT91C\_TC1\_CV\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFA0050\ )\ }\textcolor{comment}{/*\ (TC1)\ Counter\ Value\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02249}02249\ \textcolor{comment}{/*\ ==========\ Register\ definition\ for\ TC2\ peripheral\ ==========\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02250}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aa1eb803ee12cb377ff6415dd99ed7af3}{02250}}\ \textcolor{preprocessor}{\#define\ AT91C\_TC2\_CMR\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFA0084\ )\ }\textcolor{comment}{/*\ (TC2)\ Channel\ Mode\ Register\ (Capture\ Mode\ /\ Waveform\ Mode)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02251}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aec022d7f98ede6ad9e7f39c7545b4c2c}{02251}}\ \textcolor{preprocessor}{\#define\ AT91C\_TC2\_CCR\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFA0080\ )\ }\textcolor{comment}{/*\ (TC2)\ Channel\ Control\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02252}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a89655cc2b3db98c2e3205e9697cca20e}{02252}}\ \textcolor{preprocessor}{\#define\ AT91C\_TC2\_CV\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFA0090\ )\ }\textcolor{comment}{/*\ (TC2)\ Counter\ Value\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02253}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ab71cc78f9acf543d633fa4932ac6d0af}{02253}}\ \textcolor{preprocessor}{\#define\ AT91C\_TC2\_RA\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFA0094\ )\ }\textcolor{comment}{/*\ (TC2)\ Register\ A\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02254}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a0f940f585055b37bc1b28f7f884b845b}{02254}}\ \textcolor{preprocessor}{\#define\ AT91C\_TC2\_RB\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFA0098\ )\ }\textcolor{comment}{/*\ (TC2)\ Register\ B\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02255}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ac45691dc6c22a34bcf24d1f2a672091e}{02255}}\ \textcolor{preprocessor}{\#define\ AT91C\_TC2\_IDR\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFA00A8\ )\ }\textcolor{comment}{/*\ (TC2)\ Interrupt\ Disable\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02256}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ad7a7e692a485bd1984655fb775b5993f}{02256}}\ \textcolor{preprocessor}{\#define\ AT91C\_TC2\_IMR\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFA00AC\ )\ }\textcolor{comment}{/*\ (TC2)\ Interrupt\ Mask\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02257}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a6e87e75bd04d57480f47bdd325ceb62a}{02257}}\ \textcolor{preprocessor}{\#define\ AT91C\_TC2\_RC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFA009C\ )\ }\textcolor{comment}{/*\ (TC2)\ Register\ C\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02258}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_acde2cdbf96a6d3d9efe273e5484b1c8f}{02258}}\ \textcolor{preprocessor}{\#define\ AT91C\_TC2\_IER\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFA00A4\ )\ }\textcolor{comment}{/*\ (TC2)\ Interrupt\ Enable\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02259}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a6775d11c990ac2929003e4bed7dfd2eb}{02259}}\ \textcolor{preprocessor}{\#define\ AT91C\_TC2\_SR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFA00A0\ )\ }\textcolor{comment}{/*\ (TC2)\ Status\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02260}02260\ \textcolor{comment}{/*\ ==========\ Register\ definition\ for\ TCB\ peripheral\ ==========\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02261}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a071d3dd587c3a4ed95c253a48cb1c9a6}{02261}}\ \textcolor{preprocessor}{\#define\ AT91C\_TCB\_BMR\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFA00C4\ )\ }\textcolor{comment}{/*\ (TCB)\ TC\ Block\ Mode\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02262}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a19ebea53a82e1963c02fb19f1fc43918}{02262}}\ \textcolor{preprocessor}{\#define\ AT91C\_TCB\_BCR\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFA00C0\ )\ }\textcolor{comment}{/*\ (TCB)\ TC\ Block\ Control\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02263}02263\ \textcolor{comment}{/*\ ==========\ Register\ definition\ for\ CAN\_MB0\ peripheral\ ==========\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02264}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a5c500bfc71872ca3c1f85ee02e5bee97}{02264}}\ \textcolor{preprocessor}{\#define\ AT91C\_CAN\_MB0\_MDL\ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFD0214\ )\ }\textcolor{comment}{/*\ (CAN\_MB0)\ MailBox\ Data\ Low\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02265}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a97b847b9fa4e7416116dfad583c83583}{02265}}\ \textcolor{preprocessor}{\#define\ AT91C\_CAN\_MB0\_MAM\ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFD0204\ )\ }\textcolor{comment}{/*\ (CAN\_MB0)\ MailBox\ Acceptance\ Mask\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02266}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a4d0db4d13c20b646d5dce127b371fab5}{02266}}\ \textcolor{preprocessor}{\#define\ AT91C\_CAN\_MB0\_MCR\ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFD021C\ )\ }\textcolor{comment}{/*\ (CAN\_MB0)\ MailBox\ Control\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02267}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a5b9dc816b2b3c878eb348b7dde833e5e}{02267}}\ \textcolor{preprocessor}{\#define\ AT91C\_CAN\_MB0\_MID\ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFD0208\ )\ }\textcolor{comment}{/*\ (CAN\_MB0)\ MailBox\ ID\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02268}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a031124d54d1dbb69a95bcb6e0410ac63}{02268}}\ \textcolor{preprocessor}{\#define\ AT91C\_CAN\_MB0\_MSR\ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFD0210\ )\ }\textcolor{comment}{/*\ (CAN\_MB0)\ MailBox\ Status\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02269}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_afc09500f498beee08c2a61f4ee969cf3}{02269}}\ \textcolor{preprocessor}{\#define\ AT91C\_CAN\_MB0\_MFID\ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFD020C\ )\ }\textcolor{comment}{/*\ (CAN\_MB0)\ MailBox\ Family\ ID\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02270}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a6e6825f576c2853ffe66e04c0cf5133e}{02270}}\ \textcolor{preprocessor}{\#define\ AT91C\_CAN\_MB0\_MDH\ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFD0218\ )\ }\textcolor{comment}{/*\ (CAN\_MB0)\ MailBox\ Data\ High\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02271}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a5aa083ba1cebc9aee7de98991c923ac3}{02271}}\ \textcolor{preprocessor}{\#define\ AT91C\_CAN\_MB0\_MMR\ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFD0200\ )\ }\textcolor{comment}{/*\ (CAN\_MB0)\ MailBox\ Mode\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02272}02272\ \textcolor{comment}{/*\ ==========\ Register\ definition\ for\ CAN\_MB1\ peripheral\ ==========\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02273}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a2225830efa9de292df10cf235273aafb}{02273}}\ \textcolor{preprocessor}{\#define\ AT91C\_CAN\_MB1\_MDL\ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFD0234\ )\ }\textcolor{comment}{/*\ (CAN\_MB1)\ MailBox\ Data\ Low\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02274}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ac242330a7b6cb3046fe276848307aa95}{02274}}\ \textcolor{preprocessor}{\#define\ AT91C\_CAN\_MB1\_MID\ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFD0228\ )\ }\textcolor{comment}{/*\ (CAN\_MB1)\ MailBox\ ID\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02275}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a6ebfeef2f2ce71e722e06d6af73ea586}{02275}}\ \textcolor{preprocessor}{\#define\ AT91C\_CAN\_MB1\_MMR\ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFD0220\ )\ }\textcolor{comment}{/*\ (CAN\_MB1)\ MailBox\ Mode\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02276}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a75c5d2305079e4bb2f833b333130c1ff}{02276}}\ \textcolor{preprocessor}{\#define\ AT91C\_CAN\_MB1\_MSR\ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFD0230\ )\ }\textcolor{comment}{/*\ (CAN\_MB1)\ MailBox\ Status\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02277}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a4f4630c14069f26214267404788dbdc8}{02277}}\ \textcolor{preprocessor}{\#define\ AT91C\_CAN\_MB1\_MAM\ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFD0224\ )\ }\textcolor{comment}{/*\ (CAN\_MB1)\ MailBox\ Acceptance\ Mask\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02278}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_acc4b050f6faf8db88f307bf158a3efda}{02278}}\ \textcolor{preprocessor}{\#define\ AT91C\_CAN\_MB1\_MDH\ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFD0238\ )\ }\textcolor{comment}{/*\ (CAN\_MB1)\ MailBox\ Data\ High\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02279}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a77467e5964b6939639f5215869e8a191}{02279}}\ \textcolor{preprocessor}{\#define\ AT91C\_CAN\_MB1\_MCR\ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFD023C\ )\ }\textcolor{comment}{/*\ (CAN\_MB1)\ MailBox\ Control\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02280}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_af72f6fbbf37ed233d31ff161d515607f}{02280}}\ \textcolor{preprocessor}{\#define\ AT91C\_CAN\_MB1\_MFID\ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFD022C\ )\ }\textcolor{comment}{/*\ (CAN\_MB1)\ MailBox\ Family\ ID\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02281}02281\ \textcolor{comment}{/*\ ==========\ Register\ definition\ for\ CAN\_MB2\ peripheral\ ==========\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02282}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a6d6c37ffd3864b757cb3975a962e33eb}{02282}}\ \textcolor{preprocessor}{\#define\ AT91C\_CAN\_MB2\_MCR\ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFD025C\ )\ }\textcolor{comment}{/*\ (CAN\_MB2)\ MailBox\ Control\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02283}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a3d81203b16b33aa0caf883623242c82c}{02283}}\ \textcolor{preprocessor}{\#define\ AT91C\_CAN\_MB2\_MDH\ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFD0258\ )\ }\textcolor{comment}{/*\ (CAN\_MB2)\ MailBox\ Data\ High\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02284}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a2dac978bb7d0a614eac408fac182d5ed}{02284}}\ \textcolor{preprocessor}{\#define\ AT91C\_CAN\_MB2\_MID\ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFD0248\ )\ }\textcolor{comment}{/*\ (CAN\_MB2)\ MailBox\ ID\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02285}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ac67153abf2392ab18d1654ea61f96dbe}{02285}}\ \textcolor{preprocessor}{\#define\ AT91C\_CAN\_MB2\_MDL\ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFD0254\ )\ }\textcolor{comment}{/*\ (CAN\_MB2)\ MailBox\ Data\ Low\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02286}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a1dfc1f2ed160d46e1b9688e73b10e42b}{02286}}\ \textcolor{preprocessor}{\#define\ AT91C\_CAN\_MB2\_MMR\ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFD0240\ )\ }\textcolor{comment}{/*\ (CAN\_MB2)\ MailBox\ Mode\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02287}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a03924a9dadf7774548d3e521ba3c1b72}{02287}}\ \textcolor{preprocessor}{\#define\ AT91C\_CAN\_MB2\_MAM\ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFD0244\ )\ }\textcolor{comment}{/*\ (CAN\_MB2)\ MailBox\ Acceptance\ Mask\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02288}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a1bd703b1990dac82a2a4b859e56b8150}{02288}}\ \textcolor{preprocessor}{\#define\ AT91C\_CAN\_MB2\_MFID\ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFD024C\ )\ }\textcolor{comment}{/*\ (CAN\_MB2)\ MailBox\ Family\ ID\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02289}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a3086cc8f85aa617c77cf75798e4593e0}{02289}}\ \textcolor{preprocessor}{\#define\ AT91C\_CAN\_MB2\_MSR\ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFD0250\ )\ }\textcolor{comment}{/*\ (CAN\_MB2)\ MailBox\ Status\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02290}02290\ \textcolor{comment}{/*\ ==========\ Register\ definition\ for\ CAN\_MB3\ peripheral\ ==========\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02291}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a758901668775f791c031a2a824ffb149}{02291}}\ \textcolor{preprocessor}{\#define\ AT91C\_CAN\_MB3\_MFID\ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFD026C\ )\ }\textcolor{comment}{/*\ (CAN\_MB3)\ MailBox\ Family\ ID\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02292}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a9455f968cc1cc6054233eb9a6b7d807c}{02292}}\ \textcolor{preprocessor}{\#define\ AT91C\_CAN\_MB3\_MAM\ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFD0264\ )\ }\textcolor{comment}{/*\ (CAN\_MB3)\ MailBox\ Acceptance\ Mask\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02293}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a5f1889898ee784839825d678f9abbfb9}{02293}}\ \textcolor{preprocessor}{\#define\ AT91C\_CAN\_MB3\_MID\ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFD0268\ )\ }\textcolor{comment}{/*\ (CAN\_MB3)\ MailBox\ ID\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02294}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_abd234cb3ef7260941a9536ae4aa060d0}{02294}}\ \textcolor{preprocessor}{\#define\ AT91C\_CAN\_MB3\_MCR\ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFD027C\ )\ }\textcolor{comment}{/*\ (CAN\_MB3)\ MailBox\ Control\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02295}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a4259fb14a6dc9dbc50e66c2115b87b4e}{02295}}\ \textcolor{preprocessor}{\#define\ AT91C\_CAN\_MB3\_MMR\ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFD0260\ )\ }\textcolor{comment}{/*\ (CAN\_MB3)\ MailBox\ Mode\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02296}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a551c317f1d6531a537df23c3b50c4848}{02296}}\ \textcolor{preprocessor}{\#define\ AT91C\_CAN\_MB3\_MSR\ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFD0270\ )\ }\textcolor{comment}{/*\ (CAN\_MB3)\ MailBox\ Status\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02297}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a2261660db7d471dd56d484d67e41b5fe}{02297}}\ \textcolor{preprocessor}{\#define\ AT91C\_CAN\_MB3\_MDL\ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFD0274\ )\ }\textcolor{comment}{/*\ (CAN\_MB3)\ MailBox\ Data\ Low\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02298}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aa065092745ddbf791c26d74935a1f3a1}{02298}}\ \textcolor{preprocessor}{\#define\ AT91C\_CAN\_MB3\_MDH\ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFD0278\ )\ }\textcolor{comment}{/*\ (CAN\_MB3)\ MailBox\ Data\ High\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02299}02299\ \textcolor{comment}{/*\ ==========\ Register\ definition\ for\ CAN\_MB4\ peripheral\ ==========\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02300}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a68a68b7ddece23f584f3d6be87b6ab46}{02300}}\ \textcolor{preprocessor}{\#define\ AT91C\_CAN\_MB4\_MID\ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFD0288\ )\ }\textcolor{comment}{/*\ (CAN\_MB4)\ MailBox\ ID\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02301}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a37b2984f3dbef3b51331c7370804ccf0}{02301}}\ \textcolor{preprocessor}{\#define\ AT91C\_CAN\_MB4\_MMR\ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFD0280\ )\ }\textcolor{comment}{/*\ (CAN\_MB4)\ MailBox\ Mode\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02302}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_adab87868f23acacbdf20c47df4558587}{02302}}\ \textcolor{preprocessor}{\#define\ AT91C\_CAN\_MB4\_MDH\ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFD0298\ )\ }\textcolor{comment}{/*\ (CAN\_MB4)\ MailBox\ Data\ High\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02303}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a55d2230bcc7fed5138370031a57539c4}{02303}}\ \textcolor{preprocessor}{\#define\ AT91C\_CAN\_MB4\_MFID\ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFD028C\ )\ }\textcolor{comment}{/*\ (CAN\_MB4)\ MailBox\ Family\ ID\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02304}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a4ee1a49bc827616747d00103ed029f59}{02304}}\ \textcolor{preprocessor}{\#define\ AT91C\_CAN\_MB4\_MSR\ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFD0290\ )\ }\textcolor{comment}{/*\ (CAN\_MB4)\ MailBox\ Status\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02305}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ae44fb459758a0324a901523329c5c4ff}{02305}}\ \textcolor{preprocessor}{\#define\ AT91C\_CAN\_MB4\_MCR\ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFD029C\ )\ }\textcolor{comment}{/*\ (CAN\_MB4)\ MailBox\ Control\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02306}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a3b16574286643a21f3d47ba82a024351}{02306}}\ \textcolor{preprocessor}{\#define\ AT91C\_CAN\_MB4\_MDL\ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFD0294\ )\ }\textcolor{comment}{/*\ (CAN\_MB4)\ MailBox\ Data\ Low\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02307}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a59b5879cf91e24c507642262dfbe6a61}{02307}}\ \textcolor{preprocessor}{\#define\ AT91C\_CAN\_MB4\_MAM\ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFD0284\ )\ }\textcolor{comment}{/*\ (CAN\_MB4)\ MailBox\ Acceptance\ Mask\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02308}02308\ \textcolor{comment}{/*\ ==========\ Register\ definition\ for\ CAN\_MB5\ peripheral\ ==========\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02309}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aac10835fb856cff7e374473d37cbc7ce}{02309}}\ \textcolor{preprocessor}{\#define\ AT91C\_CAN\_MB5\_MSR\ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFD02B0\ )\ }\textcolor{comment}{/*\ (CAN\_MB5)\ MailBox\ Status\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02310}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a0aeef152289ccfc9245ba997c0d20cba}{02310}}\ \textcolor{preprocessor}{\#define\ AT91C\_CAN\_MB5\_MCR\ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFD02BC\ )\ }\textcolor{comment}{/*\ (CAN\_MB5)\ MailBox\ Control\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02311}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a78acca90d7ff0029ce09eef628900f85}{02311}}\ \textcolor{preprocessor}{\#define\ AT91C\_CAN\_MB5\_MFID\ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFD02AC\ )\ }\textcolor{comment}{/*\ (CAN\_MB5)\ MailBox\ Family\ ID\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02312}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a0739931e17c52272c3ec499bc4b472df}{02312}}\ \textcolor{preprocessor}{\#define\ AT91C\_CAN\_MB5\_MDH\ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFD02B8\ )\ }\textcolor{comment}{/*\ (CAN\_MB5)\ MailBox\ Data\ High\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02313}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aae6ce1a62f88b2c02a4950cdf30d6cef}{02313}}\ \textcolor{preprocessor}{\#define\ AT91C\_CAN\_MB5\_MID\ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFD02A8\ )\ }\textcolor{comment}{/*\ (CAN\_MB5)\ MailBox\ ID\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02314}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a3e2a7d82f20bde542d799bf400272e94}{02314}}\ \textcolor{preprocessor}{\#define\ AT91C\_CAN\_MB5\_MMR\ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFD02A0\ )\ }\textcolor{comment}{/*\ (CAN\_MB5)\ MailBox\ Mode\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02315}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a3e325a4bdb2d308ea9c3c716e8f086d7}{02315}}\ \textcolor{preprocessor}{\#define\ AT91C\_CAN\_MB5\_MDL\ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFD02B4\ )\ }\textcolor{comment}{/*\ (CAN\_MB5)\ MailBox\ Data\ Low\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02316}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a91c7037247bb007bfdea1ebcfa9e1ead}{02316}}\ \textcolor{preprocessor}{\#define\ AT91C\_CAN\_MB5\_MAM\ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFD02A4\ )\ }\textcolor{comment}{/*\ (CAN\_MB5)\ MailBox\ Acceptance\ Mask\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02317}02317\ \textcolor{comment}{/*\ ==========\ Register\ definition\ for\ CAN\_MB6\ peripheral\ ==========\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02318}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aff5a640663bc1b9686b301c675911fee}{02318}}\ \textcolor{preprocessor}{\#define\ AT91C\_CAN\_MB6\_MFID\ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFD02CC\ )\ }\textcolor{comment}{/*\ (CAN\_MB6)\ MailBox\ Family\ ID\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02319}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a4cc9b7c7ab47fc4b4bf7b3ace95f6332}{02319}}\ \textcolor{preprocessor}{\#define\ AT91C\_CAN\_MB6\_MID\ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFD02C8\ )\ }\textcolor{comment}{/*\ (CAN\_MB6)\ MailBox\ ID\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02320}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a1a5eca15f264b9d7a229eca70f3a0999}{02320}}\ \textcolor{preprocessor}{\#define\ AT91C\_CAN\_MB6\_MAM\ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFD02C4\ )\ }\textcolor{comment}{/*\ (CAN\_MB6)\ MailBox\ Acceptance\ Mask\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02321}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ab8775190f7f87566e5ddad65c2e7bf09}{02321}}\ \textcolor{preprocessor}{\#define\ AT91C\_CAN\_MB6\_MSR\ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFD02D0\ )\ }\textcolor{comment}{/*\ (CAN\_MB6)\ MailBox\ Status\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02322}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a2960898e0f9e327f02299db26f104f74}{02322}}\ \textcolor{preprocessor}{\#define\ AT91C\_CAN\_MB6\_MDL\ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFD02D4\ )\ }\textcolor{comment}{/*\ (CAN\_MB6)\ MailBox\ Data\ Low\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02323}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a7edac2e169e44df3c3e0842ca1935ed2}{02323}}\ \textcolor{preprocessor}{\#define\ AT91C\_CAN\_MB6\_MCR\ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFD02DC\ )\ }\textcolor{comment}{/*\ (CAN\_MB6)\ MailBox\ Control\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02324}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a5baf6701e46c68ccc154f62376ddd0af}{02324}}\ \textcolor{preprocessor}{\#define\ AT91C\_CAN\_MB6\_MDH\ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFD02D8\ )\ }\textcolor{comment}{/*\ (CAN\_MB6)\ MailBox\ Data\ High\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02325}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a899ac67885f3745c4bf55a1fb9552a74}{02325}}\ \textcolor{preprocessor}{\#define\ AT91C\_CAN\_MB6\_MMR\ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFD02C0\ )\ }\textcolor{comment}{/*\ (CAN\_MB6)\ MailBox\ Mode\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02326}02326\ \textcolor{comment}{/*\ ==========\ Register\ definition\ for\ CAN\_MB7\ peripheral\ ==========\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02327}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_acee753e20fef3df7123488ad62240169}{02327}}\ \textcolor{preprocessor}{\#define\ AT91C\_CAN\_MB7\_MCR\ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFD02FC\ )\ }\textcolor{comment}{/*\ (CAN\_MB7)\ MailBox\ Control\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02328}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a441cccbd5610df15897775e48c5dd88c}{02328}}\ \textcolor{preprocessor}{\#define\ AT91C\_CAN\_MB7\_MDH\ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFD02F8\ )\ }\textcolor{comment}{/*\ (CAN\_MB7)\ MailBox\ Data\ High\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02329}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a668bcbd8b04661a2eb3ca92dbcc5adda}{02329}}\ \textcolor{preprocessor}{\#define\ AT91C\_CAN\_MB7\_MFID\ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFD02EC\ )\ }\textcolor{comment}{/*\ (CAN\_MB7)\ MailBox\ Family\ ID\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02330}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ad57bf4278ae7ff2f56e1452ab203813b}{02330}}\ \textcolor{preprocessor}{\#define\ AT91C\_CAN\_MB7\_MDL\ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFD02F4\ )\ }\textcolor{comment}{/*\ (CAN\_MB7)\ MailBox\ Data\ Low\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02331}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a0f99ccefc9b1cca4d11e77754a2d5fb7}{02331}}\ \textcolor{preprocessor}{\#define\ AT91C\_CAN\_MB7\_MID\ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFD02E8\ )\ }\textcolor{comment}{/*\ (CAN\_MB7)\ MailBox\ ID\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02332}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a13047964465da4a797297297272ee18a}{02332}}\ \textcolor{preprocessor}{\#define\ AT91C\_CAN\_MB7\_MMR\ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFD02E0\ )\ }\textcolor{comment}{/*\ (CAN\_MB7)\ MailBox\ Mode\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02333}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_afa2e93637ad3cdafc52f524daf3079df}{02333}}\ \textcolor{preprocessor}{\#define\ AT91C\_CAN\_MB7\_MAM\ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFD02E4\ )\ }\textcolor{comment}{/*\ (CAN\_MB7)\ MailBox\ Acceptance\ Mask\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02334}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_adc5f60464df65c26ac2a541d659c3855}{02334}}\ \textcolor{preprocessor}{\#define\ AT91C\_CAN\_MB7\_MSR\ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFD02F0\ )\ }\textcolor{comment}{/*\ (CAN\_MB7)\ MailBox\ Status\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02335}02335\ \textcolor{comment}{/*\ ==========\ Register\ definition\ for\ CAN\ peripheral\ ==========\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02336}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ab8ccaa9efa1aedb21e6a0dfea83f2ed4}{02336}}\ \textcolor{preprocessor}{\#define\ AT91C\_CAN\_TCR\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFD0024\ )\ }\textcolor{comment}{/*\ (CAN)\ Transfer\ Command\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02337}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a0c0af1ccd73d3d5b3b785d13d7a3764f}{02337}}\ \textcolor{preprocessor}{\#define\ AT91C\_CAN\_IMR\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFD000C\ )\ }\textcolor{comment}{/*\ (CAN)\ Interrupt\ Mask\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02338}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_afb9632ac3fac1ad2c041c621692d1365}{02338}}\ \textcolor{preprocessor}{\#define\ AT91C\_CAN\_IER\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFD0004\ )\ }\textcolor{comment}{/*\ (CAN)\ Interrupt\ Enable\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02339}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a27c85b989270753ae40c968d224714c8}{02339}}\ \textcolor{preprocessor}{\#define\ AT91C\_CAN\_ECR\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFD0020\ )\ }\textcolor{comment}{/*\ (CAN)\ Error\ Counter\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02340}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a6f300707d9c9cdc436b410021c9aab84}{02340}}\ \textcolor{preprocessor}{\#define\ AT91C\_CAN\_TIMESTP\ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFD001C\ )\ }\textcolor{comment}{/*\ (CAN)\ Time\ Stamp\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02341}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a3d9bb642faa2a39e4ec98341a3bd1284}{02341}}\ \textcolor{preprocessor}{\#define\ AT91C\_CAN\_MR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFD0000\ )\ }\textcolor{comment}{/*\ (CAN)\ Mode\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02342}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a9c047884c41f60b4535b64b06861eb97}{02342}}\ \textcolor{preprocessor}{\#define\ AT91C\_CAN\_IDR\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFD0008\ )\ }\textcolor{comment}{/*\ (CAN)\ Interrupt\ Disable\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02343}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a6098e5a8d06109a2983578f2d0aaba63}{02343}}\ \textcolor{preprocessor}{\#define\ AT91C\_CAN\_ACR\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFD0028\ )\ }\textcolor{comment}{/*\ (CAN)\ Abort\ Command\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02344}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a0b08900cbd5cf6f9f6d06f08b511a781}{02344}}\ \textcolor{preprocessor}{\#define\ AT91C\_CAN\_TIM\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFD0018\ )\ }\textcolor{comment}{/*\ (CAN)\ Timer\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02345}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a282cdfced51e6e2967656cbf51eb5d89}{02345}}\ \textcolor{preprocessor}{\#define\ AT91C\_CAN\_SR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFD0010\ )\ }\textcolor{comment}{/*\ (CAN)\ Status\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02346}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a78ba240b77d98b94e2904de40be9fd61}{02346}}\ \textcolor{preprocessor}{\#define\ AT91C\_CAN\_BR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFD0014\ )\ }\textcolor{comment}{/*\ (CAN)\ Baudrate\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02347}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aa7e3f5a3062f5f965eef5c697daf4d51}{02347}}\ \textcolor{preprocessor}{\#define\ AT91C\_CAN\_VR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFD00FC\ )\ }\textcolor{comment}{/*\ (CAN)\ Version\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02348}02348\ \textcolor{comment}{/*\ ==========\ Register\ definition\ for\ EMAC\ peripheral\ ==========\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02349}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aa4c562a1dfa99b80d951c397fa0ae3ea}{02349}}\ \textcolor{preprocessor}{\#define\ AT91C\_EMAC\_ISR\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFDC024\ )\ }\textcolor{comment}{/*\ (EMAC)\ Interrupt\ Status\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02350}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_abd3571e69d3276feb963b83972442b14}{02350}}\ \textcolor{preprocessor}{\#define\ AT91C\_EMAC\_SA4H\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFDC0B4\ )\ }\textcolor{comment}{/*\ (EMAC)\ Specific\ Address\ 4\ Top,\ Last\ 2\ bytes\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02351}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ac21bfd8505ef81e9d0ab7a82035db57b}{02351}}\ \textcolor{preprocessor}{\#define\ AT91C\_EMAC\_SA1L\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFDC098\ )\ }\textcolor{comment}{/*\ (EMAC)\ Specific\ Address\ 1\ Bottom,\ First\ 4\ bytes\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02352}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a08834fe7cdae50ddbc2f19622d7d1d29}{02352}}\ \textcolor{preprocessor}{\#define\ AT91C\_EMAC\_ELE\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFDC078\ )\ }\textcolor{comment}{/*\ (EMAC)\ Excessive\ Length\ Errors\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02353}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a8fde1f981f864aae724ab9f995c299aa}{02353}}\ \textcolor{preprocessor}{\#define\ AT91C\_EMAC\_LCOL\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFDC05C\ )\ }\textcolor{comment}{/*\ (EMAC)\ Late\ Collision\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02354}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a0b20bc79cb7b9abab246cdcf1a5fc508}{02354}}\ \textcolor{preprocessor}{\#define\ AT91C\_EMAC\_RLE\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFDC088\ )\ }\textcolor{comment}{/*\ (EMAC)\ Receive\ Length\ Field\ Mismatch\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02355}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a206f8015ebc897e047d16653aa32cee6}{02355}}\ \textcolor{preprocessor}{\#define\ AT91C\_EMAC\_WOL\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFDC0C4\ )\ }\textcolor{comment}{/*\ (EMAC)\ Wake\ On\ LAN\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02356}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_acacf1fe8504dd4469dc8fb7fdf386925}{02356}}\ \textcolor{preprocessor}{\#define\ AT91C\_EMAC\_DTF\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFDC058\ )\ }\textcolor{comment}{/*\ (EMAC)\ Deferred\ Transmission\ Frame\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02357}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a971ecc7916cd7330711d1f5851598e67}{02357}}\ \textcolor{preprocessor}{\#define\ AT91C\_EMAC\_TUND\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFDC064\ )\ }\textcolor{comment}{/*\ (EMAC)\ Transmit\ Underrun\ Error\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02358}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a557efb3f0e582eae6cefae39cedcbf7d}{02358}}\ \textcolor{preprocessor}{\#define\ AT91C\_EMAC\_NCR\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFDC000\ )\ }\textcolor{comment}{/*\ (EMAC)\ Network\ Control\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02359}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a5a0c0952a545df22e902bcd6f3aef440}{02359}}\ \textcolor{preprocessor}{\#define\ AT91C\_EMAC\_SA4L\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFDC0B0\ )\ }\textcolor{comment}{/*\ (EMAC)\ Specific\ Address\ 4\ Bottom,\ First\ 4\ bytes\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02360}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aac8711a1e26bb778195364db403cdccb}{02360}}\ \textcolor{preprocessor}{\#define\ AT91C\_EMAC\_RSR\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFDC020\ )\ }\textcolor{comment}{/*\ (EMAC)\ Receive\ Status\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02361}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a7ee6daed9ccd0ad7602cd3f3df14d273}{02361}}\ \textcolor{preprocessor}{\#define\ AT91C\_EMAC\_SA3L\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFDC0A8\ )\ }\textcolor{comment}{/*\ (EMAC)\ Specific\ Address\ 3\ Bottom,\ First\ 4\ bytes\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02362}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_af26772b00a7b0c0451c402552620da21}{02362}}\ \textcolor{preprocessor}{\#define\ AT91C\_EMAC\_TSR\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFDC014\ )\ }\textcolor{comment}{/*\ (EMAC)\ Transmit\ Status\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02363}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a69582f6e43041209a540eb1ae349f089}{02363}}\ \textcolor{preprocessor}{\#define\ AT91C\_EMAC\_IDR\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFDC02C\ )\ }\textcolor{comment}{/*\ (EMAC)\ Interrupt\ Disable\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02364}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ace04d665f6d868653ae3586293fb1c5e}{02364}}\ \textcolor{preprocessor}{\#define\ AT91C\_EMAC\_RSE\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFDC074\ )\ }\textcolor{comment}{/*\ (EMAC)\ Receive\ Symbol\ Errors\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02365}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ad6e6141102c46b881f757ad651471c9b}{02365}}\ \textcolor{preprocessor}{\#define\ AT91C\_EMAC\_ECOL\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFDC060\ )\ }\textcolor{comment}{/*\ (EMAC)\ Excessive\ Collision\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02366}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aa4ee4b4bb36347225c93505c70aef8ce}{02366}}\ \textcolor{preprocessor}{\#define\ AT91C\_EMAC\_TID\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFDC0B8\ )\ }\textcolor{comment}{/*\ (EMAC)\ Type\ ID\ Checking\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02367}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a39dadd01beaae98bbf129906513c92b8}{02367}}\ \textcolor{preprocessor}{\#define\ AT91C\_EMAC\_HRB\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFDC090\ )\ }\textcolor{comment}{/*\ (EMAC)\ Hash\ Address\ Bottom[31:0]\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02368}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a776c2b419b8f31a3fba0067e5d18462e}{02368}}\ \textcolor{preprocessor}{\#define\ AT91C\_EMAC\_TBQP\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFDC01C\ )\ }\textcolor{comment}{/*\ (EMAC)\ Transmit\ Buffer\ Queue\ Pointer\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02369}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a2cc606e630b41dac23f62e1ffdb89fcd}{02369}}\ \textcolor{preprocessor}{\#define\ AT91C\_EMAC\_USRIO\ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFDC0C0\ )\ }\textcolor{comment}{/*\ (EMAC)\ USER\ Input/Output\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02370}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aaad9ad1a034ed811120c7e6401ea5de2}{02370}}\ \textcolor{preprocessor}{\#define\ AT91C\_EMAC\_PTR\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFDC038\ )\ }\textcolor{comment}{/*\ (EMAC)\ Pause\ Time\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02371}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_adf6d68f082f40082cff2f180eada8d1e}{02371}}\ \textcolor{preprocessor}{\#define\ AT91C\_EMAC\_SA2H\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFDC0A4\ )\ }\textcolor{comment}{/*\ (EMAC)\ Specific\ Address\ 2\ Top,\ Last\ 2\ bytes\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02372}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aeb849b8eb15c9bc1da6aa911551a9217}{02372}}\ \textcolor{preprocessor}{\#define\ AT91C\_EMAC\_ROV\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFDC070\ )\ }\textcolor{comment}{/*\ (EMAC)\ Receive\ Overrun\ Errors\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02373}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a0eedaf083358e8a9c0abd524382829f1}{02373}}\ \textcolor{preprocessor}{\#define\ AT91C\_EMAC\_ALE\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFDC054\ )\ }\textcolor{comment}{/*\ (EMAC)\ Alignment\ Error\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02374}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a4b8abdaf9fd33ac0c93e0fe32483ba89}{02374}}\ \textcolor{preprocessor}{\#define\ AT91C\_EMAC\_RJA\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFDC07C\ )\ }\textcolor{comment}{/*\ (EMAC)\ Receive\ Jabbers\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02375}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a020d0f28b9df8ba00ed3a66cdb0ddb7c}{02375}}\ \textcolor{preprocessor}{\#define\ AT91C\_EMAC\_RBQP\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFDC018\ )\ }\textcolor{comment}{/*\ (EMAC)\ Receive\ Buffer\ Queue\ Pointer\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02376}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a4582def80877ae0e0a247f2e37e47322}{02376}}\ \textcolor{preprocessor}{\#define\ AT91C\_EMAC\_TPF\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFDC08C\ )\ }\textcolor{comment}{/*\ (EMAC)\ Transmitted\ Pause\ Frames\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02377}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a96ac07c8721454d118f499b49c9d70ea}{02377}}\ \textcolor{preprocessor}{\#define\ AT91C\_EMAC\_NCFGR\ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFDC004\ )\ }\textcolor{comment}{/*\ (EMAC)\ Network\ Configuration\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02378}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aea09437ab80a93e6d0f2d17ca938d8a7}{02378}}\ \textcolor{preprocessor}{\#define\ AT91C\_EMAC\_HRT\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFDC094\ )\ }\textcolor{comment}{/*\ (EMAC)\ Hash\ Address\ Top[63:32]\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02379}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a0047d8a31fc259df26424beaac20a550}{02379}}\ \textcolor{preprocessor}{\#define\ AT91C\_EMAC\_USF\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFDC080\ )\ }\textcolor{comment}{/*\ (EMAC)\ Undersize\ Frames\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02380}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a76d63df61a0d49f351dd3192e575a4cf}{02380}}\ \textcolor{preprocessor}{\#define\ AT91C\_EMAC\_FCSE\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFDC050\ )\ }\textcolor{comment}{/*\ (EMAC)\ Frame\ Check\ Sequence\ Error\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02381}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a2db26e9b08c7a44226ad8fb39a281163}{02381}}\ \textcolor{preprocessor}{\#define\ AT91C\_EMAC\_TPQ\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFDC0BC\ )\ }\textcolor{comment}{/*\ (EMAC)\ Transmit\ Pause\ Quantum\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02382}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a8cca2ad2669458e74ba7706f354197b5}{02382}}\ \textcolor{preprocessor}{\#define\ AT91C\_EMAC\_MAN\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFDC034\ )\ }\textcolor{comment}{/*\ (EMAC)\ PHY\ Maintenance\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02383}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a06f9bdfbaaaf0c1cec7d86c11b9ff82c}{02383}}\ \textcolor{preprocessor}{\#define\ AT91C\_EMAC\_FTO\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFDC040\ )\ }\textcolor{comment}{/*\ (EMAC)\ Frames\ Transmitted\ OK\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02384}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_adccafde8bf89db7b81cc3b290a502768}{02384}}\ \textcolor{preprocessor}{\#define\ AT91C\_EMAC\_REV\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFDC0FC\ )\ }\textcolor{comment}{/*\ (EMAC)\ Revision\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02385}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a563ff8ee909366c099aa51081c5286bb}{02385}}\ \textcolor{preprocessor}{\#define\ AT91C\_EMAC\_IMR\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFDC030\ )\ }\textcolor{comment}{/*\ (EMAC)\ Interrupt\ Mask\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02386}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a1dbb08e51de16667634c259fdb87f01c}{02386}}\ \textcolor{preprocessor}{\#define\ AT91C\_EMAC\_SCF\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFDC044\ )\ }\textcolor{comment}{/*\ (EMAC)\ Single\ Collision\ Frame\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02387}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a22bafd95c9a0705d594e5092563efc8f}{02387}}\ \textcolor{preprocessor}{\#define\ AT91C\_EMAC\_PFR\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFDC03C\ )\ }\textcolor{comment}{/*\ (EMAC)\ Pause\ Frames\ received\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02388}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_af4a0cafa0e646cd8b200975037b78d1a}{02388}}\ \textcolor{preprocessor}{\#define\ AT91C\_EMAC\_MCF\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFDC048\ )\ }\textcolor{comment}{/*\ (EMAC)\ Multiple\ Collision\ Frame\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02389}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a9437ec47b2014f8b5222098a1b3822d5}{02389}}\ \textcolor{preprocessor}{\#define\ AT91C\_EMAC\_NSR\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFDC008\ )\ }\textcolor{comment}{/*\ (EMAC)\ Network\ Status\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02390}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a781729ab1f520acc251aa87196b175e9}{02390}}\ \textcolor{preprocessor}{\#define\ AT91C\_EMAC\_SA2L\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFDC0A0\ )\ }\textcolor{comment}{/*\ (EMAC)\ Specific\ Address\ 2\ Bottom,\ First\ 4\ bytes\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02391}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a9971f2a96953e6d6335c85f2a4c57bb0}{02391}}\ \textcolor{preprocessor}{\#define\ AT91C\_EMAC\_FRO\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFDC04C\ )\ }\textcolor{comment}{/*\ (EMAC)\ Frames\ Received\ OK\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02392}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aa8c95b65c2c5bd88d175d44808870358}{02392}}\ \textcolor{preprocessor}{\#define\ AT91C\_EMAC\_IER\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFDC028\ )\ }\textcolor{comment}{/*\ (EMAC)\ Interrupt\ Enable\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02393}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a453dd15b7214968a5dc579d9cb83fc63}{02393}}\ \textcolor{preprocessor}{\#define\ AT91C\_EMAC\_SA1H\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFDC09C\ )\ }\textcolor{comment}{/*\ (EMAC)\ Specific\ Address\ 1\ Top,\ Last\ 2\ bytes\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02394}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a6222d8bebe9c0f7e009f9fac559b8199}{02394}}\ \textcolor{preprocessor}{\#define\ AT91C\_EMAC\_CSE\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFDC068\ )\ }\textcolor{comment}{/*\ (EMAC)\ Carrier\ Sense\ Error\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02395}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ad9e9e26cae4c6fe5e99fa60d12b529a1}{02395}}\ \textcolor{preprocessor}{\#define\ AT91C\_EMAC\_SA3H\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFDC0AC\ )\ }\textcolor{comment}{/*\ (EMAC)\ Specific\ Address\ 3\ Top,\ Last\ 2\ bytes\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02396}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aab09a32eb96487bd84897722f9ec6b96}{02396}}\ \textcolor{preprocessor}{\#define\ AT91C\_EMAC\_RRE\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFDC06C\ )\ }\textcolor{comment}{/*\ (EMAC)\ Receive\ Ressource\ Error\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02397}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a1e45148baa259fdcd621f914fa4d2223}{02397}}\ \textcolor{preprocessor}{\#define\ AT91C\_EMAC\_STE\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFDC084\ )\ }\textcolor{comment}{/*\ (EMAC)\ SQE\ Test\ Error\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02398}02398\ \textcolor{comment}{/*\ ==========\ Register\ definition\ for\ PDC\_ADC\ peripheral\ ==========\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02399}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aedd5fc8b746667f76d010547bebe7f75}{02399}}\ \textcolor{preprocessor}{\#define\ AT91C\_ADC\_PTSR\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFD8124\ )\ }\textcolor{comment}{/*\ (PDC\_ADC)\ PDC\ Transfer\ Status\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02400}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_acb2e0811e7c94f6d9a8bfecf7b5c4fca}{02400}}\ \textcolor{preprocessor}{\#define\ AT91C\_ADC\_PTCR\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFD8120\ )\ }\textcolor{comment}{/*\ (PDC\_ADC)\ PDC\ Transfer\ Control\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02401}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a687d5ee4e4d301a76d483c7843dfbfd2}{02401}}\ \textcolor{preprocessor}{\#define\ AT91C\_ADC\_TNPR\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFD8118\ )\ }\textcolor{comment}{/*\ (PDC\_ADC)\ Transmit\ Next\ Pointer\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02402}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ac828a2db9a21ba3e5f2ff2e43353632b}{02402}}\ \textcolor{preprocessor}{\#define\ AT91C\_ADC\_TNCR\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFD811C\ )\ }\textcolor{comment}{/*\ (PDC\_ADC)\ Transmit\ Next\ Counter\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02403}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aaf9a708c4e1f3fdd7161aa456b8cdf89}{02403}}\ \textcolor{preprocessor}{\#define\ AT91C\_ADC\_RNPR\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFD8110\ )\ }\textcolor{comment}{/*\ (PDC\_ADC)\ Receive\ Next\ Pointer\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02404}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aad0066e0944197a569edfdf048b3e8fd}{02404}}\ \textcolor{preprocessor}{\#define\ AT91C\_ADC\_RNCR\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFD8114\ )\ }\textcolor{comment}{/*\ (PDC\_ADC)\ Receive\ Next\ Counter\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02405}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a29ebb54cad9b08d7dfe19c6b99334e3b}{02405}}\ \textcolor{preprocessor}{\#define\ AT91C\_ADC\_RPR\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFD8100\ )\ }\textcolor{comment}{/*\ (PDC\_ADC)\ Receive\ Pointer\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02406}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a9c04ee8fc091c56447bc576629f7422b}{02406}}\ \textcolor{preprocessor}{\#define\ AT91C\_ADC\_TCR\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFD810C\ )\ }\textcolor{comment}{/*\ (PDC\_ADC)\ Transmit\ Counter\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02407}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a3bccb57bed16072b4616f112c3694c88}{02407}}\ \textcolor{preprocessor}{\#define\ AT91C\_ADC\_TPR\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFD8108\ )\ }\textcolor{comment}{/*\ (PDC\_ADC)\ Transmit\ Pointer\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02408}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a001ab907b43f9ced9cba11a18977bd38}{02408}}\ \textcolor{preprocessor}{\#define\ AT91C\_ADC\_RCR\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFD8104\ )\ }\textcolor{comment}{/*\ (PDC\_ADC)\ Receive\ Counter\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02409}02409\ \textcolor{comment}{/*\ ==========\ Register\ definition\ for\ ADC\ peripheral\ ==========\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02410}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a22438fa7bedaa163f38fd9856d2ab7bf}{02410}}\ \textcolor{preprocessor}{\#define\ AT91C\_ADC\_CDR2\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFD8038\ )\ }\textcolor{comment}{/*\ (ADC)\ ADC\ Channel\ Data\ Register\ 2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02411}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ab9623ccab1e65740bbb37261556afee2}{02411}}\ \textcolor{preprocessor}{\#define\ AT91C\_ADC\_CDR3\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFD803C\ )\ }\textcolor{comment}{/*\ (ADC)\ ADC\ Channel\ Data\ Register\ 3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02412}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a6cb14877b6cc91908cbde4dece6e3aa7}{02412}}\ \textcolor{preprocessor}{\#define\ AT91C\_ADC\_CDR0\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFD8030\ )\ }\textcolor{comment}{/*\ (ADC)\ ADC\ Channel\ Data\ Register\ 0\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02413}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a592e6596725a224723b3cbc3ac0cfdf9}{02413}}\ \textcolor{preprocessor}{\#define\ AT91C\_ADC\_CDR5\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFD8044\ )\ }\textcolor{comment}{/*\ (ADC)\ ADC\ Channel\ Data\ Register\ 5\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02414}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a183514b7877b61f4d197a266f5fb3901}{02414}}\ \textcolor{preprocessor}{\#define\ AT91C\_ADC\_CHDR\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFD8014\ )\ }\textcolor{comment}{/*\ (ADC)\ ADC\ Channel\ Disable\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02415}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a00db6d32482d1a19ed2e52aabf3fac8b}{02415}}\ \textcolor{preprocessor}{\#define\ AT91C\_ADC\_SR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFD801C\ )\ }\textcolor{comment}{/*\ (ADC)\ ADC\ Status\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02416}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a559fa100fd18c7176033e1fdf7680d03}{02416}}\ \textcolor{preprocessor}{\#define\ AT91C\_ADC\_CDR4\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFD8040\ )\ }\textcolor{comment}{/*\ (ADC)\ ADC\ Channel\ Data\ Register\ 4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02417}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ad99e2dc67e83b6fa488479d1733eb48c}{02417}}\ \textcolor{preprocessor}{\#define\ AT91C\_ADC\_CDR1\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFD8034\ )\ }\textcolor{comment}{/*\ (ADC)\ ADC\ Channel\ Data\ Register\ 1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02418}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a5a9ed21be1e440d5b6a55b2ec769881b}{02418}}\ \textcolor{preprocessor}{\#define\ AT91C\_ADC\_LCDR\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFD8020\ )\ }\textcolor{comment}{/*\ (ADC)\ ADC\ Last\ Converted\ Data\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02419}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ad61c454c2163fd559a550e57438cc6d4}{02419}}\ \textcolor{preprocessor}{\#define\ AT91C\_ADC\_IDR\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFD8028\ )\ }\textcolor{comment}{/*\ (ADC)\ ADC\ Interrupt\ Disable\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02420}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a042dee2d556b39e4514ea78479fbf281}{02420}}\ \textcolor{preprocessor}{\#define\ AT91C\_ADC\_CR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFD8000\ )\ }\textcolor{comment}{/*\ (ADC)\ ADC\ Control\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02421}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ae6c61a5731118fb1d2e45ff8aa288d3c}{02421}}\ \textcolor{preprocessor}{\#define\ AT91C\_ADC\_CDR7\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFD804C\ )\ }\textcolor{comment}{/*\ (ADC)\ ADC\ Channel\ Data\ Register\ 7\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02422}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_acfb5724dd3b3c5cd2a6536f07b31fbcf}{02422}}\ \textcolor{preprocessor}{\#define\ AT91C\_ADC\_CDR6\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFD8048\ )\ }\textcolor{comment}{/*\ (ADC)\ ADC\ Channel\ Data\ Register\ 6\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02423}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a9313c0e3e66a87c7d7f060ad63f5a788}{02423}}\ \textcolor{preprocessor}{\#define\ AT91C\_ADC\_IER\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFD8024\ )\ }\textcolor{comment}{/*\ (ADC)\ ADC\ Interrupt\ Enable\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02424}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a073c7c22c54be83184c4d3a8e885ee5a}{02424}}\ \textcolor{preprocessor}{\#define\ AT91C\_ADC\_CHER\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFD8010\ )\ }\textcolor{comment}{/*\ (ADC)\ ADC\ Channel\ Enable\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02425}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ae0e58fc5c5066507fc970f44d871bf9b}{02425}}\ \textcolor{preprocessor}{\#define\ AT91C\_ADC\_CHSR\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFD8018\ )\ }\textcolor{comment}{/*\ (ADC)\ ADC\ Channel\ Status\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02426}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ae21657c56292665c73e3de92ff227f99}{02426}}\ \textcolor{preprocessor}{\#define\ AT91C\_ADC\_MR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFD8004\ )\ }\textcolor{comment}{/*\ (ADC)\ ADC\ Mode\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02427}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ae1a9f653c6d5cbf3dedf0744f7a7d0ac}{02427}}\ \textcolor{preprocessor}{\#define\ AT91C\_ADC\_IMR\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFD802C\ )\ }\textcolor{comment}{/*\ (ADC)\ ADC\ Interrupt\ Mask\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02428}02428\ \textcolor{comment}{/*\ ==========\ Register\ definition\ for\ PDC\_AES\ peripheral\ ==========\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02429}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a2430db01071f1d6431164589b84c1b6e}{02429}}\ \textcolor{preprocessor}{\#define\ AT91C\_AES\_TPR\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFA4108\ )\ }\textcolor{comment}{/*\ (PDC\_AES)\ Transmit\ Pointer\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02430}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a1c75aa90c4104c77acc173c09e733745}{02430}}\ \textcolor{preprocessor}{\#define\ AT91C\_AES\_PTCR\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFA4120\ )\ }\textcolor{comment}{/*\ (PDC\_AES)\ PDC\ Transfer\ Control\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02431}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_acba3cfefdb529236a38ce91103576404}{02431}}\ \textcolor{preprocessor}{\#define\ AT91C\_AES\_RNPR\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFA4110\ )\ }\textcolor{comment}{/*\ (PDC\_AES)\ Receive\ Next\ Pointer\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02432}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a75f0347869b41b1e28c32ff50123650b}{02432}}\ \textcolor{preprocessor}{\#define\ AT91C\_AES\_TNCR\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFA411C\ )\ }\textcolor{comment}{/*\ (PDC\_AES)\ Transmit\ Next\ Counter\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02433}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a2f6854fcd45cb6be115709343a1920f5}{02433}}\ \textcolor{preprocessor}{\#define\ AT91C\_AES\_TCR\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFA410C\ )\ }\textcolor{comment}{/*\ (PDC\_AES)\ Transmit\ Counter\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02434}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a5ea6c7d99224a939d8d21b901f83f799}{02434}}\ \textcolor{preprocessor}{\#define\ AT91C\_AES\_RCR\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFA4104\ )\ }\textcolor{comment}{/*\ (PDC\_AES)\ Receive\ Counter\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02435}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a87fe38d8f15759a045759bc5255e9b6d}{02435}}\ \textcolor{preprocessor}{\#define\ AT91C\_AES\_RNCR\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFA4114\ )\ }\textcolor{comment}{/*\ (PDC\_AES)\ Receive\ Next\ Counter\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02436}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a1edc3dc820a24aacc862e10c31d0b07b}{02436}}\ \textcolor{preprocessor}{\#define\ AT91C\_AES\_TNPR\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFA4118\ )\ }\textcolor{comment}{/*\ (PDC\_AES)\ Transmit\ Next\ Pointer\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02437}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a027c9b3e454afbc6713cd13dc58ccc98}{02437}}\ \textcolor{preprocessor}{\#define\ AT91C\_AES\_RPR\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFA4100\ )\ }\textcolor{comment}{/*\ (PDC\_AES)\ Receive\ Pointer\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02438}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aef202581cf4db383de4c0c430b67471e}{02438}}\ \textcolor{preprocessor}{\#define\ AT91C\_AES\_PTSR\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFA4124\ )\ }\textcolor{comment}{/*\ (PDC\_AES)\ PDC\ Transfer\ Status\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02439}02439\ \textcolor{comment}{/*\ ==========\ Register\ definition\ for\ AES\ peripheral\ ==========\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02440}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a3612d5e491bfce45d807637ecd0e7e9f}{02440}}\ \textcolor{preprocessor}{\#define\ AT91C\_AES\_IVxR\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFA4060\ )\ }\textcolor{comment}{/*\ (AES)\ Initialization\ Vector\ x\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02441}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a32b02e34900913286d245944748d2e1e}{02441}}\ \textcolor{preprocessor}{\#define\ AT91C\_AES\_MR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFA4004\ )\ }\textcolor{comment}{/*\ (AES)\ Mode\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02442}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ad8a369bdc803c629795d673b3f3a029e}{02442}}\ \textcolor{preprocessor}{\#define\ AT91C\_AES\_VR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFA40FC\ )\ }\textcolor{comment}{/*\ (AES)\ AES\ Version\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02443}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aef7c5e32afeb936ba3054fb3323dddad}{02443}}\ \textcolor{preprocessor}{\#define\ AT91C\_AES\_ODATAxR\ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFA4050\ )\ }\textcolor{comment}{/*\ (AES)\ Output\ Data\ x\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02444}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a0f706a8b040a999c43e7de553dff5392}{02444}}\ \textcolor{preprocessor}{\#define\ AT91C\_AES\_IDATAxR\ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFA4040\ )\ }\textcolor{comment}{/*\ (AES)\ Input\ Data\ x\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02445}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ac31cfc202570d19f5078ec14fc7f56ec}{02445}}\ \textcolor{preprocessor}{\#define\ AT91C\_AES\_CR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFA4000\ )\ }\textcolor{comment}{/*\ (AES)\ Control\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02446}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ad940386dc1fc86d26f4b4ed00d6a8372}{02446}}\ \textcolor{preprocessor}{\#define\ AT91C\_AES\_IDR\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFA4014\ )\ }\textcolor{comment}{/*\ (AES)\ Interrupt\ Disable\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02447}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a048d95c7aaa445f49ede3477d2c4ea96}{02447}}\ \textcolor{preprocessor}{\#define\ AT91C\_AES\_IMR\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFA4018\ )\ }\textcolor{comment}{/*\ (AES)\ Interrupt\ Mask\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02448}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a860a51aa2814b73c5943113808730069}{02448}}\ \textcolor{preprocessor}{\#define\ AT91C\_AES\_IER\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFA4010\ )\ }\textcolor{comment}{/*\ (AES)\ Interrupt\ Enable\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02449}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a0346a33eb0298e9f6779072a79abe2e3}{02449}}\ \textcolor{preprocessor}{\#define\ AT91C\_AES\_KEYWxR\ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFA4020\ )\ }\textcolor{comment}{/*\ (AES)\ Key\ Word\ x\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02450}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a946b865d3d04076aa9f75d072a8f0377}{02450}}\ \textcolor{preprocessor}{\#define\ AT91C\_AES\_ISR\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFA401C\ )\ }\textcolor{comment}{/*\ (AES)\ Interrupt\ Status\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02451}02451\ \textcolor{comment}{/*\ ==========\ Register\ definition\ for\ PDC\_TDES\ peripheral\ ==========\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02452}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a62ada5eb7c12592496d656ce29af0169}{02452}}\ \textcolor{preprocessor}{\#define\ AT91C\_TDES\_RNCR\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFA8114\ )\ }\textcolor{comment}{/*\ (PDC\_TDES)\ Receive\ Next\ Counter\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02453}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ae030a944322ae47aa701a524e1c0e9d1}{02453}}\ \textcolor{preprocessor}{\#define\ AT91C\_TDES\_TCR\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFA810C\ )\ }\textcolor{comment}{/*\ (PDC\_TDES)\ Transmit\ Counter\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02454}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a43c65e0740ae391e12a7861e3fc47f83}{02454}}\ \textcolor{preprocessor}{\#define\ AT91C\_TDES\_RCR\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFA8104\ )\ }\textcolor{comment}{/*\ (PDC\_TDES)\ Receive\ Counter\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02455}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a537fd7a96e9ee4087af824364ac7c68a}{02455}}\ \textcolor{preprocessor}{\#define\ AT91C\_TDES\_TNPR\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFA8118\ )\ }\textcolor{comment}{/*\ (PDC\_TDES)\ Transmit\ Next\ Pointer\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02456}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a61f3fb74165894657623305323349cc8}{02456}}\ \textcolor{preprocessor}{\#define\ AT91C\_TDES\_RNPR\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFA8110\ )\ }\textcolor{comment}{/*\ (PDC\_TDES)\ Receive\ Next\ Pointer\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02457}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a2b621cf62f73979cc9209de2aede09c2}{02457}}\ \textcolor{preprocessor}{\#define\ AT91C\_TDES\_RPR\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFA8100\ )\ }\textcolor{comment}{/*\ (PDC\_TDES)\ Receive\ Pointer\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02458}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a299cd73e0ae4143389b72fd27112d32d}{02458}}\ \textcolor{preprocessor}{\#define\ AT91C\_TDES\_TNCR\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFA811C\ )\ }\textcolor{comment}{/*\ (PDC\_TDES)\ Transmit\ Next\ Counter\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02459}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a05744a1d85175fc77a2f610899036f1e}{02459}}\ \textcolor{preprocessor}{\#define\ AT91C\_TDES\_TPR\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFA8108\ )\ }\textcolor{comment}{/*\ (PDC\_TDES)\ Transmit\ Pointer\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02460}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aa785767a83684cf80daf29aa72f74bad}{02460}}\ \textcolor{preprocessor}{\#define\ AT91C\_TDES\_PTSR\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFA8124\ )\ }\textcolor{comment}{/*\ (PDC\_TDES)\ PDC\ Transfer\ Status\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02461}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a150d9f8bc8dabcb815bf53e2d162d2d5}{02461}}\ \textcolor{preprocessor}{\#define\ AT91C\_TDES\_PTCR\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFA8120\ )\ }\textcolor{comment}{/*\ (PDC\_TDES)\ PDC\ Transfer\ Control\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02462}02462\ \textcolor{comment}{/*\ ==========\ Register\ definition\ for\ TDES\ peripheral\ ==========\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02463}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aec67b1bb70b34174c217c4e8b4be87f7}{02463}}\ \textcolor{preprocessor}{\#define\ AT91C\_TDES\_KEY2WxR\ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFA8028\ )\ }\textcolor{comment}{/*\ (TDES)\ Key\ 2\ Word\ x\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02464}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ad313a061fa6535cce88bfb7be85afb7f}{02464}}\ \textcolor{preprocessor}{\#define\ AT91C\_TDES\_KEY3WxR\ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFA8030\ )\ }\textcolor{comment}{/*\ (TDES)\ Key\ 3\ Word\ x\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02465}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aee54878ff2fbec3f7a7d490e69059e1d}{02465}}\ \textcolor{preprocessor}{\#define\ AT91C\_TDES\_IDR\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFA8014\ )\ }\textcolor{comment}{/*\ (TDES)\ Interrupt\ Disable\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02466}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ac205baf8e33ec082ccf10371fb6be5d7}{02466}}\ \textcolor{preprocessor}{\#define\ AT91C\_TDES\_VR\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFA80FC\ )\ }\textcolor{comment}{/*\ (TDES)\ TDES\ Version\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02467}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a39267cefc5664ca9797369d9f22c9f3a}{02467}}\ \textcolor{preprocessor}{\#define\ AT91C\_TDES\_IVxR\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFA8060\ )\ }\textcolor{comment}{/*\ (TDES)\ Initialization\ Vector\ x\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02468}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a8dc9d7226363dfb759da53c8a603e639}{02468}}\ \textcolor{preprocessor}{\#define\ AT91C\_TDES\_ODATAxR\ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFA8050\ )\ }\textcolor{comment}{/*\ (TDES)\ Output\ Data\ x\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02469}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_abd588f46481cae110e3ce749f3a10dc9}{02469}}\ \textcolor{preprocessor}{\#define\ AT91C\_TDES\_IMR\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFA8018\ )\ }\textcolor{comment}{/*\ (TDES)\ Interrupt\ Mask\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02470}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a25af00b40bd48773ce174469094bcd6e}{02470}}\ \textcolor{preprocessor}{\#define\ AT91C\_TDES\_MR\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFA8004\ )\ }\textcolor{comment}{/*\ (TDES)\ Mode\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02471}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a83abfb711d89001d93b116d5301ff0f9}{02471}}\ \textcolor{preprocessor}{\#define\ AT91C\_TDES\_CR\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFA8000\ )\ }\textcolor{comment}{/*\ (TDES)\ Control\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02472}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ab9da040c38ba7dbfaa2432a07b1e567a}{02472}}\ \textcolor{preprocessor}{\#define\ AT91C\_TDES\_IER\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFA8010\ )\ }\textcolor{comment}{/*\ (TDES)\ Interrupt\ Enable\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02473}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a1f4be225e66480bbdfe0dc74ca11875b}{02473}}\ \textcolor{preprocessor}{\#define\ AT91C\_TDES\_ISR\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFA801C\ )\ }\textcolor{comment}{/*\ (TDES)\ Interrupt\ Status\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02474}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a12fbd6ac9d3a98d54f041a06ab941c79}{02474}}\ \textcolor{preprocessor}{\#define\ AT91C\_TDES\_IDATAxR\ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFA8040\ )\ }\textcolor{comment}{/*\ (TDES)\ Input\ Data\ x\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02475}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a126e73b31bb2b887983ecb51d0785f83}{02475}}\ \textcolor{preprocessor}{\#define\ AT91C\_TDES\_KEY1WxR\ \ \ \ \ \ \ \ \ (\ (\ AT91\_REG\ *\ )\ 0xFFFA8020\ )\ }\textcolor{comment}{/*\ (TDES)\ Key\ 1\ Word\ x\ Register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02476}02476\ }
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02477}02477\ \textcolor{comment}{/*\ *****************************************************************************\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02478}02478\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PIO\ DEFINITIONS\ FOR\ AT91SAM7X256\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02479}02479\ \textcolor{comment}{/*\ *****************************************************************************\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02480}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aeea54d22764c1f8519e7e7418e99fee1}{02480}}\ \textcolor{preprocessor}{\#define\ AT91C\_PIO\_PA0\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 1\ <<\ 0\ )\ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Pin\ Controlled\ by\ PA0\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02481}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ae764e856a943edff9ba4ead9c1b6559d}{02481}}\ \textcolor{preprocessor}{\#define\ AT91C\_PA0\_RXD0\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ AT91C\_PIO\_PA0\ )\ \ }\textcolor{comment}{/*\ \ USART\ 0\ Receive\ Data\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02482}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a522269fc45e31f4d04bcc5b1c2a5d425}{02482}}\ \textcolor{preprocessor}{\#define\ AT91C\_PIO\_PA1\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 1\ <<\ 1\ )\ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Pin\ Controlled\ by\ PA1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02483}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aac99f66c86c155a7f73ff8cb74fc7f04}{02483}}\ \textcolor{preprocessor}{\#define\ AT91C\_PA1\_TXD0\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ AT91C\_PIO\_PA1\ )\ \ }\textcolor{comment}{/*\ \ USART\ 0\ Transmit\ Data\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02484}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ae235237779e93d17ad5c39b8c9031c18}{02484}}\ \textcolor{preprocessor}{\#define\ AT91C\_PIO\_PA10\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 1\ <<\ 10\ )\ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Pin\ Controlled\ by\ PA10\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02485}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aa8ff70af346a5eb2f560bb9e82748aec}{02485}}\ \textcolor{preprocessor}{\#define\ AT91C\_PA10\_TWD\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ AT91C\_PIO\_PA10\ )\ }\textcolor{comment}{/*\ \ TWI\ Two-\/wire\ Serial\ Data\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02486}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a39be3ba7ad9039551771e69e311a231a}{02486}}\ \textcolor{preprocessor}{\#define\ AT91C\_PIO\_PA11\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 1\ <<\ 11\ )\ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Pin\ Controlled\ by\ PA11\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02487}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a08b7ff9a16b1079702deddb598c005ec}{02487}}\ \textcolor{preprocessor}{\#define\ AT91C\_PA11\_TWCK\ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ AT91C\_PIO\_PA11\ )\ }\textcolor{comment}{/*\ \ TWI\ Two-\/wire\ Serial\ Clock\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02488}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a080ecb6380a731bc7de865a96dacf6ff}{02488}}\ \textcolor{preprocessor}{\#define\ AT91C\_PIO\_PA12\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 1\ <<\ 12\ )\ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Pin\ Controlled\ by\ PA12\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02489}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ad0a9a05d93b896704ba3387bfbb1a3bd}{02489}}\ \textcolor{preprocessor}{\#define\ AT91C\_PA12\_NPCS00\ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ AT91C\_PIO\_PA12\ )\ }\textcolor{comment}{/*\ \ SPI\ 0\ Peripheral\ Chip\ Select\ 0\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02490}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a862f67ef82068efbfb0c9eee3ce1a09a}{02490}}\ \textcolor{preprocessor}{\#define\ AT91C\_PIO\_PA13\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 1\ <<\ 13\ )\ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Pin\ Controlled\ by\ PA13\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02491}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a574d04e1674a60cd972ec220f370558d}{02491}}\ \textcolor{preprocessor}{\#define\ AT91C\_PA13\_NPCS01\ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ AT91C\_PIO\_PA13\ )\ }\textcolor{comment}{/*\ \ SPI\ 0\ Peripheral\ Chip\ Select\ 1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02492}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a93fb6820b59623acd71f0e5720d6df8c}{02492}}\ \textcolor{preprocessor}{\#define\ AT91C\_PA13\_PCK1\ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ AT91C\_PIO\_PA13\ )\ }\textcolor{comment}{/*\ \ PMC\ Programmable\ Clock\ Output\ 1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02493}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ab106d256f2373c4b8954adcadad53eca}{02493}}\ \textcolor{preprocessor}{\#define\ AT91C\_PIO\_PA14\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 1\ <<\ 14\ )\ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Pin\ Controlled\ by\ PA14\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02494}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a8a3639adb2dc4705b42ab57eef2aaab3}{02494}}\ \textcolor{preprocessor}{\#define\ AT91C\_PA14\_NPCS02\ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ AT91C\_PIO\_PA14\ )\ }\textcolor{comment}{/*\ \ SPI\ 0\ Peripheral\ Chip\ Select\ 2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02495}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_af2c42bcc045e0f46301dcdd239b0177d}{02495}}\ \textcolor{preprocessor}{\#define\ AT91C\_PA14\_IRQ1\ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ AT91C\_PIO\_PA14\ )\ }\textcolor{comment}{/*\ \ External\ Interrupt\ 1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02496}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a80e8b61485c6d998cf7254a355562d69}{02496}}\ \textcolor{preprocessor}{\#define\ AT91C\_PIO\_PA15\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 1\ <<\ 15\ )\ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Pin\ Controlled\ by\ PA15\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02497}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a610ee720a25766a546d9d0a87f73f32f}{02497}}\ \textcolor{preprocessor}{\#define\ AT91C\_PA15\_NPCS03\ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ AT91C\_PIO\_PA15\ )\ }\textcolor{comment}{/*\ \ SPI\ 0\ Peripheral\ Chip\ Select\ 3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02498}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_adfb4c0d203a0906b44107952f7c809fa}{02498}}\ \textcolor{preprocessor}{\#define\ AT91C\_PA15\_TCLK2\ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ AT91C\_PIO\_PA15\ )\ }\textcolor{comment}{/*\ \ Timer\ Counter\ 2\ external\ clock\ input\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02499}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a133ac8b6b912d98c131fc86829208e37}{02499}}\ \textcolor{preprocessor}{\#define\ AT91C\_PIO\_PA16\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 1\ <<\ 16\ )\ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Pin\ Controlled\ by\ PA16\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02500}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ab41a0f0eaf7f4e79a18ec3f9a102c670}{02500}}\ \textcolor{preprocessor}{\#define\ AT91C\_PA16\_MISO0\ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ AT91C\_PIO\_PA16\ )\ }\textcolor{comment}{/*\ \ SPI\ 0\ Master\ In\ Slave\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02501}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aa2427a5211cf4003560a5f56ff04ea00}{02501}}\ \textcolor{preprocessor}{\#define\ AT91C\_PIO\_PA17\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 1\ <<\ 17\ )\ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Pin\ Controlled\ by\ PA17\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02502}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ad1b14f79f81cae8dbf8aca28ff29e3d4}{02502}}\ \textcolor{preprocessor}{\#define\ AT91C\_PA17\_MOSI0\ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ AT91C\_PIO\_PA17\ )\ }\textcolor{comment}{/*\ \ SPI\ 0\ Master\ Out\ Slave\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02503}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a638521370866f7680dd90859c1ba08fe}{02503}}\ \textcolor{preprocessor}{\#define\ AT91C\_PIO\_PA18\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 1\ <<\ 18\ )\ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Pin\ Controlled\ by\ PA18\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02504}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a2c441c0e1ca371da296d3ed86b450f40}{02504}}\ \textcolor{preprocessor}{\#define\ AT91C\_PA18\_SPCK0\ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ AT91C\_PIO\_PA18\ )\ }\textcolor{comment}{/*\ \ SPI\ 0\ Serial\ Clock\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02505}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aca5c14239b907072066cf81421a5b885}{02505}}\ \textcolor{preprocessor}{\#define\ AT91C\_PIO\_PA19\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 1\ <<\ 19\ )\ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Pin\ Controlled\ by\ PA19\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02506}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ad8f4e515f6b85290895267200a99995f}{02506}}\ \textcolor{preprocessor}{\#define\ AT91C\_PA19\_CANRX\ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ AT91C\_PIO\_PA19\ )\ }\textcolor{comment}{/*\ \ CAN\ Receive\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02507}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a04c1f6628e573d3e5be119da42e8920f}{02507}}\ \textcolor{preprocessor}{\#define\ AT91C\_PIO\_PA2\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 1\ <<\ 2\ )\ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Pin\ Controlled\ by\ PA2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02508}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aca9f42f91351c6fa201e4b646d18551c}{02508}}\ \textcolor{preprocessor}{\#define\ AT91C\_PA2\_SCK0\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ AT91C\_PIO\_PA2\ )\ \ }\textcolor{comment}{/*\ \ USART\ 0\ Serial\ Clock\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02509}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a0ebd416b71c12288461fedb9e82c3c44}{02509}}\ \textcolor{preprocessor}{\#define\ AT91C\_PA2\_NPCS11\ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ AT91C\_PIO\_PA2\ )\ \ }\textcolor{comment}{/*\ \ SPI\ 1\ Peripheral\ Chip\ Select\ 1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02510}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a8a4416e6288f30100352d997d3e0958c}{02510}}\ \textcolor{preprocessor}{\#define\ AT91C\_PIO\_PA20\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 1\ <<\ 20\ )\ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Pin\ Controlled\ by\ PA20\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02511}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a91c59ce5351a7310dd5840ef6a18741f}{02511}}\ \textcolor{preprocessor}{\#define\ AT91C\_PA20\_CANTX\ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ AT91C\_PIO\_PA20\ )\ }\textcolor{comment}{/*\ \ CAN\ Transmit\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02512}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a1f938aecf684443fe5cc29cfde5c9766}{02512}}\ \textcolor{preprocessor}{\#define\ AT91C\_PIO\_PA21\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 1\ <<\ 21\ )\ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Pin\ Controlled\ by\ PA21\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02513}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a018080f19b0b6287e71f2c92b7793019}{02513}}\ \textcolor{preprocessor}{\#define\ AT91C\_PA21\_TF\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ AT91C\_PIO\_PA21\ )\ }\textcolor{comment}{/*\ \ SSC\ Transmit\ Frame\ Sync\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02514}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a77f72b5d4d70ab6a33279ea10e593b9a}{02514}}\ \textcolor{preprocessor}{\#define\ AT91C\_PA21\_NPCS10\ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ AT91C\_PIO\_PA21\ )\ }\textcolor{comment}{/*\ \ SPI\ 1\ Peripheral\ Chip\ Select\ 0\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02515}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a9a605b68cdbe4ae1729fc9b4be7dad4f}{02515}}\ \textcolor{preprocessor}{\#define\ AT91C\_PIO\_PA22\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 1\ <<\ 22\ )\ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Pin\ Controlled\ by\ PA22\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02516}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ad5bff835705233273e3207092daf7605}{02516}}\ \textcolor{preprocessor}{\#define\ AT91C\_PA22\_TK\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ AT91C\_PIO\_PA22\ )\ }\textcolor{comment}{/*\ \ SSC\ Transmit\ Clock\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02517}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aff630cb234bce583dd141a36415e2112}{02517}}\ \textcolor{preprocessor}{\#define\ AT91C\_PA22\_SPCK1\ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ AT91C\_PIO\_PA22\ )\ }\textcolor{comment}{/*\ \ SPI\ 1\ Serial\ Clock\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02518}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a5b2f60a820cda3a1550d66f78f57f549}{02518}}\ \textcolor{preprocessor}{\#define\ AT91C\_PIO\_PA23\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 1\ <<\ 23\ )\ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Pin\ Controlled\ by\ PA23\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02519}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a97c080022627cdb30e4842bd5fc676f1}{02519}}\ \textcolor{preprocessor}{\#define\ AT91C\_PA23\_TD\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ AT91C\_PIO\_PA23\ )\ }\textcolor{comment}{/*\ \ SSC\ Transmit\ data\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02520}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a2c8dce0903033f099e75c9889128e1f4}{02520}}\ \textcolor{preprocessor}{\#define\ AT91C\_PA23\_MOSI1\ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ AT91C\_PIO\_PA23\ )\ }\textcolor{comment}{/*\ \ SPI\ 1\ Master\ Out\ Slave\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02521}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_adb532ae4b7a34d41f7a436a3125eccec}{02521}}\ \textcolor{preprocessor}{\#define\ AT91C\_PIO\_PA24\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 1\ <<\ 24\ )\ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Pin\ Controlled\ by\ PA24\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02522}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a44fc196f2f3c60c4afa8c9e1e86294b8}{02522}}\ \textcolor{preprocessor}{\#define\ AT91C\_PA24\_RD\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ AT91C\_PIO\_PA24\ )\ }\textcolor{comment}{/*\ \ SSC\ Receive\ Data\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02523}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a2d05ab6c430aa86b21d704056b5239a6}{02523}}\ \textcolor{preprocessor}{\#define\ AT91C\_PA24\_MISO1\ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ AT91C\_PIO\_PA24\ )\ }\textcolor{comment}{/*\ \ SPI\ 1\ Master\ In\ Slave\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02524}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a305975cc37d59ebe61dc6b7f9cbd3063}{02524}}\ \textcolor{preprocessor}{\#define\ AT91C\_PIO\_PA25\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 1\ <<\ 25\ )\ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Pin\ Controlled\ by\ PA25\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02525}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a3d8582492b6117857cebd8028749cfba}{02525}}\ \textcolor{preprocessor}{\#define\ AT91C\_PA25\_RK\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ AT91C\_PIO\_PA25\ )\ }\textcolor{comment}{/*\ \ SSC\ Receive\ Clock\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02526}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_afb2fdffcba2d13815013bead9298e9f8}{02526}}\ \textcolor{preprocessor}{\#define\ AT91C\_PA25\_NPCS11\ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ AT91C\_PIO\_PA25\ )\ }\textcolor{comment}{/*\ \ SPI\ 1\ Peripheral\ Chip\ Select\ 1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02527}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a3debdc9672c6df1bfd6224835c2331ce}{02527}}\ \textcolor{preprocessor}{\#define\ AT91C\_PIO\_PA26\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 1\ <<\ 26\ )\ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Pin\ Controlled\ by\ PA26\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02528}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a94e49c3b0e52be85c8b4bf4b27f5a87e}{02528}}\ \textcolor{preprocessor}{\#define\ AT91C\_PA26\_RF\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ AT91C\_PIO\_PA26\ )\ }\textcolor{comment}{/*\ \ SSC\ Receive\ Frame\ Sync\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02529}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a32338fe557537707fc36c979d9fc49fa}{02529}}\ \textcolor{preprocessor}{\#define\ AT91C\_PA26\_NPCS12\ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ AT91C\_PIO\_PA26\ )\ }\textcolor{comment}{/*\ \ SPI\ 1\ Peripheral\ Chip\ Select\ 2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02530}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a76530ab67e450e55c18f790f43f16a7c}{02530}}\ \textcolor{preprocessor}{\#define\ AT91C\_PIO\_PA27\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 1\ <<\ 27\ )\ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Pin\ Controlled\ by\ PA27\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02531}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ac9b34f47acfce504eb2ec27640958bb2}{02531}}\ \textcolor{preprocessor}{\#define\ AT91C\_PA27\_DRXD\ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ AT91C\_PIO\_PA27\ )\ }\textcolor{comment}{/*\ \ DBGU\ Debug\ Receive\ Data\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02532}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a7514c6e771f3c319af4797a80412b2c7}{02532}}\ \textcolor{preprocessor}{\#define\ AT91C\_PA27\_PCK3\ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ AT91C\_PIO\_PA27\ )\ }\textcolor{comment}{/*\ \ PMC\ Programmable\ Clock\ Output\ 3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02533}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_afc03a891232129aa4e694419b6227ef7}{02533}}\ \textcolor{preprocessor}{\#define\ AT91C\_PIO\_PA28\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 1\ <<\ 28\ )\ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Pin\ Controlled\ by\ PA28\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02534}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_acb48bef4831aa866de4c53808dc2a965}{02534}}\ \textcolor{preprocessor}{\#define\ AT91C\_PA28\_DTXD\ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ AT91C\_PIO\_PA28\ )\ }\textcolor{comment}{/*\ \ DBGU\ Debug\ Transmit\ Data\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02535}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a23c662ae5654da8fdc81785799632ee1}{02535}}\ \textcolor{preprocessor}{\#define\ AT91C\_PIO\_PA29\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 1\ <<\ 29\ )\ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Pin\ Controlled\ by\ PA29\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02536}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_acce1fd83fdf75fd3812c050bfa6a59cf}{02536}}\ \textcolor{preprocessor}{\#define\ AT91C\_PA29\_FIQ\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ AT91C\_PIO\_PA29\ )\ }\textcolor{comment}{/*\ \ AIC\ Fast\ Interrupt\ Input\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02537}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_adf9e93c9b98220d3e43c0e2d02ab7536}{02537}}\ \textcolor{preprocessor}{\#define\ AT91C\_PA29\_NPCS13\ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ AT91C\_PIO\_PA29\ )\ }\textcolor{comment}{/*\ \ SPI\ 1\ Peripheral\ Chip\ Select\ 3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02538}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aa093f6b38813c359c8f91c6b7ba656a9}{02538}}\ \textcolor{preprocessor}{\#define\ AT91C\_PIO\_PA3\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 1\ <<\ 3\ )\ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Pin\ Controlled\ by\ PA3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02539}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a26acec51368196e01512e75f476a0db4}{02539}}\ \textcolor{preprocessor}{\#define\ AT91C\_PA3\_RTS0\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ AT91C\_PIO\_PA3\ )\ \ }\textcolor{comment}{/*\ \ USART\ 0\ Ready\ To\ Send\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02540}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_abd98a3a9b0be3c17caac67359f579048}{02540}}\ \textcolor{preprocessor}{\#define\ AT91C\_PA3\_NPCS12\ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ AT91C\_PIO\_PA3\ )\ \ }\textcolor{comment}{/*\ \ SPI\ 1\ Peripheral\ Chip\ Select\ 2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02541}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a4a4adbd2483d8f529366a2e7472172c8}{02541}}\ \textcolor{preprocessor}{\#define\ AT91C\_PIO\_PA30\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 1\ <<\ 30\ )\ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Pin\ Controlled\ by\ PA30\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02542}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a5706beca47b0dead64a9bbf403992058}{02542}}\ \textcolor{preprocessor}{\#define\ AT91C\_PA30\_IRQ0\ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ AT91C\_PIO\_PA30\ )\ }\textcolor{comment}{/*\ \ External\ Interrupt\ 0\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02543}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a704e369faafba3cd58c5736b5bd38518}{02543}}\ \textcolor{preprocessor}{\#define\ AT91C\_PA30\_PCK2\ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ AT91C\_PIO\_PA30\ )\ }\textcolor{comment}{/*\ \ PMC\ Programmable\ Clock\ Output\ 2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02544}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a5ca57e2345a5a38d158ea8e56b83b23f}{02544}}\ \textcolor{preprocessor}{\#define\ AT91C\_PIO\_PA4\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 1\ <<\ 4\ )\ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Pin\ Controlled\ by\ PA4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02545}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a484b4c239750f95ed7aa05f1d23c8fb2}{02545}}\ \textcolor{preprocessor}{\#define\ AT91C\_PA4\_CTS0\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ AT91C\_PIO\_PA4\ )\ \ }\textcolor{comment}{/*\ \ USART\ 0\ Clear\ To\ Send\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02546}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aa9d813936077ad520f7dc8585b1ef6b2}{02546}}\ \textcolor{preprocessor}{\#define\ AT91C\_PA4\_NPCS13\ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ AT91C\_PIO\_PA4\ )\ \ }\textcolor{comment}{/*\ \ SPI\ 1\ Peripheral\ Chip\ Select\ 3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02547}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a5096171be0ea590a81beb2aadb9dba29}{02547}}\ \textcolor{preprocessor}{\#define\ AT91C\_PIO\_PA5\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 1\ <<\ 5\ )\ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Pin\ Controlled\ by\ PA5\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02548}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a825d8b89bd38a737738c530601771730}{02548}}\ \textcolor{preprocessor}{\#define\ AT91C\_PA5\_RXD1\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ AT91C\_PIO\_PA5\ )\ \ }\textcolor{comment}{/*\ \ USART\ 1\ Receive\ Data\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02549}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_adde445b47732bff0955f9b79a65c2abb}{02549}}\ \textcolor{preprocessor}{\#define\ AT91C\_PIO\_PA6\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 1\ <<\ 6\ )\ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Pin\ Controlled\ by\ PA6\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02550}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a0209f67360ef8515ecf5127b1ce7ada2}{02550}}\ \textcolor{preprocessor}{\#define\ AT91C\_PA6\_TXD1\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ AT91C\_PIO\_PA6\ )\ \ }\textcolor{comment}{/*\ \ USART\ 1\ Transmit\ Data\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02551}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a92630fd5d17ea2d00d53d02ea400907d}{02551}}\ \textcolor{preprocessor}{\#define\ AT91C\_PIO\_PA7\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 1\ <<\ 7\ )\ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Pin\ Controlled\ by\ PA7\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02552}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_af7f82bc7c701d5d0b459a18bf690334c}{02552}}\ \textcolor{preprocessor}{\#define\ AT91C\_PA7\_SCK1\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ AT91C\_PIO\_PA7\ )\ \ }\textcolor{comment}{/*\ \ USART\ 1\ Serial\ Clock\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02553}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a2b1df832272aa8e1f58266b5b3d246f8}{02553}}\ \textcolor{preprocessor}{\#define\ AT91C\_PA7\_NPCS01\ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ AT91C\_PIO\_PA7\ )\ \ }\textcolor{comment}{/*\ \ SPI\ 0\ Peripheral\ Chip\ Select\ 1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02554}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ae943dc78ec9df64f417a87c83348b235}{02554}}\ \textcolor{preprocessor}{\#define\ AT91C\_PIO\_PA8\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 1\ <<\ 8\ )\ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Pin\ Controlled\ by\ PA8\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02555}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a3dc48a217dd653c2d8c50396f9a53189}{02555}}\ \textcolor{preprocessor}{\#define\ AT91C\_PA8\_RTS1\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ AT91C\_PIO\_PA8\ )\ \ }\textcolor{comment}{/*\ \ USART\ 1\ Ready\ To\ Send\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02556}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a0a2c133274893b751286aced05a13b02}{02556}}\ \textcolor{preprocessor}{\#define\ AT91C\_PA8\_NPCS02\ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ AT91C\_PIO\_PA8\ )\ \ }\textcolor{comment}{/*\ \ SPI\ 0\ Peripheral\ Chip\ Select\ 2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02557}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a4b0a25fca6be57889ba1ebb18c79433a}{02557}}\ \textcolor{preprocessor}{\#define\ AT91C\_PIO\_PA9\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 1\ <<\ 9\ )\ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Pin\ Controlled\ by\ PA9\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02558}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a1c0e5e7b59e359eedb5de2b7e1d0eae9}{02558}}\ \textcolor{preprocessor}{\#define\ AT91C\_PA9\_CTS1\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ AT91C\_PIO\_PA9\ )\ \ }\textcolor{comment}{/*\ \ USART\ 1\ Clear\ To\ Send\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02559}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aff04ce9cf2343f0b6b7aa9a7437c34e6}{02559}}\ \textcolor{preprocessor}{\#define\ AT91C\_PA9\_NPCS03\ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ AT91C\_PIO\_PA9\ )\ \ }\textcolor{comment}{/*\ \ SPI\ 0\ Peripheral\ Chip\ Select\ 3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02560}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a9c49162ad35940cb64b6e686591bfaef}{02560}}\ \textcolor{preprocessor}{\#define\ AT91C\_PIO\_PB0\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 1\ <<\ 0\ )\ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Pin\ Controlled\ by\ PB0\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02561}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a937c91bac92d19d12f2a89602b0ca4e7}{02561}}\ \textcolor{preprocessor}{\#define\ AT91C\_PB0\_ETXCK\_EREFCK\ \ \ \ (\ (\ unsigned\ int\ )\ AT91C\_PIO\_PB0\ )\ \ }\textcolor{comment}{/*\ \ Ethernet\ MAC\ Transmit\ Clock/Reference\ Clock\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02562}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a53a8ab0a5645f035240facbd64d7ac0f}{02562}}\ \textcolor{preprocessor}{\#define\ AT91C\_PB0\_PCK0\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ AT91C\_PIO\_PB0\ )\ \ }\textcolor{comment}{/*\ \ PMC\ Programmable\ Clock\ Output\ 0\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02563}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a5d6b3145a747949d84b5aae408a96a8a}{02563}}\ \textcolor{preprocessor}{\#define\ AT91C\_PIO\_PB1\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 1\ <<\ 1\ )\ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Pin\ Controlled\ by\ PB1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02564}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a20b5722e7d37c844a7451c37b1504b4e}{02564}}\ \textcolor{preprocessor}{\#define\ AT91C\_PB1\_ETXEN\ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ AT91C\_PIO\_PB1\ )\ \ }\textcolor{comment}{/*\ \ Ethernet\ MAC\ Transmit\ Enable\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02565}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a3bc62ade214eebfa2a41f66e8fd90fac}{02565}}\ \textcolor{preprocessor}{\#define\ AT91C\_PIO\_PB10\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 1\ <<\ 10\ )\ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Pin\ Controlled\ by\ PB10\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02566}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aa35adb751b7e4b031183e708cc9d565f}{02566}}\ \textcolor{preprocessor}{\#define\ AT91C\_PB10\_ETX2\ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ AT91C\_PIO\_PB10\ )\ }\textcolor{comment}{/*\ \ Ethernet\ MAC\ Transmit\ Data\ 2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02567}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a72c809318aef5101a008e2c11189babb}{02567}}\ \textcolor{preprocessor}{\#define\ AT91C\_PB10\_NPCS11\ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ AT91C\_PIO\_PB10\ )\ }\textcolor{comment}{/*\ \ SPI\ 1\ Peripheral\ Chip\ Select\ 1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02568}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ae5c36c58855d19f3bfb4ff84be50a75a}{02568}}\ \textcolor{preprocessor}{\#define\ AT91C\_PIO\_PB11\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 1\ <<\ 11\ )\ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Pin\ Controlled\ by\ PB11\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02569}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a40f376d90d085bb063e5fb866adf82a6}{02569}}\ \textcolor{preprocessor}{\#define\ AT91C\_PB11\_ETX3\ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ AT91C\_PIO\_PB11\ )\ }\textcolor{comment}{/*\ \ Ethernet\ MAC\ Transmit\ Data\ 3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02570}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ad21cde681bc73af5e6827767ae4d2cb1}{02570}}\ \textcolor{preprocessor}{\#define\ AT91C\_PB11\_NPCS12\ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ AT91C\_PIO\_PB11\ )\ }\textcolor{comment}{/*\ \ SPI\ 1\ Peripheral\ Chip\ Select\ 2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02571}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a437896a6c8170191e425354d906fc327}{02571}}\ \textcolor{preprocessor}{\#define\ AT91C\_PIO\_PB12\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 1\ <<\ 12\ )\ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Pin\ Controlled\ by\ PB12\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02572}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_af68bcf01606409ed35ea155a32546317}{02572}}\ \textcolor{preprocessor}{\#define\ AT91C\_PB12\_ETXER\ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ AT91C\_PIO\_PB12\ )\ }\textcolor{comment}{/*\ \ Ethernet\ MAC\ Transmit\ Coding\ Error\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02573}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a995a60fa5238e3c0c34e0c4dcba91e89}{02573}}\ \textcolor{preprocessor}{\#define\ AT91C\_PB12\_TCLK0\ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ AT91C\_PIO\_PB12\ )\ }\textcolor{comment}{/*\ \ Timer\ Counter\ 0\ external\ clock\ input\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02574}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a95ebf081e6824fda1771a0f9185bed7b}{02574}}\ \textcolor{preprocessor}{\#define\ AT91C\_PIO\_PB13\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 1\ <<\ 13\ )\ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Pin\ Controlled\ by\ PB13\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02575}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a555160be722aa7c2431fa43bf8b04b6e}{02575}}\ \textcolor{preprocessor}{\#define\ AT91C\_PB13\_ERX2\ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ AT91C\_PIO\_PB13\ )\ }\textcolor{comment}{/*\ \ Ethernet\ MAC\ Receive\ Data\ 2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02576}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ae94b375c3fe86f0785bc05f66d3f19e1}{02576}}\ \textcolor{preprocessor}{\#define\ AT91C\_PB13\_NPCS01\ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ AT91C\_PIO\_PB13\ )\ }\textcolor{comment}{/*\ \ SPI\ 0\ Peripheral\ Chip\ Select\ 1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02577}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a782e45f91d47d3f1177dfcaf43274cea}{02577}}\ \textcolor{preprocessor}{\#define\ AT91C\_PIO\_PB14\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 1\ <<\ 14\ )\ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Pin\ Controlled\ by\ PB14\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02578}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a78e89a5af8e8d58c2450630f0104463c}{02578}}\ \textcolor{preprocessor}{\#define\ AT91C\_PB14\_ERX3\ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ AT91C\_PIO\_PB14\ )\ }\textcolor{comment}{/*\ \ Ethernet\ MAC\ Receive\ Data\ 3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02579}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a4447fa3c87b9eb9a092a3ed8d607f400}{02579}}\ \textcolor{preprocessor}{\#define\ AT91C\_PB14\_NPCS02\ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ AT91C\_PIO\_PB14\ )\ }\textcolor{comment}{/*\ \ SPI\ 0\ Peripheral\ Chip\ Select\ 2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02580}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a84584b943c259767dc412b89ada582fb}{02580}}\ \textcolor{preprocessor}{\#define\ AT91C\_PIO\_PB15\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 1\ <<\ 15\ )\ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Pin\ Controlled\ by\ PB15\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02581}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_abdb336825186033e917dbe0c272a6071}{02581}}\ \textcolor{preprocessor}{\#define\ AT91C\_PB15\_ERXDV\ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ AT91C\_PIO\_PB15\ )\ }\textcolor{comment}{/*\ \ Ethernet\ MAC\ Receive\ Data\ Valid\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02582}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a49fdd539a8aee37257910a7e71b39618}{02582}}\ \textcolor{preprocessor}{\#define\ AT91C\_PIO\_PB16\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 1\ <<\ 16\ )\ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Pin\ Controlled\ by\ PB16\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02583}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a1f0696ffeab28566f00561524c09e0db}{02583}}\ \textcolor{preprocessor}{\#define\ AT91C\_PB16\_ECOL\ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ AT91C\_PIO\_PB16\ )\ }\textcolor{comment}{/*\ \ Ethernet\ MAC\ Collision\ Detected\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02584}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aba7bf4fc26911dff173698e6e93d92b8}{02584}}\ \textcolor{preprocessor}{\#define\ AT91C\_PB16\_NPCS13\ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ AT91C\_PIO\_PB16\ )\ }\textcolor{comment}{/*\ \ SPI\ 1\ Peripheral\ Chip\ Select\ 3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02585}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aede99e037b024330b5986083a7c38e0c}{02585}}\ \textcolor{preprocessor}{\#define\ AT91C\_PIO\_PB17\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 1\ <<\ 17\ )\ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Pin\ Controlled\ by\ PB17\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02586}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a39ed5f3a29278bbdf86bb380dfbc92a2}{02586}}\ \textcolor{preprocessor}{\#define\ AT91C\_PB17\_ERXCK\ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ AT91C\_PIO\_PB17\ )\ }\textcolor{comment}{/*\ \ Ethernet\ MAC\ Receive\ Clock\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02587}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_abc4e9c9b9a48d6eaf7ea5358cd28a66a}{02587}}\ \textcolor{preprocessor}{\#define\ AT91C\_PB17\_NPCS03\ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ AT91C\_PIO\_PB17\ )\ }\textcolor{comment}{/*\ \ SPI\ 0\ Peripheral\ Chip\ Select\ 3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02588}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a82ad77d8a572bc52b0a3710ee11e1a6a}{02588}}\ \textcolor{preprocessor}{\#define\ AT91C\_PIO\_PB18\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 1\ <<\ 18\ )\ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Pin\ Controlled\ by\ PB18\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02589}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aaf25ee215d34b0f2f17074c32fe81b76}{02589}}\ \textcolor{preprocessor}{\#define\ AT91C\_PB18\_EF100\ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ AT91C\_PIO\_PB18\ )\ }\textcolor{comment}{/*\ \ Ethernet\ MAC\ Force\ 100\ Mbits/sec\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02590}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a7a0790208e5876591d032104d7a15126}{02590}}\ \textcolor{preprocessor}{\#define\ AT91C\_PB18\_ADTRG\ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ AT91C\_PIO\_PB18\ )\ }\textcolor{comment}{/*\ \ ADC\ External\ Trigger\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02591}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_acc02b858dae6dce85049fea8e2c06e61}{02591}}\ \textcolor{preprocessor}{\#define\ AT91C\_PIO\_PB19\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 1\ <<\ 19\ )\ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Pin\ Controlled\ by\ PB19\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02592}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a82f7144ee5d89095019e0bb6d27937db}{02592}}\ \textcolor{preprocessor}{\#define\ AT91C\_PB19\_PWM0\ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ AT91C\_PIO\_PB19\ )\ }\textcolor{comment}{/*\ \ PWM\ Channel\ 0\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02593}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ad73a1dc9bbc2a0556084ef8305023421}{02593}}\ \textcolor{preprocessor}{\#define\ AT91C\_PB19\_TCLK1\ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ AT91C\_PIO\_PB19\ )\ }\textcolor{comment}{/*\ \ Timer\ Counter\ 1\ external\ clock\ input\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02594}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a17851bbaec8dedf26164206f05f91652}{02594}}\ \textcolor{preprocessor}{\#define\ AT91C\_PIO\_PB2\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 1\ <<\ 2\ )\ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Pin\ Controlled\ by\ PB2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02595}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a057fa4490fc8ac97ee1e54fa9308bb24}{02595}}\ \textcolor{preprocessor}{\#define\ AT91C\_PB2\_ETX0\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ AT91C\_PIO\_PB2\ )\ \ }\textcolor{comment}{/*\ \ Ethernet\ MAC\ Transmit\ Data\ 0\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02596}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_af0faceb43dbbbd5690fda67e4b03bf24}{02596}}\ \textcolor{preprocessor}{\#define\ AT91C\_PIO\_PB20\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 1\ <<\ 20\ )\ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Pin\ Controlled\ by\ PB20\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02597}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a2f9c016c89408bc44be3171db72f589c}{02597}}\ \textcolor{preprocessor}{\#define\ AT91C\_PB20\_PWM1\ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ AT91C\_PIO\_PB20\ )\ }\textcolor{comment}{/*\ \ PWM\ Channel\ 1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02598}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a89cb2a037af30b7d5a7c56c3ddc2d5ba}{02598}}\ \textcolor{preprocessor}{\#define\ AT91C\_PB20\_PCK0\ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ AT91C\_PIO\_PB20\ )\ }\textcolor{comment}{/*\ \ PMC\ Programmable\ Clock\ Output\ 0\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02599}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a44903993256f8d2e27ad49aef7761fbe}{02599}}\ \textcolor{preprocessor}{\#define\ AT91C\_PIO\_PB21\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 1\ <<\ 21\ )\ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Pin\ Controlled\ by\ PB21\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02600}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a78a14b840eccc116202b041ac10c9f35}{02600}}\ \textcolor{preprocessor}{\#define\ AT91C\_PB21\_PWM2\ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ AT91C\_PIO\_PB21\ )\ }\textcolor{comment}{/*\ \ PWM\ Channel\ 2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02601}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a3901d60bd6f7e7a69bc504eaab545775}{02601}}\ \textcolor{preprocessor}{\#define\ AT91C\_PB21\_PCK1\ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ AT91C\_PIO\_PB21\ )\ }\textcolor{comment}{/*\ \ PMC\ Programmable\ Clock\ Output\ 1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02602}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_acf23b54d0ef72350af5ab26beb90ffd3}{02602}}\ \textcolor{preprocessor}{\#define\ AT91C\_PIO\_PB22\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 1\ <<\ 22\ )\ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Pin\ Controlled\ by\ PB22\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02603}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_adf49856c14283da2e8d36aef16bb2926}{02603}}\ \textcolor{preprocessor}{\#define\ AT91C\_PB22\_PWM3\ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ AT91C\_PIO\_PB22\ )\ }\textcolor{comment}{/*\ \ PWM\ Channel\ 3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02604}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a188aedf075541d7a3d37b468f0659edf}{02604}}\ \textcolor{preprocessor}{\#define\ AT91C\_PB22\_PCK2\ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ AT91C\_PIO\_PB22\ )\ }\textcolor{comment}{/*\ \ PMC\ Programmable\ Clock\ Output\ 2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02605}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a7f9ddf2848180f1959ac0523d6ce78b1}{02605}}\ \textcolor{preprocessor}{\#define\ AT91C\_PIO\_PB23\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 1\ <<\ 23\ )\ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Pin\ Controlled\ by\ PB23\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02606}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a4b376a42ac40353346f837cc23aefd7a}{02606}}\ \textcolor{preprocessor}{\#define\ AT91C\_PB23\_TIOA0\ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ AT91C\_PIO\_PB23\ )\ }\textcolor{comment}{/*\ \ Timer\ Counter\ 0\ Multipurpose\ Timer\ I/O\ Pin\ A\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02607}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_adda101601ac08b0d90ebac5ef37700d4}{02607}}\ \textcolor{preprocessor}{\#define\ AT91C\_PB23\_DCD1\ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ AT91C\_PIO\_PB23\ )\ }\textcolor{comment}{/*\ \ USART\ 1\ Data\ Carrier\ Detect\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02608}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a378fd77c2dcad0a12358961497fce038}{02608}}\ \textcolor{preprocessor}{\#define\ AT91C\_PIO\_PB24\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 1\ <<\ 24\ )\ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Pin\ Controlled\ by\ PB24\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02609}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a931f0b6dc23d6ceef2dc33afb969643b}{02609}}\ \textcolor{preprocessor}{\#define\ AT91C\_PB24\_TIOB0\ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ AT91C\_PIO\_PB24\ )\ }\textcolor{comment}{/*\ \ Timer\ Counter\ 0\ Multipurpose\ Timer\ I/O\ Pin\ B\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02610}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_adcc886b97c42135e38886da263bbdd72}{02610}}\ \textcolor{preprocessor}{\#define\ AT91C\_PB24\_DSR1\ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ AT91C\_PIO\_PB24\ )\ }\textcolor{comment}{/*\ \ USART\ 1\ Data\ Set\ ready\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02611}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a331f8dc60ca5d588813d5e8fc0ac9314}{02611}}\ \textcolor{preprocessor}{\#define\ AT91C\_PIO\_PB25\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 1\ <<\ 25\ )\ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Pin\ Controlled\ by\ PB25\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02612}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a715362ed82132bdeb1fe4e437e2c90ff}{02612}}\ \textcolor{preprocessor}{\#define\ AT91C\_PB25\_TIOA1\ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ AT91C\_PIO\_PB25\ )\ }\textcolor{comment}{/*\ \ Timer\ Counter\ 1\ Multipurpose\ Timer\ I/O\ Pin\ A\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02613}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a6eb0238d3bb61b440cc35fca99fab3c5}{02613}}\ \textcolor{preprocessor}{\#define\ AT91C\_PB25\_DTR1\ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ AT91C\_PIO\_PB25\ )\ }\textcolor{comment}{/*\ \ USART\ 1\ Data\ Terminal\ ready\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02614}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aa41bd5e572d248257ae58251d5f696eb}{02614}}\ \textcolor{preprocessor}{\#define\ AT91C\_PIO\_PB26\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 1\ <<\ 26\ )\ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Pin\ Controlled\ by\ PB26\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02615}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aeb7cf24ac70fcb768832424fdb168695}{02615}}\ \textcolor{preprocessor}{\#define\ AT91C\_PB26\_TIOB1\ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ AT91C\_PIO\_PB26\ )\ }\textcolor{comment}{/*\ \ Timer\ Counter\ 1\ Multipurpose\ Timer\ I/O\ Pin\ B\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02616}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a10a8463cf81752761d9637e1c5d94cc0}{02616}}\ \textcolor{preprocessor}{\#define\ AT91C\_PB26\_RI1\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ AT91C\_PIO\_PB26\ )\ }\textcolor{comment}{/*\ \ USART\ 1\ Ring\ Indicator\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02617}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a0eb876b23aeb1656c1fd9ef7ebc66c8c}{02617}}\ \textcolor{preprocessor}{\#define\ AT91C\_PIO\_PB27\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 1\ <<\ 27\ )\ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Pin\ Controlled\ by\ PB27\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02618}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a73eb518caf20706fab2b3d5127b8b05e}{02618}}\ \textcolor{preprocessor}{\#define\ AT91C\_PB27\_TIOA2\ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ AT91C\_PIO\_PB27\ )\ }\textcolor{comment}{/*\ \ Timer\ Counter\ 2\ Multipurpose\ Timer\ I/O\ Pin\ A\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02619}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ac7bfd17f62e8739f81e9047b6e7ed3bf}{02619}}\ \textcolor{preprocessor}{\#define\ AT91C\_PB27\_PWM0\ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ AT91C\_PIO\_PB27\ )\ }\textcolor{comment}{/*\ \ PWM\ Channel\ 0\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02620}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a201021bf9b3b460a0f094a6b79ab6db6}{02620}}\ \textcolor{preprocessor}{\#define\ AT91C\_PIO\_PB28\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 1\ <<\ 28\ )\ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Pin\ Controlled\ by\ PB28\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02621}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a3e49d3bf56b1296266f511315a28cea0}{02621}}\ \textcolor{preprocessor}{\#define\ AT91C\_PB28\_TIOB2\ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ AT91C\_PIO\_PB28\ )\ }\textcolor{comment}{/*\ \ Timer\ Counter\ 2\ Multipurpose\ Timer\ I/O\ Pin\ B\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02622}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ac6142e80b8bd5d9f9f3d7cd0b870720a}{02622}}\ \textcolor{preprocessor}{\#define\ AT91C\_PB28\_PWM1\ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ AT91C\_PIO\_PB28\ )\ }\textcolor{comment}{/*\ \ PWM\ Channel\ 1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02623}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a67a1ed7c3f28f4f26619cb88039654cb}{02623}}\ \textcolor{preprocessor}{\#define\ AT91C\_PIO\_PB29\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 1\ <<\ 29\ )\ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Pin\ Controlled\ by\ PB29\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02624}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a9e8bfdb47e72a0966403eb78dca1a1b7}{02624}}\ \textcolor{preprocessor}{\#define\ AT91C\_PB29\_PCK1\ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ AT91C\_PIO\_PB29\ )\ }\textcolor{comment}{/*\ \ PMC\ Programmable\ Clock\ Output\ 1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02625}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_af4e603862e1e71e3d56f3a73b31a00da}{02625}}\ \textcolor{preprocessor}{\#define\ AT91C\_PB29\_PWM2\ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ AT91C\_PIO\_PB29\ )\ }\textcolor{comment}{/*\ \ PWM\ Channel\ 2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02626}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a9e037969eab04a026441edc3623dad30}{02626}}\ \textcolor{preprocessor}{\#define\ AT91C\_PIO\_PB3\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 1\ <<\ 3\ )\ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Pin\ Controlled\ by\ PB3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02627}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a52c9acdf15199ef1138f016337e5c9e4}{02627}}\ \textcolor{preprocessor}{\#define\ AT91C\_PB3\_ETX1\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ AT91C\_PIO\_PB3\ )\ \ }\textcolor{comment}{/*\ \ Ethernet\ MAC\ Transmit\ Data\ 1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02628}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a4b5781ed0b37828f159f9e0277373509}{02628}}\ \textcolor{preprocessor}{\#define\ AT91C\_PIO\_PB30\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 1\ <<\ 30\ )\ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Pin\ Controlled\ by\ PB30\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02629}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a2517f5d3e03b4b5f1fd6b2870b5b4ac4}{02629}}\ \textcolor{preprocessor}{\#define\ AT91C\_PB30\_PCK2\ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ AT91C\_PIO\_PB30\ )\ }\textcolor{comment}{/*\ \ PMC\ Programmable\ Clock\ Output\ 2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02630}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a5b7a2b9043c75623d2964a35299830f9}{02630}}\ \textcolor{preprocessor}{\#define\ AT91C\_PB30\_PWM3\ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ AT91C\_PIO\_PB30\ )\ }\textcolor{comment}{/*\ \ PWM\ Channel\ 3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02631}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a7b6692b4cb712d98bcd272a25dc1292b}{02631}}\ \textcolor{preprocessor}{\#define\ AT91C\_PIO\_PB4\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 1\ <<\ 4\ )\ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Pin\ Controlled\ by\ PB4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02632}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_acc545cb31264533681399c5c34951816}{02632}}\ \textcolor{preprocessor}{\#define\ AT91C\_PB4\_ECRS\_ECRSDV\ \ \ \ \ (\ (\ unsigned\ int\ )\ AT91C\_PIO\_PB4\ )\ \ }\textcolor{comment}{/*\ \ Ethernet\ MAC\ Carrier\ Sense/Carrier\ Sense\ and\ Data\ Valid\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02633}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aadc4556794d1c6db13abcb5470b77377}{02633}}\ \textcolor{preprocessor}{\#define\ AT91C\_PIO\_PB5\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 1\ <<\ 5\ )\ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Pin\ Controlled\ by\ PB5\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02634}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a829142220b0de9b7faf46a511d7efab7}{02634}}\ \textcolor{preprocessor}{\#define\ AT91C\_PB5\_ERX0\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ AT91C\_PIO\_PB5\ )\ \ }\textcolor{comment}{/*\ \ Ethernet\ MAC\ Receive\ Data\ 0\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02635}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aeb20e52dafb9d1cd0b7c7c0626758c60}{02635}}\ \textcolor{preprocessor}{\#define\ AT91C\_PIO\_PB6\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 1\ <<\ 6\ )\ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Pin\ Controlled\ by\ PB6\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02636}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a05f6c1ccfc8bd18a81badd526c28a5fb}{02636}}\ \textcolor{preprocessor}{\#define\ AT91C\_PB6\_ERX1\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ AT91C\_PIO\_PB6\ )\ \ }\textcolor{comment}{/*\ \ Ethernet\ MAC\ Receive\ Data\ 1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02637}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a551e1e08f0886565c71b5b044e53cb79}{02637}}\ \textcolor{preprocessor}{\#define\ AT91C\_PIO\_PB7\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 1\ <<\ 7\ )\ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Pin\ Controlled\ by\ PB7\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02638}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ab43212fc8937da376583b4e8ceff9ed1}{02638}}\ \textcolor{preprocessor}{\#define\ AT91C\_PB7\_ERXER\ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ AT91C\_PIO\_PB7\ )\ \ }\textcolor{comment}{/*\ \ Ethernet\ MAC\ Receive\ Error\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02639}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ae7c6d97b0cb48e22f0681327311a073e}{02639}}\ \textcolor{preprocessor}{\#define\ AT91C\_PIO\_PB8\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 1\ <<\ 8\ )\ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Pin\ Controlled\ by\ PB8\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02640}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a74e1983d904562dfd563889770476429}{02640}}\ \textcolor{preprocessor}{\#define\ AT91C\_PB8\_EMDC\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ AT91C\_PIO\_PB8\ )\ \ }\textcolor{comment}{/*\ \ Ethernet\ MAC\ Management\ Data\ Clock\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02641}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a57fd0e5d47054152e55f20631938bd26}{02641}}\ \textcolor{preprocessor}{\#define\ AT91C\_PIO\_PB9\ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 1\ <<\ 9\ )\ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Pin\ Controlled\ by\ PB9\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02642}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a8ce69eec2df61f49198cd4c89bc07d9a}{02642}}\ \textcolor{preprocessor}{\#define\ AT91C\_PB9\_EMDIO\ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ AT91C\_PIO\_PB9\ )\ \ }\textcolor{comment}{/*\ \ Ethernet\ MAC\ Management\ Data\ Input/Output\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02643}02643\ }
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02644}02644\ \textcolor{comment}{/*\ *****************************************************************************\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02645}02645\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PERIPHERAL\ ID\ DEFINITIONS\ FOR\ AT91SAM7X256\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02646}02646\ \textcolor{comment}{/*\ *****************************************************************************\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02647}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aba6ab10a585bb8180565dceba4f597f8}{02647}}\ \textcolor{preprocessor}{\#define\ AT91C\_ID\_FIQ\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 0\ )\ \ }\textcolor{comment}{/*\ Advanced\ Interrupt\ Controller\ (FIQ)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02648}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aa5883b521ba307e7e6d6fa8730768a9e}{02648}}\ \textcolor{preprocessor}{\#define\ AT91C\_ID\_SYS\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 1\ )\ \ }\textcolor{comment}{/*\ System\ Peripheral\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02649}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a9367949b8183635487afdcc8ed41609e}{02649}}\ \textcolor{preprocessor}{\#define\ AT91C\_ID\_PIOA\ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 2\ )\ \ }\textcolor{comment}{/*\ Parallel\ IO\ Controller\ A\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02650}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aafa45f094046c242203013c5cbdc9130}{02650}}\ \textcolor{preprocessor}{\#define\ AT91C\_ID\_PIOB\ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 3\ )\ \ }\textcolor{comment}{/*\ Parallel\ IO\ Controller\ B\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02651}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_af19bff0590be1b2bf76b0ccc38a030ee}{02651}}\ \textcolor{preprocessor}{\#define\ AT91C\_ID\_SPI0\ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 4\ )\ \ }\textcolor{comment}{/*\ Serial\ Peripheral\ Interface\ 0\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02652}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ab972fb427ab40b0f4cf26ca7821070ee}{02652}}\ \textcolor{preprocessor}{\#define\ AT91C\_ID\_SPI1\ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 5\ )\ \ }\textcolor{comment}{/*\ Serial\ Peripheral\ Interface\ 1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02653}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a17f82b8148cea0ecaefb7d65c1421f97}{02653}}\ \textcolor{preprocessor}{\#define\ AT91C\_ID\_US0\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 6\ )\ \ }\textcolor{comment}{/*\ USART\ 0\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02654}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ac4890f3c72510710505f5e9bc167946a}{02654}}\ \textcolor{preprocessor}{\#define\ AT91C\_ID\_US1\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 7\ )\ \ }\textcolor{comment}{/*\ USART\ 1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02655}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a60d9e827556a4afd9d4c2b032702fbce}{02655}}\ \textcolor{preprocessor}{\#define\ AT91C\_ID\_SSC\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 8\ )\ \ }\textcolor{comment}{/*\ Serial\ Synchronous\ Controller\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02656}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a8244d5da18b5534d5253a0d0ed5141a2}{02656}}\ \textcolor{preprocessor}{\#define\ AT91C\_ID\_TWI\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 9\ )\ \ }\textcolor{comment}{/*\ Two-\/Wire\ Interface\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02657}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a853cd7a504bc4cb3ce240b16f7ef226c}{02657}}\ \textcolor{preprocessor}{\#define\ AT91C\_ID\_PWMC\ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 10\ )\ }\textcolor{comment}{/*\ PWM\ Controller\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02658}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_abc583accceb7605cd8a6d24e93961e87}{02658}}\ \textcolor{preprocessor}{\#define\ AT91C\_ID\_UDP\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 11\ )\ }\textcolor{comment}{/*\ USB\ Device\ Port\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02659}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a5a4eb8a4700b1b3f87a589498d394a01}{02659}}\ \textcolor{preprocessor}{\#define\ AT91C\_ID\_TC0\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 12\ )\ }\textcolor{comment}{/*\ Timer\ Counter\ 0\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02660}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a055623f976c96e2683a217da3cfb87c6}{02660}}\ \textcolor{preprocessor}{\#define\ AT91C\_ID\_TC1\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 13\ )\ }\textcolor{comment}{/*\ Timer\ Counter\ 1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02661}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a0393b452e5ae992bb30004d072335e1b}{02661}}\ \textcolor{preprocessor}{\#define\ AT91C\_ID\_TC2\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 14\ )\ }\textcolor{comment}{/*\ Timer\ Counter\ 2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02662}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_acc4ef986d89e6d7559343db5e30a178b}{02662}}\ \textcolor{preprocessor}{\#define\ AT91C\_ID\_CAN\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 15\ )\ }\textcolor{comment}{/*\ Control\ Area\ Network\ Controller\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02663}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a5900fe7241cce9ddb15a92a682d3347f}{02663}}\ \textcolor{preprocessor}{\#define\ AT91C\_ID\_EMAC\ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 16\ )\ }\textcolor{comment}{/*\ Ethernet\ MAC\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02664}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a33d377204b9547cb1c1cf23b83b32ec8}{02664}}\ \textcolor{preprocessor}{\#define\ AT91C\_ID\_ADC\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 17\ )\ }\textcolor{comment}{/*\ Analog-\/to-\/Digital\ Converter\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02665}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a4a16016019a53273acaf6f2c38340ecb}{02665}}\ \textcolor{preprocessor}{\#define\ AT91C\_ID\_AES\ \ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 18\ )\ }\textcolor{comment}{/*\ Advanced\ Encryption\ Standard\ 128-\/bit\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02666}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a830e87caad6e88122406f1d54967bed7}{02666}}\ \textcolor{preprocessor}{\#define\ AT91C\_ID\_TDES\ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 19\ )\ }\textcolor{comment}{/*\ Triple\ Data\ Encryption\ Standard\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02667}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a6fb88276d3afd829d8040cffda45930d}{02667}}\ \textcolor{preprocessor}{\#define\ AT91C\_ID\_20\_Reserved\ \ \ \ (\ (\ unsigned\ int\ )\ 20\ )\ }\textcolor{comment}{/*\ Reserved\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02668}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_af5d97e75c30d3d0a5283b0cea298818d}{02668}}\ \textcolor{preprocessor}{\#define\ AT91C\_ID\_21\_Reserved\ \ \ \ (\ (\ unsigned\ int\ )\ 21\ )\ }\textcolor{comment}{/*\ Reserved\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02669}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a267061f5f28a0c3163622d6055dc22a8}{02669}}\ \textcolor{preprocessor}{\#define\ AT91C\_ID\_22\_Reserved\ \ \ \ (\ (\ unsigned\ int\ )\ 22\ )\ }\textcolor{comment}{/*\ Reserved\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02670}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aca42ce85d90a04e674e5c1d95e5c926d}{02670}}\ \textcolor{preprocessor}{\#define\ AT91C\_ID\_23\_Reserved\ \ \ \ (\ (\ unsigned\ int\ )\ 23\ )\ }\textcolor{comment}{/*\ Reserved\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02671}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a1a3f3a497fcebbbb0ca7e760d4182a25}{02671}}\ \textcolor{preprocessor}{\#define\ AT91C\_ID\_24\_Reserved\ \ \ \ (\ (\ unsigned\ int\ )\ 24\ )\ }\textcolor{comment}{/*\ Reserved\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02672}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a750de9c822c42fbedb95f5aaf4e12491}{02672}}\ \textcolor{preprocessor}{\#define\ AT91C\_ID\_25\_Reserved\ \ \ \ (\ (\ unsigned\ int\ )\ 25\ )\ }\textcolor{comment}{/*\ Reserved\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02673}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_acfcdb29887f9345c78b69d7b42262299}{02673}}\ \textcolor{preprocessor}{\#define\ AT91C\_ID\_26\_Reserved\ \ \ \ (\ (\ unsigned\ int\ )\ 26\ )\ }\textcolor{comment}{/*\ Reserved\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02674}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a6c877dedb1be3feff7ab2c8e20fa7066}{02674}}\ \textcolor{preprocessor}{\#define\ AT91C\_ID\_27\_Reserved\ \ \ \ (\ (\ unsigned\ int\ )\ 27\ )\ }\textcolor{comment}{/*\ Reserved\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02675}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a23270efd613eed668e86aff2eeca1b05}{02675}}\ \textcolor{preprocessor}{\#define\ AT91C\_ID\_28\_Reserved\ \ \ \ (\ (\ unsigned\ int\ )\ 28\ )\ }\textcolor{comment}{/*\ Reserved\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02676}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a29a591331bb374e65d7964ceb03dcf1b}{02676}}\ \textcolor{preprocessor}{\#define\ AT91C\_ID\_29\_Reserved\ \ \ \ (\ (\ unsigned\ int\ )\ 29\ )\ }\textcolor{comment}{/*\ Reserved\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02677}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a4a65d0aa928d22f16f3fc40b481c4b87}{02677}}\ \textcolor{preprocessor}{\#define\ AT91C\_ID\_IRQ0\ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 30\ )\ }\textcolor{comment}{/*\ Advanced\ Interrupt\ Controller\ (IRQ0)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02678}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a9cabc2ca62358f58d11e0887f9c18fd9}{02678}}\ \textcolor{preprocessor}{\#define\ AT91C\_ID\_IRQ1\ \ \ \ \ \ \ \ \ \ \ (\ (\ unsigned\ int\ )\ 31\ )\ }\textcolor{comment}{/*\ Advanced\ Interrupt\ Controller\ (IRQ1)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02679}02679\ }
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02680}02680\ \textcolor{comment}{/*\ *****************************************************************************\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02681}02681\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ BASE\ ADDRESS\ DEFINITIONS\ FOR\ AT91SAM7X256\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02682}02682\ \textcolor{comment}{/*\ *****************************************************************************\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02683}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a55de519422f9459af2c877d53c11e28f}{02683}}\ \textcolor{preprocessor}{\#define\ AT91C\_BASE\_SYS\ \ \ \ \ \ \ \ \ (\ (\ AT91PS\_SYS\ )\ 0xFFFFF000\ )\ \ \ \ \ }\textcolor{comment}{/*\ (SYS)\ Base\ Address\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02684}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ae353aca328b3d22ff19e9086c99e77d7}{02684}}\ \textcolor{preprocessor}{\#define\ AT91C\_BASE\_AIC\ \ \ \ \ \ \ \ \ (\ (\ AT91PS\_AIC\ )\ 0xFFFFF000\ )\ \ \ \ \ }\textcolor{comment}{/*\ (AIC)\ Base\ Address\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02685}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ad583a3c0f21caa3eb742bf21a5230e76}{02685}}\ \textcolor{preprocessor}{\#define\ AT91C\_BASE\_PDC\_DBGU\ \ \ \ (\ (\ AT91PS\_PDC\ )\ 0xFFFFF300\ )\ \ \ \ \ }\textcolor{comment}{/*\ (PDC\_DBGU)\ Base\ Address\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02686}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a32fc454872b1c641d8fed6f014f7ba1e}{02686}}\ \textcolor{preprocessor}{\#define\ AT91C\_BASE\_DBGU\ \ \ \ \ \ \ \ (\ (\ AT91PS\_DBGU\ )\ 0xFFFFF200\ )\ \ \ \ }\textcolor{comment}{/*\ (DBGU)\ Base\ Address\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02687}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_afd59d3e413ad4a05804ead0fd6c48622}{02687}}\ \textcolor{preprocessor}{\#define\ AT91C\_BASE\_PIOA\ \ \ \ \ \ \ \ (\ (\ AT91PS\_PIO\ )\ 0xFFFFF400\ )\ \ \ \ \ }\textcolor{comment}{/*\ (PIOA)\ Base\ Address\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02688}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_af3c98853ce6152d3a5928295c9e3cd6a}{02688}}\ \textcolor{preprocessor}{\#define\ AT91C\_BASE\_PIOB\ \ \ \ \ \ \ \ (\ (\ AT91PS\_PIO\ )\ 0xFFFFF600\ )\ \ \ \ \ }\textcolor{comment}{/*\ (PIOB)\ Base\ Address\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02689}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a10dce3ba9279316fe6d2320af5880040}{02689}}\ \textcolor{preprocessor}{\#define\ AT91C\_BASE\_CKGR\ \ \ \ \ \ \ \ (\ (\ AT91PS\_CKGR\ )\ 0xFFFFFC20\ )\ \ \ \ }\textcolor{comment}{/*\ (CKGR)\ Base\ Address\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02690}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a88f638978d677a52e3bad3966caa40ab}{02690}}\ \textcolor{preprocessor}{\#define\ AT91C\_BASE\_PMC\ \ \ \ \ \ \ \ \ (\ (\ AT91PS\_PMC\ )\ 0xFFFFFC00\ )\ \ \ \ \ }\textcolor{comment}{/*\ (PMC)\ Base\ Address\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02691}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a1417c31e180c8f542044e6fccb465610}{02691}}\ \textcolor{preprocessor}{\#define\ AT91C\_BASE\_RSTC\ \ \ \ \ \ \ \ (\ (\ AT91PS\_RSTC\ )\ 0xFFFFFD00\ )\ \ \ \ }\textcolor{comment}{/*\ (RSTC)\ Base\ Address\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02692}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ad91cc891870f10043e5935b8f587f2af}{02692}}\ \textcolor{preprocessor}{\#define\ AT91C\_BASE\_RTTC\ \ \ \ \ \ \ \ (\ (\ AT91PS\_RTTC\ )\ 0xFFFFFD20\ )\ \ \ \ }\textcolor{comment}{/*\ (RTTC)\ Base\ Address\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02693}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ac0679d8ee5a5c92e6d808bd31e216277}{02693}}\ \textcolor{preprocessor}{\#define\ AT91C\_BASE\_PITC\ \ \ \ \ \ \ \ (\ (\ AT91PS\_PITC\ )\ 0xFFFFFD30\ )\ \ \ \ }\textcolor{comment}{/*\ (PITC)\ Base\ Address\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02694}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aaf6dc0a816031c6ed3ecdc62590c5da4}{02694}}\ \textcolor{preprocessor}{\#define\ AT91C\_BASE\_WDTC\ \ \ \ \ \ \ \ (\ (\ AT91PS\_WDTC\ )\ 0xFFFFFD40\ )\ \ \ \ }\textcolor{comment}{/*\ (WDTC)\ Base\ Address\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02695}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ab018a4601f6b25a33cac56fd628e6b9b}{02695}}\ \textcolor{preprocessor}{\#define\ AT91C\_BASE\_VREG\ \ \ \ \ \ \ \ (\ (\ AT91PS\_VREG\ )\ 0xFFFFFD60\ )\ \ \ \ }\textcolor{comment}{/*\ (VREG)\ Base\ Address\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02696}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a235bf6db2f49947de6fd62d0439d4af9}{02696}}\ \textcolor{preprocessor}{\#define\ AT91C\_BASE\_MC\ \ \ \ \ \ \ \ \ \ (\ (\ AT91PS\_MC\ )\ 0xFFFFFF00\ )\ \ \ \ \ \ }\textcolor{comment}{/*\ (MC)\ Base\ Address\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02697}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aa06bc5c4d9203a75e9fd2112716a2684}{02697}}\ \textcolor{preprocessor}{\#define\ AT91C\_BASE\_PDC\_SPI1\ \ \ \ (\ (\ AT91PS\_PDC\ )\ 0xFFFE4100\ )\ \ \ \ \ }\textcolor{comment}{/*\ (PDC\_SPI1)\ Base\ Address\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02698}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ab49c3dde13b488ce08989cae9960fe32}{02698}}\ \textcolor{preprocessor}{\#define\ AT91C\_BASE\_SPI1\ \ \ \ \ \ \ \ (\ (\ AT91PS\_SPI\ )\ 0xFFFE4000\ )\ \ \ \ \ }\textcolor{comment}{/*\ (SPI1)\ Base\ Address\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02699}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a9dedf1dca73f2b7ee08ec700668f34a7}{02699}}\ \textcolor{preprocessor}{\#define\ AT91C\_BASE\_PDC\_SPI0\ \ \ \ (\ (\ AT91PS\_PDC\ )\ 0xFFFE0100\ )\ \ \ \ \ }\textcolor{comment}{/*\ (PDC\_SPI0)\ Base\ Address\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02700}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ae67865e8bc8329a94450b2593f88df04}{02700}}\ \textcolor{preprocessor}{\#define\ AT91C\_BASE\_SPI0\ \ \ \ \ \ \ \ (\ (\ AT91PS\_SPI\ )\ 0xFFFE0000\ )\ \ \ \ \ }\textcolor{comment}{/*\ (SPI0)\ Base\ Address\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02701}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a689aaee7d35e38c15f0d096850549494}{02701}}\ \textcolor{preprocessor}{\#define\ AT91C\_BASE\_PDC\_US1\ \ \ \ \ (\ (\ AT91PS\_PDC\ )\ 0xFFFC4100\ )\ \ \ \ \ }\textcolor{comment}{/*\ (PDC\_US1)\ Base\ Address\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02702}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ace9a2e5287fcacab6f3050f66b382eae}{02702}}\ \textcolor{preprocessor}{\#define\ AT91C\_BASE\_US1\ \ \ \ \ \ \ \ \ (\ (\ AT91PS\_USART\ )\ 0xFFFC4000\ )\ \ \ }\textcolor{comment}{/*\ (US1)\ Base\ Address\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02703}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ae1d89d92d26566a0593501750dd45690}{02703}}\ \textcolor{preprocessor}{\#define\ AT91C\_BASE\_PDC\_US0\ \ \ \ \ (\ (\ AT91PS\_PDC\ )\ 0xFFFC0100\ )\ \ \ \ \ }\textcolor{comment}{/*\ (PDC\_US0)\ Base\ Address\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02704}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a9059088da859f9cedaa5cee3cc0ff6cf}{02704}}\ \textcolor{preprocessor}{\#define\ AT91C\_BASE\_US0\ \ \ \ \ \ \ \ \ (\ (\ AT91PS\_USART\ )\ 0xFFFC0000\ )\ \ \ }\textcolor{comment}{/*\ (US0)\ Base\ Address\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02705}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a6b352bd9e050f30440d75b3b7c92696a}{02705}}\ \textcolor{preprocessor}{\#define\ AT91C\_BASE\_PDC\_SSC\ \ \ \ \ (\ (\ AT91PS\_PDC\ )\ 0xFFFD4100\ )\ \ \ \ \ }\textcolor{comment}{/*\ (PDC\_SSC)\ Base\ Address\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02706}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a7cfef3966881ac79efe0a889a18f0e0a}{02706}}\ \textcolor{preprocessor}{\#define\ AT91C\_BASE\_SSC\ \ \ \ \ \ \ \ \ (\ (\ AT91PS\_SSC\ )\ 0xFFFD4000\ )\ \ \ \ \ }\textcolor{comment}{/*\ (SSC)\ Base\ Address\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02707}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_acec2e14822c165bf9c2fb5e91e1652ca}{02707}}\ \textcolor{preprocessor}{\#define\ AT91C\_BASE\_TWI\ \ \ \ \ \ \ \ \ (\ (\ AT91PS\_TWI\ )\ 0xFFFB8000\ )\ \ \ \ \ }\textcolor{comment}{/*\ (TWI)\ Base\ Address\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02708}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aac63200f2a1e7bb0992ab1acd3bcf75e}{02708}}\ \textcolor{preprocessor}{\#define\ AT91C\_BASE\_PWMC\_CH3\ \ \ \ (\ (\ AT91PS\_PWMC\_CH\ )\ 0xFFFCC260\ )\ }\textcolor{comment}{/*\ (PWMC\_CH3)\ Base\ Address\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02709}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a95a11e0109fe908e382c77b4dbd4b886}{02709}}\ \textcolor{preprocessor}{\#define\ AT91C\_BASE\_PWMC\_CH2\ \ \ \ (\ (\ AT91PS\_PWMC\_CH\ )\ 0xFFFCC240\ )\ }\textcolor{comment}{/*\ (PWMC\_CH2)\ Base\ Address\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02710}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a532256b939d55cf8d64421ae895d9f61}{02710}}\ \textcolor{preprocessor}{\#define\ AT91C\_BASE\_PWMC\_CH1\ \ \ \ (\ (\ AT91PS\_PWMC\_CH\ )\ 0xFFFCC220\ )\ }\textcolor{comment}{/*\ (PWMC\_CH1)\ Base\ Address\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02711}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ad327bf8d078e66885418142dcf7ecb69}{02711}}\ \textcolor{preprocessor}{\#define\ AT91C\_BASE\_PWMC\_CH0\ \ \ \ (\ (\ AT91PS\_PWMC\_CH\ )\ 0xFFFCC200\ )\ }\textcolor{comment}{/*\ (PWMC\_CH0)\ Base\ Address\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02712}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aa11003c2d8bcee4dd58e45522edde4a9}{02712}}\ \textcolor{preprocessor}{\#define\ AT91C\_BASE\_PWMC\ \ \ \ \ \ \ \ (\ (\ AT91PS\_PWMC\ )\ 0xFFFCC000\ )\ \ \ \ }\textcolor{comment}{/*\ (PWMC)\ Base\ Address\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02713}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ac9f3ffaccf5b51517ab51c004fc9643c}{02713}}\ \textcolor{preprocessor}{\#define\ AT91C\_BASE\_UDP\ \ \ \ \ \ \ \ \ (\ (\ AT91PS\_UDP\ )\ 0xFFFB0000\ )\ \ \ \ \ }\textcolor{comment}{/*\ (UDP)\ Base\ Address\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02714}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ac5f6642a35bcb83fbe8cf358511ba895}{02714}}\ \textcolor{preprocessor}{\#define\ AT91C\_BASE\_TC0\ \ \ \ \ \ \ \ \ (\ (\ AT91PS\_TC\ )\ 0xFFFA0000\ )\ \ \ \ \ \ }\textcolor{comment}{/*\ (TC0)\ Base\ Address\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02715}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a5ecf7114cc5c9f9d559792f92dd584ca}{02715}}\ \textcolor{preprocessor}{\#define\ AT91C\_BASE\_TC1\ \ \ \ \ \ \ \ \ (\ (\ AT91PS\_TC\ )\ 0xFFFA0040\ )\ \ \ \ \ \ }\textcolor{comment}{/*\ (TC1)\ Base\ Address\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02716}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a0bd9ed3557b04fd390eb27f66c6e8ead}{02716}}\ \textcolor{preprocessor}{\#define\ AT91C\_BASE\_TC2\ \ \ \ \ \ \ \ \ (\ (\ AT91PS\_TC\ )\ 0xFFFA0080\ )\ \ \ \ \ \ }\textcolor{comment}{/*\ (TC2)\ Base\ Address\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02717}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aaf7850d86742be51cc4bf623488a92af}{02717}}\ \textcolor{preprocessor}{\#define\ AT91C\_BASE\_TCB\ \ \ \ \ \ \ \ \ (\ (\ AT91PS\_TCB\ )\ 0xFFFA0000\ )\ \ \ \ \ }\textcolor{comment}{/*\ (TCB)\ Base\ Address\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02718}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a0f1c5051a6adb66e604c19023bcd61a7}{02718}}\ \textcolor{preprocessor}{\#define\ AT91C\_BASE\_CAN\_MB0\ \ \ \ \ (\ (\ AT91PS\_CAN\_MB\ )\ 0xFFFD0200\ )\ \ }\textcolor{comment}{/*\ (CAN\_MB0)\ Base\ Address\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02719}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ac778901b748a01e773028f112ecea916}{02719}}\ \textcolor{preprocessor}{\#define\ AT91C\_BASE\_CAN\_MB1\ \ \ \ \ (\ (\ AT91PS\_CAN\_MB\ )\ 0xFFFD0220\ )\ \ }\textcolor{comment}{/*\ (CAN\_MB1)\ Base\ Address\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02720}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ac98b19471a80439007ee302479cd0d9f}{02720}}\ \textcolor{preprocessor}{\#define\ AT91C\_BASE\_CAN\_MB2\ \ \ \ \ (\ (\ AT91PS\_CAN\_MB\ )\ 0xFFFD0240\ )\ \ }\textcolor{comment}{/*\ (CAN\_MB2)\ Base\ Address\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02721}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aa529d6150786005c8b3a18135a31bc49}{02721}}\ \textcolor{preprocessor}{\#define\ AT91C\_BASE\_CAN\_MB3\ \ \ \ \ (\ (\ AT91PS\_CAN\_MB\ )\ 0xFFFD0260\ )\ \ }\textcolor{comment}{/*\ (CAN\_MB3)\ Base\ Address\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02722}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a7b535e8af51ab3567637a48ef3b90902}{02722}}\ \textcolor{preprocessor}{\#define\ AT91C\_BASE\_CAN\_MB4\ \ \ \ \ (\ (\ AT91PS\_CAN\_MB\ )\ 0xFFFD0280\ )\ \ }\textcolor{comment}{/*\ (CAN\_MB4)\ Base\ Address\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02723}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_acb68b2635e43b4e639ed9a6acce922a8}{02723}}\ \textcolor{preprocessor}{\#define\ AT91C\_BASE\_CAN\_MB5\ \ \ \ \ (\ (\ AT91PS\_CAN\_MB\ )\ 0xFFFD02A0\ )\ \ }\textcolor{comment}{/*\ (CAN\_MB5)\ Base\ Address\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02724}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a1d5cbe99f6c3f26f59d2bbfb20491d04}{02724}}\ \textcolor{preprocessor}{\#define\ AT91C\_BASE\_CAN\_MB6\ \ \ \ \ (\ (\ AT91PS\_CAN\_MB\ )\ 0xFFFD02C0\ )\ \ }\textcolor{comment}{/*\ (CAN\_MB6)\ Base\ Address\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02725}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a030c91aa6b91ee2a5e7bf76868fa9a1c}{02725}}\ \textcolor{preprocessor}{\#define\ AT91C\_BASE\_CAN\_MB7\ \ \ \ \ (\ (\ AT91PS\_CAN\_MB\ )\ 0xFFFD02E0\ )\ \ }\textcolor{comment}{/*\ (CAN\_MB7)\ Base\ Address\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02726}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aade3111409454d7403119510969714d4}{02726}}\ \textcolor{preprocessor}{\#define\ AT91C\_BASE\_CAN\ \ \ \ \ \ \ \ \ (\ (\ AT91PS\_CAN\ )\ 0xFFFD0000\ )\ \ \ \ \ }\textcolor{comment}{/*\ (CAN)\ Base\ Address\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02727}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_aa7653a12a00346c470d5dcea6641a546}{02727}}\ \textcolor{preprocessor}{\#define\ AT91C\_BASE\_EMAC\ \ \ \ \ \ \ \ (\ (\ AT91PS\_EMAC\ )\ 0xFFFDC000\ )\ \ \ \ }\textcolor{comment}{/*\ (EMAC)\ Base\ Address\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02728}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ad99b4bec9100b0faee5c2ec4c5816010}{02728}}\ \textcolor{preprocessor}{\#define\ AT91C\_BASE\_PDC\_ADC\ \ \ \ \ (\ (\ AT91PS\_PDC\ )\ 0xFFFD8100\ )\ \ \ \ \ }\textcolor{comment}{/*\ (PDC\_ADC)\ Base\ Address\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02729}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a9adbfb8048d73603846d6fb348a64ace}{02729}}\ \textcolor{preprocessor}{\#define\ AT91C\_BASE\_ADC\ \ \ \ \ \ \ \ \ (\ (\ AT91PS\_ADC\ )\ 0xFFFD8000\ )\ \ \ \ \ }\textcolor{comment}{/*\ (ADC)\ Base\ Address\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02730}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a6065d8120e661abf524c345de4f36317}{02730}}\ \textcolor{preprocessor}{\#define\ AT91C\_BASE\_PDC\_AES\ \ \ \ \ (\ (\ AT91PS\_PDC\ )\ 0xFFFA4100\ )\ \ \ \ \ }\textcolor{comment}{/*\ (PDC\_AES)\ Base\ Address\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02731}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ae6e8321a1df42ce4c3249d02a614bbc4}{02731}}\ \textcolor{preprocessor}{\#define\ AT91C\_BASE\_AES\ \ \ \ \ \ \ \ \ (\ (\ AT91PS\_AES\ )\ 0xFFFA4000\ )\ \ \ \ \ }\textcolor{comment}{/*\ (AES)\ Base\ Address\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02732}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_ae572263113021341302e6ec48e399855}{02732}}\ \textcolor{preprocessor}{\#define\ AT91C\_BASE\_PDC\_TDES\ \ \ \ (\ (\ AT91PS\_PDC\ )\ 0xFFFA8100\ )\ \ \ \ \ }\textcolor{comment}{/*\ (PDC\_TDES)\ Base\ Address\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02733}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a8c568043f3c17207831e54a6af6e20ce}{02733}}\ \textcolor{preprocessor}{\#define\ AT91C\_BASE\_TDES\ \ \ \ \ \ \ \ (\ (\ AT91PS\_TDES\ )\ 0xFFFA8000\ )\ \ \ \ }\textcolor{comment}{/*\ (TDES)\ Base\ Address\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02734}02734\ }
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02735}02735\ \textcolor{comment}{/*\ *****************************************************************************\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02736}02736\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MEMORY\ MAPPING\ DEFINITIONS\ FOR\ AT91SAM7X256\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02737}02737\ \textcolor{comment}{/*\ *****************************************************************************\ */}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02738}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a03e412c1f537b06c9cf737703442dde4}{02738}}\ \textcolor{preprocessor}{\#define\ AT91C\_ISRAM\ \ \ \ \ \ \ \ \ \ (\ (\ char\ *\ )\ 0x00200000\ )\ \ \ \ \ \ \ }\textcolor{comment}{/*\ Internal\ SRAM\ base\ address\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02739}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a2ff3e67e4ded320c0ce9316d4f55c1ad}{02739}}\ \textcolor{preprocessor}{\#define\ AT91C\_ISRAM\_SIZE\ \ \ \ \ (\ (\ unsigned\ int\ )\ 0x00010000\ )\ }\textcolor{comment}{/*\ Internal\ SRAM\ size\ in\ byte\ (64\ Kbyte)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02740}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a7715d6de3269c66590f7c1d8dba0003d}{02740}}\ \textcolor{preprocessor}{\#define\ AT91C\_IFLASH\ \ \ \ \ \ \ \ \ (\ (\ char\ *\ )\ 0x00100000\ )\ \ \ \ \ \ \ }\textcolor{comment}{/*\ Internal\ ROM\ base\ address\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02741}\mbox{\hyperlink{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_a96ee4d4fa7d006adb1d0c2082765e5f7}{02741}}\ \textcolor{preprocessor}{\#define\ AT91C\_IFLASH\_SIZE\ \ \ \ (\ (\ unsigned\ int\ )\ 0x00040000\ )\ }\textcolor{comment}{/*\ Internal\ ROM\ size\ in\ byte\ (256\ Kbyte)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02742}02742\ }
\DoxyCodeLine{\Hypertarget{_i_a_r_2_atmel_s_a_m7_s64_2_a_t91_s_a_m7_x256_8h_source_l02743}02743\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ ifndef\ AT91SAM7X256\_H\ */}\textcolor{preprocessor}{}}

\end{DoxyCode}
