Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date              : Tue Feb  4 15:04:10 2025
| Host              : ece-lnx-4511c running 64-bit Red Hat Enterprise Linux Server release 7.9 (Maipo)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : bd_0_wrapper
| Device            : xczu48dr-ffvg1517
| Speed File        : -2  PRODUCTION 1.32 01-31-2021
| Design State      : Routed
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  190         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (84)
6. checking no_output_delay (48)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (84)
-------------------------------
 There are 84 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (48)
--------------------------------
 There are 48 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.351        0.000                      0                 3510        0.044        0.000                      0                 3510        2.225        0.000                       0                   754  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              1.351        0.000                      0                 3510        0.044        0.000                      0                 3510        2.225        0.000                       0                   754  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        ap_clk                      
(none)                      ap_clk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.351ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.351ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/out_r_TDATA_reg_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.600ns  (logic 1.294ns (35.948%)  route 2.306ns (64.052%))
  Logic Levels:           9  (CARRY8=4 LUT2=1 LUT3=3 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 5.021 - 5.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=883, unset)          0.060     0.060    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product/CLK
    DSP48E2_X8Y23        DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y23        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[4])
                                                      0.210     0.270 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product/DSP_OUTPUT_INST/P[4]
                         net (fo=1, routed)           0.435     0.705    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product_n_101
    SLICE_X45Y40         LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.037     0.742 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product_carry_i_3__0/O
                         net (fo=1, routed)           0.022     0.764    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product_carry_i_3__0_n_0
    SLICE_X45Y40         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     0.923 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product_carry/CO[7]
                         net (fo=1, routed)           0.026     0.949    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product_carry_n_0
    SLICE_X45Y41         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     1.005 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product_carry__0/O[0]
                         net (fo=3, routed)           0.243     1.248    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/mul_ln25_8_reg_646_reg[16]__0[8]
    SLICE_X43Y41         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     1.396 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/out_r_TDATA__188_carry__2_i_6/O
                         net (fo=1, routed)           0.284     1.680    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29_n_122
    SLICE_X42Y41         CARRY8 (Prop_CARRY8_SLICEM_DI[1]_O[4])
                                                      0.162     1.842 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/out_r_TDATA__188_carry__2/O[4]
                         net (fo=5, routed)           0.389     2.231    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U30/out_r_TDATA__284_carry__2_i_8_0[4]
    SLICE_X49Y42         LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     2.381 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U30/out_r_TDATA__284_carry__2_i_17/O
                         net (fo=1, routed)           0.180     2.561    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U30/out_r_TDATA__284_carry__2_i_17_n_0
    SLICE_X49Y42         LUT5 (Prop_A5LUT_SLICEL_I4_O)
                                                      0.112     2.673 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U30/out_r_TDATA__284_carry__2_i_2/O
                         net (fo=1, routed)           0.262     2.935    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U30_n_124
    SLICE_X48Y42         CARRY8 (Prop_CARRY8_SLICEM_DI[5]_O[6])
                                                      0.102     3.037 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/out_r_TDATA__284_carry__2/O[6]
                         net (fo=2, routed)           0.144     3.181    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U24/grp_fir_Pipeline_sample_loop_fu_145_out_r_TDATA[6]
    SLICE_X48Y44         LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.158     3.339 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U24/out_r_TDATA_reg[30]_i_1/O
                         net (fo=2, routed)           0.321     3.660    bd_0_i/hls_inst/inst/out_r_TDATA_int_regslice[30]
    SLICE_X48Y44         FDRE                                         r  bd_0_i/hls_inst/inst/out_r_TDATA_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=883, unset)          0.021     5.021    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X48Y44         FDRE                                         r  bd_0_i/hls_inst/inst/out_r_TDATA_reg_reg[30]/C
                         clock pessimism              0.000     5.021    
                         clock uncertainty           -0.035     4.986    
    SLICE_X48Y44         FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.025     5.011    bd_0_i/hls_inst/inst/out_r_TDATA_reg_reg[30]
  -------------------------------------------------------------------
                         required time                          5.011    
                         arrival time                          -3.660    
  -------------------------------------------------------------------
                         slack                                  1.351    

Slack (MET) :             1.354ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/out_r_TDATA_reg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.595ns  (logic 1.217ns (33.851%)  route 2.378ns (66.149%))
  Logic Levels:           9  (CARRY8=4 LUT2=1 LUT3=3 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 5.020 - 5.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=883, unset)          0.060     0.060    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product/CLK
    DSP48E2_X8Y23        DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y23        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[4])
                                                      0.210     0.270 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product/DSP_OUTPUT_INST/P[4]
                         net (fo=1, routed)           0.435     0.705    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product_n_101
    SLICE_X45Y40         LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.037     0.742 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product_carry_i_3__0/O
                         net (fo=1, routed)           0.022     0.764    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product_carry_i_3__0_n_0
    SLICE_X45Y40         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     0.923 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product_carry/CO[7]
                         net (fo=1, routed)           0.026     0.949    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product_carry_n_0
    SLICE_X45Y41         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     1.005 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product_carry__0/O[0]
                         net (fo=3, routed)           0.243     1.248    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/mul_ln25_8_reg_646_reg[16]__0[8]
    SLICE_X43Y41         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     1.396 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/out_r_TDATA__188_carry__2_i_6/O
                         net (fo=1, routed)           0.284     1.680    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29_n_122
    SLICE_X42Y41         CARRY8 (Prop_CARRY8_SLICEM_DI[1]_O[5])
                                                      0.196     1.876 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/out_r_TDATA__188_carry__2/O[5]
                         net (fo=4, routed)           0.485     2.361    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U30/out_r_TDATA__284_carry__2_i_8_0[5]
    SLICE_X49Y42         LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.089     2.450 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U30/out_r_TDATA__284_carry__2_i_16/O
                         net (fo=1, routed)           0.046     2.496    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U30/out_r_TDATA__284_carry__2_i_16_n_0
    SLICE_X49Y42         LUT5 (Prop_H5LUT_SLICEL_I4_O)
                                                      0.133     2.629 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U30/out_r_TDATA__284_carry__2_i_1/O
                         net (fo=1, routed)           0.355     2.984    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U30_n_123
    SLICE_X48Y42         CARRY8 (Prop_CARRY8_SLICEM_DI[6]_O[7])
                                                      0.093     3.077 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/out_r_TDATA__284_carry__2/O[7]
                         net (fo=2, routed)           0.134     3.211    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U24/grp_fir_Pipeline_sample_loop_fu_145_out_r_TDATA[7]
    SLICE_X50Y42         LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.096     3.307 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U24/out_r_TDATA_reg[31]_i_1/O
                         net (fo=2, routed)           0.348     3.655    bd_0_i/hls_inst/inst/out_r_TDATA_int_regslice[31]
    SLICE_X50Y42         FDRE                                         r  bd_0_i/hls_inst/inst/out_r_TDATA_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=883, unset)          0.020     5.020    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X50Y42         FDRE                                         r  bd_0_i/hls_inst/inst/out_r_TDATA_reg_reg[31]/C
                         clock pessimism              0.000     5.020    
                         clock uncertainty           -0.035     4.985    
    SLICE_X50Y42         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025     5.010    bd_0_i/hls_inst/inst/out_r_TDATA_reg_reg[31]
  -------------------------------------------------------------------
                         required time                          5.010    
                         arrival time                          -3.655    
  -------------------------------------------------------------------
                         slack                                  1.354    

Slack (MET) :             1.416ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p2_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.535ns  (logic 1.294ns (36.609%)  route 2.241ns (63.391%))
  Logic Levels:           9  (CARRY8=4 LUT2=1 LUT3=3 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 5.021 - 5.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=883, unset)          0.060     0.060    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product/CLK
    DSP48E2_X8Y23        DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y23        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[4])
                                                      0.210     0.270 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product/DSP_OUTPUT_INST/P[4]
                         net (fo=1, routed)           0.435     0.705    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product_n_101
    SLICE_X45Y40         LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.037     0.742 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product_carry_i_3__0/O
                         net (fo=1, routed)           0.022     0.764    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product_carry_i_3__0_n_0
    SLICE_X45Y40         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     0.923 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product_carry/CO[7]
                         net (fo=1, routed)           0.026     0.949    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product_carry_n_0
    SLICE_X45Y41         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     1.005 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product_carry__0/O[0]
                         net (fo=3, routed)           0.243     1.248    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/mul_ln25_8_reg_646_reg[16]__0[8]
    SLICE_X43Y41         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     1.396 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/out_r_TDATA__188_carry__2_i_6/O
                         net (fo=1, routed)           0.284     1.680    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29_n_122
    SLICE_X42Y41         CARRY8 (Prop_CARRY8_SLICEM_DI[1]_O[4])
                                                      0.162     1.842 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/out_r_TDATA__188_carry__2/O[4]
                         net (fo=5, routed)           0.389     2.231    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U30/out_r_TDATA__284_carry__2_i_8_0[4]
    SLICE_X49Y42         LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     2.381 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U30/out_r_TDATA__284_carry__2_i_17/O
                         net (fo=1, routed)           0.180     2.561    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U30/out_r_TDATA__284_carry__2_i_17_n_0
    SLICE_X49Y42         LUT5 (Prop_A5LUT_SLICEL_I4_O)
                                                      0.112     2.673 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U30/out_r_TDATA__284_carry__2_i_2/O
                         net (fo=1, routed)           0.262     2.935    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U30_n_124
    SLICE_X48Y42         CARRY8 (Prop_CARRY8_SLICEM_DI[5]_O[6])
                                                      0.102     3.037 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/out_r_TDATA__284_carry__2/O[6]
                         net (fo=2, routed)           0.144     3.181    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U24/grp_fir_Pipeline_sample_loop_fu_145_out_r_TDATA[6]
    SLICE_X48Y44         LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.158     3.339 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U24/out_r_TDATA_reg[30]_i_1/O
                         net (fo=2, routed)           0.256     3.595    bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p2_reg[31]_0[30]
    SLICE_X48Y44         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p2_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=883, unset)          0.021     5.021    bd_0_i/hls_inst/inst/regslice_both_out_r_U/ap_clk
    SLICE_X48Y44         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p2_reg[30]/C
                         clock pessimism              0.000     5.021    
                         clock uncertainty           -0.035     4.986    
    SLICE_X48Y44         FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.025     5.011    bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p2_reg[30]
  -------------------------------------------------------------------
                         required time                          5.011    
                         arrival time                          -3.595    
  -------------------------------------------------------------------
                         slack                                  1.416    

Slack (MET) :             1.474ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p2_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.475ns  (logic 1.217ns (35.020%)  route 2.258ns (64.980%))
  Logic Levels:           9  (CARRY8=4 LUT2=1 LUT3=3 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 5.020 - 5.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=883, unset)          0.060     0.060    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product/CLK
    DSP48E2_X8Y23        DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y23        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[4])
                                                      0.210     0.270 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product/DSP_OUTPUT_INST/P[4]
                         net (fo=1, routed)           0.435     0.705    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product_n_101
    SLICE_X45Y40         LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.037     0.742 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product_carry_i_3__0/O
                         net (fo=1, routed)           0.022     0.764    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product_carry_i_3__0_n_0
    SLICE_X45Y40         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     0.923 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product_carry/CO[7]
                         net (fo=1, routed)           0.026     0.949    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product_carry_n_0
    SLICE_X45Y41         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     1.005 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product_carry__0/O[0]
                         net (fo=3, routed)           0.243     1.248    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/mul_ln25_8_reg_646_reg[16]__0[8]
    SLICE_X43Y41         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     1.396 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/out_r_TDATA__188_carry__2_i_6/O
                         net (fo=1, routed)           0.284     1.680    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29_n_122
    SLICE_X42Y41         CARRY8 (Prop_CARRY8_SLICEM_DI[1]_O[5])
                                                      0.196     1.876 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/out_r_TDATA__188_carry__2/O[5]
                         net (fo=4, routed)           0.485     2.361    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U30/out_r_TDATA__284_carry__2_i_8_0[5]
    SLICE_X49Y42         LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.089     2.450 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U30/out_r_TDATA__284_carry__2_i_16/O
                         net (fo=1, routed)           0.046     2.496    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U30/out_r_TDATA__284_carry__2_i_16_n_0
    SLICE_X49Y42         LUT5 (Prop_H5LUT_SLICEL_I4_O)
                                                      0.133     2.629 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U30/out_r_TDATA__284_carry__2_i_1/O
                         net (fo=1, routed)           0.355     2.984    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U30_n_123
    SLICE_X48Y42         CARRY8 (Prop_CARRY8_SLICEM_DI[6]_O[7])
                                                      0.093     3.077 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/out_r_TDATA__284_carry__2/O[7]
                         net (fo=2, routed)           0.134     3.211    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U24/grp_fir_Pipeline_sample_loop_fu_145_out_r_TDATA[7]
    SLICE_X50Y42         LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.096     3.307 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U24/out_r_TDATA_reg[31]_i_1/O
                         net (fo=2, routed)           0.228     3.535    bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p2_reg[31]_0[31]
    SLICE_X50Y42         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p2_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=883, unset)          0.020     5.020    bd_0_i/hls_inst/inst/regslice_both_out_r_U/ap_clk
    SLICE_X50Y42         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p2_reg[31]/C
                         clock pessimism              0.000     5.020    
                         clock uncertainty           -0.035     4.985    
    SLICE_X50Y42         FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.025     5.010    bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p2_reg[31]
  -------------------------------------------------------------------
                         required time                          5.010    
                         arrival time                          -3.535    
  -------------------------------------------------------------------
                         slack                                  1.474    

Slack (MET) :             1.645ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U27/tmp_product/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p2_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.305ns  (logic 1.167ns (35.311%)  route 2.138ns (64.689%))
  Logic Levels:           9  (CARRY8=4 LUT2=1 LUT3=3 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 5.020 - 5.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=883, unset)          0.060     0.060    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U27/tmp_product/CLK
    DSP48E2_X8Y18        DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U27/tmp_product/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y18        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[0])
                                                      0.213     0.273 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U27/tmp_product/DSP_OUTPUT_INST/P[0]
                         net (fo=1, routed)           0.426     0.699    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U27/tmp_product_n_105
    SLICE_X52Y40         LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.090     0.789 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U27/tmp_product_carry_i_7__5/O
                         net (fo=1, routed)           0.009     0.798    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U27/tmp_product_carry_i_7__5_n_0
    SLICE_X52Y40         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[2])
                                                      0.114     0.912 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U27/tmp_product_carry/O[2]
                         net (fo=3, routed)           0.241     1.153    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U30/mul_ln25_6_reg_636_reg__1[2]
    SLICE_X54Y41         LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.051     1.204 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U30/out_r_TDATA__94_carry__1_i_5/O
                         net (fo=1, routed)           0.247     1.451    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U30_n_112
    SLICE_X53Y41         CARRY8 (Prop_CARRY8_SLICEM_DI[3]_O[5])
                                                      0.182     1.633 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/out_r_TDATA__94_carry__1/O[5]
                         net (fo=5, routed)           0.445     2.078    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/out_r_TDATA__94_carry__1_n_10
    SLICE_X47Y40         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.133     2.211 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/out_r_TDATA__284_carry__1_i_25/O
                         net (fo=1, routed)           0.175     2.386    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U24/out_r_TDATA__284_carry__1_16
    SLICE_X48Y41         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.125     2.511 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U24/out_r_TDATA__284_carry__1_i_9/O
                         net (fo=1, routed)           0.015     2.526    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U24_n_121
    SLICE_X48Y41         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     2.643 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/out_r_TDATA__284_carry__1/CO[7]
                         net (fo=1, routed)           0.026     2.669    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/out_r_TDATA__284_carry__1_n_0
    SLICE_X48Y42         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     2.745 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/out_r_TDATA__284_carry__2/O[1]
                         net (fo=2, routed)           0.230     2.976    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U24/grp_fir_Pipeline_sample_loop_fu_145_out_r_TDATA[1]
    SLICE_X49Y44         LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.066     3.042 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U24/out_r_TDATA_reg[25]_i_1/O
                         net (fo=2, routed)           0.323     3.365    bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p2_reg[31]_0[25]
    SLICE_X49Y44         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p2_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=883, unset)          0.020     5.020    bd_0_i/hls_inst/inst/regslice_both_out_r_U/ap_clk
    SLICE_X49Y44         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p2_reg[25]/C
                         clock pessimism              0.000     5.020    
                         clock uncertainty           -0.035     4.985    
    SLICE_X49Y44         FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.025     5.010    bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p2_reg[25]
  -------------------------------------------------------------------
                         required time                          5.010    
                         arrival time                          -3.365    
  -------------------------------------------------------------------
                         slack                                  1.645    

Slack (MET) :             1.677ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U27/tmp_product/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/out_r_TDATA_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.273ns  (logic 1.167ns (35.657%)  route 2.106ns (64.343%))
  Logic Levels:           9  (CARRY8=4 LUT2=1 LUT3=3 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 5.020 - 5.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=883, unset)          0.060     0.060    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U27/tmp_product/CLK
    DSP48E2_X8Y18        DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U27/tmp_product/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y18        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[0])
                                                      0.213     0.273 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U27/tmp_product/DSP_OUTPUT_INST/P[0]
                         net (fo=1, routed)           0.426     0.699    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U27/tmp_product_n_105
    SLICE_X52Y40         LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.090     0.789 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U27/tmp_product_carry_i_7__5/O
                         net (fo=1, routed)           0.009     0.798    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U27/tmp_product_carry_i_7__5_n_0
    SLICE_X52Y40         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[2])
                                                      0.114     0.912 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U27/tmp_product_carry/O[2]
                         net (fo=3, routed)           0.241     1.153    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U30/mul_ln25_6_reg_636_reg__1[2]
    SLICE_X54Y41         LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.051     1.204 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U30/out_r_TDATA__94_carry__1_i_5/O
                         net (fo=1, routed)           0.247     1.451    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U30_n_112
    SLICE_X53Y41         CARRY8 (Prop_CARRY8_SLICEM_DI[3]_O[5])
                                                      0.182     1.633 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/out_r_TDATA__94_carry__1/O[5]
                         net (fo=5, routed)           0.445     2.078    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/out_r_TDATA__94_carry__1_n_10
    SLICE_X47Y40         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.133     2.211 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/out_r_TDATA__284_carry__1_i_25/O
                         net (fo=1, routed)           0.175     2.386    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U24/out_r_TDATA__284_carry__1_16
    SLICE_X48Y41         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.125     2.511 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U24/out_r_TDATA__284_carry__1_i_9/O
                         net (fo=1, routed)           0.015     2.526    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U24_n_121
    SLICE_X48Y41         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     2.643 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/out_r_TDATA__284_carry__1/CO[7]
                         net (fo=1, routed)           0.026     2.669    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/out_r_TDATA__284_carry__1_n_0
    SLICE_X48Y42         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     2.745 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/out_r_TDATA__284_carry__2/O[1]
                         net (fo=2, routed)           0.230     2.976    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U24/grp_fir_Pipeline_sample_loop_fu_145_out_r_TDATA[1]
    SLICE_X49Y44         LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.066     3.042 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U24/out_r_TDATA_reg[25]_i_1/O
                         net (fo=2, routed)           0.291     3.333    bd_0_i/hls_inst/inst/out_r_TDATA_int_regslice[25]
    SLICE_X49Y44         FDRE                                         r  bd_0_i/hls_inst/inst/out_r_TDATA_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=883, unset)          0.020     5.020    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X49Y44         FDRE                                         r  bd_0_i/hls_inst/inst/out_r_TDATA_reg_reg[25]/C
                         clock pessimism              0.000     5.020    
                         clock uncertainty           -0.035     4.985    
    SLICE_X49Y44         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025     5.010    bd_0_i/hls_inst/inst/out_r_TDATA_reg_reg[25]
  -------------------------------------------------------------------
                         required time                          5.010    
                         arrival time                          -3.333    
  -------------------------------------------------------------------
                         slack                                  1.677    

Slack (MET) :             1.681ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.270ns  (logic 1.236ns (37.802%)  route 2.034ns (62.198%))
  Logic Levels:           9  (CARRY8=4 LUT2=1 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 5.021 - 5.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=883, unset)          0.060     0.060    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product/CLK
    DSP48E2_X8Y23        DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y23        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[4])
                                                      0.210     0.270 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product/DSP_OUTPUT_INST/P[4]
                         net (fo=1, routed)           0.435     0.705    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product_n_101
    SLICE_X45Y40         LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.037     0.742 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product_carry_i_3__0/O
                         net (fo=1, routed)           0.022     0.764    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product_carry_i_3__0_n_0
    SLICE_X45Y40         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     0.923 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product_carry/CO[7]
                         net (fo=1, routed)           0.026     0.949    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product_carry_n_0
    SLICE_X45Y41         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     1.005 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product_carry__0/O[0]
                         net (fo=3, routed)           0.243     1.248    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/mul_ln25_8_reg_646_reg[16]__0[8]
    SLICE_X43Y41         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     1.396 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/out_r_TDATA__188_carry__2_i_6/O
                         net (fo=1, routed)           0.284     1.680    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29_n_122
    SLICE_X42Y41         CARRY8 (Prop_CARRY8_SLICEM_DI[1]_O[4])
                                                      0.162     1.842 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/out_r_TDATA__188_carry__2/O[4]
                         net (fo=5, routed)           0.389     2.231    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U30/out_r_TDATA__284_carry__2_i_8_0[4]
    SLICE_X49Y42         LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     2.381 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U30/out_r_TDATA__284_carry__2_i_17/O
                         net (fo=1, routed)           0.180     2.561    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U30/out_r_TDATA__284_carry__2_i_17_n_0
    SLICE_X49Y42         LUT5 (Prop_A5LUT_SLICEL_I4_O)
                                                      0.112     2.673 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U30/out_r_TDATA__284_carry__2_i_2/O
                         net (fo=1, routed)           0.262     2.935    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U30_n_124
    SLICE_X48Y42         CARRY8 (Prop_CARRY8_SLICEM_DI[5]_O[6])
                                                      0.102     3.037 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/out_r_TDATA__284_carry__2/O[6]
                         net (fo=2, routed)           0.134     3.171    bd_0_i/hls_inst/inst/regslice_both_out_r_U/grp_fir_Pipeline_sample_loop_fu_145_out_r_TDATA[30]
    SLICE_X48Y44         LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.100     3.271 r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1[30]_i_1/O
                         net (fo=1, routed)           0.059     3.330    bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1[30]_i_1_n_0
    SLICE_X48Y44         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=883, unset)          0.021     5.021    bd_0_i/hls_inst/inst/regslice_both_out_r_U/ap_clk
    SLICE_X48Y44         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[30]/C
                         clock pessimism              0.000     5.021    
                         clock uncertainty           -0.035     4.986    
    SLICE_X48Y44         FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025     5.011    bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[30]
  -------------------------------------------------------------------
                         required time                          5.011    
                         arrival time                          -3.330    
  -------------------------------------------------------------------
                         slack                                  1.681    

Slack (MET) :             1.689ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U27/tmp_product/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/out_r_TDATA_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.261ns  (logic 1.121ns (34.380%)  route 2.140ns (65.620%))
  Logic Levels:           8  (CARRY8=3 LUT2=1 LUT3=3 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 5.020 - 5.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=883, unset)          0.060     0.060    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U27/tmp_product/CLK
    DSP48E2_X8Y18        DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U27/tmp_product/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y18        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[0])
                                                      0.213     0.273 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U27/tmp_product/DSP_OUTPUT_INST/P[0]
                         net (fo=1, routed)           0.426     0.699    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U27/tmp_product_n_105
    SLICE_X52Y40         LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.090     0.789 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U27/tmp_product_carry_i_7__5/O
                         net (fo=1, routed)           0.009     0.798    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U27/tmp_product_carry_i_7__5_n_0
    SLICE_X52Y40         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[2])
                                                      0.114     0.912 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U27/tmp_product_carry/O[2]
                         net (fo=3, routed)           0.241     1.153    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U30/mul_ln25_6_reg_636_reg__1[2]
    SLICE_X54Y41         LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.051     1.204 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U30/out_r_TDATA__94_carry__1_i_5/O
                         net (fo=1, routed)           0.247     1.451    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U30_n_112
    SLICE_X53Y41         CARRY8 (Prop_CARRY8_SLICEM_DI[3]_O[5])
                                                      0.182     1.633 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/out_r_TDATA__94_carry__1/O[5]
                         net (fo=5, routed)           0.445     2.078    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/out_r_TDATA__94_carry__1_n_10
    SLICE_X47Y40         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.133     2.211 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/out_r_TDATA__284_carry__1_i_25/O
                         net (fo=1, routed)           0.175     2.386    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U24/out_r_TDATA__284_carry__1_16
    SLICE_X48Y41         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.125     2.511 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U24/out_r_TDATA__284_carry__1_i_9/O
                         net (fo=1, routed)           0.015     2.526    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U24_n_121
    SLICE_X48Y41         CARRY8 (Prop_CARRY8_SLICEM_S[7]_O[7])
                                                      0.056     2.582 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/out_r_TDATA__284_carry__1/O[7]
                         net (fo=2, routed)           0.233     2.816    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/grp_fir_Pipeline_sample_loop_fu_145_out_r_TDATA[23]
    SLICE_X51Y43         LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.157     2.973 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/out_r_TDATA_reg[23]_i_1/O
                         net (fo=2, routed)           0.348     3.321    bd_0_i/hls_inst/inst/out_r_TDATA_int_regslice[23]
    SLICE_X51Y43         FDRE                                         r  bd_0_i/hls_inst/inst/out_r_TDATA_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=883, unset)          0.020     5.020    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X51Y43         FDRE                                         r  bd_0_i/hls_inst/inst/out_r_TDATA_reg_reg[23]/C
                         clock pessimism              0.000     5.020    
                         clock uncertainty           -0.035     4.985    
    SLICE_X51Y43         FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025     5.010    bd_0_i/hls_inst/inst/out_r_TDATA_reg_reg[23]
  -------------------------------------------------------------------
                         required time                          5.010    
                         arrival time                          -3.321    
  -------------------------------------------------------------------
                         slack                                  1.689    

Slack (MET) :             1.693ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p2_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.257ns  (logic 1.148ns (35.248%)  route 2.109ns (64.752%))
  Logic Levels:           9  (CARRY8=4 LUT2=1 LUT3=3 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 5.020 - 5.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=883, unset)          0.060     0.060    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product/CLK
    DSP48E2_X8Y23        DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y23        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[4])
                                                      0.210     0.270 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product/DSP_OUTPUT_INST/P[4]
                         net (fo=1, routed)           0.435     0.705    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product_n_101
    SLICE_X45Y40         LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.037     0.742 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product_carry_i_3__0/O
                         net (fo=1, routed)           0.022     0.764    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product_carry_i_3__0_n_0
    SLICE_X45Y40         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     0.923 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product_carry/CO[7]
                         net (fo=1, routed)           0.026     0.949    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product_carry_n_0
    SLICE_X45Y41         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     1.005 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product_carry__0/O[0]
                         net (fo=3, routed)           0.243     1.248    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/mul_ln25_8_reg_646_reg[16]__0[8]
    SLICE_X43Y41         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     1.396 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/out_r_TDATA__188_carry__2_i_6/O
                         net (fo=1, routed)           0.284     1.680    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29_n_122
    SLICE_X42Y41         CARRY8 (Prop_CARRY8_SLICEM_DI[1]_O[3])
                                                      0.102     1.782 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/out_r_TDATA__188_carry__2/O[3]
                         net (fo=5, routed)           0.455     2.237    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U30/out_r_TDATA__284_carry__2_i_8_0[3]
    SLICE_X49Y42         LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.149     2.386 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U30/out_r_TDATA__284_carry__2_i_18/O
                         net (fo=1, routed)           0.099     2.485    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U30/out_r_TDATA__284_carry__2_i_18_n_0
    SLICE_X47Y42         LUT5 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.104     2.589 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U30/out_r_TDATA__284_carry__2_i_3/O
                         net (fo=1, routed)           0.213     2.802    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U30_n_125
    SLICE_X48Y42         CARRY8 (Prop_CARRY8_SLICEM_DI[4]_O[5])
                                                      0.084     2.886 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/out_r_TDATA__284_carry__2/O[5]
                         net (fo=2, routed)           0.177     3.063    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U24/grp_fir_Pipeline_sample_loop_fu_145_out_r_TDATA[5]
    SLICE_X50Y42         LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     3.162 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U24/out_r_TDATA_reg[29]_i_1/O
                         net (fo=2, routed)           0.155     3.317    bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p2_reg[31]_0[29]
    SLICE_X50Y42         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=883, unset)          0.020     5.020    bd_0_i/hls_inst/inst/regslice_both_out_r_U/ap_clk
    SLICE_X50Y42         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p2_reg[29]/C
                         clock pessimism              0.000     5.020    
                         clock uncertainty           -0.035     4.985    
    SLICE_X50Y42         FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.025     5.010    bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p2_reg[29]
  -------------------------------------------------------------------
                         required time                          5.010    
                         arrival time                          -3.317    
  -------------------------------------------------------------------
                         slack                                  1.693    

Slack (MET) :             1.698ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.251ns  (logic 1.171ns (36.017%)  route 2.080ns (63.983%))
  Logic Levels:           9  (CARRY8=4 LUT2=1 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 5.020 - 5.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=883, unset)          0.060     0.060    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product/CLK
    DSP48E2_X8Y23        DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y23        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[4])
                                                      0.210     0.270 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product/DSP_OUTPUT_INST/P[4]
                         net (fo=1, routed)           0.435     0.705    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product_n_101
    SLICE_X45Y40         LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.037     0.742 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product_carry_i_3__0/O
                         net (fo=1, routed)           0.022     0.764    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product_carry_i_3__0_n_0
    SLICE_X45Y40         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     0.923 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product_carry/CO[7]
                         net (fo=1, routed)           0.026     0.949    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product_carry_n_0
    SLICE_X45Y41         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     1.005 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product_carry__0/O[0]
                         net (fo=3, routed)           0.243     1.248    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/mul_ln25_8_reg_646_reg[16]__0[8]
    SLICE_X43Y41         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     1.396 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/out_r_TDATA__188_carry__2_i_6/O
                         net (fo=1, routed)           0.284     1.680    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29_n_122
    SLICE_X42Y41         CARRY8 (Prop_CARRY8_SLICEM_DI[1]_O[5])
                                                      0.196     1.876 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/out_r_TDATA__188_carry__2/O[5]
                         net (fo=4, routed)           0.485     2.361    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U30/out_r_TDATA__284_carry__2_i_8_0[5]
    SLICE_X49Y42         LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.089     2.450 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U30/out_r_TDATA__284_carry__2_i_16/O
                         net (fo=1, routed)           0.046     2.496    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U30/out_r_TDATA__284_carry__2_i_16_n_0
    SLICE_X49Y42         LUT5 (Prop_H5LUT_SLICEL_I4_O)
                                                      0.133     2.629 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U30/out_r_TDATA__284_carry__2_i_1/O
                         net (fo=1, routed)           0.355     2.984    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U30_n_123
    SLICE_X48Y42         CARRY8 (Prop_CARRY8_SLICEM_DI[6]_O[7])
                                                      0.093     3.077 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/out_r_TDATA__284_carry__2/O[7]
                         net (fo=2, routed)           0.136     3.213    bd_0_i/hls_inst/inst/regslice_both_out_r_U/grp_fir_Pipeline_sample_loop_fu_145_out_r_TDATA[31]
    SLICE_X50Y42         LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.050     3.263 r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1[31]_i_2/O
                         net (fo=1, routed)           0.048     3.311    bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1[31]_i_2_n_0
    SLICE_X50Y42         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=883, unset)          0.020     5.020    bd_0_i/hls_inst/inst/regslice_both_out_r_U/ap_clk
    SLICE_X50Y42         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[31]/C
                         clock pessimism              0.000     5.020    
                         clock uncertainty           -0.035     4.985    
    SLICE_X50Y42         FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025     5.010    bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[31]
  -------------------------------------------------------------------
                         required time                          5.010    
                         arrival time                          -3.311    
  -------------------------------------------------------------------
                         slack                                  1.698    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/n_fu_78_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/n_fu_78_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.054ns (56.436%)  route 0.042ns (43.564%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=883, unset)          0.012     0.012    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/ap_clk
    SLICE_X47Y51         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/n_fu_78_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y51         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/n_fu_78_reg[4]/Q
                         net (fo=3, routed)           0.027     0.078    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/flow_control_loop_pipe_sequential_init_U/n_fu_78_reg[4]
    SLICE_X47Y51         LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.015     0.093 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/flow_control_loop_pipe_sequential_init_U/n_fu_78[4]_i_1/O
                         net (fo=1, routed)           0.015     0.108    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/add_ln16_fu_345_p2[4]
    SLICE_X47Y51         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/n_fu_78_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=883, unset)          0.018     0.018    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/ap_clk
    SLICE_X47Y51         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/n_fu_78_reg[4]/C
                         clock pessimism              0.000     0.018    
    SLICE_X47Y51         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/n_fu_78_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/regslice_both_in_r_U/data_p1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/reg_fu_82_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.041ns (41.414%)  route 0.058ns (58.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=883, unset)          0.012     0.012    bd_0_i/hls_inst/inst/regslice_both_in_r_U/ap_clk
    SLICE_X51Y43         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_r_U/data_p1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y43         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     0.053 r  bd_0_i/hls_inst/inst/regslice_both_in_r_U/data_p1_reg[2]/Q
                         net (fo=2, routed)           0.058     0.111    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/reg_fu_82_reg[31]_0[2]
    SLICE_X51Y42         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/reg_fu_82_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=883, unset)          0.019     0.019    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/ap_clk
    SLICE_X51Y42         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/reg_fu_82_reg[2]/C
                         clock pessimism              0.000     0.019    
    SLICE_X51Y42         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/reg_fu_82_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/regslice_both_in_r_U/data_p1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/reg_fu_82_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.039ns (39.796%)  route 0.059ns (60.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=883, unset)          0.013     0.013    bd_0_i/hls_inst/inst/regslice_both_in_r_U/ap_clk
    SLICE_X50Y47         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_r_U/data_p1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y47         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/regslice_both_in_r_U/data_p1_reg[9]/Q
                         net (fo=2, routed)           0.059     0.111    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/reg_fu_82_reg[31]_0[9]
    SLICE_X50Y48         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/reg_fu_82_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=883, unset)          0.018     0.018    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/ap_clk
    SLICE_X50Y48         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/reg_fu_82_reg[9]/C
                         clock pessimism              0.000     0.018    
    SLICE_X50Y48         FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     0.065    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/reg_fu_82_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/reg_1_fu_86_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/reg_6_fu_106_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.039ns (37.981%)  route 0.064ns (62.019%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=883, unset)          0.013     0.013    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/ap_clk
    SLICE_X50Y35         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/reg_1_fu_86_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y35         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/reg_1_fu_86_reg[2]/Q
                         net (fo=2, routed)           0.064     0.116    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/reg_1_fu_86[2]
    SLICE_X50Y36         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/reg_6_fu_106_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=883, unset)          0.019     0.019    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/ap_clk
    SLICE_X50Y36         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/reg_6_fu_106_reg[2]/C
                         clock pessimism              0.000     0.019    
    SLICE_X50Y36         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/reg_6_fu_106_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.116    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/reg_3_fu_94_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/reg_8_fu_114_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.040ns (38.955%)  route 0.063ns (61.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=883, unset)          0.013     0.013    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/ap_clk
    SLICE_X49Y54         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/reg_3_fu_94_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y54         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     0.053 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/reg_3_fu_94_reg[30]/Q
                         net (fo=2, routed)           0.063     0.116    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/reg_3_fu_94[30]
    SLICE_X49Y54         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/reg_8_fu_114_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=883, unset)          0.019     0.019    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/ap_clk
    SLICE_X49Y54         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/reg_8_fu_114_reg[30]/C
                         clock pessimism              0.000     0.019    
    SLICE_X49Y54         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/reg_8_fu_114_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.116    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.072ns (70.006%)  route 0.031ns (29.994%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=883, unset)          0.012     0.012    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X49Y82         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y82         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[1]/Q
                         net (fo=5, routed)           0.025     0.076    bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[1]_0
    SLICE_X49Y82         LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.033     0.109 r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate[2]_i_1/O
                         net (fo=1, routed)           0.006     0.115    bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate[2]_i_1_n_0
    SLICE_X49Y82         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=883, unset)          0.018     0.018    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X49Y82         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[2]/C
                         clock pessimism              0.000     0.018    
    SLICE_X49Y82         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.065    bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/regslice_both_in_r_U/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/regslice_both_in_r_U/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.053ns (51.350%)  route 0.050ns (48.650%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=883, unset)          0.012     0.012    bd_0_i/hls_inst/inst/regslice_both_in_r_U/ap_clk
    SLICE_X49Y50         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_r_U/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y50         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/regslice_both_in_r_U/state_reg[0]/Q
                         net (fo=7, routed)           0.033     0.084    bd_0_i/hls_inst/inst/regslice_both_in_r_U/Q[0]
    SLICE_X49Y50         LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.014     0.098 r  bd_0_i/hls_inst/inst/regslice_both_in_r_U/state[0]_i_1__0/O
                         net (fo=1, routed)           0.017     0.115    bd_0_i/hls_inst/inst/regslice_both_in_r_U/state[0]_i_1__0_n_0
    SLICE_X49Y50         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_r_U/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=883, unset)          0.018     0.018    bd_0_i/hls_inst/inst/regslice_both_in_r_U/ap_clk
    SLICE_X49Y50         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_r_U/state_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X49Y50         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    bd_0_i/hls_inst/inst/regslice_both_in_r_U/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_fir_Pipeline_1_fu_116/empty_fu_54_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_fir_Pipeline_1_fu_116/empty_fu_54_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.105ns  (logic 0.072ns (68.779%)  route 0.033ns (31.221%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=883, unset)          0.012     0.012    bd_0_i/hls_inst/inst/grp_fir_Pipeline_1_fu_116/ap_clk
    SLICE_X49Y55         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_1_fu_116/empty_fu_54_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y55         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_1_fu_116/empty_fu_54_reg[1]/Q
                         net (fo=6, routed)           0.027     0.078    bd_0_i/hls_inst/inst/grp_fir_Pipeline_1_fu_116/flow_control_loop_pipe_sequential_init_U/Q[1]
    SLICE_X49Y55         LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.033     0.111 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_1_fu_116/flow_control_loop_pipe_sequential_init_U/empty_fu_54[3]_i_2/O
                         net (fo=1, routed)           0.006     0.117    bd_0_i/hls_inst/inst/grp_fir_Pipeline_1_fu_116/flow_control_loop_pipe_sequential_init_U_n_3
    SLICE_X49Y55         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_1_fu_116/empty_fu_54_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=883, unset)          0.018     0.018    bd_0_i/hls_inst/inst/grp_fir_Pipeline_1_fu_116/ap_clk
    SLICE_X49Y55         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_1_fu_116/empty_fu_54_reg[3]/C
                         clock pessimism              0.000     0.018    
    SLICE_X49Y55         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.065    bd_0_i/hls_inst/inst/grp_fir_Pipeline_1_fu_116/empty_fu_54_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.117    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/regslice_both_a_U/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/regslice_both_a_U/ack_in_t_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.105ns  (logic 0.072ns (68.779%)  route 0.033ns (31.221%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=883, unset)          0.012     0.012    bd_0_i/hls_inst/inst/regslice_both_a_U/ap_clk
    SLICE_X47Y50         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_a_U/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/regslice_both_a_U/FSM_sequential_state_reg[1]/Q
                         net (fo=36, routed)          0.027     0.078    bd_0_i/hls_inst/inst/regslice_both_a_U/state__0[1]
    SLICE_X47Y50         LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.033     0.111 r  bd_0_i/hls_inst/inst/regslice_both_a_U/ack_in_t_i_1__1/O
                         net (fo=1, routed)           0.006     0.117    bd_0_i/hls_inst/inst/regslice_both_a_U/ack_in_t_i_1__1_n_0
    SLICE_X47Y50         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_a_U/ack_in_t_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=883, unset)          0.018     0.018    bd_0_i/hls_inst/inst/regslice_both_a_U/ap_clk
    SLICE_X47Y50         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_a_U/ack_in_t_reg/C
                         clock pessimism              0.000     0.018    
    SLICE_X47Y50         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.065    bd_0_i/hls_inst/inst/regslice_both_a_U/ack_in_t_reg
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.117    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/reg_2_fu_90_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/reg_7_fu_110_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.105ns  (logic 0.039ns (37.256%)  route 0.066ns (62.744%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=883, unset)          0.012     0.012    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/ap_clk
    SLICE_X49Y54         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/reg_2_fu_90_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y54         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/reg_2_fu_90_reg[28]/Q
                         net (fo=2, routed)           0.066     0.117    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/reg_2_fu_90[28]
    SLICE_X49Y54         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/reg_7_fu_110_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=883, unset)          0.018     0.018    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/ap_clk
    SLICE_X49Y54         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/reg_7_fu_110_reg[28]/C
                         clock pessimism              0.000     0.018    
    SLICE_X49Y54         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/reg_7_fu_110_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.117    
  -------------------------------------------------------------------
                         slack                                  0.053    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.650         5.000       4.350      DSP48E2_X9Y22  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U21/tmp_product/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.650         5.000       4.350      DSP48E2_X8Y22  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U22/tmp_product/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.650         5.000       4.350      DSP48E2_X9Y20  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U23/tmp_product/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.650         5.000       4.350      DSP48E2_X8Y19  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U24/tmp_product/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.650         5.000       4.350      DSP48E2_X8Y21  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U25/tmp_product/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.650         5.000       4.350      DSP48E2_X7Y18  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U26/tmp_product/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.650         5.000       4.350      DSP48E2_X8Y18  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U27/tmp_product/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.650         5.000       4.350      DSP48E2_X8Y20  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U28/tmp_product/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.650         5.000       4.350      DSP48E2_X8Y23  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U29/tmp_product/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.650         5.000       4.350      DSP48E2_X9Y21  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U30/tmp_product/DSP_OUTPUT_INST/CLK
Low Pulse Width   Slow    FDSE/C          n/a            0.275         2.500       2.225      SLICE_X49Y84   bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
Low Pulse Width   Fast    FDSE/C          n/a            0.275         2.500       2.225      SLICE_X49Y84   bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         2.500       2.225      SLICE_X49Y83   bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         2.500       2.225      SLICE_X49Y83   bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         2.500       2.225      SLICE_X48Y51   bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         2.500       2.225      SLICE_X48Y51   bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         2.500       2.225      SLICE_X48Y51   bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         2.500       2.225      SLICE_X48Y51   bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         2.500       2.225      SLICE_X48Y50   bd_0_i/hls_inst/inst/ap_CS_fsm_reg[4]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         2.500       2.225      SLICE_X48Y50   bd_0_i/hls_inst/inst/ap_CS_fsm_reg[4]/C
High Pulse Width  Slow    FDSE/C          n/a            0.275         2.500       2.225      SLICE_X49Y84   bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
High Pulse Width  Fast    FDSE/C          n/a            0.275         2.500       2.225      SLICE_X49Y84   bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         2.500       2.225      SLICE_X49Y83   bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         2.500       2.225      SLICE_X49Y83   bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         2.500       2.225      SLICE_X48Y51   bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         2.500       2.225      SLICE_X48Y51   bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         2.500       2.225      SLICE_X48Y51   bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         2.500       2.225      SLICE_X48Y51   bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         2.500       2.225      SLICE_X48Y50   bd_0_i/hls_inst/inst/ap_CS_fsm_reg[4]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         2.500       2.225      SLICE_X48Y50   bd_0_i/hls_inst/inst/ap_CS_fsm_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ap_clk
  To Clock:  

Max Delay            48 Endpoints
Min Delay            48 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_wstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            s_axi_control_awready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.080ns  (logic 0.080ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=883, unset)          0.030     0.030    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X48Y84         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_wstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y84         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.110 r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_wstate_reg[1]/Q
                         net (fo=3, unset)            0.000     0.110    s_axi_control_awready
                                                                      r  s_axi_control_awready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            s_axi_control_rdata[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.081ns  (logic 0.081ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=883, unset)          0.029     0.029    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X49Y82         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y82         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     0.110 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[3]/Q
                         net (fo=0)                   0.000     0.110    s_axi_control_rdata[3]
                                                                      r  s_axi_control_rdata[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            s_axi_control_rdata[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.081ns  (logic 0.081ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=883, unset)          0.029     0.029    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X49Y82         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y82         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     0.110 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[7]/Q
                         net (fo=0)                   0.000     0.110    s_axi_control_rdata[7]
                                                                      r  s_axi_control_rdata[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_a_U/ack_in_t_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            a_tready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.081ns  (logic 0.081ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=883, unset)          0.028     0.028    bd_0_i/hls_inst/inst/regslice_both_a_U/ap_clk
    SLICE_X47Y50         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_a_U/ack_in_t_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.109 r  bd_0_i/hls_inst/inst/regslice_both_a_U/ack_in_t_reg/Q
                         net (fo=4, unset)            0.000     0.109    a_tready
                                                                      r  a_tready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_in_r_U/ack_in_t_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            in_r_tready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.081ns  (logic 0.081ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=883, unset)          0.028     0.028    bd_0_i/hls_inst/inst/regslice_both_in_r_U/ap_clk
    SLICE_X49Y50         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_r_U/ack_in_t_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y50         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.109 r  bd_0_i/hls_inst/inst/regslice_both_in_r_U/ack_in_t_reg/Q
                         net (fo=4, unset)            0.000     0.109    in_r_tready
                                                                      r  in_r_tready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            s_axi_control_rvalid
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.081ns  (logic 0.081ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=883, unset)          0.028     0.028    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X49Y82         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y82         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.109 r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[2]/Q
                         net (fo=2, unset)            0.000     0.109    s_axi_control_rvalid
                                                                      r  s_axi_control_rvalid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            out_r_tdata[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.078ns  (logic 0.078ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=883, unset)          0.030     0.030    bd_0_i/hls_inst/inst/regslice_both_out_r_U/ap_clk
    SLICE_X48Y43         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y43         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     0.108 r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[14]/Q
                         net (fo=0)                   0.000     0.108    out_r_tdata[14]
                                                                      r  out_r_tdata[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            out_r_tdata[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.078ns  (logic 0.078ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=883, unset)          0.030     0.030    bd_0_i/hls_inst/inst/regslice_both_out_r_U/ap_clk
    SLICE_X48Y43         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y43         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     0.108 r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[18]/Q
                         net (fo=0)                   0.000     0.108    out_r_tdata[18]
                                                                      r  out_r_tdata[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            out_r_tdata[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.079ns  (logic 0.079ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=883, unset)          0.029     0.029    bd_0_i/hls_inst/inst/regslice_both_out_r_U/ap_clk
    SLICE_X49Y43         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y43         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.108 r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[24]/Q
                         net (fo=0)                   0.000     0.108    out_r_tdata[24]
                                                                      r  out_r_tdata[24] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            out_r_tdata[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.078ns  (logic 0.078ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=883, unset)          0.030     0.030    bd_0_i/hls_inst/inst/regslice_both_out_r_U/ap_clk
    SLICE_X48Y44         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y44         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     0.108 r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[28]/Q
                         net (fo=0)                   0.000     0.108    out_r_tdata[28]
                                                                      r  out_r_tdata[28] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            out_r_tdata[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.038ns  (logic 0.038ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=883, unset)          0.013     0.013    bd_0_i/hls_inst/inst/regslice_both_out_r_U/ap_clk
    SLICE_X48Y43         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y43         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[14]/Q
                         net (fo=0)                   0.000     0.051    out_r_tdata[14]
                                                                      r  out_r_tdata[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            out_r_tdata[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.038ns  (logic 0.038ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=883, unset)          0.013     0.013    bd_0_i/hls_inst/inst/regslice_both_out_r_U/ap_clk
    SLICE_X48Y43         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y43         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[18]/Q
                         net (fo=0)                   0.000     0.051    out_r_tdata[18]
                                                                      r  out_r_tdata[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            out_r_tdata[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.038ns  (logic 0.038ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=883, unset)          0.013     0.013    bd_0_i/hls_inst/inst/regslice_both_out_r_U/ap_clk
    SLICE_X48Y44         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y44         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[28]/Q
                         net (fo=0)                   0.000     0.051    out_r_tdata[28]
                                                                      r  out_r_tdata[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            out_r_tdata[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.038ns  (logic 0.038ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=883, unset)          0.013     0.013    bd_0_i/hls_inst/inst/regslice_both_out_r_U/ap_clk
    SLICE_X48Y44         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y44         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[30]/Q
                         net (fo=0)                   0.000     0.051    out_r_tdata[30]
                                                                      r  out_r_tdata[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_wstate_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            s_axi_control_bvalid
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.038ns  (logic 0.038ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=883, unset)          0.013     0.013    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X48Y84         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_wstate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y84         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_wstate_reg[3]/Q
                         net (fo=2, unset)            0.000     0.051    s_axi_control_bvalid
                                                                      r  s_axi_control_bvalid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/int_interrupt_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            interrupt
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.039ns  (logic 0.039ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=883, unset)          0.012     0.012    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X49Y85         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_interrupt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y85         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_interrupt_reg/Q
                         net (fo=1, unset)            0.000     0.051    interrupt
                                                                      r  interrupt (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            out_r_tdata[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.039ns  (logic 0.039ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=883, unset)          0.012     0.012    bd_0_i/hls_inst/inst/regslice_both_out_r_U/ap_clk
    SLICE_X51Y39         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y39         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[0]/Q
                         net (fo=0)                   0.000     0.051    out_r_tdata[0]
                                                                      r  out_r_tdata[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            out_r_tdata[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.039ns  (logic 0.039ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=883, unset)          0.012     0.012    bd_0_i/hls_inst/inst/regslice_both_out_r_U/ap_clk
    SLICE_X51Y39         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y39         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[10]/Q
                         net (fo=0)                   0.000     0.051    out_r_tdata[10]
                                                                      r  out_r_tdata[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            out_r_tdata[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.039ns  (logic 0.039ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=883, unset)          0.012     0.012    bd_0_i/hls_inst/inst/regslice_both_out_r_U/ap_clk
    SLICE_X50Y40         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y40         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[11]/Q
                         net (fo=0)                   0.000     0.051    out_r_tdata[11]
                                                                      r  out_r_tdata[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            out_r_tdata[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.039ns  (logic 0.039ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=883, unset)          0.012     0.012    bd_0_i/hls_inst/inst/regslice_both_out_r_U/ap_clk
    SLICE_X50Y42         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y42         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/data_p1_reg[12]/Q
                         net (fo=0)                   0.000     0.051    out_r_tdata[12]
                                                                      r  out_r_tdata[12] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ap_clk

Max Delay           278 Endpoints
Min Delay           278 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 in_r_tvalid
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_in_r_U/data_p1_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.074ns  (logic 0.069ns (6.427%)  route 1.005ns (93.573%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_r_tvalid (IN)
                         net (fo=6, unset)            0.000     0.000    bd_0_i/hls_inst/inst/regslice_both_in_r_U/in_r_TVALID
    SLICE_X49Y50         LUT4 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.069     0.069 r  bd_0_i/hls_inst/inst/regslice_both_in_r_U/data_p1[31]_i_1/O
                         net (fo=35, routed)          1.005     1.074    bd_0_i/hls_inst/inst/regslice_both_in_r_U/E[0]
    SLICE_X53Y44         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_r_U/data_p1_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=883, unset)          0.021     0.021    bd_0_i/hls_inst/inst/regslice_both_in_r_U/ap_clk
    SLICE_X53Y44         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_r_U/data_p1_reg[6]/C

Slack:                    inf
  Source:                 in_r_tvalid
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_in_r_U/data_p1_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.013ns  (logic 0.069ns (6.813%)  route 0.944ns (93.187%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_r_tvalid (IN)
                         net (fo=6, unset)            0.000     0.000    bd_0_i/hls_inst/inst/regslice_both_in_r_U/in_r_TVALID
    SLICE_X49Y50         LUT4 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.069     0.069 r  bd_0_i/hls_inst/inst/regslice_both_in_r_U/data_p1[31]_i_1/O
                         net (fo=35, routed)          0.944     1.013    bd_0_i/hls_inst/inst/regslice_both_in_r_U/E[0]
    SLICE_X52Y44         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_r_U/data_p1_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=883, unset)          0.020     0.020    bd_0_i/hls_inst/inst/regslice_both_in_r_U/ap_clk
    SLICE_X52Y44         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_r_U/data_p1_reg[4]/C

Slack:                    inf
  Source:                 in_r_tvalid
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_in_r_U/data_p1_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.011ns  (logic 0.069ns (6.826%)  route 0.942ns (93.174%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_r_tvalid (IN)
                         net (fo=6, unset)            0.000     0.000    bd_0_i/hls_inst/inst/regslice_both_in_r_U/in_r_TVALID
    SLICE_X49Y50         LUT4 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.069     0.069 r  bd_0_i/hls_inst/inst/regslice_both_in_r_U/data_p1[31]_i_1/O
                         net (fo=35, routed)          0.942     1.011    bd_0_i/hls_inst/inst/regslice_both_in_r_U/E[0]
    SLICE_X52Y44         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_r_U/data_p1_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=883, unset)          0.020     0.020    bd_0_i/hls_inst/inst/regslice_both_in_r_U/ap_clk
    SLICE_X52Y44         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_r_U/data_p1_reg[15]/C

Slack:                    inf
  Source:                 in_r_tvalid
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_in_r_U/data_p1_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.011ns  (logic 0.069ns (6.826%)  route 0.942ns (93.174%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_r_tvalid (IN)
                         net (fo=6, unset)            0.000     0.000    bd_0_i/hls_inst/inst/regslice_both_in_r_U/in_r_TVALID
    SLICE_X49Y50         LUT4 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.069     0.069 r  bd_0_i/hls_inst/inst/regslice_both_in_r_U/data_p1[31]_i_1/O
                         net (fo=35, routed)          0.942     1.011    bd_0_i/hls_inst/inst/regslice_both_in_r_U/E[0]
    SLICE_X52Y44         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_r_U/data_p1_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=883, unset)          0.020     0.020    bd_0_i/hls_inst/inst/regslice_both_in_r_U/ap_clk
    SLICE_X52Y44         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_r_U/data_p1_reg[5]/C

Slack:                    inf
  Source:                 in_r_tvalid
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_in_r_U/data_p1_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.010ns  (logic 0.069ns (6.828%)  route 0.941ns (93.172%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_r_tvalid (IN)
                         net (fo=6, unset)            0.000     0.000    bd_0_i/hls_inst/inst/regslice_both_in_r_U/in_r_TVALID
    SLICE_X49Y50         LUT4 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.069     0.069 r  bd_0_i/hls_inst/inst/regslice_both_in_r_U/data_p1[31]_i_1/O
                         net (fo=35, routed)          0.941     1.010    bd_0_i/hls_inst/inst/regslice_both_in_r_U/E[0]
    SLICE_X53Y47         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_r_U/data_p1_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=883, unset)          0.021     0.021    bd_0_i/hls_inst/inst/regslice_both_in_r_U/ap_clk
    SLICE_X53Y47         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_r_U/data_p1_reg[10]/C

Slack:                    inf
  Source:                 in_r_tvalid
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_in_r_U/data_p1_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.010ns  (logic 0.069ns (6.828%)  route 0.941ns (93.172%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_r_tvalid (IN)
                         net (fo=6, unset)            0.000     0.000    bd_0_i/hls_inst/inst/regslice_both_in_r_U/in_r_TVALID
    SLICE_X49Y50         LUT4 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.069     0.069 r  bd_0_i/hls_inst/inst/regslice_both_in_r_U/data_p1[31]_i_1/O
                         net (fo=35, routed)          0.941     1.010    bd_0_i/hls_inst/inst/regslice_both_in_r_U/E[0]
    SLICE_X53Y47         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_r_U/data_p1_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=883, unset)          0.021     0.021    bd_0_i/hls_inst/inst/regslice_both_in_r_U/ap_clk
    SLICE_X53Y47         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_r_U/data_p1_reg[11]/C

Slack:                    inf
  Source:                 in_r_tvalid
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_in_r_U/data_p2_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.945ns  (logic 0.050ns (5.293%)  route 0.895ns (94.707%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_r_tvalid (IN)
                         net (fo=6, unset)            0.000     0.000    bd_0_i/hls_inst/inst/regslice_both_in_r_U/in_r_TVALID
    SLICE_X49Y50         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.050     0.050 r  bd_0_i/hls_inst/inst/regslice_both_in_r_U/data_p2[31]_i_1__0/O
                         net (fo=32, routed)          0.895     0.945    bd_0_i/hls_inst/inst/regslice_both_in_r_U/load_p2
    SLICE_X53Y47         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_r_U/data_p2_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=883, unset)          0.021     0.021    bd_0_i/hls_inst/inst/regslice_both_in_r_U/ap_clk
    SLICE_X53Y47         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_r_U/data_p2_reg[10]/C

Slack:                    inf
  Source:                 in_r_tvalid
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_in_r_U/data_p2_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.945ns  (logic 0.050ns (5.293%)  route 0.895ns (94.707%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_r_tvalid (IN)
                         net (fo=6, unset)            0.000     0.000    bd_0_i/hls_inst/inst/regslice_both_in_r_U/in_r_TVALID
    SLICE_X49Y50         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.050     0.050 r  bd_0_i/hls_inst/inst/regslice_both_in_r_U/data_p2[31]_i_1__0/O
                         net (fo=32, routed)          0.895     0.945    bd_0_i/hls_inst/inst/regslice_both_in_r_U/load_p2
    SLICE_X53Y47         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_r_U/data_p2_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=883, unset)          0.021     0.021    bd_0_i/hls_inst/inst/regslice_both_in_r_U/ap_clk
    SLICE_X53Y47         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_r_U/data_p2_reg[11]/C

Slack:                    inf
  Source:                 in_r_tvalid
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_in_r_U/data_p2_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.945ns  (logic 0.050ns (5.293%)  route 0.895ns (94.707%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_r_tvalid (IN)
                         net (fo=6, unset)            0.000     0.000    bd_0_i/hls_inst/inst/regslice_both_in_r_U/in_r_TVALID
    SLICE_X49Y50         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.050     0.050 r  bd_0_i/hls_inst/inst/regslice_both_in_r_U/data_p2[31]_i_1__0/O
                         net (fo=32, routed)          0.895     0.945    bd_0_i/hls_inst/inst/regslice_both_in_r_U/load_p2
    SLICE_X53Y47         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_r_U/data_p2_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=883, unset)          0.021     0.021    bd_0_i/hls_inst/inst/regslice_both_in_r_U/ap_clk
    SLICE_X53Y47         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_r_U/data_p2_reg[15]/C

Slack:                    inf
  Source:                 in_r_tvalid
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_in_r_U/data_p2_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.945ns  (logic 0.050ns (5.293%)  route 0.895ns (94.707%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_r_tvalid (IN)
                         net (fo=6, unset)            0.000     0.000    bd_0_i/hls_inst/inst/regslice_both_in_r_U/in_r_TVALID
    SLICE_X49Y50         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.050     0.050 r  bd_0_i/hls_inst/inst/regslice_both_in_r_U/data_p2[31]_i_1__0/O
                         net (fo=32, routed)          0.895     0.945    bd_0_i/hls_inst/inst/regslice_both_in_r_U/load_p2
    SLICE_X53Y47         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_r_U/data_p2_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=883, unset)          0.021     0.021    bd_0_i/hls_inst/inst/regslice_both_in_r_U/ap_clk
    SLICE_X53Y47         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_r_U/data_p2_reg[16]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s_axi_control_wdata[0]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_ier_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_control_wdata[0] (IN)
                         net (fo=3, unset)            0.007     0.007    bd_0_i/hls_inst/inst/control_s_axi_U/s_axi_control_WDATA[0]
    SLICE_X49Y85         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_ier_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=883, unset)          0.018     0.018    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X49Y85         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_ier_reg[0]/C

Slack:                    inf
  Source:                 s_axi_control_wdata[1]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_ier_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_control_wdata[1] (IN)
                         net (fo=1, unset)            0.007     0.007    bd_0_i/hls_inst/inst/control_s_axi_U/s_axi_control_WDATA[1]
    SLICE_X49Y84         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_ier_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=883, unset)          0.019     0.019    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X49Y84         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_ier_reg[1]/C

Slack:                    inf
  Source:                 s_axi_control_awaddr[2]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_control_awaddr[2] (IN)
                         net (fo=0)                   0.007     0.007    bd_0_i/hls_inst/inst/control_s_axi_U/s_axi_control_AWADDR[0]
    SLICE_X49Y85         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=883, unset)          0.019     0.019    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X49Y85         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg[2]/C

Slack:                    inf
  Source:                 s_axi_control_awaddr[3]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_control_awaddr[3] (IN)
                         net (fo=0)                   0.007     0.007    bd_0_i/hls_inst/inst/control_s_axi_U/s_axi_control_AWADDR[1]
    SLICE_X49Y85         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=883, unset)          0.019     0.019    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X49Y85         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg[3]/C

Slack:                    inf
  Source:                 a_tdata[11]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_a_U/data_p2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  a_tdata[11] (IN)
                         net (fo=1, unset)            0.007     0.007    bd_0_i/hls_inst/inst/regslice_both_a_U/a_TDATA[11]
    SLICE_X49Y49         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_a_U/data_p2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=883, unset)          0.019     0.019    bd_0_i/hls_inst/inst/regslice_both_a_U/ap_clk
    SLICE_X49Y49         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_a_U/data_p2_reg[11]/C

Slack:                    inf
  Source:                 a_tdata[12]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_a_U/data_p2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  a_tdata[12] (IN)
                         net (fo=1, unset)            0.007     0.007    bd_0_i/hls_inst/inst/regslice_both_a_U/a_TDATA[12]
    SLICE_X49Y49         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_a_U/data_p2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=883, unset)          0.019     0.019    bd_0_i/hls_inst/inst/regslice_both_a_U/ap_clk
    SLICE_X49Y49         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_a_U/data_p2_reg[12]/C

Slack:                    inf
  Source:                 a_tdata[13]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_a_U/data_p2_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  a_tdata[13] (IN)
                         net (fo=1, unset)            0.007     0.007    bd_0_i/hls_inst/inst/regslice_both_a_U/a_TDATA[13]
    SLICE_X50Y51         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_a_U/data_p2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=883, unset)          0.019     0.019    bd_0_i/hls_inst/inst/regslice_both_a_U/ap_clk
    SLICE_X50Y51         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_a_U/data_p2_reg[13]/C

Slack:                    inf
  Source:                 a_tdata[14]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_a_U/data_p2_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  a_tdata[14] (IN)
                         net (fo=1, unset)            0.007     0.007    bd_0_i/hls_inst/inst/regslice_both_a_U/a_TDATA[14]
    SLICE_X50Y51         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_a_U/data_p2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=883, unset)          0.019     0.019    bd_0_i/hls_inst/inst/regslice_both_a_U/ap_clk
    SLICE_X50Y51         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_a_U/data_p2_reg[14]/C

Slack:                    inf
  Source:                 a_tdata[20]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_a_U/data_p2_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  a_tdata[20] (IN)
                         net (fo=1, unset)            0.007     0.007    bd_0_i/hls_inst/inst/regslice_both_a_U/a_TDATA[20]
    SLICE_X48Y49         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_a_U/data_p2_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=883, unset)          0.019     0.019    bd_0_i/hls_inst/inst/regslice_both_a_U/ap_clk
    SLICE_X48Y49         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_a_U/data_p2_reg[20]/C

Slack:                    inf
  Source:                 a_tdata[22]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_a_U/data_p2_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  a_tdata[22] (IN)
                         net (fo=1, unset)            0.007     0.007    bd_0_i/hls_inst/inst/regslice_both_a_U/a_TDATA[22]
    SLICE_X49Y47         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_a_U/data_p2_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=883, unset)          0.018     0.018    bd_0_i/hls_inst/inst/regslice_both_a_U/ap_clk
    SLICE_X49Y47         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_a_U/data_p2_reg[22]/C





