  **** HLS Build v2025.1 6135595
INFO: [HLS 200-2005] Using work_dir C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer 
INFO: [HLS 200-2176] Writing Vitis IDE component file C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/vitis-comp.json
INFO: [HLS 200-10] Creating and opening component 'C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer'.
INFO: [HLS 200-1611] Setting target device to 'xcvu9p-flga2104-3-e'
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-2174] Applying component config ini file C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/hls_config.cfg
INFO: [HLS 200-1465] Applying config ini 'syn.file=../src_files/Main_Code.cpp' from C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/hls_config.cfg(8)
INFO: [HLS 200-10] Adding design file 'C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/src_files/Main_Code.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../src_files/Auxiliary_Calculations.cpp' from C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/hls_config.cfg(9)
INFO: [HLS 200-10] Adding test bench file 'C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/src_files/Auxiliary_Calculations.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../src_files/main_tb.cpp' from C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/hls_config.cfg(10)
INFO: [HLS 200-10] Adding test bench file 'C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/src_files/main_tb.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../src_files/tb_Buf2Pe.cpp' from C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/hls_config.cfg(11)
INFO: [HLS 200-10] Adding test bench file 'C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/src_files/tb_Buf2Pe.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../src_files/tb_Dfl_ControlLogic.cpp' from C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/hls_config.cfg(12)
INFO: [HLS 200-10] Adding test bench file 'C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/src_files/tb_Dfl_ControlLogic.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../src_files/tb_fcLayer.cpp' from C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/hls_config.cfg(13)
INFO: [HLS 200-10] Adding test bench file 'C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/src_files/tb_fcLayer.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../src_files/tb_gap.cpp' from C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/hls_config.cfg(14)
INFO: [HLS 200-10] Adding test bench file 'C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/src_files/tb_gap.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../src_files/tb_loadbin.cpp' from C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/hls_config.cfg(15)
INFO: [HLS 200-10] Adding test bench file 'C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/src_files/tb_loadbin.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../src_files/tb_maxPool.cpp' from C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/hls_config.cfg(16)
INFO: [HLS 200-10] Adding test bench file 'C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/src_files/tb_maxPool.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../src_files/tb_Mem2Buf.cpp' from C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/hls_config.cfg(17)
INFO: [HLS 200-10] Adding test bench file 'C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/src_files/tb_Mem2Buf.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../src_files/tb_parameters.cpp' from C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/hls_config.cfg(18)
INFO: [HLS 200-10] Adding test bench file 'C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/src_files/tb_parameters.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../src_files/tb_Top.cpp' from C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/hls_config.cfg(19)
INFO: [HLS 200-10] Adding test bench file 'C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/src_files/tb_Top.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../src_files/tb_port_widening.cpp' from C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/hls_config.cfg(20)
INFO: [HLS 200-10] Adding test bench file 'C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/src_files/tb_port_widening.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.top=ConvX' from C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/hls_config.cfg(7)
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying config ini 'part=xcvu9p-flga2104-3-e' from C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/hls_config.cfg(1)
INFO: [HLS 200-1465] Applying config ini 'csim.clean=1' from C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/hls_config.cfg(21)
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/hls_config.cfg(5)
INFO: [HLS 200-2176] Writing Vitis IDE component file C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/vitis-comp.json
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "C:/Xilinx/2025.1/Vitis/win64/tools/vcxx/libexec/clang++"
   Compiling tb_loadbin.cpp_pre.cpp.tb.cpp
   Compiling tb_Mem2Buf.cpp_pre.cpp.tb.cpp
   Compiling tb_gap.cpp_pre.cpp.tb.cpp
   Compiling Main_Code.cpp_pre.cpp.tb.cpp
   Compiling apatb_ConvX.cpp
   Compiling tb_parameters.cpp_pre.cpp.tb.cpp
   Compiling Auxiliary_Calculations.cpp_pre.cpp.tb.cpp
   Compiling tb_fcLayer.cpp_pre.cpp.tb.cpp
   Compiling tb_Buf2Pe.cpp_pre.cpp.tb.cpp
   Compiling main_tb.cpp_pre.cpp.tb.cpp
   Compiling tb_port_widening.cpp_pre.cpp.tb.cpp
   Compiling tb_maxPool.cpp_pre.cpp.tb.cpp
   Compiling tb_Top.cpp_pre.cpp.tb.cpp
   Compiling tb_Dfl_ControlLogic.cpp_pre.cpp.tb.cpp
   Compiling apatb_ConvX_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
*********************************************************************************  Starting Verification. ************************************************************************************
For this tile, bit shift is 10
For this tile, bit shift is 10
For this tile, bit shift is 10
For this tile, bit shift is 10
For this tile, bit shift is 10
For this tile, bit shift is 10
For this tile, bit shift is 10
For this tile, bit shift is 10
*********************************************************************************  Verification Complete. ************************************************************************************
INFO [HLS SIM]: The maximum depth reached by any hls::stream() instance in the design is 3
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...

C:\Users\arisi\Documents\VitisWorkspace\VGGHLS-TX\TL_Base\ConvLayer\hls\sim\verilog>set PATH= 

C:\Users\arisi\Documents\VitisWorkspace\VGGHLS-TX\TL_Base\ConvLayer\hls\sim\verilog>call C:/Xilinx/2025.1/Vivado/bin/xelab xil_defaultlib.apatb_ConvX_top xil_defaultlib.glbl -Oenable_linking_all_libraries -prj ConvX.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm  -L floating_point_v7_1_20 -L floating_point_v7_0_25 --lib "ieee_proposed=./ieee_proposed" -L uvm -relax -i ./svr -i ./axivip -i ./svtb -i ./file_agent -i ./ConvX_subsystem  -s ConvX  
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_ConvX_top xil_defaultlib.glbl -Oenable_linking_all_libraries -prj ConvX.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_1_20 -L floating_point_v7_0_25 --lib ieee_proposed=./ieee_proposed -L uvm -relax -i ./svr -i ./axivip -i ./svtb -i ./file_agent -i ./ConvX_subsystem -s ConvX 
Multi-threading is on. Using 6 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_ConvX_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_bias_ReLu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_bias_ReLu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_control_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_ConvLayer_ap_int_8_const_ap_int_8_const_ap_int_8_WtBuf_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_ConvLayer_ap_int_8_const_ap_int_8_const_ap_int_8_WtBuf_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_ConvX_Pipeline_fclayer_loop_1_fclayer_loop_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_ConvX_Pipeline_fclayer_loop_1_fclayer_loop_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_ConvX_Pipeline_fclayer_loop_1_fclayer_loop_21.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_ConvX_Pipeline_fclayer_loop_1_fclayer_loop_21
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_ConvX_Pipeline_fclayer_loop_1_fclayer_loop_21_p_ZL6biasFC_1_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_ConvX_Pipeline_fclayer_loop_1_fclayer_loop_21_p_ZL6biasFC_1_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_ConvX_Pipeline_VITIS_LOOP_3274_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_ConvX_Pipeline_VITIS_LOOP_3274_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_ConvX_Pipeline_VITIS_LOOP_3302_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_ConvX_Pipeline_VITIS_LOOP_3302_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_fifo_w8_d4_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_fifo_w8_d4_S
INFO: [VRFC 10-311] analyzing module ConvX_fifo_w8_d4_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_finalOut_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_finalOut_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_IFMAP_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_IFMAP_m_axi
INFO: [VRFC 10-311] analyzing module ConvX_IFMAP_m_axi_load
INFO: [VRFC 10-311] analyzing module ConvX_IFMAP_m_axi_read
INFO: [VRFC 10-311] analyzing module ConvX_IFMAP_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module ConvX_IFMAP_m_axi_burst_interleave
INFO: [VRFC 10-311] analyzing module ConvX_IFMAP_m_axi_burst_sequential
INFO: [VRFC 10-311] analyzing module ConvX_IFMAP_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module ConvX_IFMAP_m_axi_fifo
INFO: [VRFC 10-311] analyzing module ConvX_IFMAP_m_axi_srl
INFO: [VRFC 10-311] analyzing module ConvX_IFMAP_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_InBuf_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_InBuf_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_inPx_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_inPx_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_loadBiasTile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_loadBiasTile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_loadBiasTile_Pipeline_BiasLoop_Tof.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_loadBiasTile_Pipeline_BiasLoop_Tof
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_loadBiasTile_Pipeline_BiasLoop_Tof_bias_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_loadBiasTile_Pipeline_BiasLoop_Tof_bias_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_loadIfMap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_loadIfMap
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_loadIfMap_Nif_rom_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_loadIfMap_Nif_rom_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_loadIfMap_niy_rom_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_loadIfMap_niy_rom_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_loadIfMap_noy_step_rom_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_loadIfMap_noy_step_rom_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_loadIfMap_Pipeline_EastPad_Line.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_loadIfMap_Pipeline_EastPad_Line
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_loadIfMap_Pipeline_If_Nif_If_Tiy_If_Nix.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_loadIfMap_Pipeline_If_Nif_If_Tiy_If_Nix
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_loadIfMap_Pipeline_NorthPad_Nif_NorthPad_wrd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_loadIfMap_Pipeline_NorthPad_Nif_NorthPad_wrd
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_loadIfMap_Pipeline_SouthPad_Nif_SouthPad_wrd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_loadIfMap_Pipeline_SouthPad_Nif_SouthPad_wrd
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_loadIfMap_Pipeline_WestPad_Line.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_loadIfMap_Pipeline_WestPad_Line
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_loadIfMap_row_1map_rom_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_loadIfMap_row_1map_rom_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_loadIfMap_tix_rom_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_loadIfMap_tix_rom_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_loadIfMap_tiy_rom_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_loadIfMap_tiy_rom_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_loadIfMap_wrd_1row_rom_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_loadIfMap_wrd_1row_rom_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_loadWtMap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_loadWtMap
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_loadWtMap_Nof_step_rom_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_loadWtMap_Nof_step_rom_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_loadWtMap_Pipeline_WtLoop_Tof_WtLoop_Nif_WtLoop_Nky_WtLoop_Nkx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_loadWtMap_Pipeline_WtLoop_Tof_WtLoop_Nif_WtLoop_Nky_WtLoop_Nkx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_loadWtMap_Tof_rom_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_loadWtMap_Tof_rom_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_mac_muladd_10ns_8ns_32s_33_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_mac_muladd_10ns_8ns_32s_33_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module ConvX_mac_muladd_10ns_8ns_32s_33_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_mac_muladd_10ns_8ns_6ns_14_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_mac_muladd_10ns_8ns_6ns_14_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module ConvX_mac_muladd_10ns_8ns_6ns_14_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_mac_muladd_10ns_8ns_9s_14_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_mac_muladd_10ns_8ns_9s_14_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module ConvX_mac_muladd_10ns_8ns_9s_14_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_mac_muladd_13s_9ns_13ns_13_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_mac_muladd_13s_9ns_13ns_13_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module ConvX_mac_muladd_13s_9ns_13ns_13_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_mac_muladd_6ns_3ns_15ns_15_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_mac_muladd_6ns_3ns_15ns_15_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module ConvX_mac_muladd_6ns_3ns_15ns_15_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_mac_muladd_8s_8s_18s_18_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_mac_muladd_8s_8s_18s_18_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module ConvX_mac_muladd_8s_8s_18s_18_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_mem2Buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_mem2Buf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_mem2Buf_nofy_step_rom_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_mem2Buf_nofy_step_rom_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_mul_10ns_13ns_22_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_mul_10ns_13ns_22_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_mul_10ns_6ns_15_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_mul_10ns_6ns_15_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_mul_14ns_32s_45_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_mul_14ns_32s_45_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_mul_14ns_9ns_21_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_mul_14ns_9ns_21_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_mul_32ns_32ns_37_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_mul_32ns_32ns_37_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_mul_32s_6ns_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_mul_32s_6ns_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_mul_32s_6s_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_mul_32s_6s_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_mul_33s_32ns_64_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_mul_33s_32ns_64_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_mul_33s_8ns_41_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_mul_33s_8ns_41_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_mul_3ns_10ns_12_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_mul_3ns_10ns_12_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_mul_3ns_6ns_8_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_mul_3ns_6ns_8_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_mul_3ns_6ns_9_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_mul_3ns_6ns_9_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_mul_41s_8ns_49_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_mul_41s_8ns_49_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_mul_5ns_32s_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_mul_5ns_32s_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_mul_5ns_8ns_13_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_mul_5ns_8ns_13_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_mul_6ns_5ns_10_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_mul_6ns_5ns_10_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_mul_8ns_5ns_13_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_mul_8ns_5ns_13_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_mul_9ns_13ns_21_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_mul_9ns_13ns_21_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_mul_9ns_32s_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_mul_9ns_32s_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_nofFirst_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_nofFirst_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_OFMAP_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_OFMAP_m_axi
INFO: [VRFC 10-311] analyzing module ConvX_OFMAP_m_axi_store
INFO: [VRFC 10-311] analyzing module ConvX_OFMAP_m_axi_write
INFO: [VRFC 10-311] analyzing module ConvX_OFMAP_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module ConvX_OFMAP_m_axi_burst_interleave
INFO: [VRFC 10-311] analyzing module ConvX_OFMAP_m_axi_burst_sequential
INFO: [VRFC 10-311] analyzing module ConvX_OFMAP_m_axi_throttle
INFO: [VRFC 10-311] analyzing module ConvX_OFMAP_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module ConvX_OFMAP_m_axi_fifo
INFO: [VRFC 10-311] analyzing module ConvX_OFMAP_m_axi_srl
INFO: [VRFC 10-311] analyzing module ConvX_OFMAP_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_outPx1_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_outPx1_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_Pe2Buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_Pe2Buf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_Pe2Buf_Pipeline_loop_Pe2Buf_PofBankStep_loop_Pe2Buf_Poy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_Pe2Buf_Pipeline_loop_Pe2Buf_PofBankStep_loop_Pe2Buf_Poy
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_p_ZZ9ConvLayerPK6ap_intILi8EES2_PS0_E6OutBuf_0_0_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_p_ZZ9ConvLayerPK6ap_intILi8EES2_PS0_E6OutBuf_0_0_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_sparsemux_15_3_18_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_sparsemux_15_3_18_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_sparsemux_15_3_8_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_sparsemux_15_3_8_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_sparsemux_257_8_2_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_sparsemux_257_8_2_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_sparsemux_9_2_18_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_sparsemux_9_2_18_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_sparsemux_9_3_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_sparsemux_9_3_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_storeMap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_storeMap
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_storeMap_Pipeline_Loop_Tof_Loop_Toy_Loop_Tox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_storeMap_Pipeline_Loop_Tof_Loop_Toy_Loop_Tox
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_tileClc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_tileClc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_tileClc_bit_shift_rom_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_tileClc_bit_shift_rom_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_tileClc_pe2buf_addr_offset1_rom_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_tileClc_pe2buf_addr_offset1_rom_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_tileClc_pe2buf_addr_offset2_rom_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_tileClc_pe2buf_addr_offset2_rom_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_tileClc_pe2buf_addr_offset3_rom_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_tileClc_pe2buf_addr_offset3_rom_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_tileClc_tileclc_loop_limit_rom_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_tileClc_tileclc_loop_limit_rom_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_tileClc_toy_step_rom_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_tileClc_toy_step_rom_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_tileClc_wndclc_loop_limit_rom_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_tileClc_wndclc_loop_limit_rom_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_tileClc_wtbuf2pe_loop_limit_rom_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_tileClc_wtbuf2pe_loop_limit_rom_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_tof_step_rom_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_tof_step_rom_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_tox_step_rom_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_tox_step_rom_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_Toy_rom_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_Toy_rom_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_urem_5ns_4ns_3_9_seq_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_urem_5ns_4ns_3_9_seq_1_divseq
INFO: [VRFC 10-311] analyzing module ConvX_urem_5ns_4ns_3_9_seq_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_urem_8ns_4ns_3_12_seq_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_urem_8ns_4ns_3_12_seq_1_divseq
INFO: [VRFC 10-311] analyzing module ConvX_urem_8ns_4ns_3_12_seq_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_wndClc_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_wndClc_ctrl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_wndClc_Dfl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_wndClc_Dfl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_wndClc_Dfl_Pipeline_Region1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_wndClc_Dfl_Pipeline_Region1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_WTMAP_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvX_WTMAP_m_axi
INFO: [VRFC 10-311] analyzing module ConvX_WTMAP_m_axi_load
INFO: [VRFC 10-311] analyzing module ConvX_WTMAP_m_axi_read
INFO: [VRFC 10-311] analyzing module ConvX_WTMAP_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module ConvX_WTMAP_m_axi_burst_interleave
INFO: [VRFC 10-311] analyzing module ConvX_WTMAP_m_axi_burst_sequential
INFO: [VRFC 10-311] analyzing module ConvX_WTMAP_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module ConvX_WTMAP_m_axi_fifo
INFO: [VRFC 10-311] analyzing module ConvX_WTMAP_m_axi_srl
INFO: [VRFC 10-311] analyzing module ConvX_WTMAP_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/file_agent/file_agent_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/svr/svr_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/svr/svr_if.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/axivip/axi_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/axivip/axi_if.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/ConvX_subsystem/ConvX_subsystem_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/svtb/misc_interface.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/arisi/Documents/VitisWorkspace/VGGHLS-TX/TL_Base/ConvLayer/hls/sim/verilog/svtb/sv_module_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sv_module_top
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/proj/primebuilds/9999.0_PRIME_0428_0031/installs/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/proj/primebuilds/9999.0_PRIME_0428_0031/installs/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4468] File : /proj/primebuilds/9999.0_PRIME_0428_0031/installs/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv, Line : 25994, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_sv_module_top_sv
Compiling package uvm.uvm_pkg
Compiling package std.std
Compiling package xil_defaultlib.svr_pkg
Compiling package xil_defaultlib.file_agent_pkg
Compiling package xil_defaultlib.axi_pkg
Compiling package xil_defaultlib.ConvX_subsystem_pkg
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.ConvX_mem2Buf_nofy_step_rom_ROM_...
Compiling module xil_defaultlib.ConvX_nofFirst_ROM_AUTO_1R
Compiling module xil_defaultlib.ConvX_loadIfMap_Nif_rom_ROM_AUTO...
Compiling module xil_defaultlib.ConvX_loadIfMap_row_1map_rom_ROM...
Compiling module xil_defaultlib.ConvX_loadIfMap_wrd_1row_rom_ROM...
Compiling module xil_defaultlib.ConvX_ConvLayer_ap_int_8_const_a...
Compiling module xil_defaultlib.ConvX_tof_step_rom_ROM_AUTO_1R
Compiling module xil_defaultlib.ConvX_Toy_rom_ROM_AUTO_1R
Compiling module xil_defaultlib.ConvX_tox_step_rom_ROM_AUTO_1R
Compiling module xil_defaultlib.ConvX_p_ZZ9ConvLayerPK6ap_intILi...
Compiling module xil_defaultlib.ConvX_InBuf_RAM_AUTO_1R1W
Compiling module xil_defaultlib.ConvX_inPx_RAM_AUTO_1R1W
Compiling module xil_defaultlib.ConvX_outPx1_RAM_AUTO_1R1W
Compiling module xil_defaultlib.ConvX_finalOut_RAM_AUTO_1R1W
Compiling module xil_defaultlib.ConvX_loadIfMap_niy_rom_ROM_AUTO...
Compiling module xil_defaultlib.ConvX_loadIfMap_noy_step_rom_ROM...
Compiling module xil_defaultlib.ConvX_loadIfMap_tiy_rom_ROM_AUTO...
Compiling module xil_defaultlib.ConvX_loadIfMap_tix_rom_ROM_AUTO...
Compiling module xil_defaultlib.ConvX_mul_33s_32ns_64_1_1(NUM_ST...
Compiling module xil_defaultlib.ConvX_mac_muladd_10ns_8ns_32s_33...
Compiling module xil_defaultlib.ConvX_mac_muladd_10ns_8ns_32s_33...
Compiling module xil_defaultlib.ConvX_flow_control_loop_pipe_seq...
Compiling module xil_defaultlib.ConvX_loadIfMap_Pipeline_If_Nif_...
Compiling module xil_defaultlib.ConvX_mac_muladd_10ns_8ns_6ns_14...
Compiling module xil_defaultlib.ConvX_mac_muladd_10ns_8ns_6ns_14...
Compiling module xil_defaultlib.ConvX_loadIfMap_Pipeline_NorthPa...
Compiling module xil_defaultlib.ConvX_mac_muladd_10ns_8ns_9s_14_...
Compiling module xil_defaultlib.ConvX_mac_muladd_10ns_8ns_9s_14_...
Compiling module xil_defaultlib.ConvX_loadIfMap_Pipeline_SouthPa...
Compiling module xil_defaultlib.ConvX_loadIfMap_Pipeline_WestPad...
Compiling module xil_defaultlib.ConvX_loadIfMap_Pipeline_EastPad...
Compiling module xil_defaultlib.ConvX_mul_32ns_32ns_37_1_1(NUM_S...
Compiling module xil_defaultlib.ConvX_mul_32s_6s_32_1_1(NUM_STAG...
Compiling module xil_defaultlib.ConvX_mul_5ns_8ns_13_1_1(NUM_STA...
Compiling module xil_defaultlib.ConvX_mul_10ns_13ns_22_1_1(NUM_S...
Compiling module xil_defaultlib.ConvX_urem_5ns_4ns_3_9_seq_1_div...
Compiling module xil_defaultlib.ConvX_urem_5ns_4ns_3_9_seq_1(NUM...
Compiling module xil_defaultlib.ConvX_urem_8ns_4ns_3_12_seq_1_di...
Compiling module xil_defaultlib.ConvX_urem_8ns_4ns_3_12_seq_1(NU...
Compiling module xil_defaultlib.ConvX_mul_3ns_6ns_9_1_1(NUM_STAG...
Compiling module xil_defaultlib.ConvX_mul_10ns_6ns_15_1_1(NUM_ST...
Compiling module xil_defaultlib.ConvX_mul_3ns_10ns_12_1_1(NUM_ST...
Compiling module xil_defaultlib.ConvX_loadIfMap
Compiling module xil_defaultlib.ConvX_loadWtMap_Nof_step_rom_ROM...
Compiling module xil_defaultlib.ConvX_loadWtMap_Tof_rom_ROM_AUTO...
Compiling module xil_defaultlib.ConvX_loadWtMap_Pipeline_WtLoop_...
Compiling module xil_defaultlib.ConvX_mul_9ns_32s_32_1_1(NUM_STA...
Compiling module xil_defaultlib.ConvX_mul_14ns_32s_45_1_1(NUM_ST...
Compiling module xil_defaultlib.ConvX_mul_14ns_9ns_21_1_1(NUM_ST...
Compiling module xil_defaultlib.ConvX_loadWtMap
Compiling module xil_defaultlib.ConvX_mem2Buf
Compiling module xil_defaultlib.ConvX_loadBiasTile_Pipeline_Bias...
Compiling module xil_defaultlib.ConvX_loadBiasTile_Pipeline_Bias...
Compiling module xil_defaultlib.ConvX_mul_3ns_6ns_8_1_1(NUM_STAG...
Compiling module xil_defaultlib.ConvX_mac_muladd_13s_9ns_13ns_13...
Compiling module xil_defaultlib.ConvX_mac_muladd_13s_9ns_13ns_13...
Compiling module xil_defaultlib.ConvX_loadBiasTile
Compiling module xil_defaultlib.ConvX_tileClc_tileclc_loop_limit...
Compiling module xil_defaultlib.ConvX_tileClc_wndclc_loop_limit_...
Compiling module xil_defaultlib.ConvX_tileClc_wtbuf2pe_loop_limi...
Compiling module xil_defaultlib.ConvX_tileClc_toy_step_rom_ROM_A...
Compiling module xil_defaultlib.ConvX_tileClc_pe2buf_addr_offset...
Compiling module xil_defaultlib.ConvX_tileClc_pe2buf_addr_offset...
Compiling module xil_defaultlib.ConvX_tileClc_pe2buf_addr_offset...
Compiling module xil_defaultlib.ConvX_tileClc_bit_shift_rom_ROM_...
Compiling module xil_defaultlib.ConvX_mul_32s_6ns_32_1_1(NUM_STA...
Compiling module xil_defaultlib.ConvX_wndClc_ctrl
Compiling module xil_defaultlib.ConvX_sparsemux_9_3_32_1_1(din0_...
Compiling module xil_defaultlib.ConvX_sparsemux_15_3_8_1_1(din0_...
Compiling module xil_defaultlib.ConvX_mac_muladd_8s_8s_18s_18_4_...
Compiling module xil_defaultlib.ConvX_mac_muladd_8s_8s_18s_18_4_...
Compiling module xil_defaultlib.ConvX_wndClc_Dfl_Pipeline_Region...
Compiling module xil_defaultlib.ConvX_fifo_w8_d4_S_ShiftReg
Compiling module xil_defaultlib.ConvX_fifo_w8_d4_S_default
Compiling module xil_defaultlib.ConvX_wndClc_Dfl
Compiling module xil_defaultlib.ConvX_sparsemux_257_8_2_1_1(din0...
Compiling module xil_defaultlib.ConvX_bias_ReLu
Compiling module xil_defaultlib.ConvX_sparsemux_15_3_18_1_1(din0...
Compiling module xil_defaultlib.ConvX_sparsemux_9_2_18_1_1(din0_...
Compiling module xil_defaultlib.ConvX_mac_muladd_6ns_3ns_15ns_15...
Compiling module xil_defaultlib.ConvX_mac_muladd_6ns_3ns_15ns_15...
Compiling module xil_defaultlib.ConvX_Pe2Buf_Pipeline_loop_Pe2Bu...
Compiling module xil_defaultlib.ConvX_mul_6ns_5ns_10_1_1(NUM_STA...
Compiling module xil_defaultlib.ConvX_Pe2Buf
Compiling module xil_defaultlib.ConvX_tileClc
Compiling module xil_defaultlib.ConvX_mul_33s_8ns_41_1_1(NUM_STA...
Compiling module xil_defaultlib.ConvX_mul_41s_8ns_49_1_1(NUM_STA...
Compiling module xil_defaultlib.ConvX_storeMap_Pipeline_Loop_Tof...
Compiling module xil_defaultlib.ConvX_mul_5ns_32s_32_1_1(NUM_STA...
Compiling module xil_defaultlib.ConvX_mul_8ns_5ns_13_1_1(NUM_STA...
Compiling module xil_defaultlib.ConvX_mul_9ns_13ns_21_1_1(NUM_ST...
Compiling module xil_defaultlib.ConvX_storeMap
Compiling module xil_defaultlib.ConvX_ConvX_Pipeline_VITIS_LOOP_...
Compiling module xil_defaultlib.ConvX_ConvX_Pipeline_fclayer_loo...
Compiling module xil_defaultlib.ConvX_ConvX_Pipeline_fclayer_loo...
Compiling module xil_defaultlib.ConvX_ConvX_Pipeline_fclayer_loo...
Compiling module xil_defaultlib.ConvX_ConvX_Pipeline_VITIS_LOOP_...
Compiling module xil_defaultlib.ConvX_control_s_axi
Compiling module xil_defaultlib.ConvX_IFMAP_m_axi_srl(DATA_WIDTH...
Compiling module xil_defaultlib.ConvX_IFMAP_m_axi_fifo(DATA_WIDT...
Compiling module xil_defaultlib.ConvX_IFMAP_m_axi_mem(MEM_STYLE=...
Compiling module xil_defaultlib.ConvX_IFMAP_m_axi_fifo(MEM_STYLE...
Compiling module xil_defaultlib.ConvX_IFMAP_m_axi_srl(DATA_WIDTH...
Compiling module xil_defaultlib.ConvX_IFMAP_m_axi_fifo(DATA_WIDT...
Compiling module xil_defaultlib.ConvX_IFMAP_m_axi_reg_slice(DATA...
Compiling module xil_defaultlib.ConvX_IFMAP_m_axi_load(NUM_READ_...
Compiling module xil_defaultlib.ConvX_IFMAP_m_axi_reg_slice(DATA...
Compiling module xil_defaultlib.ConvX_IFMAP_m_axi_burst_sequenti...
Compiling module xil_defaultlib.ConvX_IFMAP_m_axi_reg_slice(DATA...
Compiling module xil_defaultlib.ConvX_IFMAP_m_axi_srl(DATA_WIDTH...
Compiling module xil_defaultlib.ConvX_IFMAP_m_axi_fifo(DATA_WIDT...
Compiling module xil_defaultlib.ConvX_IFMAP_m_axi_read(C_USER_VA...
Compiling module xil_defaultlib.ConvX_IFMAP_m_axi(C_M_AXI_ADDR_W...
Compiling module xil_defaultlib.ConvX_OFMAP_m_axi_srl(DATA_WIDTH...
Compiling module xil_defaultlib.ConvX_OFMAP_m_axi_fifo(DATA_WIDT...
Compiling module xil_defaultlib.ConvX_OFMAP_m_axi_srl(DATA_WIDTH...
Compiling module xil_defaultlib.ConvX_OFMAP_m_axi_fifo(DATA_WIDT...
Compiling module xil_defaultlib.ConvX_OFMAP_m_axi_srl(DATA_WIDTH...
Compiling module xil_defaultlib.ConvX_OFMAP_m_axi_fifo(DATA_WIDT...
Compiling module xil_defaultlib.ConvX_OFMAP_m_axi_srl(DATA_WIDTH...
Compiling module xil_defaultlib.ConvX_OFMAP_m_axi_fifo(DATA_WIDT...
Compiling module xil_defaultlib.ConvX_OFMAP_m_axi_srl(DATA_WIDTH...
Compiling module xil_defaultlib.ConvX_OFMAP_m_axi_fifo(DATA_WIDT...
Compiling module xil_defaultlib.ConvX_OFMAP_m_axi_srl(DATA_WIDTH...
Compiling module xil_defaultlib.ConvX_OFMAP_m_axi_fifo(DATA_WIDT...
Compiling module xil_defaultlib.ConvX_OFMAP_m_axi_srl(DATA_WIDTH...
Compiling module xil_defaultlib.ConvX_OFMAP_m_axi_fifo(DATA_WIDT...
Compiling module xil_defaultlib.ConvX_OFMAP_m_axi_store(CONSERVA...
Compiling module xil_defaultlib.ConvX_OFMAP_m_axi_reg_slice(DATA...
Compiling module xil_defaultlib.ConvX_OFMAP_m_axi_burst_sequenti...
Compiling module xil_defaultlib.ConvX_OFMAP_m_axi_reg_slice(DATA...
Compiling module xil_defaultlib.ConvX_OFMAP_m_axi_srl(DATA_WIDTH...
Compiling module xil_defaultlib.ConvX_OFMAP_m_axi_fifo(DATA_WIDT...
Compiling module xil_defaultlib.ConvX_OFMAP_m_axi_reg_slice(DATA...
Compiling module xil_defaultlib.ConvX_OFMAP_m_axi_throttle(CONSE...
Compiling module xil_defaultlib.ConvX_OFMAP_m_axi_reg_slice(DATA...
Compiling module xil_defaultlib.ConvX_OFMAP_m_axi_write(CONSERVA...
Compiling module xil_defaultlib.ConvX_OFMAP_m_axi(C_M_AXI_ADDR_W...
Compiling module xil_defaultlib.ConvX_WTMAP_m_axi_srl(DATA_WIDTH...
Compiling module xil_defaultlib.ConvX_WTMAP_m_axi_fifo(DATA_WIDT...
Compiling module xil_defaultlib.ConvX_WTMAP_m_axi_mem(MEM_STYLE=...
Compiling module xil_defaultlib.ConvX_WTMAP_m_axi_fifo(MEM_STYLE...
Compiling module xil_defaultlib.ConvX_WTMAP_m_axi_srl(DATA_WIDTH...
Compiling module xil_defaultlib.ConvX_WTMAP_m_axi_fifo(DATA_WIDT...
Compiling module xil_defaultlib.ConvX_WTMAP_m_axi_reg_slice(DATA...
Compiling module xil_defaultlib.ConvX_WTMAP_m_axi_load(NUM_READ_...
Compiling module xil_defaultlib.ConvX_WTMAP_m_axi_reg_slice(DATA...
Compiling module xil_defaultlib.ConvX_WTMAP_m_axi_burst_sequenti...
Compiling module xil_defaultlib.ConvX_WTMAP_m_axi_reg_slice(DATA...
Compiling module xil_defaultlib.ConvX_WTMAP_m_axi_srl(DATA_WIDTH...
Compiling module xil_defaultlib.ConvX_WTMAP_m_axi_fifo(DATA_WIDT...
Compiling module xil_defaultlib.ConvX_WTMAP_m_axi_read(C_USER_VA...
Compiling module xil_defaultlib.ConvX_WTMAP_m_axi(C_M_AXI_ADDR_W...
Compiling module xil_defaultlib.ConvX
Compiling module xil_defaultlib.misc_interface_default
Compiling module xil_defaultlib.svr_if(DATA_WIDTH=8)
Compiling module xil_defaultlib.axi_if(ADDR_WIDTH=64,STRB_WIDTH=...
Compiling module xil_defaultlib.axi_if(ADDR_WIDTH=6,STRB_WIDTH=4...
Compiling module xil_defaultlib.sv_module_top
Compiling module xil_defaultlib.nodf_module_intf_default
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=30)
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=7)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_ConvX_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot ConvX

****** xsim v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Thu Sep  4 08:51:46 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source xsim.dir/ConvX/xsim_script.tcl
# xsim {ConvX} -testplusarg UVM_VERBOSITY=UVM_NONE -testplusarg UVM_TESTNAME=ConvX_test_lib -testplusarg UVM_TIMEOUT=20000000000000 -autoloadwcfg -tclbatch {ConvX.tcl}
Time resolution is 1 ps
source ConvX.tcl
## run all
UVM_INFO C:/Xilinx/2025.1/Vivado/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18601) @ 0: reporter [UVM/RELNOTES] 
----------------------------------------------------------------
UVM-1.2
(C) 2007-2014 Mentor Graphics Corporation
(C) 2007-2014 Cadence Design Systems, Inc.
(C) 2006-2014 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
(C) 2013-2014 NVIDIA Corporation
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

UVM_INFO C:/Xilinx/2025.1/Vivado/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18648) @ 0: reporter [NO_DPI_TSTNAME] UVM_NO_DPI defined--getting UVM_TESTNAME directly, without DPI
UVM_INFO C:/Xilinx/2025.1/Vivado/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18752) @ 0: reporter [UVMTOP] UVM testbench topology:
------------------------------------------------------------------------------------------
Name                          Type                                 Size  Value            
------------------------------------------------------------------------------------------
uvm_test_top                  ConvX_test_lib                       -     @375             
  top_env                     ConvX_env                            -     @386             
    ConvX_virtual_sqr         ConvX_virtual_sequencer              -     @658             
      rsp_export              uvm_analysis_export                  -     @667             
      seq_item_export         uvm_seq_item_pull_imp                -     @785             
      arbitration_queue       array                                0     -                
      lock_queue              array                                0     -                
      num_last_reqs           integral                             32    'd1              
      num_last_rsps           integral                             32    'd1              
    axi_lite_control          uvm_env                              -     @517             
      item_rtr_port           uvm_analysis_port                    -     @536             
      item_wtr_port           uvm_analysis_port                    -     @526             
      master                  uvm_agent                            -     @984             
        ardrv                 uvm_driver #(REQ,RSP)                -     @1659            
          item_read_imp       uvm_analysis_port                    -     @1688            
          rsp_port            uvm_analysis_port                    -     @1678            
          seq_item_port       uvm_seq_item_pull_port               -     @1668            
          m_num_sent          integral                             32    'h0              
        arsqr                 axi_sequencer                        -     @1698            
          rsp_export          uvm_analysis_export                  -     @1707            
          seq_item_export     uvm_seq_item_pull_imp                -     @1825            
          arbitration_queue   array                                0     -                
          lock_queue          array                                0     -                
          num_last_reqs       integral                             32    'd1              
          num_last_rsps       integral                             32    'd1              
        awdrv                 uvm_driver #(REQ,RSP)                -     @1131            
          item_read_imp       uvm_analysis_port                    -     @1160            
          rsp_port            uvm_analysis_port                    -     @1150            
          seq_item_port       uvm_seq_item_pull_port               -     @1140            
          m_num_sent          integral                             32    'h0              
        awsqr                 axi_sequencer                        -     @1170            
          rsp_export          uvm_analysis_export                  -     @1179            
          seq_item_export     uvm_seq_item_pull_imp                -     @1297            
          arbitration_queue   array                                0     -                
          lock_queue          array                                0     -                
          num_last_reqs       integral                             32    'd1              
          num_last_rsps       integral                             32    'd1              
        bdrv                  uvm_driver #(REQ,RSP)                -     @1483            
          item_read_imp       uvm_analysis_port                    -     @1512            
          rsp_port            uvm_analysis_port                    -     @1502            
          seq_item_port       uvm_seq_item_pull_port               -     @1492            
          m_num_sent          integral                             32    'h0              
        bsqr                  axi_sequencer                        -     @1522            
          rsp_export          uvm_analysis_export                  -     @1531            
          seq_item_export     uvm_seq_item_pull_imp                -     @1649            
          arbitration_queue   array                                0     -                
          lock_queue          array                                0     -                
          num_last_reqs       integral                             32    'd1              
          num_last_rsps       integral                             32    'd1              
        rdrv                  uvm_driver #(REQ,RSP)                -     @1835            
          item_read_imp       uvm_analysis_port                    -     @1864            
          rsp_port            uvm_analysis_port                    -     @1854            
          seq_item_port       uvm_seq_item_pull_port               -     @1844            
          m_num_sent          integral                             32    'h0              
        rsqr                  axi_sequencer                        -     @1874            
          rsp_export          uvm_analysis_export                  -     @1883            
          seq_item_export     uvm_seq_item_pull_imp                -     @2001            
          arbitration_queue   array                                0     -                
          lock_queue          array                                0     -                
          num_last_reqs       integral                             32    'd1              
          num_last_rsps       integral                             32    'd1              
        wdrv                  uvm_driver #(REQ,RSP)                -     @1307            
          item_read_imp       uvm_analysis_port                    -     @1336            
          rsp_port            uvm_analysis_port                    -     @1326            
          seq_item_port       uvm_seq_item_pull_port               -     @1316            
          m_num_sent          integral                             32    'h0              
        wsqr                  axi_sequencer                        -     @1346            
          rsp_export          uvm_analysis_export                  -     @1355            
          seq_item_export     uvm_seq_item_pull_imp                -     @1473            
          arbitration_queue   array                                0     -                
          lock_queue          array                                0     -                
          num_last_reqs       integral                             32    'd1              
          num_last_rsps       integral                             32    'd1              
      monitor                 uvm_monitor                          -     @806             
        item_ar2r_port        uvm_analysis_port                    -     @875             
        item_ar_port          uvm_analysis_port                    -     @845             
        item_aw2b_port        uvm_analysis_port                    -     @865             
        item_aw_port          uvm_analysis_port                    -     @815             
        item_b_port           uvm_analysis_port                    -     @835             
        item_r_port           uvm_analysis_port                    -     @855             
        item_w_port           uvm_analysis_port                    -     @825             
        checks_enable         integral                             1     'h1              
        coverage_enable       integral                             1     'h1              
      state                   axi_state                            -     @885             
        ar2r_imp              uvm_analysis_imp_ar2r                -     @954             
        ar_imp                uvm_analysis_imp_ar                  -     @924             
        aw2b_imp              uvm_analysis_imp_aw2b                -     @944             
        aw_imp                uvm_analysis_imp_aw                  -     @894             
        b_imp                 uvm_analysis_imp_b                   -     @914             
        item_rtr_port         uvm_analysis_port                    -     @974             
        item_wtr_port         uvm_analysis_port                    -     @964             
        r_imp                 uvm_analysis_imp_r                   -     @934             
        w_imp                 uvm_analysis_imp_w                   -     @904             
        avg_rate              integral                             32    'h0              
        exp_rate              integral                             32    'h0              
        win_size              integral                             32    'h0              
        bqnum_for_slaseq      integral                             32    'h0              
        rq_from_model_num     integral                             32    'h0              
      vsqr                    axi_virtual_sequencer                -     @993             
        rsp_export            uvm_analysis_export                  -     @1002            
        seq_item_export       uvm_seq_item_pull_imp                -     @1120            
        arbitration_queue     array                                0     -                
        lock_queue            array                                0     -                
        num_last_reqs         integral                             32    'd1              
        num_last_rsps         integral                             32    'd1              
      cfg                     axi_cfg                              -     @406             
        has_checker           integral                             1     'h1              
        has_coverage          integral                             1     'h1              
        id_num                integral                             32    'h1              
        reset_level           reset_level_enum                     32    RESET_LEVEL_LOW  
        drv_type              drv_type_enum                        32    MASTER           
        write_latency_mode    latency_mode_enum                    32    CHANNEL_FIRST    
        read_latency_mode     latency_mode_enum                    32    CHANNEL_FIRST    
        clatency              axi_latency                          -     @515             
          wr_latency          integral                             32    'h0              
          rd_latency          integral                             32    'h0              
    axi_master_IFMAP          uvm_env                              -     @424             
      item_rtr_port           uvm_analysis_port                    -     @443             
      item_wtr_port           uvm_analysis_port                    -     @433             
      monitor                 uvm_monitor                          -     @2084            
        item_ar2r_port        uvm_analysis_port                    -     @2153            
        item_ar_port          uvm_analysis_port                    -     @2123            
        item_aw2b_port        uvm_analysis_port                    -     @2143            
        item_aw_port          uvm_analysis_port                    -     @2093            
        item_b_port           uvm_analysis_port                    -     @2113            
        item_r_port           uvm_analysis_port                    -     @2133            
        item_w_port           uvm_analysis_port                    -     @2103            
        checks_enable         integral                             1     'h1              
        coverage_enable       integral                             1     'h1              
      slave                   uvm_agent                            -     @2262            
        ardrv                 uvm_driver #(REQ,RSP)                -     @2939            
          item_read_imp       uvm_analysis_port                    -     @2968            
          rsp_port            uvm_analysis_port                    -     @2958            
          seq_item_port       uvm_seq_item_pull_port               -     @2948            
          m_num_sent          integral                             32    'h0              
        arsqr                 axi_sequencer                        -     @2978            
          rsp_export          uvm_analysis_export                  -     @2987            
          seq_item_export     uvm_seq_item_pull_imp                -     @3105            
          arbitration_queue   array                                0     -                
          lock_queue          array                                0     -                
          num_last_reqs       integral                             32    'd1              
          num_last_rsps       integral                             32    'd1              
        awdrv                 uvm_driver #(REQ,RSP)                -     @2411            
          item_read_imp       uvm_analysis_port                    -     @2440            
          rsp_port            uvm_analysis_port                    -     @2430            
          seq_item_port       uvm_seq_item_pull_port               -     @2420            
          m_num_sent          integral                             32    'h0              
        awsqr                 axi_sequencer                        -     @2450            
          rsp_export          uvm_analysis_export                  -     @2459            
          seq_item_export     uvm_seq_item_pull_imp                -     @2577            
          arbitration_queue   array                                0     -                
          lock_queue          array                                0     -                
          num_last_reqs       integral                             32    'd1              
          num_last_rsps       integral                             32    'd1              
        bdrv                  uvm_driver #(REQ,RSP)                -     @2763            
          item_read_imp       uvm_analysis_port                    -     @2792            
          rsp_port            uvm_analysis_port                    -     @2782            
          seq_item_port       uvm_seq_item_pull_port               -     @2772            
          m_num_sent          integral                             32    'h0              
        bsqr                  axi_sequencer                        -     @2802            
          rsp_export          uvm_analysis_export                  -     @2811            
          seq_item_export     uvm_seq_item_pull_imp                -     @2929            
          arbitration_queue   array                                0     -                
          lock_queue          array                                0     -                
          num_last_reqs       integral                             32    'd1              
          num_last_rsps       integral                             32    'd1              
        rdrv                  uvm_driver #(REQ,RSP)                -     @3115            
          item_read_imp       uvm_analysis_port                    -     @3144            
          rsp_port            uvm_analysis_port                    -     @3134            
          seq_item_port       uvm_seq_item_pull_port               -     @3124            
          m_num_sent          integral                             32    'h0              
        rsqr                  axi_sequencer                        -     @3154            
          rsp_export          uvm_analysis_export                  -     @3163            
          seq_item_export     uvm_seq_item_pull_imp                -     @3281            
          arbitration_queue   array                                0     -                
          lock_queue          array                                0     -                
          num_last_reqs       integral                             32    'd1              
          num_last_rsps       integral                             32    'd1              
        wdrv                  uvm_driver #(REQ,RSP)                -     @2587            
          item_read_imp       uvm_analysis_port                    -     @2616            
          rsp_port            uvm_analysis_port                    -     @2606            
          seq_item_port       uvm_seq_item_pull_port               -     @2596            
          m_num_sent          integral                             32    'h0              
        wsqr                  axi_sequencer                        -     @2626            
          rsp_export          uvm_analysis_export                  -     @2635            
          seq_item_export     uvm_seq_item_pull_imp                -     @2753            
          arbitration_queue   array                                0     -                
          lock_queue          array                                0     -                
          num_last_reqs       integral                             32    'd1              
          num_last_rsps       integral                             32    'd1              
      state                   axi_state                            -     @2163            
        ar2r_imp              uvm_analysis_imp_ar2r                -     @2232            
        ar_imp                uvm_analysis_imp_ar                  -     @2202            
        aw2b_imp              uvm_analysis_imp_aw2b                -     @2222            
        aw_imp                uvm_analysis_imp_aw                  -     @2172            
        b_imp                 uvm_analysis_imp_b                   -     @2192            
        item_rtr_port         uvm_analysis_port                    -     @2252            
        item_wtr_port         uvm_analysis_port                    -     @2242            
        r_imp                 uvm_analysis_imp_r                   -     @2212            
        w_imp                 uvm_analysis_imp_w                   -     @2182            
        avg_rate              integral                             32    'h0              
        exp_rate              integral                             32    'h0              
        win_size              integral                             32    'h0              
        bqnum_for_slaseq      integral                             32    'h0              
        rq_from_model_num     integral                             32    'h0              
      vsqr                    axi_virtual_sequencer                -     @2271            
        rsp_export            uvm_analysis_export                  -     @2280            
        seq_item_export       uvm_seq_item_pull_imp                -     @2398            
        arbitration_queue     array                                0     -                
        lock_queue            array                                0     -                
        num_last_reqs         integral                             32    'd1              
        num_last_rsps         integral                             32    'd1              
      cfg                     axi_cfg                              -     @403             
        has_checker           integral                             1     'h1              
        has_coverage          integral                             1     'h1              
        id_num                integral                             32    'h1              
        reset_level           reset_level_enum                     32    RESET_LEVEL_LOW  
        drv_type              drv_type_enum                        32    SLAVE            
        write_latency_mode    latency_mode_enum                    32    TRANSACTION_FIRST
        read_latency_mode     latency_mode_enum                    32    TRANSACTION_FIRST
        clatency              axi_latency                          -     @420             
          wr_latency          integral                             32    'h0              
          rd_latency          integral                             32    'h0              
    axi_master_OFMAP          uvm_env                              -     @486             
      item_rtr_port           uvm_analysis_port                    -     @505             
      item_wtr_port           uvm_analysis_port                    -     @495             
      monitor                 uvm_monitor                          -     @3362            
        item_ar2r_port        uvm_analysis_port                    -     @3431            
        item_ar_port          uvm_analysis_port                    -     @3401            
        item_aw2b_port        uvm_analysis_port                    -     @3421            
        item_aw_port          uvm_analysis_port                    -     @3371            
        item_b_port           uvm_analysis_port                    -     @3391            
        item_r_port           uvm_analysis_port                    -     @3411            
        item_w_port           uvm_analysis_port                    -     @3381            
        checks_enable         integral                             1     'h1              
        coverage_enable       integral                             1     'h1              
      slave                   uvm_agent                            -     @3540            
        ardrv                 uvm_driver #(REQ,RSP)                -     @4217            
          item_read_imp       uvm_analysis_port                    -     @4246            
          rsp_port            uvm_analysis_port                    -     @4236            
          seq_item_port       uvm_seq_item_pull_port               -     @4226            
          m_num_sent          integral                             32    'h0              
        arsqr                 axi_sequencer                        -     @4256            
          rsp_export          uvm_analysis_export                  -     @4265            
          seq_item_export     uvm_seq_item_pull_imp                -     @4383            
          arbitration_queue   array                                0     -                
          lock_queue          array                                0     -                
          num_last_reqs       integral                             32    'd1              
          num_last_rsps       integral                             32    'd1              
        awdrv                 uvm_driver #(REQ,RSP)                -     @3689            
          item_read_imp       uvm_analysis_port                    -     @3718            
          rsp_port            uvm_analysis_port                    -     @3708            
          seq_item_port       uvm_seq_item_pull_port               -     @3698            
          m_num_sent          integral                             32    'h0              
        awsqr                 axi_sequencer                        -     @3728            
          rsp_export          uvm_analysis_export                  -     @3737            
          seq_item_export     uvm_seq_item_pull_imp                -     @3855            
          arbitration_queue   array                                0     -                
          lock_queue          array                                0     -                
          num_last_reqs       integral                             32    'd1              
          num_last_rsps       integral                             32    'd1              
        bdrv                  uvm_driver #(REQ,RSP)                -     @4041            
          item_read_imp       uvm_analysis_port                    -     @4070            
          rsp_port            uvm_analysis_port                    -     @4060            
          seq_item_port       uvm_seq_item_pull_port               -     @4050            
          m_num_sent          integral                             32    'h0              
        bsqr                  axi_sequencer                        -     @4080            
          rsp_export          uvm_analysis_export                  -     @4089            
          seq_item_export     uvm_seq_item_pull_imp                -     @4207            
          arbitration_queue   array                                0     -                
          lock_queue          array                                0     -                
          num_last_reqs       integral                             32    'd1              
          num_last_rsps       integral                             32    'd1              
        rdrv                  uvm_driver #(REQ,RSP)                -     @4393            
          item_read_imp       uvm_analysis_port                    -     @4422            
          rsp_port            uvm_analysis_port                    -     @4412            
          seq_item_port       uvm_seq_item_pull_port               -     @4402            
          m_num_sent          integral                             32    'h0              
        rsqr                  axi_sequencer                        -     @4432            
          rsp_export          uvm_analysis_export                  -     @4441            
          seq_item_export     uvm_seq_item_pull_imp                -     @4559            
          arbitration_queue   array                                0     -                
          lock_queue          array                                0     -                
          num_last_reqs       integral                             32    'd1              
          num_last_rsps       integral                             32    'd1              
        wdrv                  uvm_driver #(REQ,RSP)                -     @3865            
          item_read_imp       uvm_analysis_port                    -     @3894            
          rsp_port            uvm_analysis_port                    -     @3884            
          seq_item_port       uvm_seq_item_pull_port               -     @3874            
          m_num_sent          integral                             32    'h0              
        wsqr                  axi_sequencer                        -     @3904            
          rsp_export          uvm_analysis_export                  -     @3913            
          seq_item_export     uvm_seq_item_pull_imp                -     @4031            
          arbitration_queue   array                                0     -                
          lock_queue          array                                0     -                
          num_last_reqs       integral                             32    'd1              
          num_last_rsps       integral                             32    'd1              
      state                   axi_state                            -     @3441            
        ar2r_imp              uvm_analysis_imp_ar2r                -     @3510            
        ar_imp                uvm_analysis_imp_ar                  -     @3480            
        aw2b_imp              uvm_analysis_imp_aw2b                -     @3500            
        aw_imp                uvm_analysis_imp_aw                  -     @3450            
        b_imp                 uvm_analysis_imp_b                   -     @3470            
        item_rtr_port         uvm_analysis_port                    -     @3530            
        item_wtr_port         uvm_analysis_port                    -     @3520            
        r_imp                 uvm_analysis_imp_r                   -     @3490            
        w_imp                 uvm_analysis_imp_w                   -     @3460            
        avg_rate              integral                             32    'h0              
        exp_rate              integral                             32    'h0              
        win_size              integral                             32    'h0              
        bqnum_for_slaseq      integral                             32    'h0              
        rq_from_model_num     integral                             32    'h0              
      vsqr                    axi_virtual_sequencer                -     @3549            
        rsp_export            uvm_analysis_export                  -     @3558            
        seq_item_export       uvm_seq_item_pull_imp                -     @3676            
        arbitration_queue     array                                0     -                
        lock_queue            array                                0     -                
        num_last_reqs         integral                             32    'd1              
        num_last_rsps         integral                             32    'd1              
      cfg                     axi_cfg                              -     @405             
        has_checker           integral                             1     'h1              
        has_coverage          integral                             1     'h1              
        id_num                integral                             32    'h1              
        reset_level           reset_level_enum                     32    RESET_LEVEL_LOW  
        drv_type              drv_type_enum                        32    SLAVE            
        write_latency_mode    latency_mode_enum                    32    TRANSACTION_FIRST
        read_latency_mode     latency_mode_enum                    32    TRANSACTION_FIRST
        clatency              axi_latency                          -     @484             
          wr_latency          integral                             32    'h0              
          rd_latency          integral                             32    'h0              
    axi_master_WTMAP          uvm_env                              -     @455             
      item_rtr_port           uvm_analysis_port                    -     @474             
      item_wtr_port           uvm_analysis_port                    -     @464             
      monitor                 uvm_monitor                          -     @4640            
        item_ar2r_port        uvm_analysis_port                    -     @4709            
        item_ar_port          uvm_analysis_port                    -     @4679            
        item_aw2b_port        uvm_analysis_port                    -     @4699            
        item_aw_port          uvm_analysis_port                    -     @4649            
        item_b_port           uvm_analysis_port                    -     @4669            
        item_r_port           uvm_analysis_port                    -     @4689            
        item_w_port           uvm_analysis_port                    -     @4659            
        checks_enable         integral                             1     'h1              
        coverage_enable       integral                             1     'h1              
      slave                   uvm_agent                            -     @4818            
        ardrv                 uvm_driver #(REQ,RSP)                -     @5495            
          item_read_imp       uvm_analysis_port                    -     @5524            
          rsp_port            uvm_analysis_port                    -     @5514            
          seq_item_port       uvm_seq_item_pull_port               -     @5504            
          m_num_sent          integral                             32    'h0              
        arsqr                 axi_sequencer                        -     @5534            
          rsp_export          uvm_analysis_export                  -     @5543            
          seq_item_export     uvm_seq_item_pull_imp                -     @5661            
          arbitration_queue   array                                0     -                
          lock_queue          array                                0     -                
          num_last_reqs       integral                             32    'd1              
          num_last_rsps       integral                             32    'd1              
        awdrv                 uvm_driver #(REQ,RSP)                -     @4967            
          item_read_imp       uvm_analysis_port                    -     @4996            
          rsp_port            uvm_analysis_port                    -     @4986            
          seq_item_port       uvm_seq_item_pull_port               -     @4976            
          m_num_sent          integral                             32    'h0              
        awsqr                 axi_sequencer                        -     @5006            
          rsp_export          uvm_analysis_export                  -     @5015            
          seq_item_export     uvm_seq_item_pull_imp                -     @5133            
          arbitration_queue   array                                0     -                
          lock_queue          array                                0     -                
          num_last_reqs       integral                             32    'd1              
          num_last_rsps       integral                             32    'd1              
        bdrv                  uvm_driver #(REQ,RSP)                -     @5319            
          item_read_imp       uvm_analysis_port                    -     @5348            
          rsp_port            uvm_analysis_port                    -     @5338            
          seq_item_port       uvm_seq_item_pull_port               -     @5328            
          m_num_sent          integral                             32    'h0              
        bsqr                  axi_sequencer                        -     @5358            
          rsp_export          uvm_analysis_export                  -     @5367            
          seq_item_export     uvm_seq_item_pull_imp                -     @5485            
          arbitration_queue   array                                0     -                
          lock_queue          array                                0     -                
          num_last_reqs       integral                             32    'd1              
          num_last_rsps       integral                             32    'd1              
        rdrv                  uvm_driver #(REQ,RSP)                -     @5671            
          item_read_imp       uvm_analysis_port                    -     @5700            
          rsp_port            uvm_analysis_port                    -     @5690            
          seq_item_port       uvm_seq_item_pull_port               -     @5680            
          m_num_sent          integral                             32    'h0              
        rsqr                  axi_sequencer                        -     @5710            
          rsp_export          uvm_analysis_export                  -     @5719            
          seq_item_export     uvm_seq_item_pull_imp                -     @5837            
          arbitration_queue   array                                0     -                
          lock_queue          array                                0     -                
          num_last_reqs       integral                             32    'd1              
          num_last_rsps       integral                             32    'd1              
        wdrv                  uvm_driver #(REQ,RSP)                -     @5143            
          item_read_imp       uvm_analysis_port                    -     @5172            
          rsp_port            uvm_analysis_port                    -     @5162            
          seq_item_port       uvm_seq_item_pull_port               -     @5152            
          m_num_sent          integral                             32    'h0              
        wsqr                  axi_sequencer                        -     @5182            
          rsp_export          uvm_analysis_export                  -     @5191            
          seq_item_export     uvm_seq_item_pull_imp                -     @5309            
          arbitration_queue   array                                0     -                
          lock_queue          array                                0     -                
          num_last_reqs       integral                             32    'd1              
          num_last_rsps       integral                             32    'd1              
      state                   axi_state                            -     @4719            
        ar2r_imp              uvm_analysis_imp_ar2r                -     @4788            
        ar_imp                uvm_analysis_imp_ar                  -     @4758            
        aw2b_imp              uvm_analysis_imp_aw2b                -     @4778            
        aw_imp                uvm_analysis_imp_aw                  -     @4728            
        b_imp                 uvm_analysis_imp_b                   -     @4748            
        item_rtr_port         uvm_analysis_port                    -     @4808            
        item_wtr_port         uvm_analysis_port                    -     @4798            
        r_imp                 uvm_analysis_imp_r                   -     @4768            
        w_imp                 uvm_analysis_imp_w                   -     @4738            
        avg_rate              integral                             32    'h0              
        exp_rate              integral                             32    'h0              
        win_size              integral                             32    'h0              
        bqnum_for_slaseq      integral                             32    'h0              
        rq_from_model_num     integral                             32    'h0              
      vsqr                    axi_virtual_sequencer                -     @4827            
        rsp_export            uvm_analysis_export                  -     @4836            
        seq_item_export       uvm_seq_item_pull_imp                -     @4954            
        arbitration_queue     array                                0     -                
        lock_queue            array                                0     -                
        num_last_reqs         integral                             32    'd1              
        num_last_rsps         integral                             32    'd1              
      cfg                     axi_cfg                              -     @404             
        has_checker           integral                             1     'h1              
        has_coverage          integral                             1     'h1              
        id_num                integral                             32    'h1              
        reset_level           reset_level_enum                     32    RESET_LEVEL_LOW  
        drv_type              drv_type_enum                        32    SLAVE            
        write_latency_mode    latency_mode_enum                    32    TRANSACTION_FIRST
        read_latency_mode     latency_mode_enum                    32    TRANSACTION_FIRST
        clatency              axi_latency                          -     @453             
          wr_latency          integral                             32    'h0              
          rd_latency          integral                             32    'h0              
    env_master_svr_WtMapFc    uvm_env                              -     @407             
      m_agt                   uvm_agent                            -     @5913            
        drv                   uvm_driver #(REQ,RSP)                -     @6061            
          rsp_port            uvm_analysis_port                    -     @6080            
          seq_item_port       uvm_seq_item_pull_port               -     @6070            
        mon                   uvm_monitor                          -     @6090            
          item_collect_port   uvm_analysis_port                    -     @6101            
        sqr                   uvm_sequencer                        -     @5924            
          rsp_export          uvm_analysis_export                  -     @5933            
          seq_item_export     uvm_seq_item_pull_imp                -     @6051            
          arbitration_queue   array                                0     -                
          lock_queue          array                                0     -                
          num_last_reqs       integral                             32    'd1              
          num_last_rsps       integral                             32    'd1              
    refm                      ConvX_reference_model                -     @546             
      trans_num_idx           integral                             32    'h0              
    subsys_mon                ConvX_subsystem_monitor              -     @559             
      IFMAP_rtr_imp           uvm_analysis_imp_axi_rtr_IFMAP       -     @588             
      IFMAP_wtr_imp           uvm_analysis_imp_axi_wtr_IFMAP       -     @578             
      OFMAP_rtr_imp           uvm_analysis_imp_axi_rtr_OFMAP       -     @628             
      OFMAP_wtr_imp           uvm_analysis_imp_axi_wtr_OFMAP       -     @618             
      WTMAP_rtr_imp           uvm_analysis_imp_axi_rtr_WTMAP       -     @608             
      WTMAP_wtr_imp           uvm_analysis_imp_axi_wtr_WTMAP       -     @598             
      control_rtr_imp         uvm_analysis_imp_axi_rtr_control     -     @648             
      control_wtr_imp         uvm_analysis_imp_axi_wtr_control     -     @638             
      scbd                    ConvX_scoreboard                     -     @6126            
        refm                  ConvX_reference_model                -     @546             
          trans_num_idx       integral                             32    'h0              
      svr_master_WtMapFc_imp  uvm_analysis_imp_svr_master_WtMapFc  -     @568             
    env_master_svr_WtMapFc    uvm_env                              -     @407             
    refm                      ConvX_reference_model                -     @546             
    ConvX_virtual_sqr         ConvX_virtual_sequencer              -     @658             
    ConvX_cfg                 ConvX_config                         -     @400             
      port_WtMapFc_cfg        svr_config                           -     @401             
        svr_type              svr_inst_type                        32    SVR_MASTER       
        prt_type              svr_protocol_type                    32    AP_NONE          
        is_active             svr_active_passive_enum              1     SVR_ACTIVE       
        reset_level           svr_reset_level_enum                 1     RESET_LEVEL_LOW  
        spec_cfg              svr_spec_cfg_enum                    32    NORMAL           
        clatency              svr_latency                          -     @402             
          transfer_latency    integral                             32    'h0              
      IFMAP_cfg               axi_cfg                              -     @403             
        has_checker           integral                             1     'h1              
        has_coverage          integral                             1     'h1              
        id_num                integral                             32    'h1              
        reset_level           reset_level_enum                     32    RESET_LEVEL_LOW  
        drv_type              drv_type_enum                        32    SLAVE            
        write_latency_mode    latency_mode_enum                    32    TRANSACTION_FIRST
        read_latency_mode     latency_mode_enum                    32    TRANSACTION_FIRST
        clatency              axi_latency                          -     @420             
          wr_latency          integral                             32    'h0              
          rd_latency          integral                             32    'h0              
      WTMAP_cfg               axi_cfg                              -     @404             
        has_checker           integral                             1     'h1              
        has_coverage          integral                             1     'h1              
        id_num                integral                             32    'h1              
        reset_level           reset_level_enum                     32    RESET_LEVEL_LOW  
        drv_type              drv_type_enum                        32    SLAVE            
        write_latency_mode    latency_mode_enum                    32    TRANSACTION_FIRST
        read_latency_mode     latency_mode_enum                    32    TRANSACTION_FIRST
        clatency              axi_latency                          -     @453             
          wr_latency          integral                             32    'h0              
          rd_latency          integral                             32    'h0              
      OFMAP_cfg               axi_cfg                              -     @405             
        has_checker           integral                             1     'h1              
        has_coverage          integral                             1     'h1              
        id_num                integral                             32    'h1              
        reset_level           reset_level_enum                     32    RESET_LEVEL_LOW  
        drv_type              drv_type_enum                        32    SLAVE            
        write_latency_mode    latency_mode_enum                    32    TRANSACTION_FIRST
        read_latency_mode     latency_mode_enum                    32    TRANSACTION_FIRST
        clatency              axi_latency                          -     @484             
          wr_latency          integral                             32    'h0              
          rd_latency          integral                             32    'h0              
      control_cfg             axi_cfg                              -     @406             
        has_checker           integral                             1     'h1              
        has_coverage          integral                             1     'h1              
        id_num                integral                             32    'h1              
        reset_level           reset_level_enum                     32    RESET_LEVEL_LOW  
        drv_type              drv_type_enum                        32    MASTER           
        write_latency_mode    latency_mode_enum                    32    CHANNEL_FIRST    
        read_latency_mode     latency_mode_enum                    32    CHANNEL_FIRST    
        clatency              axi_latency                          -     @515             
          wr_latency          integral                             32    'h0              
          rd_latency          integral                             32    'h0              
      check_ena               integral                             32    'h0              
      cover_ena               integral                             32    'h0              
------------------------------------------------------------------------------------------

UVM_INFO C:/Xilinx/2025.1/Vivado/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20867) @ 0: reporter [UVM/COMP/NAMECHECK] This implementation of the component name checks requires DPI to be enabled
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"


Out of memory on request for a fresh 8388608 bytes
Total memory consumed so far :3978181268 bytes
Command failed: Simulator command interrupted.

Simulation engine not responding
The simulator has terminated in an unexpected manner.  Please review the simulation log (xsim.log) for details.
run: Time (s): cpu = 00:00:00 ; elapsed = 00:13:54 . Memory (MB): peak = 215.625 ; gain = 0.000
## quit
INFO: [Common 17-206] Exiting xsim at Thu Sep  4 09:05:55 2025...
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
ERROR: 
INFO: [HLS 200-112] Total CPU user time: 13 seconds. Total CPU system time: 9 seconds. Total elapsed time: 1163.96 seconds; peak allocated memory: 432.488 MB.
