$date
	Fri Feb  9 14:16:28 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module test $end
$var wire 1 ! y $end
$var reg 4 " i [3:0] $end
$var reg 2 # s [1:0] $end
$var integer 32 $ j [31:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 $
b0 #
b1010 "
0!
$end
#5
1!
b1 #
b1 $
#10
0!
b10 #
b10 $
#15
1!
b11 #
b11 $
#20
b100 $
