<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="reg_access_top_behav.wdb" id="1">
         <top_modules>
            <top_module name="\$unit_byte_fifo_sv_3568960937 " />
            <top_module name="cmd_pkg" />
            <top_module name="glbl" />
            <top_module name="reg_access_top" />
            <top_module name="std" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="29,713.083333 us"></ZoomStartTime>
      <ZoomEndTime time="30,025.583334 us"></ZoomEndTime>
      <Cursor1Time time="30,001.000000 us"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="182"></NameColumnWidth>
      <ValueColumnWidth column_width="65"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="11" />
   <wave_markers>
      <marker time="556922134" label="" />
   </wave_markers>
   <wvobject fp_name="/reg_access_top/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/reg_access_top/rst" type="logic">
      <obj_property name="ElementShortName">rst</obj_property>
      <obj_property name="ObjectShortName">rst</obj_property>
   </wvobject>
   <wvobject fp_name="/reg_access_top/CLK_PERIOD" type="array">
      <obj_property name="ElementShortName">CLK_PERIOD[63:0]</obj_property>
      <obj_property name="ObjectShortName">CLK_PERIOD[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/reg_access_top/reg_access/tx" type="logic">
      <obj_property name="ElementShortName">tx</obj_property>
      <obj_property name="ObjectShortName">tx</obj_property>
   </wvobject>
   <wvobject fp_name="/reg_access_top/reg_access/baud_tick" type="logic">
      <obj_property name="ElementShortName">baud_tick</obj_property>
      <obj_property name="ObjectShortName">baud_tick</obj_property>
   </wvobject>
   <wvobject fp_name="/reg_access_top/reg_access/uart_tx/tx_en" type="logic">
      <obj_property name="ElementShortName">tx_en</obj_property>
      <obj_property name="ObjectShortName">tx_en</obj_property>
   </wvobject>
   <wvobject fp_name="/reg_access_top/reg_access/uart_tx/data_ready" type="logic">
      <obj_property name="ElementShortName">data_ready</obj_property>
      <obj_property name="ObjectShortName">data_ready</obj_property>
   </wvobject>
   <wvobject fp_name="/reg_access_top/reg_access/cmd_fifo/mem" type="array">
      <obj_property name="ElementShortName">mem[0:15]</obj_property>
      <obj_property name="ObjectShortName">mem[0:15]</obj_property>
   </wvobject>
   <wvobject type="divider" fp_name="divider27">
   </wvobject>
   <wvobject fp_name="/reg_access_top/reg_access/resp_fifo/mem" type="array">
      <obj_property name="ElementShortName">mem[0:15]</obj_property>
      <obj_property name="ObjectShortName">mem[0:15]</obj_property>
   </wvobject>
   <wvobject fp_name="/reg_access_top/reg_access/uart_tx/bit_count" type="array">
      <obj_property name="ElementShortName">bit_count[4:0]</obj_property>
      <obj_property name="ObjectShortName">bit_count[4:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
</wave_config>
