// Seed: 3585541718
module module_0;
  initial
    if (1) id_1 <= -1;
    else id_2 = id_1;
  always $display(-1'b0, $display(-1, -1'b0 !== 1, 1'b0, -1, ""), id_1);
  wire id_3;
endmodule
module module_1 (
    output tri id_0,
    output supply0 id_1,
    input wand id_2,
    output tri1 void id_3,
    input uwire id_4
);
  assign id_0 = 1;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
endmodule
program module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  always_latch id_4 = -1;
  assign id_3 = id_6;
  always
  `define pp_7 0
  assign id_4 = id_1;
  module_0 modCall_1 ();
  always id_1 <= id_1;
  wire id_8;
  wire id_9;
endmodule
