TimeQuest Timing Analyzer report for Rain
Wed Apr  3 19:43:38 2019
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'CLOCK_50'
 12. Slow Model Setup: 'VGA|mypll|altpll_component|pll|clk[0]'
 13. Slow Model Hold: 'CLOCK_50'
 14. Slow Model Hold: 'VGA|mypll|altpll_component|pll|clk[0]'
 15. Slow Model Minimum Pulse Width: 'CLOCK_50'
 16. Slow Model Minimum Pulse Width: 'VGA|mypll|altpll_component|pll|clk[0]'
 17. Setup Times
 18. Hold Times
 19. Clock to Output Times
 20. Minimum Clock to Output Times
 21. Fast Model Setup Summary
 22. Fast Model Hold Summary
 23. Fast Model Recovery Summary
 24. Fast Model Removal Summary
 25. Fast Model Minimum Pulse Width Summary
 26. Fast Model Setup: 'CLOCK_50'
 27. Fast Model Setup: 'VGA|mypll|altpll_component|pll|clk[0]'
 28. Fast Model Hold: 'CLOCK_50'
 29. Fast Model Hold: 'VGA|mypll|altpll_component|pll|clk[0]'
 30. Fast Model Minimum Pulse Width: 'CLOCK_50'
 31. Fast Model Minimum Pulse Width: 'VGA|mypll|altpll_component|pll|clk[0]'
 32. Setup Times
 33. Hold Times
 34. Clock to Output Times
 35. Minimum Clock to Output Times
 36. Multicorner Timing Analysis Summary
 37. Setup Times
 38. Hold Times
 39. Clock to Output Times
 40. Minimum Clock to Output Times
 41. Setup Transfers
 42. Hold Transfers
 43. Report TCCS
 44. Report RSKM
 45. Unconstrained Paths
 46. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; Rain                                                              ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                               ;
+---------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------+-------------------------------------------+
; Clock Name                            ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                  ; Targets                                   ;
+---------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------+-------------------------------------------+
; CLOCK_50                              ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                         ; { CLOCK_50 }                              ;
; VGA|mypll|altpll_component|pll|clk[0] ; Generated ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; VGA|mypll|altpll_component|pll|inclk[0] ; { VGA|mypll|altpll_component|pll|clk[0] } ;
+---------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------+-------------------------------------------+


+-----------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                     ;
+------------+-----------------+---------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                            ; Note ;
+------------+-----------------+---------------------------------------+------+
; 70.16 MHz  ; 70.16 MHz       ; CLOCK_50                              ;      ;
; 141.22 MHz ; 141.22 MHz      ; VGA|mypll|altpll_component|pll|clk[0] ;      ;
+------------+-----------------+---------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------+
; Slow Model Setup Summary                                       ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; CLOCK_50                              ; 5.747  ; 0.000         ;
; VGA|mypll|altpll_component|pll|clk[0] ; 32.919 ; 0.000         ;
+---------------------------------------+--------+---------------+


+---------------------------------------------------------------+
; Slow Model Hold Summary                                       ;
+---------------------------------------+-------+---------------+
; Clock                                 ; Slack ; End Point TNS ;
+---------------------------------------+-------+---------------+
; CLOCK_50                              ; 0.391 ; 0.000         ;
; VGA|mypll|altpll_component|pll|clk[0] ; 0.391 ; 0.000         ;
+---------------------------------------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                         ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; CLOCK_50                              ; 7.620  ; 0.000         ;
; VGA|mypll|altpll_component|pll|clk[0] ; 17.873 ; 0.000         ;
+---------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK_50'                                                                                                                                     ;
+-------+----------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; 5.747 ; control:c0|pos_x_p2[3]                 ; control:c0|current_state.S_RAIN_3_INIT    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.012     ; 14.277     ;
; 5.748 ; control:c0|pos_x_p2[3]                 ; control:c0|current_state.S_RAIN_3_DRAW    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.012     ; 14.276     ;
; 5.751 ; control:c0|pos_x_p2[3]                 ; control:c0|current_state.S_RAIN_2_DRAW    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.012     ; 14.273     ;
; 5.781 ; control:c0|pos_x_p2[3]                 ; control:c0|current_state.S_RAIN_8_INIT    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.019     ; 14.236     ;
; 5.922 ; control:c0|pos_x_p2[3]                 ; control:c0|current_state.S_RESET_P2       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.019     ; 14.095     ;
; 6.010 ; control:c0|pos_x_p2[4]                 ; control:c0|current_state.S_RAIN_3_INIT    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.010     ; 14.016     ;
; 6.011 ; control:c0|pos_x_p2[4]                 ; control:c0|current_state.S_RAIN_3_DRAW    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.010     ; 14.015     ;
; 6.014 ; control:c0|pos_x_p2[4]                 ; control:c0|current_state.S_RAIN_2_DRAW    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.010     ; 14.012     ;
; 6.044 ; control:c0|pos_x_p2[4]                 ; control:c0|current_state.S_RAIN_8_INIT    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.017     ; 13.975     ;
; 6.048 ; control:c0|pos_x_p2[3]                 ; control:c0|current_state.S_PLAYER1_ERASE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.019     ; 13.969     ;
; 6.049 ; control:c0|pos_x_p2[3]                 ; control:c0|current_state.S_PLAYER2_INIT   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.019     ; 13.968     ;
; 6.052 ; control:c0|pos_x_p2[3]                 ; control:c0|current_state.S_RAIN_1_DRAW    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.019     ; 13.965     ;
; 6.143 ; control:c0|pos_x_p2[5]                 ; control:c0|current_state.S_RAIN_3_INIT    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.012     ; 13.881     ;
; 6.144 ; control:c0|pos_x_p2[5]                 ; control:c0|current_state.S_RAIN_3_DRAW    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.012     ; 13.880     ;
; 6.147 ; control:c0|pos_x_p2[5]                 ; control:c0|current_state.S_RAIN_2_DRAW    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.012     ; 13.877     ;
; 6.177 ; control:c0|pos_x_p2[5]                 ; control:c0|current_state.S_RAIN_8_INIT    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.019     ; 13.840     ;
; 6.185 ; control:c0|pos_x_p2[4]                 ; control:c0|current_state.S_RESET_P2       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.017     ; 13.834     ;
; 6.233 ; control:c0|pos_x_p2[3]                 ; control:c0|current_state.S_PLAYER1_INIT   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.019     ; 13.784     ;
; 6.261 ; control:c0|draw_counter_r7[6]          ; control:c0|current_state.S_PLAYER2_ERASE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 13.784     ;
; 6.275 ; control:c0|pos_x_p2[3]                 ; control:c0|current_state.S_PLAYER2_UPDATE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.021     ; 13.740     ;
; 6.276 ; control:c0|pos_x_p2[3]                 ; control:c0|current_state.S_RAIN_5_DRAW    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.020     ; 13.740     ;
; 6.297 ; control:c0|pos_x_p2[3]                 ; control:c0|current_state.S_RAIN_6_DRAW    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.020     ; 13.719     ;
; 6.301 ; control:c0|draw_counter_r7[6]          ; control:c0|current_state.S_RAIN_8_UPDATE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 13.745     ;
; 6.304 ; control:c0|pos_x_p2[2]                 ; control:c0|current_state.S_RAIN_3_INIT    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.010     ; 13.722     ;
; 6.305 ; control:c0|pos_x_p2[2]                 ; control:c0|current_state.S_RAIN_3_DRAW    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.010     ; 13.721     ;
; 6.308 ; control:c0|pos_x_p2[2]                 ; control:c0|current_state.S_RAIN_2_DRAW    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.010     ; 13.718     ;
; 6.311 ; control:c0|pos_x_p2[4]                 ; control:c0|current_state.S_PLAYER1_ERASE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.017     ; 13.708     ;
; 6.312 ; control:c0|pos_x_p2[4]                 ; control:c0|current_state.S_PLAYER2_INIT   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.017     ; 13.707     ;
; 6.315 ; control:c0|pos_x_p2[4]                 ; control:c0|current_state.S_RAIN_1_DRAW    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.017     ; 13.704     ;
; 6.318 ; control:c0|pos_x_p2[5]                 ; control:c0|current_state.S_RESET_P2       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.019     ; 13.699     ;
; 6.328 ; control:c0|draw_counter_r7[6]          ; control:c0|current_state.S_RAIN_4_UPDATE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.011      ; 13.719     ;
; 6.333 ; control:c0|draw_counter_r7[6]          ; control:c0|current_state.S_IDLE           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 13.713     ;
; 6.338 ; control:c0|pos_x_p2[2]                 ; control:c0|current_state.S_RAIN_8_INIT    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.017     ; 13.681     ;
; 6.354 ; control:c0|draw_counter_r7[6]          ; control:c0|current_state.S_RAIN_5_ERASE   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.011      ; 13.693     ;
; 6.369 ; control:c0|pos_x_p2[0]                 ; control:c0|current_state.S_RAIN_3_INIT    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.012     ; 13.655     ;
; 6.370 ; control:c0|pos_x_p2[0]                 ; control:c0|current_state.S_RAIN_3_DRAW    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.012     ; 13.654     ;
; 6.371 ; control:c0|draw_counter_r7[6]          ; control:c0|current_state.S_PLAYER2_WIN    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 13.672     ;
; 6.373 ; control:c0|pos_x_p2[0]                 ; control:c0|current_state.S_RAIN_2_DRAW    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.012     ; 13.651     ;
; 6.375 ; control:c0|pos_x_p2[1]                 ; control:c0|current_state.S_RAIN_3_INIT    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.010     ; 13.651     ;
; 6.376 ; control:c0|pos_x_p2[1]                 ; control:c0|current_state.S_RAIN_3_DRAW    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.010     ; 13.650     ;
; 6.379 ; control:c0|pos_x_p2[1]                 ; control:c0|current_state.S_RAIN_2_DRAW    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.010     ; 13.647     ;
; 6.403 ; control:c0|pos_x_p2[0]                 ; control:c0|current_state.S_RAIN_8_INIT    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.019     ; 13.614     ;
; 6.409 ; control:c0|pos_x_p2[1]                 ; control:c0|current_state.S_RAIN_8_INIT    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.017     ; 13.610     ;
; 6.444 ; control:c0|pos_x_p2[5]                 ; control:c0|current_state.S_PLAYER1_ERASE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.019     ; 13.573     ;
; 6.445 ; control:c0|pos_x_p2[5]                 ; control:c0|current_state.S_PLAYER2_INIT   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.019     ; 13.572     ;
; 6.447 ; control:c0|draw_counter_r6[6]          ; control:c0|current_state.S_PLAYER2_ERASE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 13.599     ;
; 6.448 ; control:c0|pos_x_p2[5]                 ; control:c0|current_state.S_RAIN_1_DRAW    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.019     ; 13.569     ;
; 6.459 ; control:c0|current_state.S_RAIN_7_DRAW ; control:c0|current_state.S_PLAYER2_ERASE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 13.580     ;
; 6.476 ; control:c0|draw_counter_r7[7]          ; control:c0|current_state.S_PLAYER2_ERASE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 13.569     ;
; 6.479 ; control:c0|pos_x_p2[2]                 ; control:c0|current_state.S_RESET_P2       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.017     ; 13.540     ;
; 6.489 ; control:c0|pos_x_p1[2]                 ; control:c0|current_state.S_RAIN_3_INIT    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.019      ; 13.566     ;
; 6.490 ; control:c0|pos_x_p1[2]                 ; control:c0|current_state.S_RAIN_3_DRAW    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.019      ; 13.565     ;
; 6.493 ; control:c0|pos_x_p1[2]                 ; control:c0|current_state.S_RAIN_2_DRAW    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.019      ; 13.562     ;
; 6.496 ; control:c0|pos_x_p2[4]                 ; control:c0|current_state.S_PLAYER1_INIT   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.017     ; 13.523     ;
; 6.505 ; control:c0|pos_x_p2[3]                 ; control:c0|current_state.S_RAIN_2_ERASE   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.013     ; 13.518     ;
; 6.514 ; control:c0|draw_counter_r6[6]          ; control:c0|current_state.S_RAIN_4_UPDATE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.012      ; 13.534     ;
; 6.516 ; control:c0|draw_counter_r7[7]          ; control:c0|current_state.S_RAIN_8_UPDATE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 13.530     ;
; 6.523 ; control:c0|pos_x_p1[2]                 ; control:c0|current_state.S_RAIN_8_INIT    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.012      ; 13.525     ;
; 6.524 ; control:c0|pos_x_p1[3]                 ; control:c0|current_state.S_RAIN_3_INIT    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.019      ; 13.531     ;
; 6.525 ; control:c0|pos_x_p1[3]                 ; control:c0|current_state.S_RAIN_3_DRAW    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.019      ; 13.530     ;
; 6.526 ; control:c0|current_state.S_RAIN_7_DRAW ; control:c0|current_state.S_RAIN_4_UPDATE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 13.515     ;
; 6.528 ; control:c0|pos_x_p1[3]                 ; control:c0|current_state.S_RAIN_2_DRAW    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.019      ; 13.527     ;
; 6.538 ; control:c0|pos_x_p2[4]                 ; control:c0|current_state.S_PLAYER2_UPDATE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.019     ; 13.479     ;
; 6.539 ; control:c0|pos_x_p2[4]                 ; control:c0|current_state.S_RAIN_5_DRAW    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.018     ; 13.479     ;
; 6.540 ; control:c0|draw_counter_r6[6]          ; control:c0|current_state.S_RAIN_5_ERASE   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.012      ; 13.508     ;
; 6.543 ; control:c0|draw_counter_r7[7]          ; control:c0|current_state.S_RAIN_4_UPDATE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.011      ; 13.504     ;
; 6.544 ; control:c0|pos_x_p2[0]                 ; control:c0|current_state.S_RESET_P2       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.019     ; 13.473     ;
; 6.548 ; control:c0|draw_counter_r7[7]          ; control:c0|current_state.S_IDLE           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 13.498     ;
; 6.550 ; control:c0|pos_x_p2[1]                 ; control:c0|current_state.S_RESET_P2       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.017     ; 13.469     ;
; 6.552 ; control:c0|current_state.S_RAIN_7_DRAW ; control:c0|current_state.S_RAIN_5_ERASE   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 13.489     ;
; 6.557 ; control:c0|draw_counter_r6[6]          ; control:c0|current_state.S_PLAYER2_WIN    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.008      ; 13.487     ;
; 6.558 ; control:c0|pos_x_p1[3]                 ; control:c0|current_state.S_RAIN_8_INIT    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.012      ; 13.490     ;
; 6.560 ; control:c0|pos_x_p2[4]                 ; control:c0|current_state.S_RAIN_6_DRAW    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.018     ; 13.458     ;
; 6.564 ; control:c0|pos_x_p2[6]                 ; control:c0|current_state.S_RAIN_3_INIT    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.010     ; 13.462     ;
; 6.565 ; control:c0|pos_x_p2[6]                 ; control:c0|current_state.S_RAIN_3_DRAW    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.010     ; 13.461     ;
; 6.568 ; control:c0|pos_x_p2[6]                 ; control:c0|current_state.S_RAIN_2_DRAW    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.010     ; 13.458     ;
; 6.569 ; control:c0|draw_counter_r7[7]          ; control:c0|current_state.S_RAIN_5_ERASE   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.011      ; 13.478     ;
; 6.569 ; control:c0|current_state.S_RAIN_7_DRAW ; control:c0|current_state.S_PLAYER2_WIN    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 13.468     ;
; 6.579 ; control:c0|draw_counter_r7[5]          ; control:c0|current_state.S_PLAYER2_ERASE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 13.466     ;
; 6.586 ; control:c0|draw_counter_r7[7]          ; control:c0|current_state.S_PLAYER2_WIN    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 13.457     ;
; 6.588 ; control:c0|draw_counter_r7[6]          ; control:c0|current_state.S_PLAYER1_UPDATE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 13.457     ;
; 6.589 ; control:c0|pos_x_p2[3]                 ; control:c0|current_state.S_RAIN_4_DRAW    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.020     ; 13.427     ;
; 6.595 ; control:c0|pos_x_p2[3]                 ; control:c0|current_state.S_RAIN_4_INIT    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.020     ; 13.421     ;
; 6.598 ; control:c0|pos_x_p2[6]                 ; control:c0|current_state.S_RAIN_8_INIT    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.017     ; 13.421     ;
; 6.605 ; control:c0|pos_x_p2[2]                 ; control:c0|current_state.S_PLAYER1_ERASE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.017     ; 13.414     ;
; 6.606 ; control:c0|pos_x_p2[2]                 ; control:c0|current_state.S_PLAYER2_INIT   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.017     ; 13.413     ;
; 6.609 ; control:c0|pos_x_p2[2]                 ; control:c0|current_state.S_RAIN_1_DRAW    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.017     ; 13.410     ;
; 6.614 ; control:c0|draw_counter_r7[6]          ; control:c0|current_state.S_PLAYER2_UPDATE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 13.427     ;
; 6.619 ; control:c0|draw_counter_r7[5]          ; control:c0|current_state.S_RAIN_8_UPDATE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 13.427     ;
; 6.629 ; control:c0|pos_x_p2[5]                 ; control:c0|current_state.S_PLAYER1_INIT   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.019     ; 13.388     ;
; 6.646 ; control:c0|draw_counter_r7[5]          ; control:c0|current_state.S_RAIN_4_UPDATE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.011      ; 13.401     ;
; 6.651 ; control:c0|draw_counter_r7[5]          ; control:c0|current_state.S_IDLE           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 13.395     ;
; 6.663 ; control:c0|draw_counter_r6[8]          ; control:c0|current_state.S_PLAYER2_ERASE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 13.383     ;
; 6.664 ; control:c0|pos_x_p1[2]                 ; control:c0|current_state.S_RESET_P2       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.012      ; 13.384     ;
; 6.670 ; control:c0|pos_x_p2[0]                 ; control:c0|current_state.S_PLAYER1_ERASE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.019     ; 13.347     ;
; 6.671 ; control:c0|pos_x_p2[0]                 ; control:c0|current_state.S_PLAYER2_INIT   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.019     ; 13.346     ;
; 6.671 ; control:c0|pos_x_p2[5]                 ; control:c0|current_state.S_PLAYER2_UPDATE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.021     ; 13.344     ;
; 6.672 ; control:c0|draw_counter_r7[5]          ; control:c0|current_state.S_RAIN_5_ERASE   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.011      ; 13.375     ;
; 6.672 ; control:c0|pos_x_p2[5]                 ; control:c0|current_state.S_RAIN_5_DRAW    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.020     ; 13.344     ;
; 6.674 ; control:c0|pos_x_p2[0]                 ; control:c0|current_state.S_RAIN_1_DRAW    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.019     ; 13.343     ;
+-------+----------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'VGA|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                     ;
+--------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                                                                                                             ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 32.919 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg11  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 7.110      ;
; 32.919 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg10  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 7.110      ;
; 32.919 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg9   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 7.110      ;
; 32.919 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg8   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 7.110      ;
; 32.919 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg7   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 7.110      ;
; 32.919 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg6   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 7.110      ;
; 32.919 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg5   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 7.110      ;
; 32.919 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg4   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 7.110      ;
; 32.919 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg3   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 7.110      ;
; 32.919 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg2   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 7.110      ;
; 32.919 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg1   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 7.110      ;
; 32.919 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg0   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 7.110      ;
; 32.929 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.060      ; 7.096      ;
; 32.929 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.060      ; 7.096      ;
; 32.929 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.060      ; 7.096      ;
; 32.929 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.060      ; 7.096      ;
; 32.929 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.060      ; 7.096      ;
; 32.929 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.060      ; 7.096      ;
; 32.929 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.060      ; 7.096      ;
; 32.929 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.060      ; 7.096      ;
; 32.929 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.060      ; 7.096      ;
; 32.929 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.060      ; 7.096      ;
; 32.929 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.060      ; 7.096      ;
; 32.929 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.060      ; 7.096      ;
; 32.995 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a6~porta_address_reg11  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.050      ; 7.020      ;
; 32.995 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a6~porta_address_reg10  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.050      ; 7.020      ;
; 32.995 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a6~porta_address_reg9   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.050      ; 7.020      ;
; 32.995 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a6~porta_address_reg8   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.050      ; 7.020      ;
; 32.995 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a6~porta_address_reg7   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.050      ; 7.020      ;
; 32.995 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a6~porta_address_reg6   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.050      ; 7.020      ;
; 32.995 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a6~porta_address_reg5   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.050      ; 7.020      ;
; 32.995 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a6~porta_address_reg4   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.050      ; 7.020      ;
; 32.995 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a6~porta_address_reg3   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.050      ; 7.020      ;
; 32.995 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a6~porta_address_reg2   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.050      ; 7.020      ;
; 32.995 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a6~porta_address_reg1   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.050      ; 7.020      ;
; 32.995 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a6~porta_address_reg0   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.050      ; 7.020      ;
; 33.042 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg8   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.048      ; 6.971      ;
; 33.053 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a9~porta_address_reg11  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.062      ; 6.974      ;
; 33.053 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a9~porta_address_reg10  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.062      ; 6.974      ;
; 33.053 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a9~porta_address_reg9   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.062      ; 6.974      ;
; 33.053 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a9~porta_address_reg8   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.062      ; 6.974      ;
; 33.053 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a9~porta_address_reg7   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.062      ; 6.974      ;
; 33.053 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a9~porta_address_reg6   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.062      ; 6.974      ;
; 33.053 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a9~porta_address_reg5   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.062      ; 6.974      ;
; 33.053 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a9~porta_address_reg4   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.062      ; 6.974      ;
; 33.053 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a9~porta_address_reg3   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.062      ; 6.974      ;
; 33.053 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a9~porta_address_reg2   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.062      ; 6.974      ;
; 33.053 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a9~porta_address_reg1   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.062      ; 6.974      ;
; 33.053 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a9~porta_address_reg0   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.062      ; 6.974      ;
; 33.147 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a4~porta_address_reg11  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.066      ; 6.884      ;
; 33.147 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a4~porta_address_reg10  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.066      ; 6.884      ;
; 33.147 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a4~porta_address_reg9   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.066      ; 6.884      ;
; 33.147 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a4~porta_address_reg8   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.066      ; 6.884      ;
; 33.147 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a4~porta_address_reg7   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.066      ; 6.884      ;
; 33.147 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a4~porta_address_reg6   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.066      ; 6.884      ;
; 33.147 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a4~porta_address_reg5   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.066      ; 6.884      ;
; 33.147 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a4~porta_address_reg4   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.066      ; 6.884      ;
; 33.147 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a4~porta_address_reg3   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.066      ; 6.884      ;
; 33.147 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a4~porta_address_reg2   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.066      ; 6.884      ;
; 33.147 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a4~porta_address_reg1   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.066      ; 6.884      ;
; 33.147 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a4~porta_address_reg0   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.066      ; 6.884      ;
; 33.247 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a13~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.056      ; 6.774      ;
; 33.247 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a13~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.056      ; 6.774      ;
; 33.247 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a13~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.056      ; 6.774      ;
; 33.247 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a13~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.056      ; 6.774      ;
; 33.247 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a13~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.056      ; 6.774      ;
; 33.247 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a13~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.056      ; 6.774      ;
; 33.247 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a13~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.056      ; 6.774      ;
; 33.247 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a13~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.056      ; 6.774      ;
; 33.247 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a13~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.056      ; 6.774      ;
; 33.247 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a13~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.056      ; 6.774      ;
; 33.247 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a13~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.056      ; 6.774      ;
; 33.247 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a13~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.056      ; 6.774      ;
; 33.249 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg11  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 6.780      ;
; 33.249 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg10  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 6.780      ;
; 33.249 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg9   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 6.780      ;
; 33.249 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg8   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 6.780      ;
; 33.249 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg7   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 6.780      ;
; 33.249 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg6   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 6.780      ;
; 33.249 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg5   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 6.780      ;
; 33.249 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg4   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 6.780      ;
; 33.249 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg3   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 6.780      ;
; 33.249 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg2   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 6.780      ;
; 33.249 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg1   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 6.780      ;
; 33.249 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg0   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 6.780      ;
; 33.259 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.060      ; 6.766      ;
; 33.259 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.060      ; 6.766      ;
; 33.259 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.060      ; 6.766      ;
; 33.259 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.060      ; 6.766      ;
; 33.259 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.060      ; 6.766      ;
; 33.259 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.060      ; 6.766      ;
; 33.259 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.060      ; 6.766      ;
; 33.259 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.060      ; 6.766      ;
; 33.259 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.060      ; 6.766      ;
; 33.259 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.060      ; 6.766      ;
; 33.259 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.060      ; 6.766      ;
; 33.259 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.060      ; 6.766      ;
; 33.269 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg11  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.048      ; 6.744      ;
; 33.269 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg10  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.048      ; 6.744      ;
; 33.269 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg9   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.048      ; 6.744      ;
+--------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK_50'                                                                                                                                         ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.391 ; control:c0|pos_y_p2[1]                    ; control:c0|pos_y_p2[1]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; random_num:rand_gen|state                 ; random_num:rand_gen|state                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; control:c0|pos_x_p2[1]                    ; control:c0|pos_x_p2[1]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; control:c0|pos_x_p2[2]                    ; control:c0|pos_x_p2[2]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; control:c0|pos_x_p2[4]                    ; control:c0|pos_x_p2[4]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; control:c0|pos_x_p2[5]                    ; control:c0|pos_x_p2[5]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; control:c0|pos_x_p2[6]                    ; control:c0|pos_x_p2[6]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; control:c0|current_state.S_RAIN_8_UPDATE  ; control:c0|current_state.S_RAIN_8_UPDATE  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; control:c0|p2_score[1]                    ; control:c0|p2_score[1]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; control:c0|p2_score[3]                    ; control:c0|p2_score[3]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; control:c0|p2_score[4]                    ; control:c0|p2_score[4]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; control:c0|p2_score[5]                    ; control:c0|p2_score[5]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; control:c0|p2_score[7]                    ; control:c0|p2_score[7]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; control:c0|p2_score[8]                    ; control:c0|p2_score[8]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; control:c0|p2_score[9]                    ; control:c0|p2_score[9]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; control:c0|pos_y_p1[1]                    ; control:c0|pos_y_p1[1]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; control:c0|current_state.S_RAIN_6_INIT    ; control:c0|current_state.S_RAIN_6_INIT    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; control:c0|pos_x_p2[3]                    ; control:c0|pos_x_p2[3]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; control:c0|current_state.S_RAIN_1_INIT    ; control:c0|current_state.S_RAIN_1_INIT    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; control:c0|current_state.S_RAIN_5_INIT    ; control:c0|current_state.S_RAIN_5_INIT    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; control:c0|current_state.S_RESET_P1       ; control:c0|current_state.S_RESET_P1       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.530 ; control:c0|pos_y_r2[7]                    ; control:c0|pos_y_r2[7]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.796      ;
; 0.534 ; control:c0|clock:comb_3|frame_counter[19] ; control:c0|clock:comb_3|frame_counter[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.800      ;
; 0.541 ; control:c0|pos_y_r8[7]                    ; control:c0|pos_y_r8[7]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.807      ;
; 0.545 ; random_num:rand_gen|data[0]               ; random_num:rand_gen|data[1]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.811      ;
; 0.551 ; random_num:rand_gen|data[4]               ; random_num:rand_gen|data[5]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.817      ;
; 0.554 ; random_num:rand_gen|data[5]               ; random_num:rand_gen|data[6]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.820      ;
; 0.554 ; control:c0|pos_y_r6[7]                    ; control:c0|pos_y_r6[7]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.820      ;
; 0.555 ; control:c0|pos_y_r1[7]                    ; control:c0|pos_y_r1[7]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.821      ;
; 0.557 ; random_num:rand_gen|data[6]               ; random_num:rand_gen|data[7]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.823      ;
; 0.568 ; control:c0|pos_y_r7[7]                    ; control:c0|pos_y_r7[7]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.834      ;
; 0.722 ; random_num:rand_gen|data[3]               ; random_num:rand_gen|data[4]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.988      ;
; 0.723 ; random_num:rand_gen|data[1]               ; random_num:rand_gen|data[2]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.989      ;
; 0.775 ; control:c0|clock:comb_3|frame_counter[9]  ; control:c0|clock:comb_3|frame_counter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.041      ;
; 0.781 ; control:c0|clock:comb_3|frame_counter[5]  ; control:c0|clock:comb_3|frame_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.047      ;
; 0.795 ; control:c0|draw_counter_r2[0]             ; control:c0|draw_counter_r2[0]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.061      ;
; 0.795 ; control:c0|draw_counter_p2[0]             ; control:c0|draw_counter_p2[0]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.061      ;
; 0.795 ; control:c0|draw_counter_r4[9]             ; control:c0|draw_counter_r4[9]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.061      ;
; 0.795 ; control:c0|draw_counter_r6[0]             ; control:c0|draw_counter_r6[0]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.061      ;
; 0.795 ; control:c0|draw_counter_r8[0]             ; control:c0|draw_counter_r8[0]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.061      ;
; 0.795 ; control:c0|draw_counter_r8[2]             ; control:c0|draw_counter_r8[2]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.061      ;
; 0.796 ; control:c0|draw_counter_dead[10]          ; control:c0|draw_counter_dead[10]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.062      ;
; 0.798 ; control:c0|draw_counter_dead[0]           ; control:c0|draw_counter_dead[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.064      ;
; 0.801 ; control:c0|clock:comb_3|frame_counter[12] ; control:c0|clock:comb_3|frame_counter[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.067      ;
; 0.801 ; control:c0|draw_counter_p1[2]             ; control:c0|draw_counter_p1[2]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.067      ;
; 0.801 ; control:c0|draw_counter_r5[2]             ; control:c0|draw_counter_r5[2]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.067      ;
; 0.801 ; control:c0|draw_counter_r1[2]             ; control:c0|draw_counter_r1[2]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.067      ;
; 0.801 ; control:c0|draw_counter_dead[2]           ; control:c0|draw_counter_dead[2]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.067      ;
; 0.802 ; control:c0|clock:comb_3|frame_counter[8]  ; control:c0|clock:comb_3|frame_counter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.068      ;
; 0.802 ; control:c0|draw_counter_p1[4]             ; control:c0|draw_counter_p1[4]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.068      ;
; 0.802 ; control:c0|draw_counter_r5[4]             ; control:c0|draw_counter_r5[4]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.068      ;
; 0.802 ; control:c0|draw_counter_r4[0]             ; control:c0|draw_counter_r4[0]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.068      ;
; 0.802 ; control:c0|draw_counter_r4[2]             ; control:c0|draw_counter_r4[2]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.068      ;
; 0.802 ; control:c0|draw_counter_r1[4]             ; control:c0|draw_counter_r1[4]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.068      ;
; 0.802 ; control:c0|draw_counter_dead[4]           ; control:c0|draw_counter_dead[4]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.068      ;
; 0.803 ; control:c0|draw_counter_r7[9]             ; control:c0|draw_counter_r7[9]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.069      ;
; 0.803 ; control:c0|draw_counter_p2[10]            ; control:c0|draw_counter_p2[10]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.069      ;
; 0.803 ; control:c0|draw_counter_r5[10]            ; control:c0|draw_counter_r5[10]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.069      ;
; 0.803 ; control:c0|draw_counter_r2[10]            ; control:c0|draw_counter_r2[10]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.069      ;
; 0.804 ; control:c0|clock:comb_3|frame_counter[10] ; control:c0|clock:comb_3|frame_counter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.070      ;
; 0.804 ; control:c0|draw_counter_r7[10]            ; control:c0|draw_counter_r7[10]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.070      ;
; 0.804 ; control:c0|draw_counter_r2[9]             ; control:c0|draw_counter_r2[9]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.070      ;
; 0.804 ; control:c0|draw_counter_r8[10]            ; control:c0|draw_counter_r8[10]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.070      ;
; 0.804 ; control:c0|draw_counter_r1[10]            ; control:c0|draw_counter_r1[10]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.070      ;
; 0.805 ; control:c0|draw_counter_r7[2]             ; control:c0|draw_counter_r7[2]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.071      ;
; 0.805 ; control:c0|draw_counter_p1[0]             ; control:c0|draw_counter_p1[0]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.071      ;
; 0.805 ; control:c0|draw_counter_r3[0]             ; control:c0|draw_counter_r3[0]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.071      ;
; 0.805 ; control:c0|draw_counter_r5[0]             ; control:c0|draw_counter_r5[0]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.071      ;
; 0.805 ; control:c0|draw_counter_r6[2]             ; control:c0|draw_counter_r6[2]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.071      ;
; 0.805 ; control:c0|draw_counter_r1[0]             ; control:c0|draw_counter_r1[0]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.071      ;
; 0.805 ; control:c0|draw_counter_dead[9]           ; control:c0|draw_counter_dead[9]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.071      ;
; 0.806 ; control:c0|draw_counter_p1[9]             ; control:c0|draw_counter_p1[9]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; control:c0|draw_counter_p1[10]            ; control:c0|draw_counter_p1[10]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; control:c0|draw_counter_r3[2]             ; control:c0|draw_counter_r3[2]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; control:c0|draw_counter_r3[4]             ; control:c0|draw_counter_r3[4]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; control:c0|draw_counter_p2[2]             ; control:c0|draw_counter_p2[2]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; control:c0|draw_counter_r1[9]             ; control:c0|draw_counter_r1[9]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; control:c0|draw_counter_r4[4]             ; control:c0|draw_counter_r4[4]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.807 ; control:c0|draw_counter_r3[10]            ; control:c0|draw_counter_r3[10]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.073      ;
; 0.807 ; control:c0|draw_counter_r6[9]             ; control:c0|draw_counter_r6[9]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.073      ;
; 0.807 ; control:c0|draw_counter_r8[9]             ; control:c0|draw_counter_r8[9]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.073      ;
; 0.807 ; control:c0|draw_counter_r3[9]             ; control:c0|draw_counter_r3[9]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.073      ;
; 0.808 ; control:c0|draw_counter_p2[9]             ; control:c0|draw_counter_p2[9]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.074      ;
; 0.808 ; control:c0|draw_counter_r4[10]            ; control:c0|draw_counter_r4[10]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.074      ;
; 0.808 ; control:c0|pos_y_r2[6]                    ; control:c0|pos_y_r2[6]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.074      ;
; 0.809 ; control:c0|draw_counter_r7[0]             ; control:c0|draw_counter_r7[0]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.075      ;
; 0.809 ; control:c0|draw_counter_dead[11]          ; control:c0|draw_counter_dead[11]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.075      ;
; 0.810 ; control:c0|pos_y_r4[0]                    ; control:c0|pos_y_r4[0]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.076      ;
; 0.810 ; control:c0|draw_counter_dead[6]           ; control:c0|draw_counter_dead[6]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.076      ;
; 0.810 ; control:c0|draw_counter_dead[13]          ; control:c0|draw_counter_dead[13]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.076      ;
; 0.811 ; control:c0|pos_y_r3[0]                    ; control:c0|pos_y_r3[0]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.077      ;
; 0.811 ; control:c0|draw_counter_r6[10]            ; control:c0|draw_counter_r6[10]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.077      ;
; 0.811 ; control:c0|draw_counter_dead[8]           ; control:c0|draw_counter_dead[8]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.077      ;
; 0.812 ; control:c0|pos_y_r2[0]                    ; control:c0|pos_y_r2[0]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.078      ;
; 0.813 ; control:c0|clock:comb_3|frame_counter[13] ; control:c0|clock:comb_3|frame_counter[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.079      ;
; 0.813 ; control:c0|clock:comb_3|frame_counter[15] ; control:c0|clock:comb_3|frame_counter[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.079      ;
; 0.813 ; control:c0|pos_y_r3[1]                    ; control:c0|pos_y_r3[1]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.079      ;
; 0.813 ; control:c0|draw_counter_p2[4]             ; control:c0|draw_counter_p2[4]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.079      ;
; 0.813 ; control:c0|draw_counter_r4[11]            ; control:c0|draw_counter_r4[11]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.079      ;
; 0.813 ; control:c0|pos_y_r5[0]                    ; control:c0|pos_y_r5[0]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.079      ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'VGA|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                 ;
+-------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                          ; To Node                                                                                                                            ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 0.391 ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.523 ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                               ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK                                                                                ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.789      ;
; 0.667 ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.933      ;
; 0.803 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.069      ;
; 0.820 ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.087      ;
; 0.827 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.093      ;
; 0.835 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.101      ;
; 0.836 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.102      ;
; 0.844 ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.110      ;
; 0.844 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|address_reg_a[0] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|out_address_reg_a[0]             ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.111      ;
; 0.856 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.122      ;
; 0.857 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.123      ;
; 0.927 ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                  ; vga_adapter:VGA|vga_controller:controller|VGA_HS                                                                                   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 1.189      ;
; 0.942 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a8~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.063      ; 1.239      ;
; 0.952 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a8~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.063      ; 1.249      ;
; 0.960 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a8~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.063      ; 1.257      ;
; 0.995 ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.262      ;
; 1.036 ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.303      ;
; 1.077 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|address_reg_a[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|out_address_reg_a[1]             ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.344      ;
; 1.079 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|address_reg_a[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|out_address_reg_a[2]             ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.346      ;
; 1.095 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.361      ;
; 1.101 ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                  ; vga_adapter:VGA|vga_controller:controller|VGA_VS                                                                                   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 1.363      ;
; 1.117 ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.384      ;
; 1.186 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.452      ;
; 1.210 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.476      ;
; 1.218 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.484      ;
; 1.222 ; vga_adapter:VGA|vga_controller:controller|xCounter[8]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.489      ;
; 1.242 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.508      ;
; 1.244 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.061      ; 1.539      ;
; 1.247 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.061      ; 1.542      ;
; 1.247 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.061      ; 1.542      ;
; 1.249 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a4~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.065      ; 1.548      ;
; 1.254 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a4~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.065      ; 1.553      ;
; 1.257 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.523      ;
; 1.257 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.523      ;
; 1.281 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.547      ;
; 1.310 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.061      ; 1.605      ;
; 1.311 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.577      ;
; 1.313 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.063      ; 1.610      ;
; 1.313 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.579      ;
; 1.314 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.580      ;
; 1.328 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.594      ;
; 1.330 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.596      ;
; 1.334 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.063      ; 1.631      ;
; 1.352 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.618      ;
; 1.360 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.626      ;
; 1.399 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.665      ;
; 1.402 ; vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.669      ;
; 1.406 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                                               ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.673      ;
; 1.413 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.055      ; 1.702      ;
; 1.450 ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.717      ;
; 1.455 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.721      ;
; 1.464 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.730      ;
; 1.473 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.739      ;
; 1.494 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.760      ;
; 1.510 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.054      ; 1.798      ;
; 1.517 ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                                               ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.782      ;
; 1.519 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.785      ;
; 1.527 ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                                               ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.792      ;
; 1.532 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a8~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.063      ; 1.829      ;
; 1.541 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.807      ;
; 1.552 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg2 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.064      ; 1.850      ;
; 1.555 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a4~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.065      ; 1.854      ;
; 1.564 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.829      ;
; 1.570 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg4 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.064      ; 1.868      ;
; 1.571 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg1 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.064      ; 1.869      ;
; 1.581 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.848      ;
; 1.588 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a4~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.065      ; 1.887      ;
; 1.595 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a14~porta_address_reg0 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.061      ; 1.890      ;
; 1.606 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.063      ; 1.903      ;
; 1.612 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a3~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.058      ; 1.904      ;
; 1.614 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 1.877      ;
; 1.614 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 1.877      ;
; 1.614 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.880      ;
; 1.615 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 1.878      ;
; 1.617 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 1.880      ;
; 1.629 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.895      ;
; 1.642 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.908      ;
; 1.653 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.919      ;
; 1.657 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.923      ;
; 1.687 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a2~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.052      ; 1.973      ;
; 1.699 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.964      ;
; 1.700 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.966      ;
; 1.702 ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.967      ;
; 1.703 ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                                               ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 1.967      ;
; 1.730 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a9~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.061      ; 2.025      ;
; 1.741 ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 2.006      ;
; 1.746 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg2 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.059      ; 2.039      ;
; 1.749 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 2.012      ;
; 1.749 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 2.012      ;
; 1.750 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 2.013      ;
+-------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                             ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                              ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg11  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg11  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_we_reg         ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_we_reg         ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~portb_address_reg2  ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'VGA|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                 ; Clock Edge ; Target                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0                      ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0                      ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg0   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg0   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg1   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg1   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg10  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg10  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg11  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg11  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg2   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg2   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg3   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg3   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg4   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg4   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg5   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg5   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg6   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg6   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg7   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg7   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg8   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg8   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg9   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg9   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1                      ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1                      ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg6  ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; 17.748 ; 17.748 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; 17.748 ; 17.748 ; Rise       ; CLOCK_50        ;
; SW[*]     ; CLOCK_50   ; 16.667 ; 16.667 ; Rise       ; CLOCK_50        ;
;  SW[0]    ; CLOCK_50   ; 11.726 ; 11.726 ; Rise       ; CLOCK_50        ;
;  SW[17]   ; CLOCK_50   ; 16.667 ; 16.667 ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; -3.830 ; -3.830 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; -3.830 ; -3.830 ; Rise       ; CLOCK_50        ;
; SW[*]     ; CLOCK_50   ; -0.018 ; -0.018 ; Rise       ; CLOCK_50        ;
;  SW[0]    ; CLOCK_50   ; -0.018 ; -0.018 ; Rise       ; CLOCK_50        ;
;  SW[17]   ; CLOCK_50   ; -5.184 ; -5.184 ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                           ;
+-------------+------------+--------+--------+------------+---------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                       ;
+-------------+------------+--------+--------+------------+---------------------------------------+
; HEX0[*]     ; CLOCK_50   ; 13.924 ; 13.924 ; Rise       ; CLOCK_50                              ;
;  HEX0[0]    ; CLOCK_50   ; 13.903 ; 13.903 ; Rise       ; CLOCK_50                              ;
;  HEX0[1]    ; CLOCK_50   ; 13.924 ; 13.924 ; Rise       ; CLOCK_50                              ;
;  HEX0[2]    ; CLOCK_50   ; 13.901 ; 13.901 ; Rise       ; CLOCK_50                              ;
;  HEX0[3]    ; CLOCK_50   ; 13.716 ; 13.716 ; Rise       ; CLOCK_50                              ;
;  HEX0[4]    ; CLOCK_50   ; 13.636 ; 13.636 ; Rise       ; CLOCK_50                              ;
;  HEX0[5]    ; CLOCK_50   ; 13.826 ; 13.826 ; Rise       ; CLOCK_50                              ;
;  HEX0[6]    ; CLOCK_50   ; 13.655 ; 13.655 ; Rise       ; CLOCK_50                              ;
; HEX1[*]     ; CLOCK_50   ; 15.496 ; 15.496 ; Rise       ; CLOCK_50                              ;
;  HEX1[0]    ; CLOCK_50   ; 15.494 ; 15.494 ; Rise       ; CLOCK_50                              ;
;  HEX1[1]    ; CLOCK_50   ; 15.496 ; 15.496 ; Rise       ; CLOCK_50                              ;
;  HEX1[2]    ; CLOCK_50   ; 15.323 ; 15.323 ; Rise       ; CLOCK_50                              ;
;  HEX1[3]    ; CLOCK_50   ; 15.295 ; 15.295 ; Rise       ; CLOCK_50                              ;
;  HEX1[4]    ; CLOCK_50   ; 15.316 ; 15.316 ; Rise       ; CLOCK_50                              ;
;  HEX1[5]    ; CLOCK_50   ; 15.292 ; 15.292 ; Rise       ; CLOCK_50                              ;
;  HEX1[6]    ; CLOCK_50   ; 15.274 ; 15.274 ; Rise       ; CLOCK_50                              ;
; HEX2[*]     ; CLOCK_50   ; 15.513 ; 15.513 ; Rise       ; CLOCK_50                              ;
;  HEX2[0]    ; CLOCK_50   ; 15.513 ; 15.513 ; Rise       ; CLOCK_50                              ;
;  HEX2[1]    ; CLOCK_50   ; 15.225 ; 15.225 ; Rise       ; CLOCK_50                              ;
;  HEX2[2]    ; CLOCK_50   ; 14.980 ; 14.980 ; Rise       ; CLOCK_50                              ;
;  HEX2[3]    ; CLOCK_50   ; 15.337 ; 15.337 ; Rise       ; CLOCK_50                              ;
;  HEX2[4]    ; CLOCK_50   ; 15.007 ; 15.007 ; Rise       ; CLOCK_50                              ;
;  HEX2[5]    ; CLOCK_50   ; 15.191 ; 15.191 ; Rise       ; CLOCK_50                              ;
;  HEX2[6]    ; CLOCK_50   ; 15.207 ; 15.207 ; Rise       ; CLOCK_50                              ;
; HEX3[*]     ; CLOCK_50   ; 9.733  ; 9.733  ; Rise       ; CLOCK_50                              ;
;  HEX3[0]    ; CLOCK_50   ; 9.426  ; 9.426  ; Rise       ; CLOCK_50                              ;
;  HEX3[3]    ; CLOCK_50   ; 9.733  ; 9.733  ; Rise       ; CLOCK_50                              ;
;  HEX3[4]    ; CLOCK_50   ; 9.733  ; 9.733  ; Rise       ; CLOCK_50                              ;
;  HEX3[5]    ; CLOCK_50   ; 9.717  ; 9.717  ; Rise       ; CLOCK_50                              ;
; HEX4[*]     ; CLOCK_50   ; 14.488 ; 14.488 ; Rise       ; CLOCK_50                              ;
;  HEX4[0]    ; CLOCK_50   ; 14.313 ; 14.313 ; Rise       ; CLOCK_50                              ;
;  HEX4[1]    ; CLOCK_50   ; 14.369 ; 14.369 ; Rise       ; CLOCK_50                              ;
;  HEX4[2]    ; CLOCK_50   ; 14.346 ; 14.346 ; Rise       ; CLOCK_50                              ;
;  HEX4[3]    ; CLOCK_50   ; 14.488 ; 14.488 ; Rise       ; CLOCK_50                              ;
;  HEX4[4]    ; CLOCK_50   ; 14.345 ; 14.345 ; Rise       ; CLOCK_50                              ;
;  HEX4[5]    ; CLOCK_50   ; 14.333 ; 14.333 ; Rise       ; CLOCK_50                              ;
;  HEX4[6]    ; CLOCK_50   ; 14.339 ; 14.339 ; Rise       ; CLOCK_50                              ;
; HEX5[*]     ; CLOCK_50   ; 14.581 ; 14.581 ; Rise       ; CLOCK_50                              ;
;  HEX5[0]    ; CLOCK_50   ; 14.581 ; 14.581 ; Rise       ; CLOCK_50                              ;
;  HEX5[1]    ; CLOCK_50   ; 14.438 ; 14.438 ; Rise       ; CLOCK_50                              ;
;  HEX5[2]    ; CLOCK_50   ; 14.551 ; 14.551 ; Rise       ; CLOCK_50                              ;
;  HEX5[3]    ; CLOCK_50   ; 14.295 ; 14.295 ; Rise       ; CLOCK_50                              ;
;  HEX5[4]    ; CLOCK_50   ; 14.285 ; 14.285 ; Rise       ; CLOCK_50                              ;
;  HEX5[5]    ; CLOCK_50   ; 14.278 ; 14.278 ; Rise       ; CLOCK_50                              ;
;  HEX5[6]    ; CLOCK_50   ; 14.514 ; 14.514 ; Rise       ; CLOCK_50                              ;
; HEX6[*]     ; CLOCK_50   ; 15.601 ; 15.601 ; Rise       ; CLOCK_50                              ;
;  HEX6[0]    ; CLOCK_50   ; 15.572 ; 15.572 ; Rise       ; CLOCK_50                              ;
;  HEX6[1]    ; CLOCK_50   ; 15.584 ; 15.584 ; Rise       ; CLOCK_50                              ;
;  HEX6[2]    ; CLOCK_50   ; 15.601 ; 15.601 ; Rise       ; CLOCK_50                              ;
;  HEX6[3]    ; CLOCK_50   ; 14.996 ; 14.996 ; Rise       ; CLOCK_50                              ;
;  HEX6[4]    ; CLOCK_50   ; 14.991 ; 14.991 ; Rise       ; CLOCK_50                              ;
;  HEX6[5]    ; CLOCK_50   ; 14.996 ; 14.996 ; Rise       ; CLOCK_50                              ;
;  HEX6[6]    ; CLOCK_50   ; 14.991 ; 14.991 ; Rise       ; CLOCK_50                              ;
; HEX7[*]     ; CLOCK_50   ; 9.409  ; 9.409  ; Rise       ; CLOCK_50                              ;
;  HEX7[0]    ; CLOCK_50   ; 9.409  ; 9.409  ; Rise       ; CLOCK_50                              ;
;  HEX7[3]    ; CLOCK_50   ; 9.379  ; 9.379  ; Rise       ; CLOCK_50                              ;
;  HEX7[4]    ; CLOCK_50   ; 9.379  ; 9.379  ; Rise       ; CLOCK_50                              ;
;  HEX7[5]    ; CLOCK_50   ; 9.129  ; 9.129  ; Rise       ; CLOCK_50                              ;
; VGA_B[*]    ; CLOCK_50   ; 9.378  ; 9.378  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0]   ; CLOCK_50   ; 8.870  ; 8.870  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1]   ; CLOCK_50   ; 8.870  ; 8.870  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2]   ; CLOCK_50   ; 9.158  ; 9.158  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3]   ; CLOCK_50   ; 9.148  ; 9.148  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[4]   ; CLOCK_50   ; 9.236  ; 9.236  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[5]   ; CLOCK_50   ; 9.226  ; 9.226  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[6]   ; CLOCK_50   ; 9.206  ; 9.206  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[7]   ; CLOCK_50   ; 9.206  ; 9.206  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[8]   ; CLOCK_50   ; 9.378  ; 9.378  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[9]   ; CLOCK_50   ; 9.378  ; 9.378  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_BLANK_N ; CLOCK_50   ; 5.713  ; 5.713  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK     ; CLOCK_50   ; 2.937  ;        ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]    ; CLOCK_50   ; 8.591  ; 8.591  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0]   ; CLOCK_50   ; 8.591  ; 8.591  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1]   ; CLOCK_50   ; 8.591  ; 8.591  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2]   ; CLOCK_50   ; 8.581  ; 8.581  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3]   ; CLOCK_50   ; 8.581  ; 8.581  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[4]   ; CLOCK_50   ; 8.577  ; 8.577  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[5]   ; CLOCK_50   ; 8.577  ; 8.577  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[6]   ; CLOCK_50   ; 8.537  ; 8.537  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[7]   ; CLOCK_50   ; 8.557  ; 8.557  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[8]   ; CLOCK_50   ; 8.342  ; 8.342  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[9]   ; CLOCK_50   ; 8.342  ; 8.342  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_HS      ; CLOCK_50   ; 5.476  ; 5.476  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]    ; CLOCK_50   ; 8.579  ; 8.579  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0]   ; CLOCK_50   ; 8.533  ; 8.533  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1]   ; CLOCK_50   ; 8.526  ; 8.526  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2]   ; CLOCK_50   ; 8.526  ; 8.526  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3]   ; CLOCK_50   ; 8.579  ; 8.579  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[4]   ; CLOCK_50   ; 8.579  ; 8.579  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[5]   ; CLOCK_50   ; 8.285  ; 8.285  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[6]   ; CLOCK_50   ; 8.265  ; 8.265  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[7]   ; CLOCK_50   ; 8.275  ; 8.275  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[8]   ; CLOCK_50   ; 8.491  ; 8.491  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[9]   ; CLOCK_50   ; 8.491  ; 8.491  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_VS      ; CLOCK_50   ; 5.371  ; 5.371  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK     ; CLOCK_50   ;        ; 2.937  ; Fall       ; VGA|mypll|altpll_component|pll|clk[0] ;
+-------------+------------+--------+--------+------------+---------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                   ;
+-------------+------------+--------+--------+------------+---------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                       ;
+-------------+------------+--------+--------+------------+---------------------------------------+
; HEX0[*]     ; CLOCK_50   ; 8.772  ; 8.772  ; Rise       ; CLOCK_50                              ;
;  HEX0[0]    ; CLOCK_50   ; 9.047  ; 9.047  ; Rise       ; CLOCK_50                              ;
;  HEX0[1]    ; CLOCK_50   ; 9.037  ; 9.037  ; Rise       ; CLOCK_50                              ;
;  HEX0[2]    ; CLOCK_50   ; 9.011  ; 9.011  ; Rise       ; CLOCK_50                              ;
;  HEX0[3]    ; CLOCK_50   ; 8.833  ; 8.833  ; Rise       ; CLOCK_50                              ;
;  HEX0[4]    ; CLOCK_50   ; 8.785  ; 8.785  ; Rise       ; CLOCK_50                              ;
;  HEX0[5]    ; CLOCK_50   ; 8.943  ; 8.943  ; Rise       ; CLOCK_50                              ;
;  HEX0[6]    ; CLOCK_50   ; 8.772  ; 8.772  ; Rise       ; CLOCK_50                              ;
; HEX1[*]     ; CLOCK_50   ; 10.878 ; 10.878 ; Rise       ; CLOCK_50                              ;
;  HEX1[0]    ; CLOCK_50   ; 11.080 ; 11.080 ; Rise       ; CLOCK_50                              ;
;  HEX1[1]    ; CLOCK_50   ; 11.083 ; 11.083 ; Rise       ; CLOCK_50                              ;
;  HEX1[2]    ; CLOCK_50   ; 10.910 ; 10.910 ; Rise       ; CLOCK_50                              ;
;  HEX1[3]    ; CLOCK_50   ; 10.882 ; 10.882 ; Rise       ; CLOCK_50                              ;
;  HEX1[4]    ; CLOCK_50   ; 10.903 ; 10.903 ; Rise       ; CLOCK_50                              ;
;  HEX1[5]    ; CLOCK_50   ; 10.878 ; 10.878 ; Rise       ; CLOCK_50                              ;
;  HEX1[6]    ; CLOCK_50   ; 10.893 ; 10.893 ; Rise       ; CLOCK_50                              ;
; HEX2[*]     ; CLOCK_50   ; 10.151 ; 10.151 ; Rise       ; CLOCK_50                              ;
;  HEX2[0]    ; CLOCK_50   ; 10.474 ; 10.474 ; Rise       ; CLOCK_50                              ;
;  HEX2[1]    ; CLOCK_50   ; 10.424 ; 10.424 ; Rise       ; CLOCK_50                              ;
;  HEX2[2]    ; CLOCK_50   ; 10.179 ; 10.179 ; Rise       ; CLOCK_50                              ;
;  HEX2[3]    ; CLOCK_50   ; 10.536 ; 10.536 ; Rise       ; CLOCK_50                              ;
;  HEX2[4]    ; CLOCK_50   ; 10.206 ; 10.206 ; Rise       ; CLOCK_50                              ;
;  HEX2[5]    ; CLOCK_50   ; 10.151 ; 10.151 ; Rise       ; CLOCK_50                              ;
;  HEX2[6]    ; CLOCK_50   ; 10.166 ; 10.166 ; Rise       ; CLOCK_50                              ;
; HEX3[*]     ; CLOCK_50   ; 8.576  ; 8.576  ; Rise       ; CLOCK_50                              ;
;  HEX3[0]    ; CLOCK_50   ; 8.576  ; 8.576  ; Rise       ; CLOCK_50                              ;
;  HEX3[3]    ; CLOCK_50   ; 8.883  ; 8.883  ; Rise       ; CLOCK_50                              ;
;  HEX3[4]    ; CLOCK_50   ; 8.883  ; 8.883  ; Rise       ; CLOCK_50                              ;
;  HEX3[5]    ; CLOCK_50   ; 8.867  ; 8.867  ; Rise       ; CLOCK_50                              ;
; HEX4[*]     ; CLOCK_50   ; 9.062  ; 9.062  ; Rise       ; CLOCK_50                              ;
;  HEX4[0]    ; CLOCK_50   ; 9.075  ; 9.075  ; Rise       ; CLOCK_50                              ;
;  HEX4[1]    ; CLOCK_50   ; 9.102  ; 9.102  ; Rise       ; CLOCK_50                              ;
;  HEX4[2]    ; CLOCK_50   ; 9.069  ; 9.069  ; Rise       ; CLOCK_50                              ;
;  HEX4[3]    ; CLOCK_50   ; 9.230  ; 9.230  ; Rise       ; CLOCK_50                              ;
;  HEX4[4]    ; CLOCK_50   ; 9.086  ; 9.086  ; Rise       ; CLOCK_50                              ;
;  HEX4[5]    ; CLOCK_50   ; 9.074  ; 9.074  ; Rise       ; CLOCK_50                              ;
;  HEX4[6]    ; CLOCK_50   ; 9.062  ; 9.062  ; Rise       ; CLOCK_50                              ;
; HEX5[*]     ; CLOCK_50   ; 9.660  ; 9.660  ; Rise       ; CLOCK_50                              ;
;  HEX5[0]    ; CLOCK_50   ; 9.953  ; 9.953  ; Rise       ; CLOCK_50                              ;
;  HEX5[1]    ; CLOCK_50   ; 9.811  ; 9.811  ; Rise       ; CLOCK_50                              ;
;  HEX5[2]    ; CLOCK_50   ; 9.923  ; 9.923  ; Rise       ; CLOCK_50                              ;
;  HEX5[3]    ; CLOCK_50   ; 9.670  ; 9.670  ; Rise       ; CLOCK_50                              ;
;  HEX5[4]    ; CLOCK_50   ; 9.666  ; 9.666  ; Rise       ; CLOCK_50                              ;
;  HEX5[5]    ; CLOCK_50   ; 9.660  ; 9.660  ; Rise       ; CLOCK_50                              ;
;  HEX5[6]    ; CLOCK_50   ; 9.927  ; 9.927  ; Rise       ; CLOCK_50                              ;
; HEX6[*]     ; CLOCK_50   ; 9.377  ; 9.377  ; Rise       ; CLOCK_50                              ;
;  HEX6[0]    ; CLOCK_50   ; 9.987  ; 9.987  ; Rise       ; CLOCK_50                              ;
;  HEX6[1]    ; CLOCK_50   ; 9.998  ; 9.998  ; Rise       ; CLOCK_50                              ;
;  HEX6[2]    ; CLOCK_50   ; 9.985  ; 9.985  ; Rise       ; CLOCK_50                              ;
;  HEX6[3]    ; CLOCK_50   ; 9.404  ; 9.404  ; Rise       ; CLOCK_50                              ;
;  HEX6[4]    ; CLOCK_50   ; 9.398  ; 9.398  ; Rise       ; CLOCK_50                              ;
;  HEX6[5]    ; CLOCK_50   ; 9.381  ; 9.381  ; Rise       ; CLOCK_50                              ;
;  HEX6[6]    ; CLOCK_50   ; 9.377  ; 9.377  ; Rise       ; CLOCK_50                              ;
; HEX7[*]     ; CLOCK_50   ; 8.125  ; 8.125  ; Rise       ; CLOCK_50                              ;
;  HEX7[0]    ; CLOCK_50   ; 8.405  ; 8.405  ; Rise       ; CLOCK_50                              ;
;  HEX7[3]    ; CLOCK_50   ; 8.375  ; 8.375  ; Rise       ; CLOCK_50                              ;
;  HEX7[4]    ; CLOCK_50   ; 8.375  ; 8.375  ; Rise       ; CLOCK_50                              ;
;  HEX7[5]    ; CLOCK_50   ; 8.125  ; 8.125  ; Rise       ; CLOCK_50                              ;
; VGA_B[*]    ; CLOCK_50   ; 5.228  ; 5.228  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0]   ; CLOCK_50   ; 5.228  ; 5.228  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1]   ; CLOCK_50   ; 5.228  ; 5.228  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2]   ; CLOCK_50   ; 5.516  ; 5.516  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3]   ; CLOCK_50   ; 5.506  ; 5.506  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[4]   ; CLOCK_50   ; 5.594  ; 5.594  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[5]   ; CLOCK_50   ; 5.584  ; 5.584  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[6]   ; CLOCK_50   ; 5.564  ; 5.564  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[7]   ; CLOCK_50   ; 5.564  ; 5.564  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[8]   ; CLOCK_50   ; 5.736  ; 5.736  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[9]   ; CLOCK_50   ; 5.736  ; 5.736  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_BLANK_N ; CLOCK_50   ; 5.713  ; 5.713  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK     ; CLOCK_50   ; 2.937  ;        ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]    ; CLOCK_50   ; 5.701  ; 5.701  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0]   ; CLOCK_50   ; 5.950  ; 5.950  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1]   ; CLOCK_50   ; 5.950  ; 5.950  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2]   ; CLOCK_50   ; 5.940  ; 5.940  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3]   ; CLOCK_50   ; 5.940  ; 5.940  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[4]   ; CLOCK_50   ; 5.936  ; 5.936  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[5]   ; CLOCK_50   ; 5.936  ; 5.936  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[6]   ; CLOCK_50   ; 5.896  ; 5.896  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[7]   ; CLOCK_50   ; 5.916  ; 5.916  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[8]   ; CLOCK_50   ; 5.701  ; 5.701  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[9]   ; CLOCK_50   ; 5.701  ; 5.701  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_HS      ; CLOCK_50   ; 5.476  ; 5.476  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]    ; CLOCK_50   ; 5.950  ; 5.950  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0]   ; CLOCK_50   ; 6.218  ; 6.218  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1]   ; CLOCK_50   ; 6.211  ; 6.211  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2]   ; CLOCK_50   ; 6.211  ; 6.211  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3]   ; CLOCK_50   ; 6.264  ; 6.264  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[4]   ; CLOCK_50   ; 6.264  ; 6.264  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[5]   ; CLOCK_50   ; 5.970  ; 5.970  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[6]   ; CLOCK_50   ; 5.950  ; 5.950  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[7]   ; CLOCK_50   ; 5.960  ; 5.960  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[8]   ; CLOCK_50   ; 6.176  ; 6.176  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[9]   ; CLOCK_50   ; 6.176  ; 6.176  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_VS      ; CLOCK_50   ; 5.371  ; 5.371  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK     ; CLOCK_50   ;        ; 2.937  ; Fall       ; VGA|mypll|altpll_component|pll|clk[0] ;
+-------------+------------+--------+--------+------------+---------------------------------------+


+----------------------------------------------------------------+
; Fast Model Setup Summary                                       ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; CLOCK_50                              ; 13.590 ; 0.000         ;
; VGA|mypll|altpll_component|pll|clk[0] ; 36.787 ; 0.000         ;
+---------------------------------------+--------+---------------+


+---------------------------------------------------------------+
; Fast Model Hold Summary                                       ;
+---------------------------------------+-------+---------------+
; Clock                                 ; Slack ; End Point TNS ;
+---------------------------------------+-------+---------------+
; CLOCK_50                              ; 0.215 ; 0.000         ;
; VGA|mypll|altpll_component|pll|clk[0] ; 0.215 ; 0.000         ;
+---------------------------------------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                         ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; CLOCK_50                              ; 7.620  ; 0.000         ;
; VGA|mypll|altpll_component|pll|clk[0] ; 17.873 ; 0.000         ;
+---------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK_50'                                                                                                                             ;
+--------+-------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; 13.590 ; control:c0|pos_x_p2[3]        ; control:c0|current_state.S_RAIN_3_INIT    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 6.434      ;
; 13.591 ; control:c0|pos_x_p2[3]        ; control:c0|current_state.S_RAIN_3_DRAW    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 6.433      ;
; 13.594 ; control:c0|pos_x_p2[3]        ; control:c0|current_state.S_RAIN_2_DRAW    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 6.430      ;
; 13.629 ; control:c0|pos_x_p2[3]        ; control:c0|current_state.S_RAIN_8_INIT    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.016     ; 6.387      ;
; 13.697 ; control:c0|pos_x_p2[3]        ; control:c0|current_state.S_RESET_P2       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.016     ; 6.319      ;
; 13.739 ; control:c0|pos_x_p2[3]        ; control:c0|current_state.S_PLAYER1_ERASE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.016     ; 6.277      ;
; 13.740 ; control:c0|pos_x_p2[3]        ; control:c0|current_state.S_PLAYER2_INIT   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.016     ; 6.276      ;
; 13.750 ; control:c0|pos_x_p2[3]        ; control:c0|current_state.S_RAIN_1_DRAW    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.016     ; 6.266      ;
; 13.831 ; control:c0|pos_x_p2[3]        ; control:c0|current_state.S_RAIN_5_DRAW    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.017     ; 6.184      ;
; 13.833 ; control:c0|pos_x_p2[3]        ; control:c0|current_state.S_PLAYER1_INIT   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.016     ; 6.183      ;
; 13.838 ; control:c0|pos_x_p2[3]        ; control:c0|current_state.S_PLAYER2_UPDATE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.018     ; 6.176      ;
; 13.838 ; control:c0|pos_x_p2[3]        ; control:c0|current_state.S_RAIN_6_DRAW    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.016     ; 6.178      ;
; 13.875 ; control:c0|pos_x_p2[4]        ; control:c0|current_state.S_RAIN_3_INIT    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.007     ; 6.150      ;
; 13.876 ; control:c0|pos_x_p2[4]        ; control:c0|current_state.S_RAIN_3_DRAW    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.007     ; 6.149      ;
; 13.879 ; control:c0|pos_x_p2[4]        ; control:c0|current_state.S_RAIN_2_DRAW    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.007     ; 6.146      ;
; 13.914 ; control:c0|pos_x_p2[4]        ; control:c0|current_state.S_RAIN_8_INIT    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.015     ; 6.103      ;
; 13.925 ; control:c0|pos_x_p2[5]        ; control:c0|current_state.S_RAIN_3_INIT    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 6.099      ;
; 13.926 ; control:c0|pos_x_p2[5]        ; control:c0|current_state.S_RAIN_3_DRAW    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 6.098      ;
; 13.929 ; control:c0|pos_x_p2[5]        ; control:c0|current_state.S_RAIN_2_DRAW    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 6.095      ;
; 13.940 ; control:c0|pos_x_p2[3]        ; control:c0|current_state.S_RAIN_2_ERASE   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 6.083      ;
; 13.964 ; control:c0|pos_x_p2[5]        ; control:c0|current_state.S_RAIN_8_INIT    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.016     ; 6.052      ;
; 13.978 ; control:c0|pos_x_p2[2]        ; control:c0|current_state.S_RAIN_3_INIT    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.007     ; 6.047      ;
; 13.979 ; control:c0|pos_x_p2[2]        ; control:c0|current_state.S_RAIN_3_DRAW    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.007     ; 6.046      ;
; 13.982 ; control:c0|pos_x_p2[2]        ; control:c0|current_state.S_RAIN_2_DRAW    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.007     ; 6.043      ;
; 13.982 ; control:c0|pos_x_p2[4]        ; control:c0|current_state.S_RESET_P2       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.015     ; 6.035      ;
; 13.989 ; control:c0|pos_x_p2[3]        ; control:c0|current_state.S_RAIN_4_DRAW    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.017     ; 6.026      ;
; 13.989 ; control:c0|pos_x_p1[3]        ; control:c0|current_state.S_RAIN_3_INIT    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.019      ; 6.062      ;
; 13.990 ; control:c0|pos_x_p1[3]        ; control:c0|current_state.S_RAIN_3_DRAW    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.019      ; 6.061      ;
; 13.993 ; control:c0|pos_x_p1[3]        ; control:c0|current_state.S_RAIN_2_DRAW    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.019      ; 6.058      ;
; 13.996 ; control:c0|pos_x_p2[3]        ; control:c0|current_state.S_RAIN_4_INIT    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.017     ; 6.019      ;
; 13.997 ; control:c0|pos_x_p2[7]        ; control:c0|current_state.S_RAIN_3_INIT    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 6.027      ;
; 13.998 ; control:c0|pos_x_p2[7]        ; control:c0|current_state.S_RAIN_3_DRAW    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 6.026      ;
; 14.000 ; control:c0|pos_x_p1[2]        ; control:c0|current_state.S_RAIN_3_INIT    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.019      ; 6.051      ;
; 14.001 ; control:c0|pos_x_p2[7]        ; control:c0|current_state.S_RAIN_2_DRAW    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 6.023      ;
; 14.001 ; control:c0|pos_x_p1[2]        ; control:c0|current_state.S_RAIN_3_DRAW    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.019      ; 6.050      ;
; 14.004 ; control:c0|pos_x_p1[2]        ; control:c0|current_state.S_RAIN_2_DRAW    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.019      ; 6.047      ;
; 14.005 ; control:c0|pos_x_p2[3]        ; control:c0|current_state.S_RAIN_6_ERASE   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.015     ; 6.012      ;
; 14.009 ; control:c0|draw_counter_r7[6] ; control:c0|current_state.S_RAIN_8_UPDATE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.008      ; 6.031      ;
; 14.010 ; control:c0|draw_counter_r7[6] ; control:c0|current_state.S_IDLE           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.008      ; 6.030      ;
; 14.012 ; control:c0|pos_x_p2[0]        ; control:c0|current_state.S_RAIN_3_INIT    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 6.012      ;
; 14.013 ; control:c0|pos_x_p2[0]        ; control:c0|current_state.S_RAIN_3_DRAW    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 6.011      ;
; 14.015 ; control:c0|draw_counter_r7[6] ; control:c0|current_state.S_PLAYER2_ERASE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.006      ; 6.023      ;
; 14.016 ; control:c0|pos_x_p2[0]        ; control:c0|current_state.S_RAIN_2_DRAW    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 6.008      ;
; 14.017 ; control:c0|pos_x_p2[2]        ; control:c0|current_state.S_RAIN_8_INIT    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.015     ; 6.000      ;
; 14.024 ; control:c0|pos_x_p2[4]        ; control:c0|current_state.S_PLAYER1_ERASE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.015     ; 5.993      ;
; 14.025 ; control:c0|pos_x_p2[4]        ; control:c0|current_state.S_PLAYER2_INIT   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.015     ; 5.992      ;
; 14.028 ; control:c0|pos_x_p1[3]        ; control:c0|current_state.S_RAIN_8_INIT    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.011      ; 6.015      ;
; 14.030 ; control:c0|pos_x_p2[3]        ; control:c0|current_state.S_RAIN_6_UPDATE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.012     ; 5.990      ;
; 14.031 ; control:c0|draw_counter_r7[6] ; control:c0|current_state.S_PLAYER2_WIN    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 6.005      ;
; 14.032 ; control:c0|pos_x_p2[5]        ; control:c0|current_state.S_RESET_P2       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.016     ; 5.984      ;
; 14.034 ; control:c0|pos_x_p2[1]        ; control:c0|current_state.S_RAIN_3_INIT    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.007     ; 5.991      ;
; 14.035 ; control:c0|pos_x_p2[1]        ; control:c0|current_state.S_RAIN_3_DRAW    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.007     ; 5.990      ;
; 14.035 ; control:c0|pos_x_p2[4]        ; control:c0|current_state.S_RAIN_1_DRAW    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.015     ; 5.982      ;
; 14.036 ; control:c0|draw_counter_r7[6] ; control:c0|current_state.S_RAIN_5_ERASE   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 6.005      ;
; 14.036 ; control:c0|pos_x_p2[3]        ; control:c0|current_state.S_RAIN_5_INIT    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.018     ; 5.978      ;
; 14.036 ; control:c0|pos_x_p2[7]        ; control:c0|current_state.S_RAIN_8_INIT    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.016     ; 5.980      ;
; 14.037 ; control:c0|draw_counter_r7[6] ; control:c0|current_state.S_RAIN_4_UPDATE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 6.004      ;
; 14.038 ; control:c0|pos_x_p2[1]        ; control:c0|current_state.S_RAIN_2_DRAW    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.007     ; 5.987      ;
; 14.039 ; control:c0|pos_x_p1[2]        ; control:c0|current_state.S_RAIN_8_INIT    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.011      ; 6.004      ;
; 14.051 ; control:c0|pos_x_p2[0]        ; control:c0|current_state.S_RAIN_8_INIT    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.016     ; 5.965      ;
; 14.053 ; control:c0|pos_x_p2[3]        ; control:c0|current_state.S_RAIN_8_UPDATE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.012     ; 5.967      ;
; 14.054 ; control:c0|pos_x_p2[3]        ; control:c0|current_state.S_IDLE           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.012     ; 5.966      ;
; 14.064 ; control:c0|draw_counter_r7[6] ; control:c0|current_state.S_RAIN_3_INIT    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.012      ; 5.980      ;
; 14.065 ; control:c0|draw_counter_r7[6] ; control:c0|current_state.S_RAIN_3_DRAW    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.012      ; 5.979      ;
; 14.067 ; control:c0|pos_x_p1[5]        ; control:c0|current_state.S_RAIN_3_INIT    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.019      ; 5.984      ;
; 14.068 ; control:c0|pos_x_p2[3]        ; control:c0|current_state.S_RAIN_2_UPDATE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 5.955      ;
; 14.068 ; control:c0|draw_counter_r7[6] ; control:c0|current_state.S_RAIN_2_DRAW    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.012      ; 5.976      ;
; 14.068 ; control:c0|pos_x_p1[5]        ; control:c0|current_state.S_RAIN_3_DRAW    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.019      ; 5.983      ;
; 14.071 ; control:c0|pos_x_p1[5]        ; control:c0|current_state.S_RAIN_2_DRAW    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.019      ; 5.980      ;
; 14.073 ; control:c0|pos_x_p2[1]        ; control:c0|current_state.S_RAIN_8_INIT    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.015     ; 5.944      ;
; 14.074 ; control:c0|pos_x_p2[5]        ; control:c0|current_state.S_PLAYER1_ERASE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.016     ; 5.942      ;
; 14.075 ; control:c0|pos_x_p2[5]        ; control:c0|current_state.S_PLAYER2_INIT   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.016     ; 5.941      ;
; 14.079 ; control:c0|pos_x_p2[3]        ; control:c0|current_state.S_RAIN_1_ERASE   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.011     ; 5.942      ;
; 14.082 ; control:c0|pos_x_p1[4]        ; control:c0|current_state.S_RAIN_3_INIT    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.019      ; 5.969      ;
; 14.083 ; control:c0|pos_x_p1[4]        ; control:c0|current_state.S_RAIN_3_DRAW    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.019      ; 5.968      ;
; 14.085 ; control:c0|pos_x_p2[2]        ; control:c0|current_state.S_RESET_P2       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.015     ; 5.932      ;
; 14.085 ; control:c0|pos_x_p2[5]        ; control:c0|current_state.S_RAIN_1_DRAW    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.016     ; 5.931      ;
; 14.086 ; control:c0|pos_x_p1[4]        ; control:c0|current_state.S_RAIN_2_DRAW    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.019      ; 5.965      ;
; 14.087 ; control:c0|pos_x_p2[3]        ; control:c0|current_state.S_RAIN_6_INIT    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.018     ; 5.927      ;
; 14.087 ; control:c0|draw_counter_r6[6] ; control:c0|current_state.S_PLAYER2_ERASE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 5.952      ;
; 14.096 ; control:c0|pos_x_p2[3]        ; control:c0|current_state.S_RAIN_7_INIT    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.017     ; 5.919      ;
; 14.096 ; control:c0|pos_x_p1[3]        ; control:c0|current_state.S_RESET_P2       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.011      ; 5.947      ;
; 14.100 ; control:c0|pos_x_p2[3]        ; control:c0|current_state.S_RAIN_1_UPDATE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 5.923      ;
; 14.100 ; control:c0|draw_counter_r7[7] ; control:c0|current_state.S_RAIN_8_UPDATE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.008      ; 5.940      ;
; 14.101 ; control:c0|draw_counter_r7[7] ; control:c0|current_state.S_IDLE           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.008      ; 5.939      ;
; 14.102 ; control:c0|pos_x_p1[1]        ; control:c0|current_state.S_RAIN_3_INIT    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.019      ; 5.949      ;
; 14.103 ; control:c0|draw_counter_r7[6] ; control:c0|current_state.S_RAIN_8_INIT    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 5.933      ;
; 14.103 ; control:c0|pos_x_p1[1]        ; control:c0|current_state.S_RAIN_3_DRAW    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.019      ; 5.948      ;
; 14.103 ; control:c0|draw_counter_r6[6] ; control:c0|current_state.S_PLAYER2_WIN    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 5.934      ;
; 14.104 ; control:c0|pos_x_p2[7]        ; control:c0|current_state.S_RESET_P2       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.016     ; 5.912      ;
; 14.105 ; control:c0|pos_x_p2[3]        ; control:c0|current_state.S_RAIN_5_ERASE   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.011     ; 5.916      ;
; 14.106 ; control:c0|pos_x_p1[1]        ; control:c0|current_state.S_RAIN_2_DRAW    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.019      ; 5.945      ;
; 14.106 ; control:c0|draw_counter_r7[7] ; control:c0|current_state.S_PLAYER2_ERASE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.006      ; 5.932      ;
; 14.106 ; control:c0|pos_x_p2[3]        ; control:c0|current_state.S_RAIN_4_UPDATE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.011     ; 5.915      ;
; 14.106 ; control:c0|pos_x_p1[5]        ; control:c0|current_state.S_RAIN_8_INIT    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.011      ; 5.937      ;
; 14.107 ; control:c0|pos_x_p1[2]        ; control:c0|current_state.S_RESET_P2       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.011      ; 5.936      ;
; 14.108 ; control:c0|draw_counter_r6[6] ; control:c0|current_state.S_RAIN_5_ERASE   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 5.934      ;
; 14.109 ; control:c0|pos_x_p2[6]        ; control:c0|current_state.S_RAIN_3_INIT    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.007     ; 5.916      ;
; 14.109 ; control:c0|draw_counter_r6[6] ; control:c0|current_state.S_RAIN_4_UPDATE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 5.933      ;
; 14.110 ; control:c0|pos_x_p2[6]        ; control:c0|current_state.S_RAIN_3_DRAW    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.007     ; 5.915      ;
+--------+-------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'VGA|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                     ;
+--------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                                                                                                             ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 36.787 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg11  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 3.282      ;
; 36.787 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg10  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 3.282      ;
; 36.787 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg9   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 3.282      ;
; 36.787 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg8   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 3.282      ;
; 36.787 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg7   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 3.282      ;
; 36.787 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg6   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 3.282      ;
; 36.787 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg5   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 3.282      ;
; 36.787 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg4   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 3.282      ;
; 36.787 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg3   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 3.282      ;
; 36.787 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg2   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 3.282      ;
; 36.787 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg1   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 3.282      ;
; 36.787 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg0   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 3.282      ;
; 36.797 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a6~porta_address_reg11  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.058      ; 3.260      ;
; 36.797 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a6~porta_address_reg10  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.058      ; 3.260      ;
; 36.797 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a6~porta_address_reg9   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.058      ; 3.260      ;
; 36.797 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a6~porta_address_reg8   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.058      ; 3.260      ;
; 36.797 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a6~porta_address_reg7   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.058      ; 3.260      ;
; 36.797 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a6~porta_address_reg6   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.058      ; 3.260      ;
; 36.797 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a6~porta_address_reg5   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.058      ; 3.260      ;
; 36.797 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a6~porta_address_reg4   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.058      ; 3.260      ;
; 36.797 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a6~porta_address_reg3   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.058      ; 3.260      ;
; 36.797 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a6~porta_address_reg2   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.058      ; 3.260      ;
; 36.797 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a6~porta_address_reg1   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.058      ; 3.260      ;
; 36.797 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a6~porta_address_reg0   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.058      ; 3.260      ;
; 36.808 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.066      ; 3.257      ;
; 36.808 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.066      ; 3.257      ;
; 36.808 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.066      ; 3.257      ;
; 36.808 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.066      ; 3.257      ;
; 36.808 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.066      ; 3.257      ;
; 36.808 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.066      ; 3.257      ;
; 36.808 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.066      ; 3.257      ;
; 36.808 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.066      ; 3.257      ;
; 36.808 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.066      ; 3.257      ;
; 36.808 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.066      ; 3.257      ;
; 36.808 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.066      ; 3.257      ;
; 36.808 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.066      ; 3.257      ;
; 36.842 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a9~porta_address_reg11  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.068      ; 3.225      ;
; 36.842 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a9~porta_address_reg10  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.068      ; 3.225      ;
; 36.842 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a9~porta_address_reg9   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.068      ; 3.225      ;
; 36.842 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a9~porta_address_reg8   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.068      ; 3.225      ;
; 36.842 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a9~porta_address_reg7   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.068      ; 3.225      ;
; 36.842 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a9~porta_address_reg6   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.068      ; 3.225      ;
; 36.842 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a9~porta_address_reg5   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.068      ; 3.225      ;
; 36.842 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a9~porta_address_reg4   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.068      ; 3.225      ;
; 36.842 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a9~porta_address_reg3   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.068      ; 3.225      ;
; 36.842 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a9~porta_address_reg2   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.068      ; 3.225      ;
; 36.842 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a9~porta_address_reg1   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.068      ; 3.225      ;
; 36.842 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a9~porta_address_reg0   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.068      ; 3.225      ;
; 36.886 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg8   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.056      ; 3.169      ;
; 36.890 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a4~porta_address_reg11  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.072      ; 3.181      ;
; 36.890 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a4~porta_address_reg10  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.072      ; 3.181      ;
; 36.890 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a4~porta_address_reg9   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.072      ; 3.181      ;
; 36.890 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a4~porta_address_reg8   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.072      ; 3.181      ;
; 36.890 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a4~porta_address_reg7   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.072      ; 3.181      ;
; 36.890 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a4~porta_address_reg6   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.072      ; 3.181      ;
; 36.890 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a4~porta_address_reg5   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.072      ; 3.181      ;
; 36.890 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a4~porta_address_reg4   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.072      ; 3.181      ;
; 36.890 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a4~porta_address_reg3   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.072      ; 3.181      ;
; 36.890 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a4~porta_address_reg2   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.072      ; 3.181      ;
; 36.890 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a4~porta_address_reg1   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.072      ; 3.181      ;
; 36.890 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a4~porta_address_reg0   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.072      ; 3.181      ;
; 36.909 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg11  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.056      ; 3.146      ;
; 36.909 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg10  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.056      ; 3.146      ;
; 36.909 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg9   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.056      ; 3.146      ;
; 36.909 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg7   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.056      ; 3.146      ;
; 36.909 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg6   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.056      ; 3.146      ;
; 36.909 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg5   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.056      ; 3.146      ;
; 36.909 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg4   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.056      ; 3.146      ;
; 36.909 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg3   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.056      ; 3.146      ;
; 36.909 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg2   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.056      ; 3.146      ;
; 36.909 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg1   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.056      ; 3.146      ;
; 36.909 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a7~porta_address_reg0   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.056      ; 3.146      ;
; 36.962 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg11  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 3.107      ;
; 36.962 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg10  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 3.107      ;
; 36.962 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg9   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 3.107      ;
; 36.962 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg8   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 3.107      ;
; 36.962 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg7   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 3.107      ;
; 36.962 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg6   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 3.107      ;
; 36.962 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg5   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 3.107      ;
; 36.962 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg4   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 3.107      ;
; 36.962 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg3   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 3.107      ;
; 36.962 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg2   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 3.107      ;
; 36.962 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg1   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 3.107      ;
; 36.962 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg0   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 3.107      ;
; 36.966 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a13~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.065      ; 3.098      ;
; 36.966 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a13~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.065      ; 3.098      ;
; 36.966 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a13~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.065      ; 3.098      ;
; 36.966 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a13~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.065      ; 3.098      ;
; 36.966 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a13~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.065      ; 3.098      ;
; 36.966 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a13~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.065      ; 3.098      ;
; 36.966 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a13~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.065      ; 3.098      ;
; 36.966 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a13~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.065      ; 3.098      ;
; 36.966 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a13~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.065      ; 3.098      ;
; 36.966 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a13~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.065      ; 3.098      ;
; 36.966 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a13~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.065      ; 3.098      ;
; 36.966 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a13~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.065      ; 3.098      ;
; 36.968 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg11  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 3.101      ;
; 36.968 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg10  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 3.101      ;
; 36.968 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg9   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 3.101      ;
; 36.968 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg8   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 3.101      ;
+--------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK_50'                                                                                                                                         ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; control:c0|pos_y_p2[1]                    ; control:c0|pos_y_p2[1]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; random_num:rand_gen|state                 ; random_num:rand_gen|state                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; control:c0|pos_x_p2[1]                    ; control:c0|pos_x_p2[1]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; control:c0|pos_x_p2[2]                    ; control:c0|pos_x_p2[2]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; control:c0|pos_x_p2[4]                    ; control:c0|pos_x_p2[4]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; control:c0|pos_x_p2[5]                    ; control:c0|pos_x_p2[5]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; control:c0|pos_x_p2[6]                    ; control:c0|pos_x_p2[6]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; control:c0|current_state.S_RAIN_8_UPDATE  ; control:c0|current_state.S_RAIN_8_UPDATE  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; control:c0|p2_score[1]                    ; control:c0|p2_score[1]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; control:c0|p2_score[3]                    ; control:c0|p2_score[3]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; control:c0|p2_score[4]                    ; control:c0|p2_score[4]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; control:c0|p2_score[5]                    ; control:c0|p2_score[5]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; control:c0|p2_score[7]                    ; control:c0|p2_score[7]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; control:c0|p2_score[8]                    ; control:c0|p2_score[8]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; control:c0|p2_score[9]                    ; control:c0|p2_score[9]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; control:c0|pos_y_p1[1]                    ; control:c0|pos_y_p1[1]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; control:c0|current_state.S_RAIN_6_INIT    ; control:c0|current_state.S_RAIN_6_INIT    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; control:c0|pos_x_p2[3]                    ; control:c0|pos_x_p2[3]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; control:c0|current_state.S_RAIN_1_INIT    ; control:c0|current_state.S_RAIN_1_INIT    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; control:c0|current_state.S_RAIN_5_INIT    ; control:c0|current_state.S_RAIN_5_INIT    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; control:c0|current_state.S_RESET_P1       ; control:c0|current_state.S_RESET_P1       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.243 ; control:c0|pos_y_r2[7]                    ; control:c0|pos_y_r2[7]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.247 ; control:c0|clock:comb_3|frame_counter[19] ; control:c0|clock:comb_3|frame_counter[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.399      ;
; 0.249 ; control:c0|pos_y_r8[7]                    ; control:c0|pos_y_r8[7]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.401      ;
; 0.254 ; random_num:rand_gen|data[0]               ; random_num:rand_gen|data[1]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.406      ;
; 0.255 ; random_num:rand_gen|data[4]               ; random_num:rand_gen|data[5]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.407      ;
; 0.256 ; random_num:rand_gen|data[5]               ; random_num:rand_gen|data[6]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.408      ;
; 0.258 ; control:c0|pos_y_r6[7]                    ; control:c0|pos_y_r6[7]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.410      ;
; 0.259 ; random_num:rand_gen|data[6]               ; random_num:rand_gen|data[7]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.411      ;
; 0.259 ; control:c0|pos_y_r1[7]                    ; control:c0|pos_y_r1[7]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.411      ;
; 0.264 ; control:c0|pos_y_r7[7]                    ; control:c0|pos_y_r7[7]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.416      ;
; 0.330 ; random_num:rand_gen|data[1]               ; random_num:rand_gen|data[2]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.482      ;
; 0.332 ; random_num:rand_gen|data[3]               ; random_num:rand_gen|data[4]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.484      ;
; 0.355 ; control:c0|draw_counter_r4[9]             ; control:c0|draw_counter_r4[9]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.507      ;
; 0.356 ; control:c0|draw_counter_r2[0]             ; control:c0|draw_counter_r2[0]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.508      ;
; 0.356 ; control:c0|draw_counter_p2[0]             ; control:c0|draw_counter_p2[0]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.508      ;
; 0.356 ; control:c0|draw_counter_r6[0]             ; control:c0|draw_counter_r6[0]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.508      ;
; 0.356 ; control:c0|draw_counter_r8[0]             ; control:c0|draw_counter_r8[0]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.508      ;
; 0.356 ; control:c0|draw_counter_r8[2]             ; control:c0|draw_counter_r8[2]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.508      ;
; 0.357 ; control:c0|draw_counter_dead[10]          ; control:c0|draw_counter_dead[10]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.509      ;
; 0.358 ; control:c0|clock:comb_3|frame_counter[8]  ; control:c0|clock:comb_3|frame_counter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; control:c0|clock:comb_3|frame_counter[9]  ; control:c0|clock:comb_3|frame_counter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; control:c0|draw_counter_r7[10]            ; control:c0|draw_counter_r7[10]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; control:c0|draw_counter_p1[2]             ; control:c0|draw_counter_p1[2]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; control:c0|draw_counter_p1[4]             ; control:c0|draw_counter_p1[4]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; control:c0|draw_counter_r5[2]             ; control:c0|draw_counter_r5[2]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; control:c0|draw_counter_r5[4]             ; control:c0|draw_counter_r5[4]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; control:c0|draw_counter_r4[0]             ; control:c0|draw_counter_r4[0]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; control:c0|draw_counter_r1[2]             ; control:c0|draw_counter_r1[2]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; control:c0|draw_counter_r1[4]             ; control:c0|draw_counter_r1[4]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; control:c0|draw_counter_dead[2]           ; control:c0|draw_counter_dead[2]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; control:c0|draw_counter_dead[4]           ; control:c0|draw_counter_dead[4]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.359 ; control:c0|draw_counter_r7[9]             ; control:c0|draw_counter_r7[9]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; control:c0|draw_counter_p2[10]            ; control:c0|draw_counter_p2[10]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; control:c0|draw_counter_r8[10]            ; control:c0|draw_counter_r8[10]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; control:c0|draw_counter_r2[10]            ; control:c0|draw_counter_r2[10]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; control:c0|draw_counter_dead[0]           ; control:c0|draw_counter_dead[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; control:c0|draw_counter_dead[9]           ; control:c0|draw_counter_dead[9]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.511      ;
; 0.360 ; control:c0|clock:comb_3|frame_counter[12] ; control:c0|clock:comb_3|frame_counter[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; control:c0|draw_counter_r7[2]             ; control:c0|draw_counter_r7[2]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; control:c0|draw_counter_r2[9]             ; control:c0|draw_counter_r2[9]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; control:c0|draw_counter_r3[2]             ; control:c0|draw_counter_r3[2]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; control:c0|draw_counter_r3[4]             ; control:c0|draw_counter_r3[4]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; control:c0|draw_counter_r4[2]             ; control:c0|draw_counter_r4[2]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; control:c0|draw_counter_r5[10]            ; control:c0|draw_counter_r5[10]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; control:c0|draw_counter_r1[10]            ; control:c0|draw_counter_r1[10]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; control:c0|draw_counter_r4[4]             ; control:c0|draw_counter_r4[4]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.361 ; control:c0|clock:comb_3|frame_counter[10] ; control:c0|clock:comb_3|frame_counter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; control:c0|draw_counter_p1[0]             ; control:c0|draw_counter_p1[0]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; control:c0|draw_counter_r3[0]             ; control:c0|draw_counter_r3[0]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; control:c0|draw_counter_p2[9]             ; control:c0|draw_counter_p2[9]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; control:c0|draw_counter_r5[0]             ; control:c0|draw_counter_r5[0]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; control:c0|draw_counter_r4[10]            ; control:c0|draw_counter_r4[10]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; control:c0|draw_counter_r6[9]             ; control:c0|draw_counter_r6[9]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; control:c0|draw_counter_r8[9]             ; control:c0|draw_counter_r8[9]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; control:c0|draw_counter_r1[0]             ; control:c0|draw_counter_r1[0]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; control:c0|draw_counter_r3[9]             ; control:c0|draw_counter_r3[9]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.362 ; control:c0|draw_counter_p1[9]             ; control:c0|draw_counter_p1[9]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.514      ;
; 0.362 ; control:c0|draw_counter_p1[10]            ; control:c0|draw_counter_p1[10]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.514      ;
; 0.362 ; control:c0|pos_y_r3[0]                    ; control:c0|pos_y_r3[0]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.514      ;
; 0.362 ; control:c0|draw_counter_r3[10]            ; control:c0|draw_counter_r3[10]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.514      ;
; 0.362 ; control:c0|draw_counter_p2[2]             ; control:c0|draw_counter_p2[2]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.514      ;
; 0.362 ; control:c0|pos_y_r4[0]                    ; control:c0|pos_y_r4[0]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.514      ;
; 0.362 ; control:c0|draw_counter_r6[2]             ; control:c0|draw_counter_r6[2]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.514      ;
; 0.362 ; control:c0|draw_counter_r6[10]            ; control:c0|draw_counter_r6[10]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.514      ;
; 0.362 ; control:c0|draw_counter_r1[9]             ; control:c0|draw_counter_r1[9]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.514      ;
; 0.363 ; control:c0|draw_counter_r7[0]             ; control:c0|draw_counter_r7[0]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; control:c0|draw_counter_r7[4]             ; control:c0|draw_counter_r7[4]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; control:c0|pos_y_r2[6]                    ; control:c0|pos_y_r2[6]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.515      ;
; 0.364 ; control:c0|clock:comb_3|frame_counter[5]  ; control:c0|clock:comb_3|frame_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.516      ;
; 0.364 ; control:c0|pos_y_r3[1]                    ; control:c0|pos_y_r3[1]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.516      ;
; 0.364 ; control:c0|draw_counter_p2[4]             ; control:c0|draw_counter_p2[4]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.516      ;
; 0.364 ; control:c0|pos_y_r4[1]                    ; control:c0|pos_y_r4[1]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.516      ;
; 0.364 ; control:c0|pos_y_r2[0]                    ; control:c0|pos_y_r2[0]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.516      ;
; 0.364 ; control:c0|pos_y_r5[0]                    ; control:c0|pos_y_r5[0]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.516      ;
; 0.365 ; control:c0|draw_counter_r4[11]            ; control:c0|draw_counter_r4[11]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; control:c0|draw_counter_r8[6]             ; control:c0|draw_counter_r8[6]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; control:c0|draw_counter_dead[6]           ; control:c0|draw_counter_dead[6]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; control:c0|draw_counter_dead[7]           ; control:c0|draw_counter_dead[7]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; control:c0|draw_counter_dead[8]           ; control:c0|draw_counter_dead[8]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.517      ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'VGA|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                 ;
+-------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                          ; To Node                                                                                                                            ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 0.215 ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.242 ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                               ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK                                                                                ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.394      ;
; 0.298 ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.450      ;
; 0.360 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.375 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.527      ;
; 0.375 ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.527      ;
; 0.376 ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.529      ;
; 0.379 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.531      ;
; 0.380 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.532      ;
; 0.381 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.533      ;
; 0.382 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.534      ;
; 0.407 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a8~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.068      ; 0.613      ;
; 0.407 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|address_reg_a[0] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|out_address_reg_a[0]             ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.560      ;
; 0.411 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a8~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.068      ; 0.617      ;
; 0.417 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a8~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.068      ; 0.623      ;
; 0.422 ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                  ; vga_adapter:VGA|vga_controller:controller|VGA_HS                                                                                   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 0.570      ;
; 0.447 ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.600      ;
; 0.464 ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.617      ;
; 0.481 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.633      ;
; 0.495 ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.648      ;
; 0.498 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.650      ;
; 0.511 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|address_reg_a[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|out_address_reg_a[1]             ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.664      ;
; 0.512 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|address_reg_a[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|out_address_reg_a[2]             ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.665      ;
; 0.513 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.665      ;
; 0.517 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.669      ;
; 0.521 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.673      ;
; 0.533 ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                  ; vga_adapter:VGA|vga_controller:controller|VGA_VS                                                                                   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 0.681      ;
; 0.533 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.685      ;
; 0.545 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.066      ; 0.749      ;
; 0.547 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.066      ; 0.751      ;
; 0.547 ; vga_adapter:VGA|vga_controller:controller|xCounter[8]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.700      ;
; 0.548 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.700      ;
; 0.549 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a4~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.758      ;
; 0.549 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.066      ; 0.753      ;
; 0.551 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a4~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.760      ;
; 0.551 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.703      ;
; 0.556 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.708      ;
; 0.557 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.709      ;
; 0.568 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.720      ;
; 0.573 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.725      ;
; 0.582 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.734      ;
; 0.583 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.735      ;
; 0.586 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.066      ; 0.790      ;
; 0.587 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.739      ;
; 0.591 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.069      ; 0.798      ;
; 0.603 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.755      ;
; 0.610 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.069      ; 0.817      ;
; 0.619 ; vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.772      ;
; 0.620 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.063      ; 0.821      ;
; 0.626 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.778      ;
; 0.632 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                                               ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.785      ;
; 0.638 ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.791      ;
; 0.647 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.799      ;
; 0.651 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.803      ;
; 0.653 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.667 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a8~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.068      ; 0.873      ;
; 0.670 ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                                               ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.821      ;
; 0.673 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.825      ;
; 0.681 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.062      ; 0.881      ;
; 0.681 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.833      ;
; 0.682 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg2 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 0.890      ;
; 0.684 ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                                               ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.835      ;
; 0.688 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a4~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.897      ;
; 0.694 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg4 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 0.902      ;
; 0.698 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg1 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 0.906      ;
; 0.712 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.865      ;
; 0.714 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a4~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.923      ;
; 0.714 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.866      ;
; 0.718 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.869      ;
; 0.719 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.871      ;
; 0.720 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.872      ;
; 0.723 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a14~porta_address_reg0 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.067      ; 0.928      ;
; 0.728 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a5~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.069      ; 0.935      ;
; 0.736 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a3~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.065      ; 0.939      ;
; 0.742 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a2~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.061      ; 0.941      ;
; 0.742 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 0.891      ;
; 0.742 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 0.891      ;
; 0.746 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 0.895      ;
; 0.746 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 0.895      ;
; 0.747 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.899      ;
; 0.747 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.899      ;
; 0.750 ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.901      ;
; 0.758 ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                                               ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.908      ;
; 0.767 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.919      ;
; 0.771 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.922      ;
; 0.772 ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.924      ;
; 0.773 ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.924      ;
; 0.773 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a9~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.067      ; 0.978      ;
; 0.777 ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.929      ;
; 0.782 ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.934      ;
; 0.784 ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.935      ;
+-------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                             ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                              ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg11  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg11  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_we_reg         ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~portb_we_reg         ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~portb_address_reg2  ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'VGA|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                 ; Clock Edge ; Target                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0                      ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0                      ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg0   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg0   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg1   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg1   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg10  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg10  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg11  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg11  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg2   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg2   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg3   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg3   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg4   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg4   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg5   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg5   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg6   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg6   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg7   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg7   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg8   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg8   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg9   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a0~porta_address_reg9   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1                      ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a1                      ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a10~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a11~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_krf1:auto_generated|altsyncram_klq1:altsyncram1|ram_block2a12~porta_address_reg6  ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; 8.321 ; 8.321 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; 8.321 ; 8.321 ; Rise       ; CLOCK_50        ;
; SW[*]     ; CLOCK_50   ; 7.788 ; 7.788 ; Rise       ; CLOCK_50        ;
;  SW[0]    ; CLOCK_50   ; 4.858 ; 4.858 ; Rise       ; CLOCK_50        ;
;  SW[17]   ; CLOCK_50   ; 7.788 ; 7.788 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; -2.113 ; -2.113 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; -2.113 ; -2.113 ; Rise       ; CLOCK_50        ;
; SW[*]     ; CLOCK_50   ; 0.296  ; 0.296  ; Rise       ; CLOCK_50        ;
;  SW[0]    ; CLOCK_50   ; 0.296  ; 0.296  ; Rise       ; CLOCK_50        ;
;  SW[17]   ; CLOCK_50   ; -2.747 ; -2.747 ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                         ;
+-------------+------------+-------+-------+------------+---------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                       ;
+-------------+------------+-------+-------+------------+---------------------------------------+
; HEX0[*]     ; CLOCK_50   ; 7.031 ; 7.031 ; Rise       ; CLOCK_50                              ;
;  HEX0[0]    ; CLOCK_50   ; 7.031 ; 7.031 ; Rise       ; CLOCK_50                              ;
;  HEX0[1]    ; CLOCK_50   ; 7.014 ; 7.014 ; Rise       ; CLOCK_50                              ;
;  HEX0[2]    ; CLOCK_50   ; 7.004 ; 7.004 ; Rise       ; CLOCK_50                              ;
;  HEX0[3]    ; CLOCK_50   ; 6.936 ; 6.936 ; Rise       ; CLOCK_50                              ;
;  HEX0[4]    ; CLOCK_50   ; 6.906 ; 6.906 ; Rise       ; CLOCK_50                              ;
;  HEX0[5]    ; CLOCK_50   ; 6.979 ; 6.979 ; Rise       ; CLOCK_50                              ;
;  HEX0[6]    ; CLOCK_50   ; 6.892 ; 6.892 ; Rise       ; CLOCK_50                              ;
; HEX1[*]     ; CLOCK_50   ; 7.822 ; 7.822 ; Rise       ; CLOCK_50                              ;
;  HEX1[0]    ; CLOCK_50   ; 7.822 ; 7.822 ; Rise       ; CLOCK_50                              ;
;  HEX1[1]    ; CLOCK_50   ; 7.822 ; 7.822 ; Rise       ; CLOCK_50                              ;
;  HEX1[2]    ; CLOCK_50   ; 7.689 ; 7.689 ; Rise       ; CLOCK_50                              ;
;  HEX1[3]    ; CLOCK_50   ; 7.672 ; 7.672 ; Rise       ; CLOCK_50                              ;
;  HEX1[4]    ; CLOCK_50   ; 7.686 ; 7.686 ; Rise       ; CLOCK_50                              ;
;  HEX1[5]    ; CLOCK_50   ; 7.667 ; 7.667 ; Rise       ; CLOCK_50                              ;
;  HEX1[6]    ; CLOCK_50   ; 7.685 ; 7.685 ; Rise       ; CLOCK_50                              ;
; HEX2[*]     ; CLOCK_50   ; 7.793 ; 7.793 ; Rise       ; CLOCK_50                              ;
;  HEX2[0]    ; CLOCK_50   ; 7.793 ; 7.793 ; Rise       ; CLOCK_50                              ;
;  HEX2[1]    ; CLOCK_50   ; 7.672 ; 7.672 ; Rise       ; CLOCK_50                              ;
;  HEX2[2]    ; CLOCK_50   ; 7.585 ; 7.585 ; Rise       ; CLOCK_50                              ;
;  HEX2[3]    ; CLOCK_50   ; 7.740 ; 7.740 ; Rise       ; CLOCK_50                              ;
;  HEX2[4]    ; CLOCK_50   ; 7.573 ; 7.573 ; Rise       ; CLOCK_50                              ;
;  HEX2[5]    ; CLOCK_50   ; 7.641 ; 7.641 ; Rise       ; CLOCK_50                              ;
;  HEX2[6]    ; CLOCK_50   ; 7.640 ; 7.640 ; Rise       ; CLOCK_50                              ;
; HEX3[*]     ; CLOCK_50   ; 5.150 ; 5.150 ; Rise       ; CLOCK_50                              ;
;  HEX3[0]    ; CLOCK_50   ; 5.002 ; 5.002 ; Rise       ; CLOCK_50                              ;
;  HEX3[3]    ; CLOCK_50   ; 5.150 ; 5.150 ; Rise       ; CLOCK_50                              ;
;  HEX3[4]    ; CLOCK_50   ; 5.150 ; 5.150 ; Rise       ; CLOCK_50                              ;
;  HEX3[5]    ; CLOCK_50   ; 5.132 ; 5.132 ; Rise       ; CLOCK_50                              ;
; HEX4[*]     ; CLOCK_50   ; 7.225 ; 7.225 ; Rise       ; CLOCK_50                              ;
;  HEX4[0]    ; CLOCK_50   ; 7.162 ; 7.162 ; Rise       ; CLOCK_50                              ;
;  HEX4[1]    ; CLOCK_50   ; 7.189 ; 7.189 ; Rise       ; CLOCK_50                              ;
;  HEX4[2]    ; CLOCK_50   ; 7.174 ; 7.174 ; Rise       ; CLOCK_50                              ;
;  HEX4[3]    ; CLOCK_50   ; 7.225 ; 7.225 ; Rise       ; CLOCK_50                              ;
;  HEX4[4]    ; CLOCK_50   ; 7.168 ; 7.168 ; Rise       ; CLOCK_50                              ;
;  HEX4[5]    ; CLOCK_50   ; 7.163 ; 7.163 ; Rise       ; CLOCK_50                              ;
;  HEX4[6]    ; CLOCK_50   ; 7.165 ; 7.165 ; Rise       ; CLOCK_50                              ;
; HEX5[*]     ; CLOCK_50   ; 7.251 ; 7.251 ; Rise       ; CLOCK_50                              ;
;  HEX5[0]    ; CLOCK_50   ; 7.251 ; 7.251 ; Rise       ; CLOCK_50                              ;
;  HEX5[1]    ; CLOCK_50   ; 7.172 ; 7.172 ; Rise       ; CLOCK_50                              ;
;  HEX5[2]    ; CLOCK_50   ; 7.222 ; 7.222 ; Rise       ; CLOCK_50                              ;
;  HEX5[3]    ; CLOCK_50   ; 7.124 ; 7.124 ; Rise       ; CLOCK_50                              ;
;  HEX5[4]    ; CLOCK_50   ; 7.105 ; 7.105 ; Rise       ; CLOCK_50                              ;
;  HEX5[5]    ; CLOCK_50   ; 7.103 ; 7.103 ; Rise       ; CLOCK_50                              ;
;  HEX5[6]    ; CLOCK_50   ; 7.232 ; 7.232 ; Rise       ; CLOCK_50                              ;
; HEX6[*]     ; CLOCK_50   ; 7.786 ; 7.786 ; Rise       ; CLOCK_50                              ;
;  HEX6[0]    ; CLOCK_50   ; 7.786 ; 7.786 ; Rise       ; CLOCK_50                              ;
;  HEX6[1]    ; CLOCK_50   ; 7.783 ; 7.783 ; Rise       ; CLOCK_50                              ;
;  HEX6[2]    ; CLOCK_50   ; 7.785 ; 7.785 ; Rise       ; CLOCK_50                              ;
;  HEX6[3]    ; CLOCK_50   ; 7.490 ; 7.490 ; Rise       ; CLOCK_50                              ;
;  HEX6[4]    ; CLOCK_50   ; 7.492 ; 7.492 ; Rise       ; CLOCK_50                              ;
;  HEX6[5]    ; CLOCK_50   ; 7.472 ; 7.472 ; Rise       ; CLOCK_50                              ;
;  HEX6[6]    ; CLOCK_50   ; 7.470 ; 7.470 ; Rise       ; CLOCK_50                              ;
; HEX7[*]     ; CLOCK_50   ; 5.011 ; 5.011 ; Rise       ; CLOCK_50                              ;
;  HEX7[0]    ; CLOCK_50   ; 5.011 ; 5.011 ; Rise       ; CLOCK_50                              ;
;  HEX7[3]    ; CLOCK_50   ; 4.981 ; 4.981 ; Rise       ; CLOCK_50                              ;
;  HEX7[4]    ; CLOCK_50   ; 4.981 ; 4.981 ; Rise       ; CLOCK_50                              ;
;  HEX7[5]    ; CLOCK_50   ; 4.884 ; 4.884 ; Rise       ; CLOCK_50                              ;
; VGA_B[*]    ; CLOCK_50   ; 4.501 ; 4.501 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0]   ; CLOCK_50   ; 4.249 ; 4.249 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1]   ; CLOCK_50   ; 4.249 ; 4.249 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2]   ; CLOCK_50   ; 4.381 ; 4.381 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3]   ; CLOCK_50   ; 4.371 ; 4.371 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[4]   ; CLOCK_50   ; 4.452 ; 4.452 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[5]   ; CLOCK_50   ; 4.442 ; 4.442 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[6]   ; CLOCK_50   ; 4.422 ; 4.422 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[7]   ; CLOCK_50   ; 4.422 ; 4.422 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[8]   ; CLOCK_50   ; 4.501 ; 4.501 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[9]   ; CLOCK_50   ; 4.501 ; 4.501 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_BLANK_N ; CLOCK_50   ; 2.882 ; 2.882 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK     ; CLOCK_50   ; 1.473 ;       ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]    ; CLOCK_50   ; 4.191 ; 4.191 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0]   ; CLOCK_50   ; 4.191 ; 4.191 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1]   ; CLOCK_50   ; 4.191 ; 4.191 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2]   ; CLOCK_50   ; 4.181 ; 4.181 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3]   ; CLOCK_50   ; 4.181 ; 4.181 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[4]   ; CLOCK_50   ; 4.183 ; 4.183 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[5]   ; CLOCK_50   ; 4.183 ; 4.183 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[6]   ; CLOCK_50   ; 4.143 ; 4.143 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[7]   ; CLOCK_50   ; 4.163 ; 4.163 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[8]   ; CLOCK_50   ; 4.064 ; 4.064 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[9]   ; CLOCK_50   ; 4.064 ; 4.064 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_HS      ; CLOCK_50   ; 2.775 ; 2.775 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]    ; CLOCK_50   ; 4.149 ; 4.149 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0]   ; CLOCK_50   ; 4.122 ; 4.122 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1]   ; CLOCK_50   ; 4.110 ; 4.110 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2]   ; CLOCK_50   ; 4.110 ; 4.110 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3]   ; CLOCK_50   ; 4.149 ; 4.149 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[4]   ; CLOCK_50   ; 4.149 ; 4.149 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[5]   ; CLOCK_50   ; 4.010 ; 4.010 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[6]   ; CLOCK_50   ; 3.990 ; 3.990 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[7]   ; CLOCK_50   ; 4.000 ; 4.000 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[8]   ; CLOCK_50   ; 4.083 ; 4.083 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[9]   ; CLOCK_50   ; 4.083 ; 4.083 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_VS      ; CLOCK_50   ; 2.703 ; 2.703 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK     ; CLOCK_50   ;       ; 1.473 ; Fall       ; VGA|mypll|altpll_component|pll|clk[0] ;
+-------------+------------+-------+-------+------------+---------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                 ;
+-------------+------------+-------+-------+------------+---------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                       ;
+-------------+------------+-------+-------+------------+---------------------------------------+
; HEX0[*]     ; CLOCK_50   ; 4.797 ; 4.797 ; Rise       ; CLOCK_50                              ;
;  HEX0[0]    ; CLOCK_50   ; 4.937 ; 4.937 ; Rise       ; CLOCK_50                              ;
;  HEX0[1]    ; CLOCK_50   ; 4.916 ; 4.916 ; Rise       ; CLOCK_50                              ;
;  HEX0[2]    ; CLOCK_50   ; 4.903 ; 4.903 ; Rise       ; CLOCK_50                              ;
;  HEX0[3]    ; CLOCK_50   ; 4.843 ; 4.843 ; Rise       ; CLOCK_50                              ;
;  HEX0[4]    ; CLOCK_50   ; 4.813 ; 4.813 ; Rise       ; CLOCK_50                              ;
;  HEX0[5]    ; CLOCK_50   ; 4.885 ; 4.885 ; Rise       ; CLOCK_50                              ;
;  HEX0[6]    ; CLOCK_50   ; 4.797 ; 4.797 ; Rise       ; CLOCK_50                              ;
; HEX1[*]     ; CLOCK_50   ; 5.605 ; 5.605 ; Rise       ; CLOCK_50                              ;
;  HEX1[0]    ; CLOCK_50   ; 5.760 ; 5.760 ; Rise       ; CLOCK_50                              ;
;  HEX1[1]    ; CLOCK_50   ; 5.760 ; 5.760 ; Rise       ; CLOCK_50                              ;
;  HEX1[2]    ; CLOCK_50   ; 5.627 ; 5.627 ; Rise       ; CLOCK_50                              ;
;  HEX1[3]    ; CLOCK_50   ; 5.610 ; 5.610 ; Rise       ; CLOCK_50                              ;
;  HEX1[4]    ; CLOCK_50   ; 5.623 ; 5.623 ; Rise       ; CLOCK_50                              ;
;  HEX1[5]    ; CLOCK_50   ; 5.605 ; 5.605 ; Rise       ; CLOCK_50                              ;
;  HEX1[6]    ; CLOCK_50   ; 5.623 ; 5.623 ; Rise       ; CLOCK_50                              ;
; HEX2[*]     ; CLOCK_50   ; 5.291 ; 5.291 ; Rise       ; CLOCK_50                              ;
;  HEX2[0]    ; CLOCK_50   ; 5.447 ; 5.447 ; Rise       ; CLOCK_50                              ;
;  HEX2[1]    ; CLOCK_50   ; 5.400 ; 5.400 ; Rise       ; CLOCK_50                              ;
;  HEX2[2]    ; CLOCK_50   ; 5.313 ; 5.313 ; Rise       ; CLOCK_50                              ;
;  HEX2[3]    ; CLOCK_50   ; 5.468 ; 5.468 ; Rise       ; CLOCK_50                              ;
;  HEX2[4]    ; CLOCK_50   ; 5.301 ; 5.301 ; Rise       ; CLOCK_50                              ;
;  HEX2[5]    ; CLOCK_50   ; 5.291 ; 5.291 ; Rise       ; CLOCK_50                              ;
;  HEX2[6]    ; CLOCK_50   ; 5.299 ; 5.299 ; Rise       ; CLOCK_50                              ;
; HEX3[*]     ; CLOCK_50   ; 4.642 ; 4.642 ; Rise       ; CLOCK_50                              ;
;  HEX3[0]    ; CLOCK_50   ; 4.642 ; 4.642 ; Rise       ; CLOCK_50                              ;
;  HEX3[3]    ; CLOCK_50   ; 4.790 ; 4.790 ; Rise       ; CLOCK_50                              ;
;  HEX3[4]    ; CLOCK_50   ; 4.790 ; 4.790 ; Rise       ; CLOCK_50                              ;
;  HEX3[5]    ; CLOCK_50   ; 4.772 ; 4.772 ; Rise       ; CLOCK_50                              ;
; HEX4[*]     ; CLOCK_50   ; 4.845 ; 4.845 ; Rise       ; CLOCK_50                              ;
;  HEX4[0]    ; CLOCK_50   ; 4.858 ; 4.858 ; Rise       ; CLOCK_50                              ;
;  HEX4[1]    ; CLOCK_50   ; 4.875 ; 4.875 ; Rise       ; CLOCK_50                              ;
;  HEX4[2]    ; CLOCK_50   ; 4.860 ; 4.860 ; Rise       ; CLOCK_50                              ;
;  HEX4[3]    ; CLOCK_50   ; 4.925 ; 4.925 ; Rise       ; CLOCK_50                              ;
;  HEX4[4]    ; CLOCK_50   ; 4.868 ; 4.868 ; Rise       ; CLOCK_50                              ;
;  HEX4[5]    ; CLOCK_50   ; 4.862 ; 4.862 ; Rise       ; CLOCK_50                              ;
;  HEX4[6]    ; CLOCK_50   ; 4.845 ; 4.845 ; Rise       ; CLOCK_50                              ;
; HEX5[*]     ; CLOCK_50   ; 5.150 ; 5.150 ; Rise       ; CLOCK_50                              ;
;  HEX5[0]    ; CLOCK_50   ; 5.288 ; 5.288 ; Rise       ; CLOCK_50                              ;
;  HEX5[1]    ; CLOCK_50   ; 5.208 ; 5.208 ; Rise       ; CLOCK_50                              ;
;  HEX5[2]    ; CLOCK_50   ; 5.258 ; 5.258 ; Rise       ; CLOCK_50                              ;
;  HEX5[3]    ; CLOCK_50   ; 5.165 ; 5.165 ; Rise       ; CLOCK_50                              ;
;  HEX5[4]    ; CLOCK_50   ; 5.150 ; 5.150 ; Rise       ; CLOCK_50                              ;
;  HEX5[5]    ; CLOCK_50   ; 5.150 ; 5.150 ; Rise       ; CLOCK_50                              ;
;  HEX5[6]    ; CLOCK_50   ; 5.278 ; 5.278 ; Rise       ; CLOCK_50                              ;
; HEX6[*]     ; CLOCK_50   ; 4.941 ; 4.941 ; Rise       ; CLOCK_50                              ;
;  HEX6[0]    ; CLOCK_50   ; 5.251 ; 5.251 ; Rise       ; CLOCK_50                              ;
;  HEX6[1]    ; CLOCK_50   ; 5.254 ; 5.254 ; Rise       ; CLOCK_50                              ;
;  HEX6[2]    ; CLOCK_50   ; 5.251 ; 5.251 ; Rise       ; CLOCK_50                              ;
;  HEX6[3]    ; CLOCK_50   ; 4.963 ; 4.963 ; Rise       ; CLOCK_50                              ;
;  HEX6[4]    ; CLOCK_50   ; 4.963 ; 4.963 ; Rise       ; CLOCK_50                              ;
;  HEX6[5]    ; CLOCK_50   ; 4.943 ; 4.943 ; Rise       ; CLOCK_50                              ;
;  HEX6[6]    ; CLOCK_50   ; 4.941 ; 4.941 ; Rise       ; CLOCK_50                              ;
; HEX7[*]     ; CLOCK_50   ; 4.451 ; 4.451 ; Rise       ; CLOCK_50                              ;
;  HEX7[0]    ; CLOCK_50   ; 4.578 ; 4.578 ; Rise       ; CLOCK_50                              ;
;  HEX7[3]    ; CLOCK_50   ; 4.548 ; 4.548 ; Rise       ; CLOCK_50                              ;
;  HEX7[4]    ; CLOCK_50   ; 4.548 ; 4.548 ; Rise       ; CLOCK_50                              ;
;  HEX7[5]    ; CLOCK_50   ; 4.451 ; 4.451 ; Rise       ; CLOCK_50                              ;
; VGA_B[*]    ; CLOCK_50   ; 2.649 ; 2.649 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0]   ; CLOCK_50   ; 2.649 ; 2.649 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1]   ; CLOCK_50   ; 2.649 ; 2.649 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2]   ; CLOCK_50   ; 2.781 ; 2.781 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3]   ; CLOCK_50   ; 2.771 ; 2.771 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[4]   ; CLOCK_50   ; 2.852 ; 2.852 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[5]   ; CLOCK_50   ; 2.842 ; 2.842 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[6]   ; CLOCK_50   ; 2.822 ; 2.822 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[7]   ; CLOCK_50   ; 2.822 ; 2.822 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[8]   ; CLOCK_50   ; 2.901 ; 2.901 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[9]   ; CLOCK_50   ; 2.901 ; 2.901 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_BLANK_N ; CLOCK_50   ; 2.882 ; 2.882 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK     ; CLOCK_50   ; 1.473 ;       ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]    ; CLOCK_50   ; 2.833 ; 2.833 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0]   ; CLOCK_50   ; 2.960 ; 2.960 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1]   ; CLOCK_50   ; 2.960 ; 2.960 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2]   ; CLOCK_50   ; 2.950 ; 2.950 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3]   ; CLOCK_50   ; 2.950 ; 2.950 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[4]   ; CLOCK_50   ; 2.952 ; 2.952 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[5]   ; CLOCK_50   ; 2.952 ; 2.952 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[6]   ; CLOCK_50   ; 2.912 ; 2.912 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[7]   ; CLOCK_50   ; 2.932 ; 2.932 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[8]   ; CLOCK_50   ; 2.833 ; 2.833 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[9]   ; CLOCK_50   ; 2.833 ; 2.833 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_HS      ; CLOCK_50   ; 2.775 ; 2.775 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]    ; CLOCK_50   ; 2.942 ; 2.942 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0]   ; CLOCK_50   ; 3.074 ; 3.074 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1]   ; CLOCK_50   ; 3.062 ; 3.062 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2]   ; CLOCK_50   ; 3.062 ; 3.062 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3]   ; CLOCK_50   ; 3.101 ; 3.101 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[4]   ; CLOCK_50   ; 3.101 ; 3.101 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[5]   ; CLOCK_50   ; 2.962 ; 2.962 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[6]   ; CLOCK_50   ; 2.942 ; 2.942 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[7]   ; CLOCK_50   ; 2.952 ; 2.952 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[8]   ; CLOCK_50   ; 3.035 ; 3.035 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[9]   ; CLOCK_50   ; 3.035 ; 3.035 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_VS      ; CLOCK_50   ; 2.703 ; 2.703 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK     ; CLOCK_50   ;       ; 1.473 ; Fall       ; VGA|mypll|altpll_component|pll|clk[0] ;
+-------------+------------+-------+-------+------------+---------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                ;
+----------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                  ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                       ; 5.747  ; 0.215 ; N/A      ; N/A     ; 7.620               ;
;  CLOCK_50                              ; 5.747  ; 0.215 ; N/A      ; N/A     ; 7.620               ;
;  VGA|mypll|altpll_component|pll|clk[0] ; 32.919 ; 0.215 ; N/A      ; N/A     ; 17.873              ;
; Design-wide TNS                        ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50                              ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  VGA|mypll|altpll_component|pll|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+----------------------------------------+--------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; 17.748 ; 17.748 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; 17.748 ; 17.748 ; Rise       ; CLOCK_50        ;
; SW[*]     ; CLOCK_50   ; 16.667 ; 16.667 ; Rise       ; CLOCK_50        ;
;  SW[0]    ; CLOCK_50   ; 11.726 ; 11.726 ; Rise       ; CLOCK_50        ;
;  SW[17]   ; CLOCK_50   ; 16.667 ; 16.667 ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; -2.113 ; -2.113 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; -2.113 ; -2.113 ; Rise       ; CLOCK_50        ;
; SW[*]     ; CLOCK_50   ; 0.296  ; 0.296  ; Rise       ; CLOCK_50        ;
;  SW[0]    ; CLOCK_50   ; 0.296  ; 0.296  ; Rise       ; CLOCK_50        ;
;  SW[17]   ; CLOCK_50   ; -2.747 ; -2.747 ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                           ;
+-------------+------------+--------+--------+------------+---------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                       ;
+-------------+------------+--------+--------+------------+---------------------------------------+
; HEX0[*]     ; CLOCK_50   ; 13.924 ; 13.924 ; Rise       ; CLOCK_50                              ;
;  HEX0[0]    ; CLOCK_50   ; 13.903 ; 13.903 ; Rise       ; CLOCK_50                              ;
;  HEX0[1]    ; CLOCK_50   ; 13.924 ; 13.924 ; Rise       ; CLOCK_50                              ;
;  HEX0[2]    ; CLOCK_50   ; 13.901 ; 13.901 ; Rise       ; CLOCK_50                              ;
;  HEX0[3]    ; CLOCK_50   ; 13.716 ; 13.716 ; Rise       ; CLOCK_50                              ;
;  HEX0[4]    ; CLOCK_50   ; 13.636 ; 13.636 ; Rise       ; CLOCK_50                              ;
;  HEX0[5]    ; CLOCK_50   ; 13.826 ; 13.826 ; Rise       ; CLOCK_50                              ;
;  HEX0[6]    ; CLOCK_50   ; 13.655 ; 13.655 ; Rise       ; CLOCK_50                              ;
; HEX1[*]     ; CLOCK_50   ; 15.496 ; 15.496 ; Rise       ; CLOCK_50                              ;
;  HEX1[0]    ; CLOCK_50   ; 15.494 ; 15.494 ; Rise       ; CLOCK_50                              ;
;  HEX1[1]    ; CLOCK_50   ; 15.496 ; 15.496 ; Rise       ; CLOCK_50                              ;
;  HEX1[2]    ; CLOCK_50   ; 15.323 ; 15.323 ; Rise       ; CLOCK_50                              ;
;  HEX1[3]    ; CLOCK_50   ; 15.295 ; 15.295 ; Rise       ; CLOCK_50                              ;
;  HEX1[4]    ; CLOCK_50   ; 15.316 ; 15.316 ; Rise       ; CLOCK_50                              ;
;  HEX1[5]    ; CLOCK_50   ; 15.292 ; 15.292 ; Rise       ; CLOCK_50                              ;
;  HEX1[6]    ; CLOCK_50   ; 15.274 ; 15.274 ; Rise       ; CLOCK_50                              ;
; HEX2[*]     ; CLOCK_50   ; 15.513 ; 15.513 ; Rise       ; CLOCK_50                              ;
;  HEX2[0]    ; CLOCK_50   ; 15.513 ; 15.513 ; Rise       ; CLOCK_50                              ;
;  HEX2[1]    ; CLOCK_50   ; 15.225 ; 15.225 ; Rise       ; CLOCK_50                              ;
;  HEX2[2]    ; CLOCK_50   ; 14.980 ; 14.980 ; Rise       ; CLOCK_50                              ;
;  HEX2[3]    ; CLOCK_50   ; 15.337 ; 15.337 ; Rise       ; CLOCK_50                              ;
;  HEX2[4]    ; CLOCK_50   ; 15.007 ; 15.007 ; Rise       ; CLOCK_50                              ;
;  HEX2[5]    ; CLOCK_50   ; 15.191 ; 15.191 ; Rise       ; CLOCK_50                              ;
;  HEX2[6]    ; CLOCK_50   ; 15.207 ; 15.207 ; Rise       ; CLOCK_50                              ;
; HEX3[*]     ; CLOCK_50   ; 9.733  ; 9.733  ; Rise       ; CLOCK_50                              ;
;  HEX3[0]    ; CLOCK_50   ; 9.426  ; 9.426  ; Rise       ; CLOCK_50                              ;
;  HEX3[3]    ; CLOCK_50   ; 9.733  ; 9.733  ; Rise       ; CLOCK_50                              ;
;  HEX3[4]    ; CLOCK_50   ; 9.733  ; 9.733  ; Rise       ; CLOCK_50                              ;
;  HEX3[5]    ; CLOCK_50   ; 9.717  ; 9.717  ; Rise       ; CLOCK_50                              ;
; HEX4[*]     ; CLOCK_50   ; 14.488 ; 14.488 ; Rise       ; CLOCK_50                              ;
;  HEX4[0]    ; CLOCK_50   ; 14.313 ; 14.313 ; Rise       ; CLOCK_50                              ;
;  HEX4[1]    ; CLOCK_50   ; 14.369 ; 14.369 ; Rise       ; CLOCK_50                              ;
;  HEX4[2]    ; CLOCK_50   ; 14.346 ; 14.346 ; Rise       ; CLOCK_50                              ;
;  HEX4[3]    ; CLOCK_50   ; 14.488 ; 14.488 ; Rise       ; CLOCK_50                              ;
;  HEX4[4]    ; CLOCK_50   ; 14.345 ; 14.345 ; Rise       ; CLOCK_50                              ;
;  HEX4[5]    ; CLOCK_50   ; 14.333 ; 14.333 ; Rise       ; CLOCK_50                              ;
;  HEX4[6]    ; CLOCK_50   ; 14.339 ; 14.339 ; Rise       ; CLOCK_50                              ;
; HEX5[*]     ; CLOCK_50   ; 14.581 ; 14.581 ; Rise       ; CLOCK_50                              ;
;  HEX5[0]    ; CLOCK_50   ; 14.581 ; 14.581 ; Rise       ; CLOCK_50                              ;
;  HEX5[1]    ; CLOCK_50   ; 14.438 ; 14.438 ; Rise       ; CLOCK_50                              ;
;  HEX5[2]    ; CLOCK_50   ; 14.551 ; 14.551 ; Rise       ; CLOCK_50                              ;
;  HEX5[3]    ; CLOCK_50   ; 14.295 ; 14.295 ; Rise       ; CLOCK_50                              ;
;  HEX5[4]    ; CLOCK_50   ; 14.285 ; 14.285 ; Rise       ; CLOCK_50                              ;
;  HEX5[5]    ; CLOCK_50   ; 14.278 ; 14.278 ; Rise       ; CLOCK_50                              ;
;  HEX5[6]    ; CLOCK_50   ; 14.514 ; 14.514 ; Rise       ; CLOCK_50                              ;
; HEX6[*]     ; CLOCK_50   ; 15.601 ; 15.601 ; Rise       ; CLOCK_50                              ;
;  HEX6[0]    ; CLOCK_50   ; 15.572 ; 15.572 ; Rise       ; CLOCK_50                              ;
;  HEX6[1]    ; CLOCK_50   ; 15.584 ; 15.584 ; Rise       ; CLOCK_50                              ;
;  HEX6[2]    ; CLOCK_50   ; 15.601 ; 15.601 ; Rise       ; CLOCK_50                              ;
;  HEX6[3]    ; CLOCK_50   ; 14.996 ; 14.996 ; Rise       ; CLOCK_50                              ;
;  HEX6[4]    ; CLOCK_50   ; 14.991 ; 14.991 ; Rise       ; CLOCK_50                              ;
;  HEX6[5]    ; CLOCK_50   ; 14.996 ; 14.996 ; Rise       ; CLOCK_50                              ;
;  HEX6[6]    ; CLOCK_50   ; 14.991 ; 14.991 ; Rise       ; CLOCK_50                              ;
; HEX7[*]     ; CLOCK_50   ; 9.409  ; 9.409  ; Rise       ; CLOCK_50                              ;
;  HEX7[0]    ; CLOCK_50   ; 9.409  ; 9.409  ; Rise       ; CLOCK_50                              ;
;  HEX7[3]    ; CLOCK_50   ; 9.379  ; 9.379  ; Rise       ; CLOCK_50                              ;
;  HEX7[4]    ; CLOCK_50   ; 9.379  ; 9.379  ; Rise       ; CLOCK_50                              ;
;  HEX7[5]    ; CLOCK_50   ; 9.129  ; 9.129  ; Rise       ; CLOCK_50                              ;
; VGA_B[*]    ; CLOCK_50   ; 9.378  ; 9.378  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0]   ; CLOCK_50   ; 8.870  ; 8.870  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1]   ; CLOCK_50   ; 8.870  ; 8.870  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2]   ; CLOCK_50   ; 9.158  ; 9.158  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3]   ; CLOCK_50   ; 9.148  ; 9.148  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[4]   ; CLOCK_50   ; 9.236  ; 9.236  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[5]   ; CLOCK_50   ; 9.226  ; 9.226  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[6]   ; CLOCK_50   ; 9.206  ; 9.206  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[7]   ; CLOCK_50   ; 9.206  ; 9.206  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[8]   ; CLOCK_50   ; 9.378  ; 9.378  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[9]   ; CLOCK_50   ; 9.378  ; 9.378  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_BLANK_N ; CLOCK_50   ; 5.713  ; 5.713  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK     ; CLOCK_50   ; 2.937  ;        ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]    ; CLOCK_50   ; 8.591  ; 8.591  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0]   ; CLOCK_50   ; 8.591  ; 8.591  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1]   ; CLOCK_50   ; 8.591  ; 8.591  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2]   ; CLOCK_50   ; 8.581  ; 8.581  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3]   ; CLOCK_50   ; 8.581  ; 8.581  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[4]   ; CLOCK_50   ; 8.577  ; 8.577  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[5]   ; CLOCK_50   ; 8.577  ; 8.577  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[6]   ; CLOCK_50   ; 8.537  ; 8.537  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[7]   ; CLOCK_50   ; 8.557  ; 8.557  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[8]   ; CLOCK_50   ; 8.342  ; 8.342  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[9]   ; CLOCK_50   ; 8.342  ; 8.342  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_HS      ; CLOCK_50   ; 5.476  ; 5.476  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]    ; CLOCK_50   ; 8.579  ; 8.579  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0]   ; CLOCK_50   ; 8.533  ; 8.533  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1]   ; CLOCK_50   ; 8.526  ; 8.526  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2]   ; CLOCK_50   ; 8.526  ; 8.526  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3]   ; CLOCK_50   ; 8.579  ; 8.579  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[4]   ; CLOCK_50   ; 8.579  ; 8.579  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[5]   ; CLOCK_50   ; 8.285  ; 8.285  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[6]   ; CLOCK_50   ; 8.265  ; 8.265  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[7]   ; CLOCK_50   ; 8.275  ; 8.275  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[8]   ; CLOCK_50   ; 8.491  ; 8.491  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[9]   ; CLOCK_50   ; 8.491  ; 8.491  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_VS      ; CLOCK_50   ; 5.371  ; 5.371  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK     ; CLOCK_50   ;        ; 2.937  ; Fall       ; VGA|mypll|altpll_component|pll|clk[0] ;
+-------------+------------+--------+--------+------------+---------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                 ;
+-------------+------------+-------+-------+------------+---------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                       ;
+-------------+------------+-------+-------+------------+---------------------------------------+
; HEX0[*]     ; CLOCK_50   ; 4.797 ; 4.797 ; Rise       ; CLOCK_50                              ;
;  HEX0[0]    ; CLOCK_50   ; 4.937 ; 4.937 ; Rise       ; CLOCK_50                              ;
;  HEX0[1]    ; CLOCK_50   ; 4.916 ; 4.916 ; Rise       ; CLOCK_50                              ;
;  HEX0[2]    ; CLOCK_50   ; 4.903 ; 4.903 ; Rise       ; CLOCK_50                              ;
;  HEX0[3]    ; CLOCK_50   ; 4.843 ; 4.843 ; Rise       ; CLOCK_50                              ;
;  HEX0[4]    ; CLOCK_50   ; 4.813 ; 4.813 ; Rise       ; CLOCK_50                              ;
;  HEX0[5]    ; CLOCK_50   ; 4.885 ; 4.885 ; Rise       ; CLOCK_50                              ;
;  HEX0[6]    ; CLOCK_50   ; 4.797 ; 4.797 ; Rise       ; CLOCK_50                              ;
; HEX1[*]     ; CLOCK_50   ; 5.605 ; 5.605 ; Rise       ; CLOCK_50                              ;
;  HEX1[0]    ; CLOCK_50   ; 5.760 ; 5.760 ; Rise       ; CLOCK_50                              ;
;  HEX1[1]    ; CLOCK_50   ; 5.760 ; 5.760 ; Rise       ; CLOCK_50                              ;
;  HEX1[2]    ; CLOCK_50   ; 5.627 ; 5.627 ; Rise       ; CLOCK_50                              ;
;  HEX1[3]    ; CLOCK_50   ; 5.610 ; 5.610 ; Rise       ; CLOCK_50                              ;
;  HEX1[4]    ; CLOCK_50   ; 5.623 ; 5.623 ; Rise       ; CLOCK_50                              ;
;  HEX1[5]    ; CLOCK_50   ; 5.605 ; 5.605 ; Rise       ; CLOCK_50                              ;
;  HEX1[6]    ; CLOCK_50   ; 5.623 ; 5.623 ; Rise       ; CLOCK_50                              ;
; HEX2[*]     ; CLOCK_50   ; 5.291 ; 5.291 ; Rise       ; CLOCK_50                              ;
;  HEX2[0]    ; CLOCK_50   ; 5.447 ; 5.447 ; Rise       ; CLOCK_50                              ;
;  HEX2[1]    ; CLOCK_50   ; 5.400 ; 5.400 ; Rise       ; CLOCK_50                              ;
;  HEX2[2]    ; CLOCK_50   ; 5.313 ; 5.313 ; Rise       ; CLOCK_50                              ;
;  HEX2[3]    ; CLOCK_50   ; 5.468 ; 5.468 ; Rise       ; CLOCK_50                              ;
;  HEX2[4]    ; CLOCK_50   ; 5.301 ; 5.301 ; Rise       ; CLOCK_50                              ;
;  HEX2[5]    ; CLOCK_50   ; 5.291 ; 5.291 ; Rise       ; CLOCK_50                              ;
;  HEX2[6]    ; CLOCK_50   ; 5.299 ; 5.299 ; Rise       ; CLOCK_50                              ;
; HEX3[*]     ; CLOCK_50   ; 4.642 ; 4.642 ; Rise       ; CLOCK_50                              ;
;  HEX3[0]    ; CLOCK_50   ; 4.642 ; 4.642 ; Rise       ; CLOCK_50                              ;
;  HEX3[3]    ; CLOCK_50   ; 4.790 ; 4.790 ; Rise       ; CLOCK_50                              ;
;  HEX3[4]    ; CLOCK_50   ; 4.790 ; 4.790 ; Rise       ; CLOCK_50                              ;
;  HEX3[5]    ; CLOCK_50   ; 4.772 ; 4.772 ; Rise       ; CLOCK_50                              ;
; HEX4[*]     ; CLOCK_50   ; 4.845 ; 4.845 ; Rise       ; CLOCK_50                              ;
;  HEX4[0]    ; CLOCK_50   ; 4.858 ; 4.858 ; Rise       ; CLOCK_50                              ;
;  HEX4[1]    ; CLOCK_50   ; 4.875 ; 4.875 ; Rise       ; CLOCK_50                              ;
;  HEX4[2]    ; CLOCK_50   ; 4.860 ; 4.860 ; Rise       ; CLOCK_50                              ;
;  HEX4[3]    ; CLOCK_50   ; 4.925 ; 4.925 ; Rise       ; CLOCK_50                              ;
;  HEX4[4]    ; CLOCK_50   ; 4.868 ; 4.868 ; Rise       ; CLOCK_50                              ;
;  HEX4[5]    ; CLOCK_50   ; 4.862 ; 4.862 ; Rise       ; CLOCK_50                              ;
;  HEX4[6]    ; CLOCK_50   ; 4.845 ; 4.845 ; Rise       ; CLOCK_50                              ;
; HEX5[*]     ; CLOCK_50   ; 5.150 ; 5.150 ; Rise       ; CLOCK_50                              ;
;  HEX5[0]    ; CLOCK_50   ; 5.288 ; 5.288 ; Rise       ; CLOCK_50                              ;
;  HEX5[1]    ; CLOCK_50   ; 5.208 ; 5.208 ; Rise       ; CLOCK_50                              ;
;  HEX5[2]    ; CLOCK_50   ; 5.258 ; 5.258 ; Rise       ; CLOCK_50                              ;
;  HEX5[3]    ; CLOCK_50   ; 5.165 ; 5.165 ; Rise       ; CLOCK_50                              ;
;  HEX5[4]    ; CLOCK_50   ; 5.150 ; 5.150 ; Rise       ; CLOCK_50                              ;
;  HEX5[5]    ; CLOCK_50   ; 5.150 ; 5.150 ; Rise       ; CLOCK_50                              ;
;  HEX5[6]    ; CLOCK_50   ; 5.278 ; 5.278 ; Rise       ; CLOCK_50                              ;
; HEX6[*]     ; CLOCK_50   ; 4.941 ; 4.941 ; Rise       ; CLOCK_50                              ;
;  HEX6[0]    ; CLOCK_50   ; 5.251 ; 5.251 ; Rise       ; CLOCK_50                              ;
;  HEX6[1]    ; CLOCK_50   ; 5.254 ; 5.254 ; Rise       ; CLOCK_50                              ;
;  HEX6[2]    ; CLOCK_50   ; 5.251 ; 5.251 ; Rise       ; CLOCK_50                              ;
;  HEX6[3]    ; CLOCK_50   ; 4.963 ; 4.963 ; Rise       ; CLOCK_50                              ;
;  HEX6[4]    ; CLOCK_50   ; 4.963 ; 4.963 ; Rise       ; CLOCK_50                              ;
;  HEX6[5]    ; CLOCK_50   ; 4.943 ; 4.943 ; Rise       ; CLOCK_50                              ;
;  HEX6[6]    ; CLOCK_50   ; 4.941 ; 4.941 ; Rise       ; CLOCK_50                              ;
; HEX7[*]     ; CLOCK_50   ; 4.451 ; 4.451 ; Rise       ; CLOCK_50                              ;
;  HEX7[0]    ; CLOCK_50   ; 4.578 ; 4.578 ; Rise       ; CLOCK_50                              ;
;  HEX7[3]    ; CLOCK_50   ; 4.548 ; 4.548 ; Rise       ; CLOCK_50                              ;
;  HEX7[4]    ; CLOCK_50   ; 4.548 ; 4.548 ; Rise       ; CLOCK_50                              ;
;  HEX7[5]    ; CLOCK_50   ; 4.451 ; 4.451 ; Rise       ; CLOCK_50                              ;
; VGA_B[*]    ; CLOCK_50   ; 2.649 ; 2.649 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0]   ; CLOCK_50   ; 2.649 ; 2.649 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1]   ; CLOCK_50   ; 2.649 ; 2.649 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2]   ; CLOCK_50   ; 2.781 ; 2.781 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3]   ; CLOCK_50   ; 2.771 ; 2.771 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[4]   ; CLOCK_50   ; 2.852 ; 2.852 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[5]   ; CLOCK_50   ; 2.842 ; 2.842 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[6]   ; CLOCK_50   ; 2.822 ; 2.822 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[7]   ; CLOCK_50   ; 2.822 ; 2.822 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[8]   ; CLOCK_50   ; 2.901 ; 2.901 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[9]   ; CLOCK_50   ; 2.901 ; 2.901 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_BLANK_N ; CLOCK_50   ; 2.882 ; 2.882 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK     ; CLOCK_50   ; 1.473 ;       ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]    ; CLOCK_50   ; 2.833 ; 2.833 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0]   ; CLOCK_50   ; 2.960 ; 2.960 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1]   ; CLOCK_50   ; 2.960 ; 2.960 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2]   ; CLOCK_50   ; 2.950 ; 2.950 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3]   ; CLOCK_50   ; 2.950 ; 2.950 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[4]   ; CLOCK_50   ; 2.952 ; 2.952 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[5]   ; CLOCK_50   ; 2.952 ; 2.952 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[6]   ; CLOCK_50   ; 2.912 ; 2.912 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[7]   ; CLOCK_50   ; 2.932 ; 2.932 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[8]   ; CLOCK_50   ; 2.833 ; 2.833 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[9]   ; CLOCK_50   ; 2.833 ; 2.833 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_HS      ; CLOCK_50   ; 2.775 ; 2.775 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]    ; CLOCK_50   ; 2.942 ; 2.942 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0]   ; CLOCK_50   ; 3.074 ; 3.074 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1]   ; CLOCK_50   ; 3.062 ; 3.062 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2]   ; CLOCK_50   ; 3.062 ; 3.062 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3]   ; CLOCK_50   ; 3.101 ; 3.101 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[4]   ; CLOCK_50   ; 3.101 ; 3.101 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[5]   ; CLOCK_50   ; 2.962 ; 2.962 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[6]   ; CLOCK_50   ; 2.942 ; 2.942 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[7]   ; CLOCK_50   ; 2.952 ; 2.952 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[8]   ; CLOCK_50   ; 3.035 ; 3.035 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[9]   ; CLOCK_50   ; 3.035 ; 3.035 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_VS      ; CLOCK_50   ; 2.703 ; 2.703 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK     ; CLOCK_50   ;       ; 1.473 ; Fall       ; VGA|mypll|altpll_component|pll|clk[0] ;
+-------------+------------+-------+-------+------------+---------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                           ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
; From Clock                            ; To Clock                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
; CLOCK_50                              ; CLOCK_50                              ; 410856   ; 0        ; 0        ; 0        ;
; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 33648    ; 0        ; 0        ; 0        ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                            ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
; From Clock                            ; To Clock                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
; CLOCK_50                              ; CLOCK_50                              ; 410856   ; 0        ; 0        ; 0        ;
; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 33648    ; 0        ; 0        ; 0        ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 553   ; 553  ;
; Unconstrained Output Ports      ; 84    ; 84   ;
; Unconstrained Output Port Paths ; 678   ; 678  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed Apr  3 19:43:37 2019
Info: Command: quartus_sta Rain -c Rain
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Rain.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK_50 CLOCK_50
    Info (332110): create_generated_clock -source {VGA|mypll|altpll_component|pll|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {VGA|mypll|altpll_component|pll|clk[0]} {VGA|mypll|altpll_component|pll|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Info (332146): Worst-case setup slack is 5.747
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     5.747         0.000 CLOCK_50 
    Info (332119):    32.919         0.000 VGA|mypll|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is 0.391
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.391         0.000 CLOCK_50 
    Info (332119):     0.391         0.000 VGA|mypll|altpll_component|pll|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 7.620
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.620         0.000 CLOCK_50 
    Info (332119):    17.873         0.000 VGA|mypll|altpll_component|pll|clk[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332146): Worst-case setup slack is 13.590
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    13.590         0.000 CLOCK_50 
    Info (332119):    36.787         0.000 VGA|mypll|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 CLOCK_50 
    Info (332119):     0.215         0.000 VGA|mypll|altpll_component|pll|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 7.620
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.620         0.000 CLOCK_50 
    Info (332119):    17.873         0.000 VGA|mypll|altpll_component|pll|clk[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 553 megabytes
    Info: Processing ended: Wed Apr  3 19:43:38 2019
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


