From: Shawn Guo <shawn.guo@freescale.com>
Subject: Re: [PATCH v4] apf27dev: add max1027 in the dts
Date: Tue, 2 Sep 2014 21:53:05 +0800
Message-ID: <20140902135303.GK3135@dragon>
References: <1409597072-29196-1-git-send-email-tremyfr@gmail.com>
Mime-Version: 1.0
Content-Type: text/plain; charset="us-ascii"
Return-path: <linux-kernel-owner@vger.kernel.org>
Content-Disposition: inline
In-Reply-To: <1409597072-29196-1-git-send-email-tremyfr@gmail.com>
Sender: linux-kernel-owner@vger.kernel.org
To: Philippe Reynes <tremyfr@gmail.com>
Cc: linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org, kernel@pengutronix.de, shc_work@mail.ru
List-Id: devicetree@vger.kernel.org

On Mon, Sep 01, 2014 at 08:44:32PM +0200, Philippe Reynes wrote:
> 
> Signed-off-by: Philippe Reynes <tremyfr@gmail.com>

Added "ARM: dts: " as the patch subject prefix, and applied the patch.

Shawn

> ---
>  arch/arm/boot/dts/imx27-apf27dev.dts |   17 +++++++++++++++++
>  1 files changed, 17 insertions(+), 0 deletions(-)
> 
> Changelog:
> v4: (thanks Shawn Guo for the feedback)
> - put max1027 pinctl in the right place
> - use 0x0 instead of 0
> 
> v3: (thanks Alexander Shiyan for the feedback)
> - add datasheet pin name as comment
> 
> v2: (thanks Alexander Shiyan for the feedback)
> - spi mode 0 is the default so no need to explicitly define it
> 
> diff --git a/arch/arm/boot/dts/imx27-apf27dev.dts b/arch/arm/boot/dts/imx27-apf27dev.dts
> index b982309..bba3f41 100644
> --- a/arch/arm/boot/dts/imx27-apf27dev.dts
> +++ b/arch/arm/boot/dts/imx27-apf27dev.dts
> @@ -82,6 +82,16 @@
>  	pinctrl-names = "default";
>  	pinctrl-0 = <&pinctrl_cspi1 &pinctrl_cspi1_cs>;
>  	status = "okay";
> +
> +	adc@0 {
> +		compatible = "maxim,max1027";
> +		reg = <0>;
> +		interrupt-parent = <&gpio5>;
> +		interrupts = <15 IRQ_TYPE_EDGE_FALLING>;
> +		pinctrl-names = "default";
> +		pinctrl-0 = <&pinctrl_max1027>;
> +		spi-max-frequency = <10000000>;
> +	};
>  };
>  
>  &cspi2 {
> @@ -210,6 +220,13 @@
>  			>;
>  		};
>  
> +		pinctrl_max1027: max1027 {
> +			 fsl,pins = <
> +				 MX27_PAD_UART1_CTS__GPIO5_14 0x0 /* CNVST */
> +				 MX27_PAD_UART1_RTS__GPIO5_15 0x0 /* EOC */
> +			>;
> +		};
> +
>  		pinctrl_pwm: pwmgrp {
>  			fsl,pins = <
>  				MX27_PAD_PWMO__PWMO 0x0
> -- 
> 1.7.4.4
> 
