xi0<15> nand<15> xnor<15> nor<15> a<15> s<1> s<0> logic_out<15> INVMUX4_X1
xi0<14> nand<14> xnor<14> nor<14> a<14> s<1> s<0> logic_out<14> INVMUX4_X1
xi0<13> nand<13> xnor<13> nor<13> a<13> s<1> s<0> logic_out<13> INVMUX4_X1
xi0<12> nand<12> xnor<12> nor<12> a<12> s<1> s<0> logic_out<12> INVMUX4_X1
xi0<11> nand<11> xnor<11> nor<11> a<11> s<1> s<0> logic_out<11> INVMUX4_X1
xi0<10> nand<10> xnor<10> nor<10> a<10> s<1> s<0> logic_out<10> INVMUX4_X1
xi0<9> nand<9> xnor<9> nor<9> a<9> s<1> s<0> logic_out<9> INVMUX4_X1
xi0<8> nand<8> xnor<8> nor<8> a<8> s<1> s<0> logic_out<8> INVMUX4_X1
xi0<7> nand<7> xnor<7> nor<7> a<7> s<1> s<0> logic_out<7> INVMUX4_X1
xi0<6> nand<6> xnor<6> nor<6> a<6> s<1> s<0> logic_out<6> INVMUX4_X1
xi0<5> nand<5> xnor<5> nor<5> a<5> s<1> s<0> logic_out<5> INVMUX4_X1
xi0<4> nand<4> xnor<4> nor<4> a<4> s<1> s<0> logic_out<4> INVMUX4_X1
xi0<3> nand<3> xnor<3> nor<3> a<3> s<1> s<0> logic_out<3> INVMUX4_X1
xi0<2> nand<2> xnor<2> nor<2> a<2> s<1> s<0> logic_out<2> INVMUX4_X1
xi0<1> nand<1> xnor<1> nor<1> a<1> s<1> s<0> logic_out<1> INVMUX4_X1
xi0<0> nand<0> xnor<0> nor<0> a<0> s<1> s<0> logic_out<0> INVMUX4_X1
xi1<15> a<15> b<15> nand<15> NAND2_X1
xi1<14> a<14> b<14> nand<14> NAND2_X1
xi1<13> a<13> b<13> nand<13> NAND2_X1
xi1<12> a<12> b<12> nand<12> NAND2_X1
xi1<11> a<11> b<11> nand<11> NAND2_X1
xi1<10> a<10> b<10> nand<10> NAND2_X1
xi1<9> a<9> b<9> nand<9> NAND2_X1
xi1<8> a<8> b<8> nand<8> NAND2_X1
xi1<7> a<7> b<7> nand<7> NAND2_X1
xi1<6> a<6> b<6> nand<6> NAND2_X1
xi1<5> a<5> b<5> nand<5> NAND2_X1
xi1<4> a<4> b<4> nand<4> NAND2_X1
xi1<3> a<3> b<3> nand<3> NAND2_X1
xi1<2> a<2> b<2> nand<2> NAND2_X1
xi1<1> a<1> b<1> nand<1> NAND2_X1
xi1<0> a<0> b<0> nand<0> NAND2_X1
xi2<15> a<15> b<15> xnor<15> XNOR2_X1
xi2<14> a<14> b<14> xnor<14> XNOR2_X1
xi2<13> a<13> b<13> xnor<13> XNOR2_X1
xi2<12> a<12> b<12> xnor<12> XNOR2_X1
xi2<11> a<11> b<11> xnor<11> XNOR2_X1
xi2<10> a<10> b<10> xnor<10> XNOR2_X1
xi2<9> a<9> b<9> xnor<9> XNOR2_X1
xi2<8> a<8> b<8> xnor<8> XNOR2_X1
xi2<7> a<7> b<7> xnor<7> XNOR2_X1
xi2<6> a<6> b<6> xnor<6> XNOR2_X1
xi2<5> a<5> b<5> xnor<5> XNOR2_X1
xi2<4> a<4> b<4> xnor<4> XNOR2_X1
xi2<3> a<3> b<3> xnor<3> XNOR2_X1
xi2<2> a<2> b<2> xnor<2> XNOR2_X1
xi2<1> a<1> b<1> xnor<1> XNOR2_X1
xi2<0> a<0> b<0> xnor<0> XNOR2_X1
xi3<15> a<15> b<15> nor<15> NOR2_X1
xi3<14> a<14> b<14> nor<14> NOR2_X1
xi3<13> a<13> b<13> nor<13> NOR2_X1
xi3<12> a<12> b<12> nor<12> NOR2_X1
xi3<11> a<11> b<11> nor<11> NOR2_X1
xi3<10> a<10> b<10> nor<10> NOR2_X1
xi3<9> a<9> b<9> nor<9> NOR2_X1
xi3<8> a<8> b<8> nor<8> NOR2_X1
xi3<7> a<7> b<7> nor<7> NOR2_X1
xi3<6> a<6> b<6> nor<6> NOR2_X1
xi3<5> a<5> b<5> nor<5> NOR2_X1
xi3<4> a<4> b<4> nor<4> NOR2_X1
xi3<3> a<3> b<3> nor<3> NOR2_X1
xi3<2> a<2> b<2> nor<2> NOR2_X1
xi3<1> a<1> b<1> nor<1> NOR2_X1
xi3<0> a<0> b<0> nor<0> NOR2_X1
.ends LOGIC_UNIT
** End of subcircuit definition.
