

================================================================
== Vitis HLS Report for 'convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19'
================================================================
* Date:           Mon Jun 23 18:38:51 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        convex_hull.prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max   | min |  max  |   Type  |
    +---------+---------+-----------+----------+-----+-------+---------+
    |        4|    16387|  40.000 ns|  0.164 ms|    4|  16387|       no|
    +---------+---------+-----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |                                       |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip   |          |
        |               Loop Name               |   min   |   max   |  Latency |  achieved |   target  |   Count   | Pipelined|
        +---------------------------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |- VITIS_LOOP_154_18_VITIS_LOOP_156_19  |        2|    16385|         3|          1|          1|  1 ~ 16384|       yes|
        +---------------------------------------+---------+---------+----------+-----------+-----------+-----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.25>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%indvar_flatten37 = alloca i32 1"   --->   Operation 6 'alloca' 'indvar_flatten37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %out_img_data, void @empty_8, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem1, void @empty_10, i32 0, i32 0, void @empty_16, i32 0, i32 16384, void @empty_19, void @empty_18, void @empty_16, i32 16, i32 16, i32 16, i32 16, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%out_data_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %out_data"   --->   Operation 9 'read' 'out_data_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%bound_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %bound"   --->   Operation 10 'read' 'bound_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 0, i16 %indvar_flatten37"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc258"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten37_load = load i16 %indvar_flatten37" [./accel.cpp:154]   --->   Operation 13 'load' 'indvar_flatten37_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %gmem1"   --->   Operation 14 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (2.07ns)   --->   "%icmp_ln154 = icmp_eq  i16 %indvar_flatten37_load, i16 %bound_read" [./accel.cpp:154]   --->   Operation 15 'icmp' 'icmp_ln154' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (2.07ns)   --->   "%add_ln154 = add i16 %indvar_flatten37_load, i16 1" [./accel.cpp:154]   --->   Operation 16 'add' 'add_ln154' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln154 = br i1 %icmp_ln154, void %for.inc262.loopexit, void %for.end265.loopexit.exitStub" [./accel.cpp:154]   --->   Operation 17 'br' 'br_ln154' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i8 %gmem1, i64 %out_data_read" [./accel.cpp:154]   --->   Operation 18 'getelementptr' 'gmem1_addr' <Predicate = (!icmp_ln154)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln154 = store i16 %add_ln154, i16 %indvar_flatten37" [./accel.cpp:154]   --->   Operation 19 'store' 'store_ln154' <Predicate = (!icmp_ln154)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.63>
ST_2 : Operation 20 [1/1] (3.63ns)   --->   "%out_img_data_read = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %out_img_data" [D:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->./accel.cpp:159]   --->   Operation 20 'read' 'out_img_data_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 26 'ret' 'ret_ln0' <Predicate = (icmp_ln154)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_154_18_VITIS_LOOP_156_19_str"   --->   Operation 21 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 16384, i64 4096"   --->   Operation 22 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%specpipeline_ln158 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_16" [./accel.cpp:158]   --->   Operation 23 'specpipeline' 'specpipeline_ln158' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (7.30ns)   --->   "%write_ln159 = write void @_ssdm_op_Write.m_axi.p1i8, i8 %gmem1_addr, i8 %out_img_data_read, i1 1" [./accel.cpp:159]   --->   Operation 24 'write' 'write_ln159' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln156 = br void %for.inc258" [./accel.cpp:156]   --->   Operation 25 'br' 'br_ln156' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 5.253ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten37' [10]  (1.588 ns)
	'load' operation 16 bit ('indvar_flatten37_load', ./accel.cpp:154) on local variable 'indvar_flatten37' [13]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln154', ./accel.cpp:154) [15]  (2.077 ns)
	'store' operation 0 bit ('store_ln154', ./accel.cpp:154) of variable 'add_ln154', ./accel.cpp:154 on local variable 'indvar_flatten37' [25]  (1.588 ns)

 <State 2>: 3.634ns
The critical path consists of the following:
	fifo read operation ('out_img_data_read', D:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->./accel.cpp:159) on port 'out_img_data' (D:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->./accel.cpp:159) [23]  (3.634 ns)

 <State 3>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln159', ./accel.cpp:159) on port 'gmem1' (./accel.cpp:159) [24]  (7.300 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
