[
    {
        "mnemonic": "packusdw",
        "mnemonicPrecise": "packusdwx",
        "opcode": 43,
        "opcodeHex": "2B",
        "operands": [
            "RegisterXmm",
            [
                "RegisterXmm",
                "Memory"
            ]
        ],
        "operandSize": 128,
        "operandEncoding": "rm",
        "extraPrefixes": [
            102,
            15,
            56
        ],
        "modes": [
            "REAL",
            "PROT",
            "COMP",
            "LEG",
            "X32",
            "X64"
        ],
        "extensions": [
            "SSE4_1"
        ]
    }
]