Timing Analyzer report for lab11step2
Thu Apr 18 14:28:00 2024
Quartus Prime Version 22.1std.1 Build 917 02/14/2023 SC Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CLK'
 13. Slow 1200mV 85C Model Setup: 'clock_generator:inst4|clock_divider_1024:inst|inst10'
 14. Slow 1200mV 85C Model Setup: 'clock_generator:inst4|clock_divider_1024:inst8|inst10'
 15. Slow 1200mV 85C Model Setup: 'clock_generator:inst4|inst5'
 16. Slow 1200mV 85C Model Hold: 'clock_generator:inst4|clock_divider_1024:inst8|inst10'
 17. Slow 1200mV 85C Model Hold: 'CLK'
 18. Slow 1200mV 85C Model Hold: 'clock_generator:inst4|clock_divider_1024:inst|inst10'
 19. Slow 1200mV 85C Model Hold: 'clock_generator:inst4|inst5'
 20. Slow 1200mV 85C Model Metastability Summary
 21. Slow 1200mV 0C Model Fmax Summary
 22. Slow 1200mV 0C Model Setup Summary
 23. Slow 1200mV 0C Model Hold Summary
 24. Slow 1200mV 0C Model Recovery Summary
 25. Slow 1200mV 0C Model Removal Summary
 26. Slow 1200mV 0C Model Minimum Pulse Width Summary
 27. Slow 1200mV 0C Model Setup: 'CLK'
 28. Slow 1200mV 0C Model Setup: 'clock_generator:inst4|clock_divider_1024:inst|inst10'
 29. Slow 1200mV 0C Model Setup: 'clock_generator:inst4|clock_divider_1024:inst8|inst10'
 30. Slow 1200mV 0C Model Setup: 'clock_generator:inst4|inst5'
 31. Slow 1200mV 0C Model Hold: 'clock_generator:inst4|clock_divider_1024:inst8|inst10'
 32. Slow 1200mV 0C Model Hold: 'CLK'
 33. Slow 1200mV 0C Model Hold: 'clock_generator:inst4|clock_divider_1024:inst|inst10'
 34. Slow 1200mV 0C Model Hold: 'clock_generator:inst4|inst5'
 35. Slow 1200mV 0C Model Metastability Summary
 36. Fast 1200mV 0C Model Setup Summary
 37. Fast 1200mV 0C Model Hold Summary
 38. Fast 1200mV 0C Model Recovery Summary
 39. Fast 1200mV 0C Model Removal Summary
 40. Fast 1200mV 0C Model Minimum Pulse Width Summary
 41. Fast 1200mV 0C Model Setup: 'CLK'
 42. Fast 1200mV 0C Model Setup: 'clock_generator:inst4|clock_divider_1024:inst|inst10'
 43. Fast 1200mV 0C Model Setup: 'clock_generator:inst4|clock_divider_1024:inst8|inst10'
 44. Fast 1200mV 0C Model Setup: 'clock_generator:inst4|inst5'
 45. Fast 1200mV 0C Model Hold: 'clock_generator:inst4|clock_divider_1024:inst8|inst10'
 46. Fast 1200mV 0C Model Hold: 'clock_generator:inst4|clock_divider_1024:inst|inst10'
 47. Fast 1200mV 0C Model Hold: 'clock_generator:inst4|inst5'
 48. Fast 1200mV 0C Model Hold: 'CLK'
 49. Fast 1200mV 0C Model Metastability Summary
 50. Multicorner Timing Analysis Summary
 51. Board Trace Model Assignments
 52. Input Transition Times
 53. Signal Integrity Metrics (Slow 1200mv 0c Model)
 54. Signal Integrity Metrics (Slow 1200mv 85c Model)
 55. Signal Integrity Metrics (Fast 1200mv 0c Model)
 56. Setup Transfers
 57. Hold Transfers
 58. Report TCCS
 59. Report RSKM
 60. Unconstrained Paths Summary
 61. Clock Status Summary
 62. Unconstrained Input Ports
 63. Unconstrained Output Ports
 64. Unconstrained Input Ports
 65. Unconstrained Output Ports
 66. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                            ;
+-----------------------+------------------------------------------------------------+
; Quartus Prime Version ; Version 22.1std.1 Build 917 02/14/2023 SC Standard Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                     ;
; Revision Name         ; lab11step2                                                 ;
; Device Family         ; Cyclone IV E                                               ;
; Device Name           ; EP4CE115F29C7                                              ;
; Timing Models         ; Final                                                      ;
; Delay Model           ; Combined                                                   ;
; Rise/Fall Delays      ; Enabled                                                    ;
+-----------------------+------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;   0.1%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                       ;
+-------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------------------+
; Clock Name                                            ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                   ;
+-------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------------------+
; CLK                                                   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK }                                                   ;
; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock_generator:inst4|clock_divider_1024:inst8|inst10 } ;
; clock_generator:inst4|clock_divider_1024:inst|inst10  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock_generator:inst4|clock_divider_1024:inst|inst10 }  ;
; clock_generator:inst4|inst5                           ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock_generator:inst4|inst5 }                           ;
+-------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                   ;
+------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                            ; Note                                                          ;
+------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------+
; 303.12 MHz ; 250.0 MHz       ; CLK                                                   ; limit due to minimum period restriction (max I/O toggle rate) ;
; 305.34 MHz ; 305.34 MHz      ; clock_generator:inst4|clock_divider_1024:inst|inst10  ;                                                               ;
; 344.23 MHz ; 344.23 MHz      ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ;                                                               ;
; 749.06 MHz ; 437.64 MHz      ; clock_generator:inst4|inst5                           ; limit due to minimum period restriction (tmin)                ;
+------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                            ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; CLK                                                   ; -2.299 ; -6.810        ;
; clock_generator:inst4|clock_divider_1024:inst|inst10  ; -2.275 ; -6.800        ;
; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; -1.905 ; -2.853        ;
; clock_generator:inst4|inst5                           ; -0.335 ; -0.335        ;
+-------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                            ;
+-------------------------------------------------------+-------+---------------+
; Clock                                                 ; Slack ; End Point TNS ;
+-------------------------------------------------------+-------+---------------+
; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; 0.401 ; 0.000         ;
; CLK                                                   ; 0.402 ; 0.000         ;
; clock_generator:inst4|clock_divider_1024:inst|inst10  ; 0.402 ; 0.000         ;
; clock_generator:inst4|inst5                           ; 0.402 ; 0.000         ;
+-------------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                              ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; CLK                                                   ; -3.000 ; -15.850       ;
; clock_generator:inst4|clock_divider_1024:inst|inst10  ; -1.285 ; -12.850       ;
; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; -1.285 ; -6.425        ;
; clock_generator:inst4|inst5                           ; -1.285 ; -3.855        ;
+-------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLK'                                                                                                                                                                                                 ;
+--------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                              ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; -2.299 ; clock_generator:inst4|clock_divider_1024:inst|inst2  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; CLK                                                  ; CLK         ; 1.000        ; -0.081     ; 3.216      ;
; -2.289 ; clock_generator:inst4|clock_divider_1024:inst|inst1  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; CLK                                                  ; CLK         ; 1.000        ; -0.081     ; 3.206      ;
; -2.160 ; clock_generator:inst4|clock_divider_1024:inst|inst4  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; CLK                                                  ; CLK         ; 1.000        ; -0.081     ; 3.077      ;
; -2.050 ; clock_generator:inst4|clock_divider_1024:inst|inst5  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; CLK                                                  ; CLK         ; 1.000        ; -0.081     ; 2.967      ;
; -2.021 ; clock_generator:inst4|clock_divider_1024:inst|inst3  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; CLK                                                  ; CLK         ; 1.000        ; -0.081     ; 2.938      ;
; -1.880 ; clock_generator:inst4|clock_divider_1024:inst|inst7  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; CLK                                                  ; CLK         ; 1.000        ; -0.081     ; 2.797      ;
; -1.788 ; clock_generator:inst4|clock_divider_1024:inst|inst6  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; CLK                                                  ; CLK         ; 1.000        ; -0.081     ; 2.705      ;
; -1.595 ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; CLK         ; 0.500        ; 2.963      ; 5.278      ;
; -1.546 ; clock_generator:inst4|clock_divider_1024:inst|inst8  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; CLK                                                  ; CLK         ; 1.000        ; -0.081     ; 2.463      ;
; -1.517 ; clock_generator:inst4|clock_divider_1024:inst|inst9  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; CLK                                                  ; CLK         ; 1.000        ; -0.081     ; 2.434      ;
; -0.941 ; clock_generator:inst4|clock_divider_1024:inst|inst2  ; clock_generator:inst4|clock_divider_1024:inst|inst9  ; CLK                                                  ; CLK         ; 1.000        ; -0.081     ; 1.858      ;
; -0.941 ; clock_generator:inst4|clock_divider_1024:inst|inst2  ; clock_generator:inst4|clock_divider_1024:inst|inst8  ; CLK                                                  ; CLK         ; 1.000        ; -0.081     ; 1.858      ;
; -0.931 ; clock_generator:inst4|clock_divider_1024:inst|inst1  ; clock_generator:inst4|clock_divider_1024:inst|inst9  ; CLK                                                  ; CLK         ; 1.000        ; -0.081     ; 1.848      ;
; -0.931 ; clock_generator:inst4|clock_divider_1024:inst|inst1  ; clock_generator:inst4|clock_divider_1024:inst|inst8  ; CLK                                                  ; CLK         ; 1.000        ; -0.081     ; 1.848      ;
; -0.903 ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; CLK         ; 1.000        ; 2.963      ; 5.086      ;
; -0.802 ; clock_generator:inst4|clock_divider_1024:inst|inst4  ; clock_generator:inst4|clock_divider_1024:inst|inst9  ; CLK                                                  ; CLK         ; 1.000        ; -0.081     ; 1.719      ;
; -0.802 ; clock_generator:inst4|clock_divider_1024:inst|inst4  ; clock_generator:inst4|clock_divider_1024:inst|inst8  ; CLK                                                  ; CLK         ; 1.000        ; -0.081     ; 1.719      ;
; -0.692 ; clock_generator:inst4|clock_divider_1024:inst|inst5  ; clock_generator:inst4|clock_divider_1024:inst|inst9  ; CLK                                                  ; CLK         ; 1.000        ; -0.081     ; 1.609      ;
; -0.692 ; clock_generator:inst4|clock_divider_1024:inst|inst5  ; clock_generator:inst4|clock_divider_1024:inst|inst8  ; CLK                                                  ; CLK         ; 1.000        ; -0.081     ; 1.609      ;
; -0.663 ; clock_generator:inst4|clock_divider_1024:inst|inst3  ; clock_generator:inst4|clock_divider_1024:inst|inst9  ; CLK                                                  ; CLK         ; 1.000        ; -0.081     ; 1.580      ;
; -0.663 ; clock_generator:inst4|clock_divider_1024:inst|inst3  ; clock_generator:inst4|clock_divider_1024:inst|inst8  ; CLK                                                  ; CLK         ; 1.000        ; -0.081     ; 1.580      ;
; -0.566 ; clock_generator:inst4|clock_divider_1024:inst|inst2  ; clock_generator:inst4|clock_divider_1024:inst|inst7  ; CLK                                                  ; CLK         ; 1.000        ; -0.081     ; 1.483      ;
; -0.566 ; clock_generator:inst4|clock_divider_1024:inst|inst2  ; clock_generator:inst4|clock_divider_1024:inst|inst6  ; CLK                                                  ; CLK         ; 1.000        ; -0.081     ; 1.483      ;
; -0.566 ; clock_generator:inst4|clock_divider_1024:inst|inst2  ; clock_generator:inst4|clock_divider_1024:inst|inst5  ; CLK                                                  ; CLK         ; 1.000        ; -0.081     ; 1.483      ;
; -0.556 ; clock_generator:inst4|clock_divider_1024:inst|inst1  ; clock_generator:inst4|clock_divider_1024:inst|inst7  ; CLK                                                  ; CLK         ; 1.000        ; -0.081     ; 1.473      ;
; -0.556 ; clock_generator:inst4|clock_divider_1024:inst|inst1  ; clock_generator:inst4|clock_divider_1024:inst|inst6  ; CLK                                                  ; CLK         ; 1.000        ; -0.081     ; 1.473      ;
; -0.556 ; clock_generator:inst4|clock_divider_1024:inst|inst1  ; clock_generator:inst4|clock_divider_1024:inst|inst5  ; CLK                                                  ; CLK         ; 1.000        ; -0.081     ; 1.473      ;
; -0.522 ; clock_generator:inst4|clock_divider_1024:inst|inst7  ; clock_generator:inst4|clock_divider_1024:inst|inst9  ; CLK                                                  ; CLK         ; 1.000        ; -0.081     ; 1.439      ;
; -0.522 ; clock_generator:inst4|clock_divider_1024:inst|inst7  ; clock_generator:inst4|clock_divider_1024:inst|inst8  ; CLK                                                  ; CLK         ; 1.000        ; -0.081     ; 1.439      ;
; -0.512 ; clock_generator:inst4|clock_divider_1024:inst|inst3  ; clock_generator:inst4|clock_divider_1024:inst|inst4  ; CLK                                                  ; CLK         ; 1.000        ; -0.081     ; 1.429      ;
; -0.430 ; clock_generator:inst4|clock_divider_1024:inst|inst6  ; clock_generator:inst4|clock_divider_1024:inst|inst9  ; CLK                                                  ; CLK         ; 1.000        ; -0.081     ; 1.347      ;
; -0.430 ; clock_generator:inst4|clock_divider_1024:inst|inst6  ; clock_generator:inst4|clock_divider_1024:inst|inst8  ; CLK                                                  ; CLK         ; 1.000        ; -0.081     ; 1.347      ;
; -0.427 ; clock_generator:inst4|clock_divider_1024:inst|inst4  ; clock_generator:inst4|clock_divider_1024:inst|inst7  ; CLK                                                  ; CLK         ; 1.000        ; -0.081     ; 1.344      ;
; -0.427 ; clock_generator:inst4|clock_divider_1024:inst|inst4  ; clock_generator:inst4|clock_divider_1024:inst|inst6  ; CLK                                                  ; CLK         ; 1.000        ; -0.081     ; 1.344      ;
; -0.427 ; clock_generator:inst4|clock_divider_1024:inst|inst4  ; clock_generator:inst4|clock_divider_1024:inst|inst5  ; CLK                                                  ; CLK         ; 1.000        ; -0.081     ; 1.344      ;
; -0.349 ; clock_generator:inst4|clock_divider_1024:inst|inst1  ; clock_generator:inst4|clock_divider_1024:inst|inst4  ; CLK                                                  ; CLK         ; 1.000        ; -0.081     ; 1.266      ;
; -0.345 ; clock_generator:inst4|clock_divider_1024:inst|inst1  ; clock_generator:inst4|clock_divider_1024:inst|inst3  ; CLK                                                  ; CLK         ; 1.000        ; -0.081     ; 1.262      ;
; -0.314 ; clock_generator:inst4|clock_divider_1024:inst|inst8  ; clock_generator:inst4|clock_divider_1024:inst|inst9  ; CLK                                                  ; CLK         ; 1.000        ; -0.081     ; 1.231      ;
; -0.288 ; clock_generator:inst4|clock_divider_1024:inst|inst3  ; clock_generator:inst4|clock_divider_1024:inst|inst7  ; CLK                                                  ; CLK         ; 1.000        ; -0.081     ; 1.205      ;
; -0.288 ; clock_generator:inst4|clock_divider_1024:inst|inst3  ; clock_generator:inst4|clock_divider_1024:inst|inst6  ; CLK                                                  ; CLK         ; 1.000        ; -0.081     ; 1.205      ;
; -0.288 ; clock_generator:inst4|clock_divider_1024:inst|inst3  ; clock_generator:inst4|clock_divider_1024:inst|inst5  ; CLK                                                  ; CLK         ; 1.000        ; -0.081     ; 1.205      ;
; -0.262 ; clock_generator:inst4|clock_divider_1024:inst|inst2  ; clock_generator:inst4|clock_divider_1024:inst|inst3  ; CLK                                                  ; CLK         ; 1.000        ; -0.081     ; 1.179      ;
; -0.260 ; clock_generator:inst4|clock_divider_1024:inst|inst2  ; clock_generator:inst4|clock_divider_1024:inst|inst4  ; CLK                                                  ; CLK         ; 1.000        ; -0.081     ; 1.177      ;
; -0.198 ; clock_generator:inst4|clock_divider_1024:inst|inst5  ; clock_generator:inst4|clock_divider_1024:inst|inst7  ; CLK                                                  ; CLK         ; 1.000        ; -0.081     ; 1.115      ;
; -0.198 ; clock_generator:inst4|clock_divider_1024:inst|inst5  ; clock_generator:inst4|clock_divider_1024:inst|inst6  ; CLK                                                  ; CLK         ; 1.000        ; -0.081     ; 1.115      ;
; -0.168 ; clock_generator:inst4|clock_divider_1024:inst|inst6  ; clock_generator:inst4|clock_divider_1024:inst|inst7  ; CLK                                                  ; CLK         ; 1.000        ; -0.081     ; 1.085      ;
; -0.074 ; clock_generator:inst4|clock_divider_1024:inst|inst1  ; clock_generator:inst4|clock_divider_1024:inst|inst2  ; CLK                                                  ; CLK         ; 1.000        ; -0.081     ; 0.991      ;
; 0.152  ; clock_generator:inst4|clock_divider_1024:inst|inst1  ; clock_generator:inst4|clock_divider_1024:inst|inst1  ; CLK                                                  ; CLK         ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; clock_generator:inst4|clock_divider_1024:inst|inst9  ; clock_generator:inst4|clock_divider_1024:inst|inst9  ; CLK                                                  ; CLK         ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; clock_generator:inst4|clock_divider_1024:inst|inst8  ; clock_generator:inst4|clock_divider_1024:inst|inst8  ; CLK                                                  ; CLK         ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; clock_generator:inst4|clock_divider_1024:inst|inst7  ; clock_generator:inst4|clock_divider_1024:inst|inst7  ; CLK                                                  ; CLK         ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; clock_generator:inst4|clock_divider_1024:inst|inst6  ; clock_generator:inst4|clock_divider_1024:inst|inst6  ; CLK                                                  ; CLK         ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; clock_generator:inst4|clock_divider_1024:inst|inst5  ; clock_generator:inst4|clock_divider_1024:inst|inst5  ; CLK                                                  ; CLK         ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; clock_generator:inst4|clock_divider_1024:inst|inst4  ; clock_generator:inst4|clock_divider_1024:inst|inst4  ; CLK                                                  ; CLK         ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; clock_generator:inst4|clock_divider_1024:inst|inst3  ; clock_generator:inst4|clock_divider_1024:inst|inst3  ; CLK                                                  ; CLK         ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; clock_generator:inst4|clock_divider_1024:inst|inst2  ; clock_generator:inst4|clock_divider_1024:inst|inst2  ; CLK                                                  ; CLK         ; 1.000        ; -0.081     ; 0.765      ;
+--------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock_generator:inst4|clock_divider_1024:inst|inst10'                                                                                                                                                                                            ;
+--------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                               ; Launch Clock                                          ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -2.275 ; clock_generator:inst4|clock_divider_1024:inst8|inst1  ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 3.192      ;
; -2.264 ; clock_generator:inst4|clock_divider_1024:inst8|inst2  ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 3.181      ;
; -2.135 ; clock_generator:inst4|clock_divider_1024:inst8|inst4  ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 3.052      ;
; -1.997 ; clock_generator:inst4|clock_divider_1024:inst8|inst3  ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 2.914      ;
; -1.886 ; clock_generator:inst4|clock_divider_1024:inst8|inst5  ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 2.803      ;
; -1.851 ; clock_generator:inst4|clock_divider_1024:inst8|inst7  ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 2.768      ;
; -1.767 ; clock_generator:inst4|clock_divider_1024:inst8|inst6  ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 2.684      ;
; -1.494 ; clock_generator:inst4|clock_divider_1024:inst8|inst8  ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 2.411      ;
; -1.481 ; clock_generator:inst4|clock_divider_1024:inst8|inst9  ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 2.398      ;
; -1.055 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 0.500        ; 2.745      ; 4.530      ;
; -0.948 ; clock_generator:inst4|clock_divider_1024:inst8|inst1  ; clock_generator:inst4|clock_divider_1024:inst8|inst8  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.865      ;
; -0.937 ; clock_generator:inst4|clock_divider_1024:inst8|inst2  ; clock_generator:inst4|clock_divider_1024:inst8|inst8  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.854      ;
; -0.858 ; clock_generator:inst4|clock_divider_1024:inst8|inst1  ; clock_generator:inst4|clock_divider_1024:inst8|inst7  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.775      ;
; -0.847 ; clock_generator:inst4|clock_divider_1024:inst8|inst2  ; clock_generator:inst4|clock_divider_1024:inst8|inst7  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.764      ;
; -0.812 ; clock_generator:inst4|clock_divider_1024:inst8|inst6  ; clock_generator:inst4|clock_divider_1024:inst8|inst9  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.729      ;
; -0.808 ; clock_generator:inst4|clock_divider_1024:inst8|inst4  ; clock_generator:inst4|clock_divider_1024:inst8|inst8  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.725      ;
; -0.799 ; clock_generator:inst4|clock_divider_1024:inst8|inst7  ; clock_generator:inst4|clock_divider_1024:inst8|inst9  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.716      ;
; -0.718 ; clock_generator:inst4|clock_divider_1024:inst8|inst4  ; clock_generator:inst4|clock_divider_1024:inst8|inst7  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.635      ;
; -0.670 ; clock_generator:inst4|clock_divider_1024:inst8|inst3  ; clock_generator:inst4|clock_divider_1024:inst8|inst8  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.587      ;
; -0.581 ; clock_generator:inst4|clock_divider_1024:inst8|inst1  ; clock_generator:inst4|clock_divider_1024:inst8|inst5  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.498      ;
; -0.581 ; clock_generator:inst4|clock_divider_1024:inst8|inst1  ; clock_generator:inst4|clock_divider_1024:inst8|inst9  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.498      ;
; -0.580 ; clock_generator:inst4|clock_divider_1024:inst8|inst3  ; clock_generator:inst4|clock_divider_1024:inst8|inst7  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.497      ;
; -0.579 ; clock_generator:inst4|clock_divider_1024:inst8|inst1  ; clock_generator:inst4|clock_divider_1024:inst8|inst6  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.496      ;
; -0.577 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; 2.745      ; 4.552      ;
; -0.570 ; clock_generator:inst4|clock_divider_1024:inst8|inst2  ; clock_generator:inst4|clock_divider_1024:inst8|inst5  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.487      ;
; -0.570 ; clock_generator:inst4|clock_divider_1024:inst8|inst2  ; clock_generator:inst4|clock_divider_1024:inst8|inst9  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.487      ;
; -0.568 ; clock_generator:inst4|clock_divider_1024:inst8|inst2  ; clock_generator:inst4|clock_divider_1024:inst8|inst6  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.485      ;
; -0.559 ; clock_generator:inst4|clock_divider_1024:inst8|inst5  ; clock_generator:inst4|clock_divider_1024:inst8|inst8  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.476      ;
; -0.543 ; clock_generator:inst4|clock_divider_1024:inst8|inst5  ; clock_generator:inst4|clock_divider_1024:inst8|inst9  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.460      ;
; -0.524 ; clock_generator:inst4|clock_divider_1024:inst8|inst7  ; clock_generator:inst4|clock_divider_1024:inst8|inst8  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.441      ;
; -0.441 ; clock_generator:inst4|clock_divider_1024:inst8|inst4  ; clock_generator:inst4|clock_divider_1024:inst8|inst5  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.358      ;
; -0.441 ; clock_generator:inst4|clock_divider_1024:inst8|inst4  ; clock_generator:inst4|clock_divider_1024:inst8|inst9  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.358      ;
; -0.440 ; clock_generator:inst4|clock_divider_1024:inst8|inst6  ; clock_generator:inst4|clock_divider_1024:inst8|inst8  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.357      ;
; -0.439 ; clock_generator:inst4|clock_divider_1024:inst8|inst4  ; clock_generator:inst4|clock_divider_1024:inst8|inst6  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.356      ;
; -0.336 ; clock_generator:inst4|clock_divider_1024:inst8|inst2  ; clock_generator:inst4|clock_divider_1024:inst8|inst4  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.253      ;
; -0.335 ; clock_generator:inst4|clock_divider_1024:inst8|inst2  ; clock_generator:inst4|clock_divider_1024:inst8|inst3  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.252      ;
; -0.326 ; clock_generator:inst4|clock_divider_1024:inst8|inst3  ; clock_generator:inst4|clock_divider_1024:inst8|inst4  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.243      ;
; -0.303 ; clock_generator:inst4|clock_divider_1024:inst8|inst3  ; clock_generator:inst4|clock_divider_1024:inst8|inst5  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.220      ;
; -0.303 ; clock_generator:inst4|clock_divider_1024:inst8|inst3  ; clock_generator:inst4|clock_divider_1024:inst8|inst9  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.220      ;
; -0.301 ; clock_generator:inst4|clock_divider_1024:inst8|inst3  ; clock_generator:inst4|clock_divider_1024:inst8|inst6  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.218      ;
; -0.192 ; clock_generator:inst4|clock_divider_1024:inst8|inst5  ; clock_generator:inst4|clock_divider_1024:inst8|inst6  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.109      ;
; -0.187 ; clock_generator:inst4|clock_divider_1024:inst8|inst6  ; clock_generator:inst4|clock_divider_1024:inst8|inst7  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.104      ;
; -0.137 ; clock_generator:inst4|clock_divider_1024:inst8|inst8  ; clock_generator:inst4|clock_divider_1024:inst8|inst9  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.054      ;
; -0.077 ; clock_generator:inst4|clock_divider_1024:inst8|inst1  ; clock_generator:inst4|clock_divider_1024:inst8|inst3  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 0.994      ;
; -0.076 ; clock_generator:inst4|clock_divider_1024:inst8|inst1  ; clock_generator:inst4|clock_divider_1024:inst8|inst2  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 0.993      ;
; -0.075 ; clock_generator:inst4|clock_divider_1024:inst8|inst1  ; clock_generator:inst4|clock_divider_1024:inst8|inst4  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 0.992      ;
; 0.082  ; clock_generator:inst4|clock_divider_1024:inst8|inst5  ; clock_generator:inst4|clock_divider_1024:inst8|inst7  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 0.835      ;
; 0.152  ; clock_generator:inst4|clock_divider_1024:inst8|inst1  ; clock_generator:inst4|clock_divider_1024:inst8|inst1  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; clock_generator:inst4|clock_divider_1024:inst8|inst8  ; clock_generator:inst4|clock_divider_1024:inst8|inst8  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; clock_generator:inst4|clock_divider_1024:inst8|inst7  ; clock_generator:inst4|clock_divider_1024:inst8|inst7  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; clock_generator:inst4|clock_divider_1024:inst8|inst9  ; clock_generator:inst4|clock_divider_1024:inst8|inst9  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; clock_generator:inst4|clock_divider_1024:inst8|inst5  ; clock_generator:inst4|clock_divider_1024:inst8|inst5  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; clock_generator:inst4|clock_divider_1024:inst8|inst6  ; clock_generator:inst4|clock_divider_1024:inst8|inst6  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; clock_generator:inst4|clock_divider_1024:inst8|inst4  ; clock_generator:inst4|clock_divider_1024:inst8|inst4  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; clock_generator:inst4|clock_divider_1024:inst8|inst3  ; clock_generator:inst4|clock_divider_1024:inst8|inst3  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; clock_generator:inst4|clock_divider_1024:inst8|inst2  ; clock_generator:inst4|clock_divider_1024:inst8|inst2  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 0.765      ;
+--------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock_generator:inst4|clock_divider_1024:inst8|inst10'                                                                                                                                        ;
+--------+-----------------------------+-----------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                     ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; -1.905 ; clock_generator:inst4|inst1 ; clock_generator:inst4|inst5 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.082     ; 2.821      ;
; -1.893 ; clock_generator:inst4|inst2 ; clock_generator:inst4|inst5 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.082     ; 2.809      ;
; -1.788 ; clock_generator:inst4|inst3 ; clock_generator:inst4|inst5 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.082     ; 2.704      ;
; -1.603 ; clock_generator:inst4|inst4 ; clock_generator:inst4|inst5 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.082     ; 2.519      ;
; -1.169 ; clock_generator:inst4|inst5 ; clock_generator:inst4|inst5 ; clock_generator:inst4|inst5                           ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; 0.500        ; 2.891      ; 4.790      ;
; -0.680 ; clock_generator:inst4|inst5 ; clock_generator:inst4|inst5 ; clock_generator:inst4|inst5                           ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; 1.000        ; 2.891      ; 4.801      ;
; -0.530 ; clock_generator:inst4|inst1 ; clock_generator:inst4|inst4 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.082     ; 1.446      ;
; -0.348 ; clock_generator:inst4|inst1 ; clock_generator:inst4|inst3 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.082     ; 1.264      ;
; -0.327 ; clock_generator:inst4|inst3 ; clock_generator:inst4|inst4 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.082     ; 1.243      ;
; -0.070 ; clock_generator:inst4|inst1 ; clock_generator:inst4|inst2 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.082     ; 0.986      ;
; -0.059 ; clock_generator:inst4|inst2 ; clock_generator:inst4|inst4 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.082     ; 0.975      ;
; -0.057 ; clock_generator:inst4|inst2 ; clock_generator:inst4|inst3 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.082     ; 0.973      ;
; 0.151  ; clock_generator:inst4|inst1 ; clock_generator:inst4|inst1 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.082     ; 0.765      ;
; 0.151  ; clock_generator:inst4|inst4 ; clock_generator:inst4|inst4 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.082     ; 0.765      ;
; 0.151  ; clock_generator:inst4|inst3 ; clock_generator:inst4|inst3 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.082     ; 0.765      ;
; 0.151  ; clock_generator:inst4|inst2 ; clock_generator:inst4|inst2 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.082     ; 0.765      ;
+--------+-----------------------------+-----------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock_generator:inst4|inst5'                                                                        ;
+--------+-----------+---------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------+-----------------------------+-----------------------------+--------------+------------+------------+
; -0.335 ; inst1     ; inst    ; clock_generator:inst4|inst5 ; clock_generator:inst4|inst5 ; 1.000        ; -0.081     ; 1.252      ;
; 0.019  ; inst1     ; inst2   ; clock_generator:inst4|inst5 ; clock_generator:inst4|inst5 ; 1.000        ; -0.081     ; 0.898      ;
; 0.100  ; inst2     ; inst    ; clock_generator:inst4|inst5 ; clock_generator:inst4|inst5 ; 1.000        ; -0.081     ; 0.817      ;
; 0.152  ; inst1     ; inst1   ; clock_generator:inst4|inst5 ; clock_generator:inst4|inst5 ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; inst2     ; inst2   ; clock_generator:inst4|inst5 ; clock_generator:inst4|inst5 ; 1.000        ; -0.081     ; 0.765      ;
; 0.183  ; inst      ; inst    ; clock_generator:inst4|inst5 ; clock_generator:inst4|inst5 ; 1.000        ; -0.081     ; 0.734      ;
+--------+-----------+---------+-----------------------------+-----------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock_generator:inst4|clock_divider_1024:inst8|inst10'                                                                                                                                        ;
+-------+-----------------------------+-----------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.401 ; clock_generator:inst4|inst4 ; clock_generator:inst4|inst4 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; clock_generator:inst4|inst3 ; clock_generator:inst4|inst3 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; clock_generator:inst4|inst2 ; clock_generator:inst4|inst2 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.082      ; 0.669      ;
; 0.406 ; clock_generator:inst4|inst1 ; clock_generator:inst4|inst1 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.082      ; 0.674      ;
; 0.609 ; clock_generator:inst4|inst2 ; clock_generator:inst4|inst3 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.082      ; 0.877      ;
; 0.610 ; clock_generator:inst4|inst2 ; clock_generator:inst4|inst4 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.082      ; 0.878      ;
; 0.617 ; clock_generator:inst4|inst1 ; clock_generator:inst4|inst2 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.082      ; 0.885      ;
; 0.821 ; clock_generator:inst4|inst3 ; clock_generator:inst4|inst4 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.082      ; 1.089      ;
; 0.835 ; clock_generator:inst4|inst1 ; clock_generator:inst4|inst3 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.082      ; 1.103      ;
; 1.009 ; clock_generator:inst4|inst5 ; clock_generator:inst4|inst5 ; clock_generator:inst4|inst5                           ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; 0.000        ; 3.032      ; 4.479      ;
; 1.042 ; clock_generator:inst4|inst1 ; clock_generator:inst4|inst4 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.082      ; 1.310      ;
; 1.516 ; clock_generator:inst4|inst5 ; clock_generator:inst4|inst5 ; clock_generator:inst4|inst5                           ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; -0.500       ; 3.032      ; 4.486      ;
; 1.963 ; clock_generator:inst4|inst4 ; clock_generator:inst4|inst5 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.082      ; 2.231      ;
; 2.108 ; clock_generator:inst4|inst3 ; clock_generator:inst4|inst5 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.082      ; 2.376      ;
; 2.193 ; clock_generator:inst4|inst1 ; clock_generator:inst4|inst5 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.082      ; 2.461      ;
; 2.196 ; clock_generator:inst4|inst2 ; clock_generator:inst4|inst5 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.082      ; 2.464      ;
+-------+-----------------------------+-----------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLK'                                                                                                                                                                                                 ;
+-------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                              ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; 0.402 ; clock_generator:inst4|clock_divider_1024:inst|inst9  ; clock_generator:inst4|clock_divider_1024:inst|inst9  ; CLK                                                  ; CLK         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; clock_generator:inst4|clock_divider_1024:inst|inst8  ; clock_generator:inst4|clock_divider_1024:inst|inst8  ; CLK                                                  ; CLK         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; clock_generator:inst4|clock_divider_1024:inst|inst7  ; clock_generator:inst4|clock_divider_1024:inst|inst7  ; CLK                                                  ; CLK         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; clock_generator:inst4|clock_divider_1024:inst|inst6  ; clock_generator:inst4|clock_divider_1024:inst|inst6  ; CLK                                                  ; CLK         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; clock_generator:inst4|clock_divider_1024:inst|inst5  ; clock_generator:inst4|clock_divider_1024:inst|inst5  ; CLK                                                  ; CLK         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; clock_generator:inst4|clock_divider_1024:inst|inst4  ; clock_generator:inst4|clock_divider_1024:inst|inst4  ; CLK                                                  ; CLK         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; clock_generator:inst4|clock_divider_1024:inst|inst3  ; clock_generator:inst4|clock_divider_1024:inst|inst3  ; CLK                                                  ; CLK         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; clock_generator:inst4|clock_divider_1024:inst|inst2  ; clock_generator:inst4|clock_divider_1024:inst|inst2  ; CLK                                                  ; CLK         ; 0.000        ; 0.081      ; 0.669      ;
; 0.407 ; clock_generator:inst4|clock_divider_1024:inst|inst1  ; clock_generator:inst4|clock_divider_1024:inst|inst1  ; CLK                                                  ; CLK         ; 0.000        ; 0.081      ; 0.674      ;
; 0.620 ; clock_generator:inst4|clock_divider_1024:inst|inst1  ; clock_generator:inst4|clock_divider_1024:inst|inst2  ; CLK                                                  ; CLK         ; 0.000        ; 0.081      ; 0.887      ;
; 0.643 ; clock_generator:inst4|clock_divider_1024:inst|inst6  ; clock_generator:inst4|clock_divider_1024:inst|inst7  ; CLK                                                  ; CLK         ; 0.000        ; 0.081      ; 0.910      ;
; 0.670 ; clock_generator:inst4|clock_divider_1024:inst|inst5  ; clock_generator:inst4|clock_divider_1024:inst|inst7  ; CLK                                                  ; CLK         ; 0.000        ; 0.081      ; 0.937      ;
; 0.670 ; clock_generator:inst4|clock_divider_1024:inst|inst5  ; clock_generator:inst4|clock_divider_1024:inst|inst6  ; CLK                                                  ; CLK         ; 0.000        ; 0.081      ; 0.937      ;
; 0.809 ; clock_generator:inst4|clock_divider_1024:inst|inst3  ; clock_generator:inst4|clock_divider_1024:inst|inst7  ; CLK                                                  ; CLK         ; 0.000        ; 0.081      ; 1.076      ;
; 0.809 ; clock_generator:inst4|clock_divider_1024:inst|inst3  ; clock_generator:inst4|clock_divider_1024:inst|inst6  ; CLK                                                  ; CLK         ; 0.000        ; 0.081      ; 1.076      ;
; 0.809 ; clock_generator:inst4|clock_divider_1024:inst|inst3  ; clock_generator:inst4|clock_divider_1024:inst|inst5  ; CLK                                                  ; CLK         ; 0.000        ; 0.081      ; 1.076      ;
; 0.812 ; clock_generator:inst4|clock_divider_1024:inst|inst8  ; clock_generator:inst4|clock_divider_1024:inst|inst9  ; CLK                                                  ; CLK         ; 0.000        ; 0.081      ; 1.079      ;
; 0.834 ; clock_generator:inst4|clock_divider_1024:inst|inst1  ; clock_generator:inst4|clock_divider_1024:inst|inst3  ; CLK                                                  ; CLK         ; 0.000        ; 0.081      ; 1.101      ;
; 0.835 ; clock_generator:inst4|clock_divider_1024:inst|inst2  ; clock_generator:inst4|clock_divider_1024:inst|inst4  ; CLK                                                  ; CLK         ; 0.000        ; 0.081      ; 1.102      ;
; 0.836 ; clock_generator:inst4|clock_divider_1024:inst|inst2  ; clock_generator:inst4|clock_divider_1024:inst|inst3  ; CLK                                                  ; CLK         ; 0.000        ; 0.081      ; 1.103      ;
; 0.837 ; clock_generator:inst4|clock_divider_1024:inst|inst1  ; clock_generator:inst4|clock_divider_1024:inst|inst4  ; CLK                                                  ; CLK         ; 0.000        ; 0.081      ; 1.104      ;
; 0.910 ; clock_generator:inst4|clock_divider_1024:inst|inst6  ; clock_generator:inst4|clock_divider_1024:inst|inst9  ; CLK                                                  ; CLK         ; 0.000        ; 0.081      ; 1.177      ;
; 0.910 ; clock_generator:inst4|clock_divider_1024:inst|inst4  ; clock_generator:inst4|clock_divider_1024:inst|inst7  ; CLK                                                  ; CLK         ; 0.000        ; 0.081      ; 1.177      ;
; 0.910 ; clock_generator:inst4|clock_divider_1024:inst|inst4  ; clock_generator:inst4|clock_divider_1024:inst|inst6  ; CLK                                                  ; CLK         ; 0.000        ; 0.081      ; 1.177      ;
; 0.910 ; clock_generator:inst4|clock_divider_1024:inst|inst4  ; clock_generator:inst4|clock_divider_1024:inst|inst5  ; CLK                                                  ; CLK         ; 0.000        ; 0.081      ; 1.177      ;
; 0.911 ; clock_generator:inst4|clock_divider_1024:inst|inst6  ; clock_generator:inst4|clock_divider_1024:inst|inst8  ; CLK                                                  ; CLK         ; 0.000        ; 0.081      ; 1.178      ;
; 0.991 ; clock_generator:inst4|clock_divider_1024:inst|inst7  ; clock_generator:inst4|clock_divider_1024:inst|inst9  ; CLK                                                  ; CLK         ; 0.000        ; 0.081      ; 1.258      ;
; 0.992 ; clock_generator:inst4|clock_divider_1024:inst|inst7  ; clock_generator:inst4|clock_divider_1024:inst|inst8  ; CLK                                                  ; CLK         ; 0.000        ; 0.081      ; 1.259      ;
; 1.017 ; clock_generator:inst4|clock_divider_1024:inst|inst2  ; clock_generator:inst4|clock_divider_1024:inst|inst7  ; CLK                                                  ; CLK         ; 0.000        ; 0.081      ; 1.284      ;
; 1.017 ; clock_generator:inst4|clock_divider_1024:inst|inst2  ; clock_generator:inst4|clock_divider_1024:inst|inst6  ; CLK                                                  ; CLK         ; 0.000        ; 0.081      ; 1.284      ;
; 1.017 ; clock_generator:inst4|clock_divider_1024:inst|inst2  ; clock_generator:inst4|clock_divider_1024:inst|inst5  ; CLK                                                  ; CLK         ; 0.000        ; 0.081      ; 1.284      ;
; 1.021 ; clock_generator:inst4|clock_divider_1024:inst|inst1  ; clock_generator:inst4|clock_divider_1024:inst|inst7  ; CLK                                                  ; CLK         ; 0.000        ; 0.081      ; 1.288      ;
; 1.021 ; clock_generator:inst4|clock_divider_1024:inst|inst1  ; clock_generator:inst4|clock_divider_1024:inst|inst6  ; CLK                                                  ; CLK         ; 0.000        ; 0.081      ; 1.288      ;
; 1.021 ; clock_generator:inst4|clock_divider_1024:inst|inst1  ; clock_generator:inst4|clock_divider_1024:inst|inst5  ; CLK                                                  ; CLK         ; 0.000        ; 0.081      ; 1.288      ;
; 1.028 ; clock_generator:inst4|clock_divider_1024:inst|inst3  ; clock_generator:inst4|clock_divider_1024:inst|inst4  ; CLK                                                  ; CLK         ; 0.000        ; 0.081      ; 1.295      ;
; 1.165 ; clock_generator:inst4|clock_divider_1024:inst|inst5  ; clock_generator:inst4|clock_divider_1024:inst|inst9  ; CLK                                                  ; CLK         ; 0.000        ; 0.081      ; 1.432      ;
; 1.166 ; clock_generator:inst4|clock_divider_1024:inst|inst5  ; clock_generator:inst4|clock_divider_1024:inst|inst8  ; CLK                                                  ; CLK         ; 0.000        ; 0.081      ; 1.433      ;
; 1.169 ; clock_generator:inst4|clock_divider_1024:inst|inst3  ; clock_generator:inst4|clock_divider_1024:inst|inst9  ; CLK                                                  ; CLK         ; 0.000        ; 0.081      ; 1.436      ;
; 1.170 ; clock_generator:inst4|clock_divider_1024:inst|inst3  ; clock_generator:inst4|clock_divider_1024:inst|inst8  ; CLK                                                  ; CLK         ; 0.000        ; 0.081      ; 1.437      ;
; 1.204 ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; CLK         ; 0.000        ; 3.076      ; 4.728      ;
; 1.270 ; clock_generator:inst4|clock_divider_1024:inst|inst4  ; clock_generator:inst4|clock_divider_1024:inst|inst9  ; CLK                                                  ; CLK         ; 0.000        ; 0.081      ; 1.537      ;
; 1.271 ; clock_generator:inst4|clock_divider_1024:inst|inst4  ; clock_generator:inst4|clock_divider_1024:inst|inst8  ; CLK                                                  ; CLK         ; 0.000        ; 0.081      ; 1.538      ;
; 1.377 ; clock_generator:inst4|clock_divider_1024:inst|inst2  ; clock_generator:inst4|clock_divider_1024:inst|inst9  ; CLK                                                  ; CLK         ; 0.000        ; 0.081      ; 1.644      ;
; 1.378 ; clock_generator:inst4|clock_divider_1024:inst|inst2  ; clock_generator:inst4|clock_divider_1024:inst|inst8  ; CLK                                                  ; CLK         ; 0.000        ; 0.081      ; 1.645      ;
; 1.381 ; clock_generator:inst4|clock_divider_1024:inst|inst1  ; clock_generator:inst4|clock_divider_1024:inst|inst9  ; CLK                                                  ; CLK         ; 0.000        ; 0.081      ; 1.648      ;
; 1.382 ; clock_generator:inst4|clock_divider_1024:inst|inst1  ; clock_generator:inst4|clock_divider_1024:inst|inst8  ; CLK                                                  ; CLK         ; 0.000        ; 0.081      ; 1.649      ;
; 1.835 ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; CLK         ; -0.500       ; 3.076      ; 4.859      ;
; 1.887 ; clock_generator:inst4|clock_divider_1024:inst|inst9  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; CLK                                                  ; CLK         ; 0.000        ; 0.081      ; 2.154      ;
; 1.921 ; clock_generator:inst4|clock_divider_1024:inst|inst8  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; CLK                                                  ; CLK         ; 0.000        ; 0.081      ; 2.188      ;
; 2.109 ; clock_generator:inst4|clock_divider_1024:inst|inst6  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; CLK                                                  ; CLK         ; 0.000        ; 0.081      ; 2.376      ;
; 2.190 ; clock_generator:inst4|clock_divider_1024:inst|inst7  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; CLK                                                  ; CLK         ; 0.000        ; 0.081      ; 2.457      ;
; 2.364 ; clock_generator:inst4|clock_divider_1024:inst|inst5  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; CLK                                                  ; CLK         ; 0.000        ; 0.081      ; 2.631      ;
; 2.368 ; clock_generator:inst4|clock_divider_1024:inst|inst3  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; CLK                                                  ; CLK         ; 0.000        ; 0.081      ; 2.635      ;
; 2.469 ; clock_generator:inst4|clock_divider_1024:inst|inst4  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; CLK                                                  ; CLK         ; 0.000        ; 0.081      ; 2.736      ;
; 2.576 ; clock_generator:inst4|clock_divider_1024:inst|inst2  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; CLK                                                  ; CLK         ; 0.000        ; 0.081      ; 2.843      ;
; 2.580 ; clock_generator:inst4|clock_divider_1024:inst|inst1  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; CLK                                                  ; CLK         ; 0.000        ; 0.081      ; 2.847      ;
+-------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock_generator:inst4|clock_divider_1024:inst|inst10'                                                                                                                                                                                            ;
+-------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                               ; Launch Clock                                          ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.402 ; clock_generator:inst4|clock_divider_1024:inst8|inst9  ; clock_generator:inst4|clock_divider_1024:inst8|inst9  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; clock_generator:inst4|clock_divider_1024:inst8|inst8  ; clock_generator:inst4|clock_divider_1024:inst8|inst8  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; clock_generator:inst4|clock_divider_1024:inst8|inst7  ; clock_generator:inst4|clock_divider_1024:inst8|inst7  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; clock_generator:inst4|clock_divider_1024:inst8|inst6  ; clock_generator:inst4|clock_divider_1024:inst8|inst6  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; clock_generator:inst4|clock_divider_1024:inst8|inst5  ; clock_generator:inst4|clock_divider_1024:inst8|inst5  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; clock_generator:inst4|clock_divider_1024:inst8|inst4  ; clock_generator:inst4|clock_divider_1024:inst8|inst4  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; clock_generator:inst4|clock_divider_1024:inst8|inst3  ; clock_generator:inst4|clock_divider_1024:inst8|inst3  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; clock_generator:inst4|clock_divider_1024:inst8|inst2  ; clock_generator:inst4|clock_divider_1024:inst8|inst2  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 0.669      ;
; 0.407 ; clock_generator:inst4|clock_divider_1024:inst8|inst1  ; clock_generator:inst4|clock_divider_1024:inst8|inst1  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 0.674      ;
; 0.442 ; clock_generator:inst4|clock_divider_1024:inst8|inst5  ; clock_generator:inst4|clock_divider_1024:inst8|inst7  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 0.709      ;
; 0.625 ; clock_generator:inst4|clock_divider_1024:inst8|inst1  ; clock_generator:inst4|clock_divider_1024:inst8|inst4  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 0.892      ;
; 0.625 ; clock_generator:inst4|clock_divider_1024:inst8|inst1  ; clock_generator:inst4|clock_divider_1024:inst8|inst2  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 0.892      ;
; 0.626 ; clock_generator:inst4|clock_divider_1024:inst8|inst1  ; clock_generator:inst4|clock_divider_1024:inst8|inst3  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 0.893      ;
; 0.655 ; clock_generator:inst4|clock_divider_1024:inst8|inst6  ; clock_generator:inst4|clock_divider_1024:inst8|inst7  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 0.922      ;
; 0.660 ; clock_generator:inst4|clock_divider_1024:inst8|inst5  ; clock_generator:inst4|clock_divider_1024:inst8|inst6  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 0.927      ;
; 0.664 ; clock_generator:inst4|clock_divider_1024:inst8|inst8  ; clock_generator:inst4|clock_divider_1024:inst8|inst9  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 0.931      ;
; 0.816 ; clock_generator:inst4|clock_divider_1024:inst8|inst3  ; clock_generator:inst4|clock_divider_1024:inst8|inst6  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.083      ;
; 0.818 ; clock_generator:inst4|clock_divider_1024:inst8|inst3  ; clock_generator:inst4|clock_divider_1024:inst8|inst9  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.085      ;
; 0.818 ; clock_generator:inst4|clock_divider_1024:inst8|inst3  ; clock_generator:inst4|clock_divider_1024:inst8|inst5  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.085      ;
; 0.826 ; clock_generator:inst4|clock_divider_1024:inst8|inst2  ; clock_generator:inst4|clock_divider_1024:inst8|inst3  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.093      ;
; 0.827 ; clock_generator:inst4|clock_divider_1024:inst8|inst2  ; clock_generator:inst4|clock_divider_1024:inst8|inst4  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.094      ;
; 0.830 ; clock_generator:inst4|clock_divider_1024:inst8|inst3  ; clock_generator:inst4|clock_divider_1024:inst8|inst4  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.097      ;
; 0.901 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 2.879      ; 4.218      ;
; 0.917 ; clock_generator:inst4|clock_divider_1024:inst8|inst6  ; clock_generator:inst4|clock_divider_1024:inst8|inst8  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.184      ;
; 0.918 ; clock_generator:inst4|clock_divider_1024:inst8|inst4  ; clock_generator:inst4|clock_divider_1024:inst8|inst6  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.185      ;
; 0.920 ; clock_generator:inst4|clock_divider_1024:inst8|inst4  ; clock_generator:inst4|clock_divider_1024:inst8|inst9  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.187      ;
; 0.920 ; clock_generator:inst4|clock_divider_1024:inst8|inst4  ; clock_generator:inst4|clock_divider_1024:inst8|inst5  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.187      ;
; 0.993 ; clock_generator:inst4|clock_divider_1024:inst8|inst7  ; clock_generator:inst4|clock_divider_1024:inst8|inst8  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.260      ;
; 1.006 ; clock_generator:inst4|clock_divider_1024:inst8|inst5  ; clock_generator:inst4|clock_divider_1024:inst8|inst8  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.273      ;
; 1.024 ; clock_generator:inst4|clock_divider_1024:inst8|inst1  ; clock_generator:inst4|clock_divider_1024:inst8|inst6  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.291      ;
; 1.026 ; clock_generator:inst4|clock_divider_1024:inst8|inst1  ; clock_generator:inst4|clock_divider_1024:inst8|inst9  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.293      ;
; 1.026 ; clock_generator:inst4|clock_divider_1024:inst8|inst1  ; clock_generator:inst4|clock_divider_1024:inst8|inst5  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.293      ;
; 1.028 ; clock_generator:inst4|clock_divider_1024:inst8|inst2  ; clock_generator:inst4|clock_divider_1024:inst8|inst6  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.295      ;
; 1.030 ; clock_generator:inst4|clock_divider_1024:inst8|inst2  ; clock_generator:inst4|clock_divider_1024:inst8|inst9  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.297      ;
; 1.030 ; clock_generator:inst4|clock_divider_1024:inst8|inst2  ; clock_generator:inst4|clock_divider_1024:inst8|inst5  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.297      ;
; 1.037 ; clock_generator:inst4|clock_divider_1024:inst8|inst3  ; clock_generator:inst4|clock_divider_1024:inst8|inst7  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.304      ;
; 1.050 ; clock_generator:inst4|clock_divider_1024:inst8|inst5  ; clock_generator:inst4|clock_divider_1024:inst8|inst9  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.317      ;
; 1.139 ; clock_generator:inst4|clock_divider_1024:inst8|inst4  ; clock_generator:inst4|clock_divider_1024:inst8|inst7  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.406      ;
; 1.174 ; clock_generator:inst4|clock_divider_1024:inst8|inst3  ; clock_generator:inst4|clock_divider_1024:inst8|inst8  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.441      ;
; 1.245 ; clock_generator:inst4|clock_divider_1024:inst8|inst1  ; clock_generator:inst4|clock_divider_1024:inst8|inst7  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.512      ;
; 1.249 ; clock_generator:inst4|clock_divider_1024:inst8|inst2  ; clock_generator:inst4|clock_divider_1024:inst8|inst7  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.516      ;
; 1.276 ; clock_generator:inst4|clock_divider_1024:inst8|inst4  ; clock_generator:inst4|clock_divider_1024:inst8|inst8  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.543      ;
; 1.295 ; clock_generator:inst4|clock_divider_1024:inst8|inst7  ; clock_generator:inst4|clock_divider_1024:inst8|inst9  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.562      ;
; 1.301 ; clock_generator:inst4|clock_divider_1024:inst8|inst6  ; clock_generator:inst4|clock_divider_1024:inst8|inst9  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.568      ;
; 1.382 ; clock_generator:inst4|clock_divider_1024:inst8|inst1  ; clock_generator:inst4|clock_divider_1024:inst8|inst8  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.649      ;
; 1.386 ; clock_generator:inst4|clock_divider_1024:inst8|inst2  ; clock_generator:inst4|clock_divider_1024:inst8|inst8  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.653      ;
; 1.415 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; -0.500       ; 2.879      ; 4.232      ;
; 1.820 ; clock_generator:inst4|clock_divider_1024:inst8|inst9  ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 2.087      ;
; 1.827 ; clock_generator:inst4|clock_divider_1024:inst8|inst8  ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 2.094      ;
; 2.052 ; clock_generator:inst4|clock_divider_1024:inst8|inst6  ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 2.319      ;
; 2.128 ; clock_generator:inst4|clock_divider_1024:inst8|inst7  ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 2.395      ;
; 2.141 ; clock_generator:inst4|clock_divider_1024:inst8|inst5  ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 2.408      ;
; 2.309 ; clock_generator:inst4|clock_divider_1024:inst8|inst3  ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 2.576      ;
; 2.411 ; clock_generator:inst4|clock_divider_1024:inst8|inst4  ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 2.678      ;
; 2.517 ; clock_generator:inst4|clock_divider_1024:inst8|inst1  ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 2.784      ;
; 2.521 ; clock_generator:inst4|clock_divider_1024:inst8|inst2  ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 2.788      ;
+-------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock_generator:inst4|inst5'                                                                        ;
+-------+-----------+---------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.402 ; inst      ; inst    ; clock_generator:inst4|inst5 ; clock_generator:inst4|inst5 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; inst2     ; inst2   ; clock_generator:inst4|inst5 ; clock_generator:inst4|inst5 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; inst1     ; inst1   ; clock_generator:inst4|inst5 ; clock_generator:inst4|inst5 ; 0.000        ; 0.081      ; 0.669      ;
; 0.454 ; inst2     ; inst    ; clock_generator:inst4|inst5 ; clock_generator:inst4|inst5 ; 0.000        ; 0.081      ; 0.721      ;
; 0.477 ; inst1     ; inst2   ; clock_generator:inst4|inst5 ; clock_generator:inst4|inst5 ; 0.000        ; 0.081      ; 0.744      ;
; 0.745 ; inst1     ; inst    ; clock_generator:inst4|inst5 ; clock_generator:inst4|inst5 ; 0.000        ; 0.081      ; 1.012      ;
+-------+-----------+---------+-----------------------------+-----------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                    ;
+------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                            ; Note                                                          ;
+------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------+
; 331.56 MHz ; 250.0 MHz       ; CLK                                                   ; limit due to minimum period restriction (max I/O toggle rate) ;
; 333.11 MHz ; 333.11 MHz      ; clock_generator:inst4|clock_divider_1024:inst|inst10  ;                                                               ;
; 375.38 MHz ; 375.38 MHz      ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ;                                                               ;
; 831.95 MHz ; 437.64 MHz      ; clock_generator:inst4|inst5                           ; limit due to minimum period restriction (tmin)                ;
+------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                             ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; CLK                                                   ; -2.016 ; -5.334        ;
; clock_generator:inst4|clock_divider_1024:inst|inst10  ; -2.002 ; -5.301        ;
; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; -1.664 ; -2.264        ;
; clock_generator:inst4|inst5                           ; -0.202 ; -0.202        ;
+-------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                             ;
+-------------------------------------------------------+-------+---------------+
; Clock                                                 ; Slack ; End Point TNS ;
+-------------------------------------------------------+-------+---------------+
; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; 0.353 ; 0.000         ;
; CLK                                                   ; 0.354 ; 0.000         ;
; clock_generator:inst4|clock_divider_1024:inst|inst10  ; 0.354 ; 0.000         ;
; clock_generator:inst4|inst5                           ; 0.354 ; 0.000         ;
+-------------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                               ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; CLK                                                   ; -3.000 ; -15.850       ;
; clock_generator:inst4|clock_divider_1024:inst|inst10  ; -1.285 ; -12.850       ;
; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; -1.285 ; -6.425        ;
; clock_generator:inst4|inst5                           ; -1.285 ; -3.855        ;
+-------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLK'                                                                                                                                                                                                  ;
+--------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                              ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; -2.016 ; clock_generator:inst4|clock_divider_1024:inst|inst2  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; CLK                                                  ; CLK         ; 1.000        ; -0.072     ; 2.943      ;
; -2.006 ; clock_generator:inst4|clock_divider_1024:inst|inst1  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; CLK                                                  ; CLK         ; 1.000        ; -0.072     ; 2.933      ;
; -1.896 ; clock_generator:inst4|clock_divider_1024:inst|inst4  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; CLK                                                  ; CLK         ; 1.000        ; -0.072     ; 2.823      ;
; -1.789 ; clock_generator:inst4|clock_divider_1024:inst|inst5  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; CLK                                                  ; CLK         ; 1.000        ; -0.072     ; 2.716      ;
; -1.769 ; clock_generator:inst4|clock_divider_1024:inst|inst3  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; CLK                                                  ; CLK         ; 1.000        ; -0.072     ; 2.696      ;
; -1.639 ; clock_generator:inst4|clock_divider_1024:inst|inst7  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; CLK                                                  ; CLK         ; 1.000        ; -0.072     ; 2.566      ;
; -1.563 ; clock_generator:inst4|clock_divider_1024:inst|inst6  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; CLK                                                  ; CLK         ; 1.000        ; -0.072     ; 2.490      ;
; -1.348 ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; CLK         ; 0.500        ; 2.692      ; 4.742      ;
; -1.315 ; clock_generator:inst4|clock_divider_1024:inst|inst8  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; CLK                                                  ; CLK         ; 1.000        ; -0.072     ; 2.242      ;
; -1.313 ; clock_generator:inst4|clock_divider_1024:inst|inst9  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; CLK                                                  ; CLK         ; 1.000        ; -0.072     ; 2.240      ;
; -0.847 ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; CLK         ; 1.000        ; 2.692      ; 4.741      ;
; -0.748 ; clock_generator:inst4|clock_divider_1024:inst|inst2  ; clock_generator:inst4|clock_divider_1024:inst|inst8  ; CLK                                                  ; CLK         ; 1.000        ; -0.072     ; 1.675      ;
; -0.747 ; clock_generator:inst4|clock_divider_1024:inst|inst2  ; clock_generator:inst4|clock_divider_1024:inst|inst9  ; CLK                                                  ; CLK         ; 1.000        ; -0.072     ; 1.674      ;
; -0.738 ; clock_generator:inst4|clock_divider_1024:inst|inst1  ; clock_generator:inst4|clock_divider_1024:inst|inst8  ; CLK                                                  ; CLK         ; 1.000        ; -0.072     ; 1.665      ;
; -0.737 ; clock_generator:inst4|clock_divider_1024:inst|inst1  ; clock_generator:inst4|clock_divider_1024:inst|inst9  ; CLK                                                  ; CLK         ; 1.000        ; -0.072     ; 1.664      ;
; -0.628 ; clock_generator:inst4|clock_divider_1024:inst|inst4  ; clock_generator:inst4|clock_divider_1024:inst|inst8  ; CLK                                                  ; CLK         ; 1.000        ; -0.072     ; 1.555      ;
; -0.627 ; clock_generator:inst4|clock_divider_1024:inst|inst4  ; clock_generator:inst4|clock_divider_1024:inst|inst9  ; CLK                                                  ; CLK         ; 1.000        ; -0.072     ; 1.554      ;
; -0.521 ; clock_generator:inst4|clock_divider_1024:inst|inst5  ; clock_generator:inst4|clock_divider_1024:inst|inst8  ; CLK                                                  ; CLK         ; 1.000        ; -0.072     ; 1.448      ;
; -0.520 ; clock_generator:inst4|clock_divider_1024:inst|inst5  ; clock_generator:inst4|clock_divider_1024:inst|inst9  ; CLK                                                  ; CLK         ; 1.000        ; -0.072     ; 1.447      ;
; -0.501 ; clock_generator:inst4|clock_divider_1024:inst|inst3  ; clock_generator:inst4|clock_divider_1024:inst|inst8  ; CLK                                                  ; CLK         ; 1.000        ; -0.072     ; 1.428      ;
; -0.500 ; clock_generator:inst4|clock_divider_1024:inst|inst3  ; clock_generator:inst4|clock_divider_1024:inst|inst9  ; CLK                                                  ; CLK         ; 1.000        ; -0.072     ; 1.427      ;
; -0.411 ; clock_generator:inst4|clock_divider_1024:inst|inst2  ; clock_generator:inst4|clock_divider_1024:inst|inst5  ; CLK                                                  ; CLK         ; 1.000        ; -0.072     ; 1.338      ;
; -0.410 ; clock_generator:inst4|clock_divider_1024:inst|inst2  ; clock_generator:inst4|clock_divider_1024:inst|inst7  ; CLK                                                  ; CLK         ; 1.000        ; -0.072     ; 1.337      ;
; -0.410 ; clock_generator:inst4|clock_divider_1024:inst|inst2  ; clock_generator:inst4|clock_divider_1024:inst|inst6  ; CLK                                                  ; CLK         ; 1.000        ; -0.072     ; 1.337      ;
; -0.401 ; clock_generator:inst4|clock_divider_1024:inst|inst1  ; clock_generator:inst4|clock_divider_1024:inst|inst5  ; CLK                                                  ; CLK         ; 1.000        ; -0.072     ; 1.328      ;
; -0.400 ; clock_generator:inst4|clock_divider_1024:inst|inst1  ; clock_generator:inst4|clock_divider_1024:inst|inst7  ; CLK                                                  ; CLK         ; 1.000        ; -0.072     ; 1.327      ;
; -0.400 ; clock_generator:inst4|clock_divider_1024:inst|inst1  ; clock_generator:inst4|clock_divider_1024:inst|inst6  ; CLK                                                  ; CLK         ; 1.000        ; -0.072     ; 1.327      ;
; -0.383 ; clock_generator:inst4|clock_divider_1024:inst|inst3  ; clock_generator:inst4|clock_divider_1024:inst|inst4  ; CLK                                                  ; CLK         ; 1.000        ; -0.072     ; 1.310      ;
; -0.371 ; clock_generator:inst4|clock_divider_1024:inst|inst7  ; clock_generator:inst4|clock_divider_1024:inst|inst8  ; CLK                                                  ; CLK         ; 1.000        ; -0.072     ; 1.298      ;
; -0.370 ; clock_generator:inst4|clock_divider_1024:inst|inst7  ; clock_generator:inst4|clock_divider_1024:inst|inst9  ; CLK                                                  ; CLK         ; 1.000        ; -0.072     ; 1.297      ;
; -0.295 ; clock_generator:inst4|clock_divider_1024:inst|inst6  ; clock_generator:inst4|clock_divider_1024:inst|inst8  ; CLK                                                  ; CLK         ; 1.000        ; -0.072     ; 1.222      ;
; -0.294 ; clock_generator:inst4|clock_divider_1024:inst|inst6  ; clock_generator:inst4|clock_divider_1024:inst|inst9  ; CLK                                                  ; CLK         ; 1.000        ; -0.072     ; 1.221      ;
; -0.291 ; clock_generator:inst4|clock_divider_1024:inst|inst4  ; clock_generator:inst4|clock_divider_1024:inst|inst5  ; CLK                                                  ; CLK         ; 1.000        ; -0.072     ; 1.218      ;
; -0.290 ; clock_generator:inst4|clock_divider_1024:inst|inst4  ; clock_generator:inst4|clock_divider_1024:inst|inst7  ; CLK                                                  ; CLK         ; 1.000        ; -0.072     ; 1.217      ;
; -0.290 ; clock_generator:inst4|clock_divider_1024:inst|inst4  ; clock_generator:inst4|clock_divider_1024:inst|inst6  ; CLK                                                  ; CLK         ; 1.000        ; -0.072     ; 1.217      ;
; -0.212 ; clock_generator:inst4|clock_divider_1024:inst|inst1  ; clock_generator:inst4|clock_divider_1024:inst|inst4  ; CLK                                                  ; CLK         ; 1.000        ; -0.072     ; 1.139      ;
; -0.209 ; clock_generator:inst4|clock_divider_1024:inst|inst1  ; clock_generator:inst4|clock_divider_1024:inst|inst3  ; CLK                                                  ; CLK         ; 1.000        ; -0.072     ; 1.136      ;
; -0.176 ; clock_generator:inst4|clock_divider_1024:inst|inst8  ; clock_generator:inst4|clock_divider_1024:inst|inst9  ; CLK                                                  ; CLK         ; 1.000        ; -0.072     ; 1.103      ;
; -0.164 ; clock_generator:inst4|clock_divider_1024:inst|inst3  ; clock_generator:inst4|clock_divider_1024:inst|inst5  ; CLK                                                  ; CLK         ; 1.000        ; -0.072     ; 1.091      ;
; -0.164 ; clock_generator:inst4|clock_divider_1024:inst|inst2  ; clock_generator:inst4|clock_divider_1024:inst|inst3  ; CLK                                                  ; CLK         ; 1.000        ; -0.072     ; 1.091      ;
; -0.163 ; clock_generator:inst4|clock_divider_1024:inst|inst3  ; clock_generator:inst4|clock_divider_1024:inst|inst7  ; CLK                                                  ; CLK         ; 1.000        ; -0.072     ; 1.090      ;
; -0.163 ; clock_generator:inst4|clock_divider_1024:inst|inst3  ; clock_generator:inst4|clock_divider_1024:inst|inst6  ; CLK                                                  ; CLK         ; 1.000        ; -0.072     ; 1.090      ;
; -0.162 ; clock_generator:inst4|clock_divider_1024:inst|inst2  ; clock_generator:inst4|clock_divider_1024:inst|inst4  ; CLK                                                  ; CLK         ; 1.000        ; -0.072     ; 1.089      ;
; -0.079 ; clock_generator:inst4|clock_divider_1024:inst|inst5  ; clock_generator:inst4|clock_divider_1024:inst|inst7  ; CLK                                                  ; CLK         ; 1.000        ; -0.072     ; 1.006      ;
; -0.079 ; clock_generator:inst4|clock_divider_1024:inst|inst5  ; clock_generator:inst4|clock_divider_1024:inst|inst6  ; CLK                                                  ; CLK         ; 1.000        ; -0.072     ; 1.006      ;
; -0.051 ; clock_generator:inst4|clock_divider_1024:inst|inst6  ; clock_generator:inst4|clock_divider_1024:inst|inst7  ; CLK                                                  ; CLK         ; 1.000        ; -0.072     ; 0.978      ;
; 0.030  ; clock_generator:inst4|clock_divider_1024:inst|inst1  ; clock_generator:inst4|clock_divider_1024:inst|inst2  ; CLK                                                  ; CLK         ; 1.000        ; -0.072     ; 0.897      ;
; 0.244  ; clock_generator:inst4|clock_divider_1024:inst|inst1  ; clock_generator:inst4|clock_divider_1024:inst|inst1  ; CLK                                                  ; CLK         ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; clock_generator:inst4|clock_divider_1024:inst|inst8  ; clock_generator:inst4|clock_divider_1024:inst|inst8  ; CLK                                                  ; CLK         ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; clock_generator:inst4|clock_divider_1024:inst|inst9  ; clock_generator:inst4|clock_divider_1024:inst|inst9  ; CLK                                                  ; CLK         ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; clock_generator:inst4|clock_divider_1024:inst|inst5  ; clock_generator:inst4|clock_divider_1024:inst|inst5  ; CLK                                                  ; CLK         ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; clock_generator:inst4|clock_divider_1024:inst|inst7  ; clock_generator:inst4|clock_divider_1024:inst|inst7  ; CLK                                                  ; CLK         ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; clock_generator:inst4|clock_divider_1024:inst|inst6  ; clock_generator:inst4|clock_divider_1024:inst|inst6  ; CLK                                                  ; CLK         ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; clock_generator:inst4|clock_divider_1024:inst|inst4  ; clock_generator:inst4|clock_divider_1024:inst|inst4  ; CLK                                                  ; CLK         ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; clock_generator:inst4|clock_divider_1024:inst|inst3  ; clock_generator:inst4|clock_divider_1024:inst|inst3  ; CLK                                                  ; CLK         ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; clock_generator:inst4|clock_divider_1024:inst|inst2  ; clock_generator:inst4|clock_divider_1024:inst|inst2  ; CLK                                                  ; CLK         ; 1.000        ; -0.072     ; 0.683      ;
+--------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock_generator:inst4|clock_divider_1024:inst|inst10'                                                                                                                                                                                             ;
+--------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                               ; Launch Clock                                          ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -2.002 ; clock_generator:inst4|clock_divider_1024:inst8|inst1  ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 2.929      ;
; -1.992 ; clock_generator:inst4|clock_divider_1024:inst8|inst2  ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 2.919      ;
; -1.883 ; clock_generator:inst4|clock_divider_1024:inst8|inst4  ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 2.810      ;
; -1.756 ; clock_generator:inst4|clock_divider_1024:inst8|inst3  ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 2.683      ;
; -1.653 ; clock_generator:inst4|clock_divider_1024:inst8|inst5  ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 2.580      ;
; -1.621 ; clock_generator:inst4|clock_divider_1024:inst8|inst7  ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 2.548      ;
; -1.554 ; clock_generator:inst4|clock_divider_1024:inst8|inst6  ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 2.481      ;
; -1.299 ; clock_generator:inst4|clock_divider_1024:inst8|inst8  ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 2.226      ;
; -1.289 ; clock_generator:inst4|clock_divider_1024:inst8|inst9  ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 2.216      ;
; -0.971 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 0.500        ; 2.458      ; 4.141      ;
; -0.754 ; clock_generator:inst4|clock_divider_1024:inst8|inst1  ; clock_generator:inst4|clock_divider_1024:inst8|inst8  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.681      ;
; -0.744 ; clock_generator:inst4|clock_divider_1024:inst8|inst2  ; clock_generator:inst4|clock_divider_1024:inst8|inst8  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.671      ;
; -0.669 ; clock_generator:inst4|clock_divider_1024:inst8|inst1  ; clock_generator:inst4|clock_divider_1024:inst8|inst7  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.596      ;
; -0.659 ; clock_generator:inst4|clock_divider_1024:inst8|inst2  ; clock_generator:inst4|clock_divider_1024:inst8|inst7  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.586      ;
; -0.635 ; clock_generator:inst4|clock_divider_1024:inst8|inst4  ; clock_generator:inst4|clock_divider_1024:inst8|inst8  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.562      ;
; -0.632 ; clock_generator:inst4|clock_divider_1024:inst8|inst6  ; clock_generator:inst4|clock_divider_1024:inst8|inst9  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.559      ;
; -0.618 ; clock_generator:inst4|clock_divider_1024:inst8|inst7  ; clock_generator:inst4|clock_divider_1024:inst8|inst9  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.545      ;
; -0.585 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; 2.458      ; 4.255      ;
; -0.550 ; clock_generator:inst4|clock_divider_1024:inst8|inst4  ; clock_generator:inst4|clock_divider_1024:inst8|inst7  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.477      ;
; -0.508 ; clock_generator:inst4|clock_divider_1024:inst8|inst3  ; clock_generator:inst4|clock_divider_1024:inst8|inst8  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.435      ;
; -0.423 ; clock_generator:inst4|clock_divider_1024:inst8|inst1  ; clock_generator:inst4|clock_divider_1024:inst8|inst5  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.350      ;
; -0.423 ; clock_generator:inst4|clock_divider_1024:inst8|inst3  ; clock_generator:inst4|clock_divider_1024:inst8|inst7  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.350      ;
; -0.423 ; clock_generator:inst4|clock_divider_1024:inst8|inst1  ; clock_generator:inst4|clock_divider_1024:inst8|inst9  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.350      ;
; -0.421 ; clock_generator:inst4|clock_divider_1024:inst8|inst1  ; clock_generator:inst4|clock_divider_1024:inst8|inst6  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.348      ;
; -0.413 ; clock_generator:inst4|clock_divider_1024:inst8|inst2  ; clock_generator:inst4|clock_divider_1024:inst8|inst5  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.340      ;
; -0.413 ; clock_generator:inst4|clock_divider_1024:inst8|inst2  ; clock_generator:inst4|clock_divider_1024:inst8|inst9  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.340      ;
; -0.411 ; clock_generator:inst4|clock_divider_1024:inst8|inst2  ; clock_generator:inst4|clock_divider_1024:inst8|inst6  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.338      ;
; -0.405 ; clock_generator:inst4|clock_divider_1024:inst8|inst5  ; clock_generator:inst4|clock_divider_1024:inst8|inst8  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.332      ;
; -0.397 ; clock_generator:inst4|clock_divider_1024:inst8|inst5  ; clock_generator:inst4|clock_divider_1024:inst8|inst9  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.324      ;
; -0.373 ; clock_generator:inst4|clock_divider_1024:inst8|inst7  ; clock_generator:inst4|clock_divider_1024:inst8|inst8  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.300      ;
; -0.306 ; clock_generator:inst4|clock_divider_1024:inst8|inst6  ; clock_generator:inst4|clock_divider_1024:inst8|inst8  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.233      ;
; -0.304 ; clock_generator:inst4|clock_divider_1024:inst8|inst4  ; clock_generator:inst4|clock_divider_1024:inst8|inst5  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.231      ;
; -0.304 ; clock_generator:inst4|clock_divider_1024:inst8|inst4  ; clock_generator:inst4|clock_divider_1024:inst8|inst9  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.231      ;
; -0.302 ; clock_generator:inst4|clock_divider_1024:inst8|inst4  ; clock_generator:inst4|clock_divider_1024:inst8|inst6  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.229      ;
; -0.201 ; clock_generator:inst4|clock_divider_1024:inst8|inst2  ; clock_generator:inst4|clock_divider_1024:inst8|inst4  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.128      ;
; -0.199 ; clock_generator:inst4|clock_divider_1024:inst8|inst2  ; clock_generator:inst4|clock_divider_1024:inst8|inst3  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.126      ;
; -0.189 ; clock_generator:inst4|clock_divider_1024:inst8|inst3  ; clock_generator:inst4|clock_divider_1024:inst8|inst4  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.116      ;
; -0.177 ; clock_generator:inst4|clock_divider_1024:inst8|inst3  ; clock_generator:inst4|clock_divider_1024:inst8|inst5  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.104      ;
; -0.177 ; clock_generator:inst4|clock_divider_1024:inst8|inst3  ; clock_generator:inst4|clock_divider_1024:inst8|inst9  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.104      ;
; -0.175 ; clock_generator:inst4|clock_divider_1024:inst8|inst3  ; clock_generator:inst4|clock_divider_1024:inst8|inst6  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.102      ;
; -0.074 ; clock_generator:inst4|clock_divider_1024:inst8|inst5  ; clock_generator:inst4|clock_divider_1024:inst8|inst6  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.001      ;
; -0.069 ; clock_generator:inst4|clock_divider_1024:inst8|inst6  ; clock_generator:inst4|clock_divider_1024:inst8|inst7  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 0.996      ;
; -0.025 ; clock_generator:inst4|clock_divider_1024:inst8|inst8  ; clock_generator:inst4|clock_divider_1024:inst8|inst9  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 0.952      ;
; 0.032  ; clock_generator:inst4|clock_divider_1024:inst8|inst1  ; clock_generator:inst4|clock_divider_1024:inst8|inst3  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 0.895      ;
; 0.033  ; clock_generator:inst4|clock_divider_1024:inst8|inst1  ; clock_generator:inst4|clock_divider_1024:inst8|inst2  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 0.894      ;
; 0.034  ; clock_generator:inst4|clock_divider_1024:inst8|inst1  ; clock_generator:inst4|clock_divider_1024:inst8|inst4  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 0.893      ;
; 0.168  ; clock_generator:inst4|clock_divider_1024:inst8|inst5  ; clock_generator:inst4|clock_divider_1024:inst8|inst7  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 0.759      ;
; 0.244  ; clock_generator:inst4|clock_divider_1024:inst8|inst1  ; clock_generator:inst4|clock_divider_1024:inst8|inst1  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; clock_generator:inst4|clock_divider_1024:inst8|inst8  ; clock_generator:inst4|clock_divider_1024:inst8|inst8  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; clock_generator:inst4|clock_divider_1024:inst8|inst7  ; clock_generator:inst4|clock_divider_1024:inst8|inst7  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; clock_generator:inst4|clock_divider_1024:inst8|inst9  ; clock_generator:inst4|clock_divider_1024:inst8|inst9  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; clock_generator:inst4|clock_divider_1024:inst8|inst5  ; clock_generator:inst4|clock_divider_1024:inst8|inst5  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; clock_generator:inst4|clock_divider_1024:inst8|inst6  ; clock_generator:inst4|clock_divider_1024:inst8|inst6  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; clock_generator:inst4|clock_divider_1024:inst8|inst4  ; clock_generator:inst4|clock_divider_1024:inst8|inst4  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; clock_generator:inst4|clock_divider_1024:inst8|inst3  ; clock_generator:inst4|clock_divider_1024:inst8|inst3  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; clock_generator:inst4|clock_divider_1024:inst8|inst2  ; clock_generator:inst4|clock_divider_1024:inst8|inst2  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 0.683      ;
+--------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock_generator:inst4|clock_divider_1024:inst8|inst10'                                                                                                                                         ;
+--------+-----------------------------+-----------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                     ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; -1.664 ; clock_generator:inst4|inst1 ; clock_generator:inst4|inst5 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.073     ; 2.590      ;
; -1.653 ; clock_generator:inst4|inst2 ; clock_generator:inst4|inst5 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.073     ; 2.579      ;
; -1.565 ; clock_generator:inst4|inst3 ; clock_generator:inst4|inst5 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.073     ; 2.491      ;
; -1.396 ; clock_generator:inst4|inst4 ; clock_generator:inst4|inst5 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.073     ; 2.322      ;
; -1.019 ; clock_generator:inst4|inst5 ; clock_generator:inst4|inst5 ; clock_generator:inst4|inst5                           ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; 0.500        ; 2.604      ; 4.335      ;
; -0.672 ; clock_generator:inst4|inst5 ; clock_generator:inst4|inst5 ; clock_generator:inst4|inst5                           ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; 1.000        ; 2.604      ; 4.488      ;
; -0.393 ; clock_generator:inst4|inst1 ; clock_generator:inst4|inst4 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.073     ; 1.319      ;
; -0.207 ; clock_generator:inst4|inst1 ; clock_generator:inst4|inst3 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.073     ; 1.133      ;
; -0.192 ; clock_generator:inst4|inst3 ; clock_generator:inst4|inst4 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.073     ; 1.118      ;
; 0.039  ; clock_generator:inst4|inst1 ; clock_generator:inst4|inst2 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.073     ; 0.887      ;
; 0.049  ; clock_generator:inst4|inst2 ; clock_generator:inst4|inst4 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.073     ; 0.877      ;
; 0.050  ; clock_generator:inst4|inst2 ; clock_generator:inst4|inst3 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.073     ; 0.876      ;
; 0.243  ; clock_generator:inst4|inst1 ; clock_generator:inst4|inst1 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.073     ; 0.683      ;
; 0.243  ; clock_generator:inst4|inst4 ; clock_generator:inst4|inst4 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.073     ; 0.683      ;
; 0.243  ; clock_generator:inst4|inst3 ; clock_generator:inst4|inst3 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.073     ; 0.683      ;
; 0.243  ; clock_generator:inst4|inst2 ; clock_generator:inst4|inst2 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.073     ; 0.683      ;
+--------+-----------------------------+-----------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock_generator:inst4|inst5'                                                                         ;
+--------+-----------+---------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------+-----------------------------+-----------------------------+--------------+------------+------------+
; -0.202 ; inst1     ; inst    ; clock_generator:inst4|inst5 ; clock_generator:inst4|inst5 ; 1.000        ; -0.072     ; 1.129      ;
; 0.107  ; inst1     ; inst2   ; clock_generator:inst4|inst5 ; clock_generator:inst4|inst5 ; 1.000        ; -0.072     ; 0.820      ;
; 0.192  ; inst2     ; inst    ; clock_generator:inst4|inst5 ; clock_generator:inst4|inst5 ; 1.000        ; -0.072     ; 0.735      ;
; 0.244  ; inst1     ; inst1   ; clock_generator:inst4|inst5 ; clock_generator:inst4|inst5 ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; inst2     ; inst2   ; clock_generator:inst4|inst5 ; clock_generator:inst4|inst5 ; 1.000        ; -0.072     ; 0.683      ;
; 0.268  ; inst      ; inst    ; clock_generator:inst4|inst5 ; clock_generator:inst4|inst5 ; 1.000        ; -0.072     ; 0.659      ;
+--------+-----------+---------+-----------------------------+-----------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock_generator:inst4|clock_divider_1024:inst8|inst10'                                                                                                                                         ;
+-------+-----------------------------+-----------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.353 ; clock_generator:inst4|inst4 ; clock_generator:inst4|inst4 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; clock_generator:inst4|inst3 ; clock_generator:inst4|inst3 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; clock_generator:inst4|inst2 ; clock_generator:inst4|inst2 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.073      ; 0.597      ;
; 0.364 ; clock_generator:inst4|inst1 ; clock_generator:inst4|inst1 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.073      ; 0.608      ;
; 0.562 ; clock_generator:inst4|inst2 ; clock_generator:inst4|inst3 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.073      ; 0.806      ;
; 0.563 ; clock_generator:inst4|inst2 ; clock_generator:inst4|inst4 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.073      ; 0.807      ;
; 0.568 ; clock_generator:inst4|inst1 ; clock_generator:inst4|inst2 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.073      ; 0.812      ;
; 0.765 ; clock_generator:inst4|inst3 ; clock_generator:inst4|inst4 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.073      ; 1.009      ;
; 0.773 ; clock_generator:inst4|inst1 ; clock_generator:inst4|inst3 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.073      ; 1.017      ;
; 0.969 ; clock_generator:inst4|inst1 ; clock_generator:inst4|inst4 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.073      ; 1.213      ;
; 0.988 ; clock_generator:inst4|inst5 ; clock_generator:inst4|inst5 ; clock_generator:inst4|inst5                           ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; 0.000        ; 2.730      ; 4.122      ;
; 1.373 ; clock_generator:inst4|inst5 ; clock_generator:inst4|inst5 ; clock_generator:inst4|inst5                           ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; -0.500       ; 2.730      ; 4.007      ;
; 1.764 ; clock_generator:inst4|inst4 ; clock_generator:inst4|inst5 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.073      ; 2.008      ;
; 1.894 ; clock_generator:inst4|inst3 ; clock_generator:inst4|inst5 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.073      ; 2.138      ;
; 1.969 ; clock_generator:inst4|inst1 ; clock_generator:inst4|inst5 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.073      ; 2.213      ;
; 1.973 ; clock_generator:inst4|inst2 ; clock_generator:inst4|inst5 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.073      ; 2.217      ;
+-------+-----------------------------+-----------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLK'                                                                                                                                                                                                  ;
+-------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                              ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; 0.354 ; clock_generator:inst4|clock_divider_1024:inst|inst9  ; clock_generator:inst4|clock_divider_1024:inst|inst9  ; CLK                                                  ; CLK         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; clock_generator:inst4|clock_divider_1024:inst|inst8  ; clock_generator:inst4|clock_divider_1024:inst|inst8  ; CLK                                                  ; CLK         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; clock_generator:inst4|clock_divider_1024:inst|inst7  ; clock_generator:inst4|clock_divider_1024:inst|inst7  ; CLK                                                  ; CLK         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; clock_generator:inst4|clock_divider_1024:inst|inst6  ; clock_generator:inst4|clock_divider_1024:inst|inst6  ; CLK                                                  ; CLK         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; clock_generator:inst4|clock_divider_1024:inst|inst5  ; clock_generator:inst4|clock_divider_1024:inst|inst5  ; CLK                                                  ; CLK         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; clock_generator:inst4|clock_divider_1024:inst|inst4  ; clock_generator:inst4|clock_divider_1024:inst|inst4  ; CLK                                                  ; CLK         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; clock_generator:inst4|clock_divider_1024:inst|inst3  ; clock_generator:inst4|clock_divider_1024:inst|inst3  ; CLK                                                  ; CLK         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; clock_generator:inst4|clock_divider_1024:inst|inst2  ; clock_generator:inst4|clock_divider_1024:inst|inst2  ; CLK                                                  ; CLK         ; 0.000        ; 0.072      ; 0.597      ;
; 0.365 ; clock_generator:inst4|clock_divider_1024:inst|inst1  ; clock_generator:inst4|clock_divider_1024:inst|inst1  ; CLK                                                  ; CLK         ; 0.000        ; 0.072      ; 0.608      ;
; 0.578 ; clock_generator:inst4|clock_divider_1024:inst|inst1  ; clock_generator:inst4|clock_divider_1024:inst|inst2  ; CLK                                                  ; CLK         ; 0.000        ; 0.072      ; 0.821      ;
; 0.588 ; clock_generator:inst4|clock_divider_1024:inst|inst6  ; clock_generator:inst4|clock_divider_1024:inst|inst7  ; CLK                                                  ; CLK         ; 0.000        ; 0.072      ; 0.831      ;
; 0.613 ; clock_generator:inst4|clock_divider_1024:inst|inst5  ; clock_generator:inst4|clock_divider_1024:inst|inst7  ; CLK                                                  ; CLK         ; 0.000        ; 0.072      ; 0.856      ;
; 0.613 ; clock_generator:inst4|clock_divider_1024:inst|inst5  ; clock_generator:inst4|clock_divider_1024:inst|inst6  ; CLK                                                  ; CLK         ; 0.000        ; 0.072      ; 0.856      ;
; 0.740 ; clock_generator:inst4|clock_divider_1024:inst|inst3  ; clock_generator:inst4|clock_divider_1024:inst|inst7  ; CLK                                                  ; CLK         ; 0.000        ; 0.072      ; 0.983      ;
; 0.740 ; clock_generator:inst4|clock_divider_1024:inst|inst3  ; clock_generator:inst4|clock_divider_1024:inst|inst6  ; CLK                                                  ; CLK         ; 0.000        ; 0.072      ; 0.983      ;
; 0.740 ; clock_generator:inst4|clock_divider_1024:inst|inst3  ; clock_generator:inst4|clock_divider_1024:inst|inst5  ; CLK                                                  ; CLK         ; 0.000        ; 0.072      ; 0.983      ;
; 0.745 ; clock_generator:inst4|clock_divider_1024:inst|inst2  ; clock_generator:inst4|clock_divider_1024:inst|inst4  ; CLK                                                  ; CLK         ; 0.000        ; 0.072      ; 0.988      ;
; 0.746 ; clock_generator:inst4|clock_divider_1024:inst|inst2  ; clock_generator:inst4|clock_divider_1024:inst|inst3  ; CLK                                                  ; CLK         ; 0.000        ; 0.072      ; 0.989      ;
; 0.754 ; clock_generator:inst4|clock_divider_1024:inst|inst8  ; clock_generator:inst4|clock_divider_1024:inst|inst9  ; CLK                                                  ; CLK         ; 0.000        ; 0.072      ; 0.997      ;
; 0.776 ; clock_generator:inst4|clock_divider_1024:inst|inst1  ; clock_generator:inst4|clock_divider_1024:inst|inst3  ; CLK                                                  ; CLK         ; 0.000        ; 0.072      ; 1.019      ;
; 0.779 ; clock_generator:inst4|clock_divider_1024:inst|inst1  ; clock_generator:inst4|clock_divider_1024:inst|inst4  ; CLK                                                  ; CLK         ; 0.000        ; 0.072      ; 1.022      ;
; 0.830 ; clock_generator:inst4|clock_divider_1024:inst|inst4  ; clock_generator:inst4|clock_divider_1024:inst|inst7  ; CLK                                                  ; CLK         ; 0.000        ; 0.072      ; 1.073      ;
; 0.830 ; clock_generator:inst4|clock_divider_1024:inst|inst4  ; clock_generator:inst4|clock_divider_1024:inst|inst6  ; CLK                                                  ; CLK         ; 0.000        ; 0.072      ; 1.073      ;
; 0.830 ; clock_generator:inst4|clock_divider_1024:inst|inst4  ; clock_generator:inst4|clock_divider_1024:inst|inst5  ; CLK                                                  ; CLK         ; 0.000        ; 0.072      ; 1.073      ;
; 0.831 ; clock_generator:inst4|clock_divider_1024:inst|inst6  ; clock_generator:inst4|clock_divider_1024:inst|inst9  ; CLK                                                  ; CLK         ; 0.000        ; 0.072      ; 1.074      ;
; 0.832 ; clock_generator:inst4|clock_divider_1024:inst|inst6  ; clock_generator:inst4|clock_divider_1024:inst|inst8  ; CLK                                                  ; CLK         ; 0.000        ; 0.072      ; 1.075      ;
; 0.903 ; clock_generator:inst4|clock_divider_1024:inst|inst7  ; clock_generator:inst4|clock_divider_1024:inst|inst9  ; CLK                                                  ; CLK         ; 0.000        ; 0.072      ; 1.146      ;
; 0.904 ; clock_generator:inst4|clock_divider_1024:inst|inst7  ; clock_generator:inst4|clock_divider_1024:inst|inst8  ; CLK                                                  ; CLK         ; 0.000        ; 0.072      ; 1.147      ;
; 0.925 ; clock_generator:inst4|clock_divider_1024:inst|inst2  ; clock_generator:inst4|clock_divider_1024:inst|inst7  ; CLK                                                  ; CLK         ; 0.000        ; 0.072      ; 1.168      ;
; 0.925 ; clock_generator:inst4|clock_divider_1024:inst|inst2  ; clock_generator:inst4|clock_divider_1024:inst|inst6  ; CLK                                                  ; CLK         ; 0.000        ; 0.072      ; 1.168      ;
; 0.925 ; clock_generator:inst4|clock_divider_1024:inst|inst2  ; clock_generator:inst4|clock_divider_1024:inst|inst5  ; CLK                                                  ; CLK         ; 0.000        ; 0.072      ; 1.168      ;
; 0.930 ; clock_generator:inst4|clock_divider_1024:inst|inst1  ; clock_generator:inst4|clock_divider_1024:inst|inst7  ; CLK                                                  ; CLK         ; 0.000        ; 0.072      ; 1.173      ;
; 0.930 ; clock_generator:inst4|clock_divider_1024:inst|inst1  ; clock_generator:inst4|clock_divider_1024:inst|inst6  ; CLK                                                  ; CLK         ; 0.000        ; 0.072      ; 1.173      ;
; 0.930 ; clock_generator:inst4|clock_divider_1024:inst|inst1  ; clock_generator:inst4|clock_divider_1024:inst|inst5  ; CLK                                                  ; CLK         ; 0.000        ; 0.072      ; 1.173      ;
; 0.956 ; clock_generator:inst4|clock_divider_1024:inst|inst3  ; clock_generator:inst4|clock_divider_1024:inst|inst4  ; CLK                                                  ; CLK         ; 0.000        ; 0.072      ; 1.199      ;
; 1.073 ; clock_generator:inst4|clock_divider_1024:inst|inst5  ; clock_generator:inst4|clock_divider_1024:inst|inst9  ; CLK                                                  ; CLK         ; 0.000        ; 0.072      ; 1.316      ;
; 1.073 ; clock_generator:inst4|clock_divider_1024:inst|inst3  ; clock_generator:inst4|clock_divider_1024:inst|inst9  ; CLK                                                  ; CLK         ; 0.000        ; 0.072      ; 1.316      ;
; 1.074 ; clock_generator:inst4|clock_divider_1024:inst|inst5  ; clock_generator:inst4|clock_divider_1024:inst|inst8  ; CLK                                                  ; CLK         ; 0.000        ; 0.072      ; 1.317      ;
; 1.074 ; clock_generator:inst4|clock_divider_1024:inst|inst3  ; clock_generator:inst4|clock_divider_1024:inst|inst8  ; CLK                                                  ; CLK         ; 0.000        ; 0.072      ; 1.317      ;
; 1.160 ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; CLK         ; 0.000        ; 2.792      ; 4.366      ;
; 1.163 ; clock_generator:inst4|clock_divider_1024:inst|inst4  ; clock_generator:inst4|clock_divider_1024:inst|inst9  ; CLK                                                  ; CLK         ; 0.000        ; 0.072      ; 1.406      ;
; 1.164 ; clock_generator:inst4|clock_divider_1024:inst|inst4  ; clock_generator:inst4|clock_divider_1024:inst|inst8  ; CLK                                                  ; CLK         ; 0.000        ; 0.072      ; 1.407      ;
; 1.258 ; clock_generator:inst4|clock_divider_1024:inst|inst2  ; clock_generator:inst4|clock_divider_1024:inst|inst9  ; CLK                                                  ; CLK         ; 0.000        ; 0.072      ; 1.501      ;
; 1.259 ; clock_generator:inst4|clock_divider_1024:inst|inst2  ; clock_generator:inst4|clock_divider_1024:inst|inst8  ; CLK                                                  ; CLK         ; 0.000        ; 0.072      ; 1.502      ;
; 1.263 ; clock_generator:inst4|clock_divider_1024:inst|inst1  ; clock_generator:inst4|clock_divider_1024:inst|inst9  ; CLK                                                  ; CLK         ; 0.000        ; 0.072      ; 1.506      ;
; 1.264 ; clock_generator:inst4|clock_divider_1024:inst|inst1  ; clock_generator:inst4|clock_divider_1024:inst|inst8  ; CLK                                                  ; CLK         ; 0.000        ; 0.072      ; 1.507      ;
; 1.650 ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; CLK         ; -0.500       ; 2.792      ; 4.356      ;
; 1.696 ; clock_generator:inst4|clock_divider_1024:inst|inst9  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; CLK                                                  ; CLK         ; 0.000        ; 0.072      ; 1.939      ;
; 1.739 ; clock_generator:inst4|clock_divider_1024:inst|inst8  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; CLK                                                  ; CLK         ; 0.000        ; 0.072      ; 1.982      ;
; 1.901 ; clock_generator:inst4|clock_divider_1024:inst|inst6  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; CLK                                                  ; CLK         ; 0.000        ; 0.072      ; 2.144      ;
; 1.973 ; clock_generator:inst4|clock_divider_1024:inst|inst7  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; CLK                                                  ; CLK         ; 0.000        ; 0.072      ; 2.216      ;
; 2.143 ; clock_generator:inst4|clock_divider_1024:inst|inst5  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; CLK                                                  ; CLK         ; 0.000        ; 0.072      ; 2.386      ;
; 2.143 ; clock_generator:inst4|clock_divider_1024:inst|inst3  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; CLK                                                  ; CLK         ; 0.000        ; 0.072      ; 2.386      ;
; 2.233 ; clock_generator:inst4|clock_divider_1024:inst|inst4  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; CLK                                                  ; CLK         ; 0.000        ; 0.072      ; 2.476      ;
; 2.328 ; clock_generator:inst4|clock_divider_1024:inst|inst2  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; CLK                                                  ; CLK         ; 0.000        ; 0.072      ; 2.571      ;
; 2.333 ; clock_generator:inst4|clock_divider_1024:inst|inst1  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; CLK                                                  ; CLK         ; 0.000        ; 0.072      ; 2.576      ;
+-------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock_generator:inst4|clock_divider_1024:inst|inst10'                                                                                                                                                                                             ;
+-------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                               ; Launch Clock                                          ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.354 ; clock_generator:inst4|clock_divider_1024:inst8|inst9  ; clock_generator:inst4|clock_divider_1024:inst8|inst9  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; clock_generator:inst4|clock_divider_1024:inst8|inst8  ; clock_generator:inst4|clock_divider_1024:inst8|inst8  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; clock_generator:inst4|clock_divider_1024:inst8|inst7  ; clock_generator:inst4|clock_divider_1024:inst8|inst7  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; clock_generator:inst4|clock_divider_1024:inst8|inst6  ; clock_generator:inst4|clock_divider_1024:inst8|inst6  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; clock_generator:inst4|clock_divider_1024:inst8|inst5  ; clock_generator:inst4|clock_divider_1024:inst8|inst5  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; clock_generator:inst4|clock_divider_1024:inst8|inst4  ; clock_generator:inst4|clock_divider_1024:inst8|inst4  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; clock_generator:inst4|clock_divider_1024:inst8|inst3  ; clock_generator:inst4|clock_divider_1024:inst8|inst3  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; clock_generator:inst4|clock_divider_1024:inst8|inst2  ; clock_generator:inst4|clock_divider_1024:inst8|inst2  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 0.597      ;
; 0.365 ; clock_generator:inst4|clock_divider_1024:inst8|inst1  ; clock_generator:inst4|clock_divider_1024:inst8|inst1  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 0.608      ;
; 0.402 ; clock_generator:inst4|clock_divider_1024:inst8|inst5  ; clock_generator:inst4|clock_divider_1024:inst8|inst7  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 0.645      ;
; 0.576 ; clock_generator:inst4|clock_divider_1024:inst8|inst1  ; clock_generator:inst4|clock_divider_1024:inst8|inst4  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 0.819      ;
; 0.577 ; clock_generator:inst4|clock_divider_1024:inst8|inst1  ; clock_generator:inst4|clock_divider_1024:inst8|inst2  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 0.820      ;
; 0.578 ; clock_generator:inst4|clock_divider_1024:inst8|inst1  ; clock_generator:inst4|clock_divider_1024:inst8|inst3  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 0.821      ;
; 0.600 ; clock_generator:inst4|clock_divider_1024:inst8|inst6  ; clock_generator:inst4|clock_divider_1024:inst8|inst7  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 0.843      ;
; 0.603 ; clock_generator:inst4|clock_divider_1024:inst8|inst5  ; clock_generator:inst4|clock_divider_1024:inst8|inst6  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 0.846      ;
; 0.609 ; clock_generator:inst4|clock_divider_1024:inst8|inst8  ; clock_generator:inst4|clock_divider_1024:inst8|inst9  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 0.852      ;
; 0.746 ; clock_generator:inst4|clock_divider_1024:inst8|inst3  ; clock_generator:inst4|clock_divider_1024:inst8|inst6  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 0.989      ;
; 0.748 ; clock_generator:inst4|clock_divider_1024:inst8|inst3  ; clock_generator:inst4|clock_divider_1024:inst8|inst9  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 0.991      ;
; 0.748 ; clock_generator:inst4|clock_divider_1024:inst8|inst3  ; clock_generator:inst4|clock_divider_1024:inst8|inst5  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 0.991      ;
; 0.769 ; clock_generator:inst4|clock_divider_1024:inst8|inst2  ; clock_generator:inst4|clock_divider_1024:inst8|inst3  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.012      ;
; 0.770 ; clock_generator:inst4|clock_divider_1024:inst8|inst2  ; clock_generator:inst4|clock_divider_1024:inst8|inst4  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.013      ;
; 0.771 ; clock_generator:inst4|clock_divider_1024:inst8|inst3  ; clock_generator:inst4|clock_divider_1024:inst8|inst4  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.014      ;
; 0.837 ; clock_generator:inst4|clock_divider_1024:inst8|inst4  ; clock_generator:inst4|clock_divider_1024:inst8|inst6  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.080      ;
; 0.838 ; clock_generator:inst4|clock_divider_1024:inst8|inst6  ; clock_generator:inst4|clock_divider_1024:inst8|inst8  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.081      ;
; 0.839 ; clock_generator:inst4|clock_divider_1024:inst8|inst4  ; clock_generator:inst4|clock_divider_1024:inst8|inst9  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.082      ;
; 0.839 ; clock_generator:inst4|clock_divider_1024:inst8|inst4  ; clock_generator:inst4|clock_divider_1024:inst8|inst5  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.082      ;
; 0.891 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 2.578      ; 3.873      ;
; 0.904 ; clock_generator:inst4|clock_divider_1024:inst8|inst7  ; clock_generator:inst4|clock_divider_1024:inst8|inst8  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.147      ;
; 0.915 ; clock_generator:inst4|clock_divider_1024:inst8|inst5  ; clock_generator:inst4|clock_divider_1024:inst8|inst8  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.158      ;
; 0.931 ; clock_generator:inst4|clock_divider_1024:inst8|inst1  ; clock_generator:inst4|clock_divider_1024:inst8|inst6  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.174      ;
; 0.933 ; clock_generator:inst4|clock_divider_1024:inst8|inst1  ; clock_generator:inst4|clock_divider_1024:inst8|inst9  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.176      ;
; 0.933 ; clock_generator:inst4|clock_divider_1024:inst8|inst1  ; clock_generator:inst4|clock_divider_1024:inst8|inst5  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.176      ;
; 0.936 ; clock_generator:inst4|clock_divider_1024:inst8|inst2  ; clock_generator:inst4|clock_divider_1024:inst8|inst6  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.179      ;
; 0.938 ; clock_generator:inst4|clock_divider_1024:inst8|inst2  ; clock_generator:inst4|clock_divider_1024:inst8|inst9  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.181      ;
; 0.938 ; clock_generator:inst4|clock_divider_1024:inst8|inst2  ; clock_generator:inst4|clock_divider_1024:inst8|inst5  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.181      ;
; 0.945 ; clock_generator:inst4|clock_divider_1024:inst8|inst5  ; clock_generator:inst4|clock_divider_1024:inst8|inst9  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.188      ;
; 0.953 ; clock_generator:inst4|clock_divider_1024:inst8|inst3  ; clock_generator:inst4|clock_divider_1024:inst8|inst7  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.196      ;
; 1.044 ; clock_generator:inst4|clock_divider_1024:inst8|inst4  ; clock_generator:inst4|clock_divider_1024:inst8|inst7  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.287      ;
; 1.077 ; clock_generator:inst4|clock_divider_1024:inst8|inst3  ; clock_generator:inst4|clock_divider_1024:inst8|inst8  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.320      ;
; 1.138 ; clock_generator:inst4|clock_divider_1024:inst8|inst1  ; clock_generator:inst4|clock_divider_1024:inst8|inst7  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.381      ;
; 1.143 ; clock_generator:inst4|clock_divider_1024:inst8|inst2  ; clock_generator:inst4|clock_divider_1024:inst8|inst7  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.386      ;
; 1.164 ; clock_generator:inst4|clock_divider_1024:inst8|inst7  ; clock_generator:inst4|clock_divider_1024:inst8|inst9  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.407      ;
; 1.168 ; clock_generator:inst4|clock_divider_1024:inst8|inst4  ; clock_generator:inst4|clock_divider_1024:inst8|inst8  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.411      ;
; 1.171 ; clock_generator:inst4|clock_divider_1024:inst8|inst6  ; clock_generator:inst4|clock_divider_1024:inst8|inst9  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.414      ;
; 1.262 ; clock_generator:inst4|clock_divider_1024:inst8|inst1  ; clock_generator:inst4|clock_divider_1024:inst8|inst8  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.505      ;
; 1.267 ; clock_generator:inst4|clock_divider_1024:inst8|inst2  ; clock_generator:inst4|clock_divider_1024:inst8|inst8  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.510      ;
; 1.313 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; -0.500       ; 2.578      ; 3.795      ;
; 1.630 ; clock_generator:inst4|clock_divider_1024:inst8|inst9  ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.873      ;
; 1.637 ; clock_generator:inst4|clock_divider_1024:inst8|inst8  ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.880      ;
; 1.847 ; clock_generator:inst4|clock_divider_1024:inst8|inst6  ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 2.090      ;
; 1.913 ; clock_generator:inst4|clock_divider_1024:inst8|inst7  ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 2.156      ;
; 1.924 ; clock_generator:inst4|clock_divider_1024:inst8|inst5  ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 2.167      ;
; 2.086 ; clock_generator:inst4|clock_divider_1024:inst8|inst3  ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 2.329      ;
; 2.177 ; clock_generator:inst4|clock_divider_1024:inst8|inst4  ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 2.420      ;
; 2.271 ; clock_generator:inst4|clock_divider_1024:inst8|inst1  ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 2.514      ;
; 2.276 ; clock_generator:inst4|clock_divider_1024:inst8|inst2  ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 2.519      ;
+-------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock_generator:inst4|inst5'                                                                         ;
+-------+-----------+---------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.354 ; inst      ; inst    ; clock_generator:inst4|inst5 ; clock_generator:inst4|inst5 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; inst2     ; inst2   ; clock_generator:inst4|inst5 ; clock_generator:inst4|inst5 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; inst1     ; inst1   ; clock_generator:inst4|inst5 ; clock_generator:inst4|inst5 ; 0.000        ; 0.072      ; 0.597      ;
; 0.420 ; inst2     ; inst    ; clock_generator:inst4|inst5 ; clock_generator:inst4|inst5 ; 0.000        ; 0.072      ; 0.663      ;
; 0.439 ; inst1     ; inst2   ; clock_generator:inst4|inst5 ; clock_generator:inst4|inst5 ; 0.000        ; 0.072      ; 0.682      ;
; 0.688 ; inst1     ; inst    ; clock_generator:inst4|inst5 ; clock_generator:inst4|inst5 ; 0.000        ; 0.072      ; 0.931      ;
+-------+-----------+---------+-----------------------------+-----------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                             ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; CLK                                                   ; -0.669 ; -0.669        ;
; clock_generator:inst4|clock_divider_1024:inst|inst10  ; -0.608 ; -0.608        ;
; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; -0.454 ; -0.454        ;
; clock_generator:inst4|inst5                           ; 0.339  ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                             ;
+-------------------------------------------------------+-------+---------------+
; Clock                                                 ; Slack ; End Point TNS ;
+-------------------------------------------------------+-------+---------------+
; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; 0.181 ; 0.000         ;
; clock_generator:inst4|clock_divider_1024:inst|inst10  ; 0.181 ; 0.000         ;
; clock_generator:inst4|inst5                           ; 0.181 ; 0.000         ;
; CLK                                                   ; 0.182 ; 0.000         ;
+-------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                               ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; CLK                                                   ; -3.000 ; -13.620       ;
; clock_generator:inst4|clock_divider_1024:inst|inst10  ; -1.000 ; -10.000       ;
; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; -1.000 ; -5.000        ;
; clock_generator:inst4|inst5                           ; -1.000 ; -3.000        ;
+-------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLK'                                                                                                                                                                                                  ;
+--------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                              ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; -0.669 ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; CLK         ; 0.500        ; 1.585      ; 2.836      ;
; -0.645 ; clock_generator:inst4|clock_divider_1024:inst|inst2  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; CLK                                                  ; CLK         ; 1.000        ; -0.041     ; 1.591      ;
; -0.643 ; clock_generator:inst4|clock_divider_1024:inst|inst1  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; CLK                                                  ; CLK         ; 1.000        ; -0.041     ; 1.589      ;
; -0.570 ; clock_generator:inst4|clock_divider_1024:inst|inst4  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; CLK                                                  ; CLK         ; 1.000        ; -0.041     ; 1.516      ;
; -0.530 ; clock_generator:inst4|clock_divider_1024:inst|inst5  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; CLK                                                  ; CLK         ; 1.000        ; -0.041     ; 1.476      ;
; -0.507 ; clock_generator:inst4|clock_divider_1024:inst|inst3  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; CLK                                                  ; CLK         ; 1.000        ; -0.041     ; 1.453      ;
; -0.443 ; clock_generator:inst4|clock_divider_1024:inst|inst7  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; CLK                                                  ; CLK         ; 1.000        ; -0.041     ; 1.389      ;
; -0.389 ; clock_generator:inst4|clock_divider_1024:inst|inst6  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; CLK                                                  ; CLK         ; 1.000        ; -0.041     ; 1.335      ;
; -0.289 ; clock_generator:inst4|clock_divider_1024:inst|inst8  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; CLK                                                  ; CLK         ; 1.000        ; -0.041     ; 1.235      ;
; -0.243 ; clock_generator:inst4|clock_divider_1024:inst|inst9  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; CLK                                                  ; CLK         ; 1.000        ; -0.041     ; 1.189      ;
; 0.052  ; clock_generator:inst4|clock_divider_1024:inst|inst2  ; clock_generator:inst4|clock_divider_1024:inst|inst8  ; CLK                                                  ; CLK         ; 1.000        ; -0.041     ; 0.894      ;
; 0.053  ; clock_generator:inst4|clock_divider_1024:inst|inst2  ; clock_generator:inst4|clock_divider_1024:inst|inst9  ; CLK                                                  ; CLK         ; 1.000        ; -0.041     ; 0.893      ;
; 0.054  ; clock_generator:inst4|clock_divider_1024:inst|inst1  ; clock_generator:inst4|clock_divider_1024:inst|inst8  ; CLK                                                  ; CLK         ; 1.000        ; -0.041     ; 0.892      ;
; 0.055  ; clock_generator:inst4|clock_divider_1024:inst|inst1  ; clock_generator:inst4|clock_divider_1024:inst|inst9  ; CLK                                                  ; CLK         ; 1.000        ; -0.041     ; 0.891      ;
; 0.127  ; clock_generator:inst4|clock_divider_1024:inst|inst4  ; clock_generator:inst4|clock_divider_1024:inst|inst8  ; CLK                                                  ; CLK         ; 1.000        ; -0.041     ; 0.819      ;
; 0.128  ; clock_generator:inst4|clock_divider_1024:inst|inst4  ; clock_generator:inst4|clock_divider_1024:inst|inst9  ; CLK                                                  ; CLK         ; 1.000        ; -0.041     ; 0.818      ;
; 0.129  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; CLK         ; 1.000        ; 1.585      ; 2.538      ;
; 0.167  ; clock_generator:inst4|clock_divider_1024:inst|inst5  ; clock_generator:inst4|clock_divider_1024:inst|inst8  ; CLK                                                  ; CLK         ; 1.000        ; -0.041     ; 0.779      ;
; 0.168  ; clock_generator:inst4|clock_divider_1024:inst|inst5  ; clock_generator:inst4|clock_divider_1024:inst|inst9  ; CLK                                                  ; CLK         ; 1.000        ; -0.041     ; 0.778      ;
; 0.190  ; clock_generator:inst4|clock_divider_1024:inst|inst3  ; clock_generator:inst4|clock_divider_1024:inst|inst8  ; CLK                                                  ; CLK         ; 1.000        ; -0.041     ; 0.756      ;
; 0.191  ; clock_generator:inst4|clock_divider_1024:inst|inst3  ; clock_generator:inst4|clock_divider_1024:inst|inst9  ; CLK                                                  ; CLK         ; 1.000        ; -0.041     ; 0.755      ;
; 0.235  ; clock_generator:inst4|clock_divider_1024:inst|inst2  ; clock_generator:inst4|clock_divider_1024:inst|inst5  ; CLK                                                  ; CLK         ; 1.000        ; -0.041     ; 0.711      ;
; 0.236  ; clock_generator:inst4|clock_divider_1024:inst|inst2  ; clock_generator:inst4|clock_divider_1024:inst|inst7  ; CLK                                                  ; CLK         ; 1.000        ; -0.041     ; 0.710      ;
; 0.236  ; clock_generator:inst4|clock_divider_1024:inst|inst2  ; clock_generator:inst4|clock_divider_1024:inst|inst6  ; CLK                                                  ; CLK         ; 1.000        ; -0.041     ; 0.710      ;
; 0.237  ; clock_generator:inst4|clock_divider_1024:inst|inst1  ; clock_generator:inst4|clock_divider_1024:inst|inst5  ; CLK                                                  ; CLK         ; 1.000        ; -0.041     ; 0.709      ;
; 0.238  ; clock_generator:inst4|clock_divider_1024:inst|inst1  ; clock_generator:inst4|clock_divider_1024:inst|inst7  ; CLK                                                  ; CLK         ; 1.000        ; -0.041     ; 0.708      ;
; 0.238  ; clock_generator:inst4|clock_divider_1024:inst|inst1  ; clock_generator:inst4|clock_divider_1024:inst|inst6  ; CLK                                                  ; CLK         ; 1.000        ; -0.041     ; 0.708      ;
; 0.252  ; clock_generator:inst4|clock_divider_1024:inst|inst3  ; clock_generator:inst4|clock_divider_1024:inst|inst4  ; CLK                                                  ; CLK         ; 1.000        ; -0.041     ; 0.694      ;
; 0.254  ; clock_generator:inst4|clock_divider_1024:inst|inst7  ; clock_generator:inst4|clock_divider_1024:inst|inst8  ; CLK                                                  ; CLK         ; 1.000        ; -0.041     ; 0.692      ;
; 0.255  ; clock_generator:inst4|clock_divider_1024:inst|inst7  ; clock_generator:inst4|clock_divider_1024:inst|inst9  ; CLK                                                  ; CLK         ; 1.000        ; -0.041     ; 0.691      ;
; 0.308  ; clock_generator:inst4|clock_divider_1024:inst|inst6  ; clock_generator:inst4|clock_divider_1024:inst|inst8  ; CLK                                                  ; CLK         ; 1.000        ; -0.041     ; 0.638      ;
; 0.309  ; clock_generator:inst4|clock_divider_1024:inst|inst6  ; clock_generator:inst4|clock_divider_1024:inst|inst9  ; CLK                                                  ; CLK         ; 1.000        ; -0.041     ; 0.637      ;
; 0.310  ; clock_generator:inst4|clock_divider_1024:inst|inst4  ; clock_generator:inst4|clock_divider_1024:inst|inst5  ; CLK                                                  ; CLK         ; 1.000        ; -0.041     ; 0.636      ;
; 0.311  ; clock_generator:inst4|clock_divider_1024:inst|inst4  ; clock_generator:inst4|clock_divider_1024:inst|inst7  ; CLK                                                  ; CLK         ; 1.000        ; -0.041     ; 0.635      ;
; 0.311  ; clock_generator:inst4|clock_divider_1024:inst|inst4  ; clock_generator:inst4|clock_divider_1024:inst|inst6  ; CLK                                                  ; CLK         ; 1.000        ; -0.041     ; 0.635      ;
; 0.329  ; clock_generator:inst4|clock_divider_1024:inst|inst1  ; clock_generator:inst4|clock_divider_1024:inst|inst4  ; CLK                                                  ; CLK         ; 1.000        ; -0.041     ; 0.617      ;
; 0.332  ; clock_generator:inst4|clock_divider_1024:inst|inst1  ; clock_generator:inst4|clock_divider_1024:inst|inst3  ; CLK                                                  ; CLK         ; 1.000        ; -0.041     ; 0.614      ;
; 0.349  ; clock_generator:inst4|clock_divider_1024:inst|inst8  ; clock_generator:inst4|clock_divider_1024:inst|inst9  ; CLK                                                  ; CLK         ; 1.000        ; -0.041     ; 0.597      ;
; 0.373  ; clock_generator:inst4|clock_divider_1024:inst|inst3  ; clock_generator:inst4|clock_divider_1024:inst|inst5  ; CLK                                                  ; CLK         ; 1.000        ; -0.041     ; 0.573      ;
; 0.374  ; clock_generator:inst4|clock_divider_1024:inst|inst3  ; clock_generator:inst4|clock_divider_1024:inst|inst7  ; CLK                                                  ; CLK         ; 1.000        ; -0.041     ; 0.572      ;
; 0.374  ; clock_generator:inst4|clock_divider_1024:inst|inst3  ; clock_generator:inst4|clock_divider_1024:inst|inst6  ; CLK                                                  ; CLK         ; 1.000        ; -0.041     ; 0.572      ;
; 0.376  ; clock_generator:inst4|clock_divider_1024:inst|inst2  ; clock_generator:inst4|clock_divider_1024:inst|inst3  ; CLK                                                  ; CLK         ; 1.000        ; -0.041     ; 0.570      ;
; 0.377  ; clock_generator:inst4|clock_divider_1024:inst|inst2  ; clock_generator:inst4|clock_divider_1024:inst|inst4  ; CLK                                                  ; CLK         ; 1.000        ; -0.041     ; 0.569      ;
; 0.413  ; clock_generator:inst4|clock_divider_1024:inst|inst5  ; clock_generator:inst4|clock_divider_1024:inst|inst7  ; CLK                                                  ; CLK         ; 1.000        ; -0.041     ; 0.533      ;
; 0.413  ; clock_generator:inst4|clock_divider_1024:inst|inst5  ; clock_generator:inst4|clock_divider_1024:inst|inst6  ; CLK                                                  ; CLK         ; 1.000        ; -0.041     ; 0.533      ;
; 0.430  ; clock_generator:inst4|clock_divider_1024:inst|inst6  ; clock_generator:inst4|clock_divider_1024:inst|inst7  ; CLK                                                  ; CLK         ; 1.000        ; -0.041     ; 0.516      ;
; 0.466  ; clock_generator:inst4|clock_divider_1024:inst|inst1  ; clock_generator:inst4|clock_divider_1024:inst|inst2  ; CLK                                                  ; CLK         ; 1.000        ; -0.041     ; 0.480      ;
; 0.587  ; clock_generator:inst4|clock_divider_1024:inst|inst1  ; clock_generator:inst4|clock_divider_1024:inst|inst1  ; CLK                                                  ; CLK         ; 1.000        ; -0.041     ; 0.359      ;
; 0.587  ; clock_generator:inst4|clock_divider_1024:inst|inst8  ; clock_generator:inst4|clock_divider_1024:inst|inst8  ; CLK                                                  ; CLK         ; 1.000        ; -0.041     ; 0.359      ;
; 0.587  ; clock_generator:inst4|clock_divider_1024:inst|inst9  ; clock_generator:inst4|clock_divider_1024:inst|inst9  ; CLK                                                  ; CLK         ; 1.000        ; -0.041     ; 0.359      ;
; 0.587  ; clock_generator:inst4|clock_divider_1024:inst|inst5  ; clock_generator:inst4|clock_divider_1024:inst|inst5  ; CLK                                                  ; CLK         ; 1.000        ; -0.041     ; 0.359      ;
; 0.587  ; clock_generator:inst4|clock_divider_1024:inst|inst7  ; clock_generator:inst4|clock_divider_1024:inst|inst7  ; CLK                                                  ; CLK         ; 1.000        ; -0.041     ; 0.359      ;
; 0.587  ; clock_generator:inst4|clock_divider_1024:inst|inst6  ; clock_generator:inst4|clock_divider_1024:inst|inst6  ; CLK                                                  ; CLK         ; 1.000        ; -0.041     ; 0.359      ;
; 0.587  ; clock_generator:inst4|clock_divider_1024:inst|inst4  ; clock_generator:inst4|clock_divider_1024:inst|inst4  ; CLK                                                  ; CLK         ; 1.000        ; -0.041     ; 0.359      ;
; 0.587  ; clock_generator:inst4|clock_divider_1024:inst|inst3  ; clock_generator:inst4|clock_divider_1024:inst|inst3  ; CLK                                                  ; CLK         ; 1.000        ; -0.041     ; 0.359      ;
; 0.587  ; clock_generator:inst4|clock_divider_1024:inst|inst2  ; clock_generator:inst4|clock_divider_1024:inst|inst2  ; CLK                                                  ; CLK         ; 1.000        ; -0.041     ; 0.359      ;
+--------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock_generator:inst4|clock_divider_1024:inst|inst10'                                                                                                                                                                                             ;
+--------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                               ; Launch Clock                                          ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -0.608 ; clock_generator:inst4|clock_divider_1024:inst8|inst1  ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 1.553      ;
; -0.607 ; clock_generator:inst4|clock_divider_1024:inst8|inst2  ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 1.552      ;
; -0.532 ; clock_generator:inst4|clock_divider_1024:inst8|inst4  ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 1.477      ;
; -0.473 ; clock_generator:inst4|clock_divider_1024:inst8|inst3  ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 1.418      ;
; -0.418 ; clock_generator:inst4|clock_divider_1024:inst8|inst5  ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 1.363      ;
; -0.402 ; clock_generator:inst4|clock_divider_1024:inst8|inst7  ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 1.347      ;
; -0.356 ; clock_generator:inst4|clock_divider_1024:inst8|inst6  ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 1.301      ;
; -0.351 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 0.500        ; 1.458      ; 2.401      ;
; -0.223 ; clock_generator:inst4|clock_divider_1024:inst8|inst8  ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 1.168      ;
; -0.220 ; clock_generator:inst4|clock_divider_1024:inst8|inst9  ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 1.165      ;
; 0.045  ; clock_generator:inst4|clock_divider_1024:inst8|inst1  ; clock_generator:inst4|clock_divider_1024:inst8|inst8  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.900      ;
; 0.046  ; clock_generator:inst4|clock_divider_1024:inst8|inst2  ; clock_generator:inst4|clock_divider_1024:inst8|inst8  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.899      ;
; 0.088  ; clock_generator:inst4|clock_divider_1024:inst8|inst1  ; clock_generator:inst4|clock_divider_1024:inst8|inst7  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.857      ;
; 0.089  ; clock_generator:inst4|clock_divider_1024:inst8|inst2  ; clock_generator:inst4|clock_divider_1024:inst8|inst7  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.856      ;
; 0.121  ; clock_generator:inst4|clock_divider_1024:inst8|inst4  ; clock_generator:inst4|clock_divider_1024:inst8|inst8  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.824      ;
; 0.122  ; clock_generator:inst4|clock_divider_1024:inst8|inst6  ; clock_generator:inst4|clock_divider_1024:inst8|inst9  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.823      ;
; 0.132  ; clock_generator:inst4|clock_divider_1024:inst8|inst7  ; clock_generator:inst4|clock_divider_1024:inst8|inst9  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.813      ;
; 0.164  ; clock_generator:inst4|clock_divider_1024:inst8|inst4  ; clock_generator:inst4|clock_divider_1024:inst8|inst7  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.781      ;
; 0.180  ; clock_generator:inst4|clock_divider_1024:inst8|inst3  ; clock_generator:inst4|clock_divider_1024:inst8|inst8  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.765      ;
; 0.223  ; clock_generator:inst4|clock_divider_1024:inst8|inst3  ; clock_generator:inst4|clock_divider_1024:inst8|inst7  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.722      ;
; 0.228  ; clock_generator:inst4|clock_divider_1024:inst8|inst1  ; clock_generator:inst4|clock_divider_1024:inst8|inst5  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.717      ;
; 0.228  ; clock_generator:inst4|clock_divider_1024:inst8|inst1  ; clock_generator:inst4|clock_divider_1024:inst8|inst9  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.717      ;
; 0.229  ; clock_generator:inst4|clock_divider_1024:inst8|inst2  ; clock_generator:inst4|clock_divider_1024:inst8|inst5  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.716      ;
; 0.229  ; clock_generator:inst4|clock_divider_1024:inst8|inst2  ; clock_generator:inst4|clock_divider_1024:inst8|inst9  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.716      ;
; 0.230  ; clock_generator:inst4|clock_divider_1024:inst8|inst1  ; clock_generator:inst4|clock_divider_1024:inst8|inst6  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.715      ;
; 0.231  ; clock_generator:inst4|clock_divider_1024:inst8|inst2  ; clock_generator:inst4|clock_divider_1024:inst8|inst6  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.714      ;
; 0.235  ; clock_generator:inst4|clock_divider_1024:inst8|inst5  ; clock_generator:inst4|clock_divider_1024:inst8|inst8  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.710      ;
; 0.251  ; clock_generator:inst4|clock_divider_1024:inst8|inst7  ; clock_generator:inst4|clock_divider_1024:inst8|inst8  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.694      ;
; 0.263  ; clock_generator:inst4|clock_divider_1024:inst8|inst5  ; clock_generator:inst4|clock_divider_1024:inst8|inst9  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.682      ;
; 0.297  ; clock_generator:inst4|clock_divider_1024:inst8|inst6  ; clock_generator:inst4|clock_divider_1024:inst8|inst8  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.648      ;
; 0.304  ; clock_generator:inst4|clock_divider_1024:inst8|inst4  ; clock_generator:inst4|clock_divider_1024:inst8|inst5  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.641      ;
; 0.304  ; clock_generator:inst4|clock_divider_1024:inst8|inst4  ; clock_generator:inst4|clock_divider_1024:inst8|inst9  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.641      ;
; 0.306  ; clock_generator:inst4|clock_divider_1024:inst8|inst4  ; clock_generator:inst4|clock_divider_1024:inst8|inst6  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.639      ;
; 0.337  ; clock_generator:inst4|clock_divider_1024:inst8|inst2  ; clock_generator:inst4|clock_divider_1024:inst8|inst4  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.608      ;
; 0.338  ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; 1.458      ; 2.212      ;
; 0.339  ; clock_generator:inst4|clock_divider_1024:inst8|inst2  ; clock_generator:inst4|clock_divider_1024:inst8|inst3  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.606      ;
; 0.344  ; clock_generator:inst4|clock_divider_1024:inst8|inst3  ; clock_generator:inst4|clock_divider_1024:inst8|inst4  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.601      ;
; 0.363  ; clock_generator:inst4|clock_divider_1024:inst8|inst3  ; clock_generator:inst4|clock_divider_1024:inst8|inst5  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.582      ;
; 0.363  ; clock_generator:inst4|clock_divider_1024:inst8|inst3  ; clock_generator:inst4|clock_divider_1024:inst8|inst9  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.582      ;
; 0.365  ; clock_generator:inst4|clock_divider_1024:inst8|inst3  ; clock_generator:inst4|clock_divider_1024:inst8|inst6  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.580      ;
; 0.414  ; clock_generator:inst4|clock_divider_1024:inst8|inst6  ; clock_generator:inst4|clock_divider_1024:inst8|inst7  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.531      ;
; 0.414  ; clock_generator:inst4|clock_divider_1024:inst8|inst5  ; clock_generator:inst4|clock_divider_1024:inst8|inst6  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.531      ;
; 0.445  ; clock_generator:inst4|clock_divider_1024:inst8|inst8  ; clock_generator:inst4|clock_divider_1024:inst8|inst9  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.500      ;
; 0.466  ; clock_generator:inst4|clock_divider_1024:inst8|inst1  ; clock_generator:inst4|clock_divider_1024:inst8|inst3  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.479      ;
; 0.467  ; clock_generator:inst4|clock_divider_1024:inst8|inst1  ; clock_generator:inst4|clock_divider_1024:inst8|inst2  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.478      ;
; 0.468  ; clock_generator:inst4|clock_divider_1024:inst8|inst1  ; clock_generator:inst4|clock_divider_1024:inst8|inst4  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.477      ;
; 0.552  ; clock_generator:inst4|clock_divider_1024:inst8|inst5  ; clock_generator:inst4|clock_divider_1024:inst8|inst7  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.393      ;
; 0.586  ; clock_generator:inst4|clock_divider_1024:inst8|inst1  ; clock_generator:inst4|clock_divider_1024:inst8|inst1  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; clock_generator:inst4|clock_divider_1024:inst8|inst8  ; clock_generator:inst4|clock_divider_1024:inst8|inst8  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; clock_generator:inst4|clock_divider_1024:inst8|inst7  ; clock_generator:inst4|clock_divider_1024:inst8|inst7  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; clock_generator:inst4|clock_divider_1024:inst8|inst9  ; clock_generator:inst4|clock_divider_1024:inst8|inst9  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; clock_generator:inst4|clock_divider_1024:inst8|inst5  ; clock_generator:inst4|clock_divider_1024:inst8|inst5  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; clock_generator:inst4|clock_divider_1024:inst8|inst6  ; clock_generator:inst4|clock_divider_1024:inst8|inst6  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; clock_generator:inst4|clock_divider_1024:inst8|inst4  ; clock_generator:inst4|clock_divider_1024:inst8|inst4  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; clock_generator:inst4|clock_divider_1024:inst8|inst3  ; clock_generator:inst4|clock_divider_1024:inst8|inst3  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; clock_generator:inst4|clock_divider_1024:inst8|inst2  ; clock_generator:inst4|clock_divider_1024:inst8|inst2  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.359      ;
+--------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock_generator:inst4|clock_divider_1024:inst8|inst10'                                                                                                                                         ;
+--------+-----------------------------+-----------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                     ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; -0.454 ; clock_generator:inst4|inst1 ; clock_generator:inst4|inst5 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.042     ; 1.399      ;
; -0.453 ; clock_generator:inst4|inst2 ; clock_generator:inst4|inst5 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.042     ; 1.398      ;
; -0.442 ; clock_generator:inst4|inst5 ; clock_generator:inst4|inst5 ; clock_generator:inst4|inst5                           ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; 0.500        ; 1.515      ; 2.549      ;
; -0.390 ; clock_generator:inst4|inst3 ; clock_generator:inst4|inst5 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.042     ; 1.335      ;
; -0.305 ; clock_generator:inst4|inst4 ; clock_generator:inst4|inst5 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.042     ; 1.250      ;
; 0.235  ; clock_generator:inst4|inst1 ; clock_generator:inst4|inst4 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.042     ; 0.710      ;
; 0.262  ; clock_generator:inst4|inst5 ; clock_generator:inst4|inst5 ; clock_generator:inst4|inst5                           ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; 1.000        ; 1.515      ; 2.345      ;
; 0.333  ; clock_generator:inst4|inst1 ; clock_generator:inst4|inst3 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.042     ; 0.612      ;
; 0.344  ; clock_generator:inst4|inst3 ; clock_generator:inst4|inst4 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.042     ; 0.601      ;
; 0.471  ; clock_generator:inst4|inst1 ; clock_generator:inst4|inst2 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.042     ; 0.474      ;
; 0.478  ; clock_generator:inst4|inst2 ; clock_generator:inst4|inst4 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.042     ; 0.467      ;
; 0.480  ; clock_generator:inst4|inst2 ; clock_generator:inst4|inst3 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.042     ; 0.465      ;
; 0.586  ; clock_generator:inst4|inst1 ; clock_generator:inst4|inst1 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; clock_generator:inst4|inst4 ; clock_generator:inst4|inst4 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; clock_generator:inst4|inst3 ; clock_generator:inst4|inst3 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; clock_generator:inst4|inst2 ; clock_generator:inst4|inst2 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.042     ; 0.359      ;
+--------+-----------------------------+-----------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock_generator:inst4|inst5'                                                                        ;
+-------+-----------+---------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.339 ; inst1     ; inst    ; clock_generator:inst4|inst5 ; clock_generator:inst4|inst5 ; 1.000        ; -0.042     ; 0.606      ;
; 0.517 ; inst1     ; inst2   ; clock_generator:inst4|inst5 ; clock_generator:inst4|inst5 ; 1.000        ; -0.042     ; 0.428      ;
; 0.556 ; inst2     ; inst    ; clock_generator:inst4|inst5 ; clock_generator:inst4|inst5 ; 1.000        ; -0.042     ; 0.389      ;
; 0.586 ; inst1     ; inst1   ; clock_generator:inst4|inst5 ; clock_generator:inst4|inst5 ; 1.000        ; -0.042     ; 0.359      ;
; 0.586 ; inst2     ; inst2   ; clock_generator:inst4|inst5 ; clock_generator:inst4|inst5 ; 1.000        ; -0.042     ; 0.359      ;
; 0.595 ; inst      ; inst    ; clock_generator:inst4|inst5 ; clock_generator:inst4|inst5 ; 1.000        ; -0.042     ; 0.350      ;
+-------+-----------+---------+-----------------------------+-----------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock_generator:inst4|clock_divider_1024:inst8|inst10'                                                                                                                                         ;
+-------+-----------------------------+-----------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.181 ; clock_generator:inst4|inst4 ; clock_generator:inst4|inst4 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; clock_generator:inst4|inst3 ; clock_generator:inst4|inst3 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; clock_generator:inst4|inst2 ; clock_generator:inst4|inst2 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.042      ; 0.307      ;
; 0.188 ; clock_generator:inst4|inst1 ; clock_generator:inst4|inst1 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.042      ; 0.314      ;
; 0.269 ; clock_generator:inst4|inst2 ; clock_generator:inst4|inst3 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.042      ; 0.395      ;
; 0.271 ; clock_generator:inst4|inst2 ; clock_generator:inst4|inst4 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.042      ; 0.397      ;
; 0.275 ; clock_generator:inst4|inst1 ; clock_generator:inst4|inst2 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.042      ; 0.401      ;
; 0.341 ; clock_generator:inst4|inst5 ; clock_generator:inst4|inst5 ; clock_generator:inst4|inst5                           ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; 0.000        ; 1.588      ; 2.138      ;
; 0.367 ; clock_generator:inst4|inst3 ; clock_generator:inst4|inst4 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.042      ; 0.493      ;
; 0.377 ; clock_generator:inst4|inst1 ; clock_generator:inst4|inst3 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.042      ; 0.503      ;
; 0.467 ; clock_generator:inst4|inst1 ; clock_generator:inst4|inst4 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.042      ; 0.593      ;
; 0.913 ; clock_generator:inst4|inst4 ; clock_generator:inst4|inst5 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.042      ; 1.039      ;
; 0.983 ; clock_generator:inst4|inst3 ; clock_generator:inst4|inst5 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.042      ; 1.109      ;
; 1.018 ; clock_generator:inst4|inst5 ; clock_generator:inst4|inst5 ; clock_generator:inst4|inst5                           ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; -0.500       ; 1.588      ; 2.315      ;
; 1.025 ; clock_generator:inst4|inst1 ; clock_generator:inst4|inst5 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.042      ; 1.151      ;
; 1.026 ; clock_generator:inst4|inst2 ; clock_generator:inst4|inst5 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.042      ; 1.152      ;
+-------+-----------------------------+-----------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock_generator:inst4|clock_divider_1024:inst|inst10'                                                                                                                                                                                             ;
+-------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                               ; Launch Clock                                          ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.181 ; clock_generator:inst4|clock_divider_1024:inst8|inst9  ; clock_generator:inst4|clock_divider_1024:inst8|inst9  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; clock_generator:inst4|clock_divider_1024:inst8|inst8  ; clock_generator:inst4|clock_divider_1024:inst8|inst8  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; clock_generator:inst4|clock_divider_1024:inst8|inst7  ; clock_generator:inst4|clock_divider_1024:inst8|inst7  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; clock_generator:inst4|clock_divider_1024:inst8|inst6  ; clock_generator:inst4|clock_divider_1024:inst8|inst6  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; clock_generator:inst4|clock_divider_1024:inst8|inst5  ; clock_generator:inst4|clock_divider_1024:inst8|inst5  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; clock_generator:inst4|clock_divider_1024:inst8|inst4  ; clock_generator:inst4|clock_divider_1024:inst8|inst4  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; clock_generator:inst4|clock_divider_1024:inst8|inst3  ; clock_generator:inst4|clock_divider_1024:inst8|inst3  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; clock_generator:inst4|clock_divider_1024:inst8|inst2  ; clock_generator:inst4|clock_divider_1024:inst8|inst2  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.307      ;
; 0.188 ; clock_generator:inst4|clock_divider_1024:inst8|inst1  ; clock_generator:inst4|clock_divider_1024:inst8|inst1  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.314      ;
; 0.201 ; clock_generator:inst4|clock_divider_1024:inst8|inst5  ; clock_generator:inst4|clock_divider_1024:inst8|inst7  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.327      ;
; 0.278 ; clock_generator:inst4|clock_divider_1024:inst8|inst1  ; clock_generator:inst4|clock_divider_1024:inst8|inst4  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.404      ;
; 0.279 ; clock_generator:inst4|clock_divider_1024:inst8|inst1  ; clock_generator:inst4|clock_divider_1024:inst8|inst3  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.405      ;
; 0.279 ; clock_generator:inst4|clock_divider_1024:inst8|inst1  ; clock_generator:inst4|clock_divider_1024:inst8|inst2  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.405      ;
; 0.282 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 1.530      ; 2.021      ;
; 0.301 ; clock_generator:inst4|clock_divider_1024:inst8|inst8  ; clock_generator:inst4|clock_divider_1024:inst8|inst9  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.427      ;
; 0.302 ; clock_generator:inst4|clock_divider_1024:inst8|inst6  ; clock_generator:inst4|clock_divider_1024:inst8|inst7  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.428      ;
; 0.302 ; clock_generator:inst4|clock_divider_1024:inst8|inst5  ; clock_generator:inst4|clock_divider_1024:inst8|inst6  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.428      ;
; 0.367 ; clock_generator:inst4|clock_divider_1024:inst8|inst3  ; clock_generator:inst4|clock_divider_1024:inst8|inst6  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.493      ;
; 0.368 ; clock_generator:inst4|clock_divider_1024:inst8|inst3  ; clock_generator:inst4|clock_divider_1024:inst8|inst9  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.494      ;
; 0.368 ; clock_generator:inst4|clock_divider_1024:inst8|inst3  ; clock_generator:inst4|clock_divider_1024:inst8|inst5  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.494      ;
; 0.370 ; clock_generator:inst4|clock_divider_1024:inst8|inst3  ; clock_generator:inst4|clock_divider_1024:inst8|inst4  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.496      ;
; 0.371 ; clock_generator:inst4|clock_divider_1024:inst8|inst2  ; clock_generator:inst4|clock_divider_1024:inst8|inst3  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.497      ;
; 0.372 ; clock_generator:inst4|clock_divider_1024:inst8|inst2  ; clock_generator:inst4|clock_divider_1024:inst8|inst4  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.498      ;
; 0.413 ; clock_generator:inst4|clock_divider_1024:inst8|inst4  ; clock_generator:inst4|clock_divider_1024:inst8|inst6  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.539      ;
; 0.414 ; clock_generator:inst4|clock_divider_1024:inst8|inst4  ; clock_generator:inst4|clock_divider_1024:inst8|inst9  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.540      ;
; 0.414 ; clock_generator:inst4|clock_divider_1024:inst8|inst4  ; clock_generator:inst4|clock_divider_1024:inst8|inst5  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.540      ;
; 0.420 ; clock_generator:inst4|clock_divider_1024:inst8|inst6  ; clock_generator:inst4|clock_divider_1024:inst8|inst8  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.546      ;
; 0.453 ; clock_generator:inst4|clock_divider_1024:inst8|inst7  ; clock_generator:inst4|clock_divider_1024:inst8|inst8  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.579      ;
; 0.462 ; clock_generator:inst4|clock_divider_1024:inst8|inst5  ; clock_generator:inst4|clock_divider_1024:inst8|inst8  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.588      ;
; 0.467 ; clock_generator:inst4|clock_divider_1024:inst8|inst1  ; clock_generator:inst4|clock_divider_1024:inst8|inst6  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.593      ;
; 0.468 ; clock_generator:inst4|clock_divider_1024:inst8|inst1  ; clock_generator:inst4|clock_divider_1024:inst8|inst9  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.594      ;
; 0.468 ; clock_generator:inst4|clock_divider_1024:inst8|inst1  ; clock_generator:inst4|clock_divider_1024:inst8|inst5  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.594      ;
; 0.469 ; clock_generator:inst4|clock_divider_1024:inst8|inst2  ; clock_generator:inst4|clock_divider_1024:inst8|inst6  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.595      ;
; 0.470 ; clock_generator:inst4|clock_divider_1024:inst8|inst2  ; clock_generator:inst4|clock_divider_1024:inst8|inst9  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.596      ;
; 0.470 ; clock_generator:inst4|clock_divider_1024:inst8|inst2  ; clock_generator:inst4|clock_divider_1024:inst8|inst5  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.596      ;
; 0.472 ; clock_generator:inst4|clock_divider_1024:inst8|inst3  ; clock_generator:inst4|clock_divider_1024:inst8|inst7  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.598      ;
; 0.500 ; clock_generator:inst4|clock_divider_1024:inst8|inst5  ; clock_generator:inst4|clock_divider_1024:inst8|inst9  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.626      ;
; 0.518 ; clock_generator:inst4|clock_divider_1024:inst8|inst4  ; clock_generator:inst4|clock_divider_1024:inst8|inst7  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.644      ;
; 0.529 ; clock_generator:inst4|clock_divider_1024:inst8|inst3  ; clock_generator:inst4|clock_divider_1024:inst8|inst8  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.655      ;
; 0.572 ; clock_generator:inst4|clock_divider_1024:inst8|inst1  ; clock_generator:inst4|clock_divider_1024:inst8|inst7  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.698      ;
; 0.574 ; clock_generator:inst4|clock_divider_1024:inst8|inst2  ; clock_generator:inst4|clock_divider_1024:inst8|inst7  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.700      ;
; 0.575 ; clock_generator:inst4|clock_divider_1024:inst8|inst4  ; clock_generator:inst4|clock_divider_1024:inst8|inst8  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.701      ;
; 0.612 ; clock_generator:inst4|clock_divider_1024:inst8|inst7  ; clock_generator:inst4|clock_divider_1024:inst8|inst9  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.738      ;
; 0.619 ; clock_generator:inst4|clock_divider_1024:inst8|inst6  ; clock_generator:inst4|clock_divider_1024:inst8|inst9  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.745      ;
; 0.629 ; clock_generator:inst4|clock_divider_1024:inst8|inst1  ; clock_generator:inst4|clock_divider_1024:inst8|inst8  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.755      ;
; 0.631 ; clock_generator:inst4|clock_divider_1024:inst8|inst2  ; clock_generator:inst4|clock_divider_1024:inst8|inst8  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.757      ;
; 0.821 ; clock_generator:inst4|clock_divider_1024:inst8|inst9  ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.947      ;
; 0.825 ; clock_generator:inst4|clock_divider_1024:inst8|inst8  ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.951      ;
; 0.944 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; -0.500       ; 1.530      ; 2.183      ;
; 0.952 ; clock_generator:inst4|clock_divider_1024:inst8|inst6  ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 1.078      ;
; 0.985 ; clock_generator:inst4|clock_divider_1024:inst8|inst7  ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 1.111      ;
; 0.994 ; clock_generator:inst4|clock_divider_1024:inst8|inst5  ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 1.120      ;
; 1.061 ; clock_generator:inst4|clock_divider_1024:inst8|inst3  ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 1.187      ;
; 1.107 ; clock_generator:inst4|clock_divider_1024:inst8|inst4  ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 1.233      ;
; 1.161 ; clock_generator:inst4|clock_divider_1024:inst8|inst1  ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 1.287      ;
; 1.163 ; clock_generator:inst4|clock_divider_1024:inst8|inst2  ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 1.289      ;
+-------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock_generator:inst4|inst5'                                                                         ;
+-------+-----------+---------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.181 ; inst      ; inst    ; clock_generator:inst4|inst5 ; clock_generator:inst4|inst5 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; inst2     ; inst2   ; clock_generator:inst4|inst5 ; clock_generator:inst4|inst5 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; inst1     ; inst1   ; clock_generator:inst4|inst5 ; clock_generator:inst4|inst5 ; 0.000        ; 0.042      ; 0.307      ;
; 0.203 ; inst2     ; inst    ; clock_generator:inst4|inst5 ; clock_generator:inst4|inst5 ; 0.000        ; 0.042      ; 0.329      ;
; 0.223 ; inst1     ; inst2   ; clock_generator:inst4|inst5 ; clock_generator:inst4|inst5 ; 0.000        ; 0.042      ; 0.349      ;
; 0.354 ; inst1     ; inst    ; clock_generator:inst4|inst5 ; clock_generator:inst4|inst5 ; 0.000        ; 0.042      ; 0.480      ;
+-------+-----------+---------+-----------------------------+-----------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLK'                                                                                                                                                                                                  ;
+-------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                              ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; 0.182 ; clock_generator:inst4|clock_divider_1024:inst|inst9  ; clock_generator:inst4|clock_divider_1024:inst|inst9  ; CLK                                                  ; CLK         ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; clock_generator:inst4|clock_divider_1024:inst|inst8  ; clock_generator:inst4|clock_divider_1024:inst|inst8  ; CLK                                                  ; CLK         ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; clock_generator:inst4|clock_divider_1024:inst|inst7  ; clock_generator:inst4|clock_divider_1024:inst|inst7  ; CLK                                                  ; CLK         ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; clock_generator:inst4|clock_divider_1024:inst|inst6  ; clock_generator:inst4|clock_divider_1024:inst|inst6  ; CLK                                                  ; CLK         ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; clock_generator:inst4|clock_divider_1024:inst|inst5  ; clock_generator:inst4|clock_divider_1024:inst|inst5  ; CLK                                                  ; CLK         ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; clock_generator:inst4|clock_divider_1024:inst|inst4  ; clock_generator:inst4|clock_divider_1024:inst|inst4  ; CLK                                                  ; CLK         ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; clock_generator:inst4|clock_divider_1024:inst|inst3  ; clock_generator:inst4|clock_divider_1024:inst|inst3  ; CLK                                                  ; CLK         ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; clock_generator:inst4|clock_divider_1024:inst|inst2  ; clock_generator:inst4|clock_divider_1024:inst|inst2  ; CLK                                                  ; CLK         ; 0.000        ; 0.041      ; 0.307      ;
; 0.189 ; clock_generator:inst4|clock_divider_1024:inst|inst1  ; clock_generator:inst4|clock_divider_1024:inst|inst1  ; CLK                                                  ; CLK         ; 0.000        ; 0.041      ; 0.314      ;
; 0.278 ; clock_generator:inst4|clock_divider_1024:inst|inst1  ; clock_generator:inst4|clock_divider_1024:inst|inst2  ; CLK                                                  ; CLK         ; 0.000        ; 0.041      ; 0.403      ;
; 0.294 ; clock_generator:inst4|clock_divider_1024:inst|inst6  ; clock_generator:inst4|clock_divider_1024:inst|inst7  ; CLK                                                  ; CLK         ; 0.000        ; 0.041      ; 0.419      ;
; 0.308 ; clock_generator:inst4|clock_divider_1024:inst|inst5  ; clock_generator:inst4|clock_divider_1024:inst|inst7  ; CLK                                                  ; CLK         ; 0.000        ; 0.041      ; 0.433      ;
; 0.308 ; clock_generator:inst4|clock_divider_1024:inst|inst5  ; clock_generator:inst4|clock_divider_1024:inst|inst6  ; CLK                                                  ; CLK         ; 0.000        ; 0.041      ; 0.433      ;
; 0.359 ; clock_generator:inst4|clock_divider_1024:inst|inst2  ; clock_generator:inst4|clock_divider_1024:inst|inst4  ; CLK                                                  ; CLK         ; 0.000        ; 0.041      ; 0.484      ;
; 0.361 ; clock_generator:inst4|clock_divider_1024:inst|inst2  ; clock_generator:inst4|clock_divider_1024:inst|inst3  ; CLK                                                  ; CLK         ; 0.000        ; 0.041      ; 0.486      ;
; 0.363 ; clock_generator:inst4|clock_divider_1024:inst|inst3  ; clock_generator:inst4|clock_divider_1024:inst|inst7  ; CLK                                                  ; CLK         ; 0.000        ; 0.041      ; 0.488      ;
; 0.363 ; clock_generator:inst4|clock_divider_1024:inst|inst3  ; clock_generator:inst4|clock_divider_1024:inst|inst6  ; CLK                                                  ; CLK         ; 0.000        ; 0.041      ; 0.488      ;
; 0.364 ; clock_generator:inst4|clock_divider_1024:inst|inst8  ; clock_generator:inst4|clock_divider_1024:inst|inst9  ; CLK                                                  ; CLK         ; 0.000        ; 0.041      ; 0.489      ;
; 0.364 ; clock_generator:inst4|clock_divider_1024:inst|inst3  ; clock_generator:inst4|clock_divider_1024:inst|inst5  ; CLK                                                  ; CLK         ; 0.000        ; 0.041      ; 0.489      ;
; 0.377 ; clock_generator:inst4|clock_divider_1024:inst|inst1  ; clock_generator:inst4|clock_divider_1024:inst|inst3  ; CLK                                                  ; CLK         ; 0.000        ; 0.041      ; 0.502      ;
; 0.380 ; clock_generator:inst4|clock_divider_1024:inst|inst1  ; clock_generator:inst4|clock_divider_1024:inst|inst4  ; CLK                                                  ; CLK         ; 0.000        ; 0.041      ; 0.505      ;
; 0.412 ; clock_generator:inst4|clock_divider_1024:inst|inst6  ; clock_generator:inst4|clock_divider_1024:inst|inst9  ; CLK                                                  ; CLK         ; 0.000        ; 0.041      ; 0.537      ;
; 0.412 ; clock_generator:inst4|clock_divider_1024:inst|inst4  ; clock_generator:inst4|clock_divider_1024:inst|inst7  ; CLK                                                  ; CLK         ; 0.000        ; 0.041      ; 0.537      ;
; 0.412 ; clock_generator:inst4|clock_divider_1024:inst|inst4  ; clock_generator:inst4|clock_divider_1024:inst|inst6  ; CLK                                                  ; CLK         ; 0.000        ; 0.041      ; 0.537      ;
; 0.413 ; clock_generator:inst4|clock_divider_1024:inst|inst4  ; clock_generator:inst4|clock_divider_1024:inst|inst5  ; CLK                                                  ; CLK         ; 0.000        ; 0.041      ; 0.538      ;
; 0.414 ; clock_generator:inst4|clock_divider_1024:inst|inst6  ; clock_generator:inst4|clock_divider_1024:inst|inst8  ; CLK                                                  ; CLK         ; 0.000        ; 0.041      ; 0.539      ;
; 0.428 ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; CLK         ; 0.000        ; 1.646      ; 2.293      ;
; 0.450 ; clock_generator:inst4|clock_divider_1024:inst|inst7  ; clock_generator:inst4|clock_divider_1024:inst|inst9  ; CLK                                                  ; CLK         ; 0.000        ; 0.041      ; 0.575      ;
; 0.452 ; clock_generator:inst4|clock_divider_1024:inst|inst3  ; clock_generator:inst4|clock_divider_1024:inst|inst4  ; CLK                                                  ; CLK         ; 0.000        ; 0.041      ; 0.577      ;
; 0.452 ; clock_generator:inst4|clock_divider_1024:inst|inst7  ; clock_generator:inst4|clock_divider_1024:inst|inst8  ; CLK                                                  ; CLK         ; 0.000        ; 0.041      ; 0.577      ;
; 0.464 ; clock_generator:inst4|clock_divider_1024:inst|inst2  ; clock_generator:inst4|clock_divider_1024:inst|inst7  ; CLK                                                  ; CLK         ; 0.000        ; 0.041      ; 0.589      ;
; 0.464 ; clock_generator:inst4|clock_divider_1024:inst|inst2  ; clock_generator:inst4|clock_divider_1024:inst|inst6  ; CLK                                                  ; CLK         ; 0.000        ; 0.041      ; 0.589      ;
; 0.465 ; clock_generator:inst4|clock_divider_1024:inst|inst2  ; clock_generator:inst4|clock_divider_1024:inst|inst5  ; CLK                                                  ; CLK         ; 0.000        ; 0.041      ; 0.590      ;
; 0.466 ; clock_generator:inst4|clock_divider_1024:inst|inst1  ; clock_generator:inst4|clock_divider_1024:inst|inst7  ; CLK                                                  ; CLK         ; 0.000        ; 0.041      ; 0.591      ;
; 0.466 ; clock_generator:inst4|clock_divider_1024:inst|inst1  ; clock_generator:inst4|clock_divider_1024:inst|inst6  ; CLK                                                  ; CLK         ; 0.000        ; 0.041      ; 0.591      ;
; 0.467 ; clock_generator:inst4|clock_divider_1024:inst|inst1  ; clock_generator:inst4|clock_divider_1024:inst|inst5  ; CLK                                                  ; CLK         ; 0.000        ; 0.041      ; 0.592      ;
; 0.522 ; clock_generator:inst4|clock_divider_1024:inst|inst3  ; clock_generator:inst4|clock_divider_1024:inst|inst9  ; CLK                                                  ; CLK         ; 0.000        ; 0.041      ; 0.647      ;
; 0.523 ; clock_generator:inst4|clock_divider_1024:inst|inst5  ; clock_generator:inst4|clock_divider_1024:inst|inst9  ; CLK                                                  ; CLK         ; 0.000        ; 0.041      ; 0.648      ;
; 0.524 ; clock_generator:inst4|clock_divider_1024:inst|inst3  ; clock_generator:inst4|clock_divider_1024:inst|inst8  ; CLK                                                  ; CLK         ; 0.000        ; 0.041      ; 0.649      ;
; 0.525 ; clock_generator:inst4|clock_divider_1024:inst|inst5  ; clock_generator:inst4|clock_divider_1024:inst|inst8  ; CLK                                                  ; CLK         ; 0.000        ; 0.041      ; 0.650      ;
; 0.571 ; clock_generator:inst4|clock_divider_1024:inst|inst4  ; clock_generator:inst4|clock_divider_1024:inst|inst9  ; CLK                                                  ; CLK         ; 0.000        ; 0.041      ; 0.696      ;
; 0.573 ; clock_generator:inst4|clock_divider_1024:inst|inst4  ; clock_generator:inst4|clock_divider_1024:inst|inst8  ; CLK                                                  ; CLK         ; 0.000        ; 0.041      ; 0.698      ;
; 0.623 ; clock_generator:inst4|clock_divider_1024:inst|inst2  ; clock_generator:inst4|clock_divider_1024:inst|inst9  ; CLK                                                  ; CLK         ; 0.000        ; 0.041      ; 0.748      ;
; 0.625 ; clock_generator:inst4|clock_divider_1024:inst|inst1  ; clock_generator:inst4|clock_divider_1024:inst|inst9  ; CLK                                                  ; CLK         ; 0.000        ; 0.041      ; 0.750      ;
; 0.625 ; clock_generator:inst4|clock_divider_1024:inst|inst2  ; clock_generator:inst4|clock_divider_1024:inst|inst8  ; CLK                                                  ; CLK         ; 0.000        ; 0.041      ; 0.750      ;
; 0.627 ; clock_generator:inst4|clock_divider_1024:inst|inst1  ; clock_generator:inst4|clock_divider_1024:inst|inst8  ; CLK                                                  ; CLK         ; 0.000        ; 0.041      ; 0.752      ;
; 0.859 ; clock_generator:inst4|clock_divider_1024:inst|inst9  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; CLK                                                  ; CLK         ; 0.000        ; 0.041      ; 0.984      ;
; 0.886 ; clock_generator:inst4|clock_divider_1024:inst|inst8  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; CLK                                                  ; CLK         ; 0.000        ; 0.041      ; 1.011      ;
; 0.973 ; clock_generator:inst4|clock_divider_1024:inst|inst6  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; CLK                                                  ; CLK         ; 0.000        ; 0.041      ; 1.098      ;
; 1.011 ; clock_generator:inst4|clock_divider_1024:inst|inst7  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; CLK                                                  ; CLK         ; 0.000        ; 0.041      ; 1.136      ;
; 1.083 ; clock_generator:inst4|clock_divider_1024:inst|inst3  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; CLK                                                  ; CLK         ; 0.000        ; 0.041      ; 1.208      ;
; 1.084 ; clock_generator:inst4|clock_divider_1024:inst|inst5  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; CLK                                                  ; CLK         ; 0.000        ; 0.041      ; 1.209      ;
; 1.132 ; clock_generator:inst4|clock_divider_1024:inst|inst4  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; CLK                                                  ; CLK         ; 0.000        ; 0.041      ; 1.257      ;
; 1.184 ; clock_generator:inst4|clock_divider_1024:inst|inst2  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; CLK                                                  ; CLK         ; 0.000        ; 0.041      ; 1.309      ;
; 1.186 ; clock_generator:inst4|clock_divider_1024:inst|inst1  ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; CLK                                                  ; CLK         ; 0.000        ; 0.041      ; 1.311      ;
; 1.217 ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; clock_generator:inst4|clock_divider_1024:inst|inst10 ; CLK         ; -0.500       ; 1.646      ; 2.582      ;
+-------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                 ;
+--------------------------------------------------------+---------+-------+----------+---------+---------------------+
; Clock                                                  ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack                                       ; -2.299  ; 0.181 ; N/A      ; N/A     ; -3.000              ;
;  CLK                                                   ; -2.299  ; 0.182 ; N/A      ; N/A     ; -3.000              ;
;  clock_generator:inst4|clock_divider_1024:inst8|inst10 ; -1.905  ; 0.181 ; N/A      ; N/A     ; -1.285              ;
;  clock_generator:inst4|clock_divider_1024:inst|inst10  ; -2.275  ; 0.181 ; N/A      ; N/A     ; -1.285              ;
;  clock_generator:inst4|inst5                           ; -0.335  ; 0.181 ; N/A      ; N/A     ; -1.285              ;
; Design-wide TNS                                        ; -16.798 ; 0.0   ; 0.0      ; 0.0     ; -38.98              ;
;  CLK                                                   ; -6.810  ; 0.000 ; N/A      ; N/A     ; -15.850             ;
;  clock_generator:inst4|clock_divider_1024:inst8|inst10 ; -2.853  ; 0.000 ; N/A      ; N/A     ; -6.425              ;
;  clock_generator:inst4|clock_divider_1024:inst|inst10  ; -6.800  ; 0.000 ; N/A      ; N/A     ; -12.850             ;
;  clock_generator:inst4|inst5                           ; -0.335  ; 0.000 ; N/A      ; N/A     ; -3.855              ;
+--------------------------------------------------------+---------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; out[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; w                       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLK                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; out[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; out[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; out[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; out[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; out[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; out[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; out[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; out[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; out[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; out[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; out[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; out[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; out[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; out[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; out[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                           ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                            ; To Clock                                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
; CLK                                                   ; CLK                                                   ; 54       ; 0        ; 0        ; 0        ;
; clock_generator:inst4|clock_divider_1024:inst|inst10  ; CLK                                                   ; 1        ; 1        ; 0        ; 0        ;
; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; 14       ; 0        ; 0        ; 0        ;
; clock_generator:inst4|inst5                           ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; 1        ; 1        ; 0        ; 0        ;
; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; 1        ; 1        ; 0        ; 0        ;
; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; 54       ; 0        ; 0        ; 0        ;
; clock_generator:inst4|inst5                           ; clock_generator:inst4|inst5                           ; 6        ; 0        ; 0        ; 0        ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                            ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                            ; To Clock                                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
; CLK                                                   ; CLK                                                   ; 54       ; 0        ; 0        ; 0        ;
; clock_generator:inst4|clock_divider_1024:inst|inst10  ; CLK                                                   ; 1        ; 1        ; 0        ; 0        ;
; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; 14       ; 0        ; 0        ; 0        ;
; clock_generator:inst4|inst5                           ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; 1        ; 1        ; 0        ; 0        ;
; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; 1        ; 1        ; 0        ; 0        ;
; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; 54       ; 0        ; 0        ; 0        ;
; clock_generator:inst4|inst5                           ; clock_generator:inst4|inst5                           ; 6        ; 0        ; 0        ; 0        ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 3     ; 3    ;
; Unconstrained Output Ports      ; 7     ; 7    ;
; Unconstrained Output Port Paths ; 21    ; 21   ;
+---------------------------------+-------+------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                               ;
+-------------------------------------------------------+-------------------------------------------------------+------+-------------+
; Target                                                ; Clock                                                 ; Type ; Status      ;
+-------------------------------------------------------+-------------------------------------------------------+------+-------------+
; CLK                                                   ; CLK                                                   ; Base ; Constrained ;
; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; clock_generator:inst4|clock_divider_1024:inst8|inst10 ; Base ; Constrained ;
; clock_generator:inst4|clock_divider_1024:inst|inst10  ; clock_generator:inst4|clock_divider_1024:inst|inst10  ; Base ; Constrained ;
; clock_generator:inst4|inst5                           ; clock_generator:inst4|inst5                           ; Base ; Constrained ;
+-------------------------------------------------------+-------------------------------------------------------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; w          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; out[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; w          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; out[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 22.1std.1 Build 917 02/14/2023 SC Standard Edition
    Info: Processing started: Thu Apr 18 14:27:52 2024
Info: Command: quartus_sta lab11step2 -c lab11step2
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'lab11step2.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clock_generator:inst4|inst5 clock_generator:inst4|inst5
    Info (332105): create_clock -period 1.000 -name clock_generator:inst4|clock_divider_1024:inst8|inst10 clock_generator:inst4|clock_divider_1024:inst8|inst10
    Info (332105): create_clock -period 1.000 -name clock_generator:inst4|clock_divider_1024:inst|inst10 clock_generator:inst4|clock_divider_1024:inst|inst10
    Info (332105): create_clock -period 1.000 -name CLK CLK
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.299
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.299              -6.810 CLK 
    Info (332119):    -2.275              -6.800 clock_generator:inst4|clock_divider_1024:inst|inst10 
    Info (332119):    -1.905              -2.853 clock_generator:inst4|clock_divider_1024:inst8|inst10 
    Info (332119):    -0.335              -0.335 clock_generator:inst4|inst5 
Info (332146): Worst-case hold slack is 0.401
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.401               0.000 clock_generator:inst4|clock_divider_1024:inst8|inst10 
    Info (332119):     0.402               0.000 CLK 
    Info (332119):     0.402               0.000 clock_generator:inst4|clock_divider_1024:inst|inst10 
    Info (332119):     0.402               0.000 clock_generator:inst4|inst5 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -15.850 CLK 
    Info (332119):    -1.285             -12.850 clock_generator:inst4|clock_divider_1024:inst|inst10 
    Info (332119):    -1.285              -6.425 clock_generator:inst4|clock_divider_1024:inst8|inst10 
    Info (332119):    -1.285              -3.855 clock_generator:inst4|inst5 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.016
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.016              -5.334 CLK 
    Info (332119):    -2.002              -5.301 clock_generator:inst4|clock_divider_1024:inst|inst10 
    Info (332119):    -1.664              -2.264 clock_generator:inst4|clock_divider_1024:inst8|inst10 
    Info (332119):    -0.202              -0.202 clock_generator:inst4|inst5 
Info (332146): Worst-case hold slack is 0.353
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.353               0.000 clock_generator:inst4|clock_divider_1024:inst8|inst10 
    Info (332119):     0.354               0.000 CLK 
    Info (332119):     0.354               0.000 clock_generator:inst4|clock_divider_1024:inst|inst10 
    Info (332119):     0.354               0.000 clock_generator:inst4|inst5 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -15.850 CLK 
    Info (332119):    -1.285             -12.850 clock_generator:inst4|clock_divider_1024:inst|inst10 
    Info (332119):    -1.285              -6.425 clock_generator:inst4|clock_divider_1024:inst8|inst10 
    Info (332119):    -1.285              -3.855 clock_generator:inst4|inst5 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -0.669
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.669              -0.669 CLK 
    Info (332119):    -0.608              -0.608 clock_generator:inst4|clock_divider_1024:inst|inst10 
    Info (332119):    -0.454              -0.454 clock_generator:inst4|clock_divider_1024:inst8|inst10 
    Info (332119):     0.339               0.000 clock_generator:inst4|inst5 
Info (332146): Worst-case hold slack is 0.181
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.181               0.000 clock_generator:inst4|clock_divider_1024:inst8|inst10 
    Info (332119):     0.181               0.000 clock_generator:inst4|clock_divider_1024:inst|inst10 
    Info (332119):     0.181               0.000 clock_generator:inst4|inst5 
    Info (332119):     0.182               0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -13.620 CLK 
    Info (332119):    -1.000             -10.000 clock_generator:inst4|clock_divider_1024:inst|inst10 
    Info (332119):    -1.000              -5.000 clock_generator:inst4|clock_divider_1024:inst8|inst10 
    Info (332119):    -1.000              -3.000 clock_generator:inst4|inst5 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4896 megabytes
    Info: Processing ended: Thu Apr 18 14:28:00 2024
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:01


