// left shift and rotate operation
module left_rotate(clk,reset,amount,data,load,out);
input clk,reset;
input [2:0] amount;
input [7:0] data;
input load;
output reg [7:0] out;
// when load is high, load data to out
// left shift and rotate the register out by amount bits
always @ (posedge clk or posedge reset)
begin
	if (reset)
	begin
	out = 8'b0;
	end
	else
	begin
	if (load)
	begin
	out = data;
	end
	else
	begin
	case (amount)
	3'b000: out = {out[6:0], out[7]};
	3'b001: out = {out[5:0], out[7:6]};
	3'b010: out = {out[4:0], out[7:6]};
	3'b011: out = {out[3:0], out[7:6]};
	3'b100: out = {out[2:0], out[7:6]};
	3'b101: out = {out[1:0],end
end
end
endmodule
