// Seed: 3786741015
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    output supply0 id_0
);
  wire id_2;
  always
  fork
    `define pp_3 0
    if (1) begin : LABEL_0
      id_0 = 1;
    end
  join_any : SymbolIdentifier
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2
  );
  wire id_4;
endmodule
module module_2 (
    output wor  id_0,
    input  wand id_1
);
  id_3(
      .id_0(1'b0)
  );
  assign module_3.type_1 = 0;
endmodule
module module_3 (
    output tri   id_0,
    output logic id_1,
    input  tri   id_2,
    input  uwire id_3
);
  initial id_1 <= 1'b0;
  id_5(
      .id_0(id_3)
  );
  module_2 modCall_1 (
      id_0,
      id_3
  );
  wire id_6 = id_3;
endmodule
