=====
SETUP
0.102
18.792
18.893
initialize/PSRAM_com/ended_s2
10.979
11.437
initialize/n165_s8
12.748
13.570
n1064_s19
15.029
16.061
n1064_s18
16.865
17.687
n1064_s17
17.693
18.792
com_start_s0
18.792
=====
SETUP
0.151
10.427
10.579
quad_start_mcu_s0
2.627
3.085
initialize/PSRAM_com/n507_s2
4.717
5.816
initialize/PSRAM_com/n540_s7
7.137
7.939
initialize/PSRAM_com/n540_s8
8.360
8.986
initialize/PSRAM_com/n543_s1
9.801
10.427
initialize/PSRAM_com/counter_3_s0
10.427
=====
SETUP
0.151
10.427
10.579
quad_start_mcu_s0
2.627
3.085
initialize/PSRAM_com/n507_s2
4.717
5.816
initialize/PSRAM_com/n540_s7
7.137
7.939
initialize/PSRAM_com/n540_s8
8.360
8.986
initialize/PSRAM_com/ended_s2
10.427
=====
SETUP
0.168
10.767
10.935
quad_start_mcu_s0
2.627
3.085
initialize/PSRAM_com/n507_s2
4.717
5.816
initialize/PSRAM_com/n540_s7
7.137
7.939
initialize/PSRAM_com/n540_s8
8.360
8.986
initialize/PSRAM_com/n540_s3
9.806
10.431
initialize/PSRAM_com/ended_s2
10.767
=====
SETUP
0.196
10.382
10.579
quad_start_mcu_s0
2.627
3.085
initialize/PSRAM_com/n507_s2
4.717
5.816
initialize/PSRAM_com/n540_s7
7.137
7.959
initialize/PSRAM_com/n542_s3
8.301
8.926
initialize/PSRAM_com/n544_s1
9.350
10.382
initialize/PSRAM_com/counter_2_s0
10.382
=====
SETUP
0.196
10.382
10.579
quad_start_mcu_s0
2.627
3.085
initialize/PSRAM_com/n507_s2
4.717
5.816
initialize/PSRAM_com/n540_s7
7.137
7.959
initialize/PSRAM_com/n542_s3
8.301
8.926
initialize/PSRAM_com/n542_s1
9.350
10.382
initialize/PSRAM_com/counter_4_s0
10.382
=====
SETUP
0.341
10.238
10.579
quad_start_mcu_s0
2.627
3.085
initialize/PSRAM_com/mem_ce_d_s
4.227
5.049
initialize/PSRAM_com/n542_s4
6.051
6.677
initialize/PSRAM_com/n541_s2
6.693
7.515
initialize/PSRAM_com/n541_s1
9.139
10.238
initialize/PSRAM_com/counter_5_s0
10.238
=====
SETUP
0.410
10.168
10.579
quad_start_mcu_s0
2.627
3.085
initialize/PSRAM_com/n507_s2
4.717
5.816
initialize/PSRAM_com/n540_s7
7.137
7.959
initialize/PSRAM_com/n542_s3
8.301
8.926
initialize/PSRAM_com/n546_s1
9.346
10.168
initialize/PSRAM_com/counter_0_s0
10.168
=====
SETUP
0.981
9.954
10.935
quad_start_mcu_s0
2.627
3.085
initialize/PSRAM_com/n507_s2
4.717
5.816
initialize/PSRAM_com/n624_s0
6.652
7.678
initialize/PSRAM_com/n607_s2
8.103
9.164
initialize/PSRAM_com/n625_s0
9.954
=====
SETUP
0.981
9.954
10.935
quad_start_mcu_s0
2.627
3.085
initialize/PSRAM_com/n507_s2
4.717
5.816
initialize/PSRAM_com/n624_s0
6.652
7.678
initialize/PSRAM_com/n607_s2
8.103
9.164
initialize/PSRAM_com/n586_s0
9.954
=====
SETUP
0.981
9.954
10.935
quad_start_mcu_s0
2.627
3.085
initialize/PSRAM_com/n507_s2
4.717
5.816
initialize/PSRAM_com/n624_s0
6.652
7.678
initialize/PSRAM_com/n607_s2
8.103
9.164
initialize/PSRAM_com/n585_s0
9.954
=====
SETUP
1.022
9.557
10.579
quad_start_mcu_s0
2.627
3.085
initialize/PSRAM_com/n507_s2
4.717
5.816
initialize/PSRAM_com/n624_s0
6.652
7.678
initialize/PSRAM_com/n504_s3
8.103
8.729
initialize/PSRAM_com/n504_s0
8.735
9.557
initialize/PSRAM_com/mem_sio_reg_0_s0
9.557
=====
SETUP
1.064
9.872
10.935
quad_start_mcu_s0
2.627
3.085
initialize/PSRAM_com/n507_s2
4.717
5.816
initialize/PSRAM_com/n624_s0
6.652
7.678
initialize/PSRAM_com/n607_s2
8.103
9.164
initialize/PSRAM_com/n587_s0
9.872
=====
SETUP
1.901
16.993
18.893
initialize/PSRAM_com/fifo_rd_s0
10.979
11.437
fifo_inst/n86_1_s1
13.707
14.768
fifo_inst/n138_1_s
16.145
16.202
fifo_inst/n137_1_s
16.202
16.259
fifo_inst/n136_1_s
16.259
16.316
fifo_inst/n135_1_s
16.316
16.373
fifo_inst/n134_1_s
16.373
16.430
fifo_inst/n133_1_s
16.430
16.993
fifo_inst/count_5_s1
16.993
=====
SETUP
1.958
16.936
18.893
initialize/PSRAM_com/fifo_rd_s0
10.979
11.437
fifo_inst/n86_1_s1
13.707
14.768
fifo_inst/n138_1_s
16.145
16.202
fifo_inst/n137_1_s
16.202
16.259
fifo_inst/n136_1_s
16.259
16.316
fifo_inst/n135_1_s
16.316
16.373
fifo_inst/n134_1_s
16.373
16.936
fifo_inst/count_4_s1
16.936
=====
SETUP
2.011
8.924
10.935
quad_start_mcu_s0
2.627
3.085
initialize/PSRAM_com/n507_s2
4.717
5.816
initialize/PSRAM_com/data_write_15_s5
7.137
7.762
initialize/PSRAM_com/data_write_3_s0
8.924
=====
SETUP
2.015
16.879
18.893
initialize/PSRAM_com/fifo_rd_s0
10.979
11.437
fifo_inst/n86_1_s1
13.707
14.768
fifo_inst/n138_1_s
16.145
16.202
fifo_inst/n137_1_s
16.202
16.259
fifo_inst/n136_1_s
16.259
16.316
fifo_inst/n135_1_s
16.316
16.879
fifo_inst/count_3_s1
16.879
=====
SETUP
2.043
8.893
10.935
quad_start_mcu_s0
2.627
3.085
initialize/PSRAM_com/n507_s2
4.717
5.778
initialize/PSRAM_com/n989_s0
6.202
7.263
initialize/PSRAM_com/data_out_0_s0
8.893
=====
SETUP
2.043
8.893
10.935
quad_start_mcu_s0
2.627
3.085
initialize/PSRAM_com/n507_s2
4.717
5.778
initialize/PSRAM_com/n989_s0
6.202
7.263
initialize/PSRAM_com/data_out_1_s0
8.893
=====
SETUP
2.047
8.888
10.935
quad_start_mcu_s0
2.627
3.085
initialize/PSRAM_com/n507_s2
4.717
5.778
initialize/PSRAM_com/n989_s0
6.202
7.263
initialize/PSRAM_com/data_out_2_s0
8.888
=====
SETUP
2.047
8.888
10.935
quad_start_mcu_s0
2.627
3.085
initialize/PSRAM_com/n507_s2
4.717
5.778
initialize/PSRAM_com/n989_s0
6.202
7.263
initialize/PSRAM_com/data_out_3_s0
8.888
=====
SETUP
2.050
8.885
10.935
quad_start_mcu_s0
2.627
3.085
initialize/PSRAM_com/n507_s2
4.717
5.816
initialize/PSRAM_com/data_write_15_s5
7.137
7.762
initialize/PSRAM_com/data_write_15_s0
8.885
=====
SETUP
2.060
8.875
10.935
quad_start_mcu_s0
2.627
3.085
initialize/PSRAM_com/n507_s2
4.717
5.816
initialize/PSRAM_com/data_write_15_s5
7.137
7.762
initialize/PSRAM_com/data_write_7_s0
8.875
=====
SETUP
2.060
8.875
10.935
quad_start_mcu_s0
2.627
3.085
initialize/PSRAM_com/n507_s2
4.717
5.816
initialize/PSRAM_com/data_write_15_s5
7.137
7.762
initialize/PSRAM_com/data_write_10_s0
8.875
=====
SETUP
2.060
8.875
10.935
quad_start_mcu_s0
2.627
3.085
initialize/PSRAM_com/n507_s2
4.717
5.816
initialize/PSRAM_com/data_write_15_s5
7.137
7.762
initialize/PSRAM_com/data_write_11_s0
8.875
=====
HOLD
0.562
3.145
2.582
UART1/byteReady_s2
2.567
2.901
UART1/flag_acq_s0
3.145
=====
HOLD
0.562
3.145
2.582
UART1/byteReady_s2
2.567
2.901
UART1/flag_debug_s0
3.145
=====
HOLD
0.566
3.149
2.582
fifo_inst/wr_ptr_3_s0
2.567
2.901
fifo_inst/fifo_mem_fifo_mem_0_2_s
3.149
=====
HOLD
0.566
3.149
2.582
fifo_inst/wr_ptr_1_s0
2.567
2.901
fifo_inst/fifo_mem_fifo_mem_0_2_s
3.149
=====
HOLD
0.570
3.137
2.567
debuttonA/deb_button/OUT_s0
2.567
2.901
debuttonA/sync_button_debounced/resync_0_s0
3.137
=====
HOLD
0.570
3.137
2.567
debuttonA/sync_button/sync_buffer_2_s0
2.567
2.901
debuttonA/deb_button/shift_0_s0
3.137
=====
HOLD
0.570
3.137
2.567
UART1/buffer[6]_1_s0
2.567
2.901
UART1/samples_before_9_s0
3.137
=====
HOLD
0.571
3.138
2.567
UART1/buffer[2]_0_s0
2.567
2.901
UART1/samples_after_16_s0
3.138
=====
HOLD
0.573
11.485
10.912
initialize/PSRAM_com/data_out_8_s0
10.912
11.245
initialize/PSRAM_com/data_out_12_s0
11.485
=====
HOLD
0.573
11.485
10.912
initialize/PSRAM_com/data_out_9_s0
10.912
11.245
initialize/PSRAM_com/data_out_13_s0
11.485
=====
HOLD
0.573
11.485
10.912
initialize/PSRAM_com/data_out_10_s0
10.912
11.245
initialize/PSRAM_com/data_out_14_s0
11.485
=====
HOLD
0.582
3.149
2.567
UART1/dataIn_3_s0
2.567
2.901
UART1/samples_before_3_s0
3.149
=====
HOLD
0.582
3.149
2.567
UART1/dataIn_3_s0
2.567
2.901
UART1/dataIn_2_s0
3.149
=====
HOLD
0.583
3.166
2.582
debuttonA/sync_button_debounced/resync_2_s0
2.567
2.901
debuttonA/sync_button_debounced/button_once_s0
3.166
=====
HOLD
0.598
3.166
2.567
UART1/buffer[4]_7_s0
2.567
2.901
UART1/samples_after_7_s0
3.166
=====
HOLD
0.607
3.174
2.567
UART1/dataIn_4_s0
2.567
2.901
UART1/dataIn_3_s0
3.174
=====
HOLD
0.708
11.619
10.912
initialize/PSRAM_com/burst_counter_5_s0
10.912
11.245
initialize/PSRAM_com/n280_s10
11.247
11.619
initialize/PSRAM_com/burst_counter_5_s0
11.619
=====
HOLD
0.708
3.275
2.567
initialize/timer_0_s1
2.567
2.901
initialize/n69_s5
2.903
3.275
initialize/timer_0_s1
3.275
=====
HOLD
0.708
3.275
2.567
read_write_0_s2
2.567
2.901
n241_s6
2.903
3.275
read_write_0_s2
3.275
=====
HOLD
0.708
3.275
2.567
led_rgb_1_s2
2.567
2.901
n1106_s12
2.903
3.275
led_rgb_1_s2
3.275
=====
HOLD
0.708
3.275
2.567
led_rgb_0_s2
2.567
2.901
n1108_s11
2.903
3.275
led_rgb_0_s2
3.275
=====
HOLD
0.709
11.620
10.912
initialize/PSRAM_com/burst_counter_3_s0
10.912
11.245
initialize/PSRAM_com/n284_s8
11.248
11.620
initialize/PSRAM_com/burst_counter_3_s0
11.620
=====
HOLD
0.709
3.276
2.567
ADC_submodule/adc_clk_s1
2.567
2.901
ADC_submodule/n26_s2
2.904
3.276
ADC_submodule/adc_clk_s1
3.276
=====
HOLD
0.709
3.276
2.567
ADC_submodule/clock_counter_3_s0
2.567
2.901
ADC_submodule/n22_s2
2.904
3.276
ADC_submodule/clock_counter_3_s0
3.276
=====
HOLD
0.709
3.276
2.567
UART1/txBitNumber_1_s2
2.567
2.901
UART1/n966_s9
2.904
3.276
UART1/txBitNumber_1_s2
3.276
