

================================================================
== Vitis HLS Report for 'dpu_pack_4_Pipeline_VITIS_LOOP_543_12'
================================================================
* Date:           Thu Dec 29 15:59:32 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        HLS_final_vitis
* Solution:       solution5 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.163 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      386|      386|  3.860 us|  3.860 us|  386|  386|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_543_12  |      384|      384|         4|          3|          1|   128|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 3, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.29>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i_25 = alloca i32 1"   --->   Operation 7 'alloca' 'i_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%this_5_11 = alloca i32 1"   --->   Operation 8 'alloca' 'this_5_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %sk, void @empty_68, i32 0, i32 0, void @empty_69, i32 4294967295, i32 0, void @empty_69, void @empty_69, void @empty_69, i32 0, i32 0, i32 0, i32 0, void @empty_69, void @empty_69, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%this_5_10_read = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %this_5_10"   --->   Operation 10 'read' 'this_5_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.46ns)   --->   "%store_ln0 = store i8192 %this_5_10_read, i8192 %this_5_11"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 12 [1/1] (0.46ns)   --->   "%store_ln0 = store i8 0, i8 %i_25"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc730"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i = load i8 %i_25" [HLS_Final_vitis_src/dpu.cpp:547]   --->   Operation 14 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 15 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.70ns)   --->   "%icmp_ln543 = icmp_eq  i8 %i, i8 128" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 16 'icmp' 'icmp_ln543' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128"   --->   Operation 17 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.87ns)   --->   "%add_ln543 = add i8 %i, i8 1" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 18 'add' 'add_ln543' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln543 = br i1 %icmp_ln543, void %for.inc730.split, void %for.inc736.exitStub" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 19 'br' 'br_ln543' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%ptr_load = load i32 %ptr" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 20 'load' 'ptr_load' <Predicate = (!icmp_ln543)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln545 = trunc i32 %ptr_load" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 21 'trunc' 'trunc_ln545' <Predicate = (!icmp_ln543)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln545 = zext i32 %ptr_load" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 22 'zext' 'zext_ln545' <Predicate = (!icmp_ln543)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%sk_addr = getelementptr i8 %sk, i64 0, i64 %zext_ln545" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 23 'getelementptr' 'sk_addr' <Predicate = (!icmp_ln543)> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (1.29ns)   --->   "%sk_load = load i12 %sk_addr" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 24 'load' 'sk_load' <Predicate = (!icmp_ln543)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4016> <RAM>
ST_1 : Operation 25 [1/1] (0.99ns)   --->   "%add_ln545 = add i12 %trunc_ln545, i12 1" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 25 'add' 'add_ln545' <Predicate = (!icmp_ln543)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln545_1 = zext i12 %add_ln545" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 26 'zext' 'zext_ln545_1' <Predicate = (!icmp_ln543)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%sk_addr_1 = getelementptr i8 %sk, i64 0, i64 %zext_ln545_1" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 27 'getelementptr' 'sk_addr_1' <Predicate = (!icmp_ln543)> <Delay = 0.00>
ST_1 : Operation 28 [2/2] (1.29ns)   --->   "%sk_load_1 = load i12 %sk_addr_1" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 28 'load' 'sk_load_1' <Predicate = (!icmp_ln543)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4016> <RAM>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln547 = trunc i8 %i" [HLS_Final_vitis_src/dpu.cpp:547]   --->   Operation 29 'trunc' 'trunc_ln547' <Predicate = (!icmp_ln543)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.14ns)   --->   "%add_ln549 = add i32 %ptr_load, i32 5" [HLS_Final_vitis_src/dpu.cpp:549]   --->   Operation 30 'add' 'add_ln549' <Predicate = (!icmp_ln543)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%store_ln549 = store i32 %add_ln549, i32 %ptr" [HLS_Final_vitis_src/dpu.cpp:549]   --->   Operation 31 'store' 'store_ln549' <Predicate = (!icmp_ln543)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.46ns)   --->   "%store_ln543 = store i8 %add_ln543, i8 %i_25" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 32 'store' 'store_ln543' <Predicate = (!icmp_ln543)> <Delay = 0.46>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%this_5_11_load_1 = load i8192 %this_5_11"   --->   Operation 86 'load' 'this_5_11_load_1' <Predicate = (icmp_ln543)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8192P0A, i8192 %this_5_11_out, i8192 %this_5_11_load_1"   --->   Operation 87 'write' 'write_ln0' <Predicate = (icmp_ln543)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 88 'ret' 'ret_ln0' <Predicate = (icmp_ln543)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.29>
ST_2 : Operation 33 [1/2] (1.29ns)   --->   "%sk_load = load i12 %sk_addr" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 33 'load' 'sk_load' <Predicate = (!icmp_ln543)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4016> <RAM>
ST_2 : Operation 34 [1/2] (1.29ns)   --->   "%sk_load_1 = load i12 %sk_addr_1" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 34 'load' 'sk_load_1' <Predicate = (!icmp_ln543)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4016> <RAM>
ST_2 : Operation 35 [1/1] (0.99ns)   --->   "%add_ln545_1 = add i12 %trunc_ln545, i12 2" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 35 'add' 'add_ln545_1' <Predicate = (!icmp_ln543)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln545_2 = zext i12 %add_ln545_1" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 36 'zext' 'zext_ln545_2' <Predicate = (!icmp_ln543)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%sk_addr_2 = getelementptr i8 %sk, i64 0, i64 %zext_ln545_2" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 37 'getelementptr' 'sk_addr_2' <Predicate = (!icmp_ln543)> <Delay = 0.00>
ST_2 : Operation 38 [2/2] (1.29ns)   --->   "%sk_load_2 = load i12 %sk_addr_2" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 38 'load' 'sk_load_2' <Predicate = (!icmp_ln543)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4016> <RAM>
ST_2 : Operation 39 [1/1] (0.99ns)   --->   "%add_ln546 = add i12 %trunc_ln545, i12 3" [HLS_Final_vitis_src/dpu.cpp:546]   --->   Operation 39 'add' 'add_ln546' <Predicate = (!icmp_ln543)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln546 = zext i12 %add_ln546" [HLS_Final_vitis_src/dpu.cpp:546]   --->   Operation 40 'zext' 'zext_ln546' <Predicate = (!icmp_ln543)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%sk_addr_3 = getelementptr i8 %sk, i64 0, i64 %zext_ln546" [HLS_Final_vitis_src/dpu.cpp:546]   --->   Operation 41 'getelementptr' 'sk_addr_3' <Predicate = (!icmp_ln543)> <Delay = 0.00>
ST_2 : Operation 42 [2/2] (1.29ns)   --->   "%sk_load_3 = load i12 %sk_addr_3" [HLS_Final_vitis_src/dpu.cpp:546]   --->   Operation 42 'load' 'sk_load_3' <Predicate = (!icmp_ln543)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4016> <RAM>

State 3 <SV = 2> <Delay = 3.72>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%this_5_11_load = load i8192 %this_5_11" [HLS_Final_vitis_src/dpu.cpp:547]   --->   Operation 43 'load' 'this_5_11_load' <Predicate = (!icmp_ln543)> <Delay = 0.00>
ST_3 : Operation 44 [1/2] (1.29ns)   --->   "%sk_load_2 = load i12 %sk_addr_2" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 44 'load' 'sk_load_2' <Predicate = (!icmp_ln543)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4016> <RAM>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln545_1 = trunc i8 %sk_load_2" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 45 'trunc' 'trunc_ln545_1' <Predicate = (!icmp_ln543)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%t = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i8.i8, i4 %trunc_ln545_1, i8 %sk_load_1, i8 %sk_load" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 46 'bitconcatenate' 't' <Predicate = (!icmp_ln543)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln544 = zext i20 %t" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 47 'zext' 'zext_ln544' <Predicate = (!icmp_ln543)> <Delay = 0.00>
ST_3 : Operation 48 [1/2] (1.29ns)   --->   "%sk_load_3 = load i12 %sk_addr_3" [HLS_Final_vitis_src/dpu.cpp:546]   --->   Operation 48 'load' 'sk_load_3' <Predicate = (!icmp_ln543)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4016> <RAM>
ST_3 : Operation 49 [1/1] (0.99ns)   --->   "%add_ln546_1 = add i12 %trunc_ln545, i12 4" [HLS_Final_vitis_src/dpu.cpp:546]   --->   Operation 49 'add' 'add_ln546_1' <Predicate = (!icmp_ln543)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln546_2 = zext i12 %add_ln546_1" [HLS_Final_vitis_src/dpu.cpp:546]   --->   Operation 50 'zext' 'zext_ln546_2' <Predicate = (!icmp_ln543)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%sk_addr_4 = getelementptr i8 %sk, i64 0, i64 %zext_ln546_2" [HLS_Final_vitis_src/dpu.cpp:546]   --->   Operation 51 'getelementptr' 'sk_addr_4' <Predicate = (!icmp_ln543)> <Delay = 0.00>
ST_3 : Operation 52 [2/2] (1.29ns)   --->   "%sk_load_4 = load i12 %sk_addr_4" [HLS_Final_vitis_src/dpu.cpp:546]   --->   Operation 52 'load' 'sk_load_4' <Predicate = (!icmp_ln543)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4016> <RAM>
ST_3 : Operation 53 [1/1] (1.12ns)   --->   "%sub_ln547 = sub i21 524288, i21 %zext_ln544" [HLS_Final_vitis_src/dpu.cpp:547]   --->   Operation 53 'sub' 'sub_ln547' <Predicate = (!icmp_ln543)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node and_ln548)   --->   "%sext_ln547 = sext i21 %sub_ln547" [HLS_Final_vitis_src/dpu.cpp:547]   --->   Operation 54 'sext' 'sext_ln547' <Predicate = (!icmp_ln543)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%shl_ln8 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i7.i6, i7 %trunc_ln547, i6 0" [HLS_Final_vitis_src/dpu.cpp:547]   --->   Operation 55 'bitconcatenate' 'shl_ln8' <Predicate = (!icmp_ln543)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln547 = zext i13 %shl_ln8" [HLS_Final_vitis_src/dpu.cpp:547]   --->   Operation 56 'zext' 'zext_ln547' <Predicate = (!icmp_ln543)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node and_ln548)   --->   "%shl_ln547 = shl i8192 4294967295, i8192 %zext_ln547" [HLS_Final_vitis_src/dpu.cpp:547]   --->   Operation 57 'shl' 'shl_ln547' <Predicate = (!icmp_ln543)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node and_ln548)   --->   "%xor_ln547 = xor i8192 %shl_ln547, i8192 1090748135619415929462984244733782862448264161996232692431832786189721331849119295216264234525201987223957291796157025273109870820177184063610979765077554799078906298842192989538609825228048205159696851613591638196771886542609324560121290553901886301017900252535799917200010079600026535836800905297805880952350501630195475653911005312364560014847426035293551245843928918752768696279344088055617515694349945406677825140814900616105920256438504578013326493565836047242407382442812245131517757519164899226365743722432277368075027627883045206501792761700945699168497257879683851737049996900961120515655050115561271491492515342105748966629547032786321505730828430221664970324396138635251626409516168005427623435996308921691446181187406395310665404885739434832877428167407495370993511868756359970390117021823616749458620969857006263612082706715408157066575137281027022310927564910276759160520878304632411049364568754920967322982459184763427383790272448438018526977764941072715611580434690827459339991961414242741410599117426060556483763756314527611362658628383368621157993638020878537675545336789915694234433955666315070087213535470255670312004130725495834508357439653828936077080978550578912967907352780054935621561090795845172954115972927479877527738560008204118558930004777748727761853813510493840581861598652211605960308356405941821189714037868726219481498727603653616298856174822413033485438785324024751419417183012281078209729303537372804574372095228703622776363945290869806258422355148507571039619387449629866808188769662815778153079393179093143648340761738581819563002994422790754955061288818308430079648693232179158765918035565216157115402992120276155607873107937477466841528362987708699450152031231862594203085693838944657061346236704234026821102958954951197087076546186622796294536451620756509351018906023773821539532776208676978589731966330308893304665169436185078350641568336944530051437491311298834367265238595404904273455928723949525227184617404367854754610474377019768025576605881038077270707717942221977090385438585844095492116099852538903974655703943973086090930596963360767529964938414598185705963754561497355827813623833288906309004288017321424808663962671333528009232758350873059614118723781422101460198615747386855096896089189180441339558524822867541113212638793675567650340362970031930023397828465318547238244232028015189689660418822976000815437610652254270163595650875433851147123214227266605403581781469090806576468950587661997186505665475715792895" [HLS_Final_vitis_src/dpu.cpp:547]   --->   Operation 58 'xor' 'xor_ln547' <Predicate = (!icmp_ln543)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node and_ln548)   --->   "%and_ln547 = and i8192 %this_5_11_load, i8192 %xor_ln547" [HLS_Final_vitis_src/dpu.cpp:547]   --->   Operation 59 'and' 'and_ln547' <Predicate = (!icmp_ln543)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node and_ln548)   --->   "%zext_ln547_1 = zext i32 %sext_ln547" [HLS_Final_vitis_src/dpu.cpp:547]   --->   Operation 60 'zext' 'zext_ln547_1' <Predicate = (!icmp_ln543)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node and_ln548)   --->   "%shl_ln547_1 = shl i8192 %zext_ln547_1, i8192 %zext_ln547" [HLS_Final_vitis_src/dpu.cpp:547]   --->   Operation 61 'shl' 'shl_ln547_1' <Predicate = (!icmp_ln543)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node and_ln548)   --->   "%or_ln547 = or i8192 %and_ln547, i8192 %shl_ln547_1" [HLS_Final_vitis_src/dpu.cpp:547]   --->   Operation 62 'or' 'or_ln547' <Predicate = (!icmp_ln543)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%or_ln548 = or i13 %shl_ln8, i13 32" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 63 'or' 'or_ln548' <Predicate = (!icmp_ln543)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln548 = zext i13 %or_ln548" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 64 'zext' 'zext_ln548' <Predicate = (!icmp_ln543)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node and_ln548)   --->   "%shl_ln548 = shl i8192 4294967295, i8192 %zext_ln548" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 65 'shl' 'shl_ln548' <Predicate = (!icmp_ln543)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node and_ln548)   --->   "%xor_ln548 = xor i8192 %shl_ln548, i8192 1090748135619415929462984244733782862448264161996232692431832786189721331849119295216264234525201987223957291796157025273109870820177184063610979765077554799078906298842192989538609825228048205159696851613591638196771886542609324560121290553901886301017900252535799917200010079600026535836800905297805880952350501630195475653911005312364560014847426035293551245843928918752768696279344088055617515694349945406677825140814900616105920256438504578013326493565836047242407382442812245131517757519164899226365743722432277368075027627883045206501792761700945699168497257879683851737049996900961120515655050115561271491492515342105748966629547032786321505730828430221664970324396138635251626409516168005427623435996308921691446181187406395310665404885739434832877428167407495370993511868756359970390117021823616749458620969857006263612082706715408157066575137281027022310927564910276759160520878304632411049364568754920967322982459184763427383790272448438018526977764941072715611580434690827459339991961414242741410599117426060556483763756314527611362658628383368621157993638020878537675545336789915694234433955666315070087213535470255670312004130725495834508357439653828936077080978550578912967907352780054935621561090795845172954115972927479877527738560008204118558930004777748727761853813510493840581861598652211605960308356405941821189714037868726219481498727603653616298856174822413033485438785324024751419417183012281078209729303537372804574372095228703622776363945290869806258422355148507571039619387449629866808188769662815778153079393179093143648340761738581819563002994422790754955061288818308430079648693232179158765918035565216157115402992120276155607873107937477466841528362987708699450152031231862594203085693838944657061346236704234026821102958954951197087076546186622796294536451620756509351018906023773821539532776208676978589731966330308893304665169436185078350641568336944530051437491311298834367265238595404904273455928723949525227184617404367854754610474377019768025576605881038077270707717942221977090385438585844095492116099852538903974655703943973086090930596963360767529964938414598185705963754561497355827813623833288906309004288017321424808663962671333528009232758350873059614118723781422101460198615747386855096896089189180441339558524822867541113212638793675567650340362970031930023397828465318547238244232028015189689660418822976000815437610652254270163595650875433851147123214227266605403581781469090806576468950587661997186505665475715792895" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 66 'xor' 'xor_ln548' <Predicate = (!icmp_ln543)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (1.29ns) (out node of the LUT)   --->   "%and_ln548 = and i8192 %or_ln547, i8192 %xor_ln548" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 67 'and' 'and_ln548' <Predicate = (!icmp_ln543)> <Delay = 1.29> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.16>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%specloopname_ln543 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 68 'specloopname' 'specloopname_ln543' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node sub_ln548)   --->   "%lshr_ln = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %sk_load_2, i32 4, i32 7" [HLS_Final_vitis_src/dpu.cpp:546]   --->   Operation 69 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node sub_ln548)   --->   "%zext_ln546_1 = zext i4 %lshr_ln" [HLS_Final_vitis_src/dpu.cpp:546]   --->   Operation 70 'zext' 'zext_ln546_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node sub_ln548)   --->   "%trunc_ln546 = trunc i8 %sk_load_3" [HLS_Final_vitis_src/dpu.cpp:546]   --->   Operation 71 'trunc' 'trunc_ln546' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/2] (1.29ns)   --->   "%sk_load_4 = load i12 %sk_addr_4" [HLS_Final_vitis_src/dpu.cpp:546]   --->   Operation 72 'load' 'sk_load_4' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4016> <RAM>
ST_4 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node sub_ln548)   --->   "%tmp = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln546_1" [HLS_Final_vitis_src/dpu.cpp:546]   --->   Operation 73 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node sub_ln548)   --->   "%tmp_1031 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %trunc_ln546, i4 0" [HLS_Final_vitis_src/dpu.cpp:546]   --->   Operation 74 'bitconcatenate' 'tmp_1031' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node sub_ln548)   --->   "%or_ln546 = or i9 %tmp_1031, i9 %tmp" [HLS_Final_vitis_src/dpu.cpp:546]   --->   Operation 75 'or' 'or_ln546' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node sub_ln548)   --->   "%tmp_1032 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_3, i32 5, i32 7" [HLS_Final_vitis_src/dpu.cpp:546]   --->   Operation 76 'partselect' 'tmp_1032' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node sub_ln548)   --->   "%t_1 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i8.i3.i9, i8 %sk_load_4, i3 %tmp_1032, i9 %or_ln546" [HLS_Final_vitis_src/dpu.cpp:546]   --->   Operation 77 'bitconcatenate' 't_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node sub_ln548)   --->   "%zext_ln544_1 = zext i20 %t_1" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 78 'zext' 'zext_ln544_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (1.12ns) (out node of the LUT)   --->   "%sub_ln548 = sub i21 524288, i21 %zext_ln544_1" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 79 'sub' 'sub_ln548' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node or_ln548_1)   --->   "%sext_ln548 = sext i21 %sub_ln548" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 80 'sext' 'sext_ln548' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node or_ln548_1)   --->   "%zext_ln548_1 = zext i32 %sext_ln548" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 81 'zext' 'zext_ln548_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node or_ln548_1)   --->   "%shl_ln548_1 = shl i8192 %zext_ln548_1, i8192 %zext_ln548" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 82 'shl' 'shl_ln548_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (1.27ns) (out node of the LUT)   --->   "%or_ln548_1 = or i8192 %and_ln548, i8192 %shl_ln548_1" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 83 'or' 'or_ln548_1' <Predicate = true> <Delay = 1.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (0.46ns)   --->   "%store_ln543 = store i8192 %or_ln548_1, i8192 %this_5_11" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 84 'store' 'store_ln543' <Predicate = true> <Delay = 0.46>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln543 = br void %for.inc730" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 85 'br' 'br_ln543' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.29ns
The critical path consists of the following:
	'load' operation ('ptr_load', HLS_Final_vitis_src/dpu.cpp:545) on static variable 'ptr' [22]  (0 ns)
	'add' operation ('add_ln545', HLS_Final_vitis_src/dpu.cpp:545) [27]  (0.996 ns)
	'getelementptr' operation ('sk_addr_1', HLS_Final_vitis_src/dpu.cpp:545) [29]  (0 ns)
	'load' operation ('sk_load_1', HLS_Final_vitis_src/dpu.cpp:545) on array 'sk' [30]  (1.3 ns)

 <State 2>: 2.29ns
The critical path consists of the following:
	'add' operation ('add_ln545_1', HLS_Final_vitis_src/dpu.cpp:545) [31]  (0.996 ns)
	'getelementptr' operation ('sk_addr_2', HLS_Final_vitis_src/dpu.cpp:545) [33]  (0 ns)
	'load' operation ('sk_load_2', HLS_Final_vitis_src/dpu.cpp:545) on array 'sk' [34]  (1.3 ns)

 <State 3>: 3.72ns
The critical path consists of the following:
	'load' operation ('sk_load_2', HLS_Final_vitis_src/dpu.cpp:545) on array 'sk' [34]  (1.3 ns)
	'sub' operation ('sub_ln547', HLS_Final_vitis_src/dpu.cpp:547) [55]  (1.13 ns)
	'shl' operation ('shl_ln547_1', HLS_Final_vitis_src/dpu.cpp:547) [64]  (0 ns)
	'or' operation ('or_ln547', HLS_Final_vitis_src/dpu.cpp:547) [65]  (0 ns)
	'and' operation ('and_ln548', HLS_Final_vitis_src/dpu.cpp:548) [72]  (1.3 ns)

 <State 4>: 4.16ns
The critical path consists of the following:
	'load' operation ('sk_load_4', HLS_Final_vitis_src/dpu.cpp:546) on array 'sk' [48]  (1.3 ns)
	'sub' operation ('sub_ln548', HLS_Final_vitis_src/dpu.cpp:548) [66]  (1.13 ns)
	'shl' operation ('shl_ln548_1', HLS_Final_vitis_src/dpu.cpp:548) [74]  (0 ns)
	'or' operation ('or_ln548_1', HLS_Final_vitis_src/dpu.cpp:548) [75]  (1.28 ns)
	'store' operation ('store_ln543', HLS_Final_vitis_src/dpu.cpp:543) of variable 'or_ln548_1', HLS_Final_vitis_src/dpu.cpp:548 on local variable 'this_5_11' [78]  (0.46 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
