Return-Path: <linux-kernel-owner@vger.kernel.org>
Delivered-To: unknown
Received: from pop3.zju.edu.cn (61.164.42.155:110) by
  likexu-MOBL1.ccr.corp.intel.com with POP3; 16 Nov 2018 13:51:31 -0000
Received: from icoremail.net (unknown [209.85.210.176])
	by mail-app2 (Coremail) with SMTP id by_KCgDnX_uPvu5bpdGiAQ--.48536S3;
	Fri, 16 Nov 2018 20:56:48 +0800 (CST)
Received: from mail-pf1-f176.google.com (unknown [209.85.210.176])
	by mx2.icoremail.net (Coremail) with SMTP id AQAAfwCniESLvu5b+HBJAA--.1481S3;
	Fri, 16 Nov 2018 20:56:44 +0800 (CST)
Received: by mail-pf1-f176.google.com with SMTP id v9-v6so11390206pff.2
        for <xuliker@zju.edu.cn>; Fri, 16 Nov 2018 04:56:44 -0800 (PST)
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20161025;
        h=x-gm-message-state:delivered-to:dkim-signature:from:to:cc:subject
         :date:message-id:in-reply-to:references:mime-version
         :content-transfer-encoding:sender:precedence:list-id;
        bh=jmoX/+oNv6t1y+fxEI4pgINaYgFfqKMcHSb7tlu5+vY=;
        b=tKbbLglPzJuemqh5lp4/g3zfEsYDwTM1rrJRhR0whhdnUOWog7P2wFMjEej1D1eRnz
         AckdO06/5/tMnTH1okSZxwu1eIf+7QLiK3f1rCo8cE/AqmBi6Pszp3H13p++NS3IFB5E
         l5FzcoeIQ0cyfzQ53MEh54ys1TdFr8c5Ny5Erqcmon0IQBpN9bmtglFaBQw6jFMresry
         pnnAaIChQkAefrgYNReeL3S8g6adjvkZLcfsZwmkvPYBJvdxmiRWYVOPQfYOGLTSlMQZ
         nv3l2k49eTcsA1oGAK+rCqm/L6SBUoVpK9DeU3LNoWry6JrPEoIGMPQK3OJjEETc6ico
         MxQA==
X-Gm-Message-State: AGRZ1gJmrdH2UEIBiRwmBBy0CWZY8GibbwvKGpBlq4Osjysx9Vp0yell
	+DaorH9mnB5LQBgySeRzxle3oGLi2KGH9diXdmWE4k2uF0fe2to=
X-Received: by 2002:aa7:8497:: with SMTP id u23mr6560810pfn.220.1542373003699;
        Fri, 16 Nov 2018 04:56:43 -0800 (PST)
X-Forwarded-To: xuliker@zju.edu.cn
X-Forwarded-For: liker.xu@gmail.com xuliker@zju.edu.cn
Delivered-To: liker.xu@gmail.com
Received: by 2002:a17:90a:d106:0:0:0:0 with SMTP id l6-v6csp377407pju;
        Fri, 16 Nov 2018 04:56:43 -0800 (PST)
X-Google-Smtp-Source: AJdET5ccgrx+axrq3i5Zl3Kwl7cY+afbYxlcy0GLDAXTa4v/rToaficyq1XGhFYA8ZbSQSlKjwez
X-Received: by 2002:a17:902:704c:: with SMTP id h12mr10782978plt.78.1542373003123;
        Fri, 16 Nov 2018 04:56:43 -0800 (PST)
ARC-Seal: i=1; a=rsa-sha256; t=1542373003; cv=none;
        d=google.com; s=arc-20160816;
        b=cFDi9wBXIQDHQjN7UnaMpe3w5ZWCRe2xRgvUAVGeI4kxSvoH9ackSMkHxt8mKLJv99
         1kPnDiW7ukGRvSvD7eyQ/gQe4IM7xg+ZksYAKLD0hMsmJApBLbzue9OOcy/ALGESCGVv
         70MmbHbnlB7HVs9X+RrOcRo4d9OVSQwIyjHPvkDw6Z4bnNabxcX0s2gVpWYIrf9unGPF
         havQXvPpZ7vSi3CzKszpgmvgE1YbFM+WCkXlym60lKEkp4WH74PPQjTm51bdrWbJ8+wE
         0Fv+QLzbpPYPwGqEPK7HxmngAOXZkhMxVHC5/iSeJOXFuTmP5d8ZCDy+zWEi+k6Z4e24
         WzJw==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816;
        h=list-id:precedence:sender:content-transfer-encoding:mime-version
         :references:in-reply-to:message-id:date:subject:cc:to:from
         :dkim-signature;
        bh=jmoX/+oNv6t1y+fxEI4pgINaYgFfqKMcHSb7tlu5+vY=;
        b=TBLT9DKosM06Awl3eUdSgr8A3MIhh64TMUTwhWKo7ckRSOqwBwt/aU6q9Dah3yUH0J
         DeXq6vb6MlAh0TtLRnGMZOAyMUDa3CxttEGu0ANjQS27w7G5CsX9VAVuN7WhAK9OkFC9
         sfStRdQTznGuU1pyoG6QhrVrmP+2Mx2NxP6X7lkhA4poYANFQkLQMQVM+6QEA9Q8bXbh
         QSZV8ysVXLcDy2/nO1YwXmBIaM47U7eT680AgyEd3nHFy1AWAMHIYnPGiohy4BK6r+wR
         HzmceMcYij2DXMv/BGtwmthWicjv+Iq/c6XtpWxT47BPnV2oaIv1sRqcGHvntDjwd4Yy
         yyZA==
ARC-Authentication-Results: i=1; mx.google.com;
       dkim=pass header.i=@kernel.org header.s=default header.b="YAWY/21c";
       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org;
       dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org
Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67])
        by mx.google.com with ESMTP id y3-v6si30132918pfe.42.2018.11.16.04.56.29;
        Fri, 16 Nov 2018 04:56:43 -0800 (PST)
Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67;
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S2389931AbeKPXIU (ORCPT <rfc822;jroi.martin@gmail.com>
        + 99 others); Fri, 16 Nov 2018 18:08:20 -0500
Received: from mail.kernel.org ([198.145.29.99]:34082 "EHLO mail.kernel.org"
        rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP
        id S1727965AbeKPXIU (ORCPT <rfc822;linux-kernel@vger.kernel.org>);
        Fri, 16 Nov 2018 18:08:20 -0500
Received: from ziggy.de (unknown [93.176.133.217])
        (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits))
        (No client certificate requested)
        by mail.kernel.org (Postfix) with ESMTPSA id 2ACCA22507;
        Fri, 16 Nov 2018 12:55:58 +0000 (UTC)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org;
        s=default; t=1542372962;
        bh=WW16hmSAu3cDtCEXwV03kGOnejJmROkh16btrAr+l3k=;
        h=From:To:Cc:Subject:Date:In-Reply-To:References:From;
        b=YAWY/21co5Dyko1/K6UuFZ7erUSseMyADNqy9aUyRSe+lOnQm+H8hTvCbKrvwHJu6
         3+CSvI9aRJufHYehXxc9/v5KxACxOVCm++0Z0fAlSkqAPuklh3fhUiFHGnkRonm01r
         cNPJuvKrERzSnYtd6ofCHSDnDFv5TStSpRn5+Jg8=
From: matthias.bgg@kernel.org
To: robh+dt@kernel.org, mark.rutland@arm.com, ck.hu@mediatek.com,
        p.zabel@pengutronix.de, airlied@linux.ie, mturquette@baylibre.com,
        sboyd@codeaurora.org, ulrich.hecht+renesas@gmail.com,
        laurent.pinchart@ideasonboard.com, matthias.bgg@gmail.com
Cc: sean.wang@mediatek.com, sean.wang@kernel.org,
        rdunlap@infradead.org, wens@csie.org,
        dri-devel@lists.freedesktop.org, linux-kernel@vger.kernel.org,
        linux-arm-kernel@lists.infradead.org,
        linux-mediatek@lists.infradead.org, linux-clk@vger.kernel.org,
        devicetree@vger.kernel.org, Matthias Brugger <mbrugger@suse.com>
Subject: [PATCH v5 08/12] dt-bindings: mediatek: Change the binding for mmsys clocks
Date: Fri, 16 Nov 2018 13:54:45 +0100
Message-Id: <20181116125449.23581-9-matthias.bgg@kernel.org>
X-Mailer: git-send-email 2.19.1
In-Reply-To: <20181116125449.23581-1-matthias.bgg@kernel.org>
References: <20181116125449.23581-1-matthias.bgg@kernel.org>
MIME-Version: 1.0
Content-Transfer-Encoding: 8bit
Sender: liker.xu+caf_=xuliker=zju.edu.cn@gmail.com
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org
X-CM-TRANSID: AQAAfwCniESLvu5b+HBJAA--.1481S3
Authentication-Results: mail-app2; spf=pass smtp.mail=liker.xu+caf_=xu
	liker=zju.edu.cn@gmail.com;
X-Coremail-Antispam: 1UD129KBjvJXoWxCw1xCF1UJFyfCr13tF48tFb_yoW5ZryDpF
	4qkFyIqrZ5KF17Ww4kt3W8JF4rZrn7CF4UGFnrXryDJan8Gay2gFyYyas09FW8Grs2kayk
	JF4Y9ry3KwsFyF7anT9S1TB71UUUUUUqnTZGkaVYY2UrUUUUjbIjqfuFe4nvWSU8nxnvy2
	9KBjDU0xBIdaVrnRJUUUm0b7Iv0xC_Zr1lb4IE77IF4wAFF20E14v26r1j6r4UM7CIcVAF
	z4kK6r1j6r18M28lY4IEw2IIxxk0rwA2F7IY1VAKz4vEj48ve4kI8wA2z4x0Y4vE2Ix0cI
	8IcVAFwI0_Ar0_tr1l84ACjcxK6xIIjxv20xvEc7CjxVAFwI0_Gr0_Cr1l84ACjcxK6I8E
	87Iv67AKxVW0oVCq3wA2z4x0Y4vEx4A2jsIEc7CjxVAFwI0_GcCE3s1le2I262IYc4CY6c
	8Ij28IcVAaY2xG8wAqx4xG64xvF2IEw4CE5I8CrVC2j2WlYx0E2Ix0cI8IcVAFwI0_Jr0_
	Jr4lYx0Ex4A2jsIE14v26r4j6F4UMcvjeVCFs4IE7xkEbVWUJVW8JwACjcxG0xvY0x0EwI
	xGrwAKzVCY07xG64k0F24l7I0Y6sxI4wCY1x0264kExVAvwVAq07x20xylc7Ca8VAvwVCF
	zxkY4VCF77xAMxkIecxEwVCI4VW5JwCY0x0Ix7I2Y4AK64vIr41lcIIF0xvE2Ix0cI8IcV
	AFwI0_Gr0_Xr1lcIIF0xvE2Ix0cI8IcVCY1x0267AKxVW8JVWxJwCYIxAIcVC2z280aVAF
	wI0_Cr1j6rxdMxvI42IY6I8E87Iv6xkF7I0E14v26F4UJVW0owCF04k20xvY0x0EwIxGrw
	CF04k20xvEw4C26cxK6c8Ij28IcwCF72vE77IF4wCFx2IqxVCFs4IE7xkEbVWUJVW8JwC2
	0s026c02F40E14v26r1j6r18MI8I3I0E7480Y4vE14v26r106r1rMI8E67AF67kF1VAFwI
	0_GFv_WrylIxkGc2Ij64vIr41lIxAIcVCF04k26cxKx2IYs7xG6r1I6r4UYxBIdaVFxhVj
	vjDU0xZFpf9x07bng4fUUUUU=

From: Matthias Brugger <mbrugger@suse.com>

On SoCs with no publical available HW or no working graphic stack
we change the devicetree binding for the mmsys clock part. This
way we don't need to register a platform device explicitly in the
drm driver. Instead we can create a mmsys child which invokes the
clock driver.

Signed-off-by: Matthias Brugger <mbrugger@suse.com>
---
 .../bindings/arm/mediatek/mediatek,mmsys.txt  | 21 ++++++++++++-------
 .../display/mediatek/mediatek,disp.txt        |  4 ++++
 2 files changed, 18 insertions(+), 7 deletions(-)

diff --git a/Documentation/devicetree/bindings/arm/mediatek/mediatek,mmsys.txt b/Documentation/devicetree/bindings/arm/mediatek/mediatek,mmsys.txt
index 4468345f8b1a..d4e205981363 100644
--- a/Documentation/devicetree/bindings/arm/mediatek/mediatek,mmsys.txt
+++ b/Documentation/devicetree/bindings/arm/mediatek/mediatek,mmsys.txt
@@ -1,4 +1,4 @@
-Mediatek mmsys controller
+Mediatek mmsys clock controller
 ============================
 
 The Mediatek mmsys controller provides various clocks to the system.
@@ -6,18 +6,25 @@ The Mediatek mmsys controller provides various clocks to the system.
 Required Properties:
 
 - compatible: Should be one of:
-	- "mediatek,mt2712-mmsys", "syscon"
-	- "mediatek,mt6797-mmsys", "syscon"
+	- "mediatek,mt2712-mmsys-clk", "syscon"
+	- "mediatek,mt6797-mmsys-clk", "syscon"
 - #clock-cells: Must be 1
 
-The mmsys controller uses the common clk binding from
+The mmsys clock controller uses the common clk binding from
 Documentation/devicetree/bindings/clock/clock-bindings.txt
 The available clocks are defined in dt-bindings/clock/mt*-clk.h.
+It is a child of the mmsys block, see binding at:
+Documentation/devicetree/bindings/display/mediatek/mediatek,disp.txt
 
 Example:
 
-mmsys: clock-controller@14000000 {
-	compatible = "mediatek,mt8173-mmsys", "syscon";
+mmsys: syscon@14000000 {
+	compatible = "mediatek,mt2712-mmsys", "syscon", "simple-mfd";
 	reg = <0 0x14000000 0 0x1000>;
-	#clock-cells = <1>;
+
+	mmsys_clk: clock-controller@14000000 {
+		compatible = "mediatek,mt2712-mmsys-clk";
+		#clock-cells = <1>;
+	};
+
 };
diff --git a/Documentation/devicetree/bindings/display/mediatek/mediatek,disp.txt b/Documentation/devicetree/bindings/display/mediatek/mediatek,disp.txt
index 4b008d992398..38c708cb7e55 100644
--- a/Documentation/devicetree/bindings/display/mediatek/mediatek,disp.txt
+++ b/Documentation/devicetree/bindings/display/mediatek/mediatek,disp.txt
@@ -54,6 +54,10 @@ Required properties (all function blocks):
   DPI controller nodes have multiple clock inputs. These are documented in
   mediatek,dsi.txt and mediatek,dpi.txt, respectively.
 
+Some chips have a separate binding for the clock controller, which is a child node
+of the mmsys device, for more information see:
+Documentation/devicetree/bindings/arm/mediatek/mediatek,mmsys.txt
+
 Required properties (DMA function blocks):
 - compatible: Should be one of
 	"mediatek,<chip>-disp-ovl"
-- 
2.19.1
