INFO-FLOW: Workspace C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1 opened at Fri Apr 19 22:18:33 -0400 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2023.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command       create_platform done; 1.974 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.12 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.176 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 2.315 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute     create_platform xcvu11p-flga2577-1-e -board  
Command     create_platform done; 0.155 sec.
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.105 sec.
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.32 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 193.074 MB.
Execute       set_directive_top half_add_sub -name=half_add_sub 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'alu_ap_uint_16bit.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling alu_ap_uint_16bit.cpp as C++
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang alu_ap_uint_16bit.cpp -foptimization-record-file=C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/alu_ap_uint_16bit.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/alu_ap_uint_16bit.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=virtexuplus_slow -device-resource-info=BRAM_4032.000000_DSP_9216.000000_FF_2592000.000000_LUT_1296000.000000_SLICE_162000.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcvu11p-flga2577-1-e > C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/alu_ap_uint_16bit.cpp.clang.out.log 2> C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/alu_ap_uint_16bit.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/alu_ap_uint_16bit.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=virtexuplus_slow -device-resource-info=BRAM_4032.000000_DSP_9216.000000_FF_2592000.000000_LUT_1296000.000000_SLICE_162000.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcvu11p-flga2577-1-e > C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/clang.out.log 2> C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/alu_ap_uint_16bit.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/.systemc_flag -fix-errors C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/alu_ap_uint_16bit.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.711 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/alu_ap_uint_16bit.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/all.directive.json -fix-errors C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/alu_ap_uint_16bit.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.179 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/alu_ap_uint_16bit.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/alu_ap_uint_16bit.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/alu_ap_uint_16bit.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/alu_ap_uint_16bit.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/alu_ap_uint_16bit.pp.0.cpp.clang-tidy.loop-label.err.log
Execute         source C:/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 1.394 sec.
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/alu_ap_uint_16bit.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/alu_ap_uint_16bit.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/alu_ap_uint_16bit.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/alu_ap_uint_16bit.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/alu_ap_uint_16bit.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/alu_ap_uint_16bit.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/alu_ap_uint_16bit.bc {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=virtexuplus_slow -device-resource-info=BRAM_4032.000000_DSP_9216.000000_FF_2592000.000000_LUT_1296000.000000_SLICE_162000.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcvu11p-flga2577-1-e > C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/alu_ap_uint_16bit.pp.0.cpp.clang.out.log 2> C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/alu_ap_uint_16bit.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.224 seconds; current allocated memory: 194.848 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/a.g.ld.0.bc -args  "C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/alu_ap_uint_16bit.g.bc"  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/alu_ap_uint_16bit.g.bc -o C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/a.g.ld.0.bc > C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/a.g.ld.1.lower.bc -args C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/a.g.ld.1.lower.bc > C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/a.g.ld.2.m1.bc -args C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2023.2/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2023.2/win64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2023.2/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2023.2/win64/lib/libhlsmc++_39.bc -o C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/a.g.ld.2.m1.bc > C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 2.09 sec.
Execute       run_link_or_opt -opt -out C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=half_add_sub -reflow-float-conversion 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=half_add_sub -reflow-float-conversion -o C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/a.g.ld.3.fpc.bc > C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.959 sec.
Execute       run_link_or_opt -out C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/a.g.ld.4.m2.bc -args C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2023.2/win64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2023.2/win64/lib/libfloatconversion_39.bc -o C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/a.g.ld.4.m2.bc > C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=half_add_sub 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=half_add_sub -o C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/a.g.ld.5.gdce.bc > C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=half_add_sub -mllvm -hls-db-dir -mllvm C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -x ir C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/a.g.lto.bc {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=virtexuplus_slow -device-resource-info=BRAM_4032.000000_DSP_9216.000000_FF_2592000.000000_LUT_1296000.000000_SLICE_162000.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcvu11p-flga2577-1-e 2> C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute       send_msg_by_id INFO @200-1995@%s%s%s 236 Compile/Link C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 236 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 27 Unroll/Inline (step 1) C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 27 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 22 Unroll/Inline (step 2) C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 22 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 22 Unroll/Inline (step 3) C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 22 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 22 Unroll/Inline (step 4) C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 22 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 22 Array/Struct (step 1) C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 22 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 22 Array/Struct (step 2) C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 22 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 22 Array/Struct (step 3) C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 22 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 22 Array/Struct (step 4) C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 22 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 22 Array/Struct (step 5) C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 22 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 22 Performance (step 1) C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 22 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 22 Performance (step 2) C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 22 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 22 Performance (step 3) C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 22 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 22 Performance (step 4) C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 22 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 30 HW Transforms (step 1) C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 30 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 31 HW Transforms (step 2) C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 31 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/syn/report/csynth_design_size.rpt
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.416 seconds; current allocated memory: 196.871 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.005 seconds; current allocated memory: 196.871 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top half_add_sub -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/a.g.0.bc -o C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.038 seconds; current allocated memory: 201.680 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/a.g.1.bc -o C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/a.g.2.prechk.bc -o C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 203.973 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/a.g.1.bc to C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/a.o.1.bc -o C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/a.o.1.tmp.bc -o C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.051 seconds; current allocated memory: 225.207 MB.
INFO-FLOW: Building ssdm...
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dce -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric -cdfg-build C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/a.o.2.bc -o C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Execute           auto_get_db
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.028 seconds; current allocated memory: 225.219 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.152 sec.
Command     elaborate done; 14.824 sec.
Execute     ap_eval exec zip -j C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'half_add_sub' ...
Execute       ap_set_top_model half_add_sub 
Execute       get_model_list half_add_sub -filter all-wo-channel -topdown 
Execute       preproc_iomode -model half_add_sub 
Execute       get_model_list half_add_sub -filter all-wo-channel 
INFO-FLOW: Model list for configure: half_add_sub
INFO-FLOW: Configuring Module : half_add_sub ...
Execute       set_default_model half_add_sub 
Execute       apply_spec_resource_limit half_add_sub 
INFO-FLOW: Model list for preprocess: half_add_sub
INFO-FLOW: Preprocessing Module: half_add_sub ...
Execute       set_default_model half_add_sub 
Execute       cdfg_preprocess -model half_add_sub 
Execute       rtl_gen_preprocess half_add_sub 
INFO-FLOW: Model list for synthesis: half_add_sub
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'half_add_sub' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model half_add_sub 
Execute       schedule -model half_add_sub 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 225.219 MB.
Execute       syn_report -verbosereport -o C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/half_add_sub.verbose.sched.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/half_add_sub.sched.adb -f 
INFO-FLOW: Finish scheduling half_add_sub.
Execute       set_default_model half_add_sub 
Execute       bind -model half_add_sub 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 225.219 MB.
Execute       syn_report -verbosereport -o C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/half_add_sub.verbose.bind.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/half_add_sub.bind.adb -f 
INFO-FLOW: Finish binding half_add_sub.
Execute       get_model_list half_add_sub -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess half_add_sub 
INFO-FLOW: Model list for RTL generation: half_add_sub
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'half_add_sub' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model half_add_sub -top_prefix  -sub_prefix half_add_sub_ -mg_file C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/half_add_sub.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'half_add_sub/A' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'half_add_sub/B' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'half_add_sub/sum' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'half_add_sub/carry' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'half_add_sub/op' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'half_add_sub' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'half_add_sub'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 225.219 MB.
Execute       source C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/half_add_sub.rtl_wrap.cfg.tcl 
Execute       gen_rtl half_add_sub -istop -style xilinx -f -lang vhdl -o C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/syn/vhdl/half_add_sub 
Execute       gen_rtl half_add_sub -istop -style xilinx -f -lang vlog -o C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/syn/verilog/half_add_sub 
Execute       syn_report -csynth -model half_add_sub -o C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/syn/report/half_add_sub_csynth.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -rtlxml -model half_add_sub -o C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/syn/report/half_add_sub_csynth.xml 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -verbosereport -model half_add_sub -o C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/half_add_sub.verbose.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -model half_add_sub -f -o C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/half_add_sub.adb 
Execute       db_write -model half_add_sub -bindview -o C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info half_add_sub -p C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db -o C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/half_add_sub 
Execute       export_constraint_db -f -tool general -o C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/half_add_sub.constraint.tcl 
Execute       syn_report -designview -model half_add_sub -o C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/half_add_sub.design.xml 
Execute       syn_report -csynthDesign -model half_add_sub -o C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/syn/report/csynth.rpt -MHOut C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -wcfg -model half_add_sub -o C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/half_add_sub_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model half_add_sub -o C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/half_add_sub.protoinst 
Execute       sc_get_clocks half_add_sub 
Execute       sc_get_portdomain half_add_sub 
INFO-FLOW: Model list for RTL component generation: half_add_sub
INFO-FLOW: Handling components in module [half_add_sub] ... 
Execute       source C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/half_add_sub.compgen.tcl 
INFO-FLOW: Append model half_add_sub
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: half_add_sub
INFO-FLOW: Generating C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model half_add_sub
INFO-FLOW: Generating C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.109 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/vhdl' dstVlogDir='C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/vlog' tclDir='C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db' modelList='half_add_sub
' expOnly='0'
Execute       source C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute       source C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/half_add_sub.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.371 seconds; current allocated memory: 230.090 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='half_add_sub_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name half_add_sub
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.5 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='half_add_sub
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/top-io-be.tcl 
Execute       source C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/half_add_sub.tbgen.tcl 
Execute       source C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/half_add_sub.rtl_wrap.cfg.tcl 
Execute       source C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/half_add_sub.compgen.dataonly.tcl 
Execute       source C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/half_add_sub.tbgen.tcl 
Execute       source C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute       source C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/half_add_sub.constraint.tcl 
INFO-FLOW: DBG:PUTS:       auto_generate_csynth_design error: Did not find clock_constraint port in file: C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/half_add_sub.constraint.tcl
Did not find clock_constraint port in file: C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/half_add_sub.constraint.tcl
    while executing
"error "Did not find clock_constraint port in file: $constraint_tcl""
    (procedure "add_json_clock_xdc" line 14)
    invoked from within
"add_json_clock_xdc jtop $topname_noprefix $constraint_tcl $global_settings_dict $syn_report_dict $perf_ii $perf_latency"
    (procedure "::AP::DESIGN_DATA::generate_json" line 156)
    invoked from within
"::AP::DESIGN_DATA::generate_json $generate_bd_files $generate_xo_files $modelList $::AESL_AUTOMG::g_lang"
    (procedure "::AESL_AUTOMG::auto_generate_csynth_design" line 79)
    invoked from within
"::AESL_AUTOMG::auto_generate_csynth_design"
INFO-FLOW: Caught error in autosyn: Problem generating csynth RTL: Did not find clock_constraint port in file: C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/half_add_sub.constraint.tcl
    while executing
"error "Problem generating csynth RTL: $res""
    (procedure "::AP::auto_syn" line 42)
    invoked from within
"::AP::auto_syn $::AP::SynTopModule"
    (procedure "ap_internal_autosyn" line 24)
    invoked from within
"ap_internal_autosyn "
Command     autosyn done; error code: 2; 1.268 sec.
INFO-FLOW: Caught error in csynth_design: Problem generating csynth RTL: Did not find clock_constraint port in file: C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/half_add_sub.constraint.tcl
    while executing
"ap_internal_csynth_design "
Command   csynth_design done; error code: 2; 16.282 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 16.282 seconds; current allocated memory: 40.750 MB.
Command ap_source done; error code: 1; 18.96 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1 opened at Fri Apr 19 22:18:59 -0400 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2023.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command       create_platform done; 1.995 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.114 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.166 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 2.304 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute     create_platform xcvu11p-flga2577-1-e -board  
Command     create_platform done; 0.146 sec.
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.102 sec.
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.311 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   cosim_design 
INFO: [HLS 200-1510] Running: cosim_design 
Execute     source C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.104 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute     source C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/half_add_sub.rtl_wrap.cfg.tcl 
Execute     source C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/half_add_sub.tbgen.tcl 
Execute     source C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/half_add_sub.tbgen.tcl 
Execute     source C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/half_add_sub.tbgen.tcl 
Execute     source C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/half_add_sub.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: TB processing: C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/tb_ap_uint_16bit.cpp C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/./sim/autowrap/testbench/tb_ap_uint_16bit.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/./sim/autowrap/testbench/tb_ap_uint_16bit.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/./sim/autowrap/testbench/tb_ap_uint_16bit.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 1.443 sec.
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: TB processing: C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit.cpp C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/./sim/autowrap/testbench/alu_ap_uint_16bit.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/./sim/autowrap/testbench/alu_ap_uint_16bit.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/./sim/autowrap/testbench/alu_ap_uint_16bit.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 1.324 sec.
Execute     source C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/half_add_sub.rtl_wrap.cfg.tcl 
Execute     source C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/half_add_sub.rtl_wrap.cfg.tcl 
Execute     source C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/half_add_sub.rtl_wrap.cfg.tcl 
Execute     source C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/half_add_sub.tbgen.tcl 
Execute     source C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/half_add_sub.tbgen.tcl 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
ERROR: [COSIM 212-317] C++ compile error.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-331] Aborting co-simulation: C simulation failed, compilation errors.
INFO-FLOW: AESL_AUTOSIM::auto_sim errorInfo:

    while executing
"::AESL_AUTOSIM::auto_sim "$argn" "
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO-FLOW: Caught error in cosim_design: 
    while executing
"ap_internal_cosim_design "
Command   cosim_design done; error code: 2; 9.076 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 9.076 seconds; current allocated memory: 10.629 MB.
Command ap_source done; error code: 1; 11.747 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1 opened at Mon Apr 22 10:06:55 -0400 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2023.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command       create_platform done; 1.575 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.729 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 1.854 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute     create_platform xcvu11p-flga2577-1-e -board  
Command     create_platform done; 0.106 sec.
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.244 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./alu_ap_uint_16bit/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./alu_ap_uint_16bit/solution1/directives.tcl
Execute     set_directive_top -name half_add_sub half_add_sub 
INFO: [HLS 200-1510] Running: set_directive_top -name half_add_sub half_add_sub 
Execute   cosim_design 
INFO: [HLS 200-1510] Running: cosim_design 
Execute     source C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute     source C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/half_add_sub.rtl_wrap.cfg.tcl 
Execute     source C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/half_add_sub.tbgen.tcl 
Execute     source C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/half_add_sub.tbgen.tcl 
Execute     source C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/half_add_sub.tbgen.tcl 
Execute     source C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/half_add_sub.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: TB processing: C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/tb_ap_uint_16bit.cpp C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/./sim/autowrap/testbench/tb_ap_uint_16bit.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/./sim/autowrap/testbench/tb_ap_uint_16bit.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/./sim/autowrap/testbench/tb_ap_uint_16bit.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 1.174 sec.
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: TB processing: C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit.cpp C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/./sim/autowrap/testbench/alu_ap_uint_16bit.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/./sim/autowrap/testbench/alu_ap_uint_16bit.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/./sim/autowrap/testbench/alu_ap_uint_16bit.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 1.049 sec.
Execute     source C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/half_add_sub.rtl_wrap.cfg.tcl 
Execute     source C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/half_add_sub.rtl_wrap.cfg.tcl 
Execute     source C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/half_add_sub.rtl_wrap.cfg.tcl 
Execute     source C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/half_add_sub.tbgen.tcl 
Execute     source C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/half_add_sub.tbgen.tcl 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
ERROR: [COSIM 212-317] C++ compile error.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-331] Aborting co-simulation: C simulation failed, compilation errors.
INFO-FLOW: AESL_AUTOSIM::auto_sim errorInfo:

    while executing
"::AESL_AUTOSIM::auto_sim "$argn" "
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO-FLOW: Caught error in cosim_design: 
    while executing
"ap_internal_cosim_design "
Command   cosim_design done; error code: 2; 6.934 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 6.934 seconds; current allocated memory: 9.941 MB.
Command ap_source done; error code: 1; 9.099 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1 opened at Mon Apr 22 10:24:16 -0400 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2023.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command       create_platform done; 1.569 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.715 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 1.825 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute     create_platform xcvu11p-flga2577-1-e -board  
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.241 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./alu_ap_uint_16bit/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./alu_ap_uint_16bit/solution1/directives.tcl
Execute     set_directive_top -name half_add_sub half_add_sub 
INFO: [HLS 200-1510] Running: set_directive_top -name half_add_sub half_add_sub 
Execute   cosim_design 
INFO: [HLS 200-1510] Running: cosim_design 
Execute     source C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute     source C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/half_add_sub.rtl_wrap.cfg.tcl 
Execute     source C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/half_add_sub.tbgen.tcl 
Execute     source C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/half_add_sub.tbgen.tcl 
Execute     source C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/half_add_sub.tbgen.tcl 
Execute     source C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/half_add_sub.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: TB processing: C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/tb_ap_uint_16bit.cpp C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/./sim/autowrap/testbench/tb_ap_uint_16bit.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/./sim/autowrap/testbench/tb_ap_uint_16bit.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/./sim/autowrap/testbench/tb_ap_uint_16bit.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 1.133 sec.
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: TB processing: C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit.cpp C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/./sim/autowrap/testbench/alu_ap_uint_16bit.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/./sim/autowrap/testbench/alu_ap_uint_16bit.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/./sim/autowrap/testbench/alu_ap_uint_16bit.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 1.048 sec.
Execute     source C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/half_add_sub.rtl_wrap.cfg.tcl 
Execute     source C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/half_add_sub.rtl_wrap.cfg.tcl 
Execute     source C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/half_add_sub.rtl_wrap.cfg.tcl 
Execute     source C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/half_add_sub.tbgen.tcl 
Execute     source C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/half_add_sub.tbgen.tcl 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
ERROR: [COSIM 212-317] C++ compile error.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-331] Aborting co-simulation: C simulation failed, compilation errors.
INFO-FLOW: AESL_AUTOSIM::auto_sim errorInfo:

    while executing
"::AESL_AUTOSIM::auto_sim "$argn" "
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO-FLOW: Caught error in cosim_design: 
    while executing
"ap_internal_cosim_design "
Command   cosim_design done; error code: 2; 6.879 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 6.879 seconds; current allocated memory: 10.289 MB.
Command ap_source done; error code: 1; 8.997 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1 opened at Mon May 13 09:47:09 -0400 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2023.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command       create_platform done; 1.917 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.094 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 2.307 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute     create_platform xcvu11p-flga2577-1-e -board  
Command     create_platform done; 0.141 sec.
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.302 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./alu_ap_uint_16bit/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./alu_ap_uint_16bit/solution1/directives.tcl
Execute     set_directive_top -name half_add_sub half_add_sub 
INFO: [HLS 200-1510] Running: set_directive_top -name half_add_sub half_add_sub 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_ap_uint_16bit/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 1.179 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.18 seconds; current allocated memory: 0.336 MB.
Command ap_source done; error code: 1; 3.881 sec.
Execute cleanup_all 
