{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II " "Info: Running Quartus II TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 29 14:05:31 2024 " "Info: Processing started: Fri Nov 29 14:05:31 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ARM_System -c ARM_System " "Info: Command: quartus_sta ARM_System -c ARM_System" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "_RV32I\|i_controller\|i_maindec\|n_state.Mem_Write_338\|combout " "Warning: Node \"_RV32I\|i_controller\|i_maindec\|n_state.Mem_Write_338\|combout\" is a latch" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 128 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "_RV32I\|i_controller\|i_maindec\|n_state.ExLS_379\|combout " "Warning: Node \"_RV32I\|i_controller\|i_maindec\|n_state.ExLS_379\|combout\" is a latch" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 128 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "_RV32I\|i_controller\|i_maindec\|n_state.Mem_Read_346\|combout " "Warning: Node \"_RV32I\|i_controller\|i_maindec\|n_state.Mem_Read_346\|combout\" is a latch" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 128 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "_RV32I\|i_controller\|i_maindec\|n_state.ExJal_319\|combout " "Warning: Node \"_RV32I\|i_controller\|i_maindec\|n_state.ExJal_319\|combout\" is a latch" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 128 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "_RV32I\|i_datapath\|alusrc2\[31\]\|combout " "Warning: Node \"_RV32I\|i_datapath\|alusrc2\[31\]\|combout\" is a latch" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 363 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "_RV32I\|i_datapath\|alusrc2\[30\]\|combout " "Warning: Node \"_RV32I\|i_datapath\|alusrc2\[30\]\|combout\" is a latch" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 363 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "_RV32I\|i_datapath\|alusrc2\[29\]\|combout " "Warning: Node \"_RV32I\|i_datapath\|alusrc2\[29\]\|combout\" is a latch" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 363 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "_RV32I\|i_controller\|i_maindec\|n_state.WRegL_330\|combout " "Warning: Node \"_RV32I\|i_controller\|i_maindec\|n_state.WRegL_330\|combout\" is a latch" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 128 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "_RV32I\|i_controller\|i_maindec\|n_state.WReg_357\|combout " "Warning: Node \"_RV32I\|i_controller\|i_maindec\|n_state.WReg_357\|combout\" is a latch" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 128 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "_RV32I\|i_controller\|i_maindec\|n_state.ExB_368\|combout " "Warning: Node \"_RV32I\|i_controller\|i_maindec\|n_state.ExB_368\|combout\" is a latch" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 128 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "_RV32I\|i_datapath\|alusrc2\[12\]\|combout " "Warning: Node \"_RV32I\|i_datapath\|alusrc2\[12\]\|combout\" is a latch" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 363 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "_RV32I\|i_datapath\|alusrc2\[13\]\|combout " "Warning: Node \"_RV32I\|i_datapath\|alusrc2\[13\]\|combout\" is a latch" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 363 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "_RV32I\|i_datapath\|alusrc2\[28\]\|combout " "Warning: Node \"_RV32I\|i_datapath\|alusrc2\[28\]\|combout\" is a latch" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 363 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "_RV32I\|i_datapath\|alusrc2\[27\]\|combout " "Warning: Node \"_RV32I\|i_datapath\|alusrc2\[27\]\|combout\" is a latch" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 363 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "_RV32I\|i_datapath\|alusrc2\[11\]\|combout " "Warning: Node \"_RV32I\|i_datapath\|alusrc2\[11\]\|combout\" is a latch" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 363 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "_RV32I\|i_controller\|i_maindec\|n_state.IF_423\|combout " "Warning: Node \"_RV32I\|i_controller\|i_maindec\|n_state.IF_423\|combout\" is a latch" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 128 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "_RV32I\|i_controller\|i_maindec\|n_state.Decode_412\|combout " "Warning: Node \"_RV32I\|i_controller\|i_maindec\|n_state.Decode_412\|combout\" is a latch" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 128 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "_RV32I\|i_datapath\|alusrc2\[26\]\|combout " "Warning: Node \"_RV32I\|i_datapath\|alusrc2\[26\]\|combout\" is a latch" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 363 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "_RV32I\|i_datapath\|alusrc2\[17\]\|combout " "Warning: Node \"_RV32I\|i_datapath\|alusrc2\[17\]\|combout\" is a latch" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 363 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "_RV32I\|i_datapath\|alusrc2\[15\]\|combout " "Warning: Node \"_RV32I\|i_datapath\|alusrc2\[15\]\|combout\" is a latch" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 363 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "_RV32I\|i_datapath\|alusrc2\[16\]\|combout " "Warning: Node \"_RV32I\|i_datapath\|alusrc2\[16\]\|combout\" is a latch" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 363 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "_RV32I\|i_datapath\|alusrc2\[24\]\|combout " "Warning: Node \"_RV32I\|i_datapath\|alusrc2\[24\]\|combout\" is a latch" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 363 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "_RV32I\|i_datapath\|alusrc2\[10\]\|combout " "Warning: Node \"_RV32I\|i_datapath\|alusrc2\[10\]\|combout\" is a latch" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 363 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "_RV32I\|i_controller\|i_maindec\|n_state.WRegJr_297\|combout " "Warning: Node \"_RV32I\|i_controller\|i_maindec\|n_state.WRegJr_297\|combout\" is a latch" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 128 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "_RV32I\|i_controller\|i_maindec\|n_state.ExLui_286\|combout " "Warning: Node \"_RV32I\|i_controller\|i_maindec\|n_state.ExLui_286\|combout\" is a latch" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 128 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "_RV32I\|i_controller\|i_maindec\|n_state.ExJalr_308\|combout " "Warning: Node \"_RV32I\|i_controller\|i_maindec\|n_state.ExJalr_308\|combout\" is a latch" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 128 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "_RV32I\|i_datapath\|alusrc2\[25\]\|combout " "Warning: Node \"_RV32I\|i_datapath\|alusrc2\[25\]\|combout\" is a latch" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 363 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "_RV32I\|i_datapath\|alusrc2\[19\]\|combout " "Warning: Node \"_RV32I\|i_datapath\|alusrc2\[19\]\|combout\" is a latch" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 363 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "_RV32I\|i_datapath\|alusrc2\[21\]\|combout " "Warning: Node \"_RV32I\|i_datapath\|alusrc2\[21\]\|combout\" is a latch" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 363 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "_RV32I\|i_datapath\|alusrc2\[18\]\|combout " "Warning: Node \"_RV32I\|i_datapath\|alusrc2\[18\]\|combout\" is a latch" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 363 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "_RV32I\|i_datapath\|alusrc2\[20\]\|combout " "Warning: Node \"_RV32I\|i_datapath\|alusrc2\[20\]\|combout\" is a latch" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 363 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "_RV32I\|i_datapath\|alusrc2\[14\]\|combout " "Warning: Node \"_RV32I\|i_datapath\|alusrc2\[14\]\|combout\" is a latch" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 363 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "_RV32I\|i_datapath\|alusrc2\[23\]\|combout " "Warning: Node \"_RV32I\|i_datapath\|alusrc2\[23\]\|combout\" is a latch" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 363 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "_RV32I\|i_datapath\|alusrc2\[22\]\|combout " "Warning: Node \"_RV32I\|i_datapath\|alusrc2\[22\]\|combout\" is a latch" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 363 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "_RV32I\|i_controller\|i_maindec\|n_state.ExI_390\|combout " "Warning: Node \"_RV32I\|i_controller\|i_maindec\|n_state.ExI_390\|combout\" is a latch" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 128 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "_RV32I\|i_controller\|i_maindec\|n_state.ExR_401\|combout " "Warning: Node \"_RV32I\|i_controller\|i_maindec\|n_state.ExR_401\|combout\" is a latch" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 128 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "_RV32I\|i_datapath\|alusrc2\[9\]\|combout " "Warning: Node \"_RV32I\|i_datapath\|alusrc2\[9\]\|combout\" is a latch" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 363 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "_RV32I\|i_datapath\|alusrc2\[2\]\|combout " "Warning: Node \"_RV32I\|i_datapath\|alusrc2\[2\]\|combout\" is a latch" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 363 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "_RV32I\|i_datapath\|alusrc2\[3\]\|combout " "Warning: Node \"_RV32I\|i_datapath\|alusrc2\[3\]\|combout\" is a latch" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 363 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "_RV32I\|i_datapath\|alusrc2\[8\]\|combout " "Warning: Node \"_RV32I\|i_datapath\|alusrc2\[8\]\|combout\" is a latch" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 363 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "_RV32I\|i_datapath\|alusrc2\[1\]\|combout " "Warning: Node \"_RV32I\|i_datapath\|alusrc2\[1\]\|combout\" is a latch" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 363 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "_RV32I\|i_datapath\|alusrc2\[4\]\|combout " "Warning: Node \"_RV32I\|i_datapath\|alusrc2\[4\]\|combout\" is a latch" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 363 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "_RV32I\|i_datapath\|alusrc2\[5\]\|combout " "Warning: Node \"_RV32I\|i_datapath\|alusrc2\[5\]\|combout\" is a latch" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 363 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "_RV32I\|i_datapath\|alusrc2\[6\]\|combout " "Warning: Node \"_RV32I\|i_datapath\|alusrc2\[6\]\|combout\" is a latch" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 363 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "_RV32I\|i_datapath\|alusrc2\[7\]\|combout " "Warning: Node \"_RV32I\|i_datapath\|alusrc2\[7\]\|combout\" is a latch" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 363 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "_RV32I\|i_datapath\|alusrc2\[0\]\|combout " "Warning: Node \"_RV32I\|i_datapath\|alusrc2\[0\]\|combout\" is a latch" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 363 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Info: Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Info: Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "Info: create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "Info: set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "Info: create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "Info: set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Warning: Overwriting existing clock: altera_reserved_tck" {  } {  } 0 0 "Overwriting existing clock: %1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ARM_System.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'ARM_System.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Warning: Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "RV32I:_RV32I\|controller:i_controller\|maindec:i_maindec\|state.ExLS " "Warning: Node: RV32I:_RV32I\|controller:i_controller\|maindec:i_maindec\|state.ExLS was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "Warning: PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 100.000 " "Warning: Node: pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 100.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 100.000 " "Warning: Node: pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 100.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "Critical Warning: From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "Critical Warning: From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "Critical Warning: From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 0 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 44.856 " "Info: Worst-case setup slack is 44.856" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.856         0.000 altera_reserved_tck  " "Info:    44.856         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.405 " "Info: Worst-case hold slack is 0.405" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.405         0.000 altera_reserved_tck  " "Info:     0.405         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.429 " "Info: Worst-case recovery slack is 48.429" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.429         0.000 altera_reserved_tck  " "Info:    48.429         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.436 " "Info: Worst-case removal slack is 1.436" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.436         0.000 altera_reserved_tck  " "Info:     1.436         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.490 " "Info: Worst-case minimum pulse width slack is 49.490" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.490         0.000 altera_reserved_tck  " "Info:    49.490         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "EP4CE115F29C7 " "Warning: Timing characteristics of device EP4CE115F29C7 are preliminary" {  } {  } 0 0 "Timing characteristics of device %1!s! are preliminary" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Warning: Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "RV32I:_RV32I\|controller:i_controller\|maindec:i_maindec\|state.ExLS " "Warning: Node: RV32I:_RV32I\|controller:i_controller\|maindec:i_maindec\|state.ExLS was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "Warning: PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 100.000 " "Warning: Node: pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 100.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 100.000 " "Warning: Node: pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 100.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "Critical Warning: From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "Critical Warning: From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "Critical Warning: From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 0 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 45.375 " "Info: Worst-case setup slack is 45.375" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.375         0.000 altera_reserved_tck  " "Info:    45.375         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.355 " "Info: Worst-case hold slack is 0.355" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355         0.000 altera_reserved_tck  " "Info:     0.355         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.667 " "Info: Worst-case recovery slack is 48.667" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.667         0.000 altera_reserved_tck  " "Info:    48.667         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.308 " "Info: Worst-case removal slack is 1.308" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.308         0.000 altera_reserved_tck  " "Info:     1.308         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.415 " "Info: Worst-case minimum pulse width slack is 49.415" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.415         0.000 altera_reserved_tck  " "Info:    49.415         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "EP4CE115F29C7 " "Warning: Timing characteristics of device EP4CE115F29C7 are preliminary" {  } {  } 0 0 "Timing characteristics of device %1!s! are preliminary" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Warning: Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "RV32I:_RV32I\|controller:i_controller\|maindec:i_maindec\|state.ExLS " "Warning: Node: RV32I:_RV32I\|controller:i_controller\|maindec:i_maindec\|state.ExLS was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "Warning: PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 100.000 " "Warning: Node: pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 100.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 100.000 " "Warning: Node: pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 100.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "Critical Warning: From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "Critical Warning: From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "Critical Warning: From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 0 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 47.780 " "Info: Worst-case setup slack is 47.780" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.780         0.000 altera_reserved_tck  " "Info:    47.780         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.181 " "Info: Worst-case hold slack is 0.181" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181         0.000 altera_reserved_tck  " "Info:     0.181         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.575 " "Info: Worst-case recovery slack is 49.575" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.575         0.000 altera_reserved_tck  " "Info:    49.575         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.667 " "Info: Worst-case removal slack is 0.667" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.667         0.000 altera_reserved_tck  " "Info:     0.667         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.282 " "Info: Worst-case minimum pulse width slack is 49.282" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.282         0.000 altera_reserved_tck  " "Info:    49.282         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info: Design is not fully constrained for setup requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info: Design is not fully constrained for hold requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 78 s Quartus II " "Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 78 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "364 " "Info: Peak virtual memory: 364 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 29 14:05:42 2024 " "Info: Processing ended: Fri Nov 29 14:05:42 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Info: Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Info: Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
