(function() {var type_impls = {
"esp32p4":[["<details class=\"toggle implementors-toggle\" open><summary><section id=\"impl-FieldReader%3CFI%3E\" class=\"impl\"><a class=\"src rightside\" href=\"src/esp32p4/generic.rs.html#271-277\">source</a><a href=\"#impl-FieldReader%3CFI%3E\" class=\"anchor\">ยง</a><h3 class=\"code-header\">impl&lt;FI: <a class=\"trait\" href=\"esp32p4/generic/trait.FieldSpec.html\" title=\"trait esp32p4::generic::FieldSpec\">FieldSpec</a>&gt; <a class=\"type\" href=\"esp32p4/generic/type.FieldReader.html\" title=\"type esp32p4::generic::FieldReader\">FieldReader</a>&lt;FI&gt;</h3></section></summary><div class=\"impl-items\"><details class=\"toggle method-toggle\" open><summary><section id=\"method.bits\" class=\"method\"><a class=\"src rightside\" href=\"src/esp32p4/generic.rs.html#274-276\">source</a><h4 class=\"code-header\">pub const fn <a href=\"esp32p4/generic/type.FieldReader.html#tymethod.bits\" class=\"fn\">bits</a>(&amp;self) -&gt; FI::<a class=\"associatedtype\" href=\"esp32p4/generic/trait.FieldSpec.html#associatedtype.Ux\" title=\"type esp32p4::generic::FieldSpec::Ux\">Ux</a></h4></section></summary><div class=\"docblock\"><p>Reads raw bits from field.</p>\n</div></details></div></details>",0,"esp32p4::adc::ctrl::WORK_MODE_R","esp32p4::adc::ctrl::SAR_CLK_DIV_R","esp32p4::adc::ctrl::SAR1_PATT_LEN_R","esp32p4::adc::ctrl::SAR2_PATT_LEN_R","esp32p4::adc::ctrl::XPD_SAR1_FORCE_R","esp32p4::adc::ctrl::XPD_SAR2_FORCE_R","esp32p4::adc::ctrl::WAIT_ARB_CYCLE_R","esp32p4::adc::ctrl2::MAX_MEAS_NUM_R","esp32p4::adc::ctrl2::TIMER_TARGET_R","esp32p4::adc::filter_ctrl1::FILTER_FACTOR1_R","esp32p4::adc::filter_ctrl1::FILTER_FACTOR0_R","esp32p4::adc::fsm_wait::XPD_WAIT_R","esp32p4::adc::fsm_wait::RSTB_WAIT_R","esp32p4::adc::fsm_wait::STANDBY_WAIT_R","esp32p4::adc::sar1_status::SAR1_STATUS_R","esp32p4::adc::sar2_status::SAR2_STATUS_R","esp32p4::adc::sar1_patt_tab1::SAR1_PATT_TAB1_R","esp32p4::adc::sar1_patt_tab2::SAR1_PATT_TAB2_R","esp32p4::adc::sar1_patt_tab3::SAR1_PATT_TAB3_R","esp32p4::adc::sar1_patt_tab4::SAR1_PATT_TAB4_R","esp32p4::adc::sar2_patt_tab1::SAR2_PATT_TAB1_R","esp32p4::adc::sar2_patt_tab2::SAR2_PATT_TAB2_R","esp32p4::adc::sar2_patt_tab3::SAR2_PATT_TAB3_R","esp32p4::adc::sar2_patt_tab4::SAR2_PATT_TAB4_R","esp32p4::adc::arb_ctrl::ARB_APB_PRIORITY_R","esp32p4::adc::arb_ctrl::ARB_RTC_PRIORITY_R","esp32p4::adc::arb_ctrl::ARB_WIFI_PRIORITY_R","esp32p4::adc::filter_ctrl0::FILTER_CHANNEL1_R","esp32p4::adc::filter_ctrl0::FILTER_CHANNEL0_R","esp32p4::adc::sar1_data_status::APB_SARADC1_DATA_R","esp32p4::adc::thres0_ctrl::THRES0_CHANNEL_R","esp32p4::adc::thres0_ctrl::THRES0_HIGH_R","esp32p4::adc::thres0_ctrl::THRES0_LOW_R","esp32p4::adc::thres1_ctrl::THRES1_CHANNEL_R","esp32p4::adc::thres1_ctrl::THRES1_HIGH_R","esp32p4::adc::thres1_ctrl::THRES1_LOW_R","esp32p4::adc::dma_conf::APB_ADC_EOF_NUM_R","esp32p4::adc::sar2_data_status::APB_SARADC2_DATA_R","esp32p4::adc::cali::CFG_R","esp32p4::adc::rnd_eco_low::RND_ECO_LOW_R","esp32p4::adc::rnd_eco_high::RND_ECO_HIGH_R","esp32p4::adc::ctrl_date::CTRL_DATE_R","esp32p4::aes::key_0::KEY_0_R","esp32p4::aes::key_1::KEY_1_R","esp32p4::aes::key_2::KEY_2_R","esp32p4::aes::key_3::KEY_3_R","esp32p4::aes::key_4::KEY_4_R","esp32p4::aes::key_5::KEY_5_R","esp32p4::aes::key_6::KEY_6_R","esp32p4::aes::key_7::KEY_7_R","esp32p4::aes::text_in_0::TEXT_IN_0_R","esp32p4::aes::text_in_1::TEXT_IN_1_R","esp32p4::aes::text_in_2::TEXT_IN_2_R","esp32p4::aes::text_in_3::TEXT_IN_3_R","esp32p4::aes::text_out_0::TEXT_OUT_0_R","esp32p4::aes::text_out_1::TEXT_OUT_1_R","esp32p4::aes::text_out_2::TEXT_OUT_2_R","esp32p4::aes::text_out_3::TEXT_OUT_3_R","esp32p4::aes::mode::MODE_R","esp32p4::aes::endian::ENDIAN_R","esp32p4::aes::state::STATE_R","esp32p4::aes::block_mode::BLOCK_MODE_R","esp32p4::aes::block_num::BLOCK_NUM_R","esp32p4::aes::aad_block_num::AAD_BLOCK_NUM_R","esp32p4::aes::remainder_bit_num::REMAINDER_BIT_NUM_R","esp32p4::aes::date::DATE_R","esp32p4::ahb_dma::ahb_test::AHB_TESTMODE_R","esp32p4::ahb_dma::ahb_test::AHB_TESTADDR_R","esp32p4::ahb_dma::date::DATE_R","esp32p4::ahb_dma::infifo_status_ch::INFIFO_CNT_CH_R","esp32p4::ahb_dma::in_pop_ch::INFIFO_RDATA_CH_R","esp32p4::ahb_dma::in_state_ch::INLINK_DSCR_ADDR_CH_R","esp32p4::ahb_dma::in_state_ch::IN_DSCR_STATE_CH_R","esp32p4::ahb_dma::in_state_ch::IN_STATE_CH_R","esp32p4::ahb_dma::in_suc_eof_des_addr_ch::IN_SUC_EOF_DES_ADDR_CH_R","esp32p4::ahb_dma::in_err_eof_des_addr_ch::IN_ERR_EOF_DES_ADDR_CH_R","esp32p4::ahb_dma::in_dscr_ch::INLINK_DSCR_CH_R","esp32p4::ahb_dma::in_dscr_bf0_ch::INLINK_DSCR_BF0_CH_R","esp32p4::ahb_dma::in_dscr_bf1_ch::INLINK_DSCR_BF1_CH_R","esp32p4::ahb_dma::in_pri_ch::RX_PRI_CH_R","esp32p4::ahb_dma::in_peri_sel_ch::PERI_IN_SEL_CH_R","esp32p4::ahb_dma::outfifo_status_ch::OUTFIFO_CNT_CH_R","esp32p4::ahb_dma::out_push_ch::OUTFIFO_WDATA_CH_R","esp32p4::ahb_dma::out_state_ch::OUTLINK_DSCR_ADDR_CH_R","esp32p4::ahb_dma::out_state_ch::OUT_DSCR_STATE_CH_R","esp32p4::ahb_dma::out_state_ch::OUT_STATE_CH_R","esp32p4::ahb_dma::out_eof_des_addr_ch::OUT_EOF_DES_ADDR_CH_R","esp32p4::ahb_dma::out_eof_bfr_des_addr_ch::OUT_EOF_BFR_DES_ADDR_CH_R","esp32p4::ahb_dma::out_dscr_ch::OUTLINK_DSCR_CH_R","esp32p4::ahb_dma::out_dscr_bf0_ch::OUTLINK_DSCR_BF0_CH_R","esp32p4::ahb_dma::out_dscr_bf1_ch::OUTLINK_DSCR_BF1_CH_R","esp32p4::ahb_dma::out_pri_ch::TX_PRI_CH_R","esp32p4::ahb_dma::out_peri_sel_ch::PERI_OUT_SEL_CH_R","esp32p4::ahb_dma::out_crc_init_data_ch::OUT_CRC_INIT_DATA_CH_R","esp32p4::ahb_dma::tx_crc_width_ch::TX_CRC_WIDTH_CH_R","esp32p4::ahb_dma::out_crc_final_result_ch::OUT_CRC_FINAL_RESULT_CH_R","esp32p4::ahb_dma::tx_crc_en_wr_data_ch::TX_CRC_EN_WR_DATA_CH_R","esp32p4::ahb_dma::tx_crc_en_addr_ch::TX_CRC_EN_ADDR_CH_R","esp32p4::ahb_dma::tx_crc_data_en_wr_data_ch::TX_CRC_DATA_EN_WR_DATA_CH_R","esp32p4::ahb_dma::tx_crc_data_en_addr_ch::TX_CRC_DATA_EN_ADDR_CH_R","esp32p4::ahb_dma::tx_ch_arb_weigh_ch::TX_CH_ARB_WEIGH_CH_R","esp32p4::ahb_dma::in_crc_init_data_ch::IN_CRC_INIT_DATA_CH_R","esp32p4::ahb_dma::rx_crc_width_ch::RX_CRC_WIDTH_CH_R","esp32p4::ahb_dma::in_crc_final_result_ch::IN_CRC_FINAL_RESULT_CH_R","esp32p4::ahb_dma::rx_crc_en_wr_data_ch::RX_CRC_EN_WR_DATA_CH_R","esp32p4::ahb_dma::rx_crc_en_addr_ch::RX_CRC_EN_ADDR_CH_R","esp32p4::ahb_dma::rx_crc_data_en_wr_data_ch::RX_CRC_DATA_EN_WR_DATA_CH_R","esp32p4::ahb_dma::rx_crc_data_en_addr_ch::RX_CRC_DATA_EN_ADDR_CH_R","esp32p4::ahb_dma::rx_ch_arb_weigh_ch::RX_CH_ARB_WEIGH_CH_R","esp32p4::ahb_dma::in_link_addr_ch::INLINK_ADDR_CH_R","esp32p4::ahb_dma::out_link_addr_ch::OUTLINK_ADDR_CH_R","esp32p4::ahb_dma::intr_mem_start_addr::ACCESS_INTR_MEM_START_ADDR_R","esp32p4::ahb_dma::intr_mem_end_addr::ACCESS_INTR_MEM_END_ADDR_R","esp32p4::ahb_dma::arb_timeout_tx::ARB_TIMEOUT_TX_R","esp32p4::ahb_dma::arb_timeout_rx::ARB_TIMEOUT_RX_R","esp32p4::lp_i2c_ana_mst::i2c0_ctrl::I2C0_CTRL_R","esp32p4::lp_i2c_ana_mst::i2c1_ctrl::I2C1_CTRL_R","esp32p4::lp_i2c_ana_mst::i2c0_conf::I2C0_CONF_R","esp32p4::lp_i2c_ana_mst::i2c0_conf::I2C0_STATUS_R","esp32p4::lp_i2c_ana_mst::i2c1_conf::I2C1_CONF_R","esp32p4::lp_i2c_ana_mst::i2c1_conf::I2C1_STATUS_R","esp32p4::lp_i2c_ana_mst::i2c_burst_conf::I2C_MST_BURST_CTRL_R","esp32p4::lp_i2c_ana_mst::i2c_burst_status::I2C_MST_BURST_TIMEOUT_CNT_R","esp32p4::lp_i2c_ana_mst::ana_conf0::ANA_CONF0_R","esp32p4::lp_i2c_ana_mst::ana_conf0::ANA_STATUS0_R","esp32p4::lp_i2c_ana_mst::ana_conf1::ANA_CONF1_R","esp32p4::lp_i2c_ana_mst::ana_conf1::ANA_STATUS1_R","esp32p4::lp_i2c_ana_mst::ana_conf2::ANA_CONF2_R","esp32p4::lp_i2c_ana_mst::ana_conf2::ANA_STATUS2_R","esp32p4::lp_i2c_ana_mst::i2c0_ctrl1::I2C0_SCL_PULSE_DUR_R","esp32p4::lp_i2c_ana_mst::i2c0_ctrl1::I2C0_SDA_SIDE_GUARD_R","esp32p4::lp_i2c_ana_mst::i2c1_ctrl1::I2C1_SCL_PULSE_DUR_R","esp32p4::lp_i2c_ana_mst::i2c1_ctrl1::I2C1_SDA_SIDE_GUARD_R","esp32p4::lp_i2c_ana_mst::hw_i2c_ctrl::HW_I2C_SCL_PULSE_DUR_R","esp32p4::lp_i2c_ana_mst::hw_i2c_ctrl::HW_I2C_SDA_SIDE_GUARD_R","esp32p4::lp_i2c_ana_mst::nouse::I2C_MST_NOUSE_R","esp32p4::lp_i2c_ana_mst::date::DATE_R","esp32p4::assist_debug::core_0_area_dram0_0_min::CORE_0_AREA_DRAM0_0_MIN_R","esp32p4::assist_debug::core_0_area_dram0_0_max::CORE_0_AREA_DRAM0_0_MAX_R","esp32p4::assist_debug::core_0_area_dram0_1_min::CORE_0_AREA_DRAM0_1_MIN_R","esp32p4::assist_debug::core_0_area_dram0_1_max::CORE_0_AREA_DRAM0_1_MAX_R","esp32p4::assist_debug::core_0_area_pif_0_min::CORE_0_AREA_PIF_0_MIN_R","esp32p4::assist_debug::core_0_area_pif_0_max::CORE_0_AREA_PIF_0_MAX_R","esp32p4::assist_debug::core_0_area_pif_1_min::CORE_0_AREA_PIF_1_MIN_R","esp32p4::assist_debug::core_0_area_pif_1_max::CORE_0_AREA_PIF_1_MAX_R","esp32p4::assist_debug::core_0_area_pc::CORE_0_AREA_PC_R","esp32p4::assist_debug::core_0_area_sp::CORE_0_AREA_SP_R","esp32p4::assist_debug::core_0_sp_min::CORE_0_SP_MIN_R","esp32p4::assist_debug::core_0_sp_max::CORE_0_SP_MAX_R","esp32p4::assist_debug::core_0_sp_pc::CORE_0_SP_PC_R","esp32p4::assist_debug::core_0_rcd_pdebugpc::CORE_0_RCD_PDEBUGPC_R","esp32p4::assist_debug::core_0_rcd_pdebugsp::CORE_0_RCD_PDEBUGSP_R","esp32p4::assist_debug::core_0_iram0_exception_monitor_0::CORE_0_IRAM0_RECORDING_ADDR_0_R","esp32p4::assist_debug::core_0_iram0_exception_monitor_1::CORE_0_IRAM0_RECORDING_ADDR_1_R","esp32p4::assist_debug::core_0_dram0_exception_monitor_0::CORE_0_DRAM0_RECORDING_BYTEEN_0_R","esp32p4::assist_debug::core_0_dram0_exception_monitor_1::CORE_0_DRAM0_RECORDING_ADDR_0_R","esp32p4::assist_debug::core_0_dram0_exception_monitor_2::CORE_0_DRAM0_RECORDING_PC_0_R","esp32p4::assist_debug::core_0_dram0_exception_monitor_3::CORE_0_DRAM0_RECORDING_BYTEEN_1_R","esp32p4::assist_debug::core_0_dram0_exception_monitor_4::CORE_0_DRAM0_RECORDING_ADDR_1_R","esp32p4::assist_debug::core_0_dram0_exception_monitor_5::CORE_0_DRAM0_RECORDING_PC_1_R","esp32p4::assist_debug::core_0_lastpc_before_exception::CORE_0_LASTPC_BEFORE_EXC_R","esp32p4::assist_debug::core_1_area_dram0_0_min::CORE_1_AREA_DRAM0_0_MIN_R","esp32p4::assist_debug::core_1_area_dram0_0_max::CORE_1_AREA_DRAM0_0_MAX_R","esp32p4::assist_debug::core_1_area_dram0_1_min::CORE_1_AREA_DRAM0_1_MIN_R","esp32p4::assist_debug::core_1_area_dram0_1_max::CORE_1_AREA_DRAM0_1_MAX_R","esp32p4::assist_debug::core_1_area_pif_0_min::CORE_1_AREA_PIF_0_MIN_R","esp32p4::assist_debug::core_1_area_pif_0_max::CORE_1_AREA_PIF_0_MAX_R","esp32p4::assist_debug::core_1_area_pif_1_min::CORE_1_AREA_PIF_1_MIN_R","esp32p4::assist_debug::core_1_area_pif_1_max::CORE_1_AREA_PIF_1_MAX_R","esp32p4::assist_debug::core_1_area_pc::CORE_1_AREA_PC_R","esp32p4::assist_debug::core_1_area_sp::CORE_1_AREA_SP_R","esp32p4::assist_debug::core_1_sp_min::CORE_1_SP_MIN_R","esp32p4::assist_debug::core_1_sp_max::CORE_1_SP_MAX_R","esp32p4::assist_debug::core_1_sp_pc::CORE_1_SP_PC_R","esp32p4::assist_debug::core_1_rcd_pdebugpc::CORE_1_RCD_PDEBUGPC_R","esp32p4::assist_debug::core_1_rcd_pdebugsp::CORE_1_RCD_PDEBUGSP_R","esp32p4::assist_debug::core_1_iram0_exception_monitor_0::CORE_1_IRAM0_RECORDING_ADDR_0_R","esp32p4::assist_debug::core_1_iram0_exception_monitor_1::CORE_1_IRAM0_RECORDING_ADDR_1_R","esp32p4::assist_debug::core_1_dram0_exception_monitor_0::CORE_1_DRAM0_RECORDING_BYTEEN_0_R","esp32p4::assist_debug::core_1_dram0_exception_monitor_1::CORE_1_DRAM0_RECORDING_ADDR_0_R","esp32p4::assist_debug::core_1_dram0_exception_monitor_2::CORE_1_DRAM0_RECORDING_PC_0_R","esp32p4::assist_debug::core_1_dram0_exception_monitor_3::CORE_1_DRAM0_RECORDING_BYTEEN_1_R","esp32p4::assist_debug::core_1_dram0_exception_monitor_4::CORE_1_DRAM0_RECORDING_ADDR_1_R","esp32p4::assist_debug::core_1_dram0_exception_monitor_5::CORE_1_DRAM0_RECORDING_PC_1_R","esp32p4::assist_debug::core_1_lastpc_before_exception::CORE_1_LASTPC_BEFORE_EXC_R","esp32p4::assist_debug::core_x_iram0_dram0_exception_monitor_0::CORE_X_IRAM0_DRAM0_LIMIT_CYCLE_0_R","esp32p4::assist_debug::core_x_iram0_dram0_exception_monitor_1::CORE_X_IRAM0_DRAM0_LIMIT_CYCLE_1_R","esp32p4::assist_debug::date::ASSIST_DEBUG_DATE_R","esp32p4::axi_dma::in_conf0_ch::IN_BURST_SIZE_SEL_CH_R","esp32p4::axi_dma::infifo_status_ch::INFIFO_L3_CNT_CH_R","esp32p4::axi_dma::in_pop_ch::INFIFO_RDATA_CH_R","esp32p4::axi_dma::in_link2_ch::INLINK_ADDR_CH_R","esp32p4::axi_dma::in_state_ch::INLINK_DSCR_ADDR_CH_R","esp32p4::axi_dma::in_state_ch::IN_DSCR_STATE_CH_R","esp32p4::axi_dma::in_state_ch::IN_STATE_CH_R","esp32p4::axi_dma::in_suc_eof_des_addr_ch::IN_SUC_EOF_DES_ADDR_CH_R","esp32p4::axi_dma::in_err_eof_des_addr_ch::IN_ERR_EOF_DES_ADDR_CH_R","esp32p4::axi_dma::in_dscr_ch::INLINK_DSCR_CH_R","esp32p4::axi_dma::in_dscr_bf0_ch::INLINK_DSCR_BF0_CH_R","esp32p4::axi_dma::in_dscr_bf1_ch::INLINK_DSCR_BF1_CH_R","esp32p4::axi_dma::in_pri_ch::RX_PRI_CH_R","esp32p4::axi_dma::in_pri_ch::RX_CH_ARB_WEIGH_CH_R","esp32p4::axi_dma::in_peri_sel_ch::PERI_IN_SEL_CH_R","esp32p4::axi_dma::in_crc_init_data_ch::IN_CRC_INIT_DATA_CH_R","esp32p4::axi_dma::rx_crc_width_ch::RX_CRC_WIDTH_CH_R","esp32p4::axi_dma::in_crc_final_result_ch::IN_CRC_FINAL_RESULT_CH_R","esp32p4::axi_dma::rx_crc_en_wr_data_ch::RX_CRC_EN_WR_DATA_CH_R","esp32p4::axi_dma::rx_crc_en_addr_ch::RX_CRC_EN_ADDR_CH_R","esp32p4::axi_dma::rx_crc_data_en_wr_data_ch::RX_CRC_DATA_EN_WR_DATA_CH_R","esp32p4::axi_dma::rx_crc_data_en_addr_ch::RX_CRC_DATA_EN_ADDR_CH_R","esp32p4::axi_dma::out_conf0_ch0::OUT_BURST_SIZE_SEL_CH0_R","esp32p4::axi_dma::outfifo_status_ch::OUTFIFO_L3_CNT_CH_R","esp32p4::axi_dma::out_push_ch::OUTFIFO_WDATA_CH_R","esp32p4::axi_dma::out_link2_ch::OUTLINK_ADDR_CH_R","esp32p4::axi_dma::out_state_ch::OUTLINK_DSCR_ADDR_CH_R","esp32p4::axi_dma::out_state_ch::OUT_DSCR_STATE_CH_R","esp32p4::axi_dma::out_state_ch::OUT_STATE_CH_R","esp32p4::axi_dma::out_eof_des_addr_ch::OUT_EOF_DES_ADDR_CH_R","esp32p4::axi_dma::out_eof_bfr_des_addr_ch::OUT_EOF_BFR_DES_ADDR_CH_R","esp32p4::axi_dma::out_dscr_ch::OUTLINK_DSCR_CH_R","esp32p4::axi_dma::out_dscr_bf0_ch::OUTLINK_DSCR_BF0_CH_R","esp32p4::axi_dma::out_dscr_bf1_ch::OUTLINK_DSCR_BF1_CH_R","esp32p4::axi_dma::out_pri_ch::TX_PRI_CH_R","esp32p4::axi_dma::out_pri_ch::TX_CH_ARB_WEIGH_CH_R","esp32p4::axi_dma::out_peri_sel_ch::PERI_OUT_SEL_CH_R","esp32p4::axi_dma::out_crc_init_data_ch::OUT_CRC_INIT_DATA_CH_R","esp32p4::axi_dma::tx_crc_width_ch::TX_CRC_WIDTH_CH_R","esp32p4::axi_dma::out_crc_final_result_ch::OUT_CRC_FINAL_RESULT_CH_R","esp32p4::axi_dma::tx_crc_en_wr_data_ch::TX_CRC_EN_WR_DATA_CH_R","esp32p4::axi_dma::tx_crc_en_addr_ch::TX_CRC_EN_ADDR_CH_R","esp32p4::axi_dma::tx_crc_data_en_wr_data_ch::TX_CRC_DATA_EN_WR_DATA_CH_R","esp32p4::axi_dma::tx_crc_data_en_addr_ch::TX_CRC_DATA_EN_ADDR_CH_R","esp32p4::axi_dma::out_conf0_ch1::OUT_BURST_SIZE_SEL_CH1_R","esp32p4::axi_dma::out_conf0_ch2::OUT_BURST_SIZE_SEL_CH2_R","esp32p4::axi_dma::arb_timeout::TX_R","esp32p4::axi_dma::arb_timeout::RX_R","esp32p4::axi_dma::intr_mem_start_addr::ACCESS_INTR_MEM_START_ADDR_R","esp32p4::axi_dma::intr_mem_end_addr::ACCESS_INTR_MEM_END_ADDR_R","esp32p4::axi_dma::extr_mem_start_addr::ACCESS_EXTR_MEM_START_ADDR_R","esp32p4::axi_dma::extr_mem_end_addr::ACCESS_EXTR_MEM_END_ADDR_R","esp32p4::axi_dma::rdn_eco_high::RDN_ECO_HIGH_R","esp32p4::axi_dma::rdn_eco_low::RDN_ECO_LOW_R","esp32p4::axi_dma::wresp_cnt::WRESP_CNT_R","esp32p4::axi_dma::rresp_cnt::RRESP_CNT_R","esp32p4::axi_dma::infifo_status1_ch::L1INFIFO_CNT_CH_R","esp32p4::axi_dma::infifo_status1_ch::L2INFIFO_CNT_CH_R","esp32p4::axi_dma::outfifo_status1_ch::L1OUTFIFO_CNT_CH_R","esp32p4::axi_dma::outfifo_status1_ch::L2OUTFIFO_CNT_CH_R","esp32p4::axi_dma::date::DATE_R","esp32p4::bitscrambler::tx_inst_cfg0::TX_INST_IDX_R","esp32p4::bitscrambler::tx_inst_cfg0::TX_INST_POS_R","esp32p4::bitscrambler::tx_inst_cfg1::TX_INST_R","esp32p4::bitscrambler::rx_inst_cfg0::RX_INST_IDX_R","esp32p4::bitscrambler::rx_inst_cfg0::RX_INST_POS_R","esp32p4::bitscrambler::rx_inst_cfg1::RX_INST_R","esp32p4::bitscrambler::tx_lut_cfg0::TX_LUT_IDX_R","esp32p4::bitscrambler::tx_lut_cfg0::TX_LUT_MODE_R","esp32p4::bitscrambler::tx_lut_cfg1::TX_LUT_R","esp32p4::bitscrambler::rx_lut_cfg0::RX_LUT_IDX_R","esp32p4::bitscrambler::rx_lut_cfg0::RX_LUT_MODE_R","esp32p4::bitscrambler::rx_lut_cfg1::RX_LUT_R","esp32p4::bitscrambler::tx_tailing_bits::TX_TAILING_BITS_R","esp32p4::bitscrambler::rx_tailing_bits::RX_TAILING_BITS_R","esp32p4::bitscrambler::tx_state::TX_EOF_GET_CNT_R","esp32p4::bitscrambler::rx_state::RX_EOF_GET_CNT_R","esp32p4::bitscrambler::version::BITSCRAMBLER_VER_R","esp32p4::cache::l1_icache_ctrl::L1_ICACHE_UNDEF_OP_R","esp32p4::cache::l1_dcache_ctrl::L1_DCACHE_UNDEF_OP_R","esp32p4::cache::l1_icache0_prelock_conf::L1_ICACHE0_PRELOCK_RGID_R","esp32p4::cache::l1_icache0_prelock_sct0_addr::L1_ICACHE0_PRELOCK_SCT0_ADDR_R","esp32p4::cache::l1_icache0_prelock_sct1_addr::L1_ICACHE0_PRELOCK_SCT1_ADDR_R","esp32p4::cache::l1_icache0_prelock_sct_size::L1_ICACHE0_PRELOCK_SCT0_SIZE_R","esp32p4::cache::l1_icache0_prelock_sct_size::L1_ICACHE0_PRELOCK_SCT1_SIZE_R","esp32p4::cache::l1_icache1_prelock_conf::L1_ICACHE1_PRELOCK_RGID_R","esp32p4::cache::l1_icache1_prelock_sct0_addr::L1_ICACHE1_PRELOCK_SCT0_ADDR_R","esp32p4::cache::l1_icache1_prelock_sct1_addr::L1_ICACHE1_PRELOCK_SCT1_ADDR_R","esp32p4::cache::l1_icache1_prelock_sct_size::L1_ICACHE1_PRELOCK_SCT0_SIZE_R","esp32p4::cache::l1_icache1_prelock_sct_size::L1_ICACHE1_PRELOCK_SCT1_SIZE_R","esp32p4::cache::l1_icache2_prelock_conf::L1_ICACHE2_PRELOCK_RGID_R","esp32p4::cache::l1_icache2_prelock_sct0_addr::L1_ICACHE2_PRELOCK_SCT0_ADDR_R","esp32p4::cache::l1_icache2_prelock_sct1_addr::L1_ICACHE2_PRELOCK_SCT1_ADDR_R","esp32p4::cache::l1_icache2_prelock_sct_size::L1_ICACHE2_PRELOCK_SCT0_SIZE_R","esp32p4::cache::l1_icache2_prelock_sct_size::L1_ICACHE2_PRELOCK_SCT1_SIZE_R","esp32p4::cache::l1_icache3_prelock_conf::L1_ICACHE3_PRELOCK_RGID_R","esp32p4::cache::l1_icache3_prelock_sct0_addr::L1_ICACHE3_PRELOCK_SCT0_ADDR_R","esp32p4::cache::l1_icache3_prelock_sct1_addr::L1_ICACHE3_PRELOCK_SCT1_ADDR_R","esp32p4::cache::l1_icache3_prelock_sct_size::L1_ICACHE3_PRELOCK_SCT0_SIZE_R","esp32p4::cache::l1_icache3_prelock_sct_size::L1_ICACHE3_PRELOCK_SCT1_SIZE_R","esp32p4::cache::l1_dcache_prelock_conf::L1_DCACHE_PRELOCK_RGID_R","esp32p4::cache::l1_dcache_prelock_sct0_addr::L1_DCACHE_PRELOCK_SCT0_ADDR_R","esp32p4::cache::l1_dcache_prelock_sct1_addr::L1_DCACHE_PRELOCK_SCT1_ADDR_R","esp32p4::cache::l1_dcache_prelock_sct_size::L1_DCACHE_PRELOCK_SCT0_SIZE_R","esp32p4::cache::l1_dcache_prelock_sct_size::L1_DCACHE_PRELOCK_SCT1_SIZE_R","esp32p4::cache::lock_ctrl::LOCK_RGID_R","esp32p4::cache::lock_map::LOCK_MAP_R","esp32p4::cache::lock_addr::LOCK_ADDR_R","esp32p4::cache::lock_size::LOCK_SIZE_R","esp32p4::cache::sync_ctrl::SYNC_RGID_R","esp32p4::cache::sync_map::SYNC_MAP_R","esp32p4::cache::sync_addr::SYNC_ADDR_R","esp32p4::cache::sync_size::SYNC_SIZE_R","esp32p4::cache::l1_icache0_preload_ctrl::L1_ICACHE0_PRELOAD_RGID_R","esp32p4::cache::l1_icache0_preload_addr::L1_ICACHE0_PRELOAD_ADDR_R","esp32p4::cache::l1_icache0_preload_size::L1_ICACHE0_PRELOAD_SIZE_R","esp32p4::cache::l1_icache1_preload_ctrl::L1_ICACHE1_PRELOAD_RGID_R","esp32p4::cache::l1_icache1_preload_addr::L1_ICACHE1_PRELOAD_ADDR_R","esp32p4::cache::l1_icache1_preload_size::L1_ICACHE1_PRELOAD_SIZE_R","esp32p4::cache::l1_icache2_preload_ctrl::L1_ICACHE2_PRELOAD_RGID_R","esp32p4::cache::l1_icache2_preload_addr::L1_ICACHE2_PRELOAD_ADDR_R","esp32p4::cache::l1_icache2_preload_size::L1_ICACHE2_PRELOAD_SIZE_R","esp32p4::cache::l1_icache3_preload_ctrl::L1_ICACHE3_PRELOAD_RGID_R","esp32p4::cache::l1_icache3_preload_addr::L1_ICACHE3_PRELOAD_ADDR_R","esp32p4::cache::l1_icache3_preload_size::L1_ICACHE3_PRELOAD_SIZE_R","esp32p4::cache::l1_dcache_preload_ctrl::L1_DCACHE_PRELOAD_RGID_R","esp32p4::cache::l1_dcache_preload_addr::L1_DCACHE_PRELOAD_ADDR_R","esp32p4::cache::l1_dcache_preload_size::L1_DCACHE_PRELOAD_SIZE_R","esp32p4::cache::l1_icache0_autoload_ctrl::L1_ICACHE0_AUTOLOAD_TRIGGER_MODE_R","esp32p4::cache::l1_icache0_autoload_ctrl::L1_ICACHE0_AUTOLOAD_RGID_R","esp32p4::cache::l1_icache0_autoload_sct0_addr::L1_ICACHE0_AUTOLOAD_SCT0_ADDR_R","esp32p4::cache::l1_icache0_autoload_sct0_size::L1_ICACHE0_AUTOLOAD_SCT0_SIZE_R","esp32p4::cache::l1_icache0_autoload_sct1_addr::L1_ICACHE0_AUTOLOAD_SCT1_ADDR_R","esp32p4::cache::l1_icache0_autoload_sct1_size::L1_ICACHE0_AUTOLOAD_SCT1_SIZE_R","esp32p4::cache::l1_icache1_autoload_ctrl::L1_ICACHE1_AUTOLOAD_TRIGGER_MODE_R","esp32p4::cache::l1_icache1_autoload_ctrl::L1_ICACHE1_AUTOLOAD_RGID_R","esp32p4::cache::l1_icache1_autoload_sct0_addr::L1_ICACHE1_AUTOLOAD_SCT0_ADDR_R","esp32p4::cache::l1_icache1_autoload_sct0_size::L1_ICACHE1_AUTOLOAD_SCT0_SIZE_R","esp32p4::cache::l1_icache1_autoload_sct1_addr::L1_ICACHE1_AUTOLOAD_SCT1_ADDR_R","esp32p4::cache::l1_icache1_autoload_sct1_size::L1_ICACHE1_AUTOLOAD_SCT1_SIZE_R","esp32p4::cache::l1_icache2_autoload_ctrl::L1_ICACHE2_AUTOLOAD_TRIGGER_MODE_R","esp32p4::cache::l1_icache2_autoload_ctrl::L1_ICACHE2_AUTOLOAD_RGID_R","esp32p4::cache::l1_icache2_autoload_sct0_addr::L1_ICACHE2_AUTOLOAD_SCT0_ADDR_R","esp32p4::cache::l1_icache2_autoload_sct0_size::L1_ICACHE2_AUTOLOAD_SCT0_SIZE_R","esp32p4::cache::l1_icache2_autoload_sct1_addr::L1_ICACHE2_AUTOLOAD_SCT1_ADDR_R","esp32p4::cache::l1_icache2_autoload_sct1_size::L1_ICACHE2_AUTOLOAD_SCT1_SIZE_R","esp32p4::cache::l1_icache3_autoload_ctrl::L1_ICACHE3_AUTOLOAD_TRIGGER_MODE_R","esp32p4::cache::l1_icache3_autoload_ctrl::L1_ICACHE3_AUTOLOAD_RGID_R","esp32p4::cache::l1_icache3_autoload_sct0_addr::L1_ICACHE3_AUTOLOAD_SCT0_ADDR_R","esp32p4::cache::l1_icache3_autoload_sct0_size::L1_ICACHE3_AUTOLOAD_SCT0_SIZE_R","esp32p4::cache::l1_icache3_autoload_sct1_addr::L1_ICACHE3_AUTOLOAD_SCT1_ADDR_R","esp32p4::cache::l1_icache3_autoload_sct1_size::L1_ICACHE3_AUTOLOAD_SCT1_SIZE_R","esp32p4::cache::l1_dcache_autoload_ctrl::L1_DCACHE_AUTOLOAD_TRIGGER_MODE_R","esp32p4::cache::l1_dcache_autoload_ctrl::L1_DCACHE_AUTOLOAD_RGID_R","esp32p4::cache::l1_dcache_autoload_sct0_addr::L1_DCACHE_AUTOLOAD_SCT0_ADDR_R","esp32p4::cache::l1_dcache_autoload_sct0_size::L1_DCACHE_AUTOLOAD_SCT0_SIZE_R","esp32p4::cache::l1_dcache_autoload_sct1_addr::L1_DCACHE_AUTOLOAD_SCT1_ADDR_R","esp32p4::cache::l1_dcache_autoload_sct1_size::L1_DCACHE_AUTOLOAD_SCT1_SIZE_R","esp32p4::cache::l1_dcache_autoload_sct2_addr::L1_DCACHE_AUTOLOAD_SCT2_ADDR_R","esp32p4::cache::l1_dcache_autoload_sct2_size::L1_DCACHE_AUTOLOAD_SCT2_SIZE_R","esp32p4::cache::l1_dcache_autoload_sct3_addr::L1_DCACHE_AUTOLOAD_SCT3_ADDR_R","esp32p4::cache::l1_dcache_autoload_sct3_size::L1_DCACHE_AUTOLOAD_SCT3_SIZE_R","esp32p4::cache::l1_ibus0_acs_hit_cnt::L1_IBUS0_HIT_CNT_R","esp32p4::cache::l1_ibus0_acs_miss_cnt::L1_IBUS0_MISS_CNT_R","esp32p4::cache::l1_ibus0_acs_conflict_cnt::L1_IBUS0_CONFLICT_CNT_R","esp32p4::cache::l1_ibus0_acs_nxtlvl_rd_cnt::L1_IBUS0_NXTLVL_RD_CNT_R","esp32p4::cache::l1_ibus1_acs_hit_cnt::L1_IBUS1_HIT_CNT_R","esp32p4::cache::l1_ibus1_acs_miss_cnt::L1_IBUS1_MISS_CNT_R","esp32p4::cache::l1_ibus1_acs_conflict_cnt::L1_IBUS1_CONFLICT_CNT_R","esp32p4::cache::l1_ibus1_acs_nxtlvl_rd_cnt::L1_IBUS1_NXTLVL_RD_CNT_R","esp32p4::cache::l1_ibus2_acs_hit_cnt::L1_IBUS2_HIT_CNT_R","esp32p4::cache::l1_ibus2_acs_miss_cnt::L1_IBUS2_MISS_CNT_R","esp32p4::cache::l1_ibus2_acs_conflict_cnt::L1_IBUS2_CONFLICT_CNT_R","esp32p4::cache::l1_ibus2_acs_nxtlvl_rd_cnt::L1_IBUS2_NXTLVL_RD_CNT_R","esp32p4::cache::l1_ibus3_acs_hit_cnt::L1_IBUS3_HIT_CNT_R","esp32p4::cache::l1_ibus3_acs_miss_cnt::L1_IBUS3_MISS_CNT_R","esp32p4::cache::l1_ibus3_acs_conflict_cnt::L1_IBUS3_CONFLICT_CNT_R","esp32p4::cache::l1_ibus3_acs_nxtlvl_rd_cnt::L1_IBUS3_NXTLVL_RD_CNT_R","esp32p4::cache::l1_dbus0_acs_hit_cnt::L1_DBUS0_HIT_CNT_R","esp32p4::cache::l1_dbus0_acs_miss_cnt::L1_DBUS0_MISS_CNT_R","esp32p4::cache::l1_dbus0_acs_conflict_cnt::L1_DBUS0_CONFLICT_CNT_R","esp32p4::cache::l1_dbus0_acs_nxtlvl_rd_cnt::L1_DBUS0_NXTLVL_RD_CNT_R","esp32p4::cache::l1_dbus0_acs_nxtlvl_wr_cnt::L1_DBUS0_NXTLVL_WR_CNT_R","esp32p4::cache::l1_dbus1_acs_hit_cnt::L1_DBUS1_HIT_CNT_R","esp32p4::cache::l1_dbus1_acs_miss_cnt::L1_DBUS1_MISS_CNT_R","esp32p4::cache::l1_dbus1_acs_conflict_cnt::L1_DBUS1_CONFLICT_CNT_R","esp32p4::cache::l1_dbus1_acs_nxtlvl_rd_cnt::L1_DBUS1_NXTLVL_RD_CNT_R","esp32p4::cache::l1_dbus1_acs_nxtlvl_wr_cnt::L1_DBUS1_NXTLVL_WR_CNT_R","esp32p4::cache::l1_dbus2_acs_hit_cnt::L1_DBUS2_HIT_CNT_R","esp32p4::cache::l1_dbus2_acs_miss_cnt::L1_DBUS2_MISS_CNT_R","esp32p4::cache::l1_dbus2_acs_conflict_cnt::L1_DBUS2_CONFLICT_CNT_R","esp32p4::cache::l1_dbus2_acs_nxtlvl_rd_cnt::L1_DBUS2_NXTLVL_RD_CNT_R","esp32p4::cache::l1_dbus2_acs_nxtlvl_wr_cnt::L1_DBUS2_NXTLVL_WR_CNT_R","esp32p4::cache::l1_dbus3_acs_hit_cnt::L1_DBUS3_HIT_CNT_R","esp32p4::cache::l1_dbus3_acs_miss_cnt::L1_DBUS3_MISS_CNT_R","esp32p4::cache::l1_dbus3_acs_conflict_cnt::L1_DBUS3_CONFLICT_CNT_R","esp32p4::cache::l1_dbus3_acs_nxtlvl_rd_cnt::L1_DBUS3_NXTLVL_RD_CNT_R","esp32p4::cache::l1_dbus3_acs_nxtlvl_wr_cnt::L1_DBUS3_NXTLVL_WR_CNT_R","esp32p4::cache::l1_icache0_acs_fail_id_attr::L1_ICACHE0_FAIL_ID_R","esp32p4::cache::l1_icache0_acs_fail_id_attr::L1_ICACHE0_FAIL_ATTR_R","esp32p4::cache::l1_icache0_acs_fail_addr::L1_ICACHE0_FAIL_ADDR_R","esp32p4::cache::l1_icache1_acs_fail_id_attr::L1_ICACHE1_FAIL_ID_R","esp32p4::cache::l1_icache1_acs_fail_id_attr::L1_ICACHE1_FAIL_ATTR_R","esp32p4::cache::l1_icache1_acs_fail_addr::L1_ICACHE1_FAIL_ADDR_R","esp32p4::cache::l1_icache2_acs_fail_id_attr::L1_ICACHE2_FAIL_ID_R","esp32p4::cache::l1_icache2_acs_fail_id_attr::L1_ICACHE2_FAIL_ATTR_R","esp32p4::cache::l1_icache2_acs_fail_addr::L1_ICACHE2_FAIL_ADDR_R","esp32p4::cache::l1_icache3_acs_fail_id_attr::L1_ICACHE3_FAIL_ID_R","esp32p4::cache::l1_icache3_acs_fail_id_attr::L1_ICACHE3_FAIL_ATTR_R","esp32p4::cache::l1_icache3_acs_fail_addr::L1_ICACHE3_FAIL_ADDR_R","esp32p4::cache::l1_dcache_acs_fail_id_attr::L1_DCACHE_FAIL_ID_R","esp32p4::cache::l1_dcache_acs_fail_id_attr::L1_DCACHE_FAIL_ATTR_R","esp32p4::cache::l1_dcache_acs_fail_addr::L1_DCACHE_FAIL_ADDR_R","esp32p4::cache::sync_l1_cache_preload_exception::L1_ICACHE0_PLD_ERR_CODE_R","esp32p4::cache::sync_l1_cache_preload_exception::L1_ICACHE1_PLD_ERR_CODE_R","esp32p4::cache::sync_l1_cache_preload_exception::L1_ICACHE2_PLD_ERR_CODE_R","esp32p4::cache::sync_l1_cache_preload_exception::L1_ICACHE3_PLD_ERR_CODE_R","esp32p4::cache::sync_l1_cache_preload_exception::L1_DCACHE_PLD_ERR_CODE_R","esp32p4::cache::sync_l1_cache_preload_exception::SYNC_ERR_CODE_R","esp32p4::cache::l1_cache_way_object::L1_CACHE_WAY_OBJECT_R","esp32p4::cache::l1_cache_vaddr::L1_CACHE_VADDR_R","esp32p4::cache::l1_cache_debug_bus::L1_CACHE_DEBUG_BUS_R","esp32p4::cache::level_split0::LEVEL_SPLIT0_R","esp32p4::cache::l2_cache_ctrl::L2_CACHE_UNDEF_OP_R","esp32p4::cache::l2_cache_prelock_conf::L2_CACHE_PRELOCK_RGID_R","esp32p4::cache::l2_cache_prelock_sct0_addr::L2_CACHE_PRELOCK_SCT0_ADDR_R","esp32p4::cache::l2_cache_prelock_sct1_addr::L2_CACHE_PRELOCK_SCT1_ADDR_R","esp32p4::cache::l2_cache_prelock_sct_size::L2_CACHE_PRELOCK_SCT0_SIZE_R","esp32p4::cache::l2_cache_prelock_sct_size::L2_CACHE_PRELOCK_SCT1_SIZE_R","esp32p4::cache::l2_cache_preload_ctrl::L2_CACHE_PRELOAD_RGID_R","esp32p4::cache::l2_cache_preload_addr::L2_CACHE_PRELOAD_ADDR_R","esp32p4::cache::l2_cache_preload_size::L2_CACHE_PRELOAD_SIZE_R","esp32p4::cache::l2_cache_autoload_ctrl::L2_CACHE_AUTOLOAD_TRIGGER_MODE_R","esp32p4::cache::l2_cache_autoload_ctrl::L2_CACHE_AUTOLOAD_RGID_R","esp32p4::cache::l2_cache_autoload_sct0_addr::L2_CACHE_AUTOLOAD_SCT0_ADDR_R","esp32p4::cache::l2_cache_autoload_sct0_size::L2_CACHE_AUTOLOAD_SCT0_SIZE_R","esp32p4::cache::l2_cache_autoload_sct1_addr::L2_CACHE_AUTOLOAD_SCT1_ADDR_R","esp32p4::cache::l2_cache_autoload_sct1_size::L2_CACHE_AUTOLOAD_SCT1_SIZE_R","esp32p4::cache::l2_cache_autoload_sct2_addr::L2_CACHE_AUTOLOAD_SCT2_ADDR_R","esp32p4::cache::l2_cache_autoload_sct2_size::L2_CACHE_AUTOLOAD_SCT2_SIZE_R","esp32p4::cache::l2_cache_autoload_sct3_addr::L2_CACHE_AUTOLOAD_SCT3_ADDR_R","esp32p4::cache::l2_cache_autoload_sct3_size::L2_CACHE_AUTOLOAD_SCT3_SIZE_R","esp32p4::cache::l2_ibus0_acs_hit_cnt::L2_IBUS0_HIT_CNT_R","esp32p4::cache::l2_ibus0_acs_miss_cnt::L2_IBUS0_MISS_CNT_R","esp32p4::cache::l2_ibus0_acs_conflict_cnt::L2_IBUS0_CONFLICT_CNT_R","esp32p4::cache::l2_ibus0_acs_nxtlvl_rd_cnt::L2_IBUS0_NXTLVL_RD_CNT_R","esp32p4::cache::l2_ibus1_acs_hit_cnt::L2_IBUS1_HIT_CNT_R","esp32p4::cache::l2_ibus1_acs_miss_cnt::L2_IBUS1_MISS_CNT_R","esp32p4::cache::l2_ibus1_acs_conflict_cnt::L2_IBUS1_CONFLICT_CNT_R","esp32p4::cache::l2_ibus1_acs_nxtlvl_rd_cnt::L2_IBUS1_NXTLVL_RD_CNT_R","esp32p4::cache::l2_ibus2_acs_hit_cnt::L2_IBUS2_HIT_CNT_R","esp32p4::cache::l2_ibus2_acs_miss_cnt::L2_IBUS2_MISS_CNT_R","esp32p4::cache::l2_ibus2_acs_conflict_cnt::L2_IBUS2_CONFLICT_CNT_R","esp32p4::cache::l2_ibus2_acs_nxtlvl_rd_cnt::L2_IBUS2_NXTLVL_RD_CNT_R","esp32p4::cache::l2_ibus3_acs_hit_cnt::L2_IBUS3_HIT_CNT_R","esp32p4::cache::l2_ibus3_acs_miss_cnt::L2_IBUS3_MISS_CNT_R","esp32p4::cache::l2_ibus3_acs_conflict_cnt::L2_IBUS3_CONFLICT_CNT_R","esp32p4::cache::l2_ibus3_acs_nxtlvl_rd_cnt::L2_IBUS3_NXTLVL_RD_CNT_R","esp32p4::cache::l2_dbus0_acs_hit_cnt::L2_DBUS0_HIT_CNT_R","esp32p4::cache::l2_dbus0_acs_miss_cnt::L2_DBUS0_MISS_CNT_R","esp32p4::cache::l2_dbus0_acs_conflict_cnt::L2_DBUS0_CONFLICT_CNT_R","esp32p4::cache::l2_dbus0_acs_nxtlvl_rd_cnt::L2_DBUS0_NXTLVL_RD_CNT_R","esp32p4::cache::l2_dbus0_acs_nxtlvl_wr_cnt::L2_DBUS0_NXTLVL_WR_CNT_R","esp32p4::cache::l2_dbus1_acs_hit_cnt::L2_DBUS1_HIT_CNT_R","esp32p4::cache::l2_dbus1_acs_miss_cnt::L2_DBUS1_MISS_CNT_R","esp32p4::cache::l2_dbus1_acs_conflict_cnt::L2_DBUS1_CONFLICT_CNT_R","esp32p4::cache::l2_dbus1_acs_nxtlvl_rd_cnt::L2_DBUS1_NXTLVL_RD_CNT_R","esp32p4::cache::l2_dbus1_acs_nxtlvl_wr_cnt::L2_DBUS1_NXTLVL_WR_CNT_R","esp32p4::cache::l2_dbus2_acs_hit_cnt::L2_DBUS2_HIT_CNT_R","esp32p4::cache::l2_dbus2_acs_miss_cnt::L2_DBUS2_MISS_CNT_R","esp32p4::cache::l2_dbus2_acs_conflict_cnt::L2_DBUS2_CONFLICT_CNT_R","esp32p4::cache::l2_dbus2_acs_nxtlvl_rd_cnt::L2_DBUS2_NXTLVL_RD_CNT_R","esp32p4::cache::l2_dbus2_acs_nxtlvl_wr_cnt::L2_DBUS2_NXTLVL_WR_CNT_R","esp32p4::cache::l2_dbus3_acs_hit_cnt::L2_DBUS3_HIT_CNT_R","esp32p4::cache::l2_dbus3_acs_miss_cnt::L2_DBUS3_MISS_CNT_R","esp32p4::cache::l2_dbus3_acs_conflict_cnt::L2_DBUS3_CONFLICT_CNT_R","esp32p4::cache::l2_dbus3_acs_nxtlvl_rd_cnt::L2_DBUS3_NXTLVL_RD_CNT_R","esp32p4::cache::l2_dbus3_acs_nxtlvl_wr_cnt::L2_DBUS3_NXTLVL_WR_CNT_R","esp32p4::cache::l2_cache_acs_fail_id_attr::L2_CACHE_FAIL_ID_R","esp32p4::cache::l2_cache_acs_fail_id_attr::L2_CACHE_FAIL_ATTR_R","esp32p4::cache::l2_cache_acs_fail_addr::L2_CACHE_FAIL_ADDR_R","esp32p4::cache::l2_cache_sync_preload_exception::L2_CACHE_PLD_ERR_CODE_R","esp32p4::cache::l2_cache_way_object::L2_CACHE_WAY_OBJECT_R","esp32p4::cache::l2_cache_vaddr::L2_CACHE_VADDR_R","esp32p4::cache::l2_cache_debug_bus::L2_CACHE_DEBUG_BUS_R","esp32p4::cache::level_split1::LEVEL_SPLIT1_R","esp32p4::cache::redundancy_sig0::REDCY_SIG0_R","esp32p4::cache::redundancy_sig1::REDCY_SIG1_R","esp32p4::cache::redundancy_sig2::REDCY_SIG2_R","esp32p4::cache::redundancy_sig3::REDCY_SIG3_R","esp32p4::cache::redundancy_sig4::REDCY_SIG4_R","esp32p4::cache::date::DATE_R","esp32p4::interrupt_core0::lp_rtc_int_map::CORE0_LP_RTC_INT_MAP_R","esp32p4::interrupt_core0::lp_wdt_int_map::CORE0_LP_WDT_INT_MAP_R","esp32p4::interrupt_core0::lp_timer_reg_0_int_map::CORE0_LP_TIMER_REG_0_INT_MAP_R","esp32p4::interrupt_core0::lp_timer_reg_1_int_map::CORE0_LP_TIMER_REG_1_INT_MAP_R","esp32p4::interrupt_core0::mb_hp_int_map::CORE0_MB_HP_INT_MAP_R","esp32p4::interrupt_core0::mb_lp_int_map::CORE0_MB_LP_INT_MAP_R","esp32p4::interrupt_core0::pmu_reg_0_int_map::CORE0_PMU_REG_0_INT_MAP_R","esp32p4::interrupt_core0::pmu_reg_1_int_map::CORE0_PMU_REG_1_INT_MAP_R","esp32p4::interrupt_core0::lp_anaperi_int_map::CORE0_LP_ANAPERI_INT_MAP_R","esp32p4::interrupt_core0::lp_adc_int_map::CORE0_LP_ADC_INT_MAP_R","esp32p4::interrupt_core0::lp_gpio_int_map::CORE0_LP_GPIO_INT_MAP_R","esp32p4::interrupt_core0::lp_i2c_int_map::CORE0_LP_I2C_INT_MAP_R","esp32p4::interrupt_core0::lp_i2s_int_map::CORE0_LP_I2S_INT_MAP_R","esp32p4::interrupt_core0::lp_spi_int_map::CORE0_LP_SPI_INT_MAP_R","esp32p4::interrupt_core0::lp_touch_int_map::CORE0_LP_TOUCH_INT_MAP_R","esp32p4::interrupt_core0::lp_tsens_int_map::CORE0_LP_TSENS_INT_MAP_R","esp32p4::interrupt_core0::lp_uart_int_map::CORE0_LP_UART_INT_MAP_R","esp32p4::interrupt_core0::lp_efuse_int_map::CORE0_LP_EFUSE_INT_MAP_R","esp32p4::interrupt_core0::lp_sw_int_map::CORE0_LP_SW_INT_MAP_R","esp32p4::interrupt_core0::lp_sysreg_int_map::CORE0_LP_SYSREG_INT_MAP_R","esp32p4::interrupt_core0::lp_huk_int_map::CORE0_LP_HUK_INT_MAP_R","esp32p4::interrupt_core0::sys_icm_int_map::CORE0_SYS_ICM_INT_MAP_R","esp32p4::interrupt_core0::usb_device_int_map::CORE0_USB_DEVICE_INT_MAP_R","esp32p4::interrupt_core0::sdio_host_int_map::CORE0_SDIO_HOST_INT_MAP_R","esp32p4::interrupt_core0::gdma_int_map::CORE0_GDMA_INT_MAP_R","esp32p4::interrupt_core0::spi2_int_map::CORE0_SPI2_INT_MAP_R","esp32p4::interrupt_core0::spi3_int_map::CORE0_SPI3_INT_MAP_R","esp32p4::interrupt_core0::i2s0_int_map::CORE0_I2S0_INT_MAP_R","esp32p4::interrupt_core0::i2s1_int_map::CORE0_I2S1_INT_MAP_R","esp32p4::interrupt_core0::i2s2_int_map::CORE0_I2S2_INT_MAP_R","esp32p4::interrupt_core0::uhci0_int_map::CORE0_UHCI0_INT_MAP_R","esp32p4::interrupt_core0::uart0_int_map::CORE0_UART0_INT_MAP_R","esp32p4::interrupt_core0::uart1_int_map::CORE0_UART1_INT_MAP_R","esp32p4::interrupt_core0::uart2_int_map::CORE0_UART2_INT_MAP_R","esp32p4::interrupt_core0::uart3_int_map::CORE0_UART3_INT_MAP_R","esp32p4::interrupt_core0::uart4_int_map::CORE0_UART4_INT_MAP_R","esp32p4::interrupt_core0::lcd_cam_int_map::CORE0_LCD_CAM_INT_MAP_R","esp32p4::interrupt_core0::adc_int_map::CORE0_ADC_INT_MAP_R","esp32p4::interrupt_core0::pwm0_int_map::CORE0_PWM0_INT_MAP_R","esp32p4::interrupt_core0::pwm1_int_map::CORE0_PWM1_INT_MAP_R","esp32p4::interrupt_core0::can0_int_map::CORE0_CAN0_INT_MAP_R","esp32p4::interrupt_core0::can1_int_map::CORE0_CAN1_INT_MAP_R","esp32p4::interrupt_core0::can2_int_map::CORE0_CAN2_INT_MAP_R","esp32p4::interrupt_core0::rmt_int_map::CORE0_RMT_INT_MAP_R","esp32p4::interrupt_core0::i2c0_int_map::CORE0_I2C0_INT_MAP_R","esp32p4::interrupt_core0::i2c1_int_map::CORE0_I2C1_INT_MAP_R","esp32p4::interrupt_core0::timergrp0_t0_int_map::CORE0_TIMERGRP0_T0_INT_MAP_R","esp32p4::interrupt_core0::timergrp0_t1_int_map::CORE0_TIMERGRP0_T1_INT_MAP_R","esp32p4::interrupt_core0::timergrp0_wdt_int_map::CORE0_TIMERGRP0_WDT_INT_MAP_R","esp32p4::interrupt_core0::timergrp1_t0_int_map::CORE0_TIMERGRP1_T0_INT_MAP_R","esp32p4::interrupt_core0::timergrp1_t1_int_map::CORE0_TIMERGRP1_T1_INT_MAP_R","esp32p4::interrupt_core0::timergrp1_wdt_int_map::CORE0_TIMERGRP1_WDT_INT_MAP_R","esp32p4::interrupt_core0::ledc_int_map::CORE0_LEDC_INT_MAP_R","esp32p4::interrupt_core0::systimer_target0_int_map::CORE0_SYSTIMER_TARGET0_INT_MAP_R","esp32p4::interrupt_core0::systimer_target1_int_map::CORE0_SYSTIMER_TARGET1_INT_MAP_R","esp32p4::interrupt_core0::systimer_target2_int_map::CORE0_SYSTIMER_TARGET2_INT_MAP_R","esp32p4::interrupt_core0::ahb_pdma_in_ch0_int_map::CORE0_AHB_PDMA_IN_CH0_INT_MAP_R","esp32p4::interrupt_core0::ahb_pdma_in_ch1_int_map::CORE0_AHB_PDMA_IN_CH1_INT_MAP_R","esp32p4::interrupt_core0::ahb_pdma_in_ch2_int_map::CORE0_AHB_PDMA_IN_CH2_INT_MAP_R","esp32p4::interrupt_core0::ahb_pdma_out_ch0_int_map::CORE0_AHB_PDMA_OUT_CH0_INT_MAP_R","esp32p4::interrupt_core0::ahb_pdma_out_ch1_int_map::CORE0_AHB_PDMA_OUT_CH1_INT_MAP_R","esp32p4::interrupt_core0::ahb_pdma_out_ch2_int_map::CORE0_AHB_PDMA_OUT_CH2_INT_MAP_R","esp32p4::interrupt_core0::axi_pdma_in_ch0_int_map::CORE0_AXI_PDMA_IN_CH0_INT_MAP_R","esp32p4::interrupt_core0::axi_pdma_in_ch1_int_map::CORE0_AXI_PDMA_IN_CH1_INT_MAP_R","esp32p4::interrupt_core0::axi_pdma_in_ch2_int_map::CORE0_AXI_PDMA_IN_CH2_INT_MAP_R","esp32p4::interrupt_core0::axi_pdma_out_ch0_int_map::CORE0_AXI_PDMA_OUT_CH0_INT_MAP_R","esp32p4::interrupt_core0::axi_pdma_out_ch1_int_map::CORE0_AXI_PDMA_OUT_CH1_INT_MAP_R","esp32p4::interrupt_core0::axi_pdma_out_ch2_int_map::CORE0_AXI_PDMA_OUT_CH2_INT_MAP_R","esp32p4::interrupt_core0::rsa_int_map::CORE0_RSA_INT_MAP_R","esp32p4::interrupt_core0::aes_int_map::CORE0_AES_INT_MAP_R","esp32p4::interrupt_core0::sha_int_map::CORE0_SHA_INT_MAP_R","esp32p4::interrupt_core0::ecc_int_map::CORE0_ECC_INT_MAP_R","esp32p4::interrupt_core0::ecdsa_int_map::CORE0_ECDSA_INT_MAP_R","esp32p4::interrupt_core0::km_int_map::CORE0_KM_INT_MAP_R","esp32p4::interrupt_core0::gpio_int0_map::CORE0_GPIO_INT0_MAP_R","esp32p4::interrupt_core0::gpio_int1_map::CORE0_GPIO_INT1_MAP_R","esp32p4::interrupt_core0::gpio_int2_map::CORE0_GPIO_INT2_MAP_R","esp32p4::interrupt_core0::gpio_int3_map::CORE0_GPIO_INT3_MAP_R","esp32p4::interrupt_core0::gpio_pad_comp_int_map::CORE0_GPIO_PAD_COMP_INT_MAP_R","esp32p4::interrupt_core0::cpu_int_from_cpu_0_map::CORE0_CPU_INT_FROM_CPU_0_MAP_R","esp32p4::interrupt_core0::cpu_int_from_cpu_1_map::CORE0_CPU_INT_FROM_CPU_1_MAP_R","esp32p4::interrupt_core0::cpu_int_from_cpu_2_map::CORE0_CPU_INT_FROM_CPU_2_MAP_R","esp32p4::interrupt_core0::cpu_int_from_cpu_3_map::CORE0_CPU_INT_FROM_CPU_3_MAP_R","esp32p4::interrupt_core0::cache_int_map::CORE0_CACHE_INT_MAP_R","esp32p4::interrupt_core0::flash_mspi_int_map::CORE0_FLASH_MSPI_INT_MAP_R","esp32p4::interrupt_core0::csi_bridge_int_map::CORE0_CSI_BRIDGE_INT_MAP_R","esp32p4::interrupt_core0::dsi_bridge_int_map::CORE0_DSI_BRIDGE_INT_MAP_R","esp32p4::interrupt_core0::csi_int_map::CORE0_CSI_INT_MAP_R","esp32p4::interrupt_core0::dsi_int_map::CORE0_DSI_INT_MAP_R","esp32p4::interrupt_core0::gmii_phy_int_map::CORE0_GMII_PHY_INT_MAP_R","esp32p4::interrupt_core0::lpi_int_map::CORE0_LPI_INT_MAP_R","esp32p4::interrupt_core0::pmt_int_map::CORE0_PMT_INT_MAP_R","esp32p4::interrupt_core0::sbd_int_map::CORE0_SBD_INT_MAP_R","esp32p4::interrupt_core0::usb_otg_int_map::CORE0_USB_OTG_INT_MAP_R","esp32p4::interrupt_core0::usb_otg_endp_multi_proc_int_map::CORE0_USB_OTG_ENDP_MULTI_PROC_INT_MAP_R","esp32p4::interrupt_core0::jpeg_int_map::CORE0_JPEG_INT_MAP_R","esp32p4::interrupt_core0::ppa_int_map::CORE0_PPA_INT_MAP_R","esp32p4::interrupt_core0::core0_trace_int_map::CORE0_CORE0_TRACE_INT_MAP_R","esp32p4::interrupt_core0::core1_trace_int_map::CORE0_CORE1_TRACE_INT_MAP_R","esp32p4::interrupt_core0::hp_core_ctrl_int_map::CORE0_HP_CORE_CTRL_INT_MAP_R","esp32p4::interrupt_core0::isp_int_map::CORE0_ISP_INT_MAP_R","esp32p4::interrupt_core0::i3c_mst_int_map::CORE0_I3C_MST_INT_MAP_R","esp32p4::interrupt_core0::i3c_slv_int_map::CORE0_I3C_SLV_INT_MAP_R","esp32p4::interrupt_core0::usb_otg11_int_map::CORE0_USB_OTG11_INT_MAP_R","esp32p4::interrupt_core0::dma2d_in_ch0_int_map::CORE0_DMA2D_IN_CH0_INT_MAP_R","esp32p4::interrupt_core0::dma2d_in_ch1_int_map::CORE0_DMA2D_IN_CH1_INT_MAP_R","esp32p4::interrupt_core0::dma2d_out_ch0_int_map::CORE0_DMA2D_OUT_CH0_INT_MAP_R","esp32p4::interrupt_core0::dma2d_out_ch1_int_map::CORE0_DMA2D_OUT_CH1_INT_MAP_R","esp32p4::interrupt_core0::dma2d_out_ch2_int_map::CORE0_DMA2D_OUT_CH2_INT_MAP_R","esp32p4::interrupt_core0::psram_mspi_int_map::CORE0_PSRAM_MSPI_INT_MAP_R","esp32p4::interrupt_core0::hp_sysreg_int_map::CORE0_HP_SYSREG_INT_MAP_R","esp32p4::interrupt_core0::pcnt_int_map::CORE0_PCNT_INT_MAP_R","esp32p4::interrupt_core0::hp_pau_int_map::CORE0_HP_PAU_INT_MAP_R","esp32p4::interrupt_core0::hp_parlio_rx_int_map::CORE0_HP_PARLIO_RX_INT_MAP_R","esp32p4::interrupt_core0::hp_parlio_tx_int_map::CORE0_HP_PARLIO_TX_INT_MAP_R","esp32p4::interrupt_core0::h264_dma2d_out_ch0_int_map::CORE0_H264_DMA2D_OUT_CH0_INT_MAP_R","esp32p4::interrupt_core0::h264_dma2d_out_ch1_int_map::CORE0_H264_DMA2D_OUT_CH1_INT_MAP_R","esp32p4::interrupt_core0::h264_dma2d_out_ch2_int_map::CORE0_H264_DMA2D_OUT_CH2_INT_MAP_R","esp32p4::interrupt_core0::h264_dma2d_out_ch3_int_map::CORE0_H264_DMA2D_OUT_CH3_INT_MAP_R","esp32p4::interrupt_core0::h264_dma2d_out_ch4_int_map::CORE0_H264_DMA2D_OUT_CH4_INT_MAP_R","esp32p4::interrupt_core0::h264_dma2d_in_ch0_int_map::CORE0_H264_DMA2D_IN_CH0_INT_MAP_R","esp32p4::interrupt_core0::h264_dma2d_in_ch1_int_map::CORE0_H264_DMA2D_IN_CH1_INT_MAP_R","esp32p4::interrupt_core0::h264_dma2d_in_ch2_int_map::CORE0_H264_DMA2D_IN_CH2_INT_MAP_R","esp32p4::interrupt_core0::h264_dma2d_in_ch3_int_map::CORE0_H264_DMA2D_IN_CH3_INT_MAP_R","esp32p4::interrupt_core0::h264_dma2d_in_ch4_int_map::CORE0_H264_DMA2D_IN_CH4_INT_MAP_R","esp32p4::interrupt_core0::h264_dma2d_in_ch5_int_map::CORE0_H264_DMA2D_IN_CH5_INT_MAP_R","esp32p4::interrupt_core0::h264_reg_int_map::CORE0_H264_REG_INT_MAP_R","esp32p4::interrupt_core0::assist_debug_int_map::CORE0_ASSIST_DEBUG_INT_MAP_R","esp32p4::interrupt_core0::intr_status_reg_0::CORE0_INTR_STATUS_0_R","esp32p4::interrupt_core0::intr_status_reg_1::CORE0_INTR_STATUS_1_R","esp32p4::interrupt_core0::intr_status_reg_2::CORE0_INTR_STATUS_2_R","esp32p4::interrupt_core0::intr_status_reg_3::CORE0_INTR_STATUS_3_R","esp32p4::interrupt_core0::interrupt_reg_date::CORE0_INTERRUPT_REG_DATE_R","esp32p4::interrupt_core1::lp_rtc_int_map::CORE1_LP_RTC_INT_MAP_R","esp32p4::interrupt_core1::lp_wdt_int_map::CORE1_LP_WDT_INT_MAP_R","esp32p4::interrupt_core1::lp_timer_reg_0_int_map::CORE1_LP_TIMER_REG_0_INT_MAP_R","esp32p4::interrupt_core1::lp_timer_reg_1_int_map::CORE1_LP_TIMER_REG_1_INT_MAP_R","esp32p4::interrupt_core1::mb_hp_int_map::CORE1_MB_HP_INT_MAP_R","esp32p4::interrupt_core1::mb_lp_int_map::CORE1_MB_LP_INT_MAP_R","esp32p4::interrupt_core1::pmu_reg_0_int_map::CORE1_PMU_REG_0_INT_MAP_R","esp32p4::interrupt_core1::pmu_reg_1_int_map::CORE1_PMU_REG_1_INT_MAP_R","esp32p4::interrupt_core1::lp_anaperi_int_map::CORE1_LP_ANAPERI_INT_MAP_R","esp32p4::interrupt_core1::lp_adc_int_map::CORE1_LP_ADC_INT_MAP_R","esp32p4::interrupt_core1::lp_gpio_int_map::CORE1_LP_GPIO_INT_MAP_R","esp32p4::interrupt_core1::lp_i2c_int_map::CORE1_LP_I2C_INT_MAP_R","esp32p4::interrupt_core1::lp_i2s_int_map::CORE1_LP_I2S_INT_MAP_R","esp32p4::interrupt_core1::lp_spi_int_map::CORE1_LP_SPI_INT_MAP_R","esp32p4::interrupt_core1::lp_touch_int_map::CORE1_LP_TOUCH_INT_MAP_R","esp32p4::interrupt_core1::lp_tsens_int_map::CORE1_LP_TSENS_INT_MAP_R","esp32p4::interrupt_core1::lp_uart_int_map::CORE1_LP_UART_INT_MAP_R","esp32p4::interrupt_core1::lp_efuse_int_map::CORE1_LP_EFUSE_INT_MAP_R","esp32p4::interrupt_core1::lp_sw_int_map::CORE1_LP_SW_INT_MAP_R","esp32p4::interrupt_core1::lp_sysreg_int_map::CORE1_LP_SYSREG_INT_MAP_R","esp32p4::interrupt_core1::lp_huk_int_map::CORE1_LP_HUK_INT_MAP_R","esp32p4::interrupt_core1::sys_icm_int_map::CORE1_SYS_ICM_INT_MAP_R","esp32p4::interrupt_core1::usb_device_int_map::CORE1_USB_DEVICE_INT_MAP_R","esp32p4::interrupt_core1::sdio_host_int_map::CORE1_SDIO_HOST_INT_MAP_R","esp32p4::interrupt_core1::gdma_int_map::CORE1_GDMA_INT_MAP_R","esp32p4::interrupt_core1::spi2_int_map::CORE1_SPI2_INT_MAP_R","esp32p4::interrupt_core1::spi3_int_map::CORE1_SPI3_INT_MAP_R","esp32p4::interrupt_core1::i2s0_int_map::CORE1_I2S0_INT_MAP_R","esp32p4::interrupt_core1::i2s1_int_map::CORE1_I2S1_INT_MAP_R","esp32p4::interrupt_core1::i2s2_int_map::CORE1_I2S2_INT_MAP_R","esp32p4::interrupt_core1::uhci0_int_map::CORE1_UHCI0_INT_MAP_R","esp32p4::interrupt_core1::uart0_int_map::CORE1_UART0_INT_MAP_R","esp32p4::interrupt_core1::uart1_int_map::CORE1_UART1_INT_MAP_R","esp32p4::interrupt_core1::uart2_int_map::CORE1_UART2_INT_MAP_R","esp32p4::interrupt_core1::uart3_int_map::CORE1_UART3_INT_MAP_R","esp32p4::interrupt_core1::uart4_int_map::CORE1_UART4_INT_MAP_R","esp32p4::interrupt_core1::lcd_cam_int_map::CORE1_LCD_CAM_INT_MAP_R","esp32p4::interrupt_core1::adc_int_map::CORE1_ADC_INT_MAP_R","esp32p4::interrupt_core1::pwm0_int_map::CORE1_PWM0_INT_MAP_R","esp32p4::interrupt_core1::pwm1_int_map::CORE1_PWM1_INT_MAP_R","esp32p4::interrupt_core1::can0_int_map::CORE1_CAN0_INT_MAP_R","esp32p4::interrupt_core1::can1_int_map::CORE1_CAN1_INT_MAP_R","esp32p4::interrupt_core1::can2_int_map::CORE1_CAN2_INT_MAP_R","esp32p4::interrupt_core1::rmt_int_map::CORE1_RMT_INT_MAP_R","esp32p4::interrupt_core1::i2c0_int_map::CORE1_I2C0_INT_MAP_R","esp32p4::interrupt_core1::i2c1_int_map::CORE1_I2C1_INT_MAP_R","esp32p4::interrupt_core1::timergrp0_t0_int_map::CORE1_TIMERGRP0_T0_INT_MAP_R","esp32p4::interrupt_core1::timergrp0_t1_int_map::CORE1_TIMERGRP0_T1_INT_MAP_R","esp32p4::interrupt_core1::timergrp0_wdt_int_map::CORE1_TIMERGRP0_WDT_INT_MAP_R","esp32p4::interrupt_core1::timergrp1_t0_int_map::CORE1_TIMERGRP1_T0_INT_MAP_R","esp32p4::interrupt_core1::timergrp1_t1_int_map::CORE1_TIMERGRP1_T1_INT_MAP_R","esp32p4::interrupt_core1::timergrp1_wdt_int_map::CORE1_TIMERGRP1_WDT_INT_MAP_R","esp32p4::interrupt_core1::ledc_int_map::CORE1_LEDC_INT_MAP_R","esp32p4::interrupt_core1::systimer_target0_int_map::CORE1_SYSTIMER_TARGET0_INT_MAP_R","esp32p4::interrupt_core1::systimer_target1_int_map::CORE1_SYSTIMER_TARGET1_INT_MAP_R","esp32p4::interrupt_core1::systimer_target2_int_map::CORE1_SYSTIMER_TARGET2_INT_MAP_R","esp32p4::interrupt_core1::ahb_pdma_in_ch0_int_map::CORE1_AHB_PDMA_IN_CH0_INT_MAP_R","esp32p4::interrupt_core1::ahb_pdma_in_ch1_int_map::CORE1_AHB_PDMA_IN_CH1_INT_MAP_R","esp32p4::interrupt_core1::ahb_pdma_in_ch2_int_map::CORE1_AHB_PDMA_IN_CH2_INT_MAP_R","esp32p4::interrupt_core1::ahb_pdma_out_ch0_int_map::CORE1_AHB_PDMA_OUT_CH0_INT_MAP_R","esp32p4::interrupt_core1::ahb_pdma_out_ch1_int_map::CORE1_AHB_PDMA_OUT_CH1_INT_MAP_R","esp32p4::interrupt_core1::ahb_pdma_out_ch2_int_map::CORE1_AHB_PDMA_OUT_CH2_INT_MAP_R","esp32p4::interrupt_core1::axi_pdma_in_ch0_int_map::CORE1_AXI_PDMA_IN_CH0_INT_MAP_R","esp32p4::interrupt_core1::axi_pdma_in_ch1_int_map::CORE1_AXI_PDMA_IN_CH1_INT_MAP_R","esp32p4::interrupt_core1::axi_pdma_in_ch2_int_map::CORE1_AXI_PDMA_IN_CH2_INT_MAP_R","esp32p4::interrupt_core1::axi_pdma_out_ch0_int_map::CORE1_AXI_PDMA_OUT_CH0_INT_MAP_R","esp32p4::interrupt_core1::axi_pdma_out_ch1_int_map::CORE1_AXI_PDMA_OUT_CH1_INT_MAP_R","esp32p4::interrupt_core1::axi_pdma_out_ch2_int_map::CORE1_AXI_PDMA_OUT_CH2_INT_MAP_R","esp32p4::interrupt_core1::rsa_int_map::CORE1_RSA_INT_MAP_R","esp32p4::interrupt_core1::aes_int_map::CORE1_AES_INT_MAP_R","esp32p4::interrupt_core1::sha_int_map::CORE1_SHA_INT_MAP_R","esp32p4::interrupt_core1::ecc_int_map::CORE1_ECC_INT_MAP_R","esp32p4::interrupt_core1::ecdsa_int_map::CORE1_ECDSA_INT_MAP_R","esp32p4::interrupt_core1::km_int_map::CORE1_KM_INT_MAP_R","esp32p4::interrupt_core1::gpio_int0_map::CORE1_GPIO_INT0_MAP_R","esp32p4::interrupt_core1::gpio_int1_map::CORE1_GPIO_INT1_MAP_R","esp32p4::interrupt_core1::gpio_int2_map::CORE1_GPIO_INT2_MAP_R","esp32p4::interrupt_core1::gpio_int3_map::CORE1_GPIO_INT3_MAP_R","esp32p4::interrupt_core1::gpio_pad_comp_int_map::CORE1_GPIO_PAD_COMP_INT_MAP_R","esp32p4::interrupt_core1::cpu_int_from_cpu_0_map::CORE1_CPU_INT_FROM_CPU_0_MAP_R","esp32p4::interrupt_core1::cpu_int_from_cpu_1_map::CORE1_CPU_INT_FROM_CPU_1_MAP_R","esp32p4::interrupt_core1::cpu_int_from_cpu_2_map::CORE1_CPU_INT_FROM_CPU_2_MAP_R","esp32p4::interrupt_core1::cpu_int_from_cpu_3_map::CORE1_CPU_INT_FROM_CPU_3_MAP_R","esp32p4::interrupt_core1::cache_int_map::CORE1_CACHE_INT_MAP_R","esp32p4::interrupt_core1::flash_mspi_int_map::CORE1_FLASH_MSPI_INT_MAP_R","esp32p4::interrupt_core1::csi_bridge_int_map::CORE1_CSI_BRIDGE_INT_MAP_R","esp32p4::interrupt_core1::dsi_bridge_int_map::CORE1_DSI_BRIDGE_INT_MAP_R","esp32p4::interrupt_core1::csi_int_map::CORE1_CSI_INT_MAP_R","esp32p4::interrupt_core1::dsi_int_map::CORE1_DSI_INT_MAP_R","esp32p4::interrupt_core1::gmii_phy_int_map::CORE1_GMII_PHY_INT_MAP_R","esp32p4::interrupt_core1::lpi_int_map::CORE1_LPI_INT_MAP_R","esp32p4::interrupt_core1::pmt_int_map::CORE1_PMT_INT_MAP_R","esp32p4::interrupt_core1::sbd_int_map::CORE1_SBD_INT_MAP_R","esp32p4::interrupt_core1::usb_otg_int_map::CORE1_USB_OTG_INT_MAP_R","esp32p4::interrupt_core1::usb_otg_endp_multi_proc_int_map::CORE1_USB_OTG_ENDP_MULTI_PROC_INT_MAP_R","esp32p4::interrupt_core1::jpeg_int_map::CORE1_JPEG_INT_MAP_R","esp32p4::interrupt_core1::ppa_int_map::CORE1_PPA_INT_MAP_R","esp32p4::interrupt_core1::core0_trace_int_map::CORE1_CORE0_TRACE_INT_MAP_R","esp32p4::interrupt_core1::core1_trace_int_map::CORE1_CORE1_TRACE_INT_MAP_R","esp32p4::interrupt_core1::hp_core_ctrl_int_map::CORE1_HP_CORE_CTRL_INT_MAP_R","esp32p4::interrupt_core1::isp_int_map::CORE1_ISP_INT_MAP_R","esp32p4::interrupt_core1::i3c_mst_int_map::CORE1_I3C_MST_INT_MAP_R","esp32p4::interrupt_core1::i3c_slv_int_map::CORE1_I3C_SLV_INT_MAP_R","esp32p4::interrupt_core1::usb_otg11_int_map::CORE1_USB_OTG11_INT_MAP_R","esp32p4::interrupt_core1::dma2d_in_ch0_int_map::CORE1_DMA2D_IN_CH0_INT_MAP_R","esp32p4::interrupt_core1::dma2d_in_ch1_int_map::CORE1_DMA2D_IN_CH1_INT_MAP_R","esp32p4::interrupt_core1::dma2d_out_ch0_int_map::CORE1_DMA2D_OUT_CH0_INT_MAP_R","esp32p4::interrupt_core1::dma2d_out_ch1_int_map::CORE1_DMA2D_OUT_CH1_INT_MAP_R","esp32p4::interrupt_core1::dma2d_out_ch2_int_map::CORE1_DMA2D_OUT_CH2_INT_MAP_R","esp32p4::interrupt_core1::psram_mspi_int_map::CORE1_PSRAM_MSPI_INT_MAP_R","esp32p4::interrupt_core1::hp_sysreg_int_map::CORE1_HP_SYSREG_INT_MAP_R","esp32p4::interrupt_core1::pcnt_int_map::CORE1_PCNT_INT_MAP_R","esp32p4::interrupt_core1::hp_pau_int_map::CORE1_HP_PAU_INT_MAP_R","esp32p4::interrupt_core1::hp_parlio_rx_int_map::CORE1_HP_PARLIO_RX_INT_MAP_R","esp32p4::interrupt_core1::hp_parlio_tx_int_map::CORE1_HP_PARLIO_TX_INT_MAP_R","esp32p4::interrupt_core1::h264_dma2d_out_ch0_int_map::CORE1_H264_DMA2D_OUT_CH0_INT_MAP_R","esp32p4::interrupt_core1::h264_dma2d_out_ch1_int_map::CORE1_H264_DMA2D_OUT_CH1_INT_MAP_R","esp32p4::interrupt_core1::h264_dma2d_out_ch2_int_map::CORE1_H264_DMA2D_OUT_CH2_INT_MAP_R","esp32p4::interrupt_core1::h264_dma2d_out_ch3_int_map::CORE1_H264_DMA2D_OUT_CH3_INT_MAP_R","esp32p4::interrupt_core1::h264_dma2d_out_ch4_int_map::CORE1_H264_DMA2D_OUT_CH4_INT_MAP_R","esp32p4::interrupt_core1::h264_dma2d_in_ch0_int_map::CORE1_H264_DMA2D_IN_CH0_INT_MAP_R","esp32p4::interrupt_core1::h264_dma2d_in_ch1_int_map::CORE1_H264_DMA2D_IN_CH1_INT_MAP_R","esp32p4::interrupt_core1::h264_dma2d_in_ch2_int_map::CORE1_H264_DMA2D_IN_CH2_INT_MAP_R","esp32p4::interrupt_core1::h264_dma2d_in_ch3_int_map::CORE1_H264_DMA2D_IN_CH3_INT_MAP_R","esp32p4::interrupt_core1::h264_dma2d_in_ch4_int_map::CORE1_H264_DMA2D_IN_CH4_INT_MAP_R","esp32p4::interrupt_core1::h264_dma2d_in_ch5_int_map::CORE1_H264_DMA2D_IN_CH5_INT_MAP_R","esp32p4::interrupt_core1::h264_reg_int_map::CORE1_H264_REG_INT_MAP_R","esp32p4::interrupt_core1::assist_debug_int_map::CORE1_ASSIST_DEBUG_INT_MAP_R","esp32p4::interrupt_core1::intr_status_reg_0::CORE1_INTR_STATUS_0_R","esp32p4::interrupt_core1::intr_status_reg_1::CORE1_INTR_STATUS_1_R","esp32p4::interrupt_core1::intr_status_reg_2::CORE1_INTR_STATUS_2_R","esp32p4::interrupt_core1::intr_status_reg_3::CORE1_INTR_STATUS_3_R","esp32p4::interrupt_core1::interrupt_reg_date::CORE1_INTERRUPT_REG_DATE_R","esp32p4::mipi_csi_bridge::dma_req_cfg::DMA_BURST_LEN_R","esp32p4::mipi_csi_bridge::buf_flow_ctl::CSI_BUF_AFULL_THRD_R","esp32p4::mipi_csi_bridge::buf_flow_ctl::CSI_BUF_DEPTH_R","esp32p4::mipi_csi_bridge::data_type_cfg::DATA_TYPE_MIN_R","esp32p4::mipi_csi_bridge::data_type_cfg::DATA_TYPE_MAX_R","esp32p4::mipi_csi_bridge::frame_cfg::VADR_NUM_R","esp32p4::mipi_csi_bridge::frame_cfg::HADR_NUM_R","esp32p4::mipi_csi_bridge::dma_req_interval::DMA_REQ_INTERVAL_R","esp32p4::mipi_csi_bridge::dmablk_size::DMABLK_SIZE_R","esp32p4::mipi_csi_bridge::rdn_eco_low::RDN_ECO_LOW_R","esp32p4::mipi_csi_bridge::rdn_eco_high::RDN_ECO_HIGH_R","esp32p4::mipi_csi_bridge::mem_ctrl::CSI_MEM_AUX_CTRL_R","esp32p4::mipi_csi_host::version::VERSION_R","esp32p4::mipi_csi_host::n_lanes::N_LANES_R","esp32p4::mipi_csi_host::phy_test_ctrl1::PHY_TESTDIN_R","esp32p4::mipi_csi_host::phy_test_ctrl1::PHY_TESTDOUT_R","esp32p4::mipi_csi_host::scrambling_seed1::SCRAMBLE_SEED_LANE1_R","esp32p4::mipi_csi_host::scrambling_seed2::SCRAMBLE_SEED_LANE2_R","esp32p4::dma::id0::DMAC_ID_R","esp32p4::dma::compver0::DMAC_COMPVER_R","esp32p4::dma::lowpower_cfg1::GLCH_LPDLY_R","esp32p4::dma::lowpower_cfg1::SBIU_LPDLY_R","esp32p4::dma::lowpower_cfg1::MXIF_LPDLY_R","esp32p4::dma::ch1_sar0::CH1_SAR0_R","esp32p4::dma::ch1_sar1::CH1_SAR1_R","esp32p4::dma::ch1_dar0::CH1_DAR0_R","esp32p4::dma::ch1_dar1::CH1_DAR1_R","esp32p4::dma::ch1_block_ts0::CH1_BLOCK_TS_R","esp32p4::dma::ch1_ctl0::CH1_SRC_TR_WIDTH_R","esp32p4::dma::ch1_ctl0::CH1_DST_TR_WIDTH_R","esp32p4::dma::ch1_ctl0::CH1_SRC_MSIZE_R","esp32p4::dma::ch1_ctl0::CH1_DST_MSIZE_R","esp32p4::dma::ch1_ctl0::CH1_AR_CACHE_R","esp32p4::dma::ch1_ctl0::CH1_AW_CACHE_R","esp32p4::dma::ch1_ctl1::CH1_AR_PROT_R","esp32p4::dma::ch1_ctl1::CH1_AW_PROT_R","esp32p4::dma::ch1_ctl1::CH1_ARLEN_R","esp32p4::dma::ch1_ctl1::CH1_AWLEN_R","esp32p4::dma::ch1_cfg0::CH1_SRC_MULTBLK_TYPE_R","esp32p4::dma::ch1_cfg0::CH1_DST_MULTBLK_TYPE_R","esp32p4::dma::ch1_cfg0::CH1_RD_UID_R","esp32p4::dma::ch1_cfg0::CH1_WR_UID_R","esp32p4::dma::ch1_cfg1::CH1_TT_FC_R","esp32p4::dma::ch1_cfg1::CH1_SRC_PER_R","esp32p4::dma::ch1_cfg1::CH1_DST_PER_R","esp32p4::dma::ch1_cfg1::CH1_CH_PRIOR_R","esp32p4::dma::ch1_cfg1::CH1_LOCK_CH_L_R","esp32p4::dma::ch1_cfg1::CH1_SRC_OSR_LMT_R","esp32p4::dma::ch1_cfg1::CH1_DST_OSR_LMT_R","esp32p4::dma::ch1_llp0::CH1_LOC0_R","esp32p4::dma::ch1_llp1::CH1_LOC1_R","esp32p4::dma::ch1_status0::CH1_CMPLTD_BLK_TFR_SIZE_R","esp32p4::dma::ch1_status1::CH1_DATA_LEFT_IN_FIFO_R","esp32p4::dma::ch1_axi_qos0::CH1_AXI_AWQOS_R","esp32p4::dma::ch1_axi_qos0::CH1_AXI_ARQOS_R","esp32p4::dma::ch1_sstat0::CH1_SSTAT_R","esp32p4::dma::ch1_dstat0::CH1_DSTAT_R","esp32p4::dma::ch1_sstatar0::CH1_SSTATAR0_R","esp32p4::dma::ch1_sstatar1::CH1_SSTATAR1_R","esp32p4::dma::ch1_dstatar0::CH1_DSTATAR0_R","esp32p4::dma::ch1_dstatar1::CH1_DSTATAR1_R","esp32p4::dma::ch2_sar0::CH2_SAR0_R","esp32p4::dma::ch2_sar1::CH2_SAR1_R","esp32p4::dma::ch2_dar0::CH2_DAR0_R","esp32p4::dma::ch2_dar1::CH2_DAR1_R","esp32p4::dma::ch2_block_ts0::CH2_BLOCK_TS_R","esp32p4::dma::ch2_ctl0::CH2_SRC_TR_WIDTH_R","esp32p4::dma::ch2_ctl0::CH2_DST_TR_WIDTH_R","esp32p4::dma::ch2_ctl0::CH2_SRC_MSIZE_R","esp32p4::dma::ch2_ctl0::CH2_DST_MSIZE_R","esp32p4::dma::ch2_ctl0::CH2_AR_CACHE_R","esp32p4::dma::ch2_ctl0::CH2_AW_CACHE_R","esp32p4::dma::ch2_ctl1::CH2_AR_PROT_R","esp32p4::dma::ch2_ctl1::CH2_AW_PROT_R","esp32p4::dma::ch2_ctl1::CH2_ARLEN_R","esp32p4::dma::ch2_ctl1::CH2_AWLEN_R","esp32p4::dma::ch2_cfg0::CH2_SRC_MULTBLK_TYPE_R","esp32p4::dma::ch2_cfg0::CH2_DST_MULTBLK_TYPE_R","esp32p4::dma::ch2_cfg0::CH2_RD_UID_R","esp32p4::dma::ch2_cfg0::CH2_WR_UID_R","esp32p4::dma::ch2_cfg1::CH2_TT_FC_R","esp32p4::dma::ch2_cfg1::CH2_SRC_PER_R","esp32p4::dma::ch2_cfg1::CH2_DST_PER_R","esp32p4::dma::ch2_cfg1::CH2_CH_PRIOR_R","esp32p4::dma::ch2_cfg1::CH2_LOCK_CH_L_R","esp32p4::dma::ch2_cfg1::CH2_SRC_OSR_LMT_R","esp32p4::dma::ch2_cfg1::CH2_DST_OSR_LMT_R","esp32p4::dma::ch2_llp0::CH2_LOC0_R","esp32p4::dma::ch2_llp1::CH2_LOC1_R","esp32p4::dma::ch2_status0::CH2_CMPLTD_BLK_TFR_SIZE_R","esp32p4::dma::ch2_status1::CH2_DATA_LEFT_IN_FIFO_R","esp32p4::dma::ch2_axi_qos0::CH2_AXI_AWQOS_R","esp32p4::dma::ch2_axi_qos0::CH2_AXI_ARQOS_R","esp32p4::dma::ch2_sstat0::CH2_SSTAT_R","esp32p4::dma::ch2_dstat0::CH2_DSTAT_R","esp32p4::dma::ch2_sstatar0::CH2_SSTATAR0_R","esp32p4::dma::ch2_sstatar1::CH2_SSTATAR1_R","esp32p4::dma::ch2_dstatar0::CH2_DSTATAR0_R","esp32p4::dma::ch2_dstatar1::CH2_DSTATAR1_R","esp32p4::dma::ch3_sar0::CH3_SAR0_R","esp32p4::dma::ch3_sar1::CH3_SAR1_R","esp32p4::dma::ch3_dar0::CH3_DAR0_R","esp32p4::dma::ch3_dar1::CH3_DAR1_R","esp32p4::dma::ch3_block_ts0::CH3_BLOCK_TS_R","esp32p4::dma::ch3_ctl0::CH3_SRC_TR_WIDTH_R","esp32p4::dma::ch3_ctl0::CH3_DST_TR_WIDTH_R","esp32p4::dma::ch3_ctl0::CH3_SRC_MSIZE_R","esp32p4::dma::ch3_ctl0::CH3_DST_MSIZE_R","esp32p4::dma::ch3_ctl0::CH3_AR_CACHE_R","esp32p4::dma::ch3_ctl0::CH3_AW_CACHE_R","esp32p4::dma::ch3_ctl1::CH3_AR_PROT_R","esp32p4::dma::ch3_ctl1::CH3_AW_PROT_R","esp32p4::dma::ch3_ctl1::CH3_ARLEN_R","esp32p4::dma::ch3_ctl1::CH3_AWLEN_R","esp32p4::dma::ch3_cfg0::CH3_SRC_MULTBLK_TYPE_R","esp32p4::dma::ch3_cfg0::CH3_DST_MULTBLK_TYPE_R","esp32p4::dma::ch3_cfg0::CH3_RD_UID_R","esp32p4::dma::ch3_cfg0::CH3_WR_UID_R","esp32p4::dma::ch3_cfg1::CH3_TT_FC_R","esp32p4::dma::ch3_cfg1::CH3_SRC_PER_R","esp32p4::dma::ch3_cfg1::CH3_DST_PER_R","esp32p4::dma::ch3_cfg1::CH3_CH_PRIOR_R","esp32p4::dma::ch3_cfg1::CH3_LOCK_CH_L_R","esp32p4::dma::ch3_cfg1::CH3_SRC_OSR_LMT_R","esp32p4::dma::ch3_cfg1::CH3_DST_OSR_LMT_R","esp32p4::dma::ch3_llp0::CH3_LOC0_R","esp32p4::dma::ch3_llp1::CH3_LOC1_R","esp32p4::dma::ch3_status0::CH3_CMPLTD_BLK_TFR_SIZE_R","esp32p4::dma::ch3_status1::CH3_DATA_LEFT_IN_FIFO_R","esp32p4::dma::ch3_axi_qos0::CH3_AXI_AWQOS_R","esp32p4::dma::ch3_axi_qos0::CH3_AXI_ARQOS_R","esp32p4::dma::ch3_sstat0::CH3_SSTAT_R","esp32p4::dma::ch3_dstat0::CH3_DSTAT_R","esp32p4::dma::ch3_sstatar0::CH3_SSTATAR0_R","esp32p4::dma::ch3_sstatar1::CH3_SSTATAR1_R","esp32p4::dma::ch3_dstatar0::CH3_DSTATAR0_R","esp32p4::dma::ch3_dstatar1::CH3_DSTATAR1_R","esp32p4::dma::ch4_sar0::CH4_SAR0_R","esp32p4::dma::ch4_sar1::CH4_SAR1_R","esp32p4::dma::ch4_dar0::CH4_DAR0_R","esp32p4::dma::ch4_dar1::CH4_DAR1_R","esp32p4::dma::ch4_block_ts0::CH4_BLOCK_TS_R","esp32p4::dma::ch4_ctl0::CH4_SRC_TR_WIDTH_R","esp32p4::dma::ch4_ctl0::CH4_DST_TR_WIDTH_R","esp32p4::dma::ch4_ctl0::CH4_SRC_MSIZE_R","esp32p4::dma::ch4_ctl0::CH4_DST_MSIZE_R","esp32p4::dma::ch4_ctl0::CH4_AR_CACHE_R","esp32p4::dma::ch4_ctl0::CH4_AW_CACHE_R","esp32p4::dma::ch4_ctl1::CH4_AR_PROT_R","esp32p4::dma::ch4_ctl1::CH4_AW_PROT_R","esp32p4::dma::ch4_ctl1::CH4_ARLEN_R","esp32p4::dma::ch4_ctl1::CH4_AWLEN_R","esp32p4::dma::ch4_cfg0::CH4_SRC_MULTBLK_TYPE_R","esp32p4::dma::ch4_cfg0::CH4_DST_MULTBLK_TYPE_R","esp32p4::dma::ch4_cfg0::CH4_RD_UID_R","esp32p4::dma::ch4_cfg0::CH4_WR_UID_R","esp32p4::dma::ch4_cfg1::CH4_TT_FC_R","esp32p4::dma::ch4_cfg1::CH4_SRC_PER_R","esp32p4::dma::ch4_cfg1::CH4_DST_PER_R","esp32p4::dma::ch4_cfg1::CH4_CH_PRIOR_R","esp32p4::dma::ch4_cfg1::CH4_LOCK_CH_L_R","esp32p4::dma::ch4_cfg1::CH4_SRC_OSR_LMT_R","esp32p4::dma::ch4_cfg1::CH4_DST_OSR_LMT_R","esp32p4::dma::ch4_llp0::CH4_LOC0_R","esp32p4::dma::ch4_llp1::CH4_LOC1_R","esp32p4::dma::ch4_status0::CH4_CMPLTD_BLK_TFR_SIZE_R","esp32p4::dma::ch4_status1::CH4_DATA_LEFT_IN_FIFO_R","esp32p4::dma::ch4_axi_qos0::CH4_AXI_AWQOS_R","esp32p4::dma::ch4_axi_qos0::CH4_AXI_ARQOS_R","esp32p4::dma::ch4_sstat0::CH4_SSTAT_R","esp32p4::dma::ch4_dstat0::CH4_DSTAT_R","esp32p4::dma::ch4_sstatar0::CH4_SSTATAR0_R","esp32p4::dma::ch4_sstatar1::CH4_SSTATAR1_R","esp32p4::dma::ch4_dstatar0::CH4_DSTATAR0_R","esp32p4::dma::ch4_dstatar1::CH4_DSTATAR1_R","esp32p4::ds::query_key_wrong::QUERY_KEY_WRONG_R","esp32p4::ds::date::DATE_R","esp32p4::mipi_dsi_bridge::dma_req_cfg::DMA_BURST_LEN_R","esp32p4::mipi_dsi_bridge::raw_num_cfg::RAW_NUM_TOTAL_R","esp32p4::mipi_dsi_bridge::raw_buf_credit_ctl::CREDIT_THRD_R","esp32p4::mipi_dsi_bridge::raw_buf_credit_ctl::CREDIT_BURST_THRD_R","esp32p4::mipi_dsi_bridge::fifo_flow_status::RAW_BUF_DEPTH_R","esp32p4::mipi_dsi_bridge::pixel_type::RAW_TYPE_R","esp32p4::mipi_dsi_bridge::pixel_type::DPI_CONFIG_R","esp32p4::mipi_dsi_bridge::dma_block_interval::DMA_BLOCK_SLOT_R","esp32p4::mipi_dsi_bridge::dma_block_interval::DMA_BLOCK_INTERVAL_R","esp32p4::mipi_dsi_bridge::dma_req_interval::DMA_REQ_INTERVAL_R","esp32p4::mipi_dsi_bridge::dpi_rsv_dpi_data::DPI_RSV_DATA_R","esp32p4::mipi_dsi_bridge::dpi_v_cfg0::VTOTAL_R","esp32p4::mipi_dsi_bridge::dpi_v_cfg0::VDISP_R","esp32p4::mipi_dsi_bridge::dpi_v_cfg1::VBANK_R","esp32p4::mipi_dsi_bridge::dpi_v_cfg1::VSYNC_R","esp32p4::mipi_dsi_bridge::dpi_h_cfg0::HTOTAL_R","esp32p4::mipi_dsi_bridge::dpi_h_cfg0::HDISP_R","esp32p4::mipi_dsi_bridge::dpi_h_cfg1::HBANK_R","esp32p4::mipi_dsi_bridge::dpi_h_cfg1::HSYNC_R","esp32p4::mipi_dsi_bridge::dpi_misc_config::FIFO_UNDERRUN_DISCARD_VCNT_R","esp32p4::mipi_dsi_bridge::blk_raw_num_cfg::BLK_RAW_NUM_TOTAL_R","esp32p4::mipi_dsi_bridge::dma_frame_interval::DMA_FRAME_SLOT_R","esp32p4::mipi_dsi_bridge::dma_frame_interval::DMA_FRAME_INTERVAL_R","esp32p4::mipi_dsi_bridge::mem_aux_ctrl::DSI_MEM_AUX_CTRL_R","esp32p4::mipi_dsi_bridge::rdn_eco_low::RDN_ECO_LOW_R","esp32p4::mipi_dsi_bridge::rdn_eco_high::RDN_ECO_HIGH_R","esp32p4::mipi_dsi_bridge::dma_flow_ctrl::DMA_FLOW_MULTIBLK_NUM_R","esp32p4::mipi_dsi_bridge::raw_buf_almost_empty_thrd::DSI_RAW_BUF_ALMOST_EMPTY_THRD_R","esp32p4::mipi_dsi_bridge::yuv_cfg::YUV422_FORMAT_R","esp32p4::mipi_dsi_bridge::phy_lp_loopback_ctrl::PHY_LP_TXDATAESC_1_R","esp32p4::mipi_dsi_bridge::phy_lp_loopback_ctrl::PHY_LP_TXDATAESC_0_R","esp32p4::mipi_dsi_bridge::phy_hs_loopback_ctrl::PHY_HS_TXDATAHS_1_R","esp32p4::mipi_dsi_bridge::phy_hs_loopback_ctrl::PHY_HS_TXDATAHS_0_R","esp32p4::mipi_dsi_bridge::phy_loopback_cnt::PHY_HS_CHECK_CNT_TH_R","esp32p4::mipi_dsi_bridge::phy_loopback_cnt::PHY_LP_CHECK_CNT_TH_R","esp32p4::mipi_dsi_host::version::VERSION_R","esp32p4::mipi_dsi_host::clkmgr_cfg::TX_ESC_CLK_DIVISION_R","esp32p4::mipi_dsi_host::clkmgr_cfg::TO_CLK_DIVISION_R","esp32p4::mipi_dsi_host::dpi_vcid::DPI_VCID_R","esp32p4::mipi_dsi_host::dpi_color_coding::DPI_COLOR_CODING_R","esp32p4::mipi_dsi_host::dpi_lp_cmd_tim::INVACT_LPCMD_TIME_R","esp32p4::mipi_dsi_host::dpi_lp_cmd_tim::OUTVACT_LPCMD_TIME_R","esp32p4::mipi_dsi_host::dbi_vcid::DBI_VCID_R","esp32p4::mipi_dsi_host::dbi_cfg::IN_DBI_CONF_R","esp32p4::mipi_dsi_host::dbi_cfg::OUT_DBI_CONF_R","esp32p4::mipi_dsi_host::dbi_cfg::LUT_SIZE_CONF_R","esp32p4::mipi_dsi_host::dbi_cmdsize::WR_CMD_SIZE_R","esp32p4::mipi_dsi_host::dbi_cmdsize::ALLOWED_CMD_SIZE_R","esp32p4::mipi_dsi_host::gen_vcid::RX_R","esp32p4::mipi_dsi_host::gen_vcid::TEAR_AUTO_R","esp32p4::mipi_dsi_host::gen_vcid::TX_AUTO_R","esp32p4::mipi_dsi_host::vid_mode_cfg::VID_MODE_TYPE_R","esp32p4::mipi_dsi_host::vid_pkt_size::VID_PKT_SIZE_R","esp32p4::mipi_dsi_host::vid_num_chunks::VID_NUM_CHUNKS_R","esp32p4::mipi_dsi_host::vid_null_size::VID_NULL_SIZE_R","esp32p4::mipi_dsi_host::vid_hsa_time::VID_HSA_TIME_R","esp32p4::mipi_dsi_host::vid_hbp_time::VID_HBP_TIME_R","esp32p4::mipi_dsi_host::vid_hline_time::VID_HLINE_TIME_R","esp32p4::mipi_dsi_host::vid_vsa_lines::VSA_LINES_R","esp32p4::mipi_dsi_host::vid_vbp_lines::VBP_LINES_R","esp32p4::mipi_dsi_host::vid_vfp_lines::VFP_LINES_R","esp32p4::mipi_dsi_host::vid_vactive_lines::V_ACTIVE_LINES_R","esp32p4::mipi_dsi_host::edpi_cmd_size::EDPI_ALLOWED_CMD_SIZE_R","esp32p4::mipi_dsi_host::gen_hdr::GEN_DT_R","esp32p4::mipi_dsi_host::gen_hdr::GEN_VC_R","esp32p4::mipi_dsi_host::gen_hdr::GEN_WC_LSBYTE_R","esp32p4::mipi_dsi_host::gen_hdr::GEN_WC_MSBYTE_R","esp32p4::mipi_dsi_host::gen_pld_data::GEN_PLD_B1_R","esp32p4::mipi_dsi_host::gen_pld_data::GEN_PLD_B2_R","esp32p4::mipi_dsi_host::gen_pld_data::GEN_PLD_B3_R","esp32p4::mipi_dsi_host::gen_pld_data::GEN_PLD_B4_R","esp32p4::mipi_dsi_host::to_cnt_cfg::LPRX_TO_CNT_R","esp32p4::mipi_dsi_host::to_cnt_cfg::HSTX_TO_CNT_R","esp32p4::mipi_dsi_host::hs_rd_to_cnt::HS_RD_TO_CNT_R","esp32p4::mipi_dsi_host::lp_rd_to_cnt::LP_RD_TO_CNT_R","esp32p4::mipi_dsi_host::hs_wr_to_cnt::HS_WR_TO_CNT_R","esp32p4::mipi_dsi_host::lp_wr_to_cnt::LP_WR_TO_CNT_R","esp32p4::mipi_dsi_host::bta_to_cnt::BTA_TO_CNT_R","esp32p4::mipi_dsi_host::sdf_3d::MODE_3D_R","esp32p4::mipi_dsi_host::sdf_3d::FORMAT_3D_R","esp32p4::mipi_dsi_host::phy_tmr_lpclk_cfg::PHY_CLKLP2HS_TIME_R","esp32p4::mipi_dsi_host::phy_tmr_lpclk_cfg::PHY_CLKHS2LP_TIME_R","esp32p4::mipi_dsi_host::phy_tmr_cfg::PHY_LP2HS_TIME_R","esp32p4::mipi_dsi_host::phy_tmr_cfg::PHY_HS2LP_TIME_R","esp32p4::mipi_dsi_host::phy_if_cfg::N_LANES_R","esp32p4::mipi_dsi_host::phy_if_cfg::PHY_STOP_WAIT_TIME_R","esp32p4::mipi_dsi_host::phy_tx_triggers::PHY_TX_TRIGGERS_R","esp32p4::mipi_dsi_host::phy_tst_ctrl1::PHY_TESTDIN_R","esp32p4::mipi_dsi_host::phy_tst_ctrl1::PHT_TESTDOUT_R","esp32p4::mipi_dsi_host::dsc_parameter::COMPRESS_ALGO_R","esp32p4::mipi_dsi_host::dsc_parameter::PPS_SEL_R","esp32p4::mipi_dsi_host::phy_tmr_rd_cfg::MAX_RD_TIME_R","esp32p4::mipi_dsi_host::dpi_vcid_act::DPI_VCID_ACT_R","esp32p4::mipi_dsi_host::dpi_color_coding_act::DPI_COLOR_CODING_ACT_R","esp32p4::mipi_dsi_host::dpi_lp_cmd_tim_act::INVACT_LPCMD_TIME_ACT_R","esp32p4::mipi_dsi_host::dpi_lp_cmd_tim_act::OUTVACT_LPCMD_TIME_ACT_R","esp32p4::mipi_dsi_host::edpi_te_hw_cfg::SCAN_LINE_PARAMETER_R","esp32p4::mipi_dsi_host::vid_mode_cfg_act::VID_MODE_TYPE_ACT_R","esp32p4::mipi_dsi_host::vid_pkt_size_act::VID_PKT_SIZE_ACT_R","esp32p4::mipi_dsi_host::vid_num_chunks_act::VID_NUM_CHUNKS_ACT_R","esp32p4::mipi_dsi_host::vid_null_size_act::VID_NULL_SIZE_ACT_R","esp32p4::mipi_dsi_host::vid_hsa_time_act::VID_HSA_TIME_ACT_R","esp32p4::mipi_dsi_host::vid_hbp_time_act::VID_HBP_TIME_ACT_R","esp32p4::mipi_dsi_host::vid_hline_time_act::VID_HLINE_TIME_ACT_R","esp32p4::mipi_dsi_host::vid_vsa_lines_act::VSA_LINES_ACT_R","esp32p4::mipi_dsi_host::vid_vbp_lines_act::VBP_LINES_ACT_R","esp32p4::mipi_dsi_host::vid_vfp_lines_act::VFP_LINES_ACT_R","esp32p4::mipi_dsi_host::vid_vactive_lines_act::V_ACTIVE_LINES_ACT_R","esp32p4::mipi_dsi_host::sdf_3d_act::MODE_3D_ACT_R","esp32p4::mipi_dsi_host::sdf_3d_act::FORMAT_3D_ACT_R","esp32p4::ecc::mult_conf::WORK_MODE_R","esp32p4::ecc::mult_date::DATE_R","esp32p4::ecdsa::conf::WORK_MODE_R","esp32p4::ecdsa::conf::DETERMINISTIC_LOOP_R","esp32p4::ecdsa::state::BUSY_R","esp32p4::ecdsa::date::DATE_R","esp32p4::ecdsa::sha_mode::SHA_MODE_R","esp32p4::efuse::pgm_data0::PGM_DATA_0_R","esp32p4::efuse::pgm_data1::PGM_DATA_1_R","esp32p4::efuse::pgm_data2::PGM_DATA_2_R","esp32p4::efuse::pgm_data3::PGM_DATA_3_R","esp32p4::efuse::pgm_data4::PGM_DATA_4_R","esp32p4::efuse::pgm_data5::PGM_DATA_5_R","esp32p4::efuse::pgm_data6::PGM_DATA_6_R","esp32p4::efuse::pgm_data7::PGM_DATA_7_R","esp32p4::efuse::pgm_check_value0::PGM_RS_DATA_0_R","esp32p4::efuse::pgm_check_value1::PGM_RS_DATA_1_R","esp32p4::efuse::pgm_check_value2::PGM_RS_DATA_2_R","esp32p4::efuse::rd_wr_dis::WR_DIS_R","esp32p4::efuse::rd_repeat_data0::RD_DIS_R","esp32p4::efuse::rd_repeat_data0::SOFT_DIS_JTAG_R","esp32p4::efuse::rd_repeat_data0::USB_DEVICE_DREFH_R","esp32p4::efuse::rd_repeat_data0::USB_OTG11_DREFH_R","esp32p4::efuse::rd_repeat_data0::KM_HUK_GEN_STATE_LOW_R","esp32p4::efuse::rd_repeat_data1::KM_HUK_GEN_STATE_HIGH_R","esp32p4::efuse::rd_repeat_data1::KM_RND_SWITCH_CYCLE_R","esp32p4::efuse::rd_repeat_data1::KM_DEPLOY_ONLY_ONCE_R","esp32p4::efuse::rd_repeat_data1::FORCE_USE_KEY_MANAGER_KEY_R","esp32p4::efuse::rd_repeat_data1::WDT_DELAY_SEL_R","esp32p4::efuse::rd_repeat_data1::SPI_BOOT_CRYPT_CNT_R","esp32p4::efuse::rd_repeat_data1::KEY_PURPOSE_0_R","esp32p4::efuse::rd_repeat_data1::KEY_PURPOSE_1_R","esp32p4::efuse::rd_repeat_data2::KEY_PURPOSE_2_R","esp32p4::efuse::rd_repeat_data2::KEY_PURPOSE_3_R","esp32p4::efuse::rd_repeat_data2::KEY_PURPOSE_4_R","esp32p4::efuse::rd_repeat_data2::KEY_PURPOSE_5_R","esp32p4::efuse::rd_repeat_data2::SEC_DPA_LEVEL_R","esp32p4::efuse::rd_repeat_data2::FLASH_PAGE_SIZE_R","esp32p4::efuse::rd_repeat_data2::FLASH_TPUW_R","esp32p4::efuse::rd_repeat_data3::UART_PRINT_CONTROL_R","esp32p4::efuse::rd_repeat_data3::SECURE_VERSION_R","esp32p4::efuse::rd_repeat_data3::DCDC_VSET_R","esp32p4::efuse::rd_repeat_data4::_0PXA_TIEH_SEL_0_R","esp32p4::efuse::rd_repeat_data4::_0PXA_TIEH_SEL_1_R","esp32p4::efuse::rd_repeat_data4::_0PXA_TIEH_SEL_2_R","esp32p4::efuse::rd_repeat_data4::_0PXA_TIEH_SEL_3_R","esp32p4::efuse::rd_repeat_data4::KM_DISABLE_DEPLOY_MODE_R","esp32p4::efuse::rd_repeat_data4::USB_DEVICE_DREFL_R","esp32p4::efuse::rd_repeat_data4::USB_OTG11_DREFL_R","esp32p4::efuse::rd_mac_sys_0::MAC_0_R","esp32p4::efuse::rd_mac_sys_1::MAC_1_R","esp32p4::efuse::rd_mac_sys_1::MAC_EXT_R","esp32p4::efuse::rd_mac_sys_2::MAC_RESERVED_1_R","esp32p4::efuse::rd_mac_sys_2::MAC_RESERVED_0_R","esp32p4::efuse::rd_mac_sys_3::MAC_RESERVED_2_R","esp32p4::efuse::rd_mac_sys_3::SYS_DATA_PART0_0_R","esp32p4::efuse::rd_mac_sys_4::SYS_DATA_PART0_1_R","esp32p4::efuse::rd_mac_sys_5::SYS_DATA_PART0_2_R","esp32p4::efuse::rd_sys_part1_data0::SYS_DATA_PART1_0_R","esp32p4::efuse::rd_sys_part1_data1::SYS_DATA_PART1_1_R","esp32p4::efuse::rd_sys_part1_data2::SYS_DATA_PART1_2_R","esp32p4::efuse::rd_sys_part1_data3::SYS_DATA_PART1_3_R","esp32p4::efuse::rd_sys_part1_data4::SYS_DATA_PART1_4_R","esp32p4::efuse::rd_sys_part1_data5::SYS_DATA_PART1_5_R","esp32p4::efuse::rd_sys_part1_data6::SYS_DATA_PART1_6_R","esp32p4::efuse::rd_sys_part1_data7::SYS_DATA_PART1_7_R","esp32p4::efuse::rd_usr_data0::USR_DATA0_R","esp32p4::efuse::rd_usr_data1::USR_DATA1_R","esp32p4::efuse::rd_usr_data2::USR_DATA2_R","esp32p4::efuse::rd_usr_data3::USR_DATA3_R","esp32p4::efuse::rd_usr_data4::USR_DATA4_R","esp32p4::efuse::rd_usr_data5::USR_DATA5_R","esp32p4::efuse::rd_usr_data6::USR_DATA6_R","esp32p4::efuse::rd_usr_data7::USR_DATA7_R","esp32p4::efuse::rd_key0_data0::KEY0_DATA0_R","esp32p4::efuse::rd_key0_data1::KEY0_DATA1_R","esp32p4::efuse::rd_key0_data2::KEY0_DATA2_R","esp32p4::efuse::rd_key0_data3::KEY0_DATA3_R","esp32p4::efuse::rd_key0_data4::KEY0_DATA4_R","esp32p4::efuse::rd_key0_data5::KEY0_DATA5_R","esp32p4::efuse::rd_key0_data6::KEY0_DATA6_R","esp32p4::efuse::rd_key0_data7::KEY0_DATA7_R","esp32p4::efuse::rd_key1_data0::KEY1_DATA0_R","esp32p4::efuse::rd_key1_data1::KEY1_DATA1_R","esp32p4::efuse::rd_key1_data2::KEY1_DATA2_R","esp32p4::efuse::rd_key1_data3::KEY1_DATA3_R","esp32p4::efuse::rd_key1_data4::KEY1_DATA4_R","esp32p4::efuse::rd_key1_data5::KEY1_DATA5_R","esp32p4::efuse::rd_key1_data6::KEY1_DATA6_R","esp32p4::efuse::rd_key1_data7::KEY1_DATA7_R","esp32p4::efuse::rd_key2_data0::KEY2_DATA0_R","esp32p4::efuse::rd_key2_data1::KEY2_DATA1_R","esp32p4::efuse::rd_key2_data2::KEY2_DATA2_R","esp32p4::efuse::rd_key2_data3::KEY2_DATA3_R","esp32p4::efuse::rd_key2_data4::KEY2_DATA4_R","esp32p4::efuse::rd_key2_data5::KEY2_DATA5_R","esp32p4::efuse::rd_key2_data6::KEY2_DATA6_R","esp32p4::efuse::rd_key2_data7::KEY2_DATA7_R","esp32p4::efuse::rd_key3_data0::KEY3_DATA0_R","esp32p4::efuse::rd_key3_data1::KEY3_DATA1_R","esp32p4::efuse::rd_key3_data2::KEY3_DATA2_R","esp32p4::efuse::rd_key3_data3::KEY3_DATA3_R","esp32p4::efuse::rd_key3_data4::KEY3_DATA4_R","esp32p4::efuse::rd_key3_data5::KEY3_DATA5_R","esp32p4::efuse::rd_key3_data6::KEY3_DATA6_R","esp32p4::efuse::rd_key3_data7::KEY3_DATA7_R","esp32p4::efuse::rd_key4_data0::KEY4_DATA0_R","esp32p4::efuse::rd_key4_data1::KEY4_DATA1_R","esp32p4::efuse::rd_key4_data2::KEY4_DATA2_R","esp32p4::efuse::rd_key4_data3::KEY4_DATA3_R","esp32p4::efuse::rd_key4_data4::KEY4_DATA4_R","esp32p4::efuse::rd_key4_data5::KEY4_DATA5_R","esp32p4::efuse::rd_key4_data6::KEY4_DATA6_R","esp32p4::efuse::rd_key4_data7::KEY4_DATA7_R","esp32p4::efuse::rd_key5_data0::KEY5_DATA0_R","esp32p4::efuse::rd_key5_data1::KEY5_DATA1_R","esp32p4::efuse::rd_key5_data2::KEY5_DATA2_R","esp32p4::efuse::rd_key5_data3::KEY5_DATA3_R","esp32p4::efuse::rd_key5_data4::KEY5_DATA4_R","esp32p4::efuse::rd_key5_data5::KEY5_DATA5_R","esp32p4::efuse::rd_key5_data6::KEY5_DATA6_R","esp32p4::efuse::rd_key5_data7::KEY5_DATA7_R","esp32p4::efuse::rd_sys_part2_data0::SYS_DATA_PART2_0_R","esp32p4::efuse::rd_sys_part2_data1::SYS_DATA_PART2_1_R","esp32p4::efuse::rd_sys_part2_data2::SYS_DATA_PART2_2_R","esp32p4::efuse::rd_sys_part2_data3::SYS_DATA_PART2_3_R","esp32p4::efuse::rd_sys_part2_data4::SYS_DATA_PART2_4_R","esp32p4::efuse::rd_sys_part2_data5::SYS_DATA_PART2_5_R","esp32p4::efuse::rd_sys_part2_data6::SYS_DATA_PART2_6_R","esp32p4::efuse::rd_sys_part2_data7::SYS_DATA_PART2_7_R","esp32p4::efuse::rd_repeat_err0::RD_DIS_ERR_R","esp32p4::efuse::rd_repeat_err0::SOFT_DIS_JTAG_ERR_R","esp32p4::efuse::rd_repeat_err0::USB_DEVICE_DREFH_ERR_R","esp32p4::efuse::rd_repeat_err0::USB_OTG11_DREFH_ERR_R","esp32p4::efuse::rd_repeat_err0::HUK_GEN_STATE_LOW_ERR_R","esp32p4::efuse::rd_repeat_err1::KM_HUK_GEN_STATE_HIGH_ERR_R","esp32p4::efuse::rd_repeat_err1::KM_RND_SWITCH_CYCLE_ERR_R","esp32p4::efuse::rd_repeat_err1::KM_DEPLOY_ONLY_ONCE_ERR_R","esp32p4::efuse::rd_repeat_err1::FORCE_USE_KEY_MANAGER_KEY_ERR_R","esp32p4::efuse::rd_repeat_err1::WDT_DELAY_SEL_ERR_R","esp32p4::efuse::rd_repeat_err1::SPI_BOOT_CRYPT_CNT_ERR_R","esp32p4::efuse::rd_repeat_err1::KEY_PURPOSE_0_ERR_R","esp32p4::efuse::rd_repeat_err1::KEY_PURPOSE_1_ERR_R","esp32p4::efuse::rd_repeat_err2::KEY_PURPOSE_2_ERR_R","esp32p4::efuse::rd_repeat_err2::KEY_PURPOSE_3_ERR_R","esp32p4::efuse::rd_repeat_err2::KEY_PURPOSE_4_ERR_R","esp32p4::efuse::rd_repeat_err2::KEY_PURPOSE_5_ERR_R","esp32p4::efuse::rd_repeat_err2::SEC_DPA_LEVEL_ERR_R","esp32p4::efuse::rd_repeat_err2::FLASH_PAGE_SIZE_ERR_R","esp32p4::efuse::rd_repeat_err2::FLASH_TPUW_ERR_R","esp32p4::efuse::rd_repeat_err3::UART_PRINT_CONTROL_ERR_R","esp32p4::efuse::rd_repeat_err3::SECURE_VERSION_ERR_R","esp32p4::efuse::rd_repeat_err3::DCDC_VSET_ERR_R","esp32p4::efuse::rd_repeat_err4::_0PXA_TIEH_SEL_0_ERR_R","esp32p4::efuse::rd_repeat_err4::_0PXA_TIEH_SEL_1_ERR_R","esp32p4::efuse::rd_repeat_err4::_0PXA_TIEH_SEL_2_ERR_R","esp32p4::efuse::rd_repeat_err4::_0PXA_TIEH_SEL_3_ERR_R","esp32p4::efuse::rd_repeat_err4::KM_DISABLE_DEPLOY_MODE_ERR_R","esp32p4::efuse::rd_repeat_err4::USB_DEVICE_DREFL_ERR_R","esp32p4::efuse::rd_repeat_err4::USB_OTG11_DREFL_ERR_R","esp32p4::efuse::rd_rs_err0::MAC_SYS_ERR_NUM_R","esp32p4::efuse::rd_rs_err0::SYS_PART1_ERR_NUM_R","esp32p4::efuse::rd_rs_err0::USR_DATA_ERR_NUM_R","esp32p4::efuse::rd_rs_err0::KEY0_ERR_NUM_R","esp32p4::efuse::rd_rs_err0::KEY1_ERR_NUM_R","esp32p4::efuse::rd_rs_err0::KEY2_ERR_NUM_R","esp32p4::efuse::rd_rs_err0::KEY3_ERR_NUM_R","esp32p4::efuse::rd_rs_err0::KEY4_ERR_NUM_R","esp32p4::efuse::rd_rs_err1::KEY5_ERR_NUM_R","esp32p4::efuse::rd_rs_err1::SYS_PART2_ERR_NUM_R","esp32p4::efuse::conf::OP_CODE_R","esp32p4::efuse::conf::CFG_ECDSA_BLK_R","esp32p4::efuse::status::STATE_R","esp32p4::efuse::status::BLK0_VALID_BIT_CNT_R","esp32p4::efuse::status::CUR_ECDSA_BLK_R","esp32p4::efuse::cmd::BLK_NUM_R","esp32p4::efuse::dac_conf::DAC_CLK_DIV_R","esp32p4::efuse::dac_conf::DAC_NUM_R","esp32p4::efuse::rd_tim_conf::THR_A_R","esp32p4::efuse::rd_tim_conf::TRD_R","esp32p4::efuse::rd_tim_conf::TSUR_A_R","esp32p4::efuse::rd_tim_conf::READ_INIT_NUM_R","esp32p4::efuse::wr_tim_conf1::TSUP_A_R","esp32p4::efuse::wr_tim_conf1::PWR_ON_NUM_R","esp32p4::efuse::wr_tim_conf1::THP_A_R","esp32p4::efuse::wr_tim_conf2::PWR_OFF_NUM_R","esp32p4::efuse::wr_tim_conf2::TPGM_R","esp32p4::efuse::wr_tim_conf0_rs_bypass::BYPASS_RS_BLK_NUM_R","esp32p4::efuse::wr_tim_conf0_rs_bypass::TPGM_INACTIVE_R","esp32p4::efuse::date::DATE_R","esp32p4::efuse::apb2otp_wr_dis::APB2OTP_BLOCK0_WR_DIS_R","esp32p4::efuse::apb2otp_blk0_backup1_w1::APB2OTP_BLOCK0_BACKUP1_W1_R","esp32p4::efuse::apb2otp_blk0_backup1_w2::APB2OTP_BLOCK0_BACKUP1_W2_R","esp32p4::efuse::apb2otp_blk0_backup1_w3::APB2OTP_BLOCK0_BACKUP1_W3_R","esp32p4::efuse::apb2otp_blk0_backup1_w4::APB2OTP_BLOCK0_BACKUP1_W4_R","esp32p4::efuse::apb2otp_blk0_backup1_w5::APB2OTP_BLOCK0_BACKUP1_W5_R","esp32p4::efuse::apb2otp_blk0_backup2_w1::APB2OTP_BLOCK0_BACKUP2_W1_R","esp32p4::efuse::apb2otp_blk0_backup2_w2::APB2OTP_BLOCK0_BACKUP2_W2_R","esp32p4::efuse::apb2otp_blk0_backup2_w3::APB2OTP_BLOCK0_BACKUP2_W3_R","esp32p4::efuse::apb2otp_blk0_backup2_w4::APB2OTP_BLOCK0_BACKUP2_W4_R","esp32p4::efuse::apb2otp_blk0_backup2_w5::APB2OTP_BLOCK0_BACKUP2_W5_R","esp32p4::efuse::apb2otp_blk0_backup3_w1::APB2OTP_BLOCK0_BACKUP3_W1_R","esp32p4::efuse::apb2otp_blk0_backup3_w2::APB2OTP_BLOCK0_BACKUP3_W2_R","esp32p4::efuse::apb2otp_blk0_backup3_w3::APB2OTP_BLOCK0_BACKUP3_W3_R","esp32p4::efuse::apb2otp_blk0_backup3_w4::APB2OTP_BLOCK0_BACKUP3_W4_R","esp32p4::efuse::apb2otp_blk0_backup3_w5::APB2OTP_BLOCK0_BACKUP3_W5_R","esp32p4::efuse::apb2otp_blk0_backup4_w1::APB2OTP_BLOCK0_BACKUP4_W1_R","esp32p4::efuse::apb2otp_blk0_backup4_w2::APB2OTP_BLOCK0_BACKUP4_W2_R","esp32p4::efuse::apb2otp_blk0_backup4_w3::APB2OTP_BLOCK0_BACKUP4_W3_R","esp32p4::efuse::apb2otp_blk0_backup4_w4::APB2OTP_BLOCK0_BACKUP4_W4_R","esp32p4::efuse::apb2otp_blk0_backup4_w5::APB2OTP_BLOCK0_BACKUP4_W5_R","esp32p4::efuse::apb2otp_blk1_w1::APB2OTP_BLOCK1_W1_R","esp32p4::efuse::apb2otp_blk1_w2::APB2OTP_BLOCK1_W2_R","esp32p4::efuse::apb2otp_blk1_w3::APB2OTP_BLOCK1_W3_R","esp32p4::efuse::apb2otp_blk1_w4::APB2OTP_BLOCK1_W4_R","esp32p4::efuse::apb2otp_blk1_w5::APB2OTP_BLOCK1_W5_R","esp32p4::efuse::apb2otp_blk1_w6::APB2OTP_BLOCK1_W6_R","esp32p4::efuse::apb2otp_blk1_w7::APB2OTP_BLOCK1_W7_R","esp32p4::efuse::apb2otp_blk1_w8::APB2OTP_BLOCK1_W8_R","esp32p4::efuse::apb2otp_blk1_w9::APB2OTP_BLOCK1_W9_R","esp32p4::efuse::apb2otp_blk2_w1::APB2OTP_BLOCK2_W1_R","esp32p4::efuse::apb2otp_blk2_w2::APB2OTP_BLOCK2_W2_R","esp32p4::efuse::apb2otp_blk2_w3::APB2OTP_BLOCK2_W3_R","esp32p4::efuse::apb2otp_blk2_w4::APB2OTP_BLOCK2_W4_R","esp32p4::efuse::apb2otp_blk2_w5::APB2OTP_BLOCK2_W5_R","esp32p4::efuse::apb2otp_blk2_w6::APB2OTP_BLOCK2_W6_R","esp32p4::efuse::apb2otp_blk2_w7::APB2OTP_BLOCK2_W7_R","esp32p4::efuse::apb2otp_blk2_w8::APB2OTP_BLOCK2_W8_R","esp32p4::efuse::apb2otp_blk2_w9::APB2OTP_BLOCK2_W9_R","esp32p4::efuse::apb2otp_blk2_w10::APB2OTP_BLOCK2_W10_R","esp32p4::efuse::apb2otp_blk2_w11::APB2OTP_BLOCK2_W11_R","esp32p4::efuse::apb2otp_blk3_w1::APB2OTP_BLOCK3_W1_R","esp32p4::efuse::apb2otp_blk3_w2::APB2OTP_BLOCK3_W2_R","esp32p4::efuse::apb2otp_blk3_w3::APB2OTP_BLOCK3_W3_R","esp32p4::efuse::apb2otp_blk3_w4::APB2OTP_BLOCK3_W4_R","esp32p4::efuse::apb2otp_blk3_w5::APB2OTP_BLOCK3_W5_R","esp32p4::efuse::apb2otp_blk3_w6::APB2OTP_BLOCK3_W6_R","esp32p4::efuse::apb2otp_blk3_w7::APB2OTP_BLOCK3_W7_R","esp32p4::efuse::apb2otp_blk3_w8::APB2OTP_BLOCK3_W8_R","esp32p4::efuse::apb2otp_blk3_w9::APB2OTP_BLOCK3_W9_R","esp32p4::efuse::apb2otp_blk3_w10::APB2OTP_BLOCK3_W10_R","esp32p4::efuse::apb2otp_blk3_w11::APB2OTP_BLOCK3_W11_R","esp32p4::efuse::apb2otp_blk4_w1::APB2OTP_BLOCK4_W1_R","esp32p4::efuse::apb2otp_blk4_w2::APB2OTP_BLOCK4_W2_R","esp32p4::efuse::apb2otp_blk4_w3::APB2OTP_BLOCK4_W3_R","esp32p4::efuse::apb2otp_blk4_w4::APB2OTP_BLOCK4_W4_R","esp32p4::efuse::apb2otp_blk4_w5::APB2OTP_BLOCK4_W5_R","esp32p4::efuse::apb2otp_blk4_w6::APB2OTP_BLOCK4_W6_R","esp32p4::efuse::apb2otp_blk4_w7::APB2OTP_BLOCK4_W7_R","esp32p4::efuse::apb2otp_blk4_w8::APB2OTP_BLOCK4_W8_R","esp32p4::efuse::apb2otp_blk4_w9::APB2OTP_BLOCK4_W9_R","esp32p4::efuse::apb2otp_blk4_w10::APB2OTP_BLOCK4_W10_R","esp32p4::efuse::apb2otp_blk4_w11::APB2OTP_BLOCK4_W11_R","esp32p4::efuse::apb2otp_blk5_w1::APB2OTP_BLOCK5_W1_R","esp32p4::efuse::apb2otp_blk5_w2::APB2OTP_BLOCK5_W2_R","esp32p4::efuse::apb2otp_blk5_w3::APB2OTP_BLOCK5_W3_R","esp32p4::efuse::apb2otp_blk5_w4::APB2OTP_BLOCK5_W4_R","esp32p4::efuse::apb2otp_blk5_w5::APB2OTP_BLOCK5_W5_R","esp32p4::efuse::apb2otp_blk5_w6::APB2OTP_BLOCK5_W6_R","esp32p4::efuse::apb2otp_blk5_w7::APB2OTP_BLOCK5_W7_R","esp32p4::efuse::apb2otp_blk5_w8::APB2OTP_BLOCK5_W8_R","esp32p4::efuse::apb2otp_blk5_w9::APB2OTP_BLOCK5_W9_R","esp32p4::efuse::apb2otp_blk5_w10::APB2OTP_BLOCK5_W10_R","esp32p4::efuse::apb2otp_blk5_w11::APB2OTP_BLOCK5_W11_R","esp32p4::efuse::apb2otp_blk6_w1::APB2OTP_BLOCK6_W1_R","esp32p4::efuse::apb2otp_blk6_w2::APB2OTP_BLOCK6_W2_R","esp32p4::efuse::apb2otp_blk6_w3::APB2OTP_BLOCK6_W3_R","esp32p4::efuse::apb2otp_blk6_w4::APB2OTP_BLOCK6_W4_R","esp32p4::efuse::apb2otp_blk6_w5::APB2OTP_BLOCK6_W5_R","esp32p4::efuse::apb2otp_blk6_w6::APB2OTP_BLOCK6_W6_R","esp32p4::efuse::apb2otp_blk6_w7::APB2OTP_BLOCK6_W7_R","esp32p4::efuse::apb2otp_blk6_w8::APB2OTP_BLOCK6_W8_R","esp32p4::efuse::apb2otp_blk6_w9::APB2OTP_BLOCK6_W9_R","esp32p4::efuse::apb2otp_blk6_w10::APB2OTP_BLOCK6_W10_R","esp32p4::efuse::apb2otp_blk6_w11::APB2OTP_BLOCK6_W11_R","esp32p4::efuse::apb2otp_blk7_w1::APB2OTP_BLOCK7_W1_R","esp32p4::efuse::apb2otp_blk7_w2::APB2OTP_BLOCK7_W2_R","esp32p4::efuse::apb2otp_blk7_w3::APB2OTP_BLOCK7_W3_R","esp32p4::efuse::apb2otp_blk7_w4::APB2OTP_BLOCK7_W4_R","esp32p4::efuse::apb2otp_blk7_w5::APB2OTP_BLOCK7_W5_R","esp32p4::efuse::apb2otp_blk7_w6::APB2OTP_BLOCK7_W6_R","esp32p4::efuse::apb2otp_blk7_w7::APB2OTP_BLOCK7_W7_R","esp32p4::efuse::apb2otp_blk7_w8::APB2OTP_BLOCK7_W8_R","esp32p4::efuse::apb2otp_blk7_w9::APB2OTP_BLOCK7_W9_R","esp32p4::efuse::apb2otp_blk7_w10::APB2OTP_BLOCK7_W10_R","esp32p4::efuse::apb2otp_blk7_w11::APB2OTP_BLOCK7_W11_R","esp32p4::efuse::apb2otp_blk8_w1::APB2OTP_BLOCK8_W1_R","esp32p4::efuse::apb2otp_blk8_w2::APB2OTP_BLOCK8_W2_R","esp32p4::efuse::apb2otp_blk8_w3::APB2OTP_BLOCK8_W3_R","esp32p4::efuse::apb2otp_blk8_w4::APB2OTP_BLOCK8_W4_R","esp32p4::efuse::apb2otp_blk8_w5::APB2OTP_BLOCK8_W5_R","esp32p4::efuse::apb2otp_blk8_w6::APB2OTP_BLOCK8_W6_R","esp32p4::efuse::apb2otp_blk8_w7::APB2OTP_BLOCK8_W7_R","esp32p4::efuse::apb2otp_blk8_w8::APB2OTP_BLOCK8_W8_R","esp32p4::efuse::apb2otp_blk8_w9::APB2OTP_BLOCK8_W9_R","esp32p4::efuse::apb2otp_blk8_w10::APB2OTP_BLOCK8_W10_R","esp32p4::efuse::apb2otp_blk8_w11::APB2OTP_BLOCK8_W11_R","esp32p4::efuse::apb2otp_blk9_w1::APB2OTP_BLOCK9_W1_R","esp32p4::efuse::apb2otp_blk9_w2::APB2OTP_BLOCK9_W2_R","esp32p4::efuse::apb2otp_blk9_w3::APB2OTP_BLOCK9_W3_R","esp32p4::efuse::apb2otp_blk9_w4::APB2OTP_BLOCK9_W4_R","esp32p4::efuse::apb2otp_blk9_w5::APB2OTP_BLOCK9_W5_R","esp32p4::efuse::apb2otp_blk9_w6::APB2OTP_BLOCK9_W6_R","esp32p4::efuse::apb2otp_blk9_w7::APB2OTP_BLOCK9_W7_R","esp32p4::efuse::apb2otp_blk9_w8::APB2OTP_BLOCK9_W8_R","esp32p4::efuse::apb2otp_blk9_w9::APB2OTP_BLOCK9_W9_R","esp32p4::efuse::apb2otp_blk9_w10::APB2OTP_BLOCK9_W10_R","esp32p4::efuse::apb2otp_blk9_w11::APB2OTP_BLOCK9_W11_R","esp32p4::efuse::apb2otp_blk10_w1::APB2OTP_BLOCK10_W1_R","esp32p4::efuse::apb2otp_blk10_w2::APB2OTP_BLOCK10_W2_R","esp32p4::efuse::apb2otp_blk10_w3::APB2OTP_BLOCK10_W3_R","esp32p4::efuse::apb2otp_blk10_w4::APB2OTP_BLOCK10_W4_R","esp32p4::efuse::apb2otp_blk10_w5::APB2OTP_BLOCK10_W5_R","esp32p4::efuse::apb2otp_blk10_w6::APB2OTP_BLOCK10_W6_R","esp32p4::efuse::apb2otp_blk10_w7::APB2OTP_BLOCK10_W7_R","esp32p4::efuse::apb2otp_blk10_w8::APB2OTP_BLOCK10_W8_R","esp32p4::efuse::apb2otp_blk10_w9::APB2OTP_BLOCK10_W9_R","esp32p4::efuse::apb2otp_blk10_w10::APB2OTP_BLOCK19_W10_R","esp32p4::efuse::apb2otp_blk10_w11::APB2OTP_BLOCK10_W11_R","esp32p4::gpio::bt_select::BT_SEL_R","esp32p4::gpio::out::DATA_ORIG_R","esp32p4::gpio::out1::DATA_ORIG_R","esp32p4::gpio::enable::DATA_R","esp32p4::gpio::enable1::DATA_R","esp32p4::gpio::strap::STRAPPING_R","esp32p4::gpio::in_::DATA_NEXT_R","esp32p4::gpio::in1::DATA_NEXT_R","esp32p4::gpio::status::INTERRUPT_R","esp32p4::gpio::status1::INTERRUPT_R","esp32p4::gpio::intr_0::INT_0_R","esp32p4::gpio::intr1_0::INT1_0_R","esp32p4::gpio::intr_1::INT_1_R","esp32p4::gpio::intr1_1::INT1_1_R","esp32p4::gpio::status_next::STATUS_INTERRUPT_NEXT_R","esp32p4::gpio::status_next1::STATUS_INTERRUPT_NEXT1_R","esp32p4::gpio::pin::SYNC2_BYPASS_R","esp32p4::gpio::pin::SYNC1_BYPASS_R","esp32p4::gpio::pin::INT_TYPE_R","esp32p4::gpio::pin::CONFIG_R","esp32p4::gpio::pin::INT_ENA_R","esp32p4::gpio::func_out_sel_cfg::OUT_SEL_R","esp32p4::gpio::intr_2::INT_2_R","esp32p4::gpio::intr1_2::INT1_2_R","esp32p4::gpio::intr_3::INT_3_R","esp32p4::gpio::intr1_3::INT1_3_R","esp32p4::gpio::zero_det0_filter_cnt::ZERO_DET0_FILTER_CNT_R","esp32p4::gpio::zero_det1_filter_cnt::ZERO_DET1_FILTER_CNT_R","esp32p4::gpio::send_seq::SEND_SEQ_R","esp32p4::gpio::recive_seq::RECIVE_SEQ_R","esp32p4::gpio::bistin_sel::BISTIN_SEL_R","esp32p4::gpio::date::DATE_R","esp32p4::gpio::func_in_sel_cfg::IN_SEL_R","esp32p4::gpio_sd::sigmadelta::SD_IN_R","esp32p4::gpio_sd::sigmadelta::SD_PRESCALE_R","esp32p4::gpio_sd::glitch_filter_ch::FILTER_CH0_INPUT_IO_NUM_R","esp32p4::gpio_sd::glitch_filter_ch::FILTER_CH0_WINDOW_THRES_R","esp32p4::gpio_sd::glitch_filter_ch::FILTER_CH0_WINDOW_WIDTH_R","esp32p4::gpio_sd::etm_event_ch_cfg::ETM_CH0_EVENT_SEL_R","esp32p4::gpio_sd::etm_task_p0_cfg::ETM_TASK_GPIO0_SEL_R","esp32p4::gpio_sd::etm_task_p0_cfg::ETM_TASK_GPIO1_SEL_R","esp32p4::gpio_sd::etm_task_p0_cfg::ETM_TASK_GPIO2_SEL_R","esp32p4::gpio_sd::etm_task_p0_cfg::ETM_TASK_GPIO3_SEL_R","esp32p4::gpio_sd::etm_task_p1_cfg::ETM_TASK_GPIO4_SEL_R","esp32p4::gpio_sd::etm_task_p1_cfg::ETM_TASK_GPIO5_SEL_R","esp32p4::gpio_sd::etm_task_p1_cfg::ETM_TASK_GPIO6_SEL_R","esp32p4::gpio_sd::etm_task_p1_cfg::ETM_TASK_GPIO7_SEL_R","esp32p4::gpio_sd::etm_task_p2_cfg::ETM_TASK_GPIO8_SEL_R","esp32p4::gpio_sd::etm_task_p2_cfg::ETM_TASK_GPIO9_SEL_R","esp32p4::gpio_sd::etm_task_p2_cfg::ETM_TASK_GPIO10_SEL_R","esp32p4::gpio_sd::etm_task_p2_cfg::ETM_TASK_GPIO11_SEL_R","esp32p4::gpio_sd::etm_task_p3_cfg::ETM_TASK_GPIO12_SEL_R","esp32p4::gpio_sd::etm_task_p3_cfg::ETM_TASK_GPIO13_SEL_R","esp32p4::gpio_sd::etm_task_p3_cfg::ETM_TASK_GPIO14_SEL_R","esp32p4::gpio_sd::etm_task_p3_cfg::ETM_TASK_GPIO15_SEL_R","esp32p4::gpio_sd::etm_task_p4_cfg::ETM_TASK_GPIO16_SEL_R","esp32p4::gpio_sd::etm_task_p4_cfg::ETM_TASK_GPIO17_SEL_R","esp32p4::gpio_sd::etm_task_p4_cfg::ETM_TASK_GPIO18_SEL_R","esp32p4::gpio_sd::etm_task_p4_cfg::ETM_TASK_GPIO19_SEL_R","esp32p4::gpio_sd::etm_task_p5_cfg::ETM_TASK_GPIO20_SEL_R","esp32p4::gpio_sd::etm_task_p5_cfg::ETM_TASK_GPIO21_SEL_R","esp32p4::gpio_sd::etm_task_p5_cfg::ETM_TASK_GPIO22_SEL_R","esp32p4::gpio_sd::etm_task_p5_cfg::ETM_TASK_GPIO23_SEL_R","esp32p4::gpio_sd::etm_task_p6_cfg::ETM_TASK_GPIO24_SEL_R","esp32p4::gpio_sd::etm_task_p6_cfg::ETM_TASK_GPIO25_SEL_R","esp32p4::gpio_sd::etm_task_p6_cfg::ETM_TASK_GPIO26_SEL_R","esp32p4::gpio_sd::etm_task_p6_cfg::ETM_TASK_GPIO27_SEL_R","esp32p4::gpio_sd::etm_task_p7_cfg::ETM_TASK_GPIO28_SEL_R","esp32p4::gpio_sd::etm_task_p7_cfg::ETM_TASK_GPIO29_SEL_R","esp32p4::gpio_sd::etm_task_p7_cfg::ETM_TASK_GPIO30_SEL_R","esp32p4::gpio_sd::etm_task_p7_cfg::ETM_TASK_GPIO31_SEL_R","esp32p4::gpio_sd::etm_task_p8_cfg::ETM_TASK_GPIO32_SEL_R","esp32p4::gpio_sd::etm_task_p8_cfg::ETM_TASK_GPIO33_SEL_R","esp32p4::gpio_sd::etm_task_p8_cfg::ETM_TASK_GPIO34_SEL_R","esp32p4::gpio_sd::etm_task_p8_cfg::ETM_TASK_GPIO35_SEL_R","esp32p4::gpio_sd::etm_task_p9_cfg::ETM_TASK_GPIO36_SEL_R","esp32p4::gpio_sd::etm_task_p9_cfg::ETM_TASK_GPIO37_SEL_R","esp32p4::gpio_sd::etm_task_p9_cfg::ETM_TASK_GPIO38_SEL_R","esp32p4::gpio_sd::etm_task_p9_cfg::ETM_TASK_GPIO39_SEL_R","esp32p4::gpio_sd::etm_task_p10_cfg::ETM_TASK_GPIO40_SEL_R","esp32p4::gpio_sd::etm_task_p10_cfg::ETM_TASK_GPIO41_SEL_R","esp32p4::gpio_sd::etm_task_p10_cfg::ETM_TASK_GPIO42_SEL_R","esp32p4::gpio_sd::etm_task_p10_cfg::ETM_TASK_GPIO43_SEL_R","esp32p4::gpio_sd::etm_task_p11_cfg::ETM_TASK_GPIO44_SEL_R","esp32p4::gpio_sd::etm_task_p11_cfg::ETM_TASK_GPIO45_SEL_R","esp32p4::gpio_sd::etm_task_p11_cfg::ETM_TASK_GPIO46_SEL_R","esp32p4::gpio_sd::etm_task_p11_cfg::ETM_TASK_GPIO47_SEL_R","esp32p4::gpio_sd::etm_task_p12_cfg::ETM_TASK_GPIO48_SEL_R","esp32p4::gpio_sd::etm_task_p12_cfg::ETM_TASK_GPIO49_SEL_R","esp32p4::gpio_sd::etm_task_p12_cfg::ETM_TASK_GPIO50_SEL_R","esp32p4::gpio_sd::etm_task_p12_cfg::ETM_TASK_GPIO51_SEL_R","esp32p4::gpio_sd::etm_task_p13_cfg::ETM_TASK_GPIO52_SEL_R","esp32p4::gpio_sd::etm_task_p13_cfg::ETM_TASK_GPIO53_SEL_R","esp32p4::gpio_sd::etm_task_p13_cfg::ETM_TASK_GPIO54_SEL_R","esp32p4::gpio_sd::version::GPIO_SD_DATE_R","esp32p4::h264::gop_conf::GOP_NUM_R","esp32p4::h264::a_sys_mb_res::A_SYS_TOTAL_MB_Y_R","esp32p4::h264::a_sys_mb_res::A_SYS_TOTAL_MB_X_R","esp32p4::h264::a_sys_conf::A_DB_TMP_READY_TRIGGER_MB_NUM_R","esp32p4::h264::a_sys_conf::A_REC_READY_TRIGGER_MB_LINES_R","esp32p4::h264::a_sys_conf::A_INTRA_COST_CMP_OFFSET_R","esp32p4::h264::a_deci_score::A_C_DECI_SCORE_R","esp32p4::h264::a_deci_score::A_L_DECI_SCORE_R","esp32p4::h264::a_deci_score_offset::A_I16X16_DECI_SCORE_OFFSET_R","esp32p4::h264::a_deci_score_offset::A_I_CHROMA_DECI_SCORE_OFFSET_R","esp32p4::h264::a_deci_score_offset::A_P16X16_DECI_SCORE_OFFSET_R","esp32p4::h264::a_deci_score_offset::A_P_CHROMA_DECI_SCORE_OFFSET_R","esp32p4::h264::a_rc_conf0::A_QP_R","esp32p4::h264::a_rc_conf0::A_RATE_CTRL_U_R","esp32p4::h264::a_rc_conf1::A_CHROMA_DC_QP_DELTA_R","esp32p4::h264::a_rc_conf1::A_CHROMA_QP_DELTA_R","esp32p4::h264::a_rc_conf1::A_QP_MIN_R","esp32p4::h264::a_rc_conf1::A_QP_MAX_R","esp32p4::h264::a_rc_conf1::A_MAD_FRAME_PRED_R","esp32p4::h264::a_roi_region0::X_R","esp32p4::h264::a_roi_region0::Y_R","esp32p4::h264::a_roi_region0::X_LEN_R","esp32p4::h264::a_roi_region0::Y_LEN_R","esp32p4::h264::a_roi_region1::X_R","esp32p4::h264::a_roi_region1::Y_R","esp32p4::h264::a_roi_region1::X_LEN_R","esp32p4::h264::a_roi_region1::Y_LEN_R","esp32p4::h264::a_roi_region2::X_R","esp32p4::h264::a_roi_region2::Y_R","esp32p4::h264::a_roi_region2::X_LEN_R","esp32p4::h264::a_roi_region2::Y_LEN_R","esp32p4::h264::a_roi_region3::X_R","esp32p4::h264::a_roi_region3::Y_R","esp32p4::h264::a_roi_region3::X_LEN_R","esp32p4::h264::a_roi_region3::Y_LEN_R","esp32p4::h264::a_roi_region4::X_R","esp32p4::h264::a_roi_region4::Y_R","esp32p4::h264::a_roi_region4::X_LEN_R","esp32p4::h264::a_roi_region4::Y_LEN_R","esp32p4::h264::a_roi_region5::X_R","esp32p4::h264::a_roi_region5::Y_R","esp32p4::h264::a_roi_region5::X_LEN_R","esp32p4::h264::a_roi_region5::Y_LEN_R","esp32p4::h264::a_roi_region6::X_R","esp32p4::h264::a_roi_region6::Y_R","esp32p4::h264::a_roi_region6::X_LEN_R","esp32p4::h264::a_roi_region6::Y_LEN_R","esp32p4::h264::a_roi_region7::X_R","esp32p4::h264::a_roi_region7::Y_R","esp32p4::h264::a_roi_region7::X_LEN_R","esp32p4::h264::a_roi_region7::Y_LEN_R","esp32p4::h264::a_roi_region0_3_qp::A_ROI_REGION0_QP_R","esp32p4::h264::a_roi_region0_3_qp::A_ROI_REGION1_QP_R","esp32p4::h264::a_roi_region0_3_qp::A_ROI_REGION2_QP_R","esp32p4::h264::a_roi_region0_3_qp::A_ROI_REGION3_QP_R","esp32p4::h264::a_roi_region4_7_qp::A_ROI_REGION4_QP_R","esp32p4::h264::a_roi_region4_7_qp::A_ROI_REGION5_QP_R","esp32p4::h264::a_roi_region4_7_qp::A_ROI_REGION6_QP_R","esp32p4::h264::a_roi_region4_7_qp::A_ROI_REGION7_QP_R","esp32p4::h264::a_no_roi_region_qp_offset::A_NO_ROI_REGION_QP_R","esp32p4::h264::b_sys_mb_res::B_SYS_TOTAL_MB_Y_R","esp32p4::h264::b_sys_mb_res::B_SYS_TOTAL_MB_X_R","esp32p4::h264::b_sys_conf::B_DB_TMP_READY_TRIGGER_MB_NUM_R","esp32p4::h264::b_sys_conf::B_REC_READY_TRIGGER_MB_LINES_R","esp32p4::h264::b_sys_conf::B_INTRA_COST_CMP_OFFSET_R","esp32p4::h264::b_deci_score::B_C_DECI_SCORE_R","esp32p4::h264::b_deci_score::B_L_DECI_SCORE_R","esp32p4::h264::b_deci_score_offset::B_I16X16_DECI_SCORE_OFFSET_R","esp32p4::h264::b_deci_score_offset::B_I_CHROMA_DECI_SCORE_OFFSET_R","esp32p4::h264::b_deci_score_offset::B_P16X16_DECI_SCORE_OFFSET_R","esp32p4::h264::b_deci_score_offset::B_P_CHROMA_DECI_SCORE_OFFSET_R","esp32p4::h264::b_rc_conf0::B_QP_R","esp32p4::h264::b_rc_conf0::B_RATE_CTRL_U_R","esp32p4::h264::b_rc_conf1::B_CHROMA_DC_QP_DELTA_R","esp32p4::h264::b_rc_conf1::B_CHROMA_QP_DELTA_R","esp32p4::h264::b_rc_conf1::B_QP_MIN_R","esp32p4::h264::b_rc_conf1::B_QP_MAX_R","esp32p4::h264::b_rc_conf1::B_MAD_FRAME_PRED_R","esp32p4::h264::b_roi_region0::X_R","esp32p4::h264::b_roi_region0::Y_R","esp32p4::h264::b_roi_region0::X_LEN_R","esp32p4::h264::b_roi_region0::Y_LEN_R","esp32p4::h264::b_roi_region1::X_R","esp32p4::h264::b_roi_region1::Y_R","esp32p4::h264::b_roi_region1::X_LEN_R","esp32p4::h264::b_roi_region1::Y_LEN_R","esp32p4::h264::b_roi_region2::X_R","esp32p4::h264::b_roi_region2::Y_R","esp32p4::h264::b_roi_region2::X_LEN_R","esp32p4::h264::b_roi_region2::Y_LEN_R","esp32p4::h264::b_roi_region3::X_R","esp32p4::h264::b_roi_region3::Y_R","esp32p4::h264::b_roi_region3::X_LEN_R","esp32p4::h264::b_roi_region3::Y_LEN_R","esp32p4::h264::b_roi_region4::X_R","esp32p4::h264::b_roi_region4::Y_R","esp32p4::h264::b_roi_region4::X_LEN_R","esp32p4::h264::b_roi_region4::Y_LEN_R","esp32p4::h264::b_roi_region5::X_R","esp32p4::h264::b_roi_region5::Y_R","esp32p4::h264::b_roi_region5::X_LEN_R","esp32p4::h264::b_roi_region5::Y_LEN_R","esp32p4::h264::b_roi_region6::X_R","esp32p4::h264::b_roi_region6::Y_R","esp32p4::h264::b_roi_region6::X_LEN_R","esp32p4::h264::b_roi_region6::Y_LEN_R","esp32p4::h264::b_roi_region7::X_R","esp32p4::h264::b_roi_region7::Y_R","esp32p4::h264::b_roi_region7::X_LEN_R","esp32p4::h264::b_roi_region7::Y_LEN_R","esp32p4::h264::b_roi_region0_3_qp::B_ROI_REGION0_QP_R","esp32p4::h264::b_roi_region0_3_qp::B_ROI_REGION1_QP_R","esp32p4::h264::b_roi_region0_3_qp::B_ROI_REGION2_QP_R","esp32p4::h264::b_roi_region0_3_qp::B_ROI_REGION3_QP_R","esp32p4::h264::b_roi_region4_7_qp::B_ROI_REGION4_QP_R","esp32p4::h264::b_roi_region4_7_qp::B_ROI_REGION5_QP_R","esp32p4::h264::b_roi_region4_7_qp::B_ROI_REGION6_QP_R","esp32p4::h264::b_roi_region4_7_qp::B_ROI_REGION7_QP_R","esp32p4::h264::b_no_roi_region_qp_offset::B_NO_ROI_REGION_QP_R","esp32p4::h264::rc_status0::FRAME_MAD_SUM_R","esp32p4::h264::rc_status1::FRAME_ENC_BITS_R","esp32p4::h264::rc_status2::FRAME_QP_SUM_R","esp32p4::h264::slice_header_remain::SLICE_REMAIN_BITLENGTH_R","esp32p4::h264::slice_header_remain::SLICE_REMAIN_BIT_R","esp32p4::h264::slice_header_byte_length::SLICE_BYTE_LENGTH_R","esp32p4::h264::bs_threshold::BS_BUFFER_THRESHOLD_R","esp32p4::h264::slice_header_byte0::SLICE_BYTE_LSB_R","esp32p4::h264::slice_header_byte1::SLICE_BYTE_MSB_R","esp32p4::h264::mv_merge_config::MV_MERGE_TYPE_R","esp32p4::h264::mv_merge_config::MB_VALID_NUM_R","esp32p4::h264::debug_dma_sel::DBG_DMA_SEL_R","esp32p4::h264::sys_status::FRAME_NUM_R","esp32p4::h264::frame_code_length::FRAME_CODE_LENGTH_R","esp32p4::h264::debug_info0::TOP_CTRL_INTER_DEBUG_STATE_R","esp32p4::h264::debug_info0::TOP_CTRL_INTRA_DEBUG_STATE_R","esp32p4::h264::debug_info0::P_I_CMP_DEBUG_STATE_R","esp32p4::h264::debug_info0::MVD_DEBUG_STATE_R","esp32p4::h264::debug_info0::INTRA_16X16_CHROMA_CTRL_DEBUG_STATE_R","esp32p4::h264::debug_info0::INTRA_4X4_CTRL_DEBUG_STATE_R","esp32p4::h264::debug_info0::INTRA_TOP_CTRL_DEBUG_STATE_R","esp32p4::h264::debug_info0::IME_CTRL_DEBUG_STATE_R","esp32p4::h264::debug_info1::FME_CTRL_DEBUG_STATE_R","esp32p4::h264::debug_info1::DECI_CALC_DEBUG_STATE_R","esp32p4::h264::debug_info1::DB_DEBUG_STATE_R","esp32p4::h264::debug_info1::CAVLC_ENC_DEBUG_STATE_R","esp32p4::h264::debug_info1::CAVLC_SCAN_DEBUG_STATE_R","esp32p4::h264::debug_info1::CAVLC_CTRL_DEBUG_STATE_R","esp32p4::h264::date::LEDC_DATE_R","esp32p4::h264_dma::out_conf0_ch0::OUT_MEM_BURST_LENGTH_CH0_R","esp32p4::h264_dma::outfifo_status_ch0::OUTFIFO_CNT_L2_CH0_R","esp32p4::h264_dma::outfifo_status_ch0::OUTFIFO_CNT_L1_CH0_R","esp32p4::h264_dma::outfifo_status_ch0::OUTFIFO_CNT_L3_CH0_R","esp32p4::h264_dma::out_push_ch0::OUTFIFO_WDATA_CH0_R","esp32p4::h264_dma::out_link_addr_ch0::OUTLINK_ADDR_CH0_R","esp32p4::h264_dma::out_state_ch0::OUTLINK_DSCR_ADDR_CH0_R","esp32p4::h264_dma::out_state_ch0::OUT_DSCR_STATE_CH0_R","esp32p4::h264_dma::out_state_ch0::OUT_STATE_CH0_R","esp32p4::h264_dma::out_eof_des_addr_ch0::OUT_EOF_DES_ADDR_CH0_R","esp32p4::h264_dma::out_dscr_ch0::OUTLINK_DSCR_CH0_R","esp32p4::h264_dma::out_dscr_bf0_ch0::OUTLINK_DSCR_BF0_CH0_R","esp32p4::h264_dma::out_dscr_bf1_ch0::OUTLINK_DSCR_BF1_CH0_R","esp32p4::h264_dma::out_arb_ch0::OUT_ARB_TOKEN_NUM_CH0_R","esp32p4::h264_dma::out_arb_ch0::EXTER_OUT_ARB_PRIORITY_CH0_R","esp32p4::h264_dma::out_ro_status_ch0::OUTFIFO_RO_CNT_CH0_R","esp32p4::h264_dma::out_ro_status_ch0::OUT_RO_WR_STATE_CH0_R","esp32p4::h264_dma::out_ro_status_ch0::OUT_RO_RD_STATE_CH0_R","esp32p4::h264_dma::out_ro_status_ch0::OUT_PIXEL_BYTE_CH0_R","esp32p4::h264_dma::out_ro_status_ch0::OUT_BURST_BLOCK_NUM_CH0_R","esp32p4::h264_dma::out_mode_yuv_ch0::OUT_TEST_Y_VALUE_CH0_R","esp32p4::h264_dma::out_mode_yuv_ch0::OUT_TEST_U_VALUE_CH0_R","esp32p4::h264_dma::out_mode_yuv_ch0::OUT_TEST_V_VALUE_CH0_R","esp32p4::h264_dma::out_etm_conf_ch0::OUT_DSCR_TASK_MAK_CH0_R","esp32p4::h264_dma::out_buf_len_ch0::OUT_CMDFIFO_BUF_LEN_HB_CH0_R","esp32p4::h264_dma::out_fifo_bcnt_ch0::OUT_CMDFIFO_OUTFIFO_BCNT_CH0_R","esp32p4::h264_dma::out_push_bytecnt_ch0::OUT_CMDFIFO_PUSH_BYTECNT_CH0_R","esp32p4::h264_dma::out_xaddr_ch0::OUT_CMDFIFO_XADDR_CH0_R","esp32p4::h264_dma::out_conf0_ch1::OUT_MEM_BURST_LENGTH_CH1_R","esp32p4::h264_dma::outfifo_status_ch1::OUTFIFO_CNT_L2_CH1_R","esp32p4::h264_dma::outfifo_status_ch1::OUTFIFO_CNT_L1_CH1_R","esp32p4::h264_dma::outfifo_status_ch1::OUTFIFO_CNT_L3_CH1_R","esp32p4::h264_dma::out_push_ch1::OUTFIFO_WDATA_CH1_R","esp32p4::h264_dma::out_link_addr_ch1::OUTLINK_ADDR_CH1_R","esp32p4::h264_dma::out_state_ch1::OUTLINK_DSCR_ADDR_CH1_R","esp32p4::h264_dma::out_state_ch1::OUT_DSCR_STATE_CH1_R","esp32p4::h264_dma::out_state_ch1::OUT_STATE_CH1_R","esp32p4::h264_dma::out_eof_des_addr_ch1::OUT_EOF_DES_ADDR_CH1_R","esp32p4::h264_dma::out_dscr_ch1::OUTLINK_DSCR_CH1_R","esp32p4::h264_dma::out_dscr_bf0_ch1::OUTLINK_DSCR_BF0_CH1_R","esp32p4::h264_dma::out_dscr_bf1_ch1::OUTLINK_DSCR_BF1_CH1_R","esp32p4::h264_dma::out_arb_ch1::OUT_ARB_TOKEN_NUM_CH1_R","esp32p4::h264_dma::out_etm_conf_ch1::OUT_DSCR_TASK_MAK_CH1_R","esp32p4::h264_dma::out_buf_len_ch1::OUT_CMDFIFO_BUF_LEN_HB_CH1_R","esp32p4::h264_dma::out_fifo_bcnt_ch1::OUT_CMDFIFO_OUTFIFO_BCNT_CH1_R","esp32p4::h264_dma::out_push_bytecnt_ch1::OUT_CMDFIFO_PUSH_BYTECNT_CH1_R","esp32p4::h264_dma::out_xaddr_ch1::OUT_CMDFIFO_XADDR_CH1_R","esp32p4::h264_dma::out_conf0_ch2::OUT_MEM_BURST_LENGTH_CH2_R","esp32p4::h264_dma::outfifo_status_ch2::OUTFIFO_CNT_L2_CH2_R","esp32p4::h264_dma::outfifo_status_ch2::OUTFIFO_CNT_L1_CH2_R","esp32p4::h264_dma::outfifo_status_ch2::OUTFIFO_CNT_L3_CH2_R","esp32p4::h264_dma::out_push_ch2::OUTFIFO_WDATA_CH2_R","esp32p4::h264_dma::out_link_addr_ch2::OUTLINK_ADDR_CH2_R","esp32p4::h264_dma::out_state_ch2::OUTLINK_DSCR_ADDR_CH2_R","esp32p4::h264_dma::out_state_ch2::OUT_DSCR_STATE_CH2_R","esp32p4::h264_dma::out_state_ch2::OUT_STATE_CH2_R","esp32p4::h264_dma::out_eof_des_addr_ch2::OUT_EOF_DES_ADDR_CH2_R","esp32p4::h264_dma::out_dscr_ch2::OUTLINK_DSCR_CH2_R","esp32p4::h264_dma::out_dscr_bf0_ch2::OUTLINK_DSCR_BF0_CH2_R","esp32p4::h264_dma::out_dscr_bf1_ch2::OUTLINK_DSCR_BF1_CH2_R","esp32p4::h264_dma::out_arb_ch2::OUT_ARB_TOKEN_NUM_CH2_R","esp32p4::h264_dma::out_etm_conf_ch2::OUT_DSCR_TASK_MAK_CH2_R","esp32p4::h264_dma::out_buf_len_ch2::OUT_CMDFIFO_BUF_LEN_HB_CH2_R","esp32p4::h264_dma::out_fifo_bcnt_ch2::OUT_CMDFIFO_OUTFIFO_BCNT_CH2_R","esp32p4::h264_dma::out_push_bytecnt_ch2::OUT_CMDFIFO_PUSH_BYTECNT_CH2_R","esp32p4::h264_dma::out_xaddr_ch2::OUT_CMDFIFO_XADDR_CH2_R","esp32p4::h264_dma::out_conf0_ch3::OUT_MEM_BURST_LENGTH_CH3_R","esp32p4::h264_dma::outfifo_status_ch3::OUTFIFO_CNT_L2_CH3_R","esp32p4::h264_dma::outfifo_status_ch3::OUTFIFO_CNT_L1_CH3_R","esp32p4::h264_dma::outfifo_status_ch3::OUTFIFO_CNT_L3_CH3_R","esp32p4::h264_dma::out_push_ch3::OUTFIFO_WDATA_CH3_R","esp32p4::h264_dma::out_link_addr_ch3::OUTLINK_ADDR_CH3_R","esp32p4::h264_dma::out_state_ch3::OUTLINK_DSCR_ADDR_CH3_R","esp32p4::h264_dma::out_state_ch3::OUT_DSCR_STATE_CH3_R","esp32p4::h264_dma::out_state_ch3::OUT_STATE_CH3_R","esp32p4::h264_dma::out_eof_des_addr_ch3::OUT_EOF_DES_ADDR_CH3_R","esp32p4::h264_dma::out_dscr_ch3::OUTLINK_DSCR_CH3_R","esp32p4::h264_dma::out_dscr_bf0_ch3::OUTLINK_DSCR_BF0_CH3_R","esp32p4::h264_dma::out_dscr_bf1_ch3::OUTLINK_DSCR_BF1_CH3_R","esp32p4::h264_dma::out_arb_ch3::OUT_ARB_TOKEN_NUM_CH3_R","esp32p4::h264_dma::out_arb_ch3::EXTER_OUT_ARB_PRIORITY_CH3_R","esp32p4::h264_dma::out_etm_conf_ch3::OUT_DSCR_TASK_MAK_CH3_R","esp32p4::h264_dma::out_buf_len_ch3::OUT_CMDFIFO_BUF_LEN_HB_CH3_R","esp32p4::h264_dma::out_fifo_bcnt_ch3::OUT_CMDFIFO_OUTFIFO_BCNT_CH3_R","esp32p4::h264_dma::out_push_bytecnt_ch3::OUT_CMDFIFO_PUSH_BYTECNT_CH3_R","esp32p4::h264_dma::out_xaddr_ch3::OUT_CMDFIFO_XADDR_CH3_R","esp32p4::h264_dma::out_block_buf_len_ch3::OUT_BLOCK_BUF_LEN_CH3_R","esp32p4::h264_dma::out_conf0_ch4::OUT_MEM_BURST_LENGTH_CH4_R","esp32p4::h264_dma::outfifo_status_ch4::OUTFIFO_CNT_L2_CH4_R","esp32p4::h264_dma::outfifo_status_ch4::OUTFIFO_CNT_L1_CH4_R","esp32p4::h264_dma::outfifo_status_ch4::OUTFIFO_CNT_L3_CH4_R","esp32p4::h264_dma::out_push_ch4::OUTFIFO_WDATA_CH4_R","esp32p4::h264_dma::out_link_addr_ch4::OUTLINK_ADDR_CH4_R","esp32p4::h264_dma::out_state_ch4::OUTLINK_DSCR_ADDR_CH4_R","esp32p4::h264_dma::out_state_ch4::OUT_DSCR_STATE_CH4_R","esp32p4::h264_dma::out_state_ch4::OUT_STATE_CH4_R","esp32p4::h264_dma::out_eof_des_addr_ch4::OUT_EOF_DES_ADDR_CH4_R","esp32p4::h264_dma::out_dscr_ch4::OUTLINK_DSCR_CH4_R","esp32p4::h264_dma::out_dscr_bf0_ch4::OUTLINK_DSCR_BF0_CH4_R","esp32p4::h264_dma::out_dscr_bf1_ch4::OUTLINK_DSCR_BF1_CH4_R","esp32p4::h264_dma::out_arb_ch4::OUT_ARB_TOKEN_NUM_CH4_R","esp32p4::h264_dma::out_arb_ch4::EXTER_OUT_ARB_PRIORITY_CH4_R","esp32p4::h264_dma::out_etm_conf_ch4::OUT_DSCR_TASK_MAK_CH4_R","esp32p4::h264_dma::out_buf_len_ch4::OUT_CMDFIFO_BUF_LEN_HB_CH4_R","esp32p4::h264_dma::out_fifo_bcnt_ch4::OUT_CMDFIFO_OUTFIFO_BCNT_CH4_R","esp32p4::h264_dma::out_push_bytecnt_ch4::OUT_CMDFIFO_PUSH_BYTECNT_CH4_R","esp32p4::h264_dma::out_xaddr_ch4::OUT_CMDFIFO_XADDR_CH4_R","esp32p4::h264_dma::out_block_buf_len_ch4::OUT_BLOCK_BUF_LEN_CH4_R","esp32p4::h264_dma::in_conf0_ch0::IN_MEM_BURST_LENGTH_CH0_R","esp32p4::h264_dma::infifo_status_ch0::INFIFO_CNT_L2_CH0_R","esp32p4::h264_dma::infifo_status_ch0::INFIFO_CNT_L1_CH0_R","esp32p4::h264_dma::infifo_status_ch0::INFIFO_CNT_L3_CH0_R","esp32p4::h264_dma::in_pop_ch0::INFIFO_RDATA_CH0_R","esp32p4::h264_dma::in_link_addr_ch0::INLINK_ADDR_CH0_R","esp32p4::h264_dma::in_state_ch0::INLINK_DSCR_ADDR_CH0_R","esp32p4::h264_dma::in_state_ch0::IN_DSCR_STATE_CH0_R","esp32p4::h264_dma::in_state_ch0::IN_STATE_CH0_R","esp32p4::h264_dma::in_suc_eof_des_addr_ch0::IN_SUC_EOF_DES_ADDR_CH0_R","esp32p4::h264_dma::in_err_eof_des_addr_ch0::IN_ERR_EOF_DES_ADDR_CH0_R","esp32p4::h264_dma::in_dscr_ch0::INLINK_DSCR_CH0_R","esp32p4::h264_dma::in_dscr_bf0_ch0::INLINK_DSCR_BF0_CH0_R","esp32p4::h264_dma::in_dscr_bf1_ch0::INLINK_DSCR_BF1_CH0_R","esp32p4::h264_dma::in_arb_ch0::IN_ARB_TOKEN_NUM_CH0_R","esp32p4::h264_dma::in_arb_ch0::EXTER_IN_ARB_PRIORITY_CH0_R","esp32p4::h264_dma::in_arb_ch0::INTER_IN_ARB_PRIORITY_CH0_R","esp32p4::h264_dma::in_etm_conf_ch0::IN_DSCR_TASK_MAK_CH0_R","esp32p4::h264_dma::in_fifo_cnt_ch0::IN_CMDFIFO_INFIFO_CNT_CH0_R","esp32p4::h264_dma::in_pop_data_cnt_ch0::IN_CMDFIFO_POP_DATA_CNT_CH0_R","esp32p4::h264_dma::in_xaddr_ch0::IN_CMDFIFO_XADDR_CH0_R","esp32p4::h264_dma::in_buf_hb_rcv_ch0::IN_CMDFIFO_BUF_HB_RCV_CH0_R","esp32p4::h264_dma::in_conf0_ch1::IN_MEM_BURST_LENGTH_CH1_R","esp32p4::h264_dma::infifo_status_ch1::INFIFO_CNT_L2_CH1_R","esp32p4::h264_dma::infifo_status_ch1::INFIFO_CNT_L1_CH1_R","esp32p4::h264_dma::infifo_status_ch1::INFIFO_CNT_L3_CH1_R","esp32p4::h264_dma::in_pop_ch1::INFIFO_RDATA_CH1_R","esp32p4::h264_dma::in_link_addr_ch1::INLINK_ADDR_CH1_R","esp32p4::h264_dma::in_state_ch1::INLINK_DSCR_ADDR_CH1_R","esp32p4::h264_dma::in_state_ch1::IN_DSCR_STATE_CH1_R","esp32p4::h264_dma::in_state_ch1::IN_STATE_CH1_R","esp32p4::h264_dma::in_suc_eof_des_addr_ch1::IN_SUC_EOF_DES_ADDR_CH1_R","esp32p4::h264_dma::in_err_eof_des_addr_ch1::IN_ERR_EOF_DES_ADDR_CH1_R","esp32p4::h264_dma::in_dscr_ch1::INLINK_DSCR_CH1_R","esp32p4::h264_dma::in_dscr_bf0_ch1::INLINK_DSCR_BF0_CH1_R","esp32p4::h264_dma::in_dscr_bf1_ch1::INLINK_DSCR_BF1_CH1_R","esp32p4::h264_dma::in_arb_ch1::IN_ARB_TOKEN_NUM_CH1_R","esp32p4::h264_dma::in_arb_ch1::EXTER_IN_ARB_PRIORITY_CH1_R","esp32p4::h264_dma::in_arb_ch1::INTER_IN_ARB_PRIORITY_CH1_R","esp32p4::h264_dma::in_etm_conf_ch1::IN_DSCR_TASK_MAK_CH1_R","esp32p4::h264_dma::in_fifo_cnt_ch1::IN_CMDFIFO_INFIFO_CNT_CH1_R","esp32p4::h264_dma::in_pop_data_cnt_ch1::IN_CMDFIFO_POP_DATA_CNT_CH1_R","esp32p4::h264_dma::in_xaddr_ch1::IN_CMDFIFO_XADDR_CH1_R","esp32p4::h264_dma::in_buf_hb_rcv_ch1::IN_CMDFIFO_BUF_HB_RCV_CH1_R","esp32p4::h264_dma::in_conf0_ch2::IN_MEM_BURST_LENGTH_CH2_R","esp32p4::h264_dma::infifo_status_ch2::INFIFO_CNT_L2_CH2_R","esp32p4::h264_dma::infifo_status_ch2::INFIFO_CNT_L1_CH2_R","esp32p4::h264_dma::infifo_status_ch2::INFIFO_CNT_L3_CH2_R","esp32p4::h264_dma::in_pop_ch2::INFIFO_RDATA_CH2_R","esp32p4::h264_dma::in_link_addr_ch2::INLINK_ADDR_CH2_R","esp32p4::h264_dma::in_state_ch2::INLINK_DSCR_ADDR_CH2_R","esp32p4::h264_dma::in_state_ch2::IN_DSCR_STATE_CH2_R","esp32p4::h264_dma::in_state_ch2::IN_STATE_CH2_R","esp32p4::h264_dma::in_suc_eof_des_addr_ch2::IN_SUC_EOF_DES_ADDR_CH2_R","esp32p4::h264_dma::in_err_eof_des_addr_ch2::IN_ERR_EOF_DES_ADDR_CH2_R","esp32p4::h264_dma::in_dscr_ch2::INLINK_DSCR_CH2_R","esp32p4::h264_dma::in_dscr_bf0_ch2::INLINK_DSCR_BF0_CH2_R","esp32p4::h264_dma::in_dscr_bf1_ch2::INLINK_DSCR_BF1_CH2_R","esp32p4::h264_dma::in_arb_ch2::IN_ARB_TOKEN_NUM_CH2_R","esp32p4::h264_dma::in_arb_ch2::INTER_IN_ARB_PRIORITY_CH2_R","esp32p4::h264_dma::in_etm_conf_ch2::IN_DSCR_TASK_MAK_CH2_R","esp32p4::h264_dma::in_fifo_cnt_ch2::IN_CMDFIFO_INFIFO_CNT_CH2_R","esp32p4::h264_dma::in_pop_data_cnt_ch2::IN_CMDFIFO_POP_DATA_CNT_CH2_R","esp32p4::h264_dma::in_xaddr_ch2::IN_CMDFIFO_XADDR_CH2_R","esp32p4::h264_dma::in_buf_hb_rcv_ch2::IN_CMDFIFO_BUF_HB_RCV_CH2_R","esp32p4::h264_dma::in_conf0_ch3::IN_MEM_BURST_LENGTH_CH3_R","esp32p4::h264_dma::infifo_status_ch3::INFIFO_CNT_L2_CH3_R","esp32p4::h264_dma::infifo_status_ch3::INFIFO_CNT_L1_CH3_R","esp32p4::h264_dma::infifo_status_ch3::INFIFO_CNT_L3_CH3_R","esp32p4::h264_dma::in_pop_ch3::INFIFO_RDATA_CH3_R","esp32p4::h264_dma::in_link_addr_ch3::INLINK_ADDR_CH3_R","esp32p4::h264_dma::in_state_ch3::INLINK_DSCR_ADDR_CH3_R","esp32p4::h264_dma::in_state_ch3::IN_DSCR_STATE_CH3_R","esp32p4::h264_dma::in_state_ch3::IN_STATE_CH3_R","esp32p4::h264_dma::in_suc_eof_des_addr_ch3::IN_SUC_EOF_DES_ADDR_CH3_R","esp32p4::h264_dma::in_err_eof_des_addr_ch3::IN_ERR_EOF_DES_ADDR_CH3_R","esp32p4::h264_dma::in_dscr_ch3::INLINK_DSCR_CH3_R","esp32p4::h264_dma::in_dscr_bf0_ch3::INLINK_DSCR_BF0_CH3_R","esp32p4::h264_dma::in_dscr_bf1_ch3::INLINK_DSCR_BF1_CH3_R","esp32p4::h264_dma::in_arb_ch3::IN_ARB_TOKEN_NUM_CH3_R","esp32p4::h264_dma::in_arb_ch3::INTER_IN_ARB_PRIORITY_CH3_R","esp32p4::h264_dma::in_etm_conf_ch3::IN_DSCR_TASK_MAK_CH3_R","esp32p4::h264_dma::in_fifo_cnt_ch3::IN_CMDFIFO_INFIFO_CNT_CH3_R","esp32p4::h264_dma::in_pop_data_cnt_ch3::IN_CMDFIFO_POP_DATA_CNT_CH3_R","esp32p4::h264_dma::in_xaddr_ch3::IN_CMDFIFO_XADDR_CH3_R","esp32p4::h264_dma::in_buf_hb_rcv_ch3::IN_CMDFIFO_BUF_HB_RCV_CH3_R","esp32p4::h264_dma::in_conf0_ch4::IN_MEM_BURST_LENGTH_CH4_R","esp32p4::h264_dma::infifo_status_ch4::INFIFO_CNT_L2_CH4_R","esp32p4::h264_dma::infifo_status_ch4::INFIFO_CNT_L1_CH4_R","esp32p4::h264_dma::infifo_status_ch4::INFIFO_CNT_L3_CH4_R","esp32p4::h264_dma::in_pop_ch4::INFIFO_RDATA_CH4_R","esp32p4::h264_dma::in_link_addr_ch4::INLINK_ADDR_CH4_R","esp32p4::h264_dma::in_state_ch4::INLINK_DSCR_ADDR_CH4_R","esp32p4::h264_dma::in_state_ch4::IN_DSCR_STATE_CH4_R","esp32p4::h264_dma::in_state_ch4::IN_STATE_CH4_R","esp32p4::h264_dma::in_suc_eof_des_addr_ch4::IN_SUC_EOF_DES_ADDR_CH4_R","esp32p4::h264_dma::in_err_eof_des_addr_ch4::IN_ERR_EOF_DES_ADDR_CH4_R","esp32p4::h264_dma::in_dscr_ch4::INLINK_DSCR_CH4_R","esp32p4::h264_dma::in_dscr_bf0_ch4::INLINK_DSCR_BF0_CH4_R","esp32p4::h264_dma::in_dscr_bf1_ch4::INLINK_DSCR_BF1_CH4_R","esp32p4::h264_dma::in_arb_ch4::IN_ARB_TOKEN_NUM_CH4_R","esp32p4::h264_dma::in_arb_ch4::EXTER_IN_ARB_PRIORITY_CH4_R","esp32p4::h264_dma::in_arb_ch4::INTER_IN_ARB_PRIORITY_CH4_R","esp32p4::h264_dma::in_etm_conf_ch4::IN_DSCR_TASK_MAK_CH4_R","esp32p4::h264_dma::in_fifo_cnt_ch4::IN_CMDFIFO_INFIFO_CNT_CH4_R","esp32p4::h264_dma::in_pop_data_cnt_ch4::IN_CMDFIFO_POP_DATA_CNT_CH4_R","esp32p4::h264_dma::in_xaddr_ch4::IN_CMDFIFO_XADDR_CH4_R","esp32p4::h264_dma::in_buf_hb_rcv_ch4::IN_CMDFIFO_BUF_HB_RCV_CH4_R","esp32p4::h264_dma::in_conf0_ch5::IN_MEM_BURST_LENGTH_CH5_R","esp32p4::h264_dma::in_conf1_ch5::BLOCK_START_ADDR_CH5_R","esp32p4::h264_dma::in_conf2_ch5::BLOCK_ROW_LENGTH_12LINE_CH5_R","esp32p4::h264_dma::in_conf2_ch5::BLOCK_ROW_LENGTH_4LINE_CH5_R","esp32p4::h264_dma::in_conf3_ch5::BLOCK_LENGTH_12LINE_CH5_R","esp32p4::h264_dma::in_conf3_ch5::BLOCK_LENGTH_4LINE_CH5_R","esp32p4::h264_dma::infifo_status_ch5::INFIFO_CNT_L1_CH5_R","esp32p4::h264_dma::in_pop_ch5::INFIFO_RDATA_CH5_R","esp32p4::h264_dma::in_state_ch5::IN_STATE_CH5_R","esp32p4::h264_dma::in_arb_ch5::IN_ARB_TOKEN_NUM_CH5_R","esp32p4::h264_dma::in_arb_ch5::INTER_IN_ARB_PRIORITY_CH5_R","esp32p4::h264_dma::in_fifo_cnt_ch5::IN_CMDFIFO_INFIFO_CNT_CH5_R","esp32p4::h264_dma::in_pop_data_cnt_ch5::IN_CMDFIFO_POP_DATA_CNT_CH5_R","esp32p4::h264_dma::in_xaddr_ch5::IN_CMDFIFO_XADDR_CH5_R","esp32p4::h264_dma::in_buf_hb_rcv_ch5::IN_CMDFIFO_BUF_HB_RCV_CH5_R","esp32p4::h264_dma::inter_axi_err::INTER_RID_ERR_CNT_R","esp32p4::h264_dma::inter_axi_err::INTER_RRESP_ERR_CNT_R","esp32p4::h264_dma::inter_axi_err::INTER_WRESP_ERR_CNT_R","esp32p4::h264_dma::inter_axi_err::INTER_RD_FIFO_CNT_R","esp32p4::h264_dma::inter_axi_err::INTER_RD_BAK_FIFO_CNT_R","esp32p4::h264_dma::inter_axi_err::INTER_WR_FIFO_CNT_R","esp32p4::h264_dma::inter_axi_err::INTER_WR_BAK_FIFO_CNT_R","esp32p4::h264_dma::exter_axi_err::EXTER_RID_ERR_CNT_R","esp32p4::h264_dma::exter_axi_err::EXTER_RRESP_ERR_CNT_R","esp32p4::h264_dma::exter_axi_err::EXTER_WRESP_ERR_CNT_R","esp32p4::h264_dma::exter_axi_err::EXTER_RD_FIFO_CNT_R","esp32p4::h264_dma::exter_axi_err::EXTER_RD_BAK_FIFO_CNT_R","esp32p4::h264_dma::exter_axi_err::EXTER_WR_FIFO_CNT_R","esp32p4::h264_dma::exter_axi_err::EXTER_WR_BAK_FIFO_CNT_R","esp32p4::h264_dma::inter_mem_start_addr0::ACCESS_INTER_MEM_START_ADDR0_R","esp32p4::h264_dma::inter_mem_end_addr0::ACCESS_INTER_MEM_END_ADDR0_R","esp32p4::h264_dma::inter_mem_start_addr1::ACCESS_INTER_MEM_START_ADDR1_R","esp32p4::h264_dma::inter_mem_end_addr1::ACCESS_INTER_MEM_END_ADDR1_R","esp32p4::h264_dma::exter_mem_start_addr0::ACCESS_EXTER_MEM_START_ADDR0_R","esp32p4::h264_dma::exter_mem_end_addr0::ACCESS_EXTER_MEM_END_ADDR0_R","esp32p4::h264_dma::exter_mem_start_addr1::ACCESS_EXTER_MEM_START_ADDR1_R","esp32p4::h264_dma::exter_mem_end_addr1::ACCESS_EXTER_MEM_END_ADDR1_R","esp32p4::h264_dma::out_arb_config::OUT_ARB_TIMEOUT_NUM_R","esp32p4::h264_dma::in_arb_config::IN_ARB_TIMEOUT_NUM_R","esp32p4::h264_dma::date::DATE_R","esp32p4::h264_dma::rx_ch0_counter::RX_CH0_CNT_R","esp32p4::h264_dma::rx_ch1_counter::RX_CH1_CNT_R","esp32p4::h264_dma::rx_ch2_counter::RX_CH2_CNT_R","esp32p4::h264_dma::rx_ch5_counter::RX_CH5_CNT_R","esp32p4::hmac::date::DATE_R","esp32p4::hp_sys::ver_date::REG_VER_DATE_R","esp32p4::hp_sys::tcm_ram_wrr_config::REG_TCM_RAM_IBUS0_WT_R","esp32p4::hp_sys::tcm_ram_wrr_config::REG_TCM_RAM_IBUS1_WT_R","esp32p4::hp_sys::tcm_ram_wrr_config::REG_TCM_RAM_IBUS2_WT_R","esp32p4::hp_sys::tcm_ram_wrr_config::REG_TCM_RAM_IBUS3_WT_R","esp32p4::hp_sys::tcm_ram_wrr_config::REG_TCM_RAM_DBUS0_WT_R","esp32p4::hp_sys::tcm_ram_wrr_config::REG_TCM_RAM_DBUS1_WT_R","esp32p4::hp_sys::tcm_ram_wrr_config::REG_TCM_RAM_DBUS2_WT_R","esp32p4::hp_sys::tcm_ram_wrr_config::REG_TCM_RAM_DBUS3_WT_R","esp32p4::hp_sys::tcm_ram_wrr_config::REG_TCM_RAM_DMA_WT_R","esp32p4::hp_sys::probea_ctrl::REG_PROBE_A_MOD_SEL_R","esp32p4::hp_sys::probea_ctrl::REG_PROBE_A_TOP_SEL_R","esp32p4::hp_sys::probea_ctrl::REG_PROBE_L_SEL_R","esp32p4::hp_sys::probea_ctrl::REG_PROBE_H_SEL_R","esp32p4::hp_sys::probeb_ctrl::REG_PROBE_B_MOD_SEL_R","esp32p4::hp_sys::probeb_ctrl::REG_PROBE_B_TOP_SEL_R","esp32p4::hp_sys::probe_out::REG_PROBE_TOP_OUT_R","esp32p4::hp_sys::gpio_o_hold_ctrl0::REG_GPIO_0_HOLD_LOW_R","esp32p4::hp_sys::gpio_o_hold_ctrl1::REG_GPIO_0_HOLD_HIGH_R","esp32p4::hp_sys::l2_mem_subsize::REG_L2_MEM_SUB_BLKSIZE_R","esp32p4::hp_sys::l2_mem_int_record0::REG_L2_MEM_EXCEED_ADDR_INT_ADDR_R","esp32p4::hp_sys::l2_mem_int_record0::REG_L2_MEM_EXCEED_ADDR_INT_MASTER_R","esp32p4::hp_sys::l2_mem_int_record1::REG_L2_MEM_ECC_ERR_INT_ADDR_R","esp32p4::hp_sys::l2_mem_int_record1::REG_L2_MEM_ECC_ERR_BIT_R","esp32p4::hp_sys::l1cache_bus0_id::REG_L1_CACHE_BUS0_ID_R","esp32p4::hp_sys::l1cache_bus1_id::REG_L1_CACHE_BUS1_ID_R","esp32p4::hp_sys::l2_mem_rdn_eco_low::REG_L2_MEM_RDN_ECO_LOW_R","esp32p4::hp_sys::l2_mem_rdn_eco_high::REG_L2_MEM_RDN_ECO_HIGH_R","esp32p4::hp_sys::tcm_rdn_eco_low::REG_HP_TCM_RDN_ECO_LOW_R","esp32p4::hp_sys::tcm_rdn_eco_high::REG_HP_TCM_RDN_ECO_HIGH_R","esp32p4::hp_sys::gpio_ded_hold_ctrl::REG_GPIO_DED_HOLD_R","esp32p4::hp_sys::tcm_parity_int_record::TCM_PARITY_ERR_INT_ADDR_R","esp32p4::hp_sys::l1_cache_pwr_ctrl::REG_L1_CACHE_MEM_FO_R","esp32p4::hp_sys::l2_cache_pwr_ctrl::REG_L2_CACHE_MEM_FO_R","esp32p4::hp_sys::cpu_waiti_conf::CPU_WAITI_DELAY_NUM_R","esp32p4::hp_sys::core_ahb_timeout::THRES_R","esp32p4::hp_sys::core_ibus_timeout::THRES_R","esp32p4::hp_sys::core_dbus_timeout::THRES_R","esp32p4::hp_sys::bitscrambler_peri_sel::BITSCRAMBLER_PERI_RX_SEL_R","esp32p4::hp_sys::bitscrambler_peri_sel::BITSCRAMBLER_PERI_TX_SEL_R","esp32p4::hp_sys::gdma_ctrl::DEBUG_CH_NUM_R","esp32p4::hp_sys::gmac_ctrl0::PHY_INTF_SEL_R","esp32p4::hp_sys::gmac_ctrl1::PTP_TIMESTAMP_L_R","esp32p4::hp_sys::gmac_ctrl2::PTP_TIMESTAMP_H_R","esp32p4::hp_sys::usbotg20_ctrl::USB_MEM_AUX_CTRL_R","esp32p4::hp_sys::design_for_verification0::DFV0_R","esp32p4::hp_sys::design_for_verification1::DFV1_R","esp32p4::hp_sys::core_err_resp_dis::CORE_ERR_RESP_DIS_R","esp32p4::hp_sys::gpio_o_hys_ctrl0::REG_GPIO_0_HYS_LOW_R","esp32p4::hp_sys::gpio_o_hys_ctrl1::REG_GPIO_0_HYS_HIGH_R","esp32p4::hp_sys::rng_cfg::RNG_CHAIN_CLK_DIV_NUM_R","esp32p4::hp_sys::rng_cfg::RNG_SAMPLE_CNT_R","esp32p4::hp_sys_clkrst::root_clk_ctrl0::CPUICM_DELAY_NUM_R","esp32p4::hp_sys_clkrst::root_clk_ctrl0::CPU_CLK_DIV_NUM_R","esp32p4::hp_sys_clkrst::root_clk_ctrl0::CPU_CLK_DIV_NUMERATOR_R","esp32p4::hp_sys_clkrst::root_clk_ctrl0::CPU_CLK_DIV_DENOMINATOR_R","esp32p4::hp_sys_clkrst::root_clk_ctrl1::MEM_CLK_DIV_NUM_R","esp32p4::hp_sys_clkrst::root_clk_ctrl1::MEM_CLK_DIV_NUMERATOR_R","esp32p4::hp_sys_clkrst::root_clk_ctrl1::MEM_CLK_DIV_DENOMINATOR_R","esp32p4::hp_sys_clkrst::root_clk_ctrl1::SYS_CLK_DIV_NUM_R","esp32p4::hp_sys_clkrst::root_clk_ctrl2::SYS_CLK_DIV_NUMERATOR_R","esp32p4::hp_sys_clkrst::root_clk_ctrl2::SYS_CLK_DIV_DENOMINATOR_R","esp32p4::hp_sys_clkrst::root_clk_ctrl2::APB_CLK_DIV_NUM_R","esp32p4::hp_sys_clkrst::root_clk_ctrl2::APB_CLK_DIV_NUMERATOR_R","esp32p4::hp_sys_clkrst::root_clk_ctrl3::APB_CLK_DIV_DENOMINATOR_R","esp32p4::hp_sys_clkrst::ref_clk_ctrl0::REF_50M_CLK_DIV_NUM_R","esp32p4::hp_sys_clkrst::ref_clk_ctrl0::REF_25M_CLK_DIV_NUM_R","esp32p4::hp_sys_clkrst::ref_clk_ctrl0::REF_240M_CLK_DIV_NUM_R","esp32p4::hp_sys_clkrst::ref_clk_ctrl0::REF_160M_CLK_DIV_NUM_R","esp32p4::hp_sys_clkrst::ref_clk_ctrl1::REF_120M_CLK_DIV_NUM_R","esp32p4::hp_sys_clkrst::ref_clk_ctrl1::REF_80M_CLK_DIV_NUM_R","esp32p4::hp_sys_clkrst::ref_clk_ctrl1::REF_20M_CLK_DIV_NUM_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl00::FLASH_CLK_SRC_SEL_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl00::FLASH_CORE_CLK_DIV_NUM_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl00::PSRAM_CLK_SRC_SEL_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl00::PSRAM_CORE_CLK_DIV_NUM_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl00::EMAC_RMII_CLK_SRC_SEL_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl01::EMAC_RX_CLK_DIV_NUM_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl01::EMAC_TX_CLK_DIV_NUM_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl02::SDIO_LS_CLK_DIV_NUM_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl02::SDIO_LS_CLK_EDGE_L_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl02::SDIO_LS_CLK_EDGE_H_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl02::SDIO_LS_CLK_EDGE_N_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl02::SDIO_LS_SLF_CLK_EDGE_SEL_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl02::SDIO_LS_DRV_CLK_EDGE_SEL_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl02::SDIO_LS_SAM_CLK_EDGE_SEL_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl02::MIPI_DSI_DPHY_CLK_SRC_SEL_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl03::MIPI_CSI_DPHY_CLK_SRC_SEL_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl03::MIPI_DSI_DPICLK_SRC_SEL_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl03::MIPI_DSI_DPICLK_DIV_NUM_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl10::I2C0_CLK_DIV_NUM_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl10::I2C0_CLK_DIV_NUMERATOR_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl10::I2C0_CLK_DIV_DENOMINATOR_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl11::I2C1_CLK_DIV_NUM_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl11::I2C1_CLK_DIV_NUMERATOR_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl11::I2C1_CLK_DIV_DENOMINATOR_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl11::I2S0_RX_CLK_SRC_SEL_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl12::I2S0_RX_DIV_N_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl12::I2S0_RX_DIV_X_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl12::I2S0_RX_DIV_Y_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl13::I2S0_RX_DIV_Z_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl13::I2S0_TX_CLK_SRC_SEL_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl13::I2S0_TX_DIV_N_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl13::I2S0_TX_DIV_X_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl14::I2S0_TX_DIV_Y_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl14::I2S0_TX_DIV_Z_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl14::I2S1_RX_CLK_SRC_SEL_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl14::I2S1_RX_DIV_N_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl15::I2S1_RX_DIV_X_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl15::I2S1_RX_DIV_Y_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl15::I2S1_RX_DIV_Z_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl15::I2S1_TX_CLK_SRC_SEL_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl16::I2S1_TX_DIV_N_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl16::I2S1_TX_DIV_X_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl16::I2S1_TX_DIV_Y_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl17::I2S1_TX_DIV_Z_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl17::I2S2_RX_CLK_SRC_SEL_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl17::I2S2_RX_DIV_N_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl17::I2S2_RX_DIV_X_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl18::I2S2_RX_DIV_Y_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl18::I2S2_RX_DIV_Z_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl18::I2S2_TX_CLK_SRC_SEL_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl18::I2S2_TX_DIV_N_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl19::I2S2_TX_DIV_X_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl19::I2S2_TX_DIV_Y_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl19::I2S2_TX_DIV_Z_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl19::LCD_CLK_SRC_SEL_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl110::LCD_CLK_DIV_NUM_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl110::LCD_CLK_DIV_NUMERATOR_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl110::LCD_CLK_DIV_DENOMINATOR_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl110::UART0_CLK_SRC_SEL_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl111::UART0_SCLK_DIV_NUM_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl111::UART0_SCLK_DIV_NUMERATOR_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl111::UART0_SCLK_DIV_DENOMINATOR_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl111::UART1_CLK_SRC_SEL_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl112::UART1_SCLK_DIV_NUM_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl112::UART1_SCLK_DIV_NUMERATOR_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl112::UART1_SCLK_DIV_DENOMINATOR_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl112::UART2_CLK_SRC_SEL_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl113::UART2_SCLK_DIV_NUM_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl113::UART2_SCLK_DIV_NUMERATOR_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl113::UART2_SCLK_DIV_DENOMINATOR_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl113::UART3_CLK_SRC_SEL_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl114::UART3_SCLK_DIV_NUM_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl114::UART3_SCLK_DIV_NUMERATOR_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl114::UART3_SCLK_DIV_DENOMINATOR_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl114::UART4_CLK_SRC_SEL_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl115::UART4_SCLK_DIV_NUM_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl115::UART4_SCLK_DIV_NUMERATOR_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl115::UART4_SCLK_DIV_DENOMINATOR_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl116::GPSPI2_CLK_SRC_SEL_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl116::GPSPI2_HS_CLK_DIV_NUM_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl116::GPSPI2_MST_CLK_DIV_NUM_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl116::GPSPI3_CLK_SRC_SEL_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl117::GPSPI3_HS_CLK_DIV_NUM_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl117::GPSPI3_MST_CLK_DIV_NUM_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl117::PARLIO_RX_CLK_SRC_SEL_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl117::PARLIO_RX_CLK_DIV_NUM_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl118::PARLIO_RX_CLK_DIV_NUMERATOR_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl118::PARLIO_RX_CLK_DIV_DENOMINATOR_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl118::PARLIO_TX_CLK_SRC_SEL_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl118::PARLIO_TX_CLK_DIV_NUM_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl119::PARLIO_TX_CLK_DIV_NUMERATOR_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl119::PARLIO_TX_CLK_DIV_DENOMINATOR_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl119::I3C_MST_CLK_SRC_SEL_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl119::I3C_MST_CLK_DIV_NUM_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl119::CAM_CLK_SRC_SEL_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl120::CAM_CLK_DIV_NUM_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl120::CAM_CLK_DIV_NUMERATOR_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl120::CAM_CLK_DIV_DENOMINATOR_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl20::MCPWM0_CLK_SRC_SEL_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl20::MCPWM0_CLK_DIV_NUM_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl20::MCPWM1_CLK_SRC_SEL_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl20::MCPWM1_CLK_DIV_NUM_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl20::TIMERGRP0_T0_SRC_SEL_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl20::TIMERGRP0_T1_SRC_SEL_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl20::TIMERGRP0_WDT_SRC_SEL_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl21::TIMERGRP0_TGRT_CLK_SRC_SEL_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl21::TIMERGRP0_TGRT_CLK_DIV_NUM_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl21::TIMERGRP1_T0_SRC_SEL_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl21::TIMERGRP1_T1_SRC_SEL_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl21::TIMERGRP1_WDT_SRC_SEL_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl22::LEDC_CLK_SRC_SEL_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl22::RMT_CLK_SRC_SEL_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl22::RMT_CLK_DIV_NUM_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl22::RMT_CLK_DIV_NUMERATOR_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl22::RMT_CLK_DIV_DENOMINATOR_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl22::ADC_CLK_SRC_SEL_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl23::ADC_CLK_DIV_NUM_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl23::ADC_CLK_DIV_NUMERATOR_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl23::ADC_CLK_DIV_DENOMINATOR_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl24::ADC_SAR1_CLK_DIV_NUM_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl24::ADC_SAR2_CLK_DIV_NUM_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl24::PVT_CLK_DIV_NUM_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl25::PVT_PERI_GROUP_CLK_DIV_NUM_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl25::CRYPTO_CLK_SRC_SEL_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl25::ISP_CLK_SRC_SEL_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl26::ISP_CLK_DIV_NUM_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl26::IOMUX_CLK_DIV_NUM_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl26::H264_CLK_DIV_NUM_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl27::PADBIST_RX_CLK_DIV_NUM_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl27::PADBIST_TX_CLK_DIV_NUM_R","esp32p4::hp_sys_clkrst::dpa_ctrl0::SEC_DPA_LEVEL_R","esp32p4::hp_sys_clkrst::hpwdt_core0_rst_ctrl0::HPCORE0_STALL_WAIT_NUM_R","esp32p4::hp_sys_clkrst::hpwdt_core0_rst_ctrl0::WDT_HPCORE0_RST_LEN_R","esp32p4::hp_sys_clkrst::hpwdt_core1_rst_ctrl0::HPCORE1_STALL_WAIT_NUM_R","esp32p4::hp_sys_clkrst::hpwdt_core1_rst_ctrl0::WDT_HPCORE1_RST_LEN_R","esp32p4::hp_sys_clkrst::cpu_src_freq0::CPU_SRC_FREQ_R","esp32p4::hp_sys_clkrst::cpu_clk_status0::CPU_DIV_NUM_CUR_R","esp32p4::hp_sys_clkrst::cpu_clk_status0::CPU_DIV_NUMERATOR_CUR_R","esp32p4::hp_sys_clkrst::cpu_clk_status0::CPU_DIV_DENOMINATOR_CUR_R","esp32p4::hp_sys_clkrst::dbg_clk_ctrl0::DBG_CH0_SEL_R","esp32p4::hp_sys_clkrst::dbg_clk_ctrl0::DBG_CH1_SEL_R","esp32p4::hp_sys_clkrst::dbg_clk_ctrl0::DBG_CH2_SEL_R","esp32p4::hp_sys_clkrst::dbg_clk_ctrl0::DBG_CH0_DIV_NUM_R","esp32p4::hp_sys_clkrst::dbg_clk_ctrl1::DBG_CH1_DIV_NUM_R","esp32p4::hp_sys_clkrst::dbg_clk_ctrl1::DBG_CH2_DIV_NUM_R","esp32p4::lp_huk::state::STATE_R","esp32p4::lp_huk::status::STATUS_R","esp32p4::lp_huk::status::RISK_LEVEL_R","esp32p4::lp_huk::date::DATE_R","esp32p4::i2c0::scl_low_period::SCL_LOW_PERIOD_R","esp32p4::i2c0::sr::RXFIFO_CNT_R","esp32p4::i2c0::sr::STRETCH_CAUSE_R","esp32p4::i2c0::sr::TXFIFO_CNT_R","esp32p4::i2c0::sr::SCL_MAIN_STATE_LAST_R","esp32p4::i2c0::sr::SCL_STATE_LAST_R","esp32p4::i2c0::to::TIME_OUT_VALUE_R","esp32p4::i2c0::slave_addr::SLAVE_ADDR_R","esp32p4::i2c0::fifo_st::RXFIFO_RADDR_R","esp32p4::i2c0::fifo_st::RXFIFO_WADDR_R","esp32p4::i2c0::fifo_st::TXFIFO_RADDR_R","esp32p4::i2c0::fifo_st::TXFIFO_WADDR_R","esp32p4::i2c0::fifo_st::SLAVE_RW_POINT_R","esp32p4::i2c0::fifo_conf::RXFIFO_WM_THRHD_R","esp32p4::i2c0::fifo_conf::TXFIFO_WM_THRHD_R","esp32p4::i2c0::data::FIFO_RDATA_R","esp32p4::i2c0::sda_hold::TIME_R","esp32p4::i2c0::sda_sample::TIME_R","esp32p4::i2c0::scl_high_period::SCL_HIGH_PERIOD_R","esp32p4::i2c0::scl_high_period::SCL_WAIT_HIGH_PERIOD_R","esp32p4::i2c0::scl_start_hold::TIME_R","esp32p4::i2c0::scl_rstart_setup::TIME_R","esp32p4::i2c0::scl_stop_hold::TIME_R","esp32p4::i2c0::scl_stop_setup::TIME_R","esp32p4::i2c0::filter_cfg::SCL_FILTER_THRES_R","esp32p4::i2c0::filter_cfg::SDA_FILTER_THRES_R","esp32p4::i2c0::clk_conf::SCLK_DIV_NUM_R","esp32p4::i2c0::clk_conf::SCLK_DIV_A_R","esp32p4::i2c0::clk_conf::SCLK_DIV_B_R","esp32p4::i2c0::comd0::COMMAND0_R","esp32p4::i2c0::comd1::COMMAND1_R","esp32p4::i2c0::comd2::COMMAND2_R","esp32p4::i2c0::comd3::COMMAND3_R","esp32p4::i2c0::comd4::COMMAND4_R","esp32p4::i2c0::comd5::COMMAND5_R","esp32p4::i2c0::comd6::COMMAND6_R","esp32p4::i2c0::comd7::COMMAND7_R","esp32p4::i2c0::scl_st_time_out::SCL_ST_TO_I2C_R","esp32p4::i2c0::scl_main_st_time_out::SCL_MAIN_ST_TO_I2C_R","esp32p4::i2c0::scl_sp_conf::SCL_RST_SLV_NUM_R","esp32p4::i2c0::scl_stretch_conf::STRETCH_PROTECT_NUM_R","esp32p4::i2c0::date::DATE_R","esp32p4::i2c0::txfifo_start_addr::TXFIFO_START_ADDR_R","esp32p4::i2c0::rxfifo_start_addr::RXFIFO_START_ADDR_R","esp32p4::i2s0::rx_conf::RX_STOP_MODE_R","esp32p4::i2s0::rx_conf::RX_PCM_CONF_R","esp32p4::i2s0::rx_conf::RX_BCK_DIV_NUM_R","esp32p4::i2s0::tx_conf::TX_PCM_CONF_R","esp32p4::i2s0::tx_conf::TX_BCK_DIV_NUM_R","esp32p4::i2s0::tx_conf::TX_CHAN_MOD_R","esp32p4::i2s0::rx_conf1::RX_TDM_WS_WIDTH_R","esp32p4::i2s0::rx_conf1::RX_BITS_MOD_R","esp32p4::i2s0::rx_conf1::RX_HALF_SAMPLE_BITS_R","esp32p4::i2s0::rx_conf1::RX_TDM_CHAN_BITS_R","esp32p4::i2s0::tx_conf1::TX_TDM_WS_WIDTH_R","esp32p4::i2s0::tx_conf1::TX_BITS_MOD_R","esp32p4::i2s0::tx_conf1::TX_HALF_SAMPLE_BITS_R","esp32p4::i2s0::tx_conf1::TX_TDM_CHAN_BITS_R","esp32p4::i2s0::tx_pcm2pdm_conf::TX_PDM_SINC_OSR2_R","esp32p4::i2s0::tx_pcm2pdm_conf::TX_PDM_PRESCALE_R","esp32p4::i2s0::tx_pcm2pdm_conf::TX_PDM_HP_IN_SHIFT_R","esp32p4::i2s0::tx_pcm2pdm_conf::TX_PDM_LP_IN_SHIFT_R","esp32p4::i2s0::tx_pcm2pdm_conf::TX_PDM_SINC_IN_SHIFT_R","esp32p4::i2s0::tx_pcm2pdm_conf::TX_PDM_SIGMADELTA_IN_SHIFT_R","esp32p4::i2s0::tx_pcm2pdm_conf1::TX_PDM_FP_R","esp32p4::i2s0::tx_pcm2pdm_conf1::TX_PDM_FS_R","esp32p4::i2s0::tx_pcm2pdm_conf1::TX_IIR_HP_MULT12_5_R","esp32p4::i2s0::tx_pcm2pdm_conf1::TX_IIR_HP_MULT12_0_R","esp32p4::i2s0::rx_pdm2pcm_conf::RX_PDM2PCM_AMPLIFY_NUM_R","esp32p4::i2s0::rx_pdm2pcm_conf::RX_IIR_HP_MULT12_5_R","esp32p4::i2s0::rx_pdm2pcm_conf::RX_IIR_HP_MULT12_0_R","esp32p4::i2s0::rx_tdm_ctrl::RX_TDM_TOT_CHAN_NUM_R","esp32p4::i2s0::tx_tdm_ctrl::TX_TDM_TOT_CHAN_NUM_R","esp32p4::i2s0::rx_timing::RX_SD_IN_DM_R","esp32p4::i2s0::rx_timing::RX_SD1_IN_DM_R","esp32p4::i2s0::rx_timing::RX_SD2_IN_DM_R","esp32p4::i2s0::rx_timing::RX_SD3_IN_DM_R","esp32p4::i2s0::rx_timing::RX_WS_OUT_DM_R","esp32p4::i2s0::rx_timing::RX_BCK_OUT_DM_R","esp32p4::i2s0::rx_timing::RX_WS_IN_DM_R","esp32p4::i2s0::rx_timing::RX_BCK_IN_DM_R","esp32p4::i2s0::tx_timing::TX_SD_OUT_DM_R","esp32p4::i2s0::tx_timing::TX_SD1_OUT_DM_R","esp32p4::i2s0::tx_timing::TX_WS_OUT_DM_R","esp32p4::i2s0::tx_timing::TX_BCK_OUT_DM_R","esp32p4::i2s0::tx_timing::TX_WS_IN_DM_R","esp32p4::i2s0::tx_timing::TX_BCK_IN_DM_R","esp32p4::i2s0::lc_hung_conf::LC_FIFO_TIMEOUT_R","esp32p4::i2s0::lc_hung_conf::LC_FIFO_TIMEOUT_SHIFT_R","esp32p4::i2s0::rxeof_num::RX_EOF_NUM_R","esp32p4::i2s0::conf_sigle_data::SINGLE_DATA_R","esp32p4::i2s0::etm_conf::ETM_TX_SEND_WORD_NUM_R","esp32p4::i2s0::etm_conf::ETM_RX_RECEIVE_WORD_NUM_R","esp32p4::i2s0::fifo_cnt::TX_FIFO_CNT_R","esp32p4::i2s0::bck_cnt::TX_BCK_CNT_R","esp32p4::i2s0::date::DATE_R","esp32p4::i3c_mst::buffer_thld_ctrl::REG_CMD_BUF_EMPTY_THLD_R","esp32p4::i3c_mst::buffer_thld_ctrl::REG_RESP_BUF_THLD_R","esp32p4::i3c_mst::buffer_thld_ctrl::REG_IBI_DATA_BUF_THLD_R","esp32p4::i3c_mst::buffer_thld_ctrl::REG_IBI_STATUS_BUF_THLD_R","esp32p4::i3c_mst::data_buffer_thld_ctrl::REG_TX_DATA_BUF_THLD_R","esp32p4::i3c_mst::data_buffer_thld_ctrl::REG_RX_DATA_BUF_THLD_R","esp32p4::i3c_mst::ibi_sir_req_payload::REG_SIR_REQ_PAYLOAD_R","esp32p4::i3c_mst::ibi_sir_req_reject::REG_SIR_REQ_REJECT_R","esp32p4::i3c_mst::buffer_status_level::CMD_BUF_EMPTY_CNT_R","esp32p4::i3c_mst::buffer_status_level::RESP_BUF_CNT_R","esp32p4::i3c_mst::buffer_status_level::IBI_DATA_BUF_CNT_R","esp32p4::i3c_mst::buffer_status_level::IBI_STATUS_BUF_CNT_R","esp32p4::i3c_mst::data_buffer_status_level::TX_DATA_BUF_EMPTY_CNT_R","esp32p4::i3c_mst::data_buffer_status_level::RX_DATA_BUF_CNT_R","esp32p4::i3c_mst::present_state0::CMD_TID_R","esp32p4::i3c_mst::present_state0::SCL_GEN_FSM_STATE_R","esp32p4::i3c_mst::present_state0::IBI_EV_HANDLE_FSM_STATE_R","esp32p4::i3c_mst::present_state0::I2C_MODE_FSM_STATE_R","esp32p4::i3c_mst::present_state0::SDR_MODE_FSM_STATE_R","esp32p4::i3c_mst::present_state0::DAA_MODE_FSM_STATE_R","esp32p4::i3c_mst::present_state0::MAIN_FSM_STATE_R","esp32p4::i3c_mst::present_state1::DATA_BYTE_CNT_R","esp32p4::i3c_mst::device_table::REG_DCT_DAA_INIT_INDEX_R","esp32p4::i3c_mst::device_table::REG_DAT_DAA_INIT_INDEX_R","esp32p4::i3c_mst::device_table::PRESENT_DCT_INDEX_R","esp32p4::i3c_mst::device_table::PRESENT_DAT_INDEX_R","esp32p4::i3c_mst::time_out_value::REG_RESP_BUF_TO_VALUE_R","esp32p4::i3c_mst::time_out_value::REG_IBI_DATA_BUF_TO_VALUE_R","esp32p4::i3c_mst::time_out_value::REG_IBI_STATUS_BUF_TO_VALUE_R","esp32p4::i3c_mst::time_out_value::REG_RX_DATA_BUF_TO_VALUE_R","esp32p4::i3c_mst::scl_i3c_mst_od_time::REG_I3C_MST_OD_LOW_PERIOD_R","esp32p4::i3c_mst::scl_i3c_mst_od_time::REG_I3C_MST_OD_HIGH_PERIOD_R","esp32p4::i3c_mst::scl_i3c_mst_pp_time::REG_I3C_MST_PP_LOW_PERIOD_R","esp32p4::i3c_mst::scl_i3c_mst_pp_time::REG_I3C_MST_PP_HIGH_PERIOD_R","esp32p4::i3c_mst::scl_i2c_fm_time::REG_I2C_FM_LOW_PERIOD_R","esp32p4::i3c_mst::scl_i2c_fm_time::REG_I2C_FM_HIGH_PERIOD_R","esp32p4::i3c_mst::scl_i2c_fmp_time::REG_I2C_FMP_LOW_PERIOD_R","esp32p4::i3c_mst::scl_i2c_fmp_time::REG_I2C_FMP_HIGH_PERIOD_R","esp32p4::i3c_mst::scl_ext_low_time::REG_I3C_MST_EXT_LOW_PERIOD1_R","esp32p4::i3c_mst::scl_ext_low_time::REG_I3C_MST_EXT_LOW_PERIOD2_R","esp32p4::i3c_mst::scl_ext_low_time::REG_I3C_MST_EXT_LOW_PERIOD3_R","esp32p4::i3c_mst::scl_ext_low_time::REG_I3C_MST_EXT_LOW_PERIOD4_R","esp32p4::i3c_mst::sda_sample_time::REG_SDA_OD_SAMPLE_TIME_R","esp32p4::i3c_mst::sda_sample_time::REG_SDA_PP_SAMPLE_TIME_R","esp32p4::i3c_mst::sda_hold_time::REG_SDA_OD_TX_HOLD_TIME_R","esp32p4::i3c_mst::sda_hold_time::REG_SDA_PP_TX_HOLD_TIME_R","esp32p4::i3c_mst::scl_start_hold::REG_SCL_START_HOLD_TIME_R","esp32p4::i3c_mst::scl_start_hold::REG_START_DET_HOLD_TIME_R","esp32p4::i3c_mst::scl_rstart_setup::REG_SCL_RSTART_SETUP_TIME_R","esp32p4::i3c_mst::scl_stop_hold::REG_SCL_STOP_HOLD_TIME_R","esp32p4::i3c_mst::scl_stop_setup::REG_SCL_STOP_SETUP_TIME_R","esp32p4::i3c_mst::bus_free_time::REG_BUS_FREE_TIME_R","esp32p4::i3c_mst::scl_termn_t_ext_low_time::REG_I3C_MST_TERMN_T_EXT_LOW_TIME_R","esp32p4::i3c_mst::ver_id::REG_I3C_MST_VER_ID_R","esp32p4::i3c_mst::ver_type::REG_I3C_MST_VER_TYPE_R","esp32p4::i3c_mst::fpga_debug_probe::REG_I3C_MST_FPGA_DEBUG_PROBE_R","esp32p4::i3c_mst::rnd_eco_low::REG_RND_ECO_LOW_R","esp32p4::i3c_mst::rnd_eco_high::REG_RND_ECO_HIGH_R","esp32p4::i3c_mst_mem::command_buf_port::REG_COMMAND_R","esp32p4::i3c_mst_mem::response_buf_port::RESPONSE_R","esp32p4::i3c_mst_mem::rx_data_port::RX_DATA_PORT_R","esp32p4::i3c_mst_mem::tx_data_port::REG_TX_DATA_PORT_R","esp32p4::i3c_mst_mem::ibi_status_buf::DATA_LENGTH_R","esp32p4::i3c_mst_mem::ibi_status_buf::IBI_ID_R","esp32p4::i3c_mst_mem::ibi_data_buf::IBI_DATA_R","esp32p4::i3c_mst_mem::dev_addr_table1_loc::REG_DAT_DEV1_STATIC_ADDR_R","esp32p4::i3c_mst_mem::dev_addr_table1_loc::REG_DAT_DEV1_DYNAMIC_ADDR_R","esp32p4::i3c_mst_mem::dev_addr_table1_loc::REG_DAT_DEV1_NACK_RETRY_CNT_R","esp32p4::i3c_mst_mem::dev_addr_table2_loc::REG_DAT_DEV2_STATIC_ADDR_R","esp32p4::i3c_mst_mem::dev_addr_table2_loc::REG_DAT_DEV2_DYNAMIC_ADDR_R","esp32p4::i3c_mst_mem::dev_addr_table2_loc::REG_DAT_DEV2_NACK_RETRY_CNT_R","esp32p4::i3c_mst_mem::dev_addr_table3_loc::REG_DAT_DEV3_STATIC_ADDR_R","esp32p4::i3c_mst_mem::dev_addr_table3_loc::REG_DAT_DEV3_DYNAMIC_ADDR_R","esp32p4::i3c_mst_mem::dev_addr_table3_loc::REG_DAT_DEV3_NACK_RETRY_CNT_R","esp32p4::i3c_mst_mem::dev_addr_table4_loc::REG_DAT_DEV4_STATIC_ADDR_R","esp32p4::i3c_mst_mem::dev_addr_table4_loc::REG_DAT_DEV4_DYNAMIC_ADDR_R","esp32p4::i3c_mst_mem::dev_addr_table4_loc::REG_DAT_DEV4_NACK_RETRY_CNT_R","esp32p4::i3c_mst_mem::dev_addr_table5_loc::REG_DAT_DEV5_STATIC_ADDR_R","esp32p4::i3c_mst_mem::dev_addr_table5_loc::REG_DAT_DEV5_DYNAMIC_ADDR_R","esp32p4::i3c_mst_mem::dev_addr_table5_loc::REG_DAT_DEV5_NACK_RETRY_CNT_R","esp32p4::i3c_mst_mem::dev_addr_table6_loc::REG_DAT_DEV6_STATIC_ADDR_R","esp32p4::i3c_mst_mem::dev_addr_table6_loc::REG_DAT_DEV6_DYNAMIC_ADDR_R","esp32p4::i3c_mst_mem::dev_addr_table6_loc::REG_DAT_DEV6_NACK_RETRY_CNT_R","esp32p4::i3c_mst_mem::dev_addr_table7_loc::REG_DAT_DEV7_STATIC_ADDR_R","esp32p4::i3c_mst_mem::dev_addr_table7_loc::REG_DAT_DEV7_DYNAMIC_ADDR_R","esp32p4::i3c_mst_mem::dev_addr_table7_loc::REG_DAT_DEV7_NACK_RETRY_CNT_R","esp32p4::i3c_mst_mem::dev_addr_table8_loc::REG_DAT_DEV8_STATIC_ADDR_R","esp32p4::i3c_mst_mem::dev_addr_table8_loc::REG_DAT_DEV8_DYNAMIC_ADDR_R","esp32p4::i3c_mst_mem::dev_addr_table8_loc::REG_DAT_DEV8_NACK_RETRY_CNT_R","esp32p4::i3c_mst_mem::dev_addr_table9_loc::REG_DAT_DEV9_STATIC_ADDR_R","esp32p4::i3c_mst_mem::dev_addr_table9_loc::REG_DAT_DEV9_DYNAMIC_ADDR_R","esp32p4::i3c_mst_mem::dev_addr_table9_loc::REG_DAT_DEV9_NACK_RETRY_CNT_R","esp32p4::i3c_mst_mem::dev_addr_table10_loc::REG_DAT_DEV10_STATIC_ADDR_R","esp32p4::i3c_mst_mem::dev_addr_table10_loc::REG_DAT_DEV10_DYNAMIC_ADDR_R","esp32p4::i3c_mst_mem::dev_addr_table10_loc::REG_DAT_DEV10_NACK_RETRY_CNT_R","esp32p4::i3c_mst_mem::dev_addr_table11_loc::REG_DAT_DEV11_STATIC_ADDR_R","esp32p4::i3c_mst_mem::dev_addr_table11_loc::REG_DAT_DEV11_DYNAMIC_ADDR_R","esp32p4::i3c_mst_mem::dev_addr_table11_loc::REG_DAT_DEV11_NACK_RETRY_CNT_R","esp32p4::i3c_mst_mem::dev_addr_table12_loc::REG_DAT_DEV12_STATIC_ADDR_R","esp32p4::i3c_mst_mem::dev_addr_table12_loc::REG_DAT_DEV12_DYNAMIC_ADDR_R","esp32p4::i3c_mst_mem::dev_addr_table12_loc::REG_DAT_DEV12_NACK_RETRY_CNT_R","esp32p4::i3c_mst_mem::dev_char_table1_loc1::DCT_DEV1_LOC1_R","esp32p4::i3c_mst_mem::dev_char_table1_loc2::DCT_DEV1_LOC2_R","esp32p4::i3c_mst_mem::dev_char_table1_loc3::DCT_DEV1_LOC3_R","esp32p4::i3c_mst_mem::dev_char_table1_loc4::DCT_DEV1_LOC4_R","esp32p4::i3c_mst_mem::dev_char_table2_loc1::DCT_DEV2_LOC1_R","esp32p4::i3c_mst_mem::dev_char_table2_loc2::DCT_DEV2_LOC2_R","esp32p4::i3c_mst_mem::dev_char_table2_loc3::DCT_DEV2_LOC3_R","esp32p4::i3c_mst_mem::dev_char_table2_loc4::DCT_DEV2_LOC4_R","esp32p4::i3c_mst_mem::dev_char_table3_loc1::DCT_DEV3_LOC1_R","esp32p4::i3c_mst_mem::dev_char_table3_loc2::DCT_DEV3_LOC2_R","esp32p4::i3c_mst_mem::dev_char_table3_loc3::DCT_DEV3_LOC3_R","esp32p4::i3c_mst_mem::dev_char_table3_loc4::DCT_DEV3_LOC4_R","esp32p4::i3c_mst_mem::dev_char_table4_loc1::DCT_DEV4_LOC1_R","esp32p4::i3c_mst_mem::dev_char_table4_loc2::DCT_DEV4_LOC2_R","esp32p4::i3c_mst_mem::dev_char_table4_loc3::DCT_DEV4_LOC3_R","esp32p4::i3c_mst_mem::dev_char_table4_loc4::DCT_DEV4_LOC4_R","esp32p4::i3c_mst_mem::dev_char_table5_loc1::DCT_DEV5_LOC1_R","esp32p4::i3c_mst_mem::dev_char_table5_loc2::DCT_DEV5_LOC2_R","esp32p4::i3c_mst_mem::dev_char_table5_loc3::DCT_DEV5_LOC3_R","esp32p4::i3c_mst_mem::dev_char_table5_loc4::DCT_DEV5_LOC4_R","esp32p4::i3c_mst_mem::dev_char_table6_loc1::DCT_DEV6_LOC1_R","esp32p4::i3c_mst_mem::dev_char_table6_loc2::DCT_DEV6_LOC2_R","esp32p4::i3c_mst_mem::dev_char_table6_loc3::DCT_DEV6_LOC3_R","esp32p4::i3c_mst_mem::dev_char_table6_loc4::DCT_DEV6_LOC4_R","esp32p4::i3c_mst_mem::dev_char_table7_loc1::DCT_DEV7_LOC1_R","esp32p4::i3c_mst_mem::dev_char_table7_loc2::DCT_DEV7_LOC2_R","esp32p4::i3c_mst_mem::dev_char_table7_loc3::DCT_DEV7_LOC3_R","esp32p4::i3c_mst_mem::dev_char_table7_loc4::DCT_DEV7_LOC4_R","esp32p4::i3c_mst_mem::dev_char_table8_loc1::DCT_DEV8_LOC1_R","esp32p4::i3c_mst_mem::dev_char_table8_loc2::DCT_DEV8_LOC2_R","esp32p4::i3c_mst_mem::dev_char_table8_loc3::DCT_DEV8_LOC3_R","esp32p4::i3c_mst_mem::dev_char_table8_loc4::DCT_DEV8_LOC4_R","esp32p4::i3c_mst_mem::dev_char_table9_loc1::DCT_DEV9_LOC1_R","esp32p4::i3c_mst_mem::dev_char_table9_loc2::DCT_DEV9_LOC2_R","esp32p4::i3c_mst_mem::dev_char_table9_loc3::DCT_DEV9_LOC3_R","esp32p4::i3c_mst_mem::dev_char_table9_loc4::DCT_DEV9_LOC4_R","esp32p4::i3c_mst_mem::dev_char_table10_loc1::DCT_DEV10_LOC1_R","esp32p4::i3c_mst_mem::dev_char_table10_loc2::DCT_DEV10_LOC2_R","esp32p4::i3c_mst_mem::dev_char_table10_loc3::DCT_DEV10_LOC3_R","esp32p4::i3c_mst_mem::dev_char_table10_loc4::DCT_DEV10_LOC4_R","esp32p4::i3c_mst_mem::dev_char_table11_loc1::DCT_DEV11_LOC1_R","esp32p4::i3c_mst_mem::dev_char_table11_loc2::DCT_DEV11_LOC2_R","esp32p4::i3c_mst_mem::dev_char_table11_loc3::DCT_DEV11_LOC3_R","esp32p4::i3c_mst_mem::dev_char_table11_loc4::DCT_DEV11_LOC4_R","esp32p4::i3c_mst_mem::dev_char_table12_loc1::DCT_DEV12_LOC1_R","esp32p4::i3c_mst_mem::dev_char_table12_loc2::DCT_DEV12_LOC2_R","esp32p4::i3c_mst_mem::dev_char_table12_loc3::DCT_DEV12_LOC3_R","esp32p4::i3c_mst_mem::dev_char_table12_loc4::DCT_DEV12_LOC4_R","esp32p4::i3c_slv::config::BAMATCH_R","esp32p4::i3c_slv::config::SADDR_R","esp32p4::i3c_slv::ctrl::SLV_EVENT_R","esp32p4::i3c_slv::ctrl::MAPIDX_R","esp32p4::i3c_slv::ctrl::IBIDATA_R","esp32p4::i3c_slv::ctrl::PENDINT_R","esp32p4::i3c_slv::ctrl::ACTSTATE_R","esp32p4::i3c_slv::ctrl::VENDINFO_R","esp32p4::i3c_slv::datactrl::TXTRIG_R","esp32p4::i3c_slv::datactrl::RXTRIG_R","esp32p4::i3c_slv::datactrl::TXCOUNT_R","esp32p4::i3c_slv::datactrl::RXCOUNT_R","esp32p4::i3c_slv::rdarab::DATA0_R","esp32p4::i3c_slv::rdatah::DATA_LSB_R","esp32p4::i3c_slv::rdatah::DATA_MSB_R","esp32p4::i3c_slv::capabilities2::CAPABLITIES2_R","esp32p4::i3c_slv::capabilities::CAPABLITIES_R","esp32p4::i3c_slv::idpartno::PARTNO_R","esp32p4::i3c_slv::idext::IDEXT_R","esp32p4::i3c_slv::vendorid::VID_R","esp32p4::axi_icm::verid_fileds::ICM_REG_VERID_R","esp32p4::axi_icm::hw_cfg::ICM_REG_AXI_HWCFG_AXI_NUM_MASTERS_R","esp32p4::axi_icm::hw_cfg::ICM_REG_AXI_HWCFG_AXI_NUM_SLAVES_R","esp32p4::axi_icm::cmd::ICM_REG_AXI_CMD_R","esp32p4::axi_icm::cmd::ICM_REG_AXI_MASTER_PORT_R","esp32p4::axi_icm::data::ICM_REG_DATA_R","esp32p4::io_mux::date::DATE_R","esp32p4::io_mux::gpio::MCU_DRV_R","esp32p4::io_mux::gpio::FUN_DRV_R","esp32p4::io_mux::gpio::MCU_SEL_R","esp32p4::isp::ver_date::VER_DATA_R","esp32p4::isp::cntl::ISP_DATA_TYPE_R","esp32p4::isp::cntl::ISP_IN_SRC_R","esp32p4::isp::cntl::ISP_OUT_TYPE_R","esp32p4::isp::hsync_cnt::HSYNC_CNT_R","esp32p4::isp::frame_cfg::VADR_NUM_R","esp32p4::isp::frame_cfg::HADR_NUM_R","esp32p4::isp::frame_cfg::BAYER_MODE_R","esp32p4::isp::ccm_coef0::CCM_RR_R","esp32p4::isp::ccm_coef0::CCM_RG_R","esp32p4::isp::ccm_coef1::CCM_RB_R","esp32p4::isp::ccm_coef1::CCM_GR_R","esp32p4::isp::ccm_coef3::CCM_GG_R","esp32p4::isp::ccm_coef3::CCM_GB_R","esp32p4::isp::ccm_coef4::CCM_BR_R","esp32p4::isp::ccm_coef4::CCM_BG_R","esp32p4::isp::ccm_coef5::CCM_BB_R","esp32p4::isp::bf_matrix_ctrl::BF_TAIL_PIXEN_PULSE_TL_R","esp32p4::isp::bf_matrix_ctrl::BF_TAIL_PIXEN_PULSE_TH_R","esp32p4::isp::bf_matrix_ctrl::BF_PADDING_DATA_R","esp32p4::isp::bf_sigma::SIGMA_R","esp32p4::isp::bf_gau0::GAU_TEMPLATE21_R","esp32p4::isp::bf_gau0::GAU_TEMPLATE20_R","esp32p4::isp::bf_gau0::GAU_TEMPLATE12_R","esp32p4::isp::bf_gau0::GAU_TEMPLATE11_R","esp32p4::isp::bf_gau0::GAU_TEMPLATE10_R","esp32p4::isp::bf_gau0::GAU_TEMPLATE02_R","esp32p4::isp::bf_gau0::GAU_TEMPLATE01_R","esp32p4::isp::bf_gau0::GAU_TEMPLATE00_R","esp32p4::isp::bf_gau1::GAU_TEMPLATE22_R","esp32p4::isp::dpc_conf::DPC_THRESHOLD_L_R","esp32p4::isp::dpc_conf::DPC_THRESHOLD_H_R","esp32p4::isp::dpc_conf::DPC_FACTOR_DARK_R","esp32p4::isp::dpc_conf::DPC_FACTOR_BRIG_R","esp32p4::isp::dpc_matrix_ctrl::DPC_TAIL_PIXEN_PULSE_TL_R","esp32p4::isp::dpc_matrix_ctrl::DPC_TAIL_PIXEN_PULSE_TH_R","esp32p4::isp::dpc_matrix_ctrl::DPC_PADDING_DATA_R","esp32p4::isp::dpc_deadpix_cnt::DPC_DEADPIX_CNT_R","esp32p4::isp::lut_wdata::LUT_WDATA_R","esp32p4::isp::lut_rdata::LUT_RDATA_R","esp32p4::isp::lsc_tablesize::LSC_XTABLESIZE_R","esp32p4::isp::demosaic_matrix_ctrl::DEMOSAIC_TAIL_PIXEN_PULSE_TL_R","esp32p4::isp::demosaic_matrix_ctrl::DEMOSAIC_TAIL_PIXEN_PULSE_TH_R","esp32p4::isp::demosaic_matrix_ctrl::DEMOSAIC_PADDING_DATA_R","esp32p4::isp::demosaic_grad_ratio::DEMOSAIC_GRAD_RATIO_R","esp32p4::isp::median_matrix_ctrl::MEDIAN_PADDING_DATA_R","esp32p4::isp::gamma_ry1::GAMMA_R_Y03_R","esp32p4::isp::gamma_ry1::GAMMA_R_Y02_R","esp32p4::isp::gamma_ry1::GAMMA_R_Y01_R","esp32p4::isp::gamma_ry1::GAMMA_R_Y00_R","esp32p4::isp::gamma_ry2::GAMMA_R_Y07_R","esp32p4::isp::gamma_ry2::GAMMA_R_Y06_R","esp32p4::isp::gamma_ry2::GAMMA_R_Y05_R","esp32p4::isp::gamma_ry2::GAMMA_R_Y04_R","esp32p4::isp::gamma_ry3::GAMMA_R_Y0B_R","esp32p4::isp::gamma_ry3::GAMMA_R_Y0A_R","esp32p4::isp::gamma_ry3::GAMMA_R_Y09_R","esp32p4::isp::gamma_ry3::GAMMA_R_Y08_R","esp32p4::isp::gamma_ry4::GAMMA_R_Y0F_R","esp32p4::isp::gamma_ry4::GAMMA_R_Y0E_R","esp32p4::isp::gamma_ry4::GAMMA_R_Y0D_R","esp32p4::isp::gamma_ry4::GAMMA_R_Y0C_R","esp32p4::isp::gamma_gy1::GAMMA_G_Y03_R","esp32p4::isp::gamma_gy1::GAMMA_G_Y02_R","esp32p4::isp::gamma_gy1::GAMMA_G_Y01_R","esp32p4::isp::gamma_gy1::GAMMA_G_Y00_R","esp32p4::isp::gamma_gy2::GAMMA_G_Y07_R","esp32p4::isp::gamma_gy2::GAMMA_G_Y06_R","esp32p4::isp::gamma_gy2::GAMMA_G_Y05_R","esp32p4::isp::gamma_gy2::GAMMA_G_Y04_R","esp32p4::isp::gamma_gy3::GAMMA_G_Y0B_R","esp32p4::isp::gamma_gy3::GAMMA_G_Y0A_R","esp32p4::isp::gamma_gy3::GAMMA_G_Y09_R","esp32p4::isp::gamma_gy3::GAMMA_G_Y08_R","esp32p4::isp::gamma_gy4::GAMMA_G_Y0F_R","esp32p4::isp::gamma_gy4::GAMMA_G_Y0E_R","esp32p4::isp::gamma_gy4::GAMMA_G_Y0D_R","esp32p4::isp::gamma_gy4::GAMMA_G_Y0C_R","esp32p4::isp::gamma_by1::GAMMA_B_Y03_R","esp32p4::isp::gamma_by1::GAMMA_B_Y02_R","esp32p4::isp::gamma_by1::GAMMA_B_Y01_R","esp32p4::isp::gamma_by1::GAMMA_B_Y00_R","esp32p4::isp::gamma_by2::GAMMA_B_Y07_R","esp32p4::isp::gamma_by2::GAMMA_B_Y06_R","esp32p4::isp::gamma_by2::GAMMA_B_Y05_R","esp32p4::isp::gamma_by2::GAMMA_B_Y04_R","esp32p4::isp::gamma_by3::GAMMA_B_Y0B_R","esp32p4::isp::gamma_by3::GAMMA_B_Y0A_R","esp32p4::isp::gamma_by3::GAMMA_B_Y09_R","esp32p4::isp::gamma_by3::GAMMA_B_Y08_R","esp32p4::isp::gamma_by4::GAMMA_B_Y0F_R","esp32p4::isp::gamma_by4::GAMMA_B_Y0E_R","esp32p4::isp::gamma_by4::GAMMA_B_Y0D_R","esp32p4::isp::gamma_by4::GAMMA_B_Y0C_R","esp32p4::isp::gamma_rx1::GAMMA_R_X07_R","esp32p4::isp::gamma_rx1::GAMMA_R_X06_R","esp32p4::isp::gamma_rx1::GAMMA_R_X05_R","esp32p4::isp::gamma_rx1::GAMMA_R_X04_R","esp32p4::isp::gamma_rx1::GAMMA_R_X03_R","esp32p4::isp::gamma_rx1::GAMMA_R_X02_R","esp32p4::isp::gamma_rx1::GAMMA_R_X01_R","esp32p4::isp::gamma_rx1::GAMMA_R_X00_R","esp32p4::isp::gamma_rx2::GAMMA_R_X0F_R","esp32p4::isp::gamma_rx2::GAMMA_R_X0E_R","esp32p4::isp::gamma_rx2::GAMMA_R_X0D_R","esp32p4::isp::gamma_rx2::GAMMA_R_X0C_R","esp32p4::isp::gamma_rx2::GAMMA_R_X0B_R","esp32p4::isp::gamma_rx2::GAMMA_R_X0A_R","esp32p4::isp::gamma_rx2::GAMMA_R_X09_R","esp32p4::isp::gamma_rx2::GAMMA_R_X08_R","esp32p4::isp::gamma_gx1::GAMMA_G_X07_R","esp32p4::isp::gamma_gx1::GAMMA_G_X06_R","esp32p4::isp::gamma_gx1::GAMMA_G_X05_R","esp32p4::isp::gamma_gx1::GAMMA_G_X04_R","esp32p4::isp::gamma_gx1::GAMMA_G_X03_R","esp32p4::isp::gamma_gx1::GAMMA_G_X02_R","esp32p4::isp::gamma_gx1::GAMMA_G_X01_R","esp32p4::isp::gamma_gx1::GAMMA_G_X00_R","esp32p4::isp::gamma_gx2::GAMMA_G_X0F_R","esp32p4::isp::gamma_gx2::GAMMA_G_X0E_R","esp32p4::isp::gamma_gx2::GAMMA_G_X0D_R","esp32p4::isp::gamma_gx2::GAMMA_G_X0C_R","esp32p4::isp::gamma_gx2::GAMMA_G_X0B_R","esp32p4::isp::gamma_gx2::GAMMA_G_X0A_R","esp32p4::isp::gamma_gx2::GAMMA_G_X09_R","esp32p4::isp::gamma_gx2::GAMMA_G_X08_R","esp32p4::isp::gamma_bx1::GAMMA_B_X07_R","esp32p4::isp::gamma_bx1::GAMMA_B_X06_R","esp32p4::isp::gamma_bx1::GAMMA_B_X05_R","esp32p4::isp::gamma_bx1::GAMMA_B_X04_R","esp32p4::isp::gamma_bx1::GAMMA_B_X03_R","esp32p4::isp::gamma_bx1::GAMMA_B_X02_R","esp32p4::isp::gamma_bx1::GAMMA_B_X01_R","esp32p4::isp::gamma_bx1::GAMMA_B_X00_R","esp32p4::isp::gamma_bx2::GAMMA_B_X0F_R","esp32p4::isp::gamma_bx2::GAMMA_B_X0E_R","esp32p4::isp::gamma_bx2::GAMMA_B_X0D_R","esp32p4::isp::gamma_bx2::GAMMA_B_X0C_R","esp32p4::isp::gamma_bx2::GAMMA_B_X0B_R","esp32p4::isp::gamma_bx2::GAMMA_B_X0A_R","esp32p4::isp::gamma_bx2::GAMMA_B_X09_R","esp32p4::isp::gamma_bx2::GAMMA_B_X08_R","esp32p4::isp::ae_monitor::TL_R","esp32p4::isp::ae_monitor::TH_R","esp32p4::isp::ae_monitor::PERIOD_R","esp32p4::isp::ae_bx::AE_X_BSIZE_R","esp32p4::isp::ae_bx::AE_X_START_R","esp32p4::isp::ae_by::AE_Y_BSIZE_R","esp32p4::isp::ae_by::AE_Y_START_R","esp32p4::isp::ae_winpixnum::AE_SUBWIN_PIXNUM_R","esp32p4::isp::ae_win_reciprocal::AE_SUBWIN_RECIP_R","esp32p4::isp::ae_block_mean_0::AE_B03_MEAN_R","esp32p4::isp::ae_block_mean_0::AE_B02_MEAN_R","esp32p4::isp::ae_block_mean_0::AE_B01_MEAN_R","esp32p4::isp::ae_block_mean_0::AE_B00_MEAN_R","esp32p4::isp::ae_block_mean_1::AE_B12_MEAN_R","esp32p4::isp::ae_block_mean_1::AE_B11_MEAN_R","esp32p4::isp::ae_block_mean_1::AE_B10_MEAN_R","esp32p4::isp::ae_block_mean_1::AE_B04_MEAN_R","esp32p4::isp::ae_block_mean_2::AE_B21_MEAN_R","esp32p4::isp::ae_block_mean_2::AE_B20_MEAN_R","esp32p4::isp::ae_block_mean_2::AE_B14_MEAN_R","esp32p4::isp::ae_block_mean_2::AE_B13_MEAN_R","esp32p4::isp::ae_block_mean_3::AE_B30_MEAN_R","esp32p4::isp::ae_block_mean_3::AE_B24_MEAN_R","esp32p4::isp::ae_block_mean_3::AE_B23_MEAN_R","esp32p4::isp::ae_block_mean_3::AE_B22_MEAN_R","esp32p4::isp::ae_block_mean_4::AE_B34_MEAN_R","esp32p4::isp::ae_block_mean_4::AE_B33_MEAN_R","esp32p4::isp::ae_block_mean_4::AE_B32_MEAN_R","esp32p4::isp::ae_block_mean_4::AE_B31_MEAN_R","esp32p4::isp::ae_block_mean_5::AE_B43_MEAN_R","esp32p4::isp::ae_block_mean_5::AE_B42_MEAN_R","esp32p4::isp::ae_block_mean_5::AE_B41_MEAN_R","esp32p4::isp::ae_block_mean_5::AE_B40_MEAN_R","esp32p4::isp::ae_block_mean_6::AE_B44_MEAN_R","esp32p4::isp::sharp_ctrl0::SHARP_THRESHOLD_LOW_R","esp32p4::isp::sharp_ctrl0::SHARP_THRESHOLD_HIGH_R","esp32p4::isp::sharp_ctrl0::SHARP_AMOUNT_LOW_R","esp32p4::isp::sharp_ctrl0::SHARP_AMOUNT_HIGH_R","esp32p4::isp::sharp_filter0::SHARP_FILTER_COE00_R","esp32p4::isp::sharp_filter0::SHARP_FILTER_COE01_R","esp32p4::isp::sharp_filter0::SHARP_FILTER_COE02_R","esp32p4::isp::sharp_filter1::SHARP_FILTER_COE10_R","esp32p4::isp::sharp_filter1::SHARP_FILTER_COE11_R","esp32p4::isp::sharp_filter1::SHARP_FILTER_COE12_R","esp32p4::isp::sharp_filter2::SHARP_FILTER_COE20_R","esp32p4::isp::sharp_filter2::SHARP_FILTER_COE21_R","esp32p4::isp::sharp_filter2::SHARP_FILTER_COE22_R","esp32p4::isp::sharp_matrix_ctrl::SHARP_TAIL_PIXEN_PULSE_TL_R","esp32p4::isp::sharp_matrix_ctrl::SHARP_TAIL_PIXEN_PULSE_TH_R","esp32p4::isp::sharp_matrix_ctrl::SHARP_PADDING_DATA_R","esp32p4::isp::sharp_ctrl1::SHARP_GRADIENT_MAX_R","esp32p4::isp::dma_cntl::DMA_DATA_TYPE_R","esp32p4::isp::dma_cntl::DMA_BURST_LEN_R","esp32p4::isp::dma_cntl::DMA_INTERVAL_R","esp32p4::isp::dma_raw_data::DMA_RAW_NUM_TOTAL_R","esp32p4::isp::cam_conf::CAM_DATA_TYPE_R","esp32p4::isp::cam_conf::CAM_VSYNC_FILTER_THRES_R","esp32p4::isp::af_ctrl0::AF_ENV_THRESHOLD_R","esp32p4::isp::af_ctrl0::AF_ENV_PERIOD_R","esp32p4::isp::af_ctrl1::AF_THPIXNUM_R","esp32p4::isp::af_gen_th_ctrl::AF_GEN_THRESHOLD_MIN_R","esp32p4::isp::af_gen_th_ctrl::AF_GEN_THRESHOLD_MAX_R","esp32p4::isp::af_env_user_th_sum::AF_ENV_USER_THRESHOLD_SUM_R","esp32p4::isp::af_env_user_th_lum::AF_ENV_USER_THRESHOLD_LUM_R","esp32p4::isp::af_threshold::AF_THRESHOLD_R","esp32p4::isp::af_threshold::AF_GEN_THRESHOLD_R","esp32p4::isp::af_hscale_a::AF_RPOINT_A_R","esp32p4::isp::af_hscale_a::AF_LPOINT_A_R","esp32p4::isp::af_vscale_a::AF_BPOINT_A_R","esp32p4::isp::af_vscale_a::AF_TPOINT_A_R","esp32p4::isp::af_hscale_b::AF_RPOINT_B_R","esp32p4::isp::af_hscale_b::AF_LPOINT_B_R","esp32p4::isp::af_vscale_b::AF_BPOINT_B_R","esp32p4::isp::af_vscale_b::AF_TPOINT_B_R","esp32p4::isp::af_hscale_c::AF_RPOINT_C_R","esp32p4::isp::af_hscale_c::AF_LPOINT_C_R","esp32p4::isp::af_vscale_c::AF_BPOINT_C_R","esp32p4::isp::af_vscale_c::AF_TPOINT_C_R","esp32p4::isp::af_sum_a::AF_SUMA_R","esp32p4::isp::af_sum_b::AF_SUMB_R","esp32p4::isp::af_sum_c::AF_SUMC_R","esp32p4::isp::af_lum_a::AF_LUMA_R","esp32p4::isp::af_lum_b::AF_LUMB_R","esp32p4::isp::af_lum_c::AF_LUMC_R","esp32p4::isp::awb_mode::AWB_MODE_R","esp32p4::isp::awb_hscale::AWB_RPOINT_R","esp32p4::isp::awb_hscale::AWB_LPOINT_R","esp32p4::isp::awb_vscale::AWB_BPOINT_R","esp32p4::isp::awb_vscale::AWB_TPOINT_R","esp32p4::isp::awb_th_lum::AWB_MIN_LUM_R","esp32p4::isp::awb_th_lum::AWB_MAX_LUM_R","esp32p4::isp::awb_th_rg::AWB_MIN_RG_R","esp32p4::isp::awb_th_rg::AWB_MAX_RG_R","esp32p4::isp::awb_th_bg::AWB_MIN_BG_R","esp32p4::isp::awb_th_bg::AWB_MAX_BG_R","esp32p4::isp::awb0_white_cnt::AWB0_WHITE_CNT_R","esp32p4::isp::awb0_acc_r::AWB0_ACC_R_R","esp32p4::isp::awb0_acc_g::AWB0_ACC_G_R","esp32p4::isp::awb0_acc_b::AWB0_ACC_B_R","esp32p4::isp::color_ctrl::COLOR_SATURATION_R","esp32p4::isp::color_ctrl::COLOR_HUE_R","esp32p4::isp::color_ctrl::COLOR_CONTRAST_R","esp32p4::isp::color_ctrl::COLOR_BRIGHTNESS_R","esp32p4::isp::blc_value::BLC_R3_VALUE_R","esp32p4::isp::blc_value::BLC_R2_VALUE_R","esp32p4::isp::blc_value::BLC_R1_VALUE_R","esp32p4::isp::blc_value::BLC_R0_VALUE_R","esp32p4::isp::blc_ctrl1::BLC_WINDOW_TOP_R","esp32p4::isp::blc_ctrl1::BLC_WINDOW_LEFT_R","esp32p4::isp::blc_ctrl1::BLC_WINDOW_VNUM_R","esp32p4::isp::blc_ctrl1::BLC_WINDOW_HNUM_R","esp32p4::isp::blc_ctrl2::BLC_R3_TH_R","esp32p4::isp::blc_ctrl2::BLC_R2_TH_R","esp32p4::isp::blc_ctrl2::BLC_R1_TH_R","esp32p4::isp::blc_ctrl2::BLC_R0_TH_R","esp32p4::isp::blc_mean::BLC_R3_MEAN_R","esp32p4::isp::blc_mean::BLC_R2_MEAN_R","esp32p4::isp::blc_mean::BLC_R1_MEAN_R","esp32p4::isp::blc_mean::BLC_R0_MEAN_R","esp32p4::isp::hist_mode::HIST_MODE_R","esp32p4::isp::hist_coeff::B_R","esp32p4::isp::hist_coeff::G_R","esp32p4::isp::hist_coeff::R_R","esp32p4::isp::hist_offs::HIST_Y_OFFS_R","esp32p4::isp::hist_offs::HIST_X_OFFS_R","esp32p4::isp::hist_size::HIST_Y_SIZE_R","esp32p4::isp::hist_size::HIST_X_SIZE_R","esp32p4::isp::hist_seg0::HIST_SEG_3_4_R","esp32p4::isp::hist_seg0::HIST_SEG_2_3_R","esp32p4::isp::hist_seg0::HIST_SEG_1_2_R","esp32p4::isp::hist_seg0::HIST_SEG_0_1_R","esp32p4::isp::hist_seg1::HIST_SEG_7_8_R","esp32p4::isp::hist_seg1::HIST_SEG_6_7_R","esp32p4::isp::hist_seg1::HIST_SEG_5_6_R","esp32p4::isp::hist_seg1::HIST_SEG_4_5_R","esp32p4::isp::hist_seg2::HIST_SEG_11_12_R","esp32p4::isp::hist_seg2::HIST_SEG_10_11_R","esp32p4::isp::hist_seg2::HIST_SEG_9_10_R","esp32p4::isp::hist_seg2::HIST_SEG_8_9_R","esp32p4::isp::hist_seg3::HIST_SEG_14_15_R","esp32p4::isp::hist_seg3::HIST_SEG_13_14_R","esp32p4::isp::hist_seg3::HIST_SEG_12_13_R","esp32p4::isp::hist_weight0::HIST_WEIGHT_03_R","esp32p4::isp::hist_weight0::HIST_WEIGHT_02_R","esp32p4::isp::hist_weight0::HIST_WEIGHT_01_R","esp32p4::isp::hist_weight0::HIST_WEIGHT_00_R","esp32p4::isp::hist_weight1::HIST_WEIGHT_12_R","esp32p4::isp::hist_weight1::HIST_WEIGHT_11_R","esp32p4::isp::hist_weight1::HIST_WEIGHT_10_R","esp32p4::isp::hist_weight1::HIST_WEIGHT_04_R","esp32p4::isp::hist_weight2::HIST_WEIGHT_21_R","esp32p4::isp::hist_weight2::HIST_WEIGHT_20_R","esp32p4::isp::hist_weight2::HIST_WEIGHT_14_R","esp32p4::isp::hist_weight2::HIST_WEIGHT_13_R","esp32p4::isp::hist_weight3::HIST_WEIGHT_30_R","esp32p4::isp::hist_weight3::HIST_WEIGHT_24_R","esp32p4::isp::hist_weight3::HIST_WEIGHT_23_R","esp32p4::isp::hist_weight3::HIST_WEIGHT_22_R","esp32p4::isp::hist_weight4::HIST_WEIGHT_34_R","esp32p4::isp::hist_weight4::HIST_WEIGHT_33_R","esp32p4::isp::hist_weight4::HIST_WEIGHT_32_R","esp32p4::isp::hist_weight4::HIST_WEIGHT_31_R","esp32p4::isp::hist_weight5::HIST_WEIGHT_43_R","esp32p4::isp::hist_weight5::HIST_WEIGHT_42_R","esp32p4::isp::hist_weight5::HIST_WEIGHT_41_R","esp32p4::isp::hist_weight5::HIST_WEIGHT_40_R","esp32p4::isp::hist_weight6::HIST_WEIGHT_44_R","esp32p4::isp::hist_bin0::HIST_BIN_0_R","esp32p4::isp::hist_bin1::HIST_BIN_1_R","esp32p4::isp::hist_bin2::HIST_BIN_2_R","esp32p4::isp::hist_bin3::HIST_BIN_3_R","esp32p4::isp::hist_bin4::HIST_BIN_4_R","esp32p4::isp::hist_bin5::HIST_BIN_5_R","esp32p4::isp::hist_bin6::HIST_BIN_6_R","esp32p4::isp::hist_bin7::HIST_BIN_7_R","esp32p4::isp::hist_bin8::HIST_BIN_8_R","esp32p4::isp::hist_bin9::HIST_BIN_9_R","esp32p4::isp::hist_bin10::HIST_BIN_10_R","esp32p4::isp::hist_bin11::HIST_BIN_11_R","esp32p4::isp::hist_bin12::HIST_BIN_12_R","esp32p4::isp::hist_bin13::HIST_BIN_13_R","esp32p4::isp::hist_bin14::HIST_BIN_14_R","esp32p4::isp::hist_bin15::HIST_BIN_15_R","esp32p4::isp::mem_aux_ctrl_0::HEADER_MEM_AUX_CTRL_R","esp32p4::isp::mem_aux_ctrl_0::DPC_LUT_MEM_AUX_CTRL_R","esp32p4::isp::mem_aux_ctrl_1::LSC_LUT_R_GR_MEM_AUX_CTRL_R","esp32p4::isp::mem_aux_ctrl_1::LSC_LUT_GB_B_MEM_AUX_CTRL_R","esp32p4::isp::mem_aux_ctrl_2::BF_MATRIX_MEM_AUX_CTRL_R","esp32p4::isp::mem_aux_ctrl_2::DPC_MATRIX_MEM_AUX_CTRL_R","esp32p4::isp::mem_aux_ctrl_3::SHARP_MATRIX_Y_MEM_AUX_CTRL_R","esp32p4::isp::mem_aux_ctrl_3::DEMOSAIC_MATRIX_MEM_AUX_CTRL_R","esp32p4::isp::mem_aux_ctrl_4::SHARP_MATRIX_UV_MEM_AUX_CTRL_R","esp32p4::isp::rdn_eco_low::RDN_ECO_LOW_R","esp32p4::isp::rdn_eco_high::RDN_ECO_HIGH_R","esp32p4::jpeg::config::SAMPLE_SEL_R","esp32p4::jpeg::config::LQNR_TBL_SEL_R","esp32p4::jpeg::config::CQNR_TBL_SEL_R","esp32p4::jpeg::config::COLOR_SPACE_R","esp32p4::jpeg::config::JFIF_VER_R","esp32p4::jpeg::dqt_info::T0_DQT_INFO_R","esp32p4::jpeg::dqt_info::T1_DQT_INFO_R","esp32p4::jpeg::dqt_info::T2_DQT_INFO_R","esp32p4::jpeg::dqt_info::T3_DQT_INFO_R","esp32p4::jpeg::pic_size::VA_R","esp32p4::jpeg::pic_size::HA_R","esp32p4::jpeg::t0qnr::T0_QNR_VAL_R","esp32p4::jpeg::t1qnr::CHROMINANCE_QNR_VAL_R","esp32p4::jpeg::t2qnr::T2_QNR_VAL_R","esp32p4::jpeg::t3qnr::T3_QNR_VAL_R","esp32p4::jpeg::decode_conf::RESTART_INTERVAL_R","esp32p4::jpeg::decode_conf::COMPONENT_NUM_R","esp32p4::jpeg::decode_conf::SOS_CHECK_BYTE_NUM_R","esp32p4::jpeg::decode_conf::RST_CHECK_BYTE_NUM_R","esp32p4::jpeg::c0::DQT_TBL_SEL_R","esp32p4::jpeg::c0::Y_FACTOR_R","esp32p4::jpeg::c0::X_FACTOR_R","esp32p4::jpeg::c0::ID_R","esp32p4::jpeg::c1::DQT_TBL_SEL_R","esp32p4::jpeg::c1::Y_FACTOR_R","esp32p4::jpeg::c1::X_FACTOR_R","esp32p4::jpeg::c1::ID_R","esp32p4::jpeg::c2::DQT_TBL_SEL_R","esp32p4::jpeg::c2::Y_FACTOR_R","esp32p4::jpeg::c2::X_FACTOR_R","esp32p4::jpeg::c2::ID_R","esp32p4::jpeg::c3::DQT_TBL_SEL_R","esp32p4::jpeg::c3::Y_FACTOR_R","esp32p4::jpeg::c3::X_FACTOR_R","esp32p4::jpeg::c3::ID_R","esp32p4::jpeg::dht_info::DC0_DHT_ID_R","esp32p4::jpeg::dht_info::DC1_DHT_ID_R","esp32p4::jpeg::dht_info::AC0_DHT_ID_R","esp32p4::jpeg::dht_info::AC1_DHT_ID_R","esp32p4::jpeg::status0::BITSTREAM_EOF_VLD_CNT_R","esp32p4::jpeg::status0::DCTOUT_ZZSCAN_ADDR_R","esp32p4::jpeg::status0::QNRVAL_ZZSCAN_ADDR_R","esp32p4::jpeg::status0::REG_STATE_YUV_R","esp32p4::jpeg::status2::SOURCE_PIXEL_R","esp32p4::jpeg::status3::YO_R","esp32p4::jpeg::status3::CBO_R","esp32p4::jpeg::status3::CRO_R","esp32p4::jpeg::status4::HFM_BITSTREAM_R","esp32p4::jpeg::dht_totlen_dc0::DHT_TOTLEN_DC0_R","esp32p4::jpeg::dht_val_dc0::DHT_VAL_DC0_R","esp32p4::jpeg::dht_totlen_ac0::DHT_TOTLEN_AC0_R","esp32p4::jpeg::dht_val_ac0::DHT_VAL_AC0_R","esp32p4::jpeg::dht_totlen_dc1::DHT_TOTLEN_DC1_R","esp32p4::jpeg::dht_val_dc1::DHT_VAL_DC1_R","esp32p4::jpeg::dht_totlen_ac1::DHT_TOTLEN_AC1_R","esp32p4::jpeg::dht_val_ac1::DHT_VAL_AC1_R","esp32p4::jpeg::dht_codemin_dc0::DHT_CODEMIN_DC0_R","esp32p4::jpeg::dht_codemin_ac0::DHT_CODEMIN_AC0_R","esp32p4::jpeg::dht_codemin_dc1::DHT_CODEMIN_DC1_R","esp32p4::jpeg::dht_codemin_ac1::DHT_CODEMIN_AC1_R","esp32p4::jpeg::decoder_status0::DECODE_BYTE_CNT_R","esp32p4::jpeg::decoder_status0::HEADER_DEC_ST_R","esp32p4::jpeg::decoder_status0::DECODE_SAMPLE_SEL_R","esp32p4::jpeg::decoder_status1::ENCODE_DATA_R","esp32p4::jpeg::decoder_status1::COUNT_Q_R","esp32p4::jpeg::decoder_status1::DECODE_DATA_R","esp32p4::jpeg::decoder_status2::COMP_BLOCK_NUM_R","esp32p4::jpeg::decoder_status2::SCAN_NUM_R","esp32p4::jpeg::decoder_status3::LOOKUP_DATA_R","esp32p4::jpeg::decoder_status4::BLOCK_EOF_CNT_R","esp32p4::jpeg::decoder_status5::IDCT_HFM_DATA_R","esp32p4::jpeg::decoder_status5::NS0_R","esp32p4::jpeg::decoder_status5::NS1_R","esp32p4::jpeg::decoder_status5::NS2_R","esp32p4::jpeg::decoder_status5::NS3_R","esp32p4::jpeg::status5::PIC_BLOCK_NUM_R","esp32p4::jpeg::eco_low::RDN_ECO_LOW_R","esp32p4::jpeg::eco_high::RDN_ECO_HIGH_R","esp32p4::jpeg::version::JPEG_VER_R","esp32p4::lcd_cam::lcd_clock::LCD_CLKCNT_N_R","esp32p4::lcd_cam::lcd_clock::LCD_CLKM_DIV_NUM_R","esp32p4::lcd_cam::lcd_clock::LCD_CLKM_DIV_B_R","esp32p4::lcd_cam::lcd_clock::LCD_CLKM_DIV_A_R","esp32p4::lcd_cam::lcd_clock::LCD_CLK_SEL_R","esp32p4::lcd_cam::cam_ctrl::CAM_VSYNC_FILTER_THRES_R","esp32p4::lcd_cam::cam_ctrl::CAM_CLKM_DIV_NUM_R","esp32p4::lcd_cam::cam_ctrl::CAM_CLKM_DIV_B_R","esp32p4::lcd_cam::cam_ctrl::CAM_CLKM_DIV_A_R","esp32p4::lcd_cam::cam_ctrl::CAM_CLK_SEL_R","esp32p4::lcd_cam::cam_ctrl1::CAM_REC_DATA_BYTELEN_R","esp32p4::lcd_cam::cam_ctrl1::CAM_LINE_INT_NUM_R","esp32p4::lcd_cam::cam_rgb_yuv::CAM_CONV_YUV2YUV_MODE_R","esp32p4::lcd_cam::cam_rgb_yuv::CAM_CONV_YUV_MODE_R","esp32p4::lcd_cam::lcd_rgb_yuv::LCD_CONV_YUV2YUV_MODE_R","esp32p4::lcd_cam::lcd_rgb_yuv::LCD_CONV_YUV_MODE_R","esp32p4::lcd_cam::lcd_user::LCD_DOUT_CYCLELEN_R","esp32p4::lcd_cam::lcd_user::LCD_DOUT_BYTE_SWIZZLE_MODE_R","esp32p4::lcd_cam::lcd_user::LCD_BYTE_MODE_R","esp32p4::lcd_cam::lcd_user::LCD_DUMMY_CYCLELEN_R","esp32p4::lcd_cam::lcd_misc::LCD_WIRE_MODE_R","esp32p4::lcd_cam::lcd_misc::LCD_VFK_CYCLELEN_R","esp32p4::lcd_cam::lcd_misc::LCD_VBK_CYCLELEN_R","esp32p4::lcd_cam::lcd_ctrl::LCD_HB_FRONT_R","esp32p4::lcd_cam::lcd_ctrl::LCD_VA_HEIGHT_R","esp32p4::lcd_cam::lcd_ctrl::LCD_VT_HEIGHT_R","esp32p4::lcd_cam::lcd_ctrl1::LCD_VB_FRONT_R","esp32p4::lcd_cam::lcd_ctrl1::LCD_HA_WIDTH_R","esp32p4::lcd_cam::lcd_ctrl1::LCD_HT_WIDTH_R","esp32p4::lcd_cam::lcd_ctrl2::LCD_VSYNC_WIDTH_R","esp32p4::lcd_cam::lcd_ctrl2::LCD_HSYNC_WIDTH_R","esp32p4::lcd_cam::lcd_ctrl2::LCD_HSYNC_POSITION_R","esp32p4::lcd_cam::lcd_first_cmd_val::LCD_FIRST_CMD_VALUE_R","esp32p4::lcd_cam::lcd_latter_cmd_val::LCD_LATTER_CMD_VALUE_R","esp32p4::lcd_cam::lcd_dly_mode_cfg1::DOUT16_MODE_R","esp32p4::lcd_cam::lcd_dly_mode_cfg1::DOUT17_MODE_R","esp32p4::lcd_cam::lcd_dly_mode_cfg1::DOUT18_MODE_R","esp32p4::lcd_cam::lcd_dly_mode_cfg1::DOUT19_MODE_R","esp32p4::lcd_cam::lcd_dly_mode_cfg1::DOUT20_MODE_R","esp32p4::lcd_cam::lcd_dly_mode_cfg1::DOUT21_MODE_R","esp32p4::lcd_cam::lcd_dly_mode_cfg1::DOUT22_MODE_R","esp32p4::lcd_cam::lcd_dly_mode_cfg1::DOUT23_MODE_R","esp32p4::lcd_cam::lcd_dly_mode_cfg1::LCD_CD_MODE_R","esp32p4::lcd_cam::lcd_dly_mode_cfg1::LCD_DE_MODE_R","esp32p4::lcd_cam::lcd_dly_mode_cfg1::LCD_HSYNC_MODE_R","esp32p4::lcd_cam::lcd_dly_mode_cfg1::LCD_VSYNC_MODE_R","esp32p4::lcd_cam::lcd_dly_mode_cfg2::DOUT0_MODE_R","esp32p4::lcd_cam::lcd_dly_mode_cfg2::DOUT1_MODE_R","esp32p4::lcd_cam::lcd_dly_mode_cfg2::DOUT2_MODE_R","esp32p4::lcd_cam::lcd_dly_mode_cfg2::DOUT3_MODE_R","esp32p4::lcd_cam::lcd_dly_mode_cfg2::DOUT4_MODE_R","esp32p4::lcd_cam::lcd_dly_mode_cfg2::DOUT5_MODE_R","esp32p4::lcd_cam::lcd_dly_mode_cfg2::DOUT6_MODE_R","esp32p4::lcd_cam::lcd_dly_mode_cfg2::DOUT7_MODE_R","esp32p4::lcd_cam::lcd_dly_mode_cfg2::DOUT8_MODE_R","esp32p4::lcd_cam::lcd_dly_mode_cfg2::DOUT9_MODE_R","esp32p4::lcd_cam::lcd_dly_mode_cfg2::DOUT10_MODE_R","esp32p4::lcd_cam::lcd_dly_mode_cfg2::DOUT11_MODE_R","esp32p4::lcd_cam::lcd_dly_mode_cfg2::DOUT12_MODE_R","esp32p4::lcd_cam::lcd_dly_mode_cfg2::DOUT13_MODE_R","esp32p4::lcd_cam::lcd_dly_mode_cfg2::DOUT14_MODE_R","esp32p4::lcd_cam::lcd_dly_mode_cfg2::DOUT15_MODE_R","esp32p4::lcd_cam::lc_reg_date::LC_DATE_R","esp32p4::ledc::ch_conf0::TIMER_SEL_CH_R","esp32p4::ledc::ch_conf0::OVF_NUM_CH_R","esp32p4::ledc::ch_hpoint::HPOINT_CH_R","esp32p4::ledc::ch_duty::DUTY_CH_R","esp32p4::ledc::ch_duty_r::DUTY_CH_R_R","esp32p4::ledc::timer_conf::TIMER_DUTY_RES_R","esp32p4::ledc::timer_conf::CLK_DIV_TIMER_R","esp32p4::ledc::timer_value::TIMER_CNT_R","esp32p4::ledc::ch_gamma_conf::CH_GAMMA_ENTRY_NUM_R","esp32p4::ledc::timer_cmp::TIMER_CMP_R","esp32p4::ledc::timer_cnt_cap::TIMER_CNT_CAP_R","esp32p4::ledc::conf::APB_CLK_SEL_R","esp32p4::ledc::date::LEDC_DATE_R","esp32p4::lp_peri::core_clk_sel::LP_I2S_TX_CLK_SEL_R","esp32p4::lp_peri::core_clk_sel::LP_I2S_RX_CLK_SEL_R","esp32p4::lp_peri::core_clk_sel::LP_I2C_CLK_SEL_R","esp32p4::lp_peri::core_clk_sel::LP_UART_CLK_SEL_R","esp32p4::lp_peri::adc_ctrl::LPADC_FUNC_DIV_NUM_R","esp32p4::lp_peri::adc_ctrl::LPADC_SAR2_DIV_NUM_R","esp32p4::lp_peri::adc_ctrl::LPADC_SAR1_DIV_NUM_R","esp32p4::lp_peri::lp_i2s_rxclk_div_num::LP_I2S_RX_CLKM_DIV_NUM_R","esp32p4::lp_peri::lp_i2s_rxclk_div_xyz::LP_I2S_RX_CLKM_DIV_Z_R","esp32p4::lp_peri::lp_i2s_rxclk_div_xyz::LP_I2S_RX_CLKM_DIV_Y_R","esp32p4::lp_peri::lp_i2s_rxclk_div_xyz::LP_I2S_RX_CLKM_DIV_X_R","esp32p4::lp_peri::lp_i2s_txclk_div_num::LP_I2S_TX_CLKM_DIV_NUM_R","esp32p4::lp_peri::lp_i2s_txclk_div_xyz::LP_I2S_TX_CLKM_DIV_Z_R","esp32p4::lp_peri::lp_i2s_txclk_div_xyz::LP_I2S_TX_CLKM_DIV_Y_R","esp32p4::lp_peri::lp_i2s_txclk_div_xyz::LP_I2S_TX_CLKM_DIV_X_R","esp32p4::lp_sys::lp_sys_ver_date::VER_DATE_R","esp32p4::lp_sys::sys_ctrl::DIG_FIB_R","esp32p4::lp_sys::sys_ctrl::ANA_FIB_R","esp32p4::lp_sys::sys_ctrl::LP_FIB_SEL_R","esp32p4::lp_sys::lp_core_boot_addr::LP_CPU_BOOT_ADDR_R","esp32p4::lp_sys::ext_wakeup1::SEL_R","esp32p4::lp_sys::ext_wakeup1_status::EXT_WAKEUP1_STATUS_R","esp32p4::lp_sys::boot_addr_hp_lp::BOOT_ADDR_HP_LP_R","esp32p4::lp_sys::lp_store0::LP_SCRATCH0_R","esp32p4::lp_sys::lp_store1::LP_SCRATCH1_R","esp32p4::lp_sys::lp_store2::LP_SCRATCH2_R","esp32p4::lp_sys::lp_store3::LP_SCRATCH3_R","esp32p4::lp_sys::lp_store4::LP_SCRATCH4_R","esp32p4::lp_sys::lp_store5::LP_SCRATCH5_R","esp32p4::lp_sys::lp_store6::LP_SCRATCH6_R","esp32p4::lp_sys::lp_store7::LP_SCRATCH7_R","esp32p4::lp_sys::lp_store8::LP_SCRATCH8_R","esp32p4::lp_sys::lp_store9::LP_SCRATCH9_R","esp32p4::lp_sys::lp_store10::LP_SCRATCH10_R","esp32p4::lp_sys::lp_store11::LP_SCRATCH11_R","esp32p4::lp_sys::lp_store12::LP_SCRATCH12_R","esp32p4::lp_sys::lp_store13::LP_SCRATCH13_R","esp32p4::lp_sys::lp_store14::LP_SCRATCH14_R","esp32p4::lp_sys::lp_store15::LP_SCRATCH15_R","esp32p4::lp_sys::lp_probea_ctrl::PROBE_A_MOD_SEL_R","esp32p4::lp_sys::lp_probea_ctrl::PROBE_A_TOP_SEL_R","esp32p4::lp_sys::lp_probea_ctrl::PROBE_L_SEL_R","esp32p4::lp_sys::lp_probea_ctrl::PROBE_H_SEL_R","esp32p4::lp_sys::lp_probeb_ctrl::PROBE_B_MOD_SEL_R","esp32p4::lp_sys::lp_probeb_ctrl::PROBE_B_TOP_SEL_R","esp32p4::lp_sys::lp_probe_out::PROBE_TOP_OUT_R","esp32p4::lp_sys::ana_xpd_pad_group::ANA_REG_XPD_PAD_GROUP_R","esp32p4::lp_sys::lp_tcm_ram_rdn_eco_low::LP_TCM_RAM_RDN_ECO_LOW_R","esp32p4::lp_sys::lp_tcm_ram_rdn_eco_high::LP_TCM_RAM_RDN_ECO_HIGH_R","esp32p4::lp_sys::lp_tcm_rom_rdn_eco_low::LP_TCM_ROM_RDN_ECO_LOW_R","esp32p4::lp_sys::lp_tcm_rom_rdn_eco_high::LP_TCM_ROM_RDN_ECO_HIGH_R","esp32p4::lp_sys::lp_pmu_rdn_eco_low::PMU_RDN_ECO_LOW_R","esp32p4::lp_sys::lp_pmu_rdn_eco_high::PMU_RDN_ECO_HIGH_R","esp32p4::lp_sys::pad_comp0::DREF_COMP0_R","esp32p4::lp_sys::pad_comp1::DREF_COMP1_R","esp32p4::lp_sys::backup_dma_cfg0::BURST_LIMIT_AON_R","esp32p4::lp_sys::backup_dma_cfg0::READ_INTERVAL_AON_R","esp32p4::lp_sys::backup_dma_cfg0::LINK_BACKUP_TOUT_THRES_AON_R","esp32p4::lp_sys::backup_dma_cfg0::LINK_TOUT_THRES_AON_R","esp32p4::lp_sys::backup_dma_cfg2::LINK_ADDR_AON_R","esp32p4::lp_sys::boot_addr_hp_core1::BOOT_ADDR_HP_CORE1_R","esp32p4::lp_sys::lp_addrhole_addr::LP_ADDRHOLE_ADDR_R","esp32p4::lp_sys::lp_addrhole_info::LP_ADDRHOLE_ID_R","esp32p4::lp_sys::hp_mem_aux_ctrl::HP_MEM_AUX_CTRL_R","esp32p4::lp_sys::lp_mem_aux_ctrl::LP_MEM_AUX_CTRL_R","esp32p4::lp_sys::hp_rom_aux_ctrl::HP_ROM_AUX_CTRL_R","esp32p4::lp_sys::lp_rom_aux_ctrl::LP_ROM_AUX_CTRL_R","esp32p4::lp_sys::lp_cpu_dbg_pc::LP_CPU_DBG_PC_R","esp32p4::lp_sys::lp_cpu_exc_pc::LP_CPU_EXC_PC_R","esp32p4::lp_sys::idbus_addrhole_addr::IDBUS_ADDRHOLE_ADDR_R","esp32p4::lp_sys::idbus_addrhole_info::IDBUS_ADDRHOLE_ID_R","esp32p4::lp_sys::hp_por_rst_bypass_ctrl::HP_PO_CNNT_RSTN_BYPASS_CTRL_R","esp32p4::lp_sys::hp_por_rst_bypass_ctrl::HP_PO_RSTN_BYPASS_CTRL_R","esp32p4::lp_sys::rng_data::RND_DATA_R","esp32p4::lp_sys::lp_core_ahb_timeout::THRES_R","esp32p4::lp_sys::lp_core_ahb_timeout::LP2HP_AHB_TIMEOUT_THRES_R","esp32p4::lp_sys::lp_core_ibus_timeout::THRES_R","esp32p4::lp_sys::lp_core_dbus_timeout::THRES_R","esp32p4::lp_sys::lp_core_err_resp_dis::LP_CORE_ERR_RESP_DIS_R","esp32p4::lp_sys::rng_cfg::RNG_TIMER_PSCALE_R","esp32p4::lp_sys::rng_cfg::RNG_SAR_DATA_R","esp32p4::lp_ana_peri::lp_ana_bod_mode0_cntl::LP_ANA_BOD_MODE0_INTR_WAIT_R","esp32p4::lp_ana_peri::lp_ana_bod_mode0_cntl::LP_ANA_BOD_MODE0_RESET_WAIT_R","esp32p4::lp_ana_peri::lp_ana_vdd_source_cntl::LP_ANA_DETMODE_SEL_R","esp32p4::lp_ana_peri::lp_ana_vdd_source_cntl::LP_ANA_VGOOD_EVENT_RECORD_R","esp32p4::lp_ana_peri::lp_ana_vdd_source_cntl::LP_ANA_BOD_SOURCE_ENA_R","esp32p4::lp_ana_peri::lp_ana_vddbat_bod_cntl::LP_ANA_VDDBAT_UPVOLTAGE_TARGET_R","esp32p4::lp_ana_peri::lp_ana_vddbat_bod_cntl::LP_ANA_VDDBAT_UNDERVOLTAGE_TARGET_R","esp32p4::lp_ana_peri::lp_ana_vddbat_charge_cntl::LP_ANA_VDDBAT_CHARGE_UPVOLTAGE_TARGET_R","esp32p4::lp_ana_peri::lp_ana_vddbat_charge_cntl::LP_ANA_VDDBAT_CHARGE_UNDERVOLTAGE_TARGET_R","esp32p4::lp_ana_peri::lp_ana_fib_enable::LP_ANA_ANA_FIB_ENA_R","esp32p4::lp_ana_peri::lp_ana_touch_approach_work_meas_num::LP_ANA_TOUCH_APPROACH_MEAS_NUM2_R","esp32p4::lp_ana_peri::lp_ana_touch_approach_work_meas_num::LP_ANA_TOUCH_APPROACH_MEAS_NUM1_R","esp32p4::lp_ana_peri::lp_ana_touch_approach_work_meas_num::LP_ANA_TOUCH_APPROACH_MEAS_NUM0_R","esp32p4::lp_ana_peri::lp_ana_touch_scan_ctrl1::LP_ANA_TOUCH_SCAN_PAD_MAP_R","esp32p4::lp_ana_peri::lp_ana_touch_scan_ctrl1::LP_ANA_TOUCH_XPD_WAIT_R","esp32p4::lp_ana_peri::lp_ana_touch_scan_ctrl2::LP_ANA_TOUCH_TIMEOUT_NUM_R","esp32p4::lp_ana_peri::lp_ana_touch_scan_ctrl2::LP_ANA_TOUCH_OUT_RING_R","esp32p4::lp_ana_peri::lp_ana_touch_scan_ctrl2::LP_ANA_FREQ_SCAN_CNT_LIMIT_R","esp32p4::lp_ana_peri::lp_ana_touch_work::LP_ANA_DIV_NUM2_R","esp32p4::lp_ana_peri::lp_ana_touch_work::LP_ANA_DIV_NUM1_R","esp32p4::lp_ana_peri::lp_ana_touch_work::LP_ANA_DIV_NUM0_R","esp32p4::lp_ana_peri::lp_ana_touch_work_meas_num::LP_ANA_TOUCH_MEAS_NUM2_R","esp32p4::lp_ana_peri::lp_ana_touch_work_meas_num::LP_ANA_TOUCH_MEAS_NUM1_R","esp32p4::lp_ana_peri::lp_ana_touch_work_meas_num::LP_ANA_TOUCH_MEAS_NUM0_R","esp32p4::lp_ana_peri::lp_ana_touch_filter1::LP_ANA_TOUCH_HYSTERESIS_R","esp32p4::lp_ana_peri::lp_ana_touch_filter1::LP_ANA_TOUCH_NEG_NOISE_THRES_R","esp32p4::lp_ana_peri::lp_ana_touch_filter1::LP_ANA_TOUCH_NOISE_THRES_R","esp32p4::lp_ana_peri::lp_ana_touch_filter1::LP_ANA_TOUCH_SMOOTH_LVL_R","esp32p4::lp_ana_peri::lp_ana_touch_filter1::LP_ANA_TOUCH_JITTER_STEP_R","esp32p4::lp_ana_peri::lp_ana_touch_filter1::LP_ANA_TOUCH_FILTER_MODE_R","esp32p4::lp_ana_peri::lp_ana_touch_filter1::LP_ANA_TOUCH_NEG_NOISE_LIMIT_R","esp32p4::lp_ana_peri::lp_ana_touch_filter1::LP_ANA_TOUCH_APPROACH_LIMIT_R","esp32p4::lp_ana_peri::lp_ana_touch_filter1::LP_ANA_TOUCH_DEBOUNCE_LIMIT_R","esp32p4::lp_ana_peri::lp_ana_touch_filter2::LP_ANA_TOUCH_OUTEN_R","esp32p4::lp_ana_peri::lp_ana_touch_filter3::LP_ANA_TOUCH_BASELINE_SW_R","esp32p4::lp_ana_peri::lp_ana_touch_slp0::LP_ANA_TOUCH_SLP_TH0_R","esp32p4::lp_ana_peri::lp_ana_touch_slp0::LP_ANA_TOUCH_SLP_PAD_R","esp32p4::lp_ana_peri::lp_ana_touch_slp1::LP_ANA_TOUCH_SLP_TH2_R","esp32p4::lp_ana_peri::lp_ana_touch_slp1::LP_ANA_TOUCH_SLP_TH1_R","esp32p4::lp_ana_peri::lp_ana_touch_approach::PAD0_R","esp32p4::lp_ana_peri::lp_ana_touch_approach::PAD1_R","esp32p4::lp_ana_peri::lp_ana_touch_approach::PAD2_R","esp32p4::lp_ana_peri::lp_ana_touch_freq0_scan_para::LP_ANA_TOUCH_FREQ0_DCAP_LPF_R","esp32p4::lp_ana_peri::lp_ana_touch_freq0_scan_para::LP_ANA_TOUCH_FREQ0_DRES_LPF_R","esp32p4::lp_ana_peri::lp_ana_touch_freq0_scan_para::LP_ANA_TOUCH_FREQ0_DRV_LS_R","esp32p4::lp_ana_peri::lp_ana_touch_freq0_scan_para::LP_ANA_TOUCH_FREQ0_DRV_HS_R","esp32p4::lp_ana_peri::lp_ana_touch_freq0_scan_para::LP_ANA_TOUCH_FREQ0_DBIAS_R","esp32p4::lp_ana_peri::lp_ana_touch_freq1_scan_para::LP_ANA_TOUCH_FREQ1_DCAP_LPF_R","esp32p4::lp_ana_peri::lp_ana_touch_freq1_scan_para::LP_ANA_TOUCH_FREQ1_DRES_LPF_R","esp32p4::lp_ana_peri::lp_ana_touch_freq1_scan_para::LP_ANA_TOUCH_FREQ1_DRV_LS_R","esp32p4::lp_ana_peri::lp_ana_touch_freq1_scan_para::LP_ANA_TOUCH_FREQ1_DRV_HS_R","esp32p4::lp_ana_peri::lp_ana_touch_freq1_scan_para::LP_ANA_TOUCH_FREQ1_DBIAS_R","esp32p4::lp_ana_peri::lp_ana_touch_freq2_scan_para::LP_ANA_TOUCH_FREQ2_DCAP_LPF_R","esp32p4::lp_ana_peri::lp_ana_touch_freq2_scan_para::LP_ANA_TOUCH_FREQ2_DRES_LPF_R","esp32p4::lp_ana_peri::lp_ana_touch_freq2_scan_para::LP_ANA_TOUCH_FREQ2_DRV_LS_R","esp32p4::lp_ana_peri::lp_ana_touch_freq2_scan_para::LP_ANA_TOUCH_FREQ2_DRV_HS_R","esp32p4::lp_ana_peri::lp_ana_touch_freq2_scan_para::LP_ANA_TOUCH_FREQ2_DBIAS_R","esp32p4::lp_ana_peri::lp_ana_touch_ana_para::LP_ANA_TOUCH_TOUCH_BUF_DRV_R","esp32p4::lp_ana_peri::lp_ana_touch_ana_para::LP_ANA_TOUCH_TOUCH_DCAP_CAL_R","esp32p4::lp_ana_peri::lp_ana_touch_mux0::LP_ANA_TOUCH_DATA_SEL_R","esp32p4::lp_ana_peri::lp_ana_touch_mux0::LP_ANA_TOUCH_FREQ_SEL_R","esp32p4::lp_ana_peri::lp_ana_touch_mux0::LP_ANA_TOUCH_BUFSEL_R","esp32p4::lp_ana_peri::lp_ana_touch_mux1::LP_ANA_TOUCH_START_R","esp32p4::lp_ana_peri::lp_ana_touch_mux1::LP_ANA_TOUCH_XPD_R","esp32p4::lp_ana_peri::lp_ana_touch_pad0_th0::LP_ANA_TOUCH_PAD0_TH0_R","esp32p4::lp_ana_peri::lp_ana_touch_pad0_th1::LP_ANA_TOUCH_PAD0_TH1_R","esp32p4::lp_ana_peri::lp_ana_touch_pad0_th2::LP_ANA_TOUCH_PAD0_TH2_R","esp32p4::lp_ana_peri::lp_ana_touch_pad1_th0::LP_ANA_TOUCH_PAD1_TH0_R","esp32p4::lp_ana_peri::lp_ana_touch_pad1_th1::LP_ANA_TOUCH_PAD1_TH1_R","esp32p4::lp_ana_peri::lp_ana_touch_pad1_th2::LP_ANA_TOUCH_PAD1_TH2_R","esp32p4::lp_ana_peri::lp_ana_touch_pad2_th0::LP_ANA_TOUCH_PAD2_TH0_R","esp32p4::lp_ana_peri::lp_ana_touch_pad2_th1::LP_ANA_TOUCH_PAD2_TH1_R","esp32p4::lp_ana_peri::lp_ana_touch_pad2_th2::LP_ANA_TOUCH_PAD2_TH2_R","esp32p4::lp_ana_peri::lp_ana_touch_pad3_th0::LP_ANA_TOUCH_PAD3_TH0_R","esp32p4::lp_ana_peri::lp_ana_touch_pad3_th1::LP_ANA_TOUCH_PAD3_TH1_R","esp32p4::lp_ana_peri::lp_ana_touch_pad3_th2::LP_ANA_TOUCH_PAD3_TH2_R","esp32p4::lp_ana_peri::lp_ana_touch_pad4_th0::LP_ANA_TOUCH_PAD4_TH0_R","esp32p4::lp_ana_peri::lp_ana_touch_pad4_th1::LP_ANA_TOUCH_PAD4_TH1_R","esp32p4::lp_ana_peri::lp_ana_touch_pad4_th2::LP_ANA_TOUCH_PAD4_TH2_R","esp32p4::lp_ana_peri::lp_ana_touch_pad5_th0::LP_ANA_TOUCH_PAD5_TH0_R","esp32p4::lp_ana_peri::lp_ana_touch_pad5_th1::LP_ANA_TOUCH_PAD5_TH1_R","esp32p4::lp_ana_peri::lp_ana_touch_pad5_th2::LP_ANA_TOUCH_PAD5_TH2_R","esp32p4::lp_ana_peri::lp_ana_touch_pad6_th0::LP_ANA_TOUCH_PAD6_TH0_R","esp32p4::lp_ana_peri::lp_ana_touch_pad6_th1::LP_ANA_TOUCH_PAD6_TH1_R","esp32p4::lp_ana_peri::lp_ana_touch_pad6_th2::LP_ANA_TOUCH_PAD6_TH2_R","esp32p4::lp_ana_peri::lp_ana_touch_pad7_th0::LP_ANA_TOUCH_PAD7_TH0_R","esp32p4::lp_ana_peri::lp_ana_touch_pad7_th1::LP_ANA_TOUCH_PAD7_TH1_R","esp32p4::lp_ana_peri::lp_ana_touch_pad7_th2::LP_ANA_TOUCH_PAD7_TH2_R","esp32p4::lp_ana_peri::lp_ana_touch_pad8_th0::LP_ANA_TOUCH_PAD8_TH0_R","esp32p4::lp_ana_peri::lp_ana_touch_pad8_th1::LP_ANA_TOUCH_PAD8_TH1_R","esp32p4::lp_ana_peri::lp_ana_touch_pad8_th2::LP_ANA_TOUCH_PAD8_TH2_R","esp32p4::lp_ana_peri::lp_ana_touch_pad9_th0::LP_ANA_TOUCH_PAD9_TH0_R","esp32p4::lp_ana_peri::lp_ana_touch_pad9_th1::LP_ANA_TOUCH_PAD9_TH1_R","esp32p4::lp_ana_peri::lp_ana_touch_pad9_th2::LP_ANA_TOUCH_PAD9_TH2_R","esp32p4::lp_ana_peri::lp_ana_touch_pad10_th0::LP_ANA_TOUCH_PAD10_TH0_R","esp32p4::lp_ana_peri::lp_ana_touch_pad10_th1::LP_ANA_TOUCH_PAD10_TH1_R","esp32p4::lp_ana_peri::lp_ana_touch_pad10_th2::LP_ANA_TOUCH_PAD10_TH2_R","esp32p4::lp_ana_peri::lp_ana_touch_pad11_th0::LP_ANA_TOUCH_PAD11_TH0_R","esp32p4::lp_ana_peri::lp_ana_touch_pad11_th1::LP_ANA_TOUCH_PAD11_TH1_R","esp32p4::lp_ana_peri::lp_ana_touch_pad11_th2::LP_ANA_TOUCH_PAD11_TH2_R","esp32p4::lp_ana_peri::lp_ana_touch_pad12_th0::LP_ANA_TOUCH_PAD12_TH0_R","esp32p4::lp_ana_peri::lp_ana_touch_pad12_th1::LP_ANA_TOUCH_PAD12_TH1_R","esp32p4::lp_ana_peri::lp_ana_touch_pad12_th2::LP_ANA_TOUCH_PAD12_TH2_R","esp32p4::lp_ana_peri::lp_ana_touch_pad13_th0::LP_ANA_TOUCH_PAD13_TH0_R","esp32p4::lp_ana_peri::lp_ana_touch_pad13_th1::LP_ANA_TOUCH_PAD13_TH1_R","esp32p4::lp_ana_peri::lp_ana_touch_pad13_th2::LP_ANA_TOUCH_PAD13_TH2_R","esp32p4::lp_ana_peri::lp_ana_touch_pad14_th0::LP_ANA_TOUCH_PAD14_TH0_R","esp32p4::lp_ana_peri::lp_ana_touch_pad14_th1::LP_ANA_TOUCH_PAD14_TH1_R","esp32p4::lp_ana_peri::lp_ana_touch_pad14_th2::LP_ANA_TOUCH_PAD14_TH2_R","esp32p4::lp_ana_peri::lp_ana_date::LP_ANA_LP_ANA_DATE_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_lp_clk_conf::LP_AONCLKRST_SLOW_CLK_SEL_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_lp_clk_conf::LP_AONCLKRST_FAST_CLK_SEL_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_lp_clk_conf::LP_AONCLKRST_LP_PERI_DIV_NUM_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_reset_cause::LP_AONCLKRST_LPCORE_RESET_CAUSE_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_reset_cause::LP_AONCLKRST_HPCORE0_RESET_CAUSE_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_reset_cause::LP_AONCLKRST_HPCORE1_RESET_CAUSE_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_hpcpu_reset_ctrl0::LP_AONCLKRST_LP_WDT_HPCORE0_RESET_LENGTH_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_hpcpu_reset_ctrl0::LP_AONCLKRST_HPCORE0_STALL_WAIT_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_hpcpu_reset_ctrl0::LP_AONCLKRST_LP_WDT_HPCORE1_RESET_LENGTH_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_hpcpu_reset_ctrl0::LP_AONCLKRST_HPCORE1_STALL_WAIT_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_hpcpu_reset_ctrl1::LP_AONCLKRST_HPCORE0_SW_STALL_CODE_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_hpcpu_reset_ctrl1::LP_AONCLKRST_HPCORE1_SW_STALL_CODE_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_fosc_cntl::LP_AONCLKRST_FOSC_DFREQ_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_rc32k_cntl::LP_AONCLKRST_RC32K_DFREQ_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_sosc_cntl::LP_AONCLKRST_SOSC_DFREQ_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_xtal32k::LP_AONCLKRST_DRES_XTAL32K_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_xtal32k::LP_AONCLKRST_DGM_XTAL32K_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_xtal32k::LP_AONCLKRST_DAC_XTAL32K_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_mux_hpsys_reset_bypass::LP_AONCLKRST_MUX_HPSYS_RESET_BYPASS_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_hpsys_0_reset_bypass::LP_AONCLKRST_HPSYS_0_RESET_BYPASS_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_hpsys_apm_reset_bypass::LP_AONCLKRST_HPSYS_APM_RESET_BYPASS_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_hp_clk_ctrl::LP_AONCLKRST_HP_ROOT_CLK_SRC_SEL_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_hp_usb_clkrst_ctrl0::LP_AONCLKRST_USB_48M_DIV_NUM_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_hp_usb_clkrst_ctrl0::LP_AONCLKRST_USB_25M_DIV_NUM_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_hp_usb_clkrst_ctrl0::LP_AONCLKRST_USB_12M_DIV_NUM_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_hp_usb_clkrst_ctrl1::LP_AONCLKRST_USB_OTG20_PHYREF_CLK_SRC_SEL_R","esp32p4::lp_gpio::ver_date::REG_VER_DATE_R","esp32p4::lp_gpio::out::REG_GPIO_OUT_DATA_R","esp32p4::lp_gpio::enable::REG_GPIO_ENABLE_DATA_R","esp32p4::lp_gpio::status::REG_GPIO_STATUS_DATA_R","esp32p4::lp_gpio::status_next::REG_GPIO_STATUS_INTERRUPT_NEXT_R","esp32p4::lp_gpio::in_::REG_GPIO_IN_DATA_NEXT_R","esp32p4::lp_gpio::pin0::REG_GPIO_PIN0_INT_TYPE_R","esp32p4::lp_gpio::pin1::REG_GPIO_PIN1_INT_TYPE_R","esp32p4::lp_gpio::pin2::REG_GPIO_PIN2_INT_TYPE_R","esp32p4::lp_gpio::pin3::REG_GPIO_PIN3_INT_TYPE_R","esp32p4::lp_gpio::pin4::REG_GPIO_PIN4_INT_TYPE_R","esp32p4::lp_gpio::pin5::REG_GPIO_PIN5_INT_TYPE_R","esp32p4::lp_gpio::pin6::REG_GPIO_PIN6_INT_TYPE_R","esp32p4::lp_gpio::pin7::REG_GPIO_PIN7_INT_TYPE_R","esp32p4::lp_gpio::pin8::REG_GPIO_PIN8_INT_TYPE_R","esp32p4::lp_gpio::pin9::REG_GPIO_PIN9_INT_TYPE_R","esp32p4::lp_gpio::pin10::REG_GPIO_PIN10_INT_TYPE_R","esp32p4::lp_gpio::pin11::REG_GPIO_PIN11_INT_TYPE_R","esp32p4::lp_gpio::pin12::REG_GPIO_PIN12_INT_TYPE_R","esp32p4::lp_gpio::pin13::REG_GPIO_PIN13_INT_TYPE_R","esp32p4::lp_gpio::pin14::REG_GPIO_PIN14_INT_TYPE_R","esp32p4::lp_gpio::pin15::REG_GPIO_PIN15_INT_TYPE_R","esp32p4::lp_gpio::func0_in_sel_cfg::REG_GPIO_FUNC0_IN_SEL_R","esp32p4::lp_gpio::func1_in_sel_cfg::REG_GPIO_FUNC1_IN_SEL_R","esp32p4::lp_gpio::func2_in_sel_cfg::REG_GPIO_FUNC2_IN_SEL_R","esp32p4::lp_gpio::func3_in_sel_cfg::REG_GPIO_FUNC3_IN_SEL_R","esp32p4::lp_gpio::func4_in_sel_cfg::REG_GPIO_FUNC4_IN_SEL_R","esp32p4::lp_gpio::func5_in_sel_cfg::REG_GPIO_FUNC5_IN_SEL_R","esp32p4::lp_gpio::func6_in_sel_cfg::REG_GPIO_FUNC6_IN_SEL_R","esp32p4::lp_gpio::func7_in_sel_cfg::REG_GPIO_FUNC7_IN_SEL_R","esp32p4::lp_gpio::func8_in_sel_cfg::REG_GPIO_FUNC8_IN_SEL_R","esp32p4::lp_gpio::func9_in_sel_cfg::REG_GPIO_FUNC9_IN_SEL_R","esp32p4::lp_gpio::func10_in_sel_cfg::REG_GPIO_FUNC10_IN_SEL_R","esp32p4::lp_gpio::func11_in_sel_cfg::REG_GPIO_FUNC11_IN_SEL_R","esp32p4::lp_gpio::func12_in_sel_cfg::REG_GPIO_FUNC12_IN_SEL_R","esp32p4::lp_gpio::func13_in_sel_cfg::REG_GPIO_FUNC13_IN_SEL_R","esp32p4::lp_gpio::func0_out_sel_cfg::REG_GPIO_FUNC0_OUT_SEL_R","esp32p4::lp_gpio::func1_out_sel_cfg::REG_GPIO_FUNC1_OUT_SEL_R","esp32p4::lp_gpio::func2_out_sel_cfg::REG_GPIO_FUNC2_OUT_SEL_R","esp32p4::lp_gpio::func3_out_sel_cfg::REG_GPIO_FUNC3_OUT_SEL_R","esp32p4::lp_gpio::func4_out_sel_cfg::REG_GPIO_FUNC4_OUT_SEL_R","esp32p4::lp_gpio::func5_out_sel_cfg::REG_GPIO_FUNC5_OUT_SEL_R","esp32p4::lp_gpio::func6_out_sel_cfg::REG_GPIO_FUNC6_OUT_SEL_R","esp32p4::lp_gpio::func7_out_sel_cfg::REG_GPIO_FUNC7_OUT_SEL_R","esp32p4::lp_gpio::func8_out_sel_cfg::REG_GPIO_FUNC8_OUT_SEL_R","esp32p4::lp_gpio::func9_out_sel_cfg::REG_GPIO_FUNC9_OUT_SEL_R","esp32p4::lp_gpio::func10_out_sel_cfg::REG_GPIO_FUNC10_OUT_SEL_R","esp32p4::lp_gpio::func11_out_sel_cfg::REG_GPIO_FUNC11_OUT_SEL_R","esp32p4::lp_gpio::func12_out_sel_cfg::REG_GPIO_FUNC12_OUT_SEL_R","esp32p4::lp_gpio::func13_out_sel_cfg::REG_GPIO_FUNC13_OUT_SEL_R","esp32p4::lp_gpio::func14_out_sel_cfg::REG_GPIO_FUNC14_OUT_SEL_R","esp32p4::lp_gpio::func15_out_sel_cfg::REG_GPIO_FUNC15_OUT_SEL_R","esp32p4::lp_i2c0::scl_low_period::SCL_LOW_PERIOD_R","esp32p4::lp_i2c0::sr::RXFIFO_CNT_R","esp32p4::lp_i2c0::sr::TXFIFO_CNT_R","esp32p4::lp_i2c0::sr::SCL_MAIN_STATE_LAST_R","esp32p4::lp_i2c0::sr::SCL_STATE_LAST_R","esp32p4::lp_i2c0::to::TIME_OUT_VALUE_R","esp32p4::lp_i2c0::fifo_st::RXFIFO_RADDR_R","esp32p4::lp_i2c0::fifo_st::RXFIFO_WADDR_R","esp32p4::lp_i2c0::fifo_st::TXFIFO_RADDR_R","esp32p4::lp_i2c0::fifo_st::TXFIFO_WADDR_R","esp32p4::lp_i2c0::fifo_conf::RXFIFO_WM_THRHD_R","esp32p4::lp_i2c0::fifo_conf::TXFIFO_WM_THRHD_R","esp32p4::lp_i2c0::data::FIFO_RDATA_R","esp32p4::lp_i2c0::sda_hold::TIME_R","esp32p4::lp_i2c0::sda_sample::TIME_R","esp32p4::lp_i2c0::scl_high_period::SCL_HIGH_PERIOD_R","esp32p4::lp_i2c0::scl_high_period::SCL_WAIT_HIGH_PERIOD_R","esp32p4::lp_i2c0::scl_start_hold::TIME_R","esp32p4::lp_i2c0::scl_rstart_setup::TIME_R","esp32p4::lp_i2c0::scl_stop_hold::TIME_R","esp32p4::lp_i2c0::scl_stop_setup::TIME_R","esp32p4::lp_i2c0::filter_cfg::SCL_FILTER_THRES_R","esp32p4::lp_i2c0::filter_cfg::SDA_FILTER_THRES_R","esp32p4::lp_i2c0::clk_conf::SCLK_DIV_NUM_R","esp32p4::lp_i2c0::clk_conf::SCLK_DIV_A_R","esp32p4::lp_i2c0::clk_conf::SCLK_DIV_B_R","esp32p4::lp_i2c0::comd0::COMMAND0_R","esp32p4::lp_i2c0::comd1::COMMAND1_R","esp32p4::lp_i2c0::comd2::COMMAND2_R","esp32p4::lp_i2c0::comd3::COMMAND3_R","esp32p4::lp_i2c0::comd4::COMMAND4_R","esp32p4::lp_i2c0::comd5::COMMAND5_R","esp32p4::lp_i2c0::comd6::COMMAND6_R","esp32p4::lp_i2c0::comd7::COMMAND7_R","esp32p4::lp_i2c0::scl_st_time_out::SCL_ST_TO_I2C_R","esp32p4::lp_i2c0::scl_main_st_time_out::SCL_MAIN_ST_TO_I2C_R","esp32p4::lp_i2c0::scl_sp_conf::SCL_RST_SLV_NUM_R","esp32p4::lp_i2c0::date::DATE_R","esp32p4::lp_i2c0::txfifo_start_addr::TXFIFO_START_ADDR_R","esp32p4::lp_i2c0::rxfifo_start_addr::RXFIFO_START_ADDR_R","esp32p4::lp_i2s0::rx_mem_conf::RX_MEM_FIFO_CNT_R","esp32p4::lp_i2s0::rx_mem_conf::RX_MEM_THRESHOLD_R","esp32p4::lp_i2s0::rx_conf::RX_PCM_CONF_R","esp32p4::lp_i2s0::rx_conf::RX_STOP_MODE_R","esp32p4::lp_i2s0::rx_conf1::RX_TDM_WS_WIDTH_R","esp32p4::lp_i2s0::rx_conf1::RX_BCK_DIV_NUM_R","esp32p4::lp_i2s0::rx_conf1::RX_BITS_MOD_R","esp32p4::lp_i2s0::rx_conf1::RX_HALF_SAMPLE_BITS_R","esp32p4::lp_i2s0::rx_conf1::RX_TDM_CHAN_BITS_R","esp32p4::lp_i2s0::rx_tdm_ctrl::RX_TDM_TOT_CHAN_NUM_R","esp32p4::lp_i2s0::rx_timing::RX_SD_IN_DM_R","esp32p4::lp_i2s0::rx_timing::RX_WS_OUT_DM_R","esp32p4::lp_i2s0::rx_timing::RX_BCK_OUT_DM_R","esp32p4::lp_i2s0::rx_timing::RX_WS_IN_DM_R","esp32p4::lp_i2s0::rx_timing::RX_BCK_IN_DM_R","esp32p4::lp_i2s0::lc_hung_conf::LC_FIFO_TIMEOUT_R","esp32p4::lp_i2s0::lc_hung_conf::LC_FIFO_TIMEOUT_SHIFT_R","esp32p4::lp_i2s0::rxeof_num::RX_EOF_NUM_R","esp32p4::lp_i2s0::conf_sigle_data::SINGLE_DATA_R","esp32p4::lp_i2s0::rx_pdm_conf::RX_PDM2PCM_AMPLIFY_NUM_R","esp32p4::lp_i2s0::rx_pdm_conf::RX_IIR_HP_MULT12_5_R","esp32p4::lp_i2s0::rx_pdm_conf::RX_IIR_HP_MULT12_0_R","esp32p4::lp_i2s0::eco_low::RDN_ECO_LOW_R","esp32p4::lp_i2s0::eco_high::RDN_ECO_HIGH_R","esp32p4::lp_i2s0::vad_param0::PARAM_MIN_ENERGY_R","esp32p4::lp_i2s0::vad_param0::PARAM_INIT_FRAME_NUM_R","esp32p4::lp_i2s0::vad_param1::PARAM_MIN_SPEECH_COUNT_R","esp32p4::lp_i2s0::vad_param1::PARAM_MAX_SPEECH_COUNT_R","esp32p4::lp_i2s0::vad_param1::PARAM_HANGOVER_SPEECH_R","esp32p4::lp_i2s0::vad_param1::PARAM_HANGOVER_SILENT_R","esp32p4::lp_i2s0::vad_param1::PARAM_MAX_OFFSET_R","esp32p4::lp_i2s0::vad_param2::PARAM_NOISE_AMP_DOWN_R","esp32p4::lp_i2s0::vad_param2::PARAM_NOISE_AMP_UP_R","esp32p4::lp_i2s0::vad_param3::PARAM_NOISE_SPE_UP0_R","esp32p4::lp_i2s0::vad_param3::PARAM_NOISE_SPE_UP1_R","esp32p4::lp_i2s0::vad_param4::PARAM_NOISE_SPE_DOWN_R","esp32p4::lp_i2s0::vad_param4::PARAM_NOISE_MEAN_DOWN_R","esp32p4::lp_i2s0::vad_param5::PARAM_NOISE_MEAN_UP0_R","esp32p4::lp_i2s0::vad_param5::PARAM_NOISE_MEAN_UP1_R","esp32p4::lp_i2s0::vad_param6::PARAM_NOISE_STD_FS_THSL_R","esp32p4::lp_i2s0::vad_param6::PARAM_NOISE_STD_FS_THSH_R","esp32p4::lp_i2s0::vad_param7::PARAM_THRES_UPD_BASE_R","esp32p4::lp_i2s0::vad_param7::PARAM_THRES_UPD_VARY_R","esp32p4::lp_i2s0::vad_param8::PARAM_THRES_UPD_BDL_R","esp32p4::lp_i2s0::vad_param8::PARAM_THRES_UPD_BDH_R","esp32p4::lp_i2s0::vad_param8::PARAM_FEATURE_BURST_R","esp32p4::lp_i2s0::vad_ob0::SPEECH_COUNT_OB_R","esp32p4::lp_i2s0::vad_ob0::SILENT_COUNT_OB_R","esp32p4::lp_i2s0::vad_ob0::MAX_SIGNAL0_OB_R","esp32p4::lp_i2s0::vad_ob1::MAX_SIGNAL1_OB_R","esp32p4::lp_i2s0::vad_ob1::MAX_SIGNAL2_OB_R","esp32p4::lp_i2s0::vad_ob2::NOISE_AMP_OB_R","esp32p4::lp_i2s0::vad_ob3::NOISE_MEAN_OB_R","esp32p4::lp_i2s0::vad_ob4::NOISE_STD_OB_R","esp32p4::lp_i2s0::vad_ob5::OFFSET_OB_R","esp32p4::lp_i2s0::vad_ob6::THRESHOLD_OB_R","esp32p4::lp_i2s0::vad_ob7::ENERGY_LOW_OB_R","esp32p4::lp_i2s0::vad_ob8::ENERGY_HIGH_OB_R","esp32p4::lp_i2s0::date::DATE_R","esp32p4::lp_io_mux::ver_date::REG_VER_DATE_R","esp32p4::lp_io_mux::pad0::REG_PAD0_DRV_R","esp32p4::lp_io_mux::pad0::REG_PAD0_FUN_SEL_R","esp32p4::lp_io_mux::pad1::REG_PAD1_DRV_R","esp32p4::lp_io_mux::pad1::REG_PAD1_FUN_SEL_R","esp32p4::lp_io_mux::pad2::REG_PAD2_DRV_R","esp32p4::lp_io_mux::pad2::REG_PAD2_FUN_SEL_R","esp32p4::lp_io_mux::pad3::REG_PAD3_DRV_R","esp32p4::lp_io_mux::pad3::REG_PAD3_FUN_SEL_R","esp32p4::lp_io_mux::pad4::REG_PAD4_DRV_R","esp32p4::lp_io_mux::pad4::REG_PAD4_FUN_SEL_R","esp32p4::lp_io_mux::pad5::REG_PAD5_DRV_R","esp32p4::lp_io_mux::pad5::REG_PAD5_FUN_SEL_R","esp32p4::lp_io_mux::pad6::REG_PAD6_DRV_R","esp32p4::lp_io_mux::pad6::REG_PAD6_FUN_SEL_R","esp32p4::lp_io_mux::pad7::REG_PAD7_DRV_R","esp32p4::lp_io_mux::pad7::REG_PAD7_FUN_SEL_R","esp32p4::lp_io_mux::pad8::REG_PAD8_DRV_R","esp32p4::lp_io_mux::pad8::REG_PAD8_FUN_SEL_R","esp32p4::lp_io_mux::pad9::REG_PAD9_DRV_R","esp32p4::lp_io_mux::pad9::REG_PAD9_FUN_SEL_R","esp32p4::lp_io_mux::pad10::REG_PAD10_DRV_R","esp32p4::lp_io_mux::pad10::REG_PAD10_FUN_SEL_R","esp32p4::lp_io_mux::pad11::REG_PAD11_DRV_R","esp32p4::lp_io_mux::pad11::REG_PAD11_FUN_SEL_R","esp32p4::lp_io_mux::pad120::REG_PAD12_DRV_R","esp32p4::lp_io_mux::pad120::REG_PAD12_FUN_SEL_R","esp32p4::lp_io_mux::pad13::REG_PAD13_DRV_R","esp32p4::lp_io_mux::pad13::REG_PAD13_FUN_SEL_R","esp32p4::lp_io_mux::pad14::REG_PAD14_DRV_R","esp32p4::lp_io_mux::pad14::REG_PAD14_FUN_SEL_R","esp32p4::lp_io_mux::pad15::REG_PAD15_DRV_R","esp32p4::lp_io_mux::pad15::REG_PAD15_FUN_SEL_R","esp32p4::lp_io_mux::ext_wakeup0_sel::REG_XTL_EXT_CTR_SEL_R","esp32p4::lp_io_mux::ext_wakeup0_sel::REG_EXT_WAKEUP0_SEL_R","esp32p4::lp_io_mux::lp_pad_hold::REG_LP_GPIO_HOLD_R","esp32p4::lp_io_mux::lp_pad_hys::REG_LP_GPIO_HYS_R","esp32p4::lp_uart::fifo::RXFIFO_RD_BYTE_R","esp32p4::lp_uart::clkdiv_sync::CLKDIV_R","esp32p4::lp_uart::clkdiv_sync::CLKDIV_FRAG_R","esp32p4::lp_uart::rx_filt::GLITCH_FILT_R","esp32p4::lp_uart::status::RXFIFO_CNT_R","esp32p4::lp_uart::status::TXFIFO_CNT_R","esp32p4::lp_uart::conf0_sync::BIT_NUM_R","esp32p4::lp_uart::conf0_sync::STOP_BIT_NUM_R","esp32p4::lp_uart::conf1::RXFIFO_FULL_THRHD_R","esp32p4::lp_uart::conf1::TXFIFO_EMPTY_THRHD_R","esp32p4::lp_uart::hwfc_conf_sync::RX_FLOW_THRHD_R","esp32p4::lp_uart::sleep_conf0::WK_CHAR1_R","esp32p4::lp_uart::sleep_conf0::WK_CHAR2_R","esp32p4::lp_uart::sleep_conf0::WK_CHAR3_R","esp32p4::lp_uart::sleep_conf0::WK_CHAR4_R","esp32p4::lp_uart::sleep_conf1::WK_CHAR0_R","esp32p4::lp_uart::sleep_conf2::ACTIVE_THRESHOLD_R","esp32p4::lp_uart::sleep_conf2::RX_WAKE_UP_THRHD_R","esp32p4::lp_uart::sleep_conf2::WK_CHAR_NUM_R","esp32p4::lp_uart::sleep_conf2::WK_CHAR_MASK_R","esp32p4::lp_uart::sleep_conf2::WK_MODE_SEL_R","esp32p4::lp_uart::swfc_conf0_sync::XON_CHAR_R","esp32p4::lp_uart::swfc_conf0_sync::XOFF_CHAR_R","esp32p4::lp_uart::swfc_conf1::XON_THRESHOLD_R","esp32p4::lp_uart::swfc_conf1::XOFF_THRESHOLD_R","esp32p4::lp_uart::txbrk_conf_sync::TX_BRK_NUM_R","esp32p4::lp_uart::idle_conf_sync::RX_IDLE_THRHD_R","esp32p4::lp_uart::idle_conf_sync::TX_IDLE_NUM_R","esp32p4::lp_uart::at_cmd_precnt_sync::PRE_IDLE_NUM_R","esp32p4::lp_uart::at_cmd_postcnt_sync::POST_IDLE_NUM_R","esp32p4::lp_uart::at_cmd_gaptout_sync::RX_GAP_TOUT_R","esp32p4::lp_uart::at_cmd_char_sync::AT_CMD_CHAR_R","esp32p4::lp_uart::at_cmd_char_sync::CHAR_NUM_R","esp32p4::lp_uart::tout_conf_sync::RX_TOUT_THRHD_R","esp32p4::lp_uart::mem_tx_status::TX_SRAM_WADDR_R","esp32p4::lp_uart::mem_tx_status::TX_SRAM_RADDR_R","esp32p4::lp_uart::mem_rx_status::RX_SRAM_RADDR_R","esp32p4::lp_uart::mem_rx_status::RX_SRAM_WADDR_R","esp32p4::lp_uart::fsm_status::ST_URX_OUT_R","esp32p4::lp_uart::fsm_status::ST_UTX_OUT_R","esp32p4::lp_uart::date::DATE_R","esp32p4::lp_uart::id::ID_R","esp32p4::mcpwm0::clk_cfg::CLK_PRESCALE_R","esp32p4::mcpwm0::timer_cfg0::TIMER_PRESCALE_R","esp32p4::mcpwm0::timer_cfg0::TIMER_PERIOD_R","esp32p4::mcpwm0::timer_cfg0::TIMER_PERIOD_UPMETHOD_R","esp32p4::mcpwm0::timer_cfg1::TIMER_START_R","esp32p4::mcpwm0::timer_cfg1::TIMER_MOD_R","esp32p4::mcpwm0::timer_sync::TIMER_SYNCO_SEL_R","esp32p4::mcpwm0::timer_sync::TIMER_PHASE_R","esp32p4::mcpwm0::timer_status::TIMER_VALUE_R","esp32p4::mcpwm0::timer_synci_cfg::TIMER0_SYNCISEL_R","esp32p4::mcpwm0::timer_synci_cfg::TIMER1_SYNCISEL_R","esp32p4::mcpwm0::timer_synci_cfg::TIMER2_SYNCISEL_R","esp32p4::mcpwm0::operator_timersel::OPERATOR0_TIMERSEL_R","esp32p4::mcpwm0::operator_timersel::OPERATOR1_TIMERSEL_R","esp32p4::mcpwm0::operator_timersel::OPERATOR2_TIMERSEL_R","esp32p4::mcpwm0::gen_stmp_cfg::CMPR_A_UPMETHOD_R","esp32p4::mcpwm0::gen_stmp_cfg::CMPR_B_UPMETHOD_R","esp32p4::mcpwm0::gen_tstmp_a::CMPR_A_R","esp32p4::mcpwm0::gen_tstmp_b::CMPR_B_R","esp32p4::mcpwm0::gen_cfg0::GEN_CFG_UPMETHOD_R","esp32p4::mcpwm0::gen_cfg0::GEN_T0_SEL_R","esp32p4::mcpwm0::gen_cfg0::GEN_T1_SEL_R","esp32p4::mcpwm0::gen_force::GEN_CNTUFORCE_UPMETHOD_R","esp32p4::mcpwm0::gen_force::GEN_A_CNTUFORCE_MODE_R","esp32p4::mcpwm0::gen_force::GEN_B_CNTUFORCE_MODE_R","esp32p4::mcpwm0::gen_force::GEN_A_NCIFORCE_MODE_R","esp32p4::mcpwm0::gen_force::GEN_B_NCIFORCE_MODE_R","esp32p4::mcpwm0::gen_a::UTEZ_R","esp32p4::mcpwm0::gen_a::UTEP_R","esp32p4::mcpwm0::gen_a::UTEA_R","esp32p4::mcpwm0::gen_a::UTEB_R","esp32p4::mcpwm0::gen_a::UT0_R","esp32p4::mcpwm0::gen_a::UT1_R","esp32p4::mcpwm0::gen_a::DTEZ_R","esp32p4::mcpwm0::gen_a::DTEP_R","esp32p4::mcpwm0::gen_a::DTEA_R","esp32p4::mcpwm0::gen_a::DTEB_R","esp32p4::mcpwm0::gen_a::DT0_R","esp32p4::mcpwm0::gen_a::DT1_R","esp32p4::mcpwm0::gen_b::UTEZ_R","esp32p4::mcpwm0::gen_b::UTEP_R","esp32p4::mcpwm0::gen_b::UTEA_R","esp32p4::mcpwm0::gen_b::UTEB_R","esp32p4::mcpwm0::gen_b::UT0_R","esp32p4::mcpwm0::gen_b::UT1_R","esp32p4::mcpwm0::gen_b::DTEZ_R","esp32p4::mcpwm0::gen_b::DTEP_R","esp32p4::mcpwm0::gen_b::DTEA_R","esp32p4::mcpwm0::gen_b::DTEB_R","esp32p4::mcpwm0::gen_b::DT0_R","esp32p4::mcpwm0::gen_b::DT1_R","esp32p4::mcpwm0::dt_cfg::DB_FED_UPMETHOD_R","esp32p4::mcpwm0::dt_cfg::DB_RED_UPMETHOD_R","esp32p4::mcpwm0::dt_fed_cfg::DB_FED_R","esp32p4::mcpwm0::dt_red_cfg::DB_RED_R","esp32p4::mcpwm0::carrier_cfg::CHOPPER_PRESCALE_R","esp32p4::mcpwm0::carrier_cfg::CHOPPER_DUTY_R","esp32p4::mcpwm0::carrier_cfg::CHOPPER_OSHTWTH_R","esp32p4::mcpwm0::fh_cfg0::TZ_A_CBC_D_R","esp32p4::mcpwm0::fh_cfg0::TZ_A_CBC_U_R","esp32p4::mcpwm0::fh_cfg0::TZ_A_OST_D_R","esp32p4::mcpwm0::fh_cfg0::TZ_A_OST_U_R","esp32p4::mcpwm0::fh_cfg0::TZ_B_CBC_D_R","esp32p4::mcpwm0::fh_cfg0::TZ_B_CBC_U_R","esp32p4::mcpwm0::fh_cfg0::TZ_B_OST_D_R","esp32p4::mcpwm0::fh_cfg0::TZ_B_OST_U_R","esp32p4::mcpwm0::fh_cfg1::TZ_CBCPULSE_R","esp32p4::mcpwm0::cap_timer_cfg::CAP_SYNCI_SEL_R","esp32p4::mcpwm0::cap_timer_phase::CAP_PHASE_R","esp32p4::mcpwm0::cap_ch_cfg::CAP_MODE_R","esp32p4::mcpwm0::cap_ch_cfg::CAP_PRESCALE_R","esp32p4::mcpwm0::cap_ch::CAP_VALUE_R","esp32p4::mcpwm0::op_tstmp_e1::OP_TSTMP_E1_R","esp32p4::mcpwm0::op_tstmp_e2::OP_TSTMP_E2_R","esp32p4::mcpwm0::version::DATE_R","esp32p4::parl_io::rx_mode_cfg::RX_EXT_EN_SEL_R","esp32p4::parl_io::rx_mode_cfg::RX_PULSE_SUBMODE_SEL_R","esp32p4::parl_io::rx_mode_cfg::RX_SMP_MODE_SEL_R","esp32p4::parl_io::rx_data_cfg::RX_BITLEN_R","esp32p4::parl_io::rx_data_cfg::RX_BUS_WID_SEL_R","esp32p4::parl_io::rx_genrl_cfg::RX_TIMEOUT_THRES_R","esp32p4::parl_io::tx_data_cfg::TX_BITLEN_R","esp32p4::parl_io::tx_data_cfg::TX_BUS_WID_SEL_R","esp32p4::parl_io::tx_genrl_cfg::TX_IDLE_VALUE_R","esp32p4::parl_io::rx_st0::RX_CNT_R","esp32p4::parl_io::rx_st0::RX_FIFO_WR_BIT_CNT_R","esp32p4::parl_io::rx_st1::RX_FIFO_RD_BIT_CNT_R","esp32p4::parl_io::tx_st0::TX_CNT_R","esp32p4::parl_io::tx_st0::TX_FIFO_RD_BIT_CNT_R","esp32p4::parl_io::version::DATE_R","esp32p4::pau::regdma_conf::FLOW_ERR_R","esp32p4::pau::regdma_conf::LINK_SEL_R","esp32p4::pau::regdma_link_0_addr::LINK_ADDR_0_R","esp32p4::pau::regdma_link_1_addr::LINK_ADDR_1_R","esp32p4::pau::regdma_link_2_addr::LINK_ADDR_2_R","esp32p4::pau::regdma_link_3_addr::LINK_ADDR_3_R","esp32p4::pau::regdma_link_mac_addr::LINK_ADDR_MAC_R","esp32p4::pau::regdma_current_link_addr::CURRENT_LINK_ADDR_R","esp32p4::pau::regdma_backup_addr::BACKUP_ADDR_R","esp32p4::pau::regdma_mem_addr::MEM_ADDR_R","esp32p4::pau::regdma_bkp_conf::READ_INTERVAL_R","esp32p4::pau::regdma_bkp_conf::LINK_TOUT_THRES_R","esp32p4::pau::regdma_bkp_conf::BURST_LIMIT_R","esp32p4::pau::regdma_bkp_conf::BACKUP_TOUT_THRES_R","esp32p4::pau::date::DATE_R","esp32p4::pcnt::u_conf0::FILTER_THRES_U_R","esp32p4::pcnt::u_conf0::CH0_NEG_MODE_U_R","esp32p4::pcnt::u_conf0::CH0_POS_MODE_U_R","esp32p4::pcnt::u_conf0::CH0_HCTRL_MODE_U_R","esp32p4::pcnt::u_conf0::CH0_LCTRL_MODE_U_R","esp32p4::pcnt::u_conf0::CH1_NEG_MODE_U_R","esp32p4::pcnt::u_conf0::CH1_POS_MODE_U_R","esp32p4::pcnt::u_conf0::CH1_HCTRL_MODE_U_R","esp32p4::pcnt::u_conf0::CH1_LCTRL_MODE_U_R","esp32p4::pcnt::u_conf1::CNT_THRES0_U_R","esp32p4::pcnt::u_conf1::CNT_THRES1_U_R","esp32p4::pcnt::u_conf2::CNT_H_LIM_U_R","esp32p4::pcnt::u_conf2::CNT_L_LIM_U_R","esp32p4::pcnt::u_cnt::PULSE_CNT_U_R","esp32p4::pcnt::u_status::CNT_THR_ZERO_MODE_U_R","esp32p4::pcnt::u3_change_conf::CNT_STEP_U3_R","esp32p4::pcnt::u3_change_conf::CNT_STEP_LIM_U3_R","esp32p4::pcnt::u2_change_conf::CNT_STEP_U2_R","esp32p4::pcnt::u2_change_conf::CNT_STEP_LIM_U2_R","esp32p4::pcnt::u1_change_conf::CNT_STEP_U1_R","esp32p4::pcnt::u1_change_conf::CNT_STEP_LIM_U1_R","esp32p4::pcnt::u0_change_conf::CNT_STEP_U0_R","esp32p4::pcnt::u0_change_conf::CNT_STEP_LIM_U0_R","esp32p4::pcnt::date::DATE_R","esp32p4::pmu::hp_active_icg_hp_func::HP_ACTIVE_DIG_ICG_FUNC_EN_R","esp32p4::pmu::hp_active_icg_hp_apb::HP_ACTIVE_DIG_ICG_APB_EN_R","esp32p4::pmu::hp_active_icg_modem::HP_ACTIVE_DIG_ICG_MODEM_CODE_R","esp32p4::pmu::hp_active_hp_ck_power::HP_ACTIVE_XPD_PLL_I2C_R","esp32p4::pmu::hp_active_hp_ck_power::HP_ACTIVE_XPD_PLL_R","esp32p4::pmu::hp_active_bias::HP_ACTIVE_DCM_VSET_R","esp32p4::pmu::hp_active_bias::HP_ACTIVE_DCM_MODE_R","esp32p4::pmu::hp_active_bias::HP_ACTIVE_DBG_ATTEN_R","esp32p4::pmu::hp_active_backup::HP_SLEEP2ACTIVE_BACKUP_MODEM_CLK_CODE_R","esp32p4::pmu::hp_active_backup::HP_MODEM2ACTIVE_BACKUP_MODEM_CLK_CODE_R","esp32p4::pmu::hp_active_backup::HP_SLEEP2ACTIVE_BACKUP_CLK_SEL_R","esp32p4::pmu::hp_active_backup::HP_MODEM2ACTIVE_BACKUP_CLK_SEL_R","esp32p4::pmu::hp_active_backup::HP_SLEEP2ACTIVE_BACKUP_MODE_R","esp32p4::pmu::hp_active_backup::HP_MODEM2ACTIVE_BACKUP_MODE_R","esp32p4::pmu::hp_active_backup_clk::HP_ACTIVE_BACKUP_ICG_FUNC_EN_R","esp32p4::pmu::hp_active_sysclk::HP_ACTIVE_DIG_SYS_CLK_SEL_R","esp32p4::pmu::hp_active_hp_regulator0::LP_DBIAS_VOL_R","esp32p4::pmu::hp_active_hp_regulator0::HP_DBIAS_VOL_R","esp32p4::pmu::hp_active_hp_regulator0::HP_ACTIVE_HP_REGULATOR_SLP_MEM_DBIAS_R","esp32p4::pmu::hp_active_hp_regulator0::HP_ACTIVE_HP_REGULATOR_SLP_LOGIC_DBIAS_R","esp32p4::pmu::hp_active_hp_regulator0::HP_ACTIVE_HP_REGULATOR_DBIAS_R","esp32p4::pmu::hp_active_hp_regulator1::HP_ACTIVE_HP_REGULATOR_DRV_B_R","esp32p4::pmu::hp_sleep_icg_hp_func::HP_SLEEP_DIG_ICG_FUNC_EN_R","esp32p4::pmu::hp_sleep_icg_hp_apb::HP_SLEEP_DIG_ICG_APB_EN_R","esp32p4::pmu::hp_sleep_icg_modem::HP_SLEEP_DIG_ICG_MODEM_CODE_R","esp32p4::pmu::hp_sleep_hp_ck_power::HP_SLEEP_XPD_PLL_I2C_R","esp32p4::pmu::hp_sleep_hp_ck_power::HP_SLEEP_XPD_PLL_R","esp32p4::pmu::hp_sleep_bias::HP_SLEEP_DCM_VSET_R","esp32p4::pmu::hp_sleep_bias::HP_SLEEP_DCM_MODE_R","esp32p4::pmu::hp_sleep_bias::HP_SLEEP_DBG_ATTEN_R","esp32p4::pmu::hp_sleep_backup::HP_MODEM2SLEEP_BACKUP_MODEM_CLK_CODE_R","esp32p4::pmu::hp_sleep_backup::HP_ACTIVE2SLEEP_BACKUP_MODEM_CLK_CODE_R","esp32p4::pmu::hp_sleep_backup::HP_MODEM2SLEEP_BACKUP_CLK_SEL_R","esp32p4::pmu::hp_sleep_backup::HP_ACTIVE2SLEEP_BACKUP_CLK_SEL_R","esp32p4::pmu::hp_sleep_backup::HP_MODEM2SLEEP_BACKUP_MODE_R","esp32p4::pmu::hp_sleep_backup::HP_ACTIVE2SLEEP_BACKUP_MODE_R","esp32p4::pmu::hp_sleep_backup_clk::HP_SLEEP_BACKUP_ICG_FUNC_EN_R","esp32p4::pmu::hp_sleep_sysclk::HP_SLEEP_DIG_SYS_CLK_SEL_R","esp32p4::pmu::hp_sleep_hp_regulator0::HP_SLEEP_HP_REGULATOR_SLP_MEM_DBIAS_R","esp32p4::pmu::hp_sleep_hp_regulator0::HP_SLEEP_HP_REGULATOR_SLP_LOGIC_DBIAS_R","esp32p4::pmu::hp_sleep_hp_regulator0::HP_SLEEP_HP_REGULATOR_DBIAS_R","esp32p4::pmu::hp_sleep_hp_regulator1::HP_SLEEP_HP_REGULATOR_DRV_B_R","esp32p4::pmu::hp_sleep_lp_regulator0::HP_SLEEP_LP_REGULATOR_SLP_DBIAS_R","esp32p4::pmu::hp_sleep_lp_regulator0::HP_SLEEP_LP_REGULATOR_DBIAS_R","esp32p4::pmu::hp_sleep_lp_regulator1::HP_SLEEP_LP_REGULATOR_DRV_B_R","esp32p4::pmu::hp_sleep_lp_dig_power::HP_SLEEP_VDDBAT_MODE_R","esp32p4::pmu::lp_sleep_lp_regulator0::LP_SLEEP_LP_REGULATOR_SLP_DBIAS_R","esp32p4::pmu::lp_sleep_lp_regulator0::LP_SLEEP_LP_REGULATOR_DBIAS_R","esp32p4::pmu::lp_sleep_lp_regulator1::LP_SLEEP_LP_REGULATOR_DRV_B_R","esp32p4::pmu::lp_sleep_lp_dig_power::LP_SLEEP_VDDBAT_MODE_R","esp32p4::pmu::lp_sleep_bias::LP_SLEEP_DBG_ATTEN_R","esp32p4::pmu::power_wait_timer0::DG_HP_POWERDOWN_TIMER_R","esp32p4::pmu::power_wait_timer0::DG_HP_POWERUP_TIMER_R","esp32p4::pmu::power_wait_timer0::DG_HP_WAIT_TIMER_R","esp32p4::pmu::power_wait_timer1::DG_LP_POWERDOWN_TIMER_R","esp32p4::pmu::power_wait_timer1::DG_LP_POWERUP_TIMER_R","esp32p4::pmu::power_wait_timer1::DG_LP_WAIT_TIMER_R","esp32p4::pmu::power_pd_top_mask::XPD_TOP_MASK_R","esp32p4::pmu::power_pd_top_mask::PD_TOP_MASK_R","esp32p4::pmu::power_pd_cnnt_mask::XPD_CNNT_MASK_R","esp32p4::pmu::power_pd_cnnt_mask::PD_CNNT_MASK_R","esp32p4::pmu::power_pd_hpmem_mask::XPD_HP_MEM_MASK_R","esp32p4::pmu::power_pd_hpmem_mask::PD_HP_MEM_MASK_R","esp32p4::pmu::power_pd_lpperi_mask::XPD_LP_PERI_MASK_R","esp32p4::pmu::power_pd_lpperi_mask::PD_LP_PERI_MASK_R","esp32p4::pmu::power_ck_wait_cntl::PMU_WAIT_XTL_STABLE_R","esp32p4::pmu::power_ck_wait_cntl::PMU_WAIT_PLL_STABLE_R","esp32p4::pmu::slp_wakeup_cntl1::SLEEP_REJECT_ENA_R","esp32p4::pmu::slp_wakeup_cntl2::WAKEUP_ENA_R","esp32p4::pmu::slp_wakeup_cntl3::LP_MIN_SLP_VAL_R","esp32p4::pmu::slp_wakeup_cntl3::HP_MIN_SLP_VAL_R","esp32p4::pmu::slp_wakeup_cntl3::SLEEP_PRT_SEL_R","esp32p4::pmu::slp_wakeup_cntl5::MODEM_WAIT_TARGET_R","esp32p4::pmu::slp_wakeup_cntl5::LP_ANA_WAIT_TARGET_R","esp32p4::pmu::slp_wakeup_cntl6::SOC_WAKEUP_WAIT_R","esp32p4::pmu::slp_wakeup_cntl6::SOC_WAKEUP_WAIT_CFG_R","esp32p4::pmu::slp_wakeup_cntl7::ANA_WAIT_TARGET_R","esp32p4::pmu::slp_wakeup_status0::WAKEUP_CAUSE_R","esp32p4::pmu::slp_wakeup_status1::REJECT_CAUSE_R","esp32p4::pmu::hp_ck_poweron::I2C_POR_WAIT_TARGET_R","esp32p4::pmu::hp_ck_cntl::MODIFY_ICG_CNTL_WAIT_R","esp32p4::pmu::hp_ck_cntl::SWITCH_ICG_CNTL_WAIT_R","esp32p4::pmu::lp_cpu_pwr0::LP_CPU_SLP_STALL_WAIT_R","esp32p4::pmu::lp_cpu_pwr2::LP_CPU_WAKEUP_EN_R","esp32p4::pmu::lp_cpu_pwr3::LP_CPU_WAKEUP_CAUSE_R","esp32p4::pmu::lp_cpu_pwr4::LP_CPU_REJECT_EN_R","esp32p4::pmu::lp_cpu_pwr5::LP_CPU_REJECT_CAUSE_R","esp32p4::pmu::main_state::PMU_MAIN_LAST_ST_STATE_R","esp32p4::pmu::main_state::PMU_MAIN_TAR_ST_STATE_R","esp32p4::pmu::main_state::PMU_MAIN_CUR_ST_STATE_R","esp32p4::pmu::pwr_state::PMU_BACKUP_ST_STATE_R","esp32p4::pmu::pwr_state::PMU_LP_PWR_ST_STATE_R","esp32p4::pmu::pwr_state::PMU_HP_PWR_ST_STATE_R","esp32p4::pmu::clk_state0::STABLE_XPD_PLL_STATE_R","esp32p4::pmu::clk_state0::PMU_ANA_XPD_PLL_I2C_STATE_R","esp32p4::pmu::clk_state0::PMU_SYS_CLK_SEL_STATE_R","esp32p4::pmu::clk_state0::PMU_ICG_MODEM_CODE_STATE_R","esp32p4::pmu::clk_state0::PMU_ICG_GLOBAL_PLL_STATE_R","esp32p4::pmu::clk_state0::PMU_ANA_XPD_PLL_STATE_R","esp32p4::pmu::clk_state1::PMU_ICG_FUNC_EN_STATE_R","esp32p4::pmu::clk_state2::PMU_ICG_APB_EN_STATE_R","esp32p4::pmu::ext_ldo_p0_0p1a::_0P1A_TIEH_SEL_0_R","esp32p4::pmu::ext_ldo_p0_0p1a::_0P1A_TARGET1_0_R","esp32p4::pmu::ext_ldo_p0_0p1a::_0P1A_TARGET0_0_R","esp32p4::pmu::ext_ldo_p0_0p1a_ana::ANA_0P1A_MUL_0_R","esp32p4::pmu::ext_ldo_p0_0p1a_ana::ANA_0P1A_DREF_0_R","esp32p4::pmu::ext_ldo_p0_0p2a::_0P2A_TIEH_SEL_0_R","esp32p4::pmu::ext_ldo_p0_0p2a::_0P2A_TARGET1_0_R","esp32p4::pmu::ext_ldo_p0_0p2a::_0P2A_TARGET0_0_R","esp32p4::pmu::ext_ldo_p0_0p2a_ana::ANA_0P2A_MUL_0_R","esp32p4::pmu::ext_ldo_p0_0p2a_ana::ANA_0P2A_DREF_0_R","esp32p4::pmu::ext_ldo_p0_0p3a::_0P3A_TIEH_SEL_0_R","esp32p4::pmu::ext_ldo_p0_0p3a::_0P3A_TARGET1_0_R","esp32p4::pmu::ext_ldo_p0_0p3a::_0P3A_TARGET0_0_R","esp32p4::pmu::ext_ldo_p0_0p3a_ana::ANA_0P3A_MUL_0_R","esp32p4::pmu::ext_ldo_p0_0p3a_ana::ANA_0P3A_DREF_0_R","esp32p4::pmu::ext_ldo_p1_0p1a::_0P1A_TIEH_SEL_1_R","esp32p4::pmu::ext_ldo_p1_0p1a::_0P1A_TARGET1_1_R","esp32p4::pmu::ext_ldo_p1_0p1a::_0P1A_TARGET0_1_R","esp32p4::pmu::ext_ldo_p1_0p1a_ana::ANA_0P1A_MUL_1_R","esp32p4::pmu::ext_ldo_p1_0p1a_ana::ANA_0P1A_DREF_1_R","esp32p4::pmu::ext_ldo_p1_0p2a::_0P2A_TIEH_SEL_1_R","esp32p4::pmu::ext_ldo_p1_0p2a::_0P2A_TARGET1_1_R","esp32p4::pmu::ext_ldo_p1_0p2a::_0P2A_TARGET0_1_R","esp32p4::pmu::ext_ldo_p1_0p2a_ana::ANA_0P2A_MUL_1_R","esp32p4::pmu::ext_ldo_p1_0p2a_ana::ANA_0P2A_DREF_1_R","esp32p4::pmu::ext_ldo_p1_0p3a::_0P3A_TIEH_SEL_1_R","esp32p4::pmu::ext_ldo_p1_0p3a::_0P3A_TARGET1_1_R","esp32p4::pmu::ext_ldo_p1_0p3a::_0P3A_TARGET0_1_R","esp32p4::pmu::ext_ldo_p1_0p3a_ana::ANA_0P3A_MUL_1_R","esp32p4::pmu::ext_ldo_p1_0p3a_ana::ANA_0P3A_DREF_1_R","esp32p4::pmu::ext_wakeup_lv::EXT_WAKEUP_LV_R","esp32p4::pmu::ext_wakeup_sel::EXT_WAKEUP_SEL_R","esp32p4::pmu::ext_wakeup_st::EXT_WAKEUP_STATUS_R","esp32p4::pmu::sdio_wakeup_cntl::SDIO_ACT_DNUM_R","esp32p4::pmu::xtal_slp::CNT_TARGET_R","esp32p4::pmu::cpu_sw_stall::HPCORE1_SW_STALL_CODE_R","esp32p4::pmu::cpu_sw_stall::HPCORE0_SW_STALL_CODE_R","esp32p4::pmu::dcm_ctrl::DCM_CUR_ST_R","esp32p4::pmu::dcm_wait_delay::DCDC_PRE_DELAY_R","esp32p4::pmu::dcm_wait_delay::DCDC_RES_OFF_DELAY_R","esp32p4::pmu::dcm_wait_delay::DCDC_STABLE_DELAY_R","esp32p4::pmu::vddbat_cfg::ANA_VDDBAT_MODE_R","esp32p4::pmu::touch_pwr_cntl::TOUCH_WAIT_CYCLES_R","esp32p4::pmu::touch_pwr_cntl::TOUCH_SLEEP_CYCLES_R","esp32p4::pmu::date::PMU_DATE_R","esp32p4::ppa::blend0_clut_data::RDWR_WORD_BLEND0_CLUT_R","esp32p4::ppa::blend1_clut_data::RDWR_WORD_BLEND1_CLUT_R","esp32p4::ppa::sr_color_mode::SR_RX_CM_R","esp32p4::ppa::sr_color_mode::SR_TX_CM_R","esp32p4::ppa::blend_color_mode::BLEND0_RX_CM_R","esp32p4::ppa::blend_color_mode::BLEND1_RX_CM_R","esp32p4::ppa::blend_color_mode::BLEND_TX_CM_R","esp32p4::ppa::sr_fix_alpha::SR_RX_FIX_ALPHA_R","esp32p4::ppa::sr_fix_alpha::SR_RX_ALPHA_MOD_R","esp32p4::ppa::blend_tx_size::BLEND_HB_R","esp32p4::ppa::blend_tx_size::BLEND_VB_R","esp32p4::ppa::blend_fix_alpha::BLEND0_RX_FIX_ALPHA_R","esp32p4::ppa::blend_fix_alpha::BLEND1_RX_FIX_ALPHA_R","esp32p4::ppa::blend_fix_alpha::BLEND0_RX_ALPHA_MOD_R","esp32p4::ppa::blend_fix_alpha::BLEND1_RX_ALPHA_MOD_R","esp32p4::ppa::blend_rgb::BLEND1_RX_B_R","esp32p4::ppa::blend_rgb::BLEND1_RX_G_R","esp32p4::ppa::blend_rgb::BLEND1_RX_R_R","esp32p4::ppa::blend_fix_pixel::BLEND_TX_FIX_PIXEL_R","esp32p4::ppa::ck_fg_low::COLORKEY_FG_B_LOW_R","esp32p4::ppa::ck_fg_low::COLORKEY_FG_G_LOW_R","esp32p4::ppa::ck_fg_low::COLORKEY_FG_R_LOW_R","esp32p4::ppa::ck_fg_high::COLORKEY_FG_B_HIGH_R","esp32p4::ppa::ck_fg_high::COLORKEY_FG_G_HIGH_R","esp32p4::ppa::ck_fg_high::COLORKEY_FG_R_HIGH_R","esp32p4::ppa::ck_bg_low::COLORKEY_BG_B_LOW_R","esp32p4::ppa::ck_bg_low::COLORKEY_BG_G_LOW_R","esp32p4::ppa::ck_bg_low::COLORKEY_BG_R_LOW_R","esp32p4::ppa::ck_bg_high::COLORKEY_BG_B_HIGH_R","esp32p4::ppa::ck_bg_high::COLORKEY_BG_G_HIGH_R","esp32p4::ppa::ck_bg_high::COLORKEY_BG_R_HIGH_R","esp32p4::ppa::ck_default::COLORKEY_DEFAULT_B_R","esp32p4::ppa::ck_default::COLORKEY_DEFAULT_G_R","esp32p4::ppa::ck_default::COLORKEY_DEFAULT_R_R","esp32p4::ppa::sr_scal_rotate::SR_SCAL_X_INT_R","esp32p4::ppa::sr_scal_rotate::SR_SCAL_X_FRAG_R","esp32p4::ppa::sr_scal_rotate::SR_SCAL_Y_INT_R","esp32p4::ppa::sr_scal_rotate::SR_SCAL_Y_FRAG_R","esp32p4::ppa::sr_scal_rotate::SR_ROTATE_ANGLE_R","esp32p4::ppa::clut_cnt::BLEND0_CLUT_CNT_R","esp32p4::ppa::clut_cnt::BLEND1_CLUT_CNT_R","esp32p4::ppa::sr_status::SR_RX_DSCR_SAMPLE_STATE_R","esp32p4::ppa::sr_status::SR_RX_SCAN_STATE_R","esp32p4::ppa::sr_status::SR_TX_DSCR_SAMPLE_STATE_R","esp32p4::ppa::sr_status::SR_TX_SCAN_STATE_R","esp32p4::ppa::eco_low::RND_ECO_LOW_R","esp32p4::ppa::eco_high::RND_ECO_HIGH_R","esp32p4::ppa::sram_ctrl::MEM_AUX_CTRL_R","esp32p4::ppa::date::DATE_R","esp32p4::pvt::pmup_bitmap_high0::PUMP_BITMAP_HIGH0_R","esp32p4::pvt::pmup_bitmap_high1::PUMP_BITMAP_HIGH1_R","esp32p4::pvt::pmup_bitmap_high2::PUMP_BITMAP_HIGH2_R","esp32p4::pvt::pmup_bitmap_high3::PUMP_BITMAP_HIGH3_R","esp32p4::pvt::pmup_bitmap_high4::PUMP_BITMAP_HIGH4_R","esp32p4::pvt::pmup_bitmap_low0::PUMP_BITMAP_LOW0_R","esp32p4::pvt::pmup_bitmap_low1::PUMP_BITMAP_LOW1_R","esp32p4::pvt::pmup_bitmap_low2::PUMP_BITMAP_LOW2_R","esp32p4::pvt::pmup_bitmap_low3::PUMP_BITMAP_LOW3_R","esp32p4::pvt::pmup_bitmap_low4::PUMP_BITMAP_LOW4_R","esp32p4::pvt::pmup_drv_cfg::PUMP_DRV4_R","esp32p4::pvt::pmup_drv_cfg::PUMP_DRV3_R","esp32p4::pvt::pmup_drv_cfg::PUMP_DRV2_R","esp32p4::pvt::pmup_drv_cfg::PUMP_DRV1_R","esp32p4::pvt::pmup_drv_cfg::PUMP_DRV0_R","esp32p4::pvt::pmup_channel_cfg::PUMP_CHANNEL_CODE4_R","esp32p4::pvt::pmup_channel_cfg::PUMP_CHANNEL_CODE3_R","esp32p4::pvt::pmup_channel_cfg::PUMP_CHANNEL_CODE2_R","esp32p4::pvt::pmup_channel_cfg::PUMP_CHANNEL_CODE1_R","esp32p4::pvt::pmup_channel_cfg::PUMP_CHANNEL_CODE0_R","esp32p4::pvt::clk_cfg::PUMP_CLK_DIV_NUM_R","esp32p4::pvt::dbias_channel_sel0::DBIAS_CHANNEL3_SEL_R","esp32p4::pvt::dbias_channel_sel0::DBIAS_CHANNEL2_SEL_R","esp32p4::pvt::dbias_channel_sel0::DBIAS_CHANNEL1_SEL_R","esp32p4::pvt::dbias_channel_sel0::DBIAS_CHANNEL0_SEL_R","esp32p4::pvt::dbias_channel_sel1::DBIAS_CHANNEL4_SEL_R","esp32p4::pvt::dbias_channel0_sel::DBIAS_CHANNEL0_CFG_R","esp32p4::pvt::dbias_channel1_sel::DBIAS_CHANNEL1_CFG_R","esp32p4::pvt::dbias_channel2_sel::DBIAS_CHANNEL2_CFG_R","esp32p4::pvt::dbias_channel3_sel::DBIAS_CHANNEL3_CFG_R","esp32p4::pvt::dbias_channel4_sel::DBIAS_CHANNEL4_CFG_R","esp32p4::pvt::dbias_cmd0::DBIAS_CMD0_R","esp32p4::pvt::dbias_cmd1::DBIAS_CMD1_R","esp32p4::pvt::dbias_cmd2::DBIAS_CMD2_R","esp32p4::pvt::dbias_cmd3::DBIAS_CMD3_R","esp32p4::pvt::dbias_cmd4::DBIAS_CMD4_R","esp32p4::pvt::dbias_timer::TIMER_TARGET_R","esp32p4::pvt::comb_pd_site0_unit0_vt0_conf1::DELAY_LIMIT_VT0_PD_SITE0_UNIT0_R","esp32p4::pvt::comb_pd_site0_unit0_vt0_conf1::DELAY_NUM_O_VT0_PD_SITE0_UNIT0_R","esp32p4::pvt::comb_pd_site0_unit1_vt0_conf1::DELAY_LIMIT_VT0_PD_SITE0_UNIT1_R","esp32p4::pvt::comb_pd_site0_unit1_vt0_conf1::DELAY_NUM_O_VT0_PD_SITE0_UNIT1_R","esp32p4::pvt::comb_pd_site0_unit2_vt0_conf1::DELAY_LIMIT_VT0_PD_SITE0_UNIT2_R","esp32p4::pvt::comb_pd_site0_unit2_vt0_conf1::DELAY_NUM_O_VT0_PD_SITE0_UNIT2_R","esp32p4::pvt::comb_pd_site0_unit3_vt0_conf1::DELAY_LIMIT_VT0_PD_SITE0_UNIT3_R","esp32p4::pvt::comb_pd_site0_unit3_vt0_conf1::DELAY_NUM_O_VT0_PD_SITE0_UNIT3_R","esp32p4::pvt::comb_pd_site0_unit0_vt1_conf1::DELAY_LIMIT_VT1_PD_SITE0_UNIT0_R","esp32p4::pvt::comb_pd_site0_unit0_vt1_conf1::DELAY_NUM_O_VT1_PD_SITE0_UNIT0_R","esp32p4::pvt::comb_pd_site0_unit1_vt1_conf1::DELAY_LIMIT_VT1_PD_SITE0_UNIT1_R","esp32p4::pvt::comb_pd_site0_unit1_vt1_conf1::DELAY_NUM_O_VT1_PD_SITE0_UNIT1_R","esp32p4::pvt::comb_pd_site0_unit2_vt1_conf1::DELAY_LIMIT_VT1_PD_SITE0_UNIT2_R","esp32p4::pvt::comb_pd_site0_unit2_vt1_conf1::DELAY_NUM_O_VT1_PD_SITE0_UNIT2_R","esp32p4::pvt::comb_pd_site0_unit3_vt1_conf1::DELAY_LIMIT_VT1_PD_SITE0_UNIT3_R","esp32p4::pvt::comb_pd_site0_unit3_vt1_conf1::DELAY_NUM_O_VT1_PD_SITE0_UNIT3_R","esp32p4::pvt::comb_pd_site0_unit0_vt2_conf1::DELAY_LIMIT_VT2_PD_SITE0_UNIT0_R","esp32p4::pvt::comb_pd_site0_unit0_vt2_conf1::DELAY_NUM_O_VT2_PD_SITE0_UNIT0_R","esp32p4::pvt::comb_pd_site0_unit1_vt2_conf1::DELAY_LIMIT_VT2_PD_SITE0_UNIT1_R","esp32p4::pvt::comb_pd_site0_unit1_vt2_conf1::DELAY_NUM_O_VT2_PD_SITE0_UNIT1_R","esp32p4::pvt::comb_pd_site0_unit2_vt2_conf1::DELAY_LIMIT_VT2_PD_SITE0_UNIT2_R","esp32p4::pvt::comb_pd_site0_unit2_vt2_conf1::DELAY_NUM_O_VT2_PD_SITE0_UNIT2_R","esp32p4::pvt::comb_pd_site0_unit3_vt2_conf1::DELAY_LIMIT_VT2_PD_SITE0_UNIT3_R","esp32p4::pvt::comb_pd_site0_unit3_vt2_conf1::DELAY_NUM_O_VT2_PD_SITE0_UNIT3_R","esp32p4::pvt::comb_pd_site1_unit0_vt0_conf1::DELAY_LIMIT_VT0_PD_SITE1_UNIT0_R","esp32p4::pvt::comb_pd_site1_unit0_vt0_conf1::DELAY_NUM_O_VT0_PD_SITE1_UNIT0_R","esp32p4::pvt::comb_pd_site1_unit1_vt0_conf1::DELAY_LIMIT_VT0_PD_SITE1_UNIT1_R","esp32p4::pvt::comb_pd_site1_unit1_vt0_conf1::DELAY_NUM_O_VT0_PD_SITE1_UNIT1_R","esp32p4::pvt::comb_pd_site1_unit2_vt0_conf1::DELAY_LIMIT_VT0_PD_SITE1_UNIT2_R","esp32p4::pvt::comb_pd_site1_unit2_vt0_conf1::DELAY_NUM_O_VT0_PD_SITE1_UNIT2_R","esp32p4::pvt::comb_pd_site1_unit3_vt0_conf1::DELAY_LIMIT_VT0_PD_SITE1_UNIT3_R","esp32p4::pvt::comb_pd_site1_unit3_vt0_conf1::DELAY_NUM_O_VT0_PD_SITE1_UNIT3_R","esp32p4::pvt::comb_pd_site1_unit0_vt1_conf1::DELAY_LIMIT_VT1_PD_SITE1_UNIT0_R","esp32p4::pvt::comb_pd_site1_unit0_vt1_conf1::DELAY_NUM_O_VT1_PD_SITE1_UNIT0_R","esp32p4::pvt::comb_pd_site1_unit1_vt1_conf1::DELAY_LIMIT_VT1_PD_SITE1_UNIT1_R","esp32p4::pvt::comb_pd_site1_unit1_vt1_conf1::DELAY_NUM_O_VT1_PD_SITE1_UNIT1_R","esp32p4::pvt::comb_pd_site1_unit2_vt1_conf1::DELAY_LIMIT_VT1_PD_SITE1_UNIT2_R","esp32p4::pvt::comb_pd_site1_unit2_vt1_conf1::DELAY_NUM_O_VT1_PD_SITE1_UNIT2_R","esp32p4::pvt::comb_pd_site1_unit3_vt1_conf1::DELAY_LIMIT_VT1_PD_SITE1_UNIT3_R","esp32p4::pvt::comb_pd_site1_unit3_vt1_conf1::DELAY_NUM_O_VT1_PD_SITE1_UNIT3_R","esp32p4::pvt::comb_pd_site1_unit0_vt2_conf1::DELAY_LIMIT_VT2_PD_SITE1_UNIT0_R","esp32p4::pvt::comb_pd_site1_unit0_vt2_conf1::DELAY_NUM_O_VT2_PD_SITE1_UNIT0_R","esp32p4::pvt::comb_pd_site1_unit1_vt2_conf1::DELAY_LIMIT_VT2_PD_SITE1_UNIT1_R","esp32p4::pvt::comb_pd_site1_unit1_vt2_conf1::DELAY_NUM_O_VT2_PD_SITE1_UNIT1_R","esp32p4::pvt::comb_pd_site1_unit2_vt2_conf1::DELAY_LIMIT_VT2_PD_SITE1_UNIT2_R","esp32p4::pvt::comb_pd_site1_unit2_vt2_conf1::DELAY_NUM_O_VT2_PD_SITE1_UNIT2_R","esp32p4::pvt::comb_pd_site1_unit3_vt2_conf1::DELAY_LIMIT_VT2_PD_SITE1_UNIT3_R","esp32p4::pvt::comb_pd_site1_unit3_vt2_conf1::DELAY_NUM_O_VT2_PD_SITE1_UNIT3_R","esp32p4::pvt::comb_pd_site2_unit0_vt0_conf1::DELAY_LIMIT_VT0_PD_SITE2_UNIT0_R","esp32p4::pvt::comb_pd_site2_unit0_vt0_conf1::DELAY_NUM_O_VT0_PD_SITE2_UNIT0_R","esp32p4::pvt::comb_pd_site2_unit1_vt0_conf1::DELAY_LIMIT_VT0_PD_SITE2_UNIT1_R","esp32p4::pvt::comb_pd_site2_unit1_vt0_conf1::DELAY_NUM_O_VT0_PD_SITE2_UNIT1_R","esp32p4::pvt::comb_pd_site2_unit2_vt0_conf1::DELAY_LIMIT_VT0_PD_SITE2_UNIT2_R","esp32p4::pvt::comb_pd_site2_unit2_vt0_conf1::DELAY_NUM_O_VT0_PD_SITE2_UNIT2_R","esp32p4::pvt::comb_pd_site2_unit3_vt0_conf1::DELAY_LIMIT_VT0_PD_SITE2_UNIT3_R","esp32p4::pvt::comb_pd_site2_unit3_vt0_conf1::DELAY_NUM_O_VT0_PD_SITE2_UNIT3_R","esp32p4::pvt::comb_pd_site2_unit0_vt1_conf1::DELAY_LIMIT_VT1_PD_SITE2_UNIT0_R","esp32p4::pvt::comb_pd_site2_unit0_vt1_conf1::DELAY_NUM_O_VT1_PD_SITE2_UNIT0_R","esp32p4::pvt::comb_pd_site2_unit1_vt1_conf1::DELAY_LIMIT_VT1_PD_SITE2_UNIT1_R","esp32p4::pvt::comb_pd_site2_unit1_vt1_conf1::DELAY_NUM_O_VT1_PD_SITE2_UNIT1_R","esp32p4::pvt::comb_pd_site2_unit2_vt1_conf1::DELAY_LIMIT_VT1_PD_SITE2_UNIT2_R","esp32p4::pvt::comb_pd_site2_unit2_vt1_conf1::DELAY_NUM_O_VT1_PD_SITE2_UNIT2_R","esp32p4::pvt::comb_pd_site2_unit3_vt1_conf1::DELAY_LIMIT_VT1_PD_SITE2_UNIT3_R","esp32p4::pvt::comb_pd_site2_unit3_vt1_conf1::DELAY_NUM_O_VT1_PD_SITE2_UNIT3_R","esp32p4::pvt::comb_pd_site2_unit0_vt2_conf1::DELAY_LIMIT_VT2_PD_SITE2_UNIT0_R","esp32p4::pvt::comb_pd_site2_unit0_vt2_conf1::DELAY_NUM_O_VT2_PD_SITE2_UNIT0_R","esp32p4::pvt::comb_pd_site2_unit1_vt2_conf1::DELAY_LIMIT_VT2_PD_SITE2_UNIT1_R","esp32p4::pvt::comb_pd_site2_unit1_vt2_conf1::DELAY_NUM_O_VT2_PD_SITE2_UNIT1_R","esp32p4::pvt::comb_pd_site2_unit2_vt2_conf1::DELAY_LIMIT_VT2_PD_SITE2_UNIT2_R","esp32p4::pvt::comb_pd_site2_unit2_vt2_conf1::DELAY_NUM_O_VT2_PD_SITE2_UNIT2_R","esp32p4::pvt::comb_pd_site2_unit3_vt2_conf1::DELAY_LIMIT_VT2_PD_SITE2_UNIT3_R","esp32p4::pvt::comb_pd_site2_unit3_vt2_conf1::DELAY_NUM_O_VT2_PD_SITE2_UNIT3_R","esp32p4::pvt::comb_pd_site3_unit0_vt0_conf1::DELAY_LIMIT_VT0_PD_SITE3_UNIT0_R","esp32p4::pvt::comb_pd_site3_unit0_vt0_conf1::DELAY_NUM_O_VT0_PD_SITE3_UNIT0_R","esp32p4::pvt::comb_pd_site3_unit1_vt0_conf1::DELAY_LIMIT_VT0_PD_SITE3_UNIT1_R","esp32p4::pvt::comb_pd_site3_unit1_vt0_conf1::DELAY_NUM_O_VT0_PD_SITE3_UNIT1_R","esp32p4::pvt::comb_pd_site3_unit2_vt0_conf1::DELAY_LIMIT_VT0_PD_SITE3_UNIT2_R","esp32p4::pvt::comb_pd_site3_unit2_vt0_conf1::DELAY_NUM_O_VT0_PD_SITE3_UNIT2_R","esp32p4::pvt::comb_pd_site3_unit3_vt0_conf1::DELAY_LIMIT_VT0_PD_SITE3_UNIT3_R","esp32p4::pvt::comb_pd_site3_unit3_vt0_conf1::DELAY_NUM_O_VT0_PD_SITE3_UNIT3_R","esp32p4::pvt::comb_pd_site3_unit0_vt1_conf1::DELAY_LIMIT_VT1_PD_SITE3_UNIT0_R","esp32p4::pvt::comb_pd_site3_unit0_vt1_conf1::DELAY_NUM_O_VT1_PD_SITE3_UNIT0_R","esp32p4::pvt::comb_pd_site3_unit1_vt1_conf1::DELAY_LIMIT_VT1_PD_SITE3_UNIT1_R","esp32p4::pvt::comb_pd_site3_unit1_vt1_conf1::DELAY_NUM_O_VT1_PD_SITE3_UNIT1_R","esp32p4::pvt::comb_pd_site3_unit2_vt1_conf1::DELAY_LIMIT_VT1_PD_SITE3_UNIT2_R","esp32p4::pvt::comb_pd_site3_unit2_vt1_conf1::DELAY_NUM_O_VT1_PD_SITE3_UNIT2_R","esp32p4::pvt::comb_pd_site3_unit3_vt1_conf1::DELAY_LIMIT_VT1_PD_SITE3_UNIT3_R","esp32p4::pvt::comb_pd_site3_unit3_vt1_conf1::DELAY_NUM_O_VT1_PD_SITE3_UNIT3_R","esp32p4::pvt::comb_pd_site3_unit0_vt2_conf1::DELAY_LIMIT_VT2_PD_SITE3_UNIT0_R","esp32p4::pvt::comb_pd_site3_unit0_vt2_conf1::DELAY_NUM_O_VT2_PD_SITE3_UNIT0_R","esp32p4::pvt::comb_pd_site3_unit1_vt2_conf1::DELAY_LIMIT_VT2_PD_SITE3_UNIT1_R","esp32p4::pvt::comb_pd_site3_unit1_vt2_conf1::DELAY_NUM_O_VT2_PD_SITE3_UNIT1_R","esp32p4::pvt::comb_pd_site3_unit2_vt2_conf1::DELAY_LIMIT_VT2_PD_SITE3_UNIT2_R","esp32p4::pvt::comb_pd_site3_unit2_vt2_conf1::DELAY_NUM_O_VT2_PD_SITE3_UNIT2_R","esp32p4::pvt::comb_pd_site3_unit3_vt2_conf1::DELAY_LIMIT_VT2_PD_SITE3_UNIT3_R","esp32p4::pvt::comb_pd_site3_unit3_vt2_conf1::DELAY_NUM_O_VT2_PD_SITE3_UNIT3_R","esp32p4::pvt::comb_pd_site0_unit0_vt0_conf2::MONITOR_EDG_MOD_VT0_PD_SITE0_UNIT0_R","esp32p4::pvt::comb_pd_site0_unit0_vt0_conf2::TIMING_ERR_CNT_O_VT0_PD_SITE0_UNIT0_R","esp32p4::pvt::comb_pd_site0_unit1_vt0_conf2::MONITOR_EDG_MOD_VT0_PD_SITE0_UNIT1_R","esp32p4::pvt::comb_pd_site0_unit1_vt0_conf2::TIMING_ERR_CNT_O_VT0_PD_SITE0_UNIT1_R","esp32p4::pvt::comb_pd_site0_unit2_vt0_conf2::MONITOR_EDG_MOD_VT0_PD_SITE0_UNIT2_R","esp32p4::pvt::comb_pd_site0_unit2_vt0_conf2::TIMING_ERR_CNT_O_VT0_PD_SITE0_UNIT2_R","esp32p4::pvt::comb_pd_site0_unit3_vt0_conf2::MONITOR_EDG_MOD_VT0_PD_SITE0_UNIT3_R","esp32p4::pvt::comb_pd_site0_unit3_vt0_conf2::TIMING_ERR_CNT_O_VT0_PD_SITE0_UNIT3_R","esp32p4::pvt::comb_pd_site0_unit0_vt1_conf2::MONITOR_EDG_MOD_VT1_PD_SITE0_UNIT0_R","esp32p4::pvt::comb_pd_site0_unit0_vt1_conf2::TIMING_ERR_CNT_O_VT1_PD_SITE0_UNIT0_R","esp32p4::pvt::comb_pd_site0_unit1_vt1_conf2::MONITOR_EDG_MOD_VT1_PD_SITE0_UNIT1_R","esp32p4::pvt::comb_pd_site0_unit1_vt1_conf2::TIMING_ERR_CNT_O_VT1_PD_SITE0_UNIT1_R","esp32p4::pvt::comb_pd_site0_unit2_vt1_conf2::MONITOR_EDG_MOD_VT1_PD_SITE0_UNIT2_R","esp32p4::pvt::comb_pd_site0_unit2_vt1_conf2::TIMING_ERR_CNT_O_VT1_PD_SITE0_UNIT2_R","esp32p4::pvt::comb_pd_site0_unit3_vt1_conf2::MONITOR_EDG_MOD_VT1_PD_SITE0_UNIT3_R","esp32p4::pvt::comb_pd_site0_unit3_vt1_conf2::TIMING_ERR_CNT_O_VT1_PD_SITE0_UNIT3_R","esp32p4::pvt::comb_pd_site0_unit0_vt2_conf2::MONITOR_EDG_MOD_VT2_PD_SITE0_UNIT0_R","esp32p4::pvt::comb_pd_site0_unit0_vt2_conf2::TIMING_ERR_CNT_O_VT2_PD_SITE0_UNIT0_R","esp32p4::pvt::comb_pd_site0_unit1_vt2_conf2::MONITOR_EDG_MOD_VT2_PD_SITE0_UNIT1_R","esp32p4::pvt::comb_pd_site0_unit1_vt2_conf2::TIMING_ERR_CNT_O_VT2_PD_SITE0_UNIT1_R","esp32p4::pvt::comb_pd_site0_unit2_vt2_conf2::MONITOR_EDG_MOD_VT2_PD_SITE0_UNIT2_R","esp32p4::pvt::comb_pd_site0_unit2_vt2_conf2::TIMING_ERR_CNT_O_VT2_PD_SITE0_UNIT2_R","esp32p4::pvt::comb_pd_site0_unit3_vt2_conf2::MONITOR_EDG_MOD_VT2_PD_SITE0_UNIT3_R","esp32p4::pvt::comb_pd_site0_unit3_vt2_conf2::TIMING_ERR_CNT_O_VT2_PD_SITE0_UNIT3_R","esp32p4::pvt::comb_pd_site1_unit0_vt0_conf2::MONITOR_EDG_MOD_VT0_PD_SITE1_UNIT0_R","esp32p4::pvt::comb_pd_site1_unit0_vt0_conf2::TIMING_ERR_CNT_O_VT0_PD_SITE1_UNIT0_R","esp32p4::pvt::comb_pd_site1_unit1_vt0_conf2::MONITOR_EDG_MOD_VT0_PD_SITE1_UNIT1_R","esp32p4::pvt::comb_pd_site1_unit1_vt0_conf2::TIMING_ERR_CNT_O_VT0_PD_SITE1_UNIT1_R","esp32p4::pvt::comb_pd_site1_unit2_vt0_conf2::MONITOR_EDG_MOD_VT0_PD_SITE1_UNIT2_R","esp32p4::pvt::comb_pd_site1_unit2_vt0_conf2::TIMING_ERR_CNT_O_VT0_PD_SITE1_UNIT2_R","esp32p4::pvt::comb_pd_site1_unit3_vt0_conf2::MONITOR_EDG_MOD_VT0_PD_SITE1_UNIT3_R","esp32p4::pvt::comb_pd_site1_unit3_vt0_conf2::TIMING_ERR_CNT_O_VT0_PD_SITE1_UNIT3_R","esp32p4::pvt::comb_pd_site1_unit0_vt1_conf2::MONITOR_EDG_MOD_VT1_PD_SITE1_UNIT0_R","esp32p4::pvt::comb_pd_site1_unit0_vt1_conf2::TIMING_ERR_CNT_O_VT1_PD_SITE1_UNIT0_R","esp32p4::pvt::comb_pd_site1_unit1_vt1_conf2::MONITOR_EDG_MOD_VT1_PD_SITE1_UNIT1_R","esp32p4::pvt::comb_pd_site1_unit1_vt1_conf2::TIMING_ERR_CNT_O_VT1_PD_SITE1_UNIT1_R","esp32p4::pvt::comb_pd_site1_unit2_vt1_conf2::MONITOR_EDG_MOD_VT1_PD_SITE1_UNIT2_R","esp32p4::pvt::comb_pd_site1_unit2_vt1_conf2::TIMING_ERR_CNT_O_VT1_PD_SITE1_UNIT2_R","esp32p4::pvt::comb_pd_site1_unit3_vt1_conf2::MONITOR_EDG_MOD_VT1_PD_SITE1_UNIT3_R","esp32p4::pvt::comb_pd_site1_unit3_vt1_conf2::TIMING_ERR_CNT_O_VT1_PD_SITE1_UNIT3_R","esp32p4::pvt::comb_pd_site1_unit0_vt2_conf2::MONITOR_EDG_MOD_VT2_PD_SITE1_UNIT0_R","esp32p4::pvt::comb_pd_site1_unit0_vt2_conf2::TIMING_ERR_CNT_O_VT2_PD_SITE1_UNIT0_R","esp32p4::pvt::comb_pd_site1_unit1_vt2_conf2::MONITOR_EDG_MOD_VT2_PD_SITE1_UNIT1_R","esp32p4::pvt::comb_pd_site1_unit1_vt2_conf2::TIMING_ERR_CNT_O_VT2_PD_SITE1_UNIT1_R","esp32p4::pvt::comb_pd_site1_unit2_vt2_conf2::MONITOR_EDG_MOD_VT2_PD_SITE1_UNIT2_R","esp32p4::pvt::comb_pd_site1_unit2_vt2_conf2::TIMING_ERR_CNT_O_VT2_PD_SITE1_UNIT2_R","esp32p4::pvt::comb_pd_site1_unit3_vt2_conf2::MONITOR_EDG_MOD_VT2_PD_SITE1_UNIT3_R","esp32p4::pvt::comb_pd_site1_unit3_vt2_conf2::TIMING_ERR_CNT_O_VT2_PD_SITE1_UNIT3_R","esp32p4::pvt::comb_pd_site2_unit0_vt0_conf2::MONITOR_EDG_MOD_VT0_PD_SITE2_UNIT0_R","esp32p4::pvt::comb_pd_site2_unit0_vt0_conf2::TIMING_ERR_CNT_O_VT0_PD_SITE2_UNIT0_R","esp32p4::pvt::comb_pd_site2_unit1_vt0_conf2::MONITOR_EDG_MOD_VT0_PD_SITE2_UNIT1_R","esp32p4::pvt::comb_pd_site2_unit1_vt0_conf2::TIMING_ERR_CNT_O_VT0_PD_SITE2_UNIT1_R","esp32p4::pvt::comb_pd_site2_unit2_vt0_conf2::MONITOR_EDG_MOD_VT0_PD_SITE2_UNIT2_R","esp32p4::pvt::comb_pd_site2_unit2_vt0_conf2::TIMING_ERR_CNT_O_VT0_PD_SITE2_UNIT2_R","esp32p4::pvt::comb_pd_site2_unit3_vt0_conf2::MONITOR_EDG_MOD_VT0_PD_SITE2_UNIT3_R","esp32p4::pvt::comb_pd_site2_unit3_vt0_conf2::TIMING_ERR_CNT_O_VT0_PD_SITE2_UNIT3_R","esp32p4::pvt::comb_pd_site2_unit0_vt1_conf2::MONITOR_EDG_MOD_VT1_PD_SITE2_UNIT0_R","esp32p4::pvt::comb_pd_site2_unit0_vt1_conf2::TIMING_ERR_CNT_O_VT1_PD_SITE2_UNIT0_R","esp32p4::pvt::comb_pd_site2_unit1_vt1_conf2::MONITOR_EDG_MOD_VT1_PD_SITE2_UNIT1_R","esp32p4::pvt::comb_pd_site2_unit1_vt1_conf2::TIMING_ERR_CNT_O_VT1_PD_SITE2_UNIT1_R","esp32p4::pvt::comb_pd_site2_unit2_vt1_conf2::MONITOR_EDG_MOD_VT1_PD_SITE2_UNIT2_R","esp32p4::pvt::comb_pd_site2_unit2_vt1_conf2::TIMING_ERR_CNT_O_VT1_PD_SITE2_UNIT2_R","esp32p4::pvt::comb_pd_site2_unit3_vt1_conf2::MONITOR_EDG_MOD_VT1_PD_SITE2_UNIT3_R","esp32p4::pvt::comb_pd_site2_unit3_vt1_conf2::TIMING_ERR_CNT_O_VT1_PD_SITE2_UNIT3_R","esp32p4::pvt::comb_pd_site2_unit0_vt2_conf2::MONITOR_EDG_MOD_VT2_PD_SITE2_UNIT0_R","esp32p4::pvt::comb_pd_site2_unit0_vt2_conf2::TIMING_ERR_CNT_O_VT2_PD_SITE2_UNIT0_R","esp32p4::pvt::comb_pd_site2_unit1_vt2_conf2::MONITOR_EDG_MOD_VT2_PD_SITE2_UNIT1_R","esp32p4::pvt::comb_pd_site2_unit1_vt2_conf2::TIMING_ERR_CNT_O_VT2_PD_SITE2_UNIT1_R","esp32p4::pvt::comb_pd_site2_unit2_vt2_conf2::MONITOR_EDG_MOD_VT2_PD_SITE2_UNIT2_R","esp32p4::pvt::comb_pd_site2_unit2_vt2_conf2::TIMING_ERR_CNT_O_VT2_PD_SITE2_UNIT2_R","esp32p4::pvt::comb_pd_site2_unit3_vt2_conf2::MONITOR_EDG_MOD_VT2_PD_SITE2_UNIT3_R","esp32p4::pvt::comb_pd_site2_unit3_vt2_conf2::TIMING_ERR_CNT_O_VT2_PD_SITE2_UNIT3_R","esp32p4::pvt::comb_pd_site3_unit0_vt0_conf2::MONITOR_EDG_MOD_VT0_PD_SITE3_UNIT0_R","esp32p4::pvt::comb_pd_site3_unit0_vt0_conf2::TIMING_ERR_CNT_O_VT0_PD_SITE3_UNIT0_R","esp32p4::pvt::comb_pd_site3_unit1_vt0_conf2::MONITOR_EDG_MOD_VT0_PD_SITE3_UNIT1_R","esp32p4::pvt::comb_pd_site3_unit1_vt0_conf2::TIMING_ERR_CNT_O_VT0_PD_SITE3_UNIT1_R","esp32p4::pvt::comb_pd_site3_unit2_vt0_conf2::MONITOR_EDG_MOD_VT0_PD_SITE3_UNIT2_R","esp32p4::pvt::comb_pd_site3_unit2_vt0_conf2::TIMING_ERR_CNT_O_VT0_PD_SITE3_UNIT2_R","esp32p4::pvt::comb_pd_site3_unit3_vt0_conf2::MONITOR_EDG_MOD_VT0_PD_SITE3_UNIT3_R","esp32p4::pvt::comb_pd_site3_unit3_vt0_conf2::TIMING_ERR_CNT_O_VT0_PD_SITE3_UNIT3_R","esp32p4::pvt::comb_pd_site3_unit0_vt1_conf2::MONITOR_EDG_MOD_VT1_PD_SITE3_UNIT0_R","esp32p4::pvt::comb_pd_site3_unit0_vt1_conf2::TIMING_ERR_CNT_O_VT1_PD_SITE3_UNIT0_R","esp32p4::pvt::comb_pd_site3_unit1_vt1_conf2::MONITOR_EDG_MOD_VT1_PD_SITE3_UNIT1_R","esp32p4::pvt::comb_pd_site3_unit1_vt1_conf2::TIMING_ERR_CNT_O_VT1_PD_SITE3_UNIT1_R","esp32p4::pvt::comb_pd_site3_unit2_vt1_conf2::MONITOR_EDG_MOD_VT1_PD_SITE3_UNIT2_R","esp32p4::pvt::comb_pd_site3_unit2_vt1_conf2::TIMING_ERR_CNT_O_VT1_PD_SITE3_UNIT2_R","esp32p4::pvt::comb_pd_site3_unit3_vt1_conf2::MONITOR_EDG_MOD_VT1_PD_SITE3_UNIT3_R","esp32p4::pvt::comb_pd_site3_unit3_vt1_conf2::TIMING_ERR_CNT_O_VT1_PD_SITE3_UNIT3_R","esp32p4::pvt::comb_pd_site3_unit0_vt2_conf2::MONITOR_EDG_MOD_VT2_PD_SITE3_UNIT0_R","esp32p4::pvt::comb_pd_site3_unit0_vt2_conf2::TIMING_ERR_CNT_O_VT2_PD_SITE3_UNIT0_R","esp32p4::pvt::comb_pd_site3_unit1_vt2_conf2::MONITOR_EDG_MOD_VT2_PD_SITE3_UNIT1_R","esp32p4::pvt::comb_pd_site3_unit1_vt2_conf2::TIMING_ERR_CNT_O_VT2_PD_SITE3_UNIT1_R","esp32p4::pvt::comb_pd_site3_unit2_vt2_conf2::MONITOR_EDG_MOD_VT2_PD_SITE3_UNIT2_R","esp32p4::pvt::comb_pd_site3_unit2_vt2_conf2::TIMING_ERR_CNT_O_VT2_PD_SITE3_UNIT2_R","esp32p4::pvt::comb_pd_site3_unit3_vt2_conf2::MONITOR_EDG_MOD_VT2_PD_SITE3_UNIT3_R","esp32p4::pvt::comb_pd_site3_unit3_vt2_conf2::TIMING_ERR_CNT_O_VT2_PD_SITE3_UNIT3_R","esp32p4::pvt::date::DATE_R","esp32p4::rmt::tx_chdata::CHDATA_R","esp32p4::rmt::rx_chdata::CHDATA_R","esp32p4::rmt::tx_chconf0::DIV_CNT_CH0_R","esp32p4::rmt::tx_chconf0::MEM_SIZE_CH0_R","esp32p4::rmt::rx_chconf0::DIV_CNT_CH4_R","esp32p4::rmt::rx_chconf0::IDLE_THRES_CH4_R","esp32p4::rmt::rx_chconf0::MEM_SIZE_CH4_R","esp32p4::rmt::rx_chconf1::RX_FILTER_THRES_CH4_R","esp32p4::rmt::tx_chstatus::MEM_RADDR_EX_CH0_R","esp32p4::rmt::tx_chstatus::APB_MEM_WADDR_CH0_R","esp32p4::rmt::tx_chstatus::STATE_CH0_R","esp32p4::rmt::rx_chstatus::MEM_WADDR_EX_CH4_R","esp32p4::rmt::rx_chstatus::APB_MEM_RADDR_CH4_R","esp32p4::rmt::rx_chstatus::STATE_CH4_R","esp32p4::rmt::chcarrier_duty::CARRIER_LOW_CH_R","esp32p4::rmt::chcarrier_duty::CARRIER_HIGH_CH_R","esp32p4::rmt::ch_rx_carrier_rm::CARRIER_LOW_THRES_CH_R","esp32p4::rmt::ch_rx_carrier_rm::CARRIER_HIGH_THRES_CH_R","esp32p4::rmt::ch_tx_lim::TX_LIM_CH_R","esp32p4::rmt::ch_tx_lim::TX_LOOP_NUM_CH_R","esp32p4::rmt::ch_rx_lim::RX_LIM_CH4_R","esp32p4::rmt::sys_conf::SCLK_DIV_NUM_R","esp32p4::rmt::sys_conf::SCLK_DIV_A_R","esp32p4::rmt::sys_conf::SCLK_DIV_B_R","esp32p4::rmt::sys_conf::SCLK_SEL_R","esp32p4::rmt::date::DATE_R","esp32p4::rsa::m_prime::M_PRIME_R","esp32p4::rsa::mode::MODE_R","esp32p4::rsa::search_pos::SEARCH_POS_R","esp32p4::rsa::date::DATE_R","esp32p4::lp_adc::reader1_ctrl::SAR1_CLK_DIV_R","esp32p4::lp_adc::reader1_ctrl::SAR1_SAMPLE_NUM_R","esp32p4::lp_adc::reader1_ctrl::SAR1_EN_PAD_FORCE_ENABLE_R","esp32p4::lp_adc::reader1_status::SAR1_READER_STATUS_R","esp32p4::lp_adc::meas1_ctrl1::FORCE_XPD_AMP_R","esp32p4::lp_adc::meas1_ctrl1::AMP_RST_FB_FORCE_R","esp32p4::lp_adc::meas1_ctrl1::AMP_SHORT_REF_FORCE_R","esp32p4::lp_adc::meas1_ctrl1::AMP_SHORT_REF_GND_FORCE_R","esp32p4::lp_adc::meas1_ctrl2::MEAS1_DATA_SAR_R","esp32p4::lp_adc::meas1_ctrl2::SAR1_EN_PAD_R","esp32p4::lp_adc::atten1::SAR1_ATTEN_R","esp32p4::lp_adc::amp_ctrl1::SAR_AMP_WAIT1_R","esp32p4::lp_adc::amp_ctrl1::SAR_AMP_WAIT2_R","esp32p4::lp_adc::amp_ctrl2::SAR_AMP_WAIT3_R","esp32p4::lp_adc::amp_ctrl3::SAR1_DAC_XPD_FSM_R","esp32p4::lp_adc::amp_ctrl3::XPD_SAR_AMP_FSM_R","esp32p4::lp_adc::amp_ctrl3::AMP_RST_FB_FSM_R","esp32p4::lp_adc::amp_ctrl3::AMP_SHORT_REF_FSM_R","esp32p4::lp_adc::amp_ctrl3::AMP_SHORT_REF_GND_FSM_R","esp32p4::lp_adc::amp_ctrl3::XPD_SAR_FSM_R","esp32p4::lp_adc::amp_ctrl3::SAR_RSTB_FSM_R","esp32p4::lp_adc::reader2_ctrl::SAR2_CLK_DIV_R","esp32p4::lp_adc::reader2_ctrl::SAR2_WAIT_ARB_CYCLE_R","esp32p4::lp_adc::reader2_ctrl::SAR2_SAMPLE_NUM_R","esp32p4::lp_adc::reader2_ctrl::SAR2_EN_PAD_FORCE_ENABLE_R","esp32p4::lp_adc::reader2_status::SAR2_READER_STATUS_R","esp32p4::lp_adc::meas2_ctrl1::SAR2_CNTL_STATE_R","esp32p4::lp_adc::meas2_ctrl1::SAR2_RSTB_FORCE_R","esp32p4::lp_adc::meas2_ctrl1::SAR2_STANDBY_WAIT_R","esp32p4::lp_adc::meas2_ctrl1::SAR2_RSTB_WAIT_R","esp32p4::lp_adc::meas2_ctrl1::SAR2_XPD_WAIT_R","esp32p4::lp_adc::meas2_ctrl2::MEAS2_DATA_SAR_R","esp32p4::lp_adc::meas2_ctrl2::SAR2_EN_PAD_R","esp32p4::lp_adc::meas2_mux::SAR2_PWDET_CCT_R","esp32p4::lp_adc::atten2::SAR2_ATTEN_R","esp32p4::lp_adc::force_wpd_sar::FORCE_XPD_SAR1_R","esp32p4::lp_adc::force_wpd_sar::FORCE_XPD_SAR2_R","esp32p4::lp_adc::meas_status::SARADC_MEAS_STATUS_R","esp32p4::lp_adc::wakeup1::SAR1_WAKEUP_TH_LOW_R","esp32p4::lp_adc::wakeup1::SAR1_WAKEUP_TH_HIGH_R","esp32p4::lp_adc::wakeup2::SAR2_WAKEUP_TH_LOW_R","esp32p4::lp_adc::wakeup2::SAR2_WAKEUP_TH_HIGH_R","esp32p4::lp_adc::sar1_hw_wakeup::ADC1_HW_READ_RATE_I_R","esp32p4::lp_adc::sar2_hw_wakeup::ADC2_HW_READ_RATE_I_R","esp32p4::lp_adc::rnd_eco_low::RND_ECO_LOW_R","esp32p4::lp_adc::rnd_eco_high::RND_ECO_HIGH_R","esp32p4::lp_timer::tar0_low::MAIN_TIMER_TAR_LOW0_R","esp32p4::lp_timer::tar0_high::MAIN_TIMER_TAR_HIGH0_R","esp32p4::lp_timer::tar1_low::MAIN_TIMER_TAR_LOW1_R","esp32p4::lp_timer::tar1_high::MAIN_TIMER_TAR_HIGH1_R","esp32p4::lp_timer::main_buf0_low::MAIN_TIMER_BUF0_LOW_R","esp32p4::lp_timer::main_buf0_high::MAIN_TIMER_BUF0_HIGH_R","esp32p4::lp_timer::main_buf1_low::MAIN_TIMER_BUF1_LOW_R","esp32p4::lp_timer::main_buf1_high::MAIN_TIMER_BUF1_HIGH_R","esp32p4::lp_timer::date::DATE_R","esp32p4::lp_touch::chn_status::PAD_ACTIVE_R","esp32p4::lp_touch::chn_status::SCAN_CURR_R","esp32p4::lp_touch::status_0::PAD0_DATA_R","esp32p4::lp_touch::status_0::PAD0_DEBOUNCE_CNT_R","esp32p4::lp_touch::status_0::PAD0_NEG_NOISE_CNT_R","esp32p4::lp_touch::status_1::PAD1_DATA_R","esp32p4::lp_touch::status_1::PAD1_DEBOUNCE_CNT_R","esp32p4::lp_touch::status_1::PAD1_NEG_NOISE_CNT_R","esp32p4::lp_touch::status_2::PAD2_DATA_R","esp32p4::lp_touch::status_2::PAD2_DEBOUNCE_CNT_R","esp32p4::lp_touch::status_2::PAD2_NEG_NOISE_CNT_R","esp32p4::lp_touch::status_3::PAD3_DATA_R","esp32p4::lp_touch::status_3::PAD3_DEBOUNCE_CNT_R","esp32p4::lp_touch::status_3::PAD3_NEG_NOISE_CNT_R","esp32p4::lp_touch::status_4::PAD4_DATA_R","esp32p4::lp_touch::status_4::PAD4_DEBOUNCE_CNT_R","esp32p4::lp_touch::status_4::PAD4_NEG_NOISE_CNT_R","esp32p4::lp_touch::status_5::PAD5_DATA_R","esp32p4::lp_touch::status_5::PAD5_DEBOUNCE_CNT_R","esp32p4::lp_touch::status_5::PAD5_NEG_NOISE_CNT_R","esp32p4::lp_touch::status_6::PAD6_DATA_R","esp32p4::lp_touch::status_6::PAD6_DEBOUNCE_CNT_R","esp32p4::lp_touch::status_6::PAD6_NEG_NOISE_CNT_R","esp32p4::lp_touch::status_7::PAD7_DATA_R","esp32p4::lp_touch::status_7::PAD7_DEBOUNCE_CNT_R","esp32p4::lp_touch::status_7::PAD7_NEG_NOISE_CNT_R","esp32p4::lp_touch::status_8::PAD8_DATA_R","esp32p4::lp_touch::status_8::PAD8_DEBOUNCE_CNT_R","esp32p4::lp_touch::status_8::PAD8_NEG_NOISE_CNT_R","esp32p4::lp_touch::status_9::PAD9_DATA_R","esp32p4::lp_touch::status_9::PAD9_DEBOUNCE_CNT_R","esp32p4::lp_touch::status_9::PAD9_NEG_NOISE_CNT_R","esp32p4::lp_touch::status_10::PAD10_DATA_R","esp32p4::lp_touch::status_10::PAD10_DEBOUNCE_CNT_R","esp32p4::lp_touch::status_10::PAD10_NEG_NOISE_CNT_R","esp32p4::lp_touch::status_11::PAD11_DATA_R","esp32p4::lp_touch::status_11::PAD11_DEBOUNCE_CNT_R","esp32p4::lp_touch::status_11::PAD11_NEG_NOISE_CNT_R","esp32p4::lp_touch::status_12::PAD12_DATA_R","esp32p4::lp_touch::status_12::PAD12_DEBOUNCE_CNT_R","esp32p4::lp_touch::status_12::PAD12_NEG_NOISE_CNT_R","esp32p4::lp_touch::status_13::PAD13_DATA_R","esp32p4::lp_touch::status_13::PAD13_DEBOUNCE_CNT_R","esp32p4::lp_touch::status_13::PAD13_NEG_NOISE_CNT_R","esp32p4::lp_touch::status_14::PAD14_DATA_R","esp32p4::lp_touch::status_14::PAD14_DEBOUNCE_CNT_R","esp32p4::lp_touch::status_14::PAD14_NEG_NOISE_CNT_R","esp32p4::lp_touch::status_15::SLP_DATA_R","esp32p4::lp_touch::status_15::SLP_DEBOUNCE_CNT_R","esp32p4::lp_touch::status_15::SLP_NEG_NOISE_CNT_R","esp32p4::lp_touch::status_16::APPROACH_PAD2_CNT_R","esp32p4::lp_touch::status_16::APPROACH_PAD1_CNT_R","esp32p4::lp_touch::status_16::APPROACH_PAD0_CNT_R","esp32p4::lp_touch::status_16::SLP_APPROACH_CNT_R","esp32p4::lp_touch::status_17::DCAP_LPF_R","esp32p4::lp_touch::status_17::DRES_LPF_R","esp32p4::lp_touch::status_17::DRV_LS_R","esp32p4::lp_touch::status_17::DRV_HS_R","esp32p4::lp_touch::status_17::DBIAS_R","esp32p4::lp_touch::status_17::RTC_FREQ_SCAN_CNT_R","esp32p4::lp_touch::chn_tmp_status::PAD_INACTIVE_STATUS_R","esp32p4::lp_touch::chn_tmp_status::PAD_ACTIVE_STATUS_R","esp32p4::lp_touch::date::RTC_DATE_R","esp32p4::lp_wdt::config0::WDT_CHIP_RESET_WIDTH_R","esp32p4::lp_wdt::config0::WDT_SYS_RESET_LENGTH_R","esp32p4::lp_wdt::config0::WDT_CPU_RESET_LENGTH_R","esp32p4::lp_wdt::config0::WDT_STG3_R","esp32p4::lp_wdt::config0::WDT_STG2_R","esp32p4::lp_wdt::config0::WDT_STG1_R","esp32p4::lp_wdt::config0::WDT_STG0_R","esp32p4::lp_wdt::config1::WDT_STG0_HOLD_R","esp32p4::lp_wdt::config2::WDT_STG1_HOLD_R","esp32p4::lp_wdt::config3::WDT_STG2_HOLD_R","esp32p4::lp_wdt::config4::WDT_STG3_HOLD_R","esp32p4::lp_wdt::wprotect::WDT_WKEY_R","esp32p4::lp_wdt::swd_config::SWD_SIGNAL_WIDTH_R","esp32p4::lp_wdt::swd_wprotect::SWD_WKEY_R","esp32p4::lp_wdt::date::LP_WDT_DATE_R","esp32p4::sdhost::clkdiv::CLK_DIVIDER0_R","esp32p4::sdhost::clkdiv::CLK_DIVIDER1_R","esp32p4::sdhost::clkdiv::CLK_DIVIDER2_R","esp32p4::sdhost::clkdiv::CLK_DIVIDER3_R","esp32p4::sdhost::clksrc::CLKSRC_R","esp32p4::sdhost::clkena::CCLK_ENABLE_R","esp32p4::sdhost::clkena::LP_ENABLE_R","esp32p4::sdhost::tmout::RESPONSE_TIMEOUT_R","esp32p4::sdhost::tmout::DATA_TIMEOUT_R","esp32p4::sdhost::ctype::CARD_WIDTH4_R","esp32p4::sdhost::ctype::CARD_WIDTH8_R","esp32p4::sdhost::blksiz::BLOCK_SIZE_R","esp32p4::sdhost::bytcnt::BYTE_COUNT_R","esp32p4::sdhost::intmask::INT_MASK_R","esp32p4::sdhost::intmask::SDIO_INT_MASK_R","esp32p4::sdhost::cmdarg::CMDARG_R","esp32p4::sdhost::cmd::INDEX_R","esp32p4::sdhost::cmd::CARD_NUMBER_R","esp32p4::sdhost::resp0::RESPONSE0_R","esp32p4::sdhost::resp1::RESPONSE1_R","esp32p4::sdhost::resp2::RESPONSE2_R","esp32p4::sdhost::resp3::RESPONSE3_R","esp32p4::sdhost::mintsts::INT_STATUS_MSK_R","esp32p4::sdhost::mintsts::SDIO_INTERRUPT_MSK_R","esp32p4::sdhost::rintsts::INT_STATUS_RAW_R","esp32p4::sdhost::rintsts::SDIO_INTERRUPT_RAW_R","esp32p4::sdhost::status::COMMAND_FSM_STATES_R","esp32p4::sdhost::status::RESPONSE_INDEX_R","esp32p4::sdhost::status::FIFO_COUNT_R","esp32p4::sdhost::fifoth::TX_WMARK_R","esp32p4::sdhost::fifoth::RX_WMARK_R","esp32p4::sdhost::fifoth::DMA_MULTIPLE_TRANSACTION_SIZE_R","esp32p4::sdhost::cdetect::CARD_DETECT_N_R","esp32p4::sdhost::wrtprt::WRITE_PROTECT_R","esp32p4::sdhost::tcbcnt::TCBCNT_R","esp32p4::sdhost::tbbcnt::TBBCNT_R","esp32p4::sdhost::debnce::DEBOUNCE_COUNT_R","esp32p4::sdhost::usrid::USRID_R","esp32p4::sdhost::verid::VERSIONID_R","esp32p4::sdhost::hcon::CARD_NUM_R","esp32p4::sdhost::hcon::DATA_WIDTH_R","esp32p4::sdhost::hcon::ADDR_WIDTH_R","esp32p4::sdhost::hcon::DMA_WIDTH_R","esp32p4::sdhost::hcon::NUM_CLK_DIV_R","esp32p4::sdhost::uhs::DDR_R","esp32p4::sdhost::rst_n::CARD_RESET_R","esp32p4::sdhost::bmod::PBL_R","esp32p4::sdhost::dbaddr::DBADDR_R","esp32p4::sdhost::idsts::FBE_CODE_R","esp32p4::sdhost::idsts::FSM_R","esp32p4::sdhost::dscaddr::DSCADDR_R","esp32p4::sdhost::bufaddr::BUFADDR_R","esp32p4::sdhost::cardthrctl::CARDTHRESHOLD_R","esp32p4::sdhost::emmcddr::HALFSTARTBIT_R","esp32p4::sdhost::enshift::ENABLE_SHIFT_R","esp32p4::sdhost::buffifo::BUFFIFO_R","esp32p4::sdhost::clk_edge_sel::CCLKIN_EDGE_DRV_SEL_R","esp32p4::sdhost::clk_edge_sel::CCLKIN_EDGE_SAM_SEL_R","esp32p4::sdhost::clk_edge_sel::CCLKIN_EDGE_SLF_SEL_R","esp32p4::sdhost::clk_edge_sel::CCLLKIN_EDGE_H_R","esp32p4::sdhost::clk_edge_sel::CCLLKIN_EDGE_L_R","esp32p4::sdhost::clk_edge_sel::CCLLKIN_EDGE_N_R","esp32p4::sdhost::raw_ints::RAW_INTS_R","esp32p4::sdhost::dll_clk_conf::DLL_CCLK_IN_SLF_PHASE_R","esp32p4::sdhost::dll_clk_conf::DLL_CCLK_IN_DRV_PHASE_R","esp32p4::sdhost::dll_clk_conf::DLL_CCLK_IN_SAM_PHASE_R","esp32p4::sha::mode::MODE_R","esp32p4::sha::t_string::T_STRING_R","esp32p4::sha::t_length::T_LENGTH_R","esp32p4::sha::dma_block_num::DMA_BLOCK_NUM_R","esp32p4::sha::start::START_R","esp32p4::sha::continue_::CONTINUE_R","esp32p4::sha::date::DATE_R","esp32p4::soc_etm::ch0_evt_id::CH0_EVT_ID_R","esp32p4::soc_etm::ch0_task_id::CH0_TASK_ID_R","esp32p4::soc_etm::ch1_evt_id::CH1_EVT_ID_R","esp32p4::soc_etm::ch1_task_id::CH1_TASK_ID_R","esp32p4::soc_etm::ch2_evt_id::CH2_EVT_ID_R","esp32p4::soc_etm::ch2_task_id::CH2_TASK_ID_R","esp32p4::soc_etm::ch3_evt_id::CH3_EVT_ID_R","esp32p4::soc_etm::ch3_task_id::CH3_TASK_ID_R","esp32p4::soc_etm::ch4_evt_id::CH4_EVT_ID_R","esp32p4::soc_etm::ch4_task_id::CH4_TASK_ID_R","esp32p4::soc_etm::ch5_evt_id::CH5_EVT_ID_R","esp32p4::soc_etm::ch5_task_id::CH5_TASK_ID_R","esp32p4::soc_etm::ch6_evt_id::CH6_EVT_ID_R","esp32p4::soc_etm::ch6_task_id::CH6_TASK_ID_R","esp32p4::soc_etm::ch7_evt_id::CH7_EVT_ID_R","esp32p4::soc_etm::ch7_task_id::CH7_TASK_ID_R","esp32p4::soc_etm::ch8_evt_id::CH8_EVT_ID_R","esp32p4::soc_etm::ch8_task_id::CH8_TASK_ID_R","esp32p4::soc_etm::ch9_evt_id::CH9_EVT_ID_R","esp32p4::soc_etm::ch9_task_id::CH9_TASK_ID_R","esp32p4::soc_etm::ch10_evt_id::CH10_EVT_ID_R","esp32p4::soc_etm::ch10_task_id::CH10_TASK_ID_R","esp32p4::soc_etm::ch11_evt_id::CH11_EVT_ID_R","esp32p4::soc_etm::ch11_task_id::CH11_TASK_ID_R","esp32p4::soc_etm::ch12_evt_id::CH12_EVT_ID_R","esp32p4::soc_etm::ch12_task_id::CH12_TASK_ID_R","esp32p4::soc_etm::ch13_evt_id::CH13_EVT_ID_R","esp32p4::soc_etm::ch13_task_id::CH13_TASK_ID_R","esp32p4::soc_etm::ch14_evt_id::CH14_EVT_ID_R","esp32p4::soc_etm::ch14_task_id::CH14_TASK_ID_R","esp32p4::soc_etm::ch15_evt_id::CH15_EVT_ID_R","esp32p4::soc_etm::ch15_task_id::CH15_TASK_ID_R","esp32p4::soc_etm::ch16_evt_id::CH16_EVT_ID_R","esp32p4::soc_etm::ch16_task_id::CH16_TASK_ID_R","esp32p4::soc_etm::ch17_evt_id::CH17_EVT_ID_R","esp32p4::soc_etm::ch17_task_id::CH17_TASK_ID_R","esp32p4::soc_etm::ch18_evt_id::CH18_EVT_ID_R","esp32p4::soc_etm::ch18_task_id::CH18_TASK_ID_R","esp32p4::soc_etm::ch19_evt_id::CH19_EVT_ID_R","esp32p4::soc_etm::ch19_task_id::CH19_TASK_ID_R","esp32p4::soc_etm::ch20_evt_id::CH20_EVT_ID_R","esp32p4::soc_etm::ch20_task_id::CH20_TASK_ID_R","esp32p4::soc_etm::ch21_evt_id::CH21_EVT_ID_R","esp32p4::soc_etm::ch21_task_id::CH21_TASK_ID_R","esp32p4::soc_etm::ch22_evt_id::CH22_EVT_ID_R","esp32p4::soc_etm::ch22_task_id::CH22_TASK_ID_R","esp32p4::soc_etm::ch23_evt_id::CH23_EVT_ID_R","esp32p4::soc_etm::ch23_task_id::CH23_TASK_ID_R","esp32p4::soc_etm::ch24_evt_id::CH24_EVT_ID_R","esp32p4::soc_etm::ch24_task_id::CH24_TASK_ID_R","esp32p4::soc_etm::ch25_evt_id::CH25_EVT_ID_R","esp32p4::soc_etm::ch25_task_id::CH25_TASK_ID_R","esp32p4::soc_etm::ch26_evt_id::CH26_EVT_ID_R","esp32p4::soc_etm::ch26_task_id::CH26_TASK_ID_R","esp32p4::soc_etm::ch27_evt_id::CH27_EVT_ID_R","esp32p4::soc_etm::ch27_task_id::CH27_TASK_ID_R","esp32p4::soc_etm::ch28_evt_id::CH28_EVT_ID_R","esp32p4::soc_etm::ch28_task_id::CH28_TASK_ID_R","esp32p4::soc_etm::ch29_evt_id::CH29_EVT_ID_R","esp32p4::soc_etm::ch29_task_id::CH29_TASK_ID_R","esp32p4::soc_etm::ch30_evt_id::CH30_EVT_ID_R","esp32p4::soc_etm::ch30_task_id::CH30_TASK_ID_R","esp32p4::soc_etm::ch31_evt_id::CH31_EVT_ID_R","esp32p4::soc_etm::ch31_task_id::CH31_TASK_ID_R","esp32p4::soc_etm::ch32_evt_id::CH32_EVT_ID_R","esp32p4::soc_etm::ch32_task_id::CH32_TASK_ID_R","esp32p4::soc_etm::ch33_evt_id::CH33_EVT_ID_R","esp32p4::soc_etm::ch33_task_id::CH33_TASK_ID_R","esp32p4::soc_etm::ch34_evt_id::CH34_EVT_ID_R","esp32p4::soc_etm::ch34_task_id::CH34_TASK_ID_R","esp32p4::soc_etm::ch35_evt_id::CH35_EVT_ID_R","esp32p4::soc_etm::ch35_task_id::CH35_TASK_ID_R","esp32p4::soc_etm::ch36_evt_id::CH36_EVT_ID_R","esp32p4::soc_etm::ch36_task_id::CH36_TASK_ID_R","esp32p4::soc_etm::ch37_evt_id::CH37_EVT_ID_R","esp32p4::soc_etm::ch37_task_id::CH37_TASK_ID_R","esp32p4::soc_etm::ch38_evt_id::CH38_EVT_ID_R","esp32p4::soc_etm::ch38_task_id::CH38_TASK_ID_R","esp32p4::soc_etm::ch39_evt_id::CH39_EVT_ID_R","esp32p4::soc_etm::ch39_task_id::CH39_TASK_ID_R","esp32p4::soc_etm::ch40_evt_id::CH40_EVT_ID_R","esp32p4::soc_etm::ch40_task_id::CH40_TASK_ID_R","esp32p4::soc_etm::ch41_evt_id::CH41_EVT_ID_R","esp32p4::soc_etm::ch41_task_id::CH41_TASK_ID_R","esp32p4::soc_etm::ch42_evt_id::CH42_EVT_ID_R","esp32p4::soc_etm::ch42_task_id::CH42_TASK_ID_R","esp32p4::soc_etm::ch43_evt_id::CH43_EVT_ID_R","esp32p4::soc_etm::ch43_task_id::CH43_TASK_ID_R","esp32p4::soc_etm::ch44_evt_id::CH44_EVT_ID_R","esp32p4::soc_etm::ch44_task_id::CH44_TASK_ID_R","esp32p4::soc_etm::ch45_evt_id::CH45_EVT_ID_R","esp32p4::soc_etm::ch45_task_id::CH45_TASK_ID_R","esp32p4::soc_etm::ch46_evt_id::CH46_EVT_ID_R","esp32p4::soc_etm::ch46_task_id::CH46_TASK_ID_R","esp32p4::soc_etm::ch47_evt_id::CH47_EVT_ID_R","esp32p4::soc_etm::ch47_task_id::CH47_TASK_ID_R","esp32p4::soc_etm::ch48_evt_id::CH48_EVT_ID_R","esp32p4::soc_etm::ch48_task_id::CH48_TASK_ID_R","esp32p4::soc_etm::ch49_evt_id::CH49_EVT_ID_R","esp32p4::soc_etm::ch49_task_id::CH49_TASK_ID_R","esp32p4::soc_etm::date::DATE_R","esp32p4::spi0::spi_mem_cmd::SPI_MEM_MST_ST_R","esp32p4::spi0::spi_mem_cmd::SPI_MEM_SLV_ST_R","esp32p4::spi0::spi_mem_ctrl1::SPI_MEM_CLK_MODE_R","esp32p4::spi0::spi_mem_ctrl2::SPI_MEM_CS_SETUP_TIME_R","esp32p4::spi0::spi_mem_ctrl2::SPI_MEM_CS_HOLD_TIME_R","esp32p4::spi0::spi_mem_ctrl2::SPI_MEM_ECC_CS_HOLD_TIME_R","esp32p4::spi0::spi_mem_ctrl2::SPI_MEM_CS_HOLD_DELAY_R","esp32p4::spi0::spi_mem_clock::SPI_MEM_CLKCNT_L_R","esp32p4::spi0::spi_mem_clock::SPI_MEM_CLKCNT_H_R","esp32p4::spi0::spi_mem_clock::SPI_MEM_CLKCNT_N_R","esp32p4::spi0::spi_mem_user1::SPI_MEM_USR_DUMMY_CYCLELEN_R","esp32p4::spi0::spi_mem_user1::SPI_MEM_USR_DBYTELEN_R","esp32p4::spi0::spi_mem_user1::SPI_MEM_USR_ADDR_BITLEN_R","esp32p4::spi0::spi_mem_user2::SPI_MEM_USR_COMMAND_VALUE_R","esp32p4::spi0::spi_mem_user2::SPI_MEM_USR_COMMAND_BITLEN_R","esp32p4::spi0::spi_mem_rd_status::SPI_MEM_WB_MODE_R","esp32p4::spi0::spi_mem_cache_sctrl::SPI_MEM_SRAM_RDUMMY_CYCLELEN_R","esp32p4::spi0::spi_mem_cache_sctrl::SPI_MEM_SRAM_ADDR_BITLEN_R","esp32p4::spi0::spi_mem_cache_sctrl::SPI_MEM_SRAM_WDUMMY_CYCLELEN_R","esp32p4::spi0::spi_mem_sram_cmd::SPI_MEM_SCLK_MODE_R","esp32p4::spi0::spi_mem_sram_cmd::SPI_MEM_SWB_MODE_R","esp32p4::spi0::spi_mem_sram_drd_cmd::SPI_MEM_CACHE_SRAM_USR_RD_CMD_VALUE_R","esp32p4::spi0::spi_mem_sram_drd_cmd::SPI_MEM_CACHE_SRAM_USR_RD_CMD_BITLEN_R","esp32p4::spi0::spi_mem_sram_dwr_cmd::SPI_MEM_CACHE_SRAM_USR_WR_CMD_VALUE_R","esp32p4::spi0::spi_mem_sram_dwr_cmd::SPI_MEM_CACHE_SRAM_USR_WR_CMD_BITLEN_R","esp32p4::spi0::spi_mem_sram_clk::SPI_MEM_SCLKCNT_L_R","esp32p4::spi0::spi_mem_sram_clk::SPI_MEM_SCLKCNT_H_R","esp32p4::spi0::spi_mem_sram_clk::SPI_MEM_SCLKCNT_N_R","esp32p4::spi0::spi_mem_fsm::SPI_MEM_LOCK_DELAY_TIME_R","esp32p4::spi0::spi_mem_ddr::SPI_FMEM_OUTMINBYTELEN_R","esp32p4::spi0::spi_mem_ddr::SPI_FMEM_USR_DDR_DQS_THD_R","esp32p4::spi0::spi_smem_ddr::SPI_SMEM_OUTMINBYTELEN_R","esp32p4::spi0::spi_smem_ddr::SPI_SMEM_USR_DDR_DQS_THD_R","esp32p4::spi0::spi_fmem_pms_addr::S_R","esp32p4::spi0::spi_fmem_pms_size::SPI_FMEM_PMS_SIZE_R","esp32p4::spi0::spi_smem_pms_addr::S_R","esp32p4::spi0::spi_smem_pms_size::SPI_SMEM_PMS_SIZE_R","esp32p4::spi0::spi_mem_pms_reject::SPI_MEM_REJECT_ADDR_R","esp32p4::spi0::spi_mem_ecc_ctrl::SPI_MEM_ECC_ERR_CNT_R","esp32p4::spi0::spi_mem_ecc_ctrl::SPI_FMEM_ECC_ERR_INT_NUM_R","esp32p4::spi0::spi_mem_ecc_ctrl::SPI_FMEM_PAGE_SIZE_R","esp32p4::spi0::spi_mem_ecc_ctrl::SPI_MEM_ECC_ERR_BITS_R","esp32p4::spi0::spi_mem_ecc_err_addr::SPI_MEM_ECC_ERR_ADDR_R","esp32p4::spi0::spi_mem_axi_err_addr::SPI_MEM_AXI_ERR_ADDR_R","esp32p4::spi0::spi_smem_ecc_ctrl::SPI_SMEM_PAGE_SIZE_R","esp32p4::spi0::spi_mem_timing_cali::SPI_MEM_EXTRA_DUMMY_CYCLELEN_R","esp32p4::spi0::spi_mem_din_mode::SPI_MEM_DIN0_MODE_R","esp32p4::spi0::spi_mem_din_mode::SPI_MEM_DIN1_MODE_R","esp32p4::spi0::spi_mem_din_mode::SPI_MEM_DIN2_MODE_R","esp32p4::spi0::spi_mem_din_mode::SPI_MEM_DIN3_MODE_R","esp32p4::spi0::spi_mem_din_mode::SPI_MEM_DIN4_MODE_R","esp32p4::spi0::spi_mem_din_mode::SPI_MEM_DIN5_MODE_R","esp32p4::spi0::spi_mem_din_mode::SPI_MEM_DIN6_MODE_R","esp32p4::spi0::spi_mem_din_mode::SPI_MEM_DIN7_MODE_R","esp32p4::spi0::spi_mem_din_mode::SPI_MEM_DINS_MODE_R","esp32p4::spi0::spi_mem_din_num::SPI_MEM_DIN0_NUM_R","esp32p4::spi0::spi_mem_din_num::SPI_MEM_DIN1_NUM_R","esp32p4::spi0::spi_mem_din_num::SPI_MEM_DIN2_NUM_R","esp32p4::spi0::spi_mem_din_num::SPI_MEM_DIN3_NUM_R","esp32p4::spi0::spi_mem_din_num::SPI_MEM_DIN4_NUM_R","esp32p4::spi0::spi_mem_din_num::SPI_MEM_DIN5_NUM_R","esp32p4::spi0::spi_mem_din_num::SPI_MEM_DIN6_NUM_R","esp32p4::spi0::spi_mem_din_num::SPI_MEM_DIN7_NUM_R","esp32p4::spi0::spi_mem_din_num::SPI_MEM_DINS_NUM_R","esp32p4::spi0::spi_smem_timing_cali::SPI_SMEM_EXTRA_DUMMY_CYCLELEN_R","esp32p4::spi0::spi_smem_din_mode::SPI_SMEM_DIN0_MODE_R","esp32p4::spi0::spi_smem_din_mode::SPI_SMEM_DIN1_MODE_R","esp32p4::spi0::spi_smem_din_mode::SPI_SMEM_DIN2_MODE_R","esp32p4::spi0::spi_smem_din_mode::SPI_SMEM_DIN3_MODE_R","esp32p4::spi0::spi_smem_din_mode::SPI_SMEM_DIN4_MODE_R","esp32p4::spi0::spi_smem_din_mode::SPI_SMEM_DIN5_MODE_R","esp32p4::spi0::spi_smem_din_mode::SPI_SMEM_DIN6_MODE_R","esp32p4::spi0::spi_smem_din_mode::SPI_SMEM_DIN7_MODE_R","esp32p4::spi0::spi_smem_din_mode::SPI_SMEM_DINS_MODE_R","esp32p4::spi0::spi_smem_din_num::SPI_SMEM_DIN0_NUM_R","esp32p4::spi0::spi_smem_din_num::SPI_SMEM_DIN1_NUM_R","esp32p4::spi0::spi_smem_din_num::SPI_SMEM_DIN2_NUM_R","esp32p4::spi0::spi_smem_din_num::SPI_SMEM_DIN3_NUM_R","esp32p4::spi0::spi_smem_din_num::SPI_SMEM_DIN4_NUM_R","esp32p4::spi0::spi_smem_din_num::SPI_SMEM_DIN5_NUM_R","esp32p4::spi0::spi_smem_din_num::SPI_SMEM_DIN6_NUM_R","esp32p4::spi0::spi_smem_din_num::SPI_SMEM_DIN7_NUM_R","esp32p4::spi0::spi_smem_din_num::SPI_SMEM_DINS_NUM_R","esp32p4::spi0::spi_smem_ac::SPI_SMEM_CS_SETUP_TIME_R","esp32p4::spi0::spi_smem_ac::SPI_SMEM_CS_HOLD_TIME_R","esp32p4::spi0::spi_smem_ac::SPI_SMEM_ECC_CS_HOLD_TIME_R","esp32p4::spi0::spi_smem_ac::SPI_SMEM_CS_HOLD_DELAY_R","esp32p4::spi0::spi_smem_din_hex_mode::SPI_SMEM_DIN08_MODE_R","esp32p4::spi0::spi_smem_din_hex_mode::SPI_SMEM_DIN09_MODE_R","esp32p4::spi0::spi_smem_din_hex_mode::SPI_SMEM_DIN10_MODE_R","esp32p4::spi0::spi_smem_din_hex_mode::SPI_SMEM_DIN11_MODE_R","esp32p4::spi0::spi_smem_din_hex_mode::SPI_SMEM_DIN12_MODE_R","esp32p4::spi0::spi_smem_din_hex_mode::SPI_SMEM_DIN13_MODE_R","esp32p4::spi0::spi_smem_din_hex_mode::SPI_SMEM_DIN14_MODE_R","esp32p4::spi0::spi_smem_din_hex_mode::SPI_SMEM_DIN15_MODE_R","esp32p4::spi0::spi_smem_din_hex_mode::SPI_SMEM_DINS_HEX_MODE_R","esp32p4::spi0::spi_smem_din_hex_num::SPI_SMEM_DIN08_NUM_R","esp32p4::spi0::spi_smem_din_hex_num::SPI_SMEM_DIN09_NUM_R","esp32p4::spi0::spi_smem_din_hex_num::SPI_SMEM_DIN10_NUM_R","esp32p4::spi0::spi_smem_din_hex_num::SPI_SMEM_DIN11_NUM_R","esp32p4::spi0::spi_smem_din_hex_num::SPI_SMEM_DIN12_NUM_R","esp32p4::spi0::spi_smem_din_hex_num::SPI_SMEM_DIN13_NUM_R","esp32p4::spi0::spi_smem_din_hex_num::SPI_SMEM_DIN14_NUM_R","esp32p4::spi0::spi_smem_din_hex_num::SPI_SMEM_DIN15_NUM_R","esp32p4::spi0::spi_smem_din_hex_num::SPI_SMEM_DINS_HEX_NUM_R","esp32p4::spi0::spi_mem_xts_plain_base::SPI_XTS_PLAIN_R","esp32p4::spi0::spi_mem_xts_linesize::SPI_XTS_LINESIZE_R","esp32p4::spi0::spi_mem_xts_physical_address::SPI_XTS_PHYSICAL_ADDRESS_R","esp32p4::spi0::spi_mem_xts_state::SPI_XTS_STATE_R","esp32p4::spi0::spi_mem_xts_date::SPI_XTS_DATE_R","esp32p4::spi0::spi_mem_mmu_item_content::SPI_MMU_ITEM_CONTENT_R","esp32p4::spi0::spi_mem_mmu_item_index::SPI_MMU_ITEM_INDEX_R","esp32p4::spi0::spi_mem_mmu_power_ctrl::SPI_MEM_AUX_CTRL_R","esp32p4::spi0::spi_mem_dpa_ctrl::SPI_CRYPT_SECURITY_LEVEL_R","esp32p4::spi0::spi_mem_registerrnd_eco_high::SPI_MEM_REGISTERRND_ECO_HIGH_R","esp32p4::spi0::spi_mem_registerrnd_eco_low::SPI_MEM_REGISTERRND_ECO_LOW_R","esp32p4::spi0::spi_mem_date::SPI_MEM_DATE_R","esp32p4::spi1::spi_mem_cmd::SPI_MEM_MST_ST_R","esp32p4::spi1::spi_mem_cmd::SPI_MEM_SLV_ST_R","esp32p4::spi1::spi_mem_addr::SPI_MEM_USR_ADDR_VALUE_R","esp32p4::spi1::spi_mem_ctrl1::SPI_MEM_CLK_MODE_R","esp32p4::spi1::spi_mem_ctrl1::SPI_MEM_CS_HOLD_DLY_RES_R","esp32p4::spi1::spi_mem_clock::SPI_MEM_CLKCNT_L_R","esp32p4::spi1::spi_mem_clock::SPI_MEM_CLKCNT_H_R","esp32p4::spi1::spi_mem_clock::SPI_MEM_CLKCNT_N_R","esp32p4::spi1::spi_mem_user1::SPI_MEM_USR_DUMMY_CYCLELEN_R","esp32p4::spi1::spi_mem_user1::SPI_MEM_USR_ADDR_BITLEN_R","esp32p4::spi1::spi_mem_user2::SPI_MEM_USR_COMMAND_VALUE_R","esp32p4::spi1::spi_mem_user2::SPI_MEM_USR_COMMAND_BITLEN_R","esp32p4::spi1::spi_mem_mosi_dlen::SPI_MEM_USR_MOSI_DBITLEN_R","esp32p4::spi1::spi_mem_miso_dlen::SPI_MEM_USR_MISO_DBITLEN_R","esp32p4::spi1::spi_mem_rd_status::SPI_MEM_STATUS_R","esp32p4::spi1::spi_mem_rd_status::SPI_MEM_WB_MODE_R","esp32p4::spi1::spi_mem_tx_crc::DATA_R","esp32p4::spi1::spi_mem_w0::SPI_MEM_BUF0_R","esp32p4::spi1::spi_mem_w1::SPI_MEM_BUF1_R","esp32p4::spi1::spi_mem_w2::SPI_MEM_BUF2_R","esp32p4::spi1::spi_mem_w3::SPI_MEM_BUF3_R","esp32p4::spi1::spi_mem_w4::SPI_MEM_BUF4_R","esp32p4::spi1::spi_mem_w5::SPI_MEM_BUF5_R","esp32p4::spi1::spi_mem_w6::SPI_MEM_BUF6_R","esp32p4::spi1::spi_mem_w7::SPI_MEM_BUF7_R","esp32p4::spi1::spi_mem_w8::SPI_MEM_BUF8_R","esp32p4::spi1::spi_mem_w9::SPI_MEM_BUF9_R","esp32p4::spi1::spi_mem_w10::SPI_MEM_BUF10_R","esp32p4::spi1::spi_mem_w11::SPI_MEM_BUF11_R","esp32p4::spi1::spi_mem_w12::SPI_MEM_BUF12_R","esp32p4::spi1::spi_mem_w13::SPI_MEM_BUF13_R","esp32p4::spi1::spi_mem_w14::SPI_MEM_BUF14_R","esp32p4::spi1::spi_mem_w15::SPI_MEM_BUF15_R","esp32p4::spi1::spi_mem_flash_waiti_ctrl::SPI_MEM_WAITI_ADDR_CYCLELEN_R","esp32p4::spi1::spi_mem_flash_waiti_ctrl::SPI_MEM_WAITI_DUMMY_CYCLELEN_R","esp32p4::spi1::spi_mem_flash_waiti_ctrl::SPI_MEM_WAITI_CMD_R","esp32p4::spi1::spi_mem_flash_sus_ctrl::SPI_MEM_PESR_END_MSK_R","esp32p4::spi1::spi_mem_flash_sus_ctrl::SPI_MEM_SUS_TIMEOUT_CNT_R","esp32p4::spi1::spi_mem_flash_sus_cmd::SPI_MEM_FLASH_PES_COMMAND_R","esp32p4::spi1::spi_mem_flash_sus_cmd::SPI_MEM_WAIT_PESR_COMMAND_R","esp32p4::spi1::spi_mem_sus_status::SPI_MEM_FLASH_PER_COMMAND_R","esp32p4::spi1::spi_mem_ddr::SPI_FMEM_OUTMINBYTELEN_R","esp32p4::spi1::spi_mem_ddr::SPI_FMEM_USR_DDR_DQS_THD_R","esp32p4::spi1::spi_mem_timing_cali::SPI_MEM_EXTRA_DUMMY_CYCLELEN_R","esp32p4::spi1::spi_mem_date::SPI_MEM_DATE_R","esp32p4::spi2::spi_cmd::SPI_CONF_BITLEN_R","esp32p4::spi2::spi_addr::SPI_USR_ADDR_VALUE_R","esp32p4::spi2::spi_ctrl::SPI_RD_BIT_ORDER_R","esp32p4::spi2::spi_ctrl::SPI_WR_BIT_ORDER_R","esp32p4::spi2::spi_clock::SPI_CLKCNT_L_R","esp32p4::spi2::spi_clock::SPI_CLKCNT_H_R","esp32p4::spi2::spi_clock::SPI_CLKCNT_N_R","esp32p4::spi2::spi_clock::SPI_CLKDIV_PRE_R","esp32p4::spi2::spi_user1::SPI_USR_DUMMY_CYCLELEN_R","esp32p4::spi2::spi_user1::SPI_CS_SETUP_TIME_R","esp32p4::spi2::spi_user1::SPI_CS_HOLD_TIME_R","esp32p4::spi2::spi_user1::SPI_USR_ADDR_BITLEN_R","esp32p4::spi2::spi_user2::SPI_USR_COMMAND_VALUE_R","esp32p4::spi2::spi_user2::SPI_USR_COMMAND_BITLEN_R","esp32p4::spi2::spi_ms_dlen::SPI_MS_DATA_BITLEN_R","esp32p4::spi2::spi_misc::SPI_MASTER_CS_POL_R","esp32p4::spi2::spi_din_mode::SPI_DIN0_MODE_R","esp32p4::spi2::spi_din_mode::SPI_DIN1_MODE_R","esp32p4::spi2::spi_din_mode::SPI_DIN2_MODE_R","esp32p4::spi2::spi_din_mode::SPI_DIN3_MODE_R","esp32p4::spi2::spi_din_mode::SPI_DIN4_MODE_R","esp32p4::spi2::spi_din_mode::SPI_DIN5_MODE_R","esp32p4::spi2::spi_din_mode::SPI_DIN6_MODE_R","esp32p4::spi2::spi_din_mode::SPI_DIN7_MODE_R","esp32p4::spi2::spi_din_num::SPI_DIN0_NUM_R","esp32p4::spi2::spi_din_num::SPI_DIN1_NUM_R","esp32p4::spi2::spi_din_num::SPI_DIN2_NUM_R","esp32p4::spi2::spi_din_num::SPI_DIN3_NUM_R","esp32p4::spi2::spi_din_num::SPI_DIN4_NUM_R","esp32p4::spi2::spi_din_num::SPI_DIN5_NUM_R","esp32p4::spi2::spi_din_num::SPI_DIN6_NUM_R","esp32p4::spi2::spi_din_num::SPI_DIN7_NUM_R","esp32p4::spi2::spi_w0::SPI_BUF0_R","esp32p4::spi2::spi_w1::SPI_BUF1_R","esp32p4::spi2::spi_w2::SPI_BUF2_R","esp32p4::spi2::spi_w3::SPI_BUF3_R","esp32p4::spi2::spi_w4::SPI_BUF4_R","esp32p4::spi2::spi_w5::SPI_BUF5_R","esp32p4::spi2::spi_w6::SPI_BUF6_R","esp32p4::spi2::spi_w7::SPI_BUF7_R","esp32p4::spi2::spi_w8::SPI_BUF8_R","esp32p4::spi2::spi_w9::SPI_BUF9_R","esp32p4::spi2::spi_w10::SPI_BUF10_R","esp32p4::spi2::spi_w11::SPI_BUF11_R","esp32p4::spi2::spi_w12::SPI_BUF12_R","esp32p4::spi2::spi_w13::SPI_BUF13_R","esp32p4::spi2::spi_w14::SPI_BUF14_R","esp32p4::spi2::spi_w15::SPI_BUF15_R","esp32p4::spi2::spi_slave::SPI_CLK_MODE_R","esp32p4::spi2::spi_slave::SPI_SLV_LAST_BYTE_STRB_R","esp32p4::spi2::spi_slave::SPI_DMA_SEG_MAGIC_VALUE_R","esp32p4::spi2::spi_slave1::SPI_SLV_DATA_BITLEN_R","esp32p4::spi2::spi_slave1::SPI_SLV_LAST_COMMAND_R","esp32p4::spi2::spi_slave1::SPI_SLV_LAST_ADDR_R","esp32p4::spi2::spi_date::SPI_DATE_R","esp32p4::spi3::spi_addr::SPI_USR_ADDR_VALUE_R","esp32p4::spi3::spi_ctrl::SPI_RD_BIT_ORDER_R","esp32p4::spi3::spi_ctrl::SPI_WR_BIT_ORDER_R","esp32p4::spi3::spi_clock::SPI_CLKCNT_L_R","esp32p4::spi3::spi_clock::SPI_CLKCNT_H_R","esp32p4::spi3::spi_clock::SPI_CLKCNT_N_R","esp32p4::spi3::spi_clock::SPI_CLKDIV_PRE_R","esp32p4::spi3::spi_user1::SPI_USR_DUMMY_CYCLELEN_R","esp32p4::spi3::spi_user1::SPI_CS_SETUP_TIME_R","esp32p4::spi3::spi_user1::SPI_CS_HOLD_TIME_R","esp32p4::spi3::spi_user1::SPI_USR_ADDR_BITLEN_R","esp32p4::spi3::spi_user2::SPI_USR_COMMAND_VALUE_R","esp32p4::spi3::spi_user2::SPI_USR_COMMAND_BITLEN_R","esp32p4::spi3::spi_ms_dlen::SPI_MS_DATA_BITLEN_R","esp32p4::spi3::spi_misc::SPI_MASTER_CS_POL_R","esp32p4::spi3::spi_din_mode::SPI_DIN0_MODE_R","esp32p4::spi3::spi_din_mode::SPI_DIN1_MODE_R","esp32p4::spi3::spi_din_mode::SPI_DIN2_MODE_R","esp32p4::spi3::spi_din_mode::SPI_DIN3_MODE_R","esp32p4::spi3::spi_din_num::SPI_DIN0_NUM_R","esp32p4::spi3::spi_din_num::SPI_DIN1_NUM_R","esp32p4::spi3::spi_din_num::SPI_DIN2_NUM_R","esp32p4::spi3::spi_din_num::SPI_DIN3_NUM_R","esp32p4::spi3::spi_w0::SPI_BUF0_R","esp32p4::spi3::spi_w1::SPI_BUF1_R","esp32p4::spi3::spi_w2::SPI_BUF2_R","esp32p4::spi3::spi_w3::SPI_BUF3_R","esp32p4::spi3::spi_w4::SPI_BUF4_R","esp32p4::spi3::spi_w5::SPI_BUF5_R","esp32p4::spi3::spi_w6::SPI_BUF6_R","esp32p4::spi3::spi_w7::SPI_BUF7_R","esp32p4::spi3::spi_w8::SPI_BUF8_R","esp32p4::spi3::spi_w9::SPI_BUF9_R","esp32p4::spi3::spi_w10::SPI_BUF10_R","esp32p4::spi3::spi_w11::SPI_BUF11_R","esp32p4::spi3::spi_w12::SPI_BUF12_R","esp32p4::spi3::spi_w13::SPI_BUF13_R","esp32p4::spi3::spi_w14::SPI_BUF14_R","esp32p4::spi3::spi_w15::SPI_BUF15_R","esp32p4::spi3::spi_slave::SPI_CLK_MODE_R","esp32p4::spi3::spi_slave::SPI_SLV_LAST_BYTE_STRB_R","esp32p4::spi3::spi_slave1::SPI_SLV_DATA_BITLEN_R","esp32p4::spi3::spi_slave1::SPI_SLV_LAST_COMMAND_R","esp32p4::spi3::spi_slave1::SPI_SLV_LAST_ADDR_R","esp32p4::spi3::spi_date::SPI_DATE_R","esp32p4::systimer::unit0_load_hi::TIMER_UNIT0_LOAD_HI_R","esp32p4::systimer::unit0_load_lo::TIMER_UNIT0_LOAD_LO_R","esp32p4::systimer::unit1_load_hi::TIMER_UNIT1_LOAD_HI_R","esp32p4::systimer::unit1_load_lo::TIMER_UNIT1_LOAD_LO_R","esp32p4::systimer::target0_hi::TIMER_TARGET0_HI_R","esp32p4::systimer::target0_lo::TIMER_TARGET0_LO_R","esp32p4::systimer::target1_hi::TIMER_TARGET1_HI_R","esp32p4::systimer::target1_lo::TIMER_TARGET1_LO_R","esp32p4::systimer::target2_hi::TIMER_TARGET2_HI_R","esp32p4::systimer::target2_lo::TIMER_TARGET2_LO_R","esp32p4::systimer::target0_conf::TARGET0_PERIOD_R","esp32p4::systimer::target1_conf::TARGET1_PERIOD_R","esp32p4::systimer::target2_conf::TARGET2_PERIOD_R","esp32p4::systimer::unit0_value_hi::TIMER_UNIT0_VALUE_HI_R","esp32p4::systimer::unit0_value_lo::TIMER_UNIT0_VALUE_LO_R","esp32p4::systimer::unit1_value_hi::TIMER_UNIT1_VALUE_HI_R","esp32p4::systimer::unit1_value_lo::TIMER_UNIT1_VALUE_LO_R","esp32p4::systimer::real_target0_lo::TARGET0_LO_RO_R","esp32p4::systimer::real_target0_hi::TARGET0_HI_RO_R","esp32p4::systimer::real_target1_lo::TARGET1_LO_RO_R","esp32p4::systimer::real_target1_hi::TARGET1_HI_RO_R","esp32p4::systimer::real_target2_lo::TARGET2_LO_RO_R","esp32p4::systimer::real_target2_hi::TARGET2_HI_RO_R","esp32p4::systimer::date::DATE_R","esp32p4::timg0::tconfig::DIVIDER_R","esp32p4::timg0::tlo::LO_R","esp32p4::timg0::thi::HI_R","esp32p4::timg0::talarmlo::ALARM_LO_R","esp32p4::timg0::talarmhi::ALARM_HI_R","esp32p4::timg0::tloadlo::LOAD_LO_R","esp32p4::timg0::tloadhi::LOAD_HI_R","esp32p4::timg0::wdtconfig0::WDT_SYS_RESET_LENGTH_R","esp32p4::timg0::wdtconfig0::WDT_CPU_RESET_LENGTH_R","esp32p4::timg0::wdtconfig0::WDT_STG3_R","esp32p4::timg0::wdtconfig0::WDT_STG2_R","esp32p4::timg0::wdtconfig0::WDT_STG1_R","esp32p4::timg0::wdtconfig0::WDT_STG0_R","esp32p4::timg0::wdtconfig1::WDT_CLK_PRESCALE_R","esp32p4::timg0::wdtconfig2::WDT_STG0_HOLD_R","esp32p4::timg0::wdtconfig3::WDT_STG1_HOLD_R","esp32p4::timg0::wdtconfig4::WDT_STG2_HOLD_R","esp32p4::timg0::wdtconfig5::WDT_STG3_HOLD_R","esp32p4::timg0::wdtwprotect::WDT_WKEY_R","esp32p4::timg0::rtccalicfg::RTC_CALI_CLK_SEL_R","esp32p4::timg0::rtccalicfg::RTC_CALI_MAX_R","esp32p4::timg0::rtccalicfg1::RTC_CALI_VALUE_R","esp32p4::timg0::rtccalicfg2::RTC_CALI_TIMEOUT_RST_CNT_R","esp32p4::timg0::rtccalicfg2::RTC_CALI_TIMEOUT_THRES_R","esp32p4::timg0::ntimers_date::NTIMGS_DATE_R","esp32p4::trace0::mem_start_addr::MEM_START_ADDR_R","esp32p4::trace0::mem_end_addr::MEM_END_ADDR_R","esp32p4::trace0::mem_current_addr::MEM_CURRENT_ADDR_R","esp32p4::trace0::fifo_status::WORK_STATUS_R","esp32p4::trace0::filter_match_control::MATCH_CHOICE_ECAUSE_R","esp32p4::trace0::filter_comparator_control::P_FUNCTION_R","esp32p4::trace0::filter_comparator_control::S_FUNCTION_R","esp32p4::trace0::filter_comparator_control::MATCH_MODE_R","esp32p4::trace0::filter_p_comparator_match::P_MATCH_R","esp32p4::trace0::filter_s_comparator_match::S_MATCH_R","esp32p4::trace0::resync_prolonged::RESYNC_PROLONGED_R","esp32p4::trace0::resync_prolonged::RESYNC_MODE_R","esp32p4::trace0::ahb_config::HBURST_R","esp32p4::trace0::ahb_config::MAX_INCR_R","esp32p4::trace0::date::DATE_R","esp32p4::lp_tsens::ctrl::OUT_R","esp32p4::lp_tsens::ctrl::CLK_DIV_R","esp32p4::lp_tsens::ctrl2::XPD_WAIT_R","esp32p4::lp_tsens::ctrl2::XPD_FORCE_R","esp32p4::lp_tsens::wakeup_ctrl::WAKEUP_TH_LOW_R","esp32p4::lp_tsens::wakeup_ctrl::WAKEUP_TH_HIGH_R","esp32p4::lp_tsens::sample_rate::SAMPLE_RATE_R","esp32p4::lp_tsens::rnd_eco_low::RND_ECO_LOW_R","esp32p4::lp_tsens::rnd_eco_high::RND_ECO_HIGH_R","esp32p4::twai0::bus_timing_0::BAUD_PRESC_R","esp32p4::twai0::bus_timing_0::SYNC_JUMP_WIDTH_R","esp32p4::twai0::bus_timing_1::TIME_SEGMENT1_R","esp32p4::twai0::bus_timing_1::TIME_SEGMENT2_R","esp32p4::twai0::arb_lost_cap::ARBITRATION_LOST_CAPTURE_R","esp32p4::twai0::err_code_cap::ERR_CAPTURE_CODE_SEGMENT_R","esp32p4::twai0::err_code_cap::ERR_CAPTURE_CODE_TYPE_R","esp32p4::twai0::err_warning_limit::ERR_WARNING_LIMIT_R","esp32p4::twai0::rx_err_cnt::RX_ERR_CNT_R","esp32p4::twai0::tx_err_cnt::TX_ERR_CNT_R","esp32p4::twai0::data_0::DATA_0_R","esp32p4::twai0::data_1::DATA_1_R","esp32p4::twai0::data_2::DATA_2_R","esp32p4::twai0::data_3::DATA_3_R","esp32p4::twai0::data_4::DATA_4_R","esp32p4::twai0::data_5::DATA_5_R","esp32p4::twai0::data_6::DATA_6_R","esp32p4::twai0::data_7::DATA_7_R","esp32p4::twai0::data_8::DATA_8_R","esp32p4::twai0::data_9::DATA_9_R","esp32p4::twai0::data_10::DATA_10_R","esp32p4::twai0::data_11::DATA_11_R","esp32p4::twai0::data_12::DATA_12_R","esp32p4::twai0::rx_message_counter::RX_MESSAGE_COUNTER_R","esp32p4::twai0::clock_divider::CD_R","esp32p4::twai0::hw_standby_cnt::STANDBY_WAIT_CNT_R","esp32p4::twai0::idle_intr_cnt::IDLE_INTR_CNT_R","esp32p4::twai0::timestamp_data::TIMESTAMP_DATA_R","esp32p4::twai0::timestamp_prescaler::TS_DIV_NUM_R","esp32p4::uart0::fifo::RXFIFO_RD_BYTE_R","esp32p4::uart0::clkdiv::CLKDIV_R","esp32p4::uart0::clkdiv::CLKDIV_FRAG_R","esp32p4::uart0::rx_filt::GLITCH_FILT_R","esp32p4::uart0::status::RXFIFO_CNT_R","esp32p4::uart0::status::TXFIFO_CNT_R","esp32p4::uart0::conf0::BIT_NUM_R","esp32p4::uart0::conf0::STOP_BIT_NUM_R","esp32p4::uart0::conf1::RXFIFO_FULL_THRHD_R","esp32p4::uart0::conf1::TXFIFO_EMPTY_THRHD_R","esp32p4::uart0::hwfc_conf::RX_FLOW_THRHD_R","esp32p4::uart0::sleep_conf0::WK_CHAR1_R","esp32p4::uart0::sleep_conf0::WK_CHAR2_R","esp32p4::uart0::sleep_conf0::WK_CHAR3_R","esp32p4::uart0::sleep_conf0::WK_CHAR4_R","esp32p4::uart0::sleep_conf1::WK_CHAR0_R","esp32p4::uart0::sleep_conf2::ACTIVE_THRESHOLD_R","esp32p4::uart0::sleep_conf2::RX_WAKE_UP_THRHD_R","esp32p4::uart0::sleep_conf2::WK_CHAR_NUM_R","esp32p4::uart0::sleep_conf2::WK_CHAR_MASK_R","esp32p4::uart0::sleep_conf2::WK_MODE_SEL_R","esp32p4::uart0::swfc_conf0::XON_CHAR_R","esp32p4::uart0::swfc_conf0::XOFF_CHAR_R","esp32p4::uart0::swfc_conf1::XON_THRESHOLD_R","esp32p4::uart0::swfc_conf1::XOFF_THRESHOLD_R","esp32p4::uart0::txbrk_conf::TX_BRK_NUM_R","esp32p4::uart0::idle_conf::RX_IDLE_THRHD_R","esp32p4::uart0::idle_conf::TX_IDLE_NUM_R","esp32p4::uart0::rs485_conf::RS485_TX_DLY_NUM_R","esp32p4::uart0::at_cmd_precnt::PRE_IDLE_NUM_R","esp32p4::uart0::at_cmd_postcnt::POST_IDLE_NUM_R","esp32p4::uart0::at_cmd_gaptout::RX_GAP_TOUT_R","esp32p4::uart0::at_cmd_char::AT_CMD_CHAR_R","esp32p4::uart0::at_cmd_char::CHAR_NUM_R","esp32p4::uart0::tout_conf::RX_TOUT_THRHD_R","esp32p4::uart0::mem_tx_status::TX_SRAM_WADDR_R","esp32p4::uart0::mem_tx_status::TX_SRAM_RADDR_R","esp32p4::uart0::mem_rx_status::RX_SRAM_RADDR_R","esp32p4::uart0::mem_rx_status::RX_SRAM_WADDR_R","esp32p4::uart0::fsm_status::ST_URX_OUT_R","esp32p4::uart0::fsm_status::ST_UTX_OUT_R","esp32p4::uart0::pospulse::POSEDGE_MIN_CNT_R","esp32p4::uart0::negpulse::NEGEDGE_MIN_CNT_R","esp32p4::uart0::lowpulse::MIN_CNT_R","esp32p4::uart0::highpulse::MIN_CNT_R","esp32p4::uart0::rxd_cnt::RXD_EDGE_CNT_R","esp32p4::uart0::date::DATE_R","esp32p4::uart0::id::ID_R","esp32p4::uhci0::conf0::UART_SEL_R","esp32p4::uhci0::state0::RX_ERR_CAUSE_R","esp32p4::uhci0::state0::DECODE_STATE_R","esp32p4::uhci0::state1::ENCODE_STATE_R","esp32p4::uhci0::hung_conf::TXFIFO_TIMEOUT_R","esp32p4::uhci0::hung_conf::TXFIFO_TIMEOUT_SHIFT_R","esp32p4::uhci0::hung_conf::RXFIFO_TIMEOUT_R","esp32p4::uhci0::hung_conf::RXFIFO_TIMEOUT_SHIFT_R","esp32p4::uhci0::ack_num::ACK_NUM_R","esp32p4::uhci0::rx_head::RX_HEAD_R","esp32p4::uhci0::quick_sent::SINGLE_SEND_NUM_R","esp32p4::uhci0::quick_sent::ALWAYS_SEND_NUM_R","esp32p4::uhci0::reg_q0_word0::SEND_Q0_WORD0_R","esp32p4::uhci0::reg_q0_word1::SEND_Q0_WORD1_R","esp32p4::uhci0::reg_q1_word0::SEND_Q1_WORD0_R","esp32p4::uhci0::reg_q1_word1::SEND_Q1_WORD1_R","esp32p4::uhci0::reg_q2_word0::SEND_Q2_WORD0_R","esp32p4::uhci0::reg_q2_word1::SEND_Q2_WORD1_R","esp32p4::uhci0::reg_q3_word0::SEND_Q3_WORD0_R","esp32p4::uhci0::reg_q3_word1::SEND_Q3_WORD1_R","esp32p4::uhci0::reg_q4_word0::SEND_Q4_WORD0_R","esp32p4::uhci0::reg_q4_word1::SEND_Q4_WORD1_R","esp32p4::uhci0::reg_q5_word0::SEND_Q5_WORD0_R","esp32p4::uhci0::reg_q5_word1::SEND_Q5_WORD1_R","esp32p4::uhci0::reg_q6_word0::SEND_Q6_WORD0_R","esp32p4::uhci0::reg_q6_word1::SEND_Q6_WORD1_R","esp32p4::uhci0::esc_conf0::SEPER_CHAR_R","esp32p4::uhci0::esc_conf0::SEPER_ESC_CHAR0_R","esp32p4::uhci0::esc_conf0::SEPER_ESC_CHAR1_R","esp32p4::uhci0::esc_conf1::ESC_SEQ0_R","esp32p4::uhci0::esc_conf1::ESC_SEQ0_CHAR0_R","esp32p4::uhci0::esc_conf1::ESC_SEQ0_CHAR1_R","esp32p4::uhci0::esc_conf2::ESC_SEQ1_R","esp32p4::uhci0::esc_conf2::ESC_SEQ1_CHAR0_R","esp32p4::uhci0::esc_conf2::ESC_SEQ1_CHAR1_R","esp32p4::uhci0::esc_conf3::ESC_SEQ2_R","esp32p4::uhci0::esc_conf3::ESC_SEQ2_CHAR0_R","esp32p4::uhci0::esc_conf3::ESC_SEQ2_CHAR1_R","esp32p4::uhci0::pkt_thres::PKT_THRS_R","esp32p4::uhci0::date::DATE_R","esp32p4::usb_device::ep1::RDWR_BYTE_R","esp32p4::usb_device::conf0::VREFH_R","esp32p4::usb_device::conf0::VREFL_R","esp32p4::usb_device::jfifo_st::IN_FIFO_CNT_R","esp32p4::usb_device::jfifo_st::OUT_FIFO_CNT_R","esp32p4::usb_device::fram_num::SOF_FRAME_INDEX_R","esp32p4::usb_device::in_ep0_st::IN_EP0_STATE_R","esp32p4::usb_device::in_ep0_st::IN_EP0_WR_ADDR_R","esp32p4::usb_device::in_ep0_st::IN_EP0_RD_ADDR_R","esp32p4::usb_device::in_ep1_st::IN_EP1_STATE_R","esp32p4::usb_device::in_ep1_st::IN_EP1_WR_ADDR_R","esp32p4::usb_device::in_ep1_st::IN_EP1_RD_ADDR_R","esp32p4::usb_device::in_ep2_st::IN_EP2_STATE_R","esp32p4::usb_device::in_ep2_st::IN_EP2_WR_ADDR_R","esp32p4::usb_device::in_ep2_st::IN_EP2_RD_ADDR_R","esp32p4::usb_device::in_ep3_st::IN_EP3_STATE_R","esp32p4::usb_device::in_ep3_st::IN_EP3_WR_ADDR_R","esp32p4::usb_device::in_ep3_st::IN_EP3_RD_ADDR_R","esp32p4::usb_device::out_ep0_st::OUT_EP0_STATE_R","esp32p4::usb_device::out_ep0_st::OUT_EP0_WR_ADDR_R","esp32p4::usb_device::out_ep0_st::OUT_EP0_RD_ADDR_R","esp32p4::usb_device::out_ep1_st::OUT_EP1_STATE_R","esp32p4::usb_device::out_ep1_st::OUT_EP1_WR_ADDR_R","esp32p4::usb_device::out_ep1_st::OUT_EP1_RD_ADDR_R","esp32p4::usb_device::out_ep1_st::OUT_EP1_REC_DATA_CNT_R","esp32p4::usb_device::out_ep2_st::OUT_EP2_STATE_R","esp32p4::usb_device::out_ep2_st::OUT_EP2_WR_ADDR_R","esp32p4::usb_device::out_ep2_st::OUT_EP2_RD_ADDR_R","esp32p4::usb_device::set_line_code_w0::DW_DTE_RATE_R","esp32p4::usb_device::set_line_code_w1::BCHAR_FORMAT_R","esp32p4::usb_device::set_line_code_w1::BPARITY_TYPE_R","esp32p4::usb_device::set_line_code_w1::BDATA_BITS_R","esp32p4::usb_device::get_line_code_w0::GET_DW_DTE_RATE_R","esp32p4::usb_device::get_line_code_w1::GET_BDATA_BITS_R","esp32p4::usb_device::get_line_code_w1::GET_BPARITY_TYPE_R","esp32p4::usb_device::get_line_code_w1::GET_BCHAR_FORMAT_R","esp32p4::usb_device::eco_low_48::RND_ECO_LOW_48_R","esp32p4::usb_device::eco_high_48::RND_ECO_HIGH_48_R","esp32p4::usb_device::eco_low_apb::RND_ECO_LOW_APB_R","esp32p4::usb_device::eco_high_apb::RND_ECO_HIGH_APB_R","esp32p4::usb_device::sram_ctrl::MEM_AUX_CTRL_R","esp32p4::usb_device::date::DATE_R","esp32p4::usb_wrap::otg_conf::VREFH_R","esp32p4::usb_wrap::otg_conf::VREFL_R","esp32p4::usb_wrap::date::USB_WRAP_DATE_R"],["<details class=\"toggle implementors-toggle\" open><summary><section id=\"impl-PartialEq%3CFI%3E-for-FieldReader%3CFI%3E\" class=\"impl\"><a class=\"src rightside\" href=\"src/esp32p4/generic.rs.html#278-286\">source</a><a href=\"#impl-PartialEq%3CFI%3E-for-FieldReader%3CFI%3E\" class=\"anchor\">ยง</a><h3 class=\"code-header\">impl&lt;FI&gt; PartialEq&lt;FI&gt; for <a class=\"type\" href=\"esp32p4/generic/type.FieldReader.html\" title=\"type esp32p4::generic::FieldReader\">FieldReader</a>&lt;FI&gt;<div class=\"where\">where\n    FI: <a class=\"trait\" href=\"esp32p4/generic/trait.FieldSpec.html\" title=\"trait esp32p4::generic::FieldSpec\">FieldSpec</a> + Copy,</div></h3></section></summary><div class=\"impl-items\"><details class=\"toggle method-toggle\" open><summary><section id=\"method.eq\" class=\"method trait-impl\"><a class=\"src rightside\" href=\"src/esp32p4/generic.rs.html#283-285\">source</a><a href=\"#method.eq\" class=\"anchor\">ยง</a><h4 class=\"code-header\">fn <a class=\"fn\">eq</a>(&amp;self, other: &amp;FI) -&gt; bool</h4></section></summary><div class='docblock'>This method tests for <code>self</code> and <code>other</code> values to be equal, and is used\nby <code>==</code>.</div></details><details class=\"toggle method-toggle\" open><summary><section id=\"method.ne\" class=\"method trait-impl\"><span class=\"since rightside\" title=\"Stable since Rust version 1.0.0\">1.0.0</span><a href=\"#method.ne\" class=\"anchor\">ยง</a><h4 class=\"code-header\">fn <a class=\"fn\">ne</a>(&amp;self, other: &amp;Rhs) -&gt; bool</h4></section></summary><div class='docblock'>This method tests for <code>!=</code>. The default implementation is almost always\nsufficient, and should not be overridden without very good reason.</div></details></div></details>","PartialEq<FI>","esp32p4::adc::ctrl::WORK_MODE_R","esp32p4::adc::ctrl::SAR_CLK_DIV_R","esp32p4::adc::ctrl::SAR1_PATT_LEN_R","esp32p4::adc::ctrl::SAR2_PATT_LEN_R","esp32p4::adc::ctrl::XPD_SAR1_FORCE_R","esp32p4::adc::ctrl::XPD_SAR2_FORCE_R","esp32p4::adc::ctrl::WAIT_ARB_CYCLE_R","esp32p4::adc::ctrl2::MAX_MEAS_NUM_R","esp32p4::adc::ctrl2::TIMER_TARGET_R","esp32p4::adc::filter_ctrl1::FILTER_FACTOR1_R","esp32p4::adc::filter_ctrl1::FILTER_FACTOR0_R","esp32p4::adc::fsm_wait::XPD_WAIT_R","esp32p4::adc::fsm_wait::RSTB_WAIT_R","esp32p4::adc::fsm_wait::STANDBY_WAIT_R","esp32p4::adc::sar1_status::SAR1_STATUS_R","esp32p4::adc::sar2_status::SAR2_STATUS_R","esp32p4::adc::sar1_patt_tab1::SAR1_PATT_TAB1_R","esp32p4::adc::sar1_patt_tab2::SAR1_PATT_TAB2_R","esp32p4::adc::sar1_patt_tab3::SAR1_PATT_TAB3_R","esp32p4::adc::sar1_patt_tab4::SAR1_PATT_TAB4_R","esp32p4::adc::sar2_patt_tab1::SAR2_PATT_TAB1_R","esp32p4::adc::sar2_patt_tab2::SAR2_PATT_TAB2_R","esp32p4::adc::sar2_patt_tab3::SAR2_PATT_TAB3_R","esp32p4::adc::sar2_patt_tab4::SAR2_PATT_TAB4_R","esp32p4::adc::arb_ctrl::ARB_APB_PRIORITY_R","esp32p4::adc::arb_ctrl::ARB_RTC_PRIORITY_R","esp32p4::adc::arb_ctrl::ARB_WIFI_PRIORITY_R","esp32p4::adc::filter_ctrl0::FILTER_CHANNEL1_R","esp32p4::adc::filter_ctrl0::FILTER_CHANNEL0_R","esp32p4::adc::sar1_data_status::APB_SARADC1_DATA_R","esp32p4::adc::thres0_ctrl::THRES0_CHANNEL_R","esp32p4::adc::thres0_ctrl::THRES0_HIGH_R","esp32p4::adc::thres0_ctrl::THRES0_LOW_R","esp32p4::adc::thres1_ctrl::THRES1_CHANNEL_R","esp32p4::adc::thres1_ctrl::THRES1_HIGH_R","esp32p4::adc::thres1_ctrl::THRES1_LOW_R","esp32p4::adc::dma_conf::APB_ADC_EOF_NUM_R","esp32p4::adc::sar2_data_status::APB_SARADC2_DATA_R","esp32p4::adc::cali::CFG_R","esp32p4::adc::rnd_eco_low::RND_ECO_LOW_R","esp32p4::adc::rnd_eco_high::RND_ECO_HIGH_R","esp32p4::adc::ctrl_date::CTRL_DATE_R","esp32p4::aes::key_0::KEY_0_R","esp32p4::aes::key_1::KEY_1_R","esp32p4::aes::key_2::KEY_2_R","esp32p4::aes::key_3::KEY_3_R","esp32p4::aes::key_4::KEY_4_R","esp32p4::aes::key_5::KEY_5_R","esp32p4::aes::key_6::KEY_6_R","esp32p4::aes::key_7::KEY_7_R","esp32p4::aes::text_in_0::TEXT_IN_0_R","esp32p4::aes::text_in_1::TEXT_IN_1_R","esp32p4::aes::text_in_2::TEXT_IN_2_R","esp32p4::aes::text_in_3::TEXT_IN_3_R","esp32p4::aes::text_out_0::TEXT_OUT_0_R","esp32p4::aes::text_out_1::TEXT_OUT_1_R","esp32p4::aes::text_out_2::TEXT_OUT_2_R","esp32p4::aes::text_out_3::TEXT_OUT_3_R","esp32p4::aes::mode::MODE_R","esp32p4::aes::endian::ENDIAN_R","esp32p4::aes::state::STATE_R","esp32p4::aes::block_mode::BLOCK_MODE_R","esp32p4::aes::block_num::BLOCK_NUM_R","esp32p4::aes::aad_block_num::AAD_BLOCK_NUM_R","esp32p4::aes::remainder_bit_num::REMAINDER_BIT_NUM_R","esp32p4::aes::date::DATE_R","esp32p4::ahb_dma::ahb_test::AHB_TESTMODE_R","esp32p4::ahb_dma::ahb_test::AHB_TESTADDR_R","esp32p4::ahb_dma::date::DATE_R","esp32p4::ahb_dma::infifo_status_ch::INFIFO_CNT_CH_R","esp32p4::ahb_dma::in_pop_ch::INFIFO_RDATA_CH_R","esp32p4::ahb_dma::in_state_ch::INLINK_DSCR_ADDR_CH_R","esp32p4::ahb_dma::in_state_ch::IN_DSCR_STATE_CH_R","esp32p4::ahb_dma::in_state_ch::IN_STATE_CH_R","esp32p4::ahb_dma::in_suc_eof_des_addr_ch::IN_SUC_EOF_DES_ADDR_CH_R","esp32p4::ahb_dma::in_err_eof_des_addr_ch::IN_ERR_EOF_DES_ADDR_CH_R","esp32p4::ahb_dma::in_dscr_ch::INLINK_DSCR_CH_R","esp32p4::ahb_dma::in_dscr_bf0_ch::INLINK_DSCR_BF0_CH_R","esp32p4::ahb_dma::in_dscr_bf1_ch::INLINK_DSCR_BF1_CH_R","esp32p4::ahb_dma::in_pri_ch::RX_PRI_CH_R","esp32p4::ahb_dma::in_peri_sel_ch::PERI_IN_SEL_CH_R","esp32p4::ahb_dma::outfifo_status_ch::OUTFIFO_CNT_CH_R","esp32p4::ahb_dma::out_push_ch::OUTFIFO_WDATA_CH_R","esp32p4::ahb_dma::out_state_ch::OUTLINK_DSCR_ADDR_CH_R","esp32p4::ahb_dma::out_state_ch::OUT_DSCR_STATE_CH_R","esp32p4::ahb_dma::out_state_ch::OUT_STATE_CH_R","esp32p4::ahb_dma::out_eof_des_addr_ch::OUT_EOF_DES_ADDR_CH_R","esp32p4::ahb_dma::out_eof_bfr_des_addr_ch::OUT_EOF_BFR_DES_ADDR_CH_R","esp32p4::ahb_dma::out_dscr_ch::OUTLINK_DSCR_CH_R","esp32p4::ahb_dma::out_dscr_bf0_ch::OUTLINK_DSCR_BF0_CH_R","esp32p4::ahb_dma::out_dscr_bf1_ch::OUTLINK_DSCR_BF1_CH_R","esp32p4::ahb_dma::out_pri_ch::TX_PRI_CH_R","esp32p4::ahb_dma::out_peri_sel_ch::PERI_OUT_SEL_CH_R","esp32p4::ahb_dma::out_crc_init_data_ch::OUT_CRC_INIT_DATA_CH_R","esp32p4::ahb_dma::tx_crc_width_ch::TX_CRC_WIDTH_CH_R","esp32p4::ahb_dma::out_crc_final_result_ch::OUT_CRC_FINAL_RESULT_CH_R","esp32p4::ahb_dma::tx_crc_en_wr_data_ch::TX_CRC_EN_WR_DATA_CH_R","esp32p4::ahb_dma::tx_crc_en_addr_ch::TX_CRC_EN_ADDR_CH_R","esp32p4::ahb_dma::tx_crc_data_en_wr_data_ch::TX_CRC_DATA_EN_WR_DATA_CH_R","esp32p4::ahb_dma::tx_crc_data_en_addr_ch::TX_CRC_DATA_EN_ADDR_CH_R","esp32p4::ahb_dma::tx_ch_arb_weigh_ch::TX_CH_ARB_WEIGH_CH_R","esp32p4::ahb_dma::in_crc_init_data_ch::IN_CRC_INIT_DATA_CH_R","esp32p4::ahb_dma::rx_crc_width_ch::RX_CRC_WIDTH_CH_R","esp32p4::ahb_dma::in_crc_final_result_ch::IN_CRC_FINAL_RESULT_CH_R","esp32p4::ahb_dma::rx_crc_en_wr_data_ch::RX_CRC_EN_WR_DATA_CH_R","esp32p4::ahb_dma::rx_crc_en_addr_ch::RX_CRC_EN_ADDR_CH_R","esp32p4::ahb_dma::rx_crc_data_en_wr_data_ch::RX_CRC_DATA_EN_WR_DATA_CH_R","esp32p4::ahb_dma::rx_crc_data_en_addr_ch::RX_CRC_DATA_EN_ADDR_CH_R","esp32p4::ahb_dma::rx_ch_arb_weigh_ch::RX_CH_ARB_WEIGH_CH_R","esp32p4::ahb_dma::in_link_addr_ch::INLINK_ADDR_CH_R","esp32p4::ahb_dma::out_link_addr_ch::OUTLINK_ADDR_CH_R","esp32p4::ahb_dma::intr_mem_start_addr::ACCESS_INTR_MEM_START_ADDR_R","esp32p4::ahb_dma::intr_mem_end_addr::ACCESS_INTR_MEM_END_ADDR_R","esp32p4::ahb_dma::arb_timeout_tx::ARB_TIMEOUT_TX_R","esp32p4::ahb_dma::arb_timeout_rx::ARB_TIMEOUT_RX_R","esp32p4::lp_i2c_ana_mst::i2c0_ctrl::I2C0_CTRL_R","esp32p4::lp_i2c_ana_mst::i2c1_ctrl::I2C1_CTRL_R","esp32p4::lp_i2c_ana_mst::i2c0_conf::I2C0_CONF_R","esp32p4::lp_i2c_ana_mst::i2c0_conf::I2C0_STATUS_R","esp32p4::lp_i2c_ana_mst::i2c1_conf::I2C1_CONF_R","esp32p4::lp_i2c_ana_mst::i2c1_conf::I2C1_STATUS_R","esp32p4::lp_i2c_ana_mst::i2c_burst_conf::I2C_MST_BURST_CTRL_R","esp32p4::lp_i2c_ana_mst::i2c_burst_status::I2C_MST_BURST_TIMEOUT_CNT_R","esp32p4::lp_i2c_ana_mst::ana_conf0::ANA_CONF0_R","esp32p4::lp_i2c_ana_mst::ana_conf0::ANA_STATUS0_R","esp32p4::lp_i2c_ana_mst::ana_conf1::ANA_CONF1_R","esp32p4::lp_i2c_ana_mst::ana_conf1::ANA_STATUS1_R","esp32p4::lp_i2c_ana_mst::ana_conf2::ANA_CONF2_R","esp32p4::lp_i2c_ana_mst::ana_conf2::ANA_STATUS2_R","esp32p4::lp_i2c_ana_mst::i2c0_ctrl1::I2C0_SCL_PULSE_DUR_R","esp32p4::lp_i2c_ana_mst::i2c0_ctrl1::I2C0_SDA_SIDE_GUARD_R","esp32p4::lp_i2c_ana_mst::i2c1_ctrl1::I2C1_SCL_PULSE_DUR_R","esp32p4::lp_i2c_ana_mst::i2c1_ctrl1::I2C1_SDA_SIDE_GUARD_R","esp32p4::lp_i2c_ana_mst::hw_i2c_ctrl::HW_I2C_SCL_PULSE_DUR_R","esp32p4::lp_i2c_ana_mst::hw_i2c_ctrl::HW_I2C_SDA_SIDE_GUARD_R","esp32p4::lp_i2c_ana_mst::nouse::I2C_MST_NOUSE_R","esp32p4::lp_i2c_ana_mst::date::DATE_R","esp32p4::assist_debug::core_0_area_dram0_0_min::CORE_0_AREA_DRAM0_0_MIN_R","esp32p4::assist_debug::core_0_area_dram0_0_max::CORE_0_AREA_DRAM0_0_MAX_R","esp32p4::assist_debug::core_0_area_dram0_1_min::CORE_0_AREA_DRAM0_1_MIN_R","esp32p4::assist_debug::core_0_area_dram0_1_max::CORE_0_AREA_DRAM0_1_MAX_R","esp32p4::assist_debug::core_0_area_pif_0_min::CORE_0_AREA_PIF_0_MIN_R","esp32p4::assist_debug::core_0_area_pif_0_max::CORE_0_AREA_PIF_0_MAX_R","esp32p4::assist_debug::core_0_area_pif_1_min::CORE_0_AREA_PIF_1_MIN_R","esp32p4::assist_debug::core_0_area_pif_1_max::CORE_0_AREA_PIF_1_MAX_R","esp32p4::assist_debug::core_0_area_pc::CORE_0_AREA_PC_R","esp32p4::assist_debug::core_0_area_sp::CORE_0_AREA_SP_R","esp32p4::assist_debug::core_0_sp_min::CORE_0_SP_MIN_R","esp32p4::assist_debug::core_0_sp_max::CORE_0_SP_MAX_R","esp32p4::assist_debug::core_0_sp_pc::CORE_0_SP_PC_R","esp32p4::assist_debug::core_0_rcd_pdebugpc::CORE_0_RCD_PDEBUGPC_R","esp32p4::assist_debug::core_0_rcd_pdebugsp::CORE_0_RCD_PDEBUGSP_R","esp32p4::assist_debug::core_0_iram0_exception_monitor_0::CORE_0_IRAM0_RECORDING_ADDR_0_R","esp32p4::assist_debug::core_0_iram0_exception_monitor_1::CORE_0_IRAM0_RECORDING_ADDR_1_R","esp32p4::assist_debug::core_0_dram0_exception_monitor_0::CORE_0_DRAM0_RECORDING_BYTEEN_0_R","esp32p4::assist_debug::core_0_dram0_exception_monitor_1::CORE_0_DRAM0_RECORDING_ADDR_0_R","esp32p4::assist_debug::core_0_dram0_exception_monitor_2::CORE_0_DRAM0_RECORDING_PC_0_R","esp32p4::assist_debug::core_0_dram0_exception_monitor_3::CORE_0_DRAM0_RECORDING_BYTEEN_1_R","esp32p4::assist_debug::core_0_dram0_exception_monitor_4::CORE_0_DRAM0_RECORDING_ADDR_1_R","esp32p4::assist_debug::core_0_dram0_exception_monitor_5::CORE_0_DRAM0_RECORDING_PC_1_R","esp32p4::assist_debug::core_0_lastpc_before_exception::CORE_0_LASTPC_BEFORE_EXC_R","esp32p4::assist_debug::core_1_area_dram0_0_min::CORE_1_AREA_DRAM0_0_MIN_R","esp32p4::assist_debug::core_1_area_dram0_0_max::CORE_1_AREA_DRAM0_0_MAX_R","esp32p4::assist_debug::core_1_area_dram0_1_min::CORE_1_AREA_DRAM0_1_MIN_R","esp32p4::assist_debug::core_1_area_dram0_1_max::CORE_1_AREA_DRAM0_1_MAX_R","esp32p4::assist_debug::core_1_area_pif_0_min::CORE_1_AREA_PIF_0_MIN_R","esp32p4::assist_debug::core_1_area_pif_0_max::CORE_1_AREA_PIF_0_MAX_R","esp32p4::assist_debug::core_1_area_pif_1_min::CORE_1_AREA_PIF_1_MIN_R","esp32p4::assist_debug::core_1_area_pif_1_max::CORE_1_AREA_PIF_1_MAX_R","esp32p4::assist_debug::core_1_area_pc::CORE_1_AREA_PC_R","esp32p4::assist_debug::core_1_area_sp::CORE_1_AREA_SP_R","esp32p4::assist_debug::core_1_sp_min::CORE_1_SP_MIN_R","esp32p4::assist_debug::core_1_sp_max::CORE_1_SP_MAX_R","esp32p4::assist_debug::core_1_sp_pc::CORE_1_SP_PC_R","esp32p4::assist_debug::core_1_rcd_pdebugpc::CORE_1_RCD_PDEBUGPC_R","esp32p4::assist_debug::core_1_rcd_pdebugsp::CORE_1_RCD_PDEBUGSP_R","esp32p4::assist_debug::core_1_iram0_exception_monitor_0::CORE_1_IRAM0_RECORDING_ADDR_0_R","esp32p4::assist_debug::core_1_iram0_exception_monitor_1::CORE_1_IRAM0_RECORDING_ADDR_1_R","esp32p4::assist_debug::core_1_dram0_exception_monitor_0::CORE_1_DRAM0_RECORDING_BYTEEN_0_R","esp32p4::assist_debug::core_1_dram0_exception_monitor_1::CORE_1_DRAM0_RECORDING_ADDR_0_R","esp32p4::assist_debug::core_1_dram0_exception_monitor_2::CORE_1_DRAM0_RECORDING_PC_0_R","esp32p4::assist_debug::core_1_dram0_exception_monitor_3::CORE_1_DRAM0_RECORDING_BYTEEN_1_R","esp32p4::assist_debug::core_1_dram0_exception_monitor_4::CORE_1_DRAM0_RECORDING_ADDR_1_R","esp32p4::assist_debug::core_1_dram0_exception_monitor_5::CORE_1_DRAM0_RECORDING_PC_1_R","esp32p4::assist_debug::core_1_lastpc_before_exception::CORE_1_LASTPC_BEFORE_EXC_R","esp32p4::assist_debug::core_x_iram0_dram0_exception_monitor_0::CORE_X_IRAM0_DRAM0_LIMIT_CYCLE_0_R","esp32p4::assist_debug::core_x_iram0_dram0_exception_monitor_1::CORE_X_IRAM0_DRAM0_LIMIT_CYCLE_1_R","esp32p4::assist_debug::date::ASSIST_DEBUG_DATE_R","esp32p4::axi_dma::in_conf0_ch::IN_BURST_SIZE_SEL_CH_R","esp32p4::axi_dma::infifo_status_ch::INFIFO_L3_CNT_CH_R","esp32p4::axi_dma::in_pop_ch::INFIFO_RDATA_CH_R","esp32p4::axi_dma::in_link2_ch::INLINK_ADDR_CH_R","esp32p4::axi_dma::in_state_ch::INLINK_DSCR_ADDR_CH_R","esp32p4::axi_dma::in_state_ch::IN_DSCR_STATE_CH_R","esp32p4::axi_dma::in_state_ch::IN_STATE_CH_R","esp32p4::axi_dma::in_suc_eof_des_addr_ch::IN_SUC_EOF_DES_ADDR_CH_R","esp32p4::axi_dma::in_err_eof_des_addr_ch::IN_ERR_EOF_DES_ADDR_CH_R","esp32p4::axi_dma::in_dscr_ch::INLINK_DSCR_CH_R","esp32p4::axi_dma::in_dscr_bf0_ch::INLINK_DSCR_BF0_CH_R","esp32p4::axi_dma::in_dscr_bf1_ch::INLINK_DSCR_BF1_CH_R","esp32p4::axi_dma::in_pri_ch::RX_PRI_CH_R","esp32p4::axi_dma::in_pri_ch::RX_CH_ARB_WEIGH_CH_R","esp32p4::axi_dma::in_peri_sel_ch::PERI_IN_SEL_CH_R","esp32p4::axi_dma::in_crc_init_data_ch::IN_CRC_INIT_DATA_CH_R","esp32p4::axi_dma::rx_crc_width_ch::RX_CRC_WIDTH_CH_R","esp32p4::axi_dma::in_crc_final_result_ch::IN_CRC_FINAL_RESULT_CH_R","esp32p4::axi_dma::rx_crc_en_wr_data_ch::RX_CRC_EN_WR_DATA_CH_R","esp32p4::axi_dma::rx_crc_en_addr_ch::RX_CRC_EN_ADDR_CH_R","esp32p4::axi_dma::rx_crc_data_en_wr_data_ch::RX_CRC_DATA_EN_WR_DATA_CH_R","esp32p4::axi_dma::rx_crc_data_en_addr_ch::RX_CRC_DATA_EN_ADDR_CH_R","esp32p4::axi_dma::out_conf0_ch0::OUT_BURST_SIZE_SEL_CH0_R","esp32p4::axi_dma::outfifo_status_ch::OUTFIFO_L3_CNT_CH_R","esp32p4::axi_dma::out_push_ch::OUTFIFO_WDATA_CH_R","esp32p4::axi_dma::out_link2_ch::OUTLINK_ADDR_CH_R","esp32p4::axi_dma::out_state_ch::OUTLINK_DSCR_ADDR_CH_R","esp32p4::axi_dma::out_state_ch::OUT_DSCR_STATE_CH_R","esp32p4::axi_dma::out_state_ch::OUT_STATE_CH_R","esp32p4::axi_dma::out_eof_des_addr_ch::OUT_EOF_DES_ADDR_CH_R","esp32p4::axi_dma::out_eof_bfr_des_addr_ch::OUT_EOF_BFR_DES_ADDR_CH_R","esp32p4::axi_dma::out_dscr_ch::OUTLINK_DSCR_CH_R","esp32p4::axi_dma::out_dscr_bf0_ch::OUTLINK_DSCR_BF0_CH_R","esp32p4::axi_dma::out_dscr_bf1_ch::OUTLINK_DSCR_BF1_CH_R","esp32p4::axi_dma::out_pri_ch::TX_PRI_CH_R","esp32p4::axi_dma::out_pri_ch::TX_CH_ARB_WEIGH_CH_R","esp32p4::axi_dma::out_peri_sel_ch::PERI_OUT_SEL_CH_R","esp32p4::axi_dma::out_crc_init_data_ch::OUT_CRC_INIT_DATA_CH_R","esp32p4::axi_dma::tx_crc_width_ch::TX_CRC_WIDTH_CH_R","esp32p4::axi_dma::out_crc_final_result_ch::OUT_CRC_FINAL_RESULT_CH_R","esp32p4::axi_dma::tx_crc_en_wr_data_ch::TX_CRC_EN_WR_DATA_CH_R","esp32p4::axi_dma::tx_crc_en_addr_ch::TX_CRC_EN_ADDR_CH_R","esp32p4::axi_dma::tx_crc_data_en_wr_data_ch::TX_CRC_DATA_EN_WR_DATA_CH_R","esp32p4::axi_dma::tx_crc_data_en_addr_ch::TX_CRC_DATA_EN_ADDR_CH_R","esp32p4::axi_dma::out_conf0_ch1::OUT_BURST_SIZE_SEL_CH1_R","esp32p4::axi_dma::out_conf0_ch2::OUT_BURST_SIZE_SEL_CH2_R","esp32p4::axi_dma::arb_timeout::TX_R","esp32p4::axi_dma::arb_timeout::RX_R","esp32p4::axi_dma::intr_mem_start_addr::ACCESS_INTR_MEM_START_ADDR_R","esp32p4::axi_dma::intr_mem_end_addr::ACCESS_INTR_MEM_END_ADDR_R","esp32p4::axi_dma::extr_mem_start_addr::ACCESS_EXTR_MEM_START_ADDR_R","esp32p4::axi_dma::extr_mem_end_addr::ACCESS_EXTR_MEM_END_ADDR_R","esp32p4::axi_dma::rdn_eco_high::RDN_ECO_HIGH_R","esp32p4::axi_dma::rdn_eco_low::RDN_ECO_LOW_R","esp32p4::axi_dma::wresp_cnt::WRESP_CNT_R","esp32p4::axi_dma::rresp_cnt::RRESP_CNT_R","esp32p4::axi_dma::infifo_status1_ch::L1INFIFO_CNT_CH_R","esp32p4::axi_dma::infifo_status1_ch::L2INFIFO_CNT_CH_R","esp32p4::axi_dma::outfifo_status1_ch::L1OUTFIFO_CNT_CH_R","esp32p4::axi_dma::outfifo_status1_ch::L2OUTFIFO_CNT_CH_R","esp32p4::axi_dma::date::DATE_R","esp32p4::bitscrambler::tx_inst_cfg0::TX_INST_IDX_R","esp32p4::bitscrambler::tx_inst_cfg0::TX_INST_POS_R","esp32p4::bitscrambler::tx_inst_cfg1::TX_INST_R","esp32p4::bitscrambler::rx_inst_cfg0::RX_INST_IDX_R","esp32p4::bitscrambler::rx_inst_cfg0::RX_INST_POS_R","esp32p4::bitscrambler::rx_inst_cfg1::RX_INST_R","esp32p4::bitscrambler::tx_lut_cfg0::TX_LUT_IDX_R","esp32p4::bitscrambler::tx_lut_cfg0::TX_LUT_MODE_R","esp32p4::bitscrambler::tx_lut_cfg1::TX_LUT_R","esp32p4::bitscrambler::rx_lut_cfg0::RX_LUT_IDX_R","esp32p4::bitscrambler::rx_lut_cfg0::RX_LUT_MODE_R","esp32p4::bitscrambler::rx_lut_cfg1::RX_LUT_R","esp32p4::bitscrambler::tx_tailing_bits::TX_TAILING_BITS_R","esp32p4::bitscrambler::rx_tailing_bits::RX_TAILING_BITS_R","esp32p4::bitscrambler::tx_state::TX_EOF_GET_CNT_R","esp32p4::bitscrambler::rx_state::RX_EOF_GET_CNT_R","esp32p4::bitscrambler::version::BITSCRAMBLER_VER_R","esp32p4::cache::l1_icache_ctrl::L1_ICACHE_UNDEF_OP_R","esp32p4::cache::l1_dcache_ctrl::L1_DCACHE_UNDEF_OP_R","esp32p4::cache::l1_icache0_prelock_conf::L1_ICACHE0_PRELOCK_RGID_R","esp32p4::cache::l1_icache0_prelock_sct0_addr::L1_ICACHE0_PRELOCK_SCT0_ADDR_R","esp32p4::cache::l1_icache0_prelock_sct1_addr::L1_ICACHE0_PRELOCK_SCT1_ADDR_R","esp32p4::cache::l1_icache0_prelock_sct_size::L1_ICACHE0_PRELOCK_SCT0_SIZE_R","esp32p4::cache::l1_icache0_prelock_sct_size::L1_ICACHE0_PRELOCK_SCT1_SIZE_R","esp32p4::cache::l1_icache1_prelock_conf::L1_ICACHE1_PRELOCK_RGID_R","esp32p4::cache::l1_icache1_prelock_sct0_addr::L1_ICACHE1_PRELOCK_SCT0_ADDR_R","esp32p4::cache::l1_icache1_prelock_sct1_addr::L1_ICACHE1_PRELOCK_SCT1_ADDR_R","esp32p4::cache::l1_icache1_prelock_sct_size::L1_ICACHE1_PRELOCK_SCT0_SIZE_R","esp32p4::cache::l1_icache1_prelock_sct_size::L1_ICACHE1_PRELOCK_SCT1_SIZE_R","esp32p4::cache::l1_icache2_prelock_conf::L1_ICACHE2_PRELOCK_RGID_R","esp32p4::cache::l1_icache2_prelock_sct0_addr::L1_ICACHE2_PRELOCK_SCT0_ADDR_R","esp32p4::cache::l1_icache2_prelock_sct1_addr::L1_ICACHE2_PRELOCK_SCT1_ADDR_R","esp32p4::cache::l1_icache2_prelock_sct_size::L1_ICACHE2_PRELOCK_SCT0_SIZE_R","esp32p4::cache::l1_icache2_prelock_sct_size::L1_ICACHE2_PRELOCK_SCT1_SIZE_R","esp32p4::cache::l1_icache3_prelock_conf::L1_ICACHE3_PRELOCK_RGID_R","esp32p4::cache::l1_icache3_prelock_sct0_addr::L1_ICACHE3_PRELOCK_SCT0_ADDR_R","esp32p4::cache::l1_icache3_prelock_sct1_addr::L1_ICACHE3_PRELOCK_SCT1_ADDR_R","esp32p4::cache::l1_icache3_prelock_sct_size::L1_ICACHE3_PRELOCK_SCT0_SIZE_R","esp32p4::cache::l1_icache3_prelock_sct_size::L1_ICACHE3_PRELOCK_SCT1_SIZE_R","esp32p4::cache::l1_dcache_prelock_conf::L1_DCACHE_PRELOCK_RGID_R","esp32p4::cache::l1_dcache_prelock_sct0_addr::L1_DCACHE_PRELOCK_SCT0_ADDR_R","esp32p4::cache::l1_dcache_prelock_sct1_addr::L1_DCACHE_PRELOCK_SCT1_ADDR_R","esp32p4::cache::l1_dcache_prelock_sct_size::L1_DCACHE_PRELOCK_SCT0_SIZE_R","esp32p4::cache::l1_dcache_prelock_sct_size::L1_DCACHE_PRELOCK_SCT1_SIZE_R","esp32p4::cache::lock_ctrl::LOCK_RGID_R","esp32p4::cache::lock_map::LOCK_MAP_R","esp32p4::cache::lock_addr::LOCK_ADDR_R","esp32p4::cache::lock_size::LOCK_SIZE_R","esp32p4::cache::sync_ctrl::SYNC_RGID_R","esp32p4::cache::sync_map::SYNC_MAP_R","esp32p4::cache::sync_addr::SYNC_ADDR_R","esp32p4::cache::sync_size::SYNC_SIZE_R","esp32p4::cache::l1_icache0_preload_ctrl::L1_ICACHE0_PRELOAD_RGID_R","esp32p4::cache::l1_icache0_preload_addr::L1_ICACHE0_PRELOAD_ADDR_R","esp32p4::cache::l1_icache0_preload_size::L1_ICACHE0_PRELOAD_SIZE_R","esp32p4::cache::l1_icache1_preload_ctrl::L1_ICACHE1_PRELOAD_RGID_R","esp32p4::cache::l1_icache1_preload_addr::L1_ICACHE1_PRELOAD_ADDR_R","esp32p4::cache::l1_icache1_preload_size::L1_ICACHE1_PRELOAD_SIZE_R","esp32p4::cache::l1_icache2_preload_ctrl::L1_ICACHE2_PRELOAD_RGID_R","esp32p4::cache::l1_icache2_preload_addr::L1_ICACHE2_PRELOAD_ADDR_R","esp32p4::cache::l1_icache2_preload_size::L1_ICACHE2_PRELOAD_SIZE_R","esp32p4::cache::l1_icache3_preload_ctrl::L1_ICACHE3_PRELOAD_RGID_R","esp32p4::cache::l1_icache3_preload_addr::L1_ICACHE3_PRELOAD_ADDR_R","esp32p4::cache::l1_icache3_preload_size::L1_ICACHE3_PRELOAD_SIZE_R","esp32p4::cache::l1_dcache_preload_ctrl::L1_DCACHE_PRELOAD_RGID_R","esp32p4::cache::l1_dcache_preload_addr::L1_DCACHE_PRELOAD_ADDR_R","esp32p4::cache::l1_dcache_preload_size::L1_DCACHE_PRELOAD_SIZE_R","esp32p4::cache::l1_icache0_autoload_ctrl::L1_ICACHE0_AUTOLOAD_TRIGGER_MODE_R","esp32p4::cache::l1_icache0_autoload_ctrl::L1_ICACHE0_AUTOLOAD_RGID_R","esp32p4::cache::l1_icache0_autoload_sct0_addr::L1_ICACHE0_AUTOLOAD_SCT0_ADDR_R","esp32p4::cache::l1_icache0_autoload_sct0_size::L1_ICACHE0_AUTOLOAD_SCT0_SIZE_R","esp32p4::cache::l1_icache0_autoload_sct1_addr::L1_ICACHE0_AUTOLOAD_SCT1_ADDR_R","esp32p4::cache::l1_icache0_autoload_sct1_size::L1_ICACHE0_AUTOLOAD_SCT1_SIZE_R","esp32p4::cache::l1_icache1_autoload_ctrl::L1_ICACHE1_AUTOLOAD_TRIGGER_MODE_R","esp32p4::cache::l1_icache1_autoload_ctrl::L1_ICACHE1_AUTOLOAD_RGID_R","esp32p4::cache::l1_icache1_autoload_sct0_addr::L1_ICACHE1_AUTOLOAD_SCT0_ADDR_R","esp32p4::cache::l1_icache1_autoload_sct0_size::L1_ICACHE1_AUTOLOAD_SCT0_SIZE_R","esp32p4::cache::l1_icache1_autoload_sct1_addr::L1_ICACHE1_AUTOLOAD_SCT1_ADDR_R","esp32p4::cache::l1_icache1_autoload_sct1_size::L1_ICACHE1_AUTOLOAD_SCT1_SIZE_R","esp32p4::cache::l1_icache2_autoload_ctrl::L1_ICACHE2_AUTOLOAD_TRIGGER_MODE_R","esp32p4::cache::l1_icache2_autoload_ctrl::L1_ICACHE2_AUTOLOAD_RGID_R","esp32p4::cache::l1_icache2_autoload_sct0_addr::L1_ICACHE2_AUTOLOAD_SCT0_ADDR_R","esp32p4::cache::l1_icache2_autoload_sct0_size::L1_ICACHE2_AUTOLOAD_SCT0_SIZE_R","esp32p4::cache::l1_icache2_autoload_sct1_addr::L1_ICACHE2_AUTOLOAD_SCT1_ADDR_R","esp32p4::cache::l1_icache2_autoload_sct1_size::L1_ICACHE2_AUTOLOAD_SCT1_SIZE_R","esp32p4::cache::l1_icache3_autoload_ctrl::L1_ICACHE3_AUTOLOAD_TRIGGER_MODE_R","esp32p4::cache::l1_icache3_autoload_ctrl::L1_ICACHE3_AUTOLOAD_RGID_R","esp32p4::cache::l1_icache3_autoload_sct0_addr::L1_ICACHE3_AUTOLOAD_SCT0_ADDR_R","esp32p4::cache::l1_icache3_autoload_sct0_size::L1_ICACHE3_AUTOLOAD_SCT0_SIZE_R","esp32p4::cache::l1_icache3_autoload_sct1_addr::L1_ICACHE3_AUTOLOAD_SCT1_ADDR_R","esp32p4::cache::l1_icache3_autoload_sct1_size::L1_ICACHE3_AUTOLOAD_SCT1_SIZE_R","esp32p4::cache::l1_dcache_autoload_ctrl::L1_DCACHE_AUTOLOAD_TRIGGER_MODE_R","esp32p4::cache::l1_dcache_autoload_ctrl::L1_DCACHE_AUTOLOAD_RGID_R","esp32p4::cache::l1_dcache_autoload_sct0_addr::L1_DCACHE_AUTOLOAD_SCT0_ADDR_R","esp32p4::cache::l1_dcache_autoload_sct0_size::L1_DCACHE_AUTOLOAD_SCT0_SIZE_R","esp32p4::cache::l1_dcache_autoload_sct1_addr::L1_DCACHE_AUTOLOAD_SCT1_ADDR_R","esp32p4::cache::l1_dcache_autoload_sct1_size::L1_DCACHE_AUTOLOAD_SCT1_SIZE_R","esp32p4::cache::l1_dcache_autoload_sct2_addr::L1_DCACHE_AUTOLOAD_SCT2_ADDR_R","esp32p4::cache::l1_dcache_autoload_sct2_size::L1_DCACHE_AUTOLOAD_SCT2_SIZE_R","esp32p4::cache::l1_dcache_autoload_sct3_addr::L1_DCACHE_AUTOLOAD_SCT3_ADDR_R","esp32p4::cache::l1_dcache_autoload_sct3_size::L1_DCACHE_AUTOLOAD_SCT3_SIZE_R","esp32p4::cache::l1_ibus0_acs_hit_cnt::L1_IBUS0_HIT_CNT_R","esp32p4::cache::l1_ibus0_acs_miss_cnt::L1_IBUS0_MISS_CNT_R","esp32p4::cache::l1_ibus0_acs_conflict_cnt::L1_IBUS0_CONFLICT_CNT_R","esp32p4::cache::l1_ibus0_acs_nxtlvl_rd_cnt::L1_IBUS0_NXTLVL_RD_CNT_R","esp32p4::cache::l1_ibus1_acs_hit_cnt::L1_IBUS1_HIT_CNT_R","esp32p4::cache::l1_ibus1_acs_miss_cnt::L1_IBUS1_MISS_CNT_R","esp32p4::cache::l1_ibus1_acs_conflict_cnt::L1_IBUS1_CONFLICT_CNT_R","esp32p4::cache::l1_ibus1_acs_nxtlvl_rd_cnt::L1_IBUS1_NXTLVL_RD_CNT_R","esp32p4::cache::l1_ibus2_acs_hit_cnt::L1_IBUS2_HIT_CNT_R","esp32p4::cache::l1_ibus2_acs_miss_cnt::L1_IBUS2_MISS_CNT_R","esp32p4::cache::l1_ibus2_acs_conflict_cnt::L1_IBUS2_CONFLICT_CNT_R","esp32p4::cache::l1_ibus2_acs_nxtlvl_rd_cnt::L1_IBUS2_NXTLVL_RD_CNT_R","esp32p4::cache::l1_ibus3_acs_hit_cnt::L1_IBUS3_HIT_CNT_R","esp32p4::cache::l1_ibus3_acs_miss_cnt::L1_IBUS3_MISS_CNT_R","esp32p4::cache::l1_ibus3_acs_conflict_cnt::L1_IBUS3_CONFLICT_CNT_R","esp32p4::cache::l1_ibus3_acs_nxtlvl_rd_cnt::L1_IBUS3_NXTLVL_RD_CNT_R","esp32p4::cache::l1_dbus0_acs_hit_cnt::L1_DBUS0_HIT_CNT_R","esp32p4::cache::l1_dbus0_acs_miss_cnt::L1_DBUS0_MISS_CNT_R","esp32p4::cache::l1_dbus0_acs_conflict_cnt::L1_DBUS0_CONFLICT_CNT_R","esp32p4::cache::l1_dbus0_acs_nxtlvl_rd_cnt::L1_DBUS0_NXTLVL_RD_CNT_R","esp32p4::cache::l1_dbus0_acs_nxtlvl_wr_cnt::L1_DBUS0_NXTLVL_WR_CNT_R","esp32p4::cache::l1_dbus1_acs_hit_cnt::L1_DBUS1_HIT_CNT_R","esp32p4::cache::l1_dbus1_acs_miss_cnt::L1_DBUS1_MISS_CNT_R","esp32p4::cache::l1_dbus1_acs_conflict_cnt::L1_DBUS1_CONFLICT_CNT_R","esp32p4::cache::l1_dbus1_acs_nxtlvl_rd_cnt::L1_DBUS1_NXTLVL_RD_CNT_R","esp32p4::cache::l1_dbus1_acs_nxtlvl_wr_cnt::L1_DBUS1_NXTLVL_WR_CNT_R","esp32p4::cache::l1_dbus2_acs_hit_cnt::L1_DBUS2_HIT_CNT_R","esp32p4::cache::l1_dbus2_acs_miss_cnt::L1_DBUS2_MISS_CNT_R","esp32p4::cache::l1_dbus2_acs_conflict_cnt::L1_DBUS2_CONFLICT_CNT_R","esp32p4::cache::l1_dbus2_acs_nxtlvl_rd_cnt::L1_DBUS2_NXTLVL_RD_CNT_R","esp32p4::cache::l1_dbus2_acs_nxtlvl_wr_cnt::L1_DBUS2_NXTLVL_WR_CNT_R","esp32p4::cache::l1_dbus3_acs_hit_cnt::L1_DBUS3_HIT_CNT_R","esp32p4::cache::l1_dbus3_acs_miss_cnt::L1_DBUS3_MISS_CNT_R","esp32p4::cache::l1_dbus3_acs_conflict_cnt::L1_DBUS3_CONFLICT_CNT_R","esp32p4::cache::l1_dbus3_acs_nxtlvl_rd_cnt::L1_DBUS3_NXTLVL_RD_CNT_R","esp32p4::cache::l1_dbus3_acs_nxtlvl_wr_cnt::L1_DBUS3_NXTLVL_WR_CNT_R","esp32p4::cache::l1_icache0_acs_fail_id_attr::L1_ICACHE0_FAIL_ID_R","esp32p4::cache::l1_icache0_acs_fail_id_attr::L1_ICACHE0_FAIL_ATTR_R","esp32p4::cache::l1_icache0_acs_fail_addr::L1_ICACHE0_FAIL_ADDR_R","esp32p4::cache::l1_icache1_acs_fail_id_attr::L1_ICACHE1_FAIL_ID_R","esp32p4::cache::l1_icache1_acs_fail_id_attr::L1_ICACHE1_FAIL_ATTR_R","esp32p4::cache::l1_icache1_acs_fail_addr::L1_ICACHE1_FAIL_ADDR_R","esp32p4::cache::l1_icache2_acs_fail_id_attr::L1_ICACHE2_FAIL_ID_R","esp32p4::cache::l1_icache2_acs_fail_id_attr::L1_ICACHE2_FAIL_ATTR_R","esp32p4::cache::l1_icache2_acs_fail_addr::L1_ICACHE2_FAIL_ADDR_R","esp32p4::cache::l1_icache3_acs_fail_id_attr::L1_ICACHE3_FAIL_ID_R","esp32p4::cache::l1_icache3_acs_fail_id_attr::L1_ICACHE3_FAIL_ATTR_R","esp32p4::cache::l1_icache3_acs_fail_addr::L1_ICACHE3_FAIL_ADDR_R","esp32p4::cache::l1_dcache_acs_fail_id_attr::L1_DCACHE_FAIL_ID_R","esp32p4::cache::l1_dcache_acs_fail_id_attr::L1_DCACHE_FAIL_ATTR_R","esp32p4::cache::l1_dcache_acs_fail_addr::L1_DCACHE_FAIL_ADDR_R","esp32p4::cache::sync_l1_cache_preload_exception::L1_ICACHE0_PLD_ERR_CODE_R","esp32p4::cache::sync_l1_cache_preload_exception::L1_ICACHE1_PLD_ERR_CODE_R","esp32p4::cache::sync_l1_cache_preload_exception::L1_ICACHE2_PLD_ERR_CODE_R","esp32p4::cache::sync_l1_cache_preload_exception::L1_ICACHE3_PLD_ERR_CODE_R","esp32p4::cache::sync_l1_cache_preload_exception::L1_DCACHE_PLD_ERR_CODE_R","esp32p4::cache::sync_l1_cache_preload_exception::SYNC_ERR_CODE_R","esp32p4::cache::l1_cache_way_object::L1_CACHE_WAY_OBJECT_R","esp32p4::cache::l1_cache_vaddr::L1_CACHE_VADDR_R","esp32p4::cache::l1_cache_debug_bus::L1_CACHE_DEBUG_BUS_R","esp32p4::cache::level_split0::LEVEL_SPLIT0_R","esp32p4::cache::l2_cache_ctrl::L2_CACHE_UNDEF_OP_R","esp32p4::cache::l2_cache_prelock_conf::L2_CACHE_PRELOCK_RGID_R","esp32p4::cache::l2_cache_prelock_sct0_addr::L2_CACHE_PRELOCK_SCT0_ADDR_R","esp32p4::cache::l2_cache_prelock_sct1_addr::L2_CACHE_PRELOCK_SCT1_ADDR_R","esp32p4::cache::l2_cache_prelock_sct_size::L2_CACHE_PRELOCK_SCT0_SIZE_R","esp32p4::cache::l2_cache_prelock_sct_size::L2_CACHE_PRELOCK_SCT1_SIZE_R","esp32p4::cache::l2_cache_preload_ctrl::L2_CACHE_PRELOAD_RGID_R","esp32p4::cache::l2_cache_preload_addr::L2_CACHE_PRELOAD_ADDR_R","esp32p4::cache::l2_cache_preload_size::L2_CACHE_PRELOAD_SIZE_R","esp32p4::cache::l2_cache_autoload_ctrl::L2_CACHE_AUTOLOAD_TRIGGER_MODE_R","esp32p4::cache::l2_cache_autoload_ctrl::L2_CACHE_AUTOLOAD_RGID_R","esp32p4::cache::l2_cache_autoload_sct0_addr::L2_CACHE_AUTOLOAD_SCT0_ADDR_R","esp32p4::cache::l2_cache_autoload_sct0_size::L2_CACHE_AUTOLOAD_SCT0_SIZE_R","esp32p4::cache::l2_cache_autoload_sct1_addr::L2_CACHE_AUTOLOAD_SCT1_ADDR_R","esp32p4::cache::l2_cache_autoload_sct1_size::L2_CACHE_AUTOLOAD_SCT1_SIZE_R","esp32p4::cache::l2_cache_autoload_sct2_addr::L2_CACHE_AUTOLOAD_SCT2_ADDR_R","esp32p4::cache::l2_cache_autoload_sct2_size::L2_CACHE_AUTOLOAD_SCT2_SIZE_R","esp32p4::cache::l2_cache_autoload_sct3_addr::L2_CACHE_AUTOLOAD_SCT3_ADDR_R","esp32p4::cache::l2_cache_autoload_sct3_size::L2_CACHE_AUTOLOAD_SCT3_SIZE_R","esp32p4::cache::l2_ibus0_acs_hit_cnt::L2_IBUS0_HIT_CNT_R","esp32p4::cache::l2_ibus0_acs_miss_cnt::L2_IBUS0_MISS_CNT_R","esp32p4::cache::l2_ibus0_acs_conflict_cnt::L2_IBUS0_CONFLICT_CNT_R","esp32p4::cache::l2_ibus0_acs_nxtlvl_rd_cnt::L2_IBUS0_NXTLVL_RD_CNT_R","esp32p4::cache::l2_ibus1_acs_hit_cnt::L2_IBUS1_HIT_CNT_R","esp32p4::cache::l2_ibus1_acs_miss_cnt::L2_IBUS1_MISS_CNT_R","esp32p4::cache::l2_ibus1_acs_conflict_cnt::L2_IBUS1_CONFLICT_CNT_R","esp32p4::cache::l2_ibus1_acs_nxtlvl_rd_cnt::L2_IBUS1_NXTLVL_RD_CNT_R","esp32p4::cache::l2_ibus2_acs_hit_cnt::L2_IBUS2_HIT_CNT_R","esp32p4::cache::l2_ibus2_acs_miss_cnt::L2_IBUS2_MISS_CNT_R","esp32p4::cache::l2_ibus2_acs_conflict_cnt::L2_IBUS2_CONFLICT_CNT_R","esp32p4::cache::l2_ibus2_acs_nxtlvl_rd_cnt::L2_IBUS2_NXTLVL_RD_CNT_R","esp32p4::cache::l2_ibus3_acs_hit_cnt::L2_IBUS3_HIT_CNT_R","esp32p4::cache::l2_ibus3_acs_miss_cnt::L2_IBUS3_MISS_CNT_R","esp32p4::cache::l2_ibus3_acs_conflict_cnt::L2_IBUS3_CONFLICT_CNT_R","esp32p4::cache::l2_ibus3_acs_nxtlvl_rd_cnt::L2_IBUS3_NXTLVL_RD_CNT_R","esp32p4::cache::l2_dbus0_acs_hit_cnt::L2_DBUS0_HIT_CNT_R","esp32p4::cache::l2_dbus0_acs_miss_cnt::L2_DBUS0_MISS_CNT_R","esp32p4::cache::l2_dbus0_acs_conflict_cnt::L2_DBUS0_CONFLICT_CNT_R","esp32p4::cache::l2_dbus0_acs_nxtlvl_rd_cnt::L2_DBUS0_NXTLVL_RD_CNT_R","esp32p4::cache::l2_dbus0_acs_nxtlvl_wr_cnt::L2_DBUS0_NXTLVL_WR_CNT_R","esp32p4::cache::l2_dbus1_acs_hit_cnt::L2_DBUS1_HIT_CNT_R","esp32p4::cache::l2_dbus1_acs_miss_cnt::L2_DBUS1_MISS_CNT_R","esp32p4::cache::l2_dbus1_acs_conflict_cnt::L2_DBUS1_CONFLICT_CNT_R","esp32p4::cache::l2_dbus1_acs_nxtlvl_rd_cnt::L2_DBUS1_NXTLVL_RD_CNT_R","esp32p4::cache::l2_dbus1_acs_nxtlvl_wr_cnt::L2_DBUS1_NXTLVL_WR_CNT_R","esp32p4::cache::l2_dbus2_acs_hit_cnt::L2_DBUS2_HIT_CNT_R","esp32p4::cache::l2_dbus2_acs_miss_cnt::L2_DBUS2_MISS_CNT_R","esp32p4::cache::l2_dbus2_acs_conflict_cnt::L2_DBUS2_CONFLICT_CNT_R","esp32p4::cache::l2_dbus2_acs_nxtlvl_rd_cnt::L2_DBUS2_NXTLVL_RD_CNT_R","esp32p4::cache::l2_dbus2_acs_nxtlvl_wr_cnt::L2_DBUS2_NXTLVL_WR_CNT_R","esp32p4::cache::l2_dbus3_acs_hit_cnt::L2_DBUS3_HIT_CNT_R","esp32p4::cache::l2_dbus3_acs_miss_cnt::L2_DBUS3_MISS_CNT_R","esp32p4::cache::l2_dbus3_acs_conflict_cnt::L2_DBUS3_CONFLICT_CNT_R","esp32p4::cache::l2_dbus3_acs_nxtlvl_rd_cnt::L2_DBUS3_NXTLVL_RD_CNT_R","esp32p4::cache::l2_dbus3_acs_nxtlvl_wr_cnt::L2_DBUS3_NXTLVL_WR_CNT_R","esp32p4::cache::l2_cache_acs_fail_id_attr::L2_CACHE_FAIL_ID_R","esp32p4::cache::l2_cache_acs_fail_id_attr::L2_CACHE_FAIL_ATTR_R","esp32p4::cache::l2_cache_acs_fail_addr::L2_CACHE_FAIL_ADDR_R","esp32p4::cache::l2_cache_sync_preload_exception::L2_CACHE_PLD_ERR_CODE_R","esp32p4::cache::l2_cache_way_object::L2_CACHE_WAY_OBJECT_R","esp32p4::cache::l2_cache_vaddr::L2_CACHE_VADDR_R","esp32p4::cache::l2_cache_debug_bus::L2_CACHE_DEBUG_BUS_R","esp32p4::cache::level_split1::LEVEL_SPLIT1_R","esp32p4::cache::redundancy_sig0::REDCY_SIG0_R","esp32p4::cache::redundancy_sig1::REDCY_SIG1_R","esp32p4::cache::redundancy_sig2::REDCY_SIG2_R","esp32p4::cache::redundancy_sig3::REDCY_SIG3_R","esp32p4::cache::redundancy_sig4::REDCY_SIG4_R","esp32p4::cache::date::DATE_R","esp32p4::interrupt_core0::lp_rtc_int_map::CORE0_LP_RTC_INT_MAP_R","esp32p4::interrupt_core0::lp_wdt_int_map::CORE0_LP_WDT_INT_MAP_R","esp32p4::interrupt_core0::lp_timer_reg_0_int_map::CORE0_LP_TIMER_REG_0_INT_MAP_R","esp32p4::interrupt_core0::lp_timer_reg_1_int_map::CORE0_LP_TIMER_REG_1_INT_MAP_R","esp32p4::interrupt_core0::mb_hp_int_map::CORE0_MB_HP_INT_MAP_R","esp32p4::interrupt_core0::mb_lp_int_map::CORE0_MB_LP_INT_MAP_R","esp32p4::interrupt_core0::pmu_reg_0_int_map::CORE0_PMU_REG_0_INT_MAP_R","esp32p4::interrupt_core0::pmu_reg_1_int_map::CORE0_PMU_REG_1_INT_MAP_R","esp32p4::interrupt_core0::lp_anaperi_int_map::CORE0_LP_ANAPERI_INT_MAP_R","esp32p4::interrupt_core0::lp_adc_int_map::CORE0_LP_ADC_INT_MAP_R","esp32p4::interrupt_core0::lp_gpio_int_map::CORE0_LP_GPIO_INT_MAP_R","esp32p4::interrupt_core0::lp_i2c_int_map::CORE0_LP_I2C_INT_MAP_R","esp32p4::interrupt_core0::lp_i2s_int_map::CORE0_LP_I2S_INT_MAP_R","esp32p4::interrupt_core0::lp_spi_int_map::CORE0_LP_SPI_INT_MAP_R","esp32p4::interrupt_core0::lp_touch_int_map::CORE0_LP_TOUCH_INT_MAP_R","esp32p4::interrupt_core0::lp_tsens_int_map::CORE0_LP_TSENS_INT_MAP_R","esp32p4::interrupt_core0::lp_uart_int_map::CORE0_LP_UART_INT_MAP_R","esp32p4::interrupt_core0::lp_efuse_int_map::CORE0_LP_EFUSE_INT_MAP_R","esp32p4::interrupt_core0::lp_sw_int_map::CORE0_LP_SW_INT_MAP_R","esp32p4::interrupt_core0::lp_sysreg_int_map::CORE0_LP_SYSREG_INT_MAP_R","esp32p4::interrupt_core0::lp_huk_int_map::CORE0_LP_HUK_INT_MAP_R","esp32p4::interrupt_core0::sys_icm_int_map::CORE0_SYS_ICM_INT_MAP_R","esp32p4::interrupt_core0::usb_device_int_map::CORE0_USB_DEVICE_INT_MAP_R","esp32p4::interrupt_core0::sdio_host_int_map::CORE0_SDIO_HOST_INT_MAP_R","esp32p4::interrupt_core0::gdma_int_map::CORE0_GDMA_INT_MAP_R","esp32p4::interrupt_core0::spi2_int_map::CORE0_SPI2_INT_MAP_R","esp32p4::interrupt_core0::spi3_int_map::CORE0_SPI3_INT_MAP_R","esp32p4::interrupt_core0::i2s0_int_map::CORE0_I2S0_INT_MAP_R","esp32p4::interrupt_core0::i2s1_int_map::CORE0_I2S1_INT_MAP_R","esp32p4::interrupt_core0::i2s2_int_map::CORE0_I2S2_INT_MAP_R","esp32p4::interrupt_core0::uhci0_int_map::CORE0_UHCI0_INT_MAP_R","esp32p4::interrupt_core0::uart0_int_map::CORE0_UART0_INT_MAP_R","esp32p4::interrupt_core0::uart1_int_map::CORE0_UART1_INT_MAP_R","esp32p4::interrupt_core0::uart2_int_map::CORE0_UART2_INT_MAP_R","esp32p4::interrupt_core0::uart3_int_map::CORE0_UART3_INT_MAP_R","esp32p4::interrupt_core0::uart4_int_map::CORE0_UART4_INT_MAP_R","esp32p4::interrupt_core0::lcd_cam_int_map::CORE0_LCD_CAM_INT_MAP_R","esp32p4::interrupt_core0::adc_int_map::CORE0_ADC_INT_MAP_R","esp32p4::interrupt_core0::pwm0_int_map::CORE0_PWM0_INT_MAP_R","esp32p4::interrupt_core0::pwm1_int_map::CORE0_PWM1_INT_MAP_R","esp32p4::interrupt_core0::can0_int_map::CORE0_CAN0_INT_MAP_R","esp32p4::interrupt_core0::can1_int_map::CORE0_CAN1_INT_MAP_R","esp32p4::interrupt_core0::can2_int_map::CORE0_CAN2_INT_MAP_R","esp32p4::interrupt_core0::rmt_int_map::CORE0_RMT_INT_MAP_R","esp32p4::interrupt_core0::i2c0_int_map::CORE0_I2C0_INT_MAP_R","esp32p4::interrupt_core0::i2c1_int_map::CORE0_I2C1_INT_MAP_R","esp32p4::interrupt_core0::timergrp0_t0_int_map::CORE0_TIMERGRP0_T0_INT_MAP_R","esp32p4::interrupt_core0::timergrp0_t1_int_map::CORE0_TIMERGRP0_T1_INT_MAP_R","esp32p4::interrupt_core0::timergrp0_wdt_int_map::CORE0_TIMERGRP0_WDT_INT_MAP_R","esp32p4::interrupt_core0::timergrp1_t0_int_map::CORE0_TIMERGRP1_T0_INT_MAP_R","esp32p4::interrupt_core0::timergrp1_t1_int_map::CORE0_TIMERGRP1_T1_INT_MAP_R","esp32p4::interrupt_core0::timergrp1_wdt_int_map::CORE0_TIMERGRP1_WDT_INT_MAP_R","esp32p4::interrupt_core0::ledc_int_map::CORE0_LEDC_INT_MAP_R","esp32p4::interrupt_core0::systimer_target0_int_map::CORE0_SYSTIMER_TARGET0_INT_MAP_R","esp32p4::interrupt_core0::systimer_target1_int_map::CORE0_SYSTIMER_TARGET1_INT_MAP_R","esp32p4::interrupt_core0::systimer_target2_int_map::CORE0_SYSTIMER_TARGET2_INT_MAP_R","esp32p4::interrupt_core0::ahb_pdma_in_ch0_int_map::CORE0_AHB_PDMA_IN_CH0_INT_MAP_R","esp32p4::interrupt_core0::ahb_pdma_in_ch1_int_map::CORE0_AHB_PDMA_IN_CH1_INT_MAP_R","esp32p4::interrupt_core0::ahb_pdma_in_ch2_int_map::CORE0_AHB_PDMA_IN_CH2_INT_MAP_R","esp32p4::interrupt_core0::ahb_pdma_out_ch0_int_map::CORE0_AHB_PDMA_OUT_CH0_INT_MAP_R","esp32p4::interrupt_core0::ahb_pdma_out_ch1_int_map::CORE0_AHB_PDMA_OUT_CH1_INT_MAP_R","esp32p4::interrupt_core0::ahb_pdma_out_ch2_int_map::CORE0_AHB_PDMA_OUT_CH2_INT_MAP_R","esp32p4::interrupt_core0::axi_pdma_in_ch0_int_map::CORE0_AXI_PDMA_IN_CH0_INT_MAP_R","esp32p4::interrupt_core0::axi_pdma_in_ch1_int_map::CORE0_AXI_PDMA_IN_CH1_INT_MAP_R","esp32p4::interrupt_core0::axi_pdma_in_ch2_int_map::CORE0_AXI_PDMA_IN_CH2_INT_MAP_R","esp32p4::interrupt_core0::axi_pdma_out_ch0_int_map::CORE0_AXI_PDMA_OUT_CH0_INT_MAP_R","esp32p4::interrupt_core0::axi_pdma_out_ch1_int_map::CORE0_AXI_PDMA_OUT_CH1_INT_MAP_R","esp32p4::interrupt_core0::axi_pdma_out_ch2_int_map::CORE0_AXI_PDMA_OUT_CH2_INT_MAP_R","esp32p4::interrupt_core0::rsa_int_map::CORE0_RSA_INT_MAP_R","esp32p4::interrupt_core0::aes_int_map::CORE0_AES_INT_MAP_R","esp32p4::interrupt_core0::sha_int_map::CORE0_SHA_INT_MAP_R","esp32p4::interrupt_core0::ecc_int_map::CORE0_ECC_INT_MAP_R","esp32p4::interrupt_core0::ecdsa_int_map::CORE0_ECDSA_INT_MAP_R","esp32p4::interrupt_core0::km_int_map::CORE0_KM_INT_MAP_R","esp32p4::interrupt_core0::gpio_int0_map::CORE0_GPIO_INT0_MAP_R","esp32p4::interrupt_core0::gpio_int1_map::CORE0_GPIO_INT1_MAP_R","esp32p4::interrupt_core0::gpio_int2_map::CORE0_GPIO_INT2_MAP_R","esp32p4::interrupt_core0::gpio_int3_map::CORE0_GPIO_INT3_MAP_R","esp32p4::interrupt_core0::gpio_pad_comp_int_map::CORE0_GPIO_PAD_COMP_INT_MAP_R","esp32p4::interrupt_core0::cpu_int_from_cpu_0_map::CORE0_CPU_INT_FROM_CPU_0_MAP_R","esp32p4::interrupt_core0::cpu_int_from_cpu_1_map::CORE0_CPU_INT_FROM_CPU_1_MAP_R","esp32p4::interrupt_core0::cpu_int_from_cpu_2_map::CORE0_CPU_INT_FROM_CPU_2_MAP_R","esp32p4::interrupt_core0::cpu_int_from_cpu_3_map::CORE0_CPU_INT_FROM_CPU_3_MAP_R","esp32p4::interrupt_core0::cache_int_map::CORE0_CACHE_INT_MAP_R","esp32p4::interrupt_core0::flash_mspi_int_map::CORE0_FLASH_MSPI_INT_MAP_R","esp32p4::interrupt_core0::csi_bridge_int_map::CORE0_CSI_BRIDGE_INT_MAP_R","esp32p4::interrupt_core0::dsi_bridge_int_map::CORE0_DSI_BRIDGE_INT_MAP_R","esp32p4::interrupt_core0::csi_int_map::CORE0_CSI_INT_MAP_R","esp32p4::interrupt_core0::dsi_int_map::CORE0_DSI_INT_MAP_R","esp32p4::interrupt_core0::gmii_phy_int_map::CORE0_GMII_PHY_INT_MAP_R","esp32p4::interrupt_core0::lpi_int_map::CORE0_LPI_INT_MAP_R","esp32p4::interrupt_core0::pmt_int_map::CORE0_PMT_INT_MAP_R","esp32p4::interrupt_core0::sbd_int_map::CORE0_SBD_INT_MAP_R","esp32p4::interrupt_core0::usb_otg_int_map::CORE0_USB_OTG_INT_MAP_R","esp32p4::interrupt_core0::usb_otg_endp_multi_proc_int_map::CORE0_USB_OTG_ENDP_MULTI_PROC_INT_MAP_R","esp32p4::interrupt_core0::jpeg_int_map::CORE0_JPEG_INT_MAP_R","esp32p4::interrupt_core0::ppa_int_map::CORE0_PPA_INT_MAP_R","esp32p4::interrupt_core0::core0_trace_int_map::CORE0_CORE0_TRACE_INT_MAP_R","esp32p4::interrupt_core0::core1_trace_int_map::CORE0_CORE1_TRACE_INT_MAP_R","esp32p4::interrupt_core0::hp_core_ctrl_int_map::CORE0_HP_CORE_CTRL_INT_MAP_R","esp32p4::interrupt_core0::isp_int_map::CORE0_ISP_INT_MAP_R","esp32p4::interrupt_core0::i3c_mst_int_map::CORE0_I3C_MST_INT_MAP_R","esp32p4::interrupt_core0::i3c_slv_int_map::CORE0_I3C_SLV_INT_MAP_R","esp32p4::interrupt_core0::usb_otg11_int_map::CORE0_USB_OTG11_INT_MAP_R","esp32p4::interrupt_core0::dma2d_in_ch0_int_map::CORE0_DMA2D_IN_CH0_INT_MAP_R","esp32p4::interrupt_core0::dma2d_in_ch1_int_map::CORE0_DMA2D_IN_CH1_INT_MAP_R","esp32p4::interrupt_core0::dma2d_out_ch0_int_map::CORE0_DMA2D_OUT_CH0_INT_MAP_R","esp32p4::interrupt_core0::dma2d_out_ch1_int_map::CORE0_DMA2D_OUT_CH1_INT_MAP_R","esp32p4::interrupt_core0::dma2d_out_ch2_int_map::CORE0_DMA2D_OUT_CH2_INT_MAP_R","esp32p4::interrupt_core0::psram_mspi_int_map::CORE0_PSRAM_MSPI_INT_MAP_R","esp32p4::interrupt_core0::hp_sysreg_int_map::CORE0_HP_SYSREG_INT_MAP_R","esp32p4::interrupt_core0::pcnt_int_map::CORE0_PCNT_INT_MAP_R","esp32p4::interrupt_core0::hp_pau_int_map::CORE0_HP_PAU_INT_MAP_R","esp32p4::interrupt_core0::hp_parlio_rx_int_map::CORE0_HP_PARLIO_RX_INT_MAP_R","esp32p4::interrupt_core0::hp_parlio_tx_int_map::CORE0_HP_PARLIO_TX_INT_MAP_R","esp32p4::interrupt_core0::h264_dma2d_out_ch0_int_map::CORE0_H264_DMA2D_OUT_CH0_INT_MAP_R","esp32p4::interrupt_core0::h264_dma2d_out_ch1_int_map::CORE0_H264_DMA2D_OUT_CH1_INT_MAP_R","esp32p4::interrupt_core0::h264_dma2d_out_ch2_int_map::CORE0_H264_DMA2D_OUT_CH2_INT_MAP_R","esp32p4::interrupt_core0::h264_dma2d_out_ch3_int_map::CORE0_H264_DMA2D_OUT_CH3_INT_MAP_R","esp32p4::interrupt_core0::h264_dma2d_out_ch4_int_map::CORE0_H264_DMA2D_OUT_CH4_INT_MAP_R","esp32p4::interrupt_core0::h264_dma2d_in_ch0_int_map::CORE0_H264_DMA2D_IN_CH0_INT_MAP_R","esp32p4::interrupt_core0::h264_dma2d_in_ch1_int_map::CORE0_H264_DMA2D_IN_CH1_INT_MAP_R","esp32p4::interrupt_core0::h264_dma2d_in_ch2_int_map::CORE0_H264_DMA2D_IN_CH2_INT_MAP_R","esp32p4::interrupt_core0::h264_dma2d_in_ch3_int_map::CORE0_H264_DMA2D_IN_CH3_INT_MAP_R","esp32p4::interrupt_core0::h264_dma2d_in_ch4_int_map::CORE0_H264_DMA2D_IN_CH4_INT_MAP_R","esp32p4::interrupt_core0::h264_dma2d_in_ch5_int_map::CORE0_H264_DMA2D_IN_CH5_INT_MAP_R","esp32p4::interrupt_core0::h264_reg_int_map::CORE0_H264_REG_INT_MAP_R","esp32p4::interrupt_core0::assist_debug_int_map::CORE0_ASSIST_DEBUG_INT_MAP_R","esp32p4::interrupt_core0::intr_status_reg_0::CORE0_INTR_STATUS_0_R","esp32p4::interrupt_core0::intr_status_reg_1::CORE0_INTR_STATUS_1_R","esp32p4::interrupt_core0::intr_status_reg_2::CORE0_INTR_STATUS_2_R","esp32p4::interrupt_core0::intr_status_reg_3::CORE0_INTR_STATUS_3_R","esp32p4::interrupt_core0::interrupt_reg_date::CORE0_INTERRUPT_REG_DATE_R","esp32p4::interrupt_core1::lp_rtc_int_map::CORE1_LP_RTC_INT_MAP_R","esp32p4::interrupt_core1::lp_wdt_int_map::CORE1_LP_WDT_INT_MAP_R","esp32p4::interrupt_core1::lp_timer_reg_0_int_map::CORE1_LP_TIMER_REG_0_INT_MAP_R","esp32p4::interrupt_core1::lp_timer_reg_1_int_map::CORE1_LP_TIMER_REG_1_INT_MAP_R","esp32p4::interrupt_core1::mb_hp_int_map::CORE1_MB_HP_INT_MAP_R","esp32p4::interrupt_core1::mb_lp_int_map::CORE1_MB_LP_INT_MAP_R","esp32p4::interrupt_core1::pmu_reg_0_int_map::CORE1_PMU_REG_0_INT_MAP_R","esp32p4::interrupt_core1::pmu_reg_1_int_map::CORE1_PMU_REG_1_INT_MAP_R","esp32p4::interrupt_core1::lp_anaperi_int_map::CORE1_LP_ANAPERI_INT_MAP_R","esp32p4::interrupt_core1::lp_adc_int_map::CORE1_LP_ADC_INT_MAP_R","esp32p4::interrupt_core1::lp_gpio_int_map::CORE1_LP_GPIO_INT_MAP_R","esp32p4::interrupt_core1::lp_i2c_int_map::CORE1_LP_I2C_INT_MAP_R","esp32p4::interrupt_core1::lp_i2s_int_map::CORE1_LP_I2S_INT_MAP_R","esp32p4::interrupt_core1::lp_spi_int_map::CORE1_LP_SPI_INT_MAP_R","esp32p4::interrupt_core1::lp_touch_int_map::CORE1_LP_TOUCH_INT_MAP_R","esp32p4::interrupt_core1::lp_tsens_int_map::CORE1_LP_TSENS_INT_MAP_R","esp32p4::interrupt_core1::lp_uart_int_map::CORE1_LP_UART_INT_MAP_R","esp32p4::interrupt_core1::lp_efuse_int_map::CORE1_LP_EFUSE_INT_MAP_R","esp32p4::interrupt_core1::lp_sw_int_map::CORE1_LP_SW_INT_MAP_R","esp32p4::interrupt_core1::lp_sysreg_int_map::CORE1_LP_SYSREG_INT_MAP_R","esp32p4::interrupt_core1::lp_huk_int_map::CORE1_LP_HUK_INT_MAP_R","esp32p4::interrupt_core1::sys_icm_int_map::CORE1_SYS_ICM_INT_MAP_R","esp32p4::interrupt_core1::usb_device_int_map::CORE1_USB_DEVICE_INT_MAP_R","esp32p4::interrupt_core1::sdio_host_int_map::CORE1_SDIO_HOST_INT_MAP_R","esp32p4::interrupt_core1::gdma_int_map::CORE1_GDMA_INT_MAP_R","esp32p4::interrupt_core1::spi2_int_map::CORE1_SPI2_INT_MAP_R","esp32p4::interrupt_core1::spi3_int_map::CORE1_SPI3_INT_MAP_R","esp32p4::interrupt_core1::i2s0_int_map::CORE1_I2S0_INT_MAP_R","esp32p4::interrupt_core1::i2s1_int_map::CORE1_I2S1_INT_MAP_R","esp32p4::interrupt_core1::i2s2_int_map::CORE1_I2S2_INT_MAP_R","esp32p4::interrupt_core1::uhci0_int_map::CORE1_UHCI0_INT_MAP_R","esp32p4::interrupt_core1::uart0_int_map::CORE1_UART0_INT_MAP_R","esp32p4::interrupt_core1::uart1_int_map::CORE1_UART1_INT_MAP_R","esp32p4::interrupt_core1::uart2_int_map::CORE1_UART2_INT_MAP_R","esp32p4::interrupt_core1::uart3_int_map::CORE1_UART3_INT_MAP_R","esp32p4::interrupt_core1::uart4_int_map::CORE1_UART4_INT_MAP_R","esp32p4::interrupt_core1::lcd_cam_int_map::CORE1_LCD_CAM_INT_MAP_R","esp32p4::interrupt_core1::adc_int_map::CORE1_ADC_INT_MAP_R","esp32p4::interrupt_core1::pwm0_int_map::CORE1_PWM0_INT_MAP_R","esp32p4::interrupt_core1::pwm1_int_map::CORE1_PWM1_INT_MAP_R","esp32p4::interrupt_core1::can0_int_map::CORE1_CAN0_INT_MAP_R","esp32p4::interrupt_core1::can1_int_map::CORE1_CAN1_INT_MAP_R","esp32p4::interrupt_core1::can2_int_map::CORE1_CAN2_INT_MAP_R","esp32p4::interrupt_core1::rmt_int_map::CORE1_RMT_INT_MAP_R","esp32p4::interrupt_core1::i2c0_int_map::CORE1_I2C0_INT_MAP_R","esp32p4::interrupt_core1::i2c1_int_map::CORE1_I2C1_INT_MAP_R","esp32p4::interrupt_core1::timergrp0_t0_int_map::CORE1_TIMERGRP0_T0_INT_MAP_R","esp32p4::interrupt_core1::timergrp0_t1_int_map::CORE1_TIMERGRP0_T1_INT_MAP_R","esp32p4::interrupt_core1::timergrp0_wdt_int_map::CORE1_TIMERGRP0_WDT_INT_MAP_R","esp32p4::interrupt_core1::timergrp1_t0_int_map::CORE1_TIMERGRP1_T0_INT_MAP_R","esp32p4::interrupt_core1::timergrp1_t1_int_map::CORE1_TIMERGRP1_T1_INT_MAP_R","esp32p4::interrupt_core1::timergrp1_wdt_int_map::CORE1_TIMERGRP1_WDT_INT_MAP_R","esp32p4::interrupt_core1::ledc_int_map::CORE1_LEDC_INT_MAP_R","esp32p4::interrupt_core1::systimer_target0_int_map::CORE1_SYSTIMER_TARGET0_INT_MAP_R","esp32p4::interrupt_core1::systimer_target1_int_map::CORE1_SYSTIMER_TARGET1_INT_MAP_R","esp32p4::interrupt_core1::systimer_target2_int_map::CORE1_SYSTIMER_TARGET2_INT_MAP_R","esp32p4::interrupt_core1::ahb_pdma_in_ch0_int_map::CORE1_AHB_PDMA_IN_CH0_INT_MAP_R","esp32p4::interrupt_core1::ahb_pdma_in_ch1_int_map::CORE1_AHB_PDMA_IN_CH1_INT_MAP_R","esp32p4::interrupt_core1::ahb_pdma_in_ch2_int_map::CORE1_AHB_PDMA_IN_CH2_INT_MAP_R","esp32p4::interrupt_core1::ahb_pdma_out_ch0_int_map::CORE1_AHB_PDMA_OUT_CH0_INT_MAP_R","esp32p4::interrupt_core1::ahb_pdma_out_ch1_int_map::CORE1_AHB_PDMA_OUT_CH1_INT_MAP_R","esp32p4::interrupt_core1::ahb_pdma_out_ch2_int_map::CORE1_AHB_PDMA_OUT_CH2_INT_MAP_R","esp32p4::interrupt_core1::axi_pdma_in_ch0_int_map::CORE1_AXI_PDMA_IN_CH0_INT_MAP_R","esp32p4::interrupt_core1::axi_pdma_in_ch1_int_map::CORE1_AXI_PDMA_IN_CH1_INT_MAP_R","esp32p4::interrupt_core1::axi_pdma_in_ch2_int_map::CORE1_AXI_PDMA_IN_CH2_INT_MAP_R","esp32p4::interrupt_core1::axi_pdma_out_ch0_int_map::CORE1_AXI_PDMA_OUT_CH0_INT_MAP_R","esp32p4::interrupt_core1::axi_pdma_out_ch1_int_map::CORE1_AXI_PDMA_OUT_CH1_INT_MAP_R","esp32p4::interrupt_core1::axi_pdma_out_ch2_int_map::CORE1_AXI_PDMA_OUT_CH2_INT_MAP_R","esp32p4::interrupt_core1::rsa_int_map::CORE1_RSA_INT_MAP_R","esp32p4::interrupt_core1::aes_int_map::CORE1_AES_INT_MAP_R","esp32p4::interrupt_core1::sha_int_map::CORE1_SHA_INT_MAP_R","esp32p4::interrupt_core1::ecc_int_map::CORE1_ECC_INT_MAP_R","esp32p4::interrupt_core1::ecdsa_int_map::CORE1_ECDSA_INT_MAP_R","esp32p4::interrupt_core1::km_int_map::CORE1_KM_INT_MAP_R","esp32p4::interrupt_core1::gpio_int0_map::CORE1_GPIO_INT0_MAP_R","esp32p4::interrupt_core1::gpio_int1_map::CORE1_GPIO_INT1_MAP_R","esp32p4::interrupt_core1::gpio_int2_map::CORE1_GPIO_INT2_MAP_R","esp32p4::interrupt_core1::gpio_int3_map::CORE1_GPIO_INT3_MAP_R","esp32p4::interrupt_core1::gpio_pad_comp_int_map::CORE1_GPIO_PAD_COMP_INT_MAP_R","esp32p4::interrupt_core1::cpu_int_from_cpu_0_map::CORE1_CPU_INT_FROM_CPU_0_MAP_R","esp32p4::interrupt_core1::cpu_int_from_cpu_1_map::CORE1_CPU_INT_FROM_CPU_1_MAP_R","esp32p4::interrupt_core1::cpu_int_from_cpu_2_map::CORE1_CPU_INT_FROM_CPU_2_MAP_R","esp32p4::interrupt_core1::cpu_int_from_cpu_3_map::CORE1_CPU_INT_FROM_CPU_3_MAP_R","esp32p4::interrupt_core1::cache_int_map::CORE1_CACHE_INT_MAP_R","esp32p4::interrupt_core1::flash_mspi_int_map::CORE1_FLASH_MSPI_INT_MAP_R","esp32p4::interrupt_core1::csi_bridge_int_map::CORE1_CSI_BRIDGE_INT_MAP_R","esp32p4::interrupt_core1::dsi_bridge_int_map::CORE1_DSI_BRIDGE_INT_MAP_R","esp32p4::interrupt_core1::csi_int_map::CORE1_CSI_INT_MAP_R","esp32p4::interrupt_core1::dsi_int_map::CORE1_DSI_INT_MAP_R","esp32p4::interrupt_core1::gmii_phy_int_map::CORE1_GMII_PHY_INT_MAP_R","esp32p4::interrupt_core1::lpi_int_map::CORE1_LPI_INT_MAP_R","esp32p4::interrupt_core1::pmt_int_map::CORE1_PMT_INT_MAP_R","esp32p4::interrupt_core1::sbd_int_map::CORE1_SBD_INT_MAP_R","esp32p4::interrupt_core1::usb_otg_int_map::CORE1_USB_OTG_INT_MAP_R","esp32p4::interrupt_core1::usb_otg_endp_multi_proc_int_map::CORE1_USB_OTG_ENDP_MULTI_PROC_INT_MAP_R","esp32p4::interrupt_core1::jpeg_int_map::CORE1_JPEG_INT_MAP_R","esp32p4::interrupt_core1::ppa_int_map::CORE1_PPA_INT_MAP_R","esp32p4::interrupt_core1::core0_trace_int_map::CORE1_CORE0_TRACE_INT_MAP_R","esp32p4::interrupt_core1::core1_trace_int_map::CORE1_CORE1_TRACE_INT_MAP_R","esp32p4::interrupt_core1::hp_core_ctrl_int_map::CORE1_HP_CORE_CTRL_INT_MAP_R","esp32p4::interrupt_core1::isp_int_map::CORE1_ISP_INT_MAP_R","esp32p4::interrupt_core1::i3c_mst_int_map::CORE1_I3C_MST_INT_MAP_R","esp32p4::interrupt_core1::i3c_slv_int_map::CORE1_I3C_SLV_INT_MAP_R","esp32p4::interrupt_core1::usb_otg11_int_map::CORE1_USB_OTG11_INT_MAP_R","esp32p4::interrupt_core1::dma2d_in_ch0_int_map::CORE1_DMA2D_IN_CH0_INT_MAP_R","esp32p4::interrupt_core1::dma2d_in_ch1_int_map::CORE1_DMA2D_IN_CH1_INT_MAP_R","esp32p4::interrupt_core1::dma2d_out_ch0_int_map::CORE1_DMA2D_OUT_CH0_INT_MAP_R","esp32p4::interrupt_core1::dma2d_out_ch1_int_map::CORE1_DMA2D_OUT_CH1_INT_MAP_R","esp32p4::interrupt_core1::dma2d_out_ch2_int_map::CORE1_DMA2D_OUT_CH2_INT_MAP_R","esp32p4::interrupt_core1::psram_mspi_int_map::CORE1_PSRAM_MSPI_INT_MAP_R","esp32p4::interrupt_core1::hp_sysreg_int_map::CORE1_HP_SYSREG_INT_MAP_R","esp32p4::interrupt_core1::pcnt_int_map::CORE1_PCNT_INT_MAP_R","esp32p4::interrupt_core1::hp_pau_int_map::CORE1_HP_PAU_INT_MAP_R","esp32p4::interrupt_core1::hp_parlio_rx_int_map::CORE1_HP_PARLIO_RX_INT_MAP_R","esp32p4::interrupt_core1::hp_parlio_tx_int_map::CORE1_HP_PARLIO_TX_INT_MAP_R","esp32p4::interrupt_core1::h264_dma2d_out_ch0_int_map::CORE1_H264_DMA2D_OUT_CH0_INT_MAP_R","esp32p4::interrupt_core1::h264_dma2d_out_ch1_int_map::CORE1_H264_DMA2D_OUT_CH1_INT_MAP_R","esp32p4::interrupt_core1::h264_dma2d_out_ch2_int_map::CORE1_H264_DMA2D_OUT_CH2_INT_MAP_R","esp32p4::interrupt_core1::h264_dma2d_out_ch3_int_map::CORE1_H264_DMA2D_OUT_CH3_INT_MAP_R","esp32p4::interrupt_core1::h264_dma2d_out_ch4_int_map::CORE1_H264_DMA2D_OUT_CH4_INT_MAP_R","esp32p4::interrupt_core1::h264_dma2d_in_ch0_int_map::CORE1_H264_DMA2D_IN_CH0_INT_MAP_R","esp32p4::interrupt_core1::h264_dma2d_in_ch1_int_map::CORE1_H264_DMA2D_IN_CH1_INT_MAP_R","esp32p4::interrupt_core1::h264_dma2d_in_ch2_int_map::CORE1_H264_DMA2D_IN_CH2_INT_MAP_R","esp32p4::interrupt_core1::h264_dma2d_in_ch3_int_map::CORE1_H264_DMA2D_IN_CH3_INT_MAP_R","esp32p4::interrupt_core1::h264_dma2d_in_ch4_int_map::CORE1_H264_DMA2D_IN_CH4_INT_MAP_R","esp32p4::interrupt_core1::h264_dma2d_in_ch5_int_map::CORE1_H264_DMA2D_IN_CH5_INT_MAP_R","esp32p4::interrupt_core1::h264_reg_int_map::CORE1_H264_REG_INT_MAP_R","esp32p4::interrupt_core1::assist_debug_int_map::CORE1_ASSIST_DEBUG_INT_MAP_R","esp32p4::interrupt_core1::intr_status_reg_0::CORE1_INTR_STATUS_0_R","esp32p4::interrupt_core1::intr_status_reg_1::CORE1_INTR_STATUS_1_R","esp32p4::interrupt_core1::intr_status_reg_2::CORE1_INTR_STATUS_2_R","esp32p4::interrupt_core1::intr_status_reg_3::CORE1_INTR_STATUS_3_R","esp32p4::interrupt_core1::interrupt_reg_date::CORE1_INTERRUPT_REG_DATE_R","esp32p4::mipi_csi_bridge::dma_req_cfg::DMA_BURST_LEN_R","esp32p4::mipi_csi_bridge::buf_flow_ctl::CSI_BUF_AFULL_THRD_R","esp32p4::mipi_csi_bridge::buf_flow_ctl::CSI_BUF_DEPTH_R","esp32p4::mipi_csi_bridge::data_type_cfg::DATA_TYPE_MIN_R","esp32p4::mipi_csi_bridge::data_type_cfg::DATA_TYPE_MAX_R","esp32p4::mipi_csi_bridge::frame_cfg::VADR_NUM_R","esp32p4::mipi_csi_bridge::frame_cfg::HADR_NUM_R","esp32p4::mipi_csi_bridge::dma_req_interval::DMA_REQ_INTERVAL_R","esp32p4::mipi_csi_bridge::dmablk_size::DMABLK_SIZE_R","esp32p4::mipi_csi_bridge::rdn_eco_low::RDN_ECO_LOW_R","esp32p4::mipi_csi_bridge::rdn_eco_high::RDN_ECO_HIGH_R","esp32p4::mipi_csi_bridge::mem_ctrl::CSI_MEM_AUX_CTRL_R","esp32p4::mipi_csi_host::version::VERSION_R","esp32p4::mipi_csi_host::n_lanes::N_LANES_R","esp32p4::mipi_csi_host::phy_test_ctrl1::PHY_TESTDIN_R","esp32p4::mipi_csi_host::phy_test_ctrl1::PHY_TESTDOUT_R","esp32p4::mipi_csi_host::scrambling_seed1::SCRAMBLE_SEED_LANE1_R","esp32p4::mipi_csi_host::scrambling_seed2::SCRAMBLE_SEED_LANE2_R","esp32p4::dma::id0::DMAC_ID_R","esp32p4::dma::compver0::DMAC_COMPVER_R","esp32p4::dma::lowpower_cfg1::GLCH_LPDLY_R","esp32p4::dma::lowpower_cfg1::SBIU_LPDLY_R","esp32p4::dma::lowpower_cfg1::MXIF_LPDLY_R","esp32p4::dma::ch1_sar0::CH1_SAR0_R","esp32p4::dma::ch1_sar1::CH1_SAR1_R","esp32p4::dma::ch1_dar0::CH1_DAR0_R","esp32p4::dma::ch1_dar1::CH1_DAR1_R","esp32p4::dma::ch1_block_ts0::CH1_BLOCK_TS_R","esp32p4::dma::ch1_ctl0::CH1_SRC_TR_WIDTH_R","esp32p4::dma::ch1_ctl0::CH1_DST_TR_WIDTH_R","esp32p4::dma::ch1_ctl0::CH1_SRC_MSIZE_R","esp32p4::dma::ch1_ctl0::CH1_DST_MSIZE_R","esp32p4::dma::ch1_ctl0::CH1_AR_CACHE_R","esp32p4::dma::ch1_ctl0::CH1_AW_CACHE_R","esp32p4::dma::ch1_ctl1::CH1_AR_PROT_R","esp32p4::dma::ch1_ctl1::CH1_AW_PROT_R","esp32p4::dma::ch1_ctl1::CH1_ARLEN_R","esp32p4::dma::ch1_ctl1::CH1_AWLEN_R","esp32p4::dma::ch1_cfg0::CH1_SRC_MULTBLK_TYPE_R","esp32p4::dma::ch1_cfg0::CH1_DST_MULTBLK_TYPE_R","esp32p4::dma::ch1_cfg0::CH1_RD_UID_R","esp32p4::dma::ch1_cfg0::CH1_WR_UID_R","esp32p4::dma::ch1_cfg1::CH1_TT_FC_R","esp32p4::dma::ch1_cfg1::CH1_SRC_PER_R","esp32p4::dma::ch1_cfg1::CH1_DST_PER_R","esp32p4::dma::ch1_cfg1::CH1_CH_PRIOR_R","esp32p4::dma::ch1_cfg1::CH1_LOCK_CH_L_R","esp32p4::dma::ch1_cfg1::CH1_SRC_OSR_LMT_R","esp32p4::dma::ch1_cfg1::CH1_DST_OSR_LMT_R","esp32p4::dma::ch1_llp0::CH1_LOC0_R","esp32p4::dma::ch1_llp1::CH1_LOC1_R","esp32p4::dma::ch1_status0::CH1_CMPLTD_BLK_TFR_SIZE_R","esp32p4::dma::ch1_status1::CH1_DATA_LEFT_IN_FIFO_R","esp32p4::dma::ch1_axi_qos0::CH1_AXI_AWQOS_R","esp32p4::dma::ch1_axi_qos0::CH1_AXI_ARQOS_R","esp32p4::dma::ch1_sstat0::CH1_SSTAT_R","esp32p4::dma::ch1_dstat0::CH1_DSTAT_R","esp32p4::dma::ch1_sstatar0::CH1_SSTATAR0_R","esp32p4::dma::ch1_sstatar1::CH1_SSTATAR1_R","esp32p4::dma::ch1_dstatar0::CH1_DSTATAR0_R","esp32p4::dma::ch1_dstatar1::CH1_DSTATAR1_R","esp32p4::dma::ch2_sar0::CH2_SAR0_R","esp32p4::dma::ch2_sar1::CH2_SAR1_R","esp32p4::dma::ch2_dar0::CH2_DAR0_R","esp32p4::dma::ch2_dar1::CH2_DAR1_R","esp32p4::dma::ch2_block_ts0::CH2_BLOCK_TS_R","esp32p4::dma::ch2_ctl0::CH2_SRC_TR_WIDTH_R","esp32p4::dma::ch2_ctl0::CH2_DST_TR_WIDTH_R","esp32p4::dma::ch2_ctl0::CH2_SRC_MSIZE_R","esp32p4::dma::ch2_ctl0::CH2_DST_MSIZE_R","esp32p4::dma::ch2_ctl0::CH2_AR_CACHE_R","esp32p4::dma::ch2_ctl0::CH2_AW_CACHE_R","esp32p4::dma::ch2_ctl1::CH2_AR_PROT_R","esp32p4::dma::ch2_ctl1::CH2_AW_PROT_R","esp32p4::dma::ch2_ctl1::CH2_ARLEN_R","esp32p4::dma::ch2_ctl1::CH2_AWLEN_R","esp32p4::dma::ch2_cfg0::CH2_SRC_MULTBLK_TYPE_R","esp32p4::dma::ch2_cfg0::CH2_DST_MULTBLK_TYPE_R","esp32p4::dma::ch2_cfg0::CH2_RD_UID_R","esp32p4::dma::ch2_cfg0::CH2_WR_UID_R","esp32p4::dma::ch2_cfg1::CH2_TT_FC_R","esp32p4::dma::ch2_cfg1::CH2_SRC_PER_R","esp32p4::dma::ch2_cfg1::CH2_DST_PER_R","esp32p4::dma::ch2_cfg1::CH2_CH_PRIOR_R","esp32p4::dma::ch2_cfg1::CH2_LOCK_CH_L_R","esp32p4::dma::ch2_cfg1::CH2_SRC_OSR_LMT_R","esp32p4::dma::ch2_cfg1::CH2_DST_OSR_LMT_R","esp32p4::dma::ch2_llp0::CH2_LOC0_R","esp32p4::dma::ch2_llp1::CH2_LOC1_R","esp32p4::dma::ch2_status0::CH2_CMPLTD_BLK_TFR_SIZE_R","esp32p4::dma::ch2_status1::CH2_DATA_LEFT_IN_FIFO_R","esp32p4::dma::ch2_axi_qos0::CH2_AXI_AWQOS_R","esp32p4::dma::ch2_axi_qos0::CH2_AXI_ARQOS_R","esp32p4::dma::ch2_sstat0::CH2_SSTAT_R","esp32p4::dma::ch2_dstat0::CH2_DSTAT_R","esp32p4::dma::ch2_sstatar0::CH2_SSTATAR0_R","esp32p4::dma::ch2_sstatar1::CH2_SSTATAR1_R","esp32p4::dma::ch2_dstatar0::CH2_DSTATAR0_R","esp32p4::dma::ch2_dstatar1::CH2_DSTATAR1_R","esp32p4::dma::ch3_sar0::CH3_SAR0_R","esp32p4::dma::ch3_sar1::CH3_SAR1_R","esp32p4::dma::ch3_dar0::CH3_DAR0_R","esp32p4::dma::ch3_dar1::CH3_DAR1_R","esp32p4::dma::ch3_block_ts0::CH3_BLOCK_TS_R","esp32p4::dma::ch3_ctl0::CH3_SRC_TR_WIDTH_R","esp32p4::dma::ch3_ctl0::CH3_DST_TR_WIDTH_R","esp32p4::dma::ch3_ctl0::CH3_SRC_MSIZE_R","esp32p4::dma::ch3_ctl0::CH3_DST_MSIZE_R","esp32p4::dma::ch3_ctl0::CH3_AR_CACHE_R","esp32p4::dma::ch3_ctl0::CH3_AW_CACHE_R","esp32p4::dma::ch3_ctl1::CH3_AR_PROT_R","esp32p4::dma::ch3_ctl1::CH3_AW_PROT_R","esp32p4::dma::ch3_ctl1::CH3_ARLEN_R","esp32p4::dma::ch3_ctl1::CH3_AWLEN_R","esp32p4::dma::ch3_cfg0::CH3_SRC_MULTBLK_TYPE_R","esp32p4::dma::ch3_cfg0::CH3_DST_MULTBLK_TYPE_R","esp32p4::dma::ch3_cfg0::CH3_RD_UID_R","esp32p4::dma::ch3_cfg0::CH3_WR_UID_R","esp32p4::dma::ch3_cfg1::CH3_TT_FC_R","esp32p4::dma::ch3_cfg1::CH3_SRC_PER_R","esp32p4::dma::ch3_cfg1::CH3_DST_PER_R","esp32p4::dma::ch3_cfg1::CH3_CH_PRIOR_R","esp32p4::dma::ch3_cfg1::CH3_LOCK_CH_L_R","esp32p4::dma::ch3_cfg1::CH3_SRC_OSR_LMT_R","esp32p4::dma::ch3_cfg1::CH3_DST_OSR_LMT_R","esp32p4::dma::ch3_llp0::CH3_LOC0_R","esp32p4::dma::ch3_llp1::CH3_LOC1_R","esp32p4::dma::ch3_status0::CH3_CMPLTD_BLK_TFR_SIZE_R","esp32p4::dma::ch3_status1::CH3_DATA_LEFT_IN_FIFO_R","esp32p4::dma::ch3_axi_qos0::CH3_AXI_AWQOS_R","esp32p4::dma::ch3_axi_qos0::CH3_AXI_ARQOS_R","esp32p4::dma::ch3_sstat0::CH3_SSTAT_R","esp32p4::dma::ch3_dstat0::CH3_DSTAT_R","esp32p4::dma::ch3_sstatar0::CH3_SSTATAR0_R","esp32p4::dma::ch3_sstatar1::CH3_SSTATAR1_R","esp32p4::dma::ch3_dstatar0::CH3_DSTATAR0_R","esp32p4::dma::ch3_dstatar1::CH3_DSTATAR1_R","esp32p4::dma::ch4_sar0::CH4_SAR0_R","esp32p4::dma::ch4_sar1::CH4_SAR1_R","esp32p4::dma::ch4_dar0::CH4_DAR0_R","esp32p4::dma::ch4_dar1::CH4_DAR1_R","esp32p4::dma::ch4_block_ts0::CH4_BLOCK_TS_R","esp32p4::dma::ch4_ctl0::CH4_SRC_TR_WIDTH_R","esp32p4::dma::ch4_ctl0::CH4_DST_TR_WIDTH_R","esp32p4::dma::ch4_ctl0::CH4_SRC_MSIZE_R","esp32p4::dma::ch4_ctl0::CH4_DST_MSIZE_R","esp32p4::dma::ch4_ctl0::CH4_AR_CACHE_R","esp32p4::dma::ch4_ctl0::CH4_AW_CACHE_R","esp32p4::dma::ch4_ctl1::CH4_AR_PROT_R","esp32p4::dma::ch4_ctl1::CH4_AW_PROT_R","esp32p4::dma::ch4_ctl1::CH4_ARLEN_R","esp32p4::dma::ch4_ctl1::CH4_AWLEN_R","esp32p4::dma::ch4_cfg0::CH4_SRC_MULTBLK_TYPE_R","esp32p4::dma::ch4_cfg0::CH4_DST_MULTBLK_TYPE_R","esp32p4::dma::ch4_cfg0::CH4_RD_UID_R","esp32p4::dma::ch4_cfg0::CH4_WR_UID_R","esp32p4::dma::ch4_cfg1::CH4_TT_FC_R","esp32p4::dma::ch4_cfg1::CH4_SRC_PER_R","esp32p4::dma::ch4_cfg1::CH4_DST_PER_R","esp32p4::dma::ch4_cfg1::CH4_CH_PRIOR_R","esp32p4::dma::ch4_cfg1::CH4_LOCK_CH_L_R","esp32p4::dma::ch4_cfg1::CH4_SRC_OSR_LMT_R","esp32p4::dma::ch4_cfg1::CH4_DST_OSR_LMT_R","esp32p4::dma::ch4_llp0::CH4_LOC0_R","esp32p4::dma::ch4_llp1::CH4_LOC1_R","esp32p4::dma::ch4_status0::CH4_CMPLTD_BLK_TFR_SIZE_R","esp32p4::dma::ch4_status1::CH4_DATA_LEFT_IN_FIFO_R","esp32p4::dma::ch4_axi_qos0::CH4_AXI_AWQOS_R","esp32p4::dma::ch4_axi_qos0::CH4_AXI_ARQOS_R","esp32p4::dma::ch4_sstat0::CH4_SSTAT_R","esp32p4::dma::ch4_dstat0::CH4_DSTAT_R","esp32p4::dma::ch4_sstatar0::CH4_SSTATAR0_R","esp32p4::dma::ch4_sstatar1::CH4_SSTATAR1_R","esp32p4::dma::ch4_dstatar0::CH4_DSTATAR0_R","esp32p4::dma::ch4_dstatar1::CH4_DSTATAR1_R","esp32p4::ds::query_key_wrong::QUERY_KEY_WRONG_R","esp32p4::ds::date::DATE_R","esp32p4::mipi_dsi_bridge::dma_req_cfg::DMA_BURST_LEN_R","esp32p4::mipi_dsi_bridge::raw_num_cfg::RAW_NUM_TOTAL_R","esp32p4::mipi_dsi_bridge::raw_buf_credit_ctl::CREDIT_THRD_R","esp32p4::mipi_dsi_bridge::raw_buf_credit_ctl::CREDIT_BURST_THRD_R","esp32p4::mipi_dsi_bridge::fifo_flow_status::RAW_BUF_DEPTH_R","esp32p4::mipi_dsi_bridge::pixel_type::RAW_TYPE_R","esp32p4::mipi_dsi_bridge::pixel_type::DPI_CONFIG_R","esp32p4::mipi_dsi_bridge::dma_block_interval::DMA_BLOCK_SLOT_R","esp32p4::mipi_dsi_bridge::dma_block_interval::DMA_BLOCK_INTERVAL_R","esp32p4::mipi_dsi_bridge::dma_req_interval::DMA_REQ_INTERVAL_R","esp32p4::mipi_dsi_bridge::dpi_rsv_dpi_data::DPI_RSV_DATA_R","esp32p4::mipi_dsi_bridge::dpi_v_cfg0::VTOTAL_R","esp32p4::mipi_dsi_bridge::dpi_v_cfg0::VDISP_R","esp32p4::mipi_dsi_bridge::dpi_v_cfg1::VBANK_R","esp32p4::mipi_dsi_bridge::dpi_v_cfg1::VSYNC_R","esp32p4::mipi_dsi_bridge::dpi_h_cfg0::HTOTAL_R","esp32p4::mipi_dsi_bridge::dpi_h_cfg0::HDISP_R","esp32p4::mipi_dsi_bridge::dpi_h_cfg1::HBANK_R","esp32p4::mipi_dsi_bridge::dpi_h_cfg1::HSYNC_R","esp32p4::mipi_dsi_bridge::dpi_misc_config::FIFO_UNDERRUN_DISCARD_VCNT_R","esp32p4::mipi_dsi_bridge::blk_raw_num_cfg::BLK_RAW_NUM_TOTAL_R","esp32p4::mipi_dsi_bridge::dma_frame_interval::DMA_FRAME_SLOT_R","esp32p4::mipi_dsi_bridge::dma_frame_interval::DMA_FRAME_INTERVAL_R","esp32p4::mipi_dsi_bridge::mem_aux_ctrl::DSI_MEM_AUX_CTRL_R","esp32p4::mipi_dsi_bridge::rdn_eco_low::RDN_ECO_LOW_R","esp32p4::mipi_dsi_bridge::rdn_eco_high::RDN_ECO_HIGH_R","esp32p4::mipi_dsi_bridge::dma_flow_ctrl::DMA_FLOW_MULTIBLK_NUM_R","esp32p4::mipi_dsi_bridge::raw_buf_almost_empty_thrd::DSI_RAW_BUF_ALMOST_EMPTY_THRD_R","esp32p4::mipi_dsi_bridge::yuv_cfg::YUV422_FORMAT_R","esp32p4::mipi_dsi_bridge::phy_lp_loopback_ctrl::PHY_LP_TXDATAESC_1_R","esp32p4::mipi_dsi_bridge::phy_lp_loopback_ctrl::PHY_LP_TXDATAESC_0_R","esp32p4::mipi_dsi_bridge::phy_hs_loopback_ctrl::PHY_HS_TXDATAHS_1_R","esp32p4::mipi_dsi_bridge::phy_hs_loopback_ctrl::PHY_HS_TXDATAHS_0_R","esp32p4::mipi_dsi_bridge::phy_loopback_cnt::PHY_HS_CHECK_CNT_TH_R","esp32p4::mipi_dsi_bridge::phy_loopback_cnt::PHY_LP_CHECK_CNT_TH_R","esp32p4::mipi_dsi_host::version::VERSION_R","esp32p4::mipi_dsi_host::clkmgr_cfg::TX_ESC_CLK_DIVISION_R","esp32p4::mipi_dsi_host::clkmgr_cfg::TO_CLK_DIVISION_R","esp32p4::mipi_dsi_host::dpi_vcid::DPI_VCID_R","esp32p4::mipi_dsi_host::dpi_color_coding::DPI_COLOR_CODING_R","esp32p4::mipi_dsi_host::dpi_lp_cmd_tim::INVACT_LPCMD_TIME_R","esp32p4::mipi_dsi_host::dpi_lp_cmd_tim::OUTVACT_LPCMD_TIME_R","esp32p4::mipi_dsi_host::dbi_vcid::DBI_VCID_R","esp32p4::mipi_dsi_host::dbi_cfg::IN_DBI_CONF_R","esp32p4::mipi_dsi_host::dbi_cfg::OUT_DBI_CONF_R","esp32p4::mipi_dsi_host::dbi_cfg::LUT_SIZE_CONF_R","esp32p4::mipi_dsi_host::dbi_cmdsize::WR_CMD_SIZE_R","esp32p4::mipi_dsi_host::dbi_cmdsize::ALLOWED_CMD_SIZE_R","esp32p4::mipi_dsi_host::gen_vcid::RX_R","esp32p4::mipi_dsi_host::gen_vcid::TEAR_AUTO_R","esp32p4::mipi_dsi_host::gen_vcid::TX_AUTO_R","esp32p4::mipi_dsi_host::vid_mode_cfg::VID_MODE_TYPE_R","esp32p4::mipi_dsi_host::vid_pkt_size::VID_PKT_SIZE_R","esp32p4::mipi_dsi_host::vid_num_chunks::VID_NUM_CHUNKS_R","esp32p4::mipi_dsi_host::vid_null_size::VID_NULL_SIZE_R","esp32p4::mipi_dsi_host::vid_hsa_time::VID_HSA_TIME_R","esp32p4::mipi_dsi_host::vid_hbp_time::VID_HBP_TIME_R","esp32p4::mipi_dsi_host::vid_hline_time::VID_HLINE_TIME_R","esp32p4::mipi_dsi_host::vid_vsa_lines::VSA_LINES_R","esp32p4::mipi_dsi_host::vid_vbp_lines::VBP_LINES_R","esp32p4::mipi_dsi_host::vid_vfp_lines::VFP_LINES_R","esp32p4::mipi_dsi_host::vid_vactive_lines::V_ACTIVE_LINES_R","esp32p4::mipi_dsi_host::edpi_cmd_size::EDPI_ALLOWED_CMD_SIZE_R","esp32p4::mipi_dsi_host::gen_hdr::GEN_DT_R","esp32p4::mipi_dsi_host::gen_hdr::GEN_VC_R","esp32p4::mipi_dsi_host::gen_hdr::GEN_WC_LSBYTE_R","esp32p4::mipi_dsi_host::gen_hdr::GEN_WC_MSBYTE_R","esp32p4::mipi_dsi_host::gen_pld_data::GEN_PLD_B1_R","esp32p4::mipi_dsi_host::gen_pld_data::GEN_PLD_B2_R","esp32p4::mipi_dsi_host::gen_pld_data::GEN_PLD_B3_R","esp32p4::mipi_dsi_host::gen_pld_data::GEN_PLD_B4_R","esp32p4::mipi_dsi_host::to_cnt_cfg::LPRX_TO_CNT_R","esp32p4::mipi_dsi_host::to_cnt_cfg::HSTX_TO_CNT_R","esp32p4::mipi_dsi_host::hs_rd_to_cnt::HS_RD_TO_CNT_R","esp32p4::mipi_dsi_host::lp_rd_to_cnt::LP_RD_TO_CNT_R","esp32p4::mipi_dsi_host::hs_wr_to_cnt::HS_WR_TO_CNT_R","esp32p4::mipi_dsi_host::lp_wr_to_cnt::LP_WR_TO_CNT_R","esp32p4::mipi_dsi_host::bta_to_cnt::BTA_TO_CNT_R","esp32p4::mipi_dsi_host::sdf_3d::MODE_3D_R","esp32p4::mipi_dsi_host::sdf_3d::FORMAT_3D_R","esp32p4::mipi_dsi_host::phy_tmr_lpclk_cfg::PHY_CLKLP2HS_TIME_R","esp32p4::mipi_dsi_host::phy_tmr_lpclk_cfg::PHY_CLKHS2LP_TIME_R","esp32p4::mipi_dsi_host::phy_tmr_cfg::PHY_LP2HS_TIME_R","esp32p4::mipi_dsi_host::phy_tmr_cfg::PHY_HS2LP_TIME_R","esp32p4::mipi_dsi_host::phy_if_cfg::N_LANES_R","esp32p4::mipi_dsi_host::phy_if_cfg::PHY_STOP_WAIT_TIME_R","esp32p4::mipi_dsi_host::phy_tx_triggers::PHY_TX_TRIGGERS_R","esp32p4::mipi_dsi_host::phy_tst_ctrl1::PHY_TESTDIN_R","esp32p4::mipi_dsi_host::phy_tst_ctrl1::PHT_TESTDOUT_R","esp32p4::mipi_dsi_host::dsc_parameter::COMPRESS_ALGO_R","esp32p4::mipi_dsi_host::dsc_parameter::PPS_SEL_R","esp32p4::mipi_dsi_host::phy_tmr_rd_cfg::MAX_RD_TIME_R","esp32p4::mipi_dsi_host::dpi_vcid_act::DPI_VCID_ACT_R","esp32p4::mipi_dsi_host::dpi_color_coding_act::DPI_COLOR_CODING_ACT_R","esp32p4::mipi_dsi_host::dpi_lp_cmd_tim_act::INVACT_LPCMD_TIME_ACT_R","esp32p4::mipi_dsi_host::dpi_lp_cmd_tim_act::OUTVACT_LPCMD_TIME_ACT_R","esp32p4::mipi_dsi_host::edpi_te_hw_cfg::SCAN_LINE_PARAMETER_R","esp32p4::mipi_dsi_host::vid_mode_cfg_act::VID_MODE_TYPE_ACT_R","esp32p4::mipi_dsi_host::vid_pkt_size_act::VID_PKT_SIZE_ACT_R","esp32p4::mipi_dsi_host::vid_num_chunks_act::VID_NUM_CHUNKS_ACT_R","esp32p4::mipi_dsi_host::vid_null_size_act::VID_NULL_SIZE_ACT_R","esp32p4::mipi_dsi_host::vid_hsa_time_act::VID_HSA_TIME_ACT_R","esp32p4::mipi_dsi_host::vid_hbp_time_act::VID_HBP_TIME_ACT_R","esp32p4::mipi_dsi_host::vid_hline_time_act::VID_HLINE_TIME_ACT_R","esp32p4::mipi_dsi_host::vid_vsa_lines_act::VSA_LINES_ACT_R","esp32p4::mipi_dsi_host::vid_vbp_lines_act::VBP_LINES_ACT_R","esp32p4::mipi_dsi_host::vid_vfp_lines_act::VFP_LINES_ACT_R","esp32p4::mipi_dsi_host::vid_vactive_lines_act::V_ACTIVE_LINES_ACT_R","esp32p4::mipi_dsi_host::sdf_3d_act::MODE_3D_ACT_R","esp32p4::mipi_dsi_host::sdf_3d_act::FORMAT_3D_ACT_R","esp32p4::ecc::mult_conf::WORK_MODE_R","esp32p4::ecc::mult_date::DATE_R","esp32p4::ecdsa::conf::WORK_MODE_R","esp32p4::ecdsa::conf::DETERMINISTIC_LOOP_R","esp32p4::ecdsa::state::BUSY_R","esp32p4::ecdsa::date::DATE_R","esp32p4::ecdsa::sha_mode::SHA_MODE_R","esp32p4::efuse::pgm_data0::PGM_DATA_0_R","esp32p4::efuse::pgm_data1::PGM_DATA_1_R","esp32p4::efuse::pgm_data2::PGM_DATA_2_R","esp32p4::efuse::pgm_data3::PGM_DATA_3_R","esp32p4::efuse::pgm_data4::PGM_DATA_4_R","esp32p4::efuse::pgm_data5::PGM_DATA_5_R","esp32p4::efuse::pgm_data6::PGM_DATA_6_R","esp32p4::efuse::pgm_data7::PGM_DATA_7_R","esp32p4::efuse::pgm_check_value0::PGM_RS_DATA_0_R","esp32p4::efuse::pgm_check_value1::PGM_RS_DATA_1_R","esp32p4::efuse::pgm_check_value2::PGM_RS_DATA_2_R","esp32p4::efuse::rd_wr_dis::WR_DIS_R","esp32p4::efuse::rd_repeat_data0::RD_DIS_R","esp32p4::efuse::rd_repeat_data0::SOFT_DIS_JTAG_R","esp32p4::efuse::rd_repeat_data0::USB_DEVICE_DREFH_R","esp32p4::efuse::rd_repeat_data0::USB_OTG11_DREFH_R","esp32p4::efuse::rd_repeat_data0::KM_HUK_GEN_STATE_LOW_R","esp32p4::efuse::rd_repeat_data1::KM_HUK_GEN_STATE_HIGH_R","esp32p4::efuse::rd_repeat_data1::KM_RND_SWITCH_CYCLE_R","esp32p4::efuse::rd_repeat_data1::KM_DEPLOY_ONLY_ONCE_R","esp32p4::efuse::rd_repeat_data1::FORCE_USE_KEY_MANAGER_KEY_R","esp32p4::efuse::rd_repeat_data1::WDT_DELAY_SEL_R","esp32p4::efuse::rd_repeat_data1::SPI_BOOT_CRYPT_CNT_R","esp32p4::efuse::rd_repeat_data1::KEY_PURPOSE_0_R","esp32p4::efuse::rd_repeat_data1::KEY_PURPOSE_1_R","esp32p4::efuse::rd_repeat_data2::KEY_PURPOSE_2_R","esp32p4::efuse::rd_repeat_data2::KEY_PURPOSE_3_R","esp32p4::efuse::rd_repeat_data2::KEY_PURPOSE_4_R","esp32p4::efuse::rd_repeat_data2::KEY_PURPOSE_5_R","esp32p4::efuse::rd_repeat_data2::SEC_DPA_LEVEL_R","esp32p4::efuse::rd_repeat_data2::FLASH_PAGE_SIZE_R","esp32p4::efuse::rd_repeat_data2::FLASH_TPUW_R","esp32p4::efuse::rd_repeat_data3::UART_PRINT_CONTROL_R","esp32p4::efuse::rd_repeat_data3::SECURE_VERSION_R","esp32p4::efuse::rd_repeat_data3::DCDC_VSET_R","esp32p4::efuse::rd_repeat_data4::_0PXA_TIEH_SEL_0_R","esp32p4::efuse::rd_repeat_data4::_0PXA_TIEH_SEL_1_R","esp32p4::efuse::rd_repeat_data4::_0PXA_TIEH_SEL_2_R","esp32p4::efuse::rd_repeat_data4::_0PXA_TIEH_SEL_3_R","esp32p4::efuse::rd_repeat_data4::KM_DISABLE_DEPLOY_MODE_R","esp32p4::efuse::rd_repeat_data4::USB_DEVICE_DREFL_R","esp32p4::efuse::rd_repeat_data4::USB_OTG11_DREFL_R","esp32p4::efuse::rd_mac_sys_0::MAC_0_R","esp32p4::efuse::rd_mac_sys_1::MAC_1_R","esp32p4::efuse::rd_mac_sys_1::MAC_EXT_R","esp32p4::efuse::rd_mac_sys_2::MAC_RESERVED_1_R","esp32p4::efuse::rd_mac_sys_2::MAC_RESERVED_0_R","esp32p4::efuse::rd_mac_sys_3::MAC_RESERVED_2_R","esp32p4::efuse::rd_mac_sys_3::SYS_DATA_PART0_0_R","esp32p4::efuse::rd_mac_sys_4::SYS_DATA_PART0_1_R","esp32p4::efuse::rd_mac_sys_5::SYS_DATA_PART0_2_R","esp32p4::efuse::rd_sys_part1_data0::SYS_DATA_PART1_0_R","esp32p4::efuse::rd_sys_part1_data1::SYS_DATA_PART1_1_R","esp32p4::efuse::rd_sys_part1_data2::SYS_DATA_PART1_2_R","esp32p4::efuse::rd_sys_part1_data3::SYS_DATA_PART1_3_R","esp32p4::efuse::rd_sys_part1_data4::SYS_DATA_PART1_4_R","esp32p4::efuse::rd_sys_part1_data5::SYS_DATA_PART1_5_R","esp32p4::efuse::rd_sys_part1_data6::SYS_DATA_PART1_6_R","esp32p4::efuse::rd_sys_part1_data7::SYS_DATA_PART1_7_R","esp32p4::efuse::rd_usr_data0::USR_DATA0_R","esp32p4::efuse::rd_usr_data1::USR_DATA1_R","esp32p4::efuse::rd_usr_data2::USR_DATA2_R","esp32p4::efuse::rd_usr_data3::USR_DATA3_R","esp32p4::efuse::rd_usr_data4::USR_DATA4_R","esp32p4::efuse::rd_usr_data5::USR_DATA5_R","esp32p4::efuse::rd_usr_data6::USR_DATA6_R","esp32p4::efuse::rd_usr_data7::USR_DATA7_R","esp32p4::efuse::rd_key0_data0::KEY0_DATA0_R","esp32p4::efuse::rd_key0_data1::KEY0_DATA1_R","esp32p4::efuse::rd_key0_data2::KEY0_DATA2_R","esp32p4::efuse::rd_key0_data3::KEY0_DATA3_R","esp32p4::efuse::rd_key0_data4::KEY0_DATA4_R","esp32p4::efuse::rd_key0_data5::KEY0_DATA5_R","esp32p4::efuse::rd_key0_data6::KEY0_DATA6_R","esp32p4::efuse::rd_key0_data7::KEY0_DATA7_R","esp32p4::efuse::rd_key1_data0::KEY1_DATA0_R","esp32p4::efuse::rd_key1_data1::KEY1_DATA1_R","esp32p4::efuse::rd_key1_data2::KEY1_DATA2_R","esp32p4::efuse::rd_key1_data3::KEY1_DATA3_R","esp32p4::efuse::rd_key1_data4::KEY1_DATA4_R","esp32p4::efuse::rd_key1_data5::KEY1_DATA5_R","esp32p4::efuse::rd_key1_data6::KEY1_DATA6_R","esp32p4::efuse::rd_key1_data7::KEY1_DATA7_R","esp32p4::efuse::rd_key2_data0::KEY2_DATA0_R","esp32p4::efuse::rd_key2_data1::KEY2_DATA1_R","esp32p4::efuse::rd_key2_data2::KEY2_DATA2_R","esp32p4::efuse::rd_key2_data3::KEY2_DATA3_R","esp32p4::efuse::rd_key2_data4::KEY2_DATA4_R","esp32p4::efuse::rd_key2_data5::KEY2_DATA5_R","esp32p4::efuse::rd_key2_data6::KEY2_DATA6_R","esp32p4::efuse::rd_key2_data7::KEY2_DATA7_R","esp32p4::efuse::rd_key3_data0::KEY3_DATA0_R","esp32p4::efuse::rd_key3_data1::KEY3_DATA1_R","esp32p4::efuse::rd_key3_data2::KEY3_DATA2_R","esp32p4::efuse::rd_key3_data3::KEY3_DATA3_R","esp32p4::efuse::rd_key3_data4::KEY3_DATA4_R","esp32p4::efuse::rd_key3_data5::KEY3_DATA5_R","esp32p4::efuse::rd_key3_data6::KEY3_DATA6_R","esp32p4::efuse::rd_key3_data7::KEY3_DATA7_R","esp32p4::efuse::rd_key4_data0::KEY4_DATA0_R","esp32p4::efuse::rd_key4_data1::KEY4_DATA1_R","esp32p4::efuse::rd_key4_data2::KEY4_DATA2_R","esp32p4::efuse::rd_key4_data3::KEY4_DATA3_R","esp32p4::efuse::rd_key4_data4::KEY4_DATA4_R","esp32p4::efuse::rd_key4_data5::KEY4_DATA5_R","esp32p4::efuse::rd_key4_data6::KEY4_DATA6_R","esp32p4::efuse::rd_key4_data7::KEY4_DATA7_R","esp32p4::efuse::rd_key5_data0::KEY5_DATA0_R","esp32p4::efuse::rd_key5_data1::KEY5_DATA1_R","esp32p4::efuse::rd_key5_data2::KEY5_DATA2_R","esp32p4::efuse::rd_key5_data3::KEY5_DATA3_R","esp32p4::efuse::rd_key5_data4::KEY5_DATA4_R","esp32p4::efuse::rd_key5_data5::KEY5_DATA5_R","esp32p4::efuse::rd_key5_data6::KEY5_DATA6_R","esp32p4::efuse::rd_key5_data7::KEY5_DATA7_R","esp32p4::efuse::rd_sys_part2_data0::SYS_DATA_PART2_0_R","esp32p4::efuse::rd_sys_part2_data1::SYS_DATA_PART2_1_R","esp32p4::efuse::rd_sys_part2_data2::SYS_DATA_PART2_2_R","esp32p4::efuse::rd_sys_part2_data3::SYS_DATA_PART2_3_R","esp32p4::efuse::rd_sys_part2_data4::SYS_DATA_PART2_4_R","esp32p4::efuse::rd_sys_part2_data5::SYS_DATA_PART2_5_R","esp32p4::efuse::rd_sys_part2_data6::SYS_DATA_PART2_6_R","esp32p4::efuse::rd_sys_part2_data7::SYS_DATA_PART2_7_R","esp32p4::efuse::rd_repeat_err0::RD_DIS_ERR_R","esp32p4::efuse::rd_repeat_err0::SOFT_DIS_JTAG_ERR_R","esp32p4::efuse::rd_repeat_err0::USB_DEVICE_DREFH_ERR_R","esp32p4::efuse::rd_repeat_err0::USB_OTG11_DREFH_ERR_R","esp32p4::efuse::rd_repeat_err0::HUK_GEN_STATE_LOW_ERR_R","esp32p4::efuse::rd_repeat_err1::KM_HUK_GEN_STATE_HIGH_ERR_R","esp32p4::efuse::rd_repeat_err1::KM_RND_SWITCH_CYCLE_ERR_R","esp32p4::efuse::rd_repeat_err1::KM_DEPLOY_ONLY_ONCE_ERR_R","esp32p4::efuse::rd_repeat_err1::FORCE_USE_KEY_MANAGER_KEY_ERR_R","esp32p4::efuse::rd_repeat_err1::WDT_DELAY_SEL_ERR_R","esp32p4::efuse::rd_repeat_err1::SPI_BOOT_CRYPT_CNT_ERR_R","esp32p4::efuse::rd_repeat_err1::KEY_PURPOSE_0_ERR_R","esp32p4::efuse::rd_repeat_err1::KEY_PURPOSE_1_ERR_R","esp32p4::efuse::rd_repeat_err2::KEY_PURPOSE_2_ERR_R","esp32p4::efuse::rd_repeat_err2::KEY_PURPOSE_3_ERR_R","esp32p4::efuse::rd_repeat_err2::KEY_PURPOSE_4_ERR_R","esp32p4::efuse::rd_repeat_err2::KEY_PURPOSE_5_ERR_R","esp32p4::efuse::rd_repeat_err2::SEC_DPA_LEVEL_ERR_R","esp32p4::efuse::rd_repeat_err2::FLASH_PAGE_SIZE_ERR_R","esp32p4::efuse::rd_repeat_err2::FLASH_TPUW_ERR_R","esp32p4::efuse::rd_repeat_err3::UART_PRINT_CONTROL_ERR_R","esp32p4::efuse::rd_repeat_err3::SECURE_VERSION_ERR_R","esp32p4::efuse::rd_repeat_err3::DCDC_VSET_ERR_R","esp32p4::efuse::rd_repeat_err4::_0PXA_TIEH_SEL_0_ERR_R","esp32p4::efuse::rd_repeat_err4::_0PXA_TIEH_SEL_1_ERR_R","esp32p4::efuse::rd_repeat_err4::_0PXA_TIEH_SEL_2_ERR_R","esp32p4::efuse::rd_repeat_err4::_0PXA_TIEH_SEL_3_ERR_R","esp32p4::efuse::rd_repeat_err4::KM_DISABLE_DEPLOY_MODE_ERR_R","esp32p4::efuse::rd_repeat_err4::USB_DEVICE_DREFL_ERR_R","esp32p4::efuse::rd_repeat_err4::USB_OTG11_DREFL_ERR_R","esp32p4::efuse::rd_rs_err0::MAC_SYS_ERR_NUM_R","esp32p4::efuse::rd_rs_err0::SYS_PART1_ERR_NUM_R","esp32p4::efuse::rd_rs_err0::USR_DATA_ERR_NUM_R","esp32p4::efuse::rd_rs_err0::KEY0_ERR_NUM_R","esp32p4::efuse::rd_rs_err0::KEY1_ERR_NUM_R","esp32p4::efuse::rd_rs_err0::KEY2_ERR_NUM_R","esp32p4::efuse::rd_rs_err0::KEY3_ERR_NUM_R","esp32p4::efuse::rd_rs_err0::KEY4_ERR_NUM_R","esp32p4::efuse::rd_rs_err1::KEY5_ERR_NUM_R","esp32p4::efuse::rd_rs_err1::SYS_PART2_ERR_NUM_R","esp32p4::efuse::conf::OP_CODE_R","esp32p4::efuse::conf::CFG_ECDSA_BLK_R","esp32p4::efuse::status::STATE_R","esp32p4::efuse::status::BLK0_VALID_BIT_CNT_R","esp32p4::efuse::status::CUR_ECDSA_BLK_R","esp32p4::efuse::cmd::BLK_NUM_R","esp32p4::efuse::dac_conf::DAC_CLK_DIV_R","esp32p4::efuse::dac_conf::DAC_NUM_R","esp32p4::efuse::rd_tim_conf::THR_A_R","esp32p4::efuse::rd_tim_conf::TRD_R","esp32p4::efuse::rd_tim_conf::TSUR_A_R","esp32p4::efuse::rd_tim_conf::READ_INIT_NUM_R","esp32p4::efuse::wr_tim_conf1::TSUP_A_R","esp32p4::efuse::wr_tim_conf1::PWR_ON_NUM_R","esp32p4::efuse::wr_tim_conf1::THP_A_R","esp32p4::efuse::wr_tim_conf2::PWR_OFF_NUM_R","esp32p4::efuse::wr_tim_conf2::TPGM_R","esp32p4::efuse::wr_tim_conf0_rs_bypass::BYPASS_RS_BLK_NUM_R","esp32p4::efuse::wr_tim_conf0_rs_bypass::TPGM_INACTIVE_R","esp32p4::efuse::date::DATE_R","esp32p4::efuse::apb2otp_wr_dis::APB2OTP_BLOCK0_WR_DIS_R","esp32p4::efuse::apb2otp_blk0_backup1_w1::APB2OTP_BLOCK0_BACKUP1_W1_R","esp32p4::efuse::apb2otp_blk0_backup1_w2::APB2OTP_BLOCK0_BACKUP1_W2_R","esp32p4::efuse::apb2otp_blk0_backup1_w3::APB2OTP_BLOCK0_BACKUP1_W3_R","esp32p4::efuse::apb2otp_blk0_backup1_w4::APB2OTP_BLOCK0_BACKUP1_W4_R","esp32p4::efuse::apb2otp_blk0_backup1_w5::APB2OTP_BLOCK0_BACKUP1_W5_R","esp32p4::efuse::apb2otp_blk0_backup2_w1::APB2OTP_BLOCK0_BACKUP2_W1_R","esp32p4::efuse::apb2otp_blk0_backup2_w2::APB2OTP_BLOCK0_BACKUP2_W2_R","esp32p4::efuse::apb2otp_blk0_backup2_w3::APB2OTP_BLOCK0_BACKUP2_W3_R","esp32p4::efuse::apb2otp_blk0_backup2_w4::APB2OTP_BLOCK0_BACKUP2_W4_R","esp32p4::efuse::apb2otp_blk0_backup2_w5::APB2OTP_BLOCK0_BACKUP2_W5_R","esp32p4::efuse::apb2otp_blk0_backup3_w1::APB2OTP_BLOCK0_BACKUP3_W1_R","esp32p4::efuse::apb2otp_blk0_backup3_w2::APB2OTP_BLOCK0_BACKUP3_W2_R","esp32p4::efuse::apb2otp_blk0_backup3_w3::APB2OTP_BLOCK0_BACKUP3_W3_R","esp32p4::efuse::apb2otp_blk0_backup3_w4::APB2OTP_BLOCK0_BACKUP3_W4_R","esp32p4::efuse::apb2otp_blk0_backup3_w5::APB2OTP_BLOCK0_BACKUP3_W5_R","esp32p4::efuse::apb2otp_blk0_backup4_w1::APB2OTP_BLOCK0_BACKUP4_W1_R","esp32p4::efuse::apb2otp_blk0_backup4_w2::APB2OTP_BLOCK0_BACKUP4_W2_R","esp32p4::efuse::apb2otp_blk0_backup4_w3::APB2OTP_BLOCK0_BACKUP4_W3_R","esp32p4::efuse::apb2otp_blk0_backup4_w4::APB2OTP_BLOCK0_BACKUP4_W4_R","esp32p4::efuse::apb2otp_blk0_backup4_w5::APB2OTP_BLOCK0_BACKUP4_W5_R","esp32p4::efuse::apb2otp_blk1_w1::APB2OTP_BLOCK1_W1_R","esp32p4::efuse::apb2otp_blk1_w2::APB2OTP_BLOCK1_W2_R","esp32p4::efuse::apb2otp_blk1_w3::APB2OTP_BLOCK1_W3_R","esp32p4::efuse::apb2otp_blk1_w4::APB2OTP_BLOCK1_W4_R","esp32p4::efuse::apb2otp_blk1_w5::APB2OTP_BLOCK1_W5_R","esp32p4::efuse::apb2otp_blk1_w6::APB2OTP_BLOCK1_W6_R","esp32p4::efuse::apb2otp_blk1_w7::APB2OTP_BLOCK1_W7_R","esp32p4::efuse::apb2otp_blk1_w8::APB2OTP_BLOCK1_W8_R","esp32p4::efuse::apb2otp_blk1_w9::APB2OTP_BLOCK1_W9_R","esp32p4::efuse::apb2otp_blk2_w1::APB2OTP_BLOCK2_W1_R","esp32p4::efuse::apb2otp_blk2_w2::APB2OTP_BLOCK2_W2_R","esp32p4::efuse::apb2otp_blk2_w3::APB2OTP_BLOCK2_W3_R","esp32p4::efuse::apb2otp_blk2_w4::APB2OTP_BLOCK2_W4_R","esp32p4::efuse::apb2otp_blk2_w5::APB2OTP_BLOCK2_W5_R","esp32p4::efuse::apb2otp_blk2_w6::APB2OTP_BLOCK2_W6_R","esp32p4::efuse::apb2otp_blk2_w7::APB2OTP_BLOCK2_W7_R","esp32p4::efuse::apb2otp_blk2_w8::APB2OTP_BLOCK2_W8_R","esp32p4::efuse::apb2otp_blk2_w9::APB2OTP_BLOCK2_W9_R","esp32p4::efuse::apb2otp_blk2_w10::APB2OTP_BLOCK2_W10_R","esp32p4::efuse::apb2otp_blk2_w11::APB2OTP_BLOCK2_W11_R","esp32p4::efuse::apb2otp_blk3_w1::APB2OTP_BLOCK3_W1_R","esp32p4::efuse::apb2otp_blk3_w2::APB2OTP_BLOCK3_W2_R","esp32p4::efuse::apb2otp_blk3_w3::APB2OTP_BLOCK3_W3_R","esp32p4::efuse::apb2otp_blk3_w4::APB2OTP_BLOCK3_W4_R","esp32p4::efuse::apb2otp_blk3_w5::APB2OTP_BLOCK3_W5_R","esp32p4::efuse::apb2otp_blk3_w6::APB2OTP_BLOCK3_W6_R","esp32p4::efuse::apb2otp_blk3_w7::APB2OTP_BLOCK3_W7_R","esp32p4::efuse::apb2otp_blk3_w8::APB2OTP_BLOCK3_W8_R","esp32p4::efuse::apb2otp_blk3_w9::APB2OTP_BLOCK3_W9_R","esp32p4::efuse::apb2otp_blk3_w10::APB2OTP_BLOCK3_W10_R","esp32p4::efuse::apb2otp_blk3_w11::APB2OTP_BLOCK3_W11_R","esp32p4::efuse::apb2otp_blk4_w1::APB2OTP_BLOCK4_W1_R","esp32p4::efuse::apb2otp_blk4_w2::APB2OTP_BLOCK4_W2_R","esp32p4::efuse::apb2otp_blk4_w3::APB2OTP_BLOCK4_W3_R","esp32p4::efuse::apb2otp_blk4_w4::APB2OTP_BLOCK4_W4_R","esp32p4::efuse::apb2otp_blk4_w5::APB2OTP_BLOCK4_W5_R","esp32p4::efuse::apb2otp_blk4_w6::APB2OTP_BLOCK4_W6_R","esp32p4::efuse::apb2otp_blk4_w7::APB2OTP_BLOCK4_W7_R","esp32p4::efuse::apb2otp_blk4_w8::APB2OTP_BLOCK4_W8_R","esp32p4::efuse::apb2otp_blk4_w9::APB2OTP_BLOCK4_W9_R","esp32p4::efuse::apb2otp_blk4_w10::APB2OTP_BLOCK4_W10_R","esp32p4::efuse::apb2otp_blk4_w11::APB2OTP_BLOCK4_W11_R","esp32p4::efuse::apb2otp_blk5_w1::APB2OTP_BLOCK5_W1_R","esp32p4::efuse::apb2otp_blk5_w2::APB2OTP_BLOCK5_W2_R","esp32p4::efuse::apb2otp_blk5_w3::APB2OTP_BLOCK5_W3_R","esp32p4::efuse::apb2otp_blk5_w4::APB2OTP_BLOCK5_W4_R","esp32p4::efuse::apb2otp_blk5_w5::APB2OTP_BLOCK5_W5_R","esp32p4::efuse::apb2otp_blk5_w6::APB2OTP_BLOCK5_W6_R","esp32p4::efuse::apb2otp_blk5_w7::APB2OTP_BLOCK5_W7_R","esp32p4::efuse::apb2otp_blk5_w8::APB2OTP_BLOCK5_W8_R","esp32p4::efuse::apb2otp_blk5_w9::APB2OTP_BLOCK5_W9_R","esp32p4::efuse::apb2otp_blk5_w10::APB2OTP_BLOCK5_W10_R","esp32p4::efuse::apb2otp_blk5_w11::APB2OTP_BLOCK5_W11_R","esp32p4::efuse::apb2otp_blk6_w1::APB2OTP_BLOCK6_W1_R","esp32p4::efuse::apb2otp_blk6_w2::APB2OTP_BLOCK6_W2_R","esp32p4::efuse::apb2otp_blk6_w3::APB2OTP_BLOCK6_W3_R","esp32p4::efuse::apb2otp_blk6_w4::APB2OTP_BLOCK6_W4_R","esp32p4::efuse::apb2otp_blk6_w5::APB2OTP_BLOCK6_W5_R","esp32p4::efuse::apb2otp_blk6_w6::APB2OTP_BLOCK6_W6_R","esp32p4::efuse::apb2otp_blk6_w7::APB2OTP_BLOCK6_W7_R","esp32p4::efuse::apb2otp_blk6_w8::APB2OTP_BLOCK6_W8_R","esp32p4::efuse::apb2otp_blk6_w9::APB2OTP_BLOCK6_W9_R","esp32p4::efuse::apb2otp_blk6_w10::APB2OTP_BLOCK6_W10_R","esp32p4::efuse::apb2otp_blk6_w11::APB2OTP_BLOCK6_W11_R","esp32p4::efuse::apb2otp_blk7_w1::APB2OTP_BLOCK7_W1_R","esp32p4::efuse::apb2otp_blk7_w2::APB2OTP_BLOCK7_W2_R","esp32p4::efuse::apb2otp_blk7_w3::APB2OTP_BLOCK7_W3_R","esp32p4::efuse::apb2otp_blk7_w4::APB2OTP_BLOCK7_W4_R","esp32p4::efuse::apb2otp_blk7_w5::APB2OTP_BLOCK7_W5_R","esp32p4::efuse::apb2otp_blk7_w6::APB2OTP_BLOCK7_W6_R","esp32p4::efuse::apb2otp_blk7_w7::APB2OTP_BLOCK7_W7_R","esp32p4::efuse::apb2otp_blk7_w8::APB2OTP_BLOCK7_W8_R","esp32p4::efuse::apb2otp_blk7_w9::APB2OTP_BLOCK7_W9_R","esp32p4::efuse::apb2otp_blk7_w10::APB2OTP_BLOCK7_W10_R","esp32p4::efuse::apb2otp_blk7_w11::APB2OTP_BLOCK7_W11_R","esp32p4::efuse::apb2otp_blk8_w1::APB2OTP_BLOCK8_W1_R","esp32p4::efuse::apb2otp_blk8_w2::APB2OTP_BLOCK8_W2_R","esp32p4::efuse::apb2otp_blk8_w3::APB2OTP_BLOCK8_W3_R","esp32p4::efuse::apb2otp_blk8_w4::APB2OTP_BLOCK8_W4_R","esp32p4::efuse::apb2otp_blk8_w5::APB2OTP_BLOCK8_W5_R","esp32p4::efuse::apb2otp_blk8_w6::APB2OTP_BLOCK8_W6_R","esp32p4::efuse::apb2otp_blk8_w7::APB2OTP_BLOCK8_W7_R","esp32p4::efuse::apb2otp_blk8_w8::APB2OTP_BLOCK8_W8_R","esp32p4::efuse::apb2otp_blk8_w9::APB2OTP_BLOCK8_W9_R","esp32p4::efuse::apb2otp_blk8_w10::APB2OTP_BLOCK8_W10_R","esp32p4::efuse::apb2otp_blk8_w11::APB2OTP_BLOCK8_W11_R","esp32p4::efuse::apb2otp_blk9_w1::APB2OTP_BLOCK9_W1_R","esp32p4::efuse::apb2otp_blk9_w2::APB2OTP_BLOCK9_W2_R","esp32p4::efuse::apb2otp_blk9_w3::APB2OTP_BLOCK9_W3_R","esp32p4::efuse::apb2otp_blk9_w4::APB2OTP_BLOCK9_W4_R","esp32p4::efuse::apb2otp_blk9_w5::APB2OTP_BLOCK9_W5_R","esp32p4::efuse::apb2otp_blk9_w6::APB2OTP_BLOCK9_W6_R","esp32p4::efuse::apb2otp_blk9_w7::APB2OTP_BLOCK9_W7_R","esp32p4::efuse::apb2otp_blk9_w8::APB2OTP_BLOCK9_W8_R","esp32p4::efuse::apb2otp_blk9_w9::APB2OTP_BLOCK9_W9_R","esp32p4::efuse::apb2otp_blk9_w10::APB2OTP_BLOCK9_W10_R","esp32p4::efuse::apb2otp_blk9_w11::APB2OTP_BLOCK9_W11_R","esp32p4::efuse::apb2otp_blk10_w1::APB2OTP_BLOCK10_W1_R","esp32p4::efuse::apb2otp_blk10_w2::APB2OTP_BLOCK10_W2_R","esp32p4::efuse::apb2otp_blk10_w3::APB2OTP_BLOCK10_W3_R","esp32p4::efuse::apb2otp_blk10_w4::APB2OTP_BLOCK10_W4_R","esp32p4::efuse::apb2otp_blk10_w5::APB2OTP_BLOCK10_W5_R","esp32p4::efuse::apb2otp_blk10_w6::APB2OTP_BLOCK10_W6_R","esp32p4::efuse::apb2otp_blk10_w7::APB2OTP_BLOCK10_W7_R","esp32p4::efuse::apb2otp_blk10_w8::APB2OTP_BLOCK10_W8_R","esp32p4::efuse::apb2otp_blk10_w9::APB2OTP_BLOCK10_W9_R","esp32p4::efuse::apb2otp_blk10_w10::APB2OTP_BLOCK19_W10_R","esp32p4::efuse::apb2otp_blk10_w11::APB2OTP_BLOCK10_W11_R","esp32p4::gpio::bt_select::BT_SEL_R","esp32p4::gpio::out::DATA_ORIG_R","esp32p4::gpio::out1::DATA_ORIG_R","esp32p4::gpio::enable::DATA_R","esp32p4::gpio::enable1::DATA_R","esp32p4::gpio::strap::STRAPPING_R","esp32p4::gpio::in_::DATA_NEXT_R","esp32p4::gpio::in1::DATA_NEXT_R","esp32p4::gpio::status::INTERRUPT_R","esp32p4::gpio::status1::INTERRUPT_R","esp32p4::gpio::intr_0::INT_0_R","esp32p4::gpio::intr1_0::INT1_0_R","esp32p4::gpio::intr_1::INT_1_R","esp32p4::gpio::intr1_1::INT1_1_R","esp32p4::gpio::status_next::STATUS_INTERRUPT_NEXT_R","esp32p4::gpio::status_next1::STATUS_INTERRUPT_NEXT1_R","esp32p4::gpio::pin::SYNC2_BYPASS_R","esp32p4::gpio::pin::SYNC1_BYPASS_R","esp32p4::gpio::pin::INT_TYPE_R","esp32p4::gpio::pin::CONFIG_R","esp32p4::gpio::pin::INT_ENA_R","esp32p4::gpio::func_out_sel_cfg::OUT_SEL_R","esp32p4::gpio::intr_2::INT_2_R","esp32p4::gpio::intr1_2::INT1_2_R","esp32p4::gpio::intr_3::INT_3_R","esp32p4::gpio::intr1_3::INT1_3_R","esp32p4::gpio::zero_det0_filter_cnt::ZERO_DET0_FILTER_CNT_R","esp32p4::gpio::zero_det1_filter_cnt::ZERO_DET1_FILTER_CNT_R","esp32p4::gpio::send_seq::SEND_SEQ_R","esp32p4::gpio::recive_seq::RECIVE_SEQ_R","esp32p4::gpio::bistin_sel::BISTIN_SEL_R","esp32p4::gpio::date::DATE_R","esp32p4::gpio::func_in_sel_cfg::IN_SEL_R","esp32p4::gpio_sd::sigmadelta::SD_IN_R","esp32p4::gpio_sd::sigmadelta::SD_PRESCALE_R","esp32p4::gpio_sd::glitch_filter_ch::FILTER_CH0_INPUT_IO_NUM_R","esp32p4::gpio_sd::glitch_filter_ch::FILTER_CH0_WINDOW_THRES_R","esp32p4::gpio_sd::glitch_filter_ch::FILTER_CH0_WINDOW_WIDTH_R","esp32p4::gpio_sd::etm_event_ch_cfg::ETM_CH0_EVENT_SEL_R","esp32p4::gpio_sd::etm_task_p0_cfg::ETM_TASK_GPIO0_SEL_R","esp32p4::gpio_sd::etm_task_p0_cfg::ETM_TASK_GPIO1_SEL_R","esp32p4::gpio_sd::etm_task_p0_cfg::ETM_TASK_GPIO2_SEL_R","esp32p4::gpio_sd::etm_task_p0_cfg::ETM_TASK_GPIO3_SEL_R","esp32p4::gpio_sd::etm_task_p1_cfg::ETM_TASK_GPIO4_SEL_R","esp32p4::gpio_sd::etm_task_p1_cfg::ETM_TASK_GPIO5_SEL_R","esp32p4::gpio_sd::etm_task_p1_cfg::ETM_TASK_GPIO6_SEL_R","esp32p4::gpio_sd::etm_task_p1_cfg::ETM_TASK_GPIO7_SEL_R","esp32p4::gpio_sd::etm_task_p2_cfg::ETM_TASK_GPIO8_SEL_R","esp32p4::gpio_sd::etm_task_p2_cfg::ETM_TASK_GPIO9_SEL_R","esp32p4::gpio_sd::etm_task_p2_cfg::ETM_TASK_GPIO10_SEL_R","esp32p4::gpio_sd::etm_task_p2_cfg::ETM_TASK_GPIO11_SEL_R","esp32p4::gpio_sd::etm_task_p3_cfg::ETM_TASK_GPIO12_SEL_R","esp32p4::gpio_sd::etm_task_p3_cfg::ETM_TASK_GPIO13_SEL_R","esp32p4::gpio_sd::etm_task_p3_cfg::ETM_TASK_GPIO14_SEL_R","esp32p4::gpio_sd::etm_task_p3_cfg::ETM_TASK_GPIO15_SEL_R","esp32p4::gpio_sd::etm_task_p4_cfg::ETM_TASK_GPIO16_SEL_R","esp32p4::gpio_sd::etm_task_p4_cfg::ETM_TASK_GPIO17_SEL_R","esp32p4::gpio_sd::etm_task_p4_cfg::ETM_TASK_GPIO18_SEL_R","esp32p4::gpio_sd::etm_task_p4_cfg::ETM_TASK_GPIO19_SEL_R","esp32p4::gpio_sd::etm_task_p5_cfg::ETM_TASK_GPIO20_SEL_R","esp32p4::gpio_sd::etm_task_p5_cfg::ETM_TASK_GPIO21_SEL_R","esp32p4::gpio_sd::etm_task_p5_cfg::ETM_TASK_GPIO22_SEL_R","esp32p4::gpio_sd::etm_task_p5_cfg::ETM_TASK_GPIO23_SEL_R","esp32p4::gpio_sd::etm_task_p6_cfg::ETM_TASK_GPIO24_SEL_R","esp32p4::gpio_sd::etm_task_p6_cfg::ETM_TASK_GPIO25_SEL_R","esp32p4::gpio_sd::etm_task_p6_cfg::ETM_TASK_GPIO26_SEL_R","esp32p4::gpio_sd::etm_task_p6_cfg::ETM_TASK_GPIO27_SEL_R","esp32p4::gpio_sd::etm_task_p7_cfg::ETM_TASK_GPIO28_SEL_R","esp32p4::gpio_sd::etm_task_p7_cfg::ETM_TASK_GPIO29_SEL_R","esp32p4::gpio_sd::etm_task_p7_cfg::ETM_TASK_GPIO30_SEL_R","esp32p4::gpio_sd::etm_task_p7_cfg::ETM_TASK_GPIO31_SEL_R","esp32p4::gpio_sd::etm_task_p8_cfg::ETM_TASK_GPIO32_SEL_R","esp32p4::gpio_sd::etm_task_p8_cfg::ETM_TASK_GPIO33_SEL_R","esp32p4::gpio_sd::etm_task_p8_cfg::ETM_TASK_GPIO34_SEL_R","esp32p4::gpio_sd::etm_task_p8_cfg::ETM_TASK_GPIO35_SEL_R","esp32p4::gpio_sd::etm_task_p9_cfg::ETM_TASK_GPIO36_SEL_R","esp32p4::gpio_sd::etm_task_p9_cfg::ETM_TASK_GPIO37_SEL_R","esp32p4::gpio_sd::etm_task_p9_cfg::ETM_TASK_GPIO38_SEL_R","esp32p4::gpio_sd::etm_task_p9_cfg::ETM_TASK_GPIO39_SEL_R","esp32p4::gpio_sd::etm_task_p10_cfg::ETM_TASK_GPIO40_SEL_R","esp32p4::gpio_sd::etm_task_p10_cfg::ETM_TASK_GPIO41_SEL_R","esp32p4::gpio_sd::etm_task_p10_cfg::ETM_TASK_GPIO42_SEL_R","esp32p4::gpio_sd::etm_task_p10_cfg::ETM_TASK_GPIO43_SEL_R","esp32p4::gpio_sd::etm_task_p11_cfg::ETM_TASK_GPIO44_SEL_R","esp32p4::gpio_sd::etm_task_p11_cfg::ETM_TASK_GPIO45_SEL_R","esp32p4::gpio_sd::etm_task_p11_cfg::ETM_TASK_GPIO46_SEL_R","esp32p4::gpio_sd::etm_task_p11_cfg::ETM_TASK_GPIO47_SEL_R","esp32p4::gpio_sd::etm_task_p12_cfg::ETM_TASK_GPIO48_SEL_R","esp32p4::gpio_sd::etm_task_p12_cfg::ETM_TASK_GPIO49_SEL_R","esp32p4::gpio_sd::etm_task_p12_cfg::ETM_TASK_GPIO50_SEL_R","esp32p4::gpio_sd::etm_task_p12_cfg::ETM_TASK_GPIO51_SEL_R","esp32p4::gpio_sd::etm_task_p13_cfg::ETM_TASK_GPIO52_SEL_R","esp32p4::gpio_sd::etm_task_p13_cfg::ETM_TASK_GPIO53_SEL_R","esp32p4::gpio_sd::etm_task_p13_cfg::ETM_TASK_GPIO54_SEL_R","esp32p4::gpio_sd::version::GPIO_SD_DATE_R","esp32p4::h264::gop_conf::GOP_NUM_R","esp32p4::h264::a_sys_mb_res::A_SYS_TOTAL_MB_Y_R","esp32p4::h264::a_sys_mb_res::A_SYS_TOTAL_MB_X_R","esp32p4::h264::a_sys_conf::A_DB_TMP_READY_TRIGGER_MB_NUM_R","esp32p4::h264::a_sys_conf::A_REC_READY_TRIGGER_MB_LINES_R","esp32p4::h264::a_sys_conf::A_INTRA_COST_CMP_OFFSET_R","esp32p4::h264::a_deci_score::A_C_DECI_SCORE_R","esp32p4::h264::a_deci_score::A_L_DECI_SCORE_R","esp32p4::h264::a_deci_score_offset::A_I16X16_DECI_SCORE_OFFSET_R","esp32p4::h264::a_deci_score_offset::A_I_CHROMA_DECI_SCORE_OFFSET_R","esp32p4::h264::a_deci_score_offset::A_P16X16_DECI_SCORE_OFFSET_R","esp32p4::h264::a_deci_score_offset::A_P_CHROMA_DECI_SCORE_OFFSET_R","esp32p4::h264::a_rc_conf0::A_QP_R","esp32p4::h264::a_rc_conf0::A_RATE_CTRL_U_R","esp32p4::h264::a_rc_conf1::A_CHROMA_DC_QP_DELTA_R","esp32p4::h264::a_rc_conf1::A_CHROMA_QP_DELTA_R","esp32p4::h264::a_rc_conf1::A_QP_MIN_R","esp32p4::h264::a_rc_conf1::A_QP_MAX_R","esp32p4::h264::a_rc_conf1::A_MAD_FRAME_PRED_R","esp32p4::h264::a_roi_region0::X_R","esp32p4::h264::a_roi_region0::Y_R","esp32p4::h264::a_roi_region0::X_LEN_R","esp32p4::h264::a_roi_region0::Y_LEN_R","esp32p4::h264::a_roi_region1::X_R","esp32p4::h264::a_roi_region1::Y_R","esp32p4::h264::a_roi_region1::X_LEN_R","esp32p4::h264::a_roi_region1::Y_LEN_R","esp32p4::h264::a_roi_region2::X_R","esp32p4::h264::a_roi_region2::Y_R","esp32p4::h264::a_roi_region2::X_LEN_R","esp32p4::h264::a_roi_region2::Y_LEN_R","esp32p4::h264::a_roi_region3::X_R","esp32p4::h264::a_roi_region3::Y_R","esp32p4::h264::a_roi_region3::X_LEN_R","esp32p4::h264::a_roi_region3::Y_LEN_R","esp32p4::h264::a_roi_region4::X_R","esp32p4::h264::a_roi_region4::Y_R","esp32p4::h264::a_roi_region4::X_LEN_R","esp32p4::h264::a_roi_region4::Y_LEN_R","esp32p4::h264::a_roi_region5::X_R","esp32p4::h264::a_roi_region5::Y_R","esp32p4::h264::a_roi_region5::X_LEN_R","esp32p4::h264::a_roi_region5::Y_LEN_R","esp32p4::h264::a_roi_region6::X_R","esp32p4::h264::a_roi_region6::Y_R","esp32p4::h264::a_roi_region6::X_LEN_R","esp32p4::h264::a_roi_region6::Y_LEN_R","esp32p4::h264::a_roi_region7::X_R","esp32p4::h264::a_roi_region7::Y_R","esp32p4::h264::a_roi_region7::X_LEN_R","esp32p4::h264::a_roi_region7::Y_LEN_R","esp32p4::h264::a_roi_region0_3_qp::A_ROI_REGION0_QP_R","esp32p4::h264::a_roi_region0_3_qp::A_ROI_REGION1_QP_R","esp32p4::h264::a_roi_region0_3_qp::A_ROI_REGION2_QP_R","esp32p4::h264::a_roi_region0_3_qp::A_ROI_REGION3_QP_R","esp32p4::h264::a_roi_region4_7_qp::A_ROI_REGION4_QP_R","esp32p4::h264::a_roi_region4_7_qp::A_ROI_REGION5_QP_R","esp32p4::h264::a_roi_region4_7_qp::A_ROI_REGION6_QP_R","esp32p4::h264::a_roi_region4_7_qp::A_ROI_REGION7_QP_R","esp32p4::h264::a_no_roi_region_qp_offset::A_NO_ROI_REGION_QP_R","esp32p4::h264::b_sys_mb_res::B_SYS_TOTAL_MB_Y_R","esp32p4::h264::b_sys_mb_res::B_SYS_TOTAL_MB_X_R","esp32p4::h264::b_sys_conf::B_DB_TMP_READY_TRIGGER_MB_NUM_R","esp32p4::h264::b_sys_conf::B_REC_READY_TRIGGER_MB_LINES_R","esp32p4::h264::b_sys_conf::B_INTRA_COST_CMP_OFFSET_R","esp32p4::h264::b_deci_score::B_C_DECI_SCORE_R","esp32p4::h264::b_deci_score::B_L_DECI_SCORE_R","esp32p4::h264::b_deci_score_offset::B_I16X16_DECI_SCORE_OFFSET_R","esp32p4::h264::b_deci_score_offset::B_I_CHROMA_DECI_SCORE_OFFSET_R","esp32p4::h264::b_deci_score_offset::B_P16X16_DECI_SCORE_OFFSET_R","esp32p4::h264::b_deci_score_offset::B_P_CHROMA_DECI_SCORE_OFFSET_R","esp32p4::h264::b_rc_conf0::B_QP_R","esp32p4::h264::b_rc_conf0::B_RATE_CTRL_U_R","esp32p4::h264::b_rc_conf1::B_CHROMA_DC_QP_DELTA_R","esp32p4::h264::b_rc_conf1::B_CHROMA_QP_DELTA_R","esp32p4::h264::b_rc_conf1::B_QP_MIN_R","esp32p4::h264::b_rc_conf1::B_QP_MAX_R","esp32p4::h264::b_rc_conf1::B_MAD_FRAME_PRED_R","esp32p4::h264::b_roi_region0::X_R","esp32p4::h264::b_roi_region0::Y_R","esp32p4::h264::b_roi_region0::X_LEN_R","esp32p4::h264::b_roi_region0::Y_LEN_R","esp32p4::h264::b_roi_region1::X_R","esp32p4::h264::b_roi_region1::Y_R","esp32p4::h264::b_roi_region1::X_LEN_R","esp32p4::h264::b_roi_region1::Y_LEN_R","esp32p4::h264::b_roi_region2::X_R","esp32p4::h264::b_roi_region2::Y_R","esp32p4::h264::b_roi_region2::X_LEN_R","esp32p4::h264::b_roi_region2::Y_LEN_R","esp32p4::h264::b_roi_region3::X_R","esp32p4::h264::b_roi_region3::Y_R","esp32p4::h264::b_roi_region3::X_LEN_R","esp32p4::h264::b_roi_region3::Y_LEN_R","esp32p4::h264::b_roi_region4::X_R","esp32p4::h264::b_roi_region4::Y_R","esp32p4::h264::b_roi_region4::X_LEN_R","esp32p4::h264::b_roi_region4::Y_LEN_R","esp32p4::h264::b_roi_region5::X_R","esp32p4::h264::b_roi_region5::Y_R","esp32p4::h264::b_roi_region5::X_LEN_R","esp32p4::h264::b_roi_region5::Y_LEN_R","esp32p4::h264::b_roi_region6::X_R","esp32p4::h264::b_roi_region6::Y_R","esp32p4::h264::b_roi_region6::X_LEN_R","esp32p4::h264::b_roi_region6::Y_LEN_R","esp32p4::h264::b_roi_region7::X_R","esp32p4::h264::b_roi_region7::Y_R","esp32p4::h264::b_roi_region7::X_LEN_R","esp32p4::h264::b_roi_region7::Y_LEN_R","esp32p4::h264::b_roi_region0_3_qp::B_ROI_REGION0_QP_R","esp32p4::h264::b_roi_region0_3_qp::B_ROI_REGION1_QP_R","esp32p4::h264::b_roi_region0_3_qp::B_ROI_REGION2_QP_R","esp32p4::h264::b_roi_region0_3_qp::B_ROI_REGION3_QP_R","esp32p4::h264::b_roi_region4_7_qp::B_ROI_REGION4_QP_R","esp32p4::h264::b_roi_region4_7_qp::B_ROI_REGION5_QP_R","esp32p4::h264::b_roi_region4_7_qp::B_ROI_REGION6_QP_R","esp32p4::h264::b_roi_region4_7_qp::B_ROI_REGION7_QP_R","esp32p4::h264::b_no_roi_region_qp_offset::B_NO_ROI_REGION_QP_R","esp32p4::h264::rc_status0::FRAME_MAD_SUM_R","esp32p4::h264::rc_status1::FRAME_ENC_BITS_R","esp32p4::h264::rc_status2::FRAME_QP_SUM_R","esp32p4::h264::slice_header_remain::SLICE_REMAIN_BITLENGTH_R","esp32p4::h264::slice_header_remain::SLICE_REMAIN_BIT_R","esp32p4::h264::slice_header_byte_length::SLICE_BYTE_LENGTH_R","esp32p4::h264::bs_threshold::BS_BUFFER_THRESHOLD_R","esp32p4::h264::slice_header_byte0::SLICE_BYTE_LSB_R","esp32p4::h264::slice_header_byte1::SLICE_BYTE_MSB_R","esp32p4::h264::mv_merge_config::MV_MERGE_TYPE_R","esp32p4::h264::mv_merge_config::MB_VALID_NUM_R","esp32p4::h264::debug_dma_sel::DBG_DMA_SEL_R","esp32p4::h264::sys_status::FRAME_NUM_R","esp32p4::h264::frame_code_length::FRAME_CODE_LENGTH_R","esp32p4::h264::debug_info0::TOP_CTRL_INTER_DEBUG_STATE_R","esp32p4::h264::debug_info0::TOP_CTRL_INTRA_DEBUG_STATE_R","esp32p4::h264::debug_info0::P_I_CMP_DEBUG_STATE_R","esp32p4::h264::debug_info0::MVD_DEBUG_STATE_R","esp32p4::h264::debug_info0::INTRA_16X16_CHROMA_CTRL_DEBUG_STATE_R","esp32p4::h264::debug_info0::INTRA_4X4_CTRL_DEBUG_STATE_R","esp32p4::h264::debug_info0::INTRA_TOP_CTRL_DEBUG_STATE_R","esp32p4::h264::debug_info0::IME_CTRL_DEBUG_STATE_R","esp32p4::h264::debug_info1::FME_CTRL_DEBUG_STATE_R","esp32p4::h264::debug_info1::DECI_CALC_DEBUG_STATE_R","esp32p4::h264::debug_info1::DB_DEBUG_STATE_R","esp32p4::h264::debug_info1::CAVLC_ENC_DEBUG_STATE_R","esp32p4::h264::debug_info1::CAVLC_SCAN_DEBUG_STATE_R","esp32p4::h264::debug_info1::CAVLC_CTRL_DEBUG_STATE_R","esp32p4::h264::date::LEDC_DATE_R","esp32p4::h264_dma::out_conf0_ch0::OUT_MEM_BURST_LENGTH_CH0_R","esp32p4::h264_dma::outfifo_status_ch0::OUTFIFO_CNT_L2_CH0_R","esp32p4::h264_dma::outfifo_status_ch0::OUTFIFO_CNT_L1_CH0_R","esp32p4::h264_dma::outfifo_status_ch0::OUTFIFO_CNT_L3_CH0_R","esp32p4::h264_dma::out_push_ch0::OUTFIFO_WDATA_CH0_R","esp32p4::h264_dma::out_link_addr_ch0::OUTLINK_ADDR_CH0_R","esp32p4::h264_dma::out_state_ch0::OUTLINK_DSCR_ADDR_CH0_R","esp32p4::h264_dma::out_state_ch0::OUT_DSCR_STATE_CH0_R","esp32p4::h264_dma::out_state_ch0::OUT_STATE_CH0_R","esp32p4::h264_dma::out_eof_des_addr_ch0::OUT_EOF_DES_ADDR_CH0_R","esp32p4::h264_dma::out_dscr_ch0::OUTLINK_DSCR_CH0_R","esp32p4::h264_dma::out_dscr_bf0_ch0::OUTLINK_DSCR_BF0_CH0_R","esp32p4::h264_dma::out_dscr_bf1_ch0::OUTLINK_DSCR_BF1_CH0_R","esp32p4::h264_dma::out_arb_ch0::OUT_ARB_TOKEN_NUM_CH0_R","esp32p4::h264_dma::out_arb_ch0::EXTER_OUT_ARB_PRIORITY_CH0_R","esp32p4::h264_dma::out_ro_status_ch0::OUTFIFO_RO_CNT_CH0_R","esp32p4::h264_dma::out_ro_status_ch0::OUT_RO_WR_STATE_CH0_R","esp32p4::h264_dma::out_ro_status_ch0::OUT_RO_RD_STATE_CH0_R","esp32p4::h264_dma::out_ro_status_ch0::OUT_PIXEL_BYTE_CH0_R","esp32p4::h264_dma::out_ro_status_ch0::OUT_BURST_BLOCK_NUM_CH0_R","esp32p4::h264_dma::out_mode_yuv_ch0::OUT_TEST_Y_VALUE_CH0_R","esp32p4::h264_dma::out_mode_yuv_ch0::OUT_TEST_U_VALUE_CH0_R","esp32p4::h264_dma::out_mode_yuv_ch0::OUT_TEST_V_VALUE_CH0_R","esp32p4::h264_dma::out_etm_conf_ch0::OUT_DSCR_TASK_MAK_CH0_R","esp32p4::h264_dma::out_buf_len_ch0::OUT_CMDFIFO_BUF_LEN_HB_CH0_R","esp32p4::h264_dma::out_fifo_bcnt_ch0::OUT_CMDFIFO_OUTFIFO_BCNT_CH0_R","esp32p4::h264_dma::out_push_bytecnt_ch0::OUT_CMDFIFO_PUSH_BYTECNT_CH0_R","esp32p4::h264_dma::out_xaddr_ch0::OUT_CMDFIFO_XADDR_CH0_R","esp32p4::h264_dma::out_conf0_ch1::OUT_MEM_BURST_LENGTH_CH1_R","esp32p4::h264_dma::outfifo_status_ch1::OUTFIFO_CNT_L2_CH1_R","esp32p4::h264_dma::outfifo_status_ch1::OUTFIFO_CNT_L1_CH1_R","esp32p4::h264_dma::outfifo_status_ch1::OUTFIFO_CNT_L3_CH1_R","esp32p4::h264_dma::out_push_ch1::OUTFIFO_WDATA_CH1_R","esp32p4::h264_dma::out_link_addr_ch1::OUTLINK_ADDR_CH1_R","esp32p4::h264_dma::out_state_ch1::OUTLINK_DSCR_ADDR_CH1_R","esp32p4::h264_dma::out_state_ch1::OUT_DSCR_STATE_CH1_R","esp32p4::h264_dma::out_state_ch1::OUT_STATE_CH1_R","esp32p4::h264_dma::out_eof_des_addr_ch1::OUT_EOF_DES_ADDR_CH1_R","esp32p4::h264_dma::out_dscr_ch1::OUTLINK_DSCR_CH1_R","esp32p4::h264_dma::out_dscr_bf0_ch1::OUTLINK_DSCR_BF0_CH1_R","esp32p4::h264_dma::out_dscr_bf1_ch1::OUTLINK_DSCR_BF1_CH1_R","esp32p4::h264_dma::out_arb_ch1::OUT_ARB_TOKEN_NUM_CH1_R","esp32p4::h264_dma::out_etm_conf_ch1::OUT_DSCR_TASK_MAK_CH1_R","esp32p4::h264_dma::out_buf_len_ch1::OUT_CMDFIFO_BUF_LEN_HB_CH1_R","esp32p4::h264_dma::out_fifo_bcnt_ch1::OUT_CMDFIFO_OUTFIFO_BCNT_CH1_R","esp32p4::h264_dma::out_push_bytecnt_ch1::OUT_CMDFIFO_PUSH_BYTECNT_CH1_R","esp32p4::h264_dma::out_xaddr_ch1::OUT_CMDFIFO_XADDR_CH1_R","esp32p4::h264_dma::out_conf0_ch2::OUT_MEM_BURST_LENGTH_CH2_R","esp32p4::h264_dma::outfifo_status_ch2::OUTFIFO_CNT_L2_CH2_R","esp32p4::h264_dma::outfifo_status_ch2::OUTFIFO_CNT_L1_CH2_R","esp32p4::h264_dma::outfifo_status_ch2::OUTFIFO_CNT_L3_CH2_R","esp32p4::h264_dma::out_push_ch2::OUTFIFO_WDATA_CH2_R","esp32p4::h264_dma::out_link_addr_ch2::OUTLINK_ADDR_CH2_R","esp32p4::h264_dma::out_state_ch2::OUTLINK_DSCR_ADDR_CH2_R","esp32p4::h264_dma::out_state_ch2::OUT_DSCR_STATE_CH2_R","esp32p4::h264_dma::out_state_ch2::OUT_STATE_CH2_R","esp32p4::h264_dma::out_eof_des_addr_ch2::OUT_EOF_DES_ADDR_CH2_R","esp32p4::h264_dma::out_dscr_ch2::OUTLINK_DSCR_CH2_R","esp32p4::h264_dma::out_dscr_bf0_ch2::OUTLINK_DSCR_BF0_CH2_R","esp32p4::h264_dma::out_dscr_bf1_ch2::OUTLINK_DSCR_BF1_CH2_R","esp32p4::h264_dma::out_arb_ch2::OUT_ARB_TOKEN_NUM_CH2_R","esp32p4::h264_dma::out_etm_conf_ch2::OUT_DSCR_TASK_MAK_CH2_R","esp32p4::h264_dma::out_buf_len_ch2::OUT_CMDFIFO_BUF_LEN_HB_CH2_R","esp32p4::h264_dma::out_fifo_bcnt_ch2::OUT_CMDFIFO_OUTFIFO_BCNT_CH2_R","esp32p4::h264_dma::out_push_bytecnt_ch2::OUT_CMDFIFO_PUSH_BYTECNT_CH2_R","esp32p4::h264_dma::out_xaddr_ch2::OUT_CMDFIFO_XADDR_CH2_R","esp32p4::h264_dma::out_conf0_ch3::OUT_MEM_BURST_LENGTH_CH3_R","esp32p4::h264_dma::outfifo_status_ch3::OUTFIFO_CNT_L2_CH3_R","esp32p4::h264_dma::outfifo_status_ch3::OUTFIFO_CNT_L1_CH3_R","esp32p4::h264_dma::outfifo_status_ch3::OUTFIFO_CNT_L3_CH3_R","esp32p4::h264_dma::out_push_ch3::OUTFIFO_WDATA_CH3_R","esp32p4::h264_dma::out_link_addr_ch3::OUTLINK_ADDR_CH3_R","esp32p4::h264_dma::out_state_ch3::OUTLINK_DSCR_ADDR_CH3_R","esp32p4::h264_dma::out_state_ch3::OUT_DSCR_STATE_CH3_R","esp32p4::h264_dma::out_state_ch3::OUT_STATE_CH3_R","esp32p4::h264_dma::out_eof_des_addr_ch3::OUT_EOF_DES_ADDR_CH3_R","esp32p4::h264_dma::out_dscr_ch3::OUTLINK_DSCR_CH3_R","esp32p4::h264_dma::out_dscr_bf0_ch3::OUTLINK_DSCR_BF0_CH3_R","esp32p4::h264_dma::out_dscr_bf1_ch3::OUTLINK_DSCR_BF1_CH3_R","esp32p4::h264_dma::out_arb_ch3::OUT_ARB_TOKEN_NUM_CH3_R","esp32p4::h264_dma::out_arb_ch3::EXTER_OUT_ARB_PRIORITY_CH3_R","esp32p4::h264_dma::out_etm_conf_ch3::OUT_DSCR_TASK_MAK_CH3_R","esp32p4::h264_dma::out_buf_len_ch3::OUT_CMDFIFO_BUF_LEN_HB_CH3_R","esp32p4::h264_dma::out_fifo_bcnt_ch3::OUT_CMDFIFO_OUTFIFO_BCNT_CH3_R","esp32p4::h264_dma::out_push_bytecnt_ch3::OUT_CMDFIFO_PUSH_BYTECNT_CH3_R","esp32p4::h264_dma::out_xaddr_ch3::OUT_CMDFIFO_XADDR_CH3_R","esp32p4::h264_dma::out_block_buf_len_ch3::OUT_BLOCK_BUF_LEN_CH3_R","esp32p4::h264_dma::out_conf0_ch4::OUT_MEM_BURST_LENGTH_CH4_R","esp32p4::h264_dma::outfifo_status_ch4::OUTFIFO_CNT_L2_CH4_R","esp32p4::h264_dma::outfifo_status_ch4::OUTFIFO_CNT_L1_CH4_R","esp32p4::h264_dma::outfifo_status_ch4::OUTFIFO_CNT_L3_CH4_R","esp32p4::h264_dma::out_push_ch4::OUTFIFO_WDATA_CH4_R","esp32p4::h264_dma::out_link_addr_ch4::OUTLINK_ADDR_CH4_R","esp32p4::h264_dma::out_state_ch4::OUTLINK_DSCR_ADDR_CH4_R","esp32p4::h264_dma::out_state_ch4::OUT_DSCR_STATE_CH4_R","esp32p4::h264_dma::out_state_ch4::OUT_STATE_CH4_R","esp32p4::h264_dma::out_eof_des_addr_ch4::OUT_EOF_DES_ADDR_CH4_R","esp32p4::h264_dma::out_dscr_ch4::OUTLINK_DSCR_CH4_R","esp32p4::h264_dma::out_dscr_bf0_ch4::OUTLINK_DSCR_BF0_CH4_R","esp32p4::h264_dma::out_dscr_bf1_ch4::OUTLINK_DSCR_BF1_CH4_R","esp32p4::h264_dma::out_arb_ch4::OUT_ARB_TOKEN_NUM_CH4_R","esp32p4::h264_dma::out_arb_ch4::EXTER_OUT_ARB_PRIORITY_CH4_R","esp32p4::h264_dma::out_etm_conf_ch4::OUT_DSCR_TASK_MAK_CH4_R","esp32p4::h264_dma::out_buf_len_ch4::OUT_CMDFIFO_BUF_LEN_HB_CH4_R","esp32p4::h264_dma::out_fifo_bcnt_ch4::OUT_CMDFIFO_OUTFIFO_BCNT_CH4_R","esp32p4::h264_dma::out_push_bytecnt_ch4::OUT_CMDFIFO_PUSH_BYTECNT_CH4_R","esp32p4::h264_dma::out_xaddr_ch4::OUT_CMDFIFO_XADDR_CH4_R","esp32p4::h264_dma::out_block_buf_len_ch4::OUT_BLOCK_BUF_LEN_CH4_R","esp32p4::h264_dma::in_conf0_ch0::IN_MEM_BURST_LENGTH_CH0_R","esp32p4::h264_dma::infifo_status_ch0::INFIFO_CNT_L2_CH0_R","esp32p4::h264_dma::infifo_status_ch0::INFIFO_CNT_L1_CH0_R","esp32p4::h264_dma::infifo_status_ch0::INFIFO_CNT_L3_CH0_R","esp32p4::h264_dma::in_pop_ch0::INFIFO_RDATA_CH0_R","esp32p4::h264_dma::in_link_addr_ch0::INLINK_ADDR_CH0_R","esp32p4::h264_dma::in_state_ch0::INLINK_DSCR_ADDR_CH0_R","esp32p4::h264_dma::in_state_ch0::IN_DSCR_STATE_CH0_R","esp32p4::h264_dma::in_state_ch0::IN_STATE_CH0_R","esp32p4::h264_dma::in_suc_eof_des_addr_ch0::IN_SUC_EOF_DES_ADDR_CH0_R","esp32p4::h264_dma::in_err_eof_des_addr_ch0::IN_ERR_EOF_DES_ADDR_CH0_R","esp32p4::h264_dma::in_dscr_ch0::INLINK_DSCR_CH0_R","esp32p4::h264_dma::in_dscr_bf0_ch0::INLINK_DSCR_BF0_CH0_R","esp32p4::h264_dma::in_dscr_bf1_ch0::INLINK_DSCR_BF1_CH0_R","esp32p4::h264_dma::in_arb_ch0::IN_ARB_TOKEN_NUM_CH0_R","esp32p4::h264_dma::in_arb_ch0::EXTER_IN_ARB_PRIORITY_CH0_R","esp32p4::h264_dma::in_arb_ch0::INTER_IN_ARB_PRIORITY_CH0_R","esp32p4::h264_dma::in_etm_conf_ch0::IN_DSCR_TASK_MAK_CH0_R","esp32p4::h264_dma::in_fifo_cnt_ch0::IN_CMDFIFO_INFIFO_CNT_CH0_R","esp32p4::h264_dma::in_pop_data_cnt_ch0::IN_CMDFIFO_POP_DATA_CNT_CH0_R","esp32p4::h264_dma::in_xaddr_ch0::IN_CMDFIFO_XADDR_CH0_R","esp32p4::h264_dma::in_buf_hb_rcv_ch0::IN_CMDFIFO_BUF_HB_RCV_CH0_R","esp32p4::h264_dma::in_conf0_ch1::IN_MEM_BURST_LENGTH_CH1_R","esp32p4::h264_dma::infifo_status_ch1::INFIFO_CNT_L2_CH1_R","esp32p4::h264_dma::infifo_status_ch1::INFIFO_CNT_L1_CH1_R","esp32p4::h264_dma::infifo_status_ch1::INFIFO_CNT_L3_CH1_R","esp32p4::h264_dma::in_pop_ch1::INFIFO_RDATA_CH1_R","esp32p4::h264_dma::in_link_addr_ch1::INLINK_ADDR_CH1_R","esp32p4::h264_dma::in_state_ch1::INLINK_DSCR_ADDR_CH1_R","esp32p4::h264_dma::in_state_ch1::IN_DSCR_STATE_CH1_R","esp32p4::h264_dma::in_state_ch1::IN_STATE_CH1_R","esp32p4::h264_dma::in_suc_eof_des_addr_ch1::IN_SUC_EOF_DES_ADDR_CH1_R","esp32p4::h264_dma::in_err_eof_des_addr_ch1::IN_ERR_EOF_DES_ADDR_CH1_R","esp32p4::h264_dma::in_dscr_ch1::INLINK_DSCR_CH1_R","esp32p4::h264_dma::in_dscr_bf0_ch1::INLINK_DSCR_BF0_CH1_R","esp32p4::h264_dma::in_dscr_bf1_ch1::INLINK_DSCR_BF1_CH1_R","esp32p4::h264_dma::in_arb_ch1::IN_ARB_TOKEN_NUM_CH1_R","esp32p4::h264_dma::in_arb_ch1::EXTER_IN_ARB_PRIORITY_CH1_R","esp32p4::h264_dma::in_arb_ch1::INTER_IN_ARB_PRIORITY_CH1_R","esp32p4::h264_dma::in_etm_conf_ch1::IN_DSCR_TASK_MAK_CH1_R","esp32p4::h264_dma::in_fifo_cnt_ch1::IN_CMDFIFO_INFIFO_CNT_CH1_R","esp32p4::h264_dma::in_pop_data_cnt_ch1::IN_CMDFIFO_POP_DATA_CNT_CH1_R","esp32p4::h264_dma::in_xaddr_ch1::IN_CMDFIFO_XADDR_CH1_R","esp32p4::h264_dma::in_buf_hb_rcv_ch1::IN_CMDFIFO_BUF_HB_RCV_CH1_R","esp32p4::h264_dma::in_conf0_ch2::IN_MEM_BURST_LENGTH_CH2_R","esp32p4::h264_dma::infifo_status_ch2::INFIFO_CNT_L2_CH2_R","esp32p4::h264_dma::infifo_status_ch2::INFIFO_CNT_L1_CH2_R","esp32p4::h264_dma::infifo_status_ch2::INFIFO_CNT_L3_CH2_R","esp32p4::h264_dma::in_pop_ch2::INFIFO_RDATA_CH2_R","esp32p4::h264_dma::in_link_addr_ch2::INLINK_ADDR_CH2_R","esp32p4::h264_dma::in_state_ch2::INLINK_DSCR_ADDR_CH2_R","esp32p4::h264_dma::in_state_ch2::IN_DSCR_STATE_CH2_R","esp32p4::h264_dma::in_state_ch2::IN_STATE_CH2_R","esp32p4::h264_dma::in_suc_eof_des_addr_ch2::IN_SUC_EOF_DES_ADDR_CH2_R","esp32p4::h264_dma::in_err_eof_des_addr_ch2::IN_ERR_EOF_DES_ADDR_CH2_R","esp32p4::h264_dma::in_dscr_ch2::INLINK_DSCR_CH2_R","esp32p4::h264_dma::in_dscr_bf0_ch2::INLINK_DSCR_BF0_CH2_R","esp32p4::h264_dma::in_dscr_bf1_ch2::INLINK_DSCR_BF1_CH2_R","esp32p4::h264_dma::in_arb_ch2::IN_ARB_TOKEN_NUM_CH2_R","esp32p4::h264_dma::in_arb_ch2::INTER_IN_ARB_PRIORITY_CH2_R","esp32p4::h264_dma::in_etm_conf_ch2::IN_DSCR_TASK_MAK_CH2_R","esp32p4::h264_dma::in_fifo_cnt_ch2::IN_CMDFIFO_INFIFO_CNT_CH2_R","esp32p4::h264_dma::in_pop_data_cnt_ch2::IN_CMDFIFO_POP_DATA_CNT_CH2_R","esp32p4::h264_dma::in_xaddr_ch2::IN_CMDFIFO_XADDR_CH2_R","esp32p4::h264_dma::in_buf_hb_rcv_ch2::IN_CMDFIFO_BUF_HB_RCV_CH2_R","esp32p4::h264_dma::in_conf0_ch3::IN_MEM_BURST_LENGTH_CH3_R","esp32p4::h264_dma::infifo_status_ch3::INFIFO_CNT_L2_CH3_R","esp32p4::h264_dma::infifo_status_ch3::INFIFO_CNT_L1_CH3_R","esp32p4::h264_dma::infifo_status_ch3::INFIFO_CNT_L3_CH3_R","esp32p4::h264_dma::in_pop_ch3::INFIFO_RDATA_CH3_R","esp32p4::h264_dma::in_link_addr_ch3::INLINK_ADDR_CH3_R","esp32p4::h264_dma::in_state_ch3::INLINK_DSCR_ADDR_CH3_R","esp32p4::h264_dma::in_state_ch3::IN_DSCR_STATE_CH3_R","esp32p4::h264_dma::in_state_ch3::IN_STATE_CH3_R","esp32p4::h264_dma::in_suc_eof_des_addr_ch3::IN_SUC_EOF_DES_ADDR_CH3_R","esp32p4::h264_dma::in_err_eof_des_addr_ch3::IN_ERR_EOF_DES_ADDR_CH3_R","esp32p4::h264_dma::in_dscr_ch3::INLINK_DSCR_CH3_R","esp32p4::h264_dma::in_dscr_bf0_ch3::INLINK_DSCR_BF0_CH3_R","esp32p4::h264_dma::in_dscr_bf1_ch3::INLINK_DSCR_BF1_CH3_R","esp32p4::h264_dma::in_arb_ch3::IN_ARB_TOKEN_NUM_CH3_R","esp32p4::h264_dma::in_arb_ch3::INTER_IN_ARB_PRIORITY_CH3_R","esp32p4::h264_dma::in_etm_conf_ch3::IN_DSCR_TASK_MAK_CH3_R","esp32p4::h264_dma::in_fifo_cnt_ch3::IN_CMDFIFO_INFIFO_CNT_CH3_R","esp32p4::h264_dma::in_pop_data_cnt_ch3::IN_CMDFIFO_POP_DATA_CNT_CH3_R","esp32p4::h264_dma::in_xaddr_ch3::IN_CMDFIFO_XADDR_CH3_R","esp32p4::h264_dma::in_buf_hb_rcv_ch3::IN_CMDFIFO_BUF_HB_RCV_CH3_R","esp32p4::h264_dma::in_conf0_ch4::IN_MEM_BURST_LENGTH_CH4_R","esp32p4::h264_dma::infifo_status_ch4::INFIFO_CNT_L2_CH4_R","esp32p4::h264_dma::infifo_status_ch4::INFIFO_CNT_L1_CH4_R","esp32p4::h264_dma::infifo_status_ch4::INFIFO_CNT_L3_CH4_R","esp32p4::h264_dma::in_pop_ch4::INFIFO_RDATA_CH4_R","esp32p4::h264_dma::in_link_addr_ch4::INLINK_ADDR_CH4_R","esp32p4::h264_dma::in_state_ch4::INLINK_DSCR_ADDR_CH4_R","esp32p4::h264_dma::in_state_ch4::IN_DSCR_STATE_CH4_R","esp32p4::h264_dma::in_state_ch4::IN_STATE_CH4_R","esp32p4::h264_dma::in_suc_eof_des_addr_ch4::IN_SUC_EOF_DES_ADDR_CH4_R","esp32p4::h264_dma::in_err_eof_des_addr_ch4::IN_ERR_EOF_DES_ADDR_CH4_R","esp32p4::h264_dma::in_dscr_ch4::INLINK_DSCR_CH4_R","esp32p4::h264_dma::in_dscr_bf0_ch4::INLINK_DSCR_BF0_CH4_R","esp32p4::h264_dma::in_dscr_bf1_ch4::INLINK_DSCR_BF1_CH4_R","esp32p4::h264_dma::in_arb_ch4::IN_ARB_TOKEN_NUM_CH4_R","esp32p4::h264_dma::in_arb_ch4::EXTER_IN_ARB_PRIORITY_CH4_R","esp32p4::h264_dma::in_arb_ch4::INTER_IN_ARB_PRIORITY_CH4_R","esp32p4::h264_dma::in_etm_conf_ch4::IN_DSCR_TASK_MAK_CH4_R","esp32p4::h264_dma::in_fifo_cnt_ch4::IN_CMDFIFO_INFIFO_CNT_CH4_R","esp32p4::h264_dma::in_pop_data_cnt_ch4::IN_CMDFIFO_POP_DATA_CNT_CH4_R","esp32p4::h264_dma::in_xaddr_ch4::IN_CMDFIFO_XADDR_CH4_R","esp32p4::h264_dma::in_buf_hb_rcv_ch4::IN_CMDFIFO_BUF_HB_RCV_CH4_R","esp32p4::h264_dma::in_conf0_ch5::IN_MEM_BURST_LENGTH_CH5_R","esp32p4::h264_dma::in_conf1_ch5::BLOCK_START_ADDR_CH5_R","esp32p4::h264_dma::in_conf2_ch5::BLOCK_ROW_LENGTH_12LINE_CH5_R","esp32p4::h264_dma::in_conf2_ch5::BLOCK_ROW_LENGTH_4LINE_CH5_R","esp32p4::h264_dma::in_conf3_ch5::BLOCK_LENGTH_12LINE_CH5_R","esp32p4::h264_dma::in_conf3_ch5::BLOCK_LENGTH_4LINE_CH5_R","esp32p4::h264_dma::infifo_status_ch5::INFIFO_CNT_L1_CH5_R","esp32p4::h264_dma::in_pop_ch5::INFIFO_RDATA_CH5_R","esp32p4::h264_dma::in_state_ch5::IN_STATE_CH5_R","esp32p4::h264_dma::in_arb_ch5::IN_ARB_TOKEN_NUM_CH5_R","esp32p4::h264_dma::in_arb_ch5::INTER_IN_ARB_PRIORITY_CH5_R","esp32p4::h264_dma::in_fifo_cnt_ch5::IN_CMDFIFO_INFIFO_CNT_CH5_R","esp32p4::h264_dma::in_pop_data_cnt_ch5::IN_CMDFIFO_POP_DATA_CNT_CH5_R","esp32p4::h264_dma::in_xaddr_ch5::IN_CMDFIFO_XADDR_CH5_R","esp32p4::h264_dma::in_buf_hb_rcv_ch5::IN_CMDFIFO_BUF_HB_RCV_CH5_R","esp32p4::h264_dma::inter_axi_err::INTER_RID_ERR_CNT_R","esp32p4::h264_dma::inter_axi_err::INTER_RRESP_ERR_CNT_R","esp32p4::h264_dma::inter_axi_err::INTER_WRESP_ERR_CNT_R","esp32p4::h264_dma::inter_axi_err::INTER_RD_FIFO_CNT_R","esp32p4::h264_dma::inter_axi_err::INTER_RD_BAK_FIFO_CNT_R","esp32p4::h264_dma::inter_axi_err::INTER_WR_FIFO_CNT_R","esp32p4::h264_dma::inter_axi_err::INTER_WR_BAK_FIFO_CNT_R","esp32p4::h264_dma::exter_axi_err::EXTER_RID_ERR_CNT_R","esp32p4::h264_dma::exter_axi_err::EXTER_RRESP_ERR_CNT_R","esp32p4::h264_dma::exter_axi_err::EXTER_WRESP_ERR_CNT_R","esp32p4::h264_dma::exter_axi_err::EXTER_RD_FIFO_CNT_R","esp32p4::h264_dma::exter_axi_err::EXTER_RD_BAK_FIFO_CNT_R","esp32p4::h264_dma::exter_axi_err::EXTER_WR_FIFO_CNT_R","esp32p4::h264_dma::exter_axi_err::EXTER_WR_BAK_FIFO_CNT_R","esp32p4::h264_dma::inter_mem_start_addr0::ACCESS_INTER_MEM_START_ADDR0_R","esp32p4::h264_dma::inter_mem_end_addr0::ACCESS_INTER_MEM_END_ADDR0_R","esp32p4::h264_dma::inter_mem_start_addr1::ACCESS_INTER_MEM_START_ADDR1_R","esp32p4::h264_dma::inter_mem_end_addr1::ACCESS_INTER_MEM_END_ADDR1_R","esp32p4::h264_dma::exter_mem_start_addr0::ACCESS_EXTER_MEM_START_ADDR0_R","esp32p4::h264_dma::exter_mem_end_addr0::ACCESS_EXTER_MEM_END_ADDR0_R","esp32p4::h264_dma::exter_mem_start_addr1::ACCESS_EXTER_MEM_START_ADDR1_R","esp32p4::h264_dma::exter_mem_end_addr1::ACCESS_EXTER_MEM_END_ADDR1_R","esp32p4::h264_dma::out_arb_config::OUT_ARB_TIMEOUT_NUM_R","esp32p4::h264_dma::in_arb_config::IN_ARB_TIMEOUT_NUM_R","esp32p4::h264_dma::date::DATE_R","esp32p4::h264_dma::rx_ch0_counter::RX_CH0_CNT_R","esp32p4::h264_dma::rx_ch1_counter::RX_CH1_CNT_R","esp32p4::h264_dma::rx_ch2_counter::RX_CH2_CNT_R","esp32p4::h264_dma::rx_ch5_counter::RX_CH5_CNT_R","esp32p4::hmac::date::DATE_R","esp32p4::hp_sys::ver_date::REG_VER_DATE_R","esp32p4::hp_sys::tcm_ram_wrr_config::REG_TCM_RAM_IBUS0_WT_R","esp32p4::hp_sys::tcm_ram_wrr_config::REG_TCM_RAM_IBUS1_WT_R","esp32p4::hp_sys::tcm_ram_wrr_config::REG_TCM_RAM_IBUS2_WT_R","esp32p4::hp_sys::tcm_ram_wrr_config::REG_TCM_RAM_IBUS3_WT_R","esp32p4::hp_sys::tcm_ram_wrr_config::REG_TCM_RAM_DBUS0_WT_R","esp32p4::hp_sys::tcm_ram_wrr_config::REG_TCM_RAM_DBUS1_WT_R","esp32p4::hp_sys::tcm_ram_wrr_config::REG_TCM_RAM_DBUS2_WT_R","esp32p4::hp_sys::tcm_ram_wrr_config::REG_TCM_RAM_DBUS3_WT_R","esp32p4::hp_sys::tcm_ram_wrr_config::REG_TCM_RAM_DMA_WT_R","esp32p4::hp_sys::probea_ctrl::REG_PROBE_A_MOD_SEL_R","esp32p4::hp_sys::probea_ctrl::REG_PROBE_A_TOP_SEL_R","esp32p4::hp_sys::probea_ctrl::REG_PROBE_L_SEL_R","esp32p4::hp_sys::probea_ctrl::REG_PROBE_H_SEL_R","esp32p4::hp_sys::probeb_ctrl::REG_PROBE_B_MOD_SEL_R","esp32p4::hp_sys::probeb_ctrl::REG_PROBE_B_TOP_SEL_R","esp32p4::hp_sys::probe_out::REG_PROBE_TOP_OUT_R","esp32p4::hp_sys::gpio_o_hold_ctrl0::REG_GPIO_0_HOLD_LOW_R","esp32p4::hp_sys::gpio_o_hold_ctrl1::REG_GPIO_0_HOLD_HIGH_R","esp32p4::hp_sys::l2_mem_subsize::REG_L2_MEM_SUB_BLKSIZE_R","esp32p4::hp_sys::l2_mem_int_record0::REG_L2_MEM_EXCEED_ADDR_INT_ADDR_R","esp32p4::hp_sys::l2_mem_int_record0::REG_L2_MEM_EXCEED_ADDR_INT_MASTER_R","esp32p4::hp_sys::l2_mem_int_record1::REG_L2_MEM_ECC_ERR_INT_ADDR_R","esp32p4::hp_sys::l2_mem_int_record1::REG_L2_MEM_ECC_ERR_BIT_R","esp32p4::hp_sys::l1cache_bus0_id::REG_L1_CACHE_BUS0_ID_R","esp32p4::hp_sys::l1cache_bus1_id::REG_L1_CACHE_BUS1_ID_R","esp32p4::hp_sys::l2_mem_rdn_eco_low::REG_L2_MEM_RDN_ECO_LOW_R","esp32p4::hp_sys::l2_mem_rdn_eco_high::REG_L2_MEM_RDN_ECO_HIGH_R","esp32p4::hp_sys::tcm_rdn_eco_low::REG_HP_TCM_RDN_ECO_LOW_R","esp32p4::hp_sys::tcm_rdn_eco_high::REG_HP_TCM_RDN_ECO_HIGH_R","esp32p4::hp_sys::gpio_ded_hold_ctrl::REG_GPIO_DED_HOLD_R","esp32p4::hp_sys::tcm_parity_int_record::TCM_PARITY_ERR_INT_ADDR_R","esp32p4::hp_sys::l1_cache_pwr_ctrl::REG_L1_CACHE_MEM_FO_R","esp32p4::hp_sys::l2_cache_pwr_ctrl::REG_L2_CACHE_MEM_FO_R","esp32p4::hp_sys::cpu_waiti_conf::CPU_WAITI_DELAY_NUM_R","esp32p4::hp_sys::core_ahb_timeout::THRES_R","esp32p4::hp_sys::core_ibus_timeout::THRES_R","esp32p4::hp_sys::core_dbus_timeout::THRES_R","esp32p4::hp_sys::bitscrambler_peri_sel::BITSCRAMBLER_PERI_RX_SEL_R","esp32p4::hp_sys::bitscrambler_peri_sel::BITSCRAMBLER_PERI_TX_SEL_R","esp32p4::hp_sys::gdma_ctrl::DEBUG_CH_NUM_R","esp32p4::hp_sys::gmac_ctrl0::PHY_INTF_SEL_R","esp32p4::hp_sys::gmac_ctrl1::PTP_TIMESTAMP_L_R","esp32p4::hp_sys::gmac_ctrl2::PTP_TIMESTAMP_H_R","esp32p4::hp_sys::usbotg20_ctrl::USB_MEM_AUX_CTRL_R","esp32p4::hp_sys::design_for_verification0::DFV0_R","esp32p4::hp_sys::design_for_verification1::DFV1_R","esp32p4::hp_sys::core_err_resp_dis::CORE_ERR_RESP_DIS_R","esp32p4::hp_sys::gpio_o_hys_ctrl0::REG_GPIO_0_HYS_LOW_R","esp32p4::hp_sys::gpio_o_hys_ctrl1::REG_GPIO_0_HYS_HIGH_R","esp32p4::hp_sys::rng_cfg::RNG_CHAIN_CLK_DIV_NUM_R","esp32p4::hp_sys::rng_cfg::RNG_SAMPLE_CNT_R","esp32p4::hp_sys_clkrst::root_clk_ctrl0::CPUICM_DELAY_NUM_R","esp32p4::hp_sys_clkrst::root_clk_ctrl0::CPU_CLK_DIV_NUM_R","esp32p4::hp_sys_clkrst::root_clk_ctrl0::CPU_CLK_DIV_NUMERATOR_R","esp32p4::hp_sys_clkrst::root_clk_ctrl0::CPU_CLK_DIV_DENOMINATOR_R","esp32p4::hp_sys_clkrst::root_clk_ctrl1::MEM_CLK_DIV_NUM_R","esp32p4::hp_sys_clkrst::root_clk_ctrl1::MEM_CLK_DIV_NUMERATOR_R","esp32p4::hp_sys_clkrst::root_clk_ctrl1::MEM_CLK_DIV_DENOMINATOR_R","esp32p4::hp_sys_clkrst::root_clk_ctrl1::SYS_CLK_DIV_NUM_R","esp32p4::hp_sys_clkrst::root_clk_ctrl2::SYS_CLK_DIV_NUMERATOR_R","esp32p4::hp_sys_clkrst::root_clk_ctrl2::SYS_CLK_DIV_DENOMINATOR_R","esp32p4::hp_sys_clkrst::root_clk_ctrl2::APB_CLK_DIV_NUM_R","esp32p4::hp_sys_clkrst::root_clk_ctrl2::APB_CLK_DIV_NUMERATOR_R","esp32p4::hp_sys_clkrst::root_clk_ctrl3::APB_CLK_DIV_DENOMINATOR_R","esp32p4::hp_sys_clkrst::ref_clk_ctrl0::REF_50M_CLK_DIV_NUM_R","esp32p4::hp_sys_clkrst::ref_clk_ctrl0::REF_25M_CLK_DIV_NUM_R","esp32p4::hp_sys_clkrst::ref_clk_ctrl0::REF_240M_CLK_DIV_NUM_R","esp32p4::hp_sys_clkrst::ref_clk_ctrl0::REF_160M_CLK_DIV_NUM_R","esp32p4::hp_sys_clkrst::ref_clk_ctrl1::REF_120M_CLK_DIV_NUM_R","esp32p4::hp_sys_clkrst::ref_clk_ctrl1::REF_80M_CLK_DIV_NUM_R","esp32p4::hp_sys_clkrst::ref_clk_ctrl1::REF_20M_CLK_DIV_NUM_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl00::FLASH_CLK_SRC_SEL_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl00::FLASH_CORE_CLK_DIV_NUM_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl00::PSRAM_CLK_SRC_SEL_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl00::PSRAM_CORE_CLK_DIV_NUM_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl00::EMAC_RMII_CLK_SRC_SEL_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl01::EMAC_RX_CLK_DIV_NUM_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl01::EMAC_TX_CLK_DIV_NUM_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl02::SDIO_LS_CLK_DIV_NUM_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl02::SDIO_LS_CLK_EDGE_L_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl02::SDIO_LS_CLK_EDGE_H_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl02::SDIO_LS_CLK_EDGE_N_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl02::SDIO_LS_SLF_CLK_EDGE_SEL_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl02::SDIO_LS_DRV_CLK_EDGE_SEL_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl02::SDIO_LS_SAM_CLK_EDGE_SEL_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl02::MIPI_DSI_DPHY_CLK_SRC_SEL_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl03::MIPI_CSI_DPHY_CLK_SRC_SEL_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl03::MIPI_DSI_DPICLK_SRC_SEL_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl03::MIPI_DSI_DPICLK_DIV_NUM_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl10::I2C0_CLK_DIV_NUM_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl10::I2C0_CLK_DIV_NUMERATOR_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl10::I2C0_CLK_DIV_DENOMINATOR_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl11::I2C1_CLK_DIV_NUM_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl11::I2C1_CLK_DIV_NUMERATOR_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl11::I2C1_CLK_DIV_DENOMINATOR_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl11::I2S0_RX_CLK_SRC_SEL_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl12::I2S0_RX_DIV_N_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl12::I2S0_RX_DIV_X_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl12::I2S0_RX_DIV_Y_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl13::I2S0_RX_DIV_Z_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl13::I2S0_TX_CLK_SRC_SEL_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl13::I2S0_TX_DIV_N_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl13::I2S0_TX_DIV_X_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl14::I2S0_TX_DIV_Y_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl14::I2S0_TX_DIV_Z_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl14::I2S1_RX_CLK_SRC_SEL_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl14::I2S1_RX_DIV_N_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl15::I2S1_RX_DIV_X_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl15::I2S1_RX_DIV_Y_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl15::I2S1_RX_DIV_Z_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl15::I2S1_TX_CLK_SRC_SEL_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl16::I2S1_TX_DIV_N_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl16::I2S1_TX_DIV_X_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl16::I2S1_TX_DIV_Y_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl17::I2S1_TX_DIV_Z_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl17::I2S2_RX_CLK_SRC_SEL_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl17::I2S2_RX_DIV_N_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl17::I2S2_RX_DIV_X_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl18::I2S2_RX_DIV_Y_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl18::I2S2_RX_DIV_Z_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl18::I2S2_TX_CLK_SRC_SEL_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl18::I2S2_TX_DIV_N_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl19::I2S2_TX_DIV_X_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl19::I2S2_TX_DIV_Y_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl19::I2S2_TX_DIV_Z_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl19::LCD_CLK_SRC_SEL_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl110::LCD_CLK_DIV_NUM_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl110::LCD_CLK_DIV_NUMERATOR_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl110::LCD_CLK_DIV_DENOMINATOR_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl110::UART0_CLK_SRC_SEL_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl111::UART0_SCLK_DIV_NUM_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl111::UART0_SCLK_DIV_NUMERATOR_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl111::UART0_SCLK_DIV_DENOMINATOR_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl111::UART1_CLK_SRC_SEL_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl112::UART1_SCLK_DIV_NUM_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl112::UART1_SCLK_DIV_NUMERATOR_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl112::UART1_SCLK_DIV_DENOMINATOR_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl112::UART2_CLK_SRC_SEL_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl113::UART2_SCLK_DIV_NUM_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl113::UART2_SCLK_DIV_NUMERATOR_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl113::UART2_SCLK_DIV_DENOMINATOR_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl113::UART3_CLK_SRC_SEL_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl114::UART3_SCLK_DIV_NUM_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl114::UART3_SCLK_DIV_NUMERATOR_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl114::UART3_SCLK_DIV_DENOMINATOR_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl114::UART4_CLK_SRC_SEL_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl115::UART4_SCLK_DIV_NUM_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl115::UART4_SCLK_DIV_NUMERATOR_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl115::UART4_SCLK_DIV_DENOMINATOR_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl116::GPSPI2_CLK_SRC_SEL_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl116::GPSPI2_HS_CLK_DIV_NUM_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl116::GPSPI2_MST_CLK_DIV_NUM_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl116::GPSPI3_CLK_SRC_SEL_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl117::GPSPI3_HS_CLK_DIV_NUM_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl117::GPSPI3_MST_CLK_DIV_NUM_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl117::PARLIO_RX_CLK_SRC_SEL_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl117::PARLIO_RX_CLK_DIV_NUM_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl118::PARLIO_RX_CLK_DIV_NUMERATOR_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl118::PARLIO_RX_CLK_DIV_DENOMINATOR_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl118::PARLIO_TX_CLK_SRC_SEL_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl118::PARLIO_TX_CLK_DIV_NUM_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl119::PARLIO_TX_CLK_DIV_NUMERATOR_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl119::PARLIO_TX_CLK_DIV_DENOMINATOR_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl119::I3C_MST_CLK_SRC_SEL_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl119::I3C_MST_CLK_DIV_NUM_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl119::CAM_CLK_SRC_SEL_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl120::CAM_CLK_DIV_NUM_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl120::CAM_CLK_DIV_NUMERATOR_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl120::CAM_CLK_DIV_DENOMINATOR_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl20::MCPWM0_CLK_SRC_SEL_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl20::MCPWM0_CLK_DIV_NUM_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl20::MCPWM1_CLK_SRC_SEL_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl20::MCPWM1_CLK_DIV_NUM_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl20::TIMERGRP0_T0_SRC_SEL_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl20::TIMERGRP0_T1_SRC_SEL_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl20::TIMERGRP0_WDT_SRC_SEL_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl21::TIMERGRP0_TGRT_CLK_SRC_SEL_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl21::TIMERGRP0_TGRT_CLK_DIV_NUM_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl21::TIMERGRP1_T0_SRC_SEL_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl21::TIMERGRP1_T1_SRC_SEL_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl21::TIMERGRP1_WDT_SRC_SEL_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl22::LEDC_CLK_SRC_SEL_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl22::RMT_CLK_SRC_SEL_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl22::RMT_CLK_DIV_NUM_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl22::RMT_CLK_DIV_NUMERATOR_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl22::RMT_CLK_DIV_DENOMINATOR_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl22::ADC_CLK_SRC_SEL_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl23::ADC_CLK_DIV_NUM_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl23::ADC_CLK_DIV_NUMERATOR_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl23::ADC_CLK_DIV_DENOMINATOR_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl24::ADC_SAR1_CLK_DIV_NUM_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl24::ADC_SAR2_CLK_DIV_NUM_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl24::PVT_CLK_DIV_NUM_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl25::PVT_PERI_GROUP_CLK_DIV_NUM_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl25::CRYPTO_CLK_SRC_SEL_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl25::ISP_CLK_SRC_SEL_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl26::ISP_CLK_DIV_NUM_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl26::IOMUX_CLK_DIV_NUM_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl26::H264_CLK_DIV_NUM_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl27::PADBIST_RX_CLK_DIV_NUM_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl27::PADBIST_TX_CLK_DIV_NUM_R","esp32p4::hp_sys_clkrst::dpa_ctrl0::SEC_DPA_LEVEL_R","esp32p4::hp_sys_clkrst::hpwdt_core0_rst_ctrl0::HPCORE0_STALL_WAIT_NUM_R","esp32p4::hp_sys_clkrst::hpwdt_core0_rst_ctrl0::WDT_HPCORE0_RST_LEN_R","esp32p4::hp_sys_clkrst::hpwdt_core1_rst_ctrl0::HPCORE1_STALL_WAIT_NUM_R","esp32p4::hp_sys_clkrst::hpwdt_core1_rst_ctrl0::WDT_HPCORE1_RST_LEN_R","esp32p4::hp_sys_clkrst::cpu_src_freq0::CPU_SRC_FREQ_R","esp32p4::hp_sys_clkrst::cpu_clk_status0::CPU_DIV_NUM_CUR_R","esp32p4::hp_sys_clkrst::cpu_clk_status0::CPU_DIV_NUMERATOR_CUR_R","esp32p4::hp_sys_clkrst::cpu_clk_status0::CPU_DIV_DENOMINATOR_CUR_R","esp32p4::hp_sys_clkrst::dbg_clk_ctrl0::DBG_CH0_SEL_R","esp32p4::hp_sys_clkrst::dbg_clk_ctrl0::DBG_CH1_SEL_R","esp32p4::hp_sys_clkrst::dbg_clk_ctrl0::DBG_CH2_SEL_R","esp32p4::hp_sys_clkrst::dbg_clk_ctrl0::DBG_CH0_DIV_NUM_R","esp32p4::hp_sys_clkrst::dbg_clk_ctrl1::DBG_CH1_DIV_NUM_R","esp32p4::hp_sys_clkrst::dbg_clk_ctrl1::DBG_CH2_DIV_NUM_R","esp32p4::lp_huk::state::STATE_R","esp32p4::lp_huk::status::STATUS_R","esp32p4::lp_huk::status::RISK_LEVEL_R","esp32p4::lp_huk::date::DATE_R","esp32p4::i2c0::scl_low_period::SCL_LOW_PERIOD_R","esp32p4::i2c0::sr::RXFIFO_CNT_R","esp32p4::i2c0::sr::STRETCH_CAUSE_R","esp32p4::i2c0::sr::TXFIFO_CNT_R","esp32p4::i2c0::sr::SCL_MAIN_STATE_LAST_R","esp32p4::i2c0::sr::SCL_STATE_LAST_R","esp32p4::i2c0::to::TIME_OUT_VALUE_R","esp32p4::i2c0::slave_addr::SLAVE_ADDR_R","esp32p4::i2c0::fifo_st::RXFIFO_RADDR_R","esp32p4::i2c0::fifo_st::RXFIFO_WADDR_R","esp32p4::i2c0::fifo_st::TXFIFO_RADDR_R","esp32p4::i2c0::fifo_st::TXFIFO_WADDR_R","esp32p4::i2c0::fifo_st::SLAVE_RW_POINT_R","esp32p4::i2c0::fifo_conf::RXFIFO_WM_THRHD_R","esp32p4::i2c0::fifo_conf::TXFIFO_WM_THRHD_R","esp32p4::i2c0::data::FIFO_RDATA_R","esp32p4::i2c0::sda_hold::TIME_R","esp32p4::i2c0::sda_sample::TIME_R","esp32p4::i2c0::scl_high_period::SCL_HIGH_PERIOD_R","esp32p4::i2c0::scl_high_period::SCL_WAIT_HIGH_PERIOD_R","esp32p4::i2c0::scl_start_hold::TIME_R","esp32p4::i2c0::scl_rstart_setup::TIME_R","esp32p4::i2c0::scl_stop_hold::TIME_R","esp32p4::i2c0::scl_stop_setup::TIME_R","esp32p4::i2c0::filter_cfg::SCL_FILTER_THRES_R","esp32p4::i2c0::filter_cfg::SDA_FILTER_THRES_R","esp32p4::i2c0::clk_conf::SCLK_DIV_NUM_R","esp32p4::i2c0::clk_conf::SCLK_DIV_A_R","esp32p4::i2c0::clk_conf::SCLK_DIV_B_R","esp32p4::i2c0::comd0::COMMAND0_R","esp32p4::i2c0::comd1::COMMAND1_R","esp32p4::i2c0::comd2::COMMAND2_R","esp32p4::i2c0::comd3::COMMAND3_R","esp32p4::i2c0::comd4::COMMAND4_R","esp32p4::i2c0::comd5::COMMAND5_R","esp32p4::i2c0::comd6::COMMAND6_R","esp32p4::i2c0::comd7::COMMAND7_R","esp32p4::i2c0::scl_st_time_out::SCL_ST_TO_I2C_R","esp32p4::i2c0::scl_main_st_time_out::SCL_MAIN_ST_TO_I2C_R","esp32p4::i2c0::scl_sp_conf::SCL_RST_SLV_NUM_R","esp32p4::i2c0::scl_stretch_conf::STRETCH_PROTECT_NUM_R","esp32p4::i2c0::date::DATE_R","esp32p4::i2c0::txfifo_start_addr::TXFIFO_START_ADDR_R","esp32p4::i2c0::rxfifo_start_addr::RXFIFO_START_ADDR_R","esp32p4::i2s0::rx_conf::RX_STOP_MODE_R","esp32p4::i2s0::rx_conf::RX_PCM_CONF_R","esp32p4::i2s0::rx_conf::RX_BCK_DIV_NUM_R","esp32p4::i2s0::tx_conf::TX_PCM_CONF_R","esp32p4::i2s0::tx_conf::TX_BCK_DIV_NUM_R","esp32p4::i2s0::tx_conf::TX_CHAN_MOD_R","esp32p4::i2s0::rx_conf1::RX_TDM_WS_WIDTH_R","esp32p4::i2s0::rx_conf1::RX_BITS_MOD_R","esp32p4::i2s0::rx_conf1::RX_HALF_SAMPLE_BITS_R","esp32p4::i2s0::rx_conf1::RX_TDM_CHAN_BITS_R","esp32p4::i2s0::tx_conf1::TX_TDM_WS_WIDTH_R","esp32p4::i2s0::tx_conf1::TX_BITS_MOD_R","esp32p4::i2s0::tx_conf1::TX_HALF_SAMPLE_BITS_R","esp32p4::i2s0::tx_conf1::TX_TDM_CHAN_BITS_R","esp32p4::i2s0::tx_pcm2pdm_conf::TX_PDM_SINC_OSR2_R","esp32p4::i2s0::tx_pcm2pdm_conf::TX_PDM_PRESCALE_R","esp32p4::i2s0::tx_pcm2pdm_conf::TX_PDM_HP_IN_SHIFT_R","esp32p4::i2s0::tx_pcm2pdm_conf::TX_PDM_LP_IN_SHIFT_R","esp32p4::i2s0::tx_pcm2pdm_conf::TX_PDM_SINC_IN_SHIFT_R","esp32p4::i2s0::tx_pcm2pdm_conf::TX_PDM_SIGMADELTA_IN_SHIFT_R","esp32p4::i2s0::tx_pcm2pdm_conf1::TX_PDM_FP_R","esp32p4::i2s0::tx_pcm2pdm_conf1::TX_PDM_FS_R","esp32p4::i2s0::tx_pcm2pdm_conf1::TX_IIR_HP_MULT12_5_R","esp32p4::i2s0::tx_pcm2pdm_conf1::TX_IIR_HP_MULT12_0_R","esp32p4::i2s0::rx_pdm2pcm_conf::RX_PDM2PCM_AMPLIFY_NUM_R","esp32p4::i2s0::rx_pdm2pcm_conf::RX_IIR_HP_MULT12_5_R","esp32p4::i2s0::rx_pdm2pcm_conf::RX_IIR_HP_MULT12_0_R","esp32p4::i2s0::rx_tdm_ctrl::RX_TDM_TOT_CHAN_NUM_R","esp32p4::i2s0::tx_tdm_ctrl::TX_TDM_TOT_CHAN_NUM_R","esp32p4::i2s0::rx_timing::RX_SD_IN_DM_R","esp32p4::i2s0::rx_timing::RX_SD1_IN_DM_R","esp32p4::i2s0::rx_timing::RX_SD2_IN_DM_R","esp32p4::i2s0::rx_timing::RX_SD3_IN_DM_R","esp32p4::i2s0::rx_timing::RX_WS_OUT_DM_R","esp32p4::i2s0::rx_timing::RX_BCK_OUT_DM_R","esp32p4::i2s0::rx_timing::RX_WS_IN_DM_R","esp32p4::i2s0::rx_timing::RX_BCK_IN_DM_R","esp32p4::i2s0::tx_timing::TX_SD_OUT_DM_R","esp32p4::i2s0::tx_timing::TX_SD1_OUT_DM_R","esp32p4::i2s0::tx_timing::TX_WS_OUT_DM_R","esp32p4::i2s0::tx_timing::TX_BCK_OUT_DM_R","esp32p4::i2s0::tx_timing::TX_WS_IN_DM_R","esp32p4::i2s0::tx_timing::TX_BCK_IN_DM_R","esp32p4::i2s0::lc_hung_conf::LC_FIFO_TIMEOUT_R","esp32p4::i2s0::lc_hung_conf::LC_FIFO_TIMEOUT_SHIFT_R","esp32p4::i2s0::rxeof_num::RX_EOF_NUM_R","esp32p4::i2s0::conf_sigle_data::SINGLE_DATA_R","esp32p4::i2s0::etm_conf::ETM_TX_SEND_WORD_NUM_R","esp32p4::i2s0::etm_conf::ETM_RX_RECEIVE_WORD_NUM_R","esp32p4::i2s0::fifo_cnt::TX_FIFO_CNT_R","esp32p4::i2s0::bck_cnt::TX_BCK_CNT_R","esp32p4::i2s0::date::DATE_R","esp32p4::i3c_mst::buffer_thld_ctrl::REG_CMD_BUF_EMPTY_THLD_R","esp32p4::i3c_mst::buffer_thld_ctrl::REG_RESP_BUF_THLD_R","esp32p4::i3c_mst::buffer_thld_ctrl::REG_IBI_DATA_BUF_THLD_R","esp32p4::i3c_mst::buffer_thld_ctrl::REG_IBI_STATUS_BUF_THLD_R","esp32p4::i3c_mst::data_buffer_thld_ctrl::REG_TX_DATA_BUF_THLD_R","esp32p4::i3c_mst::data_buffer_thld_ctrl::REG_RX_DATA_BUF_THLD_R","esp32p4::i3c_mst::ibi_sir_req_payload::REG_SIR_REQ_PAYLOAD_R","esp32p4::i3c_mst::ibi_sir_req_reject::REG_SIR_REQ_REJECT_R","esp32p4::i3c_mst::buffer_status_level::CMD_BUF_EMPTY_CNT_R","esp32p4::i3c_mst::buffer_status_level::RESP_BUF_CNT_R","esp32p4::i3c_mst::buffer_status_level::IBI_DATA_BUF_CNT_R","esp32p4::i3c_mst::buffer_status_level::IBI_STATUS_BUF_CNT_R","esp32p4::i3c_mst::data_buffer_status_level::TX_DATA_BUF_EMPTY_CNT_R","esp32p4::i3c_mst::data_buffer_status_level::RX_DATA_BUF_CNT_R","esp32p4::i3c_mst::present_state0::CMD_TID_R","esp32p4::i3c_mst::present_state0::SCL_GEN_FSM_STATE_R","esp32p4::i3c_mst::present_state0::IBI_EV_HANDLE_FSM_STATE_R","esp32p4::i3c_mst::present_state0::I2C_MODE_FSM_STATE_R","esp32p4::i3c_mst::present_state0::SDR_MODE_FSM_STATE_R","esp32p4::i3c_mst::present_state0::DAA_MODE_FSM_STATE_R","esp32p4::i3c_mst::present_state0::MAIN_FSM_STATE_R","esp32p4::i3c_mst::present_state1::DATA_BYTE_CNT_R","esp32p4::i3c_mst::device_table::REG_DCT_DAA_INIT_INDEX_R","esp32p4::i3c_mst::device_table::REG_DAT_DAA_INIT_INDEX_R","esp32p4::i3c_mst::device_table::PRESENT_DCT_INDEX_R","esp32p4::i3c_mst::device_table::PRESENT_DAT_INDEX_R","esp32p4::i3c_mst::time_out_value::REG_RESP_BUF_TO_VALUE_R","esp32p4::i3c_mst::time_out_value::REG_IBI_DATA_BUF_TO_VALUE_R","esp32p4::i3c_mst::time_out_value::REG_IBI_STATUS_BUF_TO_VALUE_R","esp32p4::i3c_mst::time_out_value::REG_RX_DATA_BUF_TO_VALUE_R","esp32p4::i3c_mst::scl_i3c_mst_od_time::REG_I3C_MST_OD_LOW_PERIOD_R","esp32p4::i3c_mst::scl_i3c_mst_od_time::REG_I3C_MST_OD_HIGH_PERIOD_R","esp32p4::i3c_mst::scl_i3c_mst_pp_time::REG_I3C_MST_PP_LOW_PERIOD_R","esp32p4::i3c_mst::scl_i3c_mst_pp_time::REG_I3C_MST_PP_HIGH_PERIOD_R","esp32p4::i3c_mst::scl_i2c_fm_time::REG_I2C_FM_LOW_PERIOD_R","esp32p4::i3c_mst::scl_i2c_fm_time::REG_I2C_FM_HIGH_PERIOD_R","esp32p4::i3c_mst::scl_i2c_fmp_time::REG_I2C_FMP_LOW_PERIOD_R","esp32p4::i3c_mst::scl_i2c_fmp_time::REG_I2C_FMP_HIGH_PERIOD_R","esp32p4::i3c_mst::scl_ext_low_time::REG_I3C_MST_EXT_LOW_PERIOD1_R","esp32p4::i3c_mst::scl_ext_low_time::REG_I3C_MST_EXT_LOW_PERIOD2_R","esp32p4::i3c_mst::scl_ext_low_time::REG_I3C_MST_EXT_LOW_PERIOD3_R","esp32p4::i3c_mst::scl_ext_low_time::REG_I3C_MST_EXT_LOW_PERIOD4_R","esp32p4::i3c_mst::sda_sample_time::REG_SDA_OD_SAMPLE_TIME_R","esp32p4::i3c_mst::sda_sample_time::REG_SDA_PP_SAMPLE_TIME_R","esp32p4::i3c_mst::sda_hold_time::REG_SDA_OD_TX_HOLD_TIME_R","esp32p4::i3c_mst::sda_hold_time::REG_SDA_PP_TX_HOLD_TIME_R","esp32p4::i3c_mst::scl_start_hold::REG_SCL_START_HOLD_TIME_R","esp32p4::i3c_mst::scl_start_hold::REG_START_DET_HOLD_TIME_R","esp32p4::i3c_mst::scl_rstart_setup::REG_SCL_RSTART_SETUP_TIME_R","esp32p4::i3c_mst::scl_stop_hold::REG_SCL_STOP_HOLD_TIME_R","esp32p4::i3c_mst::scl_stop_setup::REG_SCL_STOP_SETUP_TIME_R","esp32p4::i3c_mst::bus_free_time::REG_BUS_FREE_TIME_R","esp32p4::i3c_mst::scl_termn_t_ext_low_time::REG_I3C_MST_TERMN_T_EXT_LOW_TIME_R","esp32p4::i3c_mst::ver_id::REG_I3C_MST_VER_ID_R","esp32p4::i3c_mst::ver_type::REG_I3C_MST_VER_TYPE_R","esp32p4::i3c_mst::fpga_debug_probe::REG_I3C_MST_FPGA_DEBUG_PROBE_R","esp32p4::i3c_mst::rnd_eco_low::REG_RND_ECO_LOW_R","esp32p4::i3c_mst::rnd_eco_high::REG_RND_ECO_HIGH_R","esp32p4::i3c_mst_mem::command_buf_port::REG_COMMAND_R","esp32p4::i3c_mst_mem::response_buf_port::RESPONSE_R","esp32p4::i3c_mst_mem::rx_data_port::RX_DATA_PORT_R","esp32p4::i3c_mst_mem::tx_data_port::REG_TX_DATA_PORT_R","esp32p4::i3c_mst_mem::ibi_status_buf::DATA_LENGTH_R","esp32p4::i3c_mst_mem::ibi_status_buf::IBI_ID_R","esp32p4::i3c_mst_mem::ibi_data_buf::IBI_DATA_R","esp32p4::i3c_mst_mem::dev_addr_table1_loc::REG_DAT_DEV1_STATIC_ADDR_R","esp32p4::i3c_mst_mem::dev_addr_table1_loc::REG_DAT_DEV1_DYNAMIC_ADDR_R","esp32p4::i3c_mst_mem::dev_addr_table1_loc::REG_DAT_DEV1_NACK_RETRY_CNT_R","esp32p4::i3c_mst_mem::dev_addr_table2_loc::REG_DAT_DEV2_STATIC_ADDR_R","esp32p4::i3c_mst_mem::dev_addr_table2_loc::REG_DAT_DEV2_DYNAMIC_ADDR_R","esp32p4::i3c_mst_mem::dev_addr_table2_loc::REG_DAT_DEV2_NACK_RETRY_CNT_R","esp32p4::i3c_mst_mem::dev_addr_table3_loc::REG_DAT_DEV3_STATIC_ADDR_R","esp32p4::i3c_mst_mem::dev_addr_table3_loc::REG_DAT_DEV3_DYNAMIC_ADDR_R","esp32p4::i3c_mst_mem::dev_addr_table3_loc::REG_DAT_DEV3_NACK_RETRY_CNT_R","esp32p4::i3c_mst_mem::dev_addr_table4_loc::REG_DAT_DEV4_STATIC_ADDR_R","esp32p4::i3c_mst_mem::dev_addr_table4_loc::REG_DAT_DEV4_DYNAMIC_ADDR_R","esp32p4::i3c_mst_mem::dev_addr_table4_loc::REG_DAT_DEV4_NACK_RETRY_CNT_R","esp32p4::i3c_mst_mem::dev_addr_table5_loc::REG_DAT_DEV5_STATIC_ADDR_R","esp32p4::i3c_mst_mem::dev_addr_table5_loc::REG_DAT_DEV5_DYNAMIC_ADDR_R","esp32p4::i3c_mst_mem::dev_addr_table5_loc::REG_DAT_DEV5_NACK_RETRY_CNT_R","esp32p4::i3c_mst_mem::dev_addr_table6_loc::REG_DAT_DEV6_STATIC_ADDR_R","esp32p4::i3c_mst_mem::dev_addr_table6_loc::REG_DAT_DEV6_DYNAMIC_ADDR_R","esp32p4::i3c_mst_mem::dev_addr_table6_loc::REG_DAT_DEV6_NACK_RETRY_CNT_R","esp32p4::i3c_mst_mem::dev_addr_table7_loc::REG_DAT_DEV7_STATIC_ADDR_R","esp32p4::i3c_mst_mem::dev_addr_table7_loc::REG_DAT_DEV7_DYNAMIC_ADDR_R","esp32p4::i3c_mst_mem::dev_addr_table7_loc::REG_DAT_DEV7_NACK_RETRY_CNT_R","esp32p4::i3c_mst_mem::dev_addr_table8_loc::REG_DAT_DEV8_STATIC_ADDR_R","esp32p4::i3c_mst_mem::dev_addr_table8_loc::REG_DAT_DEV8_DYNAMIC_ADDR_R","esp32p4::i3c_mst_mem::dev_addr_table8_loc::REG_DAT_DEV8_NACK_RETRY_CNT_R","esp32p4::i3c_mst_mem::dev_addr_table9_loc::REG_DAT_DEV9_STATIC_ADDR_R","esp32p4::i3c_mst_mem::dev_addr_table9_loc::REG_DAT_DEV9_DYNAMIC_ADDR_R","esp32p4::i3c_mst_mem::dev_addr_table9_loc::REG_DAT_DEV9_NACK_RETRY_CNT_R","esp32p4::i3c_mst_mem::dev_addr_table10_loc::REG_DAT_DEV10_STATIC_ADDR_R","esp32p4::i3c_mst_mem::dev_addr_table10_loc::REG_DAT_DEV10_DYNAMIC_ADDR_R","esp32p4::i3c_mst_mem::dev_addr_table10_loc::REG_DAT_DEV10_NACK_RETRY_CNT_R","esp32p4::i3c_mst_mem::dev_addr_table11_loc::REG_DAT_DEV11_STATIC_ADDR_R","esp32p4::i3c_mst_mem::dev_addr_table11_loc::REG_DAT_DEV11_DYNAMIC_ADDR_R","esp32p4::i3c_mst_mem::dev_addr_table11_loc::REG_DAT_DEV11_NACK_RETRY_CNT_R","esp32p4::i3c_mst_mem::dev_addr_table12_loc::REG_DAT_DEV12_STATIC_ADDR_R","esp32p4::i3c_mst_mem::dev_addr_table12_loc::REG_DAT_DEV12_DYNAMIC_ADDR_R","esp32p4::i3c_mst_mem::dev_addr_table12_loc::REG_DAT_DEV12_NACK_RETRY_CNT_R","esp32p4::i3c_mst_mem::dev_char_table1_loc1::DCT_DEV1_LOC1_R","esp32p4::i3c_mst_mem::dev_char_table1_loc2::DCT_DEV1_LOC2_R","esp32p4::i3c_mst_mem::dev_char_table1_loc3::DCT_DEV1_LOC3_R","esp32p4::i3c_mst_mem::dev_char_table1_loc4::DCT_DEV1_LOC4_R","esp32p4::i3c_mst_mem::dev_char_table2_loc1::DCT_DEV2_LOC1_R","esp32p4::i3c_mst_mem::dev_char_table2_loc2::DCT_DEV2_LOC2_R","esp32p4::i3c_mst_mem::dev_char_table2_loc3::DCT_DEV2_LOC3_R","esp32p4::i3c_mst_mem::dev_char_table2_loc4::DCT_DEV2_LOC4_R","esp32p4::i3c_mst_mem::dev_char_table3_loc1::DCT_DEV3_LOC1_R","esp32p4::i3c_mst_mem::dev_char_table3_loc2::DCT_DEV3_LOC2_R","esp32p4::i3c_mst_mem::dev_char_table3_loc3::DCT_DEV3_LOC3_R","esp32p4::i3c_mst_mem::dev_char_table3_loc4::DCT_DEV3_LOC4_R","esp32p4::i3c_mst_mem::dev_char_table4_loc1::DCT_DEV4_LOC1_R","esp32p4::i3c_mst_mem::dev_char_table4_loc2::DCT_DEV4_LOC2_R","esp32p4::i3c_mst_mem::dev_char_table4_loc3::DCT_DEV4_LOC3_R","esp32p4::i3c_mst_mem::dev_char_table4_loc4::DCT_DEV4_LOC4_R","esp32p4::i3c_mst_mem::dev_char_table5_loc1::DCT_DEV5_LOC1_R","esp32p4::i3c_mst_mem::dev_char_table5_loc2::DCT_DEV5_LOC2_R","esp32p4::i3c_mst_mem::dev_char_table5_loc3::DCT_DEV5_LOC3_R","esp32p4::i3c_mst_mem::dev_char_table5_loc4::DCT_DEV5_LOC4_R","esp32p4::i3c_mst_mem::dev_char_table6_loc1::DCT_DEV6_LOC1_R","esp32p4::i3c_mst_mem::dev_char_table6_loc2::DCT_DEV6_LOC2_R","esp32p4::i3c_mst_mem::dev_char_table6_loc3::DCT_DEV6_LOC3_R","esp32p4::i3c_mst_mem::dev_char_table6_loc4::DCT_DEV6_LOC4_R","esp32p4::i3c_mst_mem::dev_char_table7_loc1::DCT_DEV7_LOC1_R","esp32p4::i3c_mst_mem::dev_char_table7_loc2::DCT_DEV7_LOC2_R","esp32p4::i3c_mst_mem::dev_char_table7_loc3::DCT_DEV7_LOC3_R","esp32p4::i3c_mst_mem::dev_char_table7_loc4::DCT_DEV7_LOC4_R","esp32p4::i3c_mst_mem::dev_char_table8_loc1::DCT_DEV8_LOC1_R","esp32p4::i3c_mst_mem::dev_char_table8_loc2::DCT_DEV8_LOC2_R","esp32p4::i3c_mst_mem::dev_char_table8_loc3::DCT_DEV8_LOC3_R","esp32p4::i3c_mst_mem::dev_char_table8_loc4::DCT_DEV8_LOC4_R","esp32p4::i3c_mst_mem::dev_char_table9_loc1::DCT_DEV9_LOC1_R","esp32p4::i3c_mst_mem::dev_char_table9_loc2::DCT_DEV9_LOC2_R","esp32p4::i3c_mst_mem::dev_char_table9_loc3::DCT_DEV9_LOC3_R","esp32p4::i3c_mst_mem::dev_char_table9_loc4::DCT_DEV9_LOC4_R","esp32p4::i3c_mst_mem::dev_char_table10_loc1::DCT_DEV10_LOC1_R","esp32p4::i3c_mst_mem::dev_char_table10_loc2::DCT_DEV10_LOC2_R","esp32p4::i3c_mst_mem::dev_char_table10_loc3::DCT_DEV10_LOC3_R","esp32p4::i3c_mst_mem::dev_char_table10_loc4::DCT_DEV10_LOC4_R","esp32p4::i3c_mst_mem::dev_char_table11_loc1::DCT_DEV11_LOC1_R","esp32p4::i3c_mst_mem::dev_char_table11_loc2::DCT_DEV11_LOC2_R","esp32p4::i3c_mst_mem::dev_char_table11_loc3::DCT_DEV11_LOC3_R","esp32p4::i3c_mst_mem::dev_char_table11_loc4::DCT_DEV11_LOC4_R","esp32p4::i3c_mst_mem::dev_char_table12_loc1::DCT_DEV12_LOC1_R","esp32p4::i3c_mst_mem::dev_char_table12_loc2::DCT_DEV12_LOC2_R","esp32p4::i3c_mst_mem::dev_char_table12_loc3::DCT_DEV12_LOC3_R","esp32p4::i3c_mst_mem::dev_char_table12_loc4::DCT_DEV12_LOC4_R","esp32p4::i3c_slv::config::BAMATCH_R","esp32p4::i3c_slv::config::SADDR_R","esp32p4::i3c_slv::ctrl::SLV_EVENT_R","esp32p4::i3c_slv::ctrl::MAPIDX_R","esp32p4::i3c_slv::ctrl::IBIDATA_R","esp32p4::i3c_slv::ctrl::PENDINT_R","esp32p4::i3c_slv::ctrl::ACTSTATE_R","esp32p4::i3c_slv::ctrl::VENDINFO_R","esp32p4::i3c_slv::datactrl::TXTRIG_R","esp32p4::i3c_slv::datactrl::RXTRIG_R","esp32p4::i3c_slv::datactrl::TXCOUNT_R","esp32p4::i3c_slv::datactrl::RXCOUNT_R","esp32p4::i3c_slv::rdarab::DATA0_R","esp32p4::i3c_slv::rdatah::DATA_LSB_R","esp32p4::i3c_slv::rdatah::DATA_MSB_R","esp32p4::i3c_slv::capabilities2::CAPABLITIES2_R","esp32p4::i3c_slv::capabilities::CAPABLITIES_R","esp32p4::i3c_slv::idpartno::PARTNO_R","esp32p4::i3c_slv::idext::IDEXT_R","esp32p4::i3c_slv::vendorid::VID_R","esp32p4::axi_icm::verid_fileds::ICM_REG_VERID_R","esp32p4::axi_icm::hw_cfg::ICM_REG_AXI_HWCFG_AXI_NUM_MASTERS_R","esp32p4::axi_icm::hw_cfg::ICM_REG_AXI_HWCFG_AXI_NUM_SLAVES_R","esp32p4::axi_icm::cmd::ICM_REG_AXI_CMD_R","esp32p4::axi_icm::cmd::ICM_REG_AXI_MASTER_PORT_R","esp32p4::axi_icm::data::ICM_REG_DATA_R","esp32p4::io_mux::date::DATE_R","esp32p4::io_mux::gpio::MCU_DRV_R","esp32p4::io_mux::gpio::FUN_DRV_R","esp32p4::io_mux::gpio::MCU_SEL_R","esp32p4::isp::ver_date::VER_DATA_R","esp32p4::isp::cntl::ISP_DATA_TYPE_R","esp32p4::isp::cntl::ISP_IN_SRC_R","esp32p4::isp::cntl::ISP_OUT_TYPE_R","esp32p4::isp::hsync_cnt::HSYNC_CNT_R","esp32p4::isp::frame_cfg::VADR_NUM_R","esp32p4::isp::frame_cfg::HADR_NUM_R","esp32p4::isp::frame_cfg::BAYER_MODE_R","esp32p4::isp::ccm_coef0::CCM_RR_R","esp32p4::isp::ccm_coef0::CCM_RG_R","esp32p4::isp::ccm_coef1::CCM_RB_R","esp32p4::isp::ccm_coef1::CCM_GR_R","esp32p4::isp::ccm_coef3::CCM_GG_R","esp32p4::isp::ccm_coef3::CCM_GB_R","esp32p4::isp::ccm_coef4::CCM_BR_R","esp32p4::isp::ccm_coef4::CCM_BG_R","esp32p4::isp::ccm_coef5::CCM_BB_R","esp32p4::isp::bf_matrix_ctrl::BF_TAIL_PIXEN_PULSE_TL_R","esp32p4::isp::bf_matrix_ctrl::BF_TAIL_PIXEN_PULSE_TH_R","esp32p4::isp::bf_matrix_ctrl::BF_PADDING_DATA_R","esp32p4::isp::bf_sigma::SIGMA_R","esp32p4::isp::bf_gau0::GAU_TEMPLATE21_R","esp32p4::isp::bf_gau0::GAU_TEMPLATE20_R","esp32p4::isp::bf_gau0::GAU_TEMPLATE12_R","esp32p4::isp::bf_gau0::GAU_TEMPLATE11_R","esp32p4::isp::bf_gau0::GAU_TEMPLATE10_R","esp32p4::isp::bf_gau0::GAU_TEMPLATE02_R","esp32p4::isp::bf_gau0::GAU_TEMPLATE01_R","esp32p4::isp::bf_gau0::GAU_TEMPLATE00_R","esp32p4::isp::bf_gau1::GAU_TEMPLATE22_R","esp32p4::isp::dpc_conf::DPC_THRESHOLD_L_R","esp32p4::isp::dpc_conf::DPC_THRESHOLD_H_R","esp32p4::isp::dpc_conf::DPC_FACTOR_DARK_R","esp32p4::isp::dpc_conf::DPC_FACTOR_BRIG_R","esp32p4::isp::dpc_matrix_ctrl::DPC_TAIL_PIXEN_PULSE_TL_R","esp32p4::isp::dpc_matrix_ctrl::DPC_TAIL_PIXEN_PULSE_TH_R","esp32p4::isp::dpc_matrix_ctrl::DPC_PADDING_DATA_R","esp32p4::isp::dpc_deadpix_cnt::DPC_DEADPIX_CNT_R","esp32p4::isp::lut_wdata::LUT_WDATA_R","esp32p4::isp::lut_rdata::LUT_RDATA_R","esp32p4::isp::lsc_tablesize::LSC_XTABLESIZE_R","esp32p4::isp::demosaic_matrix_ctrl::DEMOSAIC_TAIL_PIXEN_PULSE_TL_R","esp32p4::isp::demosaic_matrix_ctrl::DEMOSAIC_TAIL_PIXEN_PULSE_TH_R","esp32p4::isp::demosaic_matrix_ctrl::DEMOSAIC_PADDING_DATA_R","esp32p4::isp::demosaic_grad_ratio::DEMOSAIC_GRAD_RATIO_R","esp32p4::isp::median_matrix_ctrl::MEDIAN_PADDING_DATA_R","esp32p4::isp::gamma_ry1::GAMMA_R_Y03_R","esp32p4::isp::gamma_ry1::GAMMA_R_Y02_R","esp32p4::isp::gamma_ry1::GAMMA_R_Y01_R","esp32p4::isp::gamma_ry1::GAMMA_R_Y00_R","esp32p4::isp::gamma_ry2::GAMMA_R_Y07_R","esp32p4::isp::gamma_ry2::GAMMA_R_Y06_R","esp32p4::isp::gamma_ry2::GAMMA_R_Y05_R","esp32p4::isp::gamma_ry2::GAMMA_R_Y04_R","esp32p4::isp::gamma_ry3::GAMMA_R_Y0B_R","esp32p4::isp::gamma_ry3::GAMMA_R_Y0A_R","esp32p4::isp::gamma_ry3::GAMMA_R_Y09_R","esp32p4::isp::gamma_ry3::GAMMA_R_Y08_R","esp32p4::isp::gamma_ry4::GAMMA_R_Y0F_R","esp32p4::isp::gamma_ry4::GAMMA_R_Y0E_R","esp32p4::isp::gamma_ry4::GAMMA_R_Y0D_R","esp32p4::isp::gamma_ry4::GAMMA_R_Y0C_R","esp32p4::isp::gamma_gy1::GAMMA_G_Y03_R","esp32p4::isp::gamma_gy1::GAMMA_G_Y02_R","esp32p4::isp::gamma_gy1::GAMMA_G_Y01_R","esp32p4::isp::gamma_gy1::GAMMA_G_Y00_R","esp32p4::isp::gamma_gy2::GAMMA_G_Y07_R","esp32p4::isp::gamma_gy2::GAMMA_G_Y06_R","esp32p4::isp::gamma_gy2::GAMMA_G_Y05_R","esp32p4::isp::gamma_gy2::GAMMA_G_Y04_R","esp32p4::isp::gamma_gy3::GAMMA_G_Y0B_R","esp32p4::isp::gamma_gy3::GAMMA_G_Y0A_R","esp32p4::isp::gamma_gy3::GAMMA_G_Y09_R","esp32p4::isp::gamma_gy3::GAMMA_G_Y08_R","esp32p4::isp::gamma_gy4::GAMMA_G_Y0F_R","esp32p4::isp::gamma_gy4::GAMMA_G_Y0E_R","esp32p4::isp::gamma_gy4::GAMMA_G_Y0D_R","esp32p4::isp::gamma_gy4::GAMMA_G_Y0C_R","esp32p4::isp::gamma_by1::GAMMA_B_Y03_R","esp32p4::isp::gamma_by1::GAMMA_B_Y02_R","esp32p4::isp::gamma_by1::GAMMA_B_Y01_R","esp32p4::isp::gamma_by1::GAMMA_B_Y00_R","esp32p4::isp::gamma_by2::GAMMA_B_Y07_R","esp32p4::isp::gamma_by2::GAMMA_B_Y06_R","esp32p4::isp::gamma_by2::GAMMA_B_Y05_R","esp32p4::isp::gamma_by2::GAMMA_B_Y04_R","esp32p4::isp::gamma_by3::GAMMA_B_Y0B_R","esp32p4::isp::gamma_by3::GAMMA_B_Y0A_R","esp32p4::isp::gamma_by3::GAMMA_B_Y09_R","esp32p4::isp::gamma_by3::GAMMA_B_Y08_R","esp32p4::isp::gamma_by4::GAMMA_B_Y0F_R","esp32p4::isp::gamma_by4::GAMMA_B_Y0E_R","esp32p4::isp::gamma_by4::GAMMA_B_Y0D_R","esp32p4::isp::gamma_by4::GAMMA_B_Y0C_R","esp32p4::isp::gamma_rx1::GAMMA_R_X07_R","esp32p4::isp::gamma_rx1::GAMMA_R_X06_R","esp32p4::isp::gamma_rx1::GAMMA_R_X05_R","esp32p4::isp::gamma_rx1::GAMMA_R_X04_R","esp32p4::isp::gamma_rx1::GAMMA_R_X03_R","esp32p4::isp::gamma_rx1::GAMMA_R_X02_R","esp32p4::isp::gamma_rx1::GAMMA_R_X01_R","esp32p4::isp::gamma_rx1::GAMMA_R_X00_R","esp32p4::isp::gamma_rx2::GAMMA_R_X0F_R","esp32p4::isp::gamma_rx2::GAMMA_R_X0E_R","esp32p4::isp::gamma_rx2::GAMMA_R_X0D_R","esp32p4::isp::gamma_rx2::GAMMA_R_X0C_R","esp32p4::isp::gamma_rx2::GAMMA_R_X0B_R","esp32p4::isp::gamma_rx2::GAMMA_R_X0A_R","esp32p4::isp::gamma_rx2::GAMMA_R_X09_R","esp32p4::isp::gamma_rx2::GAMMA_R_X08_R","esp32p4::isp::gamma_gx1::GAMMA_G_X07_R","esp32p4::isp::gamma_gx1::GAMMA_G_X06_R","esp32p4::isp::gamma_gx1::GAMMA_G_X05_R","esp32p4::isp::gamma_gx1::GAMMA_G_X04_R","esp32p4::isp::gamma_gx1::GAMMA_G_X03_R","esp32p4::isp::gamma_gx1::GAMMA_G_X02_R","esp32p4::isp::gamma_gx1::GAMMA_G_X01_R","esp32p4::isp::gamma_gx1::GAMMA_G_X00_R","esp32p4::isp::gamma_gx2::GAMMA_G_X0F_R","esp32p4::isp::gamma_gx2::GAMMA_G_X0E_R","esp32p4::isp::gamma_gx2::GAMMA_G_X0D_R","esp32p4::isp::gamma_gx2::GAMMA_G_X0C_R","esp32p4::isp::gamma_gx2::GAMMA_G_X0B_R","esp32p4::isp::gamma_gx2::GAMMA_G_X0A_R","esp32p4::isp::gamma_gx2::GAMMA_G_X09_R","esp32p4::isp::gamma_gx2::GAMMA_G_X08_R","esp32p4::isp::gamma_bx1::GAMMA_B_X07_R","esp32p4::isp::gamma_bx1::GAMMA_B_X06_R","esp32p4::isp::gamma_bx1::GAMMA_B_X05_R","esp32p4::isp::gamma_bx1::GAMMA_B_X04_R","esp32p4::isp::gamma_bx1::GAMMA_B_X03_R","esp32p4::isp::gamma_bx1::GAMMA_B_X02_R","esp32p4::isp::gamma_bx1::GAMMA_B_X01_R","esp32p4::isp::gamma_bx1::GAMMA_B_X00_R","esp32p4::isp::gamma_bx2::GAMMA_B_X0F_R","esp32p4::isp::gamma_bx2::GAMMA_B_X0E_R","esp32p4::isp::gamma_bx2::GAMMA_B_X0D_R","esp32p4::isp::gamma_bx2::GAMMA_B_X0C_R","esp32p4::isp::gamma_bx2::GAMMA_B_X0B_R","esp32p4::isp::gamma_bx2::GAMMA_B_X0A_R","esp32p4::isp::gamma_bx2::GAMMA_B_X09_R","esp32p4::isp::gamma_bx2::GAMMA_B_X08_R","esp32p4::isp::ae_monitor::TL_R","esp32p4::isp::ae_monitor::TH_R","esp32p4::isp::ae_monitor::PERIOD_R","esp32p4::isp::ae_bx::AE_X_BSIZE_R","esp32p4::isp::ae_bx::AE_X_START_R","esp32p4::isp::ae_by::AE_Y_BSIZE_R","esp32p4::isp::ae_by::AE_Y_START_R","esp32p4::isp::ae_winpixnum::AE_SUBWIN_PIXNUM_R","esp32p4::isp::ae_win_reciprocal::AE_SUBWIN_RECIP_R","esp32p4::isp::ae_block_mean_0::AE_B03_MEAN_R","esp32p4::isp::ae_block_mean_0::AE_B02_MEAN_R","esp32p4::isp::ae_block_mean_0::AE_B01_MEAN_R","esp32p4::isp::ae_block_mean_0::AE_B00_MEAN_R","esp32p4::isp::ae_block_mean_1::AE_B12_MEAN_R","esp32p4::isp::ae_block_mean_1::AE_B11_MEAN_R","esp32p4::isp::ae_block_mean_1::AE_B10_MEAN_R","esp32p4::isp::ae_block_mean_1::AE_B04_MEAN_R","esp32p4::isp::ae_block_mean_2::AE_B21_MEAN_R","esp32p4::isp::ae_block_mean_2::AE_B20_MEAN_R","esp32p4::isp::ae_block_mean_2::AE_B14_MEAN_R","esp32p4::isp::ae_block_mean_2::AE_B13_MEAN_R","esp32p4::isp::ae_block_mean_3::AE_B30_MEAN_R","esp32p4::isp::ae_block_mean_3::AE_B24_MEAN_R","esp32p4::isp::ae_block_mean_3::AE_B23_MEAN_R","esp32p4::isp::ae_block_mean_3::AE_B22_MEAN_R","esp32p4::isp::ae_block_mean_4::AE_B34_MEAN_R","esp32p4::isp::ae_block_mean_4::AE_B33_MEAN_R","esp32p4::isp::ae_block_mean_4::AE_B32_MEAN_R","esp32p4::isp::ae_block_mean_4::AE_B31_MEAN_R","esp32p4::isp::ae_block_mean_5::AE_B43_MEAN_R","esp32p4::isp::ae_block_mean_5::AE_B42_MEAN_R","esp32p4::isp::ae_block_mean_5::AE_B41_MEAN_R","esp32p4::isp::ae_block_mean_5::AE_B40_MEAN_R","esp32p4::isp::ae_block_mean_6::AE_B44_MEAN_R","esp32p4::isp::sharp_ctrl0::SHARP_THRESHOLD_LOW_R","esp32p4::isp::sharp_ctrl0::SHARP_THRESHOLD_HIGH_R","esp32p4::isp::sharp_ctrl0::SHARP_AMOUNT_LOW_R","esp32p4::isp::sharp_ctrl0::SHARP_AMOUNT_HIGH_R","esp32p4::isp::sharp_filter0::SHARP_FILTER_COE00_R","esp32p4::isp::sharp_filter0::SHARP_FILTER_COE01_R","esp32p4::isp::sharp_filter0::SHARP_FILTER_COE02_R","esp32p4::isp::sharp_filter1::SHARP_FILTER_COE10_R","esp32p4::isp::sharp_filter1::SHARP_FILTER_COE11_R","esp32p4::isp::sharp_filter1::SHARP_FILTER_COE12_R","esp32p4::isp::sharp_filter2::SHARP_FILTER_COE20_R","esp32p4::isp::sharp_filter2::SHARP_FILTER_COE21_R","esp32p4::isp::sharp_filter2::SHARP_FILTER_COE22_R","esp32p4::isp::sharp_matrix_ctrl::SHARP_TAIL_PIXEN_PULSE_TL_R","esp32p4::isp::sharp_matrix_ctrl::SHARP_TAIL_PIXEN_PULSE_TH_R","esp32p4::isp::sharp_matrix_ctrl::SHARP_PADDING_DATA_R","esp32p4::isp::sharp_ctrl1::SHARP_GRADIENT_MAX_R","esp32p4::isp::dma_cntl::DMA_DATA_TYPE_R","esp32p4::isp::dma_cntl::DMA_BURST_LEN_R","esp32p4::isp::dma_cntl::DMA_INTERVAL_R","esp32p4::isp::dma_raw_data::DMA_RAW_NUM_TOTAL_R","esp32p4::isp::cam_conf::CAM_DATA_TYPE_R","esp32p4::isp::cam_conf::CAM_VSYNC_FILTER_THRES_R","esp32p4::isp::af_ctrl0::AF_ENV_THRESHOLD_R","esp32p4::isp::af_ctrl0::AF_ENV_PERIOD_R","esp32p4::isp::af_ctrl1::AF_THPIXNUM_R","esp32p4::isp::af_gen_th_ctrl::AF_GEN_THRESHOLD_MIN_R","esp32p4::isp::af_gen_th_ctrl::AF_GEN_THRESHOLD_MAX_R","esp32p4::isp::af_env_user_th_sum::AF_ENV_USER_THRESHOLD_SUM_R","esp32p4::isp::af_env_user_th_lum::AF_ENV_USER_THRESHOLD_LUM_R","esp32p4::isp::af_threshold::AF_THRESHOLD_R","esp32p4::isp::af_threshold::AF_GEN_THRESHOLD_R","esp32p4::isp::af_hscale_a::AF_RPOINT_A_R","esp32p4::isp::af_hscale_a::AF_LPOINT_A_R","esp32p4::isp::af_vscale_a::AF_BPOINT_A_R","esp32p4::isp::af_vscale_a::AF_TPOINT_A_R","esp32p4::isp::af_hscale_b::AF_RPOINT_B_R","esp32p4::isp::af_hscale_b::AF_LPOINT_B_R","esp32p4::isp::af_vscale_b::AF_BPOINT_B_R","esp32p4::isp::af_vscale_b::AF_TPOINT_B_R","esp32p4::isp::af_hscale_c::AF_RPOINT_C_R","esp32p4::isp::af_hscale_c::AF_LPOINT_C_R","esp32p4::isp::af_vscale_c::AF_BPOINT_C_R","esp32p4::isp::af_vscale_c::AF_TPOINT_C_R","esp32p4::isp::af_sum_a::AF_SUMA_R","esp32p4::isp::af_sum_b::AF_SUMB_R","esp32p4::isp::af_sum_c::AF_SUMC_R","esp32p4::isp::af_lum_a::AF_LUMA_R","esp32p4::isp::af_lum_b::AF_LUMB_R","esp32p4::isp::af_lum_c::AF_LUMC_R","esp32p4::isp::awb_mode::AWB_MODE_R","esp32p4::isp::awb_hscale::AWB_RPOINT_R","esp32p4::isp::awb_hscale::AWB_LPOINT_R","esp32p4::isp::awb_vscale::AWB_BPOINT_R","esp32p4::isp::awb_vscale::AWB_TPOINT_R","esp32p4::isp::awb_th_lum::AWB_MIN_LUM_R","esp32p4::isp::awb_th_lum::AWB_MAX_LUM_R","esp32p4::isp::awb_th_rg::AWB_MIN_RG_R","esp32p4::isp::awb_th_rg::AWB_MAX_RG_R","esp32p4::isp::awb_th_bg::AWB_MIN_BG_R","esp32p4::isp::awb_th_bg::AWB_MAX_BG_R","esp32p4::isp::awb0_white_cnt::AWB0_WHITE_CNT_R","esp32p4::isp::awb0_acc_r::AWB0_ACC_R_R","esp32p4::isp::awb0_acc_g::AWB0_ACC_G_R","esp32p4::isp::awb0_acc_b::AWB0_ACC_B_R","esp32p4::isp::color_ctrl::COLOR_SATURATION_R","esp32p4::isp::color_ctrl::COLOR_HUE_R","esp32p4::isp::color_ctrl::COLOR_CONTRAST_R","esp32p4::isp::color_ctrl::COLOR_BRIGHTNESS_R","esp32p4::isp::blc_value::BLC_R3_VALUE_R","esp32p4::isp::blc_value::BLC_R2_VALUE_R","esp32p4::isp::blc_value::BLC_R1_VALUE_R","esp32p4::isp::blc_value::BLC_R0_VALUE_R","esp32p4::isp::blc_ctrl1::BLC_WINDOW_TOP_R","esp32p4::isp::blc_ctrl1::BLC_WINDOW_LEFT_R","esp32p4::isp::blc_ctrl1::BLC_WINDOW_VNUM_R","esp32p4::isp::blc_ctrl1::BLC_WINDOW_HNUM_R","esp32p4::isp::blc_ctrl2::BLC_R3_TH_R","esp32p4::isp::blc_ctrl2::BLC_R2_TH_R","esp32p4::isp::blc_ctrl2::BLC_R1_TH_R","esp32p4::isp::blc_ctrl2::BLC_R0_TH_R","esp32p4::isp::blc_mean::BLC_R3_MEAN_R","esp32p4::isp::blc_mean::BLC_R2_MEAN_R","esp32p4::isp::blc_mean::BLC_R1_MEAN_R","esp32p4::isp::blc_mean::BLC_R0_MEAN_R","esp32p4::isp::hist_mode::HIST_MODE_R","esp32p4::isp::hist_coeff::B_R","esp32p4::isp::hist_coeff::G_R","esp32p4::isp::hist_coeff::R_R","esp32p4::isp::hist_offs::HIST_Y_OFFS_R","esp32p4::isp::hist_offs::HIST_X_OFFS_R","esp32p4::isp::hist_size::HIST_Y_SIZE_R","esp32p4::isp::hist_size::HIST_X_SIZE_R","esp32p4::isp::hist_seg0::HIST_SEG_3_4_R","esp32p4::isp::hist_seg0::HIST_SEG_2_3_R","esp32p4::isp::hist_seg0::HIST_SEG_1_2_R","esp32p4::isp::hist_seg0::HIST_SEG_0_1_R","esp32p4::isp::hist_seg1::HIST_SEG_7_8_R","esp32p4::isp::hist_seg1::HIST_SEG_6_7_R","esp32p4::isp::hist_seg1::HIST_SEG_5_6_R","esp32p4::isp::hist_seg1::HIST_SEG_4_5_R","esp32p4::isp::hist_seg2::HIST_SEG_11_12_R","esp32p4::isp::hist_seg2::HIST_SEG_10_11_R","esp32p4::isp::hist_seg2::HIST_SEG_9_10_R","esp32p4::isp::hist_seg2::HIST_SEG_8_9_R","esp32p4::isp::hist_seg3::HIST_SEG_14_15_R","esp32p4::isp::hist_seg3::HIST_SEG_13_14_R","esp32p4::isp::hist_seg3::HIST_SEG_12_13_R","esp32p4::isp::hist_weight0::HIST_WEIGHT_03_R","esp32p4::isp::hist_weight0::HIST_WEIGHT_02_R","esp32p4::isp::hist_weight0::HIST_WEIGHT_01_R","esp32p4::isp::hist_weight0::HIST_WEIGHT_00_R","esp32p4::isp::hist_weight1::HIST_WEIGHT_12_R","esp32p4::isp::hist_weight1::HIST_WEIGHT_11_R","esp32p4::isp::hist_weight1::HIST_WEIGHT_10_R","esp32p4::isp::hist_weight1::HIST_WEIGHT_04_R","esp32p4::isp::hist_weight2::HIST_WEIGHT_21_R","esp32p4::isp::hist_weight2::HIST_WEIGHT_20_R","esp32p4::isp::hist_weight2::HIST_WEIGHT_14_R","esp32p4::isp::hist_weight2::HIST_WEIGHT_13_R","esp32p4::isp::hist_weight3::HIST_WEIGHT_30_R","esp32p4::isp::hist_weight3::HIST_WEIGHT_24_R","esp32p4::isp::hist_weight3::HIST_WEIGHT_23_R","esp32p4::isp::hist_weight3::HIST_WEIGHT_22_R","esp32p4::isp::hist_weight4::HIST_WEIGHT_34_R","esp32p4::isp::hist_weight4::HIST_WEIGHT_33_R","esp32p4::isp::hist_weight4::HIST_WEIGHT_32_R","esp32p4::isp::hist_weight4::HIST_WEIGHT_31_R","esp32p4::isp::hist_weight5::HIST_WEIGHT_43_R","esp32p4::isp::hist_weight5::HIST_WEIGHT_42_R","esp32p4::isp::hist_weight5::HIST_WEIGHT_41_R","esp32p4::isp::hist_weight5::HIST_WEIGHT_40_R","esp32p4::isp::hist_weight6::HIST_WEIGHT_44_R","esp32p4::isp::hist_bin0::HIST_BIN_0_R","esp32p4::isp::hist_bin1::HIST_BIN_1_R","esp32p4::isp::hist_bin2::HIST_BIN_2_R","esp32p4::isp::hist_bin3::HIST_BIN_3_R","esp32p4::isp::hist_bin4::HIST_BIN_4_R","esp32p4::isp::hist_bin5::HIST_BIN_5_R","esp32p4::isp::hist_bin6::HIST_BIN_6_R","esp32p4::isp::hist_bin7::HIST_BIN_7_R","esp32p4::isp::hist_bin8::HIST_BIN_8_R","esp32p4::isp::hist_bin9::HIST_BIN_9_R","esp32p4::isp::hist_bin10::HIST_BIN_10_R","esp32p4::isp::hist_bin11::HIST_BIN_11_R","esp32p4::isp::hist_bin12::HIST_BIN_12_R","esp32p4::isp::hist_bin13::HIST_BIN_13_R","esp32p4::isp::hist_bin14::HIST_BIN_14_R","esp32p4::isp::hist_bin15::HIST_BIN_15_R","esp32p4::isp::mem_aux_ctrl_0::HEADER_MEM_AUX_CTRL_R","esp32p4::isp::mem_aux_ctrl_0::DPC_LUT_MEM_AUX_CTRL_R","esp32p4::isp::mem_aux_ctrl_1::LSC_LUT_R_GR_MEM_AUX_CTRL_R","esp32p4::isp::mem_aux_ctrl_1::LSC_LUT_GB_B_MEM_AUX_CTRL_R","esp32p4::isp::mem_aux_ctrl_2::BF_MATRIX_MEM_AUX_CTRL_R","esp32p4::isp::mem_aux_ctrl_2::DPC_MATRIX_MEM_AUX_CTRL_R","esp32p4::isp::mem_aux_ctrl_3::SHARP_MATRIX_Y_MEM_AUX_CTRL_R","esp32p4::isp::mem_aux_ctrl_3::DEMOSAIC_MATRIX_MEM_AUX_CTRL_R","esp32p4::isp::mem_aux_ctrl_4::SHARP_MATRIX_UV_MEM_AUX_CTRL_R","esp32p4::isp::rdn_eco_low::RDN_ECO_LOW_R","esp32p4::isp::rdn_eco_high::RDN_ECO_HIGH_R","esp32p4::jpeg::config::SAMPLE_SEL_R","esp32p4::jpeg::config::LQNR_TBL_SEL_R","esp32p4::jpeg::config::CQNR_TBL_SEL_R","esp32p4::jpeg::config::COLOR_SPACE_R","esp32p4::jpeg::config::JFIF_VER_R","esp32p4::jpeg::dqt_info::T0_DQT_INFO_R","esp32p4::jpeg::dqt_info::T1_DQT_INFO_R","esp32p4::jpeg::dqt_info::T2_DQT_INFO_R","esp32p4::jpeg::dqt_info::T3_DQT_INFO_R","esp32p4::jpeg::pic_size::VA_R","esp32p4::jpeg::pic_size::HA_R","esp32p4::jpeg::t0qnr::T0_QNR_VAL_R","esp32p4::jpeg::t1qnr::CHROMINANCE_QNR_VAL_R","esp32p4::jpeg::t2qnr::T2_QNR_VAL_R","esp32p4::jpeg::t3qnr::T3_QNR_VAL_R","esp32p4::jpeg::decode_conf::RESTART_INTERVAL_R","esp32p4::jpeg::decode_conf::COMPONENT_NUM_R","esp32p4::jpeg::decode_conf::SOS_CHECK_BYTE_NUM_R","esp32p4::jpeg::decode_conf::RST_CHECK_BYTE_NUM_R","esp32p4::jpeg::c0::DQT_TBL_SEL_R","esp32p4::jpeg::c0::Y_FACTOR_R","esp32p4::jpeg::c0::X_FACTOR_R","esp32p4::jpeg::c0::ID_R","esp32p4::jpeg::c1::DQT_TBL_SEL_R","esp32p4::jpeg::c1::Y_FACTOR_R","esp32p4::jpeg::c1::X_FACTOR_R","esp32p4::jpeg::c1::ID_R","esp32p4::jpeg::c2::DQT_TBL_SEL_R","esp32p4::jpeg::c2::Y_FACTOR_R","esp32p4::jpeg::c2::X_FACTOR_R","esp32p4::jpeg::c2::ID_R","esp32p4::jpeg::c3::DQT_TBL_SEL_R","esp32p4::jpeg::c3::Y_FACTOR_R","esp32p4::jpeg::c3::X_FACTOR_R","esp32p4::jpeg::c3::ID_R","esp32p4::jpeg::dht_info::DC0_DHT_ID_R","esp32p4::jpeg::dht_info::DC1_DHT_ID_R","esp32p4::jpeg::dht_info::AC0_DHT_ID_R","esp32p4::jpeg::dht_info::AC1_DHT_ID_R","esp32p4::jpeg::status0::BITSTREAM_EOF_VLD_CNT_R","esp32p4::jpeg::status0::DCTOUT_ZZSCAN_ADDR_R","esp32p4::jpeg::status0::QNRVAL_ZZSCAN_ADDR_R","esp32p4::jpeg::status0::REG_STATE_YUV_R","esp32p4::jpeg::status2::SOURCE_PIXEL_R","esp32p4::jpeg::status3::YO_R","esp32p4::jpeg::status3::CBO_R","esp32p4::jpeg::status3::CRO_R","esp32p4::jpeg::status4::HFM_BITSTREAM_R","esp32p4::jpeg::dht_totlen_dc0::DHT_TOTLEN_DC0_R","esp32p4::jpeg::dht_val_dc0::DHT_VAL_DC0_R","esp32p4::jpeg::dht_totlen_ac0::DHT_TOTLEN_AC0_R","esp32p4::jpeg::dht_val_ac0::DHT_VAL_AC0_R","esp32p4::jpeg::dht_totlen_dc1::DHT_TOTLEN_DC1_R","esp32p4::jpeg::dht_val_dc1::DHT_VAL_DC1_R","esp32p4::jpeg::dht_totlen_ac1::DHT_TOTLEN_AC1_R","esp32p4::jpeg::dht_val_ac1::DHT_VAL_AC1_R","esp32p4::jpeg::dht_codemin_dc0::DHT_CODEMIN_DC0_R","esp32p4::jpeg::dht_codemin_ac0::DHT_CODEMIN_AC0_R","esp32p4::jpeg::dht_codemin_dc1::DHT_CODEMIN_DC1_R","esp32p4::jpeg::dht_codemin_ac1::DHT_CODEMIN_AC1_R","esp32p4::jpeg::decoder_status0::DECODE_BYTE_CNT_R","esp32p4::jpeg::decoder_status0::HEADER_DEC_ST_R","esp32p4::jpeg::decoder_status0::DECODE_SAMPLE_SEL_R","esp32p4::jpeg::decoder_status1::ENCODE_DATA_R","esp32p4::jpeg::decoder_status1::COUNT_Q_R","esp32p4::jpeg::decoder_status1::DECODE_DATA_R","esp32p4::jpeg::decoder_status2::COMP_BLOCK_NUM_R","esp32p4::jpeg::decoder_status2::SCAN_NUM_R","esp32p4::jpeg::decoder_status3::LOOKUP_DATA_R","esp32p4::jpeg::decoder_status4::BLOCK_EOF_CNT_R","esp32p4::jpeg::decoder_status5::IDCT_HFM_DATA_R","esp32p4::jpeg::decoder_status5::NS0_R","esp32p4::jpeg::decoder_status5::NS1_R","esp32p4::jpeg::decoder_status5::NS2_R","esp32p4::jpeg::decoder_status5::NS3_R","esp32p4::jpeg::status5::PIC_BLOCK_NUM_R","esp32p4::jpeg::eco_low::RDN_ECO_LOW_R","esp32p4::jpeg::eco_high::RDN_ECO_HIGH_R","esp32p4::jpeg::version::JPEG_VER_R","esp32p4::lcd_cam::lcd_clock::LCD_CLKCNT_N_R","esp32p4::lcd_cam::lcd_clock::LCD_CLKM_DIV_NUM_R","esp32p4::lcd_cam::lcd_clock::LCD_CLKM_DIV_B_R","esp32p4::lcd_cam::lcd_clock::LCD_CLKM_DIV_A_R","esp32p4::lcd_cam::lcd_clock::LCD_CLK_SEL_R","esp32p4::lcd_cam::cam_ctrl::CAM_VSYNC_FILTER_THRES_R","esp32p4::lcd_cam::cam_ctrl::CAM_CLKM_DIV_NUM_R","esp32p4::lcd_cam::cam_ctrl::CAM_CLKM_DIV_B_R","esp32p4::lcd_cam::cam_ctrl::CAM_CLKM_DIV_A_R","esp32p4::lcd_cam::cam_ctrl::CAM_CLK_SEL_R","esp32p4::lcd_cam::cam_ctrl1::CAM_REC_DATA_BYTELEN_R","esp32p4::lcd_cam::cam_ctrl1::CAM_LINE_INT_NUM_R","esp32p4::lcd_cam::cam_rgb_yuv::CAM_CONV_YUV2YUV_MODE_R","esp32p4::lcd_cam::cam_rgb_yuv::CAM_CONV_YUV_MODE_R","esp32p4::lcd_cam::lcd_rgb_yuv::LCD_CONV_YUV2YUV_MODE_R","esp32p4::lcd_cam::lcd_rgb_yuv::LCD_CONV_YUV_MODE_R","esp32p4::lcd_cam::lcd_user::LCD_DOUT_CYCLELEN_R","esp32p4::lcd_cam::lcd_user::LCD_DOUT_BYTE_SWIZZLE_MODE_R","esp32p4::lcd_cam::lcd_user::LCD_BYTE_MODE_R","esp32p4::lcd_cam::lcd_user::LCD_DUMMY_CYCLELEN_R","esp32p4::lcd_cam::lcd_misc::LCD_WIRE_MODE_R","esp32p4::lcd_cam::lcd_misc::LCD_VFK_CYCLELEN_R","esp32p4::lcd_cam::lcd_misc::LCD_VBK_CYCLELEN_R","esp32p4::lcd_cam::lcd_ctrl::LCD_HB_FRONT_R","esp32p4::lcd_cam::lcd_ctrl::LCD_VA_HEIGHT_R","esp32p4::lcd_cam::lcd_ctrl::LCD_VT_HEIGHT_R","esp32p4::lcd_cam::lcd_ctrl1::LCD_VB_FRONT_R","esp32p4::lcd_cam::lcd_ctrl1::LCD_HA_WIDTH_R","esp32p4::lcd_cam::lcd_ctrl1::LCD_HT_WIDTH_R","esp32p4::lcd_cam::lcd_ctrl2::LCD_VSYNC_WIDTH_R","esp32p4::lcd_cam::lcd_ctrl2::LCD_HSYNC_WIDTH_R","esp32p4::lcd_cam::lcd_ctrl2::LCD_HSYNC_POSITION_R","esp32p4::lcd_cam::lcd_first_cmd_val::LCD_FIRST_CMD_VALUE_R","esp32p4::lcd_cam::lcd_latter_cmd_val::LCD_LATTER_CMD_VALUE_R","esp32p4::lcd_cam::lcd_dly_mode_cfg1::DOUT16_MODE_R","esp32p4::lcd_cam::lcd_dly_mode_cfg1::DOUT17_MODE_R","esp32p4::lcd_cam::lcd_dly_mode_cfg1::DOUT18_MODE_R","esp32p4::lcd_cam::lcd_dly_mode_cfg1::DOUT19_MODE_R","esp32p4::lcd_cam::lcd_dly_mode_cfg1::DOUT20_MODE_R","esp32p4::lcd_cam::lcd_dly_mode_cfg1::DOUT21_MODE_R","esp32p4::lcd_cam::lcd_dly_mode_cfg1::DOUT22_MODE_R","esp32p4::lcd_cam::lcd_dly_mode_cfg1::DOUT23_MODE_R","esp32p4::lcd_cam::lcd_dly_mode_cfg1::LCD_CD_MODE_R","esp32p4::lcd_cam::lcd_dly_mode_cfg1::LCD_DE_MODE_R","esp32p4::lcd_cam::lcd_dly_mode_cfg1::LCD_HSYNC_MODE_R","esp32p4::lcd_cam::lcd_dly_mode_cfg1::LCD_VSYNC_MODE_R","esp32p4::lcd_cam::lcd_dly_mode_cfg2::DOUT0_MODE_R","esp32p4::lcd_cam::lcd_dly_mode_cfg2::DOUT1_MODE_R","esp32p4::lcd_cam::lcd_dly_mode_cfg2::DOUT2_MODE_R","esp32p4::lcd_cam::lcd_dly_mode_cfg2::DOUT3_MODE_R","esp32p4::lcd_cam::lcd_dly_mode_cfg2::DOUT4_MODE_R","esp32p4::lcd_cam::lcd_dly_mode_cfg2::DOUT5_MODE_R","esp32p4::lcd_cam::lcd_dly_mode_cfg2::DOUT6_MODE_R","esp32p4::lcd_cam::lcd_dly_mode_cfg2::DOUT7_MODE_R","esp32p4::lcd_cam::lcd_dly_mode_cfg2::DOUT8_MODE_R","esp32p4::lcd_cam::lcd_dly_mode_cfg2::DOUT9_MODE_R","esp32p4::lcd_cam::lcd_dly_mode_cfg2::DOUT10_MODE_R","esp32p4::lcd_cam::lcd_dly_mode_cfg2::DOUT11_MODE_R","esp32p4::lcd_cam::lcd_dly_mode_cfg2::DOUT12_MODE_R","esp32p4::lcd_cam::lcd_dly_mode_cfg2::DOUT13_MODE_R","esp32p4::lcd_cam::lcd_dly_mode_cfg2::DOUT14_MODE_R","esp32p4::lcd_cam::lcd_dly_mode_cfg2::DOUT15_MODE_R","esp32p4::lcd_cam::lc_reg_date::LC_DATE_R","esp32p4::ledc::ch_conf0::TIMER_SEL_CH_R","esp32p4::ledc::ch_conf0::OVF_NUM_CH_R","esp32p4::ledc::ch_hpoint::HPOINT_CH_R","esp32p4::ledc::ch_duty::DUTY_CH_R","esp32p4::ledc::ch_duty_r::DUTY_CH_R_R","esp32p4::ledc::timer_conf::TIMER_DUTY_RES_R","esp32p4::ledc::timer_conf::CLK_DIV_TIMER_R","esp32p4::ledc::timer_value::TIMER_CNT_R","esp32p4::ledc::ch_gamma_conf::CH_GAMMA_ENTRY_NUM_R","esp32p4::ledc::timer_cmp::TIMER_CMP_R","esp32p4::ledc::timer_cnt_cap::TIMER_CNT_CAP_R","esp32p4::ledc::conf::APB_CLK_SEL_R","esp32p4::ledc::date::LEDC_DATE_R","esp32p4::lp_peri::core_clk_sel::LP_I2S_TX_CLK_SEL_R","esp32p4::lp_peri::core_clk_sel::LP_I2S_RX_CLK_SEL_R","esp32p4::lp_peri::core_clk_sel::LP_I2C_CLK_SEL_R","esp32p4::lp_peri::core_clk_sel::LP_UART_CLK_SEL_R","esp32p4::lp_peri::adc_ctrl::LPADC_FUNC_DIV_NUM_R","esp32p4::lp_peri::adc_ctrl::LPADC_SAR2_DIV_NUM_R","esp32p4::lp_peri::adc_ctrl::LPADC_SAR1_DIV_NUM_R","esp32p4::lp_peri::lp_i2s_rxclk_div_num::LP_I2S_RX_CLKM_DIV_NUM_R","esp32p4::lp_peri::lp_i2s_rxclk_div_xyz::LP_I2S_RX_CLKM_DIV_Z_R","esp32p4::lp_peri::lp_i2s_rxclk_div_xyz::LP_I2S_RX_CLKM_DIV_Y_R","esp32p4::lp_peri::lp_i2s_rxclk_div_xyz::LP_I2S_RX_CLKM_DIV_X_R","esp32p4::lp_peri::lp_i2s_txclk_div_num::LP_I2S_TX_CLKM_DIV_NUM_R","esp32p4::lp_peri::lp_i2s_txclk_div_xyz::LP_I2S_TX_CLKM_DIV_Z_R","esp32p4::lp_peri::lp_i2s_txclk_div_xyz::LP_I2S_TX_CLKM_DIV_Y_R","esp32p4::lp_peri::lp_i2s_txclk_div_xyz::LP_I2S_TX_CLKM_DIV_X_R","esp32p4::lp_sys::lp_sys_ver_date::VER_DATE_R","esp32p4::lp_sys::sys_ctrl::DIG_FIB_R","esp32p4::lp_sys::sys_ctrl::ANA_FIB_R","esp32p4::lp_sys::sys_ctrl::LP_FIB_SEL_R","esp32p4::lp_sys::lp_core_boot_addr::LP_CPU_BOOT_ADDR_R","esp32p4::lp_sys::ext_wakeup1::SEL_R","esp32p4::lp_sys::ext_wakeup1_status::EXT_WAKEUP1_STATUS_R","esp32p4::lp_sys::boot_addr_hp_lp::BOOT_ADDR_HP_LP_R","esp32p4::lp_sys::lp_store0::LP_SCRATCH0_R","esp32p4::lp_sys::lp_store1::LP_SCRATCH1_R","esp32p4::lp_sys::lp_store2::LP_SCRATCH2_R","esp32p4::lp_sys::lp_store3::LP_SCRATCH3_R","esp32p4::lp_sys::lp_store4::LP_SCRATCH4_R","esp32p4::lp_sys::lp_store5::LP_SCRATCH5_R","esp32p4::lp_sys::lp_store6::LP_SCRATCH6_R","esp32p4::lp_sys::lp_store7::LP_SCRATCH7_R","esp32p4::lp_sys::lp_store8::LP_SCRATCH8_R","esp32p4::lp_sys::lp_store9::LP_SCRATCH9_R","esp32p4::lp_sys::lp_store10::LP_SCRATCH10_R","esp32p4::lp_sys::lp_store11::LP_SCRATCH11_R","esp32p4::lp_sys::lp_store12::LP_SCRATCH12_R","esp32p4::lp_sys::lp_store13::LP_SCRATCH13_R","esp32p4::lp_sys::lp_store14::LP_SCRATCH14_R","esp32p4::lp_sys::lp_store15::LP_SCRATCH15_R","esp32p4::lp_sys::lp_probea_ctrl::PROBE_A_MOD_SEL_R","esp32p4::lp_sys::lp_probea_ctrl::PROBE_A_TOP_SEL_R","esp32p4::lp_sys::lp_probea_ctrl::PROBE_L_SEL_R","esp32p4::lp_sys::lp_probea_ctrl::PROBE_H_SEL_R","esp32p4::lp_sys::lp_probeb_ctrl::PROBE_B_MOD_SEL_R","esp32p4::lp_sys::lp_probeb_ctrl::PROBE_B_TOP_SEL_R","esp32p4::lp_sys::lp_probe_out::PROBE_TOP_OUT_R","esp32p4::lp_sys::ana_xpd_pad_group::ANA_REG_XPD_PAD_GROUP_R","esp32p4::lp_sys::lp_tcm_ram_rdn_eco_low::LP_TCM_RAM_RDN_ECO_LOW_R","esp32p4::lp_sys::lp_tcm_ram_rdn_eco_high::LP_TCM_RAM_RDN_ECO_HIGH_R","esp32p4::lp_sys::lp_tcm_rom_rdn_eco_low::LP_TCM_ROM_RDN_ECO_LOW_R","esp32p4::lp_sys::lp_tcm_rom_rdn_eco_high::LP_TCM_ROM_RDN_ECO_HIGH_R","esp32p4::lp_sys::lp_pmu_rdn_eco_low::PMU_RDN_ECO_LOW_R","esp32p4::lp_sys::lp_pmu_rdn_eco_high::PMU_RDN_ECO_HIGH_R","esp32p4::lp_sys::pad_comp0::DREF_COMP0_R","esp32p4::lp_sys::pad_comp1::DREF_COMP1_R","esp32p4::lp_sys::backup_dma_cfg0::BURST_LIMIT_AON_R","esp32p4::lp_sys::backup_dma_cfg0::READ_INTERVAL_AON_R","esp32p4::lp_sys::backup_dma_cfg0::LINK_BACKUP_TOUT_THRES_AON_R","esp32p4::lp_sys::backup_dma_cfg0::LINK_TOUT_THRES_AON_R","esp32p4::lp_sys::backup_dma_cfg2::LINK_ADDR_AON_R","esp32p4::lp_sys::boot_addr_hp_core1::BOOT_ADDR_HP_CORE1_R","esp32p4::lp_sys::lp_addrhole_addr::LP_ADDRHOLE_ADDR_R","esp32p4::lp_sys::lp_addrhole_info::LP_ADDRHOLE_ID_R","esp32p4::lp_sys::hp_mem_aux_ctrl::HP_MEM_AUX_CTRL_R","esp32p4::lp_sys::lp_mem_aux_ctrl::LP_MEM_AUX_CTRL_R","esp32p4::lp_sys::hp_rom_aux_ctrl::HP_ROM_AUX_CTRL_R","esp32p4::lp_sys::lp_rom_aux_ctrl::LP_ROM_AUX_CTRL_R","esp32p4::lp_sys::lp_cpu_dbg_pc::LP_CPU_DBG_PC_R","esp32p4::lp_sys::lp_cpu_exc_pc::LP_CPU_EXC_PC_R","esp32p4::lp_sys::idbus_addrhole_addr::IDBUS_ADDRHOLE_ADDR_R","esp32p4::lp_sys::idbus_addrhole_info::IDBUS_ADDRHOLE_ID_R","esp32p4::lp_sys::hp_por_rst_bypass_ctrl::HP_PO_CNNT_RSTN_BYPASS_CTRL_R","esp32p4::lp_sys::hp_por_rst_bypass_ctrl::HP_PO_RSTN_BYPASS_CTRL_R","esp32p4::lp_sys::rng_data::RND_DATA_R","esp32p4::lp_sys::lp_core_ahb_timeout::THRES_R","esp32p4::lp_sys::lp_core_ahb_timeout::LP2HP_AHB_TIMEOUT_THRES_R","esp32p4::lp_sys::lp_core_ibus_timeout::THRES_R","esp32p4::lp_sys::lp_core_dbus_timeout::THRES_R","esp32p4::lp_sys::lp_core_err_resp_dis::LP_CORE_ERR_RESP_DIS_R","esp32p4::lp_sys::rng_cfg::RNG_TIMER_PSCALE_R","esp32p4::lp_sys::rng_cfg::RNG_SAR_DATA_R","esp32p4::lp_ana_peri::lp_ana_bod_mode0_cntl::LP_ANA_BOD_MODE0_INTR_WAIT_R","esp32p4::lp_ana_peri::lp_ana_bod_mode0_cntl::LP_ANA_BOD_MODE0_RESET_WAIT_R","esp32p4::lp_ana_peri::lp_ana_vdd_source_cntl::LP_ANA_DETMODE_SEL_R","esp32p4::lp_ana_peri::lp_ana_vdd_source_cntl::LP_ANA_VGOOD_EVENT_RECORD_R","esp32p4::lp_ana_peri::lp_ana_vdd_source_cntl::LP_ANA_BOD_SOURCE_ENA_R","esp32p4::lp_ana_peri::lp_ana_vddbat_bod_cntl::LP_ANA_VDDBAT_UPVOLTAGE_TARGET_R","esp32p4::lp_ana_peri::lp_ana_vddbat_bod_cntl::LP_ANA_VDDBAT_UNDERVOLTAGE_TARGET_R","esp32p4::lp_ana_peri::lp_ana_vddbat_charge_cntl::LP_ANA_VDDBAT_CHARGE_UPVOLTAGE_TARGET_R","esp32p4::lp_ana_peri::lp_ana_vddbat_charge_cntl::LP_ANA_VDDBAT_CHARGE_UNDERVOLTAGE_TARGET_R","esp32p4::lp_ana_peri::lp_ana_fib_enable::LP_ANA_ANA_FIB_ENA_R","esp32p4::lp_ana_peri::lp_ana_touch_approach_work_meas_num::LP_ANA_TOUCH_APPROACH_MEAS_NUM2_R","esp32p4::lp_ana_peri::lp_ana_touch_approach_work_meas_num::LP_ANA_TOUCH_APPROACH_MEAS_NUM1_R","esp32p4::lp_ana_peri::lp_ana_touch_approach_work_meas_num::LP_ANA_TOUCH_APPROACH_MEAS_NUM0_R","esp32p4::lp_ana_peri::lp_ana_touch_scan_ctrl1::LP_ANA_TOUCH_SCAN_PAD_MAP_R","esp32p4::lp_ana_peri::lp_ana_touch_scan_ctrl1::LP_ANA_TOUCH_XPD_WAIT_R","esp32p4::lp_ana_peri::lp_ana_touch_scan_ctrl2::LP_ANA_TOUCH_TIMEOUT_NUM_R","esp32p4::lp_ana_peri::lp_ana_touch_scan_ctrl2::LP_ANA_TOUCH_OUT_RING_R","esp32p4::lp_ana_peri::lp_ana_touch_scan_ctrl2::LP_ANA_FREQ_SCAN_CNT_LIMIT_R","esp32p4::lp_ana_peri::lp_ana_touch_work::LP_ANA_DIV_NUM2_R","esp32p4::lp_ana_peri::lp_ana_touch_work::LP_ANA_DIV_NUM1_R","esp32p4::lp_ana_peri::lp_ana_touch_work::LP_ANA_DIV_NUM0_R","esp32p4::lp_ana_peri::lp_ana_touch_work_meas_num::LP_ANA_TOUCH_MEAS_NUM2_R","esp32p4::lp_ana_peri::lp_ana_touch_work_meas_num::LP_ANA_TOUCH_MEAS_NUM1_R","esp32p4::lp_ana_peri::lp_ana_touch_work_meas_num::LP_ANA_TOUCH_MEAS_NUM0_R","esp32p4::lp_ana_peri::lp_ana_touch_filter1::LP_ANA_TOUCH_HYSTERESIS_R","esp32p4::lp_ana_peri::lp_ana_touch_filter1::LP_ANA_TOUCH_NEG_NOISE_THRES_R","esp32p4::lp_ana_peri::lp_ana_touch_filter1::LP_ANA_TOUCH_NOISE_THRES_R","esp32p4::lp_ana_peri::lp_ana_touch_filter1::LP_ANA_TOUCH_SMOOTH_LVL_R","esp32p4::lp_ana_peri::lp_ana_touch_filter1::LP_ANA_TOUCH_JITTER_STEP_R","esp32p4::lp_ana_peri::lp_ana_touch_filter1::LP_ANA_TOUCH_FILTER_MODE_R","esp32p4::lp_ana_peri::lp_ana_touch_filter1::LP_ANA_TOUCH_NEG_NOISE_LIMIT_R","esp32p4::lp_ana_peri::lp_ana_touch_filter1::LP_ANA_TOUCH_APPROACH_LIMIT_R","esp32p4::lp_ana_peri::lp_ana_touch_filter1::LP_ANA_TOUCH_DEBOUNCE_LIMIT_R","esp32p4::lp_ana_peri::lp_ana_touch_filter2::LP_ANA_TOUCH_OUTEN_R","esp32p4::lp_ana_peri::lp_ana_touch_filter3::LP_ANA_TOUCH_BASELINE_SW_R","esp32p4::lp_ana_peri::lp_ana_touch_slp0::LP_ANA_TOUCH_SLP_TH0_R","esp32p4::lp_ana_peri::lp_ana_touch_slp0::LP_ANA_TOUCH_SLP_PAD_R","esp32p4::lp_ana_peri::lp_ana_touch_slp1::LP_ANA_TOUCH_SLP_TH2_R","esp32p4::lp_ana_peri::lp_ana_touch_slp1::LP_ANA_TOUCH_SLP_TH1_R","esp32p4::lp_ana_peri::lp_ana_touch_approach::PAD0_R","esp32p4::lp_ana_peri::lp_ana_touch_approach::PAD1_R","esp32p4::lp_ana_peri::lp_ana_touch_approach::PAD2_R","esp32p4::lp_ana_peri::lp_ana_touch_freq0_scan_para::LP_ANA_TOUCH_FREQ0_DCAP_LPF_R","esp32p4::lp_ana_peri::lp_ana_touch_freq0_scan_para::LP_ANA_TOUCH_FREQ0_DRES_LPF_R","esp32p4::lp_ana_peri::lp_ana_touch_freq0_scan_para::LP_ANA_TOUCH_FREQ0_DRV_LS_R","esp32p4::lp_ana_peri::lp_ana_touch_freq0_scan_para::LP_ANA_TOUCH_FREQ0_DRV_HS_R","esp32p4::lp_ana_peri::lp_ana_touch_freq0_scan_para::LP_ANA_TOUCH_FREQ0_DBIAS_R","esp32p4::lp_ana_peri::lp_ana_touch_freq1_scan_para::LP_ANA_TOUCH_FREQ1_DCAP_LPF_R","esp32p4::lp_ana_peri::lp_ana_touch_freq1_scan_para::LP_ANA_TOUCH_FREQ1_DRES_LPF_R","esp32p4::lp_ana_peri::lp_ana_touch_freq1_scan_para::LP_ANA_TOUCH_FREQ1_DRV_LS_R","esp32p4::lp_ana_peri::lp_ana_touch_freq1_scan_para::LP_ANA_TOUCH_FREQ1_DRV_HS_R","esp32p4::lp_ana_peri::lp_ana_touch_freq1_scan_para::LP_ANA_TOUCH_FREQ1_DBIAS_R","esp32p4::lp_ana_peri::lp_ana_touch_freq2_scan_para::LP_ANA_TOUCH_FREQ2_DCAP_LPF_R","esp32p4::lp_ana_peri::lp_ana_touch_freq2_scan_para::LP_ANA_TOUCH_FREQ2_DRES_LPF_R","esp32p4::lp_ana_peri::lp_ana_touch_freq2_scan_para::LP_ANA_TOUCH_FREQ2_DRV_LS_R","esp32p4::lp_ana_peri::lp_ana_touch_freq2_scan_para::LP_ANA_TOUCH_FREQ2_DRV_HS_R","esp32p4::lp_ana_peri::lp_ana_touch_freq2_scan_para::LP_ANA_TOUCH_FREQ2_DBIAS_R","esp32p4::lp_ana_peri::lp_ana_touch_ana_para::LP_ANA_TOUCH_TOUCH_BUF_DRV_R","esp32p4::lp_ana_peri::lp_ana_touch_ana_para::LP_ANA_TOUCH_TOUCH_DCAP_CAL_R","esp32p4::lp_ana_peri::lp_ana_touch_mux0::LP_ANA_TOUCH_DATA_SEL_R","esp32p4::lp_ana_peri::lp_ana_touch_mux0::LP_ANA_TOUCH_FREQ_SEL_R","esp32p4::lp_ana_peri::lp_ana_touch_mux0::LP_ANA_TOUCH_BUFSEL_R","esp32p4::lp_ana_peri::lp_ana_touch_mux1::LP_ANA_TOUCH_START_R","esp32p4::lp_ana_peri::lp_ana_touch_mux1::LP_ANA_TOUCH_XPD_R","esp32p4::lp_ana_peri::lp_ana_touch_pad0_th0::LP_ANA_TOUCH_PAD0_TH0_R","esp32p4::lp_ana_peri::lp_ana_touch_pad0_th1::LP_ANA_TOUCH_PAD0_TH1_R","esp32p4::lp_ana_peri::lp_ana_touch_pad0_th2::LP_ANA_TOUCH_PAD0_TH2_R","esp32p4::lp_ana_peri::lp_ana_touch_pad1_th0::LP_ANA_TOUCH_PAD1_TH0_R","esp32p4::lp_ana_peri::lp_ana_touch_pad1_th1::LP_ANA_TOUCH_PAD1_TH1_R","esp32p4::lp_ana_peri::lp_ana_touch_pad1_th2::LP_ANA_TOUCH_PAD1_TH2_R","esp32p4::lp_ana_peri::lp_ana_touch_pad2_th0::LP_ANA_TOUCH_PAD2_TH0_R","esp32p4::lp_ana_peri::lp_ana_touch_pad2_th1::LP_ANA_TOUCH_PAD2_TH1_R","esp32p4::lp_ana_peri::lp_ana_touch_pad2_th2::LP_ANA_TOUCH_PAD2_TH2_R","esp32p4::lp_ana_peri::lp_ana_touch_pad3_th0::LP_ANA_TOUCH_PAD3_TH0_R","esp32p4::lp_ana_peri::lp_ana_touch_pad3_th1::LP_ANA_TOUCH_PAD3_TH1_R","esp32p4::lp_ana_peri::lp_ana_touch_pad3_th2::LP_ANA_TOUCH_PAD3_TH2_R","esp32p4::lp_ana_peri::lp_ana_touch_pad4_th0::LP_ANA_TOUCH_PAD4_TH0_R","esp32p4::lp_ana_peri::lp_ana_touch_pad4_th1::LP_ANA_TOUCH_PAD4_TH1_R","esp32p4::lp_ana_peri::lp_ana_touch_pad4_th2::LP_ANA_TOUCH_PAD4_TH2_R","esp32p4::lp_ana_peri::lp_ana_touch_pad5_th0::LP_ANA_TOUCH_PAD5_TH0_R","esp32p4::lp_ana_peri::lp_ana_touch_pad5_th1::LP_ANA_TOUCH_PAD5_TH1_R","esp32p4::lp_ana_peri::lp_ana_touch_pad5_th2::LP_ANA_TOUCH_PAD5_TH2_R","esp32p4::lp_ana_peri::lp_ana_touch_pad6_th0::LP_ANA_TOUCH_PAD6_TH0_R","esp32p4::lp_ana_peri::lp_ana_touch_pad6_th1::LP_ANA_TOUCH_PAD6_TH1_R","esp32p4::lp_ana_peri::lp_ana_touch_pad6_th2::LP_ANA_TOUCH_PAD6_TH2_R","esp32p4::lp_ana_peri::lp_ana_touch_pad7_th0::LP_ANA_TOUCH_PAD7_TH0_R","esp32p4::lp_ana_peri::lp_ana_touch_pad7_th1::LP_ANA_TOUCH_PAD7_TH1_R","esp32p4::lp_ana_peri::lp_ana_touch_pad7_th2::LP_ANA_TOUCH_PAD7_TH2_R","esp32p4::lp_ana_peri::lp_ana_touch_pad8_th0::LP_ANA_TOUCH_PAD8_TH0_R","esp32p4::lp_ana_peri::lp_ana_touch_pad8_th1::LP_ANA_TOUCH_PAD8_TH1_R","esp32p4::lp_ana_peri::lp_ana_touch_pad8_th2::LP_ANA_TOUCH_PAD8_TH2_R","esp32p4::lp_ana_peri::lp_ana_touch_pad9_th0::LP_ANA_TOUCH_PAD9_TH0_R","esp32p4::lp_ana_peri::lp_ana_touch_pad9_th1::LP_ANA_TOUCH_PAD9_TH1_R","esp32p4::lp_ana_peri::lp_ana_touch_pad9_th2::LP_ANA_TOUCH_PAD9_TH2_R","esp32p4::lp_ana_peri::lp_ana_touch_pad10_th0::LP_ANA_TOUCH_PAD10_TH0_R","esp32p4::lp_ana_peri::lp_ana_touch_pad10_th1::LP_ANA_TOUCH_PAD10_TH1_R","esp32p4::lp_ana_peri::lp_ana_touch_pad10_th2::LP_ANA_TOUCH_PAD10_TH2_R","esp32p4::lp_ana_peri::lp_ana_touch_pad11_th0::LP_ANA_TOUCH_PAD11_TH0_R","esp32p4::lp_ana_peri::lp_ana_touch_pad11_th1::LP_ANA_TOUCH_PAD11_TH1_R","esp32p4::lp_ana_peri::lp_ana_touch_pad11_th2::LP_ANA_TOUCH_PAD11_TH2_R","esp32p4::lp_ana_peri::lp_ana_touch_pad12_th0::LP_ANA_TOUCH_PAD12_TH0_R","esp32p4::lp_ana_peri::lp_ana_touch_pad12_th1::LP_ANA_TOUCH_PAD12_TH1_R","esp32p4::lp_ana_peri::lp_ana_touch_pad12_th2::LP_ANA_TOUCH_PAD12_TH2_R","esp32p4::lp_ana_peri::lp_ana_touch_pad13_th0::LP_ANA_TOUCH_PAD13_TH0_R","esp32p4::lp_ana_peri::lp_ana_touch_pad13_th1::LP_ANA_TOUCH_PAD13_TH1_R","esp32p4::lp_ana_peri::lp_ana_touch_pad13_th2::LP_ANA_TOUCH_PAD13_TH2_R","esp32p4::lp_ana_peri::lp_ana_touch_pad14_th0::LP_ANA_TOUCH_PAD14_TH0_R","esp32p4::lp_ana_peri::lp_ana_touch_pad14_th1::LP_ANA_TOUCH_PAD14_TH1_R","esp32p4::lp_ana_peri::lp_ana_touch_pad14_th2::LP_ANA_TOUCH_PAD14_TH2_R","esp32p4::lp_ana_peri::lp_ana_date::LP_ANA_LP_ANA_DATE_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_lp_clk_conf::LP_AONCLKRST_SLOW_CLK_SEL_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_lp_clk_conf::LP_AONCLKRST_FAST_CLK_SEL_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_lp_clk_conf::LP_AONCLKRST_LP_PERI_DIV_NUM_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_reset_cause::LP_AONCLKRST_LPCORE_RESET_CAUSE_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_reset_cause::LP_AONCLKRST_HPCORE0_RESET_CAUSE_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_reset_cause::LP_AONCLKRST_HPCORE1_RESET_CAUSE_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_hpcpu_reset_ctrl0::LP_AONCLKRST_LP_WDT_HPCORE0_RESET_LENGTH_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_hpcpu_reset_ctrl0::LP_AONCLKRST_HPCORE0_STALL_WAIT_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_hpcpu_reset_ctrl0::LP_AONCLKRST_LP_WDT_HPCORE1_RESET_LENGTH_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_hpcpu_reset_ctrl0::LP_AONCLKRST_HPCORE1_STALL_WAIT_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_hpcpu_reset_ctrl1::LP_AONCLKRST_HPCORE0_SW_STALL_CODE_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_hpcpu_reset_ctrl1::LP_AONCLKRST_HPCORE1_SW_STALL_CODE_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_fosc_cntl::LP_AONCLKRST_FOSC_DFREQ_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_rc32k_cntl::LP_AONCLKRST_RC32K_DFREQ_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_sosc_cntl::LP_AONCLKRST_SOSC_DFREQ_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_xtal32k::LP_AONCLKRST_DRES_XTAL32K_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_xtal32k::LP_AONCLKRST_DGM_XTAL32K_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_xtal32k::LP_AONCLKRST_DAC_XTAL32K_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_mux_hpsys_reset_bypass::LP_AONCLKRST_MUX_HPSYS_RESET_BYPASS_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_hpsys_0_reset_bypass::LP_AONCLKRST_HPSYS_0_RESET_BYPASS_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_hpsys_apm_reset_bypass::LP_AONCLKRST_HPSYS_APM_RESET_BYPASS_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_hp_clk_ctrl::LP_AONCLKRST_HP_ROOT_CLK_SRC_SEL_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_hp_usb_clkrst_ctrl0::LP_AONCLKRST_USB_48M_DIV_NUM_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_hp_usb_clkrst_ctrl0::LP_AONCLKRST_USB_25M_DIV_NUM_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_hp_usb_clkrst_ctrl0::LP_AONCLKRST_USB_12M_DIV_NUM_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_hp_usb_clkrst_ctrl1::LP_AONCLKRST_USB_OTG20_PHYREF_CLK_SRC_SEL_R","esp32p4::lp_gpio::ver_date::REG_VER_DATE_R","esp32p4::lp_gpio::out::REG_GPIO_OUT_DATA_R","esp32p4::lp_gpio::enable::REG_GPIO_ENABLE_DATA_R","esp32p4::lp_gpio::status::REG_GPIO_STATUS_DATA_R","esp32p4::lp_gpio::status_next::REG_GPIO_STATUS_INTERRUPT_NEXT_R","esp32p4::lp_gpio::in_::REG_GPIO_IN_DATA_NEXT_R","esp32p4::lp_gpio::pin0::REG_GPIO_PIN0_INT_TYPE_R","esp32p4::lp_gpio::pin1::REG_GPIO_PIN1_INT_TYPE_R","esp32p4::lp_gpio::pin2::REG_GPIO_PIN2_INT_TYPE_R","esp32p4::lp_gpio::pin3::REG_GPIO_PIN3_INT_TYPE_R","esp32p4::lp_gpio::pin4::REG_GPIO_PIN4_INT_TYPE_R","esp32p4::lp_gpio::pin5::REG_GPIO_PIN5_INT_TYPE_R","esp32p4::lp_gpio::pin6::REG_GPIO_PIN6_INT_TYPE_R","esp32p4::lp_gpio::pin7::REG_GPIO_PIN7_INT_TYPE_R","esp32p4::lp_gpio::pin8::REG_GPIO_PIN8_INT_TYPE_R","esp32p4::lp_gpio::pin9::REG_GPIO_PIN9_INT_TYPE_R","esp32p4::lp_gpio::pin10::REG_GPIO_PIN10_INT_TYPE_R","esp32p4::lp_gpio::pin11::REG_GPIO_PIN11_INT_TYPE_R","esp32p4::lp_gpio::pin12::REG_GPIO_PIN12_INT_TYPE_R","esp32p4::lp_gpio::pin13::REG_GPIO_PIN13_INT_TYPE_R","esp32p4::lp_gpio::pin14::REG_GPIO_PIN14_INT_TYPE_R","esp32p4::lp_gpio::pin15::REG_GPIO_PIN15_INT_TYPE_R","esp32p4::lp_gpio::func0_in_sel_cfg::REG_GPIO_FUNC0_IN_SEL_R","esp32p4::lp_gpio::func1_in_sel_cfg::REG_GPIO_FUNC1_IN_SEL_R","esp32p4::lp_gpio::func2_in_sel_cfg::REG_GPIO_FUNC2_IN_SEL_R","esp32p4::lp_gpio::func3_in_sel_cfg::REG_GPIO_FUNC3_IN_SEL_R","esp32p4::lp_gpio::func4_in_sel_cfg::REG_GPIO_FUNC4_IN_SEL_R","esp32p4::lp_gpio::func5_in_sel_cfg::REG_GPIO_FUNC5_IN_SEL_R","esp32p4::lp_gpio::func6_in_sel_cfg::REG_GPIO_FUNC6_IN_SEL_R","esp32p4::lp_gpio::func7_in_sel_cfg::REG_GPIO_FUNC7_IN_SEL_R","esp32p4::lp_gpio::func8_in_sel_cfg::REG_GPIO_FUNC8_IN_SEL_R","esp32p4::lp_gpio::func9_in_sel_cfg::REG_GPIO_FUNC9_IN_SEL_R","esp32p4::lp_gpio::func10_in_sel_cfg::REG_GPIO_FUNC10_IN_SEL_R","esp32p4::lp_gpio::func11_in_sel_cfg::REG_GPIO_FUNC11_IN_SEL_R","esp32p4::lp_gpio::func12_in_sel_cfg::REG_GPIO_FUNC12_IN_SEL_R","esp32p4::lp_gpio::func13_in_sel_cfg::REG_GPIO_FUNC13_IN_SEL_R","esp32p4::lp_gpio::func0_out_sel_cfg::REG_GPIO_FUNC0_OUT_SEL_R","esp32p4::lp_gpio::func1_out_sel_cfg::REG_GPIO_FUNC1_OUT_SEL_R","esp32p4::lp_gpio::func2_out_sel_cfg::REG_GPIO_FUNC2_OUT_SEL_R","esp32p4::lp_gpio::func3_out_sel_cfg::REG_GPIO_FUNC3_OUT_SEL_R","esp32p4::lp_gpio::func4_out_sel_cfg::REG_GPIO_FUNC4_OUT_SEL_R","esp32p4::lp_gpio::func5_out_sel_cfg::REG_GPIO_FUNC5_OUT_SEL_R","esp32p4::lp_gpio::func6_out_sel_cfg::REG_GPIO_FUNC6_OUT_SEL_R","esp32p4::lp_gpio::func7_out_sel_cfg::REG_GPIO_FUNC7_OUT_SEL_R","esp32p4::lp_gpio::func8_out_sel_cfg::REG_GPIO_FUNC8_OUT_SEL_R","esp32p4::lp_gpio::func9_out_sel_cfg::REG_GPIO_FUNC9_OUT_SEL_R","esp32p4::lp_gpio::func10_out_sel_cfg::REG_GPIO_FUNC10_OUT_SEL_R","esp32p4::lp_gpio::func11_out_sel_cfg::REG_GPIO_FUNC11_OUT_SEL_R","esp32p4::lp_gpio::func12_out_sel_cfg::REG_GPIO_FUNC12_OUT_SEL_R","esp32p4::lp_gpio::func13_out_sel_cfg::REG_GPIO_FUNC13_OUT_SEL_R","esp32p4::lp_gpio::func14_out_sel_cfg::REG_GPIO_FUNC14_OUT_SEL_R","esp32p4::lp_gpio::func15_out_sel_cfg::REG_GPIO_FUNC15_OUT_SEL_R","esp32p4::lp_i2c0::scl_low_period::SCL_LOW_PERIOD_R","esp32p4::lp_i2c0::sr::RXFIFO_CNT_R","esp32p4::lp_i2c0::sr::TXFIFO_CNT_R","esp32p4::lp_i2c0::sr::SCL_MAIN_STATE_LAST_R","esp32p4::lp_i2c0::sr::SCL_STATE_LAST_R","esp32p4::lp_i2c0::to::TIME_OUT_VALUE_R","esp32p4::lp_i2c0::fifo_st::RXFIFO_RADDR_R","esp32p4::lp_i2c0::fifo_st::RXFIFO_WADDR_R","esp32p4::lp_i2c0::fifo_st::TXFIFO_RADDR_R","esp32p4::lp_i2c0::fifo_st::TXFIFO_WADDR_R","esp32p4::lp_i2c0::fifo_conf::RXFIFO_WM_THRHD_R","esp32p4::lp_i2c0::fifo_conf::TXFIFO_WM_THRHD_R","esp32p4::lp_i2c0::data::FIFO_RDATA_R","esp32p4::lp_i2c0::sda_hold::TIME_R","esp32p4::lp_i2c0::sda_sample::TIME_R","esp32p4::lp_i2c0::scl_high_period::SCL_HIGH_PERIOD_R","esp32p4::lp_i2c0::scl_high_period::SCL_WAIT_HIGH_PERIOD_R","esp32p4::lp_i2c0::scl_start_hold::TIME_R","esp32p4::lp_i2c0::scl_rstart_setup::TIME_R","esp32p4::lp_i2c0::scl_stop_hold::TIME_R","esp32p4::lp_i2c0::scl_stop_setup::TIME_R","esp32p4::lp_i2c0::filter_cfg::SCL_FILTER_THRES_R","esp32p4::lp_i2c0::filter_cfg::SDA_FILTER_THRES_R","esp32p4::lp_i2c0::clk_conf::SCLK_DIV_NUM_R","esp32p4::lp_i2c0::clk_conf::SCLK_DIV_A_R","esp32p4::lp_i2c0::clk_conf::SCLK_DIV_B_R","esp32p4::lp_i2c0::comd0::COMMAND0_R","esp32p4::lp_i2c0::comd1::COMMAND1_R","esp32p4::lp_i2c0::comd2::COMMAND2_R","esp32p4::lp_i2c0::comd3::COMMAND3_R","esp32p4::lp_i2c0::comd4::COMMAND4_R","esp32p4::lp_i2c0::comd5::COMMAND5_R","esp32p4::lp_i2c0::comd6::COMMAND6_R","esp32p4::lp_i2c0::comd7::COMMAND7_R","esp32p4::lp_i2c0::scl_st_time_out::SCL_ST_TO_I2C_R","esp32p4::lp_i2c0::scl_main_st_time_out::SCL_MAIN_ST_TO_I2C_R","esp32p4::lp_i2c0::scl_sp_conf::SCL_RST_SLV_NUM_R","esp32p4::lp_i2c0::date::DATE_R","esp32p4::lp_i2c0::txfifo_start_addr::TXFIFO_START_ADDR_R","esp32p4::lp_i2c0::rxfifo_start_addr::RXFIFO_START_ADDR_R","esp32p4::lp_i2s0::rx_mem_conf::RX_MEM_FIFO_CNT_R","esp32p4::lp_i2s0::rx_mem_conf::RX_MEM_THRESHOLD_R","esp32p4::lp_i2s0::rx_conf::RX_PCM_CONF_R","esp32p4::lp_i2s0::rx_conf::RX_STOP_MODE_R","esp32p4::lp_i2s0::rx_conf1::RX_TDM_WS_WIDTH_R","esp32p4::lp_i2s0::rx_conf1::RX_BCK_DIV_NUM_R","esp32p4::lp_i2s0::rx_conf1::RX_BITS_MOD_R","esp32p4::lp_i2s0::rx_conf1::RX_HALF_SAMPLE_BITS_R","esp32p4::lp_i2s0::rx_conf1::RX_TDM_CHAN_BITS_R","esp32p4::lp_i2s0::rx_tdm_ctrl::RX_TDM_TOT_CHAN_NUM_R","esp32p4::lp_i2s0::rx_timing::RX_SD_IN_DM_R","esp32p4::lp_i2s0::rx_timing::RX_WS_OUT_DM_R","esp32p4::lp_i2s0::rx_timing::RX_BCK_OUT_DM_R","esp32p4::lp_i2s0::rx_timing::RX_WS_IN_DM_R","esp32p4::lp_i2s0::rx_timing::RX_BCK_IN_DM_R","esp32p4::lp_i2s0::lc_hung_conf::LC_FIFO_TIMEOUT_R","esp32p4::lp_i2s0::lc_hung_conf::LC_FIFO_TIMEOUT_SHIFT_R","esp32p4::lp_i2s0::rxeof_num::RX_EOF_NUM_R","esp32p4::lp_i2s0::conf_sigle_data::SINGLE_DATA_R","esp32p4::lp_i2s0::rx_pdm_conf::RX_PDM2PCM_AMPLIFY_NUM_R","esp32p4::lp_i2s0::rx_pdm_conf::RX_IIR_HP_MULT12_5_R","esp32p4::lp_i2s0::rx_pdm_conf::RX_IIR_HP_MULT12_0_R","esp32p4::lp_i2s0::eco_low::RDN_ECO_LOW_R","esp32p4::lp_i2s0::eco_high::RDN_ECO_HIGH_R","esp32p4::lp_i2s0::vad_param0::PARAM_MIN_ENERGY_R","esp32p4::lp_i2s0::vad_param0::PARAM_INIT_FRAME_NUM_R","esp32p4::lp_i2s0::vad_param1::PARAM_MIN_SPEECH_COUNT_R","esp32p4::lp_i2s0::vad_param1::PARAM_MAX_SPEECH_COUNT_R","esp32p4::lp_i2s0::vad_param1::PARAM_HANGOVER_SPEECH_R","esp32p4::lp_i2s0::vad_param1::PARAM_HANGOVER_SILENT_R","esp32p4::lp_i2s0::vad_param1::PARAM_MAX_OFFSET_R","esp32p4::lp_i2s0::vad_param2::PARAM_NOISE_AMP_DOWN_R","esp32p4::lp_i2s0::vad_param2::PARAM_NOISE_AMP_UP_R","esp32p4::lp_i2s0::vad_param3::PARAM_NOISE_SPE_UP0_R","esp32p4::lp_i2s0::vad_param3::PARAM_NOISE_SPE_UP1_R","esp32p4::lp_i2s0::vad_param4::PARAM_NOISE_SPE_DOWN_R","esp32p4::lp_i2s0::vad_param4::PARAM_NOISE_MEAN_DOWN_R","esp32p4::lp_i2s0::vad_param5::PARAM_NOISE_MEAN_UP0_R","esp32p4::lp_i2s0::vad_param5::PARAM_NOISE_MEAN_UP1_R","esp32p4::lp_i2s0::vad_param6::PARAM_NOISE_STD_FS_THSL_R","esp32p4::lp_i2s0::vad_param6::PARAM_NOISE_STD_FS_THSH_R","esp32p4::lp_i2s0::vad_param7::PARAM_THRES_UPD_BASE_R","esp32p4::lp_i2s0::vad_param7::PARAM_THRES_UPD_VARY_R","esp32p4::lp_i2s0::vad_param8::PARAM_THRES_UPD_BDL_R","esp32p4::lp_i2s0::vad_param8::PARAM_THRES_UPD_BDH_R","esp32p4::lp_i2s0::vad_param8::PARAM_FEATURE_BURST_R","esp32p4::lp_i2s0::vad_ob0::SPEECH_COUNT_OB_R","esp32p4::lp_i2s0::vad_ob0::SILENT_COUNT_OB_R","esp32p4::lp_i2s0::vad_ob0::MAX_SIGNAL0_OB_R","esp32p4::lp_i2s0::vad_ob1::MAX_SIGNAL1_OB_R","esp32p4::lp_i2s0::vad_ob1::MAX_SIGNAL2_OB_R","esp32p4::lp_i2s0::vad_ob2::NOISE_AMP_OB_R","esp32p4::lp_i2s0::vad_ob3::NOISE_MEAN_OB_R","esp32p4::lp_i2s0::vad_ob4::NOISE_STD_OB_R","esp32p4::lp_i2s0::vad_ob5::OFFSET_OB_R","esp32p4::lp_i2s0::vad_ob6::THRESHOLD_OB_R","esp32p4::lp_i2s0::vad_ob7::ENERGY_LOW_OB_R","esp32p4::lp_i2s0::vad_ob8::ENERGY_HIGH_OB_R","esp32p4::lp_i2s0::date::DATE_R","esp32p4::lp_io_mux::ver_date::REG_VER_DATE_R","esp32p4::lp_io_mux::pad0::REG_PAD0_DRV_R","esp32p4::lp_io_mux::pad0::REG_PAD0_FUN_SEL_R","esp32p4::lp_io_mux::pad1::REG_PAD1_DRV_R","esp32p4::lp_io_mux::pad1::REG_PAD1_FUN_SEL_R","esp32p4::lp_io_mux::pad2::REG_PAD2_DRV_R","esp32p4::lp_io_mux::pad2::REG_PAD2_FUN_SEL_R","esp32p4::lp_io_mux::pad3::REG_PAD3_DRV_R","esp32p4::lp_io_mux::pad3::REG_PAD3_FUN_SEL_R","esp32p4::lp_io_mux::pad4::REG_PAD4_DRV_R","esp32p4::lp_io_mux::pad4::REG_PAD4_FUN_SEL_R","esp32p4::lp_io_mux::pad5::REG_PAD5_DRV_R","esp32p4::lp_io_mux::pad5::REG_PAD5_FUN_SEL_R","esp32p4::lp_io_mux::pad6::REG_PAD6_DRV_R","esp32p4::lp_io_mux::pad6::REG_PAD6_FUN_SEL_R","esp32p4::lp_io_mux::pad7::REG_PAD7_DRV_R","esp32p4::lp_io_mux::pad7::REG_PAD7_FUN_SEL_R","esp32p4::lp_io_mux::pad8::REG_PAD8_DRV_R","esp32p4::lp_io_mux::pad8::REG_PAD8_FUN_SEL_R","esp32p4::lp_io_mux::pad9::REG_PAD9_DRV_R","esp32p4::lp_io_mux::pad9::REG_PAD9_FUN_SEL_R","esp32p4::lp_io_mux::pad10::REG_PAD10_DRV_R","esp32p4::lp_io_mux::pad10::REG_PAD10_FUN_SEL_R","esp32p4::lp_io_mux::pad11::REG_PAD11_DRV_R","esp32p4::lp_io_mux::pad11::REG_PAD11_FUN_SEL_R","esp32p4::lp_io_mux::pad120::REG_PAD12_DRV_R","esp32p4::lp_io_mux::pad120::REG_PAD12_FUN_SEL_R","esp32p4::lp_io_mux::pad13::REG_PAD13_DRV_R","esp32p4::lp_io_mux::pad13::REG_PAD13_FUN_SEL_R","esp32p4::lp_io_mux::pad14::REG_PAD14_DRV_R","esp32p4::lp_io_mux::pad14::REG_PAD14_FUN_SEL_R","esp32p4::lp_io_mux::pad15::REG_PAD15_DRV_R","esp32p4::lp_io_mux::pad15::REG_PAD15_FUN_SEL_R","esp32p4::lp_io_mux::ext_wakeup0_sel::REG_XTL_EXT_CTR_SEL_R","esp32p4::lp_io_mux::ext_wakeup0_sel::REG_EXT_WAKEUP0_SEL_R","esp32p4::lp_io_mux::lp_pad_hold::REG_LP_GPIO_HOLD_R","esp32p4::lp_io_mux::lp_pad_hys::REG_LP_GPIO_HYS_R","esp32p4::lp_uart::fifo::RXFIFO_RD_BYTE_R","esp32p4::lp_uart::clkdiv_sync::CLKDIV_R","esp32p4::lp_uart::clkdiv_sync::CLKDIV_FRAG_R","esp32p4::lp_uart::rx_filt::GLITCH_FILT_R","esp32p4::lp_uart::status::RXFIFO_CNT_R","esp32p4::lp_uart::status::TXFIFO_CNT_R","esp32p4::lp_uart::conf0_sync::BIT_NUM_R","esp32p4::lp_uart::conf0_sync::STOP_BIT_NUM_R","esp32p4::lp_uart::conf1::RXFIFO_FULL_THRHD_R","esp32p4::lp_uart::conf1::TXFIFO_EMPTY_THRHD_R","esp32p4::lp_uart::hwfc_conf_sync::RX_FLOW_THRHD_R","esp32p4::lp_uart::sleep_conf0::WK_CHAR1_R","esp32p4::lp_uart::sleep_conf0::WK_CHAR2_R","esp32p4::lp_uart::sleep_conf0::WK_CHAR3_R","esp32p4::lp_uart::sleep_conf0::WK_CHAR4_R","esp32p4::lp_uart::sleep_conf1::WK_CHAR0_R","esp32p4::lp_uart::sleep_conf2::ACTIVE_THRESHOLD_R","esp32p4::lp_uart::sleep_conf2::RX_WAKE_UP_THRHD_R","esp32p4::lp_uart::sleep_conf2::WK_CHAR_NUM_R","esp32p4::lp_uart::sleep_conf2::WK_CHAR_MASK_R","esp32p4::lp_uart::sleep_conf2::WK_MODE_SEL_R","esp32p4::lp_uart::swfc_conf0_sync::XON_CHAR_R","esp32p4::lp_uart::swfc_conf0_sync::XOFF_CHAR_R","esp32p4::lp_uart::swfc_conf1::XON_THRESHOLD_R","esp32p4::lp_uart::swfc_conf1::XOFF_THRESHOLD_R","esp32p4::lp_uart::txbrk_conf_sync::TX_BRK_NUM_R","esp32p4::lp_uart::idle_conf_sync::RX_IDLE_THRHD_R","esp32p4::lp_uart::idle_conf_sync::TX_IDLE_NUM_R","esp32p4::lp_uart::at_cmd_precnt_sync::PRE_IDLE_NUM_R","esp32p4::lp_uart::at_cmd_postcnt_sync::POST_IDLE_NUM_R","esp32p4::lp_uart::at_cmd_gaptout_sync::RX_GAP_TOUT_R","esp32p4::lp_uart::at_cmd_char_sync::AT_CMD_CHAR_R","esp32p4::lp_uart::at_cmd_char_sync::CHAR_NUM_R","esp32p4::lp_uart::tout_conf_sync::RX_TOUT_THRHD_R","esp32p4::lp_uart::mem_tx_status::TX_SRAM_WADDR_R","esp32p4::lp_uart::mem_tx_status::TX_SRAM_RADDR_R","esp32p4::lp_uart::mem_rx_status::RX_SRAM_RADDR_R","esp32p4::lp_uart::mem_rx_status::RX_SRAM_WADDR_R","esp32p4::lp_uart::fsm_status::ST_URX_OUT_R","esp32p4::lp_uart::fsm_status::ST_UTX_OUT_R","esp32p4::lp_uart::date::DATE_R","esp32p4::lp_uart::id::ID_R","esp32p4::mcpwm0::clk_cfg::CLK_PRESCALE_R","esp32p4::mcpwm0::timer_cfg0::TIMER_PRESCALE_R","esp32p4::mcpwm0::timer_cfg0::TIMER_PERIOD_R","esp32p4::mcpwm0::timer_cfg0::TIMER_PERIOD_UPMETHOD_R","esp32p4::mcpwm0::timer_cfg1::TIMER_START_R","esp32p4::mcpwm0::timer_cfg1::TIMER_MOD_R","esp32p4::mcpwm0::timer_sync::TIMER_SYNCO_SEL_R","esp32p4::mcpwm0::timer_sync::TIMER_PHASE_R","esp32p4::mcpwm0::timer_status::TIMER_VALUE_R","esp32p4::mcpwm0::timer_synci_cfg::TIMER0_SYNCISEL_R","esp32p4::mcpwm0::timer_synci_cfg::TIMER1_SYNCISEL_R","esp32p4::mcpwm0::timer_synci_cfg::TIMER2_SYNCISEL_R","esp32p4::mcpwm0::operator_timersel::OPERATOR0_TIMERSEL_R","esp32p4::mcpwm0::operator_timersel::OPERATOR1_TIMERSEL_R","esp32p4::mcpwm0::operator_timersel::OPERATOR2_TIMERSEL_R","esp32p4::mcpwm0::gen_stmp_cfg::CMPR_A_UPMETHOD_R","esp32p4::mcpwm0::gen_stmp_cfg::CMPR_B_UPMETHOD_R","esp32p4::mcpwm0::gen_tstmp_a::CMPR_A_R","esp32p4::mcpwm0::gen_tstmp_b::CMPR_B_R","esp32p4::mcpwm0::gen_cfg0::GEN_CFG_UPMETHOD_R","esp32p4::mcpwm0::gen_cfg0::GEN_T0_SEL_R","esp32p4::mcpwm0::gen_cfg0::GEN_T1_SEL_R","esp32p4::mcpwm0::gen_force::GEN_CNTUFORCE_UPMETHOD_R","esp32p4::mcpwm0::gen_force::GEN_A_CNTUFORCE_MODE_R","esp32p4::mcpwm0::gen_force::GEN_B_CNTUFORCE_MODE_R","esp32p4::mcpwm0::gen_force::GEN_A_NCIFORCE_MODE_R","esp32p4::mcpwm0::gen_force::GEN_B_NCIFORCE_MODE_R","esp32p4::mcpwm0::gen_a::UTEZ_R","esp32p4::mcpwm0::gen_a::UTEP_R","esp32p4::mcpwm0::gen_a::UTEA_R","esp32p4::mcpwm0::gen_a::UTEB_R","esp32p4::mcpwm0::gen_a::UT0_R","esp32p4::mcpwm0::gen_a::UT1_R","esp32p4::mcpwm0::gen_a::DTEZ_R","esp32p4::mcpwm0::gen_a::DTEP_R","esp32p4::mcpwm0::gen_a::DTEA_R","esp32p4::mcpwm0::gen_a::DTEB_R","esp32p4::mcpwm0::gen_a::DT0_R","esp32p4::mcpwm0::gen_a::DT1_R","esp32p4::mcpwm0::gen_b::UTEZ_R","esp32p4::mcpwm0::gen_b::UTEP_R","esp32p4::mcpwm0::gen_b::UTEA_R","esp32p4::mcpwm0::gen_b::UTEB_R","esp32p4::mcpwm0::gen_b::UT0_R","esp32p4::mcpwm0::gen_b::UT1_R","esp32p4::mcpwm0::gen_b::DTEZ_R","esp32p4::mcpwm0::gen_b::DTEP_R","esp32p4::mcpwm0::gen_b::DTEA_R","esp32p4::mcpwm0::gen_b::DTEB_R","esp32p4::mcpwm0::gen_b::DT0_R","esp32p4::mcpwm0::gen_b::DT1_R","esp32p4::mcpwm0::dt_cfg::DB_FED_UPMETHOD_R","esp32p4::mcpwm0::dt_cfg::DB_RED_UPMETHOD_R","esp32p4::mcpwm0::dt_fed_cfg::DB_FED_R","esp32p4::mcpwm0::dt_red_cfg::DB_RED_R","esp32p4::mcpwm0::carrier_cfg::CHOPPER_PRESCALE_R","esp32p4::mcpwm0::carrier_cfg::CHOPPER_DUTY_R","esp32p4::mcpwm0::carrier_cfg::CHOPPER_OSHTWTH_R","esp32p4::mcpwm0::fh_cfg0::TZ_A_CBC_D_R","esp32p4::mcpwm0::fh_cfg0::TZ_A_CBC_U_R","esp32p4::mcpwm0::fh_cfg0::TZ_A_OST_D_R","esp32p4::mcpwm0::fh_cfg0::TZ_A_OST_U_R","esp32p4::mcpwm0::fh_cfg0::TZ_B_CBC_D_R","esp32p4::mcpwm0::fh_cfg0::TZ_B_CBC_U_R","esp32p4::mcpwm0::fh_cfg0::TZ_B_OST_D_R","esp32p4::mcpwm0::fh_cfg0::TZ_B_OST_U_R","esp32p4::mcpwm0::fh_cfg1::TZ_CBCPULSE_R","esp32p4::mcpwm0::cap_timer_cfg::CAP_SYNCI_SEL_R","esp32p4::mcpwm0::cap_timer_phase::CAP_PHASE_R","esp32p4::mcpwm0::cap_ch_cfg::CAP_MODE_R","esp32p4::mcpwm0::cap_ch_cfg::CAP_PRESCALE_R","esp32p4::mcpwm0::cap_ch::CAP_VALUE_R","esp32p4::mcpwm0::op_tstmp_e1::OP_TSTMP_E1_R","esp32p4::mcpwm0::op_tstmp_e2::OP_TSTMP_E2_R","esp32p4::mcpwm0::version::DATE_R","esp32p4::parl_io::rx_mode_cfg::RX_EXT_EN_SEL_R","esp32p4::parl_io::rx_mode_cfg::RX_PULSE_SUBMODE_SEL_R","esp32p4::parl_io::rx_mode_cfg::RX_SMP_MODE_SEL_R","esp32p4::parl_io::rx_data_cfg::RX_BITLEN_R","esp32p4::parl_io::rx_data_cfg::RX_BUS_WID_SEL_R","esp32p4::parl_io::rx_genrl_cfg::RX_TIMEOUT_THRES_R","esp32p4::parl_io::tx_data_cfg::TX_BITLEN_R","esp32p4::parl_io::tx_data_cfg::TX_BUS_WID_SEL_R","esp32p4::parl_io::tx_genrl_cfg::TX_IDLE_VALUE_R","esp32p4::parl_io::rx_st0::RX_CNT_R","esp32p4::parl_io::rx_st0::RX_FIFO_WR_BIT_CNT_R","esp32p4::parl_io::rx_st1::RX_FIFO_RD_BIT_CNT_R","esp32p4::parl_io::tx_st0::TX_CNT_R","esp32p4::parl_io::tx_st0::TX_FIFO_RD_BIT_CNT_R","esp32p4::parl_io::version::DATE_R","esp32p4::pau::regdma_conf::FLOW_ERR_R","esp32p4::pau::regdma_conf::LINK_SEL_R","esp32p4::pau::regdma_link_0_addr::LINK_ADDR_0_R","esp32p4::pau::regdma_link_1_addr::LINK_ADDR_1_R","esp32p4::pau::regdma_link_2_addr::LINK_ADDR_2_R","esp32p4::pau::regdma_link_3_addr::LINK_ADDR_3_R","esp32p4::pau::regdma_link_mac_addr::LINK_ADDR_MAC_R","esp32p4::pau::regdma_current_link_addr::CURRENT_LINK_ADDR_R","esp32p4::pau::regdma_backup_addr::BACKUP_ADDR_R","esp32p4::pau::regdma_mem_addr::MEM_ADDR_R","esp32p4::pau::regdma_bkp_conf::READ_INTERVAL_R","esp32p4::pau::regdma_bkp_conf::LINK_TOUT_THRES_R","esp32p4::pau::regdma_bkp_conf::BURST_LIMIT_R","esp32p4::pau::regdma_bkp_conf::BACKUP_TOUT_THRES_R","esp32p4::pau::date::DATE_R","esp32p4::pcnt::u_conf0::FILTER_THRES_U_R","esp32p4::pcnt::u_conf0::CH0_NEG_MODE_U_R","esp32p4::pcnt::u_conf0::CH0_POS_MODE_U_R","esp32p4::pcnt::u_conf0::CH0_HCTRL_MODE_U_R","esp32p4::pcnt::u_conf0::CH0_LCTRL_MODE_U_R","esp32p4::pcnt::u_conf0::CH1_NEG_MODE_U_R","esp32p4::pcnt::u_conf0::CH1_POS_MODE_U_R","esp32p4::pcnt::u_conf0::CH1_HCTRL_MODE_U_R","esp32p4::pcnt::u_conf0::CH1_LCTRL_MODE_U_R","esp32p4::pcnt::u_conf1::CNT_THRES0_U_R","esp32p4::pcnt::u_conf1::CNT_THRES1_U_R","esp32p4::pcnt::u_conf2::CNT_H_LIM_U_R","esp32p4::pcnt::u_conf2::CNT_L_LIM_U_R","esp32p4::pcnt::u_cnt::PULSE_CNT_U_R","esp32p4::pcnt::u_status::CNT_THR_ZERO_MODE_U_R","esp32p4::pcnt::u3_change_conf::CNT_STEP_U3_R","esp32p4::pcnt::u3_change_conf::CNT_STEP_LIM_U3_R","esp32p4::pcnt::u2_change_conf::CNT_STEP_U2_R","esp32p4::pcnt::u2_change_conf::CNT_STEP_LIM_U2_R","esp32p4::pcnt::u1_change_conf::CNT_STEP_U1_R","esp32p4::pcnt::u1_change_conf::CNT_STEP_LIM_U1_R","esp32p4::pcnt::u0_change_conf::CNT_STEP_U0_R","esp32p4::pcnt::u0_change_conf::CNT_STEP_LIM_U0_R","esp32p4::pcnt::date::DATE_R","esp32p4::pmu::hp_active_icg_hp_func::HP_ACTIVE_DIG_ICG_FUNC_EN_R","esp32p4::pmu::hp_active_icg_hp_apb::HP_ACTIVE_DIG_ICG_APB_EN_R","esp32p4::pmu::hp_active_icg_modem::HP_ACTIVE_DIG_ICG_MODEM_CODE_R","esp32p4::pmu::hp_active_hp_ck_power::HP_ACTIVE_XPD_PLL_I2C_R","esp32p4::pmu::hp_active_hp_ck_power::HP_ACTIVE_XPD_PLL_R","esp32p4::pmu::hp_active_bias::HP_ACTIVE_DCM_VSET_R","esp32p4::pmu::hp_active_bias::HP_ACTIVE_DCM_MODE_R","esp32p4::pmu::hp_active_bias::HP_ACTIVE_DBG_ATTEN_R","esp32p4::pmu::hp_active_backup::HP_SLEEP2ACTIVE_BACKUP_MODEM_CLK_CODE_R","esp32p4::pmu::hp_active_backup::HP_MODEM2ACTIVE_BACKUP_MODEM_CLK_CODE_R","esp32p4::pmu::hp_active_backup::HP_SLEEP2ACTIVE_BACKUP_CLK_SEL_R","esp32p4::pmu::hp_active_backup::HP_MODEM2ACTIVE_BACKUP_CLK_SEL_R","esp32p4::pmu::hp_active_backup::HP_SLEEP2ACTIVE_BACKUP_MODE_R","esp32p4::pmu::hp_active_backup::HP_MODEM2ACTIVE_BACKUP_MODE_R","esp32p4::pmu::hp_active_backup_clk::HP_ACTIVE_BACKUP_ICG_FUNC_EN_R","esp32p4::pmu::hp_active_sysclk::HP_ACTIVE_DIG_SYS_CLK_SEL_R","esp32p4::pmu::hp_active_hp_regulator0::LP_DBIAS_VOL_R","esp32p4::pmu::hp_active_hp_regulator0::HP_DBIAS_VOL_R","esp32p4::pmu::hp_active_hp_regulator0::HP_ACTIVE_HP_REGULATOR_SLP_MEM_DBIAS_R","esp32p4::pmu::hp_active_hp_regulator0::HP_ACTIVE_HP_REGULATOR_SLP_LOGIC_DBIAS_R","esp32p4::pmu::hp_active_hp_regulator0::HP_ACTIVE_HP_REGULATOR_DBIAS_R","esp32p4::pmu::hp_active_hp_regulator1::HP_ACTIVE_HP_REGULATOR_DRV_B_R","esp32p4::pmu::hp_sleep_icg_hp_func::HP_SLEEP_DIG_ICG_FUNC_EN_R","esp32p4::pmu::hp_sleep_icg_hp_apb::HP_SLEEP_DIG_ICG_APB_EN_R","esp32p4::pmu::hp_sleep_icg_modem::HP_SLEEP_DIG_ICG_MODEM_CODE_R","esp32p4::pmu::hp_sleep_hp_ck_power::HP_SLEEP_XPD_PLL_I2C_R","esp32p4::pmu::hp_sleep_hp_ck_power::HP_SLEEP_XPD_PLL_R","esp32p4::pmu::hp_sleep_bias::HP_SLEEP_DCM_VSET_R","esp32p4::pmu::hp_sleep_bias::HP_SLEEP_DCM_MODE_R","esp32p4::pmu::hp_sleep_bias::HP_SLEEP_DBG_ATTEN_R","esp32p4::pmu::hp_sleep_backup::HP_MODEM2SLEEP_BACKUP_MODEM_CLK_CODE_R","esp32p4::pmu::hp_sleep_backup::HP_ACTIVE2SLEEP_BACKUP_MODEM_CLK_CODE_R","esp32p4::pmu::hp_sleep_backup::HP_MODEM2SLEEP_BACKUP_CLK_SEL_R","esp32p4::pmu::hp_sleep_backup::HP_ACTIVE2SLEEP_BACKUP_CLK_SEL_R","esp32p4::pmu::hp_sleep_backup::HP_MODEM2SLEEP_BACKUP_MODE_R","esp32p4::pmu::hp_sleep_backup::HP_ACTIVE2SLEEP_BACKUP_MODE_R","esp32p4::pmu::hp_sleep_backup_clk::HP_SLEEP_BACKUP_ICG_FUNC_EN_R","esp32p4::pmu::hp_sleep_sysclk::HP_SLEEP_DIG_SYS_CLK_SEL_R","esp32p4::pmu::hp_sleep_hp_regulator0::HP_SLEEP_HP_REGULATOR_SLP_MEM_DBIAS_R","esp32p4::pmu::hp_sleep_hp_regulator0::HP_SLEEP_HP_REGULATOR_SLP_LOGIC_DBIAS_R","esp32p4::pmu::hp_sleep_hp_regulator0::HP_SLEEP_HP_REGULATOR_DBIAS_R","esp32p4::pmu::hp_sleep_hp_regulator1::HP_SLEEP_HP_REGULATOR_DRV_B_R","esp32p4::pmu::hp_sleep_lp_regulator0::HP_SLEEP_LP_REGULATOR_SLP_DBIAS_R","esp32p4::pmu::hp_sleep_lp_regulator0::HP_SLEEP_LP_REGULATOR_DBIAS_R","esp32p4::pmu::hp_sleep_lp_regulator1::HP_SLEEP_LP_REGULATOR_DRV_B_R","esp32p4::pmu::hp_sleep_lp_dig_power::HP_SLEEP_VDDBAT_MODE_R","esp32p4::pmu::lp_sleep_lp_regulator0::LP_SLEEP_LP_REGULATOR_SLP_DBIAS_R","esp32p4::pmu::lp_sleep_lp_regulator0::LP_SLEEP_LP_REGULATOR_DBIAS_R","esp32p4::pmu::lp_sleep_lp_regulator1::LP_SLEEP_LP_REGULATOR_DRV_B_R","esp32p4::pmu::lp_sleep_lp_dig_power::LP_SLEEP_VDDBAT_MODE_R","esp32p4::pmu::lp_sleep_bias::LP_SLEEP_DBG_ATTEN_R","esp32p4::pmu::power_wait_timer0::DG_HP_POWERDOWN_TIMER_R","esp32p4::pmu::power_wait_timer0::DG_HP_POWERUP_TIMER_R","esp32p4::pmu::power_wait_timer0::DG_HP_WAIT_TIMER_R","esp32p4::pmu::power_wait_timer1::DG_LP_POWERDOWN_TIMER_R","esp32p4::pmu::power_wait_timer1::DG_LP_POWERUP_TIMER_R","esp32p4::pmu::power_wait_timer1::DG_LP_WAIT_TIMER_R","esp32p4::pmu::power_pd_top_mask::XPD_TOP_MASK_R","esp32p4::pmu::power_pd_top_mask::PD_TOP_MASK_R","esp32p4::pmu::power_pd_cnnt_mask::XPD_CNNT_MASK_R","esp32p4::pmu::power_pd_cnnt_mask::PD_CNNT_MASK_R","esp32p4::pmu::power_pd_hpmem_mask::XPD_HP_MEM_MASK_R","esp32p4::pmu::power_pd_hpmem_mask::PD_HP_MEM_MASK_R","esp32p4::pmu::power_pd_lpperi_mask::XPD_LP_PERI_MASK_R","esp32p4::pmu::power_pd_lpperi_mask::PD_LP_PERI_MASK_R","esp32p4::pmu::power_ck_wait_cntl::PMU_WAIT_XTL_STABLE_R","esp32p4::pmu::power_ck_wait_cntl::PMU_WAIT_PLL_STABLE_R","esp32p4::pmu::slp_wakeup_cntl1::SLEEP_REJECT_ENA_R","esp32p4::pmu::slp_wakeup_cntl2::WAKEUP_ENA_R","esp32p4::pmu::slp_wakeup_cntl3::LP_MIN_SLP_VAL_R","esp32p4::pmu::slp_wakeup_cntl3::HP_MIN_SLP_VAL_R","esp32p4::pmu::slp_wakeup_cntl3::SLEEP_PRT_SEL_R","esp32p4::pmu::slp_wakeup_cntl5::MODEM_WAIT_TARGET_R","esp32p4::pmu::slp_wakeup_cntl5::LP_ANA_WAIT_TARGET_R","esp32p4::pmu::slp_wakeup_cntl6::SOC_WAKEUP_WAIT_R","esp32p4::pmu::slp_wakeup_cntl6::SOC_WAKEUP_WAIT_CFG_R","esp32p4::pmu::slp_wakeup_cntl7::ANA_WAIT_TARGET_R","esp32p4::pmu::slp_wakeup_status0::WAKEUP_CAUSE_R","esp32p4::pmu::slp_wakeup_status1::REJECT_CAUSE_R","esp32p4::pmu::hp_ck_poweron::I2C_POR_WAIT_TARGET_R","esp32p4::pmu::hp_ck_cntl::MODIFY_ICG_CNTL_WAIT_R","esp32p4::pmu::hp_ck_cntl::SWITCH_ICG_CNTL_WAIT_R","esp32p4::pmu::lp_cpu_pwr0::LP_CPU_SLP_STALL_WAIT_R","esp32p4::pmu::lp_cpu_pwr2::LP_CPU_WAKEUP_EN_R","esp32p4::pmu::lp_cpu_pwr3::LP_CPU_WAKEUP_CAUSE_R","esp32p4::pmu::lp_cpu_pwr4::LP_CPU_REJECT_EN_R","esp32p4::pmu::lp_cpu_pwr5::LP_CPU_REJECT_CAUSE_R","esp32p4::pmu::main_state::PMU_MAIN_LAST_ST_STATE_R","esp32p4::pmu::main_state::PMU_MAIN_TAR_ST_STATE_R","esp32p4::pmu::main_state::PMU_MAIN_CUR_ST_STATE_R","esp32p4::pmu::pwr_state::PMU_BACKUP_ST_STATE_R","esp32p4::pmu::pwr_state::PMU_LP_PWR_ST_STATE_R","esp32p4::pmu::pwr_state::PMU_HP_PWR_ST_STATE_R","esp32p4::pmu::clk_state0::STABLE_XPD_PLL_STATE_R","esp32p4::pmu::clk_state0::PMU_ANA_XPD_PLL_I2C_STATE_R","esp32p4::pmu::clk_state0::PMU_SYS_CLK_SEL_STATE_R","esp32p4::pmu::clk_state0::PMU_ICG_MODEM_CODE_STATE_R","esp32p4::pmu::clk_state0::PMU_ICG_GLOBAL_PLL_STATE_R","esp32p4::pmu::clk_state0::PMU_ANA_XPD_PLL_STATE_R","esp32p4::pmu::clk_state1::PMU_ICG_FUNC_EN_STATE_R","esp32p4::pmu::clk_state2::PMU_ICG_APB_EN_STATE_R","esp32p4::pmu::ext_ldo_p0_0p1a::_0P1A_TIEH_SEL_0_R","esp32p4::pmu::ext_ldo_p0_0p1a::_0P1A_TARGET1_0_R","esp32p4::pmu::ext_ldo_p0_0p1a::_0P1A_TARGET0_0_R","esp32p4::pmu::ext_ldo_p0_0p1a_ana::ANA_0P1A_MUL_0_R","esp32p4::pmu::ext_ldo_p0_0p1a_ana::ANA_0P1A_DREF_0_R","esp32p4::pmu::ext_ldo_p0_0p2a::_0P2A_TIEH_SEL_0_R","esp32p4::pmu::ext_ldo_p0_0p2a::_0P2A_TARGET1_0_R","esp32p4::pmu::ext_ldo_p0_0p2a::_0P2A_TARGET0_0_R","esp32p4::pmu::ext_ldo_p0_0p2a_ana::ANA_0P2A_MUL_0_R","esp32p4::pmu::ext_ldo_p0_0p2a_ana::ANA_0P2A_DREF_0_R","esp32p4::pmu::ext_ldo_p0_0p3a::_0P3A_TIEH_SEL_0_R","esp32p4::pmu::ext_ldo_p0_0p3a::_0P3A_TARGET1_0_R","esp32p4::pmu::ext_ldo_p0_0p3a::_0P3A_TARGET0_0_R","esp32p4::pmu::ext_ldo_p0_0p3a_ana::ANA_0P3A_MUL_0_R","esp32p4::pmu::ext_ldo_p0_0p3a_ana::ANA_0P3A_DREF_0_R","esp32p4::pmu::ext_ldo_p1_0p1a::_0P1A_TIEH_SEL_1_R","esp32p4::pmu::ext_ldo_p1_0p1a::_0P1A_TARGET1_1_R","esp32p4::pmu::ext_ldo_p1_0p1a::_0P1A_TARGET0_1_R","esp32p4::pmu::ext_ldo_p1_0p1a_ana::ANA_0P1A_MUL_1_R","esp32p4::pmu::ext_ldo_p1_0p1a_ana::ANA_0P1A_DREF_1_R","esp32p4::pmu::ext_ldo_p1_0p2a::_0P2A_TIEH_SEL_1_R","esp32p4::pmu::ext_ldo_p1_0p2a::_0P2A_TARGET1_1_R","esp32p4::pmu::ext_ldo_p1_0p2a::_0P2A_TARGET0_1_R","esp32p4::pmu::ext_ldo_p1_0p2a_ana::ANA_0P2A_MUL_1_R","esp32p4::pmu::ext_ldo_p1_0p2a_ana::ANA_0P2A_DREF_1_R","esp32p4::pmu::ext_ldo_p1_0p3a::_0P3A_TIEH_SEL_1_R","esp32p4::pmu::ext_ldo_p1_0p3a::_0P3A_TARGET1_1_R","esp32p4::pmu::ext_ldo_p1_0p3a::_0P3A_TARGET0_1_R","esp32p4::pmu::ext_ldo_p1_0p3a_ana::ANA_0P3A_MUL_1_R","esp32p4::pmu::ext_ldo_p1_0p3a_ana::ANA_0P3A_DREF_1_R","esp32p4::pmu::ext_wakeup_lv::EXT_WAKEUP_LV_R","esp32p4::pmu::ext_wakeup_sel::EXT_WAKEUP_SEL_R","esp32p4::pmu::ext_wakeup_st::EXT_WAKEUP_STATUS_R","esp32p4::pmu::sdio_wakeup_cntl::SDIO_ACT_DNUM_R","esp32p4::pmu::xtal_slp::CNT_TARGET_R","esp32p4::pmu::cpu_sw_stall::HPCORE1_SW_STALL_CODE_R","esp32p4::pmu::cpu_sw_stall::HPCORE0_SW_STALL_CODE_R","esp32p4::pmu::dcm_ctrl::DCM_CUR_ST_R","esp32p4::pmu::dcm_wait_delay::DCDC_PRE_DELAY_R","esp32p4::pmu::dcm_wait_delay::DCDC_RES_OFF_DELAY_R","esp32p4::pmu::dcm_wait_delay::DCDC_STABLE_DELAY_R","esp32p4::pmu::vddbat_cfg::ANA_VDDBAT_MODE_R","esp32p4::pmu::touch_pwr_cntl::TOUCH_WAIT_CYCLES_R","esp32p4::pmu::touch_pwr_cntl::TOUCH_SLEEP_CYCLES_R","esp32p4::pmu::date::PMU_DATE_R","esp32p4::ppa::blend0_clut_data::RDWR_WORD_BLEND0_CLUT_R","esp32p4::ppa::blend1_clut_data::RDWR_WORD_BLEND1_CLUT_R","esp32p4::ppa::sr_color_mode::SR_RX_CM_R","esp32p4::ppa::sr_color_mode::SR_TX_CM_R","esp32p4::ppa::blend_color_mode::BLEND0_RX_CM_R","esp32p4::ppa::blend_color_mode::BLEND1_RX_CM_R","esp32p4::ppa::blend_color_mode::BLEND_TX_CM_R","esp32p4::ppa::sr_fix_alpha::SR_RX_FIX_ALPHA_R","esp32p4::ppa::sr_fix_alpha::SR_RX_ALPHA_MOD_R","esp32p4::ppa::blend_tx_size::BLEND_HB_R","esp32p4::ppa::blend_tx_size::BLEND_VB_R","esp32p4::ppa::blend_fix_alpha::BLEND0_RX_FIX_ALPHA_R","esp32p4::ppa::blend_fix_alpha::BLEND1_RX_FIX_ALPHA_R","esp32p4::ppa::blend_fix_alpha::BLEND0_RX_ALPHA_MOD_R","esp32p4::ppa::blend_fix_alpha::BLEND1_RX_ALPHA_MOD_R","esp32p4::ppa::blend_rgb::BLEND1_RX_B_R","esp32p4::ppa::blend_rgb::BLEND1_RX_G_R","esp32p4::ppa::blend_rgb::BLEND1_RX_R_R","esp32p4::ppa::blend_fix_pixel::BLEND_TX_FIX_PIXEL_R","esp32p4::ppa::ck_fg_low::COLORKEY_FG_B_LOW_R","esp32p4::ppa::ck_fg_low::COLORKEY_FG_G_LOW_R","esp32p4::ppa::ck_fg_low::COLORKEY_FG_R_LOW_R","esp32p4::ppa::ck_fg_high::COLORKEY_FG_B_HIGH_R","esp32p4::ppa::ck_fg_high::COLORKEY_FG_G_HIGH_R","esp32p4::ppa::ck_fg_high::COLORKEY_FG_R_HIGH_R","esp32p4::ppa::ck_bg_low::COLORKEY_BG_B_LOW_R","esp32p4::ppa::ck_bg_low::COLORKEY_BG_G_LOW_R","esp32p4::ppa::ck_bg_low::COLORKEY_BG_R_LOW_R","esp32p4::ppa::ck_bg_high::COLORKEY_BG_B_HIGH_R","esp32p4::ppa::ck_bg_high::COLORKEY_BG_G_HIGH_R","esp32p4::ppa::ck_bg_high::COLORKEY_BG_R_HIGH_R","esp32p4::ppa::ck_default::COLORKEY_DEFAULT_B_R","esp32p4::ppa::ck_default::COLORKEY_DEFAULT_G_R","esp32p4::ppa::ck_default::COLORKEY_DEFAULT_R_R","esp32p4::ppa::sr_scal_rotate::SR_SCAL_X_INT_R","esp32p4::ppa::sr_scal_rotate::SR_SCAL_X_FRAG_R","esp32p4::ppa::sr_scal_rotate::SR_SCAL_Y_INT_R","esp32p4::ppa::sr_scal_rotate::SR_SCAL_Y_FRAG_R","esp32p4::ppa::sr_scal_rotate::SR_ROTATE_ANGLE_R","esp32p4::ppa::clut_cnt::BLEND0_CLUT_CNT_R","esp32p4::ppa::clut_cnt::BLEND1_CLUT_CNT_R","esp32p4::ppa::sr_status::SR_RX_DSCR_SAMPLE_STATE_R","esp32p4::ppa::sr_status::SR_RX_SCAN_STATE_R","esp32p4::ppa::sr_status::SR_TX_DSCR_SAMPLE_STATE_R","esp32p4::ppa::sr_status::SR_TX_SCAN_STATE_R","esp32p4::ppa::eco_low::RND_ECO_LOW_R","esp32p4::ppa::eco_high::RND_ECO_HIGH_R","esp32p4::ppa::sram_ctrl::MEM_AUX_CTRL_R","esp32p4::ppa::date::DATE_R","esp32p4::pvt::pmup_bitmap_high0::PUMP_BITMAP_HIGH0_R","esp32p4::pvt::pmup_bitmap_high1::PUMP_BITMAP_HIGH1_R","esp32p4::pvt::pmup_bitmap_high2::PUMP_BITMAP_HIGH2_R","esp32p4::pvt::pmup_bitmap_high3::PUMP_BITMAP_HIGH3_R","esp32p4::pvt::pmup_bitmap_high4::PUMP_BITMAP_HIGH4_R","esp32p4::pvt::pmup_bitmap_low0::PUMP_BITMAP_LOW0_R","esp32p4::pvt::pmup_bitmap_low1::PUMP_BITMAP_LOW1_R","esp32p4::pvt::pmup_bitmap_low2::PUMP_BITMAP_LOW2_R","esp32p4::pvt::pmup_bitmap_low3::PUMP_BITMAP_LOW3_R","esp32p4::pvt::pmup_bitmap_low4::PUMP_BITMAP_LOW4_R","esp32p4::pvt::pmup_drv_cfg::PUMP_DRV4_R","esp32p4::pvt::pmup_drv_cfg::PUMP_DRV3_R","esp32p4::pvt::pmup_drv_cfg::PUMP_DRV2_R","esp32p4::pvt::pmup_drv_cfg::PUMP_DRV1_R","esp32p4::pvt::pmup_drv_cfg::PUMP_DRV0_R","esp32p4::pvt::pmup_channel_cfg::PUMP_CHANNEL_CODE4_R","esp32p4::pvt::pmup_channel_cfg::PUMP_CHANNEL_CODE3_R","esp32p4::pvt::pmup_channel_cfg::PUMP_CHANNEL_CODE2_R","esp32p4::pvt::pmup_channel_cfg::PUMP_CHANNEL_CODE1_R","esp32p4::pvt::pmup_channel_cfg::PUMP_CHANNEL_CODE0_R","esp32p4::pvt::clk_cfg::PUMP_CLK_DIV_NUM_R","esp32p4::pvt::dbias_channel_sel0::DBIAS_CHANNEL3_SEL_R","esp32p4::pvt::dbias_channel_sel0::DBIAS_CHANNEL2_SEL_R","esp32p4::pvt::dbias_channel_sel0::DBIAS_CHANNEL1_SEL_R","esp32p4::pvt::dbias_channel_sel0::DBIAS_CHANNEL0_SEL_R","esp32p4::pvt::dbias_channel_sel1::DBIAS_CHANNEL4_SEL_R","esp32p4::pvt::dbias_channel0_sel::DBIAS_CHANNEL0_CFG_R","esp32p4::pvt::dbias_channel1_sel::DBIAS_CHANNEL1_CFG_R","esp32p4::pvt::dbias_channel2_sel::DBIAS_CHANNEL2_CFG_R","esp32p4::pvt::dbias_channel3_sel::DBIAS_CHANNEL3_CFG_R","esp32p4::pvt::dbias_channel4_sel::DBIAS_CHANNEL4_CFG_R","esp32p4::pvt::dbias_cmd0::DBIAS_CMD0_R","esp32p4::pvt::dbias_cmd1::DBIAS_CMD1_R","esp32p4::pvt::dbias_cmd2::DBIAS_CMD2_R","esp32p4::pvt::dbias_cmd3::DBIAS_CMD3_R","esp32p4::pvt::dbias_cmd4::DBIAS_CMD4_R","esp32p4::pvt::dbias_timer::TIMER_TARGET_R","esp32p4::pvt::comb_pd_site0_unit0_vt0_conf1::DELAY_LIMIT_VT0_PD_SITE0_UNIT0_R","esp32p4::pvt::comb_pd_site0_unit0_vt0_conf1::DELAY_NUM_O_VT0_PD_SITE0_UNIT0_R","esp32p4::pvt::comb_pd_site0_unit1_vt0_conf1::DELAY_LIMIT_VT0_PD_SITE0_UNIT1_R","esp32p4::pvt::comb_pd_site0_unit1_vt0_conf1::DELAY_NUM_O_VT0_PD_SITE0_UNIT1_R","esp32p4::pvt::comb_pd_site0_unit2_vt0_conf1::DELAY_LIMIT_VT0_PD_SITE0_UNIT2_R","esp32p4::pvt::comb_pd_site0_unit2_vt0_conf1::DELAY_NUM_O_VT0_PD_SITE0_UNIT2_R","esp32p4::pvt::comb_pd_site0_unit3_vt0_conf1::DELAY_LIMIT_VT0_PD_SITE0_UNIT3_R","esp32p4::pvt::comb_pd_site0_unit3_vt0_conf1::DELAY_NUM_O_VT0_PD_SITE0_UNIT3_R","esp32p4::pvt::comb_pd_site0_unit0_vt1_conf1::DELAY_LIMIT_VT1_PD_SITE0_UNIT0_R","esp32p4::pvt::comb_pd_site0_unit0_vt1_conf1::DELAY_NUM_O_VT1_PD_SITE0_UNIT0_R","esp32p4::pvt::comb_pd_site0_unit1_vt1_conf1::DELAY_LIMIT_VT1_PD_SITE0_UNIT1_R","esp32p4::pvt::comb_pd_site0_unit1_vt1_conf1::DELAY_NUM_O_VT1_PD_SITE0_UNIT1_R","esp32p4::pvt::comb_pd_site0_unit2_vt1_conf1::DELAY_LIMIT_VT1_PD_SITE0_UNIT2_R","esp32p4::pvt::comb_pd_site0_unit2_vt1_conf1::DELAY_NUM_O_VT1_PD_SITE0_UNIT2_R","esp32p4::pvt::comb_pd_site0_unit3_vt1_conf1::DELAY_LIMIT_VT1_PD_SITE0_UNIT3_R","esp32p4::pvt::comb_pd_site0_unit3_vt1_conf1::DELAY_NUM_O_VT1_PD_SITE0_UNIT3_R","esp32p4::pvt::comb_pd_site0_unit0_vt2_conf1::DELAY_LIMIT_VT2_PD_SITE0_UNIT0_R","esp32p4::pvt::comb_pd_site0_unit0_vt2_conf1::DELAY_NUM_O_VT2_PD_SITE0_UNIT0_R","esp32p4::pvt::comb_pd_site0_unit1_vt2_conf1::DELAY_LIMIT_VT2_PD_SITE0_UNIT1_R","esp32p4::pvt::comb_pd_site0_unit1_vt2_conf1::DELAY_NUM_O_VT2_PD_SITE0_UNIT1_R","esp32p4::pvt::comb_pd_site0_unit2_vt2_conf1::DELAY_LIMIT_VT2_PD_SITE0_UNIT2_R","esp32p4::pvt::comb_pd_site0_unit2_vt2_conf1::DELAY_NUM_O_VT2_PD_SITE0_UNIT2_R","esp32p4::pvt::comb_pd_site0_unit3_vt2_conf1::DELAY_LIMIT_VT2_PD_SITE0_UNIT3_R","esp32p4::pvt::comb_pd_site0_unit3_vt2_conf1::DELAY_NUM_O_VT2_PD_SITE0_UNIT3_R","esp32p4::pvt::comb_pd_site1_unit0_vt0_conf1::DELAY_LIMIT_VT0_PD_SITE1_UNIT0_R","esp32p4::pvt::comb_pd_site1_unit0_vt0_conf1::DELAY_NUM_O_VT0_PD_SITE1_UNIT0_R","esp32p4::pvt::comb_pd_site1_unit1_vt0_conf1::DELAY_LIMIT_VT0_PD_SITE1_UNIT1_R","esp32p4::pvt::comb_pd_site1_unit1_vt0_conf1::DELAY_NUM_O_VT0_PD_SITE1_UNIT1_R","esp32p4::pvt::comb_pd_site1_unit2_vt0_conf1::DELAY_LIMIT_VT0_PD_SITE1_UNIT2_R","esp32p4::pvt::comb_pd_site1_unit2_vt0_conf1::DELAY_NUM_O_VT0_PD_SITE1_UNIT2_R","esp32p4::pvt::comb_pd_site1_unit3_vt0_conf1::DELAY_LIMIT_VT0_PD_SITE1_UNIT3_R","esp32p4::pvt::comb_pd_site1_unit3_vt0_conf1::DELAY_NUM_O_VT0_PD_SITE1_UNIT3_R","esp32p4::pvt::comb_pd_site1_unit0_vt1_conf1::DELAY_LIMIT_VT1_PD_SITE1_UNIT0_R","esp32p4::pvt::comb_pd_site1_unit0_vt1_conf1::DELAY_NUM_O_VT1_PD_SITE1_UNIT0_R","esp32p4::pvt::comb_pd_site1_unit1_vt1_conf1::DELAY_LIMIT_VT1_PD_SITE1_UNIT1_R","esp32p4::pvt::comb_pd_site1_unit1_vt1_conf1::DELAY_NUM_O_VT1_PD_SITE1_UNIT1_R","esp32p4::pvt::comb_pd_site1_unit2_vt1_conf1::DELAY_LIMIT_VT1_PD_SITE1_UNIT2_R","esp32p4::pvt::comb_pd_site1_unit2_vt1_conf1::DELAY_NUM_O_VT1_PD_SITE1_UNIT2_R","esp32p4::pvt::comb_pd_site1_unit3_vt1_conf1::DELAY_LIMIT_VT1_PD_SITE1_UNIT3_R","esp32p4::pvt::comb_pd_site1_unit3_vt1_conf1::DELAY_NUM_O_VT1_PD_SITE1_UNIT3_R","esp32p4::pvt::comb_pd_site1_unit0_vt2_conf1::DELAY_LIMIT_VT2_PD_SITE1_UNIT0_R","esp32p4::pvt::comb_pd_site1_unit0_vt2_conf1::DELAY_NUM_O_VT2_PD_SITE1_UNIT0_R","esp32p4::pvt::comb_pd_site1_unit1_vt2_conf1::DELAY_LIMIT_VT2_PD_SITE1_UNIT1_R","esp32p4::pvt::comb_pd_site1_unit1_vt2_conf1::DELAY_NUM_O_VT2_PD_SITE1_UNIT1_R","esp32p4::pvt::comb_pd_site1_unit2_vt2_conf1::DELAY_LIMIT_VT2_PD_SITE1_UNIT2_R","esp32p4::pvt::comb_pd_site1_unit2_vt2_conf1::DELAY_NUM_O_VT2_PD_SITE1_UNIT2_R","esp32p4::pvt::comb_pd_site1_unit3_vt2_conf1::DELAY_LIMIT_VT2_PD_SITE1_UNIT3_R","esp32p4::pvt::comb_pd_site1_unit3_vt2_conf1::DELAY_NUM_O_VT2_PD_SITE1_UNIT3_R","esp32p4::pvt::comb_pd_site2_unit0_vt0_conf1::DELAY_LIMIT_VT0_PD_SITE2_UNIT0_R","esp32p4::pvt::comb_pd_site2_unit0_vt0_conf1::DELAY_NUM_O_VT0_PD_SITE2_UNIT0_R","esp32p4::pvt::comb_pd_site2_unit1_vt0_conf1::DELAY_LIMIT_VT0_PD_SITE2_UNIT1_R","esp32p4::pvt::comb_pd_site2_unit1_vt0_conf1::DELAY_NUM_O_VT0_PD_SITE2_UNIT1_R","esp32p4::pvt::comb_pd_site2_unit2_vt0_conf1::DELAY_LIMIT_VT0_PD_SITE2_UNIT2_R","esp32p4::pvt::comb_pd_site2_unit2_vt0_conf1::DELAY_NUM_O_VT0_PD_SITE2_UNIT2_R","esp32p4::pvt::comb_pd_site2_unit3_vt0_conf1::DELAY_LIMIT_VT0_PD_SITE2_UNIT3_R","esp32p4::pvt::comb_pd_site2_unit3_vt0_conf1::DELAY_NUM_O_VT0_PD_SITE2_UNIT3_R","esp32p4::pvt::comb_pd_site2_unit0_vt1_conf1::DELAY_LIMIT_VT1_PD_SITE2_UNIT0_R","esp32p4::pvt::comb_pd_site2_unit0_vt1_conf1::DELAY_NUM_O_VT1_PD_SITE2_UNIT0_R","esp32p4::pvt::comb_pd_site2_unit1_vt1_conf1::DELAY_LIMIT_VT1_PD_SITE2_UNIT1_R","esp32p4::pvt::comb_pd_site2_unit1_vt1_conf1::DELAY_NUM_O_VT1_PD_SITE2_UNIT1_R","esp32p4::pvt::comb_pd_site2_unit2_vt1_conf1::DELAY_LIMIT_VT1_PD_SITE2_UNIT2_R","esp32p4::pvt::comb_pd_site2_unit2_vt1_conf1::DELAY_NUM_O_VT1_PD_SITE2_UNIT2_R","esp32p4::pvt::comb_pd_site2_unit3_vt1_conf1::DELAY_LIMIT_VT1_PD_SITE2_UNIT3_R","esp32p4::pvt::comb_pd_site2_unit3_vt1_conf1::DELAY_NUM_O_VT1_PD_SITE2_UNIT3_R","esp32p4::pvt::comb_pd_site2_unit0_vt2_conf1::DELAY_LIMIT_VT2_PD_SITE2_UNIT0_R","esp32p4::pvt::comb_pd_site2_unit0_vt2_conf1::DELAY_NUM_O_VT2_PD_SITE2_UNIT0_R","esp32p4::pvt::comb_pd_site2_unit1_vt2_conf1::DELAY_LIMIT_VT2_PD_SITE2_UNIT1_R","esp32p4::pvt::comb_pd_site2_unit1_vt2_conf1::DELAY_NUM_O_VT2_PD_SITE2_UNIT1_R","esp32p4::pvt::comb_pd_site2_unit2_vt2_conf1::DELAY_LIMIT_VT2_PD_SITE2_UNIT2_R","esp32p4::pvt::comb_pd_site2_unit2_vt2_conf1::DELAY_NUM_O_VT2_PD_SITE2_UNIT2_R","esp32p4::pvt::comb_pd_site2_unit3_vt2_conf1::DELAY_LIMIT_VT2_PD_SITE2_UNIT3_R","esp32p4::pvt::comb_pd_site2_unit3_vt2_conf1::DELAY_NUM_O_VT2_PD_SITE2_UNIT3_R","esp32p4::pvt::comb_pd_site3_unit0_vt0_conf1::DELAY_LIMIT_VT0_PD_SITE3_UNIT0_R","esp32p4::pvt::comb_pd_site3_unit0_vt0_conf1::DELAY_NUM_O_VT0_PD_SITE3_UNIT0_R","esp32p4::pvt::comb_pd_site3_unit1_vt0_conf1::DELAY_LIMIT_VT0_PD_SITE3_UNIT1_R","esp32p4::pvt::comb_pd_site3_unit1_vt0_conf1::DELAY_NUM_O_VT0_PD_SITE3_UNIT1_R","esp32p4::pvt::comb_pd_site3_unit2_vt0_conf1::DELAY_LIMIT_VT0_PD_SITE3_UNIT2_R","esp32p4::pvt::comb_pd_site3_unit2_vt0_conf1::DELAY_NUM_O_VT0_PD_SITE3_UNIT2_R","esp32p4::pvt::comb_pd_site3_unit3_vt0_conf1::DELAY_LIMIT_VT0_PD_SITE3_UNIT3_R","esp32p4::pvt::comb_pd_site3_unit3_vt0_conf1::DELAY_NUM_O_VT0_PD_SITE3_UNIT3_R","esp32p4::pvt::comb_pd_site3_unit0_vt1_conf1::DELAY_LIMIT_VT1_PD_SITE3_UNIT0_R","esp32p4::pvt::comb_pd_site3_unit0_vt1_conf1::DELAY_NUM_O_VT1_PD_SITE3_UNIT0_R","esp32p4::pvt::comb_pd_site3_unit1_vt1_conf1::DELAY_LIMIT_VT1_PD_SITE3_UNIT1_R","esp32p4::pvt::comb_pd_site3_unit1_vt1_conf1::DELAY_NUM_O_VT1_PD_SITE3_UNIT1_R","esp32p4::pvt::comb_pd_site3_unit2_vt1_conf1::DELAY_LIMIT_VT1_PD_SITE3_UNIT2_R","esp32p4::pvt::comb_pd_site3_unit2_vt1_conf1::DELAY_NUM_O_VT1_PD_SITE3_UNIT2_R","esp32p4::pvt::comb_pd_site3_unit3_vt1_conf1::DELAY_LIMIT_VT1_PD_SITE3_UNIT3_R","esp32p4::pvt::comb_pd_site3_unit3_vt1_conf1::DELAY_NUM_O_VT1_PD_SITE3_UNIT3_R","esp32p4::pvt::comb_pd_site3_unit0_vt2_conf1::DELAY_LIMIT_VT2_PD_SITE3_UNIT0_R","esp32p4::pvt::comb_pd_site3_unit0_vt2_conf1::DELAY_NUM_O_VT2_PD_SITE3_UNIT0_R","esp32p4::pvt::comb_pd_site3_unit1_vt2_conf1::DELAY_LIMIT_VT2_PD_SITE3_UNIT1_R","esp32p4::pvt::comb_pd_site3_unit1_vt2_conf1::DELAY_NUM_O_VT2_PD_SITE3_UNIT1_R","esp32p4::pvt::comb_pd_site3_unit2_vt2_conf1::DELAY_LIMIT_VT2_PD_SITE3_UNIT2_R","esp32p4::pvt::comb_pd_site3_unit2_vt2_conf1::DELAY_NUM_O_VT2_PD_SITE3_UNIT2_R","esp32p4::pvt::comb_pd_site3_unit3_vt2_conf1::DELAY_LIMIT_VT2_PD_SITE3_UNIT3_R","esp32p4::pvt::comb_pd_site3_unit3_vt2_conf1::DELAY_NUM_O_VT2_PD_SITE3_UNIT3_R","esp32p4::pvt::comb_pd_site0_unit0_vt0_conf2::MONITOR_EDG_MOD_VT0_PD_SITE0_UNIT0_R","esp32p4::pvt::comb_pd_site0_unit0_vt0_conf2::TIMING_ERR_CNT_O_VT0_PD_SITE0_UNIT0_R","esp32p4::pvt::comb_pd_site0_unit1_vt0_conf2::MONITOR_EDG_MOD_VT0_PD_SITE0_UNIT1_R","esp32p4::pvt::comb_pd_site0_unit1_vt0_conf2::TIMING_ERR_CNT_O_VT0_PD_SITE0_UNIT1_R","esp32p4::pvt::comb_pd_site0_unit2_vt0_conf2::MONITOR_EDG_MOD_VT0_PD_SITE0_UNIT2_R","esp32p4::pvt::comb_pd_site0_unit2_vt0_conf2::TIMING_ERR_CNT_O_VT0_PD_SITE0_UNIT2_R","esp32p4::pvt::comb_pd_site0_unit3_vt0_conf2::MONITOR_EDG_MOD_VT0_PD_SITE0_UNIT3_R","esp32p4::pvt::comb_pd_site0_unit3_vt0_conf2::TIMING_ERR_CNT_O_VT0_PD_SITE0_UNIT3_R","esp32p4::pvt::comb_pd_site0_unit0_vt1_conf2::MONITOR_EDG_MOD_VT1_PD_SITE0_UNIT0_R","esp32p4::pvt::comb_pd_site0_unit0_vt1_conf2::TIMING_ERR_CNT_O_VT1_PD_SITE0_UNIT0_R","esp32p4::pvt::comb_pd_site0_unit1_vt1_conf2::MONITOR_EDG_MOD_VT1_PD_SITE0_UNIT1_R","esp32p4::pvt::comb_pd_site0_unit1_vt1_conf2::TIMING_ERR_CNT_O_VT1_PD_SITE0_UNIT1_R","esp32p4::pvt::comb_pd_site0_unit2_vt1_conf2::MONITOR_EDG_MOD_VT1_PD_SITE0_UNIT2_R","esp32p4::pvt::comb_pd_site0_unit2_vt1_conf2::TIMING_ERR_CNT_O_VT1_PD_SITE0_UNIT2_R","esp32p4::pvt::comb_pd_site0_unit3_vt1_conf2::MONITOR_EDG_MOD_VT1_PD_SITE0_UNIT3_R","esp32p4::pvt::comb_pd_site0_unit3_vt1_conf2::TIMING_ERR_CNT_O_VT1_PD_SITE0_UNIT3_R","esp32p4::pvt::comb_pd_site0_unit0_vt2_conf2::MONITOR_EDG_MOD_VT2_PD_SITE0_UNIT0_R","esp32p4::pvt::comb_pd_site0_unit0_vt2_conf2::TIMING_ERR_CNT_O_VT2_PD_SITE0_UNIT0_R","esp32p4::pvt::comb_pd_site0_unit1_vt2_conf2::MONITOR_EDG_MOD_VT2_PD_SITE0_UNIT1_R","esp32p4::pvt::comb_pd_site0_unit1_vt2_conf2::TIMING_ERR_CNT_O_VT2_PD_SITE0_UNIT1_R","esp32p4::pvt::comb_pd_site0_unit2_vt2_conf2::MONITOR_EDG_MOD_VT2_PD_SITE0_UNIT2_R","esp32p4::pvt::comb_pd_site0_unit2_vt2_conf2::TIMING_ERR_CNT_O_VT2_PD_SITE0_UNIT2_R","esp32p4::pvt::comb_pd_site0_unit3_vt2_conf2::MONITOR_EDG_MOD_VT2_PD_SITE0_UNIT3_R","esp32p4::pvt::comb_pd_site0_unit3_vt2_conf2::TIMING_ERR_CNT_O_VT2_PD_SITE0_UNIT3_R","esp32p4::pvt::comb_pd_site1_unit0_vt0_conf2::MONITOR_EDG_MOD_VT0_PD_SITE1_UNIT0_R","esp32p4::pvt::comb_pd_site1_unit0_vt0_conf2::TIMING_ERR_CNT_O_VT0_PD_SITE1_UNIT0_R","esp32p4::pvt::comb_pd_site1_unit1_vt0_conf2::MONITOR_EDG_MOD_VT0_PD_SITE1_UNIT1_R","esp32p4::pvt::comb_pd_site1_unit1_vt0_conf2::TIMING_ERR_CNT_O_VT0_PD_SITE1_UNIT1_R","esp32p4::pvt::comb_pd_site1_unit2_vt0_conf2::MONITOR_EDG_MOD_VT0_PD_SITE1_UNIT2_R","esp32p4::pvt::comb_pd_site1_unit2_vt0_conf2::TIMING_ERR_CNT_O_VT0_PD_SITE1_UNIT2_R","esp32p4::pvt::comb_pd_site1_unit3_vt0_conf2::MONITOR_EDG_MOD_VT0_PD_SITE1_UNIT3_R","esp32p4::pvt::comb_pd_site1_unit3_vt0_conf2::TIMING_ERR_CNT_O_VT0_PD_SITE1_UNIT3_R","esp32p4::pvt::comb_pd_site1_unit0_vt1_conf2::MONITOR_EDG_MOD_VT1_PD_SITE1_UNIT0_R","esp32p4::pvt::comb_pd_site1_unit0_vt1_conf2::TIMING_ERR_CNT_O_VT1_PD_SITE1_UNIT0_R","esp32p4::pvt::comb_pd_site1_unit1_vt1_conf2::MONITOR_EDG_MOD_VT1_PD_SITE1_UNIT1_R","esp32p4::pvt::comb_pd_site1_unit1_vt1_conf2::TIMING_ERR_CNT_O_VT1_PD_SITE1_UNIT1_R","esp32p4::pvt::comb_pd_site1_unit2_vt1_conf2::MONITOR_EDG_MOD_VT1_PD_SITE1_UNIT2_R","esp32p4::pvt::comb_pd_site1_unit2_vt1_conf2::TIMING_ERR_CNT_O_VT1_PD_SITE1_UNIT2_R","esp32p4::pvt::comb_pd_site1_unit3_vt1_conf2::MONITOR_EDG_MOD_VT1_PD_SITE1_UNIT3_R","esp32p4::pvt::comb_pd_site1_unit3_vt1_conf2::TIMING_ERR_CNT_O_VT1_PD_SITE1_UNIT3_R","esp32p4::pvt::comb_pd_site1_unit0_vt2_conf2::MONITOR_EDG_MOD_VT2_PD_SITE1_UNIT0_R","esp32p4::pvt::comb_pd_site1_unit0_vt2_conf2::TIMING_ERR_CNT_O_VT2_PD_SITE1_UNIT0_R","esp32p4::pvt::comb_pd_site1_unit1_vt2_conf2::MONITOR_EDG_MOD_VT2_PD_SITE1_UNIT1_R","esp32p4::pvt::comb_pd_site1_unit1_vt2_conf2::TIMING_ERR_CNT_O_VT2_PD_SITE1_UNIT1_R","esp32p4::pvt::comb_pd_site1_unit2_vt2_conf2::MONITOR_EDG_MOD_VT2_PD_SITE1_UNIT2_R","esp32p4::pvt::comb_pd_site1_unit2_vt2_conf2::TIMING_ERR_CNT_O_VT2_PD_SITE1_UNIT2_R","esp32p4::pvt::comb_pd_site1_unit3_vt2_conf2::MONITOR_EDG_MOD_VT2_PD_SITE1_UNIT3_R","esp32p4::pvt::comb_pd_site1_unit3_vt2_conf2::TIMING_ERR_CNT_O_VT2_PD_SITE1_UNIT3_R","esp32p4::pvt::comb_pd_site2_unit0_vt0_conf2::MONITOR_EDG_MOD_VT0_PD_SITE2_UNIT0_R","esp32p4::pvt::comb_pd_site2_unit0_vt0_conf2::TIMING_ERR_CNT_O_VT0_PD_SITE2_UNIT0_R","esp32p4::pvt::comb_pd_site2_unit1_vt0_conf2::MONITOR_EDG_MOD_VT0_PD_SITE2_UNIT1_R","esp32p4::pvt::comb_pd_site2_unit1_vt0_conf2::TIMING_ERR_CNT_O_VT0_PD_SITE2_UNIT1_R","esp32p4::pvt::comb_pd_site2_unit2_vt0_conf2::MONITOR_EDG_MOD_VT0_PD_SITE2_UNIT2_R","esp32p4::pvt::comb_pd_site2_unit2_vt0_conf2::TIMING_ERR_CNT_O_VT0_PD_SITE2_UNIT2_R","esp32p4::pvt::comb_pd_site2_unit3_vt0_conf2::MONITOR_EDG_MOD_VT0_PD_SITE2_UNIT3_R","esp32p4::pvt::comb_pd_site2_unit3_vt0_conf2::TIMING_ERR_CNT_O_VT0_PD_SITE2_UNIT3_R","esp32p4::pvt::comb_pd_site2_unit0_vt1_conf2::MONITOR_EDG_MOD_VT1_PD_SITE2_UNIT0_R","esp32p4::pvt::comb_pd_site2_unit0_vt1_conf2::TIMING_ERR_CNT_O_VT1_PD_SITE2_UNIT0_R","esp32p4::pvt::comb_pd_site2_unit1_vt1_conf2::MONITOR_EDG_MOD_VT1_PD_SITE2_UNIT1_R","esp32p4::pvt::comb_pd_site2_unit1_vt1_conf2::TIMING_ERR_CNT_O_VT1_PD_SITE2_UNIT1_R","esp32p4::pvt::comb_pd_site2_unit2_vt1_conf2::MONITOR_EDG_MOD_VT1_PD_SITE2_UNIT2_R","esp32p4::pvt::comb_pd_site2_unit2_vt1_conf2::TIMING_ERR_CNT_O_VT1_PD_SITE2_UNIT2_R","esp32p4::pvt::comb_pd_site2_unit3_vt1_conf2::MONITOR_EDG_MOD_VT1_PD_SITE2_UNIT3_R","esp32p4::pvt::comb_pd_site2_unit3_vt1_conf2::TIMING_ERR_CNT_O_VT1_PD_SITE2_UNIT3_R","esp32p4::pvt::comb_pd_site2_unit0_vt2_conf2::MONITOR_EDG_MOD_VT2_PD_SITE2_UNIT0_R","esp32p4::pvt::comb_pd_site2_unit0_vt2_conf2::TIMING_ERR_CNT_O_VT2_PD_SITE2_UNIT0_R","esp32p4::pvt::comb_pd_site2_unit1_vt2_conf2::MONITOR_EDG_MOD_VT2_PD_SITE2_UNIT1_R","esp32p4::pvt::comb_pd_site2_unit1_vt2_conf2::TIMING_ERR_CNT_O_VT2_PD_SITE2_UNIT1_R","esp32p4::pvt::comb_pd_site2_unit2_vt2_conf2::MONITOR_EDG_MOD_VT2_PD_SITE2_UNIT2_R","esp32p4::pvt::comb_pd_site2_unit2_vt2_conf2::TIMING_ERR_CNT_O_VT2_PD_SITE2_UNIT2_R","esp32p4::pvt::comb_pd_site2_unit3_vt2_conf2::MONITOR_EDG_MOD_VT2_PD_SITE2_UNIT3_R","esp32p4::pvt::comb_pd_site2_unit3_vt2_conf2::TIMING_ERR_CNT_O_VT2_PD_SITE2_UNIT3_R","esp32p4::pvt::comb_pd_site3_unit0_vt0_conf2::MONITOR_EDG_MOD_VT0_PD_SITE3_UNIT0_R","esp32p4::pvt::comb_pd_site3_unit0_vt0_conf2::TIMING_ERR_CNT_O_VT0_PD_SITE3_UNIT0_R","esp32p4::pvt::comb_pd_site3_unit1_vt0_conf2::MONITOR_EDG_MOD_VT0_PD_SITE3_UNIT1_R","esp32p4::pvt::comb_pd_site3_unit1_vt0_conf2::TIMING_ERR_CNT_O_VT0_PD_SITE3_UNIT1_R","esp32p4::pvt::comb_pd_site3_unit2_vt0_conf2::MONITOR_EDG_MOD_VT0_PD_SITE3_UNIT2_R","esp32p4::pvt::comb_pd_site3_unit2_vt0_conf2::TIMING_ERR_CNT_O_VT0_PD_SITE3_UNIT2_R","esp32p4::pvt::comb_pd_site3_unit3_vt0_conf2::MONITOR_EDG_MOD_VT0_PD_SITE3_UNIT3_R","esp32p4::pvt::comb_pd_site3_unit3_vt0_conf2::TIMING_ERR_CNT_O_VT0_PD_SITE3_UNIT3_R","esp32p4::pvt::comb_pd_site3_unit0_vt1_conf2::MONITOR_EDG_MOD_VT1_PD_SITE3_UNIT0_R","esp32p4::pvt::comb_pd_site3_unit0_vt1_conf2::TIMING_ERR_CNT_O_VT1_PD_SITE3_UNIT0_R","esp32p4::pvt::comb_pd_site3_unit1_vt1_conf2::MONITOR_EDG_MOD_VT1_PD_SITE3_UNIT1_R","esp32p4::pvt::comb_pd_site3_unit1_vt1_conf2::TIMING_ERR_CNT_O_VT1_PD_SITE3_UNIT1_R","esp32p4::pvt::comb_pd_site3_unit2_vt1_conf2::MONITOR_EDG_MOD_VT1_PD_SITE3_UNIT2_R","esp32p4::pvt::comb_pd_site3_unit2_vt1_conf2::TIMING_ERR_CNT_O_VT1_PD_SITE3_UNIT2_R","esp32p4::pvt::comb_pd_site3_unit3_vt1_conf2::MONITOR_EDG_MOD_VT1_PD_SITE3_UNIT3_R","esp32p4::pvt::comb_pd_site3_unit3_vt1_conf2::TIMING_ERR_CNT_O_VT1_PD_SITE3_UNIT3_R","esp32p4::pvt::comb_pd_site3_unit0_vt2_conf2::MONITOR_EDG_MOD_VT2_PD_SITE3_UNIT0_R","esp32p4::pvt::comb_pd_site3_unit0_vt2_conf2::TIMING_ERR_CNT_O_VT2_PD_SITE3_UNIT0_R","esp32p4::pvt::comb_pd_site3_unit1_vt2_conf2::MONITOR_EDG_MOD_VT2_PD_SITE3_UNIT1_R","esp32p4::pvt::comb_pd_site3_unit1_vt2_conf2::TIMING_ERR_CNT_O_VT2_PD_SITE3_UNIT1_R","esp32p4::pvt::comb_pd_site3_unit2_vt2_conf2::MONITOR_EDG_MOD_VT2_PD_SITE3_UNIT2_R","esp32p4::pvt::comb_pd_site3_unit2_vt2_conf2::TIMING_ERR_CNT_O_VT2_PD_SITE3_UNIT2_R","esp32p4::pvt::comb_pd_site3_unit3_vt2_conf2::MONITOR_EDG_MOD_VT2_PD_SITE3_UNIT3_R","esp32p4::pvt::comb_pd_site3_unit3_vt2_conf2::TIMING_ERR_CNT_O_VT2_PD_SITE3_UNIT3_R","esp32p4::pvt::date::DATE_R","esp32p4::rmt::tx_chdata::CHDATA_R","esp32p4::rmt::rx_chdata::CHDATA_R","esp32p4::rmt::tx_chconf0::DIV_CNT_CH0_R","esp32p4::rmt::tx_chconf0::MEM_SIZE_CH0_R","esp32p4::rmt::rx_chconf0::DIV_CNT_CH4_R","esp32p4::rmt::rx_chconf0::IDLE_THRES_CH4_R","esp32p4::rmt::rx_chconf0::MEM_SIZE_CH4_R","esp32p4::rmt::rx_chconf1::RX_FILTER_THRES_CH4_R","esp32p4::rmt::tx_chstatus::MEM_RADDR_EX_CH0_R","esp32p4::rmt::tx_chstatus::APB_MEM_WADDR_CH0_R","esp32p4::rmt::tx_chstatus::STATE_CH0_R","esp32p4::rmt::rx_chstatus::MEM_WADDR_EX_CH4_R","esp32p4::rmt::rx_chstatus::APB_MEM_RADDR_CH4_R","esp32p4::rmt::rx_chstatus::STATE_CH4_R","esp32p4::rmt::chcarrier_duty::CARRIER_LOW_CH_R","esp32p4::rmt::chcarrier_duty::CARRIER_HIGH_CH_R","esp32p4::rmt::ch_rx_carrier_rm::CARRIER_LOW_THRES_CH_R","esp32p4::rmt::ch_rx_carrier_rm::CARRIER_HIGH_THRES_CH_R","esp32p4::rmt::ch_tx_lim::TX_LIM_CH_R","esp32p4::rmt::ch_tx_lim::TX_LOOP_NUM_CH_R","esp32p4::rmt::ch_rx_lim::RX_LIM_CH4_R","esp32p4::rmt::sys_conf::SCLK_DIV_NUM_R","esp32p4::rmt::sys_conf::SCLK_DIV_A_R","esp32p4::rmt::sys_conf::SCLK_DIV_B_R","esp32p4::rmt::sys_conf::SCLK_SEL_R","esp32p4::rmt::date::DATE_R","esp32p4::rsa::m_prime::M_PRIME_R","esp32p4::rsa::mode::MODE_R","esp32p4::rsa::search_pos::SEARCH_POS_R","esp32p4::rsa::date::DATE_R","esp32p4::lp_adc::reader1_ctrl::SAR1_CLK_DIV_R","esp32p4::lp_adc::reader1_ctrl::SAR1_SAMPLE_NUM_R","esp32p4::lp_adc::reader1_ctrl::SAR1_EN_PAD_FORCE_ENABLE_R","esp32p4::lp_adc::reader1_status::SAR1_READER_STATUS_R","esp32p4::lp_adc::meas1_ctrl1::FORCE_XPD_AMP_R","esp32p4::lp_adc::meas1_ctrl1::AMP_RST_FB_FORCE_R","esp32p4::lp_adc::meas1_ctrl1::AMP_SHORT_REF_FORCE_R","esp32p4::lp_adc::meas1_ctrl1::AMP_SHORT_REF_GND_FORCE_R","esp32p4::lp_adc::meas1_ctrl2::MEAS1_DATA_SAR_R","esp32p4::lp_adc::meas1_ctrl2::SAR1_EN_PAD_R","esp32p4::lp_adc::atten1::SAR1_ATTEN_R","esp32p4::lp_adc::amp_ctrl1::SAR_AMP_WAIT1_R","esp32p4::lp_adc::amp_ctrl1::SAR_AMP_WAIT2_R","esp32p4::lp_adc::amp_ctrl2::SAR_AMP_WAIT3_R","esp32p4::lp_adc::amp_ctrl3::SAR1_DAC_XPD_FSM_R","esp32p4::lp_adc::amp_ctrl3::XPD_SAR_AMP_FSM_R","esp32p4::lp_adc::amp_ctrl3::AMP_RST_FB_FSM_R","esp32p4::lp_adc::amp_ctrl3::AMP_SHORT_REF_FSM_R","esp32p4::lp_adc::amp_ctrl3::AMP_SHORT_REF_GND_FSM_R","esp32p4::lp_adc::amp_ctrl3::XPD_SAR_FSM_R","esp32p4::lp_adc::amp_ctrl3::SAR_RSTB_FSM_R","esp32p4::lp_adc::reader2_ctrl::SAR2_CLK_DIV_R","esp32p4::lp_adc::reader2_ctrl::SAR2_WAIT_ARB_CYCLE_R","esp32p4::lp_adc::reader2_ctrl::SAR2_SAMPLE_NUM_R","esp32p4::lp_adc::reader2_ctrl::SAR2_EN_PAD_FORCE_ENABLE_R","esp32p4::lp_adc::reader2_status::SAR2_READER_STATUS_R","esp32p4::lp_adc::meas2_ctrl1::SAR2_CNTL_STATE_R","esp32p4::lp_adc::meas2_ctrl1::SAR2_RSTB_FORCE_R","esp32p4::lp_adc::meas2_ctrl1::SAR2_STANDBY_WAIT_R","esp32p4::lp_adc::meas2_ctrl1::SAR2_RSTB_WAIT_R","esp32p4::lp_adc::meas2_ctrl1::SAR2_XPD_WAIT_R","esp32p4::lp_adc::meas2_ctrl2::MEAS2_DATA_SAR_R","esp32p4::lp_adc::meas2_ctrl2::SAR2_EN_PAD_R","esp32p4::lp_adc::meas2_mux::SAR2_PWDET_CCT_R","esp32p4::lp_adc::atten2::SAR2_ATTEN_R","esp32p4::lp_adc::force_wpd_sar::FORCE_XPD_SAR1_R","esp32p4::lp_adc::force_wpd_sar::FORCE_XPD_SAR2_R","esp32p4::lp_adc::meas_status::SARADC_MEAS_STATUS_R","esp32p4::lp_adc::wakeup1::SAR1_WAKEUP_TH_LOW_R","esp32p4::lp_adc::wakeup1::SAR1_WAKEUP_TH_HIGH_R","esp32p4::lp_adc::wakeup2::SAR2_WAKEUP_TH_LOW_R","esp32p4::lp_adc::wakeup2::SAR2_WAKEUP_TH_HIGH_R","esp32p4::lp_adc::sar1_hw_wakeup::ADC1_HW_READ_RATE_I_R","esp32p4::lp_adc::sar2_hw_wakeup::ADC2_HW_READ_RATE_I_R","esp32p4::lp_adc::rnd_eco_low::RND_ECO_LOW_R","esp32p4::lp_adc::rnd_eco_high::RND_ECO_HIGH_R","esp32p4::lp_timer::tar0_low::MAIN_TIMER_TAR_LOW0_R","esp32p4::lp_timer::tar0_high::MAIN_TIMER_TAR_HIGH0_R","esp32p4::lp_timer::tar1_low::MAIN_TIMER_TAR_LOW1_R","esp32p4::lp_timer::tar1_high::MAIN_TIMER_TAR_HIGH1_R","esp32p4::lp_timer::main_buf0_low::MAIN_TIMER_BUF0_LOW_R","esp32p4::lp_timer::main_buf0_high::MAIN_TIMER_BUF0_HIGH_R","esp32p4::lp_timer::main_buf1_low::MAIN_TIMER_BUF1_LOW_R","esp32p4::lp_timer::main_buf1_high::MAIN_TIMER_BUF1_HIGH_R","esp32p4::lp_timer::date::DATE_R","esp32p4::lp_touch::chn_status::PAD_ACTIVE_R","esp32p4::lp_touch::chn_status::SCAN_CURR_R","esp32p4::lp_touch::status_0::PAD0_DATA_R","esp32p4::lp_touch::status_0::PAD0_DEBOUNCE_CNT_R","esp32p4::lp_touch::status_0::PAD0_NEG_NOISE_CNT_R","esp32p4::lp_touch::status_1::PAD1_DATA_R","esp32p4::lp_touch::status_1::PAD1_DEBOUNCE_CNT_R","esp32p4::lp_touch::status_1::PAD1_NEG_NOISE_CNT_R","esp32p4::lp_touch::status_2::PAD2_DATA_R","esp32p4::lp_touch::status_2::PAD2_DEBOUNCE_CNT_R","esp32p4::lp_touch::status_2::PAD2_NEG_NOISE_CNT_R","esp32p4::lp_touch::status_3::PAD3_DATA_R","esp32p4::lp_touch::status_3::PAD3_DEBOUNCE_CNT_R","esp32p4::lp_touch::status_3::PAD3_NEG_NOISE_CNT_R","esp32p4::lp_touch::status_4::PAD4_DATA_R","esp32p4::lp_touch::status_4::PAD4_DEBOUNCE_CNT_R","esp32p4::lp_touch::status_4::PAD4_NEG_NOISE_CNT_R","esp32p4::lp_touch::status_5::PAD5_DATA_R","esp32p4::lp_touch::status_5::PAD5_DEBOUNCE_CNT_R","esp32p4::lp_touch::status_5::PAD5_NEG_NOISE_CNT_R","esp32p4::lp_touch::status_6::PAD6_DATA_R","esp32p4::lp_touch::status_6::PAD6_DEBOUNCE_CNT_R","esp32p4::lp_touch::status_6::PAD6_NEG_NOISE_CNT_R","esp32p4::lp_touch::status_7::PAD7_DATA_R","esp32p4::lp_touch::status_7::PAD7_DEBOUNCE_CNT_R","esp32p4::lp_touch::status_7::PAD7_NEG_NOISE_CNT_R","esp32p4::lp_touch::status_8::PAD8_DATA_R","esp32p4::lp_touch::status_8::PAD8_DEBOUNCE_CNT_R","esp32p4::lp_touch::status_8::PAD8_NEG_NOISE_CNT_R","esp32p4::lp_touch::status_9::PAD9_DATA_R","esp32p4::lp_touch::status_9::PAD9_DEBOUNCE_CNT_R","esp32p4::lp_touch::status_9::PAD9_NEG_NOISE_CNT_R","esp32p4::lp_touch::status_10::PAD10_DATA_R","esp32p4::lp_touch::status_10::PAD10_DEBOUNCE_CNT_R","esp32p4::lp_touch::status_10::PAD10_NEG_NOISE_CNT_R","esp32p4::lp_touch::status_11::PAD11_DATA_R","esp32p4::lp_touch::status_11::PAD11_DEBOUNCE_CNT_R","esp32p4::lp_touch::status_11::PAD11_NEG_NOISE_CNT_R","esp32p4::lp_touch::status_12::PAD12_DATA_R","esp32p4::lp_touch::status_12::PAD12_DEBOUNCE_CNT_R","esp32p4::lp_touch::status_12::PAD12_NEG_NOISE_CNT_R","esp32p4::lp_touch::status_13::PAD13_DATA_R","esp32p4::lp_touch::status_13::PAD13_DEBOUNCE_CNT_R","esp32p4::lp_touch::status_13::PAD13_NEG_NOISE_CNT_R","esp32p4::lp_touch::status_14::PAD14_DATA_R","esp32p4::lp_touch::status_14::PAD14_DEBOUNCE_CNT_R","esp32p4::lp_touch::status_14::PAD14_NEG_NOISE_CNT_R","esp32p4::lp_touch::status_15::SLP_DATA_R","esp32p4::lp_touch::status_15::SLP_DEBOUNCE_CNT_R","esp32p4::lp_touch::status_15::SLP_NEG_NOISE_CNT_R","esp32p4::lp_touch::status_16::APPROACH_PAD2_CNT_R","esp32p4::lp_touch::status_16::APPROACH_PAD1_CNT_R","esp32p4::lp_touch::status_16::APPROACH_PAD0_CNT_R","esp32p4::lp_touch::status_16::SLP_APPROACH_CNT_R","esp32p4::lp_touch::status_17::DCAP_LPF_R","esp32p4::lp_touch::status_17::DRES_LPF_R","esp32p4::lp_touch::status_17::DRV_LS_R","esp32p4::lp_touch::status_17::DRV_HS_R","esp32p4::lp_touch::status_17::DBIAS_R","esp32p4::lp_touch::status_17::RTC_FREQ_SCAN_CNT_R","esp32p4::lp_touch::chn_tmp_status::PAD_INACTIVE_STATUS_R","esp32p4::lp_touch::chn_tmp_status::PAD_ACTIVE_STATUS_R","esp32p4::lp_touch::date::RTC_DATE_R","esp32p4::lp_wdt::config0::WDT_CHIP_RESET_WIDTH_R","esp32p4::lp_wdt::config0::WDT_SYS_RESET_LENGTH_R","esp32p4::lp_wdt::config0::WDT_CPU_RESET_LENGTH_R","esp32p4::lp_wdt::config0::WDT_STG3_R","esp32p4::lp_wdt::config0::WDT_STG2_R","esp32p4::lp_wdt::config0::WDT_STG1_R","esp32p4::lp_wdt::config0::WDT_STG0_R","esp32p4::lp_wdt::config1::WDT_STG0_HOLD_R","esp32p4::lp_wdt::config2::WDT_STG1_HOLD_R","esp32p4::lp_wdt::config3::WDT_STG2_HOLD_R","esp32p4::lp_wdt::config4::WDT_STG3_HOLD_R","esp32p4::lp_wdt::wprotect::WDT_WKEY_R","esp32p4::lp_wdt::swd_config::SWD_SIGNAL_WIDTH_R","esp32p4::lp_wdt::swd_wprotect::SWD_WKEY_R","esp32p4::lp_wdt::date::LP_WDT_DATE_R","esp32p4::sdhost::clkdiv::CLK_DIVIDER0_R","esp32p4::sdhost::clkdiv::CLK_DIVIDER1_R","esp32p4::sdhost::clkdiv::CLK_DIVIDER2_R","esp32p4::sdhost::clkdiv::CLK_DIVIDER3_R","esp32p4::sdhost::clksrc::CLKSRC_R","esp32p4::sdhost::clkena::CCLK_ENABLE_R","esp32p4::sdhost::clkena::LP_ENABLE_R","esp32p4::sdhost::tmout::RESPONSE_TIMEOUT_R","esp32p4::sdhost::tmout::DATA_TIMEOUT_R","esp32p4::sdhost::ctype::CARD_WIDTH4_R","esp32p4::sdhost::ctype::CARD_WIDTH8_R","esp32p4::sdhost::blksiz::BLOCK_SIZE_R","esp32p4::sdhost::bytcnt::BYTE_COUNT_R","esp32p4::sdhost::intmask::INT_MASK_R","esp32p4::sdhost::intmask::SDIO_INT_MASK_R","esp32p4::sdhost::cmdarg::CMDARG_R","esp32p4::sdhost::cmd::INDEX_R","esp32p4::sdhost::cmd::CARD_NUMBER_R","esp32p4::sdhost::resp0::RESPONSE0_R","esp32p4::sdhost::resp1::RESPONSE1_R","esp32p4::sdhost::resp2::RESPONSE2_R","esp32p4::sdhost::resp3::RESPONSE3_R","esp32p4::sdhost::mintsts::INT_STATUS_MSK_R","esp32p4::sdhost::mintsts::SDIO_INTERRUPT_MSK_R","esp32p4::sdhost::rintsts::INT_STATUS_RAW_R","esp32p4::sdhost::rintsts::SDIO_INTERRUPT_RAW_R","esp32p4::sdhost::status::COMMAND_FSM_STATES_R","esp32p4::sdhost::status::RESPONSE_INDEX_R","esp32p4::sdhost::status::FIFO_COUNT_R","esp32p4::sdhost::fifoth::TX_WMARK_R","esp32p4::sdhost::fifoth::RX_WMARK_R","esp32p4::sdhost::fifoth::DMA_MULTIPLE_TRANSACTION_SIZE_R","esp32p4::sdhost::cdetect::CARD_DETECT_N_R","esp32p4::sdhost::wrtprt::WRITE_PROTECT_R","esp32p4::sdhost::tcbcnt::TCBCNT_R","esp32p4::sdhost::tbbcnt::TBBCNT_R","esp32p4::sdhost::debnce::DEBOUNCE_COUNT_R","esp32p4::sdhost::usrid::USRID_R","esp32p4::sdhost::verid::VERSIONID_R","esp32p4::sdhost::hcon::CARD_NUM_R","esp32p4::sdhost::hcon::DATA_WIDTH_R","esp32p4::sdhost::hcon::ADDR_WIDTH_R","esp32p4::sdhost::hcon::DMA_WIDTH_R","esp32p4::sdhost::hcon::NUM_CLK_DIV_R","esp32p4::sdhost::uhs::DDR_R","esp32p4::sdhost::rst_n::CARD_RESET_R","esp32p4::sdhost::bmod::PBL_R","esp32p4::sdhost::dbaddr::DBADDR_R","esp32p4::sdhost::idsts::FBE_CODE_R","esp32p4::sdhost::idsts::FSM_R","esp32p4::sdhost::dscaddr::DSCADDR_R","esp32p4::sdhost::bufaddr::BUFADDR_R","esp32p4::sdhost::cardthrctl::CARDTHRESHOLD_R","esp32p4::sdhost::emmcddr::HALFSTARTBIT_R","esp32p4::sdhost::enshift::ENABLE_SHIFT_R","esp32p4::sdhost::buffifo::BUFFIFO_R","esp32p4::sdhost::clk_edge_sel::CCLKIN_EDGE_DRV_SEL_R","esp32p4::sdhost::clk_edge_sel::CCLKIN_EDGE_SAM_SEL_R","esp32p4::sdhost::clk_edge_sel::CCLKIN_EDGE_SLF_SEL_R","esp32p4::sdhost::clk_edge_sel::CCLLKIN_EDGE_H_R","esp32p4::sdhost::clk_edge_sel::CCLLKIN_EDGE_L_R","esp32p4::sdhost::clk_edge_sel::CCLLKIN_EDGE_N_R","esp32p4::sdhost::raw_ints::RAW_INTS_R","esp32p4::sdhost::dll_clk_conf::DLL_CCLK_IN_SLF_PHASE_R","esp32p4::sdhost::dll_clk_conf::DLL_CCLK_IN_DRV_PHASE_R","esp32p4::sdhost::dll_clk_conf::DLL_CCLK_IN_SAM_PHASE_R","esp32p4::sha::mode::MODE_R","esp32p4::sha::t_string::T_STRING_R","esp32p4::sha::t_length::T_LENGTH_R","esp32p4::sha::dma_block_num::DMA_BLOCK_NUM_R","esp32p4::sha::start::START_R","esp32p4::sha::continue_::CONTINUE_R","esp32p4::sha::date::DATE_R","esp32p4::soc_etm::ch0_evt_id::CH0_EVT_ID_R","esp32p4::soc_etm::ch0_task_id::CH0_TASK_ID_R","esp32p4::soc_etm::ch1_evt_id::CH1_EVT_ID_R","esp32p4::soc_etm::ch1_task_id::CH1_TASK_ID_R","esp32p4::soc_etm::ch2_evt_id::CH2_EVT_ID_R","esp32p4::soc_etm::ch2_task_id::CH2_TASK_ID_R","esp32p4::soc_etm::ch3_evt_id::CH3_EVT_ID_R","esp32p4::soc_etm::ch3_task_id::CH3_TASK_ID_R","esp32p4::soc_etm::ch4_evt_id::CH4_EVT_ID_R","esp32p4::soc_etm::ch4_task_id::CH4_TASK_ID_R","esp32p4::soc_etm::ch5_evt_id::CH5_EVT_ID_R","esp32p4::soc_etm::ch5_task_id::CH5_TASK_ID_R","esp32p4::soc_etm::ch6_evt_id::CH6_EVT_ID_R","esp32p4::soc_etm::ch6_task_id::CH6_TASK_ID_R","esp32p4::soc_etm::ch7_evt_id::CH7_EVT_ID_R","esp32p4::soc_etm::ch7_task_id::CH7_TASK_ID_R","esp32p4::soc_etm::ch8_evt_id::CH8_EVT_ID_R","esp32p4::soc_etm::ch8_task_id::CH8_TASK_ID_R","esp32p4::soc_etm::ch9_evt_id::CH9_EVT_ID_R","esp32p4::soc_etm::ch9_task_id::CH9_TASK_ID_R","esp32p4::soc_etm::ch10_evt_id::CH10_EVT_ID_R","esp32p4::soc_etm::ch10_task_id::CH10_TASK_ID_R","esp32p4::soc_etm::ch11_evt_id::CH11_EVT_ID_R","esp32p4::soc_etm::ch11_task_id::CH11_TASK_ID_R","esp32p4::soc_etm::ch12_evt_id::CH12_EVT_ID_R","esp32p4::soc_etm::ch12_task_id::CH12_TASK_ID_R","esp32p4::soc_etm::ch13_evt_id::CH13_EVT_ID_R","esp32p4::soc_etm::ch13_task_id::CH13_TASK_ID_R","esp32p4::soc_etm::ch14_evt_id::CH14_EVT_ID_R","esp32p4::soc_etm::ch14_task_id::CH14_TASK_ID_R","esp32p4::soc_etm::ch15_evt_id::CH15_EVT_ID_R","esp32p4::soc_etm::ch15_task_id::CH15_TASK_ID_R","esp32p4::soc_etm::ch16_evt_id::CH16_EVT_ID_R","esp32p4::soc_etm::ch16_task_id::CH16_TASK_ID_R","esp32p4::soc_etm::ch17_evt_id::CH17_EVT_ID_R","esp32p4::soc_etm::ch17_task_id::CH17_TASK_ID_R","esp32p4::soc_etm::ch18_evt_id::CH18_EVT_ID_R","esp32p4::soc_etm::ch18_task_id::CH18_TASK_ID_R","esp32p4::soc_etm::ch19_evt_id::CH19_EVT_ID_R","esp32p4::soc_etm::ch19_task_id::CH19_TASK_ID_R","esp32p4::soc_etm::ch20_evt_id::CH20_EVT_ID_R","esp32p4::soc_etm::ch20_task_id::CH20_TASK_ID_R","esp32p4::soc_etm::ch21_evt_id::CH21_EVT_ID_R","esp32p4::soc_etm::ch21_task_id::CH21_TASK_ID_R","esp32p4::soc_etm::ch22_evt_id::CH22_EVT_ID_R","esp32p4::soc_etm::ch22_task_id::CH22_TASK_ID_R","esp32p4::soc_etm::ch23_evt_id::CH23_EVT_ID_R","esp32p4::soc_etm::ch23_task_id::CH23_TASK_ID_R","esp32p4::soc_etm::ch24_evt_id::CH24_EVT_ID_R","esp32p4::soc_etm::ch24_task_id::CH24_TASK_ID_R","esp32p4::soc_etm::ch25_evt_id::CH25_EVT_ID_R","esp32p4::soc_etm::ch25_task_id::CH25_TASK_ID_R","esp32p4::soc_etm::ch26_evt_id::CH26_EVT_ID_R","esp32p4::soc_etm::ch26_task_id::CH26_TASK_ID_R","esp32p4::soc_etm::ch27_evt_id::CH27_EVT_ID_R","esp32p4::soc_etm::ch27_task_id::CH27_TASK_ID_R","esp32p4::soc_etm::ch28_evt_id::CH28_EVT_ID_R","esp32p4::soc_etm::ch28_task_id::CH28_TASK_ID_R","esp32p4::soc_etm::ch29_evt_id::CH29_EVT_ID_R","esp32p4::soc_etm::ch29_task_id::CH29_TASK_ID_R","esp32p4::soc_etm::ch30_evt_id::CH30_EVT_ID_R","esp32p4::soc_etm::ch30_task_id::CH30_TASK_ID_R","esp32p4::soc_etm::ch31_evt_id::CH31_EVT_ID_R","esp32p4::soc_etm::ch31_task_id::CH31_TASK_ID_R","esp32p4::soc_etm::ch32_evt_id::CH32_EVT_ID_R","esp32p4::soc_etm::ch32_task_id::CH32_TASK_ID_R","esp32p4::soc_etm::ch33_evt_id::CH33_EVT_ID_R","esp32p4::soc_etm::ch33_task_id::CH33_TASK_ID_R","esp32p4::soc_etm::ch34_evt_id::CH34_EVT_ID_R","esp32p4::soc_etm::ch34_task_id::CH34_TASK_ID_R","esp32p4::soc_etm::ch35_evt_id::CH35_EVT_ID_R","esp32p4::soc_etm::ch35_task_id::CH35_TASK_ID_R","esp32p4::soc_etm::ch36_evt_id::CH36_EVT_ID_R","esp32p4::soc_etm::ch36_task_id::CH36_TASK_ID_R","esp32p4::soc_etm::ch37_evt_id::CH37_EVT_ID_R","esp32p4::soc_etm::ch37_task_id::CH37_TASK_ID_R","esp32p4::soc_etm::ch38_evt_id::CH38_EVT_ID_R","esp32p4::soc_etm::ch38_task_id::CH38_TASK_ID_R","esp32p4::soc_etm::ch39_evt_id::CH39_EVT_ID_R","esp32p4::soc_etm::ch39_task_id::CH39_TASK_ID_R","esp32p4::soc_etm::ch40_evt_id::CH40_EVT_ID_R","esp32p4::soc_etm::ch40_task_id::CH40_TASK_ID_R","esp32p4::soc_etm::ch41_evt_id::CH41_EVT_ID_R","esp32p4::soc_etm::ch41_task_id::CH41_TASK_ID_R","esp32p4::soc_etm::ch42_evt_id::CH42_EVT_ID_R","esp32p4::soc_etm::ch42_task_id::CH42_TASK_ID_R","esp32p4::soc_etm::ch43_evt_id::CH43_EVT_ID_R","esp32p4::soc_etm::ch43_task_id::CH43_TASK_ID_R","esp32p4::soc_etm::ch44_evt_id::CH44_EVT_ID_R","esp32p4::soc_etm::ch44_task_id::CH44_TASK_ID_R","esp32p4::soc_etm::ch45_evt_id::CH45_EVT_ID_R","esp32p4::soc_etm::ch45_task_id::CH45_TASK_ID_R","esp32p4::soc_etm::ch46_evt_id::CH46_EVT_ID_R","esp32p4::soc_etm::ch46_task_id::CH46_TASK_ID_R","esp32p4::soc_etm::ch47_evt_id::CH47_EVT_ID_R","esp32p4::soc_etm::ch47_task_id::CH47_TASK_ID_R","esp32p4::soc_etm::ch48_evt_id::CH48_EVT_ID_R","esp32p4::soc_etm::ch48_task_id::CH48_TASK_ID_R","esp32p4::soc_etm::ch49_evt_id::CH49_EVT_ID_R","esp32p4::soc_etm::ch49_task_id::CH49_TASK_ID_R","esp32p4::soc_etm::date::DATE_R","esp32p4::spi0::spi_mem_cmd::SPI_MEM_MST_ST_R","esp32p4::spi0::spi_mem_cmd::SPI_MEM_SLV_ST_R","esp32p4::spi0::spi_mem_ctrl1::SPI_MEM_CLK_MODE_R","esp32p4::spi0::spi_mem_ctrl2::SPI_MEM_CS_SETUP_TIME_R","esp32p4::spi0::spi_mem_ctrl2::SPI_MEM_CS_HOLD_TIME_R","esp32p4::spi0::spi_mem_ctrl2::SPI_MEM_ECC_CS_HOLD_TIME_R","esp32p4::spi0::spi_mem_ctrl2::SPI_MEM_CS_HOLD_DELAY_R","esp32p4::spi0::spi_mem_clock::SPI_MEM_CLKCNT_L_R","esp32p4::spi0::spi_mem_clock::SPI_MEM_CLKCNT_H_R","esp32p4::spi0::spi_mem_clock::SPI_MEM_CLKCNT_N_R","esp32p4::spi0::spi_mem_user1::SPI_MEM_USR_DUMMY_CYCLELEN_R","esp32p4::spi0::spi_mem_user1::SPI_MEM_USR_DBYTELEN_R","esp32p4::spi0::spi_mem_user1::SPI_MEM_USR_ADDR_BITLEN_R","esp32p4::spi0::spi_mem_user2::SPI_MEM_USR_COMMAND_VALUE_R","esp32p4::spi0::spi_mem_user2::SPI_MEM_USR_COMMAND_BITLEN_R","esp32p4::spi0::spi_mem_rd_status::SPI_MEM_WB_MODE_R","esp32p4::spi0::spi_mem_cache_sctrl::SPI_MEM_SRAM_RDUMMY_CYCLELEN_R","esp32p4::spi0::spi_mem_cache_sctrl::SPI_MEM_SRAM_ADDR_BITLEN_R","esp32p4::spi0::spi_mem_cache_sctrl::SPI_MEM_SRAM_WDUMMY_CYCLELEN_R","esp32p4::spi0::spi_mem_sram_cmd::SPI_MEM_SCLK_MODE_R","esp32p4::spi0::spi_mem_sram_cmd::SPI_MEM_SWB_MODE_R","esp32p4::spi0::spi_mem_sram_drd_cmd::SPI_MEM_CACHE_SRAM_USR_RD_CMD_VALUE_R","esp32p4::spi0::spi_mem_sram_drd_cmd::SPI_MEM_CACHE_SRAM_USR_RD_CMD_BITLEN_R","esp32p4::spi0::spi_mem_sram_dwr_cmd::SPI_MEM_CACHE_SRAM_USR_WR_CMD_VALUE_R","esp32p4::spi0::spi_mem_sram_dwr_cmd::SPI_MEM_CACHE_SRAM_USR_WR_CMD_BITLEN_R","esp32p4::spi0::spi_mem_sram_clk::SPI_MEM_SCLKCNT_L_R","esp32p4::spi0::spi_mem_sram_clk::SPI_MEM_SCLKCNT_H_R","esp32p4::spi0::spi_mem_sram_clk::SPI_MEM_SCLKCNT_N_R","esp32p4::spi0::spi_mem_fsm::SPI_MEM_LOCK_DELAY_TIME_R","esp32p4::spi0::spi_mem_ddr::SPI_FMEM_OUTMINBYTELEN_R","esp32p4::spi0::spi_mem_ddr::SPI_FMEM_USR_DDR_DQS_THD_R","esp32p4::spi0::spi_smem_ddr::SPI_SMEM_OUTMINBYTELEN_R","esp32p4::spi0::spi_smem_ddr::SPI_SMEM_USR_DDR_DQS_THD_R","esp32p4::spi0::spi_fmem_pms_addr::S_R","esp32p4::spi0::spi_fmem_pms_size::SPI_FMEM_PMS_SIZE_R","esp32p4::spi0::spi_smem_pms_addr::S_R","esp32p4::spi0::spi_smem_pms_size::SPI_SMEM_PMS_SIZE_R","esp32p4::spi0::spi_mem_pms_reject::SPI_MEM_REJECT_ADDR_R","esp32p4::spi0::spi_mem_ecc_ctrl::SPI_MEM_ECC_ERR_CNT_R","esp32p4::spi0::spi_mem_ecc_ctrl::SPI_FMEM_ECC_ERR_INT_NUM_R","esp32p4::spi0::spi_mem_ecc_ctrl::SPI_FMEM_PAGE_SIZE_R","esp32p4::spi0::spi_mem_ecc_ctrl::SPI_MEM_ECC_ERR_BITS_R","esp32p4::spi0::spi_mem_ecc_err_addr::SPI_MEM_ECC_ERR_ADDR_R","esp32p4::spi0::spi_mem_axi_err_addr::SPI_MEM_AXI_ERR_ADDR_R","esp32p4::spi0::spi_smem_ecc_ctrl::SPI_SMEM_PAGE_SIZE_R","esp32p4::spi0::spi_mem_timing_cali::SPI_MEM_EXTRA_DUMMY_CYCLELEN_R","esp32p4::spi0::spi_mem_din_mode::SPI_MEM_DIN0_MODE_R","esp32p4::spi0::spi_mem_din_mode::SPI_MEM_DIN1_MODE_R","esp32p4::spi0::spi_mem_din_mode::SPI_MEM_DIN2_MODE_R","esp32p4::spi0::spi_mem_din_mode::SPI_MEM_DIN3_MODE_R","esp32p4::spi0::spi_mem_din_mode::SPI_MEM_DIN4_MODE_R","esp32p4::spi0::spi_mem_din_mode::SPI_MEM_DIN5_MODE_R","esp32p4::spi0::spi_mem_din_mode::SPI_MEM_DIN6_MODE_R","esp32p4::spi0::spi_mem_din_mode::SPI_MEM_DIN7_MODE_R","esp32p4::spi0::spi_mem_din_mode::SPI_MEM_DINS_MODE_R","esp32p4::spi0::spi_mem_din_num::SPI_MEM_DIN0_NUM_R","esp32p4::spi0::spi_mem_din_num::SPI_MEM_DIN1_NUM_R","esp32p4::spi0::spi_mem_din_num::SPI_MEM_DIN2_NUM_R","esp32p4::spi0::spi_mem_din_num::SPI_MEM_DIN3_NUM_R","esp32p4::spi0::spi_mem_din_num::SPI_MEM_DIN4_NUM_R","esp32p4::spi0::spi_mem_din_num::SPI_MEM_DIN5_NUM_R","esp32p4::spi0::spi_mem_din_num::SPI_MEM_DIN6_NUM_R","esp32p4::spi0::spi_mem_din_num::SPI_MEM_DIN7_NUM_R","esp32p4::spi0::spi_mem_din_num::SPI_MEM_DINS_NUM_R","esp32p4::spi0::spi_smem_timing_cali::SPI_SMEM_EXTRA_DUMMY_CYCLELEN_R","esp32p4::spi0::spi_smem_din_mode::SPI_SMEM_DIN0_MODE_R","esp32p4::spi0::spi_smem_din_mode::SPI_SMEM_DIN1_MODE_R","esp32p4::spi0::spi_smem_din_mode::SPI_SMEM_DIN2_MODE_R","esp32p4::spi0::spi_smem_din_mode::SPI_SMEM_DIN3_MODE_R","esp32p4::spi0::spi_smem_din_mode::SPI_SMEM_DIN4_MODE_R","esp32p4::spi0::spi_smem_din_mode::SPI_SMEM_DIN5_MODE_R","esp32p4::spi0::spi_smem_din_mode::SPI_SMEM_DIN6_MODE_R","esp32p4::spi0::spi_smem_din_mode::SPI_SMEM_DIN7_MODE_R","esp32p4::spi0::spi_smem_din_mode::SPI_SMEM_DINS_MODE_R","esp32p4::spi0::spi_smem_din_num::SPI_SMEM_DIN0_NUM_R","esp32p4::spi0::spi_smem_din_num::SPI_SMEM_DIN1_NUM_R","esp32p4::spi0::spi_smem_din_num::SPI_SMEM_DIN2_NUM_R","esp32p4::spi0::spi_smem_din_num::SPI_SMEM_DIN3_NUM_R","esp32p4::spi0::spi_smem_din_num::SPI_SMEM_DIN4_NUM_R","esp32p4::spi0::spi_smem_din_num::SPI_SMEM_DIN5_NUM_R","esp32p4::spi0::spi_smem_din_num::SPI_SMEM_DIN6_NUM_R","esp32p4::spi0::spi_smem_din_num::SPI_SMEM_DIN7_NUM_R","esp32p4::spi0::spi_smem_din_num::SPI_SMEM_DINS_NUM_R","esp32p4::spi0::spi_smem_ac::SPI_SMEM_CS_SETUP_TIME_R","esp32p4::spi0::spi_smem_ac::SPI_SMEM_CS_HOLD_TIME_R","esp32p4::spi0::spi_smem_ac::SPI_SMEM_ECC_CS_HOLD_TIME_R","esp32p4::spi0::spi_smem_ac::SPI_SMEM_CS_HOLD_DELAY_R","esp32p4::spi0::spi_smem_din_hex_mode::SPI_SMEM_DIN08_MODE_R","esp32p4::spi0::spi_smem_din_hex_mode::SPI_SMEM_DIN09_MODE_R","esp32p4::spi0::spi_smem_din_hex_mode::SPI_SMEM_DIN10_MODE_R","esp32p4::spi0::spi_smem_din_hex_mode::SPI_SMEM_DIN11_MODE_R","esp32p4::spi0::spi_smem_din_hex_mode::SPI_SMEM_DIN12_MODE_R","esp32p4::spi0::spi_smem_din_hex_mode::SPI_SMEM_DIN13_MODE_R","esp32p4::spi0::spi_smem_din_hex_mode::SPI_SMEM_DIN14_MODE_R","esp32p4::spi0::spi_smem_din_hex_mode::SPI_SMEM_DIN15_MODE_R","esp32p4::spi0::spi_smem_din_hex_mode::SPI_SMEM_DINS_HEX_MODE_R","esp32p4::spi0::spi_smem_din_hex_num::SPI_SMEM_DIN08_NUM_R","esp32p4::spi0::spi_smem_din_hex_num::SPI_SMEM_DIN09_NUM_R","esp32p4::spi0::spi_smem_din_hex_num::SPI_SMEM_DIN10_NUM_R","esp32p4::spi0::spi_smem_din_hex_num::SPI_SMEM_DIN11_NUM_R","esp32p4::spi0::spi_smem_din_hex_num::SPI_SMEM_DIN12_NUM_R","esp32p4::spi0::spi_smem_din_hex_num::SPI_SMEM_DIN13_NUM_R","esp32p4::spi0::spi_smem_din_hex_num::SPI_SMEM_DIN14_NUM_R","esp32p4::spi0::spi_smem_din_hex_num::SPI_SMEM_DIN15_NUM_R","esp32p4::spi0::spi_smem_din_hex_num::SPI_SMEM_DINS_HEX_NUM_R","esp32p4::spi0::spi_mem_xts_plain_base::SPI_XTS_PLAIN_R","esp32p4::spi0::spi_mem_xts_linesize::SPI_XTS_LINESIZE_R","esp32p4::spi0::spi_mem_xts_physical_address::SPI_XTS_PHYSICAL_ADDRESS_R","esp32p4::spi0::spi_mem_xts_state::SPI_XTS_STATE_R","esp32p4::spi0::spi_mem_xts_date::SPI_XTS_DATE_R","esp32p4::spi0::spi_mem_mmu_item_content::SPI_MMU_ITEM_CONTENT_R","esp32p4::spi0::spi_mem_mmu_item_index::SPI_MMU_ITEM_INDEX_R","esp32p4::spi0::spi_mem_mmu_power_ctrl::SPI_MEM_AUX_CTRL_R","esp32p4::spi0::spi_mem_dpa_ctrl::SPI_CRYPT_SECURITY_LEVEL_R","esp32p4::spi0::spi_mem_registerrnd_eco_high::SPI_MEM_REGISTERRND_ECO_HIGH_R","esp32p4::spi0::spi_mem_registerrnd_eco_low::SPI_MEM_REGISTERRND_ECO_LOW_R","esp32p4::spi0::spi_mem_date::SPI_MEM_DATE_R","esp32p4::spi1::spi_mem_cmd::SPI_MEM_MST_ST_R","esp32p4::spi1::spi_mem_cmd::SPI_MEM_SLV_ST_R","esp32p4::spi1::spi_mem_addr::SPI_MEM_USR_ADDR_VALUE_R","esp32p4::spi1::spi_mem_ctrl1::SPI_MEM_CLK_MODE_R","esp32p4::spi1::spi_mem_ctrl1::SPI_MEM_CS_HOLD_DLY_RES_R","esp32p4::spi1::spi_mem_clock::SPI_MEM_CLKCNT_L_R","esp32p4::spi1::spi_mem_clock::SPI_MEM_CLKCNT_H_R","esp32p4::spi1::spi_mem_clock::SPI_MEM_CLKCNT_N_R","esp32p4::spi1::spi_mem_user1::SPI_MEM_USR_DUMMY_CYCLELEN_R","esp32p4::spi1::spi_mem_user1::SPI_MEM_USR_ADDR_BITLEN_R","esp32p4::spi1::spi_mem_user2::SPI_MEM_USR_COMMAND_VALUE_R","esp32p4::spi1::spi_mem_user2::SPI_MEM_USR_COMMAND_BITLEN_R","esp32p4::spi1::spi_mem_mosi_dlen::SPI_MEM_USR_MOSI_DBITLEN_R","esp32p4::spi1::spi_mem_miso_dlen::SPI_MEM_USR_MISO_DBITLEN_R","esp32p4::spi1::spi_mem_rd_status::SPI_MEM_STATUS_R","esp32p4::spi1::spi_mem_rd_status::SPI_MEM_WB_MODE_R","esp32p4::spi1::spi_mem_tx_crc::DATA_R","esp32p4::spi1::spi_mem_w0::SPI_MEM_BUF0_R","esp32p4::spi1::spi_mem_w1::SPI_MEM_BUF1_R","esp32p4::spi1::spi_mem_w2::SPI_MEM_BUF2_R","esp32p4::spi1::spi_mem_w3::SPI_MEM_BUF3_R","esp32p4::spi1::spi_mem_w4::SPI_MEM_BUF4_R","esp32p4::spi1::spi_mem_w5::SPI_MEM_BUF5_R","esp32p4::spi1::spi_mem_w6::SPI_MEM_BUF6_R","esp32p4::spi1::spi_mem_w7::SPI_MEM_BUF7_R","esp32p4::spi1::spi_mem_w8::SPI_MEM_BUF8_R","esp32p4::spi1::spi_mem_w9::SPI_MEM_BUF9_R","esp32p4::spi1::spi_mem_w10::SPI_MEM_BUF10_R","esp32p4::spi1::spi_mem_w11::SPI_MEM_BUF11_R","esp32p4::spi1::spi_mem_w12::SPI_MEM_BUF12_R","esp32p4::spi1::spi_mem_w13::SPI_MEM_BUF13_R","esp32p4::spi1::spi_mem_w14::SPI_MEM_BUF14_R","esp32p4::spi1::spi_mem_w15::SPI_MEM_BUF15_R","esp32p4::spi1::spi_mem_flash_waiti_ctrl::SPI_MEM_WAITI_ADDR_CYCLELEN_R","esp32p4::spi1::spi_mem_flash_waiti_ctrl::SPI_MEM_WAITI_DUMMY_CYCLELEN_R","esp32p4::spi1::spi_mem_flash_waiti_ctrl::SPI_MEM_WAITI_CMD_R","esp32p4::spi1::spi_mem_flash_sus_ctrl::SPI_MEM_PESR_END_MSK_R","esp32p4::spi1::spi_mem_flash_sus_ctrl::SPI_MEM_SUS_TIMEOUT_CNT_R","esp32p4::spi1::spi_mem_flash_sus_cmd::SPI_MEM_FLASH_PES_COMMAND_R","esp32p4::spi1::spi_mem_flash_sus_cmd::SPI_MEM_WAIT_PESR_COMMAND_R","esp32p4::spi1::spi_mem_sus_status::SPI_MEM_FLASH_PER_COMMAND_R","esp32p4::spi1::spi_mem_ddr::SPI_FMEM_OUTMINBYTELEN_R","esp32p4::spi1::spi_mem_ddr::SPI_FMEM_USR_DDR_DQS_THD_R","esp32p4::spi1::spi_mem_timing_cali::SPI_MEM_EXTRA_DUMMY_CYCLELEN_R","esp32p4::spi1::spi_mem_date::SPI_MEM_DATE_R","esp32p4::spi2::spi_cmd::SPI_CONF_BITLEN_R","esp32p4::spi2::spi_addr::SPI_USR_ADDR_VALUE_R","esp32p4::spi2::spi_ctrl::SPI_RD_BIT_ORDER_R","esp32p4::spi2::spi_ctrl::SPI_WR_BIT_ORDER_R","esp32p4::spi2::spi_clock::SPI_CLKCNT_L_R","esp32p4::spi2::spi_clock::SPI_CLKCNT_H_R","esp32p4::spi2::spi_clock::SPI_CLKCNT_N_R","esp32p4::spi2::spi_clock::SPI_CLKDIV_PRE_R","esp32p4::spi2::spi_user1::SPI_USR_DUMMY_CYCLELEN_R","esp32p4::spi2::spi_user1::SPI_CS_SETUP_TIME_R","esp32p4::spi2::spi_user1::SPI_CS_HOLD_TIME_R","esp32p4::spi2::spi_user1::SPI_USR_ADDR_BITLEN_R","esp32p4::spi2::spi_user2::SPI_USR_COMMAND_VALUE_R","esp32p4::spi2::spi_user2::SPI_USR_COMMAND_BITLEN_R","esp32p4::spi2::spi_ms_dlen::SPI_MS_DATA_BITLEN_R","esp32p4::spi2::spi_misc::SPI_MASTER_CS_POL_R","esp32p4::spi2::spi_din_mode::SPI_DIN0_MODE_R","esp32p4::spi2::spi_din_mode::SPI_DIN1_MODE_R","esp32p4::spi2::spi_din_mode::SPI_DIN2_MODE_R","esp32p4::spi2::spi_din_mode::SPI_DIN3_MODE_R","esp32p4::spi2::spi_din_mode::SPI_DIN4_MODE_R","esp32p4::spi2::spi_din_mode::SPI_DIN5_MODE_R","esp32p4::spi2::spi_din_mode::SPI_DIN6_MODE_R","esp32p4::spi2::spi_din_mode::SPI_DIN7_MODE_R","esp32p4::spi2::spi_din_num::SPI_DIN0_NUM_R","esp32p4::spi2::spi_din_num::SPI_DIN1_NUM_R","esp32p4::spi2::spi_din_num::SPI_DIN2_NUM_R","esp32p4::spi2::spi_din_num::SPI_DIN3_NUM_R","esp32p4::spi2::spi_din_num::SPI_DIN4_NUM_R","esp32p4::spi2::spi_din_num::SPI_DIN5_NUM_R","esp32p4::spi2::spi_din_num::SPI_DIN6_NUM_R","esp32p4::spi2::spi_din_num::SPI_DIN7_NUM_R","esp32p4::spi2::spi_w0::SPI_BUF0_R","esp32p4::spi2::spi_w1::SPI_BUF1_R","esp32p4::spi2::spi_w2::SPI_BUF2_R","esp32p4::spi2::spi_w3::SPI_BUF3_R","esp32p4::spi2::spi_w4::SPI_BUF4_R","esp32p4::spi2::spi_w5::SPI_BUF5_R","esp32p4::spi2::spi_w6::SPI_BUF6_R","esp32p4::spi2::spi_w7::SPI_BUF7_R","esp32p4::spi2::spi_w8::SPI_BUF8_R","esp32p4::spi2::spi_w9::SPI_BUF9_R","esp32p4::spi2::spi_w10::SPI_BUF10_R","esp32p4::spi2::spi_w11::SPI_BUF11_R","esp32p4::spi2::spi_w12::SPI_BUF12_R","esp32p4::spi2::spi_w13::SPI_BUF13_R","esp32p4::spi2::spi_w14::SPI_BUF14_R","esp32p4::spi2::spi_w15::SPI_BUF15_R","esp32p4::spi2::spi_slave::SPI_CLK_MODE_R","esp32p4::spi2::spi_slave::SPI_SLV_LAST_BYTE_STRB_R","esp32p4::spi2::spi_slave::SPI_DMA_SEG_MAGIC_VALUE_R","esp32p4::spi2::spi_slave1::SPI_SLV_DATA_BITLEN_R","esp32p4::spi2::spi_slave1::SPI_SLV_LAST_COMMAND_R","esp32p4::spi2::spi_slave1::SPI_SLV_LAST_ADDR_R","esp32p4::spi2::spi_date::SPI_DATE_R","esp32p4::spi3::spi_addr::SPI_USR_ADDR_VALUE_R","esp32p4::spi3::spi_ctrl::SPI_RD_BIT_ORDER_R","esp32p4::spi3::spi_ctrl::SPI_WR_BIT_ORDER_R","esp32p4::spi3::spi_clock::SPI_CLKCNT_L_R","esp32p4::spi3::spi_clock::SPI_CLKCNT_H_R","esp32p4::spi3::spi_clock::SPI_CLKCNT_N_R","esp32p4::spi3::spi_clock::SPI_CLKDIV_PRE_R","esp32p4::spi3::spi_user1::SPI_USR_DUMMY_CYCLELEN_R","esp32p4::spi3::spi_user1::SPI_CS_SETUP_TIME_R","esp32p4::spi3::spi_user1::SPI_CS_HOLD_TIME_R","esp32p4::spi3::spi_user1::SPI_USR_ADDR_BITLEN_R","esp32p4::spi3::spi_user2::SPI_USR_COMMAND_VALUE_R","esp32p4::spi3::spi_user2::SPI_USR_COMMAND_BITLEN_R","esp32p4::spi3::spi_ms_dlen::SPI_MS_DATA_BITLEN_R","esp32p4::spi3::spi_misc::SPI_MASTER_CS_POL_R","esp32p4::spi3::spi_din_mode::SPI_DIN0_MODE_R","esp32p4::spi3::spi_din_mode::SPI_DIN1_MODE_R","esp32p4::spi3::spi_din_mode::SPI_DIN2_MODE_R","esp32p4::spi3::spi_din_mode::SPI_DIN3_MODE_R","esp32p4::spi3::spi_din_num::SPI_DIN0_NUM_R","esp32p4::spi3::spi_din_num::SPI_DIN1_NUM_R","esp32p4::spi3::spi_din_num::SPI_DIN2_NUM_R","esp32p4::spi3::spi_din_num::SPI_DIN3_NUM_R","esp32p4::spi3::spi_w0::SPI_BUF0_R","esp32p4::spi3::spi_w1::SPI_BUF1_R","esp32p4::spi3::spi_w2::SPI_BUF2_R","esp32p4::spi3::spi_w3::SPI_BUF3_R","esp32p4::spi3::spi_w4::SPI_BUF4_R","esp32p4::spi3::spi_w5::SPI_BUF5_R","esp32p4::spi3::spi_w6::SPI_BUF6_R","esp32p4::spi3::spi_w7::SPI_BUF7_R","esp32p4::spi3::spi_w8::SPI_BUF8_R","esp32p4::spi3::spi_w9::SPI_BUF9_R","esp32p4::spi3::spi_w10::SPI_BUF10_R","esp32p4::spi3::spi_w11::SPI_BUF11_R","esp32p4::spi3::spi_w12::SPI_BUF12_R","esp32p4::spi3::spi_w13::SPI_BUF13_R","esp32p4::spi3::spi_w14::SPI_BUF14_R","esp32p4::spi3::spi_w15::SPI_BUF15_R","esp32p4::spi3::spi_slave::SPI_CLK_MODE_R","esp32p4::spi3::spi_slave::SPI_SLV_LAST_BYTE_STRB_R","esp32p4::spi3::spi_slave1::SPI_SLV_DATA_BITLEN_R","esp32p4::spi3::spi_slave1::SPI_SLV_LAST_COMMAND_R","esp32p4::spi3::spi_slave1::SPI_SLV_LAST_ADDR_R","esp32p4::spi3::spi_date::SPI_DATE_R","esp32p4::systimer::unit0_load_hi::TIMER_UNIT0_LOAD_HI_R","esp32p4::systimer::unit0_load_lo::TIMER_UNIT0_LOAD_LO_R","esp32p4::systimer::unit1_load_hi::TIMER_UNIT1_LOAD_HI_R","esp32p4::systimer::unit1_load_lo::TIMER_UNIT1_LOAD_LO_R","esp32p4::systimer::target0_hi::TIMER_TARGET0_HI_R","esp32p4::systimer::target0_lo::TIMER_TARGET0_LO_R","esp32p4::systimer::target1_hi::TIMER_TARGET1_HI_R","esp32p4::systimer::target1_lo::TIMER_TARGET1_LO_R","esp32p4::systimer::target2_hi::TIMER_TARGET2_HI_R","esp32p4::systimer::target2_lo::TIMER_TARGET2_LO_R","esp32p4::systimer::target0_conf::TARGET0_PERIOD_R","esp32p4::systimer::target1_conf::TARGET1_PERIOD_R","esp32p4::systimer::target2_conf::TARGET2_PERIOD_R","esp32p4::systimer::unit0_value_hi::TIMER_UNIT0_VALUE_HI_R","esp32p4::systimer::unit0_value_lo::TIMER_UNIT0_VALUE_LO_R","esp32p4::systimer::unit1_value_hi::TIMER_UNIT1_VALUE_HI_R","esp32p4::systimer::unit1_value_lo::TIMER_UNIT1_VALUE_LO_R","esp32p4::systimer::real_target0_lo::TARGET0_LO_RO_R","esp32p4::systimer::real_target0_hi::TARGET0_HI_RO_R","esp32p4::systimer::real_target1_lo::TARGET1_LO_RO_R","esp32p4::systimer::real_target1_hi::TARGET1_HI_RO_R","esp32p4::systimer::real_target2_lo::TARGET2_LO_RO_R","esp32p4::systimer::real_target2_hi::TARGET2_HI_RO_R","esp32p4::systimer::date::DATE_R","esp32p4::timg0::tconfig::DIVIDER_R","esp32p4::timg0::tlo::LO_R","esp32p4::timg0::thi::HI_R","esp32p4::timg0::talarmlo::ALARM_LO_R","esp32p4::timg0::talarmhi::ALARM_HI_R","esp32p4::timg0::tloadlo::LOAD_LO_R","esp32p4::timg0::tloadhi::LOAD_HI_R","esp32p4::timg0::wdtconfig0::WDT_SYS_RESET_LENGTH_R","esp32p4::timg0::wdtconfig0::WDT_CPU_RESET_LENGTH_R","esp32p4::timg0::wdtconfig0::WDT_STG3_R","esp32p4::timg0::wdtconfig0::WDT_STG2_R","esp32p4::timg0::wdtconfig0::WDT_STG1_R","esp32p4::timg0::wdtconfig0::WDT_STG0_R","esp32p4::timg0::wdtconfig1::WDT_CLK_PRESCALE_R","esp32p4::timg0::wdtconfig2::WDT_STG0_HOLD_R","esp32p4::timg0::wdtconfig3::WDT_STG1_HOLD_R","esp32p4::timg0::wdtconfig4::WDT_STG2_HOLD_R","esp32p4::timg0::wdtconfig5::WDT_STG3_HOLD_R","esp32p4::timg0::wdtwprotect::WDT_WKEY_R","esp32p4::timg0::rtccalicfg::RTC_CALI_CLK_SEL_R","esp32p4::timg0::rtccalicfg::RTC_CALI_MAX_R","esp32p4::timg0::rtccalicfg1::RTC_CALI_VALUE_R","esp32p4::timg0::rtccalicfg2::RTC_CALI_TIMEOUT_RST_CNT_R","esp32p4::timg0::rtccalicfg2::RTC_CALI_TIMEOUT_THRES_R","esp32p4::timg0::ntimers_date::NTIMGS_DATE_R","esp32p4::trace0::mem_start_addr::MEM_START_ADDR_R","esp32p4::trace0::mem_end_addr::MEM_END_ADDR_R","esp32p4::trace0::mem_current_addr::MEM_CURRENT_ADDR_R","esp32p4::trace0::fifo_status::WORK_STATUS_R","esp32p4::trace0::filter_match_control::MATCH_CHOICE_ECAUSE_R","esp32p4::trace0::filter_comparator_control::P_FUNCTION_R","esp32p4::trace0::filter_comparator_control::S_FUNCTION_R","esp32p4::trace0::filter_comparator_control::MATCH_MODE_R","esp32p4::trace0::filter_p_comparator_match::P_MATCH_R","esp32p4::trace0::filter_s_comparator_match::S_MATCH_R","esp32p4::trace0::resync_prolonged::RESYNC_PROLONGED_R","esp32p4::trace0::resync_prolonged::RESYNC_MODE_R","esp32p4::trace0::ahb_config::HBURST_R","esp32p4::trace0::ahb_config::MAX_INCR_R","esp32p4::trace0::date::DATE_R","esp32p4::lp_tsens::ctrl::OUT_R","esp32p4::lp_tsens::ctrl::CLK_DIV_R","esp32p4::lp_tsens::ctrl2::XPD_WAIT_R","esp32p4::lp_tsens::ctrl2::XPD_FORCE_R","esp32p4::lp_tsens::wakeup_ctrl::WAKEUP_TH_LOW_R","esp32p4::lp_tsens::wakeup_ctrl::WAKEUP_TH_HIGH_R","esp32p4::lp_tsens::sample_rate::SAMPLE_RATE_R","esp32p4::lp_tsens::rnd_eco_low::RND_ECO_LOW_R","esp32p4::lp_tsens::rnd_eco_high::RND_ECO_HIGH_R","esp32p4::twai0::bus_timing_0::BAUD_PRESC_R","esp32p4::twai0::bus_timing_0::SYNC_JUMP_WIDTH_R","esp32p4::twai0::bus_timing_1::TIME_SEGMENT1_R","esp32p4::twai0::bus_timing_1::TIME_SEGMENT2_R","esp32p4::twai0::arb_lost_cap::ARBITRATION_LOST_CAPTURE_R","esp32p4::twai0::err_code_cap::ERR_CAPTURE_CODE_SEGMENT_R","esp32p4::twai0::err_code_cap::ERR_CAPTURE_CODE_TYPE_R","esp32p4::twai0::err_warning_limit::ERR_WARNING_LIMIT_R","esp32p4::twai0::rx_err_cnt::RX_ERR_CNT_R","esp32p4::twai0::tx_err_cnt::TX_ERR_CNT_R","esp32p4::twai0::data_0::DATA_0_R","esp32p4::twai0::data_1::DATA_1_R","esp32p4::twai0::data_2::DATA_2_R","esp32p4::twai0::data_3::DATA_3_R","esp32p4::twai0::data_4::DATA_4_R","esp32p4::twai0::data_5::DATA_5_R","esp32p4::twai0::data_6::DATA_6_R","esp32p4::twai0::data_7::DATA_7_R","esp32p4::twai0::data_8::DATA_8_R","esp32p4::twai0::data_9::DATA_9_R","esp32p4::twai0::data_10::DATA_10_R","esp32p4::twai0::data_11::DATA_11_R","esp32p4::twai0::data_12::DATA_12_R","esp32p4::twai0::rx_message_counter::RX_MESSAGE_COUNTER_R","esp32p4::twai0::clock_divider::CD_R","esp32p4::twai0::hw_standby_cnt::STANDBY_WAIT_CNT_R","esp32p4::twai0::idle_intr_cnt::IDLE_INTR_CNT_R","esp32p4::twai0::timestamp_data::TIMESTAMP_DATA_R","esp32p4::twai0::timestamp_prescaler::TS_DIV_NUM_R","esp32p4::uart0::fifo::RXFIFO_RD_BYTE_R","esp32p4::uart0::clkdiv::CLKDIV_R","esp32p4::uart0::clkdiv::CLKDIV_FRAG_R","esp32p4::uart0::rx_filt::GLITCH_FILT_R","esp32p4::uart0::status::RXFIFO_CNT_R","esp32p4::uart0::status::TXFIFO_CNT_R","esp32p4::uart0::conf0::BIT_NUM_R","esp32p4::uart0::conf0::STOP_BIT_NUM_R","esp32p4::uart0::conf1::RXFIFO_FULL_THRHD_R","esp32p4::uart0::conf1::TXFIFO_EMPTY_THRHD_R","esp32p4::uart0::hwfc_conf::RX_FLOW_THRHD_R","esp32p4::uart0::sleep_conf0::WK_CHAR1_R","esp32p4::uart0::sleep_conf0::WK_CHAR2_R","esp32p4::uart0::sleep_conf0::WK_CHAR3_R","esp32p4::uart0::sleep_conf0::WK_CHAR4_R","esp32p4::uart0::sleep_conf1::WK_CHAR0_R","esp32p4::uart0::sleep_conf2::ACTIVE_THRESHOLD_R","esp32p4::uart0::sleep_conf2::RX_WAKE_UP_THRHD_R","esp32p4::uart0::sleep_conf2::WK_CHAR_NUM_R","esp32p4::uart0::sleep_conf2::WK_CHAR_MASK_R","esp32p4::uart0::sleep_conf2::WK_MODE_SEL_R","esp32p4::uart0::swfc_conf0::XON_CHAR_R","esp32p4::uart0::swfc_conf0::XOFF_CHAR_R","esp32p4::uart0::swfc_conf1::XON_THRESHOLD_R","esp32p4::uart0::swfc_conf1::XOFF_THRESHOLD_R","esp32p4::uart0::txbrk_conf::TX_BRK_NUM_R","esp32p4::uart0::idle_conf::RX_IDLE_THRHD_R","esp32p4::uart0::idle_conf::TX_IDLE_NUM_R","esp32p4::uart0::rs485_conf::RS485_TX_DLY_NUM_R","esp32p4::uart0::at_cmd_precnt::PRE_IDLE_NUM_R","esp32p4::uart0::at_cmd_postcnt::POST_IDLE_NUM_R","esp32p4::uart0::at_cmd_gaptout::RX_GAP_TOUT_R","esp32p4::uart0::at_cmd_char::AT_CMD_CHAR_R","esp32p4::uart0::at_cmd_char::CHAR_NUM_R","esp32p4::uart0::tout_conf::RX_TOUT_THRHD_R","esp32p4::uart0::mem_tx_status::TX_SRAM_WADDR_R","esp32p4::uart0::mem_tx_status::TX_SRAM_RADDR_R","esp32p4::uart0::mem_rx_status::RX_SRAM_RADDR_R","esp32p4::uart0::mem_rx_status::RX_SRAM_WADDR_R","esp32p4::uart0::fsm_status::ST_URX_OUT_R","esp32p4::uart0::fsm_status::ST_UTX_OUT_R","esp32p4::uart0::pospulse::POSEDGE_MIN_CNT_R","esp32p4::uart0::negpulse::NEGEDGE_MIN_CNT_R","esp32p4::uart0::lowpulse::MIN_CNT_R","esp32p4::uart0::highpulse::MIN_CNT_R","esp32p4::uart0::rxd_cnt::RXD_EDGE_CNT_R","esp32p4::uart0::date::DATE_R","esp32p4::uart0::id::ID_R","esp32p4::uhci0::conf0::UART_SEL_R","esp32p4::uhci0::state0::RX_ERR_CAUSE_R","esp32p4::uhci0::state0::DECODE_STATE_R","esp32p4::uhci0::state1::ENCODE_STATE_R","esp32p4::uhci0::hung_conf::TXFIFO_TIMEOUT_R","esp32p4::uhci0::hung_conf::TXFIFO_TIMEOUT_SHIFT_R","esp32p4::uhci0::hung_conf::RXFIFO_TIMEOUT_R","esp32p4::uhci0::hung_conf::RXFIFO_TIMEOUT_SHIFT_R","esp32p4::uhci0::ack_num::ACK_NUM_R","esp32p4::uhci0::rx_head::RX_HEAD_R","esp32p4::uhci0::quick_sent::SINGLE_SEND_NUM_R","esp32p4::uhci0::quick_sent::ALWAYS_SEND_NUM_R","esp32p4::uhci0::reg_q0_word0::SEND_Q0_WORD0_R","esp32p4::uhci0::reg_q0_word1::SEND_Q0_WORD1_R","esp32p4::uhci0::reg_q1_word0::SEND_Q1_WORD0_R","esp32p4::uhci0::reg_q1_word1::SEND_Q1_WORD1_R","esp32p4::uhci0::reg_q2_word0::SEND_Q2_WORD0_R","esp32p4::uhci0::reg_q2_word1::SEND_Q2_WORD1_R","esp32p4::uhci0::reg_q3_word0::SEND_Q3_WORD0_R","esp32p4::uhci0::reg_q3_word1::SEND_Q3_WORD1_R","esp32p4::uhci0::reg_q4_word0::SEND_Q4_WORD0_R","esp32p4::uhci0::reg_q4_word1::SEND_Q4_WORD1_R","esp32p4::uhci0::reg_q5_word0::SEND_Q5_WORD0_R","esp32p4::uhci0::reg_q5_word1::SEND_Q5_WORD1_R","esp32p4::uhci0::reg_q6_word0::SEND_Q6_WORD0_R","esp32p4::uhci0::reg_q6_word1::SEND_Q6_WORD1_R","esp32p4::uhci0::esc_conf0::SEPER_CHAR_R","esp32p4::uhci0::esc_conf0::SEPER_ESC_CHAR0_R","esp32p4::uhci0::esc_conf0::SEPER_ESC_CHAR1_R","esp32p4::uhci0::esc_conf1::ESC_SEQ0_R","esp32p4::uhci0::esc_conf1::ESC_SEQ0_CHAR0_R","esp32p4::uhci0::esc_conf1::ESC_SEQ0_CHAR1_R","esp32p4::uhci0::esc_conf2::ESC_SEQ1_R","esp32p4::uhci0::esc_conf2::ESC_SEQ1_CHAR0_R","esp32p4::uhci0::esc_conf2::ESC_SEQ1_CHAR1_R","esp32p4::uhci0::esc_conf3::ESC_SEQ2_R","esp32p4::uhci0::esc_conf3::ESC_SEQ2_CHAR0_R","esp32p4::uhci0::esc_conf3::ESC_SEQ2_CHAR1_R","esp32p4::uhci0::pkt_thres::PKT_THRS_R","esp32p4::uhci0::date::DATE_R","esp32p4::usb_device::ep1::RDWR_BYTE_R","esp32p4::usb_device::conf0::VREFH_R","esp32p4::usb_device::conf0::VREFL_R","esp32p4::usb_device::jfifo_st::IN_FIFO_CNT_R","esp32p4::usb_device::jfifo_st::OUT_FIFO_CNT_R","esp32p4::usb_device::fram_num::SOF_FRAME_INDEX_R","esp32p4::usb_device::in_ep0_st::IN_EP0_STATE_R","esp32p4::usb_device::in_ep0_st::IN_EP0_WR_ADDR_R","esp32p4::usb_device::in_ep0_st::IN_EP0_RD_ADDR_R","esp32p4::usb_device::in_ep1_st::IN_EP1_STATE_R","esp32p4::usb_device::in_ep1_st::IN_EP1_WR_ADDR_R","esp32p4::usb_device::in_ep1_st::IN_EP1_RD_ADDR_R","esp32p4::usb_device::in_ep2_st::IN_EP2_STATE_R","esp32p4::usb_device::in_ep2_st::IN_EP2_WR_ADDR_R","esp32p4::usb_device::in_ep2_st::IN_EP2_RD_ADDR_R","esp32p4::usb_device::in_ep3_st::IN_EP3_STATE_R","esp32p4::usb_device::in_ep3_st::IN_EP3_WR_ADDR_R","esp32p4::usb_device::in_ep3_st::IN_EP3_RD_ADDR_R","esp32p4::usb_device::out_ep0_st::OUT_EP0_STATE_R","esp32p4::usb_device::out_ep0_st::OUT_EP0_WR_ADDR_R","esp32p4::usb_device::out_ep0_st::OUT_EP0_RD_ADDR_R","esp32p4::usb_device::out_ep1_st::OUT_EP1_STATE_R","esp32p4::usb_device::out_ep1_st::OUT_EP1_WR_ADDR_R","esp32p4::usb_device::out_ep1_st::OUT_EP1_RD_ADDR_R","esp32p4::usb_device::out_ep1_st::OUT_EP1_REC_DATA_CNT_R","esp32p4::usb_device::out_ep2_st::OUT_EP2_STATE_R","esp32p4::usb_device::out_ep2_st::OUT_EP2_WR_ADDR_R","esp32p4::usb_device::out_ep2_st::OUT_EP2_RD_ADDR_R","esp32p4::usb_device::set_line_code_w0::DW_DTE_RATE_R","esp32p4::usb_device::set_line_code_w1::BCHAR_FORMAT_R","esp32p4::usb_device::set_line_code_w1::BPARITY_TYPE_R","esp32p4::usb_device::set_line_code_w1::BDATA_BITS_R","esp32p4::usb_device::get_line_code_w0::GET_DW_DTE_RATE_R","esp32p4::usb_device::get_line_code_w1::GET_BDATA_BITS_R","esp32p4::usb_device::get_line_code_w1::GET_BPARITY_TYPE_R","esp32p4::usb_device::get_line_code_w1::GET_BCHAR_FORMAT_R","esp32p4::usb_device::eco_low_48::RND_ECO_LOW_48_R","esp32p4::usb_device::eco_high_48::RND_ECO_HIGH_48_R","esp32p4::usb_device::eco_low_apb::RND_ECO_LOW_APB_R","esp32p4::usb_device::eco_high_apb::RND_ECO_HIGH_APB_R","esp32p4::usb_device::sram_ctrl::MEM_AUX_CTRL_R","esp32p4::usb_device::date::DATE_R","esp32p4::usb_wrap::otg_conf::VREFH_R","esp32p4::usb_wrap::otg_conf::VREFL_R","esp32p4::usb_wrap::date::USB_WRAP_DATE_R"]]
};if (window.register_type_impls) {window.register_type_impls(type_impls);} else {window.pending_type_impls = type_impls;}})()