/// Auto-generated enumeration definitions
/// Device: ATSAMD21J18A
/// Vendor: Microchip Technology Inc.
///
/// This file contains type-safe enum classes for all register field
/// enumerated values extracted from the CMSIS-SVD file.
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>

namespace alloy::hal::atmel::samd21::atsamd21j18a::enums {

// ============================================================================
// ENUMERATED VALUE DEFINITIONS
// ============================================================================

// ----------------------------------------------------------------------------
// AC - Analog Comparators
// ----------------------------------------------------------------------------

/// Window 0 Current State
/// Register: STATUSA
/// Field: WSTATE0 [4:5]
enum class AC_STATUSA_WSTATE0 : uint8_t {
    ABOVE = 0x0,
    INSIDE = 0x1,
    BELOW = 0x2,
};

/// Window 0 Current State
/// Register: STATUSC
/// Field: WSTATE0 [4:5]
enum class AC_STATUSC_WSTATE0 : uint8_t {
    ABOVE = 0x0,
    INSIDE = 0x1,
    BELOW = 0x2,
};

/// Window 0 Interrupt Selection
/// Register: WINCTRL
/// Field: WINTSEL0 [1:2]
enum class AC_WINCTRL_WINTSEL0 : uint8_t {
    ABOVE = 0x0,
    INSIDE = 0x1,
    BELOW = 0x2,
    OUTSIDE = 0x3,
};

/// Speed Selection
/// Register: COMPCTRL[2]
/// Field: SPEED [2:3]
enum class AC_COMPCTRL_2_SPEED : uint32_t {
    LOW = 0x0,
    HIGH = 0x1,
};

/// Interrupt Selection
/// Register: COMPCTRL[2]
/// Field: INTSEL [5:6]
enum class AC_COMPCTRL_2_INTSEL : uint32_t {
    TOGGLE = 0x0,
    RISING = 0x1,
    FALLING = 0x2,
    EOC = 0x3,
};

/// Negative Input Mux Selection
/// Register: COMPCTRL[2]
/// Field: MUXNEG [8:10]
enum class AC_COMPCTRL_2_MUXNEG : uint32_t {
    PIN0 = 0x0,
    PIN1 = 0x1,
    PIN2 = 0x2,
    PIN3 = 0x3,
    GND = 0x4,
    VSCALE = 0x5,
    BANDGAP = 0x6,
    DAC = 0x7,
};

/// Positive Input Mux Selection
/// Register: COMPCTRL[2]
/// Field: MUXPOS [12:13]
enum class AC_COMPCTRL_2_MUXPOS : uint32_t {
    PIN0 = 0x0,
    PIN1 = 0x1,
    PIN2 = 0x2,
    PIN3 = 0x3,
};

/// Output
/// Register: COMPCTRL[2]
/// Field: OUT [16:17]
enum class AC_COMPCTRL_2_OUT : uint32_t {
    OFF = 0x0,
    ASYNC = 0x1,
    SYNC = 0x2,
};

/// Filter Length
/// Register: COMPCTRL[2]
/// Field: FLEN [24:26]
enum class AC_COMPCTRL_2_FLEN : uint32_t {
    OFF = 0x0,
    MAJ3 = 0x1,
    MAJ5 = 0x2,
};

// ----------------------------------------------------------------------------
// ADC - Analog Digital Converter
// ----------------------------------------------------------------------------

/// Reference Selection
/// Register: REFCTRL
/// Field: REFSEL [0:3]
enum class ADC_REFCTRL_REFSEL : uint8_t {
    INT1V = 0x0,
    INTVCC0 = 0x1,
    INTVCC1 = 0x2,
    AREFA = 0x3,
    AREFB = 0x4,
};

/// Number of Samples to be Collected
/// Register: AVGCTRL
/// Field: SAMPLENUM [0:3]
enum class ADC_AVGCTRL_SAMPLENUM : uint8_t {
    VAL_1 = 0x0,  // 1
    VAL_2 = 0x1,  // 2
    VAL_4 = 0x2,  // 4
    VAL_8 = 0x3,  // 8
    VAL_16 = 0x4,  // 16
    VAL_32 = 0x5,  // 32
    VAL_64 = 0x6,  // 64
    VAL_128 = 0x7,  // 128
    VAL_256 = 0x8,  // 256
    VAL_512 = 0x9,  // 512
    VAL_1024 = 0xA,  // 1024
};

/// Conversion Result Resolution
/// Register: CTRLB
/// Field: RESSEL [4:5]
enum class ADC_CTRLB_RESSEL : uint16_t {
    VAL_12BIT = 0x0,  // 12BIT
    VAL_16BIT = 0x1,  // 16BIT
    VAL_10BIT = 0x2,  // 10BIT
    VAL_8BIT = 0x3,  // 8BIT
};

/// Prescaler Configuration
/// Register: CTRLB
/// Field: PRESCALER [8:10]
enum class ADC_CTRLB_PRESCALER : uint16_t {
    DIV4 = 0x0,
    DIV8 = 0x1,
    DIV16 = 0x2,
    DIV32 = 0x3,
    DIV64 = 0x4,
    DIV128 = 0x5,
    DIV256 = 0x6,
    DIV512 = 0x7,
};

/// Window Monitor Mode
/// Register: WINCTRL
/// Field: WINMODE [0:2]
enum class ADC_WINCTRL_WINMODE : uint8_t {
    DISABLE = 0x0,
    MODE1 = 0x1,
    MODE2 = 0x2,
    MODE3 = 0x3,
    MODE4 = 0x4,
};

/// Positive Mux Input Selection
/// Register: INPUTCTRL
/// Field: MUXPOS [0:4]
enum class ADC_INPUTCTRL_MUXPOS : uint32_t {
    PIN0 = 0x0,
    PIN1 = 0x1,
    PIN2 = 0x2,
    PIN3 = 0x3,
    PIN4 = 0x4,
    PIN5 = 0x5,
    PIN6 = 0x6,
    PIN7 = 0x7,
    PIN8 = 0x8,
    PIN9 = 0x9,
    PIN10 = 0xA,
    PIN11 = 0xB,
    PIN12 = 0xC,
    PIN13 = 0xD,
    PIN14 = 0xE,
    PIN15 = 0xF,
    PIN16 = 0x10,
    PIN17 = 0x11,
    PIN18 = 0x12,
    PIN19 = 0x13,
    TEMP = 0x18,
    BANDGAP = 0x19,
    SCALEDCOREVCC = 0x1A,
    SCALEDIOVCC = 0x1B,
    DAC = 0x1C,
};

/// Negative Mux Input Selection
/// Register: INPUTCTRL
/// Field: MUXNEG [8:12]
enum class ADC_INPUTCTRL_MUXNEG : uint32_t {
    PIN0 = 0x0,
    PIN1 = 0x1,
    PIN2 = 0x2,
    PIN3 = 0x3,
    PIN4 = 0x4,
    PIN5 = 0x5,
    PIN6 = 0x6,
    PIN7 = 0x7,
    GND = 0x18,
    IOGND = 0x19,
};

/// Gain Factor Selection
/// Register: INPUTCTRL
/// Field: GAIN [24:27]
enum class ADC_INPUTCTRL_GAIN : uint32_t {
    VAL_1X = 0x0,  // 1X
    VAL_2X = 0x1,  // 2X
    VAL_4X = 0x2,  // 4X
    VAL_8X = 0x3,  // 8X
    VAL_16X = 0x4,  // 16X
    DIV2 = 0xF,
};

// ----------------------------------------------------------------------------
// DAC - Digital Analog Converter
// ----------------------------------------------------------------------------

/// Reference Selection
/// Register: CTRLB
/// Field: REFSEL [6:7]
enum class DAC_CTRLB_REFSEL : uint8_t {
    INT1V = 0x0,
    AVCC = 0x1,
    VREFP = 0x2,
};

// ----------------------------------------------------------------------------
// DMAC - Direct Memory Access Controller
// ----------------------------------------------------------------------------

/// CRC Beat Size
/// Register: CRCCTRL
/// Field: CRCBEATSIZE [0:1]
enum class DMAC_CRCCTRL_CRCBEATSIZE : uint16_t {
    BYTE = 0x0,
    HWORD = 0x1,
    WORD = 0x2,
};

/// CRC Polynomial Type
/// Register: CRCCTRL
/// Field: CRCPOLY [2:3]
enum class DMAC_CRCCTRL_CRCPOLY : uint16_t {
    CRC16 = 0x0,
    CRC32 = 0x1,
};

/// CRC Input Source
/// Register: CRCCTRL
/// Field: CRCSRC [8:13]
enum class DMAC_CRCCTRL_CRCSRC : uint16_t {
    NOACT = 0x0,
    IO = 0x1,
};

/// Write-Back Quality of Service
/// Register: QOSCTRL
/// Field: WRBQOS [0:1]
enum class DMAC_QOSCTRL_WRBQOS : uint8_t {
    DISABLE = 0x0,
    LOW = 0x1,
    MEDIUM = 0x2,
    HIGH = 0x3,
};

/// Fetch Quality of Service
/// Register: QOSCTRL
/// Field: FQOS [2:3]
enum class DMAC_QOSCTRL_FQOS : uint8_t {
    DISABLE = 0x0,
    LOW = 0x1,
    MEDIUM = 0x2,
    HIGH = 0x3,
};

/// Data Transfer Quality of Service
/// Register: QOSCTRL
/// Field: DQOS [4:5]
enum class DMAC_QOSCTRL_DQOS : uint8_t {
    DISABLE = 0x0,
    LOW = 0x1,
    MEDIUM = 0x2,
    HIGH = 0x3,
};

/// Event Input Action
/// Register: CHCTRLB
/// Field: EVACT [0:2]
enum class DMAC_CHCTRLB_EVACT : uint32_t {
    NOACT = 0x0,
    TRIG = 0x1,
    CTRIG = 0x2,
    CBLOCK = 0x3,
    SUSPEND = 0x4,
    RESUME = 0x5,
    SSKIP = 0x6,
};

/// Channel Arbitration Level
/// Register: CHCTRLB
/// Field: LVL [5:6]
enum class DMAC_CHCTRLB_LVL : uint32_t {
    LVL0 = 0x0,
    LVL1 = 0x1,
    LVL2 = 0x2,
    LVL3 = 0x3,
};

/// Trigger Source
/// Register: CHCTRLB
/// Field: TRIGSRC [8:13]
enum class DMAC_CHCTRLB_TRIGSRC : uint32_t {
    DISABLE = 0x0,
};

/// Trigger Action
/// Register: CHCTRLB
/// Field: TRIGACT [22:23]
enum class DMAC_CHCTRLB_TRIGACT : uint32_t {
    BLOCK = 0x0,
    BEAT = 0x2,
    TRANSACTION = 0x3,
};

/// Software Command
/// Register: CHCTRLB
/// Field: CMD [24:25]
enum class DMAC_CHCTRLB_CMD : uint32_t {
    NOACT = 0x0,
    SUSPEND = 0x1,
    RESUME = 0x2,
};

// ----------------------------------------------------------------------------
// EIC - External Interrupt Controller
// ----------------------------------------------------------------------------

/// Non-Maskable Interrupt Sense
/// Register: NMICTRL
/// Field: NMISENSE [0:2]
enum class EIC_NMICTRL_NMISENSE : uint8_t {
    NONE = 0x0,
    RISE = 0x1,
    FALL = 0x2,
    BOTH = 0x3,
    HIGH = 0x4,
    LOW = 0x5,
};

/// Input Sense 0 Configuration
/// Register: CONFIG[2]
/// Field: SENSE0 [0:2]
enum class EIC_CONFIG_2_SENSE0 : uint32_t {
    NONE = 0x0,
    RISE = 0x1,
    FALL = 0x2,
    BOTH = 0x3,
    HIGH = 0x4,
    LOW = 0x5,
};

/// Input Sense 1 Configuration
/// Register: CONFIG[2]
/// Field: SENSE1 [4:6]
enum class EIC_CONFIG_2_SENSE1 : uint32_t {
    NONE = 0x0,
    RISE = 0x1,
    FALL = 0x2,
    BOTH = 0x3,
    HIGH = 0x4,
    LOW = 0x5,
};

/// Input Sense 2 Configuration
/// Register: CONFIG[2]
/// Field: SENSE2 [8:10]
enum class EIC_CONFIG_2_SENSE2 : uint32_t {
    NONE = 0x0,
    RISE = 0x1,
    FALL = 0x2,
    BOTH = 0x3,
    HIGH = 0x4,
    LOW = 0x5,
};

/// Input Sense 3 Configuration
/// Register: CONFIG[2]
/// Field: SENSE3 [12:14]
enum class EIC_CONFIG_2_SENSE3 : uint32_t {
    NONE = 0x0,
    RISE = 0x1,
    FALL = 0x2,
    BOTH = 0x3,
    HIGH = 0x4,
    LOW = 0x5,
};

/// Input Sense 4 Configuration
/// Register: CONFIG[2]
/// Field: SENSE4 [16:18]
enum class EIC_CONFIG_2_SENSE4 : uint32_t {
    NONE = 0x0,
    RISE = 0x1,
    FALL = 0x2,
    BOTH = 0x3,
    HIGH = 0x4,
    LOW = 0x5,
};

/// Input Sense 5 Configuration
/// Register: CONFIG[2]
/// Field: SENSE5 [20:22]
enum class EIC_CONFIG_2_SENSE5 : uint32_t {
    NONE = 0x0,
    RISE = 0x1,
    FALL = 0x2,
    BOTH = 0x3,
    HIGH = 0x4,
    LOW = 0x5,
};

/// Input Sense 6 Configuration
/// Register: CONFIG[2]
/// Field: SENSE6 [24:26]
enum class EIC_CONFIG_2_SENSE6 : uint32_t {
    NONE = 0x0,
    RISE = 0x1,
    FALL = 0x2,
    BOTH = 0x3,
    HIGH = 0x4,
    LOW = 0x5,
};

/// Input Sense 7 Configuration
/// Register: CONFIG[2]
/// Field: SENSE7 [28:30]
enum class EIC_CONFIG_2_SENSE7 : uint32_t {
    NONE = 0x0,
    RISE = 0x1,
    FALL = 0x2,
    BOTH = 0x3,
    HIGH = 0x4,
    LOW = 0x5,
};

// ----------------------------------------------------------------------------
// EVSYS - Event System Interface
// ----------------------------------------------------------------------------

/// Path Selection
/// Register: CHANNEL
/// Field: PATH [24:25]
enum class EVSYS_CHANNEL_PATH : uint32_t {
    SYNCHRONOUS = 0x0,
    RESYNCHRONIZED = 0x1,
    ASYNCHRONOUS = 0x2,
};

/// Edge Detection Selection
/// Register: CHANNEL
/// Field: EDGSEL [26:27]
enum class EVSYS_CHANNEL_EDGSEL : uint32_t {
    NO_EVT_OUTPUT = 0x0,
    RISING_EDGE = 0x1,
    FALLING_EDGE = 0x2,
    BOTH_EDGES = 0x3,
};

/// Channel Event Selection
/// Register: USER
/// Field: CHANNEL [8:12]
enum class EVSYS_USER_CHANNEL : uint16_t {
    VAL_0 = 0x0,  // 0
};

// ----------------------------------------------------------------------------
// GCLK - Generic Clock Generator
// ----------------------------------------------------------------------------

/// Generic Clock Selection ID
/// Register: CLKCTRL
/// Field: ID [0:5]
enum class GCLK_CLKCTRL_ID : uint16_t {
    DFLL48 = 0x0,
    FDPLL = 0x1,
    FDPLL32K = 0x2,
    WDT = 0x3,
    RTC = 0x4,
    EIC = 0x5,
    USB = 0x6,
    EVSYS_0 = 0x7,
    EVSYS_1 = 0x8,
    EVSYS_2 = 0x9,
    EVSYS_3 = 0xA,
    EVSYS_4 = 0xB,
    EVSYS_5 = 0xC,
    EVSYS_6 = 0xD,
    EVSYS_7 = 0xE,
    EVSYS_8 = 0xF,
    EVSYS_9 = 0x10,
    EVSYS_10 = 0x11,
    EVSYS_11 = 0x12,
    SERCOMX_SLOW = 0x13,
    SERCOM0_CORE = 0x14,
    SERCOM1_CORE = 0x15,
    SERCOM2_CORE = 0x16,
    SERCOM3_CORE = 0x17,
    SERCOM4_CORE = 0x18,
    SERCOM5_CORE = 0x19,
    TCC0_TCC1 = 0x1A,
    TCC2_TC3 = 0x1B,
    TC4_TC5 = 0x1C,
    TC6_TC7 = 0x1D,
    ADC = 0x1E,
    AC_DIG = 0x1F,
    AC_ANA = 0x20,
    DAC = 0x21,
    I2S_0 = 0x23,
    I2S_1 = 0x24,
};

/// Generic Clock Generator
/// Register: CLKCTRL
/// Field: GEN [8:11]
enum class GCLK_CLKCTRL_GEN : uint16_t {
    GCLK0 = 0x0,
    GCLK1 = 0x1,
    GCLK2 = 0x2,
    GCLK3 = 0x3,
    GCLK4 = 0x4,
    GCLK5 = 0x5,
    GCLK6 = 0x6,
    GCLK7 = 0x7,
    GCLK8 = 0x8,
};

/// Source Select
/// Register: GENCTRL
/// Field: SRC [8:12]
enum class GCLK_GENCTRL_SRC : uint32_t {
    XOSC = 0x0,
    GCLKIN = 0x1,
    GCLKGEN1 = 0x2,
    OSCULP32K = 0x3,
    OSC32K = 0x4,
    XOSC32K = 0x5,
    OSC8M = 0x6,
    DFLL48M = 0x7,
    DPLL96M = 0x8,
};

// ----------------------------------------------------------------------------
// I2S - Inter-IC Sound Interface
// ----------------------------------------------------------------------------

/// Slot Size
/// Register: CLKCTRL[2]
/// Field: SLOTSIZE [0:1]
enum class I2S_CLKCTRL_2_SLOTSIZE : uint32_t {
    VAL_8 = 0x0,  // 8
    VAL_16 = 0x1,  // 16
    VAL_24 = 0x2,  // 24
    VAL_32 = 0x3,  // 32
};

/// Frame Sync Width
/// Register: CLKCTRL[2]
/// Field: FSWIDTH [5:6]
enum class I2S_CLKCTRL_2_FSWIDTH : uint32_t {
    SLOT = 0x0,
    HALF = 0x1,
    BIT = 0x2,
    BURST = 0x3,
};

/// Data Delay from Frame Sync
/// Register: CLKCTRL[2]
/// Field: BITDELAY [7:7]
enum class I2S_CLKCTRL_2_BITDELAY : uint32_t {
    LJ = 0x0,
    I2S = 0x1,
};

/// Frame Sync Select
/// Register: CLKCTRL[2]
/// Field: FSSEL [8:8]
enum class I2S_CLKCTRL_2_FSSEL : uint32_t {
    SCKDIV = 0x0,
    FSPIN = 0x1,
};

/// Serial Clock Select
/// Register: CLKCTRL[2]
/// Field: SCKSEL [12:12]
enum class I2S_CLKCTRL_2_SCKSEL : uint32_t {
    MCKDIV = 0x0,
    SCKPIN = 0x1,
};

/// Master Clock Select
/// Register: CLKCTRL[2]
/// Field: MCKSEL [16:16]
enum class I2S_CLKCTRL_2_MCKSEL : uint32_t {
    GCLK = 0x0,
    MCKPIN = 0x1,
};

/// Serializer Mode
/// Register: SERCTRL[2]
/// Field: SERMODE [0:1]
enum class I2S_SERCTRL_2_SERMODE : uint32_t {
    RX = 0x0,
    TX = 0x1,
    PDM2 = 0x2,
};

/// Line Default Line when Slot Disabled
/// Register: SERCTRL[2]
/// Field: TXDEFAULT [2:3]
enum class I2S_SERCTRL_2_TXDEFAULT : uint32_t {
    ZERO = 0x0,
    ONE = 0x1,
    HIZ = 0x3,
};

/// Transmit Data when Underrun
/// Register: SERCTRL[2]
/// Field: TXSAME [4:4]
enum class I2S_SERCTRL_2_TXSAME : uint32_t {
    ZERO = 0x0,
    SAME = 0x1,
};

/// Clock Unit Selection
/// Register: SERCTRL[2]
/// Field: CLKSEL [5:5]
enum class I2S_SERCTRL_2_CLKSEL : uint32_t {
    CLK0 = 0x0,
    CLK1 = 0x1,
};

/// Data Slot Formatting Adjust
/// Register: SERCTRL[2]
/// Field: SLOTADJ [7:7]
enum class I2S_SERCTRL_2_SLOTADJ : uint32_t {
    RIGHT = 0x0,
    LEFT = 0x1,
};

/// Data Word Size
/// Register: SERCTRL[2]
/// Field: DATASIZE [8:10]
enum class I2S_SERCTRL_2_DATASIZE : uint32_t {
    VAL_32 = 0x0,  // 32
    VAL_24 = 0x1,  // 24
    VAL_20 = 0x2,  // 20
    VAL_18 = 0x3,  // 18
    VAL_16 = 0x4,  // 16
    VAL_16C = 0x5,  // 16C
    VAL_8 = 0x6,  // 8
    VAL_8C = 0x7,  // 8C
};

/// Data Word Formatting Adjust
/// Register: SERCTRL[2]
/// Field: WORDADJ [12:12]
enum class I2S_SERCTRL_2_WORDADJ : uint32_t {
    RIGHT = 0x0,
    LEFT = 0x1,
};

/// Data Formatting Bit Extension
/// Register: SERCTRL[2]
/// Field: EXTEND [13:14]
enum class I2S_SERCTRL_2_EXTEND : uint32_t {
    ZERO = 0x0,
    ONE = 0x1,
    MSBIT = 0x2,
    LSBIT = 0x3,
};

/// Data Formatting Bit Reverse
/// Register: SERCTRL[2]
/// Field: BITREV [15:15]
enum class I2S_SERCTRL_2_BITREV : uint32_t {
    MSBIT = 0x0,
    LSBIT = 0x1,
};

/// Mono Mode
/// Register: SERCTRL[2]
/// Field: MONO [24:24]
enum class I2S_SERCTRL_2_MONO : uint32_t {
    STEREO = 0x0,
    MONO = 0x1,
};

/// Single or Multiple DMA Channels
/// Register: SERCTRL[2]
/// Field: DMA [25:25]
enum class I2S_SERCTRL_2_DMA : uint32_t {
    SINGLE = 0x0,
    MULTIPLE = 0x1,
};

// ----------------------------------------------------------------------------
// NVMCTRL - Non-Volatile Memory Controller
// ----------------------------------------------------------------------------

/// Command
/// Register: CTRLA
/// Field: CMD [0:6]
enum class NVMCTRL_CTRLA_CMD : uint16_t {
    ER = 0x2,
    WP = 0x4,
    EAR = 0x5,
    WAP = 0x6,
    SF = 0xA,
    WL = 0xF,
    LR = 0x40,
    UR = 0x41,
    SPRM = 0x42,
    CPRM = 0x43,
    PBC = 0x44,
    SSB = 0x45,
    INVALL = 0x46,
};

/// Command Execution
/// Register: CTRLA
/// Field: CMDEX [8:15]
enum class NVMCTRL_CTRLA_CMDEX : uint16_t {
    KEY = 0xA5,
};

/// NVM Read Wait States
/// Register: CTRLB
/// Field: RWS [1:4]
enum class NVMCTRL_CTRLB_RWS : uint32_t {
    SINGLE = 0x0,
    HALF = 0x1,
    DUAL = 0x2,
};

/// Power Reduction Mode during Sleep
/// Register: CTRLB
/// Field: SLEEPPRM [8:9]
enum class NVMCTRL_CTRLB_SLEEPPRM : uint32_t {
    WAKEONACCESS = 0x0,
    WAKEUPINSTANT = 0x1,
    DISABLED = 0x3,
};

/// NVMCTRL Read Mode
/// Register: CTRLB
/// Field: READMODE [16:17]
enum class NVMCTRL_CTRLB_READMODE : uint32_t {
    NO_MISS_PENALTY = 0x0,
    LOW_POWER = 0x1,
    DETERMINISTIC = 0x2,
};

/// Page Size
/// Register: PARAM
/// Field: PSZ [16:18]
enum class NVMCTRL_PARAM_PSZ : uint32_t {
    VAL_8 = 0x0,  // 8
    VAL_16 = 0x1,  // 16
    VAL_32 = 0x2,  // 32
    VAL_64 = 0x3,  // 64
    VAL_128 = 0x4,  // 128
    VAL_256 = 0x5,  // 256
    VAL_512 = 0x6,  // 512
    VAL_1024 = 0x7,  // 1024
};

// ----------------------------------------------------------------------------
// PM - Power Manager
// ----------------------------------------------------------------------------

/// Idle Mode Configuration
/// Register: SLEEP
/// Field: IDLE [0:1]
enum class PM_SLEEP_IDLE : uint8_t {
    CPU = 0x0,
    AHB = 0x1,
    APB = 0x2,
};

/// CPU Prescaler Selection
/// Register: CPUSEL
/// Field: CPUDIV [0:2]
enum class PM_CPUSEL_CPUDIV : uint8_t {
    DIV1 = 0x0,
    DIV2 = 0x1,
    DIV4 = 0x2,
    DIV8 = 0x3,
    DIV16 = 0x4,
    DIV32 = 0x5,
    DIV64 = 0x6,
    DIV128 = 0x7,
};

/// APBA Prescaler Selection
/// Register: APBASEL
/// Field: APBADIV [0:2]
enum class PM_APBASEL_APBADIV : uint8_t {
    DIV1 = 0x0,
    DIV2 = 0x1,
    DIV4 = 0x2,
    DIV8 = 0x3,
    DIV16 = 0x4,
    DIV32 = 0x5,
    DIV64 = 0x6,
    DIV128 = 0x7,
};

/// APBB Prescaler Selection
/// Register: APBBSEL
/// Field: APBBDIV [0:2]
enum class PM_APBBSEL_APBBDIV : uint8_t {
    DIV1 = 0x0,
    DIV2 = 0x1,
    DIV4 = 0x2,
    DIV8 = 0x3,
    DIV16 = 0x4,
    DIV32 = 0x5,
    DIV64 = 0x6,
    DIV128 = 0x7,
};

/// APBC Prescaler Selection
/// Register: APBCSEL
/// Field: APBCDIV [0:2]
enum class PM_APBCSEL_APBCDIV : uint8_t {
    DIV1 = 0x0,
    DIV2 = 0x1,
    DIV4 = 0x2,
    DIV8 = 0x3,
    DIV16 = 0x4,
    DIV32 = 0x5,
    DIV64 = 0x6,
    DIV128 = 0x7,
};

// ----------------------------------------------------------------------------
// PORT - Port Module
// ----------------------------------------------------------------------------

/// Peripheral Multiplexing Even
/// Register: PMUX0_[16]
/// Field: PMUXE [0:3]
enum class PORT_PMUX0__16_PMUXE : uint8_t {
    A = 0x0,
    B = 0x1,
    C = 0x2,
    D = 0x3,
    E = 0x4,
    F = 0x5,
    G = 0x6,
    H = 0x7,
};

/// Peripheral Multiplexing Odd
/// Register: PMUX0_[16]
/// Field: PMUXO [4:7]
enum class PORT_PMUX0__16_PMUXO : uint8_t {
    A = 0x0,
    B = 0x1,
    C = 0x2,
    D = 0x3,
    E = 0x4,
    F = 0x5,
    G = 0x6,
    H = 0x7,
};

// ----------------------------------------------------------------------------
// RTC - Real-Time Counter
// ----------------------------------------------------------------------------

/// Operating Mode
/// Register: CTRL
/// Field: MODE [2:3]
enum class RTC_CTRL_MODE : uint16_t {
    COUNT32 = 0x0,
    COUNT16 = 0x1,
    CLOCK = 0x2,
};

/// Prescaler
/// Register: CTRL
/// Field: PRESCALER [8:11]
enum class RTC_CTRL_PRESCALER : uint16_t {
    DIV1 = 0x0,
    DIV2 = 0x1,
    DIV4 = 0x2,
    DIV8 = 0x3,
    DIV16 = 0x4,
    DIV32 = 0x5,
    DIV64 = 0x6,
    DIV128 = 0x7,
    DIV256 = 0x8,
    DIV512 = 0x9,
    DIV1024 = 0xA,
};

/// Hour
/// Register: CLOCK
/// Field: HOUR [12:16]
enum class RTC_CLOCK_HOUR : uint32_t {
    AM = 0x0,
    PM = 0x10,
};

/// Hour
/// Register: ALARM%s
/// Field: HOUR [12:16]
enum class RTC_ALARM_HOUR : uint32_t {
    AM = 0x0,
    PM = 0x10,
};

/// Alarm Mask Selection
/// Register: MASK%s
/// Field: SEL [0:2]
enum class RTC_MASK_SEL : uint8_t {
    OFF = 0x0,
    SS = 0x1,
    MMSS = 0x2,
    HHMMSS = 0x3,
    DDHHMMSS = 0x4,
    MMDDHHMMSS = 0x5,
    YYMMDDHHMMSS = 0x6,
};

// ----------------------------------------------------------------------------
// SERCOM0 - Serial Communication Interface 0
// ----------------------------------------------------------------------------

/// Operating Mode
/// Register: CTRLA
/// Field: MODE [2:4]
enum class SERCOM0_CTRLA_MODE : uint32_t {
    USART_EXT_CLK = 0x0,
    USART_INT_CLK = 0x1,
    SPI_SLAVE = 0x2,
    SPI_MASTER = 0x3,
    I2C_SLAVE = 0x4,
    I2C_MASTER = 0x5,
};

// ----------------------------------------------------------------------------
// SYSCTRL - System Control
// ----------------------------------------------------------------------------

/// Oscillator Gain
/// Register: XOSC
/// Field: GAIN [8:10]
enum class SYSCTRL_XOSC_GAIN : uint16_t {
    VAL_0 = 0x0,  // 0
    VAL_1 = 0x1,  // 1
    VAL_2 = 0x2,  // 2
    VAL_3 = 0x3,  // 3
    VAL_4 = 0x4,  // 4
};

/// Oscillator Prescaler
/// Register: OSC8M
/// Field: PRESC [8:9]
enum class SYSCTRL_OSC8M_PRESC : uint32_t {
    VAL_0 = 0x0,  // 0
    VAL_1 = 0x1,  // 1
    VAL_2 = 0x2,  // 2
    VAL_3 = 0x3,  // 3
};

/// Oscillator Frequency Range
/// Register: OSC8M
/// Field: FRANGE [30:31]
enum class SYSCTRL_OSC8M_FRANGE : uint32_t {
    VAL_0 = 0x0,  // 0
    VAL_1 = 0x1,  // 1
    VAL_2 = 0x2,  // 2
    VAL_3 = 0x3,  // 3
};

/// BOD33 Action
/// Register: BOD33
/// Field: ACTION [3:4]
enum class SYSCTRL_BOD33_ACTION : uint32_t {
    NONE = 0x0,
    RESET = 0x1,
    INTERRUPT = 0x2,
};

/// Prescaler Select
/// Register: BOD33
/// Field: PSEL [12:15]
enum class SYSCTRL_BOD33_PSEL : uint32_t {
    DIV2 = 0x0,
    DIV4 = 0x1,
    DIV8 = 0x2,
    DIV16 = 0x3,
    DIV32 = 0x4,
    DIV64 = 0x5,
    DIV128 = 0x6,
    DIV256 = 0x7,
    DIV512 = 0x8,
    DIV1K = 0x9,
    DIV2K = 0xA,
    DIV4K = 0xB,
    DIV8K = 0xC,
    DIV16K = 0xD,
    DIV32K = 0xE,
    DIV64K = 0xF,
};

/// Proportional Integral Filter Selection
/// Register: DPLLCTRLB
/// Field: FILTER [0:1]
enum class SYSCTRL_DPLLCTRLB_FILTER : uint32_t {
    DEFAULT = 0x0,
    LBFILT = 0x1,
    HBFILT = 0x2,
    HDFILT = 0x3,
};

/// Reference Clock Selection
/// Register: DPLLCTRLB
/// Field: REFCLK [4:5]
enum class SYSCTRL_DPLLCTRLB_REFCLK : uint32_t {
    REF0 = 0x0,
    REF1 = 0x1,
    GCLK = 0x2,
};

/// Lock Time
/// Register: DPLLCTRLB
/// Field: LTIME [8:10]
enum class SYSCTRL_DPLLCTRLB_LTIME : uint32_t {
    DEFAULT = 0x0,
    VAL_8MS = 0x4,  // 8MS
    VAL_9MS = 0x5,  // 9MS
    VAL_10MS = 0x6,  // 10MS
    VAL_11MS = 0x7,  // 11MS
};

// ----------------------------------------------------------------------------
// TC3 - Basic Timer Counter 3
// ----------------------------------------------------------------------------

/// TC Mode
/// Register: CTRLA
/// Field: MODE [2:3]
enum class TC3_CTRLA_MODE : uint16_t {
    COUNT16 = 0x0,
    COUNT8 = 0x1,
    COUNT32 = 0x2,
};

/// Waveform Generation Operation
/// Register: CTRLA
/// Field: WAVEGEN [5:6]
enum class TC3_CTRLA_WAVEGEN : uint16_t {
    NFRQ = 0x0,
    MFRQ = 0x1,
    NPWM = 0x2,
    MPWM = 0x3,
};

/// Prescaler
/// Register: CTRLA
/// Field: PRESCALER [8:10]
enum class TC3_CTRLA_PRESCALER : uint16_t {
    DIV1 = 0x0,
    DIV2 = 0x1,
    DIV4 = 0x2,
    DIV8 = 0x3,
    DIV16 = 0x4,
    DIV64 = 0x5,
    DIV256 = 0x6,
    DIV1024 = 0x7,
};

/// Prescaler and Counter Synchronization
/// Register: CTRLA
/// Field: PRESCSYNC [12:13]
enum class TC3_CTRLA_PRESCSYNC : uint16_t {
    GCLK = 0x0,
    PRESC = 0x1,
    RESYNC = 0x2,
};

/// Command
/// Register: CTRLBCLR
/// Field: CMD [6:7]
enum class TC3_CTRLBCLR_CMD : uint8_t {
    NONE = 0x0,
    RETRIGGER = 0x1,
    STOP = 0x2,
};

/// Command
/// Register: CTRLBSET
/// Field: CMD [6:7]
enum class TC3_CTRLBSET_CMD : uint8_t {
    NONE = 0x0,
    RETRIGGER = 0x1,
    STOP = 0x2,
};

/// Event Action
/// Register: EVCTRL
/// Field: EVACT [0:2]
enum class TC3_EVCTRL_EVACT : uint16_t {
    OFF = 0x0,
    RETRIGGER = 0x1,
    COUNT = 0x2,
    START = 0x3,
    PPW = 0x5,
    PWP = 0x6,
};

// ----------------------------------------------------------------------------
// TCC0 - Timer Counter Control 0
// ----------------------------------------------------------------------------

/// Enhanced Resolution
/// Register: CTRLA
/// Field: RESOLUTION [5:6]
enum class TCC0_CTRLA_RESOLUTION : uint32_t {
    NONE = 0x0,
    DITH4 = 0x1,
    DITH5 = 0x2,
    DITH6 = 0x3,
};

/// Prescaler
/// Register: CTRLA
/// Field: PRESCALER [8:10]
enum class TCC0_CTRLA_PRESCALER : uint32_t {
    DIV1 = 0x0,
    DIV2 = 0x1,
    DIV4 = 0x2,
    DIV8 = 0x3,
    DIV16 = 0x4,
    DIV64 = 0x5,
    DIV256 = 0x6,
    DIV1024 = 0x7,
};

/// Prescaler and Counter Synchronization Selection
/// Register: CTRLA
/// Field: PRESCSYNC [12:13]
enum class TCC0_CTRLA_PRESCSYNC : uint32_t {
    GCLK = 0x0,
    PRESC = 0x1,
    RESYNC = 0x2,
};

/// Ramp Index Command
/// Register: CTRLBCLR
/// Field: IDXCMD [3:4]
enum class TCC0_CTRLBCLR_IDXCMD : uint8_t {
    DISABLE = 0x0,
    SET = 0x1,
    CLEAR = 0x2,
    HOLD = 0x3,
};

/// TCC Command
/// Register: CTRLBCLR
/// Field: CMD [5:7]
enum class TCC0_CTRLBCLR_CMD : uint8_t {
    NONE = 0x0,
    RETRIGGER = 0x1,
    STOP = 0x2,
    UPDATE = 0x3,
    READSYNC = 0x4,
};

/// Ramp Index Command
/// Register: CTRLBSET
/// Field: IDXCMD [3:4]
enum class TCC0_CTRLBSET_IDXCMD : uint8_t {
    DISABLE = 0x0,
    SET = 0x1,
    CLEAR = 0x2,
    HOLD = 0x3,
};

/// TCC Command
/// Register: CTRLBSET
/// Field: CMD [5:7]
enum class TCC0_CTRLBSET_CMD : uint8_t {
    NONE = 0x0,
    RETRIGGER = 0x1,
    STOP = 0x2,
    UPDATE = 0x3,
    READSYNC = 0x4,
};

/// Fault A Source
/// Register: FCTRLA
/// Field: SRC [0:1]
enum class TCC0_FCTRLA_SRC : uint32_t {
    DISABLE = 0x0,
    ENABLE = 0x1,
    INVERT = 0x2,
    ALTFAULT = 0x3,
};

/// Fault A Blanking Mode
/// Register: FCTRLA
/// Field: BLANK [5:6]
enum class TCC0_FCTRLA_BLANK : uint32_t {
    NONE = 0x0,
    RISE = 0x1,
    FALL = 0x2,
    BOTH = 0x3,
};

/// Fault A Halt Mode
/// Register: FCTRLA
/// Field: HALT [8:9]
enum class TCC0_FCTRLA_HALT : uint32_t {
    DISABLE = 0x0,
    HW = 0x1,
    SW = 0x2,
    NR = 0x3,
};

/// Fault A Capture Channel
/// Register: FCTRLA
/// Field: CHSEL [10:11]
enum class TCC0_FCTRLA_CHSEL : uint32_t {
    CC0 = 0x0,
    CC1 = 0x1,
    CC2 = 0x2,
    CC3 = 0x3,
};

/// Fault A Capture Action
/// Register: FCTRLA
/// Field: CAPTURE [12:14]
enum class TCC0_FCTRLA_CAPTURE : uint32_t {
    DISABLE = 0x0,
    CAPT = 0x1,
    CAPTMIN = 0x2,
    CAPTMAX = 0x3,
    LOCMIN = 0x4,
    LOCMAX = 0x5,
    DERIV0 = 0x6,
};

/// Fault B Source
/// Register: FCTRLB
/// Field: SRC [0:1]
enum class TCC0_FCTRLB_SRC : uint32_t {
    DISABLE = 0x0,
    ENABLE = 0x1,
    INVERT = 0x2,
    ALTFAULT = 0x3,
};

/// Fault B Blanking Mode
/// Register: FCTRLB
/// Field: BLANK [5:6]
enum class TCC0_FCTRLB_BLANK : uint32_t {
    NONE = 0x0,
    RISE = 0x1,
    FALL = 0x2,
    BOTH = 0x3,
};

/// Fault B Halt Mode
/// Register: FCTRLB
/// Field: HALT [8:9]
enum class TCC0_FCTRLB_HALT : uint32_t {
    DISABLE = 0x0,
    HW = 0x1,
    SW = 0x2,
    NR = 0x3,
};

/// Fault B Capture Channel
/// Register: FCTRLB
/// Field: CHSEL [10:11]
enum class TCC0_FCTRLB_CHSEL : uint32_t {
    CC0 = 0x0,
    CC1 = 0x1,
    CC2 = 0x2,
    CC3 = 0x3,
};

/// Fault B Capture Action
/// Register: FCTRLB
/// Field: CAPTURE [12:14]
enum class TCC0_FCTRLB_CAPTURE : uint32_t {
    DISABLE = 0x0,
    CAPT = 0x1,
    CAPTMIN = 0x2,
    CAPTMAX = 0x3,
    LOCMIN = 0x4,
    LOCMAX = 0x5,
    DERIV0 = 0x6,
};

/// Timer/counter Input Event0 Action
/// Register: EVCTRL
/// Field: EVACT0 [0:2]
enum class TCC0_EVCTRL_EVACT0 : uint32_t {
    OFF = 0x0,
    RETRIGGER = 0x1,
    COUNTEV = 0x2,
    START = 0x3,
    INC = 0x4,
    COUNT = 0x5,
    FAULT = 0x7,
};

/// Timer/counter Input Event1 Action
/// Register: EVCTRL
/// Field: EVACT1 [3:5]
enum class TCC0_EVCTRL_EVACT1 : uint32_t {
    OFF = 0x0,
    RETRIGGER = 0x1,
    DIR = 0x2,
    STOP = 0x3,
    DEC = 0x4,
    PPW = 0x5,
    PWP = 0x6,
    FAULT = 0x7,
};

/// Timer/counter Output Event Mode
/// Register: EVCTRL
/// Field: CNTSEL [6:7]
enum class TCC0_EVCTRL_CNTSEL : uint32_t {
    START = 0x0,
    END = 0x1,
    BETWEEN = 0x2,
    BOUNDARY = 0x3,
};

/// Waveform Generation
/// Register: WAVE
/// Field: WAVEGEN [0:2]
enum class TCC0_WAVE_WAVEGEN : uint32_t {
    NFRQ = 0x0,
    MFRQ = 0x1,
    NPWM = 0x2,
    DSCRITICAL = 0x4,
    DSBOTTOM = 0x5,
    DSBOTH = 0x6,
    DSTOP = 0x7,
};

/// Ramp Mode
/// Register: WAVE
/// Field: RAMP [4:5]
enum class TCC0_WAVE_RAMP : uint32_t {
    RAMP1 = 0x0,
    RAMP2A = 0x1,
    RAMP2 = 0x2,
};

/// Waveform Generation Buffer
/// Register: WAVEB
/// Field: WAVEGENB [0:2]
enum class TCC0_WAVEB_WAVEGENB : uint32_t {
    NFRQ = 0x0,
    MFRQ = 0x1,
    NPWM = 0x2,
    DSCRITICAL = 0x4,
    DSBOTTOM = 0x5,
    DSBOTH = 0x6,
    DSTOP = 0x7,
};

/// Ramp Mode Buffer
/// Register: WAVEB
/// Field: RAMPB [4:5]
enum class TCC0_WAVEB_RAMPB : uint32_t {
    RAMP1 = 0x0,
    RAMP2A = 0x1,
    RAMP2 = 0x2,
};

// ----------------------------------------------------------------------------
// USB - Universal Serial Bus
// ----------------------------------------------------------------------------

/// Operating Mode
/// Register: CTRLA
/// Field: MODE [7:7]
enum class USB_CTRLA_MODE : uint8_t {
    DEVICE = 0x0,
    HOST = 0x1,
};

/// Configuration Quality of Service
/// Register: QOSCTRL
/// Field: CQOS [0:1]
enum class USB_QOSCTRL_CQOS : uint8_t {
    DISABLE = 0x0,
    LOW = 0x1,
    MEDIUM = 0x2,
    HIGH = 0x3,
};

/// Data Quality of Service
/// Register: QOSCTRL
/// Field: DQOS [2:3]
enum class USB_QOSCTRL_DQOS : uint8_t {
    DISABLE = 0x0,
    LOW = 0x1,
    MEDIUM = 0x2,
    HIGH = 0x3,
};

/// Speed Configuration
/// Register: CTRLB
/// Field: SPDCONF [2:3]
enum class USB_CTRLB_SPDCONF : uint16_t {
    FS = 0x0,
    LS = 0x1,
    HS = 0x2,
    HSTM = 0x3,
};

/// Link Power Management Handshake
/// Register: CTRLB
/// Field: LPMHDSK [10:11]
enum class USB_CTRLB_LPMHDSK : uint16_t {
    NO = 0x0,
    ACK = 0x1,
    NYET = 0x2,
    STALL = 0x3,
};

/// Speed Status
/// Register: STATUS
/// Field: SPEED [2:3]
enum class USB_STATUS_SPEED : uint8_t {
    FS = 0x0,
    HS = 0x1,
    LS = 0x2,
};

/// USB Line State Status
/// Register: STATUS
/// Field: LINESTATE [6:7]
enum class USB_STATUS_LINESTATE : uint8_t {
    VAL_0 = 0x0,  // 0
    VAL_1 = 0x1,  // 1
    VAL_2 = 0x2,  // 2
};

/// Fine State Machine Status
/// Register: FSMSTATUS
/// Field: FSMSTATE [0:6]
enum class USB_FSMSTATUS_FSMSTATE : uint8_t {
    OFF = 0x1,
    ON = 0x2,
    SUSPEND = 0x4,
    SLEEP = 0x8,
    DNRESUME = 0x10,
    UPRESUME = 0x20,
    RESET = 0x40,
};

// ----------------------------------------------------------------------------
// WDT - Watchdog Timer
// ----------------------------------------------------------------------------

/// Time-Out Period
/// Register: CONFIG
/// Field: PER [0:3]
enum class WDT_CONFIG_PER : uint8_t {
    VAL_8 = 0x0,  // 8
    VAL_16 = 0x1,  // 16
    VAL_32 = 0x2,  // 32
    VAL_64 = 0x3,  // 64
    VAL_128 = 0x4,  // 128
    VAL_256 = 0x5,  // 256
    VAL_512 = 0x6,  // 512
    VAL_1K = 0x7,  // 1K
    VAL_2K = 0x8,  // 2K
    VAL_4K = 0x9,  // 4K
    VAL_8K = 0xA,  // 8K
    VAL_16K = 0xB,  // 16K
};

/// Window Mode Time-Out Period
/// Register: CONFIG
/// Field: WINDOW [4:7]
enum class WDT_CONFIG_WINDOW : uint8_t {
    VAL_8 = 0x0,  // 8
    VAL_16 = 0x1,  // 16
    VAL_32 = 0x2,  // 32
    VAL_64 = 0x3,  // 64
    VAL_128 = 0x4,  // 128
    VAL_256 = 0x5,  // 256
    VAL_512 = 0x6,  // 512
    VAL_1K = 0x7,  // 1K
    VAL_2K = 0x8,  // 2K
    VAL_4K = 0x9,  // 4K
    VAL_8K = 0xA,  // 8K
    VAL_16K = 0xB,  // 16K
};

/// Early Warning Interrupt Time Offset
/// Register: EWCTRL
/// Field: EWOFFSET [0:3]
enum class WDT_EWCTRL_EWOFFSET : uint8_t {
    VAL_8 = 0x0,  // 8
    VAL_16 = 0x1,  // 16
    VAL_32 = 0x2,  // 32
    VAL_64 = 0x3,  // 64
    VAL_128 = 0x4,  // 128
    VAL_256 = 0x5,  // 256
    VAL_512 = 0x6,  // 512
    VAL_1K = 0x7,  // 1K
    VAL_2K = 0x8,  // 2K
    VAL_4K = 0x9,  // 4K
    VAL_8K = 0xA,  // 8K
    VAL_16K = 0xB,  // 16K
};

/// Watchdog Clear
/// Register: CLEAR
/// Field: CLEAR [0:7]
enum class WDT_CLEAR_CLEAR : uint8_t {
    KEY = 0xA5,
};

/// Total enumerated types: 157

}  // namespace alloy::hal::atmel::samd21::atsamd21j18a::enums
