MIG: 19:00:09 : xml_input_file: ../../../../mig.prj
MIG: 19:00:09 : Absolute path of xml_input_file: /home/ckdur/Documents/keystone-hardware/fpga/vc707/keystone-NEDOFPGA/mig.prj
MIG: 19:00:09 : xml_input_file: ../../../../mig.prj
MIG: 19:00:09 : Absolute path of xml_input_file: /home/ckdur/Documents/keystone-hardware/fpga/vc707/keystone-NEDOFPGA/mig.prj
MIG: 19:00:09 : In updateAllModelParams
MIG: 19:00:09 : ################# RUNNING MIG BATCH ###################
MIG: 19:00:09 : Writing IN file for 'vc707mig1gb'...compDirPath: /opt/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/ckdur/Documents/keystone-hardware/fpga/vc707/keystone-NEDOFPGA/keystone-NEDOFPGA.srcs/sources_1/ip/vc707mig1gb_1
MIG: 19:00:09 : synp_flow:  -- synthesis_mode: Other
MIG: 19:00:09 : outputDirectory: /home/ckdur/Documents/keystone-hardware/fpga/vc707/keystone-NEDOFPGA/keystone-NEDOFPGA.srcs/sources_1/ip/vc707mig1gb_1/_tmp/
MIG: 19:00:09 : vivado_mode: xpg_pa
MIG: 19:00:09 :  locked false  
MIG: 19:00:09 : HDL Language: Verilog
MIG: 19:00:09 : compInfo: true
MIG: 19:00:09 : Vivado Options xc7vx485t ffg1761 -2
MIG: 19:00:09 : 1: xc7vx485t 2: ffg1761 3: -2
MIG: 19:00:09 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 19:00:09 : xilinx_path: /opt/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 19:00:09 : I am in catch area
MIG: 19:00:09 : Running /opt/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/ckdur/Documents/keystone-hardware/fpga/vc707/keystone-NEDOFPGA/keystone-NEDOFPGA.srcs/sources_1/ip/vc707mig1gb_1/xil_txt.in -cg_exc_out /home/ckdur/Documents/keystone-hardware/fpga/vc707/keystone-NEDOFPGA/keystone-NEDOFPGA.srcs/sources_1/ip/vc707mig1gb_1/xil_txt.out ... 
MIG: 19:00:23 : XML_INPUT_FILE: /home/ckdur/Documents/keystone-hardware/fpga/vc707/keystone-NEDOFPGA/mig.prj
MIG: 19:00:23 : Component_Name: vc707mig1gb
MIG: 19:00:23 : Moving vc707mig1gb ...
MIG: 19:00:23 : Moving vc707mig1gb.veo ...
MIG: 19:00:23 : Moving vc707mig1gb_xmdf.tcl ...
MIG: 19:00:23 : XGUI hdlLanguage: Verilog
MIG: 19:00:23 : xgui vivado_mode: xpg_pa
MIG: 19:00:23 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 19:00:23 : Reading /home/ckdur/Documents/keystone-hardware/fpga/vc707/keystone-NEDOFPGA/keystone-NEDOFPGA.srcs/sources_1/ip/vc707mig1gb_1/vc707mig1gb/user_design/rtl/vc707mig1gb_mig.v ...
MIG: 19:00:24 : 1
MIG: 19:00:24 : Inside fn mem: DDR3
MIG: 19:00:24 : detect_uiclk: 200000000
MIG: 19:00:24 : cntrl:  memtype: DDR3
MIG: 19:00:24 : 800
MIG: 19:00:24 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 19:00:24 : 
MIG: 19:00:24 : 1
MIG: 19:00:24 : 200000000
MIG: 19:00:24 : 
MIG: 19:00:24 :  polarity_value: 0
MIG: 19:00:24 : ACTIVE_HIGH
MIG: 19:00:24 : 
MIG: 19:00:24 : cntrl:  memtype: DDR3
MIG: 19:00:24 : 
MIG: 19:00:24 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 19:00:24 : 
MIG: 19:00:24 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 19:00:24 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 19:00:24 : 
MIG: 19:00:24 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 19:00:24 : 
MIG: 19:00:24 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 19:00:24 : 
MIG: 19:00:24 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 19:00:24 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 19:00:24 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 6
MIG: 19:00:24 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 19:00:24 : 8
MIG: 19:00:24 :  Valid Param: DDR3_DM_WIDTH ==> 8
MIG: 19:00:24 : 64
MIG: 19:00:24 :  Valid Param: DDR3_DQ_WIDTH ==> 64
MIG: 19:00:24 : 8
MIG: 19:00:24 :  Valid Param: DDR3_DQS_WIDTH ==> 8
MIG: 19:00:24 : 3
MIG: 19:00:24 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 3
MIG: 19:00:24 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 19:00:24 : 
MIG: 19:00:24 :  Valid Param: ECC ==> OFF
MIG: 19:00:24 : 64
MIG: 19:00:24 :  Valid Param: DDR3_DATA_WIDTH ==> 64
MIG: 19:00:24 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 19:00:24 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 19:00:24 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 19:00:24 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 19:00:24 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 19:00:24 : 
MIG: 19:00:24 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 19:00:24 : 
MIG: 19:00:24 :  Valid Param: DDR3_ROW_WIDTH ==> 14
MIG: 19:00:24 : 28
MIG: 19:00:24 :  Valid Param: DDR3_ADDR_WIDTH ==> 28
MIG: 19:00:24 : 
MIG: 19:00:24 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 19:00:24 : 
MIG: 19:00:24 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 19:00:24 : 
MIG: 19:00:24 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 19:00:24 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 19:00:24 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 19:00:24 :  Invalid Param: DDR3_MEM_DENSITY ==> "1Gb"
MIG: 19:00:24 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 19:00:24 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 8
MIG: 19:00:24 :  Invalid Param: DDR3_AL ==> "0"
MIG: 19:00:24 :  Invalid Param: DDR3_nAL ==> 0
MIG: 19:00:24 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 19:00:24 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 19:00:24 :  Invalid Param: DDR3_CL ==> 11
MIG: 19:00:24 :  Invalid Param: DDR3_CWL ==> 8
MIG: 19:00:24 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 19:00:24 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 19:00:24 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 19:00:24 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 19:00:24 : 
MIG: 19:00:24 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 19:00:24 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 19:00:24 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 19:00:24 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 19:00:24 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 8
MIG: 19:00:24 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 19:00:24 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 337.5
MIG: 19:00:24 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 19:00:24 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 19:00:24 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 19:00:24 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 19:00:24 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 19:00:24 :  Invalid Param: DDR3_MMCM_MULT_F ==> 4
MIG: 19:00:24 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 19:00:24 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 19:00:24 :  Invalid Param: DDR3_tFAW ==> 30000
MIG: 19:00:24 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 19:00:24 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 19:00:24 :  Invalid Param: DDR3_tRCD ==> 13750
MIG: 19:00:24 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 19:00:24 :  Invalid Param: DDR3_tRFC ==> 110000
MIG: 19:00:24 :  Invalid Param: DDR3_tRP ==> 13750
MIG: 19:00:24 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 19:00:24 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 19:00:24 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 19:00:24 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 19:00:24 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 19:00:24 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 19:00:24 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 19:00:24 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 19:00:24 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 19:00:24 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b1111
MIG: 19:00:24 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 19:00:24 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 19:00:24 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 19:00:24 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 19:00:24 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b1111
MIG: 19:00:24 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 19:00:24 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 19:00:24 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_1FF_1FF_2FF
MIG: 19:00:24 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'hFFE_F30_CB4_000
MIG: 19:00:24 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h3FE_3FE_3BF_2FF
MIG: 19:00:24 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_11
MIG: 19:00:24 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_000_132_136_135_133_139_124_131_129_137_134_13A_128_138_13B
MIG: 19:00:24 :  Invalid Param: DDR3_BANK_MAP ==> 36'h125_12A_12B
MIG: 19:00:24 :  Invalid Param: DDR3_CAS_MAP ==> 12'h115
MIG: 19:00:24 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 19:00:24 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 19:00:24 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_112
MIG: 19:00:24 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_114
MIG: 19:00:24 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 19:00:24 :  Invalid Param: DDR3_RAS_MAP ==> 12'h11A
MIG: 19:00:24 :  Invalid Param: DDR3_WE_MAP ==> 12'h11B
MIG: 19:00:24 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_20_21_22_23_03_02_01_00
MIG: 19:00:24 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h009_000_003_001_007_006_005_002
MIG: 19:00:24 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h014_018_010_011_017_016_012_013
MIG: 19:00:24 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h021_022_025_020_027_023_026_028
MIG: 19:00:24 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h033_039_031_035_032_038_034_037
MIG: 19:00:24 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h231_238_237_236_233_232_234_239
MIG: 19:00:24 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h226_227_225_229_221_222_224_228
MIG: 19:00:24 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h214_215_210_218_217_213_219_212
MIG: 19:00:24 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h207_203_204_206_202_201_205_209
MIG: 19:00:24 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:00:24 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:00:24 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:00:24 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:00:24 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:00:24 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:00:24 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:00:24 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:00:24 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:00:24 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:00:24 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_200_211_223_235_036_024_015_004
MIG: 19:00:24 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 19:00:24 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 19:00:24 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 19:00:24 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 19:00:24 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 19:00:24 :  Invalid Param: DDR3_BANK_TYPE ==> "HP_IO"
MIG: 19:00:24 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HP_LP"
MIG: 19:00:24 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 19:00:24 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 19:00:24 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 19:00:24 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 19:00:24 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 19:00:24 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 19:00:24 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 19:00:24 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 19:00:24 :  Invalid Param: DDR3_IDELAY_ADJ ==> "ON"
MIG: 19:00:24 :  Invalid Param: DDR3_FINE_PER_BIT ==> "ON"
MIG: 19:00:24 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "ON"
MIG: 19:00:24 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "ON"
MIG: 19:00:24 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "VC707MIG1GB_IODELAY_MIG0"
MIG: 19:00:24 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "VC707MIG1GB_IODELAY_MIG1"
MIG: 19:00:24 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 19:00:24 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 19:00:24 :  Invalid Param: DDR3_SYS_RST_PORT ==> "TRUE"
MIG: 19:00:24 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 19:00:24 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 19:00:24 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 19:00:24 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 19:00:24 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 19:00:24 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "TRUE"
MIG: 19:00:24 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 19:00:24 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 19:00:24 :  Invalid Param: DDR3_tCK ==> 1250
MIG: 19:00:24 : 4
MIG: 19:00:24 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 19:00:24 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 19:00:24 : 
MIG: 19:00:24 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 19:00:24 : 
MIG: 19:00:24 :  Valid Param: C_S_AXI_ID_WIDTH ==> 4
MIG: 19:00:24 : 1073741824
MIG: 19:00:24 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 19:00:24 : 30
MIG: 19:00:24 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 19:00:24 : 64
MIG: 19:00:24 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 19:00:24 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 19:00:24 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 19:00:24 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 19:00:24 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 19:00:24 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 19:00:24 : 
MIG: 19:00:24 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 19:00:24 : 
MIG: 19:00:24 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 19:00:24 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 19:00:24 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 19:00:24 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 19:00:24 : 
MIG: 19:00:24 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 19:00:24 : 
MIG: 19:00:24 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 19:00:24 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 19:00:24 :  Invalid Param: DDR3_RST_ACT_LOW ==> 0
MIG: 19:00:24 : NOBUF
MIG: 19:00:24 : NONE
MIG: 19:00:24 : 
MIG: 19:00:24 : Same Interface
MIG: 19:00:53 : Running synthesis.xit
MIG: 19:00:53 : ERR: <!-- IMPORTANT: This is an internal file that has been generated by the MIG software. Any direct editing or changes made to this file may result in unpredictable behavior or data corruption. It is strongly advised that users do not edit the contents of this file. Re-run the MIG GUI with the required settings if any of the options provided below need to be altered. --> <==> <?xml version='1.0' encoding='UTF-8'?> 
MIG: 19:00:53 : ################# RUNNING MIG BATCH ###################
MIG: 19:00:53 : Writing IN file for 'vc707mig1gb'...compDirPath: /opt/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/ckdur/Documents/keystone-hardware/fpga/vc707/keystone-NEDOFPGA/keystone-NEDOFPGA.srcs/sources_1/ip/vc707mig1gb_1
MIG: 19:00:53 : synp_flow:  -- synthesis_mode: Other
MIG: 19:00:53 : outputDirectory: /home/ckdur/Documents/keystone-hardware/fpga/vc707/keystone-NEDOFPGA/keystone-NEDOFPGA.srcs/sources_1/ip/vc707mig1gb_1/_tmp/
MIG: 19:00:53 : vivado_mode: xpg_pa
MIG: 19:00:53 :  locked false  
MIG: 19:00:53 : HDL Language: Verilog
MIG: 19:00:53 : compInfo: false
MIG: 19:00:53 : Vivado Options xc7vx485t ffg1761 -2
MIG: 19:00:53 : 1: xc7vx485t 2: ffg1761 3: -2
MIG: 19:00:53 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 19:00:53 : xilinx_path: /opt/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 19:00:53 : I am in catch area
MIG: 19:00:53 : Running /opt/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/ckdur/Documents/keystone-hardware/fpga/vc707/keystone-NEDOFPGA/keystone-NEDOFPGA.srcs/sources_1/ip/vc707mig1gb_1/xil_txt.in -cg_exc_out /home/ckdur/Documents/keystone-hardware/fpga/vc707/keystone-NEDOFPGA/keystone-NEDOFPGA.srcs/sources_1/ip/vc707mig1gb_1/xil_txt.out ... 
MIG: 19:01:03 : XML_INPUT_FILE: /home/ckdur/Documents/keystone-hardware/fpga/vc707/keystone-NEDOFPGA/mig.prj
MIG: 19:01:03 : Component_Name: vc707mig1gb
MIG: 19:01:03 : Moving vc707mig1gb ...
MIG: 19:01:03 : Moving vc707mig1gb.veo ...
MIG: 19:01:03 : Moving vc707mig1gb_xmdf.tcl ...
MIG: 19:01:03 : Running vlog_synth_rpr.xit
MIG: 19:01:03 : ERR: <!-- IMPORTANT: This is an internal file that has been generated by the MIG software. Any direct editing or changes made to this file may result in unpredictable behavior or data corruption. It is strongly advised that users do not edit the contents of this file. Re-run the MIG GUI with the required settings if any of the options provided below need to be altered. --> <==> <?xml version='1.0' encoding='UTF-8'?> 
MIG: 19:01:03 : ################# RUNNING MIG BATCH ###################
MIG: 19:01:03 : Writing IN file for 'vc707mig1gb'...compDirPath: /opt/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/ckdur/Documents/keystone-hardware/fpga/vc707/keystone-NEDOFPGA/keystone-NEDOFPGA.srcs/sources_1/ip/vc707mig1gb_1
MIG: 19:01:03 : synp_flow:  -- synthesis_mode: Other
MIG: 19:01:03 : outputDirectory: /home/ckdur/Documents/keystone-hardware/fpga/vc707/keystone-NEDOFPGA/keystone-NEDOFPGA.srcs/sources_1/ip/vc707mig1gb_1/_tmp/
MIG: 19:01:03 : vivado_mode: xpg_pa
MIG: 19:01:03 :  locked false  
MIG: 19:01:03 : HDL Language: Verilog
MIG: 19:01:03 : compInfo: false
MIG: 19:01:03 : Vivado Options xc7vx485t ffg1761 -2
MIG: 19:01:03 : 1: xc7vx485t 2: ffg1761 3: -2
MIG: 19:01:03 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 19:01:03 : xilinx_path: /opt/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 19:01:03 : I am in catch area
MIG: 19:01:03 : Running /opt/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/ckdur/Documents/keystone-hardware/fpga/vc707/keystone-NEDOFPGA/keystone-NEDOFPGA.srcs/sources_1/ip/vc707mig1gb_1/xil_txt.in -cg_exc_out /home/ckdur/Documents/keystone-hardware/fpga/vc707/keystone-NEDOFPGA/keystone-NEDOFPGA.srcs/sources_1/ip/vc707mig1gb_1/xil_txt.out ... 
MIG: 19:01:13 : XML_INPUT_FILE: /home/ckdur/Documents/keystone-hardware/fpga/vc707/keystone-NEDOFPGA/mig.prj
MIG: 19:01:13 : Component_Name: vc707mig1gb
MIG: 19:01:13 : Moving vc707mig1gb ...
MIG: 19:01:13 : Moving vc707mig1gb.veo ...
MIG: 19:01:13 : Moving vc707mig1gb_xmdf.tcl ...
MIG: 19:01:13 : Running implementation.xit
MIG: 19:01:13 : ERR: <!-- IMPORTANT: This is an internal file that has been generated by the MIG software. Any direct editing or changes made to this file may result in unpredictable behavior or data corruption. It is strongly advised that users do not edit the contents of this file. Re-run the MIG GUI with the required settings if any of the options provided below need to be altered. --> <==> <?xml version='1.0' encoding='UTF-8'?> 
MIG: 19:01:13 : ################# RUNNING MIG BATCH ###################
MIG: 19:01:13 : Writing IN file for 'vc707mig1gb'...compDirPath: /opt/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/ckdur/Documents/keystone-hardware/fpga/vc707/keystone-NEDOFPGA/keystone-NEDOFPGA.srcs/sources_1/ip/vc707mig1gb_1
MIG: 19:01:13 : synp_flow:  -- synthesis_mode: Other
MIG: 19:01:13 : outputDirectory: /home/ckdur/Documents/keystone-hardware/fpga/vc707/keystone-NEDOFPGA/keystone-NEDOFPGA.srcs/sources_1/ip/vc707mig1gb_1/_tmp/
MIG: 19:01:13 : vivado_mode: xpg_pa
MIG: 19:01:13 :  locked false  
MIG: 19:01:13 : HDL Language: Verilog
MIG: 19:01:13 : compInfo: false
MIG: 19:01:13 : Vivado Options xc7vx485t ffg1761 -2
MIG: 19:01:13 : 1: xc7vx485t 2: ffg1761 3: -2
MIG: 19:01:13 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 19:01:13 : xilinx_path: /opt/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 19:01:13 : I am in catch area
MIG: 19:01:13 : Running /opt/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/ckdur/Documents/keystone-hardware/fpga/vc707/keystone-NEDOFPGA/keystone-NEDOFPGA.srcs/sources_1/ip/vc707mig1gb_1/xil_txt.in -cg_exc_out /home/ckdur/Documents/keystone-hardware/fpga/vc707/keystone-NEDOFPGA/keystone-NEDOFPGA.srcs/sources_1/ip/vc707mig1gb_1/xil_txt.out ... 
MIG: 19:01:23 : XML_INPUT_FILE: /home/ckdur/Documents/keystone-hardware/fpga/vc707/keystone-NEDOFPGA/mig.prj
MIG: 19:01:23 : Component_Name: vc707mig1gb
MIG: 19:01:23 : Moving vc707mig1gb ...
MIG: 19:01:23 : Moving vc707mig1gb.veo ...
MIG: 19:01:23 : Moving vc707mig1gb_xmdf.tcl ...
