// Peripheral: HASH_Periph  HASH.
// Instances:
//  HASH  mmap.HASH_BASE
// Registers:
//  0x00 32  CR      Control register.
//  0x04 32  DIN     Data input register.
//  0x08 32  STR     Start register.
//  0x0C 32  HR[5]   Digest registers.
//  0x20 32  IMR     Interrupt enable register.
//  0x24 32  SR      Status register.
//  0xF8 32  CSR[54] Context swap registers.
// Import:
//  stm32/o/f411xe/mmap
package hash

// DO NOT EDIT THIS FILE. GENERATED BY stm32xgen.

const (
	INIT       CR = 0x01 << 2 //+
	DMAE       CR = 0x01 << 3 //+
	DATATYPE   CR = 0x03 << 4 //+
	DATATYPE_0 CR = 0x01 << 4
	DATATYPE_1 CR = 0x02 << 4
	MODE       CR = 0x01 << 6  //+
	ALGO       CR = 0x801 << 7 //+
	ALGO_0     CR = 0x01 << 7
	ALGO_1     CR = 0x800 << 7
	NBW        CR = 0x0F << 8 //+
	NBW_0      CR = 0x01 << 8
	NBW_1      CR = 0x02 << 8
	NBW_2      CR = 0x04 << 8
	NBW_3      CR = 0x08 << 8
	DINNE      CR = 0x01 << 12 //+
	MDMAT      CR = 0x01 << 13 //+
	LKEY       CR = 0x01 << 16 //+
)

const (
	INITn     = 2
	DMAEn     = 3
	DATATYPEn = 4
	MODEn     = 6
	ALGOn     = 7
	NBWn      = 8
	DINNEn    = 12
	MDMATn    = 13
	LKEYn     = 16
)

const (
	NBW   STR = 0x1F << 0 //+
	NBW_0 STR = 0x01 << 0
	NBW_1 STR = 0x02 << 0
	NBW_2 STR = 0x04 << 0
	NBW_3 STR = 0x08 << 0
	NBW_4 STR = 0x10 << 0
	DCAL  STR = 0x01 << 8 //+
)

const (
	NBWn  = 0
	DCALn = 8
)

const (
	DINIM IMR = 0x01 << 0 //+
	DCIM  IMR = 0x01 << 1 //+
)

const (
	DINIMn = 0
	DCIMn  = 1
)

const (
	DINIS SR = 0x01 << 0 //+
	DCIS  SR = 0x01 << 1 //+
	DMAS  SR = 0x01 << 2 //+
	BUSY  SR = 0x01 << 3 //+
)

const (
	DINISn = 0
	DCISn  = 1
	DMASn  = 2
	BUSYn  = 3
)
