QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
Start time: 00:26:57 on Nov 22,2024
vcom -2008 -work internal/ModelSimContainer/work proj/src/MIPS_types.vhd internal/testpy/tb.vhd proj/src/MIPS_types.vhd proj/src/Forwarding/forwardingUnit.vhd proj/src/Alu/equalityMuxModule.vhd proj/src/Alu/alu.vhd proj/src/Alu/equalityModule.vhd proj/src/Alu/mux8t1_32.vhd proj/src/Alu/lessThanModule.vhd proj/src/OnesComp/onesComp_N.vhd proj/src/OnesComp/onesComp.vhd proj/src/ControlLogic/controlUnit.vhd proj/src/PipelineRegisters/reg_EXMEM.vhd proj/src/PipelineRegisters/dffgNeg.vhd proj/src/PipelineRegisters/reg_MEMWB.vhd proj/src/PipelineRegisters/reg_IFID.vhd proj/src/PipelineRegisters/reg_IDEX.vhd proj/src/Registers/reg_N.vhd proj/src/Registers/regFile.vhd proj/src/Registers/reg_NPC.vhd proj/src/Registers/dffgPC.vhd proj/src/Registers/stackPointerRegister.vhd proj/src/TopLevel/sign_ext.vhd proj/src/TopLevel/mux32t1_new.vhd proj/src/TopLevel/MIPS_Processor.vhd proj/src/TopLevel/mem.vhd proj/src/TopLevel/decoder5t32.vhd proj/src/FetchLogic/adder_N.vhd proj/src/FetchLogic/fetchLogic.vhd proj/src/FetchLogic/adder1bit.vhd proj/src/HazardDetection/hazardDetectionUnit.vhd proj/src/HazardDetection/mux3t1_32.vhd proj/src/BottomLevel/andg2.vhd proj/src/BottomLevel/mux2t1_N.vhd proj/src/BottomLevel/org2.vhd proj/src/BottomLevel/dffg.vhd proj/src/BottomLevel/invg.vhd proj/src/BottomLevel/xorg2.vhd proj/src/BottomLevel/mux2t1.vhd proj/src/CarryLookaheadAdder/fullAdder.vhd proj/src/CarryLookaheadAdder/carryLookAheadAdder.vhd proj/src/BarrelShifter/vectorReverser_N.vhd proj/src/BarrelShifter/barrelShifter.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling package MIPS_types
-- Loading package std_logic_textio
-- Loading package ENV
-- Compiling entity tb
-- Compiling architecture mixed of tb
** Warning: proj/src/MIPS_types.vhd(15): (vcom-1615) Existing package 'MIPS_types' at line 15 will be overwritten.
-- Compiling package MIPS_types
-- Loading package NUMERIC_STD
-- Compiling entity forwardingUnit
-- Compiling architecture dataflow of forwardingUnit
** Error: proj/src/Forwarding/forwardingUnit.vhd(112): (vcom-1136) Unknown identifier "i_RegWrAddrMEMWB".
** Error: proj/src/Forwarding/forwardingUnit.vhd(112): (vcom-1590) Bad expression in right operand of infix expression 'and'.
** Error: proj/src/Forwarding/forwardingUnit.vhd(112): (vcom-1136) Unknown identifier "i_RegWrAddrMEMWB".
** Error: proj/src/Forwarding/forwardingUnit.vhd(112): (vcom-1590) Bad expression in left operand of infix expression 'and'.
** Error: proj/src/Forwarding/forwardingUnit.vhd(112): (vcom-1590) Bad expression in right operand of infix expression 'and'.
** Error: proj/src/Forwarding/forwardingUnit.vhd(112): (vcom-1590) Bad expression in left operand of infix expression 'and'.
** Error: proj/src/Forwarding/forwardingUnit.vhd(112): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
** Note: proj/src/Forwarding/forwardingUnit.vhd(135): VHDL Compiler exiting
End time: 00:26:57 on Nov 22,2024, Elapsed time: 0:00:00
Errors: 7, Warnings: 1
