/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [9:0] _01_;
  wire [2:0] celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [6:0] celloutsig_0_18z;
  wire [3:0] celloutsig_0_19z;
  wire [31:0] celloutsig_0_1z;
  wire [8:0] celloutsig_0_20z;
  wire [4:0] celloutsig_0_2z;
  wire [4:0] celloutsig_0_3z;
  wire [7:0] celloutsig_0_4z;
  wire [20:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [6:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [23:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [16:0] celloutsig_1_8z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_6z = celloutsig_0_5z[1] ? celloutsig_0_5z[11] : celloutsig_0_1z[1];
  assign celloutsig_1_3z = ~(celloutsig_1_2z & in_data[120]);
  assign celloutsig_0_11z = !(celloutsig_0_1z[31] ? _00_ : celloutsig_0_5z[13]);
  assign celloutsig_1_0z = ~in_data[147];
  assign celloutsig_1_5z = ~((celloutsig_1_2z | celloutsig_1_3z) & (celloutsig_1_4z | in_data[109]));
  reg [9:0] _07_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _07_ <= 10'h000;
    else _07_ <= in_data[19:10];
  assign { _01_[9:1], _00_ } = _07_;
  assign celloutsig_0_5z = in_data[87:67] / { 1'h1, celloutsig_0_4z[6:5], celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_0_17z = { in_data[35:31], _01_[9:1], _00_, celloutsig_0_13z, celloutsig_0_16z, celloutsig_0_16z } === celloutsig_0_5z[17:0];
  assign celloutsig_0_18z = { celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_13z } * { celloutsig_0_8z[5:0], celloutsig_0_13z };
  assign celloutsig_0_3z = celloutsig_0_1z[13] ? celloutsig_0_1z[31:27] : { celloutsig_0_2z[3:2], celloutsig_0_0z };
  assign celloutsig_0_4z = { in_data[71:67], celloutsig_0_0z } | { celloutsig_0_1z[9:7], celloutsig_0_3z };
  assign celloutsig_0_20z = in_data[91:83] | { celloutsig_0_18z, celloutsig_0_11z, celloutsig_0_13z };
  assign celloutsig_1_6z = { in_data[157:146], celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_4z } | { in_data[168:147], celloutsig_1_0z, celloutsig_1_4z };
  assign celloutsig_1_18z = | { celloutsig_1_8z[9:0], celloutsig_1_5z };
  assign celloutsig_0_9z = | celloutsig_0_3z;
  assign celloutsig_1_4z = | in_data[130:127];
  assign celloutsig_1_1z = ~^ in_data[136:128];
  assign celloutsig_1_7z = ~^ in_data[151:138];
  assign celloutsig_0_13z = ^ { celloutsig_0_5z[20:2], celloutsig_0_9z };
  assign celloutsig_1_2z = ^ in_data[173:163];
  assign celloutsig_0_8z = { celloutsig_0_2z[2:1], celloutsig_0_2z } >> celloutsig_0_5z[10:4];
  assign celloutsig_0_19z = { _01_[8:7], celloutsig_0_17z, celloutsig_0_13z } >> in_data[26:23];
  assign celloutsig_1_8z = { in_data[122:109], celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_4z } >> { celloutsig_1_6z[20:9], celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_5z };
  assign celloutsig_0_0z = in_data[21:19] >> in_data[60:58];
  assign celloutsig_0_1z = in_data[34:3] <<< { in_data[88:60], celloutsig_0_0z };
  assign celloutsig_0_2z = { celloutsig_0_1z[11:10], celloutsig_0_0z } - { celloutsig_0_1z[31:30], celloutsig_0_0z };
  assign celloutsig_1_13z = ~((celloutsig_1_5z & celloutsig_1_3z) | celloutsig_1_1z);
  assign celloutsig_1_19z = ~((celloutsig_1_7z & celloutsig_1_13z) | celloutsig_1_3z);
  assign celloutsig_0_16z = ~((celloutsig_0_11z & celloutsig_0_6z) | _01_[5]);
  assign _01_[0] = _00_;
  assign { out_data[128], out_data[96], out_data[35:32], out_data[8:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_19z, celloutsig_0_20z };
endmodule
