Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=C:\PROJECT\c87_sodalite\fpga\sodalite_niostest --output-directory=C:\PROJECT\c87_sodalite\fpga\sodalite_niostest\testcore --report-file=bsf:C:\PROJECT\c87_sodalite\fpga\sodalite_niostest\testcore\testcore.bsf --system-info=DEVICE_FAMILY="MAX 10 FPGA" --system-info=DEVICE=10M08SAE144C8GES --system-info=DEVICE_SPEEDGRADE=8 --component-file=C:\PROJECT\c87_sodalite\fpga\sodalite_niostest\testcore.qsys
Progress: Loading sodalite_niostest/testcore.qsys
Progress: Reading input file
Progress: Adding clk_core [clock_source 14.0]
Progress: Parameterizing module clk_core
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 14.0]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 14.0]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding onchip_flash_0 [altera_onchip_flash 14.0.2]
Progress: Parameterizing module onchip_flash_0
Progress: Adding sysid [altera_avalon_sysid_qsys 14.0]
Progress: Parameterizing module sysid
Progress: Adding systimer [altera_avalon_timer 14.0]
Progress: Parameterizing module systimer
Progress: Adding jtag_uart [altera_avalon_jtag_uart 14.0]
Progress: Parameterizing module jtag_uart
Progress: Adding led [altera_avalon_pio 14.0]
Progress: Parameterizing module led
Progress: Adding gpio [altera_avalon_pio 14.0]
Progress: Parameterizing module gpio
Progress: Adding clk_peri [clock_source 14.0]
Progress: Parameterizing module clk_peri
Progress: Adding peripheral_bridge [altera_avalon_mm_bridge 14.0]
Progress: Parameterizing module peripheral_bridge
Progress: Adding sdram [altera_avalon_new_sdram_controller 14.0]
Progress: Parameterizing module sdram
Progress: Adding modular_adc_0 [altera_modular_adc 14.0]
Progress: Parameterizing module modular_adc_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: testcore.onchip_flash_0: Available address range: (0x0, 0x7FFF)
Info: testcore.onchip_flash_0: Available ufm address range: (0x0, 0x7FFF)
Info: testcore.onchip_flash_0: Total available flash size is 32 KB. Data address bus width is 13.
Info: testcore.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: testcore.sysid: Time stamp will be automatically updated when this component is generated.
Info: testcore.gpio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: testcore.modular_adc_0: Properties (allowMultipleExportRoles) have been set on interface adc_pll_locked - in composed mode these are ignored
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=C:\PROJECT\c87_sodalite\fpga\sodalite_niostest --output-directory=C:\PROJECT\c87_sodalite\fpga\sodalite_niostest\testcore\synthesis --file-set=QUARTUS_SYNTH --report-file=html:C:\PROJECT\c87_sodalite\fpga\sodalite_niostest\testcore\testcore.html --report-file=sopcinfo:C:\PROJECT\c87_sodalite\fpga\sodalite_niostest\testcore.sopcinfo --report-file=cmp:C:\PROJECT\c87_sodalite\fpga\sodalite_niostest\testcore\testcore.cmp --report-file=qip:C:\PROJECT\c87_sodalite\fpga\sodalite_niostest\testcore\synthesis\testcore.qip --report-file=svd:C:\PROJECT\c87_sodalite\fpga\sodalite_niostest\testcore\synthesis\testcore.svd --report-file=regmap:C:\PROJECT\c87_sodalite\fpga\sodalite_niostest\testcore\synthesis\testcore.regmap --report-file=xml:C:\PROJECT\c87_sodalite\fpga\sodalite_niostest\testcore\testcore.xml --report-file=debuginfo:C:\PROJECT\c87_sodalite\fpga\sodalite_niostest\testcore\synthesis\testcore.debuginfo --system-info=DEVICE_FAMILY="MAX 10 FPGA" --system-info=DEVICE=10M08SAE144C8GES --system-info=DEVICE_SPEEDGRADE=8 --component-file=C:\PROJECT\c87_sodalite\fpga\sodalite_niostest\testcore.qsys --language=VERILOG
Progress: Loading sodalite_niostest/testcore.qsys
Progress: Reading input file
Progress: Adding clk_core [clock_source 14.0]
Progress: Parameterizing module clk_core
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 14.0]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 14.0]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding onchip_flash_0 [altera_onchip_flash 14.0.2]
Progress: Parameterizing module onchip_flash_0
Progress: Adding sysid [altera_avalon_sysid_qsys 14.0]
Progress: Parameterizing module sysid
Progress: Adding systimer [altera_avalon_timer 14.0]
Progress: Parameterizing module systimer
Progress: Adding jtag_uart [altera_avalon_jtag_uart 14.0]
Progress: Parameterizing module jtag_uart
Progress: Adding led [altera_avalon_pio 14.0]
Progress: Parameterizing module led
Progress: Adding gpio [altera_avalon_pio 14.0]
Progress: Parameterizing module gpio
Progress: Adding clk_peri [clock_source 14.0]
Progress: Parameterizing module clk_peri
Progress: Adding peripheral_bridge [altera_avalon_mm_bridge 14.0]
Progress: Parameterizing module peripheral_bridge
Progress: Adding sdram [altera_avalon_new_sdram_controller 14.0]
Progress: Parameterizing module sdram
Progress: Adding modular_adc_0 [altera_modular_adc 14.0]
Progress: Parameterizing module modular_adc_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: testcore.onchip_flash_0: Available address range: (0x0, 0x7FFF)
Info: testcore.onchip_flash_0: Available ufm address range: (0x0, 0x7FFF)
Info: testcore.onchip_flash_0: Total available flash size is 32 KB. Data address bus width is 13.
Info: testcore.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: testcore.sysid: Time stamp will be automatically updated when this component is generated.
Info: testcore.gpio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: testcore.modular_adc_0: Properties (allowMultipleExportRoles) have been set on interface adc_pll_locked - in composed mode these are ignored
Info: testcore: Generating testcore "testcore" for QUARTUS_SYNTH
Info: Inserting clock-crossing logic between cmd_demux_001.src4 and cmd_mux_004.sink0
Info: Inserting clock-crossing logic between rsp_demux_004.src0 and rsp_mux_001.sink4
Info: Inserting clock-crossing logic between cmd_demux.src5 and cmd_mux_005.sink0
Info: Inserting clock-crossing logic between rsp_demux_005.src0 and rsp_mux.sink5
Info: nios2_gen2_0: Starting RTL generation for module 'testcore_nios2_gen2_0'
Info: nios2_gen2_0:   Generation command is [exec C:/develop/altera/14.0/quartus/bin64/eperlcmd.exe -I C:/develop/altera/14.0/quartus/bin64/perl/lib -I C:/develop/altera/14.0/quartus/sopc_builder/bin/europa -I C:/develop/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/develop/altera/14.0/quartus/sopc_builder/bin -I C:/develop/altera/14.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/develop/altera/14.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/develop/altera/14.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/develop/altera/14.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/develop/altera/14.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=testcore_nios2_gen2_0 --dir=C:/Users/Regulus/AppData/Local/Temp/alt6387_2338555345296481950.dir/0001_nios2_gen2_0_gen/ --quartus_bindir=C:/develop/altera/14.0/quartus/bin64 --verilog --config=C:/Users/Regulus/AppData/Local/Temp/alt6387_2338555345296481950.dir/0001_nios2_gen2_0_gen//testcore_nios2_gen2_0_processor_configuration.pl  --do_build_sim=0  ]
Info: nios2_gen2_0: # 2014.11.14 01:06:17 (*) Starting Nios II generation
Info: nios2_gen2_0: # 2014.11.14 01:06:17 (*)   Checking for plaintext license.
Info: nios2_gen2_0: # 2014.11.14 01:06:18 (*)   Plaintext license not found.
Info: nios2_gen2_0: # 2014.11.14 01:06:18 (*)   Checking for encrypted license (non-evaluation).
Info: nios2_gen2_0: # 2014.11.14 01:06:20 (*)   Encrypted license found.  SOF will not be time-limited.
Info: nios2_gen2_0: # 2014.11.14 01:06:20 (*)   Elaborating CPU configuration settings
Info: nios2_gen2_0: # 2014.11.14 01:06:20 (*)   Creating all objects for CPU
Info: nios2_gen2_0: # 2014.11.14 01:06:20 (*)     Testbench
Info: nios2_gen2_0: # 2014.11.14 01:06:20 (*)     Instruction decoding
Info: nios2_gen2_0: # 2014.11.14 01:06:20 (*)       Instruction fields
Info: nios2_gen2_0: # 2014.11.14 01:06:20 (*)       Instruction decodes
Info: nios2_gen2_0: # 2014.11.14 01:06:21 (*)       Signals for RTL simulation waveforms
Info: nios2_gen2_0: # 2014.11.14 01:06:21 (*)       Instruction controls
Info: nios2_gen2_0: # 2014.11.14 01:06:21 (*)     Pipeline frontend
Info: nios2_gen2_0: # 2014.11.14 01:06:21 (*)     Pipeline backend
Info: nios2_gen2_0: # 2014.11.14 01:06:24 (*)   Generating RTL from CPU objects
Info: nios2_gen2_0: # 2014.11.14 01:06:27 (*)   Creating encrypted RTL
Info: nios2_gen2_0: # 2014.11.14 01:06:28 (*) Done Nios II generation
Info: nios2_gen2_0: Done RTL generation for module 'testcore_nios2_gen2_0'
Info: nios2_gen2_0: "testcore" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: onchip_memory2_0: Starting RTL generation for module 'testcore_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/develop/altera/14.0/quartus/bin64/perl/bin/perl.exe -I C:/develop/altera/14.0/quartus/bin64/perl/lib -I C:/develop/altera/14.0/quartus/sopc_builder/bin/europa -I C:/develop/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/develop/altera/14.0/quartus/sopc_builder/bin -I C:/develop/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/develop/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/develop/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=testcore_onchip_memory2_0 --dir=C:/Users/Regulus/AppData/Local/Temp/alt6387_2338555345296481950.dir/0002_onchip_memory2_0_gen/ --quartus_dir=C:/develop/altera/14.0/quartus --verilog --config=C:/Users/Regulus/AppData/Local/Temp/alt6387_2338555345296481950.dir/0002_onchip_memory2_0_gen//testcore_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'testcore_onchip_memory2_0'
Info: onchip_memory2_0: "testcore" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: onchip_flash_0: Generating top-level entity altera_onchip_flash
Info: onchip_flash_0: "testcore" instantiated altera_onchip_flash "onchip_flash_0"
Info: sysid: "testcore" instantiated altera_avalon_sysid_qsys "sysid"
Info: systimer: Starting RTL generation for module 'testcore_systimer'
Info: systimer:   Generation command is [exec C:/DEVELOP/altera/14.0/quartus/bin64//perl/bin/perl.exe -I C:/DEVELOP/altera/14.0/quartus/bin64//perl/lib -I C:/develop/altera/14.0/quartus/sopc_builder/bin/europa -I C:/develop/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/develop/altera/14.0/quartus/sopc_builder/bin -I C:/develop/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/develop/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/develop/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=testcore_systimer --dir=C:/Users/Regulus/AppData/Local/Temp/alt6387_2338555345296481950.dir/0005_systimer_gen/ --quartus_dir=C:/develop/altera/14.0/quartus --verilog --config=C:/Users/Regulus/AppData/Local/Temp/alt6387_2338555345296481950.dir/0005_systimer_gen//testcore_systimer_component_configuration.pl  --do_build_sim=0  ]
Info: systimer: Done RTL generation for module 'testcore_systimer'
Info: systimer: "testcore" instantiated altera_avalon_timer "systimer"
Info: jtag_uart: Starting RTL generation for module 'testcore_jtag_uart'
Info: jtag_uart:   Generation command is [exec C:/develop/altera/14.0/quartus/bin64/perl/bin/perl.exe -I C:/develop/altera/14.0/quartus/bin64/perl/lib -I C:/develop/altera/14.0/quartus/sopc_builder/bin/europa -I C:/develop/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/develop/altera/14.0/quartus/sopc_builder/bin -I C:/develop/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/develop/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/develop/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=testcore_jtag_uart --dir=C:/Users/Regulus/AppData/Local/Temp/alt6387_2338555345296481950.dir/0006_jtag_uart_gen/ --quartus_dir=C:/develop/altera/14.0/quartus --verilog --config=C:/Users/Regulus/AppData/Local/Temp/alt6387_2338555345296481950.dir/0006_jtag_uart_gen//testcore_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'testcore_jtag_uart'
Info: jtag_uart: "testcore" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: led: Starting RTL generation for module 'testcore_led'
Info: led:   Generation command is [exec C:/develop/altera/14.0/quartus/bin64/perl/bin/perl.exe -I C:/develop/altera/14.0/quartus/bin64/perl/lib -I C:/develop/altera/14.0/quartus/sopc_builder/bin/europa -I C:/develop/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/develop/altera/14.0/quartus/sopc_builder/bin -I C:/develop/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/develop/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/develop/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=testcore_led --dir=C:/Users/Regulus/AppData/Local/Temp/alt6387_2338555345296481950.dir/0007_led_gen/ --quartus_dir=C:/develop/altera/14.0/quartus --verilog --config=C:/Users/Regulus/AppData/Local/Temp/alt6387_2338555345296481950.dir/0007_led_gen//testcore_led_component_configuration.pl  --do_build_sim=0  ]
Info: led: Done RTL generation for module 'testcore_led'
Info: led: "testcore" instantiated altera_avalon_pio "led"
Info: gpio: Starting RTL generation for module 'testcore_gpio'
Info: gpio:   Generation command is [exec C:/develop/altera/14.0/quartus/bin64/perl/bin/perl.exe -I C:/develop/altera/14.0/quartus/bin64/perl/lib -I C:/develop/altera/14.0/quartus/sopc_builder/bin/europa -I C:/develop/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/develop/altera/14.0/quartus/sopc_builder/bin -I C:/develop/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/develop/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/develop/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=testcore_gpio --dir=C:/Users/Regulus/AppData/Local/Temp/alt6387_2338555345296481950.dir/0008_gpio_gen/ --quartus_dir=C:/develop/altera/14.0/quartus --verilog --config=C:/Users/Regulus/AppData/Local/Temp/alt6387_2338555345296481950.dir/0008_gpio_gen//testcore_gpio_component_configuration.pl  --do_build_sim=0  ]
Info: gpio: Done RTL generation for module 'testcore_gpio'
Info: gpio: "testcore" instantiated altera_avalon_pio "gpio"
Info: peripheral_bridge: "testcore" instantiated altera_avalon_mm_bridge "peripheral_bridge"
Info: sdram: Starting RTL generation for module 'testcore_sdram'
Info: sdram:   Generation command is [exec C:/develop/altera/14.0/quartus/bin64/perl/bin/perl.exe -I C:/develop/altera/14.0/quartus/bin64/perl/lib -I C:/develop/altera/14.0/quartus/sopc_builder/bin/europa -I C:/develop/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/develop/altera/14.0/quartus/sopc_builder/bin -I C:/develop/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/develop/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/develop/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=testcore_sdram --dir=C:/Users/Regulus/AppData/Local/Temp/alt6387_2338555345296481950.dir/0009_sdram_gen/ --quartus_dir=C:/develop/altera/14.0/quartus --verilog --config=C:/Users/Regulus/AppData/Local/Temp/alt6387_2338555345296481950.dir/0009_sdram_gen//testcore_sdram_component_configuration.pl  --do_build_sim=0  ]
Info: sdram: Done RTL generation for module 'testcore_sdram'
Info: sdram: "testcore" instantiated altera_avalon_new_sdram_controller "sdram"
Info: modular_adc_0: "testcore" instantiated altera_modular_adc "modular_adc_0"
Info: mm_interconnect_0: "testcore" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: mm_interconnect_1: "testcore" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: irq_mapper: "testcore" instantiated altera_irq_mapper "irq_mapper"
Info: irq_synchronizer: "testcore" instantiated altera_irq_clock_crosser "irq_synchronizer"
Info: rst_controller: "testcore" instantiated altera_reset_controller "rst_controller"
Info: control_internal: "modular_adc_0" instantiated altera_modular_adc_control "control_internal"
Info: sequencer_internal: "modular_adc_0" instantiated altera_modular_adc_sequencer "sequencer_internal"
Info: sample_store_internal: "modular_adc_0" instantiated altera_modular_adc_sample_store "sample_store_internal"
Info: nios2_gen2_0_instruction_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_0_instruction_master_translator"
Info: nios2_gen2_0_debug_mem_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "nios2_gen2_0_debug_mem_slave_translator"
Info: nios2_gen2_0_instruction_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_0_instruction_master_agent"
Info: nios2_gen2_0_debug_mem_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "nios2_gen2_0_debug_mem_slave_agent"
Info: nios2_gen2_0_debug_mem_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "nios2_gen2_0_debug_mem_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info: router_006: "mm_interconnect_0" instantiated altera_merlin_router "router_006"
Info: nios2_gen2_0_instruction_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "nios2_gen2_0_instruction_master_limiter"
Info: Reusing file C:/PROJECT/c87_sodalite/fpga/sodalite_niostest/testcore/synthesis/submodules/altera_avalon_sc_fifo.v
Info: sdram_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "sdram_s1_burst_adapter"
Info: Reusing file C:/PROJECT/c87_sodalite/fpga/sodalite_niostest/testcore/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_004: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_004"
Info: Reusing file C:/PROJECT/c87_sodalite/fpga/sodalite_niostest/testcore/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_004: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_004"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/PROJECT/c87_sodalite/fpga/sodalite_niostest/testcore/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/PROJECT/c87_sodalite/fpga/sodalite_niostest/testcore/synthesis/submodules/altera_merlin_arbitrator.sv
Info: sdram_s1_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "sdram_s1_rsp_width_adapter"
Info: Reusing file C:/PROJECT/c87_sodalite/fpga/sodalite_niostest/testcore/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/PROJECT/c87_sodalite/fpga/sodalite_niostest/testcore/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: Reusing file C:/PROJECT/c87_sodalite/fpga/sodalite_niostest/testcore/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_1" instantiated altera_merlin_router "router_001"
Info: router_006: "mm_interconnect_1" instantiated altera_merlin_router "router_006"
Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file C:/PROJECT/c87_sodalite/fpga/sodalite_niostest/testcore/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_005: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux_005"
Info: Reusing file C:/PROJECT/c87_sodalite/fpga/sodalite_niostest/testcore/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_005: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux_005"
Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/PROJECT/c87_sodalite/fpga/sodalite_niostest/testcore/synthesis/submodules/altera_merlin_arbitrator.sv
Info: testcore: Done "testcore" with 51 modules, 91 files
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
