<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/home/goodkook/ETRI050_DesignKit/devel/Ref_Design/pong_pt1.vga/emulation/Gowin/pong_pt1_wrapper/impl/gwsynthesis/pong_pt1_wrapper.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/home/goodkook/ETRI050_DesignKit/devel/Ref_Design/pong_pt1.vga/emulation/Gowin/pong_pt1_wrapper/src/psce_wrapper.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>/home/goodkook/ETRI050_DesignKit/devel/Ref_Design/pong_pt1.vga/emulation/Gowin/pong_pt1_wrapper/src/psce_wrapper.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9.03 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5A-LV25MG121NC1/I0</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5A-25</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>A</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Jul  8 13:28:48 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.855V 0C C1/I0</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.945V 85C C1/I0</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>260</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>237</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>sys_clk_emu</td>
<td>Base</td>
<td>1000.000</td>
<td>1.000
<td>0.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td>clk_emu </td>
</tr>
<tr>
<td>sys_clk_dut</td>
<td>Base</td>
<td>1000.000</td>
<td>1.000
<td>0.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td>clk_dut </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>sys_clk_emu</td>
<td>1.000(MHz)</td>
<td>231.181(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>sys_clk_dut</td>
<td>1.000(MHz)</td>
<td>136.642(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>sys_clk_emu</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sys_clk_emu</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sys_clk_dut</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sys_clk_dut</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>991.676</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_4/Q</td>
<td>vectOut[1][5]_DFFRE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>1000.000</td>
<td>0.003</td>
<td>8.222</td>
</tr>
<tr>
<td>2</td>
<td>991.734</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_4/Q</td>
<td>vectOut[0][0]_DFFRE_Q/RESET</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>1000.000</td>
<td>0.031</td>
<td>7.827</td>
</tr>
<tr>
<td>3</td>
<td>991.935</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_5/Q</td>
<td>vectOut[0][1]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>1000.000</td>
<td>0.022</td>
<td>7.945</td>
</tr>
<tr>
<td>4</td>
<td>992.007</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_4/Q</td>
<td>vectOut[1][2]_DFFRE_Q/RESET</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>1000.000</td>
<td>0.003</td>
<td>7.582</td>
</tr>
<tr>
<td>5</td>
<td>992.682</td>
<td>p_tick_LUT3_F_I1_MUX2_LUT5_S0_I0_LUT3_F_I0_DFFCE_Q/Q</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT4_I2_F_DFFCE_D/CE</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>-0.003</td>
<td>7.010</td>
</tr>
<tr>
<td>6</td>
<td>992.682</td>
<td>p_tick_LUT3_F_I1_MUX2_LUT5_S0_I0_LUT3_F_I0_DFFCE_Q/Q</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT3_I2_F_LUT4_I3_F_MUX2_LUT5_I0_O_DFFCE_D/CE</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>-0.003</td>
<td>7.010</td>
</tr>
<tr>
<td>7</td>
<td>992.689</td>
<td>p_tick_LUT3_F_I1_MUX2_LUT5_S0_I0_LUT3_F_I0_DFFCE_Q/Q</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT3_I2_F_LUT4_I3_1_F_LUT4_I3_F_MUX2_LUT5_I0_O_DFFCE_D/CE</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>-0.010</td>
<td>7.010</td>
</tr>
<tr>
<td>8</td>
<td>992.689</td>
<td>p_tick_LUT3_F_I1_MUX2_LUT5_S0_I0_LUT3_F_I0_DFFCE_Q/Q</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT3_I2_F_LUT4_I3_1_F_LUT4_I3_1_F_MUX2_LUT5_S0_O_DFFCE_D/CE</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>-0.010</td>
<td>7.010</td>
</tr>
<tr>
<td>9</td>
<td>992.689</td>
<td>p_tick_LUT3_F_I1_MUX2_LUT5_S0_I0_LUT3_F_I0_DFFCE_Q/Q</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT3_I2_F_LUT4_I3_1_F_LUT4_I3_1_F_LUT4_I3_F_DFFCE_D/CE</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>-0.010</td>
<td>7.010</td>
</tr>
<tr>
<td>10</td>
<td>992.744</td>
<td>p_tick_LUT3_F_I1_MUX2_LUT5_S0_I0_LUT3_F_I0_DFFCE_Q/Q</td>
<td>u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_I3_MUX2_LUT5_O_S0_LUT4_I3_1_F_LUT4_I3_F_DFFCE_D/CE</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.016</td>
<td>6.929</td>
</tr>
<tr>
<td>11</td>
<td>992.744</td>
<td>p_tick_LUT3_F_I1_MUX2_LUT5_S0_I0_LUT3_F_I0_DFFCE_Q/Q</td>
<td>u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_I3_MUX2_LUT5_O_S0_LUT4_I3_1_F_LUT3_I2_F_DFFCE_D/CE</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.016</td>
<td>6.929</td>
</tr>
<tr>
<td>12</td>
<td>992.744</td>
<td>p_tick_LUT3_F_I1_MUX2_LUT5_S0_I0_LUT3_F_I0_DFFCE_Q/Q</td>
<td>u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_F_DFFCE_D/CE</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.016</td>
<td>6.929</td>
</tr>
<tr>
<td>13</td>
<td>992.767</td>
<td>up_LUT3_I0_F_MUX2_LUT5_S0_O_DFFCE_D/Q</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_LUT4_I1_I2_LUT4_F_I2_LUT2_I1_F_LUT3_I1_F_LUT4_I2_F_DFFCE_D/CE</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>-0.012</td>
<td>6.934</td>
</tr>
<tr>
<td>14</td>
<td>992.767</td>
<td>up_LUT3_I0_F_MUX2_LUT5_S0_O_DFFCE_D/Q</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_LUT4_I1_I2_LUT4_F_I2_LUT2_I1_F_LUT3_I1_F_LUT3_I1_F_DFFCE_D/CE</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>-0.012</td>
<td>6.934</td>
</tr>
<tr>
<td>15</td>
<td>992.813</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_3/Q</td>
<td>u_pong_pt1.pg.refresh_tick_LUT4_F_I2_MUX2_LUT5_O_S0_DFFCE_Q/CE</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.043</td>
<td>6.832</td>
</tr>
<tr>
<td>16</td>
<td>992.813</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_3/Q</td>
<td>p_tick_LUT3_F_I1_MUX2_LUT5_S0_O_MUX2_LUT5_S0_1_O_DFFCE_D/CE</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.043</td>
<td>6.832</td>
</tr>
<tr>
<td>17</td>
<td>992.813</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_3/Q</td>
<td>p_tick_LUT3_F_I1_MUX2_LUT5_S0_O_LUT4_I3_1_F_DFFCE_D/CE</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.043</td>
<td>6.832</td>
</tr>
<tr>
<td>18</td>
<td>992.813</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_3/Q</td>
<td>p_tick_LUT3_F_I1_MUX2_LUT5_S0_O_LUT3_I2_1_F_DFFCE_D/CE</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.043</td>
<td>6.832</td>
</tr>
<tr>
<td>19</td>
<td>992.813</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_3/Q</td>
<td>p_tick_LUT3_F_I1_LUT4_F_I3_DFFCE_Q/CE</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.043</td>
<td>6.832</td>
</tr>
<tr>
<td>20</td>
<td>992.862</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_3/Q</td>
<td>p_tick_LUT3_F_I1_LUT4_F_I0_DFFCE_Q/CE</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.055</td>
<td>6.773</td>
</tr>
<tr>
<td>21</td>
<td>992.874</td>
<td>p_tick_LUT3_F_I1_MUX2_LUT5_S0_I0_LUT3_F_I0_DFFCE_Q/Q</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT3_I2_F_LUT4_I2_F_DFFCE_D/CE</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.004</td>
<td>6.810</td>
</tr>
<tr>
<td>22</td>
<td>992.939</td>
<td>p_tick_LUT3_F_I1_MUX2_LUT5_S0_I0_LUT3_F_I0_DFFCE_Q/Q</td>
<td>u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_I3_MUX2_LUT5_O_S0_LUT4_I3_F_DFFCE_D/CE</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.014</td>
<td>6.736</td>
</tr>
<tr>
<td>23</td>
<td>992.939</td>
<td>p_tick_LUT3_F_I1_MUX2_LUT5_S0_I0_LUT3_F_I0_DFFCE_Q/Q</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_1_F_LUT4_I3_F_DFFCE_D/CE</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.014</td>
<td>6.736</td>
</tr>
<tr>
<td>24</td>
<td>993.052</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_5/Q</td>
<td>vectOut[1][2]_DFFRE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>1000.000</td>
<td>0.003</td>
<td>6.920</td>
</tr>
<tr>
<td>25</td>
<td>993.076</td>
<td>p_tick_LUT3_F_I1_MUX2_LUT5_S0_I0_LUT3_F_I0_DFFCE_Q/Q</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_Q_LUT3_I0_F_DFFCE_D/CE</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>-0.005</td>
<td>6.618</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.275</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_LUT4_I1_I2_LUT4_F_I2_LUT2_I1_F_LUT3_I1_F_LUT4_I2_F_DFFCE_D/Q</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_LUT4_I1_I2_LUT4_F_I2_LUT2_I1_F_LUT3_I1_F_LUT4_I2_F_DFFCE_D/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>2</td>
<td>0.275</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_LUT4_I1_I2_LUT4_F_I2_LUT2_I1_F_LUT3_I1_F_LUT3_I1_F_DFFCE_D/Q</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_LUT4_I1_I2_LUT4_F_I2_LUT2_I1_F_LUT3_I1_F_LUT3_I1_F_DFFCE_D/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>3</td>
<td>0.278</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_7/Q</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_7/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>4</td>
<td>0.278</td>
<td>u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_I3_MUX2_LUT5_O_S0_LUT4_I3_1_F_LUT3_I2_F_DFFCE_D/Q</td>
<td>u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_I3_MUX2_LUT5_O_S0_LUT4_I3_1_F_LUT3_I2_F_DFFCE_D/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>5</td>
<td>0.278</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_1_F_LUT4_I3_F_DFFCE_D/Q</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_1_F_LUT4_I3_F_DFFCE_D/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>6</td>
<td>0.278</td>
<td>p_tick_LUT3_F_I1_MUX2_LUT5_S0_O_LUT4_I3_1_F_DFFCE_D/Q</td>
<td>p_tick_LUT3_F_I1_MUX2_LUT5_S0_O_LUT4_I3_1_F_DFFCE_D/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>7</td>
<td>0.281</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_6/Q</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_6/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.306</td>
</tr>
<tr>
<td>8</td>
<td>0.281</td>
<td>u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_I3_MUX2_LUT5_O_S0_LUT4_I3_F_DFFCE_D/Q</td>
<td>u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_I3_MUX2_LUT5_O_S0_LUT4_I3_F_DFFCE_D/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.306</td>
</tr>
<tr>
<td>9</td>
<td>0.281</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_Q_LUT3_I0_F_DFFCE_D/Q</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_Q_LUT3_I0_F_DFFCE_D/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.306</td>
</tr>
<tr>
<td>10</td>
<td>0.281</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT3_I2_F_LUT4_I3_1_F_LUT4_I3_1_F_LUT4_I3_F_DFFCE_D/Q</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT3_I2_F_LUT4_I3_1_F_LUT4_I3_1_F_LUT4_I3_F_DFFCE_D/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.306</td>
</tr>
<tr>
<td>11</td>
<td>0.287</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_3/Q</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_3/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.312</td>
</tr>
<tr>
<td>12</td>
<td>0.287</td>
<td>u_pong_pt1.pg.refresh_tick_LUT4_F_I2_MUX2_LUT5_O_S0_DFFCE_Q/Q</td>
<td>u_pong_pt1.pg.refresh_tick_LUT4_F_I2_MUX2_LUT5_O_S0_DFFCE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.312</td>
</tr>
<tr>
<td>13</td>
<td>0.340</td>
<td>u_pong_pt1.pg.y_pad_b[0]_DFFCE_D/Q</td>
<td>u_pong_pt1.pg.y_pad_b[0]_DFFCE_D/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.365</td>
</tr>
<tr>
<td>14</td>
<td>0.341</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1/Q</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_LUT4_I1_F_DFFCE_D/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.366</td>
</tr>
<tr>
<td>15</td>
<td>0.341</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1/Q</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT2_I0_F_DFFCE_D/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.366</td>
</tr>
<tr>
<td>16</td>
<td>0.344</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_5/Q</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_5/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.369</td>
</tr>
<tr>
<td>17</td>
<td>0.370</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_F_DFFCE_D/Q</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_F_DFFCE_D/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.395</td>
</tr>
<tr>
<td>18</td>
<td>0.373</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_2/Q</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_2/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.398</td>
</tr>
<tr>
<td>19</td>
<td>0.373</td>
<td>u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_I3_MUX2_LUT5_O_S0_LUT4_I3_1_F_LUT4_I3_F_DFFCE_D/Q</td>
<td>u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_I3_MUX2_LUT5_O_S0_LUT4_I3_1_F_LUT4_I3_F_DFFCE_D/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.398</td>
</tr>
<tr>
<td>20</td>
<td>0.373</td>
<td>p_tick_LUT3_F_I1_LUT4_F_I3_DFFCE_Q/Q</td>
<td>p_tick_LUT3_F_I1_LUT4_F_I3_DFFCE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.398</td>
</tr>
<tr>
<td>21</td>
<td>0.376</td>
<td>up_LUT3_I0_F_LUT3_I2_F_DFFCE_D/Q</td>
<td>up_LUT3_I0_F_LUT4_I3_F_DFFCE_D/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.003</td>
<td>0.404</td>
</tr>
<tr>
<td>22</td>
<td>0.376</td>
<td>u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_F_DFFCE_D/Q</td>
<td>u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_F_DFFCE_D/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.401</td>
</tr>
<tr>
<td>23</td>
<td>0.376</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT3_I2_F_LUT4_I2_F_DFFCE_D/Q</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT3_I2_F_LUT4_I2_F_DFFCE_D/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.401</td>
</tr>
<tr>
<td>24</td>
<td>0.378</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_1_F_LUT3_I2_F_DFFCE_D/Q</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_1_F_LUT3_I2_F_DFFCE_D/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.403</td>
</tr>
<tr>
<td>25</td>
<td>0.379</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_LUT4_I1_I2_LUT4_F_I2_LUT2_I1_F_LUT3_I2_F_MUX2_LUT5_I0_O_DFFCE_D/Q</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_LUT4_I1_I2_LUT4_F_I2_LUT2_I1_F_LUT3_I2_F_MUX2_LUT5_I0_O_DFFCE_D/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.391</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>996.844</td>
<td>reset_DFFE_Q/Q</td>
<td>up_LUT3_I0_F_LUT4_I3_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.011</td>
<td>2.763</td>
</tr>
<tr>
<td>2</td>
<td>996.844</td>
<td>reset_DFFE_Q/Q</td>
<td>u_pong_pt1.pg.y_pad_b[0]_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.011</td>
<td>2.763</td>
</tr>
<tr>
<td>3</td>
<td>996.913</td>
<td>reset_DFFE_Q/Q</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_LUT4_I1_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.014</td>
<td>2.690</td>
</tr>
<tr>
<td>4</td>
<td>996.913</td>
<td>reset_DFFE_Q/Q</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D/PRESET</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.014</td>
<td>2.690</td>
</tr>
<tr>
<td>5</td>
<td>996.913</td>
<td>reset_DFFE_Q/Q</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.014</td>
<td>2.690</td>
</tr>
<tr>
<td>6</td>
<td>996.913</td>
<td>reset_DFFE_Q/Q</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT2_I0_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.014</td>
<td>2.690</td>
</tr>
<tr>
<td>7</td>
<td>996.913</td>
<td>reset_DFFE_Q/Q</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.014</td>
<td>2.690</td>
</tr>
<tr>
<td>8</td>
<td>996.923</td>
<td>reset_DFFE_Q/Q</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.005</td>
<td>2.690</td>
</tr>
<tr>
<td>9</td>
<td>996.923</td>
<td>reset_DFFE_Q/Q</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_1_F_LUT3_I2_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.005</td>
<td>2.690</td>
</tr>
<tr>
<td>10</td>
<td>996.924</td>
<td>reset_DFFE_Q/Q</td>
<td>u_pong_pt1.pg.refresh_tick_DFFCE_CE/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.027</td>
<td>2.668</td>
</tr>
<tr>
<td>11</td>
<td>996.951</td>
<td>reset_DFFE_Q/Q</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_LUT4_I1_I2_LUT4_F_I2_LUT2_I1_F_LUT3_I1_F_LUT4_I2_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.009</td>
<td>2.658</td>
</tr>
<tr>
<td>12</td>
<td>996.951</td>
<td>reset_DFFE_Q/Q</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_LUT4_I1_I2_LUT4_F_I2_LUT2_I1_F_LUT3_I1_F_LUT3_I1_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.009</td>
<td>2.658</td>
</tr>
<tr>
<td>13</td>
<td>997.088</td>
<td>reset_DFFE_Q/Q</td>
<td>p_tick_LUT3_F_I1_LUT4_F_I0_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.045</td>
<td>2.484</td>
</tr>
<tr>
<td>14</td>
<td>997.138</td>
<td>reset_DFFE_Q/Q</td>
<td>u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_I3_MUX2_LUT5_O_S0_LUT4_I3_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.014</td>
<td>2.465</td>
</tr>
<tr>
<td>15</td>
<td>997.138</td>
<td>reset_DFFE_Q/Q</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_1_F_LUT4_I3_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.014</td>
<td>2.465</td>
</tr>
<tr>
<td>16</td>
<td>997.210</td>
<td>reset_DFFE_Q/Q</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE/PRESET</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.005</td>
<td>2.403</td>
</tr>
<tr>
<td>17</td>
<td>997.210</td>
<td>reset_DFFE_Q/Q</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFCE_CE/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.005</td>
<td>2.403</td>
</tr>
<tr>
<td>18</td>
<td>997.210</td>
<td>reset_DFFE_Q/Q</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.005</td>
<td>2.403</td>
</tr>
<tr>
<td>19</td>
<td>997.219</td>
<td>reset_DFFE_Q/Q</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_Q_LUT3_I0_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>-0.004</td>
<td>2.403</td>
</tr>
<tr>
<td>20</td>
<td>997.219</td>
<td>reset_DFFE_Q/Q</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_F_MUX2_LUT5_I0_O_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>-0.004</td>
<td>2.403</td>
</tr>
<tr>
<td>21</td>
<td>997.320</td>
<td>reset_DFFE_Q/Q</td>
<td>u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_I3_MUX2_LUT5_O_S0_LUT4_I3_1_F_LUT4_I3_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.016</td>
<td>2.281</td>
</tr>
<tr>
<td>22</td>
<td>997.320</td>
<td>reset_DFFE_Q/Q</td>
<td>u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_I3_MUX2_LUT5_O_S0_LUT4_I3_1_F_LUT3_I2_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.016</td>
<td>2.281</td>
</tr>
<tr>
<td>23</td>
<td>997.320</td>
<td>reset_DFFE_Q/Q</td>
<td>u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.016</td>
<td>2.281</td>
</tr>
<tr>
<td>24</td>
<td>997.377</td>
<td>reset_DFFE_Q/Q</td>
<td>p_tick_LUT3_F_I1_MUX2_LUT5_S0_I0_LUT3_F_I0_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.001</td>
<td>2.240</td>
</tr>
<tr>
<td>25</td>
<td>997.420</td>
<td>reset_DFFE_Q/Q</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT3_I2_F_LUT4_I2_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.005</td>
<td>2.193</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.356</td>
<td>reset_DFFE_Q/Q</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_6/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.001</td>
<td>0.337</td>
</tr>
<tr>
<td>2</td>
<td>0.356</td>
<td>reset_DFFE_Q/Q</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_5/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.001</td>
<td>0.337</td>
</tr>
<tr>
<td>3</td>
<td>0.547</td>
<td>reset_DFFE_Q/Q</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_3/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.533</td>
</tr>
<tr>
<td>4</td>
<td>0.547</td>
<td>reset_DFFE_Q/Q</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_2/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.533</td>
</tr>
<tr>
<td>5</td>
<td>0.645</td>
<td>reset_DFFE_Q/Q</td>
<td>u_pong_pt1.pixel_tick_DFFC_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.631</td>
</tr>
<tr>
<td>6</td>
<td>0.652</td>
<td>reset_DFFE_Q/Q</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_4/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.001</td>
<td>0.633</td>
</tr>
<tr>
<td>7</td>
<td>0.652</td>
<td>reset_DFFE_Q/Q</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_1/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.001</td>
<td>0.633</td>
</tr>
<tr>
<td>8</td>
<td>0.652</td>
<td>reset_DFFE_Q/Q</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.001</td>
<td>0.633</td>
</tr>
<tr>
<td>9</td>
<td>0.657</td>
<td>reset_DFFE_Q/Q</td>
<td>down_LUT4_I0_I3_MUX2_LUT6_S0_I0_MUX2_LUT5_O_S0_LUT2_I0_F_DFFPE_D/PRESET</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.006</td>
<td>0.633</td>
</tr>
<tr>
<td>10</td>
<td>0.789</td>
<td>reset_DFFE_Q/Q</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_7/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.012</td>
<td>0.783</td>
</tr>
<tr>
<td>11</td>
<td>0.839</td>
<td>reset_DFFE_Q/Q</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_LUT4_I1_I2_LUT4_F_I2_LUT2_I1_F_LUT4_I1_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.013</td>
<td>0.808</td>
</tr>
<tr>
<td>12</td>
<td>0.839</td>
<td>reset_DFFE_Q/Q</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_LUT4_I1_I2_LUT4_F_I2_LUT2_I1_F_LUT3_I2_F_MUX2_LUT5_I0_O_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.013</td>
<td>0.808</td>
</tr>
<tr>
<td>13</td>
<td>0.847</td>
<td>reset_DFFE_Q/Q</td>
<td>up_LUT3_I0_F_MUX2_LUT5_S0_O_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.017</td>
<td>0.812</td>
</tr>
<tr>
<td>14</td>
<td>0.847</td>
<td>reset_DFFE_Q/Q</td>
<td>up_LUT3_I0_F_LUT3_I2_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.017</td>
<td>0.812</td>
</tr>
<tr>
<td>15</td>
<td>0.847</td>
<td>reset_DFFE_Q/Q</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_LUT4_I1_I2_LUT4_F_I2_LUT4_I1_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.017</td>
<td>0.812</td>
</tr>
<tr>
<td>16</td>
<td>0.851</td>
<td>reset_DFFE_Q/Q</td>
<td>p_tick_LUT3_F_I1_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_DFFPE_D/PRESET</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.021</td>
<td>0.812</td>
</tr>
<tr>
<td>17</td>
<td>0.851</td>
<td>reset_DFFE_Q/Q</td>
<td>p_tick_LUT3_F_I1_MUX2_LUT5_S0_O_LUT4_I3_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.021</td>
<td>0.812</td>
</tr>
<tr>
<td>18</td>
<td>1.050</td>
<td>reset_DFFE_Q/Q</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT3_I2_F_LUT4_I3_1_F_LUT4_I3_F_MUX2_LUT5_I0_O_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>1.036</td>
</tr>
<tr>
<td>19</td>
<td>1.050</td>
<td>reset_DFFE_Q/Q</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT3_I2_F_LUT4_I3_1_F_LUT4_I3_1_F_MUX2_LUT5_S0_O_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>1.036</td>
</tr>
<tr>
<td>20</td>
<td>1.050</td>
<td>reset_DFFE_Q/Q</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT3_I2_F_LUT4_I3_1_F_LUT4_I3_1_F_LUT4_I3_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>1.036</td>
</tr>
<tr>
<td>21</td>
<td>1.053</td>
<td>reset_DFFE_Q/Q</td>
<td>u_pong_pt1.pg.refresh_tick_LUT4_F_I2_MUX2_LUT5_O_S0_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.021</td>
<td>1.014</td>
</tr>
<tr>
<td>22</td>
<td>1.053</td>
<td>reset_DFFE_Q/Q</td>
<td>p_tick_LUT3_F_I1_MUX2_LUT5_S0_O_MUX2_LUT5_S0_1_O_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.021</td>
<td>1.014</td>
</tr>
<tr>
<td>23</td>
<td>1.053</td>
<td>reset_DFFE_Q/Q</td>
<td>p_tick_LUT3_F_I1_MUX2_LUT5_S0_O_LUT4_I3_1_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.021</td>
<td>1.014</td>
</tr>
<tr>
<td>24</td>
<td>1.053</td>
<td>reset_DFFE_Q/Q</td>
<td>p_tick_LUT3_F_I1_MUX2_LUT5_S0_O_LUT3_I2_1_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.021</td>
<td>1.014</td>
</tr>
<tr>
<td>25</td>
<td>1.053</td>
<td>reset_DFFE_Q/Q</td>
<td>p_tick_LUT3_F_I1_LUT4_F_I3_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.021</td>
<td>1.014</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>498.888</td>
<td>499.138</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_emu</td>
<td>up_DFFE_Q</td>
</tr>
<tr>
<td>2</td>
<td>498.893</td>
<td>499.143</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_emu</td>
<td>stimIn[0][1]_DFFE_Q</td>
</tr>
<tr>
<td>3</td>
<td>498.893</td>
<td>499.143</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_emu</td>
<td>stimIn[0][3]_DFFE_Q</td>
</tr>
<tr>
<td>4</td>
<td>498.893</td>
<td>499.143</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_emu</td>
<td>Dout_emu[7]_OBUF_O_I_DFFRE_Q</td>
</tr>
<tr>
<td>5</td>
<td>498.894</td>
<td>499.144</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_dut</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_7</td>
</tr>
<tr>
<td>6</td>
<td>498.898</td>
<td>499.148</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_emu</td>
<td>stimIn[0][2]_DFFE_Q</td>
</tr>
<tr>
<td>7</td>
<td>498.898</td>
<td>499.148</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_emu</td>
<td>stimIn[0][0]_DFFE_Q</td>
</tr>
<tr>
<td>8</td>
<td>498.898</td>
<td>499.148</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_emu</td>
<td>Dout_emu[6]_OBUF_O_I_DFFE_Q</td>
</tr>
<tr>
<td>9</td>
<td>498.901</td>
<td>499.151</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>sys_clk_emu</td>
<td>up_DFFE_Q</td>
</tr>
<tr>
<td>10</td>
<td>498.902</td>
<td>499.152</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_emu</td>
<td>vectOut[1][2]_DFFRE_Q</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>991.676</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.232</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.908</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_4</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[1][5]_DFFRE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.010</td>
<td>1.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C42[3][A]</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_4/CLK</td>
</tr>
<tr>
<td>2.392</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R8C42[3][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pixel_tick_DFFCE_CE_4/Q</td>
</tr>
<tr>
<td>4.552</td>
<td>2.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C46[0][A]</td>
<td>down_LUT4_I0_I3_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I1_LUT4_F_I2_LUT3_F/I2</td>
</tr>
<tr>
<td>5.013</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C46[0][A]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_I3_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I1_LUT4_F_I2_LUT3_F/F</td>
</tr>
<tr>
<td>5.725</td>
<td>0.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C47[2][B]</td>
<td>down_LUT4_I0_I3_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I1_LUT4_F/I2</td>
</tr>
<tr>
<td>6.251</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C47[2][B]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_I3_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I1_LUT4_F/F</td>
</tr>
<tr>
<td>6.251</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C47[2][A]</td>
<td>down_LUT4_I0_I3_MUX2_LUT6_S0_I1_MUX2_LUT5_O/I1</td>
</tr>
<tr>
<td>6.387</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C47[2][A]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_I3_MUX2_LUT6_S0_I1_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>6.387</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C47[2][B]</td>
<td>down_LUT4_I0_I3_MUX2_LUT6_S0/I1</td>
</tr>
<tr>
<td>6.473</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R12C47[2][B]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_I3_MUX2_LUT6_S0/O</td>
</tr>
<tr>
<td>7.735</td>
<td>1.261</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C42[1][B]</td>
<td>down_LUT4_I0_I3_MUX2_LUT6_S0_O_MUX2_LUT7_S0/S0</td>
</tr>
<tr>
<td>7.987</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C42[1][B]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_I3_MUX2_LUT6_S0_O_MUX2_LUT7_S0/O</td>
</tr>
<tr>
<td>7.987</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C42[3][B]</td>
<td>down_LUT4_I0_I3_MUX2_LUT6_S0_O_MUX2_LUT7_S0_O_MUX2_LUT8_I1/I1</td>
</tr>
<tr>
<td>8.073</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R14C42[3][B]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_I3_MUX2_LUT6_S0_O_MUX2_LUT7_S0_O_MUX2_LUT8_I1/O</td>
</tr>
<tr>
<td>9.066</td>
<td>0.993</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C46[1][B]</td>
<td>vectOut[1][5]_DFFRE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O/S0</td>
</tr>
<tr>
<td>9.318</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C46[1][B]</td>
<td style=" background: #97FFFF;">vectOut[1][5]_DFFRE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>9.318</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C45[3][B]</td>
<td>vectOut[1][5]_DFFRE_Q_D_MUX2_LUT8_O/I0</td>
</tr>
<tr>
<td>9.405</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C45[3][B]</td>
<td style=" background: #97FFFF;">vectOut[1][5]_DFFRE_Q_D_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>10.232</td>
<td>0.827</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C45[1][A]</td>
<td style=" font-weight:bold;">vectOut[1][5]_DFFRE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1002.007</td>
<td>1.324</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C45[1][A]</td>
<td>vectOut[1][5]_DFFRE_Q/CLK</td>
</tr>
<tr>
<td>1001.972</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[1][5]_DFFRE_Q</td>
</tr>
<tr>
<td>1001.908</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C45[1][A]</td>
<td>vectOut[1][5]_DFFRE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.961%; route: 1.327, 66.040%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.887, 22.955%; route: 5.952, 72.393%; tC2Q: 0.382, 4.652%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.008%; route: 1.324, 65.992%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>991.734</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.837</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.571</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_4</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[0][0]_DFFRE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.010</td>
<td>1.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C42[3][A]</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_4/CLK</td>
</tr>
<tr>
<td>2.392</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R8C42[3][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pixel_tick_DFFCE_CE_4/Q</td>
</tr>
<tr>
<td>4.552</td>
<td>2.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C46[0][A]</td>
<td>down_LUT4_I0_I3_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I1_LUT4_F_I2_LUT3_F/I2</td>
</tr>
<tr>
<td>5.013</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C46[0][A]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_I3_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I1_LUT4_F_I2_LUT3_F/F</td>
</tr>
<tr>
<td>5.725</td>
<td>0.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C47[2][B]</td>
<td>down_LUT4_I0_I3_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I1_LUT4_F/I2</td>
</tr>
<tr>
<td>6.251</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C47[2][B]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_I3_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I1_LUT4_F/F</td>
</tr>
<tr>
<td>6.251</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C47[2][A]</td>
<td>down_LUT4_I0_I3_MUX2_LUT6_S0_I1_MUX2_LUT5_O/I1</td>
</tr>
<tr>
<td>6.387</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C47[2][A]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_I3_MUX2_LUT6_S0_I1_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>6.387</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C47[2][B]</td>
<td>down_LUT4_I0_I3_MUX2_LUT6_S0/I1</td>
</tr>
<tr>
<td>6.473</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R12C47[2][B]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_I3_MUX2_LUT6_S0/O</td>
</tr>
<tr>
<td>7.735</td>
<td>1.261</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C42[1][B]</td>
<td>down_LUT4_I0_I3_MUX2_LUT6_S0_O_MUX2_LUT7_S0/S0</td>
</tr>
<tr>
<td>7.987</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C42[1][B]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_I3_MUX2_LUT6_S0_O_MUX2_LUT7_S0/O</td>
</tr>
<tr>
<td>7.987</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C42[3][B]</td>
<td>down_LUT4_I0_I3_MUX2_LUT6_S0_O_MUX2_LUT7_S0_O_MUX2_LUT8_I1/I1</td>
</tr>
<tr>
<td>8.073</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R14C42[3][B]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_I3_MUX2_LUT6_S0_O_MUX2_LUT7_S0_O_MUX2_LUT8_I1/O</td>
</tr>
<tr>
<td>8.926</td>
<td>0.853</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C45[0][B]</td>
<td>vectOut[1][2]_DFFRE_Q_RESET_LUT3_F/I2</td>
</tr>
<tr>
<td>9.452</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C45[0][B]</td>
<td style=" background: #97FFFF;">vectOut[1][2]_DFFRE_Q_RESET_LUT3_F/F</td>
</tr>
<tr>
<td>9.837</td>
<td>0.385</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[1][A]</td>
<td style=" font-weight:bold;">vectOut[0][0]_DFFRE_Q/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1001.979</td>
<td>1.296</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[1][A]</td>
<td>vectOut[0][0]_DFFRE_Q/CLK</td>
</tr>
<tr>
<td>1001.944</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[0][0]_DFFRE_Q</td>
</tr>
<tr>
<td>1001.571</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C42[1][A]</td>
<td>vectOut[0][0]_DFFRE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.031</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.961%; route: 1.327, 66.040%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.075, 26.509%; route: 5.370, 68.604%; tC2Q: 0.382, 4.887%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.491%; route: 1.296, 65.509%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>991.935</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.955</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.889</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_5</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[0][1]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.010</td>
<td>1.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C44[0][B]</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_5/CLK</td>
</tr>
<tr>
<td>2.392</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R8C44[0][B]</td>
<td style=" font-weight:bold;">u_pong_pt1.pixel_tick_DFFCE_CE_5/Q</td>
</tr>
<tr>
<td>4.966</td>
<td>2.574</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C51[0][A]</td>
<td>vectOut[1][2]_DFFRE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT6_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT5_O_S0_LUT2_F/I1</td>
</tr>
<tr>
<td>5.492</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C51[0][A]</td>
<td style=" background: #97FFFF;">vectOut[1][2]_DFFRE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT6_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT5_O_S0_LUT2_F/F</td>
</tr>
<tr>
<td>5.630</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C51[1][A]</td>
<td>vectOut[1][2]_DFFRE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT6_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>5.882</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R8C51[1][A]</td>
<td style=" background: #97FFFF;">vectOut[1][2]_DFFRE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT6_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>6.718</td>
<td>0.836</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C51[1][A]</td>
<td>vectOut[1][2]_DFFRE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT6_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>6.971</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C51[1][A]</td>
<td style=" background: #97FFFF;">vectOut[1][2]_DFFRE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT6_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>6.971</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C51[0][B]</td>
<td>vectOut[1][2]_DFFRE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT6_O_S0_MUX2_LUT6_O/I0</td>
</tr>
<tr>
<td>7.057</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C51[0][B]</td>
<td style=" background: #97FFFF;">vectOut[1][2]_DFFRE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT6_O_S0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>8.147</td>
<td>1.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C45[3][A]</td>
<td>vectOut[1][2]_DFFRE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT6_O_S0_LUT2_I0/I0</td>
</tr>
<tr>
<td>8.562</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R11C45[3][A]</td>
<td style=" background: #97FFFF;">vectOut[1][2]_DFFRE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT6_O_S0_LUT2_I0/F</td>
</tr>
<tr>
<td>8.917</td>
<td>0.355</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[3][A]</td>
<td>rgb[9]_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>9.170</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C44[3][A]</td>
<td style=" background: #97FFFF;">rgb[9]_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>9.170</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[2][B]</td>
<td>rgb[9]_MUX2_LUT7_O_I0_MUX2_LUT6_O/I0</td>
</tr>
<tr>
<td>9.256</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C44[2][B]</td>
<td style=" background: #97FFFF;">rgb[9]_MUX2_LUT7_O_I0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>9.256</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[1][B]</td>
<td>rgb[9]_MUX2_LUT7_O/I0</td>
</tr>
<tr>
<td>9.342</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R12C44[1][B]</td>
<td style=" background: #97FFFF;">rgb[9]_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>9.955</td>
<td>0.612</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C43[1][A]</td>
<td style=" font-weight:bold;">vectOut[0][1]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1001.988</td>
<td>1.306</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C43[1][A]</td>
<td>vectOut[0][1]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.953</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[0][1]_DFFE_Q</td>
</tr>
<tr>
<td>1001.889</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C43[1][A]</td>
<td>vectOut[0][1]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.022</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.961%; route: 1.327, 66.040%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.957, 24.638%; route: 5.605, 70.548%; tC2Q: 0.382, 4.814%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.329%; route: 1.306, 65.671%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>992.007</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.592</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.599</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_4</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[1][2]_DFFRE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.010</td>
<td>1.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C42[3][A]</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_4/CLK</td>
</tr>
<tr>
<td>2.392</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R8C42[3][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pixel_tick_DFFCE_CE_4/Q</td>
</tr>
<tr>
<td>4.552</td>
<td>2.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C46[0][A]</td>
<td>down_LUT4_I0_I3_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I1_LUT4_F_I2_LUT3_F/I2</td>
</tr>
<tr>
<td>5.013</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C46[0][A]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_I3_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I1_LUT4_F_I2_LUT3_F/F</td>
</tr>
<tr>
<td>5.725</td>
<td>0.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C47[2][B]</td>
<td>down_LUT4_I0_I3_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I1_LUT4_F/I2</td>
</tr>
<tr>
<td>6.251</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C47[2][B]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_I3_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I1_LUT4_F/F</td>
</tr>
<tr>
<td>6.251</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C47[2][A]</td>
<td>down_LUT4_I0_I3_MUX2_LUT6_S0_I1_MUX2_LUT5_O/I1</td>
</tr>
<tr>
<td>6.387</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C47[2][A]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_I3_MUX2_LUT6_S0_I1_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>6.387</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C47[2][B]</td>
<td>down_LUT4_I0_I3_MUX2_LUT6_S0/I1</td>
</tr>
<tr>
<td>6.473</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R12C47[2][B]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_I3_MUX2_LUT6_S0/O</td>
</tr>
<tr>
<td>7.735</td>
<td>1.261</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C42[1][B]</td>
<td>down_LUT4_I0_I3_MUX2_LUT6_S0_O_MUX2_LUT7_S0/S0</td>
</tr>
<tr>
<td>7.987</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C42[1][B]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_I3_MUX2_LUT6_S0_O_MUX2_LUT7_S0/O</td>
</tr>
<tr>
<td>7.987</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C42[3][B]</td>
<td>down_LUT4_I0_I3_MUX2_LUT6_S0_O_MUX2_LUT7_S0_O_MUX2_LUT8_I1/I1</td>
</tr>
<tr>
<td>8.073</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R14C42[3][B]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_I3_MUX2_LUT6_S0_O_MUX2_LUT7_S0_O_MUX2_LUT8_I1/O</td>
</tr>
<tr>
<td>8.926</td>
<td>0.853</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C45[0][B]</td>
<td>vectOut[1][2]_DFFRE_Q_RESET_LUT3_F/I2</td>
</tr>
<tr>
<td>9.452</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C45[0][B]</td>
<td style=" background: #97FFFF;">vectOut[1][2]_DFFRE_Q_RESET_LUT3_F/F</td>
</tr>
<tr>
<td>9.592</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C45[2][A]</td>
<td style=" font-weight:bold;">vectOut[1][2]_DFFRE_Q/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1002.007</td>
<td>1.324</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C45[2][A]</td>
<td>vectOut[1][2]_DFFRE_Q/CLK</td>
</tr>
<tr>
<td>1001.972</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[1][2]_DFFRE_Q</td>
</tr>
<tr>
<td>1001.599</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C45[2][A]</td>
<td>vectOut[1][2]_DFFRE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.961%; route: 1.327, 66.040%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.075, 27.366%; route: 5.125, 67.590%; tC2Q: 0.382, 5.045%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.008%; route: 1.324, 65.992%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>992.682</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.017</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.698</td>
</tr>
<tr>
<td class="label">From</td>
<td>p_tick_LUT3_F_I1_MUX2_LUT5_S0_I0_LUT3_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT4_I2_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.007</td>
<td>1.324</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C46[0][B]</td>
<td>p_tick_LUT3_F_I1_MUX2_LUT5_S0_I0_LUT3_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>2.389</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>15</td>
<td>R11C46[0][B]</td>
<td style=" font-weight:bold;">p_tick_LUT3_F_I1_MUX2_LUT5_S0_I0_LUT3_F_I0_DFFCE_Q/Q</td>
</tr>
<tr>
<td>4.213</td>
<td>1.824</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C44[2][B]</td>
<td>u_pong_pt1.pg.refresh_tick_LUT4_F_I2_MUX2_LUT5_O_I1_LUT4_F/I0</td>
</tr>
<tr>
<td>4.729</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C44[2][B]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.refresh_tick_LUT4_F_I2_MUX2_LUT5_O_I1_LUT4_F/F</td>
</tr>
<tr>
<td>4.729</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C44[2][A]</td>
<td>u_pong_pt1.pg.refresh_tick_LUT4_F_I2_MUX2_LUT5_O/I1</td>
</tr>
<tr>
<td>4.866</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C44[2][A]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.refresh_tick_LUT4_F_I2_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>5.193</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[0][B]</td>
<td>u_pong_pt1.pg.refresh_tick_LUT4_F/I2</td>
</tr>
<tr>
<td>5.709</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R11C44[0][B]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.refresh_tick_LUT4_F/F</td>
</tr>
<tr>
<td>9.017</td>
<td>3.308</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C48[0][B]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT4_I2_F_DFFCE_D/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.010</td>
<td>1.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C48[0][B]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT4_I2_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.698</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C48[0][B]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT4_I2_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.008%; route: 1.324, 65.992%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.169, 16.673%; route: 5.459, 77.871%; tC2Q: 0.382, 5.456%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.961%; route: 1.327, 66.040%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>992.682</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.017</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.698</td>
</tr>
<tr>
<td class="label">From</td>
<td>p_tick_LUT3_F_I1_MUX2_LUT5_S0_I0_LUT3_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT3_I2_F_LUT4_I3_F_MUX2_LUT5_I0_O_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.007</td>
<td>1.324</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C46[0][B]</td>
<td>p_tick_LUT3_F_I1_MUX2_LUT5_S0_I0_LUT3_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>2.389</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>15</td>
<td>R11C46[0][B]</td>
<td style=" font-weight:bold;">p_tick_LUT3_F_I1_MUX2_LUT5_S0_I0_LUT3_F_I0_DFFCE_Q/Q</td>
</tr>
<tr>
<td>4.213</td>
<td>1.824</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C44[2][B]</td>
<td>u_pong_pt1.pg.refresh_tick_LUT4_F_I2_MUX2_LUT5_O_I1_LUT4_F/I0</td>
</tr>
<tr>
<td>4.729</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C44[2][B]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.refresh_tick_LUT4_F_I2_MUX2_LUT5_O_I1_LUT4_F/F</td>
</tr>
<tr>
<td>4.729</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C44[2][A]</td>
<td>u_pong_pt1.pg.refresh_tick_LUT4_F_I2_MUX2_LUT5_O/I1</td>
</tr>
<tr>
<td>4.866</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C44[2][A]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.refresh_tick_LUT4_F_I2_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>5.193</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[0][B]</td>
<td>u_pong_pt1.pg.refresh_tick_LUT4_F/I2</td>
</tr>
<tr>
<td>5.709</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R11C44[0][B]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.refresh_tick_LUT4_F/F</td>
</tr>
<tr>
<td>9.017</td>
<td>3.308</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C48[1][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT3_I2_F_LUT4_I3_F_MUX2_LUT5_I0_O_DFFCE_D/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.010</td>
<td>1.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C48[1][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT3_I2_F_LUT4_I3_F_MUX2_LUT5_I0_O_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.698</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C48[1][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT3_I2_F_LUT4_I3_F_MUX2_LUT5_I0_O_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.008%; route: 1.324, 65.992%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.169, 16.673%; route: 5.459, 77.871%; tC2Q: 0.382, 5.456%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.961%; route: 1.327, 66.040%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>992.689</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.017</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.706</td>
</tr>
<tr>
<td class="label">From</td>
<td>p_tick_LUT3_F_I1_MUX2_LUT5_S0_I0_LUT3_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT3_I2_F_LUT4_I3_1_F_LUT4_I3_F_MUX2_LUT5_I0_O_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.007</td>
<td>1.324</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C46[0][B]</td>
<td>p_tick_LUT3_F_I1_MUX2_LUT5_S0_I0_LUT3_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>2.389</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>15</td>
<td>R11C46[0][B]</td>
<td style=" font-weight:bold;">p_tick_LUT3_F_I1_MUX2_LUT5_S0_I0_LUT3_F_I0_DFFCE_Q/Q</td>
</tr>
<tr>
<td>4.213</td>
<td>1.824</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C44[2][B]</td>
<td>u_pong_pt1.pg.refresh_tick_LUT4_F_I2_MUX2_LUT5_O_I1_LUT4_F/I0</td>
</tr>
<tr>
<td>4.729</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C44[2][B]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.refresh_tick_LUT4_F_I2_MUX2_LUT5_O_I1_LUT4_F/F</td>
</tr>
<tr>
<td>4.729</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C44[2][A]</td>
<td>u_pong_pt1.pg.refresh_tick_LUT4_F_I2_MUX2_LUT5_O/I1</td>
</tr>
<tr>
<td>4.866</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C44[2][A]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.refresh_tick_LUT4_F_I2_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>5.193</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[0][B]</td>
<td>u_pong_pt1.pg.refresh_tick_LUT4_F/I2</td>
</tr>
<tr>
<td>5.709</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R11C44[0][B]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.refresh_tick_LUT4_F/F</td>
</tr>
<tr>
<td>9.017</td>
<td>3.308</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C48[1][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT3_I2_F_LUT4_I3_1_F_LUT4_I3_F_MUX2_LUT5_I0_O_DFFCE_D/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.017</td>
<td>1.334</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C48[1][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT3_I2_F_LUT4_I3_1_F_LUT4_I3_F_MUX2_LUT5_I0_O_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.706</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C48[1][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT3_I2_F_LUT4_I3_1_F_LUT4_I3_F_MUX2_LUT5_I0_O_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.008%; route: 1.324, 65.992%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.169, 16.673%; route: 5.459, 77.871%; tC2Q: 0.382, 5.456%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.839%; route: 1.334, 66.161%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>992.689</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.017</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.706</td>
</tr>
<tr>
<td class="label">From</td>
<td>p_tick_LUT3_F_I1_MUX2_LUT5_S0_I0_LUT3_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT3_I2_F_LUT4_I3_1_F_LUT4_I3_1_F_MUX2_LUT5_S0_O_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.007</td>
<td>1.324</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C46[0][B]</td>
<td>p_tick_LUT3_F_I1_MUX2_LUT5_S0_I0_LUT3_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>2.389</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>15</td>
<td>R11C46[0][B]</td>
<td style=" font-weight:bold;">p_tick_LUT3_F_I1_MUX2_LUT5_S0_I0_LUT3_F_I0_DFFCE_Q/Q</td>
</tr>
<tr>
<td>4.213</td>
<td>1.824</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C44[2][B]</td>
<td>u_pong_pt1.pg.refresh_tick_LUT4_F_I2_MUX2_LUT5_O_I1_LUT4_F/I0</td>
</tr>
<tr>
<td>4.729</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C44[2][B]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.refresh_tick_LUT4_F_I2_MUX2_LUT5_O_I1_LUT4_F/F</td>
</tr>
<tr>
<td>4.729</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C44[2][A]</td>
<td>u_pong_pt1.pg.refresh_tick_LUT4_F_I2_MUX2_LUT5_O/I1</td>
</tr>
<tr>
<td>4.866</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C44[2][A]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.refresh_tick_LUT4_F_I2_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>5.193</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[0][B]</td>
<td>u_pong_pt1.pg.refresh_tick_LUT4_F/I2</td>
</tr>
<tr>
<td>5.709</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R11C44[0][B]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.refresh_tick_LUT4_F/F</td>
</tr>
<tr>
<td>9.017</td>
<td>3.308</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C48[3][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT3_I2_F_LUT4_I3_1_F_LUT4_I3_1_F_MUX2_LUT5_S0_O_DFFCE_D/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.017</td>
<td>1.334</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C48[3][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT3_I2_F_LUT4_I3_1_F_LUT4_I3_1_F_MUX2_LUT5_S0_O_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.706</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C48[3][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT3_I2_F_LUT4_I3_1_F_LUT4_I3_1_F_MUX2_LUT5_S0_O_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.008%; route: 1.324, 65.992%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.169, 16.673%; route: 5.459, 77.871%; tC2Q: 0.382, 5.456%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.839%; route: 1.334, 66.161%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>992.689</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.017</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.706</td>
</tr>
<tr>
<td class="label">From</td>
<td>p_tick_LUT3_F_I1_MUX2_LUT5_S0_I0_LUT3_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT3_I2_F_LUT4_I3_1_F_LUT4_I3_1_F_LUT4_I3_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.007</td>
<td>1.324</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C46[0][B]</td>
<td>p_tick_LUT3_F_I1_MUX2_LUT5_S0_I0_LUT3_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>2.389</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>15</td>
<td>R11C46[0][B]</td>
<td style=" font-weight:bold;">p_tick_LUT3_F_I1_MUX2_LUT5_S0_I0_LUT3_F_I0_DFFCE_Q/Q</td>
</tr>
<tr>
<td>4.213</td>
<td>1.824</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C44[2][B]</td>
<td>u_pong_pt1.pg.refresh_tick_LUT4_F_I2_MUX2_LUT5_O_I1_LUT4_F/I0</td>
</tr>
<tr>
<td>4.729</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C44[2][B]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.refresh_tick_LUT4_F_I2_MUX2_LUT5_O_I1_LUT4_F/F</td>
</tr>
<tr>
<td>4.729</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C44[2][A]</td>
<td>u_pong_pt1.pg.refresh_tick_LUT4_F_I2_MUX2_LUT5_O/I1</td>
</tr>
<tr>
<td>4.866</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C44[2][A]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.refresh_tick_LUT4_F_I2_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>5.193</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[0][B]</td>
<td>u_pong_pt1.pg.refresh_tick_LUT4_F/I2</td>
</tr>
<tr>
<td>5.709</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R11C44[0][B]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.refresh_tick_LUT4_F/F</td>
</tr>
<tr>
<td>9.017</td>
<td>3.308</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C48[0][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT3_I2_F_LUT4_I3_1_F_LUT4_I3_1_F_LUT4_I3_F_DFFCE_D/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.017</td>
<td>1.334</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C48[0][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT3_I2_F_LUT4_I3_1_F_LUT4_I3_1_F_LUT4_I3_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.706</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C48[0][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT3_I2_F_LUT4_I3_1_F_LUT4_I3_1_F_LUT4_I3_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.008%; route: 1.324, 65.992%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.169, 16.673%; route: 5.459, 77.871%; tC2Q: 0.382, 5.456%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.839%; route: 1.334, 66.161%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>992.744</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.936</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.680</td>
</tr>
<tr>
<td class="label">From</td>
<td>p_tick_LUT3_F_I1_MUX2_LUT5_S0_I0_LUT3_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_I3_MUX2_LUT5_O_S0_LUT4_I3_1_F_LUT4_I3_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.007</td>
<td>1.324</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C46[0][B]</td>
<td>p_tick_LUT3_F_I1_MUX2_LUT5_S0_I0_LUT3_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>2.389</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>15</td>
<td>R11C46[0][B]</td>
<td style=" font-weight:bold;">p_tick_LUT3_F_I1_MUX2_LUT5_S0_I0_LUT3_F_I0_DFFCE_Q/Q</td>
</tr>
<tr>
<td>4.213</td>
<td>1.824</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C44[2][B]</td>
<td>u_pong_pt1.pg.refresh_tick_LUT4_F_I2_MUX2_LUT5_O_I1_LUT4_F/I0</td>
</tr>
<tr>
<td>4.729</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C44[2][B]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.refresh_tick_LUT4_F_I2_MUX2_LUT5_O_I1_LUT4_F/F</td>
</tr>
<tr>
<td>4.729</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C44[2][A]</td>
<td>u_pong_pt1.pg.refresh_tick_LUT4_F_I2_MUX2_LUT5_O/I1</td>
</tr>
<tr>
<td>4.866</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C44[2][A]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.refresh_tick_LUT4_F_I2_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>5.193</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[0][B]</td>
<td>u_pong_pt1.pg.refresh_tick_LUT4_F/I2</td>
</tr>
<tr>
<td>5.709</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R11C44[0][B]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.refresh_tick_LUT4_F/F</td>
</tr>
<tr>
<td>8.936</td>
<td>3.226</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C48[1][B]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_I3_MUX2_LUT5_O_S0_LUT4_I3_1_F_LUT4_I3_F_DFFCE_D/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.991</td>
<td>1.309</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C48[1][B]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_I3_MUX2_LUT5_O_S0_LUT4_I3_1_F_LUT4_I3_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.680</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C48[1][B]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_I3_MUX2_LUT5_O_S0_LUT4_I3_1_F_LUT4_I3_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.008%; route: 1.324, 65.992%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.169, 16.868%; route: 5.378, 77.611%; tC2Q: 0.382, 5.520%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.275%; route: 1.309, 65.725%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>992.744</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.936</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.680</td>
</tr>
<tr>
<td class="label">From</td>
<td>p_tick_LUT3_F_I1_MUX2_LUT5_S0_I0_LUT3_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_I3_MUX2_LUT5_O_S0_LUT4_I3_1_F_LUT3_I2_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.007</td>
<td>1.324</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C46[0][B]</td>
<td>p_tick_LUT3_F_I1_MUX2_LUT5_S0_I0_LUT3_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>2.389</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>15</td>
<td>R11C46[0][B]</td>
<td style=" font-weight:bold;">p_tick_LUT3_F_I1_MUX2_LUT5_S0_I0_LUT3_F_I0_DFFCE_Q/Q</td>
</tr>
<tr>
<td>4.213</td>
<td>1.824</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C44[2][B]</td>
<td>u_pong_pt1.pg.refresh_tick_LUT4_F_I2_MUX2_LUT5_O_I1_LUT4_F/I0</td>
</tr>
<tr>
<td>4.729</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C44[2][B]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.refresh_tick_LUT4_F_I2_MUX2_LUT5_O_I1_LUT4_F/F</td>
</tr>
<tr>
<td>4.729</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C44[2][A]</td>
<td>u_pong_pt1.pg.refresh_tick_LUT4_F_I2_MUX2_LUT5_O/I1</td>
</tr>
<tr>
<td>4.866</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C44[2][A]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.refresh_tick_LUT4_F_I2_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>5.193</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[0][B]</td>
<td>u_pong_pt1.pg.refresh_tick_LUT4_F/I2</td>
</tr>
<tr>
<td>5.709</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R11C44[0][B]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.refresh_tick_LUT4_F/F</td>
</tr>
<tr>
<td>8.936</td>
<td>3.226</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C48[1][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_I3_MUX2_LUT5_O_S0_LUT4_I3_1_F_LUT3_I2_F_DFFCE_D/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.991</td>
<td>1.309</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C48[1][A]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_I3_MUX2_LUT5_O_S0_LUT4_I3_1_F_LUT3_I2_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.680</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C48[1][A]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_I3_MUX2_LUT5_O_S0_LUT4_I3_1_F_LUT3_I2_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.008%; route: 1.324, 65.992%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.169, 16.868%; route: 5.378, 77.611%; tC2Q: 0.382, 5.520%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.275%; route: 1.309, 65.725%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>992.744</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.936</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.680</td>
</tr>
<tr>
<td class="label">From</td>
<td>p_tick_LUT3_F_I1_MUX2_LUT5_S0_I0_LUT3_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.007</td>
<td>1.324</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C46[0][B]</td>
<td>p_tick_LUT3_F_I1_MUX2_LUT5_S0_I0_LUT3_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>2.389</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>15</td>
<td>R11C46[0][B]</td>
<td style=" font-weight:bold;">p_tick_LUT3_F_I1_MUX2_LUT5_S0_I0_LUT3_F_I0_DFFCE_Q/Q</td>
</tr>
<tr>
<td>4.213</td>
<td>1.824</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C44[2][B]</td>
<td>u_pong_pt1.pg.refresh_tick_LUT4_F_I2_MUX2_LUT5_O_I1_LUT4_F/I0</td>
</tr>
<tr>
<td>4.729</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C44[2][B]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.refresh_tick_LUT4_F_I2_MUX2_LUT5_O_I1_LUT4_F/F</td>
</tr>
<tr>
<td>4.729</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C44[2][A]</td>
<td>u_pong_pt1.pg.refresh_tick_LUT4_F_I2_MUX2_LUT5_O/I1</td>
</tr>
<tr>
<td>4.866</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C44[2][A]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.refresh_tick_LUT4_F_I2_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>5.193</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[0][B]</td>
<td>u_pong_pt1.pg.refresh_tick_LUT4_F/I2</td>
</tr>
<tr>
<td>5.709</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R11C44[0][B]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.refresh_tick_LUT4_F/F</td>
</tr>
<tr>
<td>8.936</td>
<td>3.226</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C48[0][B]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_F_DFFCE_D/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.991</td>
<td>1.309</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C48[0][B]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.680</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C48[0][B]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.008%; route: 1.324, 65.992%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.169, 16.868%; route: 5.378, 77.611%; tC2Q: 0.382, 5.520%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.275%; route: 1.309, 65.725%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>992.767</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.921</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.688</td>
</tr>
<tr>
<td class="label">From</td>
<td>up_LUT3_I0_F_MUX2_LUT5_S0_O_DFFCE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_LUT4_I1_I2_LUT4_F_I2_LUT2_I1_F_LUT3_I1_F_LUT4_I2_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.987</td>
<td>1.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C45[3][A]</td>
<td>up_LUT3_I0_F_MUX2_LUT5_S0_O_DFFCE_D/CLK</td>
</tr>
<tr>
<td>2.369</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>34</td>
<td>R13C45[3][A]</td>
<td style=" font-weight:bold;">up_LUT3_I0_F_MUX2_LUT5_S0_O_DFFCE_D/Q</td>
</tr>
<tr>
<td>4.196</td>
<td>1.826</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C46[0][B]</td>
<td>down_LUT4_I0_I3_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F/I3</td>
</tr>
<tr>
<td>4.458</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C46[0][B]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_I3_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F/F</td>
</tr>
<tr>
<td>4.458</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C46[0][A]</td>
<td>down_LUT4_I0_I3_MUX2_LUT6_O_I1_MUX2_LUT5_O/I1</td>
</tr>
<tr>
<td>4.594</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C46[0][A]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_I3_MUX2_LUT6_O_I1_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>4.594</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C46[0][B]</td>
<td>down_LUT4_I0_I3_MUX2_LUT6_O/I1</td>
</tr>
<tr>
<td>4.681</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R15C46[0][B]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_I3_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>5.963</td>
<td>1.283</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C50[1][A]</td>
<td>down_LUT4_I0_1/I3</td>
</tr>
<tr>
<td>6.226</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C50[1][A]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_1/F</td>
</tr>
<tr>
<td>6.226</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C50[1][A]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1/I0</td>
</tr>
<tr>
<td>6.362</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C50[1][A]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_F_MUX2_LUT5_I1/O</td>
</tr>
<tr>
<td>7.451</td>
<td>1.089</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C45[0][B]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_LUT4_I1/I1</td>
</tr>
<tr>
<td>7.977</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R13C45[0][B]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_F_MUX2_LUT5_I1_O_LUT4_I1/F</td>
</tr>
<tr>
<td>8.921</td>
<td>0.944</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C49[1][A]</td>
<td style=" font-weight:bold;">down_LUT4_I0_F_MUX2_LUT5_I1_O_LUT4_I1_I2_LUT4_F_I2_LUT2_I1_F_LUT3_I1_F_LUT4_I2_F_DFFCE_D/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.999</td>
<td>1.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C49[1][A]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_LUT4_I1_I2_LUT4_F_I2_LUT2_I1_F_LUT3_I1_F_LUT4_I2_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.688</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C49[1][A]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_LUT4_I1_I2_LUT4_F_I2_LUT2_I1_F_LUT3_I1_F_LUT4_I2_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.012</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.350%; route: 1.304, 65.650%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.410, 20.335%; route: 5.141, 74.148%; tC2Q: 0.382, 5.516%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.146%; route: 1.316, 65.854%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>992.767</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.921</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.688</td>
</tr>
<tr>
<td class="label">From</td>
<td>up_LUT3_I0_F_MUX2_LUT5_S0_O_DFFCE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_LUT4_I1_I2_LUT4_F_I2_LUT2_I1_F_LUT3_I1_F_LUT3_I1_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.987</td>
<td>1.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C45[3][A]</td>
<td>up_LUT3_I0_F_MUX2_LUT5_S0_O_DFFCE_D/CLK</td>
</tr>
<tr>
<td>2.369</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>34</td>
<td>R13C45[3][A]</td>
<td style=" font-weight:bold;">up_LUT3_I0_F_MUX2_LUT5_S0_O_DFFCE_D/Q</td>
</tr>
<tr>
<td>4.196</td>
<td>1.826</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C46[0][B]</td>
<td>down_LUT4_I0_I3_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F/I3</td>
</tr>
<tr>
<td>4.458</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C46[0][B]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_I3_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F/F</td>
</tr>
<tr>
<td>4.458</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C46[0][A]</td>
<td>down_LUT4_I0_I3_MUX2_LUT6_O_I1_MUX2_LUT5_O/I1</td>
</tr>
<tr>
<td>4.594</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C46[0][A]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_I3_MUX2_LUT6_O_I1_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>4.594</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C46[0][B]</td>
<td>down_LUT4_I0_I3_MUX2_LUT6_O/I1</td>
</tr>
<tr>
<td>4.681</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R15C46[0][B]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_I3_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>5.963</td>
<td>1.283</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C50[1][A]</td>
<td>down_LUT4_I0_1/I3</td>
</tr>
<tr>
<td>6.226</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C50[1][A]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_1/F</td>
</tr>
<tr>
<td>6.226</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C50[1][A]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1/I0</td>
</tr>
<tr>
<td>6.362</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C50[1][A]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_F_MUX2_LUT5_I1/O</td>
</tr>
<tr>
<td>7.451</td>
<td>1.089</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C45[0][B]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_LUT4_I1/I1</td>
</tr>
<tr>
<td>7.977</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R13C45[0][B]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_F_MUX2_LUT5_I1_O_LUT4_I1/F</td>
</tr>
<tr>
<td>8.921</td>
<td>0.944</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C49[0][A]</td>
<td style=" font-weight:bold;">down_LUT4_I0_F_MUX2_LUT5_I1_O_LUT4_I1_I2_LUT4_F_I2_LUT2_I1_F_LUT3_I1_F_LUT3_I1_F_DFFCE_D/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.999</td>
<td>1.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C49[0][A]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_LUT4_I1_I2_LUT4_F_I2_LUT2_I1_F_LUT3_I1_F_LUT3_I1_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.688</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C49[0][A]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_LUT4_I1_I2_LUT4_F_I2_LUT2_I1_F_LUT3_I1_F_LUT3_I1_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.012</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.350%; route: 1.304, 65.650%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.410, 20.335%; route: 5.141, 74.148%; tC2Q: 0.382, 5.516%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.146%; route: 1.316, 65.854%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>992.813</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.849</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.663</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.refresh_tick_LUT4_F_I2_MUX2_LUT5_O_S0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.017</td>
<td>1.334</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C42[0][A]</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_3/CLK</td>
</tr>
<tr>
<td>2.399</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R7C42[0][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pixel_tick_DFFCE_CE_3/Q</td>
</tr>
<tr>
<td>3.152</td>
<td>0.752</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[1][B]</td>
<td>u_pong_pt1.pg.refresh_tick_LUT4_F_I3_LUT4_F_I3_LUT2_F/I1</td>
</tr>
<tr>
<td>3.668</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R11C42[1][B]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.refresh_tick_LUT4_F_I3_LUT4_F_I3_LUT2_F/F</td>
</tr>
<tr>
<td>4.137</td>
<td>0.469</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C43[2][A]</td>
<td>u_pong_pt1.pg.refresh_tick_LUT4_F_I3_LUT4_F_I3_LUT3_I2/I2</td>
</tr>
<tr>
<td>4.598</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C43[2][A]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.refresh_tick_LUT4_F_I3_LUT4_F_I3_LUT3_I2/F</td>
</tr>
<tr>
<td>5.523</td>
<td>0.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C42[1][A]</td>
<td>hsync_LUT4_F_I1_LUT4_I2_I3_LUT3_I2/I2</td>
</tr>
<tr>
<td>5.984</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C42[1][A]</td>
<td style=" background: #97FFFF;">hsync_LUT4_F_I1_LUT4_I2_I3_LUT3_I2/F</td>
</tr>
<tr>
<td>5.987</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C42[0][B]</td>
<td>hsync_LUT4_F_I1_LUT4_I2_I3_LUT3_I2_F_LUT4_I3/I3</td>
</tr>
<tr>
<td>6.249</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R8C42[0][B]</td>
<td style=" background: #97FFFF;">hsync_LUT4_F_I1_LUT4_I2_I3_LUT3_I2_F_LUT4_I3/F</td>
</tr>
<tr>
<td>7.194</td>
<td>0.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[3][B]</td>
<td>hsync_LUT4_F_I1_LUT4_I2_I3_LUT3_I2_F_LUT4_I3_F_LUT2_I1_1/I1</td>
</tr>
<tr>
<td>7.716</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R11C44[3][B]</td>
<td style=" background: #97FFFF;">hsync_LUT4_F_I1_LUT4_I2_I3_LUT3_I2_F_LUT4_I3_F_LUT2_I1_1/F</td>
</tr>
<tr>
<td>8.849</td>
<td>1.134</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C47[0][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.refresh_tick_LUT4_F_I2_MUX2_LUT5_O_S0_DFFCE_Q/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.974</td>
<td>1.292</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C47[0][A]</td>
<td>u_pong_pt1.pg.refresh_tick_LUT4_F_I2_MUX2_LUT5_O_S0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1001.663</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C47[0][A]</td>
<td>u_pong_pt1.pg.refresh_tick_LUT4_F_I2_MUX2_LUT5_O_S0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.043</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.839%; route: 1.334, 66.161%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.222, 32.528%; route: 4.227, 61.873%; tC2Q: 0.382, 5.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.573%; route: 1.292, 65.427%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>992.813</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.849</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.663</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>p_tick_LUT3_F_I1_MUX2_LUT5_S0_O_MUX2_LUT5_S0_1_O_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.017</td>
<td>1.334</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C42[0][A]</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_3/CLK</td>
</tr>
<tr>
<td>2.399</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R7C42[0][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pixel_tick_DFFCE_CE_3/Q</td>
</tr>
<tr>
<td>3.152</td>
<td>0.752</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[1][B]</td>
<td>u_pong_pt1.pg.refresh_tick_LUT4_F_I3_LUT4_F_I3_LUT2_F/I1</td>
</tr>
<tr>
<td>3.668</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R11C42[1][B]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.refresh_tick_LUT4_F_I3_LUT4_F_I3_LUT2_F/F</td>
</tr>
<tr>
<td>4.137</td>
<td>0.469</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C43[2][A]</td>
<td>u_pong_pt1.pg.refresh_tick_LUT4_F_I3_LUT4_F_I3_LUT3_I2/I2</td>
</tr>
<tr>
<td>4.598</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C43[2][A]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.refresh_tick_LUT4_F_I3_LUT4_F_I3_LUT3_I2/F</td>
</tr>
<tr>
<td>5.523</td>
<td>0.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C42[1][A]</td>
<td>hsync_LUT4_F_I1_LUT4_I2_I3_LUT3_I2/I2</td>
</tr>
<tr>
<td>5.984</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C42[1][A]</td>
<td style=" background: #97FFFF;">hsync_LUT4_F_I1_LUT4_I2_I3_LUT3_I2/F</td>
</tr>
<tr>
<td>5.987</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C42[0][B]</td>
<td>hsync_LUT4_F_I1_LUT4_I2_I3_LUT3_I2_F_LUT4_I3/I3</td>
</tr>
<tr>
<td>6.249</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R8C42[0][B]</td>
<td style=" background: #97FFFF;">hsync_LUT4_F_I1_LUT4_I2_I3_LUT3_I2_F_LUT4_I3/F</td>
</tr>
<tr>
<td>7.194</td>
<td>0.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[3][B]</td>
<td>hsync_LUT4_F_I1_LUT4_I2_I3_LUT3_I2_F_LUT4_I3_F_LUT2_I1_1/I1</td>
</tr>
<tr>
<td>7.716</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R11C44[3][B]</td>
<td style=" background: #97FFFF;">hsync_LUT4_F_I1_LUT4_I2_I3_LUT3_I2_F_LUT4_I3_F_LUT2_I1_1/F</td>
</tr>
<tr>
<td>8.849</td>
<td>1.134</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C47[3][A]</td>
<td style=" font-weight:bold;">p_tick_LUT3_F_I1_MUX2_LUT5_S0_O_MUX2_LUT5_S0_1_O_DFFCE_D/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.974</td>
<td>1.292</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C47[3][A]</td>
<td>p_tick_LUT3_F_I1_MUX2_LUT5_S0_O_MUX2_LUT5_S0_1_O_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.663</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C47[3][A]</td>
<td>p_tick_LUT3_F_I1_MUX2_LUT5_S0_O_MUX2_LUT5_S0_1_O_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.043</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.839%; route: 1.334, 66.161%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.222, 32.528%; route: 4.227, 61.873%; tC2Q: 0.382, 5.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.573%; route: 1.292, 65.427%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>992.813</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.849</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.663</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>p_tick_LUT3_F_I1_MUX2_LUT5_S0_O_LUT4_I3_1_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.017</td>
<td>1.334</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C42[0][A]</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_3/CLK</td>
</tr>
<tr>
<td>2.399</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R7C42[0][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pixel_tick_DFFCE_CE_3/Q</td>
</tr>
<tr>
<td>3.152</td>
<td>0.752</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[1][B]</td>
<td>u_pong_pt1.pg.refresh_tick_LUT4_F_I3_LUT4_F_I3_LUT2_F/I1</td>
</tr>
<tr>
<td>3.668</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R11C42[1][B]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.refresh_tick_LUT4_F_I3_LUT4_F_I3_LUT2_F/F</td>
</tr>
<tr>
<td>4.137</td>
<td>0.469</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C43[2][A]</td>
<td>u_pong_pt1.pg.refresh_tick_LUT4_F_I3_LUT4_F_I3_LUT3_I2/I2</td>
</tr>
<tr>
<td>4.598</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C43[2][A]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.refresh_tick_LUT4_F_I3_LUT4_F_I3_LUT3_I2/F</td>
</tr>
<tr>
<td>5.523</td>
<td>0.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C42[1][A]</td>
<td>hsync_LUT4_F_I1_LUT4_I2_I3_LUT3_I2/I2</td>
</tr>
<tr>
<td>5.984</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C42[1][A]</td>
<td style=" background: #97FFFF;">hsync_LUT4_F_I1_LUT4_I2_I3_LUT3_I2/F</td>
</tr>
<tr>
<td>5.987</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C42[0][B]</td>
<td>hsync_LUT4_F_I1_LUT4_I2_I3_LUT3_I2_F_LUT4_I3/I3</td>
</tr>
<tr>
<td>6.249</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R8C42[0][B]</td>
<td style=" background: #97FFFF;">hsync_LUT4_F_I1_LUT4_I2_I3_LUT3_I2_F_LUT4_I3/F</td>
</tr>
<tr>
<td>7.194</td>
<td>0.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[3][B]</td>
<td>hsync_LUT4_F_I1_LUT4_I2_I3_LUT3_I2_F_LUT4_I3_F_LUT2_I1_1/I1</td>
</tr>
<tr>
<td>7.716</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R11C44[3][B]</td>
<td style=" background: #97FFFF;">hsync_LUT4_F_I1_LUT4_I2_I3_LUT3_I2_F_LUT4_I3_F_LUT2_I1_1/F</td>
</tr>
<tr>
<td>8.849</td>
<td>1.134</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C47[1][A]</td>
<td style=" font-weight:bold;">p_tick_LUT3_F_I1_MUX2_LUT5_S0_O_LUT4_I3_1_F_DFFCE_D/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.974</td>
<td>1.292</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C47[1][A]</td>
<td>p_tick_LUT3_F_I1_MUX2_LUT5_S0_O_LUT4_I3_1_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.663</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C47[1][A]</td>
<td>p_tick_LUT3_F_I1_MUX2_LUT5_S0_O_LUT4_I3_1_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.043</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.839%; route: 1.334, 66.161%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.222, 32.528%; route: 4.227, 61.873%; tC2Q: 0.382, 5.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.573%; route: 1.292, 65.427%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>992.813</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.849</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.663</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>p_tick_LUT3_F_I1_MUX2_LUT5_S0_O_LUT3_I2_1_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.017</td>
<td>1.334</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C42[0][A]</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_3/CLK</td>
</tr>
<tr>
<td>2.399</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R7C42[0][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pixel_tick_DFFCE_CE_3/Q</td>
</tr>
<tr>
<td>3.152</td>
<td>0.752</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[1][B]</td>
<td>u_pong_pt1.pg.refresh_tick_LUT4_F_I3_LUT4_F_I3_LUT2_F/I1</td>
</tr>
<tr>
<td>3.668</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R11C42[1][B]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.refresh_tick_LUT4_F_I3_LUT4_F_I3_LUT2_F/F</td>
</tr>
<tr>
<td>4.137</td>
<td>0.469</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C43[2][A]</td>
<td>u_pong_pt1.pg.refresh_tick_LUT4_F_I3_LUT4_F_I3_LUT3_I2/I2</td>
</tr>
<tr>
<td>4.598</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C43[2][A]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.refresh_tick_LUT4_F_I3_LUT4_F_I3_LUT3_I2/F</td>
</tr>
<tr>
<td>5.523</td>
<td>0.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C42[1][A]</td>
<td>hsync_LUT4_F_I1_LUT4_I2_I3_LUT3_I2/I2</td>
</tr>
<tr>
<td>5.984</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C42[1][A]</td>
<td style=" background: #97FFFF;">hsync_LUT4_F_I1_LUT4_I2_I3_LUT3_I2/F</td>
</tr>
<tr>
<td>5.987</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C42[0][B]</td>
<td>hsync_LUT4_F_I1_LUT4_I2_I3_LUT3_I2_F_LUT4_I3/I3</td>
</tr>
<tr>
<td>6.249</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R8C42[0][B]</td>
<td style=" background: #97FFFF;">hsync_LUT4_F_I1_LUT4_I2_I3_LUT3_I2_F_LUT4_I3/F</td>
</tr>
<tr>
<td>7.194</td>
<td>0.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[3][B]</td>
<td>hsync_LUT4_F_I1_LUT4_I2_I3_LUT3_I2_F_LUT4_I3_F_LUT2_I1_1/I1</td>
</tr>
<tr>
<td>7.716</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R11C44[3][B]</td>
<td style=" background: #97FFFF;">hsync_LUT4_F_I1_LUT4_I2_I3_LUT3_I2_F_LUT4_I3_F_LUT2_I1_1/F</td>
</tr>
<tr>
<td>8.849</td>
<td>1.134</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C47[0][B]</td>
<td style=" font-weight:bold;">p_tick_LUT3_F_I1_MUX2_LUT5_S0_O_LUT3_I2_1_F_DFFCE_D/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.974</td>
<td>1.292</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C47[0][B]</td>
<td>p_tick_LUT3_F_I1_MUX2_LUT5_S0_O_LUT3_I2_1_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.663</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C47[0][B]</td>
<td>p_tick_LUT3_F_I1_MUX2_LUT5_S0_O_LUT3_I2_1_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.043</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.839%; route: 1.334, 66.161%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.222, 32.528%; route: 4.227, 61.873%; tC2Q: 0.382, 5.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.573%; route: 1.292, 65.427%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>992.813</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.849</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.663</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>p_tick_LUT3_F_I1_LUT4_F_I3_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.017</td>
<td>1.334</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C42[0][A]</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_3/CLK</td>
</tr>
<tr>
<td>2.399</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R7C42[0][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pixel_tick_DFFCE_CE_3/Q</td>
</tr>
<tr>
<td>3.152</td>
<td>0.752</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[1][B]</td>
<td>u_pong_pt1.pg.refresh_tick_LUT4_F_I3_LUT4_F_I3_LUT2_F/I1</td>
</tr>
<tr>
<td>3.668</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R11C42[1][B]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.refresh_tick_LUT4_F_I3_LUT4_F_I3_LUT2_F/F</td>
</tr>
<tr>
<td>4.137</td>
<td>0.469</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C43[2][A]</td>
<td>u_pong_pt1.pg.refresh_tick_LUT4_F_I3_LUT4_F_I3_LUT3_I2/I2</td>
</tr>
<tr>
<td>4.598</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C43[2][A]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.refresh_tick_LUT4_F_I3_LUT4_F_I3_LUT3_I2/F</td>
</tr>
<tr>
<td>5.523</td>
<td>0.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C42[1][A]</td>
<td>hsync_LUT4_F_I1_LUT4_I2_I3_LUT3_I2/I2</td>
</tr>
<tr>
<td>5.984</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C42[1][A]</td>
<td style=" background: #97FFFF;">hsync_LUT4_F_I1_LUT4_I2_I3_LUT3_I2/F</td>
</tr>
<tr>
<td>5.987</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C42[0][B]</td>
<td>hsync_LUT4_F_I1_LUT4_I2_I3_LUT3_I2_F_LUT4_I3/I3</td>
</tr>
<tr>
<td>6.249</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R8C42[0][B]</td>
<td style=" background: #97FFFF;">hsync_LUT4_F_I1_LUT4_I2_I3_LUT3_I2_F_LUT4_I3/F</td>
</tr>
<tr>
<td>7.194</td>
<td>0.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[3][B]</td>
<td>hsync_LUT4_F_I1_LUT4_I2_I3_LUT3_I2_F_LUT4_I3_F_LUT2_I1_1/I1</td>
</tr>
<tr>
<td>7.716</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R11C44[3][B]</td>
<td style=" background: #97FFFF;">hsync_LUT4_F_I1_LUT4_I2_I3_LUT3_I2_F_LUT4_I3_F_LUT2_I1_1/F</td>
</tr>
<tr>
<td>8.849</td>
<td>1.134</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C47[1][B]</td>
<td style=" font-weight:bold;">p_tick_LUT3_F_I1_LUT4_F_I3_DFFCE_Q/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.974</td>
<td>1.292</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C47[1][B]</td>
<td>p_tick_LUT3_F_I1_LUT4_F_I3_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1001.663</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C47[1][B]</td>
<td>p_tick_LUT3_F_I1_LUT4_F_I3_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.043</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.839%; route: 1.334, 66.161%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.222, 32.528%; route: 4.227, 61.873%; tC2Q: 0.382, 5.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.573%; route: 1.292, 65.427%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>992.862</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.789</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.651</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>p_tick_LUT3_F_I1_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.017</td>
<td>1.334</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C42[0][A]</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_3/CLK</td>
</tr>
<tr>
<td>2.399</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R7C42[0][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pixel_tick_DFFCE_CE_3/Q</td>
</tr>
<tr>
<td>3.152</td>
<td>0.752</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[1][B]</td>
<td>u_pong_pt1.pg.refresh_tick_LUT4_F_I3_LUT4_F_I3_LUT2_F/I1</td>
</tr>
<tr>
<td>3.668</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R11C42[1][B]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.refresh_tick_LUT4_F_I3_LUT4_F_I3_LUT2_F/F</td>
</tr>
<tr>
<td>4.137</td>
<td>0.469</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C43[2][A]</td>
<td>u_pong_pt1.pg.refresh_tick_LUT4_F_I3_LUT4_F_I3_LUT3_I2/I2</td>
</tr>
<tr>
<td>4.598</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C43[2][A]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.refresh_tick_LUT4_F_I3_LUT4_F_I3_LUT3_I2/F</td>
</tr>
<tr>
<td>5.523</td>
<td>0.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C42[1][A]</td>
<td>hsync_LUT4_F_I1_LUT4_I2_I3_LUT3_I2/I2</td>
</tr>
<tr>
<td>5.984</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C42[1][A]</td>
<td style=" background: #97FFFF;">hsync_LUT4_F_I1_LUT4_I2_I3_LUT3_I2/F</td>
</tr>
<tr>
<td>5.987</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C42[0][B]</td>
<td>hsync_LUT4_F_I1_LUT4_I2_I3_LUT3_I2_F_LUT4_I3/I3</td>
</tr>
<tr>
<td>6.249</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R8C42[0][B]</td>
<td style=" background: #97FFFF;">hsync_LUT4_F_I1_LUT4_I2_I3_LUT3_I2_F_LUT4_I3/F</td>
</tr>
<tr>
<td>7.194</td>
<td>0.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[3][B]</td>
<td>hsync_LUT4_F_I1_LUT4_I2_I3_LUT3_I2_F_LUT4_I3_F_LUT2_I1_1/I1</td>
</tr>
<tr>
<td>7.716</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R11C44[3][B]</td>
<td style=" background: #97FFFF;">hsync_LUT4_F_I1_LUT4_I2_I3_LUT3_I2_F_LUT4_I3_F_LUT2_I1_1/F</td>
</tr>
<tr>
<td>8.789</td>
<td>1.074</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C47[1][A]</td>
<td style=" font-weight:bold;">p_tick_LUT3_F_I1_LUT4_F_I0_DFFCE_Q/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.962</td>
<td>1.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C47[1][A]</td>
<td>p_tick_LUT3_F_I1_LUT4_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1001.651</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C47[1][A]</td>
<td>p_tick_LUT3_F_I1_LUT4_F_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.055</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.839%; route: 1.334, 66.161%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.222, 32.817%; route: 4.168, 61.536%; tC2Q: 0.382, 5.648%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.783%; route: 1.280, 65.217%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>992.874</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.817</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.691</td>
</tr>
<tr>
<td class="label">From</td>
<td>p_tick_LUT3_F_I1_MUX2_LUT5_S0_I0_LUT3_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT3_I2_F_LUT4_I2_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.007</td>
<td>1.324</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C46[0][B]</td>
<td>p_tick_LUT3_F_I1_MUX2_LUT5_S0_I0_LUT3_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>2.389</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>15</td>
<td>R11C46[0][B]</td>
<td style=" font-weight:bold;">p_tick_LUT3_F_I1_MUX2_LUT5_S0_I0_LUT3_F_I0_DFFCE_Q/Q</td>
</tr>
<tr>
<td>4.213</td>
<td>1.824</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C44[2][B]</td>
<td>u_pong_pt1.pg.refresh_tick_LUT4_F_I2_MUX2_LUT5_O_I1_LUT4_F/I0</td>
</tr>
<tr>
<td>4.729</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C44[2][B]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.refresh_tick_LUT4_F_I2_MUX2_LUT5_O_I1_LUT4_F/F</td>
</tr>
<tr>
<td>4.729</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C44[2][A]</td>
<td>u_pong_pt1.pg.refresh_tick_LUT4_F_I2_MUX2_LUT5_O/I1</td>
</tr>
<tr>
<td>4.866</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C44[2][A]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.refresh_tick_LUT4_F_I2_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>5.193</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[0][B]</td>
<td>u_pong_pt1.pg.refresh_tick_LUT4_F/I2</td>
</tr>
<tr>
<td>5.709</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R11C44[0][B]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.refresh_tick_LUT4_F/F</td>
</tr>
<tr>
<td>8.817</td>
<td>3.108</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C48[0][B]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT3_I2_F_LUT4_I2_F_DFFCE_D/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.003</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C48[0][B]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT3_I2_F_LUT4_I2_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.691</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C48[0][B]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT3_I2_F_LUT4_I2_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.008%; route: 1.324, 65.992%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.169, 17.162%; route: 5.259, 77.221%; tC2Q: 0.382, 5.617%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.082%; route: 1.320, 65.918%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>992.939</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.743</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.682</td>
</tr>
<tr>
<td class="label">From</td>
<td>p_tick_LUT3_F_I1_MUX2_LUT5_S0_I0_LUT3_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_I3_MUX2_LUT5_O_S0_LUT4_I3_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.007</td>
<td>1.324</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C46[0][B]</td>
<td>p_tick_LUT3_F_I1_MUX2_LUT5_S0_I0_LUT3_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>2.389</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>15</td>
<td>R11C46[0][B]</td>
<td style=" font-weight:bold;">p_tick_LUT3_F_I1_MUX2_LUT5_S0_I0_LUT3_F_I0_DFFCE_Q/Q</td>
</tr>
<tr>
<td>4.213</td>
<td>1.824</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C44[2][B]</td>
<td>u_pong_pt1.pg.refresh_tick_LUT4_F_I2_MUX2_LUT5_O_I1_LUT4_F/I0</td>
</tr>
<tr>
<td>4.729</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C44[2][B]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.refresh_tick_LUT4_F_I2_MUX2_LUT5_O_I1_LUT4_F/F</td>
</tr>
<tr>
<td>4.729</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C44[2][A]</td>
<td>u_pong_pt1.pg.refresh_tick_LUT4_F_I2_MUX2_LUT5_O/I1</td>
</tr>
<tr>
<td>4.866</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C44[2][A]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.refresh_tick_LUT4_F_I2_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>5.193</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[0][B]</td>
<td>u_pong_pt1.pg.refresh_tick_LUT4_F/I2</td>
</tr>
<tr>
<td>5.709</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R11C44[0][B]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.refresh_tick_LUT4_F/F</td>
</tr>
<tr>
<td>8.743</td>
<td>3.034</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C48[0][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_I3_MUX2_LUT5_O_S0_LUT4_I3_F_DFFCE_D/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.993</td>
<td>1.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C48[0][A]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_I3_MUX2_LUT5_O_S0_LUT4_I3_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.682</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C48[0][A]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_I3_MUX2_LUT5_O_S0_LUT4_I3_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.014</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.008%; route: 1.324, 65.992%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.169, 17.350%; route: 5.185, 76.972%; tC2Q: 0.382, 5.678%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.243%; route: 1.311, 65.757%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>992.939</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.743</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.682</td>
</tr>
<tr>
<td class="label">From</td>
<td>p_tick_LUT3_F_I1_MUX2_LUT5_S0_I0_LUT3_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_1_F_LUT4_I3_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.007</td>
<td>1.324</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C46[0][B]</td>
<td>p_tick_LUT3_F_I1_MUX2_LUT5_S0_I0_LUT3_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>2.389</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>15</td>
<td>R11C46[0][B]</td>
<td style=" font-weight:bold;">p_tick_LUT3_F_I1_MUX2_LUT5_S0_I0_LUT3_F_I0_DFFCE_Q/Q</td>
</tr>
<tr>
<td>4.213</td>
<td>1.824</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C44[2][B]</td>
<td>u_pong_pt1.pg.refresh_tick_LUT4_F_I2_MUX2_LUT5_O_I1_LUT4_F/I0</td>
</tr>
<tr>
<td>4.729</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C44[2][B]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.refresh_tick_LUT4_F_I2_MUX2_LUT5_O_I1_LUT4_F/F</td>
</tr>
<tr>
<td>4.729</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C44[2][A]</td>
<td>u_pong_pt1.pg.refresh_tick_LUT4_F_I2_MUX2_LUT5_O/I1</td>
</tr>
<tr>
<td>4.866</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C44[2][A]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.refresh_tick_LUT4_F_I2_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>5.193</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[0][B]</td>
<td>u_pong_pt1.pg.refresh_tick_LUT4_F/I2</td>
</tr>
<tr>
<td>5.709</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R11C44[0][B]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.refresh_tick_LUT4_F/F</td>
</tr>
<tr>
<td>8.743</td>
<td>3.034</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C48[1][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_1_F_LUT4_I3_F_DFFCE_D/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.993</td>
<td>1.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C48[1][A]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_1_F_LUT4_I3_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.682</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C48[1][A]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_1_F_LUT4_I3_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.014</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.008%; route: 1.324, 65.992%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.169, 17.350%; route: 5.185, 76.972%; tC2Q: 0.382, 5.678%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.243%; route: 1.311, 65.757%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>993.052</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.930</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.982</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_5</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[1][2]_DFFRE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.010</td>
<td>1.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C44[0][B]</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_5/CLK</td>
</tr>
<tr>
<td>2.392</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R8C44[0][B]</td>
<td style=" font-weight:bold;">u_pong_pt1.pixel_tick_DFFCE_CE_5/Q</td>
</tr>
<tr>
<td>4.966</td>
<td>2.574</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C51[0][A]</td>
<td>vectOut[1][2]_DFFRE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT6_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT5_O_S0_LUT2_F/I1</td>
</tr>
<tr>
<td>5.492</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C51[0][A]</td>
<td style=" background: #97FFFF;">vectOut[1][2]_DFFRE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT6_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT5_O_S0_LUT2_F/F</td>
</tr>
<tr>
<td>5.630</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C51[1][A]</td>
<td>vectOut[1][2]_DFFRE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT6_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>5.882</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R8C51[1][A]</td>
<td style=" background: #97FFFF;">vectOut[1][2]_DFFRE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT6_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>6.718</td>
<td>0.836</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C51[1][A]</td>
<td>vectOut[1][2]_DFFRE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT6_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>6.971</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C51[1][A]</td>
<td style=" background: #97FFFF;">vectOut[1][2]_DFFRE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT6_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>6.971</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C51[0][B]</td>
<td>vectOut[1][2]_DFFRE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT6_O_S0_MUX2_LUT6_O/I0</td>
</tr>
<tr>
<td>7.057</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C51[0][B]</td>
<td style=" background: #97FFFF;">vectOut[1][2]_DFFRE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT6_O_S0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>8.092</td>
<td>1.035</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C46[2][B]</td>
<td>vectOut[1][2]_DFFRE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT6_O/S0</td>
</tr>
<tr>
<td>8.345</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C46[2][B]</td>
<td style=" background: #97FFFF;">vectOut[1][2]_DFFRE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>8.675</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C45[2][A]</td>
<td>vectOut[1][2]_DFFRE_Q_D_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>8.927</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C45[2][A]</td>
<td style=" background: #97FFFF;">vectOut[1][2]_DFFRE_Q_D_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>8.930</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C45[2][A]</td>
<td style=" font-weight:bold;">vectOut[1][2]_DFFRE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1002.007</td>
<td>1.324</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C45[2][A]</td>
<td>vectOut[1][2]_DFFRE_Q/CLK</td>
</tr>
<tr>
<td>1001.972</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[1][2]_DFFRE_Q</td>
</tr>
<tr>
<td>1001.982</td>
<td>0.010</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C45[2][A]</td>
<td>vectOut[1][2]_DFFRE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.961%; route: 1.327, 66.040%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.622, 23.447%; route: 4.915, 71.026%; tC2Q: 0.382, 5.527%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.008%; route: 1.324, 65.992%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>993.076</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.624</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.701</td>
</tr>
<tr>
<td class="label">From</td>
<td>p_tick_LUT3_F_I1_MUX2_LUT5_S0_I0_LUT3_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_Q_LUT3_I0_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.007</td>
<td>1.324</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C46[0][B]</td>
<td>p_tick_LUT3_F_I1_MUX2_LUT5_S0_I0_LUT3_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>2.389</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>15</td>
<td>R11C46[0][B]</td>
<td style=" font-weight:bold;">p_tick_LUT3_F_I1_MUX2_LUT5_S0_I0_LUT3_F_I0_DFFCE_Q/Q</td>
</tr>
<tr>
<td>4.213</td>
<td>1.824</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C44[2][B]</td>
<td>u_pong_pt1.pg.refresh_tick_LUT4_F_I2_MUX2_LUT5_O_I1_LUT4_F/I0</td>
</tr>
<tr>
<td>4.729</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C44[2][B]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.refresh_tick_LUT4_F_I2_MUX2_LUT5_O_I1_LUT4_F/F</td>
</tr>
<tr>
<td>4.729</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C44[2][A]</td>
<td>u_pong_pt1.pg.refresh_tick_LUT4_F_I2_MUX2_LUT5_O/I1</td>
</tr>
<tr>
<td>4.866</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C44[2][A]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.refresh_tick_LUT4_F_I2_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>5.193</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[0][B]</td>
<td>u_pong_pt1.pg.refresh_tick_LUT4_F/I2</td>
</tr>
<tr>
<td>5.709</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R11C44[0][B]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.refresh_tick_LUT4_F/F</td>
</tr>
<tr>
<td>8.624</td>
<td>2.915</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C49[0][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_Q_LUT3_I0_F_DFFCE_D/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.012</td>
<td>1.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C49[0][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_Q_LUT3_I0_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.701</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C49[0][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_Q_LUT3_I0_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.008%; route: 1.324, 65.992%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.169, 17.662%; route: 5.066, 76.558%; tC2Q: 0.382, 5.780%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.924%; route: 1.329, 66.076%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.462</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.187</td>
</tr>
<tr>
<td class="label">From</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_LUT4_I1_I2_LUT4_F_I2_LUT2_I1_F_LUT3_I1_F_LUT4_I2_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_LUT4_I1_I2_LUT4_F_I2_LUT2_I1_F_LUT3_I1_F_LUT4_I2_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.162</td>
<td>0.487</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C49[1][A]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_LUT4_I1_I2_LUT4_F_I2_LUT2_I1_F_LUT3_I1_F_LUT4_I2_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.303</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R15C49[1][A]</td>
<td style=" font-weight:bold;">down_LUT4_I0_F_MUX2_LUT5_I1_O_LUT4_I1_I2_LUT4_F_I2_LUT2_I1_F_LUT3_I1_F_LUT4_I2_F_DFFCE_D/Q</td>
</tr>
<tr>
<td>1.309</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C49[1][A]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_LUT4_I1_I2_LUT4_F_I2_LUT2_I1_F_LUT3_I1_F_LUT4_I2/I0</td>
</tr>
<tr>
<td>1.462</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C49[1][A]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_F_MUX2_LUT5_I1_O_LUT4_I1_I2_LUT4_F_I2_LUT2_I1_F_LUT3_I1_F_LUT4_I2/F</td>
</tr>
<tr>
<td>1.462</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C49[1][A]</td>
<td style=" font-weight:bold;">down_LUT4_I0_F_MUX2_LUT5_I1_O_LUT4_I1_I2_LUT4_F_I2_LUT2_I1_F_LUT3_I1_F_LUT4_I2_F_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.162</td>
<td>0.487</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C49[1][A]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_LUT4_I1_I2_LUT4_F_I2_LUT2_I1_F_LUT3_I1_F_LUT4_I2_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.187</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C49[1][A]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_LUT4_I1_I2_LUT4_F_I2_LUT2_I1_F_LUT3_I1_F_LUT4_I2_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.108%; route: 0.487, 41.892%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.108%; route: 0.487, 41.892%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.462</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.187</td>
</tr>
<tr>
<td class="label">From</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_LUT4_I1_I2_LUT4_F_I2_LUT2_I1_F_LUT3_I1_F_LUT3_I1_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_LUT4_I1_I2_LUT4_F_I2_LUT2_I1_F_LUT3_I1_F_LUT3_I1_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.162</td>
<td>0.487</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C49[0][A]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_LUT4_I1_I2_LUT4_F_I2_LUT2_I1_F_LUT3_I1_F_LUT3_I1_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.303</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R15C49[0][A]</td>
<td style=" font-weight:bold;">down_LUT4_I0_F_MUX2_LUT5_I1_O_LUT4_I1_I2_LUT4_F_I2_LUT2_I1_F_LUT3_I1_F_LUT3_I1_F_DFFCE_D/Q</td>
</tr>
<tr>
<td>1.309</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C49[0][A]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_LUT4_I1_I2_LUT4_F_I2_LUT2_I1_F_LUT3_I1_F_LUT3_I1/I0</td>
</tr>
<tr>
<td>1.462</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C49[0][A]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_F_MUX2_LUT5_I1_O_LUT4_I1_I2_LUT4_F_I2_LUT2_I1_F_LUT3_I1_F_LUT3_I1/F</td>
</tr>
<tr>
<td>1.462</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C49[0][A]</td>
<td style=" font-weight:bold;">down_LUT4_I0_F_MUX2_LUT5_I1_O_LUT4_I1_I2_LUT4_F_I2_LUT2_I1_F_LUT3_I1_F_LUT3_I1_F_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.162</td>
<td>0.487</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C49[0][A]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_LUT4_I1_I2_LUT4_F_I2_LUT2_I1_F_LUT3_I1_F_LUT3_I1_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.187</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C49[0][A]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_LUT4_I1_I2_LUT4_F_I2_LUT2_I1_F_LUT3_I1_F_LUT3_I1_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.108%; route: 0.487, 41.892%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.108%; route: 0.487, 41.892%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.486</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.208</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_7</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_7</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.183</td>
<td>0.508</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C46[0][A]</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_7/CLK</td>
</tr>
<tr>
<td>1.324</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>28</td>
<td>R7C46[0][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pixel_tick_DFFCE_CE_7/Q</td>
</tr>
<tr>
<td>1.333</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C46[0][A]</td>
<td>hsync_LUT4_F_I1_LUT4_I2_I3_LUT3_I2_F_LUT4_I3_F_LUT2_I1/I0</td>
</tr>
<tr>
<td>1.486</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C46[0][A]</td>
<td style=" background: #97FFFF;">hsync_LUT4_F_I1_LUT4_I2_I3_LUT3_I2_F_LUT4_I3_F_LUT2_I1/F</td>
</tr>
<tr>
<td>1.486</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C46[0][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pixel_tick_DFFCE_CE_7/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.183</td>
<td>0.508</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C46[0][A]</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_7/CLK</td>
</tr>
<tr>
<td>1.208</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C46[0][A]</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_7</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.101%; route: 0.508, 42.899%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.101%; route: 0.508, 42.899%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.463</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_I3_MUX2_LUT5_O_S0_LUT4_I3_1_F_LUT3_I2_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_I3_MUX2_LUT5_O_S0_LUT4_I3_1_F_LUT3_I2_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.160</td>
<td>0.484</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C48[1][A]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_I3_MUX2_LUT5_O_S0_LUT4_I3_1_F_LUT3_I2_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.301</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>R16C48[1][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_I3_MUX2_LUT5_O_S0_LUT4_I3_1_F_LUT3_I2_F_DFFCE_D/Q</td>
</tr>
<tr>
<td>1.310</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C48[1][A]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_I3_MUX2_LUT5_O_S0_LUT4_I3_1_F_LUT3_I2/I1</td>
</tr>
<tr>
<td>1.463</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C48[1][A]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_I3_MUX2_LUT5_O_S0_LUT4_I3_1_F_LUT3_I2/F</td>
</tr>
<tr>
<td>1.463</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C48[1][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_I3_MUX2_LUT5_O_S0_LUT4_I3_1_F_LUT3_I2_F_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.160</td>
<td>0.484</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C48[1][A]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_I3_MUX2_LUT5_O_S0_LUT4_I3_1_F_LUT3_I2_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.185</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C48[1][A]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_I3_MUX2_LUT5_O_S0_LUT4_I3_1_F_LUT3_I2_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.245%; route: 0.484, 41.755%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.245%; route: 0.484, 41.755%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.464</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.186</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_1_F_LUT4_I3_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_1_F_LUT4_I3_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.161</td>
<td>0.485</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C48[1][A]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_1_F_LUT4_I3_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.302</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>38</td>
<td>R17C48[1][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_1_F_LUT4_I3_F_DFFCE_D/Q</td>
</tr>
<tr>
<td>1.311</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C48[1][A]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_1_F_LUT4_I3/I1</td>
</tr>
<tr>
<td>1.464</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C48[1][A]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_1_F_LUT4_I3/F</td>
</tr>
<tr>
<td>1.464</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C48[1][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_1_F_LUT4_I3_F_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.161</td>
<td>0.485</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C48[1][A]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_1_F_LUT4_I3_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.186</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C48[1][A]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_1_F_LUT4_I3_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.183%; route: 0.485, 41.817%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.183%; route: 0.485, 41.817%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.454</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.176</td>
</tr>
<tr>
<td class="label">From</td>
<td>p_tick_LUT3_F_I1_MUX2_LUT5_S0_O_LUT4_I3_1_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>p_tick_LUT3_F_I1_MUX2_LUT5_S0_O_LUT4_I3_1_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.151</td>
<td>0.475</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C47[1][A]</td>
<td>p_tick_LUT3_F_I1_MUX2_LUT5_S0_O_LUT4_I3_1_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.292</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>30</td>
<td>R14C47[1][A]</td>
<td style=" font-weight:bold;">p_tick_LUT3_F_I1_MUX2_LUT5_S0_O_LUT4_I3_1_F_DFFCE_D/Q</td>
</tr>
<tr>
<td>1.301</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C47[1][A]</td>
<td>p_tick_LUT3_F_I1_MUX2_LUT5_S0_O_LUT4_I3_1/I0</td>
</tr>
<tr>
<td>1.454</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C47[1][A]</td>
<td style=" background: #97FFFF;">p_tick_LUT3_F_I1_MUX2_LUT5_S0_O_LUT4_I3_1/F</td>
</tr>
<tr>
<td>1.454</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C47[1][A]</td>
<td style=" font-weight:bold;">p_tick_LUT3_F_I1_MUX2_LUT5_S0_O_LUT4_I3_1_F_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.151</td>
<td>0.475</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C47[1][A]</td>
<td>p_tick_LUT3_F_I1_MUX2_LUT5_S0_O_LUT4_I3_1_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.176</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C47[1][A]</td>
<td>p_tick_LUT3_F_I1_MUX2_LUT5_S0_O_LUT4_I3_1_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.714%; route: 0.475, 41.286%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.714%; route: 0.475, 41.286%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.281</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.477</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_6</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.171</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C44[0][A]</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_6/CLK</td>
</tr>
<tr>
<td>1.312</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>33</td>
<td>R8C44[0][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pixel_tick_DFFCE_CE_6/Q</td>
</tr>
<tr>
<td>1.324</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C44[0][A]</td>
<td>hsync_LUT4_F_I1_LUT4_I2_I3_LUT3_I2_F_LUT4_I3_F_LUT3_I2_1/I0</td>
</tr>
<tr>
<td>1.477</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C44[0][A]</td>
<td style=" background: #97FFFF;">hsync_LUT4_F_I1_LUT4_I2_I3_LUT3_I2_F_LUT4_I3_F_LUT3_I2_1/F</td>
</tr>
<tr>
<td>1.477</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C44[0][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pixel_tick_DFFCE_CE_6/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.171</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C44[0][A]</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_6/CLK</td>
</tr>
<tr>
<td>1.196</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C44[0][A]</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.710%; route: 0.495, 42.290%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.000%; route: 0.012, 3.922%; tC2Q: 0.141, 46.078%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.710%; route: 0.495, 42.290%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.281</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.467</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.186</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_I3_MUX2_LUT5_O_S0_LUT4_I3_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_I3_MUX2_LUT5_O_S0_LUT4_I3_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.161</td>
<td>0.485</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C48[0][A]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_I3_MUX2_LUT5_O_S0_LUT4_I3_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.302</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>39</td>
<td>R17C48[0][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_I3_MUX2_LUT5_O_S0_LUT4_I3_F_DFFCE_D/Q</td>
</tr>
<tr>
<td>1.314</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C48[0][A]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_I3_MUX2_LUT5_O_S0_LUT4_I3/I1</td>
</tr>
<tr>
<td>1.467</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C48[0][A]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_I3_MUX2_LUT5_O_S0_LUT4_I3/F</td>
</tr>
<tr>
<td>1.467</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C48[0][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_I3_MUX2_LUT5_O_S0_LUT4_I3_F_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.161</td>
<td>0.485</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C48[0][A]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_I3_MUX2_LUT5_O_S0_LUT4_I3_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.186</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C48[0][A]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_I3_MUX2_LUT5_O_S0_LUT4_I3_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.183%; route: 0.485, 41.817%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.000%; route: 0.012, 3.922%; tC2Q: 0.141, 46.078%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.183%; route: 0.485, 41.817%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.281</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.475</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.194</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_Q_LUT3_I0_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_Q_LUT3_I0_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.169</td>
<td>0.494</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C49[0][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_Q_LUT3_I0_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.311</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>R9C49[0][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_Q_LUT3_I0_F_DFFCE_D/Q</td>
</tr>
<tr>
<td>1.322</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C49[0][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_Q_LUT3_I0/I1</td>
</tr>
<tr>
<td>1.475</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C49[0][A]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_Q_LUT3_I0/F</td>
</tr>
<tr>
<td>1.475</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C49[0][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_Q_LUT3_I0_F_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.169</td>
<td>0.494</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C49[0][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_Q_LUT3_I0_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.194</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C49[0][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_Q_LUT3_I0_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.760%; route: 0.494, 42.240%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.000%; route: 0.012, 3.922%; tC2Q: 0.141, 46.078%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.760%; route: 0.494, 42.240%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.281</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.481</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.200</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT3_I2_F_LUT4_I3_1_F_LUT4_I3_1_F_LUT4_I3_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT3_I2_F_LUT4_I3_1_F_LUT4_I3_1_F_LUT4_I3_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.175</td>
<td>0.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C48[0][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT3_I2_F_LUT4_I3_1_F_LUT4_I3_1_F_LUT4_I3_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.316</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>26</td>
<td>R7C48[0][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT3_I2_F_LUT4_I3_1_F_LUT4_I3_1_F_LUT4_I3_F_DFFCE_D/Q</td>
</tr>
<tr>
<td>1.328</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C48[0][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT3_I2_F_LUT4_I3_1_F_LUT4_I3_1_F_LUT4_I3/I1</td>
</tr>
<tr>
<td>1.481</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C48[0][A]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT3_I2_F_LUT4_I3_1_F_LUT4_I3_1_F_LUT4_I3/F</td>
</tr>
<tr>
<td>1.481</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C48[0][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT3_I2_F_LUT4_I3_1_F_LUT4_I3_1_F_LUT4_I3_F_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.175</td>
<td>0.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C48[0][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT3_I2_F_LUT4_I3_1_F_LUT4_I3_1_F_LUT4_I3_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.200</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C48[0][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT3_I2_F_LUT4_I3_1_F_LUT4_I3_1_F_LUT4_I3_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.465%; route: 0.500, 42.535%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.000%; route: 0.012, 3.922%; tC2Q: 0.141, 46.078%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.465%; route: 0.500, 42.535%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.287</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.487</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.200</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.175</td>
<td>0.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C42[0][A]</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_3/CLK</td>
</tr>
<tr>
<td>1.319</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R7C42[0][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pixel_tick_DFFCE_CE_3/Q</td>
</tr>
<tr>
<td>1.334</td>
<td>0.015</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C42[0][A]</td>
<td>hsync_LUT4_F_I1_LUT4_I2_I3_LUT3_I2_F_LUT4_I3_F_LUT3_I2/I0</td>
</tr>
<tr>
<td>1.487</td>
<td>0.153</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C42[0][A]</td>
<td style=" background: #97FFFF;">hsync_LUT4_F_I1_LUT4_I2_I3_LUT3_I2_F_LUT4_I3_F_LUT3_I2/F</td>
</tr>
<tr>
<td>1.487</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C42[0][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pixel_tick_DFFCE_CE_3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.175</td>
<td>0.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C42[0][A]</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_3/CLK</td>
</tr>
<tr>
<td>1.200</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C42[0][A]</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.465%; route: 0.500, 42.535%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 49.038%; route: 0.015, 4.808%; tC2Q: 0.144, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.465%; route: 0.500, 42.535%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.287</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.463</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.176</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pong_pt1.pg.refresh_tick_LUT4_F_I2_MUX2_LUT5_O_S0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.refresh_tick_LUT4_F_I2_MUX2_LUT5_O_S0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.151</td>
<td>0.475</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C47[0][A]</td>
<td>u_pong_pt1.pg.refresh_tick_LUT4_F_I2_MUX2_LUT5_O_S0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.295</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R14C47[0][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.refresh_tick_LUT4_F_I2_MUX2_LUT5_O_S0_DFFCE_Q/Q</td>
</tr>
<tr>
<td>1.310</td>
<td>0.015</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C47[0][A]</td>
<td>p_tick_LUT3_F_I1_MUX2_LUT5_S0_O_LUT2_I1/I0</td>
</tr>
<tr>
<td>1.463</td>
<td>0.153</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C47[0][A]</td>
<td style=" background: #97FFFF;">p_tick_LUT3_F_I1_MUX2_LUT5_S0_O_LUT2_I1/F</td>
</tr>
<tr>
<td>1.463</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C47[0][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.refresh_tick_LUT4_F_I2_MUX2_LUT5_O_S0_DFFCE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.151</td>
<td>0.475</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C47[0][A]</td>
<td>u_pong_pt1.pg.refresh_tick_LUT4_F_I2_MUX2_LUT5_O_S0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.176</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C47[0][A]</td>
<td>u_pong_pt1.pg.refresh_tick_LUT4_F_I2_MUX2_LUT5_O_S0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.714%; route: 0.475, 41.286%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 49.038%; route: 0.015, 4.808%; tC2Q: 0.144, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.714%; route: 0.475, 41.286%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.340</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.523</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.183</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pong_pt1.pg.y_pad_b[0]_DFFCE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.y_pad_b[0]_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.158</td>
<td>0.483</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C46[2][A]</td>
<td>u_pong_pt1.pg.y_pad_b[0]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.302</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R13C46[2][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.y_pad_b[0]_DFFCE_D/Q</td>
</tr>
<tr>
<td>1.317</td>
<td>0.015</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C46[2][A]</td>
<td>u_pong_pt1.pg.y_pad_b[0]_LUT1_F/I0</td>
</tr>
<tr>
<td>1.523</td>
<td>0.206</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C46[2][A]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.y_pad_b[0]_LUT1_F/F</td>
</tr>
<tr>
<td>1.523</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C46[2][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.y_pad_b[0]_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.158</td>
<td>0.483</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C46[2][A]</td>
<td>u_pong_pt1.pg.y_pad_b[0]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.183</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C46[2][A]</td>
<td>u_pong_pt1.pg.y_pad_b[0]_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.333%; route: 0.483, 41.667%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.206, 56.438%; route: 0.015, 4.110%; tC2Q: 0.144, 39.452%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.333%; route: 0.483, 41.667%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.341</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.527</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.186</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_LUT4_I1_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.161</td>
<td>0.485</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C50[2][B]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1/CLK</td>
</tr>
<tr>
<td>1.302</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R17C50[2][B]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1/Q</td>
</tr>
<tr>
<td>1.374</td>
<td>0.072</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C50[0][B]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_LUT4_I1/I0</td>
</tr>
<tr>
<td>1.527</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C50[0][B]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_LUT4_I1/F</td>
</tr>
<tr>
<td>1.527</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C50[0][B]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_LUT4_I1_F_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.161</td>
<td>0.485</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C50[0][B]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_LUT4_I1_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.186</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C50[0][B]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_LUT4_I1_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.183%; route: 0.485, 41.817%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 41.803%; route: 0.072, 19.672%; tC2Q: 0.141, 38.525%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.183%; route: 0.485, 41.817%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.341</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.527</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.186</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT2_I0_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.161</td>
<td>0.485</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C50[2][B]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1/CLK</td>
</tr>
<tr>
<td>1.302</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R17C50[2][B]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1/Q</td>
</tr>
<tr>
<td>1.374</td>
<td>0.072</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C50[0][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT2_I0/I0</td>
</tr>
<tr>
<td>1.527</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C50[0][A]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT2_I0/F</td>
</tr>
<tr>
<td>1.527</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C50[0][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT2_I0_F_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.161</td>
<td>0.485</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C50[0][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT2_I0_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.186</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C50[0][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT2_I0_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.183%; route: 0.485, 41.817%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 41.803%; route: 0.072, 19.672%; tC2Q: 0.141, 38.525%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.183%; route: 0.485, 41.817%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.344</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.540</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_5</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.171</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C44[0][B]</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_5/CLK</td>
</tr>
<tr>
<td>1.312</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R8C44[0][B]</td>
<td style=" font-weight:bold;">u_pong_pt1.pixel_tick_DFFCE_CE_5/Q</td>
</tr>
<tr>
<td>1.387</td>
<td>0.075</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C44[0][B]</td>
<td>hsync_LUT4_F_I1_LUT4_I2_I3_LUT3_I2_F_LUT4_I3_F_LUT4_I3_1/I2</td>
</tr>
<tr>
<td>1.540</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C44[0][B]</td>
<td style=" background: #97FFFF;">hsync_LUT4_F_I1_LUT4_I2_I3_LUT3_I2_F_LUT4_I3_F_LUT4_I3_1/F</td>
</tr>
<tr>
<td>1.540</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C44[0][B]</td>
<td style=" font-weight:bold;">u_pong_pt1.pixel_tick_DFFCE_CE_5/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.171</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C44[0][B]</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_5/CLK</td>
</tr>
<tr>
<td>1.196</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C44[0][B]</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.710%; route: 0.495, 42.290%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 41.463%; route: 0.075, 20.325%; tC2Q: 0.141, 38.211%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.710%; route: 0.495, 42.290%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.560</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.190</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.165</td>
<td>0.489</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C49[0][B]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.306</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>39</td>
<td>R17C49[0][B]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_F_DFFCE_D/Q</td>
</tr>
<tr>
<td>1.312</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C49[0][B]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2/I1</td>
</tr>
<tr>
<td>1.560</td>
<td>0.248</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C49[0][B]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2/F</td>
</tr>
<tr>
<td>1.560</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C49[0][B]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_F_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.165</td>
<td>0.489</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C49[0][B]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.190</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C49[0][B]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.983%; route: 0.489, 42.017%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.248, 62.785%; route: 0.006, 1.519%; tC2Q: 0.141, 35.696%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.983%; route: 0.489, 42.017%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.373</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.573</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.200</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.175</td>
<td>0.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C42[0][B]</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_2/CLK</td>
</tr>
<tr>
<td>1.316</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R7C42[0][B]</td>
<td style=" font-weight:bold;">u_pong_pt1.pixel_tick_DFFCE_CE_2/Q</td>
</tr>
<tr>
<td>1.325</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C42[0][B]</td>
<td>hsync_LUT4_F_I1_LUT4_I2_I3_LUT3_I2_F_LUT4_I3_F_LUT4_I3/I0</td>
</tr>
<tr>
<td>1.573</td>
<td>0.248</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C42[0][B]</td>
<td style=" background: #97FFFF;">hsync_LUT4_F_I1_LUT4_I2_I3_LUT3_I2_F_LUT4_I3_F_LUT4_I3/F</td>
</tr>
<tr>
<td>1.573</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C42[0][B]</td>
<td style=" font-weight:bold;">u_pong_pt1.pixel_tick_DFFCE_CE_2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.175</td>
<td>0.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C42[0][B]</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_2/CLK</td>
</tr>
<tr>
<td>1.200</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C42[0][B]</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.465%; route: 0.500, 42.535%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.248, 62.312%; route: 0.009, 2.261%; tC2Q: 0.141, 35.427%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.465%; route: 0.500, 42.535%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.373</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.558</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_I3_MUX2_LUT5_O_S0_LUT4_I3_1_F_LUT4_I3_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_I3_MUX2_LUT5_O_S0_LUT4_I3_1_F_LUT4_I3_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.160</td>
<td>0.484</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C48[1][B]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_I3_MUX2_LUT5_O_S0_LUT4_I3_1_F_LUT4_I3_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.301</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R16C48[1][B]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_I3_MUX2_LUT5_O_S0_LUT4_I3_1_F_LUT4_I3_F_DFFCE_D/Q</td>
</tr>
<tr>
<td>1.310</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C48[1][B]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_I3_MUX2_LUT5_O_S0_LUT4_I3_1_F_LUT4_I3/I1</td>
</tr>
<tr>
<td>1.558</td>
<td>0.248</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C48[1][B]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_I3_MUX2_LUT5_O_S0_LUT4_I3_1_F_LUT4_I3/F</td>
</tr>
<tr>
<td>1.558</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C48[1][B]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_I3_MUX2_LUT5_O_S0_LUT4_I3_1_F_LUT4_I3_F_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.160</td>
<td>0.484</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C48[1][B]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_I3_MUX2_LUT5_O_S0_LUT4_I3_1_F_LUT4_I3_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.185</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C48[1][B]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_I3_MUX2_LUT5_O_S0_LUT4_I3_1_F_LUT4_I3_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.245%; route: 0.484, 41.755%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.248, 62.312%; route: 0.009, 2.261%; tC2Q: 0.141, 35.427%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.245%; route: 0.484, 41.755%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.373</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.549</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.176</td>
</tr>
<tr>
<td class="label">From</td>
<td>p_tick_LUT3_F_I1_LUT4_F_I3_DFFCE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>p_tick_LUT3_F_I1_LUT4_F_I3_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.151</td>
<td>0.475</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C47[1][B]</td>
<td>p_tick_LUT3_F_I1_LUT4_F_I3_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.292</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>R14C47[1][B]</td>
<td style=" font-weight:bold;">p_tick_LUT3_F_I1_LUT4_F_I3_DFFCE_Q/Q</td>
</tr>
<tr>
<td>1.301</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C47[1][B]</td>
<td>p_tick_LUT3_F_I1_MUX2_LUT5_S0_O_LUT3_I2/I0</td>
</tr>
<tr>
<td>1.549</td>
<td>0.248</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C47[1][B]</td>
<td style=" background: #97FFFF;">p_tick_LUT3_F_I1_MUX2_LUT5_S0_O_LUT3_I2/F</td>
</tr>
<tr>
<td>1.549</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C47[1][B]</td>
<td style=" font-weight:bold;">p_tick_LUT3_F_I1_LUT4_F_I3_DFFCE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.151</td>
<td>0.475</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C47[1][B]</td>
<td>p_tick_LUT3_F_I1_LUT4_F_I3_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.176</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C47[1][B]</td>
<td>p_tick_LUT3_F_I1_LUT4_F_I3_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.714%; route: 0.475, 41.286%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.248, 62.312%; route: 0.009, 2.261%; tC2Q: 0.141, 35.427%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.714%; route: 0.475, 41.286%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.376</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.559</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.183</td>
</tr>
<tr>
<td class="label">From</td>
<td>up_LUT3_I0_F_LUT3_I2_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>up_LUT3_I0_F_LUT4_I3_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.155</td>
<td>0.479</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C45[2][B]</td>
<td>up_LUT3_I0_F_LUT3_I2_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.299</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R13C45[2][B]</td>
<td style=" font-weight:bold;">up_LUT3_I0_F_LUT3_I2_F_DFFCE_D/Q</td>
</tr>
<tr>
<td>1.406</td>
<td>0.107</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C46[2][B]</td>
<td>up_LUT3_I0_F_LUT4_I3/I1</td>
</tr>
<tr>
<td>1.559</td>
<td>0.153</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C46[2][B]</td>
<td style=" background: #97FFFF;">up_LUT3_I0_F_LUT4_I3/F</td>
</tr>
<tr>
<td>1.559</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C46[2][B]</td>
<td style=" font-weight:bold;">up_LUT3_I0_F_LUT4_I3_F_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.158</td>
<td>0.483</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C46[2][B]</td>
<td>up_LUT3_I0_F_LUT4_I3_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.183</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C46[2][B]</td>
<td>up_LUT3_I0_F_LUT4_I3_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.510%; route: 0.479, 41.490%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 37.871%; route: 0.107, 26.485%; tC2Q: 0.144, 35.644%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.333%; route: 0.483, 41.667%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.376</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.561</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.160</td>
<td>0.484</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C48[0][B]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.301</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R16C48[0][B]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_F_DFFCE_D/Q</td>
</tr>
<tr>
<td>1.313</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C48[0][B]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2/I1</td>
</tr>
<tr>
<td>1.561</td>
<td>0.248</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C48[0][B]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2/F</td>
</tr>
<tr>
<td>1.561</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C48[0][B]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_F_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.160</td>
<td>0.484</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C48[0][B]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.185</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C48[0][B]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.245%; route: 0.484, 41.755%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.248, 61.845%; route: 0.012, 2.993%; tC2Q: 0.141, 35.162%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.245%; route: 0.484, 41.755%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.376</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.566</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.190</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT3_I2_F_LUT4_I2_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT3_I2_F_LUT4_I2_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.165</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C48[0][B]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT3_I2_F_LUT4_I2_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.306</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R9C48[0][B]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT3_I2_F_LUT4_I2_F_DFFCE_D/Q</td>
</tr>
<tr>
<td>1.318</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C48[0][B]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT3_I2_F_LUT4_I2/I1</td>
</tr>
<tr>
<td>1.566</td>
<td>0.248</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C48[0][B]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT3_I2_F_LUT4_I2/F</td>
</tr>
<tr>
<td>1.566</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C48[0][B]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT3_I2_F_LUT4_I2_F_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.165</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C48[0][B]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT3_I2_F_LUT4_I2_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.190</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C48[0][B]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT3_I2_F_LUT4_I2_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.958%; route: 0.490, 42.042%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.248, 61.845%; route: 0.012, 2.993%; tC2Q: 0.141, 35.162%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.958%; route: 0.490, 42.042%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.378</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.568</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.190</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_1_F_LUT3_I2_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_1_F_LUT3_I2_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.165</td>
<td>0.489</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C49[1][A]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_1_F_LUT3_I2_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.309</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>41</td>
<td>R17C49[1][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_1_F_LUT3_I2_F_DFFCE_D/Q</td>
</tr>
<tr>
<td>1.415</td>
<td>0.106</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C49[1][A]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_1_F_LUT3_I2/I1</td>
</tr>
<tr>
<td>1.568</td>
<td>0.153</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C49[1][A]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_1_F_LUT3_I2/F</td>
</tr>
<tr>
<td>1.568</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C49[1][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_1_F_LUT3_I2_F_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.165</td>
<td>0.489</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C49[1][A]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_1_F_LUT3_I2_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.190</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C49[1][A]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_1_F_LUT3_I2_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.983%; route: 0.489, 42.017%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 37.965%; route: 0.106, 26.303%; tC2Q: 0.144, 35.732%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.983%; route: 0.489, 42.017%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.379</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.549</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.170</td>
</tr>
<tr>
<td class="label">From</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_LUT4_I1_I2_LUT4_F_I2_LUT2_I1_F_LUT3_I2_F_MUX2_LUT5_I0_O_DFFCE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_LUT4_I1_I2_LUT4_F_I2_LUT2_I1_F_LUT3_I2_F_MUX2_LUT5_I0_O_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.158</td>
<td>0.483</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C45[1][A]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_LUT4_I1_I2_LUT4_F_I2_LUT2_I1_F_LUT3_I2_F_MUX2_LUT5_I0_O_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.299</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R14C45[1][A]</td>
<td style=" font-weight:bold;">down_LUT4_I0_F_MUX2_LUT5_I1_O_LUT4_I1_I2_LUT4_F_I2_LUT2_I1_F_LUT3_I2_F_MUX2_LUT5_I0_O_DFFCE_D/Q</td>
</tr>
<tr>
<td>1.308</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C45[1][A]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_LUT4_I1_I2_LUT4_F_I2_LUT2_I1_F_LUT3_I2/I0</td>
</tr>
<tr>
<td>1.454</td>
<td>0.146</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C45[1][A]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_F_MUX2_LUT5_I1_O_LUT4_I1_I2_LUT4_F_I2_LUT2_I1_F_LUT3_I2/F</td>
</tr>
<tr>
<td>1.454</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C45[1][A]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_LUT4_I1_I2_LUT4_F_I2_LUT2_I1_F_LUT3_I2_F_MUX2_LUT5_I0/I0</td>
</tr>
<tr>
<td>1.546</td>
<td>0.092</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C45[1][A]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_F_MUX2_LUT5_I1_O_LUT4_I1_I2_LUT4_F_I2_LUT2_I1_F_LUT3_I2_F_MUX2_LUT5_I0/O</td>
</tr>
<tr>
<td>1.549</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C45[1][A]</td>
<td style=" font-weight:bold;">down_LUT4_I0_F_MUX2_LUT5_I1_O_LUT4_I1_I2_LUT4_F_I2_LUT2_I1_F_LUT3_I2_F_MUX2_LUT5_I0_O_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.158</td>
<td>0.483</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C45[1][A]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_LUT4_I1_I2_LUT4_F_I2_LUT2_I1_F_LUT3_I2_F_MUX2_LUT5_I0_O_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.170</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C45[1][A]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_LUT4_I1_I2_LUT4_F_I2_LUT2_I1_F_LUT3_I2_F_MUX2_LUT5_I0_O_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.308%; route: 0.483, 41.692%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.238, 60.870%; route: 0.012, 3.069%; tC2Q: 0.141, 36.061%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.308%; route: 0.483, 41.692%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.844</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.770</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.614</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>up_LUT3_I0_F_LUT4_I3_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.008</td>
<td>1.325</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C42[1][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.375</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>52</td>
<td>R7C42[1][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.770</td>
<td>2.395</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C46[2][B]</td>
<td style=" font-weight:bold;">up_LUT3_I0_F_LUT4_I3_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.996</td>
<td>1.314</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C46[2][B]</td>
<td>up_LUT3_I0_F_LUT4_I3_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.961</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>up_LUT3_I0_F_LUT4_I3_F_DFFCE_D</td>
</tr>
<tr>
<td>1001.614</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C46[2][B]</td>
<td>up_LUT3_I0_F_LUT4_I3_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.998%; route: 1.325, 66.002%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.395, 86.697%; tC2Q: 0.368, 13.303%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.189%; route: 1.314, 65.811%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.844</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.770</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.614</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.y_pad_b[0]_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.008</td>
<td>1.325</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C42[1][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.375</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>52</td>
<td>R7C42[1][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.770</td>
<td>2.395</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C46[2][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.y_pad_b[0]_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.996</td>
<td>1.314</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C46[2][A]</td>
<td>u_pong_pt1.pg.y_pad_b[0]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.961</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_pong_pt1.pg.y_pad_b[0]_DFFCE_D</td>
</tr>
<tr>
<td>1001.614</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C46[2][A]</td>
<td>u_pong_pt1.pg.y_pad_b[0]_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.998%; route: 1.325, 66.002%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.395, 86.697%; tC2Q: 0.368, 13.303%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.189%; route: 1.314, 65.811%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.913</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.698</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.611</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_LUT4_I1_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.008</td>
<td>1.325</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C42[1][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.375</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>52</td>
<td>R7C42[1][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.698</td>
<td>2.323</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C50[0][B]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_LUT4_I1_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.993</td>
<td>1.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C50[0][B]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_LUT4_I1_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.958</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_LUT4_I1_F_DFFCE_D</td>
</tr>
<tr>
<td>1001.611</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C50[0][B]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_LUT4_I1_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.014</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.998%; route: 1.325, 66.002%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.323, 86.338%; tC2Q: 0.368, 13.662%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.243%; route: 1.311, 65.757%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.913</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.698</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.611</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.008</td>
<td>1.325</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C42[1][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.375</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>52</td>
<td>R7C42[1][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.698</td>
<td>2.323</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C50[1][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.y_delta_next[8]_DFFPE_D/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.993</td>
<td>1.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C50[1][A]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D/CLK</td>
</tr>
<tr>
<td>1001.958</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D</td>
</tr>
<tr>
<td>1001.611</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C50[1][A]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.014</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.998%; route: 1.325, 66.002%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.323, 86.338%; tC2Q: 0.368, 13.662%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.243%; route: 1.311, 65.757%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.913</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.698</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.611</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.008</td>
<td>1.325</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C42[1][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.375</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>52</td>
<td>R7C42[1][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.698</td>
<td>2.323</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C50[2][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.y_delta_next[8]_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.993</td>
<td>1.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C50[2][A]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.958</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFCE_D</td>
</tr>
<tr>
<td>1001.611</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C50[2][A]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.014</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.998%; route: 1.325, 66.002%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.323, 86.338%; tC2Q: 0.368, 13.662%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.243%; route: 1.311, 65.757%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.913</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.698</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.611</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT2_I0_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.008</td>
<td>1.325</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C42[1][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.375</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>52</td>
<td>R7C42[1][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.698</td>
<td>2.323</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C50[0][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT2_I0_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.993</td>
<td>1.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C50[0][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT2_I0_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.958</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT2_I0_F_DFFCE_D</td>
</tr>
<tr>
<td>1001.611</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C50[0][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT2_I0_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.014</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.998%; route: 1.325, 66.002%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.323, 86.338%; tC2Q: 0.368, 13.662%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.243%; route: 1.311, 65.757%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.913</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.698</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.611</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.008</td>
<td>1.325</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C42[1][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.375</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>52</td>
<td>R7C42[1][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.698</td>
<td>2.323</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C50[2][B]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.993</td>
<td>1.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C50[2][B]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1/CLK</td>
</tr>
<tr>
<td>1001.958</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1</td>
</tr>
<tr>
<td>1001.611</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C50[2][B]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.014</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.998%; route: 1.325, 66.002%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.323, 86.338%; tC2Q: 0.368, 13.662%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.243%; route: 1.311, 65.757%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.923</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.698</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.620</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.008</td>
<td>1.325</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C42[1][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.375</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>52</td>
<td>R7C42[1][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.698</td>
<td>2.323</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C49[0][B]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.003</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C49[0][B]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.968</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_F_DFFCE_D</td>
</tr>
<tr>
<td>1001.620</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C49[0][B]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.998%; route: 1.325, 66.002%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.323, 86.338%; tC2Q: 0.368, 13.662%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.082%; route: 1.320, 65.918%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.923</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.698</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.620</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_1_F_LUT3_I2_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.008</td>
<td>1.325</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C42[1][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.375</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>52</td>
<td>R7C42[1][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.698</td>
<td>2.323</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C49[1][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_1_F_LUT3_I2_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.003</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C49[1][A]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_1_F_LUT3_I2_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.968</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_1_F_LUT3_I2_F_DFFCE_D</td>
</tr>
<tr>
<td>1001.620</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C49[1][A]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_1_F_LUT3_I2_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.998%; route: 1.325, 66.002%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.323, 86.338%; tC2Q: 0.368, 13.662%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.082%; route: 1.320, 65.918%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.924</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.675</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.599</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.refresh_tick_DFFCE_CE</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.008</td>
<td>1.325</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C42[1][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.375</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>52</td>
<td>R7C42[1][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.675</td>
<td>2.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C49[0][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.refresh_tick_DFFCE_CE/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.981</td>
<td>1.298</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C49[0][A]</td>
<td>u_pong_pt1.pg.refresh_tick_DFFCE_CE/CLK</td>
</tr>
<tr>
<td>1001.946</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_pong_pt1.pg.refresh_tick_DFFCE_CE</td>
</tr>
<tr>
<td>1001.599</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C49[0][A]</td>
<td>u_pong_pt1.pg.refresh_tick_DFFCE_CE</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.027</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.998%; route: 1.325, 66.002%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.300, 86.223%; tC2Q: 0.368, 13.777%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.453%; route: 1.298, 65.547%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.951</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.665</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.616</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_LUT4_I1_I2_LUT4_F_I2_LUT2_I1_F_LUT3_I1_F_LUT4_I2_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.008</td>
<td>1.325</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C42[1][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.375</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>52</td>
<td>R7C42[1][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.665</td>
<td>2.290</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C49[1][A]</td>
<td style=" font-weight:bold;">down_LUT4_I0_F_MUX2_LUT5_I1_O_LUT4_I1_I2_LUT4_F_I2_LUT2_I1_F_LUT3_I1_F_LUT4_I2_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.999</td>
<td>1.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C49[1][A]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_LUT4_I1_I2_LUT4_F_I2_LUT2_I1_F_LUT3_I1_F_LUT4_I2_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.964</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_LUT4_I1_I2_LUT4_F_I2_LUT2_I1_F_LUT3_I1_F_LUT4_I2_F_DFFCE_D</td>
</tr>
<tr>
<td>1001.616</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C49[1][A]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_LUT4_I1_I2_LUT4_F_I2_LUT2_I1_F_LUT3_I1_F_LUT4_I2_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.998%; route: 1.325, 66.002%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.290, 86.171%; tC2Q: 0.368, 13.829%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.146%; route: 1.316, 65.854%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.951</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.665</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.616</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_LUT4_I1_I2_LUT4_F_I2_LUT2_I1_F_LUT3_I1_F_LUT3_I1_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.008</td>
<td>1.325</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C42[1][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.375</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>52</td>
<td>R7C42[1][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.665</td>
<td>2.290</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C49[0][A]</td>
<td style=" font-weight:bold;">down_LUT4_I0_F_MUX2_LUT5_I1_O_LUT4_I1_I2_LUT4_F_I2_LUT2_I1_F_LUT3_I1_F_LUT3_I1_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.999</td>
<td>1.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C49[0][A]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_LUT4_I1_I2_LUT4_F_I2_LUT2_I1_F_LUT3_I1_F_LUT3_I1_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.964</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_LUT4_I1_I2_LUT4_F_I2_LUT2_I1_F_LUT3_I1_F_LUT3_I1_F_DFFCE_D</td>
</tr>
<tr>
<td>1001.616</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C49[0][A]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_LUT4_I1_I2_LUT4_F_I2_LUT2_I1_F_LUT3_I1_F_LUT3_I1_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.998%; route: 1.325, 66.002%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.290, 86.171%; tC2Q: 0.368, 13.829%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.146%; route: 1.316, 65.854%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.088</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.491</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.580</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>p_tick_LUT3_F_I1_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.008</td>
<td>1.325</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C42[1][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.375</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>52</td>
<td>R7C42[1][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.491</td>
<td>2.116</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C47[1][A]</td>
<td style=" font-weight:bold;">p_tick_LUT3_F_I1_LUT4_F_I0_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.962</td>
<td>1.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C47[1][A]</td>
<td>p_tick_LUT3_F_I1_LUT4_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1001.927</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>p_tick_LUT3_F_I1_LUT4_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td>1001.580</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C47[1][A]</td>
<td>p_tick_LUT3_F_I1_LUT4_F_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.045</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.998%; route: 1.325, 66.002%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.116, 85.204%; tC2Q: 0.368, 14.796%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.783%; route: 1.280, 65.217%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.138</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.472</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.611</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_I3_MUX2_LUT5_O_S0_LUT4_I3_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.008</td>
<td>1.325</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C42[1][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.375</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>52</td>
<td>R7C42[1][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.473</td>
<td>2.098</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C48[0][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_I3_MUX2_LUT5_O_S0_LUT4_I3_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.993</td>
<td>1.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C48[0][A]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_I3_MUX2_LUT5_O_S0_LUT4_I3_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.958</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_I3_MUX2_LUT5_O_S0_LUT4_I3_F_DFFCE_D</td>
</tr>
<tr>
<td>1001.611</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C48[0][A]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_I3_MUX2_LUT5_O_S0_LUT4_I3_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.014</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.998%; route: 1.325, 66.002%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.098, 85.091%; tC2Q: 0.368, 14.909%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.243%; route: 1.311, 65.757%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.138</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.472</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.611</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_1_F_LUT4_I3_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.008</td>
<td>1.325</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C42[1][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.375</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>52</td>
<td>R7C42[1][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.473</td>
<td>2.098</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C48[1][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_1_F_LUT4_I3_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.993</td>
<td>1.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C48[1][A]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_1_F_LUT4_I3_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.958</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_1_F_LUT4_I3_F_DFFCE_D</td>
</tr>
<tr>
<td>1001.611</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C48[1][A]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_1_F_LUT4_I3_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.014</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.998%; route: 1.325, 66.002%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.098, 85.091%; tC2Q: 0.368, 14.909%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.243%; route: 1.311, 65.757%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.210</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.410</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.620</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.008</td>
<td>1.325</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C42[1][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.375</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>52</td>
<td>R7C42[1][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.410</td>
<td>2.035</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C50[1][B]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.003</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C50[1][B]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE/CLK</td>
</tr>
<tr>
<td>1001.968</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE</td>
</tr>
<tr>
<td>1001.620</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C50[1][B]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.998%; route: 1.325, 66.002%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.035, 84.703%; tC2Q: 0.368, 15.297%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.082%; route: 1.320, 65.918%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.210</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.410</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.620</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFCE_CE</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.008</td>
<td>1.325</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C42[1][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.375</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>52</td>
<td>R7C42[1][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.410</td>
<td>2.035</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C50[0][B]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFCE_CE/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.003</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C50[0][B]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFCE_CE/CLK</td>
</tr>
<tr>
<td>1001.968</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFCE_CE</td>
</tr>
<tr>
<td>1001.620</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C50[0][B]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFCE_CE</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.998%; route: 1.325, 66.002%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.035, 84.703%; tC2Q: 0.368, 15.297%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.082%; route: 1.320, 65.918%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.210</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.410</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.620</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.008</td>
<td>1.325</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C42[1][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.375</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>52</td>
<td>R7C42[1][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.410</td>
<td>2.035</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C50[1][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.003</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C50[1][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.968</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D</td>
</tr>
<tr>
<td>1001.620</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C50[1][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.998%; route: 1.325, 66.002%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.035, 84.703%; tC2Q: 0.368, 15.297%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.082%; route: 1.320, 65.918%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.219</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.410</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.629</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_Q_LUT3_I0_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.008</td>
<td>1.325</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C42[1][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.375</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>52</td>
<td>R7C42[1][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.410</td>
<td>2.035</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C49[0][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_Q_LUT3_I0_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.012</td>
<td>1.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C49[0][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_Q_LUT3_I0_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.977</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_Q_LUT3_I0_F_DFFCE_D</td>
</tr>
<tr>
<td>1001.629</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C49[0][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_Q_LUT3_I0_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.998%; route: 1.325, 66.002%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.035, 84.703%; tC2Q: 0.368, 15.297%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.924%; route: 1.329, 66.076%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.219</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.410</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.629</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_F_MUX2_LUT5_I0_O_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.008</td>
<td>1.325</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C42[1][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.375</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>52</td>
<td>R7C42[1][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.410</td>
<td>2.035</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C49[3][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_F_MUX2_LUT5_I0_O_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.012</td>
<td>1.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C49[3][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_F_MUX2_LUT5_I0_O_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.977</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_F_MUX2_LUT5_I0_O_DFFCE_D</td>
</tr>
<tr>
<td>1001.629</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C49[3][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_F_MUX2_LUT5_I0_O_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.998%; route: 1.325, 66.002%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.035, 84.703%; tC2Q: 0.368, 15.297%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.924%; route: 1.329, 66.076%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.320</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.289</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.609</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_I3_MUX2_LUT5_O_S0_LUT4_I3_1_F_LUT4_I3_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.008</td>
<td>1.325</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C42[1][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.375</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>52</td>
<td>R7C42[1][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.289</td>
<td>1.914</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C48[1][B]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_I3_MUX2_LUT5_O_S0_LUT4_I3_1_F_LUT4_I3_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.991</td>
<td>1.309</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C48[1][B]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_I3_MUX2_LUT5_O_S0_LUT4_I3_1_F_LUT4_I3_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.956</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_I3_MUX2_LUT5_O_S0_LUT4_I3_1_F_LUT4_I3_F_DFFCE_D</td>
</tr>
<tr>
<td>1001.609</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C48[1][B]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_I3_MUX2_LUT5_O_S0_LUT4_I3_1_F_LUT4_I3_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.998%; route: 1.325, 66.002%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.914, 83.890%; tC2Q: 0.368, 16.110%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.275%; route: 1.309, 65.725%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.320</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.289</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.609</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_I3_MUX2_LUT5_O_S0_LUT4_I3_1_F_LUT3_I2_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.008</td>
<td>1.325</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C42[1][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.375</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>52</td>
<td>R7C42[1][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.289</td>
<td>1.914</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C48[1][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_I3_MUX2_LUT5_O_S0_LUT4_I3_1_F_LUT3_I2_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.991</td>
<td>1.309</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C48[1][A]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_I3_MUX2_LUT5_O_S0_LUT4_I3_1_F_LUT3_I2_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.956</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_I3_MUX2_LUT5_O_S0_LUT4_I3_1_F_LUT3_I2_F_DFFCE_D</td>
</tr>
<tr>
<td>1001.609</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C48[1][A]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_I3_MUX2_LUT5_O_S0_LUT4_I3_1_F_LUT3_I2_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.998%; route: 1.325, 66.002%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.914, 83.890%; tC2Q: 0.368, 16.110%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.275%; route: 1.309, 65.725%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.320</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.289</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.609</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.008</td>
<td>1.325</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C42[1][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.375</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>52</td>
<td>R7C42[1][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.289</td>
<td>1.914</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C48[0][B]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.991</td>
<td>1.309</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C48[0][B]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.956</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_F_DFFCE_D</td>
</tr>
<tr>
<td>1001.609</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C48[0][B]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.998%; route: 1.325, 66.002%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.914, 83.890%; tC2Q: 0.368, 16.110%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.275%; route: 1.309, 65.725%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.377</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.247</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.624</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>p_tick_LUT3_F_I1_MUX2_LUT5_S0_I0_LUT3_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.008</td>
<td>1.325</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C42[1][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.375</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>52</td>
<td>R7C42[1][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.248</td>
<td>1.872</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C46[0][B]</td>
<td style=" font-weight:bold;">p_tick_LUT3_F_I1_MUX2_LUT5_S0_I0_LUT3_F_I0_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.007</td>
<td>1.324</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C46[0][B]</td>
<td>p_tick_LUT3_F_I1_MUX2_LUT5_S0_I0_LUT3_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1001.972</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>p_tick_LUT3_F_I1_MUX2_LUT5_S0_I0_LUT3_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td>1001.624</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C46[0][B]</td>
<td>p_tick_LUT3_F_I1_MUX2_LUT5_S0_I0_LUT3_F_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.998%; route: 1.325, 66.002%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.872, 83.594%; tC2Q: 0.368, 16.406%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.008%; route: 1.324, 65.992%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.420</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.200</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.620</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT3_I2_F_LUT4_I2_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.008</td>
<td>1.325</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C42[1][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.375</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>52</td>
<td>R7C42[1][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.200</td>
<td>1.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C48[0][B]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT3_I2_F_LUT4_I2_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.003</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C48[0][B]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT3_I2_F_LUT4_I2_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.968</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT3_I2_F_LUT4_I2_F_DFFCE_D</td>
</tr>
<tr>
<td>1001.620</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C48[0][B]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT3_I2_F_LUT4_I2_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.998%; route: 1.325, 66.002%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.825, 83.238%; tC2Q: 0.368, 16.762%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.082%; route: 1.320, 65.918%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.356</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.508</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.171</td>
<td>0.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C42[1][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.316</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>52</td>
<td>R7C42[1][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.508</td>
<td>0.193</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C44[0][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pixel_tick_DFFCE_CE_6/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.171</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C44[0][A]</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_6/CLK</td>
</tr>
<tr>
<td>1.206</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_6</td>
</tr>
<tr>
<td>1.153</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C44[0][A]</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.661%; route: 0.496, 42.339%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.193, 57.270%; tC2Q: 0.144, 42.730%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.710%; route: 0.495, 42.290%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.356</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.508</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.171</td>
<td>0.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C42[1][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.316</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>52</td>
<td>R7C42[1][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.508</td>
<td>0.193</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C44[0][B]</td>
<td style=" font-weight:bold;">u_pong_pt1.pixel_tick_DFFCE_CE_5/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.171</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C44[0][B]</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_5/CLK</td>
</tr>
<tr>
<td>1.206</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_5</td>
</tr>
<tr>
<td>1.153</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C44[0][B]</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.661%; route: 0.496, 42.339%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.193, 57.270%; tC2Q: 0.144, 42.730%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.710%; route: 0.495, 42.290%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.547</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.704</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.157</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.171</td>
<td>0.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C42[1][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.316</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>52</td>
<td>R7C42[1][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.704</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C42[0][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pixel_tick_DFFCE_CE_3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.175</td>
<td>0.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C42[0][A]</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_3/CLK</td>
</tr>
<tr>
<td>1.210</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_3</td>
</tr>
<tr>
<td>1.157</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C42[0][A]</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.661%; route: 0.496, 42.339%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.389, 72.983%; tC2Q: 0.144, 27.017%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.465%; route: 0.500, 42.535%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.547</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.704</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.157</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.171</td>
<td>0.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C42[1][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.316</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>52</td>
<td>R7C42[1][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.704</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C42[0][B]</td>
<td style=" font-weight:bold;">u_pong_pt1.pixel_tick_DFFCE_CE_2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.175</td>
<td>0.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C42[0][B]</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_2/CLK</td>
</tr>
<tr>
<td>1.210</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_2</td>
</tr>
<tr>
<td>1.157</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C42[0][B]</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.661%; route: 0.496, 42.339%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.389, 72.983%; tC2Q: 0.144, 27.017%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.465%; route: 0.500, 42.535%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.645</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.803</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.157</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pixel_tick_DFFC_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.171</td>
<td>0.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C42[1][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.316</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>52</td>
<td>R7C42[1][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.803</td>
<td>0.487</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C44[0][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pixel_tick_DFFC_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.175</td>
<td>0.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C44[0][A]</td>
<td>u_pong_pt1.pixel_tick_DFFC_Q/CLK</td>
</tr>
<tr>
<td>1.210</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_pong_pt1.pixel_tick_DFFC_Q</td>
</tr>
<tr>
<td>1.157</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C44[0][A]</td>
<td>u_pong_pt1.pixel_tick_DFFC_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.661%; route: 0.496, 42.339%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.487, 77.179%; tC2Q: 0.144, 22.821%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.465%; route: 0.500, 42.535%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.652</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.804</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.171</td>
<td>0.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C42[1][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.316</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>52</td>
<td>R7C42[1][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.804</td>
<td>0.489</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C42[3][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pixel_tick_DFFCE_CE_4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.171</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C42[3][A]</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_4/CLK</td>
</tr>
<tr>
<td>1.206</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_4</td>
</tr>
<tr>
<td>1.153</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C42[3][A]</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.661%; route: 0.496, 42.339%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.489, 77.251%; tC2Q: 0.144, 22.749%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.710%; route: 0.495, 42.290%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.652</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.804</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.171</td>
<td>0.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C42[1][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.316</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>52</td>
<td>R7C42[1][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.804</td>
<td>0.489</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C42[2][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pixel_tick_DFFCE_CE_1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.171</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C42[2][A]</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_1/CLK</td>
</tr>
<tr>
<td>1.206</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_1</td>
</tr>
<tr>
<td>1.153</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C42[2][A]</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.661%; route: 0.496, 42.339%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.489, 77.251%; tC2Q: 0.144, 22.749%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.710%; route: 0.495, 42.290%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.652</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.804</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.171</td>
<td>0.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C42[1][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.316</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>52</td>
<td>R7C42[1][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.804</td>
<td>0.489</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C42[1][B]</td>
<td style=" font-weight:bold;">u_pong_pt1.pixel_tick_DFFCE_CE/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.171</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C42[1][B]</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE/CLK</td>
</tr>
<tr>
<td>1.206</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE</td>
</tr>
<tr>
<td>1.153</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C42[1][B]</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.661%; route: 0.496, 42.339%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.489, 77.251%; tC2Q: 0.144, 22.749%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.710%; route: 0.495, 42.290%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.657</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.804</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.147</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>down_LUT4_I0_I3_MUX2_LUT6_S0_I0_MUX2_LUT5_O_S0_LUT2_I0_F_DFFPE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.171</td>
<td>0.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C42[1][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.316</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>52</td>
<td>R7C42[1][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.804</td>
<td>0.489</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C42[0][A]</td>
<td style=" font-weight:bold;">down_LUT4_I0_I3_MUX2_LUT6_S0_I0_MUX2_LUT5_O_S0_LUT2_I0_F_DFFPE_D/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.165</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C42[0][A]</td>
<td>down_LUT4_I0_I3_MUX2_LUT6_S0_I0_MUX2_LUT5_O_S0_LUT2_I0_F_DFFPE_D/CLK</td>
</tr>
<tr>
<td>1.200</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>down_LUT4_I0_I3_MUX2_LUT6_S0_I0_MUX2_LUT5_O_S0_LUT2_I0_F_DFFPE_D</td>
</tr>
<tr>
<td>1.147</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C42[0][A]</td>
<td>down_LUT4_I0_I3_MUX2_LUT6_S0_I0_MUX2_LUT5_O_S0_LUT2_I0_F_DFFPE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.661%; route: 0.496, 42.339%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.489, 77.251%; tC2Q: 0.144, 22.749%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.958%; route: 0.490, 42.042%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.789</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.954</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.165</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_7</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.171</td>
<td>0.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C42[1][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.316</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>52</td>
<td>R7C42[1][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.954</td>
<td>0.639</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C46[0][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pixel_tick_DFFCE_CE_7/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.183</td>
<td>0.508</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C46[0][A]</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_7/CLK</td>
</tr>
<tr>
<td>1.218</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_7</td>
</tr>
<tr>
<td>1.165</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C46[0][A]</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_7</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.012</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.661%; route: 0.496, 42.339%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.639, 81.609%; tC2Q: 0.144, 18.391%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.101%; route: 0.508, 42.899%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.839</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.980</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.140</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_LUT4_I1_I2_LUT4_F_I2_LUT2_I1_F_LUT4_I1_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.171</td>
<td>0.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C42[1][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.316</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>52</td>
<td>R7C42[1][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.980</td>
<td>0.664</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C45[0][B]</td>
<td style=" font-weight:bold;">down_LUT4_I0_F_MUX2_LUT5_I1_O_LUT4_I1_I2_LUT4_F_I2_LUT2_I1_F_LUT4_I1_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.158</td>
<td>0.483</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C45[0][B]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_LUT4_I1_I2_LUT4_F_I2_LUT2_I1_F_LUT4_I1_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.193</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_LUT4_I1_I2_LUT4_F_I2_LUT2_I1_F_LUT4_I1_F_DFFCE_D</td>
</tr>
<tr>
<td>1.140</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C45[0][B]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_LUT4_I1_I2_LUT4_F_I2_LUT2_I1_F_LUT4_I1_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.661%; route: 0.496, 42.339%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.664, 82.178%; tC2Q: 0.144, 17.822%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.308%; route: 0.483, 41.692%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.839</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.980</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.140</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_LUT4_I1_I2_LUT4_F_I2_LUT2_I1_F_LUT3_I2_F_MUX2_LUT5_I0_O_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.171</td>
<td>0.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C42[1][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.316</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>52</td>
<td>R7C42[1][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.980</td>
<td>0.664</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C45[1][A]</td>
<td style=" font-weight:bold;">down_LUT4_I0_F_MUX2_LUT5_I1_O_LUT4_I1_I2_LUT4_F_I2_LUT2_I1_F_LUT3_I2_F_MUX2_LUT5_I0_O_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.158</td>
<td>0.483</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C45[1][A]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_LUT4_I1_I2_LUT4_F_I2_LUT2_I1_F_LUT3_I2_F_MUX2_LUT5_I0_O_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.193</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_LUT4_I1_I2_LUT4_F_I2_LUT2_I1_F_LUT3_I2_F_MUX2_LUT5_I0_O_DFFCE_D</td>
</tr>
<tr>
<td>1.140</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C45[1][A]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_LUT4_I1_I2_LUT4_F_I2_LUT2_I1_F_LUT3_I2_F_MUX2_LUT5_I0_O_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.661%; route: 0.496, 42.339%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.664, 82.178%; tC2Q: 0.144, 17.822%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.308%; route: 0.483, 41.692%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.847</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.984</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.137</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>up_LUT3_I0_F_MUX2_LUT5_S0_O_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.171</td>
<td>0.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C42[1][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.316</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>52</td>
<td>R7C42[1][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.984</td>
<td>0.668</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C45[3][A]</td>
<td style=" font-weight:bold;">up_LUT3_I0_F_MUX2_LUT5_S0_O_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.155</td>
<td>0.479</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C45[3][A]</td>
<td>up_LUT3_I0_F_MUX2_LUT5_S0_O_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.189</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>up_LUT3_I0_F_MUX2_LUT5_S0_O_DFFCE_D</td>
</tr>
<tr>
<td>1.137</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C45[3][A]</td>
<td>up_LUT3_I0_F_MUX2_LUT5_S0_O_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.017</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.661%; route: 0.496, 42.339%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.668, 82.266%; tC2Q: 0.144, 17.734%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.510%; route: 0.479, 41.490%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.847</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.984</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.137</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>up_LUT3_I0_F_LUT3_I2_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.171</td>
<td>0.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C42[1][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.316</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>52</td>
<td>R7C42[1][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.984</td>
<td>0.668</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C45[2][B]</td>
<td style=" font-weight:bold;">up_LUT3_I0_F_LUT3_I2_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.155</td>
<td>0.479</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C45[2][B]</td>
<td>up_LUT3_I0_F_LUT3_I2_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.189</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>up_LUT3_I0_F_LUT3_I2_F_DFFCE_D</td>
</tr>
<tr>
<td>1.137</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C45[2][B]</td>
<td>up_LUT3_I0_F_LUT3_I2_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.017</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.661%; route: 0.496, 42.339%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.668, 82.266%; tC2Q: 0.144, 17.734%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.510%; route: 0.479, 41.490%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.847</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.984</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.137</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_LUT4_I1_I2_LUT4_F_I2_LUT4_I1_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.171</td>
<td>0.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C42[1][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.316</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>52</td>
<td>R7C42[1][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.984</td>
<td>0.668</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C45[2][A]</td>
<td style=" font-weight:bold;">down_LUT4_I0_F_MUX2_LUT5_I1_O_LUT4_I1_I2_LUT4_F_I2_LUT4_I1_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.155</td>
<td>0.479</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C45[2][A]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_LUT4_I1_I2_LUT4_F_I2_LUT4_I1_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.189</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_LUT4_I1_I2_LUT4_F_I2_LUT4_I1_F_DFFCE_D</td>
</tr>
<tr>
<td>1.137</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C45[2][A]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_LUT4_I1_I2_LUT4_F_I2_LUT4_I1_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.017</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.661%; route: 0.496, 42.339%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.668, 82.266%; tC2Q: 0.144, 17.734%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.510%; route: 0.479, 41.490%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.851</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.984</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.133</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>p_tick_LUT3_F_I1_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_DFFPE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.171</td>
<td>0.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C42[1][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.316</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>52</td>
<td>R7C42[1][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.984</td>
<td>0.668</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C44[3][A]</td>
<td style=" font-weight:bold;">p_tick_LUT3_F_I1_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_DFFPE_D/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.151</td>
<td>0.475</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C44[3][A]</td>
<td>p_tick_LUT3_F_I1_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_DFFPE_D/CLK</td>
</tr>
<tr>
<td>1.186</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>p_tick_LUT3_F_I1_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_DFFPE_D</td>
</tr>
<tr>
<td>1.133</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C44[3][A]</td>
<td>p_tick_LUT3_F_I1_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_DFFPE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.021</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.661%; route: 0.496, 42.339%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.668, 82.266%; tC2Q: 0.144, 17.734%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.714%; route: 0.475, 41.286%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.851</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.984</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.133</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>p_tick_LUT3_F_I1_MUX2_LUT5_S0_O_LUT4_I3_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.171</td>
<td>0.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C42[1][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.316</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>52</td>
<td>R7C42[1][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.984</td>
<td>0.668</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C44[0][B]</td>
<td style=" font-weight:bold;">p_tick_LUT3_F_I1_MUX2_LUT5_S0_O_LUT4_I3_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.151</td>
<td>0.475</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C44[0][B]</td>
<td>p_tick_LUT3_F_I1_MUX2_LUT5_S0_O_LUT4_I3_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.186</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>p_tick_LUT3_F_I1_MUX2_LUT5_S0_O_LUT4_I3_F_DFFCE_D</td>
</tr>
<tr>
<td>1.133</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C44[0][B]</td>
<td>p_tick_LUT3_F_I1_MUX2_LUT5_S0_O_LUT4_I3_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.021</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.661%; route: 0.496, 42.339%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.668, 82.266%; tC2Q: 0.144, 17.734%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.714%; route: 0.475, 41.286%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.050</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.207</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.157</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT3_I2_F_LUT4_I3_1_F_LUT4_I3_F_MUX2_LUT5_I0_O_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.171</td>
<td>0.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C42[1][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.316</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>52</td>
<td>R7C42[1][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.207</td>
<td>0.892</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C48[1][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT3_I2_F_LUT4_I3_1_F_LUT4_I3_F_MUX2_LUT5_I0_O_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.175</td>
<td>0.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C48[1][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT3_I2_F_LUT4_I3_1_F_LUT4_I3_F_MUX2_LUT5_I0_O_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.210</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT3_I2_F_LUT4_I3_1_F_LUT4_I3_F_MUX2_LUT5_I0_O_DFFCE_D</td>
</tr>
<tr>
<td>1.157</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C48[1][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT3_I2_F_LUT4_I3_1_F_LUT4_I3_F_MUX2_LUT5_I0_O_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.661%; route: 0.496, 42.339%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.892, 86.100%; tC2Q: 0.144, 13.900%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.465%; route: 0.500, 42.535%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.050</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.207</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.157</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT3_I2_F_LUT4_I3_1_F_LUT4_I3_1_F_MUX2_LUT5_S0_O_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.171</td>
<td>0.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C42[1][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.316</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>52</td>
<td>R7C42[1][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.207</td>
<td>0.892</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C48[3][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT3_I2_F_LUT4_I3_1_F_LUT4_I3_1_F_MUX2_LUT5_S0_O_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.175</td>
<td>0.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C48[3][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT3_I2_F_LUT4_I3_1_F_LUT4_I3_1_F_MUX2_LUT5_S0_O_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.210</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT3_I2_F_LUT4_I3_1_F_LUT4_I3_1_F_MUX2_LUT5_S0_O_DFFCE_D</td>
</tr>
<tr>
<td>1.157</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C48[3][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT3_I2_F_LUT4_I3_1_F_LUT4_I3_1_F_MUX2_LUT5_S0_O_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.661%; route: 0.496, 42.339%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.892, 86.100%; tC2Q: 0.144, 13.900%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.465%; route: 0.500, 42.535%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.050</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.207</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.157</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT3_I2_F_LUT4_I3_1_F_LUT4_I3_1_F_LUT4_I3_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.171</td>
<td>0.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C42[1][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.316</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>52</td>
<td>R7C42[1][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.207</td>
<td>0.892</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C48[0][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT3_I2_F_LUT4_I3_1_F_LUT4_I3_1_F_LUT4_I3_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.175</td>
<td>0.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C48[0][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT3_I2_F_LUT4_I3_1_F_LUT4_I3_1_F_LUT4_I3_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.210</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT3_I2_F_LUT4_I3_1_F_LUT4_I3_1_F_LUT4_I3_F_DFFCE_D</td>
</tr>
<tr>
<td>1.157</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C48[0][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT3_I2_F_LUT4_I3_1_F_LUT4_I3_1_F_LUT4_I3_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.661%; route: 0.496, 42.339%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.892, 86.100%; tC2Q: 0.144, 13.900%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.465%; route: 0.500, 42.535%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.053</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.186</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.133</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.refresh_tick_LUT4_F_I2_MUX2_LUT5_O_S0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.171</td>
<td>0.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C42[1][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.316</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>52</td>
<td>R7C42[1][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.186</td>
<td>0.870</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C47[0][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.refresh_tick_LUT4_F_I2_MUX2_LUT5_O_S0_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.151</td>
<td>0.475</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C47[0][A]</td>
<td>u_pong_pt1.pg.refresh_tick_LUT4_F_I2_MUX2_LUT5_O_S0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.186</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_pong_pt1.pg.refresh_tick_LUT4_F_I2_MUX2_LUT5_O_S0_DFFCE_Q</td>
</tr>
<tr>
<td>1.133</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C47[0][A]</td>
<td>u_pong_pt1.pg.refresh_tick_LUT4_F_I2_MUX2_LUT5_O_S0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.021</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.661%; route: 0.496, 42.339%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.870, 85.799%; tC2Q: 0.144, 14.201%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.714%; route: 0.475, 41.286%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.053</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.186</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.133</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>p_tick_LUT3_F_I1_MUX2_LUT5_S0_O_MUX2_LUT5_S0_1_O_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.171</td>
<td>0.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C42[1][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.316</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>52</td>
<td>R7C42[1][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.186</td>
<td>0.870</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C47[3][A]</td>
<td style=" font-weight:bold;">p_tick_LUT3_F_I1_MUX2_LUT5_S0_O_MUX2_LUT5_S0_1_O_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.151</td>
<td>0.475</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C47[3][A]</td>
<td>p_tick_LUT3_F_I1_MUX2_LUT5_S0_O_MUX2_LUT5_S0_1_O_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.186</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>p_tick_LUT3_F_I1_MUX2_LUT5_S0_O_MUX2_LUT5_S0_1_O_DFFCE_D</td>
</tr>
<tr>
<td>1.133</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C47[3][A]</td>
<td>p_tick_LUT3_F_I1_MUX2_LUT5_S0_O_MUX2_LUT5_S0_1_O_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.021</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.661%; route: 0.496, 42.339%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.870, 85.799%; tC2Q: 0.144, 14.201%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.714%; route: 0.475, 41.286%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.053</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.186</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.133</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>p_tick_LUT3_F_I1_MUX2_LUT5_S0_O_LUT4_I3_1_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.171</td>
<td>0.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C42[1][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.316</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>52</td>
<td>R7C42[1][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.186</td>
<td>0.870</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C47[1][A]</td>
<td style=" font-weight:bold;">p_tick_LUT3_F_I1_MUX2_LUT5_S0_O_LUT4_I3_1_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.151</td>
<td>0.475</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C47[1][A]</td>
<td>p_tick_LUT3_F_I1_MUX2_LUT5_S0_O_LUT4_I3_1_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.186</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>p_tick_LUT3_F_I1_MUX2_LUT5_S0_O_LUT4_I3_1_F_DFFCE_D</td>
</tr>
<tr>
<td>1.133</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C47[1][A]</td>
<td>p_tick_LUT3_F_I1_MUX2_LUT5_S0_O_LUT4_I3_1_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.021</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.661%; route: 0.496, 42.339%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.870, 85.799%; tC2Q: 0.144, 14.201%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.714%; route: 0.475, 41.286%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.053</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.186</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.133</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>p_tick_LUT3_F_I1_MUX2_LUT5_S0_O_LUT3_I2_1_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.171</td>
<td>0.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C42[1][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.316</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>52</td>
<td>R7C42[1][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.186</td>
<td>0.870</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C47[0][B]</td>
<td style=" font-weight:bold;">p_tick_LUT3_F_I1_MUX2_LUT5_S0_O_LUT3_I2_1_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.151</td>
<td>0.475</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C47[0][B]</td>
<td>p_tick_LUT3_F_I1_MUX2_LUT5_S0_O_LUT3_I2_1_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.186</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>p_tick_LUT3_F_I1_MUX2_LUT5_S0_O_LUT3_I2_1_F_DFFCE_D</td>
</tr>
<tr>
<td>1.133</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C47[0][B]</td>
<td>p_tick_LUT3_F_I1_MUX2_LUT5_S0_O_LUT3_I2_1_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.021</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.661%; route: 0.496, 42.339%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.870, 85.799%; tC2Q: 0.144, 14.201%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.714%; route: 0.475, 41.286%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.053</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.186</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.133</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>p_tick_LUT3_F_I1_LUT4_F_I3_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.171</td>
<td>0.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C42[1][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.316</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>52</td>
<td>R7C42[1][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.186</td>
<td>0.870</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C47[1][B]</td>
<td style=" font-weight:bold;">p_tick_LUT3_F_I1_LUT4_F_I3_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.151</td>
<td>0.475</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C47[1][B]</td>
<td>p_tick_LUT3_F_I1_LUT4_F_I3_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.186</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>p_tick_LUT3_F_I1_LUT4_F_I3_DFFCE_Q</td>
</tr>
<tr>
<td>1.133</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C47[1][B]</td>
<td>p_tick_LUT3_F_I1_LUT4_F_I3_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.021</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.661%; route: 0.496, 42.339%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.870, 85.799%; tC2Q: 0.144, 14.201%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.714%; route: 0.475, 41.286%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.888</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.138</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>up_DFFE_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>502.053</td>
<td>1.366</td>
<td>tNET</td>
<td>FF</td>
<td>up_DFFE_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1001.192</td>
<td>0.516</td>
<td>tNET</td>
<td>RR</td>
<td>up_DFFE_Q/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.893</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.143</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>stimIn[0][1]_DFFE_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>502.047</td>
<td>1.359</td>
<td>tNET</td>
<td>FF</td>
<td>stimIn[0][1]_DFFE_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1001.190</td>
<td>0.515</td>
<td>tNET</td>
<td>RR</td>
<td>stimIn[0][1]_DFFE_Q/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.893</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.143</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>stimIn[0][3]_DFFE_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>502.047</td>
<td>1.359</td>
<td>tNET</td>
<td>FF</td>
<td>stimIn[0][3]_DFFE_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1001.190</td>
<td>0.515</td>
<td>tNET</td>
<td>RR</td>
<td>stimIn[0][3]_DFFE_Q/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.893</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.143</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Dout_emu[7]_OBUF_O_I_DFFRE_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>502.047</td>
<td>1.359</td>
<td>tNET</td>
<td>FF</td>
<td>Dout_emu[7]_OBUF_O_I_DFFRE_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1001.190</td>
<td>0.515</td>
<td>tNET</td>
<td>RR</td>
<td>Dout_emu[7]_OBUF_O_I_DFFRE_Q/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.894</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.144</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_7</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>502.039</td>
<td>1.352</td>
<td>tNET</td>
<td>FF</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_7/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.183</td>
<td>0.508</td>
<td>tNET</td>
<td>RR</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE_7/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.898</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.148</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>stimIn[0][2]_DFFE_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>502.038</td>
<td>1.350</td>
<td>tNET</td>
<td>FF</td>
<td>stimIn[0][2]_DFFE_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1001.186</td>
<td>0.511</td>
<td>tNET</td>
<td>RR</td>
<td>stimIn[0][2]_DFFE_Q/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.898</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.148</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>stimIn[0][0]_DFFE_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>502.038</td>
<td>1.350</td>
<td>tNET</td>
<td>FF</td>
<td>stimIn[0][0]_DFFE_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1001.186</td>
<td>0.511</td>
<td>tNET</td>
<td>RR</td>
<td>stimIn[0][0]_DFFE_Q/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.898</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.148</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Dout_emu[6]_OBUF_O_I_DFFE_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>502.038</td>
<td>1.350</td>
<td>tNET</td>
<td>FF</td>
<td>Dout_emu[6]_OBUF_O_I_DFFE_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1001.186</td>
<td>0.511</td>
<td>tNET</td>
<td>RR</td>
<td>Dout_emu[6]_OBUF_O_I_DFFE_Q/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.901</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.151</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>up_DFFE_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.048</td>
<td>1.366</td>
<td>tNET</td>
<td>RR</td>
<td>up_DFFE_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>500.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>501.199</td>
<td>0.521</td>
<td>tNET</td>
<td>FF</td>
<td>up_DFFE_Q/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.902</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.152</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>vectOut[1][2]_DFFRE_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>502.011</td>
<td>1.323</td>
<td>tNET</td>
<td>FF</td>
<td>vectOut[1][2]_DFFRE_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1001.163</td>
<td>0.488</td>
<td>tNET</td>
<td>RR</td>
<td>vectOut[1][2]_DFFRE_Q/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>52</td>
<td>u_pong_pt1.clk</td>
<td>991.676</td>
<td>1.353</td>
</tr>
<tr>
<td>52</td>
<td>reset</td>
<td>996.844</td>
<td>2.669</td>
</tr>
<tr>
<td>41</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_1_F_LUT3_I2_F_DFFCE_D_Q</td>
<td>993.521</td>
<td>0.892</td>
</tr>
<tr>
<td>40</td>
<td>p_tick_LUT3_F_I1_MUX2_LUT5_S0_O_LUT4_I3_F_DFFCE_D_Q</td>
<td>993.224</td>
<td>1.811</td>
</tr>
<tr>
<td>40</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_LUT4_I1_F_DFFCE_D_Q</td>
<td>993.746</td>
<td>1.049</td>
</tr>
<tr>
<td>39</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_F_DFFCE_D_Q</td>
<td>993.361</td>
<td>1.091</td>
</tr>
<tr>
<td>39</td>
<td>u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_I3_MUX2_LUT5_O_S0_LUT4_I3_F_DFFCE_D_Q</td>
<td>994.160</td>
<td>1.345</td>
</tr>
<tr>
<td>39</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT2_I0_F_DFFCE_D_Q</td>
<td>993.688</td>
<td>1.043</td>
</tr>
<tr>
<td>38</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_1_F_LUT4_I3_F_DFFCE_D_Q</td>
<td>993.950</td>
<td>1.120</td>
</tr>
<tr>
<td>37</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT3_I2_F_LUT4_I2_F_DFFCE_D_Q</td>
<td>992.762</td>
<td>1.026</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R14C45</td>
<td>44.44%</td>
</tr>
<tr>
<td>R14C46</td>
<td>38.89%</td>
</tr>
<tr>
<td>R9C48</td>
<td>34.72%</td>
</tr>
<tr>
<td>R13C45</td>
<td>33.33%</td>
</tr>
<tr>
<td>R8C48</td>
<td>31.94%</td>
</tr>
<tr>
<td>R14C47</td>
<td>30.56%</td>
</tr>
<tr>
<td>R11C44</td>
<td>30.56%</td>
</tr>
<tr>
<td>R14C48</td>
<td>29.17%</td>
</tr>
<tr>
<td>R15C45</td>
<td>26.39%</td>
</tr>
<tr>
<td>R9C50</td>
<td>26.39%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name sys_clk_emu -period 1000 -waveform {0 500} [get_ports {clk_emu}] -add</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name sys_clk_dut -period 1000 -waveform {0 500} [get_ports {clk_dut}] -add</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
