Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Mar 15 21:18:16 2022
| Host         : LAPTOP-ST9L9JE9 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (25)
6. checking no_output_delay (30)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (25)
-------------------------------
 There are 25 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (30)
--------------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.660        0.000                      0                  188        0.184        0.000                      0                  188        4.500        0.000                       0                    88  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               3.660        0.000                      0                  188        0.184        0.000                      0                  188        4.500        0.000                       0                    88  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        3.660ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.184ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.660ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsmchecker/FSM_onehot_M_fsmtest_q_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.746ns  (logic 1.396ns (24.294%)  route 4.350ns (75.705%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns = ( 14.899 - 10.000 ) 
    Source Clock Delay      (SCD):    5.205ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.621     5.205    buttoncond_gen_0[0].buttoncond/clk_IBUF_BUFG
    SLICE_X65Y86         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y86         FDRE (Prop_fdre_C_Q)         0.456     5.661 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.823     6.484    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[3]
    SLICE_X64Y87         LUT4 (Prop_lut4_I2_O)        0.124     6.608 f  buttoncond_gen_0[0].buttoncond/M_last_q_i_4/O
                         net (fo=1, routed)           0.452     7.060    buttoncond_gen_0[0].buttoncond/M_last_q_i_4_n_0
    SLICE_X64Y87         LUT6 (Prop_lut6_I4_O)        0.124     7.184 f  buttoncond_gen_0[0].buttoncond/M_last_q_i_3/O
                         net (fo=1, routed)           0.417     7.602    buttoncond_gen_0[0].buttoncond/M_last_q_i_3_n_0
    SLICE_X64Y88         LUT6 (Prop_lut6_I5_O)        0.124     7.726 r  buttoncond_gen_0[0].buttoncond/M_last_q_i_1/O
                         net (fo=3, routed)           0.712     8.437    buttoncond_gen_0[0].buttoncond/M_buttoncond_out
    SLICE_X64Y84         LUT2 (Prop_lut2_I0_O)        0.116     8.553 r  buttoncond_gen_0[0].buttoncond/FSM_onehot_M_fsmtest_q[9]_i_5/O
                         net (fo=4, routed)           0.674     9.227    fsmchecker/slowClock/FSM_onehot_M_fsmtest_q_reg[3]
    SLICE_X65Y78         LUT6 (Prop_lut6_I5_O)        0.328     9.555 r  fsmchecker/slowClock/FSM_onehot_M_fsmtest_q[9]_i_2/O
                         net (fo=10, routed)          0.625    10.181    fsmchecker/slowClock/FSM_onehot_M_fsmtest_q_reg[0]
    SLICE_X65Y77         LUT3 (Prop_lut3_I0_O)        0.124    10.305 r  fsmchecker/slowClock/FSM_onehot_M_fsmtest_q[9]_i_1/O
                         net (fo=7, routed)           0.647    10.951    fsmchecker/slowClock_n_2
    SLICE_X64Y77         FDRE                                         r  fsmchecker/FSM_onehot_M_fsmtest_q_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.495    14.899    fsmchecker/clk_IBUF_BUFG
    SLICE_X64Y77         FDRE                                         r  fsmchecker/FSM_onehot_M_fsmtest_q_reg[4]/C
                         clock pessimism              0.272    15.171    
                         clock uncertainty           -0.035    15.136    
    SLICE_X64Y77         FDRE (Setup_fdre_C_R)       -0.524    14.612    fsmchecker/FSM_onehot_M_fsmtest_q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.612    
                         arrival time                         -10.951    
  -------------------------------------------------------------------
                         slack                                  3.660    

Slack (MET) :             3.828ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsmchecker/FSM_onehot_M_fsmtest_q_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.673ns  (logic 1.396ns (24.608%)  route 4.277ns (75.392%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.205ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.621     5.205    buttoncond_gen_0[0].buttoncond/clk_IBUF_BUFG
    SLICE_X65Y86         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y86         FDRE (Prop_fdre_C_Q)         0.456     5.661 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.823     6.484    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[3]
    SLICE_X64Y87         LUT4 (Prop_lut4_I2_O)        0.124     6.608 f  buttoncond_gen_0[0].buttoncond/M_last_q_i_4/O
                         net (fo=1, routed)           0.452     7.060    buttoncond_gen_0[0].buttoncond/M_last_q_i_4_n_0
    SLICE_X64Y87         LUT6 (Prop_lut6_I4_O)        0.124     7.184 f  buttoncond_gen_0[0].buttoncond/M_last_q_i_3/O
                         net (fo=1, routed)           0.417     7.602    buttoncond_gen_0[0].buttoncond/M_last_q_i_3_n_0
    SLICE_X64Y88         LUT6 (Prop_lut6_I5_O)        0.124     7.726 r  buttoncond_gen_0[0].buttoncond/M_last_q_i_1/O
                         net (fo=3, routed)           0.712     8.437    buttoncond_gen_0[0].buttoncond/M_buttoncond_out
    SLICE_X64Y84         LUT2 (Prop_lut2_I0_O)        0.116     8.553 r  buttoncond_gen_0[0].buttoncond/FSM_onehot_M_fsmtest_q[9]_i_5/O
                         net (fo=4, routed)           0.674     9.227    fsmchecker/slowClock/FSM_onehot_M_fsmtest_q_reg[3]
    SLICE_X65Y78         LUT6 (Prop_lut6_I5_O)        0.328     9.555 r  fsmchecker/slowClock/FSM_onehot_M_fsmtest_q[9]_i_2/O
                         net (fo=10, routed)          0.625    10.181    fsmchecker/slowClock/FSM_onehot_M_fsmtest_q_reg[0]
    SLICE_X65Y77         LUT3 (Prop_lut3_I0_O)        0.124    10.305 r  fsmchecker/slowClock/FSM_onehot_M_fsmtest_q[9]_i_1/O
                         net (fo=7, routed)           0.573    10.878    fsmchecker/slowClock_n_2
    SLICE_X62Y76         FDRE                                         r  fsmchecker/FSM_onehot_M_fsmtest_q_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.494    14.898    fsmchecker/clk_IBUF_BUFG
    SLICE_X62Y76         FDRE                                         r  fsmchecker/FSM_onehot_M_fsmtest_q_reg[3]/C
                         clock pessimism              0.272    15.170    
                         clock uncertainty           -0.035    15.135    
    SLICE_X62Y76         FDRE (Setup_fdre_C_R)       -0.429    14.706    fsmchecker/FSM_onehot_M_fsmtest_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.706    
                         arrival time                         -10.878    
  -------------------------------------------------------------------
                         slack                                  3.828    

Slack (MET) :             3.832ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsmchecker/FSM_onehot_M_fsmtest_q_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.669ns  (logic 1.396ns (24.627%)  route 4.273ns (75.373%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.205ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.621     5.205    buttoncond_gen_0[0].buttoncond/clk_IBUF_BUFG
    SLICE_X65Y86         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y86         FDRE (Prop_fdre_C_Q)         0.456     5.661 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.823     6.484    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[3]
    SLICE_X64Y87         LUT4 (Prop_lut4_I2_O)        0.124     6.608 f  buttoncond_gen_0[0].buttoncond/M_last_q_i_4/O
                         net (fo=1, routed)           0.452     7.060    buttoncond_gen_0[0].buttoncond/M_last_q_i_4_n_0
    SLICE_X64Y87         LUT6 (Prop_lut6_I4_O)        0.124     7.184 f  buttoncond_gen_0[0].buttoncond/M_last_q_i_3/O
                         net (fo=1, routed)           0.417     7.602    buttoncond_gen_0[0].buttoncond/M_last_q_i_3_n_0
    SLICE_X64Y88         LUT6 (Prop_lut6_I5_O)        0.124     7.726 r  buttoncond_gen_0[0].buttoncond/M_last_q_i_1/O
                         net (fo=3, routed)           0.712     8.437    buttoncond_gen_0[0].buttoncond/M_buttoncond_out
    SLICE_X64Y84         LUT2 (Prop_lut2_I0_O)        0.116     8.553 r  buttoncond_gen_0[0].buttoncond/FSM_onehot_M_fsmtest_q[9]_i_5/O
                         net (fo=4, routed)           0.674     9.227    fsmchecker/slowClock/FSM_onehot_M_fsmtest_q_reg[3]
    SLICE_X65Y78         LUT6 (Prop_lut6_I5_O)        0.328     9.555 r  fsmchecker/slowClock/FSM_onehot_M_fsmtest_q[9]_i_2/O
                         net (fo=10, routed)          0.625    10.181    fsmchecker/slowClock/FSM_onehot_M_fsmtest_q_reg[0]
    SLICE_X65Y77         LUT3 (Prop_lut3_I0_O)        0.124    10.305 r  fsmchecker/slowClock/FSM_onehot_M_fsmtest_q[9]_i_1/O
                         net (fo=7, routed)           0.569    10.874    fsmchecker/slowClock_n_2
    SLICE_X63Y76         FDRE                                         r  fsmchecker/FSM_onehot_M_fsmtest_q_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.494    14.898    fsmchecker/clk_IBUF_BUFG
    SLICE_X63Y76         FDRE                                         r  fsmchecker/FSM_onehot_M_fsmtest_q_reg[9]/C
                         clock pessimism              0.272    15.170    
                         clock uncertainty           -0.035    15.135    
    SLICE_X63Y76         FDRE (Setup_fdre_C_R)       -0.429    14.706    fsmchecker/FSM_onehot_M_fsmtest_q_reg[9]
  -------------------------------------------------------------------
                         required time                         14.706    
                         arrival time                         -10.874    
  -------------------------------------------------------------------
                         slack                                  3.832    

Slack (MET) :             3.874ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsmchecker/FSM_onehot_M_fsmtest_q_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.628ns  (logic 1.396ns (24.806%)  route 4.232ns (75.194%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns = ( 14.899 - 10.000 ) 
    Source Clock Delay      (SCD):    5.205ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.621     5.205    buttoncond_gen_0[0].buttoncond/clk_IBUF_BUFG
    SLICE_X65Y86         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y86         FDRE (Prop_fdre_C_Q)         0.456     5.661 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.823     6.484    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[3]
    SLICE_X64Y87         LUT4 (Prop_lut4_I2_O)        0.124     6.608 f  buttoncond_gen_0[0].buttoncond/M_last_q_i_4/O
                         net (fo=1, routed)           0.452     7.060    buttoncond_gen_0[0].buttoncond/M_last_q_i_4_n_0
    SLICE_X64Y87         LUT6 (Prop_lut6_I4_O)        0.124     7.184 f  buttoncond_gen_0[0].buttoncond/M_last_q_i_3/O
                         net (fo=1, routed)           0.417     7.602    buttoncond_gen_0[0].buttoncond/M_last_q_i_3_n_0
    SLICE_X64Y88         LUT6 (Prop_lut6_I5_O)        0.124     7.726 r  buttoncond_gen_0[0].buttoncond/M_last_q_i_1/O
                         net (fo=3, routed)           0.712     8.437    buttoncond_gen_0[0].buttoncond/M_buttoncond_out
    SLICE_X64Y84         LUT2 (Prop_lut2_I0_O)        0.116     8.553 r  buttoncond_gen_0[0].buttoncond/FSM_onehot_M_fsmtest_q[9]_i_5/O
                         net (fo=4, routed)           0.674     9.227    fsmchecker/slowClock/FSM_onehot_M_fsmtest_q_reg[3]
    SLICE_X65Y78         LUT6 (Prop_lut6_I5_O)        0.328     9.555 r  fsmchecker/slowClock/FSM_onehot_M_fsmtest_q[9]_i_2/O
                         net (fo=10, routed)          0.625    10.181    fsmchecker/slowClock/FSM_onehot_M_fsmtest_q_reg[0]
    SLICE_X65Y77         LUT3 (Prop_lut3_I0_O)        0.124    10.305 r  fsmchecker/slowClock/FSM_onehot_M_fsmtest_q[9]_i_1/O
                         net (fo=7, routed)           0.528    10.833    fsmchecker/slowClock_n_2
    SLICE_X62Y77         FDRE                                         r  fsmchecker/FSM_onehot_M_fsmtest_q_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.495    14.899    fsmchecker/clk_IBUF_BUFG
    SLICE_X62Y77         FDRE                                         r  fsmchecker/FSM_onehot_M_fsmtest_q_reg[5]/C
                         clock pessimism              0.272    15.171    
                         clock uncertainty           -0.035    15.136    
    SLICE_X62Y77         FDRE (Setup_fdre_C_R)       -0.429    14.707    fsmchecker/FSM_onehot_M_fsmtest_q_reg[5]
  -------------------------------------------------------------------
                         required time                         14.707    
                         arrival time                         -10.833    
  -------------------------------------------------------------------
                         slack                                  3.874    

Slack (MET) :             3.874ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsmchecker/FSM_onehot_M_fsmtest_q_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.628ns  (logic 1.396ns (24.806%)  route 4.232ns (75.194%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns = ( 14.899 - 10.000 ) 
    Source Clock Delay      (SCD):    5.205ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.621     5.205    buttoncond_gen_0[0].buttoncond/clk_IBUF_BUFG
    SLICE_X65Y86         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y86         FDRE (Prop_fdre_C_Q)         0.456     5.661 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.823     6.484    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[3]
    SLICE_X64Y87         LUT4 (Prop_lut4_I2_O)        0.124     6.608 f  buttoncond_gen_0[0].buttoncond/M_last_q_i_4/O
                         net (fo=1, routed)           0.452     7.060    buttoncond_gen_0[0].buttoncond/M_last_q_i_4_n_0
    SLICE_X64Y87         LUT6 (Prop_lut6_I4_O)        0.124     7.184 f  buttoncond_gen_0[0].buttoncond/M_last_q_i_3/O
                         net (fo=1, routed)           0.417     7.602    buttoncond_gen_0[0].buttoncond/M_last_q_i_3_n_0
    SLICE_X64Y88         LUT6 (Prop_lut6_I5_O)        0.124     7.726 r  buttoncond_gen_0[0].buttoncond/M_last_q_i_1/O
                         net (fo=3, routed)           0.712     8.437    buttoncond_gen_0[0].buttoncond/M_buttoncond_out
    SLICE_X64Y84         LUT2 (Prop_lut2_I0_O)        0.116     8.553 r  buttoncond_gen_0[0].buttoncond/FSM_onehot_M_fsmtest_q[9]_i_5/O
                         net (fo=4, routed)           0.674     9.227    fsmchecker/slowClock/FSM_onehot_M_fsmtest_q_reg[3]
    SLICE_X65Y78         LUT6 (Prop_lut6_I5_O)        0.328     9.555 r  fsmchecker/slowClock/FSM_onehot_M_fsmtest_q[9]_i_2/O
                         net (fo=10, routed)          0.625    10.181    fsmchecker/slowClock/FSM_onehot_M_fsmtest_q_reg[0]
    SLICE_X65Y77         LUT3 (Prop_lut3_I0_O)        0.124    10.305 r  fsmchecker/slowClock/FSM_onehot_M_fsmtest_q[9]_i_1/O
                         net (fo=7, routed)           0.528    10.833    fsmchecker/slowClock_n_2
    SLICE_X62Y77         FDRE                                         r  fsmchecker/FSM_onehot_M_fsmtest_q_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.495    14.899    fsmchecker/clk_IBUF_BUFG
    SLICE_X62Y77         FDRE                                         r  fsmchecker/FSM_onehot_M_fsmtest_q_reg[6]/C
                         clock pessimism              0.272    15.171    
                         clock uncertainty           -0.035    15.136    
    SLICE_X62Y77         FDRE (Setup_fdre_C_R)       -0.429    14.707    fsmchecker/FSM_onehot_M_fsmtest_q_reg[6]
  -------------------------------------------------------------------
                         required time                         14.707    
                         arrival time                         -10.833    
  -------------------------------------------------------------------
                         slack                                  3.874    

Slack (MET) :             3.874ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsmchecker/FSM_onehot_M_fsmtest_q_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.628ns  (logic 1.396ns (24.806%)  route 4.232ns (75.194%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns = ( 14.899 - 10.000 ) 
    Source Clock Delay      (SCD):    5.205ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.621     5.205    buttoncond_gen_0[0].buttoncond/clk_IBUF_BUFG
    SLICE_X65Y86         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y86         FDRE (Prop_fdre_C_Q)         0.456     5.661 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.823     6.484    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[3]
    SLICE_X64Y87         LUT4 (Prop_lut4_I2_O)        0.124     6.608 f  buttoncond_gen_0[0].buttoncond/M_last_q_i_4/O
                         net (fo=1, routed)           0.452     7.060    buttoncond_gen_0[0].buttoncond/M_last_q_i_4_n_0
    SLICE_X64Y87         LUT6 (Prop_lut6_I4_O)        0.124     7.184 f  buttoncond_gen_0[0].buttoncond/M_last_q_i_3/O
                         net (fo=1, routed)           0.417     7.602    buttoncond_gen_0[0].buttoncond/M_last_q_i_3_n_0
    SLICE_X64Y88         LUT6 (Prop_lut6_I5_O)        0.124     7.726 r  buttoncond_gen_0[0].buttoncond/M_last_q_i_1/O
                         net (fo=3, routed)           0.712     8.437    buttoncond_gen_0[0].buttoncond/M_buttoncond_out
    SLICE_X64Y84         LUT2 (Prop_lut2_I0_O)        0.116     8.553 r  buttoncond_gen_0[0].buttoncond/FSM_onehot_M_fsmtest_q[9]_i_5/O
                         net (fo=4, routed)           0.674     9.227    fsmchecker/slowClock/FSM_onehot_M_fsmtest_q_reg[3]
    SLICE_X65Y78         LUT6 (Prop_lut6_I5_O)        0.328     9.555 r  fsmchecker/slowClock/FSM_onehot_M_fsmtest_q[9]_i_2/O
                         net (fo=10, routed)          0.625    10.181    fsmchecker/slowClock/FSM_onehot_M_fsmtest_q_reg[0]
    SLICE_X65Y77         LUT3 (Prop_lut3_I0_O)        0.124    10.305 r  fsmchecker/slowClock/FSM_onehot_M_fsmtest_q[9]_i_1/O
                         net (fo=7, routed)           0.528    10.833    fsmchecker/slowClock_n_2
    SLICE_X62Y77         FDRE                                         r  fsmchecker/FSM_onehot_M_fsmtest_q_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.495    14.899    fsmchecker/clk_IBUF_BUFG
    SLICE_X62Y77         FDRE                                         r  fsmchecker/FSM_onehot_M_fsmtest_q_reg[7]/C
                         clock pessimism              0.272    15.171    
                         clock uncertainty           -0.035    15.136    
    SLICE_X62Y77         FDRE (Setup_fdre_C_R)       -0.429    14.707    fsmchecker/FSM_onehot_M_fsmtest_q_reg[7]
  -------------------------------------------------------------------
                         required time                         14.707    
                         arrival time                         -10.833    
  -------------------------------------------------------------------
                         slack                                  3.874    

Slack (MET) :             3.874ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsmchecker/FSM_onehot_M_fsmtest_q_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.628ns  (logic 1.396ns (24.806%)  route 4.232ns (75.194%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns = ( 14.899 - 10.000 ) 
    Source Clock Delay      (SCD):    5.205ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.621     5.205    buttoncond_gen_0[0].buttoncond/clk_IBUF_BUFG
    SLICE_X65Y86         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y86         FDRE (Prop_fdre_C_Q)         0.456     5.661 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.823     6.484    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[3]
    SLICE_X64Y87         LUT4 (Prop_lut4_I2_O)        0.124     6.608 f  buttoncond_gen_0[0].buttoncond/M_last_q_i_4/O
                         net (fo=1, routed)           0.452     7.060    buttoncond_gen_0[0].buttoncond/M_last_q_i_4_n_0
    SLICE_X64Y87         LUT6 (Prop_lut6_I4_O)        0.124     7.184 f  buttoncond_gen_0[0].buttoncond/M_last_q_i_3/O
                         net (fo=1, routed)           0.417     7.602    buttoncond_gen_0[0].buttoncond/M_last_q_i_3_n_0
    SLICE_X64Y88         LUT6 (Prop_lut6_I5_O)        0.124     7.726 r  buttoncond_gen_0[0].buttoncond/M_last_q_i_1/O
                         net (fo=3, routed)           0.712     8.437    buttoncond_gen_0[0].buttoncond/M_buttoncond_out
    SLICE_X64Y84         LUT2 (Prop_lut2_I0_O)        0.116     8.553 r  buttoncond_gen_0[0].buttoncond/FSM_onehot_M_fsmtest_q[9]_i_5/O
                         net (fo=4, routed)           0.674     9.227    fsmchecker/slowClock/FSM_onehot_M_fsmtest_q_reg[3]
    SLICE_X65Y78         LUT6 (Prop_lut6_I5_O)        0.328     9.555 r  fsmchecker/slowClock/FSM_onehot_M_fsmtest_q[9]_i_2/O
                         net (fo=10, routed)          0.625    10.181    fsmchecker/slowClock/FSM_onehot_M_fsmtest_q_reg[0]
    SLICE_X65Y77         LUT3 (Prop_lut3_I0_O)        0.124    10.305 r  fsmchecker/slowClock/FSM_onehot_M_fsmtest_q[9]_i_1/O
                         net (fo=7, routed)           0.528    10.833    fsmchecker/slowClock_n_2
    SLICE_X62Y77         FDRE                                         r  fsmchecker/FSM_onehot_M_fsmtest_q_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.495    14.899    fsmchecker/clk_IBUF_BUFG
    SLICE_X62Y77         FDRE                                         r  fsmchecker/FSM_onehot_M_fsmtest_q_reg[8]/C
                         clock pessimism              0.272    15.171    
                         clock uncertainty           -0.035    15.136    
    SLICE_X62Y77         FDRE (Setup_fdre_C_R)       -0.429    14.707    fsmchecker/FSM_onehot_M_fsmtest_q_reg[8]
  -------------------------------------------------------------------
                         required time                         14.707    
                         arrival time                         -10.833    
  -------------------------------------------------------------------
                         slack                                  3.874    

Slack (MET) :             3.944ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsmchecker/FSM_onehot_M_fsmtest_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.018ns  (logic 1.626ns (27.020%)  route 4.392ns (72.980%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns = ( 14.899 - 10.000 ) 
    Source Clock Delay      (SCD):    5.205ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.621     5.205    buttoncond_gen_0[0].buttoncond/clk_IBUF_BUFG
    SLICE_X65Y86         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y86         FDRE (Prop_fdre_C_Q)         0.456     5.661 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.823     6.484    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[3]
    SLICE_X64Y87         LUT4 (Prop_lut4_I2_O)        0.124     6.608 f  buttoncond_gen_0[0].buttoncond/M_last_q_i_4/O
                         net (fo=1, routed)           0.452     7.060    buttoncond_gen_0[0].buttoncond/M_last_q_i_4_n_0
    SLICE_X64Y87         LUT6 (Prop_lut6_I4_O)        0.124     7.184 f  buttoncond_gen_0[0].buttoncond/M_last_q_i_3/O
                         net (fo=1, routed)           0.417     7.602    buttoncond_gen_0[0].buttoncond/M_last_q_i_3_n_0
    SLICE_X64Y88         LUT6 (Prop_lut6_I5_O)        0.124     7.726 r  buttoncond_gen_0[0].buttoncond/M_last_q_i_1/O
                         net (fo=3, routed)           0.712     8.437    buttoncond_gen_0[0].buttoncond/M_buttoncond_out
    SLICE_X64Y84         LUT2 (Prop_lut2_I0_O)        0.116     8.553 r  buttoncond_gen_0[0].buttoncond/FSM_onehot_M_fsmtest_q[9]_i_5/O
                         net (fo=4, routed)           1.388     9.942    fsmchecker/FSM_onehot_M_fsmtest_q_reg[3]_0
    SLICE_X65Y79         LUT3 (Prop_lut3_I0_O)        0.356    10.298 r  fsmchecker/FSM_onehot_M_fsmtest_q[2]_i_2/O
                         net (fo=1, routed)           0.599    10.897    fsmchecker/slowClock/FSM_onehot_M_fsmtest_q_reg[2]
    SLICE_X65Y77         LUT6 (Prop_lut6_I0_O)        0.326    11.223 r  fsmchecker/slowClock/FSM_onehot_M_fsmtest_q[2]_i_1/O
                         net (fo=1, routed)           0.000    11.223    fsmchecker/slowClock_n_3
    SLICE_X65Y77         FDRE                                         r  fsmchecker/FSM_onehot_M_fsmtest_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.495    14.899    fsmchecker/clk_IBUF_BUFG
    SLICE_X65Y77         FDRE                                         r  fsmchecker/FSM_onehot_M_fsmtest_q_reg[2]/C
                         clock pessimism              0.272    15.171    
                         clock uncertainty           -0.035    15.136    
    SLICE_X65Y77         FDRE (Setup_fdre_C_D)        0.031    15.167    fsmchecker/FSM_onehot_M_fsmtest_q_reg[2]
  -------------------------------------------------------------------
                         required time                         15.167    
                         arrival time                         -11.223    
  -------------------------------------------------------------------
                         slack                                  3.944    

Slack (MET) :             4.345ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsmchecker/FSM_onehot_M_fsmtest_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.540ns  (logic 1.272ns (22.958%)  route 4.268ns (77.042%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 14.901 - 10.000 ) 
    Source Clock Delay      (SCD):    5.205ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.621     5.205    buttoncond_gen_0[0].buttoncond/clk_IBUF_BUFG
    SLICE_X65Y86         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y86         FDRE (Prop_fdre_C_Q)         0.456     5.661 f  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.823     6.484    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[3]
    SLICE_X64Y87         LUT4 (Prop_lut4_I2_O)        0.124     6.608 r  buttoncond_gen_0[0].buttoncond/M_last_q_i_4/O
                         net (fo=1, routed)           0.452     7.060    buttoncond_gen_0[0].buttoncond/M_last_q_i_4_n_0
    SLICE_X64Y87         LUT6 (Prop_lut6_I4_O)        0.124     7.184 r  buttoncond_gen_0[0].buttoncond/M_last_q_i_3/O
                         net (fo=1, routed)           0.417     7.602    buttoncond_gen_0[0].buttoncond/M_last_q_i_3_n_0
    SLICE_X64Y88         LUT6 (Prop_lut6_I5_O)        0.124     7.726 f  buttoncond_gen_0[0].buttoncond/M_last_q_i_1/O
                         net (fo=3, routed)           0.712     8.437    buttoncond_gen_0[0].buttoncond/M_buttoncond_out
    SLICE_X64Y84         LUT2 (Prop_lut2_I0_O)        0.116     8.553 f  buttoncond_gen_0[0].buttoncond/FSM_onehot_M_fsmtest_q[9]_i_5/O
                         net (fo=4, routed)           1.393     9.947    fsmchecker/slowClock/FSM_onehot_M_fsmtest_q_reg[3]
    SLICE_X65Y78         LUT4 (Prop_lut4_I1_O)        0.328    10.275 r  fsmchecker/slowClock/FSM_onehot_M_fsmtest_q[1]_i_1/O
                         net (fo=1, routed)           0.471    10.745    fsmchecker/slowClock_n_4
    SLICE_X65Y78         FDRE                                         r  fsmchecker/FSM_onehot_M_fsmtest_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.497    14.901    fsmchecker/clk_IBUF_BUFG
    SLICE_X65Y78         FDRE                                         r  fsmchecker/FSM_onehot_M_fsmtest_q_reg[1]/C
                         clock pessimism              0.272    15.173    
                         clock uncertainty           -0.035    15.138    
    SLICE_X65Y78         FDRE (Setup_fdre_C_D)       -0.047    15.091    fsmchecker/FSM_onehot_M_fsmtest_q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.091    
                         arrival time                         -10.745    
  -------------------------------------------------------------------
                         slack                                  4.345    

Slack (MET) :             4.813ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsmchecker/FSM_onehot_M_fsmtest_q_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.913ns  (logic 1.272ns (25.891%)  route 3.641ns (74.109%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns = ( 14.899 - 10.000 ) 
    Source Clock Delay      (SCD):    5.205ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.621     5.205    buttoncond_gen_0[0].buttoncond/clk_IBUF_BUFG
    SLICE_X65Y86         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y86         FDRE (Prop_fdre_C_Q)         0.456     5.661 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.823     6.484    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[3]
    SLICE_X64Y87         LUT4 (Prop_lut4_I2_O)        0.124     6.608 f  buttoncond_gen_0[0].buttoncond/M_last_q_i_4/O
                         net (fo=1, routed)           0.452     7.060    buttoncond_gen_0[0].buttoncond/M_last_q_i_4_n_0
    SLICE_X64Y87         LUT6 (Prop_lut6_I4_O)        0.124     7.184 f  buttoncond_gen_0[0].buttoncond/M_last_q_i_3/O
                         net (fo=1, routed)           0.417     7.602    buttoncond_gen_0[0].buttoncond/M_last_q_i_3_n_0
    SLICE_X64Y88         LUT6 (Prop_lut6_I5_O)        0.124     7.726 r  buttoncond_gen_0[0].buttoncond/M_last_q_i_1/O
                         net (fo=3, routed)           0.712     8.437    buttoncond_gen_0[0].buttoncond/M_buttoncond_out
    SLICE_X64Y84         LUT2 (Prop_lut2_I0_O)        0.116     8.553 r  buttoncond_gen_0[0].buttoncond/FSM_onehot_M_fsmtest_q[9]_i_5/O
                         net (fo=4, routed)           0.674     9.227    fsmchecker/slowClock/FSM_onehot_M_fsmtest_q_reg[3]
    SLICE_X65Y78         LUT6 (Prop_lut6_I5_O)        0.328     9.555 r  fsmchecker/slowClock/FSM_onehot_M_fsmtest_q[9]_i_2/O
                         net (fo=10, routed)          0.563    10.118    fsmchecker/slowClock_n_1
    SLICE_X62Y77         FDRE                                         r  fsmchecker/FSM_onehot_M_fsmtest_q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.495    14.899    fsmchecker/clk_IBUF_BUFG
    SLICE_X62Y77         FDRE                                         r  fsmchecker/FSM_onehot_M_fsmtest_q_reg[5]/C
                         clock pessimism              0.272    15.171    
                         clock uncertainty           -0.035    15.136    
    SLICE_X62Y77         FDRE (Setup_fdre_C_CE)      -0.205    14.931    fsmchecker/FSM_onehot_M_fsmtest_q_reg[5]
  -------------------------------------------------------------------
                         required time                         14.931    
                         arrival time                         -10.118    
  -------------------------------------------------------------------
                         slack                                  4.813    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 fsmchecker/slowClock/M_ctr_q_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsmchecker/slowClockEdge/M_last_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.433%)  route 0.128ns (47.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.581     1.525    fsmchecker/slowClock/clk_IBUF_BUFG
    SLICE_X65Y76         FDRE                                         r  fsmchecker/slowClock/M_ctr_q_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y76         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  fsmchecker/slowClock/M_ctr_q_reg[29]/Q
                         net (fo=5, routed)           0.128     1.794    fsmchecker/slowClockEdge/M_slowClock_value[0]
    SLICE_X65Y77         FDRE                                         r  fsmchecker/slowClockEdge/M_last_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.850     2.040    fsmchecker/slowClockEdge/clk_IBUF_BUFG
    SLICE_X65Y77         FDRE                                         r  fsmchecker/slowClockEdge/M_last_q_reg/C
                         clock pessimism             -0.501     1.540    
    SLICE_X65Y77         FDRE (Hold_fdre_C_D)         0.070     1.610    fsmchecker/slowClockEdge/M_last_q_reg
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 fsmchecker/FSM_onehot_M_fsmtest_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsmchecker/FSM_onehot_M_fsmtest_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.164ns (55.544%)  route 0.131ns (44.456%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.583     1.527    fsmchecker/clk_IBUF_BUFG
    SLICE_X64Y77         FDRE                                         r  fsmchecker/FSM_onehot_M_fsmtest_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y77         FDRE (Prop_fdre_C_Q)         0.164     1.691 r  fsmchecker/FSM_onehot_M_fsmtest_q_reg[4]/Q
                         net (fo=21, routed)          0.131     1.822    fsmchecker/FSM_onehot_M_fsmtest_q_reg_n_0_[4]
    SLICE_X62Y77         FDRE                                         r  fsmchecker/FSM_onehot_M_fsmtest_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.850     2.040    fsmchecker/clk_IBUF_BUFG
    SLICE_X62Y77         FDRE                                         r  fsmchecker/FSM_onehot_M_fsmtest_q_reg[5]/C
                         clock pessimism             -0.501     1.540    
    SLICE_X62Y77         FDRE (Hold_fdre_C_D)         0.070     1.610    fsmchecker/FSM_onehot_M_fsmtest_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 fsmchecker/FSM_onehot_M_fsmtest_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsmchecker/FSM_onehot_M_fsmtest_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.227ns (72.920%)  route 0.084ns (27.079%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.583     1.527    fsmchecker/clk_IBUF_BUFG
    SLICE_X65Y78         FDRE                                         r  fsmchecker/FSM_onehot_M_fsmtest_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y78         FDRE (Prop_fdre_C_Q)         0.128     1.655 r  fsmchecker/FSM_onehot_M_fsmtest_q_reg[1]/Q
                         net (fo=108, routed)         0.084     1.739    fsmchecker/slowClock/FSM_onehot_M_fsmtest_q_reg[1]
    SLICE_X65Y78         LUT6 (Prop_lut6_I4_O)        0.099     1.838 r  fsmchecker/slowClock/FSM_onehot_M_fsmtest_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.838    fsmchecker/slowClock_n_5
    SLICE_X65Y78         FDRE                                         r  fsmchecker/FSM_onehot_M_fsmtest_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.851     2.041    fsmchecker/clk_IBUF_BUFG
    SLICE_X65Y78         FDRE                                         r  fsmchecker/FSM_onehot_M_fsmtest_q_reg[0]/C
                         clock pessimism             -0.515     1.527    
    SLICE_X65Y78         FDRE (Hold_fdre_C_D)         0.091     1.618    fsmchecker/FSM_onehot_M_fsmtest_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.481%)  route 0.156ns (52.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.582     1.526    reset_cond/clk_IBUF_BUFG
    SLICE_X58Y71         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y71         FDSE (Prop_fdse_C_Q)         0.141     1.667 r  reset_cond/M_stage_q_reg[2]/Q
                         net (fo=1, routed)           0.156     1.823    reset_cond/M_stage_d[3]
    SLICE_X60Y73         FDSE                                         r  reset_cond/M_stage_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.846     2.036    reset_cond/clk_IBUF_BUFG
    SLICE_X60Y73         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
                         clock pessimism             -0.500     1.537    
    SLICE_X60Y73         FDSE (Hold_fdse_C_D)         0.059     1.596    reset_cond/M_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.034%)  route 0.172ns (54.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.582     1.526    reset_cond/clk_IBUF_BUFG
    SLICE_X58Y71         FDSE                                         r  reset_cond/M_stage_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y71         FDSE (Prop_fdse_C_Q)         0.141     1.667 r  reset_cond/M_stage_q_reg[1]/Q
                         net (fo=1, routed)           0.172     1.839    reset_cond/M_stage_d[2]
    SLICE_X58Y71         FDSE                                         r  reset_cond/M_stage_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.850     2.039    reset_cond/clk_IBUF_BUFG
    SLICE_X58Y71         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C
                         clock pessimism             -0.514     1.526    
    SLICE_X58Y71         FDSE (Hold_fdse_C_D)         0.070     1.596    reset_cond/M_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 fsmchecker/slowClock/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsmchecker/slowClock/M_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.583     1.527    fsmchecker/slowClock/clk_IBUF_BUFG
    SLICE_X65Y71         FDRE                                         r  fsmchecker/slowClock/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y71         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  fsmchecker/slowClock/M_ctr_q_reg[11]/Q
                         net (fo=1, routed)           0.108     1.776    fsmchecker/slowClock/M_ctr_q_reg_n_0_[11]
    SLICE_X65Y71         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.884 r  fsmchecker/slowClock/M_ctr_q_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.884    fsmchecker/slowClock/M_ctr_q_reg[8]_i_1__0_n_4
    SLICE_X65Y71         FDRE                                         r  fsmchecker/slowClock/M_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.851     2.041    fsmchecker/slowClock/clk_IBUF_BUFG
    SLICE_X65Y71         FDRE                                         r  fsmchecker/slowClock/M_ctr_q_reg[11]/C
                         clock pessimism             -0.515     1.527    
    SLICE_X65Y71         FDRE (Hold_fdre_C_D)         0.105     1.632    fsmchecker/slowClock/M_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 fsmchecker/slowClock/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsmchecker/slowClock/M_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.583     1.527    fsmchecker/slowClock/clk_IBUF_BUFG
    SLICE_X65Y72         FDRE                                         r  fsmchecker/slowClock/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y72         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  fsmchecker/slowClock/M_ctr_q_reg[15]/Q
                         net (fo=1, routed)           0.108     1.776    fsmchecker/slowClock/M_ctr_q_reg_n_0_[15]
    SLICE_X65Y72         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.884 r  fsmchecker/slowClock/M_ctr_q_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.884    fsmchecker/slowClock/M_ctr_q_reg[12]_i_1__0_n_4
    SLICE_X65Y72         FDRE                                         r  fsmchecker/slowClock/M_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.850     2.040    fsmchecker/slowClock/clk_IBUF_BUFG
    SLICE_X65Y72         FDRE                                         r  fsmchecker/slowClock/M_ctr_q_reg[15]/C
                         clock pessimism             -0.514     1.527    
    SLICE_X65Y72         FDRE (Hold_fdre_C_D)         0.105     1.632    fsmchecker/slowClock/M_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 fsmchecker/slowClock/M_ctr_q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsmchecker/slowClock/M_ctr_q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.580     1.524    fsmchecker/slowClock/clk_IBUF_BUFG
    SLICE_X65Y74         FDRE                                         r  fsmchecker/slowClock/M_ctr_q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y74         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  fsmchecker/slowClock/M_ctr_q_reg[23]/Q
                         net (fo=1, routed)           0.108     1.773    fsmchecker/slowClock/M_ctr_q_reg_n_0_[23]
    SLICE_X65Y74         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.881 r  fsmchecker/slowClock/M_ctr_q_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.881    fsmchecker/slowClock/M_ctr_q_reg[20]_i_1_n_4
    SLICE_X65Y74         FDRE                                         r  fsmchecker/slowClock/M_ctr_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.847     2.037    fsmchecker/slowClock/clk_IBUF_BUFG
    SLICE_X65Y74         FDRE                                         r  fsmchecker/slowClock/M_ctr_q_reg[23]/C
                         clock pessimism             -0.514     1.524    
    SLICE_X65Y74         FDRE (Hold_fdre_C_D)         0.105     1.629    fsmchecker/slowClock/M_ctr_q_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 fsmchecker/slowClock/M_ctr_q_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsmchecker/slowClock/M_ctr_q_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.580     1.524    fsmchecker/slowClock/clk_IBUF_BUFG
    SLICE_X65Y75         FDRE                                         r  fsmchecker/slowClock/M_ctr_q_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y75         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  fsmchecker/slowClock/M_ctr_q_reg[27]/Q
                         net (fo=1, routed)           0.108     1.773    fsmchecker/slowClock/M_ctr_q_reg_n_0_[27]
    SLICE_X65Y75         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.881 r  fsmchecker/slowClock/M_ctr_q_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.881    fsmchecker/slowClock/M_ctr_q_reg[24]_i_1_n_4
    SLICE_X65Y75         FDRE                                         r  fsmchecker/slowClock/M_ctr_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.847     2.037    fsmchecker/slowClock/clk_IBUF_BUFG
    SLICE_X65Y75         FDRE                                         r  fsmchecker/slowClock/M_ctr_q_reg[27]/C
                         clock pessimism             -0.514     1.524    
    SLICE_X65Y75         FDRE (Hold_fdre_C_D)         0.105     1.629    fsmchecker/slowClock/M_ctr_q_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 fsmchecker/slowClock/M_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsmchecker/slowClock/M_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.585     1.529    fsmchecker/slowClock/clk_IBUF_BUFG
    SLICE_X65Y69         FDRE                                         r  fsmchecker/slowClock/M_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y69         FDRE (Prop_fdre_C_Q)         0.141     1.670 r  fsmchecker/slowClock/M_ctr_q_reg[3]/Q
                         net (fo=1, routed)           0.108     1.778    fsmchecker/slowClock/M_ctr_q_reg_n_0_[3]
    SLICE_X65Y69         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.886 r  fsmchecker/slowClock/M_ctr_q_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.886    fsmchecker/slowClock/M_ctr_q_reg[0]_i_1_n_4
    SLICE_X65Y69         FDRE                                         r  fsmchecker/slowClock/M_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.853     2.043    fsmchecker/slowClock/clk_IBUF_BUFG
    SLICE_X65Y69         FDRE                                         r  fsmchecker/slowClock/M_ctr_q_reg[3]/C
                         clock pessimism             -0.515     1.529    
    SLICE_X65Y69         FDRE (Hold_fdre_C_D)         0.105     1.634    fsmchecker/slowClock/M_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y86   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y88   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y88   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y89   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y89   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y89   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y89   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y90   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y90   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y76   fsmchecker/FSM_onehot_M_fsmtest_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y76   fsmchecker/FSM_onehot_M_fsmtest_q_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y78   fsmchecker/M_recordA_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y78   fsmchecker/M_recordA_q_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y73   fsmchecker/slowClock/M_ctr_q_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y73   fsmchecker/slowClock/M_ctr_q_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y73   fsmchecker/slowClock/M_ctr_q_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y73   fsmchecker/slowClock/M_ctr_q_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y76   fsmchecker/slowClock/M_ctr_q_reg[28]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y76   fsmchecker/slowClock/M_ctr_q_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y79   fsmchecker/M_recordA_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y75   fsmchecker/M_recordA_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y79   fsmchecker/M_recordA_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y79   fsmchecker/M_recordA_q_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y75   fsmchecker/M_recordA_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y75   fsmchecker/M_recordA_q_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y75   fsmchecker/M_recordA_q_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y69   fsmchecker/slowClock/M_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y69   fsmchecker/slowClock/M_ctr_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y74   fsmchecker/slowClock/M_ctr_q_reg[20]/C



