Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 4da20e3c81824f519157aadad2c4f05e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot new_clock_assembly_tb_behav xil_defaultlib.new_clock_assembly_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 1 for port set_en [C:/Users/46162/Desktop/Simple-FPGA-Clock/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/sources_1/new/new_clock_assembly.v:55]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 1 for port set_en [C:/Users/46162/Desktop/Simple-FPGA-Clock/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/sources_1/new/new_clock_assembly.v:56]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 1 for port set_en [C:/Users/46162/Desktop/Simple-FPGA-Clock/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/sources_1/new/new_clock_assembly.v:57]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port g [C:/Users/46162/Desktop/Simple-FPGA-Clock/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/sources_1/new/new_clock_assembly.v:58]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.new_counter(cout=60)
Compiling module xil_defaultlib.new_counter
Compiling module xil_defaultlib.clock_2000Hz
Compiling module xil_defaultlib.light_7seg
Compiling module xil_defaultlib.seg_scanner
Compiling module xil_defaultlib.seg_assembly
Compiling module xil_defaultlib.new_clock_assembly
Compiling module xil_defaultlib.new_clock_assembly_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot new_clock_assembly_tb_behav
