-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.2
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity spfph_mu2trk_dptvals is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    mu_0_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    mu_1_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    mu_0_hwEta_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    mu_1_hwEta_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    mu_0_hwPhi_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    mu_1_hwPhi_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    track_0_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    track_1_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    track_2_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    track_3_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    track_4_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    track_5_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    track_6_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    track_7_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    track_8_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    track_9_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    track_10_hwPt_V_rea : IN STD_LOGIC_VECTOR (15 downto 0);
    track_11_hwPt_V_rea : IN STD_LOGIC_VECTOR (15 downto 0);
    track_12_hwPt_V_rea : IN STD_LOGIC_VECTOR (15 downto 0);
    track_13_hwPt_V_rea : IN STD_LOGIC_VECTOR (15 downto 0);
    track_0_hwEta_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    track_1_hwEta_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    track_2_hwEta_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    track_3_hwEta_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    track_4_hwEta_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    track_5_hwEta_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    track_6_hwEta_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    track_7_hwEta_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    track_8_hwEta_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    track_9_hwEta_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    track_10_hwEta_V_re : IN STD_LOGIC_VECTOR (9 downto 0);
    track_11_hwEta_V_re : IN STD_LOGIC_VECTOR (9 downto 0);
    track_12_hwEta_V_re : IN STD_LOGIC_VECTOR (9 downto 0);
    track_13_hwEta_V_re : IN STD_LOGIC_VECTOR (9 downto 0);
    track_0_hwPhi_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    track_1_hwPhi_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    track_2_hwPhi_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    track_3_hwPhi_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    track_4_hwPhi_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    track_5_hwPhi_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    track_6_hwPhi_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    track_7_hwPhi_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    track_8_hwPhi_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    track_9_hwPhi_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    track_10_hwPhi_V_re : IN STD_LOGIC_VECTOR (9 downto 0);
    track_11_hwPhi_V_re : IN STD_LOGIC_VECTOR (9 downto 0);
    track_12_hwPhi_V_re : IN STD_LOGIC_VECTOR (9 downto 0);
    track_13_hwPhi_V_re : IN STD_LOGIC_VECTOR (9 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_4 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_5 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_6 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_7 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_8 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_9 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_10 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_11 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_12 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_13 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_14 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_15 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_16 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_17 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_18 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_19 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_20 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_21 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_22 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_23 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_24 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_25 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_26 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_27 : OUT STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of spfph_mu2trk_dptvals is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (5 downto 0) := "000010";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (5 downto 0) := "000100";
    constant ap_ST_fsm_pp0_stage3 : STD_LOGIC_VECTOR (5 downto 0) := "001000";
    constant ap_ST_fsm_pp0_stage4 : STD_LOGIC_VECTOR (5 downto 0) := "010000";
    constant ap_ST_fsm_pp0_stage5 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv12_835 : STD_LOGIC_VECTOR (11 downto 0) := "100000110101";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage5 : signal is "none";
    signal ap_block_state6_pp0_stage5_iter0 : BOOLEAN;
    signal ap_block_state12_pp0_stage5_iter1 : BOOLEAN;
    signal ap_block_pp0_stage5_11001 : BOOLEAN;
    signal grp_dr2_int_cap_12_s_fu_402_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal reg_482 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage3 : signal is "none";
    signal ap_block_state4_pp0_stage3_iter0 : BOOLEAN;
    signal ap_block_state10_pp0_stage3_iter1 : BOOLEAN;
    signal ap_block_state16_pp0_stage3_iter2 : BOOLEAN;
    signal ap_block_pp0_stage3_11001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage4 : signal is "none";
    signal ap_block_state5_pp0_stage4_iter0 : BOOLEAN;
    signal ap_block_state11_pp0_stage4_iter1 : BOOLEAN;
    signal ap_block_state17_pp0_stage4_iter2 : BOOLEAN;
    signal ap_block_pp0_stage4_11001 : BOOLEAN;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_state2_pp0_stage1_iter0 : BOOLEAN;
    signal ap_block_state8_pp0_stage1_iter1 : BOOLEAN;
    signal ap_block_state14_pp0_stage1_iter2 : BOOLEAN;
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal ap_block_state3_pp0_stage2_iter0 : BOOLEAN;
    signal ap_block_state9_pp0_stage2_iter1 : BOOLEAN;
    signal ap_block_state15_pp0_stage2_iter2 : BOOLEAN;
    signal ap_block_pp0_stage2_11001 : BOOLEAN;
    signal grp_dr2_int_cap_12_s_fu_414_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal reg_486 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_int_cap_12_s_fu_426_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal reg_490 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_int_cap_12_s_fu_438_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal reg_494 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_int_cap_12_s_fu_450_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal reg_498 : STD_LOGIC_VECTOR (11 downto 0);
    signal track_4_hwPhi_V_rea_6_reg_1454 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_3_hwPhi_V_rea_6_reg_1460 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_2_hwPhi_V_rea_6_reg_1466 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_1_hwPhi_V_rea_6_reg_1472 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_0_hwPhi_V_rea_6_reg_1478 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_4_hwEta_V_rea_6_reg_1484 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_3_hwEta_V_rea_6_reg_1490 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_2_hwEta_V_rea_6_reg_1496 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_1_hwEta_V_rea_6_reg_1502 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_0_hwEta_V_rea_6_reg_1508 : STD_LOGIC_VECTOR (9 downto 0);
    signal mu_0_hwPhi_V_read_1_reg_1514 : STD_LOGIC_VECTOR (9 downto 0);
    signal mu_0_hwEta_V_read_1_reg_1523 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_9_hwPhi_V_rea_6_reg_1532 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_8_hwPhi_V_rea_6_reg_1538 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_7_hwPhi_V_rea_6_reg_1544 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_6_hwPhi_V_rea_6_reg_1550 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_5_hwPhi_V_rea_6_reg_1556 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_9_hwEta_V_rea_6_reg_1562 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_8_hwEta_V_rea_6_reg_1568 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_7_hwEta_V_rea_6_reg_1574 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_6_hwEta_V_rea_6_reg_1580 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_5_hwEta_V_rea_6_reg_1586 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_13_hwPhi_V_re_6_reg_1592 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_12_hwPhi_V_re_6_reg_1598 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_11_hwPhi_V_re_6_reg_1604 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_10_hwPhi_V_re_6_reg_1610 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_13_hwEta_V_re_6_reg_1616 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_12_hwEta_V_re_6_reg_1622 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_11_hwEta_V_re_6_reg_1628 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_10_hwEta_V_re_6_reg_1634 : STD_LOGIC_VECTOR (9 downto 0);
    signal mu_1_hwPhi_V_read_1_reg_1640 : STD_LOGIC_VECTOR (9 downto 0);
    signal mu_1_hwEta_V_read_1_reg_1649 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_13_hwPt_V_rea_6_reg_1658 : STD_LOGIC_VECTOR (15 downto 0);
    signal track_13_hwPt_V_rea_6_reg_1658_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal track_12_hwPt_V_rea_6_reg_1664 : STD_LOGIC_VECTOR (15 downto 0);
    signal track_12_hwPt_V_rea_6_reg_1664_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal track_11_hwPt_V_rea_6_reg_1670 : STD_LOGIC_VECTOR (15 downto 0);
    signal track_11_hwPt_V_rea_6_reg_1670_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal track_10_hwPt_V_rea_6_reg_1676 : STD_LOGIC_VECTOR (15 downto 0);
    signal track_10_hwPt_V_rea_6_reg_1676_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal track_9_hwPt_V_read_7_reg_1682 : STD_LOGIC_VECTOR (15 downto 0);
    signal track_9_hwPt_V_read_7_reg_1682_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal track_8_hwPt_V_read_7_reg_1688 : STD_LOGIC_VECTOR (15 downto 0);
    signal track_8_hwPt_V_read_7_reg_1688_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal track_7_hwPt_V_read_7_reg_1694 : STD_LOGIC_VECTOR (15 downto 0);
    signal track_7_hwPt_V_read_7_reg_1694_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal track_6_hwPt_V_read_7_reg_1700 : STD_LOGIC_VECTOR (15 downto 0);
    signal track_6_hwPt_V_read_7_reg_1700_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal track_5_hwPt_V_read_7_reg_1706 : STD_LOGIC_VECTOR (15 downto 0);
    signal track_5_hwPt_V_read_7_reg_1706_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal track_4_hwPt_V_read_7_reg_1712 : STD_LOGIC_VECTOR (15 downto 0);
    signal track_4_hwPt_V_read_7_reg_1712_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal track_3_hwPt_V_read_7_reg_1718 : STD_LOGIC_VECTOR (15 downto 0);
    signal track_3_hwPt_V_read_7_reg_1718_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal track_2_hwPt_V_read_7_reg_1724 : STD_LOGIC_VECTOR (15 downto 0);
    signal track_2_hwPt_V_read_7_reg_1724_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal track_1_hwPt_V_read_7_reg_1730 : STD_LOGIC_VECTOR (15 downto 0);
    signal track_1_hwPt_V_read_7_reg_1730_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal track_0_hwPt_V_read_7_reg_1736 : STD_LOGIC_VECTOR (15 downto 0);
    signal track_0_hwPt_V_read_7_reg_1736_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_1_hwPt_V_read_3_reg_1742 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_1_hwPt_V_read_3_reg_1742_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_0_hwPt_V_read_3_reg_1760 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_0_hwPt_V_read_3_reg_1760_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_s_reg_1778 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_s_reg_1778_pp0_iter1_reg : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_57_reg_1783 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_57_reg_1783_pp0_iter1_reg : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_502_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_reg_1788 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_508_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_0_1_reg_1793 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_514_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_0_2_reg_1798 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_520_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_0_3_reg_1803 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_526_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_0_4_reg_1808 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_0_5_reg_1813 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_0_6_reg_1818 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_0_7_reg_1823 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_0_8_reg_1828 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_0_9_reg_1833 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_0_s_reg_1838 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_0_10_reg_1843 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_0_11_reg_1848 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_0_12_reg_1853 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_1_reg_1858 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_1_1_reg_1863 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_1_2_reg_1868 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_1_3_reg_1873 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_1_4_reg_1878 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_1_5_reg_1883 : STD_LOGIC_VECTOR (0 downto 0);
    signal dpt_V_fu_552_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_reg_1888 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_0_1_fu_556_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_0_1_reg_1895 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_0_2_fu_560_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_0_2_reg_1902 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_0_3_fu_564_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_0_3_reg_1909 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_0_4_fu_568_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_0_4_reg_1916 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_0_5_fu_572_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_0_5_reg_1923 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_0_6_fu_576_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_0_6_reg_1930 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_0_7_fu_580_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_0_7_reg_1937 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_0_8_fu_584_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_0_8_reg_1944 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_0_9_fu_588_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_0_9_reg_1951 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_0_s_fu_592_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_0_s_reg_1958 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_0_10_fu_596_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_0_10_reg_1965 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_0_11_fu_600_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_0_11_reg_1972 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_0_12_fu_604_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_0_12_reg_1979 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_s_fu_608_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_s_reg_1986 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_13_1_fu_612_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_13_1_reg_1993 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_13_2_fu_616_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_13_2_reg_2000 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_13_3_fu_620_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_13_3_reg_2007 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_13_4_fu_624_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_13_4_reg_2014 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_13_5_fu_628_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_13_5_reg_2021 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_13_6_fu_632_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_13_6_reg_2028 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_47_1_6_reg_2035 : STD_LOGIC_VECTOR (0 downto 0);
    signal dpt_V_13_7_fu_636_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_13_7_reg_2040 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_47_1_7_reg_2047 : STD_LOGIC_VECTOR (0 downto 0);
    signal dpt_V_13_8_fu_640_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_13_8_reg_2052 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_47_1_8_reg_2059 : STD_LOGIC_VECTOR (0 downto 0);
    signal dpt_V_13_9_fu_644_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_13_9_reg_2064 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_47_1_9_reg_2071 : STD_LOGIC_VECTOR (0 downto 0);
    signal dpt_V_13_s_fu_648_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_13_s_reg_2076 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_47_1_s_reg_2083 : STD_LOGIC_VECTOR (0 downto 0);
    signal dpt_V_13_10_fu_652_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_13_10_reg_2088 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_13_11_fu_656_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_13_11_reg_2095 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_13_12_fu_660_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_13_12_reg_2102 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_fu_664_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_48_reg_2109 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_fu_669_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_49_reg_2114 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_0_1_fu_674_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_48_0_1_reg_2119 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_0_1_fu_679_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_49_0_1_reg_2124 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_0_2_fu_684_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_48_0_2_reg_2129 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_0_2_fu_689_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_49_0_2_reg_2134 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_0_3_fu_694_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_48_0_3_reg_2139 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_0_3_fu_699_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_49_0_3_reg_2144 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_0_4_fu_704_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_48_0_4_reg_2149 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_0_4_fu_709_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_49_0_4_reg_2154 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_0_5_fu_714_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_48_0_5_reg_2159 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_0_5_fu_719_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_49_0_5_reg_2164 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_0_6_fu_724_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_48_0_6_reg_2169 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_0_6_fu_729_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_49_0_6_reg_2174 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_0_7_fu_734_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_48_0_7_reg_2179 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_0_7_fu_739_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_49_0_7_reg_2184 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_0_8_fu_744_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_48_0_8_reg_2189 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_0_8_fu_749_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_49_0_8_reg_2194 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_0_9_fu_754_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_48_0_9_reg_2199 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_0_9_fu_759_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_49_0_9_reg_2204 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_0_s_fu_764_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_48_0_s_reg_2209 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_0_s_fu_769_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_49_0_s_reg_2214 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_0_10_fu_774_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_48_0_10_reg_2219 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_0_10_fu_779_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_49_0_10_reg_2224 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_0_11_fu_784_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_48_0_11_reg_2229 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_0_11_fu_789_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_49_0_11_reg_2234 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_0_12_fu_794_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_48_0_12_reg_2239 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_0_12_fu_799_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_49_0_12_reg_2244 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_1_fu_804_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_48_1_reg_2249 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_1_fu_809_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_49_1_reg_2254 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_1_1_fu_814_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_48_1_1_reg_2259 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_1_1_fu_819_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_49_1_1_reg_2264 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_1_2_fu_824_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_48_1_2_reg_2269 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_1_2_fu_829_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_49_1_2_reg_2274 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_1_3_fu_834_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_48_1_3_reg_2279 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_1_3_fu_839_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_49_1_3_reg_2284 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_1_4_fu_844_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_48_1_4_reg_2289 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_1_4_fu_849_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_49_1_4_reg_2294 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_1_5_fu_854_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_48_1_5_reg_2299 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_1_5_fu_859_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_49_1_5_reg_2304 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_1_6_fu_864_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_48_1_6_reg_2309 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_1_6_fu_869_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_49_1_6_reg_2314 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_1_7_fu_874_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_48_1_7_reg_2319 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_1_7_fu_879_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_49_1_7_reg_2324 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_1_8_fu_884_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_48_1_8_reg_2329 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_1_8_fu_889_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_49_1_8_reg_2334 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_1_9_fu_894_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_48_1_9_reg_2339 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_1_9_fu_899_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_49_1_9_reg_2344 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_1_s_fu_904_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_48_1_s_reg_2349 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_1_s_fu_909_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_49_1_s_reg_2354 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_47_1_10_reg_2359 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_48_1_10_fu_914_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_48_1_10_reg_2364 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_1_10_fu_919_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_49_1_10_reg_2369 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_47_1_11_reg_2374 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_48_1_11_fu_924_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_48_1_11_reg_2379 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_1_11_fu_929_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_49_1_11_reg_2384 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_47_1_12_reg_2389 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_48_1_12_fu_934_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_48_1_12_reg_2394 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_1_12_fu_939_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_49_1_12_reg_2399 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage5_subdone : BOOLEAN;
    signal ap_block_pp0_stage4_subdone : BOOLEAN;
    signal ap_port_reg_mu_0_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_mu_1_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_mu_1_hwEta_V_read : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_mu_1_hwPhi_V_read : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_track_0_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_track_1_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_track_2_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_track_3_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_track_4_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_track_5_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_track_6_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_track_7_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_track_8_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_track_9_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_track_10_hwPt_V_rea : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_track_11_hwPt_V_rea : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_track_12_hwPt_V_rea : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_track_13_hwPt_V_rea : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_track_5_hwEta_V_rea : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_track_6_hwEta_V_rea : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_track_7_hwEta_V_rea : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_track_8_hwEta_V_rea : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_track_9_hwEta_V_rea : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_track_10_hwEta_V_re : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_track_11_hwEta_V_re : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_track_12_hwEta_V_re : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_track_13_hwEta_V_re : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_track_5_hwPhi_V_rea : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_track_6_hwPhi_V_rea : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_track_7_hwPhi_V_rea : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_track_8_hwPhi_V_rea : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_track_9_hwPhi_V_rea : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_track_10_hwPhi_V_re : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_track_11_hwPhi_V_re : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_track_12_hwPhi_V_re : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_track_13_hwPhi_V_re : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_402_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_402_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_402_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_402_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_402_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_12_s_fu_414_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_414_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_414_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_414_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_414_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_12_s_fu_426_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_426_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_426_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_426_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_426_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_12_s_fu_438_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_438_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_438_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_438_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_438_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_12_s_fu_450_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_450_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_450_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_450_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_450_ap_ce : STD_LOGIC;
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal ap_block_pp0_stage2 : BOOLEAN;
    signal ap_block_pp0_stage3 : BOOLEAN;
    signal ap_block_pp0_stage4 : BOOLEAN;
    signal ap_block_pp0_stage5 : BOOLEAN;
    signal dpt_V_1_fu_944_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_fu_949_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_1_0_1_fu_959_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_1_0_2_fu_971_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_1_0_3_fu_983_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_1_0_4_fu_995_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_1_0_5_fu_1007_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_1_0_6_fu_1019_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_1_0_7_fu_1031_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_1_0_8_fu_1043_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_1_0_9_fu_1055_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_1_0_s_fu_1067_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_1_0_10_fu_1079_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_1_0_11_fu_1091_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_1_0_12_fu_1103_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_1_1_fu_1115_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_1_fu_1120_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_1_1_1_fu_1130_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_1_1_2_fu_1142_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_1_1_3_fu_1154_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_1_1_4_fu_1166_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_1_1_5_fu_1178_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_1_1_6_fu_1190_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_1_1_7_fu_1202_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_1_1_8_fu_1214_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_1_1_9_fu_1226_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_1_1_s_fu_1238_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_1_1_10_fu_1250_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_1_1_11_fu_1262_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_1_1_12_fu_1274_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_track_dptval_0_0_fu_952_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_track_dptval_0_1_fu_964_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_track_dptval_0_2_fu_976_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_track_dptval_0_3_fu_988_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_track_dptval_0_4_fu_1000_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_track_dptval_0_5_fu_1012_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_track_dptval_0_6_fu_1024_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_track_dptval_0_7_fu_1036_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_track_dptval_0_8_fu_1048_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_track_dptval_0_9_fu_1060_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_track_dptval_0_1_1_fu_1072_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_track_dptval_0_1_2_fu_1084_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_track_dptval_0_1_3_fu_1096_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_track_dptval_0_1_4_fu_1108_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_track_dptval_1_0_fu_1123_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_track_dptval_1_1_fu_1135_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_track_dptval_1_2_fu_1147_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_track_dptval_1_3_fu_1159_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_track_dptval_1_4_fu_1171_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_track_dptval_1_5_fu_1183_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_track_dptval_1_6_fu_1195_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_track_dptval_1_7_fu_1207_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_track_dptval_1_8_fu_1219_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_track_dptval_1_9_fu_1231_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_track_dptval_1_1_1_fu_1243_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_track_dptval_1_1_2_fu_1255_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_track_dptval_1_1_3_fu_1267_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_track_dptval_1_1_4_fu_1279_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_idle_pp0_1to2 : STD_LOGIC;
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_block_pp0_stage2_subdone : BOOLEAN;
    signal ap_block_pp0_stage3_subdone : BOOLEAN;
    signal ap_idle_pp0_0to1 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;

    component dr2_int_cap_12_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        eta1_V : IN STD_LOGIC_VECTOR (9 downto 0);
        phi1_V : IN STD_LOGIC_VECTOR (9 downto 0);
        eta2_V : IN STD_LOGIC_VECTOR (9 downto 0);
        phi2_V : IN STD_LOGIC_VECTOR (9 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_ce : IN STD_LOGIC );
    end component;



begin
    grp_dr2_int_cap_12_s_fu_402 : component dr2_int_cap_12_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_12_s_fu_402_eta1_V,
        phi1_V => grp_dr2_int_cap_12_s_fu_402_phi1_V,
        eta2_V => grp_dr2_int_cap_12_s_fu_402_eta2_V,
        phi2_V => grp_dr2_int_cap_12_s_fu_402_phi2_V,
        ap_return => grp_dr2_int_cap_12_s_fu_402_ap_return,
        ap_ce => grp_dr2_int_cap_12_s_fu_402_ap_ce);

    grp_dr2_int_cap_12_s_fu_414 : component dr2_int_cap_12_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_12_s_fu_414_eta1_V,
        phi1_V => grp_dr2_int_cap_12_s_fu_414_phi1_V,
        eta2_V => grp_dr2_int_cap_12_s_fu_414_eta2_V,
        phi2_V => grp_dr2_int_cap_12_s_fu_414_phi2_V,
        ap_return => grp_dr2_int_cap_12_s_fu_414_ap_return,
        ap_ce => grp_dr2_int_cap_12_s_fu_414_ap_ce);

    grp_dr2_int_cap_12_s_fu_426 : component dr2_int_cap_12_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_12_s_fu_426_eta1_V,
        phi1_V => grp_dr2_int_cap_12_s_fu_426_phi1_V,
        eta2_V => grp_dr2_int_cap_12_s_fu_426_eta2_V,
        phi2_V => grp_dr2_int_cap_12_s_fu_426_phi2_V,
        ap_return => grp_dr2_int_cap_12_s_fu_426_ap_return,
        ap_ce => grp_dr2_int_cap_12_s_fu_426_ap_ce);

    grp_dr2_int_cap_12_s_fu_438 : component dr2_int_cap_12_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_12_s_fu_438_eta1_V,
        phi1_V => grp_dr2_int_cap_12_s_fu_438_phi1_V,
        eta2_V => grp_dr2_int_cap_12_s_fu_438_eta2_V,
        phi2_V => grp_dr2_int_cap_12_s_fu_438_phi2_V,
        ap_return => grp_dr2_int_cap_12_s_fu_438_ap_return,
        ap_ce => grp_dr2_int_cap_12_s_fu_438_ap_ce);

    grp_dr2_int_cap_12_s_fu_450 : component dr2_int_cap_12_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_12_s_fu_450_eta1_V,
        phi1_V => grp_dr2_int_cap_12_s_fu_450_phi1_V,
        eta2_V => grp_dr2_int_cap_12_s_fu_450_eta2_V,
        phi2_V => grp_dr2_int_cap_12_s_fu_450_phi2_V,
        ap_return => grp_dr2_int_cap_12_s_fu_450_ap_return,
        ap_ce => grp_dr2_int_cap_12_s_fu_450_ap_ce);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage5_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage5_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage4_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                    ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_port_reg_mu_0_hwPt_V_read <= mu_0_hwPt_V_read;
                ap_port_reg_mu_1_hwEta_V_read <= mu_1_hwEta_V_read;
                ap_port_reg_mu_1_hwPhi_V_read <= mu_1_hwPhi_V_read;
                ap_port_reg_mu_1_hwPt_V_read <= mu_1_hwPt_V_read;
                ap_port_reg_track_0_hwPt_V_read <= track_0_hwPt_V_read;
                ap_port_reg_track_10_hwEta_V_re <= track_10_hwEta_V_re;
                ap_port_reg_track_10_hwPhi_V_re <= track_10_hwPhi_V_re;
                ap_port_reg_track_10_hwPt_V_rea <= track_10_hwPt_V_rea;
                ap_port_reg_track_11_hwEta_V_re <= track_11_hwEta_V_re;
                ap_port_reg_track_11_hwPhi_V_re <= track_11_hwPhi_V_re;
                ap_port_reg_track_11_hwPt_V_rea <= track_11_hwPt_V_rea;
                ap_port_reg_track_12_hwEta_V_re <= track_12_hwEta_V_re;
                ap_port_reg_track_12_hwPhi_V_re <= track_12_hwPhi_V_re;
                ap_port_reg_track_12_hwPt_V_rea <= track_12_hwPt_V_rea;
                ap_port_reg_track_13_hwEta_V_re <= track_13_hwEta_V_re;
                ap_port_reg_track_13_hwPhi_V_re <= track_13_hwPhi_V_re;
                ap_port_reg_track_13_hwPt_V_rea <= track_13_hwPt_V_rea;
                ap_port_reg_track_1_hwPt_V_read <= track_1_hwPt_V_read;
                ap_port_reg_track_2_hwPt_V_read <= track_2_hwPt_V_read;
                ap_port_reg_track_3_hwPt_V_read <= track_3_hwPt_V_read;
                ap_port_reg_track_4_hwPt_V_read <= track_4_hwPt_V_read;
                ap_port_reg_track_5_hwEta_V_rea <= track_5_hwEta_V_rea;
                ap_port_reg_track_5_hwPhi_V_rea <= track_5_hwPhi_V_rea;
                ap_port_reg_track_5_hwPt_V_read <= track_5_hwPt_V_read;
                ap_port_reg_track_6_hwEta_V_rea <= track_6_hwEta_V_rea;
                ap_port_reg_track_6_hwPhi_V_rea <= track_6_hwPhi_V_rea;
                ap_port_reg_track_6_hwPt_V_read <= track_6_hwPt_V_read;
                ap_port_reg_track_7_hwEta_V_rea <= track_7_hwEta_V_rea;
                ap_port_reg_track_7_hwPhi_V_rea <= track_7_hwPhi_V_rea;
                ap_port_reg_track_7_hwPt_V_read <= track_7_hwPt_V_read;
                ap_port_reg_track_8_hwEta_V_rea <= track_8_hwEta_V_rea;
                ap_port_reg_track_8_hwPhi_V_rea <= track_8_hwPhi_V_rea;
                ap_port_reg_track_8_hwPt_V_read <= track_8_hwPt_V_read;
                ap_port_reg_track_9_hwEta_V_rea <= track_9_hwEta_V_rea;
                ap_port_reg_track_9_hwPhi_V_rea <= track_9_hwPhi_V_rea;
                ap_port_reg_track_9_hwPt_V_read <= track_9_hwPt_V_read;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_47_0_10_reg_1843 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                dpt_V_0_10_reg_1965 <= dpt_V_0_10_fu_596_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_47_0_11_reg_1848 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                dpt_V_0_11_reg_1972 <= dpt_V_0_11_fu_600_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_47_0_12_reg_1853 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                dpt_V_0_12_reg_1979 <= dpt_V_0_12_fu_604_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_47_0_1_reg_1793 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                dpt_V_0_1_reg_1895 <= dpt_V_0_1_fu_556_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_47_0_2_reg_1798 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                dpt_V_0_2_reg_1902 <= dpt_V_0_2_fu_560_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_47_0_3_reg_1803 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                dpt_V_0_3_reg_1909 <= dpt_V_0_3_fu_564_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_47_0_4_reg_1808 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                dpt_V_0_4_reg_1916 <= dpt_V_0_4_fu_568_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_47_0_5_reg_1813 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                dpt_V_0_5_reg_1923 <= dpt_V_0_5_fu_572_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_47_0_6_reg_1818 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                dpt_V_0_6_reg_1930 <= dpt_V_0_6_fu_576_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_47_0_7_reg_1823 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                dpt_V_0_7_reg_1937 <= dpt_V_0_7_fu_580_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_47_0_8_reg_1828 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                dpt_V_0_8_reg_1944 <= dpt_V_0_8_fu_584_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_47_0_9_reg_1833 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                dpt_V_0_9_reg_1951 <= dpt_V_0_9_fu_588_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_47_0_s_reg_1838 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                dpt_V_0_s_reg_1958 <= dpt_V_0_s_fu_592_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                dpt_V_13_10_reg_2088 <= dpt_V_13_10_fu_652_p2;
                dpt_V_13_11_reg_2095 <= dpt_V_13_11_fu_656_p2;
                dpt_V_13_12_reg_2102 <= dpt_V_13_12_fu_660_p2;
                dpt_V_13_6_reg_2028 <= dpt_V_13_6_fu_632_p2;
                dpt_V_13_7_reg_2040 <= dpt_V_13_7_fu_636_p2;
                dpt_V_13_8_reg_2052 <= dpt_V_13_8_fu_640_p2;
                dpt_V_13_9_reg_2064 <= dpt_V_13_9_fu_644_p2;
                dpt_V_13_s_reg_2076 <= dpt_V_13_s_fu_648_p2;
                mu_1_hwEta_V_read_1_reg_1649 <= ap_port_reg_mu_1_hwEta_V_read;
                mu_1_hwPhi_V_read_1_reg_1640 <= ap_port_reg_mu_1_hwPhi_V_read;
                track_10_hwEta_V_re_6_reg_1634 <= ap_port_reg_track_10_hwEta_V_re;
                track_10_hwPhi_V_re_6_reg_1610 <= ap_port_reg_track_10_hwPhi_V_re;
                track_11_hwEta_V_re_6_reg_1628 <= ap_port_reg_track_11_hwEta_V_re;
                track_11_hwPhi_V_re_6_reg_1604 <= ap_port_reg_track_11_hwPhi_V_re;
                track_12_hwEta_V_re_6_reg_1622 <= ap_port_reg_track_12_hwEta_V_re;
                track_12_hwPhi_V_re_6_reg_1598 <= ap_port_reg_track_12_hwPhi_V_re;
                track_13_hwEta_V_re_6_reg_1616 <= ap_port_reg_track_13_hwEta_V_re;
                track_13_hwPhi_V_re_6_reg_1592 <= ap_port_reg_track_13_hwPhi_V_re;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_47_1_1_reg_1863 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                dpt_V_13_1_reg_1993 <= dpt_V_13_1_fu_612_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_47_1_2_reg_1868 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                dpt_V_13_2_reg_2000 <= dpt_V_13_2_fu_616_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_47_1_3_reg_1873 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                dpt_V_13_3_reg_2007 <= dpt_V_13_3_fu_620_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_47_1_4_reg_1878 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                dpt_V_13_4_reg_2014 <= dpt_V_13_4_fu_624_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_47_1_5_reg_1883 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                dpt_V_13_5_reg_2021 <= dpt_V_13_5_fu_628_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_47_reg_1788 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                dpt_V_reg_1888 <= dpt_V_fu_552_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_47_1_reg_1858 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                dpt_V_s_reg_1986 <= dpt_V_s_fu_608_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                mu_0_hwEta_V_read_1_reg_1523 <= mu_0_hwEta_V_read;
                mu_0_hwPhi_V_read_1_reg_1514 <= mu_0_hwPhi_V_read;
                track_0_hwEta_V_rea_6_reg_1508 <= track_0_hwEta_V_rea;
                track_0_hwPhi_V_rea_6_reg_1478 <= track_0_hwPhi_V_rea;
                track_1_hwEta_V_rea_6_reg_1502 <= track_1_hwEta_V_rea;
                track_1_hwPhi_V_rea_6_reg_1472 <= track_1_hwPhi_V_rea;
                track_2_hwEta_V_rea_6_reg_1496 <= track_2_hwEta_V_rea;
                track_2_hwPhi_V_rea_6_reg_1466 <= track_2_hwPhi_V_rea;
                track_3_hwEta_V_rea_6_reg_1490 <= track_3_hwEta_V_rea;
                track_3_hwPhi_V_rea_6_reg_1460 <= track_3_hwPhi_V_rea;
                track_4_hwEta_V_rea_6_reg_1484 <= track_4_hwEta_V_rea;
                track_4_hwPhi_V_rea_6_reg_1454 <= track_4_hwPhi_V_rea;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then
                mu_0_hwPt_V_read_3_reg_1760 <= ap_port_reg_mu_0_hwPt_V_read;
                mu_0_hwPt_V_read_3_reg_1760_pp0_iter1_reg <= mu_0_hwPt_V_read_3_reg_1760;
                mu_1_hwPt_V_read_3_reg_1742 <= ap_port_reg_mu_1_hwPt_V_read;
                mu_1_hwPt_V_read_3_reg_1742_pp0_iter1_reg <= mu_1_hwPt_V_read_3_reg_1742;
                tmp_57_reg_1783 <= ap_port_reg_mu_1_hwPt_V_read(15 downto 1);
                tmp_57_reg_1783_pp0_iter1_reg <= tmp_57_reg_1783;
                tmp_s_reg_1778 <= ap_port_reg_mu_0_hwPt_V_read(15 downto 1);
                tmp_s_reg_1778_pp0_iter1_reg <= tmp_s_reg_1778;
                track_0_hwPt_V_read_7_reg_1736 <= ap_port_reg_track_0_hwPt_V_read;
                track_0_hwPt_V_read_7_reg_1736_pp0_iter1_reg <= track_0_hwPt_V_read_7_reg_1736;
                track_10_hwPt_V_rea_6_reg_1676 <= ap_port_reg_track_10_hwPt_V_rea;
                track_10_hwPt_V_rea_6_reg_1676_pp0_iter1_reg <= track_10_hwPt_V_rea_6_reg_1676;
                track_11_hwPt_V_rea_6_reg_1670 <= ap_port_reg_track_11_hwPt_V_rea;
                track_11_hwPt_V_rea_6_reg_1670_pp0_iter1_reg <= track_11_hwPt_V_rea_6_reg_1670;
                track_12_hwPt_V_rea_6_reg_1664 <= ap_port_reg_track_12_hwPt_V_rea;
                track_12_hwPt_V_rea_6_reg_1664_pp0_iter1_reg <= track_12_hwPt_V_rea_6_reg_1664;
                track_13_hwPt_V_rea_6_reg_1658 <= ap_port_reg_track_13_hwPt_V_rea;
                track_13_hwPt_V_rea_6_reg_1658_pp0_iter1_reg <= track_13_hwPt_V_rea_6_reg_1658;
                track_1_hwPt_V_read_7_reg_1730 <= ap_port_reg_track_1_hwPt_V_read;
                track_1_hwPt_V_read_7_reg_1730_pp0_iter1_reg <= track_1_hwPt_V_read_7_reg_1730;
                track_2_hwPt_V_read_7_reg_1724 <= ap_port_reg_track_2_hwPt_V_read;
                track_2_hwPt_V_read_7_reg_1724_pp0_iter1_reg <= track_2_hwPt_V_read_7_reg_1724;
                track_3_hwPt_V_read_7_reg_1718 <= ap_port_reg_track_3_hwPt_V_read;
                track_3_hwPt_V_read_7_reg_1718_pp0_iter1_reg <= track_3_hwPt_V_read_7_reg_1718;
                track_4_hwPt_V_read_7_reg_1712 <= ap_port_reg_track_4_hwPt_V_read;
                track_4_hwPt_V_read_7_reg_1712_pp0_iter1_reg <= track_4_hwPt_V_read_7_reg_1712;
                track_5_hwPt_V_read_7_reg_1706 <= ap_port_reg_track_5_hwPt_V_read;
                track_5_hwPt_V_read_7_reg_1706_pp0_iter1_reg <= track_5_hwPt_V_read_7_reg_1706;
                track_6_hwPt_V_read_7_reg_1700 <= ap_port_reg_track_6_hwPt_V_read;
                track_6_hwPt_V_read_7_reg_1700_pp0_iter1_reg <= track_6_hwPt_V_read_7_reg_1700;
                track_7_hwPt_V_read_7_reg_1694 <= ap_port_reg_track_7_hwPt_V_read;
                track_7_hwPt_V_read_7_reg_1694_pp0_iter1_reg <= track_7_hwPt_V_read_7_reg_1694;
                track_8_hwPt_V_read_7_reg_1688 <= ap_port_reg_track_8_hwPt_V_read;
                track_8_hwPt_V_read_7_reg_1688_pp0_iter1_reg <= track_8_hwPt_V_read_7_reg_1688;
                track_9_hwPt_V_read_7_reg_1682 <= ap_port_reg_track_9_hwPt_V_read;
                track_9_hwPt_V_read_7_reg_1682_pp0_iter1_reg <= track_9_hwPt_V_read_7_reg_1682;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)))) then
                reg_482 <= grp_dr2_int_cap_12_s_fu_402_ap_return;
                reg_486 <= grp_dr2_int_cap_12_s_fu_414_ap_return;
                reg_490 <= grp_dr2_int_cap_12_s_fu_426_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)))) then
                reg_494 <= grp_dr2_int_cap_12_s_fu_438_ap_return;
                reg_498 <= grp_dr2_int_cap_12_s_fu_450_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_47_0_10_reg_1843 <= grp_fu_508_p2;
                tmp_47_0_11_reg_1848 <= grp_fu_514_p2;
                tmp_47_0_12_reg_1853 <= grp_fu_520_p2;
                tmp_47_0_s_reg_1838 <= grp_fu_502_p2;
                tmp_47_1_reg_1858 <= grp_fu_526_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001))) then
                tmp_47_0_1_reg_1793 <= grp_fu_508_p2;
                tmp_47_0_2_reg_1798 <= grp_fu_514_p2;
                tmp_47_0_3_reg_1803 <= grp_fu_520_p2;
                tmp_47_0_4_reg_1808 <= grp_fu_526_p2;
                tmp_47_reg_1788 <= grp_fu_502_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                tmp_47_0_5_reg_1813 <= grp_fu_502_p2;
                tmp_47_0_6_reg_1818 <= grp_fu_508_p2;
                tmp_47_0_7_reg_1823 <= grp_fu_514_p2;
                tmp_47_0_8_reg_1828 <= grp_fu_520_p2;
                tmp_47_0_9_reg_1833 <= grp_fu_526_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001))) then
                tmp_47_1_10_reg_2359 <= grp_fu_502_p2;
                tmp_47_1_11_reg_2374 <= grp_fu_508_p2;
                tmp_47_1_12_reg_2389 <= grp_fu_514_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then
                tmp_47_1_1_reg_1863 <= grp_fu_502_p2;
                tmp_47_1_2_reg_1868 <= grp_fu_508_p2;
                tmp_47_1_3_reg_1873 <= grp_fu_514_p2;
                tmp_47_1_4_reg_1878 <= grp_fu_520_p2;
                tmp_47_1_5_reg_1883 <= grp_fu_526_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                tmp_47_1_6_reg_2035 <= grp_fu_502_p2;
                tmp_47_1_7_reg_2047 <= grp_fu_508_p2;
                tmp_47_1_8_reg_2059 <= grp_fu_514_p2;
                tmp_47_1_9_reg_2071 <= grp_fu_520_p2;
                tmp_47_1_s_reg_2083 <= grp_fu_526_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_47_0_10_reg_1843 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001))) then
                tmp_48_0_10_reg_2219 <= tmp_48_0_10_fu_774_p2;
                tmp_49_0_10_reg_2224 <= tmp_49_0_10_fu_779_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_47_0_11_reg_1848 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001))) then
                tmp_48_0_11_reg_2229 <= tmp_48_0_11_fu_784_p2;
                tmp_49_0_11_reg_2234 <= tmp_49_0_11_fu_789_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_47_0_12_reg_1853 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001))) then
                tmp_48_0_12_reg_2239 <= tmp_48_0_12_fu_794_p2;
                tmp_49_0_12_reg_2244 <= tmp_49_0_12_fu_799_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_47_0_1_reg_1793 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001))) then
                tmp_48_0_1_reg_2119 <= tmp_48_0_1_fu_674_p2;
                tmp_49_0_1_reg_2124 <= tmp_49_0_1_fu_679_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_47_0_2_reg_1798 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001))) then
                tmp_48_0_2_reg_2129 <= tmp_48_0_2_fu_684_p2;
                tmp_49_0_2_reg_2134 <= tmp_49_0_2_fu_689_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_47_0_3_reg_1803 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001))) then
                tmp_48_0_3_reg_2139 <= tmp_48_0_3_fu_694_p2;
                tmp_49_0_3_reg_2144 <= tmp_49_0_3_fu_699_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_47_0_4_reg_1808 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001))) then
                tmp_48_0_4_reg_2149 <= tmp_48_0_4_fu_704_p2;
                tmp_49_0_4_reg_2154 <= tmp_49_0_4_fu_709_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_47_0_5_reg_1813 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001))) then
                tmp_48_0_5_reg_2159 <= tmp_48_0_5_fu_714_p2;
                tmp_49_0_5_reg_2164 <= tmp_49_0_5_fu_719_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_47_0_6_reg_1818 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001))) then
                tmp_48_0_6_reg_2169 <= tmp_48_0_6_fu_724_p2;
                tmp_49_0_6_reg_2174 <= tmp_49_0_6_fu_729_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_47_0_7_reg_1823 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001))) then
                tmp_48_0_7_reg_2179 <= tmp_48_0_7_fu_734_p2;
                tmp_49_0_7_reg_2184 <= tmp_49_0_7_fu_739_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_47_0_8_reg_1828 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001))) then
                tmp_48_0_8_reg_2189 <= tmp_48_0_8_fu_744_p2;
                tmp_49_0_8_reg_2194 <= tmp_49_0_8_fu_749_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_47_0_9_reg_1833 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001))) then
                tmp_48_0_9_reg_2199 <= tmp_48_0_9_fu_754_p2;
                tmp_49_0_9_reg_2204 <= tmp_49_0_9_fu_759_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_47_0_s_reg_1838 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001))) then
                tmp_48_0_s_reg_2209 <= tmp_48_0_s_fu_764_p2;
                tmp_49_0_s_reg_2214 <= tmp_49_0_s_fu_769_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001))) then
                tmp_48_1_10_reg_2364 <= tmp_48_1_10_fu_914_p2;
                tmp_48_1_11_reg_2379 <= tmp_48_1_11_fu_924_p2;
                tmp_48_1_12_reg_2394 <= tmp_48_1_12_fu_934_p2;
                tmp_49_1_10_reg_2369 <= tmp_49_1_10_fu_919_p2;
                tmp_49_1_11_reg_2384 <= tmp_49_1_11_fu_929_p2;
                tmp_49_1_12_reg_2399 <= tmp_49_1_12_fu_939_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_47_1_1_reg_1863 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001))) then
                tmp_48_1_1_reg_2259 <= tmp_48_1_1_fu_814_p2;
                tmp_49_1_1_reg_2264 <= tmp_49_1_1_fu_819_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_47_1_2_reg_1868 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001))) then
                tmp_48_1_2_reg_2269 <= tmp_48_1_2_fu_824_p2;
                tmp_49_1_2_reg_2274 <= tmp_49_1_2_fu_829_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_47_1_3_reg_1873 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001))) then
                tmp_48_1_3_reg_2279 <= tmp_48_1_3_fu_834_p2;
                tmp_49_1_3_reg_2284 <= tmp_49_1_3_fu_839_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_47_1_4_reg_1878 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001))) then
                tmp_48_1_4_reg_2289 <= tmp_48_1_4_fu_844_p2;
                tmp_49_1_4_reg_2294 <= tmp_49_1_4_fu_849_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_47_1_5_reg_1883 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001))) then
                tmp_48_1_5_reg_2299 <= tmp_48_1_5_fu_854_p2;
                tmp_49_1_5_reg_2304 <= tmp_49_1_5_fu_859_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_47_1_6_reg_2035 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001))) then
                tmp_48_1_6_reg_2309 <= tmp_48_1_6_fu_864_p2;
                tmp_49_1_6_reg_2314 <= tmp_49_1_6_fu_869_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_47_1_7_reg_2047 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001))) then
                tmp_48_1_7_reg_2319 <= tmp_48_1_7_fu_874_p2;
                tmp_49_1_7_reg_2324 <= tmp_49_1_7_fu_879_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_47_1_8_reg_2059 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001))) then
                tmp_48_1_8_reg_2329 <= tmp_48_1_8_fu_884_p2;
                tmp_49_1_8_reg_2334 <= tmp_49_1_8_fu_889_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_47_1_9_reg_2071 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001))) then
                tmp_48_1_9_reg_2339 <= tmp_48_1_9_fu_894_p2;
                tmp_49_1_9_reg_2344 <= tmp_49_1_9_fu_899_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_47_1_reg_1858 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001))) then
                tmp_48_1_reg_2249 <= tmp_48_1_fu_804_p2;
                tmp_49_1_reg_2254 <= tmp_49_1_fu_809_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_47_1_s_reg_2083 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001))) then
                tmp_48_1_s_reg_2349 <= tmp_48_1_s_fu_904_p2;
                tmp_49_1_s_reg_2354 <= tmp_49_1_s_fu_909_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_47_reg_1788 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001))) then
                tmp_48_reg_2109 <= tmp_48_fu_664_p2;
                tmp_49_reg_2114 <= tmp_49_fu_669_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then
                track_5_hwEta_V_rea_6_reg_1586 <= ap_port_reg_track_5_hwEta_V_rea;
                track_5_hwPhi_V_rea_6_reg_1556 <= ap_port_reg_track_5_hwPhi_V_rea;
                track_6_hwEta_V_rea_6_reg_1580 <= ap_port_reg_track_6_hwEta_V_rea;
                track_6_hwPhi_V_rea_6_reg_1550 <= ap_port_reg_track_6_hwPhi_V_rea;
                track_7_hwEta_V_rea_6_reg_1574 <= ap_port_reg_track_7_hwEta_V_rea;
                track_7_hwPhi_V_rea_6_reg_1544 <= ap_port_reg_track_7_hwPhi_V_rea;
                track_8_hwEta_V_rea_6_reg_1568 <= ap_port_reg_track_8_hwEta_V_rea;
                track_8_hwPhi_V_rea_6_reg_1538 <= ap_port_reg_track_8_hwPhi_V_rea;
                track_9_hwEta_V_rea_6_reg_1562 <= ap_port_reg_track_9_hwEta_V_rea;
                track_9_hwPhi_V_rea_6_reg_1532 <= ap_port_reg_track_9_hwPhi_V_rea;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_block_pp0_stage5_subdone, ap_block_pp0_stage4_subdone, ap_block_pp0_stage0_subdone, ap_idle_pp0_1to2, ap_block_pp0_stage1_subdone, ap_block_pp0_stage2_subdone, ap_block_pp0_stage3_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0_1to2 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_pp0_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                end if;
            when ap_ST_fsm_pp0_stage3 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                end if;
            when ap_ST_fsm_pp0_stage4 => 
                if (((ap_const_boolean_0 = ap_block_pp0_stage4_subdone) and (ap_reset_idle_pp0 = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage4_subdone) and (ap_reset_idle_pp0 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                end if;
            when ap_ST_fsm_pp0_stage5 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXX";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(2);
    ap_CS_fsm_pp0_stage3 <= ap_CS_fsm(3);
    ap_CS_fsm_pp0_stage4 <= ap_CS_fsm(4);
    ap_CS_fsm_pp0_stage5 <= ap_CS_fsm(5);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(ap_start, ap_enable_reg_pp0_iter0)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_start = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start, ap_enable_reg_pp0_iter0)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_start = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage5_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage5_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage3_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage4_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage5_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage1_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage2_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage3_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage4_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_start)
    begin
                ap_block_state1_pp0_stage0_iter0 <= (ap_start = ap_const_logic_0);
    end process;

        ap_block_state2_pp0_stage1_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage2_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage3_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage4_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage5_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage1_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage2_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_done_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001)
    begin
        if ((((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)) or ((ap_start = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_reg_pp0_iter0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0_reg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
            ap_enable_reg_pp0_iter0 <= ap_start;
        else 
            ap_enable_reg_pp0_iter0 <= ap_enable_reg_pp0_iter0_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to1 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_1to2_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_idle_pp0_1to2 <= ap_const_logic_1;
        else 
            ap_idle_pp0_1to2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to1 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_return_0 <= mu_track_dptval_0_0_fu_952_p3;
    ap_return_1 <= mu_track_dptval_0_1_fu_964_p3;
    ap_return_10 <= mu_track_dptval_0_1_1_fu_1072_p3;
    ap_return_11 <= mu_track_dptval_0_1_2_fu_1084_p3;
    ap_return_12 <= mu_track_dptval_0_1_3_fu_1096_p3;
    ap_return_13 <= mu_track_dptval_0_1_4_fu_1108_p3;
    ap_return_14 <= mu_track_dptval_1_0_fu_1123_p3;
    ap_return_15 <= mu_track_dptval_1_1_fu_1135_p3;
    ap_return_16 <= mu_track_dptval_1_2_fu_1147_p3;
    ap_return_17 <= mu_track_dptval_1_3_fu_1159_p3;
    ap_return_18 <= mu_track_dptval_1_4_fu_1171_p3;
    ap_return_19 <= mu_track_dptval_1_5_fu_1183_p3;
    ap_return_2 <= mu_track_dptval_0_2_fu_976_p3;
    ap_return_20 <= mu_track_dptval_1_6_fu_1195_p3;
    ap_return_21 <= mu_track_dptval_1_7_fu_1207_p3;
    ap_return_22 <= mu_track_dptval_1_8_fu_1219_p3;
    ap_return_23 <= mu_track_dptval_1_9_fu_1231_p3;
    ap_return_24 <= mu_track_dptval_1_1_1_fu_1243_p3;
    ap_return_25 <= mu_track_dptval_1_1_2_fu_1255_p3;
    ap_return_26 <= mu_track_dptval_1_1_3_fu_1267_p3;
    ap_return_27 <= mu_track_dptval_1_1_4_fu_1279_p3;
    ap_return_3 <= mu_track_dptval_0_3_fu_988_p3;
    ap_return_4 <= mu_track_dptval_0_4_fu_1000_p3;
    ap_return_5 <= mu_track_dptval_0_5_fu_1012_p3;
    ap_return_6 <= mu_track_dptval_0_6_fu_1024_p3;
    ap_return_7 <= mu_track_dptval_0_7_fu_1036_p3;
    ap_return_8 <= mu_track_dptval_0_8_fu_1048_p3;
    ap_return_9 <= mu_track_dptval_0_9_fu_1060_p3;
    dpt_V_0_10_fu_596_p2 <= std_logic_vector(unsigned(mu_0_hwPt_V_read_3_reg_1760_pp0_iter1_reg) - unsigned(track_11_hwPt_V_rea_6_reg_1670_pp0_iter1_reg));
    dpt_V_0_11_fu_600_p2 <= std_logic_vector(unsigned(mu_0_hwPt_V_read_3_reg_1760_pp0_iter1_reg) - unsigned(track_12_hwPt_V_rea_6_reg_1664_pp0_iter1_reg));
    dpt_V_0_12_fu_604_p2 <= std_logic_vector(unsigned(mu_0_hwPt_V_read_3_reg_1760_pp0_iter1_reg) - unsigned(track_13_hwPt_V_rea_6_reg_1658_pp0_iter1_reg));
    dpt_V_0_1_fu_556_p2 <= std_logic_vector(unsigned(mu_0_hwPt_V_read_3_reg_1760_pp0_iter1_reg) - unsigned(track_1_hwPt_V_read_7_reg_1730_pp0_iter1_reg));
    dpt_V_0_2_fu_560_p2 <= std_logic_vector(unsigned(mu_0_hwPt_V_read_3_reg_1760_pp0_iter1_reg) - unsigned(track_2_hwPt_V_read_7_reg_1724_pp0_iter1_reg));
    dpt_V_0_3_fu_564_p2 <= std_logic_vector(unsigned(mu_0_hwPt_V_read_3_reg_1760_pp0_iter1_reg) - unsigned(track_3_hwPt_V_read_7_reg_1718_pp0_iter1_reg));
    dpt_V_0_4_fu_568_p2 <= std_logic_vector(unsigned(mu_0_hwPt_V_read_3_reg_1760_pp0_iter1_reg) - unsigned(track_4_hwPt_V_read_7_reg_1712_pp0_iter1_reg));
    dpt_V_0_5_fu_572_p2 <= std_logic_vector(unsigned(mu_0_hwPt_V_read_3_reg_1760_pp0_iter1_reg) - unsigned(track_5_hwPt_V_read_7_reg_1706_pp0_iter1_reg));
    dpt_V_0_6_fu_576_p2 <= std_logic_vector(unsigned(mu_0_hwPt_V_read_3_reg_1760_pp0_iter1_reg) - unsigned(track_6_hwPt_V_read_7_reg_1700_pp0_iter1_reg));
    dpt_V_0_7_fu_580_p2 <= std_logic_vector(unsigned(mu_0_hwPt_V_read_3_reg_1760_pp0_iter1_reg) - unsigned(track_7_hwPt_V_read_7_reg_1694_pp0_iter1_reg));
    dpt_V_0_8_fu_584_p2 <= std_logic_vector(unsigned(mu_0_hwPt_V_read_3_reg_1760_pp0_iter1_reg) - unsigned(track_8_hwPt_V_read_7_reg_1688_pp0_iter1_reg));
    dpt_V_0_9_fu_588_p2 <= std_logic_vector(unsigned(mu_0_hwPt_V_read_3_reg_1760_pp0_iter1_reg) - unsigned(track_9_hwPt_V_read_7_reg_1682_pp0_iter1_reg));
    dpt_V_0_s_fu_592_p2 <= std_logic_vector(unsigned(mu_0_hwPt_V_read_3_reg_1760_pp0_iter1_reg) - unsigned(track_10_hwPt_V_rea_6_reg_1676_pp0_iter1_reg));
    dpt_V_13_10_fu_652_p2 <= std_logic_vector(unsigned(mu_1_hwPt_V_read_3_reg_1742_pp0_iter1_reg) - unsigned(track_11_hwPt_V_rea_6_reg_1670_pp0_iter1_reg));
    dpt_V_13_11_fu_656_p2 <= std_logic_vector(unsigned(mu_1_hwPt_V_read_3_reg_1742_pp0_iter1_reg) - unsigned(track_12_hwPt_V_rea_6_reg_1664_pp0_iter1_reg));
    dpt_V_13_12_fu_660_p2 <= std_logic_vector(unsigned(mu_1_hwPt_V_read_3_reg_1742_pp0_iter1_reg) - unsigned(track_13_hwPt_V_rea_6_reg_1658_pp0_iter1_reg));
    dpt_V_13_1_fu_612_p2 <= std_logic_vector(unsigned(mu_1_hwPt_V_read_3_reg_1742_pp0_iter1_reg) - unsigned(track_1_hwPt_V_read_7_reg_1730_pp0_iter1_reg));
    dpt_V_13_2_fu_616_p2 <= std_logic_vector(unsigned(mu_1_hwPt_V_read_3_reg_1742_pp0_iter1_reg) - unsigned(track_2_hwPt_V_read_7_reg_1724_pp0_iter1_reg));
    dpt_V_13_3_fu_620_p2 <= std_logic_vector(unsigned(mu_1_hwPt_V_read_3_reg_1742_pp0_iter1_reg) - unsigned(track_3_hwPt_V_read_7_reg_1718_pp0_iter1_reg));
    dpt_V_13_4_fu_624_p2 <= std_logic_vector(unsigned(mu_1_hwPt_V_read_3_reg_1742_pp0_iter1_reg) - unsigned(track_4_hwPt_V_read_7_reg_1712_pp0_iter1_reg));
    dpt_V_13_5_fu_628_p2 <= std_logic_vector(unsigned(mu_1_hwPt_V_read_3_reg_1742_pp0_iter1_reg) - unsigned(track_5_hwPt_V_read_7_reg_1706_pp0_iter1_reg));
    dpt_V_13_6_fu_632_p2 <= std_logic_vector(unsigned(mu_1_hwPt_V_read_3_reg_1742_pp0_iter1_reg) - unsigned(track_6_hwPt_V_read_7_reg_1700_pp0_iter1_reg));
    dpt_V_13_7_fu_636_p2 <= std_logic_vector(unsigned(mu_1_hwPt_V_read_3_reg_1742_pp0_iter1_reg) - unsigned(track_7_hwPt_V_read_7_reg_1694_pp0_iter1_reg));
    dpt_V_13_8_fu_640_p2 <= std_logic_vector(unsigned(mu_1_hwPt_V_read_3_reg_1742_pp0_iter1_reg) - unsigned(track_8_hwPt_V_read_7_reg_1688_pp0_iter1_reg));
    dpt_V_13_9_fu_644_p2 <= std_logic_vector(unsigned(mu_1_hwPt_V_read_3_reg_1742_pp0_iter1_reg) - unsigned(track_9_hwPt_V_read_7_reg_1682_pp0_iter1_reg));
    dpt_V_13_s_fu_648_p2 <= std_logic_vector(unsigned(mu_1_hwPt_V_read_3_reg_1742_pp0_iter1_reg) - unsigned(track_10_hwPt_V_rea_6_reg_1676_pp0_iter1_reg));
    dpt_V_1_0_10_fu_1079_p3 <= 
        dpt_V_0_10_reg_1965 when (tmp_48_0_10_reg_2219(0) = '1') else 
        tmp_49_0_10_reg_2224;
    dpt_V_1_0_11_fu_1091_p3 <= 
        dpt_V_0_11_reg_1972 when (tmp_48_0_11_reg_2229(0) = '1') else 
        tmp_49_0_11_reg_2234;
    dpt_V_1_0_12_fu_1103_p3 <= 
        dpt_V_0_12_reg_1979 when (tmp_48_0_12_reg_2239(0) = '1') else 
        tmp_49_0_12_reg_2244;
    dpt_V_1_0_1_fu_959_p3 <= 
        dpt_V_0_1_reg_1895 when (tmp_48_0_1_reg_2119(0) = '1') else 
        tmp_49_0_1_reg_2124;
    dpt_V_1_0_2_fu_971_p3 <= 
        dpt_V_0_2_reg_1902 when (tmp_48_0_2_reg_2129(0) = '1') else 
        tmp_49_0_2_reg_2134;
    dpt_V_1_0_3_fu_983_p3 <= 
        dpt_V_0_3_reg_1909 when (tmp_48_0_3_reg_2139(0) = '1') else 
        tmp_49_0_3_reg_2144;
    dpt_V_1_0_4_fu_995_p3 <= 
        dpt_V_0_4_reg_1916 when (tmp_48_0_4_reg_2149(0) = '1') else 
        tmp_49_0_4_reg_2154;
    dpt_V_1_0_5_fu_1007_p3 <= 
        dpt_V_0_5_reg_1923 when (tmp_48_0_5_reg_2159(0) = '1') else 
        tmp_49_0_5_reg_2164;
    dpt_V_1_0_6_fu_1019_p3 <= 
        dpt_V_0_6_reg_1930 when (tmp_48_0_6_reg_2169(0) = '1') else 
        tmp_49_0_6_reg_2174;
    dpt_V_1_0_7_fu_1031_p3 <= 
        dpt_V_0_7_reg_1937 when (tmp_48_0_7_reg_2179(0) = '1') else 
        tmp_49_0_7_reg_2184;
    dpt_V_1_0_8_fu_1043_p3 <= 
        dpt_V_0_8_reg_1944 when (tmp_48_0_8_reg_2189(0) = '1') else 
        tmp_49_0_8_reg_2194;
    dpt_V_1_0_9_fu_1055_p3 <= 
        dpt_V_0_9_reg_1951 when (tmp_48_0_9_reg_2199(0) = '1') else 
        tmp_49_0_9_reg_2204;
    dpt_V_1_0_s_fu_1067_p3 <= 
        dpt_V_0_s_reg_1958 when (tmp_48_0_s_reg_2209(0) = '1') else 
        tmp_49_0_s_reg_2214;
    dpt_V_1_1_10_fu_1250_p3 <= 
        dpt_V_13_10_reg_2088 when (tmp_48_1_10_reg_2364(0) = '1') else 
        tmp_49_1_10_reg_2369;
    dpt_V_1_1_11_fu_1262_p3 <= 
        dpt_V_13_11_reg_2095 when (tmp_48_1_11_reg_2379(0) = '1') else 
        tmp_49_1_11_reg_2384;
    dpt_V_1_1_12_fu_1274_p3 <= 
        dpt_V_13_12_reg_2102 when (tmp_48_1_12_reg_2394(0) = '1') else 
        tmp_49_1_12_reg_2399;
    dpt_V_1_1_1_fu_1130_p3 <= 
        dpt_V_13_1_reg_1993 when (tmp_48_1_1_reg_2259(0) = '1') else 
        tmp_49_1_1_reg_2264;
    dpt_V_1_1_2_fu_1142_p3 <= 
        dpt_V_13_2_reg_2000 when (tmp_48_1_2_reg_2269(0) = '1') else 
        tmp_49_1_2_reg_2274;
    dpt_V_1_1_3_fu_1154_p3 <= 
        dpt_V_13_3_reg_2007 when (tmp_48_1_3_reg_2279(0) = '1') else 
        tmp_49_1_3_reg_2284;
    dpt_V_1_1_4_fu_1166_p3 <= 
        dpt_V_13_4_reg_2014 when (tmp_48_1_4_reg_2289(0) = '1') else 
        tmp_49_1_4_reg_2294;
    dpt_V_1_1_5_fu_1178_p3 <= 
        dpt_V_13_5_reg_2021 when (tmp_48_1_5_reg_2299(0) = '1') else 
        tmp_49_1_5_reg_2304;
    dpt_V_1_1_6_fu_1190_p3 <= 
        dpt_V_13_6_reg_2028 when (tmp_48_1_6_reg_2309(0) = '1') else 
        tmp_49_1_6_reg_2314;
    dpt_V_1_1_7_fu_1202_p3 <= 
        dpt_V_13_7_reg_2040 when (tmp_48_1_7_reg_2319(0) = '1') else 
        tmp_49_1_7_reg_2324;
    dpt_V_1_1_8_fu_1214_p3 <= 
        dpt_V_13_8_reg_2052 when (tmp_48_1_8_reg_2329(0) = '1') else 
        tmp_49_1_8_reg_2334;
    dpt_V_1_1_9_fu_1226_p3 <= 
        dpt_V_13_9_reg_2064 when (tmp_48_1_9_reg_2339(0) = '1') else 
        tmp_49_1_9_reg_2344;
    dpt_V_1_1_fu_1115_p3 <= 
        dpt_V_s_reg_1986 when (tmp_48_1_reg_2249(0) = '1') else 
        tmp_49_1_reg_2254;
    dpt_V_1_1_s_fu_1238_p3 <= 
        dpt_V_13_s_reg_2076 when (tmp_48_1_s_reg_2349(0) = '1') else 
        tmp_49_1_s_reg_2354;
    dpt_V_1_fu_944_p3 <= 
        dpt_V_reg_1888 when (tmp_48_reg_2109(0) = '1') else 
        tmp_49_reg_2114;
    dpt_V_fu_552_p2 <= std_logic_vector(unsigned(mu_0_hwPt_V_read_3_reg_1760_pp0_iter1_reg) - unsigned(track_0_hwPt_V_read_7_reg_1736_pp0_iter1_reg));
    dpt_V_s_fu_608_p2 <= std_logic_vector(unsigned(mu_1_hwPt_V_read_3_reg_1742_pp0_iter1_reg) - unsigned(track_0_hwPt_V_read_7_reg_1736_pp0_iter1_reg));

    grp_dr2_int_cap_12_s_fu_402_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)))) then 
            grp_dr2_int_cap_12_s_fu_402_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_12_s_fu_402_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_402_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage5, mu_0_hwEta_V_read, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, mu_0_hwEta_V_read_1_reg_1523, mu_1_hwEta_V_read_1_reg_1649, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            grp_dr2_int_cap_12_s_fu_402_eta1_V <= mu_1_hwEta_V_read_1_reg_1649;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_dr2_int_cap_12_s_fu_402_eta1_V <= mu_0_hwEta_V_read_1_reg_1523;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_int_cap_12_s_fu_402_eta1_V <= mu_0_hwEta_V_read;
        else 
            grp_dr2_int_cap_12_s_fu_402_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_402_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage5, track_0_hwEta_V_rea, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, track_1_hwEta_V_rea_6_reg_1502, track_6_hwEta_V_rea_6_reg_1580, track_11_hwEta_V_re_6_reg_1628, ap_port_reg_track_5_hwEta_V_rea, ap_port_reg_track_10_hwEta_V_re, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                grp_dr2_int_cap_12_s_fu_402_eta2_V <= track_11_hwEta_V_re_6_reg_1628;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                grp_dr2_int_cap_12_s_fu_402_eta2_V <= track_6_hwEta_V_rea_6_reg_1580;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                grp_dr2_int_cap_12_s_fu_402_eta2_V <= track_1_hwEta_V_rea_6_reg_1502;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                grp_dr2_int_cap_12_s_fu_402_eta2_V <= ap_port_reg_track_10_hwEta_V_re;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_402_eta2_V <= ap_port_reg_track_5_hwEta_V_rea;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_402_eta2_V <= track_0_hwEta_V_rea;
            else 
                grp_dr2_int_cap_12_s_fu_402_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_402_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_402_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage5, mu_0_hwPhi_V_read, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, mu_0_hwPhi_V_read_1_reg_1514, mu_1_hwPhi_V_read_1_reg_1640, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            grp_dr2_int_cap_12_s_fu_402_phi1_V <= mu_1_hwPhi_V_read_1_reg_1640;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_dr2_int_cap_12_s_fu_402_phi1_V <= mu_0_hwPhi_V_read_1_reg_1514;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_int_cap_12_s_fu_402_phi1_V <= mu_0_hwPhi_V_read;
        else 
            grp_dr2_int_cap_12_s_fu_402_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_402_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage5, track_0_hwPhi_V_rea, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, track_1_hwPhi_V_rea_6_reg_1472, track_6_hwPhi_V_rea_6_reg_1550, track_11_hwPhi_V_re_6_reg_1604, ap_port_reg_track_5_hwPhi_V_rea, ap_port_reg_track_10_hwPhi_V_re, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                grp_dr2_int_cap_12_s_fu_402_phi2_V <= track_11_hwPhi_V_re_6_reg_1604;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                grp_dr2_int_cap_12_s_fu_402_phi2_V <= track_6_hwPhi_V_rea_6_reg_1550;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                grp_dr2_int_cap_12_s_fu_402_phi2_V <= track_1_hwPhi_V_rea_6_reg_1472;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                grp_dr2_int_cap_12_s_fu_402_phi2_V <= ap_port_reg_track_10_hwPhi_V_re;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_402_phi2_V <= ap_port_reg_track_5_hwPhi_V_rea;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_402_phi2_V <= track_0_hwPhi_V_rea;
            else 
                grp_dr2_int_cap_12_s_fu_402_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_402_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_414_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)))) then 
            grp_dr2_int_cap_12_s_fu_414_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_12_s_fu_414_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_414_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage5, mu_0_hwEta_V_read, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, mu_0_hwEta_V_read_1_reg_1523, mu_1_hwEta_V_read_1_reg_1649, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            grp_dr2_int_cap_12_s_fu_414_eta1_V <= mu_1_hwEta_V_read_1_reg_1649;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_dr2_int_cap_12_s_fu_414_eta1_V <= mu_0_hwEta_V_read_1_reg_1523;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_int_cap_12_s_fu_414_eta1_V <= mu_0_hwEta_V_read;
        else 
            grp_dr2_int_cap_12_s_fu_414_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_414_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage5, track_1_hwEta_V_rea, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, track_2_hwEta_V_rea_6_reg_1496, track_7_hwEta_V_rea_6_reg_1574, track_12_hwEta_V_re_6_reg_1622, ap_port_reg_track_6_hwEta_V_rea, ap_port_reg_track_11_hwEta_V_re, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                grp_dr2_int_cap_12_s_fu_414_eta2_V <= track_12_hwEta_V_re_6_reg_1622;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                grp_dr2_int_cap_12_s_fu_414_eta2_V <= track_7_hwEta_V_rea_6_reg_1574;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                grp_dr2_int_cap_12_s_fu_414_eta2_V <= track_2_hwEta_V_rea_6_reg_1496;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                grp_dr2_int_cap_12_s_fu_414_eta2_V <= ap_port_reg_track_11_hwEta_V_re;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_414_eta2_V <= ap_port_reg_track_6_hwEta_V_rea;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_414_eta2_V <= track_1_hwEta_V_rea;
            else 
                grp_dr2_int_cap_12_s_fu_414_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_414_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_414_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage5, mu_0_hwPhi_V_read, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, mu_0_hwPhi_V_read_1_reg_1514, mu_1_hwPhi_V_read_1_reg_1640, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            grp_dr2_int_cap_12_s_fu_414_phi1_V <= mu_1_hwPhi_V_read_1_reg_1640;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_dr2_int_cap_12_s_fu_414_phi1_V <= mu_0_hwPhi_V_read_1_reg_1514;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_int_cap_12_s_fu_414_phi1_V <= mu_0_hwPhi_V_read;
        else 
            grp_dr2_int_cap_12_s_fu_414_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_414_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage5, track_1_hwPhi_V_rea, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, track_2_hwPhi_V_rea_6_reg_1466, track_7_hwPhi_V_rea_6_reg_1544, track_12_hwPhi_V_re_6_reg_1598, ap_port_reg_track_6_hwPhi_V_rea, ap_port_reg_track_11_hwPhi_V_re, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                grp_dr2_int_cap_12_s_fu_414_phi2_V <= track_12_hwPhi_V_re_6_reg_1598;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                grp_dr2_int_cap_12_s_fu_414_phi2_V <= track_7_hwPhi_V_rea_6_reg_1544;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                grp_dr2_int_cap_12_s_fu_414_phi2_V <= track_2_hwPhi_V_rea_6_reg_1466;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                grp_dr2_int_cap_12_s_fu_414_phi2_V <= ap_port_reg_track_11_hwPhi_V_re;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_414_phi2_V <= ap_port_reg_track_6_hwPhi_V_rea;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_414_phi2_V <= track_1_hwPhi_V_rea;
            else 
                grp_dr2_int_cap_12_s_fu_414_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_414_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_426_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)))) then 
            grp_dr2_int_cap_12_s_fu_426_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_12_s_fu_426_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_426_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage5, mu_0_hwEta_V_read, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, mu_0_hwEta_V_read_1_reg_1523, mu_1_hwEta_V_read_1_reg_1649, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            grp_dr2_int_cap_12_s_fu_426_eta1_V <= mu_1_hwEta_V_read_1_reg_1649;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_dr2_int_cap_12_s_fu_426_eta1_V <= mu_0_hwEta_V_read_1_reg_1523;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_int_cap_12_s_fu_426_eta1_V <= mu_0_hwEta_V_read;
        else 
            grp_dr2_int_cap_12_s_fu_426_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_426_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage5, track_2_hwEta_V_rea, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, track_3_hwEta_V_rea_6_reg_1490, track_8_hwEta_V_rea_6_reg_1568, track_13_hwEta_V_re_6_reg_1616, ap_port_reg_track_7_hwEta_V_rea, ap_port_reg_track_12_hwEta_V_re, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                grp_dr2_int_cap_12_s_fu_426_eta2_V <= track_13_hwEta_V_re_6_reg_1616;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                grp_dr2_int_cap_12_s_fu_426_eta2_V <= track_8_hwEta_V_rea_6_reg_1568;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                grp_dr2_int_cap_12_s_fu_426_eta2_V <= track_3_hwEta_V_rea_6_reg_1490;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                grp_dr2_int_cap_12_s_fu_426_eta2_V <= ap_port_reg_track_12_hwEta_V_re;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_426_eta2_V <= ap_port_reg_track_7_hwEta_V_rea;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_426_eta2_V <= track_2_hwEta_V_rea;
            else 
                grp_dr2_int_cap_12_s_fu_426_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_426_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_426_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage5, mu_0_hwPhi_V_read, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, mu_0_hwPhi_V_read_1_reg_1514, mu_1_hwPhi_V_read_1_reg_1640, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            grp_dr2_int_cap_12_s_fu_426_phi1_V <= mu_1_hwPhi_V_read_1_reg_1640;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_dr2_int_cap_12_s_fu_426_phi1_V <= mu_0_hwPhi_V_read_1_reg_1514;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_int_cap_12_s_fu_426_phi1_V <= mu_0_hwPhi_V_read;
        else 
            grp_dr2_int_cap_12_s_fu_426_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_426_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage5, track_2_hwPhi_V_rea, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, track_3_hwPhi_V_rea_6_reg_1460, track_8_hwPhi_V_rea_6_reg_1538, track_13_hwPhi_V_re_6_reg_1592, ap_port_reg_track_7_hwPhi_V_rea, ap_port_reg_track_12_hwPhi_V_re, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                grp_dr2_int_cap_12_s_fu_426_phi2_V <= track_13_hwPhi_V_re_6_reg_1592;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                grp_dr2_int_cap_12_s_fu_426_phi2_V <= track_8_hwPhi_V_rea_6_reg_1538;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                grp_dr2_int_cap_12_s_fu_426_phi2_V <= track_3_hwPhi_V_rea_6_reg_1460;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                grp_dr2_int_cap_12_s_fu_426_phi2_V <= ap_port_reg_track_12_hwPhi_V_re;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_426_phi2_V <= ap_port_reg_track_7_hwPhi_V_rea;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_426_phi2_V <= track_2_hwPhi_V_rea;
            else 
                grp_dr2_int_cap_12_s_fu_426_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_426_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_438_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)))) then 
            grp_dr2_int_cap_12_s_fu_438_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_12_s_fu_438_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_438_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, mu_0_hwEta_V_read, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, mu_0_hwEta_V_read_1_reg_1523, mu_1_hwEta_V_read_1_reg_1649, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            grp_dr2_int_cap_12_s_fu_438_eta1_V <= mu_1_hwEta_V_read_1_reg_1649;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_dr2_int_cap_12_s_fu_438_eta1_V <= mu_0_hwEta_V_read_1_reg_1523;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_int_cap_12_s_fu_438_eta1_V <= mu_0_hwEta_V_read;
        else 
            grp_dr2_int_cap_12_s_fu_438_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_438_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, track_3_hwEta_V_rea, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, track_4_hwEta_V_rea_6_reg_1484, track_9_hwEta_V_rea_6_reg_1562, ap_port_reg_track_8_hwEta_V_rea, ap_port_reg_track_13_hwEta_V_re, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                grp_dr2_int_cap_12_s_fu_438_eta2_V <= track_9_hwEta_V_rea_6_reg_1562;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                grp_dr2_int_cap_12_s_fu_438_eta2_V <= track_4_hwEta_V_rea_6_reg_1484;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                grp_dr2_int_cap_12_s_fu_438_eta2_V <= ap_port_reg_track_13_hwEta_V_re;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_438_eta2_V <= ap_port_reg_track_8_hwEta_V_rea;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_438_eta2_V <= track_3_hwEta_V_rea;
            else 
                grp_dr2_int_cap_12_s_fu_438_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_438_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_438_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, mu_0_hwPhi_V_read, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, mu_0_hwPhi_V_read_1_reg_1514, mu_1_hwPhi_V_read_1_reg_1640, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            grp_dr2_int_cap_12_s_fu_438_phi1_V <= mu_1_hwPhi_V_read_1_reg_1640;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_dr2_int_cap_12_s_fu_438_phi1_V <= mu_0_hwPhi_V_read_1_reg_1514;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_int_cap_12_s_fu_438_phi1_V <= mu_0_hwPhi_V_read;
        else 
            grp_dr2_int_cap_12_s_fu_438_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_438_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, track_3_hwPhi_V_rea, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, track_4_hwPhi_V_rea_6_reg_1454, track_9_hwPhi_V_rea_6_reg_1532, ap_port_reg_track_8_hwPhi_V_rea, ap_port_reg_track_13_hwPhi_V_re, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                grp_dr2_int_cap_12_s_fu_438_phi2_V <= track_9_hwPhi_V_rea_6_reg_1532;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                grp_dr2_int_cap_12_s_fu_438_phi2_V <= track_4_hwPhi_V_rea_6_reg_1454;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                grp_dr2_int_cap_12_s_fu_438_phi2_V <= ap_port_reg_track_13_hwPhi_V_re;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_438_phi2_V <= ap_port_reg_track_8_hwPhi_V_rea;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_438_phi2_V <= track_3_hwPhi_V_rea;
            else 
                grp_dr2_int_cap_12_s_fu_438_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_438_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_450_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)))) then 
            grp_dr2_int_cap_12_s_fu_450_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_12_s_fu_450_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_450_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, mu_0_hwEta_V_read, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, mu_0_hwEta_V_read_1_reg_1523, mu_1_hwEta_V_read_1_reg_1649, ap_port_reg_mu_1_hwEta_V_read, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            grp_dr2_int_cap_12_s_fu_450_eta1_V <= mu_1_hwEta_V_read_1_reg_1649;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_dr2_int_cap_12_s_fu_450_eta1_V <= ap_port_reg_mu_1_hwEta_V_read;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_dr2_int_cap_12_s_fu_450_eta1_V <= mu_0_hwEta_V_read_1_reg_1523;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_int_cap_12_s_fu_450_eta1_V <= mu_0_hwEta_V_read;
        else 
            grp_dr2_int_cap_12_s_fu_450_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_450_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, track_4_hwEta_V_rea, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, track_0_hwEta_V_rea_6_reg_1508, track_5_hwEta_V_rea_6_reg_1586, track_10_hwEta_V_re_6_reg_1634, ap_port_reg_track_9_hwEta_V_rea, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                grp_dr2_int_cap_12_s_fu_450_eta2_V <= track_10_hwEta_V_re_6_reg_1634;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                grp_dr2_int_cap_12_s_fu_450_eta2_V <= track_5_hwEta_V_rea_6_reg_1586;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                grp_dr2_int_cap_12_s_fu_450_eta2_V <= track_0_hwEta_V_rea_6_reg_1508;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_450_eta2_V <= ap_port_reg_track_9_hwEta_V_rea;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_450_eta2_V <= track_4_hwEta_V_rea;
            else 
                grp_dr2_int_cap_12_s_fu_450_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_450_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_450_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, mu_0_hwPhi_V_read, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, mu_0_hwPhi_V_read_1_reg_1514, mu_1_hwPhi_V_read_1_reg_1640, ap_port_reg_mu_1_hwPhi_V_read, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            grp_dr2_int_cap_12_s_fu_450_phi1_V <= mu_1_hwPhi_V_read_1_reg_1640;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_dr2_int_cap_12_s_fu_450_phi1_V <= ap_port_reg_mu_1_hwPhi_V_read;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_dr2_int_cap_12_s_fu_450_phi1_V <= mu_0_hwPhi_V_read_1_reg_1514;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_int_cap_12_s_fu_450_phi1_V <= mu_0_hwPhi_V_read;
        else 
            grp_dr2_int_cap_12_s_fu_450_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_450_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, track_4_hwPhi_V_rea, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, track_0_hwPhi_V_rea_6_reg_1478, track_5_hwPhi_V_rea_6_reg_1556, track_10_hwPhi_V_re_6_reg_1610, ap_port_reg_track_9_hwPhi_V_rea, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                grp_dr2_int_cap_12_s_fu_450_phi2_V <= track_10_hwPhi_V_re_6_reg_1610;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                grp_dr2_int_cap_12_s_fu_450_phi2_V <= track_5_hwPhi_V_rea_6_reg_1556;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                grp_dr2_int_cap_12_s_fu_450_phi2_V <= track_0_hwPhi_V_rea_6_reg_1478;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_450_phi2_V <= ap_port_reg_track_9_hwPhi_V_rea;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_450_phi2_V <= track_4_hwPhi_V_rea;
            else 
                grp_dr2_int_cap_12_s_fu_450_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_450_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;

    grp_fu_502_p2 <= "1" when (unsigned(reg_482) < unsigned(ap_const_lv12_835)) else "0";
    grp_fu_508_p2 <= "1" when (unsigned(reg_486) < unsigned(ap_const_lv12_835)) else "0";
    grp_fu_514_p2 <= "1" when (unsigned(reg_490) < unsigned(ap_const_lv12_835)) else "0";
    grp_fu_520_p2 <= "1" when (unsigned(reg_494) < unsigned(ap_const_lv12_835)) else "0";
    grp_fu_526_p2 <= "1" when (unsigned(reg_498) < unsigned(ap_const_lv12_835)) else "0";
    mu_track_dptval_0_0_fu_952_p3 <= 
        dpt_V_1_fu_944_p3 when (tmp_47_reg_1788(0) = '1') else 
        r_V_fu_949_p1;
    mu_track_dptval_0_1_1_fu_1072_p3 <= 
        dpt_V_1_0_s_fu_1067_p3 when (tmp_47_0_s_reg_1838(0) = '1') else 
        r_V_fu_949_p1;
    mu_track_dptval_0_1_2_fu_1084_p3 <= 
        dpt_V_1_0_10_fu_1079_p3 when (tmp_47_0_10_reg_1843(0) = '1') else 
        r_V_fu_949_p1;
    mu_track_dptval_0_1_3_fu_1096_p3 <= 
        dpt_V_1_0_11_fu_1091_p3 when (tmp_47_0_11_reg_1848(0) = '1') else 
        r_V_fu_949_p1;
    mu_track_dptval_0_1_4_fu_1108_p3 <= 
        dpt_V_1_0_12_fu_1103_p3 when (tmp_47_0_12_reg_1853(0) = '1') else 
        r_V_fu_949_p1;
    mu_track_dptval_0_1_fu_964_p3 <= 
        dpt_V_1_0_1_fu_959_p3 when (tmp_47_0_1_reg_1793(0) = '1') else 
        r_V_fu_949_p1;
    mu_track_dptval_0_2_fu_976_p3 <= 
        dpt_V_1_0_2_fu_971_p3 when (tmp_47_0_2_reg_1798(0) = '1') else 
        r_V_fu_949_p1;
    mu_track_dptval_0_3_fu_988_p3 <= 
        dpt_V_1_0_3_fu_983_p3 when (tmp_47_0_3_reg_1803(0) = '1') else 
        r_V_fu_949_p1;
    mu_track_dptval_0_4_fu_1000_p3 <= 
        dpt_V_1_0_4_fu_995_p3 when (tmp_47_0_4_reg_1808(0) = '1') else 
        r_V_fu_949_p1;
    mu_track_dptval_0_5_fu_1012_p3 <= 
        dpt_V_1_0_5_fu_1007_p3 when (tmp_47_0_5_reg_1813(0) = '1') else 
        r_V_fu_949_p1;
    mu_track_dptval_0_6_fu_1024_p3 <= 
        dpt_V_1_0_6_fu_1019_p3 when (tmp_47_0_6_reg_1818(0) = '1') else 
        r_V_fu_949_p1;
    mu_track_dptval_0_7_fu_1036_p3 <= 
        dpt_V_1_0_7_fu_1031_p3 when (tmp_47_0_7_reg_1823(0) = '1') else 
        r_V_fu_949_p1;
    mu_track_dptval_0_8_fu_1048_p3 <= 
        dpt_V_1_0_8_fu_1043_p3 when (tmp_47_0_8_reg_1828(0) = '1') else 
        r_V_fu_949_p1;
    mu_track_dptval_0_9_fu_1060_p3 <= 
        dpt_V_1_0_9_fu_1055_p3 when (tmp_47_0_9_reg_1833(0) = '1') else 
        r_V_fu_949_p1;
    mu_track_dptval_1_0_fu_1123_p3 <= 
        dpt_V_1_1_fu_1115_p3 when (tmp_47_1_reg_1858(0) = '1') else 
        r_V_1_fu_1120_p1;
    mu_track_dptval_1_1_1_fu_1243_p3 <= 
        dpt_V_1_1_s_fu_1238_p3 when (tmp_47_1_s_reg_2083(0) = '1') else 
        r_V_1_fu_1120_p1;
    mu_track_dptval_1_1_2_fu_1255_p3 <= 
        dpt_V_1_1_10_fu_1250_p3 when (tmp_47_1_10_reg_2359(0) = '1') else 
        r_V_1_fu_1120_p1;
    mu_track_dptval_1_1_3_fu_1267_p3 <= 
        dpt_V_1_1_11_fu_1262_p3 when (tmp_47_1_11_reg_2374(0) = '1') else 
        r_V_1_fu_1120_p1;
    mu_track_dptval_1_1_4_fu_1279_p3 <= 
        dpt_V_1_1_12_fu_1274_p3 when (tmp_47_1_12_reg_2389(0) = '1') else 
        r_V_1_fu_1120_p1;
    mu_track_dptval_1_1_fu_1135_p3 <= 
        dpt_V_1_1_1_fu_1130_p3 when (tmp_47_1_1_reg_1863(0) = '1') else 
        r_V_1_fu_1120_p1;
    mu_track_dptval_1_2_fu_1147_p3 <= 
        dpt_V_1_1_2_fu_1142_p3 when (tmp_47_1_2_reg_1868(0) = '1') else 
        r_V_1_fu_1120_p1;
    mu_track_dptval_1_3_fu_1159_p3 <= 
        dpt_V_1_1_3_fu_1154_p3 when (tmp_47_1_3_reg_1873(0) = '1') else 
        r_V_1_fu_1120_p1;
    mu_track_dptval_1_4_fu_1171_p3 <= 
        dpt_V_1_1_4_fu_1166_p3 when (tmp_47_1_4_reg_1878(0) = '1') else 
        r_V_1_fu_1120_p1;
    mu_track_dptval_1_5_fu_1183_p3 <= 
        dpt_V_1_1_5_fu_1178_p3 when (tmp_47_1_5_reg_1883(0) = '1') else 
        r_V_1_fu_1120_p1;
    mu_track_dptval_1_6_fu_1195_p3 <= 
        dpt_V_1_1_6_fu_1190_p3 when (tmp_47_1_6_reg_2035(0) = '1') else 
        r_V_1_fu_1120_p1;
    mu_track_dptval_1_7_fu_1207_p3 <= 
        dpt_V_1_1_7_fu_1202_p3 when (tmp_47_1_7_reg_2047(0) = '1') else 
        r_V_1_fu_1120_p1;
    mu_track_dptval_1_8_fu_1219_p3 <= 
        dpt_V_1_1_8_fu_1214_p3 when (tmp_47_1_8_reg_2059(0) = '1') else 
        r_V_1_fu_1120_p1;
    mu_track_dptval_1_9_fu_1231_p3 <= 
        dpt_V_1_1_9_fu_1226_p3 when (tmp_47_1_9_reg_2071(0) = '1') else 
        r_V_1_fu_1120_p1;
        r_V_1_fu_1120_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_57_reg_1783_pp0_iter1_reg),16));

        r_V_fu_949_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_s_reg_1778_pp0_iter1_reg),16));

    tmp_48_0_10_fu_774_p2 <= "1" when (signed(dpt_V_0_10_reg_1965) > signed(ap_const_lv16_0)) else "0";
    tmp_48_0_11_fu_784_p2 <= "1" when (signed(dpt_V_0_11_reg_1972) > signed(ap_const_lv16_0)) else "0";
    tmp_48_0_12_fu_794_p2 <= "1" when (signed(dpt_V_0_12_reg_1979) > signed(ap_const_lv16_0)) else "0";
    tmp_48_0_1_fu_674_p2 <= "1" when (signed(dpt_V_0_1_reg_1895) > signed(ap_const_lv16_0)) else "0";
    tmp_48_0_2_fu_684_p2 <= "1" when (signed(dpt_V_0_2_reg_1902) > signed(ap_const_lv16_0)) else "0";
    tmp_48_0_3_fu_694_p2 <= "1" when (signed(dpt_V_0_3_reg_1909) > signed(ap_const_lv16_0)) else "0";
    tmp_48_0_4_fu_704_p2 <= "1" when (signed(dpt_V_0_4_reg_1916) > signed(ap_const_lv16_0)) else "0";
    tmp_48_0_5_fu_714_p2 <= "1" when (signed(dpt_V_0_5_reg_1923) > signed(ap_const_lv16_0)) else "0";
    tmp_48_0_6_fu_724_p2 <= "1" when (signed(dpt_V_0_6_reg_1930) > signed(ap_const_lv16_0)) else "0";
    tmp_48_0_7_fu_734_p2 <= "1" when (signed(dpt_V_0_7_reg_1937) > signed(ap_const_lv16_0)) else "0";
    tmp_48_0_8_fu_744_p2 <= "1" when (signed(dpt_V_0_8_reg_1944) > signed(ap_const_lv16_0)) else "0";
    tmp_48_0_9_fu_754_p2 <= "1" when (signed(dpt_V_0_9_reg_1951) > signed(ap_const_lv16_0)) else "0";
    tmp_48_0_s_fu_764_p2 <= "1" when (signed(dpt_V_0_s_reg_1958) > signed(ap_const_lv16_0)) else "0";
    tmp_48_1_10_fu_914_p2 <= "1" when (signed(dpt_V_13_10_reg_2088) > signed(ap_const_lv16_0)) else "0";
    tmp_48_1_11_fu_924_p2 <= "1" when (signed(dpt_V_13_11_reg_2095) > signed(ap_const_lv16_0)) else "0";
    tmp_48_1_12_fu_934_p2 <= "1" when (signed(dpt_V_13_12_reg_2102) > signed(ap_const_lv16_0)) else "0";
    tmp_48_1_1_fu_814_p2 <= "1" when (signed(dpt_V_13_1_reg_1993) > signed(ap_const_lv16_0)) else "0";
    tmp_48_1_2_fu_824_p2 <= "1" when (signed(dpt_V_13_2_reg_2000) > signed(ap_const_lv16_0)) else "0";
    tmp_48_1_3_fu_834_p2 <= "1" when (signed(dpt_V_13_3_reg_2007) > signed(ap_const_lv16_0)) else "0";
    tmp_48_1_4_fu_844_p2 <= "1" when (signed(dpt_V_13_4_reg_2014) > signed(ap_const_lv16_0)) else "0";
    tmp_48_1_5_fu_854_p2 <= "1" when (signed(dpt_V_13_5_reg_2021) > signed(ap_const_lv16_0)) else "0";
    tmp_48_1_6_fu_864_p2 <= "1" when (signed(dpt_V_13_6_reg_2028) > signed(ap_const_lv16_0)) else "0";
    tmp_48_1_7_fu_874_p2 <= "1" when (signed(dpt_V_13_7_reg_2040) > signed(ap_const_lv16_0)) else "0";
    tmp_48_1_8_fu_884_p2 <= "1" when (signed(dpt_V_13_8_reg_2052) > signed(ap_const_lv16_0)) else "0";
    tmp_48_1_9_fu_894_p2 <= "1" when (signed(dpt_V_13_9_reg_2064) > signed(ap_const_lv16_0)) else "0";
    tmp_48_1_fu_804_p2 <= "1" when (signed(dpt_V_s_reg_1986) > signed(ap_const_lv16_0)) else "0";
    tmp_48_1_s_fu_904_p2 <= "1" when (signed(dpt_V_13_s_reg_2076) > signed(ap_const_lv16_0)) else "0";
    tmp_48_fu_664_p2 <= "1" when (signed(dpt_V_reg_1888) > signed(ap_const_lv16_0)) else "0";
    tmp_49_0_10_fu_779_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(dpt_V_0_10_reg_1965));
    tmp_49_0_11_fu_789_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(dpt_V_0_11_reg_1972));
    tmp_49_0_12_fu_799_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(dpt_V_0_12_reg_1979));
    tmp_49_0_1_fu_679_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(dpt_V_0_1_reg_1895));
    tmp_49_0_2_fu_689_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(dpt_V_0_2_reg_1902));
    tmp_49_0_3_fu_699_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(dpt_V_0_3_reg_1909));
    tmp_49_0_4_fu_709_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(dpt_V_0_4_reg_1916));
    tmp_49_0_5_fu_719_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(dpt_V_0_5_reg_1923));
    tmp_49_0_6_fu_729_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(dpt_V_0_6_reg_1930));
    tmp_49_0_7_fu_739_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(dpt_V_0_7_reg_1937));
    tmp_49_0_8_fu_749_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(dpt_V_0_8_reg_1944));
    tmp_49_0_9_fu_759_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(dpt_V_0_9_reg_1951));
    tmp_49_0_s_fu_769_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(dpt_V_0_s_reg_1958));
    tmp_49_1_10_fu_919_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(dpt_V_13_10_reg_2088));
    tmp_49_1_11_fu_929_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(dpt_V_13_11_reg_2095));
    tmp_49_1_12_fu_939_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(dpt_V_13_12_reg_2102));
    tmp_49_1_1_fu_819_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(dpt_V_13_1_reg_1993));
    tmp_49_1_2_fu_829_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(dpt_V_13_2_reg_2000));
    tmp_49_1_3_fu_839_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(dpt_V_13_3_reg_2007));
    tmp_49_1_4_fu_849_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(dpt_V_13_4_reg_2014));
    tmp_49_1_5_fu_859_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(dpt_V_13_5_reg_2021));
    tmp_49_1_6_fu_869_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(dpt_V_13_6_reg_2028));
    tmp_49_1_7_fu_879_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(dpt_V_13_7_reg_2040));
    tmp_49_1_8_fu_889_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(dpt_V_13_8_reg_2052));
    tmp_49_1_9_fu_899_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(dpt_V_13_9_reg_2064));
    tmp_49_1_fu_809_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(dpt_V_s_reg_1986));
    tmp_49_1_s_fu_909_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(dpt_V_13_s_reg_2076));
    tmp_49_fu_669_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(dpt_V_reg_1888));
end behav;
