<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: clock_div_prog_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_clock_div_prog_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_clock_div_prog_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r')">clock_div_prog_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 76.02</td>
<td class="s9 cl rt"><a href="mod521.html#Line" > 92.86</a></td>
<td class="s8 cl rt"><a href="mod521.html#Cond" > 80.00</a></td>
<td class="s3 cl rt"><a href="mod521.html#Toggle" > 38.35</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod521.html#Branch" > 92.86</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/main_regression_15_11_2022/gemini/design/ip/USB/phy_behav/cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r.sv')">/nfs_project/gemini/DV/nadeem/dv/main_regression_15_11_2022/gemini/design/ip/USB/phy_behav/cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r.sv</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod521.html#inst_tag_31319"  onclick="showContent('inst_tag_31319')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_avdd_top.c_udc_avdd_sw_top.c_pll_clk_divider.pll_clk_div</a></td>
<td class="s4 cl rt"> 44.21</td>
<td class="s5 cl rt"><a href="mod521.html#inst_tag_31319_Line" > 57.14</a></td>
<td class="s3 cl rt"><a href="mod521.html#inst_tag_31319_Cond" > 33.33</a></td>
<td class="s3 cl rt"><a href="mod521.html#inst_tag_31319_Toggle" > 36.36</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod521.html#inst_tag_31319_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod521.html#inst_tag_31320"  onclick="showContent('inst_tag_31320')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_udc_car_ats.c_fb_clock_div</a></td>
<td class="s6 cl rt"> 61.79</td>
<td class="s8 cl rt"><a href="mod521.html#inst_tag_31320_Line" > 85.71</a></td>
<td class="s5 cl rt"><a href="mod521.html#inst_tag_31320_Cond" > 53.33</a></td>
<td class="s3 cl rt"><a href="mod521.html#inst_tag_31320_Toggle" > 36.67</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod521.html#inst_tag_31320_Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod521.html#inst_tag_31321"  onclick="showContent('inst_tag_31321')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_udc_car_ats.c_ip_clock_div</a></td>
<td class="s6 cl rt"> 61.99</td>
<td class="s8 cl rt"><a href="mod521.html#inst_tag_31321_Line" > 85.71</a></td>
<td class="s5 cl rt"><a href="mod521.html#inst_tag_31321_Cond" > 53.33</a></td>
<td class="s3 cl rt"><a href="mod521.html#inst_tag_31321_Toggle" > 37.50</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod521.html#inst_tag_31321_Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod521.html#inst_tag_31322"  onclick="showContent('inst_tag_31322')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_refclock_1mclock_div</a></td>
<td class="s6 cl rt"> 63.33</td>
<td class="s8 cl rt"><a href="mod521.html#inst_tag_31322_Line" > 85.71</a></td>
<td class="s5 cl rt"><a href="mod521.html#inst_tag_31322_Cond" > 53.33</a></td>
<td class="s4 cl rt"><a href="mod521.html#inst_tag_31322_Toggle" > 42.86</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod521.html#inst_tag_31322_Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_31319'>
<hr>
<a name="inst_tag_31319"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy27.html#tag_urg_inst_31319" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_avdd_top.c_udc_avdd_sw_top.c_pll_clk_divider.pll_clk_div</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 44.21</td>
<td class="s5 cl rt"><a href="mod521.html#inst_tag_31319_Line" > 57.14</a></td>
<td class="s3 cl rt"><a href="mod521.html#inst_tag_31319_Cond" > 33.33</a></td>
<td class="s3 cl rt"><a href="mod521.html#inst_tag_31319_Toggle" > 36.36</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod521.html#inst_tag_31319_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 56.19</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s4 cl rt"> 42.11</td>
<td class="s4 cl rt"> 44.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.64</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 33.55</td>
<td class="s4 cl rt"> 40.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s1 cl rt"> 15.62</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
<td><a href="mod1102.html#inst_tag_74376" >c_pll_clk_divider</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod421.html#inst_tag_29863" id="tag_urg_inst_29863">genblk2.u_reset_sync</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod727.html#inst_tag_37452" id="tag_urg_inst_37452">u_clock_mux</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_31320'>
<hr>
<a name="inst_tag_31320"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy3.html#tag_urg_inst_31320" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_udc_car_ats.c_fb_clock_div</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 61.79</td>
<td class="s8 cl rt"><a href="mod521.html#inst_tag_31320_Line" > 85.71</a></td>
<td class="s5 cl rt"><a href="mod521.html#inst_tag_31320_Cond" > 53.33</a></td>
<td class="s3 cl rt"><a href="mod521.html#inst_tag_31320_Toggle" > 36.67</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod521.html#inst_tag_31320_Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 66.17</td>
<td class="s8 cl rt"> 87.50</td>
<td class="s5 cl rt"> 57.89</td>
<td class="s4 cl rt"> 46.55</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 58.23</td>
<td class="s8 cl rt"> 82.35</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s3 cl rt"> 31.82</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 68.75</td>
<td class="wht cl rt"></td>
<td><a href="mod2698.html#inst_tag_233763" >c_udc_car_ats</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod421.html#inst_tag_29866" id="tag_urg_inst_29866">genblk2.u_reset_sync</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod727.html#inst_tag_37454" id="tag_urg_inst_37454">u_clock_mux</a></td>
<td class="s6 cl rt"> 63.89</td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_31321'>
<hr>
<a name="inst_tag_31321"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy3.html#tag_urg_inst_31321" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_udc_car_ats.c_ip_clock_div</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 61.99</td>
<td class="s8 cl rt"><a href="mod521.html#inst_tag_31321_Line" > 85.71</a></td>
<td class="s5 cl rt"><a href="mod521.html#inst_tag_31321_Cond" > 53.33</a></td>
<td class="s3 cl rt"><a href="mod521.html#inst_tag_31321_Toggle" > 37.50</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod521.html#inst_tag_31321_Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 66.55</td>
<td class="s8 cl rt"> 87.50</td>
<td class="s5 cl rt"> 57.89</td>
<td class="s4 cl rt"> 48.08</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 58.23</td>
<td class="s8 cl rt"> 82.35</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s3 cl rt"> 31.82</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 68.75</td>
<td class="wht cl rt"></td>
<td><a href="mod2698.html#inst_tag_233763" >c_udc_car_ats</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod421.html#inst_tag_29867" id="tag_urg_inst_29867">genblk2.u_reset_sync</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod727.html#inst_tag_37455" id="tag_urg_inst_37455">u_clock_mux</a></td>
<td class="s6 cl rt"> 63.89</td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_31322'>
<hr>
<a name="inst_tag_31322"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy3.html#tag_urg_inst_31322" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_refclock_1mclock_div</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 63.33</td>
<td class="s8 cl rt"><a href="mod521.html#inst_tag_31322_Line" > 85.71</a></td>
<td class="s5 cl rt"><a href="mod521.html#inst_tag_31322_Cond" > 53.33</a></td>
<td class="s4 cl rt"><a href="mod521.html#inst_tag_31322_Toggle" > 42.86</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod521.html#inst_tag_31322_Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 67.03</td>
<td class="s8 cl rt"> 87.50</td>
<td class="s5 cl rt"> 57.89</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 54.72</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s3 cl rt"> 35.54</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 58.33</td>
<td class="wht cl rt"></td>
<td><a href="mod1488.html#inst_tag_91889" >c_udc_car</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod421.html#inst_tag_29870" id="tag_urg_inst_29870">genblk2.u_reset_sync</a></td>
<td class="s7 cl rt"> 77.08</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod727.html#inst_tag_37456" id="tag_urg_inst_37456">u_clock_mux</a></td>
<td class="s6 cl rt"> 63.89</td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_clock_div_prog_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r'>
<a name="Line"></a>
Line Coverage for Module : <a name="1116515177"></a>
<a href="mod521.html" >clock_div_prog_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>14</td><td>13</td><td>92.86</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>12638</td><td>9</td><td>8</td><td>88.89</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>12667</td><td>5</td><td>5</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
12637                      begin
12638      1/1                if (!reset_out_n)
12639                         begin
12640      1/1                   clock_div_cnt &lt;= {DIV_CTRL_WIDTH-1{1'b0}};
12641                         end
12642                         else
12643                         begin
12644      1/1                   if (!clock_div_sel_eq_1)
12645                            begin
12646      1/1                      if (!clock_div_cnt_eq_0)
12647                               begin
12648      1/1                         clock_div_cnt &lt;= clock_div_cnt - value_one;
12649                               end
12650                               else
12651                               begin
12652      1/1                         if (clock_div &amp;&amp; clock_div_sel[0])
12653      <font color = "red">0/1     ==>                    clock_div_cnt &lt;= clock_div_sel[DIV_CTRL_WIDTH-1:1];</font>
12654                                  else
12655      1/1                            clock_div_cnt &lt;= clock_div_sel[DIV_CTRL_WIDTH-1:1] - {{DIV_CTRL_WIDTH-1{1'b0}}, 1'b1};  
12656                               end
12657                            end
12658                            else
12659                            begin
12660      1/1                      clock_div_cnt &lt;= clock_div_cnt;
12661                            end
12662                         end
12663                      end
12664                      assign clock_div_cnt_eq_0 = (clock_div_cnt == {DIV_CTRL_WIDTH-1{1'b0}}) ? 1'b1 : 1'b0;
12665                      always @(posedge clock_in or negedge reset_out_n)
12666                      begin
12667      1/1                if (!reset_out_n)
12668                         begin
12669      1/1                   clock_div &lt;= 1'b0;
12670                         end
12671                         else
12672                         begin
12673      1/1                   if (clock_div_cnt_eq_0 &amp;&amp; !clock_div_sel_eq_1)
12674      1/1                      clock_div &lt;= !clock_div;
12675                            else
12676      1/1                      clock_div &lt;= clock_div;
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a name="1116515177"></a>
<a href="mod521.html" >clock_div_prog_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">Conditions</td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s7"><td class="lf">Logical</td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       12625
 EXPRESSION ((clock_div_sel == {{(DIV_CTRL_WIDTH - 1) {1'b0}}, 1'b1}) ? 1'b1 : 1'b0)
             ----------------------------1---------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       12652
 EXPRESSION (clock_div &amp;&amp; clock_div_sel[0])
             ----1----    --------2-------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       12664
 EXPRESSION ((clock_div_cnt == {(DIV_CTRL_WIDTH - 1) {1'b0}}) ? 1'b1 : 1'b0)
             ------------------------1-----------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       12673
 EXPRESSION (clock_div_cnt_eq_0 &amp;&amp; ((!clock_div_sel_eq_1)))
             ---------1--------    -----------2-----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       12679
 EXPRESSION ((clock_div_sel_eq_1 || scan_mode_en_in) ? 1'b0 : 1'b1)
             -------------------1-------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       12679
 SUB-EXPRESSION (clock_div_sel_eq_1 || scan_mode_en_in)
                 ---------1--------    -------2-------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="125830443"></a>
<a href="mod521.html" >clock_div_prog_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r ( parameter NO_CLOCK_DIV_RESET=0,RESET_NUM_FLOPS=2,DIV_CTRL_WIDTH=4 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 44.21</td>
<td class="s3 cl rt"> 36.36</td>
</tr></table>
<span class=inst><a href="mod521.html#inst_tag_31318_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_avdd_top.c_udc_avdd_sw_top.c_pll_clk_divider.pll_clk_div</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">8</td>
<td class="rt">3</td>
<td class="rt">37.50 </td>
</tr><tr class="s3">
<td>Total Bits</td>
<td class="rt">22</td>
<td class="rt">8</td>
<td class="rt">36.36 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">5</td>
<td class="rt">45.45 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">3</td>
<td class="rt">27.27 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">8</td>
<td class="rt">3</td>
<td class="rt">37.50 </td>
</tr><tr class="s3">
<td>Port Bits</td>
<td class="rt">22</td>
<td class="rt">8</td>
<td class="rt">36.36 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">5</td>
<td class="rt">45.45 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">3</td>
<td class="rt">27.27 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clock_div_sel[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>clock_in</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clock_div_out</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>reset_in_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_out_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>upstream_reset_in_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>scan_reset_in_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>scan_mode_en_in</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="1597836761"></a>
<a href="mod521.html" >clock_div_prog_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r ( parameter NO_CLOCK_DIV_RESET=0,RESET_NUM_FLOPS=2,DIV_CTRL_WIDTH=8 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 61.79</td>
<td class="s3 cl rt"> 36.67</td>
</tr></table>
<span class=inst><a href="mod521.html#inst_tag_31319_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_udc_car_ats.c_fb_clock_div</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">8</td>
<td class="rt">3</td>
<td class="rt">37.50 </td>
</tr><tr class="s3">
<td>Total Bits</td>
<td class="rt">30</td>
<td class="rt">11</td>
<td class="rt">36.67 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 0->1</td>
<td class="rt">15</td>
<td class="rt">7</td>
<td class="rt">46.67 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">15</td>
<td class="rt">4</td>
<td class="rt">26.67 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">8</td>
<td class="rt">3</td>
<td class="rt">37.50 </td>
</tr><tr class="s3">
<td>Port Bits</td>
<td class="rt">30</td>
<td class="rt">11</td>
<td class="rt">36.67 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 0->1</td>
<td class="rt">15</td>
<td class="rt">7</td>
<td class="rt">46.67 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">15</td>
<td class="rt">4</td>
<td class="rt">26.67 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clock_div_sel[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>clock_div_sel[2]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>clock_div_sel[4:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clock_div_sel[7:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>clock_in</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clock_div_out</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>reset_in_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_out_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>upstream_reset_in_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>scan_reset_in_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>scan_mode_en_in</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="305086358"></a>
<a href="mod521.html" >clock_div_prog_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r ( parameter NO_CLOCK_DIV_RESET=0,RESET_NUM_FLOPS=2,DIV_CTRL_WIDTH=5 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 61.99</td>
<td class="s3 cl rt"> 37.50</td>
</tr></table>
<span class=inst><a href="mod521.html#inst_tag_31320_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_udc_car_ats.c_ip_clock_div</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">8</td>
<td class="rt">3</td>
<td class="rt">37.50 </td>
</tr><tr class="s3">
<td>Total Bits</td>
<td class="rt">24</td>
<td class="rt">9</td>
<td class="rt">37.50 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">12</td>
<td class="rt">6</td>
<td class="rt">50.00 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">12</td>
<td class="rt">3</td>
<td class="rt">25.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">8</td>
<td class="rt">3</td>
<td class="rt">37.50 </td>
</tr><tr class="s3">
<td>Port Bits</td>
<td class="rt">24</td>
<td class="rt">9</td>
<td class="rt">37.50 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">12</td>
<td class="rt">6</td>
<td class="rt">50.00 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">12</td>
<td class="rt">3</td>
<td class="rt">25.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clock_div_sel[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>clock_div_sel[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clock_div_sel[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>clock_in</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clock_div_out</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>reset_in_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_out_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>upstream_reset_in_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>scan_reset_in_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>scan_mode_en_in</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="1166919960"></a>
<a href="mod521.html" >clock_div_prog_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r ( parameter NO_CLOCK_DIV_RESET=0,RESET_NUM_FLOPS=2,DIV_CTRL_WIDTH=7 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 63.33</td>
<td class="s4 cl rt"> 42.86</td>
</tr></table>
<span class=inst><a href="mod521.html#inst_tag_31321_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_refclock_1mclock_div</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">8</td>
<td class="rt">3</td>
<td class="rt">37.50 </td>
</tr><tr class="s4">
<td>Total Bits</td>
<td class="rt">28</td>
<td class="rt">12</td>
<td class="rt">42.86 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">14</td>
<td class="rt">7</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 1->0</td>
<td class="rt">14</td>
<td class="rt">5</td>
<td class="rt">35.71 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">8</td>
<td class="rt">3</td>
<td class="rt">37.50 </td>
</tr><tr class="s4">
<td>Port Bits</td>
<td class="rt">28</td>
<td class="rt">12</td>
<td class="rt">42.86 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">14</td>
<td class="rt">7</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 1->0</td>
<td class="rt">14</td>
<td class="rt">5</td>
<td class="rt">35.71 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clock_div_sel[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>clock_div_sel[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clock_div_sel[2]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>clock_div_sel[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clock_div_sel[4]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>clock_div_sel[6:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>clock_in</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clock_div_out</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>reset_in_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_out_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>upstream_reset_in_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>scan_reset_in_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>scan_mode_en_in</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a name="1116515177"></a>
<a href="mod521.html" >clock_div_prog_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Branches</td>
<td></td>
<td class="rt">14</td>
<td class="rt">13</td>
<td class="rt">92.86 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">12625</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">12664</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">12679</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s8">
<td>IF</td>
<td class="rt">12638</td>
<td class="rt">5</td>
<td class="rt">4</td>
<td class="rt">80.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">12667</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
12625         assign clock_div_sel_eq_1 = (clock_div_sel == {{DIV_CTRL_WIDTH-1{1'b0}}, 1'b1}) ? 1'b1 : 1'b0;
                                                                                              <font color = "green">-1-</font>  
                                                                                              <font color = "green">==></font>  
                                                                                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
12664         assign clock_div_cnt_eq_0 = (clock_div_cnt == {DIV_CTRL_WIDTH-1{1'b0}}) ? 1'b1 : 1'b0;
                                                                                      <font color = "green">-1-</font>  
                                                                                      <font color = "green">==></font>  
                                                                                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
12679         assign clock_mux_sel = (clock_div_sel_eq_1 || scan_mode_en_in) ? 1'b0 : 1'b1;
                                                                             <font color = "green">-1-</font>  
                                                                             <font color = "green">==></font>  
                                                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
12638            if (!reset_out_n)
                 <font color = "green">-1-</font>  
12639            begin
12640               clock_div_cnt <= {DIV_CTRL_WIDTH-1{1'b0}};
           <font color = "green">         ==></font>
12641            end
12642            else
12643            begin
12644               if (!clock_div_sel_eq_1)
                    <font color = "green">-2-</font>  
12645               begin
12646                  if (!clock_div_cnt_eq_0)
                       <font color = "green">-3-</font>  
12647                  begin
12648                     clock_div_cnt <= clock_div_cnt - value_one;
           <font color = "green">               ==></font>
12649                  end
12650                  else
12651                  begin
12652                     if (clock_div && clock_div_sel[0])
                          <font color = "red">-4-</font>  
12653                        clock_div_cnt <= clock_div_sel[DIV_CTRL_WIDTH-1:1];
           <font color = "red">                  ==></font>
12654                     else
12655                        clock_div_cnt <= clock_div_sel[DIV_CTRL_WIDTH-1:1] - {{DIV_CTRL_WIDTH-1{1'b0}}, 1'b1};  
           <font color = "green">                  ==></font>
12656                  end
12657               end
12658               else
12659               begin
12660                  clock_div_cnt <= clock_div_cnt;
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
12667            if (!reset_out_n)
                 <font color = "green">-1-</font>  
12668            begin
12669               clock_div <= 1'b0;
           <font color = "green">         ==></font>
12670            end
12671            else
12672            begin
12673               if (clock_div_cnt_eq_0 && !clock_div_sel_eq_1)
                    <font color = "green">-2-</font>  
12674                  clock_div <= !clock_div;
           <font color = "green">            ==></font>
12675               else
12676                  clock_div <= clock_div;
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_31319'>
<a name="inst_tag_31319_Line"></a>
<b>Line Coverage for Instance : <a href="mod521.html#inst_tag_31319" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_avdd_top.c_udc_avdd_sw_top.c_pll_clk_divider.pll_clk_div</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">TOTAL</td><td></td><td>14</td><td>8</td><td>57.14</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>12638</td><td>9</td><td>4</td><td>44.44</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>12667</td><td>5</td><td>4</td><td>80.00</td></tr>
</table>
<pre class="code"><br clear=all>
12637                      begin
12638      1/1                if (!reset_out_n)
12639                         begin
12640      1/1                   clock_div_cnt &lt;= {DIV_CTRL_WIDTH-1{1'b0}};
12641                         end
12642                         else
12643                         begin
12644      1/1                   if (!clock_div_sel_eq_1)
12645                            begin
12646      <font color = "red">0/1     ==>              if (!clock_div_cnt_eq_0)</font>
12647                               begin
12648      <font color = "red">0/1     ==>                 clock_div_cnt &lt;= clock_div_cnt - value_one;</font>
12649                               end
12650                               else
12651                               begin
12652      <font color = "red">0/1     ==>                 if (clock_div &amp;&amp; clock_div_sel[0])</font>
12653      <font color = "red">0/1     ==>                    clock_div_cnt &lt;= clock_div_sel[DIV_CTRL_WIDTH-1:1];</font>
12654                                  else
12655      <font color = "red">0/1     ==>                    clock_div_cnt &lt;= clock_div_sel[DIV_CTRL_WIDTH-1:1] - {{DIV_CTRL_WIDTH-1{1'b0}}, 1'b1};  </font>
12656                               end
12657                            end
12658                            else
12659                            begin
12660      1/1                      clock_div_cnt &lt;= clock_div_cnt;
12661                            end
12662                         end
12663                      end
12664                      assign clock_div_cnt_eq_0 = (clock_div_cnt == {DIV_CTRL_WIDTH-1{1'b0}}) ? 1'b1 : 1'b0;
12665                      always @(posedge clock_in or negedge reset_out_n)
12666                      begin
12667      1/1                if (!reset_out_n)
12668                         begin
12669      1/1                   clock_div &lt;= 1'b0;
12670                         end
12671                         else
12672                         begin
12673      1/1                   if (clock_div_cnt_eq_0 &amp;&amp; !clock_div_sel_eq_1)
12674      <font color = "red">0/1     ==>              clock_div &lt;= !clock_div;</font>
12675                            else
12676      1/1                      clock_div &lt;= clock_div;
</pre>
<hr>
<a name="inst_tag_31319_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod521.html#inst_tag_31319" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_avdd_top.c_udc_avdd_sw_top.c_pll_clk_divider.pll_clk_div</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s3"><td class="lf">Conditions</td><td>15</td><td>5</td><td>33.33</td></tr>
<tr class="s3"><td class="lf">Logical</td><td>15</td><td>5</td><td>33.33</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       12625
 EXPRESSION ((clock_div_sel == {{(DIV_CTRL_WIDTH - 1) {1'b0}}, 1'b1}) ? 1'b1 : 1'b0)
             ----------------------------1---------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       12652
 EXPRESSION (clock_div &amp;&amp; clock_div_sel[0])
             ----1----    --------2-------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       12664
 EXPRESSION ((clock_div_cnt == {(DIV_CTRL_WIDTH - 1) {1'b0}}) ? 1'b1 : 1'b0)
             ------------------------1-----------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       12673
 EXPRESSION (clock_div_cnt_eq_0 &amp;&amp; ((!clock_div_sel_eq_1)))
             ---------1--------    -----------2-----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       12679
 EXPRESSION ((clock_div_sel_eq_1 || scan_mode_en_in) ? 1'b0 : 1'b1)
             -------------------1-------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       12679
 SUB-EXPRESSION (clock_div_sel_eq_1 || scan_mode_en_in)
                 ---------1--------    -------2-------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_31319_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod521.html#inst_tag_31319" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_avdd_top.c_udc_avdd_sw_top.c_pll_clk_divider.pll_clk_div</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">8</td>
<td class="rt">3</td>
<td class="rt">37.50 </td>
</tr><tr class="s3">
<td>Total Bits</td>
<td class="rt">22</td>
<td class="rt">8</td>
<td class="rt">36.36 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">5</td>
<td class="rt">45.45 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">3</td>
<td class="rt">27.27 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">8</td>
<td class="rt">3</td>
<td class="rt">37.50 </td>
</tr><tr class="s3">
<td>Port Bits</td>
<td class="rt">22</td>
<td class="rt">8</td>
<td class="rt">36.36 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">5</td>
<td class="rt">45.45 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">3</td>
<td class="rt">27.27 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clock_div_sel[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>clock_in</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clock_div_out</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>reset_in_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_out_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>upstream_reset_in_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>scan_reset_in_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>scan_mode_en_in</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_31319_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod521.html#inst_tag_31319" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_avdd_top.c_udc_avdd_sw_top.c_pll_clk_divider.pll_clk_div</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">14</td>
<td class="rt">7</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">12625</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">12664</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">12679</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s4">
<td>IF</td>
<td class="rt">12638</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">12667</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
12625         assign clock_div_sel_eq_1 = (clock_div_sel == {{DIV_CTRL_WIDTH-1{1'b0}}, 1'b1}) ? 1'b1 : 1'b0;
                                                                                              <font color = "red">-1-</font>  
                                                                                              <font color = "green">==></font>  
                                                                                              <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
12664         assign clock_div_cnt_eq_0 = (clock_div_cnt == {DIV_CTRL_WIDTH-1{1'b0}}) ? 1'b1 : 1'b0;
                                                                                      <font color = "red">-1-</font>  
                                                                                      <font color = "green">==></font>  
                                                                                      <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
12679         assign clock_mux_sel = (clock_div_sel_eq_1 || scan_mode_en_in) ? 1'b0 : 1'b1;
                                                                             <font color = "red">-1-</font>  
                                                                             <font color = "green">==></font>  
                                                                             <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
12638            if (!reset_out_n)
                 <font color = "green">-1-</font>  
12639            begin
12640               clock_div_cnt <= {DIV_CTRL_WIDTH-1{1'b0}};
           <font color = "green">         ==></font>
12641            end
12642            else
12643            begin
12644               if (!clock_div_sel_eq_1)
                    <font color = "red">-2-</font>  
12645               begin
12646                  if (!clock_div_cnt_eq_0)
                       <font color = "red">-3-</font>  
12647                  begin
12648                     clock_div_cnt <= clock_div_cnt - value_one;
           <font color = "red">               ==></font>
12649                  end
12650                  else
12651                  begin
12652                     if (clock_div && clock_div_sel[0])
                          <font color = "red">-4-</font>  
12653                        clock_div_cnt <= clock_div_sel[DIV_CTRL_WIDTH-1:1];
           <font color = "red">                  ==></font>
12654                     else
12655                        clock_div_cnt <= clock_div_sel[DIV_CTRL_WIDTH-1:1] - {{DIV_CTRL_WIDTH-1{1'b0}}, 1'b1};  
           <font color = "red">                  ==></font>
12656                  end
12657               end
12658               else
12659               begin
12660                  clock_div_cnt <= clock_div_cnt;
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
12667            if (!reset_out_n)
                 <font color = "green">-1-</font>  
12668            begin
12669               clock_div <= 1'b0;
           <font color = "green">         ==></font>
12670            end
12671            else
12672            begin
12673               if (clock_div_cnt_eq_0 && !clock_div_sel_eq_1)
                    <font color = "red">-2-</font>  
12674                  clock_div <= !clock_div;
           <font color = "red">            ==></font>
12675               else
12676                  clock_div <= clock_div;
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_31320'>
<a name="inst_tag_31320_Line"></a>
<b>Line Coverage for Instance : <a href="mod521.html#inst_tag_31320" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_udc_car_ats.c_fb_clock_div</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>14</td><td>12</td><td>85.71</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>12638</td><td>9</td><td>7</td><td>77.78</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>12667</td><td>5</td><td>5</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
12637                      begin
12638      1/1                if (!reset_out_n)
12639                         begin
12640      1/1                   clock_div_cnt &lt;= {DIV_CTRL_WIDTH-1{1'b0}};
12641                         end
12642                         else
12643                         begin
12644      1/1                   if (!clock_div_sel_eq_1)
12645                            begin
12646      1/1                      if (!clock_div_cnt_eq_0)
12647                               begin
12648      1/1                         clock_div_cnt &lt;= clock_div_cnt - value_one;
12649                               end
12650                               else
12651                               begin
12652      1/1                         if (clock_div &amp;&amp; clock_div_sel[0])
12653      <font color = "red">0/1     ==>                    clock_div_cnt &lt;= clock_div_sel[DIV_CTRL_WIDTH-1:1];</font>
12654                                  else
12655      1/1                            clock_div_cnt &lt;= clock_div_sel[DIV_CTRL_WIDTH-1:1] - {{DIV_CTRL_WIDTH-1{1'b0}}, 1'b1};  
12656                               end
12657                            end
12658                            else
12659                            begin
12660      <font color = "red">0/1     ==>              clock_div_cnt &lt;= clock_div_cnt;</font>
12661                            end
12662                         end
12663                      end
12664                      assign clock_div_cnt_eq_0 = (clock_div_cnt == {DIV_CTRL_WIDTH-1{1'b0}}) ? 1'b1 : 1'b0;
12665                      always @(posedge clock_in or negedge reset_out_n)
12666                      begin
12667      1/1                if (!reset_out_n)
12668                         begin
12669      1/1                   clock_div &lt;= 1'b0;
12670                         end
12671                         else
12672                         begin
12673      1/1                   if (clock_div_cnt_eq_0 &amp;&amp; !clock_div_sel_eq_1)
12674      1/1                      clock_div &lt;= !clock_div;
12675                            else
12676      1/1                      clock_div &lt;= clock_div;
</pre>
<hr>
<a name="inst_tag_31320_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod521.html#inst_tag_31320" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_udc_car_ats.c_fb_clock_div</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>15</td><td>8</td><td>53.33</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>15</td><td>8</td><td>53.33</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       12625
 EXPRESSION ((clock_div_sel == {{(DIV_CTRL_WIDTH - 1) {1'b0}}, 1'b1}) ? 1'b1 : 1'b0)
             ----------------------------1---------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       12652
 EXPRESSION (clock_div &amp;&amp; clock_div_sel[0])
             ----1----    --------2-------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       12664
 EXPRESSION ((clock_div_cnt == {(DIV_CTRL_WIDTH - 1) {1'b0}}) ? 1'b1 : 1'b0)
             ------------------------1-----------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       12673
 EXPRESSION (clock_div_cnt_eq_0 &amp;&amp; ((!clock_div_sel_eq_1)))
             ---------1--------    -----------2-----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       12679
 EXPRESSION ((clock_div_sel_eq_1 || scan_mode_en_in) ? 1'b0 : 1'b1)
             -------------------1-------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       12679
 SUB-EXPRESSION (clock_div_sel_eq_1 || scan_mode_en_in)
                 ---------1--------    -------2-------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_31320_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod521.html#inst_tag_31320" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_udc_car_ats.c_fb_clock_div</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">8</td>
<td class="rt">3</td>
<td class="rt">37.50 </td>
</tr><tr class="s3">
<td>Total Bits</td>
<td class="rt">30</td>
<td class="rt">11</td>
<td class="rt">36.67 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 0->1</td>
<td class="rt">15</td>
<td class="rt">7</td>
<td class="rt">46.67 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">15</td>
<td class="rt">4</td>
<td class="rt">26.67 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">8</td>
<td class="rt">3</td>
<td class="rt">37.50 </td>
</tr><tr class="s3">
<td>Port Bits</td>
<td class="rt">30</td>
<td class="rt">11</td>
<td class="rt">36.67 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 0->1</td>
<td class="rt">15</td>
<td class="rt">7</td>
<td class="rt">46.67 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">15</td>
<td class="rt">4</td>
<td class="rt">26.67 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clock_div_sel[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>clock_div_sel[2]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>clock_div_sel[4:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clock_div_sel[7:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>clock_in</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clock_div_out</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>reset_in_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_out_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>upstream_reset_in_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>scan_reset_in_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>scan_mode_en_in</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_31320_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod521.html#inst_tag_31320" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_udc_car_ats.c_fb_clock_div</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">14</td>
<td class="rt">10</td>
<td class="rt">71.43 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">12625</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">12664</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">12679</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">12638</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">12667</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
12625         assign clock_div_sel_eq_1 = (clock_div_sel == {{DIV_CTRL_WIDTH-1{1'b0}}, 1'b1}) ? 1'b1 : 1'b0;
                                                                                              <font color = "red">-1-</font>  
                                                                                              <font color = "red">==></font>  
                                                                                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
12664         assign clock_div_cnt_eq_0 = (clock_div_cnt == {DIV_CTRL_WIDTH-1{1'b0}}) ? 1'b1 : 1'b0;
                                                                                      <font color = "green">-1-</font>  
                                                                                      <font color = "green">==></font>  
                                                                                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
12679         assign clock_mux_sel = (clock_div_sel_eq_1 || scan_mode_en_in) ? 1'b0 : 1'b1;
                                                                             <font color = "red">-1-</font>  
                                                                             <font color = "red">==></font>  
                                                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
12638            if (!reset_out_n)
                 <font color = "green">-1-</font>  
12639            begin
12640               clock_div_cnt <= {DIV_CTRL_WIDTH-1{1'b0}};
           <font color = "green">         ==></font>
12641            end
12642            else
12643            begin
12644               if (!clock_div_sel_eq_1)
                    <font color = "red">-2-</font>  
12645               begin
12646                  if (!clock_div_cnt_eq_0)
                       <font color = "green">-3-</font>  
12647                  begin
12648                     clock_div_cnt <= clock_div_cnt - value_one;
           <font color = "green">               ==></font>
12649                  end
12650                  else
12651                  begin
12652                     if (clock_div && clock_div_sel[0])
                          <font color = "red">-4-</font>  
12653                        clock_div_cnt <= clock_div_sel[DIV_CTRL_WIDTH-1:1];
           <font color = "red">                  ==></font>
12654                     else
12655                        clock_div_cnt <= clock_div_sel[DIV_CTRL_WIDTH-1:1] - {{DIV_CTRL_WIDTH-1{1'b0}}, 1'b1};  
           <font color = "green">                  ==></font>
12656                  end
12657               end
12658               else
12659               begin
12660                  clock_div_cnt <= clock_div_cnt;
           <font color = "red">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
12667            if (!reset_out_n)
                 <font color = "green">-1-</font>  
12668            begin
12669               clock_div <= 1'b0;
           <font color = "green">         ==></font>
12670            end
12671            else
12672            begin
12673               if (clock_div_cnt_eq_0 && !clock_div_sel_eq_1)
                    <font color = "green">-2-</font>  
12674                  clock_div <= !clock_div;
           <font color = "green">            ==></font>
12675               else
12676                  clock_div <= clock_div;
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_31321'>
<a name="inst_tag_31321_Line"></a>
<b>Line Coverage for Instance : <a href="mod521.html#inst_tag_31321" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_udc_car_ats.c_ip_clock_div</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>14</td><td>12</td><td>85.71</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>12638</td><td>9</td><td>7</td><td>77.78</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>12667</td><td>5</td><td>5</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
12637                      begin
12638      1/1                if (!reset_out_n)
12639                         begin
12640      1/1                   clock_div_cnt &lt;= {DIV_CTRL_WIDTH-1{1'b0}};
12641                         end
12642                         else
12643                         begin
12644      1/1                   if (!clock_div_sel_eq_1)
12645                            begin
12646      1/1                      if (!clock_div_cnt_eq_0)
12647                               begin
12648      1/1                         clock_div_cnt &lt;= clock_div_cnt - value_one;
12649                               end
12650                               else
12651                               begin
12652      1/1                         if (clock_div &amp;&amp; clock_div_sel[0])
12653      <font color = "red">0/1     ==>                    clock_div_cnt &lt;= clock_div_sel[DIV_CTRL_WIDTH-1:1];</font>
12654                                  else
12655      1/1                            clock_div_cnt &lt;= clock_div_sel[DIV_CTRL_WIDTH-1:1] - {{DIV_CTRL_WIDTH-1{1'b0}}, 1'b1};  
12656                               end
12657                            end
12658                            else
12659                            begin
12660      <font color = "red">0/1     ==>              clock_div_cnt &lt;= clock_div_cnt;</font>
12661                            end
12662                         end
12663                      end
12664                      assign clock_div_cnt_eq_0 = (clock_div_cnt == {DIV_CTRL_WIDTH-1{1'b0}}) ? 1'b1 : 1'b0;
12665                      always @(posedge clock_in or negedge reset_out_n)
12666                      begin
12667      1/1                if (!reset_out_n)
12668                         begin
12669      1/1                   clock_div &lt;= 1'b0;
12670                         end
12671                         else
12672                         begin
12673      1/1                   if (clock_div_cnt_eq_0 &amp;&amp; !clock_div_sel_eq_1)
12674      1/1                      clock_div &lt;= !clock_div;
12675                            else
12676      1/1                      clock_div &lt;= clock_div;
</pre>
<hr>
<a name="inst_tag_31321_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod521.html#inst_tag_31321" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_udc_car_ats.c_ip_clock_div</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>15</td><td>8</td><td>53.33</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>15</td><td>8</td><td>53.33</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       12625
 EXPRESSION ((clock_div_sel == {{(DIV_CTRL_WIDTH - 1) {1'b0}}, 1'b1}) ? 1'b1 : 1'b0)
             ----------------------------1---------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       12652
 EXPRESSION (clock_div &amp;&amp; clock_div_sel[0])
             ----1----    --------2-------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       12664
 EXPRESSION ((clock_div_cnt == {(DIV_CTRL_WIDTH - 1) {1'b0}}) ? 1'b1 : 1'b0)
             ------------------------1-----------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       12673
 EXPRESSION (clock_div_cnt_eq_0 &amp;&amp; ((!clock_div_sel_eq_1)))
             ---------1--------    -----------2-----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       12679
 EXPRESSION ((clock_div_sel_eq_1 || scan_mode_en_in) ? 1'b0 : 1'b1)
             -------------------1-------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       12679
 SUB-EXPRESSION (clock_div_sel_eq_1 || scan_mode_en_in)
                 ---------1--------    -------2-------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_31321_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod521.html#inst_tag_31321" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_udc_car_ats.c_ip_clock_div</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">8</td>
<td class="rt">3</td>
<td class="rt">37.50 </td>
</tr><tr class="s3">
<td>Total Bits</td>
<td class="rt">24</td>
<td class="rt">9</td>
<td class="rt">37.50 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">12</td>
<td class="rt">6</td>
<td class="rt">50.00 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">12</td>
<td class="rt">3</td>
<td class="rt">25.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">8</td>
<td class="rt">3</td>
<td class="rt">37.50 </td>
</tr><tr class="s3">
<td>Port Bits</td>
<td class="rt">24</td>
<td class="rt">9</td>
<td class="rt">37.50 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">12</td>
<td class="rt">6</td>
<td class="rt">50.00 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">12</td>
<td class="rt">3</td>
<td class="rt">25.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clock_div_sel[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>clock_div_sel[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clock_div_sel[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>clock_in</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clock_div_out</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>reset_in_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_out_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>upstream_reset_in_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>scan_reset_in_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>scan_mode_en_in</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_31321_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod521.html#inst_tag_31321" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_udc_car_ats.c_ip_clock_div</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">14</td>
<td class="rt">10</td>
<td class="rt">71.43 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">12625</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">12664</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">12679</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">12638</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">12667</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
12625         assign clock_div_sel_eq_1 = (clock_div_sel == {{DIV_CTRL_WIDTH-1{1'b0}}, 1'b1}) ? 1'b1 : 1'b0;
                                                                                              <font color = "red">-1-</font>  
                                                                                              <font color = "red">==></font>  
                                                                                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
12664         assign clock_div_cnt_eq_0 = (clock_div_cnt == {DIV_CTRL_WIDTH-1{1'b0}}) ? 1'b1 : 1'b0;
                                                                                      <font color = "green">-1-</font>  
                                                                                      <font color = "green">==></font>  
                                                                                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
12679         assign clock_mux_sel = (clock_div_sel_eq_1 || scan_mode_en_in) ? 1'b0 : 1'b1;
                                                                             <font color = "red">-1-</font>  
                                                                             <font color = "red">==></font>  
                                                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
12638            if (!reset_out_n)
                 <font color = "green">-1-</font>  
12639            begin
12640               clock_div_cnt <= {DIV_CTRL_WIDTH-1{1'b0}};
           <font color = "green">         ==></font>
12641            end
12642            else
12643            begin
12644               if (!clock_div_sel_eq_1)
                    <font color = "red">-2-</font>  
12645               begin
12646                  if (!clock_div_cnt_eq_0)
                       <font color = "green">-3-</font>  
12647                  begin
12648                     clock_div_cnt <= clock_div_cnt - value_one;
           <font color = "green">               ==></font>
12649                  end
12650                  else
12651                  begin
12652                     if (clock_div && clock_div_sel[0])
                          <font color = "red">-4-</font>  
12653                        clock_div_cnt <= clock_div_sel[DIV_CTRL_WIDTH-1:1];
           <font color = "red">                  ==></font>
12654                     else
12655                        clock_div_cnt <= clock_div_sel[DIV_CTRL_WIDTH-1:1] - {{DIV_CTRL_WIDTH-1{1'b0}}, 1'b1};  
           <font color = "green">                  ==></font>
12656                  end
12657               end
12658               else
12659               begin
12660                  clock_div_cnt <= clock_div_cnt;
           <font color = "red">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
12667            if (!reset_out_n)
                 <font color = "green">-1-</font>  
12668            begin
12669               clock_div <= 1'b0;
           <font color = "green">         ==></font>
12670            end
12671            else
12672            begin
12673               if (clock_div_cnt_eq_0 && !clock_div_sel_eq_1)
                    <font color = "green">-2-</font>  
12674                  clock_div <= !clock_div;
           <font color = "green">            ==></font>
12675               else
12676                  clock_div <= clock_div;
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_31322'>
<a name="inst_tag_31322_Line"></a>
<b>Line Coverage for Instance : <a href="mod521.html#inst_tag_31322" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_refclock_1mclock_div</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>14</td><td>12</td><td>85.71</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>12638</td><td>9</td><td>7</td><td>77.78</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>12667</td><td>5</td><td>5</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
12637                      begin
12638      1/1                if (!reset_out_n)
12639                         begin
12640      1/1                   clock_div_cnt &lt;= {DIV_CTRL_WIDTH-1{1'b0}};
12641                         end
12642                         else
12643                         begin
12644      1/1                   if (!clock_div_sel_eq_1)
12645                            begin
12646      1/1                      if (!clock_div_cnt_eq_0)
12647                               begin
12648      1/1                         clock_div_cnt &lt;= clock_div_cnt - value_one;
12649                               end
12650                               else
12651                               begin
12652      1/1                         if (clock_div &amp;&amp; clock_div_sel[0])
12653      <font color = "red">0/1     ==>                    clock_div_cnt &lt;= clock_div_sel[DIV_CTRL_WIDTH-1:1];</font>
12654                                  else
12655      1/1                            clock_div_cnt &lt;= clock_div_sel[DIV_CTRL_WIDTH-1:1] - {{DIV_CTRL_WIDTH-1{1'b0}}, 1'b1};  
12656                               end
12657                            end
12658                            else
12659                            begin
12660      <font color = "red">0/1     ==>              clock_div_cnt &lt;= clock_div_cnt;</font>
12661                            end
12662                         end
12663                      end
12664                      assign clock_div_cnt_eq_0 = (clock_div_cnt == {DIV_CTRL_WIDTH-1{1'b0}}) ? 1'b1 : 1'b0;
12665                      always @(posedge clock_in or negedge reset_out_n)
12666                      begin
12667      1/1                if (!reset_out_n)
12668                         begin
12669      1/1                   clock_div &lt;= 1'b0;
12670                         end
12671                         else
12672                         begin
12673      1/1                   if (clock_div_cnt_eq_0 &amp;&amp; !clock_div_sel_eq_1)
12674      1/1                      clock_div &lt;= !clock_div;
12675                            else
12676      1/1                      clock_div &lt;= clock_div;
</pre>
<hr>
<a name="inst_tag_31322_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod521.html#inst_tag_31322" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_refclock_1mclock_div</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>15</td><td>8</td><td>53.33</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>15</td><td>8</td><td>53.33</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       12625
 EXPRESSION ((clock_div_sel == {{(DIV_CTRL_WIDTH - 1) {1'b0}}, 1'b1}) ? 1'b1 : 1'b0)
             ----------------------------1---------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       12652
 EXPRESSION (clock_div &amp;&amp; clock_div_sel[0])
             ----1----    --------2-------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       12664
 EXPRESSION ((clock_div_cnt == {(DIV_CTRL_WIDTH - 1) {1'b0}}) ? 1'b1 : 1'b0)
             ------------------------1-----------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       12673
 EXPRESSION (clock_div_cnt_eq_0 &amp;&amp; ((!clock_div_sel_eq_1)))
             ---------1--------    -----------2-----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       12679
 EXPRESSION ((clock_div_sel_eq_1 || scan_mode_en_in) ? 1'b0 : 1'b1)
             -------------------1-------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       12679
 SUB-EXPRESSION (clock_div_sel_eq_1 || scan_mode_en_in)
                 ---------1--------    -------2-------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_31322_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod521.html#inst_tag_31322" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_refclock_1mclock_div</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">8</td>
<td class="rt">3</td>
<td class="rt">37.50 </td>
</tr><tr class="s4">
<td>Total Bits</td>
<td class="rt">28</td>
<td class="rt">12</td>
<td class="rt">42.86 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">14</td>
<td class="rt">7</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 1->0</td>
<td class="rt">14</td>
<td class="rt">5</td>
<td class="rt">35.71 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">8</td>
<td class="rt">3</td>
<td class="rt">37.50 </td>
</tr><tr class="s4">
<td>Port Bits</td>
<td class="rt">28</td>
<td class="rt">12</td>
<td class="rt">42.86 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">14</td>
<td class="rt">7</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 1->0</td>
<td class="rt">14</td>
<td class="rt">5</td>
<td class="rt">35.71 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clock_div_sel[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>clock_div_sel[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clock_div_sel[2]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>clock_div_sel[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clock_div_sel[4]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>clock_div_sel[6:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>clock_in</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clock_div_out</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>reset_in_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_out_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>upstream_reset_in_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>scan_reset_in_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>scan_mode_en_in</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_31322_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod521.html#inst_tag_31322" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_refclock_1mclock_div</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">14</td>
<td class="rt">10</td>
<td class="rt">71.43 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">12625</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">12664</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">12679</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">12638</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">12667</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
12625         assign clock_div_sel_eq_1 = (clock_div_sel == {{DIV_CTRL_WIDTH-1{1'b0}}, 1'b1}) ? 1'b1 : 1'b0;
                                                                                              <font color = "red">-1-</font>  
                                                                                              <font color = "red">==></font>  
                                                                                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
12664         assign clock_div_cnt_eq_0 = (clock_div_cnt == {DIV_CTRL_WIDTH-1{1'b0}}) ? 1'b1 : 1'b0;
                                                                                      <font color = "green">-1-</font>  
                                                                                      <font color = "green">==></font>  
                                                                                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
12679         assign clock_mux_sel = (clock_div_sel_eq_1 || scan_mode_en_in) ? 1'b0 : 1'b1;
                                                                             <font color = "red">-1-</font>  
                                                                             <font color = "red">==></font>  
                                                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
12638            if (!reset_out_n)
                 <font color = "green">-1-</font>  
12639            begin
12640               clock_div_cnt <= {DIV_CTRL_WIDTH-1{1'b0}};
           <font color = "green">         ==></font>
12641            end
12642            else
12643            begin
12644               if (!clock_div_sel_eq_1)
                    <font color = "red">-2-</font>  
12645               begin
12646                  if (!clock_div_cnt_eq_0)
                       <font color = "green">-3-</font>  
12647                  begin
12648                     clock_div_cnt <= clock_div_cnt - value_one;
           <font color = "green">               ==></font>
12649                  end
12650                  else
12651                  begin
12652                     if (clock_div && clock_div_sel[0])
                          <font color = "red">-4-</font>  
12653                        clock_div_cnt <= clock_div_sel[DIV_CTRL_WIDTH-1:1];
           <font color = "red">                  ==></font>
12654                     else
12655                        clock_div_cnt <= clock_div_sel[DIV_CTRL_WIDTH-1:1] - {{DIV_CTRL_WIDTH-1{1'b0}}, 1'b1};  
           <font color = "green">                  ==></font>
12656                  end
12657               end
12658               else
12659               begin
12660                  clock_div_cnt <= clock_div_cnt;
           <font color = "red">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
12667            if (!reset_out_n)
                 <font color = "green">-1-</font>  
12668            begin
12669               clock_div <= 1'b0;
           <font color = "green">         ==></font>
12670            end
12671            else
12672            begin
12673               if (clock_div_cnt_eq_0 && !clock_div_sel_eq_1)
                    <font color = "green">-2-</font>  
12674                  clock_div <= !clock_div;
           <font color = "green">            ==></font>
12675               else
12676                  clock_div <= clock_div;
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_31319">
    <li>
      <a href="#inst_tag_31319_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_31319_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_31319_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_31319_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_31320">
    <li>
      <a href="#inst_tag_31320_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_31320_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_31320_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_31320_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_31321">
    <li>
      <a href="#inst_tag_31321_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_31321_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_31321_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_31321_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_31322">
    <li>
      <a href="#inst_tag_31322_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_31322_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_31322_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_31322_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_clock_div_prog_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
