--incr --debug typical --relax --mt 2  -L xil_defaultlib -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_28 -L fifo_generator_v13_2_8 -L axi_data_fifo_v2_1_27 -L axi_crossbar_v2_1_29 -L axi_lite_ipif_v3_0_4 -L lib_cdc_v1_0_2 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_30 -L xlconcat_v2_1_4 -L lib_pkg_v1_0_2 -L axi_iic_v2_1_4 -L axi_protocol_converter_v2_1_28 -L axi_clock_converter_v2_1_27 -L blk_mem_gen_v8_4_6 -L axi_dwidth_converter_v2_1_28 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot swerv_soc xil_defaultlib.swerv_soc xil_defaultlib.glbl -log elaborate.log
