; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

define void @triton_poi_fused_cat_24(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, i32 %4) local_unnamed_addr !dbg !7 {
  %6 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #1, !dbg !10
  %7 = shl i32 %6, 9, !dbg !11
  %8 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %9 = shl i32 %8, 1, !dbg !12
  %10 = and i32 %9, 510, !dbg !12
  %11 = or disjoint i32 %7, %10, !dbg !13
  %.frozen = freeze i32 %11, !dbg !14
  %12 = sdiv i32 %.frozen, 128, !dbg !14
  %13 = mul i32 %12, 128, !dbg !15
  %.decomposed = sub i32 %.frozen, %13, !dbg !15
  %14 = icmp slt i32 %.decomposed, 64, !dbg !16
  %15 = shl nsw i32 %12, 6, !dbg !17
  %16 = add nsw i32 %15, %.decomposed, !dbg !18
  %17 = sext i32 %16 to i64, !dbg !19
  %18 = getelementptr float, ptr addrspace(1) %0, i64 %17, !dbg !19
  %19 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.L1::evict_last.v2.b32 { $0, $1 }, [ $2 + 0 ];\0A\09@!$5 mov.u32 $0, $4;\0A\09@!$7 mov.u32 $1, $6;", "=r,=r,l,b,r,b,r,b"(ptr addrspace(1) %18, i1 %14, i32 0, i1 %14, i32 0, i1 %14) #1, !dbg !20
  %20 = extractvalue { i32, i32 } %19, 0, !dbg !20
  %21 = extractvalue { i32, i32 } %19, 1, !dbg !20
  %22 = bitcast i32 %20 to float, !dbg !20
  %23 = bitcast i32 %21 to float, !dbg !20
  %24 = getelementptr float, ptr addrspace(1) %1, i64 %17, !dbg !21
  %25 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.L1::evict_last.v2.b32 { $0, $1 }, [ $2 + 0 ];\0A\09@!$5 mov.u32 $0, $4;\0A\09@!$7 mov.u32 $1, $6;", "=r,=r,l,b,r,b,r,b"(ptr addrspace(1) %24, i1 %14, i32 0, i1 %14, i32 0, i1 %14) #1, !dbg !22
  %26 = extractvalue { i32, i32 } %25, 0, !dbg !22
  %27 = extractvalue { i32, i32 } %25, 1, !dbg !22
  %28 = bitcast i32 %26 to float, !dbg !22
  %29 = bitcast i32 %27 to float, !dbg !22
  %30 = fsub float 0.000000e+00, %28, !dbg !23
  %31 = fsub float 0.000000e+00, %29, !dbg !23
  %32 = fmul float %30, 0x3FF7154760000000, !dbg !27
  %33 = tail call float asm "ex2.approx.f32 $0, $1;", "=f,f"(float %32) #1, !dbg !27
  %34 = fmul float %31, 0x3FF7154760000000, !dbg !27
  %35 = tail call float asm "ex2.approx.f32 $0, $1;", "=f,f"(float %34) #1, !dbg !27
  %36 = fadd float %33, 1.000000e+00, !dbg !28
  %37 = fadd float %35, 1.000000e+00, !dbg !28
  %38 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %36) #1, !dbg !29
  %39 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %37) #1, !dbg !29
  %40 = fmul float %38, %28, !dbg !30
  %41 = fmul float %39, %29, !dbg !30
  %42 = fadd float %40, %22, !dbg !31
  %43 = fadd float %41, %23, !dbg !31
  %44 = icmp sgt i32 %.decomposed, 63, !dbg !32
  %45 = sext i32 %16 to i64, !dbg !33
  %46 = getelementptr float, ptr addrspace(1) %2, i64 %45, !dbg !33
  %47 = getelementptr i8, ptr addrspace(1) %46, i64 -256, !dbg !33
  %48 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.L1::evict_last.v2.b32 { $0, $1 }, [ $2 + 0 ];\0A\09@!$5 mov.u32 $0, $4;\0A\09@!$7 mov.u32 $1, $6;", "=r,=r,l,b,r,b,r,b"(ptr addrspace(1) %47, i1 %44, i32 0, i1 %44, i32 0, i1 %44) #1, !dbg !34
  %49 = extractvalue { i32, i32 } %48, 0, !dbg !34
  %50 = extractvalue { i32, i32 } %48, 1, !dbg !34
  %51 = bitcast i32 %49 to float, !dbg !34
  %52 = bitcast i32 %50 to float, !dbg !34
  %53 = fsub float 0.000000e+00, %51, !dbg !35
  %54 = fsub float 0.000000e+00, %52, !dbg !35
  %55 = fmul float %53, 0x3FF7154760000000, !dbg !37
  %56 = tail call float asm "ex2.approx.f32 $0, $1;", "=f,f"(float %55) #1, !dbg !37
  %57 = fmul float %54, 0x3FF7154760000000, !dbg !37
  %58 = tail call float asm "ex2.approx.f32 $0, $1;", "=f,f"(float %57) #1, !dbg !37
  %59 = fadd float %56, 1.000000e+00, !dbg !38
  %60 = fadd float %58, 1.000000e+00, !dbg !38
  %61 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %59) #1, !dbg !39
  %62 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %60) #1, !dbg !39
  %63 = fmul float %61, %51, !dbg !40
  %64 = fmul float %62, %52, !dbg !40
  %65 = select i1 %14, float %42, float %63, !dbg !41
  %66 = select i1 %14, float %43, float %64, !dbg !41
  %67 = sext i32 %11 to i64, !dbg !42
  %68 = getelementptr float, ptr addrspace(1) %3, i64 %67, !dbg !42
  %69 = bitcast float %65 to i32, !dbg !43
  %70 = bitcast float %66 to i32, !dbg !43
  tail call void asm sideeffect "@$3 st.global.v2.b32 [ $2 + 0 ], { $0, $1 };", "r,r,l,b"(i32 %69, i32 %70, ptr addrspace(1) %68, i1 true) #1, !dbg !43
  ret void, !dbg !44
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "ciywglhzsmek7ryipulux4y45sekbrjxf7eaipal5iu3spabohvs.py", directory: "inductor_cache/iy")
!4 = !{ptr @triton_poi_fused_cat_24, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused_cat_24, !"reqntidx", i32 256}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused_cat_24", linkageName: "triton_poi_fused_cat_24", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 21, column: 28, scope: !7)
!11 = !DILocation(line: 21, column: 33, scope: !7)
!12 = !DILocation(line: 22, column: 36, scope: !7)
!13 = !DILocation(line: 22, column: 23, scope: !7)
!14 = !DILocation(line: 25, column: 19, scope: !7)
!15 = !DILocation(line: 24, column: 19, scope: !7)
!16 = !DILocation(line: 31, column: 18, scope: !7)
!17 = !DILocation(line: 32, column: 33, scope: !7)
!18 = !DILocation(line: 32, column: 39, scope: !7)
!19 = !DILocation(line: 32, column: 30, scope: !7)
!20 = !DILocation(line: 32, column: 45, scope: !7)
!21 = !DILocation(line: 33, column: 30, scope: !7)
!22 = !DILocation(line: 33, column: 45, scope: !7)
!23 = !DILocation(line: 47, column: 30, scope: !24, inlinedAt: !26)
!24 = distinct !DILexicalBlockFile(scope: !7, file: !25, discriminator: 0)
!25 = !DIFile(filename: "standard.py", directory: "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/triton/language")
!26 = !DILocation(line: 34, column: 22, scope: !7)
!27 = !DILocation(line: 47, column: 29, scope: !24, inlinedAt: !26)
!28 = !DILocation(line: 47, column: 20, scope: !24, inlinedAt: !26)
!29 = !DILocation(line: 47, column: 16, scope: !24, inlinedAt: !26)
!30 = !DILocation(line: 35, column: 18, scope: !7)
!31 = !DILocation(line: 36, column: 18, scope: !7)
!32 = !DILocation(line: 39, column: 20, scope: !7)
!33 = !DILocation(line: 42, column: 31, scope: !7)
!34 = !DILocation(line: 42, column: 54, scope: !7)
!35 = !DILocation(line: 47, column: 30, scope: !24, inlinedAt: !36)
!36 = !DILocation(line: 43, column: 23, scope: !7)
!37 = !DILocation(line: 47, column: 29, scope: !24, inlinedAt: !36)
!38 = !DILocation(line: 47, column: 20, scope: !24, inlinedAt: !36)
!39 = !DILocation(line: 47, column: 16, scope: !24, inlinedAt: !36)
!40 = !DILocation(line: 44, column: 20, scope: !7)
!41 = !DILocation(line: 0, scope: !7)
!42 = !DILocation(line: 48, column: 25, scope: !7)
!43 = !DILocation(line: 48, column: 37, scope: !7)
!44 = !DILocation(line: 48, column: 4, scope: !7)
