Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,1
design__inferred_latch__count,0
design__instance__count,46626
design__instance__area,288634
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,40
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,2087
design__max_cap_violation__count__corner:nom_tt_025C_1v80,33
power__internal__total,0.002989998320117593
power__switching__total,0.0014073570491746068
power__leakage__total,3.161195536449668E-7
power__total,0.004397671669721603
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.25
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.25
timing__hold__ws__corner:nom_tt_025C_1v80,0.32313619361579554
timing__setup__ws__corner:nom_tt_025C_1v80,53.01739641813176
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.323136
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,728
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,2087
design__max_cap_violation__count__corner:nom_ss_100C_1v60,36
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.25
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.25
timing__hold__ws__corner:nom_ss_100C_1v60,0.9226004665823415
timing__setup__ws__corner:nom_ss_100C_1v60,46.45420180013787
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.922600
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,Infinity
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,2087
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,33
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.25
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.25
timing__hold__ws__corner:nom_ff_n40C_1v95,0.10961487583431875
timing__setup__ws__corner:nom_ff_n40C_1v95,55.48379690512
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.109615
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,885
design__max_fanout_violation__count,2087
design__max_cap_violation__count,50
clock__skew__worst_hold,-0.25
clock__skew__worst_setup,0.25
timing__hold__ws,0.10768153340455784
timing__setup__ws,45.93516097512667
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.107682
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,inf
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 600.0 600.0
design__core__bbox,5.52 10.88 594.32 587.52
flow__warnings__count,1
flow__errors__count,0
design__io,108
design__die__area,360000
design__core__area,339526
design__instance__count__stdcell,46626
design__instance__area__stdcell,288634
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.850111
design__instance__utilization__stdcell,0.850111
design__power_grid_violation__count__net:vccd1,0
design__power_grid_violation__count__net:vssd1,0
design__power_grid_violation__count,0
floorplan__design__io,106
design__io__hpwl,22801909
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,796704
design__violations,0
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,3841
antenna__violating__nets,8
antenna__violating__pins,8
route__antenna_violation__count,8
route__net,22376
route__net__special,2
route__drc_errors__iter:1,31499
route__wirelength__iter:1,1024524
route__drc_errors__iter:2,12941
route__wirelength__iter:2,1013716
route__drc_errors__iter:3,11948
route__wirelength__iter:3,1010390
route__drc_errors__iter:4,2516
route__wirelength__iter:4,1006832
route__drc_errors__iter:5,409
route__wirelength__iter:5,1006687
route__drc_errors__iter:6,74
route__wirelength__iter:6,1006650
route__drc_errors__iter:7,10
route__wirelength__iter:7,1006654
route__drc_errors__iter:8,1
route__wirelength__iter:8,1006667
route__drc_errors__iter:9,1
route__wirelength__iter:9,1006669
route__drc_errors__iter:10,1
route__wirelength__iter:10,1006669
route__drc_errors__iter:11,1
route__wirelength__iter:11,1006669
route__drc_errors__iter:12,1
route__wirelength__iter:12,1006669
route__drc_errors__iter:13,1
route__wirelength__iter:13,1006669
route__drc_errors__iter:14,1
route__wirelength__iter:14,1006669
route__drc_errors__iter:15,1
route__wirelength__iter:15,1006668
route__drc_errors__iter:16,1
route__wirelength__iter:16,1006668
route__drc_errors__iter:17,1
route__wirelength__iter:17,1006670
route__drc_errors__iter:18,1
route__wirelength__iter:18,1006670
route__drc_errors__iter:19,1
route__wirelength__iter:19,1006668
route__drc_errors__iter:20,0
route__wirelength__iter:20,1006670
route__drc_errors,0
route__wirelength,1006670
route__vias,219479
route__vias__singlecut,219479
route__vias__multicut,0
design__disconnected_pin__count,25
design__critical_disconnected_pin__count,0
route__wirelength__max,1517.63
timing__unannotated_net__count__corner:nom_tt_025C_1v80,415
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,415
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,415
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,8
design__max_fanout_violation__count__corner:min_tt_025C_1v80,2087
design__max_cap_violation__count__corner:min_tt_025C_1v80,18
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.25
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.25
timing__hold__ws__corner:min_tt_025C_1v80,0.3211453416317326
timing__setup__ws__corner:min_tt_025C_1v80,53.30404002398526
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.321145
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,415
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,508
design__max_fanout_violation__count__corner:min_ss_100C_1v60,2087
design__max_cap_violation__count__corner:min_ss_100C_1v60,18
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.25
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.25
timing__hold__ws__corner:min_ss_100C_1v60,0.9199814503931799
timing__setup__ws__corner:min_ss_100C_1v60,46.98188282506027
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.919981
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,Infinity
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,415
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,2087
design__max_cap_violation__count__corner:min_ff_n40C_1v95,18
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.25
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.25
timing__hold__ws__corner:min_ff_n40C_1v95,0.10768153340455784
timing__setup__ws__corner:min_ff_n40C_1v95,55.67929563896612
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.107682
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,415
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,140
design__max_fanout_violation__count__corner:max_tt_025C_1v80,2087
design__max_cap_violation__count__corner:max_tt_025C_1v80,47
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.25
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.25
timing__hold__ws__corner:max_tt_025C_1v80,0.32599213140511274
timing__setup__ws__corner:max_tt_025C_1v80,52.73431618419888
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.325992
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,415
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,885
design__max_fanout_violation__count__corner:max_ss_100C_1v60,2087
design__max_cap_violation__count__corner:max_ss_100C_1v60,50
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.25
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.25
timing__hold__ws__corner:max_ss_100C_1v60,0.9274388186604959
timing__setup__ws__corner:max_ss_100C_1v60,45.93516097512667
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.927439
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,Infinity
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,415
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,2087
design__max_cap_violation__count__corner:max_ff_n40C_1v95,46
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.25
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.25
timing__hold__ws__corner:max_ff_n40C_1v95,0.11171774932473458
timing__setup__ws__corner:max_ff_n40C_1v95,55.27800240674154
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.111718
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,415
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,415
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:vccd1__corner:nom_tt_025C_1v80,1.79984
design_powergrid__drop__average__net:vccd1__corner:nom_tt_025C_1v80,1.79997
design_powergrid__drop__worst__net:vccd1__corner:nom_tt_025C_1v80,0.000160743
design_powergrid__voltage__worst__net:vssd1__corner:nom_tt_025C_1v80,0.000197908
design_powergrid__drop__average__net:vssd1__corner:nom_tt_025C_1v80,0.0000295392
design_powergrid__drop__worst__net:vssd1__corner:nom_tt_025C_1v80,0.000197908
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.0000293000000000000006858229262274306847757543437182903289794921875
ir__drop__worst,0.000161000000000000010290379659494419684051536023616790771484375
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
