Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Thu Apr 14 16:26:45 2022
| Host         : chris-IdeaPad-5-Pro-14ACN6 running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_control_sets -verbose -file UART_LED_Subsystem_wrapper_control_sets_placed.rpt
| Design       : UART_LED_Subsystem_wrapper
| Device       : xcku040
-------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |     4 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              28 |           13 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              20 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                       Clock Signal                      |                                   Enable Signal                                  |                                        Set/Reset Signal                                        | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  UART_LED_Subsystem_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0] | UART_LED_Subsystem_i/uart_rx_i0/uart_baud_gen_0/U0/baud_x16_en                   | UART_LED_Subsystem_i/meta_harden_rst/U0/signal_dst                                             |                1 |              1 |         1.00 |
|  UART_LED_Subsystem_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0] | UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0/U0/over_sample_cnt                 | UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0/U0/oversample_counter.over_sample_cnt[2]_i_1_n_0 |                1 |              3 |         3.00 |
|  UART_LED_Subsystem_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0] |                                                                                  |                                                                                                |                3 |              4 |         1.33 |
|  UART_LED_Subsystem_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0] | UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0/U0/bit_cnt[3]_i_2_n_0              | UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0/U0/bit_cnt[3]_i_1_n_0                            |                1 |              4 |         4.00 |
|  UART_LED_Subsystem_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0] | UART_LED_Subsystem_i/uart_rx_i0/uart_rx_ctl_0/U0/FSM_sequential_state[1]_i_1_n_0 | UART_LED_Subsystem_i/meta_harden_rst/U0/signal_dst                                             |                1 |              4 |         4.00 |
|  UART_LED_Subsystem_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0] | UART_LED_Subsystem_i/led_ctl_0/U0/char_data[7]_i_1_n_0                           | UART_LED_Subsystem_i/meta_harden_rst/U0/signal_dst                                             |                3 |              8 |         2.67 |
|  UART_LED_Subsystem_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0] |                                                                                  | UART_LED_Subsystem_i/meta_harden_rst/U0/signal_dst                                             |               13 |             28 |         2.15 |
+---------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


