{
	"author": [
		"Noel Menezes",
		"Satyamurthy Pullela",
		"Lawrence T. Pileggi"
	],
	"booktitle": "Proceedings of the 32nd Design Automation Conference",
	"booktitleshort": "DAC",
	"dblpkey": "conf/dac/MenezesPP95",
	"doi": "10.1145/217474.217612",
	"ee": "http://doi.acm.org/10.1145/217474.217612",
	"pages": "690-695",
	"publisher": "ACM Press",
	"stemmed": [
		"simultan",
		"gate",
		"and",
		"interconnect",
		"size",
		"for",
		"circuit",
		"level",
		"delay",
		"optim"
	],
	"tag": [
		"optimisation"
	],
	"title": "Simultaneous Gate and Interconnect Sizing for Circuit-Level Delay Optimization",
	"type": "inproceedings",
	"venue": "DAC",
	"year": 1995
}