floorplan topolog generat applic specif network chip bei sheqin dong depart comput scienc technolog tnlist tsinghua univers beij china song chen satoshi goto graduat school waseda univers kitakyushu japan abstract network chip noc architectur propos promis altern clas sical bus base communic architectur paper propos phase framework solv applic specif noc topolog generat prob lem floorplan phase carri partit driven floorplan post floorplan phase heurist method min cost max flow algorithm insert switch network interfac nalli alloc path minim power consump tion experiment algorithm effect power save introduct network chip noc architectur pro pose promis altern classic bus base point point communic architectur cmos technolog enter nanomet era noc communic core achiev chip micro network compon switch network interfac tradit scalabl buse compar bus base architectur noc better modular design predict noc approach offer lower power consumpt greater scalabl noc design regular applic specif network topolog regular noc topolog design hall prentic applic algorithm theori flow network dac domain vlsi applic partit hypergraph level multi shekhar kumar aggarw karypi cas transact ieee represent topolog list block corner ment place floorplan slice dong sheqin hong xianlong microarchitectur symp int network interconnect simul perform power orion malik peh zhu wang dac asp tree steiner partit set base synthesi architectur chip network specif applic lin bill yan shan aspdac network point point switch packet mix tion genera topolog noc nocout dac asp chip system chip network synthesi murali iccad floorplan chip network specif applic design vlsi transact ieee tectur archi chip network synthesi techniqu base ming program linear konjevod chatha srinivasan architectur noc core map constrain bandwidth mich murali dac asp constraint perform architectur noc base tile map awar energi system circuit integr design aid comput transact ieee perspect circuit microarchitectur system design noc problem outstand system distribut parallel transact ieee chip system 