Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Nov  4 15:37:41 2023
| Host         : Yongjing-Victus running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    15 |
| Unused register locations in slices containing registers |    44 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|     10 |            1 |
|     12 |            2 |
|    16+ |           11 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1052 |          419 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             328 |           50 |
| Yes          | No                    | No                     |             104 |           13 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              80 |           23 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+-------------------------+----------------------------------+------------------+----------------+
|   Clock Signal   |      Enable Signal      |         Set/Reset Signal         | Slice Load Count | Bel Load Count |
+------------------+-------------------------+----------------------------------+------------------+----------------+
| ~CLK_6p25M_BUFG  |                         |                                  |                1 |              2 |
|  CLOCK_IBUF_BUFG | tetri0/E[0]             | tetri0/t_block1                  |                3 |             10 |
|  CLOCK_IBUF_BUFG |                         | oled_data[15]_i_1_n_2            |                3 |             12 |
|  CLOCK_IBUF_BUFG | tetri0/t_row_reg[0][0]  | tetri0/t_block1                  |                2 |             12 |
| ~CLK_6p25M_BUFG  |                         | oled_0/frame_counter[16]_i_1_n_2 |                5 |             34 |
| ~CLK_6p25M_BUFG  | oled_0/delay[0]_i_1_n_2 |                                  |                5 |             40 |
|  CLOCK_IBUF_BUFG | tetri0/t_block1         | tetri0/SS[0]                     |               18 |             58 |
| ~CLK_6p25M_BUFG  | oled_0/state            |                                  |                8 |             64 |
|  CLOCK_IBUF_BUFG |                         | clock0/clear                     |                8 |             64 |
|  CLOCK_IBUF_BUFG |                         | shift_counter[31]_i_1_n_2        |                9 |             64 |
|  CLOCK_IBUF_BUFG |                         | fall_counter[31]_i_1_n_2         |                9 |             64 |
| ~CLK_6p25M_BUFG  |                         | oled_0/spi_word[39]_i_1_n_2      |               16 |             90 |
|  n_1_467_BUFG    |                         |                                  |               27 |            104 |
|  n_0_3680_BUFG   |                         |                                  |               34 |            112 |
|  CLOCK_IBUF_BUFG |                         |                                  |              357 |            834 |
+------------------+-------------------------+----------------------------------+------------------+----------------+


