// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _WienerDeblur_HH_
#define _WienerDeblur_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "matrix_modulus.h"
#include "fft_top.h"
#include "matrix_div_1.h"
#include "matrix_div.h"
#include "KernelMaker.h"
#include "InnerProd_1.h"
#include "InnerProd381.h"
#include "InnerProd382.h"
#include "matrix_plus_SNR.h"
#include "real_1.h"
#include "imag_1.h"
#include "real379.h"
#include "imag380.h"
#include "WienerDeblur_fmuljbC.h"
#include "WienerDeblur_uitoOgC.h"
#include "fifo_w32_d65536_A.h"
#include "fifo_w64_d256_A_x.h"
#include "fifo_w8_d4_A.h"
#include "fifo_w32_d2_A.h"
#include "fifo_w64_d2_A.h"
#include "WienerDeblur_CONTROL_BUS_s_axi.h"

namespace ap_rtl {

template<unsigned int C_S_AXI_CONTROL_BUS_ADDR_WIDTH = 6,
         unsigned int C_S_AXI_CONTROL_BUS_DATA_WIDTH = 32>
struct WienerDeblur : public sc_module {
    // Port declarations 32
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_in< sc_lv<32> > in_stream_TDATA;
    sc_in< sc_logic > in_stream_TVALID;
    sc_out< sc_logic > in_stream_TREADY;
    sc_in< sc_lv<1> > in_stream_TUSER;
    sc_in< sc_lv<1> > in_stream_TLAST;
    sc_out< sc_lv<32> > out_stream_TDATA;
    sc_out< sc_logic > out_stream_TVALID;
    sc_in< sc_logic > out_stream_TREADY;
    sc_out< sc_lv<1> > out_stream_TUSER;
    sc_out< sc_lv<1> > out_stream_TLAST;
    sc_in< sc_logic > s_axi_CONTROL_BUS_AWVALID;
    sc_out< sc_logic > s_axi_CONTROL_BUS_AWREADY;
    sc_in< sc_uint<C_S_AXI_CONTROL_BUS_ADDR_WIDTH> > s_axi_CONTROL_BUS_AWADDR;
    sc_in< sc_logic > s_axi_CONTROL_BUS_WVALID;
    sc_out< sc_logic > s_axi_CONTROL_BUS_WREADY;
    sc_in< sc_uint<C_S_AXI_CONTROL_BUS_DATA_WIDTH> > s_axi_CONTROL_BUS_WDATA;
    sc_in< sc_uint<C_S_AXI_CONTROL_BUS_DATA_WIDTH/8> > s_axi_CONTROL_BUS_WSTRB;
    sc_in< sc_logic > s_axi_CONTROL_BUS_ARVALID;
    sc_out< sc_logic > s_axi_CONTROL_BUS_ARREADY;
    sc_in< sc_uint<C_S_AXI_CONTROL_BUS_ADDR_WIDTH> > s_axi_CONTROL_BUS_ARADDR;
    sc_out< sc_logic > s_axi_CONTROL_BUS_RVALID;
    sc_in< sc_logic > s_axi_CONTROL_BUS_RREADY;
    sc_out< sc_uint<C_S_AXI_CONTROL_BUS_DATA_WIDTH> > s_axi_CONTROL_BUS_RDATA;
    sc_out< sc_lv<2> > s_axi_CONTROL_BUS_RRESP;
    sc_out< sc_logic > s_axi_CONTROL_BUS_BVALID;
    sc_in< sc_logic > s_axi_CONTROL_BUS_BREADY;
    sc_out< sc_lv<2> > s_axi_CONTROL_BUS_BRESP;
    sc_out< sc_logic > interrupt;
    sc_in_clk AXI_LITE_clk;
    sc_in< sc_logic > ap_rst_n_AXI_LITE_clk;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    WienerDeblur(sc_module_name name);
    SC_HAS_PROCESS(WienerDeblur);

    ~WienerDeblur();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    WienerDeblur_CONTROL_BUS_s_axi<C_S_AXI_CONTROL_BUS_ADDR_WIDTH,C_S_AXI_CONTROL_BUS_DATA_WIDTH>* WienerDeblur_CONTROL_BUS_s_axi_U;
    matrix_modulus* grp_matrix_modulus_fu_1143;
    fft_top* grp_fft_top_fu_1179;
    matrix_div_1* grp_matrix_div_1_fu_1204;
    matrix_div* grp_matrix_div_fu_1216;
    KernelMaker* grp_KernelMaker_fu_1232;
    InnerProd_1* grp_InnerProd_1_fu_1240;
    InnerProd381* grp_InnerProd381_fu_1252;
    InnerProd382* grp_InnerProd382_fu_1268;
    matrix_plus_SNR* grp_matrix_plus_SNR_fu_1284;
    real_1* grp_real_1_fu_1296;
    imag_1* grp_imag_1_fu_1308;
    real379* grp_real379_fu_1320;
    imag380* grp_imag380_fu_1332;
    WienerDeblur_fmuljbC<1,4,32,32,32>* WienerDeblur_fmuljbC_U181;
    WienerDeblur_uitoOgC<1,6,32,32>* WienerDeblur_uitoOgC_U182;
    fifo_w32_d65536_A* G_M_imag_fifo_U;
    fifo_w32_d65536_A* G_M_real_fifo_U;
    fifo_w32_d65536_A* fft_kernel_modu_M_i_fifo_U;
    fifo_w32_d65536_A* fft_kernel_modu_M_r_fifo_U;
    fifo_w32_d65536_A* gauss_blur_M_imag_fifo_U;
    fifo_w32_d65536_A* gauss_blur_M_real_fifo_U;
    fifo_w32_d65536_A* G1_M_imag_fifo_U;
    fifo_w32_d65536_A* G1_M_real_fifo_U;
    fifo_w32_d65536_A* fft_kernel_M_imag_fifo_U;
    fifo_w32_d65536_A* fft_kernel_M_real_fifo_U;
    fifo_w32_d65536_A* fft_kernel_modu2_M_1_fifo_U;
    fifo_w32_d65536_A* fft_kernel_modu2_M_s_fifo_U;
    fifo_w64_d256_A_x* in1_fifo_U;
    fifo_w64_d256_A_x* in2_fifo_U;
    fifo_w64_d256_A_x* in3_fifo_U;
    fifo_w64_d256_A_x* in4_fifo_U;
    fifo_w64_d256_A_x* in5_fifo_U;
    fifo_w64_d256_A_x* in6_fifo_U;
    fifo_w32_d65536_A* kernel_M_imag_fifo_U;
    fifo_w32_d65536_A* kernel_M_real_fifo_U;
    fifo_w32_d65536_A* middle_M_imag_fifo_U;
    fifo_w32_d65536_A* middle_M_real_fifo_U;
    fifo_w32_d65536_A* middle2_M_imag_fifo_U;
    fifo_w32_d65536_A* middle2_M_real_fifo_U;
    fifo_w64_d256_A_x* out1_fifo_U;
    fifo_w64_d256_A_x* out2_fifo_U;
    fifo_w64_d256_A_x* out3_fifo_U;
    fifo_w64_d256_A_x* out4_fifo_U;
    fifo_w64_d256_A_x* out5_fifo_U;
    fifo_w64_d256_A_x* out6_fifo_U;
    fifo_w32_d65536_A* xk1_M_imag_fifo_U;
    fifo_w32_d65536_A* xk1_M_real_fifo_U;
    fifo_w32_d65536_A* xk2_M_imag_fifo_U;
    fifo_w32_d65536_A* xk2_M_real_fifo_U;
    fifo_w32_d65536_A* xn1_M_imag_fifo_U;
    fifo_w32_d65536_A* xn1_M_real_fifo_U;
    fifo_w8_d4_A* src_bw_data_stream_0_fifo_U;
    fifo_w8_d4_A* res_data_stream_0_V_fifo_U;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_logic > ap_start;
    sc_signal< sc_logic > ap_done;
    sc_signal< sc_logic > ap_idle;
    sc_signal< sc_lv<101> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > ap_ready;
    sc_signal< sc_lv<32> > INPUT_data_V_0_data_out;
    sc_signal< sc_logic > INPUT_data_V_0_vld_in;
    sc_signal< sc_logic > INPUT_data_V_0_vld_out;
    sc_signal< sc_logic > INPUT_data_V_0_ack_in;
    sc_signal< sc_logic > INPUT_data_V_0_ack_out;
    sc_signal< sc_lv<32> > INPUT_data_V_0_payload_A;
    sc_signal< sc_lv<32> > INPUT_data_V_0_payload_B;
    sc_signal< sc_logic > INPUT_data_V_0_sel_rd;
    sc_signal< sc_logic > INPUT_data_V_0_sel_wr;
    sc_signal< sc_logic > INPUT_data_V_0_sel;
    sc_signal< sc_logic > INPUT_data_V_0_load_A;
    sc_signal< sc_logic > INPUT_data_V_0_load_B;
    sc_signal< sc_lv<2> > INPUT_data_V_0_state;
    sc_signal< sc_logic > INPUT_data_V_0_state_cmp_full;
    sc_signal< sc_logic > INPUT_last_V_0_vld_in;
    sc_signal< sc_logic > INPUT_last_V_0_ack_out;
    sc_signal< sc_lv<2> > INPUT_last_V_0_state;
    sc_signal< sc_lv<32> > OUTPUT_data_V_1_data_out;
    sc_signal< sc_logic > OUTPUT_data_V_1_vld_in;
    sc_signal< sc_logic > OUTPUT_data_V_1_vld_out;
    sc_signal< sc_logic > OUTPUT_data_V_1_ack_in;
    sc_signal< sc_logic > OUTPUT_data_V_1_ack_out;
    sc_signal< sc_lv<32> > OUTPUT_data_V_1_payload_A;
    sc_signal< sc_lv<32> > OUTPUT_data_V_1_payload_B;
    sc_signal< sc_logic > OUTPUT_data_V_1_sel_rd;
    sc_signal< sc_logic > OUTPUT_data_V_1_sel_wr;
    sc_signal< sc_logic > OUTPUT_data_V_1_sel;
    sc_signal< sc_logic > OUTPUT_data_V_1_load_A;
    sc_signal< sc_logic > OUTPUT_data_V_1_load_B;
    sc_signal< sc_lv<2> > OUTPUT_data_V_1_state;
    sc_signal< sc_logic > OUTPUT_data_V_1_state_cmp_full;
    sc_signal< sc_lv<1> > OUTPUT_user_V_1_data_out;
    sc_signal< sc_logic > OUTPUT_user_V_1_vld_in;
    sc_signal< sc_logic > OUTPUT_user_V_1_vld_out;
    sc_signal< sc_logic > OUTPUT_user_V_1_ack_in;
    sc_signal< sc_logic > OUTPUT_user_V_1_ack_out;
    sc_signal< sc_lv<1> > OUTPUT_user_V_1_payload_A;
    sc_signal< sc_lv<1> > OUTPUT_user_V_1_payload_B;
    sc_signal< sc_logic > OUTPUT_user_V_1_sel_rd;
    sc_signal< sc_logic > OUTPUT_user_V_1_sel_wr;
    sc_signal< sc_logic > OUTPUT_user_V_1_sel;
    sc_signal< sc_logic > OUTPUT_user_V_1_load_A;
    sc_signal< sc_logic > OUTPUT_user_V_1_load_B;
    sc_signal< sc_lv<2> > OUTPUT_user_V_1_state;
    sc_signal< sc_logic > OUTPUT_user_V_1_state_cmp_full;
    sc_signal< sc_lv<1> > OUTPUT_last_V_1_data_out;
    sc_signal< sc_logic > OUTPUT_last_V_1_vld_in;
    sc_signal< sc_logic > OUTPUT_last_V_1_vld_out;
    sc_signal< sc_logic > OUTPUT_last_V_1_ack_in;
    sc_signal< sc_logic > OUTPUT_last_V_1_ack_out;
    sc_signal< sc_lv<1> > OUTPUT_last_V_1_payload_A;
    sc_signal< sc_lv<1> > OUTPUT_last_V_1_payload_B;
    sc_signal< sc_logic > OUTPUT_last_V_1_sel_rd;
    sc_signal< sc_logic > OUTPUT_last_V_1_sel_wr;
    sc_signal< sc_logic > OUTPUT_last_V_1_sel;
    sc_signal< sc_logic > OUTPUT_last_V_1_load_A;
    sc_signal< sc_logic > OUTPUT_last_V_1_load_B;
    sc_signal< sc_lv<2> > OUTPUT_last_V_1_state;
    sc_signal< sc_logic > OUTPUT_last_V_1_state_cmp_full;
    sc_signal< sc_lv<32> > rows_V;
    sc_signal< sc_lv<32> > cols_V;
    sc_signal< sc_lv<1> > guard_variable_for_W;
    sc_signal< sc_logic > in_stream_TDATA_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<1> > tmp_56_reg_2447;
    sc_signal< sc_logic > out_stream_TDATA_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter1;
    sc_signal< bool > ap_block_pp1_stage0;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_2857;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage1;
    sc_signal< bool > ap_block_pp1_stage1;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_2857_pp1_iter1_reg;
    sc_signal< sc_logic > ap_rst_n_AXI_LITE_clk_inv;
    sc_signal< sc_lv<31> > r_reg_857;
    sc_signal< sc_lv<62> > indvar_flatten_reg_1110;
    sc_signal< sc_lv<32> > i_op_assign_12_reg_1121;
    sc_signal< sc_lv<30> > c12_reg_1132;
    sc_signal< sc_lv<32> > grp_fu_1345_p2;
    sc_signal< sc_lv<32> > reg_1354;
    sc_signal< sc_logic > ap_CS_fsm_state29;
    sc_signal< sc_logic > ap_CS_fsm_state30;
    sc_signal< sc_logic > grp_real379_fu_1320_complex_float_M_real_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_state41;
    sc_signal< sc_logic > ap_CS_fsm_state42;
    sc_signal< sc_logic > ap_CS_fsm_state62;
    sc_signal< sc_logic > ap_CS_fsm_state63;
    sc_signal< sc_lv<32> > reg_1360;
    sc_signal< sc_logic > ap_CS_fsm_state33;
    sc_signal< sc_lv<32> > middle_M_real_dout;
    sc_signal< sc_logic > middle_M_real_empty_n;
    sc_signal< sc_logic > middle_M_real_read;
    sc_signal< sc_lv<1> > exitcond3_fu_1585_p2;
    sc_signal< sc_lv<32> > middle_M_imag_dout;
    sc_signal< sc_logic > middle_M_imag_empty_n;
    sc_signal< sc_logic > middle_M_imag_read;
    sc_signal< bool > ap_block_state33;
    sc_signal< sc_logic > ap_CS_fsm_state54;
    sc_signal< sc_lv<1> > exitcond_fu_1700_p2;
    sc_signal< bool > ap_block_state54;
    sc_signal< sc_lv<32> > reg_1365;
    sc_signal< sc_lv<32> > kernel_M_real_din;
    sc_signal< sc_logic > kernel_M_real_full_n;
    sc_signal< sc_logic > kernel_M_real_write;
    sc_signal< sc_lv<1> > guard_variable_for_W_1_load_fu_1370_p1;
    sc_signal< sc_lv<32> > kernel_M_imag_din;
    sc_signal< sc_logic > kernel_M_imag_full_n;
    sc_signal< sc_logic > kernel_M_imag_write;
    sc_signal< bool > ap_block_state1;
    sc_signal< sc_lv<1> > guard_variable_for_W_1_reg_2401;
    sc_signal< sc_lv<8> > p_sum_fu_1374_p2;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< bool > ap_block_state2;
    sc_signal< sc_lv<8> > p_sum1_fu_1386_p2;
    sc_signal< sc_lv<8> > p_sum1_reg_2413;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<8> > tmp_53_fu_1392_p2;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< bool > ap_block_state4;
    sc_signal< sc_lv<1> > tmp_54_fu_1398_p2;
    sc_signal< sc_lv<1> > tmp_55_fu_1404_p2;
    sc_signal< sc_lv<30> > col_packets_fu_1416_p4;
    sc_signal< sc_lv<31> > col_packets_cast_fu_1429_p1;
    sc_signal< sc_lv<32> > packets_fu_1433_p2;
    sc_signal< sc_lv<1> > tmp_56_fu_1442_p2;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter0;
    sc_signal< sc_lv<8> > src_bw_data_stream_0_din;
    sc_signal< sc_logic > src_bw_data_stream_0_full_n;
    sc_signal< sc_logic > src_bw_data_stream_0_write;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<31> > r_4_fu_1447_p2;
    sc_signal< sc_lv<31> > r_4_reg_2451;
    sc_signal< sc_lv<8> > tmp_3_reg_2456;
    sc_signal< bool > ap_block_state6_pp0_stage1_iter0;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<8> > tmp_5_reg_2461;
    sc_signal< sc_lv<8> > tmp_7_reg_2466;
    sc_signal< sc_lv<32> > r_5_fu_1497_p2;
    sc_signal< sc_lv<32> > r_5_reg_2474;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_lv<32> > c_fu_1508_p2;
    sc_signal< sc_lv<32> > c_reg_2482;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_lv<8> > src_bw_data_stream_0_dout;
    sc_signal< sc_logic > src_bw_data_stream_0_empty_n;
    sc_signal< sc_logic > src_bw_data_stream_0_read;
    sc_signal< sc_lv<1> > exitcond9_fu_1503_p2;
    sc_signal< bool > ap_block_state12;
    sc_signal< sc_lv<8> > tmp_63_reg_2487;
    sc_signal< sc_logic > ap_CS_fsm_state13;
    sc_signal< sc_lv<32> > grp_fu_1351_p1;
    sc_signal< sc_lv<32> > tmp_64_reg_2497;
    sc_signal< sc_logic > ap_CS_fsm_state18;
    sc_signal< sc_lv<32> > r_6_fu_1523_p2;
    sc_signal< sc_lv<32> > r_6_reg_2505;
    sc_signal< sc_logic > ap_CS_fsm_state20;
    sc_signal< sc_lv<32> > c_4_fu_1534_p2;
    sc_signal< sc_lv<32> > c_4_reg_2513;
    sc_signal< sc_logic > ap_CS_fsm_state21;
    sc_signal< sc_lv<32> > xn1_M_real_dout;
    sc_signal< sc_logic > xn1_M_real_empty_n;
    sc_signal< sc_logic > xn1_M_real_read;
    sc_signal< sc_lv<1> > exitcond10_fu_1529_p2;
    sc_signal< sc_lv<32> > xn1_M_imag_dout;
    sc_signal< sc_logic > xn1_M_imag_empty_n;
    sc_signal< sc_logic > xn1_M_imag_read;
    sc_signal< bool > ap_block_state21;
    sc_signal< sc_lv<32> > xn1_M_real_read_reg_2518;
    sc_signal< sc_lv<32> > xn1_M_imag_read_reg_2523;
    sc_signal< sc_lv<32> > c_5_fu_1545_p2;
    sc_signal< sc_lv<32> > c_5_reg_2531;
    sc_signal< sc_logic > ap_CS_fsm_state25;
    sc_signal< sc_lv<64> > out1_dout;
    sc_signal< sc_logic > out1_empty_n;
    sc_signal< sc_logic > out1_read;
    sc_signal< sc_lv<1> > exitcond11_fu_1540_p2;
    sc_signal< bool > ap_block_state25;
    sc_signal< sc_lv<32> > tmp_74_fu_1551_p1;
    sc_signal< sc_lv<32> > tmp_74_reg_2536;
    sc_signal< sc_lv<32> > out1_M_real_load_fu_1555_p1;
    sc_signal< sc_logic > ap_CS_fsm_state26;
    sc_signal< sc_lv<32> > out1_M_imag_load_ne_reg_2546;
    sc_signal< sc_lv<32> > out1_M_imag_load_fu_1569_p1;
    sc_signal< sc_logic > ap_CS_fsm_state27;
    sc_signal< sc_lv<9> > c_7_fu_1579_p2;
    sc_signal< sc_lv<9> > c_7_reg_2559;
    sc_signal< sc_logic > ap_CS_fsm_state32;
    sc_signal< sc_lv<9> > r_7_fu_1591_p2;
    sc_signal< sc_lv<9> > r_7_reg_2567;
    sc_signal< sc_lv<9> > r_8_fu_1603_p2;
    sc_signal< sc_lv<9> > r_8_reg_2575;
    sc_signal< sc_logic > ap_CS_fsm_state37;
    sc_signal< sc_lv<64> > out2_dout;
    sc_signal< sc_logic > out2_empty_n;
    sc_signal< sc_logic > out2_read;
    sc_signal< sc_lv<1> > exitcond6_fu_1597_p2;
    sc_signal< bool > ap_block_state37;
    sc_signal< sc_lv<32> > tmp_75_fu_1609_p1;
    sc_signal< sc_lv<32> > tmp_75_reg_2580;
    sc_signal< sc_lv<32> > out2_M_real_load_fu_1613_p1;
    sc_signal< sc_logic > ap_CS_fsm_state38;
    sc_signal< sc_lv<32> > out2_M_imag_load_ne_reg_2590;
    sc_signal< sc_lv<32> > out2_M_imag_load_fu_1627_p1;
    sc_signal< sc_logic > ap_CS_fsm_state39;
    sc_signal< sc_lv<9> > r_10_fu_1637_p2;
    sc_signal< sc_lv<9> > r_10_reg_2603;
    sc_signal< sc_logic > ap_CS_fsm_state45;
    sc_signal< sc_lv<9> > c_6_fu_1649_p2;
    sc_signal< sc_lv<9> > c_6_reg_2611;
    sc_signal< sc_logic > ap_CS_fsm_state46;
    sc_signal< sc_lv<32> > kernel_M_real_dout;
    sc_signal< sc_logic > kernel_M_real_empty_n;
    sc_signal< sc_logic > kernel_M_real_read;
    sc_signal< sc_lv<1> > exitcond5_fu_1643_p2;
    sc_signal< sc_lv<32> > kernel_M_imag_dout;
    sc_signal< sc_logic > kernel_M_imag_empty_n;
    sc_signal< sc_logic > kernel_M_imag_read;
    sc_signal< bool > ap_block_state46;
    sc_signal< sc_lv<32> > kernel_M_real_read_reg_2616;
    sc_signal< sc_lv<32> > kernel_M_imag_read_reg_2621;
    sc_signal< sc_lv<32> > c_8_fu_1660_p2;
    sc_signal< sc_lv<32> > c_8_reg_2629;
    sc_signal< sc_logic > ap_CS_fsm_state50;
    sc_signal< sc_lv<64> > out3_dout;
    sc_signal< sc_logic > out3_empty_n;
    sc_signal< sc_logic > out3_read;
    sc_signal< sc_lv<1> > exitcond14_fu_1655_p2;
    sc_signal< bool > ap_block_state50;
    sc_signal< sc_lv<32> > tmp_77_fu_1666_p1;
    sc_signal< sc_lv<32> > tmp_77_reg_2634;
    sc_signal< sc_lv<32> > out3_M_imag_load_ne_reg_2639;
    sc_signal< sc_logic > ap_CS_fsm_state51;
    sc_signal< bool > ap_block_state51;
    sc_signal< sc_lv<9> > c_9_fu_1694_p2;
    sc_signal< sc_lv<9> > c_9_reg_2647;
    sc_signal< sc_logic > ap_CS_fsm_state53;
    sc_signal< sc_lv<9> > r_9_fu_1706_p2;
    sc_signal< sc_lv<9> > r_9_reg_2655;
    sc_signal< sc_lv<32> > r_14_fu_1717_p2;
    sc_signal< sc_lv<32> > r_14_reg_2663;
    sc_signal< sc_logic > ap_CS_fsm_state58;
    sc_signal< sc_lv<64> > out4_dout;
    sc_signal< sc_logic > out4_empty_n;
    sc_signal< sc_logic > out4_read;
    sc_signal< sc_lv<1> > exitcond17_fu_1712_p2;
    sc_signal< bool > ap_block_state58;
    sc_signal< sc_lv<32> > tmp_80_fu_1723_p1;
    sc_signal< sc_lv<32> > tmp_80_reg_2668;
    sc_signal< sc_lv<32> > out4_M_real_load_fu_1727_p1;
    sc_signal< sc_logic > ap_CS_fsm_state59;
    sc_signal< sc_lv<32> > out4_M_imag_load_ne_reg_2678;
    sc_signal< sc_lv<32> > out4_M_imag_load_fu_1741_p1;
    sc_signal< sc_logic > ap_CS_fsm_state60;
    sc_signal< sc_lv<32> > r_13_fu_1750_p2;
    sc_signal< sc_lv<32> > r_13_reg_2691;
    sc_signal< sc_logic > ap_CS_fsm_state78;
    sc_signal< sc_lv<32> > c_13_fu_1761_p2;
    sc_signal< sc_lv<32> > c_13_reg_2699;
    sc_signal< sc_logic > ap_CS_fsm_state79;
    sc_signal< sc_lv<32> > xk1_M_real_dout;
    sc_signal< sc_logic > xk1_M_real_empty_n;
    sc_signal< sc_logic > xk1_M_real_read;
    sc_signal< sc_lv<1> > exitcond16_fu_1756_p2;
    sc_signal< sc_lv<32> > xk1_M_imag_dout;
    sc_signal< sc_logic > xk1_M_imag_empty_n;
    sc_signal< sc_logic > xk1_M_imag_read;
    sc_signal< bool > ap_block_state79;
    sc_signal< sc_lv<32> > xk1_M_real_read_reg_2704;
    sc_signal< sc_lv<32> > xk1_M_imag_read_reg_2709;
    sc_signal< sc_lv<32> > c_16_fu_1772_p2;
    sc_signal< sc_lv<32> > c_16_reg_2717;
    sc_signal< sc_logic > ap_CS_fsm_state83;
    sc_signal< sc_lv<64> > out5_dout;
    sc_signal< sc_logic > out5_empty_n;
    sc_signal< sc_logic > out5_read;
    sc_signal< sc_lv<1> > exitcond19_fu_1767_p2;
    sc_signal< bool > ap_block_state83;
    sc_signal< sc_lv<32> > tmp_87_fu_1778_p1;
    sc_signal< sc_lv<32> > tmp_87_reg_2722;
    sc_signal< sc_lv<32> > out5_M_imag_load_ne_reg_2727;
    sc_signal< sc_logic > ap_CS_fsm_state84;
    sc_signal< bool > ap_block_state84;
    sc_signal< sc_lv<32> > c_12_fu_1805_p2;
    sc_signal< sc_lv<32> > c_12_reg_2735;
    sc_signal< sc_logic > ap_CS_fsm_state86;
    sc_signal< sc_lv<32> > r_16_fu_1816_p2;
    sc_signal< sc_lv<32> > r_16_reg_2743;
    sc_signal< sc_logic > ap_CS_fsm_state87;
    sc_signal< sc_lv<32> > middle2_M_real_dout;
    sc_signal< sc_logic > middle2_M_real_empty_n;
    sc_signal< sc_logic > middle2_M_real_read;
    sc_signal< sc_lv<1> > exitcond18_fu_1811_p2;
    sc_signal< sc_lv<32> > middle2_M_imag_dout;
    sc_signal< sc_logic > middle2_M_imag_empty_n;
    sc_signal< sc_logic > middle2_M_imag_read;
    sc_signal< bool > ap_block_state87;
    sc_signal< sc_lv<32> > middle2_M_real_read_reg_2748;
    sc_signal< sc_lv<32> > middle2_M_imag_read_reg_2753;
    sc_signal< sc_lv<32> > r_18_fu_1827_p2;
    sc_signal< sc_lv<32> > r_18_reg_2761;
    sc_signal< sc_logic > ap_CS_fsm_state91;
    sc_signal< sc_lv<64> > out6_dout;
    sc_signal< sc_logic > out6_empty_n;
    sc_signal< sc_logic > out6_read;
    sc_signal< sc_lv<1> > exitcond21_fu_1822_p2;
    sc_signal< bool > ap_block_state91;
    sc_signal< sc_lv<32> > tmp_112_fu_1833_p1;
    sc_signal< sc_lv<32> > tmp_112_reg_2766;
    sc_signal< sc_lv<32> > out6_M_imag_load_ne_reg_2771;
    sc_signal< sc_logic > ap_CS_fsm_state92;
    sc_signal< bool > ap_block_state92;
    sc_signal< sc_lv<1> > exitcond15_fu_1855_p2;
    sc_signal< sc_logic > ap_CS_fsm_state94;
    sc_signal< sc_lv<32> > r_15_fu_1860_p2;
    sc_signal< sc_lv<32> > r_15_reg_2780;
    sc_signal< sc_lv<31> > tmp_71_fu_1866_p2;
    sc_signal< sc_lv<33> > ret_V_fu_1874_p2;
    sc_signal< sc_lv<62> > bound_fu_1886_p2;
    sc_signal< sc_lv<32> > c_17_fu_1897_p2;
    sc_signal< sc_lv<32> > c_17_reg_2804;
    sc_signal< sc_logic > ap_CS_fsm_state95;
    sc_signal< sc_lv<32> > xk2_M_real_dout;
    sc_signal< sc_logic > xk2_M_real_empty_n;
    sc_signal< sc_logic > xk2_M_real_read;
    sc_signal< sc_lv<1> > exitcond20_fu_1892_p2;
    sc_signal< sc_lv<32> > xk2_M_imag_dout;
    sc_signal< sc_logic > xk2_M_imag_empty_n;
    sc_signal< sc_logic > xk2_M_imag_read;
    sc_signal< bool > ap_block_state95;
    sc_signal< sc_lv<1> > p_Result_s_reg_2809;
    sc_signal< sc_lv<23> > tmp_V_8_fu_1925_p1;
    sc_signal< sc_lv<23> > tmp_V_8_reg_2814;
    sc_signal< sc_lv<1> > isNeg_fu_1939_p3;
    sc_signal< sc_lv<1> > isNeg_reg_2819;
    sc_signal< sc_lv<9> > ush_fu_1957_p3;
    sc_signal< sc_lv<9> > ush_reg_2824;
    sc_signal< sc_lv<32> > p_Val2_108_fu_2035_p3;
    sc_signal< sc_lv<32> > p_Val2_108_reg_2835;
    sc_signal< sc_logic > ap_CS_fsm_state96;
    sc_signal< sc_lv<8> > tmp_105_fu_2042_p1;
    sc_signal< sc_lv<8> > tmp_105_reg_2840;
    sc_signal< sc_lv<1> > exitcond_flatten_fu_2238_p2;
    sc_signal< bool > ap_block_state98_pp1_stage0_iter0;
    sc_signal< sc_lv<8> > res_data_stream_0_V_dout;
    sc_signal< sc_logic > res_data_stream_0_V_empty_n;
    sc_signal< sc_logic > res_data_stream_0_V_read;
    sc_signal< bool > ap_block_state102_pp1_stage0_iter1;
    sc_signal< bool > ap_block_state102_io;
    sc_signal< bool > ap_block_pp1_stage0_11001;
    sc_signal< sc_lv<62> > indvar_flatten_next_fu_2243_p2;
    sc_signal< sc_lv<62> > indvar_flatten_next_reg_2861;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter0;
    sc_signal< sc_lv<30> > c14_mid2_fu_2260_p3;
    sc_signal< sc_lv<30> > c14_mid2_reg_2866;
    sc_signal< sc_lv<32> > tmp_87_mid2_v_fu_2285_p3;
    sc_signal< sc_lv<32> > tmp_87_mid2_v_reg_2871;
    sc_signal< sc_lv<1> > out_stream_user_V_tm_fu_2325_p2;
    sc_signal< sc_lv<1> > out_stream_user_V_tm_reg_2876;
    sc_signal< sc_lv<1> > out_stream_last_V_tm_fu_2336_p2;
    sc_signal< sc_lv<1> > out_stream_last_V_tm_reg_2881;
    sc_signal< sc_lv<8> > tmp_95_reg_2886;
    sc_signal< bool > ap_block_state99_pp1_stage1_iter0;
    sc_signal< bool > ap_block_state103_pp1_stage1_iter1;
    sc_signal< bool > ap_block_state103_io;
    sc_signal< bool > ap_block_pp1_stage1_11001;
    sc_signal< sc_lv<8> > tmp_96_reg_2891;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage2;
    sc_signal< bool > ap_block_state100_pp1_stage2_iter0;
    sc_signal< bool > ap_block_pp1_stage2_11001;
    sc_signal< sc_lv<8> > tmp_99_reg_2896;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage3;
    sc_signal< bool > ap_block_state101_pp1_stage3_iter0;
    sc_signal< bool > ap_block_pp1_stage3_11001;
    sc_signal< sc_lv<30> > c_1_fu_2342_p2;
    sc_signal< sc_lv<30> > c_1_reg_2901;
    sc_signal< sc_lv<32> > p_Result_29_fu_2347_p5;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state5;
    sc_signal< bool > ap_block_state8_pp0_stage3_iter0;
    sc_signal< bool > ap_block_pp0_stage3_subdone;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage3;
    sc_signal< bool > ap_block_pp1_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp1_exit_iter0_state98;
    sc_signal< bool > ap_block_pp1_stage3_subdone;
    sc_signal< bool > ap_block_pp1_stage1_subdone;
    sc_signal< sc_logic > grp_matrix_modulus_fu_1143_ap_start;
    sc_signal< sc_logic > grp_matrix_modulus_fu_1143_ap_done;
    sc_signal< sc_logic > grp_matrix_modulus_fu_1143_ap_idle;
    sc_signal< sc_logic > grp_matrix_modulus_fu_1143_ap_ready;
    sc_signal< sc_logic > grp_matrix_modulus_fu_1143_fft_kernel_M_real_read;
    sc_signal< sc_logic > grp_matrix_modulus_fu_1143_fft_kernel_M_imag_read;
    sc_signal< sc_lv<32> > grp_matrix_modulus_fu_1143_fft_kernel_modu_M_r_din;
    sc_signal< sc_logic > grp_matrix_modulus_fu_1143_fft_kernel_modu_M_r_write;
    sc_signal< sc_lv<32> > grp_matrix_modulus_fu_1143_fft_kernel_modu_M_i_din;
    sc_signal< sc_logic > grp_matrix_modulus_fu_1143_fft_kernel_modu_M_i_write;
    sc_signal< sc_logic > grp_fft_top_fu_1179_ap_start;
    sc_signal< sc_logic > grp_fft_top_fu_1179_ap_done;
    sc_signal< sc_logic > grp_fft_top_fu_1179_ap_idle;
    sc_signal< sc_logic > grp_fft_top_fu_1179_ap_ready;
    sc_signal< sc_logic > grp_fft_top_fu_1179_direction;
    sc_signal< sc_logic > grp_fft_top_fu_1179_direction_ap_ack;
    sc_signal< sc_lv<64> > grp_fft_top_fu_1179_in_r_dout;
    sc_signal< sc_logic > grp_fft_top_fu_1179_in_r_empty_n;
    sc_signal< sc_logic > grp_fft_top_fu_1179_in_r_read;
    sc_signal< sc_lv<64> > grp_fft_top_fu_1179_out_r_din;
    sc_signal< sc_logic > grp_fft_top_fu_1179_out_r_full_n;
    sc_signal< sc_logic > grp_fft_top_fu_1179_out_r_write;
    sc_signal< sc_logic > grp_matrix_div_1_fu_1204_ap_start;
    sc_signal< sc_logic > grp_matrix_div_1_fu_1204_ap_done;
    sc_signal< sc_logic > grp_matrix_div_1_fu_1204_ap_idle;
    sc_signal< sc_logic > grp_matrix_div_1_fu_1204_ap_ready;
    sc_signal< sc_logic > grp_matrix_div_1_fu_1204_fft_kernel_modu2_M_s_read;
    sc_signal< sc_logic > grp_matrix_div_1_fu_1204_fft_kernel_modu2_M_1_read;
    sc_signal< sc_logic > grp_matrix_div_1_fu_1204_G1_M_real_read;
    sc_signal< sc_lv<32> > grp_matrix_div_1_fu_1204_G1_M_real_din;
    sc_signal< sc_logic > grp_matrix_div_1_fu_1204_G1_M_real_write;
    sc_signal< sc_logic > grp_matrix_div_1_fu_1204_G1_M_imag_read;
    sc_signal< sc_lv<32> > grp_matrix_div_1_fu_1204_G1_M_imag_din;
    sc_signal< sc_logic > grp_matrix_div_1_fu_1204_G1_M_imag_write;
    sc_signal< sc_logic > grp_matrix_div_fu_1216_ap_start;
    sc_signal< sc_logic > grp_matrix_div_fu_1216_ap_done;
    sc_signal< sc_logic > grp_matrix_div_fu_1216_ap_idle;
    sc_signal< sc_logic > grp_matrix_div_fu_1216_ap_ready;
    sc_signal< sc_logic > grp_matrix_div_fu_1216_G1_M_real_read;
    sc_signal< sc_logic > grp_matrix_div_fu_1216_G1_M_imag_read;
    sc_signal< sc_logic > grp_matrix_div_fu_1216_fft_kernel_M_real_read;
    sc_signal< sc_logic > grp_matrix_div_fu_1216_fft_kernel_M_imag_read;
    sc_signal< sc_lv<32> > grp_matrix_div_fu_1216_G_M_real_din;
    sc_signal< sc_logic > grp_matrix_div_fu_1216_G_M_real_write;
    sc_signal< sc_lv<32> > grp_matrix_div_fu_1216_G_M_imag_din;
    sc_signal< sc_logic > grp_matrix_div_fu_1216_G_M_imag_write;
    sc_signal< sc_logic > grp_KernelMaker_fu_1232_ap_start;
    sc_signal< sc_logic > grp_KernelMaker_fu_1232_ap_done;
    sc_signal< sc_logic > grp_KernelMaker_fu_1232_ap_idle;
    sc_signal< sc_logic > grp_KernelMaker_fu_1232_ap_ready;
    sc_signal< sc_lv<32> > grp_KernelMaker_fu_1232_kernel_M_real_din;
    sc_signal< sc_logic > grp_KernelMaker_fu_1232_kernel_M_real_write;
    sc_signal< sc_lv<32> > grp_KernelMaker_fu_1232_kernel_M_imag_din;
    sc_signal< sc_logic > grp_KernelMaker_fu_1232_kernel_M_imag_write;
    sc_signal< sc_logic > grp_InnerProd_1_fu_1240_ap_start;
    sc_signal< sc_logic > grp_InnerProd_1_fu_1240_ap_done;
    sc_signal< sc_logic > grp_InnerProd_1_fu_1240_ap_idle;
    sc_signal< sc_logic > grp_InnerProd_1_fu_1240_ap_ready;
    sc_signal< sc_logic > grp_InnerProd_1_fu_1240_fft_kernel_modu_M_r_read;
    sc_signal< sc_logic > grp_InnerProd_1_fu_1240_fft_kernel_modu_M_i_read;
    sc_signal< sc_lv<32> > grp_InnerProd_1_fu_1240_fft_kernel_modu2_M_s_din;
    sc_signal< sc_logic > grp_InnerProd_1_fu_1240_fft_kernel_modu2_M_s_write;
    sc_signal< sc_lv<32> > grp_InnerProd_1_fu_1240_fft_kernel_modu2_M_1_din;
    sc_signal< sc_logic > grp_InnerProd_1_fu_1240_fft_kernel_modu2_M_1_write;
    sc_signal< sc_logic > grp_InnerProd381_fu_1252_ap_start;
    sc_signal< sc_logic > grp_InnerProd381_fu_1252_ap_done;
    sc_signal< sc_logic > grp_InnerProd381_fu_1252_ap_idle;
    sc_signal< sc_logic > grp_InnerProd381_fu_1252_ap_ready;
    sc_signal< sc_logic > grp_InnerProd381_fu_1252_gauss_blur_M_real_read;
    sc_signal< sc_logic > grp_InnerProd381_fu_1252_gauss_blur_M_imag_read;
    sc_signal< sc_logic > grp_InnerProd381_fu_1252_G_M_real_read;
    sc_signal< sc_logic > grp_InnerProd381_fu_1252_G_M_imag_read;
    sc_signal< sc_lv<32> > grp_InnerProd381_fu_1252_xk1_M_real_din;
    sc_signal< sc_logic > grp_InnerProd381_fu_1252_xk1_M_real_write;
    sc_signal< sc_lv<32> > grp_InnerProd381_fu_1252_xk1_M_imag_din;
    sc_signal< sc_logic > grp_InnerProd381_fu_1252_xk1_M_imag_write;
    sc_signal< sc_logic > grp_InnerProd382_fu_1268_ap_start;
    sc_signal< sc_logic > grp_InnerProd382_fu_1268_ap_done;
    sc_signal< sc_logic > grp_InnerProd382_fu_1268_ap_idle;
    sc_signal< sc_logic > grp_InnerProd382_fu_1268_ap_ready;
    sc_signal< sc_lv<32> > grp_InnerProd382_fu_1268_gauss_blur_M_real_din;
    sc_signal< sc_logic > grp_InnerProd382_fu_1268_gauss_blur_M_real_write;
    sc_signal< sc_lv<32> > grp_InnerProd382_fu_1268_gauss_blur_M_imag_din;
    sc_signal< sc_logic > grp_InnerProd382_fu_1268_gauss_blur_M_imag_write;
    sc_signal< sc_logic > grp_InnerProd382_fu_1268_xk1_M_real_read;
    sc_signal< sc_logic > grp_InnerProd382_fu_1268_xk1_M_imag_read;
    sc_signal< sc_logic > grp_InnerProd382_fu_1268_fft_kernel_M_real_read;
    sc_signal< sc_logic > grp_InnerProd382_fu_1268_fft_kernel_M_imag_read;
    sc_signal< sc_logic > grp_matrix_plus_SNR_fu_1284_ap_start;
    sc_signal< sc_logic > grp_matrix_plus_SNR_fu_1284_ap_done;
    sc_signal< sc_logic > grp_matrix_plus_SNR_fu_1284_ap_idle;
    sc_signal< sc_logic > grp_matrix_plus_SNR_fu_1284_ap_ready;
    sc_signal< sc_logic > grp_matrix_plus_SNR_fu_1284_fft_kernel_modu2_M_s_read;
    sc_signal< sc_lv<32> > grp_matrix_plus_SNR_fu_1284_G1_M_real_din;
    sc_signal< sc_logic > grp_matrix_plus_SNR_fu_1284_G1_M_real_write;
    sc_signal< sc_logic > grp_matrix_plus_SNR_fu_1284_fft_kernel_modu2_M_1_read;
    sc_signal< sc_lv<32> > grp_matrix_plus_SNR_fu_1284_G1_M_imag_din;
    sc_signal< sc_logic > grp_matrix_plus_SNR_fu_1284_G1_M_imag_write;
    sc_signal< sc_logic > grp_real_1_fu_1296_ap_start;
    sc_signal< sc_logic > grp_real_1_fu_1296_ap_done;
    sc_signal< sc_logic > grp_real_1_fu_1296_ap_idle;
    sc_signal< sc_logic > grp_real_1_fu_1296_ap_ready;
    sc_signal< sc_lv<64> > grp_real_1_fu_1296_complex_float_s_dout;
    sc_signal< sc_logic > grp_real_1_fu_1296_complex_float_s_empty_n;
    sc_signal< sc_logic > grp_real_1_fu_1296_complex_float_s_read;
    sc_signal< sc_lv<64> > grp_real_1_fu_1296_complex_float_s_din;
    sc_signal< sc_logic > grp_real_1_fu_1296_complex_float_s_full_n;
    sc_signal< sc_logic > grp_real_1_fu_1296_complex_float_s_write;
    sc_signal< sc_lv<32> > grp_real_1_fu_1296_p_val;
    sc_signal< sc_logic > grp_real_1_fu_1296_complex_float_s_i_blk_n;
    sc_signal< sc_logic > grp_real_1_fu_1296_complex_float_s_o_blk_n;
    sc_signal< sc_logic > grp_imag_1_fu_1308_ap_start;
    sc_signal< sc_logic > grp_imag_1_fu_1308_ap_done;
    sc_signal< sc_logic > grp_imag_1_fu_1308_ap_idle;
    sc_signal< sc_logic > grp_imag_1_fu_1308_ap_ready;
    sc_signal< sc_lv<64> > grp_imag_1_fu_1308_complex_float_s_dout;
    sc_signal< sc_logic > grp_imag_1_fu_1308_complex_float_s_empty_n;
    sc_signal< sc_logic > grp_imag_1_fu_1308_complex_float_s_read;
    sc_signal< sc_lv<64> > grp_imag_1_fu_1308_complex_float_s_din;
    sc_signal< sc_logic > grp_imag_1_fu_1308_complex_float_s_full_n;
    sc_signal< sc_logic > grp_imag_1_fu_1308_complex_float_s_write;
    sc_signal< sc_lv<32> > grp_imag_1_fu_1308_p_val;
    sc_signal< sc_logic > grp_imag_1_fu_1308_complex_float_s_i_blk_n;
    sc_signal< sc_logic > grp_imag_1_fu_1308_complex_float_s_o_blk_n;
    sc_signal< sc_logic > grp_real379_fu_1320_ap_start;
    sc_signal< sc_logic > grp_real379_fu_1320_ap_done;
    sc_signal< sc_logic > grp_real379_fu_1320_ap_idle;
    sc_signal< sc_logic > grp_real379_fu_1320_ap_ready;
    sc_signal< sc_lv<32> > grp_real379_fu_1320_complex_float_M_real_din;
    sc_signal< sc_logic > grp_real379_fu_1320_complex_float_M_real_full_n;
    sc_signal< sc_logic > grp_real379_fu_1320_complex_float_M_real_write;
    sc_signal< sc_lv<32> > grp_real379_fu_1320_p_val;
    sc_signal< sc_logic > grp_imag380_fu_1332_ap_start;
    sc_signal< sc_logic > grp_imag380_fu_1332_ap_done;
    sc_signal< sc_logic > grp_imag380_fu_1332_ap_idle;
    sc_signal< sc_logic > grp_imag380_fu_1332_ap_ready;
    sc_signal< sc_lv<32> > grp_imag380_fu_1332_complex_float_M_imag_din;
    sc_signal< sc_logic > grp_imag380_fu_1332_complex_float_M_imag_full_n;
    sc_signal< sc_logic > grp_imag380_fu_1332_complex_float_M_imag_write;
    sc_signal< sc_lv<32> > grp_imag380_fu_1332_p_val;
    sc_signal< sc_logic > grp_imag380_fu_1332_complex_float_M_imag_blk_n;
    sc_signal< sc_lv<8> > p_rec1_reg_823;
    sc_signal< sc_lv<1> > tmp_s_fu_1380_p2;
    sc_signal< sc_lv<8> > p_rec2_reg_834;
    sc_signal< sc_lv<8> > tmp_52_reg_846;
    sc_signal< sc_lv<31> > ap_phi_mux_r_phi_fu_861_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<32> > i_op_assign_reg_868;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_lv<32> > i_op_assign_2_reg_879;
    sc_signal< sc_logic > ap_CS_fsm_state19;
    sc_signal< bool > ap_block_state19;
    sc_signal< sc_lv<1> > exitcond7_fu_1492_p2;
    sc_signal< sc_lv<32> > i_op_assign_3_reg_890;
    sc_signal< sc_lv<32> > i_op_assign_4_reg_901;
    sc_signal< sc_logic > ap_CS_fsm_state23;
    sc_signal< sc_lv<1> > exitcond8_fu_1518_p2;
    sc_signal< sc_lv<32> > i_op_assign_5_reg_912;
    sc_signal< sc_logic > ap_CS_fsm_state24;
    sc_signal< sc_logic > ap_CS_fsm_state31;
    sc_signal< sc_lv<9> > c5_reg_923;
    sc_signal< sc_lv<9> > r6_reg_934;
    sc_signal< sc_logic > ap_CS_fsm_state35;
    sc_signal< sc_lv<1> > exitcond1_fu_1573_p2;
    sc_signal< sc_lv<9> > r7_reg_945;
    sc_signal< sc_logic > ap_CS_fsm_state36;
    sc_signal< sc_logic > ap_CS_fsm_state43;
    sc_signal< sc_lv<9> > r8_reg_956;
    sc_signal< sc_logic > ap_CS_fsm_state44;
    sc_signal< sc_lv<9> > c9_reg_967;
    sc_signal< sc_logic > ap_CS_fsm_state48;
    sc_signal< sc_lv<1> > exitcond2_fu_1631_p2;
    sc_signal< sc_lv<32> > i_op_assign_6_reg_978;
    sc_signal< sc_logic > ap_CS_fsm_state49;
    sc_signal< sc_logic > ap_CS_fsm_state52;
    sc_signal< sc_lv<9> > c6_reg_989;
    sc_signal< sc_lv<9> > r9_reg_1000;
    sc_signal< sc_logic > ap_CS_fsm_state56;
    sc_signal< sc_lv<1> > exitcond4_fu_1688_p2;
    sc_signal< sc_lv<32> > i_op_assign_7_reg_1011;
    sc_signal< sc_logic > ap_CS_fsm_state57;
    sc_signal< sc_logic > ap_CS_fsm_state64;
    sc_signal< sc_lv<32> > i_op_assign_8_reg_1022;
    sc_signal< sc_logic > ap_CS_fsm_state77;
    sc_signal< sc_lv<32> > i_op_assign_9_reg_1033;
    sc_signal< sc_logic > ap_CS_fsm_state81;
    sc_signal< sc_lv<1> > exitcond12_fu_1745_p2;
    sc_signal< sc_lv<32> > i_op_assign_10_reg_1044;
    sc_signal< sc_logic > ap_CS_fsm_state82;
    sc_signal< sc_logic > ap_CS_fsm_state85;
    sc_signal< sc_lv<32> > i_op_assign_s_reg_1055;
    sc_signal< sc_lv<32> > i_op_assign_11_reg_1066;
    sc_signal< sc_logic > ap_CS_fsm_state89;
    sc_signal< sc_lv<1> > exitcond13_fu_1800_p2;
    sc_signal< sc_lv<32> > i_op_assign_13_reg_1077;
    sc_signal< sc_logic > ap_CS_fsm_state90;
    sc_signal< sc_logic > ap_CS_fsm_state93;
    sc_signal< sc_lv<32> > i_op_assign_1_reg_1088;
    sc_signal< sc_lv<32> > i_op_assign_14_reg_1099;
    sc_signal< sc_logic > ap_CS_fsm_state97;
    sc_signal< sc_lv<8> > res_data_stream_0_V_din;
    sc_signal< sc_logic > res_data_stream_0_V_full_n;
    sc_signal< sc_logic > res_data_stream_0_V_write;
    sc_signal< sc_lv<62> > ap_phi_mux_indvar_flatten_phi_fu_1114_p4;
    sc_signal< sc_lv<32> > ap_phi_mux_i_op_assign_12_phi_fu_1125_p4;
    sc_signal< sc_lv<30> > ap_phi_mux_c12_phi_fu_1136_p4;
    sc_signal< sc_logic > grp_matrix_modulus_fu_1143_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state66;
    sc_signal< sc_lv<32> > fft_kernel_M_real_dout;
    sc_signal< sc_logic > fft_kernel_M_real_empty_n;
    sc_signal< sc_logic > fft_kernel_M_real_read;
    sc_signal< sc_logic > ap_CS_fsm_state67;
    sc_signal< sc_lv<32> > fft_kernel_M_imag_dout;
    sc_signal< sc_logic > fft_kernel_M_imag_empty_n;
    sc_signal< sc_logic > fft_kernel_M_imag_read;
    sc_signal< sc_logic > fft_kernel_modu_M_r_full_n;
    sc_signal< sc_logic > fft_kernel_modu_M_r_write;
    sc_signal< sc_logic > fft_kernel_modu_M_i_full_n;
    sc_signal< sc_logic > fft_kernel_modu_M_i_write;
    sc_signal< sc_logic > grp_fft_top_fu_1179_ap_start_reg;
    sc_signal< bool > ap_block_state21_ignore_call0;
    sc_signal< bool > ap_block_state33_ignore_call0;
    sc_signal< bool > ap_block_state46_ignore_call0;
    sc_signal< bool > ap_block_state54_ignore_call0;
    sc_signal< bool > ap_block_state79_ignore_call0;
    sc_signal< bool > ap_block_state87_ignore_call0;
    sc_signal< sc_lv<64> > in1_dout;
    sc_signal< sc_logic > in1_empty_n;
    sc_signal< sc_logic > in1_read;
    sc_signal< sc_lv<64> > in2_dout;
    sc_signal< sc_logic > in2_empty_n;
    sc_signal< sc_logic > in2_read;
    sc_signal< sc_lv<64> > in3_dout;
    sc_signal< sc_logic > in3_empty_n;
    sc_signal< sc_logic > in3_read;
    sc_signal< sc_lv<64> > in4_dout;
    sc_signal< sc_logic > in4_empty_n;
    sc_signal< sc_logic > in4_read;
    sc_signal< sc_lv<64> > in5_dout;
    sc_signal< sc_logic > in5_empty_n;
    sc_signal< sc_logic > in5_read;
    sc_signal< sc_lv<64> > in6_dout;
    sc_signal< sc_logic > in6_empty_n;
    sc_signal< sc_logic > in6_read;
    sc_signal< sc_lv<64> > out1_din;
    sc_signal< sc_logic > out1_full_n;
    sc_signal< sc_logic > out1_write;
    sc_signal< sc_lv<64> > out2_din;
    sc_signal< sc_logic > out2_full_n;
    sc_signal< sc_logic > out2_write;
    sc_signal< sc_lv<64> > out3_din;
    sc_signal< sc_logic > out3_full_n;
    sc_signal< sc_logic > out3_write;
    sc_signal< sc_lv<64> > out4_din;
    sc_signal< sc_logic > out4_full_n;
    sc_signal< sc_logic > out4_write;
    sc_signal< sc_lv<64> > out5_din;
    sc_signal< sc_logic > out5_full_n;
    sc_signal< sc_logic > out5_write;
    sc_signal< sc_lv<64> > out6_din;
    sc_signal< sc_logic > out6_full_n;
    sc_signal< sc_logic > out6_write;
    sc_signal< sc_logic > grp_matrix_div_1_fu_1204_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state72;
    sc_signal< sc_lv<32> > fft_kernel_modu2_M_s_dout;
    sc_signal< sc_logic > fft_kernel_modu2_M_s_empty_n;
    sc_signal< sc_logic > fft_kernel_modu2_M_s_read;
    sc_signal< sc_logic > ap_CS_fsm_state73;
    sc_signal< sc_lv<32> > fft_kernel_modu2_M_1_dout;
    sc_signal< sc_logic > fft_kernel_modu2_M_1_empty_n;
    sc_signal< sc_logic > fft_kernel_modu2_M_1_read;
    sc_signal< sc_lv<32> > G1_M_real_dout;
    sc_signal< sc_logic > G1_M_real_empty_n;
    sc_signal< sc_logic > G1_M_real_read;
    sc_signal< sc_lv<32> > G1_M_real_din;
    sc_signal< sc_logic > G1_M_real_full_n;
    sc_signal< sc_logic > G1_M_real_write;
    sc_signal< sc_lv<32> > G1_M_imag_dout;
    sc_signal< sc_logic > G1_M_imag_empty_n;
    sc_signal< sc_logic > G1_M_imag_read;
    sc_signal< sc_lv<32> > G1_M_imag_din;
    sc_signal< sc_logic > G1_M_imag_full_n;
    sc_signal< sc_logic > G1_M_imag_write;
    sc_signal< sc_logic > grp_matrix_div_fu_1216_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state74;
    sc_signal< sc_logic > ap_CS_fsm_state75;
    sc_signal< sc_logic > G_M_real_full_n;
    sc_signal< sc_logic > G_M_real_write;
    sc_signal< sc_logic > G_M_imag_full_n;
    sc_signal< sc_logic > G_M_imag_write;
    sc_signal< sc_logic > grp_KernelMaker_fu_1232_ap_start_reg;
    sc_signal< sc_logic > grp_InnerProd_1_fu_1240_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state68;
    sc_signal< sc_lv<32> > fft_kernel_modu_M_r_dout;
    sc_signal< sc_logic > fft_kernel_modu_M_r_empty_n;
    sc_signal< sc_logic > fft_kernel_modu_M_r_read;
    sc_signal< sc_logic > ap_CS_fsm_state69;
    sc_signal< sc_lv<32> > fft_kernel_modu_M_i_dout;
    sc_signal< sc_logic > fft_kernel_modu_M_i_empty_n;
    sc_signal< sc_logic > fft_kernel_modu_M_i_read;
    sc_signal< sc_lv<32> > fft_kernel_modu2_M_s_din;
    sc_signal< sc_logic > fft_kernel_modu2_M_s_full_n;
    sc_signal< sc_logic > fft_kernel_modu2_M_s_write;
    sc_signal< sc_lv<32> > fft_kernel_modu2_M_1_din;
    sc_signal< sc_logic > fft_kernel_modu2_M_1_full_n;
    sc_signal< sc_logic > fft_kernel_modu2_M_1_write;
    sc_signal< sc_logic > grp_InnerProd381_fu_1252_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state76;
    sc_signal< sc_lv<32> > gauss_blur_M_real_dout;
    sc_signal< sc_logic > gauss_blur_M_real_empty_n;
    sc_signal< sc_logic > gauss_blur_M_real_read;
    sc_signal< sc_lv<32> > gauss_blur_M_imag_dout;
    sc_signal< sc_logic > gauss_blur_M_imag_empty_n;
    sc_signal< sc_logic > gauss_blur_M_imag_read;
    sc_signal< sc_lv<32> > G_M_real_dout;
    sc_signal< sc_logic > G_M_real_empty_n;
    sc_signal< sc_logic > G_M_real_read;
    sc_signal< sc_lv<32> > G_M_imag_dout;
    sc_signal< sc_logic > G_M_imag_empty_n;
    sc_signal< sc_logic > G_M_imag_read;
    sc_signal< sc_lv<32> > xk1_M_real_din;
    sc_signal< sc_logic > xk1_M_real_full_n;
    sc_signal< sc_logic > xk1_M_real_write;
    sc_signal< sc_lv<32> > xk1_M_imag_din;
    sc_signal< sc_logic > xk1_M_imag_full_n;
    sc_signal< sc_logic > xk1_M_imag_write;
    sc_signal< sc_logic > grp_InnerProd382_fu_1268_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state65;
    sc_signal< sc_logic > gauss_blur_M_real_full_n;
    sc_signal< sc_logic > gauss_blur_M_real_write;
    sc_signal< sc_logic > gauss_blur_M_imag_full_n;
    sc_signal< sc_logic > gauss_blur_M_imag_write;
    sc_signal< sc_logic > grp_matrix_plus_SNR_fu_1284_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state70;
    sc_signal< sc_logic > ap_CS_fsm_state71;
    sc_signal< sc_logic > ap_CS_fsm_state22;
    sc_signal< sc_logic > ap_CS_fsm_state34;
    sc_signal< sc_logic > ap_CS_fsm_state47;
    sc_signal< sc_logic > ap_CS_fsm_state55;
    sc_signal< sc_logic > ap_CS_fsm_state80;
    sc_signal< sc_logic > ap_CS_fsm_state88;
    sc_signal< sc_lv<64> > in1_din;
    sc_signal< sc_logic > in1_full_n;
    sc_signal< sc_logic > in1_write;
    sc_signal< sc_lv<64> > in2_din;
    sc_signal< sc_logic > in2_full_n;
    sc_signal< sc_logic > in2_write;
    sc_signal< sc_lv<64> > in3_din;
    sc_signal< sc_logic > in3_full_n;
    sc_signal< sc_logic > in3_write;
    sc_signal< sc_lv<64> > in4_din;
    sc_signal< sc_logic > in4_full_n;
    sc_signal< sc_logic > in4_write;
    sc_signal< sc_lv<64> > in5_din;
    sc_signal< sc_logic > in5_full_n;
    sc_signal< sc_logic > in5_write;
    sc_signal< sc_lv<64> > in6_din;
    sc_signal< sc_logic > in6_full_n;
    sc_signal< sc_logic > in6_write;
    sc_signal< sc_lv<32> > xn1_M_real_din;
    sc_signal< sc_logic > xn1_M_real_full_n;
    sc_signal< sc_logic > xn1_M_real_write;
    sc_signal< sc_lv<32> > middle_M_real_din;
    sc_signal< sc_logic > middle_M_real_full_n;
    sc_signal< sc_logic > middle_M_real_write;
    sc_signal< sc_lv<32> > fft_kernel_M_real_din;
    sc_signal< sc_logic > fft_kernel_M_real_full_n;
    sc_signal< sc_logic > fft_kernel_M_real_write;
    sc_signal< sc_lv<32> > middle2_M_real_din;
    sc_signal< sc_logic > middle2_M_real_full_n;
    sc_signal< sc_logic > middle2_M_real_write;
    sc_signal< sc_lv<32> > xk2_M_real_din;
    sc_signal< sc_logic > xk2_M_real_full_n;
    sc_signal< sc_logic > xk2_M_real_write;
    sc_signal< sc_lv<32> > out3_M_real_load_fu_1670_p1;
    sc_signal< sc_lv<32> > out5_M_real_load_fu_1782_p1;
    sc_signal< sc_lv<32> > out6_M_real_load_fu_1837_p1;
    sc_signal< sc_lv<32> > xn1_M_imag_din;
    sc_signal< sc_logic > xn1_M_imag_full_n;
    sc_signal< sc_logic > xn1_M_imag_write;
    sc_signal< sc_lv<32> > middle_M_imag_din;
    sc_signal< sc_logic > middle_M_imag_full_n;
    sc_signal< sc_logic > middle_M_imag_write;
    sc_signal< sc_lv<32> > fft_kernel_M_imag_din;
    sc_signal< sc_logic > fft_kernel_M_imag_full_n;
    sc_signal< sc_logic > fft_kernel_M_imag_write;
    sc_signal< sc_lv<32> > middle2_M_imag_din;
    sc_signal< sc_logic > middle2_M_imag_full_n;
    sc_signal< sc_logic > middle2_M_imag_write;
    sc_signal< sc_lv<32> > xk2_M_imag_din;
    sc_signal< sc_logic > xk2_M_imag_full_n;
    sc_signal< sc_logic > xk2_M_imag_write;
    sc_signal< sc_lv<32> > out3_M_imag_load_fu_1684_p1;
    sc_signal< sc_lv<32> > out5_M_imag_load_fu_1796_p1;
    sc_signal< sc_lv<32> > out6_M_imag_load_fu_1851_p1;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage2;
    sc_signal< bool > ap_block_state7_pp0_stage2_iter0;
    sc_signal< bool > ap_block_pp0_stage2_11001;
    sc_signal< bool > ap_block_pp0_stage3_11001;
    sc_signal< sc_lv<8> > tmp_61_fu_1457_p1;
    sc_signal< bool > ap_block_pp0_stage1_01001;
    sc_signal< bool > ap_block_pp0_stage2_01001;
    sc_signal< bool > ap_block_pp0_stage3_01001;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< bool > ap_block_pp1_stage0_01001;
    sc_signal< sc_lv<32> > grp_fu_1345_p0;
    sc_signal< sc_lv<32> > grp_fu_1345_p1;
    sc_signal< sc_lv<32> > grp_fu_1351_p0;
    sc_signal< sc_lv<30> > packets_fu_1433_p0;
    sc_signal< sc_lv<32> > packets_fu_1433_p1;
    sc_signal< sc_lv<32> > r_cast_fu_1438_p1;
    sc_signal< sc_lv<32> > exitcond7_fu_1492_p1;
    sc_signal< sc_lv<32> > exitcond8_fu_1518_p1;
    sc_signal< sc_lv<32> > exitcond17_fu_1712_p1;
    sc_signal< sc_lv<32> > exitcond12_fu_1745_p1;
    sc_signal< sc_lv<32> > exitcond18_fu_1811_p1;
    sc_signal< sc_lv<32> > exitcond21_fu_1822_p1;
    sc_signal< sc_lv<32> > exitcond15_fu_1855_p1;
    sc_signal< sc_lv<32> > lhs_V_cast_fu_1871_p0;
    sc_signal< sc_lv<33> > lhs_V_cast_fu_1871_p1;
    sc_signal< sc_lv<32> > cast_fu_1880_p0;
    sc_signal< sc_lv<32> > bound_fu_1886_p0;
    sc_signal< sc_lv<30> > bound_fu_1886_p1;
    sc_signal< sc_lv<32> > p_Val2_101_fu_1903_p1;
    sc_signal< sc_lv<8> > tmp_V_fu_1915_p4;
    sc_signal< sc_lv<9> > tmp_i_i_i_i_cast4_fu_1929_p1;
    sc_signal< sc_lv<9> > sh_assign_fu_1933_p2;
    sc_signal< sc_lv<8> > tmp_i_i_i_fu_1947_p2;
    sc_signal< sc_lv<9> > tmp_i_i_i_cast_fu_1953_p1;
    sc_signal< sc_lv<25> > mantissa_V_fu_1965_p4;
    sc_signal< sc_lv<32> > sh_assign_16_cast_fu_1978_p1;
    sc_signal< sc_lv<25> > sh_assign_16_cast_ca_fu_1981_p1;
    sc_signal< sc_lv<79> > mantissa_V_7_cast5_fu_1974_p1;
    sc_signal< sc_lv<79> > tmp_i_i_i_438_fu_1984_p1;
    sc_signal< sc_lv<25> > r_V_fu_1988_p2;
    sc_signal< sc_lv<1> > tmp_104_fu_2000_p3;
    sc_signal< sc_lv<79> > r_V_42_fu_1994_p2;
    sc_signal< sc_lv<32> > tmp_93_fu_2008_p1;
    sc_signal< sc_lv<32> > tmp_94_fu_2012_p4;
    sc_signal< sc_lv<32> > p_Val2_107_fu_2022_p3;
    sc_signal< sc_lv<32> > result_V_4_fu_2029_p2;
    sc_signal< sc_lv<1> > abscond_fu_2175_p2;
    sc_signal< sc_lv<8> > tmp_76_fu_2180_p2;
    sc_signal< sc_lv<33> > tmp_127_cast_fu_2229_p1;
    sc_signal< sc_lv<1> > tmp_90_fu_2255_p2;
    sc_signal< sc_lv<32> > r_1_fu_2249_p2;
    sc_signal< sc_lv<33> > tmp_127_cast_mid1_fu_2268_p1;
    sc_signal< sc_lv<1> > tmp_72_fu_2233_p2;
    sc_signal< sc_lv<1> > tmp_74_mid1_fu_2272_p2;
    sc_signal< sc_lv<30> > tmp_92_fu_2293_p1;
    sc_signal< sc_lv<2> > tmp_88_fu_2307_p4;
    sc_signal< sc_lv<30> > tmp_86_fu_2301_p2;
    sc_signal< sc_lv<32> > tmp_89_fu_2317_p3;
    sc_signal< sc_lv<31> > c14_cast_mid2_cast_fu_2297_p1;
    sc_signal< sc_lv<1> > tmp_74_mid2_fu_2277_p3;
    sc_signal< sc_lv<1> > tmp_91_fu_2331_p2;
    sc_signal< bool > ap_block_pp1_stage3;
    sc_signal< sc_logic > grp_fu_1345_ce;
    sc_signal< sc_logic > ap_CS_fsm_state28;
    sc_signal< sc_logic > ap_CS_fsm_state40;
    sc_signal< sc_logic > ap_CS_fsm_state61;
    sc_signal< sc_logic > ap_CS_fsm_state104;
    sc_signal< bool > ap_block_state104;
    sc_signal< sc_lv<101> > ap_NS_fsm;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< bool > ap_block_pp0_stage2_subdone;
    sc_signal< bool > ap_block_pp1_stage2_subdone;
    sc_signal< sc_logic > G1_M_imag_fifo_U_ap_dummy_ce;
    sc_signal< sc_logic > G1_M_real_fifo_U_ap_dummy_ce;
    sc_signal< sc_logic > fft_kernel_M_imag_fifo_U_ap_dummy_ce;
    sc_signal< sc_logic > fft_kernel_M_real_fifo_U_ap_dummy_ce;
    sc_signal< sc_logic > fft_kernel_modu2_M_1_fifo_U_ap_dummy_ce;
    sc_signal< sc_logic > fft_kernel_modu2_M_s_fifo_U_ap_dummy_ce;
    sc_signal< sc_logic > in1_fifo_U_ap_dummy_ce;
    sc_signal< sc_logic > in2_fifo_U_ap_dummy_ce;
    sc_signal< sc_logic > in3_fifo_U_ap_dummy_ce;
    sc_signal< sc_logic > in4_fifo_U_ap_dummy_ce;
    sc_signal< sc_logic > in5_fifo_U_ap_dummy_ce;
    sc_signal< sc_logic > in6_fifo_U_ap_dummy_ce;
    sc_signal< sc_logic > kernel_M_imag_fifo_U_ap_dummy_ce;
    sc_signal< sc_logic > kernel_M_real_fifo_U_ap_dummy_ce;
    sc_signal< sc_logic > middle_M_imag_fifo_U_ap_dummy_ce;
    sc_signal< sc_logic > middle_M_real_fifo_U_ap_dummy_ce;
    sc_signal< sc_logic > middle2_M_imag_fifo_U_ap_dummy_ce;
    sc_signal< sc_logic > middle2_M_real_fifo_U_ap_dummy_ce;
    sc_signal< sc_logic > out1_fifo_U_ap_dummy_ce;
    sc_signal< sc_logic > out2_fifo_U_ap_dummy_ce;
    sc_signal< sc_logic > out3_fifo_U_ap_dummy_ce;
    sc_signal< sc_logic > out4_fifo_U_ap_dummy_ce;
    sc_signal< sc_logic > out5_fifo_U_ap_dummy_ce;
    sc_signal< sc_logic > out6_fifo_U_ap_dummy_ce;
    sc_signal< sc_logic > xk1_M_imag_fifo_U_ap_dummy_ce;
    sc_signal< sc_logic > xk1_M_real_fifo_U_ap_dummy_ce;
    sc_signal< sc_logic > xk2_M_imag_fifo_U_ap_dummy_ce;
    sc_signal< sc_logic > xk2_M_real_fifo_U_ap_dummy_ce;
    sc_signal< sc_logic > xn1_M_imag_fifo_U_ap_dummy_ce;
    sc_signal< sc_logic > xn1_M_real_fifo_U_ap_dummy_ce;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_logic > ap_idle_pp1;
    sc_signal< sc_logic > ap_enable_pp1;
    sc_signal< sc_lv<62> > bound_fu_1886_p00;
    sc_signal< sc_lv<62> > bound_fu_1886_p10;
    sc_signal< sc_lv<32> > packets_fu_1433_p00;
    sc_signal< bool > ap_condition_2468;
    sc_signal< bool > ap_condition_2473;
    sc_signal< bool > ap_condition_2478;
    sc_signal< bool > ap_condition_2483;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<101> ap_ST_fsm_state1;
    static const sc_lv<101> ap_ST_fsm_state2;
    static const sc_lv<101> ap_ST_fsm_state3;
    static const sc_lv<101> ap_ST_fsm_state4;
    static const sc_lv<101> ap_ST_fsm_pp0_stage0;
    static const sc_lv<101> ap_ST_fsm_pp0_stage1;
    static const sc_lv<101> ap_ST_fsm_pp0_stage2;
    static const sc_lv<101> ap_ST_fsm_pp0_stage3;
    static const sc_lv<101> ap_ST_fsm_state10;
    static const sc_lv<101> ap_ST_fsm_state11;
    static const sc_lv<101> ap_ST_fsm_state12;
    static const sc_lv<101> ap_ST_fsm_state13;
    static const sc_lv<101> ap_ST_fsm_state14;
    static const sc_lv<101> ap_ST_fsm_state15;
    static const sc_lv<101> ap_ST_fsm_state16;
    static const sc_lv<101> ap_ST_fsm_state17;
    static const sc_lv<101> ap_ST_fsm_state18;
    static const sc_lv<101> ap_ST_fsm_state19;
    static const sc_lv<101> ap_ST_fsm_state20;
    static const sc_lv<101> ap_ST_fsm_state21;
    static const sc_lv<101> ap_ST_fsm_state22;
    static const sc_lv<101> ap_ST_fsm_state23;
    static const sc_lv<101> ap_ST_fsm_state24;
    static const sc_lv<101> ap_ST_fsm_state25;
    static const sc_lv<101> ap_ST_fsm_state26;
    static const sc_lv<101> ap_ST_fsm_state27;
    static const sc_lv<101> ap_ST_fsm_state28;
    static const sc_lv<101> ap_ST_fsm_state29;
    static const sc_lv<101> ap_ST_fsm_state30;
    static const sc_lv<101> ap_ST_fsm_state31;
    static const sc_lv<101> ap_ST_fsm_state32;
    static const sc_lv<101> ap_ST_fsm_state33;
    static const sc_lv<101> ap_ST_fsm_state34;
    static const sc_lv<101> ap_ST_fsm_state35;
    static const sc_lv<101> ap_ST_fsm_state36;
    static const sc_lv<101> ap_ST_fsm_state37;
    static const sc_lv<101> ap_ST_fsm_state38;
    static const sc_lv<101> ap_ST_fsm_state39;
    static const sc_lv<101> ap_ST_fsm_state40;
    static const sc_lv<101> ap_ST_fsm_state41;
    static const sc_lv<101> ap_ST_fsm_state42;
    static const sc_lv<101> ap_ST_fsm_state43;
    static const sc_lv<101> ap_ST_fsm_state44;
    static const sc_lv<101> ap_ST_fsm_state45;
    static const sc_lv<101> ap_ST_fsm_state46;
    static const sc_lv<101> ap_ST_fsm_state47;
    static const sc_lv<101> ap_ST_fsm_state48;
    static const sc_lv<101> ap_ST_fsm_state49;
    static const sc_lv<101> ap_ST_fsm_state50;
    static const sc_lv<101> ap_ST_fsm_state51;
    static const sc_lv<101> ap_ST_fsm_state52;
    static const sc_lv<101> ap_ST_fsm_state53;
    static const sc_lv<101> ap_ST_fsm_state54;
    static const sc_lv<101> ap_ST_fsm_state55;
    static const sc_lv<101> ap_ST_fsm_state56;
    static const sc_lv<101> ap_ST_fsm_state57;
    static const sc_lv<101> ap_ST_fsm_state58;
    static const sc_lv<101> ap_ST_fsm_state59;
    static const sc_lv<101> ap_ST_fsm_state60;
    static const sc_lv<101> ap_ST_fsm_state61;
    static const sc_lv<101> ap_ST_fsm_state62;
    static const sc_lv<101> ap_ST_fsm_state63;
    static const sc_lv<101> ap_ST_fsm_state64;
    static const sc_lv<101> ap_ST_fsm_state65;
    static const sc_lv<101> ap_ST_fsm_state66;
    static const sc_lv<101> ap_ST_fsm_state67;
    static const sc_lv<101> ap_ST_fsm_state68;
    static const sc_lv<101> ap_ST_fsm_state69;
    static const sc_lv<101> ap_ST_fsm_state70;
    static const sc_lv<101> ap_ST_fsm_state71;
    static const sc_lv<101> ap_ST_fsm_state72;
    static const sc_lv<101> ap_ST_fsm_state73;
    static const sc_lv<101> ap_ST_fsm_state74;
    static const sc_lv<101> ap_ST_fsm_state75;
    static const sc_lv<101> ap_ST_fsm_state76;
    static const sc_lv<101> ap_ST_fsm_state77;
    static const sc_lv<101> ap_ST_fsm_state78;
    static const sc_lv<101> ap_ST_fsm_state79;
    static const sc_lv<101> ap_ST_fsm_state80;
    static const sc_lv<101> ap_ST_fsm_state81;
    static const sc_lv<101> ap_ST_fsm_state82;
    static const sc_lv<101> ap_ST_fsm_state83;
    static const sc_lv<101> ap_ST_fsm_state84;
    static const sc_lv<101> ap_ST_fsm_state85;
    static const sc_lv<101> ap_ST_fsm_state86;
    static const sc_lv<101> ap_ST_fsm_state87;
    static const sc_lv<101> ap_ST_fsm_state88;
    static const sc_lv<101> ap_ST_fsm_state89;
    static const sc_lv<101> ap_ST_fsm_state90;
    static const sc_lv<101> ap_ST_fsm_state91;
    static const sc_lv<101> ap_ST_fsm_state92;
    static const sc_lv<101> ap_ST_fsm_state93;
    static const sc_lv<101> ap_ST_fsm_state94;
    static const sc_lv<101> ap_ST_fsm_state95;
    static const sc_lv<101> ap_ST_fsm_state96;
    static const sc_lv<101> ap_ST_fsm_state97;
    static const sc_lv<101> ap_ST_fsm_pp1_stage0;
    static const sc_lv<101> ap_ST_fsm_pp1_stage1;
    static const sc_lv<101> ap_ST_fsm_pp1_stage2;
    static const sc_lv<101> ap_ST_fsm_pp1_stage3;
    static const sc_lv<101> ap_ST_fsm_state104;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<32> ap_const_lv32_5;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_60;
    static const sc_lv<32> ap_const_lv32_61;
    static const int C_S_AXI_DATA_WIDTH;
    static const sc_lv<32> ap_const_lv32_1B;
    static const sc_lv<32> ap_const_lv32_1C;
    static const sc_lv<32> ap_const_lv32_27;
    static const sc_lv<32> ap_const_lv32_28;
    static const sc_lv<32> ap_const_lv32_3C;
    static const sc_lv<32> ap_const_lv32_3D;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<32> ap_const_lv32_34;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<32> ap_const_lv32_19;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<32> ap_const_lv32_23;
    static const sc_lv<32> ap_const_lv32_24;
    static const sc_lv<32> ap_const_lv32_25;
    static const sc_lv<32> ap_const_lv32_2B;
    static const sc_lv<32> ap_const_lv32_2C;
    static const sc_lv<32> ap_const_lv32_30;
    static const sc_lv<32> ap_const_lv32_31;
    static const sc_lv<32> ap_const_lv32_33;
    static const sc_lv<32> ap_const_lv32_38;
    static const sc_lv<32> ap_const_lv32_39;
    static const sc_lv<32> ap_const_lv32_3A;
    static const sc_lv<32> ap_const_lv32_4C;
    static const sc_lv<32> ap_const_lv32_4D;
    static const sc_lv<32> ap_const_lv32_51;
    static const sc_lv<32> ap_const_lv32_52;
    static const sc_lv<32> ap_const_lv32_54;
    static const sc_lv<32> ap_const_lv32_55;
    static const sc_lv<32> ap_const_lv32_59;
    static const sc_lv<32> ap_const_lv32_5A;
    static const sc_lv<32> ap_const_lv32_5C;
    static const sc_lv<32> ap_const_lv32_5D;
    static const sc_lv<32> ap_const_lv32_5E;
    static const sc_lv<32> ap_const_lv32_62;
    static const sc_lv<32> ap_const_lv32_63;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<31> ap_const_lv31_0;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<32> ap_const_lv32_15;
    static const sc_lv<32> ap_const_lv32_16;
    static const sc_lv<32> ap_const_lv32_1D;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<32> ap_const_lv32_21;
    static const sc_lv<32> ap_const_lv32_22;
    static const sc_lv<32> ap_const_lv32_29;
    static const sc_lv<32> ap_const_lv32_2A;
    static const sc_lv<32> ap_const_lv32_2E;
    static const sc_lv<32> ap_const_lv32_2F;
    static const sc_lv<32> ap_const_lv32_32;
    static const sc_lv<32> ap_const_lv32_36;
    static const sc_lv<32> ap_const_lv32_37;
    static const sc_lv<32> ap_const_lv32_3E;
    static const sc_lv<32> ap_const_lv32_4B;
    static const sc_lv<32> ap_const_lv32_4F;
    static const sc_lv<32> ap_const_lv32_50;
    static const sc_lv<32> ap_const_lv32_53;
    static const sc_lv<32> ap_const_lv32_57;
    static const sc_lv<32> ap_const_lv32_58;
    static const sc_lv<32> ap_const_lv32_5B;
    static const sc_lv<32> ap_const_lv32_5F;
    static const sc_lv<62> ap_const_lv62_0;
    static const sc_lv<30> ap_const_lv30_0;
    static const sc_lv<32> ap_const_lv32_40;
    static const sc_lv<32> ap_const_lv32_41;
    static const sc_lv<32> ap_const_lv32_46;
    static const sc_lv<32> ap_const_lv32_47;
    static const sc_lv<32> ap_const_lv32_48;
    static const sc_lv<32> ap_const_lv32_49;
    static const sc_lv<32> ap_const_lv32_42;
    static const sc_lv<32> ap_const_lv32_43;
    static const sc_lv<32> ap_const_lv32_4A;
    static const sc_lv<32> ap_const_lv32_3F;
    static const sc_lv<32> ap_const_lv32_44;
    static const sc_lv<32> ap_const_lv32_45;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<32> ap_const_lv32_20;
    static const sc_lv<32> ap_const_lv32_2D;
    static const sc_lv<32> ap_const_lv32_35;
    static const sc_lv<32> ap_const_lv32_4E;
    static const sc_lv<32> ap_const_lv32_56;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_3B800000;
    static const sc_lv<32> ap_const_lv32_3F000000;
    static const sc_lv<8> ap_const_lv8_1;
    static const sc_lv<8> ap_const_lv8_FE;
    static const sc_lv<8> ap_const_lv8_FF;
    static const sc_lv<31> ap_const_lv31_1;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<9> ap_const_lv9_100;
    static const sc_lv<9> ap_const_lv9_1;
    static const sc_lv<31> ap_const_lv31_7FFFFFFF;
    static const sc_lv<33> ap_const_lv33_1FFFFFFFF;
    static const sc_lv<9> ap_const_lv9_181;
    static const sc_lv<8> ap_const_lv8_7F;
    static const sc_lv<62> ap_const_lv62_1;
    static const sc_lv<30> ap_const_lv30_1;
    static const sc_lv<32> ap_const_lv32_1A;
    static const sc_lv<32> ap_const_lv32_26;
    static const sc_lv<32> ap_const_lv32_3B;
    static const sc_lv<32> ap_const_lv32_64;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_G1_M_imag_din();
    void thread_G1_M_imag_fifo_U_ap_dummy_ce();
    void thread_G1_M_imag_read();
    void thread_G1_M_imag_write();
    void thread_G1_M_real_din();
    void thread_G1_M_real_fifo_U_ap_dummy_ce();
    void thread_G1_M_real_read();
    void thread_G1_M_real_write();
    void thread_G_M_imag_read();
    void thread_G_M_imag_write();
    void thread_G_M_real_read();
    void thread_G_M_real_write();
    void thread_INPUT_data_V_0_ack_in();
    void thread_INPUT_data_V_0_ack_out();
    void thread_INPUT_data_V_0_data_out();
    void thread_INPUT_data_V_0_load_A();
    void thread_INPUT_data_V_0_load_B();
    void thread_INPUT_data_V_0_sel();
    void thread_INPUT_data_V_0_state_cmp_full();
    void thread_INPUT_data_V_0_vld_in();
    void thread_INPUT_data_V_0_vld_out();
    void thread_INPUT_last_V_0_ack_out();
    void thread_INPUT_last_V_0_vld_in();
    void thread_OUTPUT_data_V_1_ack_in();
    void thread_OUTPUT_data_V_1_ack_out();
    void thread_OUTPUT_data_V_1_data_out();
    void thread_OUTPUT_data_V_1_load_A();
    void thread_OUTPUT_data_V_1_load_B();
    void thread_OUTPUT_data_V_1_sel();
    void thread_OUTPUT_data_V_1_state_cmp_full();
    void thread_OUTPUT_data_V_1_vld_in();
    void thread_OUTPUT_data_V_1_vld_out();
    void thread_OUTPUT_last_V_1_ack_in();
    void thread_OUTPUT_last_V_1_ack_out();
    void thread_OUTPUT_last_V_1_data_out();
    void thread_OUTPUT_last_V_1_load_A();
    void thread_OUTPUT_last_V_1_load_B();
    void thread_OUTPUT_last_V_1_sel();
    void thread_OUTPUT_last_V_1_state_cmp_full();
    void thread_OUTPUT_last_V_1_vld_in();
    void thread_OUTPUT_last_V_1_vld_out();
    void thread_OUTPUT_user_V_1_ack_in();
    void thread_OUTPUT_user_V_1_ack_out();
    void thread_OUTPUT_user_V_1_data_out();
    void thread_OUTPUT_user_V_1_load_A();
    void thread_OUTPUT_user_V_1_load_B();
    void thread_OUTPUT_user_V_1_sel();
    void thread_OUTPUT_user_V_1_state_cmp_full();
    void thread_OUTPUT_user_V_1_vld_in();
    void thread_OUTPUT_user_V_1_vld_out();
    void thread_abscond_fu_2175_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_pp0_stage3();
    void thread_ap_CS_fsm_pp1_stage0();
    void thread_ap_CS_fsm_pp1_stage1();
    void thread_ap_CS_fsm_pp1_stage2();
    void thread_ap_CS_fsm_pp1_stage3();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state104();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state13();
    void thread_ap_CS_fsm_state18();
    void thread_ap_CS_fsm_state19();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state20();
    void thread_ap_CS_fsm_state21();
    void thread_ap_CS_fsm_state22();
    void thread_ap_CS_fsm_state23();
    void thread_ap_CS_fsm_state24();
    void thread_ap_CS_fsm_state25();
    void thread_ap_CS_fsm_state26();
    void thread_ap_CS_fsm_state27();
    void thread_ap_CS_fsm_state28();
    void thread_ap_CS_fsm_state29();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state30();
    void thread_ap_CS_fsm_state31();
    void thread_ap_CS_fsm_state32();
    void thread_ap_CS_fsm_state33();
    void thread_ap_CS_fsm_state34();
    void thread_ap_CS_fsm_state35();
    void thread_ap_CS_fsm_state36();
    void thread_ap_CS_fsm_state37();
    void thread_ap_CS_fsm_state38();
    void thread_ap_CS_fsm_state39();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state40();
    void thread_ap_CS_fsm_state41();
    void thread_ap_CS_fsm_state42();
    void thread_ap_CS_fsm_state43();
    void thread_ap_CS_fsm_state44();
    void thread_ap_CS_fsm_state45();
    void thread_ap_CS_fsm_state46();
    void thread_ap_CS_fsm_state47();
    void thread_ap_CS_fsm_state48();
    void thread_ap_CS_fsm_state49();
    void thread_ap_CS_fsm_state50();
    void thread_ap_CS_fsm_state51();
    void thread_ap_CS_fsm_state52();
    void thread_ap_CS_fsm_state53();
    void thread_ap_CS_fsm_state54();
    void thread_ap_CS_fsm_state55();
    void thread_ap_CS_fsm_state56();
    void thread_ap_CS_fsm_state57();
    void thread_ap_CS_fsm_state58();
    void thread_ap_CS_fsm_state59();
    void thread_ap_CS_fsm_state60();
    void thread_ap_CS_fsm_state61();
    void thread_ap_CS_fsm_state62();
    void thread_ap_CS_fsm_state63();
    void thread_ap_CS_fsm_state64();
    void thread_ap_CS_fsm_state65();
    void thread_ap_CS_fsm_state66();
    void thread_ap_CS_fsm_state67();
    void thread_ap_CS_fsm_state68();
    void thread_ap_CS_fsm_state69();
    void thread_ap_CS_fsm_state70();
    void thread_ap_CS_fsm_state71();
    void thread_ap_CS_fsm_state72();
    void thread_ap_CS_fsm_state73();
    void thread_ap_CS_fsm_state74();
    void thread_ap_CS_fsm_state75();
    void thread_ap_CS_fsm_state76();
    void thread_ap_CS_fsm_state77();
    void thread_ap_CS_fsm_state78();
    void thread_ap_CS_fsm_state79();
    void thread_ap_CS_fsm_state80();
    void thread_ap_CS_fsm_state81();
    void thread_ap_CS_fsm_state82();
    void thread_ap_CS_fsm_state83();
    void thread_ap_CS_fsm_state84();
    void thread_ap_CS_fsm_state85();
    void thread_ap_CS_fsm_state86();
    void thread_ap_CS_fsm_state87();
    void thread_ap_CS_fsm_state88();
    void thread_ap_CS_fsm_state89();
    void thread_ap_CS_fsm_state90();
    void thread_ap_CS_fsm_state91();
    void thread_ap_CS_fsm_state92();
    void thread_ap_CS_fsm_state93();
    void thread_ap_CS_fsm_state94();
    void thread_ap_CS_fsm_state95();
    void thread_ap_CS_fsm_state96();
    void thread_ap_CS_fsm_state97();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_01001();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_pp0_stage2_01001();
    void thread_ap_block_pp0_stage2_11001();
    void thread_ap_block_pp0_stage2_subdone();
    void thread_ap_block_pp0_stage3_01001();
    void thread_ap_block_pp0_stage3_11001();
    void thread_ap_block_pp0_stage3_subdone();
    void thread_ap_block_pp1_stage0();
    void thread_ap_block_pp1_stage0_01001();
    void thread_ap_block_pp1_stage0_11001();
    void thread_ap_block_pp1_stage0_subdone();
    void thread_ap_block_pp1_stage1();
    void thread_ap_block_pp1_stage1_11001();
    void thread_ap_block_pp1_stage1_subdone();
    void thread_ap_block_pp1_stage2_11001();
    void thread_ap_block_pp1_stage2_subdone();
    void thread_ap_block_pp1_stage3();
    void thread_ap_block_pp1_stage3_11001();
    void thread_ap_block_pp1_stage3_subdone();
    void thread_ap_block_state1();
    void thread_ap_block_state100_pp1_stage2_iter0();
    void thread_ap_block_state101_pp1_stage3_iter0();
    void thread_ap_block_state102_io();
    void thread_ap_block_state102_pp1_stage0_iter1();
    void thread_ap_block_state103_io();
    void thread_ap_block_state103_pp1_stage1_iter1();
    void thread_ap_block_state104();
    void thread_ap_block_state12();
    void thread_ap_block_state19();
    void thread_ap_block_state2();
    void thread_ap_block_state21();
    void thread_ap_block_state21_ignore_call0();
    void thread_ap_block_state25();
    void thread_ap_block_state33();
    void thread_ap_block_state33_ignore_call0();
    void thread_ap_block_state37();
    void thread_ap_block_state4();
    void thread_ap_block_state46();
    void thread_ap_block_state46_ignore_call0();
    void thread_ap_block_state50();
    void thread_ap_block_state51();
    void thread_ap_block_state54();
    void thread_ap_block_state54_ignore_call0();
    void thread_ap_block_state58();
    void thread_ap_block_state5_pp0_stage0_iter0();
    void thread_ap_block_state6_pp0_stage1_iter0();
    void thread_ap_block_state79();
    void thread_ap_block_state79_ignore_call0();
    void thread_ap_block_state7_pp0_stage2_iter0();
    void thread_ap_block_state83();
    void thread_ap_block_state84();
    void thread_ap_block_state87();
    void thread_ap_block_state87_ignore_call0();
    void thread_ap_block_state8_pp0_stage3_iter0();
    void thread_ap_block_state91();
    void thread_ap_block_state92();
    void thread_ap_block_state95();
    void thread_ap_block_state98_pp1_stage0_iter0();
    void thread_ap_block_state99_pp1_stage1_iter0();
    void thread_ap_block_state9_pp0_stage0_iter1();
    void thread_ap_condition_2468();
    void thread_ap_condition_2473();
    void thread_ap_condition_2478();
    void thread_ap_condition_2483();
    void thread_ap_condition_pp0_exit_iter0_state5();
    void thread_ap_condition_pp1_exit_iter0_state98();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_pp1();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp1();
    void thread_ap_phi_mux_c12_phi_fu_1136_p4();
    void thread_ap_phi_mux_i_op_assign_12_phi_fu_1125_p4();
    void thread_ap_phi_mux_indvar_flatten_phi_fu_1114_p4();
    void thread_ap_phi_mux_r_phi_fu_861_p4();
    void thread_ap_ready();
    void thread_ap_rst_n_AXI_LITE_clk_inv();
    void thread_ap_rst_n_inv();
    void thread_bound_fu_1886_p0();
    void thread_bound_fu_1886_p00();
    void thread_bound_fu_1886_p1();
    void thread_bound_fu_1886_p10();
    void thread_bound_fu_1886_p2();
    void thread_c14_cast_mid2_cast_fu_2297_p1();
    void thread_c14_mid2_fu_2260_p3();
    void thread_c_12_fu_1805_p2();
    void thread_c_13_fu_1761_p2();
    void thread_c_16_fu_1772_p2();
    void thread_c_17_fu_1897_p2();
    void thread_c_1_fu_2342_p2();
    void thread_c_4_fu_1534_p2();
    void thread_c_5_fu_1545_p2();
    void thread_c_6_fu_1649_p2();
    void thread_c_7_fu_1579_p2();
    void thread_c_8_fu_1660_p2();
    void thread_c_9_fu_1694_p2();
    void thread_c_fu_1508_p2();
    void thread_cast_fu_1880_p0();
    void thread_col_packets_cast_fu_1429_p1();
    void thread_col_packets_fu_1416_p4();
    void thread_exitcond10_fu_1529_p2();
    void thread_exitcond11_fu_1540_p2();
    void thread_exitcond12_fu_1745_p1();
    void thread_exitcond12_fu_1745_p2();
    void thread_exitcond13_fu_1800_p2();
    void thread_exitcond14_fu_1655_p2();
    void thread_exitcond15_fu_1855_p1();
    void thread_exitcond15_fu_1855_p2();
    void thread_exitcond16_fu_1756_p2();
    void thread_exitcond17_fu_1712_p1();
    void thread_exitcond17_fu_1712_p2();
    void thread_exitcond18_fu_1811_p1();
    void thread_exitcond18_fu_1811_p2();
    void thread_exitcond19_fu_1767_p2();
    void thread_exitcond1_fu_1573_p2();
    void thread_exitcond20_fu_1892_p2();
    void thread_exitcond21_fu_1822_p1();
    void thread_exitcond21_fu_1822_p2();
    void thread_exitcond2_fu_1631_p2();
    void thread_exitcond3_fu_1585_p2();
    void thread_exitcond4_fu_1688_p2();
    void thread_exitcond5_fu_1643_p2();
    void thread_exitcond6_fu_1597_p2();
    void thread_exitcond7_fu_1492_p1();
    void thread_exitcond7_fu_1492_p2();
    void thread_exitcond8_fu_1518_p1();
    void thread_exitcond8_fu_1518_p2();
    void thread_exitcond9_fu_1503_p2();
    void thread_exitcond_flatten_fu_2238_p2();
    void thread_exitcond_fu_1700_p2();
    void thread_fft_kernel_M_imag_din();
    void thread_fft_kernel_M_imag_fifo_U_ap_dummy_ce();
    void thread_fft_kernel_M_imag_read();
    void thread_fft_kernel_M_imag_write();
    void thread_fft_kernel_M_real_din();
    void thread_fft_kernel_M_real_fifo_U_ap_dummy_ce();
    void thread_fft_kernel_M_real_read();
    void thread_fft_kernel_M_real_write();
    void thread_fft_kernel_modu2_M_1_din();
    void thread_fft_kernel_modu2_M_1_fifo_U_ap_dummy_ce();
    void thread_fft_kernel_modu2_M_1_read();
    void thread_fft_kernel_modu2_M_1_write();
    void thread_fft_kernel_modu2_M_s_din();
    void thread_fft_kernel_modu2_M_s_fifo_U_ap_dummy_ce();
    void thread_fft_kernel_modu2_M_s_read();
    void thread_fft_kernel_modu2_M_s_write();
    void thread_fft_kernel_modu_M_i_read();
    void thread_fft_kernel_modu_M_i_write();
    void thread_fft_kernel_modu_M_r_read();
    void thread_fft_kernel_modu_M_r_write();
    void thread_gauss_blur_M_imag_read();
    void thread_gauss_blur_M_imag_write();
    void thread_gauss_blur_M_real_read();
    void thread_gauss_blur_M_real_write();
    void thread_grp_InnerProd381_fu_1252_ap_start();
    void thread_grp_InnerProd382_fu_1268_ap_start();
    void thread_grp_InnerProd_1_fu_1240_ap_start();
    void thread_grp_KernelMaker_fu_1232_ap_start();
    void thread_grp_fft_top_fu_1179_ap_start();
    void thread_grp_fft_top_fu_1179_direction();
    void thread_grp_fft_top_fu_1179_in_r_dout();
    void thread_grp_fft_top_fu_1179_in_r_empty_n();
    void thread_grp_fft_top_fu_1179_out_r_full_n();
    void thread_grp_fu_1345_ce();
    void thread_grp_fu_1345_p0();
    void thread_grp_fu_1345_p1();
    void thread_grp_fu_1351_p0();
    void thread_grp_imag380_fu_1332_ap_start();
    void thread_grp_imag380_fu_1332_complex_float_M_imag_full_n();
    void thread_grp_imag380_fu_1332_p_val();
    void thread_grp_imag_1_fu_1308_ap_start();
    void thread_grp_imag_1_fu_1308_complex_float_s_dout();
    void thread_grp_imag_1_fu_1308_complex_float_s_empty_n();
    void thread_grp_imag_1_fu_1308_complex_float_s_full_n();
    void thread_grp_imag_1_fu_1308_p_val();
    void thread_grp_matrix_div_1_fu_1204_ap_start();
    void thread_grp_matrix_div_fu_1216_ap_start();
    void thread_grp_matrix_modulus_fu_1143_ap_start();
    void thread_grp_matrix_plus_SNR_fu_1284_ap_start();
    void thread_grp_real379_fu_1320_ap_start();
    void thread_grp_real379_fu_1320_complex_float_M_real_full_n();
    void thread_grp_real379_fu_1320_p_val();
    void thread_grp_real_1_fu_1296_ap_start();
    void thread_grp_real_1_fu_1296_complex_float_s_dout();
    void thread_grp_real_1_fu_1296_complex_float_s_empty_n();
    void thread_grp_real_1_fu_1296_complex_float_s_full_n();
    void thread_grp_real_1_fu_1296_p_val();
    void thread_guard_variable_for_W_1_load_fu_1370_p1();
    void thread_in1_din();
    void thread_in1_fifo_U_ap_dummy_ce();
    void thread_in1_read();
    void thread_in1_write();
    void thread_in2_din();
    void thread_in2_fifo_U_ap_dummy_ce();
    void thread_in2_read();
    void thread_in2_write();
    void thread_in3_din();
    void thread_in3_fifo_U_ap_dummy_ce();
    void thread_in3_read();
    void thread_in3_write();
    void thread_in4_din();
    void thread_in4_fifo_U_ap_dummy_ce();
    void thread_in4_read();
    void thread_in4_write();
    void thread_in5_din();
    void thread_in5_fifo_U_ap_dummy_ce();
    void thread_in5_read();
    void thread_in5_write();
    void thread_in6_din();
    void thread_in6_fifo_U_ap_dummy_ce();
    void thread_in6_read();
    void thread_in6_write();
    void thread_in_stream_TDATA_blk_n();
    void thread_in_stream_TREADY();
    void thread_indvar_flatten_next_fu_2243_p2();
    void thread_isNeg_fu_1939_p3();
    void thread_kernel_M_imag_din();
    void thread_kernel_M_imag_fifo_U_ap_dummy_ce();
    void thread_kernel_M_imag_read();
    void thread_kernel_M_imag_write();
    void thread_kernel_M_real_din();
    void thread_kernel_M_real_fifo_U_ap_dummy_ce();
    void thread_kernel_M_real_read();
    void thread_kernel_M_real_write();
    void thread_lhs_V_cast_fu_1871_p0();
    void thread_lhs_V_cast_fu_1871_p1();
    void thread_mantissa_V_7_cast5_fu_1974_p1();
    void thread_mantissa_V_fu_1965_p4();
    void thread_middle2_M_imag_din();
    void thread_middle2_M_imag_fifo_U_ap_dummy_ce();
    void thread_middle2_M_imag_read();
    void thread_middle2_M_imag_write();
    void thread_middle2_M_real_din();
    void thread_middle2_M_real_fifo_U_ap_dummy_ce();
    void thread_middle2_M_real_read();
    void thread_middle2_M_real_write();
    void thread_middle_M_imag_din();
    void thread_middle_M_imag_fifo_U_ap_dummy_ce();
    void thread_middle_M_imag_read();
    void thread_middle_M_imag_write();
    void thread_middle_M_real_din();
    void thread_middle_M_real_fifo_U_ap_dummy_ce();
    void thread_middle_M_real_read();
    void thread_middle_M_real_write();
    void thread_out1_M_imag_load_fu_1569_p1();
    void thread_out1_M_real_load_fu_1555_p1();
    void thread_out1_din();
    void thread_out1_fifo_U_ap_dummy_ce();
    void thread_out1_read();
    void thread_out1_write();
    void thread_out2_M_imag_load_fu_1627_p1();
    void thread_out2_M_real_load_fu_1613_p1();
    void thread_out2_din();
    void thread_out2_fifo_U_ap_dummy_ce();
    void thread_out2_read();
    void thread_out2_write();
    void thread_out3_M_imag_load_fu_1684_p1();
    void thread_out3_M_real_load_fu_1670_p1();
    void thread_out3_din();
    void thread_out3_fifo_U_ap_dummy_ce();
    void thread_out3_read();
    void thread_out3_write();
    void thread_out4_M_imag_load_fu_1741_p1();
    void thread_out4_M_real_load_fu_1727_p1();
    void thread_out4_din();
    void thread_out4_fifo_U_ap_dummy_ce();
    void thread_out4_read();
    void thread_out4_write();
    void thread_out5_M_imag_load_fu_1796_p1();
    void thread_out5_M_real_load_fu_1782_p1();
    void thread_out5_din();
    void thread_out5_fifo_U_ap_dummy_ce();
    void thread_out5_read();
    void thread_out5_write();
    void thread_out6_M_imag_load_fu_1851_p1();
    void thread_out6_M_real_load_fu_1837_p1();
    void thread_out6_din();
    void thread_out6_fifo_U_ap_dummy_ce();
    void thread_out6_read();
    void thread_out6_write();
    void thread_out_stream_TDATA();
    void thread_out_stream_TDATA_blk_n();
    void thread_out_stream_TLAST();
    void thread_out_stream_TUSER();
    void thread_out_stream_TVALID();
    void thread_out_stream_last_V_tm_fu_2336_p2();
    void thread_out_stream_user_V_tm_fu_2325_p2();
    void thread_p_Result_29_fu_2347_p5();
    void thread_p_Val2_101_fu_1903_p1();
    void thread_p_Val2_107_fu_2022_p3();
    void thread_p_Val2_108_fu_2035_p3();
    void thread_p_sum1_fu_1386_p2();
    void thread_p_sum_fu_1374_p2();
    void thread_packets_fu_1433_p0();
    void thread_packets_fu_1433_p00();
    void thread_packets_fu_1433_p1();
    void thread_packets_fu_1433_p2();
    void thread_r_10_fu_1637_p2();
    void thread_r_13_fu_1750_p2();
    void thread_r_14_fu_1717_p2();
    void thread_r_15_fu_1860_p2();
    void thread_r_16_fu_1816_p2();
    void thread_r_18_fu_1827_p2();
    void thread_r_1_fu_2249_p2();
    void thread_r_4_fu_1447_p2();
    void thread_r_5_fu_1497_p2();
    void thread_r_6_fu_1523_p2();
    void thread_r_7_fu_1591_p2();
    void thread_r_8_fu_1603_p2();
    void thread_r_9_fu_1706_p2();
    void thread_r_V_42_fu_1994_p2();
    void thread_r_V_fu_1988_p2();
    void thread_r_cast_fu_1438_p1();
    void thread_res_data_stream_0_V_din();
    void thread_res_data_stream_0_V_read();
    void thread_res_data_stream_0_V_write();
    void thread_result_V_4_fu_2029_p2();
    void thread_ret_V_fu_1874_p2();
    void thread_sh_assign_16_cast_ca_fu_1981_p1();
    void thread_sh_assign_16_cast_fu_1978_p1();
    void thread_sh_assign_fu_1933_p2();
    void thread_src_bw_data_stream_0_din();
    void thread_src_bw_data_stream_0_read();
    void thread_src_bw_data_stream_0_write();
    void thread_tmp_104_fu_2000_p3();
    void thread_tmp_105_fu_2042_p1();
    void thread_tmp_112_fu_1833_p1();
    void thread_tmp_127_cast_fu_2229_p1();
    void thread_tmp_127_cast_mid1_fu_2268_p1();
    void thread_tmp_53_fu_1392_p2();
    void thread_tmp_54_fu_1398_p2();
    void thread_tmp_55_fu_1404_p2();
    void thread_tmp_56_fu_1442_p2();
    void thread_tmp_61_fu_1457_p1();
    void thread_tmp_71_fu_1866_p2();
    void thread_tmp_72_fu_2233_p2();
    void thread_tmp_74_fu_1551_p1();
    void thread_tmp_74_mid1_fu_2272_p2();
    void thread_tmp_74_mid2_fu_2277_p3();
    void thread_tmp_75_fu_1609_p1();
    void thread_tmp_76_fu_2180_p2();
    void thread_tmp_77_fu_1666_p1();
    void thread_tmp_80_fu_1723_p1();
    void thread_tmp_86_fu_2301_p2();
    void thread_tmp_87_fu_1778_p1();
    void thread_tmp_87_mid2_v_fu_2285_p3();
    void thread_tmp_88_fu_2307_p4();
    void thread_tmp_89_fu_2317_p3();
    void thread_tmp_90_fu_2255_p2();
    void thread_tmp_91_fu_2331_p2();
    void thread_tmp_92_fu_2293_p1();
    void thread_tmp_93_fu_2008_p1();
    void thread_tmp_94_fu_2012_p4();
    void thread_tmp_V_8_fu_1925_p1();
    void thread_tmp_V_fu_1915_p4();
    void thread_tmp_i_i_i_438_fu_1984_p1();
    void thread_tmp_i_i_i_cast_fu_1953_p1();
    void thread_tmp_i_i_i_fu_1947_p2();
    void thread_tmp_i_i_i_i_cast4_fu_1929_p1();
    void thread_tmp_s_fu_1380_p2();
    void thread_ush_fu_1957_p3();
    void thread_xk1_M_imag_din();
    void thread_xk1_M_imag_fifo_U_ap_dummy_ce();
    void thread_xk1_M_imag_read();
    void thread_xk1_M_imag_write();
    void thread_xk1_M_real_din();
    void thread_xk1_M_real_fifo_U_ap_dummy_ce();
    void thread_xk1_M_real_read();
    void thread_xk1_M_real_write();
    void thread_xk2_M_imag_din();
    void thread_xk2_M_imag_fifo_U_ap_dummy_ce();
    void thread_xk2_M_imag_read();
    void thread_xk2_M_imag_write();
    void thread_xk2_M_real_din();
    void thread_xk2_M_real_fifo_U_ap_dummy_ce();
    void thread_xk2_M_real_read();
    void thread_xk2_M_real_write();
    void thread_xn1_M_imag_din();
    void thread_xn1_M_imag_fifo_U_ap_dummy_ce();
    void thread_xn1_M_imag_read();
    void thread_xn1_M_imag_write();
    void thread_xn1_M_real_din();
    void thread_xn1_M_real_fifo_U_ap_dummy_ce();
    void thread_xn1_M_real_read();
    void thread_xn1_M_real_write();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
