
*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
add_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 329.344 ; gain = 29.133
Command: synth_design -top design_1_wrapper -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11960 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 797.492 ; gain = 178.469
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [C:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:83]
INFO: [Synth 8-3491] module 'design_1' declared at 'C:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/synth/design_1.vhd:6966' bound to instance 'design_1_i' of component 'design_1' [C:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:153]
INFO: [Synth 8-638] synthesizing module 'design_1' [C:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/synth/design_1.vhd:7039]
INFO: [Synth 8-3491] module 'design_1_DisplayLEDs_0_0' declared at 'C:/NIM+/HGCal_NIM+/HGCal_NIM+.runs/synth_1/.Xil/Vivado-8816-DESKTOP-LE7HFDS/realtime/design_1_DisplayLEDs_0_0_stub.vhdl:5' bound to instance 'DisplayLEDs_0' of component 'design_1_DisplayLEDs_0_0' [C:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/synth/design_1.vhd:8557]
INFO: [Synth 8-638] synthesizing module 'design_1_DisplayLEDs_0_0' [C:/NIM+/HGCal_NIM+/HGCal_NIM+.runs/synth_1/.Xil/Vivado-8816-DESKTOP-LE7HFDS/realtime/design_1_DisplayLEDs_0_0_stub.vhdl:20]
INFO: [Synth 8-3491] module 'design_1_NIMInput_DACControl_0_0' declared at 'C:/NIM+/HGCal_NIM+/HGCal_NIM+.runs/synth_1/.Xil/Vivado-8816-DESKTOP-LE7HFDS/realtime/design_1_NIMInput_DACControl_0_0_stub.vhdl:5' bound to instance 'NIMInput_DACControl_0' of component 'design_1_NIMInput_DACControl_0_0' [C:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/synth/design_1.vhd:8569]
INFO: [Synth 8-638] synthesizing module 'design_1_NIMInput_DACControl_0_0' [C:/NIM+/HGCal_NIM+/HGCal_NIM+.runs/synth_1/.Xil/Vivado-8816-DESKTOP-LE7HFDS/realtime/design_1_NIMInput_DACControl_0_0_stub.vhdl:55]
INFO: [Synth 8-3491] module 'design_1_OutputLogic_0_0' declared at 'C:/NIM+/HGCal_NIM+/HGCal_NIM+.runs/synth_1/.Xil/Vivado-8816-DESKTOP-LE7HFDS/realtime/design_1_OutputLogic_0_0_stub.vhdl:5' bound to instance 'OutputLogic_0' of component 'design_1_OutputLogic_0_0' [C:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/synth/design_1.vhd:8616]
INFO: [Synth 8-638] synthesizing module 'design_1_OutputLogic_0_0' [C:/NIM+/HGCal_NIM+/HGCal_NIM+.runs/synth_1/.Xil/Vivado-8816-DESKTOP-LE7HFDS/realtime/design_1_OutputLogic_0_0_stub.vhdl:38]
INFO: [Synth 8-3491] module 'design_1_PulseCounter_0_0' declared at 'C:/NIM+/HGCal_NIM+/HGCal_NIM+.runs/synth_1/.Xil/Vivado-8816-DESKTOP-LE7HFDS/realtime/design_1_PulseCounter_0_0_stub.vhdl:5' bound to instance 'PulseCounter_0' of component 'design_1_PulseCounter_0_0' [C:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/synth/design_1.vhd:8646]
INFO: [Synth 8-638] synthesizing module 'design_1_PulseCounter_0_0' [C:/NIM+/HGCal_NIM+/HGCal_NIM+.runs/synth_1/.Xil/Vivado-8816-DESKTOP-LE7HFDS/realtime/design_1_PulseCounter_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'design_1_PulseCounter_1_0' declared at 'C:/NIM+/HGCal_NIM+/HGCal_NIM+.runs/synth_1/.Xil/Vivado-8816-DESKTOP-LE7HFDS/realtime/design_1_PulseCounter_1_0_stub.vhdl:5' bound to instance 'PulseCounter_1' of component 'design_1_PulseCounter_1_0' [C:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/synth/design_1.vhd:8653]
INFO: [Synth 8-638] synthesizing module 'design_1_PulseCounter_1_0' [C:/NIM+/HGCal_NIM+/HGCal_NIM+.runs/synth_1/.Xil/Vivado-8816-DESKTOP-LE7HFDS/realtime/design_1_PulseCounter_1_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'design_1_PulseCounter_2_0' declared at 'C:/NIM+/HGCal_NIM+/HGCal_NIM+.runs/synth_1/.Xil/Vivado-8816-DESKTOP-LE7HFDS/realtime/design_1_PulseCounter_2_0_stub.vhdl:5' bound to instance 'PulseCounter_2' of component 'design_1_PulseCounter_2_0' [C:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/synth/design_1.vhd:8660]
INFO: [Synth 8-638] synthesizing module 'design_1_PulseCounter_2_0' [C:/NIM+/HGCal_NIM+/HGCal_NIM+.runs/synth_1/.Xil/Vivado-8816-DESKTOP-LE7HFDS/realtime/design_1_PulseCounter_2_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'design_1_PulseCounter_3_0' declared at 'C:/NIM+/HGCal_NIM+/HGCal_NIM+.runs/synth_1/.Xil/Vivado-8816-DESKTOP-LE7HFDS/realtime/design_1_PulseCounter_3_0_stub.vhdl:5' bound to instance 'PulseCounter_3' of component 'design_1_PulseCounter_3_0' [C:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/synth/design_1.vhd:8667]
INFO: [Synth 8-638] synthesizing module 'design_1_PulseCounter_3_0' [C:/NIM+/HGCal_NIM+/HGCal_NIM+.runs/synth_1/.Xil/Vivado-8816-DESKTOP-LE7HFDS/realtime/design_1_PulseCounter_3_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'design_1_axi_gpio_0_0' declared at 'C:/NIM+/HGCal_NIM+/HGCal_NIM+.runs/synth_1/.Xil/Vivado-8816-DESKTOP-LE7HFDS/realtime/design_1_axi_gpio_0_0_stub.vhdl:5' bound to instance 'axi_gpio_0' of component 'design_1_axi_gpio_0_0' [C:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/synth/design_1.vhd:8674]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_gpio_0_0' [C:/NIM+/HGCal_NIM+/HGCal_NIM+.runs/synth_1/.Xil/Vivado-8816-DESKTOP-LE7HFDS/realtime/design_1_axi_gpio_0_0_stub.vhdl:32]
INFO: [Synth 8-3491] module 'design_1_axi_gpio_1_0' declared at 'C:/NIM+/HGCal_NIM+/HGCal_NIM+.runs/synth_1/.Xil/Vivado-8816-DESKTOP-LE7HFDS/realtime/design_1_axi_gpio_1_0_stub.vhdl:5' bound to instance 'axi_gpio_1' of component 'design_1_axi_gpio_1_0' [C:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/synth/design_1.vhd:8698]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_gpio_1_0' [C:/NIM+/HGCal_NIM+/HGCal_NIM+.runs/synth_1/.Xil/Vivado-8816-DESKTOP-LE7HFDS/realtime/design_1_axi_gpio_1_0_stub.vhdl:32]
INFO: [Synth 8-3491] module 'design_1_axi_gpio_10_1' declared at 'C:/NIM+/HGCal_NIM+/HGCal_NIM+.runs/synth_1/.Xil/Vivado-8816-DESKTOP-LE7HFDS/realtime/design_1_axi_gpio_10_1_stub.vhdl:5' bound to instance 'axi_gpio_10' of component 'design_1_axi_gpio_10_1' [C:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/synth/design_1.vhd:8722]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_gpio_10_1' [C:/NIM+/HGCal_NIM+/HGCal_NIM+.runs/synth_1/.Xil/Vivado-8816-DESKTOP-LE7HFDS/realtime/design_1_axi_gpio_10_1_stub.vhdl:32]
INFO: [Synth 8-3491] module 'design_1_axi_gpio_10_2' declared at 'C:/NIM+/HGCal_NIM+/HGCal_NIM+.runs/synth_1/.Xil/Vivado-8816-DESKTOP-LE7HFDS/realtime/design_1_axi_gpio_10_2_stub.vhdl:5' bound to instance 'axi_gpio_11' of component 'design_1_axi_gpio_10_2' [C:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/synth/design_1.vhd:8746]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_gpio_10_2' [C:/NIM+/HGCal_NIM+/HGCal_NIM+.runs/synth_1/.Xil/Vivado-8816-DESKTOP-LE7HFDS/realtime/design_1_axi_gpio_10_2_stub.vhdl:32]
INFO: [Synth 8-3491] module 'design_1_axi_gpio_10_3' declared at 'C:/NIM+/HGCal_NIM+/HGCal_NIM+.runs/synth_1/.Xil/Vivado-8816-DESKTOP-LE7HFDS/realtime/design_1_axi_gpio_10_3_stub.vhdl:5' bound to instance 'axi_gpio_12' of component 'design_1_axi_gpio_10_3' [C:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/synth/design_1.vhd:8770]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_gpio_10_3' [C:/NIM+/HGCal_NIM+/HGCal_NIM+.runs/synth_1/.Xil/Vivado-8816-DESKTOP-LE7HFDS/realtime/design_1_axi_gpio_10_3_stub.vhdl:32]
INFO: [Synth 8-3491] module 'design_1_axi_gpio_10_4' declared at 'C:/NIM+/HGCal_NIM+/HGCal_NIM+.runs/synth_1/.Xil/Vivado-8816-DESKTOP-LE7HFDS/realtime/design_1_axi_gpio_10_4_stub.vhdl:5' bound to instance 'axi_gpio_13' of component 'design_1_axi_gpio_10_4' [C:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/synth/design_1.vhd:8794]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_gpio_10_4' [C:/NIM+/HGCal_NIM+/HGCal_NIM+.runs/synth_1/.Xil/Vivado-8816-DESKTOP-LE7HFDS/realtime/design_1_axi_gpio_10_4_stub.vhdl:32]
INFO: [Synth 8-3491] module 'design_1_axi_gpio_10_5' declared at 'C:/NIM+/HGCal_NIM+/HGCal_NIM+.runs/synth_1/.Xil/Vivado-8816-DESKTOP-LE7HFDS/realtime/design_1_axi_gpio_10_5_stub.vhdl:5' bound to instance 'axi_gpio_14' of component 'design_1_axi_gpio_10_5' [C:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/synth/design_1.vhd:8818]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_gpio_10_5' [C:/NIM+/HGCal_NIM+/HGCal_NIM+.runs/synth_1/.Xil/Vivado-8816-DESKTOP-LE7HFDS/realtime/design_1_axi_gpio_10_5_stub.vhdl:32]
INFO: [Synth 8-3491] module 'design_1_axi_gpio_10_6' declared at 'C:/NIM+/HGCal_NIM+/HGCal_NIM+.runs/synth_1/.Xil/Vivado-8816-DESKTOP-LE7HFDS/realtime/design_1_axi_gpio_10_6_stub.vhdl:5' bound to instance 'axi_gpio_15' of component 'design_1_axi_gpio_10_6' [C:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/synth/design_1.vhd:8842]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_gpio_10_6' [C:/NIM+/HGCal_NIM+/HGCal_NIM+.runs/synth_1/.Xil/Vivado-8816-DESKTOP-LE7HFDS/realtime/design_1_axi_gpio_10_6_stub.vhdl:32]
INFO: [Synth 8-3491] module 'design_1_axi_gpio_10_7' declared at 'C:/NIM+/HGCal_NIM+/HGCal_NIM+.runs/synth_1/.Xil/Vivado-8816-DESKTOP-LE7HFDS/realtime/design_1_axi_gpio_10_7_stub.vhdl:5' bound to instance 'axi_gpio_16' of component 'design_1_axi_gpio_10_7' [C:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/synth/design_1.vhd:8866]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_gpio_10_7' [C:/NIM+/HGCal_NIM+/HGCal_NIM+.runs/synth_1/.Xil/Vivado-8816-DESKTOP-LE7HFDS/realtime/design_1_axi_gpio_10_7_stub.vhdl:32]
INFO: [Synth 8-3491] module 'design_1_axi_gpio_10_8' declared at 'C:/NIM+/HGCal_NIM+/HGCal_NIM+.runs/synth_1/.Xil/Vivado-8816-DESKTOP-LE7HFDS/realtime/design_1_axi_gpio_10_8_stub.vhdl:5' bound to instance 'axi_gpio_17' of component 'design_1_axi_gpio_10_8' [C:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/synth/design_1.vhd:8890]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_gpio_10_8' [C:/NIM+/HGCal_NIM+/HGCal_NIM+.runs/synth_1/.Xil/Vivado-8816-DESKTOP-LE7HFDS/realtime/design_1_axi_gpio_10_8_stub.vhdl:32]
INFO: [Synth 8-3491] module 'design_1_axi_gpio_10_9' declared at 'C:/NIM+/HGCal_NIM+/HGCal_NIM+.runs/synth_1/.Xil/Vivado-8816-DESKTOP-LE7HFDS/realtime/design_1_axi_gpio_10_9_stub.vhdl:5' bound to instance 'axi_gpio_18' of component 'design_1_axi_gpio_10_9' [C:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/synth/design_1.vhd:8914]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_gpio_10_9' [C:/NIM+/HGCal_NIM+/HGCal_NIM+.runs/synth_1/.Xil/Vivado-8816-DESKTOP-LE7HFDS/realtime/design_1_axi_gpio_10_9_stub.vhdl:32]
INFO: [Synth 8-3491] module 'design_1_axi_gpio_10_10' declared at 'C:/NIM+/HGCal_NIM+/HGCal_NIM+.runs/synth_1/.Xil/Vivado-8816-DESKTOP-LE7HFDS/realtime/design_1_axi_gpio_10_10_stub.vhdl:5' bound to instance 'axi_gpio_19' of component 'design_1_axi_gpio_10_10' [C:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/synth/design_1.vhd:8938]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_gpio_10_10' [C:/NIM+/HGCal_NIM+/HGCal_NIM+.runs/synth_1/.Xil/Vivado-8816-DESKTOP-LE7HFDS/realtime/design_1_axi_gpio_10_10_stub.vhdl:32]
INFO: [Synth 8-3491] module 'design_1_axi_gpio_2_0' declared at 'C:/NIM+/HGCal_NIM+/HGCal_NIM+.runs/synth_1/.Xil/Vivado-8816-DESKTOP-LE7HFDS/realtime/design_1_axi_gpio_2_0_stub.vhdl:5' bound to instance 'axi_gpio_2' of component 'design_1_axi_gpio_2_0' [C:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/synth/design_1.vhd:8962]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_gpio_2_0' [C:/NIM+/HGCal_NIM+/HGCal_NIM+.runs/synth_1/.Xil/Vivado-8816-DESKTOP-LE7HFDS/realtime/design_1_axi_gpio_2_0_stub.vhdl:32]
INFO: [Synth 8-3491] module 'design_1_axi_gpio_11_0' declared at 'C:/NIM+/HGCal_NIM+/HGCal_NIM+.runs/synth_1/.Xil/Vivado-8816-DESKTOP-LE7HFDS/realtime/design_1_axi_gpio_11_0_stub.vhdl:5' bound to instance 'axi_gpio_20' of component 'design_1_axi_gpio_11_0' [C:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/synth/design_1.vhd:8986]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_gpio_11_0' [C:/NIM+/HGCal_NIM+/HGCal_NIM+.runs/synth_1/.Xil/Vivado-8816-DESKTOP-LE7HFDS/realtime/design_1_axi_gpio_11_0_stub.vhdl:32]
INFO: [Synth 8-3491] module 'design_1_axi_gpio_11_1' declared at 'C:/NIM+/HGCal_NIM+/HGCal_NIM+.runs/synth_1/.Xil/Vivado-8816-DESKTOP-LE7HFDS/realtime/design_1_axi_gpio_11_1_stub.vhdl:5' bound to instance 'axi_gpio_21' of component 'design_1_axi_gpio_11_1' [C:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/synth/design_1.vhd:9010]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_gpio_11_1' [C:/NIM+/HGCal_NIM+/HGCal_NIM+.runs/synth_1/.Xil/Vivado-8816-DESKTOP-LE7HFDS/realtime/design_1_axi_gpio_11_1_stub.vhdl:32]
INFO: [Synth 8-3491] module 'design_1_axi_gpio_11_2' declared at 'C:/NIM+/HGCal_NIM+/HGCal_NIM+.runs/synth_1/.Xil/Vivado-8816-DESKTOP-LE7HFDS/realtime/design_1_axi_gpio_11_2_stub.vhdl:5' bound to instance 'axi_gpio_22' of component 'design_1_axi_gpio_11_2' [C:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/synth/design_1.vhd:9034]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_gpio_11_2' [C:/NIM+/HGCal_NIM+/HGCal_NIM+.runs/synth_1/.Xil/Vivado-8816-DESKTOP-LE7HFDS/realtime/design_1_axi_gpio_11_2_stub.vhdl:32]
INFO: [Synth 8-3491] module 'design_1_axi_gpio_11_3' declared at 'C:/NIM+/HGCal_NIM+/HGCal_NIM+.runs/synth_1/.Xil/Vivado-8816-DESKTOP-LE7HFDS/realtime/design_1_axi_gpio_11_3_stub.vhdl:5' bound to instance 'axi_gpio_23' of component 'design_1_axi_gpio_11_3' [C:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/synth/design_1.vhd:9058]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_gpio_11_3' [C:/NIM+/HGCal_NIM+/HGCal_NIM+.runs/synth_1/.Xil/Vivado-8816-DESKTOP-LE7HFDS/realtime/design_1_axi_gpio_11_3_stub.vhdl:32]
INFO: [Synth 8-3491] module 'design_1_axi_gpio_3_0' declared at 'C:/NIM+/HGCal_NIM+/HGCal_NIM+.runs/synth_1/.Xil/Vivado-8816-DESKTOP-LE7HFDS/realtime/design_1_axi_gpio_3_0_stub.vhdl:5' bound to instance 'axi_gpio_3' of component 'design_1_axi_gpio_3_0' [C:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/synth/design_1.vhd:9082]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_gpio_3_0' [C:/NIM+/HGCal_NIM+/HGCal_NIM+.runs/synth_1/.Xil/Vivado-8816-DESKTOP-LE7HFDS/realtime/design_1_axi_gpio_3_0_stub.vhdl:32]
INFO: [Synth 8-3491] module 'design_1_axi_gpio_4_0' declared at 'C:/NIM+/HGCal_NIM+/HGCal_NIM+.runs/synth_1/.Xil/Vivado-8816-DESKTOP-LE7HFDS/realtime/design_1_axi_gpio_4_0_stub.vhdl:5' bound to instance 'axi_gpio_4' of component 'design_1_axi_gpio_4_0' [C:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/synth/design_1.vhd:9106]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_gpio_4_0' [C:/NIM+/HGCal_NIM+/HGCal_NIM+.runs/synth_1/.Xil/Vivado-8816-DESKTOP-LE7HFDS/realtime/design_1_axi_gpio_4_0_stub.vhdl:32]
INFO: [Synth 8-3491] module 'design_1_axi_gpio_5_1' declared at 'C:/NIM+/HGCal_NIM+/HGCal_NIM+.runs/synth_1/.Xil/Vivado-8816-DESKTOP-LE7HFDS/realtime/design_1_axi_gpio_5_1_stub.vhdl:5' bound to instance 'axi_gpio_5' of component 'design_1_axi_gpio_5_1' [C:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/synth/design_1.vhd:9130]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_gpio_5_1' [C:/NIM+/HGCal_NIM+/HGCal_NIM+.runs/synth_1/.Xil/Vivado-8816-DESKTOP-LE7HFDS/realtime/design_1_axi_gpio_5_1_stub.vhdl:32]
INFO: [Synth 8-3491] module 'design_1_axi_gpio_6_1' declared at 'C:/NIM+/HGCal_NIM+/HGCal_NIM+.runs/synth_1/.Xil/Vivado-8816-DESKTOP-LE7HFDS/realtime/design_1_axi_gpio_6_1_stub.vhdl:5' bound to instance 'axi_gpio_6' of component 'design_1_axi_gpio_6_1' [C:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/synth/design_1.vhd:9154]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_gpio_6_1' [C:/NIM+/HGCal_NIM+/HGCal_NIM+.runs/synth_1/.Xil/Vivado-8816-DESKTOP-LE7HFDS/realtime/design_1_axi_gpio_6_1_stub.vhdl:32]
INFO: [Synth 8-3491] module 'design_1_axi_gpio_6_3' declared at 'C:/NIM+/HGCal_NIM+/HGCal_NIM+.runs/synth_1/.Xil/Vivado-8816-DESKTOP-LE7HFDS/realtime/design_1_axi_gpio_6_3_stub.vhdl:5' bound to instance 'axi_gpio_7' of component 'design_1_axi_gpio_6_3' [C:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/synth/design_1.vhd:9178]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_gpio_6_3' [C:/NIM+/HGCal_NIM+/HGCal_NIM+.runs/synth_1/.Xil/Vivado-8816-DESKTOP-LE7HFDS/realtime/design_1_axi_gpio_6_3_stub.vhdl:32]
INFO: [Synth 8-3491] module 'design_1_axi_gpio_6_4' declared at 'C:/NIM+/HGCal_NIM+/HGCal_NIM+.runs/synth_1/.Xil/Vivado-8816-DESKTOP-LE7HFDS/realtime/design_1_axi_gpio_6_4_stub.vhdl:5' bound to instance 'axi_gpio_8' of component 'design_1_axi_gpio_6_4' [C:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/synth/design_1.vhd:9202]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_gpio_6_4' [C:/NIM+/HGCal_NIM+/HGCal_NIM+.runs/synth_1/.Xil/Vivado-8816-DESKTOP-LE7HFDS/realtime/design_1_axi_gpio_6_4_stub.vhdl:32]
INFO: [Synth 8-3491] module 'design_1_axi_gpio_6_5' declared at 'C:/NIM+/HGCal_NIM+/HGCal_NIM+.runs/synth_1/.Xil/Vivado-8816-DESKTOP-LE7HFDS/realtime/design_1_axi_gpio_6_5_stub.vhdl:5' bound to instance 'axi_gpio_9' of component 'design_1_axi_gpio_6_5' [C:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/synth/design_1.vhd:9226]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_gpio_6_5' [C:/NIM+/HGCal_NIM+/HGCal_NIM+.runs/synth_1/.Xil/Vivado-8816-DESKTOP-LE7HFDS/realtime/design_1_axi_gpio_6_5_stub.vhdl:32]
INFO: [Synth 8-3491] module 'design_1_join_truth_tables_0_0' declared at 'C:/NIM+/HGCal_NIM+/HGCal_NIM+.runs/synth_1/.Xil/Vivado-8816-DESKTOP-LE7HFDS/realtime/design_1_join_truth_tables_0_0_stub.vhdl:5' bound to instance 'join_truth_tables_0' of component 'design_1_join_truth_tables_0_0' [C:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/synth/design_1.vhd:9250]
INFO: [Synth 8-638] synthesizing module 'design_1_join_truth_tables_0_0' [C:/NIM+/HGCal_NIM+/HGCal_NIM+.runs/synth_1/.Xil/Vivado-8816-DESKTOP-LE7HFDS/realtime/design_1_join_truth_tables_0_0_stub.vhdl:20]
INFO: [Synth 8-3491] module 'design_1_join_truth_tables_0_1' declared at 'C:/NIM+/HGCal_NIM+/HGCal_NIM+.runs/synth_1/.Xil/Vivado-8816-DESKTOP-LE7HFDS/realtime/design_1_join_truth_tables_0_1_stub.vhdl:5' bound to instance 'join_truth_tables_1' of component 'design_1_join_truth_tables_0_1' [C:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/synth/design_1.vhd:9262]
INFO: [Synth 8-638] synthesizing module 'design_1_join_truth_tables_0_1' [C:/NIM+/HGCal_NIM+/HGCal_NIM+.runs/synth_1/.Xil/Vivado-8816-DESKTOP-LE7HFDS/realtime/design_1_join_truth_tables_0_1_stub.vhdl:20]
INFO: [Synth 8-3491] module 'design_1_join_truth_tables_0_2' declared at 'C:/NIM+/HGCal_NIM+/HGCal_NIM+.runs/synth_1/.Xil/Vivado-8816-DESKTOP-LE7HFDS/realtime/design_1_join_truth_tables_0_2_stub.vhdl:5' bound to instance 'join_truth_tables_2' of component 'design_1_join_truth_tables_0_2' [C:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/synth/design_1.vhd:9274]
INFO: [Synth 8-638] synthesizing module 'design_1_join_truth_tables_0_2' [C:/NIM+/HGCal_NIM+/HGCal_NIM+.runs/synth_1/.Xil/Vivado-8816-DESKTOP-LE7HFDS/realtime/design_1_join_truth_tables_0_2_stub.vhdl:20]
INFO: [Synth 8-3491] module 'design_1_join_truth_tables_0_3' declared at 'C:/NIM+/HGCal_NIM+/HGCal_NIM+.runs/synth_1/.Xil/Vivado-8816-DESKTOP-LE7HFDS/realtime/design_1_join_truth_tables_0_3_stub.vhdl:5' bound to instance 'join_truth_tables_3' of component 'design_1_join_truth_tables_0_3' [C:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/synth/design_1.vhd:9286]
INFO: [Synth 8-638] synthesizing module 'design_1_join_truth_tables_0_3' [C:/NIM+/HGCal_NIM+/HGCal_NIM+.runs/synth_1/.Xil/Vivado-8816-DESKTOP-LE7HFDS/realtime/design_1_join_truth_tables_0_3_stub.vhdl:20]
INFO: [Synth 8-3491] module 'design_1_processing_system7_0_0' declared at 'C:/NIM+/HGCal_NIM+/HGCal_NIM+.runs/synth_1/.Xil/Vivado-8816-DESKTOP-LE7HFDS/realtime/design_1_processing_system7_0_0_stub.vhdl:5' bound to instance 'processing_system7_0' of component 'design_1_processing_system7_0_0' [C:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/synth/design_1.vhd:9298]
INFO: [Synth 8-638] synthesizing module 'design_1_processing_system7_0_0' [C:/NIM+/HGCal_NIM+/HGCal_NIM+.runs/synth_1/.Xil/Vivado-8816-DESKTOP-LE7HFDS/realtime/design_1_processing_system7_0_0_stub.vhdl:79]
INFO: [Synth 8-638] synthesizing module 'design_1_ps7_0_axi_periph_0' [C:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/synth/design_1.vhd:3590]
INFO: [Synth 8-638] synthesizing module 'i00_couplers_imp_1O0G7I9' [C:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/synth/design_1.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'i00_couplers_imp_1O0G7I9' (1#1) [C:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/synth/design_1.vhd:61]
INFO: [Synth 8-638] synthesizing module 'i01_couplers_imp_FAG0KG' [C:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/synth/design_1.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'i01_couplers_imp_FAG0KG' (2#1) [C:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/synth/design_1.vhd:172]
INFO: [Synth 8-638] synthesizing module 'i02_couplers_imp_1PHNLHE' [C:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/synth/design_1.vhd:283]
INFO: [Synth 8-256] done synthesizing module 'i02_couplers_imp_1PHNLHE' (3#1) [C:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/synth/design_1.vhd:283]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_15SPJYW' [C:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/synth/design_1.vhd:390]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_15SPJYW' (4#1) [C:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/synth/design_1.vhd:390]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_XU9C55' [C:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/synth/design_1.vhd:491]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_XU9C55' (5#1) [C:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/synth/design_1.vhd:491]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_14WQB4R' [C:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/synth/design_1.vhd:592]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_14WQB4R' (6#1) [C:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/synth/design_1.vhd:592]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_YFYJ3U' [C:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/synth/design_1.vhd:693]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_YFYJ3U' (7#1) [C:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/synth/design_1.vhd:693]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_17KQ732' [C:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/synth/design_1.vhd:794]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_17KQ732' (8#1) [C:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/synth/design_1.vhd:794]
INFO: [Synth 8-638] synthesizing module 'm05_couplers_imp_VQEDA7' [C:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/synth/design_1.vhd:895]
INFO: [Synth 8-256] done synthesizing module 'm05_couplers_imp_VQEDA7' (9#1) [C:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/synth/design_1.vhd:895]
INFO: [Synth 8-638] synthesizing module 'm06_couplers_imp_16EQN6L' [C:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/synth/design_1.vhd:996]
INFO: [Synth 8-256] done synthesizing module 'm06_couplers_imp_16EQN6L' (10#1) [C:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/synth/design_1.vhd:996]
INFO: [Synth 8-638] synthesizing module 'm07_couplers_imp_X61OAK' [C:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/synth/design_1.vhd:1097]
INFO: [Synth 8-256] done synthesizing module 'm07_couplers_imp_X61OAK' (11#1) [C:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/synth/design_1.vhd:1097]
INFO: [Synth 8-638] synthesizing module 'm08_couplers_imp_1024TAS' [C:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/synth/design_1.vhd:1198]
INFO: [Synth 8-256] done synthesizing module 'm08_couplers_imp_1024TAS' (12#1) [C:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/synth/design_1.vhd:1198]
INFO: [Synth 8-638] synthesizing module 'm09_couplers_imp_UP9YUT' [C:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/synth/design_1.vhd:1299]
INFO: [Synth 8-256] done synthesizing module 'm09_couplers_imp_UP9YUT' (13#1) [C:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/synth/design_1.vhd:1299]
INFO: [Synth 8-638] synthesizing module 'm10_couplers_imp_I40Q9S' [C:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/synth/design_1.vhd:1400]
INFO: [Synth 8-256] done synthesizing module 'm10_couplers_imp_I40Q9S' (14#1) [C:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/synth/design_1.vhd:1400]
INFO: [Synth 8-638] synthesizing module 'm11_couplers_imp_1CATNTT' [C:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/synth/design_1.vhd:1501]
INFO: [Synth 8-256] done synthesizing module 'm11_couplers_imp_1CATNTT' (15#1) [C:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/synth/design_1.vhd:1501]
INFO: [Synth 8-638] synthesizing module 'm12_couplers_imp_J0YUF7' [C:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/synth/design_1.vhd:1602]
INFO: [Synth 8-256] done synthesizing module 'm12_couplers_imp_J0YUF7' (16#1) [C:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/synth/design_1.vhd:1602]
INFO: [Synth 8-638] synthesizing module 'm13_couplers_imp_1BNKOKI' [C:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/synth/design_1.vhd:1703]
INFO: [Synth 8-256] done synthesizing module 'm13_couplers_imp_1BNKOKI' (17#1) [C:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/synth/design_1.vhd:1703]
INFO: [Synth 8-638] synthesizing module 'm14_couplers_imp_KSGNBA' [C:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/synth/design_1.vhd:1804]
INFO: [Synth 8-256] done synthesizing module 'm14_couplers_imp_KSGNBA' (18#1) [C:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/synth/design_1.vhd:1804]
INFO: [Synth 8-638] synthesizing module 'm15_couplers_imp_19ZIEHZ' [C:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/synth/design_1.vhd:1905]
INFO: [Synth 8-256] done synthesizing module 'm15_couplers_imp_19ZIEHZ' (19#1) [C:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/synth/design_1.vhd:1905]
INFO: [Synth 8-638] synthesizing module 'm16_couplers_imp_LZDN5X' [C:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/synth/design_1.vhd:2006]
INFO: [Synth 8-256] done synthesizing module 'm16_couplers_imp_LZDN5X' (20#1) [C:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/synth/design_1.vhd:2006]
INFO: [Synth 8-638] synthesizing module 'm17_couplers_imp_18I9YZO' [C:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/synth/design_1.vhd:2107]
INFO: [Synth 8-256] done synthesizing module 'm17_couplers_imp_18I9YZO' (21#1) [C:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/synth/design_1.vhd:2107]
INFO: [Synth 8-638] synthesizing module 'm18_couplers_imp_NVXQFG' [C:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/synth/design_1.vhd:2208]
INFO: [Synth 8-256] done synthesizing module 'm18_couplers_imp_NVXQFG' (22#1) [C:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/synth/design_1.vhd:2208]
INFO: [Synth 8-638] synthesizing module 'm19_couplers_imp_1FEMK8D' [C:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/synth/design_1.vhd:2309]
INFO: [Synth 8-256] done synthesizing module 'm19_couplers_imp_1FEMK8D' (23#1) [C:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/synth/design_1.vhd:2309]
INFO: [Synth 8-638] synthesizing module 'm20_couplers_imp_1QQ2U95' [C:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/synth/design_1.vhd:2410]
INFO: [Synth 8-256] done synthesizing module 'm20_couplers_imp_1QQ2U95' (24#1) [C:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/synth/design_1.vhd:2410]
INFO: [Synth 8-638] synthesizing module 'm21_couplers_imp_3OGBBC' [C:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/synth/design_1.vhd:2511]
INFO: [Synth 8-256] done synthesizing module 'm21_couplers_imp_3OGBBC' (25#1) [C:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/synth/design_1.vhd:2511]
INFO: [Synth 8-638] synthesizing module 'm22_couplers_imp_1SB278Q' [C:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/synth/design_1.vhd:2612]
INFO: [Synth 8-256] done synthesizing module 'm22_couplers_imp_1SB278Q' (26#1) [C:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/synth/design_1.vhd:2612]
INFO: [Synth 8-638] synthesizing module 'm23_couplers_imp_2DSKAZ' [C:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/synth/design_1.vhd:2713]
INFO: [Synth 8-256] done synthesizing module 'm23_couplers_imp_2DSKAZ' (27#1) [C:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/synth/design_1.vhd:2713]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_UYSKKA' [C:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/synth/design_1.vhd:2837]
INFO: [Synth 8-3491] module 'design_1_auto_pc_0' declared at 'C:/NIM+/HGCal_NIM+/HGCal_NIM+.runs/synth_1/.Xil/Vivado-8816-DESKTOP-LE7HFDS/realtime/design_1_auto_pc_0_stub.vhdl:5' bound to instance 'auto_pc' of component 'design_1_auto_pc_0' [C:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/synth/design_1.vhd:3020]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_0' [C:/NIM+/HGCal_NIM+/HGCal_NIM+.runs/synth_1/.Xil/Vivado-8816-DESKTOP-LE7HFDS/realtime/design_1_auto_pc_0_stub.vhdl:70]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_UYSKKA' (28#1) [C:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/synth/design_1.vhd:2837]
INFO: [Synth 8-3491] module 'design_1_tier2_xbar_0_0' declared at 'C:/NIM+/HGCal_NIM+/HGCal_NIM+.runs/synth_1/.Xil/Vivado-8816-DESKTOP-LE7HFDS/realtime/design_1_tier2_xbar_0_0_stub.vhdl:5' bound to instance 'tier2_xbar_0' of component 'design_1_tier2_xbar_0_0' [C:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/synth/design_1.vhd:6394]
INFO: [Synth 8-638] synthesizing module 'design_1_tier2_xbar_0_0' [C:/NIM+/HGCal_NIM+/HGCal_NIM+.runs/synth_1/.Xil/Vivado-8816-DESKTOP-LE7HFDS/realtime/design_1_tier2_xbar_0_0_stub.vhdl:51]
INFO: [Synth 8-3491] module 'design_1_tier2_xbar_1_0' declared at 'C:/NIM+/HGCal_NIM+/HGCal_NIM+.runs/synth_1/.Xil/Vivado-8816-DESKTOP-LE7HFDS/realtime/design_1_tier2_xbar_1_0_stub.vhdl:5' bound to instance 'tier2_xbar_1' of component 'design_1_tier2_xbar_1_0' [C:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/synth/design_1.vhd:6556]
INFO: [Synth 8-638] synthesizing module 'design_1_tier2_xbar_1_0' [C:/NIM+/HGCal_NIM+/HGCal_NIM+.runs/synth_1/.Xil/Vivado-8816-DESKTOP-LE7HFDS/realtime/design_1_tier2_xbar_1_0_stub.vhdl:51]
INFO: [Synth 8-3491] module 'design_1_tier2_xbar_2_0' declared at 'C:/NIM+/HGCal_NIM+/HGCal_NIM+.runs/synth_1/.Xil/Vivado-8816-DESKTOP-LE7HFDS/realtime/design_1_tier2_xbar_2_0_stub.vhdl:5' bound to instance 'tier2_xbar_2' of component 'design_1_tier2_xbar_2_0' [C:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/synth/design_1.vhd:6718]
INFO: [Synth 8-638] synthesizing module 'design_1_tier2_xbar_2_0' [C:/NIM+/HGCal_NIM+/HGCal_NIM+.runs/synth_1/.Xil/Vivado-8816-DESKTOP-LE7HFDS/realtime/design_1_tier2_xbar_2_0_stub.vhdl:51]
INFO: [Synth 8-3491] module 'design_1_xbar_0' declared at 'C:/NIM+/HGCal_NIM+/HGCal_NIM+.runs/synth_1/.Xil/Vivado-8816-DESKTOP-LE7HFDS/realtime/design_1_xbar_0_stub.vhdl:5' bound to instance 'xbar' of component 'design_1_xbar_0' [C:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/synth/design_1.vhd:6880]
INFO: [Synth 8-638] synthesizing module 'design_1_xbar_0' [C:/NIM+/HGCal_NIM+/HGCal_NIM+.runs/synth_1/.Xil/Vivado-8816-DESKTOP-LE7HFDS/realtime/design_1_xbar_0_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'design_1_ps7_0_axi_periph_0' (29#1) [C:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/synth/design_1.vhd:3590]
INFO: [Synth 8-3491] module 'design_1_rst_ps7_0_100M_0' declared at 'C:/NIM+/HGCal_NIM+/HGCal_NIM+.runs/synth_1/.Xil/Vivado-8816-DESKTOP-LE7HFDS/realtime/design_1_rst_ps7_0_100M_0_stub.vhdl:5' bound to instance 'rst_ps7_0_100M' of component 'design_1_rst_ps7_0_100M_0' [C:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/synth/design_1.vhd:9870]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_ps7_0_100M_0' [C:/NIM+/HGCal_NIM+/HGCal_NIM+.runs/synth_1/.Xil/Vivado-8816-DESKTOP-LE7HFDS/realtime/design_1_rst_ps7_0_100M_0_stub.vhdl:21]
INFO: [Synth 8-256] done synthesizing module 'design_1' (30#1) [C:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/synth/design_1.vhd:7039]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (31#1) [C:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:83]
WARNING: [Synth 8-3331] design s00_couplers_imp_UYSKKA has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_UYSKKA has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m23_couplers_imp_2DSKAZ has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m23_couplers_imp_2DSKAZ has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m23_couplers_imp_2DSKAZ has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m23_couplers_imp_2DSKAZ has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m22_couplers_imp_1SB278Q has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m22_couplers_imp_1SB278Q has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m22_couplers_imp_1SB278Q has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m22_couplers_imp_1SB278Q has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m21_couplers_imp_3OGBBC has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m21_couplers_imp_3OGBBC has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m21_couplers_imp_3OGBBC has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m21_couplers_imp_3OGBBC has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m20_couplers_imp_1QQ2U95 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m20_couplers_imp_1QQ2U95 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m20_couplers_imp_1QQ2U95 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m20_couplers_imp_1QQ2U95 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m19_couplers_imp_1FEMK8D has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m19_couplers_imp_1FEMK8D has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m19_couplers_imp_1FEMK8D has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m19_couplers_imp_1FEMK8D has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m18_couplers_imp_NVXQFG has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m18_couplers_imp_NVXQFG has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m18_couplers_imp_NVXQFG has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m18_couplers_imp_NVXQFG has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m17_couplers_imp_18I9YZO has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m17_couplers_imp_18I9YZO has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m17_couplers_imp_18I9YZO has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m17_couplers_imp_18I9YZO has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m16_couplers_imp_LZDN5X has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m16_couplers_imp_LZDN5X has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m16_couplers_imp_LZDN5X has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m16_couplers_imp_LZDN5X has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m15_couplers_imp_19ZIEHZ has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m15_couplers_imp_19ZIEHZ has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m15_couplers_imp_19ZIEHZ has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m15_couplers_imp_19ZIEHZ has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m14_couplers_imp_KSGNBA has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m14_couplers_imp_KSGNBA has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m14_couplers_imp_KSGNBA has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m14_couplers_imp_KSGNBA has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m13_couplers_imp_1BNKOKI has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m13_couplers_imp_1BNKOKI has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m13_couplers_imp_1BNKOKI has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m13_couplers_imp_1BNKOKI has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m12_couplers_imp_J0YUF7 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m12_couplers_imp_J0YUF7 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m12_couplers_imp_J0YUF7 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m12_couplers_imp_J0YUF7 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m11_couplers_imp_1CATNTT has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m11_couplers_imp_1CATNTT has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m11_couplers_imp_1CATNTT has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m11_couplers_imp_1CATNTT has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m10_couplers_imp_I40Q9S has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m10_couplers_imp_I40Q9S has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m10_couplers_imp_I40Q9S has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m10_couplers_imp_I40Q9S has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m09_couplers_imp_UP9YUT has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m09_couplers_imp_UP9YUT has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m09_couplers_imp_UP9YUT has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m09_couplers_imp_UP9YUT has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m08_couplers_imp_1024TAS has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m08_couplers_imp_1024TAS has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m08_couplers_imp_1024TAS has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m08_couplers_imp_1024TAS has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m07_couplers_imp_X61OAK has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m07_couplers_imp_X61OAK has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m07_couplers_imp_X61OAK has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m07_couplers_imp_X61OAK has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m06_couplers_imp_16EQN6L has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m06_couplers_imp_16EQN6L has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m06_couplers_imp_16EQN6L has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m06_couplers_imp_16EQN6L has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m05_couplers_imp_VQEDA7 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m05_couplers_imp_VQEDA7 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m05_couplers_imp_VQEDA7 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m05_couplers_imp_VQEDA7 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_17KQ732 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_17KQ732 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_17KQ732 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_17KQ732 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_YFYJ3U has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_YFYJ3U has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_YFYJ3U has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_YFYJ3U has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_14WQB4R has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_14WQB4R has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_14WQB4R has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_14WQB4R has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_XU9C55 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_XU9C55 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_XU9C55 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_XU9C55 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_15SPJYW has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_15SPJYW has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_15SPJYW has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_15SPJYW has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design i02_couplers_imp_1PHNLHE has unconnected port M_ACLK
WARNING: [Synth 8-3331] design i02_couplers_imp_1PHNLHE has unconnected port M_ARESETN
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 877.363 ; gain = 258.340
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 877.363 ; gain = 258.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 877.363 ; gain = 258.340
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc] for cell 'design_1_i/processing_system7_0'
Finished Parsing XDC File [c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc] for cell 'design_1_i/processing_system7_0'
Parsing XDC File [c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_in_context.xdc] for cell 'design_1_i/axi_gpio_0'
Finished Parsing XDC File [c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_in_context.xdc] for cell 'design_1_i/axi_gpio_0'
Parsing XDC File [c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0/design_1_axi_gpio_0_0_in_context.xdc] for cell 'design_1_i/axi_gpio_1'
Finished Parsing XDC File [c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0/design_1_axi_gpio_0_0_in_context.xdc] for cell 'design_1_i/axi_gpio_1'
Parsing XDC File [c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_2_0/design_1_axi_gpio_2_0/design_1_axi_gpio_0_0_in_context.xdc] for cell 'design_1_i/axi_gpio_2'
Finished Parsing XDC File [c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_2_0/design_1_axi_gpio_2_0/design_1_axi_gpio_0_0_in_context.xdc] for cell 'design_1_i/axi_gpio_2'
Parsing XDC File [c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_3_0/design_1_axi_gpio_3_0/design_1_axi_gpio_0_0_in_context.xdc] for cell 'design_1_i/axi_gpio_3'
Finished Parsing XDC File [c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_3_0/design_1_axi_gpio_3_0/design_1_axi_gpio_0_0_in_context.xdc] for cell 'design_1_i/axi_gpio_3'
Parsing XDC File [c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_4_0/design_1_axi_gpio_4_0/design_1_axi_gpio_6_0_in_context.xdc] for cell 'design_1_i/axi_gpio_4'
Finished Parsing XDC File [c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_4_0/design_1_axi_gpio_4_0/design_1_axi_gpio_6_0_in_context.xdc] for cell 'design_1_i/axi_gpio_4'
Parsing XDC File [c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/ps7_0_axi_periph/xbar'
Finished Parsing XDC File [c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/ps7_0_axi_periph/xbar'
Parsing XDC File [c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_in_context.xdc] for cell 'design_1_i/rst_ps7_0_100M'
Finished Parsing XDC File [c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_in_context.xdc] for cell 'design_1_i/rst_ps7_0_100M'
Parsing XDC File [c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_NIMInput_DACControl_0_0/design_1_NIMInput_DACControl_0_0/design_1_NIMInput_DACControl_0_0_in_context.xdc] for cell 'design_1_i/NIMInput_DACControl_0'
Finished Parsing XDC File [c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_NIMInput_DACControl_0_0/design_1_NIMInput_DACControl_0_0/design_1_NIMInput_DACControl_0_0_in_context.xdc] for cell 'design_1_i/NIMInput_DACControl_0'
Parsing XDC File [c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_OutputLogic_0_0/design_1_OutputLogic_0_0/design_1_OutputLogic_0_0_in_context.xdc] for cell 'design_1_i/OutputLogic_0'
Finished Parsing XDC File [c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_OutputLogic_0_0/design_1_OutputLogic_0_0/design_1_OutputLogic_0_0_in_context.xdc] for cell 'design_1_i/OutputLogic_0'
Parsing XDC File [c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_PulseCounter_0_0/design_1_PulseCounter_0_0/design_1_PulseCounter_0_0_in_context.xdc] for cell 'design_1_i/PulseCounter_0'
Finished Parsing XDC File [c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_PulseCounter_0_0/design_1_PulseCounter_0_0/design_1_PulseCounter_0_0_in_context.xdc] for cell 'design_1_i/PulseCounter_0'
Parsing XDC File [c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_DisplayLEDs_0_0/design_1_DisplayLEDs_0_0/design_1_DisplayLEDs_0_0_in_context.xdc] for cell 'design_1_i/DisplayLEDs_0'
Finished Parsing XDC File [c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_DisplayLEDs_0_0/design_1_DisplayLEDs_0_0/design_1_DisplayLEDs_0_0_in_context.xdc] for cell 'design_1_i/DisplayLEDs_0'
Parsing XDC File [c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_PulseCounter_1_0/design_1_PulseCounter_1_0/design_1_PulseCounter_1_0_in_context.xdc] for cell 'design_1_i/PulseCounter_1'
Finished Parsing XDC File [c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_PulseCounter_1_0/design_1_PulseCounter_1_0/design_1_PulseCounter_1_0_in_context.xdc] for cell 'design_1_i/PulseCounter_1'
Parsing XDC File [c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_PulseCounter_2_0/design_1_PulseCounter_2_0/design_1_PulseCounter_2_0_in_context.xdc] for cell 'design_1_i/PulseCounter_2'
Finished Parsing XDC File [c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_PulseCounter_2_0/design_1_PulseCounter_2_0/design_1_PulseCounter_2_0_in_context.xdc] for cell 'design_1_i/PulseCounter_2'
Parsing XDC File [c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_PulseCounter_3_0/design_1_PulseCounter_3_0/design_1_PulseCounter_3_0_in_context.xdc] for cell 'design_1_i/PulseCounter_3'
Finished Parsing XDC File [c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_PulseCounter_3_0/design_1_PulseCounter_3_0/design_1_PulseCounter_3_0_in_context.xdc] for cell 'design_1_i/PulseCounter_3'
Parsing XDC File [c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_5_1/design_1_axi_gpio_5_1/design_1_axi_gpio_5_1_in_context.xdc] for cell 'design_1_i/axi_gpio_5'
Finished Parsing XDC File [c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_5_1/design_1_axi_gpio_5_1/design_1_axi_gpio_5_1_in_context.xdc] for cell 'design_1_i/axi_gpio_5'
Parsing XDC File [c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_6_1/design_1_axi_gpio_6_1/design_1_axi_gpio_6_1_in_context.xdc] for cell 'design_1_i/axi_gpio_6'
Finished Parsing XDC File [c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_6_1/design_1_axi_gpio_6_1/design_1_axi_gpio_6_1_in_context.xdc] for cell 'design_1_i/axi_gpio_6'
Parsing XDC File [c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_6_3/design_1_axi_gpio_6_3/design_1_axi_gpio_6_1_in_context.xdc] for cell 'design_1_i/axi_gpio_7'
Finished Parsing XDC File [c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_6_3/design_1_axi_gpio_6_3/design_1_axi_gpio_6_1_in_context.xdc] for cell 'design_1_i/axi_gpio_7'
Parsing XDC File [c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_6_4/design_1_axi_gpio_6_4/design_1_axi_gpio_6_1_in_context.xdc] for cell 'design_1_i/axi_gpio_8'
Finished Parsing XDC File [c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_6_4/design_1_axi_gpio_6_4/design_1_axi_gpio_6_1_in_context.xdc] for cell 'design_1_i/axi_gpio_8'
Parsing XDC File [c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_6_5/design_1_axi_gpio_6_5/design_1_axi_gpio_6_5_in_context.xdc] for cell 'design_1_i/axi_gpio_9'
Finished Parsing XDC File [c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_6_5/design_1_axi_gpio_6_5/design_1_axi_gpio_6_5_in_context.xdc] for cell 'design_1_i/axi_gpio_9'
Parsing XDC File [c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_join_truth_tables_0_0/design_1_join_truth_tables_0_0/design_1_join_truth_tables_0_0_in_context.xdc] for cell 'design_1_i/join_truth_tables_0'
Finished Parsing XDC File [c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_join_truth_tables_0_0/design_1_join_truth_tables_0_0/design_1_join_truth_tables_0_0_in_context.xdc] for cell 'design_1_i/join_truth_tables_0'
Parsing XDC File [c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_10_1/design_1_axi_gpio_10_1/design_1_axi_gpio_6_1_in_context.xdc] for cell 'design_1_i/axi_gpio_10'
Finished Parsing XDC File [c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_10_1/design_1_axi_gpio_10_1/design_1_axi_gpio_6_1_in_context.xdc] for cell 'design_1_i/axi_gpio_10'
Parsing XDC File [c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_10_2/design_1_axi_gpio_10_2/design_1_axi_gpio_6_1_in_context.xdc] for cell 'design_1_i/axi_gpio_11'
Finished Parsing XDC File [c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_10_2/design_1_axi_gpio_10_2/design_1_axi_gpio_6_1_in_context.xdc] for cell 'design_1_i/axi_gpio_11'
Parsing XDC File [c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_10_3/design_1_axi_gpio_10_3/design_1_axi_gpio_6_1_in_context.xdc] for cell 'design_1_i/axi_gpio_12'
Finished Parsing XDC File [c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_10_3/design_1_axi_gpio_10_3/design_1_axi_gpio_6_1_in_context.xdc] for cell 'design_1_i/axi_gpio_12'
Parsing XDC File [c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_10_4/design_1_axi_gpio_10_4/design_1_axi_gpio_6_1_in_context.xdc] for cell 'design_1_i/axi_gpio_13'
Finished Parsing XDC File [c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_10_4/design_1_axi_gpio_10_4/design_1_axi_gpio_6_1_in_context.xdc] for cell 'design_1_i/axi_gpio_13'
Parsing XDC File [c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_10_5/design_1_axi_gpio_10_5/design_1_axi_gpio_6_1_in_context.xdc] for cell 'design_1_i/axi_gpio_14'
Finished Parsing XDC File [c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_10_5/design_1_axi_gpio_10_5/design_1_axi_gpio_6_1_in_context.xdc] for cell 'design_1_i/axi_gpio_14'
Parsing XDC File [c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_10_6/design_1_axi_gpio_10_6/design_1_axi_gpio_6_1_in_context.xdc] for cell 'design_1_i/axi_gpio_15'
Finished Parsing XDC File [c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_10_6/design_1_axi_gpio_10_6/design_1_axi_gpio_6_1_in_context.xdc] for cell 'design_1_i/axi_gpio_15'
Parsing XDC File [c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_10_7/design_1_axi_gpio_10_7/design_1_axi_gpio_6_1_in_context.xdc] for cell 'design_1_i/axi_gpio_16'
Finished Parsing XDC File [c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_10_7/design_1_axi_gpio_10_7/design_1_axi_gpio_6_1_in_context.xdc] for cell 'design_1_i/axi_gpio_16'
Parsing XDC File [c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_10_8/design_1_axi_gpio_10_8/design_1_axi_gpio_6_1_in_context.xdc] for cell 'design_1_i/axi_gpio_17'
Finished Parsing XDC File [c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_10_8/design_1_axi_gpio_10_8/design_1_axi_gpio_6_1_in_context.xdc] for cell 'design_1_i/axi_gpio_17'
Parsing XDC File [c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_10_9/design_1_axi_gpio_10_9/design_1_axi_gpio_6_1_in_context.xdc] for cell 'design_1_i/axi_gpio_18'
Finished Parsing XDC File [c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_10_9/design_1_axi_gpio_10_9/design_1_axi_gpio_6_1_in_context.xdc] for cell 'design_1_i/axi_gpio_18'
Parsing XDC File [c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_10_10/design_1_axi_gpio_10_10/design_1_axi_gpio_6_1_in_context.xdc] for cell 'design_1_i/axi_gpio_19'
Finished Parsing XDC File [c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_10_10/design_1_axi_gpio_10_10/design_1_axi_gpio_6_1_in_context.xdc] for cell 'design_1_i/axi_gpio_19'
Parsing XDC File [c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_11_0/design_1_axi_gpio_11_0/design_1_axi_gpio_6_1_in_context.xdc] for cell 'design_1_i/axi_gpio_20'
Finished Parsing XDC File [c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_11_0/design_1_axi_gpio_11_0/design_1_axi_gpio_6_1_in_context.xdc] for cell 'design_1_i/axi_gpio_20'
Parsing XDC File [c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_11_1/design_1_axi_gpio_11_1/design_1_axi_gpio_6_1_in_context.xdc] for cell 'design_1_i/axi_gpio_21'
Finished Parsing XDC File [c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_11_1/design_1_axi_gpio_11_1/design_1_axi_gpio_6_1_in_context.xdc] for cell 'design_1_i/axi_gpio_21'
Parsing XDC File [c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_11_2/design_1_axi_gpio_11_2/design_1_axi_gpio_11_3_in_context.xdc] for cell 'design_1_i/axi_gpio_22'
Finished Parsing XDC File [c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_11_2/design_1_axi_gpio_11_2/design_1_axi_gpio_11_3_in_context.xdc] for cell 'design_1_i/axi_gpio_22'
Parsing XDC File [c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_11_3/design_1_axi_gpio_11_3/design_1_axi_gpio_11_3_in_context.xdc] for cell 'design_1_i/axi_gpio_23'
Finished Parsing XDC File [c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_11_3/design_1_axi_gpio_11_3/design_1_axi_gpio_11_3_in_context.xdc] for cell 'design_1_i/axi_gpio_23'
Parsing XDC File [c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_join_truth_tables_0_1/design_1_join_truth_tables_0_1/design_1_join_truth_tables_0_1_in_context.xdc] for cell 'design_1_i/join_truth_tables_1'
Finished Parsing XDC File [c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_join_truth_tables_0_1/design_1_join_truth_tables_0_1/design_1_join_truth_tables_0_1_in_context.xdc] for cell 'design_1_i/join_truth_tables_1'
Parsing XDC File [c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_join_truth_tables_0_2/design_1_join_truth_tables_0_2/design_1_join_truth_tables_0_2_in_context.xdc] for cell 'design_1_i/join_truth_tables_2'
Finished Parsing XDC File [c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_join_truth_tables_0_2/design_1_join_truth_tables_0_2/design_1_join_truth_tables_0_2_in_context.xdc] for cell 'design_1_i/join_truth_tables_2'
Parsing XDC File [c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_join_truth_tables_0_3/design_1_join_truth_tables_0_3/design_1_join_truth_tables_0_3_in_context.xdc] for cell 'design_1_i/join_truth_tables_3'
Finished Parsing XDC File [c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_join_truth_tables_0_3/design_1_join_truth_tables_0_3/design_1_join_truth_tables_0_3_in_context.xdc] for cell 'design_1_i/join_truth_tables_3'
Parsing XDC File [c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_tier2_xbar_0_0/design_1_tier2_xbar_0_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/ps7_0_axi_periph/tier2_xbar_0'
Finished Parsing XDC File [c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_tier2_xbar_0_0/design_1_tier2_xbar_0_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/ps7_0_axi_periph/tier2_xbar_0'
Parsing XDC File [c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_tier2_xbar_1_0/design_1_tier2_xbar_1_0/design_1_tier2_xbar_1_0_in_context.xdc] for cell 'design_1_i/ps7_0_axi_periph/tier2_xbar_1'
Finished Parsing XDC File [c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_tier2_xbar_1_0/design_1_tier2_xbar_1_0/design_1_tier2_xbar_1_0_in_context.xdc] for cell 'design_1_i/ps7_0_axi_periph/tier2_xbar_1'
Parsing XDC File [c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_tier2_xbar_2_0/design_1_tier2_xbar_2_0/design_1_tier2_xbar_2_0_in_context.xdc] for cell 'design_1_i/ps7_0_axi_periph/tier2_xbar_2'
Finished Parsing XDC File [c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_tier2_xbar_2_0/design_1_tier2_xbar_2_0/design_1_tier2_xbar_2_0_in_context.xdc] for cell 'design_1_i/ps7_0_axi_periph/tier2_xbar_2'
Parsing XDC File [c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0_1/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0_1/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [C:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/constrs_1/imports/Desktop/Zedboard-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'GCLK'. [C:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/constrs_1/imports/Desktop/Zedboard-Master.xdc:82]
WARNING: [Vivado 12-663] port, pin or net 'GCLK' not found. [C:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/constrs_1/imports/Desktop/Zedboard-Master.xdc:83]
WARNING: [Vivado 12-584] No ports matched 'sigout1'. [C:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/constrs_1/imports/Desktop/Zedboard-Master.xdc:97]
WARNING: [Vivado 12-584] No ports matched 'sigout2'. [C:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/constrs_1/imports/Desktop/Zedboard-Master.xdc:98]
WARNING: [Vivado 12-584] No ports matched 'sigout3'. [C:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/constrs_1/imports/Desktop/Zedboard-Master.xdc:99]
WARNING: [Vivado 12-584] No ports matched 'JC1_N'. [C:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/constrs_1/imports/Desktop/Zedboard-Master.xdc:118]
WARNING: [Vivado 12-584] No ports matched 'JC1_P'. [C:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/constrs_1/imports/Desktop/Zedboard-Master.xdc:119]
WARNING: [Vivado 12-584] No ports matched 'JC2_N'. [C:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/constrs_1/imports/Desktop/Zedboard-Master.xdc:120]
WARNING: [Vivado 12-584] No ports matched 'JC2_P'. [C:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/constrs_1/imports/Desktop/Zedboard-Master.xdc:121]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 13]]'. [C:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/constrs_1/imports/Desktop/Zedboard-Master.xdc:407]
Finished Parsing XDC File [C:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/constrs_1/imports/Desktop/Zedboard-Master.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/constrs_1/imports/Desktop/Zedboard-Master.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/design_1_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/constrs_1/imports/Desktop/Zedboard-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/NIM+/HGCal_NIM+/HGCal_NIM+.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/NIM+/HGCal_NIM+/HGCal_NIM+.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1010.051 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1010.051 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1010.051 ; gain = 391.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1010.051 ; gain = 391.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cke. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cke. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 97).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 98).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 99).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 100).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 101).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 102).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 103).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 104).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 105).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 106).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 107).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 108).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 109).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 110).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 111).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 112).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 113).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 114).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 115).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 116).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 117).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 118).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 119).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 120).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 121).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 122).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 123).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 124).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 125).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 126).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 127).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 128).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 129).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 130).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 131).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 132).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 133).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 134).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 135).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 136).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 137).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_odt. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 138).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_odt. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 139).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 140).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 141).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 142).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 143).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 144).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 145).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 146).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 147).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 148).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 149).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 150).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 151).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 152).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 153).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 154).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 155).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 156).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 157).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 158).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 159).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 160).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 161).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 162).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 163).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 164).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 165).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 166).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 167).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 168).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 169).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 170).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 171).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 172).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 173).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 174).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 175).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 176).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 177).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 178).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 179).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 180).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 181).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 182).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 183).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 184).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 185).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 186).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 187).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 188).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 189).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 190).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 191).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 192).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 193).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 194).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 195).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 196).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 197).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 198).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 199).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 200).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 201).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 202).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 203).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 204).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 205).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 206).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 207).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 208).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 209).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 210).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 211).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 212).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 213).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 214).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 215).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 216).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 217).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 218).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 219).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 220).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 221).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 222).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 223).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 224).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 225).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 226).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 227).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 228).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 229).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 230).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 231).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 232).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 233).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 234).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 235).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 236).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 237).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 238).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 239).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 240).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 241).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 242).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 243).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 244).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 245).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 246).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 247).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 248).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 249).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 250).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 251).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 252).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 253).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 254).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 255).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 256).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 257).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 258).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 259).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 260).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 261).
Applied set_property IO_BUFFER_TYPE = NONE for FMC_LA01_CC_N. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_NIMInput_DACControl_0_0/design_1_NIMInput_DACControl_0_0/design_1_NIMInput_DACControl_0_0_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FMC_LA01_CC_N. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_NIMInput_DACControl_0_0/design_1_NIMInput_DACControl_0_0/design_1_NIMInput_DACControl_0_0_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for FMC_LA01_CC_P. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_NIMInput_DACControl_0_0/design_1_NIMInput_DACControl_0_0/design_1_NIMInput_DACControl_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FMC_LA01_CC_P. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_NIMInput_DACControl_0_0/design_1_NIMInput_DACControl_0_0/design_1_NIMInput_DACControl_0_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for FMC_LA02_N. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_NIMInput_DACControl_0_0/design_1_NIMInput_DACControl_0_0/design_1_NIMInput_DACControl_0_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FMC_LA02_N. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_NIMInput_DACControl_0_0/design_1_NIMInput_DACControl_0_0/design_1_NIMInput_DACControl_0_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for FMC_LA02_P. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_NIMInput_DACControl_0_0/design_1_NIMInput_DACControl_0_0/design_1_NIMInput_DACControl_0_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FMC_LA02_P. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_NIMInput_DACControl_0_0/design_1_NIMInput_DACControl_0_0/design_1_NIMInput_DACControl_0_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for FMC_LA03_N. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_NIMInput_DACControl_0_0/design_1_NIMInput_DACControl_0_0/design_1_NIMInput_DACControl_0_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FMC_LA03_N. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_NIMInput_DACControl_0_0/design_1_NIMInput_DACControl_0_0/design_1_NIMInput_DACControl_0_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for FMC_LA03_P. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_NIMInput_DACControl_0_0/design_1_NIMInput_DACControl_0_0/design_1_NIMInput_DACControl_0_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FMC_LA03_P. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_NIMInput_DACControl_0_0/design_1_NIMInput_DACControl_0_0/design_1_NIMInput_DACControl_0_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for FMC_LA12_N. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_NIMInput_DACControl_0_0/design_1_NIMInput_DACControl_0_0/design_1_NIMInput_DACControl_0_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FMC_LA12_N. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_NIMInput_DACControl_0_0/design_1_NIMInput_DACControl_0_0/design_1_NIMInput_DACControl_0_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for FMC_LA12_P. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_NIMInput_DACControl_0_0/design_1_NIMInput_DACControl_0_0/design_1_NIMInput_DACControl_0_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FMC_LA12_P. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_NIMInput_DACControl_0_0/design_1_NIMInput_DACControl_0_0/design_1_NIMInput_DACControl_0_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for FMC_LA13_N. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_NIMInput_DACControl_0_0/design_1_NIMInput_DACControl_0_0/design_1_NIMInput_DACControl_0_0_in_context.xdc, line 17).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FMC_LA13_N. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_NIMInput_DACControl_0_0/design_1_NIMInput_DACControl_0_0/design_1_NIMInput_DACControl_0_0_in_context.xdc, line 18).
Applied set_property IO_BUFFER_TYPE = NONE for FMC_LA13_P. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_NIMInput_DACControl_0_0/design_1_NIMInput_DACControl_0_0/design_1_NIMInput_DACControl_0_0_in_context.xdc, line 19).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FMC_LA13_P. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_NIMInput_DACControl_0_0/design_1_NIMInput_DACControl_0_0/design_1_NIMInput_DACControl_0_0_in_context.xdc, line 20).
Applied set_property IO_BUFFER_TYPE = NONE for FMC_LA14_N. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_NIMInput_DACControl_0_0/design_1_NIMInput_DACControl_0_0/design_1_NIMInput_DACControl_0_0_in_context.xdc, line 21).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FMC_LA14_N. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_NIMInput_DACControl_0_0/design_1_NIMInput_DACControl_0_0/design_1_NIMInput_DACControl_0_0_in_context.xdc, line 22).
Applied set_property IO_BUFFER_TYPE = NONE for FMC_LA14_P. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_NIMInput_DACControl_0_0/design_1_NIMInput_DACControl_0_0/design_1_NIMInput_DACControl_0_0_in_context.xdc, line 23).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FMC_LA14_P. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_NIMInput_DACControl_0_0/design_1_NIMInput_DACControl_0_0/design_1_NIMInput_DACControl_0_0_in_context.xdc, line 24).
Applied set_property IO_BUFFER_TYPE = NONE for FMC_LA15_N. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_NIMInput_DACControl_0_0/design_1_NIMInput_DACControl_0_0/design_1_NIMInput_DACControl_0_0_in_context.xdc, line 25).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FMC_LA15_N. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_NIMInput_DACControl_0_0/design_1_NIMInput_DACControl_0_0/design_1_NIMInput_DACControl_0_0_in_context.xdc, line 26).
Applied set_property IO_BUFFER_TYPE = NONE for FMC_LA15_P. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_NIMInput_DACControl_0_0/design_1_NIMInput_DACControl_0_0/design_1_NIMInput_DACControl_0_0_in_context.xdc, line 27).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FMC_LA15_P. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_NIMInput_DACControl_0_0/design_1_NIMInput_DACControl_0_0/design_1_NIMInput_DACControl_0_0_in_context.xdc, line 28).
Applied set_property IO_BUFFER_TYPE = NONE for FMC_LA16_N. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_NIMInput_DACControl_0_0/design_1_NIMInput_DACControl_0_0/design_1_NIMInput_DACControl_0_0_in_context.xdc, line 29).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FMC_LA16_N. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_NIMInput_DACControl_0_0/design_1_NIMInput_DACControl_0_0/design_1_NIMInput_DACControl_0_0_in_context.xdc, line 30).
Applied set_property IO_BUFFER_TYPE = NONE for FMC_LA16_P. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_NIMInput_DACControl_0_0/design_1_NIMInput_DACControl_0_0/design_1_NIMInput_DACControl_0_0_in_context.xdc, line 31).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FMC_LA16_P. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_NIMInput_DACControl_0_0/design_1_NIMInput_DACControl_0_0/design_1_NIMInput_DACControl_0_0_in_context.xdc, line 32).
Applied set_property IO_BUFFER_TYPE = NONE for FMC_LA06_N. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_OutputLogic_0_0/design_1_OutputLogic_0_0/design_1_OutputLogic_0_0_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FMC_LA06_N. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_OutputLogic_0_0/design_1_OutputLogic_0_0/design_1_OutputLogic_0_0_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for FMC_LA06_P. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_OutputLogic_0_0/design_1_OutputLogic_0_0/design_1_OutputLogic_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FMC_LA06_P. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_OutputLogic_0_0/design_1_OutputLogic_0_0/design_1_OutputLogic_0_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for FMC_LA07_N. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_OutputLogic_0_0/design_1_OutputLogic_0_0/design_1_OutputLogic_0_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FMC_LA07_N. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_OutputLogic_0_0/design_1_OutputLogic_0_0/design_1_OutputLogic_0_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for FMC_LA07_P. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_OutputLogic_0_0/design_1_OutputLogic_0_0/design_1_OutputLogic_0_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FMC_LA07_P. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_OutputLogic_0_0/design_1_OutputLogic_0_0/design_1_OutputLogic_0_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for FMC_LA08_N. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_OutputLogic_0_0/design_1_OutputLogic_0_0/design_1_OutputLogic_0_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FMC_LA08_N. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_OutputLogic_0_0/design_1_OutputLogic_0_0/design_1_OutputLogic_0_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for FMC_LA08_P. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_OutputLogic_0_0/design_1_OutputLogic_0_0/design_1_OutputLogic_0_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FMC_LA08_P. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_OutputLogic_0_0/design_1_OutputLogic_0_0/design_1_OutputLogic_0_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for FMC_LA09_N. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_OutputLogic_0_0/design_1_OutputLogic_0_0/design_1_OutputLogic_0_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FMC_LA09_N. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_OutputLogic_0_0/design_1_OutputLogic_0_0/design_1_OutputLogic_0_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for FMC_LA09_P. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_OutputLogic_0_0/design_1_OutputLogic_0_0/design_1_OutputLogic_0_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FMC_LA09_P. (constraint file  c:/NIM+/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_OutputLogic_0_0/design_1_OutputLogic_0_0/design_1_OutputLogic_0_0_in_context.xdc, line 16).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_gpio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_gpio_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_gpio_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_gpio_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_gpio_4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps7_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps7_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rst_ps7_0_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/NIMInput_DACControl_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/OutputLogic_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/PulseCounter_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/DisplayLEDs_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/PulseCounter_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/PulseCounter_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/PulseCounter_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_gpio_5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_gpio_6. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_gpio_7. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_gpio_8. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_gpio_9. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/join_truth_tables_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_gpio_10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_gpio_11. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_gpio_12. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_gpio_13. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_gpio_14. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_gpio_15. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_gpio_16. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_gpio_17. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_gpio_18. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_gpio_19. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_gpio_20. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_gpio_21. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_gpio_22. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_gpio_23. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/join_truth_tables_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/join_truth_tables_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/join_truth_tables_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps7_0_axi_periph/tier2_xbar_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps7_0_axi_periph/tier2_xbar_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps7_0_axi_periph/tier2_xbar_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1010.051 ; gain = 391.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1010.051 ; gain = 391.027
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1010.051 ; gain = 391.027
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/processing_system7_0/FCLK_CLK0' to pin 'design_1_i/processing_system7_0/bbstub_FCLK_CLK0/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1010.051 ; gain = 391.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1010.051 ; gain = 391.027
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1010.051 ; gain = 391.027
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1010.051 ; gain = 391.027
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1010.051 ; gain = 391.027
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1010.051 ; gain = 391.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1010.051 ; gain = 391.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1010.051 ; gain = 391.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1010.051 ; gain = 391.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------------------+----------+
|      |BlackBox name                    |Instances |
+------+---------------------------------+----------+
|1     |design_1_tier2_xbar_0_0          |         1|
|2     |design_1_tier2_xbar_1_0          |         1|
|3     |design_1_tier2_xbar_2_0          |         1|
|4     |design_1_xbar_0                  |         1|
|5     |design_1_auto_pc_0               |         1|
|6     |design_1_DisplayLEDs_0_0         |         1|
|7     |design_1_NIMInput_DACControl_0_0 |         1|
|8     |design_1_OutputLogic_0_0         |         1|
|9     |design_1_PulseCounter_0_0        |         1|
|10    |design_1_PulseCounter_1_0        |         1|
|11    |design_1_PulseCounter_2_0        |         1|
|12    |design_1_PulseCounter_3_0        |         1|
|13    |design_1_axi_gpio_0_0            |         1|
|14    |design_1_axi_gpio_1_0            |         1|
|15    |design_1_axi_gpio_10_1           |         1|
|16    |design_1_axi_gpio_10_2           |         1|
|17    |design_1_axi_gpio_10_3           |         1|
|18    |design_1_axi_gpio_10_4           |         1|
|19    |design_1_axi_gpio_10_5           |         1|
|20    |design_1_axi_gpio_10_6           |         1|
|21    |design_1_axi_gpio_10_7           |         1|
|22    |design_1_axi_gpio_10_8           |         1|
|23    |design_1_axi_gpio_10_9           |         1|
|24    |design_1_axi_gpio_10_10          |         1|
|25    |design_1_axi_gpio_2_0            |         1|
|26    |design_1_axi_gpio_11_0           |         1|
|27    |design_1_axi_gpio_11_1           |         1|
|28    |design_1_axi_gpio_11_2           |         1|
|29    |design_1_axi_gpio_11_3           |         1|
|30    |design_1_axi_gpio_3_0            |         1|
|31    |design_1_axi_gpio_4_0            |         1|
|32    |design_1_axi_gpio_5_1            |         1|
|33    |design_1_axi_gpio_6_1            |         1|
|34    |design_1_axi_gpio_6_3            |         1|
|35    |design_1_axi_gpio_6_4            |         1|
|36    |design_1_axi_gpio_6_5            |         1|
|37    |design_1_join_truth_tables_0_0   |         1|
|38    |design_1_join_truth_tables_0_1   |         1|
|39    |design_1_join_truth_tables_0_2   |         1|
|40    |design_1_join_truth_tables_0_3   |         1|
|41    |design_1_processing_system7_0_0  |         1|
|42    |design_1_rst_ps7_0_100M_0        |         1|
+------+---------------------------------+----------+

Report Cell Usage: 
+------+----------------------------------------+------+
|      |Cell                                    |Count |
+------+----------------------------------------+------+
|1     |design_1_DisplayLEDs_0_0_bbox_0         |     1|
|2     |design_1_NIMInput_DACControl_0_0_bbox_1 |     1|
|3     |design_1_OutputLogic_0_0_bbox_2         |     1|
|4     |design_1_PulseCounter_0_0_bbox_3        |     1|
|5     |design_1_PulseCounter_1_0_bbox_4        |     1|
|6     |design_1_PulseCounter_2_0_bbox_5        |     1|
|7     |design_1_PulseCounter_3_0_bbox_6        |     1|
|8     |design_1_auto_pc_0_bbox_36              |     1|
|9     |design_1_axi_gpio_0_0_bbox_7            |     1|
|10    |design_1_axi_gpio_10_10_bbox_18         |     1|
|11    |design_1_axi_gpio_10_1_bbox_9           |     1|
|12    |design_1_axi_gpio_10_2_bbox_10          |     1|
|13    |design_1_axi_gpio_10_3_bbox_11          |     1|
|14    |design_1_axi_gpio_10_4_bbox_12          |     1|
|15    |design_1_axi_gpio_10_5_bbox_13          |     1|
|16    |design_1_axi_gpio_10_6_bbox_14          |     1|
|17    |design_1_axi_gpio_10_7_bbox_15          |     1|
|18    |design_1_axi_gpio_10_8_bbox_16          |     1|
|19    |design_1_axi_gpio_10_9_bbox_17          |     1|
|20    |design_1_axi_gpio_11_0_bbox_20          |     1|
|21    |design_1_axi_gpio_11_1_bbox_21          |     1|
|22    |design_1_axi_gpio_11_2_bbox_22          |     1|
|23    |design_1_axi_gpio_11_3_bbox_23          |     1|
|24    |design_1_axi_gpio_1_0_bbox_8            |     1|
|25    |design_1_axi_gpio_2_0_bbox_19           |     1|
|26    |design_1_axi_gpio_3_0_bbox_24           |     1|
|27    |design_1_axi_gpio_4_0_bbox_25           |     1|
|28    |design_1_axi_gpio_5_1_bbox_26           |     1|
|29    |design_1_axi_gpio_6_1_bbox_27           |     1|
|30    |design_1_axi_gpio_6_3_bbox_28           |     1|
|31    |design_1_axi_gpio_6_4_bbox_29           |     1|
|32    |design_1_axi_gpio_6_5_bbox_30           |     1|
|33    |design_1_join_truth_tables_0_0_bbox_31  |     1|
|34    |design_1_join_truth_tables_0_1_bbox_32  |     1|
|35    |design_1_join_truth_tables_0_2_bbox_33  |     1|
|36    |design_1_join_truth_tables_0_3_bbox_34  |     1|
|37    |design_1_processing_system7_0_0_bbox_35 |     1|
|38    |design_1_rst_ps7_0_100M_0_bbox_41       |     1|
|39    |design_1_tier2_xbar_0_0_bbox_37         |     1|
|40    |design_1_tier2_xbar_1_0_bbox_38         |     1|
|41    |design_1_tier2_xbar_2_0_bbox_39         |     1|
|42    |design_1_xbar_0_bbox_40                 |     1|
|43    |OBUF                                    |    19|
+------+----------------------------------------+------+

Report Instance Areas: 
+------+---------------------+----------------------------+------+
|      |Instance             |Module                      |Cells |
+------+---------------------+----------------------------+------+
|1     |top                  |                            |  6965|
|2     |  design_1_i         |design_1                    |  6946|
|3     |    ps7_0_axi_periph |design_1_ps7_0_axi_periph_0 |  3338|
|4     |      s00_couplers   |s00_couplers_imp_UYSKKA     |   177|
+------+---------------------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1010.051 ; gain = 391.027
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 50 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 1010.051 ; gain = 258.340
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1010.051 ; gain = 391.027
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1010.051 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
163 Infos, 111 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 1010.051 ; gain = 680.707
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1010.051 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/NIM+/HGCal_NIM+/HGCal_NIM+.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Sep  1 23:08:17 2021...
