--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml Instruccion_top.twx Instruccion_top.ncd -o
Instruccion_top.twr Instruccion_top.pcf -ucf Instruccion_top.ucf

Design file:              Instruccion_top.ncd
Physical constraint file: Instruccion_top.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
A<0>        |    0.653(R)|      FAST  |    0.850(R)|      SLOW  |clk_BUFGP         |   0.000|
A<1>        |    0.665(R)|      FAST  |    0.809(R)|      SLOW  |clk_BUFGP         |   0.000|
A<2>        |   -0.404(R)|      FAST  |    2.181(R)|      SLOW  |clk_BUFGP         |   0.000|
A<3>        |    0.021(R)|      FAST  |    1.682(R)|      SLOW  |clk_BUFGP         |   0.000|
A<4>        |    1.529(R)|      FAST  |   -0.295(R)|      SLOW  |clk_BUFGP         |   0.000|
A<5>        |    0.105(R)|      FAST  |    1.653(R)|      SLOW  |clk_BUFGP         |   0.000|
A<6>        |   -0.108(R)|      FAST  |    1.827(R)|      SLOW  |clk_BUFGP         |   0.000|
A<7>        |   -0.262(R)|      FAST  |    2.047(R)|      SLOW  |clk_BUFGP         |   0.000|
B<0>        |   -0.077(R)|      FAST  |    1.789(R)|      SLOW  |clk_BUFGP         |   0.000|
B<1>        |   -0.183(R)|      FAST  |    1.926(R)|      SLOW  |clk_BUFGP         |   0.000|
B<2>        |   -0.241(R)|      FAST  |    2.017(R)|      SLOW  |clk_BUFGP         |   0.000|
B<3>        |   -0.624(R)|      FAST  |    2.512(R)|      SLOW  |clk_BUFGP         |   0.000|
B<4>        |   -0.596(R)|      FAST  |    2.499(R)|      SLOW  |clk_BUFGP         |   0.000|
B<5>        |   -0.407(R)|      FAST  |    2.242(R)|      SLOW  |clk_BUFGP         |   0.000|
B<6>        |   -0.520(R)|      FAST  |    2.349(R)|      SLOW  |clk_BUFGP         |   0.000|
B<7>        |   -0.180(R)|      FAST  |    1.987(R)|      SLOW  |clk_BUFGP         |   0.000|
S<0>        |    0.650(R)|      FAST  |    1.626(R)|      SLOW  |clk_BUFGP         |   0.000|
S<1>        |    0.721(R)|      FAST  |    1.898(R)|      SLOW  |clk_BUFGP         |   0.000|
S<2>        |    0.774(R)|      FAST  |    1.571(R)|      SLOW  |clk_BUFGP         |   0.000|
clr         |   -0.070(R)|      FAST  |    2.052(R)|      SLOW  |clk_BUFGP         |   0.000|
inicio      |   -0.366(R)|      FAST  |    2.299(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
F<0>        |         9.122(R)|      SLOW  |         3.329(R)|      FAST  |clk_BUFGP         |   0.000|
F<1>        |         9.213(R)|      SLOW  |         3.391(R)|      FAST  |clk_BUFGP         |   0.000|
F<2>        |         9.381(R)|      SLOW  |         3.483(R)|      FAST  |clk_BUFGP         |   0.000|
F<3>        |         8.948(R)|      SLOW  |         3.217(R)|      FAST  |clk_BUFGP         |   0.000|
F<4>        |         9.114(R)|      SLOW  |         3.324(R)|      FAST  |clk_BUFGP         |   0.000|
F<5>        |         9.325(R)|      SLOW  |         3.427(R)|      FAST  |clk_BUFGP         |   0.000|
F<6>        |         9.327(R)|      SLOW  |         3.449(R)|      FAST  |clk_BUFGP         |   0.000|
F<7>        |         9.416(R)|      SLOW  |         3.483(R)|      FAST  |clk_BUFGP         |   0.000|
N           |        11.205(R)|      SLOW  |         3.667(R)|      FAST  |clk_BUFGP         |   0.000|
Z           |        12.149(R)|      SLOW  |         3.895(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.166|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
S<0>           |N              |    8.814|
S<0>           |Z              |    9.758|
S<1>           |N              |    7.723|
S<1>           |Z              |    9.104|
S<2>           |N              |    8.019|
S<2>           |Z              |    9.216|
---------------+---------------+---------+


Analysis completed Thu May 04 18:04:25 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 381 MB



