Amit Agarwal , Bipul C. Paul , Hamid Mahmoodi , Animesh Datta , Kaushik Roy, A process-tolerant cache architecture for improved yield in nanoscale technologies, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.13 n.1, p.27-38, January 2005[doi>10.1109/TVLSI.2004.840407]
H. Al-Omari and K. Sabri. 2006. New graph coloring algorithms. American Journal of Math and Statistics 2, 4, 739--741.
Amin Ansari , Shuguang Feng , Shantanu Gupta , Scott Mahlke, Enabling ultra low voltage system operation by tolerating on-chip cache failures, Proceedings of the 2009 ACM/IEEE international symposium on Low power electronics and design, August 19-21, 2009, San Fancisco, CA, USA[doi>10.1145/1594233.1594309]
Amin Ansari , Shantanu Gupta , Shuguang Feng , Scott Mahlke, ZerehCache: armoring cache architectures in high defect density technologies, Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, December 12-16, 2009, New York, New York[doi>10.1145/1669112.1669127]
Todd Austin , Eric Larson , Dan Ernst, SimpleScalar: An Infrastructure for Computer System Modeling, Computer, v.35 n.2, p.59-67, February 2002[doi>10.1109/2.982917]
B. Calhoun and A. Chandrakasan. 2006. A 256kb sub-threshold SRAM in 65nm CMOS. In Proceedings of the International Solid-State Circuits Conference (ISSCC). 2592--2601.
Arup Chakraborty , Houman Homayoun , Amin Khajeh , Nikil Dutt , Ahmed Eltawil , Fadi Kurdahi, E < MC2: less energy through multi-copy cache, Proceedings of the 2010 international conference on Compilers, architectures and synthesis for embedded systems, October 24-29, 2010, Scottsdale, Arizona, USA[doi>10.1145/1878921.1878956]
Arup Chakraborty , Houman Homayoun , Amin Khajeh , Nikil Dutt , Ahmed Eltawil , Fadi Kurdahi, Multicopy Cache: A Highly Energy-Efficient Cache Architecture, ACM Transactions on Embedded Computing Systems (TECS), v.13 n.5s, p.1-27, November 2014[doi>10.1145/2632162]
L. Chang, D. M. Fried, J. Hergenrother, J. W. Sleight, R. H. Dennard, R. K. Montoye, L. Sekaric, S. J. McNab, A. W. Topol, C. D. Adams, K. W. Guarini, and W. Haensch. 2005. Stable SRAM cell design for the 32 nm node and beyond. In Proceedings of the Symposium on VLSI Technology. 128--129.
C. L. Chen , M. Y. Hsiao, Error-correcting codes for semiconductor memory applications: a state-of-the-art review, IBM Journal of Research and Development, v.28 n.2, p.124-134, March 1984[doi>10.1147/rd.282.0124]
Gregory K. Chen , David Blaauw , Trevor Mudge , Dennis Sylvester , Nam Sung Kim, Yield-driven near-threshold SRAM design, Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design, November 05-08, 2007, San Jose, California
Zeshan Chishti , Alaa R. Alameldeen , Chris Wilkerson , Wei Wu , Shih-Lien Lu, Improving cache lifetime reliability at ultra-low voltages, Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, December 12-16, 2009, New York, New York[doi>10.1145/1669112.1669126]
Jangwoo Kim , Nikos Hardavellas , Ken Mai , Babak Falsafi , James Hoe, Multi-bit Error Tolerant Caches Using Two-Dimensional Error Coding, Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture, p.197-209, December 01-05, 2007[doi>10.1109/MICRO.2007.28]
W. Klotz. 2002. Graph Coloring Algorithms. Mathematik-Bericht 5, Clausthal University of Technology, Clausthal, Germany.
Cheng-Kok Koh , Weng-Fai Wong , Yiran Chen , Hai Li, The salvage cache: a fault-tolerant cache architecture for next-generation memory technologies, Proceedings of the 2009 IEEE international conference on Computer design, October 04-07, 2009, Lake Tahoe, California, USA
Cheng-Kok Koh , Weng-Fai Wong , Yiran Chen , Hai Li, Tolerating process variations in large, set-associative caches: The buddy cache, ACM Transactions on Architecture and Code Optimization (TACO), v.6 n.2, p.1-34, June 2009[doi>10.1145/1543753.1543757]
Jaydeep P. Kulkarni , Keejong Kim , Kaushik Roy, A 160 mV, fully differential, robust schmitt trigger based sub-threshold SRAM, Proceedings of the 2007 international symposium on Low power electronics and design, August 27-29, 2007, Portland, OR, USA[doi>10.1145/1283780.1283818]
F. Moradi, D. Wisland, S. Aunet, H. Mahmoodi, and T. Cao. 2008. 65 nm sub-threshold 11t-SRAM for ultra low voltage applications. In Proceedings of the International Symposium on System-on-a-Chip. 113--118.
Y. Morita, H. Fujiwara, H. Noguchi, Y. Iguchi, K. Nii, H. Kawaguchi, and M. Yoshimoto. 2007. An area-conscious low-voltage-oriented 8t-SRAM design under DVS environment. In Proceedings of the IEEE Symposium on VLSI Circuits. 256--257.
S. Mukhopadhyay , H. Mahmoodi , K. Roy, Modeling of failure probability and statistical design of SRAM array for yield enhancement in nanoscaled CMOS, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.24 n.12, p.1859-1880, November 2006[doi>10.1109/TCAD.2005.852295]
N. Muralimanohar, R. Balasubramonian, and N. Jouppi. 2009. Cacti 6.5. Technical Report. HP Laboratories.
Serkan Ozdemir , Debjit Sinha , Gokhan Memik , Jonathan Adams , Hai Zhou, Yield-Aware Cache Architectures, Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture, p.15-25, December 09-13, 2006[doi>10.1109/MICRO.2006.52]
David Roberts , Nam Sung Kim , Trevor Mudge, On-Chip Cache Device Scaling Limits and Effective Fault Repair Techniques in Future Nanoscale Technology, Proceedings of the 10th Euromicro Conference on Digital System Design Architectures, Methods and Tools, p.570-578, August 29-31, 2007[doi>10.1109/DSD.2007.83]
Avesta Sasan , Houman Homayoun , Ahmed Eltawil , Fadi Kurdahi, A fault tolerant cache architecture for sub 500mV operation: resizable data composer cache (RDC-cache), Proceedings of the 2009 international conference on Compilers, architecture, and synthesis for embedded systems, October 11-16, 2009, Grenoble, France[doi>10.1145/1629395.1629431]
A. Sasan , H. Homayoun , A. M. Eltawil , F. Kurdahi, Inquisitive Defect Cache: A Means of Combating Manufacturing Induced Process Variation, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.19 n.9, p.1597-1609, September 2011[doi>10.1109/TVLSI.2010.2055589]
Philip P. Shirvani , Edward J. McCluskey, PADded Cache: A New Fault-Tolerance Technique for Cache Memories, Proceedings of the 1999 17TH IEEE VLSI Test Symposium, p.440, April 26-30, 1999
N. Verma and A. Chandrakasan. 2008. A 256 kb 65 nm 8t subthreshold SRAM employing sense-amplifier redundancy. IEEE Journal of Solid-State Circuits 43, 1, 141--149.
Chris Wilkerson , Hongliang Gao , Alaa R. Alameldeen , Zeshan Chishti , Muhammad Khellah , Shih-Lien Lu, Trading off Cache Capacity for Reliability to Enable Low Voltage Operation, Proceedings of the 35th Annual International Symposium on Computer Architecture, p.203-214, June 21-25, 2008[doi>10.1109/ISCA.2008.22]
W.-F. Wong, C.-K. Koh, Y. Chen, and H. Li. 2007. VOSCH: Voltage scaled cache hierarchies. In Proceedings of the 25th International Conference on Computer Design. 496--503.
Doe Hyun Yoon , Mattan Erez, Memory mapped ECC: low-cost error protection for last level caches, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555771]
Doe Hyun Yoon , Mattan Erez, Flexible cache error protection using an ECC FIFO, Proceedings of the Conference on High Performance Computing Networking, Storage and Analysis, November 14-20, 2009, Portland, Oregon[doi>10.1145/1654059.1654109]
Chuanjun Zhang , Frank Vahid , Walid Najjar, A highly configurable cache for low energy embedded systems, ACM Transactions on Embedded Computing Systems (TECS), v.4 n.2, p.363-387, May 2005[doi>10.1145/1067915.1067921]
