<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.5"/>
<title>Contiki 3.x: cpu/arm/k60/system_MK60D10.c Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">Contiki 3.x
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.5 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="examples.html"><span>Examples</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_c433b04169c945a1c7f0848f853d4379.html">cpu</a></li><li class="navelem"><a class="el" href="dir_83b13d63f2ec0f998de1624b1d15afa3.html">arm</a></li><li class="navelem"><a class="el" href="dir_c9aafbbb9d0fd4ec63fd4543108fb93c.html">k60</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">system_MK60D10.c</div>  </div>
</div><!--header-->
<div class="contents">
<a href="a01265.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2014, Eistec AB.</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * All rights reserved.</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * are met:</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * 1. Redistributions of source code must retain the above copyright</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer.</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * 2. Redistributions in binary form must reproduce the above copyright</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer in the</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> *    documentation and/or other materials provided with the distribution.</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * 3. Neither the name of the copyright holder nor the names of its contributors</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> *    may be used to endorse or promote products derived from this software</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *    without specific prior written permission.</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS &quot;AS IS&quot;</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * POSSIBILITY OF SUCH DAMAGE.</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * This file is part of the Mulle platform port of the Contiki operating system.</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> * \file</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> *         Implementation of K60 clock configuration.</span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> * \author</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"> *         Joakim Gebart &lt;joakim.gebart@eistec.se&gt;</span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;</div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;</div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;</div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#include &lt;stdint.h&gt;</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="a01255.html">K60.h</a>&quot;</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#include &quot;rtc.h&quot;</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="a01997.html">config-clocks.h</a>&quot;</span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;</div>
<div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="a01260.html#aa3cd3e43291e81e795d642b79b6088e6">   48</a></span>&#160;uint32_t <a class="code" href="a01265.html#aa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a> = <a class="code" href="a01997.html#a87431195115b66c4874dc05a6eae554f">DEFAULT_SYSTEM_CLOCK</a>; <span class="comment">/* Current core clock frequency*/</span></div>
<div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="a01260.html#ab9a7faaf3f56b9a19e19d38053357d7b">   49</a></span>&#160;uint32_t <a class="code" href="a01265.html#ab9a7faaf3f56b9a19e19d38053357d7b">SystemSysClock</a> = <a class="code" href="a01997.html#a87431195115b66c4874dc05a6eae554f">DEFAULT_SYSTEM_CLOCK</a>; <span class="comment">/* Current system clock frequency */</span></div>
<div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="a01260.html#a1cae06db4e857f7822c1b820d71809ab">   50</a></span>&#160;uint32_t <a class="code" href="a01265.html#a1cae06db4e857f7822c1b820d71809ab">SystemBusClock</a> = <a class="code" href="a01997.html#a87431195115b66c4874dc05a6eae554f">DEFAULT_SYSTEM_CLOCK</a>; <span class="comment">/* Current bus clock frequency */</span></div>
<div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="a01260.html#a952e82b1cf3f9f9c65c31e92b1efb4a4">   51</a></span>&#160;uint32_t <a class="code" href="a01265.html#a952e82b1cf3f9f9c65c31e92b1efb4a4">SystemFlexBusClock</a> = <a class="code" href="a01997.html#a87431195115b66c4874dc05a6eae554f">DEFAULT_SYSTEM_CLOCK</a>; <span class="comment">/* Current FlexBus clock frequency */</span></div>
<div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="a01260.html#a5fd69a3eeb4967a9cab470f0ac49703a">   52</a></span>&#160;uint32_t <a class="code" href="a01265.html#a5fd69a3eeb4967a9cab470f0ac49703a">SystemFlashClock</a> = <a class="code" href="a01997.html#a87431195115b66c4874dc05a6eae554f">DEFAULT_SYSTEM_CLOCK</a>; <span class="comment">/* Current flash clock frequency */</span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;</div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment">/* Initialize RTC oscillator as early as possible since we are using it as a</span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment"> * base clock for the FLL.</span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment"> * It takes a while to stabilize the oscillator, therefore we do this as soon as</span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment"> * possible during boot in order to let it stabilize while other stuff is</span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment"> * initializing. */</span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment"> * Arrange so that the rtc_init() function is called during early init.</span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment"> * Start up crystal to let it stabilize while we copy data */</span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment">/* If the clock is not stable then the UART will have the wrong baud rate for debug prints */</span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="keywordtype">void</span> <a class="code" href="a01240.html#a445500277ba0e363873b34cffc015745">__attribute__</a>((section(<span class="stringliteral">&quot;.preinit_array&quot;</span>))) (*preinit_rtc_init[])(<span class="keywordtype">void</span>) = {<a class="code" href="a01247.html#acf9024748b942a7ae375cf75951afa9c">rtc_init</a>};</div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;</div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;</div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment">/* System clock initialization */</span></div>
<div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="a01265.html#a93f514700ccf00d08dbdcff7f1224eb2">   67</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="a01265.html#a93f514700ccf00d08dbdcff7f1224eb2">SystemInit</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;{</div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;  <span class="keywordtype">int</span> i;</div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;</div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;  <span class="comment">/* Check that the running CPU revision matches the compiled revision */</span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="a02211.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;CPUID != K60_EXPECTED_CPUID)</div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;  {</div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;    uint32_t CPUID = <a class="code" href="a02211.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;CPUID; <span class="comment">/* This is only to ease debugging, type</span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment">                   * &quot;print /x CPUID&quot; in gdb */</span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;    uint32_t SILICON_REVISION = (<a class="code" href="a02211.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;CPUID &amp; <a class="code" href="a02208.html#ga2ec0448b6483f77e7f5d08b4b81d85df">SCB_CPUID_REVISION_Msk</a>) + 1;</div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;    (void)CPUID; <span class="comment">/* prevents compiler warnings about an unused variable. */</span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;    (void)SILICON_REVISION;</div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;</div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;    <span class="comment">/* Running on the wrong CPU, the clock initialization is different</span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="comment">     * between silicon revision 1.x and 2.x (LSB of CPUID) */</span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;    <span class="comment">/* If you unexpectedly end up on this line when debugging:</span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="comment">     * Rebuild the code using the correct value for K60_CPU_REV */</span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;    <a class="code" href="a01255.html#a7713b754a637da79279e190f890452fd">DEBUGGER_BREAK</a>(BREAK_WRONG_K60_CPU_REV);</div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;    <span class="keywordflow">while</span>(1);</div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;  }</div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;</div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;  <span class="comment">/* Set clock prescalers to safe values */</span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;  <span class="comment">/*</span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment">   * We want to achieve the following clocks:</span></div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment">   * Core/system: &lt;100MHz</span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment">   * Bus: &lt;50MHz</span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment">   * FlexBus: &lt;50MHz</span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment">   * Flash: &lt;25MHz</span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment">   *</span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment">   * using dividers 1-2-2-4 will obey the above limits when using a 96MHz FLL source.</span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment">   */</span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;  <a class="code" href="a02407.html#ga3dd2f4c4bfb41778902b4b5350143d9e">SIM</a>-&gt;CLKDIV1 = (</div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;    SIM_CLKDIV1_OUTDIV1(<a class="code" href="a01997.html#ab04211e43cd2d49f9fd402cd6328867f">CONFIG_CLOCK_K60_SYS_DIV</a>) | <span class="comment">/* Core/System clock divider */</span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;    SIM_CLKDIV1_OUTDIV2(<a class="code" href="a01997.html#aedc3db0d8cee22ab47256749246842a7">CONFIG_CLOCK_K60_BUS_DIV</a>) | <span class="comment">/* Bus clock divider */</span></div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;    SIM_CLKDIV1_OUTDIV3(<a class="code" href="a01997.html#a87d59fca491b68800709b55d21252992">CONFIG_CLOCK_K60_FB_DIV</a>) | <span class="comment">/* FlexBus divider, not used in Mulle */</span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;    SIM_CLKDIV1_OUTDIV4(<a class="code" href="a01997.html#acafa890bcf48a3e76794b2eb8d7e8573">CONFIG_CLOCK_K60_FLASH_DIV</a>)); <span class="comment">/* Flash clock divider */</span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;</div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;  <span class="comment">/* Select FLL as source (as opposed to PLL) */</span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;  <a class="code" href="a02407.html#ga3dd2f4c4bfb41778902b4b5350143d9e">SIM</a>-&gt;SOPT2 &amp;= ~(SIM_SOPT2_PLLFLLSEL_MASK);</div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;  <span class="comment">/* Use external 32kHz RTC clock as source for OSC32K */</span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;  <span class="comment">/* Check this */</span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor">  #if K60_CPU_REV == 1</span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor"></span>  <a class="code" href="a02407.html#ga3dd2f4c4bfb41778902b4b5350143d9e">SIM</a>-&gt;SOPT1 |= SIM_SOPT1_OSC32KSEL_MASK;</div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor">  #elif K60_CPU_REV == 2</span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor"></span>  <a class="code" href="a02407.html#ga3dd2f4c4bfb41778902b4b5350143d9e">SIM</a>-&gt;SOPT1 = (<a class="code" href="a02407.html#ga3dd2f4c4bfb41778902b4b5350143d9e">SIM</a>-&gt;SOPT1 &amp; ~(SIM_SOPT1_OSC32KSEL(0b11))) | SIM_SOPT1_OSC32KSEL(0b10);</div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor">  #else</span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor"></span><span class="preprocessor">  #error Unknown K60 CPU revision</span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor"></span><span class="preprocessor">  #endif</span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;  <span class="comment">/* Select RTC 32kHz clock as reference clock for the FLL */</span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor">  #if K60_CPU_REV == 1</span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor"></span>  <span class="comment">/* Rev 1 parts */</span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;  <a class="code" href="a02407.html#ga3dd2f4c4bfb41778902b4b5350143d9e">SIM</a>-&gt;SOPT2 |= SIM_SOPT2_MCGCLKSEL_MASK;</div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor">  #elif K60_CPU_REV == 2</span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor"></span>  <span class="comment">/* Rev 2 parts */</span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;  <a class="code" href="a02377.html#gad7ea2d93cafdbe9298ef1dd52be44f88">MCG</a>-&gt;C7 = (MCG_C7_OSCSEL_MASK);</div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor">  #else</span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor"></span><span class="preprocessor">  #error Unknown K60 CPU revision</span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor"></span><span class="preprocessor">  #endif</span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;  <span class="comment">/* Set range to low frequency input (32kHz) */</span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor">  #if K60_CPU_REV == 1</span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor"></span>  <span class="comment">/* Rev 1 parts */</span></div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;  <a class="code" href="a02377.html#gad7ea2d93cafdbe9298ef1dd52be44f88">MCG</a>-&gt;C2 = (MCG_C2_RANGE(0));</div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor">  #elif K60_CPU_REV == 2</span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor"></span>  <span class="comment">/* Rev 2 parts renamed the parameter RANGE -&gt; RANGE0 */</span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;  <a class="code" href="a02377.html#gad7ea2d93cafdbe9298ef1dd52be44f88">MCG</a>-&gt;C2 = (MCG_C2_RANGE0(0));</div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor">  #else</span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor"></span><span class="preprocessor">  #error Unknown K60 CPU revision</span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor"></span><span class="preprocessor">  #endif</span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;  <span class="comment">/* Select the FLL in the PLLS mux */</span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;  <a class="code" href="a02377.html#gad7ea2d93cafdbe9298ef1dd52be44f88">MCG</a>-&gt;C6 &amp;= ~(MCG_C6_PLLS_MASK);</div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;  <span class="keywordflow">while</span>((<a class="code" href="a02377.html#gad7ea2d93cafdbe9298ef1dd52be44f88">MCG</a>-&gt;S &amp; MCG_S_PLLST_MASK)) {</div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;    <span class="comment">/* Make sure the FLL is selected in the PLLS mux */</span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;  }</div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;</div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;  <span class="comment">/* Select FLL clock as source for the MCGCLKOUT */</span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;  <span class="comment">/* Divide clock by 1 */</span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;  <span class="comment">/* Select FLL as reference clock for MCG */</span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;  <a class="code" href="a02377.html#gad7ea2d93cafdbe9298ef1dd52be44f88">MCG</a>-&gt;C1 = MCG_C1_CLKS(0) | MCG_C1_FRDIV(0);</div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;  <span class="keywordflow">while</span>((<a class="code" href="a02377.html#gad7ea2d93cafdbe9298ef1dd52be44f88">MCG</a>-&gt;S &amp; MCG_S_IREFST_MASK) != 0u) {</div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;    <span class="comment">/* Check that the source of the FLL reference clock is the external reference clock. */</span></div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;  }</div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;  <span class="keywordflow">while</span>((<a class="code" href="a02377.html#gad7ea2d93cafdbe9298ef1dd52be44f88">MCG</a>-&gt;S &amp; MCG_S_CLKST_MASK) != 0x00u) {</div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;    <span class="comment">/* Wait until external reference clock is selected as MCG output */</span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;  }</div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;</div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;  <span class="comment">/* Set FLL scalers to yield 96 MHz clock from 32768 Hz reference */</span></div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;  <a class="code" href="a02377.html#gad7ea2d93cafdbe9298ef1dd52be44f88">MCG</a>-&gt;C4 = (((<a class="code" href="a01997.html#afc18d16ee56f5154dd87d687822a5a04">CONFIG_CLOCK_K60_FLL_MCG_C4_DMX32</a> &lt;&lt; MCG_C4_DMX32_SHIFT) &amp; MCG_C4_DMX32_MASK) |</div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;    MCG_C4_DRST_DRS(<a class="code" href="a01997.html#a3c06dcbc42b61928e41d21ef0deec17e">CONFIG_CLOCK_K60_FLL_MCG_C4_DRST_DRS</a>));</div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;</div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;  <span class="comment">/* At this point we need to wait for 1 ms until the clock is stable.</span></div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="comment">   * Since the clock is not yet stable we can only guess how long we must</span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="comment">   * wait. I have tried to make this as short as possible but still being able</span></div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="comment">   * to read the initialization messages written on the UART.</span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="comment">   * (If the clock is not stable all UART output is garbled until it has</span></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="comment">   * stabilized) */</span></div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;  <span class="keywordflow">for</span>(i = 0; i &lt; 10000; ++i)</div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;  {</div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;    <span class="keyword">asm</span> <span class="keyword">volatile</span> (<span class="stringliteral">&quot;nop\n&quot;</span>);</div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;  }</div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;}</div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;</div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="comment">   -- SystemCoreClockUpdate()</span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;</div>
<div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="a01265.html#ae0c36a9591fe6e9c45ecb21a794f0f0f">  175</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="a01265.html#ae0c36a9591fe6e9c45ecb21a794f0f0f">SystemCoreClockUpdate</a>(<span class="keywordtype">void</span>) {</div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;  uint32_t MCGOUTClock;                                                        <span class="comment">/* Variable to store output clock frequency of the MCG module */</span></div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;  uint8_t Divider;</div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;</div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;  <span class="keywordflow">if</span> ((<a class="code" href="a02377.html#gad7ea2d93cafdbe9298ef1dd52be44f88">MCG</a>-&gt;C1 &amp; MCG_C1_CLKS_MASK) == 0x0u) {</div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;    <span class="comment">/* Output of FLL or PLL is selected */</span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;    <span class="keywordflow">if</span> ((<a class="code" href="a02377.html#gad7ea2d93cafdbe9298ef1dd52be44f88">MCG</a>-&gt;C6 &amp; MCG_C6_PLLS_MASK) == 0x0u) {</div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;      <span class="comment">/* FLL is selected */</span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;      <span class="keywordflow">if</span> ((<a class="code" href="a02377.html#gad7ea2d93cafdbe9298ef1dd52be44f88">MCG</a>-&gt;C1 &amp; MCG_C1_IREFS_MASK) == 0x0u) {</div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;        <span class="comment">/* External reference clock is selected */</span></div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor">#if K60_CPU_REV == 1</span></div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="preprocessor"></span>        <span class="comment">/* rev.1 silicon */</span></div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;        <span class="keywordflow">if</span> ((<a class="code" href="a02407.html#ga3dd2f4c4bfb41778902b4b5350143d9e">SIM</a>-&gt;SOPT2 &amp; SIM_SOPT2_MCGCLKSEL_MASK) == 0x0u) {</div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;          MCGOUTClock = <a class="code" href="a01997.html#acf80ae1c70da6f1932185345fb089ce2">CPU_XTAL_CLK_HZ</a>;                                       <span class="comment">/* System oscillator drives MCG clock */</span></div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;        } <span class="keywordflow">else</span> { <span class="comment">/* (!((SIM-&gt;SOPT2 &amp; SIM_SOPT2_MCGCLKSEL_MASK) == 0x0u)) */</span></div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;          MCGOUTClock = <a class="code" href="a01997.html#ab701f4ea593c322e0f7a3ee5f0572834">CPU_XTAL32k_CLK_HZ</a>;                                    <span class="comment">/* RTC 32 kHz oscillator drives MCG clock */</span></div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;        } <span class="comment">/* (!((SIM-&gt;SOPT2 &amp; SIM_SOPT2_MCGCLKSEL_MASK) == 0x0u)) */</span></div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="preprocessor">#else </span><span class="comment">/* K60_CPU_REV != 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="preprocessor"></span>        <span class="comment">/* rev.2 silicon */</span></div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;        <span class="keywordflow">if</span> ((<a class="code" href="a02377.html#gad7ea2d93cafdbe9298ef1dd52be44f88">MCG</a>-&gt;C7 &amp; MCG_C7_OSCSEL_MASK) == 0x0u) {</div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;          MCGOUTClock = <a class="code" href="a01997.html#acf80ae1c70da6f1932185345fb089ce2">CPU_XTAL_CLK_HZ</a>;                                       <span class="comment">/* System oscillator drives MCG clock */</span></div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;        } <span class="keywordflow">else</span> { <span class="comment">/* (!((MCG-&gt;C7 &amp; MCG_C7_OSCSEL_MASK) == 0x0u)) */</span></div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;          MCGOUTClock = <a class="code" href="a01997.html#ab701f4ea593c322e0f7a3ee5f0572834">CPU_XTAL32k_CLK_HZ</a>;                                    <span class="comment">/* RTC 32 kHz oscillator drives MCG clock */</span></div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;        } <span class="comment">/* (!((MCG-&gt;C7 &amp; MCG_C7_OSCSEL_MASK) == 0x0u)) */</span></div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* K60_CPU_REV != 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="preprocessor"></span>        Divider = (uint8_t)(1u &lt;&lt; ((<a class="code" href="a02377.html#gad7ea2d93cafdbe9298ef1dd52be44f88">MCG</a>-&gt;C1 &amp; MCG_C1_FRDIV_MASK) &gt;&gt; MCG_C1_FRDIV_SHIFT));</div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;        MCGOUTClock = (MCGOUTClock / Divider);  <span class="comment">/* Calculate the divided FLL reference clock */</span></div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;        <span class="keywordflow">if</span> ((<a class="code" href="a02377.html#gad7ea2d93cafdbe9298ef1dd52be44f88">MCG</a>-&gt;C2 &amp; MCG_C2_RANGE0_MASK) != 0x0u) {</div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;          MCGOUTClock /= 32u;                                                  <span class="comment">/* If high range is enabled, additional 32 divider is active */</span></div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;        } <span class="comment">/* ((MCG-&gt;C2 &amp; MCG_C2_RANGE0_MASK) != 0x0u) */</span></div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;      } <span class="keywordflow">else</span> { <span class="comment">/* (!((MCG-&gt;C1 &amp; MCG_C1_IREFS_MASK) == 0x0u)) */</span></div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;        MCGOUTClock = <a class="code" href="a01997.html#a925e4835a9fdb52f03bd354d62d6ba0a">CPU_INT_SLOW_CLK_HZ</a>;                                     <span class="comment">/* The slow internal reference clock is selected */</span></div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;      } <span class="comment">/* (!((MCG-&gt;C1 &amp; MCG_C1_IREFS_MASK) == 0x0u)) */</span></div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;      <span class="comment">/* Select correct multiplier to calculate the MCG output clock  */</span></div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;      <span class="keywordflow">switch</span> (<a class="code" href="a02377.html#gad7ea2d93cafdbe9298ef1dd52be44f88">MCG</a>-&gt;C4 &amp; (MCG_C4_DMX32_MASK | MCG_C4_DRST_DRS_MASK)) {</div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;        <span class="keywordflow">case</span> (0x0u):</div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;          MCGOUTClock *= 640u;</div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;          <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;        <span class="keywordflow">case</span> (MCG_C4_DRST_DRS(0b01)): <span class="comment">/* 0x20u */</span></div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;          MCGOUTClock *= 1280u;</div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;          <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;        <span class="keywordflow">case</span> (MCG_C4_DRST_DRS(0b10)): <span class="comment">/* 0x40u */</span></div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;          MCGOUTClock *= 1920u;</div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;          <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;        <span class="keywordflow">case</span> (MCG_C4_DRST_DRS(0b11)): <span class="comment">/* 0x60u */</span></div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;          MCGOUTClock *= 2560u;</div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;          <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;        <span class="keywordflow">case</span> (MCG_C4_DMX32_MASK): <span class="comment">/* 0x80u */</span></div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;          MCGOUTClock *= 732u;</div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;          <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;        <span class="keywordflow">case</span> (MCG_C4_DMX32_MASK | MCG_C4_DRST_DRS(0b01)): <span class="comment">/* 0xA0u */</span></div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;          MCGOUTClock *= 1464u;</div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;          <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;        <span class="keywordflow">case</span> (MCG_C4_DMX32_MASK | MCG_C4_DRST_DRS(0b10)): <span class="comment">/* 0xC0u */</span></div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;          MCGOUTClock *= 2197u;</div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;          <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;        <span class="keywordflow">case</span> (MCG_C4_DMX32_MASK | MCG_C4_DRST_DRS(0b11)): <span class="comment">/* 0xE0u */</span></div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;          MCGOUTClock *= 2929u;</div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;          <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;        <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;          <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;      }</div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;    } <span class="keywordflow">else</span> { <span class="comment">/* (!((MCG-&gt;C6 &amp; MCG_C6_PLLS_MASK) == 0x0u)) */</span></div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;      <span class="comment">/* PLL is selected */</span></div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;      Divider = (1u + (<a class="code" href="a02377.html#gad7ea2d93cafdbe9298ef1dd52be44f88">MCG</a>-&gt;C5 &amp; MCG_C5_PRDIV0_MASK));</div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;      MCGOUTClock = (uint32_t)(<a class="code" href="a01997.html#acf80ae1c70da6f1932185345fb089ce2">CPU_XTAL_CLK_HZ</a> / Divider);                     <span class="comment">/* Calculate the PLL reference clock */</span></div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;      Divider = ((<a class="code" href="a02377.html#gad7ea2d93cafdbe9298ef1dd52be44f88">MCG</a>-&gt;C6 &amp; MCG_C6_VDIV0_MASK) + 24u);</div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;      MCGOUTClock *= Divider;                       <span class="comment">/* Calculate the MCG output clock */</span></div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;    } <span class="comment">/* (!((MCG-&gt;C6 &amp; MCG_C6_PLLS_MASK) == 0x0u)) */</span></div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((<a class="code" href="a02377.html#gad7ea2d93cafdbe9298ef1dd52be44f88">MCG</a>-&gt;C1 &amp; MCG_C1_CLKS_MASK) == MCG_C1_CLKS(0b01)) { <span class="comment">/* 0x40u */</span></div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;    <span class="comment">/* Internal reference clock is selected */</span></div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;    <span class="keywordflow">if</span> ((<a class="code" href="a02377.html#gad7ea2d93cafdbe9298ef1dd52be44f88">MCG</a>-&gt;C2 &amp; MCG_C2_IRCS_MASK) == 0x0u) {</div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;      MCGOUTClock = <a class="code" href="a01997.html#a925e4835a9fdb52f03bd354d62d6ba0a">CPU_INT_SLOW_CLK_HZ</a>;                                       <span class="comment">/* Slow internal reference clock selected */</span></div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;    } <span class="keywordflow">else</span> { <span class="comment">/* (!((MCG-&gt;C2 &amp; MCG_C2_IRCS_MASK) == 0x0u)) */</span></div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="preprocessor">#if K60_CPU_REV == 1</span></div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="preprocessor"></span>      <span class="comment">/* rev.1 silicon */</span></div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;      MCGOUTClock = <a class="code" href="a01997.html#a741ad9275688de8051f4bebd98a682bc">CPU_INT_FAST_CLK_HZ</a>;  <span class="comment">/* Fast internal reference clock selected */</span></div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="preprocessor">#else </span><span class="comment">/* K60_CPU_REV != 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="preprocessor"></span>      <span class="comment">/* rev.2 silicon */</span></div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;      MCGOUTClock = <a class="code" href="a01997.html#a741ad9275688de8051f4bebd98a682bc">CPU_INT_FAST_CLK_HZ</a> / (1 &lt;&lt; ((<a class="code" href="a02377.html#gad7ea2d93cafdbe9298ef1dd52be44f88">MCG</a>-&gt;SC &amp; MCG_SC_FCRDIV_MASK) &gt;&gt; MCG_SC_FCRDIV_SHIFT));  <span class="comment">/* Fast internal reference clock selected */</span></div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* K60_CPU_REV != 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="preprocessor"></span>    } <span class="comment">/* (!((MCG-&gt;C2 &amp; MCG_C2_IRCS_MASK) == 0x0u)) */</span></div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((<a class="code" href="a02377.html#gad7ea2d93cafdbe9298ef1dd52be44f88">MCG</a>-&gt;C1 &amp; MCG_C1_CLKS_MASK) == MCG_C1_CLKS(0b10)) { <span class="comment">/* 0x80u */</span></div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;    <span class="comment">/* External reference clock is selected */</span></div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="preprocessor">#if K60_CPU_REV == 1</span></div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="preprocessor"></span>    <span class="comment">/* rev.1 silicon */</span></div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;    <span class="keywordflow">if</span> ((<a class="code" href="a02407.html#ga3dd2f4c4bfb41778902b4b5350143d9e">SIM</a>-&gt;SOPT2 &amp; SIM_SOPT2_MCGCLKSEL_MASK) == 0x0u) {</div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;      MCGOUTClock = <a class="code" href="a01997.html#acf80ae1c70da6f1932185345fb089ce2">CPU_XTAL_CLK_HZ</a>;                                           <span class="comment">/* System oscillator drives MCG clock */</span></div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;    } <span class="keywordflow">else</span> { <span class="comment">/* (!((SIM-&gt;SOPT2 &amp; SIM_SOPT2_MCGCLKSEL_MASK) == 0x0u)) */</span></div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;      MCGOUTClock = <a class="code" href="a01997.html#ab701f4ea593c322e0f7a3ee5f0572834">CPU_XTAL32k_CLK_HZ</a>;                                        <span class="comment">/* RTC 32 kHz oscillator drives MCG clock */</span></div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;    } <span class="comment">/* (!((SIM-&gt;SOPT2 &amp; SIM_SOPT2_MCGCLKSEL_MASK) == 0x0u)) */</span></div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="preprocessor">#else </span><span class="comment">/* K60_CPU_REV != 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="preprocessor"></span>    <span class="comment">/* rev.2 silicon */</span></div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;    <span class="keywordflow">if</span> ((<a class="code" href="a02377.html#gad7ea2d93cafdbe9298ef1dd52be44f88">MCG</a>-&gt;C7 &amp; MCG_C7_OSCSEL_MASK) == 0x0u) {</div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;      MCGOUTClock = <a class="code" href="a01997.html#acf80ae1c70da6f1932185345fb089ce2">CPU_XTAL_CLK_HZ</a>;                                           <span class="comment">/* System oscillator drives MCG clock */</span></div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;    } <span class="keywordflow">else</span> { <span class="comment">/* (!((MCG-&gt;C7 &amp; MCG_C7_OSCSEL_MASK) == 0x0u)) */</span></div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;      MCGOUTClock = <a class="code" href="a01997.html#ab701f4ea593c322e0f7a3ee5f0572834">CPU_XTAL32k_CLK_HZ</a>;                                        <span class="comment">/* RTC 32 kHz oscillator drives MCG clock */</span></div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;    } <span class="comment">/* (!((MCG-&gt;C7 &amp; MCG_C7_OSCSEL_MASK) == 0x0u)) */</span></div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* K60_CPU_REV != 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="preprocessor"></span>  } <span class="keywordflow">else</span> { <span class="comment">/* (!((MCG-&gt;C1 &amp; MCG_C1_CLKS_MASK) == 0x80u)) */</span></div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;    <span class="comment">/* Reserved value */</span></div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;    <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;  } <span class="comment">/* (!((MCG-&gt;C1 &amp; MCG_C1_CLKS_MASK) == 0x80u)) */</span></div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;  <a class="code" href="a01265.html#aa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a> = <a class="code" href="a01265.html#ab9a7faaf3f56b9a19e19d38053357d7b">SystemSysClock</a> = (MCGOUTClock / (1u + ((<a class="code" href="a02407.html#ga3dd2f4c4bfb41778902b4b5350143d9e">SIM</a>-&gt;CLKDIV1 &amp; SIM_CLKDIV1_OUTDIV1_MASK) &gt;&gt; SIM_CLKDIV1_OUTDIV1_SHIFT)));</div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;  <a class="code" href="a01265.html#a1cae06db4e857f7822c1b820d71809ab">SystemBusClock</a> = (MCGOUTClock / (1u + ((<a class="code" href="a02407.html#ga3dd2f4c4bfb41778902b4b5350143d9e">SIM</a>-&gt;CLKDIV1 &amp; SIM_CLKDIV1_OUTDIV2_MASK) &gt;&gt; SIM_CLKDIV1_OUTDIV2_SHIFT)));</div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;  <a class="code" href="a01265.html#a952e82b1cf3f9f9c65c31e92b1efb4a4">SystemFlexBusClock</a> = (MCGOUTClock / (1u + ((<a class="code" href="a02407.html#ga3dd2f4c4bfb41778902b4b5350143d9e">SIM</a>-&gt;CLKDIV1 &amp; SIM_CLKDIV1_OUTDIV3_MASK) &gt;&gt; SIM_CLKDIV1_OUTDIV3_SHIFT)));</div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;  <a class="code" href="a01265.html#a5fd69a3eeb4967a9cab470f0ac49703a">SystemFlashClock</a> = (MCGOUTClock / (1u + ((<a class="code" href="a02407.html#ga3dd2f4c4bfb41778902b4b5350143d9e">SIM</a>-&gt;CLKDIV1 &amp; SIM_CLKDIV1_OUTDIV4_MASK) &gt;&gt; SIM_CLKDIV1_OUTDIV4_SHIFT)));</div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;}</div>
<div class="ttc" id="a02211_html_gaaaf6477c2bde2f00f99e3c2fd1060b01"><div class="ttname"><a href="a02211.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a></div><div class="ttdeci">#define SCB</div><div class="ttdef"><b>Definition:</b> <a href="a01155_source.html#l00494">core_cm0.h:494</a></div></div>
<div class="ttc" id="a01265_html_a93f514700ccf00d08dbdcff7f1224eb2"><div class="ttname"><a href="a01265.html#a93f514700ccf00d08dbdcff7f1224eb2">SystemInit</a></div><div class="ttdeci">void SystemInit(void)</div><div class="ttdoc">Initialize the system. </div><div class="ttdef"><b>Definition:</b> <a href="a01265_source.html#l00067">system_MK60D10.c:67</a></div></div>
<div class="ttc" id="a01997_html"><div class="ttname"><a href="a01997.html">config-clocks.h</a></div><div class="ttdoc">    K60 clock configuration defines. </div></div>
<div class="ttc" id="a01997_html_a87431195115b66c4874dc05a6eae554f"><div class="ttname"><a href="a01997.html#a87431195115b66c4874dc05a6eae554f">DEFAULT_SYSTEM_CLOCK</a></div><div class="ttdeci">#define DEFAULT_SYSTEM_CLOCK</div><div class="ttdoc">Default System clock value. </div><div class="ttdef"><b>Definition:</b> <a href="a01997_source.html#l00052">config-clocks.h:52</a></div></div>
<div class="ttc" id="a01997_html_aedc3db0d8cee22ab47256749246842a7"><div class="ttname"><a href="a01997.html#aedc3db0d8cee22ab47256749246842a7">CONFIG_CLOCK_K60_BUS_DIV</a></div><div class="ttdeci">#define CONFIG_CLOCK_K60_BUS_DIV</div><div class="ttdoc">Bus clock divider setting, the actual hardware register value, see reference manual for details...</div><div class="ttdef"><b>Definition:</b> <a href="a01997_source.html#l00062">config-clocks.h:62</a></div></div>
<div class="ttc" id="a01265_html_a952e82b1cf3f9f9c65c31e92b1efb4a4"><div class="ttname"><a href="a01265.html#a952e82b1cf3f9f9c65c31e92b1efb4a4">SystemFlexBusClock</a></div><div class="ttdeci">uint32_t SystemFlexBusClock</div><div class="ttdoc">Current FlexBus clock frequency. </div><div class="ttdef"><b>Definition:</b> <a href="a01265_source.html#l00051">system_MK60D10.c:51</a></div></div>
<div class="ttc" id="a01265_html_a5fd69a3eeb4967a9cab470f0ac49703a"><div class="ttname"><a href="a01265.html#a5fd69a3eeb4967a9cab470f0ac49703a">SystemFlashClock</a></div><div class="ttdeci">uint32_t SystemFlashClock</div><div class="ttdoc">Current flash clock frequency. </div><div class="ttdef"><b>Definition:</b> <a href="a01265_source.html#l00052">system_MK60D10.c:52</a></div></div>
<div class="ttc" id="a01997_html_ab04211e43cd2d49f9fd402cd6328867f"><div class="ttname"><a href="a01997.html#ab04211e43cd2d49f9fd402cd6328867f">CONFIG_CLOCK_K60_SYS_DIV</a></div><div class="ttdeci">#define CONFIG_CLOCK_K60_SYS_DIV</div><div class="ttdoc">System clock divider setting, the actual hardware register value, see reference manual for details...</div><div class="ttdef"><b>Definition:</b> <a href="a01997_source.html#l00057">config-clocks.h:57</a></div></div>
<div class="ttc" id="a01240_html_a445500277ba0e363873b34cffc015745"><div class="ttname"><a href="a01240.html#a445500277ba0e363873b34cffc015745">__attribute__</a></div><div class="ttdeci">void __attribute__((interrupt))</div><div class="ttdoc">This ISR handles most of the business interacting with the 1-wire bus. </div><div class="ttdef"><b>Definition:</b> <a href="a01240_source.html#l00174">onewire.c:174</a></div></div>
<div class="ttc" id="a01997_html_acf80ae1c70da6f1932185345fb089ce2"><div class="ttname"><a href="a01997.html#acf80ae1c70da6f1932185345fb089ce2">CPU_XTAL_CLK_HZ</a></div><div class="ttdeci">#define CPU_XTAL_CLK_HZ</div><div class="ttdoc">Value of the external crystal or oscillator clock frequency in Hz. </div><div class="ttdef"><b>Definition:</b> <a href="a01997_source.html#l00048">config-clocks.h:48</a></div></div>
<div class="ttc" id="a02407_html_ga3dd2f4c4bfb41778902b4b5350143d9e"><div class="ttname"><a href="a02407.html#ga3dd2f4c4bfb41778902b4b5350143d9e">SIM</a></div><div class="ttdeci">#define SIM</div><div class="ttdoc">Peripheral SIM base pointer. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l07650">MK60D10.h:7650</a></div></div>
<div class="ttc" id="a01997_html_a87d59fca491b68800709b55d21252992"><div class="ttname"><a href="a01997.html#a87d59fca491b68800709b55d21252992">CONFIG_CLOCK_K60_FB_DIV</a></div><div class="ttdeci">#define CONFIG_CLOCK_K60_FB_DIV</div><div class="ttdoc">Flexbus clock divider setting, the actual hardware register value, see reference manual for details...</div><div class="ttdef"><b>Definition:</b> <a href="a01997_source.html#l00067">config-clocks.h:67</a></div></div>
<div class="ttc" id="a02208_html_ga2ec0448b6483f77e7f5d08b4b81d85df"><div class="ttname"><a href="a02208.html#ga2ec0448b6483f77e7f5d08b4b81d85df">SCB_CPUID_REVISION_Msk</a></div><div class="ttdeci">#define SCB_CPUID_REVISION_Msk</div><div class="ttdef"><b>Definition:</b> <a href="a01155_source.html#l00352">core_cm0.h:352</a></div></div>
<div class="ttc" id="a01247_html_acf9024748b942a7ae375cf75951afa9c"><div class="ttname"><a href="a01247.html#acf9024748b942a7ae375cf75951afa9c">rtc_init</a></div><div class="ttdeci">void rtc_init(void)</div><div class="ttdoc">Initialize the RTC hardware. </div><div class="ttdef"><b>Definition:</b> <a href="a01247_source.html#l00047">rtc.c:47</a></div></div>
<div class="ttc" id="a01255_html"><div class="ttname"><a href="a01255.html">K60.h</a></div><div class="ttdoc">    K60 hardware register header wrapper. </div></div>
<div class="ttc" id="a01997_html_a741ad9275688de8051f4bebd98a682bc"><div class="ttname"><a href="a01997.html#a741ad9275688de8051f4bebd98a682bc">CPU_INT_FAST_CLK_HZ</a></div><div class="ttdeci">#define CPU_INT_FAST_CLK_HZ</div><div class="ttdoc">Value of the fast internal oscillator clock frequency in Hz. </div><div class="ttdef"><b>Definition:</b> <a href="a01997_source.html#l00051">config-clocks.h:51</a></div></div>
<div class="ttc" id="a01255_html_a7713b754a637da79279e190f890452fd"><div class="ttname"><a href="a01255.html#a7713b754a637da79279e190f890452fd">DEBUGGER_BREAK</a></div><div class="ttdeci">#define DEBUGGER_BREAK(sig)</div><div class="ttdoc">Make the CPU signal to the debugger and break execution by issuing a bkpt instruction. </div><div class="ttdef"><b>Definition:</b> <a href="a01255_source.html#l00164">K60.h:164</a></div></div>
<div class="ttc" id="a01997_html_acafa890bcf48a3e76794b2eb8d7e8573"><div class="ttname"><a href="a01997.html#acafa890bcf48a3e76794b2eb8d7e8573">CONFIG_CLOCK_K60_FLASH_DIV</a></div><div class="ttdeci">#define CONFIG_CLOCK_K60_FLASH_DIV</div><div class="ttdoc">Flash clock divider setting, the actual hardware register value, see reference manual for details...</div><div class="ttdef"><b>Definition:</b> <a href="a01997_source.html#l00072">config-clocks.h:72</a></div></div>
<div class="ttc" id="a01997_html_afc18d16ee56f5154dd87d687822a5a04"><div class="ttname"><a href="a01997.html#afc18d16ee56f5154dd87d687822a5a04">CONFIG_CLOCK_K60_FLL_MCG_C4_DMX32</a></div><div class="ttdeci">#define CONFIG_CLOCK_K60_FLL_MCG_C4_DMX32</div><div class="ttdoc">FLL parameter DMX32 in MCG register C4, see reference manual for details. </div><div class="ttdef"><b>Definition:</b> <a href="a01997_source.html#l00082">config-clocks.h:82</a></div></div>
<div class="ttc" id="a01997_html_a3c06dcbc42b61928e41d21ef0deec17e"><div class="ttname"><a href="a01997.html#a3c06dcbc42b61928e41d21ef0deec17e">CONFIG_CLOCK_K60_FLL_MCG_C4_DRST_DRS</a></div><div class="ttdeci">#define CONFIG_CLOCK_K60_FLL_MCG_C4_DRST_DRS</div><div class="ttdoc">FLL parameter DRST DRS in MCG register C4, see reference manual for details. </div><div class="ttdef"><b>Definition:</b> <a href="a01997_source.html#l00077">config-clocks.h:77</a></div></div>
<div class="ttc" id="a01265_html_aa3cd3e43291e81e795d642b79b6088e6"><div class="ttname"><a href="a01265.html#aa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a></div><div class="ttdeci">uint32_t SystemCoreClock</div><div class="ttdoc">Current core clock frequency. </div><div class="ttdef"><b>Definition:</b> <a href="a01265_source.html#l00048">system_MK60D10.c:48</a></div></div>
<div class="ttc" id="a01997_html_a925e4835a9fdb52f03bd354d62d6ba0a"><div class="ttname"><a href="a01997.html#a925e4835a9fdb52f03bd354d62d6ba0a">CPU_INT_SLOW_CLK_HZ</a></div><div class="ttdeci">#define CPU_INT_SLOW_CLK_HZ</div><div class="ttdoc">Value of the slow internal oscillator clock frequency in Hz. </div><div class="ttdef"><b>Definition:</b> <a href="a01997_source.html#l00050">config-clocks.h:50</a></div></div>
<div class="ttc" id="a01997_html_ab701f4ea593c322e0f7a3ee5f0572834"><div class="ttname"><a href="a01997.html#ab701f4ea593c322e0f7a3ee5f0572834">CPU_XTAL32k_CLK_HZ</a></div><div class="ttdeci">#define CPU_XTAL32k_CLK_HZ</div><div class="ttdoc">Value of the external 32k crystal or oscillator clock frequency in Hz. </div><div class="ttdef"><b>Definition:</b> <a href="a01997_source.html#l00049">config-clocks.h:49</a></div></div>
<div class="ttc" id="a02377_html_gad7ea2d93cafdbe9298ef1dd52be44f88"><div class="ttname"><a href="a02377.html#gad7ea2d93cafdbe9298ef1dd52be44f88">MCG</a></div><div class="ttdeci">#define MCG</div><div class="ttdoc">Peripheral MCG base pointer. </div><div class="ttdef"><b>Definition:</b> <a href="a01256_source.html#l05566">MK60D10.h:5566</a></div></div>
<div class="ttc" id="a01265_html_ae0c36a9591fe6e9c45ecb21a794f0f0f"><div class="ttname"><a href="a01265.html#ae0c36a9591fe6e9c45ecb21a794f0f0f">SystemCoreClockUpdate</a></div><div class="ttdeci">void SystemCoreClockUpdate(void)</div><div class="ttdoc">Update internal SystemCoreClock variable. </div><div class="ttdef"><b>Definition:</b> <a href="a01265_source.html#l00175">system_MK60D10.c:175</a></div></div>
<div class="ttc" id="a01265_html_ab9a7faaf3f56b9a19e19d38053357d7b"><div class="ttname"><a href="a01265.html#ab9a7faaf3f56b9a19e19d38053357d7b">SystemSysClock</a></div><div class="ttdeci">uint32_t SystemSysClock</div><div class="ttdoc">Current system clock frequency. </div><div class="ttdef"><b>Definition:</b> <a href="a01265_source.html#l00049">system_MK60D10.c:49</a></div></div>
<div class="ttc" id="a01265_html_a1cae06db4e857f7822c1b820d71809ab"><div class="ttname"><a href="a01265.html#a1cae06db4e857f7822c1b820d71809ab">SystemBusClock</a></div><div class="ttdeci">uint32_t SystemBusClock</div><div class="ttdoc">Current bus clock frequency. </div><div class="ttdef"><b>Definition:</b> <a href="a01265_source.html#l00050">system_MK60D10.c:50</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Sun Nov 30 2014 09:58:56 for Contiki 3.x by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.5
</small></address>
</body>
</html>
