$date
	Sat Oct 22 22:01:34 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#846879
b1001 !
1"
#846882
b1001 &
b1001 %
1$
#846883
0"
#846886
b11100 &
b11100 %
#846890
b1110 &
b1110 %
#846894
b111 &
b111 %
#846898
b10110 &
b10110 %
#846902
b1011 &
b1011 %
#846906
b100010 &
b100010 %
#846910
b10001 &
b10001 %
#846914
b110100 &
b110100 %
#846918
b11010 &
b11010 %
#846922
b1101 &
b1101 %
#846926
b101000 &
b101000 %
#846930
b10100 &
b10100 %
#846934
b1010 &
b1010 %
#846938
b101 &
b101 %
#846942
b10000 &
b10000 %
#846946
b1000 &
b1000 %
#846950
b100 &
b100 %
#846954
b10 &
b10 %
#846958
b1 &
1#
b1 %
#846962
b0 &
b0 %
0#
0$
#1855164
b10 !
1"
#1855166
b10 &
b10 %
1$
#1855167
0"
#1855170
b1 &
b1 %
1#
#1855174
b0 &
0#
b0 %
0$
#2881921
b1100 !
1"
#2881922
b1100 &
b1100 %
1$
#2881923
0"
#2881926
b110 &
b110 %
#2881930
b11 &
b11 %
#2881934
b1010 &
b1010 %
#2881938
b101 &
b101 %
#2881942
b10000 &
b10000 %
#2881946
b1000 &
b1000 %
#2881950
b100 &
b100 %
#2881954
b10 &
b10 %
#2881958
b1 &
1#
b1 %
#2881962
b0 &
b0 %
0#
0$
#4500012
