0.7
2020.2
Jun 10 2021
20:04:57
D:/dev/reti-logiche-2022/Progetto.sim/sim_1/synth/func/xsim/project_tb_func_synth.v,1649450550,verilog,,,,convolutor;datapath;glbl;parallelizer;project_reti_logiche;serializer,,,,,,,,
D:/dev/reti-logiche-2022/Progetto.srcs/sim_1/new/auto_testbench.vhd,1649449897,vhdl,,,,project_tb,,,,,,,,
