ARM GAS  C:\Users\alireza\AppData\Local\Temp\ccQWBUOf.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"tim.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/tim.c"
  20              		.section	.text.MX_TIM2_Init,"ax",%progbits
  21              		.align	1
  22              		.global	MX_TIM2_Init
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	MX_TIM2_Init:
  28              	.LFB221:
   1:Core/Src/tim.c **** /* USER CODE BEGIN Header */
   2:Core/Src/tim.c **** /**
   3:Core/Src/tim.c ****   ******************************************************************************
   4:Core/Src/tim.c ****   * @file    tim.c
   5:Core/Src/tim.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/tim.c ****   *          of the TIM instances.
   7:Core/Src/tim.c ****   ******************************************************************************
   8:Core/Src/tim.c ****   * @attention
   9:Core/Src/tim.c ****   *
  10:Core/Src/tim.c ****   * Copyright (c) 2025 STMicroelectronics.
  11:Core/Src/tim.c ****   * All rights reserved.
  12:Core/Src/tim.c ****   *
  13:Core/Src/tim.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/tim.c ****   * in the root directory of this software component.
  15:Core/Src/tim.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/tim.c ****   *
  17:Core/Src/tim.c ****   ******************************************************************************
  18:Core/Src/tim.c ****   */
  19:Core/Src/tim.c **** /* USER CODE END Header */
  20:Core/Src/tim.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/tim.c **** #include "tim.h"
  22:Core/Src/tim.c **** 
  23:Core/Src/tim.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/tim.c **** 
  25:Core/Src/tim.c **** /* USER CODE END 0 */
  26:Core/Src/tim.c **** 
  27:Core/Src/tim.c **** TIM_HandleTypeDef htim1;
  28:Core/Src/tim.c **** TIM_HandleTypeDef htim2;
  29:Core/Src/tim.c **** TIM_HandleTypeDef htim3;
  30:Core/Src/tim.c **** TIM_HandleTypeDef htim5;
ARM GAS  C:\Users\alireza\AppData\Local\Temp\ccQWBUOf.s 			page 2


  31:Core/Src/tim.c **** 
  32:Core/Src/tim.c **** /* TIM1 init function */
  33:Core/Src/tim.c **** void MX_TIM1_Init(void)
  34:Core/Src/tim.c **** {
  35:Core/Src/tim.c **** 
  36:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 0 */
  37:Core/Src/tim.c **** 
  38:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 0 */
  39:Core/Src/tim.c **** 
  40:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  41:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
  42:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
  43:Core/Src/tim.c **** 
  44:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 1 */
  45:Core/Src/tim.c **** 
  46:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 1 */
  47:Core/Src/tim.c ****   htim1.Instance = TIM1;
  48:Core/Src/tim.c ****   htim1.Init.Prescaler = 0;
  49:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
  50:Core/Src/tim.c ****   htim1.Init.Period = 65535;
  51:Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  52:Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 0;
  53:Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  54:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
  55:Core/Src/tim.c ****   {
  56:Core/Src/tim.c ****     Error_Handler();
  57:Core/Src/tim.c ****   }
  58:Core/Src/tim.c ****   if (HAL_TIM_OC_Init(&htim1) != HAL_OK)
  59:Core/Src/tim.c ****   {
  60:Core/Src/tim.c ****     Error_Handler();
  61:Core/Src/tim.c ****   }
  62:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  63:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  64:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
  65:Core/Src/tim.c ****   {
  66:Core/Src/tim.c ****     Error_Handler();
  67:Core/Src/tim.c ****   }
  68:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
  69:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
  70:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
  71:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
  72:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
  73:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
  74:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
  75:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
  76:Core/Src/tim.c ****   {
  77:Core/Src/tim.c ****     Error_Handler();
  78:Core/Src/tim.c ****   }
  79:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
  80:Core/Src/tim.c ****   {
  81:Core/Src/tim.c ****     Error_Handler();
  82:Core/Src/tim.c ****   }
  83:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_TIMING;
  84:Core/Src/tim.c ****   if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
  85:Core/Src/tim.c ****   {
  86:Core/Src/tim.c ****     Error_Handler();
  87:Core/Src/tim.c ****   }
ARM GAS  C:\Users\alireza\AppData\Local\Temp\ccQWBUOf.s 			page 3


  88:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
  89:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
  90:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
  91:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
  92:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
  93:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
  94:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
  95:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
  96:Core/Src/tim.c ****   {
  97:Core/Src/tim.c ****     Error_Handler();
  98:Core/Src/tim.c ****   }
  99:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 2 */
 100:Core/Src/tim.c **** 
 101:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 2 */
 102:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim1);
 103:Core/Src/tim.c **** 
 104:Core/Src/tim.c **** }
 105:Core/Src/tim.c **** /* TIM2 init function */
 106:Core/Src/tim.c **** void MX_TIM2_Init(void)
 107:Core/Src/tim.c **** {
  29              		.loc 1 107 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 56
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 00B5     		push	{lr}
  34              		.cfi_def_cfa_offset 4
  35              		.cfi_offset 14, -4
  36 0002 8FB0     		sub	sp, sp, #60
  37              		.cfi_def_cfa_offset 64
 108:Core/Src/tim.c **** 
 109:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 0 */
 110:Core/Src/tim.c **** 
 111:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 0 */
 112:Core/Src/tim.c **** 
 113:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
  38              		.loc 1 113 3 view .LVU1
  39              		.loc 1 113 26 is_stmt 0 view .LVU2
  40 0004 0023     		movs	r3, #0
  41 0006 0A93     		str	r3, [sp, #40]
  42 0008 0B93     		str	r3, [sp, #44]
  43 000a 0C93     		str	r3, [sp, #48]
  44 000c 0D93     		str	r3, [sp, #52]
 114:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  45              		.loc 1 114 3 is_stmt 1 view .LVU3
  46              		.loc 1 114 27 is_stmt 0 view .LVU4
  47 000e 0893     		str	r3, [sp, #32]
  48 0010 0993     		str	r3, [sp, #36]
 115:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
  49              		.loc 1 115 3 is_stmt 1 view .LVU5
  50              		.loc 1 115 22 is_stmt 0 view .LVU6
  51 0012 0193     		str	r3, [sp, #4]
  52 0014 0293     		str	r3, [sp, #8]
  53 0016 0393     		str	r3, [sp, #12]
  54 0018 0493     		str	r3, [sp, #16]
  55 001a 0593     		str	r3, [sp, #20]
  56 001c 0693     		str	r3, [sp, #24]
  57 001e 0793     		str	r3, [sp, #28]
ARM GAS  C:\Users\alireza\AppData\Local\Temp\ccQWBUOf.s 			page 4


 116:Core/Src/tim.c **** 
 117:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 1 */
 118:Core/Src/tim.c **** 
 119:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 1 */
 120:Core/Src/tim.c ****   htim2.Instance = TIM2;
  58              		.loc 1 120 3 is_stmt 1 view .LVU7
  59              		.loc 1 120 18 is_stmt 0 view .LVU8
  60 0020 1F48     		ldr	r0, .L13
  61 0022 4FF08042 		mov	r2, #1073741824
  62 0026 0260     		str	r2, [r0]
 121:Core/Src/tim.c ****   htim2.Init.Prescaler = 84-1;
  63              		.loc 1 121 3 is_stmt 1 view .LVU9
  64              		.loc 1 121 24 is_stmt 0 view .LVU10
  65 0028 5322     		movs	r2, #83
  66 002a 4260     		str	r2, [r0, #4]
 122:Core/Src/tim.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
  67              		.loc 1 122 3 is_stmt 1 view .LVU11
  68              		.loc 1 122 26 is_stmt 0 view .LVU12
  69 002c 8360     		str	r3, [r0, #8]
 123:Core/Src/tim.c ****   htim2.Init.Period = 4294967295;
  70              		.loc 1 123 3 is_stmt 1 view .LVU13
  71              		.loc 1 123 21 is_stmt 0 view .LVU14
  72 002e 4FF0FF32 		mov	r2, #-1
  73 0032 C260     		str	r2, [r0, #12]
 124:Core/Src/tim.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  74              		.loc 1 124 3 is_stmt 1 view .LVU15
  75              		.loc 1 124 28 is_stmt 0 view .LVU16
  76 0034 0361     		str	r3, [r0, #16]
 125:Core/Src/tim.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  77              		.loc 1 125 3 is_stmt 1 view .LVU17
  78              		.loc 1 125 32 is_stmt 0 view .LVU18
  79 0036 8361     		str	r3, [r0, #24]
 126:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
  80              		.loc 1 126 3 is_stmt 1 view .LVU19
  81              		.loc 1 126 7 is_stmt 0 view .LVU20
  82 0038 FFF7FEFF 		bl	HAL_TIM_Base_Init
  83              	.LVL0:
  84              		.loc 1 126 6 discriminator 1 view .LVU21
  85 003c 00BB     		cbnz	r0, .L8
  86              	.L2:
 127:Core/Src/tim.c ****   {
 128:Core/Src/tim.c ****     Error_Handler();
 129:Core/Src/tim.c ****   }
 130:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
  87              		.loc 1 130 3 is_stmt 1 view .LVU22
  88              		.loc 1 130 34 is_stmt 0 view .LVU23
  89 003e 4FF48053 		mov	r3, #4096
  90 0042 0A93     		str	r3, [sp, #40]
 131:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
  91              		.loc 1 131 3 is_stmt 1 view .LVU24
  92              		.loc 1 131 7 is_stmt 0 view .LVU25
  93 0044 0AA9     		add	r1, sp, #40
  94 0046 1648     		ldr	r0, .L13
  95 0048 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
  96              	.LVL1:
  97              		.loc 1 131 6 discriminator 1 view .LVU26
  98 004c D8B9     		cbnz	r0, .L9
ARM GAS  C:\Users\alireza\AppData\Local\Temp\ccQWBUOf.s 			page 5


  99              	.L3:
 132:Core/Src/tim.c ****   {
 133:Core/Src/tim.c ****     Error_Handler();
 134:Core/Src/tim.c ****   }
 135:Core/Src/tim.c ****   if (HAL_TIM_OC_Init(&htim2) != HAL_OK)
 100              		.loc 1 135 3 is_stmt 1 view .LVU27
 101              		.loc 1 135 7 is_stmt 0 view .LVU28
 102 004e 1448     		ldr	r0, .L13
 103 0050 FFF7FEFF 		bl	HAL_TIM_OC_Init
 104              	.LVL2:
 105              		.loc 1 135 6 discriminator 1 view .LVU29
 106 0054 D0B9     		cbnz	r0, .L10
 107              	.L4:
 136:Core/Src/tim.c ****   {
 137:Core/Src/tim.c ****     Error_Handler();
 138:Core/Src/tim.c ****   }
 139:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 108              		.loc 1 139 3 is_stmt 1 view .LVU30
 109              		.loc 1 139 37 is_stmt 0 view .LVU31
 110 0056 0023     		movs	r3, #0
 111 0058 0893     		str	r3, [sp, #32]
 140:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 112              		.loc 1 140 3 is_stmt 1 view .LVU32
 113              		.loc 1 140 33 is_stmt 0 view .LVU33
 114 005a 0993     		str	r3, [sp, #36]
 141:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 115              		.loc 1 141 3 is_stmt 1 view .LVU34
 116              		.loc 1 141 7 is_stmt 0 view .LVU35
 117 005c 08A9     		add	r1, sp, #32
 118 005e 1048     		ldr	r0, .L13
 119 0060 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 120              	.LVL3:
 121              		.loc 1 141 6 discriminator 1 view .LVU36
 122 0064 A8B9     		cbnz	r0, .L11
 123              	.L5:
 142:Core/Src/tim.c ****   {
 143:Core/Src/tim.c ****     Error_Handler();
 144:Core/Src/tim.c ****   }
 145:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_TIMING;
 124              		.loc 1 145 3 is_stmt 1 view .LVU37
 125              		.loc 1 145 20 is_stmt 0 view .LVU38
 126 0066 0022     		movs	r2, #0
 127 0068 0192     		str	r2, [sp, #4]
 146:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 128              		.loc 1 146 3 is_stmt 1 view .LVU39
 129              		.loc 1 146 19 is_stmt 0 view .LVU40
 130 006a 0292     		str	r2, [sp, #8]
 147:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 131              		.loc 1 147 3 is_stmt 1 view .LVU41
 132              		.loc 1 147 24 is_stmt 0 view .LVU42
 133 006c 0392     		str	r2, [sp, #12]
 148:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 134              		.loc 1 148 3 is_stmt 1 view .LVU43
 135              		.loc 1 148 24 is_stmt 0 view .LVU44
 136 006e 0592     		str	r2, [sp, #20]
 149:Core/Src/tim.c ****   if (HAL_TIM_OC_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 137              		.loc 1 149 3 is_stmt 1 view .LVU45
ARM GAS  C:\Users\alireza\AppData\Local\Temp\ccQWBUOf.s 			page 6


 138              		.loc 1 149 7 is_stmt 0 view .LVU46
 139 0070 01A9     		add	r1, sp, #4
 140 0072 0B48     		ldr	r0, .L13
 141 0074 FFF7FEFF 		bl	HAL_TIM_OC_ConfigChannel
 142              	.LVL4:
 143              		.loc 1 149 6 discriminator 1 view .LVU47
 144 0078 70B9     		cbnz	r0, .L12
 145              	.L1:
 150:Core/Src/tim.c ****   {
 151:Core/Src/tim.c ****     Error_Handler();
 152:Core/Src/tim.c ****   }
 153:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 2 */
 154:Core/Src/tim.c **** 
 155:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 2 */
 156:Core/Src/tim.c **** 
 157:Core/Src/tim.c **** }
 146              		.loc 1 157 1 view .LVU48
 147 007a 0FB0     		add	sp, sp, #60
 148              		.cfi_remember_state
 149              		.cfi_def_cfa_offset 4
 150              		@ sp needed
 151 007c 5DF804FB 		ldr	pc, [sp], #4
 152              	.L8:
 153              		.cfi_restore_state
 128:Core/Src/tim.c ****   }
 154              		.loc 1 128 5 is_stmt 1 view .LVU49
 155 0080 FFF7FEFF 		bl	Error_Handler
 156              	.LVL5:
 157 0084 DBE7     		b	.L2
 158              	.L9:
 133:Core/Src/tim.c ****   }
 159              		.loc 1 133 5 view .LVU50
 160 0086 FFF7FEFF 		bl	Error_Handler
 161              	.LVL6:
 162 008a E0E7     		b	.L3
 163              	.L10:
 137:Core/Src/tim.c ****   }
 164              		.loc 1 137 5 view .LVU51
 165 008c FFF7FEFF 		bl	Error_Handler
 166              	.LVL7:
 167 0090 E1E7     		b	.L4
 168              	.L11:
 143:Core/Src/tim.c ****   }
 169              		.loc 1 143 5 view .LVU52
 170 0092 FFF7FEFF 		bl	Error_Handler
 171              	.LVL8:
 172 0096 E6E7     		b	.L5
 173              	.L12:
 151:Core/Src/tim.c ****   }
 174              		.loc 1 151 5 view .LVU53
 175 0098 FFF7FEFF 		bl	Error_Handler
 176              	.LVL9:
 177              		.loc 1 157 1 is_stmt 0 view .LVU54
 178 009c EDE7     		b	.L1
 179              	.L14:
 180 009e 00BF     		.align	2
 181              	.L13:
ARM GAS  C:\Users\alireza\AppData\Local\Temp\ccQWBUOf.s 			page 7


 182 00a0 00000000 		.word	htim2
 183              		.cfi_endproc
 184              	.LFE221:
 186              		.section	.text.MX_TIM5_Init,"ax",%progbits
 187              		.align	1
 188              		.global	MX_TIM5_Init
 189              		.syntax unified
 190              		.thumb
 191              		.thumb_func
 193              	MX_TIM5_Init:
 194              	.LFB223:
 158:Core/Src/tim.c **** /* TIM3 init function */
 159:Core/Src/tim.c **** void MX_TIM3_Init(void)
 160:Core/Src/tim.c **** {
 161:Core/Src/tim.c **** 
 162:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 0 */
 163:Core/Src/tim.c **** 
 164:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 0 */
 165:Core/Src/tim.c **** 
 166:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 167:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 168:Core/Src/tim.c **** 
 169:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 1 */
 170:Core/Src/tim.c **** 
 171:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 1 */
 172:Core/Src/tim.c ****   htim3.Instance = TIM3;
 173:Core/Src/tim.c ****   htim3.Init.Prescaler = 0;
 174:Core/Src/tim.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 175:Core/Src/tim.c ****   htim3.Init.Period = 65535;
 176:Core/Src/tim.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 177:Core/Src/tim.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 178:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 179:Core/Src/tim.c ****   {
 180:Core/Src/tim.c ****     Error_Handler();
 181:Core/Src/tim.c ****   }
 182:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 183:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 184:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 185:Core/Src/tim.c ****   {
 186:Core/Src/tim.c ****     Error_Handler();
 187:Core/Src/tim.c ****   }
 188:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 189:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 190:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 191:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 192:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 193:Core/Src/tim.c ****   {
 194:Core/Src/tim.c ****     Error_Handler();
 195:Core/Src/tim.c ****   }
 196:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 197:Core/Src/tim.c ****   {
 198:Core/Src/tim.c ****     Error_Handler();
 199:Core/Src/tim.c ****   }
 200:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 201:Core/Src/tim.c ****   {
 202:Core/Src/tim.c ****     Error_Handler();
 203:Core/Src/tim.c ****   }
ARM GAS  C:\Users\alireza\AppData\Local\Temp\ccQWBUOf.s 			page 8


 204:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 205:Core/Src/tim.c ****   {
 206:Core/Src/tim.c ****     Error_Handler();
 207:Core/Src/tim.c ****   }
 208:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 2 */
 209:Core/Src/tim.c **** 
 210:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 2 */
 211:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim3);
 212:Core/Src/tim.c **** 
 213:Core/Src/tim.c **** }
 214:Core/Src/tim.c **** /* TIM5 init function */
 215:Core/Src/tim.c **** void MX_TIM5_Init(void)
 216:Core/Src/tim.c **** {
 195              		.loc 1 216 1 is_stmt 1 view -0
 196              		.cfi_startproc
 197              		@ args = 0, pretend = 0, frame = 24
 198              		@ frame_needed = 0, uses_anonymous_args = 0
 199 0000 00B5     		push	{lr}
 200              		.cfi_def_cfa_offset 4
 201              		.cfi_offset 14, -4
 202 0002 87B0     		sub	sp, sp, #28
 203              		.cfi_def_cfa_offset 32
 217:Core/Src/tim.c **** 
 218:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_Init 0 */
 219:Core/Src/tim.c **** 
 220:Core/Src/tim.c ****   /* USER CODE END TIM5_Init 0 */
 221:Core/Src/tim.c **** 
 222:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 204              		.loc 1 222 3 view .LVU56
 205              		.loc 1 222 26 is_stmt 0 view .LVU57
 206 0004 0023     		movs	r3, #0
 207 0006 0293     		str	r3, [sp, #8]
 208 0008 0393     		str	r3, [sp, #12]
 209 000a 0493     		str	r3, [sp, #16]
 210 000c 0593     		str	r3, [sp, #20]
 223:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 211              		.loc 1 223 3 is_stmt 1 view .LVU58
 212              		.loc 1 223 27 is_stmt 0 view .LVU59
 213 000e 0093     		str	r3, [sp]
 214 0010 0193     		str	r3, [sp, #4]
 224:Core/Src/tim.c **** 
 225:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_Init 1 */
 226:Core/Src/tim.c **** 
 227:Core/Src/tim.c ****   /* USER CODE END TIM5_Init 1 */
 228:Core/Src/tim.c ****   htim5.Instance = TIM5;
 215              		.loc 1 228 3 is_stmt 1 view .LVU60
 216              		.loc 1 228 18 is_stmt 0 view .LVU61
 217 0012 1448     		ldr	r0, .L23
 218 0014 144A     		ldr	r2, .L23+4
 219 0016 0260     		str	r2, [r0]
 229:Core/Src/tim.c ****   htim5.Init.Prescaler = 0;
 220              		.loc 1 229 3 is_stmt 1 view .LVU62
 221              		.loc 1 229 24 is_stmt 0 view .LVU63
 222 0018 4360     		str	r3, [r0, #4]
 230:Core/Src/tim.c ****   htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 223              		.loc 1 230 3 is_stmt 1 view .LVU64
 224              		.loc 1 230 26 is_stmt 0 view .LVU65
ARM GAS  C:\Users\alireza\AppData\Local\Temp\ccQWBUOf.s 			page 9


 225 001a 8360     		str	r3, [r0, #8]
 231:Core/Src/tim.c ****   htim5.Init.Period = 4294967295;
 226              		.loc 1 231 3 is_stmt 1 view .LVU66
 227              		.loc 1 231 21 is_stmt 0 view .LVU67
 228 001c 4FF0FF32 		mov	r2, #-1
 229 0020 C260     		str	r2, [r0, #12]
 232:Core/Src/tim.c ****   htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 230              		.loc 1 232 3 is_stmt 1 view .LVU68
 231              		.loc 1 232 28 is_stmt 0 view .LVU69
 232 0022 0361     		str	r3, [r0, #16]
 233:Core/Src/tim.c ****   htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 233              		.loc 1 233 3 is_stmt 1 view .LVU70
 234              		.loc 1 233 32 is_stmt 0 view .LVU71
 235 0024 8361     		str	r3, [r0, #24]
 234:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 236              		.loc 1 234 3 is_stmt 1 view .LVU72
 237              		.loc 1 234 7 is_stmt 0 view .LVU73
 238 0026 FFF7FEFF 		bl	HAL_TIM_Base_Init
 239              	.LVL10:
 240              		.loc 1 234 6 discriminator 1 view .LVU74
 241 002a 90B9     		cbnz	r0, .L20
 242              	.L16:
 235:Core/Src/tim.c ****   {
 236:Core/Src/tim.c ****     Error_Handler();
 237:Core/Src/tim.c ****   }
 238:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 243              		.loc 1 238 3 is_stmt 1 view .LVU75
 244              		.loc 1 238 34 is_stmt 0 view .LVU76
 245 002c 4FF48053 		mov	r3, #4096
 246 0030 0293     		str	r3, [sp, #8]
 239:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 247              		.loc 1 239 3 is_stmt 1 view .LVU77
 248              		.loc 1 239 7 is_stmt 0 view .LVU78
 249 0032 02A9     		add	r1, sp, #8
 250 0034 0B48     		ldr	r0, .L23
 251 0036 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 252              	.LVL11:
 253              		.loc 1 239 6 discriminator 1 view .LVU79
 254 003a 68B9     		cbnz	r0, .L21
 255              	.L17:
 240:Core/Src/tim.c ****   {
 241:Core/Src/tim.c ****     Error_Handler();
 242:Core/Src/tim.c ****   }
 243:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 256              		.loc 1 243 3 is_stmt 1 view .LVU80
 257              		.loc 1 243 37 is_stmt 0 view .LVU81
 258 003c 0023     		movs	r3, #0
 259 003e 0093     		str	r3, [sp]
 244:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 260              		.loc 1 244 3 is_stmt 1 view .LVU82
 261              		.loc 1 244 33 is_stmt 0 view .LVU83
 262 0040 0193     		str	r3, [sp, #4]
 245:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 263              		.loc 1 245 3 is_stmt 1 view .LVU84
 264              		.loc 1 245 7 is_stmt 0 view .LVU85
 265 0042 6946     		mov	r1, sp
 266 0044 0748     		ldr	r0, .L23
ARM GAS  C:\Users\alireza\AppData\Local\Temp\ccQWBUOf.s 			page 10


 267 0046 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 268              	.LVL12:
 269              		.loc 1 245 6 discriminator 1 view .LVU86
 270 004a 40B9     		cbnz	r0, .L22
 271              	.L15:
 246:Core/Src/tim.c ****   {
 247:Core/Src/tim.c ****     Error_Handler();
 248:Core/Src/tim.c ****   }
 249:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_Init 2 */
 250:Core/Src/tim.c **** 
 251:Core/Src/tim.c ****   /* USER CODE END TIM5_Init 2 */
 252:Core/Src/tim.c **** 
 253:Core/Src/tim.c **** }
 272              		.loc 1 253 1 view .LVU87
 273 004c 07B0     		add	sp, sp, #28
 274              		.cfi_remember_state
 275              		.cfi_def_cfa_offset 4
 276              		@ sp needed
 277 004e 5DF804FB 		ldr	pc, [sp], #4
 278              	.L20:
 279              		.cfi_restore_state
 236:Core/Src/tim.c ****   }
 280              		.loc 1 236 5 is_stmt 1 view .LVU88
 281 0052 FFF7FEFF 		bl	Error_Handler
 282              	.LVL13:
 283 0056 E9E7     		b	.L16
 284              	.L21:
 241:Core/Src/tim.c ****   }
 285              		.loc 1 241 5 view .LVU89
 286 0058 FFF7FEFF 		bl	Error_Handler
 287              	.LVL14:
 288 005c EEE7     		b	.L17
 289              	.L22:
 247:Core/Src/tim.c ****   }
 290              		.loc 1 247 5 view .LVU90
 291 005e FFF7FEFF 		bl	Error_Handler
 292              	.LVL15:
 293              		.loc 1 253 1 is_stmt 0 view .LVU91
 294 0062 F3E7     		b	.L15
 295              	.L24:
 296              		.align	2
 297              	.L23:
 298 0064 00000000 		.word	htim5
 299 0068 000C0040 		.word	1073744896
 300              		.cfi_endproc
 301              	.LFE223:
 303              		.section	.text.HAL_TIM_PWM_MspInit,"ax",%progbits
 304              		.align	1
 305              		.global	HAL_TIM_PWM_MspInit
 306              		.syntax unified
 307              		.thumb
 308              		.thumb_func
 310              	HAL_TIM_PWM_MspInit:
 311              	.LVL16:
 312              	.LFB224:
 254:Core/Src/tim.c **** 
 255:Core/Src/tim.c **** void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
ARM GAS  C:\Users\alireza\AppData\Local\Temp\ccQWBUOf.s 			page 11


 256:Core/Src/tim.c **** {
 313              		.loc 1 256 1 is_stmt 1 view -0
 314              		.cfi_startproc
 315              		@ args = 0, pretend = 0, frame = 8
 316              		@ frame_needed = 0, uses_anonymous_args = 0
 317              		.loc 1 256 1 is_stmt 0 view .LVU93
 318 0000 00B5     		push	{lr}
 319              		.cfi_def_cfa_offset 4
 320              		.cfi_offset 14, -4
 321 0002 83B0     		sub	sp, sp, #12
 322              		.cfi_def_cfa_offset 16
 257:Core/Src/tim.c **** 
 258:Core/Src/tim.c ****   if(tim_pwmHandle->Instance==TIM1)
 323              		.loc 1 258 3 is_stmt 1 view .LVU94
 324              		.loc 1 258 19 is_stmt 0 view .LVU95
 325 0004 0368     		ldr	r3, [r0]
 326              		.loc 1 258 5 view .LVU96
 327 0006 154A     		ldr	r2, .L31
 328 0008 9342     		cmp	r3, r2
 329 000a 05D0     		beq	.L29
 259:Core/Src/tim.c ****   {
 260:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 0 */
 261:Core/Src/tim.c **** 
 262:Core/Src/tim.c ****   /* USER CODE END TIM1_MspInit 0 */
 263:Core/Src/tim.c ****     /* TIM1 clock enable */
 264:Core/Src/tim.c ****     __HAL_RCC_TIM1_CLK_ENABLE();
 265:Core/Src/tim.c **** 
 266:Core/Src/tim.c ****     /* TIM1 interrupt Init */
 267:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 15, 0);
 268:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 269:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 270:Core/Src/tim.c **** 
 271:Core/Src/tim.c ****   /* USER CODE END TIM1_MspInit 1 */
 272:Core/Src/tim.c ****   }
 273:Core/Src/tim.c ****   else if(tim_pwmHandle->Instance==TIM3)
 330              		.loc 1 273 8 is_stmt 1 view .LVU97
 331              		.loc 1 273 10 is_stmt 0 view .LVU98
 332 000c 144A     		ldr	r2, .L31+4
 333 000e 9342     		cmp	r3, r2
 334 0010 16D0     		beq	.L30
 335              	.LVL17:
 336              	.L25:
 274:Core/Src/tim.c ****   {
 275:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 0 */
 276:Core/Src/tim.c **** 
 277:Core/Src/tim.c ****   /* USER CODE END TIM3_MspInit 0 */
 278:Core/Src/tim.c ****     /* TIM3 clock enable */
 279:Core/Src/tim.c ****     __HAL_RCC_TIM3_CLK_ENABLE();
 280:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 281:Core/Src/tim.c **** 
 282:Core/Src/tim.c ****   /* USER CODE END TIM3_MspInit 1 */
 283:Core/Src/tim.c ****   }
 284:Core/Src/tim.c **** }
 337              		.loc 1 284 1 view .LVU99
 338 0012 03B0     		add	sp, sp, #12
 339              		.cfi_remember_state
 340              		.cfi_def_cfa_offset 4
ARM GAS  C:\Users\alireza\AppData\Local\Temp\ccQWBUOf.s 			page 12


 341              		@ sp needed
 342 0014 5DF804FB 		ldr	pc, [sp], #4
 343              	.LVL18:
 344              	.L29:
 345              		.cfi_restore_state
 264:Core/Src/tim.c **** 
 346              		.loc 1 264 5 is_stmt 1 view .LVU100
 347              	.LBB2:
 264:Core/Src/tim.c **** 
 348              		.loc 1 264 5 view .LVU101
 349 0018 0022     		movs	r2, #0
 350 001a 0092     		str	r2, [sp]
 264:Core/Src/tim.c **** 
 351              		.loc 1 264 5 view .LVU102
 352 001c 114B     		ldr	r3, .L31+8
 353 001e 596C     		ldr	r1, [r3, #68]
 354 0020 41F00101 		orr	r1, r1, #1
 355 0024 5964     		str	r1, [r3, #68]
 264:Core/Src/tim.c **** 
 356              		.loc 1 264 5 view .LVU103
 357 0026 5B6C     		ldr	r3, [r3, #68]
 358 0028 03F00103 		and	r3, r3, #1
 359 002c 0093     		str	r3, [sp]
 264:Core/Src/tim.c **** 
 360              		.loc 1 264 5 view .LVU104
 361 002e 009B     		ldr	r3, [sp]
 362              	.LBE2:
 264:Core/Src/tim.c **** 
 363              		.loc 1 264 5 view .LVU105
 267:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 364              		.loc 1 267 5 view .LVU106
 365 0030 0F21     		movs	r1, #15
 366 0032 1A20     		movs	r0, #26
 367              	.LVL19:
 267:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 368              		.loc 1 267 5 is_stmt 0 view .LVU107
 369 0034 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 370              	.LVL20:
 268:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 371              		.loc 1 268 5 is_stmt 1 view .LVU108
 372 0038 1A20     		movs	r0, #26
 373 003a FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 374              	.LVL21:
 375 003e E8E7     		b	.L25
 376              	.LVL22:
 377              	.L30:
 279:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 378              		.loc 1 279 5 view .LVU109
 379              	.LBB3:
 279:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 380              		.loc 1 279 5 view .LVU110
 381 0040 0023     		movs	r3, #0
 382 0042 0193     		str	r3, [sp, #4]
 279:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 383              		.loc 1 279 5 view .LVU111
 384 0044 074B     		ldr	r3, .L31+8
 385 0046 1A6C     		ldr	r2, [r3, #64]
ARM GAS  C:\Users\alireza\AppData\Local\Temp\ccQWBUOf.s 			page 13


 386 0048 42F00202 		orr	r2, r2, #2
 387 004c 1A64     		str	r2, [r3, #64]
 279:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 388              		.loc 1 279 5 view .LVU112
 389 004e 1B6C     		ldr	r3, [r3, #64]
 390 0050 03F00203 		and	r3, r3, #2
 391 0054 0193     		str	r3, [sp, #4]
 279:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 392              		.loc 1 279 5 view .LVU113
 393 0056 019B     		ldr	r3, [sp, #4]
 394              	.LBE3:
 279:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 395              		.loc 1 279 5 discriminator 1 view .LVU114
 396              		.loc 1 284 1 is_stmt 0 view .LVU115
 397 0058 DBE7     		b	.L25
 398              	.L32:
 399 005a 00BF     		.align	2
 400              	.L31:
 401 005c 00000140 		.word	1073807360
 402 0060 00040040 		.word	1073742848
 403 0064 00380240 		.word	1073887232
 404              		.cfi_endproc
 405              	.LFE224:
 407              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 408              		.align	1
 409              		.global	HAL_TIM_Base_MspInit
 410              		.syntax unified
 411              		.thumb
 412              		.thumb_func
 414              	HAL_TIM_Base_MspInit:
 415              	.LVL23:
 416              	.LFB225:
 285:Core/Src/tim.c **** 
 286:Core/Src/tim.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
 287:Core/Src/tim.c **** {
 417              		.loc 1 287 1 is_stmt 1 view -0
 418              		.cfi_startproc
 419              		@ args = 0, pretend = 0, frame = 8
 420              		@ frame_needed = 0, uses_anonymous_args = 0
 421              		.loc 1 287 1 is_stmt 0 view .LVU117
 422 0000 00B5     		push	{lr}
 423              		.cfi_def_cfa_offset 4
 424              		.cfi_offset 14, -4
 425 0002 83B0     		sub	sp, sp, #12
 426              		.cfi_def_cfa_offset 16
 288:Core/Src/tim.c **** 
 289:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM2)
 427              		.loc 1 289 3 is_stmt 1 view .LVU118
 428              		.loc 1 289 20 is_stmt 0 view .LVU119
 429 0004 0368     		ldr	r3, [r0]
 430              		.loc 1 289 5 view .LVU120
 431 0006 B3F1804F 		cmp	r3, #1073741824
 432 000a 05D0     		beq	.L37
 290:Core/Src/tim.c ****   {
 291:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
 292:Core/Src/tim.c **** 
 293:Core/Src/tim.c ****   /* USER CODE END TIM2_MspInit 0 */
ARM GAS  C:\Users\alireza\AppData\Local\Temp\ccQWBUOf.s 			page 14


 294:Core/Src/tim.c ****     /* TIM2 clock enable */
 295:Core/Src/tim.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 296:Core/Src/tim.c **** 
 297:Core/Src/tim.c ****     /* TIM2 interrupt Init */
 298:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 299:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 300:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 301:Core/Src/tim.c **** 
 302:Core/Src/tim.c ****   /* USER CODE END TIM2_MspInit 1 */
 303:Core/Src/tim.c ****   }
 304:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM5)
 433              		.loc 1 304 8 is_stmt 1 view .LVU121
 434              		.loc 1 304 10 is_stmt 0 view .LVU122
 435 000c 134A     		ldr	r2, .L39
 436 000e 9342     		cmp	r3, r2
 437 0010 17D0     		beq	.L38
 438              	.LVL24:
 439              	.L33:
 305:Core/Src/tim.c ****   {
 306:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspInit 0 */
 307:Core/Src/tim.c **** 
 308:Core/Src/tim.c ****   /* USER CODE END TIM5_MspInit 0 */
 309:Core/Src/tim.c ****     /* TIM5 clock enable */
 310:Core/Src/tim.c ****     __HAL_RCC_TIM5_CLK_ENABLE();
 311:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 312:Core/Src/tim.c **** 
 313:Core/Src/tim.c ****   /* USER CODE END TIM5_MspInit 1 */
 314:Core/Src/tim.c ****   }
 315:Core/Src/tim.c **** }
 440              		.loc 1 315 1 view .LVU123
 441 0012 03B0     		add	sp, sp, #12
 442              		.cfi_remember_state
 443              		.cfi_def_cfa_offset 4
 444              		@ sp needed
 445 0014 5DF804FB 		ldr	pc, [sp], #4
 446              	.LVL25:
 447              	.L37:
 448              		.cfi_restore_state
 295:Core/Src/tim.c **** 
 449              		.loc 1 295 5 is_stmt 1 view .LVU124
 450              	.LBB4:
 295:Core/Src/tim.c **** 
 451              		.loc 1 295 5 view .LVU125
 452 0018 0022     		movs	r2, #0
 453 001a 0092     		str	r2, [sp]
 295:Core/Src/tim.c **** 
 454              		.loc 1 295 5 view .LVU126
 455 001c 03F50E33 		add	r3, r3, #145408
 456 0020 196C     		ldr	r1, [r3, #64]
 457 0022 41F00101 		orr	r1, r1, #1
 458 0026 1964     		str	r1, [r3, #64]
 295:Core/Src/tim.c **** 
 459              		.loc 1 295 5 view .LVU127
 460 0028 1B6C     		ldr	r3, [r3, #64]
 461 002a 03F00103 		and	r3, r3, #1
 462 002e 0093     		str	r3, [sp]
 295:Core/Src/tim.c **** 
ARM GAS  C:\Users\alireza\AppData\Local\Temp\ccQWBUOf.s 			page 15


 463              		.loc 1 295 5 view .LVU128
 464 0030 009B     		ldr	r3, [sp]
 465              	.LBE4:
 295:Core/Src/tim.c **** 
 466              		.loc 1 295 5 view .LVU129
 298:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 467              		.loc 1 298 5 view .LVU130
 468 0032 0521     		movs	r1, #5
 469 0034 1C20     		movs	r0, #28
 470              	.LVL26:
 298:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 471              		.loc 1 298 5 is_stmt 0 view .LVU131
 472 0036 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 473              	.LVL27:
 299:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 474              		.loc 1 299 5 is_stmt 1 view .LVU132
 475 003a 1C20     		movs	r0, #28
 476 003c FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 477              	.LVL28:
 478 0040 E7E7     		b	.L33
 479              	.LVL29:
 480              	.L38:
 310:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 481              		.loc 1 310 5 view .LVU133
 482              	.LBB5:
 310:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 483              		.loc 1 310 5 view .LVU134
 484 0042 0023     		movs	r3, #0
 485 0044 0193     		str	r3, [sp, #4]
 310:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 486              		.loc 1 310 5 view .LVU135
 487 0046 064B     		ldr	r3, .L39+4
 488 0048 1A6C     		ldr	r2, [r3, #64]
 489 004a 42F00802 		orr	r2, r2, #8
 490 004e 1A64     		str	r2, [r3, #64]
 310:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 491              		.loc 1 310 5 view .LVU136
 492 0050 1B6C     		ldr	r3, [r3, #64]
 493 0052 03F00803 		and	r3, r3, #8
 494 0056 0193     		str	r3, [sp, #4]
 310:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 495              		.loc 1 310 5 view .LVU137
 496 0058 019B     		ldr	r3, [sp, #4]
 497              	.LBE5:
 310:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 498              		.loc 1 310 5 discriminator 1 view .LVU138
 499              		.loc 1 315 1 is_stmt 0 view .LVU139
 500 005a DAE7     		b	.L33
 501              	.L40:
 502              		.align	2
 503              	.L39:
 504 005c 000C0040 		.word	1073744896
 505 0060 00380240 		.word	1073887232
 506              		.cfi_endproc
 507              	.LFE225:
 509              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 510              		.align	1
ARM GAS  C:\Users\alireza\AppData\Local\Temp\ccQWBUOf.s 			page 16


 511              		.global	HAL_TIM_MspPostInit
 512              		.syntax unified
 513              		.thumb
 514              		.thumb_func
 516              	HAL_TIM_MspPostInit:
 517              	.LVL30:
 518              	.LFB226:
 316:Core/Src/tim.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
 317:Core/Src/tim.c **** {
 519              		.loc 1 317 1 is_stmt 1 view -0
 520              		.cfi_startproc
 521              		@ args = 0, pretend = 0, frame = 32
 522              		@ frame_needed = 0, uses_anonymous_args = 0
 523              		.loc 1 317 1 is_stmt 0 view .LVU141
 524 0000 00B5     		push	{lr}
 525              		.cfi_def_cfa_offset 4
 526              		.cfi_offset 14, -4
 527 0002 89B0     		sub	sp, sp, #36
 528              		.cfi_def_cfa_offset 40
 318:Core/Src/tim.c **** 
 319:Core/Src/tim.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 529              		.loc 1 319 3 is_stmt 1 view .LVU142
 530              		.loc 1 319 20 is_stmt 0 view .LVU143
 531 0004 0023     		movs	r3, #0
 532 0006 0393     		str	r3, [sp, #12]
 533 0008 0493     		str	r3, [sp, #16]
 534 000a 0593     		str	r3, [sp, #20]
 535 000c 0693     		str	r3, [sp, #24]
 536 000e 0793     		str	r3, [sp, #28]
 320:Core/Src/tim.c ****   if(timHandle->Instance==TIM1)
 537              		.loc 1 320 3 is_stmt 1 view .LVU144
 538              		.loc 1 320 15 is_stmt 0 view .LVU145
 539 0010 0368     		ldr	r3, [r0]
 540              		.loc 1 320 5 view .LVU146
 541 0012 1C4A     		ldr	r2, .L47
 542 0014 9342     		cmp	r3, r2
 543 0016 05D0     		beq	.L45
 321:Core/Src/tim.c ****   {
 322:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspPostInit 0 */
 323:Core/Src/tim.c **** 
 324:Core/Src/tim.c ****   /* USER CODE END TIM1_MspPostInit 0 */
 325:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 326:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 327:Core/Src/tim.c ****     PA8     ------> TIM1_CH1
 328:Core/Src/tim.c ****     PA9     ------> TIM1_CH2
 329:Core/Src/tim.c ****     PA10     ------> TIM1_CH3
 330:Core/Src/tim.c ****     */
 331:Core/Src/tim.c ****     GPIO_InitStruct.Pin = PWM_OUT1_PIN_Pin|PWM_OUT2_PIN_Pin|PWM_OUT3_PIN_Pin;
 332:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 333:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 334:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 335:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 336:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 337:Core/Src/tim.c **** 
 338:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspPostInit 1 */
 339:Core/Src/tim.c **** 
 340:Core/Src/tim.c ****   /* USER CODE END TIM1_MspPostInit 1 */
ARM GAS  C:\Users\alireza\AppData\Local\Temp\ccQWBUOf.s 			page 17


 341:Core/Src/tim.c ****   }
 342:Core/Src/tim.c ****   else if(timHandle->Instance==TIM3)
 544              		.loc 1 342 8 is_stmt 1 view .LVU147
 545              		.loc 1 342 10 is_stmt 0 view .LVU148
 546 0018 1B4A     		ldr	r2, .L47+4
 547 001a 9342     		cmp	r3, r2
 548 001c 1AD0     		beq	.L46
 549              	.LVL31:
 550              	.L41:
 343:Core/Src/tim.c ****   {
 344:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspPostInit 0 */
 345:Core/Src/tim.c **** 
 346:Core/Src/tim.c ****   /* USER CODE END TIM3_MspPostInit 0 */
 347:Core/Src/tim.c **** 
 348:Core/Src/tim.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 349:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 350:Core/Src/tim.c ****     PC6     ------> TIM3_CH1
 351:Core/Src/tim.c ****     PC7     ------> TIM3_CH2
 352:Core/Src/tim.c ****     PC8     ------> TIM3_CH3
 353:Core/Src/tim.c ****     PC9     ------> TIM3_CH4
 354:Core/Src/tim.c ****     */
 355:Core/Src/tim.c ****     GPIO_InitStruct.Pin = ETB1_MOTOR1_Pin|ETB1_MOTOR2_Pin|ETB2_MOTOR1_Pin|ETB2_MOTOR2_Pin;
 356:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 357:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 358:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 359:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 360:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 361:Core/Src/tim.c **** 
 362:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspPostInit 1 */
 363:Core/Src/tim.c **** 
 364:Core/Src/tim.c ****   /* USER CODE END TIM3_MspPostInit 1 */
 365:Core/Src/tim.c ****   }
 366:Core/Src/tim.c **** 
 367:Core/Src/tim.c **** }
 551              		.loc 1 367 1 view .LVU149
 552 001e 09B0     		add	sp, sp, #36
 553              		.cfi_remember_state
 554              		.cfi_def_cfa_offset 4
 555              		@ sp needed
 556 0020 5DF804FB 		ldr	pc, [sp], #4
 557              	.LVL32:
 558              	.L45:
 559              		.cfi_restore_state
 325:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 560              		.loc 1 325 5 is_stmt 1 view .LVU150
 561              	.LBB6:
 325:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 562              		.loc 1 325 5 view .LVU151
 563 0024 0023     		movs	r3, #0
 564 0026 0193     		str	r3, [sp, #4]
 325:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 565              		.loc 1 325 5 view .LVU152
 566 0028 184B     		ldr	r3, .L47+8
 567 002a 1A6B     		ldr	r2, [r3, #48]
 568 002c 42F00102 		orr	r2, r2, #1
 569 0030 1A63     		str	r2, [r3, #48]
 325:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
ARM GAS  C:\Users\alireza\AppData\Local\Temp\ccQWBUOf.s 			page 18


 570              		.loc 1 325 5 view .LVU153
 571 0032 1B6B     		ldr	r3, [r3, #48]
 572 0034 03F00103 		and	r3, r3, #1
 573 0038 0193     		str	r3, [sp, #4]
 325:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 574              		.loc 1 325 5 view .LVU154
 575 003a 019B     		ldr	r3, [sp, #4]
 576              	.LBE6:
 325:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 577              		.loc 1 325 5 view .LVU155
 331:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 578              		.loc 1 331 5 view .LVU156
 331:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 579              		.loc 1 331 25 is_stmt 0 view .LVU157
 580 003c 4FF4E063 		mov	r3, #1792
 581 0040 0393     		str	r3, [sp, #12]
 332:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 582              		.loc 1 332 5 is_stmt 1 view .LVU158
 332:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 583              		.loc 1 332 26 is_stmt 0 view .LVU159
 584 0042 0223     		movs	r3, #2
 585 0044 0493     		str	r3, [sp, #16]
 333:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 586              		.loc 1 333 5 is_stmt 1 view .LVU160
 334:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 587              		.loc 1 334 5 view .LVU161
 335:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 588              		.loc 1 335 5 view .LVU162
 335:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 589              		.loc 1 335 31 is_stmt 0 view .LVU163
 590 0046 0123     		movs	r3, #1
 591 0048 0793     		str	r3, [sp, #28]
 336:Core/Src/tim.c **** 
 592              		.loc 1 336 5 is_stmt 1 view .LVU164
 593 004a 03A9     		add	r1, sp, #12
 594 004c 1048     		ldr	r0, .L47+12
 595              	.LVL33:
 336:Core/Src/tim.c **** 
 596              		.loc 1 336 5 is_stmt 0 view .LVU165
 597 004e FFF7FEFF 		bl	HAL_GPIO_Init
 598              	.LVL34:
 599 0052 E4E7     		b	.L41
 600              	.LVL35:
 601              	.L46:
 348:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 602              		.loc 1 348 5 is_stmt 1 view .LVU166
 603              	.LBB7:
 348:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 604              		.loc 1 348 5 view .LVU167
 605 0054 0023     		movs	r3, #0
 606 0056 0293     		str	r3, [sp, #8]
 348:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 607              		.loc 1 348 5 view .LVU168
 608 0058 0C4B     		ldr	r3, .L47+8
 609 005a 1A6B     		ldr	r2, [r3, #48]
 610 005c 42F00402 		orr	r2, r2, #4
 611 0060 1A63     		str	r2, [r3, #48]
ARM GAS  C:\Users\alireza\AppData\Local\Temp\ccQWBUOf.s 			page 19


 348:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 612              		.loc 1 348 5 view .LVU169
 613 0062 1B6B     		ldr	r3, [r3, #48]
 614 0064 03F00403 		and	r3, r3, #4
 615 0068 0293     		str	r3, [sp, #8]
 348:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 616              		.loc 1 348 5 view .LVU170
 617 006a 029B     		ldr	r3, [sp, #8]
 618              	.LBE7:
 348:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 619              		.loc 1 348 5 view .LVU171
 355:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 620              		.loc 1 355 5 view .LVU172
 355:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 621              		.loc 1 355 25 is_stmt 0 view .LVU173
 622 006c 4FF47073 		mov	r3, #960
 623 0070 0393     		str	r3, [sp, #12]
 356:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 624              		.loc 1 356 5 is_stmt 1 view .LVU174
 356:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 625              		.loc 1 356 26 is_stmt 0 view .LVU175
 626 0072 0223     		movs	r3, #2
 627 0074 0493     		str	r3, [sp, #16]
 357:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 628              		.loc 1 357 5 is_stmt 1 view .LVU176
 358:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 629              		.loc 1 358 5 view .LVU177
 359:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 630              		.loc 1 359 5 view .LVU178
 359:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 631              		.loc 1 359 31 is_stmt 0 view .LVU179
 632 0076 0793     		str	r3, [sp, #28]
 360:Core/Src/tim.c **** 
 633              		.loc 1 360 5 is_stmt 1 view .LVU180
 634 0078 03A9     		add	r1, sp, #12
 635 007a 0648     		ldr	r0, .L47+16
 636              	.LVL36:
 360:Core/Src/tim.c **** 
 637              		.loc 1 360 5 is_stmt 0 view .LVU181
 638 007c FFF7FEFF 		bl	HAL_GPIO_Init
 639              	.LVL37:
 640              		.loc 1 367 1 view .LVU182
 641 0080 CDE7     		b	.L41
 642              	.L48:
 643 0082 00BF     		.align	2
 644              	.L47:
 645 0084 00000140 		.word	1073807360
 646 0088 00040040 		.word	1073742848
 647 008c 00380240 		.word	1073887232
 648 0090 00000240 		.word	1073872896
 649 0094 00080240 		.word	1073874944
 650              		.cfi_endproc
 651              	.LFE226:
 653              		.section	.text.MX_TIM1_Init,"ax",%progbits
 654              		.align	1
 655              		.global	MX_TIM1_Init
 656              		.syntax unified
ARM GAS  C:\Users\alireza\AppData\Local\Temp\ccQWBUOf.s 			page 20


 657              		.thumb
 658              		.thumb_func
 660              	MX_TIM1_Init:
 661              	.LFB220:
  34:Core/Src/tim.c **** 
 662              		.loc 1 34 1 is_stmt 1 view -0
 663              		.cfi_startproc
 664              		@ args = 0, pretend = 0, frame = 72
 665              		@ frame_needed = 0, uses_anonymous_args = 0
 666 0000 10B5     		push	{r4, lr}
 667              		.cfi_def_cfa_offset 8
 668              		.cfi_offset 4, -8
 669              		.cfi_offset 14, -4
 670 0002 92B0     		sub	sp, sp, #72
 671              		.cfi_def_cfa_offset 80
  40:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 672              		.loc 1 40 3 view .LVU184
  40:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 673              		.loc 1 40 27 is_stmt 0 view .LVU185
 674 0004 0024     		movs	r4, #0
 675 0006 1094     		str	r4, [sp, #64]
 676 0008 1194     		str	r4, [sp, #68]
  41:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 677              		.loc 1 41 3 is_stmt 1 view .LVU186
  41:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 678              		.loc 1 41 22 is_stmt 0 view .LVU187
 679 000a 0994     		str	r4, [sp, #36]
 680 000c 0A94     		str	r4, [sp, #40]
 681 000e 0B94     		str	r4, [sp, #44]
 682 0010 0C94     		str	r4, [sp, #48]
 683 0012 0D94     		str	r4, [sp, #52]
 684 0014 0E94     		str	r4, [sp, #56]
 685 0016 0F94     		str	r4, [sp, #60]
  42:Core/Src/tim.c **** 
 686              		.loc 1 42 3 is_stmt 1 view .LVU188
  42:Core/Src/tim.c **** 
 687              		.loc 1 42 34 is_stmt 0 view .LVU189
 688 0018 2022     		movs	r2, #32
 689 001a 2146     		mov	r1, r4
 690 001c 01A8     		add	r0, sp, #4
 691 001e FFF7FEFF 		bl	memset
 692              	.LVL38:
  47:Core/Src/tim.c ****   htim1.Init.Prescaler = 0;
 693              		.loc 1 47 3 is_stmt 1 view .LVU190
  47:Core/Src/tim.c ****   htim1.Init.Prescaler = 0;
 694              		.loc 1 47 18 is_stmt 0 view .LVU191
 695 0022 3148     		ldr	r0, .L65
 696 0024 314B     		ldr	r3, .L65+4
 697 0026 0360     		str	r3, [r0]
  48:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 698              		.loc 1 48 3 is_stmt 1 view .LVU192
  48:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 699              		.loc 1 48 24 is_stmt 0 view .LVU193
 700 0028 4460     		str	r4, [r0, #4]
  49:Core/Src/tim.c ****   htim1.Init.Period = 65535;
 701              		.loc 1 49 3 is_stmt 1 view .LVU194
  49:Core/Src/tim.c ****   htim1.Init.Period = 65535;
ARM GAS  C:\Users\alireza\AppData\Local\Temp\ccQWBUOf.s 			page 21


 702              		.loc 1 49 26 is_stmt 0 view .LVU195
 703 002a 8460     		str	r4, [r0, #8]
  50:Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 704              		.loc 1 50 3 is_stmt 1 view .LVU196
  50:Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 705              		.loc 1 50 21 is_stmt 0 view .LVU197
 706 002c 4FF6FF73 		movw	r3, #65535
 707 0030 C360     		str	r3, [r0, #12]
  51:Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 0;
 708              		.loc 1 51 3 is_stmt 1 view .LVU198
  51:Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 0;
 709              		.loc 1 51 28 is_stmt 0 view .LVU199
 710 0032 0461     		str	r4, [r0, #16]
  52:Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 711              		.loc 1 52 3 is_stmt 1 view .LVU200
  52:Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 712              		.loc 1 52 32 is_stmt 0 view .LVU201
 713 0034 4461     		str	r4, [r0, #20]
  53:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 714              		.loc 1 53 3 is_stmt 1 view .LVU202
  53:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 715              		.loc 1 53 32 is_stmt 0 view .LVU203
 716 0036 8461     		str	r4, [r0, #24]
  54:Core/Src/tim.c ****   {
 717              		.loc 1 54 3 is_stmt 1 view .LVU204
  54:Core/Src/tim.c ****   {
 718              		.loc 1 54 7 is_stmt 0 view .LVU205
 719 0038 FFF7FEFF 		bl	HAL_TIM_PWM_Init
 720              	.LVL39:
  54:Core/Src/tim.c ****   {
 721              		.loc 1 54 6 discriminator 1 view .LVU206
 722 003c 0028     		cmp	r0, #0
 723 003e 3DD1     		bne	.L58
 724              	.L50:
  58:Core/Src/tim.c ****   {
 725              		.loc 1 58 3 is_stmt 1 view .LVU207
  58:Core/Src/tim.c ****   {
 726              		.loc 1 58 7 is_stmt 0 view .LVU208
 727 0040 2948     		ldr	r0, .L65
 728 0042 FFF7FEFF 		bl	HAL_TIM_OC_Init
 729              	.LVL40:
  58:Core/Src/tim.c ****   {
 730              		.loc 1 58 6 discriminator 1 view .LVU209
 731 0046 0028     		cmp	r0, #0
 732 0048 3BD1     		bne	.L59
 733              	.L51:
  62:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 734              		.loc 1 62 3 is_stmt 1 view .LVU210
  62:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 735              		.loc 1 62 37 is_stmt 0 view .LVU211
 736 004a 0023     		movs	r3, #0
 737 004c 1093     		str	r3, [sp, #64]
  63:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 738              		.loc 1 63 3 is_stmt 1 view .LVU212
  63:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 739              		.loc 1 63 33 is_stmt 0 view .LVU213
 740 004e 1193     		str	r3, [sp, #68]
ARM GAS  C:\Users\alireza\AppData\Local\Temp\ccQWBUOf.s 			page 22


  64:Core/Src/tim.c ****   {
 741              		.loc 1 64 3 is_stmt 1 view .LVU214
  64:Core/Src/tim.c ****   {
 742              		.loc 1 64 7 is_stmt 0 view .LVU215
 743 0050 10A9     		add	r1, sp, #64
 744 0052 2548     		ldr	r0, .L65
 745 0054 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 746              	.LVL41:
  64:Core/Src/tim.c ****   {
 747              		.loc 1 64 6 discriminator 1 view .LVU216
 748 0058 0028     		cmp	r0, #0
 749 005a 35D1     		bne	.L60
 750              	.L52:
  68:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 751              		.loc 1 68 3 is_stmt 1 view .LVU217
  68:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 752              		.loc 1 68 20 is_stmt 0 view .LVU218
 753 005c 6023     		movs	r3, #96
 754 005e 0993     		str	r3, [sp, #36]
  69:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 755              		.loc 1 69 3 is_stmt 1 view .LVU219
  69:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 756              		.loc 1 69 19 is_stmt 0 view .LVU220
 757 0060 0022     		movs	r2, #0
 758 0062 0A92     		str	r2, [sp, #40]
  70:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 759              		.loc 1 70 3 is_stmt 1 view .LVU221
  70:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 760              		.loc 1 70 24 is_stmt 0 view .LVU222
 761 0064 0B92     		str	r2, [sp, #44]
  71:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 762              		.loc 1 71 3 is_stmt 1 view .LVU223
  71:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 763              		.loc 1 71 25 is_stmt 0 view .LVU224
 764 0066 0C92     		str	r2, [sp, #48]
  72:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 765              		.loc 1 72 3 is_stmt 1 view .LVU225
  72:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 766              		.loc 1 72 24 is_stmt 0 view .LVU226
 767 0068 0D92     		str	r2, [sp, #52]
  73:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 768              		.loc 1 73 3 is_stmt 1 view .LVU227
  73:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 769              		.loc 1 73 25 is_stmt 0 view .LVU228
 770 006a 0E92     		str	r2, [sp, #56]
  74:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 771              		.loc 1 74 3 is_stmt 1 view .LVU229
  74:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 772              		.loc 1 74 26 is_stmt 0 view .LVU230
 773 006c 0F92     		str	r2, [sp, #60]
  75:Core/Src/tim.c ****   {
 774              		.loc 1 75 3 is_stmt 1 view .LVU231
  75:Core/Src/tim.c ****   {
 775              		.loc 1 75 7 is_stmt 0 view .LVU232
 776 006e 09A9     		add	r1, sp, #36
 777 0070 1D48     		ldr	r0, .L65
 778 0072 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
ARM GAS  C:\Users\alireza\AppData\Local\Temp\ccQWBUOf.s 			page 23


 779              	.LVL42:
  75:Core/Src/tim.c ****   {
 780              		.loc 1 75 6 discriminator 1 view .LVU233
 781 0076 50BB     		cbnz	r0, .L61
 782              	.L53:
  79:Core/Src/tim.c ****   {
 783              		.loc 1 79 3 is_stmt 1 view .LVU234
  79:Core/Src/tim.c ****   {
 784              		.loc 1 79 7 is_stmt 0 view .LVU235
 785 0078 0422     		movs	r2, #4
 786 007a 09A9     		add	r1, sp, #36
 787 007c 1A48     		ldr	r0, .L65
 788 007e FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 789              	.LVL43:
  79:Core/Src/tim.c ****   {
 790              		.loc 1 79 6 discriminator 1 view .LVU236
 791 0082 38BB     		cbnz	r0, .L62
 792              	.L54:
  83:Core/Src/tim.c ****   if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 793              		.loc 1 83 3 is_stmt 1 view .LVU237
  83:Core/Src/tim.c ****   if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 794              		.loc 1 83 20 is_stmt 0 view .LVU238
 795 0084 0023     		movs	r3, #0
 796 0086 0993     		str	r3, [sp, #36]
  84:Core/Src/tim.c ****   {
 797              		.loc 1 84 3 is_stmt 1 view .LVU239
  84:Core/Src/tim.c ****   {
 798              		.loc 1 84 7 is_stmt 0 view .LVU240
 799 0088 0822     		movs	r2, #8
 800 008a 09A9     		add	r1, sp, #36
 801 008c 1648     		ldr	r0, .L65
 802 008e FFF7FEFF 		bl	HAL_TIM_OC_ConfigChannel
 803              	.LVL44:
  84:Core/Src/tim.c ****   {
 804              		.loc 1 84 6 discriminator 1 view .LVU241
 805 0092 10BB     		cbnz	r0, .L63
 806              	.L55:
  88:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 807              		.loc 1 88 3 is_stmt 1 view .LVU242
  88:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 808              		.loc 1 88 40 is_stmt 0 view .LVU243
 809 0094 0023     		movs	r3, #0
 810 0096 0193     		str	r3, [sp, #4]
  89:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 811              		.loc 1 89 3 is_stmt 1 view .LVU244
  89:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 812              		.loc 1 89 41 is_stmt 0 view .LVU245
 813 0098 0293     		str	r3, [sp, #8]
  90:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 814              		.loc 1 90 3 is_stmt 1 view .LVU246
  90:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 815              		.loc 1 90 34 is_stmt 0 view .LVU247
 816 009a 0393     		str	r3, [sp, #12]
  91:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 817              		.loc 1 91 3 is_stmt 1 view .LVU248
  91:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 818              		.loc 1 91 33 is_stmt 0 view .LVU249
ARM GAS  C:\Users\alireza\AppData\Local\Temp\ccQWBUOf.s 			page 24


 819 009c 0493     		str	r3, [sp, #16]
  92:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 820              		.loc 1 92 3 is_stmt 1 view .LVU250
  92:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 821              		.loc 1 92 35 is_stmt 0 view .LVU251
 822 009e 0593     		str	r3, [sp, #20]
  93:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 823              		.loc 1 93 3 is_stmt 1 view .LVU252
  93:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 824              		.loc 1 93 38 is_stmt 0 view .LVU253
 825 00a0 4FF40052 		mov	r2, #8192
 826 00a4 0692     		str	r2, [sp, #24]
  94:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 827              		.loc 1 94 3 is_stmt 1 view .LVU254
  94:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 828              		.loc 1 94 40 is_stmt 0 view .LVU255
 829 00a6 0893     		str	r3, [sp, #32]
  95:Core/Src/tim.c ****   {
 830              		.loc 1 95 3 is_stmt 1 view .LVU256
  95:Core/Src/tim.c ****   {
 831              		.loc 1 95 7 is_stmt 0 view .LVU257
 832 00a8 01A9     		add	r1, sp, #4
 833 00aa 0F48     		ldr	r0, .L65
 834 00ac FFF7FEFF 		bl	HAL_TIMEx_ConfigBreakDeadTime
 835              	.LVL45:
  95:Core/Src/tim.c ****   {
 836              		.loc 1 95 6 discriminator 1 view .LVU258
 837 00b0 B0B9     		cbnz	r0, .L64
 838              	.L56:
 102:Core/Src/tim.c **** 
 839              		.loc 1 102 3 is_stmt 1 view .LVU259
 840 00b2 0D48     		ldr	r0, .L65
 841 00b4 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 842              	.LVL46:
 104:Core/Src/tim.c **** /* TIM2 init function */
 843              		.loc 1 104 1 is_stmt 0 view .LVU260
 844 00b8 12B0     		add	sp, sp, #72
 845              		.cfi_remember_state
 846              		.cfi_def_cfa_offset 8
 847              		@ sp needed
 848 00ba 10BD     		pop	{r4, pc}
 849              	.L58:
 850              		.cfi_restore_state
  56:Core/Src/tim.c ****   }
 851              		.loc 1 56 5 is_stmt 1 view .LVU261
 852 00bc FFF7FEFF 		bl	Error_Handler
 853              	.LVL47:
 854 00c0 BEE7     		b	.L50
 855              	.L59:
  60:Core/Src/tim.c ****   }
 856              		.loc 1 60 5 view .LVU262
 857 00c2 FFF7FEFF 		bl	Error_Handler
 858              	.LVL48:
 859 00c6 C0E7     		b	.L51
 860              	.L60:
  66:Core/Src/tim.c ****   }
 861              		.loc 1 66 5 view .LVU263
ARM GAS  C:\Users\alireza\AppData\Local\Temp\ccQWBUOf.s 			page 25


 862 00c8 FFF7FEFF 		bl	Error_Handler
 863              	.LVL49:
 864 00cc C6E7     		b	.L52
 865              	.L61:
  77:Core/Src/tim.c ****   }
 866              		.loc 1 77 5 view .LVU264
 867 00ce FFF7FEFF 		bl	Error_Handler
 868              	.LVL50:
 869 00d2 D1E7     		b	.L53
 870              	.L62:
  81:Core/Src/tim.c ****   }
 871              		.loc 1 81 5 view .LVU265
 872 00d4 FFF7FEFF 		bl	Error_Handler
 873              	.LVL51:
 874 00d8 D4E7     		b	.L54
 875              	.L63:
  86:Core/Src/tim.c ****   }
 876              		.loc 1 86 5 view .LVU266
 877 00da FFF7FEFF 		bl	Error_Handler
 878              	.LVL52:
 879 00de D9E7     		b	.L55
 880              	.L64:
  97:Core/Src/tim.c ****   }
 881              		.loc 1 97 5 view .LVU267
 882 00e0 FFF7FEFF 		bl	Error_Handler
 883              	.LVL53:
 884 00e4 E5E7     		b	.L56
 885              	.L66:
 886 00e6 00BF     		.align	2
 887              	.L65:
 888 00e8 00000000 		.word	htim1
 889 00ec 00000140 		.word	1073807360
 890              		.cfi_endproc
 891              	.LFE220:
 893              		.section	.text.MX_TIM3_Init,"ax",%progbits
 894              		.align	1
 895              		.global	MX_TIM3_Init
 896              		.syntax unified
 897              		.thumb
 898              		.thumb_func
 900              	MX_TIM3_Init:
 901              	.LFB222:
 160:Core/Src/tim.c **** 
 902              		.loc 1 160 1 view -0
 903              		.cfi_startproc
 904              		@ args = 0, pretend = 0, frame = 40
 905              		@ frame_needed = 0, uses_anonymous_args = 0
 906 0000 00B5     		push	{lr}
 907              		.cfi_def_cfa_offset 4
 908              		.cfi_offset 14, -4
 909 0002 8BB0     		sub	sp, sp, #44
 910              		.cfi_def_cfa_offset 48
 166:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 911              		.loc 1 166 3 view .LVU269
 166:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 912              		.loc 1 166 27 is_stmt 0 view .LVU270
 913 0004 0023     		movs	r3, #0
ARM GAS  C:\Users\alireza\AppData\Local\Temp\ccQWBUOf.s 			page 26


 914 0006 0893     		str	r3, [sp, #32]
 915 0008 0993     		str	r3, [sp, #36]
 167:Core/Src/tim.c **** 
 916              		.loc 1 167 3 is_stmt 1 view .LVU271
 167:Core/Src/tim.c **** 
 917              		.loc 1 167 22 is_stmt 0 view .LVU272
 918 000a 0193     		str	r3, [sp, #4]
 919 000c 0293     		str	r3, [sp, #8]
 920 000e 0393     		str	r3, [sp, #12]
 921 0010 0493     		str	r3, [sp, #16]
 922 0012 0593     		str	r3, [sp, #20]
 923 0014 0693     		str	r3, [sp, #24]
 924 0016 0793     		str	r3, [sp, #28]
 172:Core/Src/tim.c ****   htim3.Init.Prescaler = 0;
 925              		.loc 1 172 3 is_stmt 1 view .LVU273
 172:Core/Src/tim.c ****   htim3.Init.Prescaler = 0;
 926              		.loc 1 172 18 is_stmt 0 view .LVU274
 927 0018 2548     		ldr	r0, .L81
 928 001a 264A     		ldr	r2, .L81+4
 929 001c 0260     		str	r2, [r0]
 173:Core/Src/tim.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 930              		.loc 1 173 3 is_stmt 1 view .LVU275
 173:Core/Src/tim.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 931              		.loc 1 173 24 is_stmt 0 view .LVU276
 932 001e 4360     		str	r3, [r0, #4]
 174:Core/Src/tim.c ****   htim3.Init.Period = 65535;
 933              		.loc 1 174 3 is_stmt 1 view .LVU277
 174:Core/Src/tim.c ****   htim3.Init.Period = 65535;
 934              		.loc 1 174 26 is_stmt 0 view .LVU278
 935 0020 8360     		str	r3, [r0, #8]
 175:Core/Src/tim.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 936              		.loc 1 175 3 is_stmt 1 view .LVU279
 175:Core/Src/tim.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 937              		.loc 1 175 21 is_stmt 0 view .LVU280
 938 0022 4FF6FF72 		movw	r2, #65535
 939 0026 C260     		str	r2, [r0, #12]
 176:Core/Src/tim.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 940              		.loc 1 176 3 is_stmt 1 view .LVU281
 176:Core/Src/tim.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 941              		.loc 1 176 28 is_stmt 0 view .LVU282
 942 0028 0361     		str	r3, [r0, #16]
 177:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 943              		.loc 1 177 3 is_stmt 1 view .LVU283
 177:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 944              		.loc 1 177 32 is_stmt 0 view .LVU284
 945 002a 8361     		str	r3, [r0, #24]
 178:Core/Src/tim.c ****   {
 946              		.loc 1 178 3 is_stmt 1 view .LVU285
 178:Core/Src/tim.c ****   {
 947              		.loc 1 178 7 is_stmt 0 view .LVU286
 948 002c FFF7FEFF 		bl	HAL_TIM_PWM_Init
 949              	.LVL54:
 178:Core/Src/tim.c ****   {
 950              		.loc 1 178 6 discriminator 1 view .LVU287
 951 0030 58BB     		cbnz	r0, .L75
 952              	.L68:
 182:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
ARM GAS  C:\Users\alireza\AppData\Local\Temp\ccQWBUOf.s 			page 27


 953              		.loc 1 182 3 is_stmt 1 view .LVU288
 182:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 954              		.loc 1 182 37 is_stmt 0 view .LVU289
 955 0032 0023     		movs	r3, #0
 956 0034 0893     		str	r3, [sp, #32]
 183:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 957              		.loc 1 183 3 is_stmt 1 view .LVU290
 183:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 958              		.loc 1 183 33 is_stmt 0 view .LVU291
 959 0036 0993     		str	r3, [sp, #36]
 184:Core/Src/tim.c ****   {
 960              		.loc 1 184 3 is_stmt 1 view .LVU292
 184:Core/Src/tim.c ****   {
 961              		.loc 1 184 7 is_stmt 0 view .LVU293
 962 0038 08A9     		add	r1, sp, #32
 963 003a 1D48     		ldr	r0, .L81
 964 003c FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 965              	.LVL55:
 184:Core/Src/tim.c ****   {
 966              		.loc 1 184 6 discriminator 1 view .LVU294
 967 0040 30BB     		cbnz	r0, .L76
 968              	.L69:
 188:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 969              		.loc 1 188 3 is_stmt 1 view .LVU295
 188:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 970              		.loc 1 188 20 is_stmt 0 view .LVU296
 971 0042 6023     		movs	r3, #96
 972 0044 0193     		str	r3, [sp, #4]
 189:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 973              		.loc 1 189 3 is_stmt 1 view .LVU297
 189:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 974              		.loc 1 189 19 is_stmt 0 view .LVU298
 975 0046 0022     		movs	r2, #0
 976 0048 0292     		str	r2, [sp, #8]
 190:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 977              		.loc 1 190 3 is_stmt 1 view .LVU299
 190:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 978              		.loc 1 190 24 is_stmt 0 view .LVU300
 979 004a 0392     		str	r2, [sp, #12]
 191:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 980              		.loc 1 191 3 is_stmt 1 view .LVU301
 191:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 981              		.loc 1 191 24 is_stmt 0 view .LVU302
 982 004c 0592     		str	r2, [sp, #20]
 192:Core/Src/tim.c ****   {
 983              		.loc 1 192 3 is_stmt 1 view .LVU303
 192:Core/Src/tim.c ****   {
 984              		.loc 1 192 7 is_stmt 0 view .LVU304
 985 004e 01A9     		add	r1, sp, #4
 986 0050 1748     		ldr	r0, .L81
 987 0052 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 988              	.LVL56:
 192:Core/Src/tim.c ****   {
 989              		.loc 1 192 6 discriminator 1 view .LVU305
 990 0056 F0B9     		cbnz	r0, .L77
 991              	.L70:
 196:Core/Src/tim.c ****   {
ARM GAS  C:\Users\alireza\AppData\Local\Temp\ccQWBUOf.s 			page 28


 992              		.loc 1 196 3 is_stmt 1 view .LVU306
 196:Core/Src/tim.c ****   {
 993              		.loc 1 196 7 is_stmt 0 view .LVU307
 994 0058 0422     		movs	r2, #4
 995 005a 0DEB0201 		add	r1, sp, r2
 996 005e 1448     		ldr	r0, .L81
 997 0060 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 998              	.LVL57:
 196:Core/Src/tim.c ****   {
 999              		.loc 1 196 6 discriminator 1 view .LVU308
 1000 0064 D0B9     		cbnz	r0, .L78
 1001              	.L71:
 200:Core/Src/tim.c ****   {
 1002              		.loc 1 200 3 is_stmt 1 view .LVU309
 200:Core/Src/tim.c ****   {
 1003              		.loc 1 200 7 is_stmt 0 view .LVU310
 1004 0066 0822     		movs	r2, #8
 1005 0068 01A9     		add	r1, sp, #4
 1006 006a 1148     		ldr	r0, .L81
 1007 006c FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1008              	.LVL58:
 200:Core/Src/tim.c ****   {
 1009              		.loc 1 200 6 discriminator 1 view .LVU311
 1010 0070 B8B9     		cbnz	r0, .L79
 1011              	.L72:
 204:Core/Src/tim.c ****   {
 1012              		.loc 1 204 3 is_stmt 1 view .LVU312
 204:Core/Src/tim.c ****   {
 1013              		.loc 1 204 7 is_stmt 0 view .LVU313
 1014 0072 0C22     		movs	r2, #12
 1015 0074 01A9     		add	r1, sp, #4
 1016 0076 0E48     		ldr	r0, .L81
 1017 0078 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1018              	.LVL59:
 204:Core/Src/tim.c ****   {
 1019              		.loc 1 204 6 discriminator 1 view .LVU314
 1020 007c A0B9     		cbnz	r0, .L80
 1021              	.L73:
 211:Core/Src/tim.c **** 
 1022              		.loc 1 211 3 is_stmt 1 view .LVU315
 1023 007e 0C48     		ldr	r0, .L81
 1024 0080 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 1025              	.LVL60:
 213:Core/Src/tim.c **** /* TIM5 init function */
 1026              		.loc 1 213 1 is_stmt 0 view .LVU316
 1027 0084 0BB0     		add	sp, sp, #44
 1028              		.cfi_remember_state
 1029              		.cfi_def_cfa_offset 4
 1030              		@ sp needed
 1031 0086 5DF804FB 		ldr	pc, [sp], #4
 1032              	.L75:
 1033              		.cfi_restore_state
 180:Core/Src/tim.c ****   }
 1034              		.loc 1 180 5 is_stmt 1 view .LVU317
 1035 008a FFF7FEFF 		bl	Error_Handler
 1036              	.LVL61:
 1037 008e D0E7     		b	.L68
ARM GAS  C:\Users\alireza\AppData\Local\Temp\ccQWBUOf.s 			page 29


 1038              	.L76:
 186:Core/Src/tim.c ****   }
 1039              		.loc 1 186 5 view .LVU318
 1040 0090 FFF7FEFF 		bl	Error_Handler
 1041              	.LVL62:
 1042 0094 D5E7     		b	.L69
 1043              	.L77:
 194:Core/Src/tim.c ****   }
 1044              		.loc 1 194 5 view .LVU319
 1045 0096 FFF7FEFF 		bl	Error_Handler
 1046              	.LVL63:
 1047 009a DDE7     		b	.L70
 1048              	.L78:
 198:Core/Src/tim.c ****   }
 1049              		.loc 1 198 5 view .LVU320
 1050 009c FFF7FEFF 		bl	Error_Handler
 1051              	.LVL64:
 1052 00a0 E1E7     		b	.L71
 1053              	.L79:
 202:Core/Src/tim.c ****   }
 1054              		.loc 1 202 5 view .LVU321
 1055 00a2 FFF7FEFF 		bl	Error_Handler
 1056              	.LVL65:
 1057 00a6 E4E7     		b	.L72
 1058              	.L80:
 206:Core/Src/tim.c ****   }
 1059              		.loc 1 206 5 view .LVU322
 1060 00a8 FFF7FEFF 		bl	Error_Handler
 1061              	.LVL66:
 1062 00ac E7E7     		b	.L73
 1063              	.L82:
 1064 00ae 00BF     		.align	2
 1065              	.L81:
 1066 00b0 00000000 		.word	htim3
 1067 00b4 00040040 		.word	1073742848
 1068              		.cfi_endproc
 1069              	.LFE222:
 1071              		.section	.text.HAL_TIM_PWM_MspDeInit,"ax",%progbits
 1072              		.align	1
 1073              		.global	HAL_TIM_PWM_MspDeInit
 1074              		.syntax unified
 1075              		.thumb
 1076              		.thumb_func
 1078              	HAL_TIM_PWM_MspDeInit:
 1079              	.LVL67:
 1080              	.LFB227:
 368:Core/Src/tim.c **** 
 369:Core/Src/tim.c **** void HAL_TIM_PWM_MspDeInit(TIM_HandleTypeDef* tim_pwmHandle)
 370:Core/Src/tim.c **** {
 1081              		.loc 1 370 1 view -0
 1082              		.cfi_startproc
 1083              		@ args = 0, pretend = 0, frame = 0
 1084              		@ frame_needed = 0, uses_anonymous_args = 0
 1085              		.loc 1 370 1 is_stmt 0 view .LVU324
 1086 0000 08B5     		push	{r3, lr}
 1087              		.cfi_def_cfa_offset 8
 1088              		.cfi_offset 3, -8
ARM GAS  C:\Users\alireza\AppData\Local\Temp\ccQWBUOf.s 			page 30


 1089              		.cfi_offset 14, -4
 371:Core/Src/tim.c **** 
 372:Core/Src/tim.c ****   if(tim_pwmHandle->Instance==TIM1)
 1090              		.loc 1 372 3 is_stmt 1 view .LVU325
 1091              		.loc 1 372 19 is_stmt 0 view .LVU326
 1092 0002 0368     		ldr	r3, [r0]
 1093              		.loc 1 372 5 view .LVU327
 1094 0004 0B4A     		ldr	r2, .L89
 1095 0006 9342     		cmp	r3, r2
 1096 0008 03D0     		beq	.L87
 373:Core/Src/tim.c ****   {
 374:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 0 */
 375:Core/Src/tim.c **** 
 376:Core/Src/tim.c ****   /* USER CODE END TIM1_MspDeInit 0 */
 377:Core/Src/tim.c ****     /* Peripheral clock disable */
 378:Core/Src/tim.c ****     __HAL_RCC_TIM1_CLK_DISABLE();
 379:Core/Src/tim.c **** 
 380:Core/Src/tim.c ****     /* TIM1 interrupt Deinit */
 381:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 382:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 383:Core/Src/tim.c **** 
 384:Core/Src/tim.c ****   /* USER CODE END TIM1_MspDeInit 1 */
 385:Core/Src/tim.c ****   }
 386:Core/Src/tim.c ****   else if(tim_pwmHandle->Instance==TIM3)
 1097              		.loc 1 386 8 is_stmt 1 view .LVU328
 1098              		.loc 1 386 10 is_stmt 0 view .LVU329
 1099 000a 0B4A     		ldr	r2, .L89+4
 1100 000c 9342     		cmp	r3, r2
 1101 000e 0AD0     		beq	.L88
 1102              	.LVL68:
 1103              	.L83:
 387:Core/Src/tim.c ****   {
 388:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 0 */
 389:Core/Src/tim.c **** 
 390:Core/Src/tim.c ****   /* USER CODE END TIM3_MspDeInit 0 */
 391:Core/Src/tim.c ****     /* Peripheral clock disable */
 392:Core/Src/tim.c ****     __HAL_RCC_TIM3_CLK_DISABLE();
 393:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 394:Core/Src/tim.c **** 
 395:Core/Src/tim.c ****   /* USER CODE END TIM3_MspDeInit 1 */
 396:Core/Src/tim.c ****   }
 397:Core/Src/tim.c **** }
 1104              		.loc 1 397 1 view .LVU330
 1105 0010 08BD     		pop	{r3, pc}
 1106              	.LVL69:
 1107              	.L87:
 378:Core/Src/tim.c **** 
 1108              		.loc 1 378 5 is_stmt 1 view .LVU331
 1109 0012 02F59C32 		add	r2, r2, #79872
 1110 0016 536C     		ldr	r3, [r2, #68]
 1111 0018 23F00103 		bic	r3, r3, #1
 1112 001c 5364     		str	r3, [r2, #68]
 381:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 1113              		.loc 1 381 5 view .LVU332
 1114 001e 1A20     		movs	r0, #26
 1115              	.LVL70:
 381:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
ARM GAS  C:\Users\alireza\AppData\Local\Temp\ccQWBUOf.s 			page 31


 1116              		.loc 1 381 5 is_stmt 0 view .LVU333
 1117 0020 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 1118              	.LVL71:
 1119 0024 F4E7     		b	.L83
 1120              	.LVL72:
 1121              	.L88:
 392:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 1122              		.loc 1 392 5 is_stmt 1 view .LVU334
 1123 0026 02F50D32 		add	r2, r2, #144384
 1124 002a 136C     		ldr	r3, [r2, #64]
 1125 002c 23F00203 		bic	r3, r3, #2
 1126 0030 1364     		str	r3, [r2, #64]
 1127              		.loc 1 397 1 is_stmt 0 view .LVU335
 1128 0032 EDE7     		b	.L83
 1129              	.L90:
 1130              		.align	2
 1131              	.L89:
 1132 0034 00000140 		.word	1073807360
 1133 0038 00040040 		.word	1073742848
 1134              		.cfi_endproc
 1135              	.LFE227:
 1137              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 1138              		.align	1
 1139              		.global	HAL_TIM_Base_MspDeInit
 1140              		.syntax unified
 1141              		.thumb
 1142              		.thumb_func
 1144              	HAL_TIM_Base_MspDeInit:
 1145              	.LVL73:
 1146              	.LFB228:
 398:Core/Src/tim.c **** 
 399:Core/Src/tim.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* tim_baseHandle)
 400:Core/Src/tim.c **** {
 1147              		.loc 1 400 1 is_stmt 1 view -0
 1148              		.cfi_startproc
 1149              		@ args = 0, pretend = 0, frame = 0
 1150              		@ frame_needed = 0, uses_anonymous_args = 0
 1151              		.loc 1 400 1 is_stmt 0 view .LVU337
 1152 0000 08B5     		push	{r3, lr}
 1153              		.cfi_def_cfa_offset 8
 1154              		.cfi_offset 3, -8
 1155              		.cfi_offset 14, -4
 401:Core/Src/tim.c **** 
 402:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM2)
 1156              		.loc 1 402 3 is_stmt 1 view .LVU338
 1157              		.loc 1 402 20 is_stmt 0 view .LVU339
 1158 0002 0368     		ldr	r3, [r0]
 1159              		.loc 1 402 5 view .LVU340
 1160 0004 B3F1804F 		cmp	r3, #1073741824
 1161 0008 03D0     		beq	.L95
 403:Core/Src/tim.c ****   {
 404:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 405:Core/Src/tim.c **** 
 406:Core/Src/tim.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 407:Core/Src/tim.c ****     /* Peripheral clock disable */
 408:Core/Src/tim.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 409:Core/Src/tim.c **** 
ARM GAS  C:\Users\alireza\AppData\Local\Temp\ccQWBUOf.s 			page 32


 410:Core/Src/tim.c ****     /* TIM2 interrupt Deinit */
 411:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM2_IRQn);
 412:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 413:Core/Src/tim.c **** 
 414:Core/Src/tim.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 415:Core/Src/tim.c ****   }
 416:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM5)
 1162              		.loc 1 416 8 is_stmt 1 view .LVU341
 1163              		.loc 1 416 10 is_stmt 0 view .LVU342
 1164 000a 0A4A     		ldr	r2, .L97
 1165 000c 9342     		cmp	r3, r2
 1166 000e 09D0     		beq	.L96
 1167              	.LVL74:
 1168              	.L91:
 417:Core/Src/tim.c ****   {
 418:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspDeInit 0 */
 419:Core/Src/tim.c **** 
 420:Core/Src/tim.c ****   /* USER CODE END TIM5_MspDeInit 0 */
 421:Core/Src/tim.c ****     /* Peripheral clock disable */
 422:Core/Src/tim.c ****     __HAL_RCC_TIM5_CLK_DISABLE();
 423:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspDeInit 1 */
 424:Core/Src/tim.c **** 
 425:Core/Src/tim.c ****   /* USER CODE END TIM5_MspDeInit 1 */
 426:Core/Src/tim.c ****   }
 427:Core/Src/tim.c **** }
 1169              		.loc 1 427 1 view .LVU343
 1170 0010 08BD     		pop	{r3, pc}
 1171              	.LVL75:
 1172              	.L95:
 408:Core/Src/tim.c **** 
 1173              		.loc 1 408 5 is_stmt 1 view .LVU344
 1174 0012 094A     		ldr	r2, .L97+4
 1175 0014 136C     		ldr	r3, [r2, #64]
 1176 0016 23F00103 		bic	r3, r3, #1
 1177 001a 1364     		str	r3, [r2, #64]
 411:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 1178              		.loc 1 411 5 view .LVU345
 1179 001c 1C20     		movs	r0, #28
 1180              	.LVL76:
 411:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 1181              		.loc 1 411 5 is_stmt 0 view .LVU346
 1182 001e FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 1183              	.LVL77:
 1184 0022 F5E7     		b	.L91
 1185              	.LVL78:
 1186              	.L96:
 422:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspDeInit 1 */
 1187              		.loc 1 422 5 is_stmt 1 view .LVU347
 1188 0024 02F50B32 		add	r2, r2, #142336
 1189 0028 136C     		ldr	r3, [r2, #64]
 1190 002a 23F00803 		bic	r3, r3, #8
 1191 002e 1364     		str	r3, [r2, #64]
 1192              		.loc 1 427 1 is_stmt 0 view .LVU348
 1193 0030 EEE7     		b	.L91
 1194              	.L98:
 1195 0032 00BF     		.align	2
 1196              	.L97:
ARM GAS  C:\Users\alireza\AppData\Local\Temp\ccQWBUOf.s 			page 33


 1197 0034 000C0040 		.word	1073744896
 1198 0038 00380240 		.word	1073887232
 1199              		.cfi_endproc
 1200              	.LFE228:
 1202              		.global	htim5
 1203              		.section	.bss.htim5,"aw",%nobits
 1204              		.align	2
 1207              	htim5:
 1208 0000 00000000 		.space	72
 1208      00000000 
 1208      00000000 
 1208      00000000 
 1208      00000000 
 1209              		.global	htim3
 1210              		.section	.bss.htim3,"aw",%nobits
 1211              		.align	2
 1214              	htim3:
 1215 0000 00000000 		.space	72
 1215      00000000 
 1215      00000000 
 1215      00000000 
 1215      00000000 
 1216              		.global	htim2
 1217              		.section	.bss.htim2,"aw",%nobits
 1218              		.align	2
 1221              	htim2:
 1222 0000 00000000 		.space	72
 1222      00000000 
 1222      00000000 
 1222      00000000 
 1222      00000000 
 1223              		.global	htim1
 1224              		.section	.bss.htim1,"aw",%nobits
 1225              		.align	2
 1228              	htim1:
 1229 0000 00000000 		.space	72
 1229      00000000 
 1229      00000000 
 1229      00000000 
 1229      00000000 
 1230              		.text
 1231              	.Letext0:
 1232              		.file 2 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f401xc.h"
 1233              		.file 3 "C:/Users/alireza/AppData/Roaming/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-
 1234              		.file 4 "C:/Users/alireza/AppData/Roaming/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-
 1235              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 1236              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 1237              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 1238              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 1239              		.file 9 "Core/Inc/tim.h"
 1240              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
 1241              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim_ex.h"
 1242              		.file 12 "Core/Inc/main.h"
 1243              		.file 13 "<built-in>"
ARM GAS  C:\Users\alireza\AppData\Local\Temp\ccQWBUOf.s 			page 34


DEFINED SYMBOLS
                            *ABS*:00000000 tim.c
C:\Users\alireza\AppData\Local\Temp\ccQWBUOf.s:21     .text.MX_TIM2_Init:00000000 $t
C:\Users\alireza\AppData\Local\Temp\ccQWBUOf.s:27     .text.MX_TIM2_Init:00000000 MX_TIM2_Init
C:\Users\alireza\AppData\Local\Temp\ccQWBUOf.s:182    .text.MX_TIM2_Init:000000a0 $d
C:\Users\alireza\AppData\Local\Temp\ccQWBUOf.s:1221   .bss.htim2:00000000 htim2
C:\Users\alireza\AppData\Local\Temp\ccQWBUOf.s:187    .text.MX_TIM5_Init:00000000 $t
C:\Users\alireza\AppData\Local\Temp\ccQWBUOf.s:193    .text.MX_TIM5_Init:00000000 MX_TIM5_Init
C:\Users\alireza\AppData\Local\Temp\ccQWBUOf.s:298    .text.MX_TIM5_Init:00000064 $d
C:\Users\alireza\AppData\Local\Temp\ccQWBUOf.s:1207   .bss.htim5:00000000 htim5
C:\Users\alireza\AppData\Local\Temp\ccQWBUOf.s:304    .text.HAL_TIM_PWM_MspInit:00000000 $t
C:\Users\alireza\AppData\Local\Temp\ccQWBUOf.s:310    .text.HAL_TIM_PWM_MspInit:00000000 HAL_TIM_PWM_MspInit
C:\Users\alireza\AppData\Local\Temp\ccQWBUOf.s:401    .text.HAL_TIM_PWM_MspInit:0000005c $d
C:\Users\alireza\AppData\Local\Temp\ccQWBUOf.s:408    .text.HAL_TIM_Base_MspInit:00000000 $t
C:\Users\alireza\AppData\Local\Temp\ccQWBUOf.s:414    .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
C:\Users\alireza\AppData\Local\Temp\ccQWBUOf.s:504    .text.HAL_TIM_Base_MspInit:0000005c $d
C:\Users\alireza\AppData\Local\Temp\ccQWBUOf.s:510    .text.HAL_TIM_MspPostInit:00000000 $t
C:\Users\alireza\AppData\Local\Temp\ccQWBUOf.s:516    .text.HAL_TIM_MspPostInit:00000000 HAL_TIM_MspPostInit
C:\Users\alireza\AppData\Local\Temp\ccQWBUOf.s:645    .text.HAL_TIM_MspPostInit:00000084 $d
C:\Users\alireza\AppData\Local\Temp\ccQWBUOf.s:654    .text.MX_TIM1_Init:00000000 $t
C:\Users\alireza\AppData\Local\Temp\ccQWBUOf.s:660    .text.MX_TIM1_Init:00000000 MX_TIM1_Init
C:\Users\alireza\AppData\Local\Temp\ccQWBUOf.s:888    .text.MX_TIM1_Init:000000e8 $d
C:\Users\alireza\AppData\Local\Temp\ccQWBUOf.s:1228   .bss.htim1:00000000 htim1
C:\Users\alireza\AppData\Local\Temp\ccQWBUOf.s:894    .text.MX_TIM3_Init:00000000 $t
C:\Users\alireza\AppData\Local\Temp\ccQWBUOf.s:900    .text.MX_TIM3_Init:00000000 MX_TIM3_Init
C:\Users\alireza\AppData\Local\Temp\ccQWBUOf.s:1066   .text.MX_TIM3_Init:000000b0 $d
C:\Users\alireza\AppData\Local\Temp\ccQWBUOf.s:1214   .bss.htim3:00000000 htim3
C:\Users\alireza\AppData\Local\Temp\ccQWBUOf.s:1072   .text.HAL_TIM_PWM_MspDeInit:00000000 $t
C:\Users\alireza\AppData\Local\Temp\ccQWBUOf.s:1078   .text.HAL_TIM_PWM_MspDeInit:00000000 HAL_TIM_PWM_MspDeInit
C:\Users\alireza\AppData\Local\Temp\ccQWBUOf.s:1132   .text.HAL_TIM_PWM_MspDeInit:00000034 $d
C:\Users\alireza\AppData\Local\Temp\ccQWBUOf.s:1138   .text.HAL_TIM_Base_MspDeInit:00000000 $t
C:\Users\alireza\AppData\Local\Temp\ccQWBUOf.s:1144   .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
C:\Users\alireza\AppData\Local\Temp\ccQWBUOf.s:1197   .text.HAL_TIM_Base_MspDeInit:00000034 $d
C:\Users\alireza\AppData\Local\Temp\ccQWBUOf.s:1204   .bss.htim5:00000000 $d
C:\Users\alireza\AppData\Local\Temp\ccQWBUOf.s:1211   .bss.htim3:00000000 $d
C:\Users\alireza\AppData\Local\Temp\ccQWBUOf.s:1218   .bss.htim2:00000000 $d
C:\Users\alireza\AppData\Local\Temp\ccQWBUOf.s:1225   .bss.htim1:00000000 $d

UNDEFINED SYMBOLS
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIM_OC_Init
HAL_TIMEx_MasterConfigSynchronization
HAL_TIM_OC_ConfigChannel
Error_Handler
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_GPIO_Init
memset
HAL_TIM_PWM_Init
HAL_TIM_PWM_ConfigChannel
HAL_TIMEx_ConfigBreakDeadTime
HAL_NVIC_DisableIRQ
