// Seed: 1022867178
module module_0 (
    input tri0 id_0,
    input wor id_1,
    input tri id_2,
    output supply0 id_3
);
  assign id_3 = id_1;
  id_5 :
  assert property (@(posedge -1'b0) -1)
  else $clog2(2);
  ;
  wire id_6 = 1;
endmodule
module module_1 #(
    parameter id_5 = 32'd31,
    parameter id_7 = 32'd48,
    parameter id_8 = 32'd42
) (
    input supply1 id_0,
    input tri id_1,
    output supply0 id_2,
    output tri0 id_3,
    input tri id_4,
    input wor _id_5,
    input supply1 id_6,
    input wor _id_7,
    input wor _id_8
);
  wand [{  1  !=  1 'h0 ,  id_8  ,  id_5  ,  1 'b0 } : id_5] id_10 = 1 ? 1'h0 : 1;
  logic [(  -1  &&  -1  ) : -1] id_11;
  ;
  wire [id_7 : -1] id_12 = id_7;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_1,
      id_2
  );
  assign modCall_1.id_2 = 0;
endmodule
