I 000048 55 1847          1555840313891 adder_8
(_unit VHDL (adder_8 0 13 (adder_8 0 20 ))
  (_version v33)
  (_time 1555840313888 2019.04.21 12:51:53)
  (_source (\./src/sum.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1555840313889)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal n1 ~std_logic_vector{7~downto~0}~12 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal n2 ~std_logic_vector{7~downto~0}~122 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal sum_8 ~std_logic_vector{8~downto~0}~12 0 17 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal sum ~std_logic_vector{8~downto~0}~13 0 22 (_architecture (_uni ))))
    (_process
      (line__26(_architecture 0 0 26 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__27(_architecture 1 0 27 (_assignment (_simple)(_alias((sum_8)(sum)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . adder_8 2 -1
  )
)
I 000048 55 1891          1555840466191 adder_8
(_unit VHDL (adder_8 0 13 (adder_8 0 20 ))
  (_version v33)
  (_time 1555840466190 2019.04.21 12:54:26)
  (_source (\./src/sum.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1555840466175)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal n1 ~std_logic_vector{7~downto~0}~12 0 14 (_entity (_in (_string \"00000110"\)))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal n2 ~std_logic_vector{7~downto~0}~122 0 15 (_entity (_in (_string \"00000110"\)))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal sum_8 ~std_logic_vector{8~downto~0}~12 0 17 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal sum ~std_logic_vector{8~downto~0}~13 0 22 (_architecture (_uni ))))
    (_process
      (line__26(_architecture 0 0 26 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__27(_architecture 1 0 27 (_assignment (_simple)(_alias((sum_8)(sum)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . adder_8 2 -1
  )
)
I 000048 55 1847          1555840530061 adder_8
(_unit VHDL (adder_8 0 13 (adder_8 0 20 ))
  (_version v33)
  (_time 1555840530060 2019.04.21 12:55:30)
  (_source (\./src/sum.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1555840530045)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal n1 ~std_logic_vector{7~downto~0}~12 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal n2 ~std_logic_vector{7~downto~0}~122 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal sum_8 ~std_logic_vector{8~downto~0}~12 0 17 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal sum ~std_logic_vector{8~downto~0}~13 0 22 (_architecture (_uni ))))
    (_process
      (line__26(_architecture 0 0 26 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__27(_architecture 1 0 27 (_assignment (_simple)(_alias((sum_8)(sum)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . adder_8 2 -1
  )
)
I 000045 55 1284          1555840586875 prg2
(_unit VHDL (prg2 0 5 (prg2 0 10 ))
  (_version v33)
  (_time 1555840586872 2019.04.21 12:56:26)
  (_source (\./src/prg_255.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1555840586873)
    (_use )
  )
  (_object
    (_port (_internal clock ~extSTD.STANDARD.BIT 0 6 (_entity (_in )(_event))))
    (_type (_internal ~BIT_VECTOR{7~downto~0}~12 0 7 (_array ~extSTD.STANDARD.BIT ((_downto (i 7)(i 0))))))
    (_port (_internal O ~BIT_VECTOR{7~downto~0}~12 0 7 (_entity (_out ))))
    (_type (_internal ~BIT_VECTOR{7~downto~0}~13 0 12 (_array ~extSTD.STANDARD.BIT ((_downto (i 7)(i 0))))))
    (_signal (_internal s ~BIT_VECTOR{7~downto~0}~13 0 12 (_architecture (_uni (_string \"00101101"\)))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(2(0))(2(7))(2(6))(2(5))(2(4))(2(3))(2(2))(2(1)))(_sensitivity(0))(_read(2(7))(2(6))(2(5))(2(4))(2(3))(2(2))(2(1))(2(0))))))
      (line__28(_architecture 1 0 28 (_assignment (_simple)(_alias((O)(s)))(_target(1))(_sensitivity(2)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_model . prg2 2 -1
  )
)
I 000045 55 1235          1555840618764 prg1
(_unit VHDL (prg1 0 5 (prg1 0 10 ))
  (_version v33)
  (_time 1555840618763 2019.04.21 12:56:58)
  (_source (\./src/prg_15.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1555840618748)
    (_use )
  )
  (_object
    (_port (_internal clock ~extSTD.STANDARD.BIT 0 6 (_entity (_in )(_event))))
    (_type (_internal ~BIT_VECTOR{7~downto~0}~12 0 7 (_array ~extSTD.STANDARD.BIT ((_downto (i 7)(i 0))))))
    (_port (_internal O ~BIT_VECTOR{7~downto~0}~12 0 7 (_entity (_out ))))
    (_type (_internal ~BIT_VECTOR{7~downto~0}~13 0 12 (_array ~extSTD.STANDARD.BIT ((_downto (i 7)(i 0))))))
    (_signal (_internal s ~BIT_VECTOR{7~downto~0}~13 0 12 (_architecture (_uni (_string \"00001101"\)))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(2(3))(2(2))(2(1))(2(0)))(_sensitivity(0))(_read(2(1))(2(0))(2(3))(2(2))))))
      (line__24(_architecture 1 0 24 (_assignment (_simple)(_alias((O)(s)))(_target(1))(_sensitivity(2)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_model . prg1 2 -1
  )
)
I 000045 55 1766          1555840649064 stud
(_unit VHDL (stud 0 5 (stud 0 10 ))
  (_version v33)
  (_time 1555840649063 2019.04.21 12:57:29)
  (_source (\./src/student.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1555840649048)
    (_use )
  )
  (_object
    (_port (_internal clock ~extSTD.STANDARD.BIT 0 6 (_entity (_in )(_event))))
    (_type (_internal ~BIT_VECTOR{7~downto~0}~12 0 7 (_array ~extSTD.STANDARD.BIT ((_downto (i 7)(i 0))))))
    (_port (_internal O ~BIT_VECTOR{7~downto~0}~12 0 7 (_entity (_out ))))
    (_type (_internal ~BIT_VECTOR{7~downto~0}~13 0 12 (_array ~extSTD.STANDARD.BIT ((_downto (i 7)(i 0))))))
    (_signal (_internal s0 ~BIT_VECTOR{7~downto~0}~13 0 12 (_architecture (_uni (_string \"00001000"\)))))
    (_signal (_internal s1 ~BIT_VECTOR{7~downto~0}~13 0 13 (_architecture (_uni (_string \"00000110"\)))))
    (_signal (_internal s2 ~BIT_VECTOR{7~downto~0}~13 0 14 (_architecture (_uni (_string \"00000001"\)))))
    (_signal (_internal s3 ~BIT_VECTOR{7~downto~0}~13 0 15 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal s4 ~BIT_VECTOR{7~downto~0}~13 0 16 (_architecture (_uni (_string \"00000100"\)))))
    (_signal (_internal s5 ~BIT_VECTOR{7~downto~0}~13 0 17 (_architecture (_uni (_string \"00000101"\)))))
    (_process
      (line__20(_architecture 0 0 20 (_process (_simple)(_target(2)(3)(4)(5)(6)(7))(_sensitivity(0))(_read(2)(3)(4)(5)(6)(7)))))
      (line__31(_architecture 1 0 31 (_assignment (_simple)(_alias((O)(s0)))(_target(1))(_sensitivity(2)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_model . stud 2 -1
  )
)
I 000052 55 1309          1555840680982 behavioural
(_unit VHDL (square_wave 0 5 (behavioural 0 10 ))
  (_version v33)
  (_time 1555840680981 2019.04.21 12:58:00)
  (_source (\./src/square_wave.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1555840680966)
    (_use )
  )
  (_object
    (_port (_internal clock ~extSTD.STANDARD.BIT 0 6 (_entity (_in )(_event))))
    (_type (_internal ~BIT_VECTOR{7~downto~0}~12 0 7 (_array ~extSTD.STANDARD.BIT ((_downto (i 7)(i 0))))))
    (_port (_internal O ~BIT_VECTOR{7~downto~0}~12 0 7 (_entity (_out ))))
    (_type (_internal ~BIT_VECTOR{7~downto~0}~13 0 12 (_array ~extSTD.STANDARD.BIT ((_downto (i 7)(i 0))))))
    (_signal (_internal s ~BIT_VECTOR{7~downto~0}~13 0 12 (_architecture (_uni (_string \"11011000"\)))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(2(7))(2(6))(2(5))(2(4))(2(3))(2(2))(2(1))(2(0)))(_sensitivity(0))(_read(2(0))(2(7))(2(6))(2(5))(2(4))(2(3))(2(2))(2(1))))))
      (line__28(_architecture 1 0 28 (_assignment (_simple)(_alias((O)(s)))(_target(1))(_sensitivity(2)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_model . behavioural 2 -1
  )
)
I 000052 55 1594          1555840706638 behavioural
(_unit VHDL (square_wave 0 5 (behavioural 0 10 ))
  (_version v33)
  (_time 1555840706637 2019.04.21 12:58:26)
  (_source (\./src/square_wave.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1555840706622)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal O ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal s ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni (_string \"11011000"\)))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(2(7))(2(6))(2(5))(2(4))(2(3))(2(2))(2(1))(2(0)))(_sensitivity(0))(_read(2(0))(2(7))(2(6))(2(5))(2(4))(2(3))(2(2))(2(1))))))
      (line__28(_architecture 1 0 28 (_assignment (_simple)(_alias((O)(s)))(_target(1))(_sensitivity(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . behavioural 2 -1
  )
)
I 000045 55 2081          1555840741004 stud
(_unit VHDL (stud 0 5 (stud 0 10 ))
  (_version v33)
  (_time 1555840741001 2019.04.21 12:59:01)
  (_source (\./src/student.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1555840741002)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal O ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal s0 ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni (_string \"00001000"\)))))
    (_signal (_internal s1 ~std_logic_vector{7~downto~0}~13 0 13 (_architecture (_uni (_string \"00000110"\)))))
    (_signal (_internal s2 ~std_logic_vector{7~downto~0}~13 0 14 (_architecture (_uni (_string \"00000001"\)))))
    (_signal (_internal s3 ~std_logic_vector{7~downto~0}~13 0 15 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal s4 ~std_logic_vector{7~downto~0}~13 0 16 (_architecture (_uni (_string \"00000100"\)))))
    (_signal (_internal s5 ~std_logic_vector{7~downto~0}~13 0 17 (_architecture (_uni (_string \"00000101"\)))))
    (_process
      (line__20(_architecture 0 0 20 (_process (_simple)(_target(2)(3)(4)(5)(6)(7))(_sensitivity(0))(_read(2)(3)(4)(5)(6)(7)))))
      (line__31(_architecture 1 0 31 (_assignment (_simple)(_alias((O)(s0)))(_target(1))(_sensitivity(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . stud 2 -1
  )
)
I 000045 55 1520          1555840762934 prg1
(_unit VHDL (prg1 0 5 (prg1 0 10 ))
  (_version v33)
  (_time 1555840762933 2019.04.21 12:59:22)
  (_source (\./src/prg_15.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1555840762919)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal O ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal s ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni (_string \"00001101"\)))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(2(3))(2(2))(2(1))(2(0)))(_sensitivity(0))(_read(2(1))(2(0))(2(3))(2(2))))))
      (line__24(_architecture 1 0 24 (_assignment (_simple)(_alias((O)(s)))(_target(1))(_sensitivity(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . prg1 2 -1
  )
)
I 000045 55 1569          1555840779513 prg2
(_unit VHDL (prg2 0 5 (prg2 0 10 ))
  (_version v33)
  (_time 1555840779512 2019.04.21 12:59:39)
  (_source (\./src/prg_255.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1555840779498)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal O ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal s ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni (_string \"00101101"\)))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(2(0))(2(7))(2(6))(2(5))(2(4))(2(3))(2(2))(2(1)))(_sensitivity(0))(_read(2(7))(2(6))(2(5))(2(4))(2(3))(2(2))(2(1))(2(0))))))
      (line__28(_architecture 1 0 28 (_assignment (_simple)(_alias((O)(s)))(_target(1))(_sensitivity(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . prg2 2 -1
  )
)
V 000046 55 1770          1555841628862 stud2
(_unit VHDL (stud2 0 5 (stud2 0 10 ))
  (_version v33)
  (_time 1555841628861 2019.04.21 13:13:48)
  (_source (\./src/student2.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1555841628845)
    (_use )
  )
  (_object
    (_port (_internal clock ~extSTD.STANDARD.BIT 0 6 (_entity (_in )(_event))))
    (_type (_internal ~BIT_VECTOR{7~downto~0}~12 0 7 (_array ~extSTD.STANDARD.BIT ((_downto (i 7)(i 0))))))
    (_port (_internal O ~BIT_VECTOR{7~downto~0}~12 0 7 (_entity (_out ))))
    (_type (_internal ~BIT_VECTOR{7~downto~0}~13 0 12 (_array ~extSTD.STANDARD.BIT ((_downto (i 7)(i 0))))))
    (_signal (_internal s0 ~BIT_VECTOR{7~downto~0}~13 0 12 (_architecture (_uni (_string \"00001001"\)))))
    (_signal (_internal s1 ~BIT_VECTOR{7~downto~0}~13 0 13 (_architecture (_uni (_string \"00000111"\)))))
    (_signal (_internal s2 ~BIT_VECTOR{7~downto~0}~13 0 14 (_architecture (_uni (_string \"00000001"\)))))
    (_signal (_internal s3 ~BIT_VECTOR{7~downto~0}~13 0 15 (_architecture (_uni (_string \"00000100"\)))))
    (_signal (_internal s4 ~BIT_VECTOR{7~downto~0}~13 0 16 (_architecture (_uni (_string \"00000010"\)))))
    (_signal (_internal s5 ~BIT_VECTOR{7~downto~0}~13 0 17 (_architecture (_uni (_string \"00000011"\)))))
    (_process
      (line__20(_architecture 0 0 20 (_process (_simple)(_target(2)(3)(4)(5)(6)(7))(_sensitivity(0))(_read(2)(3)(4)(5)(6)(7)))))
      (line__31(_architecture 1 0 31 (_assignment (_simple)(_alias((O)(s0)))(_target(1))(_sensitivity(2)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_model . stud2 2 -1
  )
)
I 000045 55 2103          1555841673683 stud
(_unit VHDL (stud 1 5 (stud 1 10 ))
  (_version v33)
  (_time 1555841673682 2019.04.21 13:14:33)
  (_source (\./src/student.vhd\(\./src/student1.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1555840741002)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal O ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 1 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal s0 ~std_logic_vector{7~downto~0}~13 1 12 (_architecture (_uni (_string \"00001000"\)))))
    (_signal (_internal s1 ~std_logic_vector{7~downto~0}~13 1 13 (_architecture (_uni (_string \"00000110"\)))))
    (_signal (_internal s2 ~std_logic_vector{7~downto~0}~13 1 14 (_architecture (_uni (_string \"00000001"\)))))
    (_signal (_internal s3 ~std_logic_vector{7~downto~0}~13 1 15 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal s4 ~std_logic_vector{7~downto~0}~13 1 16 (_architecture (_uni (_string \"00000100"\)))))
    (_signal (_internal s5 ~std_logic_vector{7~downto~0}~13 1 17 (_architecture (_uni (_string \"00000101"\)))))
    (_process
      (line__20(_architecture 0 1 20 (_process (_simple)(_target(2)(3)(4)(5)(6)(7))(_sensitivity(0))(_read(2)(3)(4)(5)(6)(7)))))
      (line__31(_architecture 1 1 31 (_assignment (_simple)(_alias((O)(s0)))(_target(1))(_sensitivity(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . stud 2 -1
  )
)
I 000048 55 1847          1555841881929 adder_8
(_unit VHDL (adder_8 0 13 (adder_8 0 20 ))
  (_version v33)
  (_time 1555841881928 2019.04.21 13:18:01)
  (_source (\./src/sum.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1555840530045)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal n1 ~std_logic_vector{7~downto~0}~12 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal n2 ~std_logic_vector{7~downto~0}~122 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal sum_8 ~std_logic_vector{8~downto~0}~12 0 17 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal sum ~std_logic_vector{8~downto~0}~13 0 22 (_architecture (_uni ))))
    (_process
      (line__26(_architecture 0 0 26 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__27(_architecture 1 0 27 (_assignment (_simple)(_alias((sum_8)(sum)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . adder_8 2 -1
  )
)
I 000048 55 1847          1555846842908 adder_8
(_unit VHDL (adder_8 0 13 (adder_8 0 20 ))
  (_version v33)
  (_time 1555846842907 2019.04.21 14:40:42)
  (_source (\./src/sum.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1555840530045)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal n1 ~std_logic_vector{7~downto~0}~12 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal n2 ~std_logic_vector{7~downto~0}~122 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal sum_8 ~std_logic_vector{8~downto~0}~12 0 17 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal sum ~std_logic_vector{8~downto~0}~13 0 22 (_architecture (_uni ))))
    (_process
      (line__26(_architecture 0 0 26 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__27(_architecture 1 0 27 (_assignment (_simple)(_alias((sum_8)(sum)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . adder_8 2 -1
  )
)
I 000048 55 1847          1555846848222 adder_8
(_unit VHDL (adder_8 0 13 (adder_8 0 20 ))
  (_version v33)
  (_time 1555846848221 2019.04.21 14:40:48)
  (_source (\./src/sum.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1555840530045)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal n1 ~std_logic_vector{7~downto~0}~12 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal n2 ~std_logic_vector{7~downto~0}~122 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal sum_8 ~std_logic_vector{8~downto~0}~12 0 17 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal sum ~std_logic_vector{8~downto~0}~13 0 22 (_architecture (_uni ))))
    (_process
      (line__26(_architecture 0 0 26 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__27(_architecture 1 0 27 (_assignment (_simple)(_alias((sum_8)(sum)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . adder_8 2 -1
  )
)
I 000048 55 1847          1555846868523 adder_8
(_unit VHDL (adder_8 0 13 (adder_8 0 20 ))
  (_version v33)
  (_time 1555846868523 2019.04.21 14:41:08)
  (_source (\./src/sum.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1555840530045)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal n1 ~std_logic_vector{7~downto~0}~12 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal n2 ~std_logic_vector{7~downto~0}~122 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal sum_8 ~std_logic_vector{8~downto~0}~12 0 17 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal sum ~std_logic_vector{8~downto~0}~13 0 22 (_architecture (_uni ))))
    (_process
      (line__26(_architecture 0 0 26 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__27(_architecture 1 0 27 (_assignment (_simple)(_alias((sum_8)(sum)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . adder_8 2 -1
  )
)
I 000048 55 1847          1555847005743 adder_8
(_unit VHDL (adder_8 0 13 (adder_8 0 20 ))
  (_version v33)
  (_time 1555847005742 2019.04.21 14:43:25)
  (_source (\./src/sum.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1555840530045)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal n1 ~std_logic_vector{7~downto~0}~12 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal n2 ~std_logic_vector{7~downto~0}~122 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal sum_8 ~std_logic_vector{8~downto~0}~12 0 17 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal sum ~std_logic_vector{8~downto~0}~13 0 22 (_architecture (_uni ))))
    (_process
      (line__26(_architecture 0 0 26 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__27(_architecture 1 0 27 (_assignment (_simple)(_alias((sum_8)(sum)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . adder_8 2 -1
  )
)
I 000048 55 1847          1555847111316 adder_8
(_unit VHDL (adder_8 0 13 (adder_8 0 20 ))
  (_version v33)
  (_time 1555847111315 2019.04.21 14:45:11)
  (_source (\./src/sum.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1555840530045)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal n1 ~std_logic_vector{7~downto~0}~12 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal n2 ~std_logic_vector{7~downto~0}~122 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal sum_8 ~std_logic_vector{8~downto~0}~12 0 17 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal sum ~std_logic_vector{8~downto~0}~13 0 22 (_architecture (_uni ))))
    (_process
      (line__26(_architecture 0 0 26 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__27(_architecture 1 0 27 (_assignment (_simple)(_alias((sum_8)(sum)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . adder_8 2 -1
  )
)
I 000048 55 1847          1555847196842 adder_8
(_unit VHDL (adder_8 0 13 (adder_8 0 20 ))
  (_version v33)
  (_time 1555847196841 2019.04.21 14:46:36)
  (_source (\./src/sum.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1555840530045)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal n1 ~std_logic_vector{7~downto~0}~12 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal n2 ~std_logic_vector{7~downto~0}~122 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal sum_8 ~std_logic_vector{8~downto~0}~12 0 17 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal sum ~std_logic_vector{8~downto~0}~13 0 22 (_architecture (_uni ))))
    (_process
      (line__26(_architecture 0 0 26 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__27(_architecture 1 0 27 (_assignment (_simple)(_alias((sum_8)(sum)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . adder_8 2 -1
  )
)
I 000048 55 1847          1555847208159 adder_8
(_unit VHDL (adder_8 0 13 (adder_8 0 20 ))
  (_version v33)
  (_time 1555847208159 2019.04.21 14:46:48)
  (_source (\./src/sum.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1555840530045)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal n1 ~std_logic_vector{7~downto~0}~12 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal n2 ~std_logic_vector{7~downto~0}~122 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal sum_8 ~std_logic_vector{8~downto~0}~12 0 17 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal sum ~std_logic_vector{8~downto~0}~13 0 22 (_architecture (_uni ))))
    (_process
      (line__26(_architecture 0 0 26 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__27(_architecture 1 0 27 (_assignment (_simple)(_alias((sum_8)(sum)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . adder_8 2 -1
  )
)
I 000048 55 1847          1555847231049 adder_8
(_unit VHDL (adder_8 0 13 (adder_8 0 20 ))
  (_version v33)
  (_time 1555847231049 2019.04.21 14:47:11)
  (_source (\./src/sum.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1555840530045)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal n1 ~std_logic_vector{7~downto~0}~12 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal n2 ~std_logic_vector{7~downto~0}~122 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal sum_8 ~std_logic_vector{8~downto~0}~12 0 17 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal sum ~std_logic_vector{8~downto~0}~13 0 22 (_architecture (_uni ))))
    (_process
      (line__26(_architecture 0 0 26 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__27(_architecture 1 0 27 (_assignment (_simple)(_alias((sum_8)(sum)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . adder_8 2 -1
  )
)
I 000048 55 1847          1555847232766 adder_8
(_unit VHDL (adder_8 0 13 (adder_8 0 20 ))
  (_version v33)
  (_time 1555847232765 2019.04.21 14:47:12)
  (_source (\./src/sum.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1555840530045)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal n1 ~std_logic_vector{7~downto~0}~12 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal n2 ~std_logic_vector{7~downto~0}~122 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal sum_8 ~std_logic_vector{8~downto~0}~12 0 17 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal sum ~std_logic_vector{8~downto~0}~13 0 22 (_architecture (_uni ))))
    (_process
      (line__26(_architecture 0 0 26 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__27(_architecture 1 0 27 (_assignment (_simple)(_alias((sum_8)(sum)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . adder_8 2 -1
  )
)
I 000048 55 1847          1555847233237 adder_8
(_unit VHDL (adder_8 0 13 (adder_8 0 20 ))
  (_version v33)
  (_time 1555847233237 2019.04.21 14:47:13)
  (_source (\./src/sum.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1555840530045)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal n1 ~std_logic_vector{7~downto~0}~12 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal n2 ~std_logic_vector{7~downto~0}~122 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal sum_8 ~std_logic_vector{8~downto~0}~12 0 17 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal sum ~std_logic_vector{8~downto~0}~13 0 22 (_architecture (_uni ))))
    (_process
      (line__26(_architecture 0 0 26 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__27(_architecture 1 0 27 (_assignment (_simple)(_alias((sum_8)(sum)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . adder_8 2 -1
  )
)
I 000048 55 1847          1555847251748 adder_8
(_unit VHDL (adder_8 0 13 (adder_8 0 20 ))
  (_version v33)
  (_time 1555847251747 2019.04.21 14:47:31)
  (_source (\./src/sum.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1555840530045)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal n1 ~std_logic_vector{7~downto~0}~12 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal n2 ~std_logic_vector{7~downto~0}~122 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal sum_8 ~std_logic_vector{8~downto~0}~12 0 17 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal sum ~std_logic_vector{8~downto~0}~13 0 22 (_architecture (_uni ))))
    (_process
      (line__26(_architecture 0 0 26 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__27(_architecture 1 0 27 (_assignment (_simple)(_alias((sum_8)(sum)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . adder_8 2 -1
  )
)
I 000048 55 1847          1555847290147 adder_8
(_unit VHDL (adder_8 0 13 (adder_8 0 20 ))
  (_version v33)
  (_time 1555847290146 2019.04.21 14:48:10)
  (_source (\./src/sum.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1555840530045)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal n1 ~std_logic_vector{7~downto~0}~12 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal n2 ~std_logic_vector{7~downto~0}~122 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal sum_8 ~std_logic_vector{8~downto~0}~12 0 17 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal sum ~std_logic_vector{8~downto~0}~13 0 22 (_architecture (_uni ))))
    (_process
      (line__26(_architecture 0 0 26 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__27(_architecture 1 0 27 (_assignment (_simple)(_alias((sum_8)(sum)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . adder_8 2 -1
  )
)
I 000048 55 1866          1555847389395 adder_8
(_unit VHDL (adder_8 1 13 (adder_8 1 20 ))
  (_version v33)
  (_time 1555847389394 2019.04.21 14:49:49)
  (_source (\./src/sum.vhd\(\./src/sum_8.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1555840530045)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal n1 ~std_logic_vector{7~downto~0}~12 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal n2 ~std_logic_vector{7~downto~0}~122 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal sum_8 ~std_logic_vector{8~downto~0}~12 0 17 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 1 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal sum ~std_logic_vector{8~downto~0}~13 1 22 (_architecture (_uni ))))
    (_process
      (line__26(_architecture 0 1 26 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__27(_architecture 1 1 27 (_assignment (_simple)(_alias((sum_8)(sum)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . adder_8 2 -1
  )
)
I 000048 55 1844          1555847419663 adder_9
(_unit VHDL (adder_9 0 7 (adder_9 0 14 ))
  (_version v33)
  (_time 1555847419662 2019.04.21 14:50:19)
  (_source (\./src/sum_9.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1555847419630)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal n1 ~std_logic_vector{8~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal n2 ~std_logic_vector{8~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal sum_9 ~std_logic_vector{9~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal sum ~std_logic_vector{9~downto~0}~13 0 16 (_architecture (_uni ))))
    (_process
      (line__20(_architecture 0 0 20 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__21(_architecture 1 0 21 (_assignment (_simple)(_alias((sum_9)(sum)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . adder_9 2 -1
  )
)
I 000048 55 1866          1555847425103 adder_8
(_unit VHDL (adder_8 1 13 (adder_8 1 20 ))
  (_version v33)
  (_time 1555847425102 2019.04.21 14:50:25)
  (_source (\./src/sum.vhd\(\./src/sum_8.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1555840530045)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal n1 ~std_logic_vector{7~downto~0}~12 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal n2 ~std_logic_vector{7~downto~0}~122 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal sum_8 ~std_logic_vector{8~downto~0}~12 0 17 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 1 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal sum ~std_logic_vector{8~downto~0}~13 1 22 (_architecture (_uni ))))
    (_process
      (line__26(_architecture 0 1 26 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__27(_architecture 1 1 27 (_assignment (_simple)(_alias((sum_8)(sum)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . adder_8 2 -1
  )
)
I 000048 55 1847          1555847583505 adder_8
(_unit VHDL (adder_8 0 13 (adder_8 0 20 ))
  (_version v33)
  (_time 1555847583504 2019.04.21 14:53:03)
  (_source (\./src/sum.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1555840530045)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal n1 ~std_logic_vector{7~downto~0}~12 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal n2 ~std_logic_vector{7~downto~0}~122 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal sum_8 ~std_logic_vector{8~downto~0}~12 0 17 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal sum ~std_logic_vector{8~downto~0}~13 0 22 (_architecture (_uni ))))
    (_process
      (line__26(_architecture 0 0 26 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__27(_architecture 1 0 27 (_assignment (_simple)(_alias((sum_8)(sum)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . adder_8 2 -1
  )
)
I 000048 55 1861          1555847583611 adder_9
(_unit VHDL (adder_9 1 7 (adder_9 1 45 ))
  (_version v33)
  (_time 1555847583610 2019.04.21 14:53:03)
  (_source (\./src/sum_9.vhd\(\./src/sum.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1555847419630)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal n1 ~std_logic_vector{8~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal n2 ~std_logic_vector{8~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal sum_9 ~std_logic_vector{9~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 1 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal sum ~std_logic_vector{9~downto~0}~13 1 47 (_architecture (_uni ))))
    (_process
      (line__51(_architecture 0 1 51 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__52(_architecture 1 1 52 (_assignment (_simple)(_alias((sum_9)(sum)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . adder_9 2 -1
  )
)
I 000049 55 1873          1555847583733 adder_10
(_unit VHDL (adder_10 1 7 (adder_10 1 71 ))
  (_version v33)
  (_time 1555847583732 2019.04.21 14:53:03)
  (_source (\./src/sum_10.vhd\(\./src/sum.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1555847484633)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal n1 ~std_logic_vector{9~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal n2 ~std_logic_vector{9~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_port (_internal sum_10 ~std_logic_vector{10~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 1 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal sum ~std_logic_vector{10~downto~0}~13 1 73 (_architecture (_uni ))))
    (_process
      (line__77(_architecture 0 1 77 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__78(_architecture 1 1 78 (_assignment (_simple)(_alias((sum_10)(sum)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . adder_10 2 -1
  )
)
I 000049 55 1874          1555847583840 adder_11
(_unit VHDL (adder_11 0 89 (adder_11 0 96 ))
  (_version v33)
  (_time 1555847583839 2019.04.21 14:53:03)
  (_source (\./src/sum.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1555847583834)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{10~downto~0}~1212 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_port (_internal n1 ~std_logic_vector{10~downto~0}~1212 0 90 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~1214 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_port (_internal n2 ~std_logic_vector{10~downto~0}~1214 0 91 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal sum_11 ~std_logic_vector{11~downto~0}~12 0 93 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal sum ~std_logic_vector{11~downto~0}~13 0 98 (_architecture (_uni ))))
    (_process
      (line__102(_architecture 0 0 102 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__103(_architecture 1 0 103 (_assignment (_simple)(_alias((sum_11)(sum)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . adder_11 2 -1
  )
)
I 000048 55 1847          1555849665782 adder_8
(_unit VHDL (adder_8 0 13 (adder_8 0 14 ))
  (_version v33)
  (_time 1555849665782 2019.04.21 15:27:45)
  (_source (\./src/sum.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1555840530045)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal n1 ~std_logic_vector{7~downto~0}~12 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal n2 ~std_logic_vector{7~downto~0}~122 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal sum_8 ~std_logic_vector{8~downto~0}~12 0 17 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal sum ~std_logic_vector{8~downto~0}~13 0 16 (_architecture (_uni ))))
    (_process
      (line__20(_architecture 0 0 20 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__21(_architecture 1 0 21 (_assignment (_simple)(_alias((sum_8)(sum)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . adder_8 2 -1
  )
)
I 000048 55 1861          1555849665930 adder_9
(_unit VHDL (adder_9 1 7 (adder_9 1 39 ))
  (_version v33)
  (_time 1555849665929 2019.04.21 15:27:45)
  (_source (\./src/sum_9.vhd\(\./src/sum.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1555847419630)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal n1 ~std_logic_vector{8~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal n2 ~std_logic_vector{8~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal sum_9 ~std_logic_vector{9~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 1 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal sum ~std_logic_vector{9~downto~0}~13 1 41 (_architecture (_uni ))))
    (_process
      (line__45(_architecture 0 1 45 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__46(_architecture 1 1 46 (_assignment (_simple)(_alias((sum_9)(sum)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . adder_9 2 -1
  )
)
I 000049 55 1873          1555849666073 adder_10
(_unit VHDL (adder_10 1 7 (adder_10 1 65 ))
  (_version v33)
  (_time 1555849666073 2019.04.21 15:27:46)
  (_source (\./src/sum_10.vhd\(\./src/sum.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1555847484633)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal n1 ~std_logic_vector{9~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal n2 ~std_logic_vector{9~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_port (_internal sum_10 ~std_logic_vector{10~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 1 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal sum ~std_logic_vector{10~downto~0}~13 1 67 (_architecture (_uni ))))
    (_process
      (line__71(_architecture 0 1 71 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__72(_architecture 1 1 72 (_assignment (_simple)(_alias((sum_10)(sum)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . adder_10 2 -1
  )
)
I 000049 55 1870          1555849666229 adder_11
(_unit VHDL (adder_11 0 89 (adder_11 0 90 ))
  (_version v33)
  (_time 1555849666228 2019.04.21 15:27:46)
  (_source (\./src/sum.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1555847583834)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{10~downto~0}~1212 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_port (_internal n1 ~std_logic_vector{10~downto~0}~1212 0 90 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~1214 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_port (_internal n2 ~std_logic_vector{10~downto~0}~1214 0 91 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal sum_11 ~std_logic_vector{11~downto~0}~12 0 93 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal sum ~std_logic_vector{11~downto~0}~13 0 92 (_architecture (_uni ))))
    (_process
      (line__96(_architecture 0 0 96 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__97(_architecture 1 0 97 (_assignment (_simple)(_alias((sum_11)(sum)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . adder_11 2 -1
  )
)
I 000046 55 2105          1555849726482 stud1
(_unit VHDL (stud 1 5 (stud1 1 10 ))
  (_version v33)
  (_time 1555849726481 2019.04.21 15:28:46)
  (_source (\./src/student.vhd\(\./src/student1.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1555840741002)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal O ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 1 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal s0 ~std_logic_vector{7~downto~0}~13 1 12 (_architecture (_uni (_string \"00001000"\)))))
    (_signal (_internal s1 ~std_logic_vector{7~downto~0}~13 1 13 (_architecture (_uni (_string \"00000110"\)))))
    (_signal (_internal s2 ~std_logic_vector{7~downto~0}~13 1 14 (_architecture (_uni (_string \"00000001"\)))))
    (_signal (_internal s3 ~std_logic_vector{7~downto~0}~13 1 15 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal s4 ~std_logic_vector{7~downto~0}~13 1 16 (_architecture (_uni (_string \"00000100"\)))))
    (_signal (_internal s5 ~std_logic_vector{7~downto~0}~13 1 17 (_architecture (_uni (_string \"00000101"\)))))
    (_process
      (line__20(_architecture 0 1 20 (_process (_simple)(_target(2)(3)(4)(5)(6)(7))(_sensitivity(0))(_read(2)(3)(4)(5)(6)(7)))))
      (line__31(_architecture 1 1 31 (_assignment (_simple)(_alias((O)(s0)))(_target(1))(_sensitivity(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . stud1 2 -1
  )
)
I 000048 55 1847          1555850289214 adder_8
(_unit VHDL (adder_8 0 13 (adder_8 0 14 ))
  (_version v33)
  (_time 1555850289214 2019.04.21 15:38:09)
  (_source (\./src/sum.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1555840530045)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal n1 ~std_logic_vector{7~downto~0}~12 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal n2 ~std_logic_vector{7~downto~0}~122 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal sum_8 ~std_logic_vector{8~downto~0}~12 0 17 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal sum ~std_logic_vector{8~downto~0}~13 0 16 (_architecture (_uni ))))
    (_process
      (line__20(_architecture 0 0 20 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__21(_architecture 1 0 21 (_assignment (_simple)(_alias((sum_8)(sum)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . adder_8 2 -1
  )
)
I 000048 55 1861          1555850289331 adder_9
(_unit VHDL (adder_9 1 7 (adder_9 1 39 ))
  (_version v33)
  (_time 1555850289330 2019.04.21 15:38:09)
  (_source (\./src/sum_9.vhd\(\./src/sum.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1555847419630)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal n1 ~std_logic_vector{8~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal n2 ~std_logic_vector{8~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal sum_9 ~std_logic_vector{9~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 1 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal sum ~std_logic_vector{9~downto~0}~13 1 41 (_architecture (_uni ))))
    (_process
      (line__45(_architecture 0 1 45 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__46(_architecture 1 1 46 (_assignment (_simple)(_alias((sum_9)(sum)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . adder_9 2 -1
  )
)
I 000049 55 1873          1555850289460 adder_10
(_unit VHDL (adder_10 1 7 (adder_10 1 65 ))
  (_version v33)
  (_time 1555850289459 2019.04.21 15:38:09)
  (_source (\./src/sum_10.vhd\(\./src/sum.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1555847484633)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal n1 ~std_logic_vector{9~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal n2 ~std_logic_vector{9~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_port (_internal sum_10 ~std_logic_vector{10~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 1 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal sum ~std_logic_vector{10~downto~0}~13 1 67 (_architecture (_uni ))))
    (_process
      (line__71(_architecture 0 1 71 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__72(_architecture 1 1 72 (_assignment (_simple)(_alias((sum_10)(sum)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . adder_10 2 -1
  )
)
I 000049 55 1870          1555850289591 adder_11
(_unit VHDL (adder_11 0 89 (adder_11 0 90 ))
  (_version v33)
  (_time 1555850289590 2019.04.21 15:38:09)
  (_source (\./src/sum.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1555847583834)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{10~downto~0}~1212 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_port (_internal n1 ~std_logic_vector{10~downto~0}~1212 0 90 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~1214 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_port (_internal n2 ~std_logic_vector{10~downto~0}~1214 0 91 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal sum_11 ~std_logic_vector{11~downto~0}~12 0 93 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal sum ~std_logic_vector{11~downto~0}~13 0 92 (_architecture (_uni ))))
    (_process
      (line__96(_architecture 0 0 96 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__97(_architecture 1 0 97 (_assignment (_simple)(_alias((sum_11)(sum)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . adder_11 2 -1
  )
)
I 000048 55 1867          1555850341057 adder_8
(_unit VHDL (adder_8 1 13 (adder_8 1 14 ))
  (_version v33)
  (_time 1555850341057 2019.04.21 15:39:01)
  (_source (\./src/sum.vhd\(\./src/adders.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1555840530045)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal n1 ~std_logic_vector{7~downto~0}~12 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal n2 ~std_logic_vector{7~downto~0}~122 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal sum_8 ~std_logic_vector{8~downto~0}~12 0 17 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 1 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal sum ~std_logic_vector{8~downto~0}~13 1 16 (_architecture (_uni ))))
    (_process
      (line__20(_architecture 0 1 20 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__21(_architecture 1 1 21 (_assignment (_simple)(_alias((sum_8)(sum)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . adder_8 2 -1
  )
)
I 000048 55 1864          1555850341216 adder_9
(_unit VHDL (adder_9 1 7 (adder_9 1 39 ))
  (_version v33)
  (_time 1555850341215 2019.04.21 15:39:01)
  (_source (\./src/sum_9.vhd\(\./src/adders.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1555847419630)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal n1 ~std_logic_vector{8~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal n2 ~std_logic_vector{8~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal sum_9 ~std_logic_vector{9~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 1 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal sum ~std_logic_vector{9~downto~0}~13 1 41 (_architecture (_uni ))))
    (_process
      (line__45(_architecture 0 1 45 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__46(_architecture 1 1 46 (_assignment (_simple)(_alias((sum_9)(sum)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . adder_9 2 -1
  )
)
I 000049 55 1876          1555850341349 adder_10
(_unit VHDL (adder_10 1 7 (adder_10 1 65 ))
  (_version v33)
  (_time 1555850341349 2019.04.21 15:39:01)
  (_source (\./src/sum_10.vhd\(\./src/adders.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1555847484633)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal n1 ~std_logic_vector{9~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal n2 ~std_logic_vector{9~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_port (_internal sum_10 ~std_logic_vector{10~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 1 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal sum ~std_logic_vector{10~downto~0}~13 1 67 (_architecture (_uni ))))
    (_process
      (line__71(_architecture 0 1 71 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__72(_architecture 1 1 72 (_assignment (_simple)(_alias((sum_10)(sum)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . adder_10 2 -1
  )
)
I 000049 55 1890          1555850341401 adder_11
(_unit VHDL (adder_11 1 89 (adder_11 1 90 ))
  (_version v33)
  (_time 1555850341400 2019.04.21 15:39:01)
  (_source (\./src/sum.vhd\(\./src/adders.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1555847583834)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{10~downto~0}~1212 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_port (_internal n1 ~std_logic_vector{10~downto~0}~1212 0 90 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~1214 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_port (_internal n2 ~std_logic_vector{10~downto~0}~1214 0 91 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal sum_11 ~std_logic_vector{11~downto~0}~12 0 93 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 1 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal sum ~std_logic_vector{11~downto~0}~13 1 92 (_architecture (_uni ))))
    (_process
      (line__96(_architecture 0 1 96 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__97(_architecture 1 1 97 (_assignment (_simple)(_alias((sum_11)(sum)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . adder_11 2 -1
  )
)
I 000049 55 1869          1555850402246 adder_8a
(_unit VHDL (adder_8 1 13 (adder_8a 1 14 ))
  (_version v33)
  (_time 1555850402245 2019.04.21 15:40:02)
  (_source (\./src/sum.vhd\(\./src/adders.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1555840530045)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal n1 ~std_logic_vector{7~downto~0}~12 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal n2 ~std_logic_vector{7~downto~0}~122 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal sum_8 ~std_logic_vector{8~downto~0}~12 0 17 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 1 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal sum ~std_logic_vector{8~downto~0}~13 1 16 (_architecture (_uni ))))
    (_process
      (line__20(_architecture 0 1 20 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__21(_architecture 1 1 21 (_assignment (_simple)(_alias((sum_8)(sum)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . adder_8a 2 -1
  )
)
I 000049 55 1866          1555850402363 adder_9a
(_unit VHDL (adder_9 1 7 (adder_9a 1 39 ))
  (_version v33)
  (_time 1555850402362 2019.04.21 15:40:02)
  (_source (\./src/sum_9.vhd\(\./src/adders.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1555847419630)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal n1 ~std_logic_vector{8~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal n2 ~std_logic_vector{8~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal sum_9 ~std_logic_vector{9~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 1 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal sum ~std_logic_vector{9~downto~0}~13 1 41 (_architecture (_uni ))))
    (_process
      (line__45(_architecture 0 1 45 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__46(_architecture 1 1 46 (_assignment (_simple)(_alias((sum_9)(sum)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . adder_9a 2 -1
  )
)
I 000050 55 1878          1555850402504 adder_10a
(_unit VHDL (adder_10 1 7 (adder_10a 1 65 ))
  (_version v33)
  (_time 1555850402503 2019.04.21 15:40:02)
  (_source (\./src/sum_10.vhd\(\./src/adders.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1555847484633)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal n1 ~std_logic_vector{9~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal n2 ~std_logic_vector{9~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_port (_internal sum_10 ~std_logic_vector{10~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 1 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal sum ~std_logic_vector{10~downto~0}~13 1 67 (_architecture (_uni ))))
    (_process
      (line__71(_architecture 0 1 71 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__72(_architecture 1 1 72 (_assignment (_simple)(_alias((sum_10)(sum)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . adder_10a 2 -1
  )
)
I 000050 55 1892          1555850402644 adder_11a
(_unit VHDL (adder_11 1 89 (adder_11a 1 90 ))
  (_version v33)
  (_time 1555850402643 2019.04.21 15:40:02)
  (_source (\./src/sum.vhd\(\./src/adders.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1555847583834)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{10~downto~0}~1212 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_port (_internal n1 ~std_logic_vector{10~downto~0}~1212 0 90 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~1214 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_port (_internal n2 ~std_logic_vector{10~downto~0}~1214 0 91 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal sum_11 ~std_logic_vector{11~downto~0}~12 0 93 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 1 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal sum ~std_logic_vector{11~downto~0}~13 1 92 (_architecture (_uni ))))
    (_process
      (line__96(_architecture 0 1 96 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__97(_architecture 1 1 97 (_assignment (_simple)(_alias((sum_11)(sum)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . adder_11a 2 -1
  )
)
I 000049 55 1869          1555850492208 adder_8a
(_unit VHDL (adder_8 1 13 (adder_8a 1 14 ))
  (_version v33)
  (_time 1555850492207 2019.04.21 15:41:32)
  (_source (\./src/sum.vhd\(\./src/adders.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1555840530045)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal n1 ~std_logic_vector{7~downto~0}~12 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal n2 ~std_logic_vector{7~downto~0}~122 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal sum_8 ~std_logic_vector{8~downto~0}~12 0 17 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 1 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal sum ~std_logic_vector{8~downto~0}~13 1 16 (_architecture (_uni ))))
    (_process
      (line__20(_architecture 0 1 20 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__21(_architecture 1 1 21 (_assignment (_simple)(_alias((sum_8)(sum)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . adder_8a 2 -1
  )
)
I 000049 55 1866          1555850492324 adder_9a
(_unit VHDL (adder_9 1 7 (adder_9a 1 39 ))
  (_version v33)
  (_time 1555850492323 2019.04.21 15:41:32)
  (_source (\./src/sum_9.vhd\(\./src/adders.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1555847419630)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal n1 ~std_logic_vector{8~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal n2 ~std_logic_vector{8~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal sum_9 ~std_logic_vector{9~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 1 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal sum ~std_logic_vector{9~downto~0}~13 1 41 (_architecture (_uni ))))
    (_process
      (line__45(_architecture 0 1 45 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__46(_architecture 1 1 46 (_assignment (_simple)(_alias((sum_9)(sum)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . adder_9a 2 -1
  )
)
I 000050 55 1878          1555850492468 adder_10a
(_unit VHDL (adder_10 1 7 (adder_10a 1 65 ))
  (_version v33)
  (_time 1555850492467 2019.04.21 15:41:32)
  (_source (\./src/sum_10.vhd\(\./src/adders.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1555847484633)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal n1 ~std_logic_vector{9~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal n2 ~std_logic_vector{9~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_port (_internal sum_10 ~std_logic_vector{10~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 1 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal sum ~std_logic_vector{10~downto~0}~13 1 67 (_architecture (_uni ))))
    (_process
      (line__71(_architecture 0 1 71 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__72(_architecture 1 1 72 (_assignment (_simple)(_alias((sum_10)(sum)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . adder_10a 2 -1
  )
)
I 000050 55 1892          1555850492593 adder_11a
(_unit VHDL (adder_11 1 89 (adder_11a 1 90 ))
  (_version v33)
  (_time 1555850492592 2019.04.21 15:41:32)
  (_source (\./src/sum.vhd\(\./src/adders.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1555847583834)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{10~downto~0}~1212 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_port (_internal n1 ~std_logic_vector{10~downto~0}~1212 0 90 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~1214 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_port (_internal n2 ~std_logic_vector{10~downto~0}~1214 0 91 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal sum_11 ~std_logic_vector{11~downto~0}~12 0 93 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 1 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal sum ~std_logic_vector{11~downto~0}~13 1 92 (_architecture (_uni ))))
    (_process
      (line__96(_architecture 0 1 96 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__97(_architecture 1 1 97 (_assignment (_simple)(_alias((sum_11)(sum)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . adder_11a 2 -1
  )
)
I 000049 55 1866          1555850509113 adder_9a
(_unit VHDL (adder_9 1 7 (adder_9a 1 39 ))
  (_version v33)
  (_time 1555850509112 2019.04.21 15:41:49)
  (_source (\./src/sum_9.vhd\(\./src/adders.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1555847419630)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal n1 ~std_logic_vector{8~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal n2 ~std_logic_vector{8~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal sum_9 ~std_logic_vector{9~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 1 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal sum ~std_logic_vector{9~downto~0}~13 1 41 (_architecture (_uni ))))
    (_process
      (line__45(_architecture 0 1 45 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__46(_architecture 1 1 46 (_assignment (_simple)(_alias((sum_9)(sum)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . adder_9a 2 -1
  )
)
I 000050 55 1878          1555850509267 adder_10a
(_unit VHDL (adder_10 1 7 (adder_10a 1 65 ))
  (_version v33)
  (_time 1555850509266 2019.04.21 15:41:49)
  (_source (\./src/sum_10.vhd\(\./src/adders.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1555847484633)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal n1 ~std_logic_vector{9~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal n2 ~std_logic_vector{9~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_port (_internal sum_10 ~std_logic_vector{10~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 1 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal sum ~std_logic_vector{10~downto~0}~13 1 67 (_architecture (_uni ))))
    (_process
      (line__71(_architecture 0 1 71 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__72(_architecture 1 1 72 (_assignment (_simple)(_alias((sum_10)(sum)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . adder_10a 2 -1
  )
)
I 000050 55 1892          1555850509413 adder_11a
(_unit VHDL (adder_11 1 89 (adder_11a 1 90 ))
  (_version v33)
  (_time 1555850509412 2019.04.21 15:41:49)
  (_source (\./src/sum.vhd\(\./src/adders.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1555847583834)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{10~downto~0}~1212 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_port (_internal n1 ~std_logic_vector{10~downto~0}~1212 0 90 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~1214 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_port (_internal n2 ~std_logic_vector{10~downto~0}~1214 0 91 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal sum_11 ~std_logic_vector{11~downto~0}~12 0 93 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 1 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal sum ~std_logic_vector{11~downto~0}~13 1 92 (_architecture (_uni ))))
    (_process
      (line__96(_architecture 0 1 96 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__97(_architecture 1 1 97 (_assignment (_simple)(_alias((sum_11)(sum)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . adder_11a 2 -1
  )
)
I 000049 55 1828          1555850522508 adder_8a
(_unit VHDL (adder_8 0 7 (adder_8a 0 14 ))
  (_version v33)
  (_time 1555850522507 2019.04.21 15:42:02)
  (_source (\./src/adders.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1555850522467)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal n1 ~std_logic_vector{7~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal n2 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal sum_8 ~std_logic_vector{8~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal sum ~std_logic_vector{8~downto~0}~13 0 16 (_architecture (_uni ))))
    (_process
      (line__20(_architecture 0 0 20 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__21(_architecture 1 0 21 (_assignment (_simple)(_alias((sum_8)(sum)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . adder_8a 2 -1
  )
)
I 000049 55 1866          1555850522667 adder_9a
(_unit VHDL (adder_9 1 7 (adder_9a 1 39 ))
  (_version v33)
  (_time 1555850522666 2019.04.21 15:42:02)
  (_source (\./src/sum_9.vhd\(\./src/adders.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1555847419630)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal n1 ~std_logic_vector{8~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal n2 ~std_logic_vector{8~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal sum_9 ~std_logic_vector{9~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 1 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal sum ~std_logic_vector{9~downto~0}~13 1 41 (_architecture (_uni ))))
    (_process
      (line__45(_architecture 0 1 45 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__46(_architecture 1 1 46 (_assignment (_simple)(_alias((sum_9)(sum)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . adder_9a 2 -1
  )
)
I 000050 55 1878          1555850522811 adder_10a
(_unit VHDL (adder_10 1 7 (adder_10a 1 65 ))
  (_version v33)
  (_time 1555850522810 2019.04.21 15:42:02)
  (_source (\./src/sum_10.vhd\(\./src/adders.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1555847484633)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal n1 ~std_logic_vector{9~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal n2 ~std_logic_vector{9~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_port (_internal sum_10 ~std_logic_vector{10~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 1 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal sum ~std_logic_vector{10~downto~0}~13 1 67 (_architecture (_uni ))))
    (_process
      (line__71(_architecture 0 1 71 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__72(_architecture 1 1 72 (_assignment (_simple)(_alias((sum_10)(sum)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . adder_10a 2 -1
  )
)
I 000050 55 1892          1555850522959 adder_11a
(_unit VHDL (adder_11 1 89 (adder_11a 1 90 ))
  (_version v33)
  (_time 1555850522958 2019.04.21 15:42:02)
  (_source (\./src/sum.vhd\(\./src/adders.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1555847583834)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{10~downto~0}~1212 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_port (_internal n1 ~std_logic_vector{10~downto~0}~1212 0 90 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~1214 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_port (_internal n2 ~std_logic_vector{10~downto~0}~1214 0 91 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal sum_11 ~std_logic_vector{11~downto~0}~12 0 93 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 1 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal sum ~std_logic_vector{11~downto~0}~13 1 92 (_architecture (_uni ))))
    (_process
      (line__96(_architecture 0 1 96 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__97(_architecture 1 1 97 (_assignment (_simple)(_alias((sum_11)(sum)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . adder_11a 2 -1
  )
)
I 000049 55 1828          1555850555806 adder_8a
(_unit VHDL (adder_8 0 7 (adder_8a 0 14 ))
  (_version v33)
  (_time 1555850555806 2019.04.21 15:42:35)
  (_source (\./src/adders.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1555850522467)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal n1 ~std_logic_vector{7~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal n2 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal sum_8 ~std_logic_vector{8~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal sum ~std_logic_vector{8~downto~0}~13 0 16 (_architecture (_uni ))))
    (_process
      (line__20(_architecture 0 0 20 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__21(_architecture 1 0 21 (_assignment (_simple)(_alias((sum_8)(sum)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . adder_8a 2 -1
  )
)
I 000049 55 1835          1555850555947 adder_9a
(_unit VHDL (adder_9 0 32 (adder_9a 0 39 ))
  (_version v33)
  (_time 1555850555946 2019.04.21 15:42:35)
  (_source (\./src/adders.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1555850555927)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~124 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal n1 ~std_logic_vector{8~downto~0}~124 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~126 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal n2 ~std_logic_vector{8~downto~0}~126 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal sum_9 ~std_logic_vector{9~downto~0}~12 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal sum ~std_logic_vector{9~downto~0}~13 0 41 (_architecture (_uni ))))
    (_process
      (line__45(_architecture 0 0 45 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__46(_architecture 1 0 46 (_assignment (_simple)(_alias((sum_9)(sum)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . adder_9a 2 -1
  )
)
I 000050 55 1848          1555850556097 adder_10a
(_unit VHDL (adder_10 0 58 (adder_10a 0 65 ))
  (_version v33)
  (_time 1555850556096 2019.04.21 15:42:36)
  (_source (\./src/adders.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1555850556078)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~128 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal n1 ~std_logic_vector{9~downto~0}~128 0 59 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1210 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal n2 ~std_logic_vector{9~downto~0}~1210 0 60 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~12 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_port (_internal sum_10 ~std_logic_vector{10~downto~0}~12 0 62 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal sum ~std_logic_vector{10~downto~0}~13 0 67 (_architecture (_uni ))))
    (_process
      (line__71(_architecture 0 0 71 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__72(_architecture 1 0 72 (_assignment (_simple)(_alias((sum_10)(sum)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . adder_10a 2 -1
  )
)
I 000050 55 1856          1555850556223 adder_11a
(_unit VHDL (adder_11 0 83 (adder_11a 0 90 ))
  (_version v33)
  (_time 1555850556222 2019.04.21 15:42:36)
  (_source (\./src/adders.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1555850556215)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{10~downto~0}~1212 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_port (_internal n1 ~std_logic_vector{10~downto~0}~1212 0 84 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~1214 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_port (_internal n2 ~std_logic_vector{10~downto~0}~1214 0 85 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal sum_11 ~std_logic_vector{11~downto~0}~12 0 87 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal sum ~std_logic_vector{11~downto~0}~13 0 92 (_architecture (_uni ))))
    (_process
      (line__96(_architecture 0 0 96 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__97(_architecture 1 0 97 (_assignment (_simple)(_alias((sum_11)(sum)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . adder_11a 2 -1
  )
)
I 000049 55 1848          1555850582458 adder_8a
(_unit VHDL (adder_8 1 7 (adder_8a 1 14 ))
  (_version v33)
  (_time 1555850582457 2019.04.21 15:43:02)
  (_source (\./src/adders.vhd\(\./src/addere.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1555850522467)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal n1 ~std_logic_vector{7~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal n2 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal sum_8 ~std_logic_vector{8~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 1 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal sum ~std_logic_vector{8~downto~0}~13 1 16 (_architecture (_uni ))))
    (_process
      (line__20(_architecture 0 1 20 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__21(_architecture 1 1 21 (_assignment (_simple)(_alias((sum_8)(sum)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . adder_8a 2 -1
  )
)
I 000049 55 1855          1555850582611 adder_9a
(_unit VHDL (adder_9 1 32 (adder_9a 1 39 ))
  (_version v33)
  (_time 1555850582610 2019.04.21 15:43:02)
  (_source (\./src/adders.vhd\(\./src/addere.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1555850555927)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~124 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal n1 ~std_logic_vector{8~downto~0}~124 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~126 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal n2 ~std_logic_vector{8~downto~0}~126 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal sum_9 ~std_logic_vector{9~downto~0}~12 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 1 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal sum ~std_logic_vector{9~downto~0}~13 1 41 (_architecture (_uni ))))
    (_process
      (line__45(_architecture 0 1 45 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__46(_architecture 1 1 46 (_assignment (_simple)(_alias((sum_9)(sum)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . adder_9a 2 -1
  )
)
I 000050 55 1868          1555850582764 adder_10a
(_unit VHDL (adder_10 1 58 (adder_10a 1 65 ))
  (_version v33)
  (_time 1555850582763 2019.04.21 15:43:02)
  (_source (\./src/adders.vhd\(\./src/addere.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1555850556078)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~128 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal n1 ~std_logic_vector{9~downto~0}~128 0 59 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1210 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal n2 ~std_logic_vector{9~downto~0}~1210 0 60 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~12 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_port (_internal sum_10 ~std_logic_vector{10~downto~0}~12 0 62 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 1 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal sum ~std_logic_vector{10~downto~0}~13 1 67 (_architecture (_uni ))))
    (_process
      (line__71(_architecture 0 1 71 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__72(_architecture 1 1 72 (_assignment (_simple)(_alias((sum_10)(sum)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . adder_10a 2 -1
  )
)
I 000050 55 1876          1555850582921 adder_11a
(_unit VHDL (adder_11 1 83 (adder_11a 1 90 ))
  (_version v33)
  (_time 1555850582920 2019.04.21 15:43:02)
  (_source (\./src/adders.vhd\(\./src/addere.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1555850556215)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{10~downto~0}~1212 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_port (_internal n1 ~std_logic_vector{10~downto~0}~1212 0 84 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~1214 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_port (_internal n2 ~std_logic_vector{10~downto~0}~1214 0 85 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal sum_11 ~std_logic_vector{11~downto~0}~12 0 87 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 1 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal sum ~std_logic_vector{11~downto~0}~13 1 92 (_architecture (_uni ))))
    (_process
      (line__96(_architecture 0 1 96 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__97(_architecture 1 1 97 (_assignment (_simple)(_alias((sum_11)(sum)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . adder_11a 2 -1
  )
)
I 000049 55 1848          1555850853015 adder_8a
(_unit VHDL (adder_8 1 7 (adder_8a 1 14 ))
  (_version v33)
  (_time 1555850853014 2019.04.21 15:47:33)
  (_source (\./src/adders.vhd\(\./src/addere.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1555850522467)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal n1 ~std_logic_vector{7~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal n2 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal sum_8 ~std_logic_vector{8~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 1 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal sum ~std_logic_vector{8~downto~0}~13 1 16 (_architecture (_uni ))))
    (_process
      (line__20(_architecture 0 1 20 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__21(_architecture 1 1 21 (_assignment (_simple)(_alias((sum_8)(sum)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . adder_8a 2 -1
  )
)
I 000049 55 1855          1555850853172 adder_9a
(_unit VHDL (adder_9 1 32 (adder_9a 1 39 ))
  (_version v33)
  (_time 1555850853171 2019.04.21 15:47:33)
  (_source (\./src/adders.vhd\(\./src/addere.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1555850555927)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~124 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal n1 ~std_logic_vector{8~downto~0}~124 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~126 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal n2 ~std_logic_vector{8~downto~0}~126 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal sum_9 ~std_logic_vector{9~downto~0}~12 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 1 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal sum ~std_logic_vector{9~downto~0}~13 1 41 (_architecture (_uni ))))
    (_process
      (line__45(_architecture 0 1 45 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__46(_architecture 1 1 46 (_assignment (_simple)(_alias((sum_9)(sum)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . adder_9a 2 -1
  )
)
I 000050 55 1868          1555850853317 adder_10a
(_unit VHDL (adder_10 1 58 (adder_10a 1 65 ))
  (_version v33)
  (_time 1555850853317 2019.04.21 15:47:33)
  (_source (\./src/adders.vhd\(\./src/addere.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1555850556078)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~128 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal n1 ~std_logic_vector{9~downto~0}~128 0 59 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1210 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal n2 ~std_logic_vector{9~downto~0}~1210 0 60 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~12 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_port (_internal sum_10 ~std_logic_vector{10~downto~0}~12 0 62 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 1 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal sum ~std_logic_vector{10~downto~0}~13 1 67 (_architecture (_uni ))))
    (_process
      (line__71(_architecture 0 1 71 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__72(_architecture 1 1 72 (_assignment (_simple)(_alias((sum_10)(sum)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . adder_10a 2 -1
  )
)
I 000050 55 1876          1555850853462 adder_11a
(_unit VHDL (adder_11 1 83 (adder_11a 1 90 ))
  (_version v33)
  (_time 1555850853461 2019.04.21 15:47:33)
  (_source (\./src/adders.vhd\(\./src/addere.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1555850556215)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{10~downto~0}~1212 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_port (_internal n1 ~std_logic_vector{10~downto~0}~1212 0 84 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~1214 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_port (_internal n2 ~std_logic_vector{10~downto~0}~1214 0 85 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal sum_11 ~std_logic_vector{11~downto~0}~12 0 87 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 1 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal sum ~std_logic_vector{11~downto~0}~13 1 92 (_architecture (_uni ))))
    (_process
      (line__96(_architecture 0 1 96 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__97(_architecture 1 1 97 (_assignment (_simple)(_alias((sum_11)(sum)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . adder_11a 2 -1
  )
)
I 000049 55 1848          1555850952217 adder_8a
(_unit VHDL (adder_8 1 7 (adder_8a 1 14 ))
  (_version v33)
  (_time 1555850952217 2019.04.21 15:49:12)
  (_source (\./src/adders.vhd\(\./src/addere.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1555850522467)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal n1 ~std_logic_vector{7~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal n2 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal sum_8 ~std_logic_vector{8~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 1 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal sum ~std_logic_vector{8~downto~0}~13 1 16 (_architecture (_uni ))))
    (_process
      (line__20(_architecture 0 1 20 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__21(_architecture 1 1 21 (_assignment (_simple)(_alias((sum_8)(sum)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . adder_8a 2 -1
  )
)
I 000049 55 1835          1555850952362 adder_9a
(_unit VHDL (adder_9 0 32 (adder_9a 0 39 ))
  (_version v33)
  (_time 1555850952361 2019.04.21 15:49:12)
  (_source (\./src/addere.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1555850952341)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~124 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal n3 ~std_logic_vector{8~downto~0}~124 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~126 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal n4 ~std_logic_vector{8~downto~0}~126 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal sum_9 ~std_logic_vector{9~downto~0}~12 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal sum ~std_logic_vector{9~downto~0}~13 0 41 (_architecture (_uni ))))
    (_process
      (line__45(_architecture 0 0 45 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__46(_architecture 1 0 46 (_assignment (_simple)(_alias((sum_9)(sum)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . adder_9a 2 -1
  )
)
I 000050 55 1848          1555850952515 adder_10a
(_unit VHDL (adder_10 0 58 (adder_10a 0 65 ))
  (_version v33)
  (_time 1555850952515 2019.04.21 15:49:12)
  (_source (\./src/addere.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1555850952496)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~128 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal n5 ~std_logic_vector{9~downto~0}~128 0 59 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1210 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal n6 ~std_logic_vector{9~downto~0}~1210 0 60 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~12 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_port (_internal sum_10 ~std_logic_vector{10~downto~0}~12 0 62 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal sum ~std_logic_vector{10~downto~0}~13 0 67 (_architecture (_uni ))))
    (_process
      (line__71(_architecture 0 0 71 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__72(_architecture 1 0 72 (_assignment (_simple)(_alias((sum_10)(sum)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . adder_10a 2 -1
  )
)
I 000050 55 1856          1555850952664 adder_11a
(_unit VHDL (adder_11 0 83 (adder_11a 0 90 ))
  (_version v33)
  (_time 1555850952664 2019.04.21 15:49:12)
  (_source (\./src/addere.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1555850952643)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{10~downto~0}~1212 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_port (_internal n7 ~std_logic_vector{10~downto~0}~1212 0 84 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~1214 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_port (_internal n8 ~std_logic_vector{10~downto~0}~1214 0 85 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal sum_11 ~std_logic_vector{11~downto~0}~12 0 87 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal sum ~std_logic_vector{11~downto~0}~13 0 92 (_architecture (_uni ))))
    (_process
      (line__96(_architecture 0 0 96 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__97(_architecture 1 0 97 (_assignment (_simple)(_alias((sum_11)(sum)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . adder_11a 2 -1
  )
)
V 000046 55 2105          1555851019955 stud1
(_unit VHDL (stud 1 5 (stud1 1 10 ))
  (_version v33)
  (_time 1555851019954 2019.04.21 15:50:19)
  (_source (\./src/student.vhd\(\./src/student1.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1555840741002)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal O ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 1 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal s0 ~std_logic_vector{7~downto~0}~13 1 12 (_architecture (_uni (_string \"00001000"\)))))
    (_signal (_internal s1 ~std_logic_vector{7~downto~0}~13 1 13 (_architecture (_uni (_string \"00000110"\)))))
    (_signal (_internal s2 ~std_logic_vector{7~downto~0}~13 1 14 (_architecture (_uni (_string \"00000001"\)))))
    (_signal (_internal s3 ~std_logic_vector{7~downto~0}~13 1 15 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal s4 ~std_logic_vector{7~downto~0}~13 1 16 (_architecture (_uni (_string \"00000100"\)))))
    (_signal (_internal s5 ~std_logic_vector{7~downto~0}~13 1 17 (_architecture (_uni (_string \"00000101"\)))))
    (_process
      (line__20(_architecture 0 1 20 (_process (_simple)(_target(2)(3)(4)(5)(6)(7))(_sensitivity(0))(_read(2)(3)(4)(5)(6)(7)))))
      (line__31(_architecture 1 1 31 (_assignment (_simple)(_alias((O)(s0)))(_target(1))(_sensitivity(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . stud1 2 -1
  )
)
I 000049 55 1776          1555851055425 student2
(_unit VHDL (stud2 0 5 (student2 0 10 ))
  (_version v33)
  (_time 1555851055424 2019.04.21 15:50:55)
  (_source (\./src/student2.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1555841628845)
    (_use )
  )
  (_object
    (_port (_internal clock ~extSTD.STANDARD.BIT 0 6 (_entity (_in )(_event))))
    (_type (_internal ~BIT_VECTOR{7~downto~0}~12 0 7 (_array ~extSTD.STANDARD.BIT ((_downto (i 7)(i 0))))))
    (_port (_internal O ~BIT_VECTOR{7~downto~0}~12 0 7 (_entity (_out ))))
    (_type (_internal ~BIT_VECTOR{7~downto~0}~13 0 12 (_array ~extSTD.STANDARD.BIT ((_downto (i 7)(i 0))))))
    (_signal (_internal s0 ~BIT_VECTOR{7~downto~0}~13 0 12 (_architecture (_uni (_string \"00001001"\)))))
    (_signal (_internal s1 ~BIT_VECTOR{7~downto~0}~13 0 13 (_architecture (_uni (_string \"00000111"\)))))
    (_signal (_internal s2 ~BIT_VECTOR{7~downto~0}~13 0 14 (_architecture (_uni (_string \"00000001"\)))))
    (_signal (_internal s3 ~BIT_VECTOR{7~downto~0}~13 0 15 (_architecture (_uni (_string \"00000100"\)))))
    (_signal (_internal s4 ~BIT_VECTOR{7~downto~0}~13 0 16 (_architecture (_uni (_string \"00000010"\)))))
    (_signal (_internal s5 ~BIT_VECTOR{7~downto~0}~13 0 17 (_architecture (_uni (_string \"00000011"\)))))
    (_process
      (line__20(_architecture 0 0 20 (_process (_simple)(_target(2)(3)(4)(5)(6)(7))(_sensitivity(0))(_read(2)(3)(4)(5)(6)(7)))))
      (line__31(_architecture 1 0 31 (_assignment (_simple)(_alias((O)(s0)))(_target(1))(_sensitivity(2)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_model . student2 2 -1
  )
)
I 000049 55 1776          1555851080475 student2
(_unit VHDL (stud2 0 5 (student2 0 10 ))
  (_version v33)
  (_time 1555851080475 2019.04.21 15:51:20)
  (_source (\./src/student2.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1555841628845)
    (_use )
  )
  (_object
    (_port (_internal clock ~extSTD.STANDARD.BIT 0 6 (_entity (_in )(_event))))
    (_type (_internal ~BIT_VECTOR{7~downto~0}~12 0 7 (_array ~extSTD.STANDARD.BIT ((_downto (i 7)(i 0))))))
    (_port (_internal O ~BIT_VECTOR{7~downto~0}~12 0 7 (_entity (_out ))))
    (_type (_internal ~BIT_VECTOR{7~downto~0}~13 0 12 (_array ~extSTD.STANDARD.BIT ((_downto (i 7)(i 0))))))
    (_signal (_internal s0 ~BIT_VECTOR{7~downto~0}~13 0 12 (_architecture (_uni (_string \"00001001"\)))))
    (_signal (_internal s1 ~BIT_VECTOR{7~downto~0}~13 0 13 (_architecture (_uni (_string \"00000111"\)))))
    (_signal (_internal s2 ~BIT_VECTOR{7~downto~0}~13 0 14 (_architecture (_uni (_string \"00000001"\)))))
    (_signal (_internal s3 ~BIT_VECTOR{7~downto~0}~13 0 15 (_architecture (_uni (_string \"00000100"\)))))
    (_signal (_internal s4 ~BIT_VECTOR{7~downto~0}~13 0 16 (_architecture (_uni (_string \"00000010"\)))))
    (_signal (_internal s5 ~BIT_VECTOR{7~downto~0}~13 0 17 (_architecture (_uni (_string \"00000011"\)))))
    (_process
      (line__20(_architecture 0 0 20 (_process (_simple)(_target(2)(3)(4)(5)(6)(7))(_sensitivity(0))(_read(2)(3)(4)(5)(6)(7)))))
      (line__31(_architecture 1 0 31 (_assignment (_simple)(_alias((O)(s0)))(_target(1))(_sensitivity(2)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_model . student2 2 -1
  )
)
I 000049 55 1795          1555851108116 student2
(_unit VHDL (stud2 1 5 (student2 1 10 ))
  (_version v33)
  (_time 1555851108115 2019.04.21 15:51:48)
  (_source (\./src/student2.vhd\(\./src/stud2.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1555841628845)
    (_use )
  )
  (_object
    (_port (_internal clock ~extSTD.STANDARD.BIT 0 6 (_entity (_in )(_event))))
    (_type (_internal ~BIT_VECTOR{7~downto~0}~12 0 7 (_array ~extSTD.STANDARD.BIT ((_downto (i 7)(i 0))))))
    (_port (_internal O ~BIT_VECTOR{7~downto~0}~12 0 7 (_entity (_out ))))
    (_type (_internal ~BIT_VECTOR{7~downto~0}~13 1 12 (_array ~extSTD.STANDARD.BIT ((_downto (i 7)(i 0))))))
    (_signal (_internal s0 ~BIT_VECTOR{7~downto~0}~13 1 12 (_architecture (_uni (_string \"00001001"\)))))
    (_signal (_internal s1 ~BIT_VECTOR{7~downto~0}~13 1 13 (_architecture (_uni (_string \"00000111"\)))))
    (_signal (_internal s2 ~BIT_VECTOR{7~downto~0}~13 1 14 (_architecture (_uni (_string \"00000001"\)))))
    (_signal (_internal s3 ~BIT_VECTOR{7~downto~0}~13 1 15 (_architecture (_uni (_string \"00000100"\)))))
    (_signal (_internal s4 ~BIT_VECTOR{7~downto~0}~13 1 16 (_architecture (_uni (_string \"00000010"\)))))
    (_signal (_internal s5 ~BIT_VECTOR{7~downto~0}~13 1 17 (_architecture (_uni (_string \"00000011"\)))))
    (_process
      (line__20(_architecture 0 1 20 (_process (_simple)(_target(2)(3)(4)(5)(6)(7))(_sensitivity(0))(_read(2)(3)(4)(5)(6)(7)))))
      (line__31(_architecture 1 1 31 (_assignment (_simple)(_alias((O)(s0)))(_target(1))(_sensitivity(2)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_model . student2 2 -1
  )
)
I 000045 55 2081          1555851183107 stud
(_unit VHDL (stud1 0 5 (stud 0 10 ))
  (_version v33)
  (_time 1555851183107 2019.04.21 15:53:03)
  (_source (\./src/student1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1555851152580)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal O ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal s0 ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni (_string \"00001000"\)))))
    (_signal (_internal s1 ~std_logic_vector{7~downto~0}~13 0 13 (_architecture (_uni (_string \"00000110"\)))))
    (_signal (_internal s2 ~std_logic_vector{7~downto~0}~13 0 14 (_architecture (_uni (_string \"00000001"\)))))
    (_signal (_internal s3 ~std_logic_vector{7~downto~0}~13 0 15 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal s4 ~std_logic_vector{7~downto~0}~13 0 16 (_architecture (_uni (_string \"00000100"\)))))
    (_signal (_internal s5 ~std_logic_vector{7~downto~0}~13 0 17 (_architecture (_uni (_string \"00000101"\)))))
    (_process
      (line__20(_architecture 0 0 20 (_process (_simple)(_target(2)(3)(4)(5)(6)(7))(_sensitivity(0))(_read(2)(3)(4)(5)(6)(7)))))
      (line__31(_architecture 1 0 31 (_assignment (_simple)(_alias((O)(s0)))(_target(1))(_sensitivity(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . stud 2 -1
  )
)
I 000049 55 1795          1555851201958 student2
(_unit VHDL (stud2 1 5 (student2 1 10 ))
  (_version v33)
  (_time 1555851201957 2019.04.21 15:53:21)
  (_source (\./src/student2.vhd\(\./src/stud2.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1555841628845)
    (_use )
  )
  (_object
    (_port (_internal clock ~extSTD.STANDARD.BIT 0 6 (_entity (_in )(_event))))
    (_type (_internal ~BIT_VECTOR{7~downto~0}~12 0 7 (_array ~extSTD.STANDARD.BIT ((_downto (i 7)(i 0))))))
    (_port (_internal O ~BIT_VECTOR{7~downto~0}~12 0 7 (_entity (_out ))))
    (_type (_internal ~BIT_VECTOR{7~downto~0}~13 1 12 (_array ~extSTD.STANDARD.BIT ((_downto (i 7)(i 0))))))
    (_signal (_internal s0 ~BIT_VECTOR{7~downto~0}~13 1 12 (_architecture (_uni (_string \"00001001"\)))))
    (_signal (_internal s1 ~BIT_VECTOR{7~downto~0}~13 1 13 (_architecture (_uni (_string \"00000111"\)))))
    (_signal (_internal s2 ~BIT_VECTOR{7~downto~0}~13 1 14 (_architecture (_uni (_string \"00000001"\)))))
    (_signal (_internal s3 ~BIT_VECTOR{7~downto~0}~13 1 15 (_architecture (_uni (_string \"00000100"\)))))
    (_signal (_internal s4 ~BIT_VECTOR{7~downto~0}~13 1 16 (_architecture (_uni (_string \"00000010"\)))))
    (_signal (_internal s5 ~BIT_VECTOR{7~downto~0}~13 1 17 (_architecture (_uni (_string \"00000011"\)))))
    (_process
      (line__20(_architecture 0 1 20 (_process (_simple)(_target(2)(3)(4)(5)(6)(7))(_sensitivity(0))(_read(2)(3)(4)(5)(6)(7)))))
      (line__31(_architecture 1 1 31 (_assignment (_simple)(_alias((O)(s0)))(_target(1))(_sensitivity(2)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_model . student2 2 -1
  )
)
I 000045 55 2100          1555851232682 stud
(_unit VHDL (stud1 1 5 (stud 1 10 ))
  (_version v33)
  (_time 1555851232682 2019.04.21 15:53:52)
  (_source (\./src/student1.vhd\(\./src/stud1.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1555851152580)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal O ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 1 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal s0 ~std_logic_vector{7~downto~0}~13 1 12 (_architecture (_uni (_string \"00001000"\)))))
    (_signal (_internal s1 ~std_logic_vector{7~downto~0}~13 1 13 (_architecture (_uni (_string \"00000110"\)))))
    (_signal (_internal s2 ~std_logic_vector{7~downto~0}~13 1 14 (_architecture (_uni (_string \"00000001"\)))))
    (_signal (_internal s3 ~std_logic_vector{7~downto~0}~13 1 15 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal s4 ~std_logic_vector{7~downto~0}~13 1 16 (_architecture (_uni (_string \"00000100"\)))))
    (_signal (_internal s5 ~std_logic_vector{7~downto~0}~13 1 17 (_architecture (_uni (_string \"00000101"\)))))
    (_process
      (line__20(_architecture 0 1 20 (_process (_simple)(_target(2)(3)(4)(5)(6)(7))(_sensitivity(0))(_read(2)(3)(4)(5)(6)(7)))))
      (line__31(_architecture 1 1 31 (_assignment (_simple)(_alias((O)(s0)))(_target(1))(_sensitivity(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . stud 2 -1
  )
)
V 000049 55 1848          1555851398355 adder_8a
(_unit VHDL (adder_8 1 7 (adder_8a 1 14 ))
  (_version v33)
  (_time 1555851398354 2019.04.21 15:56:38)
  (_source (\./src/adders.vhd\(\./src/addere.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1555850522467)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal n1 ~std_logic_vector{7~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal n2 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal sum_8 ~std_logic_vector{8~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 1 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal sum ~std_logic_vector{8~downto~0}~13 1 16 (_architecture (_uni ))))
    (_process
      (line__20(_architecture 0 1 20 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__21(_architecture 1 1 21 (_assignment (_simple)(_alias((sum_8)(sum)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . adder_8a 2 -1
  )
)
V 000049 55 1835          1555851398464 adder_9a
(_unit VHDL (adder_9 0 32 (adder_9a 0 39 ))
  (_version v33)
  (_time 1555851398463 2019.04.21 15:56:38)
  (_source (\./src/addere.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1555850952341)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~124 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal n3 ~std_logic_vector{8~downto~0}~124 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~126 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal n4 ~std_logic_vector{8~downto~0}~126 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal sum_9 ~std_logic_vector{9~downto~0}~12 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal sum ~std_logic_vector{9~downto~0}~13 0 41 (_architecture (_uni ))))
    (_process
      (line__45(_architecture 0 0 45 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__46(_architecture 1 0 46 (_assignment (_simple)(_alias((sum_9)(sum)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . adder_9a 2 -1
  )
)
V 000050 55 1848          1555851398585 adder_10a
(_unit VHDL (adder_10 0 58 (adder_10a 0 65 ))
  (_version v33)
  (_time 1555851398584 2019.04.21 15:56:38)
  (_source (\./src/addere.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1555850952496)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~128 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal n5 ~std_logic_vector{9~downto~0}~128 0 59 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1210 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal n6 ~std_logic_vector{9~downto~0}~1210 0 60 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~12 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_port (_internal sum_10 ~std_logic_vector{10~downto~0}~12 0 62 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal sum ~std_logic_vector{10~downto~0}~13 0 67 (_architecture (_uni ))))
    (_process
      (line__71(_architecture 0 0 71 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__72(_architecture 1 0 72 (_assignment (_simple)(_alias((sum_10)(sum)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . adder_10a 2 -1
  )
)
V 000050 55 1856          1555851398714 adder_11a
(_unit VHDL (adder_11 0 83 (adder_11a 0 90 ))
  (_version v33)
  (_time 1555851398713 2019.04.21 15:56:38)
  (_source (\./src/addere.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1555850952643)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{10~downto~0}~1212 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_port (_internal n7 ~std_logic_vector{10~downto~0}~1212 0 84 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~1214 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_port (_internal n8 ~std_logic_vector{10~downto~0}~1214 0 85 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal sum_11 ~std_logic_vector{11~downto~0}~12 0 87 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal sum ~std_logic_vector{11~downto~0}~13 0 92 (_architecture (_uni ))))
    (_process
      (line__96(_architecture 0 0 96 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__97(_architecture 1 0 97 (_assignment (_simple)(_alias((sum_11)(sum)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . adder_11a 2 -1
  )
)
I 000045 55 10054         1555852616297 suma
(_unit VHDL (sum 0 8 (suma 0 14 ))
  (_version v33)
  (_time 1555852616296 2019.04.21 16:16:56)
  (_source (\./src/sum.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1555852616271)
    (_use )
  )
  (_component
    (adder_8
      (_object
        (_port (_internal n1 ~std_logic_vector{7~downto~0}~13 0 17 (_entity (_in ))))
        (_port (_internal n2 ~std_logic_vector{7~downto~0}~132 0 18 (_entity (_in ))))
        (_port (_internal sum_8 ~std_logic_vector{8~downto~0}~13 0 20 (_entity (_out ))))
      )
    )
    (adder_9
      (_object
        (_port (_internal n1 ~std_logic_vector{8~downto~0}~134 0 24 (_entity (_in ))))
        (_port (_internal n2 ~std_logic_vector{8~downto~0}~136 0 25 (_entity (_in ))))
        (_port (_internal sum_9 ~std_logic_vector{9~downto~0}~13 0 27 (_entity (_out ))))
      )
    )
    (adder_10
      (_object
        (_port (_internal n1 ~std_logic_vector{9~downto~0}~138 0 31 (_entity (_in ))))
        (_port (_internal n2 ~std_logic_vector{9~downto~0}~1310 0 32 (_entity (_in ))))
        (_port (_internal sum_10 ~std_logic_vector{10~downto~0}~13 0 34 (_entity (_out ))))
      )
    )
    (adder_11
      (_object
        (_port (_internal n1 ~std_logic_vector{10~downto~0}~1312 0 38 (_entity (_in ))))
        (_port (_internal n2 ~std_logic_vector{10~downto~0}~1314 0 39 (_entity (_in ))))
        (_port (_internal sum_11 ~std_logic_vector{11~downto~0}~13 0 41 (_entity (_out ))))
      )
    )
  )
  (_instantiation lab0 0 100 (_component adder_8 )
    (_port
      ((n1)(s0))
      ((n2)(s1))
      ((sum_8)(t0))
    )
    (_use (_entity . adder_8)
    )
  )
  (_instantiation lab1 0 101 (_component adder_8 )
    (_port
      ((n1)(s2))
      ((n2)(s3))
      ((sum_8)(t1))
    )
    (_use (_entity . adder_8)
    )
  )
  (_instantiation lab2 0 102 (_component adder_8 )
    (_port
      ((n1)(s4))
      ((n2)(s5))
      ((sum_8)(t2))
    )
    (_use (_entity . adder_8)
    )
  )
  (_instantiation lab3 0 103 (_component adder_8 )
    (_port
      ((n1)(s6))
      ((n2)(s7))
      ((sum_8)(t3))
    )
    (_use (_entity . adder_8)
    )
  )
  (_instantiation lab4 0 104 (_component adder_8 )
    (_port
      ((n1)(s8))
      ((n2)(s9))
      ((sum_8)(t4))
    )
    (_use (_entity . adder_8)
    )
  )
  (_instantiation lab5 0 105 (_component adder_8 )
    (_port
      ((n1)(s10))
      ((n2)(s11))
      ((sum_8)(t5))
    )
    (_use (_entity . adder_8)
    )
  )
  (_instantiation lab6 0 106 (_component adder_8 )
    (_port
      ((n1)(s12))
      ((n2)(s13))
      ((sum_8)(t6))
    )
    (_use (_entity . adder_8)
    )
  )
  (_instantiation lab7 0 107 (_component adder_8 )
    (_port
      ((n1)(s14))
      ((n2)(s15))
      ((sum_8)(t7))
    )
    (_use (_entity . adder_8)
    )
  )
  (_instantiation lab8 0 109 (_component adder_9 )
    (_port
      ((n1)(t0))
      ((n2)(t1))
      ((sum_9)(p0))
    )
  )
  (_instantiation lab9 0 110 (_component adder_9 )
    (_port
      ((n1)(t2))
      ((n2)(t3))
      ((sum_9)(p1))
    )
  )
  (_instantiation lab10 0 111 (_component adder_9 )
    (_port
      ((n1)(t4))
      ((n2)(t5))
      ((sum_9)(p2))
    )
  )
  (_instantiation lab11 0 112 (_component adder_9 )
    (_port
      ((n1)(t6))
      ((n2)(t7))
      ((sum_9)(p3))
    )
  )
  (_instantiation lab12 0 114 (_component adder_10 )
    (_port
      ((n1)(p0))
      ((n2)(p1))
      ((sum_10)(r0))
    )
  )
  (_instantiation lab13 0 115 (_component adder_10 )
    (_port
      ((n1)(p2))
      ((n2)(p3))
      ((sum_10)(r1))
    )
  )
  (_instantiation lab14 0 117 (_component adder_11 )
    (_port
      ((n1)(r0))
      ((n2)(r1))
      ((sum_11)(S))
    )
  )
  (_object
    (_port (_internal clock ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal number ~std_logic_vector{7~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S ~std_logic_vector{11~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~132 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~136 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~138 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1310 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~1312 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~1314 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal s0 ~std_logic_vector{7~downto~0}~1316 0 44 (_architecture (_uni ))))
    (_signal (_internal s1 ~std_logic_vector{7~downto~0}~1316 0 45 (_architecture (_uni ))))
    (_signal (_internal s2 ~std_logic_vector{7~downto~0}~1316 0 46 (_architecture (_uni ))))
    (_signal (_internal s3 ~std_logic_vector{7~downto~0}~1316 0 47 (_architecture (_uni ))))
    (_signal (_internal s4 ~std_logic_vector{7~downto~0}~1316 0 48 (_architecture (_uni ))))
    (_signal (_internal s5 ~std_logic_vector{7~downto~0}~1316 0 49 (_architecture (_uni ))))
    (_signal (_internal s6 ~std_logic_vector{7~downto~0}~1316 0 50 (_architecture (_uni ))))
    (_signal (_internal s7 ~std_logic_vector{7~downto~0}~1316 0 51 (_architecture (_uni ))))
    (_signal (_internal s8 ~std_logic_vector{7~downto~0}~1316 0 52 (_architecture (_uni ))))
    (_signal (_internal s9 ~std_logic_vector{7~downto~0}~1316 0 53 (_architecture (_uni ))))
    (_signal (_internal s10 ~std_logic_vector{7~downto~0}~1316 0 54 (_architecture (_uni ))))
    (_signal (_internal s11 ~std_logic_vector{7~downto~0}~1316 0 55 (_architecture (_uni ))))
    (_signal (_internal s12 ~std_logic_vector{7~downto~0}~1316 0 56 (_architecture (_uni ))))
    (_signal (_internal s13 ~std_logic_vector{7~downto~0}~1316 0 57 (_architecture (_uni ))))
    (_signal (_internal s14 ~std_logic_vector{7~downto~0}~1316 0 58 (_architecture (_uni ))))
    (_signal (_internal s15 ~std_logic_vector{7~downto~0}~1316 0 59 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1318 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal t0 ~std_logic_vector{8~downto~0}~1318 0 61 (_architecture (_uni ))))
    (_signal (_internal t1 ~std_logic_vector{8~downto~0}~1318 0 62 (_architecture (_uni ))))
    (_signal (_internal t2 ~std_logic_vector{8~downto~0}~1318 0 63 (_architecture (_uni ))))
    (_signal (_internal t3 ~std_logic_vector{8~downto~0}~1318 0 64 (_architecture (_uni ))))
    (_signal (_internal t4 ~std_logic_vector{8~downto~0}~1318 0 65 (_architecture (_uni ))))
    (_signal (_internal t5 ~std_logic_vector{8~downto~0}~1318 0 66 (_architecture (_uni ))))
    (_signal (_internal t6 ~std_logic_vector{8~downto~0}~1318 0 67 (_architecture (_uni ))))
    (_signal (_internal t7 ~std_logic_vector{8~downto~0}~1318 0 68 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1320 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal p0 ~std_logic_vector{9~downto~0}~1320 0 70 (_architecture (_uni ))))
    (_signal (_internal p1 ~std_logic_vector{9~downto~0}~1320 0 71 (_architecture (_uni ))))
    (_signal (_internal p2 ~std_logic_vector{9~downto~0}~1320 0 72 (_architecture (_uni ))))
    (_signal (_internal p3 ~std_logic_vector{9~downto~0}~1320 0 73 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~1322 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal r0 ~std_logic_vector{10~downto~0}~1322 0 75 (_architecture (_uni ))))
    (_signal (_internal r1 ~std_logic_vector{10~downto~0}~1322 0 76 (_architecture (_uni ))))
    (_process
      (line__80(_architecture 0 0 80 (_process (_simple)(_target(3)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18))(_sensitivity(0))(_read(3)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . suma 1 -1
  )
)
I 000045 55 10054         1555852649256 suma
(_unit VHDL (sum 0 8 (suma 0 14 ))
  (_version v33)
  (_time 1555852649255 2019.04.21 16:17:29)
  (_source (\./src/sum.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1555852616271)
    (_use )
  )
  (_component
    (adder_8
      (_object
        (_port (_internal n1 ~std_logic_vector{7~downto~0}~13 0 17 (_entity (_in ))))
        (_port (_internal n2 ~std_logic_vector{7~downto~0}~132 0 18 (_entity (_in ))))
        (_port (_internal sum_8 ~std_logic_vector{8~downto~0}~13 0 20 (_entity (_out ))))
      )
    )
    (adder_9
      (_object
        (_port (_internal n1 ~std_logic_vector{8~downto~0}~134 0 24 (_entity (_in ))))
        (_port (_internal n2 ~std_logic_vector{8~downto~0}~136 0 25 (_entity (_in ))))
        (_port (_internal sum_9 ~std_logic_vector{9~downto~0}~13 0 27 (_entity (_out ))))
      )
    )
    (adder_10
      (_object
        (_port (_internal n1 ~std_logic_vector{9~downto~0}~138 0 31 (_entity (_in ))))
        (_port (_internal n2 ~std_logic_vector{9~downto~0}~1310 0 32 (_entity (_in ))))
        (_port (_internal sum_10 ~std_logic_vector{10~downto~0}~13 0 34 (_entity (_out ))))
      )
    )
    (adder_11
      (_object
        (_port (_internal n1 ~std_logic_vector{10~downto~0}~1312 0 38 (_entity (_in ))))
        (_port (_internal n2 ~std_logic_vector{10~downto~0}~1314 0 39 (_entity (_in ))))
        (_port (_internal sum_11 ~std_logic_vector{11~downto~0}~13 0 41 (_entity (_out ))))
      )
    )
  )
  (_instantiation lab0 0 100 (_component adder_8 )
    (_port
      ((n1)(s0))
      ((n2)(s1))
      ((sum_8)(t0))
    )
    (_use (_entity . adder_8)
    )
  )
  (_instantiation lab1 0 101 (_component adder_8 )
    (_port
      ((n1)(s2))
      ((n2)(s3))
      ((sum_8)(t1))
    )
    (_use (_entity . adder_8)
    )
  )
  (_instantiation lab2 0 102 (_component adder_8 )
    (_port
      ((n1)(s4))
      ((n2)(s5))
      ((sum_8)(t2))
    )
    (_use (_entity . adder_8)
    )
  )
  (_instantiation lab3 0 103 (_component adder_8 )
    (_port
      ((n1)(s6))
      ((n2)(s7))
      ((sum_8)(t3))
    )
    (_use (_entity . adder_8)
    )
  )
  (_instantiation lab4 0 104 (_component adder_8 )
    (_port
      ((n1)(s8))
      ((n2)(s9))
      ((sum_8)(t4))
    )
    (_use (_entity . adder_8)
    )
  )
  (_instantiation lab5 0 105 (_component adder_8 )
    (_port
      ((n1)(s10))
      ((n2)(s11))
      ((sum_8)(t5))
    )
    (_use (_entity . adder_8)
    )
  )
  (_instantiation lab6 0 106 (_component adder_8 )
    (_port
      ((n1)(s12))
      ((n2)(s13))
      ((sum_8)(t6))
    )
    (_use (_entity . adder_8)
    )
  )
  (_instantiation lab7 0 107 (_component adder_8 )
    (_port
      ((n1)(s14))
      ((n2)(s15))
      ((sum_8)(t7))
    )
    (_use (_entity . adder_8)
    )
  )
  (_instantiation lab8 0 109 (_component adder_9 )
    (_port
      ((n1)(t0))
      ((n2)(t1))
      ((sum_9)(p0))
    )
  )
  (_instantiation lab9 0 110 (_component adder_9 )
    (_port
      ((n1)(t2))
      ((n2)(t3))
      ((sum_9)(p1))
    )
  )
  (_instantiation lab10 0 111 (_component adder_9 )
    (_port
      ((n1)(t4))
      ((n2)(t5))
      ((sum_9)(p2))
    )
  )
  (_instantiation lab11 0 112 (_component adder_9 )
    (_port
      ((n1)(t6))
      ((n2)(t7))
      ((sum_9)(p3))
    )
  )
  (_instantiation lab12 0 114 (_component adder_10 )
    (_port
      ((n1)(p0))
      ((n2)(p1))
      ((sum_10)(r0))
    )
  )
  (_instantiation lab13 0 115 (_component adder_10 )
    (_port
      ((n1)(p2))
      ((n2)(p3))
      ((sum_10)(r1))
    )
  )
  (_instantiation lab14 0 117 (_component adder_11 )
    (_port
      ((n1)(r0))
      ((n2)(r1))
      ((sum_11)(S))
    )
  )
  (_object
    (_port (_internal clock ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal number ~std_logic_vector{7~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S ~std_logic_vector{11~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~132 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~136 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~138 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1310 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~1312 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~1314 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal s0 ~std_logic_vector{7~downto~0}~1316 0 44 (_architecture (_uni ))))
    (_signal (_internal s1 ~std_logic_vector{7~downto~0}~1316 0 45 (_architecture (_uni ))))
    (_signal (_internal s2 ~std_logic_vector{7~downto~0}~1316 0 46 (_architecture (_uni ))))
    (_signal (_internal s3 ~std_logic_vector{7~downto~0}~1316 0 47 (_architecture (_uni ))))
    (_signal (_internal s4 ~std_logic_vector{7~downto~0}~1316 0 48 (_architecture (_uni ))))
    (_signal (_internal s5 ~std_logic_vector{7~downto~0}~1316 0 49 (_architecture (_uni ))))
    (_signal (_internal s6 ~std_logic_vector{7~downto~0}~1316 0 50 (_architecture (_uni ))))
    (_signal (_internal s7 ~std_logic_vector{7~downto~0}~1316 0 51 (_architecture (_uni ))))
    (_signal (_internal s8 ~std_logic_vector{7~downto~0}~1316 0 52 (_architecture (_uni ))))
    (_signal (_internal s9 ~std_logic_vector{7~downto~0}~1316 0 53 (_architecture (_uni ))))
    (_signal (_internal s10 ~std_logic_vector{7~downto~0}~1316 0 54 (_architecture (_uni ))))
    (_signal (_internal s11 ~std_logic_vector{7~downto~0}~1316 0 55 (_architecture (_uni ))))
    (_signal (_internal s12 ~std_logic_vector{7~downto~0}~1316 0 56 (_architecture (_uni ))))
    (_signal (_internal s13 ~std_logic_vector{7~downto~0}~1316 0 57 (_architecture (_uni ))))
    (_signal (_internal s14 ~std_logic_vector{7~downto~0}~1316 0 58 (_architecture (_uni ))))
    (_signal (_internal s15 ~std_logic_vector{7~downto~0}~1316 0 59 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1318 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal t0 ~std_logic_vector{8~downto~0}~1318 0 61 (_architecture (_uni ))))
    (_signal (_internal t1 ~std_logic_vector{8~downto~0}~1318 0 62 (_architecture (_uni ))))
    (_signal (_internal t2 ~std_logic_vector{8~downto~0}~1318 0 63 (_architecture (_uni ))))
    (_signal (_internal t3 ~std_logic_vector{8~downto~0}~1318 0 64 (_architecture (_uni ))))
    (_signal (_internal t4 ~std_logic_vector{8~downto~0}~1318 0 65 (_architecture (_uni ))))
    (_signal (_internal t5 ~std_logic_vector{8~downto~0}~1318 0 66 (_architecture (_uni ))))
    (_signal (_internal t6 ~std_logic_vector{8~downto~0}~1318 0 67 (_architecture (_uni ))))
    (_signal (_internal t7 ~std_logic_vector{8~downto~0}~1318 0 68 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1320 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal p0 ~std_logic_vector{9~downto~0}~1320 0 70 (_architecture (_uni ))))
    (_signal (_internal p1 ~std_logic_vector{9~downto~0}~1320 0 71 (_architecture (_uni ))))
    (_signal (_internal p2 ~std_logic_vector{9~downto~0}~1320 0 72 (_architecture (_uni ))))
    (_signal (_internal p3 ~std_logic_vector{9~downto~0}~1320 0 73 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~1322 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal r0 ~std_logic_vector{10~downto~0}~1322 0 75 (_architecture (_uni ))))
    (_signal (_internal r1 ~std_logic_vector{10~downto~0}~1322 0 76 (_architecture (_uni ))))
    (_process
      (line__80(_architecture 0 0 80 (_process (_simple)(_target(3)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18))(_sensitivity(0))(_read(3)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . suma 1 -1
  )
)
I 000045 55 10054         1555852674778 suma
(_unit VHDL (sum 0 8 (suma 0 15 ))
  (_version v33)
  (_time 1555852674777 2019.04.21 16:17:54)
  (_source (\./src/sum.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1555852616271)
    (_use )
  )
  (_component
    (adder_8
      (_object
        (_port (_internal n1 ~std_logic_vector{7~downto~0}~13 0 18 (_entity (_in ))))
        (_port (_internal n2 ~std_logic_vector{7~downto~0}~132 0 19 (_entity (_in ))))
        (_port (_internal sum_8 ~std_logic_vector{8~downto~0}~13 0 21 (_entity (_out ))))
      )
    )
    (adder_9
      (_object
        (_port (_internal n1 ~std_logic_vector{8~downto~0}~134 0 25 (_entity (_in ))))
        (_port (_internal n2 ~std_logic_vector{8~downto~0}~136 0 26 (_entity (_in ))))
        (_port (_internal sum_9 ~std_logic_vector{9~downto~0}~13 0 28 (_entity (_out ))))
      )
    )
    (adder_10
      (_object
        (_port (_internal n1 ~std_logic_vector{9~downto~0}~138 0 32 (_entity (_in ))))
        (_port (_internal n2 ~std_logic_vector{9~downto~0}~1310 0 33 (_entity (_in ))))
        (_port (_internal sum_10 ~std_logic_vector{10~downto~0}~13 0 35 (_entity (_out ))))
      )
    )
    (adder_11
      (_object
        (_port (_internal n1 ~std_logic_vector{10~downto~0}~1312 0 39 (_entity (_in ))))
        (_port (_internal n2 ~std_logic_vector{10~downto~0}~1314 0 40 (_entity (_in ))))
        (_port (_internal sum_11 ~std_logic_vector{11~downto~0}~13 0 42 (_entity (_out ))))
      )
    )
  )
  (_instantiation lab0 0 101 (_component adder_8 )
    (_port
      ((n1)(s0))
      ((n2)(s1))
      ((sum_8)(t0))
    )
    (_use (_entity . adder_8)
    )
  )
  (_instantiation lab1 0 102 (_component adder_8 )
    (_port
      ((n1)(s2))
      ((n2)(s3))
      ((sum_8)(t1))
    )
    (_use (_entity . adder_8)
    )
  )
  (_instantiation lab2 0 103 (_component adder_8 )
    (_port
      ((n1)(s4))
      ((n2)(s5))
      ((sum_8)(t2))
    )
    (_use (_entity . adder_8)
    )
  )
  (_instantiation lab3 0 104 (_component adder_8 )
    (_port
      ((n1)(s6))
      ((n2)(s7))
      ((sum_8)(t3))
    )
    (_use (_entity . adder_8)
    )
  )
  (_instantiation lab4 0 105 (_component adder_8 )
    (_port
      ((n1)(s8))
      ((n2)(s9))
      ((sum_8)(t4))
    )
    (_use (_entity . adder_8)
    )
  )
  (_instantiation lab5 0 106 (_component adder_8 )
    (_port
      ((n1)(s10))
      ((n2)(s11))
      ((sum_8)(t5))
    )
    (_use (_entity . adder_8)
    )
  )
  (_instantiation lab6 0 107 (_component adder_8 )
    (_port
      ((n1)(s12))
      ((n2)(s13))
      ((sum_8)(t6))
    )
    (_use (_entity . adder_8)
    )
  )
  (_instantiation lab7 0 108 (_component adder_8 )
    (_port
      ((n1)(s14))
      ((n2)(s15))
      ((sum_8)(t7))
    )
    (_use (_entity . adder_8)
    )
  )
  (_instantiation lab8 0 110 (_component adder_9 )
    (_port
      ((n1)(t0))
      ((n2)(t1))
      ((sum_9)(p0))
    )
  )
  (_instantiation lab9 0 111 (_component adder_9 )
    (_port
      ((n1)(t2))
      ((n2)(t3))
      ((sum_9)(p1))
    )
  )
  (_instantiation lab10 0 112 (_component adder_9 )
    (_port
      ((n1)(t4))
      ((n2)(t5))
      ((sum_9)(p2))
    )
  )
  (_instantiation lab11 0 113 (_component adder_9 )
    (_port
      ((n1)(t6))
      ((n2)(t7))
      ((sum_9)(p3))
    )
  )
  (_instantiation lab12 0 115 (_component adder_10 )
    (_port
      ((n1)(p0))
      ((n2)(p1))
      ((sum_10)(r0))
    )
  )
  (_instantiation lab13 0 116 (_component adder_10 )
    (_port
      ((n1)(p2))
      ((n2)(p3))
      ((sum_10)(r1))
    )
  )
  (_instantiation lab14 0 118 (_component adder_11 )
    (_port
      ((n1)(r0))
      ((n2)(r1))
      ((sum_11)(S))
    )
  )
  (_object
    (_port (_internal clock ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal number ~std_logic_vector{7~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S ~std_logic_vector{11~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~132 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~134 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~136 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~138 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1310 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~1312 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~1314 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal s0 ~std_logic_vector{7~downto~0}~1316 0 45 (_architecture (_uni ))))
    (_signal (_internal s1 ~std_logic_vector{7~downto~0}~1316 0 46 (_architecture (_uni ))))
    (_signal (_internal s2 ~std_logic_vector{7~downto~0}~1316 0 47 (_architecture (_uni ))))
    (_signal (_internal s3 ~std_logic_vector{7~downto~0}~1316 0 48 (_architecture (_uni ))))
    (_signal (_internal s4 ~std_logic_vector{7~downto~0}~1316 0 49 (_architecture (_uni ))))
    (_signal (_internal s5 ~std_logic_vector{7~downto~0}~1316 0 50 (_architecture (_uni ))))
    (_signal (_internal s6 ~std_logic_vector{7~downto~0}~1316 0 51 (_architecture (_uni ))))
    (_signal (_internal s7 ~std_logic_vector{7~downto~0}~1316 0 52 (_architecture (_uni ))))
    (_signal (_internal s8 ~std_logic_vector{7~downto~0}~1316 0 53 (_architecture (_uni ))))
    (_signal (_internal s9 ~std_logic_vector{7~downto~0}~1316 0 54 (_architecture (_uni ))))
    (_signal (_internal s10 ~std_logic_vector{7~downto~0}~1316 0 55 (_architecture (_uni ))))
    (_signal (_internal s11 ~std_logic_vector{7~downto~0}~1316 0 56 (_architecture (_uni ))))
    (_signal (_internal s12 ~std_logic_vector{7~downto~0}~1316 0 57 (_architecture (_uni ))))
    (_signal (_internal s13 ~std_logic_vector{7~downto~0}~1316 0 58 (_architecture (_uni ))))
    (_signal (_internal s14 ~std_logic_vector{7~downto~0}~1316 0 59 (_architecture (_uni ))))
    (_signal (_internal s15 ~std_logic_vector{7~downto~0}~1316 0 60 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1318 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal t0 ~std_logic_vector{8~downto~0}~1318 0 62 (_architecture (_uni ))))
    (_signal (_internal t1 ~std_logic_vector{8~downto~0}~1318 0 63 (_architecture (_uni ))))
    (_signal (_internal t2 ~std_logic_vector{8~downto~0}~1318 0 64 (_architecture (_uni ))))
    (_signal (_internal t3 ~std_logic_vector{8~downto~0}~1318 0 65 (_architecture (_uni ))))
    (_signal (_internal t4 ~std_logic_vector{8~downto~0}~1318 0 66 (_architecture (_uni ))))
    (_signal (_internal t5 ~std_logic_vector{8~downto~0}~1318 0 67 (_architecture (_uni ))))
    (_signal (_internal t6 ~std_logic_vector{8~downto~0}~1318 0 68 (_architecture (_uni ))))
    (_signal (_internal t7 ~std_logic_vector{8~downto~0}~1318 0 69 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1320 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal p0 ~std_logic_vector{9~downto~0}~1320 0 71 (_architecture (_uni ))))
    (_signal (_internal p1 ~std_logic_vector{9~downto~0}~1320 0 72 (_architecture (_uni ))))
    (_signal (_internal p2 ~std_logic_vector{9~downto~0}~1320 0 73 (_architecture (_uni ))))
    (_signal (_internal p3 ~std_logic_vector{9~downto~0}~1320 0 74 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~1322 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal r0 ~std_logic_vector{10~downto~0}~1322 0 76 (_architecture (_uni ))))
    (_signal (_internal r1 ~std_logic_vector{10~downto~0}~1322 0 77 (_architecture (_uni ))))
    (_process
      (line__81(_architecture 0 0 81 (_process (_simple)(_target(3)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18))(_sensitivity(0))(_read(3)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . suma 1 -1
  )
)
V 000045 55 10323         1555852902220 suma
(_unit VHDL (sum 0 8 (suma 0 15 ))
  (_version v33)
  (_time 1555852902220 2019.04.21 16:21:42)
  (_source (\./src/sum.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1555852616271)
    (_use )
  )
  (_component
    (adder_8
      (_object
        (_port (_internal n1 ~std_logic_vector{7~downto~0}~13 0 18 (_entity (_in ))))
        (_port (_internal n2 ~std_logic_vector{7~downto~0}~132 0 19 (_entity (_in ))))
        (_port (_internal sum_8 ~std_logic_vector{8~downto~0}~13 0 21 (_entity (_out ))))
      )
    )
    (adder_9
      (_object
        (_port (_internal n3 ~std_logic_vector{8~downto~0}~134 0 25 (_entity (_in ))))
        (_port (_internal n4 ~std_logic_vector{8~downto~0}~136 0 26 (_entity (_in ))))
        (_port (_internal sum_9 ~std_logic_vector{9~downto~0}~13 0 28 (_entity (_out ))))
      )
    )
    (adder_10
      (_object
        (_port (_internal n5 ~std_logic_vector{9~downto~0}~138 0 32 (_entity (_in ))))
        (_port (_internal n6 ~std_logic_vector{9~downto~0}~1310 0 33 (_entity (_in ))))
        (_port (_internal sum_10 ~std_logic_vector{10~downto~0}~13 0 35 (_entity (_out ))))
      )
    )
    (adder_11
      (_object
        (_port (_internal n7 ~std_logic_vector{10~downto~0}~1312 0 39 (_entity (_in ))))
        (_port (_internal n8 ~std_logic_vector{10~downto~0}~1314 0 40 (_entity (_in ))))
        (_port (_internal sum_11 ~std_logic_vector{11~downto~0}~13 0 42 (_entity (_out ))))
      )
    )
  )
  (_instantiation lab0 0 101 (_component adder_8 )
    (_port
      ((n1)(s0))
      ((n2)(s1))
      ((sum_8)(t0))
    )
    (_use (_entity . adder_8)
    )
  )
  (_instantiation lab1 0 102 (_component adder_8 )
    (_port
      ((n1)(s2))
      ((n2)(s3))
      ((sum_8)(t1))
    )
    (_use (_entity . adder_8)
    )
  )
  (_instantiation lab2 0 103 (_component adder_8 )
    (_port
      ((n1)(s4))
      ((n2)(s5))
      ((sum_8)(t2))
    )
    (_use (_entity . adder_8)
    )
  )
  (_instantiation lab3 0 104 (_component adder_8 )
    (_port
      ((n1)(s6))
      ((n2)(s7))
      ((sum_8)(t3))
    )
    (_use (_entity . adder_8)
    )
  )
  (_instantiation lab4 0 105 (_component adder_8 )
    (_port
      ((n1)(s8))
      ((n2)(s9))
      ((sum_8)(t4))
    )
    (_use (_entity . adder_8)
    )
  )
  (_instantiation lab5 0 106 (_component adder_8 )
    (_port
      ((n1)(s10))
      ((n2)(s11))
      ((sum_8)(t5))
    )
    (_use (_entity . adder_8)
    )
  )
  (_instantiation lab6 0 107 (_component adder_8 )
    (_port
      ((n1)(s12))
      ((n2)(s13))
      ((sum_8)(t6))
    )
    (_use (_entity . adder_8)
    )
  )
  (_instantiation lab7 0 108 (_component adder_8 )
    (_port
      ((n1)(s14))
      ((n2)(s15))
      ((sum_8)(t7))
    )
    (_use (_entity . adder_8)
    )
  )
  (_instantiation lab8 0 110 (_component adder_9 )
    (_port
      ((n3)(t0))
      ((n4)(t1))
      ((sum_9)(p0))
    )
    (_use (_entity . adder_9)
    )
  )
  (_instantiation lab9 0 111 (_component adder_9 )
    (_port
      ((n3)(t2))
      ((n4)(t3))
      ((sum_9)(p1))
    )
    (_use (_entity . adder_9)
    )
  )
  (_instantiation lab10 0 112 (_component adder_9 )
    (_port
      ((n3)(t4))
      ((n4)(t5))
      ((sum_9)(p2))
    )
    (_use (_entity . adder_9)
    )
  )
  (_instantiation lab11 0 113 (_component adder_9 )
    (_port
      ((n3)(t6))
      ((n4)(t7))
      ((sum_9)(p3))
    )
    (_use (_entity . adder_9)
    )
  )
  (_instantiation lab12 0 115 (_component adder_10 )
    (_port
      ((n5)(p0))
      ((n6)(p1))
      ((sum_10)(r0))
    )
    (_use (_entity . adder_10)
    )
  )
  (_instantiation lab13 0 116 (_component adder_10 )
    (_port
      ((n5)(p2))
      ((n6)(p3))
      ((sum_10)(r1))
    )
    (_use (_entity . adder_10)
    )
  )
  (_instantiation lab14 0 118 (_component adder_11 )
    (_port
      ((n7)(r0))
      ((n8)(r1))
      ((sum_11)(S))
    )
    (_use (_entity . adder_11)
    )
  )
  (_object
    (_port (_internal clock ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal number ~std_logic_vector{7~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S ~std_logic_vector{11~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~132 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~134 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~136 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~138 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1310 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~1312 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~1314 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal s0 ~std_logic_vector{7~downto~0}~1316 0 45 (_architecture (_uni ))))
    (_signal (_internal s1 ~std_logic_vector{7~downto~0}~1316 0 46 (_architecture (_uni ))))
    (_signal (_internal s2 ~std_logic_vector{7~downto~0}~1316 0 47 (_architecture (_uni ))))
    (_signal (_internal s3 ~std_logic_vector{7~downto~0}~1316 0 48 (_architecture (_uni ))))
    (_signal (_internal s4 ~std_logic_vector{7~downto~0}~1316 0 49 (_architecture (_uni ))))
    (_signal (_internal s5 ~std_logic_vector{7~downto~0}~1316 0 50 (_architecture (_uni ))))
    (_signal (_internal s6 ~std_logic_vector{7~downto~0}~1316 0 51 (_architecture (_uni ))))
    (_signal (_internal s7 ~std_logic_vector{7~downto~0}~1316 0 52 (_architecture (_uni ))))
    (_signal (_internal s8 ~std_logic_vector{7~downto~0}~1316 0 53 (_architecture (_uni ))))
    (_signal (_internal s9 ~std_logic_vector{7~downto~0}~1316 0 54 (_architecture (_uni ))))
    (_signal (_internal s10 ~std_logic_vector{7~downto~0}~1316 0 55 (_architecture (_uni ))))
    (_signal (_internal s11 ~std_logic_vector{7~downto~0}~1316 0 56 (_architecture (_uni ))))
    (_signal (_internal s12 ~std_logic_vector{7~downto~0}~1316 0 57 (_architecture (_uni ))))
    (_signal (_internal s13 ~std_logic_vector{7~downto~0}~1316 0 58 (_architecture (_uni ))))
    (_signal (_internal s14 ~std_logic_vector{7~downto~0}~1316 0 59 (_architecture (_uni ))))
    (_signal (_internal s15 ~std_logic_vector{7~downto~0}~1316 0 60 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1318 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal t0 ~std_logic_vector{8~downto~0}~1318 0 62 (_architecture (_uni ))))
    (_signal (_internal t1 ~std_logic_vector{8~downto~0}~1318 0 63 (_architecture (_uni ))))
    (_signal (_internal t2 ~std_logic_vector{8~downto~0}~1318 0 64 (_architecture (_uni ))))
    (_signal (_internal t3 ~std_logic_vector{8~downto~0}~1318 0 65 (_architecture (_uni ))))
    (_signal (_internal t4 ~std_logic_vector{8~downto~0}~1318 0 66 (_architecture (_uni ))))
    (_signal (_internal t5 ~std_logic_vector{8~downto~0}~1318 0 67 (_architecture (_uni ))))
    (_signal (_internal t6 ~std_logic_vector{8~downto~0}~1318 0 68 (_architecture (_uni ))))
    (_signal (_internal t7 ~std_logic_vector{8~downto~0}~1318 0 69 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1320 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal p0 ~std_logic_vector{9~downto~0}~1320 0 71 (_architecture (_uni ))))
    (_signal (_internal p1 ~std_logic_vector{9~downto~0}~1320 0 72 (_architecture (_uni ))))
    (_signal (_internal p2 ~std_logic_vector{9~downto~0}~1320 0 73 (_architecture (_uni ))))
    (_signal (_internal p3 ~std_logic_vector{9~downto~0}~1320 0 74 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~1322 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal r0 ~std_logic_vector{10~downto~0}~1322 0 76 (_architecture (_uni ))))
    (_signal (_internal r1 ~std_logic_vector{10~downto~0}~1322 0 77 (_architecture (_uni ))))
    (_process
      (line__81(_architecture 0 0 81 (_process (_simple)(_target(3)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18))(_sensitivity(0))(_read(3)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . suma 1 -1
  )
)
I 000044 55 10321         1555853483281 sum
(_unit VHDL (sum 0 8 (sum 0 15 ))
  (_version v33)
  (_time 1555853483280 2019.04.21 16:31:23)
  (_source (\./src/sum.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1555852616271)
    (_use )
  )
  (_component
    (adder_8
      (_object
        (_port (_internal n1 ~std_logic_vector{7~downto~0}~13 0 18 (_entity (_in ))))
        (_port (_internal n2 ~std_logic_vector{7~downto~0}~132 0 19 (_entity (_in ))))
        (_port (_internal sum_8 ~std_logic_vector{8~downto~0}~13 0 21 (_entity (_out ))))
      )
    )
    (adder_9
      (_object
        (_port (_internal n3 ~std_logic_vector{8~downto~0}~134 0 25 (_entity (_in ))))
        (_port (_internal n4 ~std_logic_vector{8~downto~0}~136 0 26 (_entity (_in ))))
        (_port (_internal sum_9 ~std_logic_vector{9~downto~0}~13 0 28 (_entity (_out ))))
      )
    )
    (adder_10
      (_object
        (_port (_internal n5 ~std_logic_vector{9~downto~0}~138 0 32 (_entity (_in ))))
        (_port (_internal n6 ~std_logic_vector{9~downto~0}~1310 0 33 (_entity (_in ))))
        (_port (_internal sum_10 ~std_logic_vector{10~downto~0}~13 0 35 (_entity (_out ))))
      )
    )
    (adder_11
      (_object
        (_port (_internal n7 ~std_logic_vector{10~downto~0}~1312 0 39 (_entity (_in ))))
        (_port (_internal n8 ~std_logic_vector{10~downto~0}~1314 0 40 (_entity (_in ))))
        (_port (_internal sum_11 ~std_logic_vector{11~downto~0}~13 0 42 (_entity (_out ))))
      )
    )
  )
  (_instantiation lab0 0 101 (_component adder_8 )
    (_port
      ((n1)(s0))
      ((n2)(s1))
      ((sum_8)(t0))
    )
    (_use (_entity . adder_8)
    )
  )
  (_instantiation lab1 0 102 (_component adder_8 )
    (_port
      ((n1)(s2))
      ((n2)(s3))
      ((sum_8)(t1))
    )
    (_use (_entity . adder_8)
    )
  )
  (_instantiation lab2 0 103 (_component adder_8 )
    (_port
      ((n1)(s4))
      ((n2)(s5))
      ((sum_8)(t2))
    )
    (_use (_entity . adder_8)
    )
  )
  (_instantiation lab3 0 104 (_component adder_8 )
    (_port
      ((n1)(s6))
      ((n2)(s7))
      ((sum_8)(t3))
    )
    (_use (_entity . adder_8)
    )
  )
  (_instantiation lab4 0 105 (_component adder_8 )
    (_port
      ((n1)(s8))
      ((n2)(s9))
      ((sum_8)(t4))
    )
    (_use (_entity . adder_8)
    )
  )
  (_instantiation lab5 0 106 (_component adder_8 )
    (_port
      ((n1)(s10))
      ((n2)(s11))
      ((sum_8)(t5))
    )
    (_use (_entity . adder_8)
    )
  )
  (_instantiation lab6 0 107 (_component adder_8 )
    (_port
      ((n1)(s12))
      ((n2)(s13))
      ((sum_8)(t6))
    )
    (_use (_entity . adder_8)
    )
  )
  (_instantiation lab7 0 108 (_component adder_8 )
    (_port
      ((n1)(s14))
      ((n2)(s15))
      ((sum_8)(t7))
    )
    (_use (_entity . adder_8)
    )
  )
  (_instantiation lab8 0 110 (_component adder_9 )
    (_port
      ((n3)(t0))
      ((n4)(t1))
      ((sum_9)(p0))
    )
    (_use (_entity . adder_9)
    )
  )
  (_instantiation lab9 0 111 (_component adder_9 )
    (_port
      ((n3)(t2))
      ((n4)(t3))
      ((sum_9)(p1))
    )
    (_use (_entity . adder_9)
    )
  )
  (_instantiation lab10 0 112 (_component adder_9 )
    (_port
      ((n3)(t4))
      ((n4)(t5))
      ((sum_9)(p2))
    )
    (_use (_entity . adder_9)
    )
  )
  (_instantiation lab11 0 113 (_component adder_9 )
    (_port
      ((n3)(t6))
      ((n4)(t7))
      ((sum_9)(p3))
    )
    (_use (_entity . adder_9)
    )
  )
  (_instantiation lab12 0 115 (_component adder_10 )
    (_port
      ((n5)(p0))
      ((n6)(p1))
      ((sum_10)(r0))
    )
    (_use (_entity . adder_10)
    )
  )
  (_instantiation lab13 0 116 (_component adder_10 )
    (_port
      ((n5)(p2))
      ((n6)(p3))
      ((sum_10)(r1))
    )
    (_use (_entity . adder_10)
    )
  )
  (_instantiation lab14 0 118 (_component adder_11 )
    (_port
      ((n7)(r0))
      ((n8)(r1))
      ((sum_11)(S))
    )
    (_use (_entity . adder_11)
    )
  )
  (_object
    (_port (_internal clock ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal number ~std_logic_vector{7~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S ~std_logic_vector{11~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~132 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~134 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~136 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~138 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1310 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~1312 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~1314 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal s0 ~std_logic_vector{7~downto~0}~1316 0 45 (_architecture (_uni ))))
    (_signal (_internal s1 ~std_logic_vector{7~downto~0}~1316 0 46 (_architecture (_uni ))))
    (_signal (_internal s2 ~std_logic_vector{7~downto~0}~1316 0 47 (_architecture (_uni ))))
    (_signal (_internal s3 ~std_logic_vector{7~downto~0}~1316 0 48 (_architecture (_uni ))))
    (_signal (_internal s4 ~std_logic_vector{7~downto~0}~1316 0 49 (_architecture (_uni ))))
    (_signal (_internal s5 ~std_logic_vector{7~downto~0}~1316 0 50 (_architecture (_uni ))))
    (_signal (_internal s6 ~std_logic_vector{7~downto~0}~1316 0 51 (_architecture (_uni ))))
    (_signal (_internal s7 ~std_logic_vector{7~downto~0}~1316 0 52 (_architecture (_uni ))))
    (_signal (_internal s8 ~std_logic_vector{7~downto~0}~1316 0 53 (_architecture (_uni ))))
    (_signal (_internal s9 ~std_logic_vector{7~downto~0}~1316 0 54 (_architecture (_uni ))))
    (_signal (_internal s10 ~std_logic_vector{7~downto~0}~1316 0 55 (_architecture (_uni ))))
    (_signal (_internal s11 ~std_logic_vector{7~downto~0}~1316 0 56 (_architecture (_uni ))))
    (_signal (_internal s12 ~std_logic_vector{7~downto~0}~1316 0 57 (_architecture (_uni ))))
    (_signal (_internal s13 ~std_logic_vector{7~downto~0}~1316 0 58 (_architecture (_uni ))))
    (_signal (_internal s14 ~std_logic_vector{7~downto~0}~1316 0 59 (_architecture (_uni ))))
    (_signal (_internal s15 ~std_logic_vector{7~downto~0}~1316 0 60 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1318 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal t0 ~std_logic_vector{8~downto~0}~1318 0 62 (_architecture (_uni ))))
    (_signal (_internal t1 ~std_logic_vector{8~downto~0}~1318 0 63 (_architecture (_uni ))))
    (_signal (_internal t2 ~std_logic_vector{8~downto~0}~1318 0 64 (_architecture (_uni ))))
    (_signal (_internal t3 ~std_logic_vector{8~downto~0}~1318 0 65 (_architecture (_uni ))))
    (_signal (_internal t4 ~std_logic_vector{8~downto~0}~1318 0 66 (_architecture (_uni ))))
    (_signal (_internal t5 ~std_logic_vector{8~downto~0}~1318 0 67 (_architecture (_uni ))))
    (_signal (_internal t6 ~std_logic_vector{8~downto~0}~1318 0 68 (_architecture (_uni ))))
    (_signal (_internal t7 ~std_logic_vector{8~downto~0}~1318 0 69 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1320 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal p0 ~std_logic_vector{9~downto~0}~1320 0 71 (_architecture (_uni ))))
    (_signal (_internal p1 ~std_logic_vector{9~downto~0}~1320 0 72 (_architecture (_uni ))))
    (_signal (_internal p2 ~std_logic_vector{9~downto~0}~1320 0 73 (_architecture (_uni ))))
    (_signal (_internal p3 ~std_logic_vector{9~downto~0}~1320 0 74 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~1322 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal r0 ~std_logic_vector{10~downto~0}~1322 0 76 (_architecture (_uni ))))
    (_signal (_internal r1 ~std_logic_vector{10~downto~0}~1322 0 77 (_architecture (_uni ))))
    (_process
      (line__81(_architecture 0 0 81 (_process (_simple)(_target(3)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18))(_sensitivity(0))(_read(3)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . sum 1 -1
  )
)
I 000044 55 9959          1555853773956 sum
(_unit VHDL (sum 0 8 (sum 0 14 ))
  (_version v33)
  (_time 1555853773955 2019.04.21 16:36:13)
  (_source (\./src/sum.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1555852616271)
    (_use )
  )
  (_component
    (adder_8
      (_object
        (_port (_internal n1 ~std_logic_vector{7~downto~0}~132 0 51 (_entity (_in ))))
        (_port (_internal n2 ~std_logic_vector{7~downto~0}~134 0 52 (_entity (_in ))))
        (_port (_internal sum_8 ~std_logic_vector{8~downto~0}~136 0 53 (_entity (_out ))))
      )
    )
    (adder_9
      (_object
        (_port (_internal n1 ~std_logic_vector{8~downto~0}~138 0 57 (_entity (_in ))))
        (_port (_internal n2 ~std_logic_vector{8~downto~0}~1310 0 58 (_entity (_in ))))
        (_port (_internal sum_9 ~std_logic_vector{9~downto~0}~1312 0 59 (_entity (_out ))))
      )
    )
    (adder_10
      (_object
        (_port (_internal n1 ~std_logic_vector{9~downto~0}~1314 0 63 (_entity (_in ))))
        (_port (_internal n2 ~std_logic_vector{9~downto~0}~1316 0 64 (_entity (_in ))))
        (_port (_internal sum_10 ~std_logic_vector{10~downto~0}~1318 0 65 (_entity (_out ))))
      )
    )
    (adder_11
      (_object
        (_port (_internal n1 ~std_logic_vector{10~downto~0}~1320 0 69 (_entity (_in ))))
        (_port (_internal n2 ~std_logic_vector{10~downto~0}~1322 0 70 (_entity (_in ))))
        (_port (_internal sum_11 ~std_logic_vector{11~downto~0}~13 0 71 (_entity (_out ))))
      )
    )
  )
  (_instantiation L0 0 94 (_component adder_8 )
    (_port
      ((n1)(s0))
      ((n2)(s1))
      ((sum_8)(t0))
    )
    (_use (_entity . adder_8)
    )
  )
  (_instantiation L1 0 95 (_component adder_8 )
    (_port
      ((n1)(s2))
      ((n2)(s3))
      ((sum_8)(t1))
    )
    (_use (_entity . adder_8)
    )
  )
  (_instantiation L2 0 96 (_component adder_8 )
    (_port
      ((n1)(s4))
      ((n2)(s5))
      ((sum_8)(t2))
    )
    (_use (_entity . adder_8)
    )
  )
  (_instantiation L3 0 97 (_component adder_8 )
    (_port
      ((n1)(s6))
      ((n2)(s7))
      ((sum_8)(t3))
    )
    (_use (_entity . adder_8)
    )
  )
  (_instantiation L4 0 98 (_component adder_8 )
    (_port
      ((n1)(s8))
      ((n2)(s9))
      ((sum_8)(t4))
    )
    (_use (_entity . adder_8)
    )
  )
  (_instantiation L5 0 99 (_component adder_8 )
    (_port
      ((n1)(s10))
      ((n2)(s11))
      ((sum_8)(t5))
    )
    (_use (_entity . adder_8)
    )
  )
  (_instantiation L6 0 100 (_component adder_8 )
    (_port
      ((n1)(s12))
      ((n2)(s13))
      ((sum_8)(t6))
    )
    (_use (_entity . adder_8)
    )
  )
  (_instantiation L7 0 101 (_component adder_8 )
    (_port
      ((n1)(s14))
      ((n2)(s15))
      ((sum_8)(t7))
    )
    (_use (_entity . adder_8)
    )
  )
  (_instantiation M0 0 103 (_component adder_9 )
    (_port
      ((n1)(t0))
      ((n2)(t1))
      ((sum_9)(p0))
    )
  )
  (_instantiation M1 0 104 (_component adder_9 )
    (_port
      ((n1)(t2))
      ((n2)(t3))
      ((sum_9)(p1))
    )
  )
  (_instantiation M2 0 105 (_component adder_9 )
    (_port
      ((n1)(t4))
      ((n2)(t5))
      ((sum_9)(p2))
    )
  )
  (_instantiation M3 0 106 (_component adder_9 )
    (_port
      ((n1)(t6))
      ((n2)(t7))
      ((sum_9)(p3))
    )
  )
  (_instantiation N0 0 108 (_component adder_10 )
    (_port
      ((n1)(p0))
      ((n2)(p1))
      ((sum_10)(r0))
    )
  )
  (_instantiation n1 0 109 (_component adder_10 )
    (_port
      ((n1)(p2))
      ((n2)(p3))
      ((sum_10)(r1))
    )
  )
  (_instantiation O0 0 111 (_component adder_11 )
    (_port
      ((n1)(r0))
      ((n2)(r1))
      ((sum_11)(S))
    )
  )
  (_object
    (_port (_internal clock ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal number ~std_logic_vector{7~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S ~std_logic_vector{11~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal s0 ~std_logic_vector{7~downto~0}~13 0 16 (_architecture (_uni ))))
    (_signal (_internal s1 ~std_logic_vector{7~downto~0}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal s2 ~std_logic_vector{7~downto~0}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal s3 ~std_logic_vector{7~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal s4 ~std_logic_vector{7~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal s5 ~std_logic_vector{7~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal s6 ~std_logic_vector{7~downto~0}~13 0 22 (_architecture (_uni ))))
    (_signal (_internal s7 ~std_logic_vector{7~downto~0}~13 0 23 (_architecture (_uni ))))
    (_signal (_internal s8 ~std_logic_vector{7~downto~0}~13 0 24 (_architecture (_uni ))))
    (_signal (_internal s9 ~std_logic_vector{7~downto~0}~13 0 25 (_architecture (_uni ))))
    (_signal (_internal s10 ~std_logic_vector{7~downto~0}~13 0 26 (_architecture (_uni ))))
    (_signal (_internal s11 ~std_logic_vector{7~downto~0}~13 0 27 (_architecture (_uni ))))
    (_signal (_internal s12 ~std_logic_vector{7~downto~0}~13 0 28 (_architecture (_uni ))))
    (_signal (_internal s13 ~std_logic_vector{7~downto~0}~13 0 29 (_architecture (_uni ))))
    (_signal (_internal s14 ~std_logic_vector{7~downto~0}~13 0 30 (_architecture (_uni ))))
    (_signal (_internal s15 ~std_logic_vector{7~downto~0}~13 0 31 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal t0 ~std_logic_vector{8~downto~0}~13 0 33 (_architecture (_uni ))))
    (_signal (_internal t1 ~std_logic_vector{8~downto~0}~13 0 34 (_architecture (_uni ))))
    (_signal (_internal t2 ~std_logic_vector{8~downto~0}~13 0 35 (_architecture (_uni ))))
    (_signal (_internal t3 ~std_logic_vector{8~downto~0}~13 0 36 (_architecture (_uni ))))
    (_signal (_internal t4 ~std_logic_vector{8~downto~0}~13 0 37 (_architecture (_uni ))))
    (_signal (_internal t5 ~std_logic_vector{8~downto~0}~13 0 38 (_architecture (_uni ))))
    (_signal (_internal t6 ~std_logic_vector{8~downto~0}~13 0 39 (_architecture (_uni ))))
    (_signal (_internal t7 ~std_logic_vector{8~downto~0}~13 0 40 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal p0 ~std_logic_vector{9~downto~0}~13 0 42 (_architecture (_uni ))))
    (_signal (_internal p1 ~std_logic_vector{9~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal p2 ~std_logic_vector{9~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal p3 ~std_logic_vector{9~downto~0}~13 0 45 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal r0 ~std_logic_vector{10~downto~0}~13 0 47 (_architecture (_uni ))))
    (_signal (_internal r1 ~std_logic_vector{10~downto~0}~13 0 48 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~132 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~136 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~138 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1310 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1312 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1314 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1316 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~1318 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~1320 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~1322 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_process
      (line__75(_architecture 0 0 75 (_process (_simple)(_target(3)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18))(_sensitivity(0))(_read(3)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . sum 1 -1
  )
)
V 000048 55 1845          1555853780107 adder_8
(_unit VHDL (adder_8 0 7 (adder_8 0 13 ))
  (_version v33)
  (_time 1555853780106 2019.04.21 16:36:20)
  (_source (\./src/adders.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1555853780063)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal n1 ~std_logic_vector{7~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal n2 ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal sum_8 ~std_logic_vector{8~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal sum ~std_logic_vector{8~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__16(_architecture 0 0 16 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__17(_architecture 1 0 17 (_assignment (_simple)(_alias((sum_8)(sum)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . adder_8 2 -1
  )
)
V 000048 55 1852          1555853780229 adder_9
(_unit VHDL (adder_9 0 26 (adder_9 0 32 ))
  (_version v33)
  (_time 1555853780228 2019.04.21 16:36:20)
  (_source (\./src/adders.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1555853780221)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~124 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal n1 ~std_logic_vector{8~downto~0}~124 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~126 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal n2 ~std_logic_vector{8~downto~0}~126 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal sum_9 ~std_logic_vector{9~downto~0}~12 0 29 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal sum ~std_logic_vector{9~downto~0}~13 0 33 (_architecture (_uni ))))
    (_process
      (line__35(_architecture 0 0 35 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__36(_architecture 1 0 36 (_assignment (_simple)(_alias((sum_9)(sum)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . adder_9 2 -1
  )
)
V 000049 55 1865          1555853780359 adder_10
(_unit VHDL (adder_10 0 45 (adder_10 0 51 ))
  (_version v33)
  (_time 1555853780358 2019.04.21 16:36:20)
  (_source (\./src/adders.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1555853780340)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~128 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal n1 ~std_logic_vector{9~downto~0}~128 0 46 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1210 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal n2 ~std_logic_vector{9~downto~0}~1210 0 47 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~12 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_port (_internal sum_10 ~std_logic_vector{10~downto~0}~12 0 48 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal sum ~std_logic_vector{10~downto~0}~13 0 52 (_architecture (_uni ))))
    (_process
      (line__54(_architecture 0 0 54 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__55(_architecture 1 0 55 (_assignment (_simple)(_alias((sum_10)(sum)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . adder_10 2 -1
  )
)
V 000049 55 1873          1555853780489 adder_11
(_unit VHDL (adder_11 0 64 (adder_11 0 70 ))
  (_version v33)
  (_time 1555853780488 2019.04.21 16:36:20)
  (_source (\./src/adders.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1555853780483)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{10~downto~0}~1212 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_port (_internal n1 ~std_logic_vector{10~downto~0}~1212 0 65 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~1214 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_port (_internal n2 ~std_logic_vector{10~downto~0}~1214 0 66 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal sum_11 ~std_logic_vector{11~downto~0}~12 0 67 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal sum ~std_logic_vector{11~downto~0}~13 0 71 (_architecture (_uni ))))
    (_process
      (line__73(_architecture 0 0 73 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__74(_architecture 1 0 74 (_assignment (_simple)(_alias((sum_11)(sum)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . adder_11 2 -1
  )
)
I 000044 55 10228         1555853783177 sum
(_unit VHDL (sum 0 8 (sum 0 14 ))
  (_version v33)
  (_time 1555853783176 2019.04.21 16:36:23)
  (_source (\./src/sum.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1555852616271)
    (_use )
  )
  (_component
    (adder_8
      (_object
        (_port (_internal n1 ~std_logic_vector{7~downto~0}~132 0 51 (_entity (_in ))))
        (_port (_internal n2 ~std_logic_vector{7~downto~0}~134 0 52 (_entity (_in ))))
        (_port (_internal sum_8 ~std_logic_vector{8~downto~0}~136 0 53 (_entity (_out ))))
      )
    )
    (adder_9
      (_object
        (_port (_internal n1 ~std_logic_vector{8~downto~0}~138 0 57 (_entity (_in ))))
        (_port (_internal n2 ~std_logic_vector{8~downto~0}~1310 0 58 (_entity (_in ))))
        (_port (_internal sum_9 ~std_logic_vector{9~downto~0}~1312 0 59 (_entity (_out ))))
      )
    )
    (adder_10
      (_object
        (_port (_internal n1 ~std_logic_vector{9~downto~0}~1314 0 63 (_entity (_in ))))
        (_port (_internal n2 ~std_logic_vector{9~downto~0}~1316 0 64 (_entity (_in ))))
        (_port (_internal sum_10 ~std_logic_vector{10~downto~0}~1318 0 65 (_entity (_out ))))
      )
    )
    (adder_11
      (_object
        (_port (_internal n1 ~std_logic_vector{10~downto~0}~1320 0 69 (_entity (_in ))))
        (_port (_internal n2 ~std_logic_vector{10~downto~0}~1322 0 70 (_entity (_in ))))
        (_port (_internal sum_11 ~std_logic_vector{11~downto~0}~13 0 71 (_entity (_out ))))
      )
    )
  )
  (_instantiation L0 0 94 (_component adder_8 )
    (_port
      ((n1)(s0))
      ((n2)(s1))
      ((sum_8)(t0))
    )
    (_use (_entity . adder_8)
    )
  )
  (_instantiation L1 0 95 (_component adder_8 )
    (_port
      ((n1)(s2))
      ((n2)(s3))
      ((sum_8)(t1))
    )
    (_use (_entity . adder_8)
    )
  )
  (_instantiation L2 0 96 (_component adder_8 )
    (_port
      ((n1)(s4))
      ((n2)(s5))
      ((sum_8)(t2))
    )
    (_use (_entity . adder_8)
    )
  )
  (_instantiation L3 0 97 (_component adder_8 )
    (_port
      ((n1)(s6))
      ((n2)(s7))
      ((sum_8)(t3))
    )
    (_use (_entity . adder_8)
    )
  )
  (_instantiation L4 0 98 (_component adder_8 )
    (_port
      ((n1)(s8))
      ((n2)(s9))
      ((sum_8)(t4))
    )
    (_use (_entity . adder_8)
    )
  )
  (_instantiation L5 0 99 (_component adder_8 )
    (_port
      ((n1)(s10))
      ((n2)(s11))
      ((sum_8)(t5))
    )
    (_use (_entity . adder_8)
    )
  )
  (_instantiation L6 0 100 (_component adder_8 )
    (_port
      ((n1)(s12))
      ((n2)(s13))
      ((sum_8)(t6))
    )
    (_use (_entity . adder_8)
    )
  )
  (_instantiation L7 0 101 (_component adder_8 )
    (_port
      ((n1)(s14))
      ((n2)(s15))
      ((sum_8)(t7))
    )
    (_use (_entity . adder_8)
    )
  )
  (_instantiation M0 0 103 (_component adder_9 )
    (_port
      ((n1)(t0))
      ((n2)(t1))
      ((sum_9)(p0))
    )
    (_use (_entity . adder_9)
    )
  )
  (_instantiation M1 0 104 (_component adder_9 )
    (_port
      ((n1)(t2))
      ((n2)(t3))
      ((sum_9)(p1))
    )
    (_use (_entity . adder_9)
    )
  )
  (_instantiation M2 0 105 (_component adder_9 )
    (_port
      ((n1)(t4))
      ((n2)(t5))
      ((sum_9)(p2))
    )
    (_use (_entity . adder_9)
    )
  )
  (_instantiation M3 0 106 (_component adder_9 )
    (_port
      ((n1)(t6))
      ((n2)(t7))
      ((sum_9)(p3))
    )
    (_use (_entity . adder_9)
    )
  )
  (_instantiation N0 0 108 (_component adder_10 )
    (_port
      ((n1)(p0))
      ((n2)(p1))
      ((sum_10)(r0))
    )
    (_use (_entity . adder_10)
    )
  )
  (_instantiation n1 0 109 (_component adder_10 )
    (_port
      ((n1)(p2))
      ((n2)(p3))
      ((sum_10)(r1))
    )
    (_use (_entity . adder_10)
    )
  )
  (_instantiation O0 0 111 (_component adder_11 )
    (_port
      ((n1)(r0))
      ((n2)(r1))
      ((sum_11)(S))
    )
    (_use (_entity . adder_11)
    )
  )
  (_object
    (_port (_internal clock ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal number ~std_logic_vector{7~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S ~std_logic_vector{11~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal s0 ~std_logic_vector{7~downto~0}~13 0 16 (_architecture (_uni ))))
    (_signal (_internal s1 ~std_logic_vector{7~downto~0}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal s2 ~std_logic_vector{7~downto~0}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal s3 ~std_logic_vector{7~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal s4 ~std_logic_vector{7~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal s5 ~std_logic_vector{7~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal s6 ~std_logic_vector{7~downto~0}~13 0 22 (_architecture (_uni ))))
    (_signal (_internal s7 ~std_logic_vector{7~downto~0}~13 0 23 (_architecture (_uni ))))
    (_signal (_internal s8 ~std_logic_vector{7~downto~0}~13 0 24 (_architecture (_uni ))))
    (_signal (_internal s9 ~std_logic_vector{7~downto~0}~13 0 25 (_architecture (_uni ))))
    (_signal (_internal s10 ~std_logic_vector{7~downto~0}~13 0 26 (_architecture (_uni ))))
    (_signal (_internal s11 ~std_logic_vector{7~downto~0}~13 0 27 (_architecture (_uni ))))
    (_signal (_internal s12 ~std_logic_vector{7~downto~0}~13 0 28 (_architecture (_uni ))))
    (_signal (_internal s13 ~std_logic_vector{7~downto~0}~13 0 29 (_architecture (_uni ))))
    (_signal (_internal s14 ~std_logic_vector{7~downto~0}~13 0 30 (_architecture (_uni ))))
    (_signal (_internal s15 ~std_logic_vector{7~downto~0}~13 0 31 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal t0 ~std_logic_vector{8~downto~0}~13 0 33 (_architecture (_uni ))))
    (_signal (_internal t1 ~std_logic_vector{8~downto~0}~13 0 34 (_architecture (_uni ))))
    (_signal (_internal t2 ~std_logic_vector{8~downto~0}~13 0 35 (_architecture (_uni ))))
    (_signal (_internal t3 ~std_logic_vector{8~downto~0}~13 0 36 (_architecture (_uni ))))
    (_signal (_internal t4 ~std_logic_vector{8~downto~0}~13 0 37 (_architecture (_uni ))))
    (_signal (_internal t5 ~std_logic_vector{8~downto~0}~13 0 38 (_architecture (_uni ))))
    (_signal (_internal t6 ~std_logic_vector{8~downto~0}~13 0 39 (_architecture (_uni ))))
    (_signal (_internal t7 ~std_logic_vector{8~downto~0}~13 0 40 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal p0 ~std_logic_vector{9~downto~0}~13 0 42 (_architecture (_uni ))))
    (_signal (_internal p1 ~std_logic_vector{9~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal p2 ~std_logic_vector{9~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal p3 ~std_logic_vector{9~downto~0}~13 0 45 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal r0 ~std_logic_vector{10~downto~0}~13 0 47 (_architecture (_uni ))))
    (_signal (_internal r1 ~std_logic_vector{10~downto~0}~13 0 48 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~132 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~136 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~138 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1310 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1312 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1314 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1316 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~1318 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~1320 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~1322 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_process
      (line__75(_architecture 0 0 75 (_process (_simple)(_target(3)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18))(_sensitivity(0))(_read(3)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . sum 1 -1
  )
)
I 000044 55 10228         1555854324360 sum
(_unit VHDL (sum 0 8 (sum 0 14 ))
  (_version v33)
  (_time 1555854324359 2019.04.21 16:45:24)
  (_source (\./src/sum.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1555852616271)
    (_use )
  )
  (_component
    (adder_8
      (_object
        (_port (_internal n1 ~std_logic_vector{7~downto~0}~132 0 51 (_entity (_in ))))
        (_port (_internal n2 ~std_logic_vector{7~downto~0}~134 0 52 (_entity (_in ))))
        (_port (_internal sum_8 ~std_logic_vector{8~downto~0}~136 0 53 (_entity (_out ))))
      )
    )
    (adder_9
      (_object
        (_port (_internal n1 ~std_logic_vector{8~downto~0}~138 0 57 (_entity (_in ))))
        (_port (_internal n2 ~std_logic_vector{8~downto~0}~1310 0 58 (_entity (_in ))))
        (_port (_internal sum_9 ~std_logic_vector{9~downto~0}~1312 0 59 (_entity (_out ))))
      )
    )
    (adder_10
      (_object
        (_port (_internal n1 ~std_logic_vector{9~downto~0}~1314 0 63 (_entity (_in ))))
        (_port (_internal n2 ~std_logic_vector{9~downto~0}~1316 0 64 (_entity (_in ))))
        (_port (_internal sum_10 ~std_logic_vector{10~downto~0}~1318 0 65 (_entity (_out ))))
      )
    )
    (adder_11
      (_object
        (_port (_internal n1 ~std_logic_vector{10~downto~0}~1320 0 69 (_entity (_in ))))
        (_port (_internal n2 ~std_logic_vector{10~downto~0}~1322 0 70 (_entity (_in ))))
        (_port (_internal sum_11 ~std_logic_vector{11~downto~0}~13 0 71 (_entity (_out ))))
      )
    )
  )
  (_instantiation L0 0 94 (_component adder_8 )
    (_port
      ((n1)(s0))
      ((n2)(s1))
      ((sum_8)(t0))
    )
    (_use (_entity . adder_8)
    )
  )
  (_instantiation L1 0 95 (_component adder_8 )
    (_port
      ((n1)(s2))
      ((n2)(s3))
      ((sum_8)(t1))
    )
    (_use (_entity . adder_8)
    )
  )
  (_instantiation L2 0 96 (_component adder_8 )
    (_port
      ((n1)(s4))
      ((n2)(s5))
      ((sum_8)(t2))
    )
    (_use (_entity . adder_8)
    )
  )
  (_instantiation L3 0 97 (_component adder_8 )
    (_port
      ((n1)(s6))
      ((n2)(s7))
      ((sum_8)(t3))
    )
    (_use (_entity . adder_8)
    )
  )
  (_instantiation L4 0 98 (_component adder_8 )
    (_port
      ((n1)(s8))
      ((n2)(s9))
      ((sum_8)(t4))
    )
    (_use (_entity . adder_8)
    )
  )
  (_instantiation L5 0 99 (_component adder_8 )
    (_port
      ((n1)(s10))
      ((n2)(s11))
      ((sum_8)(t5))
    )
    (_use (_entity . adder_8)
    )
  )
  (_instantiation L6 0 100 (_component adder_8 )
    (_port
      ((n1)(s12))
      ((n2)(s13))
      ((sum_8)(t6))
    )
    (_use (_entity . adder_8)
    )
  )
  (_instantiation L7 0 101 (_component adder_8 )
    (_port
      ((n1)(s14))
      ((n2)(s15))
      ((sum_8)(t7))
    )
    (_use (_entity . adder_8)
    )
  )
  (_instantiation M0 0 103 (_component adder_9 )
    (_port
      ((n1)(t0))
      ((n2)(t1))
      ((sum_9)(p0))
    )
    (_use (_entity . adder_9)
    )
  )
  (_instantiation M1 0 104 (_component adder_9 )
    (_port
      ((n1)(t2))
      ((n2)(t3))
      ((sum_9)(p1))
    )
    (_use (_entity . adder_9)
    )
  )
  (_instantiation M2 0 105 (_component adder_9 )
    (_port
      ((n1)(t4))
      ((n2)(t5))
      ((sum_9)(p2))
    )
    (_use (_entity . adder_9)
    )
  )
  (_instantiation M3 0 106 (_component adder_9 )
    (_port
      ((n1)(t6))
      ((n2)(t7))
      ((sum_9)(p3))
    )
    (_use (_entity . adder_9)
    )
  )
  (_instantiation N0 0 108 (_component adder_10 )
    (_port
      ((n1)(p0))
      ((n2)(p1))
      ((sum_10)(r0))
    )
    (_use (_entity . adder_10)
    )
  )
  (_instantiation n1 0 109 (_component adder_10 )
    (_port
      ((n1)(p2))
      ((n2)(p3))
      ((sum_10)(r1))
    )
    (_use (_entity . adder_10)
    )
  )
  (_instantiation O0 0 111 (_component adder_11 )
    (_port
      ((n1)(r0))
      ((n2)(r1))
      ((sum_11)(S))
    )
    (_use (_entity . adder_11)
    )
  )
  (_object
    (_port (_internal clock ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal number ~std_logic_vector{7~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal S ~std_logic_vector{11~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal s0 ~std_logic_vector{7~downto~0}~13 0 16 (_architecture (_uni ))))
    (_signal (_internal s1 ~std_logic_vector{7~downto~0}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal s2 ~std_logic_vector{7~downto~0}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal s3 ~std_logic_vector{7~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal s4 ~std_logic_vector{7~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal s5 ~std_logic_vector{7~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal s6 ~std_logic_vector{7~downto~0}~13 0 22 (_architecture (_uni ))))
    (_signal (_internal s7 ~std_logic_vector{7~downto~0}~13 0 23 (_architecture (_uni ))))
    (_signal (_internal s8 ~std_logic_vector{7~downto~0}~13 0 24 (_architecture (_uni ))))
    (_signal (_internal s9 ~std_logic_vector{7~downto~0}~13 0 25 (_architecture (_uni ))))
    (_signal (_internal s10 ~std_logic_vector{7~downto~0}~13 0 26 (_architecture (_uni ))))
    (_signal (_internal s11 ~std_logic_vector{7~downto~0}~13 0 27 (_architecture (_uni ))))
    (_signal (_internal s12 ~std_logic_vector{7~downto~0}~13 0 28 (_architecture (_uni ))))
    (_signal (_internal s13 ~std_logic_vector{7~downto~0}~13 0 29 (_architecture (_uni ))))
    (_signal (_internal s14 ~std_logic_vector{7~downto~0}~13 0 30 (_architecture (_uni ))))
    (_signal (_internal s15 ~std_logic_vector{7~downto~0}~13 0 31 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal t0 ~std_logic_vector{8~downto~0}~13 0 33 (_architecture (_uni ))))
    (_signal (_internal t1 ~std_logic_vector{8~downto~0}~13 0 34 (_architecture (_uni ))))
    (_signal (_internal t2 ~std_logic_vector{8~downto~0}~13 0 35 (_architecture (_uni ))))
    (_signal (_internal t3 ~std_logic_vector{8~downto~0}~13 0 36 (_architecture (_uni ))))
    (_signal (_internal t4 ~std_logic_vector{8~downto~0}~13 0 37 (_architecture (_uni ))))
    (_signal (_internal t5 ~std_logic_vector{8~downto~0}~13 0 38 (_architecture (_uni ))))
    (_signal (_internal t6 ~std_logic_vector{8~downto~0}~13 0 39 (_architecture (_uni ))))
    (_signal (_internal t7 ~std_logic_vector{8~downto~0}~13 0 40 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal p0 ~std_logic_vector{9~downto~0}~13 0 42 (_architecture (_uni ))))
    (_signal (_internal p1 ~std_logic_vector{9~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal p2 ~std_logic_vector{9~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal p3 ~std_logic_vector{9~downto~0}~13 0 45 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal r0 ~std_logic_vector{10~downto~0}~13 0 47 (_architecture (_uni ))))
    (_signal (_internal r1 ~std_logic_vector{10~downto~0}~13 0 48 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~132 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~136 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~138 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1310 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1312 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1314 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1316 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~1318 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~1320 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~1322 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_process
      (line__75(_architecture 0 0 75 (_process (_simple)(_target(3)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18))(_sensitivity(0))(_read(3)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . sum 1 -1
  )
)
I 000044 55 11241         1555854941832 sum
(_unit VHDL (sum 0 8 (sum 0 17 ))
  (_version v33)
  (_time 1555854941831 2019.04.21 16:55:41)
  (_source (\./src/sum.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1555854941816)
    (_use )
  )
  (_component
    (adder_8
      (_object
        (_port (_internal n1 ~std_logic_vector{7~downto~0}~132 0 54 (_entity (_in ))))
        (_port (_internal n2 ~std_logic_vector{7~downto~0}~134 0 55 (_entity (_in ))))
        (_port (_internal sum_8 ~std_logic_vector{8~downto~0}~136 0 56 (_entity (_out ))))
      )
    )
    (adder_9
      (_object
        (_port (_internal n1 ~std_logic_vector{8~downto~0}~138 0 60 (_entity (_in ))))
        (_port (_internal n2 ~std_logic_vector{8~downto~0}~1310 0 61 (_entity (_in ))))
        (_port (_internal sum_9 ~std_logic_vector{9~downto~0}~1312 0 62 (_entity (_out ))))
      )
    )
    (adder_10
      (_object
        (_port (_internal n1 ~std_logic_vector{9~downto~0}~1314 0 66 (_entity (_in ))))
        (_port (_internal n2 ~std_logic_vector{9~downto~0}~1316 0 67 (_entity (_in ))))
        (_port (_internal sum_10 ~std_logic_vector{10~downto~0}~1318 0 68 (_entity (_out ))))
      )
    )
    (adder_11
      (_object
        (_port (_internal n1 ~std_logic_vector{10~downto~0}~1320 0 72 (_entity (_in ))))
        (_port (_internal n2 ~std_logic_vector{10~downto~0}~1322 0 73 (_entity (_in ))))
        (_port (_internal sum_11 ~std_logic_vector{11~downto~0}~13 0 74 (_entity (_out ))))
      )
    )
  )
  (_instantiation L0 0 97 (_component adder_8 )
    (_port
      ((n1)(s0))
      ((n2)(s1))
      ((sum_8)(t0))
    )
    (_use (_entity . adder_8)
    )
  )
  (_instantiation L1 0 98 (_component adder_8 )
    (_port
      ((n1)(s2))
      ((n2)(s3))
      ((sum_8)(t1))
    )
    (_use (_entity . adder_8)
    )
  )
  (_instantiation L2 0 99 (_component adder_8 )
    (_port
      ((n1)(s4))
      ((n2)(s5))
      ((sum_8)(t2))
    )
    (_use (_entity . adder_8)
    )
  )
  (_instantiation L3 0 100 (_component adder_8 )
    (_port
      ((n1)(s6))
      ((n2)(s7))
      ((sum_8)(t3))
    )
    (_use (_entity . adder_8)
    )
  )
  (_instantiation L4 0 101 (_component adder_8 )
    (_port
      ((n1)(s8))
      ((n2)(s9))
      ((sum_8)(t4))
    )
    (_use (_entity . adder_8)
    )
  )
  (_instantiation L5 0 102 (_component adder_8 )
    (_port
      ((n1)(s10))
      ((n2)(s11))
      ((sum_8)(t5))
    )
    (_use (_entity . adder_8)
    )
  )
  (_instantiation L6 0 103 (_component adder_8 )
    (_port
      ((n1)(s12))
      ((n2)(s13))
      ((sum_8)(t6))
    )
    (_use (_entity . adder_8)
    )
  )
  (_instantiation L7 0 104 (_component adder_8 )
    (_port
      ((n1)(s14))
      ((n2)(s15))
      ((sum_8)(t7))
    )
    (_use (_entity . adder_8)
    )
  )
  (_instantiation M0 0 106 (_component adder_9 )
    (_port
      ((n1)(t0))
      ((n2)(t1))
      ((sum_9)(p0))
    )
    (_use (_entity . adder_9)
    )
  )
  (_instantiation M1 0 107 (_component adder_9 )
    (_port
      ((n1)(t2))
      ((n2)(t3))
      ((sum_9)(p1))
    )
    (_use (_entity . adder_9)
    )
  )
  (_instantiation M2 0 108 (_component adder_9 )
    (_port
      ((n1)(t4))
      ((n2)(t5))
      ((sum_9)(p2))
    )
    (_use (_entity . adder_9)
    )
  )
  (_instantiation M3 0 109 (_component adder_9 )
    (_port
      ((n1)(t6))
      ((n2)(t7))
      ((sum_9)(p3))
    )
    (_use (_entity . adder_9)
    )
  )
  (_instantiation N0 0 111 (_component adder_10 )
    (_port
      ((n1)(p0))
      ((n2)(p1))
      ((sum_10)(r0))
    )
    (_use (_entity . adder_10)
    )
  )
  (_instantiation n1 0 112 (_component adder_10 )
    (_port
      ((n1)(p2))
      ((n2)(p3))
      ((sum_10)(r1))
    )
    (_use (_entity . adder_10)
    )
  )
  (_instantiation O0 0 114 (_component adder_11 )
    (_port
      ((n1)(r0))
      ((n2)(r1))
      ((sum_11)(Sum16))
    )
    (_use (_entity . adder_11)
    )
  )
  (_object
    (_port (_internal clock ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal number ~std_logic_vector{7~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal Sum2 ~std_logic_vector{8~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Sum4 ~std_logic_vector{9~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_port (_internal Sum8 ~std_logic_vector{10~downto~0}~12 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal Sum16 ~std_logic_vector{11~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal s0 ~std_logic_vector{7~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal s1 ~std_logic_vector{7~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal s2 ~std_logic_vector{7~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal s3 ~std_logic_vector{7~downto~0}~13 0 22 (_architecture (_uni ))))
    (_signal (_internal s4 ~std_logic_vector{7~downto~0}~13 0 23 (_architecture (_uni ))))
    (_signal (_internal s5 ~std_logic_vector{7~downto~0}~13 0 24 (_architecture (_uni ))))
    (_signal (_internal s6 ~std_logic_vector{7~downto~0}~13 0 25 (_architecture (_uni ))))
    (_signal (_internal s7 ~std_logic_vector{7~downto~0}~13 0 26 (_architecture (_uni ))))
    (_signal (_internal s8 ~std_logic_vector{7~downto~0}~13 0 27 (_architecture (_uni ))))
    (_signal (_internal s9 ~std_logic_vector{7~downto~0}~13 0 28 (_architecture (_uni ))))
    (_signal (_internal s10 ~std_logic_vector{7~downto~0}~13 0 29 (_architecture (_uni ))))
    (_signal (_internal s11 ~std_logic_vector{7~downto~0}~13 0 30 (_architecture (_uni ))))
    (_signal (_internal s12 ~std_logic_vector{7~downto~0}~13 0 31 (_architecture (_uni ))))
    (_signal (_internal s13 ~std_logic_vector{7~downto~0}~13 0 32 (_architecture (_uni ))))
    (_signal (_internal s14 ~std_logic_vector{7~downto~0}~13 0 33 (_architecture (_uni ))))
    (_signal (_internal s15 ~std_logic_vector{7~downto~0}~13 0 34 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal t0 ~std_logic_vector{8~downto~0}~13 0 36 (_architecture (_uni ))))
    (_signal (_internal t1 ~std_logic_vector{8~downto~0}~13 0 37 (_architecture (_uni ))))
    (_signal (_internal t2 ~std_logic_vector{8~downto~0}~13 0 38 (_architecture (_uni ))))
    (_signal (_internal t3 ~std_logic_vector{8~downto~0}~13 0 39 (_architecture (_uni ))))
    (_signal (_internal t4 ~std_logic_vector{8~downto~0}~13 0 40 (_architecture (_uni ))))
    (_signal (_internal t5 ~std_logic_vector{8~downto~0}~13 0 41 (_architecture (_uni ))))
    (_signal (_internal t6 ~std_logic_vector{8~downto~0}~13 0 42 (_architecture (_uni ))))
    (_signal (_internal t7 ~std_logic_vector{8~downto~0}~13 0 43 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal p0 ~std_logic_vector{9~downto~0}~13 0 45 (_architecture (_uni ))))
    (_signal (_internal p1 ~std_logic_vector{9~downto~0}~13 0 46 (_architecture (_uni ))))
    (_signal (_internal p2 ~std_logic_vector{9~downto~0}~13 0 47 (_architecture (_uni ))))
    (_signal (_internal p3 ~std_logic_vector{9~downto~0}~13 0 48 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal r0 ~std_logic_vector{10~downto~0}~13 0 50 (_architecture (_uni ))))
    (_signal (_internal r1 ~std_logic_vector{10~downto~0}~13 0 51 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~132 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~136 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~138 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1310 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1312 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1314 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1316 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~1318 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~1320 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~1322 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_process
      (line__78(_architecture 0 0 78 (_process (_simple)(_target(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21))(_sensitivity(0))(_read(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(1)))))
      (line__116(_architecture 1 0 116 (_assignment (_simple)(_alias((Sum8)(r0)))(_target(4))(_sensitivity(34)))))
      (line__117(_architecture 2 0 117 (_assignment (_simple)(_alias((Sum4)(p0)))(_target(3))(_sensitivity(30)))))
      (line__118(_architecture 3 0 118 (_assignment (_simple)(_alias((Sum2)(t0)))(_target(2))(_sensitivity(22)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . sum 4 -1
  )
)
I 000049 55 2088          1555855985202 student2
(_unit VHDL (stud2 0 5 (student2 0 10 ))
  (_version v33)
  (_time 1555855985201 2019.04.21 17:13:05)
  (_source (\./src/stud2.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1555855985184)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal O ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal s0 ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni (_string \"00001001"\)))))
    (_signal (_internal s1 ~std_logic_vector{7~downto~0}~13 0 13 (_architecture (_uni (_string \"00000111"\)))))
    (_signal (_internal s2 ~std_logic_vector{7~downto~0}~13 0 14 (_architecture (_uni (_string \"00000001"\)))))
    (_signal (_internal s3 ~std_logic_vector{7~downto~0}~13 0 15 (_architecture (_uni (_string \"00000100"\)))))
    (_signal (_internal s4 ~std_logic_vector{7~downto~0}~13 0 16 (_architecture (_uni (_string \"00000010"\)))))
    (_signal (_internal s5 ~std_logic_vector{7~downto~0}~13 0 17 (_architecture (_uni (_string \"00000011"\)))))
    (_process
      (line__20(_architecture 0 0 20 (_process (_simple)(_target(2)(3)(4)(5)(6)(7))(_sensitivity(0))(_read(2)(3)(4)(5)(6)(7)))))
      (line__31(_architecture 1 0 31 (_assignment (_simple)(_alias((O)(s0)))(_target(1))(_sensitivity(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . student2 2 -1
  )
)
I 000048 55 5900          1555856068542 average
(_unit VHDL (average 0 7 (average 0 15 ))
  (_version v33)
  (_time 1555856068541 2019.04.21 17:14:28)
  (_source (\./src/average.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1555855854160)
    (_use )
  )
  (_component
    (square_wave
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~13 0 19 (_entity (_out ))))
      )
    )
    (stud1
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~134 0 24 (_entity (_out ))))
      )
    )
    (stud2
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~136 0 29 (_entity (_out ))))
      )
    )
    (prg1
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~138 0 34 (_entity (_out ))))
      )
    )
    (prg2
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~1310 0 39 (_entity (_out ))))
      )
    )
  )
  (_instantiation lab0 0 61 (_component square_wave )
    (_port
      ((clock)(clock))
      ((O)(s0))
    )
    (_use (_entity . square_wave)
    )
  )
  (_instantiation lab1 0 62 (_component stud1 )
    (_port
      ((clk)(clock))
      ((O)(s1))
    )
    (_use (_entity . stud1)
    )
  )
  (_instantiation lab2 0 63 (_component stud2 )
    (_port
      ((clock)(clock))
      ((O)(s2))
    )
    (_use (_entity . stud2)
    )
  )
  (_instantiation lab3 0 64 (_component prg1 )
    (_port
      ((clock)(clock))
      ((O)(s3))
    )
    (_use (_entity . prg1)
    )
  )
  (_instantiation lab4 0 65 (_component prg2 )
    (_port
      ((clock)(clock))
      ((O)(s4))
    )
    (_use (_entity . prg2)
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal control ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal length ~std_logic_vector{2~downto~0}~122 0 10 (_entity (_in ))))
    (_port (_internal reset_0 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal reset_1 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal output ~std_logic_vector{11~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal s0 ~std_logic_vector{7~downto~0}~1314 0 51 (_architecture (_uni ))))
    (_signal (_internal s1 ~std_logic_vector{7~downto~0}~1314 0 52 (_architecture (_uni ))))
    (_signal (_internal s2 ~std_logic_vector{7~downto~0}~1314 0 53 (_architecture (_uni ))))
    (_signal (_internal s3 ~std_logic_vector{7~downto~0}~1314 0 54 (_architecture (_uni ))))
    (_signal (_internal s4 ~std_logic_vector{7~downto~0}~1314 0 55 (_architecture (_uni ))))
    (_signal (_internal mux1 ~std_logic_vector{7~downto~0}~1314 0 57 (_architecture (_uni ))))
    (_process
      (line__67(_architecture 0 0 67 (_process (_simple)(_target(11))(_sensitivity(1)(3))(_read(6)(7)(8)(9)(10)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 3 2 )
    (3 3 3 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . average 1 -1
  )
)
I 000044 55 11189         1555856998524 sum
(_unit VHDL (sum 0 8 (sum 0 17 ))
  (_version v33)
  (_time 1555856998523 2019.04.21 17:29:58)
  (_source (\./src/sum.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1555856998509)
    (_use )
  )
  (_component
    (adder_8
      (_object
        (_port (_internal n1 ~std_logic_vector{7~downto~0}~132 0 54 (_entity (_in ))))
        (_port (_internal n2 ~std_logic_vector{7~downto~0}~134 0 55 (_entity (_in ))))
        (_port (_internal sum_8 ~std_logic_vector{8~downto~0}~136 0 56 (_entity (_out ))))
      )
    )
    (adder_9
      (_object
        (_port (_internal n1 ~std_logic_vector{8~downto~0}~138 0 60 (_entity (_in ))))
        (_port (_internal n2 ~std_logic_vector{8~downto~0}~1310 0 61 (_entity (_in ))))
        (_port (_internal sum_9 ~std_logic_vector{9~downto~0}~1312 0 62 (_entity (_out ))))
      )
    )
    (adder_10
      (_object
        (_port (_internal n1 ~std_logic_vector{9~downto~0}~1314 0 66 (_entity (_in ))))
        (_port (_internal n2 ~std_logic_vector{9~downto~0}~1316 0 67 (_entity (_in ))))
        (_port (_internal sum_10 ~std_logic_vector{10~downto~0}~1318 0 68 (_entity (_out ))))
      )
    )
    (adder_11
      (_object
        (_port (_internal n1 ~std_logic_vector{10~downto~0}~1320 0 72 (_entity (_in ))))
        (_port (_internal n2 ~std_logic_vector{10~downto~0}~1322 0 73 (_entity (_in ))))
        (_port (_internal sum_11 ~std_logic_vector{11~downto~0}~13 0 74 (_entity (_out ))))
      )
    )
  )
  (_instantiation L0 0 97 (_component adder_8 )
    (_port
      ((n1)(s0))
      ((n2)(s1))
      ((sum_8)(t0))
    )
    (_use (_entity . adder_8)
    )
  )
  (_instantiation L1 0 98 (_component adder_8 )
    (_port
      ((n1)(s2))
      ((n2)(s3))
      ((sum_8)(t1))
    )
    (_use (_entity . adder_8)
    )
  )
  (_instantiation L2 0 99 (_component adder_8 )
    (_port
      ((n1)(s4))
      ((n2)(s5))
      ((sum_8)(t2))
    )
    (_use (_entity . adder_8)
    )
  )
  (_instantiation L3 0 100 (_component adder_8 )
    (_port
      ((n1)(s6))
      ((n2)(s7))
      ((sum_8)(t3))
    )
    (_use (_entity . adder_8)
    )
  )
  (_instantiation L4 0 101 (_component adder_8 )
    (_port
      ((n1)(s8))
      ((n2)(s9))
      ((sum_8)(t4))
    )
    (_use (_entity . adder_8)
    )
  )
  (_instantiation L5 0 102 (_component adder_8 )
    (_port
      ((n1)(s10))
      ((n2)(s11))
      ((sum_8)(t5))
    )
    (_use (_entity . adder_8)
    )
  )
  (_instantiation L6 0 103 (_component adder_8 )
    (_port
      ((n1)(s12))
      ((n2)(s13))
      ((sum_8)(t6))
    )
    (_use (_entity . adder_8)
    )
  )
  (_instantiation L7 0 104 (_component adder_8 )
    (_port
      ((n1)(s14))
      ((n2)(s15))
      ((sum_8)(t7))
    )
    (_use (_entity . adder_8)
    )
  )
  (_instantiation M0 0 106 (_component adder_9 )
    (_port
      ((n1)(t0))
      ((n2)(t1))
      ((sum_9)(p0))
    )
    (_use (_entity . adder_9)
    )
  )
  (_instantiation M1 0 107 (_component adder_9 )
    (_port
      ((n1)(t2))
      ((n2)(t3))
      ((sum_9)(p1))
    )
    (_use (_entity . adder_9)
    )
  )
  (_instantiation M2 0 108 (_component adder_9 )
    (_port
      ((n1)(t4))
      ((n2)(t5))
      ((sum_9)(p2))
    )
    (_use (_entity . adder_9)
    )
  )
  (_instantiation M3 0 109 (_component adder_9 )
    (_port
      ((n1)(t6))
      ((n2)(t7))
      ((sum_9)(p3))
    )
    (_use (_entity . adder_9)
    )
  )
  (_instantiation N0 0 111 (_component adder_10 )
    (_port
      ((n1)(p0))
      ((n2)(p1))
      ((sum_10)(r0))
    )
    (_use (_entity . adder_10)
    )
  )
  (_instantiation n1 0 112 (_component adder_10 )
    (_port
      ((n1)(p2))
      ((n2)(p3))
      ((sum_10)(r1))
    )
    (_use (_entity . adder_10)
    )
  )
  (_instantiation O0 0 114 (_component adder_11 )
    (_port
      ((n1)(r0))
      ((n2)(r1))
      ((sum_11)(Sum16))
    )
    (_use (_entity . adder_11)
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal number ~std_logic_vector{7~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal Sum2 ~std_logic_vector{8~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Sum4 ~std_logic_vector{9~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_port (_internal Sum8 ~std_logic_vector{10~downto~0}~12 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal Sum16 ~std_logic_vector{11~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal s0 ~std_logic_vector{7~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal s1 ~std_logic_vector{7~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal s2 ~std_logic_vector{7~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal s3 ~std_logic_vector{7~downto~0}~13 0 22 (_architecture (_uni ))))
    (_signal (_internal s4 ~std_logic_vector{7~downto~0}~13 0 23 (_architecture (_uni ))))
    (_signal (_internal s5 ~std_logic_vector{7~downto~0}~13 0 24 (_architecture (_uni ))))
    (_signal (_internal s6 ~std_logic_vector{7~downto~0}~13 0 25 (_architecture (_uni ))))
    (_signal (_internal s7 ~std_logic_vector{7~downto~0}~13 0 26 (_architecture (_uni ))))
    (_signal (_internal s8 ~std_logic_vector{7~downto~0}~13 0 27 (_architecture (_uni ))))
    (_signal (_internal s9 ~std_logic_vector{7~downto~0}~13 0 28 (_architecture (_uni ))))
    (_signal (_internal s10 ~std_logic_vector{7~downto~0}~13 0 29 (_architecture (_uni ))))
    (_signal (_internal s11 ~std_logic_vector{7~downto~0}~13 0 30 (_architecture (_uni ))))
    (_signal (_internal s12 ~std_logic_vector{7~downto~0}~13 0 31 (_architecture (_uni ))))
    (_signal (_internal s13 ~std_logic_vector{7~downto~0}~13 0 32 (_architecture (_uni ))))
    (_signal (_internal s14 ~std_logic_vector{7~downto~0}~13 0 33 (_architecture (_uni ))))
    (_signal (_internal s15 ~std_logic_vector{7~downto~0}~13 0 34 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal t0 ~std_logic_vector{8~downto~0}~13 0 36 (_architecture (_uni ))))
    (_signal (_internal t1 ~std_logic_vector{8~downto~0}~13 0 37 (_architecture (_uni ))))
    (_signal (_internal t2 ~std_logic_vector{8~downto~0}~13 0 38 (_architecture (_uni ))))
    (_signal (_internal t3 ~std_logic_vector{8~downto~0}~13 0 39 (_architecture (_uni ))))
    (_signal (_internal t4 ~std_logic_vector{8~downto~0}~13 0 40 (_architecture (_uni ))))
    (_signal (_internal t5 ~std_logic_vector{8~downto~0}~13 0 41 (_architecture (_uni ))))
    (_signal (_internal t6 ~std_logic_vector{8~downto~0}~13 0 42 (_architecture (_uni ))))
    (_signal (_internal t7 ~std_logic_vector{8~downto~0}~13 0 43 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal p0 ~std_logic_vector{9~downto~0}~13 0 45 (_architecture (_uni ))))
    (_signal (_internal p1 ~std_logic_vector{9~downto~0}~13 0 46 (_architecture (_uni ))))
    (_signal (_internal p2 ~std_logic_vector{9~downto~0}~13 0 47 (_architecture (_uni ))))
    (_signal (_internal p3 ~std_logic_vector{9~downto~0}~13 0 48 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal r0 ~std_logic_vector{10~downto~0}~13 0 50 (_architecture (_uni ))))
    (_signal (_internal r1 ~std_logic_vector{10~downto~0}~13 0 51 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~132 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~136 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~138 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1310 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1312 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1314 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1316 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~1318 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~1320 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~1322 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_process
      (line__78(_architecture 0 0 78 (_process (_simple)(_target(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21))(_sensitivity(0))(_read(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(1)))))
      (line__116(_architecture 1 0 116 (_assignment (_simple)(_alias((Sum8)(r0)))(_target(4))(_sensitivity(34)))))
      (line__117(_architecture 2 0 117 (_assignment (_simple)(_alias((Sum4)(p0)))(_target(3))(_sensitivity(30)))))
      (line__118(_architecture 3 0 118 (_assignment (_simple)(_alias((Sum2)(t0)))(_target(2))(_sensitivity(22)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . sum 4 -1
  )
)
I 000048 55 7872          1555858770602 average
(_unit VHDL (average 0 7 (average 0 15 ))
  (_version v33)
  (_time 1555858770601 2019.04.21 17:59:30)
  (_source (\./src/average.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1555855854160)
    (_use )
  )
  (_component
    (square_wave
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~13 0 19 (_entity (_out ))))
      )
    )
    (stud1
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~134 0 24 (_entity (_out ))))
      )
    )
    (stud2
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~136 0 29 (_entity (_out ))))
      )
    )
    (prg1
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~138 0 34 (_entity (_out ))))
      )
    )
    (prg2
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~1310 0 39 (_entity (_out ))))
      )
    )
    (sum
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal number ~std_logic_vector{7~downto~0}~1312 0 44 (_entity (_in ))))
        (_port (_internal Sum2 ~std_logic_vector{8~downto~0}~13 0 45 (_entity (_out ))))
        (_port (_internal Sum4 ~std_logic_vector{9~downto~0}~13 0 46 (_entity (_out ))))
        (_port (_internal Sum8 ~std_logic_vector{10~downto~0}~13 0 47 (_entity (_out ))))
        (_port (_internal Sum16 ~std_logic_vector{11~downto~0}~13 0 48 (_entity (_out ))))
      )
    )
  )
  (_instantiation lab0 0 67 (_component square_wave )
    (_port
      ((clock)(clock))
      ((O)(s0))
    )
    (_use (_entity . square_wave)
    )
  )
  (_instantiation lab1 0 68 (_component stud1 )
    (_port
      ((clk)(clock))
      ((O)(s1))
    )
    (_use (_entity . stud1)
    )
  )
  (_instantiation lab2 0 69 (_component stud2 )
    (_port
      ((clock)(clock))
      ((O)(s2))
    )
    (_use (_entity . stud2)
    )
  )
  (_instantiation lab3 0 70 (_component prg1 )
    (_port
      ((clock)(clock))
      ((O)(s3))
    )
    (_use (_entity . prg1)
    )
  )
  (_instantiation lab4 0 71 (_component prg2 )
    (_port
      ((clock)(clock))
      ((O)(s4))
    )
    (_use (_entity . prg2)
    )
  )
  (_instantiation lab5 0 89 (_component sum )
    (_port
      ((clock)(clock))
      ((number)(mux0))
      ((Sum2)(ad2))
      ((Sum4)(ad4))
      ((Sum8)(ad8))
      ((Sum16)(ad16))
    )
    (_use (_entity . sum)
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal control ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal length ~std_logic_vector{2~downto~0}~122 0 10 (_entity (_in ))))
    (_port (_internal reset_0 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal reset_1 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal output ~std_logic_vector{11~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal s0 ~std_logic_vector{7~downto~0}~1314 0 51 (_architecture (_uni ))))
    (_signal (_internal s1 ~std_logic_vector{7~downto~0}~1314 0 52 (_architecture (_uni ))))
    (_signal (_internal s2 ~std_logic_vector{7~downto~0}~1314 0 53 (_architecture (_uni ))))
    (_signal (_internal s3 ~std_logic_vector{7~downto~0}~1314 0 54 (_architecture (_uni ))))
    (_signal (_internal s4 ~std_logic_vector{7~downto~0}~1314 0 55 (_architecture (_uni ))))
    (_signal (_internal mux0 ~std_logic_vector{7~downto~0}~1314 0 57 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1316 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal mux1 ~std_logic_vector{11~downto~0}~1316 0 58 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1318 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal ad2 ~std_logic_vector{8~downto~0}~1318 0 60 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1320 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal ad4 ~std_logic_vector{9~downto~0}~1320 0 61 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~1322 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal ad8 ~std_logic_vector{10~downto~0}~1322 0 62 (_architecture (_uni ))))
    (_signal (_internal ad16 ~std_logic_vector{11~downto~0}~1316 0 63 (_architecture (_uni ))))
    (_process
      (line__73(_architecture 0 0 73 (_process (_simple)(_target(11))(_sensitivity(1)(3))(_read(6)(7)(8)(9)(10)))))
      (line__90(_architecture 1 0 90 (_process (_simple)(_target(12))(_sensitivity(2)(4))(_read(15)(16)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 3 2 )
    (3 3 3 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 3 2 )
    (3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . average 2 -1
  )
)
I 000048 55 7908          1555858801253 average
(_unit VHDL (average 0 7 (average 0 15 ))
  (_version v33)
  (_time 1555858801252 2019.04.21 18:00:01)
  (_source (\./src/average.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1555855854160)
    (_use )
  )
  (_component
    (square_wave
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~13 0 19 (_entity (_out ))))
      )
    )
    (stud1
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~134 0 24 (_entity (_out ))))
      )
    )
    (stud2
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~136 0 29 (_entity (_out ))))
      )
    )
    (prg1
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~138 0 34 (_entity (_out ))))
      )
    )
    (prg2
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~1310 0 39 (_entity (_out ))))
      )
    )
    (sum
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal number ~std_logic_vector{7~downto~0}~1312 0 44 (_entity (_in ))))
        (_port (_internal Sum2 ~std_logic_vector{8~downto~0}~13 0 45 (_entity (_out ))))
        (_port (_internal Sum4 ~std_logic_vector{9~downto~0}~13 0 46 (_entity (_out ))))
        (_port (_internal Sum8 ~std_logic_vector{10~downto~0}~13 0 47 (_entity (_out ))))
        (_port (_internal Sum16 ~std_logic_vector{11~downto~0}~13 0 48 (_entity (_out ))))
      )
    )
  )
  (_instantiation lab0 0 67 (_component square_wave )
    (_port
      ((clock)(clock))
      ((O)(s0))
    )
    (_use (_entity . square_wave)
    )
  )
  (_instantiation lab1 0 68 (_component stud1 )
    (_port
      ((clk)(clock))
      ((O)(s1))
    )
    (_use (_entity . stud1)
    )
  )
  (_instantiation lab2 0 69 (_component stud2 )
    (_port
      ((clock)(clock))
      ((O)(s2))
    )
    (_use (_entity . stud2)
    )
  )
  (_instantiation lab3 0 70 (_component prg1 )
    (_port
      ((clock)(clock))
      ((O)(s3))
    )
    (_use (_entity . prg1)
    )
  )
  (_instantiation lab4 0 71 (_component prg2 )
    (_port
      ((clock)(clock))
      ((O)(s4))
    )
    (_use (_entity . prg2)
    )
  )
  (_instantiation lab5 0 89 (_component sum )
    (_port
      ((clock)(clock))
      ((number)(mux0))
      ((Sum2)(ad2))
      ((Sum4)(ad4))
      ((Sum8)(ad8))
      ((Sum16)(ad16))
    )
    (_use (_entity . sum)
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal control ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal length ~std_logic_vector{2~downto~0}~122 0 10 (_entity (_in ))))
    (_port (_internal reset_0 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal reset_1 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal output ~std_logic_vector{11~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal s0 ~std_logic_vector{7~downto~0}~1314 0 51 (_architecture (_uni ))))
    (_signal (_internal s1 ~std_logic_vector{7~downto~0}~1314 0 52 (_architecture (_uni ))))
    (_signal (_internal s2 ~std_logic_vector{7~downto~0}~1314 0 53 (_architecture (_uni ))))
    (_signal (_internal s3 ~std_logic_vector{7~downto~0}~1314 0 54 (_architecture (_uni ))))
    (_signal (_internal s4 ~std_logic_vector{7~downto~0}~1314 0 55 (_architecture (_uni ))))
    (_signal (_internal mux0 ~std_logic_vector{7~downto~0}~1314 0 57 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1316 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal mux1 ~std_logic_vector{11~downto~0}~1316 0 58 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1318 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal ad2 ~std_logic_vector{8~downto~0}~1318 0 60 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1320 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal ad4 ~std_logic_vector{9~downto~0}~1320 0 61 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~1322 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal ad8 ~std_logic_vector{10~downto~0}~1322 0 62 (_architecture (_uni ))))
    (_signal (_internal ad16 ~std_logic_vector{11~downto~0}~1316 0 63 (_architecture (_uni ))))
    (_process
      (line__73(_architecture 0 0 73 (_process (_simple)(_target(11))(_sensitivity(3)(1))(_read(6)(7)(8)(9)(10)))))
      (line__90(_architecture 1 0 90 (_process (_simple)(_target(12))(_sensitivity(2)(4))(_read(13)(14)(15)(16)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 3 2 )
    (3 3 3 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . average 2 -1
  )
)
I 000048 55 7908          1555858841047 average
(_unit VHDL (average 0 7 (average 0 15 ))
  (_version v33)
  (_time 1555858841046 2019.04.21 18:00:41)
  (_source (\./src/average.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1555855854160)
    (_use )
  )
  (_component
    (square_wave
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~13 0 19 (_entity (_out ))))
      )
    )
    (stud1
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~134 0 24 (_entity (_out ))))
      )
    )
    (stud2
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~136 0 29 (_entity (_out ))))
      )
    )
    (prg1
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~138 0 34 (_entity (_out ))))
      )
    )
    (prg2
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~1310 0 39 (_entity (_out ))))
      )
    )
    (sum
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal number ~std_logic_vector{7~downto~0}~1312 0 44 (_entity (_in ))))
        (_port (_internal Sum2 ~std_logic_vector{8~downto~0}~13 0 45 (_entity (_out ))))
        (_port (_internal Sum4 ~std_logic_vector{9~downto~0}~13 0 46 (_entity (_out ))))
        (_port (_internal Sum8 ~std_logic_vector{10~downto~0}~13 0 47 (_entity (_out ))))
        (_port (_internal Sum16 ~std_logic_vector{11~downto~0}~13 0 48 (_entity (_out ))))
      )
    )
  )
  (_instantiation lab0 0 67 (_component square_wave )
    (_port
      ((clock)(clock))
      ((O)(s0))
    )
    (_use (_entity . square_wave)
    )
  )
  (_instantiation lab1 0 68 (_component stud1 )
    (_port
      ((clk)(clock))
      ((O)(s1))
    )
    (_use (_entity . stud1)
    )
  )
  (_instantiation lab2 0 69 (_component stud2 )
    (_port
      ((clock)(clock))
      ((O)(s2))
    )
    (_use (_entity . stud2)
    )
  )
  (_instantiation lab3 0 70 (_component prg1 )
    (_port
      ((clock)(clock))
      ((O)(s3))
    )
    (_use (_entity . prg1)
    )
  )
  (_instantiation lab4 0 71 (_component prg2 )
    (_port
      ((clock)(clock))
      ((O)(s4))
    )
    (_use (_entity . prg2)
    )
  )
  (_instantiation lab5 0 89 (_component sum )
    (_port
      ((clock)(clock))
      ((number)(mux0))
      ((Sum2)(ad2))
      ((Sum4)(ad4))
      ((Sum8)(ad8))
      ((Sum16)(ad16))
    )
    (_use (_entity . sum)
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal control ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal length ~std_logic_vector{2~downto~0}~122 0 10 (_entity (_in ))))
    (_port (_internal reset_0 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal reset_1 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal output ~std_logic_vector{11~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal s0 ~std_logic_vector{7~downto~0}~1314 0 51 (_architecture (_uni ))))
    (_signal (_internal s1 ~std_logic_vector{7~downto~0}~1314 0 52 (_architecture (_uni ))))
    (_signal (_internal s2 ~std_logic_vector{7~downto~0}~1314 0 53 (_architecture (_uni ))))
    (_signal (_internal s3 ~std_logic_vector{7~downto~0}~1314 0 54 (_architecture (_uni ))))
    (_signal (_internal s4 ~std_logic_vector{7~downto~0}~1314 0 55 (_architecture (_uni ))))
    (_signal (_internal mux0 ~std_logic_vector{7~downto~0}~1314 0 57 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1316 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal mux1 ~std_logic_vector{11~downto~0}~1316 0 58 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1318 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal ad2 ~std_logic_vector{8~downto~0}~1318 0 60 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1320 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal ad4 ~std_logic_vector{9~downto~0}~1320 0 61 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~1322 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal ad8 ~std_logic_vector{10~downto~0}~1322 0 62 (_architecture (_uni ))))
    (_signal (_internal ad16 ~std_logic_vector{11~downto~0}~1316 0 63 (_architecture (_uni ))))
    (_process
      (line__73(_architecture 0 0 73 (_process (_simple)(_target(11))(_sensitivity(1)(3))(_read(6)(7)(8)(9)(10)))))
      (line__90(_architecture 1 0 90 (_process (_simple)(_target(12))(_sensitivity(4)(2))(_read(13)(14)(15)(16)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 3 2 )
    (3 3 3 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . average 2 -1
  )
)
I 000048 55 7908          1555858955105 average
(_unit VHDL (average 0 7 (average 0 15 ))
  (_version v33)
  (_time 1555858955104 2019.04.21 18:02:35)
  (_source (\./src/average.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1555855854160)
    (_use )
  )
  (_component
    (square_wave
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~13 0 19 (_entity (_out ))))
      )
    )
    (stud1
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~134 0 24 (_entity (_out ))))
      )
    )
    (stud2
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~136 0 29 (_entity (_out ))))
      )
    )
    (prg1
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~138 0 34 (_entity (_out ))))
      )
    )
    (prg2
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~1310 0 39 (_entity (_out ))))
      )
    )
    (sum
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal number ~std_logic_vector{7~downto~0}~1312 0 44 (_entity (_in ))))
        (_port (_internal Sum2 ~std_logic_vector{8~downto~0}~13 0 45 (_entity (_out ))))
        (_port (_internal Sum4 ~std_logic_vector{9~downto~0}~13 0 46 (_entity (_out ))))
        (_port (_internal Sum8 ~std_logic_vector{10~downto~0}~13 0 47 (_entity (_out ))))
        (_port (_internal Sum16 ~std_logic_vector{11~downto~0}~13 0 48 (_entity (_out ))))
      )
    )
  )
  (_instantiation lab0 0 67 (_component square_wave )
    (_port
      ((clock)(clock))
      ((O)(s0))
    )
    (_use (_entity . square_wave)
    )
  )
  (_instantiation lab1 0 68 (_component stud1 )
    (_port
      ((clk)(clock))
      ((O)(s1))
    )
    (_use (_entity . stud1)
    )
  )
  (_instantiation lab2 0 69 (_component stud2 )
    (_port
      ((clock)(clock))
      ((O)(s2))
    )
    (_use (_entity . stud2)
    )
  )
  (_instantiation lab3 0 70 (_component prg1 )
    (_port
      ((clock)(clock))
      ((O)(s3))
    )
    (_use (_entity . prg1)
    )
  )
  (_instantiation lab4 0 71 (_component prg2 )
    (_port
      ((clock)(clock))
      ((O)(s4))
    )
    (_use (_entity . prg2)
    )
  )
  (_instantiation lab5 0 89 (_component sum )
    (_port
      ((clock)(clock))
      ((number)(mux0))
      ((Sum2)(ad2))
      ((Sum4)(ad4))
      ((Sum8)(ad8))
      ((Sum16)(ad16))
    )
    (_use (_entity . sum)
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal control ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal length ~std_logic_vector{2~downto~0}~122 0 10 (_entity (_in ))))
    (_port (_internal reset_0 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal reset_1 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal output ~std_logic_vector{11~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal s0 ~std_logic_vector{7~downto~0}~1314 0 51 (_architecture (_uni ))))
    (_signal (_internal s1 ~std_logic_vector{7~downto~0}~1314 0 52 (_architecture (_uni ))))
    (_signal (_internal s2 ~std_logic_vector{7~downto~0}~1314 0 53 (_architecture (_uni ))))
    (_signal (_internal s3 ~std_logic_vector{7~downto~0}~1314 0 54 (_architecture (_uni ))))
    (_signal (_internal s4 ~std_logic_vector{7~downto~0}~1314 0 55 (_architecture (_uni ))))
    (_signal (_internal mux0 ~std_logic_vector{7~downto~0}~1314 0 57 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1316 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal mux1 ~std_logic_vector{11~downto~0}~1316 0 58 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1318 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal ad2 ~std_logic_vector{8~downto~0}~1318 0 60 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1320 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal ad4 ~std_logic_vector{9~downto~0}~1320 0 61 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~1322 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal ad8 ~std_logic_vector{10~downto~0}~1322 0 62 (_architecture (_uni ))))
    (_signal (_internal ad16 ~std_logic_vector{11~downto~0}~1316 0 63 (_architecture (_uni ))))
    (_process
      (line__73(_architecture 0 0 73 (_process (_simple)(_target(11))(_sensitivity(3)(1))(_read(6)(7)(8)(9)(10)))))
      (line__90(_architecture 1 0 90 (_process (_simple)(_target(12))(_sensitivity(4)(2))(_read(13)(14)(15)(16)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 3 2 )
    (3 3 3 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . average 2 -1
  )
)
I 000048 55 8242          1555859916730 average
(_unit VHDL (average 0 7 (average 0 15 ))
  (_version v33)
  (_time 1555859916733 2019.04.21 18:18:36)
  (_source (\./src/average.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1555855854160)
    (_use )
  )
  (_component
    (square_wave
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~13 0 19 (_entity (_out ))))
      )
    )
    (stud1
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~134 0 24 (_entity (_out ))))
      )
    )
    (stud2
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~136 0 29 (_entity (_out ))))
      )
    )
    (prg1
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~138 0 34 (_entity (_out ))))
      )
    )
    (prg2
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~1310 0 39 (_entity (_out ))))
      )
    )
    (sum
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal number ~std_logic_vector{7~downto~0}~1312 0 44 (_entity (_in ))))
        (_port (_internal Sum2 ~std_logic_vector{8~downto~0}~13 0 45 (_entity (_out ))))
        (_port (_internal Sum4 ~std_logic_vector{9~downto~0}~13 0 46 (_entity (_out ))))
        (_port (_internal Sum8 ~std_logic_vector{10~downto~0}~13 0 47 (_entity (_out ))))
        (_port (_internal Sum16 ~std_logic_vector{11~downto~0}~13 0 48 (_entity (_out ))))
      )
    )
  )
  (_instantiation lab0 0 67 (_component square_wave )
    (_port
      ((clock)(clock))
      ((O)(s0))
    )
    (_use (_entity . square_wave)
    )
  )
  (_instantiation lab1 0 68 (_component stud1 )
    (_port
      ((clk)(clock))
      ((O)(s1))
    )
    (_use (_entity . stud1)
    )
  )
  (_instantiation lab2 0 69 (_component stud2 )
    (_port
      ((clock)(clock))
      ((O)(s2))
    )
    (_use (_entity . stud2)
    )
  )
  (_instantiation lab3 0 70 (_component prg1 )
    (_port
      ((clock)(clock))
      ((O)(s3))
    )
    (_use (_entity . prg1)
    )
  )
  (_instantiation lab4 0 71 (_component prg2 )
    (_port
      ((clock)(clock))
      ((O)(s4))
    )
    (_use (_entity . prg2)
    )
  )
  (_instantiation lab5 0 89 (_component sum )
    (_port
      ((clock)(clock))
      ((number)(mux0))
      ((Sum2)(ad2))
      ((Sum4)(ad4))
      ((Sum8)(ad8))
      ((Sum16)(ad16))
    )
    (_use (_entity . sum)
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal control ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal length ~std_logic_vector{2~downto~0}~122 0 10 (_entity (_in ))))
    (_port (_internal reset_0 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal reset_1 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal output ~std_logic_vector{11~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal s0 ~std_logic_vector{7~downto~0}~1314 0 51 (_architecture (_uni ))))
    (_signal (_internal s1 ~std_logic_vector{7~downto~0}~1314 0 52 (_architecture (_uni ))))
    (_signal (_internal s2 ~std_logic_vector{7~downto~0}~1314 0 53 (_architecture (_uni ))))
    (_signal (_internal s3 ~std_logic_vector{7~downto~0}~1314 0 54 (_architecture (_uni ))))
    (_signal (_internal s4 ~std_logic_vector{7~downto~0}~1314 0 55 (_architecture (_uni ))))
    (_signal (_internal mux0 ~std_logic_vector{7~downto~0}~1314 0 57 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1316 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal mux1 ~std_logic_vector{11~downto~0}~1316 0 58 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1318 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal ad2 ~std_logic_vector{8~downto~0}~1318 0 60 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1320 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal ad4 ~std_logic_vector{9~downto~0}~1320 0 61 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~1322 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal ad8 ~std_logic_vector{10~downto~0}~1322 0 62 (_architecture (_uni ))))
    (_signal (_internal ad16 ~std_logic_vector{11~downto~0}~1316 0 63 (_architecture (_uni ))))
    (_type (_internal ~BIT_VECTOR{11~downto~0}~13 0 92 (_array ~extSTD.STANDARD.BIT ((_downto (i 11)(i 0))))))
    (_variable (_internal v ~BIT_VECTOR{11~downto~0}~13 0 92 (_process 1 )))
    (_process
      (line__73(_architecture 0 0 73 (_process (_simple)(_target(11))(_sensitivity(3)(1))(_read(6)(7)(8)(9)(10)))))
      (line__90(_architecture 1 0 90 (_process (_simple)(_target(12))(_sensitivity(2)(4))(_read(13)(14)(15)(16)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 3 2 )
    (3 3 3 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
    (0 0 0 0 0 0 0 0 0 0 0 0 )
  )
  (_model . average 2 -1
  )
)
I 000048 55 8362          1555859979678 average
(_unit VHDL (average 0 7 (average 0 15 ))
  (_version v33)
  (_time 1555859979677 2019.04.21 18:19:39)
  (_source (\./src/average.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1555855854160)
    (_use )
  )
  (_component
    (square_wave
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~13 0 19 (_entity (_out ))))
      )
    )
    (stud1
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~134 0 24 (_entity (_out ))))
      )
    )
    (stud2
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~136 0 29 (_entity (_out ))))
      )
    )
    (prg1
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~138 0 34 (_entity (_out ))))
      )
    )
    (prg2
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~1310 0 39 (_entity (_out ))))
      )
    )
    (sum
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal number ~std_logic_vector{7~downto~0}~1312 0 44 (_entity (_in ))))
        (_port (_internal Sum2 ~std_logic_vector{8~downto~0}~13 0 45 (_entity (_out ))))
        (_port (_internal Sum4 ~std_logic_vector{9~downto~0}~13 0 46 (_entity (_out ))))
        (_port (_internal Sum8 ~std_logic_vector{10~downto~0}~13 0 47 (_entity (_out ))))
        (_port (_internal Sum16 ~std_logic_vector{11~downto~0}~13 0 48 (_entity (_out ))))
      )
    )
  )
  (_instantiation lab0 0 67 (_component square_wave )
    (_port
      ((clock)(clock))
      ((O)(s0))
    )
    (_use (_entity . square_wave)
    )
  )
  (_instantiation lab1 0 68 (_component stud1 )
    (_port
      ((clk)(clock))
      ((O)(s1))
    )
    (_use (_entity . stud1)
    )
  )
  (_instantiation lab2 0 69 (_component stud2 )
    (_port
      ((clock)(clock))
      ((O)(s2))
    )
    (_use (_entity . stud2)
    )
  )
  (_instantiation lab3 0 70 (_component prg1 )
    (_port
      ((clock)(clock))
      ((O)(s3))
    )
    (_use (_entity . prg1)
    )
  )
  (_instantiation lab4 0 71 (_component prg2 )
    (_port
      ((clock)(clock))
      ((O)(s4))
    )
    (_use (_entity . prg2)
    )
  )
  (_instantiation lab5 0 89 (_component sum )
    (_port
      ((clock)(clock))
      ((number)(mux0))
      ((Sum2)(ad2))
      ((Sum4)(ad4))
      ((Sum8)(ad8))
      ((Sum16)(ad16))
    )
    (_use (_entity . sum)
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal control ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal length ~std_logic_vector{2~downto~0}~122 0 10 (_entity (_in ))))
    (_port (_internal reset_0 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal reset_1 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal output ~std_logic_vector{11~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal s0 ~std_logic_vector{7~downto~0}~1314 0 51 (_architecture (_uni ))))
    (_signal (_internal s1 ~std_logic_vector{7~downto~0}~1314 0 52 (_architecture (_uni ))))
    (_signal (_internal s2 ~std_logic_vector{7~downto~0}~1314 0 53 (_architecture (_uni ))))
    (_signal (_internal s3 ~std_logic_vector{7~downto~0}~1314 0 54 (_architecture (_uni ))))
    (_signal (_internal s4 ~std_logic_vector{7~downto~0}~1314 0 55 (_architecture (_uni ))))
    (_signal (_internal mux0 ~std_logic_vector{7~downto~0}~1314 0 57 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1316 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal mux1 ~std_logic_vector{11~downto~0}~1316 0 58 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1318 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal ad2 ~std_logic_vector{8~downto~0}~1318 0 60 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1320 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal ad4 ~std_logic_vector{9~downto~0}~1320 0 61 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~1322 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal ad8 ~std_logic_vector{10~downto~0}~1322 0 62 (_architecture (_uni ))))
    (_signal (_internal ad16 ~std_logic_vector{11~downto~0}~1316 0 63 (_architecture (_uni ))))
    (_type (_internal ~BIT_VECTOR{11~downto~0}~13 0 92 (_array ~extSTD.STANDARD.BIT ((_downto (i 11)(i 0))))))
    (_variable (_internal v ~BIT_VECTOR{11~downto~0}~13 0 92 (_process 1 )))
    (_process
      (line__73(_architecture 0 0 73 (_process (_simple)(_target(11))(_sensitivity(1)(3))(_read(6)(7)(8)(9)(10)))))
      (line__90(_architecture 1 0 90 (_process (_simple)(_target(12))(_sensitivity(2)(4))(_read(13)(14)(15)(16)))))
      (line__115(_architecture 2 0 115 (_assignment (_simple)(_alias((output)(mux1)))(_target(5))(_sensitivity(12)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 3 2 )
    (3 3 3 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
    (0 0 0 0 0 0 0 0 0 0 0 0 )
  )
  (_model . average 3 -1
  )
)
I 000048 55 8398          1555861155466 average
(_unit VHDL (average 0 7 (average 0 15 ))
  (_version v33)
  (_time 1555861155465 2019.04.21 18:39:15)
  (_source (\./src/average.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1555855854160)
    (_use )
  )
  (_component
    (square_wave
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~13 0 19 (_entity (_out ))))
      )
    )
    (stud1
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~134 0 24 (_entity (_out ))))
      )
    )
    (stud2
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~136 0 29 (_entity (_out ))))
      )
    )
    (prg1
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~138 0 34 (_entity (_out ))))
      )
    )
    (prg2
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~1310 0 39 (_entity (_out ))))
      )
    )
    (sum
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal number ~std_logic_vector{7~downto~0}~1312 0 44 (_entity (_in ))))
        (_port (_internal Sum2 ~std_logic_vector{8~downto~0}~13 0 45 (_entity (_out ))))
        (_port (_internal Sum4 ~std_logic_vector{9~downto~0}~13 0 46 (_entity (_out ))))
        (_port (_internal Sum8 ~std_logic_vector{10~downto~0}~13 0 47 (_entity (_out ))))
        (_port (_internal Sum16 ~std_logic_vector{11~downto~0}~13 0 48 (_entity (_out ))))
      )
    )
  )
  (_instantiation lab0 0 67 (_component square_wave )
    (_port
      ((clock)(clock))
      ((O)(s0))
    )
    (_use (_entity . square_wave)
    )
  )
  (_instantiation lab1 0 68 (_component stud1 )
    (_port
      ((clk)(clock))
      ((O)(s1))
    )
    (_use (_entity . stud1)
    )
  )
  (_instantiation lab2 0 69 (_component stud2 )
    (_port
      ((clock)(clock))
      ((O)(s2))
    )
    (_use (_entity . stud2)
    )
  )
  (_instantiation lab3 0 70 (_component prg1 )
    (_port
      ((clock)(clock))
      ((O)(s3))
    )
    (_use (_entity . prg1)
    )
  )
  (_instantiation lab4 0 71 (_component prg2 )
    (_port
      ((clock)(clock))
      ((O)(s4))
    )
    (_use (_entity . prg2)
    )
  )
  (_instantiation lab5 0 89 (_component sum )
    (_port
      ((clock)(clock))
      ((number)(mux0))
      ((Sum2)(ad2))
      ((Sum4)(ad4))
      ((Sum8)(ad8))
      ((Sum16)(ad16))
    )
    (_use (_entity . sum)
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal control ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal length ~std_logic_vector{2~downto~0}~122 0 10 (_entity (_in ))))
    (_port (_internal reset_0 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal reset_1 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal output ~std_logic_vector{11~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal s0 ~std_logic_vector{7~downto~0}~1314 0 51 (_architecture (_uni ))))
    (_signal (_internal s1 ~std_logic_vector{7~downto~0}~1314 0 52 (_architecture (_uni ))))
    (_signal (_internal s2 ~std_logic_vector{7~downto~0}~1314 0 53 (_architecture (_uni ))))
    (_signal (_internal s3 ~std_logic_vector{7~downto~0}~1314 0 54 (_architecture (_uni ))))
    (_signal (_internal s4 ~std_logic_vector{7~downto~0}~1314 0 55 (_architecture (_uni ))))
    (_signal (_internal mux0 ~std_logic_vector{7~downto~0}~1314 0 57 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1316 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal mux1 ~std_logic_vector{11~downto~0}~1316 0 58 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1318 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal ad2 ~std_logic_vector{8~downto~0}~1318 0 60 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1320 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal ad4 ~std_logic_vector{9~downto~0}~1320 0 61 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~1322 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal ad8 ~std_logic_vector{10~downto~0}~1322 0 62 (_architecture (_uni ))))
    (_signal (_internal ad16 ~std_logic_vector{11~downto~0}~1316 0 63 (_architecture (_uni ))))
    (_type (_internal ~BIT_VECTOR{11~downto~0}~13 0 92 (_array ~extSTD.STANDARD.BIT ((_downto (i 11)(i 0))))))
    (_variable (_internal v ~BIT_VECTOR{11~downto~0}~13 0 92 (_process 1 )))
    (_process
      (line__73(_architecture 0 0 73 (_process (_simple)(_target(11))(_sensitivity(1)(3))(_read(6)(7)(8)(9)(10)))))
      (line__90(_architecture 1 0 90 (_process (_simple)(_target(12))(_sensitivity(2)(4))(_read(13)(14)(15)(16)))))
      (line__115(_architecture 2 0 115 (_assignment (_simple)(_alias((output)(mux1)))(_target(5))(_sensitivity(12)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 3 2 )
    (3 3 3 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
    (0 0 0 )
    (0 0 )
    (0 )
    (0 0 0 0 0 0 0 0 0 0 0 0 )
  )
  (_model . average 3 -1
  )
)
I 000048 55 8412          1555861656254 average
(_unit VHDL (average 0 7 (average 0 15 ))
  (_version v33)
  (_time 1555861656254 2019.04.21 18:47:36)
  (_source (\./src/average.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1555855854160)
    (_use )
  )
  (_component
    (square_wave
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~13 0 19 (_entity (_out ))))
      )
    )
    (stud1
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~134 0 24 (_entity (_out ))))
      )
    )
    (stud2
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~136 0 29 (_entity (_out ))))
      )
    )
    (prg1
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~138 0 34 (_entity (_out ))))
      )
    )
    (prg2
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~1310 0 39 (_entity (_out ))))
      )
    )
    (sum
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal number ~std_logic_vector{7~downto~0}~1312 0 44 (_entity (_in ))))
        (_port (_internal Sum2 ~std_logic_vector{8~downto~0}~13 0 45 (_entity (_out ))))
        (_port (_internal Sum4 ~std_logic_vector{9~downto~0}~13 0 46 (_entity (_out ))))
        (_port (_internal Sum8 ~std_logic_vector{10~downto~0}~13 0 47 (_entity (_out ))))
        (_port (_internal Sum16 ~std_logic_vector{11~downto~0}~13 0 48 (_entity (_out ))))
      )
    )
  )
  (_instantiation lab0 0 67 (_component square_wave )
    (_port
      ((clock)(clock))
      ((O)(s0))
    )
    (_use (_entity . square_wave)
    )
  )
  (_instantiation lab1 0 68 (_component stud1 )
    (_port
      ((clk)(clock))
      ((O)(s1))
    )
    (_use (_entity . stud1)
    )
  )
  (_instantiation lab2 0 69 (_component stud2 )
    (_port
      ((clock)(clock))
      ((O)(s2))
    )
    (_use (_entity . stud2)
    )
  )
  (_instantiation lab3 0 70 (_component prg1 )
    (_port
      ((clock)(clock))
      ((O)(s3))
    )
    (_use (_entity . prg1)
    )
  )
  (_instantiation lab4 0 71 (_component prg2 )
    (_port
      ((clock)(clock))
      ((O)(s4))
    )
    (_use (_entity . prg2)
    )
  )
  (_instantiation lab5 0 89 (_component sum )
    (_port
      ((clock)(clock))
      ((number)(mux0))
      ((Sum2)(ad2))
      ((Sum4)(ad4))
      ((Sum8)(ad8))
      ((Sum16)(ad16))
    )
    (_use (_entity . sum)
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal control ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal length ~std_logic_vector{2~downto~0}~122 0 10 (_entity (_in ))))
    (_port (_internal reset_0 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal reset_1 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal output ~std_logic_vector{11~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal s0 ~std_logic_vector{7~downto~0}~1314 0 51 (_architecture (_uni ))))
    (_signal (_internal s1 ~std_logic_vector{7~downto~0}~1314 0 52 (_architecture (_uni ))))
    (_signal (_internal s2 ~std_logic_vector{7~downto~0}~1314 0 53 (_architecture (_uni ))))
    (_signal (_internal s3 ~std_logic_vector{7~downto~0}~1314 0 54 (_architecture (_uni ))))
    (_signal (_internal s4 ~std_logic_vector{7~downto~0}~1314 0 55 (_architecture (_uni ))))
    (_signal (_internal mux0 ~std_logic_vector{7~downto~0}~1314 0 57 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1316 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal mux1 ~std_logic_vector{11~downto~0}~1316 0 58 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1318 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal ad2 ~std_logic_vector{8~downto~0}~1318 0 60 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1320 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal ad4 ~std_logic_vector{9~downto~0}~1320 0 61 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~1322 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal ad8 ~std_logic_vector{10~downto~0}~1322 0 62 (_architecture (_uni ))))
    (_signal (_internal ad16 ~std_logic_vector{11~downto~0}~1316 0 63 (_architecture (_uni ))))
    (_type (_internal ~BIT_VECTOR{11~downto~0}~13 0 92 (_array ~extSTD.STANDARD.BIT ((_downto (i 11)(i 0))))))
    (_variable (_internal v ~BIT_VECTOR{11~downto~0}~13 0 92 (_process 1 )))
    (_process
      (line__73(_architecture 0 0 73 (_process (_simple)(_target(11))(_sensitivity(3)(1)(0))(_read(6)(7)(8)(9)(10)))))
      (line__90(_architecture 1 0 90 (_process (_simple)(_target(12))(_sensitivity(2)(0)(4))(_read(13)(14)(15)(16)))))
      (line__115(_architecture 2 0 115 (_assignment (_simple)(_alias((output)(mux1)))(_target(5))(_sensitivity(12)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 3 2 )
    (3 3 3 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
    (0 0 0 )
    (0 0 )
    (0 )
    (0 0 0 0 0 0 0 0 0 0 0 0 )
  )
  (_model . average 3 -1
  )
)
I 000048 55 8412          1555914618577 average
(_unit VHDL (average 0 7 (average 0 15 ))
  (_version v33)
  (_time 1555914618576 2019.04.22 09:30:18)
  (_source (\./src/average.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1555855854160)
    (_use )
  )
  (_component
    (square_wave
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~13 0 19 (_entity (_out ))))
      )
    )
    (stud1
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~134 0 24 (_entity (_out ))))
      )
    )
    (stud2
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~136 0 29 (_entity (_out ))))
      )
    )
    (prg1
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~138 0 34 (_entity (_out ))))
      )
    )
    (prg2
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~1310 0 39 (_entity (_out ))))
      )
    )
    (sum
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal number ~std_logic_vector{7~downto~0}~1312 0 44 (_entity (_in ))))
        (_port (_internal Sum2 ~std_logic_vector{8~downto~0}~13 0 45 (_entity (_out ))))
        (_port (_internal Sum4 ~std_logic_vector{9~downto~0}~13 0 46 (_entity (_out ))))
        (_port (_internal Sum8 ~std_logic_vector{10~downto~0}~13 0 47 (_entity (_out ))))
        (_port (_internal Sum16 ~std_logic_vector{11~downto~0}~13 0 48 (_entity (_out ))))
      )
    )
  )
  (_instantiation lab0 0 67 (_component square_wave )
    (_port
      ((clock)(clock))
      ((O)(s0))
    )
    (_use (_entity . square_wave)
    )
  )
  (_instantiation lab1 0 68 (_component stud1 )
    (_port
      ((clk)(clock))
      ((O)(s1))
    )
    (_use (_entity . stud1)
    )
  )
  (_instantiation lab2 0 69 (_component stud2 )
    (_port
      ((clock)(clock))
      ((O)(s2))
    )
    (_use (_entity . stud2)
    )
  )
  (_instantiation lab3 0 70 (_component prg1 )
    (_port
      ((clock)(clock))
      ((O)(s3))
    )
    (_use (_entity . prg1)
    )
  )
  (_instantiation lab4 0 71 (_component prg2 )
    (_port
      ((clock)(clock))
      ((O)(s4))
    )
    (_use (_entity . prg2)
    )
  )
  (_instantiation lab5 0 89 (_component sum )
    (_port
      ((clock)(clock))
      ((number)(mux0))
      ((Sum2)(ad2))
      ((Sum4)(ad4))
      ((Sum8)(ad8))
      ((Sum16)(ad16))
    )
    (_use (_entity . sum)
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal control ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal length ~std_logic_vector{2~downto~0}~122 0 10 (_entity (_in ))))
    (_port (_internal reset_0 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal reset_1 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal output ~std_logic_vector{11~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal s0 ~std_logic_vector{7~downto~0}~1314 0 51 (_architecture (_uni ))))
    (_signal (_internal s1 ~std_logic_vector{7~downto~0}~1314 0 52 (_architecture (_uni ))))
    (_signal (_internal s2 ~std_logic_vector{7~downto~0}~1314 0 53 (_architecture (_uni ))))
    (_signal (_internal s3 ~std_logic_vector{7~downto~0}~1314 0 54 (_architecture (_uni ))))
    (_signal (_internal s4 ~std_logic_vector{7~downto~0}~1314 0 55 (_architecture (_uni ))))
    (_signal (_internal mux0 ~std_logic_vector{7~downto~0}~1314 0 57 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1316 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal mux1 ~std_logic_vector{11~downto~0}~1316 0 58 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1318 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal ad2 ~std_logic_vector{8~downto~0}~1318 0 60 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1320 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal ad4 ~std_logic_vector{9~downto~0}~1320 0 61 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~1322 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal ad8 ~std_logic_vector{10~downto~0}~1322 0 62 (_architecture (_uni ))))
    (_signal (_internal ad16 ~std_logic_vector{11~downto~0}~1316 0 63 (_architecture (_uni ))))
    (_type (_internal ~BIT_VECTOR{11~downto~0}~13 0 92 (_array ~extSTD.STANDARD.BIT ((_downto (i 11)(i 0))))))
    (_variable (_internal v ~BIT_VECTOR{11~downto~0}~13 0 92 (_process 1 )))
    (_process
      (line__73(_architecture 0 0 73 (_process (_simple)(_target(11))(_sensitivity(0)(1)(3))(_read(6)(7)(8)(9)(10)))))
      (line__90(_architecture 1 0 90 (_process (_simple)(_target(12))(_sensitivity(4)(0)(2))(_read(13)(14)(15)(16)))))
      (line__114(_architecture 2 0 114 (_assignment (_simple)(_alias((output)(mux1)))(_target(5))(_sensitivity(12)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 3 2 )
    (3 3 3 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
    (0 0 0 )
    (0 0 )
    (0 )
    (0 0 0 0 0 0 0 0 0 0 0 0 )
  )
  (_model . average 3 -1
  )
)
I 000045 55 1533          1555916456813 prg1
(_unit VHDL (prg1 0 5 (prg1 0 10 ))
  (_version v33)
  (_time 1555916456813 2019.04.22 10:00:56)
  (_source (\./src/prg_15.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1555840762919)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal O ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal s ~std_logic_vector{3~downto~0}~13 0 12 (_architecture (_uni (_string \"1101"\)))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(2(3))(2(2))(2(1))(2(0)))(_sensitivity(0))(_read(2(1))(2(0))(2(3))(2(2))))))
      (line__24(_architecture 1 0 24 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . prg1 2 -1
  )
)
I 000052 55 1594          1555916456954 behavioural
(_unit VHDL (square_wave 0 5 (behavioural 0 10 ))
  (_version v33)
  (_time 1555916456953 2019.04.22 10:00:56)
  (_source (\./src/square_wave.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1555840706622)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal O ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal s ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni (_string \"11011000"\)))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(2(7))(2(6))(2(5))(2(4))(2(3))(2(2))(2(1))(2(0)))(_sensitivity(0))(_read(2(0))(2(7))(2(6))(2(5))(2(4))(2(3))(2(2))(2(1))))))
      (line__28(_architecture 1 0 28 (_assignment (_simple)(_alias((O)(s)))(_target(1))(_sensitivity(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . behavioural 2 -1
  )
)
I 000052 55 1594          1555916961554 behavioural
(_unit VHDL (square_wave 0 5 (behavioural 0 10 ))
  (_version v33)
  (_time 1555916961554 2019.04.22 10:09:21)
  (_source (\./src/square_wave.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1555840706622)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal O ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal s ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni (_string \"11011000"\)))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(2(7))(2(6))(2(5))(2(4))(2(3))(2(2))(2(1))(2(0)))(_sensitivity(0))(_read(2(0))(2(7))(2(6))(2(5))(2(4))(2(3))(2(2))(2(1))))))
      (line__28(_architecture 1 0 28 (_assignment (_simple)(_alias((O)(s)))(_target(1))(_sensitivity(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . behavioural 2 -1
  )
)
I 000048 55 8544          1555918437809 average
(_unit VHDL (average 0 7 (average 0 15 ))
  (_version v33)
  (_time 1555918437808 2019.04.22 10:33:57)
  (_source (\./src/average.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1555855854160)
    (_use )
  )
  (_component
    (square_wave
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~13 0 19 (_entity (_out ))))
      )
    )
    (stud1
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~134 0 24 (_entity (_out ))))
      )
    )
    (stud2
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~136 0 29 (_entity (_out ))))
      )
    )
    (prg1
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~138 0 34 (_entity (_out ))))
      )
    )
    (prg2
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~1310 0 39 (_entity (_out ))))
      )
    )
    (sum
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal number ~std_logic_vector{7~downto~0}~1312 0 44 (_entity (_in ))))
        (_port (_internal Sum2 ~std_logic_vector{8~downto~0}~13 0 45 (_entity (_out ))))
        (_port (_internal Sum4 ~std_logic_vector{9~downto~0}~13 0 46 (_entity (_out ))))
        (_port (_internal Sum8 ~std_logic_vector{10~downto~0}~13 0 47 (_entity (_out ))))
        (_port (_internal Sum16 ~std_logic_vector{11~downto~0}~13 0 48 (_entity (_out ))))
      )
    )
  )
  (_instantiation lab0 0 67 (_component square_wave )
    (_port
      ((clock)(clock))
      ((O)(s0))
    )
    (_use (_entity . square_wave)
    )
  )
  (_instantiation lab1 0 68 (_component stud1 )
    (_port
      ((clk)(clock))
      ((O)(s1))
    )
    (_use (_entity . stud1)
    )
  )
  (_instantiation lab2 0 69 (_component stud2 )
    (_port
      ((clock)(clock))
      ((O)(s2))
    )
    (_use (_entity . stud2)
    )
  )
  (_instantiation lab3 0 70 (_component prg1 )
    (_port
      ((clock)(clock))
      ((O)(s3))
    )
    (_use (_entity . prg1)
    )
  )
  (_instantiation lab4 0 71 (_component prg2 )
    (_port
      ((clock)(clock))
      ((O)(s4))
    )
    (_use (_entity . prg2)
    )
  )
  (_instantiation lab5 0 89 (_component sum )
    (_port
      ((clock)(clock))
      ((number)(mux0))
      ((Sum2)(ad2))
      ((Sum4)(ad4))
      ((Sum8)(ad8))
      ((Sum16)(ad16))
    )
    (_use (_entity . sum)
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal control ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal length ~std_logic_vector{2~downto~0}~122 0 10 (_entity (_in ))))
    (_port (_internal reset_0 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal reset_1 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal output ~std_logic_vector{11~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal s0 ~std_logic_vector{7~downto~0}~1314 0 51 (_architecture (_uni ))))
    (_signal (_internal s1 ~std_logic_vector{7~downto~0}~1314 0 52 (_architecture (_uni ))))
    (_signal (_internal s2 ~std_logic_vector{7~downto~0}~1314 0 53 (_architecture (_uni ))))
    (_signal (_internal s3 ~std_logic_vector{7~downto~0}~1314 0 54 (_architecture (_uni ))))
    (_signal (_internal s4 ~std_logic_vector{7~downto~0}~1314 0 55 (_architecture (_uni ))))
    (_signal (_internal mux0 ~std_logic_vector{7~downto~0}~1314 0 57 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1316 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal mux1 ~std_logic_vector{11~downto~0}~1316 0 58 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1318 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal ad2 ~std_logic_vector{8~downto~0}~1318 0 60 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1320 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal ad4 ~std_logic_vector{9~downto~0}~1320 0 61 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~1322 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal ad8 ~std_logic_vector{10~downto~0}~1322 0 62 (_architecture (_uni ))))
    (_signal (_internal ad16 ~std_logic_vector{11~downto~0}~1316 0 63 (_architecture (_uni ))))
    (_type (_internal ~BIT_VECTOR{11~downto~0}~13 0 92 (_array ~extSTD.STANDARD.BIT ((_downto (i 11)(i 0))))))
    (_variable (_internal v ~BIT_VECTOR{11~downto~0}~13 0 92 (_process 1 )))
    (_process
      (line__73(_architecture 0 0 73 (_process (_simple)(_target(11))(_sensitivity(3)(0)(1))(_read(6)(7)(8)(9)(10)))))
      (line__90(_architecture 1 0 90 (_process (_simple)(_target(12)(13)(14)(15)(16))(_sensitivity(4)(2)(0))(_read(13)(14)(15)(16)))))
      (line__118(_architecture 2 0 118 (_assignment (_simple)(_alias((output)(mux1)))(_target(5))(_sensitivity(12)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 3 2 )
    (3 3 3 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
    (0 0 0 )
    (0 0 )
    (0 )
    (0 0 0 0 0 0 0 0 0 0 0 0 )
  )
  (_model . average 3 -1
  )
)
I 000048 55 8680          1555919062000 average
(_unit VHDL (average 0 7 (average 0 15 ))
  (_version v33)
  (_time 1555919062000 2019.04.22 10:44:22)
  (_source (\./src/average.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1555855854160)
    (_use )
  )
  (_component
    (square_wave
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~13 0 19 (_entity (_out ))))
      )
    )
    (stud1
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~134 0 24 (_entity (_out ))))
      )
    )
    (stud2
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~136 0 29 (_entity (_out ))))
      )
    )
    (prg1
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~138 0 34 (_entity (_out ))))
      )
    )
    (prg2
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~1310 0 39 (_entity (_out ))))
      )
    )
    (sum
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal number ~std_logic_vector{7~downto~0}~1312 0 44 (_entity (_in ))))
        (_port (_internal Sum2 ~std_logic_vector{8~downto~0}~13 0 45 (_entity (_out ))))
        (_port (_internal Sum4 ~std_logic_vector{9~downto~0}~13 0 46 (_entity (_out ))))
        (_port (_internal Sum8 ~std_logic_vector{10~downto~0}~13 0 47 (_entity (_out ))))
        (_port (_internal Sum16 ~std_logic_vector{11~downto~0}~13 0 48 (_entity (_out ))))
      )
    )
  )
  (_instantiation lab0 0 67 (_component square_wave )
    (_port
      ((clock)(clock))
      ((O)(s0))
    )
    (_use (_entity . square_wave)
    )
  )
  (_instantiation lab1 0 68 (_component stud1 )
    (_port
      ((clk)(clock))
      ((O)(s1))
    )
    (_use (_entity . stud1)
    )
  )
  (_instantiation lab2 0 69 (_component stud2 )
    (_port
      ((clock)(clock))
      ((O)(s2))
    )
    (_use (_entity . stud2)
    )
  )
  (_instantiation lab3 0 70 (_component prg1 )
    (_port
      ((clock)(clock))
      ((O)(s3))
    )
    (_use (_entity . prg1)
    )
  )
  (_instantiation lab4 0 71 (_component prg2 )
    (_port
      ((clock)(clock))
      ((O)(s4))
    )
    (_use (_entity . prg2)
    )
  )
  (_instantiation lab5 0 94 (_component sum )
    (_port
      ((clock)(clock))
      ((number)(mux0))
      ((Sum2)(ad2))
      ((Sum4)(ad4))
      ((Sum8)(ad8))
      ((Sum16)(ad16))
    )
    (_use (_entity . sum)
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal control ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal length ~std_logic_vector{2~downto~0}~122 0 10 (_entity (_in ))))
    (_port (_internal reset_0 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal reset_1 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal output ~std_logic_vector{11~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal s0 ~std_logic_vector{7~downto~0}~1314 0 51 (_architecture (_uni ))))
    (_signal (_internal s1 ~std_logic_vector{7~downto~0}~1314 0 52 (_architecture (_uni ))))
    (_signal (_internal s2 ~std_logic_vector{7~downto~0}~1314 0 53 (_architecture (_uni ))))
    (_signal (_internal s3 ~std_logic_vector{7~downto~0}~1314 0 54 (_architecture (_uni ))))
    (_signal (_internal s4 ~std_logic_vector{7~downto~0}~1314 0 55 (_architecture (_uni ))))
    (_signal (_internal mux0 ~std_logic_vector{7~downto~0}~1314 0 57 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1316 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal mux1 ~std_logic_vector{11~downto~0}~1316 0 58 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1318 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal ad2 ~std_logic_vector{8~downto~0}~1318 0 60 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1320 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal ad4 ~std_logic_vector{9~downto~0}~1320 0 61 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~1322 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal ad8 ~std_logic_vector{10~downto~0}~1322 0 62 (_architecture (_uni ))))
    (_signal (_internal ad16 ~std_logic_vector{11~downto~0}~1316 0 63 (_architecture (_uni ))))
    (_type (_internal ~BIT_VECTOR{11~downto~0}~13 0 97 (_array ~extSTD.STANDARD.BIT ((_downto (i 11)(i 0))))))
    (_variable (_internal v ~BIT_VECTOR{11~downto~0}~13 0 97 (_process 1 )))
    (_process
      (line__73(_architecture 0 0 73 (_process (_simple)(_target(6)(7)(8)(9)(10)(11))(_sensitivity(0)(1)(3))(_read(6)(7)(8)(9)(10)))))
      (line__95(_architecture 1 0 95 (_process (_simple)(_target(12)(13)(14)(15)(16))(_sensitivity(4)(2)(0))(_read(13)(14)(15)(16)))))
      (line__123(_architecture 2 0 123 (_assignment (_simple)(_alias((output)(mux1)))(_target(5))(_sensitivity(12)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 3 2 )
    (3 3 3 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
    (0 0 0 )
    (0 0 )
    (0 )
    (0 0 0 0 0 0 0 0 0 0 0 0 )
  )
  (_model . average 3 -1
  )
)
I 000044 55 11692         1555919493975 sum
(_unit VHDL (sum 0 8 (sum 0 17 ))
  (_version v33)
  (_time 1555919493975 2019.04.22 10:51:33)
  (_source (\./src/sum.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1555919493934)
    (_use )
  )
  (_component
    (adder_8
      (_object
        (_port (_internal n1 ~std_logic_vector{7~downto~0}~132 0 54 (_entity (_in ))))
        (_port (_internal n2 ~std_logic_vector{7~downto~0}~134 0 55 (_entity (_in ))))
        (_port (_internal sum_8 ~std_logic_vector{8~downto~0}~136 0 56 (_entity (_out ))))
      )
    )
    (adder_9
      (_object
        (_port (_internal n1 ~std_logic_vector{8~downto~0}~138 0 60 (_entity (_in ))))
        (_port (_internal n2 ~std_logic_vector{8~downto~0}~1310 0 61 (_entity (_in ))))
        (_port (_internal sum_9 ~std_logic_vector{9~downto~0}~1312 0 62 (_entity (_out ))))
      )
    )
    (adder_10
      (_object
        (_port (_internal n1 ~std_logic_vector{9~downto~0}~1314 0 66 (_entity (_in ))))
        (_port (_internal n2 ~std_logic_vector{9~downto~0}~1316 0 67 (_entity (_in ))))
        (_port (_internal sum_10 ~std_logic_vector{10~downto~0}~1318 0 68 (_entity (_out ))))
      )
    )
    (adder_11
      (_object
        (_port (_internal n1 ~std_logic_vector{10~downto~0}~1320 0 72 (_entity (_in ))))
        (_port (_internal n2 ~std_logic_vector{10~downto~0}~1322 0 73 (_entity (_in ))))
        (_port (_internal sum_11 ~std_logic_vector{11~downto~0}~13 0 74 (_entity (_out ))))
      )
    )
  )
  (_instantiation L0 0 116 (_component adder_8 )
    (_port
      ((n1)(s0))
      ((n2)(s1))
      ((sum_8)(t0))
    )
    (_use (_entity . adder_8)
    )
  )
  (_instantiation L1 0 117 (_component adder_8 )
    (_port
      ((n1)(s2))
      ((n2)(s3))
      ((sum_8)(t1))
    )
    (_use (_entity . adder_8)
    )
  )
  (_instantiation L2 0 118 (_component adder_8 )
    (_port
      ((n1)(s4))
      ((n2)(s5))
      ((sum_8)(t2))
    )
    (_use (_entity . adder_8)
    )
  )
  (_instantiation L3 0 119 (_component adder_8 )
    (_port
      ((n1)(s6))
      ((n2)(s7))
      ((sum_8)(t3))
    )
    (_use (_entity . adder_8)
    )
  )
  (_instantiation L4 0 120 (_component adder_8 )
    (_port
      ((n1)(s8))
      ((n2)(s9))
      ((sum_8)(t4))
    )
    (_use (_entity . adder_8)
    )
  )
  (_instantiation L5 0 121 (_component adder_8 )
    (_port
      ((n1)(s10))
      ((n2)(s11))
      ((sum_8)(t5))
    )
    (_use (_entity . adder_8)
    )
  )
  (_instantiation L6 0 122 (_component adder_8 )
    (_port
      ((n1)(s12))
      ((n2)(s13))
      ((sum_8)(t6))
    )
    (_use (_entity . adder_8)
    )
  )
  (_instantiation L7 0 123 (_component adder_8 )
    (_port
      ((n1)(s14))
      ((n2)(s15))
      ((sum_8)(t7))
    )
    (_use (_entity . adder_8)
    )
  )
  (_instantiation M0 0 125 (_component adder_9 )
    (_port
      ((n1)(t0))
      ((n2)(t1))
      ((sum_9)(p0))
    )
    (_use (_entity . adder_9)
    )
  )
  (_instantiation M1 0 126 (_component adder_9 )
    (_port
      ((n1)(t2))
      ((n2)(t3))
      ((sum_9)(p1))
    )
    (_use (_entity . adder_9)
    )
  )
  (_instantiation M2 0 127 (_component adder_9 )
    (_port
      ((n1)(t4))
      ((n2)(t5))
      ((sum_9)(p2))
    )
    (_use (_entity . adder_9)
    )
  )
  (_instantiation M3 0 128 (_component adder_9 )
    (_port
      ((n1)(t6))
      ((n2)(t7))
      ((sum_9)(p3))
    )
    (_use (_entity . adder_9)
    )
  )
  (_instantiation N0 0 130 (_component adder_10 )
    (_port
      ((n1)(p0))
      ((n2)(p1))
      ((sum_10)(r0))
    )
    (_use (_entity . adder_10)
    )
  )
  (_instantiation n1 0 131 (_component adder_10 )
    (_port
      ((n1)(p2))
      ((n2)(p3))
      ((sum_10)(r1))
    )
    (_use (_entity . adder_10)
    )
  )
  (_instantiation O0 0 133 (_component adder_11 )
    (_port
      ((n1)(r0))
      ((n2)(r1))
      ((sum_11)(Sum16))
    )
    (_use (_entity . adder_11)
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal number ~std_logic_vector{7~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal Sum2 ~std_logic_vector{8~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Sum4 ~std_logic_vector{9~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_port (_internal Sum8 ~std_logic_vector{10~downto~0}~12 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal Sum16 ~std_logic_vector{11~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal s0 ~std_logic_vector{7~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal s1 ~std_logic_vector{7~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal s2 ~std_logic_vector{7~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal s3 ~std_logic_vector{7~downto~0}~13 0 22 (_architecture (_uni ))))
    (_signal (_internal s4 ~std_logic_vector{7~downto~0}~13 0 23 (_architecture (_uni ))))
    (_signal (_internal s5 ~std_logic_vector{7~downto~0}~13 0 24 (_architecture (_uni ))))
    (_signal (_internal s6 ~std_logic_vector{7~downto~0}~13 0 25 (_architecture (_uni ))))
    (_signal (_internal s7 ~std_logic_vector{7~downto~0}~13 0 26 (_architecture (_uni ))))
    (_signal (_internal s8 ~std_logic_vector{7~downto~0}~13 0 27 (_architecture (_uni ))))
    (_signal (_internal s9 ~std_logic_vector{7~downto~0}~13 0 28 (_architecture (_uni ))))
    (_signal (_internal s10 ~std_logic_vector{7~downto~0}~13 0 29 (_architecture (_uni ))))
    (_signal (_internal s11 ~std_logic_vector{7~downto~0}~13 0 30 (_architecture (_uni ))))
    (_signal (_internal s12 ~std_logic_vector{7~downto~0}~13 0 31 (_architecture (_uni ))))
    (_signal (_internal s13 ~std_logic_vector{7~downto~0}~13 0 32 (_architecture (_uni ))))
    (_signal (_internal s14 ~std_logic_vector{7~downto~0}~13 0 33 (_architecture (_uni ))))
    (_signal (_internal s15 ~std_logic_vector{7~downto~0}~13 0 34 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal t0 ~std_logic_vector{8~downto~0}~13 0 36 (_architecture (_uni ))))
    (_signal (_internal t1 ~std_logic_vector{8~downto~0}~13 0 37 (_architecture (_uni ))))
    (_signal (_internal t2 ~std_logic_vector{8~downto~0}~13 0 38 (_architecture (_uni ))))
    (_signal (_internal t3 ~std_logic_vector{8~downto~0}~13 0 39 (_architecture (_uni ))))
    (_signal (_internal t4 ~std_logic_vector{8~downto~0}~13 0 40 (_architecture (_uni ))))
    (_signal (_internal t5 ~std_logic_vector{8~downto~0}~13 0 41 (_architecture (_uni ))))
    (_signal (_internal t6 ~std_logic_vector{8~downto~0}~13 0 42 (_architecture (_uni ))))
    (_signal (_internal t7 ~std_logic_vector{8~downto~0}~13 0 43 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal p0 ~std_logic_vector{9~downto~0}~13 0 45 (_architecture (_uni ))))
    (_signal (_internal p1 ~std_logic_vector{9~downto~0}~13 0 46 (_architecture (_uni ))))
    (_signal (_internal p2 ~std_logic_vector{9~downto~0}~13 0 47 (_architecture (_uni ))))
    (_signal (_internal p3 ~std_logic_vector{9~downto~0}~13 0 48 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal r0 ~std_logic_vector{10~downto~0}~13 0 50 (_architecture (_uni ))))
    (_signal (_internal r1 ~std_logic_vector{10~downto~0}~13 0 51 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~132 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~136 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~138 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1310 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1312 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1314 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1316 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~1318 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~1320 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~1322 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_process
      (line__78(_architecture 0 0 78 (_process (_simple)(_target(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22))(_sensitivity(0)(1))(_read(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(2)))))
      (line__135(_architecture 1 0 135 (_assignment (_simple)(_alias((Sum8)(r0)))(_target(5))(_sensitivity(35)))))
      (line__136(_architecture 2 0 136 (_assignment (_simple)(_alias((Sum4)(p0)))(_target(4))(_sensitivity(31)))))
      (line__137(_architecture 3 0 137 (_assignment (_simple)(_alias((Sum2)(t0)))(_target(3))(_sensitivity(23)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . sum 4 -1
  )
)
I 000048 55 8661          1555919494163 average
(_unit VHDL (average 0 7 (average 0 15 ))
  (_version v33)
  (_time 1555919494163 2019.04.22 10:51:34)
  (_source (\./src/average.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1555855854160)
    (_use )
  )
  (_component
    (square_wave
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~13 0 19 (_entity (_out ))))
      )
    )
    (stud1
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~134 0 24 (_entity (_out ))))
      )
    )
    (stud2
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~136 0 29 (_entity (_out ))))
      )
    )
    (prg1
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~138 0 34 (_entity (_out ))))
      )
    )
    (prg2
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~1310 0 39 (_entity (_out ))))
      )
    )
    (sum
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal number ~std_logic_vector{7~downto~0}~1312 0 44 (_entity (_in ))))
        (_port (_internal Sum2 ~std_logic_vector{8~downto~0}~13 0 45 (_entity (_out ))))
        (_port (_internal Sum4 ~std_logic_vector{9~downto~0}~13 0 46 (_entity (_out ))))
        (_port (_internal Sum8 ~std_logic_vector{10~downto~0}~13 0 47 (_entity (_out ))))
        (_port (_internal Sum16 ~std_logic_vector{11~downto~0}~13 0 48 (_entity (_out ))))
      )
    )
  )
  (_instantiation lab0 0 67 (_component square_wave )
    (_port
      ((clock)(clock))
      ((O)(s0))
    )
    (_use (_entity . square_wave)
    )
  )
  (_instantiation lab1 0 68 (_component stud1 )
    (_port
      ((clk)(clock))
      ((O)(s1))
    )
    (_use (_entity . stud1)
    )
  )
  (_instantiation lab2 0 69 (_component stud2 )
    (_port
      ((clock)(clock))
      ((O)(s2))
    )
    (_use (_entity . stud2)
    )
  )
  (_instantiation lab3 0 70 (_component prg1 )
    (_port
      ((clock)(clock))
      ((O)(s3))
    )
    (_use (_entity . prg1)
    )
  )
  (_instantiation lab4 0 71 (_component prg2 )
    (_port
      ((clock)(clock))
      ((O)(s4))
    )
    (_use (_entity . prg2)
    )
  )
  (_instantiation lab5 0 89 (_component sum )
    (_port
      ((clock)(clock))
      ((reset)(reset_0))
      ((number)(mux0))
      ((Sum2)(ad2))
      ((Sum4)(ad4))
      ((Sum8)(ad8))
      ((Sum16)(ad16))
    )
    (_use (_entity . sum)
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal control ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal length ~std_logic_vector{2~downto~0}~122 0 10 (_entity (_in ))))
    (_port (_internal reset_0 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal reset_1 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal output ~std_logic_vector{11~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal s0 ~std_logic_vector{7~downto~0}~1314 0 51 (_architecture (_uni ))))
    (_signal (_internal s1 ~std_logic_vector{7~downto~0}~1314 0 52 (_architecture (_uni ))))
    (_signal (_internal s2 ~std_logic_vector{7~downto~0}~1314 0 53 (_architecture (_uni ))))
    (_signal (_internal s3 ~std_logic_vector{7~downto~0}~1314 0 54 (_architecture (_uni ))))
    (_signal (_internal s4 ~std_logic_vector{7~downto~0}~1314 0 55 (_architecture (_uni ))))
    (_signal (_internal mux0 ~std_logic_vector{7~downto~0}~1314 0 57 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1316 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal mux1 ~std_logic_vector{11~downto~0}~1316 0 58 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1318 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal ad2 ~std_logic_vector{8~downto~0}~1318 0 60 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1320 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal ad4 ~std_logic_vector{9~downto~0}~1320 0 61 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~1322 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal ad8 ~std_logic_vector{10~downto~0}~1322 0 62 (_architecture (_uni ))))
    (_signal (_internal ad16 ~std_logic_vector{11~downto~0}~1316 0 63 (_architecture (_uni ))))
    (_type (_internal ~BIT_VECTOR{11~downto~0}~13 0 92 (_array ~extSTD.STANDARD.BIT ((_downto (i 11)(i 0))))))
    (_variable (_internal v ~BIT_VECTOR{11~downto~0}~13 0 92 (_process 1 )))
    (_process
      (line__73(_architecture 0 0 73 (_process (_simple)(_target(11))(_sensitivity(0)(3)(1))(_read(6)(7)(8)(9)(10)))))
      (line__90(_architecture 1 0 90 (_process (_simple)(_target(12)(13)(14)(15)(16))(_sensitivity(0)(2)(4))(_read(13)(14)(15)(16)))))
      (line__118(_architecture 2 0 118 (_assignment (_simple)(_alias((output)(mux1)))(_target(5))(_sensitivity(12)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 3 2 )
    (3 3 3 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
    (0 0 0 )
    (0 0 )
    (0 )
    (0 0 0 0 0 0 0 0 0 0 0 0 )
  )
  (_model . average 3 -1
  )
)
I 000048 55 8529          1555919749981 average
(_unit VHDL (average 0 7 (average 0 15 ))
  (_version v33)
  (_time 1555919749981 2019.04.22 10:55:49)
  (_source (\./src/average.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1555855854160)
    (_use )
  )
  (_component
    (square_wave
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~13 0 19 (_entity (_out ))))
      )
    )
    (stud1
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~134 0 24 (_entity (_out ))))
      )
    )
    (stud2
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~136 0 29 (_entity (_out ))))
      )
    )
    (prg1
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~138 0 34 (_entity (_out ))))
      )
    )
    (prg2
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~1310 0 39 (_entity (_out ))))
      )
    )
    (sum
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal number ~std_logic_vector{7~downto~0}~1312 0 44 (_entity (_in ))))
        (_port (_internal Sum2 ~std_logic_vector{8~downto~0}~13 0 45 (_entity (_out ))))
        (_port (_internal Sum4 ~std_logic_vector{9~downto~0}~13 0 46 (_entity (_out ))))
        (_port (_internal Sum8 ~std_logic_vector{10~downto~0}~13 0 47 (_entity (_out ))))
        (_port (_internal Sum16 ~std_logic_vector{11~downto~0}~13 0 48 (_entity (_out ))))
      )
    )
  )
  (_instantiation lab0 0 67 (_component square_wave )
    (_port
      ((clock)(clock))
      ((O)(s0))
    )
    (_use (_entity . square_wave)
    )
  )
  (_instantiation lab1 0 68 (_component stud1 )
    (_port
      ((clk)(clock))
      ((O)(s1))
    )
    (_use (_entity . stud1)
    )
  )
  (_instantiation lab2 0 69 (_component stud2 )
    (_port
      ((clock)(clock))
      ((O)(s2))
    )
    (_use (_entity . stud2)
    )
  )
  (_instantiation lab3 0 70 (_component prg1 )
    (_port
      ((clock)(clock))
      ((O)(s3))
    )
    (_use (_entity . prg1)
    )
  )
  (_instantiation lab4 0 71 (_component prg2 )
    (_port
      ((clock)(clock))
      ((O)(s4))
    )
    (_use (_entity . prg2)
    )
  )
  (_instantiation lab5 0 89 (_component sum )
    (_port
      ((clock)(clock))
      ((reset)(reset_0))
      ((number)(mux0))
      ((Sum2)(ad2))
      ((Sum4)(ad4))
      ((Sum8)(ad8))
      ((Sum16)(ad16))
    )
    (_use (_entity . sum)
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal control ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal length ~std_logic_vector{2~downto~0}~122 0 10 (_entity (_in ))))
    (_port (_internal reset_0 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal reset_1 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal output ~std_logic_vector{11~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal s0 ~std_logic_vector{7~downto~0}~1314 0 51 (_architecture (_uni ))))
    (_signal (_internal s1 ~std_logic_vector{7~downto~0}~1314 0 52 (_architecture (_uni ))))
    (_signal (_internal s2 ~std_logic_vector{7~downto~0}~1314 0 53 (_architecture (_uni ))))
    (_signal (_internal s3 ~std_logic_vector{7~downto~0}~1314 0 54 (_architecture (_uni ))))
    (_signal (_internal s4 ~std_logic_vector{7~downto~0}~1314 0 55 (_architecture (_uni ))))
    (_signal (_internal mux0 ~std_logic_vector{7~downto~0}~1314 0 57 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1316 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal mux1 ~std_logic_vector{11~downto~0}~1316 0 58 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1318 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal ad2 ~std_logic_vector{8~downto~0}~1318 0 60 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1320 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal ad4 ~std_logic_vector{9~downto~0}~1320 0 61 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~1322 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal ad8 ~std_logic_vector{10~downto~0}~1322 0 62 (_architecture (_uni ))))
    (_signal (_internal ad16 ~std_logic_vector{11~downto~0}~1316 0 63 (_architecture (_uni ))))
    (_type (_internal ~BIT_VECTOR{11~downto~0}~13 0 92 (_array ~extSTD.STANDARD.BIT ((_downto (i 11)(i 0))))))
    (_variable (_internal v ~BIT_VECTOR{11~downto~0}~13 0 92 (_process 1 )))
    (_process
      (line__73(_architecture 0 0 73 (_process (_simple)(_target(11))(_sensitivity(0)(1)(3))(_read(6)(7)(8)(9)(10)))))
      (line__90(_architecture 1 0 90 (_process (_simple)(_target(12))(_sensitivity(0)(4)(2))(_read(13)(14)(15)(16)))))
      (line__118(_architecture 2 0 118 (_assignment (_simple)(_alias((output)(mux1)))(_target(5))(_sensitivity(12)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 3 2 )
    (3 3 3 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
    (0 0 0 )
    (0 0 )
    (0 )
    (0 0 0 0 0 0 0 0 0 0 0 0 )
  )
  (_model . average 3 -1
  )
)
I 000046 55 1314          1556087435954 f_div
(_unit VHDL (fdiv 0 7 (f_div 0 12 ))
  (_version v33)
  (_time 1556087435953 2019.04.24 09:30:35)
  (_source (\./src/frequency_divider.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1556087422338)
    (_use )
  )
  (_object
    (_port (_internal clock_in ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clock_out ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_signal (_internal count ~extSTD.STANDARD.INTEGER 0 13 (_architecture (_uni ((i 1))))))
    (_signal (_internal temp ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ((i 2))))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3)(4)(2))(_read(3)(4)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . f_div 1 -1
  )
)
I 000046 55 1328          1556087481725 f_div
(_unit VHDL (fdiv 0 7 (f_div 0 12 ))
  (_version v33)
  (_time 1556087481724 2019.04.24 09:31:21)
  (_source (\./src/frequency_divider.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1556087422338)
    (_use )
  )
  (_object
    (_port (_internal clock_in ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clock_out ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_signal (_internal count ~extSTD.STANDARD.INTEGER 0 13 (_architecture (_uni ((i 1))))))
    (_signal (_internal temp ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ((i 2))))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3)(4)(2))(_sensitivity(1)(0))(_read(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . f_div 1 -1
  )
)
I 000048 55 8529          1556087487693 average
(_unit VHDL (average 0 7 (average 0 15 ))
  (_version v33)
  (_time 1556087487692 2019.04.24 09:31:27)
  (_source (\./src/average.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1555855854160)
    (_use )
  )
  (_component
    (square_wave
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~13 0 19 (_entity (_out ))))
      )
    )
    (stud1
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~134 0 24 (_entity (_out ))))
      )
    )
    (stud2
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~136 0 29 (_entity (_out ))))
      )
    )
    (prg1
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~138 0 34 (_entity (_out ))))
      )
    )
    (prg2
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~1310 0 39 (_entity (_out ))))
      )
    )
    (sum
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal number ~std_logic_vector{7~downto~0}~1312 0 44 (_entity (_in ))))
        (_port (_internal Sum2 ~std_logic_vector{8~downto~0}~13 0 45 (_entity (_out ))))
        (_port (_internal Sum4 ~std_logic_vector{9~downto~0}~13 0 46 (_entity (_out ))))
        (_port (_internal Sum8 ~std_logic_vector{10~downto~0}~13 0 47 (_entity (_out ))))
        (_port (_internal Sum16 ~std_logic_vector{11~downto~0}~13 0 48 (_entity (_out ))))
      )
    )
  )
  (_instantiation lab0 0 67 (_component square_wave )
    (_port
      ((clock)(clock))
      ((O)(s0))
    )
    (_use (_entity . square_wave)
    )
  )
  (_instantiation lab1 0 68 (_component stud1 )
    (_port
      ((clk)(clock))
      ((O)(s1))
    )
    (_use (_entity . stud1)
    )
  )
  (_instantiation lab2 0 69 (_component stud2 )
    (_port
      ((clock)(clock))
      ((O)(s2))
    )
    (_use (_entity . stud2)
    )
  )
  (_instantiation lab3 0 70 (_component prg1 )
    (_port
      ((clock)(clock))
      ((O)(s3))
    )
    (_use (_entity . prg1)
    )
  )
  (_instantiation lab4 0 71 (_component prg2 )
    (_port
      ((clock)(clock))
      ((O)(s4))
    )
    (_use (_entity . prg2)
    )
  )
  (_instantiation lab5 0 89 (_component sum )
    (_port
      ((clock)(clock))
      ((reset)(reset_0))
      ((number)(mux0))
      ((Sum2)(ad2))
      ((Sum4)(ad4))
      ((Sum8)(ad8))
      ((Sum16)(ad16))
    )
    (_use (_entity . sum)
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal control ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal length ~std_logic_vector{2~downto~0}~122 0 10 (_entity (_in ))))
    (_port (_internal reset_0 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal reset_1 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal output ~std_logic_vector{11~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal s0 ~std_logic_vector{7~downto~0}~1314 0 51 (_architecture (_uni ))))
    (_signal (_internal s1 ~std_logic_vector{7~downto~0}~1314 0 52 (_architecture (_uni ))))
    (_signal (_internal s2 ~std_logic_vector{7~downto~0}~1314 0 53 (_architecture (_uni ))))
    (_signal (_internal s3 ~std_logic_vector{7~downto~0}~1314 0 54 (_architecture (_uni ))))
    (_signal (_internal s4 ~std_logic_vector{7~downto~0}~1314 0 55 (_architecture (_uni ))))
    (_signal (_internal mux0 ~std_logic_vector{7~downto~0}~1314 0 57 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1316 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal mux1 ~std_logic_vector{11~downto~0}~1316 0 58 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1318 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal ad2 ~std_logic_vector{8~downto~0}~1318 0 60 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1320 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal ad4 ~std_logic_vector{9~downto~0}~1320 0 61 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~1322 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal ad8 ~std_logic_vector{10~downto~0}~1322 0 62 (_architecture (_uni ))))
    (_signal (_internal ad16 ~std_logic_vector{11~downto~0}~1316 0 63 (_architecture (_uni ))))
    (_type (_internal ~BIT_VECTOR{11~downto~0}~13 0 92 (_array ~extSTD.STANDARD.BIT ((_downto (i 11)(i 0))))))
    (_variable (_internal v ~BIT_VECTOR{11~downto~0}~13 0 92 (_process 1 )))
    (_process
      (line__73(_architecture 0 0 73 (_process (_simple)(_target(11))(_sensitivity(3)(0)(1))(_read(6)(7)(8)(9)(10)))))
      (line__90(_architecture 1 0 90 (_process (_simple)(_target(12))(_sensitivity(2)(4)(0))(_read(13)(14)(15)(16)))))
      (line__114(_architecture 2 0 114 (_assignment (_simple)(_alias((output)(mux1)))(_target(5))(_sensitivity(12)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 3 2 )
    (3 3 3 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
    (0 0 0 )
    (0 0 )
    (0 )
    (0 0 0 0 0 0 0 0 0 0 0 0 )
  )
  (_model . average 3 -1
  )
)
I 000052 55 1443          1556087647322 behavioural
(_unit VHDL (square_wave 0 5 (behavioural 0 10 ))
  (_version v33)
  (_time 1556087647319 2019.04.24 09:34:07)
  (_source (\./src/square_wave.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1555840706622)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal O ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal s ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni (_string \"11011000"\)))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(2(7))(2(6))(2(5))(2(4))(2(3))(2(2))(2(1))(2(0))(1))(_sensitivity(0))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . behavioural 1 -1
  )
)
I 000045 55 1993          1556087667461 stud
(_unit VHDL (stud1 1 5 (stud 1 10 ))
  (_version v33)
  (_time 1556087667459 2019.04.24 09:34:27)
  (_source (\./src/student1.vhd\(\./src/stud1.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1555851152580)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal O ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 1 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal s0 ~std_logic_vector{7~downto~0}~13 1 12 (_architecture (_uni (_string \"00001000"\)))))
    (_signal (_internal s1 ~std_logic_vector{7~downto~0}~13 1 13 (_architecture (_uni (_string \"00000110"\)))))
    (_signal (_internal s2 ~std_logic_vector{7~downto~0}~13 1 14 (_architecture (_uni (_string \"00000001"\)))))
    (_signal (_internal s3 ~std_logic_vector{7~downto~0}~13 1 15 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal s4 ~std_logic_vector{7~downto~0}~13 1 16 (_architecture (_uni (_string \"00000100"\)))))
    (_signal (_internal s5 ~std_logic_vector{7~downto~0}~13 1 17 (_architecture (_uni (_string \"00000101"\)))))
    (_process
      (line__20(_architecture 0 1 20 (_process (_simple)(_target(2)(3)(4)(5)(6)(7)(1))(_sensitivity(0))(_read(2)(3)(4)(5)(6)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . stud 1 -1
  )
)
I 000049 55 1981          1556087677918 student2
(_unit VHDL (stud2 0 5 (student2 0 10 ))
  (_version v33)
  (_time 1556087677917 2019.04.24 09:34:37)
  (_source (\./src/stud2.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1555855985184)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal O ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal s0 ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni (_string \"00001001"\)))))
    (_signal (_internal s1 ~std_logic_vector{7~downto~0}~13 0 13 (_architecture (_uni (_string \"00000111"\)))))
    (_signal (_internal s2 ~std_logic_vector{7~downto~0}~13 0 14 (_architecture (_uni (_string \"00000001"\)))))
    (_signal (_internal s3 ~std_logic_vector{7~downto~0}~13 0 15 (_architecture (_uni (_string \"00000100"\)))))
    (_signal (_internal s4 ~std_logic_vector{7~downto~0}~13 0 16 (_architecture (_uni (_string \"00000010"\)))))
    (_signal (_internal s5 ~std_logic_vector{7~downto~0}~13 0 17 (_architecture (_uni (_string \"00000011"\)))))
    (_process
      (line__20(_architecture 0 0 20 (_process (_simple)(_target(2)(3)(4)(5)(6)(7)(1))(_sensitivity(0))(_read(2)(3)(4)(5)(6)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . student2 1 -1
  )
)
I 000045 55 1422          1556087700300 prg1
(_unit VHDL (prg1 0 5 (prg1 0 10 ))
  (_version v33)
  (_time 1556087700299 2019.04.24 09:35:00)
  (_source (\./src/prg_15.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1555840762919)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal O ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal s ~std_logic_vector{3~downto~0}~13 0 12 (_architecture (_uni (_string \"1101"\)))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(2(3))(2(2))(2(1))(2(0))(1))(_sensitivity(0))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . prg1 1 -1
  )
)
I 000045 55 1418          1556087715015 prg2
(_unit VHDL (prg2 0 5 (prg2 0 10 ))
  (_version v33)
  (_time 1556087715012 2019.04.24 09:35:15)
  (_source (\./src/prg_255.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1555840779498)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal O ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal s ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni (_string \"00101101"\)))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(2(0))(2(7))(2(6))(2(5))(2(4))(2(3))(2(2))(2(1))(1))(_sensitivity(0))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . prg2 1 -1
  )
)
I 000048 55 8416          1556087782405 average
(_unit VHDL (average 0 7 (average 0 15 ))
  (_version v33)
  (_time 1556087782404 2019.04.24 09:36:22)
  (_source (\./src/average.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1555855854160)
    (_use )
  )
  (_component
    (square_wave
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~13 0 19 (_entity (_out ))))
      )
    )
    (stud1
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~134 0 24 (_entity (_out ))))
      )
    )
    (stud2
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~136 0 29 (_entity (_out ))))
      )
    )
    (prg1
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~138 0 34 (_entity (_out ))))
      )
    )
    (prg2
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~1310 0 39 (_entity (_out ))))
      )
    )
    (sum
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal number ~std_logic_vector{7~downto~0}~1312 0 44 (_entity (_in ))))
        (_port (_internal Sum2 ~std_logic_vector{8~downto~0}~13 0 45 (_entity (_out ))))
        (_port (_internal Sum4 ~std_logic_vector{9~downto~0}~13 0 46 (_entity (_out ))))
        (_port (_internal Sum8 ~std_logic_vector{10~downto~0}~13 0 47 (_entity (_out ))))
        (_port (_internal Sum16 ~std_logic_vector{11~downto~0}~13 0 48 (_entity (_out ))))
      )
    )
  )
  (_instantiation lab0 0 67 (_component square_wave )
    (_port
      ((clock)(clock))
      ((O)(s0))
    )
    (_use (_entity . square_wave)
    )
  )
  (_instantiation lab1 0 68 (_component stud1 )
    (_port
      ((clk)(clock))
      ((O)(s1))
    )
    (_use (_entity . stud1)
    )
  )
  (_instantiation lab2 0 69 (_component stud2 )
    (_port
      ((clock)(clock))
      ((O)(s2))
    )
    (_use (_entity . stud2)
    )
  )
  (_instantiation lab3 0 70 (_component prg1 )
    (_port
      ((clock)(clock))
      ((O)(s3))
    )
    (_use (_entity . prg1)
    )
  )
  (_instantiation lab4 0 71 (_component prg2 )
    (_port
      ((clock)(clock))
      ((O)(s4))
    )
    (_use (_entity . prg2)
    )
  )
  (_instantiation lab5 0 89 (_component sum )
    (_port
      ((clock)(clock))
      ((reset)(reset_0))
      ((number)(mux0))
      ((Sum2)(ad2))
      ((Sum4)(ad4))
      ((Sum8)(ad8))
      ((Sum16)(ad16))
    )
    (_use (_entity . sum)
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal control ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal length ~std_logic_vector{2~downto~0}~122 0 10 (_entity (_in ))))
    (_port (_internal reset_0 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal reset_1 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal output ~std_logic_vector{11~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal s0 ~std_logic_vector{7~downto~0}~1314 0 51 (_architecture (_uni ))))
    (_signal (_internal s1 ~std_logic_vector{7~downto~0}~1314 0 52 (_architecture (_uni ))))
    (_signal (_internal s2 ~std_logic_vector{7~downto~0}~1314 0 53 (_architecture (_uni ))))
    (_signal (_internal s3 ~std_logic_vector{7~downto~0}~1314 0 54 (_architecture (_uni ))))
    (_signal (_internal s4 ~std_logic_vector{7~downto~0}~1314 0 55 (_architecture (_uni ))))
    (_signal (_internal mux0 ~std_logic_vector{7~downto~0}~1314 0 57 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1316 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal mux1 ~std_logic_vector{11~downto~0}~1316 0 58 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1318 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal ad2 ~std_logic_vector{8~downto~0}~1318 0 60 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1320 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal ad4 ~std_logic_vector{9~downto~0}~1320 0 61 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~1322 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal ad8 ~std_logic_vector{10~downto~0}~1322 0 62 (_architecture (_uni ))))
    (_signal (_internal ad16 ~std_logic_vector{11~downto~0}~1316 0 63 (_architecture (_uni ))))
    (_type (_internal ~BIT_VECTOR{11~downto~0}~13 0 92 (_array ~extSTD.STANDARD.BIT ((_downto (i 11)(i 0))))))
    (_variable (_internal v ~BIT_VECTOR{11~downto~0}~13 0 92 (_process 1 )))
    (_process
      (line__73(_architecture 0 0 73 (_process (_simple)(_target(11))(_sensitivity(3)(0)(1))(_read(6)(7)(8)(9)(10)))))
      (line__90(_architecture 1 0 90 (_process (_simple)(_target(12)(5))(_sensitivity(2)(0)(4))(_read(12)(13)(14)(15)(16)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 3 2 )
    (3 3 3 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
    (0 0 0 )
    (0 0 )
    (0 )
    (0 0 0 0 0 0 0 0 0 0 0 0 )
  )
  (_model . average 2 -1
  )
)
I 000048 55 8711          1556088931157 average
(_unit VHDL (average 0 7 (average 0 15 ))
  (_version v33)
  (_time 1556088931156 2019.04.24 09:55:31)
  (_source (\./src/average.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1555855854160)
    (_use )
  )
  (_component
    (square_wave
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~13 0 19 (_entity (_out ))))
      )
    )
    (stud1
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~134 0 24 (_entity (_out ))))
      )
    )
    (stud2
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~136 0 29 (_entity (_out ))))
      )
    )
    (prg1
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~138 0 34 (_entity (_out ))))
      )
    )
    (prg2
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~1310 0 39 (_entity (_out ))))
      )
    )
    (sum
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal number ~std_logic_vector{7~downto~0}~1312 0 44 (_entity (_in ))))
        (_port (_internal Sum2 ~std_logic_vector{8~downto~0}~13 0 45 (_entity (_out ))))
        (_port (_internal Sum4 ~std_logic_vector{9~downto~0}~13 0 46 (_entity (_out ))))
        (_port (_internal Sum8 ~std_logic_vector{10~downto~0}~13 0 47 (_entity (_out ))))
        (_port (_internal Sum16 ~std_logic_vector{11~downto~0}~13 0 48 (_entity (_out ))))
      )
    )
  )
  (_instantiation lab0 0 67 (_component square_wave )
    (_port
      ((clock)(clock))
      ((O)(s0))
    )
    (_use (_entity . square_wave)
    )
  )
  (_instantiation lab1 0 68 (_component stud1 )
    (_port
      ((clk)(clock))
      ((O)(s1))
    )
    (_use (_entity . stud1)
    )
  )
  (_instantiation lab2 0 69 (_component stud2 )
    (_port
      ((clock)(clock))
      ((O)(s2))
    )
    (_use (_entity . stud2)
    )
  )
  (_instantiation lab3 0 70 (_component prg1 )
    (_port
      ((clock)(clock))
      ((O)(s3))
    )
    (_use (_entity . prg1)
    )
  )
  (_instantiation lab4 0 71 (_component prg2 )
    (_port
      ((clock)(clock))
      ((O)(s4))
    )
    (_use (_entity . prg2)
    )
  )
  (_instantiation lab5 0 89 (_component sum )
    (_port
      ((clock)(clock))
      ((reset)(reset_0))
      ((number)(mux0))
      ((Sum2)(ad2))
      ((Sum4)(ad4))
      ((Sum8)(ad8))
      ((Sum16)(ad16))
    )
    (_use (_entity . sum)
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal control ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal length ~std_logic_vector{2~downto~0}~122 0 10 (_entity (_in ))))
    (_port (_internal reset_0 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal reset_1 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal output ~std_logic_vector{11~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal s0 ~std_logic_vector{7~downto~0}~1314 0 51 (_architecture (_uni ))))
    (_signal (_internal s1 ~std_logic_vector{7~downto~0}~1314 0 52 (_architecture (_uni ))))
    (_signal (_internal s2 ~std_logic_vector{7~downto~0}~1314 0 53 (_architecture (_uni ))))
    (_signal (_internal s3 ~std_logic_vector{7~downto~0}~1314 0 54 (_architecture (_uni ))))
    (_signal (_internal s4 ~std_logic_vector{7~downto~0}~1314 0 55 (_architecture (_uni ))))
    (_signal (_internal mux0 ~std_logic_vector{7~downto~0}~1314 0 57 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1316 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal mux1 ~std_logic_vector{11~downto~0}~1316 0 58 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1318 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal ad2 ~std_logic_vector{8~downto~0}~1318 0 60 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1320 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal ad4 ~std_logic_vector{9~downto~0}~1320 0 61 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~1322 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal ad8 ~std_logic_vector{10~downto~0}~1322 0 62 (_architecture (_uni ))))
    (_signal (_internal ad16 ~std_logic_vector{11~downto~0}~1316 0 63 (_architecture (_uni ))))
    (_type (_internal ~BIT_VECTOR{11~downto~0}~13 0 93 (_array ~extSTD.STANDARD.BIT ((_downto (i 11)(i 0))))))
    (_variable (_internal v ~BIT_VECTOR{11~downto~0}~13 0 93 (_process 1 )))
    (_variable (_internal count ~extSTD.STANDARD.INTEGER 0 95 (_process 1 )))
    (_variable (_internal temp ~extieee.std_logic_1164.std_logic 0 96 (_process 1 )))
    (_process
      (line__73(_architecture 0 0 73 (_process (_simple)(_target(11))(_sensitivity(1)(3)(0))(_read(6)(7)(8)(9)(10)))))
      (line__91(_architecture 1 0 91 (_process (_simple)(_target(12)(5))(_sensitivity(2)(4)(0))(_read(12)(13)(14)(15)(16)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 3 2 )
    (3 3 3 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
    (0 0 0 )
    (0 0 )
    (0 )
    (0 0 0 0 0 0 0 0 0 0 0 0 )
  )
  (_model . average 2 -1
  )
)
I 000045 55 2100          1556089201267 stud
(_unit VHDL (stud1 1 5 (stud 1 10 ))
  (_version v33)
  (_time 1556089201264 2019.04.24 10:00:01)
  (_source (\./src/student1.vhd\(\./src/stud1.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1555851152580)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal O ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 1 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal s0 ~std_logic_vector{7~downto~0}~13 1 12 (_architecture (_uni (_string \"00001000"\)))))
    (_signal (_internal s1 ~std_logic_vector{7~downto~0}~13 1 13 (_architecture (_uni (_string \"00000110"\)))))
    (_signal (_internal s2 ~std_logic_vector{7~downto~0}~13 1 14 (_architecture (_uni (_string \"00000001"\)))))
    (_signal (_internal s3 ~std_logic_vector{7~downto~0}~13 1 15 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal s4 ~std_logic_vector{7~downto~0}~13 1 16 (_architecture (_uni (_string \"00000100"\)))))
    (_signal (_internal s5 ~std_logic_vector{7~downto~0}~13 1 17 (_architecture (_uni (_string \"00000101"\)))))
    (_process
      (line__20(_architecture 0 1 20 (_process (_simple)(_target(2)(3)(4)(5)(6)(7))(_sensitivity(0))(_read(2)(3)(4)(5)(6)(7)))))
      (line__32(_architecture 1 1 32 (_assignment (_simple)(_alias((O)(s0)))(_target(1))(_sensitivity(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . stud 2 -1
  )
)
I 000045 55 1569          1556089320479 prg2
(_unit VHDL (prg2 0 5 (prg2 0 10 ))
  (_version v33)
  (_time 1556089320478 2019.04.24 10:02:00)
  (_source (\./src/prg_255.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1555840779498)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal O ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal s ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni (_string \"00101101"\)))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(2(0))(2(7))(2(6))(2(5))(2(4))(2(3))(2(2))(2(1)))(_sensitivity(0))(_read(2(7))(2(6))(2(5))(2(4))(2(3))(2(2))(2(1))(2(0))))))
      (line__29(_architecture 1 0 29 (_assignment (_simple)(_alias((O)(s)))(_target(1))(_sensitivity(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . prg2 2 -1
  )
)
I 000045 55 1533          1556089320526 prg1
(_unit VHDL (prg1 0 5 (prg1 0 10 ))
  (_version v33)
  (_time 1556089320525 2019.04.24 10:02:00)
  (_source (\./src/prg_15.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1555840762919)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal O ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal s ~std_logic_vector{3~downto~0}~13 0 12 (_architecture (_uni (_string \"1101"\)))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(2(3))(2(2))(2(1))(2(0)))(_sensitivity(0))(_read(2(1))(2(0))(2(3))(2(2))))))
      (line__25(_architecture 1 0 25 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . prg1 2 -1
  )
)
I 000049 55 2088          1556089320573 student2
(_unit VHDL (stud2 0 5 (student2 0 10 ))
  (_version v33)
  (_time 1556089320572 2019.04.24 10:02:00)
  (_source (\./src/stud2.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1555855985184)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal O ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal s0 ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni (_string \"00001001"\)))))
    (_signal (_internal s1 ~std_logic_vector{7~downto~0}~13 0 13 (_architecture (_uni (_string \"00000111"\)))))
    (_signal (_internal s2 ~std_logic_vector{7~downto~0}~13 0 14 (_architecture (_uni (_string \"00000001"\)))))
    (_signal (_internal s3 ~std_logic_vector{7~downto~0}~13 0 15 (_architecture (_uni (_string \"00000100"\)))))
    (_signal (_internal s4 ~std_logic_vector{7~downto~0}~13 0 16 (_architecture (_uni (_string \"00000010"\)))))
    (_signal (_internal s5 ~std_logic_vector{7~downto~0}~13 0 17 (_architecture (_uni (_string \"00000011"\)))))
    (_process
      (line__20(_architecture 0 0 20 (_process (_simple)(_target(2)(3)(4)(5)(6)(7))(_sensitivity(0))(_read(2)(3)(4)(5)(6)(7)))))
      (line__32(_architecture 1 0 32 (_assignment (_simple)(_alias((O)(s0)))(_target(1))(_sensitivity(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . student2 2 -1
  )
)
I 000052 55 1594          1556089320620 behavioural
(_unit VHDL (square_wave 0 5 (behavioural 0 10 ))
  (_version v33)
  (_time 1556089320619 2019.04.24 10:02:00)
  (_source (\./src/square_wave.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1555840706622)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal O ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal s ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni (_string \"11011000"\)))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(2(7))(2(6))(2(5))(2(4))(2(3))(2(2))(2(1))(2(0)))(_sensitivity(0))(_read(2(0))(2(7))(2(6))(2(5))(2(4))(2(3))(2(2))(2(1))))))
      (line__29(_architecture 1 0 29 (_assignment (_simple)(_alias((O)(s)))(_target(1))(_sensitivity(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . behavioural 2 -1
  )
)
I 000049 55 2088          1556089379664 student2
(_unit VHDL (stud2 0 5 (student2 0 10 ))
  (_version v33)
  (_time 1556089379661 2019.04.24 10:02:59)
  (_source (\./src/stud2.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1555855985184)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal O ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal s0 ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni (_string \"00001001"\)))))
    (_signal (_internal s1 ~std_logic_vector{7~downto~0}~13 0 13 (_architecture (_uni (_string \"00000111"\)))))
    (_signal (_internal s2 ~std_logic_vector{7~downto~0}~13 0 14 (_architecture (_uni (_string \"00000001"\)))))
    (_signal (_internal s3 ~std_logic_vector{7~downto~0}~13 0 15 (_architecture (_uni (_string \"00000100"\)))))
    (_signal (_internal s4 ~std_logic_vector{7~downto~0}~13 0 16 (_architecture (_uni (_string \"00000010"\)))))
    (_signal (_internal s5 ~std_logic_vector{7~downto~0}~13 0 17 (_architecture (_uni (_string \"00000011"\)))))
    (_process
      (line__20(_architecture 0 0 20 (_process (_simple)(_target(2)(3)(4)(5)(6)(7))(_sensitivity(0))(_read(2)(3)(4)(5)(6)(7)))))
      (line__32(_architecture 1 0 32 (_assignment (_simple)(_alias((O)(s0)))(_target(1))(_sensitivity(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . student2 2 -1
  )
)
I 000045 55 1418          1556089445974 prg2
(_unit VHDL (prg2 0 5 (prg2 0 10 ))
  (_version v33)
  (_time 1556089445971 2019.04.24 10:04:05)
  (_source (\./src/prg_255.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1555840779498)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal O ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal s ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni (_string \"00101101"\)))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(2(0))(2(7))(2(6))(2(5))(2(4))(2(3))(2(2))(2(1))(1))(_sensitivity(0))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . prg2 1 -1
  )
)
I 000045 55 1422          1556089446018 prg1
(_unit VHDL (prg1 0 5 (prg1 0 10 ))
  (_version v33)
  (_time 1556089446017 2019.04.24 10:04:06)
  (_source (\./src/prg_15.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1555840762919)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal O ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal s ~std_logic_vector{3~downto~0}~13 0 12 (_architecture (_uni (_string \"1101"\)))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(1)(2(3))(2(2))(2(1))(2(0)))(_sensitivity(0))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . prg1 1 -1
  )
)
I 000049 55 1981          1556089446053 student2
(_unit VHDL (stud2 0 5 (student2 0 10 ))
  (_version v33)
  (_time 1556089446049 2019.04.24 10:04:06)
  (_source (\./src/stud2.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1555855985184)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal O ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal s0 ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni (_string \"00001001"\)))))
    (_signal (_internal s1 ~std_logic_vector{7~downto~0}~13 0 13 (_architecture (_uni (_string \"00000111"\)))))
    (_signal (_internal s2 ~std_logic_vector{7~downto~0}~13 0 14 (_architecture (_uni (_string \"00000001"\)))))
    (_signal (_internal s3 ~std_logic_vector{7~downto~0}~13 0 15 (_architecture (_uni (_string \"00000100"\)))))
    (_signal (_internal s4 ~std_logic_vector{7~downto~0}~13 0 16 (_architecture (_uni (_string \"00000010"\)))))
    (_signal (_internal s5 ~std_logic_vector{7~downto~0}~13 0 17 (_architecture (_uni (_string \"00000011"\)))))
    (_process
      (line__20(_architecture 0 0 20 (_process (_simple)(_target(1)(2)(3)(4)(5)(6)(7))(_sensitivity(0))(_read(2)(3)(4)(5)(6)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . student2 1 -1
  )
)
I 000045 55 1993          1556089446096 stud
(_unit VHDL (stud1 1 5 (stud 1 10 ))
  (_version v33)
  (_time 1556089446095 2019.04.24 10:04:06)
  (_source (\./src/student1.vhd\(\./src/stud1.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1555851152580)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal O ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 1 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal s0 ~std_logic_vector{7~downto~0}~13 1 12 (_architecture (_uni (_string \"00001000"\)))))
    (_signal (_internal s1 ~std_logic_vector{7~downto~0}~13 1 13 (_architecture (_uni (_string \"00000110"\)))))
    (_signal (_internal s2 ~std_logic_vector{7~downto~0}~13 1 14 (_architecture (_uni (_string \"00000001"\)))))
    (_signal (_internal s3 ~std_logic_vector{7~downto~0}~13 1 15 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal s4 ~std_logic_vector{7~downto~0}~13 1 16 (_architecture (_uni (_string \"00000100"\)))))
    (_signal (_internal s5 ~std_logic_vector{7~downto~0}~13 1 17 (_architecture (_uni (_string \"00000101"\)))))
    (_process
      (line__20(_architecture 0 1 20 (_process (_simple)(_target(2)(3)(4)(5)(6)(7)(1))(_sensitivity(0))(_read(2)(3)(4)(5)(6)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . stud 1 -1
  )
)
I 000052 55 1443          1556089446143 behavioural
(_unit VHDL (square_wave 0 5 (behavioural 0 10 ))
  (_version v33)
  (_time 1556089446142 2019.04.24 10:04:06)
  (_source (\./src/square_wave.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1555840706622)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal O ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal s ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni (_string \"11011000"\)))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(1)(2(7))(2(6))(2(5))(2(4))(2(3))(2(2))(2(1))(2(0)))(_sensitivity(0))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . behavioural 1 -1
  )
)
I 000048 55 8624          1556090350435 average
(_unit VHDL (average 0 7 (average 0 15 ))
  (_version v33)
  (_time 1556090350434 2019.04.24 10:19:10)
  (_source (\./src/average.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1555855854160)
    (_use )
  )
  (_component
    (square_wave
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~13 0 19 (_entity (_out ))))
      )
    )
    (stud1
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~134 0 24 (_entity (_out ))))
      )
    )
    (stud2
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~136 0 29 (_entity (_out ))))
      )
    )
    (prg1
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~138 0 34 (_entity (_out ))))
      )
    )
    (prg2
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~1310 0 39 (_entity (_out ))))
      )
    )
    (sum
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal number ~std_logic_vector{7~downto~0}~1312 0 44 (_entity (_in ))))
        (_port (_internal Sum2 ~std_logic_vector{8~downto~0}~13 0 45 (_entity (_out ))))
        (_port (_internal Sum4 ~std_logic_vector{9~downto~0}~13 0 46 (_entity (_out ))))
        (_port (_internal Sum8 ~std_logic_vector{10~downto~0}~13 0 47 (_entity (_out ))))
        (_port (_internal Sum16 ~std_logic_vector{11~downto~0}~13 0 48 (_entity (_out ))))
      )
    )
  )
  (_instantiation lab0 0 67 (_component square_wave )
    (_port
      ((clock)(clock))
      ((O)(s0))
    )
    (_use (_entity . square_wave)
    )
  )
  (_instantiation lab1 0 68 (_component stud1 )
    (_port
      ((clk)(clock))
      ((O)(s1))
    )
    (_use (_entity . stud1)
    )
  )
  (_instantiation lab2 0 69 (_component stud2 )
    (_port
      ((clock)(clock))
      ((O)(s2))
    )
    (_use (_entity . stud2)
    )
  )
  (_instantiation lab3 0 70 (_component prg1 )
    (_port
      ((clock)(clock))
      ((O)(s3))
    )
    (_use (_entity . prg1)
    )
  )
  (_instantiation lab4 0 71 (_component prg2 )
    (_port
      ((clock)(clock))
      ((O)(s4))
    )
    (_use (_entity . prg2)
    )
  )
  (_instantiation lab5 0 89 (_component sum )
    (_port
      ((clock)(clock))
      ((reset)(reset_0))
      ((number)(mux0))
      ((Sum2)(ad2))
      ((Sum4)(ad4))
      ((Sum8)(ad8))
      ((Sum16)(ad16))
    )
    (_use (_entity . sum)
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal control ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal length ~std_logic_vector{2~downto~0}~122 0 10 (_entity (_in ))))
    (_port (_internal reset_0 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal reset_1 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal output ~std_logic_vector{11~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal s0 ~std_logic_vector{7~downto~0}~1314 0 51 (_architecture (_uni ))))
    (_signal (_internal s1 ~std_logic_vector{7~downto~0}~1314 0 52 (_architecture (_uni ))))
    (_signal (_internal s2 ~std_logic_vector{7~downto~0}~1314 0 53 (_architecture (_uni ))))
    (_signal (_internal s3 ~std_logic_vector{7~downto~0}~1314 0 54 (_architecture (_uni ))))
    (_signal (_internal s4 ~std_logic_vector{7~downto~0}~1314 0 55 (_architecture (_uni ))))
    (_signal (_internal mux0 ~std_logic_vector{7~downto~0}~1314 0 57 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1316 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal mux1 ~std_logic_vector{11~downto~0}~1316 0 58 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1318 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal ad2 ~std_logic_vector{8~downto~0}~1318 0 60 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1320 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal ad4 ~std_logic_vector{9~downto~0}~1320 0 61 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~1322 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal ad8 ~std_logic_vector{10~downto~0}~1322 0 62 (_architecture (_uni ))))
    (_signal (_internal ad16 ~std_logic_vector{11~downto~0}~1316 0 63 (_architecture (_uni ))))
    (_type (_internal ~BIT_VECTOR{11~downto~0}~13 0 93 (_array ~extSTD.STANDARD.BIT ((_downto (i 11)(i 0))))))
    (_variable (_internal v ~BIT_VECTOR{11~downto~0}~13 0 93 (_process 1 )))
    (_variable (_internal count ~extSTD.STANDARD.INTEGER 0 95 (_process 1 )))
    (_process
      (line__73(_architecture 0 0 73 (_process (_simple)(_target(11))(_sensitivity(1)(3)(0))(_read(6)(7)(8)(9)(10)))))
      (line__91(_architecture 1 0 91 (_process (_simple)(_target(12)(5))(_sensitivity(2)(4)(0))(_read(12)(13)(14)(15)(16)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 3 2 )
    (3 3 3 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
    (0 0 0 )
    (0 0 )
    (0 )
    (0 0 0 0 0 0 0 0 0 0 0 0 )
  )
  (_model . average 2 -1
  )
)
I 000048 55 8624          1556090378074 average
(_unit VHDL (average 0 7 (average 0 15 ))
  (_version v33)
  (_time 1556090378073 2019.04.24 10:19:38)
  (_source (\./src/average.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1555855854160)
    (_use )
  )
  (_component
    (square_wave
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~13 0 19 (_entity (_out ))))
      )
    )
    (stud1
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~134 0 24 (_entity (_out ))))
      )
    )
    (stud2
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~136 0 29 (_entity (_out ))))
      )
    )
    (prg1
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~138 0 34 (_entity (_out ))))
      )
    )
    (prg2
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~1310 0 39 (_entity (_out ))))
      )
    )
    (sum
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal number ~std_logic_vector{7~downto~0}~1312 0 44 (_entity (_in ))))
        (_port (_internal Sum2 ~std_logic_vector{8~downto~0}~13 0 45 (_entity (_out ))))
        (_port (_internal Sum4 ~std_logic_vector{9~downto~0}~13 0 46 (_entity (_out ))))
        (_port (_internal Sum8 ~std_logic_vector{10~downto~0}~13 0 47 (_entity (_out ))))
        (_port (_internal Sum16 ~std_logic_vector{11~downto~0}~13 0 48 (_entity (_out ))))
      )
    )
  )
  (_instantiation lab0 0 67 (_component square_wave )
    (_port
      ((clock)(clock))
      ((O)(s0))
    )
    (_use (_entity . square_wave)
    )
  )
  (_instantiation lab1 0 68 (_component stud1 )
    (_port
      ((clk)(clock))
      ((O)(s1))
    )
    (_use (_entity . stud1)
    )
  )
  (_instantiation lab2 0 69 (_component stud2 )
    (_port
      ((clock)(clock))
      ((O)(s2))
    )
    (_use (_entity . stud2)
    )
  )
  (_instantiation lab3 0 70 (_component prg1 )
    (_port
      ((clock)(clock))
      ((O)(s3))
    )
    (_use (_entity . prg1)
    )
  )
  (_instantiation lab4 0 71 (_component prg2 )
    (_port
      ((clock)(clock))
      ((O)(s4))
    )
    (_use (_entity . prg2)
    )
  )
  (_instantiation lab5 0 89 (_component sum )
    (_port
      ((clock)(clock))
      ((reset)(reset_0))
      ((number)(mux0))
      ((Sum2)(ad2))
      ((Sum4)(ad4))
      ((Sum8)(ad8))
      ((Sum16)(ad16))
    )
    (_use (_entity . sum)
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal control ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal length ~std_logic_vector{2~downto~0}~122 0 10 (_entity (_in ))))
    (_port (_internal reset_0 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal reset_1 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal output ~std_logic_vector{11~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal s0 ~std_logic_vector{7~downto~0}~1314 0 51 (_architecture (_uni ))))
    (_signal (_internal s1 ~std_logic_vector{7~downto~0}~1314 0 52 (_architecture (_uni ))))
    (_signal (_internal s2 ~std_logic_vector{7~downto~0}~1314 0 53 (_architecture (_uni ))))
    (_signal (_internal s3 ~std_logic_vector{7~downto~0}~1314 0 54 (_architecture (_uni ))))
    (_signal (_internal s4 ~std_logic_vector{7~downto~0}~1314 0 55 (_architecture (_uni ))))
    (_signal (_internal mux0 ~std_logic_vector{7~downto~0}~1314 0 57 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1316 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal mux1 ~std_logic_vector{11~downto~0}~1316 0 58 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1318 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal ad2 ~std_logic_vector{8~downto~0}~1318 0 60 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1320 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal ad4 ~std_logic_vector{9~downto~0}~1320 0 61 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~1322 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal ad8 ~std_logic_vector{10~downto~0}~1322 0 62 (_architecture (_uni ))))
    (_signal (_internal ad16 ~std_logic_vector{11~downto~0}~1316 0 63 (_architecture (_uni ))))
    (_type (_internal ~BIT_VECTOR{11~downto~0}~13 0 93 (_array ~extSTD.STANDARD.BIT ((_downto (i 11)(i 0))))))
    (_variable (_internal v ~BIT_VECTOR{11~downto~0}~13 0 93 (_process 1 )))
    (_variable (_internal count ~extSTD.STANDARD.INTEGER 0 95 (_process 1 )))
    (_process
      (line__73(_architecture 0 0 73 (_process (_simple)(_target(11))(_sensitivity(3)(0)(1))(_read(6)(7)(8)(9)(10)))))
      (line__91(_architecture 1 0 91 (_process (_simple)(_target(12)(5))(_sensitivity(4)(2)(0))(_read(12)(13)(14)(15)(16)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 3 2 )
    (3 3 3 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
    (0 0 0 )
    (0 0 )
    (0 )
    (0 0 0 0 0 0 0 0 0 0 0 0 )
  )
  (_model . average 2 -1
  )
)
I 000048 55 8624          1556090666927 average
(_unit VHDL (average 0 7 (average 0 15 ))
  (_version v33)
  (_time 1556090666926 2019.04.24 10:24:26)
  (_source (\./src/average.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1555855854160)
    (_use )
  )
  (_component
    (square_wave
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~13 0 19 (_entity (_out ))))
      )
    )
    (stud1
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~134 0 24 (_entity (_out ))))
      )
    )
    (stud2
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~136 0 29 (_entity (_out ))))
      )
    )
    (prg1
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~138 0 34 (_entity (_out ))))
      )
    )
    (prg2
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~1310 0 39 (_entity (_out ))))
      )
    )
    (sum
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal number ~std_logic_vector{7~downto~0}~1312 0 44 (_entity (_in ))))
        (_port (_internal Sum2 ~std_logic_vector{8~downto~0}~13 0 45 (_entity (_out ))))
        (_port (_internal Sum4 ~std_logic_vector{9~downto~0}~13 0 46 (_entity (_out ))))
        (_port (_internal Sum8 ~std_logic_vector{10~downto~0}~13 0 47 (_entity (_out ))))
        (_port (_internal Sum16 ~std_logic_vector{11~downto~0}~13 0 48 (_entity (_out ))))
      )
    )
  )
  (_instantiation lab0 0 67 (_component square_wave )
    (_port
      ((clock)(clock))
      ((O)(s0))
    )
    (_use (_entity . square_wave)
    )
  )
  (_instantiation lab1 0 68 (_component stud1 )
    (_port
      ((clk)(clock))
      ((O)(s1))
    )
    (_use (_entity . stud1)
    )
  )
  (_instantiation lab2 0 69 (_component stud2 )
    (_port
      ((clock)(clock))
      ((O)(s2))
    )
    (_use (_entity . stud2)
    )
  )
  (_instantiation lab3 0 70 (_component prg1 )
    (_port
      ((clock)(clock))
      ((O)(s3))
    )
    (_use (_entity . prg1)
    )
  )
  (_instantiation lab4 0 71 (_component prg2 )
    (_port
      ((clock)(clock))
      ((O)(s4))
    )
    (_use (_entity . prg2)
    )
  )
  (_instantiation lab5 0 89 (_component sum )
    (_port
      ((clock)(clock))
      ((reset)(reset_0))
      ((number)(mux0))
      ((Sum2)(ad2))
      ((Sum4)(ad4))
      ((Sum8)(ad8))
      ((Sum16)(ad16))
    )
    (_use (_entity . sum)
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal control ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal length ~std_logic_vector{2~downto~0}~122 0 10 (_entity (_in ))))
    (_port (_internal reset_0 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal reset_1 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal output ~std_logic_vector{11~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal s0 ~std_logic_vector{7~downto~0}~1314 0 51 (_architecture (_uni ))))
    (_signal (_internal s1 ~std_logic_vector{7~downto~0}~1314 0 52 (_architecture (_uni ))))
    (_signal (_internal s2 ~std_logic_vector{7~downto~0}~1314 0 53 (_architecture (_uni ))))
    (_signal (_internal s3 ~std_logic_vector{7~downto~0}~1314 0 54 (_architecture (_uni ))))
    (_signal (_internal s4 ~std_logic_vector{7~downto~0}~1314 0 55 (_architecture (_uni ))))
    (_signal (_internal mux0 ~std_logic_vector{7~downto~0}~1314 0 57 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1316 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal mux1 ~std_logic_vector{11~downto~0}~1316 0 58 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1318 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal ad2 ~std_logic_vector{8~downto~0}~1318 0 60 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1320 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal ad4 ~std_logic_vector{9~downto~0}~1320 0 61 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~1322 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal ad8 ~std_logic_vector{10~downto~0}~1322 0 62 (_architecture (_uni ))))
    (_signal (_internal ad16 ~std_logic_vector{11~downto~0}~1316 0 63 (_architecture (_uni ))))
    (_type (_internal ~BIT_VECTOR{11~downto~0}~13 0 93 (_array ~extSTD.STANDARD.BIT ((_downto (i 11)(i 0))))))
    (_variable (_internal v ~BIT_VECTOR{11~downto~0}~13 0 93 (_process 1 )))
    (_variable (_internal count ~extSTD.STANDARD.INTEGER 0 95 (_process 1 )))
    (_process
      (line__73(_architecture 0 0 73 (_process (_simple)(_target(11))(_sensitivity(1)(3)(0))(_read(6)(7)(8)(9)(10)))))
      (line__91(_architecture 1 0 91 (_process (_simple)(_target(12)(5))(_sensitivity(2)(4)(0))(_read(12)(13)(14)(15)(16)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 3 2 )
    (3 3 3 )
    (2 2 2 2 2 2 2 2 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
    (0 0 0 )
    (0 0 )
    (0 )
    (0 0 0 0 0 0 0 0 0 0 0 0 )
  )
  (_model . average 2 -1
  )
)
I 000048 55 8910          1556091868810 average
(_unit VHDL (average 0 7 (average 0 15 ))
  (_version v33)
  (_time 1556091868809 2019.04.24 10:44:28)
  (_source (\./src/average.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1555855854160)
    (_use )
  )
  (_component
    (square_wave
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~13 0 19 (_entity (_out ))))
      )
    )
    (stud1
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~134 0 24 (_entity (_out ))))
      )
    )
    (stud2
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~136 0 29 (_entity (_out ))))
      )
    )
    (prg1
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~138 0 34 (_entity (_out ))))
      )
    )
    (prg2
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~1310 0 39 (_entity (_out ))))
      )
    )
    (sum
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal number ~std_logic_vector{7~downto~0}~1312 0 44 (_entity (_in ))))
        (_port (_internal Sum2 ~std_logic_vector{8~downto~0}~13 0 45 (_entity (_out ))))
        (_port (_internal Sum4 ~std_logic_vector{9~downto~0}~13 0 46 (_entity (_out ))))
        (_port (_internal Sum8 ~std_logic_vector{10~downto~0}~13 0 47 (_entity (_out ))))
        (_port (_internal Sum16 ~std_logic_vector{11~downto~0}~13 0 48 (_entity (_out ))))
      )
    )
  )
  (_instantiation lab0 0 69 (_component square_wave )
    (_port
      ((clock)(clock))
      ((O)(s0))
    )
    (_use (_entity . square_wave)
    )
  )
  (_instantiation lab1 0 70 (_component stud1 )
    (_port
      ((clk)(clock))
      ((O)(s1))
    )
    (_use (_entity . stud1)
    )
  )
  (_instantiation lab2 0 71 (_component stud2 )
    (_port
      ((clock)(clock))
      ((O)(s2))
    )
    (_use (_entity . stud2)
    )
  )
  (_instantiation lab3 0 72 (_component prg1 )
    (_port
      ((clock)(clock))
      ((O)(s3))
    )
    (_use (_entity . prg1)
    )
  )
  (_instantiation lab4 0 73 (_component prg2 )
    (_port
      ((clock)(clock))
      ((O)(s4))
    )
    (_use (_entity . prg2)
    )
  )
  (_instantiation lab5 0 91 (_component sum )
    (_port
      ((clock)(clock))
      ((reset)(reset_0))
      ((number)(mux0))
      ((Sum2)(ad2))
      ((Sum4)(ad4))
      ((Sum8)(ad8))
      ((Sum16)(ad16))
    )
    (_use (_entity . sum)
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal control ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal length ~std_logic_vector{2~downto~0}~122 0 10 (_entity (_in ))))
    (_port (_internal reset_0 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal reset_1 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal output ~std_logic_vector{11~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal s0 ~std_logic_vector{7~downto~0}~1314 0 51 (_architecture (_uni ))))
    (_signal (_internal s1 ~std_logic_vector{7~downto~0}~1314 0 52 (_architecture (_uni ))))
    (_signal (_internal s2 ~std_logic_vector{7~downto~0}~1314 0 53 (_architecture (_uni ))))
    (_signal (_internal s3 ~std_logic_vector{7~downto~0}~1314 0 54 (_architecture (_uni ))))
    (_signal (_internal s4 ~std_logic_vector{7~downto~0}~1314 0 55 (_architecture (_uni ))))
    (_signal (_internal mux0 ~std_logic_vector{7~downto~0}~1314 0 57 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1316 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal mux1 ~std_logic_vector{11~downto~0}~1316 0 58 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1318 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal ad2 ~std_logic_vector{8~downto~0}~1318 0 60 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1320 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal ad4 ~std_logic_vector{9~downto~0}~1320 0 61 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~1322 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal ad8 ~std_logic_vector{10~downto~0}~1322 0 62 (_architecture (_uni ))))
    (_signal (_internal ad16 ~std_logic_vector{11~downto~0}~1316 0 63 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal count ~std_logic_vector{4~downto~0}~13 0 65 (_architecture (_uni ))))
    (_type (_internal ~BIT_VECTOR{11~downto~0}~13 0 102 (_array ~extSTD.STANDARD.BIT ((_downto (i 11)(i 0))))))
    (_variable (_internal v ~BIT_VECTOR{11~downto~0}~13 0 102 (_process 2 )))
    (_process
      (line__75(_architecture 0 0 75 (_process (_simple)(_target(11))(_sensitivity(3)(0)(1))(_read(6)(7)(8)(9)(10)))))
      (line__93(_architecture 1 0 93 (_assignment (_simple)(_target(17))(_sensitivity(2)))))
      (line__100(_architecture 2 0 100 (_process (_simple)(_target(12)(17)(5))(_sensitivity(2)(0)(4))(_read(12)(13)(14)(15)(16)(17)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 3 2 )
    (3 3 3 )
    (2 2 2 2 2 2 2 2 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
    (2 2 2 3 2 )
    (2 2 3 2 2 )
    (2 3 2 2 2 )
    (3 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
    (0 0 0 )
    (0 0 )
    (0 )
    (0 0 0 0 0 0 0 0 0 0 0 0 )
  )
  (_model . average 3 -1
  )
)
I 000048 55 8910          1556091881708 average
(_unit VHDL (average 0 7 (average 0 15 ))
  (_version v33)
  (_time 1556091881707 2019.04.24 10:44:41)
  (_source (\./src/average.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1555855854160)
    (_use )
  )
  (_component
    (square_wave
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~13 0 19 (_entity (_out ))))
      )
    )
    (stud1
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~134 0 24 (_entity (_out ))))
      )
    )
    (stud2
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~136 0 29 (_entity (_out ))))
      )
    )
    (prg1
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~138 0 34 (_entity (_out ))))
      )
    )
    (prg2
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~1310 0 39 (_entity (_out ))))
      )
    )
    (sum
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal number ~std_logic_vector{7~downto~0}~1312 0 44 (_entity (_in ))))
        (_port (_internal Sum2 ~std_logic_vector{8~downto~0}~13 0 45 (_entity (_out ))))
        (_port (_internal Sum4 ~std_logic_vector{9~downto~0}~13 0 46 (_entity (_out ))))
        (_port (_internal Sum8 ~std_logic_vector{10~downto~0}~13 0 47 (_entity (_out ))))
        (_port (_internal Sum16 ~std_logic_vector{11~downto~0}~13 0 48 (_entity (_out ))))
      )
    )
  )
  (_instantiation lab0 0 69 (_component square_wave )
    (_port
      ((clock)(clock))
      ((O)(s0))
    )
    (_use (_entity . square_wave)
    )
  )
  (_instantiation lab1 0 70 (_component stud1 )
    (_port
      ((clk)(clock))
      ((O)(s1))
    )
    (_use (_entity . stud1)
    )
  )
  (_instantiation lab2 0 71 (_component stud2 )
    (_port
      ((clock)(clock))
      ((O)(s2))
    )
    (_use (_entity . stud2)
    )
  )
  (_instantiation lab3 0 72 (_component prg1 )
    (_port
      ((clock)(clock))
      ((O)(s3))
    )
    (_use (_entity . prg1)
    )
  )
  (_instantiation lab4 0 73 (_component prg2 )
    (_port
      ((clock)(clock))
      ((O)(s4))
    )
    (_use (_entity . prg2)
    )
  )
  (_instantiation lab5 0 91 (_component sum )
    (_port
      ((clock)(clock))
      ((reset)(reset_0))
      ((number)(mux0))
      ((Sum2)(ad2))
      ((Sum4)(ad4))
      ((Sum8)(ad8))
      ((Sum16)(ad16))
    )
    (_use (_entity . sum)
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal control ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal length ~std_logic_vector{2~downto~0}~122 0 10 (_entity (_in ))))
    (_port (_internal reset_0 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal reset_1 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal output ~std_logic_vector{11~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal s0 ~std_logic_vector{7~downto~0}~1314 0 51 (_architecture (_uni ))))
    (_signal (_internal s1 ~std_logic_vector{7~downto~0}~1314 0 52 (_architecture (_uni ))))
    (_signal (_internal s2 ~std_logic_vector{7~downto~0}~1314 0 53 (_architecture (_uni ))))
    (_signal (_internal s3 ~std_logic_vector{7~downto~0}~1314 0 54 (_architecture (_uni ))))
    (_signal (_internal s4 ~std_logic_vector{7~downto~0}~1314 0 55 (_architecture (_uni ))))
    (_signal (_internal mux0 ~std_logic_vector{7~downto~0}~1314 0 57 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1316 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal mux1 ~std_logic_vector{11~downto~0}~1316 0 58 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1318 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal ad2 ~std_logic_vector{8~downto~0}~1318 0 60 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1320 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal ad4 ~std_logic_vector{9~downto~0}~1320 0 61 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~1322 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal ad8 ~std_logic_vector{10~downto~0}~1322 0 62 (_architecture (_uni ))))
    (_signal (_internal ad16 ~std_logic_vector{11~downto~0}~1316 0 63 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal count ~std_logic_vector{4~downto~0}~13 0 65 (_architecture (_uni ))))
    (_type (_internal ~BIT_VECTOR{11~downto~0}~13 0 102 (_array ~extSTD.STANDARD.BIT ((_downto (i 11)(i 0))))))
    (_variable (_internal v ~BIT_VECTOR{11~downto~0}~13 0 102 (_process 2 )))
    (_process
      (line__75(_architecture 0 0 75 (_process (_simple)(_target(11))(_sensitivity(0)(1)(3))(_read(6)(7)(8)(9)(10)))))
      (line__93(_architecture 1 0 93 (_assignment (_simple)(_target(17))(_sensitivity(2)))))
      (line__100(_architecture 2 0 100 (_process (_simple)(_target(12)(17)(5))(_sensitivity(4)(0)(2))(_read(12)(13)(14)(15)(16)(17)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 3 2 )
    (3 3 3 )
    (2 2 2 2 2 2 2 2 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
    (2 2 2 3 2 )
    (2 2 3 2 2 )
    (2 3 2 2 2 )
    (3 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
    (0 0 0 )
    (0 0 )
    (0 )
    (0 0 0 0 0 0 0 0 0 0 0 0 )
  )
  (_model . average 3 -1
  )
)
I 000048 55 8416          1556092303420 average
(_unit VHDL (average 0 7 (average 0 15 ))
  (_version v33)
  (_time 1556092303419 2019.04.24 10:51:43)
  (_source (\./src/average.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1555855854160)
    (_use )
  )
  (_component
    (square_wave
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~13 0 19 (_entity (_out ))))
      )
    )
    (stud1
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~134 0 24 (_entity (_out ))))
      )
    )
    (stud2
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~136 0 29 (_entity (_out ))))
      )
    )
    (prg1
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~138 0 34 (_entity (_out ))))
      )
    )
    (prg2
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~1310 0 39 (_entity (_out ))))
      )
    )
    (sum
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal number ~std_logic_vector{7~downto~0}~1312 0 44 (_entity (_in ))))
        (_port (_internal Sum2 ~std_logic_vector{8~downto~0}~13 0 45 (_entity (_out ))))
        (_port (_internal Sum4 ~std_logic_vector{9~downto~0}~13 0 46 (_entity (_out ))))
        (_port (_internal Sum8 ~std_logic_vector{10~downto~0}~13 0 47 (_entity (_out ))))
        (_port (_internal Sum16 ~std_logic_vector{11~downto~0}~13 0 48 (_entity (_out ))))
      )
    )
  )
  (_instantiation lab0 0 67 (_component square_wave )
    (_port
      ((clock)(clock))
      ((O)(s0))
    )
    (_use (_entity . square_wave)
    )
  )
  (_instantiation lab1 0 68 (_component stud1 )
    (_port
      ((clk)(clock))
      ((O)(s1))
    )
    (_use (_entity . stud1)
    )
  )
  (_instantiation lab2 0 69 (_component stud2 )
    (_port
      ((clock)(clock))
      ((O)(s2))
    )
    (_use (_entity . stud2)
    )
  )
  (_instantiation lab3 0 70 (_component prg1 )
    (_port
      ((clock)(clock))
      ((O)(s3))
    )
    (_use (_entity . prg1)
    )
  )
  (_instantiation lab4 0 71 (_component prg2 )
    (_port
      ((clock)(clock))
      ((O)(s4))
    )
    (_use (_entity . prg2)
    )
  )
  (_instantiation lab5 0 89 (_component sum )
    (_port
      ((clock)(clock))
      ((reset)(reset_0))
      ((number)(mux0))
      ((Sum2)(ad2))
      ((Sum4)(ad4))
      ((Sum8)(ad8))
      ((Sum16)(ad16))
    )
    (_use (_entity . sum)
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal control ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal length ~std_logic_vector{2~downto~0}~122 0 10 (_entity (_in ))))
    (_port (_internal reset_0 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal reset_1 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal output ~std_logic_vector{11~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal s0 ~std_logic_vector{7~downto~0}~1314 0 51 (_architecture (_uni ))))
    (_signal (_internal s1 ~std_logic_vector{7~downto~0}~1314 0 52 (_architecture (_uni ))))
    (_signal (_internal s2 ~std_logic_vector{7~downto~0}~1314 0 53 (_architecture (_uni ))))
    (_signal (_internal s3 ~std_logic_vector{7~downto~0}~1314 0 54 (_architecture (_uni ))))
    (_signal (_internal s4 ~std_logic_vector{7~downto~0}~1314 0 55 (_architecture (_uni ))))
    (_signal (_internal mux0 ~std_logic_vector{7~downto~0}~1314 0 57 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1316 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal mux1 ~std_logic_vector{11~downto~0}~1316 0 58 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1318 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal ad2 ~std_logic_vector{8~downto~0}~1318 0 60 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1320 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal ad4 ~std_logic_vector{9~downto~0}~1320 0 61 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~1322 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal ad8 ~std_logic_vector{10~downto~0}~1322 0 62 (_architecture (_uni ))))
    (_signal (_internal ad16 ~std_logic_vector{11~downto~0}~1316 0 63 (_architecture (_uni ))))
    (_type (_internal ~BIT_VECTOR{11~downto~0}~13 0 93 (_array ~extSTD.STANDARD.BIT ((_downto (i 11)(i 0))))))
    (_variable (_internal v ~BIT_VECTOR{11~downto~0}~13 0 93 (_process 1 )))
    (_process
      (line__73(_architecture 0 0 73 (_process (_simple)(_target(11))(_sensitivity(1)(3)(0))(_read(6)(7)(8)(9)(10)))))
      (line__91(_architecture 1 0 91 (_process (_simple)(_target(12)(5))(_sensitivity(4)(2)(0))(_read(12)(13)(14)(15)(16)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 3 2 )
    (3 3 3 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
    (0 0 0 )
    (0 0 )
    (0 )
    (0 0 0 0 0 0 0 0 0 0 0 0 )
  )
  (_model . average 2 -1
  )
)
I 000048 55 8416          1556092305125 average
(_unit VHDL (average 0 7 (average 0 15 ))
  (_version v33)
  (_time 1556092305122 2019.04.24 10:51:45)
  (_source (\./src/average.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1555855854160)
    (_use )
  )
  (_component
    (square_wave
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~13 0 19 (_entity (_out ))))
      )
    )
    (stud1
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~134 0 24 (_entity (_out ))))
      )
    )
    (stud2
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~136 0 29 (_entity (_out ))))
      )
    )
    (prg1
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~138 0 34 (_entity (_out ))))
      )
    )
    (prg2
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~1310 0 39 (_entity (_out ))))
      )
    )
    (sum
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal number ~std_logic_vector{7~downto~0}~1312 0 44 (_entity (_in ))))
        (_port (_internal Sum2 ~std_logic_vector{8~downto~0}~13 0 45 (_entity (_out ))))
        (_port (_internal Sum4 ~std_logic_vector{9~downto~0}~13 0 46 (_entity (_out ))))
        (_port (_internal Sum8 ~std_logic_vector{10~downto~0}~13 0 47 (_entity (_out ))))
        (_port (_internal Sum16 ~std_logic_vector{11~downto~0}~13 0 48 (_entity (_out ))))
      )
    )
  )
  (_instantiation lab0 0 67 (_component square_wave )
    (_port
      ((clock)(clock))
      ((O)(s0))
    )
    (_use (_entity . square_wave)
    )
  )
  (_instantiation lab1 0 68 (_component stud1 )
    (_port
      ((clk)(clock))
      ((O)(s1))
    )
    (_use (_entity . stud1)
    )
  )
  (_instantiation lab2 0 69 (_component stud2 )
    (_port
      ((clock)(clock))
      ((O)(s2))
    )
    (_use (_entity . stud2)
    )
  )
  (_instantiation lab3 0 70 (_component prg1 )
    (_port
      ((clock)(clock))
      ((O)(s3))
    )
    (_use (_entity . prg1)
    )
  )
  (_instantiation lab4 0 71 (_component prg2 )
    (_port
      ((clock)(clock))
      ((O)(s4))
    )
    (_use (_entity . prg2)
    )
  )
  (_instantiation lab5 0 89 (_component sum )
    (_port
      ((clock)(clock))
      ((reset)(reset_0))
      ((number)(mux0))
      ((Sum2)(ad2))
      ((Sum4)(ad4))
      ((Sum8)(ad8))
      ((Sum16)(ad16))
    )
    (_use (_entity . sum)
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal control ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal length ~std_logic_vector{2~downto~0}~122 0 10 (_entity (_in ))))
    (_port (_internal reset_0 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal reset_1 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal output ~std_logic_vector{11~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal s0 ~std_logic_vector{7~downto~0}~1314 0 51 (_architecture (_uni ))))
    (_signal (_internal s1 ~std_logic_vector{7~downto~0}~1314 0 52 (_architecture (_uni ))))
    (_signal (_internal s2 ~std_logic_vector{7~downto~0}~1314 0 53 (_architecture (_uni ))))
    (_signal (_internal s3 ~std_logic_vector{7~downto~0}~1314 0 54 (_architecture (_uni ))))
    (_signal (_internal s4 ~std_logic_vector{7~downto~0}~1314 0 55 (_architecture (_uni ))))
    (_signal (_internal mux0 ~std_logic_vector{7~downto~0}~1314 0 57 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1316 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal mux1 ~std_logic_vector{11~downto~0}~1316 0 58 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1318 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal ad2 ~std_logic_vector{8~downto~0}~1318 0 60 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1320 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal ad4 ~std_logic_vector{9~downto~0}~1320 0 61 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~1322 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal ad8 ~std_logic_vector{10~downto~0}~1322 0 62 (_architecture (_uni ))))
    (_signal (_internal ad16 ~std_logic_vector{11~downto~0}~1316 0 63 (_architecture (_uni ))))
    (_type (_internal ~BIT_VECTOR{11~downto~0}~13 0 93 (_array ~extSTD.STANDARD.BIT ((_downto (i 11)(i 0))))))
    (_variable (_internal v ~BIT_VECTOR{11~downto~0}~13 0 93 (_process 1 )))
    (_process
      (line__73(_architecture 0 0 73 (_process (_simple)(_target(11))(_sensitivity(3)(0)(1))(_read(6)(7)(8)(9)(10)))))
      (line__91(_architecture 1 0 91 (_process (_simple)(_target(12)(5))(_sensitivity(0)(4)(2))(_read(12)(13)(14)(15)(16)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 3 2 )
    (3 3 3 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
    (0 0 0 )
    (0 0 )
    (0 )
    (0 0 0 0 0 0 0 0 0 0 0 0 )
  )
  (_model . average 2 -1
  )
)
I 000046 55 2062          1556093237280 count
(_unit VHDL (counter 0 7 (count 0 14 ))
  (_version v33)
  (_time 1556093237279 2019.04.24 11:07:17)
  (_source (\./src/counter.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1556093237265)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal load ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal output ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{4~downto~0}~13 0 16 (_architecture (_uni ))))
    (_process
      (line__19(_architecture 0 0 19 (_assignment (_simple)(_alias((temp)(load)))(_target(5))(_sensitivity(2)))))
      (line__20(_architecture 1 0 20 (_process (_simple)(_target(5))(_sensitivity(1)(0))(_read(5)))))
      (line__28(_architecture 2 0 28 (_assignment (_simple)(_alias((output)(temp)))(_target(4))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 )
  )
  (_model . count 3 -1
  )
)
I 000046 55 2062          1556093239611 count
(_unit VHDL (counter 0 7 (count 0 14 ))
  (_version v33)
  (_time 1556093239610 2019.04.24 11:07:19)
  (_source (\./src/counter.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1556093237265)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal load ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal output ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{4~downto~0}~13 0 16 (_architecture (_uni ))))
    (_process
      (line__19(_architecture 0 0 19 (_assignment (_simple)(_alias((temp)(load)))(_target(5))(_sensitivity(2)))))
      (line__20(_architecture 1 0 20 (_process (_simple)(_target(5))(_sensitivity(1)(0))(_read(5)))))
      (line__28(_architecture 2 0 28 (_assignment (_simple)(_alias((output)(temp)))(_target(4))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 )
  )
  (_model . count 3 -1
  )
)
I 000046 55 2062          1556093256979 count
(_unit VHDL (counter 0 7 (count 0 14 ))
  (_version v33)
  (_time 1556093256978 2019.04.24 11:07:36)
  (_source (\./src/counter.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1556093237265)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal load ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal output ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{4~downto~0}~13 0 16 (_architecture (_uni ))))
    (_process
      (line__19(_architecture 0 0 19 (_assignment (_simple)(_alias((temp)(load)))(_target(5))(_sensitivity(2)))))
      (line__20(_architecture 1 0 20 (_process (_simple)(_target(5))(_sensitivity(0)(1))(_read(5)))))
      (line__28(_architecture 2 0 28 (_assignment (_simple)(_alias((output)(temp)))(_target(4))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 )
  )
  (_model . count 3 -1
  )
)
I 000046 55 1861          1556093320255 count
(_unit VHDL (counter 0 7 (count 0 13 ))
  (_version v33)
  (_time 1556093320254 2019.04.24 11:08:40)
  (_source (\./src/counter.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1556093320239)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal load ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal output ~std_logic_vector{4~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{4~downto~0}~13 0 15 (_architecture (_uni ))))
    (_process
      (line__18(_architecture 0 0 18 (_assignment (_simple)(_alias((temp)(load)))(_target(4))(_sensitivity(2)))))
      (line__19(_architecture 1 0 19 (_process (_simple)(_target(4)(3))(_sensitivity(1)(0))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 )
  )
  (_model . count 2 -1
  )
)
I 000046 55 1328          1556093330541 f_div
(_unit VHDL (fdiv 0 7 (f_div 0 12 ))
  (_version v33)
  (_time 1556093330541 2019.04.24 11:08:50)
  (_source (\./src/frequency_divider.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1556087422338)
    (_use )
  )
  (_object
    (_port (_internal clock_in ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clock_out ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_signal (_internal count ~extSTD.STANDARD.INTEGER 0 13 (_architecture (_uni ((i 1))))))
    (_signal (_internal temp ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ((i 2))))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3)(4)(2))(_sensitivity(1)(0))(_read(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . f_div 1 -1
  )
)
I 000048 55 8883          1556093693509 average
(_unit VHDL (average 0 7 (average 0 15 ))
  (_version v33)
  (_time 1556093693508 2019.04.24 11:14:53)
  (_source (\./src/average.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1555855854160)
    (_use )
  )
  (_component
    (square_wave
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~13 0 19 (_entity (_out ))))
      )
    )
    (stud1
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~134 0 24 (_entity (_out ))))
      )
    )
    (stud2
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~136 0 29 (_entity (_out ))))
      )
    )
    (prg1
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~138 0 34 (_entity (_out ))))
      )
    )
    (prg2
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~1310 0 39 (_entity (_out ))))
      )
    )
    (sum
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal number ~std_logic_vector{7~downto~0}~1312 0 44 (_entity (_in ))))
        (_port (_internal Sum2 ~std_logic_vector{8~downto~0}~13 0 45 (_entity (_out ))))
        (_port (_internal Sum4 ~std_logic_vector{9~downto~0}~13 0 46 (_entity (_out ))))
        (_port (_internal Sum8 ~std_logic_vector{10~downto~0}~13 0 47 (_entity (_out ))))
        (_port (_internal Sum16 ~std_logic_vector{11~downto~0}~13 0 48 (_entity (_out ))))
      )
    )
  )
  (_instantiation lab0 0 69 (_component square_wave )
    (_port
      ((clock)(clock))
      ((O)(s0))
    )
    (_use (_entity . square_wave)
    )
  )
  (_instantiation lab1 0 70 (_component stud1 )
    (_port
      ((clk)(clock))
      ((O)(s1))
    )
    (_use (_entity . stud1)
    )
  )
  (_instantiation lab2 0 71 (_component stud2 )
    (_port
      ((clock)(clock))
      ((O)(s2))
    )
    (_use (_entity . stud2)
    )
  )
  (_instantiation lab3 0 72 (_component prg1 )
    (_port
      ((clock)(clock))
      ((O)(s3))
    )
    (_use (_entity . prg1)
    )
  )
  (_instantiation lab4 0 73 (_component prg2 )
    (_port
      ((clock)(clock))
      ((O)(s4))
    )
    (_use (_entity . prg2)
    )
  )
  (_instantiation lab5 0 99 (_component sum )
    (_port
      ((clock)(clock))
      ((reset)(reset_0))
      ((number)(mux0))
      ((Sum2)(ad2))
      ((Sum4)(ad4))
      ((Sum8)(ad8))
      ((Sum16)(ad16))
    )
    (_use (_entity . sum)
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal control ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal length ~std_logic_vector{2~downto~0}~122 0 10 (_entity (_in ))))
    (_port (_internal reset_0 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal reset_1 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal output ~std_logic_vector{11~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal s0 ~std_logic_vector{7~downto~0}~1314 0 51 (_architecture (_uni ))))
    (_signal (_internal s1 ~std_logic_vector{7~downto~0}~1314 0 52 (_architecture (_uni ))))
    (_signal (_internal s2 ~std_logic_vector{7~downto~0}~1314 0 53 (_architecture (_uni ))))
    (_signal (_internal s3 ~std_logic_vector{7~downto~0}~1314 0 54 (_architecture (_uni ))))
    (_signal (_internal s4 ~std_logic_vector{7~downto~0}~1314 0 55 (_architecture (_uni ))))
    (_signal (_internal mux0 ~std_logic_vector{7~downto~0}~1314 0 57 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1316 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal mux1 ~std_logic_vector{11~downto~0}~1316 0 58 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1318 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal ad2 ~std_logic_vector{8~downto~0}~1318 0 60 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1320 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal ad4 ~std_logic_vector{9~downto~0}~1320 0 61 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~1322 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal ad8 ~std_logic_vector{10~downto~0}~1322 0 62 (_architecture (_uni ))))
    (_signal (_internal ad16 ~std_logic_vector{11~downto~0}~1316 0 63 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{4~downto~0}~13 0 65 (_architecture (_uni ))))
    (_type (_internal ~BIT_VECTOR{11~downto~0}~13 0 103 (_array ~extSTD.STANDARD.BIT ((_downto (i 11)(i 0))))))
    (_variable (_internal v ~BIT_VECTOR{11~downto~0}~13 0 103 (_process 2 )))
    (_process
      (line__75(_architecture 0 0 75 (_assignment (_simple)(_target(17))(_sensitivity(2)))))
      (line__83(_architecture 1 0 83 (_process (_simple)(_target(11))(_sensitivity(0)(1)(3))(_read(6)(7)(8)(9)(10)))))
      (line__101(_architecture 2 0 101 (_process (_simple)(_target(12)(5))(_sensitivity(0)(4)(2))(_read(12)(13)(14)(15)(16)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_static
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
    (2 2 2 3 2 )
    (2 2 3 2 2 )
    (2 3 2 2 2 )
    (3 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 3 2 )
    (3 3 3 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
    (0 0 0 )
    (0 0 )
    (0 )
    (0 0 0 0 0 0 0 0 0 0 0 0 )
  )
  (_model . average 3 -1
  )
)
I 000048 55 9891          1556094057236 average
(_unit VHDL (average 0 7 (average 0 15 ))
  (_version v33)
  (_time 1556094057235 2019.04.24 11:20:57)
  (_source (\./src/average.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1555855854160)
    (_use )
  )
  (_component
    (square_wave
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~13 0 19 (_entity (_out ))))
      )
    )
    (stud1
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~134 0 24 (_entity (_out ))))
      )
    )
    (stud2
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~136 0 29 (_entity (_out ))))
      )
    )
    (prg1
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~138 0 34 (_entity (_out ))))
      )
    )
    (prg2
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~1310 0 39 (_entity (_out ))))
      )
    )
    (counter
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal load ~std_logic_vector{4~downto~0}~13 0 53 (_entity (_in ))))
        (_port (_internal output ~std_logic_vector{4~downto~0}~1314 0 54 (_entity (_out ))))
      )
    )
    (sum
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal number ~std_logic_vector{7~downto~0}~1312 0 44 (_entity (_in ))))
        (_port (_internal Sum2 ~std_logic_vector{8~downto~0}~13 0 45 (_entity (_out ))))
        (_port (_internal Sum4 ~std_logic_vector{9~downto~0}~13 0 46 (_entity (_out ))))
        (_port (_internal Sum8 ~std_logic_vector{10~downto~0}~13 0 47 (_entity (_out ))))
        (_port (_internal Sum16 ~std_logic_vector{11~downto~0}~13 0 48 (_entity (_out ))))
      )
    )
  )
  (_instantiation lab0 0 76 (_component square_wave )
    (_port
      ((clock)(clock))
      ((O)(s0))
    )
    (_use (_entity . square_wave)
    )
  )
  (_instantiation lab1 0 77 (_component stud1 )
    (_port
      ((clk)(clock))
      ((O)(s1))
    )
    (_use (_entity . stud1)
    )
  )
  (_instantiation lab2 0 78 (_component stud2 )
    (_port
      ((clock)(clock))
      ((O)(s2))
    )
    (_use (_entity . stud2)
    )
  )
  (_instantiation lab3 0 79 (_component prg1 )
    (_port
      ((clock)(clock))
      ((O)(s3))
    )
    (_use (_entity . prg1)
    )
  )
  (_instantiation lab4 0 80 (_component prg2 )
    (_port
      ((clock)(clock))
      ((O)(s4))
    )
    (_use (_entity . prg2)
    )
  )
  (_instantiation lab_counter 0 89 (_component counter )
    (_port
      ((clock)(clock))
      ((reset)(reset_1))
      ((load)(temp))
      ((output)(aux))
    )
    (_use (_entity . counter)
    )
  )
  (_instantiation lab5 0 107 (_component sum )
    (_port
      ((clock)(clock))
      ((reset)(reset_0))
      ((number)(mux0))
      ((Sum2)(ad2))
      ((Sum4)(ad4))
      ((Sum8)(ad8))
      ((Sum16)(ad16))
    )
    (_use (_entity . sum)
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal control ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal length ~std_logic_vector{2~downto~0}~122 0 10 (_entity (_in ))))
    (_port (_internal reset_0 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal reset_1 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal output ~std_logic_vector{11~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal s0 ~std_logic_vector{7~downto~0}~1316 0 57 (_architecture (_uni ))))
    (_signal (_internal s1 ~std_logic_vector{7~downto~0}~1316 0 58 (_architecture (_uni ))))
    (_signal (_internal s2 ~std_logic_vector{7~downto~0}~1316 0 59 (_architecture (_uni ))))
    (_signal (_internal s3 ~std_logic_vector{7~downto~0}~1316 0 60 (_architecture (_uni ))))
    (_signal (_internal s4 ~std_logic_vector{7~downto~0}~1316 0 61 (_architecture (_uni ))))
    (_signal (_internal mux0 ~std_logic_vector{7~downto~0}~1316 0 63 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1318 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal mux1 ~std_logic_vector{11~downto~0}~1318 0 64 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1320 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal ad2 ~std_logic_vector{8~downto~0}~1320 0 66 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1322 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal ad4 ~std_logic_vector{9~downto~0}~1322 0 67 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~1324 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal ad8 ~std_logic_vector{10~downto~0}~1324 0 68 (_architecture (_uni ))))
    (_signal (_internal ad16 ~std_logic_vector{11~downto~0}~1318 0 69 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{4~downto~0}~1326 0 71 (_architecture (_uni ))))
    (_signal (_internal aux ~std_logic_vector{4~downto~0}~1326 0 72 (_architecture (_uni ))))
    (_type (_internal ~BIT_VECTOR{11~downto~0}~13 0 111 (_array ~extSTD.STANDARD.BIT ((_downto (i 11)(i 0))))))
    (_variable (_internal v ~BIT_VECTOR{11~downto~0}~13 0 111 (_process 2 )))
    (_process
      (line__82(_architecture 0 0 82 (_assignment (_simple)(_target(17))(_sensitivity(2)))))
      (line__91(_architecture 1 0 91 (_process (_simple)(_target(11))(_sensitivity(0)(3)(1))(_read(6)(7)(8)(9)(10)))))
      (line__109(_architecture 2 0 109 (_process (_simple)(_target(12)(5))(_sensitivity(0)(4)(2))(_read(12)(13)(14)(15)(16)(18)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_static
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
    (2 2 2 3 2 )
    (2 2 3 2 2 )
    (2 3 2 2 2 )
    (3 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 3 2 )
    (3 3 3 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
    (0 0 0 )
    (0 0 )
    (0 )
    (0 0 0 0 0 0 0 0 0 0 0 0 )
    (2 2 2 2 2 )
  )
  (_model . average 3 -1
  )
)
I 000048 55 9891          1556094621580 average
(_unit VHDL (average 0 7 (average 0 15 ))
  (_version v33)
  (_time 1556094621577 2019.04.24 11:30:21)
  (_source (\./src/average.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1555855854160)
    (_use )
  )
  (_component
    (square_wave
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~13 0 19 (_entity (_out ))))
      )
    )
    (stud1
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~134 0 24 (_entity (_out ))))
      )
    )
    (stud2
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~136 0 29 (_entity (_out ))))
      )
    )
    (prg1
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~138 0 34 (_entity (_out ))))
      )
    )
    (prg2
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~1310 0 39 (_entity (_out ))))
      )
    )
    (counter
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal load ~std_logic_vector{4~downto~0}~13 0 53 (_entity (_in ))))
        (_port (_internal output ~std_logic_vector{4~downto~0}~1314 0 54 (_entity (_out ))))
      )
    )
    (sum
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal number ~std_logic_vector{7~downto~0}~1312 0 44 (_entity (_in ))))
        (_port (_internal Sum2 ~std_logic_vector{8~downto~0}~13 0 45 (_entity (_out ))))
        (_port (_internal Sum4 ~std_logic_vector{9~downto~0}~13 0 46 (_entity (_out ))))
        (_port (_internal Sum8 ~std_logic_vector{10~downto~0}~13 0 47 (_entity (_out ))))
        (_port (_internal Sum16 ~std_logic_vector{11~downto~0}~13 0 48 (_entity (_out ))))
      )
    )
  )
  (_instantiation lab0 0 76 (_component square_wave )
    (_port
      ((clock)(clock))
      ((O)(s0))
    )
    (_use (_entity . square_wave)
    )
  )
  (_instantiation lab1 0 77 (_component stud1 )
    (_port
      ((clk)(clock))
      ((O)(s1))
    )
    (_use (_entity . stud1)
    )
  )
  (_instantiation lab2 0 78 (_component stud2 )
    (_port
      ((clock)(clock))
      ((O)(s2))
    )
    (_use (_entity . stud2)
    )
  )
  (_instantiation lab3 0 79 (_component prg1 )
    (_port
      ((clock)(clock))
      ((O)(s3))
    )
    (_use (_entity . prg1)
    )
  )
  (_instantiation lab4 0 80 (_component prg2 )
    (_port
      ((clock)(clock))
      ((O)(s4))
    )
    (_use (_entity . prg2)
    )
  )
  (_instantiation lab_counter 0 89 (_component counter )
    (_port
      ((clock)(clock))
      ((reset)(reset_1))
      ((load)(temp))
      ((output)(aux))
    )
    (_use (_entity . counter)
    )
  )
  (_instantiation lab5 0 107 (_component sum )
    (_port
      ((clock)(clock))
      ((reset)(reset_0))
      ((number)(mux0))
      ((Sum2)(ad2))
      ((Sum4)(ad4))
      ((Sum8)(ad8))
      ((Sum16)(ad16))
    )
    (_use (_entity . sum)
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal control ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal length ~std_logic_vector{2~downto~0}~122 0 10 (_entity (_in ))))
    (_port (_internal reset_0 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal reset_1 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal output ~std_logic_vector{11~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal s0 ~std_logic_vector{7~downto~0}~1316 0 57 (_architecture (_uni ))))
    (_signal (_internal s1 ~std_logic_vector{7~downto~0}~1316 0 58 (_architecture (_uni ))))
    (_signal (_internal s2 ~std_logic_vector{7~downto~0}~1316 0 59 (_architecture (_uni ))))
    (_signal (_internal s3 ~std_logic_vector{7~downto~0}~1316 0 60 (_architecture (_uni ))))
    (_signal (_internal s4 ~std_logic_vector{7~downto~0}~1316 0 61 (_architecture (_uni ))))
    (_signal (_internal mux0 ~std_logic_vector{7~downto~0}~1316 0 63 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1318 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal mux1 ~std_logic_vector{11~downto~0}~1318 0 64 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1320 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal ad2 ~std_logic_vector{8~downto~0}~1320 0 66 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1322 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal ad4 ~std_logic_vector{9~downto~0}~1322 0 67 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~1324 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal ad8 ~std_logic_vector{10~downto~0}~1324 0 68 (_architecture (_uni ))))
    (_signal (_internal ad16 ~std_logic_vector{11~downto~0}~1318 0 69 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{4~downto~0}~1326 0 71 (_architecture (_uni ))))
    (_signal (_internal aux ~std_logic_vector{4~downto~0}~1326 0 72 (_architecture (_uni ))))
    (_type (_internal ~BIT_VECTOR{11~downto~0}~13 0 111 (_array ~extSTD.STANDARD.BIT ((_downto (i 11)(i 0))))))
    (_variable (_internal v ~BIT_VECTOR{11~downto~0}~13 0 111 (_process 2 )))
    (_process
      (line__82(_architecture 0 0 82 (_assignment (_simple)(_target(17))(_sensitivity(2)))))
      (line__91(_architecture 1 0 91 (_process (_simple)(_target(11))(_sensitivity(0)(1)(3))(_read(6)(7)(8)(9)(10)))))
      (line__109(_architecture 2 0 109 (_process (_simple)(_target(12)(5))(_sensitivity(0)(2)(4))(_read(12)(13)(14)(15)(16)(18)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_static
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
    (2 2 2 3 2 )
    (2 2 3 2 2 )
    (2 3 2 2 2 )
    (3 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 3 2 )
    (3 3 3 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
    (0 0 0 )
    (0 0 )
    (0 )
    (0 0 0 0 0 0 0 0 0 0 0 0 )
    (2 2 2 2 2 )
  )
  (_model . average 3 -1
  )
)
I 000048 55 10004         1556094857911 average
(_unit VHDL (average 0 7 (average 0 15 ))
  (_version v33)
  (_time 1556094857910 2019.04.24 11:34:17)
  (_source (\./src/average.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1555855854160)
    (_use )
  )
  (_component
    (square_wave
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~13 0 19 (_entity (_out ))))
      )
    )
    (stud1
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~134 0 24 (_entity (_out ))))
      )
    )
    (stud2
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~136 0 29 (_entity (_out ))))
      )
    )
    (prg1
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~138 0 34 (_entity (_out ))))
      )
    )
    (prg2
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~1310 0 39 (_entity (_out ))))
      )
    )
    (counter
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal load ~std_logic_vector{4~downto~0}~13 0 53 (_entity (_in ))))
        (_port (_internal output ~std_logic_vector{4~downto~0}~1314 0 54 (_entity (_out ))))
      )
    )
    (sum
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal number ~std_logic_vector{7~downto~0}~1312 0 44 (_entity (_in ))))
        (_port (_internal Sum2 ~std_logic_vector{8~downto~0}~13 0 45 (_entity (_out ))))
        (_port (_internal Sum4 ~std_logic_vector{9~downto~0}~13 0 46 (_entity (_out ))))
        (_port (_internal Sum8 ~std_logic_vector{10~downto~0}~13 0 47 (_entity (_out ))))
        (_port (_internal Sum16 ~std_logic_vector{11~downto~0}~13 0 48 (_entity (_out ))))
      )
    )
  )
  (_instantiation lab0 0 76 (_component square_wave )
    (_port
      ((clock)(clock))
      ((O)(s0))
    )
    (_use (_entity . square_wave)
    )
  )
  (_instantiation lab1 0 77 (_component stud1 )
    (_port
      ((clk)(clock))
      ((O)(s1))
    )
    (_use (_entity . stud1)
    )
  )
  (_instantiation lab2 0 78 (_component stud2 )
    (_port
      ((clock)(clock))
      ((O)(s2))
    )
    (_use (_entity . stud2)
    )
  )
  (_instantiation lab3 0 79 (_component prg1 )
    (_port
      ((clock)(clock))
      ((O)(s3))
    )
    (_use (_entity . prg1)
    )
  )
  (_instantiation lab4 0 80 (_component prg2 )
    (_port
      ((clock)(clock))
      ((O)(s4))
    )
    (_use (_entity . prg2)
    )
  )
  (_instantiation lab_counter 0 89 (_component counter )
    (_port
      ((clock)(clock))
      ((reset)(reset_1))
      ((load)(temp))
      ((output)(aux))
    )
    (_use (_entity . counter)
    )
  )
  (_instantiation lab5 0 107 (_component sum )
    (_port
      ((clock)(clock))
      ((reset)(reset_0))
      ((number)(mux0))
      ((Sum2)(ad2))
      ((Sum4)(ad4))
      ((Sum8)(ad8))
      ((Sum16)(ad16))
    )
    (_use (_entity . sum)
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal control ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal length ~std_logic_vector{2~downto~0}~122 0 10 (_entity (_in ))))
    (_port (_internal reset_0 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal reset_1 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal output ~std_logic_vector{11~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal s0 ~std_logic_vector{7~downto~0}~1316 0 57 (_architecture (_uni ))))
    (_signal (_internal s1 ~std_logic_vector{7~downto~0}~1316 0 58 (_architecture (_uni ))))
    (_signal (_internal s2 ~std_logic_vector{7~downto~0}~1316 0 59 (_architecture (_uni ))))
    (_signal (_internal s3 ~std_logic_vector{7~downto~0}~1316 0 60 (_architecture (_uni ))))
    (_signal (_internal s4 ~std_logic_vector{7~downto~0}~1316 0 61 (_architecture (_uni ))))
    (_signal (_internal mux0 ~std_logic_vector{7~downto~0}~1316 0 63 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1318 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal mux1 ~std_logic_vector{11~downto~0}~1318 0 64 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1320 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal ad2 ~std_logic_vector{8~downto~0}~1320 0 66 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1322 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal ad4 ~std_logic_vector{9~downto~0}~1322 0 67 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~1324 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal ad8 ~std_logic_vector{10~downto~0}~1324 0 68 (_architecture (_uni ))))
    (_signal (_internal ad16 ~std_logic_vector{11~downto~0}~1318 0 69 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{4~downto~0}~1326 0 71 (_architecture (_uni ))))
    (_signal (_internal aux ~std_logic_vector{4~downto~0}~1326 0 72 (_architecture (_uni ))))
    (_type (_internal ~BIT_VECTOR{11~downto~0}~13 0 111 (_array ~extSTD.STANDARD.BIT ((_downto (i 11)(i 0))))))
    (_variable (_internal v ~BIT_VECTOR{11~downto~0}~13 0 111 (_process 2 )))
    (_process
      (line__82(_architecture 0 0 82 (_assignment (_simple)(_target(17))(_sensitivity(2)))))
      (line__91(_architecture 1 0 91 (_process (_simple)(_target(11))(_sensitivity(0)(1)(3))(_read(6)(7)(8)(9)(10)))))
      (line__109(_architecture 2 0 109 (_process (_simple)(_target(12))(_sensitivity(0)(4)(2))(_read(13)(14)(15)(16)(18)))))
      (line__134(_architecture 3 0 134 (_assignment (_simple)(_alias((output)(mux1)))(_target(5))(_sensitivity(12)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_static
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
    (2 2 2 3 2 )
    (2 2 3 2 2 )
    (2 3 2 2 2 )
    (3 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 3 2 )
    (3 3 3 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
    (0 0 0 )
    (0 0 )
    (0 )
    (0 0 0 0 0 0 0 0 0 0 0 0 )
    (2 2 2 2 2 )
  )
  (_model . average 4 -1
  )
)
I 000048 55 9146          1556095696869 average
(_unit VHDL (average 0 7 (average 0 15 ))
  (_version v33)
  (_time 1556095696868 2019.04.24 11:48:16)
  (_source (\./src/average.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1556095696854)
    (_use )
  )
  (_component
    (square_wave
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~13 0 19 (_entity (_out ))))
      )
    )
    (stud
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~134 0 24 (_entity (_out ))))
      )
    )
    (stud2
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~136 0 29 (_entity (_out ))))
      )
    )
    (prg1
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~138 0 34 (_entity (_out ))))
      )
    )
    (prg2
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~1310 0 39 (_entity (_out ))))
      )
    )
    (sum
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal number ~std_logic_vector{7~downto~0}~1312 0 44 (_entity (_in ))))
        (_port (_internal Sum2 ~std_logic_vector{8~downto~0}~13 0 45 (_entity (_out ))))
        (_port (_internal Sum4 ~std_logic_vector{9~downto~0}~13 0 46 (_entity (_out ))))
        (_port (_internal Sum8 ~std_logic_vector{10~downto~0}~13 0 47 (_entity (_out ))))
        (_port (_internal Sum16 ~std_logic_vector{11~downto~0}~13 0 48 (_entity (_out ))))
      )
    )
  )
  (_instantiation L0 0 74 (_component square_wave )
    (_port
      ((clock)(clock))
      ((O)(s0))
    )
    (_use (_entity . square_wave)
    )
  )
  (_instantiation L1 0 75 (_component stud )
    (_port
      ((clock)(clock))
      ((O)(s1))
    )
    (_use (_entity . stud)
    )
  )
  (_instantiation L2 0 76 (_component stud2 )
    (_port
      ((clock)(clock))
      ((O)(s2))
    )
    (_use (_entity . stud2)
    )
  )
  (_instantiation L3 0 77 (_component prg1 )
    (_port
      ((clock)(clock))
      ((O)(s3))
    )
    (_use (_entity . prg1)
    )
  )
  (_instantiation L4 0 78 (_component prg2 )
    (_port
      ((clock)(clock))
      ((O)(s4))
    )
    (_use (_entity . prg2)
    )
  )
  (_instantiation L5 0 96 (_component sum )
    (_port
      ((clock)(clock))
      ((reset)(reset0))
      ((number)(mux0))
      ((Sum2)(ad2))
      ((Sum4)(ad4))
      ((Sum8)(ad8))
      ((Sum16)(ad16))
    )
    (_use (_entity . sum)
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal control ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal length ~std_logic_vector{2~downto~0}~122 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal output ~std_logic_vector{11~downto~0}~12 0 11 (_entity (_out ))))
    (_port (_internal reset0 ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal reset1 ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal s0 ~std_logic_vector{7~downto~0}~1316 0 57 (_architecture (_uni ))))
    (_signal (_internal s1 ~std_logic_vector{7~downto~0}~1316 0 58 (_architecture (_uni ))))
    (_signal (_internal s2 ~std_logic_vector{7~downto~0}~1316 0 59 (_architecture (_uni ))))
    (_signal (_internal s3 ~std_logic_vector{7~downto~0}~1316 0 60 (_architecture (_uni ))))
    (_signal (_internal s4 ~std_logic_vector{7~downto~0}~1316 0 61 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1318 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal ad2 ~std_logic_vector{8~downto~0}~1318 0 62 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1320 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal ad4 ~std_logic_vector{9~downto~0}~1320 0 63 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal ad8 ~std_logic_vector{10~downto~0}~1322 0 64 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal ad16 ~std_logic_vector{11~downto~0}~1324 0 65 (_architecture (_uni ))))
    (_signal (_internal mux0 ~std_logic_vector{7~downto~0}~1316 0 67 (_architecture (_uni ))))
    (_signal (_internal mux1 ~std_logic_vector{11~downto~0}~1324 0 68 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{4~downto~0}~1326 0 70 (_architecture (_uni ))))
    (_signal (_internal aux ~std_logic_vector{4~downto~0}~1326 0 71 (_architecture (_uni ))))
    (_type (_internal ~BIT_VECTOR{11~downto~0}~13 0 100 (_array ~extSTD.STANDARD.BIT ((_downto (i 11)(i 0))))))
    (_variable (_internal v ~BIT_VECTOR{11~downto~0}~13 0 100 (_process 1 )))
    (_variable (_internal count ~extSTD.STANDARD.INTEGER 0 101 (_process 1 ((i 0)))))
    (_process
      (line__80(_architecture 0 0 80 (_process (_simple)(_target(15))(_sensitivity(0)(1)(4))(_read(6)(7)(8)(9)(10)))))
      (line__98(_architecture 1 0 98 (_process (_simple)(_target(16)(3))(_sensitivity(0)(2)(5))(_read(11)(12)(13)(14)(16)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 3 2 )
    (3 3 3 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
    (0 0 0 )
    (0 0 )
    (0 )
    (0 0 0 0 0 0 0 0 0 0 0 0 )
  )
  (_model . average 2 -1
  )
)
I 000048 55 9146          1556095877790 average
(_unit VHDL (average 0 7 (average 0 15 ))
  (_version v33)
  (_time 1556095877789 2019.04.24 11:51:17)
  (_source (\./src/average.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1556095696854)
    (_use )
  )
  (_component
    (square_wave
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~13 0 19 (_entity (_out ))))
      )
    )
    (stud
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~134 0 24 (_entity (_out ))))
      )
    )
    (stud2
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~136 0 29 (_entity (_out ))))
      )
    )
    (prg1
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~138 0 34 (_entity (_out ))))
      )
    )
    (prg2
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~1310 0 39 (_entity (_out ))))
      )
    )
    (sum
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal number ~std_logic_vector{7~downto~0}~1312 0 44 (_entity (_in ))))
        (_port (_internal Sum2 ~std_logic_vector{8~downto~0}~13 0 45 (_entity (_out ))))
        (_port (_internal Sum4 ~std_logic_vector{9~downto~0}~13 0 46 (_entity (_out ))))
        (_port (_internal Sum8 ~std_logic_vector{10~downto~0}~13 0 47 (_entity (_out ))))
        (_port (_internal Sum16 ~std_logic_vector{11~downto~0}~13 0 48 (_entity (_out ))))
      )
    )
  )
  (_instantiation L0 0 74 (_component square_wave )
    (_port
      ((clock)(clock))
      ((O)(s0))
    )
    (_use (_entity . square_wave)
    )
  )
  (_instantiation L1 0 75 (_component stud )
    (_port
      ((clock)(clock))
      ((O)(s1))
    )
    (_use (_entity . stud)
    )
  )
  (_instantiation L2 0 76 (_component stud2 )
    (_port
      ((clock)(clock))
      ((O)(s2))
    )
    (_use (_entity . stud2)
    )
  )
  (_instantiation L3 0 77 (_component prg1 )
    (_port
      ((clock)(clock))
      ((O)(s3))
    )
    (_use (_entity . prg1)
    )
  )
  (_instantiation L4 0 78 (_component prg2 )
    (_port
      ((clock)(clock))
      ((O)(s4))
    )
    (_use (_entity . prg2)
    )
  )
  (_instantiation L5 0 96 (_component sum )
    (_port
      ((clock)(clock))
      ((reset)(reset0))
      ((number)(mux0))
      ((Sum2)(ad2))
      ((Sum4)(ad4))
      ((Sum8)(ad8))
      ((Sum16)(ad16))
    )
    (_use (_entity . sum)
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal control ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal length ~std_logic_vector{2~downto~0}~122 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal output ~std_logic_vector{11~downto~0}~12 0 11 (_entity (_out ))))
    (_port (_internal reset0 ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal reset1 ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal s0 ~std_logic_vector{7~downto~0}~1316 0 57 (_architecture (_uni ))))
    (_signal (_internal s1 ~std_logic_vector{7~downto~0}~1316 0 58 (_architecture (_uni ))))
    (_signal (_internal s2 ~std_logic_vector{7~downto~0}~1316 0 59 (_architecture (_uni ))))
    (_signal (_internal s3 ~std_logic_vector{7~downto~0}~1316 0 60 (_architecture (_uni ))))
    (_signal (_internal s4 ~std_logic_vector{7~downto~0}~1316 0 61 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1318 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal ad2 ~std_logic_vector{8~downto~0}~1318 0 62 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1320 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal ad4 ~std_logic_vector{9~downto~0}~1320 0 63 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal ad8 ~std_logic_vector{10~downto~0}~1322 0 64 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal ad16 ~std_logic_vector{11~downto~0}~1324 0 65 (_architecture (_uni ))))
    (_signal (_internal mux0 ~std_logic_vector{7~downto~0}~1316 0 67 (_architecture (_uni ))))
    (_signal (_internal mux1 ~std_logic_vector{11~downto~0}~1324 0 68 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{4~downto~0}~1326 0 70 (_architecture (_uni ))))
    (_signal (_internal aux ~std_logic_vector{4~downto~0}~1326 0 71 (_architecture (_uni ))))
    (_type (_internal ~BIT_VECTOR{11~downto~0}~13 0 100 (_array ~extSTD.STANDARD.BIT ((_downto (i 11)(i 0))))))
    (_variable (_internal v ~BIT_VECTOR{11~downto~0}~13 0 100 (_process 1 )))
    (_variable (_internal count ~extSTD.STANDARD.INTEGER 0 101 (_process 1 ((i 0)))))
    (_process
      (line__80(_architecture 0 0 80 (_process (_simple)(_target(15))(_sensitivity(4)(0)(1))(_read(6)(7)(8)(9)(10)))))
      (line__98(_architecture 1 0 98 (_process (_simple)(_target(16)(3))(_sensitivity(5)(2)(0))(_read(11)(12)(13)(14)(16)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 3 2 )
    (3 3 3 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
    (0 0 0 )
    (0 0 )
    (0 )
    (0 0 0 0 0 0 0 0 0 0 0 0 )
  )
  (_model . average 2 -1
  )
)
I 000048 55 8674          1556096179311 average
(_unit VHDL (average 0 7 (average 0 15 ))
  (_version v33)
  (_time 1556096179310 2019.04.24 11:56:19)
  (_source (\./src/average.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1556095696854)
    (_use )
  )
  (_component
    (square_wave
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~13 0 19 (_entity (_out ))))
      )
    )
    (stud
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~134 0 24 (_entity (_out ))))
      )
    )
    (stud2
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~136 0 29 (_entity (_out ))))
      )
    )
    (prg1
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~138 0 34 (_entity (_out ))))
      )
    )
    (prg2
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~1310 0 39 (_entity (_out ))))
      )
    )
    (sum
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal number ~std_logic_vector{7~downto~0}~1312 0 44 (_entity (_in ))))
        (_port (_internal Sum2 ~std_logic_vector{8~downto~0}~13 0 45 (_entity (_out ))))
        (_port (_internal Sum4 ~std_logic_vector{9~downto~0}~13 0 46 (_entity (_out ))))
        (_port (_internal Sum8 ~std_logic_vector{10~downto~0}~13 0 47 (_entity (_out ))))
        (_port (_internal Sum16 ~std_logic_vector{11~downto~0}~13 0 48 (_entity (_out ))))
      )
    )
  )
  (_instantiation L0 0 65 (_component square_wave )
    (_port
      ((clock)(clock))
      ((O)(s0))
    )
    (_use (_entity . square_wave)
    )
  )
  (_instantiation L1 0 66 (_component stud )
    (_port
      ((clock)(clock))
      ((O)(s1))
    )
    (_use (_entity . stud)
    )
  )
  (_instantiation L2 0 67 (_component stud2 )
    (_port
      ((clock)(clock))
      ((O)(s2))
    )
    (_use (_entity . stud2)
    )
  )
  (_instantiation L3 0 68 (_component prg1 )
    (_port
      ((clock)(clock))
      ((O)(s3))
    )
    (_use (_entity . prg1)
    )
  )
  (_instantiation L4 0 69 (_component prg2 )
    (_port
      ((clock)(clock))
      ((O)(s4))
    )
    (_use (_entity . prg2)
    )
  )
  (_instantiation L5 0 87 (_component sum )
    (_port
      ((clock)(clock))
      ((reset)(reset0))
      ((number)(mux0))
      ((Sum2)(ad2))
      ((Sum4)(ad4))
      ((Sum8)(ad8))
      ((Sum16)(ad16))
    )
    (_use (_entity . sum)
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal control ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal length ~std_logic_vector{2~downto~0}~122 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal output ~std_logic_vector{11~downto~0}~12 0 11 (_entity (_out ))))
    (_port (_internal reset0 ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal reset1 ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal s0 ~std_logic_vector{7~downto~0}~1314 0 51 (_architecture (_uni ))))
    (_signal (_internal s1 ~std_logic_vector{7~downto~0}~1314 0 52 (_architecture (_uni ))))
    (_signal (_internal s2 ~std_logic_vector{7~downto~0}~1314 0 53 (_architecture (_uni ))))
    (_signal (_internal s3 ~std_logic_vector{7~downto~0}~1314 0 54 (_architecture (_uni ))))
    (_signal (_internal s4 ~std_logic_vector{7~downto~0}~1314 0 55 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1316 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal ad2 ~std_logic_vector{8~downto~0}~1316 0 56 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1318 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal ad4 ~std_logic_vector{9~downto~0}~1318 0 57 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~1320 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal ad8 ~std_logic_vector{10~downto~0}~1320 0 58 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1322 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal ad16 ~std_logic_vector{11~downto~0}~1322 0 59 (_architecture (_uni ))))
    (_signal (_internal mux0 ~std_logic_vector{7~downto~0}~1314 0 61 (_architecture (_uni ))))
    (_signal (_internal mux1 ~std_logic_vector{11~downto~0}~1322 0 62 (_architecture (_uni ))))
    (_type (_internal ~BIT_VECTOR{11~downto~0}~13 0 91 (_array ~extSTD.STANDARD.BIT ((_downto (i 11)(i 0))))))
    (_variable (_internal v ~BIT_VECTOR{11~downto~0}~13 0 91 (_process 1 )))
    (_variable (_internal count ~extSTD.STANDARD.INTEGER 0 92 (_process 1 ((i 0)))))
    (_process
      (line__71(_architecture 0 0 71 (_process (_simple)(_target(15))(_sensitivity(4)(0)(1))(_read(6)(7)(8)(9)(10)))))
      (line__89(_architecture 1 0 89 (_process (_simple)(_target(16))(_sensitivity(5)(0)(2))(_read(11)(12)(13)(14)))))
      (line__127(_architecture 2 0 127 (_assignment (_simple)(_alias((output)(mux1)))(_target(3))(_sensitivity(16)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 3 2 )
    (3 3 3 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
    (0 0 0 )
    (0 0 )
    (0 )
    (0 0 0 0 0 0 0 0 0 0 0 0 )
  )
  (_model . average 3 -1
  )
)
I 000052 55 1594          1556096607780 behavioural
(_unit VHDL (square_wave 0 5 (behavioural 0 10 ))
  (_version v33)
  (_time 1556096607779 2019.04.24 12:03:27)
  (_source (\./src/square_wave.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1555840706622)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal O ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal s ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni (_string \"11011000"\)))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(2(7))(2(6))(2(5))(2(4))(2(3))(2(2))(2(1))(2(0)))(_sensitivity(0))(_read(2(0))(2(7))(2(6))(2(5))(2(4))(2(3))(2(2))(2(1))))))
      (line__29(_architecture 1 0 29 (_assignment (_simple)(_alias((O)(s)))(_target(1))(_sensitivity(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . behavioural 2 -1
  )
)
I 000045 55 2100          1556096609625 stud
(_unit VHDL (stud1 1 5 (stud 1 10 ))
  (_version v33)
  (_time 1556096609622 2019.04.24 12:03:29)
  (_source (\./src/student1.vhd\(\./src/stud1.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1555851152580)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal O ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 1 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal s0 ~std_logic_vector{7~downto~0}~13 1 12 (_architecture (_uni (_string \"00001000"\)))))
    (_signal (_internal s1 ~std_logic_vector{7~downto~0}~13 1 13 (_architecture (_uni (_string \"00000110"\)))))
    (_signal (_internal s2 ~std_logic_vector{7~downto~0}~13 1 14 (_architecture (_uni (_string \"00000001"\)))))
    (_signal (_internal s3 ~std_logic_vector{7~downto~0}~13 1 15 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal s4 ~std_logic_vector{7~downto~0}~13 1 16 (_architecture (_uni (_string \"00000100"\)))))
    (_signal (_internal s5 ~std_logic_vector{7~downto~0}~13 1 17 (_architecture (_uni (_string \"00000101"\)))))
    (_process
      (line__20(_architecture 0 1 20 (_process (_simple)(_target(2)(3)(4)(5)(6)(7))(_sensitivity(0))(_read(2)(3)(4)(5)(6)(7)))))
      (line__32(_architecture 1 1 32 (_assignment (_simple)(_alias((O)(s0)))(_target(1))(_sensitivity(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . stud 2 -1
  )
)
I 000045 55 1993          1556096624126 stud
(_unit VHDL (stud1 1 5 (stud 1 10 ))
  (_version v33)
  (_time 1556096624123 2019.04.24 12:03:44)
  (_source (\./src/student1.vhd\(\./src/stud1.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1555851152580)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal O ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 1 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal s0 ~std_logic_vector{7~downto~0}~13 1 12 (_architecture (_uni (_string \"00001000"\)))))
    (_signal (_internal s1 ~std_logic_vector{7~downto~0}~13 1 13 (_architecture (_uni (_string \"00000110"\)))))
    (_signal (_internal s2 ~std_logic_vector{7~downto~0}~13 1 14 (_architecture (_uni (_string \"00000001"\)))))
    (_signal (_internal s3 ~std_logic_vector{7~downto~0}~13 1 15 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal s4 ~std_logic_vector{7~downto~0}~13 1 16 (_architecture (_uni (_string \"00000100"\)))))
    (_signal (_internal s5 ~std_logic_vector{7~downto~0}~13 1 17 (_architecture (_uni (_string \"00000101"\)))))
    (_process
      (line__20(_architecture 0 1 20 (_process (_simple)(_target(2)(3)(4)(5)(6)(7)(1))(_sensitivity(0))(_read(2)(3)(4)(5)(6)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . stud 1 -1
  )
)
I 000052 55 1443          1556096633656 behavioural
(_unit VHDL (square_wave 0 5 (behavioural 0 10 ))
  (_version v33)
  (_time 1556096633653 2019.04.24 12:03:53)
  (_source (\./src/square_wave.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1555840706622)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal O ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal s ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni (_string \"11011000"\)))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(2(7))(2(6))(2(5))(2(4))(2(3))(2(2))(2(1))(2(0))(1))(_sensitivity(0))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . behavioural 1 -1
  )
)
I 000048 55 8561          1556096644872 average
(_unit VHDL (average 0 7 (average 0 15 ))
  (_version v33)
  (_time 1556096644871 2019.04.24 12:04:04)
  (_source (\./src/average.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1556095696854)
    (_use )
  )
  (_component
    (square_wave
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~13 0 19 (_entity (_out ))))
      )
    )
    (stud
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~134 0 24 (_entity (_out ))))
      )
    )
    (stud2
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~136 0 29 (_entity (_out ))))
      )
    )
    (prg1
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~138 0 34 (_entity (_out ))))
      )
    )
    (prg2
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~1310 0 39 (_entity (_out ))))
      )
    )
    (sum
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal number ~std_logic_vector{7~downto~0}~1312 0 44 (_entity (_in ))))
        (_port (_internal Sum2 ~std_logic_vector{8~downto~0}~13 0 45 (_entity (_out ))))
        (_port (_internal Sum4 ~std_logic_vector{9~downto~0}~13 0 46 (_entity (_out ))))
        (_port (_internal Sum8 ~std_logic_vector{10~downto~0}~13 0 47 (_entity (_out ))))
        (_port (_internal Sum16 ~std_logic_vector{11~downto~0}~13 0 48 (_entity (_out ))))
      )
    )
  )
  (_instantiation L0 0 65 (_component square_wave )
    (_port
      ((clock)(clock))
      ((O)(s0))
    )
    (_use (_entity . square_wave)
    )
  )
  (_instantiation L1 0 66 (_component stud )
    (_port
      ((clock)(clock))
      ((O)(s1))
    )
    (_use (_entity . stud)
    )
  )
  (_instantiation L2 0 67 (_component stud2 )
    (_port
      ((clock)(clock))
      ((O)(s2))
    )
    (_use (_entity . stud2)
    )
  )
  (_instantiation L3 0 68 (_component prg1 )
    (_port
      ((clock)(clock))
      ((O)(s3))
    )
    (_use (_entity . prg1)
    )
  )
  (_instantiation L4 0 69 (_component prg2 )
    (_port
      ((clock)(clock))
      ((O)(s4))
    )
    (_use (_entity . prg2)
    )
  )
  (_instantiation L5 0 87 (_component sum )
    (_port
      ((clock)(clock))
      ((reset)(reset0))
      ((number)(mux0))
      ((Sum2)(ad2))
      ((Sum4)(ad4))
      ((Sum8)(ad8))
      ((Sum16)(ad16))
    )
    (_use (_entity . sum)
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal control ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal length ~std_logic_vector{2~downto~0}~122 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal output ~std_logic_vector{11~downto~0}~12 0 11 (_entity (_out ))))
    (_port (_internal reset0 ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal reset1 ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal s0 ~std_logic_vector{7~downto~0}~1314 0 51 (_architecture (_uni ))))
    (_signal (_internal s1 ~std_logic_vector{7~downto~0}~1314 0 52 (_architecture (_uni ))))
    (_signal (_internal s2 ~std_logic_vector{7~downto~0}~1314 0 53 (_architecture (_uni ))))
    (_signal (_internal s3 ~std_logic_vector{7~downto~0}~1314 0 54 (_architecture (_uni ))))
    (_signal (_internal s4 ~std_logic_vector{7~downto~0}~1314 0 55 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1316 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal ad2 ~std_logic_vector{8~downto~0}~1316 0 56 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1318 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal ad4 ~std_logic_vector{9~downto~0}~1318 0 57 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~1320 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal ad8 ~std_logic_vector{10~downto~0}~1320 0 58 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1322 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal ad16 ~std_logic_vector{11~downto~0}~1322 0 59 (_architecture (_uni ))))
    (_signal (_internal mux0 ~std_logic_vector{7~downto~0}~1314 0 61 (_architecture (_uni ))))
    (_signal (_internal mux1 ~std_logic_vector{11~downto~0}~1322 0 62 (_architecture (_uni ))))
    (_type (_internal ~BIT_VECTOR{11~downto~0}~13 0 91 (_array ~extSTD.STANDARD.BIT ((_downto (i 11)(i 0))))))
    (_variable (_internal v ~BIT_VECTOR{11~downto~0}~13 0 91 (_process 1 )))
    (_variable (_internal count ~extSTD.STANDARD.INTEGER 0 92 (_process 1 ((i 0)))))
    (_process
      (line__71(_architecture 0 0 71 (_process (_simple)(_target(15))(_sensitivity(4)(0)(1))(_read(6)(7)(8)(9)(10)))))
      (line__89(_architecture 1 0 89 (_process (_simple)(_target(16)(3))(_sensitivity(5)(0)(2))(_read(11)(12)(13)(14)(16)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 3 2 )
    (3 3 3 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
    (0 0 0 )
    (0 0 )
    (0 )
    (0 0 0 0 0 0 0 0 0 0 0 0 )
  )
  (_model . average 2 -1
  )
)
I 000048 55 8402          1556128789697 average
(_unit VHDL (average 0 7 (average 0 15 ))
  (_version v33)
  (_time 1556128789696 2019.04.24 20:59:49)
  (_source (\./src/average.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1556095696854)
    (_use )
  )
  (_component
    (square_wave
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~13 0 19 (_entity (_out ))))
      )
    )
    (stud
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~134 0 24 (_entity (_out ))))
      )
    )
    (stud2
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~136 0 29 (_entity (_out ))))
      )
    )
    (prg1
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~138 0 34 (_entity (_out ))))
      )
    )
    (prg2
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~1310 0 39 (_entity (_out ))))
      )
    )
    (sum
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal number ~std_logic_vector{7~downto~0}~1312 0 44 (_entity (_in ))))
        (_port (_internal Sum2 ~std_logic_vector{8~downto~0}~13 0 45 (_entity (_out ))))
        (_port (_internal Sum4 ~std_logic_vector{9~downto~0}~13 0 46 (_entity (_out ))))
        (_port (_internal Sum8 ~std_logic_vector{10~downto~0}~13 0 47 (_entity (_out ))))
        (_port (_internal Sum16 ~std_logic_vector{11~downto~0}~13 0 48 (_entity (_out ))))
      )
    )
  )
  (_instantiation L0 0 65 (_component square_wave )
    (_port
      ((clock)(clock))
      ((O)(s0))
    )
    (_use (_entity . square_wave)
    )
  )
  (_instantiation L1 0 66 (_component stud )
    (_port
      ((clock)(clock))
      ((O)(s1))
    )
    (_use (_entity . stud)
    )
  )
  (_instantiation L2 0 67 (_component stud2 )
    (_port
      ((clock)(clock))
      ((O)(s2))
    )
    (_use (_entity . stud2)
    )
  )
  (_instantiation L3 0 68 (_component prg1 )
    (_port
      ((clock)(clock))
      ((O)(s3))
    )
    (_use (_entity . prg1)
    )
  )
  (_instantiation L4 0 69 (_component prg2 )
    (_port
      ((clock)(clock))
      ((O)(s4))
    )
    (_use (_entity . prg2)
    )
  )
  (_instantiation L5 0 87 (_component sum )
    (_port
      ((clock)(clock))
      ((reset)(reset0))
      ((number)(mux0))
      ((Sum2)(ad2))
      ((Sum4)(ad4))
      ((Sum8)(ad8))
      ((Sum16)(ad16))
    )
    (_use (_entity . sum)
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal control ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal length ~std_logic_vector{2~downto~0}~122 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal output ~std_logic_vector{11~downto~0}~12 0 11 (_entity (_out ))))
    (_port (_internal reset0 ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal reset1 ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal s0 ~std_logic_vector{7~downto~0}~1314 0 51 (_architecture (_uni ))))
    (_signal (_internal s1 ~std_logic_vector{7~downto~0}~1314 0 52 (_architecture (_uni ))))
    (_signal (_internal s2 ~std_logic_vector{7~downto~0}~1314 0 53 (_architecture (_uni ))))
    (_signal (_internal s3 ~std_logic_vector{7~downto~0}~1314 0 54 (_architecture (_uni ))))
    (_signal (_internal s4 ~std_logic_vector{7~downto~0}~1314 0 55 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1316 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal ad2 ~std_logic_vector{8~downto~0}~1316 0 56 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1318 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal ad4 ~std_logic_vector{9~downto~0}~1318 0 57 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~1320 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal ad8 ~std_logic_vector{10~downto~0}~1320 0 58 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1322 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal ad16 ~std_logic_vector{11~downto~0}~1322 0 59 (_architecture (_uni ))))
    (_signal (_internal mux0 ~std_logic_vector{7~downto~0}~1314 0 61 (_architecture (_uni ))))
    (_signal (_internal mux1 ~std_logic_vector{11~downto~0}~1322 0 62 (_architecture (_uni ))))
    (_type (_internal ~BIT_VECTOR{11~downto~0}~13 0 91 (_array ~extSTD.STANDARD.BIT ((_downto (i 11)(i 0))))))
    (_variable (_internal v ~BIT_VECTOR{11~downto~0}~13 0 91 (_process 1 )))
    (_process
      (line__71(_architecture 0 0 71 (_process (_simple)(_target(15))(_sensitivity(1)(0)(4))(_read(6)(7)(8)(9)(10)))))
      (line__89(_architecture 1 0 89 (_process (_simple)(_target(16)(3))(_sensitivity(2)(0)(5))(_read(11)(12)(13)(14)(16)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 3 2 )
    (3 3 3 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
    (0 0 0 )
    (0 0 )
    (0 )
    (0 0 0 0 0 0 0 0 0 0 0 0 )
  )
  (_model . average 2 -1
  )
)
I 000048 55 8402          1556130775146 average
(_unit VHDL (average 0 7 (average 0 15 ))
  (_version v33)
  (_time 1556130775146 2019.04.24 21:32:55)
  (_source (\./src/average.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1556095696854)
    (_use )
  )
  (_component
    (square_wave
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~13 0 19 (_entity (_out ))))
      )
    )
    (stud
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~134 0 24 (_entity (_out ))))
      )
    )
    (stud2
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~136 0 29 (_entity (_out ))))
      )
    )
    (prg1
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~138 0 34 (_entity (_out ))))
      )
    )
    (prg2
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~1310 0 39 (_entity (_out ))))
      )
    )
    (sum
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal number ~std_logic_vector{7~downto~0}~1312 0 44 (_entity (_in ))))
        (_port (_internal Sum2 ~std_logic_vector{8~downto~0}~13 0 45 (_entity (_out ))))
        (_port (_internal Sum4 ~std_logic_vector{9~downto~0}~13 0 46 (_entity (_out ))))
        (_port (_internal Sum8 ~std_logic_vector{10~downto~0}~13 0 47 (_entity (_out ))))
        (_port (_internal Sum16 ~std_logic_vector{11~downto~0}~13 0 48 (_entity (_out ))))
      )
    )
  )
  (_instantiation L0 0 65 (_component square_wave )
    (_port
      ((clock)(clock))
      ((O)(s0))
    )
    (_use (_entity . square_wave)
    )
  )
  (_instantiation L1 0 66 (_component stud )
    (_port
      ((clock)(clock))
      ((O)(s1))
    )
    (_use (_entity . stud)
    )
  )
  (_instantiation L2 0 67 (_component stud2 )
    (_port
      ((clock)(clock))
      ((O)(s2))
    )
    (_use (_entity . stud2)
    )
  )
  (_instantiation L3 0 68 (_component prg1 )
    (_port
      ((clock)(clock))
      ((O)(s3))
    )
    (_use (_entity . prg1)
    )
  )
  (_instantiation L4 0 69 (_component prg2 )
    (_port
      ((clock)(clock))
      ((O)(s4))
    )
    (_use (_entity . prg2)
    )
  )
  (_instantiation L5 0 87 (_component sum )
    (_port
      ((clock)(clock))
      ((reset)(reset0))
      ((number)(mux0))
      ((Sum2)(ad2))
      ((Sum4)(ad4))
      ((Sum8)(ad8))
      ((Sum16)(ad16))
    )
    (_use (_entity . sum)
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal control ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal length ~std_logic_vector{2~downto~0}~122 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal output ~std_logic_vector{11~downto~0}~12 0 11 (_entity (_out ))))
    (_port (_internal reset0 ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal reset1 ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal s0 ~std_logic_vector{7~downto~0}~1314 0 51 (_architecture (_uni ))))
    (_signal (_internal s1 ~std_logic_vector{7~downto~0}~1314 0 52 (_architecture (_uni ))))
    (_signal (_internal s2 ~std_logic_vector{7~downto~0}~1314 0 53 (_architecture (_uni ))))
    (_signal (_internal s3 ~std_logic_vector{7~downto~0}~1314 0 54 (_architecture (_uni ))))
    (_signal (_internal s4 ~std_logic_vector{7~downto~0}~1314 0 55 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1316 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal ad2 ~std_logic_vector{8~downto~0}~1316 0 56 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1318 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal ad4 ~std_logic_vector{9~downto~0}~1318 0 57 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~1320 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal ad8 ~std_logic_vector{10~downto~0}~1320 0 58 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1322 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal ad16 ~std_logic_vector{11~downto~0}~1322 0 59 (_architecture (_uni ))))
    (_signal (_internal mux0 ~std_logic_vector{7~downto~0}~1314 0 61 (_architecture (_uni ))))
    (_signal (_internal mux1 ~std_logic_vector{11~downto~0}~1322 0 62 (_architecture (_uni ))))
    (_type (_internal ~BIT_VECTOR{11~downto~0}~13 0 91 (_array ~extSTD.STANDARD.BIT ((_downto (i 11)(i 0))))))
    (_variable (_internal v ~BIT_VECTOR{11~downto~0}~13 0 91 (_process 1 )))
    (_process
      (line__71(_architecture 0 0 71 (_process (_simple)(_target(15))(_sensitivity(1)(0)(4))(_read(6)(7)(8)(9)(10)))))
      (line__89(_architecture 1 0 89 (_process (_simple)(_target(16)(3))(_sensitivity(2)(0)(5))(_read(11)(12)(13)(14)(16)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 3 2 )
    (3 3 3 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
    (0 0 0 )
    (0 0 )
    (0 )
    (0 0 0 0 0 0 0 0 0 0 0 0 )
  )
  (_model . average 2 -1
  )
)
I 000048 55 8308          1556131089917 average
(_unit VHDL (average 0 7 (average 0 15 ))
  (_version v33)
  (_time 1556131089916 2019.04.24 21:38:09)
  (_source (\./src/average.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1556095696854)
    (_use )
  )
  (_component
    (square_wave
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~13 0 19 (_entity (_out ))))
      )
    )
    (stud
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~134 0 24 (_entity (_out ))))
      )
    )
    (stud2
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~136 0 29 (_entity (_out ))))
      )
    )
    (prg1
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~138 0 34 (_entity (_out ))))
      )
    )
    (prg2
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~1310 0 39 (_entity (_out ))))
      )
    )
    (sum
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal number ~std_logic_vector{7~downto~0}~1312 0 44 (_entity (_in ))))
        (_port (_internal Sum2 ~std_logic_vector{8~downto~0}~13 0 45 (_entity (_out ))))
        (_port (_internal Sum4 ~std_logic_vector{9~downto~0}~13 0 46 (_entity (_out ))))
        (_port (_internal Sum8 ~std_logic_vector{10~downto~0}~13 0 47 (_entity (_out ))))
        (_port (_internal Sum16 ~std_logic_vector{11~downto~0}~13 0 48 (_entity (_out ))))
      )
    )
  )
  (_instantiation L0 0 65 (_component square_wave )
    (_port
      ((clock)(clock))
      ((O)(s0))
    )
    (_use (_entity . square_wave)
    )
  )
  (_instantiation L1 0 66 (_component stud )
    (_port
      ((clock)(clock))
      ((O)(s1))
    )
    (_use (_entity . stud)
    )
  )
  (_instantiation L2 0 67 (_component stud2 )
    (_port
      ((clock)(clock))
      ((O)(s2))
    )
    (_use (_entity . stud2)
    )
  )
  (_instantiation L3 0 68 (_component prg1 )
    (_port
      ((clock)(clock))
      ((O)(s3))
    )
    (_use (_entity . prg1)
    )
  )
  (_instantiation L4 0 69 (_component prg2 )
    (_port
      ((clock)(clock))
      ((O)(s4))
    )
    (_use (_entity . prg2)
    )
  )
  (_instantiation L5 0 71 (_component sum )
    (_port
      ((clock)(clock))
      ((reset)(reset0))
      ((number)(mux0))
      ((Sum2)(ad2))
      ((Sum4)(ad4))
      ((Sum8)(ad8))
      ((Sum16)(ad16))
    )
    (_use (_entity . sum)
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal control ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal length ~std_logic_vector{2~downto~0}~122 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal output ~std_logic_vector{11~downto~0}~12 0 11 (_entity (_out ))))
    (_port (_internal reset0 ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal reset1 ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal s0 ~std_logic_vector{7~downto~0}~1314 0 51 (_architecture (_uni ))))
    (_signal (_internal s1 ~std_logic_vector{7~downto~0}~1314 0 52 (_architecture (_uni ))))
    (_signal (_internal s2 ~std_logic_vector{7~downto~0}~1314 0 53 (_architecture (_uni ))))
    (_signal (_internal s3 ~std_logic_vector{7~downto~0}~1314 0 54 (_architecture (_uni ))))
    (_signal (_internal s4 ~std_logic_vector{7~downto~0}~1314 0 55 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1316 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal ad2 ~std_logic_vector{8~downto~0}~1316 0 56 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1318 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal ad4 ~std_logic_vector{9~downto~0}~1318 0 57 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~1320 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal ad8 ~std_logic_vector{10~downto~0}~1320 0 58 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1322 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal ad16 ~std_logic_vector{11~downto~0}~1322 0 59 (_architecture (_uni ))))
    (_signal (_internal mux0 ~std_logic_vector{7~downto~0}~1314 0 61 (_architecture (_uni ))))
    (_signal (_internal mux1 ~std_logic_vector{11~downto~0}~1322 0 62 (_architecture (_uni ))))
    (_type (_internal ~BIT_VECTOR{11~downto~0}~13 0 75 (_array ~extSTD.STANDARD.BIT ((_downto (i 11)(i 0))))))
    (_variable (_internal v ~BIT_VECTOR{11~downto~0}~13 0 75 (_process 0 )))
    (_process
      (line__73(_architecture 0 0 73 (_process (_simple)(_target(15)(16)(3))(_sensitivity(1)(2)(0)(5)(4))(_read(6)(7)(8)(9)(10)(11)(12)(13)(14)(16)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 3 2 )
    (3 3 3 )
    (2 2 2 2 2 2 2 2 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
    (0 0 0 )
    (0 0 )
    (0 )
    (0 0 0 0 0 0 0 0 0 0 0 0 )
  )
  (_model . average 1 -1
  )
)
I 000048 55 8308          1556131520700 average
(_unit VHDL (average 0 7 (average 0 15 ))
  (_version v33)
  (_time 1556131520700 2019.04.24 21:45:20)
  (_source (\./src/average.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1556095696854)
    (_use )
  )
  (_component
    (square_wave
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~13 0 19 (_entity (_out ))))
      )
    )
    (stud
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~134 0 24 (_entity (_out ))))
      )
    )
    (stud2
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~136 0 29 (_entity (_out ))))
      )
    )
    (prg1
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~138 0 34 (_entity (_out ))))
      )
    )
    (prg2
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~1310 0 39 (_entity (_out ))))
      )
    )
    (sum
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal number ~std_logic_vector{7~downto~0}~1312 0 44 (_entity (_in ))))
        (_port (_internal Sum2 ~std_logic_vector{8~downto~0}~13 0 45 (_entity (_out ))))
        (_port (_internal Sum4 ~std_logic_vector{9~downto~0}~13 0 46 (_entity (_out ))))
        (_port (_internal Sum8 ~std_logic_vector{10~downto~0}~13 0 47 (_entity (_out ))))
        (_port (_internal Sum16 ~std_logic_vector{11~downto~0}~13 0 48 (_entity (_out ))))
      )
    )
  )
  (_instantiation L0 0 65 (_component square_wave )
    (_port
      ((clock)(clock))
      ((O)(s0))
    )
    (_use (_entity . square_wave)
    )
  )
  (_instantiation L1 0 66 (_component stud )
    (_port
      ((clock)(clock))
      ((O)(s1))
    )
    (_use (_entity . stud)
    )
  )
  (_instantiation L2 0 67 (_component stud2 )
    (_port
      ((clock)(clock))
      ((O)(s2))
    )
    (_use (_entity . stud2)
    )
  )
  (_instantiation L3 0 68 (_component prg1 )
    (_port
      ((clock)(clock))
      ((O)(s3))
    )
    (_use (_entity . prg1)
    )
  )
  (_instantiation L4 0 69 (_component prg2 )
    (_port
      ((clock)(clock))
      ((O)(s4))
    )
    (_use (_entity . prg2)
    )
  )
  (_instantiation L5 0 71 (_component sum )
    (_port
      ((clock)(clock))
      ((reset)(reset0))
      ((number)(mux0))
      ((Sum2)(ad2))
      ((Sum4)(ad4))
      ((Sum8)(ad8))
      ((Sum16)(ad16))
    )
    (_use (_entity . sum)
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal control ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal length ~std_logic_vector{2~downto~0}~122 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal output ~std_logic_vector{11~downto~0}~12 0 11 (_entity (_out ))))
    (_port (_internal reset0 ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal reset1 ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal s0 ~std_logic_vector{7~downto~0}~1314 0 51 (_architecture (_uni ))))
    (_signal (_internal s1 ~std_logic_vector{7~downto~0}~1314 0 52 (_architecture (_uni ))))
    (_signal (_internal s2 ~std_logic_vector{7~downto~0}~1314 0 53 (_architecture (_uni ))))
    (_signal (_internal s3 ~std_logic_vector{7~downto~0}~1314 0 54 (_architecture (_uni ))))
    (_signal (_internal s4 ~std_logic_vector{7~downto~0}~1314 0 55 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1316 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal ad2 ~std_logic_vector{8~downto~0}~1316 0 56 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1318 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal ad4 ~std_logic_vector{9~downto~0}~1318 0 57 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~1320 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal ad8 ~std_logic_vector{10~downto~0}~1320 0 58 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1322 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal ad16 ~std_logic_vector{11~downto~0}~1322 0 59 (_architecture (_uni ))))
    (_signal (_internal mux0 ~std_logic_vector{7~downto~0}~1314 0 61 (_architecture (_uni ))))
    (_signal (_internal mux1 ~std_logic_vector{11~downto~0}~1322 0 62 (_architecture (_uni ))))
    (_type (_internal ~BIT_VECTOR{11~downto~0}~13 0 75 (_array ~extSTD.STANDARD.BIT ((_downto (i 11)(i 0))))))
    (_variable (_internal v ~BIT_VECTOR{11~downto~0}~13 0 75 (_process 0 )))
    (_process
      (line__73(_architecture 0 0 73 (_process (_simple)(_target(15)(16)(3))(_sensitivity(4)(5)(0)(2)(1))(_read(6)(7)(8)(9)(10)(11)(12)(13)(14)(16)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 3 2 )
    (3 3 3 )
    (2 2 2 2 2 2 2 2 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
    (0 0 0 )
    (0 0 )
    (0 )
    (0 0 0 0 0 0 0 0 0 0 0 0 )
  )
  (_model . average 1 -1
  )
)
I 000048 55 8314          1556132590712 average
(_unit VHDL (average 0 7 (average 0 15 ))
  (_version v33)
  (_time 1556132590711 2019.04.24 22:03:10)
  (_source (\./src/average.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1556095696854)
    (_use )
  )
  (_component
    (square_wave
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~13 0 19 (_entity (_out ))))
      )
    )
    (stud
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~134 0 24 (_entity (_out ))))
      )
    )
    (stud2
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~136 0 29 (_entity (_out ))))
      )
    )
    (prg1
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~138 0 34 (_entity (_out ))))
      )
    )
    (prg2
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~1310 0 39 (_entity (_out ))))
      )
    )
    (sum
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal number ~std_logic_vector{7~downto~0}~1312 0 44 (_entity (_in ))))
        (_port (_internal Sum2 ~std_logic_vector{8~downto~0}~13 0 45 (_entity (_out ))))
        (_port (_internal Sum4 ~std_logic_vector{9~downto~0}~13 0 46 (_entity (_out ))))
        (_port (_internal Sum8 ~std_logic_vector{10~downto~0}~13 0 47 (_entity (_out ))))
        (_port (_internal Sum16 ~std_logic_vector{11~downto~0}~13 0 48 (_entity (_out ))))
      )
    )
  )
  (_instantiation L0 0 109 (_component square_wave )
    (_port
      ((clock)(clock))
      ((O)(s0))
    )
    (_use (_entity . square_wave)
    )
  )
  (_instantiation L1 0 110 (_component stud )
    (_port
      ((clock)(clock))
      ((O)(s1))
    )
    (_use (_entity . stud)
    )
  )
  (_instantiation L2 0 111 (_component stud2 )
    (_port
      ((clock)(clock))
      ((O)(s2))
    )
    (_use (_entity . stud2)
    )
  )
  (_instantiation L3 0 112 (_component prg1 )
    (_port
      ((clock)(clock))
      ((O)(s3))
    )
    (_use (_entity . prg1)
    )
  )
  (_instantiation L4 0 113 (_component prg2 )
    (_port
      ((clock)(clock))
      ((O)(s4))
    )
    (_use (_entity . prg2)
    )
  )
  (_instantiation L5 0 115 (_component sum )
    (_port
      ((clock)(clock))
      ((reset)(reset0))
      ((number)(mux0))
      ((Sum2)(ad2))
      ((Sum4)(ad4))
      ((Sum8)(ad8))
      ((Sum16)(ad16))
    )
    (_use (_entity . sum)
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal control ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal length ~std_logic_vector{2~downto~0}~122 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal output ~std_logic_vector{11~downto~0}~12 0 11 (_entity (_out ))))
    (_port (_internal reset0 ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal reset1 ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal s0 ~std_logic_vector{7~downto~0}~1314 0 51 (_architecture (_uni ))))
    (_signal (_internal s1 ~std_logic_vector{7~downto~0}~1314 0 52 (_architecture (_uni ))))
    (_signal (_internal s2 ~std_logic_vector{7~downto~0}~1314 0 53 (_architecture (_uni ))))
    (_signal (_internal s3 ~std_logic_vector{7~downto~0}~1314 0 54 (_architecture (_uni ))))
    (_signal (_internal s4 ~std_logic_vector{7~downto~0}~1314 0 55 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1316 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal ad2 ~std_logic_vector{8~downto~0}~1316 0 56 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1318 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal ad4 ~std_logic_vector{9~downto~0}~1318 0 57 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~1320 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal ad8 ~std_logic_vector{10~downto~0}~1320 0 58 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1322 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal ad16 ~std_logic_vector{11~downto~0}~1322 0 59 (_architecture (_uni ))))
    (_signal (_internal mux0 ~std_logic_vector{7~downto~0}~1314 0 61 (_architecture (_uni ))))
    (_signal (_internal mux1 ~std_logic_vector{11~downto~0}~1322 0 62 (_architecture (_uni ))))
    (_type (_internal ~BIT_VECTOR{11~downto~0}~13 0 68 (_array ~extSTD.STANDARD.BIT ((_downto (i 11)(i 0))))))
    (_variable (_internal v ~BIT_VECTOR{11~downto~0}~13 0 68 (_process 0 )))
    (_process
      (line__66(_architecture 0 0 66 (_process (_simple)(_target(15)(16)(3))(_sensitivity(4)(5)(0)(1)(2))(_read(6)(7)(8)(9)(10)(11)(12)(13)(14)(16)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 3 2 )
    (3 3 3 )
    (2 2 2 2 2 2 2 2 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
    (0 0 0 )
    (0 0 )
    (0 )
    (0 0 0 0 0 0 0 0 0 0 0 0 )
  )
  (_model . average 1 -1
  )
)
V 000048 55 8308          1556133086020 average
(_unit VHDL (average 0 7 (average 0 15 ))
  (_version v33)
  (_time 1556133086020 2019.04.24 22:11:26)
  (_source (\./src/average.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1556095696854)
    (_use )
  )
  (_component
    (square_wave
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~13 0 19 (_entity (_out ))))
      )
    )
    (stud
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~134 0 24 (_entity (_out ))))
      )
    )
    (stud2
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~136 0 29 (_entity (_out ))))
      )
    )
    (prg1
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~138 0 34 (_entity (_out ))))
      )
    )
    (prg2
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~1310 0 39 (_entity (_out ))))
      )
    )
    (sum
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal number ~std_logic_vector{7~downto~0}~1312 0 44 (_entity (_in ))))
        (_port (_internal Sum2 ~std_logic_vector{8~downto~0}~13 0 45 (_entity (_out ))))
        (_port (_internal Sum4 ~std_logic_vector{9~downto~0}~13 0 46 (_entity (_out ))))
        (_port (_internal Sum8 ~std_logic_vector{10~downto~0}~13 0 47 (_entity (_out ))))
        (_port (_internal Sum16 ~std_logic_vector{11~downto~0}~13 0 48 (_entity (_out ))))
      )
    )
  )
  (_instantiation L0 0 66 (_component square_wave )
    (_port
      ((clock)(clock))
      ((O)(s0))
    )
    (_use (_entity . square_wave)
    )
  )
  (_instantiation L1 0 67 (_component stud )
    (_port
      ((clock)(clock))
      ((O)(s1))
    )
    (_use (_entity . stud)
    )
  )
  (_instantiation L2 0 68 (_component stud2 )
    (_port
      ((clock)(clock))
      ((O)(s2))
    )
    (_use (_entity . stud2)
    )
  )
  (_instantiation L3 0 69 (_component prg1 )
    (_port
      ((clock)(clock))
      ((O)(s3))
    )
    (_use (_entity . prg1)
    )
  )
  (_instantiation L4 0 70 (_component prg2 )
    (_port
      ((clock)(clock))
      ((O)(s4))
    )
    (_use (_entity . prg2)
    )
  )
  (_instantiation L5 0 72 (_component sum )
    (_port
      ((clock)(clock))
      ((reset)(reset0))
      ((number)(mux0))
      ((Sum2)(ad2))
      ((Sum4)(ad4))
      ((Sum8)(ad8))
      ((Sum16)(ad16))
    )
    (_use (_entity . sum)
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal control ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal length ~std_logic_vector{2~downto~0}~122 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal output ~std_logic_vector{11~downto~0}~12 0 11 (_entity (_out ))))
    (_port (_internal reset0 ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal reset1 ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal s0 ~std_logic_vector{7~downto~0}~1314 0 51 (_architecture (_uni ))))
    (_signal (_internal s1 ~std_logic_vector{7~downto~0}~1314 0 52 (_architecture (_uni ))))
    (_signal (_internal s2 ~std_logic_vector{7~downto~0}~1314 0 53 (_architecture (_uni ))))
    (_signal (_internal s3 ~std_logic_vector{7~downto~0}~1314 0 54 (_architecture (_uni ))))
    (_signal (_internal s4 ~std_logic_vector{7~downto~0}~1314 0 55 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1316 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal ad2 ~std_logic_vector{8~downto~0}~1316 0 56 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1318 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal ad4 ~std_logic_vector{9~downto~0}~1318 0 57 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~1320 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal ad8 ~std_logic_vector{10~downto~0}~1320 0 58 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1322 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal ad16 ~std_logic_vector{11~downto~0}~1322 0 59 (_architecture (_uni ))))
    (_signal (_internal mux0 ~std_logic_vector{7~downto~0}~1314 0 61 (_architecture (_uni ))))
    (_signal (_internal mux1 ~std_logic_vector{11~downto~0}~1322 0 62 (_architecture (_uni ))))
    (_type (_internal ~BIT_VECTOR{11~downto~0}~13 0 76 (_array ~extSTD.STANDARD.BIT ((_downto (i 11)(i 0))))))
    (_variable (_internal v ~BIT_VECTOR{11~downto~0}~13 0 76 (_process 0 )))
    (_process
      (line__74(_architecture 0 0 74 (_process (_simple)(_target(15)(16)(3))(_sensitivity(4)(5)(0)(2)(1))(_read(6)(7)(8)(9)(10)(11)(12)(13)(14)(16)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 3 2 )
    (3 3 3 )
    (2 2 2 2 2 2 2 2 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
    (0 0 0 )
    (0 0 )
    (0 )
    (0 0 0 0 0 0 0 0 0 0 0 0 )
  )
  (_model . average 1 -1
  )
)
I 000046 55 1328          1556194368347 f_div
(_unit VHDL (fdiv 0 7 (f_div 0 12 ))
  (_version v33)
  (_time 1556194368346 2019.04.25 15:12:48)
  (_source (\./src/frequency_divider.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1556087422338)
    (_use )
  )
  (_object
    (_port (_internal clock_in ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clock_out ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_signal (_internal count ~extSTD.STANDARD.INTEGER 0 13 (_architecture (_uni ((i 1))))))
    (_signal (_internal temp ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ((i 2))))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(2)(3)(4))(_sensitivity(0)(1))(_read(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . f_div 1 -1
  )
)
I 000044 55 5348          1556195031513 arh
(_unit VHDL (segment_7 0 7 (arh 0 14 ))
  (_version v33)
  (_time 1556195031512 2019.04.25 15:23:51)
  (_source (\./src/7_segment.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1556178630935)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal number ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal average ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal catod ~std_logic_vector{7~downto~0}~124 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~12 0 11 (_entity (_out ))))
    (_signal (_internal sel ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 2))))))
    (_signal (_internal count ~extSTD.STANDARD.INTEGER 0 17 (_architecture (_uni ((i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal segment ~std_logic_vector{7~downto~0}~13 0 22 (_process 0 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{7{7~downto~4}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{7{3~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7{7~downto~4}~135 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{7{3~downto~0}~136 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__20(_architecture 0 0 20 (_process (_simple)(_target(5)(6)(3)(4))(_sensitivity(1)(2)(0))(_read(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 3 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 2 3 3 )
    (3 2 2 3 3 3 3 3 )
    (2 2 3 2 2 3 2 3 )
    (2 2 2 2 3 3 2 3 )
    (3 2 2 3 3 2 2 3 )
    (2 3 2 2 3 2 2 3 )
    (2 3 2 2 2 2 2 3 )
    (2 2 2 3 3 3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 3 2 2 3 )
    (2 2 2 3 2 2 2 3 )
    (3 3 2 2 2 2 2 3 )
    (3 3 3 2 2 3 2 3 )
    (3 2 2 2 2 3 2 3 )
    (2 3 3 2 2 2 2 3 )
    (2 3 3 3 2 2 2 3 )
    (3 2 3 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 2 3 3 )
    (3 2 2 3 3 3 3 3 )
    (2 2 3 2 2 3 2 3 )
    (2 2 2 2 3 3 2 3 )
    (3 2 2 3 3 2 2 3 )
    (2 3 2 2 3 2 2 3 )
    (2 3 2 2 2 2 2 3 )
    (2 2 2 3 3 3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 3 2 2 3 )
    (2 2 2 3 2 2 2 3 )
    (3 3 2 2 2 2 2 3 )
    (3 3 3 2 2 3 2 3 )
    (3 2 2 2 2 3 2 3 )
    (2 3 3 2 2 2 2 3 )
    (2 3 3 3 2 2 2 3 )
    (3 3 2 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 2 3 3 )
    (3 2 2 3 3 3 3 3 )
    (2 2 3 2 2 3 2 3 )
    (2 2 2 2 3 3 2 3 )
    (3 2 2 3 3 2 2 3 )
    (2 3 2 2 3 2 2 3 )
    (2 3 2 2 2 2 2 3 )
    (2 2 2 3 3 3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 3 2 2 3 )
    (2 2 2 3 2 2 2 3 )
    (3 3 2 2 2 2 2 3 )
    (3 3 3 2 2 3 2 3 )
    (3 2 2 2 2 3 2 3 )
    (2 3 3 2 2 2 2 3 )
    (2 3 3 3 2 2 2 3 )
    (3 3 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 2 3 3 )
    (3 2 2 3 3 3 3 3 )
    (2 2 3 2 2 3 2 3 )
    (2 2 2 2 3 3 2 3 )
    (3 2 2 3 3 2 2 3 )
    (2 3 2 2 3 2 2 3 )
    (2 3 2 2 2 2 2 3 )
    (2 2 2 3 3 3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 3 2 2 3 )
    (2 2 2 3 2 2 2 3 )
    (3 3 2 2 2 2 2 3 )
    (3 3 3 2 2 3 2 3 )
    (3 2 2 2 2 3 2 3 )
    (2 3 3 2 2 2 2 3 )
    (2 3 3 3 2 2 2 3 )
    (3 3 3 3 )
  )
  (_model . arh 1 -1
  )
)
V 000044 55 5390          1556201155733 arh
(_unit VHDL (segment_7 0 7 (arh 0 14 ))
  (_version v33)
  (_time 1556201155732 2019.04.25 17:05:55)
  (_source (\./src/7_segment.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1556201147119)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal number ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal average ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal catod ~std_logic_vector{7~downto~0}~124 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal anod ~std_logic_vector{7~downto~0}~126 0 11 (_entity (_out ))))
    (_signal (_internal sel ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 2))))))
    (_signal (_internal count ~extSTD.STANDARD.INTEGER 0 17 (_architecture (_uni ((i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal segment ~std_logic_vector{7~downto~0}~13 0 22 (_process 0 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{7{7~downto~4}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{7{3~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7{7~downto~4}~137 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{7{3~downto~0}~138 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__20(_architecture 0 0 20 (_process (_simple)(_target(5)(6)(4)(3))(_sensitivity(1)(2)(0))(_read(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (3 3 3 3 2 3 3 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 2 3 3 )
    (3 2 2 3 3 3 3 3 )
    (2 2 3 2 2 3 2 3 )
    (2 2 2 2 3 3 2 3 )
    (3 2 2 3 3 2 2 3 )
    (2 3 2 2 3 2 2 3 )
    (2 3 2 2 2 2 2 3 )
    (2 2 2 3 3 3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 3 2 2 3 )
    (2 2 2 3 2 2 2 3 )
    (3 3 2 2 2 2 2 3 )
    (3 3 3 2 2 3 2 3 )
    (3 2 2 2 2 3 2 3 )
    (2 3 3 2 2 2 2 3 )
    (2 3 3 3 2 2 2 3 )
    (3 3 3 3 3 2 3 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 2 3 3 )
    (3 2 2 3 3 3 3 3 )
    (2 2 3 2 2 3 2 3 )
    (2 2 2 2 3 3 2 3 )
    (3 2 2 3 3 2 2 3 )
    (2 3 2 2 3 2 2 3 )
    (2 3 2 2 2 2 2 3 )
    (2 2 2 3 3 3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 3 2 2 3 )
    (2 2 2 3 2 2 2 3 )
    (3 3 2 2 2 2 2 3 )
    (3 3 3 2 2 3 2 3 )
    (3 2 2 2 2 3 2 3 )
    (2 3 3 2 2 2 2 3 )
    (2 3 3 3 2 2 2 3 )
    (3 3 3 3 3 3 2 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 2 3 3 )
    (3 2 2 3 3 3 3 3 )
    (2 2 3 2 2 3 2 3 )
    (2 2 2 2 3 3 2 3 )
    (3 2 2 3 3 2 2 3 )
    (2 3 2 2 3 2 2 3 )
    (2 3 2 2 2 2 2 3 )
    (2 2 2 3 3 3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 3 2 2 3 )
    (2 2 2 3 2 2 2 3 )
    (3 3 2 2 2 2 2 3 )
    (3 3 3 2 2 3 2 3 )
    (3 2 2 2 2 3 2 3 )
    (2 3 3 2 2 2 2 3 )
    (2 3 3 3 2 2 2 3 )
    (3 3 3 3 3 3 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 2 3 3 )
    (3 2 2 3 3 3 3 3 )
    (2 2 3 2 2 3 2 3 )
    (2 2 2 2 3 3 2 3 )
    (3 2 2 3 3 2 2 3 )
    (2 3 2 2 3 2 2 3 )
    (2 3 2 2 2 2 2 3 )
    (2 2 2 3 3 3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 3 2 2 3 )
    (2 2 2 3 2 2 2 3 )
    (3 3 2 2 2 2 2 3 )
    (3 3 3 2 2 3 2 3 )
    (3 2 2 2 2 3 2 3 )
    (2 3 3 2 2 2 2 3 )
    (2 3 3 3 2 2 2 3 )
    (3 3 3 3 3 3 3 3 )
  )
  (_model . arh 1 -1
  )
)
I 000044 55 1273          1556203909544 div
(_unit VHDL (f_div 0 7 (div 0 12 ))
  (_version v33)
  (_time 1556203909543 2019.04.25 17:51:49)
  (_source (\./src/frequency_d.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1556203909528)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{18~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 18)(i 0))))))
    (_variable (_internal count ~std_logic_vector{18~downto~0}~13 0 15 (_process 0 ((_others(i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . div 1 -1
  )
)
I 000045 55 2402          1556204256100 disp
(_unit VHDL (display 0 7 (disp 0 13 ))
  (_version v33)
  (_time 1556204256099 2019.04.25 17:57:36)
  (_source (\./src/segm.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1556204256084)
    (_use )
  )
  (_component
    (f_div
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
      )
    )
  )
  (_instantiation labal 0 24 (_component f_div )
    (_port
      ((clock)(clock))
      ((clk)(clk))
    )
    (_use (_entity . f_div)
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal catod ~std_logic_vector{6~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal sig ~std_logic_vector{3~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal clk ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni )(_event))))
    (_process
      (line__26(_architecture 0 0 26 (_process (_simple)(_target(3(2))(3(1))(3(0))(3(3))(1))(_sensitivity(3)(4)))))
      (line__38(_architecture 1 0 38 (_process (_simple)(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 2 )
    (3 3 2 3 )
    (3 2 3 3 )
    (2 3 3 3 )
    (2 2 2 2 2 2 3 )
    (2 2 2 3 2 2 2 )
    (3 3 3 2 2 3 2 )
    (3 2 2 3 3 3 3 )
    (3 3 3 3 3 3 2 )
  )
  (_model . disp 2 -1
  )
)
I 000045 55 2552          1557154993845 disp
(_unit VHDL (display 1 7 (disp 1 13 ))
  (_version v33)
  (_time 1557154993845 2019.05.06 18:03:13)
  (_source (\./src/segm.vhd\(\./src/display.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1556204256084)
    (_use )
  )
  (_component
    (f_div
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 1 19 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 1 20 (_entity (_out ))))
      )
    )
  )
  (_instantiation labal 1 24 (_component f_div )
    (_port
      ((clock)(clock))
      ((clk)(clk))
    )
    (_use (_entity . f_div)
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal catod ~std_logic_vector{6~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 1 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal sig ~std_logic_vector{3~downto~0}~13 1 15 (_architecture (_uni (_string \"1110"\)))))
    (_signal (_internal clk ~extieee.std_logic_1164.std_logic 1 16 (_architecture (_uni )(_event))))
    (_process
      (line__26(_architecture 0 1 26 (_process (_simple)(_target(3(2))(3(1))(3(0))(3(3)))(_sensitivity(3)(4)))))
      (line__37(_architecture 1 1 37 (_process (_simple)(_target(2))(_sensitivity(3)))))
      (line__47(_architecture 2 1 47 (_assignment (_simple)(_alias((anod)(sig)))(_target(1))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 2 )
    (3 3 2 3 )
    (3 2 3 3 )
    (2 3 3 3 )
    (2 2 2 2 2 2 3 )
    (2 2 2 3 2 2 2 )
    (3 3 3 2 2 3 2 )
    (3 2 2 3 3 3 3 )
    (3 3 3 3 3 3 2 )
  )
  (_model . disp 3 -1
  )
)
I 000045 55 2554          1557155090505 disp
(_unit VHDL (display 1 7 (disp 1 13 ))
  (_version v33)
  (_time 1557155090504 2019.05.06 18:04:50)
  (_source (\./src/segm.vhd\(\./src/display.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1556204256084)
    (_use )
  )
  (_component
    (f_div
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 1 19 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 1 20 (_entity (_out ))))
      )
    )
  )
  (_instantiation label_1 1 24 (_component f_div )
    (_port
      ((clock)(clock))
      ((clk)(clk))
    )
    (_use (_entity . f_div)
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal catod ~std_logic_vector{6~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 1 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal sig ~std_logic_vector{3~downto~0}~13 1 15 (_architecture (_uni (_string \"1110"\)))))
    (_signal (_internal clk ~extieee.std_logic_1164.std_logic 1 16 (_architecture (_uni )(_event))))
    (_process
      (line__26(_architecture 0 1 26 (_process (_simple)(_target(3(2))(3(1))(3(0))(3(3)))(_sensitivity(3)(4)))))
      (line__37(_architecture 1 1 37 (_process (_simple)(_target(2))(_sensitivity(3)))))
      (line__47(_architecture 2 1 47 (_assignment (_simple)(_alias((anod)(sig)))(_target(1))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 2 )
    (3 3 2 3 )
    (3 2 3 3 )
    (2 3 3 3 )
    (2 2 2 2 2 2 3 )
    (2 2 2 3 2 2 2 )
    (3 3 3 2 2 3 2 )
    (3 2 2 3 3 3 3 )
    (3 3 3 3 3 3 2 )
  )
  (_model . disp 3 -1
  )
)
I 000045 55 1728          1557157781033 prg1
(_unit VHDL (prg1 0 5 (prg1 0 10 ))
  (_version v33)
  (_time 1557157781032 2019.05.06 18:49:41)
  (_source (\./src/prg_15.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557157781005)
    (_use )
  )
  (_object
    (_port (_internal clock ~extSTD.STANDARD.BIT 0 6 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal O ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal s ~std_logic_vector{3~downto~0}~13 0 12 (_architecture (_uni (_string \"1101"\)))))
    (_type (_internal ~std_logic_vector{3{3~downto~1}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 1))))))
    (_type (_internal ~std_logic_vector{3{2~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(2(d_3_1))(2(0))(1))(_sensitivity(0))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . prg1 1 -1
  )
)
I 000045 55 1728          1557157793699 prg1
(_unit VHDL (prg1 0 5 (prg1 0 10 ))
  (_version v33)
  (_time 1557157793698 2019.05.06 18:49:53)
  (_source (\./src/prg_15.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557157781005)
    (_use )
  )
  (_object
    (_port (_internal clock ~extSTD.STANDARD.BIT 0 6 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal O ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal s ~std_logic_vector{3~downto~0}~13 0 12 (_architecture (_uni (_string \"1101"\)))))
    (_type (_internal ~std_logic_vector{3{3~downto~1}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 1))))))
    (_type (_internal ~std_logic_vector{3{2~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(2(0))(2(d_3_1))(1))(_sensitivity(0))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . prg1 1 -1
  )
)
I 000045 55 1648          1557157886877 prg2
(_unit VHDL (prg2 0 5 (prg2 0 10 ))
  (_version v33)
  (_time 1557157886876 2019.05.06 18:51:26)
  (_source (\./src/prg_255.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1555840779498)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal O ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal s ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni (_string \"00101101"\)))))
    (_type (_internal ~std_logic_vector{7{7~downto~1}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 1))))))
    (_type (_internal ~std_logic_vector{7{6~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(2(0))(2(d_7_1))(1))(_sensitivity(0))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . prg2 1 -1
  )
)
I 000045 55 2082          1557158116982 stud
(_unit VHDL (stud1 0 5 (stud 0 10 ))
  (_version v33)
  (_time 1557158116981 2019.05.06 18:55:16)
  (_source (\./src/stud1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557158111589)
    (_use )
  )
  (_object
    (_port (_internal clk ~extSTD.STANDARD.BIT 0 6 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal O ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal tip 0 12 (_array ~std_logic_vector{7~downto~0}~13 ((_downto (i 5)(i 0))))))
    (_signal (_internal s tip 0 14 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))))))))
    (_type (_internal ~tip{5~downto~1}~13 0 20 (_array ~std_logic_vector{7~downto~0}~13 ((_downto (i 5)(i 1))))))
    (_type (_internal ~tip{4~downto~0}~13 0 20 (_array ~std_logic_vector{7~downto~0}~13 ((_downto (i 4)(i 0))))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(2(0))(2(d_5_1))(1))(_sensitivity(0))(_read(2(0))(2(5))(2(d_4_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . stud 1 -1
  )
)
I 000049 55 2028          1557158273888 student2
(_unit VHDL (stud2 0 5 (student2 0 10 ))
  (_version v33)
  (_time 1557158273887 2019.05.06 18:57:53)
  (_source (\./src/stud2.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1555855985184)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal O ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal tip 0 12 (_array ~std_logic_vector{7~downto~0}~13 ((_downto (i 5)(i 0))))))
    (_signal (_internal s tip 0 14 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))))))))
    (_type (_internal ~tip{5~downto~1}~13 0 21 (_array ~std_logic_vector{7~downto~0}~13 ((_downto (i 5)(i 1))))))
    (_type (_internal ~tip{4~downto~0}~13 0 21 (_array ~std_logic_vector{7~downto~0}~13 ((_downto (i 4)(i 0))))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(2(d_5_1))(1))(_sensitivity(0))(_read(2(0))(2(d_4_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . student2 1 -1
  )
)
I 000049 55 2028          1557158309797 student2
(_unit VHDL (stud2 0 5 (student2 0 10 ))
  (_version v33)
  (_time 1557158309796 2019.05.06 18:58:29)
  (_source (\./src/stud2.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1555855985184)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal O ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal tip 0 12 (_array ~std_logic_vector{7~downto~0}~13 ((_downto (i 5)(i 0))))))
    (_signal (_internal s tip 0 14 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))))))))
    (_type (_internal ~tip{5~downto~1}~13 0 20 (_array ~std_logic_vector{7~downto~0}~13 ((_downto (i 5)(i 1))))))
    (_type (_internal ~tip{4~downto~0}~13 0 20 (_array ~std_logic_vector{7~downto~0}~13 ((_downto (i 4)(i 0))))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(2(d_5_1))(1))(_sensitivity(0))(_read(2(0))(2(d_4_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . student2 1 -1
  )
)
I 000045 55 2082          1557158313834 stud
(_unit VHDL (stud1 0 5 (stud 0 10 ))
  (_version v33)
  (_time 1557158313833 2019.05.06 18:58:33)
  (_source (\./src/stud1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557158111589)
    (_use )
  )
  (_object
    (_port (_internal clk ~extSTD.STANDARD.BIT 0 6 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal O ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal tip 0 12 (_array ~std_logic_vector{7~downto~0}~13 ((_downto (i 5)(i 0))))))
    (_signal (_internal s tip 0 14 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))))))))
    (_type (_internal ~tip{5~downto~1}~13 0 20 (_array ~std_logic_vector{7~downto~0}~13 ((_downto (i 5)(i 1))))))
    (_type (_internal ~tip{4~downto~0}~13 0 20 (_array ~std_logic_vector{7~downto~0}~13 ((_downto (i 4)(i 0))))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(2(0))(2(d_5_1))(1))(_sensitivity(0))(_read(2(0))(2(5))(2(d_4_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . stud 1 -1
  )
)
I 000045 55 1728          1557158317076 prg1
(_unit VHDL (prg1 0 5 (prg1 0 10 ))
  (_version v33)
  (_time 1557158317075 2019.05.06 18:58:37)
  (_source (\./src/prg_15.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557157781005)
    (_use )
  )
  (_object
    (_port (_internal clock ~extSTD.STANDARD.BIT 0 6 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal O ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal s ~std_logic_vector{3~downto~0}~13 0 12 (_architecture (_uni (_string \"1101"\)))))
    (_type (_internal ~std_logic_vector{3{3~downto~1}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 1))))))
    (_type (_internal ~std_logic_vector{3{2~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(2(0))(2(d_3_1))(1))(_sensitivity(0))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . prg1 1 -1
  )
)
I 000049 55 2080          1557158417497 student2
(_unit VHDL (stud2 0 5 (student2 0 10 ))
  (_version v33)
  (_time 1557158417496 2019.05.06 19:00:17)
  (_source (\./src/stud2.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557158417469)
    (_use )
  )
  (_object
    (_port (_internal clock ~extSTD.STANDARD.BIT 0 6 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal O ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal tip 0 12 (_array ~std_logic_vector{7~downto~0}~13 ((_downto (i 5)(i 0))))))
    (_signal (_internal s tip 0 14 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))))))))
    (_type (_internal ~tip{5~downto~1}~13 0 20 (_array ~std_logic_vector{7~downto~0}~13 ((_downto (i 5)(i 1))))))
    (_type (_internal ~tip{4~downto~0}~13 0 20 (_array ~std_logic_vector{7~downto~0}~13 ((_downto (i 4)(i 0))))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(2(d_5_1))(1))(_sensitivity(0))(_read(2(0))(2(d_4_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . student2 1 -1
  )
)
I 000045 55 1700          1557158426868 prg2
(_unit VHDL (prg2 0 5 (prg2 0 10 ))
  (_version v33)
  (_time 1557158426867 2019.05.06 19:00:26)
  (_source (\./src/prg_255.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557158426844)
    (_use )
  )
  (_object
    (_port (_internal clock ~extSTD.STANDARD.BIT 0 6 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal O ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal s ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni (_string \"00101101"\)))))
    (_type (_internal ~std_logic_vector{7{7~downto~1}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 1))))))
    (_type (_internal ~std_logic_vector{7{6~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(2(0))(2(d_7_1))(1))(_sensitivity(0))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . prg2 1 -1
  )
)
I 000052 55 2167          1557159575049 behavioural
(_unit VHDL (square_wave 0 5 (behavioural 0 11 ))
  (_version v33)
  (_time 1557159575048 2019.05.06 19:19:35)
  (_source (\./src/square_wave.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557159575024)
    (_use )
  )
  (_object
    (_port (_internal clock ~extSTD.STANDARD.BIT 0 6 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal O ~std_logic_vector{7~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal s ~std_logic_vector{7~downto~0}~13 0 13 (_architecture (_uni (_string \"11011000"\)))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal divider ~std_logic_vector{2~downto~0}~13 0 14 (_architecture (_uni (_string \"000"\)))))
    (_signal (_internal clk ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni )(_event))))
    (_type (_internal ~std_logic_vector{7{6~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{7{7~downto~1}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 1))))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(3)(4))(_sensitivity(0))(_read(3)))))
      (line__27(_architecture 1 0 27 (_process (_simple)(_target(2(d_6_0))(1))(_sensitivity(4))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . behavioural 2 -1
  )
)
I 000052 55 2167          1557159651626 behavioural
(_unit VHDL (square_wave 0 5 (behavioural 0 11 ))
  (_version v33)
  (_time 1557159651625 2019.05.06 19:20:51)
  (_source (\./src/square_wave.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557159575024)
    (_use )
  )
  (_object
    (_port (_internal clock ~extSTD.STANDARD.BIT 0 6 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal O ~std_logic_vector{7~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal s ~std_logic_vector{7~downto~0}~13 0 13 (_architecture (_uni (_string \"11011000"\)))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal divider ~std_logic_vector{2~downto~0}~13 0 14 (_architecture (_uni (_string \"000"\)))))
    (_signal (_internal clk ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni )(_event))))
    (_type (_internal ~std_logic_vector{7{6~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{7{7~downto~1}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 1))))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(3)(4))(_sensitivity(0))(_read(3)))))
      (line__27(_architecture 1 0 27 (_process (_simple)(_target(2(d_6_0))(1))(_sensitivity(4))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . behavioural 2 -1
  )
)
V 000052 55 2173          1557159923478 behavioural
(_unit VHDL (square_wave 0 5 (behavioural 0 10 ))
  (_version v33)
  (_time 1557159923477 2019.05.06 19:25:23)
  (_source (\./src/square_wave.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557159575024)
    (_use )
  )
  (_object
    (_port (_internal clock ~extSTD.STANDARD.BIT 0 6 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal O ~std_logic_vector{7~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal s ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni (_string \"11011000"\)))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal divider ~std_logic_vector{2~downto~0}~13 0 13 (_architecture (_uni (_string \"000"\)))))
    (_signal (_internal clk ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni )(_event))))
    (_type (_internal ~std_logic_vector{7{6~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{7{7~downto~1}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 1))))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(3)(4))(_sensitivity(0))(_read(3)))))
      (line__26(_architecture 1 0 26 (_process (_simple)(_target(2(7))(2(d_6_0))(1))(_sensitivity(4))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . behavioural 2 -1
  )
)
I 000044 55 863           1557160843738 div
(_unit VHDL (f_div 0 7 (div 0 12 ))
  (_version v33)
  (_time 1557160843737 2019.05.06 19:40:43)
  (_source (\./src/frequency_d.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557160830257)
    (_use )
  )
  (_object
    (_port (_internal clock ~extSTD.STANDARD.BIT 0 8 (_entity (_in )(_event))))
    (_port (_internal clk ~extSTD.STANDARD.BIT 0 9 (_entity (_out ))))
    (_variable (_internal count ~extSTD.STANDARD.INTEGER 0 15 (_process 0 )))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . div 1 -1
  )
)
I 000044 55 863           1557161022989 div
(_unit VHDL (f_div 0 7 (div 0 12 ))
  (_version v33)
  (_time 1557161022989 2019.05.06 19:43:42)
  (_source (\./src/frequency_d.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557160830257)
    (_use )
  )
  (_object
    (_port (_internal clock ~extSTD.STANDARD.BIT 0 8 (_entity (_in )(_event))))
    (_port (_internal clk ~extSTD.STANDARD.BIT 0 9 (_entity (_out ))))
    (_variable (_internal count ~extSTD.STANDARD.INTEGER 0 15 (_process 0 )))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . div 1 -1
  )
)
I 000044 55 971           1557161395427 div
(_unit VHDL (f_div 0 7 (div 0 12 ))
  (_version v33)
  (_time 1557161395426 2019.05.06 19:49:55)
  (_source (\./src/frequency_d.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557160830257)
    (_use )
  )
  (_object
    (_port (_internal clock ~extSTD.STANDARD.BIT 0 8 (_entity (_in )(_event))))
    (_port (_internal clk ~extSTD.STANDARD.BIT 0 9 (_entity (_out ))))
    (_signal (_internal signal_clk ~extSTD.STANDARD.BIT 0 14 (_architecture (_uni ((i 0))))))
    (_variable (_internal count ~extSTD.STANDARD.INTEGER 0 18 (_process 0 )))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(1)(2))(_sensitivity(0))(_read(2)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . div 1 -1
  )
)
I 000044 55 971           1557161406214 div
(_unit VHDL (f_div 0 7 (div 0 12 ))
  (_version v33)
  (_time 1557161406213 2019.05.06 19:50:06)
  (_source (\./src/frequency_d.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557160830257)
    (_use )
  )
  (_object
    (_port (_internal clock ~extSTD.STANDARD.BIT 0 8 (_entity (_in )(_event))))
    (_port (_internal clk ~extSTD.STANDARD.BIT 0 9 (_entity (_out ))))
    (_signal (_internal signal_clk ~extSTD.STANDARD.BIT 0 14 (_architecture (_uni ((i 0))))))
    (_variable (_internal count ~extSTD.STANDARD.INTEGER 0 18 (_process 0 )))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(1)(2))(_sensitivity(0))(_read(2)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . div 1 -1
  )
)
I 000044 55 1088          1557161462309 div
(_unit VHDL (f_div 0 7 (div 0 12 ))
  (_version v33)
  (_time 1557161462308 2019.05.06 19:51:02)
  (_source (\./src/frequency_d.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557160830257)
    (_use )
  )
  (_object
    (_port (_internal clock ~extSTD.STANDARD.BIT 0 8 (_entity (_in )(_event))))
    (_port (_internal clk ~extSTD.STANDARD.BIT 0 9 (_entity (_out ))))
    (_signal (_internal signal_clk ~extSTD.STANDARD.BIT 0 14 (_architecture (_uni ((i 0))))))
    (_variable (_internal count ~extSTD.STANDARD.INTEGER 0 18 (_process 0 )))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(2))(_sensitivity(0))(_read(2)))))
      (line__29(_architecture 1 0 29 (_assignment (_simple)(_alias((clk)(signal_clk)))(_target(1))(_sensitivity(2)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . div 2 -1
  )
)
I 000044 55 1439          1557161600422 div
(_unit VHDL (f_div 0 7 (div 0 13 ))
  (_version v33)
  (_time 1557161600421 2019.05.06 19:53:20)
  (_source (\./src/frequency_d.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557161587124)
    (_use )
  )
  (_object
    (_port (_internal clock ~extSTD.STANDARD.BIT 0 8 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal clk ~extSTD.STANDARD.BIT 0 10 (_entity (_out ))))
    (_signal (_internal signal_clk ~extSTD.STANDARD.BIT 0 15 (_architecture (_uni ((i 0))))))
    (_variable (_internal count ~extSTD.STANDARD.INTEGER 0 19 (_process 0 )))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(3))(_sensitivity(0))(_read(1)(3)))))
      (line__34(_architecture 1 0 34 (_assignment (_simple)(_alias((clk)(signal_clk)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . div 2 -1
  )
)
I 000044 55 952           1557161954537 div
(_unit VHDL (f_div 0 6 (div 0 12 ))
  (_version v33)
  (_time 1557161954536 2019.05.06 19:59:14)
  (_source (\./src/frequency_d.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557161939433)
    (_use )
  )
  (_object
    (_port (_internal clock ~extSTD.STANDARD.BIT 0 7 (_entity (_in )(_event))))
    (_port (_internal clk ~extSTD.STANDARD.BIT 0 9 (_entity (_out ))))
    (_signal (_internal signal_clk ~extSTD.STANDARD.BIT 0 14 (_architecture (_uni ((i 0))))))
    (_variable (_internal count ~extSTD.STANDARD.INTEGER 0 18 (_process 0 )))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(1)(2))(_sensitivity(0))(_read(2)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . div 1 -1
  )
)
I 000044 55 1412          1557162174762 div
(_unit VHDL (f_div 0 6 (div 0 12 ))
  (_version v33)
  (_time 1557162174761 2019.05.06 20:02:54)
  (_source (\./src/frequency_d.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557162131575)
    (_use )
  )
  (_object
    (_port (_internal clock ~extSTD.STANDARD.BIT 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extSTD.STANDARD.BIT 0 9 (_entity (_out ))))
    (_signal (_internal clk_signal ~extSTD.STANDARD.BIT 0 14 (_architecture (_uni ))))
    (_variable (_internal count ~extSTD.STANDARD.INTEGER 0 18 (_process 0 )))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3))(_sensitivity(0)(1))(_read(3)))))
      (line__32(_architecture 1 0 32 (_assignment (_simple)(_alias((clk)(clk_signal)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . div 2 -1
  )
)
I 000044 55 1412          1557162211499 div
(_unit VHDL (f_div 0 6 (div 0 12 ))
  (_version v33)
  (_time 1557162211496 2019.05.06 20:03:31)
  (_source (\./src/frequency_d.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557162131575)
    (_use )
  )
  (_object
    (_port (_internal clock ~extSTD.STANDARD.BIT 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extSTD.STANDARD.BIT 0 9 (_entity (_out ))))
    (_signal (_internal clk_signal ~extSTD.STANDARD.BIT 0 14 (_architecture (_uni ))))
    (_variable (_internal count ~extSTD.STANDARD.INTEGER 0 18 (_process 0 )))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3))(_sensitivity(0)(1))(_read(3)))))
      (line__32(_architecture 1 0 32 (_assignment (_simple)(_alias((clk)(clk_signal)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . div 2 -1
  )
)
I 000044 55 1412          1557162312399 div
(_unit VHDL (f_div 0 6 (div 0 12 ))
  (_version v33)
  (_time 1557162312398 2019.05.06 20:05:12)
  (_source (\./src/frequency_d.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557162131575)
    (_use )
  )
  (_object
    (_port (_internal clock ~extSTD.STANDARD.BIT 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extSTD.STANDARD.BIT 0 9 (_entity (_out ))))
    (_signal (_internal clk_signal ~extSTD.STANDARD.BIT 0 14 (_architecture (_uni ))))
    (_variable (_internal count ~extSTD.STANDARD.INTEGER 0 18 (_process 0 )))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3))(_sensitivity(0)(1))(_read(3)))))
      (line__32(_architecture 1 0 32 (_assignment (_simple)(_alias((clk)(clk_signal)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . div 2 -1
  )
)
I 000044 55 1363          1557162489951 div
(_unit VHDL (f_div 0 4 (div 0 10 ))
  (_version v33)
  (_time 1557162489948 2019.05.06 20:08:09)
  (_source (\./src/frequency_d.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557162489949)
    (_use )
  )
  (_object
    (_port (_internal clock ~extSTD.STANDARD.BIT 0 5 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal clk ~extSTD.STANDARD.BIT 0 7 (_entity (_out ))))
    (_signal (_internal clk_signal ~extSTD.STANDARD.BIT 0 12 (_architecture (_uni ))))
    (_variable (_internal count ~extSTD.STANDARD.INTEGER 0 16 (_process 0 )))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(3))(_sensitivity(0)(1))(_read(3)))))
      (line__30(_architecture 1 0 30 (_assignment (_simple)(_alias((clk)(clk_signal)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . div 2 -1
  )
)
I 000044 55 1388          1557162574540 div
(_unit VHDL (f_div 1 4 (div 1 10 ))
  (_version v33)
  (_time 1557162574539 2019.05.06 20:09:34)
  (_source (\./src/frequency_d.vhd\(\./src/clk_divider.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557162489949)
    (_use )
  )
  (_object
    (_port (_internal clock ~extSTD.STANDARD.BIT 0 5 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal clk ~extSTD.STANDARD.BIT 0 7 (_entity (_out ))))
    (_signal (_internal clk_signal ~extSTD.STANDARD.BIT 1 12 (_architecture (_uni ))))
    (_variable (_internal count ~extSTD.STANDARD.INTEGER 1 16 (_process 0 )))
    (_process
      (line__15(_architecture 0 1 15 (_process (_simple)(_target(3))(_sensitivity(0)(1))(_read(3)))))
      (line__30(_architecture 1 1 30 (_assignment (_simple)(_alias((clk)(clk_signal)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . div 2 -1
  )
)
I 000044 55 1365          1557162603046 div
(_unit VHDL (clk_div 0 4 (div 0 10 ))
  (_version v33)
  (_time 1557162603043 2019.05.06 20:10:03)
  (_source (\./src/clk_divider.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557162603044)
    (_use )
  )
  (_object
    (_port (_internal clock ~extSTD.STANDARD.BIT 0 5 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal clk ~extSTD.STANDARD.BIT 0 7 (_entity (_out ))))
    (_signal (_internal clk_signal ~extSTD.STANDARD.BIT 0 12 (_architecture (_uni ))))
    (_variable (_internal count ~extSTD.STANDARD.INTEGER 0 16 (_process 0 )))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(3))(_sensitivity(0)(1))(_read(3)))))
      (line__30(_architecture 1 0 30 (_assignment (_simple)(_alias((clk)(clk_signal)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . div 2 -1
  )
)
I 000044 55 1372          1557162959286 div
(_unit VHDL (clk_div 0 4 (div 0 10 ))
  (_version v33)
  (_time 1557162959283 2019.05.06 20:15:59)
  (_source (\./src/clk_divider.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557162603044)
    (_use )
  )
  (_object
    (_port (_internal clock ~extSTD.STANDARD.BIT 0 5 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal clk ~extSTD.STANDARD.BIT 0 7 (_entity (_out ))))
    (_signal (_internal clk_signal ~extSTD.STANDARD.BIT 0 12 (_architecture (_uni ((i 0))))))
    (_variable (_internal count ~extSTD.STANDARD.INTEGER 0 16 (_process 0 )))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(3))(_sensitivity(0)(1))(_read(3)))))
      (line__30(_architecture 1 0 30 (_assignment (_simple)(_alias((clk)(clk_signal)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . div 2 -1
  )
)
I 000044 55 1022          1557163063043 div
(_unit VHDL (clk_div 0 4 (div 0 10 ))
  (_version v33)
  (_time 1557163063040 2019.05.06 20:17:43)
  (_source (\./src/clk_divider.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557163063041)
    (_use )
  )
  (_object
    (_port (_internal clock ~extSTD.STANDARD.BIT 0 5 (_entity (_in )(_event))))
    (_port (_internal clk ~extSTD.STANDARD.BIT 0 7 (_entity (_out ))))
    (_signal (_internal clk_signal ~extSTD.STANDARD.BIT 0 12 (_architecture (_uni ((i 0))))))
    (_variable (_internal count ~extSTD.STANDARD.INTEGER 0 16 (_process 0 )))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0))(_read(2)))))
      (line__31(_architecture 1 0 31 (_assignment (_simple)(_alias((clk)(clk_signal)))(_target(1))(_sensitivity(2)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . div 2 -1
  )
)
I 000044 55 1029          1557163140373 div
(_unit VHDL (clk_div 0 4 (div 0 10 ))
  (_version v33)
  (_time 1557163140372 2019.05.06 20:19:00)
  (_source (\./src/clk_divider.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557163063041)
    (_use )
  )
  (_object
    (_port (_internal clock ~extSTD.STANDARD.BIT 0 5 (_entity (_in )(_event))))
    (_port (_internal clk ~extSTD.STANDARD.BIT 0 7 (_entity (_out ))))
    (_signal (_internal clk_signal ~extSTD.STANDARD.BIT 0 12 (_architecture (_uni ((i 0))))))
    (_variable (_internal count ~extSTD.STANDARD.INTEGER 0 16 (_process 0 ((i 0)))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0))(_read(2)))))
      (line__31(_architecture 1 0 31 (_assignment (_simple)(_alias((clk)(clk_signal)))(_target(1))(_sensitivity(2)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . div 2 -1
  )
)
I 000044 55 1028          1557163191019 div
(_unit VHDL (clk_div 0 4 (div 0 9 ))
  (_version v33)
  (_time 1557163191018 2019.05.06 20:19:51)
  (_source (\./src/clk_divider.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557163063041)
    (_use )
  )
  (_object
    (_port (_internal clock ~extSTD.STANDARD.BIT 0 5 (_entity (_in )(_event))))
    (_port (_internal clk ~extSTD.STANDARD.BIT 0 7 (_entity (_out ))))
    (_signal (_internal clk_signal ~extSTD.STANDARD.BIT 0 11 (_architecture (_uni ((i 0))))))
    (_variable (_internal count ~extSTD.STANDARD.INTEGER 0 15 (_process 0 ((i 0)))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(2))(_sensitivity(0))(_read(2)))))
      (line__26(_architecture 1 0 26 (_assignment (_simple)(_alias((clk)(clk_signal)))(_target(1))(_sensitivity(2)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . div 2 -1
  )
)
I 000047 55 1545          1557163335124 adders
(_unit VHDL (adder 0 7 (adders 0 13 ))
  (_version v33)
  (_time 1557163335123 2019.05.06 20:22:15)
  (_source (\./src/adders.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557163335108)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal nr1 ~std_logic_vector{{n-1}~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal nr2 ~std_logic_vector{{n-1}~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{n~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal sum ~std_logic_vector{n~downto~0}~12 0 10 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . adders 3 -1
  )
)
V 000047 55 1501          1557163341952 adders
(_unit VHDL (adder 0 5 (adders 0 11 ))
  (_version v33)
  (_time 1557163341951 2019.05.06 20:22:21)
  (_source (\./src/adders.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557163341936)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 6 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal nr1 ~std_logic_vector{{n-1}~downto~0}~122 0 7 (_entity (_in ))))
    (_port (_internal nr2 ~std_logic_vector{{n-1}~downto~0}~122 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{n~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal sum ~std_logic_vector{n~downto~0}~12 0 8 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . adders 3 -1
  )
)
I 000044 55 7563          1557164304466 sum
(_unit VHDL (sum 0 7 (sum 0 16 ))
  (_version v33)
  (_time 1557164304466 2019.05.06 20:38:24)
  (_source (\./src/sum.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557164201684)
    (_use )
  )
  (_component
    (adder
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~132 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal nr1 ~std_logic_vector{{n-1}~downto~0}~132 0 20 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~132~__1 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal nr2 ~std_logic_vector{{n-1}~downto~0}~132~__1 0 20 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal sum ~std_logic_vector{n~downto~0}~13 0 21 (_entity (_out ))))
      )
    )
  )
  (_generate L 0 47 (_for ~INTEGER~range~0~to~7~13 )
    (_instantiation ADD_8_i 0 48 (_component adder )
      (_generic
        ((n)((i 8)))
      )
      (_port
        ((nr1)(s(_index 7)))
        ((nr2)(s(_index 8)))
        ((sum)(t(_index 9)))
      )
      (_use (_entity . adder)
        (_generic
          ((n)((i 8)))
        )
        (_port
          ((nr1)(nr1))
          ((nr2)(nr2))
          ((sum)(sum))
        )
      )
    )
    (_object
      (_constant (_internal i ~INTEGER~range~0~to~7~13 0 47 (_architecture )))
      (_subprogram
      )
    )
  )
  (_generate M 0 54 (_for ~INTEGER~range~0~to~3~13 )
    (_instantiation ADD_9_i 0 55 (_component adder )
      (_generic
        ((n)((i 9)))
      )
      (_port
        ((nr1)(t(_index 10)))
        ((nr2)(t(_index 11)))
        ((sum)(p(_index 12)))
      )
      (_use (_entity . adder)
        (_generic
          ((n)((i 9)))
        )
        (_port
          ((nr1)(nr1))
          ((nr2)(nr2))
          ((sum)(sum))
        )
      )
    )
    (_object
      (_constant (_internal i ~INTEGER~range~0~to~3~13 0 54 (_architecture )))
      (_subprogram
      )
    )
  )
  (_generate n 0 61 (_for ~INTEGER~range~0~to~1~13 )
    (_instantiation ADD_10_i 0 62 (_component adder )
      (_generic
        ((n)((i 10)))
      )
      (_port
        ((nr1)(p(_index 13)))
        ((nr2)(p(_index 14)))
        ((sum)(r(_index 15)))
      )
      (_use (_entity . adder)
        (_generic
          ((n)((i 10)))
        )
        (_port
          ((nr1)(nr1))
          ((nr2)(nr2))
          ((sum)(sum))
        )
      )
    )
    (_object
      (_constant (_internal i ~INTEGER~range~0~to~1~13 0 61 (_architecture )))
      (_subprogram
      )
    )
  )
  (_instantiation C 0 68 (_component adder )
    (_generic
      ((n)((i 11)))
    )
    (_port
      ((nr1)(r(0)))
      ((nr2)(r(1)))
      ((sum)(Sum16))
    )
    (_use (_entity . adder)
      (_generic
        ((n)((i 11)))
      )
      (_port
        ((nr1)(nr1))
        ((nr2)(nr2))
        ((sum)(sum))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal data ~std_logic_vector{7~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal clock ~extSTD.STANDARD.BIT 0 9 (_entity (_in )(_event))))
    (_port (_internal reset ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal Sum2 ~std_logic_vector{8~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Sum4 ~std_logic_vector{9~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_port (_internal Sum8 ~std_logic_vector{10~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal Sum16 ~std_logic_vector{11~downto~0}~12 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal tip_8 0 24 (_array ~std_logic_vector{7~downto~0}~13 ((_downto (i 15)(i 0))))))
    (_signal (_internal s tip_8 0 25 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal tip_9 0 27 (_array ~std_logic_vector{8~downto~0}~13 ((_downto (i 7)(i 0))))))
    (_signal (_internal t tip_9 0 28 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal tip_10 0 30 (_array ~std_logic_vector{9~downto~0}~13 ((_downto (i 3)(i 0))))))
    (_signal (_internal p tip_10 0 31 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal tip_11 0 33 (_array ~std_logic_vector{10~downto~0}~13 ((_downto (i 1)(i 0))))))
    (_signal (_internal r tip_11 0 34 (_architecture (_uni ))))
    (_type (_internal ~tip_8{15~downto~1}~13 0 42 (_array ~std_logic_vector{7~downto~0}~13 ((_downto (i 15)(i 1))))))
    (_type (_internal ~tip_8{14~downto~0}~13 0 42 (_array ~std_logic_vector{7~downto~0}~13 ((_downto (i 14)(i 0))))))
    (_type (_internal ~INTEGER~range~0~to~7~13 0 47 (_scalar (_to (i 0)(i 7)))))
    (_type (_internal ~INTEGER~range~0~to~3~13 0 54 (_scalar (_to (i 0)(i 3)))))
    (_type (_internal ~INTEGER~range~0~to~1~13 0 61 (_scalar (_to (i 0)(i 1)))))
    (_process
      (line__37(_architecture 0 0 37 (_process (_simple)(_target(7(0))(7(d_15_1))(7))(_sensitivity(2)(1))(_read(7(d_14_0))(0)))))
      (line__52(_architecture 1 0 52 (_assignment (_simple)(_alias((Sum2)(t(0))))(_target(3))(_sensitivity(8(0))))))
      (line__59(_architecture 2 0 59 (_assignment (_simple)(_alias((Sum4)(p(0))))(_target(4))(_sensitivity(9(0))))))
      (line__66(_architecture 3 0 66 (_assignment (_simple)(_alias((Sum8)(r(0))))(_target(5))(_sensitivity(10(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . sum 16 -1
  )
)
I 000044 55 1028          1557164503271 div
(_unit VHDL (clk_div 0 4 (div 0 9 ))
  (_version v33)
  (_time 1557164503270 2019.05.06 20:41:43)
  (_source (\./src/clk_divider.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557163063041)
    (_use )
  )
  (_object
    (_port (_internal clock ~extSTD.STANDARD.BIT 0 5 (_entity (_in )(_event))))
    (_port (_internal clk ~extSTD.STANDARD.BIT 0 7 (_entity (_out ))))
    (_signal (_internal clk_signal ~extSTD.STANDARD.BIT 0 11 (_architecture (_uni ((i 0))))))
    (_variable (_internal count ~extSTD.STANDARD.INTEGER 0 15 (_process 0 ((i 0)))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(2))(_sensitivity(0))(_read(2)))))
      (line__26(_architecture 1 0 26 (_assignment (_simple)(_alias((clk)(clk_signal)))(_target(1))(_sensitivity(2)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . div 2 -1
  )
)
I 000044 55 911           1557207610187 div
(_unit VHDL (clk_div 0 4 (div 0 9 ))
  (_version v33)
  (_time 1557207610187 2019.05.07 08:40:10)
  (_source (\./src/clk_divider.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557163063041)
    (_use )
  )
  (_object
    (_port (_internal clock ~extSTD.STANDARD.BIT 0 5 (_entity (_in )(_event))))
    (_port (_internal clk ~extSTD.STANDARD.BIT 0 7 (_entity (_out ))))
    (_signal (_internal clk_signal ~extSTD.STANDARD.BIT 0 11 (_architecture (_uni ((i 0))))))
    (_variable (_internal count ~extSTD.STANDARD.INTEGER 0 15 (_process 0 ((i 0)))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(1)(2))(_sensitivity(0))(_read(2)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . div 1 -1
  )
)
I 000044 55 1028          1557207742511 div
(_unit VHDL (clk_div 0 4 (div 0 9 ))
  (_version v33)
  (_time 1557207742510 2019.05.07 08:42:22)
  (_source (\./src/clk_divider.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557163063041)
    (_use )
  )
  (_object
    (_port (_internal clock ~extSTD.STANDARD.BIT 0 5 (_entity (_in )(_event))))
    (_port (_internal clk ~extSTD.STANDARD.BIT 0 7 (_entity (_out ))))
    (_signal (_internal clk_signal ~extSTD.STANDARD.BIT 0 11 (_architecture (_uni ((i 0))))))
    (_variable (_internal count ~extSTD.STANDARD.INTEGER 0 15 (_process 0 ((i 0)))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(2))(_sensitivity(0))(_read(2)))))
      (line__26(_architecture 1 0 26 (_assignment (_simple)(_alias((clk)(clk_signal)))(_target(1))(_sensitivity(2)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . div 2 -1
  )
)
I 000045 55 2082          1557208046584 stud
(_unit VHDL (stud1 0 5 (stud 0 10 ))
  (_version v33)
  (_time 1557208046583 2019.05.07 08:47:26)
  (_source (\./src/stud1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557158111589)
    (_use )
  )
  (_object
    (_port (_internal clk ~extSTD.STANDARD.BIT 0 6 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal O ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal tip 0 12 (_array ~std_logic_vector{7~downto~0}~13 ((_downto (i 5)(i 0))))))
    (_signal (_internal s tip 0 14 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))))))))
    (_type (_internal ~tip{4~downto~0}~13 0 20 (_array ~std_logic_vector{7~downto~0}~13 ((_downto (i 4)(i 0))))))
    (_type (_internal ~tip{5~downto~1}~13 0 20 (_array ~std_logic_vector{7~downto~0}~13 ((_downto (i 5)(i 1))))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(2(0))(2(d_4_0))(1))(_sensitivity(0))(_read(2(0))(2(5))(2(d_5_1))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . stud 1 -1
  )
)
I 000045 55 2076          1557208062612 stud
(_unit VHDL (stud1 0 5 (stud 0 10 ))
  (_version v33)
  (_time 1557208062611 2019.05.07 08:47:42)
  (_source (\./src/stud1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557158111589)
    (_use )
  )
  (_object
    (_port (_internal clk ~extSTD.STANDARD.BIT 0 6 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal O ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal tip 0 12 (_array ~std_logic_vector{7~downto~0}~13 ((_downto (i 5)(i 0))))))
    (_signal (_internal s tip 0 14 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))))))))
    (_type (_internal ~tip{4~downto~0}~13 0 20 (_array ~std_logic_vector{7~downto~0}~13 ((_downto (i 4)(i 0))))))
    (_type (_internal ~tip{5~downto~1}~13 0 20 (_array ~std_logic_vector{7~downto~0}~13 ((_downto (i 5)(i 1))))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(2(5))(2(d_4_0))(1))(_sensitivity(0))(_read(2(0))(2(d_5_1))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . stud 1 -1
  )
)
I 000049 55 2086          1557208069911 student2
(_unit VHDL (stud2 0 5 (student2 0 10 ))
  (_version v33)
  (_time 1557208069910 2019.05.07 08:47:49)
  (_source (\./src/stud2.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557158417469)
    (_use )
  )
  (_object
    (_port (_internal clock ~extSTD.STANDARD.BIT 0 6 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal O ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal tip 0 12 (_array ~std_logic_vector{7~downto~0}~13 ((_downto (i 5)(i 0))))))
    (_signal (_internal s tip 0 14 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))))))))
    (_type (_internal ~tip{4~downto~0}~13 0 20 (_array ~std_logic_vector{7~downto~0}~13 ((_downto (i 4)(i 0))))))
    (_type (_internal ~tip{5~downto~1}~13 0 20 (_array ~std_logic_vector{7~downto~0}~13 ((_downto (i 5)(i 1))))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(2(5))(2(d_4_0))(1))(_sensitivity(0))(_read(2(0))(2(d_5_1))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . student2 1 -1
  )
)
I 000049 55 2092          1557208196938 student2
(_unit VHDL (stud2 0 5 (student2 0 10 ))
  (_version v33)
  (_time 1557208196939 2019.05.07 08:49:56)
  (_source (\./src/stud2.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557158417469)
    (_use )
  )
  (_object
    (_port (_internal clock ~extSTD.STANDARD.BIT 0 6 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal O ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal tip 0 12 (_array ~std_logic_vector{7~downto~0}~13 ((_downto (i 5)(i 0))))))
    (_signal (_internal s tip 0 14 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))))))))
    (_type (_internal ~tip{5~downto~1}~13 0 20 (_array ~std_logic_vector{7~downto~0}~13 ((_downto (i 5)(i 1))))))
    (_type (_internal ~tip{4~downto~0}~13 0 20 (_array ~std_logic_vector{7~downto~0}~13 ((_downto (i 4)(i 0))))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(2(0))(2(d_5_1))(1))(_sensitivity(0))(_read(2(0))(2(5))(2(d_4_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . student2 1 -1
  )
)
I 000045 55 2082          1557208201070 stud
(_unit VHDL (stud1 0 5 (stud 0 10 ))
  (_version v33)
  (_time 1557208201070 2019.05.07 08:50:01)
  (_source (\./src/stud1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557158111589)
    (_use )
  )
  (_object
    (_port (_internal clk ~extSTD.STANDARD.BIT 0 6 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal O ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal tip 0 12 (_array ~std_logic_vector{7~downto~0}~13 ((_downto (i 5)(i 0))))))
    (_signal (_internal s tip 0 14 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))))))))
    (_type (_internal ~tip{5~downto~1}~13 0 20 (_array ~std_logic_vector{7~downto~0}~13 ((_downto (i 5)(i 1))))))
    (_type (_internal ~tip{4~downto~0}~13 0 20 (_array ~std_logic_vector{7~downto~0}~13 ((_downto (i 4)(i 0))))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(2(0))(2(d_5_1))(1))(_sensitivity(0))(_read(2(0))(2(5))(2(d_4_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . stud 1 -1
  )
)
I 000045 55 2082          1557208261580 stud
(_unit VHDL (stud1 0 5 (stud 0 10 ))
  (_version v33)
  (_time 1557208261580 2019.05.07 08:51:01)
  (_source (\./src/stud1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557158111589)
    (_use )
  )
  (_object
    (_port (_internal clk ~extSTD.STANDARD.BIT 0 6 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal O ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal tip 0 12 (_array ~std_logic_vector{7~downto~0}~13 ((_downto (i 5)(i 0))))))
    (_signal (_internal s tip 0 14 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))))))))
    (_type (_internal ~tip{5~downto~1}~13 0 21 (_array ~std_logic_vector{7~downto~0}~13 ((_downto (i 5)(i 1))))))
    (_type (_internal ~tip{4~downto~0}~13 0 21 (_array ~std_logic_vector{7~downto~0}~13 ((_downto (i 4)(i 0))))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(2(0))(2(d_5_1))(1))(_sensitivity(0))(_read(2(5))(2(d_4_0))(2(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . stud 1 -1
  )
)
I 000045 55 2082          1557208334631 stud
(_unit VHDL (stud1 0 5 (stud 0 10 ))
  (_version v33)
  (_time 1557208334630 2019.05.07 08:52:14)
  (_source (\./src/stud1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557158111589)
    (_use )
  )
  (_object
    (_port (_internal clk ~extSTD.STANDARD.BIT 0 6 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal O ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal tip 0 12 (_array ~std_logic_vector{7~downto~0}~13 ((_downto (i 5)(i 0))))))
    (_signal (_internal s tip 0 14 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))))))))
    (_type (_internal ~tip{5~downto~1}~13 0 20 (_array ~std_logic_vector{7~downto~0}~13 ((_downto (i 5)(i 1))))))
    (_type (_internal ~tip{4~downto~0}~13 0 20 (_array ~std_logic_vector{7~downto~0}~13 ((_downto (i 4)(i 0))))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(2(0))(2(d_5_1))(1))(_sensitivity(0))(_read(2(0))(2(5))(2(d_4_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . stud 1 -1
  )
)
I 000050 55 4498          1557209759912 generator
(_unit VHDL (generator 0 6 (generator 0 14 ))
  (_version v33)
  (_time 1557209759912 2019.05.07 09:15:59)
  (_source (\./src/data_generator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557209665999)
    (_use )
  )
  (_component
    (stud1
      (_object
        (_port (_internal clk ~extSTD.STANDARD.BIT 0 27 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~134 0 28 (_entity (_out ))))
      )
    )
    (stud2
      (_object
        (_port (_internal clock ~extSTD.STANDARD.BIT 0 32 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~136 0 33 (_entity (_out ))))
      )
    )
    (prg1
      (_object
        (_port (_internal clock ~extSTD.STANDARD.BIT 0 17 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~13 0 18 (_entity (_out ))))
      )
    )
    (prg2
      (_object
        (_port (_internal clock ~extSTD.STANDARD.BIT 0 22 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~132 0 23 (_entity (_out ))))
      )
    )
    (freq_div
      (_object
        (_port (_internal clock_in ~extSTD.STANDARD.BIT 0 43 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal clock_out ~extSTD.STANDARD.BIT 0 45 (_entity (_out ))))
      )
    )
  )
  (_instantiation L1 0 53 (_component stud1 )
    (_port
      ((clk)(system_clock))
      ((O)(s(0)))
    )
    (_use (_entity . stud1)
    )
  )
  (_instantiation L2 0 54 (_component stud2 )
    (_port
      ((clock)(system_clock))
      ((O)(s(1)))
    )
    (_use (_entity . stud2)
    )
  )
  (_instantiation L3 0 55 (_component prg1 )
    (_port
      ((clock)(system_clock))
      ((O)(s(2)))
    )
    (_use (_entity . prg1)
    )
  )
  (_instantiation L4 0 56 (_component prg2 )
    (_port
      ((clock)(system_clock))
      ((O)(s(3)))
    )
    (_use (_entity . prg2)
    )
  )
  (_instantiation L5 0 58 (_component freq_div )
    (_port
      ((clock_in)(system_clock))
      ((reset)(reset))
      ((clock_out)(data_clock))
    )
  )
  (_object
    (_port (_internal system_clock ~extSTD.STANDARD.BIT 0 7 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal control ~std_logic_vector{2~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal data ~std_logic_vector{7~downto~0}~12 0 10 (_entity (_out ))))
    (_port (_internal data_clock ~extSTD.STANDARD.BIT 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~132 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal tip 0 48 (_array ~std_logic_vector{7~downto~0}~138 ((_downto (i 3)(i 0))))))
    (_signal (_internal s tip 0 49 (_architecture (_uni ))))
    (_process
      (line__60(_architecture 0 0 60 (_process (_simple)(_target(3))(_sensitivity(1)(0)(2))(_read(5(3))(5(2))(5(1))(5(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 3 2 )
    (2 3 3 )
    (3 3 2 )
    (3 3 3 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . generator 1 -1
  )
)
I 000050 55 4918          1557210074411 generator
(_unit VHDL (generator 0 6 (generator 0 14 ))
  (_version v33)
  (_time 1557210074410 2019.05.07 09:21:14)
  (_source (\./src/data_generator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557209665999)
    (_use )
  )
  (_component
    (square_wave
      (_object
        (_port (_internal clock ~extSTD.STANDARD.BIT 0 17 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~13 0 18 (_entity (_out ))))
      )
    )
    (stud1
      (_object
        (_port (_internal clk ~extSTD.STANDARD.BIT 0 32 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~136 0 33 (_entity (_out ))))
      )
    )
    (stud2
      (_object
        (_port (_internal clock ~extSTD.STANDARD.BIT 0 37 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~138 0 38 (_entity (_out ))))
      )
    )
    (prg1
      (_object
        (_port (_internal clock ~extSTD.STANDARD.BIT 0 22 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~132 0 23 (_entity (_out ))))
      )
    )
    (prg2
      (_object
        (_port (_internal clock ~extSTD.STANDARD.BIT 0 27 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~134 0 28 (_entity (_out ))))
      )
    )
    (clk_div
      (_object
        (_port (_internal clock ~extSTD.STANDARD.BIT 0 42 (_entity (_in ))))
        (_port (_internal clk ~extSTD.STANDARD.BIT 0 43 (_entity (_out ))))
      )
    )
  )
  (_instantiation L0 0 50 (_component square_wave )
    (_port
      ((clock)(system_clock))
      ((O)(s(4)))
    )
    (_use (_entity . square_wave)
    )
  )
  (_instantiation L1 0 51 (_component stud1 )
    (_port
      ((clk)(system_clock))
      ((O)(s(0)))
    )
    (_use (_entity . stud1)
    )
  )
  (_instantiation L2 0 52 (_component stud2 )
    (_port
      ((clock)(system_clock))
      ((O)(s(1)))
    )
    (_use (_entity . stud2)
    )
  )
  (_instantiation L3 0 53 (_component prg1 )
    (_port
      ((clock)(system_clock))
      ((O)(s(2)))
    )
    (_use (_entity . prg1)
    )
  )
  (_instantiation L4 0 54 (_component prg2 )
    (_port
      ((clock)(system_clock))
      ((O)(s(3)))
    )
    (_use (_entity . prg2)
    )
  )
  (_instantiation L5 0 56 (_component clk_div )
    (_port
      ((clock)(system_clock))
      ((clk)(data_clock))
    )
    (_use (_entity . clk_div)
    )
  )
  (_object
    (_port (_internal system_clock ~extSTD.STANDARD.BIT 0 7 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal control ~std_logic_vector{2~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal data ~std_logic_vector{7~downto~0}~12 0 10 (_entity (_out ))))
    (_port (_internal data_clock ~extSTD.STANDARD.BIT 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~132 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal tip 0 46 (_array ~std_logic_vector{7~downto~0}~1310 ((_downto (i 4)(i 0))))))
    (_signal (_internal s tip 0 47 (_architecture (_uni ))))
    (_process
      (line__58(_architecture 0 0 58 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2))(_read(5(3))(5(2))(5(1))(5(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 3 2 )
    (2 3 3 )
    (3 3 2 )
    (3 3 3 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . generator 1 -1
  )
)
I 000050 55 4938          1557210188597 generator
(_unit VHDL (generator 0 6 (generator 0 14 ))
  (_version v33)
  (_time 1557210188596 2019.05.07 09:23:08)
  (_source (\./src/data_generator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557209665999)
    (_use )
  )
  (_component
    (square_wave
      (_object
        (_port (_internal clock ~extSTD.STANDARD.BIT 0 17 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~13 0 18 (_entity (_out ))))
      )
    )
    (stud1
      (_object
        (_port (_internal clk ~extSTD.STANDARD.BIT 0 32 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~136 0 33 (_entity (_out ))))
      )
    )
    (stud2
      (_object
        (_port (_internal clock ~extSTD.STANDARD.BIT 0 37 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~138 0 38 (_entity (_out ))))
      )
    )
    (prg1
      (_object
        (_port (_internal clock ~extSTD.STANDARD.BIT 0 22 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~132 0 23 (_entity (_out ))))
      )
    )
    (prg2
      (_object
        (_port (_internal clock ~extSTD.STANDARD.BIT 0 27 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~134 0 28 (_entity (_out ))))
      )
    )
    (clk_div
      (_object
        (_port (_internal clock ~extSTD.STANDARD.BIT 0 42 (_entity (_in ))))
        (_port (_internal clk ~extSTD.STANDARD.BIT 0 43 (_entity (_out ))))
      )
    )
  )
  (_instantiation L0 0 50 (_component square_wave )
    (_port
      ((clock)(system_clock))
      ((O)(s(4)))
    )
    (_use (_entity . square_wave)
    )
  )
  (_instantiation L1 0 51 (_component stud1 )
    (_port
      ((clk)(system_clock))
      ((O)(s(0)))
    )
    (_use (_entity . stud1)
    )
  )
  (_instantiation L2 0 52 (_component stud2 )
    (_port
      ((clock)(system_clock))
      ((O)(s(1)))
    )
    (_use (_entity . stud2)
    )
  )
  (_instantiation L3 0 53 (_component prg1 )
    (_port
      ((clock)(system_clock))
      ((O)(s(2)))
    )
    (_use (_entity . prg1)
    )
  )
  (_instantiation L4 0 54 (_component prg2 )
    (_port
      ((clock)(system_clock))
      ((O)(s(3)))
    )
    (_use (_entity . prg2)
    )
  )
  (_instantiation L5 0 56 (_component clk_div )
    (_port
      ((clock)(system_clock))
      ((clk)(data_clock))
    )
    (_use (_entity . clk_div)
    )
  )
  (_object
    (_port (_internal system_clock ~extSTD.STANDARD.BIT 0 7 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal control ~std_logic_vector{2~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal data ~std_logic_vector{7~downto~0}~12 0 10 (_entity (_out ))))
    (_port (_internal data_clock ~extSTD.STANDARD.BIT 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~132 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal tip 0 46 (_array ~std_logic_vector{7~downto~0}~1310 ((_downto (i 4)(i 0))))))
    (_signal (_internal s tip 0 47 (_architecture (_uni ))))
    (_process
      (line__58(_architecture 0 0 58 (_process (_simple)(_target(3))(_sensitivity(1)(2)(0))(_read(5(3))(5(2))(5(1))(5(0))(5(4))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 3 2 )
    (3 3 3 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . generator 1 -1
  )
)
I 000044 55 1028          1557213336858 div
(_unit VHDL (clk_div 0 4 (div 0 9 ))
  (_version v33)
  (_time 1557213336857 2019.05.07 10:15:36)
  (_source (\./src/clk_divider.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557163063041)
    (_use )
  )
  (_object
    (_port (_internal clock ~extSTD.STANDARD.BIT 0 5 (_entity (_in )(_event))))
    (_port (_internal clk ~extSTD.STANDARD.BIT 0 7 (_entity (_out ))))
    (_signal (_internal clk_signal ~extSTD.STANDARD.BIT 0 11 (_architecture (_uni ((i 0))))))
    (_variable (_internal count ~extSTD.STANDARD.INTEGER 0 15 (_process 0 ((i 0)))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(2))(_sensitivity(0))(_read(2)))))
      (line__26(_architecture 1 0 26 (_assignment (_simple)(_alias((clk)(clk_signal)))(_target(1))(_sensitivity(2)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . div 2 -1
  )
)
I 000047 55 3431          1557215066612 filter
(_unit VHDL (filter 0 4 (filter 0 13 ))
  (_version v33)
  (_time 1557215066611 2019.05.07 10:44:26)
  (_source (\./src/filter.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557215048324)
    (_use )
  )
  (_component
    (generator
      (_object
        (_port (_internal system_clock ~extSTD.STANDARD.BIT 0 16 (_entity (_in ))))
        (_port (_internal control ~std_logic_vector{2~downto~0}~13 0 17 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal data ~std_logic_vector{7~downto~0}~13 0 19 (_entity (_out ))))
        (_port (_internal data_clock ~extSTD.STANDARD.BIT 0 20 (_entity (_out ))))
      )
    )
  )
  (_instantiation L 0 30 (_component generator )
    (_port
      ((system_clock)(system_clock_signal))
      ((control)(control_signal))
      ((reset)(reset_signal))
      ((data)(data_signal))
      ((data_clock)(data_clock_signal))
    )
    (_use (_entity . generator)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal data ~std_logic_vector{7~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal data_clock ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_port (_internal system_clock ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal length ~std_logic_vector{2~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal average ~std_logic_vector{7~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal data_signal ~std_logic_vector{7~downto~0}~134 0 23 (_architecture (_uni ))))
    (_signal (_internal data_clock_signal ~extSTD.STANDARD.BIT 0 24 (_architecture (_uni ))))
    (_signal (_internal system_clock_signal ~extSTD.STANDARD.BIT 0 25 (_architecture (_uni ))))
    (_signal (_internal reset_signal ~extieee.std_logic_1164.std_logic 0 26 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~136 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal control_signal ~std_logic_vector{2~downto~0}~136 0 27 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
)
I 000047 55 6645          1557216006716 filter
(_unit VHDL (filter 0 4 (filter 0 13 ))
  (_version v33)
  (_time 1557216006715 2019.05.07 11:00:06)
  (_source (\./src/filter.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557215048324)
    (_use )
  )
  (_component
    (generator
      (_object
        (_port (_internal system_clock ~extSTD.STANDARD.BIT 0 16 (_entity (_in ))))
        (_port (_internal control ~std_logic_vector{2~downto~0}~13 0 17 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal data ~std_logic_vector{7~downto~0}~13 0 19 (_entity (_out ))))
        (_port (_internal data_clock ~extSTD.STANDARD.BIT 0 20 (_entity (_out ))))
      )
    )
    (sum
      (_object
        (_port (_internal data ~std_logic_vector{7~downto~0}~134 0 24 (_entity (_in ))))
        (_port (_internal clock ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
        (_port (_internal reset ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
        (_port (_internal Sum2 ~std_logic_vector{8~downto~0}~13 0 26 (_entity (_out ))))
        (_port (_internal Sum4 ~std_logic_vector{9~downto~0}~13 0 27 (_entity (_out ))))
        (_port (_internal Sum8 ~std_logic_vector{10~downto~0}~13 0 28 (_entity (_out ))))
        (_port (_internal Sum16 ~std_logic_vector{11~downto~0}~13 0 29 (_entity (_out ))))
      )
    )
  )
  (_instantiation G 0 47 (_component generator )
    (_port
      ((system_clock)(system_clock_signal))
      ((control)(control_signal))
      ((reset)(reset_signal))
      ((data)(data_signal))
      ((data_clock)(data_clock_signal))
    )
    (_use (_entity . generator)
    )
  )
  (_instantiation S 0 48 (_component sum )
    (_port
      ((data)(data_sum_signal))
      ((clock)(data_clock_signal))
      ((reset)(reset_signal_2))
      ((Sum2)(Sum2))
      ((Sum4)(Sum4))
      ((Sum8)(Sum8))
      ((Sum16)(Sum16))
    )
    (_use (_entity . sum)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal data ~std_logic_vector{7~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal data_clock ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_port (_internal system_clock ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal length ~std_logic_vector{2~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal average ~std_logic_vector{7~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal data_signal ~std_logic_vector{7~downto~0}~136 0 32 (_architecture (_uni ))))
    (_signal (_internal data_clock_signal ~extSTD.STANDARD.BIT 0 33 (_architecture (_uni )(_event))))
    (_signal (_internal system_clock_signal ~extSTD.STANDARD.BIT 0 34 (_architecture (_uni ))))
    (_signal (_internal reset_signal ~extieee.std_logic_1164.std_logic 0 35 (_architecture (_uni ))))
    (_signal (_internal reset_signal_2 ~extSTD.STANDARD.BIT 0 36 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~138 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal control_signal ~std_logic_vector{2~downto~0}~138 0 37 (_architecture (_uni ))))
    (_signal (_internal data_sum_signal ~std_logic_vector{7~downto~0}~136 0 38 (_architecture (_uni ))))
    (_signal (_internal average_signal ~std_logic_vector{7~downto~0}~136 0 40 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1310 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal Sum2 ~std_logic_vector{8~downto~0}~1310 0 41 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1312 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal Sum4 ~std_logic_vector{9~downto~0}~1312 0 42 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~1314 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal Sum8 ~std_logic_vector{10~downto~0}~1314 0 43 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1316 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal Sum16 ~std_logic_vector{11~downto~0}~1316 0 44 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8{6~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_process
      (filter(_architecture 0 0 50 (_process (_simple)(_target(13))(_sensitivity(7)(3)(4))(_read(13)(14(d_6_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 )
    (3 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . filter 1 -1
  )
)
I 000045 55 5497          1557245655426 disp
(_unit VHDL (display 0 6 (disp 0 14 ))
  (_version v33)
  (_time 1557245655430 2019.05.07 19:14:15)
  (_source (\./src/cica_afisare.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557245655390)
    (_use )
  )
  (_component
    (clk_div
      (_object
        (_port (_internal clock ~extSTD.STANDARD.BIT 0 23 (_entity (_in ))))
        (_port (_internal clk ~extSTD.STANDARD.BIT 0 24 (_entity (_out ))))
      )
    )
    (generator
      (_object
        (_port (_internal system_clock ~extSTD.STANDARD.BIT 0 28 (_entity (_in ))))
        (_port (_internal control ~std_logic_vector{2~downto~0}~13 0 29 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal data ~std_logic_vector{7~downto~0}~132 0 31 (_entity (_out ))))
        (_port (_internal data_clock ~extSTD.STANDARD.BIT 0 32 (_entity (_out ))))
      )
    )
  )
  (_instantiation label_1 0 36 (_component clk_div )
    (_port
      ((clock)(clock))
      ((clk)(clk_signal))
    )
    (_use (_entity . clk_div)
    )
  )
  (_instantiation label_2 0 37 (_component generator )
    (_port
      ((system_clock)(clock))
      ((control)(control))
      ((reset)(reset))
      ((data)(sig))
      ((data_clock)(s))
    )
    (_use (_entity . generator)
    )
  )
  (_object
    (_port (_internal clock ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal control ~std_logic_vector{2~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal anod ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal catod ~std_logic_vector{6~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal anod_signal ~std_logic_vector{1~downto~0}~13 0 16 (_architecture (_uni (_string \"10"\)))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal sig ~std_logic_vector{7~downto~0}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal clk_signal ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni )(_event))))
    (_signal (_internal s ~extSTD.STANDARD.BIT 0 20 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~132 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7{7~downto~4}~13 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{7{3~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__39(_architecture 0 0 39 (_process (_simple)(_target(5(0))(5(1)))(_sensitivity(7))(_read(5(1))(5(0))))))
      (line__48(_architecture 1 0 48 (_process (_simple)(_target(4))(_sensitivity(5)(6)))))
      (line__98(_architecture 2 0 98 (_assignment (_simple)(_alias((anod)(anod_signal)))(_target(3))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 2 2 3 2 2 2 )
    (3 3 2 2 2 2 2 )
    (3 3 3 2 2 3 2 )
    (3 2 2 2 2 3 2 )
    (2 3 3 2 2 2 2 )
    (2 3 3 3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 2 2 3 2 2 2 )
    (3 3 2 2 2 2 2 )
    (3 3 3 2 2 3 2 )
    (3 2 2 2 2 3 2 )
    (2 3 3 2 2 2 2 )
    (2 3 3 3 2 2 2 )
    (2 3 3 3 2 2 2 )
  )
  (_model . disp 3 -1
  )
)
I 000044 55 7577          1557247513473 sum
(_unit VHDL (sum 0 7 (sum 0 17 ))
  (_version v33)
  (_time 1557247513472 2019.05.07 19:45:13)
  (_source (\./src/sum.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557247513413)
    (_use )
  )
  (_component
    (adder
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 20 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~132 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal nr1 ~std_logic_vector{{n-1}~downto~0}~132 0 21 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~132~__1 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal nr2 ~std_logic_vector{{n-1}~downto~0}~132~__1 0 21 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal sum ~std_logic_vector{n~downto~0}~13 0 22 (_entity (_out ))))
      )
    )
  )
  (_generate L 0 48 (_for ~INTEGER~range~0~to~7~13 )
    (_instantiation ADD_8_i 0 49 (_component adder )
      (_generic
        ((n)((i 8)))
      )
      (_port
        ((nr1)(s(_index 7)))
        ((nr2)(s(_index 8)))
        ((sum)(t(_index 9)))
      )
      (_use (_entity . adder)
        (_generic
          ((n)((i 8)))
        )
        (_port
          ((nr1)(nr1))
          ((nr2)(nr2))
          ((sum)(sum))
        )
      )
    )
    (_object
      (_constant (_internal i ~INTEGER~range~0~to~7~13 0 48 (_architecture )))
      (_subprogram
      )
    )
  )
  (_generate M 0 55 (_for ~INTEGER~range~0~to~3~13 )
    (_instantiation ADD_9_i 0 56 (_component adder )
      (_generic
        ((n)((i 9)))
      )
      (_port
        ((nr1)(t(_index 10)))
        ((nr2)(t(_index 11)))
        ((sum)(p(_index 12)))
      )
      (_use (_entity . adder)
        (_generic
          ((n)((i 9)))
        )
        (_port
          ((nr1)(nr1))
          ((nr2)(nr2))
          ((sum)(sum))
        )
      )
    )
    (_object
      (_constant (_internal i ~INTEGER~range~0~to~3~13 0 55 (_architecture )))
      (_subprogram
      )
    )
  )
  (_generate n 0 62 (_for ~INTEGER~range~0~to~1~13 )
    (_instantiation ADD_10_i 0 63 (_component adder )
      (_generic
        ((n)((i 10)))
      )
      (_port
        ((nr1)(p(_index 13)))
        ((nr2)(p(_index 14)))
        ((sum)(r(_index 15)))
      )
      (_use (_entity . adder)
        (_generic
          ((n)((i 10)))
        )
        (_port
          ((nr1)(nr1))
          ((nr2)(nr2))
          ((sum)(sum))
        )
      )
    )
    (_object
      (_constant (_internal i ~INTEGER~range~0~to~1~13 0 62 (_architecture )))
      (_subprogram
      )
    )
  )
  (_instantiation C 0 69 (_component adder )
    (_generic
      ((n)((i 11)))
    )
    (_port
      ((nr1)(r(0)))
      ((nr2)(r(1)))
      ((sum)(Sum16))
    )
    (_use (_entity . adder)
      (_generic
        ((n)((i 11)))
      )
      (_port
        ((nr1)(nr1))
        ((nr2)(nr2))
        ((sum)(sum))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal data ~std_logic_vector{7~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal clock ~extSTD.STANDARD.BIT 0 9 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal Sum2 ~std_logic_vector{8~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Sum4 ~std_logic_vector{9~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_port (_internal Sum8 ~std_logic_vector{10~downto~0}~12 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal Sum16 ~std_logic_vector{11~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal tip_8 0 25 (_array ~std_logic_vector{7~downto~0}~13 ((_downto (i 15)(i 0))))))
    (_signal (_internal s tip_8 0 26 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal tip_9 0 28 (_array ~std_logic_vector{8~downto~0}~13 ((_downto (i 7)(i 0))))))
    (_signal (_internal t tip_9 0 29 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal tip_10 0 31 (_array ~std_logic_vector{9~downto~0}~13 ((_downto (i 3)(i 0))))))
    (_signal (_internal p tip_10 0 32 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal tip_11 0 34 (_array ~std_logic_vector{10~downto~0}~13 ((_downto (i 1)(i 0))))))
    (_signal (_internal r tip_11 0 35 (_architecture (_uni ))))
    (_type (_internal ~tip_8{15~downto~1}~13 0 43 (_array ~std_logic_vector{7~downto~0}~13 ((_downto (i 15)(i 1))))))
    (_type (_internal ~tip_8{14~downto~0}~13 0 43 (_array ~std_logic_vector{7~downto~0}~13 ((_downto (i 14)(i 0))))))
    (_type (_internal ~INTEGER~range~0~to~7~13 0 48 (_scalar (_to (i 0)(i 7)))))
    (_type (_internal ~INTEGER~range~0~to~3~13 0 55 (_scalar (_to (i 0)(i 3)))))
    (_type (_internal ~INTEGER~range~0~to~1~13 0 62 (_scalar (_to (i 0)(i 1)))))
    (_process
      (line__38(_architecture 0 0 38 (_process (_simple)(_target(7(0))(7(d_15_1))(7))(_sensitivity(1)(2))(_read(7(d_14_0))(0)))))
      (line__53(_architecture 1 0 53 (_assignment (_simple)(_alias((Sum2)(t(0))))(_target(3))(_sensitivity(8(0))))))
      (line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((Sum4)(p(0))))(_target(4))(_sensitivity(9(0))))))
      (line__67(_architecture 3 0 67 (_assignment (_simple)(_alias((Sum8)(r(0))))(_target(5))(_sensitivity(10(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . sum 16 -1
  )
)
I 000044 55 7577          1557247541064 sum
(_unit VHDL (sum 0 7 (sum 0 17 ))
  (_version v33)
  (_time 1557247541064 2019.05.07 19:45:41)
  (_source (\./src/sum.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557247513413)
    (_use )
  )
  (_component
    (adder
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 20 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~132 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal nr1 ~std_logic_vector{{n-1}~downto~0}~132 0 21 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~132~__1 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal nr2 ~std_logic_vector{{n-1}~downto~0}~132~__1 0 21 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal sum ~std_logic_vector{n~downto~0}~13 0 22 (_entity (_out ))))
      )
    )
  )
  (_generate L 0 48 (_for ~INTEGER~range~0~to~7~13 )
    (_instantiation ADD_8_i 0 49 (_component adder )
      (_generic
        ((n)((i 8)))
      )
      (_port
        ((nr1)(s(_index 7)))
        ((nr2)(s(_index 8)))
        ((sum)(t(_index 9)))
      )
      (_use (_entity . adder)
        (_generic
          ((n)((i 8)))
        )
        (_port
          ((nr1)(nr1))
          ((nr2)(nr2))
          ((sum)(sum))
        )
      )
    )
    (_object
      (_constant (_internal i ~INTEGER~range~0~to~7~13 0 48 (_architecture )))
      (_subprogram
      )
    )
  )
  (_generate M 0 55 (_for ~INTEGER~range~0~to~3~13 )
    (_instantiation ADD_9_i 0 56 (_component adder )
      (_generic
        ((n)((i 9)))
      )
      (_port
        ((nr1)(t(_index 10)))
        ((nr2)(t(_index 11)))
        ((sum)(p(_index 12)))
      )
      (_use (_entity . adder)
        (_generic
          ((n)((i 9)))
        )
        (_port
          ((nr1)(nr1))
          ((nr2)(nr2))
          ((sum)(sum))
        )
      )
    )
    (_object
      (_constant (_internal i ~INTEGER~range~0~to~3~13 0 55 (_architecture )))
      (_subprogram
      )
    )
  )
  (_generate n 0 62 (_for ~INTEGER~range~0~to~1~13 )
    (_instantiation ADD_10_i 0 63 (_component adder )
      (_generic
        ((n)((i 10)))
      )
      (_port
        ((nr1)(p(_index 13)))
        ((nr2)(p(_index 14)))
        ((sum)(r(_index 15)))
      )
      (_use (_entity . adder)
        (_generic
          ((n)((i 10)))
        )
        (_port
          ((nr1)(nr1))
          ((nr2)(nr2))
          ((sum)(sum))
        )
      )
    )
    (_object
      (_constant (_internal i ~INTEGER~range~0~to~1~13 0 62 (_architecture )))
      (_subprogram
      )
    )
  )
  (_instantiation C 0 69 (_component adder )
    (_generic
      ((n)((i 11)))
    )
    (_port
      ((nr1)(r(0)))
      ((nr2)(r(1)))
      ((sum)(Sum16))
    )
    (_use (_entity . adder)
      (_generic
        ((n)((i 11)))
      )
      (_port
        ((nr1)(nr1))
        ((nr2)(nr2))
        ((sum)(sum))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal data ~std_logic_vector{7~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal clock ~extSTD.STANDARD.BIT 0 9 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal Sum2 ~std_logic_vector{8~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Sum4 ~std_logic_vector{9~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_port (_internal Sum8 ~std_logic_vector{10~downto~0}~12 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal Sum16 ~std_logic_vector{11~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal tip_8 0 25 (_array ~std_logic_vector{7~downto~0}~13 ((_downto (i 15)(i 0))))))
    (_signal (_internal s tip_8 0 26 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal tip_9 0 28 (_array ~std_logic_vector{8~downto~0}~13 ((_downto (i 7)(i 0))))))
    (_signal (_internal t tip_9 0 29 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal tip_10 0 31 (_array ~std_logic_vector{9~downto~0}~13 ((_downto (i 3)(i 0))))))
    (_signal (_internal p tip_10 0 32 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal tip_11 0 34 (_array ~std_logic_vector{10~downto~0}~13 ((_downto (i 1)(i 0))))))
    (_signal (_internal r tip_11 0 35 (_architecture (_uni ))))
    (_type (_internal ~tip_8{15~downto~1}~13 0 43 (_array ~std_logic_vector{7~downto~0}~13 ((_downto (i 15)(i 1))))))
    (_type (_internal ~tip_8{14~downto~0}~13 0 43 (_array ~std_logic_vector{7~downto~0}~13 ((_downto (i 14)(i 0))))))
    (_type (_internal ~INTEGER~range~0~to~7~13 0 48 (_scalar (_to (i 0)(i 7)))))
    (_type (_internal ~INTEGER~range~0~to~3~13 0 55 (_scalar (_to (i 0)(i 3)))))
    (_type (_internal ~INTEGER~range~0~to~1~13 0 62 (_scalar (_to (i 0)(i 1)))))
    (_process
      (line__38(_architecture 0 0 38 (_process (_simple)(_target(7(0))(7(d_15_1))(7))(_sensitivity(2)(1))(_read(7(d_14_0))(0)))))
      (line__53(_architecture 1 0 53 (_assignment (_simple)(_alias((Sum2)(t(0))))(_target(3))(_sensitivity(8(0))))))
      (line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((Sum4)(p(0))))(_target(4))(_sensitivity(9(0))))))
      (line__67(_architecture 3 0 67 (_assignment (_simple)(_alias((Sum8)(r(0))))(_target(5))(_sensitivity(10(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . sum 16 -1
  )
)
I 000044 55 8933          1557247544703 avg
(_unit VHDL (avg 0 7 (avg 0 16 ))
  (_version v33)
  (_time 1557247544704 2019.05.07 19:45:44)
  (_source (\./src/average.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557247409840)
    (_use )
  )
  (_component
    (square_wave
      (_object
        (_port (_internal clock ~extSTD.STANDARD.BIT 0 33 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~134 0 34 (_entity (_out ))))
      )
    )
    (stud1
      (_object
        (_port (_internal clk ~extSTD.STANDARD.BIT 0 48 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~1310 0 49 (_entity (_out ))))
      )
    )
    (stud2
      (_object
        (_port (_internal clock ~extSTD.STANDARD.BIT 0 53 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~1312 0 54 (_entity (_out ))))
      )
    )
    (prg1
      (_object
        (_port (_internal clock ~extSTD.STANDARD.BIT 0 38 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~136 0 39 (_entity (_out ))))
      )
    )
    (prg2
      (_object
        (_port (_internal clock ~extSTD.STANDARD.BIT 0 43 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~138 0 44 (_entity (_out ))))
      )
    )
    (clk_div
      (_object
        (_port (_internal clock ~extSTD.STANDARD.BIT 0 58 (_entity (_in ))))
        (_port (_internal clk ~extSTD.STANDARD.BIT 0 59 (_entity (_out ))))
      )
    )
    (sum
      (_object
        (_port (_internal data ~std_logic_vector{7~downto~0}~1314 0 63 (_entity (_in ))))
        (_port (_internal clock ~extSTD.STANDARD.BIT 0 64 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 65 (_entity (_in ))))
        (_port (_internal Sum2 ~std_logic_vector{8~downto~0}~13 0 66 (_entity (_out ))))
        (_port (_internal Sum4 ~std_logic_vector{9~downto~0}~13 0 67 (_entity (_out ))))
        (_port (_internal Sum8 ~std_logic_vector{10~downto~0}~13 0 68 (_entity (_out ))))
        (_port (_internal Sum16 ~std_logic_vector{11~downto~0}~13 0 69 (_entity (_out ))))
      )
    )
  )
  (_instantiation L0 0 81 (_component square_wave )
    (_port
      ((clock)(system_clock))
      ((O)(s(4)))
    )
    (_use (_entity . square_wave)
    )
  )
  (_instantiation L1 0 82 (_component stud1 )
    (_port
      ((clk)(system_clock))
      ((O)(s(0)))
    )
    (_use (_entity . stud1)
    )
  )
  (_instantiation L2 0 83 (_component stud2 )
    (_port
      ((clock)(system_clock))
      ((O)(s(1)))
    )
    (_use (_entity . stud2)
    )
  )
  (_instantiation L3 0 84 (_component prg1 )
    (_port
      ((clock)(system_clock))
      ((O)(s(2)))
    )
    (_use (_entity . prg1)
    )
  )
  (_instantiation L4 0 85 (_component prg2 )
    (_port
      ((clock)(system_clock))
      ((O)(s(3)))
    )
    (_use (_entity . prg2)
    )
  )
  (_instantiation L5 0 87 (_component clk_div )
    (_port
      ((clock)(system_clock))
      ((clk)(data_clock))
    )
    (_use (_entity . clk_div)
    )
  )
  (_instantiation L6 0 165 (_component sum )
    (_port
      ((data)(data))
      ((clock)(data_clock))
      ((reset)(reset_filter))
      ((Sum2)(sum_2))
      ((Sum4)(sum_4))
      ((Sum8)(sum_8))
      ((Sum16)(sum_16))
    )
    (_use (_entity . sum)
    )
  )
  (_object
    (_port (_internal reset_generator ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal reset_filter ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal system_clock ~extSTD.STANDARD.BIT 0 10 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal control ~std_logic_vector{2~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal length ~std_logic_vector{2~downto~0}~122 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal average ~std_logic_vector{7~downto~0}~12 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal data ~std_logic_vector{7~downto~0}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal data_clock ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni )(_event))))
    (_signal (_internal avrg ~std_logic_vector{7~downto~0}~13 0 20 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1316 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal sum_2 ~std_logic_vector{8~downto~0}~1316 0 72 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1318 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal sum_4 ~std_logic_vector{9~downto~0}~1318 0 73 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~1320 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal sum_8 ~std_logic_vector{10~downto~0}~1320 0 74 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1322 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal sum_16 ~std_logic_vector{11~downto~0}~1322 0 75 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1324 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal tip 0 77 (_array ~std_logic_vector{7~downto~0}~1324 ((_downto (i 4)(i 0))))))
    (_signal (_internal s tip 0 78 (_architecture (_uni ))))
    (_type (_internal ~BIT_VECTOR{11~downto~0}~13 0 169 (_array ~extSTD.STANDARD.BIT ((_downto (i 11)(i 0))))))
    (_variable (_internal v ~BIT_VECTOR{11~downto~0}~13 0 169 (_process 1 )))
    (_type (_internal ~BIT_VECTOR{11{7~downto~0}~13 0 205 (_array ~extSTD.STANDARD.BIT ((_downto (i 7)(i 0))))))
    (_process
      (Generator(_architecture 0 0 89 (_process (_simple)(_target(6))(_sensitivity(3)(0)(2))(_read(13(3))(13(2))(13(1))(13(0))(13(4))))))
      (Filter(_architecture 1 0 167 (_process (_simple)(_target(6)(8)(5))(_sensitivity(7)(3)(1)(4))(_read(8)(9)(10)(11)(12)(13(3))(13(2))(13(1))(13(0))(13(4))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 3 2 )
    (3 3 3 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 3 2 )
    (3 3 3 )
    (2 2 2 2 2 2 2 2 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
    (0 0 0 )
    (0 0 )
    (0 )
    (0 0 0 0 0 0 0 0 0 0 0 0 )
  )
  (_model . avg 2 -1
  )
)
I 000044 55 1028          1557247686154 div
(_unit VHDL (clk_div 0 4 (div 0 9 ))
  (_version v33)
  (_time 1557247686154 2019.05.07 19:48:06)
  (_source (\./src/clk_divider.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557163063041)
    (_use )
  )
  (_object
    (_port (_internal clock ~extSTD.STANDARD.BIT 0 5 (_entity (_in )(_event))))
    (_port (_internal clk ~extSTD.STANDARD.BIT 0 7 (_entity (_out ))))
    (_signal (_internal clk_signal ~extSTD.STANDARD.BIT 0 11 (_architecture (_uni ((i 0))))))
    (_variable (_internal count ~extSTD.STANDARD.INTEGER 0 15 (_process 0 ((i 0)))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(2))(_sensitivity(0))(_read(2)))))
      (line__26(_architecture 1 0 26 (_assignment (_simple)(_alias((clk)(clk_signal)))(_target(1))(_sensitivity(2)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . div 2 -1
  )
)
I 000044 55 8774          1557248207073 avg
(_unit VHDL (avg 0 7 (avg 0 16 ))
  (_version v33)
  (_time 1557248207072 2019.05.07 19:56:47)
  (_source (\./src/average.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557247409840)
    (_use )
  )
  (_component
    (square_wave
      (_object
        (_port (_internal clock ~extSTD.STANDARD.BIT 0 33 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~134 0 34 (_entity (_out ))))
      )
    )
    (stud1
      (_object
        (_port (_internal clk ~extSTD.STANDARD.BIT 0 48 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~1310 0 49 (_entity (_out ))))
      )
    )
    (stud2
      (_object
        (_port (_internal clock ~extSTD.STANDARD.BIT 0 53 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~1312 0 54 (_entity (_out ))))
      )
    )
    (prg1
      (_object
        (_port (_internal clock ~extSTD.STANDARD.BIT 0 38 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~136 0 39 (_entity (_out ))))
      )
    )
    (prg2
      (_object
        (_port (_internal clock ~extSTD.STANDARD.BIT 0 43 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~138 0 44 (_entity (_out ))))
      )
    )
    (clk_div
      (_object
        (_port (_internal clock ~extSTD.STANDARD.BIT 0 58 (_entity (_in ))))
        (_port (_internal clk ~extSTD.STANDARD.BIT 0 59 (_entity (_out ))))
      )
    )
    (sum
      (_object
        (_port (_internal data ~std_logic_vector{7~downto~0}~1314 0 63 (_entity (_in ))))
        (_port (_internal clock ~extSTD.STANDARD.BIT 0 64 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 65 (_entity (_in ))))
        (_port (_internal Sum2 ~std_logic_vector{8~downto~0}~13 0 66 (_entity (_out ))))
        (_port (_internal Sum4 ~std_logic_vector{9~downto~0}~13 0 67 (_entity (_out ))))
        (_port (_internal Sum8 ~std_logic_vector{10~downto~0}~13 0 68 (_entity (_out ))))
        (_port (_internal Sum16 ~std_logic_vector{11~downto~0}~13 0 69 (_entity (_out ))))
      )
    )
  )
  (_instantiation L0 0 81 (_component square_wave )
    (_port
      ((clock)(system_clock))
      ((O)(s(4)))
    )
    (_use (_entity . square_wave)
    )
  )
  (_instantiation L1 0 82 (_component stud1 )
    (_port
      ((clk)(system_clock))
      ((O)(s(0)))
    )
    (_use (_entity . stud1)
    )
  )
  (_instantiation L2 0 83 (_component stud2 )
    (_port
      ((clock)(system_clock))
      ((O)(s(1)))
    )
    (_use (_entity . stud2)
    )
  )
  (_instantiation L3 0 84 (_component prg1 )
    (_port
      ((clock)(system_clock))
      ((O)(s(2)))
    )
    (_use (_entity . prg1)
    )
  )
  (_instantiation L4 0 85 (_component prg2 )
    (_port
      ((clock)(system_clock))
      ((O)(s(3)))
    )
    (_use (_entity . prg2)
    )
  )
  (_instantiation L5 0 87 (_component clk_div )
    (_port
      ((clock)(system_clock))
      ((clk)(data_clock))
    )
    (_use (_entity . clk_div)
    )
  )
  (_instantiation L6 0 165 (_component sum )
    (_port
      ((data)(data))
      ((clock)(data_clock))
      ((reset)(reset_filter))
      ((Sum2)(sum_2))
      ((Sum4)(sum_4))
      ((Sum8)(sum_8))
      ((Sum16)(sum_16))
    )
    (_use (_entity . sum)
    )
  )
  (_object
    (_port (_internal reset_generator ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal reset_filter ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal system_clock ~extSTD.STANDARD.BIT 0 10 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal control ~std_logic_vector{2~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal length ~std_logic_vector{2~downto~0}~122 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal average ~std_logic_vector{7~downto~0}~12 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal data ~std_logic_vector{7~downto~0}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal data_clock ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni )(_event))))
    (_signal (_internal avrg ~std_logic_vector{7~downto~0}~13 0 20 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1316 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal sum_2 ~std_logic_vector{8~downto~0}~1316 0 72 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1318 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal sum_4 ~std_logic_vector{9~downto~0}~1318 0 73 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~1320 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal sum_8 ~std_logic_vector{10~downto~0}~1320 0 74 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1322 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal sum_16 ~std_logic_vector{11~downto~0}~1322 0 75 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1324 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal tip 0 77 (_array ~std_logic_vector{7~downto~0}~1324 ((_downto (i 4)(i 0))))))
    (_signal (_internal s tip 0 78 (_architecture (_uni ))))
    (_type (_internal ~BIT_VECTOR{11~downto~0}~13 0 169 (_array ~extSTD.STANDARD.BIT ((_downto (i 11)(i 0))))))
    (_variable (_internal v ~BIT_VECTOR{11~downto~0}~13 0 169 (_process 1 )))
    (_type (_internal ~BIT_VECTOR{11{7~downto~0}~13 0 205 (_array ~extSTD.STANDARD.BIT ((_downto (i 7)(i 0))))))
    (_process
      (Generator(_architecture 0 0 89 (_process (_simple)(_target(6))(_sensitivity(2)(0)(3))(_read(13(3))(13(2))(13(1))(13(0))(13(4))))))
      (Filter(_architecture 1 0 167 (_process (_simple)(_target(8)(5))(_sensitivity(7)(1)(4))(_read(8)(9)(10)(11)(12)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 3 2 )
    (3 3 3 )
    (2 2 2 2 2 2 2 2 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
    (0 0 0 )
    (0 0 )
    (0 )
    (0 0 0 0 0 0 0 0 0 0 0 0 )
  )
  (_model . avg 2 -1
  )
)
I 000044 55 8768          1557249237098 avg
(_unit VHDL (avg 0 7 (avg 0 16 ))
  (_version v33)
  (_time 1557249237098 2019.05.07 20:13:57)
  (_source (\./src/average.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557247409840)
    (_use )
  )
  (_component
    (square_wave
      (_object
        (_port (_internal clock ~extSTD.STANDARD.BIT 0 33 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~134 0 34 (_entity (_out ))))
      )
    )
    (stud1
      (_object
        (_port (_internal clk ~extSTD.STANDARD.BIT 0 48 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~1310 0 49 (_entity (_out ))))
      )
    )
    (stud2
      (_object
        (_port (_internal clock ~extSTD.STANDARD.BIT 0 53 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~1312 0 54 (_entity (_out ))))
      )
    )
    (prg1
      (_object
        (_port (_internal clock ~extSTD.STANDARD.BIT 0 38 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~136 0 39 (_entity (_out ))))
      )
    )
    (prg2
      (_object
        (_port (_internal clock ~extSTD.STANDARD.BIT 0 43 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~138 0 44 (_entity (_out ))))
      )
    )
    (clk_div
      (_object
        (_port (_internal clock ~extSTD.STANDARD.BIT 0 58 (_entity (_in ))))
        (_port (_internal clk ~extSTD.STANDARD.BIT 0 59 (_entity (_out ))))
      )
    )
    (sum
      (_object
        (_port (_internal data ~std_logic_vector{7~downto~0}~1314 0 63 (_entity (_in ))))
        (_port (_internal clock ~extSTD.STANDARD.BIT 0 64 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 65 (_entity (_in ))))
        (_port (_internal Sum2 ~std_logic_vector{8~downto~0}~13 0 66 (_entity (_out ))))
        (_port (_internal Sum4 ~std_logic_vector{9~downto~0}~13 0 67 (_entity (_out ))))
        (_port (_internal Sum8 ~std_logic_vector{10~downto~0}~13 0 68 (_entity (_out ))))
        (_port (_internal Sum16 ~std_logic_vector{11~downto~0}~13 0 69 (_entity (_out ))))
      )
    )
  )
  (_instantiation L0 0 81 (_component square_wave )
    (_port
      ((clock)(system_clock))
      ((O)(s(4)))
    )
    (_use (_entity . square_wave)
    )
  )
  (_instantiation L1 0 82 (_component stud1 )
    (_port
      ((clk)(system_clock))
      ((O)(s(0)))
    )
    (_use (_entity . stud1)
    )
  )
  (_instantiation L2 0 83 (_component stud2 )
    (_port
      ((clock)(system_clock))
      ((O)(s(1)))
    )
    (_use (_entity . stud2)
    )
  )
  (_instantiation L3 0 84 (_component prg1 )
    (_port
      ((clock)(system_clock))
      ((O)(s(2)))
    )
    (_use (_entity . prg1)
    )
  )
  (_instantiation L4 0 85 (_component prg2 )
    (_port
      ((clock)(system_clock))
      ((O)(s(3)))
    )
    (_use (_entity . prg2)
    )
  )
  (_instantiation L5 0 87 (_component clk_div )
    (_port
      ((clock)(system_clock))
      ((clk)(data_clock))
    )
    (_use (_entity . clk_div)
    )
  )
  (_instantiation L6 0 165 (_component sum )
    (_port
      ((data)(data))
      ((clock)(system_clock))
      ((reset)(reset_filter))
      ((Sum2)(sum_2))
      ((Sum4)(sum_4))
      ((Sum8)(sum_8))
      ((Sum16)(sum_16))
    )
    (_use (_entity . sum)
    )
  )
  (_object
    (_port (_internal reset_generator ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal reset_filter ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal system_clock ~extSTD.STANDARD.BIT 0 10 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal control ~std_logic_vector{2~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal length ~std_logic_vector{2~downto~0}~122 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal average ~std_logic_vector{7~downto~0}~12 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal data ~std_logic_vector{7~downto~0}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal data_clock ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ))))
    (_signal (_internal avrg ~std_logic_vector{7~downto~0}~13 0 20 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1316 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal sum_2 ~std_logic_vector{8~downto~0}~1316 0 72 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1318 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal sum_4 ~std_logic_vector{9~downto~0}~1318 0 73 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~1320 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal sum_8 ~std_logic_vector{10~downto~0}~1320 0 74 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1322 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal sum_16 ~std_logic_vector{11~downto~0}~1322 0 75 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1324 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal tip 0 77 (_array ~std_logic_vector{7~downto~0}~1324 ((_downto (i 4)(i 0))))))
    (_signal (_internal s tip 0 78 (_architecture (_uni ))))
    (_type (_internal ~BIT_VECTOR{11~downto~0}~13 0 169 (_array ~extSTD.STANDARD.BIT ((_downto (i 11)(i 0))))))
    (_variable (_internal v ~BIT_VECTOR{11~downto~0}~13 0 169 (_process 1 )))
    (_type (_internal ~BIT_VECTOR{11{7~downto~0}~13 0 205 (_array ~extSTD.STANDARD.BIT ((_downto (i 7)(i 0))))))
    (_process
      (Generator(_architecture 0 0 89 (_process (_simple)(_target(6))(_sensitivity(3)(0)(2))(_read(13(3))(13(2))(13(1))(13(0))(13(4))))))
      (Filter(_architecture 1 0 167 (_process (_simple)(_target(8)(5))(_sensitivity(1)(2))(_read(8)(9)(10)(11)(12)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 3 2 )
    (3 3 3 )
    (2 2 2 2 2 2 2 2 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
    (0 0 0 )
    (0 0 )
    (0 )
    (0 0 0 0 0 0 0 0 0 0 0 0 )
  )
  (_model . avg 2 -1
  )
)
I 000044 55 8768          1557249244915 avg
(_unit VHDL (avg 0 7 (avg 0 16 ))
  (_version v33)
  (_time 1557249244914 2019.05.07 20:14:04)
  (_source (\./src/average.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557247409840)
    (_use )
  )
  (_component
    (square_wave
      (_object
        (_port (_internal clock ~extSTD.STANDARD.BIT 0 33 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~134 0 34 (_entity (_out ))))
      )
    )
    (stud1
      (_object
        (_port (_internal clk ~extSTD.STANDARD.BIT 0 48 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~1310 0 49 (_entity (_out ))))
      )
    )
    (stud2
      (_object
        (_port (_internal clock ~extSTD.STANDARD.BIT 0 53 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~1312 0 54 (_entity (_out ))))
      )
    )
    (prg1
      (_object
        (_port (_internal clock ~extSTD.STANDARD.BIT 0 38 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~136 0 39 (_entity (_out ))))
      )
    )
    (prg2
      (_object
        (_port (_internal clock ~extSTD.STANDARD.BIT 0 43 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~138 0 44 (_entity (_out ))))
      )
    )
    (clk_div
      (_object
        (_port (_internal clock ~extSTD.STANDARD.BIT 0 58 (_entity (_in ))))
        (_port (_internal clk ~extSTD.STANDARD.BIT 0 59 (_entity (_out ))))
      )
    )
    (sum
      (_object
        (_port (_internal data ~std_logic_vector{7~downto~0}~1314 0 63 (_entity (_in ))))
        (_port (_internal clock ~extSTD.STANDARD.BIT 0 64 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 65 (_entity (_in ))))
        (_port (_internal Sum2 ~std_logic_vector{8~downto~0}~13 0 66 (_entity (_out ))))
        (_port (_internal Sum4 ~std_logic_vector{9~downto~0}~13 0 67 (_entity (_out ))))
        (_port (_internal Sum8 ~std_logic_vector{10~downto~0}~13 0 68 (_entity (_out ))))
        (_port (_internal Sum16 ~std_logic_vector{11~downto~0}~13 0 69 (_entity (_out ))))
      )
    )
  )
  (_instantiation L0 0 81 (_component square_wave )
    (_port
      ((clock)(system_clock))
      ((O)(s(4)))
    )
    (_use (_entity . square_wave)
    )
  )
  (_instantiation L1 0 82 (_component stud1 )
    (_port
      ((clk)(system_clock))
      ((O)(s(0)))
    )
    (_use (_entity . stud1)
    )
  )
  (_instantiation L2 0 83 (_component stud2 )
    (_port
      ((clock)(system_clock))
      ((O)(s(1)))
    )
    (_use (_entity . stud2)
    )
  )
  (_instantiation L3 0 84 (_component prg1 )
    (_port
      ((clock)(system_clock))
      ((O)(s(2)))
    )
    (_use (_entity . prg1)
    )
  )
  (_instantiation L4 0 85 (_component prg2 )
    (_port
      ((clock)(system_clock))
      ((O)(s(3)))
    )
    (_use (_entity . prg2)
    )
  )
  (_instantiation L5 0 87 (_component clk_div )
    (_port
      ((clock)(system_clock))
      ((clk)(data_clock))
    )
    (_use (_entity . clk_div)
    )
  )
  (_instantiation L6 0 165 (_component sum )
    (_port
      ((data)(data))
      ((clock)(system_clock))
      ((reset)(reset_filter))
      ((Sum2)(sum_2))
      ((Sum4)(sum_4))
      ((Sum8)(sum_8))
      ((Sum16)(sum_16))
    )
    (_use (_entity . sum)
    )
  )
  (_object
    (_port (_internal reset_generator ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal reset_filter ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal system_clock ~extSTD.STANDARD.BIT 0 10 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal control ~std_logic_vector{2~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal length ~std_logic_vector{2~downto~0}~122 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal average ~std_logic_vector{7~downto~0}~12 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal data ~std_logic_vector{7~downto~0}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal data_clock ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ))))
    (_signal (_internal avrg ~std_logic_vector{7~downto~0}~13 0 20 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1316 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal sum_2 ~std_logic_vector{8~downto~0}~1316 0 72 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1318 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal sum_4 ~std_logic_vector{9~downto~0}~1318 0 73 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~1320 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal sum_8 ~std_logic_vector{10~downto~0}~1320 0 74 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1322 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal sum_16 ~std_logic_vector{11~downto~0}~1322 0 75 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1324 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal tip 0 77 (_array ~std_logic_vector{7~downto~0}~1324 ((_downto (i 4)(i 0))))))
    (_signal (_internal s tip 0 78 (_architecture (_uni ))))
    (_type (_internal ~BIT_VECTOR{11~downto~0}~13 0 169 (_array ~extSTD.STANDARD.BIT ((_downto (i 11)(i 0))))))
    (_variable (_internal v ~BIT_VECTOR{11~downto~0}~13 0 169 (_process 1 )))
    (_type (_internal ~BIT_VECTOR{11{7~downto~0}~13 0 205 (_array ~extSTD.STANDARD.BIT ((_downto (i 7)(i 0))))))
    (_process
      (Generator(_architecture 0 0 89 (_process (_simple)(_target(6))(_sensitivity(3)(0)(2))(_read(13(3))(13(2))(13(1))(13(0))(13(4))))))
      (Filter(_architecture 1 0 167 (_process (_simple)(_target(8)(5))(_sensitivity(1)(2))(_read(8)(9)(10)(11)(12)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 3 2 )
    (3 3 3 )
    (2 2 2 2 2 2 2 2 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
    (0 0 0 )
    (0 0 )
    (0 )
    (0 0 0 0 0 0 0 0 0 0 0 0 )
  )
  (_model . avg 2 -1
  )
)
I 000044 55 8903          1557251764649 avg
(_unit VHDL (avg 0 7 (avg 0 16 ))
  (_version v33)
  (_time 1557251764646 2019.05.07 20:56:04)
  (_source (\./src/average.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557247409840)
    (_use )
  )
  (_component
    (square_wave
      (_object
        (_port (_internal clock ~extSTD.STANDARD.BIT 0 33 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~134 0 34 (_entity (_out ))))
      )
    )
    (stud1
      (_object
        (_port (_internal clk ~extSTD.STANDARD.BIT 0 48 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~1310 0 49 (_entity (_out ))))
      )
    )
    (stud2
      (_object
        (_port (_internal clock ~extSTD.STANDARD.BIT 0 53 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~1312 0 54 (_entity (_out ))))
      )
    )
    (prg1
      (_object
        (_port (_internal clock ~extSTD.STANDARD.BIT 0 38 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~136 0 39 (_entity (_out ))))
      )
    )
    (prg2
      (_object
        (_port (_internal clock ~extSTD.STANDARD.BIT 0 43 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~138 0 44 (_entity (_out ))))
      )
    )
    (clk_div
      (_object
        (_port (_internal clock ~extSTD.STANDARD.BIT 0 58 (_entity (_in ))))
        (_port (_internal clk ~extSTD.STANDARD.BIT 0 59 (_entity (_out ))))
      )
    )
    (sum
      (_object
        (_port (_internal data ~std_logic_vector{7~downto~0}~1314 0 63 (_entity (_in ))))
        (_port (_internal clock ~extSTD.STANDARD.BIT 0 64 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 65 (_entity (_in ))))
        (_port (_internal Sum2 ~std_logic_vector{8~downto~0}~13 0 66 (_entity (_out ))))
        (_port (_internal Sum4 ~std_logic_vector{9~downto~0}~13 0 67 (_entity (_out ))))
        (_port (_internal Sum8 ~std_logic_vector{10~downto~0}~13 0 68 (_entity (_out ))))
        (_port (_internal Sum16 ~std_logic_vector{11~downto~0}~13 0 69 (_entity (_out ))))
      )
    )
  )
  (_instantiation L0 0 81 (_component square_wave )
    (_port
      ((clock)(system_clock))
      ((O)(s(4)))
    )
    (_use (_entity . square_wave)
    )
  )
  (_instantiation L1 0 82 (_component stud1 )
    (_port
      ((clk)(system_clock))
      ((O)(s(0)))
    )
    (_use (_entity . stud1)
    )
  )
  (_instantiation L2 0 83 (_component stud2 )
    (_port
      ((clock)(system_clock))
      ((O)(s(1)))
    )
    (_use (_entity . stud2)
    )
  )
  (_instantiation L3 0 84 (_component prg1 )
    (_port
      ((clock)(system_clock))
      ((O)(s(2)))
    )
    (_use (_entity . prg1)
    )
  )
  (_instantiation L4 0 85 (_component prg2 )
    (_port
      ((clock)(system_clock))
      ((O)(s(3)))
    )
    (_use (_entity . prg2)
    )
  )
  (_instantiation L5 0 87 (_component clk_div )
    (_port
      ((clock)(system_clock))
      ((clk)(data_clock))
    )
    (_use (_entity . clk_div)
    )
  )
  (_instantiation L6 0 165 (_component sum )
    (_port
      ((data)(data))
      ((clock)(system_clock))
      ((reset)(reset_filter))
      ((Sum2)(sum_2))
      ((Sum4)(sum_4))
      ((Sum8)(sum_8))
      ((Sum16)(sum_16))
    )
    (_use (_entity . sum)
    )
  )
  (_object
    (_port (_internal reset_generator ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal reset_filter ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal system_clock ~extSTD.STANDARD.BIT 0 10 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal control ~std_logic_vector{2~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal length ~std_logic_vector{2~downto~0}~122 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal average ~std_logic_vector{7~downto~0}~12 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal data ~std_logic_vector{7~downto~0}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal data_clock ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ))))
    (_signal (_internal avrg ~std_logic_vector{7~downto~0}~13 0 20 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1316 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal sum_2 ~std_logic_vector{8~downto~0}~1316 0 72 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1318 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal sum_4 ~std_logic_vector{9~downto~0}~1318 0 73 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~1320 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal sum_8 ~std_logic_vector{10~downto~0}~1320 0 74 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1322 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal sum_16 ~std_logic_vector{11~downto~0}~1322 0 75 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1324 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal tip 0 77 (_array ~std_logic_vector{7~downto~0}~1324 ((_downto (i 4)(i 0))))))
    (_signal (_internal s tip 0 78 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8{8~downto~1}~13 0 187 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 1))))))
    (_type (_internal ~std_logic_vector{9{9~downto~2}~13 0 192 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 2))))))
    (_type (_internal ~std_logic_vector{10{10~downto~3}~13 0 197 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 3))))))
    (_type (_internal ~std_logic_vector{11{11~downto~4}~13 0 202 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 4))))))
    (_process
      (Generator(_architecture 0 0 89 (_process (_simple)(_target(6))(_sensitivity(3)(2)(0))(_read(13(3))(13(2))(13(1))(13(0))(13(4))))))
      (Filter(_architecture 1 0 167 (_process (_simple)(_target(8)(5))(_sensitivity(1)(2))(_read(8)(9(d_8_1))(10(d_9_2))(11(d_10_3))(12(d_11_4))(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 3 2 )
    (3 3 3 )
    (2 2 2 2 2 2 2 2 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . avg 2 -1
  )
)
I 000044 55 8884          1557251785690 avg
(_unit VHDL (avg 0 7 (avg 0 16 ))
  (_version v33)
  (_time 1557251785689 2019.05.07 20:56:25)
  (_source (\./src/average.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557251785675)
    (_use )
  )
  (_component
    (square_wave
      (_object
        (_port (_internal clock ~extSTD.STANDARD.BIT 0 33 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~134 0 34 (_entity (_out ))))
      )
    )
    (stud1
      (_object
        (_port (_internal clk ~extSTD.STANDARD.BIT 0 48 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~1310 0 49 (_entity (_out ))))
      )
    )
    (stud2
      (_object
        (_port (_internal clock ~extSTD.STANDARD.BIT 0 53 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~1312 0 54 (_entity (_out ))))
      )
    )
    (prg1
      (_object
        (_port (_internal clock ~extSTD.STANDARD.BIT 0 38 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~136 0 39 (_entity (_out ))))
      )
    )
    (prg2
      (_object
        (_port (_internal clock ~extSTD.STANDARD.BIT 0 43 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~138 0 44 (_entity (_out ))))
      )
    )
    (clk_div
      (_object
        (_port (_internal clock ~extSTD.STANDARD.BIT 0 58 (_entity (_in ))))
        (_port (_internal clk ~extSTD.STANDARD.BIT 0 59 (_entity (_out ))))
      )
    )
    (sum
      (_object
        (_port (_internal data ~std_logic_vector{7~downto~0}~1314 0 63 (_entity (_in ))))
        (_port (_internal clock ~extSTD.STANDARD.BIT 0 64 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 65 (_entity (_in ))))
        (_port (_internal Sum2 ~std_logic_vector{8~downto~0}~13 0 66 (_entity (_out ))))
        (_port (_internal Sum4 ~std_logic_vector{9~downto~0}~13 0 67 (_entity (_out ))))
        (_port (_internal Sum8 ~std_logic_vector{10~downto~0}~13 0 68 (_entity (_out ))))
        (_port (_internal Sum16 ~std_logic_vector{11~downto~0}~13 0 69 (_entity (_out ))))
      )
    )
  )
  (_instantiation L0 0 81 (_component square_wave )
    (_port
      ((clock)(system_clock))
      ((O)(s(4)))
    )
    (_use (_entity . square_wave)
    )
  )
  (_instantiation L1 0 82 (_component stud1 )
    (_port
      ((clk)(system_clock))
      ((O)(s(0)))
    )
    (_use (_entity . stud1)
    )
  )
  (_instantiation L2 0 83 (_component stud2 )
    (_port
      ((clock)(system_clock))
      ((O)(s(1)))
    )
    (_use (_entity . stud2)
    )
  )
  (_instantiation L3 0 84 (_component prg1 )
    (_port
      ((clock)(system_clock))
      ((O)(s(2)))
    )
    (_use (_entity . prg1)
    )
  )
  (_instantiation L4 0 85 (_component prg2 )
    (_port
      ((clock)(system_clock))
      ((O)(s(3)))
    )
    (_use (_entity . prg2)
    )
  )
  (_instantiation L5 0 87 (_component clk_div )
    (_port
      ((clock)(system_clock))
      ((clk)(data_clock))
    )
    (_use (_entity . clk_div)
    )
  )
  (_instantiation L6 0 165 (_component sum )
    (_port
      ((data)(data))
      ((clock)(system_clock))
      ((reset)(reset_filter))
      ((Sum2)(sum_2))
      ((Sum4)(sum_4))
      ((Sum8)(sum_8))
      ((Sum16)(sum_16))
    )
    (_use (_entity . sum)
    )
  )
  (_object
    (_port (_internal reset_generator ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal reset_filter ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal system_clock ~extSTD.STANDARD.BIT 0 10 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal control ~std_logic_vector{2~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal length ~std_logic_vector{2~downto~0}~122 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal average ~std_logic_vector{7~downto~0}~12 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal data ~std_logic_vector{7~downto~0}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal data_clock ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ))))
    (_signal (_internal avrg ~std_logic_vector{7~downto~0}~13 0 20 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1316 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal sum_2 ~std_logic_vector{8~downto~0}~1316 0 72 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1318 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal sum_4 ~std_logic_vector{9~downto~0}~1318 0 73 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~1320 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal sum_8 ~std_logic_vector{10~downto~0}~1320 0 74 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1322 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal sum_16 ~std_logic_vector{11~downto~0}~1322 0 75 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1324 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal tip 0 77 (_array ~std_logic_vector{7~downto~0}~1324 ((_downto (i 4)(i 0))))))
    (_signal (_internal s tip 0 78 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8{8~downto~1}~13 0 187 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 1))))))
    (_type (_internal ~std_logic_vector{9{9~downto~2}~13 0 192 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 2))))))
    (_type (_internal ~std_logic_vector{10{10~downto~3}~13 0 197 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 3))))))
    (_type (_internal ~std_logic_vector{11{11~downto~4}~13 0 202 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 4))))))
    (_process
      (Generator(_architecture 0 0 89 (_process (_simple)(_target(6))(_sensitivity(3)(0)(2))(_read(13(3))(13(2))(13(1))(13(0))(13(4))))))
      (Filter(_architecture 1 0 167 (_process (_simple)(_target(8)(5))(_sensitivity(2)(1))(_read(8)(9(d_8_1))(10(d_9_2))(11(d_10_3))(12(d_11_4))(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 3 2 )
    (3 3 3 )
    (2 2 2 2 2 2 2 2 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . avg 2 -1
  )
)
I 000044 55 8884          1557251793679 avg
(_unit VHDL (avg 0 7 (avg 0 15 ))
  (_version v33)
  (_time 1557251793678 2019.05.07 20:56:33)
  (_source (\./src/average.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557251785675)
    (_use )
  )
  (_component
    (square_wave
      (_object
        (_port (_internal clock ~extSTD.STANDARD.BIT 0 32 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~134 0 33 (_entity (_out ))))
      )
    )
    (stud1
      (_object
        (_port (_internal clk ~extSTD.STANDARD.BIT 0 47 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~1310 0 48 (_entity (_out ))))
      )
    )
    (stud2
      (_object
        (_port (_internal clock ~extSTD.STANDARD.BIT 0 52 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~1312 0 53 (_entity (_out ))))
      )
    )
    (prg1
      (_object
        (_port (_internal clock ~extSTD.STANDARD.BIT 0 37 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~136 0 38 (_entity (_out ))))
      )
    )
    (prg2
      (_object
        (_port (_internal clock ~extSTD.STANDARD.BIT 0 42 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~138 0 43 (_entity (_out ))))
      )
    )
    (clk_div
      (_object
        (_port (_internal clock ~extSTD.STANDARD.BIT 0 57 (_entity (_in ))))
        (_port (_internal clk ~extSTD.STANDARD.BIT 0 58 (_entity (_out ))))
      )
    )
    (sum
      (_object
        (_port (_internal data ~std_logic_vector{7~downto~0}~1314 0 62 (_entity (_in ))))
        (_port (_internal clock ~extSTD.STANDARD.BIT 0 63 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 64 (_entity (_in ))))
        (_port (_internal Sum2 ~std_logic_vector{8~downto~0}~13 0 65 (_entity (_out ))))
        (_port (_internal Sum4 ~std_logic_vector{9~downto~0}~13 0 66 (_entity (_out ))))
        (_port (_internal Sum8 ~std_logic_vector{10~downto~0}~13 0 67 (_entity (_out ))))
        (_port (_internal Sum16 ~std_logic_vector{11~downto~0}~13 0 68 (_entity (_out ))))
      )
    )
  )
  (_instantiation L0 0 80 (_component square_wave )
    (_port
      ((clock)(system_clock))
      ((O)(s(4)))
    )
    (_use (_entity . square_wave)
    )
  )
  (_instantiation L1 0 81 (_component stud1 )
    (_port
      ((clk)(system_clock))
      ((O)(s(0)))
    )
    (_use (_entity . stud1)
    )
  )
  (_instantiation L2 0 82 (_component stud2 )
    (_port
      ((clock)(system_clock))
      ((O)(s(1)))
    )
    (_use (_entity . stud2)
    )
  )
  (_instantiation L3 0 83 (_component prg1 )
    (_port
      ((clock)(system_clock))
      ((O)(s(2)))
    )
    (_use (_entity . prg1)
    )
  )
  (_instantiation L4 0 84 (_component prg2 )
    (_port
      ((clock)(system_clock))
      ((O)(s(3)))
    )
    (_use (_entity . prg2)
    )
  )
  (_instantiation L5 0 86 (_component clk_div )
    (_port
      ((clock)(system_clock))
      ((clk)(data_clock))
    )
    (_use (_entity . clk_div)
    )
  )
  (_instantiation L6 0 164 (_component sum )
    (_port
      ((data)(data))
      ((clock)(system_clock))
      ((reset)(reset_filter))
      ((Sum2)(sum_2))
      ((Sum4)(sum_4))
      ((Sum8)(sum_8))
      ((Sum16)(sum_16))
    )
    (_use (_entity . sum)
    )
  )
  (_object
    (_port (_internal reset_generator ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal reset_filter ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal system_clock ~extSTD.STANDARD.BIT 0 10 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal control ~std_logic_vector{2~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal length ~std_logic_vector{2~downto~0}~122 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal average ~std_logic_vector{7~downto~0}~12 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal data ~std_logic_vector{7~downto~0}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal data_clock ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
    (_signal (_internal avrg ~std_logic_vector{7~downto~0}~13 0 19 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1316 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal sum_2 ~std_logic_vector{8~downto~0}~1316 0 71 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1318 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal sum_4 ~std_logic_vector{9~downto~0}~1318 0 72 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~1320 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal sum_8 ~std_logic_vector{10~downto~0}~1320 0 73 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1322 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal sum_16 ~std_logic_vector{11~downto~0}~1322 0 74 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1324 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal tip 0 76 (_array ~std_logic_vector{7~downto~0}~1324 ((_downto (i 4)(i 0))))))
    (_signal (_internal s tip 0 77 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8{8~downto~1}~13 0 186 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 1))))))
    (_type (_internal ~std_logic_vector{9{9~downto~2}~13 0 191 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 2))))))
    (_type (_internal ~std_logic_vector{10{10~downto~3}~13 0 196 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 3))))))
    (_type (_internal ~std_logic_vector{11{11~downto~4}~13 0 201 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 4))))))
    (_process
      (Generator(_architecture 0 0 88 (_process (_simple)(_target(6))(_sensitivity(3)(0)(2))(_read(13(3))(13(2))(13(1))(13(0))(13(4))))))
      (Filter(_architecture 1 0 166 (_process (_simple)(_target(8)(5))(_sensitivity(1)(2))(_read(8)(9(d_8_1))(10(d_9_2))(11(d_10_3))(12(d_11_4))(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 3 2 )
    (3 3 3 )
    (2 2 2 2 2 2 2 2 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . avg 2 -1
  )
)
I 000044 55 8882          1557251956681 avg
(_unit VHDL (avg 0 7 (avg 0 15 ))
  (_version v33)
  (_time 1557251956678 2019.05.07 20:59:16)
  (_source (\./src/average.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557251785675)
    (_use )
  )
  (_component
    (square_wave
      (_object
        (_port (_internal clock ~extSTD.STANDARD.BIT 0 22 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~134 0 23 (_entity (_out ))))
      )
    )
    (stud1
      (_object
        (_port (_internal clk ~extSTD.STANDARD.BIT 0 37 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~1310 0 38 (_entity (_out ))))
      )
    )
    (stud2
      (_object
        (_port (_internal clock ~extSTD.STANDARD.BIT 0 42 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~1312 0 43 (_entity (_out ))))
      )
    )
    (prg1
      (_object
        (_port (_internal clock ~extSTD.STANDARD.BIT 0 27 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~136 0 28 (_entity (_out ))))
      )
    )
    (prg2
      (_object
        (_port (_internal clock ~extSTD.STANDARD.BIT 0 32 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~138 0 33 (_entity (_out ))))
      )
    )
    (clk_div
      (_object
        (_port (_internal clock ~extSTD.STANDARD.BIT 0 47 (_entity (_in ))))
        (_port (_internal clk ~extSTD.STANDARD.BIT 0 48 (_entity (_out ))))
      )
    )
    (sum
      (_object
        (_port (_internal data ~std_logic_vector{7~downto~0}~1314 0 52 (_entity (_in ))))
        (_port (_internal clock ~extSTD.STANDARD.BIT 0 53 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal Sum2 ~std_logic_vector{8~downto~0}~13 0 55 (_entity (_out ))))
        (_port (_internal Sum4 ~std_logic_vector{9~downto~0}~13 0 56 (_entity (_out ))))
        (_port (_internal Sum8 ~std_logic_vector{10~downto~0}~13 0 57 (_entity (_out ))))
        (_port (_internal Sum16 ~std_logic_vector{11~downto~0}~13 0 58 (_entity (_out ))))
      )
    )
  )
  (_instantiation L0 0 70 (_component square_wave )
    (_port
      ((clock)(system_clock))
      ((O)(s(4)))
    )
    (_use (_entity . square_wave)
    )
  )
  (_instantiation L1 0 71 (_component stud1 )
    (_port
      ((clk)(system_clock))
      ((O)(s(0)))
    )
    (_use (_entity . stud1)
    )
  )
  (_instantiation L2 0 72 (_component stud2 )
    (_port
      ((clock)(system_clock))
      ((O)(s(1)))
    )
    (_use (_entity . stud2)
    )
  )
  (_instantiation L3 0 73 (_component prg1 )
    (_port
      ((clock)(system_clock))
      ((O)(s(2)))
    )
    (_use (_entity . prg1)
    )
  )
  (_instantiation L4 0 74 (_component prg2 )
    (_port
      ((clock)(system_clock))
      ((O)(s(3)))
    )
    (_use (_entity . prg2)
    )
  )
  (_instantiation L5 0 76 (_component clk_div )
    (_port
      ((clock)(system_clock))
      ((clk)(data_clock))
    )
    (_use (_entity . clk_div)
    )
  )
  (_instantiation L6 0 94 (_component sum )
    (_port
      ((data)(data))
      ((clock)(system_clock))
      ((reset)(reset_filter))
      ((Sum2)(sum_2))
      ((Sum4)(sum_4))
      ((Sum8)(sum_8))
      ((Sum16)(sum_16))
    )
    (_use (_entity . sum)
    )
  )
  (_object
    (_port (_internal reset_generator ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal reset_filter ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal system_clock ~extSTD.STANDARD.BIT 0 10 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal control ~std_logic_vector{2~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal length ~std_logic_vector{2~downto~0}~122 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal average ~std_logic_vector{7~downto~0}~12 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal data ~std_logic_vector{7~downto~0}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal data_clock ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
    (_signal (_internal avrg ~std_logic_vector{7~downto~0}~13 0 19 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1316 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal sum_2 ~std_logic_vector{8~downto~0}~1316 0 61 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1318 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal sum_4 ~std_logic_vector{9~downto~0}~1318 0 62 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~1320 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal sum_8 ~std_logic_vector{10~downto~0}~1320 0 63 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal sum_16 ~std_logic_vector{11~downto~0}~1322 0 64 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1324 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal tip 0 66 (_array ~std_logic_vector{7~downto~0}~1324 ((_downto (i 4)(i 0))))))
    (_signal (_internal s tip 0 67 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8{8~downto~1}~13 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 1))))))
    (_type (_internal ~std_logic_vector{9{9~downto~2}~13 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 2))))))
    (_type (_internal ~std_logic_vector{10{10~downto~3}~13 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 3))))))
    (_type (_internal ~std_logic_vector{11{11~downto~4}~13 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 4))))))
    (_process
      (Generator(_architecture 0 0 78 (_process (_simple)(_target(6))(_sensitivity(3)(2)(0))(_read(13(3))(13(2))(13(1))(13(0))(13(4))))))
      (Filter(_architecture 1 0 96 (_process (_simple)(_target(8)(5))(_sensitivity(2)(1))(_read(8)(9(d_8_1))(10(d_9_2))(11(d_10_3))(12(d_11_4))(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 3 2 )
    (3 3 3 )
    (2 2 2 2 2 2 2 2 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . avg 2 -1
  )
)
I 000044 55 8999          1557252981662 avg
(_unit VHDL (avg 0 7 (avg 0 15 ))
  (_version v33)
  (_time 1557252981659 2019.05.07 21:16:21)
  (_source (\./src/average.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557251785675)
    (_use )
  )
  (_component
    (square_wave
      (_object
        (_port (_internal clock ~extSTD.STANDARD.BIT 0 22 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~134 0 23 (_entity (_out ))))
      )
    )
    (stud1
      (_object
        (_port (_internal clk ~extSTD.STANDARD.BIT 0 37 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~1310 0 38 (_entity (_out ))))
      )
    )
    (stud2
      (_object
        (_port (_internal clock ~extSTD.STANDARD.BIT 0 42 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~1312 0 43 (_entity (_out ))))
      )
    )
    (prg1
      (_object
        (_port (_internal clock ~extSTD.STANDARD.BIT 0 27 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~136 0 28 (_entity (_out ))))
      )
    )
    (prg2
      (_object
        (_port (_internal clock ~extSTD.STANDARD.BIT 0 32 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~138 0 33 (_entity (_out ))))
      )
    )
    (clk_div
      (_object
        (_port (_internal clock ~extSTD.STANDARD.BIT 0 47 (_entity (_in ))))
        (_port (_internal clk ~extSTD.STANDARD.BIT 0 48 (_entity (_out ))))
      )
    )
    (sum
      (_object
        (_port (_internal data ~std_logic_vector{7~downto~0}~1314 0 52 (_entity (_in ))))
        (_port (_internal clock ~extSTD.STANDARD.BIT 0 53 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal Sum2 ~std_logic_vector{8~downto~0}~13 0 55 (_entity (_out ))))
        (_port (_internal Sum4 ~std_logic_vector{9~downto~0}~13 0 56 (_entity (_out ))))
        (_port (_internal Sum8 ~std_logic_vector{10~downto~0}~13 0 57 (_entity (_out ))))
        (_port (_internal Sum16 ~std_logic_vector{11~downto~0}~13 0 58 (_entity (_out ))))
      )
    )
  )
  (_instantiation L0 0 70 (_component square_wave )
    (_port
      ((clock)(system_clock))
      ((O)(s(4)))
    )
    (_use (_entity . square_wave)
    )
  )
  (_instantiation L1 0 71 (_component stud1 )
    (_port
      ((clk)(system_clock))
      ((O)(s(0)))
    )
    (_use (_entity . stud1)
    )
  )
  (_instantiation L2 0 72 (_component stud2 )
    (_port
      ((clock)(system_clock))
      ((O)(s(1)))
    )
    (_use (_entity . stud2)
    )
  )
  (_instantiation L3 0 73 (_component prg1 )
    (_port
      ((clock)(system_clock))
      ((O)(s(2)))
    )
    (_use (_entity . prg1)
    )
  )
  (_instantiation L4 0 74 (_component prg2 )
    (_port
      ((clock)(system_clock))
      ((O)(s(3)))
    )
    (_use (_entity . prg2)
    )
  )
  (_instantiation L5 0 76 (_component clk_div )
    (_port
      ((clock)(system_clock))
      ((clk)(data_clock))
    )
    (_use (_entity . clk_div)
    )
  )
  (_instantiation L6 0 94 (_component sum )
    (_port
      ((data)(data))
      ((clock)(system_clock))
      ((reset)(reset_filter))
      ((Sum2)(sum_2))
      ((Sum4)(sum_4))
      ((Sum8)(sum_8))
      ((Sum16)(sum_16))
    )
    (_use (_entity . sum)
    )
  )
  (_object
    (_port (_internal reset_generator ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal reset_filter ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal system_clock ~extSTD.STANDARD.BIT 0 10 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal control ~std_logic_vector{2~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal length ~std_logic_vector{2~downto~0}~122 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal average ~std_logic_vector{7~downto~0}~12 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal data ~std_logic_vector{7~downto~0}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal data_clock ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
    (_signal (_internal avrg ~std_logic_vector{7~downto~0}~13 0 19 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1316 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal sum_2 ~std_logic_vector{8~downto~0}~1316 0 61 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1318 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal sum_4 ~std_logic_vector{9~downto~0}~1318 0 62 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~1320 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal sum_8 ~std_logic_vector{10~downto~0}~1320 0 63 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal sum_16 ~std_logic_vector{11~downto~0}~1322 0 64 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1324 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal tip 0 66 (_array ~std_logic_vector{7~downto~0}~1324 ((_downto (i 4)(i 0))))))
    (_signal (_internal s tip 0 67 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8{8~downto~1}~13 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 1))))))
    (_type (_internal ~std_logic_vector{9{9~downto~2}~13 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 2))))))
    (_type (_internal ~std_logic_vector{10{10~downto~3}~13 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 3))))))
    (_type (_internal ~std_logic_vector{11{11~downto~4}~13 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 4))))))
    (_process
      (Generator(_architecture 0 0 78 (_process (_simple)(_target(6))(_sensitivity(2)(0)(3))(_read(13(3))(13(2))(13(1))(13(0))(13(4))))))
      (Filter(_architecture 1 0 96 (_process (_simple)(_target(8))(_sensitivity(1)(2))(_read(8)(9(d_8_1))(10(d_9_2))(11(d_10_3))(12(d_11_4))(4)))))
      (line__122(_architecture 2 0 122 (_assignment (_simple)(_alias((average)(avrg)))(_target(5))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 3 2 )
    (3 3 3 )
    (2 2 2 2 2 2 2 2 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . avg 3 -1
  )
)
I 000044 55 8805          1557291922027 avg
(_unit VHDL (avg 0 7 (avg 0 15 ))
  (_version v33)
  (_time 1557291922026 2019.05.08 08:05:22)
  (_source (\./src/average.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557251785675)
    (_use )
  )
  (_component
    (square_wave
      (_object
        (_port (_internal clock ~extSTD.STANDARD.BIT 0 21 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~134 0 22 (_entity (_out ))))
      )
    )
    (stud1
      (_object
        (_port (_internal clk ~extSTD.STANDARD.BIT 0 36 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~1310 0 37 (_entity (_out ))))
      )
    )
    (stud2
      (_object
        (_port (_internal clock ~extSTD.STANDARD.BIT 0 41 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~1312 0 42 (_entity (_out ))))
      )
    )
    (prg1
      (_object
        (_port (_internal clock ~extSTD.STANDARD.BIT 0 26 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~136 0 27 (_entity (_out ))))
      )
    )
    (prg2
      (_object
        (_port (_internal clock ~extSTD.STANDARD.BIT 0 31 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~138 0 32 (_entity (_out ))))
      )
    )
    (clk_div
      (_object
        (_port (_internal clock ~extSTD.STANDARD.BIT 0 46 (_entity (_in ))))
        (_port (_internal clk ~extSTD.STANDARD.BIT 0 47 (_entity (_out ))))
      )
    )
    (sum
      (_object
        (_port (_internal data ~std_logic_vector{7~downto~0}~1314 0 51 (_entity (_in ))))
        (_port (_internal clock ~extSTD.STANDARD.BIT 0 52 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal Sum2 ~std_logic_vector{8~downto~0}~13 0 54 (_entity (_out ))))
        (_port (_internal Sum4 ~std_logic_vector{9~downto~0}~13 0 55 (_entity (_out ))))
        (_port (_internal Sum8 ~std_logic_vector{10~downto~0}~13 0 56 (_entity (_out ))))
        (_port (_internal Sum16 ~std_logic_vector{11~downto~0}~13 0 57 (_entity (_out ))))
      )
    )
  )
  (_instantiation L0 0 69 (_component square_wave )
    (_port
      ((clock)(system_clock))
      ((O)(s(4)))
    )
    (_use (_entity . square_wave)
    )
  )
  (_instantiation L1 0 70 (_component stud1 )
    (_port
      ((clk)(system_clock))
      ((O)(s(0)))
    )
    (_use (_entity . stud1)
    )
  )
  (_instantiation L2 0 71 (_component stud2 )
    (_port
      ((clock)(system_clock))
      ((O)(s(1)))
    )
    (_use (_entity . stud2)
    )
  )
  (_instantiation L3 0 72 (_component prg1 )
    (_port
      ((clock)(system_clock))
      ((O)(s(2)))
    )
    (_use (_entity . prg1)
    )
  )
  (_instantiation L4 0 73 (_component prg2 )
    (_port
      ((clock)(system_clock))
      ((O)(s(3)))
    )
    (_use (_entity . prg2)
    )
  )
  (_instantiation L5 0 75 (_component clk_div )
    (_port
      ((clock)(system_clock))
      ((clk)(data_clock))
    )
    (_use (_entity . clk_div)
    )
  )
  (_instantiation L6 0 93 (_component sum )
    (_port
      ((data)(data))
      ((clock)(system_clock))
      ((reset)(reset_filter))
      ((Sum2)(sum_2))
      ((Sum4)(sum_4))
      ((Sum8)(sum_8))
      ((Sum16)(sum_16))
    )
    (_use (_entity . sum)
    )
  )
  (_object
    (_port (_internal reset_generator ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal reset_filter ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal system_clock ~extSTD.STANDARD.BIT 0 10 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal control ~std_logic_vector{2~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal length ~std_logic_vector{2~downto~0}~122 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal average ~std_logic_vector{7~downto~0}~12 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal data ~std_logic_vector{7~downto~0}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal data_clock ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1316 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal sum_2 ~std_logic_vector{8~downto~0}~1316 0 60 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1318 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal sum_4 ~std_logic_vector{9~downto~0}~1318 0 61 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~1320 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal sum_8 ~std_logic_vector{10~downto~0}~1320 0 62 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1322 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal sum_16 ~std_logic_vector{11~downto~0}~1322 0 63 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal tip 0 65 (_array ~std_logic_vector{7~downto~0}~1324 ((_downto (i 4)(i 0))))))
    (_signal (_internal s tip 0 66 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8{8~downto~1}~13 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 1))))))
    (_type (_internal ~std_logic_vector{9{9~downto~2}~13 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 2))))))
    (_type (_internal ~std_logic_vector{10{10~downto~3}~13 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 3))))))
    (_type (_internal ~std_logic_vector{11{11~downto~4}~13 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 4))))))
    (_process
      (Generator(_architecture 0 0 77 (_process (_simple)(_target(6))(_sensitivity(3)(0)(2))(_read(12(3))(12(2))(12(1))(12(0))(12(4))))))
      (Filter(_architecture 1 0 95 (_process (_simple)(_target(5))(_sensitivity(1)(2))(_read(8(d_8_1))(9(d_9_2))(10(d_10_3))(11(d_11_4))(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 3 2 )
    (3 3 3 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 3 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . avg 2 -1
  )
)
I 000044 55 8785          1557292168382 avg
(_unit VHDL (avg 0 6 (avg 0 15 ))
  (_version v33)
  (_time 1557292168381 2019.05.08 08:09:28)
  (_source (\./src/average.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557292168354)
    (_use )
  )
  (_component
    (square_wave
      (_object
        (_port (_internal clock ~extSTD.STANDARD.BIT 0 21 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~134 0 22 (_entity (_out ))))
      )
    )
    (stud1
      (_object
        (_port (_internal clk ~extSTD.STANDARD.BIT 0 36 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~1310 0 37 (_entity (_out ))))
      )
    )
    (stud2
      (_object
        (_port (_internal clock ~extSTD.STANDARD.BIT 0 41 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~1312 0 42 (_entity (_out ))))
      )
    )
    (prg1
      (_object
        (_port (_internal clock ~extSTD.STANDARD.BIT 0 26 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~136 0 27 (_entity (_out ))))
      )
    )
    (prg2
      (_object
        (_port (_internal clock ~extSTD.STANDARD.BIT 0 31 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~138 0 32 (_entity (_out ))))
      )
    )
    (clk_div
      (_object
        (_port (_internal clock ~extSTD.STANDARD.BIT 0 46 (_entity (_in ))))
        (_port (_internal clk ~extSTD.STANDARD.BIT 0 47 (_entity (_out ))))
      )
    )
    (sum
      (_object
        (_port (_internal data ~std_logic_vector{7~downto~0}~1314 0 51 (_entity (_in ))))
        (_port (_internal clock ~extSTD.STANDARD.BIT 0 52 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal Sum2 ~std_logic_vector{8~downto~0}~13 0 54 (_entity (_out ))))
        (_port (_internal Sum4 ~std_logic_vector{9~downto~0}~13 0 55 (_entity (_out ))))
        (_port (_internal Sum8 ~std_logic_vector{10~downto~0}~13 0 56 (_entity (_out ))))
        (_port (_internal Sum16 ~std_logic_vector{11~downto~0}~13 0 57 (_entity (_out ))))
      )
    )
  )
  (_instantiation L0 0 69 (_component square_wave )
    (_port
      ((clock)(system_clock))
      ((O)(s(4)))
    )
    (_use (_entity . square_wave)
    )
  )
  (_instantiation L1 0 70 (_component stud1 )
    (_port
      ((clk)(system_clock))
      ((O)(s(0)))
    )
    (_use (_entity . stud1)
    )
  )
  (_instantiation L2 0 71 (_component stud2 )
    (_port
      ((clock)(system_clock))
      ((O)(s(1)))
    )
    (_use (_entity . stud2)
    )
  )
  (_instantiation L3 0 72 (_component prg1 )
    (_port
      ((clock)(system_clock))
      ((O)(s(2)))
    )
    (_use (_entity . prg1)
    )
  )
  (_instantiation L4 0 73 (_component prg2 )
    (_port
      ((clock)(system_clock))
      ((O)(s(3)))
    )
    (_use (_entity . prg2)
    )
  )
  (_instantiation L5 0 75 (_component clk_div )
    (_port
      ((clock)(system_clock))
      ((clk)(data_clock))
    )
    (_use (_entity . clk_div)
    )
  )
  (_instantiation L6 0 93 (_component sum )
    (_port
      ((data)(data))
      ((clock)(system_clock))
      ((reset)(reset_filter))
      ((Sum2)(sum_2))
      ((Sum4)(sum_4))
      ((Sum8)(sum_8))
      ((Sum16)(sum_16))
    )
    (_use (_entity . sum)
    )
  )
  (_object
    (_port (_internal reset_generator ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset_filter ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal system_clock ~extSTD.STANDARD.BIT 0 9 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal control ~std_logic_vector{2~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal length ~std_logic_vector{2~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal average ~std_logic_vector{7~downto~0}~12 0 12 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal data ~std_logic_vector{7~downto~0}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal data_clock ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1316 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal sum_2 ~std_logic_vector{8~downto~0}~1316 0 60 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1318 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal sum_4 ~std_logic_vector{9~downto~0}~1318 0 61 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~1320 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal sum_8 ~std_logic_vector{10~downto~0}~1320 0 62 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1322 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal sum_16 ~std_logic_vector{11~downto~0}~1322 0 63 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal tip 0 65 (_array ~std_logic_vector{7~downto~0}~1324 ((_downto (i 4)(i 0))))))
    (_signal (_internal s tip 0 66 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8{8~downto~1}~13 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 1))))))
    (_type (_internal ~std_logic_vector{9{9~downto~2}~13 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 2))))))
    (_type (_internal ~std_logic_vector{10{10~downto~3}~13 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 3))))))
    (_type (_internal ~std_logic_vector{11{11~downto~4}~13 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 4))))))
    (_process
      (Generator(_architecture 0 0 77 (_process (_simple)(_target(6))(_sensitivity(3)(2)(0))(_read(12(3))(12(2))(12(1))(12(0))(12(4))))))
      (Filter(_architecture 1 0 95 (_process (_simple)(_target(5))(_sensitivity(2)(1))(_read(8(d_8_1))(9(d_9_2))(10(d_10_3))(11(d_11_4))(5)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 3 2 )
    (3 3 3 )
    (2 2 2 2 2 2 2 2 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . avg 2 -1
  )
)
I 000044 55 8998          1557292204624 avg
(_unit VHDL (avg 0 6 (avg 0 15 ))
  (_version v33)
  (_time 1557292204623 2019.05.08 08:10:04)
  (_source (\./src/average.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557292204598)
    (_use )
  )
  (_component
    (square_wave
      (_object
        (_port (_internal clock ~extSTD.STANDARD.BIT 0 22 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~134 0 23 (_entity (_out ))))
      )
    )
    (stud1
      (_object
        (_port (_internal clk ~extSTD.STANDARD.BIT 0 37 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~1310 0 38 (_entity (_out ))))
      )
    )
    (stud2
      (_object
        (_port (_internal clock ~extSTD.STANDARD.BIT 0 42 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~1312 0 43 (_entity (_out ))))
      )
    )
    (prg1
      (_object
        (_port (_internal clock ~extSTD.STANDARD.BIT 0 27 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~136 0 28 (_entity (_out ))))
      )
    )
    (prg2
      (_object
        (_port (_internal clock ~extSTD.STANDARD.BIT 0 32 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~138 0 33 (_entity (_out ))))
      )
    )
    (clk_div
      (_object
        (_port (_internal clock ~extSTD.STANDARD.BIT 0 47 (_entity (_in ))))
        (_port (_internal clk ~extSTD.STANDARD.BIT 0 48 (_entity (_out ))))
      )
    )
    (sum
      (_object
        (_port (_internal data ~std_logic_vector{7~downto~0}~1314 0 52 (_entity (_in ))))
        (_port (_internal clock ~extSTD.STANDARD.BIT 0 53 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal Sum2 ~std_logic_vector{8~downto~0}~13 0 55 (_entity (_out ))))
        (_port (_internal Sum4 ~std_logic_vector{9~downto~0}~13 0 56 (_entity (_out ))))
        (_port (_internal Sum8 ~std_logic_vector{10~downto~0}~13 0 57 (_entity (_out ))))
        (_port (_internal Sum16 ~std_logic_vector{11~downto~0}~13 0 58 (_entity (_out ))))
      )
    )
  )
  (_instantiation L0 0 70 (_component square_wave )
    (_port
      ((clock)(system_clock))
      ((O)(s(4)))
    )
    (_use (_entity . square_wave)
    )
  )
  (_instantiation L1 0 71 (_component stud1 )
    (_port
      ((clk)(system_clock))
      ((O)(s(0)))
    )
    (_use (_entity . stud1)
    )
  )
  (_instantiation L2 0 72 (_component stud2 )
    (_port
      ((clock)(system_clock))
      ((O)(s(1)))
    )
    (_use (_entity . stud2)
    )
  )
  (_instantiation L3 0 73 (_component prg1 )
    (_port
      ((clock)(system_clock))
      ((O)(s(2)))
    )
    (_use (_entity . prg1)
    )
  )
  (_instantiation L4 0 74 (_component prg2 )
    (_port
      ((clock)(system_clock))
      ((O)(s(3)))
    )
    (_use (_entity . prg2)
    )
  )
  (_instantiation L5 0 76 (_component clk_div )
    (_port
      ((clock)(system_clock))
      ((clk)(data_clock))
    )
    (_use (_entity . clk_div)
    )
  )
  (_instantiation L6 0 94 (_component sum )
    (_port
      ((data)(data))
      ((clock)(system_clock))
      ((reset)(reset_filter))
      ((Sum2)(sum_2))
      ((Sum4)(sum_4))
      ((Sum8)(sum_8))
      ((Sum16)(sum_16))
    )
    (_use (_entity . sum)
    )
  )
  (_object
    (_port (_internal reset_generator ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset_filter ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal system_clock ~extSTD.STANDARD.BIT 0 9 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal control ~std_logic_vector{2~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal length ~std_logic_vector{2~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal average ~std_logic_vector{7~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal data ~std_logic_vector{7~downto~0}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal data_clock ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
    (_signal (_internal avrg ~std_logic_vector{7~downto~0}~13 0 19 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1316 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal sum_2 ~std_logic_vector{8~downto~0}~1316 0 61 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1318 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal sum_4 ~std_logic_vector{9~downto~0}~1318 0 62 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~1320 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal sum_8 ~std_logic_vector{10~downto~0}~1320 0 63 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal sum_16 ~std_logic_vector{11~downto~0}~1322 0 64 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1324 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal tip 0 66 (_array ~std_logic_vector{7~downto~0}~1324 ((_downto (i 4)(i 0))))))
    (_signal (_internal s tip 0 67 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8{8~downto~1}~13 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 1))))))
    (_type (_internal ~std_logic_vector{9{9~downto~2}~13 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 2))))))
    (_type (_internal ~std_logic_vector{10{10~downto~3}~13 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 3))))))
    (_type (_internal ~std_logic_vector{11{11~downto~4}~13 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 4))))))
    (_process
      (Generator(_architecture 0 0 78 (_process (_simple)(_target(6))(_sensitivity(2)(3)(0))(_read(13(3))(13(2))(13(1))(13(0))(13(4))))))
      (Filter(_architecture 1 0 96 (_process (_simple)(_target(8))(_sensitivity(2)(1))(_read(8)(9(d_8_1))(10(d_9_2))(11(d_10_3))(12(d_11_4))(4)))))
      (line__122(_architecture 2 0 122 (_assignment (_simple)(_alias((average)(avrg)))(_target(5))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 3 2 )
    (3 3 3 )
    (2 2 2 2 2 2 2 2 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . avg 3 -1
  )
)
I 000044 55 8994          1557293169754 avg
(_unit VHDL (avg 0 6 (avg 0 15 ))
  (_version v33)
  (_time 1557293169753 2019.05.08 08:26:09)
  (_source (\./src/average.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557292204598)
    (_use )
  )
  (_component
    (square_wave
      (_object
        (_port (_internal clock ~extSTD.STANDARD.BIT 0 22 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~134 0 23 (_entity (_out ))))
      )
    )
    (stud1
      (_object
        (_port (_internal clk ~extSTD.STANDARD.BIT 0 37 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~1310 0 38 (_entity (_out ))))
      )
    )
    (stud2
      (_object
        (_port (_internal clock ~extSTD.STANDARD.BIT 0 42 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~1312 0 43 (_entity (_out ))))
      )
    )
    (prg1
      (_object
        (_port (_internal clock ~extSTD.STANDARD.BIT 0 27 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~136 0 28 (_entity (_out ))))
      )
    )
    (prg2
      (_object
        (_port (_internal clock ~extSTD.STANDARD.BIT 0 32 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~138 0 33 (_entity (_out ))))
      )
    )
    (clk_div
      (_object
        (_port (_internal clock ~extSTD.STANDARD.BIT 0 47 (_entity (_in ))))
        (_port (_internal clk ~extSTD.STANDARD.BIT 0 48 (_entity (_out ))))
      )
    )
    (sum
      (_object
        (_port (_internal data ~std_logic_vector{7~downto~0}~1316 0 55 (_entity (_in ))))
        (_port (_internal clock ~extSTD.STANDARD.BIT 0 56 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal Sum2 ~std_logic_vector{8~downto~0}~13 0 58 (_entity (_out ))))
        (_port (_internal Sum4 ~std_logic_vector{9~downto~0}~13 0 59 (_entity (_out ))))
        (_port (_internal Sum8 ~std_logic_vector{10~downto~0}~13 0 60 (_entity (_out ))))
        (_port (_internal Sum16 ~std_logic_vector{11~downto~0}~13 0 61 (_entity (_out ))))
      )
    )
  )
  (_instantiation L0 0 70 (_component square_wave )
    (_port
      ((clock)(system_clock))
      ((O)(s(4)))
    )
    (_use (_entity . square_wave)
    )
  )
  (_instantiation L1 0 71 (_component stud1 )
    (_port
      ((clk)(system_clock))
      ((O)(s(0)))
    )
    (_use (_entity . stud1)
    )
  )
  (_instantiation L2 0 72 (_component stud2 )
    (_port
      ((clock)(system_clock))
      ((O)(s(1)))
    )
    (_use (_entity . stud2)
    )
  )
  (_instantiation L3 0 73 (_component prg1 )
    (_port
      ((clock)(system_clock))
      ((O)(s(2)))
    )
    (_use (_entity . prg1)
    )
  )
  (_instantiation L4 0 74 (_component prg2 )
    (_port
      ((clock)(system_clock))
      ((O)(s(3)))
    )
    (_use (_entity . prg2)
    )
  )
  (_instantiation L5 0 76 (_component clk_div )
    (_port
      ((clock)(system_clock))
      ((clk)(data_clock))
    )
    (_use (_entity . clk_div)
    )
  )
  (_instantiation L6 0 94 (_component sum )
    (_port
      ((data)(data))
      ((clock)(system_clock))
      ((reset)(reset_filter))
      ((Sum2)(sum_2))
      ((Sum4)(sum_4))
      ((Sum8)(sum_8))
      ((Sum16)(sum_16))
    )
    (_use (_entity . sum)
    )
  )
  (_object
    (_port (_internal reset_generator ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset_filter ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal system_clock ~extSTD.STANDARD.BIT 0 9 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal control ~std_logic_vector{2~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal length ~std_logic_vector{2~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal average ~std_logic_vector{7~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal data ~std_logic_vector{7~downto~0}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal data_clock ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
    (_signal (_internal avrg ~std_logic_vector{7~downto~0}~13 0 19 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal tip 0 51 (_array ~std_logic_vector{7~downto~0}~1314 ((_downto (i 4)(i 0))))))
    (_signal (_internal s tip 0 52 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1318 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal sum_2 ~std_logic_vector{8~downto~0}~1318 0 64 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1320 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal sum_4 ~std_logic_vector{9~downto~0}~1320 0 65 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~1322 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal sum_8 ~std_logic_vector{10~downto~0}~1322 0 66 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1324 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal sum_16 ~std_logic_vector{11~downto~0}~1324 0 67 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8{8~downto~1}~13 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 1))))))
    (_type (_internal ~std_logic_vector{9{9~downto~2}~13 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 2))))))
    (_type (_internal ~std_logic_vector{10{10~downto~3}~13 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 3))))))
    (_type (_internal ~std_logic_vector{11{11~downto~4}~13 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 4))))))
    (_process
      (Generator(_architecture 0 0 78 (_process (_simple)(_target(6))(_sensitivity(2)(3)(0))(_read(9(3))(9(2))(9(1))(9(0))(9(4))))))
      (Filter(_architecture 1 0 96 (_process (_simple)(_target(8))(_sensitivity(2)(4)(1))(_read(8)(10(d_8_1))(11(d_9_2))(12(d_10_3))(13(d_11_4))))))
      (line__122(_architecture 2 0 122 (_assignment (_simple)(_alias((average)(avrg)))(_target(5))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 3 2 )
    (3 3 3 )
    (2 2 2 2 2 2 2 2 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . avg 3 -1
  )
)
I 000047 55 5592          1557293485265 filter
(_unit VHDL (filter 0 4 (filter 0 13 ))
  (_version v33)
  (_time 1557293485264 2019.05.08 08:31:25)
  (_source (\./src/filter.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557293478413)
    (_use )
  )
  (_component
    (sum
      (_object
        (_port (_internal data ~std_logic_vector{7~downto~0}~13 0 21 (_entity (_in ))))
        (_port (_internal clock ~extSTD.STANDARD.BIT 0 22 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal Sum2 ~std_logic_vector{8~downto~0}~13 0 24 (_entity (_out ))))
        (_port (_internal Sum4 ~std_logic_vector{9~downto~0}~13 0 25 (_entity (_out ))))
        (_port (_internal Sum8 ~std_logic_vector{10~downto~0}~13 0 26 (_entity (_out ))))
        (_port (_internal Sum16 ~std_logic_vector{11~downto~0}~13 0 27 (_entity (_out ))))
      )
    )
    (clk_div
      (_object
        (_port (_internal clock ~extSTD.STANDARD.BIT 0 16 (_entity (_in ))))
        (_port (_internal clk ~extSTD.STANDARD.BIT 0 17 (_entity (_out ))))
      )
    )
  )
  (_instantiation Addition 0 38 (_component sum )
    (_port
      ((data)(data))
      ((clock)(system_clock))
      ((reset)(reset_filter))
      ((Sum2)(sum_2))
      ((Sum4)(sum_4))
      ((Sum8)(sum_8))
      ((Sum16)(sum_16))
    )
    (_use (_entity . sum)
    )
  )
  (_instantiation Divider 0 39 (_component clk_div )
    (_port
      ((clock)(system_clock))
      ((clk)(system_clock))
    )
    (_use (_entity . clk_div)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal data ~std_logic_vector{7~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal data_clock ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_port (_internal system_clock ~extSTD.STANDARD.BIT 0 7 (_entity (_inout )(_event))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal length ~std_logic_vector{2~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal reset_filter ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal average ~std_logic_vector{7~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal sum_2 ~std_logic_vector{8~downto~0}~134 0 30 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~136 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal sum_4 ~std_logic_vector{9~downto~0}~136 0 31 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~138 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal sum_8 ~std_logic_vector{10~downto~0}~138 0 32 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1310 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal sum_16 ~std_logic_vector{11~downto~0}~1310 0 33 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal avrg ~std_logic_vector{7~downto~0}~1312 0 35 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8{8~downto~1}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 1))))))
    (_type (_internal ~std_logic_vector{9{9~downto~2}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 2))))))
    (_type (_internal ~std_logic_vector{10{10~downto~3}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 3))))))
    (_type (_internal ~std_logic_vector{11{11~downto~4}~13 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 4))))))
    (_process
      (line__41(_architecture 0 0 41 (_process (_simple)(_target(10)(5))(_sensitivity(4)(3)(2))(_read(6(d_8_1))(7(d_9_2))(8(d_10_3))(9(d_11_4))(10)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_static
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . filter 1 -1
  )
)
I 000047 55 5674          1557293941701 filter
(_unit VHDL (filter 0 4 (filter 0 13 ))
  (_version v33)
  (_time 1557293941700 2019.05.08 08:39:01)
  (_source (\./src/filter.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557293941687)
    (_use )
  )
  (_component
    (sum
      (_object
        (_port (_internal data ~std_logic_vector{7~downto~0}~13 0 21 (_entity (_in ))))
        (_port (_internal clock ~extSTD.STANDARD.BIT 0 22 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal Sum2 ~std_logic_vector{8~downto~0}~13 0 24 (_entity (_out ))))
        (_port (_internal Sum4 ~std_logic_vector{9~downto~0}~13 0 25 (_entity (_out ))))
        (_port (_internal Sum8 ~std_logic_vector{10~downto~0}~13 0 26 (_entity (_out ))))
        (_port (_internal Sum16 ~std_logic_vector{11~downto~0}~13 0 27 (_entity (_out ))))
      )
    )
    (clk_div
      (_object
        (_port (_internal clock ~extSTD.STANDARD.BIT 0 16 (_entity (_in ))))
        (_port (_internal clk ~extSTD.STANDARD.BIT 0 17 (_entity (_out ))))
      )
    )
  )
  (_instantiation Addition 0 39 (_component sum )
    (_port
      ((data)(data))
      ((clock)(system_clock))
      ((reset)(reset_filter))
      ((Sum2)(sum_2))
      ((Sum4)(sum_4))
      ((Sum8)(sum_8))
      ((Sum16)(sum_16))
    )
    (_use (_entity . sum)
    )
  )
  (_instantiation Divider 0 40 (_component clk_div )
    (_port
      ((clock)(system_clock))
      ((clk)(sys_clock))
    )
    (_use (_entity . clk_div)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal data ~std_logic_vector{7~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal data_clock ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_port (_internal system_clock ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal length ~std_logic_vector{2~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal reset_filter ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal average ~std_logic_vector{7~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal sum_2 ~std_logic_vector{8~downto~0}~134 0 30 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~136 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal sum_4 ~std_logic_vector{9~downto~0}~136 0 31 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~138 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal sum_8 ~std_logic_vector{10~downto~0}~138 0 32 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1310 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal sum_16 ~std_logic_vector{11~downto~0}~1310 0 33 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal avrg ~std_logic_vector{7~downto~0}~1312 0 35 (_architecture (_uni ))))
    (_signal (_internal sys_clock ~extSTD.STANDARD.BIT 0 36 (_architecture (_uni )(_event))))
    (_type (_internal ~std_logic_vector{8{8~downto~1}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 1))))))
    (_type (_internal ~std_logic_vector{9{9~downto~2}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 2))))))
    (_type (_internal ~std_logic_vector{10{10~downto~3}~13 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 3))))))
    (_type (_internal ~std_logic_vector{11{11~downto~4}~13 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 4))))))
    (_process
      (line__42(_architecture 0 0 42 (_process (_simple)(_target(10)(5))(_sensitivity(11)(3)(4))(_read(6(d_8_1))(7(d_9_2))(8(d_10_3))(9(d_11_4))(10)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_static
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . filter 1 -1
  )
)
I 000047 55 5592          1557294159096 filter
(_unit VHDL (filter 0 4 (filter 0 13 ))
  (_version v33)
  (_time 1557294159095 2019.05.08 08:42:39)
  (_source (\./src/filter.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557294159083)
    (_use )
  )
  (_component
    (sum
      (_object
        (_port (_internal data ~std_logic_vector{7~downto~0}~13 0 21 (_entity (_in ))))
        (_port (_internal clock ~extSTD.STANDARD.BIT 0 22 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal Sum2 ~std_logic_vector{8~downto~0}~13 0 24 (_entity (_out ))))
        (_port (_internal Sum4 ~std_logic_vector{9~downto~0}~13 0 25 (_entity (_out ))))
        (_port (_internal Sum8 ~std_logic_vector{10~downto~0}~13 0 26 (_entity (_out ))))
        (_port (_internal Sum16 ~std_logic_vector{11~downto~0}~13 0 27 (_entity (_out ))))
      )
    )
    (clk_div
      (_object
        (_port (_internal clock ~extSTD.STANDARD.BIT 0 16 (_entity (_in ))))
        (_port (_internal clk ~extSTD.STANDARD.BIT 0 17 (_entity (_out ))))
      )
    )
  )
  (_instantiation Addition 0 38 (_component sum )
    (_port
      ((data)(data))
      ((clock)(system_clock))
      ((reset)(reset_filter))
      ((Sum2)(sum_2))
      ((Sum4)(sum_4))
      ((Sum8)(sum_8))
      ((Sum16)(sum_16))
    )
    (_use (_entity . sum)
    )
  )
  (_instantiation Divider 0 39 (_component clk_div )
    (_port
      ((clock)(system_clock))
      ((clk)(system_clock))
    )
    (_use (_entity . clk_div)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal data ~std_logic_vector{7~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal data_clock ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_port (_internal system_clock ~extSTD.STANDARD.BIT 0 7 (_entity (_inout )(_event))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal length ~std_logic_vector{2~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal reset_filter ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal average ~std_logic_vector{7~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal sum_2 ~std_logic_vector{8~downto~0}~134 0 30 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~136 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal sum_4 ~std_logic_vector{9~downto~0}~136 0 31 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~138 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal sum_8 ~std_logic_vector{10~downto~0}~138 0 32 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1310 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal sum_16 ~std_logic_vector{11~downto~0}~1310 0 33 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal avrg ~std_logic_vector{7~downto~0}~1312 0 35 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8{8~downto~1}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 1))))))
    (_type (_internal ~std_logic_vector{9{9~downto~2}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 2))))))
    (_type (_internal ~std_logic_vector{10{10~downto~3}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 3))))))
    (_type (_internal ~std_logic_vector{11{11~downto~4}~13 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 4))))))
    (_process
      (line__41(_architecture 0 0 41 (_process (_simple)(_target(10)(5))(_sensitivity(3)(2)(4))(_read(6(d_8_1))(7(d_9_2))(8(d_10_3))(9(d_11_4))(10)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_static
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . filter 1 -1
  )
)
I 000047 55 5212          1557294332525 filter
(_unit VHDL (filter 0 4 (filter 0 13 ))
  (_version v33)
  (_time 1557294332525 2019.05.08 08:45:32)
  (_source (\./src/filter.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557294332505)
    (_use )
  )
  (_component
    (sum
      (_object
        (_port (_internal data ~std_logic_vector{7~downto~0}~13 0 16 (_entity (_in ))))
        (_port (_internal clock ~extSTD.STANDARD.BIT 0 17 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal Sum2 ~std_logic_vector{8~downto~0}~13 0 19 (_entity (_out ))))
        (_port (_internal Sum4 ~std_logic_vector{9~downto~0}~13 0 20 (_entity (_out ))))
        (_port (_internal Sum8 ~std_logic_vector{10~downto~0}~13 0 21 (_entity (_out ))))
        (_port (_internal Sum16 ~std_logic_vector{11~downto~0}~13 0 22 (_entity (_out ))))
      )
    )
  )
  (_instantiation Addition 0 33 (_component sum )
    (_port
      ((data)(data))
      ((clock)(system_clock))
      ((reset)(reset_filter))
      ((Sum2)(sum_2))
      ((Sum4)(sum_4))
      ((Sum8)(sum_8))
      ((Sum16)(sum_16))
    )
    (_use (_entity . sum)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal data ~std_logic_vector{7~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal data_clock ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_port (_internal system_clock ~extSTD.STANDARD.BIT 0 7 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal length ~std_logic_vector{2~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal reset_filter ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal average ~std_logic_vector{7~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~134 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal sum_2 ~std_logic_vector{8~downto~0}~134 0 25 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~136 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal sum_4 ~std_logic_vector{9~downto~0}~136 0 26 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~138 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal sum_8 ~std_logic_vector{10~downto~0}~138 0 27 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1310 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal sum_16 ~std_logic_vector{11~downto~0}~1310 0 28 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal avrg ~std_logic_vector{7~downto~0}~1312 0 30 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8{8~downto~1}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 1))))))
    (_type (_internal ~std_logic_vector{9{9~downto~2}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 2))))))
    (_type (_internal ~std_logic_vector{10{10~downto~3}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 3))))))
    (_type (_internal ~std_logic_vector{11{11~downto~4}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 4))))))
    (_process
      (line__35(_architecture 0 0 35 (_process (_simple)(_target(10)(5))(_sensitivity(4)(3)(2))(_read(6(d_8_1))(7(d_9_2))(8(d_10_3))(9(d_11_4))(10)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_static
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . filter 1 -1
  )
)
I 000044 55 4412          1557294809564 avg
(_unit VHDL (avg 0 6 (avg 0 15 ))
  (_version v33)
  (_time 1557294809563 2019.05.08 08:53:29)
  (_source (\./src/average.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557292204598)
    (_use )
  )
  (_component
    (generator
      (_object
        (_port (_internal system_clock ~extSTD.STANDARD.BIT 0 22 (_entity (_in ))))
        (_port (_internal control ~std_logic_vector{2~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal data ~std_logic_vector{7~downto~0}~134 0 25 (_entity (_out ))))
        (_port (_internal data_clock ~extSTD.STANDARD.BIT 0 26 (_entity (_out ))))
      )
    )
    (filter
      (_object
        (_port (_internal data ~std_logic_vector{7~downto~0}~136 0 30 (_entity (_in ))))
        (_port (_internal data_clock ~extSTD.STANDARD.BIT 0 31 (_entity (_in ))))
        (_port (_internal system_clock ~extSTD.STANDARD.BIT 0 32 (_entity (_in ))))
        (_port (_internal length ~std_logic_vector{2~downto~0}~138 0 33 (_entity (_in ))))
        (_port (_internal reset_filter ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal average ~std_logic_vector{7~downto~0}~1310 0 35 (_entity (_out ))))
      )
    )
  )
  (_instantiation Label_Generator 0 40 (_component generator )
    (_port
      ((system_clock)(sys_clock))
      ((control)(control))
      ((reset)(reset_generator))
      ((data)(data))
      ((data_clock)(data_clock))
    )
    (_use (_entity . generator)
    )
  )
  (_instantiation Label_Filter 0 41 (_component filter )
    (_port
      ((data)(data))
      ((data_clock)(data_clock))
      ((system_clock)(sys_clock))
      ((length)(length))
      ((reset_filter)(reset_filter))
      ((average)(average))
    )
    (_use (_entity . filter)
    )
  )
  (_object
    (_port (_internal reset_generator ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset_filter ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal system_clock ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal control ~std_logic_vector{2~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal length ~std_logic_vector{2~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal average ~std_logic_vector{7~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal data ~std_logic_vector{7~downto~0}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal data_clock ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
    (_signal (_internal sys_clock ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~138 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000044 55 4412          1557296001726 avg
(_unit VHDL (avg 0 6 (avg 0 15 ))
  (_version v33)
  (_time 1557296001725 2019.05.08 09:13:21)
  (_source (\./src/average.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557292204598)
    (_use )
  )
  (_component
    (generator
      (_object
        (_port (_internal system_clock ~extSTD.STANDARD.BIT 0 22 (_entity (_in ))))
        (_port (_internal control ~std_logic_vector{2~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal data ~std_logic_vector{7~downto~0}~134 0 25 (_entity (_out ))))
        (_port (_internal data_clock ~extSTD.STANDARD.BIT 0 26 (_entity (_out ))))
      )
    )
    (filter
      (_object
        (_port (_internal data ~std_logic_vector{7~downto~0}~136 0 30 (_entity (_in ))))
        (_port (_internal data_clock ~extSTD.STANDARD.BIT 0 31 (_entity (_in ))))
        (_port (_internal system_clock ~extSTD.STANDARD.BIT 0 32 (_entity (_in ))))
        (_port (_internal length ~std_logic_vector{2~downto~0}~138 0 33 (_entity (_in ))))
        (_port (_internal reset_filter ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal average ~std_logic_vector{7~downto~0}~1310 0 35 (_entity (_out ))))
      )
    )
  )
  (_instantiation Label_Generator 0 40 (_component generator )
    (_port
      ((system_clock)(sys_clock))
      ((control)(control))
      ((reset)(reset_generator))
      ((data)(data))
      ((data_clock)(data_clock))
    )
    (_use (_entity . generator)
    )
  )
  (_instantiation Label_Filter 0 41 (_component filter )
    (_port
      ((data)(data))
      ((data_clock)(data_clock))
      ((system_clock)(sys_clock))
      ((length)(length))
      ((reset_filter)(reset_filter))
      ((average)(average))
    )
    (_use (_entity . filter)
    )
  )
  (_object
    (_port (_internal reset_generator ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset_filter ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal system_clock ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal control ~std_logic_vector{2~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal length ~std_logic_vector{2~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal average ~std_logic_vector{7~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal data ~std_logic_vector{7~downto~0}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal data_clock ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
    (_signal (_internal sys_clock ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~138 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000044 55 4418          1557296197093 avg
(_unit VHDL (avg 0 6 (avg 0 15 ))
  (_version v33)
  (_time 1557296197092 2019.05.08 09:16:37)
  (_source (\./src/average.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557292204598)
    (_use )
  )
  (_component
    (generator
      (_object
        (_port (_internal system_clock ~extSTD.STANDARD.BIT 0 22 (_entity (_in ))))
        (_port (_internal control ~std_logic_vector{2~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal data ~std_logic_vector{7~downto~0}~134 0 25 (_entity (_out ))))
        (_port (_internal data_clock ~extSTD.STANDARD.BIT 0 26 (_entity (_out ))))
      )
    )
    (filter
      (_object
        (_port (_internal data ~std_logic_vector{7~downto~0}~136 0 30 (_entity (_in ))))
        (_port (_internal data_clock ~extSTD.STANDARD.BIT 0 31 (_entity (_in ))))
        (_port (_internal system_clock ~extSTD.STANDARD.BIT 0 32 (_entity (_in ))))
        (_port (_internal length ~std_logic_vector{2~downto~0}~138 0 33 (_entity (_in ))))
        (_port (_internal reset_filter ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal average ~std_logic_vector{7~downto~0}~1310 0 35 (_entity (_out ))))
      )
    )
  )
  (_instantiation Label_Generator 0 40 (_component generator )
    (_port
      ((system_clock)(system_clock))
      ((control)(control))
      ((reset)(reset_generator))
      ((data)(data))
      ((data_clock)(data_clock))
    )
    (_use (_entity . generator)
    )
  )
  (_instantiation Label_Filter 0 41 (_component filter )
    (_port
      ((data)(data))
      ((data_clock)(data_clock))
      ((system_clock)(system_clock))
      ((length)(length))
      ((reset_filter)(reset_filter))
      ((average)(average))
    )
    (_use (_entity . filter)
    )
  )
  (_object
    (_port (_internal reset_generator ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset_filter ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal system_clock ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal control ~std_logic_vector{2~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal length ~std_logic_vector{2~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal average ~std_logic_vector{7~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal data ~std_logic_vector{7~downto~0}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal data_clock ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
    (_signal (_internal sys_clock ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~138 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000044 55 4331          1557296220488 avg
(_unit VHDL (avg 0 6 (avg 0 15 ))
  (_version v33)
  (_time 1557296220487 2019.05.08 09:17:00)
  (_source (\./src/average.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557292204598)
    (_use )
  )
  (_component
    (generator
      (_object
        (_port (_internal system_clock ~extSTD.STANDARD.BIT 0 21 (_entity (_in ))))
        (_port (_internal control ~std_logic_vector{2~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal data ~std_logic_vector{7~downto~0}~134 0 24 (_entity (_out ))))
        (_port (_internal data_clock ~extSTD.STANDARD.BIT 0 25 (_entity (_out ))))
      )
    )
    (filter
      (_object
        (_port (_internal data ~std_logic_vector{7~downto~0}~136 0 29 (_entity (_in ))))
        (_port (_internal data_clock ~extSTD.STANDARD.BIT 0 30 (_entity (_in ))))
        (_port (_internal system_clock ~extSTD.STANDARD.BIT 0 31 (_entity (_in ))))
        (_port (_internal length ~std_logic_vector{2~downto~0}~138 0 32 (_entity (_in ))))
        (_port (_internal reset_filter ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal average ~std_logic_vector{7~downto~0}~1310 0 34 (_entity (_out ))))
      )
    )
  )
  (_instantiation Label_Generator 0 39 (_component generator )
    (_port
      ((system_clock)(system_clock))
      ((control)(control))
      ((reset)(reset_generator))
      ((data)(data))
      ((data_clock)(data_clock))
    )
    (_use (_entity . generator)
    )
  )
  (_instantiation Label_Filter 0 40 (_component filter )
    (_port
      ((data)(data))
      ((data_clock)(data_clock))
      ((system_clock)(system_clock))
      ((length)(length))
      ((reset_filter)(reset_filter))
      ((average)(average))
    )
    (_use (_entity . filter)
    )
  )
  (_object
    (_port (_internal reset_generator ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset_filter ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal system_clock ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal control ~std_logic_vector{2~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal length ~std_logic_vector{2~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal average ~std_logic_vector{7~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal data ~std_logic_vector{7~downto~0}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal data_clock ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~138 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000044 55 1028          1557299676871 div
(_unit VHDL (clk_div 0 4 (div 0 9 ))
  (_version v33)
  (_time 1557299676871 2019.05.08 10:14:36)
  (_source (\./src/clk_divider.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557163063041)
    (_use )
  )
  (_object
    (_port (_internal clock ~extSTD.STANDARD.BIT 0 5 (_entity (_in )(_event))))
    (_port (_internal clk ~extSTD.STANDARD.BIT 0 7 (_entity (_out ))))
    (_signal (_internal clk_signal ~extSTD.STANDARD.BIT 0 11 (_architecture (_uni ((i 0))))))
    (_variable (_internal count ~extSTD.STANDARD.INTEGER 0 15 (_process 0 ((i 0)))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(2))(_sensitivity(0))(_read(2)))))
      (line__26(_architecture 1 0 26 (_assignment (_simple)(_alias((clk)(clk_signal)))(_target(1))(_sensitivity(2)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . div 2 -1
  )
)
I 000045 55 6498          1557300372676 disp
(_unit VHDL (display 0 6 (disp 0 14 ))
  (_version v33)
  (_time 1557300372676 2019.05.08 10:26:12)
  (_source (\./src/cica_afisare.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557300311428)
    (_use )
  )
  (_component
    (clk_div
      (_object
        (_port (_internal clock ~extSTD.STANDARD.BIT 0 22 (_entity (_in ))))
        (_port (_internal clk ~extSTD.STANDARD.BIT 0 23 (_entity (_out ))))
      )
    )
  )
  (_instantiation label_1 0 27 (_component clk_div )
    (_port
      ((clock)(system_clock))
      ((clk)(clk))
    )
    (_use (_entity . clk_div)
    )
  )
  (_object
    (_port (_internal system_clock ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal control ~std_logic_vector{2~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal length ~std_logic_vector{2~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal reset_generator ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal reset_filter ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal catod ~std_logic_vector{6~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal anod_signal ~std_logic_vector{3~downto~0}~13 0 16 (_architecture (_uni (_string \"0111"\)))))
    (_signal (_internal clk ~extSTD.STANDARD.BIT 0 17 (_architecture (_uni )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal data ~std_logic_vector{7~downto~0}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal average ~std_logic_vector{7~downto~0}~13 0 19 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3{2~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~1}~13 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 1))))))
    (_type (_internal ~std_logic_vector{7{7~downto~4}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{7{3~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7{7~downto~4}~133 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{7{3~downto~0}~134 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__29(_architecture 0 0 29 (_process (_simple)(_target(7(3))(7(d_2_0)))(_sensitivity(7)(8)))))
      (line__37(_architecture 1 0 37 (_process (_simple)(_target(6))(_sensitivity(7))(_read(9(d_3_0))(9(d_7_4))(10(d_3_0))(10(d_7_4))))))
      (line__125(_architecture 2 0 125 (_assignment (_simple)(_alias((anod)(anod_signal)))(_target(5))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 3 3 )
    (3 2 3 3 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 2 2 3 2 2 2 )
    (3 3 2 2 2 2 2 )
    (3 3 3 2 2 3 2 )
    (3 2 2 2 2 3 2 )
    (2 3 3 2 2 2 2 )
    (2 3 3 3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 2 2 3 2 2 2 )
    (3 3 2 2 2 2 2 )
    (3 3 3 2 2 3 2 )
    (3 2 2 2 2 3 2 )
    (2 3 3 2 2 2 2 )
    (2 3 3 3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 2 2 3 2 2 2 )
    (3 3 2 2 2 2 2 )
    (3 3 3 2 2 3 2 )
    (3 2 2 2 2 3 2 )
    (2 3 3 2 2 2 2 )
    (2 3 3 3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 2 2 3 2 2 2 )
    (3 3 2 2 2 2 2 )
    (3 3 3 2 2 3 2 )
    (3 2 2 2 2 3 2 )
    (2 3 3 2 2 2 2 )
    (2 3 3 3 2 2 2 )
    (2 3 3 3 2 2 2 )
  )
  (_model . disp 3 -1
  )
)
I 000044 55 4571          1557307473889 avg
(_unit VHDL (avg 0 6 (avg 0 16 ))
  (_version v33)
  (_time 1557307473888 2019.05.08 12:24:33)
  (_source (\./src/average.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557307413842)
    (_use )
  )
  (_component
    (generator
      (_object
        (_port (_internal system_clock ~extSTD.STANDARD.BIT 0 22 (_entity (_in ))))
        (_port (_internal control ~std_logic_vector{2~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal data ~std_logic_vector{7~downto~0}~136 0 25 (_entity (_out ))))
        (_port (_internal data_clock ~extSTD.STANDARD.BIT 0 26 (_entity (_out ))))
      )
    )
    (filter
      (_object
        (_port (_internal data ~std_logic_vector{7~downto~0}~138 0 30 (_entity (_in ))))
        (_port (_internal data_clock ~extSTD.STANDARD.BIT 0 31 (_entity (_in ))))
        (_port (_internal system_clock ~extSTD.STANDARD.BIT 0 32 (_entity (_in ))))
        (_port (_internal length ~std_logic_vector{2~downto~0}~1310 0 33 (_entity (_in ))))
        (_port (_internal reset_filter ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal average ~std_logic_vector{7~downto~0}~1312 0 35 (_entity (_out ))))
      )
    )
  )
  (_instantiation Label_Generator 0 40 (_component generator )
    (_port
      ((system_clock)(system_clock))
      ((control)(control))
      ((reset)(reset_generator))
      ((data)(data_signal))
      ((data_clock)(data_clock))
    )
    (_use (_entity . generator)
    )
  )
  (_instantiation Label_Filter 0 41 (_component filter )
    (_port
      ((data)(data_signal))
      ((data_clock)(data_clock))
      ((system_clock)(system_clock))
      ((length)(length))
      ((reset_filter)(reset_filter))
      ((average)(average))
    )
    (_use (_entity . filter)
    )
  )
  (_object
    (_port (_internal reset_generator ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset_filter ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal system_clock ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal control ~std_logic_vector{2~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal length ~std_logic_vector{2~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal data ~std_logic_vector{7~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal average ~std_logic_vector{7~downto~0}~124 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal data_signal ~std_logic_vector{7~downto~0}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal data_clock ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1310 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000044 55 4742          1557307661592 avg
(_unit VHDL (avg 0 6 (avg 0 16 ))
  (_version v33)
  (_time 1557307661589 2019.05.08 12:27:41)
  (_source (\./src/average.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557307413842)
    (_use )
  )
  (_component
    (generator
      (_object
        (_port (_internal system_clock ~extSTD.STANDARD.BIT 0 22 (_entity (_in ))))
        (_port (_internal control ~std_logic_vector{2~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal data ~std_logic_vector{7~downto~0}~136 0 25 (_entity (_out ))))
        (_port (_internal data_clock ~extSTD.STANDARD.BIT 0 26 (_entity (_out ))))
      )
    )
    (filter
      (_object
        (_port (_internal data ~std_logic_vector{7~downto~0}~138 0 30 (_entity (_in ))))
        (_port (_internal data_clock ~extSTD.STANDARD.BIT 0 31 (_entity (_in ))))
        (_port (_internal system_clock ~extSTD.STANDARD.BIT 0 32 (_entity (_in ))))
        (_port (_internal length ~std_logic_vector{2~downto~0}~1310 0 33 (_entity (_in ))))
        (_port (_internal reset_filter ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal average ~std_logic_vector{7~downto~0}~1312 0 35 (_entity (_out ))))
      )
    )
  )
  (_instantiation Label_Generator 0 40 (_component generator )
    (_port
      ((system_clock)(system_clock))
      ((control)(control))
      ((reset)(reset_generator))
      ((data)(data_signal))
      ((data_clock)(data_clock))
    )
    (_use (_entity . generator)
    )
  )
  (_instantiation Label_Filter 0 41 (_component filter )
    (_port
      ((data)(data_signal))
      ((data_clock)(data_clock))
      ((system_clock)(system_clock))
      ((length)(length))
      ((reset_filter)(reset_filter))
      ((average)(average))
    )
    (_use (_entity . filter)
    )
  )
  (_object
    (_port (_internal reset_generator ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset_filter ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal system_clock ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal control ~std_logic_vector{2~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal length ~std_logic_vector{2~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal data ~std_logic_vector{7~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal average ~std_logic_vector{7~downto~0}~124 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal data_signal ~std_logic_vector{7~downto~0}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal data_clock ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1310 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__42(_architecture 0 0 42 (_assignment (_simple)(_alias((data)(data_signal)))(_target(5))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . avg 1 -1
  )
)
I 000044 55 1028          1557308373538 div
(_unit VHDL (clk_div 0 4 (div 0 9 ))
  (_version v33)
  (_time 1557308373535 2019.05.08 12:39:33)
  (_source (\./src/clk_divider.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557163063041)
    (_use )
  )
  (_object
    (_port (_internal clock ~extSTD.STANDARD.BIT 0 5 (_entity (_in )(_event))))
    (_port (_internal clk ~extSTD.STANDARD.BIT 0 7 (_entity (_out ))))
    (_signal (_internal clk_signal ~extSTD.STANDARD.BIT 0 11 (_architecture (_uni ((i 0))))))
    (_variable (_internal count ~extSTD.STANDARD.INTEGER 0 15 (_process 0 ((i 0)))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(2))(_sensitivity(0))(_read(2)))))
      (line__26(_architecture 1 0 26 (_assignment (_simple)(_alias((clk)(clk_signal)))(_target(1))(_sensitivity(2)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . div 2 -1
  )
)
I 000052 55 947           1557309173277 clk_display
(_unit VHDL (clk_display 0 5 (clk_display 0 10 ))
  (_version v33)
  (_time 1557309173274 2019.05.08 12:52:53)
  (_source (\./src/clk_div_display.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557309173275)
    (_use )
  )
  (_object
    (_port (_internal clock_in ~extSTD.STANDARD.BIT 0 6 (_entity (_in )(_event))))
    (_port (_internal clock_out ~extSTD.STANDARD.BIT 0 7 (_entity (_out ))))
    (_signal (_internal clock_signal ~extSTD.STANDARD.BIT 0 12 (_architecture (_uni ((i 0))))))
    (_variable (_internal count ~extSTD.STANDARD.INTEGER 0 16 (_process 0 ((i 0)))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(1)(2))(_sensitivity(0))(_read(2)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . clk_display 1 -1
  )
)
I 000052 55 1072          1557309784719 clk_display
(_unit VHDL (clk_display 0 5 (clk_display 0 10 ))
  (_version v33)
  (_time 1557309784716 2019.05.08 13:03:04)
  (_source (\./src/clk_div_display.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557309173275)
    (_use )
  )
  (_object
    (_port (_internal clock_in ~extSTD.STANDARD.BIT 0 6 (_entity (_in )(_event))))
    (_port (_internal clock_out ~extSTD.STANDARD.BIT 0 7 (_entity (_out ))))
    (_signal (_internal clock_signal ~extSTD.STANDARD.BIT 0 12 (_architecture (_uni ((i 0))))))
    (_variable (_internal count ~extSTD.STANDARD.INTEGER 0 16 (_process 0 ((i 0)))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0))(_read(2)))))
      (line__28(_architecture 1 0 28 (_assignment (_simple)(_alias((clock_out)(clock_signal)))(_target(1))(_sensitivity(2)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . clk_display 2 -1
  )
)
I 000045 55 8093          1557309795789 disp
(_unit VHDL (display 0 6 (disp 0 14 ))
  (_version v33)
  (_time 1557309795788 2019.05.08 13:03:15)
  (_source (\./src/cica_afisare.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557300311428)
    (_use )
  )
  (_component
    (clk_display
      (_object
        (_port (_internal clock_in ~extSTD.STANDARD.BIT 0 22 (_entity (_in ))))
        (_port (_internal clock_out ~extSTD.STANDARD.BIT 0 23 (_entity (_out ))))
      )
    )
    (avg
      (_object
        (_port (_internal reset_generator ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal reset_filter ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal system_clock ~extSTD.STANDARD.BIT 0 29 (_entity (_in ))))
        (_port (_internal control ~std_logic_vector{2~downto~0}~13 0 30 (_entity (_in ))))
        (_port (_internal length ~std_logic_vector{2~downto~0}~134 0 31 (_entity (_in ))))
        (_port (_internal data ~std_logic_vector{7~downto~0}~136 0 32 (_entity (_out ))))
        (_port (_internal average ~std_logic_vector{7~downto~0}~138 0 33 (_entity (_out ))))
      )
    )
  )
  (_instantiation label_clock_divider 0 37 (_component clk_display )
    (_port
      ((clock_in)(system_clock))
      ((clock_out)(clk))
    )
    (_use (_entity . clk_display)
    )
  )
  (_instantiation label_average 0 38 (_component avg )
    (_port
      ((reset_generator)(reset_generator))
      ((reset_filter)(reset_filter))
      ((system_clock)(system_clock))
      ((control)(control))
      ((length)(length))
      ((data)(data))
      ((average)(average))
    )
    (_use (_entity . avg)
    )
  )
  (_object
    (_port (_internal system_clock ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal control ~std_logic_vector{2~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal length ~std_logic_vector{2~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal reset_generator ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal reset_filter ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal catod ~std_logic_vector{6~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal anod_signal ~std_logic_vector{3~downto~0}~13 0 16 (_architecture (_uni (_string \"0111"\)))))
    (_signal (_internal clk ~extSTD.STANDARD.BIT 0 17 (_architecture (_uni )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal data ~std_logic_vector{7~downto~0}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal average ~std_logic_vector{7~downto~0}~13 0 19 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{3{2~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~1}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 1))))))
    (_type (_internal ~std_logic_vector{7{7~downto~4}~13 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{7{3~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7{7~downto~4}~139 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{7{3~downto~0}~1310 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__40(_architecture 0 0 40 (_process (_simple)(_target(7(3))(7(d_2_0)))(_sensitivity(7)(8)))))
      (line__48(_architecture 1 0 48 (_process (_simple)(_target(6))(_sensitivity(7))(_read(9(d_3_0))(9(d_7_4))(10(d_3_0))(10(d_7_4))))))
      (line__136(_architecture 2 0 136 (_assignment (_simple)(_alias((anod)(anod_signal)))(_target(5))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 3 3 )
    (3 2 3 3 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 2 2 3 2 2 2 )
    (3 3 2 2 2 2 2 )
    (3 3 3 2 2 3 2 )
    (3 2 2 2 2 3 2 )
    (2 3 3 2 2 2 2 )
    (2 3 3 3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 2 2 3 2 2 2 )
    (3 3 2 2 2 2 2 )
    (3 3 3 2 2 3 2 )
    (3 2 2 2 2 3 2 )
    (2 3 3 2 2 2 2 )
    (2 3 3 3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 2 2 3 2 2 2 )
    (3 3 2 2 2 2 2 )
    (3 3 3 2 2 3 2 )
    (3 2 2 2 2 3 2 )
    (2 3 3 2 2 2 2 )
    (2 3 3 3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 2 2 3 2 2 2 )
    (3 3 2 2 2 2 2 )
    (3 3 3 2 2 3 2 )
    (3 2 2 2 2 3 2 )
    (2 3 3 2 2 2 2 )
    (2 3 3 3 2 2 2 )
    (2 3 3 3 2 2 2 )
  )
  (_model . disp 3 -1
  )
)
I 000045 55 8051          1557310133680 disp
(_unit VHDL (display 0 6 (disp 0 14 ))
  (_version v33)
  (_time 1557310133679 2019.05.08 13:08:53)
  (_source (\./src/cica_afisare.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557300311428)
    (_use )
  )
  (_component
    (clk_display
      (_object
        (_port (_internal clock_in ~extSTD.STANDARD.BIT 0 22 (_entity (_in ))))
        (_port (_internal clock_out ~extSTD.STANDARD.BIT 0 23 (_entity (_out ))))
      )
    )
    (avg
      (_object
        (_port (_internal reset_generator ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal reset_filter ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal system_clock ~extSTD.STANDARD.BIT 0 29 (_entity (_in ))))
        (_port (_internal control ~std_logic_vector{2~downto~0}~13 0 30 (_entity (_in ))))
        (_port (_internal length ~std_logic_vector{2~downto~0}~134 0 31 (_entity (_in ))))
        (_port (_internal data ~std_logic_vector{7~downto~0}~136 0 32 (_entity (_out ))))
        (_port (_internal average ~std_logic_vector{7~downto~0}~138 0 33 (_entity (_out ))))
      )
    )
  )
  (_instantiation label_clock_divider 0 37 (_component clk_display )
    (_port
      ((clock_in)(system_clock))
      ((clock_out)(clk))
    )
    (_use (_entity . clk_display)
    )
  )
  (_instantiation label_average 0 38 (_component avg )
    (_port
      ((reset_generator)(reset_generator))
      ((reset_filter)(reset_filter))
      ((system_clock)(system_clock))
      ((control)(control))
      ((length)(length))
      ((data)(data))
      ((average)(average))
    )
    (_use (_entity . avg)
    )
  )
  (_object
    (_port (_internal system_clock ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal control ~std_logic_vector{2~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal length ~std_logic_vector{2~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal reset_generator ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal reset_filter ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal catod ~std_logic_vector{6~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal anod_signal ~std_logic_vector{3~downto~0}~13 0 16 (_architecture (_uni (_string \"0111"\)))))
    (_signal (_internal clk ~extSTD.STANDARD.BIT 0 17 (_architecture (_uni )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal data ~std_logic_vector{7~downto~0}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal average ~std_logic_vector{7~downto~0}~13 0 19 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{3{2~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~1}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 1))))))
    (_type (_internal ~std_logic_vector{7{7~downto~4}~13 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{7{3~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7{7~downto~4}~139 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{7{3~downto~0}~1310 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__40(_architecture 0 0 40 (_process (_simple)(_target(7(3))(7(d_2_0)))(_sensitivity(7)(8)))))
      (line__48(_architecture 1 0 48 (_process (_simple)(_target(6))(_sensitivity(7)(9)(10)))))
      (line__136(_architecture 2 0 136 (_assignment (_simple)(_alias((anod)(anod_signal)))(_target(5))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 3 3 )
    (3 2 3 3 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 2 2 3 2 2 2 )
    (3 3 2 2 2 2 2 )
    (3 3 3 2 2 3 2 )
    (3 2 2 2 2 3 2 )
    (2 3 3 2 2 2 2 )
    (2 3 3 3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 2 2 3 2 2 2 )
    (3 3 2 2 2 2 2 )
    (3 3 3 2 2 3 2 )
    (3 2 2 2 2 3 2 )
    (2 3 3 2 2 2 2 )
    (2 3 3 3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 2 2 3 2 2 2 )
    (3 3 2 2 2 2 2 )
    (3 3 3 2 2 3 2 )
    (3 2 2 2 2 3 2 )
    (2 3 3 2 2 2 2 )
    (2 3 3 3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 2 2 3 2 2 2 )
    (3 3 2 2 2 2 2 )
    (3 3 3 2 2 3 2 )
    (3 2 2 2 2 3 2 )
    (2 3 3 2 2 2 2 )
    (2 3 3 3 2 2 2 )
    (2 3 3 3 2 2 2 )
  )
  (_model . disp 3 -1
  )
)
I 000045 55 2595          1557310482744 disp
(_unit VHDL (display 0 7 (disp 0 13 ))
  (_version v33)
  (_time 1557310482743 2019.05.08 13:14:42)
  (_source (\./src/display.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557310477009)
    (_use )
  )
  (_component
    (clk_display
      (_object
        (_port (_internal clock_in ~extSTD.STANDARD.BIT 0 19 (_entity (_in ))))
        (_port (_internal clock_out ~extSTD.STANDARD.BIT 0 20 (_entity (_out ))))
      )
    )
  )
  (_instantiation label_1 0 24 (_component clk_display )
    (_port
      ((clock_in)(clock))
      ((clock_out)(clk))
    )
    (_use (_entity . clk_display)
    )
  )
  (_object
    (_port (_internal clock ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal catod ~std_logic_vector{6~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal anod_sig ~std_logic_vector{3~downto~0}~13 0 15 (_architecture (_uni (_string \"1110"\)))))
    (_signal (_internal clk ~extSTD.STANDARD.BIT 0 16 (_architecture (_uni )(_event))))
    (_process
      (line__26(_architecture 0 0 26 (_process (_simple)(_target(3(2))(3(1))(3(0))(3(3)))(_sensitivity(3)(4)))))
      (line__37(_architecture 1 0 37 (_process (_simple)(_target(2))(_sensitivity(3)))))
      (line__47(_architecture 2 0 47 (_assignment (_simple)(_alias((anod)(anod_sig)))(_target(1))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 2 )
    (3 3 2 3 )
    (3 2 3 3 )
    (2 3 3 3 )
    (2 2 2 2 2 2 3 )
    (2 2 2 3 2 2 2 )
    (3 3 3 2 2 3 2 )
    (3 2 2 3 3 3 3 )
    (3 3 3 3 3 3 2 )
  )
  (_model . disp 3 -1
  )
)
I 000053 55 1396          1557312492215 debounce_arh
(_unit VHDL (debounce 0 4 (debounce_arh 0 10 ))
  (_version v33)
  (_time 1557312492214 2019.05.08 13:48:12)
  (_source (\./src/debouncer.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557312492202)
    (_use )
  )
  (_object
    (_port (_internal input ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal clock ~extSTD.STANDARD.BIT 0 6 (_entity (_in )(_event))))
    (_port (_internal output ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal s ~std_logic_vector{2~downto~0}~13 0 12 (_architecture (_uni ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(2)(3(2))(3(1))(3(0)))(_sensitivity(1))(_read(0)(3(2))(3(1))(3(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . debounce_arh 1 -1
  )
)
I 000052 55 1072          1557325192573 clk_display
(_unit VHDL (clk_display 0 5 (clk_display 0 10 ))
  (_version v33)
  (_time 1557325192573 2019.05.08 17:19:52)
  (_source (\./src/clk_div_display.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557309173275)
    (_use )
  )
  (_object
    (_port (_internal clock_in ~extSTD.STANDARD.BIT 0 6 (_entity (_in )(_event))))
    (_port (_internal clock_out ~extSTD.STANDARD.BIT 0 7 (_entity (_out ))))
    (_signal (_internal clock_signal ~extSTD.STANDARD.BIT 0 12 (_architecture (_uni ((i 0))))))
    (_variable (_internal count ~extSTD.STANDARD.INTEGER 0 16 (_process 0 ((i 0)))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0))(_read(2)))))
      (line__28(_architecture 1 0 28 (_assignment (_simple)(_alias((clock_out)(clock_signal)))(_target(1))(_sensitivity(2)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . clk_display 2 -1
  )
)
I 000053 55 1396          1557325195108 debounce_arh
(_unit VHDL (debounce 0 4 (debounce_arh 0 10 ))
  (_version v33)
  (_time 1557325195107 2019.05.08 17:19:55)
  (_source (\./src/debouncer.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557312492202)
    (_use )
  )
  (_object
    (_port (_internal input ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal clock ~extSTD.STANDARD.BIT 0 6 (_entity (_in )(_event))))
    (_port (_internal output ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal s ~std_logic_vector{2~downto~0}~13 0 12 (_architecture (_uni ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(2)(3(2))(3(1))(3(0)))(_sensitivity(1))(_read(0)(3(2))(3(1))(3(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . debounce_arh 1 -1
  )
)
V 000045 55 9049          1557325526743 disp
(_unit VHDL (display 0 6 (disp 0 14 ))
  (_version v33)
  (_time 1557325526743 2019.05.08 17:25:26)
  (_source (\./src/cica_afisare.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557325526705)
    (_use )
  )
  (_component
    (debounce
      (_object
        (_port (_internal input ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal clock ~extSTD.STANDARD.BIT 0 30 (_entity (_in ))))
        (_port (_internal output ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
      )
    )
    (clk_display
      (_object
        (_port (_internal clock_in ~extSTD.STANDARD.BIT 0 24 (_entity (_in ))))
        (_port (_internal clock_out ~extSTD.STANDARD.BIT 0 25 (_entity (_out ))))
      )
    )
    (avg
      (_object
        (_port (_internal reset_generator ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal reset_filter ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal system_clock ~extSTD.STANDARD.BIT 0 37 (_entity (_in ))))
        (_port (_internal control ~std_logic_vector{2~downto~0}~13 0 38 (_entity (_in ))))
        (_port (_internal length ~std_logic_vector{2~downto~0}~134 0 39 (_entity (_in ))))
        (_port (_internal data ~std_logic_vector{7~downto~0}~136 0 40 (_entity (_out ))))
        (_port (_internal average ~std_logic_vector{7~downto~0}~138 0 41 (_entity (_out ))))
      )
    )
  )
  (_instantiation label_reset_filter 0 45 (_component debounce )
    (_port
      ((input)(reset_filter))
      ((clock)(clk))
      ((output)(reset_filter_signal))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation label_reset_generator 0 46 (_component debounce )
    (_port
      ((input)(reset_generator))
      ((clock)(clk))
      ((output)(reset_generator_signal))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation label_clock_divider 0 47 (_component clk_display )
    (_port
      ((clock_in)(system_clock))
      ((clock_out)(clk))
    )
    (_use (_entity . clk_display)
    )
  )
  (_instantiation label_average 0 48 (_component avg )
    (_port
      ((reset_generator)(reset_generator_signal))
      ((reset_filter)(reset_filter_signal))
      ((system_clock)(system_clock))
      ((control)(control))
      ((length)(length))
      ((data)(data))
      ((average)(average))
    )
    (_use (_entity . avg)
    )
  )
  (_object
    (_port (_internal system_clock ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal control ~std_logic_vector{2~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal length ~std_logic_vector{2~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal reset_generator ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal reset_filter ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal catod ~std_logic_vector{6~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal anod_signal ~std_logic_vector{3~downto~0}~13 0 16 (_architecture (_uni (_string \"0111"\)))))
    (_signal (_internal clk ~extSTD.STANDARD.BIT 0 17 (_architecture (_uni )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal data ~std_logic_vector{7~downto~0}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal average ~std_logic_vector{7~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal reset_filter_signal ~extieee.std_logic_1164.std_logic 0 20 (_architecture (_uni ))))
    (_signal (_internal reset_generator_signal ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~134 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{3{2~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~1}~13 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 1))))))
    (_type (_internal ~std_logic_vector{7{7~downto~4}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{7{3~downto~0}~13 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7{7~downto~4}~139 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{7{3~downto~0}~1310 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__50(_architecture 0 0 50 (_process (_simple)(_target(7(3))(7(d_2_0)))(_sensitivity(7)(8)))))
      (line__58(_architecture 1 0 58 (_process (_simple)(_target(6))(_sensitivity(7)(9)(10)))))
      (line__146(_architecture 2 0 146 (_assignment (_simple)(_alias((anod)(anod_signal)))(_target(5))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 3 3 )
    (3 2 3 3 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 2 2 3 2 2 2 )
    (3 3 2 2 2 2 2 )
    (3 3 3 2 2 3 2 )
    (3 2 2 2 2 3 2 )
    (2 3 3 2 2 2 2 )
    (2 3 3 3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 2 2 3 2 2 2 )
    (3 3 2 2 2 2 2 )
    (3 3 3 2 2 3 2 )
    (3 2 2 2 2 3 2 )
    (2 3 3 2 2 2 2 )
    (2 3 3 3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 2 2 3 2 2 2 )
    (3 3 2 2 2 2 2 )
    (3 3 3 2 2 3 2 )
    (3 2 2 2 2 3 2 )
    (2 3 3 2 2 2 2 )
    (2 3 3 3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 2 2 3 2 2 2 )
    (3 3 2 2 2 2 2 )
    (3 3 3 2 2 3 2 )
    (3 2 2 2 2 3 2 )
    (2 3 3 2 2 2 2 )
    (2 3 3 3 2 2 2 )
    (2 3 3 3 2 2 2 )
  )
  (_model . disp 3 -1
  )
)
I 000044 55 5046          1557329650481 prg
(_unit VHDL (prg 0 6 (prg 0 12 ))
  (_version v33)
  (_time 1557329650480 2019.05.08 18:34:10)
  (_source (\./src/display_generator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557329592272)
    (_use )
  )
  (_component
    (clk_display
      (_object
        (_port (_internal clock_in ~extSTD.STANDARD.BIT 0 20 (_entity (_in ))))
        (_port (_internal clock_out ~extSTD.STANDARD.BIT 0 21 (_entity (_out ))))
      )
    )
    (clk_div
      (_object
        (_port (_internal clock ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
        (_port (_internal clk ~extSTD.STANDARD.BIT 0 26 (_entity (_out ))))
      )
    )
    (prg1
      (_object
        (_port (_internal clock ~extSTD.STANDARD.BIT 0 15 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~13 0 16 (_entity (_out ))))
      )
    )
  )
  (_instantiation L_div 0 35 (_component clk_display )
    (_port
      ((clock_in)(clock))
      ((clock_out)(clk))
    )
    (_use (_entity . clk_display)
    )
  )
  (_instantiation L_clk 0 36 (_component clk_div )
    (_port
      ((clock)(clock))
      ((clk)(clk_catod))
    )
    (_use (_entity . clk_div)
    )
  )
  (_instantiation L_prg 0 37 (_component prg1 )
    (_port
      ((clock)(clk_catod))
      ((O)(output))
    )
    (_use (_entity . prg1)
    )
  )
  (_object
    (_port (_internal clock ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal anod ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal catod ~std_logic_vector{6~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal clk ~extSTD.STANDARD.BIT 0 29 (_architecture (_uni )(_event))))
    (_signal (_internal clk_catod ~extSTD.STANDARD.BIT 0 30 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~132 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal output ~std_logic_vector{7~downto~0}~132 0 31 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal anod_signal ~std_logic_vector{1~downto~0}~13 0 32 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7{7~downto~4}~13 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{7{3~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__39(_architecture 0 0 39 (_process (_simple)(_target(6(1))(6(0)))(_sensitivity(3)(6)))))
      (line__48(_architecture 1 0 48 (_process (_simple)(_target(2))(_sensitivity(5)(6)))))
      (line__96(_architecture 2 0 96 (_assignment (_simple)(_alias((anod)(anod_signal)))(_target(1))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 2 2 3 2 2 2 )
    (3 3 2 2 2 2 2 )
    (3 3 3 2 2 3 2 )
    (3 2 2 2 2 3 2 )
    (2 3 3 2 2 2 2 )
    (2 3 3 3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 2 2 3 2 2 2 )
    (3 3 2 2 2 2 2 )
    (3 3 3 2 2 3 2 )
    (3 2 2 2 2 3 2 )
    (2 3 3 2 2 2 2 )
    (2 3 3 3 2 2 2 )
    (2 3 3 3 2 2 2 )
  )
  (_model . prg 3 -1
  )
)
I 000044 55 5071          1557330582332 prg
(_unit VHDL (prg 1 6 (prg 1 12 ))
  (_version v33)
  (_time 1557330582331 2019.05.08 18:49:42)
  (_source (\./src/display_generator.vhd\(\./src/display_stud.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557329592272)
    (_use )
  )
  (_component
    (clk_display
      (_object
        (_port (_internal clock_in ~extSTD.STANDARD.BIT 1 20 (_entity (_in ))))
        (_port (_internal clock_out ~extSTD.STANDARD.BIT 1 21 (_entity (_out ))))
      )
    )
    (clk_div
      (_object
        (_port (_internal clock ~extSTD.STANDARD.BIT 1 25 (_entity (_in ))))
        (_port (_internal clk ~extSTD.STANDARD.BIT 1 26 (_entity (_out ))))
      )
    )
    (stud1
      (_object
        (_port (_internal clk ~extSTD.STANDARD.BIT 1 15 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~13 1 16 (_entity (_out ))))
      )
    )
  )
  (_instantiation L_div 1 35 (_component clk_display )
    (_port
      ((clock_in)(clock))
      ((clock_out)(clk))
    )
    (_use (_entity . clk_display)
    )
  )
  (_instantiation L_clk 1 36 (_component clk_div )
    (_port
      ((clock)(clock))
      ((clk)(clk_catod))
    )
    (_use (_entity . clk_div)
    )
  )
  (_instantiation L_prg 1 37 (_component stud1 )
    (_port
      ((clk)(clk_catod))
      ((O)(output))
    )
    (_use (_entity . stud1)
    )
  )
  (_object
    (_port (_internal clock ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal anod ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal catod ~std_logic_vector{6~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 1 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal clk ~extSTD.STANDARD.BIT 1 29 (_architecture (_uni )(_event))))
    (_signal (_internal clk_catod ~extSTD.STANDARD.BIT 1 30 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~132 1 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal output ~std_logic_vector{7~downto~0}~132 1 31 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 1 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal anod_signal ~std_logic_vector{1~downto~0}~13 1 32 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7{7~downto~4}~13 1 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{7{3~downto~0}~13 1 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__39(_architecture 0 1 39 (_process (_simple)(_target(6(1))(6(0)))(_sensitivity(3)(6)))))
      (line__48(_architecture 1 1 48 (_process (_simple)(_target(2))(_sensitivity(5)(6)))))
      (line__96(_architecture 2 1 96 (_assignment (_simple)(_alias((anod)(anod_signal)))(_target(1))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 2 2 3 2 2 2 )
    (3 3 2 2 2 2 2 )
    (3 3 3 2 2 3 2 )
    (3 2 2 2 2 3 2 )
    (2 3 3 2 2 2 2 )
    (2 3 3 3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 2 2 3 2 2 2 )
    (3 3 2 2 2 2 2 )
    (3 3 3 2 2 3 2 )
    (3 2 2 2 2 3 2 )
    (2 3 3 2 2 2 2 )
    (2 3 3 3 2 2 2 )
    (2 3 3 3 2 2 2 )
  )
  (_model . prg 3 -1
  )
)
I 000045 55 5043          1557330701424 stud
(_unit VHDL (stud 0 6 (stud 0 12 ))
  (_version v33)
  (_time 1557330701423 2019.05.08 18:51:41)
  (_source (\./src/display_stud.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557330575259)
    (_use )
  )
  (_component
    (clk_display
      (_object
        (_port (_internal clock_in ~extSTD.STANDARD.BIT 0 20 (_entity (_in ))))
        (_port (_internal clock_out ~extSTD.STANDARD.BIT 0 21 (_entity (_out ))))
      )
    )
    (clk_div
      (_object
        (_port (_internal clock ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
        (_port (_internal clk ~extSTD.STANDARD.BIT 0 26 (_entity (_out ))))
      )
    )
    (stud1
      (_object
        (_port (_internal clk ~extSTD.STANDARD.BIT 0 15 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~13 0 16 (_entity (_out ))))
      )
    )
  )
  (_instantiation L_div 0 35 (_component clk_display )
    (_port
      ((clock_in)(clock))
      ((clock_out)(clk))
    )
    (_use (_entity . clk_display)
    )
  )
  (_instantiation L_clk 0 36 (_component clk_div )
    (_port
      ((clock)(clock))
      ((clk)(clk_catod))
    )
    (_use (_entity . clk_div)
    )
  )
  (_instantiation L_prg 0 37 (_component stud1 )
    (_port
      ((clk)(clk_catod))
      ((O)(output))
    )
    (_use (_entity . stud1)
    )
  )
  (_object
    (_port (_internal clock ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal anod ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal catod ~std_logic_vector{6~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal clk ~extSTD.STANDARD.BIT 0 29 (_architecture (_uni )(_event))))
    (_signal (_internal clk_catod ~extSTD.STANDARD.BIT 0 30 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~132 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal output ~std_logic_vector{7~downto~0}~132 0 31 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal anod_signal ~std_logic_vector{1~downto~0}~13 0 32 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7{7~downto~4}~13 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{7{3~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__39(_architecture 0 0 39 (_process (_simple)(_target(6(1))(6(0)))(_sensitivity(3)(6)))))
      (line__48(_architecture 1 0 48 (_process (_simple)(_target(2))(_sensitivity(5)(6)))))
      (line__96(_architecture 2 0 96 (_assignment (_simple)(_alias((anod)(anod_signal)))(_target(1))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 2 2 3 2 2 2 )
    (3 3 2 2 2 2 2 )
    (3 3 3 2 2 3 2 )
    (3 2 2 2 2 3 2 )
    (2 3 3 2 2 2 2 )
    (2 3 3 3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 2 2 3 2 2 2 )
    (3 3 2 2 2 2 2 )
    (3 3 3 2 2 3 2 )
    (3 2 2 2 2 3 2 )
    (2 3 3 2 2 2 2 )
    (2 3 3 3 2 2 2 )
    (2 3 3 3 2 2 2 )
  )
  (_model . stud 3 -1
  )
)
V 000045 55 5059          1557330907373 stud
(_unit VHDL (stud 0 6 (stud 0 12 ))
  (_version v33)
  (_time 1557330907372 2019.05.08 18:55:07)
  (_source (\./src/display_stud.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557330575259)
    (_use )
  )
  (_component
    (clk_display
      (_object
        (_port (_internal clock_in ~extSTD.STANDARD.BIT 0 20 (_entity (_in ))))
        (_port (_internal clock_out ~extSTD.STANDARD.BIT 0 21 (_entity (_out ))))
      )
    )
    (clk_div
      (_object
        (_port (_internal clock ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
        (_port (_internal clk ~extSTD.STANDARD.BIT 0 26 (_entity (_out ))))
      )
    )
    (stud1
      (_object
        (_port (_internal clk ~extSTD.STANDARD.BIT 0 15 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~13 0 16 (_entity (_out ))))
      )
    )
  )
  (_instantiation L_div 0 35 (_component clk_display )
    (_port
      ((clock_in)(clock))
      ((clock_out)(clk))
    )
    (_use (_entity . clk_display)
    )
  )
  (_instantiation L_clk 0 36 (_component clk_div )
    (_port
      ((clock)(clock))
      ((clk)(clk_catod))
    )
    (_use (_entity . clk_div)
    )
  )
  (_instantiation L_prg 0 37 (_component stud1 )
    (_port
      ((clk)(clk_catod))
      ((O)(output))
    )
    (_use (_entity . stud1)
    )
  )
  (_object
    (_port (_internal clock ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal anod ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal catod ~std_logic_vector{6~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal clk ~extSTD.STANDARD.BIT 0 29 (_architecture (_uni )(_event))))
    (_signal (_internal clk_catod ~extSTD.STANDARD.BIT 0 30 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~132 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal output ~std_logic_vector{7~downto~0}~132 0 31 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal anod_signal ~std_logic_vector{1~downto~0}~13 0 32 (_architecture (_uni (_string \"01"\)))))
    (_type (_internal ~std_logic_vector{7{7~downto~4}~13 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{7{3~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__39(_architecture 0 0 39 (_process (_simple)(_target(6(1))(6(0)))(_sensitivity(3)(6)))))
      (line__48(_architecture 1 0 48 (_process (_simple)(_target(2))(_sensitivity(5)(6)))))
      (line__96(_architecture 2 0 96 (_assignment (_simple)(_alias((anod)(anod_signal)))(_target(1))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 2 2 3 2 2 2 )
    (3 3 2 2 2 2 2 )
    (3 3 3 2 2 3 2 )
    (3 2 2 2 2 3 2 )
    (2 3 3 2 2 2 2 )
    (2 3 3 3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 2 2 3 2 2 2 )
    (3 3 2 2 2 2 2 )
    (3 3 3 2 2 3 2 )
    (3 2 2 2 2 3 2 )
    (2 3 3 2 2 2 2 )
    (2 3 3 3 2 2 2 )
    (2 3 3 3 2 2 2 )
  )
  (_model . stud 3 -1
  )
)
V 000044 55 5087          1557330915045 prg
(_unit VHDL (prg 1 6 (prg 1 12 ))
  (_version v33)
  (_time 1557330915044 2019.05.08 18:55:15)
  (_source (\./src/display_generator.vhd\(\./src/display_prg.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557329592272)
    (_use )
  )
  (_component
    (clk_display
      (_object
        (_port (_internal clock_in ~extSTD.STANDARD.BIT 1 20 (_entity (_in ))))
        (_port (_internal clock_out ~extSTD.STANDARD.BIT 1 21 (_entity (_out ))))
      )
    )
    (clk_div
      (_object
        (_port (_internal clock ~extSTD.STANDARD.BIT 1 25 (_entity (_in ))))
        (_port (_internal clk ~extSTD.STANDARD.BIT 1 26 (_entity (_out ))))
      )
    )
    (prg1
      (_object
        (_port (_internal clock ~extSTD.STANDARD.BIT 1 15 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~13 1 16 (_entity (_out ))))
      )
    )
  )
  (_instantiation L_div 1 35 (_component clk_display )
    (_port
      ((clock_in)(clock))
      ((clock_out)(clk))
    )
    (_use (_entity . clk_display)
    )
  )
  (_instantiation L_clk 1 36 (_component clk_div )
    (_port
      ((clock)(clock))
      ((clk)(clk_catod))
    )
    (_use (_entity . clk_div)
    )
  )
  (_instantiation L_prg 1 37 (_component prg1 )
    (_port
      ((clock)(clk_catod))
      ((O)(output))
    )
    (_use (_entity . prg1)
    )
  )
  (_object
    (_port (_internal clock ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal anod ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal catod ~std_logic_vector{6~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 1 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal clk ~extSTD.STANDARD.BIT 1 29 (_architecture (_uni )(_event))))
    (_signal (_internal clk_catod ~extSTD.STANDARD.BIT 1 30 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~132 1 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal output ~std_logic_vector{7~downto~0}~132 1 31 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 1 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal anod_signal ~std_logic_vector{1~downto~0}~13 1 32 (_architecture (_uni (_string \"01"\)))))
    (_type (_internal ~std_logic_vector{7{7~downto~4}~13 1 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{7{3~downto~0}~13 1 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__39(_architecture 0 1 39 (_process (_simple)(_target(6(1))(6(0)))(_sensitivity(3)(6)))))
      (line__48(_architecture 1 1 48 (_process (_simple)(_target(2))(_sensitivity(5)(6)))))
      (line__96(_architecture 2 1 96 (_assignment (_simple)(_alias((anod)(anod_signal)))(_target(1))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 2 2 3 2 2 2 )
    (3 3 2 2 2 2 2 )
    (3 3 3 2 2 3 2 )
    (3 2 2 2 2 3 2 )
    (2 3 3 2 2 2 2 )
    (2 3 3 3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 2 2 3 2 2 2 )
    (3 3 2 2 2 2 2 )
    (3 3 3 2 2 3 2 )
    (3 2 2 2 2 3 2 )
    (2 3 3 2 2 2 2 )
    (2 3 3 3 2 2 2 )
    (2 3 3 3 2 2 2 )
  )
  (_model . prg 3 -1
  )
)
I 000047 55 5089          1557331179508 square
(_unit VHDL (square 0 6 (square 0 12 ))
  (_version v33)
  (_time 1557331179507 2019.05.08 18:59:39)
  (_source (\./src/display_square.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557331179483)
    (_use )
  )
  (_component
    (clk_display
      (_object
        (_port (_internal clock_in ~extSTD.STANDARD.BIT 0 20 (_entity (_in ))))
        (_port (_internal clock_out ~extSTD.STANDARD.BIT 0 21 (_entity (_out ))))
      )
    )
    (clk_div
      (_object
        (_port (_internal clock ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
        (_port (_internal clk ~extSTD.STANDARD.BIT 0 26 (_entity (_out ))))
      )
    )
    (square_wave
      (_object
        (_port (_internal clock ~extSTD.STANDARD.BIT 0 15 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~13 0 16 (_entity (_out ))))
      )
    )
  )
  (_instantiation L_div 0 35 (_component clk_display )
    (_port
      ((clock_in)(clock))
      ((clock_out)(clk))
    )
    (_use (_entity . clk_display)
    )
  )
  (_instantiation L_clk 0 36 (_component clk_div )
    (_port
      ((clock)(clock))
      ((clk)(clk_catod))
    )
    (_use (_entity . clk_div)
    )
  )
  (_instantiation L_prg 0 37 (_component square_wave )
    (_port
      ((clock)(clk_catod))
      ((O)(output))
    )
    (_use (_entity . square_wave)
    )
  )
  (_object
    (_port (_internal clock ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal anod ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal catod ~std_logic_vector{6~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal clk ~extSTD.STANDARD.BIT 0 29 (_architecture (_uni )(_event))))
    (_signal (_internal clk_catod ~extSTD.STANDARD.BIT 0 30 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~132 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal output ~std_logic_vector{7~downto~0}~132 0 31 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal anod_signal ~std_logic_vector{1~downto~0}~13 0 32 (_architecture (_uni (_string \"01"\)))))
    (_type (_internal ~std_logic_vector{7{7~downto~4}~13 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{7{3~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__39(_architecture 0 0 39 (_process (_simple)(_target(6(1))(6(0)))(_sensitivity(3)(6)))))
      (line__48(_architecture 1 0 48 (_process (_simple)(_target(2))(_sensitivity(5)(6)))))
      (line__96(_architecture 2 0 96 (_assignment (_simple)(_alias((anod)(anod_signal)))(_target(1))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 2 2 3 2 2 2 )
    (3 3 2 2 2 2 2 )
    (3 3 3 2 2 3 2 )
    (3 2 2 2 2 3 2 )
    (2 3 3 2 2 2 2 )
    (2 3 3 3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 2 2 3 2 2 2 )
    (3 3 2 2 2 2 2 )
    (3 3 3 2 2 3 2 )
    (3 2 2 2 2 3 2 )
    (2 3 3 2 2 2 2 )
    (2 3 3 3 2 2 2 )
    (2 3 3 3 2 2 2 )
  )
  (_model . square 3 -1
  )
)
V 000047 55 5468          1557332099429 square
(_unit VHDL (square 0 6 (square 0 12 ))
  (_version v33)
  (_time 1557332099429 2019.05.08 19:14:59)
  (_source (\./src/display_square.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557332099390)
    (_use )
  )
  (_component
    (clk_display
      (_object
        (_port (_internal clock_in ~extSTD.STANDARD.BIT 0 20 (_entity (_in ))))
        (_port (_internal clock_out ~extSTD.STANDARD.BIT 0 21 (_entity (_out ))))
      )
    )
    (clk_div
      (_object
        (_port (_internal clock ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
        (_port (_internal clk ~extSTD.STANDARD.BIT 0 26 (_entity (_out ))))
      )
    )
    (square_wave
      (_object
        (_port (_internal clock ~extSTD.STANDARD.BIT 0 15 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~13 0 16 (_entity (_out ))))
      )
    )
  )
  (_instantiation L_div 0 35 (_component clk_display )
    (_port
      ((clock_in)(clock))
      ((clock_out)(clk))
    )
    (_use (_entity . clk_display)
    )
  )
  (_instantiation L_clk 0 36 (_component clk_div )
    (_port
      ((clock)(clock))
      ((clk)(clk_catod))
    )
    (_use (_entity . clk_div)
    )
  )
  (_instantiation L_prg 0 37 (_component square_wave )
    (_port
      ((clock)(clk_catod))
      ((O)(output))
    )
    (_use (_entity . square_wave)
    )
  )
  (_object
    (_port (_internal clock ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal anod ~std_logic_vector{7~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal catod ~std_logic_vector{6~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal clk ~extSTD.STANDARD.BIT 0 29 (_architecture (_uni )(_event))))
    (_signal (_internal clk_catod ~extSTD.STANDARD.BIT 0 30 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~132 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal output ~std_logic_vector{7~downto~0}~132 0 31 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal anod_signal ~std_logic_vector{1~downto~0}~13 0 32 (_architecture (_uni (_string \"01"\)))))
    (_type (_internal ~std_logic_vector{7{7~downto~4}~13 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{7{3~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7{1~downto~0}~13 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7{7~downto~2}~13 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 2))))))
    (_process
      (line__39(_architecture 0 0 39 (_process (_simple)(_target(6(1))(6(0)))(_sensitivity(3)(6)))))
      (line__48(_architecture 1 0 48 (_process (_simple)(_target(2))(_sensitivity(5)(6)))))
      (line__96(_architecture 2 0 96 (_assignment (_simple)(_alias((anod(d_1_0))(anod_signal)))(_target(1(d_1_0)))(_sensitivity(6)))))
      (line__97(_architecture 3 0 97 (_assignment (_simple)(_target(1(d_7_2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 2 2 3 2 2 2 )
    (3 3 2 2 2 2 2 )
    (3 3 3 2 2 3 2 )
    (3 2 2 2 2 3 2 )
    (2 3 3 2 2 2 2 )
    (2 3 3 3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 2 2 3 2 2 2 )
    (3 3 2 2 2 2 2 )
    (3 3 3 2 2 3 2 )
    (3 2 2 2 2 3 2 )
    (2 3 3 2 2 2 2 )
    (2 3 3 3 2 2 2 )
    (2 3 3 3 2 2 2 )
    (3 3 3 3 3 3 )
  )
  (_model . square 4 -1
  )
)
I 000044 55 6371          1557332669190 gen
(_unit VHDL (gen 0 6 (gen 0 14 ))
  (_version v33)
  (_time 1557332669189 2019.05.08 19:24:29)
  (_source (\./src/display_generator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557332669155)
    (_use )
  )
  (_component
    (clk_display
      (_object
        (_port (_internal clock_in ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
        (_port (_internal clock_out ~extSTD.STANDARD.BIT 0 26 (_entity (_out ))))
      )
    )
    (clk_div
      (_object
        (_port (_internal clock ~extSTD.STANDARD.BIT 0 30 (_entity (_in ))))
        (_port (_internal clk ~extSTD.STANDARD.BIT 0 31 (_entity (_out ))))
      )
    )
    (generator
      (_object
        (_port (_internal system_clock ~extSTD.STANDARD.BIT 0 17 (_entity (_in ))))
        (_port (_internal control ~std_logic_vector{2~downto~0}~13 0 18 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal data ~std_logic_vector{7~downto~0}~13 0 20 (_entity (_out ))))
        (_port (_internal data_clock ~extSTD.STANDARD.BIT 0 21 (_entity (_out ))))
      )
    )
  )
  (_instantiation L_div 0 41 (_component clk_display )
    (_port
      ((clock_in)(clock))
      ((clock_out)(clk))
    )
    (_use (_entity . clk_display)
    )
  )
  (_instantiation L_clk 0 42 (_component clk_div )
    (_port
      ((clock)(clock))
      ((clk)(clk_catod))
    )
    (_use (_entity . clk_div)
    )
  )
  (_instantiation L_prg 0 43 (_component generator )
    (_port
      ((system_clock)(clk_catod))
      ((control)(control))
      ((reset)(reset_generator))
      ((data)(output))
      ((data_clock)(d_clock))
    )
    (_use (_entity . generator)
    )
  )
  (_object
    (_port (_internal clock ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_port (_internal reset_generator ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal control ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal anod ~std_logic_vector{7~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal catod ~std_logic_vector{6~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal clk ~extSTD.STANDARD.BIT 0 34 (_architecture (_uni )(_event))))
    (_signal (_internal clk_catod ~extSTD.STANDARD.BIT 0 35 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~132 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal output ~std_logic_vector{7~downto~0}~132 0 36 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal anod_signal ~std_logic_vector{1~downto~0}~13 0 37 (_architecture (_uni (_string \"01"\)))))
    (_signal (_internal d_clock ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7{7~downto~4}~13 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{7{3~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7{1~downto~0}~13 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7{7~downto~2}~13 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 2))))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(8(1))(8(0)))(_sensitivity(5)(8)))))
      (line__54(_architecture 1 0 54 (_process (_simple)(_target(4))(_sensitivity(7)(8)))))
      (line__102(_architecture 2 0 102 (_assignment (_simple)(_alias((anod(d_1_0))(anod_signal)))(_target(3(d_1_0)))(_sensitivity(8)))))
      (line__103(_architecture 3 0 103 (_assignment (_simple)(_target(3(d_7_2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 2 2 3 2 2 2 )
    (3 3 2 2 2 2 2 )
    (3 3 3 2 2 3 2 )
    (3 2 2 2 2 3 2 )
    (2 3 3 2 2 2 2 )
    (2 3 3 3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 2 2 3 2 2 2 )
    (3 3 2 2 2 2 2 )
    (3 3 3 2 2 3 2 )
    (3 2 2 2 2 3 2 )
    (2 3 3 2 2 2 2 )
    (2 3 3 3 2 2 2 )
    (2 3 3 3 2 2 2 )
    (3 3 3 3 3 3 )
  )
  (_model . gen 4 -1
  )
)
V 000044 55 6337          1557346730445 gen
(_unit VHDL (gen 0 6 (gen 0 14 ))
  (_version v33)
  (_time 1557346730445 2019.05.08 23:18:50)
  (_source (\./src/display_generator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557332669155)
    (_use )
  )
  (_component
    (clk_display
      (_object
        (_port (_internal clock_in ~extSTD.STANDARD.BIT 0 25 (_entity (_in ))))
        (_port (_internal clock_out ~extSTD.STANDARD.BIT 0 26 (_entity (_out ))))
      )
    )
    (clk_div
      (_object
        (_port (_internal clock ~extSTD.STANDARD.BIT 0 30 (_entity (_in ))))
        (_port (_internal clk ~extSTD.STANDARD.BIT 0 31 (_entity (_out ))))
      )
    )
    (generator
      (_object
        (_port (_internal system_clock ~extSTD.STANDARD.BIT 0 17 (_entity (_in ))))
        (_port (_internal control ~std_logic_vector{2~downto~0}~13 0 18 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal data ~std_logic_vector{7~downto~0}~13 0 20 (_entity (_out ))))
        (_port (_internal data_clock ~extSTD.STANDARD.BIT 0 21 (_entity (_out ))))
      )
    )
  )
  (_instantiation L_div 0 41 (_component clk_display )
    (_port
      ((clock_in)(clock))
      ((clock_out)(clk))
    )
    (_use (_entity . clk_display)
    )
  )
  (_instantiation L_clk 0 42 (_component clk_div )
    (_port
      ((clock)(clock))
      ((clk)(clk_catod))
    )
    (_use (_entity . clk_div)
    )
  )
  (_instantiation L_prg 0 43 (_component generator )
    (_port
      ((system_clock)(clk_catod))
      ((control)(control))
      ((reset)(reset_generator))
      ((data)(output))
      ((data_clock)(d_clock))
    )
    (_use (_entity . generator)
    )
  )
  (_object
    (_port (_internal clock ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_port (_internal reset_generator ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal control ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal anod ~std_logic_vector{7~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal catod ~std_logic_vector{6~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal clk ~extSTD.STANDARD.BIT 0 34 (_architecture (_uni )(_event))))
    (_signal (_internal clk_catod ~extSTD.STANDARD.BIT 0 35 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~132 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal output ~std_logic_vector{7~downto~0}~132 0 36 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal anod_signal ~std_logic_vector{1~downto~0}~13 0 37 (_architecture (_uni (_string \"01"\)))))
    (_signal (_internal d_clock ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7{7~downto~4}~13 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{7{3~downto~0}~13 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7{1~downto~0}~13 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7{7~downto~2}~13 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 2))))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(8(1))(8(0)))(_sensitivity(5)(8)))))
      (line__54(_architecture 1 0 54 (_process (_simple)(_target(4))(_sensitivity(7)(8)))))
      (line__100(_architecture 2 0 100 (_assignment (_simple)(_alias((anod(d_1_0))(anod_signal)))(_target(3(d_1_0)))(_sensitivity(8)))))
      (line__101(_architecture 3 0 101 (_assignment (_simple)(_target(3(d_7_2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 2 2 3 2 2 2 )
    (3 3 2 2 2 2 2 )
    (3 3 3 2 2 3 2 )
    (3 2 2 2 2 3 2 )
    (2 3 3 2 2 2 2 )
    (2 3 3 3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 2 2 3 2 2 2 )
    (3 3 2 2 2 2 2 )
    (3 3 3 2 2 3 2 )
    (3 2 2 2 2 3 2 )
    (2 3 3 2 2 2 2 )
    (2 3 3 3 2 2 2 )
    (3 3 3 3 3 3 )
  )
  (_model . gen 4 -1
  )
)
I 000047 55 5213          1557393363119 filter
(_unit VHDL (filter 0 4 (filter 0 13 ))
  (_version v33)
  (_time 1557393363118 2019.05.09 12:16:03)
  (_source (\./src/filter.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557393363103)
    (_use )
  )
  (_component
    (sum
      (_object
        (_port (_internal data ~std_logic_vector{7~downto~0}~13 0 16 (_entity (_in ))))
        (_port (_internal clock ~extSTD.STANDARD.BIT 0 17 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal Sum2 ~std_logic_vector{8~downto~0}~13 0 19 (_entity (_out ))))
        (_port (_internal Sum4 ~std_logic_vector{9~downto~0}~13 0 20 (_entity (_out ))))
        (_port (_internal Sum8 ~std_logic_vector{10~downto~0}~13 0 21 (_entity (_out ))))
        (_port (_internal Sum16 ~std_logic_vector{11~downto~0}~13 0 22 (_entity (_out ))))
      )
    )
  )
  (_instantiation Addition 0 33 (_component sum )
    (_port
      ((data)(data))
      ((clock)(system_clock))
      ((reset)(reset_filter))
      ((Sum2)(sum_2))
      ((Sum4)(sum_4))
      ((Sum8)(sum_8))
      ((Sum16)(sum_16))
    )
    (_use (_entity . sum)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal data ~std_logic_vector{7~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal data_clock ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_port (_internal system_clock ~extSTD.STANDARD.BIT 0 7 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal lengthh ~std_logic_vector{2~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal reset_filter ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal average ~std_logic_vector{7~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~134 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal sum_2 ~std_logic_vector{8~downto~0}~134 0 25 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~136 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal sum_4 ~std_logic_vector{9~downto~0}~136 0 26 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~138 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal sum_8 ~std_logic_vector{10~downto~0}~138 0 27 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1310 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal sum_16 ~std_logic_vector{11~downto~0}~1310 0 28 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal avrg ~std_logic_vector{7~downto~0}~1312 0 30 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8{8~downto~1}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 1))))))
    (_type (_internal ~std_logic_vector{9{9~downto~2}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 2))))))
    (_type (_internal ~std_logic_vector{10{10~downto~3}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 3))))))
    (_type (_internal ~std_logic_vector{11{11~downto~4}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 4))))))
    (_process
      (line__35(_architecture 0 0 35 (_process (_simple)(_target(5)(10))(_sensitivity(2)(3)(4)(10))(_read(6(d_8_1))(7(d_9_2))(8(d_10_3))(9(d_11_4))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_static
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . filter 1 -1
  )
)
I 000044 55 1028          1557394048559 div
(_unit VHDL (clk_div 0 4 (div 0 9 ))
  (_version v33)
  (_time 1557394048556 2019.05.09 12:27:28)
  (_source (\./src/clk_divider.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557163063041)
    (_use )
  )
  (_object
    (_port (_internal clock ~extSTD.STANDARD.BIT 0 5 (_entity (_in )(_event))))
    (_port (_internal clk ~extSTD.STANDARD.BIT 0 7 (_entity (_out ))))
    (_signal (_internal clk_signal ~extSTD.STANDARD.BIT 0 11 (_architecture (_uni ((i 0))))))
    (_variable (_internal count ~extSTD.STANDARD.INTEGER 0 15 (_process 0 ((i 0)))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(2))(_sensitivity(0))(_read(2)))))
      (line__26(_architecture 1 0 26 (_assignment (_simple)(_alias((clk)(clk_signal)))(_target(1))(_sensitivity(2)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . div 2 -1
  )
)
I 000044 55 1028          1557394127904 div
(_unit VHDL (clk_div 0 4 (div 0 9 ))
  (_version v33)
  (_time 1557394127903 2019.05.09 12:28:47)
  (_source (\./src/clk_divider.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557163063041)
    (_use )
  )
  (_object
    (_port (_internal clock ~extSTD.STANDARD.BIT 0 5 (_entity (_in )(_event))))
    (_port (_internal clk ~extSTD.STANDARD.BIT 0 7 (_entity (_out ))))
    (_signal (_internal clk_signal ~extSTD.STANDARD.BIT 0 11 (_architecture (_uni ((i 0))))))
    (_variable (_internal count ~extSTD.STANDARD.INTEGER 0 15 (_process 0 ((i 0)))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(2))(_sensitivity(0))(_read(2)))))
      (line__26(_architecture 1 0 26 (_assignment (_simple)(_alias((clk)(clk_signal)))(_target(1))(_sensitivity(2)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . div 2 -1
  )
)
I 000045 55 8707          1557394515683 avgg
(_unit VHDL (avgg 0 6 (avgg 0 16 ))
  (_version v33)
  (_time 1557394515680 2019.05.09 12:35:15)
  (_source (\./src/display_avg.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557394382885)
    (_use )
  )
  (_component
    (clk_display
      (_object
        (_port (_internal clock_in ~extSTD.STANDARD.BIT 0 29 (_entity (_in ))))
        (_port (_internal clock_out ~extSTD.STANDARD.BIT 0 30 (_entity (_out ))))
      )
    )
    (avg
      (_object
        (_port (_internal reset_generator ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal reset_filter ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal system_clock ~extSTD.STANDARD.BIT 0 21 (_entity (_in ))))
        (_port (_internal control ~std_logic_vector{2~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal lengthh ~std_logic_vector{2~downto~0}~134 0 23 (_entity (_in ))))
        (_port (_internal data ~std_logic_vector{7~downto~0}~13 0 24 (_entity (_out ))))
        (_port (_internal average ~std_logic_vector{7~downto~0}~136 0 25 (_entity (_out ))))
      )
    )
  )
  (_instantiation L_div 0 41 (_component clk_display )
    (_port
      ((clock_in)(clock))
      ((clock_out)(clk))
    )
    (_use (_entity . clk_display)
    )
  )
  (_instantiation L_avg 0 42 (_component avg )
    (_port
      ((reset_generator)(reset_generator))
      ((reset_filter)(reset_filter))
      ((system_clock)(clock))
      ((control)(control))
      ((lengthh)(lengthh))
      ((data)(output_data))
      ((average)(output_average))
    )
  )
  (_object
    (_port (_internal clock ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_port (_internal reset_generator ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal reset_filter ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal control ~std_logic_vector{2~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal lengthh ~std_logic_vector{2~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal anod ~std_logic_vector{7~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal catod ~std_logic_vector{6~downto~0}~12 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~134 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal clk ~extSTD.STANDARD.BIT 0 33 (_architecture (_uni )(_event))))
    (_signal (_internal clk_catod ~extSTD.STANDARD.BIT 0 34 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal output ~std_logic_vector{7~downto~0}~138 0 35 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal anod_signal ~std_logic_vector{3~downto~0}~13 0 36 (_architecture (_uni (_string \"0111"\)))))
    (_signal (_internal output_data ~std_logic_vector{7~downto~0}~138 0 37 (_architecture (_uni ))))
    (_signal (_internal output_average ~std_logic_vector{7~downto~0}~138 0 38 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3{2~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~1}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 1))))))
    (_type (_internal ~std_logic_vector{7{7~downto~4}~13 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{7{3~downto~0}~13 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7{7~downto~4}~139 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{7{3~downto~0}~1310 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7{3~downto~0}~1311 0 142 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7{7~downto~4}~1312 0 143 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(10(3))(10(d_2_0)))(_sensitivity(7)(10)))))
      (line__52(_architecture 1 0 52 (_process (_simple)(_target(6))(_sensitivity(10)(11)(12)))))
      (line__142(_architecture 2 0 142 (_assignment (_simple)(_alias((anod(d_3_0))(anod_signal)))(_target(5(d_3_0)))(_sensitivity(10)))))
      (line__143(_architecture 3 0 143 (_assignment (_simple)(_target(5(d_7_4))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 3 3 )
    (3 2 3 3 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 2 2 3 2 2 2 )
    (3 3 2 2 2 2 2 )
    (3 3 3 2 2 3 2 )
    (3 2 2 2 2 3 2 )
    (2 3 3 2 2 2 2 )
    (2 3 3 3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 2 2 3 2 2 2 )
    (3 3 2 2 2 2 2 )
    (3 3 3 2 2 3 2 )
    (3 2 2 2 2 3 2 )
    (2 3 3 2 2 2 2 )
    (2 3 3 3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 2 2 3 2 2 2 )
    (3 3 2 2 2 2 2 )
    (3 3 3 2 2 3 2 )
    (3 2 2 2 2 3 2 )
    (2 3 3 2 2 2 2 )
    (2 3 3 3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 2 2 3 2 2 2 )
    (3 3 2 2 2 2 2 )
    (3 3 3 2 2 3 2 )
    (3 2 2 2 2 3 2 )
    (2 3 3 2 2 2 2 )
    (2 3 3 3 2 2 2 )
    (3 3 3 3 3 3 3 )
    (3 3 3 3 )
  )
  (_model . avgg 4 -1
  )
)
I 000045 55 8707          1557394579527 avgg
(_unit VHDL (avgg 0 6 (avgg 0 16 ))
  (_version v33)
  (_time 1557394579526 2019.05.09 12:36:19)
  (_source (\./src/display_avg.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557394382885)
    (_use )
  )
  (_component
    (clk_display
      (_object
        (_port (_internal clock_in ~extSTD.STANDARD.BIT 0 29 (_entity (_in ))))
        (_port (_internal clock_out ~extSTD.STANDARD.BIT 0 30 (_entity (_out ))))
      )
    )
    (avg
      (_object
        (_port (_internal reset_generator ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal reset_filter ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal system_clock ~extSTD.STANDARD.BIT 0 21 (_entity (_in ))))
        (_port (_internal control ~std_logic_vector{2~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal lengthh ~std_logic_vector{2~downto~0}~134 0 23 (_entity (_in ))))
        (_port (_internal data ~std_logic_vector{7~downto~0}~13 0 24 (_entity (_out ))))
        (_port (_internal average ~std_logic_vector{7~downto~0}~136 0 25 (_entity (_out ))))
      )
    )
  )
  (_instantiation L_div 0 41 (_component clk_display )
    (_port
      ((clock_in)(clock))
      ((clock_out)(clk))
    )
    (_use (_entity . clk_display)
    )
  )
  (_instantiation L_avg 0 42 (_component avg )
    (_port
      ((reset_generator)(reset_generator))
      ((reset_filter)(reset_filter))
      ((system_clock)(clock))
      ((control)(control))
      ((lengthh)(lengthh))
      ((data)(output_data))
      ((average)(output_average))
    )
  )
  (_object
    (_port (_internal clock ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_port (_internal reset_generator ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal reset_filter ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal control ~std_logic_vector{2~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal lengthh ~std_logic_vector{2~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal anod ~std_logic_vector{7~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal catod ~std_logic_vector{6~downto~0}~12 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~134 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal clk ~extSTD.STANDARD.BIT 0 33 (_architecture (_uni )(_event))))
    (_signal (_internal clk_catod ~extSTD.STANDARD.BIT 0 34 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal output ~std_logic_vector{7~downto~0}~138 0 35 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal anod_signal ~std_logic_vector{3~downto~0}~13 0 36 (_architecture (_uni (_string \"0111"\)))))
    (_signal (_internal output_data ~std_logic_vector{7~downto~0}~138 0 37 (_architecture (_uni ))))
    (_signal (_internal output_average ~std_logic_vector{7~downto~0}~138 0 38 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3{2~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~1}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 1))))))
    (_type (_internal ~std_logic_vector{7{7~downto~4}~13 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{7{3~downto~0}~13 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7{7~downto~4}~139 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{7{3~downto~0}~1310 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7{3~downto~0}~1311 0 142 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7{7~downto~4}~1312 0 143 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(10(3))(10(d_2_0)))(_sensitivity(7)(10)))))
      (line__52(_architecture 1 0 52 (_process (_simple)(_target(6))(_sensitivity(10)(11)(12)))))
      (line__142(_architecture 2 0 142 (_assignment (_simple)(_alias((anod(d_3_0))(anod_signal)))(_target(5(d_3_0)))(_sensitivity(10)))))
      (line__143(_architecture 3 0 143 (_assignment (_simple)(_target(5(d_7_4))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 3 3 )
    (3 2 3 3 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 2 2 3 2 2 2 )
    (3 3 2 2 2 2 2 )
    (3 3 3 2 2 3 2 )
    (3 2 2 2 2 3 2 )
    (2 3 3 2 2 2 2 )
    (2 3 3 3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 2 2 3 2 2 2 )
    (3 3 2 2 2 2 2 )
    (3 3 3 2 2 3 2 )
    (3 2 2 2 2 3 2 )
    (2 3 3 2 2 2 2 )
    (2 3 3 3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 2 2 3 2 2 2 )
    (3 3 2 2 2 2 2 )
    (3 3 3 2 2 3 2 )
    (3 2 2 2 2 3 2 )
    (2 3 3 2 2 2 2 )
    (2 3 3 3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 2 2 3 2 2 2 )
    (3 3 2 2 2 2 2 )
    (3 3 3 2 2 3 2 )
    (3 2 2 2 2 3 2 )
    (2 3 3 2 2 2 2 )
    (2 3 3 3 2 2 2 )
    (3 3 3 3 3 3 3 )
    (3 3 3 3 )
  )
  (_model . avgg 4 -1
  )
)
I 000045 55 8710          1557394604364 avgg
(_unit VHDL (avgg 0 6 (avgg 0 16 ))
  (_version v33)
  (_time 1557394604363 2019.05.09 12:36:44)
  (_source (\./src/display_avg.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557394382885)
    (_use )
  )
  (_component
    (clk_display
      (_object
        (_port (_internal clock_in ~extSTD.STANDARD.BIT 0 29 (_entity (_in ))))
        (_port (_internal clock_out ~extSTD.STANDARD.BIT 0 30 (_entity (_out ))))
      )
    )
    (avg
      (_object
        (_port (_internal reset_generator ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal reset_filter ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal system_clock ~extSTD.STANDARD.BIT 0 21 (_entity (_in ))))
        (_port (_internal control ~std_logic_vector{2~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal lengthh ~std_logic_vector{2~downto~0}~134 0 23 (_entity (_in ))))
        (_port (_internal data ~std_logic_vector{7~downto~0}~13 0 24 (_entity (_out ))))
        (_port (_internal average ~std_logic_vector{7~downto~0}~136 0 25 (_entity (_out ))))
      )
    )
  )
  (_instantiation L_div 0 41 (_component clk_display )
    (_port
      ((clock_in)(clock))
      ((clock_out)(clk))
    )
    (_use (_entity . clk_display)
    )
  )
  (_instantiation L_avgggg 0 42 (_component avg )
    (_port
      ((reset_generator)(reset_generator))
      ((reset_filter)(reset_filter))
      ((system_clock)(clock))
      ((control)(control))
      ((lengthh)(lengthh))
      ((data)(output_data))
      ((average)(output_average))
    )
  )
  (_object
    (_port (_internal clock ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_port (_internal reset_generator ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal reset_filter ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal control ~std_logic_vector{2~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal lengthh ~std_logic_vector{2~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal anod ~std_logic_vector{7~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal catod ~std_logic_vector{6~downto~0}~12 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~134 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal clk ~extSTD.STANDARD.BIT 0 33 (_architecture (_uni )(_event))))
    (_signal (_internal clk_catod ~extSTD.STANDARD.BIT 0 34 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal output ~std_logic_vector{7~downto~0}~138 0 35 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal anod_signal ~std_logic_vector{3~downto~0}~13 0 36 (_architecture (_uni (_string \"0111"\)))))
    (_signal (_internal output_data ~std_logic_vector{7~downto~0}~138 0 37 (_architecture (_uni ))))
    (_signal (_internal output_average ~std_logic_vector{7~downto~0}~138 0 38 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3{2~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~1}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 1))))))
    (_type (_internal ~std_logic_vector{7{7~downto~4}~13 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{7{3~downto~0}~13 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7{7~downto~4}~139 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{7{3~downto~0}~1310 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7{3~downto~0}~1311 0 142 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7{7~downto~4}~1312 0 143 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(10(3))(10(d_2_0)))(_sensitivity(7)(10)))))
      (line__52(_architecture 1 0 52 (_process (_simple)(_target(6))(_sensitivity(10)(11)(12)))))
      (line__142(_architecture 2 0 142 (_assignment (_simple)(_alias((anod(d_3_0))(anod_signal)))(_target(5(d_3_0)))(_sensitivity(10)))))
      (line__143(_architecture 3 0 143 (_assignment (_simple)(_target(5(d_7_4))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 3 3 )
    (3 2 3 3 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 2 2 3 2 2 2 )
    (3 3 2 2 2 2 2 )
    (3 3 3 2 2 3 2 )
    (3 2 2 2 2 3 2 )
    (2 3 3 2 2 2 2 )
    (2 3 3 3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 2 2 3 2 2 2 )
    (3 3 2 2 2 2 2 )
    (3 3 3 2 2 3 2 )
    (3 2 2 2 2 3 2 )
    (2 3 3 2 2 2 2 )
    (2 3 3 3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 2 2 3 2 2 2 )
    (3 3 2 2 2 2 2 )
    (3 3 3 2 2 3 2 )
    (3 2 2 2 2 3 2 )
    (2 3 3 2 2 2 2 )
    (2 3 3 3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 2 2 3 2 2 2 )
    (3 3 2 2 2 2 2 )
    (3 3 3 2 2 3 2 )
    (3 2 2 2 2 3 2 )
    (2 3 3 2 2 2 2 )
    (2 3 3 3 2 2 2 )
    (3 3 3 3 3 3 3 )
    (3 3 3 3 )
  )
  (_model . avgg 4 -1
  )
)
I 000045 55 8710          1557394665742 avgg
(_unit VHDL (avgg 0 6 (avgg 0 16 ))
  (_version v33)
  (_time 1557394665739 2019.05.09 12:37:45)
  (_source (\./src/display_avg.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557394382885)
    (_use )
  )
  (_component
    (clk_display
      (_object
        (_port (_internal clock_in ~extSTD.STANDARD.BIT 0 29 (_entity (_in ))))
        (_port (_internal clock_out ~extSTD.STANDARD.BIT 0 30 (_entity (_out ))))
      )
    )
    (avg
      (_object
        (_port (_internal reset_generator ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal reset_filter ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal system_clock ~extSTD.STANDARD.BIT 0 21 (_entity (_in ))))
        (_port (_internal control ~std_logic_vector{2~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal lengthh ~std_logic_vector{2~downto~0}~134 0 23 (_entity (_in ))))
        (_port (_internal data ~std_logic_vector{7~downto~0}~13 0 24 (_entity (_out ))))
        (_port (_internal average ~std_logic_vector{7~downto~0}~136 0 25 (_entity (_out ))))
      )
    )
  )
  (_instantiation L_div 0 41 (_component clk_display )
    (_port
      ((clock_in)(clock))
      ((clock_out)(clk))
    )
    (_use (_entity . clk_display)
    )
  )
  (_instantiation L_avgggg 0 42 (_component avg )
    (_port
      ((reset_generator)(reset_generator))
      ((reset_filter)(reset_filter))
      ((system_clock)(clock))
      ((control)(control))
      ((lengthh)(lengthh))
      ((data)(output_data))
      ((average)(output_average))
    )
  )
  (_object
    (_port (_internal clock ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_port (_internal reset_generator ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal reset_filter ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal control ~std_logic_vector{2~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal lengthh ~std_logic_vector{2~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal anod ~std_logic_vector{7~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal catod ~std_logic_vector{6~downto~0}~12 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~134 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal clk ~extSTD.STANDARD.BIT 0 33 (_architecture (_uni )(_event))))
    (_signal (_internal clk_catod ~extSTD.STANDARD.BIT 0 34 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal output ~std_logic_vector{7~downto~0}~138 0 35 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal anod_signal ~std_logic_vector{3~downto~0}~13 0 36 (_architecture (_uni (_string \"0111"\)))))
    (_signal (_internal output_data ~std_logic_vector{7~downto~0}~138 0 37 (_architecture (_uni ))))
    (_signal (_internal output_average ~std_logic_vector{7~downto~0}~138 0 38 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3{2~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~1}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 1))))))
    (_type (_internal ~std_logic_vector{7{7~downto~4}~13 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{7{3~downto~0}~13 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7{7~downto~4}~139 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{7{3~downto~0}~1310 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7{3~downto~0}~1311 0 142 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7{7~downto~4}~1312 0 143 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(10(3))(10(d_2_0)))(_sensitivity(7)(10)))))
      (line__52(_architecture 1 0 52 (_process (_simple)(_target(6))(_sensitivity(10)(11)(12)))))
      (line__142(_architecture 2 0 142 (_assignment (_simple)(_alias((anod(d_3_0))(anod_signal)))(_target(5(d_3_0)))(_sensitivity(10)))))
      (line__143(_architecture 3 0 143 (_assignment (_simple)(_target(5(d_7_4))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 3 3 )
    (3 2 3 3 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 2 2 3 2 2 2 )
    (3 3 2 2 2 2 2 )
    (3 3 3 2 2 3 2 )
    (3 2 2 2 2 3 2 )
    (2 3 3 2 2 2 2 )
    (2 3 3 3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 2 2 3 2 2 2 )
    (3 3 2 2 2 2 2 )
    (3 3 3 2 2 3 2 )
    (3 2 2 2 2 3 2 )
    (2 3 3 2 2 2 2 )
    (2 3 3 3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 2 2 3 2 2 2 )
    (3 3 2 2 2 2 2 )
    (3 3 3 2 2 3 2 )
    (3 2 2 2 2 3 2 )
    (2 3 3 2 2 2 2 )
    (2 3 3 3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 2 2 3 2 2 2 )
    (3 3 2 2 2 2 2 )
    (3 3 3 2 2 3 2 )
    (3 2 2 2 2 3 2 )
    (2 3 3 2 2 2 2 )
    (2 3 3 3 2 2 2 )
    (3 3 3 3 3 3 3 )
    (3 3 3 3 )
  )
  (_model . avgg 4 -1
  )
)
I 000044 55 4746          1557394729163 avg
(_unit VHDL (avg 0 6 (avg 0 16 ))
  (_version v33)
  (_time 1557394729160 2019.05.09 12:38:49)
  (_source (\./src/average.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557394729161)
    (_use )
  )
  (_component
    (generator
      (_object
        (_port (_internal system_clock ~extSTD.STANDARD.BIT 0 22 (_entity (_in ))))
        (_port (_internal control ~std_logic_vector{2~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal data ~std_logic_vector{7~downto~0}~136 0 25 (_entity (_out ))))
        (_port (_internal data_clock ~extSTD.STANDARD.BIT 0 26 (_entity (_out ))))
      )
    )
    (filter
      (_object
        (_port (_internal data ~std_logic_vector{7~downto~0}~138 0 30 (_entity (_in ))))
        (_port (_internal data_clock ~extSTD.STANDARD.BIT 0 31 (_entity (_in ))))
        (_port (_internal system_clock ~extSTD.STANDARD.BIT 0 32 (_entity (_in ))))
        (_port (_internal lengthh ~std_logic_vector{2~downto~0}~1310 0 33 (_entity (_in ))))
        (_port (_internal reset_filter ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal average ~std_logic_vector{7~downto~0}~1312 0 35 (_entity (_out ))))
      )
    )
  )
  (_instantiation Label_Generator 0 40 (_component generator )
    (_port
      ((system_clock)(system_clock))
      ((control)(control))
      ((reset)(reset_generator))
      ((data)(data_signal))
      ((data_clock)(data_clock))
    )
    (_use (_entity . generator)
    )
  )
  (_instantiation Label_Filter 0 41 (_component filter )
    (_port
      ((data)(data_signal))
      ((data_clock)(data_clock))
      ((system_clock)(system_clock))
      ((lengthh)(lengthh))
      ((reset_filter)(reset_filter))
      ((average)(average))
    )
    (_use (_entity . filter)
    )
  )
  (_object
    (_port (_internal reset_generator ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset_filter ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal system_clock ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal control ~std_logic_vector{2~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal lengthh ~std_logic_vector{2~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal data ~std_logic_vector{7~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal average ~std_logic_vector{7~downto~0}~124 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal data_signal ~std_logic_vector{7~downto~0}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal data_clock ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1310 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__42(_architecture 0 0 42 (_assignment (_simple)(_alias((data)(data_signal)))(_target(5))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . avg 1 -1
  )
)
I 000044 55 4748          1557394766606 avg
(_unit VHDL (avg 0 6 (avg 0 16 ))
  (_version v33)
  (_time 1557394766605 2019.05.09 12:39:26)
  (_source (\./src/average.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557394766590)
    (_use )
  )
  (_component
    (generator
      (_object
        (_port (_internal system_clock ~extSTD.STANDARD.BIT 0 22 (_entity (_in ))))
        (_port (_internal control ~std_logic_vector{2~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal data ~std_logic_vector{7~downto~0}~136 0 25 (_entity (_out ))))
        (_port (_internal data_clock ~extSTD.STANDARD.BIT 0 26 (_entity (_out ))))
      )
    )
    (filter
      (_object
        (_port (_internal data ~std_logic_vector{7~downto~0}~138 0 30 (_entity (_in ))))
        (_port (_internal data_clock ~extSTD.STANDARD.BIT 0 31 (_entity (_in ))))
        (_port (_internal system_clock ~extSTD.STANDARD.BIT 0 32 (_entity (_in ))))
        (_port (_internal lengthh ~std_logic_vector{2~downto~0}~1310 0 33 (_entity (_in ))))
        (_port (_internal reset_filter ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal average ~std_logic_vector{7~downto~0}~1312 0 35 (_entity (_out ))))
      )
    )
  )
  (_instantiation Label_Generator 0 40 (_component generator )
    (_port
      ((system_clock)(system_clock))
      ((control)(control))
      ((reset)(reset_generator))
      ((data)(data_signal))
      ((data_clock)(data_clock))
    )
    (_use (_entity . generator)
    )
  )
  (_instantiation Label_Filter 0 41 (_component filter )
    (_port
      ((data)(data_signal))
      ((data_clock)(data_clock))
      ((system_clock)(system_clock))
      ((lengthh)(lengthhh))
      ((reset_filter)(reset_filter))
      ((average)(average))
    )
    (_use (_entity . filter)
    )
  )
  (_object
    (_port (_internal reset_generator ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset_filter ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal system_clock ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal control ~std_logic_vector{2~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal lengthhh ~std_logic_vector{2~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal data ~std_logic_vector{7~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal average ~std_logic_vector{7~downto~0}~124 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal data_signal ~std_logic_vector{7~downto~0}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal data_clock ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1310 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__42(_architecture 0 0 42 (_assignment (_simple)(_alias((data)(data_signal)))(_target(5))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . avg 1 -1
  )
)
I 000045 55 8746          1557394773150 avgg
(_unit VHDL (avgg 0 6 (avgg 0 16 ))
  (_version v33)
  (_time 1557394773149 2019.05.09 12:39:33)
  (_source (\./src/display_avg.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557394382885)
    (_use )
  )
  (_component
    (clk_display
      (_object
        (_port (_internal clock_in ~extSTD.STANDARD.BIT 0 29 (_entity (_in ))))
        (_port (_internal clock_out ~extSTD.STANDARD.BIT 0 30 (_entity (_out ))))
      )
    )
    (avg
      (_object
        (_port (_internal reset_generator ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal reset_filter ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal system_clock ~extSTD.STANDARD.BIT 0 21 (_entity (_in ))))
        (_port (_internal control ~std_logic_vector{2~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal lengthhh ~std_logic_vector{2~downto~0}~134 0 23 (_entity (_in ))))
        (_port (_internal data ~std_logic_vector{7~downto~0}~13 0 24 (_entity (_out ))))
        (_port (_internal average ~std_logic_vector{7~downto~0}~136 0 25 (_entity (_out ))))
      )
    )
  )
  (_instantiation L_div 0 41 (_component clk_display )
    (_port
      ((clock_in)(clock))
      ((clock_out)(clk))
    )
    (_use (_entity . clk_display)
    )
  )
  (_instantiation L_avgggg 0 42 (_component avg )
    (_port
      ((reset_generator)(reset_generator))
      ((reset_filter)(reset_filter))
      ((system_clock)(clock))
      ((control)(control))
      ((lengthhh)(lengthh))
      ((data)(output_data))
      ((average)(output_average))
    )
    (_use (_entity . avg)
    )
  )
  (_object
    (_port (_internal clock ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_port (_internal reset_generator ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal reset_filter ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal control ~std_logic_vector{2~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal lengthh ~std_logic_vector{2~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal anod ~std_logic_vector{7~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal catod ~std_logic_vector{6~downto~0}~12 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~134 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal clk ~extSTD.STANDARD.BIT 0 33 (_architecture (_uni )(_event))))
    (_signal (_internal clk_catod ~extSTD.STANDARD.BIT 0 34 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal output ~std_logic_vector{7~downto~0}~138 0 35 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal anod_signal ~std_logic_vector{3~downto~0}~13 0 36 (_architecture (_uni (_string \"0111"\)))))
    (_signal (_internal output_data ~std_logic_vector{7~downto~0}~138 0 37 (_architecture (_uni ))))
    (_signal (_internal output_average ~std_logic_vector{7~downto~0}~138 0 38 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3{2~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~1}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 1))))))
    (_type (_internal ~std_logic_vector{7{7~downto~4}~13 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{7{3~downto~0}~13 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7{7~downto~4}~139 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{7{3~downto~0}~1310 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7{3~downto~0}~1311 0 142 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7{7~downto~4}~1312 0 143 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(10(3))(10(d_2_0)))(_sensitivity(7)(10)))))
      (line__52(_architecture 1 0 52 (_process (_simple)(_target(6))(_sensitivity(10)(11)(12)))))
      (line__142(_architecture 2 0 142 (_assignment (_simple)(_alias((anod(d_3_0))(anod_signal)))(_target(5(d_3_0)))(_sensitivity(10)))))
      (line__143(_architecture 3 0 143 (_assignment (_simple)(_target(5(d_7_4))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 3 3 )
    (3 2 3 3 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 2 2 3 2 2 2 )
    (3 3 2 2 2 2 2 )
    (3 3 3 2 2 3 2 )
    (3 2 2 2 2 3 2 )
    (2 3 3 2 2 2 2 )
    (2 3 3 3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 2 2 3 2 2 2 )
    (3 3 2 2 2 2 2 )
    (3 3 3 2 2 3 2 )
    (3 2 2 2 2 3 2 )
    (2 3 3 2 2 2 2 )
    (2 3 3 3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 2 2 3 2 2 2 )
    (3 3 2 2 2 2 2 )
    (3 3 3 2 2 3 2 )
    (3 2 2 2 2 3 2 )
    (2 3 3 2 2 2 2 )
    (2 3 3 3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 2 2 3 2 2 2 )
    (3 3 2 2 2 2 2 )
    (3 3 3 2 2 3 2 )
    (3 2 2 2 2 3 2 )
    (2 3 3 2 2 2 2 )
    (2 3 3 3 2 2 2 )
    (3 3 3 3 3 3 3 )
    (3 3 3 3 )
  )
  (_model . avgg 4 -1
  )
)
I 000044 55 7577          1557395703241 sum
(_unit VHDL (sum 0 7 (sum 0 17 ))
  (_version v33)
  (_time 1557395703240 2019.05.09 12:55:03)
  (_source (\./src/sum.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557247513413)
    (_use )
  )
  (_component
    (adder
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 20 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~132 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal nr1 ~std_logic_vector{{n-1}~downto~0}~132 0 21 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~132~__1 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal nr2 ~std_logic_vector{{n-1}~downto~0}~132~__1 0 21 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal sum ~std_logic_vector{n~downto~0}~13 0 22 (_entity (_out ))))
      )
    )
  )
  (_generate L 0 48 (_for ~INTEGER~range~0~to~7~13 )
    (_instantiation ADD_8_i 0 49 (_component adder )
      (_generic
        ((n)((i 8)))
      )
      (_port
        ((nr1)(s(_index 7)))
        ((nr2)(s(_index 8)))
        ((sum)(t(_index 9)))
      )
      (_use (_entity . adder)
        (_generic
          ((n)((i 8)))
        )
        (_port
          ((nr1)(nr1))
          ((nr2)(nr2))
          ((sum)(sum))
        )
      )
    )
    (_object
      (_constant (_internal i ~INTEGER~range~0~to~7~13 0 48 (_architecture )))
      (_subprogram
      )
    )
  )
  (_generate M 0 55 (_for ~INTEGER~range~0~to~3~13 )
    (_instantiation ADD_9_i 0 56 (_component adder )
      (_generic
        ((n)((i 9)))
      )
      (_port
        ((nr1)(t(_index 10)))
        ((nr2)(t(_index 11)))
        ((sum)(p(_index 12)))
      )
      (_use (_entity . adder)
        (_generic
          ((n)((i 9)))
        )
        (_port
          ((nr1)(nr1))
          ((nr2)(nr2))
          ((sum)(sum))
        )
      )
    )
    (_object
      (_constant (_internal i ~INTEGER~range~0~to~3~13 0 55 (_architecture )))
      (_subprogram
      )
    )
  )
  (_generate n 0 62 (_for ~INTEGER~range~0~to~1~13 )
    (_instantiation ADD_10_i 0 63 (_component adder )
      (_generic
        ((n)((i 10)))
      )
      (_port
        ((nr1)(p(_index 13)))
        ((nr2)(p(_index 14)))
        ((sum)(r(_index 15)))
      )
      (_use (_entity . adder)
        (_generic
          ((n)((i 10)))
        )
        (_port
          ((nr1)(nr1))
          ((nr2)(nr2))
          ((sum)(sum))
        )
      )
    )
    (_object
      (_constant (_internal i ~INTEGER~range~0~to~1~13 0 62 (_architecture )))
      (_subprogram
      )
    )
  )
  (_instantiation C 0 69 (_component adder )
    (_generic
      ((n)((i 11)))
    )
    (_port
      ((nr1)(r(0)))
      ((nr2)(r(1)))
      ((sum)(Sum16))
    )
    (_use (_entity . adder)
      (_generic
        ((n)((i 11)))
      )
      (_port
        ((nr1)(nr1))
        ((nr2)(nr2))
        ((sum)(sum))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal data ~std_logic_vector{7~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal clock ~extSTD.STANDARD.BIT 0 9 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal Sum2 ~std_logic_vector{8~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Sum4 ~std_logic_vector{9~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_port (_internal Sum8 ~std_logic_vector{10~downto~0}~12 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal Sum16 ~std_logic_vector{11~downto~0}~12 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal tip_8 0 25 (_array ~std_logic_vector{7~downto~0}~13 ((_downto (i 15)(i 0))))))
    (_signal (_internal s tip_8 0 26 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal tip_9 0 28 (_array ~std_logic_vector{8~downto~0}~13 ((_downto (i 7)(i 0))))))
    (_signal (_internal t tip_9 0 29 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal tip_10 0 31 (_array ~std_logic_vector{9~downto~0}~13 ((_downto (i 3)(i 0))))))
    (_signal (_internal p tip_10 0 32 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal tip_11 0 34 (_array ~std_logic_vector{10~downto~0}~13 ((_downto (i 1)(i 0))))))
    (_signal (_internal r tip_11 0 35 (_architecture (_uni ))))
    (_type (_internal ~tip_8{15~downto~1}~13 0 43 (_array ~std_logic_vector{7~downto~0}~13 ((_downto (i 15)(i 1))))))
    (_type (_internal ~tip_8{14~downto~0}~13 0 43 (_array ~std_logic_vector{7~downto~0}~13 ((_downto (i 14)(i 0))))))
    (_type (_internal ~INTEGER~range~0~to~7~13 0 48 (_scalar (_to (i 0)(i 7)))))
    (_type (_internal ~INTEGER~range~0~to~3~13 0 55 (_scalar (_to (i 0)(i 3)))))
    (_type (_internal ~INTEGER~range~0~to~1~13 0 62 (_scalar (_to (i 0)(i 1)))))
    (_process
      (line__38(_architecture 0 0 38 (_process (_simple)(_target(7(0))(7(d_15_1))(7))(_sensitivity(2)(1))(_read(7(d_14_0))(0)))))
      (line__53(_architecture 1 0 53 (_assignment (_simple)(_alias((Sum2)(t(0))))(_target(3))(_sensitivity(8(0))))))
      (line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((Sum4)(p(0))))(_target(4))(_sensitivity(9(0))))))
      (line__67(_architecture 3 0 67 (_assignment (_simple)(_alias((Sum8)(r(0))))(_target(5))(_sensitivity(10(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . sum 16 -1
  )
)
I 000047 55 5654          1557396496629 filter
(_unit VHDL (filter 0 4 (filter 0 13 ))
  (_version v33)
  (_time 1557396496626 2019.05.09 13:08:16)
  (_source (\./src/filter.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557393363103)
    (_use )
  )
  (_component
    (clk_div
      (_object
        (_port (_internal clock ~extSTD.STANDARD.BIT 0 26 (_entity (_in ))))
        (_port (_internal clk ~extSTD.STANDARD.BIT 0 27 (_entity (_out ))))
      )
    )
    (sum
      (_object
        (_port (_internal data ~std_logic_vector{7~downto~0}~13 0 16 (_entity (_in ))))
        (_port (_internal clock ~extSTD.STANDARD.BIT 0 17 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal Sum2 ~std_logic_vector{8~downto~0}~13 0 19 (_entity (_out ))))
        (_port (_internal Sum4 ~std_logic_vector{9~downto~0}~13 0 20 (_entity (_out ))))
        (_port (_internal Sum8 ~std_logic_vector{10~downto~0}~13 0 21 (_entity (_out ))))
        (_port (_internal Sum16 ~std_logic_vector{11~downto~0}~13 0 22 (_entity (_out ))))
      )
    )
  )
  (_instantiation divider 0 39 (_component clk_div )
    (_port
      ((clock)(system_clock))
      ((clk)(clk))
    )
    (_use (_entity . clk_div)
    )
  )
  (_instantiation Addition 0 40 (_component sum )
    (_port
      ((data)(data))
      ((clock)(clk))
      ((reset)(reset_filter))
      ((Sum2)(sum_2))
      ((Sum4)(sum_4))
      ((Sum8)(sum_8))
      ((Sum16)(sum_16))
    )
    (_use (_entity . sum)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal data ~std_logic_vector{7~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal data_clock ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_port (_internal system_clock ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal lengthh ~std_logic_vector{2~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal reset_filter ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal average ~std_logic_vector{7~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal sum_2 ~std_logic_vector{8~downto~0}~134 0 30 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~136 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal sum_4 ~std_logic_vector{9~downto~0}~136 0 31 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~138 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal sum_8 ~std_logic_vector{10~downto~0}~138 0 32 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1310 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal sum_16 ~std_logic_vector{11~downto~0}~1310 0 33 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal avrg ~std_logic_vector{7~downto~0}~1312 0 35 (_architecture (_uni ))))
    (_signal (_internal clk ~extSTD.STANDARD.BIT 0 36 (_architecture (_uni )(_event))))
    (_type (_internal ~std_logic_vector{8{8~downto~1}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 1))))))
    (_type (_internal ~std_logic_vector{9{9~downto~2}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 2))))))
    (_type (_internal ~std_logic_vector{10{10~downto~3}~13 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 3))))))
    (_type (_internal ~std_logic_vector{11{11~downto~4}~13 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 4))))))
    (_process
      (line__42(_architecture 0 0 42 (_process (_simple)(_target(5)(10))(_sensitivity(3)(4)(10)(11))(_read(6(d_8_1))(7(d_9_2))(8(d_10_3))(9(d_11_4))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_static
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . filter 1 -1
  )
)
V 000045 55 9116          1557397225727 avgg
(_unit VHDL (avgg 0 6 (avgg 0 16 ))
  (_version v33)
  (_time 1557397225724 2019.05.09 13:20:25)
  (_source (\./src/display_avg.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557394382885)
    (_use )
  )
  (_component
    (clk_display
      (_object
        (_port (_internal clock_in ~extSTD.STANDARD.BIT 0 29 (_entity (_in ))))
        (_port (_internal clock_out ~extSTD.STANDARD.BIT 0 30 (_entity (_out ))))
      )
    )
    (clk_div
      (_object
        (_port (_internal clock ~extSTD.STANDARD.BIT 0 34 (_entity (_in ))))
        (_port (_internal clk ~extSTD.STANDARD.BIT 0 35 (_entity (_out ))))
      )
    )
    (avg
      (_object
        (_port (_internal reset_generator ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal reset_filter ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal system_clock ~extSTD.STANDARD.BIT 0 21 (_entity (_in ))))
        (_port (_internal control ~std_logic_vector{2~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal lengthhh ~std_logic_vector{2~downto~0}~134 0 23 (_entity (_in ))))
        (_port (_internal data ~std_logic_vector{7~downto~0}~13 0 24 (_entity (_out ))))
        (_port (_internal average ~std_logic_vector{7~downto~0}~136 0 25 (_entity (_out ))))
      )
    )
  )
  (_instantiation L_div 0 46 (_component clk_display )
    (_port
      ((clock_in)(clock))
      ((clock_out)(clk))
    )
    (_use (_entity . clk_display)
    )
  )
  (_instantiation L_clk 0 47 (_component clk_div )
    (_port
      ((clock)(clock))
      ((clk)(clk_catod))
    )
    (_use (_entity . clk_div)
    )
  )
  (_instantiation L_avgggg 0 48 (_component avg )
    (_port
      ((reset_generator)(reset_generator))
      ((reset_filter)(reset_filter))
      ((system_clock)(clk_catod))
      ((control)(control))
      ((lengthhh)(lengthh))
      ((data)(output_data))
      ((average)(output_average))
    )
    (_use (_entity . avg)
    )
  )
  (_object
    (_port (_internal clock ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_port (_internal reset_generator ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal reset_filter ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal control ~std_logic_vector{2~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal lengthh ~std_logic_vector{2~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal anod ~std_logic_vector{7~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal catod ~std_logic_vector{6~downto~0}~12 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~134 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal clk ~extSTD.STANDARD.BIT 0 38 (_architecture (_uni )(_event))))
    (_signal (_internal clk_catod ~extSTD.STANDARD.BIT 0 39 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal output ~std_logic_vector{7~downto~0}~138 0 40 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal anod_signal ~std_logic_vector{3~downto~0}~13 0 41 (_architecture (_uni (_string \"0111"\)))))
    (_signal (_internal output_data ~std_logic_vector{7~downto~0}~138 0 42 (_architecture (_uni ))))
    (_signal (_internal output_average ~std_logic_vector{7~downto~0}~138 0 43 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3{2~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~1}~13 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 1))))))
    (_type (_internal ~std_logic_vector{7{7~downto~4}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{7{3~downto~0}~13 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7{7~downto~4}~139 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{7{3~downto~0}~1310 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7{3~downto~0}~1311 0 148 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7{7~downto~4}~1312 0 149 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_process
      (line__50(_architecture 0 0 50 (_process (_simple)(_target(10(3))(10(d_2_0)))(_sensitivity(7)(10)))))
      (line__58(_architecture 1 0 58 (_process (_simple)(_target(6))(_sensitivity(10)(11)(12)))))
      (line__148(_architecture 2 0 148 (_assignment (_simple)(_alias((anod(d_3_0))(anod_signal)))(_target(5(d_3_0)))(_sensitivity(10)))))
      (line__149(_architecture 3 0 149 (_assignment (_simple)(_target(5(d_7_4))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 3 3 )
    (3 2 3 3 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 2 2 3 2 2 2 )
    (3 3 2 2 2 2 2 )
    (3 3 3 2 2 3 2 )
    (3 2 2 2 2 3 2 )
    (2 3 3 2 2 2 2 )
    (2 3 3 3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 2 2 3 2 2 2 )
    (3 3 2 2 2 2 2 )
    (3 3 3 2 2 3 2 )
    (3 2 2 2 2 3 2 )
    (2 3 3 2 2 2 2 )
    (2 3 3 3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 2 2 3 2 2 2 )
    (3 3 2 2 2 2 2 )
    (3 3 3 2 2 3 2 )
    (3 2 2 2 2 3 2 )
    (2 3 3 2 2 2 2 )
    (2 3 3 3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 2 2 3 2 2 2 )
    (3 3 2 2 2 2 2 )
    (3 3 3 2 2 3 2 )
    (3 2 2 2 2 3 2 )
    (2 3 3 2 2 2 2 )
    (2 3 3 3 2 2 2 )
    (3 3 3 3 3 3 3 )
    (3 3 3 3 )
  )
  (_model . avgg 4 -1
  )
)
I 000044 55 7416          1557397640726 fil
(_unit VHDL (fil 0 6 (fil 0 14 ))
  (_version v33)
  (_time 1557397640725 2019.05.09 13:27:20)
  (_source (\./src/display_filter.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557397634411)
    (_use )
  )
  (_component
    (clk_display
      (_object
        (_port (_internal clock_in ~extSTD.STANDARD.BIT 0 31 (_entity (_in ))))
        (_port (_internal clock_out ~extSTD.STANDARD.BIT 0 32 (_entity (_out ))))
      )
    )
    (clk_div
      (_object
        (_port (_internal clock ~extSTD.STANDARD.BIT 0 36 (_entity (_in ))))
        (_port (_internal clk ~extSTD.STANDARD.BIT 0 37 (_entity (_out ))))
      )
    )
    (stud1
      (_object
        (_port (_internal clk ~extSTD.STANDARD.BIT 0 26 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~134 0 27 (_entity (_out ))))
      )
    )
    (filter
      (_object
        (_port (_internal data ~std_logic_vector{7~downto~0}~13 0 17 (_entity (_in ))))
        (_port (_internal data_clock ~extSTD.STANDARD.BIT 0 18 (_entity (_in ))))
        (_port (_internal system_clock ~extSTD.STANDARD.BIT 0 19 (_entity (_in ))))
        (_port (_internal lengthh ~std_logic_vector{2~downto~0}~13 0 20 (_entity (_in ))))
        (_port (_internal reset_filter ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal average ~std_logic_vector{7~downto~0}~132 0 22 (_entity (_out ))))
      )
    )
  )
  (_instantiation L_div 0 49 (_component clk_display )
    (_port
      ((clock_in)(clock))
      ((clock_out)(clk))
    )
    (_use (_entity . clk_display)
    )
  )
  (_instantiation L_clk 0 50 (_component clk_div )
    (_port
      ((clock)(clock))
      ((clk)(clk_catod))
    )
    (_use (_entity . clk_div)
    )
  )
  (_instantiation L_student 0 51 (_component stud1 )
    (_port
      ((clk)(clk_catod))
      ((O)(output_data))
    )
    (_use (_entity . stud1)
    )
  )
  (_instantiation L_fil 0 52 (_component filter )
    (_port
      ((data)(output_data))
      ((data_clock)(d_clock))
      ((system_clock)(clk_catod))
      ((lengthh)(len))
      ((reset_filter)(reset_filter))
      ((average)(average))
    )
    (_use (_entity . filter)
    )
  )
  (_object
    (_port (_internal clock ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_port (_internal reset_filter ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal control ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal anod ~std_logic_vector{7~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal catod ~std_logic_vector{6~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~132 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal clk ~extSTD.STANDARD.BIT 0 40 (_architecture (_uni )(_event))))
    (_signal (_internal clk_catod ~extSTD.STANDARD.BIT 0 41 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal output_data ~std_logic_vector{7~downto~0}~136 0 42 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal anod_signal ~std_logic_vector{1~downto~0}~13 0 43 (_architecture (_uni (_string \"01"\)))))
    (_signal (_internal d_clock ~extSTD.STANDARD.BIT 0 44 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~138 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal len ~std_logic_vector{2~downto~0}~138 0 45 (_architecture (_uni ))))
    (_signal (_internal average ~std_logic_vector{7~downto~0}~136 0 46 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7{7~downto~4}~13 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{7{3~downto~0}~13 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7{1~downto~0}~13 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7{7~downto~2}~13 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 2))))))
    (_process
      (line__54(_architecture 0 0 54 (_process (_simple)(_target(8(1))(8(0)))(_sensitivity(5)(8)))))
      (line__63(_architecture 1 0 63 (_process (_simple)(_target(4))(_sensitivity(8)(11)))))
      (line__109(_architecture 2 0 109 (_assignment (_simple)(_alias((anod(d_1_0))(anod_signal)))(_target(3(d_1_0)))(_sensitivity(8)))))
      (line__110(_architecture 3 0 110 (_assignment (_simple)(_target(3(d_7_2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 2 2 3 2 2 2 )
    (3 3 2 2 2 2 2 )
    (3 3 3 2 2 3 2 )
    (3 2 2 2 2 3 2 )
    (2 3 3 2 2 2 2 )
    (2 3 3 3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 2 2 3 2 2 2 )
    (3 3 2 2 2 2 2 )
    (3 3 3 2 2 3 2 )
    (3 2 2 2 2 3 2 )
    (2 3 3 2 2 2 2 )
    (2 3 3 3 2 2 2 )
    (3 3 3 3 3 3 )
  )
  (_model . fil 4 -1
  )
)
I 000044 55 7190          1557398261402 fil
(_unit VHDL (fil 0 6 (fil 0 14 ))
  (_version v33)
  (_time 1557398261399 2019.05.09 13:37:41)
  (_source (\./src/display_filter.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557398261400)
    (_use )
  )
  (_component
    (clk_display
      (_object
        (_port (_internal clock_in ~extSTD.STANDARD.BIT 0 31 (_entity (_in ))))
        (_port (_internal clock_out ~extSTD.STANDARD.BIT 0 32 (_entity (_out ))))
      )
    )
    (clk_div
      (_object
        (_port (_internal clock ~extSTD.STANDARD.BIT 0 36 (_entity (_in ))))
        (_port (_internal clk ~extSTD.STANDARD.BIT 0 37 (_entity (_out ))))
      )
    )
    (stud1
      (_object
        (_port (_internal clk ~extSTD.STANDARD.BIT 0 26 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~134 0 27 (_entity (_out ))))
      )
    )
    (filter
      (_object
        (_port (_internal data ~std_logic_vector{7~downto~0}~13 0 17 (_entity (_in ))))
        (_port (_internal data_clock ~extSTD.STANDARD.BIT 0 18 (_entity (_in ))))
        (_port (_internal system_clock ~extSTD.STANDARD.BIT 0 19 (_entity (_in ))))
        (_port (_internal lengthh ~std_logic_vector{2~downto~0}~13 0 20 (_entity (_in ))))
        (_port (_internal reset_filter ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal average ~std_logic_vector{7~downto~0}~132 0 22 (_entity (_out ))))
      )
    )
  )
  (_instantiation L_div 0 48 (_component clk_display )
    (_port
      ((clock_in)(clock))
      ((clock_out)(clk))
    )
    (_use (_entity . clk_display)
    )
  )
  (_instantiation L_clk 0 49 (_component clk_div )
    (_port
      ((clock)(clock))
      ((clk)(clk_catod))
    )
    (_use (_entity . clk_div)
    )
  )
  (_instantiation L_student 0 50 (_component stud1 )
    (_port
      ((clk)(clk_catod))
      ((O)(output_data))
    )
    (_use (_entity . stud1)
    )
  )
  (_instantiation L_fil 0 51 (_component filter )
    (_port
      ((data)(output_data))
      ((data_clock)(d_clock))
      ((system_clock)(clk_catod))
      ((lengthh)(leng))
      ((reset_filter)(reset_filter))
      ((average)(average))
    )
    (_use (_entity . filter)
    )
  )
  (_object
    (_port (_internal clock ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_port (_internal reset_filter ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal leng ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal anod ~std_logic_vector{7~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal catod ~std_logic_vector{6~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~132 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal clk ~extSTD.STANDARD.BIT 0 40 (_architecture (_uni )(_event))))
    (_signal (_internal clk_catod ~extSTD.STANDARD.BIT 0 41 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal output_data ~std_logic_vector{7~downto~0}~136 0 42 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal anod_signal ~std_logic_vector{1~downto~0}~13 0 43 (_architecture (_uni (_string \"01"\)))))
    (_signal (_internal d_clock ~extSTD.STANDARD.BIT 0 44 (_architecture (_uni ))))
    (_signal (_internal average ~std_logic_vector{7~downto~0}~136 0 45 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7{7~downto~4}~13 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{7{3~downto~0}~13 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7{1~downto~0}~13 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7{7~downto~2}~13 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 2))))))
    (_process
      (line__53(_architecture 0 0 53 (_process (_simple)(_target(8(1))(8(0)))(_sensitivity(5)(8)))))
      (line__62(_architecture 1 0 62 (_process (_simple)(_target(4))(_sensitivity(8)(10)))))
      (line__108(_architecture 2 0 108 (_assignment (_simple)(_alias((anod(d_1_0))(anod_signal)))(_target(3(d_1_0)))(_sensitivity(8)))))
      (line__109(_architecture 3 0 109 (_assignment (_simple)(_target(3(d_7_2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 2 2 3 2 2 2 )
    (3 3 2 2 2 2 2 )
    (3 3 3 2 2 3 2 )
    (3 2 2 2 2 3 2 )
    (2 3 3 2 2 2 2 )
    (2 3 3 3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 2 2 3 2 2 2 )
    (3 3 2 2 2 2 2 )
    (3 3 3 2 2 3 2 )
    (3 2 2 2 2 3 2 )
    (2 3 3 2 2 2 2 )
    (2 3 3 3 2 2 2 )
    (3 3 3 3 3 3 )
  )
  (_model . fil 4 -1
  )
)
I 000045 55 2082          1557399606932 stud
(_unit VHDL (stud1 0 5 (stud 0 10 ))
  (_version v33)
  (_time 1557399606931 2019.05.09 14:00:06)
  (_source (\./src/stud1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557158111589)
    (_use )
  )
  (_object
    (_port (_internal clk ~extSTD.STANDARD.BIT 0 6 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal O ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal tip 0 12 (_array ~std_logic_vector{7~downto~0}~13 ((_downto (i 5)(i 0))))))
    (_signal (_internal s tip 0 14 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))))))))
    (_type (_internal ~tip{5~downto~1}~13 0 20 (_array ~std_logic_vector{7~downto~0}~13 ((_downto (i 5)(i 1))))))
    (_type (_internal ~tip{4~downto~0}~13 0 20 (_array ~std_logic_vector{7~downto~0}~13 ((_downto (i 4)(i 0))))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(1)(2(0))(2(d_5_1)))(_sensitivity(0))(_read(2(0))(2(5))(2(d_4_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . stud 1 -1
  )
)
V 000044 55 7186          1557399850445 fil
(_unit VHDL (fil 0 6 (fil 0 14 ))
  (_version v33)
  (_time 1557399850444 2019.05.09 14:04:10)
  (_source (\./src/display_filter.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557398261400)
    (_use )
  )
  (_component
    (clk_display
      (_object
        (_port (_internal clock_in ~extSTD.STANDARD.BIT 0 31 (_entity (_in ))))
        (_port (_internal clock_out ~extSTD.STANDARD.BIT 0 32 (_entity (_out ))))
      )
    )
    (clk_div
      (_object
        (_port (_internal clock ~extSTD.STANDARD.BIT 0 36 (_entity (_in ))))
        (_port (_internal clk ~extSTD.STANDARD.BIT 0 37 (_entity (_out ))))
      )
    )
    (stud1
      (_object
        (_port (_internal clk ~extSTD.STANDARD.BIT 0 26 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~134 0 27 (_entity (_out ))))
      )
    )
    (filter
      (_object
        (_port (_internal data ~std_logic_vector{7~downto~0}~13 0 17 (_entity (_in ))))
        (_port (_internal data_clock ~extSTD.STANDARD.BIT 0 18 (_entity (_in ))))
        (_port (_internal system_clock ~extSTD.STANDARD.BIT 0 19 (_entity (_in ))))
        (_port (_internal lengthh ~std_logic_vector{2~downto~0}~13 0 20 (_entity (_in ))))
        (_port (_internal reset_filter ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal average ~std_logic_vector{7~downto~0}~132 0 22 (_entity (_out ))))
      )
    )
  )
  (_instantiation L_div 0 48 (_component clk_display )
    (_port
      ((clock_in)(clock))
      ((clock_out)(clk))
    )
    (_use (_entity . clk_display)
    )
  )
  (_instantiation L_clk 0 49 (_component clk_div )
    (_port
      ((clock)(clock))
      ((clk)(clk_catod))
    )
    (_use (_entity . clk_div)
    )
  )
  (_instantiation L_student 0 50 (_component stud1 )
    (_port
      ((clk)(clk_catod))
      ((O)(output_data))
    )
    (_use (_entity . stud1)
    )
  )
  (_instantiation L_fil 0 51 (_component filter )
    (_port
      ((data)(output_data))
      ((data_clock)(d_clock))
      ((system_clock)(clock))
      ((lengthh)(leng))
      ((reset_filter)(reset_filter))
      ((average)(average))
    )
    (_use (_entity . filter)
    )
  )
  (_object
    (_port (_internal clock ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_port (_internal reset_filter ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal leng ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal anod ~std_logic_vector{7~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal catod ~std_logic_vector{6~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~132 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal clk ~extSTD.STANDARD.BIT 0 40 (_architecture (_uni )(_event))))
    (_signal (_internal clk_catod ~extSTD.STANDARD.BIT 0 41 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal output_data ~std_logic_vector{7~downto~0}~136 0 42 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal anod_signal ~std_logic_vector{1~downto~0}~13 0 43 (_architecture (_uni (_string \"01"\)))))
    (_signal (_internal d_clock ~extSTD.STANDARD.BIT 0 44 (_architecture (_uni ))))
    (_signal (_internal average ~std_logic_vector{7~downto~0}~136 0 45 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7{7~downto~4}~13 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{7{3~downto~0}~13 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7{1~downto~0}~13 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7{7~downto~2}~13 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 2))))))
    (_process
      (line__53(_architecture 0 0 53 (_process (_simple)(_target(8(1))(8(0)))(_sensitivity(5)(8)))))
      (line__62(_architecture 1 0 62 (_process (_simple)(_target(4))(_sensitivity(8)(10)))))
      (line__108(_architecture 2 0 108 (_assignment (_simple)(_alias((anod(d_1_0))(anod_signal)))(_target(3(d_1_0)))(_sensitivity(8)))))
      (line__109(_architecture 3 0 109 (_assignment (_simple)(_target(3(d_7_2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 2 2 3 2 2 2 )
    (3 3 2 2 2 2 2 )
    (3 3 3 2 2 3 2 )
    (3 2 2 2 2 3 2 )
    (2 3 3 2 2 2 2 )
    (2 3 3 3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 2 2 3 2 2 2 )
    (3 3 2 2 2 2 2 )
    (3 3 3 2 2 3 2 )
    (3 2 2 2 2 3 2 )
    (2 3 3 2 2 2 2 )
    (2 3 3 3 2 2 2 )
    (3 3 3 3 3 3 )
  )
  (_model . fil 4 -1
  )
)
I 000045 55 1837          1557402239682 prg2
(_unit VHDL (prg2 0 5 (prg2 0 10 ))
  (_version v33)
  (_time 1557402239681 2019.05.09 14:43:59)
  (_source (\./src/prg_255.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557158426844)
    (_use )
  )
  (_object
    (_port (_internal clock ~extSTD.STANDARD.BIT 0 6 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal O ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal s ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni (_string \"00101101"\)))))
    (_type (_internal ~std_logic_vector{7{7~downto~1}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 1))))))
    (_type (_internal ~std_logic_vector{7{6~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(2(0))(2(d_7_1)))(_sensitivity(0))(_read(2(3))(2(4))(2(7))(2(5))(2(d_6_0))))))
      (line__23(_architecture 1 0 23 (_assignment (_simple)(_alias((O)(s)))(_target(1))(_sensitivity(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . prg2 2 -1
  )
)
I 000045 55 1837          1557402239730 prg1
(_unit VHDL (prg1 0 5 (prg1 0 10 ))
  (_version v33)
  (_time 1557402239727 2019.05.09 14:43:59)
  (_source (\./src/prg_15.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557157781005)
    (_use )
  )
  (_object
    (_port (_internal clock ~extSTD.STANDARD.BIT 0 6 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal O ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal s ~std_logic_vector{3~downto~0}~13 0 12 (_architecture (_uni (_string \"1101"\)))))
    (_type (_internal ~std_logic_vector{3{3~downto~1}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 1))))))
    (_type (_internal ~std_logic_vector{3{2~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(2(0))(2(d_3_1)))(_sensitivity(0))(_read(2(3))(2(2))(2(d_2_0))))))
      (line__23(_architecture 1 0 23 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . prg1 2 -1
  )
)
I 000045 55 2082          1557402239777 stud
(_unit VHDL (stud1 0 5 (stud 0 10 ))
  (_version v33)
  (_time 1557402239774 2019.05.09 14:43:59)
  (_source (\./src/stud1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557158111589)
    (_use )
  )
  (_object
    (_port (_internal clk ~extSTD.STANDARD.BIT 0 6 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal O ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal tip 0 12 (_array ~std_logic_vector{7~downto~0}~13 ((_downto (i 5)(i 0))))))
    (_signal (_internal s tip 0 14 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))))))))
    (_type (_internal ~tip{5~downto~1}~13 0 20 (_array ~std_logic_vector{7~downto~0}~13 ((_downto (i 5)(i 1))))))
    (_type (_internal ~tip{4~downto~0}~13 0 20 (_array ~std_logic_vector{7~downto~0}~13 ((_downto (i 4)(i 0))))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(2(0))(2(d_5_1))(1))(_sensitivity(0))(_read(2(0))(2(5))(2(d_4_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . stud 1 -1
  )
)
I 000047 55 5294          1557402239822 filter
(_unit VHDL (filter 0 4 (filter 0 13 ))
  (_version v33)
  (_time 1557402239821 2019.05.09 14:43:59)
  (_source (\./src/filter.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557393363103)
    (_use )
  )
  (_component
    (sum
      (_object
        (_port (_internal data ~std_logic_vector{7~downto~0}~13 0 16 (_entity (_in ))))
        (_port (_internal clock ~extSTD.STANDARD.BIT 0 17 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal Sum2 ~std_logic_vector{8~downto~0}~13 0 19 (_entity (_out ))))
        (_port (_internal Sum4 ~std_logic_vector{9~downto~0}~13 0 20 (_entity (_out ))))
        (_port (_internal Sum8 ~std_logic_vector{10~downto~0}~13 0 21 (_entity (_out ))))
        (_port (_internal Sum16 ~std_logic_vector{11~downto~0}~13 0 22 (_entity (_out ))))
      )
    )
  )
  (_instantiation Addition 0 34 (_component sum )
    (_port
      ((data)(data))
      ((clock)(system_clock))
      ((reset)(reset_filter))
      ((Sum2)(sum_2))
      ((Sum4)(sum_4))
      ((Sum8)(sum_8))
      ((Sum16)(sum_16))
    )
    (_use (_entity . sum)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal data ~std_logic_vector{7~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal data_clock ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_port (_internal system_clock ~extSTD.STANDARD.BIT 0 7 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal lengthh ~std_logic_vector{2~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal reset_filter ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal average ~std_logic_vector{7~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~134 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal sum_2 ~std_logic_vector{8~downto~0}~134 0 25 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~136 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal sum_4 ~std_logic_vector{9~downto~0}~136 0 26 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~138 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal sum_8 ~std_logic_vector{10~downto~0}~138 0 27 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1310 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal sum_16 ~std_logic_vector{11~downto~0}~1310 0 28 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal avrg ~std_logic_vector{7~downto~0}~1312 0 30 (_architecture (_uni ))))
    (_signal (_internal clk ~extSTD.STANDARD.BIT 0 31 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8{8~downto~1}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 1))))))
    (_type (_internal ~std_logic_vector{9{9~downto~2}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 2))))))
    (_type (_internal ~std_logic_vector{10{10~downto~3}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 3))))))
    (_type (_internal ~std_logic_vector{11{11~downto~4}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 4))))))
    (_process
      (line__36(_architecture 0 0 36 (_process (_simple)(_target(5)(10))(_sensitivity(2)(3)(4))(_read(6(d_8_1))(7(d_9_2))(8(d_10_3))(9(d_11_4))(10)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_static
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . filter 1 -1
  )
)
I 000050 55 5555          1557412298615 generator
(_unit VHDL (generator 0 6 (generator 0 14 ))
  (_version v33)
  (_time 1557412298614 2019.05.09 17:31:38)
  (_source (\./src/data_generator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557209665999)
    (_use )
  )
  (_component
    (square_wave
      (_object
        (_port (_internal clock ~extSTD.STANDARD.BIT 0 17 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~13 0 18 (_entity (_out ))))
      )
    )
    (stud1
      (_object
        (_port (_internal clk ~extSTD.STANDARD.BIT 0 32 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~136 0 33 (_entity (_out ))))
      )
    )
    (stud2
      (_object
        (_port (_internal clock ~extSTD.STANDARD.BIT 0 37 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~138 0 38 (_entity (_out ))))
      )
    )
    (prg1
      (_object
        (_port (_internal clock ~extSTD.STANDARD.BIT 0 22 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~132 0 23 (_entity (_out ))))
      )
    )
    (prg2
      (_object
        (_port (_internal clock ~extSTD.STANDARD.BIT 0 27 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~134 0 28 (_entity (_out ))))
      )
    )
    (clk_div
      (_object
        (_port (_internal clock ~extSTD.STANDARD.BIT 0 42 (_entity (_in ))))
        (_port (_internal clk ~extSTD.STANDARD.BIT 0 43 (_entity (_out ))))
      )
    )
  )
  (_instantiation L0 0 52 (_component square_wave )
    (_port
      ((clock)(data_clock_signal))
      ((O)(s(4)))
    )
    (_use (_entity . square_wave)
    )
  )
  (_instantiation L1 0 53 (_component stud1 )
    (_port
      ((clk)(data_clock_signal))
      ((O)(s(0)))
    )
    (_use (_entity . stud1)
    )
  )
  (_instantiation L2 0 54 (_component stud2 )
    (_port
      ((clock)(data_clock_signal))
      ((O)(s(1)))
    )
    (_use (_entity . stud2)
    )
  )
  (_instantiation L3 0 55 (_component prg1 )
    (_port
      ((clock)(data_clock_signal))
      ((O)(s(2)))
    )
    (_use (_entity . prg1)
    )
  )
  (_instantiation L4 0 56 (_component prg2 )
    (_port
      ((clock)(data_clock_signal))
      ((O)(s(3)))
    )
    (_use (_entity . prg2)
    )
  )
  (_instantiation L5 0 58 (_component clk_div )
    (_port
      ((clock)(system_clock))
      ((clk)(data_clock_signal))
    )
    (_use (_entity . clk_div)
    )
  )
  (_object
    (_port (_internal system_clock ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal control ~std_logic_vector{2~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal data ~std_logic_vector{7~downto~0}~12 0 10 (_entity (_out ))))
    (_port (_internal data_clock ~extSTD.STANDARD.BIT 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~132 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal tip 0 46 (_array ~std_logic_vector{7~downto~0}~1310 ((_downto (i 4)(i 0))))))
    (_signal (_internal s tip 0 47 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal data_signal ~std_logic_vector{7~downto~0}~1312 0 48 (_architecture (_uni ))))
    (_signal (_internal data_clock_signal ~extSTD.STANDARD.BIT 0 49 (_architecture (_uni )(_event))))
    (_process
      (line__60(_architecture 0 0 60 (_process (_simple)(_target(6))(_sensitivity(2)(1)(7))(_read(5(3))(5(2))(5(1))(5(0))(5(4))))))
      (line__75(_architecture 1 0 75 (_assignment (_simple)(_alias((data)(data_signal)))(_target(3))(_sensitivity(6)))))
      (line__76(_architecture 2 0 76 (_assignment (_simple)(_alias((data_clock)(data_clock_signal)))(_target(4))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 3 2 )
    (3 3 3 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . generator 3 -1
  )
)
V 000047 55 5249          1557412412288 filter
(_unit VHDL (filter 0 4 (filter 0 13 ))
  (_version v33)
  (_time 1557412412287 2019.05.09 17:33:32)
  (_source (\./src/filter.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557393363103)
    (_use )
  )
  (_component
    (sum
      (_object
        (_port (_internal data ~std_logic_vector{7~downto~0}~13 0 16 (_entity (_in ))))
        (_port (_internal clock ~extSTD.STANDARD.BIT 0 17 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal Sum2 ~std_logic_vector{8~downto~0}~13 0 19 (_entity (_out ))))
        (_port (_internal Sum4 ~std_logic_vector{9~downto~0}~13 0 20 (_entity (_out ))))
        (_port (_internal Sum8 ~std_logic_vector{10~downto~0}~13 0 21 (_entity (_out ))))
        (_port (_internal Sum16 ~std_logic_vector{11~downto~0}~13 0 22 (_entity (_out ))))
      )
    )
  )
  (_instantiation Addition 0 33 (_component sum )
    (_port
      ((data)(data))
      ((clock)(data_clock))
      ((reset)(reset_filter))
      ((Sum2)(sum_2))
      ((Sum4)(sum_4))
      ((Sum8)(sum_8))
      ((Sum16)(sum_16))
    )
    (_use (_entity . sum)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal data ~std_logic_vector{7~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal data_clock ~extSTD.STANDARD.BIT 0 6 (_entity (_in )(_event))))
    (_port (_internal system_clock ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal lengthh ~std_logic_vector{2~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal reset_filter ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal average ~std_logic_vector{7~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~134 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal sum_2 ~std_logic_vector{8~downto~0}~134 0 25 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~136 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal sum_4 ~std_logic_vector{9~downto~0}~136 0 26 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~138 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal sum_8 ~std_logic_vector{10~downto~0}~138 0 27 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1310 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal sum_16 ~std_logic_vector{11~downto~0}~1310 0 28 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal avrg ~std_logic_vector{7~downto~0}~1312 0 30 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8{8~downto~1}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 1))))))
    (_type (_internal ~std_logic_vector{9{9~downto~2}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 2))))))
    (_type (_internal ~std_logic_vector{10{10~downto~3}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 3))))))
    (_type (_internal ~std_logic_vector{11{11~downto~4}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 4))))))
    (_process
      (line__35(_architecture 0 0 35 (_process (_simple)(_target(5)(10))(_sensitivity(3)(4)(1))(_read(6(d_8_1))(7(d_9_2))(8(d_10_3))(9(d_11_4))(10)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . filter 1 -1
  )
)
I 000044 55 4748          1557412478065 avg
(_unit VHDL (avg 0 6 (avg 0 16 ))
  (_version v33)
  (_time 1557412478064 2019.05.09 17:34:38)
  (_source (\./src/average.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557394766590)
    (_use )
  )
  (_component
    (generator
      (_object
        (_port (_internal system_clock ~extSTD.STANDARD.BIT 0 22 (_entity (_in ))))
        (_port (_internal control ~std_logic_vector{2~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal data ~std_logic_vector{7~downto~0}~136 0 25 (_entity (_out ))))
        (_port (_internal data_clock ~extSTD.STANDARD.BIT 0 26 (_entity (_out ))))
      )
    )
    (filter
      (_object
        (_port (_internal data ~std_logic_vector{7~downto~0}~138 0 30 (_entity (_in ))))
        (_port (_internal data_clock ~extSTD.STANDARD.BIT 0 31 (_entity (_in ))))
        (_port (_internal system_clock ~extSTD.STANDARD.BIT 0 32 (_entity (_in ))))
        (_port (_internal lengthh ~std_logic_vector{2~downto~0}~1310 0 33 (_entity (_in ))))
        (_port (_internal reset_filter ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal average ~std_logic_vector{7~downto~0}~1312 0 35 (_entity (_out ))))
      )
    )
  )
  (_instantiation Label_Generator 0 40 (_component generator )
    (_port
      ((system_clock)(system_clock))
      ((control)(control))
      ((reset)(reset_generator))
      ((data)(data_signal))
      ((data_clock)(data_clock))
    )
    (_use (_entity . generator)
    )
  )
  (_instantiation Label_Filter 0 41 (_component filter )
    (_port
      ((data)(data_signal))
      ((data_clock)(data_clock))
      ((system_clock)(system_clock))
      ((lengthh)(lengthhh))
      ((reset_filter)(reset_filter))
      ((average)(average))
    )
    (_use (_entity . filter)
    )
  )
  (_object
    (_port (_internal reset_generator ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset_filter ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal system_clock ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal control ~std_logic_vector{2~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal lengthhh ~std_logic_vector{2~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal data ~std_logic_vector{7~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal average ~std_logic_vector{7~downto~0}~124 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal data_signal ~std_logic_vector{7~downto~0}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal data_clock ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1310 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__42(_architecture 0 0 42 (_assignment (_simple)(_alias((data)(data_signal)))(_target(5))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . avg 1 -1
  )
)
I 000048 55 6319          1557413154914 display
(_unit VHDL (display 0 4 (display 0 10 ))
  (_version v33)
  (_time 1557413154913 2019.05.09 17:45:54)
  (_source (\./src/sev_segm.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557413154889)
    (_use )
  )
  (_component
    (clk_display
      (_object
        (_port (_internal clock_in ~extSTD.STANDARD.BIT 0 13 (_entity (_in ))))
        (_port (_internal clock_out ~extSTD.STANDARD.BIT 0 14 (_entity (_out ))))
      )
    )
  )
  (_instantiation L_div 0 23 (_component clk_display )
    (_port
      ((clock_in)(clock))
      ((clock_out)(clk))
    )
    (_use (_entity . clk_display)
    )
  )
  (_object
    (_port (_internal clock ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal anod ~std_logic_vector{7~downto~0}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal catod ~std_logic_vector{6~downto~0}~12 0 7 (_entity (_out ))))
    (_signal (_internal clk ~extSTD.STANDARD.BIT 0 17 (_architecture (_uni )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal output_data ~std_logic_vector{7~downto~0}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal output_average ~std_logic_vector{7~downto~0}~13 0 19 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal anod_signal ~std_logic_vector{3~downto~0}~13 0 20 (_architecture (_uni (_string \"0111"\)))))
    (_type (_internal ~std_logic_vector{3{2~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~1}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 1))))))
    (_type (_internal ~std_logic_vector{7{7~downto~4}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{7{3~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7{7~downto~4}~131 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{7{3~downto~0}~132 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7{3~downto~0}~133 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7{7~downto~4}~134 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_process
      (line__25(_architecture 0 0 25 (_process (_simple)(_target(6(3))(6(d_2_0)))(_sensitivity(3)(6)))))
      (line__33(_architecture 1 0 33 (_process (_simple)(_target(2))(_sensitivity(4)(5)(6)))))
      (line__123(_architecture 2 0 123 (_assignment (_simple)(_alias((anod(d_3_0))(anod_signal)))(_target(1(d_3_0)))(_sensitivity(6)))))
      (line__124(_architecture 3 0 124 (_assignment (_simple)(_target(1(d_7_4))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 3 3 )
    (3 2 3 3 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 2 2 3 2 2 2 )
    (3 3 2 2 2 2 2 )
    (3 3 3 2 2 3 2 )
    (3 2 2 2 2 3 2 )
    (2 3 3 2 2 2 2 )
    (2 3 3 3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 2 2 3 2 2 2 )
    (3 3 2 2 2 2 2 )
    (3 3 3 2 2 3 2 )
    (3 2 2 2 2 3 2 )
    (2 3 3 2 2 2 2 )
    (2 3 3 3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 2 2 3 2 2 2 )
    (3 3 2 2 2 2 2 )
    (3 3 3 2 2 3 2 )
    (3 2 2 2 2 3 2 )
    (2 3 3 2 2 2 2 )
    (2 3 3 3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 2 2 3 2 2 2 )
    (3 3 2 2 2 2 2 )
    (3 3 3 2 2 3 2 )
    (3 2 2 2 2 3 2 )
    (2 3 3 2 2 2 2 )
    (2 3 3 3 2 2 2 )
    (3 3 3 3 3 3 3 )
    (3 3 3 3 )
  )
  (_model . display 4 -1
  )
)
I 000048 55 6416          1557413632133 display
(_unit VHDL (display 0 4 (display 0 13 ))
  (_version v33)
  (_time 1557413632133 2019.05.09 17:53:52)
  (_source (\./src/sev_segm.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557413632110)
    (_use )
  )
  (_component
    (clk_display
      (_object
        (_port (_internal clock_in ~extSTD.STANDARD.BIT 0 16 (_entity (_in ))))
        (_port (_internal clock_out ~extSTD.STANDARD.BIT 0 17 (_entity (_out ))))
      )
    )
  )
  (_instantiation L_div 0 24 (_component clk_display )
    (_port
      ((clock_in)(clock))
      ((clock_out)(clk))
    )
    (_use (_entity . clk_display)
    )
  )
  (_object
    (_port (_internal clock ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal data ~std_logic_vector{7~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal average ~std_logic_vector{7~downto~0}~122 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal anod ~std_logic_vector{7~downto~0}~124 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal catod ~std_logic_vector{6~downto~0}~12 0 9 (_entity (_out ))))
    (_signal (_internal clk ~extSTD.STANDARD.BIT 0 20 (_architecture (_uni )(_event))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal anod_signal ~std_logic_vector{3~downto~0}~13 0 21 (_architecture (_uni (_string \"0111"\)))))
    (_type (_internal ~std_logic_vector{3{2~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~1}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 1))))))
    (_type (_internal ~std_logic_vector{7{7~downto~4}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{7{3~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7{7~downto~4}~135 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{7{3~downto~0}~136 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7{3~downto~0}~137 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7{7~downto~4}~138 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_process
      (line__26(_architecture 0 0 26 (_process (_simple)(_target(6(3))(6(d_2_0)))(_sensitivity(5)(6)))))
      (line__34(_architecture 1 0 34 (_process (_simple)(_target(4))(_sensitivity(2)(1)(6)))))
      (line__124(_architecture 2 0 124 (_assignment (_simple)(_alias((anod(d_3_0))(anod_signal)))(_target(3(d_3_0)))(_sensitivity(6)))))
      (line__125(_architecture 3 0 125 (_assignment (_simple)(_target(3(d_7_4))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 3 3 )
    (3 2 3 3 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 2 2 3 2 2 2 )
    (3 3 2 2 2 2 2 )
    (3 3 3 2 2 3 2 )
    (3 2 2 2 2 3 2 )
    (2 3 3 2 2 2 2 )
    (2 3 3 3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 2 2 3 2 2 2 )
    (3 3 2 2 2 2 2 )
    (3 3 3 2 2 3 2 )
    (3 2 2 2 2 3 2 )
    (2 3 3 2 2 2 2 )
    (2 3 3 3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 2 2 3 2 2 2 )
    (3 3 2 2 2 2 2 )
    (3 3 3 2 2 3 2 )
    (3 2 2 2 2 3 2 )
    (2 3 3 2 2 2 2 )
    (2 3 3 3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 2 2 3 2 2 2 )
    (3 3 2 2 2 2 2 )
    (3 3 3 2 2 3 2 )
    (3 2 2 2 2 3 2 )
    (2 3 3 2 2 2 2 )
    (2 3 3 3 2 2 2 )
    (3 3 3 3 3 3 3 )
    (3 3 3 3 )
  )
  (_model . display 4 -1
  )
)
I 000044 55 5913          1557413918031 avg
(_unit VHDL (avg 0 6 (avg 0 16 ))
  (_version v33)
  (_time 1557413918031 2019.05.09 17:58:38)
  (_source (\./src/average.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557413918003)
    (_use )
  )
  (_component
    (generator
      (_object
        (_port (_internal system_clock ~extSTD.STANDARD.BIT 0 23 (_entity (_in ))))
        (_port (_internal control ~std_logic_vector{2~downto~0}~13 0 24 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
        (_port (_internal data ~std_logic_vector{7~downto~0}~134 0 26 (_entity (_out ))))
        (_port (_internal data_clock ~extSTD.STANDARD.BIT 0 27 (_entity (_out ))))
      )
    )
    (filter
      (_object
        (_port (_internal data ~std_logic_vector{7~downto~0}~136 0 31 (_entity (_in ))))
        (_port (_internal data_clock ~extSTD.STANDARD.BIT 0 32 (_entity (_in ))))
        (_port (_internal system_clock ~extSTD.STANDARD.BIT 0 33 (_entity (_in ))))
        (_port (_internal lengthh ~std_logic_vector{2~downto~0}~138 0 34 (_entity (_in ))))
        (_port (_internal reset_filter ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal average ~std_logic_vector{7~downto~0}~1310 0 36 (_entity (_out ))))
      )
    )
    (display
      (_object
        (_port (_internal clock ~extSTD.STANDARD.BIT 0 40 (_entity (_in ))))
        (_port (_internal data ~std_logic_vector{7~downto~0}~1312 0 41 (_entity (_in ))))
        (_port (_internal average ~std_logic_vector{7~downto~0}~1314 0 42 (_entity (_in ))))
        (_port (_internal anod ~std_logic_vector{7~downto~0}~1316 0 43 (_entity (_out ))))
        (_port (_internal catod ~std_logic_vector{6~downto~0}~13 0 44 (_entity (_out ))))
      )
    )
  )
  (_instantiation Label_Generator 0 50 (_component generator )
    (_port
      ((system_clock)(system_clock))
      ((control)(control))
      ((reset)(reset_generator))
      ((data)(data_signal))
      ((data_clock)(data_clock))
    )
    (_use (_entity . generator)
    )
  )
  (_instantiation Label_Filter 0 51 (_component filter )
    (_port
      ((data)(data_signal))
      ((data_clock)(data_clock))
      ((system_clock)(system_clock))
      ((lengthh)(lengthhh))
      ((reset_filter)(reset_filter))
      ((average)(average_signal))
    )
    (_use (_entity . filter)
    )
  )
  (_instantiation Label_Display 0 52 (_component display )
    (_port
      ((clock)(system_clock))
      ((data)(data_signal))
      ((average)(average_signal))
    )
    (_use (_entity . display)
    )
  )
  (_object
    (_port (_internal reset_generator ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset_filter ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal system_clock ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal control ~std_logic_vector{2~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal lengthhh ~std_logic_vector{2~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal anod ~std_logic_vector{7~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal catod ~std_logic_vector{6~downto~0}~12 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal data_signal ~std_logic_vector{7~downto~0}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal data_clock ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ))))
    (_signal (_internal average_signal ~std_logic_vector{7~downto~0}~13 0 20 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~138 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000044 55 5913          1557413928499 avg
(_unit VHDL (avg 0 6 (avg 0 16 ))
  (_version v33)
  (_time 1557413928498 2019.05.09 17:58:48)
  (_source (\./src/average.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557413918003)
    (_use )
  )
  (_component
    (generator
      (_object
        (_port (_internal system_clock ~extSTD.STANDARD.BIT 0 23 (_entity (_in ))))
        (_port (_internal control ~std_logic_vector{2~downto~0}~13 0 24 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
        (_port (_internal data ~std_logic_vector{7~downto~0}~134 0 26 (_entity (_out ))))
        (_port (_internal data_clock ~extSTD.STANDARD.BIT 0 27 (_entity (_out ))))
      )
    )
    (filter
      (_object
        (_port (_internal data ~std_logic_vector{7~downto~0}~136 0 31 (_entity (_in ))))
        (_port (_internal data_clock ~extSTD.STANDARD.BIT 0 32 (_entity (_in ))))
        (_port (_internal system_clock ~extSTD.STANDARD.BIT 0 33 (_entity (_in ))))
        (_port (_internal lengthh ~std_logic_vector{2~downto~0}~138 0 34 (_entity (_in ))))
        (_port (_internal reset_filter ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal average ~std_logic_vector{7~downto~0}~1310 0 36 (_entity (_out ))))
      )
    )
    (display
      (_object
        (_port (_internal clock ~extSTD.STANDARD.BIT 0 40 (_entity (_in ))))
        (_port (_internal data ~std_logic_vector{7~downto~0}~1312 0 41 (_entity (_in ))))
        (_port (_internal average ~std_logic_vector{7~downto~0}~1314 0 42 (_entity (_in ))))
        (_port (_internal anod ~std_logic_vector{7~downto~0}~1316 0 43 (_entity (_out ))))
        (_port (_internal catod ~std_logic_vector{6~downto~0}~13 0 44 (_entity (_out ))))
      )
    )
  )
  (_instantiation Label_Generator 0 50 (_component generator )
    (_port
      ((system_clock)(system_clock))
      ((control)(control))
      ((reset)(reset_generator))
      ((data)(data_signal))
      ((data_clock)(data_clock))
    )
    (_use (_entity . generator)
    )
  )
  (_instantiation Label_Filter 0 51 (_component filter )
    (_port
      ((data)(data_signal))
      ((data_clock)(data_clock))
      ((system_clock)(system_clock))
      ((lengthh)(lengthhh))
      ((reset_filter)(reset_filter))
      ((average)(average_signal))
    )
    (_use (_entity . filter)
    )
  )
  (_instantiation Label_Display 0 52 (_component display )
    (_port
      ((clock)(system_clock))
      ((data)(data_signal))
      ((average)(average_signal))
    )
    (_use (_entity . display)
    )
  )
  (_object
    (_port (_internal reset_generator ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset_filter ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal system_clock ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal control ~std_logic_vector{2~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal lengthhh ~std_logic_vector{2~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal anod ~std_logic_vector{7~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal catod ~std_logic_vector{6~downto~0}~12 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal data_signal ~std_logic_vector{7~downto~0}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal data_clock ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ))))
    (_signal (_internal average_signal ~std_logic_vector{7~downto~0}~13 0 20 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~138 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000044 55 5959          1557414006030 avg
(_unit VHDL (avg 0 6 (avg 0 16 ))
  (_version v33)
  (_time 1557414006029 2019.05.09 18:00:06)
  (_source (\./src/average.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557413918003)
    (_use )
  )
  (_component
    (generator
      (_object
        (_port (_internal system_clock ~extSTD.STANDARD.BIT 0 23 (_entity (_in ))))
        (_port (_internal control ~std_logic_vector{2~downto~0}~13 0 24 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
        (_port (_internal data ~std_logic_vector{7~downto~0}~134 0 26 (_entity (_out ))))
        (_port (_internal data_clock ~extSTD.STANDARD.BIT 0 27 (_entity (_out ))))
      )
    )
    (filter
      (_object
        (_port (_internal data ~std_logic_vector{7~downto~0}~136 0 31 (_entity (_in ))))
        (_port (_internal data_clock ~extSTD.STANDARD.BIT 0 32 (_entity (_in ))))
        (_port (_internal system_clock ~extSTD.STANDARD.BIT 0 33 (_entity (_in ))))
        (_port (_internal lengthh ~std_logic_vector{2~downto~0}~138 0 34 (_entity (_in ))))
        (_port (_internal reset_filter ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal average ~std_logic_vector{7~downto~0}~1310 0 36 (_entity (_out ))))
      )
    )
    (display
      (_object
        (_port (_internal clock ~extSTD.STANDARD.BIT 0 40 (_entity (_in ))))
        (_port (_internal data ~std_logic_vector{7~downto~0}~1312 0 41 (_entity (_in ))))
        (_port (_internal average ~std_logic_vector{7~downto~0}~1314 0 42 (_entity (_in ))))
        (_port (_internal anod ~std_logic_vector{7~downto~0}~1316 0 43 (_entity (_out ))))
        (_port (_internal catod ~std_logic_vector{6~downto~0}~13 0 44 (_entity (_out ))))
      )
    )
  )
  (_instantiation Label_Generator 0 50 (_component generator )
    (_port
      ((system_clock)(system_clock))
      ((control)(control))
      ((reset)(reset_generator))
      ((data)(data_signal))
      ((data_clock)(data_clock))
    )
    (_use (_entity . generator)
    )
  )
  (_instantiation Label_Filter 0 51 (_component filter )
    (_port
      ((data)(data_signal))
      ((data_clock)(data_clock))
      ((system_clock)(system_clock))
      ((lengthh)(lengthhh))
      ((reset_filter)(reset_filter))
      ((average)(average_signal))
    )
    (_use (_entity . filter)
    )
  )
  (_instantiation Label_Display 0 52 (_component display )
    (_port
      ((clock)(system_clock))
      ((data)(data_signal))
      ((average)(average_signal))
      ((anod)(anod))
      ((catod)(catod))
    )
    (_use (_entity . display)
    )
  )
  (_object
    (_port (_internal reset_generator ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal reset_filter ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal system_clock ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal control ~std_logic_vector{2~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal lengthhh ~std_logic_vector{2~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal anod ~std_logic_vector{7~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal catod ~std_logic_vector{6~downto~0}~12 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal data_signal ~std_logic_vector{7~downto~0}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal data_clock ~extSTD.STANDARD.BIT 0 19 (_architecture (_uni ))))
    (_signal (_internal average_signal ~std_logic_vector{7~downto~0}~13 0 20 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~138 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000048 55 6416          1557414898495 display
(_unit VHDL (display 0 4 (display 0 13 ))
  (_version v33)
  (_time 1557414898495 2019.05.09 18:14:58)
  (_source (\./src/sev_segm.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557413632110)
    (_use )
  )
  (_component
    (clk_display
      (_object
        (_port (_internal clock_in ~extSTD.STANDARD.BIT 0 16 (_entity (_in ))))
        (_port (_internal clock_out ~extSTD.STANDARD.BIT 0 17 (_entity (_out ))))
      )
    )
  )
  (_instantiation L_div 0 24 (_component clk_display )
    (_port
      ((clock_in)(clock))
      ((clock_out)(clk))
    )
    (_use (_entity . clk_display)
    )
  )
  (_object
    (_port (_internal clock ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal data ~std_logic_vector{7~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal average ~std_logic_vector{7~downto~0}~122 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal anod ~std_logic_vector{7~downto~0}~124 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal catod ~std_logic_vector{6~downto~0}~12 0 9 (_entity (_out ))))
    (_signal (_internal clk ~extSTD.STANDARD.BIT 0 20 (_architecture (_uni )(_event))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal anod_signal ~std_logic_vector{3~downto~0}~13 0 21 (_architecture (_uni (_string \"0111"\)))))
    (_type (_internal ~std_logic_vector{3{2~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~1}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 1))))))
    (_type (_internal ~std_logic_vector{7{7~downto~4}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{7{3~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7{7~downto~4}~135 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{7{3~downto~0}~136 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7{3~downto~0}~137 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7{7~downto~4}~138 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_process
      (line__26(_architecture 0 0 26 (_process (_simple)(_target(6(3))(6(d_2_0)))(_sensitivity(5)(6)))))
      (line__34(_architecture 1 0 34 (_process (_simple)(_target(4))(_sensitivity(1)(2)(6)))))
      (line__124(_architecture 2 0 124 (_assignment (_simple)(_alias((anod(d_3_0))(anod_signal)))(_target(3(d_3_0)))(_sensitivity(6)))))
      (line__125(_architecture 3 0 125 (_assignment (_simple)(_target(3(d_7_4))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 3 3 )
    (3 2 3 3 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 2 2 3 2 2 2 )
    (3 3 2 2 2 2 2 )
    (3 3 3 2 2 3 2 )
    (3 2 2 2 2 3 2 )
    (2 3 3 2 2 2 2 )
    (2 3 3 3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 2 2 3 2 2 2 )
    (3 3 2 2 2 2 2 )
    (3 3 3 2 2 3 2 )
    (3 2 2 2 2 3 2 )
    (2 3 3 2 2 2 2 )
    (2 3 3 3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 2 2 3 2 2 2 )
    (3 3 2 2 2 2 2 )
    (3 3 3 2 2 3 2 )
    (3 2 2 2 2 3 2 )
    (2 3 3 2 2 2 2 )
    (2 3 3 3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 2 2 3 2 2 2 )
    (3 3 2 2 2 2 2 )
    (3 3 3 2 2 3 2 )
    (3 2 2 2 2 3 2 )
    (2 3 3 2 2 2 2 )
    (2 3 3 3 2 2 2 )
    (3 3 3 3 3 3 3 )
    (3 3 3 3 )
  )
  (_model . display 4 -1
  )
)
I 000048 55 6708          1557417801059 display
(_unit VHDL (display 0 6 (display 0 15 ))
  (_version v33)
  (_time 1557417801059 2019.05.09 19:03:21)
  (_source (\./src/decimal_display.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557417784130)
    (_use )
  )
  (_component
    (clk_display
      (_object
        (_port (_internal clock_in ~extSTD.STANDARD.BIT 0 18 (_entity (_in ))))
        (_port (_internal clock_out ~extSTD.STANDARD.BIT 0 19 (_entity (_out ))))
      )
    )
  )
  (_instantiation L_div 0 44 (_component clk_display )
    (_port
      ((clock_in)(clock))
      ((clock_out)(clk))
    )
    (_use (_entity . clk_display)
    )
  )
  (_object
    (_port (_internal clock ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal data ~std_logic_vector{7~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal average ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal anod ~std_logic_vector{7~downto~0}~124 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal catod ~std_logic_vector{6~downto~0}~12 0 11 (_entity (_out ))))
    (_signal (_internal clk ~extSTD.STANDARD.BIT 0 22 (_architecture (_uni )(_event))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal anod_signal ~std_logic_vector{5~downto~0}~13 0 23 (_architecture (_uni (_string \"011111"\)))))
    (_type (_internal ~INTEGER~range~0~to~99~13 0 25 (_scalar (_to (i 0)(i 99)))))
    (_signal (_internal d ~INTEGER~range~0~to~99~13 0 25 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~99~135 0 26 (_scalar (_to (i 0)(i 99)))))
    (_signal (_internal a ~INTEGER~range~0~to~99~135 0 26 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~9~13 0 28 (_scalar (_to (i 0)(i 9)))))
    (_type (_internal tip 0 28 (_array ~INTEGER~range~0~to~9~13 ((_downto (i 2)(i 0))))))
    (_signal (_internal digit_data tip 0 29 (_architecture (_uni ))))
    (_signal (_internal digit_average tip 0 30 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5{4~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{5{5~downto~1}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 1))))))
    (_type (_internal ~std_logic_vector{7{5~downto~0}~13 0 154 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{7{7~downto~6}~13 0 155 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 6))))))
    (_process
      (line__34(_architecture 0 0 34 (_assignment (_simple)(_target(7))(_sensitivity(1)))))
      (line__35(_architecture 1 0 35 (_assignment (_simple)(_target(9(0)))(_sensitivity(7)))))
      (line__36(_architecture 2 0 36 (_assignment (_simple)(_target(9(1)))(_sensitivity(7)))))
      (line__37(_architecture 3 0 37 (_assignment (_simple)(_target(9(2)))(_sensitivity(7)))))
      (line__39(_architecture 4 0 39 (_assignment (_simple)(_target(8))(_sensitivity(2)))))
      (line__40(_architecture 5 0 40 (_assignment (_simple)(_target(10(0)))(_sensitivity(8)))))
      (line__41(_architecture 6 0 41 (_assignment (_simple)(_target(10(1)))(_sensitivity(8)))))
      (line__42(_architecture 7 0 42 (_assignment (_simple)(_target(10(2)))(_sensitivity(8)))))
      (line__46(_architecture 8 0 46 (_process (_simple)(_target(6(5))(6(d_4_0)))(_sensitivity(5)(6)))))
      (line__54(_architecture 9 0 54 (_process (_simple)(_target(4))(_sensitivity(6)(1)(2))(_read(9(0))(9(1))(9(2))(10(0))(10(1))(10(2))))))
      (line__154(_architecture 10 0 154 (_assignment (_simple)(_alias((anod(d_5_0))(anod_signal)))(_target(3(d_5_0)))(_sensitivity(6)))))
      (line__155(_architecture 11 0 155 (_assignment (_simple)(_target(3(d_7_6))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 3 3 3 3 3 )
    (3 2 3 3 3 3 )
    (3 3 2 3 3 3 )
    (3 3 3 2 3 3 )
    (3 3 3 3 2 3 )
    (3 3 3 3 3 2 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 3 3 3 2 2 2 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 3 3 3 2 2 2 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 3 3 3 2 2 2 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 3 3 3 2 2 2 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 3 3 3 2 2 2 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 3 3 3 2 2 2 )
    (3 3 3 3 3 3 3 )
    (3 3 )
  )
  (_model . display 12 -1
  )
)
I 000048 55 7205          1558020319522 display
(_unit VHDL (display 0 6 (display 0 15 ))
  (_version v33)
  (_time 1558020319522 2019.05.16 18:25:19)
  (_source (\./src/decimal_display.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557417784130)
    (_use )
  )
  (_component
    (clk_display
      (_object
        (_port (_internal clock_in ~extSTD.STANDARD.BIT 0 18 (_entity (_in ))))
        (_port (_internal clock_out ~extSTD.STANDARD.BIT 0 19 (_entity (_out ))))
      )
    )
  )
  (_instantiation L_div 0 44 (_component clk_display )
    (_port
      ((clock_in)(clock))
      ((clock_out)(clk))
    )
    (_use (_entity . clk_display)
    )
  )
  (_object
    (_port (_internal clock ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal data ~std_logic_vector{7~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal average ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal anod ~std_logic_vector{7~downto~0}~124 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal catod ~std_logic_vector{6~downto~0}~12 0 11 (_entity (_out ))))
    (_signal (_internal clk ~extSTD.STANDARD.BIT 0 22 (_architecture (_uni )(_event))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal anod_signal ~std_logic_vector{5~downto~0}~13 0 23 (_architecture (_uni (_string \"011111"\)))))
    (_type (_internal ~INTEGER~range~0~to~99~13 0 25 (_scalar (_to (i 0)(i 99)))))
    (_signal (_internal d ~INTEGER~range~0~to~99~13 0 25 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~99~135 0 26 (_scalar (_to (i 0)(i 99)))))
    (_signal (_internal a ~INTEGER~range~0~to~99~135 0 26 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~9~13 0 28 (_scalar (_to (i 0)(i 9)))))
    (_type (_internal tip 0 28 (_array ~INTEGER~range~0~to~9~13 ((_downto (i 2)(i 0))))))
    (_signal (_internal digit_data tip 0 29 (_architecture (_uni ))))
    (_signal (_internal digit_average tip 0 30 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5{4~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{5{5~downto~1}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 1))))))
    (_type (_internal ~std_logic_vector{7{2~downto~0}~13 0 154 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{5{2~downto~0}~13 0 154 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{7{6~downto~4}~13 0 155 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 4))))))
    (_type (_internal ~std_logic_vector{5{5~downto~3}~13 0 155 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 3))))))
    (_process
      (line__34(_architecture 0 0 34 (_assignment (_simple)(_target(7))(_sensitivity(1)))))
      (line__35(_architecture 1 0 35 (_assignment (_simple)(_target(9(0)))(_sensitivity(7)))))
      (line__36(_architecture 2 0 36 (_assignment (_simple)(_target(9(1)))(_sensitivity(7)))))
      (line__37(_architecture 3 0 37 (_assignment (_simple)(_target(9(2)))(_sensitivity(7)))))
      (line__39(_architecture 4 0 39 (_assignment (_simple)(_target(8))(_sensitivity(2)))))
      (line__40(_architecture 5 0 40 (_assignment (_simple)(_target(10(0)))(_sensitivity(8)))))
      (line__41(_architecture 6 0 41 (_assignment (_simple)(_target(10(1)))(_sensitivity(8)))))
      (line__42(_architecture 7 0 42 (_assignment (_simple)(_target(10(2)))(_sensitivity(8)))))
      (line__46(_architecture 8 0 46 (_process (_simple)(_target(6(5))(6(d_4_0)))(_sensitivity(5)(6)))))
      (line__54(_architecture 9 0 54 (_process (_simple)(_target(4))(_sensitivity(6)(1)(2))(_read(9(0))(9(1))(9(2))(10(0))(10(1))(10(2))))))
      (line__154(_architecture 10 0 154 (_assignment (_simple)(_alias((anod(d_2_0))(anod_signal(d_2_0))))(_target(3(d_2_0)))(_sensitivity(6(d_2_0))))))
      (line__155(_architecture 11 0 155 (_assignment (_simple)(_alias((anod(d_6_4))(anod_signal(d_5_3))))(_target(3(d_6_4)))(_sensitivity(6(d_5_3))))))
      (line__156(_architecture 12 0 156 (_assignment (_simple)(_target(3(3))))))
      (line__157(_architecture 13 0 157 (_assignment (_simple)(_target(3(7))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 3 3 3 3 3 )
    (3 2 3 3 3 3 )
    (3 3 2 3 3 3 )
    (3 3 3 2 3 3 )
    (3 3 3 3 2 3 )
    (3 3 3 3 3 2 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 3 3 3 2 2 2 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 3 3 3 2 2 2 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 3 3 3 2 2 2 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 3 3 3 2 2 2 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 3 3 3 2 2 2 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 3 3 3 2 2 2 )
    (3 3 3 3 3 3 3 )
  )
  (_model . display 14 -1
  )
)
I 000052 55 2387          1558020376290 square_wave
(_unit VHDL (square_wave 0 5 (square_wave 0 11 ))
  (_version v33)
  (_time 1558020376289 2019.05.16 18:26:16)
  (_source (\./src/square_wave.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1558020376268)
    (_use )
  )
  (_object
    (_port (_internal clock ~extSTD.STANDARD.BIT 0 6 (_entity (_in )(_event))))
    (_port (_internal clock_out ~extSTD.STANDARD.BIT 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal O ~std_logic_vector{7~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal s ~std_logic_vector{7~downto~0}~13 0 13 (_architecture (_uni (_string \"11011000"\)))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal divider ~std_logic_vector{2~downto~0}~13 0 14 (_architecture (_uni (_string \"000"\)))))
    (_signal (_internal clk_signal ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni )(_event))))
    (_type (_internal ~std_logic_vector{7{6~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{7{7~downto~1}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 1))))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4)(5))(_sensitivity(0))(_read(4)))))
      (line__26(_architecture 1 0 26 (_process (_simple)(_target(2)(3(7))(3(d_6_0)))(_sensitivity(5))(_read(3)))))
      (line__34(_architecture 2 0 34 (_assignment (_simple)(_alias((clock_out)(_string \"0"\)))(_target(1))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . square_wave 3 -1
  )
)
I 000050 55 5826          1558020390045 generator
(_unit VHDL (generator 0 6 (generator 0 21 ))
  (_version v33)
  (_time 1558020390045 2019.05.16 18:26:30)
  (_source (\./src/data_generator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557209665999)
    (_use )
  )
  (_component
    (square_wave
      (_object
        (_port (_internal clock ~extSTD.STANDARD.BIT 0 44 (_entity (_in ))))
        (_port (_internal clock_out ~extSTD.STANDARD.BIT 0 45 (_entity (_out ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~138 0 46 (_entity (_out ))))
      )
    )
    (stud
      (_object
        (_port (_internal clock ~extSTD.STANDARD.BIT 0 34 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~134 0 35 (_entity (_out ))))
      )
    )
    (stud2
      (_object
        (_port (_internal clock ~extSTD.STANDARD.BIT 0 39 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~136 0 40 (_entity (_out ))))
      )
    )
    (prg1
      (_object
        (_port (_internal clock ~extSTD.STANDARD.BIT 0 24 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~13 0 25 (_entity (_out ))))
      )
    )
    (prg2
      (_object
        (_port (_internal clock ~extSTD.STANDARD.BIT 0 29 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~132 0 30 (_entity (_out ))))
      )
    )
    (freq_div
      (_object
        (_port (_internal clock_in ~extSTD.STANDARD.BIT 0 50 (_entity (_in ))))
        (_port (_internal clock_out ~extSTD.STANDARD.BIT 0 51 (_entity (_out ))))
      )
    )
  )
  (_instantiation L0 0 62 (_component square_wave )
    (_port
      ((clock)(data_clock_signal))
      ((clock_out)(data_clock_signal_sqwave))
      ((O)(s(4)))
    )
    (_use (_entity . square_wave)
    )
  )
  (_instantiation L1 0 63 (_component stud )
    (_port
      ((clock)(data_clock_signal))
      ((O)(s(0)))
    )
  )
  (_instantiation L2 0 64 (_component stud2 )
    (_port
      ((clock)(data_clock_signal))
      ((O)(s(1)))
    )
    (_use (_entity . stud2)
    )
  )
  (_instantiation L3 0 65 (_component prg1 )
    (_port
      ((clock)(data_clock_signal))
      ((O)(s(2)))
    )
    (_use (_entity . prg1)
    )
  )
  (_instantiation L4 0 66 (_component prg2 )
    (_port
      ((clock)(data_clock_signal))
      ((O)(s(3)))
    )
    (_use (_entity . prg2)
    )
  )
  (_instantiation L5 0 68 (_component freq_div )
    (_port
      ((clock_in)(system_clock))
      ((clock_out)(data_clock_signal))
    )
  )
  (_object
    (_port (_internal system_clock ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal control ~std_logic_vector{2~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal data ~std_logic_vector{7~downto~0}~12 0 10 (_entity (_out ))))
    (_port (_internal data_clock ~extSTD.STANDARD.BIT 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~132 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal tip 0 54 (_array ~std_logic_vector{7~downto~0}~1310 ((_downto (i 4)(i 0))))))
    (_signal (_internal s tip 0 55 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal data_signal ~std_logic_vector{7~downto~0}~1312 0 56 (_architecture (_uni ))))
    (_signal (_internal data_clock_signal ~extSTD.STANDARD.BIT 0 57 (_architecture (_uni )(_event))))
    (_signal (_internal data_clock_signal_sqwave ~extSTD.STANDARD.BIT 0 58 (_architecture (_uni ))))
    (_signal (_internal clock ~extSTD.STANDARD.BIT 0 59 (_architecture (_uni ))))
    (_process
      (line__70(_architecture 0 0 70 (_process (_simple)(_target(6)(9))(_sensitivity(1)(2)(7))(_read(5(3))(5(2))(5(1))(5(0))(5(4))(8)))))
      (line__90(_architecture 1 0 90 (_assignment (_simple)(_alias((data)(data_signal)))(_target(3))(_sensitivity(6)))))
      (line__91(_architecture 2 0 91 (_assignment (_simple)(_alias((data_clock)(clock)))(_target(4))(_sensitivity(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 3 2 )
    (3 3 3 )
    (2 2 2 2 2 2 2 2 )
    (2 2 3 )
  )
  (_model . generator 3 -1
  )
)
I 000050 55 5828          1558020416710 generator
(_unit VHDL (generator 0 6 (generator 0 21 ))
  (_version v33)
  (_time 1558020416709 2019.05.16 18:26:56)
  (_source (\./src/data_generator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557209665999)
    (_use )
  )
  (_component
    (square_wave
      (_object
        (_port (_internal clock ~extSTD.STANDARD.BIT 0 44 (_entity (_in ))))
        (_port (_internal clock_out ~extSTD.STANDARD.BIT 0 45 (_entity (_out ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~138 0 46 (_entity (_out ))))
      )
    )
    (stud1
      (_object
        (_port (_internal clock ~extSTD.STANDARD.BIT 0 34 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~134 0 35 (_entity (_out ))))
      )
    )
    (stud2
      (_object
        (_port (_internal clock ~extSTD.STANDARD.BIT 0 39 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~136 0 40 (_entity (_out ))))
      )
    )
    (prg1
      (_object
        (_port (_internal clock ~extSTD.STANDARD.BIT 0 24 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~13 0 25 (_entity (_out ))))
      )
    )
    (prg2
      (_object
        (_port (_internal clock ~extSTD.STANDARD.BIT 0 29 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~132 0 30 (_entity (_out ))))
      )
    )
    (freq_div
      (_object
        (_port (_internal clock_in ~extSTD.STANDARD.BIT 0 50 (_entity (_in ))))
        (_port (_internal clock_out ~extSTD.STANDARD.BIT 0 51 (_entity (_out ))))
      )
    )
  )
  (_instantiation L0 0 62 (_component square_wave )
    (_port
      ((clock)(data_clock_signal))
      ((clock_out)(data_clock_signal_sqwave))
      ((O)(s(4)))
    )
    (_use (_entity . square_wave)
    )
  )
  (_instantiation L1 0 63 (_component stud1 )
    (_port
      ((clock)(data_clock_signal))
      ((O)(s(0)))
    )
  )
  (_instantiation L2 0 64 (_component stud2 )
    (_port
      ((clock)(data_clock_signal))
      ((O)(s(1)))
    )
    (_use (_entity . stud2)
    )
  )
  (_instantiation L3 0 65 (_component prg1 )
    (_port
      ((clock)(data_clock_signal))
      ((O)(s(2)))
    )
    (_use (_entity . prg1)
    )
  )
  (_instantiation L4 0 66 (_component prg2 )
    (_port
      ((clock)(data_clock_signal))
      ((O)(s(3)))
    )
    (_use (_entity . prg2)
    )
  )
  (_instantiation L5 0 68 (_component freq_div )
    (_port
      ((clock_in)(system_clock))
      ((clock_out)(data_clock_signal))
    )
  )
  (_object
    (_port (_internal system_clock ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal control ~std_logic_vector{2~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal data ~std_logic_vector{7~downto~0}~12 0 10 (_entity (_out ))))
    (_port (_internal data_clock ~extSTD.STANDARD.BIT 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~132 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal tip 0 54 (_array ~std_logic_vector{7~downto~0}~1310 ((_downto (i 4)(i 0))))))
    (_signal (_internal s tip 0 55 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal data_signal ~std_logic_vector{7~downto~0}~1312 0 56 (_architecture (_uni ))))
    (_signal (_internal data_clock_signal ~extSTD.STANDARD.BIT 0 57 (_architecture (_uni )(_event))))
    (_signal (_internal data_clock_signal_sqwave ~extSTD.STANDARD.BIT 0 58 (_architecture (_uni ))))
    (_signal (_internal clock ~extSTD.STANDARD.BIT 0 59 (_architecture (_uni ))))
    (_process
      (line__70(_architecture 0 0 70 (_process (_simple)(_target(6)(9))(_sensitivity(1)(2)(7))(_read(5(3))(5(2))(5(1))(5(0))(5(4))(8)))))
      (line__90(_architecture 1 0 90 (_assignment (_simple)(_alias((data)(data_signal)))(_target(3))(_sensitivity(6)))))
      (line__91(_architecture 2 0 91 (_assignment (_simple)(_alias((data_clock)(clock)))(_target(4))(_sensitivity(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 3 2 )
    (3 3 3 )
    (2 2 2 2 2 2 2 2 )
    (2 2 3 )
  )
  (_model . generator 3 -1
  )
)
I 000050 55 5846          1558020491541 generator
(_unit VHDL (generator 0 6 (generator 0 14 ))
  (_version v33)
  (_time 1558020491540 2019.05.16 18:28:11)
  (_source (\./src/data_generator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557209665999)
    (_use )
  )
  (_component
    (square_wave
      (_object
        (_port (_internal clock ~extSTD.STANDARD.BIT 0 37 (_entity (_in ))))
        (_port (_internal clock_out ~extSTD.STANDARD.BIT 0 38 (_entity (_out ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~138 0 39 (_entity (_out ))))
      )
    )
    (stud1
      (_object
        (_port (_internal clock ~extSTD.STANDARD.BIT 0 27 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~134 0 28 (_entity (_out ))))
      )
    )
    (stud2
      (_object
        (_port (_internal clock ~extSTD.STANDARD.BIT 0 32 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~136 0 33 (_entity (_out ))))
      )
    )
    (prg1
      (_object
        (_port (_internal clock ~extSTD.STANDARD.BIT 0 17 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~13 0 18 (_entity (_out ))))
      )
    )
    (prg2
      (_object
        (_port (_internal clock ~extSTD.STANDARD.BIT 0 22 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~132 0 23 (_entity (_out ))))
      )
    )
    (clk_div
      (_object
        (_port (_internal clock ~extSTD.STANDARD.BIT 0 43 (_entity (_in ))))
        (_port (_internal clk ~extSTD.STANDARD.BIT 0 44 (_entity (_out ))))
      )
    )
  )
  (_instantiation L0 0 55 (_component square_wave )
    (_port
      ((clock)(data_clock_signal))
      ((clock_out)(data_clock_signal_sqwave))
      ((O)(s(4)))
    )
    (_use (_entity . square_wave)
    )
  )
  (_instantiation L1 0 56 (_component stud1 )
    (_port
      ((clock)(data_clock_signal))
      ((O)(s(0)))
    )
  )
  (_instantiation L2 0 57 (_component stud2 )
    (_port
      ((clock)(data_clock_signal))
      ((O)(s(1)))
    )
    (_use (_entity . stud2)
    )
  )
  (_instantiation L3 0 58 (_component prg1 )
    (_port
      ((clock)(data_clock_signal))
      ((O)(s(2)))
    )
    (_use (_entity . prg1)
    )
  )
  (_instantiation L4 0 59 (_component prg2 )
    (_port
      ((clock)(data_clock_signal))
      ((O)(s(3)))
    )
    (_use (_entity . prg2)
    )
  )
  (_instantiation L5 0 61 (_component clk_div )
    (_port
      ((clock)(system_clock))
      ((clk)(data_clock_signal))
    )
    (_use (_entity . clk_div)
    )
  )
  (_object
    (_port (_internal system_clock ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal control ~std_logic_vector{2~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal data ~std_logic_vector{7~downto~0}~12 0 10 (_entity (_out ))))
    (_port (_internal data_clock ~extSTD.STANDARD.BIT 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~132 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal tip 0 47 (_array ~std_logic_vector{7~downto~0}~1310 ((_downto (i 4)(i 0))))))
    (_signal (_internal s tip 0 48 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal data_signal ~std_logic_vector{7~downto~0}~1312 0 49 (_architecture (_uni ))))
    (_signal (_internal data_clock_signal ~extSTD.STANDARD.BIT 0 50 (_architecture (_uni )(_event))))
    (_signal (_internal data_clock_signal_sqwave ~extSTD.STANDARD.BIT 0 51 (_architecture (_uni ))))
    (_signal (_internal clock ~extSTD.STANDARD.BIT 0 52 (_architecture (_uni ))))
    (_process
      (line__63(_architecture 0 0 63 (_process (_simple)(_target(6)(9))(_sensitivity(1)(2)(7))(_read(5(3))(5(2))(5(1))(5(0))(5(4))(8)))))
      (line__83(_architecture 1 0 83 (_assignment (_simple)(_alias((data)(data_signal)))(_target(3))(_sensitivity(6)))))
      (line__84(_architecture 2 0 84 (_assignment (_simple)(_alias((data_clock)(clock)))(_target(4))(_sensitivity(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 3 2 )
    (3 3 3 )
    (2 2 2 2 2 2 2 2 )
    (2 2 3 )
  )
  (_model . generator 3 -1
  )
)
V 000050 55 5878          1558020549495 generator
(_unit VHDL (generator 0 6 (generator 0 14 ))
  (_version v33)
  (_time 1558020549494 2019.05.16 18:29:09)
  (_source (\./src/data_generator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557209665999)
    (_use )
  )
  (_component
    (square_wave
      (_object
        (_port (_internal clock ~extSTD.STANDARD.BIT 0 37 (_entity (_in ))))
        (_port (_internal clock_out ~extSTD.STANDARD.BIT 0 38 (_entity (_out ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~138 0 39 (_entity (_out ))))
      )
    )
    (stud1
      (_object
        (_port (_internal clk ~extSTD.STANDARD.BIT 0 27 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~134 0 28 (_entity (_out ))))
      )
    )
    (stud2
      (_object
        (_port (_internal clock ~extSTD.STANDARD.BIT 0 32 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~136 0 33 (_entity (_out ))))
      )
    )
    (prg1
      (_object
        (_port (_internal clock ~extSTD.STANDARD.BIT 0 17 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~13 0 18 (_entity (_out ))))
      )
    )
    (prg2
      (_object
        (_port (_internal clock ~extSTD.STANDARD.BIT 0 22 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~132 0 23 (_entity (_out ))))
      )
    )
    (clk_div
      (_object
        (_port (_internal clock ~extSTD.STANDARD.BIT 0 43 (_entity (_in ))))
        (_port (_internal clk ~extSTD.STANDARD.BIT 0 44 (_entity (_out ))))
      )
    )
  )
  (_instantiation L0 0 55 (_component square_wave )
    (_port
      ((clock)(data_clock_signal))
      ((clock_out)(data_clock_signal_sqwave))
      ((O)(s(4)))
    )
    (_use (_entity . square_wave)
    )
  )
  (_instantiation L1 0 56 (_component stud1 )
    (_port
      ((clk)(data_clock_signal))
      ((O)(s(0)))
    )
    (_use (_entity . stud1)
    )
  )
  (_instantiation L2 0 57 (_component stud2 )
    (_port
      ((clock)(data_clock_signal))
      ((O)(s(1)))
    )
    (_use (_entity . stud2)
    )
  )
  (_instantiation L3 0 58 (_component prg1 )
    (_port
      ((clock)(data_clock_signal))
      ((O)(s(2)))
    )
    (_use (_entity . prg1)
    )
  )
  (_instantiation L4 0 59 (_component prg2 )
    (_port
      ((clock)(data_clock_signal))
      ((O)(s(3)))
    )
    (_use (_entity . prg2)
    )
  )
  (_instantiation L5 0 61 (_component clk_div )
    (_port
      ((clock)(system_clock))
      ((clk)(data_clock_signal))
    )
    (_use (_entity . clk_div)
    )
  )
  (_object
    (_port (_internal system_clock ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal control ~std_logic_vector{2~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal data ~std_logic_vector{7~downto~0}~12 0 10 (_entity (_out ))))
    (_port (_internal data_clock ~extSTD.STANDARD.BIT 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~132 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal tip 0 47 (_array ~std_logic_vector{7~downto~0}~1310 ((_downto (i 4)(i 0))))))
    (_signal (_internal s tip 0 48 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal data_signal ~std_logic_vector{7~downto~0}~1312 0 49 (_architecture (_uni ))))
    (_signal (_internal data_clock_signal ~extSTD.STANDARD.BIT 0 50 (_architecture (_uni )(_event))))
    (_signal (_internal data_clock_signal_sqwave ~extSTD.STANDARD.BIT 0 51 (_architecture (_uni ))))
    (_signal (_internal clock ~extSTD.STANDARD.BIT 0 52 (_architecture (_uni ))))
    (_process
      (line__63(_architecture 0 0 63 (_process (_simple)(_target(6)(9))(_sensitivity(1)(2)(7))(_read(5(3))(5(2))(5(1))(5(0))(5(4))(8)))))
      (line__83(_architecture 1 0 83 (_assignment (_simple)(_alias((data)(data_signal)))(_target(3))(_sensitivity(6)))))
      (line__84(_architecture 2 0 84 (_assignment (_simple)(_alias((data_clock)(clock)))(_target(4))(_sensitivity(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 3 2 )
    (3 3 3 )
    (2 2 2 2 2 2 2 2 )
    (2 2 3 )
  )
  (_model . generator 3 -1
  )
)
I 000048 55 7179          1558021076344 display
(_unit VHDL (display 0 6 (display 0 15 ))
  (_version v33)
  (_time 1558021076359 2019.05.16 18:37:56)
  (_source (\./src/decimal_display.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1558021076331)
    (_use )
  )
  (_component
    (clk_display
      (_object
        (_port (_internal clock_in ~extSTD.STANDARD.BIT 0 18 (_entity (_in ))))
        (_port (_internal clock_out ~extSTD.STANDARD.BIT 0 19 (_entity (_out ))))
      )
    )
  )
  (_instantiation L_div 0 44 (_component clk_display )
    (_port
      ((clock_in)(clock))
      ((clock_out)(clk))
    )
    (_use (_entity . clk_display)
    )
  )
  (_object
    (_port (_internal clock ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal data ~std_logic_vector{7~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal average ~std_logic_vector{7~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal anod ~std_logic_vector{7~downto~0}~124 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal catod ~std_logic_vector{6~downto~0}~12 0 11 (_entity (_out ))))
    (_signal (_internal clk ~extSTD.STANDARD.BIT 0 22 (_architecture (_uni )(_event))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal anod_signal ~std_logic_vector{5~downto~0}~13 0 23 (_architecture (_uni (_string \"011111"\)))))
    (_type (_internal ~INTEGER~range~0~to~99~13 0 25 (_scalar (_to (i 0)(i 99)))))
    (_signal (_internal d ~INTEGER~range~0~to~99~13 0 25 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~99~135 0 26 (_scalar (_to (i 0)(i 99)))))
    (_signal (_internal a ~INTEGER~range~0~to~99~135 0 26 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~9~13 0 28 (_scalar (_to (i 0)(i 9)))))
    (_type (_internal tip 0 28 (_array ~INTEGER~range~0~to~9~13 ((_downto (i 2)(i 0))))))
    (_signal (_internal digit_data tip 0 29 (_architecture (_uni ))))
    (_signal (_internal digit_average tip 0 30 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5{4~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{5{5~downto~1}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 1))))))
    (_type (_internal ~std_logic_vector{7{2~downto~0}~13 0 154 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{5{2~downto~0}~13 0 154 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{7{6~downto~4}~13 0 155 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 4))))))
    (_type (_internal ~std_logic_vector{5{5~downto~3}~13 0 155 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 3))))))
    (_process
      (line__34(_architecture 0 0 34 (_assignment (_simple)(_target(7))(_sensitivity(1)))))
      (line__35(_architecture 1 0 35 (_assignment (_simple)(_target(9(0)))(_sensitivity(7)))))
      (line__36(_architecture 2 0 36 (_assignment (_simple)(_target(9(1)))(_sensitivity(7)))))
      (line__37(_architecture 3 0 37 (_assignment (_simple)(_target(9(2)))(_sensitivity(7)))))
      (line__39(_architecture 4 0 39 (_assignment (_simple)(_target(8))(_sensitivity(2)))))
      (line__40(_architecture 5 0 40 (_assignment (_simple)(_target(10(0)))(_sensitivity(8)))))
      (line__41(_architecture 6 0 41 (_assignment (_simple)(_target(10(1)))(_sensitivity(8)))))
      (line__42(_architecture 7 0 42 (_assignment (_simple)(_target(10(2)))(_sensitivity(8)))))
      (line__46(_architecture 8 0 46 (_process (_simple)(_target(6(5))(6(d_4_0)))(_sensitivity(5)(6)))))
      (line__54(_architecture 9 0 54 (_process (_simple)(_target(4))(_sensitivity(6)(1)(2))(_read(9(0))(9(1))(9(2))(10(0))(10(1))(10(2))))))
      (line__154(_architecture 10 0 154 (_assignment (_simple)(_alias((anod(d_2_0))(anod_signal(d_2_0))))(_target(3(d_2_0)))(_sensitivity(6(d_2_0))))))
      (line__155(_architecture 11 0 155 (_assignment (_simple)(_alias((anod(d_6_4))(anod_signal(d_5_3))))(_target(3(d_6_4)))(_sensitivity(6(d_5_3))))))
      (line__156(_architecture 12 0 156 (_assignment (_simple)(_target(3(3))))))
      (line__157(_architecture 13 0 157 (_assignment (_simple)(_target(3(7))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 3 3 3 3 3 )
    (3 2 3 3 3 3 )
    (3 3 2 3 3 3 )
    (3 3 3 2 3 3 )
    (3 3 3 3 2 3 )
    (3 3 3 3 3 2 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 3 3 3 2 2 2 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 3 3 3 2 2 2 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 3 3 3 2 2 2 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 3 3 3 2 2 2 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 3 3 3 2 2 2 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 3 3 3 2 2 2 )
    (3 3 3 3 3 3 3 )
  )
  (_model . display 14 -1
  )
)
V 000048 55 7177          1558021092923 display
(_unit VHDL (display 0 5 (display 0 14 ))
  (_version v33)
  (_time 1558021092922 2019.05.16 18:38:12)
  (_source (\./src/decimal_display.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1558021092881)
    (_use )
  )
  (_component
    (clk_display
      (_object
        (_port (_internal clock_in ~extSTD.STANDARD.BIT 0 17 (_entity (_in ))))
        (_port (_internal clock_out ~extSTD.STANDARD.BIT 0 18 (_entity (_out ))))
      )
    )
  )
  (_instantiation L_div 0 43 (_component clk_display )
    (_port
      ((clock_in)(clock))
      ((clock_out)(clk))
    )
    (_use (_entity . clk_display)
    )
  )
  (_object
    (_port (_internal clock ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal data ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal average ~std_logic_vector{7~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal anod ~std_logic_vector{7~downto~0}~124 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal catod ~std_logic_vector{6~downto~0}~12 0 10 (_entity (_out ))))
    (_signal (_internal clk ~extSTD.STANDARD.BIT 0 21 (_architecture (_uni )(_event))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal anod_signal ~std_logic_vector{5~downto~0}~13 0 22 (_architecture (_uni (_string \"011111"\)))))
    (_type (_internal ~INTEGER~range~0~to~99~13 0 24 (_scalar (_to (i 0)(i 99)))))
    (_signal (_internal d ~INTEGER~range~0~to~99~13 0 24 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~99~135 0 25 (_scalar (_to (i 0)(i 99)))))
    (_signal (_internal a ~INTEGER~range~0~to~99~135 0 25 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~9~13 0 27 (_scalar (_to (i 0)(i 9)))))
    (_type (_internal tip 0 27 (_array ~INTEGER~range~0~to~9~13 ((_downto (i 2)(i 0))))))
    (_signal (_internal digit_data tip 0 28 (_architecture (_uni ))))
    (_signal (_internal digit_average tip 0 29 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{5{5~downto~1}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 1))))))
    (_type (_internal ~std_logic_vector{7{2~downto~0}~13 0 153 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{5{2~downto~0}~13 0 153 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{7{6~downto~4}~13 0 154 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 4))))))
    (_type (_internal ~std_logic_vector{5{5~downto~3}~13 0 154 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 3))))))
    (_process
      (line__33(_architecture 0 0 33 (_assignment (_simple)(_target(7))(_sensitivity(1)))))
      (line__34(_architecture 1 0 34 (_assignment (_simple)(_target(9(0)))(_sensitivity(7)))))
      (line__35(_architecture 2 0 35 (_assignment (_simple)(_target(9(1)))(_sensitivity(7)))))
      (line__36(_architecture 3 0 36 (_assignment (_simple)(_target(9(2)))(_sensitivity(7)))))
      (line__38(_architecture 4 0 38 (_assignment (_simple)(_target(8))(_sensitivity(2)))))
      (line__39(_architecture 5 0 39 (_assignment (_simple)(_target(10(0)))(_sensitivity(8)))))
      (line__40(_architecture 6 0 40 (_assignment (_simple)(_target(10(1)))(_sensitivity(8)))))
      (line__41(_architecture 7 0 41 (_assignment (_simple)(_target(10(2)))(_sensitivity(8)))))
      (line__45(_architecture 8 0 45 (_process (_simple)(_target(6(5))(6(d_4_0)))(_sensitivity(5)(6)))))
      (line__53(_architecture 9 0 53 (_process (_simple)(_target(4))(_sensitivity(6)(2)(1))(_read(9(0))(9(1))(9(2))(10(0))(10(1))(10(2))))))
      (line__153(_architecture 10 0 153 (_assignment (_simple)(_alias((anod(d_2_0))(anod_signal(d_2_0))))(_target(3(d_2_0)))(_sensitivity(6(d_2_0))))))
      (line__154(_architecture 11 0 154 (_assignment (_simple)(_alias((anod(d_6_4))(anod_signal(d_5_3))))(_target(3(d_6_4)))(_sensitivity(6(d_5_3))))))
      (line__155(_architecture 12 0 155 (_assignment (_simple)(_target(3(3))))))
      (line__156(_architecture 13 0 156 (_assignment (_simple)(_target(3(7))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 3 3 3 3 3 )
    (3 2 3 3 3 3 )
    (3 3 2 3 3 3 )
    (3 3 3 2 3 3 )
    (3 3 3 3 2 3 )
    (3 3 3 3 3 2 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 3 3 3 2 2 2 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 3 3 3 2 2 2 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 3 3 3 2 2 2 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 3 3 3 2 2 2 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 3 3 3 2 2 2 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 3 3 3 2 2 2 )
    (3 3 3 3 3 3 3 )
  )
  (_model . display 14 -1
  )
)
I 000045 55 2056          1558021104504 stud
(_unit VHDL (stud1 0 5 (stud 0 10 ))
  (_version v33)
  (_time 1558021104503 2019.05.16 18:38:24)
  (_source (\./src/stud1.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1558021104475)
    (_use )
  )
  (_object
    (_port (_internal clk ~extSTD.STANDARD.BIT 0 6 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal O ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal tip 0 12 (_array ~std_logic_vector{7~downto~0}~13 ((_downto (i 5)(i 0))))))
    (_signal (_internal s tip 0 14 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))))))))
    (_type (_internal ~tip{5~downto~1}~13 0 20 (_array ~std_logic_vector{7~downto~0}~13 ((_downto (i 5)(i 1))))))
    (_type (_internal ~tip{4~downto~0}~13 0 20 (_array ~std_logic_vector{7~downto~0}~13 ((_downto (i 4)(i 0))))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(1)(2(0))(2(d_5_1)))(_sensitivity(0))(_read(2(0))(2(5))(2(d_4_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . stud 1 -1
  )
)
V 000045 55 2055          1558021111238 stud
(_unit VHDL (stud1 0 5 (stud 0 9 ))
  (_version v33)
  (_time 1558021111239 2019.05.16 18:38:31)
  (_source (\./src/stud1.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1558021104475)
    (_use )
  )
  (_object
    (_port (_internal clk ~extSTD.STANDARD.BIT 0 6 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal O ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal tip 0 11 (_array ~std_logic_vector{7~downto~0}~13 ((_downto (i 5)(i 0))))))
    (_signal (_internal s tip 0 13 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))))))))
    (_type (_internal ~tip{5~downto~1}~13 0 19 (_array ~std_logic_vector{7~downto~0}~13 ((_downto (i 5)(i 1))))))
    (_type (_internal ~tip{4~downto~0}~13 0 19 (_array ~std_logic_vector{7~downto~0}~13 ((_downto (i 4)(i 0))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(1)(2(0))(2(d_5_1)))(_sensitivity(0))(_read(2(0))(2(5))(2(d_4_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . stud 1 -1
  )
)
V 000052 55 2387          1558021122074 square_wave
(_unit VHDL (square_wave 0 5 (square_wave 0 11 ))
  (_version v33)
  (_time 1558021122073 2019.05.16 18:38:42)
  (_source (\./src/square_wave.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1558021122057)
    (_use )
  )
  (_object
    (_port (_internal clock ~extSTD.STANDARD.BIT 0 6 (_entity (_in )(_event))))
    (_port (_internal clock_out ~extSTD.STANDARD.BIT 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal O ~std_logic_vector{7~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal s ~std_logic_vector{7~downto~0}~13 0 13 (_architecture (_uni (_string \"11011000"\)))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal divider ~std_logic_vector{2~downto~0}~13 0 14 (_architecture (_uni (_string \"000"\)))))
    (_signal (_internal clk_signal ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni )(_event))))
    (_type (_internal ~std_logic_vector{7{6~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{7{7~downto~1}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 1))))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4)(5))(_sensitivity(0))(_read(4)))))
      (line__26(_architecture 1 0 26 (_process (_simple)(_target(2)(3(7))(3(d_6_0)))(_sensitivity(5))(_read(3)))))
      (line__34(_architecture 2 0 34 (_assignment (_simple)(_alias((clock_out)(_string \"0"\)))(_target(1))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . square_wave 3 -1
  )
)
I 000049 55 2066          1558021128064 student2
(_unit VHDL (stud2 0 5 (student2 0 10 ))
  (_version v33)
  (_time 1558021128063 2019.05.16 18:38:48)
  (_source (\./src/stud2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1558021128040)
    (_use )
  )
  (_object
    (_port (_internal clock ~extSTD.STANDARD.BIT 0 6 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal O ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal tip 0 12 (_array ~std_logic_vector{7~downto~0}~13 ((_downto (i 5)(i 0))))))
    (_signal (_internal s tip 0 14 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))))))))
    (_type (_internal ~tip{5~downto~1}~13 0 20 (_array ~std_logic_vector{7~downto~0}~13 ((_downto (i 5)(i 1))))))
    (_type (_internal ~tip{4~downto~0}~13 0 20 (_array ~std_logic_vector{7~downto~0}~13 ((_downto (i 4)(i 0))))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(1)(2(0))(2(d_5_1)))(_sensitivity(0))(_read(2(0))(2(5))(2(d_4_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . student2 1 -1
  )
)
V 000049 55 2065          1558021189118 student2
(_unit VHDL (stud2 0 5 (student2 0 9 ))
  (_version v33)
  (_time 1558021189118 2019.05.16 18:39:49)
  (_source (\./src/stud2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1558021128040)
    (_use )
  )
  (_object
    (_port (_internal clock ~extSTD.STANDARD.BIT 0 6 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal O ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal tip 0 11 (_array ~std_logic_vector{7~downto~0}~13 ((_downto (i 5)(i 0))))))
    (_signal (_internal s tip 0 13 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))))))))
    (_type (_internal ~tip{5~downto~1}~13 0 19 (_array ~std_logic_vector{7~downto~0}~13 ((_downto (i 5)(i 1))))))
    (_type (_internal ~tip{4~downto~0}~13 0 19 (_array ~std_logic_vector{7~downto~0}~13 ((_downto (i 4)(i 0))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(1)(2(0))(2(d_5_1)))(_sensitivity(0))(_read(2(0))(2(5))(2(d_4_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . student2 1 -1
  )
)
V 000045 55 1810          1558021198191 prg1
(_unit VHDL (prg1 0 4 (prg1 0 9 ))
  (_version v33)
  (_time 1558021198190 2019.05.16 18:39:58)
  (_source (\./src/prg_15.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1558021198177)
    (_use )
  )
  (_object
    (_port (_internal clock ~extSTD.STANDARD.BIT 0 5 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal O ~std_logic_vector{7~downto~0}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal s ~std_logic_vector{3~downto~0}~13 0 11 (_architecture (_uni (_string \"1101"\)))))
    (_type (_internal ~std_logic_vector{3{3~downto~1}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 1))))))
    (_type (_internal ~std_logic_vector{3{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(2(0))(2(d_3_1)))(_sensitivity(0))(_read(2(3))(2(2))(2(d_2_0))))))
      (line__22(_architecture 1 0 22 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . prg1 2 -1
  )
)
V 000045 55 1810          1558021205530 prg2
(_unit VHDL (prg2 0 4 (prg2 0 9 ))
  (_version v33)
  (_time 1558021205529 2019.05.16 18:40:05)
  (_source (\./src/prg_255.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1558021205517)
    (_use )
  )
  (_object
    (_port (_internal clock ~extSTD.STANDARD.BIT 0 5 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal O ~std_logic_vector{7~downto~0}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal s ~std_logic_vector{7~downto~0}~13 0 11 (_architecture (_uni (_string \"00101101"\)))))
    (_type (_internal ~std_logic_vector{7{7~downto~1}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 1))))))
    (_type (_internal ~std_logic_vector{7{6~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(2(0))(2(d_7_1)))(_sensitivity(0))(_read(2(3))(2(4))(2(7))(2(5))(2(d_6_0))))))
      (line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((O)(s)))(_target(1))(_sensitivity(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . prg2 2 -1
  )
)
I 000044 55 7527          1558021224771 sum
(_unit VHDL (sum 0 6 (sum 0 16 ))
  (_version v33)
  (_time 1558021224770 2019.05.16 18:40:24)
  (_source (\./src/sum.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1558021224730)
    (_use )
  )
  (_component
    (adder
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~132 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal nr1 ~std_logic_vector{{n-1}~downto~0}~132 0 20 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~132~__1 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal nr2 ~std_logic_vector{{n-1}~downto~0}~132~__1 0 20 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal sum ~std_logic_vector{n~downto~0}~13 0 21 (_entity (_out ))))
      )
    )
  )
  (_generate L 0 47 (_for ~INTEGER~range~0~to~7~13 )
    (_instantiation ADD_8_i 0 48 (_component adder )
      (_generic
        ((n)((i 8)))
      )
      (_port
        ((nr1)(s(_index 7)))
        ((nr2)(s(_index 8)))
        ((sum)(t(_index 9)))
      )
      (_use (_entity . adder)
        (_generic
          ((n)((i 8)))
        )
        (_port
          ((nr1)(nr1))
          ((nr2)(nr2))
          ((sum)(sum))
        )
      )
    )
    (_object
      (_constant (_internal i ~INTEGER~range~0~to~7~13 0 47 (_architecture )))
      (_subprogram
      )
    )
  )
  (_generate M 0 54 (_for ~INTEGER~range~0~to~3~13 )
    (_instantiation ADD_9_i 0 55 (_component adder )
      (_generic
        ((n)((i 9)))
      )
      (_port
        ((nr1)(t(_index 10)))
        ((nr2)(t(_index 11)))
        ((sum)(p(_index 12)))
      )
      (_use (_entity . adder)
        (_generic
          ((n)((i 9)))
        )
        (_port
          ((nr1)(nr1))
          ((nr2)(nr2))
          ((sum)(sum))
        )
      )
    )
    (_object
      (_constant (_internal i ~INTEGER~range~0~to~3~13 0 54 (_architecture )))
      (_subprogram
      )
    )
  )
  (_generate n 0 61 (_for ~INTEGER~range~0~to~1~13 )
    (_instantiation ADD_10_i 0 62 (_component adder )
      (_generic
        ((n)((i 10)))
      )
      (_port
        ((nr1)(p(_index 13)))
        ((nr2)(p(_index 14)))
        ((sum)(r(_index 15)))
      )
      (_use (_entity . adder)
        (_generic
          ((n)((i 10)))
        )
        (_port
          ((nr1)(nr1))
          ((nr2)(nr2))
          ((sum)(sum))
        )
      )
    )
    (_object
      (_constant (_internal i ~INTEGER~range~0~to~1~13 0 61 (_architecture )))
      (_subprogram
      )
    )
  )
  (_instantiation C 0 68 (_component adder )
    (_generic
      ((n)((i 11)))
    )
    (_port
      ((nr1)(r(0)))
      ((nr2)(r(1)))
      ((sum)(Sum16))
    )
    (_use (_entity . adder)
      (_generic
        ((n)((i 11)))
      )
      (_port
        ((nr1)(nr1))
        ((nr2)(nr2))
        ((sum)(sum))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal data ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal clock ~extSTD.STANDARD.BIT 0 8 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal Sum2 ~std_logic_vector{8~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Sum4 ~std_logic_vector{9~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_port (_internal Sum8 ~std_logic_vector{10~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal Sum16 ~std_logic_vector{11~downto~0}~12 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal tip_8 0 24 (_array ~std_logic_vector{7~downto~0}~13 ((_downto (i 15)(i 0))))))
    (_signal (_internal s tip_8 0 25 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal tip_9 0 27 (_array ~std_logic_vector{8~downto~0}~13 ((_downto (i 7)(i 0))))))
    (_signal (_internal t tip_9 0 28 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal tip_10 0 30 (_array ~std_logic_vector{9~downto~0}~13 ((_downto (i 3)(i 0))))))
    (_signal (_internal p tip_10 0 31 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal tip_11 0 33 (_array ~std_logic_vector{10~downto~0}~13 ((_downto (i 1)(i 0))))))
    (_signal (_internal r tip_11 0 34 (_architecture (_uni ))))
    (_type (_internal ~tip_8{15~downto~1}~13 0 42 (_array ~std_logic_vector{7~downto~0}~13 ((_downto (i 15)(i 1))))))
    (_type (_internal ~tip_8{14~downto~0}~13 0 42 (_array ~std_logic_vector{7~downto~0}~13 ((_downto (i 14)(i 0))))))
    (_type (_internal ~INTEGER~range~0~to~7~13 0 47 (_scalar (_to (i 0)(i 7)))))
    (_type (_internal ~INTEGER~range~0~to~3~13 0 54 (_scalar (_to (i 0)(i 3)))))
    (_type (_internal ~INTEGER~range~0~to~1~13 0 61 (_scalar (_to (i 0)(i 1)))))
    (_process
      (line__37(_architecture 0 0 37 (_process (_simple)(_target(7(0))(7(d_15_1))(7))(_sensitivity(1)(2))(_read(0)(7(d_14_0))))))
      (line__52(_architecture 1 0 52 (_assignment (_simple)(_alias((Sum2)(t(0))))(_target(3))(_sensitivity(8(0))))))
      (line__59(_architecture 2 0 59 (_assignment (_simple)(_alias((Sum4)(p(0))))(_target(4))(_sensitivity(9(0))))))
      (line__66(_architecture 3 0 66 (_assignment (_simple)(_alias((Sum8)(r(0))))(_target(5))(_sensitivity(10(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . sum 16 -1
  )
)
V 000044 55 7527          1558021228665 sum
(_unit VHDL (sum 0 6 (sum 0 15 ))
  (_version v33)
  (_time 1558021228664 2019.05.16 18:40:28)
  (_source (\./src/sum.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1558021224730)
    (_use )
  )
  (_component
    (adder
      (_object
        (_generic (_internal n ~extSTD.STANDARD.INTEGER 0 18 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~132 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal nr1 ~std_logic_vector{{n-1}~downto~0}~132 0 19 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~132~__1 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal nr2 ~std_logic_vector{{n-1}~downto~0}~132~__1 0 19 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{n~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal sum ~std_logic_vector{n~downto~0}~13 0 20 (_entity (_out ))))
      )
    )
  )
  (_generate L 0 46 (_for ~INTEGER~range~0~to~7~13 )
    (_instantiation ADD_8_i 0 47 (_component adder )
      (_generic
        ((n)((i 8)))
      )
      (_port
        ((nr1)(s(_index 7)))
        ((nr2)(s(_index 8)))
        ((sum)(t(_index 9)))
      )
      (_use (_entity . adder)
        (_generic
          ((n)((i 8)))
        )
        (_port
          ((nr1)(nr1))
          ((nr2)(nr2))
          ((sum)(sum))
        )
      )
    )
    (_object
      (_constant (_internal i ~INTEGER~range~0~to~7~13 0 46 (_architecture )))
      (_subprogram
      )
    )
  )
  (_generate M 0 53 (_for ~INTEGER~range~0~to~3~13 )
    (_instantiation ADD_9_i 0 54 (_component adder )
      (_generic
        ((n)((i 9)))
      )
      (_port
        ((nr1)(t(_index 10)))
        ((nr2)(t(_index 11)))
        ((sum)(p(_index 12)))
      )
      (_use (_entity . adder)
        (_generic
          ((n)((i 9)))
        )
        (_port
          ((nr1)(nr1))
          ((nr2)(nr2))
          ((sum)(sum))
        )
      )
    )
    (_object
      (_constant (_internal i ~INTEGER~range~0~to~3~13 0 53 (_architecture )))
      (_subprogram
      )
    )
  )
  (_generate n 0 60 (_for ~INTEGER~range~0~to~1~13 )
    (_instantiation ADD_10_i 0 61 (_component adder )
      (_generic
        ((n)((i 10)))
      )
      (_port
        ((nr1)(p(_index 13)))
        ((nr2)(p(_index 14)))
        ((sum)(r(_index 15)))
      )
      (_use (_entity . adder)
        (_generic
          ((n)((i 10)))
        )
        (_port
          ((nr1)(nr1))
          ((nr2)(nr2))
          ((sum)(sum))
        )
      )
    )
    (_object
      (_constant (_internal i ~INTEGER~range~0~to~1~13 0 60 (_architecture )))
      (_subprogram
      )
    )
  )
  (_instantiation C 0 67 (_component adder )
    (_generic
      ((n)((i 11)))
    )
    (_port
      ((nr1)(r(0)))
      ((nr2)(r(1)))
      ((sum)(Sum16))
    )
    (_use (_entity . adder)
      (_generic
        ((n)((i 11)))
      )
      (_port
        ((nr1)(nr1))
        ((nr2)(nr2))
        ((sum)(sum))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal data ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal clock ~extSTD.STANDARD.BIT 0 8 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal Sum2 ~std_logic_vector{8~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Sum4 ~std_logic_vector{9~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_port (_internal Sum8 ~std_logic_vector{10~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal Sum16 ~std_logic_vector{11~downto~0}~12 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal tip_8 0 23 (_array ~std_logic_vector{7~downto~0}~13 ((_downto (i 15)(i 0))))))
    (_signal (_internal s tip_8 0 24 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal tip_9 0 26 (_array ~std_logic_vector{8~downto~0}~13 ((_downto (i 7)(i 0))))))
    (_signal (_internal t tip_9 0 27 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal tip_10 0 29 (_array ~std_logic_vector{9~downto~0}~13 ((_downto (i 3)(i 0))))))
    (_signal (_internal p tip_10 0 30 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal tip_11 0 32 (_array ~std_logic_vector{10~downto~0}~13 ((_downto (i 1)(i 0))))))
    (_signal (_internal r tip_11 0 33 (_architecture (_uni ))))
    (_type (_internal ~tip_8{15~downto~1}~13 0 41 (_array ~std_logic_vector{7~downto~0}~13 ((_downto (i 15)(i 1))))))
    (_type (_internal ~tip_8{14~downto~0}~13 0 41 (_array ~std_logic_vector{7~downto~0}~13 ((_downto (i 14)(i 0))))))
    (_type (_internal ~INTEGER~range~0~to~7~13 0 46 (_scalar (_to (i 0)(i 7)))))
    (_type (_internal ~INTEGER~range~0~to~3~13 0 53 (_scalar (_to (i 0)(i 3)))))
    (_type (_internal ~INTEGER~range~0~to~1~13 0 60 (_scalar (_to (i 0)(i 1)))))
    (_process
      (line__36(_architecture 0 0 36 (_process (_simple)(_target(7(0))(7(d_15_1))(7))(_sensitivity(2)(1))(_read(0)(7(d_14_0))))))
      (line__51(_architecture 1 0 51 (_assignment (_simple)(_alias((Sum2)(t(0))))(_target(3))(_sensitivity(8(0))))))
      (line__58(_architecture 2 0 58 (_assignment (_simple)(_alias((Sum4)(p(0))))(_target(4))(_sensitivity(9(0))))))
      (line__65(_architecture 3 0 65 (_assignment (_simple)(_alias((Sum8)(r(0))))(_target(5))(_sensitivity(10(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . sum 16 -1
  )
)
V 000044 55 5906          1558021290450 avg
(_unit VHDL (avg 0 4 (avg 0 14 ))
  (_version v33)
  (_time 1558021290449 2019.05.16 18:41:30)
  (_source (\./src/average.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1558021290430)
    (_use )
  )
  (_component
    (generator
      (_object
        (_port (_internal system_clock ~extSTD.STANDARD.BIT 0 21 (_entity (_in ))))
        (_port (_internal control ~std_logic_vector{2~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal data ~std_logic_vector{7~downto~0}~134 0 24 (_entity (_out ))))
        (_port (_internal data_clock ~extSTD.STANDARD.BIT 0 25 (_entity (_out ))))
      )
    )
    (filter
      (_object
        (_port (_internal data ~std_logic_vector{7~downto~0}~136 0 29 (_entity (_in ))))
        (_port (_internal data_clock ~extSTD.STANDARD.BIT 0 30 (_entity (_in ))))
        (_port (_internal system_clock ~extSTD.STANDARD.BIT 0 31 (_entity (_in ))))
        (_port (_internal lengthh ~std_logic_vector{2~downto~0}~138 0 32 (_entity (_in ))))
        (_port (_internal reset_filter ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal average ~std_logic_vector{7~downto~0}~1310 0 34 (_entity (_out ))))
      )
    )
    (display
      (_object
        (_port (_internal clock ~extSTD.STANDARD.BIT 0 38 (_entity (_in ))))
        (_port (_internal data ~std_logic_vector{7~downto~0}~1312 0 39 (_entity (_in ))))
        (_port (_internal average ~std_logic_vector{7~downto~0}~1314 0 40 (_entity (_in ))))
        (_port (_internal anod ~std_logic_vector{7~downto~0}~1316 0 41 (_entity (_out ))))
        (_port (_internal catod ~std_logic_vector{6~downto~0}~13 0 42 (_entity (_out ))))
      )
    )
  )
  (_instantiation Label_Generator 0 48 (_component generator )
    (_port
      ((system_clock)(system_clock))
      ((control)(control))
      ((reset)(reset_generator))
      ((data)(data_signal))
      ((data_clock)(data_clock))
    )
    (_use (_entity . generator)
    )
  )
  (_instantiation Label_Filter 0 49 (_component filter )
    (_port
      ((data)(data_signal))
      ((data_clock)(data_clock))
      ((system_clock)(system_clock))
      ((lengthh)(lengthhh))
      ((reset_filter)(reset_filter))
      ((average)(average_signal))
    )
    (_use (_entity . filter)
    )
  )
  (_instantiation Label_Display 0 50 (_component display )
    (_port
      ((clock)(system_clock))
      ((data)(data_signal))
      ((average)(average_signal))
      ((anod)(anod))
      ((catod)(catod))
    )
    (_use (_entity . display)
    )
  )
  (_object
    (_port (_internal reset_generator ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal reset_filter ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal system_clock ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal control ~std_logic_vector{2~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal lengthhh ~std_logic_vector{2~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal anod ~std_logic_vector{7~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal catod ~std_logic_vector{6~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal data_signal ~std_logic_vector{7~downto~0}~13 0 16 (_architecture (_uni ))))
    (_signal (_internal data_clock ~extSTD.STANDARD.BIT 0 17 (_architecture (_uni ))))
    (_signal (_internal average_signal ~std_logic_vector{7~downto~0}~13 0 18 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~138 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000052 55 1071          1558021325096 clk_display
(_unit VHDL (clk_display 0 5 (clk_display 0 9 ))
  (_version v33)
  (_time 1558021325095 2019.05.16 18:42:05)
  (_source (\./src/clk_div_display.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557309173275)
    (_use )
  )
  (_object
    (_port (_internal clock_in ~extSTD.STANDARD.BIT 0 6 (_entity (_in )(_event))))
    (_port (_internal clock_out ~extSTD.STANDARD.BIT 0 7 (_entity (_out ))))
    (_signal (_internal clock_signal ~extSTD.STANDARD.BIT 0 11 (_architecture (_uni ((i 0))))))
    (_variable (_internal count ~extSTD.STANDARD.INTEGER 0 15 (_process 0 ((i 0)))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(2))(_sensitivity(0))(_read(2)))))
      (line__27(_architecture 1 0 27 (_assignment (_simple)(_alias((clock_out)(clock_signal)))(_target(1))(_sensitivity(2)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . clk_display 2 -1
  )
)
I 000044 55 887           1558021888962 div
(_unit VHDL (clk_div 0 4 (div 0 9 ))
  (_version v33)
  (_time 1558021888961 2019.05.16 18:51:28)
  (_source (\./src/clk_divider.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557163063041)
    (_use )
  )
  (_object
    (_port (_internal clock ~extSTD.STANDARD.BIT 0 5 (_entity (_in )(_event))))
    (_port (_internal clk ~extSTD.STANDARD.BIT 0 7 (_entity (_out ))))
    (_variable (_internal count ~extSTD.STANDARD.INTEGER 0 15 (_process 0 ((i 0)))))
    (_variable (_internal clk_var ~extSTD.STANDARD.BIT 0 16 (_process 0 ((i 0)))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . div 1 -1
  )
)
I 000052 55 922           1558021981432 clk_display
(_unit VHDL (clk_display 0 5 (clk_display 0 9 ))
  (_version v33)
  (_time 1558021981431 2019.05.16 18:53:01)
  (_source (\./src/clk_div_display.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557309173275)
    (_use )
  )
  (_object
    (_port (_internal clock_in ~extSTD.STANDARD.BIT 0 6 (_entity (_in )(_event))))
    (_port (_internal clock_out ~extSTD.STANDARD.BIT 0 7 (_entity (_out ))))
    (_variable (_internal count ~extSTD.STANDARD.INTEGER 0 15 (_process 0 ((i 0)))))
    (_variable (_internal clock_var ~extSTD.STANDARD.BIT 0 16 (_process 0 ((i 0)))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . clk_display 1 -1
  )
)
V 000052 55 925           1558104730548 clk_display
(_unit VHDL (clk_display 0 5 (clk_display 0 9 ))
  (_version v33)
  (_time 1558104730553 2019.05.17 17:52:10)
  (_source (\./src/clk_div_display.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557309173275)
    (_use )
  )
  (_object
    (_port (_internal clock_in ~extSTD.STANDARD.BIT 0 6 (_entity (_in )(_event))))
    (_port (_internal clock_out ~extSTD.STANDARD.BIT 0 7 (_entity (_out ))))
    (_variable (_internal count ~extSTD.STANDARD.INTEGER 0 13 (_process 0 ((i 0)))))
    (_variable (_internal clock_signal ~extSTD.STANDARD.BIT 0 14 (_process 0 ((i 0)))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . clk_display 1 -1
  )
)
V 000044 55 890           1558104740264 div
(_unit VHDL (clk_div 0 4 (div 0 9 ))
  (_version v33)
  (_time 1558104740263 2019.05.17 17:52:20)
  (_source (\./src/clk_divider.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1557163063041)
    (_use )
  )
  (_object
    (_port (_internal clock ~extSTD.STANDARD.BIT 0 5 (_entity (_in )(_event))))
    (_port (_internal clk ~extSTD.STANDARD.BIT 0 7 (_entity (_out ))))
    (_variable (_internal count ~extSTD.STANDARD.INTEGER 0 13 (_process 0 ((i 0)))))
    (_variable (_internal clk_signal ~extSTD.STANDARD.BIT 0 14 (_process 0 ((i 0)))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . div 1 -1
  )
)
