//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-26907403
// Cuda compilation tools, release 10.1, V10.1.243
// Based on LLVM 3.4svn
//

.version 6.4
.target sm_50
.address_size 64

	// .globl	_Z20cuda_PSFSample3DBlobPKdS0_S0_S0_S0_ddiiPKiS0_iPf

.visible .entry _Z20cuda_PSFSample3DBlobPKdS0_S0_S0_S0_ddiiPKiS0_iPf(
	.param .u64 _Z20cuda_PSFSample3DBlobPKdS0_S0_S0_S0_ddiiPKiS0_iPf_param_0,
	.param .u64 _Z20cuda_PSFSample3DBlobPKdS0_S0_S0_S0_ddiiPKiS0_iPf_param_1,
	.param .u64 _Z20cuda_PSFSample3DBlobPKdS0_S0_S0_S0_ddiiPKiS0_iPf_param_2,
	.param .u64 _Z20cuda_PSFSample3DBlobPKdS0_S0_S0_S0_ddiiPKiS0_iPf_param_3,
	.param .u64 _Z20cuda_PSFSample3DBlobPKdS0_S0_S0_S0_ddiiPKiS0_iPf_param_4,
	.param .f64 _Z20cuda_PSFSample3DBlobPKdS0_S0_S0_S0_ddiiPKiS0_iPf_param_5,
	.param .f64 _Z20cuda_PSFSample3DBlobPKdS0_S0_S0_S0_ddiiPKiS0_iPf_param_6,
	.param .u32 _Z20cuda_PSFSample3DBlobPKdS0_S0_S0_S0_ddiiPKiS0_iPf_param_7,
	.param .u32 _Z20cuda_PSFSample3DBlobPKdS0_S0_S0_S0_ddiiPKiS0_iPf_param_8,
	.param .u64 _Z20cuda_PSFSample3DBlobPKdS0_S0_S0_S0_ddiiPKiS0_iPf_param_9,
	.param .u64 _Z20cuda_PSFSample3DBlobPKdS0_S0_S0_S0_ddiiPKiS0_iPf_param_10,
	.param .u32 _Z20cuda_PSFSample3DBlobPKdS0_S0_S0_S0_ddiiPKiS0_iPf_param_11,
	.param .u64 _Z20cuda_PSFSample3DBlobPKdS0_S0_S0_S0_ddiiPKiS0_iPf_param_12
)
{
	.reg .pred 	%p<10>;
	.reg .f32 	%f<4>;
	.reg .b32 	%r<68>;
	.reg .f64 	%fd<112>;
	.reg .b64 	%rd<44>;


	ld.param.u64 	%rd6, [_Z20cuda_PSFSample3DBlobPKdS0_S0_S0_S0_ddiiPKiS0_iPf_param_0];
	ld.param.u64 	%rd7, [_Z20cuda_PSFSample3DBlobPKdS0_S0_S0_S0_ddiiPKiS0_iPf_param_1];
	ld.param.u64 	%rd8, [_Z20cuda_PSFSample3DBlobPKdS0_S0_S0_S0_ddiiPKiS0_iPf_param_2];
	ld.param.u64 	%rd9, [_Z20cuda_PSFSample3DBlobPKdS0_S0_S0_S0_ddiiPKiS0_iPf_param_3];
	ld.param.u64 	%rd10, [_Z20cuda_PSFSample3DBlobPKdS0_S0_S0_S0_ddiiPKiS0_iPf_param_4];
	ld.param.f64 	%fd27, [_Z20cuda_PSFSample3DBlobPKdS0_S0_S0_S0_ddiiPKiS0_iPf_param_5];
	ld.param.f64 	%fd28, [_Z20cuda_PSFSample3DBlobPKdS0_S0_S0_S0_ddiiPKiS0_iPf_param_6];
	ld.param.u32 	%r19, [_Z20cuda_PSFSample3DBlobPKdS0_S0_S0_S0_ddiiPKiS0_iPf_param_7];
	ld.param.u32 	%r20, [_Z20cuda_PSFSample3DBlobPKdS0_S0_S0_S0_ddiiPKiS0_iPf_param_8];
	ld.param.u64 	%rd13, [_Z20cuda_PSFSample3DBlobPKdS0_S0_S0_S0_ddiiPKiS0_iPf_param_9];
	ld.param.u64 	%rd11, [_Z20cuda_PSFSample3DBlobPKdS0_S0_S0_S0_ddiiPKiS0_iPf_param_10];
	ld.param.u32 	%r21, [_Z20cuda_PSFSample3DBlobPKdS0_S0_S0_S0_ddiiPKiS0_iPf_param_11];
	ld.param.u64 	%rd12, [_Z20cuda_PSFSample3DBlobPKdS0_S0_S0_S0_ddiiPKiS0_iPf_param_12];
	cvta.to.global.u64 	%rd1, %rd13;
	ld.global.u32 	%r1, [%rd1];
	mov.u32 	%r2, %ctaid.x;
	mov.u32 	%r3, %ntid.x;
	mov.u32 	%r4, %tid.x;
	mad.lo.s32 	%r5, %r2, %r3, %r4;
	mul.lo.s32 	%r6, %r19, %r19;
	mul.lo.s32 	%r22, %r5, %r6;
	mad.lo.s32 	%r23, %r6, %r21, -1;
	setp.gt.s32	%p1, %r22, %r23;
	@%p1 bra 	BB0_10;

	ld.global.u32 	%r7, [%rd1+4];
	cvta.to.global.u64 	%rd14, %rd6;
	mul.wide.s32 	%rd15, %r5, 8;
	add.s64 	%rd16, %rd14, %rd15;
	ld.global.f64 	%fd1, [%rd16];
	cvta.to.global.u64 	%rd17, %rd7;
	add.s64 	%rd18, %rd17, %rd15;
	ld.global.f64 	%fd2, [%rd18];
	cvta.to.global.u64 	%rd19, %rd8;
	add.s64 	%rd20, %rd19, %rd15;
	cvta.to.global.u64 	%rd21, %rd9;
	add.s64 	%rd22, %rd21, %rd15;
	ld.global.f64 	%fd3, [%rd22];
	cvta.to.global.u64 	%rd23, %rd10;
	add.s64 	%rd24, %rd23, %rd15;
	ld.global.f64 	%fd4, [%rd24];
	ld.global.f64 	%fd29, [%rd20];
	cvt.rmi.f64.f64	%fd30, %fd29;
	sub.f64 	%fd31, %fd29, %fd30;
	mul.f64 	%fd32, %fd31, %fd28;
	cvt.rmi.f64.f64	%fd33, %fd32;
	div.rn.f64 	%fd34, %fd33, %fd28;
	sub.f64 	%fd5, %fd31, %fd34;
	ld.global.u32 	%r24, [%rd1+8];
	cvt.rn.f32.s32	%f1, %r24;
	mul.f32 	%f2, %f1, 0f3F000000;
	cvt.f64.f32	%fd35, %f2;
	cvt.rpi.f64.f64	%fd6, %fd35;
	sub.f64 	%fd36, %fd29, %fd5;
	mul.f64 	%fd109, %fd36, %fd28;
	abs.f64 	%fd8, %fd109;
	setp.ge.f64	%p2, %fd8, 0d4330000000000000;
	@%p2 bra 	BB0_3;

	add.f64 	%fd37, %fd8, 0d3FE0000000000000;
	cvt.rzi.f64.f64	%fd38, %fd37;
	setp.lt.f64	%p3, %fd8, 0d3FE0000000000000;
	selp.f64	%fd39, 0d0000000000000000, %fd38, %p3;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r25, %temp}, %fd39;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r26}, %fd39;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r27}, %fd109;
	}
	and.b32  	%r28, %r27, -2147483648;
	or.b32  	%r29, %r26, %r28;
	mov.b64 	%fd109, {%r25, %r29};

BB0_3:
	add.f64 	%fd40, %fd27, %fd27;
	rcp.rn.f64 	%fd41, %fd40;
	add.f64 	%fd42, %fd1, %fd41;
	add.f64 	%fd43, %fd41, %fd2;
	cvt.rmi.f64.f64	%fd44, %fd42;
	sub.f64 	%fd45, %fd42, %fd44;
	cvt.rmi.f64.f64	%fd46, %fd43;
	sub.f64 	%fd47, %fd43, %fd46;
	mul.f64 	%fd48, %fd45, %fd27;
	cvt.rmi.f64.f64	%fd49, %fd48;
	mul.f64 	%fd50, %fd47, %fd27;
	cvt.rmi.f64.f64	%fd51, %fd50;
	div.rn.f64 	%fd52, %fd49, %fd27;
	sub.f64 	%fd53, %fd45, %fd52;
	div.rn.f64 	%fd54, %fd51, %fd27;
	sub.f64 	%fd55, %fd47, %fd54;
	mul.f64 	%fd56, %fd27, 0d3FE0000000000000;
	cvt.rpi.f64.f64	%fd57, %fd56;
	cvt.rn.f64.s32	%fd58, %r20;
	add.f64 	%fd59, %fd58, %fd57;
	sub.f64 	%fd60, %fd43, %fd55;
	mul.f64 	%fd61, %fd60, %fd27;
	sub.f64 	%fd62, %fd59, %fd61;
	sub.f64 	%fd63, %fd42, %fd53;
	mul.f64 	%fd64, %fd63, %fd27;
	sub.f64 	%fd65, %fd59, %fd64;
	cvt.rn.f64.s32	%fd66, %r1;
	fma.rn.f64 	%fd11, %fd66, %fd65, %fd62;
	add.f64 	%fd67, %fd65, 0dBFF0000000000000;
	fma.rn.f64 	%fd12, %fd66, %fd67, %fd62;
	rcp.rn.f64 	%fd68, %fd27;
	sub.f64 	%fd69, %fd68, %fd53;
	mul.f64 	%fd13, %fd69, %fd27;
	sub.f64 	%fd70, %fd68, %fd55;
	mul.f64 	%fd14, %fd70, %fd27;
	rcp.rn.f64 	%fd71, %fd28;
	sub.f64 	%fd72, %fd71, %fd5;
	mul.f64 	%fd15, %fd72, %fd28;
	setp.eq.s32	%p4, %r6, 0;
	@%p4 bra 	BB0_10;

	cvta.to.global.u64 	%rd25, %rd12;
	cvta.to.global.u64 	%rd2, %rd11;
	mul.lo.s32 	%r31, %r7, %r1;
	cvt.rzi.s32.f64	%r32, %fd109;
	cvt.rzi.s32.f64	%r33, %fd6;
	add.s32 	%r34, %r33, %r32;
	add.f64 	%fd73, %fd12, 0dBFF0000000000000;
	cvt.rzi.s32.f64	%r8, %fd11;
	add.f64 	%fd74, %fd11, 0dBFF0000000000000;
	cvt.rzi.s32.f64	%r9, %fd74;
	cvt.rzi.s32.f64	%r10, %fd12;
	cvt.rzi.s32.f64	%r11, %fd73;
	add.s32 	%r35, %r34, -1;
	mul.lo.s32 	%r12, %r35, %r31;
	mul.lo.s32 	%r13, %r34, %r31;
	mov.f64 	%fd75, 0d3FF0000000000000;
	sub.f64 	%fd16, %fd75, %fd15;
	sub.f64 	%fd17, %fd75, %fd13;
	sub.f64 	%fd18, %fd75, %fd14;
	neg.s32 	%r14, %r19;
	mov.u32 	%r67, 0;
	mul.lo.s32 	%r38, %r6, %r5;
	mul.wide.s32 	%rd26, %r38, 4;
	add.s64 	%rd43, %rd25, %rd26;

BB0_5:
	div.s32 	%r39, %r67, %r19;
	cvt.rn.f64.s32	%fd76, %r39;
	cvt.rmi.f64.f64	%fd77, %fd76;
	cvt.rzi.s32.f64	%r16, %fd77;
	mul.lo.s32 	%r40, %r16, %r1;
	cvt.rn.f64.s32	%fd78, %r40;
	mul.f64 	%fd110, %fd78, %fd27;
	abs.f64 	%fd20, %fd110;
	setp.ge.f64	%p5, %fd20, 0d4330000000000000;
	@%p5 bra 	BB0_7;

	add.f64 	%fd79, %fd20, 0d3FE0000000000000;
	cvt.rzi.f64.f64	%fd80, %fd79;
	setp.lt.f64	%p6, %fd20, 0d3FE0000000000000;
	selp.f64	%fd81, 0d0000000000000000, %fd80, %p6;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r41, %temp}, %fd81;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r42}, %fd81;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r43}, %fd110;
	}
	and.b32  	%r44, %r43, -2147483648;
	or.b32  	%r45, %r42, %r44;
	mov.b64 	%fd110, {%r41, %r45};

BB0_7:
	cvt.rzi.s32.f64	%r17, %fd110;
	mad.lo.s32 	%r46, %r14, %r16, %r67;
	cvt.rn.f64.s32	%fd82, %r46;
	mul.f64 	%fd111, %fd82, %fd27;
	abs.f64 	%fd24, %fd111;
	setp.ge.f64	%p7, %fd24, 0d4330000000000000;
	@%p7 bra 	BB0_9;

	add.f64 	%fd83, %fd24, 0d3FE0000000000000;
	cvt.rzi.f64.f64	%fd84, %fd83;
	setp.lt.f64	%p8, %fd24, 0d3FE0000000000000;
	selp.f64	%fd85, 0d0000000000000000, %fd84, %p8;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r47, %temp}, %fd85;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r48}, %fd85;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r49}, %fd111;
	}
	and.b32  	%r50, %r49, -2147483648;
	or.b32  	%r51, %r48, %r50;
	mov.b64 	%fd111, {%r47, %r51};

BB0_9:
	cvt.rzi.s32.f64	%r52, %fd111;
	add.s32 	%r53, %r17, %r8;
	add.s32 	%r54, %r53, %r52;
	add.s32 	%r55, %r52, %r17;
	add.s32 	%r56, %r55, %r9;
	add.s32 	%r57, %r55, %r10;
	add.s32 	%r58, %r55, %r11;
	add.s32 	%r59, %r54, %r12;
	add.s32 	%r60, %r54, %r13;
	add.s32 	%r61, %r57, %r12;
	add.s32 	%r62, %r57, %r13;
	add.s32 	%r63, %r56, %r12;
	add.s32 	%r64, %r56, %r13;
	add.s32 	%r65, %r58, %r12;
	add.s32 	%r66, %r58, %r13;
	mul.wide.s32 	%rd27, %r59, 8;
	add.s64 	%rd28, %rd2, %rd27;
	ld.global.f64 	%fd86, [%rd28];
	mul.wide.s32 	%rd29, %r60, 8;
	add.s64 	%rd30, %rd2, %rd29;
	ld.global.f64 	%fd87, [%rd30];
	mul.f64 	%fd88, %fd16, %fd87;
	fma.rn.f64 	%fd89, %fd15, %fd86, %fd88;
	mul.wide.s32 	%rd31, %r61, 8;
	add.s64 	%rd32, %rd2, %rd31;
	ld.global.f64 	%fd90, [%rd32];
	mul.wide.s32 	%rd33, %r62, 8;
	add.s64 	%rd34, %rd2, %rd33;
	ld.global.f64 	%fd91, [%rd34];
	mul.f64 	%fd92, %fd16, %fd91;
	fma.rn.f64 	%fd93, %fd15, %fd90, %fd92;
	mul.f64 	%fd94, %fd17, %fd93;
	fma.rn.f64 	%fd95, %fd13, %fd89, %fd94;
	mul.wide.s32 	%rd35, %r63, 8;
	add.s64 	%rd36, %rd2, %rd35;
	ld.global.f64 	%fd96, [%rd36];
	mul.wide.s32 	%rd37, %r64, 8;
	add.s64 	%rd38, %rd2, %rd37;
	ld.global.f64 	%fd97, [%rd38];
	mul.f64 	%fd98, %fd16, %fd97;
	fma.rn.f64 	%fd99, %fd15, %fd96, %fd98;
	mul.wide.s32 	%rd39, %r65, 8;
	add.s64 	%rd40, %rd2, %rd39;
	ld.global.f64 	%fd100, [%rd40];
	mul.wide.s32 	%rd41, %r66, 8;
	add.s64 	%rd42, %rd2, %rd41;
	ld.global.f64 	%fd101, [%rd42];
	mul.f64 	%fd102, %fd16, %fd101;
	fma.rn.f64 	%fd103, %fd15, %fd100, %fd102;
	mul.f64 	%fd104, %fd17, %fd103;
	fma.rn.f64 	%fd105, %fd13, %fd99, %fd104;
	mul.f64 	%fd106, %fd18, %fd105;
	fma.rn.f64 	%fd107, %fd14, %fd95, %fd106;
	fma.rn.f64 	%fd108, %fd3, %fd107, %fd4;
	cvt.rn.f32.f64	%f3, %fd108;
	st.global.f32 	[%rd43], %f3;
	add.s64 	%rd43, %rd43, 4;
	add.s32 	%r67, %r67, 1;
	setp.lt.s32	%p9, %r67, %r6;
	@%p9 bra 	BB0_5;

BB0_10:
	ret;
}


