/-
  Elaborator & Compiler

  Translates Lean expressions into hardware netlists using metaprogramming.
  This bridges the gap between high-level Signal code and low-level IR.
-/

import Lean
import Sparkle.IR.Builder
import Sparkle.IR.AST
import Sparkle.IR.Type
import Sparkle.Data.BitPack
import Sparkle.Backend.Verilog
import Sparkle.Backend.CppSim
import Sparkle.IR.Optimize
import Sparkle.Compiler.DRC
import Sparkle.Compiler.InlineAttr
import Sparkle.Core.Signal
import Sparkle.Core.Vector
import Sparkle.Core.CircuitMonad

namespace Sparkle.Compiler.Elab

open Lean Lean.Elab Lean.Elab.Command Lean.Meta
open Sparkle.IR.Builder
open Sparkle.IR.AST (Operator Port Module Expr Stmt)
open Sparkle.IR.Type
open Sparkle.Backend.Verilog

initialize registerTraceClass `sparkle.compiler

instance : Inhabited Sparkle.IR.AST.Port := ⟨{ name := "default", ty := .bit }⟩


/-- Compiler state tracking variable mappings and context -/
structure CompilerState where
  varMap : List (FVarId × String) := []  -- Map Lean variables to wire names
  clockWire : Option String := none       -- Name of clock wire (if any)
  resetWire : Option String := none       -- Name of reset wire (if any)

/-- Compiler monad: combines CircuitM builder with MetaM -/
abbrev CompilerM := ReaderT CompilerState (StateT CircuitState MetaM)

namespace CompilerM

/-- Get the current compiler state (from ReaderT) -/
def getCompilerState : CompilerM CompilerState :=
  read

/-- Lookup a variable mapping -/
def lookupVar (fvarId : FVarId) : CompilerM (Option String) := do
  let s ← getCompilerState
  return s.varMap.lookup fvarId

/-- Execute an action with an additional variable mapping in scope -/
def withVarMapping {α : Type} (fvarId : FVarId) (wireName : String) (k : CompilerM α) : CompilerM α := do
  let oldState ← getCompilerState
  let newState := { oldState with varMap := (fvarId, wireName) :: oldState.varMap }
  withReader (fun _ => newState) k

/-- Execute an action with a new local declaration in MetaM scope -/
def withLocalDecl {α : Type} (name : Name) (type : Lean.Expr) (k : Lean.Expr → CompilerM α) : CompilerM α := do
  let ctx ← read
  let s ← get
  let (res, newS) ← liftMetaM <| withLocalDeclD name type fun fvar => do
    (k fvar ctx).run s
  set newS
  return res

/-- Execute an action with a new let declaration in MetaM scope (for logic values) -/
def withLetDecl {α : Type} (name : Name) (type : Lean.Expr) (value : Lean.Expr) (k : Lean.Expr → CompilerM α) : CompilerM α := do
  let ctx ← read
  let s ← get
  let (res, newS) ← liftMetaM <| Lean.Meta.withLetDecl name type value fun fvar => do
    (k fvar ctx).run s
  set newS
  return res

/-- Lift MetaM into CompilerM -/
def liftMetaM {α : Type} (m : MetaM α) : CompilerM α :=
  liftM m

/-- Lift CircuitM operations by modifying the circuit state -/
def makeWire (hint : String) (ty : HWType) (named : Bool := false) : CompilerM String := do
  let cs ← get
  let (name, cs') := CircuitM.makeWire hint ty named cs
  set cs'
  return name

def freshName (hint : String) (named : Bool := false) : CompilerM String := do
  let cs ← get
  let (name, cs') := CircuitM.freshName hint named cs
  set cs'
  return name

def emitAssign (lhs : String) (rhs : Sparkle.IR.AST.Expr) : CompilerM Unit := do
  let cs ← get
  let ((), cs') := CircuitM.emitAssign lhs rhs cs
  set cs'

def addInput (name : String) (ty : HWType) : CompilerM Unit := do
  let cs ← get
  let ((), cs') := CircuitM.addInput name ty cs
  set cs'


def addOutput (name : String) (ty : HWType) : CompilerM Unit := do
  let cs ← get
  let ((), cs') := CircuitM.addOutput name ty cs
  set cs'

/-- Look up the HW width of a wire by name (from wires, inputs, or outputs) -/
def getWireWidth (wireName : String) : CompilerM Nat := do
  let cs ← get
  let allPorts := cs.module.wires ++ cs.module.inputs ++ cs.module.outputs
  match allPorts.find? (fun p => p.name == wireName) with
  | some p => return match p.ty with | .bitVector w => w | .bit => 1 | _ => 8
  | none => return 8

def emitRegister (hint : String) (clk : String) (rst : String)
    (input : Sparkle.IR.AST.Expr) (initVal : Nat) (ty : HWType)
    (named : Bool := false)
    (resetKind : Sparkle.IR.Type.ResetKind := .asynchronous)
    : CompilerM String := do
  let cs ← get
  let (name, cs') := CircuitM.emitRegister hint clk rst input initVal ty
                       (named := named) (resetKind := resetKind) cs
  set cs'
  return name

def emitMemory (hint : String) (addrWidth dataWidth : Nat) (clk : String)
    (writeAddr writeData writeEnable readAddr : Sparkle.IR.AST.Expr) (named : Bool := false) : CompilerM String := do
  let cs ← get
  let (name, cs') := CircuitM.emitMemory hint addrWidth dataWidth clk writeAddr writeData writeEnable readAddr named cs
  set cs'
  return name

def emitMemoryComboRead (hint : String) (addrWidth dataWidth : Nat) (clk : String)
    (writeAddr writeData writeEnable readAddr : Sparkle.IR.AST.Expr) (named : Bool := false) : CompilerM String := do
  let cs ← get
  let (name, cs') := CircuitM.emitMemoryComboRead hint addrWidth dataWidth clk writeAddr writeData writeEnable readAddr named cs
  set cs'
  return name

def emitInstance (moduleName : String) (instName : String) (connections : List (String × Sparkle.IR.AST.Expr)) : CompilerM Unit := do
  let cs ← get
  let ((), cs') := CircuitM.emitInstance moduleName instName connections cs
  set cs'

def addModuleToDesign (m : Sparkle.IR.AST.Module) : CompilerM Unit := do
  let cs ← get
  let ((), cs') := CircuitM.addModuleToDesign m cs
  set cs'

end CompilerM

/--
  Primitive Registry: Maps Lean function names to IR operators
-/
def primitiveRegistry : List (Name × Sparkle.IR.AST.Operator) :=
  [
    -- Logical operations
    (``BitVec.and, .and),
    (``HAnd.hAnd, .and),
    (``BitVec.or, .or),
    (``HOr.hOr, .or),
    (``BitVec.xor, .xor),
    (``HXor.hXor, .xor),
    -- Arithmetic operations
    (``BitVec.add, .add),
    (``HAdd.hAdd, .add),
    (``BitVec.sub, .sub),
    (``HSub.hSub, .sub),
    (``BitVec.mul, .mul),
    (``HMul.hMul, .mul),
    -- Comparison operations (unsigned)
    (``BitVec.ult, .lt_u),
    (``BitVec.ule, .le_u),
    (``LT.lt, .lt_u),
    (``LE.le, .le_u),
    (``BEq.beq, .eq),
    -- Comparison operations (signed)
    (``BitVec.slt, .lt_s),
    (``BitVec.sle, .le_s),
    -- Shift operations (BitVec × BitVec via typeclass operators <<<, >>>)
    (``HShiftLeft.hShiftLeft, .shl),
    (``ShiftLeft.shiftLeft, .shl),
    (``HShiftRight.hShiftRight, .shr),
    (``ShiftRight.shiftRight, .shr),
    -- Negation (unary: -x)
    (``Neg.neg, .neg),
    (``BitVec.neg, .neg),
    -- Bitwise NOT (unary: ~~~x)
    (``Complement.complement, .not),
    (``BitVec.not, .not),
    -- Arithmetic shift right (BitVec × BitVec wrapper for sshiftRight)
    (``Sparkle.Core.Signal.ashr, .asr),
    -- Boolean operations (for Signal dom Bool combinators)
    (``Bool.not, .not),
    (``not, .not),
    (``Bool.and, .and),
    (``Bool.or, .or),
    (``Bool.xor, .xor)
  ]

def isPrimitive (name : Name) : Bool :=
  primitiveRegistry.any (fun (n, _) => n == name)

def getOperator (name : Name) : Option Operator :=
  primitiveRegistry.lookup name

partial def inferHWType (type : Lean.Expr) : MetaM (Option HWType) := do
  let type ← whnf type
  match type with
  | .app (.const ``BitVec _) width =>
    -- Width can be direct literal or OfNat wrapper
    let w ← extractWidth width
    return some (if w == 1 then .bit else .bitVector w)
  | .const ``Bool _ =>
    return some .bit
  | .app (.app (.const ``Prod _) ty1) ty2 =>
    -- Product type: concatenate the two types
    match ← inferHWType ty1, ← inferHWType ty2 with
    | some (.bitVector w1), some (.bitVector w2) => return some (.bitVector (w1 + w2))
    | some .bit, some (.bitVector w2) => return some (.bitVector (1 + w2))
    | some (.bitVector w1), some .bit => return some (.bitVector (w1 + 1))
    | some .bit, some .bit => return some (.bitVector 2)
    | _, _ => return none
  | .app (.app (.const ``Sparkle.Core.Vector.HWVector _) elemType) size =>
    -- HWVector α n: extract element type and size
    let n ← extractWidth size
    match ← inferHWType elemType with
    | some hwElemType => return some (.array n hwElemType)
    | none => return none
  | _ =>
    return none
where
  extractWidth (e : Lean.Expr) : MetaM Nat := do
    let e ← whnf e
    match e with
    | .lit (.natVal n) => return n
    | .app fn _arg =>
      let fnConst := fn.getAppFn
      if fnConst.isConstOf ``OfNat.ofNat then
        -- OfNat.ofNat Type n inst -> extract n
        let args := e.getAppArgs
        if args.size >= 2 then
          extractWidth args[1]!
        else
          return 8
      else
        return 8
    | _ => return 8


/-- Extract `ResetKind` from a `Signal dom α` expression.

    We `whnf`-reduce the `dom` argument and then use Lean's
    `evalExpr` to evaluate it as a `DomainConfig`, reading the
    `resetKind` field directly.  Falls back to `.asynchronous`
    (the historical default) if the expression doesn't reduce
    to a literal `DomainConfig`. -/
def inferResetKindFromSignal (signalType : Lean.Expr) :
    CompilerM Sparkle.IR.Type.ResetKind := do
  let signalType ← CompilerM.liftMetaM (whnf signalType)
  match signalType with
  | .app (.app _signalConstr dom) _innerType =>
    -- Try to evaluate `(dom : DomainConfig).resetKind`.  If anything
    -- about the expression resists reduction (e.g. a metavariable
    -- in scope), fall back to async — it's what the codegen used
    -- before this field existed, so the default is conservative.
    try
      let domType :=
        Lean.Expr.const ``Sparkle.Core.Domain.DomainConfig []
      let dom' ← CompilerM.liftMetaM (whnf dom)
      let _ : Lean.Expr := domType        -- force domType into scope
      let kindExpr := Lean.mkApp
        (Lean.Expr.const ``Sparkle.Core.Domain.DomainConfig.resetKind [])
        dom'
      let kindReduced ← CompilerM.liftMetaM (whnf kindExpr)
      match kindReduced with
      | .const ``Sparkle.IR.Type.ResetKind.synchronous _ =>
        return .synchronous
      | .const ``Sparkle.IR.Type.ResetKind.asynchronous _ =>
        return .asynchronous
      | _ =>
        return .asynchronous
    catch _ =>
      return .asynchronous
  | _ =>
    return .asynchronous

def inferHWTypeFromSignal (signalType : Lean.Expr) : CompilerM HWType := do
  let signalType ← CompilerM.liftMetaM (whnf signalType)
  match signalType with
  | .app (.app signalConstr _dom) innerType =>
    match signalConstr with
    | .const name _ =>
      if name.toString.endsWith "Signal" then
        match ← CompilerM.liftMetaM (inferHWType innerType) with
        | some hwType => return hwType
        | none => CompilerM.liftMetaM $ throwError s!"Cannot infer hardware type from {innerType}"
      else
        match ← CompilerM.liftMetaM (inferHWType signalType) with
        | some hwType => return hwType
        | none => CompilerM.liftMetaM $ throwError s!"Cannot infer hardware type from {signalType}"
    | _ =>
      match ← CompilerM.liftMetaM (inferHWType signalType) with
      | some hwType => return hwType
      | none => CompilerM.liftMetaM $ throwError s!"Cannot infer hardware type from {signalType}"
  | _ =>
    match ← CompilerM.liftMetaM (inferHWType signalType) with
    | some hwType => return hwType
    | none => CompilerM.liftMetaM $ throwError s!"Cannot infer hardware type from {signalType}"

/-- Helper to extract a Nat literal or OfNat.ofNat wrap. -/
partial def extractNat (e : Lean.Expr) : CompilerM Nat := do
  let e ← CompilerM.liftMetaM (whnf e)
  let fn := e.getAppFn
  let args := e.getAppArgs
  match fn with
  | .const name _ =>
    if name == ``OfNat.ofNat && args.size >= 2 then
       match args[1]! with
       | .lit (.natVal n) => return n
       | _ => CompilerM.liftMetaM $ throwError s!"Expected Nat literal in OfNat, got: {args[1]!}"
    else if name == ``Fin.mk && args.size >= 2 then
       extractNat args[1]!
    else
       CompilerM.liftMetaM $ throwError s!"Expected Nat literal, got constant: {name}"
  | .lit (.natVal n) => return n
  | _ => CompilerM.liftMetaM $ throwError s!"Expected Nat, got: {e}"

def extractBitVecLiteral (expr : Lean.Expr) : CompilerM (Nat × Nat) := do
  let expr ← CompilerM.liftMetaM (whnf expr)
  let fn := expr.getAppFn
  let args := expr.getAppArgs
  match fn with
  | .const name _ =>
    if name == ``BitVec.ofNat && args.size >= 3 then
      let w ← extractNat args[0]!
      let v ← extractNat args[2]!
      return (v, w)
    else if name == ``BitVec.ofFin && args.size >= 2 then
      let w ← extractNat args[0]!
      let v ← extractNat args[1]!
      return (v, w)
    else if name == ``Bool.false then
      return (0, 1)
    else if name == ``Bool.true then
      return (1, 1)
    else
      CompilerM.liftMetaM $ throwError s!"Expected BitVec literal, got application of {name}"
  | _ =>
    CompilerM.liftMetaM $ throwError s!"Expected BitVec literal, got: {expr}"

/-- Extract a Nat literal from an expression -/
def extractNatLiteral (expr : Lean.Expr) : CompilerM (Nat × Unit) := do
  let n ← extractNat expr
  return (n, ())

/-- Extract values from a List (BitVec n) expression into an array of (value, width) pairs -/
partial def extractBitVecList (expr : Lean.Expr) : CompilerM (Array (Nat × Nat)) := do
  let expr ← CompilerM.liftMetaM (whnf expr)
  let fn := expr.getAppFn
  let args := expr.getAppArgs
  match fn with
  | .const name _ =>
    if name == ``List.cons && args.size >= 3 then
      let head := args[1]!
      let tail := args[2]!
      let (val, width) ← extractBitVecLiteral head
      let rest ← extractBitVecList tail
      return #[(val, width)] ++ rest
    else if name == ``List.nil then
      return #[]
    else
      CompilerM.liftMetaM $ throwError s!"Expected List.cons or List.nil, got: {name}"
  | _ =>
    CompilerM.liftMetaM $ throwError s!"Expected List expression, got: {expr}"

/-- Extract values from an Array (BitVec n) expression -/
def extractBitVecArray (expr : Lean.Expr) : CompilerM (Array (Nat × Nat)) := do
  let expr ← CompilerM.liftMetaM (Lean.Meta.reduce expr (skipTypes := true) (skipProofs := true))
  let fn := expr.getAppFn
  let args := expr.getAppArgs
  match fn with
  | .const name _ =>
    if name == ``Array.mk && args.size >= 2 then
      extractBitVecList args[1]!
    else if name == ``List.toArray && args.size >= 2 then
      extractBitVecList args[1]!
    else
      CompilerM.liftMetaM $ throwError s!"Expected Array.mk, got: {name} with {args.size} args"
  | _ =>
    CompilerM.liftMetaM $ throwError s!"Expected Array expression, got: {expr}"

mutual
  partial def translateExprToWire (e : Lean.Expr) (hint : String := "wire") (isTopLevel : Bool := false) (isNamed : Bool := false) : CompilerM String := do
    trace[sparkle.compiler] "translateExprToWire hint={hint} isTopLevel={isTopLevel}"
    -- 0. Handle free variables first (before any whnf)
    if let .fvar fvarId := e then
      match ← CompilerM.lookupVar fvarId with
      | some wireName => return wireName
      | none =>
        -- Check if this is a non-HW fvar (typeclass instance, config, etc.)
        -- with a value in the local context that we can inline (zeta-reduce)
        let inlinedVal ← CompilerM.liftMetaM do
          let lctx ← getLCtx
          match lctx.find? fvarId with
          | some decl => return decl.value?
          | none => return none
        match inlinedVal with
        | some val => return ← translateExprToWire val hint isTopLevel isNamed
        | none =>
          -- Try full reduction for type-level fvars (Nat widths, erased params)
          let reduced ← CompilerM.liftMetaM (try Lean.Meta.reduce e catch _ => pure e)
          if reduced != e then
            return ← translateExprToWire reduced hint isTopLevel isNamed
          let ty ← CompilerM.liftMetaM (try Lean.Meta.inferType e catch _ => pure (.const `unknown []))
          let tyPP ← CompilerM.liftMetaM (try ppExpr ty catch _ => pure s!"{ty}")
          let userName ← CompilerM.liftMetaM do
            let lctx ← getLCtx
            match lctx.find? fvarId with
            | some decl => return s!"{decl.userName}"
            | none => return "not_in_lctx"
          let st ← CompilerM.getCompilerState
          let known := st.varMap.map (fun (k,_) => k.name)
          CompilerM.liftMetaM $ throwError s!"Unbound variable: {fvarId.name} (userName={userName})\n  type: {tyPP}\n  hint: {hint}\n  known: {known}"

    let fn := e.getAppFn
    let args := e.getAppArgs


    -- 0. Early interception for Signal operators (before WHNF)
    -- When HAdd/HSub/HMul/HAnd/HOr/HXor/HShiftLeft/HShiftRight/HAppend instances
    -- are applied to Signals (or mixed Signal/BitVec), intercept before WHNF
    -- to avoid OfNat.ofNat expansion failures and domain metavariable stalls.
    if let .const instName _ := fn then
      -- General binary operator interception
      let binOp? : Option Operator := match instName with
        | ``HAdd.hAdd => some .add
        | ``HSub.hSub => some .sub
        | ``HMul.hMul => some .mul
        | ``HAnd.hAnd => some .and
        | ``HOr.hOr   => some .or
        | ``HXor.hXor => some .xor
        | ``HShiftLeft.hShiftLeft => some .shl
        | ``HShiftRight.hShiftRight => some .shr
        | _ => none
      if let some op := binOp? then
        if args.size >= 2 then
          let arg1 := args[args.size - 2]!
          let arg2 := args[args.size - 1]!
          let type1 ← CompilerM.liftMetaM (Lean.Meta.inferType arg1)
          let type2 ← CompilerM.liftMetaM (Lean.Meta.inferType arg2)
          let isSignal1 := type1.isAppOf ``Sparkle.Core.Signal.Signal
          let isSignal2 := type2.isAppOf ``Sparkle.Core.Signal.Signal
          if isSignal1 || isSignal2 then
            let exprType ← CompilerM.liftMetaM (Lean.Meta.inferType e)
            let hwType ← inferHWTypeFromSignal exprType
            let resWire ← CompilerM.makeWire hint hwType (named := isNamed)
            -- For mixed Signal/BitVec: use extractBitVecLiteral for the constant arg
            let wireA ← if isSignal1 then
              translateExprToWire arg1 "op_a" (isTopLevel := false)
            else
              let (cVal, cWidth) ← extractBitVecLiteral arg1
              let constWire ← CompilerM.makeWire "op_const" (.bitVector cWidth)
              CompilerM.emitAssign constWire (.const (Int.ofNat cVal) cWidth)
              pure constWire
            let wireB ← if isSignal2 then
              translateExprToWire arg2 "op_b" (isTopLevel := false)
            else
              let (cVal, cWidth) ← extractBitVecLiteral arg2
              let constWire ← CompilerM.makeWire "op_const" (.bitVector cWidth)
              CompilerM.emitAssign constWire (.const (Int.ofNat cVal) cWidth)
              pure constWire
            CompilerM.emitAssign resWire (.op op [.ref wireA, .ref wireB])
            return resWire

      -- HAppend (concat) — separate because it uses .concat not .op
      if instName == ``HAppend.hAppend && args.size >= 2 then
        let arg1 := args[args.size - 2]!
        let arg2 := args[args.size - 1]!
        let type1 ← CompilerM.liftMetaM (Lean.Meta.inferType arg1)
        let type2 ← CompilerM.liftMetaM (Lean.Meta.inferType arg2)
        let isSignal1 := type1.isAppOf ``Sparkle.Core.Signal.Signal
        let isSignal2 := type2.isAppOf ``Sparkle.Core.Signal.Signal
        -- Both Signal case: translate directly to concat
        if isSignal1 && isSignal2 then
          let exprType ← CompilerM.liftMetaM (Lean.Meta.inferType e)
          let hwType ← inferHWTypeFromSignal exprType
          let resWire ← CompilerM.makeWire hint hwType (named := isNamed)
          let wireA ← translateExprToWire arg1 "concat_hi" (isTopLevel := false)
          let wireB ← translateExprToWire arg2 "concat_lo" (isTopLevel := false)
          CompilerM.emitAssign resWire (.concat [.ref wireA, .ref wireB])
          return resWire
        -- Mixed case: one is Signal, one is BitVec constant
        if isSignal1 != isSignal2 then
          let exprType ← CompilerM.liftMetaM (Lean.Meta.inferType e)
          let hwType ← inferHWTypeFromSignal exprType
          let resWire ← CompilerM.makeWire hint hwType (named := isNamed)
          if isSignal1 then
            -- Signal ++ BitVec: arg1 is signal, arg2 is constant
            let wireA ← translateExprToWire arg1 "concat_hi" (isTopLevel := false)
            let (cVal, cWidth) ← extractBitVecLiteral arg2
            let constWire ← CompilerM.makeWire "concat_const" (.bitVector cWidth)
            CompilerM.emitAssign constWire (.const (Int.ofNat cVal) cWidth)
            CompilerM.emitAssign resWire (.concat [.ref wireA, .ref constWire])
          else
            -- BitVec ++ Signal: arg1 is constant, arg2 is signal
            let (cVal, cWidth) ← extractBitVecLiteral arg1
            let constWire ← CompilerM.makeWire "concat_const" (.bitVector cWidth)
            CompilerM.emitAssign constWire (.const (Int.ofNat cVal) cWidth)
            let wireB ← translateExprToWire arg2 "concat_lo" (isTopLevel := false)
            CompilerM.emitAssign resWire (.concat [.ref constWire, .ref wireB])
          return resWire

    -- 1. High-priority Signal Recognition (Avoid premature unfolding)
    if let .const name _ := fn then
        -- OfNat.ofNat: numeric literal (e.g., 0#4, 0xFFFFF#20, 35)
        -- Must be checked BEFORE `.endsWith ".ofNat"` which would take args.back! (the instance)
        if name == ``OfNat.ofNat && args.size >= 3 then
          let type ← CompilerM.liftMetaM (whnf args[0]!)
          if let .app (.const ``BitVec _) widthExpr := type then
            let w ← extractNat widthExpr
            let v ← extractNat args[1]!
            let resWire ← CompilerM.makeWire hint (if w == 1 then .bit else .bitVector w) (named := isNamed)
            CompilerM.emitAssign resWire (.const v w)
            return resWire

        -- Bool constants
        if name == ``Bool.true then
          let resWire ← CompilerM.makeWire hint .bit (named := isNamed)
          CompilerM.emitAssign resWire (.const 1 1)
          return resWire
        if name == ``Bool.false then
          let resWire ← CompilerM.makeWire hint .bit (named := isNamed)
          CompilerM.emitAssign resWire (.const 0 1)
          return resWire

        -- OfNat.mk: unwrap the constructor to its value
        if name == ``OfNat.mk && args.size >= 1 then
          return ← translateExprToWire args.back! hint (isNamed := isNamed)

        -- Signal wrappers & identity casts
        -- Note: exclude OfNat.ofNat from .endsWith ".ofNat" (already handled above)
        if name == ``Sparkle.Core.Signal.Signal.mk || name == ``Sparkle.Core.Signal.Signal.val ||
           name == ``BitVec.ofFin || name == ``Fin.mk || name == ``BitVec.ofNat || name == ``BitVec.toNat ||
           name.toString.endsWith ".ofFin" ||
           (name.toString.endsWith ".ofNat" && name != ``OfNat.ofNat) ||
           name.toString.endsWith ".toNat" then
          if args.size >= 1 then
            let payload := if name == ``Fin.mk && args.size >= 2 then args[args.size-2]! else args.back!
            return ← translateExprToWire payload hint (isNamed := isNamed)

        -- Signal.pure / Signal.lit (constant signals)
        if (name == ``Sparkle.Core.Signal.Signal.pure || name == ``Sparkle.Core.Signal.Signal.lit) && args.size >= 1 then
           let constValue := args[args.size-1]!
           -- Check for Bool constants first
           let constReduced ← CompilerM.liftMetaM (whnf constValue)
           if let .const boolName _ := constReduced then
             if boolName == ``Bool.true then
               let resWire ← CompilerM.makeWire hint .bit (named := isNamed)
               CompilerM.emitAssign resWire (.const 1 1)
               return resWire
             if boolName == ``Bool.false then
               let resWire ← CompilerM.makeWire hint .bit (named := isNamed)
               CompilerM.emitAssign resWire (.const 0 1)
               return resWire
           -- Check if argument is an fvar with wire mapping (let-bound constant)
           if let .fvar fvarId := constValue then
             match ← CompilerM.lookupVar fvarId with
             | some wireName => return wireName
             | none => pure ()
           -- Try to extract the BitVec literal value
           let (value, width) ← try
             extractBitVecLiteral constValue
           catch _ =>
             -- If not a BitVec literal, try to reduce and check again
             let reduced ← CompilerM.liftMetaM (reduce constValue)
             try
               extractBitVecLiteral reduced
             catch _ =>
               -- Last resort: try translateExprToWire (handles OfNat.ofNat, etc.)
               return ← translateExprToWire constValue hint (isNamed := isNamed)
           let resWire ← CompilerM.makeWire hint (.bitVector width) (named := isNamed)
           CompilerM.emitAssign resWire (.const value width)
           return resWire

        -- bundle2
        if name == ``Sparkle.Core.Signal.bundle2 && args.size >= 2 then
           let wireA ← translateExprToWire args[args.size-2]! "a"
           let wireB ← translateExprToWire args[args.size-1]! "b"
           let exprType ← CompilerM.liftMetaM (Lean.Meta.inferType e)
           let hwType ← inferHWTypeFromSignal exprType
           let resWire ← CompilerM.makeWire hint hwType (named := isNamed)
           CompilerM.emitAssign resWire (.concat [.ref wireA, .ref wireB])
           return resWire

        -- map Prod.fst/snd
        if name == ``Sparkle.Core.Signal.Signal.map && args.size >= 2 then
           let f := args[args.size-2]!
           let s := args[args.size-1]!
           let fFn := f.getAppFn
           if fFn.isConstOf ``Prod.fst then
               let wireS ← translateExprToWire s "s" (isTopLevel := false)
               let totalWidth ← CompilerM.getWireWidth wireS
               let exprType ← CompilerM.liftMetaM (Lean.Meta.inferType e)
               let hwType ← inferHWTypeFromSignal exprType
               let resWire ← CompilerM.makeWire hint hwType (named := isNamed)
               let width := match hwType with | .bitVector w => w | .bit => 1 | _ => 8
               CompilerM.emitAssign resWire (.slice (.ref wireS) (totalWidth - 1) (totalWidth - width))
               return resWire
           if fFn.isConstOf ``Prod.snd then
               let wireS ← translateExprToWire s "s" (isTopLevel := false)
               let exprType ← CompilerM.liftMetaM (Lean.Meta.inferType e)
               let hwType ← inferHWTypeFromSignal exprType
               let resWire ← CompilerM.makeWire hint hwType (named := isNamed)
               let width := match hwType with | .bitVector w => w | .bit => 1 | _ => 8
               CompilerM.emitAssign resWire (.slice (.ref wireS) (width - 1) 0)
               return resWire

           -- Handle lambda functions in Signal.map (extractLsb', unary primitives)
           if let .lam _ _ body _ := f then
             let bodyFn := body.getAppFn
             if let .const opName _ := bodyFn then
               -- BitVec.extractLsb' → slice
               if opName == ``BitVec.extractLsb' then
                 let bodyArgs := body.getAppArgs
                 if bodyArgs.size >= 4 then
                   let start ← extractNat bodyArgs[bodyArgs.size - 3]!
                   let len ← extractNat bodyArgs[bodyArgs.size - 2]!
                   let wireS ← translateExprToWire s "s" (isTopLevel := false)
                   let resWire ← CompilerM.makeWire hint (.bitVector len) (named := isNamed)
                   CompilerM.emitAssign resWire (.slice (.ref wireS) (start + len - 1) start)
                   return resWire
               -- BitVec.signExtend → sign extension via concat of replicated MSB
               if opName == ``BitVec.signExtend then
                 let bodyArgs := body.getAppArgs
                 -- signExtend w val : args are [w, val] (w is target width)
                 if bodyArgs.size >= 2 then
                   let targetWidth ← extractNat bodyArgs[bodyArgs.size - 2]!
                   let wireS ← translateExprToWire s "s" (isTopLevel := false)
                   let srcWidth ← CompilerM.getWireWidth wireS
                   let extBits := targetWidth - srcWidth
                   let resWire ← CompilerM.makeWire hint (.bitVector targetWidth) (named := isNamed)
                   if extBits == 0 then
                     CompilerM.emitAssign resWire (.ref wireS)
                   else
                     -- MSB = signal[srcWidth-1 : srcWidth-1]
                     let msbWire ← CompilerM.makeWire "sext_msb" (.bitVector 1)
                     CompilerM.emitAssign msbWire (.slice (.ref wireS) (srcWidth - 1) (srcWidth - 1))
                     -- Replicate MSB extBits times via concat
                     let msbRefs := List.replicate extBits (.ref msbWire)
                     let extWire ← CompilerM.makeWire "sext_ext" (.bitVector extBits)
                     CompilerM.emitAssign extWire (.concat msbRefs)
                     -- Concat: {ext, original}
                     CompilerM.emitAssign resWire (.concat [.ref extWire, .ref wireS])
                   return resWire
               -- BitVec.sshiftRight → arithmetic shift right by constant
               if opName == ``BitVec.sshiftRight then
                 let bodyArgs := body.getAppArgs
                 if bodyArgs.size >= 2 then
                   let shiftAmt ← extractNat bodyArgs[bodyArgs.size - 1]!
                   let wireS ← translateExprToWire s "s" (isTopLevel := false)
                   let srcWidth ← CompilerM.getWireWidth wireS
                   let resWire ← CompilerM.makeWire hint (.bitVector srcWidth) (named := isNamed)
                   let shiftWire ← CompilerM.makeWire "ashr_amt" (.bitVector srcWidth)
                   CompilerM.emitAssign shiftWire (.const shiftAmt srcWidth)
                   CompilerM.emitAssign resWire (.op .asr [.ref wireS, .ref shiftWire])
                   return resWire
               -- Unary primitives (neg, not, etc.)
               if let some op := getOperator opName then
                 let wireS ← translateExprToWire s "s" (isTopLevel := false)
                 let exprType ← CompilerM.liftMetaM (Lean.Meta.inferType e)
                 let hwType ← inferHWTypeFromSignal exprType
                 let resWire ← CompilerM.makeWire hint hwType (named := isNamed)
                 CompilerM.emitAssign resWire (.op op [.ref wireS])
                 return resWire

        -- Detect if-then-else and match expressions that cannot be synthesized
        if name == ``ite || name == ``dite then
          let exprStr ← CompilerM.liftMetaM (ppExpr e)
          CompilerM.liftMetaM $ throwError
            "if-then-else expressions cannot be synthesized to hardware.\n\n\
            Expression: {exprStr}\n\n\
            Use Signal.mux instead:\n\
            ❌ WRONG: if cond then a else b\n\
            ✓ RIGHT:  Signal.mux cond a b\n\n\
            See Tests/TestConditionals.lean for examples."

        if name == ``Decidable.rec || name == ``Decidable.casesOn then
          CompilerM.liftMetaM $ throwError
            "Decidable.rec (from if-then-else) cannot be synthesized.\n\n\
            Use Signal.mux for hardware multiplexers:\n\
            ✓ Signal.mux (cond : Signal d Bool) (ifTrue ifFalse : Signal d α) : Signal d α\n\n\
            See Tests/TestConditionals.lean for examples."

        -- Note: unbundle pattern matching detection removed (see comment in translateExprToWireApp)

        -- Handle recursors by forcing reduction (use reduce for full beta reduction)
        if name == ``Prod.rec || name == ``Prod.casesOn then
          let e' ← CompilerM.liftMetaM (withTransparency TransparencyMode.all $ reduce e)

          -- Check if the result is: fvar proj1 proj2 (tuple destructuring continuation pattern)
          let handled ← match e' with
          | .app (.app cont arg1) arg2 =>
            if arg1.isProj && arg2.isProj then do
              -- Pattern: continuation applied to two projections
              -- Extract the base of the projections and the continuation
              let baseExpr := match arg1 with
                | .proj _ _ base => base
                | _ => arg1

              -- Translate the base expression to get the tuple wire
              let tupleWire ← translateExprToWire baseExpr "tuple" (isTopLevel := false)

              -- Infer component types from the continuation lambda types
              let (ty1, ty2) ← match cont with
                | .lam _ t1 (.lam _ t2 _ _) _ => pure (t1, t2)
                | .lam _ t1 _ _ =>
                  -- Single lambda, need to infer second type from first lambda body
                  pure (t1, t1) -- Fallback: assume same types
                | _ => CompilerM.liftMetaM $ throwError "Expected lambda in Prod.rec continuation"

              let hwType1 ← inferHWTypeFromSignal ty1
              let hwType2 ← inferHWTypeFromSignal ty2
              let width1 := match hwType1 with | .bitVector w => w | .bit => 1 | _ => 8
              let width2 := match hwType2 with | .bitVector w => w | .bit => 1 | _ => 8

              -- Extract the two components
              let wire1 ← CompilerM.makeWire (hint ++ "_fst") hwType1
              let wire2 ← CompilerM.makeWire (hint ++ "_snd") hwType2
              CompilerM.emitAssign wire1 (.slice (.ref tupleWire) (width1 + width2 - 1) width2)
              CompilerM.emitAssign wire2 (.slice (.ref tupleWire) (width2 - 1) 0)

              -- Now we need to apply the continuation with these wires
              -- The continuation should be a lambda (or nested lambdas)
              let result ← match cont with
              | .lam n1 ty1 body1 _ =>
                -- Single lambda - check if body is another lambda
                match body1 with
                | .lam n2 ty2 body2 _ =>
                  -- Nested lambdas: substitute both parameters
                  CompilerM.withLocalDecl n1 ty1 fun fvar1 => do
                    CompilerM.withVarMapping fvar1.fvarId! wire1 do
                      let body1Inst := body2.instantiate1 fvar1
                      CompilerM.withLocalDecl n2 ty2 fun fvar2 => do
                        CompilerM.withVarMapping fvar2.fvarId! wire2 do
                          let body2Inst := body1Inst.instantiate1 fvar2
                          translateExprToWire body2Inst hint isTopLevel isNamed
                | _ =>
                  -- Single lambda body - substitute just the first parameter
                  CompilerM.withLocalDecl n1 ty1 fun fvar1 => do
                    CompilerM.withVarMapping fvar1.fvarId! wire1 do
                      let bodyInst := body1.instantiate1 fvar1
                      translateExprToWire bodyInst hint isTopLevel isNamed
              | .fvar contId =>
                -- The continuation is an fvar - check if it has a value in the local context
                let contValue? ← CompilerM.liftMetaM do
                  let lctx ← getLCtx
                  match lctx.find? contId with
                  | some decl => return decl.value?
                  | none => return none

                match contValue? with
                | some contExpr =>
                  -- The fvar has a value - it should be a lambda
                  match contExpr with
                  | .lam n1 ty1 (.lam n2 ty2 body _) _ =>
                    CompilerM.withLocalDecl n1 ty1 fun fvar1 => do
                      CompilerM.withVarMapping fvar1.fvarId! wire1 do
                        let body1 := body.instantiate1 fvar1
                        CompilerM.withLocalDecl n2 ty2 fun fvar2 => do
                          CompilerM.withVarMapping fvar2.fvarId! wire2 do
                            let body2 := body1.instantiate1 fvar2
                            translateExprToWire body2 hint isTopLevel isNamed
                  | _ =>
                    CompilerM.liftMetaM $ throwError s!"Expected nested lambda in continuation, got: {contExpr}"
                | none =>
                  CompilerM.liftMetaM $ throwError s!"Continuation fvar {contId.name} has no value in context"
              | _ =>
                CompilerM.liftMetaM $ throwError s!"Unexpected continuation type: {cont}"
              pure (some result)
            else if e' != e then do
              let result ← translateExprToWire e' hint (isTopLevel := false) (isNamed := isNamed)
              pure (some result)
            else
              pure none
          | _ =>
            if e' != e then do
              let result ← translateExprToWire e' hint (isTopLevel := false) (isNamed := isNamed)
              pure (some result)
            else
              pure none

          -- If we successfully handled it, return the result
          match handled with
          | some wire => return wire
          | none => pure ()

        -- Handle Seq.seq and Functor.map which might appear if Signal.ap reduces
        if name == ``Seq.seq && args.size >= 2 then
            let sf := args[args.size-2]!
            let b := args[args.size-1]!
            let sfFn := sf.getAppFn
            if sfFn.isConstOf ``Functor.map && sf.getAppArgs.size >= 2 then
                let fmapArgs := sf.getAppArgs
                let f := fmapArgs[fmapArgs.size-2]!
                let a := fmapArgs[fmapArgs.size-1]!
                let wireA ← translateExprToWire a "a" (isTopLevel := false)
                let wireB ← translateExprToWire b "b" (isTopLevel := false)
                -- Get op name from lambda body
                let opName ← getPrimitiveNameFromLambda f
                match getOperator opName with
                | some op =>
                   -- Infer result type from the expression type
                   let exprType ← CompilerM.liftMetaM (Lean.Meta.inferType e)
                   let hwType ← inferHWTypeFromSignal exprType
                   let resWire ← CompilerM.makeWire hint hwType (named := isNamed)
                   CompilerM.emitAssign resWire (.op op [.ref wireA, .ref wireB])
                   return resWire
                | none =>
                   -- Special: BitVec.append / HAppend → concat
                   if opName == ``HAppend.hAppend || opName == ``BitVec.append then
                     let exprType ← CompilerM.liftMetaM (Lean.Meta.inferType e)
                     let hwType ← inferHWTypeFromSignal exprType
                     let resWire ← CompilerM.makeWire hint hwType (named := isNamed)
                     CompilerM.emitAssign resWire (.concat [.ref wireA, .ref wireB])
                     return resWire
                   -- Special: BitVec.sshiftRight → asr
                   if opName == ``BitVec.sshiftRight then
                     let exprType ← CompilerM.liftMetaM (Lean.Meta.inferType e)
                     let hwType ← inferHWTypeFromSignal exprType
                     let resWire ← CompilerM.makeWire hint hwType (named := isNamed)
                     CompilerM.emitAssign resWire (.op .asr [.ref wireA, .ref wireB])
                     return resWire
                   pure ()

        if name == ``Functor.map && args.size >= 2 then
             let f := args[args.size-2]!
             let a := args[args.size-1]!

             -- Try to extract lambda body for partial application detection
             match f with
             | .lam _ _ body _ =>
               let bodyApp := body
               let bodyFn := bodyApp.getAppFn

               -- Check if it's a primitive operation
               if let .const opName _ := bodyFn then
                 -- Special: BitVec.extractLsb' → slice (unary on signal, start/len are constants)
                 if opName == ``BitVec.extractLsb' then
                   let bodyArgs := bodyApp.getAppArgs
                   if bodyArgs.size >= 4 then
                     let start ← extractNat bodyArgs[bodyArgs.size - 3]!
                     let len ← extractNat bodyArgs[bodyArgs.size - 2]!
                     let wireA ← translateExprToWire a "a" (isTopLevel := false)
                     let resWire ← CompilerM.makeWire hint (.bitVector len) (named := isNamed)
                     CompilerM.emitAssign resWire (.slice (.ref wireA) (start + len - 1) start)
                     return resWire

                 -- Simple unary map: NOT, NEG (may have extra typeclass/type args)
                 if let some op := getOperator opName then
                   if op == .not || op == .neg then
                     let wireA ← translateExprToWire a "a" (isTopLevel := false)
                     let exprType ← CompilerM.liftMetaM (Lean.Meta.inferType e)
                     let hwType ← inferHWTypeFromSignal exprType
                     let resWire ← CompilerM.makeWire hint hwType (named := isNamed)
                     CompilerM.emitAssign resWire (.op op [.ref wireA])
                     return resWire

                 -- Binary operation in lambda with one constant and one bvar:
                 -- e.g., (fun d => (0#24 ++ d)) <$> sig  or  (fun x => x + 1#8) <$> sig
                 let bodyArgs := bodyApp.getAppArgs
                 if bodyArgs.size >= 2 then
                   let arg1 := bodyArgs[bodyArgs.size - 2]!
                   let arg2 := bodyArgs[bodyArgs.size - 1]!
                   let arg1HasBVar := arg1.hasLooseBVars
                   let arg2HasBVar := arg2.hasLooseBVars
                   -- Exactly one argument should reference the lambda parameter
                   if arg1HasBVar != arg2HasBVar then
                     let wireA ← translateExprToWire a "a" (isTopLevel := false)
                     -- Check for concat (HAppend.hAppend / BitVec.append)
                     if opName == ``HAppend.hAppend || opName == ``BitVec.append then
                       let exprType ← CompilerM.liftMetaM (Lean.Meta.inferType e)
                       let hwType ← inferHWTypeFromSignal exprType
                       if arg1HasBVar then
                         -- (fun d => d ++ const) — signal is high bits
                         let (cVal, cWidth) ← extractBitVecLiteral arg2
                         let constWire ← CompilerM.makeWire "lambda_const" (.bitVector cWidth)
                         CompilerM.emitAssign constWire (.const (Int.ofNat cVal) cWidth)
                         let resWire ← CompilerM.makeWire hint hwType (named := isNamed)
                         CompilerM.emitAssign resWire (.concat [.ref wireA, .ref constWire])
                         return resWire
                       else
                         -- (fun d => const ++ d) — signal is low bits
                         let (cVal, cWidth) ← extractBitVecLiteral arg1
                         let constWire ← CompilerM.makeWire "lambda_const" (.bitVector cWidth)
                         CompilerM.emitAssign constWire (.const (Int.ofNat cVal) cWidth)
                         let resWire ← CompilerM.makeWire hint hwType (named := isNamed)
                         CompilerM.emitAssign resWire (.concat [.ref constWire, .ref wireA])
                         return resWire
                     -- Other binary primitives (add, sub, and, or, xor, etc.)
                     if let some op := getOperator opName then
                       let exprType ← CompilerM.liftMetaM (Lean.Meta.inferType e)
                       let hwType ← inferHWTypeFromSignal exprType
                       if arg1HasBVar then
                         -- (fun x => x + const)
                         let (cVal, cWidth) ← extractBitVecLiteral arg2
                         let constWire ← CompilerM.makeWire "lambda_const" (.bitVector cWidth)
                         CompilerM.emitAssign constWire (.const (Int.ofNat cVal) cWidth)
                         let resWire ← CompilerM.makeWire hint hwType (named := isNamed)
                         CompilerM.emitAssign resWire (.op op [.ref wireA, .ref constWire])
                         return resWire
                       else
                         -- (fun x => const + x)
                         let (cVal, cWidth) ← extractBitVecLiteral arg1
                         let constWire ← CompilerM.makeWire "lambda_const" (.bitVector cWidth)
                         CompilerM.emitAssign constWire (.const (Int.ofNat cVal) cWidth)
                         let resWire ← CompilerM.makeWire hint hwType (named := isNamed)
                         CompilerM.emitAssign resWire (.op op [.ref constWire, .ref wireA])
                         return resWire

                 -- Remaining unary primitives (non-NOT/NEG) handled here
                 if let some op := getOperator opName then
                   let bodyArgs := bodyApp.getAppArgs
                   -- Only if the body has exactly 1 loose-bvar arg (the lambda param)
                   let numBVarArgs := bodyArgs.toList.filter (·.hasLooseBVars) |>.length
                   if numBVarArgs ≤ 1 then
                     let wireA ← translateExprToWire a "a" (isTopLevel := false)
                     let exprType ← CompilerM.liftMetaM (Lean.Meta.inferType e)
                     let hwType ← inferHWTypeFromSignal exprType
                     let resWire ← CompilerM.makeWire hint hwType (named := isNamed)
                     CompilerM.emitAssign resWire (.op op [.ref wireA])
                     return resWire
             | _ => pure ()


    -- Check if expression contains any of our mapped fvars (skip whnf if so)
    let varMap ← CompilerM.getCompilerState
    let hasMappedFvar := e.find? (fun sub =>
      match sub with
      | .fvar fid => varMap.varMap.any (fun (vid, _) => vid == fid)
      | _ => false
    ) |>.isSome

    -- 2. Fallback to normal reduction (only if no mapped fvars)
    --    Exception: lambda applications (beta-redexes) are always reduced with
    --    reducible transparency, which beta-reduces without unfolding Signal
    --    primitives (mux, register, memory). This handles local function inlining
    --    (e.g., `let f := fun x => ... Signal.mux ...; f arg`).
    let isBetaRedex := e.isApp && e.getAppFn.isLambda
    let e ← if !hasMappedFvar || isBetaRedex then
              CompilerM.liftMetaM (withTransparency TransparencyMode.reducible $ whnf e)
            else pure e
    let fn := e.getAppFn


    match e with
    | .app .. =>
      if let .const _ _ := fn then
         translateExprToWireApp e hint isNamed
      else
         -- Manual Zeta Reduction: Check if head is a local definition (let-bound)
         let zetaE ← if let .fvar fvarId := fn then
             CompilerM.liftMetaM do
                let lctx ← getLCtx
                match lctx.find? fvarId with
                | some decl =>
                   match decl.value? with
                   | some val =>
                      return some (e.replaceFVarId fvarId val)
                   | none =>
                      return none
                | none => return none
           else pure none

         match zetaE with
         | some e' => translateExprToWire e' hint (isTopLevel := isTopLevel) (isNamed := isNamed)
         | none =>
            -- Fallback to general reduction (use default transparency to preserve
            -- Signal.pure and mixed operator instance structure)
            let e' ← CompilerM.liftMetaM (withTransparency TransparencyMode.default $ whnf e)
            if e' != e then translateExprToWire e' hint (isTopLevel := isTopLevel) (isNamed := isNamed)
            else translateExprToWireApp e hint isNamed

    | .proj _ idx eStruct => do
      let wireS ← translateExprToWire eStruct "s"
      -- Infer result type from the expression type
      let exprType ← CompilerM.liftMetaM (Lean.Meta.inferType e)
      let hwType ← inferHWTypeFromSignal exprType
      let resWire ← CompilerM.makeWire hint hwType (named := isNamed)
      let width := match hwType with | .bitVector w => w | .bit => 1 | _ => 8
      let lo := (1 - idx) * width
      let hi := lo + width - 1
      CompilerM.emitAssign resWire (.slice (.ref wireS) hi lo)
      return resWire

    | .lit (.natVal n) => do
      -- Infer result type from the expression type
      let exprType ← CompilerM.liftMetaM (Lean.Meta.inferType e)
      let hwType ← inferHWTypeFromSignal exprType
      let width := match hwType with | .bitVector w => w | .bit => 1 | _ => 8
      let wire ← CompilerM.makeWire hint hwType (named := isNamed)
      CompilerM.emitAssign wire (.const (Int.ofNat n) width)
      return wire

    | .fvar fvarId => do
      match ← CompilerM.lookupVar fvarId with
      | some wireName => return wireName
      | none =>
        let st ← CompilerM.getCompilerState
        let known := st.varMap.map (fun (k,_) => k.name)
        CompilerM.liftMetaM $ throwError s!"Unbound variable: {fvarId.name}. Known: {known}"

    | .letE name type value body _ => do
      -- For any let binding, just use normal let handling
      let isHW ← try
        let _ ← inferHWTypeFromSignal type
        pure true
      catch _ =>
        pure false

      if isHW then
        -- Hardware let: translate value to wire
        let valueWire ← translateExprToWire value name.toString (isTopLevel := false) (isNamed := true)
        CompilerM.withLocalDecl name type fun fvar => do
          let fvarId := fvar.fvarId!
          CompilerM.withVarMapping fvarId valueWire do
            let bodyInst := body.instantiate1 fvar
            translateExprToWire bodyInst hint isTopLevel isNamed
      else
        -- Logic let: add to context for reduction (zeta)
        -- This allows let-bound values to be inlined when referenced
        CompilerM.withLetDecl name type value fun fvar => do
          let bodyInst := body.instantiate1 fvar
          translateExprToWire bodyInst hint isTopLevel isNamed

    | .lam binderName binderType body _ => do
      let isHWArg ← try
        let _ ← inferHWTypeFromSignal binderType
        pure true
      catch _ => pure false

      if isHWArg then
          let hwType ← inferHWTypeFromSignal binderType
          let paramWire ← CompilerM.makeWire binderName.toString hwType (named := true)
          -- Only add as input if this is a top-level function parameter
          if isTopLevel then
            CompilerM.addInput paramWire hwType

          -- Process the lambda body within a proper local context
          CompilerM.withLocalDecl binderName binderType fun fvar => do
            let fvarId := fvar.fvarId!
            CompilerM.withVarMapping fvarId paramWire do
              let bodyInst := body.instantiate1 fvar
              -- Nested lambdas are also top-level if they're part of the function signature
              translateExprToWire bodyInst hint isTopLevel isNamed
      else
          -- Logic argument (e.g. config): add to context but no wire/input
          CompilerM.withLocalDecl binderName binderType fun fvar => do
            let bodyInst := body.instantiate1 fvar
            translateExprToWire bodyInst hint isTopLevel isNamed


    | _ =>
      translateExprToWireApp e hint isNamed

  -- ===========================================================================
  -- Handler functions: each handles a category of expressions in translateExprToWireApp.
  -- Returns `some wireName` if handled, `none` if not applicable.
  -- ===========================================================================

  /-- Detect unsynthesizable patterns (if-then-else, Decidable) and throw errors -/
  partial def handleErrorPatterns (_e : Lean.Expr) (name : Name) (_args : Array Lean.Expr) (_hint : String) (_isNamed : Bool) : CompilerM Unit := do
    if name == ``ite || name == ``dite then
      let exprStr ← CompilerM.liftMetaM (ppExpr _e)
      CompilerM.liftMetaM $ throwError
        "if-then-else expressions cannot be synthesized to hardware.\n\n\
        Expression: {exprStr}\n\n\
        Use Signal.mux instead:\n\
        ❌ WRONG: if cond then a else b\n\
        ✓ RIGHT:  Signal.mux cond a b\n\n\
        See Tests/TestConditionals.lean for examples."
    if name == ``Decidable.rec || name == ``Decidable.casesOn then
      CompilerM.liftMetaM $ throwError
        "Decidable.rec (from if-then-else) cannot be synthesized.\n\n\
        Use Signal.mux for hardware multiplexers:\n\
        ✓ Signal.mux (cond : Signal d Bool) (ifTrue ifFalse : Signal d α) : Signal d α\n\n\
        See Tests/TestConditionals.lean for examples."

  /-- Handle Signal.fst, Signal.snd, Signal.map Prod.fst/Prod.snd -/
  partial def handleTupleProjections (e : Lean.Expr) (name : Name) (args : Array Lean.Expr) (hint : String) (isNamed : Bool) : CompilerM (Option String) := do
    -- Signal.fst (new readable syntax)
    if name == ``Sparkle.Core.Signal.Signal.fst && args.size >= 1 then
      trace[sparkle.compiler] "→ tuple projection (fst)"
      let s := args[args.size-1]!
      let wireS ← translateExprToWire s "s" (isTopLevel := false)
      let totalWidth ← CompilerM.getWireWidth wireS
      let exprType ← CompilerM.liftMetaM (Lean.Meta.inferType e)
      let hwType ← inferHWTypeFromSignal exprType
      let resWire ← CompilerM.makeWire hint hwType (named := isNamed)
      let width := match hwType with | .bitVector w => w | .bit => 1 | _ => 8
      CompilerM.emitAssign resWire (.slice (.ref wireS) (totalWidth - 1) (totalWidth - width))
      return some resWire

    -- Signal.snd (new readable syntax)
    if name == ``Sparkle.Core.Signal.Signal.snd && args.size >= 1 then
      trace[sparkle.compiler] "→ tuple projection (snd)"
      let s := args[args.size-1]!
      let wireS ← translateExprToWire s "s" (isTopLevel := false)
      let exprType ← CompilerM.liftMetaM (Lean.Meta.inferType e)
      let hwType ← inferHWTypeFromSignal exprType
      let resWire ← CompilerM.makeWire hint hwType (named := isNamed)
      let width := match hwType with | .bitVector w => w | .bit => 1 | _ => 8
      CompilerM.emitAssign resWire (.slice (.ref wireS) (width - 1) 0)
      return some resWire

    -- Signal.bundle2 — pack two Signals into a Prod Signal.
    -- (Duplicates the early-interception rule above so paths
    -- that reach here via Bind/Pure reduction also work.)
    if name == ``Sparkle.Core.Signal.bundle2 && args.size >= 2 then
      let wireA ← translateExprToWire args[args.size-2]! "a"
      let wireB ← translateExprToWire args[args.size-1]! "b"
      let exprType ← CompilerM.liftMetaM (Lean.Meta.inferType e)
      let hwType ← inferHWTypeFromSignal exprType
      let resWire ← CompilerM.makeWire hint hwType (named := isNamed)
      CompilerM.emitAssign resWire (.concat [.ref wireA, .ref wireB])
      return some resWire

    -- Signal.map Prod.fst/snd (legacy syntax).
    -- Accept both bare `Prod.fst` and the partially-applied form
    -- `@Prod.fst α β` that Lean produces when the universe / type
    -- arguments are explicit.  We look at the head of `f`.
    if name == ``Sparkle.Core.Signal.Signal.map && args.size >= 2 then
      let f := args[args.size-2]!
      let s := args[args.size-1]!
      let fHead := f.getAppFn
      if fHead.isConstOf ``Prod.fst then
        trace[sparkle.compiler] "→ tuple projection (map fst)"
        let wireS ← translateExprToWire s "s" (isTopLevel := false)
        let totalWidth ← CompilerM.getWireWidth wireS
        let exprType ← CompilerM.liftMetaM (Lean.Meta.inferType e)
        let hwType ← inferHWTypeFromSignal exprType
        let resWire ← CompilerM.makeWire hint hwType (named := isNamed)
        let width := match hwType with | .bitVector w => w | .bit => 1 | _ => 8
        CompilerM.emitAssign resWire (.slice (.ref wireS) (totalWidth - 1) (totalWidth - width))
        return some resWire
      if fHead.isConstOf ``Prod.snd then
        trace[sparkle.compiler] "→ tuple projection (map snd)"
        let wireS ← translateExprToWire s "s" (isTopLevel := false)
        let exprType ← CompilerM.liftMetaM (Lean.Meta.inferType e)
        let hwType ← inferHWTypeFromSignal exprType
        let resWire ← CompilerM.makeWire hint hwType (named := isNamed)
        let width := match hwType with | .bitVector w => w | .bit => 1 | _ => 8
        CompilerM.emitAssign resWire (.slice (.ref wireS) (width - 1) 0)
        return some resWire

    return none

  /-- Handle Signal.ap — binary op lifting, concat/sshiftRight special cases -/
  partial def handleApplicative (e : Lean.Expr) (name : Name) (args : Array Lean.Expr) (hint : String) (isNamed : Bool) : CompilerM (Option String) := do
    if name == ``Sparkle.Core.Signal.Signal.ap && args.size >= 2 then
      let sf := args[args.size-2]!
      let b := args[args.size-1]!
      let sfFn := sf.getAppFn
      let sfArgs := sf.getAppArgs
      if sfFn.isConstOf ``Sparkle.Core.Signal.Signal.map && sfArgs.size >= 2 then
        trace[sparkle.compiler] "→ applicative (Signal.ap)"
        let f := sfArgs[sfArgs.size-2]!
        let a := sfArgs[sfArgs.size-1]!
        let wireA ← translateExprToWire a "a"
        let wireB ← translateExprToWire b "b"
        let opName ← getPrimitiveNameFromLambda f
        match getOperator opName with
        | some op =>
          let exprType ← CompilerM.liftMetaM (Lean.Meta.inferType e)
          let hwType ← inferHWTypeFromSignal exprType
          let resWire ← CompilerM.makeWire hint hwType (named := isNamed)
          CompilerM.emitAssign resWire (.op op [.ref wireA, .ref wireB])
          return some resWire
        | none =>
          -- Special: BitVec.append / HAppend → concat
          if opName == ``HAppend.hAppend || opName == ``BitVec.append then
            let exprType ← CompilerM.liftMetaM (Lean.Meta.inferType e)
            let hwType ← inferHWTypeFromSignal exprType
            let resWire ← CompilerM.makeWire hint hwType (named := isNamed)
            CompilerM.emitAssign resWire (.concat [.ref wireA, .ref wireB])
            return some resWire
          -- Special: BitVec.sshiftRight → asr (Nat arg handled via signal wire)
          if opName == ``BitVec.sshiftRight then
            let exprType ← CompilerM.liftMetaM (Lean.Meta.inferType e)
            let hwType ← inferHWTypeFromSignal exprType
            let resWire ← CompilerM.makeWire hint hwType (named := isNamed)
            CompilerM.emitAssign resWire (.op .asr [.ref wireA, .ref wireB])
            return some resWire
          CompilerM.liftMetaM $ throwError s!"Complex lift of {opName} not yet supported: operator not found"
    return none

  /-- Handle BitVec.extractLsb', shifts, concat, isPrimitive dispatch -/
  partial def handleBitVecOps (e : Lean.Expr) (name : Name) (args : Array Lean.Expr) (hint : String) (isNamed : Bool) : CompilerM (Option String) := do
    -- BitVec.extractLsb': bit slice extraction
    if name == ``BitVec.extractLsb' && args.size >= 4 then
      trace[sparkle.compiler] "→ extractLsb'"
      let start ← extractNat args[args.size - 3]!
      let len ← extractNat args[args.size - 2]!
      let bvWire ← translateExprToWire args[args.size - 1]! "slice_src"
      let resWire ← CompilerM.makeWire hint (.bitVector len) (named := isNamed)
      CompilerM.emitAssign resWire (.slice (.ref bvWire) (start + len - 1) start)
      return some resWire

    -- BitVec.shiftLeft / BitVec.ushiftRight / BitVec.sshiftRight
    if (name == ``BitVec.shiftLeft || name == ``BitVec.ushiftRight || name == ``BitVec.sshiftRight)
        && args.size >= 3 then
      trace[sparkle.compiler] "→ shift op {name}"
      let bvExpr := args[args.size - 2]!
      let natExpr := args[args.size - 1]!
      let wire1 ← translateExprToWire bvExpr "shift_a"
      let wire2 ← translateShiftAmount bvExpr natExpr "shift_b"
      let op := if name == ``BitVec.shiftLeft then Operator.shl
                else if name == ``BitVec.ushiftRight then Operator.shr
                else Operator.asr
      let exprType ← CompilerM.liftMetaM (Lean.Meta.inferType e)
      let hwType ← inferHWTypeFromSignal exprType
      let resWire ← CompilerM.makeWire hint hwType (named := isNamed)
      CompilerM.emitAssign resWire (.op op [.ref wire1, .ref wire2])
      return some resWire

    -- BitVec.append / HAppend.hAppend: concatenation
    if (name == ``HAppend.hAppend || name == ``BitVec.append) && args.size >= 2 then
      trace[sparkle.compiler] "→ concat"
      let hiWire ← translateExprToWire args[args.size - 2]! "concat_hi"
      let loWire ← translateExprToWire args[args.size - 1]! "concat_lo"
      let exprType ← CompilerM.liftMetaM (Lean.Meta.inferType e)
      let hwType ← inferHWTypeFromSignal exprType
      let resWire ← CompilerM.makeWire hint hwType (named := isNamed)
      CompilerM.emitAssign resWire (.concat [.ref hiWire, .ref loWire])
      return some resWire

    -- isPrimitive dispatch
    if isPrimitive name then
      trace[sparkle.compiler] "→ primitive {name}"
      match getOperator name with
      | some op =>
        -- Unary operators: NOT, NEG, Complement.complement
        -- These may have extra typeclass/type args before the actual signal arg
        let isUnary := op == .not || op == .neg
        if isUnary && args.size >= 1 then
           let wire1 ← translateExprToWire args[args.size-1]! "arg1"
           let exprType ← CompilerM.liftMetaM (Lean.Meta.inferType e)
           let hwType ← inferHWTypeFromSignal exprType
           let resultWire ← CompilerM.makeWire hint hwType (named := isNamed)
           CompilerM.emitAssign resultWire (.op op [.ref wire1])
           return some resultWire
        else if args.size >= 2 then
          let wire1 ← translateExprToWire args[args.size-2]! "arg1"
          let wire2 ← translateExprToWire args[args.size-1]! "arg2"
          let exprType ← CompilerM.liftMetaM (Lean.Meta.inferType e)
          let hwType ← inferHWTypeFromSignal exprType
          let resultWire ← CompilerM.makeWire hint hwType (named := isNamed)
          CompilerM.emitAssign resultWire (.op op [.ref wire1, .ref wire2])
          return some resultWire
      | none =>
        CompilerM.liftMetaM $ throwError s!"Internal error: {name} is marked as primitive but has no operator"

    return none

  /-- Handle Signal.register, Signal.registerWithEnable -/
  partial def handleRegister (e : Lean.Expr) (name : Name) (args : Array Lean.Expr) (hint : String) (isNamed : Bool) : CompilerM (Option String) := do
    if name.toString.endsWith ".register" && args.size >= 2 then
      trace[sparkle.compiler] "→ register"
      let init := args[args.size-2]!
      let input := args[args.size-1]!
      let (initVal, _) ← extractBitVecLiteral init
      let inputWire ← translateExprToWire input "reg_input"
      let exprType ← CompilerM.liftMetaM (inferType e)
      let hwType ← inferHWTypeFromSignal exprType
      let resetKind ← inferResetKindFromSignal exprType
      let w ← CompilerM.emitRegister hint "clk" "rst" (.ref inputWire) initVal hwType
                (named := isNamed) (resetKind := resetKind)
      return some w

    -- Signal.registerWithEnable: register with conditional update
    if name.toString.endsWith ".registerWithEnable" && args.size >= 3 then
      trace[sparkle.compiler] "→ registerWithEnable"
      let init := args[args.size-3]!
      let en := args[args.size-2]!
      let input := args[args.size-1]!
      let (initVal, _) ← extractBitVecLiteral init
      let enWire ← translateExprToWire en "reg_en"
      let inputWire ← translateExprToWire input "reg_input"
      let exprType ← CompilerM.liftMetaM (inferType e)
      let hwType ← inferHWTypeFromSignal exprType
      let resetKind ← inferResetKindFromSignal exprType
      let muxWire ← CompilerM.makeWire (hint ++ "_mux") hwType
      let regWire ← CompilerM.emitRegister hint "clk" "rst" (.ref muxWire) initVal hwType
                     (named := isNamed) (resetKind := resetKind)
      CompilerM.emitAssign muxWire (.op .mux [.ref enWire, .ref inputWire, .ref regWire])
      return some regWire

    return none

  /-- Handle Signal.mux, lutMuxTree -/
  partial def handleMux (e : Lean.Expr) (name : Name) (args : Array Lean.Expr) (hint : String) (isNamed : Bool) : CompilerM (Option String) := do
    -- lutMuxTree: generate mux chain from concrete lookup table
    if name.toString.endsWith ".lutMuxTree" && args.size >= 5 then
      trace[sparkle.compiler] "→ lutMuxTree"
      let tableArg := args[args.size-2]!
      let indexArg := args[args.size-1]!
      let tableValues ← extractBitVecArray tableArg
      if tableValues.size > 0 then
        let exprType ← CompilerM.liftMetaM (Lean.Meta.inferType e)
        let hwType ← inferHWTypeFromSignal exprType
        let (_, dataWidth) := tableValues[0]!
        let indexType ← CompilerM.liftMetaM (Lean.Meta.inferType indexArg)
        let indexHwType ← inferHWTypeFromSignal indexType
        let indexWidth := indexHwType.bitWidth
        let indexWire ← translateExprToWire indexArg "lut_idx"
        let mut resultWire ← CompilerM.makeWire (hint ++ "_d") hwType
        CompilerM.emitAssign resultWire (.const tableValues[0]!.1 dataWidth)
        for i in [:tableValues.size] do
          let (val, _) := tableValues[i]!
          let eqWire ← CompilerM.makeWire s!"{hint}_eq{i}" (.bitVector 1)
          CompilerM.emitAssign eqWire (.op .eq [.ref indexWire, .const i indexWidth])
          let muxWire ← CompilerM.makeWire s!"{hint}_m{i}" hwType
          CompilerM.emitAssign muxWire (.op .mux [.ref eqWire, .const val dataWidth, .ref resultWire])
          resultWire := muxWire
        return some resultWire

    -- Signal.mux
    if name.toString.endsWith ".mux" && args.size >= 3 then
      trace[sparkle.compiler] "→ mux"
      let cond := args[args.size-3]!
      let thenSig := args[args.size-2]!
      let elseSig := args[args.size-1]!
      let cW ← translateExprToWire cond "mux_cond"
      let tW ← translateExprToWire thenSig "mux_then"
      let eW ← translateExprToWire elseSig "mux_else"
      let exprType ← CompilerM.liftMetaM (Lean.Meta.inferType e)
      let hwType ← inferHWTypeFromSignal exprType
      let rW ← CompilerM.makeWire hint hwType (named := isNamed)
      CompilerM.emitAssign rW (.op .mux [.ref cW, .ref tW, .ref eW])
      return some rW

    return none

  /-- Handle Signal.memory, Signal.memoryComboRead -/
  partial def handleMemory (_e : Lean.Expr) (name : Name) (args : Array Lean.Expr) (hint : String) (isNamed : Bool) : CompilerM (Option String) := do
    -- Signal.memory: synchronous RAM/BRAM
    if name.toString.endsWith ".memory" && !name.toString.endsWith ".memoryComboRead" && args.size >= 4 then
      trace[sparkle.compiler] "→ memory (sync)"
      let addrWidthArg := args[args.size-6]!
      let dataWidthArg := args[args.size-5]!
      let (addrWidth, _) ← extractNatLiteral addrWidthArg
      let (dataWidth, _) ← extractNatLiteral dataWidthArg
      let writeAddr := args[args.size-4]!
      let writeData := args[args.size-3]!
      let writeEnable := args[args.size-2]!
      let readAddr := args[args.size-1]!
      let waW ← translateExprToWire writeAddr "mem_waddr"
      let wdW ← translateExprToWire writeData "mem_wdata"
      let weW ← translateExprToWire writeEnable "mem_we"
      let raW ← translateExprToWire readAddr "mem_raddr"
      let w ← CompilerM.emitMemory hint addrWidth dataWidth "clk"
        (.ref waW) (.ref wdW) (.ref weW) (.ref raW) (named := isNamed)
      return some w

    -- Signal.memoryComboRead: memory with combinational (same-cycle) read
    if name.toString.endsWith ".memoryComboRead" && args.size >= 4 then
      trace[sparkle.compiler] "→ memory (combo read)"
      let addrWidthArg := args[args.size-6]!
      let dataWidthArg := args[args.size-5]!
      let (addrWidth, _) ← extractNatLiteral addrWidthArg
      let (dataWidth, _) ← extractNatLiteral dataWidthArg
      let writeAddr := args[args.size-4]!
      let writeData := args[args.size-3]!
      let writeEnable := args[args.size-2]!
      let readAddr := args[args.size-1]!
      let waW ← translateExprToWire writeAddr "mem_waddr"
      let wdW ← translateExprToWire writeData "mem_wdata"
      let weW ← translateExprToWire writeEnable "mem_we"
      let raW ← translateExprToWire readAddr "mem_raddr"
      let w ← CompilerM.emitMemoryComboRead hint addrWidth dataWidth "clk"
        (.ref waW) (.ref wdW) (.ref weW) (.ref raW) (named := isNamed)
      return some w

    return none

  /-- Handle Signal.loop, HWVector.get -/
  partial def handleLoop (e : Lean.Expr) (name : Name) (args : Array Lean.Expr) (hint : String) (isNamed : Bool) : CompilerM (Option String) := do
    -- HWVector.get: array indexing
    if name == ``Sparkle.Core.Vector.HWVector.get && args.size >= 2 then
      trace[sparkle.compiler] "→ HWVector.get"
      let vec := args[args.size-2]!
      let idx := args[args.size-1]!
      let vecWire ← translateExprToWire vec "vec"
      let idxWire ← translateExprToWire idx "idx"
      let exprType ← CompilerM.liftMetaM (Lean.Meta.inferType e)
      let hwType ← inferHWTypeFromSignal exprType
      let resWire ← CompilerM.makeWire hint hwType (named := isNamed)
      CompilerM.emitAssign resWire (.index (.ref vecWire) (.ref idxWire))
      return some resWire

    -- Signal.loop
    if name.toString.endsWith ".loop" && args.size >= 1 then
      trace[sparkle.compiler] "→ loop"
      let f := args.back!
      let fReduced ← match f with
        | .lam .. => pure f
        | _ => CompilerM.liftMetaM (Lean.Meta.whnf f)
      match fReduced with
      | .lam binderName binderType body _ =>
        let exprType ← CompilerM.liftMetaM (Lean.Meta.inferType e)
        let hwType ← inferHWTypeFromSignal exprType
        let loopWire ← CompilerM.makeWire "loop" hwType
        -- Use CompilerM.withLocalDecl to keep the fvar in scope for both
        -- MetaM (type checking) and CompilerM (wire mapping).
        let resultWire ← CompilerM.withLocalDecl binderName binderType fun fvar => do
          let bodyInst := body.instantiate1 fvar
          CompilerM.withVarMapping fvar.fvarId! loopWire do
            translateExprToWire bodyInst "loop_body"
        CompilerM.emitAssign loopWire (.ref resultWire)
        return some resultWire
      | _ => CompilerM.liftMetaM $ throwError "Signal.loop argument must be a lambda"

    return none

  /-- Handle `Bind.bind` / `Pure.pure` specialised to the
      Sparkle Circuit monad.

      Lean's `do`-notation desugars to `Bind.bind m k` /
      `Pure.pure v` where Bind/Pure are typeclass projections.
      `unfoldDefinition?` (the default tryInline path) cannot
      reduce typeclass projections — it stops at the symbol with
      the instance still opaque, and the elaborator gives up.

      For Sparkle's Circuit monad the bind/pure unfold to pure
      value-level Prod manipulation that the existing Prod /
      Signal-map rules already lower.  We force a `.all`
      transparency `reduce` on the whole expression and recurse,
      mirroring how `Prod.rec` / `Prod.casesOn` are handled. -/
  partial def handleCircuitMonad (e : Lean.Expr) (name : Name) (args : Array Lean.Expr) (hint : String) (isNamed : Bool) : CompilerM (Option String) := do
    -- Recognize Bind.bind / Pure.pure when specialised to the
    -- Sparkle Circuit monad — typeclass projection that the
    -- default unfoldDefinition? path can't reduce.  We force a
    -- `.all`-transparency `whnf` to peel the typeclass projection,
    -- then recurse on the reduced expression.
    if name == ``Bind.bind || name == ``Pure.pure then
      if args.size >= 1 then
        let rec peelLambdas : Lean.Expr → Lean.Expr
          | .lam _ _ body _ => peelLambdas body
          | e => e
        let mHead := peelLambdas args[0]!
        if mHead.isAppOf ``Sparkle.Core.Circuit then
          let e' ← CompilerM.liftMetaM
            (withTransparency TransparencyMode.all $ whnf e)
          if e' != e then
            return some (← translateExprToWire e' hint (isNamed := isNamed))
    -- Value-level Prod.mk hit directly as the expression head.
    -- This shows up after `Bind.bind` peels and the user's `do`
    -- block reduces to `Prod.mk out_signal builder`.  We're
    -- being asked for the wire of the whole Prod, but the only
    -- meaningful payload is the first component (the output
    -- Signal); the builder is a `NextBuilder` function with no
    -- wire representation.
    --
    -- Scope: only fire when args[0] (the α type) is a Signal —
    -- otherwise this could match user-constructed Prods that
    -- should be `bundle2`'d.
    if name == ``Prod.mk && args.size >= 4 then
      let αType := args[0]!
      if αType.isAppOf ``Sparkle.Core.Signal.Signal then
        let outExpr := args[2]!
        return some (← translateExprToWire outExpr hint (isNamed := isNamed))
    -- Value-level Prod.fst / Prod.snd hitting a `Prod.mk a b`
    -- under `.all` transparency — iota-reduce to the chosen
    -- component.  Lean's default-transparency whnf doesn't
    -- always strip these (esp. when the Prod.mk has functions
    -- as components, as `runCircuit`'s `(out, builder)` does).
    if (name == ``Prod.fst || name == ``Prod.snd) && args.size >= 3 then
      -- `Prod.fst/snd` takes exactly `[α, β, pair]` as its explicit
      -- args.  When the result is then applied further (e.g.
      -- `bResult.snd live` => `(Prod.snd pair) live`), Lean's
      -- `getAppArgs` still gives us [α, β, pair, extra...].
      -- So always look at index 2 for the pair.
      let pair := args[2]!
      let pairReduced ← CompilerM.liftMetaM
        (withTransparency TransparencyMode.all $ whnf pair)
      if pairReduced.isAppOf ``Prod.mk then
        let mkArgs := pairReduced.getAppArgs
        if mkArgs.size >= 4 then
          let chosen := if name == ``Prod.fst then mkArgs[2]! else mkArgs[3]!
          -- Re-apply any trailing args after the projection
          let trailing := args.toList.drop 3 |>.toArray
          let appliedExpr := mkAppN chosen trailing
          return some (← translateExprToWire appliedExpr hint (isNamed := isNamed))
    return none

  /-- Handle a Lean function call by either inlining the body
      (the **default**) or emitting a sub-module instance (only
      when the declaration is tagged `@[hardware_module]`).

      Default = inline keeps the generated Verilog flat, which is
      what most users want for alias-style helpers and small
      combinational functions: writing
      `def passthrough x := x` shouldn't multiply the module
      count of every caller.

      Opt INTO sub-module emission with `@[hardware_module]` for
      designs you want to see as their own Verilog `module foo`
      block — a CPU, an ALU you intend to re-use, an arbiter,
      etc.  Downstream tools (P&R, OOC synth, hierarchical
      timing) can then treat the boundary as a real compile
      unit.

      `@[inline_hardware]` is accepted as a self-documenting
      synonym for "always inline".  Today it has no effect over
      the default, but it stays binding if a future heuristic
      ever auto-promotes a definition to a module. -/
  partial def handleDefinitionUnfold (e : Lean.Expr) (name : Name) (args : Array Lean.Expr) (hint : String) (isNamed : Bool) : CompilerM (Option String) := do
    let isValidDef ← CompilerM.liftMetaM do
      try
        let constInfo ← getConstInfo name
        match constInfo with
        | .defnInfo _ => return true
        | _ => return false
      catch _ => return false

    if !isValidDef then return none

    let env ← CompilerM.liftMetaM getEnv
    let optedIntoModule := Sparkle.Compiler.isHardwareModule env name

    -- Helper: try the "unfold and translate inline" path — the default.
    let tryInline : CompilerM (Option String) := do
      let eReduced ← CompilerM.liftMetaM do
        match ← Lean.Meta.unfoldDefinition? e with
          | some e' => return e'
          | none => return e
      if eReduced != e then
        try
          let w ← translateExprToWire eReduced hint (isNamed := isNamed)
          return some w
        catch _ex1 =>
          -- Inline expansion failed (often due to mixed Signal/BitVec operators
          -- inside the expanded body). Retry with reducible transparency to
          -- prevent over-expansion of Signal.pure and OfNat instances.
          try
            let eReduced2 ← CompilerM.liftMetaM do
              Lean.Meta.withTransparency .reducible do
                match ← Lean.Meta.unfoldDefinition? e with
                | some e' => return e'
                | none => return e
            if eReduced2 != e then
              let w ← translateExprToWire eReduced2 hint (isNamed := isNamed)
              return some w
            else
              return none
          catch _ex2 =>
            return none
      else
        return none

    -- Default: inline the body into the caller.  Only opt INTO a
    -- sub-module instance when the user tagged the definition
    -- `@[hardware_module]`, OR when inlining genuinely fails
    -- (typeclass dispatch, opaque dictionaries, …) and a fresh
    -- module synthesis can rescue the call.
    let subResult? : Option (Sparkle.IR.AST.Module × Sparkle.IR.AST.Design) ←
      if optedIntoModule then
        trace[sparkle.compiler] "→ sub-module instance {name} (hardware_module)"
        try
          some <$> CompilerM.liftMetaM (synthesizeCombinational name)
        catch _ =>
          CompilerM.liftMetaM $ throwError
            s!"Sub-module synthesis failed for {name} (tagged @[hardware_module])"
      else
        -- Try inlining first.  If it succeeds we return immediately;
        -- if not, fall through to a sub-module synthesis attempt.
        trace[sparkle.compiler] "→ definition unfold {name} (inline by default)"
        match ← tryInline with
        | some w => return some w
        | none =>
          try
            some <$> CompilerM.liftMetaM (synthesizeCombinational name)
          catch _ => pure none
    match subResult? with
    | none =>
      CompilerM.liftMetaM $ throwError
        s!"Cannot synthesise {name}: not inlinable and not a hardware module"
    | some (subModule, subDesign) =>

    trace[sparkle.compiler] "→ sub-module synthesis {name}"
    -- Add the child's transitive modules and the child itself to the
    -- design, but only if not already present.  Two calls to the same
    -- sub-module must produce *one* module definition + two
    -- instantiations, not two duplicate definitions.
    let existing := (← get).design.modules.map (·.name)
    for m in subDesign.modules do
      if !existing.contains m.name then
        CompilerM.addModuleToDesign m
    if !existing.contains subModule.name &&
       !((← get).design.modules.any (·.name == subModule.name)) then
      CompilerM.addModuleToDesign subModule

    let mut connections := []
    -- Wire the child's clk / rst to the parent's clk / rst port (if
    -- the child has them).  If the parent doesn't already declare
    -- the matching input port, add it: a sequential sub-module
    -- requires its parent to expose clk/rst at its own boundary.
    -- Otherwise nextpnr / Verilator will complain about an
    -- undriven clock.
    for p in subModule.inputs do
      if p.name == "clk" || p.name == "rst" then
        let parent := (← get).module
        if !parent.inputs.any (·.name == p.name) then
          CompilerM.addInput p.name p.ty
        connections := (p.name, Sparkle.IR.AST.Expr.ref p.name) :: connections

    let inputPorts := subModule.inputs.filter (fun p => p.name != "clk" && p.name != "rst")
    if args.size < inputPorts.length then
       CompilerM.liftMetaM $ throwError s!"Sub-module {name} requires {inputPorts.length} args, but got {args.size}"

    for i in [:inputPorts.length] do
       let argExpr := args[args.size - inputPorts.length + i]!
       let argWire ← translateExprToWire argExpr s!"arg{i}"
       connections := (inputPorts[i]!.name, Sparkle.IR.AST.Expr.ref argWire) :: connections

    let exprType ← CompilerM.liftMetaM (Lean.Meta.inferType e)
    let hwType ← inferHWTypeFromSignal exprType
    let resWire ← CompilerM.makeWire hint hwType (named := isNamed)
    connections := ("out", Sparkle.IR.AST.Expr.ref resWire) :: connections

    -- Generate a fresh, unique instance name.  Two calls to the same
    -- sub-module within a single parent must produce two distinct
    -- `inst_*` names — otherwise the emitted Verilog has a duplicate
    -- identifier.
    let instName ← CompilerM.freshName s!"inst_{subModule.name}"
    CompilerM.emitInstance subModule.name instName connections.reverse
    return some resWire

  -- ===========================================================================
  -- Main dispatcher: routes expressions to the appropriate handler
  -- ===========================================================================

  partial def translateExprToWireApp (e : Lean.Expr) (hint : String) (isNamed : Bool := false) : CompilerM String := do
    let fn := e.getAppFn
    let args := e.getAppArgs

    match fn with
    | .const name _ =>
      trace[sparkle.compiler] "translateExprToWireApp name={name} args.size={args.size}"

      -- Note: We don't detect unbundle2 usage here because:
      -- 1. unbundle2 itself is fine (returns a tuple)
      -- 2. Pattern matching on unbundle2 gets compiled away before synthesis
      -- 3. We'd only catch non-problematic uses, creating false positives

      handleErrorPatterns e name args hint isNamed  -- throws or returns ()
      if let some w ← handleTupleProjections e name args hint isNamed then return w
      if let some w ← handleApplicative e name args hint isNamed then return w
      if let some w ← handleBitVecOps e name args hint isNamed then return w
      if let some w ← handleRegister e name args hint isNamed then return w
      if let some w ← handleMux e name args hint isNamed then return w
      if let some w ← handleMemory e name args hint isNamed then return w
      if let some w ← handleLoop e name args hint isNamed then return w
      if let some w ← handleCircuitMonad e name args hint isNamed then return w
      if let some w ← handleDefinitionUnfold e name args hint isNamed then return w
      -- Not a valid module - throw error with debug info
      CompilerM.liftMetaM $ do
        if name.toString.contains "ite" || name.toString.contains "Decidable" then
          throwError s!"Detected problematic pattern {name}.\n\n\
            This might be from if-then-else which cannot be synthesized.\n\
            Use Signal.mux instead:\n\
            ❌ WRONG: if cond then a else b\n\
            ✓ RIGHT:  Signal.mux cond a b"
        else
          throwError s!"Cannot instantiate {name}: not a hardware module definition"

    | _ =>
      let fn := e.getAppFn
      CompilerM.liftMetaM $ throwError s!"Unsupported application: {e}\nHead: {fn} (ctor: {fn.ctorName})"

  /-- Translate a Nat shift amount argument to a hardware wire.
      Unwraps BitVec.toNat / Fin.val if the Nat came from a BitVec signal,
      otherwise treats it as a constant shift amount. -/
  partial def translateShiftAmount (bvExpr natExpr : Lean.Expr) (hint : String) : CompilerM String := do
    let natExpr' ← CompilerM.liftMetaM (whnf natExpr)
    let natFn := natExpr'.getAppFn
    let natArgs := natExpr'.getAppArgs
    if let .const natName _ := natFn then
      if natName == ``BitVec.toNat && natArgs.size >= 2 then
        return ← translateExprToWire natArgs[natArgs.size - 1]! hint
      if natName == ``Fin.val && natArgs.size >= 2 then
        return ← translateExprToWire natArgs[natArgs.size - 1]! hint
    -- Fallback: treat as a constant shift amount
    let n ← extractNat natExpr'
    let exprType ← CompilerM.liftMetaM (Lean.Meta.inferType bvExpr)
    let bvHwType ← inferHWTypeFromSignal exprType
    let width := match bvHwType with | .bitVector w => w | .bit => 1 | _ => 32
    let constWire ← CompilerM.makeWire "shift_const" (.bitVector width)
    CompilerM.emitAssign constWire (.const (Int.ofNat n) width)
    return constWire

  partial def getPrimitiveNameFromLambda (e : Lean.Expr) : CompilerM Name := do
    match e with
    | .lam _ _ body _ => getPrimitiveNameFromLambda body
    | _ =>
      let fn := e.getAppFn
      match fn with
      | .const name _ => return name
      | _ => CompilerM.liftMetaM $ throwError s!"Could not identify primitive in lambda body: {e}"

  partial def synthesizeCombinational (declName : Name) : MetaM (Sparkle.IR.AST.Module × Sparkle.IR.AST.Design) := do
    let constInfo ← getConstInfo declName
    match constInfo with
    | .defnInfo defnInfo =>
      let body := defnInfo.value
      let compiler : CompilerM String := do
        let resultWire ← translateExprToWire body "result" (isTopLevel := true)
        -- Look up the actual wire type that was created
        let cs ← get
        let resultWireDecl := cs.module.wires.find? (fun (p : Port) => p.name == resultWire)
        let outputType := match resultWireDecl with
          | some decl =>
            -- DEBUG: Found wire with correct type
            decl.ty
          | none =>
            -- DEBUG: Wire not found, using fallback
            -- This happens when result is input wire, not internal wire
            -- Try to infer from inputs
            match cs.module.inputs.find? (fun p => p.name == resultWire) with
            | some inputPort => inputPort.ty
            | none => .bitVector 8  -- True fallback
        CompilerM.addOutput "out" outputType
        CompilerM.emitAssign "out" (.ref resultWire)
        return resultWire
      let circuitState := CircuitM.init declName.toString
      let compilerState : CompilerState := { varMap := [], clockWire := none, resetWire := none }
      let (_, finalCircuitState) ← (compiler.run compilerState).run circuitState
      let mut module := finalCircuitState.module
      let hasRegisters := module.body.any (fun stmt =>
        match stmt with
        | .register .. => true
        | .memory .. => true
        | _ => false
      )
      if hasRegisters then
        module := module.addInput { name := "clk", ty := .bit }
        module := module.addInput { name := "rst", ty := .bit }
      return (module, finalCircuitState.design)
    | _ =>
      throwError s!"Cannot synthesize {declName}: not a definition"
end

def printModule (m : Sparkle.IR.AST.Module) : MetaM Unit := do
  IO.println s!"Module: {m.name}"
  IO.println s!"Inputs: {m.inputs.length}"
  for input in m.inputs do
    IO.println s!"  - {input.name}: {input.ty}"
  IO.println s!"Outputs: {m.outputs.length}"
  for output in m.outputs do
    IO.println s!"  - {output.name}: {output.ty}"
  IO.println s!"Wires: {m.wires.length}"
  for wire in m.wires do
    IO.println s!"  - {wire.name}: {wire.ty}"
  IO.println s!"Statements: {m.body.length}"
  for stmt in m.body do
    IO.println s!"  {stmt}"

elab "#synthesize" id:ident : command => do
  let declName ← Lean.Elab.Command.liftCoreM do
    Lean.resolveGlobalConstNoOverload id
  Lean.Elab.Command.liftTermElabM do
    let (module, _) ← synthesizeCombinational declName
    printModule module
    IO.println "\n-- IR successfully generated!"

def runDesignDRC (design : Sparkle.IR.AST.Design) : MetaM Unit := do
  for m in design.modules do
    let warnings := Sparkle.Compiler.DRC.checkRegisteredOutputs m
    for w in warnings do
      Lean.logWarning m!"{w}"

/-- Plain-text Verilog elaborator.

    `#synthesizeVerilog id` synthesises `id` and prints the resulting
    SystemVerilog to stdout.  Output is **plain text** — no MIME wrapper,
    no highlighting — so it works identically under `lake build`,
    `lake env lean`, CI, and any Jupyter kernel.

    For a syntax-highlighted view inside JupyterLab use `#showVerilog`
    instead; for writing to a file use `#writeVerilogDesign id "path"`. -/
elab "#synthesizeVerilog" id:ident : command => do
  let declName ← Lean.Elab.Command.liftCoreM do
    Lean.resolveGlobalConstNoOverload id
  Lean.Elab.Command.liftTermElabM do
    let (module, _) ← synthesizeCombinational declName
    let warnings := Sparkle.Compiler.DRC.checkRegisteredOutputs module
    for w in warnings do
      Lean.logWarning m!"{w}"
    let verilog := toVerilog module
    IO.println verilog
    IO.println "\n-- Verilog successfully generated!"

/-- Highlighted Verilog viewer for JupyterLab.

    `#showVerilog id` synthesises `id` and renders the SystemVerilog
    output inside an HTML `<pre><code class="language-verilog">` block,
    routed through xeus-lean's `text/html` MIME channel so JupyterLab's
    bundled highlight.js paints the source.

    Outside Jupyter (plain `lake env lean`, CI) the MIME marker bytes
    are still emitted but ESC / RS aren't visible, so the listing reads
    as the raw HTML.  In that case prefer `#synthesizeVerilog` for a
    clean text dump or `#writeVerilogDesign` to land the SV on disk. -/
elab "#showVerilog" id:ident : command => do
  let declName ← Lean.Elab.Command.liftCoreM do
    Lean.resolveGlobalConstNoOverload id
  Lean.Elab.Command.liftTermElabM do
    let (module, _) ← synthesizeCombinational declName
    let warnings := Sparkle.Compiler.DRC.checkRegisteredOutputs module
    for w in warnings do
      Lean.logWarning m!"{w}"
    let src := toVerilog module
    let escSrc := src
      |>.replace "&" "&amp;"
      |>.replace "<" "&lt;"
      |>.replace ">" "&gt;"
    let elemId := s!"sv-{(hash src).toUSize.toNat}"
    let html := String.intercalate "" [
      "<div class='xlean-verilog' style='margin:0'>",
      "<pre id='", elemId, "' style=\"background:#f6f8fa;padding:8px 12px;border-radius:4px;border:1px solid #e1e4e8;font-size:12px;line-height:1.4;overflow:auto;margin:0\">",
      "<code class='language-verilog'>", escSrc, "</code></pre></div>",
      "<script>(function(){",
      "var el=document.querySelector('#", elemId, " code');",
      "if(!el||el.dataset.hlPainted)return;",
      "function paint(){if(window.hljs){window.hljs.highlightElement(el);el.dataset.hlPainted='1';}}",
      "if(window.hljs){paint();return;}",
      "var s=document.createElement('script');",
      "s.src='https://cdn.jsdelivr.net/npm/highlight.js@11.9.0/lib/core.min.js';",
      "s.onload=function(){var v=document.createElement('script');",
      "v.src='https://cdn.jsdelivr.net/npm/highlight.js@11.9.0/lib/languages/verilog.min.js';",
      "v.onload=function(){window.hljs.registerLanguage('verilog', window.hljsVerilog||(()=>({})));paint();};",
      "document.head.appendChild(v);};document.head.appendChild(s);})();</script>"
    ]
    -- xeus-lean's `extract_mime_payloads` (PR #7) scans both the
    -- captured stdout pipe and the result message log for MIME
    -- markers, so a plain `IO.println` of the marker is enough.
    -- Outside JupyterLab the ESC / RS bytes are invisible in a
    -- terminal and the surrounding HTML reads as raw text.
    let esc := Char.ofNat 0x1B
    let rs  := Char.ofNat 0x1E
    IO.println s!"{esc}MIME:text/html{rs}{html}{esc}/MIME{rs}"

def synthesizeHierarchical (declName : Name) : MetaM Sparkle.IR.AST.Design := do
  let (module, design) ← synthesizeCombinational declName
  let design' := if (design.modules.any (·.name == module.name)) then design else design.addModule module
  return design'

elab "#synthesizeDesign" id:ident : command => do
  let declName ← Lean.Elab.Command.liftCoreM do
    Lean.resolveGlobalConstNoOverload id
  Lean.Elab.Command.liftTermElabM do
    let design ← synthesizeHierarchical declName
    for m in design.modules do
      printModule m
    IO.println "\n-- Hierarchical IR successfully generated!"

elab "#synthesizeVerilogDesign" id:ident : command => do
  let declName ← Lean.Elab.Command.liftCoreM do
    Lean.resolveGlobalConstNoOverload id
  Lean.Elab.Command.liftTermElabM do
    let design ← synthesizeHierarchical declName
    runDesignDRC design
    let verilog := toVerilogDesign design
    IO.println verilog
    IO.println "\n-- Hierarchical Verilog successfully generated!"

elab "#writeVerilogDesign" id:ident str:str : command => do
  let declName ← Lean.Elab.Command.liftCoreM do
    Lean.resolveGlobalConstNoOverload id
  Lean.Elab.Command.liftTermElabM do
    let design ← synthesizeHierarchical declName
    runDesignDRC design
    let verilog := toVerilogDesign design
    let path := str.getString
    if let some dir := (System.FilePath.mk path).parent then
      IO.FS.createDirAll dir
    IO.FS.writeFile path verilog
    IO.println s!"Written {design.modules.length} modules to {path}"

elab "#writeCppSimDesign" id:ident str:str : command => do
  let declName ← Lean.Elab.Command.liftCoreM do
    Lean.resolveGlobalConstNoOverload id
  Lean.Elab.Command.liftTermElabM do
    let design ← synthesizeHierarchical declName
    let optimized := Sparkle.IR.Optimize.optimizeDesign design
    let cpp := Sparkle.Backend.CppSim.toCppSimDesign optimized
    let path := str.getString
    if let some dir := (System.FilePath.mk path).parent then
      IO.FS.createDirAll dir
    IO.FS.writeFile path cpp
    IO.println s!"Written C++ simulation ({optimized.modules.length} modules) to {path}"

/-- Evaluate an Array String constant at elaboration time -/
private unsafe def evalStringArrayImpl (name : Name) : TermElabM (Array String) :=
  Lean.Meta.evalExpr (Array String)
    (mkApp (mkConst ``Array [.zero]) (mkConst ``String []))
    (mkConst name [])

@[implemented_by evalStringArrayImpl]
private opaque evalStringArray (name : Name) : TermElabM (Array String)

/-- Core implementation for #writeDesign -/
private def writeDesignCore (declName : Name) (svPath cppPath : String)
    (observableWires : Option (List String)) : TermElabM Unit := do
  let design ← synthesizeHierarchical declName
  runDesignDRC design
  -- Ensure output directories exist
  if let some svDir := (System.FilePath.mk svPath).parent then
    IO.FS.createDirAll svDir
  if let some cppDir := (System.FilePath.mk cppPath).parent then
    IO.FS.createDirAll cppDir
  -- Verilog (unoptimized)
  let verilog := toVerilogDesign design
  IO.FS.writeFile svPath verilog
  IO.println s!"Written {design.modules.length} modules to {svPath}"
  -- CppSim (optimized, no observableWires — keep all _gen_ as members for header)
  let optimized := Sparkle.IR.Optimize.optimizeDesign design
  let cpp := Sparkle.Backend.CppSim.toCppSimDesign optimized
  IO.FS.writeFile cppPath cpp
  IO.println s!"Written C++ simulation ({optimized.modules.length} modules) to {cppPath}"
  -- JIT wrapper (optimized with observableWires — demote non-observable to locals)
  let jitOptimized := Sparkle.IR.Optimize.optimizeDesign design observableWires
  let jitCpp := Sparkle.Backend.CppSim.toCppSimJIT jitOptimized observableWires
  let jitPath := cppPath.replace "_cppsim.h" "_jit.cpp"
  IO.FS.writeFile jitPath jitCpp
  IO.println s!"Written JIT wrapper to {jitPath}"

/-- Combined command: synthesize once, emit both Verilog and optimized C++ simulation -/
elab "#writeDesign" id:ident svPath:str cppPath:str : command => do
  let declName ← Lean.Elab.Command.liftCoreM do
    Lean.resolveGlobalConstNoOverload id
  Lean.Elab.Command.liftTermElabM do
    writeDesignCore declName svPath.getString cppPath.getString none

/-- Combined command with observable wires: emit both Verilog and optimized C++ simulation,
    with JIT code restricted to only the specified observable wires -/
elab "#writeDesign" id:ident svPath:str cppPath:str wiresId:ident : command => do
  let declName ← Lean.Elab.Command.liftCoreM do
    Lean.resolveGlobalConstNoOverload id
  Lean.Elab.Command.liftTermElabM do
    let wiresName ← Lean.resolveGlobalConstNoOverload wiresId
    let wiresArr ← evalStringArray wiresName
    writeDesignCore declName svPath.getString cppPath.getString (some wiresArr.toList)

/-- Helper: elaborate a string as a Lean command -/
private def elabSimStr (s : String) : CommandElabM Unit := do
  match Parser.runParserCategory (← getEnv) `command s with
  | .error err => throwError "#sim parse error:\n{err}\n\nSource:\n{s}"
  | .ok stx => elabCommand stx

/-- Names treated as clock/reset (excluded from SimInput) -/
private def isSimClkRst (name : String) : Bool :=
  ["clk", "clock", "CLK", "rst", "reset", "RST", "rst_n", "resetn", "RESETN"].any (· == name)
  || name.endsWith "_clk" || name.endsWith "_rst"

/-- Sanitize a name to valid Lean identifier -/
private def simLeanIdent (s : String) : String :=
  s.map fun c => if c.isAlphanum || c == '_' then c else '_'

/-- #sim — Generate typed JIT simulator from a Signal DSL definition.

    Usage:
      def counter : Signal Domain (BitVec 8) := ...
      #sim counter

    Generates:
      counter.Sim.SimInput, SimOutput, Simulator, load, jitCppPath
-/
elab "#sim" id:ident : command => do
  let declName ← Lean.Elab.Command.liftCoreM do
    Lean.resolveGlobalConstNoOverload id
  -- Phase 1: Synthesize + generate JIT C++ AND Verilog .sv (in TermElabM)
  let (ns, jitPath, svPath, topName, userInputs, outputs) ← Lean.Elab.Command.liftTermElabM do
    let design ← synthesizeHierarchical declName
    let optimized := Sparkle.IR.Optimize.optimizeDesign design
    let jitCpp := Sparkle.Backend.CppSim.toCppSimJIT optimized
    let verilog := Sparkle.Backend.Verilog.toVerilogDesign optimized
    let ns := simLeanIdent (toString declName.components.getLast!)
    let jitPath := s!".lake/build/gen/sim/{ns}_jit.cpp"
    let svPath  := s!".lake/build/gen/sim/{ns}.sv"
    try
      IO.FS.createDirAll ".lake/build/gen/sim"
      IO.FS.writeFile jitPath jitCpp
      IO.FS.writeFile svPath  verilog
    catch _ => pure ()
    let m ← match optimized.modules.head? with
      | some m => pure m
      | none => throwError "#sim: no module in design"
    let userInputs := m.inputs.filter fun p => !isSimClkRst p.name
    let outputs := m.outputs
    pure (ns, jitPath, svPath, m.name, userInputs, outputs)
  -- Phase 2: Generate typed wrappers (in CommandElabM)
  let lb := "{"
  let rb := "}"
  elabSimStr s!"namespace {ns}.Sim"
  elabSimStr "open Sparkle.Core.JIT"
  elabSimStr s!"def jitCppPath : String := \"{jitPath}\""
  if userInputs.isEmpty then
    elabSimStr "structure SimInput where\n  deriving Repr, BEq, Inhabited"
  else
    let fields := String.intercalate "\n" <|
      userInputs.map fun p => s!"  {simLeanIdent p.name} : BitVec {p.ty.bitWidth}"
    elabSimStr s!"structure SimInput where\n{fields}\n  deriving Repr, BEq, Inhabited"
  if outputs.isEmpty then
    elabSimStr "structure SimOutput where\n  deriving Repr, BEq, Inhabited"
  else
    let fields := String.intercalate "\n" <|
      outputs.map fun p => s!"  {simLeanIdent p.name} : BitVec {p.ty.bitWidth}"
    elabSimStr s!"structure SimOutput where\n{fields}\n  deriving Repr, BEq, Inhabited"
  elabSimStr "structure Simulator where\n  handle : JITHandle"
  let inputsIdx := (List.range userInputs.length).zip userInputs
  let setCalls := inputsIdx.map fun (idx, p) =>
    s!"  JIT.setInput sim.handle {idx} i.{simLeanIdent p.name}.toNat.toUInt64"
  let stepBody := String.intercalate "\n" setCalls
  elabSimStr s!"def Simulator.step (sim : Simulator) (i : SimInput) : IO Unit := do\n{stepBody}\n  JIT.evalTick sim.handle"
  let outputsIdx := (List.range outputs.length).zip outputs
  let readLines := outputsIdx.map fun (idx, p) =>
    s!"  let v{idx} ← JIT.getOutput sim.handle {idx}\n  let {simLeanIdent p.name} := BitVec.ofNat {p.ty.bitWidth} v{idx}.toNat"
  let readBody := String.intercalate "\n" readLines
  let readReturn := String.intercalate ", " <| outputs.map fun p => simLeanIdent p.name
  elabSimStr s!"def Simulator.read (sim : Simulator) : IO SimOutput := do\n{readBody}\n  pure {lb} {readReturn} {rb}"
  elabSimStr "def Simulator.reset (sim : Simulator) : IO Unit :=\n  JIT.reset sim.handle"
  elabSimStr "def Simulator.destroy (sim : Simulator) : IO Unit :=\n  JIT.destroy sim.handle"
  elabSimStr s!"def load : IO Simulator := do\n  let h ← JIT.compileAndLoad jitCppPath\n  pure {lb} handle := h {rb}"
  -- Opt the generated wrapper into the unified `Sparkle.Core.Sim.Sim`
  -- typeclass so call-sites can write `sim.step inp` / `sim.read`
  -- against any backend (pure-Lean / JIT / Verilator) without
  -- knowing which one produced `sim`.
  elabSimStr <|
    "instance : Sparkle.Core.Sim.Sim Simulator SimInput SimOutput where\n" ++
    "  reset   := Simulator.reset\n" ++
    "  step    := Simulator.step\n" ++
    "  read    := Simulator.read\n" ++
    "  destroy := Simulator.destroy"
  -- Verilator backend.  Reuses the same `Simulator` shape because
  -- the Verilator wrapper exposes the JIT C ABI; only `load`
  -- differs (it builds a `.so` from the `.sv` instead of from
  -- the JIT `.cpp`).
  elabSimStr s!"def svPath : String := \"{svPath}\""
  elabSimStr s!"def topModuleName : String := \"{topName}\""
  let portSpec (p : Sparkle.IR.AST.Port) : String :=
    "{ name := \"" ++ p.name ++ "\", width := " ++ toString p.ty.bitWidth ++ " : Sparkle.Core.Sim.Verilator.PortSpec }"
  let inputPortSpecs := String.intercalate ", " (userInputs.map portSpec)
  let outputPortSpecs := String.intercalate ", " (outputs.map portSpec)
  elabSimStr <|
    "def loadVerilator : IO Sparkle.Core.Sim.Verilator.Simulator :=\n" ++
    "  Sparkle.Core.Sim.Verilator.of svPath topModuleName\n" ++
    "    [" ++ inputPortSpecs ++ "]\n" ++
    "    [" ++ outputPortSpecs ++ "]"
  elabSimStr s!"end {ns}.Sim"

end Sparkle.Compiler.Elab
