# compile verilog/system verilog design source files
verilog xil_defaultlib  "adc_trig_testbench_time_synth.v"
verilog xil_defaultlib  "../../../../xadc_triger.srcs/sim_1/new/testbench.v"

# Do not sort compile order
nosort
