# vsim "+dumpports+nocollapse" -nowlfcollapse -quiet "+firmware=/home/thesis/luca.fiore/Repos/core-v-verif//cv32/tests/programs/custom_FT/out/hello-world.hex" "+dumpports+nocollapse" -c tb_top_vopt -do "../../questa/vsim_save_data_in.tcl" 
# Start time: 19:43:22 on Jan 20,2021
# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (64) for port 'irq_i'. The port definition is at: /home/thesis/luca.fiore/Repos/core-v-verif/core-v-cores/cv32e40p_ft/rtl/cv32e40p_core.sv(92).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i File: /home/thesis/luca.fiore/Repos/core-v-verif/cv32/tb/core/cv32e40p_tb_wrapper.sv Line: 77
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (6) for port 'irq_id_o'. The port definition is at: /home/thesis/luca.fiore/Repos/core-v-verif/core-v-cores/cv32e40p_ft/rtl/cv32e40p_core.sv(94).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i File: /home/thesis/luca.fiore/Repos/core-v-verif/cv32/tb/core/cv32e40p_tb_wrapper.sv Line: 77
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (34) for port 'instr_addr_i'. The port definition is at: /home/thesis/luca.fiore/Repos/core-v-verif/cv32/tb/core/mm_ram.sv(36).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/cv32e40p_tb_wrapper_i/ram_i File: /home/thesis/luca.fiore/Repos/core-v-verif/cv32/tb/core/cv32e40p_tb_wrapper.sv Line: 136
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'irq_o'. The port definition is at: /home/thesis/luca.fiore/Repos/core-v-verif/cv32/tb/core/mm_ram.sv(52).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/cv32e40p_tb_wrapper_i/ram_i File: /home/thesis/luca.fiore/Repos/core-v-verif/cv32/tb/core/cv32e40p_tb_wrapper.sv Line: 136
# do ../../questa/vsim_save_data_in.tcl
# /home/thesis/luca.fiore/Repos/core-v-verif
# tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i
# gold_ft_ex_stage_hello_world
# ex_stage
# /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/sel_bypass_mult_ex_i /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/regfile_alu_we_i /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/mhpm_wdata_ft_i /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/apu_waddr_ex_voted_i /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/lsu_err_i /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_operand_c_i /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/mult_imm_i /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/apu_op_i /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/sel_mux_only_two_mult_i /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/sel_mux_ex_i /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/mult_operand_a_i /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/apu_flags_i /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_vec_mode_i /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/lsu_ready_ex_i /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/mult_en_i /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/bmask_a_i /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/rst_n /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/regfile_alu_we_ex_voted_i /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/apu_waddr_i /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/is_decoding_i /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/apu_operands_i /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/apu_read_regs_i /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/apu_master_gnt_i /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/clk /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_is_subrot_i /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/regfile_waddr_ex_voted_i /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/regfile_alu_waddr_ex_voted_i /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_operator_i /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/apu_operands_ex_voted_i /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/mult_dot_op_a_i /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/branch_in_ex_i /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/regfile_alu_waddr_i /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/mult_dot_signed_i /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/apu_lat_ex_voted_i /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/csr_rdata_i /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/mult_operand_b_i /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/mult_is_clpx_i /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/wb_ready_i /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/regfile_waddr_i /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/bmask_b_i /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/apu_master_result_i /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/apu_op_ex_voted_i /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/regfile_we_i /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/clock_enable_i /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_operand_a_i /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_en_i /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/apu_en_ex_voted_i /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/mult_clpx_shift_i /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/mhpm_we_ft_i /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/regfile_we_ex_voted_i /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/lsu_en_voted_i /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/mult_dot_op_b_i /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/apu_en_i /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/apu_master_valid_i /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/only_two_mult_i /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/mult_operand_c_i /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/fpu_prec_i /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/mhpm_addr_ft_i /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/apu_lat_i /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/lsu_en_i /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/apu_write_regs_valid_i /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/sel_mux_only_two_alu_i /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/mhpm_re_ft_i /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/branch_in_ex_voted_i /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/csr_access_i /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/mult_sel_subword_i /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_is_clpx_i /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_operand_b_i /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/only_two_alu_i /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/csr_access_ex_voted_i /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/mult_signed_mode_i /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/lsu_rdata_i /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/imm_vec_ext_i /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/mult_dot_op_c_i /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/apu_read_regs_valid_i /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/apu_write_regs_i /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/sel_bypass_alu_ex_i /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/mult_clpx_img_i /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_clpx_shift_i /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/mult_operator_i /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/ex_stage_i/alu_en_ex_voted_i
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(216) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# ** Warning: (vsim-8315) No condition is true in the unique/priority if/case statement.
#    Time: 0 ns  Iteration: 0  Process: /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/load_store_unit_i/#ALWAYS#471 File: /home/thesis/luca.fiore/Repos/core-v-verif/core-v-cores/cv32e40p_ft/rtl/cv32e40p_load_store_unit.sv Line: 472
# ** Warning: (vsim-8315) No condition is true in the unique/priority if/case statement.
#    Time: 0 ns  Iteration: 0  Process: /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/#ALWAYS#993 File: /home/thesis/luca.fiore/Repos/core-v-verif/core-v-cores/cv32e40p_ft/rtl/cv32e40p_id_stage.sv Line: 994
# ** Warning: (vsim-8315) No condition is true in the unique/priority if/case statement.
#    Time: 0 ns  Iteration: 0  Process: /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/#ALWAYS#983 File: /home/thesis/luca.fiore/Repos/core-v-verif/core-v-cores/cv32e40p_ft/rtl/cv32e40p_id_stage.sv Line: 984
# ** Warning: (vsim-8315) No condition is true in the unique/priority if/case statement.
#    Time: 0 ns  Iteration: 0  Process: /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/#ALWAYS#977 File: /home/thesis/luca.fiore/Repos/core-v-verif/core-v-cores/cv32e40p_ft/rtl/cv32e40p_id_stage.sv Line: 978
# ** Warning: (vsim-8315) No condition is true in the unique/priority if/case statement.
#    Time: 0 ns  Iteration: 0  Process: /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/#ALWAYS#968 File: /home/thesis/luca.fiore/Repos/core-v-verif/core-v-cores/cv32e40p_ft/rtl/cv32e40p_id_stage.sv Line: 969
# ** Warning: (vsim-8315) No condition is true in the unique/priority if/case statement.
#    Time: 0 ns  Iteration: 0  Process: /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/#ALWAYS#962 File: /home/thesis/luca.fiore/Repos/core-v-verif/core-v-cores/cv32e40p_ft/rtl/cv32e40p_id_stage.sv Line: 963
# ** Warning: (vsim-8315) No condition is true in the unique/priority if/case statement.
#    Time: 0 ns  Iteration: 0  Process: /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/#ALWAYS#826(immediate_a_mux) File: /home/thesis/luca.fiore/Repos/core-v-verif/core-v-cores/cv32e40p_ft/rtl/cv32e40p_id_stage.sv Line: 827
# ** Warning: (vsim-8315) No condition is true in the unique/priority if/case statement.
#    Time: 0 ns  Iteration: 0  Process: /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/#ALWAYS#741 File: /home/thesis/luca.fiore/Repos/core-v-verif/core-v-cores/cv32e40p_ft/rtl/cv32e40p_id_stage.sv Line: 742
# ** Warning: (vsim-8315) No condition is true in the unique/priority if/case statement.
#    Time: 0 ns  Iteration: 2  Process: /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/load_store_unit_i/#ALWAYS#471 File: /home/thesis/luca.fiore/Repos/core-v-verif/core-v-cores/cv32e40p_ft/rtl/cv32e40p_load_store_unit.sv Line: 472
# ** Warning: (vsim-8315) No condition is true in the unique/priority if/case statement.
#    Time: 0 ns  Iteration: 4  Process: /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/load_store_unit_i/#ALWAYS#471 File: /home/thesis/luca.fiore/Repos/core-v-verif/core-v-cores/cv32e40p_ft/rtl/cv32e40p_load_store_unit.sv Line: 472
# UVM_INFO @ 1ns: reporter [RNDSTALL] INSTR stall enable: 0
# UVM_INFO @ 1ns: reporter [RNDSTALL] INSTR stall mode:   0
# UVM_INFO @ 1ns: reporter [RNDSTALL] INSTR stall gnt:    0
# UVM_INFO @ 1ns: reporter [RNDSTALL] INSTR stall valid:  0
# UVM_INFO @ 1ns: reporter [RNDSTALL] INSTR stall max:    0
# UVM_INFO @ 1ns: reporter [RNDSTALL] DATA stall enable:  0
# UVM_INFO @ 1ns: reporter [RNDSTALL] DATA stall mode:    0
# UVM_INFO @ 1ns: reporter [RNDSTALL] DATA stall gnt:     0
# UVM_INFO @ 1ns: reporter [RNDSTALL] DATA stall valid:   0
# UVM_INFO @ 1ns: reporter [RNDSTALL] DATA stall max:     0
# Unimplemented system call called!
# 
# HELLO WORLD!!!
# This is the OpenHW Group CV32E40P CORE-V processor core.
# CV32E40P is a RISC-V ISA compliant core with the following attributes:
# 	misa      = 0x40801104
# 	XLEN is 32-bits
# 	Supported Instructions: XMIC
# 	This machine supports non-standard instructions.
# 
# EXIT SUCCESS
# ** Note: $finish    : /home/thesis/luca.fiore/Repos/core-v-verif/cv32/tb/core/tb_top.sv(177)
#    Time: 156030 ns  Iteration: 1  Instance: /tb_top
# End time: 19:43:25 on Jan 20,2021, Elapsed time: 0:00:03
# Errors: 0, Warnings: 14
