$date
	Mon May  4 22:03:25 2015
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module alu_test $end
$var wire 1 ! c0 $end
$var wire 1 " c1 $end
$var wire 1 # c2 $end
$var wire 1 $ c3 $end
$var reg 1 % a0 $end
$var reg 1 & a1 $end
$var reg 1 ' b0 $end
$var reg 1 ( b1 $end
$var reg 3 ) o [2:0] $end
$scope module uut $end
$var wire 1 * a0 $end
$var wire 1 + a1 $end
$var wire 1 , b0 $end
$var wire 1 - b1 $end
$var wire 1 ! c0 $end
$var wire 1 " c1 $end
$var wire 1 . cout $end
$var wire 1 / cout2 $end
$var wire 1 0 o1 $end
$var wire 1 1 o2 $end
$var wire 1 2 o3 $end
$var reg 1 3 c2 $end
$var reg 1 4 c3 $end
$scope module ha1 $end
$var wire 1 * a $end
$var wire 1 , b $end
$var wire 1 5 cin $end
$var wire 1 0 o1 $end
$var wire 1 1 o2 $end
$var wire 1 2 o3 $end
$var reg 1 6 c $end
$var reg 1 7 cout $end
$upscope $end
$scope module ha2 $end
$var wire 1 + a $end
$var wire 1 - b $end
$var wire 1 . cin $end
$var wire 1 0 o1 $end
$var wire 1 1 o2 $end
$var wire 1 2 o3 $end
$var reg 1 8 c $end
$var reg 1 9 cout $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
09
08
07
06
05
04
03
02
01
00
0/
0.
0-
1,
0+
0*
b0 )
0(
1'
0&
0%
0$
0#
0"
0!
$end
#10
13
1#
16
1!
19
1/
10
11
12
1&
1+
1(
1-
b111 )
#610
