
008Queue.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008140  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000400  080082d0  080082d0  000182d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080086d0  080086d0  0002008c  2**0
                  CONTENTS
  4 .ARM          00000008  080086d0  080086d0  000186d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080086d8  080086d8  0002008c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080086d8  080086d8  000186d8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080086dc  080086dc  000186dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000008c  20000000  080086e0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0002008c  2**0
                  CONTENTS
 10 .bss          00012f14  2000008c  2000008c  0002008c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20012fa0  20012fa0  0002008c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0002008c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00016fe4  00000000  00000000  000200bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000036e7  00000000  00000000  000370a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000013b8  00000000  00000000  0003a788  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001250  00000000  00000000  0003bb40  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00024a16  00000000  00000000  0003cd90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00018a8f  00000000  00000000  000617a6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000da95a  00000000  00000000  0007a235  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  00154b8f  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005554  00000000  00000000  00154be0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000008c 	.word	0x2000008c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080082b8 	.word	0x080082b8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000090 	.word	0x20000090
 80001cc:	080082b8 	.word	0x080082b8

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr

080001e4 <strlen>:
 80001e4:	4603      	mov	r3, r0
 80001e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ea:	2a00      	cmp	r2, #0
 80001ec:	d1fb      	bne.n	80001e6 <strlen+0x2>
 80001ee:	1a18      	subs	r0, r3, r0
 80001f0:	3801      	subs	r0, #1
 80001f2:	4770      	bx	lr
	...

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_uldivmod>:
 80002a0:	b953      	cbnz	r3, 80002b8 <__aeabi_uldivmod+0x18>
 80002a2:	b94a      	cbnz	r2, 80002b8 <__aeabi_uldivmod+0x18>
 80002a4:	2900      	cmp	r1, #0
 80002a6:	bf08      	it	eq
 80002a8:	2800      	cmpeq	r0, #0
 80002aa:	bf1c      	itt	ne
 80002ac:	f04f 31ff 	movne.w	r1, #4294967295
 80002b0:	f04f 30ff 	movne.w	r0, #4294967295
 80002b4:	f000 b974 	b.w	80005a0 <__aeabi_idiv0>
 80002b8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002bc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002c0:	f000 f806 	bl	80002d0 <__udivmoddi4>
 80002c4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002cc:	b004      	add	sp, #16
 80002ce:	4770      	bx	lr

080002d0 <__udivmoddi4>:
 80002d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002d4:	9d08      	ldr	r5, [sp, #32]
 80002d6:	4604      	mov	r4, r0
 80002d8:	468e      	mov	lr, r1
 80002da:	2b00      	cmp	r3, #0
 80002dc:	d14d      	bne.n	800037a <__udivmoddi4+0xaa>
 80002de:	428a      	cmp	r2, r1
 80002e0:	4694      	mov	ip, r2
 80002e2:	d969      	bls.n	80003b8 <__udivmoddi4+0xe8>
 80002e4:	fab2 f282 	clz	r2, r2
 80002e8:	b152      	cbz	r2, 8000300 <__udivmoddi4+0x30>
 80002ea:	fa01 f302 	lsl.w	r3, r1, r2
 80002ee:	f1c2 0120 	rsb	r1, r2, #32
 80002f2:	fa20 f101 	lsr.w	r1, r0, r1
 80002f6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002fa:	ea41 0e03 	orr.w	lr, r1, r3
 80002fe:	4094      	lsls	r4, r2
 8000300:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000304:	0c21      	lsrs	r1, r4, #16
 8000306:	fbbe f6f8 	udiv	r6, lr, r8
 800030a:	fa1f f78c 	uxth.w	r7, ip
 800030e:	fb08 e316 	mls	r3, r8, r6, lr
 8000312:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000316:	fb06 f107 	mul.w	r1, r6, r7
 800031a:	4299      	cmp	r1, r3
 800031c:	d90a      	bls.n	8000334 <__udivmoddi4+0x64>
 800031e:	eb1c 0303 	adds.w	r3, ip, r3
 8000322:	f106 30ff 	add.w	r0, r6, #4294967295
 8000326:	f080 811f 	bcs.w	8000568 <__udivmoddi4+0x298>
 800032a:	4299      	cmp	r1, r3
 800032c:	f240 811c 	bls.w	8000568 <__udivmoddi4+0x298>
 8000330:	3e02      	subs	r6, #2
 8000332:	4463      	add	r3, ip
 8000334:	1a5b      	subs	r3, r3, r1
 8000336:	b2a4      	uxth	r4, r4
 8000338:	fbb3 f0f8 	udiv	r0, r3, r8
 800033c:	fb08 3310 	mls	r3, r8, r0, r3
 8000340:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000344:	fb00 f707 	mul.w	r7, r0, r7
 8000348:	42a7      	cmp	r7, r4
 800034a:	d90a      	bls.n	8000362 <__udivmoddi4+0x92>
 800034c:	eb1c 0404 	adds.w	r4, ip, r4
 8000350:	f100 33ff 	add.w	r3, r0, #4294967295
 8000354:	f080 810a 	bcs.w	800056c <__udivmoddi4+0x29c>
 8000358:	42a7      	cmp	r7, r4
 800035a:	f240 8107 	bls.w	800056c <__udivmoddi4+0x29c>
 800035e:	4464      	add	r4, ip
 8000360:	3802      	subs	r0, #2
 8000362:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000366:	1be4      	subs	r4, r4, r7
 8000368:	2600      	movs	r6, #0
 800036a:	b11d      	cbz	r5, 8000374 <__udivmoddi4+0xa4>
 800036c:	40d4      	lsrs	r4, r2
 800036e:	2300      	movs	r3, #0
 8000370:	e9c5 4300 	strd	r4, r3, [r5]
 8000374:	4631      	mov	r1, r6
 8000376:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800037a:	428b      	cmp	r3, r1
 800037c:	d909      	bls.n	8000392 <__udivmoddi4+0xc2>
 800037e:	2d00      	cmp	r5, #0
 8000380:	f000 80ef 	beq.w	8000562 <__udivmoddi4+0x292>
 8000384:	2600      	movs	r6, #0
 8000386:	e9c5 0100 	strd	r0, r1, [r5]
 800038a:	4630      	mov	r0, r6
 800038c:	4631      	mov	r1, r6
 800038e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000392:	fab3 f683 	clz	r6, r3
 8000396:	2e00      	cmp	r6, #0
 8000398:	d14a      	bne.n	8000430 <__udivmoddi4+0x160>
 800039a:	428b      	cmp	r3, r1
 800039c:	d302      	bcc.n	80003a4 <__udivmoddi4+0xd4>
 800039e:	4282      	cmp	r2, r0
 80003a0:	f200 80f9 	bhi.w	8000596 <__udivmoddi4+0x2c6>
 80003a4:	1a84      	subs	r4, r0, r2
 80003a6:	eb61 0303 	sbc.w	r3, r1, r3
 80003aa:	2001      	movs	r0, #1
 80003ac:	469e      	mov	lr, r3
 80003ae:	2d00      	cmp	r5, #0
 80003b0:	d0e0      	beq.n	8000374 <__udivmoddi4+0xa4>
 80003b2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003b6:	e7dd      	b.n	8000374 <__udivmoddi4+0xa4>
 80003b8:	b902      	cbnz	r2, 80003bc <__udivmoddi4+0xec>
 80003ba:	deff      	udf	#255	; 0xff
 80003bc:	fab2 f282 	clz	r2, r2
 80003c0:	2a00      	cmp	r2, #0
 80003c2:	f040 8092 	bne.w	80004ea <__udivmoddi4+0x21a>
 80003c6:	eba1 010c 	sub.w	r1, r1, ip
 80003ca:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003ce:	fa1f fe8c 	uxth.w	lr, ip
 80003d2:	2601      	movs	r6, #1
 80003d4:	0c20      	lsrs	r0, r4, #16
 80003d6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003da:	fb07 1113 	mls	r1, r7, r3, r1
 80003de:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003e2:	fb0e f003 	mul.w	r0, lr, r3
 80003e6:	4288      	cmp	r0, r1
 80003e8:	d908      	bls.n	80003fc <__udivmoddi4+0x12c>
 80003ea:	eb1c 0101 	adds.w	r1, ip, r1
 80003ee:	f103 38ff 	add.w	r8, r3, #4294967295
 80003f2:	d202      	bcs.n	80003fa <__udivmoddi4+0x12a>
 80003f4:	4288      	cmp	r0, r1
 80003f6:	f200 80cb 	bhi.w	8000590 <__udivmoddi4+0x2c0>
 80003fa:	4643      	mov	r3, r8
 80003fc:	1a09      	subs	r1, r1, r0
 80003fe:	b2a4      	uxth	r4, r4
 8000400:	fbb1 f0f7 	udiv	r0, r1, r7
 8000404:	fb07 1110 	mls	r1, r7, r0, r1
 8000408:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800040c:	fb0e fe00 	mul.w	lr, lr, r0
 8000410:	45a6      	cmp	lr, r4
 8000412:	d908      	bls.n	8000426 <__udivmoddi4+0x156>
 8000414:	eb1c 0404 	adds.w	r4, ip, r4
 8000418:	f100 31ff 	add.w	r1, r0, #4294967295
 800041c:	d202      	bcs.n	8000424 <__udivmoddi4+0x154>
 800041e:	45a6      	cmp	lr, r4
 8000420:	f200 80bb 	bhi.w	800059a <__udivmoddi4+0x2ca>
 8000424:	4608      	mov	r0, r1
 8000426:	eba4 040e 	sub.w	r4, r4, lr
 800042a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800042e:	e79c      	b.n	800036a <__udivmoddi4+0x9a>
 8000430:	f1c6 0720 	rsb	r7, r6, #32
 8000434:	40b3      	lsls	r3, r6
 8000436:	fa22 fc07 	lsr.w	ip, r2, r7
 800043a:	ea4c 0c03 	orr.w	ip, ip, r3
 800043e:	fa20 f407 	lsr.w	r4, r0, r7
 8000442:	fa01 f306 	lsl.w	r3, r1, r6
 8000446:	431c      	orrs	r4, r3
 8000448:	40f9      	lsrs	r1, r7
 800044a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800044e:	fa00 f306 	lsl.w	r3, r0, r6
 8000452:	fbb1 f8f9 	udiv	r8, r1, r9
 8000456:	0c20      	lsrs	r0, r4, #16
 8000458:	fa1f fe8c 	uxth.w	lr, ip
 800045c:	fb09 1118 	mls	r1, r9, r8, r1
 8000460:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000464:	fb08 f00e 	mul.w	r0, r8, lr
 8000468:	4288      	cmp	r0, r1
 800046a:	fa02 f206 	lsl.w	r2, r2, r6
 800046e:	d90b      	bls.n	8000488 <__udivmoddi4+0x1b8>
 8000470:	eb1c 0101 	adds.w	r1, ip, r1
 8000474:	f108 3aff 	add.w	sl, r8, #4294967295
 8000478:	f080 8088 	bcs.w	800058c <__udivmoddi4+0x2bc>
 800047c:	4288      	cmp	r0, r1
 800047e:	f240 8085 	bls.w	800058c <__udivmoddi4+0x2bc>
 8000482:	f1a8 0802 	sub.w	r8, r8, #2
 8000486:	4461      	add	r1, ip
 8000488:	1a09      	subs	r1, r1, r0
 800048a:	b2a4      	uxth	r4, r4
 800048c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000490:	fb09 1110 	mls	r1, r9, r0, r1
 8000494:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000498:	fb00 fe0e 	mul.w	lr, r0, lr
 800049c:	458e      	cmp	lr, r1
 800049e:	d908      	bls.n	80004b2 <__udivmoddi4+0x1e2>
 80004a0:	eb1c 0101 	adds.w	r1, ip, r1
 80004a4:	f100 34ff 	add.w	r4, r0, #4294967295
 80004a8:	d26c      	bcs.n	8000584 <__udivmoddi4+0x2b4>
 80004aa:	458e      	cmp	lr, r1
 80004ac:	d96a      	bls.n	8000584 <__udivmoddi4+0x2b4>
 80004ae:	3802      	subs	r0, #2
 80004b0:	4461      	add	r1, ip
 80004b2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004b6:	fba0 9402 	umull	r9, r4, r0, r2
 80004ba:	eba1 010e 	sub.w	r1, r1, lr
 80004be:	42a1      	cmp	r1, r4
 80004c0:	46c8      	mov	r8, r9
 80004c2:	46a6      	mov	lr, r4
 80004c4:	d356      	bcc.n	8000574 <__udivmoddi4+0x2a4>
 80004c6:	d053      	beq.n	8000570 <__udivmoddi4+0x2a0>
 80004c8:	b15d      	cbz	r5, 80004e2 <__udivmoddi4+0x212>
 80004ca:	ebb3 0208 	subs.w	r2, r3, r8
 80004ce:	eb61 010e 	sbc.w	r1, r1, lr
 80004d2:	fa01 f707 	lsl.w	r7, r1, r7
 80004d6:	fa22 f306 	lsr.w	r3, r2, r6
 80004da:	40f1      	lsrs	r1, r6
 80004dc:	431f      	orrs	r7, r3
 80004de:	e9c5 7100 	strd	r7, r1, [r5]
 80004e2:	2600      	movs	r6, #0
 80004e4:	4631      	mov	r1, r6
 80004e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ea:	f1c2 0320 	rsb	r3, r2, #32
 80004ee:	40d8      	lsrs	r0, r3
 80004f0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004f4:	fa21 f303 	lsr.w	r3, r1, r3
 80004f8:	4091      	lsls	r1, r2
 80004fa:	4301      	orrs	r1, r0
 80004fc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000500:	fa1f fe8c 	uxth.w	lr, ip
 8000504:	fbb3 f0f7 	udiv	r0, r3, r7
 8000508:	fb07 3610 	mls	r6, r7, r0, r3
 800050c:	0c0b      	lsrs	r3, r1, #16
 800050e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000512:	fb00 f60e 	mul.w	r6, r0, lr
 8000516:	429e      	cmp	r6, r3
 8000518:	fa04 f402 	lsl.w	r4, r4, r2
 800051c:	d908      	bls.n	8000530 <__udivmoddi4+0x260>
 800051e:	eb1c 0303 	adds.w	r3, ip, r3
 8000522:	f100 38ff 	add.w	r8, r0, #4294967295
 8000526:	d22f      	bcs.n	8000588 <__udivmoddi4+0x2b8>
 8000528:	429e      	cmp	r6, r3
 800052a:	d92d      	bls.n	8000588 <__udivmoddi4+0x2b8>
 800052c:	3802      	subs	r0, #2
 800052e:	4463      	add	r3, ip
 8000530:	1b9b      	subs	r3, r3, r6
 8000532:	b289      	uxth	r1, r1
 8000534:	fbb3 f6f7 	udiv	r6, r3, r7
 8000538:	fb07 3316 	mls	r3, r7, r6, r3
 800053c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000540:	fb06 f30e 	mul.w	r3, r6, lr
 8000544:	428b      	cmp	r3, r1
 8000546:	d908      	bls.n	800055a <__udivmoddi4+0x28a>
 8000548:	eb1c 0101 	adds.w	r1, ip, r1
 800054c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000550:	d216      	bcs.n	8000580 <__udivmoddi4+0x2b0>
 8000552:	428b      	cmp	r3, r1
 8000554:	d914      	bls.n	8000580 <__udivmoddi4+0x2b0>
 8000556:	3e02      	subs	r6, #2
 8000558:	4461      	add	r1, ip
 800055a:	1ac9      	subs	r1, r1, r3
 800055c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000560:	e738      	b.n	80003d4 <__udivmoddi4+0x104>
 8000562:	462e      	mov	r6, r5
 8000564:	4628      	mov	r0, r5
 8000566:	e705      	b.n	8000374 <__udivmoddi4+0xa4>
 8000568:	4606      	mov	r6, r0
 800056a:	e6e3      	b.n	8000334 <__udivmoddi4+0x64>
 800056c:	4618      	mov	r0, r3
 800056e:	e6f8      	b.n	8000362 <__udivmoddi4+0x92>
 8000570:	454b      	cmp	r3, r9
 8000572:	d2a9      	bcs.n	80004c8 <__udivmoddi4+0x1f8>
 8000574:	ebb9 0802 	subs.w	r8, r9, r2
 8000578:	eb64 0e0c 	sbc.w	lr, r4, ip
 800057c:	3801      	subs	r0, #1
 800057e:	e7a3      	b.n	80004c8 <__udivmoddi4+0x1f8>
 8000580:	4646      	mov	r6, r8
 8000582:	e7ea      	b.n	800055a <__udivmoddi4+0x28a>
 8000584:	4620      	mov	r0, r4
 8000586:	e794      	b.n	80004b2 <__udivmoddi4+0x1e2>
 8000588:	4640      	mov	r0, r8
 800058a:	e7d1      	b.n	8000530 <__udivmoddi4+0x260>
 800058c:	46d0      	mov	r8, sl
 800058e:	e77b      	b.n	8000488 <__udivmoddi4+0x1b8>
 8000590:	3b02      	subs	r3, #2
 8000592:	4461      	add	r1, ip
 8000594:	e732      	b.n	80003fc <__udivmoddi4+0x12c>
 8000596:	4630      	mov	r0, r6
 8000598:	e709      	b.n	80003ae <__udivmoddi4+0xde>
 800059a:	4464      	add	r4, ip
 800059c:	3802      	subs	r0, #2
 800059e:	e742      	b.n	8000426 <__udivmoddi4+0x156>

080005a0 <__aeabi_idiv0>:
 80005a0:	4770      	bx	lr
 80005a2:	bf00      	nop

080005a4 <led_effect_stop>:
 */

#include "main.h"

void led_effect_stop(void)
{
 80005a4:	b580      	push	{r7, lr}
 80005a6:	b084      	sub	sp, #16
 80005a8:	af02      	add	r7, sp, #8
	for(int i = 0; i < 4; i++)
 80005aa:	2300      	movs	r3, #0
 80005ac:	607b      	str	r3, [r7, #4]
 80005ae:	e00e      	b.n	80005ce <led_effect_stop+0x2a>
	{
		xTimerStop(handle_led_timer[i], portMAX_DELAY);
 80005b0:	4a0b      	ldr	r2, [pc, #44]	; (80005e0 <led_effect_stop+0x3c>)
 80005b2:	687b      	ldr	r3, [r7, #4]
 80005b4:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80005b8:	f04f 33ff 	mov.w	r3, #4294967295
 80005bc:	9300      	str	r3, [sp, #0]
 80005be:	2300      	movs	r3, #0
 80005c0:	2200      	movs	r2, #0
 80005c2:	2103      	movs	r1, #3
 80005c4:	f006 fa06 	bl	80069d4 <xTimerGenericCommand>
	for(int i = 0; i < 4; i++)
 80005c8:	687b      	ldr	r3, [r7, #4]
 80005ca:	3301      	adds	r3, #1
 80005cc:	607b      	str	r3, [r7, #4]
 80005ce:	687b      	ldr	r3, [r7, #4]
 80005d0:	2b03      	cmp	r3, #3
 80005d2:	dded      	ble.n	80005b0 <led_effect_stop+0xc>
	}
}
 80005d4:	bf00      	nop
 80005d6:	bf00      	nop
 80005d8:	3708      	adds	r7, #8
 80005da:	46bd      	mov	sp, r7
 80005dc:	bd80      	pop	{r7, pc}
 80005de:	bf00      	nop
 80005e0:	20000134 	.word	0x20000134

080005e4 <led_effect>:

void led_effect(int n)
{
 80005e4:	b590      	push	{r4, r7, lr}
 80005e6:	b085      	sub	sp, #20
 80005e8:	af02      	add	r7, sp, #8
 80005ea:	6078      	str	r0, [r7, #4]
	led_effect_stop();
 80005ec:	f7ff ffda 	bl	80005a4 <led_effect_stop>
	xTimerStart(handle_led_timer[n-1], portMAX_DELAY);
 80005f0:	687b      	ldr	r3, [r7, #4]
 80005f2:	3b01      	subs	r3, #1
 80005f4:	4a08      	ldr	r2, [pc, #32]	; (8000618 <led_effect+0x34>)
 80005f6:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80005fa:	f005 faed 	bl	8005bd8 <xTaskGetTickCount>
 80005fe:	4602      	mov	r2, r0
 8000600:	f04f 33ff 	mov.w	r3, #4294967295
 8000604:	9300      	str	r3, [sp, #0]
 8000606:	2300      	movs	r3, #0
 8000608:	2101      	movs	r1, #1
 800060a:	4620      	mov	r0, r4
 800060c:	f006 f9e2 	bl	80069d4 <xTimerGenericCommand>
}
 8000610:	bf00      	nop
 8000612:	370c      	adds	r7, #12
 8000614:	46bd      	mov	sp, r7
 8000616:	bd90      	pop	{r4, r7, pc}
 8000618:	20000134 	.word	0x20000134

0800061c <turn_off_all_leds>:

void turn_off_all_leds(void)
{
 800061c:	b580      	push	{r7, lr}
 800061e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 8000620:	2200      	movs	r2, #0
 8000622:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000626:	480b      	ldr	r0, [pc, #44]	; (8000654 <turn_off_all_leds+0x38>)
 8000628:	f001 fe42 	bl	80022b0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LD3_GPIO_Port, LD4_Pin, GPIO_PIN_RESET);
 800062c:	2200      	movs	r2, #0
 800062e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000632:	4808      	ldr	r0, [pc, #32]	; (8000654 <turn_off_all_leds+0x38>)
 8000634:	f001 fe3c 	bl	80022b0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LD3_GPIO_Port, LD5_Pin, GPIO_PIN_RESET);
 8000638:	2200      	movs	r2, #0
 800063a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800063e:	4805      	ldr	r0, [pc, #20]	; (8000654 <turn_off_all_leds+0x38>)
 8000640:	f001 fe36 	bl	80022b0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LD3_GPIO_Port, LD6_Pin, GPIO_PIN_RESET);
 8000644:	2200      	movs	r2, #0
 8000646:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800064a:	4802      	ldr	r0, [pc, #8]	; (8000654 <turn_off_all_leds+0x38>)
 800064c:	f001 fe30 	bl	80022b0 <HAL_GPIO_WritePin>
}
 8000650:	bf00      	nop
 8000652:	bd80      	pop	{r7, pc}
 8000654:	40020c00 	.word	0x40020c00

08000658 <turn_on_all_leds>:

void turn_on_all_leds(void)
{
 8000658:	b580      	push	{r7, lr}
 800065a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_SET);
 800065c:	2201      	movs	r2, #1
 800065e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000662:	480b      	ldr	r0, [pc, #44]	; (8000690 <turn_on_all_leds+0x38>)
 8000664:	f001 fe24 	bl	80022b0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LD3_GPIO_Port, LD4_Pin, GPIO_PIN_SET);
 8000668:	2201      	movs	r2, #1
 800066a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800066e:	4808      	ldr	r0, [pc, #32]	; (8000690 <turn_on_all_leds+0x38>)
 8000670:	f001 fe1e 	bl	80022b0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LD3_GPIO_Port, LD5_Pin, GPIO_PIN_SET);
 8000674:	2201      	movs	r2, #1
 8000676:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800067a:	4805      	ldr	r0, [pc, #20]	; (8000690 <turn_on_all_leds+0x38>)
 800067c:	f001 fe18 	bl	80022b0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LD3_GPIO_Port, LD6_Pin, GPIO_PIN_SET);
 8000680:	2201      	movs	r2, #1
 8000682:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000686:	4802      	ldr	r0, [pc, #8]	; (8000690 <turn_on_all_leds+0x38>)
 8000688:	f001 fe12 	bl	80022b0 <HAL_GPIO_WritePin>
}
 800068c:	bf00      	nop
 800068e:	bd80      	pop	{r7, pc}
 8000690:	40020c00 	.word	0x40020c00

08000694 <LED_effect1>:

void LED_effect1(void)
{
 8000694:	b580      	push	{r7, lr}
 8000696:	af00      	add	r7, sp, #0
	static int flag = 1;
	(flag ^= 1) ? turn_off_all_leds() : turn_on_all_leds();
 8000698:	4b08      	ldr	r3, [pc, #32]	; (80006bc <LED_effect1+0x28>)
 800069a:	681b      	ldr	r3, [r3, #0]
 800069c:	f083 0301 	eor.w	r3, r3, #1
 80006a0:	4a06      	ldr	r2, [pc, #24]	; (80006bc <LED_effect1+0x28>)
 80006a2:	6013      	str	r3, [r2, #0]
 80006a4:	4b05      	ldr	r3, [pc, #20]	; (80006bc <LED_effect1+0x28>)
 80006a6:	681b      	ldr	r3, [r3, #0]
 80006a8:	2b00      	cmp	r3, #0
 80006aa:	d002      	beq.n	80006b2 <LED_effect1+0x1e>
 80006ac:	f7ff ffb6 	bl	800061c <turn_off_all_leds>
}
 80006b0:	e001      	b.n	80006b6 <LED_effect1+0x22>
	(flag ^= 1) ? turn_off_all_leds() : turn_on_all_leds();
 80006b2:	f7ff ffd1 	bl	8000658 <turn_on_all_leds>
}
 80006b6:	bf00      	nop
 80006b8:	bd80      	pop	{r7, pc}
 80006ba:	bf00      	nop
 80006bc:	20000000 	.word	0x20000000

080006c0 <turn_on_even_leds>:

void turn_on_even_leds(void)
{
 80006c0:	b580      	push	{r7, lr}
 80006c2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 80006c4:	2200      	movs	r2, #0
 80006c6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80006ca:	480b      	ldr	r0, [pc, #44]	; (80006f8 <turn_on_even_leds+0x38>)
 80006cc:	f001 fdf0 	bl	80022b0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LD3_GPIO_Port, LD4_Pin, GPIO_PIN_SET);
 80006d0:	2201      	movs	r2, #1
 80006d2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80006d6:	4808      	ldr	r0, [pc, #32]	; (80006f8 <turn_on_even_leds+0x38>)
 80006d8:	f001 fdea 	bl	80022b0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LD3_GPIO_Port, LD5_Pin, GPIO_PIN_RESET);
 80006dc:	2200      	movs	r2, #0
 80006de:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80006e2:	4805      	ldr	r0, [pc, #20]	; (80006f8 <turn_on_even_leds+0x38>)
 80006e4:	f001 fde4 	bl	80022b0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LD3_GPIO_Port, LD6_Pin, GPIO_PIN_SET);
 80006e8:	2201      	movs	r2, #1
 80006ea:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80006ee:	4802      	ldr	r0, [pc, #8]	; (80006f8 <turn_on_even_leds+0x38>)
 80006f0:	f001 fdde 	bl	80022b0 <HAL_GPIO_WritePin>
}
 80006f4:	bf00      	nop
 80006f6:	bd80      	pop	{r7, pc}
 80006f8:	40020c00 	.word	0x40020c00

080006fc <turn_on_odd_leds>:

void turn_on_odd_leds(void)
{
 80006fc:	b580      	push	{r7, lr}
 80006fe:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_SET);
 8000700:	2201      	movs	r2, #1
 8000702:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000706:	480b      	ldr	r0, [pc, #44]	; (8000734 <turn_on_odd_leds+0x38>)
 8000708:	f001 fdd2 	bl	80022b0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LD3_GPIO_Port, LD4_Pin, GPIO_PIN_RESET);
 800070c:	2200      	movs	r2, #0
 800070e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000712:	4808      	ldr	r0, [pc, #32]	; (8000734 <turn_on_odd_leds+0x38>)
 8000714:	f001 fdcc 	bl	80022b0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LD3_GPIO_Port, LD5_Pin, GPIO_PIN_SET);
 8000718:	2201      	movs	r2, #1
 800071a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800071e:	4805      	ldr	r0, [pc, #20]	; (8000734 <turn_on_odd_leds+0x38>)
 8000720:	f001 fdc6 	bl	80022b0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LD3_GPIO_Port, LD6_Pin, GPIO_PIN_RESET);
 8000724:	2200      	movs	r2, #0
 8000726:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800072a:	4802      	ldr	r0, [pc, #8]	; (8000734 <turn_on_odd_leds+0x38>)
 800072c:	f001 fdc0 	bl	80022b0 <HAL_GPIO_WritePin>
}
 8000730:	bf00      	nop
 8000732:	bd80      	pop	{r7, pc}
 8000734:	40020c00 	.word	0x40020c00

08000738 <LED_effect2>:

void LED_effect2(void)
{
 8000738:	b580      	push	{r7, lr}
 800073a:	af00      	add	r7, sp, #0
	static int flag = 1;
	(flag ^= 1) ? turn_on_even_leds() : turn_on_odd_leds();
 800073c:	4b08      	ldr	r3, [pc, #32]	; (8000760 <LED_effect2+0x28>)
 800073e:	681b      	ldr	r3, [r3, #0]
 8000740:	f083 0301 	eor.w	r3, r3, #1
 8000744:	4a06      	ldr	r2, [pc, #24]	; (8000760 <LED_effect2+0x28>)
 8000746:	6013      	str	r3, [r2, #0]
 8000748:	4b05      	ldr	r3, [pc, #20]	; (8000760 <LED_effect2+0x28>)
 800074a:	681b      	ldr	r3, [r3, #0]
 800074c:	2b00      	cmp	r3, #0
 800074e:	d002      	beq.n	8000756 <LED_effect2+0x1e>
 8000750:	f7ff ffb6 	bl	80006c0 <turn_on_even_leds>
}
 8000754:	e001      	b.n	800075a <LED_effect2+0x22>
	(flag ^= 1) ? turn_on_even_leds() : turn_on_odd_leds();
 8000756:	f7ff ffd1 	bl	80006fc <turn_on_odd_leds>
}
 800075a:	bf00      	nop
 800075c:	bd80      	pop	{r7, pc}
 800075e:	bf00      	nop
 8000760:	20000004 	.word	0x20000004

08000764 <LED_control>:

void LED_control(int value)
{
 8000764:	b580      	push	{r7, lr}
 8000766:	b084      	sub	sp, #16
 8000768:	af00      	add	r7, sp, #0
 800076a:	6078      	str	r0, [r7, #4]
	for(int i = 0; i < 4; i++)
 800076c:	2300      	movs	r3, #0
 800076e:	60fb      	str	r3, [r7, #12]
 8000770:	e014      	b.n	800079c <LED_control+0x38>
		HAL_GPIO_WritePin(LD3_GPIO_Port, (LED1 << i), ((value >> i)& 0x1));
 8000772:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000776:	68fb      	ldr	r3, [r7, #12]
 8000778:	fa02 f303 	lsl.w	r3, r2, r3
 800077c:	b299      	uxth	r1, r3
 800077e:	687a      	ldr	r2, [r7, #4]
 8000780:	68fb      	ldr	r3, [r7, #12]
 8000782:	fa42 f303 	asr.w	r3, r2, r3
 8000786:	b2db      	uxtb	r3, r3
 8000788:	f003 0301 	and.w	r3, r3, #1
 800078c:	b2db      	uxtb	r3, r3
 800078e:	461a      	mov	r2, r3
 8000790:	4806      	ldr	r0, [pc, #24]	; (80007ac <LED_control+0x48>)
 8000792:	f001 fd8d 	bl	80022b0 <HAL_GPIO_WritePin>
	for(int i = 0; i < 4; i++)
 8000796:	68fb      	ldr	r3, [r7, #12]
 8000798:	3301      	adds	r3, #1
 800079a:	60fb      	str	r3, [r7, #12]
 800079c:	68fb      	ldr	r3, [r7, #12]
 800079e:	2b03      	cmp	r3, #3
 80007a0:	dde7      	ble.n	8000772 <LED_control+0xe>
}
 80007a2:	bf00      	nop
 80007a4:	bf00      	nop
 80007a6:	3710      	adds	r7, #16
 80007a8:	46bd      	mov	sp, r7
 80007aa:	bd80      	pop	{r7, pc}
 80007ac:	40020c00 	.word	0x40020c00

080007b0 <LED_effect3>:

void LED_effect3(void)
{
 80007b0:	b580      	push	{r7, lr}
 80007b2:	af00      	add	r7, sp, #0
	static int i = 0;
	LED_control( 0x1 << (i++ % 4));
 80007b4:	4b09      	ldr	r3, [pc, #36]	; (80007dc <LED_effect3+0x2c>)
 80007b6:	681b      	ldr	r3, [r3, #0]
 80007b8:	1c5a      	adds	r2, r3, #1
 80007ba:	4908      	ldr	r1, [pc, #32]	; (80007dc <LED_effect3+0x2c>)
 80007bc:	600a      	str	r2, [r1, #0]
 80007be:	425a      	negs	r2, r3
 80007c0:	f003 0303 	and.w	r3, r3, #3
 80007c4:	f002 0203 	and.w	r2, r2, #3
 80007c8:	bf58      	it	pl
 80007ca:	4253      	negpl	r3, r2
 80007cc:	2201      	movs	r2, #1
 80007ce:	fa02 f303 	lsl.w	r3, r2, r3
 80007d2:	4618      	mov	r0, r3
 80007d4:	f7ff ffc6 	bl	8000764 <LED_control>
}
 80007d8:	bf00      	nop
 80007da:	bd80      	pop	{r7, pc}
 80007dc:	200000a8 	.word	0x200000a8

080007e0 <LED_effect4>:

void LED_effect4(void)
{
 80007e0:	b580      	push	{r7, lr}
 80007e2:	af00      	add	r7, sp, #0
	static int i = 0;
	LED_control( 0x08 >> (i++ % 4));
 80007e4:	4b09      	ldr	r3, [pc, #36]	; (800080c <LED_effect4+0x2c>)
 80007e6:	681b      	ldr	r3, [r3, #0]
 80007e8:	1c5a      	adds	r2, r3, #1
 80007ea:	4908      	ldr	r1, [pc, #32]	; (800080c <LED_effect4+0x2c>)
 80007ec:	600a      	str	r2, [r1, #0]
 80007ee:	425a      	negs	r2, r3
 80007f0:	f003 0303 	and.w	r3, r3, #3
 80007f4:	f002 0203 	and.w	r2, r2, #3
 80007f8:	bf58      	it	pl
 80007fa:	4253      	negpl	r3, r2
 80007fc:	2208      	movs	r2, #8
 80007fe:	fa42 f303 	asr.w	r3, r2, r3
 8000802:	4618      	mov	r0, r3
 8000804:	f7ff ffae 	bl	8000764 <LED_control>
}
 8000808:	bf00      	nop
 800080a:	bd80      	pop	{r7, pc}
 800080c:	200000ac 	.word	0x200000ac

08000810 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000810:	b580      	push	{r7, lr}
 8000812:	b08c      	sub	sp, #48	; 0x30
 8000814:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000816:	f001 f9f9 	bl	8001c0c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800081a:	f000 f907 	bl	8000a2c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800081e:	f000 f9c1 	bl	8000ba4 <MX_GPIO_Init>
  MX_RTC_Init();
 8000822:	f000 f96f 	bl	8000b04 <MX_RTC_Init>
  MX_USART2_UART_Init();
 8000826:	f000 f993 	bl	8000b50 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  DWT_CTRL |= (1 << 0);
 800082a:	4b69      	ldr	r3, [pc, #420]	; (80009d0 <main+0x1c0>)
 800082c:	681b      	ldr	r3, [r3, #0]
 800082e:	4a68      	ldr	r2, [pc, #416]	; (80009d0 <main+0x1c0>)
 8000830:	f043 0301 	orr.w	r3, r3, #1
 8000834:	6013      	str	r3, [r2, #0]

  status = xTaskCreate(menu_task, "MENU", 250, NULL, 2, &menu_task_handle);
 8000836:	4b67      	ldr	r3, [pc, #412]	; (80009d4 <main+0x1c4>)
 8000838:	9301      	str	r3, [sp, #4]
 800083a:	2302      	movs	r3, #2
 800083c:	9300      	str	r3, [sp, #0]
 800083e:	2300      	movs	r3, #0
 8000840:	22fa      	movs	r2, #250	; 0xfa
 8000842:	4965      	ldr	r1, [pc, #404]	; (80009d8 <main+0x1c8>)
 8000844:	4865      	ldr	r0, [pc, #404]	; (80009dc <main+0x1cc>)
 8000846:	f004 ff85 	bl	8005754 <xTaskCreate>
 800084a:	6238      	str	r0, [r7, #32]
	configASSERT(status == pdPASS);
 800084c:	6a3b      	ldr	r3, [r7, #32]
 800084e:	2b01      	cmp	r3, #1
 8000850:	d00a      	beq.n	8000868 <main+0x58>

    portFORCE_INLINE static void vPortRaiseBASEPRI( void )
    {
        uint32_t ulNewBASEPRI;

        __asm volatile
 8000852:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000856:	f383 8811 	msr	BASEPRI, r3
 800085a:	f3bf 8f6f 	isb	sy
 800085e:	f3bf 8f4f 	dsb	sy
 8000862:	61fb      	str	r3, [r7, #28]
            "	msr basepri, %0											\n"\
            "	isb														\n"\
            "	dsb														\n"\
            : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );
    }
 8000864:	bf00      	nop
 8000866:	e7fe      	b.n	8000866 <main+0x56>

	status = xTaskCreate(led_task, "LED", 250, NULL, 2, &led_task_handle);
 8000868:	4b5d      	ldr	r3, [pc, #372]	; (80009e0 <main+0x1d0>)
 800086a:	9301      	str	r3, [sp, #4]
 800086c:	2302      	movs	r3, #2
 800086e:	9300      	str	r3, [sp, #0]
 8000870:	2300      	movs	r3, #0
 8000872:	22fa      	movs	r2, #250	; 0xfa
 8000874:	495b      	ldr	r1, [pc, #364]	; (80009e4 <main+0x1d4>)
 8000876:	485c      	ldr	r0, [pc, #368]	; (80009e8 <main+0x1d8>)
 8000878:	f004 ff6c 	bl	8005754 <xTaskCreate>
 800087c:	6238      	str	r0, [r7, #32]
	configASSERT(status == pdPASS);
 800087e:	6a3b      	ldr	r3, [r7, #32]
 8000880:	2b01      	cmp	r3, #1
 8000882:	d00a      	beq.n	800089a <main+0x8a>
        __asm volatile
 8000884:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000888:	f383 8811 	msr	BASEPRI, r3
 800088c:	f3bf 8f6f 	isb	sy
 8000890:	f3bf 8f4f 	dsb	sy
 8000894:	61bb      	str	r3, [r7, #24]
    }
 8000896:	bf00      	nop
 8000898:	e7fe      	b.n	8000898 <main+0x88>

	status = xTaskCreate(rtc_task, "RTC", 250, NULL, 2, &rtc_task_handle);
 800089a:	4b54      	ldr	r3, [pc, #336]	; (80009ec <main+0x1dc>)
 800089c:	9301      	str	r3, [sp, #4]
 800089e:	2302      	movs	r3, #2
 80008a0:	9300      	str	r3, [sp, #0]
 80008a2:	2300      	movs	r3, #0
 80008a4:	22fa      	movs	r2, #250	; 0xfa
 80008a6:	4952      	ldr	r1, [pc, #328]	; (80009f0 <main+0x1e0>)
 80008a8:	4852      	ldr	r0, [pc, #328]	; (80009f4 <main+0x1e4>)
 80008aa:	f004 ff53 	bl	8005754 <xTaskCreate>
 80008ae:	6238      	str	r0, [r7, #32]
	configASSERT(status == pdPASS);
 80008b0:	6a3b      	ldr	r3, [r7, #32]
 80008b2:	2b01      	cmp	r3, #1
 80008b4:	d00a      	beq.n	80008cc <main+0xbc>
        __asm volatile
 80008b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80008ba:	f383 8811 	msr	BASEPRI, r3
 80008be:	f3bf 8f6f 	isb	sy
 80008c2:	f3bf 8f4f 	dsb	sy
 80008c6:	617b      	str	r3, [r7, #20]
    }
 80008c8:	bf00      	nop
 80008ca:	e7fe      	b.n	80008ca <main+0xba>

	status = xTaskCreate(print_task, "PRINT", 250, NULL, 2, &print_task_handle);
 80008cc:	4b4a      	ldr	r3, [pc, #296]	; (80009f8 <main+0x1e8>)
 80008ce:	9301      	str	r3, [sp, #4]
 80008d0:	2302      	movs	r3, #2
 80008d2:	9300      	str	r3, [sp, #0]
 80008d4:	2300      	movs	r3, #0
 80008d6:	22fa      	movs	r2, #250	; 0xfa
 80008d8:	4948      	ldr	r1, [pc, #288]	; (80009fc <main+0x1ec>)
 80008da:	4849      	ldr	r0, [pc, #292]	; (8000a00 <main+0x1f0>)
 80008dc:	f004 ff3a 	bl	8005754 <xTaskCreate>
 80008e0:	6238      	str	r0, [r7, #32]
	configASSERT(status == pdPASS);
 80008e2:	6a3b      	ldr	r3, [r7, #32]
 80008e4:	2b01      	cmp	r3, #1
 80008e6:	d00a      	beq.n	80008fe <main+0xee>
        __asm volatile
 80008e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80008ec:	f383 8811 	msr	BASEPRI, r3
 80008f0:	f3bf 8f6f 	isb	sy
 80008f4:	f3bf 8f4f 	dsb	sy
 80008f8:	613b      	str	r3, [r7, #16]
    }
 80008fa:	bf00      	nop
 80008fc:	e7fe      	b.n	80008fc <main+0xec>

	status = xTaskCreate(command_handling_task, "COMMAND", 250, NULL, 2, &command_handling_task_handle);
 80008fe:	4b41      	ldr	r3, [pc, #260]	; (8000a04 <main+0x1f4>)
 8000900:	9301      	str	r3, [sp, #4]
 8000902:	2302      	movs	r3, #2
 8000904:	9300      	str	r3, [sp, #0]
 8000906:	2300      	movs	r3, #0
 8000908:	22fa      	movs	r2, #250	; 0xfa
 800090a:	493f      	ldr	r1, [pc, #252]	; (8000a08 <main+0x1f8>)
 800090c:	483f      	ldr	r0, [pc, #252]	; (8000a0c <main+0x1fc>)
 800090e:	f004 ff21 	bl	8005754 <xTaskCreate>
 8000912:	6238      	str	r0, [r7, #32]
	configASSERT(status == pdPASS);
 8000914:	6a3b      	ldr	r3, [r7, #32]
 8000916:	2b01      	cmp	r3, #1
 8000918:	d00a      	beq.n	8000930 <main+0x120>
        __asm volatile
 800091a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800091e:	f383 8811 	msr	BASEPRI, r3
 8000922:	f3bf 8f6f 	isb	sy
 8000926:	f3bf 8f4f 	dsb	sy
 800092a:	60fb      	str	r3, [r7, #12]
    }
 800092c:	bf00      	nop
 800092e:	e7fe      	b.n	800092e <main+0x11e>

	input_data_queue_handle = xQueueCreate(10, sizeof(char));
 8000930:	2200      	movs	r2, #0
 8000932:	2101      	movs	r1, #1
 8000934:	200a      	movs	r0, #10
 8000936:	f004 f9c1 	bl	8004cbc <xQueueGenericCreate>
 800093a:	4603      	mov	r3, r0
 800093c:	4a34      	ldr	r2, [pc, #208]	; (8000a10 <main+0x200>)
 800093e:	6013      	str	r3, [r2, #0]
	configASSERT(input_data_queue_handle != NULL);
 8000940:	4b33      	ldr	r3, [pc, #204]	; (8000a10 <main+0x200>)
 8000942:	681b      	ldr	r3, [r3, #0]
 8000944:	2b00      	cmp	r3, #0
 8000946:	d10a      	bne.n	800095e <main+0x14e>
        __asm volatile
 8000948:	f04f 0350 	mov.w	r3, #80	; 0x50
 800094c:	f383 8811 	msr	BASEPRI, r3
 8000950:	f3bf 8f6f 	isb	sy
 8000954:	f3bf 8f4f 	dsb	sy
 8000958:	60bb      	str	r3, [r7, #8]
    }
 800095a:	bf00      	nop
 800095c:	e7fe      	b.n	800095c <main+0x14c>
	print_queue_handle = xQueueCreate(10, sizeof(size_t));
 800095e:	2200      	movs	r2, #0
 8000960:	2104      	movs	r1, #4
 8000962:	200a      	movs	r0, #10
 8000964:	f004 f9aa 	bl	8004cbc <xQueueGenericCreate>
 8000968:	4603      	mov	r3, r0
 800096a:	4a2a      	ldr	r2, [pc, #168]	; (8000a14 <main+0x204>)
 800096c:	6013      	str	r3, [r2, #0]
	configASSERT(print_queue_handle != NULL);
 800096e:	4b29      	ldr	r3, [pc, #164]	; (8000a14 <main+0x204>)
 8000970:	681b      	ldr	r3, [r3, #0]
 8000972:	2b00      	cmp	r3, #0
 8000974:	d10a      	bne.n	800098c <main+0x17c>
        __asm volatile
 8000976:	f04f 0350 	mov.w	r3, #80	; 0x50
 800097a:	f383 8811 	msr	BASEPRI, r3
 800097e:	f3bf 8f6f 	isb	sy
 8000982:	f3bf 8f4f 	dsb	sy
 8000986:	607b      	str	r3, [r7, #4]
    }
 8000988:	bf00      	nop
 800098a:	e7fe      	b.n	800098a <main+0x17a>

	// Create software timer for led effect
	for(int i = 0; i < 4; i++)
 800098c:	2300      	movs	r3, #0
 800098e:	627b      	str	r3, [r7, #36]	; 0x24
 8000990:	e013      	b.n	80009ba <main+0x1aa>
	{
		handle_led_timer[i] = xTimerCreate("led_timer", pdMS_TO_TICKS(500), pdTRUE, (void*)(i+1), led_effect_callback);
 8000992:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000994:	3301      	adds	r3, #1
 8000996:	461a      	mov	r2, r3
 8000998:	4b1f      	ldr	r3, [pc, #124]	; (8000a18 <main+0x208>)
 800099a:	9300      	str	r3, [sp, #0]
 800099c:	4613      	mov	r3, r2
 800099e:	2201      	movs	r2, #1
 80009a0:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 80009a4:	481d      	ldr	r0, [pc, #116]	; (8000a1c <main+0x20c>)
 80009a6:	f005 ffb9 	bl	800691c <xTimerCreate>
 80009aa:	4602      	mov	r2, r0
 80009ac:	491c      	ldr	r1, [pc, #112]	; (8000a20 <main+0x210>)
 80009ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80009b0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	for(int i = 0; i < 4; i++)
 80009b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80009b6:	3301      	adds	r3, #1
 80009b8:	627b      	str	r3, [r7, #36]	; 0x24
 80009ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80009bc:	2b03      	cmp	r3, #3
 80009be:	dde8      	ble.n	8000992 <main+0x182>
	}

	// UART Handle
	HAL_UART_Receive_IT(&huart2, (uint8_t*)&user_data, 1);
 80009c0:	2201      	movs	r2, #1
 80009c2:	4918      	ldr	r1, [pc, #96]	; (8000a24 <main+0x214>)
 80009c4:	4818      	ldr	r0, [pc, #96]	; (8000a28 <main+0x218>)
 80009c6:	f003 f8c4 	bl	8003b52 <HAL_UART_Receive_IT>

  vTaskStartScheduler();
 80009ca:	f005 f809 	bl	80059e0 <vTaskStartScheduler>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80009ce:	e7fe      	b.n	80009ce <main+0x1be>
 80009d0:	e0001000 	.word	0xe0001000
 80009d4:	20000114 	.word	0x20000114
 80009d8:	080082d0 	.word	0x080082d0
 80009dc:	08001415 	.word	0x08001415
 80009e0:	20000118 	.word	0x20000118
 80009e4:	080082d8 	.word	0x080082d8
 80009e8:	080014f5 	.word	0x080014f5
 80009ec:	2000011c 	.word	0x2000011c
 80009f0:	080082dc 	.word	0x080082dc
 80009f4:	08001669 	.word	0x08001669
 80009f8:	20000120 	.word	0x20000120
 80009fc:	080082e0 	.word	0x080082e0
 8000a00:	08001a5d 	.word	0x08001a5d
 8000a04:	20000124 	.word	0x20000124
 8000a08:	080082e8 	.word	0x080082e8
 8000a0c:	08001a9d 	.word	0x08001a9d
 8000a10:	20000128 	.word	0x20000128
 8000a14:	2000012c 	.word	0x2000012c
 8000a18:	08000e61 	.word	0x08000e61
 8000a1c:	080082f0 	.word	0x080082f0
 8000a20:	20000134 	.word	0x20000134
 8000a24:	20000130 	.word	0x20000130
 8000a28:	200000d0 	.word	0x200000d0

08000a2c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000a2c:	b580      	push	{r7, lr}
 8000a2e:	b094      	sub	sp, #80	; 0x50
 8000a30:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000a32:	f107 0320 	add.w	r3, r7, #32
 8000a36:	2230      	movs	r2, #48	; 0x30
 8000a38:	2100      	movs	r1, #0
 8000a3a:	4618      	mov	r0, r3
 8000a3c:	f006 ffd4 	bl	80079e8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000a40:	f107 030c 	add.w	r3, r7, #12
 8000a44:	2200      	movs	r2, #0
 8000a46:	601a      	str	r2, [r3, #0]
 8000a48:	605a      	str	r2, [r3, #4]
 8000a4a:	609a      	str	r2, [r3, #8]
 8000a4c:	60da      	str	r2, [r3, #12]
 8000a4e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a50:	2300      	movs	r3, #0
 8000a52:	60bb      	str	r3, [r7, #8]
 8000a54:	4b29      	ldr	r3, [pc, #164]	; (8000afc <SystemClock_Config+0xd0>)
 8000a56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a58:	4a28      	ldr	r2, [pc, #160]	; (8000afc <SystemClock_Config+0xd0>)
 8000a5a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000a5e:	6413      	str	r3, [r2, #64]	; 0x40
 8000a60:	4b26      	ldr	r3, [pc, #152]	; (8000afc <SystemClock_Config+0xd0>)
 8000a62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a64:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000a68:	60bb      	str	r3, [r7, #8]
 8000a6a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000a6c:	2300      	movs	r3, #0
 8000a6e:	607b      	str	r3, [r7, #4]
 8000a70:	4b23      	ldr	r3, [pc, #140]	; (8000b00 <SystemClock_Config+0xd4>)
 8000a72:	681b      	ldr	r3, [r3, #0]
 8000a74:	4a22      	ldr	r2, [pc, #136]	; (8000b00 <SystemClock_Config+0xd4>)
 8000a76:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000a7a:	6013      	str	r3, [r2, #0]
 8000a7c:	4b20      	ldr	r3, [pc, #128]	; (8000b00 <SystemClock_Config+0xd4>)
 8000a7e:	681b      	ldr	r3, [r3, #0]
 8000a80:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000a84:	607b      	str	r3, [r7, #4]
 8000a86:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 8000a88:	230a      	movs	r3, #10
 8000a8a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000a8c:	2301      	movs	r3, #1
 8000a8e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000a90:	2310      	movs	r3, #16
 8000a92:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000a94:	2301      	movs	r3, #1
 8000a96:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000a98:	2302      	movs	r3, #2
 8000a9a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000a9c:	2300      	movs	r3, #0
 8000a9e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000aa0:	2308      	movs	r3, #8
 8000aa2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8000aa4:	23a8      	movs	r3, #168	; 0xa8
 8000aa6:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000aa8:	2302      	movs	r3, #2
 8000aaa:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000aac:	2307      	movs	r3, #7
 8000aae:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000ab0:	f107 0320 	add.w	r3, r7, #32
 8000ab4:	4618      	mov	r0, r3
 8000ab6:	f001 fc15 	bl	80022e4 <HAL_RCC_OscConfig>
 8000aba:	4603      	mov	r3, r0
 8000abc:	2b00      	cmp	r3, #0
 8000abe:	d001      	beq.n	8000ac4 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8000ac0:	f000 fa52 	bl	8000f68 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000ac4:	230f      	movs	r3, #15
 8000ac6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000ac8:	2302      	movs	r3, #2
 8000aca:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000acc:	2300      	movs	r3, #0
 8000ace:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000ad0:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000ad4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000ad6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000ada:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000adc:	f107 030c 	add.w	r3, r7, #12
 8000ae0:	2105      	movs	r1, #5
 8000ae2:	4618      	mov	r0, r3
 8000ae4:	f001 fe76 	bl	80027d4 <HAL_RCC_ClockConfig>
 8000ae8:	4603      	mov	r3, r0
 8000aea:	2b00      	cmp	r3, #0
 8000aec:	d001      	beq.n	8000af2 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8000aee:	f000 fa3b 	bl	8000f68 <Error_Handler>
  }
}
 8000af2:	bf00      	nop
 8000af4:	3750      	adds	r7, #80	; 0x50
 8000af6:	46bd      	mov	sp, r7
 8000af8:	bd80      	pop	{r7, pc}
 8000afa:	bf00      	nop
 8000afc:	40023800 	.word	0x40023800
 8000b00:	40007000 	.word	0x40007000

08000b04 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8000b04:	b580      	push	{r7, lr}
 8000b06:	af00      	add	r7, sp, #0

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8000b08:	4b0f      	ldr	r3, [pc, #60]	; (8000b48 <MX_RTC_Init+0x44>)
 8000b0a:	4a10      	ldr	r2, [pc, #64]	; (8000b4c <MX_RTC_Init+0x48>)
 8000b0c:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_12;
 8000b0e:	4b0e      	ldr	r3, [pc, #56]	; (8000b48 <MX_RTC_Init+0x44>)
 8000b10:	2240      	movs	r2, #64	; 0x40
 8000b12:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8000b14:	4b0c      	ldr	r3, [pc, #48]	; (8000b48 <MX_RTC_Init+0x44>)
 8000b16:	227f      	movs	r2, #127	; 0x7f
 8000b18:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8000b1a:	4b0b      	ldr	r3, [pc, #44]	; (8000b48 <MX_RTC_Init+0x44>)
 8000b1c:	22ff      	movs	r2, #255	; 0xff
 8000b1e:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000b20:	4b09      	ldr	r3, [pc, #36]	; (8000b48 <MX_RTC_Init+0x44>)
 8000b22:	2200      	movs	r2, #0
 8000b24:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8000b26:	4b08      	ldr	r3, [pc, #32]	; (8000b48 <MX_RTC_Init+0x44>)
 8000b28:	2200      	movs	r2, #0
 8000b2a:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000b2c:	4b06      	ldr	r3, [pc, #24]	; (8000b48 <MX_RTC_Init+0x44>)
 8000b2e:	2200      	movs	r2, #0
 8000b30:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000b32:	4805      	ldr	r0, [pc, #20]	; (8000b48 <MX_RTC_Init+0x44>)
 8000b34:	f002 f982 	bl	8002e3c <HAL_RTC_Init>
 8000b38:	4603      	mov	r3, r0
 8000b3a:	2b00      	cmp	r3, #0
 8000b3c:	d001      	beq.n	8000b42 <MX_RTC_Init+0x3e>
  {
    Error_Handler();
 8000b3e:	f000 fa13 	bl	8000f68 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8000b42:	bf00      	nop
 8000b44:	bd80      	pop	{r7, pc}
 8000b46:	bf00      	nop
 8000b48:	200000b0 	.word	0x200000b0
 8000b4c:	40002800 	.word	0x40002800

08000b50 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000b50:	b580      	push	{r7, lr}
 8000b52:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000b54:	4b11      	ldr	r3, [pc, #68]	; (8000b9c <MX_USART2_UART_Init+0x4c>)
 8000b56:	4a12      	ldr	r2, [pc, #72]	; (8000ba0 <MX_USART2_UART_Init+0x50>)
 8000b58:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000b5a:	4b10      	ldr	r3, [pc, #64]	; (8000b9c <MX_USART2_UART_Init+0x4c>)
 8000b5c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000b60:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000b62:	4b0e      	ldr	r3, [pc, #56]	; (8000b9c <MX_USART2_UART_Init+0x4c>)
 8000b64:	2200      	movs	r2, #0
 8000b66:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000b68:	4b0c      	ldr	r3, [pc, #48]	; (8000b9c <MX_USART2_UART_Init+0x4c>)
 8000b6a:	2200      	movs	r2, #0
 8000b6c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000b6e:	4b0b      	ldr	r3, [pc, #44]	; (8000b9c <MX_USART2_UART_Init+0x4c>)
 8000b70:	2200      	movs	r2, #0
 8000b72:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000b74:	4b09      	ldr	r3, [pc, #36]	; (8000b9c <MX_USART2_UART_Init+0x4c>)
 8000b76:	220c      	movs	r2, #12
 8000b78:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000b7a:	4b08      	ldr	r3, [pc, #32]	; (8000b9c <MX_USART2_UART_Init+0x4c>)
 8000b7c:	2200      	movs	r2, #0
 8000b7e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000b80:	4b06      	ldr	r3, [pc, #24]	; (8000b9c <MX_USART2_UART_Init+0x4c>)
 8000b82:	2200      	movs	r2, #0
 8000b84:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000b86:	4805      	ldr	r0, [pc, #20]	; (8000b9c <MX_USART2_UART_Init+0x4c>)
 8000b88:	f002 ff04 	bl	8003994 <HAL_UART_Init>
 8000b8c:	4603      	mov	r3, r0
 8000b8e:	2b00      	cmp	r3, #0
 8000b90:	d001      	beq.n	8000b96 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000b92:	f000 f9e9 	bl	8000f68 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000b96:	bf00      	nop
 8000b98:	bd80      	pop	{r7, pc}
 8000b9a:	bf00      	nop
 8000b9c:	200000d0 	.word	0x200000d0
 8000ba0:	40004400 	.word	0x40004400

08000ba4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000ba4:	b580      	push	{r7, lr}
 8000ba6:	b08c      	sub	sp, #48	; 0x30
 8000ba8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000baa:	f107 031c 	add.w	r3, r7, #28
 8000bae:	2200      	movs	r2, #0
 8000bb0:	601a      	str	r2, [r3, #0]
 8000bb2:	605a      	str	r2, [r3, #4]
 8000bb4:	609a      	str	r2, [r3, #8]
 8000bb6:	60da      	str	r2, [r3, #12]
 8000bb8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000bba:	2300      	movs	r3, #0
 8000bbc:	61bb      	str	r3, [r7, #24]
 8000bbe:	4ba2      	ldr	r3, [pc, #648]	; (8000e48 <MX_GPIO_Init+0x2a4>)
 8000bc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bc2:	4aa1      	ldr	r2, [pc, #644]	; (8000e48 <MX_GPIO_Init+0x2a4>)
 8000bc4:	f043 0310 	orr.w	r3, r3, #16
 8000bc8:	6313      	str	r3, [r2, #48]	; 0x30
 8000bca:	4b9f      	ldr	r3, [pc, #636]	; (8000e48 <MX_GPIO_Init+0x2a4>)
 8000bcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bce:	f003 0310 	and.w	r3, r3, #16
 8000bd2:	61bb      	str	r3, [r7, #24]
 8000bd4:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000bd6:	2300      	movs	r3, #0
 8000bd8:	617b      	str	r3, [r7, #20]
 8000bda:	4b9b      	ldr	r3, [pc, #620]	; (8000e48 <MX_GPIO_Init+0x2a4>)
 8000bdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bde:	4a9a      	ldr	r2, [pc, #616]	; (8000e48 <MX_GPIO_Init+0x2a4>)
 8000be0:	f043 0304 	orr.w	r3, r3, #4
 8000be4:	6313      	str	r3, [r2, #48]	; 0x30
 8000be6:	4b98      	ldr	r3, [pc, #608]	; (8000e48 <MX_GPIO_Init+0x2a4>)
 8000be8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bea:	f003 0304 	and.w	r3, r3, #4
 8000bee:	617b      	str	r3, [r7, #20]
 8000bf0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000bf2:	2300      	movs	r3, #0
 8000bf4:	613b      	str	r3, [r7, #16]
 8000bf6:	4b94      	ldr	r3, [pc, #592]	; (8000e48 <MX_GPIO_Init+0x2a4>)
 8000bf8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bfa:	4a93      	ldr	r2, [pc, #588]	; (8000e48 <MX_GPIO_Init+0x2a4>)
 8000bfc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000c00:	6313      	str	r3, [r2, #48]	; 0x30
 8000c02:	4b91      	ldr	r3, [pc, #580]	; (8000e48 <MX_GPIO_Init+0x2a4>)
 8000c04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c06:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000c0a:	613b      	str	r3, [r7, #16]
 8000c0c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c0e:	2300      	movs	r3, #0
 8000c10:	60fb      	str	r3, [r7, #12]
 8000c12:	4b8d      	ldr	r3, [pc, #564]	; (8000e48 <MX_GPIO_Init+0x2a4>)
 8000c14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c16:	4a8c      	ldr	r2, [pc, #560]	; (8000e48 <MX_GPIO_Init+0x2a4>)
 8000c18:	f043 0301 	orr.w	r3, r3, #1
 8000c1c:	6313      	str	r3, [r2, #48]	; 0x30
 8000c1e:	4b8a      	ldr	r3, [pc, #552]	; (8000e48 <MX_GPIO_Init+0x2a4>)
 8000c20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c22:	f003 0301 	and.w	r3, r3, #1
 8000c26:	60fb      	str	r3, [r7, #12]
 8000c28:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c2a:	2300      	movs	r3, #0
 8000c2c:	60bb      	str	r3, [r7, #8]
 8000c2e:	4b86      	ldr	r3, [pc, #536]	; (8000e48 <MX_GPIO_Init+0x2a4>)
 8000c30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c32:	4a85      	ldr	r2, [pc, #532]	; (8000e48 <MX_GPIO_Init+0x2a4>)
 8000c34:	f043 0302 	orr.w	r3, r3, #2
 8000c38:	6313      	str	r3, [r2, #48]	; 0x30
 8000c3a:	4b83      	ldr	r3, [pc, #524]	; (8000e48 <MX_GPIO_Init+0x2a4>)
 8000c3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c3e:	f003 0302 	and.w	r3, r3, #2
 8000c42:	60bb      	str	r3, [r7, #8]
 8000c44:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000c46:	2300      	movs	r3, #0
 8000c48:	607b      	str	r3, [r7, #4]
 8000c4a:	4b7f      	ldr	r3, [pc, #508]	; (8000e48 <MX_GPIO_Init+0x2a4>)
 8000c4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c4e:	4a7e      	ldr	r2, [pc, #504]	; (8000e48 <MX_GPIO_Init+0x2a4>)
 8000c50:	f043 0308 	orr.w	r3, r3, #8
 8000c54:	6313      	str	r3, [r2, #48]	; 0x30
 8000c56:	4b7c      	ldr	r3, [pc, #496]	; (8000e48 <MX_GPIO_Init+0x2a4>)
 8000c58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c5a:	f003 0308 	and.w	r3, r3, #8
 8000c5e:	607b      	str	r3, [r7, #4]
 8000c60:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 8000c62:	2200      	movs	r2, #0
 8000c64:	2108      	movs	r1, #8
 8000c66:	4879      	ldr	r0, [pc, #484]	; (8000e4c <MX_GPIO_Init+0x2a8>)
 8000c68:	f001 fb22 	bl	80022b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8000c6c:	2201      	movs	r2, #1
 8000c6e:	2101      	movs	r1, #1
 8000c70:	4877      	ldr	r0, [pc, #476]	; (8000e50 <MX_GPIO_Init+0x2ac>)
 8000c72:	f001 fb1d 	bl	80022b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8000c76:	2200      	movs	r2, #0
 8000c78:	f24f 0110 	movw	r1, #61456	; 0xf010
 8000c7c:	4875      	ldr	r0, [pc, #468]	; (8000e54 <MX_GPIO_Init+0x2b0>)
 8000c7e:	f001 fb17 	bl	80022b0 <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 8000c82:	2308      	movs	r3, #8
 8000c84:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c86:	2301      	movs	r3, #1
 8000c88:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c8a:	2300      	movs	r3, #0
 8000c8c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c8e:	2300      	movs	r3, #0
 8000c90:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 8000c92:	f107 031c 	add.w	r3, r7, #28
 8000c96:	4619      	mov	r1, r3
 8000c98:	486c      	ldr	r0, [pc, #432]	; (8000e4c <MX_GPIO_Init+0x2a8>)
 8000c9a:	f001 f96d 	bl	8001f78 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8000c9e:	2301      	movs	r3, #1
 8000ca0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ca2:	2301      	movs	r3, #1
 8000ca4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ca6:	2300      	movs	r3, #0
 8000ca8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000caa:	2300      	movs	r3, #0
 8000cac:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000cae:	f107 031c 	add.w	r3, r7, #28
 8000cb2:	4619      	mov	r1, r3
 8000cb4:	4866      	ldr	r0, [pc, #408]	; (8000e50 <MX_GPIO_Init+0x2ac>)
 8000cb6:	f001 f95f 	bl	8001f78 <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 8000cba:	2308      	movs	r3, #8
 8000cbc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cbe:	2302      	movs	r3, #2
 8000cc0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cc2:	2300      	movs	r3, #0
 8000cc4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cc6:	2300      	movs	r3, #0
 8000cc8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000cca:	2305      	movs	r3, #5
 8000ccc:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 8000cce:	f107 031c 	add.w	r3, r7, #28
 8000cd2:	4619      	mov	r1, r3
 8000cd4:	485e      	ldr	r0, [pc, #376]	; (8000e50 <MX_GPIO_Init+0x2ac>)
 8000cd6:	f001 f94f 	bl	8001f78 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000cda:	2301      	movs	r3, #1
 8000cdc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000cde:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000ce2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ce4:	2300      	movs	r3, #0
 8000ce6:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000ce8:	f107 031c 	add.w	r3, r7, #28
 8000cec:	4619      	mov	r1, r3
 8000cee:	485a      	ldr	r0, [pc, #360]	; (8000e58 <MX_GPIO_Init+0x2b4>)
 8000cf0:	f001 f942 	bl	8001f78 <HAL_GPIO_Init>

  /*Configure GPIO pin : I2S3_WS_Pin */
  GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8000cf4:	2310      	movs	r3, #16
 8000cf6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cf8:	2302      	movs	r3, #2
 8000cfa:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d00:	2300      	movs	r3, #0
 8000d02:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000d04:	2306      	movs	r3, #6
 8000d06:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8000d08:	f107 031c 	add.w	r3, r7, #28
 8000d0c:	4619      	mov	r1, r3
 8000d0e:	4852      	ldr	r0, [pc, #328]	; (8000e58 <MX_GPIO_Init+0x2b4>)
 8000d10:	f001 f932 	bl	8001f78 <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI1_SCK_Pin SPI1_MISO_Pin SPI1_MOSI_Pin */
  GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8000d14:	23e0      	movs	r3, #224	; 0xe0
 8000d16:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d18:	2302      	movs	r3, #2
 8000d1a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d1c:	2300      	movs	r3, #0
 8000d1e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d20:	2300      	movs	r3, #0
 8000d22:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000d24:	2305      	movs	r3, #5
 8000d26:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d28:	f107 031c 	add.w	r3, r7, #28
 8000d2c:	4619      	mov	r1, r3
 8000d2e:	484a      	ldr	r0, [pc, #296]	; (8000e58 <MX_GPIO_Init+0x2b4>)
 8000d30:	f001 f922 	bl	8001f78 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8000d34:	2304      	movs	r3, #4
 8000d36:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d38:	2300      	movs	r3, #0
 8000d3a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d3c:	2300      	movs	r3, #0
 8000d3e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8000d40:	f107 031c 	add.w	r3, r7, #28
 8000d44:	4619      	mov	r1, r3
 8000d46:	4845      	ldr	r0, [pc, #276]	; (8000e5c <MX_GPIO_Init+0x2b8>)
 8000d48:	f001 f916 	bl	8001f78 <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 8000d4c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000d50:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d52:	2302      	movs	r3, #2
 8000d54:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d56:	2300      	movs	r3, #0
 8000d58:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d5a:	2300      	movs	r3, #0
 8000d5c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000d5e:	2305      	movs	r3, #5
 8000d60:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 8000d62:	f107 031c 	add.w	r3, r7, #28
 8000d66:	4619      	mov	r1, r3
 8000d68:	483c      	ldr	r0, [pc, #240]	; (8000e5c <MX_GPIO_Init+0x2b8>)
 8000d6a:	f001 f905 	bl	8001f78 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8000d6e:	f24f 0310 	movw	r3, #61456	; 0xf010
 8000d72:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d74:	2301      	movs	r3, #1
 8000d76:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d78:	2300      	movs	r3, #0
 8000d7a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d7c:	2300      	movs	r3, #0
 8000d7e:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000d80:	f107 031c 	add.w	r3, r7, #28
 8000d84:	4619      	mov	r1, r3
 8000d86:	4833      	ldr	r0, [pc, #204]	; (8000e54 <MX_GPIO_Init+0x2b0>)
 8000d88:	f001 f8f6 	bl	8001f78 <HAL_GPIO_Init>

  /*Configure GPIO pins : I2S3_MCK_Pin I2S3_SCK_Pin I2S3_SD_Pin */
  GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 8000d8c:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 8000d90:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d92:	2302      	movs	r3, #2
 8000d94:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d96:	2300      	movs	r3, #0
 8000d98:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d9a:	2300      	movs	r3, #0
 8000d9c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000d9e:	2306      	movs	r3, #6
 8000da0:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000da2:	f107 031c 	add.w	r3, r7, #28
 8000da6:	4619      	mov	r1, r3
 8000da8:	4829      	ldr	r0, [pc, #164]	; (8000e50 <MX_GPIO_Init+0x2ac>)
 8000daa:	f001 f8e5 	bl	8001f78 <HAL_GPIO_Init>

  /*Configure GPIO pin : VBUS_FS_Pin */
  GPIO_InitStruct.Pin = VBUS_FS_Pin;
 8000dae:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000db2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000db4:	2300      	movs	r3, #0
 8000db6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000db8:	2300      	movs	r3, #0
 8000dba:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 8000dbc:	f107 031c 	add.w	r3, r7, #28
 8000dc0:	4619      	mov	r1, r3
 8000dc2:	4825      	ldr	r0, [pc, #148]	; (8000e58 <MX_GPIO_Init+0x2b4>)
 8000dc4:	f001 f8d8 	bl	8001f78 <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_FS_ID_Pin OTG_FS_DM_Pin OTG_FS_DP_Pin */
  GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 8000dc8:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8000dcc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000dce:	2302      	movs	r3, #2
 8000dd0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dd2:	2300      	movs	r3, #0
 8000dd4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dd6:	2300      	movs	r3, #0
 8000dd8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8000dda:	230a      	movs	r3, #10
 8000ddc:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000dde:	f107 031c 	add.w	r3, r7, #28
 8000de2:	4619      	mov	r1, r3
 8000de4:	481c      	ldr	r0, [pc, #112]	; (8000e58 <MX_GPIO_Init+0x2b4>)
 8000de6:	f001 f8c7 	bl	8001f78 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8000dea:	2320      	movs	r3, #32
 8000dec:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000dee:	2300      	movs	r3, #0
 8000df0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000df2:	2300      	movs	r3, #0
 8000df4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000df6:	f107 031c 	add.w	r3, r7, #28
 8000dfa:	4619      	mov	r1, r3
 8000dfc:	4815      	ldr	r0, [pc, #84]	; (8000e54 <MX_GPIO_Init+0x2b0>)
 8000dfe:	f001 f8bb 	bl	8001f78 <HAL_GPIO_Init>

  /*Configure GPIO pins : Audio_SCL_Pin Audio_SDA_Pin */
  GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 8000e02:	f44f 7310 	mov.w	r3, #576	; 0x240
 8000e06:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000e08:	2312      	movs	r3, #18
 8000e0a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e0c:	2300      	movs	r3, #0
 8000e0e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e10:	2300      	movs	r3, #0
 8000e12:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000e14:	2304      	movs	r3, #4
 8000e16:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e18:	f107 031c 	add.w	r3, r7, #28
 8000e1c:	4619      	mov	r1, r3
 8000e1e:	480f      	ldr	r0, [pc, #60]	; (8000e5c <MX_GPIO_Init+0x2b8>)
 8000e20:	f001 f8aa 	bl	8001f78 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 8000e24:	2302      	movs	r3, #2
 8000e26:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000e28:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8000e2c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e2e:	2300      	movs	r3, #0
 8000e30:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 8000e32:	f107 031c 	add.w	r3, r7, #28
 8000e36:	4619      	mov	r1, r3
 8000e38:	4804      	ldr	r0, [pc, #16]	; (8000e4c <MX_GPIO_Init+0x2a8>)
 8000e3a:	f001 f89d 	bl	8001f78 <HAL_GPIO_Init>

}
 8000e3e:	bf00      	nop
 8000e40:	3730      	adds	r7, #48	; 0x30
 8000e42:	46bd      	mov	sp, r7
 8000e44:	bd80      	pop	{r7, pc}
 8000e46:	bf00      	nop
 8000e48:	40023800 	.word	0x40023800
 8000e4c:	40021000 	.word	0x40021000
 8000e50:	40020800 	.word	0x40020800
 8000e54:	40020c00 	.word	0x40020c00
 8000e58:	40020000 	.word	0x40020000
 8000e5c:	40020400 	.word	0x40020400

08000e60 <led_effect_callback>:

/* USER CODE BEGIN 4 */
void led_effect_callback(TimerHandle_t xTimer)
{
 8000e60:	b580      	push	{r7, lr}
 8000e62:	b084      	sub	sp, #16
 8000e64:	af00      	add	r7, sp, #0
 8000e66:	6078      	str	r0, [r7, #4]
	int id;
	id = (uint32_t) pvTimerGetTimerID(xTimer);
 8000e68:	6878      	ldr	r0, [r7, #4]
 8000e6a:	f006 f893 	bl	8006f94 <pvTimerGetTimerID>
 8000e6e:	4603      	mov	r3, r0
 8000e70:	60fb      	str	r3, [r7, #12]

	switch(id)
 8000e72:	68fb      	ldr	r3, [r7, #12]
 8000e74:	3b01      	subs	r3, #1
 8000e76:	2b03      	cmp	r3, #3
 8000e78:	d816      	bhi.n	8000ea8 <led_effect_callback+0x48>
 8000e7a:	a201      	add	r2, pc, #4	; (adr r2, 8000e80 <led_effect_callback+0x20>)
 8000e7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000e80:	08000e91 	.word	0x08000e91
 8000e84:	08000e97 	.word	0x08000e97
 8000e88:	08000e9d 	.word	0x08000e9d
 8000e8c:	08000ea3 	.word	0x08000ea3
	{
		case 1:
			LED_effect1();
 8000e90:	f7ff fc00 	bl	8000694 <LED_effect1>
			break;
 8000e94:	e008      	b.n	8000ea8 <led_effect_callback+0x48>
		case 2:
			LED_effect2();
 8000e96:	f7ff fc4f 	bl	8000738 <LED_effect2>
			break;
 8000e9a:	e005      	b.n	8000ea8 <led_effect_callback+0x48>
		case 3:
			LED_effect3();
 8000e9c:	f7ff fc88 	bl	80007b0 <LED_effect3>
			break;
 8000ea0:	e002      	b.n	8000ea8 <led_effect_callback+0x48>
		case 4:
			LED_effect4();
 8000ea2:	f7ff fc9d 	bl	80007e0 <LED_effect4>
	}
}
 8000ea6:	e7ff      	b.n	8000ea8 <led_effect_callback+0x48>
 8000ea8:	bf00      	nop
 8000eaa:	3710      	adds	r7, #16
 8000eac:	46bd      	mov	sp, r7
 8000eae:	bd80      	pop	{r7, pc}

08000eb0 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000eb0:	b580      	push	{r7, lr}
 8000eb2:	b086      	sub	sp, #24
 8000eb4:	af02      	add	r7, sp, #8
 8000eb6:	6078      	str	r0, [r7, #4]
	if(xQueueIsQueueFullFromISR(input_data_queue_handle) == pdFALSE) // check if the queue is full
 8000eb8:	4b1e      	ldr	r3, [pc, #120]	; (8000f34 <HAL_UART_RxCpltCallback+0x84>)
 8000eba:	681b      	ldr	r3, [r3, #0]
 8000ebc:	4618      	mov	r0, r3
 8000ebe:	f004 fbc4 	bl	800564a <xQueueIsQueueFullFromISR>
 8000ec2:	4603      	mov	r3, r0
 8000ec4:	2b00      	cmp	r3, #0
 8000ec6:	d107      	bne.n	8000ed8 <HAL_UART_RxCpltCallback+0x28>
	{
		// if Queue is not full -> enqueue the data
		xQueueSendFromISR(input_data_queue_handle, (void*)&user_data, NULL);
 8000ec8:	4b1a      	ldr	r3, [pc, #104]	; (8000f34 <HAL_UART_RxCpltCallback+0x84>)
 8000eca:	6818      	ldr	r0, [r3, #0]
 8000ecc:	2300      	movs	r3, #0
 8000ece:	2200      	movs	r2, #0
 8000ed0:	4919      	ldr	r1, [pc, #100]	; (8000f38 <HAL_UART_RxCpltCallback+0x88>)
 8000ed2:	f004 f873 	bl	8004fbc <xQueueGenericSendFromISR>
 8000ed6:	e013      	b.n	8000f00 <HAL_UART_RxCpltCallback+0x50>
	}
	else
	{
		// Queue is full
		if(user_data == '\n') // Check if the inserted data is ENTER (\n)
 8000ed8:	4b17      	ldr	r3, [pc, #92]	; (8000f38 <HAL_UART_RxCpltCallback+0x88>)
 8000eda:	781b      	ldrb	r3, [r3, #0]
 8000edc:	b2db      	uxtb	r3, r3
 8000ede:	2b0a      	cmp	r3, #10
 8000ee0:	d10e      	bne.n	8000f00 <HAL_UART_RxCpltCallback+0x50>
		{
			uint8_t dummy;
			// if the data is \n -> make sure the last byte of the queue is '\n'
			xQueueReceiveFromISR(input_data_queue_handle, (void*)&dummy, NULL);
 8000ee2:	4b14      	ldr	r3, [pc, #80]	; (8000f34 <HAL_UART_RxCpltCallback+0x84>)
 8000ee4:	681b      	ldr	r3, [r3, #0]
 8000ee6:	f107 010f 	add.w	r1, r7, #15
 8000eea:	2200      	movs	r2, #0
 8000eec:	4618      	mov	r0, r3
 8000eee:	f004 f9ef 	bl	80052d0 <xQueueReceiveFromISR>
			xQueueSendFromISR(input_data_queue_handle, (void*)&user_data, NULL);
 8000ef2:	4b10      	ldr	r3, [pc, #64]	; (8000f34 <HAL_UART_RxCpltCallback+0x84>)
 8000ef4:	6818      	ldr	r0, [r3, #0]
 8000ef6:	2300      	movs	r3, #0
 8000ef8:	2200      	movs	r2, #0
 8000efa:	490f      	ldr	r1, [pc, #60]	; (8000f38 <HAL_UART_RxCpltCallback+0x88>)
 8000efc:	f004 f85e 	bl	8004fbc <xQueueGenericSendFromISR>
		}
	}
	// Send notification to command handling task if user data is \n
	if(user_data == '\n')
 8000f00:	4b0d      	ldr	r3, [pc, #52]	; (8000f38 <HAL_UART_RxCpltCallback+0x88>)
 8000f02:	781b      	ldrb	r3, [r3, #0]
 8000f04:	b2db      	uxtb	r3, r3
 8000f06:	2b0a      	cmp	r3, #10
 8000f08:	d10a      	bne.n	8000f20 <HAL_UART_RxCpltCallback+0x70>
	{
		xTaskNotifyFromISR(command_handling_task_handle, 0, eNoAction, NULL);
 8000f0a:	4b0c      	ldr	r3, [pc, #48]	; (8000f3c <HAL_UART_RxCpltCallback+0x8c>)
 8000f0c:	6818      	ldr	r0, [r3, #0]
 8000f0e:	2300      	movs	r3, #0
 8000f10:	9301      	str	r3, [sp, #4]
 8000f12:	2300      	movs	r3, #0
 8000f14:	9300      	str	r3, [sp, #0]
 8000f16:	2300      	movs	r3, #0
 8000f18:	2200      	movs	r2, #0
 8000f1a:	2100      	movs	r1, #0
 8000f1c:	f005 fb64 	bl	80065e8 <xTaskGenericNotifyFromISR>
	}

	// Enable UART data byte reception again in IT mode
	HAL_UART_Receive_IT(&huart2, (uint8_t*)&user_data, 1);
 8000f20:	2201      	movs	r2, #1
 8000f22:	4905      	ldr	r1, [pc, #20]	; (8000f38 <HAL_UART_RxCpltCallback+0x88>)
 8000f24:	4806      	ldr	r0, [pc, #24]	; (8000f40 <HAL_UART_RxCpltCallback+0x90>)
 8000f26:	f002 fe14 	bl	8003b52 <HAL_UART_Receive_IT>
}
 8000f2a:	bf00      	nop
 8000f2c:	3710      	adds	r7, #16
 8000f2e:	46bd      	mov	sp, r7
 8000f30:	bd80      	pop	{r7, pc}
 8000f32:	bf00      	nop
 8000f34:	20000128 	.word	0x20000128
 8000f38:	20000130 	.word	0x20000130
 8000f3c:	20000124 	.word	0x20000124
 8000f40:	200000d0 	.word	0x200000d0

08000f44 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000f44:	b580      	push	{r7, lr}
 8000f46:	b082      	sub	sp, #8
 8000f48:	af00      	add	r7, sp, #0
 8000f4a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	681b      	ldr	r3, [r3, #0]
 8000f50:	4a04      	ldr	r2, [pc, #16]	; (8000f64 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000f52:	4293      	cmp	r3, r2
 8000f54:	d101      	bne.n	8000f5a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000f56:	f000 fe7b 	bl	8001c50 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000f5a:	bf00      	nop
 8000f5c:	3708      	adds	r7, #8
 8000f5e:	46bd      	mov	sp, r7
 8000f60:	bd80      	pop	{r7, pc}
 8000f62:	bf00      	nop
 8000f64:	40001000 	.word	0x40001000

08000f68 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000f68:	b480      	push	{r7}
 8000f6a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000f6c:	b672      	cpsid	i
}
 8000f6e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000f70:	e7fe      	b.n	8000f70 <Error_Handler+0x8>
	...

08000f74 <show_time_date>:
 */

#include "main.h"

void show_time_date(void)
{
 8000f74:	b580      	push	{r7, lr}
 8000f76:	b08c      	sub	sp, #48	; 0x30
 8000f78:	af04      	add	r7, sp, #16
	RTC_TimeTypeDef rtc_time;

	static char *time = showtime;
	static char *date = showdate;

	memset(&rtc_date, 0, sizeof(rtc_date));
 8000f7a:	f107 0318 	add.w	r3, r7, #24
 8000f7e:	2204      	movs	r2, #4
 8000f80:	2100      	movs	r1, #0
 8000f82:	4618      	mov	r0, r3
 8000f84:	f006 fd30 	bl	80079e8 <memset>
	memset(&rtc_time, 0, sizeof(rtc_time));
 8000f88:	1d3b      	adds	r3, r7, #4
 8000f8a:	2214      	movs	r2, #20
 8000f8c:	2100      	movs	r1, #0
 8000f8e:	4618      	mov	r0, r3
 8000f90:	f006 fd2a 	bl	80079e8 <memset>

	// get the rtc current time
	HAL_RTC_GetTime(&hrtc, &rtc_time, RTC_FORMAT_BIN);
 8000f94:	1d3b      	adds	r3, r7, #4
 8000f96:	2200      	movs	r2, #0
 8000f98:	4619      	mov	r1, r3
 8000f9a:	4821      	ldr	r0, [pc, #132]	; (8001020 <show_time_date+0xac>)
 8000f9c:	f002 f85e 	bl	800305c <HAL_RTC_GetTime>
	// get the rtc current date
	HAL_RTC_GetDate(&hrtc, &rtc_date, RTC_FORMAT_BIN);
 8000fa0:	f107 0318 	add.w	r3, r7, #24
 8000fa4:	2200      	movs	r2, #0
 8000fa6:	4619      	mov	r1, r3
 8000fa8:	481d      	ldr	r0, [pc, #116]	; (8001020 <show_time_date+0xac>)
 8000faa:	f002 f939 	bl	8003220 <HAL_RTC_GetDate>

	char *format;
	format = (rtc_time.TimeFormat == RTC_HOURFORMAT12_AM) ? "AM" : "PM";
 8000fae:	79fb      	ldrb	r3, [r7, #7]
 8000fb0:	2b00      	cmp	r3, #0
 8000fb2:	d101      	bne.n	8000fb8 <show_time_date+0x44>
 8000fb4:	4b1b      	ldr	r3, [pc, #108]	; (8001024 <show_time_date+0xb0>)
 8000fb6:	e000      	b.n	8000fba <show_time_date+0x46>
 8000fb8:	4b1b      	ldr	r3, [pc, #108]	; (8001028 <show_time_date+0xb4>)
 8000fba:	61fb      	str	r3, [r7, #28]

	// display time format: hh:mm:ss [AM/PM]
	sprintf((char*)showtime, "%s:\t%02d:%02d:%02d [%s", "\nCurrent Time&Date", rtc_time.Hours, rtc_time.Minutes, rtc_time.Seconds, format);
 8000fbc:	793b      	ldrb	r3, [r7, #4]
 8000fbe:	4618      	mov	r0, r3
 8000fc0:	797b      	ldrb	r3, [r7, #5]
 8000fc2:	461a      	mov	r2, r3
 8000fc4:	79bb      	ldrb	r3, [r7, #6]
 8000fc6:	4619      	mov	r1, r3
 8000fc8:	69fb      	ldr	r3, [r7, #28]
 8000fca:	9302      	str	r3, [sp, #8]
 8000fcc:	9101      	str	r1, [sp, #4]
 8000fce:	9200      	str	r2, [sp, #0]
 8000fd0:	4603      	mov	r3, r0
 8000fd2:	4a16      	ldr	r2, [pc, #88]	; (800102c <show_time_date+0xb8>)
 8000fd4:	4916      	ldr	r1, [pc, #88]	; (8001030 <show_time_date+0xbc>)
 8000fd6:	4817      	ldr	r0, [pc, #92]	; (8001034 <show_time_date+0xc0>)
 8000fd8:	f006 fd0e 	bl	80079f8 <siprintf>
	xQueueSend(print_queue_handle, &time, portMAX_DELAY);
 8000fdc:	4b16      	ldr	r3, [pc, #88]	; (8001038 <show_time_date+0xc4>)
 8000fde:	6818      	ldr	r0, [r3, #0]
 8000fe0:	2300      	movs	r3, #0
 8000fe2:	f04f 32ff 	mov.w	r2, #4294967295
 8000fe6:	4915      	ldr	r1, [pc, #84]	; (800103c <show_time_date+0xc8>)
 8000fe8:	f003 feea 	bl	8004dc0 <xQueueGenericSend>

	// display date format: date-month-year
	sprintf((char*)showdate, "\t%02d-%02d-%2d\n", rtc_date.Month, rtc_date.Date, 2000 + rtc_date.Year);
 8000fec:	7e7b      	ldrb	r3, [r7, #25]
 8000fee:	461a      	mov	r2, r3
 8000ff0:	7ebb      	ldrb	r3, [r7, #26]
 8000ff2:	4619      	mov	r1, r3
 8000ff4:	7efb      	ldrb	r3, [r7, #27]
 8000ff6:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 8000ffa:	9300      	str	r3, [sp, #0]
 8000ffc:	460b      	mov	r3, r1
 8000ffe:	4910      	ldr	r1, [pc, #64]	; (8001040 <show_time_date+0xcc>)
 8001000:	4810      	ldr	r0, [pc, #64]	; (8001044 <show_time_date+0xd0>)
 8001002:	f006 fcf9 	bl	80079f8 <siprintf>
	xQueueSend(print_queue_handle, &date, portMAX_DELAY);
 8001006:	4b0c      	ldr	r3, [pc, #48]	; (8001038 <show_time_date+0xc4>)
 8001008:	6818      	ldr	r0, [r3, #0]
 800100a:	2300      	movs	r3, #0
 800100c:	f04f 32ff 	mov.w	r2, #4294967295
 8001010:	490d      	ldr	r1, [pc, #52]	; (8001048 <show_time_date+0xd4>)
 8001012:	f003 fed5 	bl	8004dc0 <xQueueGenericSend>
}
 8001016:	bf00      	nop
 8001018:	3720      	adds	r7, #32
 800101a:	46bd      	mov	sp, r7
 800101c:	bd80      	pop	{r7, pc}
 800101e:	bf00      	nop
 8001020:	200000b0 	.word	0x200000b0
 8001024:	080082fc 	.word	0x080082fc
 8001028:	08008300 	.word	0x08008300
 800102c:	08008304 	.word	0x08008304
 8001030:	08008318 	.word	0x08008318
 8001034:	20000144 	.word	0x20000144
 8001038:	2000012c 	.word	0x2000012c
 800103c:	20000008 	.word	0x20000008
 8001040:	08008330 	.word	0x08008330
 8001044:	2000016c 	.word	0x2000016c
 8001048:	2000000c 	.word	0x2000000c

0800104c <rtc_configure_time>:

void rtc_configure_time(RTC_TimeTypeDef *time)
{
 800104c:	b580      	push	{r7, lr}
 800104e:	b082      	sub	sp, #8
 8001050:	af00      	add	r7, sp, #0
 8001052:	6078      	str	r0, [r7, #4]
	time->TimeFormat = RTC_HOURFORMAT12_AM;
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	2200      	movs	r2, #0
 8001058:	70da      	strb	r2, [r3, #3]

	HAL_RTC_SetTime(&hrtc, time, RTC_FORMAT_BIN);
 800105a:	2200      	movs	r2, #0
 800105c:	6879      	ldr	r1, [r7, #4]
 800105e:	4803      	ldr	r0, [pc, #12]	; (800106c <rtc_configure_time+0x20>)
 8001060:	f001 ff62 	bl	8002f28 <HAL_RTC_SetTime>
}
 8001064:	bf00      	nop
 8001066:	3708      	adds	r7, #8
 8001068:	46bd      	mov	sp, r7
 800106a:	bd80      	pop	{r7, pc}
 800106c:	200000b0 	.word	0x200000b0

08001070 <rtc_configure_date>:

void rtc_configure_date(RTC_DateTypeDef *date)
{
 8001070:	b580      	push	{r7, lr}
 8001072:	b082      	sub	sp, #8
 8001074:	af00      	add	r7, sp, #0
 8001076:	6078      	str	r0, [r7, #4]
	HAL_RTC_SetDate(&hrtc, date, RTC_FORMAT_BIN);
 8001078:	2200      	movs	r2, #0
 800107a:	6879      	ldr	r1, [r7, #4]
 800107c:	4803      	ldr	r0, [pc, #12]	; (800108c <rtc_configure_date+0x1c>)
 800107e:	f002 f84b 	bl	8003118 <HAL_RTC_SetDate>
}
 8001082:	bf00      	nop
 8001084:	3708      	adds	r7, #8
 8001086:	46bd      	mov	sp, r7
 8001088:	bd80      	pop	{r7, pc}
 800108a:	bf00      	nop
 800108c:	200000b0 	.word	0x200000b0

08001090 <validate_rtc_information>:

int validate_rtc_information(RTC_TimeTypeDef *time, RTC_DateTypeDef *date)
{
 8001090:	b480      	push	{r7}
 8001092:	b083      	sub	sp, #12
 8001094:	af00      	add	r7, sp, #0
 8001096:	6078      	str	r0, [r7, #4]
 8001098:	6039      	str	r1, [r7, #0]
	if(time)
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	2b00      	cmp	r3, #0
 800109e:	d00d      	beq.n	80010bc <validate_rtc_information+0x2c>
	{
		if((time->Hours > 12) || (time->Minutes > 59) || (time->Seconds > 59))
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	781b      	ldrb	r3, [r3, #0]
 80010a4:	2b0c      	cmp	r3, #12
 80010a6:	d807      	bhi.n	80010b8 <validate_rtc_information+0x28>
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	785b      	ldrb	r3, [r3, #1]
 80010ac:	2b3b      	cmp	r3, #59	; 0x3b
 80010ae:	d803      	bhi.n	80010b8 <validate_rtc_information+0x28>
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	789b      	ldrb	r3, [r3, #2]
 80010b4:	2b3b      	cmp	r3, #59	; 0x3b
 80010b6:	d901      	bls.n	80010bc <validate_rtc_information+0x2c>
			return 1;
 80010b8:	2301      	movs	r3, #1
 80010ba:	e015      	b.n	80010e8 <validate_rtc_information+0x58>
	}

	if(date)
 80010bc:	683b      	ldr	r3, [r7, #0]
 80010be:	2b00      	cmp	r3, #0
 80010c0:	d011      	beq.n	80010e6 <validate_rtc_information+0x56>
	{
		if((date->Date > 31) || (date->WeekDay > 7) || (date->Year > 99) || (date->Month > 12))
 80010c2:	683b      	ldr	r3, [r7, #0]
 80010c4:	789b      	ldrb	r3, [r3, #2]
 80010c6:	2b1f      	cmp	r3, #31
 80010c8:	d80b      	bhi.n	80010e2 <validate_rtc_information+0x52>
 80010ca:	683b      	ldr	r3, [r7, #0]
 80010cc:	781b      	ldrb	r3, [r3, #0]
 80010ce:	2b07      	cmp	r3, #7
 80010d0:	d807      	bhi.n	80010e2 <validate_rtc_information+0x52>
 80010d2:	683b      	ldr	r3, [r7, #0]
 80010d4:	78db      	ldrb	r3, [r3, #3]
 80010d6:	2b63      	cmp	r3, #99	; 0x63
 80010d8:	d803      	bhi.n	80010e2 <validate_rtc_information+0x52>
 80010da:	683b      	ldr	r3, [r7, #0]
 80010dc:	785b      	ldrb	r3, [r3, #1]
 80010de:	2b0c      	cmp	r3, #12
 80010e0:	d901      	bls.n	80010e6 <validate_rtc_information+0x56>
			return 1;
 80010e2:	2301      	movs	r3, #1
 80010e4:	e000      	b.n	80010e8 <validate_rtc_information+0x58>
	}

	return 0;
 80010e6:	2300      	movs	r3, #0
}
 80010e8:	4618      	mov	r0, r3
 80010ea:	370c      	adds	r7, #12
 80010ec:	46bd      	mov	sp, r7
 80010ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f2:	4770      	bx	lr

080010f4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80010f4:	b580      	push	{r7, lr}
 80010f6:	b082      	sub	sp, #8
 80010f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80010fa:	2300      	movs	r3, #0
 80010fc:	607b      	str	r3, [r7, #4]
 80010fe:	4b10      	ldr	r3, [pc, #64]	; (8001140 <HAL_MspInit+0x4c>)
 8001100:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001102:	4a0f      	ldr	r2, [pc, #60]	; (8001140 <HAL_MspInit+0x4c>)
 8001104:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001108:	6453      	str	r3, [r2, #68]	; 0x44
 800110a:	4b0d      	ldr	r3, [pc, #52]	; (8001140 <HAL_MspInit+0x4c>)
 800110c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800110e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001112:	607b      	str	r3, [r7, #4]
 8001114:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001116:	2300      	movs	r3, #0
 8001118:	603b      	str	r3, [r7, #0]
 800111a:	4b09      	ldr	r3, [pc, #36]	; (8001140 <HAL_MspInit+0x4c>)
 800111c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800111e:	4a08      	ldr	r2, [pc, #32]	; (8001140 <HAL_MspInit+0x4c>)
 8001120:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001124:	6413      	str	r3, [r2, #64]	; 0x40
 8001126:	4b06      	ldr	r3, [pc, #24]	; (8001140 <HAL_MspInit+0x4c>)
 8001128:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800112a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800112e:	603b      	str	r3, [r7, #0]
 8001130:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */
  vInitPrioGroupValue();
 8001132:	f006 f881 	bl	8007238 <vInitPrioGroupValue>
  /* USER CODE END MspInit 1 */
}
 8001136:	bf00      	nop
 8001138:	3708      	adds	r7, #8
 800113a:	46bd      	mov	sp, r7
 800113c:	bd80      	pop	{r7, pc}
 800113e:	bf00      	nop
 8001140:	40023800 	.word	0x40023800

08001144 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8001144:	b580      	push	{r7, lr}
 8001146:	b086      	sub	sp, #24
 8001148:	af00      	add	r7, sp, #0
 800114a:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800114c:	f107 0308 	add.w	r3, r7, #8
 8001150:	2200      	movs	r2, #0
 8001152:	601a      	str	r2, [r3, #0]
 8001154:	605a      	str	r2, [r3, #4]
 8001156:	609a      	str	r2, [r3, #8]
 8001158:	60da      	str	r2, [r3, #12]
  if(hrtc->Instance==RTC)
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	681b      	ldr	r3, [r3, #0]
 800115e:	4a0c      	ldr	r2, [pc, #48]	; (8001190 <HAL_RTC_MspInit+0x4c>)
 8001160:	4293      	cmp	r3, r2
 8001162:	d111      	bne.n	8001188 <HAL_RTC_MspInit+0x44>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8001164:	2302      	movs	r3, #2
 8001166:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8001168:	f44f 7300 	mov.w	r3, #512	; 0x200
 800116c:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800116e:	f107 0308 	add.w	r3, r7, #8
 8001172:	4618      	mov	r0, r3
 8001174:	f001 fd80 	bl	8002c78 <HAL_RCCEx_PeriphCLKConfig>
 8001178:	4603      	mov	r3, r0
 800117a:	2b00      	cmp	r3, #0
 800117c:	d001      	beq.n	8001182 <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 800117e:	f7ff fef3 	bl	8000f68 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8001182:	4b04      	ldr	r3, [pc, #16]	; (8001194 <HAL_RTC_MspInit+0x50>)
 8001184:	2201      	movs	r2, #1
 8001186:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8001188:	bf00      	nop
 800118a:	3718      	adds	r7, #24
 800118c:	46bd      	mov	sp, r7
 800118e:	bd80      	pop	{r7, pc}
 8001190:	40002800 	.word	0x40002800
 8001194:	42470e3c 	.word	0x42470e3c

08001198 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001198:	b580      	push	{r7, lr}
 800119a:	b08a      	sub	sp, #40	; 0x28
 800119c:	af00      	add	r7, sp, #0
 800119e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011a0:	f107 0314 	add.w	r3, r7, #20
 80011a4:	2200      	movs	r2, #0
 80011a6:	601a      	str	r2, [r3, #0]
 80011a8:	605a      	str	r2, [r3, #4]
 80011aa:	609a      	str	r2, [r3, #8]
 80011ac:	60da      	str	r2, [r3, #12]
 80011ae:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	681b      	ldr	r3, [r3, #0]
 80011b4:	4a1d      	ldr	r2, [pc, #116]	; (800122c <HAL_UART_MspInit+0x94>)
 80011b6:	4293      	cmp	r3, r2
 80011b8:	d133      	bne.n	8001222 <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80011ba:	2300      	movs	r3, #0
 80011bc:	613b      	str	r3, [r7, #16]
 80011be:	4b1c      	ldr	r3, [pc, #112]	; (8001230 <HAL_UART_MspInit+0x98>)
 80011c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011c2:	4a1b      	ldr	r2, [pc, #108]	; (8001230 <HAL_UART_MspInit+0x98>)
 80011c4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80011c8:	6413      	str	r3, [r2, #64]	; 0x40
 80011ca:	4b19      	ldr	r3, [pc, #100]	; (8001230 <HAL_UART_MspInit+0x98>)
 80011cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80011d2:	613b      	str	r3, [r7, #16]
 80011d4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80011d6:	2300      	movs	r3, #0
 80011d8:	60fb      	str	r3, [r7, #12]
 80011da:	4b15      	ldr	r3, [pc, #84]	; (8001230 <HAL_UART_MspInit+0x98>)
 80011dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011de:	4a14      	ldr	r2, [pc, #80]	; (8001230 <HAL_UART_MspInit+0x98>)
 80011e0:	f043 0301 	orr.w	r3, r3, #1
 80011e4:	6313      	str	r3, [r2, #48]	; 0x30
 80011e6:	4b12      	ldr	r3, [pc, #72]	; (8001230 <HAL_UART_MspInit+0x98>)
 80011e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011ea:	f003 0301 	and.w	r3, r3, #1
 80011ee:	60fb      	str	r3, [r7, #12]
 80011f0:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80011f2:	230c      	movs	r3, #12
 80011f4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011f6:	2302      	movs	r3, #2
 80011f8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011fa:	2300      	movs	r3, #0
 80011fc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011fe:	2303      	movs	r3, #3
 8001200:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001202:	2307      	movs	r3, #7
 8001204:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001206:	f107 0314 	add.w	r3, r7, #20
 800120a:	4619      	mov	r1, r3
 800120c:	4809      	ldr	r0, [pc, #36]	; (8001234 <HAL_UART_MspInit+0x9c>)
 800120e:	f000 feb3 	bl	8001f78 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 6, 0);
 8001212:	2200      	movs	r2, #0
 8001214:	2106      	movs	r1, #6
 8001216:	2026      	movs	r0, #38	; 0x26
 8001218:	f000 fdf2 	bl	8001e00 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800121c:	2026      	movs	r0, #38	; 0x26
 800121e:	f000 fe0b 	bl	8001e38 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001222:	bf00      	nop
 8001224:	3728      	adds	r7, #40	; 0x28
 8001226:	46bd      	mov	sp, r7
 8001228:	bd80      	pop	{r7, pc}
 800122a:	bf00      	nop
 800122c:	40004400 	.word	0x40004400
 8001230:	40023800 	.word	0x40023800
 8001234:	40020000 	.word	0x40020000

08001238 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001238:	b580      	push	{r7, lr}
 800123a:	b08e      	sub	sp, #56	; 0x38
 800123c:	af00      	add	r7, sp, #0
 800123e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8001240:	2300      	movs	r3, #0
 8001242:	62fb      	str	r3, [r7, #44]	; 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8001244:	2300      	movs	r3, #0
 8001246:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8001248:	2300      	movs	r3, #0
 800124a:	60fb      	str	r3, [r7, #12]
 800124c:	4b33      	ldr	r3, [pc, #204]	; (800131c <HAL_InitTick+0xe4>)
 800124e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001250:	4a32      	ldr	r2, [pc, #200]	; (800131c <HAL_InitTick+0xe4>)
 8001252:	f043 0310 	orr.w	r3, r3, #16
 8001256:	6413      	str	r3, [r2, #64]	; 0x40
 8001258:	4b30      	ldr	r3, [pc, #192]	; (800131c <HAL_InitTick+0xe4>)
 800125a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800125c:	f003 0310 	and.w	r3, r3, #16
 8001260:	60fb      	str	r3, [r7, #12]
 8001262:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001264:	f107 0210 	add.w	r2, r7, #16
 8001268:	f107 0314 	add.w	r3, r7, #20
 800126c:	4611      	mov	r1, r2
 800126e:	4618      	mov	r0, r3
 8001270:	f001 fcd0 	bl	8002c14 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8001274:	6a3b      	ldr	r3, [r7, #32]
 8001276:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8001278:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800127a:	2b00      	cmp	r3, #0
 800127c:	d103      	bne.n	8001286 <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 800127e:	f001 fca1 	bl	8002bc4 <HAL_RCC_GetPCLK1Freq>
 8001282:	6378      	str	r0, [r7, #52]	; 0x34
 8001284:	e004      	b.n	8001290 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8001286:	f001 fc9d 	bl	8002bc4 <HAL_RCC_GetPCLK1Freq>
 800128a:	4603      	mov	r3, r0
 800128c:	005b      	lsls	r3, r3, #1
 800128e:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001290:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001292:	4a23      	ldr	r2, [pc, #140]	; (8001320 <HAL_InitTick+0xe8>)
 8001294:	fba2 2303 	umull	r2, r3, r2, r3
 8001298:	0c9b      	lsrs	r3, r3, #18
 800129a:	3b01      	subs	r3, #1
 800129c:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 800129e:	4b21      	ldr	r3, [pc, #132]	; (8001324 <HAL_InitTick+0xec>)
 80012a0:	4a21      	ldr	r2, [pc, #132]	; (8001328 <HAL_InitTick+0xf0>)
 80012a2:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 80012a4:	4b1f      	ldr	r3, [pc, #124]	; (8001324 <HAL_InitTick+0xec>)
 80012a6:	f240 32e7 	movw	r2, #999	; 0x3e7
 80012aa:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 80012ac:	4a1d      	ldr	r2, [pc, #116]	; (8001324 <HAL_InitTick+0xec>)
 80012ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80012b0:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 80012b2:	4b1c      	ldr	r3, [pc, #112]	; (8001324 <HAL_InitTick+0xec>)
 80012b4:	2200      	movs	r2, #0
 80012b6:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80012b8:	4b1a      	ldr	r3, [pc, #104]	; (8001324 <HAL_InitTick+0xec>)
 80012ba:	2200      	movs	r2, #0
 80012bc:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80012be:	4b19      	ldr	r3, [pc, #100]	; (8001324 <HAL_InitTick+0xec>)
 80012c0:	2200      	movs	r2, #0
 80012c2:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 80012c4:	4817      	ldr	r0, [pc, #92]	; (8001324 <HAL_InitTick+0xec>)
 80012c6:	f002 f8b7 	bl	8003438 <HAL_TIM_Base_Init>
 80012ca:	4603      	mov	r3, r0
 80012cc:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 80012d0:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80012d4:	2b00      	cmp	r3, #0
 80012d6:	d11b      	bne.n	8001310 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 80012d8:	4812      	ldr	r0, [pc, #72]	; (8001324 <HAL_InitTick+0xec>)
 80012da:	f002 f907 	bl	80034ec <HAL_TIM_Base_Start_IT>
 80012de:	4603      	mov	r3, r0
 80012e0:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 80012e4:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80012e8:	2b00      	cmp	r3, #0
 80012ea:	d111      	bne.n	8001310 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80012ec:	2036      	movs	r0, #54	; 0x36
 80012ee:	f000 fda3 	bl	8001e38 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	2b0f      	cmp	r3, #15
 80012f6:	d808      	bhi.n	800130a <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 80012f8:	2200      	movs	r2, #0
 80012fa:	6879      	ldr	r1, [r7, #4]
 80012fc:	2036      	movs	r0, #54	; 0x36
 80012fe:	f000 fd7f 	bl	8001e00 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001302:	4a0a      	ldr	r2, [pc, #40]	; (800132c <HAL_InitTick+0xf4>)
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	6013      	str	r3, [r2, #0]
 8001308:	e002      	b.n	8001310 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 800130a:	2301      	movs	r3, #1
 800130c:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8001310:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 8001314:	4618      	mov	r0, r3
 8001316:	3738      	adds	r7, #56	; 0x38
 8001318:	46bd      	mov	sp, r7
 800131a:	bd80      	pop	{r7, pc}
 800131c:	40023800 	.word	0x40023800
 8001320:	431bde83 	.word	0x431bde83
 8001324:	20000194 	.word	0x20000194
 8001328:	40001000 	.word	0x40001000
 800132c:	20000018 	.word	0x20000018

08001330 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001330:	b480      	push	{r7}
 8001332:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001334:	e7fe      	b.n	8001334 <NMI_Handler+0x4>

08001336 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001336:	b480      	push	{r7}
 8001338:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800133a:	e7fe      	b.n	800133a <HardFault_Handler+0x4>

0800133c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800133c:	b480      	push	{r7}
 800133e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001340:	e7fe      	b.n	8001340 <MemManage_Handler+0x4>

08001342 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001342:	b480      	push	{r7}
 8001344:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001346:	e7fe      	b.n	8001346 <BusFault_Handler+0x4>

08001348 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001348:	b480      	push	{r7}
 800134a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800134c:	e7fe      	b.n	800134c <UsageFault_Handler+0x4>

0800134e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800134e:	b480      	push	{r7}
 8001350:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001352:	bf00      	nop
 8001354:	46bd      	mov	sp, r7
 8001356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800135a:	4770      	bx	lr

0800135c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 800135c:	b580      	push	{r7, lr}
 800135e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001360:	4802      	ldr	r0, [pc, #8]	; (800136c <USART2_IRQHandler+0x10>)
 8001362:	f002 fc27 	bl	8003bb4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001366:	bf00      	nop
 8001368:	bd80      	pop	{r7, pc}
 800136a:	bf00      	nop
 800136c:	200000d0 	.word	0x200000d0

08001370 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001370:	b580      	push	{r7, lr}
 8001372:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001374:	4802      	ldr	r0, [pc, #8]	; (8001380 <TIM6_DAC_IRQHandler+0x10>)
 8001376:	f002 f929 	bl	80035cc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800137a:	bf00      	nop
 800137c:	bd80      	pop	{r7, pc}
 800137e:	bf00      	nop
 8001380:	20000194 	.word	0x20000194

08001384 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001384:	b580      	push	{r7, lr}
 8001386:	b086      	sub	sp, #24
 8001388:	af00      	add	r7, sp, #0
 800138a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800138c:	4a14      	ldr	r2, [pc, #80]	; (80013e0 <_sbrk+0x5c>)
 800138e:	4b15      	ldr	r3, [pc, #84]	; (80013e4 <_sbrk+0x60>)
 8001390:	1ad3      	subs	r3, r2, r3
 8001392:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001394:	697b      	ldr	r3, [r7, #20]
 8001396:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001398:	4b13      	ldr	r3, [pc, #76]	; (80013e8 <_sbrk+0x64>)
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	2b00      	cmp	r3, #0
 800139e:	d102      	bne.n	80013a6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80013a0:	4b11      	ldr	r3, [pc, #68]	; (80013e8 <_sbrk+0x64>)
 80013a2:	4a12      	ldr	r2, [pc, #72]	; (80013ec <_sbrk+0x68>)
 80013a4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80013a6:	4b10      	ldr	r3, [pc, #64]	; (80013e8 <_sbrk+0x64>)
 80013a8:	681a      	ldr	r2, [r3, #0]
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	4413      	add	r3, r2
 80013ae:	693a      	ldr	r2, [r7, #16]
 80013b0:	429a      	cmp	r2, r3
 80013b2:	d207      	bcs.n	80013c4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80013b4:	f006 fae0 	bl	8007978 <__errno>
 80013b8:	4603      	mov	r3, r0
 80013ba:	220c      	movs	r2, #12
 80013bc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80013be:	f04f 33ff 	mov.w	r3, #4294967295
 80013c2:	e009      	b.n	80013d8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80013c4:	4b08      	ldr	r3, [pc, #32]	; (80013e8 <_sbrk+0x64>)
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80013ca:	4b07      	ldr	r3, [pc, #28]	; (80013e8 <_sbrk+0x64>)
 80013cc:	681a      	ldr	r2, [r3, #0]
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	4413      	add	r3, r2
 80013d2:	4a05      	ldr	r2, [pc, #20]	; (80013e8 <_sbrk+0x64>)
 80013d4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80013d6:	68fb      	ldr	r3, [r7, #12]
}
 80013d8:	4618      	mov	r0, r3
 80013da:	3718      	adds	r7, #24
 80013dc:	46bd      	mov	sp, r7
 80013de:	bd80      	pop	{r7, pc}
 80013e0:	20020000 	.word	0x20020000
 80013e4:	00000400 	.word	0x00000400
 80013e8:	200001dc 	.word	0x200001dc
 80013ec:	20012fa0 	.word	0x20012fa0

080013f0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80013f0:	b480      	push	{r7}
 80013f2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80013f4:	4b06      	ldr	r3, [pc, #24]	; (8001410 <SystemInit+0x20>)
 80013f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80013fa:	4a05      	ldr	r2, [pc, #20]	; (8001410 <SystemInit+0x20>)
 80013fc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001400:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001404:	bf00      	nop
 8001406:	46bd      	mov	sp, r7
 8001408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800140c:	4770      	bx	lr
 800140e:	bf00      	nop
 8001410:	e000ed00 	.word	0xe000ed00

08001414 <menu_task>:
void process_command(command_t *cmd);

const char *msg_inv = "////Invalid option////\n";

void menu_task(void* parameters)
{
 8001414:	b580      	push	{r7, lr}
 8001416:	b088      	sub	sp, #32
 8001418:	af02      	add	r7, sp, #8
 800141a:	6078      	str	r0, [r7, #4]
	uint32_t cmd_addr;
	command_t *cmd;
	uint8_t option;
	const char* msg_menu = "===================\n"
 800141c:	4b2f      	ldr	r3, [pc, #188]	; (80014dc <menu_task+0xc8>)
 800141e:	60bb      	str	r3, [r7, #8]
													"Date and time      ---> 1 \n"
													"Exit               ---> 2 \n"
													"Enter your choice here:   \n";
	while(1)
	{
		xQueueSend(print_queue_handle, &msg_menu, portMAX_DELAY);
 8001420:	4b2f      	ldr	r3, [pc, #188]	; (80014e0 <menu_task+0xcc>)
 8001422:	6818      	ldr	r0, [r3, #0]
 8001424:	f107 0108 	add.w	r1, r7, #8
 8001428:	2300      	movs	r3, #0
 800142a:	f04f 32ff 	mov.w	r2, #4294967295
 800142e:	f003 fcc7 	bl	8004dc0 <xQueueGenericSend>
		// wait for menu commands
		xTaskNotifyWait(0, 0, &cmd_addr, portMAX_DELAY);
 8001432:	f107 030c 	add.w	r3, r7, #12
 8001436:	f04f 32ff 	mov.w	r2, #4294967295
 800143a:	9200      	str	r2, [sp, #0]
 800143c:	2200      	movs	r2, #0
 800143e:	2100      	movs	r1, #0
 8001440:	2000      	movs	r0, #0
 8001442:	f004 ff71 	bl	8006328 <xTaskGenericNotifyWait>
		cmd = (command_t*)cmd_addr;
 8001446:	68fb      	ldr	r3, [r7, #12]
 8001448:	617b      	str	r3, [r7, #20]
		if(cmd->len == 1)
 800144a:	697b      	ldr	r3, [r7, #20]
 800144c:	68db      	ldr	r3, [r3, #12]
 800144e:	2b01      	cmp	r3, #1
 8001450:	d130      	bne.n	80014b4 <menu_task+0xa0>
		{
			option = cmd->payload[0] - 48; // convert ascii to number by subtracting to 48
 8001452:	697b      	ldr	r3, [r7, #20]
 8001454:	781b      	ldrb	r3, [r3, #0]
 8001456:	3b30      	subs	r3, #48	; 0x30
 8001458:	74fb      	strb	r3, [r7, #19]
			switch(option)
 800145a:	7cfb      	ldrb	r3, [r7, #19]
 800145c:	2b02      	cmp	r3, #2
 800145e:	d032      	beq.n	80014c6 <menu_task+0xb2>
 8001460:	2b02      	cmp	r3, #2
 8001462:	dc1e      	bgt.n	80014a2 <menu_task+0x8e>
 8001464:	2b00      	cmp	r3, #0
 8001466:	d002      	beq.n	800146e <menu_task+0x5a>
 8001468:	2b01      	cmp	r3, #1
 800146a:	d00d      	beq.n	8001488 <menu_task+0x74>
 800146c:	e019      	b.n	80014a2 <menu_task+0x8e>
			{
			case 0:
			{
				curr_state = sLedEffect;
 800146e:	4b1d      	ldr	r3, [pc, #116]	; (80014e4 <menu_task+0xd0>)
 8001470:	2201      	movs	r2, #1
 8001472:	701a      	strb	r2, [r3, #0]
				xTaskNotify(led_task_handle, 0, eNoAction);
 8001474:	4b1c      	ldr	r3, [pc, #112]	; (80014e8 <menu_task+0xd4>)
 8001476:	6818      	ldr	r0, [r3, #0]
 8001478:	2300      	movs	r3, #0
 800147a:	9300      	str	r3, [sp, #0]
 800147c:	2300      	movs	r3, #0
 800147e:	2200      	movs	r2, #0
 8001480:	2100      	movs	r1, #0
 8001482:	f004 ffd1 	bl	8006428 <xTaskGenericNotify>
				break;
 8001486:	e01f      	b.n	80014c8 <menu_task+0xb4>
			}
			case 1:
			{
				curr_state = sRtcMenu;
 8001488:	4b16      	ldr	r3, [pc, #88]	; (80014e4 <menu_task+0xd0>)
 800148a:	2202      	movs	r2, #2
 800148c:	701a      	strb	r2, [r3, #0]
				xTaskNotify(rtc_task_handle, 0, eNoAction);
 800148e:	4b17      	ldr	r3, [pc, #92]	; (80014ec <menu_task+0xd8>)
 8001490:	6818      	ldr	r0, [r3, #0]
 8001492:	2300      	movs	r3, #0
 8001494:	9300      	str	r3, [sp, #0]
 8001496:	2300      	movs	r3, #0
 8001498:	2200      	movs	r2, #0
 800149a:	2100      	movs	r1, #0
 800149c:	f004 ffc4 	bl	8006428 <xTaskGenericNotify>
				break;
 80014a0:	e012      	b.n	80014c8 <menu_task+0xb4>
			case 2: // Exit option

				break;
			default:
			{
				xQueueSend(print_queue_handle, &msg_inv, portMAX_DELAY);
 80014a2:	4b0f      	ldr	r3, [pc, #60]	; (80014e0 <menu_task+0xcc>)
 80014a4:	6818      	ldr	r0, [r3, #0]
 80014a6:	2300      	movs	r3, #0
 80014a8:	f04f 32ff 	mov.w	r2, #4294967295
 80014ac:	4910      	ldr	r1, [pc, #64]	; (80014f0 <menu_task+0xdc>)
 80014ae:	f003 fc87 	bl	8004dc0 <xQueueGenericSend>
				continue;
 80014b2:	e012      	b.n	80014da <menu_task+0xc6>
			}
		}
		else
		{
			// invalid entry
			xQueueSend(print_queue_handle, &msg_inv, portMAX_DELAY);
 80014b4:	4b0a      	ldr	r3, [pc, #40]	; (80014e0 <menu_task+0xcc>)
 80014b6:	6818      	ldr	r0, [r3, #0]
 80014b8:	2300      	movs	r3, #0
 80014ba:	f04f 32ff 	mov.w	r2, #4294967295
 80014be:	490c      	ldr	r1, [pc, #48]	; (80014f0 <menu_task+0xdc>)
 80014c0:	f003 fc7e 	bl	8004dc0 <xQueueGenericSend>
			continue;
 80014c4:	e009      	b.n	80014da <menu_task+0xc6>
				break;
 80014c6:	bf00      	nop
		}
		// wait to run again when some other task notifies
		xTaskNotifyWait(0,0,NULL,portMAX_DELAY);
 80014c8:	f04f 33ff 	mov.w	r3, #4294967295
 80014cc:	9300      	str	r3, [sp, #0]
 80014ce:	2300      	movs	r3, #0
 80014d0:	2200      	movs	r2, #0
 80014d2:	2100      	movs	r1, #0
 80014d4:	2000      	movs	r0, #0
 80014d6:	f004 ff27 	bl	8006328 <xTaskGenericNotifyWait>
		xQueueSend(print_queue_handle, &msg_menu, portMAX_DELAY);
 80014da:	e7a1      	b.n	8001420 <menu_task+0xc>
 80014dc:	08008358 	.word	0x08008358
 80014e0:	2000012c 	.word	0x2000012c
 80014e4:	20000131 	.word	0x20000131
 80014e8:	20000118 	.word	0x20000118
 80014ec:	2000011c 	.word	0x2000011c
 80014f0:	20000014 	.word	0x20000014

080014f4 <led_task>:
	}
}

void led_task(void* parameters)
{
 80014f4:	b580      	push	{r7, lr}
 80014f6:	b088      	sub	sp, #32
 80014f8:	af02      	add	r7, sp, #8
 80014fa:	6078      	str	r0, [r7, #4]
	uint32_t cmd_addr;
	command_t *cmd;
	const char* msg_led = "===========================\n"
 80014fc:	4b3e      	ldr	r3, [pc, #248]	; (80015f8 <led_task+0x104>)
 80014fe:	60fb      	str	r3, [r7, #12]
												"(none, e1, e2, e3, e4) \n"
												"Enter your choice here:    \n";
	while(1)
	{
		// Wait for notification
		xTaskNotifyWait(0,0,NULL, portMAX_DELAY);
 8001500:	f04f 33ff 	mov.w	r3, #4294967295
 8001504:	9300      	str	r3, [sp, #0]
 8001506:	2300      	movs	r3, #0
 8001508:	2200      	movs	r2, #0
 800150a:	2100      	movs	r1, #0
 800150c:	2000      	movs	r0, #0
 800150e:	f004 ff0b 	bl	8006328 <xTaskGenericNotifyWait>
		// Print LED Menu
		xQueueSend(print_queue_handle, &msg_led, portMAX_DELAY);
 8001512:	4b3a      	ldr	r3, [pc, #232]	; (80015fc <led_task+0x108>)
 8001514:	6818      	ldr	r0, [r3, #0]
 8001516:	f107 010c 	add.w	r1, r7, #12
 800151a:	2300      	movs	r3, #0
 800151c:	f04f 32ff 	mov.w	r2, #4294967295
 8001520:	f003 fc4e 	bl	8004dc0 <xQueueGenericSend>
		// Wait for LED command
		xTaskNotifyWait(0, 0, &cmd_addr, portMAX_DELAY);
 8001524:	f107 0310 	add.w	r3, r7, #16
 8001528:	f04f 32ff 	mov.w	r2, #4294967295
 800152c:	9200      	str	r2, [sp, #0]
 800152e:	2200      	movs	r2, #0
 8001530:	2100      	movs	r1, #0
 8001532:	2000      	movs	r0, #0
 8001534:	f004 fef8 	bl	8006328 <xTaskGenericNotifyWait>
		cmd = (command_t*)cmd_addr;
 8001538:	693b      	ldr	r3, [r7, #16]
 800153a:	617b      	str	r3, [r7, #20]
		if(cmd->len <= 4)
 800153c:	697b      	ldr	r3, [r7, #20]
 800153e:	68db      	ldr	r3, [r3, #12]
 8001540:	2b04      	cmp	r3, #4
 8001542:	d843      	bhi.n	80015cc <led_task+0xd8>
		{
			if(! strcmp((char*)cmd->payload, "none"))
 8001544:	697b      	ldr	r3, [r7, #20]
 8001546:	492e      	ldr	r1, [pc, #184]	; (8001600 <led_task+0x10c>)
 8001548:	4618      	mov	r0, r3
 800154a:	f7fe fe41 	bl	80001d0 <strcmp>
 800154e:	4603      	mov	r3, r0
 8001550:	2b00      	cmp	r3, #0
 8001552:	d102      	bne.n	800155a <led_task+0x66>
				led_effect_stop();
 8001554:	f7ff f826 	bl	80005a4 <led_effect_stop>
 8001558:	e040      	b.n	80015dc <led_task+0xe8>
			else if (! strcmp((char*)cmd->payload, "e1"))
 800155a:	697b      	ldr	r3, [r7, #20]
 800155c:	4929      	ldr	r1, [pc, #164]	; (8001604 <led_task+0x110>)
 800155e:	4618      	mov	r0, r3
 8001560:	f7fe fe36 	bl	80001d0 <strcmp>
 8001564:	4603      	mov	r3, r0
 8001566:	2b00      	cmp	r3, #0
 8001568:	d103      	bne.n	8001572 <led_task+0x7e>
				led_effect(1);
 800156a:	2001      	movs	r0, #1
 800156c:	f7ff f83a 	bl	80005e4 <led_effect>
 8001570:	e034      	b.n	80015dc <led_task+0xe8>
			else if (! strcmp((char*)cmd->payload, "e2"))
 8001572:	697b      	ldr	r3, [r7, #20]
 8001574:	4924      	ldr	r1, [pc, #144]	; (8001608 <led_task+0x114>)
 8001576:	4618      	mov	r0, r3
 8001578:	f7fe fe2a 	bl	80001d0 <strcmp>
 800157c:	4603      	mov	r3, r0
 800157e:	2b00      	cmp	r3, #0
 8001580:	d103      	bne.n	800158a <led_task+0x96>
				led_effect(2);
 8001582:	2002      	movs	r0, #2
 8001584:	f7ff f82e 	bl	80005e4 <led_effect>
 8001588:	e028      	b.n	80015dc <led_task+0xe8>
			else if (! strcmp((char*)cmd->payload, "e3"))
 800158a:	697b      	ldr	r3, [r7, #20]
 800158c:	491f      	ldr	r1, [pc, #124]	; (800160c <led_task+0x118>)
 800158e:	4618      	mov	r0, r3
 8001590:	f7fe fe1e 	bl	80001d0 <strcmp>
 8001594:	4603      	mov	r3, r0
 8001596:	2b00      	cmp	r3, #0
 8001598:	d103      	bne.n	80015a2 <led_task+0xae>
				led_effect(3);
 800159a:	2003      	movs	r0, #3
 800159c:	f7ff f822 	bl	80005e4 <led_effect>
 80015a0:	e01c      	b.n	80015dc <led_task+0xe8>
			else if (! strcmp((char*)cmd->payload, "e4"))
 80015a2:	697b      	ldr	r3, [r7, #20]
 80015a4:	491a      	ldr	r1, [pc, #104]	; (8001610 <led_task+0x11c>)
 80015a6:	4618      	mov	r0, r3
 80015a8:	f7fe fe12 	bl	80001d0 <strcmp>
 80015ac:	4603      	mov	r3, r0
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d103      	bne.n	80015ba <led_task+0xc6>
				led_effect(4);
 80015b2:	2004      	movs	r0, #4
 80015b4:	f7ff f816 	bl	80005e4 <led_effect>
 80015b8:	e010      	b.n	80015dc <led_task+0xe8>
			else
				// Print invalid message
				xQueueSend(print_queue_handle, &msg_inv, portMAX_DELAY);
 80015ba:	4b10      	ldr	r3, [pc, #64]	; (80015fc <led_task+0x108>)
 80015bc:	6818      	ldr	r0, [r3, #0]
 80015be:	2300      	movs	r3, #0
 80015c0:	f04f 32ff 	mov.w	r2, #4294967295
 80015c4:	4913      	ldr	r1, [pc, #76]	; (8001614 <led_task+0x120>)
 80015c6:	f003 fbfb 	bl	8004dc0 <xQueueGenericSend>
 80015ca:	e007      	b.n	80015dc <led_task+0xe8>
		}
		else
			//print invalid message
			xQueueSend(print_queue_handle, &msg_inv, portMAX_DELAY);
 80015cc:	4b0b      	ldr	r3, [pc, #44]	; (80015fc <led_task+0x108>)
 80015ce:	6818      	ldr	r0, [r3, #0]
 80015d0:	2300      	movs	r3, #0
 80015d2:	f04f 32ff 	mov.w	r2, #4294967295
 80015d6:	490f      	ldr	r1, [pc, #60]	; (8001614 <led_task+0x120>)
 80015d8:	f003 fbf2 	bl	8004dc0 <xQueueGenericSend>

		curr_state = sMainMenu;
 80015dc:	4b0e      	ldr	r3, [pc, #56]	; (8001618 <led_task+0x124>)
 80015de:	2200      	movs	r2, #0
 80015e0:	701a      	strb	r2, [r3, #0]

		xTaskNotify(menu_task_handle,0,eNoAction);
 80015e2:	4b0e      	ldr	r3, [pc, #56]	; (800161c <led_task+0x128>)
 80015e4:	6818      	ldr	r0, [r3, #0]
 80015e6:	2300      	movs	r3, #0
 80015e8:	9300      	str	r3, [sp, #0]
 80015ea:	2300      	movs	r3, #0
 80015ec:	2200      	movs	r2, #0
 80015ee:	2100      	movs	r1, #0
 80015f0:	f004 ff1a 	bl	8006428 <xTaskGenericNotify>
		xTaskNotifyWait(0,0,NULL, portMAX_DELAY);
 80015f4:	e784      	b.n	8001500 <led_task+0xc>
 80015f6:	bf00      	nop
 80015f8:	08008404 	.word	0x08008404
 80015fc:	2000012c 	.word	0x2000012c
 8001600:	08008490 	.word	0x08008490
 8001604:	08008498 	.word	0x08008498
 8001608:	0800849c 	.word	0x0800849c
 800160c:	080084a0 	.word	0x080084a0
 8001610:	080084a4 	.word	0x080084a4
 8001614:	20000014 	.word	0x20000014
 8001618:	20000131 	.word	0x20000131
 800161c:	20000114 	.word	0x20000114

08001620 <getnumber>:
	}
}

uint8_t getnumber(uint8_t *p, int len)
{
 8001620:	b480      	push	{r7}
 8001622:	b085      	sub	sp, #20
 8001624:	af00      	add	r7, sp, #0
 8001626:	6078      	str	r0, [r7, #4]
 8001628:	6039      	str	r1, [r7, #0]
	int value;
	if(len > 1)
 800162a:	683b      	ldr	r3, [r7, #0]
 800162c:	2b01      	cmp	r3, #1
 800162e:	dd0f      	ble.n	8001650 <getnumber+0x30>
		value = (((p[0] - 48) * 10) + (p[1] - 48));
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	781b      	ldrb	r3, [r3, #0]
 8001634:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8001638:	4613      	mov	r3, r2
 800163a:	009b      	lsls	r3, r3, #2
 800163c:	4413      	add	r3, r2
 800163e:	005b      	lsls	r3, r3, #1
 8001640:	461a      	mov	r2, r3
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	3301      	adds	r3, #1
 8001646:	781b      	ldrb	r3, [r3, #0]
 8001648:	3b30      	subs	r3, #48	; 0x30
 800164a:	4413      	add	r3, r2
 800164c:	60fb      	str	r3, [r7, #12]
 800164e:	e003      	b.n	8001658 <getnumber+0x38>
	else
		value = p[0] - 48;
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	781b      	ldrb	r3, [r3, #0]
 8001654:	3b30      	subs	r3, #48	; 0x30
 8001656:	60fb      	str	r3, [r7, #12]

	return value;
 8001658:	68fb      	ldr	r3, [r7, #12]
 800165a:	b2db      	uxtb	r3, r3
}
 800165c:	4618      	mov	r0, r3
 800165e:	3714      	adds	r7, #20
 8001660:	46bd      	mov	sp, r7
 8001662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001666:	4770      	bx	lr

08001668 <rtc_task>:

void rtc_task(void* parameters)
{
 8001668:	b580      	push	{r7, lr}
 800166a:	b09a      	sub	sp, #104	; 0x68
 800166c:	af02      	add	r7, sp, #8
 800166e:	6078      	str	r0, [r7, #4]
	const char* msg_rtc1 = "==========================\n"
 8001670:	4bb4      	ldr	r3, [pc, #720]	; (8001944 <rtc_task+0x2dc>)
 8001672:	653b      	str	r3, [r7, #80]	; 0x50
													"|            RTC          |\n"
													"===========================\n";

	const char* msg_rtc2 = "Configure Time        ---> 0\n"
 8001674:	4bb4      	ldr	r3, [pc, #720]	; (8001948 <rtc_task+0x2e0>)
 8001676:	64fb      	str	r3, [r7, #76]	; 0x4c
													"Configure Date        ---> 1\n"
													"Enable reporting      ---> 2\n"
													"Exit                  ---> 3\n"
													"Enter your choice here: ";

	const char *msg_rtc_hh = "Enter hour(1-12): ";
 8001678:	4bb4      	ldr	r3, [pc, #720]	; (800194c <rtc_task+0x2e4>)
 800167a:	64bb      	str	r3, [r7, #72]	; 0x48
	const char *msg_rtc_mm = "Enter minutes(0-59): ";
 800167c:	4bb4      	ldr	r3, [pc, #720]	; (8001950 <rtc_task+0x2e8>)
 800167e:	647b      	str	r3, [r7, #68]	; 0x44
	const char *msg_rtc_ss = "Enter seconds(0-59): ";
 8001680:	4bb4      	ldr	r3, [pc, #720]	; (8001954 <rtc_task+0x2ec>)
 8001682:	643b      	str	r3, [r7, #64]	; 0x40

	const char *msg_rtc_dd = "Enter date(1 - 31): ";
 8001684:	4bb4      	ldr	r3, [pc, #720]	; (8001958 <rtc_task+0x2f0>)
 8001686:	63fb      	str	r3, [r7, #60]	; 0x3c
	const char *msg_rtc_mo = "Enter month(1-12): ";
 8001688:	4bb4      	ldr	r3, [pc, #720]	; (800195c <rtc_task+0x2f4>)
 800168a:	63bb      	str	r3, [r7, #56]	; 0x38
	const char *msg_rtc_dow = "Enter day(1-7 sun:1): ";
 800168c:	4bb4      	ldr	r3, [pc, #720]	; (8001960 <rtc_task+0x2f8>)
 800168e:	637b      	str	r3, [r7, #52]	; 0x34
	const char *msg_rtc_yr = "Enter year(0-99): ";
 8001690:	4bb4      	ldr	r3, [pc, #720]	; (8001964 <rtc_task+0x2fc>)
 8001692:	633b      	str	r3, [r7, #48]	; 0x30

	const char *msg_conf = "Configuration successful!\n";
 8001694:	4bb4      	ldr	r3, [pc, #720]	; (8001968 <rtc_task+0x300>)
 8001696:	62fb      	str	r3, [r7, #44]	; 0x2c
	const char *msg_rtc_report = "Enable time & date reporting(y/n)?: ";
 8001698:	4bb4      	ldr	r3, [pc, #720]	; (800196c <rtc_task+0x304>)
 800169a:	62bb      	str	r3, [r7, #40]	; 0x28
#define DAY_CONFIG		3

	while(1)
	{
		// Notify wait (wait until someone notifies)
		xTaskNotifyWait(0,0,NULL, portMAX_DELAY);
 800169c:	f04f 33ff 	mov.w	r3, #4294967295
 80016a0:	9300      	str	r3, [sp, #0]
 80016a2:	2300      	movs	r3, #0
 80016a4:	2200      	movs	r2, #0
 80016a6:	2100      	movs	r1, #0
 80016a8:	2000      	movs	r0, #0
 80016aa:	f004 fe3d 	bl	8006328 <xTaskGenericNotifyWait>
		// Print the menu and show current date and time information.
		xQueueSend(print_queue_handle, &msg_rtc1, portMAX_DELAY);
 80016ae:	4bb0      	ldr	r3, [pc, #704]	; (8001970 <rtc_task+0x308>)
 80016b0:	6818      	ldr	r0, [r3, #0]
 80016b2:	f107 0150 	add.w	r1, r7, #80	; 0x50
 80016b6:	2300      	movs	r3, #0
 80016b8:	f04f 32ff 	mov.w	r2, #4294967295
 80016bc:	f003 fb80 	bl	8004dc0 <xQueueGenericSend>
		show_time_date();
 80016c0:	f7ff fc58 	bl	8000f74 <show_time_date>
		xQueueSend(print_queue_handle, &msg_rtc2, portMAX_DELAY);
 80016c4:	4baa      	ldr	r3, [pc, #680]	; (8001970 <rtc_task+0x308>)
 80016c6:	6818      	ldr	r0, [r3, #0]
 80016c8:	f107 014c 	add.w	r1, r7, #76	; 0x4c
 80016cc:	2300      	movs	r3, #0
 80016ce:	f04f 32ff 	mov.w	r2, #4294967295
 80016d2:	f003 fb75 	bl	8004dc0 <xQueueGenericSend>

		while(curr_state != sMainMenu)
 80016d6:	e1b0      	b.n	8001a3a <rtc_task+0x3d2>
		{
			// Wait for command notification (Notify wait)
			xTaskNotifyWait(0, 0, &cmd_addr, portMAX_DELAY);
 80016d8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80016dc:	f04f 32ff 	mov.w	r2, #4294967295
 80016e0:	9200      	str	r2, [sp, #0]
 80016e2:	2200      	movs	r2, #0
 80016e4:	2100      	movs	r1, #0
 80016e6:	2000      	movs	r0, #0
 80016e8:	f004 fe1e 	bl	8006328 <xTaskGenericNotifyWait>
			cmd = (command_t*)cmd_addr;
 80016ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016ee:	65fb      	str	r3, [r7, #92]	; 0x5c
			switch(curr_state)
 80016f0:	4ba0      	ldr	r3, [pc, #640]	; (8001974 <rtc_task+0x30c>)
 80016f2:	781b      	ldrb	r3, [r3, #0]
 80016f4:	3b02      	subs	r3, #2
 80016f6:	2b03      	cmp	r3, #3
 80016f8:	f200 8196 	bhi.w	8001a28 <rtc_task+0x3c0>
 80016fc:	a201      	add	r2, pc, #4	; (adr r2, 8001704 <rtc_task+0x9c>)
 80016fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001702:	bf00      	nop
 8001704:	08001715 	.word	0x08001715
 8001708:	080017cd 	.word	0x080017cd
 800170c:	080018bb 	.word	0x080018bb
 8001710:	08001a29 	.word	0x08001a29
			{
				case sRtcMenu:
				{
					// Process RTC menu commands
					if(cmd->len == 1)
 8001714:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001716:	68db      	ldr	r3, [r3, #12]
 8001718:	2b01      	cmp	r3, #1
 800171a:	d14b      	bne.n	80017b4 <rtc_task+0x14c>
					{
						menu_option = cmd->payload[0] - 48;
 800171c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800171e:	781b      	ldrb	r3, [r3, #0]
 8001720:	3b30      	subs	r3, #48	; 0x30
 8001722:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
						if(menu_option == 0)
 8001726:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 800172a:	2b00      	cmp	r3, #0
 800172c:	d10c      	bne.n	8001748 <rtc_task+0xe0>
						{
							curr_state = sRtcTimeConfig;
 800172e:	4b91      	ldr	r3, [pc, #580]	; (8001974 <rtc_task+0x30c>)
 8001730:	2203      	movs	r2, #3
 8001732:	701a      	strb	r2, [r3, #0]
							xQueueSend(print_queue_handle, &msg_rtc_hh, portMAX_DELAY);
 8001734:	4b8e      	ldr	r3, [pc, #568]	; (8001970 <rtc_task+0x308>)
 8001736:	6818      	ldr	r0, [r3, #0]
 8001738:	f107 0148 	add.w	r1, r7, #72	; 0x48
 800173c:	2300      	movs	r3, #0
 800173e:	f04f 32ff 	mov.w	r2, #4294967295
 8001742:	f003 fb3d 	bl	8004dc0 <xQueueGenericSend>
					else
					{
						curr_state = sMainMenu;
						xQueueSend(print_queue_handle, &msg_inv, portMAX_DELAY);
					}
					break;
 8001746:	e16f      	b.n	8001a28 <rtc_task+0x3c0>
						else if(menu_option == 1)
 8001748:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 800174c:	2b01      	cmp	r3, #1
 800174e:	d10c      	bne.n	800176a <rtc_task+0x102>
							curr_state = sRtcDateConfig;
 8001750:	4b88      	ldr	r3, [pc, #544]	; (8001974 <rtc_task+0x30c>)
 8001752:	2204      	movs	r2, #4
 8001754:	701a      	strb	r2, [r3, #0]
							xQueueSend(print_queue_handle, &msg_rtc_dd, portMAX_DELAY);
 8001756:	4b86      	ldr	r3, [pc, #536]	; (8001970 <rtc_task+0x308>)
 8001758:	6818      	ldr	r0, [r3, #0]
 800175a:	f107 013c 	add.w	r1, r7, #60	; 0x3c
 800175e:	2300      	movs	r3, #0
 8001760:	f04f 32ff 	mov.w	r2, #4294967295
 8001764:	f003 fb2c 	bl	8004dc0 <xQueueGenericSend>
					break;
 8001768:	e15e      	b.n	8001a28 <rtc_task+0x3c0>
						else if(menu_option == 2)
 800176a:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 800176e:	2b02      	cmp	r3, #2
 8001770:	d10c      	bne.n	800178c <rtc_task+0x124>
							curr_state = sRtcReport;
 8001772:	4b80      	ldr	r3, [pc, #512]	; (8001974 <rtc_task+0x30c>)
 8001774:	2205      	movs	r2, #5
 8001776:	701a      	strb	r2, [r3, #0]
							xQueueSend(print_queue_handle, &msg_rtc_report, portMAX_DELAY);
 8001778:	4b7d      	ldr	r3, [pc, #500]	; (8001970 <rtc_task+0x308>)
 800177a:	6818      	ldr	r0, [r3, #0]
 800177c:	f107 0128 	add.w	r1, r7, #40	; 0x28
 8001780:	2300      	movs	r3, #0
 8001782:	f04f 32ff 	mov.w	r2, #4294967295
 8001786:	f003 fb1b 	bl	8004dc0 <xQueueGenericSend>
					break;
 800178a:	e14d      	b.n	8001a28 <rtc_task+0x3c0>
						else if(menu_option == 3)
 800178c:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 8001790:	2b03      	cmp	r3, #3
 8001792:	d103      	bne.n	800179c <rtc_task+0x134>
							curr_state = sMainMenu;
 8001794:	4b77      	ldr	r3, [pc, #476]	; (8001974 <rtc_task+0x30c>)
 8001796:	2200      	movs	r2, #0
 8001798:	701a      	strb	r2, [r3, #0]
					break;
 800179a:	e145      	b.n	8001a28 <rtc_task+0x3c0>
							curr_state = sMainMenu;
 800179c:	4b75      	ldr	r3, [pc, #468]	; (8001974 <rtc_task+0x30c>)
 800179e:	2200      	movs	r2, #0
 80017a0:	701a      	strb	r2, [r3, #0]
							xQueueSend(print_queue_handle, &msg_inv, portMAX_DELAY);
 80017a2:	4b73      	ldr	r3, [pc, #460]	; (8001970 <rtc_task+0x308>)
 80017a4:	6818      	ldr	r0, [r3, #0]
 80017a6:	2300      	movs	r3, #0
 80017a8:	f04f 32ff 	mov.w	r2, #4294967295
 80017ac:	4972      	ldr	r1, [pc, #456]	; (8001978 <rtc_task+0x310>)
 80017ae:	f003 fb07 	bl	8004dc0 <xQueueGenericSend>
					break;
 80017b2:	e139      	b.n	8001a28 <rtc_task+0x3c0>
						curr_state = sMainMenu;
 80017b4:	4b6f      	ldr	r3, [pc, #444]	; (8001974 <rtc_task+0x30c>)
 80017b6:	2200      	movs	r2, #0
 80017b8:	701a      	strb	r2, [r3, #0]
						xQueueSend(print_queue_handle, &msg_inv, portMAX_DELAY);
 80017ba:	4b6d      	ldr	r3, [pc, #436]	; (8001970 <rtc_task+0x308>)
 80017bc:	6818      	ldr	r0, [r3, #0]
 80017be:	2300      	movs	r3, #0
 80017c0:	f04f 32ff 	mov.w	r2, #4294967295
 80017c4:	496c      	ldr	r1, [pc, #432]	; (8001978 <rtc_task+0x310>)
 80017c6:	f003 fafb 	bl	8004dc0 <xQueueGenericSend>
					break;
 80017ca:	e12d      	b.n	8001a28 <rtc_task+0x3c0>
				}
				case sRtcTimeConfig:
				{
					// get hh, mm, ss, info and configure RTC
					switch(rtc_state)
 80017cc:	4b6b      	ldr	r3, [pc, #428]	; (800197c <rtc_task+0x314>)
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	2b02      	cmp	r3, #2
 80017d2:	d03b      	beq.n	800184c <rtc_task+0x1e4>
 80017d4:	2b02      	cmp	r3, #2
 80017d6:	f300 8124 	bgt.w	8001a22 <rtc_task+0x3ba>
 80017da:	2b00      	cmp	r3, #0
 80017dc:	d002      	beq.n	80017e4 <rtc_task+0x17c>
 80017de:	2b01      	cmp	r3, #1
 80017e0:	d01a      	beq.n	8001818 <rtc_task+0x1b0>
							curr_state = sMainMenu;
							rtc_state = 0;
							break;
						}
					}
					break;
 80017e2:	e11e      	b.n	8001a22 <rtc_task+0x3ba>
							uint8_t hour = getnumber(cmd->payload, cmd->len);
 80017e4:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80017e6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80017e8:	68db      	ldr	r3, [r3, #12]
 80017ea:	4619      	mov	r1, r3
 80017ec:	4610      	mov	r0, r2
 80017ee:	f7ff ff17 	bl	8001620 <getnumber>
 80017f2:	4603      	mov	r3, r0
 80017f4:	f887 3055 	strb.w	r3, [r7, #85]	; 0x55
							time.Hours = hour;
 80017f8:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 80017fc:	743b      	strb	r3, [r7, #16]
							rtc_state = MM_CONFIG;
 80017fe:	4b5f      	ldr	r3, [pc, #380]	; (800197c <rtc_task+0x314>)
 8001800:	2201      	movs	r2, #1
 8001802:	601a      	str	r2, [r3, #0]
							xQueueSend(print_queue_handle, &msg_rtc_mm, portMAX_DELAY);
 8001804:	4b5a      	ldr	r3, [pc, #360]	; (8001970 <rtc_task+0x308>)
 8001806:	6818      	ldr	r0, [r3, #0]
 8001808:	f107 0144 	add.w	r1, r7, #68	; 0x44
 800180c:	2300      	movs	r3, #0
 800180e:	f04f 32ff 	mov.w	r2, #4294967295
 8001812:	f003 fad5 	bl	8004dc0 <xQueueGenericSend>
							break;
 8001816:	e04f      	b.n	80018b8 <rtc_task+0x250>
							uint8_t minute = getnumber(cmd->payload, cmd->len);
 8001818:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800181a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800181c:	68db      	ldr	r3, [r3, #12]
 800181e:	4619      	mov	r1, r3
 8001820:	4610      	mov	r0, r2
 8001822:	f7ff fefd 	bl	8001620 <getnumber>
 8001826:	4603      	mov	r3, r0
 8001828:	f887 3056 	strb.w	r3, [r7, #86]	; 0x56
							time.Minutes = minute;
 800182c:	f897 3056 	ldrb.w	r3, [r7, #86]	; 0x56
 8001830:	747b      	strb	r3, [r7, #17]
							rtc_state = SS_CONFIG;
 8001832:	4b52      	ldr	r3, [pc, #328]	; (800197c <rtc_task+0x314>)
 8001834:	2202      	movs	r2, #2
 8001836:	601a      	str	r2, [r3, #0]
							xQueueSend(print_queue_handle, &msg_rtc_ss, portMAX_DELAY);
 8001838:	4b4d      	ldr	r3, [pc, #308]	; (8001970 <rtc_task+0x308>)
 800183a:	6818      	ldr	r0, [r3, #0]
 800183c:	f107 0140 	add.w	r1, r7, #64	; 0x40
 8001840:	2300      	movs	r3, #0
 8001842:	f04f 32ff 	mov.w	r2, #4294967295
 8001846:	f003 fabb 	bl	8004dc0 <xQueueGenericSend>
							break;
 800184a:	e035      	b.n	80018b8 <rtc_task+0x250>
							uint8_t sec = getnumber(cmd->payload, cmd->len);
 800184c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800184e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001850:	68db      	ldr	r3, [r3, #12]
 8001852:	4619      	mov	r1, r3
 8001854:	4610      	mov	r0, r2
 8001856:	f7ff fee3 	bl	8001620 <getnumber>
 800185a:	4603      	mov	r3, r0
 800185c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
							time.Seconds = sec;
 8001860:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8001864:	74bb      	strb	r3, [r7, #18]
							if(!validate_rtc_information(&time, NULL))
 8001866:	f107 0310 	add.w	r3, r7, #16
 800186a:	2100      	movs	r1, #0
 800186c:	4618      	mov	r0, r3
 800186e:	f7ff fc0f 	bl	8001090 <validate_rtc_information>
 8001872:	4603      	mov	r3, r0
 8001874:	2b00      	cmp	r3, #0
 8001876:	d110      	bne.n	800189a <rtc_task+0x232>
								rtc_configure_time(&time);
 8001878:	f107 0310 	add.w	r3, r7, #16
 800187c:	4618      	mov	r0, r3
 800187e:	f7ff fbe5 	bl	800104c <rtc_configure_time>
								xQueueSend(print_queue_handle, &msg_conf, portMAX_DELAY);
 8001882:	4b3b      	ldr	r3, [pc, #236]	; (8001970 <rtc_task+0x308>)
 8001884:	6818      	ldr	r0, [r3, #0]
 8001886:	f107 012c 	add.w	r1, r7, #44	; 0x2c
 800188a:	2300      	movs	r3, #0
 800188c:	f04f 32ff 	mov.w	r2, #4294967295
 8001890:	f003 fa96 	bl	8004dc0 <xQueueGenericSend>
								show_time_date();
 8001894:	f7ff fb6e 	bl	8000f74 <show_time_date>
 8001898:	e007      	b.n	80018aa <rtc_task+0x242>
								xQueueSend(print_queue_handle, &msg_inv, portMAX_DELAY);
 800189a:	4b35      	ldr	r3, [pc, #212]	; (8001970 <rtc_task+0x308>)
 800189c:	6818      	ldr	r0, [r3, #0]
 800189e:	2300      	movs	r3, #0
 80018a0:	f04f 32ff 	mov.w	r2, #4294967295
 80018a4:	4934      	ldr	r1, [pc, #208]	; (8001978 <rtc_task+0x310>)
 80018a6:	f003 fa8b 	bl	8004dc0 <xQueueGenericSend>
							curr_state = sMainMenu;
 80018aa:	4b32      	ldr	r3, [pc, #200]	; (8001974 <rtc_task+0x30c>)
 80018ac:	2200      	movs	r2, #0
 80018ae:	701a      	strb	r2, [r3, #0]
							rtc_state = 0;
 80018b0:	4b32      	ldr	r3, [pc, #200]	; (800197c <rtc_task+0x314>)
 80018b2:	2200      	movs	r2, #0
 80018b4:	601a      	str	r2, [r3, #0]
							break;
 80018b6:	bf00      	nop
					break;
 80018b8:	e0b3      	b.n	8001a22 <rtc_task+0x3ba>
				}
				case sRtcDateConfig:
				{
					switch(rtc_state)
 80018ba:	4b30      	ldr	r3, [pc, #192]	; (800197c <rtc_task+0x314>)
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	2b03      	cmp	r3, #3
 80018c0:	f200 80b1 	bhi.w	8001a26 <rtc_task+0x3be>
 80018c4:	a201      	add	r2, pc, #4	; (adr r2, 80018cc <rtc_task+0x264>)
 80018c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80018ca:	bf00      	nop
 80018cc:	080018dd 	.word	0x080018dd
 80018d0:	08001911 	.word	0x08001911
 80018d4:	080019b5 	.word	0x080019b5
 80018d8:	08001981 	.word	0x08001981
					{
						case DATE_CONFIG:
						{
							uint8_t d = getnumber(cmd->payload, cmd->len);
 80018dc:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80018de:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80018e0:	68db      	ldr	r3, [r3, #12]
 80018e2:	4619      	mov	r1, r3
 80018e4:	4610      	mov	r0, r2
 80018e6:	f7ff fe9b 	bl	8001620 <getnumber>
 80018ea:	4603      	mov	r3, r0
 80018ec:	f887 3058 	strb.w	r3, [r7, #88]	; 0x58
							date.Date = d;
 80018f0:	f897 3058 	ldrb.w	r3, [r7, #88]	; 0x58
 80018f4:	73bb      	strb	r3, [r7, #14]
							rtc_state = MONTH_CONFIG;
 80018f6:	4b21      	ldr	r3, [pc, #132]	; (800197c <rtc_task+0x314>)
 80018f8:	2201      	movs	r2, #1
 80018fa:	601a      	str	r2, [r3, #0]
							xQueueSend(print_queue_handle, &msg_rtc_mo, portMAX_DELAY);
 80018fc:	4b1c      	ldr	r3, [pc, #112]	; (8001970 <rtc_task+0x308>)
 80018fe:	6818      	ldr	r0, [r3, #0]
 8001900:	f107 0138 	add.w	r1, r7, #56	; 0x38
 8001904:	2300      	movs	r3, #0
 8001906:	f04f 32ff 	mov.w	r2, #4294967295
 800190a:	f003 fa59 	bl	8004dc0 <xQueueGenericSend>
							break;
 800190e:	e087      	b.n	8001a20 <rtc_task+0x3b8>
						}
						case MONTH_CONFIG:
						{
							uint8_t month = getnumber(cmd->payload, cmd->len);
 8001910:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8001912:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001914:	68db      	ldr	r3, [r3, #12]
 8001916:	4619      	mov	r1, r3
 8001918:	4610      	mov	r0, r2
 800191a:	f7ff fe81 	bl	8001620 <getnumber>
 800191e:	4603      	mov	r3, r0
 8001920:	f887 3059 	strb.w	r3, [r7, #89]	; 0x59
							date.Month = month;
 8001924:	f897 3059 	ldrb.w	r3, [r7, #89]	; 0x59
 8001928:	737b      	strb	r3, [r7, #13]
							rtc_state = DAY_CONFIG;
 800192a:	4b14      	ldr	r3, [pc, #80]	; (800197c <rtc_task+0x314>)
 800192c:	2203      	movs	r2, #3
 800192e:	601a      	str	r2, [r3, #0]
							xQueueSend(print_queue_handle, &msg_rtc_dow, portMAX_DELAY);
 8001930:	4b0f      	ldr	r3, [pc, #60]	; (8001970 <rtc_task+0x308>)
 8001932:	6818      	ldr	r0, [r3, #0]
 8001934:	f107 0134 	add.w	r1, r7, #52	; 0x34
 8001938:	2300      	movs	r3, #0
 800193a:	f04f 32ff 	mov.w	r2, #4294967295
 800193e:	f003 fa3f 	bl	8004dc0 <xQueueGenericSend>
							break;
 8001942:	e06d      	b.n	8001a20 <rtc_task+0x3b8>
 8001944:	080084a8 	.word	0x080084a8
 8001948:	080084fc 	.word	0x080084fc
 800194c:	0800858c 	.word	0x0800858c
 8001950:	080085a0 	.word	0x080085a0
 8001954:	080085b8 	.word	0x080085b8
 8001958:	080085d0 	.word	0x080085d0
 800195c:	080085e8 	.word	0x080085e8
 8001960:	080085fc 	.word	0x080085fc
 8001964:	08008614 	.word	0x08008614
 8001968:	08008628 	.word	0x08008628
 800196c:	08008644 	.word	0x08008644
 8001970:	2000012c 	.word	0x2000012c
 8001974:	20000131 	.word	0x20000131
 8001978:	20000014 	.word	0x20000014
 800197c:	200001e0 	.word	0x200001e0
						}
						case DAY_CONFIG:
						{
							uint8_t day = getnumber(cmd->payload, cmd->len);
 8001980:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8001982:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001984:	68db      	ldr	r3, [r3, #12]
 8001986:	4619      	mov	r1, r3
 8001988:	4610      	mov	r0, r2
 800198a:	f7ff fe49 	bl	8001620 <getnumber>
 800198e:	4603      	mov	r3, r0
 8001990:	f887 305b 	strb.w	r3, [r7, #91]	; 0x5b
							date.WeekDay = day;
 8001994:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
 8001998:	733b      	strb	r3, [r7, #12]
							rtc_state = YEAR_CONFIG;
 800199a:	4b2b      	ldr	r3, [pc, #172]	; (8001a48 <rtc_task+0x3e0>)
 800199c:	2202      	movs	r2, #2
 800199e:	601a      	str	r2, [r3, #0]
							xQueueSend(print_queue_handle, &msg_rtc_yr, portMAX_DELAY);
 80019a0:	4b2a      	ldr	r3, [pc, #168]	; (8001a4c <rtc_task+0x3e4>)
 80019a2:	6818      	ldr	r0, [r3, #0]
 80019a4:	f107 0130 	add.w	r1, r7, #48	; 0x30
 80019a8:	2300      	movs	r3, #0
 80019aa:	f04f 32ff 	mov.w	r2, #4294967295
 80019ae:	f003 fa07 	bl	8004dc0 <xQueueGenericSend>
							break;
 80019b2:	e035      	b.n	8001a20 <rtc_task+0x3b8>
						}
						case YEAR_CONFIG:
						{
							uint8_t year = getnumber(cmd->payload, cmd->len);
 80019b4:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80019b6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80019b8:	68db      	ldr	r3, [r3, #12]
 80019ba:	4619      	mov	r1, r3
 80019bc:	4610      	mov	r0, r2
 80019be:	f7ff fe2f 	bl	8001620 <getnumber>
 80019c2:	4603      	mov	r3, r0
 80019c4:	f887 305a 	strb.w	r3, [r7, #90]	; 0x5a
							date.Year = year;
 80019c8:	f897 305a 	ldrb.w	r3, [r7, #90]	; 0x5a
 80019cc:	73fb      	strb	r3, [r7, #15]

							if(!validate_rtc_information(NULL, &date))
 80019ce:	f107 030c 	add.w	r3, r7, #12
 80019d2:	4619      	mov	r1, r3
 80019d4:	2000      	movs	r0, #0
 80019d6:	f7ff fb5b 	bl	8001090 <validate_rtc_information>
 80019da:	4603      	mov	r3, r0
 80019dc:	2b00      	cmp	r3, #0
 80019de:	d110      	bne.n	8001a02 <rtc_task+0x39a>
							{
								rtc_configure_date(&date);
 80019e0:	f107 030c 	add.w	r3, r7, #12
 80019e4:	4618      	mov	r0, r3
 80019e6:	f7ff fb43 	bl	8001070 <rtc_configure_date>
								xQueueSend(print_queue_handle, &msg_conf, portMAX_DELAY);
 80019ea:	4b18      	ldr	r3, [pc, #96]	; (8001a4c <rtc_task+0x3e4>)
 80019ec:	6818      	ldr	r0, [r3, #0]
 80019ee:	f107 012c 	add.w	r1, r7, #44	; 0x2c
 80019f2:	2300      	movs	r3, #0
 80019f4:	f04f 32ff 	mov.w	r2, #4294967295
 80019f8:	f003 f9e2 	bl	8004dc0 <xQueueGenericSend>
								show_time_date();
 80019fc:	f7ff faba 	bl	8000f74 <show_time_date>
 8001a00:	e007      	b.n	8001a12 <rtc_task+0x3aa>
							}
							else
								xQueueSend(print_queue_handle, &msg_inv, portMAX_DELAY);
 8001a02:	4b12      	ldr	r3, [pc, #72]	; (8001a4c <rtc_task+0x3e4>)
 8001a04:	6818      	ldr	r0, [r3, #0]
 8001a06:	2300      	movs	r3, #0
 8001a08:	f04f 32ff 	mov.w	r2, #4294967295
 8001a0c:	4910      	ldr	r1, [pc, #64]	; (8001a50 <rtc_task+0x3e8>)
 8001a0e:	f003 f9d7 	bl	8004dc0 <xQueueGenericSend>

							curr_state = sMainMenu;
 8001a12:	4b10      	ldr	r3, [pc, #64]	; (8001a54 <rtc_task+0x3ec>)
 8001a14:	2200      	movs	r2, #0
 8001a16:	701a      	strb	r2, [r3, #0]
							rtc_state = 0;
 8001a18:	4b0b      	ldr	r3, [pc, #44]	; (8001a48 <rtc_task+0x3e0>)
 8001a1a:	2200      	movs	r2, #0
 8001a1c:	601a      	str	r2, [r3, #0]
							break;
 8001a1e:	bf00      	nop
						}
					}

					break;
 8001a20:	e001      	b.n	8001a26 <rtc_task+0x3be>
					break;
 8001a22:	bf00      	nop
 8001a24:	e000      	b.n	8001a28 <rtc_task+0x3c0>
					break;
 8001a26:	bf00      	nop

					break;
				}
			}
			// Notify menu task
			xTaskNotify(menu_task_handle, 0, eNoAction);
 8001a28:	4b0b      	ldr	r3, [pc, #44]	; (8001a58 <rtc_task+0x3f0>)
 8001a2a:	6818      	ldr	r0, [r3, #0]
 8001a2c:	2300      	movs	r3, #0
 8001a2e:	9300      	str	r3, [sp, #0]
 8001a30:	2300      	movs	r3, #0
 8001a32:	2200      	movs	r2, #0
 8001a34:	2100      	movs	r1, #0
 8001a36:	f004 fcf7 	bl	8006428 <xTaskGenericNotify>
		while(curr_state != sMainMenu)
 8001a3a:	4b06      	ldr	r3, [pc, #24]	; (8001a54 <rtc_task+0x3ec>)
 8001a3c:	781b      	ldrb	r3, [r3, #0]
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	f47f ae4a 	bne.w	80016d8 <rtc_task+0x70>
		xTaskNotifyWait(0,0,NULL, portMAX_DELAY);
 8001a44:	e62a      	b.n	800169c <rtc_task+0x34>
 8001a46:	bf00      	nop
 8001a48:	200001e0 	.word	0x200001e0
 8001a4c:	2000012c 	.word	0x2000012c
 8001a50:	20000014 	.word	0x20000014
 8001a54:	20000131 	.word	0x20000131
 8001a58:	20000114 	.word	0x20000114

08001a5c <print_task>:
		}
	}
}

void print_task(void* parameters)
{
 8001a5c:	b590      	push	{r4, r7, lr}
 8001a5e:	b085      	sub	sp, #20
 8001a60:	af00      	add	r7, sp, #0
 8001a62:	6078      	str	r0, [r7, #4]
	uint32_t *msg;
	while(1)
	{
		xQueueReceive(print_queue_handle, &msg, portMAX_DELAY);
 8001a64:	4b0b      	ldr	r3, [pc, #44]	; (8001a94 <print_task+0x38>)
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	f107 010c 	add.w	r1, r7, #12
 8001a6c:	f04f 32ff 	mov.w	r2, #4294967295
 8001a70:	4618      	mov	r0, r3
 8001a72:	f003 fb4d 	bl	8005110 <xQueueReceive>
		HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen((char*)msg), HAL_MAX_DELAY);
 8001a76:	68fc      	ldr	r4, [r7, #12]
 8001a78:	68fb      	ldr	r3, [r7, #12]
 8001a7a:	4618      	mov	r0, r3
 8001a7c:	f7fe fbb2 	bl	80001e4 <strlen>
 8001a80:	4603      	mov	r3, r0
 8001a82:	b29a      	uxth	r2, r3
 8001a84:	f04f 33ff 	mov.w	r3, #4294967295
 8001a88:	4621      	mov	r1, r4
 8001a8a:	4803      	ldr	r0, [pc, #12]	; (8001a98 <print_task+0x3c>)
 8001a8c:	f001 ffcf 	bl	8003a2e <HAL_UART_Transmit>
		xQueueReceive(print_queue_handle, &msg, portMAX_DELAY);
 8001a90:	e7e8      	b.n	8001a64 <print_task+0x8>
 8001a92:	bf00      	nop
 8001a94:	2000012c 	.word	0x2000012c
 8001a98:	200000d0 	.word	0x200000d0

08001a9c <command_handling_task>:
	}
}

void command_handling_task(void* parameters)
{
 8001a9c:	b580      	push	{r7, lr}
 8001a9e:	b08a      	sub	sp, #40	; 0x28
 8001aa0:	af02      	add	r7, sp, #8
 8001aa2:	6078      	str	r0, [r7, #4]
	BaseType_t status;
	command_t cmd;
	while(1)
	{
		// Implement notify wait
		status = xTaskNotifyWait(0, 0, NULL, portMAX_DELAY);
 8001aa4:	f04f 33ff 	mov.w	r3, #4294967295
 8001aa8:	9300      	str	r3, [sp, #0]
 8001aaa:	2300      	movs	r3, #0
 8001aac:	2200      	movs	r2, #0
 8001aae:	2100      	movs	r1, #0
 8001ab0:	2000      	movs	r0, #0
 8001ab2:	f004 fc39 	bl	8006328 <xTaskGenericNotifyWait>
 8001ab6:	61f8      	str	r0, [r7, #28]
		if(status == pdTRUE)
 8001ab8:	69fb      	ldr	r3, [r7, #28]
 8001aba:	2b01      	cmp	r3, #1
 8001abc:	d1f2      	bne.n	8001aa4 <command_handling_task+0x8>
		{
			// Process the user data (command) stored in input data queue
			process_command(&cmd);
 8001abe:	f107 030c 	add.w	r3, r7, #12
 8001ac2:	4618      	mov	r0, r3
 8001ac4:	f000 f802 	bl	8001acc <process_command>
		status = xTaskNotifyWait(0, 0, NULL, portMAX_DELAY);
 8001ac8:	e7ec      	b.n	8001aa4 <command_handling_task+0x8>
	...

08001acc <process_command>:
		}
	}
}

void process_command(command_t *cmd)
{
 8001acc:	b580      	push	{r7, lr}
 8001ace:	b084      	sub	sp, #16
 8001ad0:	af02      	add	r7, sp, #8
 8001ad2:	6078      	str	r0, [r7, #4]
	extract_command(cmd);
 8001ad4:	6878      	ldr	r0, [r7, #4]
 8001ad6:	f000 f835 	bl	8001b44 <extract_command>

	switch(curr_state)
 8001ada:	4b16      	ldr	r3, [pc, #88]	; (8001b34 <process_command+0x68>)
 8001adc:	781b      	ldrb	r3, [r3, #0]
 8001ade:	2b05      	cmp	r3, #5
 8001ae0:	dc24      	bgt.n	8001b2c <process_command+0x60>
 8001ae2:	2b02      	cmp	r3, #2
 8001ae4:	da18      	bge.n	8001b18 <process_command+0x4c>
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d002      	beq.n	8001af0 <process_command+0x24>
 8001aea:	2b01      	cmp	r3, #1
 8001aec:	d00a      	beq.n	8001b04 <process_command+0x38>
			// Notify task with the command
			xTaskNotify(rtc_task_handle, (uint32_t)cmd, eSetValueWithOverwrite);
			break;
		}
	}
}
 8001aee:	e01d      	b.n	8001b2c <process_command+0x60>
			xTaskNotify(menu_task_handle, (uint32_t)cmd, eSetValueWithOverwrite);
 8001af0:	4b11      	ldr	r3, [pc, #68]	; (8001b38 <process_command+0x6c>)
 8001af2:	6818      	ldr	r0, [r3, #0]
 8001af4:	687a      	ldr	r2, [r7, #4]
 8001af6:	2300      	movs	r3, #0
 8001af8:	9300      	str	r3, [sp, #0]
 8001afa:	2303      	movs	r3, #3
 8001afc:	2100      	movs	r1, #0
 8001afe:	f004 fc93 	bl	8006428 <xTaskGenericNotify>
			break;
 8001b02:	e013      	b.n	8001b2c <process_command+0x60>
			xTaskNotify(led_task_handle, (uint32_t)cmd, eSetValueWithOverwrite);
 8001b04:	4b0d      	ldr	r3, [pc, #52]	; (8001b3c <process_command+0x70>)
 8001b06:	6818      	ldr	r0, [r3, #0]
 8001b08:	687a      	ldr	r2, [r7, #4]
 8001b0a:	2300      	movs	r3, #0
 8001b0c:	9300      	str	r3, [sp, #0]
 8001b0e:	2303      	movs	r3, #3
 8001b10:	2100      	movs	r1, #0
 8001b12:	f004 fc89 	bl	8006428 <xTaskGenericNotify>
			break;
 8001b16:	e009      	b.n	8001b2c <process_command+0x60>
			xTaskNotify(rtc_task_handle, (uint32_t)cmd, eSetValueWithOverwrite);
 8001b18:	4b09      	ldr	r3, [pc, #36]	; (8001b40 <process_command+0x74>)
 8001b1a:	6818      	ldr	r0, [r3, #0]
 8001b1c:	687a      	ldr	r2, [r7, #4]
 8001b1e:	2300      	movs	r3, #0
 8001b20:	9300      	str	r3, [sp, #0]
 8001b22:	2303      	movs	r3, #3
 8001b24:	2100      	movs	r1, #0
 8001b26:	f004 fc7f 	bl	8006428 <xTaskGenericNotify>
			break;
 8001b2a:	bf00      	nop
}
 8001b2c:	bf00      	nop
 8001b2e:	3708      	adds	r7, #8
 8001b30:	46bd      	mov	sp, r7
 8001b32:	bd80      	pop	{r7, pc}
 8001b34:	20000131 	.word	0x20000131
 8001b38:	20000114 	.word	0x20000114
 8001b3c:	20000118 	.word	0x20000118
 8001b40:	2000011c 	.word	0x2000011c

08001b44 <extract_command>:

int extract_command(command_t *cmd)
{
 8001b44:	b580      	push	{r7, lr}
 8001b46:	b086      	sub	sp, #24
 8001b48:	af00      	add	r7, sp, #0
 8001b4a:	6078      	str	r0, [r7, #4]
	uint8_t item;
	UBaseType_t numberOfMessages;
	BaseType_t status;

	numberOfMessages = uxQueueMessagesWaiting(input_data_queue_handle);
 8001b4c:	4b19      	ldr	r3, [pc, #100]	; (8001bb4 <extract_command+0x70>)
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	4618      	mov	r0, r3
 8001b52:	f003 fc4c 	bl	80053ee <uxQueueMessagesWaiting>
 8001b56:	6138      	str	r0, [r7, #16]
	if(!numberOfMessages)
 8001b58:	693b      	ldr	r3, [r7, #16]
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	d102      	bne.n	8001b64 <extract_command+0x20>
		return -1;
 8001b5e:	f04f 33ff 	mov.w	r3, #4294967295
 8001b62:	e022      	b.n	8001baa <extract_command+0x66>
	uint8_t i = 0;
 8001b64:	2300      	movs	r3, #0
 8001b66:	75fb      	strb	r3, [r7, #23]

	do
	{
		status = xQueueReceive(input_data_queue_handle, &item, 0);
 8001b68:	4b12      	ldr	r3, [pc, #72]	; (8001bb4 <extract_command+0x70>)
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	f107 010b 	add.w	r1, r7, #11
 8001b70:	2200      	movs	r2, #0
 8001b72:	4618      	mov	r0, r3
 8001b74:	f003 facc 	bl	8005110 <xQueueReceive>
 8001b78:	60f8      	str	r0, [r7, #12]
		if(status == pdTRUE)
 8001b7a:	68fb      	ldr	r3, [r7, #12]
 8001b7c:	2b01      	cmp	r3, #1
 8001b7e:	d106      	bne.n	8001b8e <extract_command+0x4a>
			cmd->payload[i++] = item;
 8001b80:	7dfb      	ldrb	r3, [r7, #23]
 8001b82:	1c5a      	adds	r2, r3, #1
 8001b84:	75fa      	strb	r2, [r7, #23]
 8001b86:	461a      	mov	r2, r3
 8001b88:	7af9      	ldrb	r1, [r7, #11]
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	5499      	strb	r1, [r3, r2]
	}while(item != '\n');
 8001b8e:	7afb      	ldrb	r3, [r7, #11]
 8001b90:	2b0a      	cmp	r3, #10
 8001b92:	d1e9      	bne.n	8001b68 <extract_command+0x24>

	cmd->payload[i-1] = '\0';
 8001b94:	7dfb      	ldrb	r3, [r7, #23]
 8001b96:	3b01      	subs	r3, #1
 8001b98:	687a      	ldr	r2, [r7, #4]
 8001b9a:	2100      	movs	r1, #0
 8001b9c:	54d1      	strb	r1, [r2, r3]
	cmd->len = i - 1;
 8001b9e:	7dfb      	ldrb	r3, [r7, #23]
 8001ba0:	3b01      	subs	r3, #1
 8001ba2:	461a      	mov	r2, r3
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	60da      	str	r2, [r3, #12]

	return 0;
 8001ba8:	2300      	movs	r3, #0
}
 8001baa:	4618      	mov	r0, r3
 8001bac:	3718      	adds	r7, #24
 8001bae:	46bd      	mov	sp, r7
 8001bb0:	bd80      	pop	{r7, pc}
 8001bb2:	bf00      	nop
 8001bb4:	20000128 	.word	0x20000128

08001bb8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001bb8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001bf0 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001bbc:	480d      	ldr	r0, [pc, #52]	; (8001bf4 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001bbe:	490e      	ldr	r1, [pc, #56]	; (8001bf8 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001bc0:	4a0e      	ldr	r2, [pc, #56]	; (8001bfc <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001bc2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001bc4:	e002      	b.n	8001bcc <LoopCopyDataInit>

08001bc6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001bc6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001bc8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001bca:	3304      	adds	r3, #4

08001bcc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001bcc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001bce:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001bd0:	d3f9      	bcc.n	8001bc6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001bd2:	4a0b      	ldr	r2, [pc, #44]	; (8001c00 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001bd4:	4c0b      	ldr	r4, [pc, #44]	; (8001c04 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001bd6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001bd8:	e001      	b.n	8001bde <LoopFillZerobss>

08001bda <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001bda:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001bdc:	3204      	adds	r2, #4

08001bde <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001bde:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001be0:	d3fb      	bcc.n	8001bda <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001be2:	f7ff fc05 	bl	80013f0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001be6:	f005 fecd 	bl	8007984 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001bea:	f7fe fe11 	bl	8000810 <main>
  bx  lr    
 8001bee:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001bf0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001bf4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001bf8:	2000008c 	.word	0x2000008c
  ldr r2, =_sidata
 8001bfc:	080086e0 	.word	0x080086e0
  ldr r2, =_sbss
 8001c00:	2000008c 	.word	0x2000008c
  ldr r4, =_ebss
 8001c04:	20012fa0 	.word	0x20012fa0

08001c08 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001c08:	e7fe      	b.n	8001c08 <ADC_IRQHandler>
	...

08001c0c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001c0c:	b580      	push	{r7, lr}
 8001c0e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001c10:	4b0e      	ldr	r3, [pc, #56]	; (8001c4c <HAL_Init+0x40>)
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	4a0d      	ldr	r2, [pc, #52]	; (8001c4c <HAL_Init+0x40>)
 8001c16:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001c1a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001c1c:	4b0b      	ldr	r3, [pc, #44]	; (8001c4c <HAL_Init+0x40>)
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	4a0a      	ldr	r2, [pc, #40]	; (8001c4c <HAL_Init+0x40>)
 8001c22:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001c26:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001c28:	4b08      	ldr	r3, [pc, #32]	; (8001c4c <HAL_Init+0x40>)
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	4a07      	ldr	r2, [pc, #28]	; (8001c4c <HAL_Init+0x40>)
 8001c2e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001c32:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001c34:	2003      	movs	r0, #3
 8001c36:	f000 f8d8 	bl	8001dea <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001c3a:	2000      	movs	r0, #0
 8001c3c:	f7ff fafc 	bl	8001238 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001c40:	f7ff fa58 	bl	80010f4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001c44:	2300      	movs	r3, #0
}
 8001c46:	4618      	mov	r0, r3
 8001c48:	bd80      	pop	{r7, pc}
 8001c4a:	bf00      	nop
 8001c4c:	40023c00 	.word	0x40023c00

08001c50 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001c50:	b480      	push	{r7}
 8001c52:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001c54:	4b06      	ldr	r3, [pc, #24]	; (8001c70 <HAL_IncTick+0x20>)
 8001c56:	781b      	ldrb	r3, [r3, #0]
 8001c58:	461a      	mov	r2, r3
 8001c5a:	4b06      	ldr	r3, [pc, #24]	; (8001c74 <HAL_IncTick+0x24>)
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	4413      	add	r3, r2
 8001c60:	4a04      	ldr	r2, [pc, #16]	; (8001c74 <HAL_IncTick+0x24>)
 8001c62:	6013      	str	r3, [r2, #0]
}
 8001c64:	bf00      	nop
 8001c66:	46bd      	mov	sp, r7
 8001c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c6c:	4770      	bx	lr
 8001c6e:	bf00      	nop
 8001c70:	2000001c 	.word	0x2000001c
 8001c74:	200001e4 	.word	0x200001e4

08001c78 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001c78:	b480      	push	{r7}
 8001c7a:	af00      	add	r7, sp, #0
  return uwTick;
 8001c7c:	4b03      	ldr	r3, [pc, #12]	; (8001c8c <HAL_GetTick+0x14>)
 8001c7e:	681b      	ldr	r3, [r3, #0]
}
 8001c80:	4618      	mov	r0, r3
 8001c82:	46bd      	mov	sp, r7
 8001c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c88:	4770      	bx	lr
 8001c8a:	bf00      	nop
 8001c8c:	200001e4 	.word	0x200001e4

08001c90 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c90:	b480      	push	{r7}
 8001c92:	b085      	sub	sp, #20
 8001c94:	af00      	add	r7, sp, #0
 8001c96:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	f003 0307 	and.w	r3, r3, #7
 8001c9e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001ca0:	4b0c      	ldr	r3, [pc, #48]	; (8001cd4 <__NVIC_SetPriorityGrouping+0x44>)
 8001ca2:	68db      	ldr	r3, [r3, #12]
 8001ca4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001ca6:	68ba      	ldr	r2, [r7, #8]
 8001ca8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001cac:	4013      	ands	r3, r2
 8001cae:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001cb0:	68fb      	ldr	r3, [r7, #12]
 8001cb2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001cb4:	68bb      	ldr	r3, [r7, #8]
 8001cb6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001cb8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001cbc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001cc0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001cc2:	4a04      	ldr	r2, [pc, #16]	; (8001cd4 <__NVIC_SetPriorityGrouping+0x44>)
 8001cc4:	68bb      	ldr	r3, [r7, #8]
 8001cc6:	60d3      	str	r3, [r2, #12]
}
 8001cc8:	bf00      	nop
 8001cca:	3714      	adds	r7, #20
 8001ccc:	46bd      	mov	sp, r7
 8001cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd2:	4770      	bx	lr
 8001cd4:	e000ed00 	.word	0xe000ed00

08001cd8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001cd8:	b480      	push	{r7}
 8001cda:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001cdc:	4b04      	ldr	r3, [pc, #16]	; (8001cf0 <__NVIC_GetPriorityGrouping+0x18>)
 8001cde:	68db      	ldr	r3, [r3, #12]
 8001ce0:	0a1b      	lsrs	r3, r3, #8
 8001ce2:	f003 0307 	and.w	r3, r3, #7
}
 8001ce6:	4618      	mov	r0, r3
 8001ce8:	46bd      	mov	sp, r7
 8001cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cee:	4770      	bx	lr
 8001cf0:	e000ed00 	.word	0xe000ed00

08001cf4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001cf4:	b480      	push	{r7}
 8001cf6:	b083      	sub	sp, #12
 8001cf8:	af00      	add	r7, sp, #0
 8001cfa:	4603      	mov	r3, r0
 8001cfc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001cfe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	db0b      	blt.n	8001d1e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001d06:	79fb      	ldrb	r3, [r7, #7]
 8001d08:	f003 021f 	and.w	r2, r3, #31
 8001d0c:	4907      	ldr	r1, [pc, #28]	; (8001d2c <__NVIC_EnableIRQ+0x38>)
 8001d0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d12:	095b      	lsrs	r3, r3, #5
 8001d14:	2001      	movs	r0, #1
 8001d16:	fa00 f202 	lsl.w	r2, r0, r2
 8001d1a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001d1e:	bf00      	nop
 8001d20:	370c      	adds	r7, #12
 8001d22:	46bd      	mov	sp, r7
 8001d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d28:	4770      	bx	lr
 8001d2a:	bf00      	nop
 8001d2c:	e000e100 	.word	0xe000e100

08001d30 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001d30:	b480      	push	{r7}
 8001d32:	b083      	sub	sp, #12
 8001d34:	af00      	add	r7, sp, #0
 8001d36:	4603      	mov	r3, r0
 8001d38:	6039      	str	r1, [r7, #0]
 8001d3a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d3c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	db0a      	blt.n	8001d5a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d44:	683b      	ldr	r3, [r7, #0]
 8001d46:	b2da      	uxtb	r2, r3
 8001d48:	490c      	ldr	r1, [pc, #48]	; (8001d7c <__NVIC_SetPriority+0x4c>)
 8001d4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d4e:	0112      	lsls	r2, r2, #4
 8001d50:	b2d2      	uxtb	r2, r2
 8001d52:	440b      	add	r3, r1
 8001d54:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001d58:	e00a      	b.n	8001d70 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d5a:	683b      	ldr	r3, [r7, #0]
 8001d5c:	b2da      	uxtb	r2, r3
 8001d5e:	4908      	ldr	r1, [pc, #32]	; (8001d80 <__NVIC_SetPriority+0x50>)
 8001d60:	79fb      	ldrb	r3, [r7, #7]
 8001d62:	f003 030f 	and.w	r3, r3, #15
 8001d66:	3b04      	subs	r3, #4
 8001d68:	0112      	lsls	r2, r2, #4
 8001d6a:	b2d2      	uxtb	r2, r2
 8001d6c:	440b      	add	r3, r1
 8001d6e:	761a      	strb	r2, [r3, #24]
}
 8001d70:	bf00      	nop
 8001d72:	370c      	adds	r7, #12
 8001d74:	46bd      	mov	sp, r7
 8001d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d7a:	4770      	bx	lr
 8001d7c:	e000e100 	.word	0xe000e100
 8001d80:	e000ed00 	.word	0xe000ed00

08001d84 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001d84:	b480      	push	{r7}
 8001d86:	b089      	sub	sp, #36	; 0x24
 8001d88:	af00      	add	r7, sp, #0
 8001d8a:	60f8      	str	r0, [r7, #12]
 8001d8c:	60b9      	str	r1, [r7, #8]
 8001d8e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001d90:	68fb      	ldr	r3, [r7, #12]
 8001d92:	f003 0307 	and.w	r3, r3, #7
 8001d96:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001d98:	69fb      	ldr	r3, [r7, #28]
 8001d9a:	f1c3 0307 	rsb	r3, r3, #7
 8001d9e:	2b04      	cmp	r3, #4
 8001da0:	bf28      	it	cs
 8001da2:	2304      	movcs	r3, #4
 8001da4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001da6:	69fb      	ldr	r3, [r7, #28]
 8001da8:	3304      	adds	r3, #4
 8001daa:	2b06      	cmp	r3, #6
 8001dac:	d902      	bls.n	8001db4 <NVIC_EncodePriority+0x30>
 8001dae:	69fb      	ldr	r3, [r7, #28]
 8001db0:	3b03      	subs	r3, #3
 8001db2:	e000      	b.n	8001db6 <NVIC_EncodePriority+0x32>
 8001db4:	2300      	movs	r3, #0
 8001db6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001db8:	f04f 32ff 	mov.w	r2, #4294967295
 8001dbc:	69bb      	ldr	r3, [r7, #24]
 8001dbe:	fa02 f303 	lsl.w	r3, r2, r3
 8001dc2:	43da      	mvns	r2, r3
 8001dc4:	68bb      	ldr	r3, [r7, #8]
 8001dc6:	401a      	ands	r2, r3
 8001dc8:	697b      	ldr	r3, [r7, #20]
 8001dca:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001dcc:	f04f 31ff 	mov.w	r1, #4294967295
 8001dd0:	697b      	ldr	r3, [r7, #20]
 8001dd2:	fa01 f303 	lsl.w	r3, r1, r3
 8001dd6:	43d9      	mvns	r1, r3
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ddc:	4313      	orrs	r3, r2
         );
}
 8001dde:	4618      	mov	r0, r3
 8001de0:	3724      	adds	r7, #36	; 0x24
 8001de2:	46bd      	mov	sp, r7
 8001de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de8:	4770      	bx	lr

08001dea <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001dea:	b580      	push	{r7, lr}
 8001dec:	b082      	sub	sp, #8
 8001dee:	af00      	add	r7, sp, #0
 8001df0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001df2:	6878      	ldr	r0, [r7, #4]
 8001df4:	f7ff ff4c 	bl	8001c90 <__NVIC_SetPriorityGrouping>
}
 8001df8:	bf00      	nop
 8001dfa:	3708      	adds	r7, #8
 8001dfc:	46bd      	mov	sp, r7
 8001dfe:	bd80      	pop	{r7, pc}

08001e00 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001e00:	b580      	push	{r7, lr}
 8001e02:	b086      	sub	sp, #24
 8001e04:	af00      	add	r7, sp, #0
 8001e06:	4603      	mov	r3, r0
 8001e08:	60b9      	str	r1, [r7, #8]
 8001e0a:	607a      	str	r2, [r7, #4]
 8001e0c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001e0e:	2300      	movs	r3, #0
 8001e10:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001e12:	f7ff ff61 	bl	8001cd8 <__NVIC_GetPriorityGrouping>
 8001e16:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001e18:	687a      	ldr	r2, [r7, #4]
 8001e1a:	68b9      	ldr	r1, [r7, #8]
 8001e1c:	6978      	ldr	r0, [r7, #20]
 8001e1e:	f7ff ffb1 	bl	8001d84 <NVIC_EncodePriority>
 8001e22:	4602      	mov	r2, r0
 8001e24:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001e28:	4611      	mov	r1, r2
 8001e2a:	4618      	mov	r0, r3
 8001e2c:	f7ff ff80 	bl	8001d30 <__NVIC_SetPriority>
}
 8001e30:	bf00      	nop
 8001e32:	3718      	adds	r7, #24
 8001e34:	46bd      	mov	sp, r7
 8001e36:	bd80      	pop	{r7, pc}

08001e38 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001e38:	b580      	push	{r7, lr}
 8001e3a:	b082      	sub	sp, #8
 8001e3c:	af00      	add	r7, sp, #0
 8001e3e:	4603      	mov	r3, r0
 8001e40:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001e42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e46:	4618      	mov	r0, r3
 8001e48:	f7ff ff54 	bl	8001cf4 <__NVIC_EnableIRQ>
}
 8001e4c:	bf00      	nop
 8001e4e:	3708      	adds	r7, #8
 8001e50:	46bd      	mov	sp, r7
 8001e52:	bd80      	pop	{r7, pc}

08001e54 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001e54:	b580      	push	{r7, lr}
 8001e56:	b084      	sub	sp, #16
 8001e58:	af00      	add	r7, sp, #0
 8001e5a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e60:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001e62:	f7ff ff09 	bl	8001c78 <HAL_GetTick>
 8001e66:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001e6e:	b2db      	uxtb	r3, r3
 8001e70:	2b02      	cmp	r3, #2
 8001e72:	d008      	beq.n	8001e86 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	2280      	movs	r2, #128	; 0x80
 8001e78:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	2200      	movs	r2, #0
 8001e7e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8001e82:	2301      	movs	r3, #1
 8001e84:	e052      	b.n	8001f2c <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	681a      	ldr	r2, [r3, #0]
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	f022 0216 	bic.w	r2, r2, #22
 8001e94:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	695a      	ldr	r2, [r3, #20]
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001ea4:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	d103      	bne.n	8001eb6 <HAL_DMA_Abort+0x62>
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	d007      	beq.n	8001ec6 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	681a      	ldr	r2, [r3, #0]
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	f022 0208 	bic.w	r2, r2, #8
 8001ec4:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	681a      	ldr	r2, [r3, #0]
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	f022 0201 	bic.w	r2, r2, #1
 8001ed4:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001ed6:	e013      	b.n	8001f00 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001ed8:	f7ff fece 	bl	8001c78 <HAL_GetTick>
 8001edc:	4602      	mov	r2, r0
 8001ede:	68bb      	ldr	r3, [r7, #8]
 8001ee0:	1ad3      	subs	r3, r2, r3
 8001ee2:	2b05      	cmp	r3, #5
 8001ee4:	d90c      	bls.n	8001f00 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	2220      	movs	r2, #32
 8001eea:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	2203      	movs	r2, #3
 8001ef0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	2200      	movs	r2, #0
 8001ef8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8001efc:	2303      	movs	r3, #3
 8001efe:	e015      	b.n	8001f2c <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	f003 0301 	and.w	r3, r3, #1
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d1e4      	bne.n	8001ed8 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001f12:	223f      	movs	r2, #63	; 0x3f
 8001f14:	409a      	lsls	r2, r3
 8001f16:	68fb      	ldr	r3, [r7, #12]
 8001f18:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	2201      	movs	r2, #1
 8001f1e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	2200      	movs	r2, #0
 8001f26:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8001f2a:	2300      	movs	r3, #0
}
 8001f2c:	4618      	mov	r0, r3
 8001f2e:	3710      	adds	r7, #16
 8001f30:	46bd      	mov	sp, r7
 8001f32:	bd80      	pop	{r7, pc}

08001f34 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001f34:	b480      	push	{r7}
 8001f36:	b083      	sub	sp, #12
 8001f38:	af00      	add	r7, sp, #0
 8001f3a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001f42:	b2db      	uxtb	r3, r3
 8001f44:	2b02      	cmp	r3, #2
 8001f46:	d004      	beq.n	8001f52 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	2280      	movs	r2, #128	; 0x80
 8001f4c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8001f4e:	2301      	movs	r3, #1
 8001f50:	e00c      	b.n	8001f6c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	2205      	movs	r2, #5
 8001f56:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	681a      	ldr	r2, [r3, #0]
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	f022 0201 	bic.w	r2, r2, #1
 8001f68:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001f6a:	2300      	movs	r3, #0
}
 8001f6c:	4618      	mov	r0, r3
 8001f6e:	370c      	adds	r7, #12
 8001f70:	46bd      	mov	sp, r7
 8001f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f76:	4770      	bx	lr

08001f78 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001f78:	b480      	push	{r7}
 8001f7a:	b089      	sub	sp, #36	; 0x24
 8001f7c:	af00      	add	r7, sp, #0
 8001f7e:	6078      	str	r0, [r7, #4]
 8001f80:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001f82:	2300      	movs	r3, #0
 8001f84:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001f86:	2300      	movs	r3, #0
 8001f88:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001f8a:	2300      	movs	r3, #0
 8001f8c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001f8e:	2300      	movs	r3, #0
 8001f90:	61fb      	str	r3, [r7, #28]
 8001f92:	e16b      	b.n	800226c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001f94:	2201      	movs	r2, #1
 8001f96:	69fb      	ldr	r3, [r7, #28]
 8001f98:	fa02 f303 	lsl.w	r3, r2, r3
 8001f9c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001f9e:	683b      	ldr	r3, [r7, #0]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	697a      	ldr	r2, [r7, #20]
 8001fa4:	4013      	ands	r3, r2
 8001fa6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001fa8:	693a      	ldr	r2, [r7, #16]
 8001faa:	697b      	ldr	r3, [r7, #20]
 8001fac:	429a      	cmp	r2, r3
 8001fae:	f040 815a 	bne.w	8002266 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001fb2:	683b      	ldr	r3, [r7, #0]
 8001fb4:	685b      	ldr	r3, [r3, #4]
 8001fb6:	f003 0303 	and.w	r3, r3, #3
 8001fba:	2b01      	cmp	r3, #1
 8001fbc:	d005      	beq.n	8001fca <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001fbe:	683b      	ldr	r3, [r7, #0]
 8001fc0:	685b      	ldr	r3, [r3, #4]
 8001fc2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001fc6:	2b02      	cmp	r3, #2
 8001fc8:	d130      	bne.n	800202c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	689b      	ldr	r3, [r3, #8]
 8001fce:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001fd0:	69fb      	ldr	r3, [r7, #28]
 8001fd2:	005b      	lsls	r3, r3, #1
 8001fd4:	2203      	movs	r2, #3
 8001fd6:	fa02 f303 	lsl.w	r3, r2, r3
 8001fda:	43db      	mvns	r3, r3
 8001fdc:	69ba      	ldr	r2, [r7, #24]
 8001fde:	4013      	ands	r3, r2
 8001fe0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001fe2:	683b      	ldr	r3, [r7, #0]
 8001fe4:	68da      	ldr	r2, [r3, #12]
 8001fe6:	69fb      	ldr	r3, [r7, #28]
 8001fe8:	005b      	lsls	r3, r3, #1
 8001fea:	fa02 f303 	lsl.w	r3, r2, r3
 8001fee:	69ba      	ldr	r2, [r7, #24]
 8001ff0:	4313      	orrs	r3, r2
 8001ff2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	69ba      	ldr	r2, [r7, #24]
 8001ff8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	685b      	ldr	r3, [r3, #4]
 8001ffe:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002000:	2201      	movs	r2, #1
 8002002:	69fb      	ldr	r3, [r7, #28]
 8002004:	fa02 f303 	lsl.w	r3, r2, r3
 8002008:	43db      	mvns	r3, r3
 800200a:	69ba      	ldr	r2, [r7, #24]
 800200c:	4013      	ands	r3, r2
 800200e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002010:	683b      	ldr	r3, [r7, #0]
 8002012:	685b      	ldr	r3, [r3, #4]
 8002014:	091b      	lsrs	r3, r3, #4
 8002016:	f003 0201 	and.w	r2, r3, #1
 800201a:	69fb      	ldr	r3, [r7, #28]
 800201c:	fa02 f303 	lsl.w	r3, r2, r3
 8002020:	69ba      	ldr	r2, [r7, #24]
 8002022:	4313      	orrs	r3, r2
 8002024:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	69ba      	ldr	r2, [r7, #24]
 800202a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800202c:	683b      	ldr	r3, [r7, #0]
 800202e:	685b      	ldr	r3, [r3, #4]
 8002030:	f003 0303 	and.w	r3, r3, #3
 8002034:	2b03      	cmp	r3, #3
 8002036:	d017      	beq.n	8002068 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	68db      	ldr	r3, [r3, #12]
 800203c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800203e:	69fb      	ldr	r3, [r7, #28]
 8002040:	005b      	lsls	r3, r3, #1
 8002042:	2203      	movs	r2, #3
 8002044:	fa02 f303 	lsl.w	r3, r2, r3
 8002048:	43db      	mvns	r3, r3
 800204a:	69ba      	ldr	r2, [r7, #24]
 800204c:	4013      	ands	r3, r2
 800204e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002050:	683b      	ldr	r3, [r7, #0]
 8002052:	689a      	ldr	r2, [r3, #8]
 8002054:	69fb      	ldr	r3, [r7, #28]
 8002056:	005b      	lsls	r3, r3, #1
 8002058:	fa02 f303 	lsl.w	r3, r2, r3
 800205c:	69ba      	ldr	r2, [r7, #24]
 800205e:	4313      	orrs	r3, r2
 8002060:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	69ba      	ldr	r2, [r7, #24]
 8002066:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002068:	683b      	ldr	r3, [r7, #0]
 800206a:	685b      	ldr	r3, [r3, #4]
 800206c:	f003 0303 	and.w	r3, r3, #3
 8002070:	2b02      	cmp	r3, #2
 8002072:	d123      	bne.n	80020bc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002074:	69fb      	ldr	r3, [r7, #28]
 8002076:	08da      	lsrs	r2, r3, #3
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	3208      	adds	r2, #8
 800207c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002080:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002082:	69fb      	ldr	r3, [r7, #28]
 8002084:	f003 0307 	and.w	r3, r3, #7
 8002088:	009b      	lsls	r3, r3, #2
 800208a:	220f      	movs	r2, #15
 800208c:	fa02 f303 	lsl.w	r3, r2, r3
 8002090:	43db      	mvns	r3, r3
 8002092:	69ba      	ldr	r2, [r7, #24]
 8002094:	4013      	ands	r3, r2
 8002096:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002098:	683b      	ldr	r3, [r7, #0]
 800209a:	691a      	ldr	r2, [r3, #16]
 800209c:	69fb      	ldr	r3, [r7, #28]
 800209e:	f003 0307 	and.w	r3, r3, #7
 80020a2:	009b      	lsls	r3, r3, #2
 80020a4:	fa02 f303 	lsl.w	r3, r2, r3
 80020a8:	69ba      	ldr	r2, [r7, #24]
 80020aa:	4313      	orrs	r3, r2
 80020ac:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80020ae:	69fb      	ldr	r3, [r7, #28]
 80020b0:	08da      	lsrs	r2, r3, #3
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	3208      	adds	r2, #8
 80020b6:	69b9      	ldr	r1, [r7, #24]
 80020b8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80020c2:	69fb      	ldr	r3, [r7, #28]
 80020c4:	005b      	lsls	r3, r3, #1
 80020c6:	2203      	movs	r2, #3
 80020c8:	fa02 f303 	lsl.w	r3, r2, r3
 80020cc:	43db      	mvns	r3, r3
 80020ce:	69ba      	ldr	r2, [r7, #24]
 80020d0:	4013      	ands	r3, r2
 80020d2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80020d4:	683b      	ldr	r3, [r7, #0]
 80020d6:	685b      	ldr	r3, [r3, #4]
 80020d8:	f003 0203 	and.w	r2, r3, #3
 80020dc:	69fb      	ldr	r3, [r7, #28]
 80020de:	005b      	lsls	r3, r3, #1
 80020e0:	fa02 f303 	lsl.w	r3, r2, r3
 80020e4:	69ba      	ldr	r2, [r7, #24]
 80020e6:	4313      	orrs	r3, r2
 80020e8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	69ba      	ldr	r2, [r7, #24]
 80020ee:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80020f0:	683b      	ldr	r3, [r7, #0]
 80020f2:	685b      	ldr	r3, [r3, #4]
 80020f4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	f000 80b4 	beq.w	8002266 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80020fe:	2300      	movs	r3, #0
 8002100:	60fb      	str	r3, [r7, #12]
 8002102:	4b60      	ldr	r3, [pc, #384]	; (8002284 <HAL_GPIO_Init+0x30c>)
 8002104:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002106:	4a5f      	ldr	r2, [pc, #380]	; (8002284 <HAL_GPIO_Init+0x30c>)
 8002108:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800210c:	6453      	str	r3, [r2, #68]	; 0x44
 800210e:	4b5d      	ldr	r3, [pc, #372]	; (8002284 <HAL_GPIO_Init+0x30c>)
 8002110:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002112:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002116:	60fb      	str	r3, [r7, #12]
 8002118:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800211a:	4a5b      	ldr	r2, [pc, #364]	; (8002288 <HAL_GPIO_Init+0x310>)
 800211c:	69fb      	ldr	r3, [r7, #28]
 800211e:	089b      	lsrs	r3, r3, #2
 8002120:	3302      	adds	r3, #2
 8002122:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002126:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002128:	69fb      	ldr	r3, [r7, #28]
 800212a:	f003 0303 	and.w	r3, r3, #3
 800212e:	009b      	lsls	r3, r3, #2
 8002130:	220f      	movs	r2, #15
 8002132:	fa02 f303 	lsl.w	r3, r2, r3
 8002136:	43db      	mvns	r3, r3
 8002138:	69ba      	ldr	r2, [r7, #24]
 800213a:	4013      	ands	r3, r2
 800213c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	4a52      	ldr	r2, [pc, #328]	; (800228c <HAL_GPIO_Init+0x314>)
 8002142:	4293      	cmp	r3, r2
 8002144:	d02b      	beq.n	800219e <HAL_GPIO_Init+0x226>
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	4a51      	ldr	r2, [pc, #324]	; (8002290 <HAL_GPIO_Init+0x318>)
 800214a:	4293      	cmp	r3, r2
 800214c:	d025      	beq.n	800219a <HAL_GPIO_Init+0x222>
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	4a50      	ldr	r2, [pc, #320]	; (8002294 <HAL_GPIO_Init+0x31c>)
 8002152:	4293      	cmp	r3, r2
 8002154:	d01f      	beq.n	8002196 <HAL_GPIO_Init+0x21e>
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	4a4f      	ldr	r2, [pc, #316]	; (8002298 <HAL_GPIO_Init+0x320>)
 800215a:	4293      	cmp	r3, r2
 800215c:	d019      	beq.n	8002192 <HAL_GPIO_Init+0x21a>
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	4a4e      	ldr	r2, [pc, #312]	; (800229c <HAL_GPIO_Init+0x324>)
 8002162:	4293      	cmp	r3, r2
 8002164:	d013      	beq.n	800218e <HAL_GPIO_Init+0x216>
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	4a4d      	ldr	r2, [pc, #308]	; (80022a0 <HAL_GPIO_Init+0x328>)
 800216a:	4293      	cmp	r3, r2
 800216c:	d00d      	beq.n	800218a <HAL_GPIO_Init+0x212>
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	4a4c      	ldr	r2, [pc, #304]	; (80022a4 <HAL_GPIO_Init+0x32c>)
 8002172:	4293      	cmp	r3, r2
 8002174:	d007      	beq.n	8002186 <HAL_GPIO_Init+0x20e>
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	4a4b      	ldr	r2, [pc, #300]	; (80022a8 <HAL_GPIO_Init+0x330>)
 800217a:	4293      	cmp	r3, r2
 800217c:	d101      	bne.n	8002182 <HAL_GPIO_Init+0x20a>
 800217e:	2307      	movs	r3, #7
 8002180:	e00e      	b.n	80021a0 <HAL_GPIO_Init+0x228>
 8002182:	2308      	movs	r3, #8
 8002184:	e00c      	b.n	80021a0 <HAL_GPIO_Init+0x228>
 8002186:	2306      	movs	r3, #6
 8002188:	e00a      	b.n	80021a0 <HAL_GPIO_Init+0x228>
 800218a:	2305      	movs	r3, #5
 800218c:	e008      	b.n	80021a0 <HAL_GPIO_Init+0x228>
 800218e:	2304      	movs	r3, #4
 8002190:	e006      	b.n	80021a0 <HAL_GPIO_Init+0x228>
 8002192:	2303      	movs	r3, #3
 8002194:	e004      	b.n	80021a0 <HAL_GPIO_Init+0x228>
 8002196:	2302      	movs	r3, #2
 8002198:	e002      	b.n	80021a0 <HAL_GPIO_Init+0x228>
 800219a:	2301      	movs	r3, #1
 800219c:	e000      	b.n	80021a0 <HAL_GPIO_Init+0x228>
 800219e:	2300      	movs	r3, #0
 80021a0:	69fa      	ldr	r2, [r7, #28]
 80021a2:	f002 0203 	and.w	r2, r2, #3
 80021a6:	0092      	lsls	r2, r2, #2
 80021a8:	4093      	lsls	r3, r2
 80021aa:	69ba      	ldr	r2, [r7, #24]
 80021ac:	4313      	orrs	r3, r2
 80021ae:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80021b0:	4935      	ldr	r1, [pc, #212]	; (8002288 <HAL_GPIO_Init+0x310>)
 80021b2:	69fb      	ldr	r3, [r7, #28]
 80021b4:	089b      	lsrs	r3, r3, #2
 80021b6:	3302      	adds	r3, #2
 80021b8:	69ba      	ldr	r2, [r7, #24]
 80021ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80021be:	4b3b      	ldr	r3, [pc, #236]	; (80022ac <HAL_GPIO_Init+0x334>)
 80021c0:	689b      	ldr	r3, [r3, #8]
 80021c2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80021c4:	693b      	ldr	r3, [r7, #16]
 80021c6:	43db      	mvns	r3, r3
 80021c8:	69ba      	ldr	r2, [r7, #24]
 80021ca:	4013      	ands	r3, r2
 80021cc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80021ce:	683b      	ldr	r3, [r7, #0]
 80021d0:	685b      	ldr	r3, [r3, #4]
 80021d2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d003      	beq.n	80021e2 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80021da:	69ba      	ldr	r2, [r7, #24]
 80021dc:	693b      	ldr	r3, [r7, #16]
 80021de:	4313      	orrs	r3, r2
 80021e0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80021e2:	4a32      	ldr	r2, [pc, #200]	; (80022ac <HAL_GPIO_Init+0x334>)
 80021e4:	69bb      	ldr	r3, [r7, #24]
 80021e6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80021e8:	4b30      	ldr	r3, [pc, #192]	; (80022ac <HAL_GPIO_Init+0x334>)
 80021ea:	68db      	ldr	r3, [r3, #12]
 80021ec:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80021ee:	693b      	ldr	r3, [r7, #16]
 80021f0:	43db      	mvns	r3, r3
 80021f2:	69ba      	ldr	r2, [r7, #24]
 80021f4:	4013      	ands	r3, r2
 80021f6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80021f8:	683b      	ldr	r3, [r7, #0]
 80021fa:	685b      	ldr	r3, [r3, #4]
 80021fc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002200:	2b00      	cmp	r3, #0
 8002202:	d003      	beq.n	800220c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002204:	69ba      	ldr	r2, [r7, #24]
 8002206:	693b      	ldr	r3, [r7, #16]
 8002208:	4313      	orrs	r3, r2
 800220a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800220c:	4a27      	ldr	r2, [pc, #156]	; (80022ac <HAL_GPIO_Init+0x334>)
 800220e:	69bb      	ldr	r3, [r7, #24]
 8002210:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002212:	4b26      	ldr	r3, [pc, #152]	; (80022ac <HAL_GPIO_Init+0x334>)
 8002214:	685b      	ldr	r3, [r3, #4]
 8002216:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002218:	693b      	ldr	r3, [r7, #16]
 800221a:	43db      	mvns	r3, r3
 800221c:	69ba      	ldr	r2, [r7, #24]
 800221e:	4013      	ands	r3, r2
 8002220:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002222:	683b      	ldr	r3, [r7, #0]
 8002224:	685b      	ldr	r3, [r3, #4]
 8002226:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800222a:	2b00      	cmp	r3, #0
 800222c:	d003      	beq.n	8002236 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800222e:	69ba      	ldr	r2, [r7, #24]
 8002230:	693b      	ldr	r3, [r7, #16]
 8002232:	4313      	orrs	r3, r2
 8002234:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002236:	4a1d      	ldr	r2, [pc, #116]	; (80022ac <HAL_GPIO_Init+0x334>)
 8002238:	69bb      	ldr	r3, [r7, #24]
 800223a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800223c:	4b1b      	ldr	r3, [pc, #108]	; (80022ac <HAL_GPIO_Init+0x334>)
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002242:	693b      	ldr	r3, [r7, #16]
 8002244:	43db      	mvns	r3, r3
 8002246:	69ba      	ldr	r2, [r7, #24]
 8002248:	4013      	ands	r3, r2
 800224a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800224c:	683b      	ldr	r3, [r7, #0]
 800224e:	685b      	ldr	r3, [r3, #4]
 8002250:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002254:	2b00      	cmp	r3, #0
 8002256:	d003      	beq.n	8002260 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002258:	69ba      	ldr	r2, [r7, #24]
 800225a:	693b      	ldr	r3, [r7, #16]
 800225c:	4313      	orrs	r3, r2
 800225e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002260:	4a12      	ldr	r2, [pc, #72]	; (80022ac <HAL_GPIO_Init+0x334>)
 8002262:	69bb      	ldr	r3, [r7, #24]
 8002264:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002266:	69fb      	ldr	r3, [r7, #28]
 8002268:	3301      	adds	r3, #1
 800226a:	61fb      	str	r3, [r7, #28]
 800226c:	69fb      	ldr	r3, [r7, #28]
 800226e:	2b0f      	cmp	r3, #15
 8002270:	f67f ae90 	bls.w	8001f94 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002274:	bf00      	nop
 8002276:	bf00      	nop
 8002278:	3724      	adds	r7, #36	; 0x24
 800227a:	46bd      	mov	sp, r7
 800227c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002280:	4770      	bx	lr
 8002282:	bf00      	nop
 8002284:	40023800 	.word	0x40023800
 8002288:	40013800 	.word	0x40013800
 800228c:	40020000 	.word	0x40020000
 8002290:	40020400 	.word	0x40020400
 8002294:	40020800 	.word	0x40020800
 8002298:	40020c00 	.word	0x40020c00
 800229c:	40021000 	.word	0x40021000
 80022a0:	40021400 	.word	0x40021400
 80022a4:	40021800 	.word	0x40021800
 80022a8:	40021c00 	.word	0x40021c00
 80022ac:	40013c00 	.word	0x40013c00

080022b0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80022b0:	b480      	push	{r7}
 80022b2:	b083      	sub	sp, #12
 80022b4:	af00      	add	r7, sp, #0
 80022b6:	6078      	str	r0, [r7, #4]
 80022b8:	460b      	mov	r3, r1
 80022ba:	807b      	strh	r3, [r7, #2]
 80022bc:	4613      	mov	r3, r2
 80022be:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80022c0:	787b      	ldrb	r3, [r7, #1]
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d003      	beq.n	80022ce <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80022c6:	887a      	ldrh	r2, [r7, #2]
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80022cc:	e003      	b.n	80022d6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80022ce:	887b      	ldrh	r3, [r7, #2]
 80022d0:	041a      	lsls	r2, r3, #16
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	619a      	str	r2, [r3, #24]
}
 80022d6:	bf00      	nop
 80022d8:	370c      	adds	r7, #12
 80022da:	46bd      	mov	sp, r7
 80022dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e0:	4770      	bx	lr
	...

080022e4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80022e4:	b580      	push	{r7, lr}
 80022e6:	b086      	sub	sp, #24
 80022e8:	af00      	add	r7, sp, #0
 80022ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d101      	bne.n	80022f6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80022f2:	2301      	movs	r3, #1
 80022f4:	e267      	b.n	80027c6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	f003 0301 	and.w	r3, r3, #1
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d075      	beq.n	80023ee <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002302:	4b88      	ldr	r3, [pc, #544]	; (8002524 <HAL_RCC_OscConfig+0x240>)
 8002304:	689b      	ldr	r3, [r3, #8]
 8002306:	f003 030c 	and.w	r3, r3, #12
 800230a:	2b04      	cmp	r3, #4
 800230c:	d00c      	beq.n	8002328 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800230e:	4b85      	ldr	r3, [pc, #532]	; (8002524 <HAL_RCC_OscConfig+0x240>)
 8002310:	689b      	ldr	r3, [r3, #8]
 8002312:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002316:	2b08      	cmp	r3, #8
 8002318:	d112      	bne.n	8002340 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800231a:	4b82      	ldr	r3, [pc, #520]	; (8002524 <HAL_RCC_OscConfig+0x240>)
 800231c:	685b      	ldr	r3, [r3, #4]
 800231e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002322:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002326:	d10b      	bne.n	8002340 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002328:	4b7e      	ldr	r3, [pc, #504]	; (8002524 <HAL_RCC_OscConfig+0x240>)
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002330:	2b00      	cmp	r3, #0
 8002332:	d05b      	beq.n	80023ec <HAL_RCC_OscConfig+0x108>
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	685b      	ldr	r3, [r3, #4]
 8002338:	2b00      	cmp	r3, #0
 800233a:	d157      	bne.n	80023ec <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800233c:	2301      	movs	r3, #1
 800233e:	e242      	b.n	80027c6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	685b      	ldr	r3, [r3, #4]
 8002344:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002348:	d106      	bne.n	8002358 <HAL_RCC_OscConfig+0x74>
 800234a:	4b76      	ldr	r3, [pc, #472]	; (8002524 <HAL_RCC_OscConfig+0x240>)
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	4a75      	ldr	r2, [pc, #468]	; (8002524 <HAL_RCC_OscConfig+0x240>)
 8002350:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002354:	6013      	str	r3, [r2, #0]
 8002356:	e01d      	b.n	8002394 <HAL_RCC_OscConfig+0xb0>
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	685b      	ldr	r3, [r3, #4]
 800235c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002360:	d10c      	bne.n	800237c <HAL_RCC_OscConfig+0x98>
 8002362:	4b70      	ldr	r3, [pc, #448]	; (8002524 <HAL_RCC_OscConfig+0x240>)
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	4a6f      	ldr	r2, [pc, #444]	; (8002524 <HAL_RCC_OscConfig+0x240>)
 8002368:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800236c:	6013      	str	r3, [r2, #0]
 800236e:	4b6d      	ldr	r3, [pc, #436]	; (8002524 <HAL_RCC_OscConfig+0x240>)
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	4a6c      	ldr	r2, [pc, #432]	; (8002524 <HAL_RCC_OscConfig+0x240>)
 8002374:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002378:	6013      	str	r3, [r2, #0]
 800237a:	e00b      	b.n	8002394 <HAL_RCC_OscConfig+0xb0>
 800237c:	4b69      	ldr	r3, [pc, #420]	; (8002524 <HAL_RCC_OscConfig+0x240>)
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	4a68      	ldr	r2, [pc, #416]	; (8002524 <HAL_RCC_OscConfig+0x240>)
 8002382:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002386:	6013      	str	r3, [r2, #0]
 8002388:	4b66      	ldr	r3, [pc, #408]	; (8002524 <HAL_RCC_OscConfig+0x240>)
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	4a65      	ldr	r2, [pc, #404]	; (8002524 <HAL_RCC_OscConfig+0x240>)
 800238e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002392:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	685b      	ldr	r3, [r3, #4]
 8002398:	2b00      	cmp	r3, #0
 800239a:	d013      	beq.n	80023c4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800239c:	f7ff fc6c 	bl	8001c78 <HAL_GetTick>
 80023a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80023a2:	e008      	b.n	80023b6 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80023a4:	f7ff fc68 	bl	8001c78 <HAL_GetTick>
 80023a8:	4602      	mov	r2, r0
 80023aa:	693b      	ldr	r3, [r7, #16]
 80023ac:	1ad3      	subs	r3, r2, r3
 80023ae:	2b64      	cmp	r3, #100	; 0x64
 80023b0:	d901      	bls.n	80023b6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80023b2:	2303      	movs	r3, #3
 80023b4:	e207      	b.n	80027c6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80023b6:	4b5b      	ldr	r3, [pc, #364]	; (8002524 <HAL_RCC_OscConfig+0x240>)
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d0f0      	beq.n	80023a4 <HAL_RCC_OscConfig+0xc0>
 80023c2:	e014      	b.n	80023ee <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023c4:	f7ff fc58 	bl	8001c78 <HAL_GetTick>
 80023c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80023ca:	e008      	b.n	80023de <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80023cc:	f7ff fc54 	bl	8001c78 <HAL_GetTick>
 80023d0:	4602      	mov	r2, r0
 80023d2:	693b      	ldr	r3, [r7, #16]
 80023d4:	1ad3      	subs	r3, r2, r3
 80023d6:	2b64      	cmp	r3, #100	; 0x64
 80023d8:	d901      	bls.n	80023de <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80023da:	2303      	movs	r3, #3
 80023dc:	e1f3      	b.n	80027c6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80023de:	4b51      	ldr	r3, [pc, #324]	; (8002524 <HAL_RCC_OscConfig+0x240>)
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	d1f0      	bne.n	80023cc <HAL_RCC_OscConfig+0xe8>
 80023ea:	e000      	b.n	80023ee <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80023ec:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	f003 0302 	and.w	r3, r3, #2
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d063      	beq.n	80024c2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80023fa:	4b4a      	ldr	r3, [pc, #296]	; (8002524 <HAL_RCC_OscConfig+0x240>)
 80023fc:	689b      	ldr	r3, [r3, #8]
 80023fe:	f003 030c 	and.w	r3, r3, #12
 8002402:	2b00      	cmp	r3, #0
 8002404:	d00b      	beq.n	800241e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002406:	4b47      	ldr	r3, [pc, #284]	; (8002524 <HAL_RCC_OscConfig+0x240>)
 8002408:	689b      	ldr	r3, [r3, #8]
 800240a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800240e:	2b08      	cmp	r3, #8
 8002410:	d11c      	bne.n	800244c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002412:	4b44      	ldr	r3, [pc, #272]	; (8002524 <HAL_RCC_OscConfig+0x240>)
 8002414:	685b      	ldr	r3, [r3, #4]
 8002416:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800241a:	2b00      	cmp	r3, #0
 800241c:	d116      	bne.n	800244c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800241e:	4b41      	ldr	r3, [pc, #260]	; (8002524 <HAL_RCC_OscConfig+0x240>)
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	f003 0302 	and.w	r3, r3, #2
 8002426:	2b00      	cmp	r3, #0
 8002428:	d005      	beq.n	8002436 <HAL_RCC_OscConfig+0x152>
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	68db      	ldr	r3, [r3, #12]
 800242e:	2b01      	cmp	r3, #1
 8002430:	d001      	beq.n	8002436 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002432:	2301      	movs	r3, #1
 8002434:	e1c7      	b.n	80027c6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002436:	4b3b      	ldr	r3, [pc, #236]	; (8002524 <HAL_RCC_OscConfig+0x240>)
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	691b      	ldr	r3, [r3, #16]
 8002442:	00db      	lsls	r3, r3, #3
 8002444:	4937      	ldr	r1, [pc, #220]	; (8002524 <HAL_RCC_OscConfig+0x240>)
 8002446:	4313      	orrs	r3, r2
 8002448:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800244a:	e03a      	b.n	80024c2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	68db      	ldr	r3, [r3, #12]
 8002450:	2b00      	cmp	r3, #0
 8002452:	d020      	beq.n	8002496 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002454:	4b34      	ldr	r3, [pc, #208]	; (8002528 <HAL_RCC_OscConfig+0x244>)
 8002456:	2201      	movs	r2, #1
 8002458:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800245a:	f7ff fc0d 	bl	8001c78 <HAL_GetTick>
 800245e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002460:	e008      	b.n	8002474 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002462:	f7ff fc09 	bl	8001c78 <HAL_GetTick>
 8002466:	4602      	mov	r2, r0
 8002468:	693b      	ldr	r3, [r7, #16]
 800246a:	1ad3      	subs	r3, r2, r3
 800246c:	2b02      	cmp	r3, #2
 800246e:	d901      	bls.n	8002474 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002470:	2303      	movs	r3, #3
 8002472:	e1a8      	b.n	80027c6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002474:	4b2b      	ldr	r3, [pc, #172]	; (8002524 <HAL_RCC_OscConfig+0x240>)
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	f003 0302 	and.w	r3, r3, #2
 800247c:	2b00      	cmp	r3, #0
 800247e:	d0f0      	beq.n	8002462 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002480:	4b28      	ldr	r3, [pc, #160]	; (8002524 <HAL_RCC_OscConfig+0x240>)
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	691b      	ldr	r3, [r3, #16]
 800248c:	00db      	lsls	r3, r3, #3
 800248e:	4925      	ldr	r1, [pc, #148]	; (8002524 <HAL_RCC_OscConfig+0x240>)
 8002490:	4313      	orrs	r3, r2
 8002492:	600b      	str	r3, [r1, #0]
 8002494:	e015      	b.n	80024c2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002496:	4b24      	ldr	r3, [pc, #144]	; (8002528 <HAL_RCC_OscConfig+0x244>)
 8002498:	2200      	movs	r2, #0
 800249a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800249c:	f7ff fbec 	bl	8001c78 <HAL_GetTick>
 80024a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80024a2:	e008      	b.n	80024b6 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80024a4:	f7ff fbe8 	bl	8001c78 <HAL_GetTick>
 80024a8:	4602      	mov	r2, r0
 80024aa:	693b      	ldr	r3, [r7, #16]
 80024ac:	1ad3      	subs	r3, r2, r3
 80024ae:	2b02      	cmp	r3, #2
 80024b0:	d901      	bls.n	80024b6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80024b2:	2303      	movs	r3, #3
 80024b4:	e187      	b.n	80027c6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80024b6:	4b1b      	ldr	r3, [pc, #108]	; (8002524 <HAL_RCC_OscConfig+0x240>)
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	f003 0302 	and.w	r3, r3, #2
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d1f0      	bne.n	80024a4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	f003 0308 	and.w	r3, r3, #8
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d036      	beq.n	800253c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	695b      	ldr	r3, [r3, #20]
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d016      	beq.n	8002504 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80024d6:	4b15      	ldr	r3, [pc, #84]	; (800252c <HAL_RCC_OscConfig+0x248>)
 80024d8:	2201      	movs	r2, #1
 80024da:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80024dc:	f7ff fbcc 	bl	8001c78 <HAL_GetTick>
 80024e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80024e2:	e008      	b.n	80024f6 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80024e4:	f7ff fbc8 	bl	8001c78 <HAL_GetTick>
 80024e8:	4602      	mov	r2, r0
 80024ea:	693b      	ldr	r3, [r7, #16]
 80024ec:	1ad3      	subs	r3, r2, r3
 80024ee:	2b02      	cmp	r3, #2
 80024f0:	d901      	bls.n	80024f6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80024f2:	2303      	movs	r3, #3
 80024f4:	e167      	b.n	80027c6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80024f6:	4b0b      	ldr	r3, [pc, #44]	; (8002524 <HAL_RCC_OscConfig+0x240>)
 80024f8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80024fa:	f003 0302 	and.w	r3, r3, #2
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d0f0      	beq.n	80024e4 <HAL_RCC_OscConfig+0x200>
 8002502:	e01b      	b.n	800253c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002504:	4b09      	ldr	r3, [pc, #36]	; (800252c <HAL_RCC_OscConfig+0x248>)
 8002506:	2200      	movs	r2, #0
 8002508:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800250a:	f7ff fbb5 	bl	8001c78 <HAL_GetTick>
 800250e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002510:	e00e      	b.n	8002530 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002512:	f7ff fbb1 	bl	8001c78 <HAL_GetTick>
 8002516:	4602      	mov	r2, r0
 8002518:	693b      	ldr	r3, [r7, #16]
 800251a:	1ad3      	subs	r3, r2, r3
 800251c:	2b02      	cmp	r3, #2
 800251e:	d907      	bls.n	8002530 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002520:	2303      	movs	r3, #3
 8002522:	e150      	b.n	80027c6 <HAL_RCC_OscConfig+0x4e2>
 8002524:	40023800 	.word	0x40023800
 8002528:	42470000 	.word	0x42470000
 800252c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002530:	4b88      	ldr	r3, [pc, #544]	; (8002754 <HAL_RCC_OscConfig+0x470>)
 8002532:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002534:	f003 0302 	and.w	r3, r3, #2
 8002538:	2b00      	cmp	r3, #0
 800253a:	d1ea      	bne.n	8002512 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	f003 0304 	and.w	r3, r3, #4
 8002544:	2b00      	cmp	r3, #0
 8002546:	f000 8097 	beq.w	8002678 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800254a:	2300      	movs	r3, #0
 800254c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800254e:	4b81      	ldr	r3, [pc, #516]	; (8002754 <HAL_RCC_OscConfig+0x470>)
 8002550:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002552:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002556:	2b00      	cmp	r3, #0
 8002558:	d10f      	bne.n	800257a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800255a:	2300      	movs	r3, #0
 800255c:	60bb      	str	r3, [r7, #8]
 800255e:	4b7d      	ldr	r3, [pc, #500]	; (8002754 <HAL_RCC_OscConfig+0x470>)
 8002560:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002562:	4a7c      	ldr	r2, [pc, #496]	; (8002754 <HAL_RCC_OscConfig+0x470>)
 8002564:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002568:	6413      	str	r3, [r2, #64]	; 0x40
 800256a:	4b7a      	ldr	r3, [pc, #488]	; (8002754 <HAL_RCC_OscConfig+0x470>)
 800256c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800256e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002572:	60bb      	str	r3, [r7, #8]
 8002574:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002576:	2301      	movs	r3, #1
 8002578:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800257a:	4b77      	ldr	r3, [pc, #476]	; (8002758 <HAL_RCC_OscConfig+0x474>)
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002582:	2b00      	cmp	r3, #0
 8002584:	d118      	bne.n	80025b8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002586:	4b74      	ldr	r3, [pc, #464]	; (8002758 <HAL_RCC_OscConfig+0x474>)
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	4a73      	ldr	r2, [pc, #460]	; (8002758 <HAL_RCC_OscConfig+0x474>)
 800258c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002590:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002592:	f7ff fb71 	bl	8001c78 <HAL_GetTick>
 8002596:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002598:	e008      	b.n	80025ac <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800259a:	f7ff fb6d 	bl	8001c78 <HAL_GetTick>
 800259e:	4602      	mov	r2, r0
 80025a0:	693b      	ldr	r3, [r7, #16]
 80025a2:	1ad3      	subs	r3, r2, r3
 80025a4:	2b02      	cmp	r3, #2
 80025a6:	d901      	bls.n	80025ac <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80025a8:	2303      	movs	r3, #3
 80025aa:	e10c      	b.n	80027c6 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80025ac:	4b6a      	ldr	r3, [pc, #424]	; (8002758 <HAL_RCC_OscConfig+0x474>)
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d0f0      	beq.n	800259a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	689b      	ldr	r3, [r3, #8]
 80025bc:	2b01      	cmp	r3, #1
 80025be:	d106      	bne.n	80025ce <HAL_RCC_OscConfig+0x2ea>
 80025c0:	4b64      	ldr	r3, [pc, #400]	; (8002754 <HAL_RCC_OscConfig+0x470>)
 80025c2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80025c4:	4a63      	ldr	r2, [pc, #396]	; (8002754 <HAL_RCC_OscConfig+0x470>)
 80025c6:	f043 0301 	orr.w	r3, r3, #1
 80025ca:	6713      	str	r3, [r2, #112]	; 0x70
 80025cc:	e01c      	b.n	8002608 <HAL_RCC_OscConfig+0x324>
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	689b      	ldr	r3, [r3, #8]
 80025d2:	2b05      	cmp	r3, #5
 80025d4:	d10c      	bne.n	80025f0 <HAL_RCC_OscConfig+0x30c>
 80025d6:	4b5f      	ldr	r3, [pc, #380]	; (8002754 <HAL_RCC_OscConfig+0x470>)
 80025d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80025da:	4a5e      	ldr	r2, [pc, #376]	; (8002754 <HAL_RCC_OscConfig+0x470>)
 80025dc:	f043 0304 	orr.w	r3, r3, #4
 80025e0:	6713      	str	r3, [r2, #112]	; 0x70
 80025e2:	4b5c      	ldr	r3, [pc, #368]	; (8002754 <HAL_RCC_OscConfig+0x470>)
 80025e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80025e6:	4a5b      	ldr	r2, [pc, #364]	; (8002754 <HAL_RCC_OscConfig+0x470>)
 80025e8:	f043 0301 	orr.w	r3, r3, #1
 80025ec:	6713      	str	r3, [r2, #112]	; 0x70
 80025ee:	e00b      	b.n	8002608 <HAL_RCC_OscConfig+0x324>
 80025f0:	4b58      	ldr	r3, [pc, #352]	; (8002754 <HAL_RCC_OscConfig+0x470>)
 80025f2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80025f4:	4a57      	ldr	r2, [pc, #348]	; (8002754 <HAL_RCC_OscConfig+0x470>)
 80025f6:	f023 0301 	bic.w	r3, r3, #1
 80025fa:	6713      	str	r3, [r2, #112]	; 0x70
 80025fc:	4b55      	ldr	r3, [pc, #340]	; (8002754 <HAL_RCC_OscConfig+0x470>)
 80025fe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002600:	4a54      	ldr	r2, [pc, #336]	; (8002754 <HAL_RCC_OscConfig+0x470>)
 8002602:	f023 0304 	bic.w	r3, r3, #4
 8002606:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	689b      	ldr	r3, [r3, #8]
 800260c:	2b00      	cmp	r3, #0
 800260e:	d015      	beq.n	800263c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002610:	f7ff fb32 	bl	8001c78 <HAL_GetTick>
 8002614:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002616:	e00a      	b.n	800262e <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002618:	f7ff fb2e 	bl	8001c78 <HAL_GetTick>
 800261c:	4602      	mov	r2, r0
 800261e:	693b      	ldr	r3, [r7, #16]
 8002620:	1ad3      	subs	r3, r2, r3
 8002622:	f241 3288 	movw	r2, #5000	; 0x1388
 8002626:	4293      	cmp	r3, r2
 8002628:	d901      	bls.n	800262e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800262a:	2303      	movs	r3, #3
 800262c:	e0cb      	b.n	80027c6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800262e:	4b49      	ldr	r3, [pc, #292]	; (8002754 <HAL_RCC_OscConfig+0x470>)
 8002630:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002632:	f003 0302 	and.w	r3, r3, #2
 8002636:	2b00      	cmp	r3, #0
 8002638:	d0ee      	beq.n	8002618 <HAL_RCC_OscConfig+0x334>
 800263a:	e014      	b.n	8002666 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800263c:	f7ff fb1c 	bl	8001c78 <HAL_GetTick>
 8002640:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002642:	e00a      	b.n	800265a <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002644:	f7ff fb18 	bl	8001c78 <HAL_GetTick>
 8002648:	4602      	mov	r2, r0
 800264a:	693b      	ldr	r3, [r7, #16]
 800264c:	1ad3      	subs	r3, r2, r3
 800264e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002652:	4293      	cmp	r3, r2
 8002654:	d901      	bls.n	800265a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002656:	2303      	movs	r3, #3
 8002658:	e0b5      	b.n	80027c6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800265a:	4b3e      	ldr	r3, [pc, #248]	; (8002754 <HAL_RCC_OscConfig+0x470>)
 800265c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800265e:	f003 0302 	and.w	r3, r3, #2
 8002662:	2b00      	cmp	r3, #0
 8002664:	d1ee      	bne.n	8002644 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002666:	7dfb      	ldrb	r3, [r7, #23]
 8002668:	2b01      	cmp	r3, #1
 800266a:	d105      	bne.n	8002678 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800266c:	4b39      	ldr	r3, [pc, #228]	; (8002754 <HAL_RCC_OscConfig+0x470>)
 800266e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002670:	4a38      	ldr	r2, [pc, #224]	; (8002754 <HAL_RCC_OscConfig+0x470>)
 8002672:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002676:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	699b      	ldr	r3, [r3, #24]
 800267c:	2b00      	cmp	r3, #0
 800267e:	f000 80a1 	beq.w	80027c4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002682:	4b34      	ldr	r3, [pc, #208]	; (8002754 <HAL_RCC_OscConfig+0x470>)
 8002684:	689b      	ldr	r3, [r3, #8]
 8002686:	f003 030c 	and.w	r3, r3, #12
 800268a:	2b08      	cmp	r3, #8
 800268c:	d05c      	beq.n	8002748 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	699b      	ldr	r3, [r3, #24]
 8002692:	2b02      	cmp	r3, #2
 8002694:	d141      	bne.n	800271a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002696:	4b31      	ldr	r3, [pc, #196]	; (800275c <HAL_RCC_OscConfig+0x478>)
 8002698:	2200      	movs	r2, #0
 800269a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800269c:	f7ff faec 	bl	8001c78 <HAL_GetTick>
 80026a0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80026a2:	e008      	b.n	80026b6 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80026a4:	f7ff fae8 	bl	8001c78 <HAL_GetTick>
 80026a8:	4602      	mov	r2, r0
 80026aa:	693b      	ldr	r3, [r7, #16]
 80026ac:	1ad3      	subs	r3, r2, r3
 80026ae:	2b02      	cmp	r3, #2
 80026b0:	d901      	bls.n	80026b6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80026b2:	2303      	movs	r3, #3
 80026b4:	e087      	b.n	80027c6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80026b6:	4b27      	ldr	r3, [pc, #156]	; (8002754 <HAL_RCC_OscConfig+0x470>)
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d1f0      	bne.n	80026a4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	69da      	ldr	r2, [r3, #28]
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	6a1b      	ldr	r3, [r3, #32]
 80026ca:	431a      	orrs	r2, r3
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026d0:	019b      	lsls	r3, r3, #6
 80026d2:	431a      	orrs	r2, r3
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026d8:	085b      	lsrs	r3, r3, #1
 80026da:	3b01      	subs	r3, #1
 80026dc:	041b      	lsls	r3, r3, #16
 80026de:	431a      	orrs	r2, r3
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80026e4:	061b      	lsls	r3, r3, #24
 80026e6:	491b      	ldr	r1, [pc, #108]	; (8002754 <HAL_RCC_OscConfig+0x470>)
 80026e8:	4313      	orrs	r3, r2
 80026ea:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80026ec:	4b1b      	ldr	r3, [pc, #108]	; (800275c <HAL_RCC_OscConfig+0x478>)
 80026ee:	2201      	movs	r2, #1
 80026f0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026f2:	f7ff fac1 	bl	8001c78 <HAL_GetTick>
 80026f6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80026f8:	e008      	b.n	800270c <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80026fa:	f7ff fabd 	bl	8001c78 <HAL_GetTick>
 80026fe:	4602      	mov	r2, r0
 8002700:	693b      	ldr	r3, [r7, #16]
 8002702:	1ad3      	subs	r3, r2, r3
 8002704:	2b02      	cmp	r3, #2
 8002706:	d901      	bls.n	800270c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002708:	2303      	movs	r3, #3
 800270a:	e05c      	b.n	80027c6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800270c:	4b11      	ldr	r3, [pc, #68]	; (8002754 <HAL_RCC_OscConfig+0x470>)
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002714:	2b00      	cmp	r3, #0
 8002716:	d0f0      	beq.n	80026fa <HAL_RCC_OscConfig+0x416>
 8002718:	e054      	b.n	80027c4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800271a:	4b10      	ldr	r3, [pc, #64]	; (800275c <HAL_RCC_OscConfig+0x478>)
 800271c:	2200      	movs	r2, #0
 800271e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002720:	f7ff faaa 	bl	8001c78 <HAL_GetTick>
 8002724:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002726:	e008      	b.n	800273a <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002728:	f7ff faa6 	bl	8001c78 <HAL_GetTick>
 800272c:	4602      	mov	r2, r0
 800272e:	693b      	ldr	r3, [r7, #16]
 8002730:	1ad3      	subs	r3, r2, r3
 8002732:	2b02      	cmp	r3, #2
 8002734:	d901      	bls.n	800273a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002736:	2303      	movs	r3, #3
 8002738:	e045      	b.n	80027c6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800273a:	4b06      	ldr	r3, [pc, #24]	; (8002754 <HAL_RCC_OscConfig+0x470>)
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002742:	2b00      	cmp	r3, #0
 8002744:	d1f0      	bne.n	8002728 <HAL_RCC_OscConfig+0x444>
 8002746:	e03d      	b.n	80027c4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	699b      	ldr	r3, [r3, #24]
 800274c:	2b01      	cmp	r3, #1
 800274e:	d107      	bne.n	8002760 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002750:	2301      	movs	r3, #1
 8002752:	e038      	b.n	80027c6 <HAL_RCC_OscConfig+0x4e2>
 8002754:	40023800 	.word	0x40023800
 8002758:	40007000 	.word	0x40007000
 800275c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002760:	4b1b      	ldr	r3, [pc, #108]	; (80027d0 <HAL_RCC_OscConfig+0x4ec>)
 8002762:	685b      	ldr	r3, [r3, #4]
 8002764:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	699b      	ldr	r3, [r3, #24]
 800276a:	2b01      	cmp	r3, #1
 800276c:	d028      	beq.n	80027c0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002778:	429a      	cmp	r2, r3
 800277a:	d121      	bne.n	80027c0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002786:	429a      	cmp	r2, r3
 8002788:	d11a      	bne.n	80027c0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800278a:	68fa      	ldr	r2, [r7, #12]
 800278c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002790:	4013      	ands	r3, r2
 8002792:	687a      	ldr	r2, [r7, #4]
 8002794:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002796:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002798:	4293      	cmp	r3, r2
 800279a:	d111      	bne.n	80027c0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800279c:	68fb      	ldr	r3, [r7, #12]
 800279e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80027a6:	085b      	lsrs	r3, r3, #1
 80027a8:	3b01      	subs	r3, #1
 80027aa:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80027ac:	429a      	cmp	r2, r3
 80027ae:	d107      	bne.n	80027c0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027ba:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80027bc:	429a      	cmp	r2, r3
 80027be:	d001      	beq.n	80027c4 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80027c0:	2301      	movs	r3, #1
 80027c2:	e000      	b.n	80027c6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80027c4:	2300      	movs	r3, #0
}
 80027c6:	4618      	mov	r0, r3
 80027c8:	3718      	adds	r7, #24
 80027ca:	46bd      	mov	sp, r7
 80027cc:	bd80      	pop	{r7, pc}
 80027ce:	bf00      	nop
 80027d0:	40023800 	.word	0x40023800

080027d4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80027d4:	b580      	push	{r7, lr}
 80027d6:	b084      	sub	sp, #16
 80027d8:	af00      	add	r7, sp, #0
 80027da:	6078      	str	r0, [r7, #4]
 80027dc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d101      	bne.n	80027e8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80027e4:	2301      	movs	r3, #1
 80027e6:	e0cc      	b.n	8002982 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80027e8:	4b68      	ldr	r3, [pc, #416]	; (800298c <HAL_RCC_ClockConfig+0x1b8>)
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	f003 0307 	and.w	r3, r3, #7
 80027f0:	683a      	ldr	r2, [r7, #0]
 80027f2:	429a      	cmp	r2, r3
 80027f4:	d90c      	bls.n	8002810 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80027f6:	4b65      	ldr	r3, [pc, #404]	; (800298c <HAL_RCC_ClockConfig+0x1b8>)
 80027f8:	683a      	ldr	r2, [r7, #0]
 80027fa:	b2d2      	uxtb	r2, r2
 80027fc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80027fe:	4b63      	ldr	r3, [pc, #396]	; (800298c <HAL_RCC_ClockConfig+0x1b8>)
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	f003 0307 	and.w	r3, r3, #7
 8002806:	683a      	ldr	r2, [r7, #0]
 8002808:	429a      	cmp	r2, r3
 800280a:	d001      	beq.n	8002810 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800280c:	2301      	movs	r3, #1
 800280e:	e0b8      	b.n	8002982 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	f003 0302 	and.w	r3, r3, #2
 8002818:	2b00      	cmp	r3, #0
 800281a:	d020      	beq.n	800285e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	f003 0304 	and.w	r3, r3, #4
 8002824:	2b00      	cmp	r3, #0
 8002826:	d005      	beq.n	8002834 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002828:	4b59      	ldr	r3, [pc, #356]	; (8002990 <HAL_RCC_ClockConfig+0x1bc>)
 800282a:	689b      	ldr	r3, [r3, #8]
 800282c:	4a58      	ldr	r2, [pc, #352]	; (8002990 <HAL_RCC_ClockConfig+0x1bc>)
 800282e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002832:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	f003 0308 	and.w	r3, r3, #8
 800283c:	2b00      	cmp	r3, #0
 800283e:	d005      	beq.n	800284c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002840:	4b53      	ldr	r3, [pc, #332]	; (8002990 <HAL_RCC_ClockConfig+0x1bc>)
 8002842:	689b      	ldr	r3, [r3, #8]
 8002844:	4a52      	ldr	r2, [pc, #328]	; (8002990 <HAL_RCC_ClockConfig+0x1bc>)
 8002846:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800284a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800284c:	4b50      	ldr	r3, [pc, #320]	; (8002990 <HAL_RCC_ClockConfig+0x1bc>)
 800284e:	689b      	ldr	r3, [r3, #8]
 8002850:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	689b      	ldr	r3, [r3, #8]
 8002858:	494d      	ldr	r1, [pc, #308]	; (8002990 <HAL_RCC_ClockConfig+0x1bc>)
 800285a:	4313      	orrs	r3, r2
 800285c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	f003 0301 	and.w	r3, r3, #1
 8002866:	2b00      	cmp	r3, #0
 8002868:	d044      	beq.n	80028f4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	685b      	ldr	r3, [r3, #4]
 800286e:	2b01      	cmp	r3, #1
 8002870:	d107      	bne.n	8002882 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002872:	4b47      	ldr	r3, [pc, #284]	; (8002990 <HAL_RCC_ClockConfig+0x1bc>)
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800287a:	2b00      	cmp	r3, #0
 800287c:	d119      	bne.n	80028b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800287e:	2301      	movs	r3, #1
 8002880:	e07f      	b.n	8002982 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	685b      	ldr	r3, [r3, #4]
 8002886:	2b02      	cmp	r3, #2
 8002888:	d003      	beq.n	8002892 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800288e:	2b03      	cmp	r3, #3
 8002890:	d107      	bne.n	80028a2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002892:	4b3f      	ldr	r3, [pc, #252]	; (8002990 <HAL_RCC_ClockConfig+0x1bc>)
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800289a:	2b00      	cmp	r3, #0
 800289c:	d109      	bne.n	80028b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800289e:	2301      	movs	r3, #1
 80028a0:	e06f      	b.n	8002982 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80028a2:	4b3b      	ldr	r3, [pc, #236]	; (8002990 <HAL_RCC_ClockConfig+0x1bc>)
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	f003 0302 	and.w	r3, r3, #2
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d101      	bne.n	80028b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80028ae:	2301      	movs	r3, #1
 80028b0:	e067      	b.n	8002982 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80028b2:	4b37      	ldr	r3, [pc, #220]	; (8002990 <HAL_RCC_ClockConfig+0x1bc>)
 80028b4:	689b      	ldr	r3, [r3, #8]
 80028b6:	f023 0203 	bic.w	r2, r3, #3
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	685b      	ldr	r3, [r3, #4]
 80028be:	4934      	ldr	r1, [pc, #208]	; (8002990 <HAL_RCC_ClockConfig+0x1bc>)
 80028c0:	4313      	orrs	r3, r2
 80028c2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80028c4:	f7ff f9d8 	bl	8001c78 <HAL_GetTick>
 80028c8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80028ca:	e00a      	b.n	80028e2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80028cc:	f7ff f9d4 	bl	8001c78 <HAL_GetTick>
 80028d0:	4602      	mov	r2, r0
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	1ad3      	subs	r3, r2, r3
 80028d6:	f241 3288 	movw	r2, #5000	; 0x1388
 80028da:	4293      	cmp	r3, r2
 80028dc:	d901      	bls.n	80028e2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80028de:	2303      	movs	r3, #3
 80028e0:	e04f      	b.n	8002982 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80028e2:	4b2b      	ldr	r3, [pc, #172]	; (8002990 <HAL_RCC_ClockConfig+0x1bc>)
 80028e4:	689b      	ldr	r3, [r3, #8]
 80028e6:	f003 020c 	and.w	r2, r3, #12
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	685b      	ldr	r3, [r3, #4]
 80028ee:	009b      	lsls	r3, r3, #2
 80028f0:	429a      	cmp	r2, r3
 80028f2:	d1eb      	bne.n	80028cc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80028f4:	4b25      	ldr	r3, [pc, #148]	; (800298c <HAL_RCC_ClockConfig+0x1b8>)
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	f003 0307 	and.w	r3, r3, #7
 80028fc:	683a      	ldr	r2, [r7, #0]
 80028fe:	429a      	cmp	r2, r3
 8002900:	d20c      	bcs.n	800291c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002902:	4b22      	ldr	r3, [pc, #136]	; (800298c <HAL_RCC_ClockConfig+0x1b8>)
 8002904:	683a      	ldr	r2, [r7, #0]
 8002906:	b2d2      	uxtb	r2, r2
 8002908:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800290a:	4b20      	ldr	r3, [pc, #128]	; (800298c <HAL_RCC_ClockConfig+0x1b8>)
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	f003 0307 	and.w	r3, r3, #7
 8002912:	683a      	ldr	r2, [r7, #0]
 8002914:	429a      	cmp	r2, r3
 8002916:	d001      	beq.n	800291c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002918:	2301      	movs	r3, #1
 800291a:	e032      	b.n	8002982 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	f003 0304 	and.w	r3, r3, #4
 8002924:	2b00      	cmp	r3, #0
 8002926:	d008      	beq.n	800293a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002928:	4b19      	ldr	r3, [pc, #100]	; (8002990 <HAL_RCC_ClockConfig+0x1bc>)
 800292a:	689b      	ldr	r3, [r3, #8]
 800292c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	68db      	ldr	r3, [r3, #12]
 8002934:	4916      	ldr	r1, [pc, #88]	; (8002990 <HAL_RCC_ClockConfig+0x1bc>)
 8002936:	4313      	orrs	r3, r2
 8002938:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	f003 0308 	and.w	r3, r3, #8
 8002942:	2b00      	cmp	r3, #0
 8002944:	d009      	beq.n	800295a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002946:	4b12      	ldr	r3, [pc, #72]	; (8002990 <HAL_RCC_ClockConfig+0x1bc>)
 8002948:	689b      	ldr	r3, [r3, #8]
 800294a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	691b      	ldr	r3, [r3, #16]
 8002952:	00db      	lsls	r3, r3, #3
 8002954:	490e      	ldr	r1, [pc, #56]	; (8002990 <HAL_RCC_ClockConfig+0x1bc>)
 8002956:	4313      	orrs	r3, r2
 8002958:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800295a:	f000 f821 	bl	80029a0 <HAL_RCC_GetSysClockFreq>
 800295e:	4602      	mov	r2, r0
 8002960:	4b0b      	ldr	r3, [pc, #44]	; (8002990 <HAL_RCC_ClockConfig+0x1bc>)
 8002962:	689b      	ldr	r3, [r3, #8]
 8002964:	091b      	lsrs	r3, r3, #4
 8002966:	f003 030f 	and.w	r3, r3, #15
 800296a:	490a      	ldr	r1, [pc, #40]	; (8002994 <HAL_RCC_ClockConfig+0x1c0>)
 800296c:	5ccb      	ldrb	r3, [r1, r3]
 800296e:	fa22 f303 	lsr.w	r3, r2, r3
 8002972:	4a09      	ldr	r2, [pc, #36]	; (8002998 <HAL_RCC_ClockConfig+0x1c4>)
 8002974:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8002976:	4b09      	ldr	r3, [pc, #36]	; (800299c <HAL_RCC_ClockConfig+0x1c8>)
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	4618      	mov	r0, r3
 800297c:	f7fe fc5c 	bl	8001238 <HAL_InitTick>

  return HAL_OK;
 8002980:	2300      	movs	r3, #0
}
 8002982:	4618      	mov	r0, r3
 8002984:	3710      	adds	r7, #16
 8002986:	46bd      	mov	sp, r7
 8002988:	bd80      	pop	{r7, pc}
 800298a:	bf00      	nop
 800298c:	40023c00 	.word	0x40023c00
 8002990:	40023800 	.word	0x40023800
 8002994:	08008684 	.word	0x08008684
 8002998:	20000010 	.word	0x20000010
 800299c:	20000018 	.word	0x20000018

080029a0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80029a0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80029a4:	b094      	sub	sp, #80	; 0x50
 80029a6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80029a8:	2300      	movs	r3, #0
 80029aa:	647b      	str	r3, [r7, #68]	; 0x44
 80029ac:	2300      	movs	r3, #0
 80029ae:	64fb      	str	r3, [r7, #76]	; 0x4c
 80029b0:	2300      	movs	r3, #0
 80029b2:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 80029b4:	2300      	movs	r3, #0
 80029b6:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80029b8:	4b79      	ldr	r3, [pc, #484]	; (8002ba0 <HAL_RCC_GetSysClockFreq+0x200>)
 80029ba:	689b      	ldr	r3, [r3, #8]
 80029bc:	f003 030c 	and.w	r3, r3, #12
 80029c0:	2b08      	cmp	r3, #8
 80029c2:	d00d      	beq.n	80029e0 <HAL_RCC_GetSysClockFreq+0x40>
 80029c4:	2b08      	cmp	r3, #8
 80029c6:	f200 80e1 	bhi.w	8002b8c <HAL_RCC_GetSysClockFreq+0x1ec>
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d002      	beq.n	80029d4 <HAL_RCC_GetSysClockFreq+0x34>
 80029ce:	2b04      	cmp	r3, #4
 80029d0:	d003      	beq.n	80029da <HAL_RCC_GetSysClockFreq+0x3a>
 80029d2:	e0db      	b.n	8002b8c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80029d4:	4b73      	ldr	r3, [pc, #460]	; (8002ba4 <HAL_RCC_GetSysClockFreq+0x204>)
 80029d6:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 80029d8:	e0db      	b.n	8002b92 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80029da:	4b73      	ldr	r3, [pc, #460]	; (8002ba8 <HAL_RCC_GetSysClockFreq+0x208>)
 80029dc:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80029de:	e0d8      	b.n	8002b92 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80029e0:	4b6f      	ldr	r3, [pc, #444]	; (8002ba0 <HAL_RCC_GetSysClockFreq+0x200>)
 80029e2:	685b      	ldr	r3, [r3, #4]
 80029e4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80029e8:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80029ea:	4b6d      	ldr	r3, [pc, #436]	; (8002ba0 <HAL_RCC_GetSysClockFreq+0x200>)
 80029ec:	685b      	ldr	r3, [r3, #4]
 80029ee:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d063      	beq.n	8002abe <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80029f6:	4b6a      	ldr	r3, [pc, #424]	; (8002ba0 <HAL_RCC_GetSysClockFreq+0x200>)
 80029f8:	685b      	ldr	r3, [r3, #4]
 80029fa:	099b      	lsrs	r3, r3, #6
 80029fc:	2200      	movs	r2, #0
 80029fe:	63bb      	str	r3, [r7, #56]	; 0x38
 8002a00:	63fa      	str	r2, [r7, #60]	; 0x3c
 8002a02:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002a04:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002a08:	633b      	str	r3, [r7, #48]	; 0x30
 8002a0a:	2300      	movs	r3, #0
 8002a0c:	637b      	str	r3, [r7, #52]	; 0x34
 8002a0e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8002a12:	4622      	mov	r2, r4
 8002a14:	462b      	mov	r3, r5
 8002a16:	f04f 0000 	mov.w	r0, #0
 8002a1a:	f04f 0100 	mov.w	r1, #0
 8002a1e:	0159      	lsls	r1, r3, #5
 8002a20:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002a24:	0150      	lsls	r0, r2, #5
 8002a26:	4602      	mov	r2, r0
 8002a28:	460b      	mov	r3, r1
 8002a2a:	4621      	mov	r1, r4
 8002a2c:	1a51      	subs	r1, r2, r1
 8002a2e:	6139      	str	r1, [r7, #16]
 8002a30:	4629      	mov	r1, r5
 8002a32:	eb63 0301 	sbc.w	r3, r3, r1
 8002a36:	617b      	str	r3, [r7, #20]
 8002a38:	f04f 0200 	mov.w	r2, #0
 8002a3c:	f04f 0300 	mov.w	r3, #0
 8002a40:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002a44:	4659      	mov	r1, fp
 8002a46:	018b      	lsls	r3, r1, #6
 8002a48:	4651      	mov	r1, sl
 8002a4a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002a4e:	4651      	mov	r1, sl
 8002a50:	018a      	lsls	r2, r1, #6
 8002a52:	4651      	mov	r1, sl
 8002a54:	ebb2 0801 	subs.w	r8, r2, r1
 8002a58:	4659      	mov	r1, fp
 8002a5a:	eb63 0901 	sbc.w	r9, r3, r1
 8002a5e:	f04f 0200 	mov.w	r2, #0
 8002a62:	f04f 0300 	mov.w	r3, #0
 8002a66:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002a6a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002a6e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002a72:	4690      	mov	r8, r2
 8002a74:	4699      	mov	r9, r3
 8002a76:	4623      	mov	r3, r4
 8002a78:	eb18 0303 	adds.w	r3, r8, r3
 8002a7c:	60bb      	str	r3, [r7, #8]
 8002a7e:	462b      	mov	r3, r5
 8002a80:	eb49 0303 	adc.w	r3, r9, r3
 8002a84:	60fb      	str	r3, [r7, #12]
 8002a86:	f04f 0200 	mov.w	r2, #0
 8002a8a:	f04f 0300 	mov.w	r3, #0
 8002a8e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002a92:	4629      	mov	r1, r5
 8002a94:	024b      	lsls	r3, r1, #9
 8002a96:	4621      	mov	r1, r4
 8002a98:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002a9c:	4621      	mov	r1, r4
 8002a9e:	024a      	lsls	r2, r1, #9
 8002aa0:	4610      	mov	r0, r2
 8002aa2:	4619      	mov	r1, r3
 8002aa4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002aa6:	2200      	movs	r2, #0
 8002aa8:	62bb      	str	r3, [r7, #40]	; 0x28
 8002aaa:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002aac:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002ab0:	f7fd fbf6 	bl	80002a0 <__aeabi_uldivmod>
 8002ab4:	4602      	mov	r2, r0
 8002ab6:	460b      	mov	r3, r1
 8002ab8:	4613      	mov	r3, r2
 8002aba:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002abc:	e058      	b.n	8002b70 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002abe:	4b38      	ldr	r3, [pc, #224]	; (8002ba0 <HAL_RCC_GetSysClockFreq+0x200>)
 8002ac0:	685b      	ldr	r3, [r3, #4]
 8002ac2:	099b      	lsrs	r3, r3, #6
 8002ac4:	2200      	movs	r2, #0
 8002ac6:	4618      	mov	r0, r3
 8002ac8:	4611      	mov	r1, r2
 8002aca:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002ace:	623b      	str	r3, [r7, #32]
 8002ad0:	2300      	movs	r3, #0
 8002ad2:	627b      	str	r3, [r7, #36]	; 0x24
 8002ad4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002ad8:	4642      	mov	r2, r8
 8002ada:	464b      	mov	r3, r9
 8002adc:	f04f 0000 	mov.w	r0, #0
 8002ae0:	f04f 0100 	mov.w	r1, #0
 8002ae4:	0159      	lsls	r1, r3, #5
 8002ae6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002aea:	0150      	lsls	r0, r2, #5
 8002aec:	4602      	mov	r2, r0
 8002aee:	460b      	mov	r3, r1
 8002af0:	4641      	mov	r1, r8
 8002af2:	ebb2 0a01 	subs.w	sl, r2, r1
 8002af6:	4649      	mov	r1, r9
 8002af8:	eb63 0b01 	sbc.w	fp, r3, r1
 8002afc:	f04f 0200 	mov.w	r2, #0
 8002b00:	f04f 0300 	mov.w	r3, #0
 8002b04:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002b08:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002b0c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002b10:	ebb2 040a 	subs.w	r4, r2, sl
 8002b14:	eb63 050b 	sbc.w	r5, r3, fp
 8002b18:	f04f 0200 	mov.w	r2, #0
 8002b1c:	f04f 0300 	mov.w	r3, #0
 8002b20:	00eb      	lsls	r3, r5, #3
 8002b22:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002b26:	00e2      	lsls	r2, r4, #3
 8002b28:	4614      	mov	r4, r2
 8002b2a:	461d      	mov	r5, r3
 8002b2c:	4643      	mov	r3, r8
 8002b2e:	18e3      	adds	r3, r4, r3
 8002b30:	603b      	str	r3, [r7, #0]
 8002b32:	464b      	mov	r3, r9
 8002b34:	eb45 0303 	adc.w	r3, r5, r3
 8002b38:	607b      	str	r3, [r7, #4]
 8002b3a:	f04f 0200 	mov.w	r2, #0
 8002b3e:	f04f 0300 	mov.w	r3, #0
 8002b42:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002b46:	4629      	mov	r1, r5
 8002b48:	028b      	lsls	r3, r1, #10
 8002b4a:	4621      	mov	r1, r4
 8002b4c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002b50:	4621      	mov	r1, r4
 8002b52:	028a      	lsls	r2, r1, #10
 8002b54:	4610      	mov	r0, r2
 8002b56:	4619      	mov	r1, r3
 8002b58:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002b5a:	2200      	movs	r2, #0
 8002b5c:	61bb      	str	r3, [r7, #24]
 8002b5e:	61fa      	str	r2, [r7, #28]
 8002b60:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002b64:	f7fd fb9c 	bl	80002a0 <__aeabi_uldivmod>
 8002b68:	4602      	mov	r2, r0
 8002b6a:	460b      	mov	r3, r1
 8002b6c:	4613      	mov	r3, r2
 8002b6e:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002b70:	4b0b      	ldr	r3, [pc, #44]	; (8002ba0 <HAL_RCC_GetSysClockFreq+0x200>)
 8002b72:	685b      	ldr	r3, [r3, #4]
 8002b74:	0c1b      	lsrs	r3, r3, #16
 8002b76:	f003 0303 	and.w	r3, r3, #3
 8002b7a:	3301      	adds	r3, #1
 8002b7c:	005b      	lsls	r3, r3, #1
 8002b7e:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8002b80:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002b82:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002b84:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b88:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002b8a:	e002      	b.n	8002b92 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002b8c:	4b05      	ldr	r3, [pc, #20]	; (8002ba4 <HAL_RCC_GetSysClockFreq+0x204>)
 8002b8e:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002b90:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002b92:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8002b94:	4618      	mov	r0, r3
 8002b96:	3750      	adds	r7, #80	; 0x50
 8002b98:	46bd      	mov	sp, r7
 8002b9a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002b9e:	bf00      	nop
 8002ba0:	40023800 	.word	0x40023800
 8002ba4:	00f42400 	.word	0x00f42400
 8002ba8:	007a1200 	.word	0x007a1200

08002bac <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002bac:	b480      	push	{r7}
 8002bae:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002bb0:	4b03      	ldr	r3, [pc, #12]	; (8002bc0 <HAL_RCC_GetHCLKFreq+0x14>)
 8002bb2:	681b      	ldr	r3, [r3, #0]
}
 8002bb4:	4618      	mov	r0, r3
 8002bb6:	46bd      	mov	sp, r7
 8002bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bbc:	4770      	bx	lr
 8002bbe:	bf00      	nop
 8002bc0:	20000010 	.word	0x20000010

08002bc4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002bc4:	b580      	push	{r7, lr}
 8002bc6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002bc8:	f7ff fff0 	bl	8002bac <HAL_RCC_GetHCLKFreq>
 8002bcc:	4602      	mov	r2, r0
 8002bce:	4b05      	ldr	r3, [pc, #20]	; (8002be4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002bd0:	689b      	ldr	r3, [r3, #8]
 8002bd2:	0a9b      	lsrs	r3, r3, #10
 8002bd4:	f003 0307 	and.w	r3, r3, #7
 8002bd8:	4903      	ldr	r1, [pc, #12]	; (8002be8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002bda:	5ccb      	ldrb	r3, [r1, r3]
 8002bdc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002be0:	4618      	mov	r0, r3
 8002be2:	bd80      	pop	{r7, pc}
 8002be4:	40023800 	.word	0x40023800
 8002be8:	08008694 	.word	0x08008694

08002bec <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002bec:	b580      	push	{r7, lr}
 8002bee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002bf0:	f7ff ffdc 	bl	8002bac <HAL_RCC_GetHCLKFreq>
 8002bf4:	4602      	mov	r2, r0
 8002bf6:	4b05      	ldr	r3, [pc, #20]	; (8002c0c <HAL_RCC_GetPCLK2Freq+0x20>)
 8002bf8:	689b      	ldr	r3, [r3, #8]
 8002bfa:	0b5b      	lsrs	r3, r3, #13
 8002bfc:	f003 0307 	and.w	r3, r3, #7
 8002c00:	4903      	ldr	r1, [pc, #12]	; (8002c10 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002c02:	5ccb      	ldrb	r3, [r1, r3]
 8002c04:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002c08:	4618      	mov	r0, r3
 8002c0a:	bd80      	pop	{r7, pc}
 8002c0c:	40023800 	.word	0x40023800
 8002c10:	08008694 	.word	0x08008694

08002c14 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002c14:	b480      	push	{r7}
 8002c16:	b083      	sub	sp, #12
 8002c18:	af00      	add	r7, sp, #0
 8002c1a:	6078      	str	r0, [r7, #4]
 8002c1c:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	220f      	movs	r2, #15
 8002c22:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8002c24:	4b12      	ldr	r3, [pc, #72]	; (8002c70 <HAL_RCC_GetClockConfig+0x5c>)
 8002c26:	689b      	ldr	r3, [r3, #8]
 8002c28:	f003 0203 	and.w	r2, r3, #3
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8002c30:	4b0f      	ldr	r3, [pc, #60]	; (8002c70 <HAL_RCC_GetClockConfig+0x5c>)
 8002c32:	689b      	ldr	r3, [r3, #8]
 8002c34:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8002c3c:	4b0c      	ldr	r3, [pc, #48]	; (8002c70 <HAL_RCC_GetClockConfig+0x5c>)
 8002c3e:	689b      	ldr	r3, [r3, #8]
 8002c40:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8002c48:	4b09      	ldr	r3, [pc, #36]	; (8002c70 <HAL_RCC_GetClockConfig+0x5c>)
 8002c4a:	689b      	ldr	r3, [r3, #8]
 8002c4c:	08db      	lsrs	r3, r3, #3
 8002c4e:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8002c56:	4b07      	ldr	r3, [pc, #28]	; (8002c74 <HAL_RCC_GetClockConfig+0x60>)
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	f003 0207 	and.w	r2, r3, #7
 8002c5e:	683b      	ldr	r3, [r7, #0]
 8002c60:	601a      	str	r2, [r3, #0]
}
 8002c62:	bf00      	nop
 8002c64:	370c      	adds	r7, #12
 8002c66:	46bd      	mov	sp, r7
 8002c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c6c:	4770      	bx	lr
 8002c6e:	bf00      	nop
 8002c70:	40023800 	.word	0x40023800
 8002c74:	40023c00 	.word	0x40023c00

08002c78 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002c78:	b580      	push	{r7, lr}
 8002c7a:	b086      	sub	sp, #24
 8002c7c:	af00      	add	r7, sp, #0
 8002c7e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002c80:	2300      	movs	r3, #0
 8002c82:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8002c84:	2300      	movs	r3, #0
 8002c86:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	f003 0301 	and.w	r3, r3, #1
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d105      	bne.n	8002ca0 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d035      	beq.n	8002d0c <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8002ca0:	4b62      	ldr	r3, [pc, #392]	; (8002e2c <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8002ca2:	2200      	movs	r2, #0
 8002ca4:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8002ca6:	f7fe ffe7 	bl	8001c78 <HAL_GetTick>
 8002caa:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002cac:	e008      	b.n	8002cc0 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8002cae:	f7fe ffe3 	bl	8001c78 <HAL_GetTick>
 8002cb2:	4602      	mov	r2, r0
 8002cb4:	697b      	ldr	r3, [r7, #20]
 8002cb6:	1ad3      	subs	r3, r2, r3
 8002cb8:	2b02      	cmp	r3, #2
 8002cba:	d901      	bls.n	8002cc0 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002cbc:	2303      	movs	r3, #3
 8002cbe:	e0b0      	b.n	8002e22 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002cc0:	4b5b      	ldr	r3, [pc, #364]	; (8002e30 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d1f0      	bne.n	8002cae <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	685b      	ldr	r3, [r3, #4]
 8002cd0:	019a      	lsls	r2, r3, #6
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	689b      	ldr	r3, [r3, #8]
 8002cd6:	071b      	lsls	r3, r3, #28
 8002cd8:	4955      	ldr	r1, [pc, #340]	; (8002e30 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8002cda:	4313      	orrs	r3, r2
 8002cdc:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8002ce0:	4b52      	ldr	r3, [pc, #328]	; (8002e2c <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8002ce2:	2201      	movs	r2, #1
 8002ce4:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8002ce6:	f7fe ffc7 	bl	8001c78 <HAL_GetTick>
 8002cea:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8002cec:	e008      	b.n	8002d00 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8002cee:	f7fe ffc3 	bl	8001c78 <HAL_GetTick>
 8002cf2:	4602      	mov	r2, r0
 8002cf4:	697b      	ldr	r3, [r7, #20]
 8002cf6:	1ad3      	subs	r3, r2, r3
 8002cf8:	2b02      	cmp	r3, #2
 8002cfa:	d901      	bls.n	8002d00 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002cfc:	2303      	movs	r3, #3
 8002cfe:	e090      	b.n	8002e22 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8002d00:	4b4b      	ldr	r3, [pc, #300]	; (8002e30 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d0f0      	beq.n	8002cee <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	f003 0302 	and.w	r3, r3, #2
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	f000 8083 	beq.w	8002e20 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8002d1a:	2300      	movs	r3, #0
 8002d1c:	60fb      	str	r3, [r7, #12]
 8002d1e:	4b44      	ldr	r3, [pc, #272]	; (8002e30 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8002d20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d22:	4a43      	ldr	r2, [pc, #268]	; (8002e30 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8002d24:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002d28:	6413      	str	r3, [r2, #64]	; 0x40
 8002d2a:	4b41      	ldr	r3, [pc, #260]	; (8002e30 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8002d2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d2e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d32:	60fb      	str	r3, [r7, #12]
 8002d34:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8002d36:	4b3f      	ldr	r3, [pc, #252]	; (8002e34 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	4a3e      	ldr	r2, [pc, #248]	; (8002e34 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002d3c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002d40:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8002d42:	f7fe ff99 	bl	8001c78 <HAL_GetTick>
 8002d46:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8002d48:	e008      	b.n	8002d5c <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8002d4a:	f7fe ff95 	bl	8001c78 <HAL_GetTick>
 8002d4e:	4602      	mov	r2, r0
 8002d50:	697b      	ldr	r3, [r7, #20]
 8002d52:	1ad3      	subs	r3, r2, r3
 8002d54:	2b02      	cmp	r3, #2
 8002d56:	d901      	bls.n	8002d5c <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8002d58:	2303      	movs	r3, #3
 8002d5a:	e062      	b.n	8002e22 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8002d5c:	4b35      	ldr	r3, [pc, #212]	; (8002e34 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d0f0      	beq.n	8002d4a <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002d68:	4b31      	ldr	r3, [pc, #196]	; (8002e30 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8002d6a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d6c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002d70:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002d72:	693b      	ldr	r3, [r7, #16]
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d02f      	beq.n	8002dd8 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	68db      	ldr	r3, [r3, #12]
 8002d7c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002d80:	693a      	ldr	r2, [r7, #16]
 8002d82:	429a      	cmp	r2, r3
 8002d84:	d028      	beq.n	8002dd8 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002d86:	4b2a      	ldr	r3, [pc, #168]	; (8002e30 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8002d88:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d8a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002d8e:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002d90:	4b29      	ldr	r3, [pc, #164]	; (8002e38 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8002d92:	2201      	movs	r2, #1
 8002d94:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002d96:	4b28      	ldr	r3, [pc, #160]	; (8002e38 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8002d98:	2200      	movs	r2, #0
 8002d9a:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8002d9c:	4a24      	ldr	r2, [pc, #144]	; (8002e30 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8002d9e:	693b      	ldr	r3, [r7, #16]
 8002da0:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8002da2:	4b23      	ldr	r3, [pc, #140]	; (8002e30 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8002da4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002da6:	f003 0301 	and.w	r3, r3, #1
 8002daa:	2b01      	cmp	r3, #1
 8002dac:	d114      	bne.n	8002dd8 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8002dae:	f7fe ff63 	bl	8001c78 <HAL_GetTick>
 8002db2:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002db4:	e00a      	b.n	8002dcc <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002db6:	f7fe ff5f 	bl	8001c78 <HAL_GetTick>
 8002dba:	4602      	mov	r2, r0
 8002dbc:	697b      	ldr	r3, [r7, #20]
 8002dbe:	1ad3      	subs	r3, r2, r3
 8002dc0:	f241 3288 	movw	r2, #5000	; 0x1388
 8002dc4:	4293      	cmp	r3, r2
 8002dc6:	d901      	bls.n	8002dcc <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8002dc8:	2303      	movs	r3, #3
 8002dca:	e02a      	b.n	8002e22 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002dcc:	4b18      	ldr	r3, [pc, #96]	; (8002e30 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8002dce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002dd0:	f003 0302 	and.w	r3, r3, #2
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d0ee      	beq.n	8002db6 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	68db      	ldr	r3, [r3, #12]
 8002ddc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002de0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002de4:	d10d      	bne.n	8002e02 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8002de6:	4b12      	ldr	r3, [pc, #72]	; (8002e30 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8002de8:	689b      	ldr	r3, [r3, #8]
 8002dea:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	68db      	ldr	r3, [r3, #12]
 8002df2:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8002df6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002dfa:	490d      	ldr	r1, [pc, #52]	; (8002e30 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8002dfc:	4313      	orrs	r3, r2
 8002dfe:	608b      	str	r3, [r1, #8]
 8002e00:	e005      	b.n	8002e0e <HAL_RCCEx_PeriphCLKConfig+0x196>
 8002e02:	4b0b      	ldr	r3, [pc, #44]	; (8002e30 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8002e04:	689b      	ldr	r3, [r3, #8]
 8002e06:	4a0a      	ldr	r2, [pc, #40]	; (8002e30 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8002e08:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8002e0c:	6093      	str	r3, [r2, #8]
 8002e0e:	4b08      	ldr	r3, [pc, #32]	; (8002e30 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8002e10:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	68db      	ldr	r3, [r3, #12]
 8002e16:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002e1a:	4905      	ldr	r1, [pc, #20]	; (8002e30 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8002e1c:	4313      	orrs	r3, r2
 8002e1e:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8002e20:	2300      	movs	r3, #0
}
 8002e22:	4618      	mov	r0, r3
 8002e24:	3718      	adds	r7, #24
 8002e26:	46bd      	mov	sp, r7
 8002e28:	bd80      	pop	{r7, pc}
 8002e2a:	bf00      	nop
 8002e2c:	42470068 	.word	0x42470068
 8002e30:	40023800 	.word	0x40023800
 8002e34:	40007000 	.word	0x40007000
 8002e38:	42470e40 	.word	0x42470e40

08002e3c <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8002e3c:	b580      	push	{r7, lr}
 8002e3e:	b084      	sub	sp, #16
 8002e40:	af00      	add	r7, sp, #0
 8002e42:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8002e44:	2301      	movs	r3, #1
 8002e46:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d101      	bne.n	8002e52 <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 8002e4e:	2301      	movs	r3, #1
 8002e50:	e066      	b.n	8002f20 <HAL_RTC_Init+0xe4>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	7f5b      	ldrb	r3, [r3, #29]
 8002e56:	b2db      	uxtb	r3, r3
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	d105      	bne.n	8002e68 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	2200      	movs	r2, #0
 8002e60:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8002e62:	6878      	ldr	r0, [r7, #4]
 8002e64:	f7fe f96e 	bl	8001144 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	2202      	movs	r2, #2
 8002e6c:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	22ca      	movs	r2, #202	; 0xca
 8002e74:	625a      	str	r2, [r3, #36]	; 0x24
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	2253      	movs	r2, #83	; 0x53
 8002e7c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8002e7e:	6878      	ldr	r0, [r7, #4]
 8002e80:	f000 fa45 	bl	800330e <RTC_EnterInitMode>
 8002e84:	4603      	mov	r3, r0
 8002e86:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 8002e88:	7bfb      	ldrb	r3, [r7, #15]
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d12c      	bne.n	8002ee8 <HAL_RTC_Init+0xac>
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	689b      	ldr	r3, [r3, #8]
 8002e94:	687a      	ldr	r2, [r7, #4]
 8002e96:	6812      	ldr	r2, [r2, #0]
 8002e98:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8002e9c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002ea0:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	6899      	ldr	r1, [r3, #8]
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	685a      	ldr	r2, [r3, #4]
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	691b      	ldr	r3, [r3, #16]
 8002eb0:	431a      	orrs	r2, r3
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	695b      	ldr	r3, [r3, #20]
 8002eb6:	431a      	orrs	r2, r3
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	430a      	orrs	r2, r1
 8002ebe:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	687a      	ldr	r2, [r7, #4]
 8002ec6:	68d2      	ldr	r2, [r2, #12]
 8002ec8:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	6919      	ldr	r1, [r3, #16]
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	689b      	ldr	r3, [r3, #8]
 8002ed4:	041a      	lsls	r2, r3, #16
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	430a      	orrs	r2, r1
 8002edc:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8002ede:	6878      	ldr	r0, [r7, #4]
 8002ee0:	f000 fa4c 	bl	800337c <RTC_ExitInitMode>
 8002ee4:	4603      	mov	r3, r0
 8002ee6:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 8002ee8:	7bfb      	ldrb	r3, [r7, #15]
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d113      	bne.n	8002f16 <HAL_RTC_Init+0xda>
  {
    hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002efc:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	699a      	ldr	r2, [r3, #24]
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	430a      	orrs	r2, r1
 8002f0e:	641a      	str	r2, [r3, #64]	; 0x40

    hrtc->State = HAL_RTC_STATE_READY;
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	2201      	movs	r2, #1
 8002f14:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	22ff      	movs	r2, #255	; 0xff
 8002f1c:	625a      	str	r2, [r3, #36]	; 0x24

  return status;
 8002f1e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f20:	4618      	mov	r0, r3
 8002f22:	3710      	adds	r7, #16
 8002f24:	46bd      	mov	sp, r7
 8002f26:	bd80      	pop	{r7, pc}

08002f28 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8002f28:	b590      	push	{r4, r7, lr}
 8002f2a:	b087      	sub	sp, #28
 8002f2c:	af00      	add	r7, sp, #0
 8002f2e:	60f8      	str	r0, [r7, #12]
 8002f30:	60b9      	str	r1, [r7, #8]
 8002f32:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8002f34:	2300      	movs	r3, #0
 8002f36:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	7f1b      	ldrb	r3, [r3, #28]
 8002f3c:	2b01      	cmp	r3, #1
 8002f3e:	d101      	bne.n	8002f44 <HAL_RTC_SetTime+0x1c>
 8002f40:	2302      	movs	r3, #2
 8002f42:	e087      	b.n	8003054 <HAL_RTC_SetTime+0x12c>
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	2201      	movs	r2, #1
 8002f48:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	2202      	movs	r2, #2
 8002f4e:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d126      	bne.n	8002fa4 <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	689b      	ldr	r3, [r3, #8]
 8002f5c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	d102      	bne.n	8002f6a <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8002f64:	68bb      	ldr	r3, [r7, #8]
 8002f66:	2200      	movs	r2, #0
 8002f68:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8002f6a:	68bb      	ldr	r3, [r7, #8]
 8002f6c:	781b      	ldrb	r3, [r3, #0]
 8002f6e:	4618      	mov	r0, r3
 8002f70:	f000 fa29 	bl	80033c6 <RTC_ByteToBcd2>
 8002f74:	4603      	mov	r3, r0
 8002f76:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8002f78:	68bb      	ldr	r3, [r7, #8]
 8002f7a:	785b      	ldrb	r3, [r3, #1]
 8002f7c:	4618      	mov	r0, r3
 8002f7e:	f000 fa22 	bl	80033c6 <RTC_ByteToBcd2>
 8002f82:	4603      	mov	r3, r0
 8002f84:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8002f86:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 8002f88:	68bb      	ldr	r3, [r7, #8]
 8002f8a:	789b      	ldrb	r3, [r3, #2]
 8002f8c:	4618      	mov	r0, r3
 8002f8e:	f000 fa1a 	bl	80033c6 <RTC_ByteToBcd2>
 8002f92:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8002f94:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 8002f98:	68bb      	ldr	r3, [r7, #8]
 8002f9a:	78db      	ldrb	r3, [r3, #3]
 8002f9c:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8002f9e:	4313      	orrs	r3, r2
 8002fa0:	617b      	str	r3, [r7, #20]
 8002fa2:	e018      	b.n	8002fd6 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	689b      	ldr	r3, [r3, #8]
 8002faa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d102      	bne.n	8002fb8 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8002fb2:	68bb      	ldr	r3, [r7, #8]
 8002fb4:	2200      	movs	r2, #0
 8002fb6:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8002fb8:	68bb      	ldr	r3, [r7, #8]
 8002fba:	781b      	ldrb	r3, [r3, #0]
 8002fbc:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8002fbe:	68bb      	ldr	r3, [r7, #8]
 8002fc0:	785b      	ldrb	r3, [r3, #1]
 8002fc2:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8002fc4:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 8002fc6:	68ba      	ldr	r2, [r7, #8]
 8002fc8:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8002fca:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8002fcc:	68bb      	ldr	r3, [r7, #8]
 8002fce:	78db      	ldrb	r3, [r3, #3]
 8002fd0:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8002fd2:	4313      	orrs	r3, r2
 8002fd4:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	22ca      	movs	r2, #202	; 0xca
 8002fdc:	625a      	str	r2, [r3, #36]	; 0x24
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	2253      	movs	r2, #83	; 0x53
 8002fe4:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8002fe6:	68f8      	ldr	r0, [r7, #12]
 8002fe8:	f000 f991 	bl	800330e <RTC_EnterInitMode>
 8002fec:	4603      	mov	r3, r0
 8002fee:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8002ff0:	7cfb      	ldrb	r3, [r7, #19]
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d120      	bne.n	8003038 <HAL_RTC_SetTime+0x110>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	681a      	ldr	r2, [r3, #0]
 8002ffa:	697b      	ldr	r3, [r7, #20]
 8002ffc:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8003000:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8003004:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	689a      	ldr	r2, [r3, #8]
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003014:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	6899      	ldr	r1, [r3, #8]
 800301c:	68bb      	ldr	r3, [r7, #8]
 800301e:	68da      	ldr	r2, [r3, #12]
 8003020:	68bb      	ldr	r3, [r7, #8]
 8003022:	691b      	ldr	r3, [r3, #16]
 8003024:	431a      	orrs	r2, r3
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	430a      	orrs	r2, r1
 800302c:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800302e:	68f8      	ldr	r0, [r7, #12]
 8003030:	f000 f9a4 	bl	800337c <RTC_ExitInitMode>
 8003034:	4603      	mov	r3, r0
 8003036:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8003038:	7cfb      	ldrb	r3, [r7, #19]
 800303a:	2b00      	cmp	r3, #0
 800303c:	d102      	bne.n	8003044 <HAL_RTC_SetTime+0x11c>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	2201      	movs	r2, #1
 8003042:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	22ff      	movs	r2, #255	; 0xff
 800304a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	2200      	movs	r2, #0
 8003050:	771a      	strb	r2, [r3, #28]

  return status;
 8003052:	7cfb      	ldrb	r3, [r7, #19]
}
 8003054:	4618      	mov	r0, r3
 8003056:	371c      	adds	r7, #28
 8003058:	46bd      	mov	sp, r7
 800305a:	bd90      	pop	{r4, r7, pc}

0800305c <HAL_RTC_GetTime>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800305c:	b580      	push	{r7, lr}
 800305e:	b086      	sub	sp, #24
 8003060:	af00      	add	r7, sp, #0
 8003062:	60f8      	str	r0, [r7, #12]
 8003064:	60b9      	str	r1, [r7, #8]
 8003066:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8003068:	2300      	movs	r3, #0
 800306a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds value from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003072:	68bb      	ldr	r3, [r7, #8]
 8003074:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	691b      	ldr	r3, [r3, #16]
 800307c:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8003080:	68bb      	ldr	r3, [r7, #8]
 8003082:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 800308e:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8003092:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 8003094:	697b      	ldr	r3, [r7, #20]
 8003096:	0c1b      	lsrs	r3, r3, #16
 8003098:	b2db      	uxtb	r3, r3
 800309a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800309e:	b2da      	uxtb	r2, r3
 80030a0:	68bb      	ldr	r3, [r7, #8]
 80030a2:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 80030a4:	697b      	ldr	r3, [r7, #20]
 80030a6:	0a1b      	lsrs	r3, r3, #8
 80030a8:	b2db      	uxtb	r3, r3
 80030aa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80030ae:	b2da      	uxtb	r2, r3
 80030b0:	68bb      	ldr	r3, [r7, #8]
 80030b2:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 80030b4:	697b      	ldr	r3, [r7, #20]
 80030b6:	b2db      	uxtb	r3, r3
 80030b8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80030bc:	b2da      	uxtb	r2, r3
 80030be:	68bb      	ldr	r3, [r7, #8]
 80030c0:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 80030c2:	697b      	ldr	r3, [r7, #20]
 80030c4:	0d9b      	lsrs	r3, r3, #22
 80030c6:	b2db      	uxtb	r3, r3
 80030c8:	f003 0301 	and.w	r3, r3, #1
 80030cc:	b2da      	uxtb	r2, r3
 80030ce:	68bb      	ldr	r3, [r7, #8]
 80030d0:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d11a      	bne.n	800310e <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 80030d8:	68bb      	ldr	r3, [r7, #8]
 80030da:	781b      	ldrb	r3, [r3, #0]
 80030dc:	4618      	mov	r0, r3
 80030de:	f000 f98f 	bl	8003400 <RTC_Bcd2ToByte>
 80030e2:	4603      	mov	r3, r0
 80030e4:	461a      	mov	r2, r3
 80030e6:	68bb      	ldr	r3, [r7, #8]
 80030e8:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 80030ea:	68bb      	ldr	r3, [r7, #8]
 80030ec:	785b      	ldrb	r3, [r3, #1]
 80030ee:	4618      	mov	r0, r3
 80030f0:	f000 f986 	bl	8003400 <RTC_Bcd2ToByte>
 80030f4:	4603      	mov	r3, r0
 80030f6:	461a      	mov	r2, r3
 80030f8:	68bb      	ldr	r3, [r7, #8]
 80030fa:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 80030fc:	68bb      	ldr	r3, [r7, #8]
 80030fe:	789b      	ldrb	r3, [r3, #2]
 8003100:	4618      	mov	r0, r3
 8003102:	f000 f97d 	bl	8003400 <RTC_Bcd2ToByte>
 8003106:	4603      	mov	r3, r0
 8003108:	461a      	mov	r2, r3
 800310a:	68bb      	ldr	r3, [r7, #8]
 800310c:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 800310e:	2300      	movs	r3, #0
}
 8003110:	4618      	mov	r0, r3
 8003112:	3718      	adds	r7, #24
 8003114:	46bd      	mov	sp, r7
 8003116:	bd80      	pop	{r7, pc}

08003118 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8003118:	b590      	push	{r4, r7, lr}
 800311a:	b087      	sub	sp, #28
 800311c:	af00      	add	r7, sp, #0
 800311e:	60f8      	str	r0, [r7, #12]
 8003120:	60b9      	str	r1, [r7, #8]
 8003122:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8003124:	2300      	movs	r3, #0
 8003126:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	7f1b      	ldrb	r3, [r3, #28]
 800312c:	2b01      	cmp	r3, #1
 800312e:	d101      	bne.n	8003134 <HAL_RTC_SetDate+0x1c>
 8003130:	2302      	movs	r3, #2
 8003132:	e071      	b.n	8003218 <HAL_RTC_SetDate+0x100>
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	2201      	movs	r2, #1
 8003138:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	2202      	movs	r2, #2
 800313e:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	2b00      	cmp	r3, #0
 8003144:	d10e      	bne.n	8003164 <HAL_RTC_SetDate+0x4c>
 8003146:	68bb      	ldr	r3, [r7, #8]
 8003148:	785b      	ldrb	r3, [r3, #1]
 800314a:	f003 0310 	and.w	r3, r3, #16
 800314e:	2b00      	cmp	r3, #0
 8003150:	d008      	beq.n	8003164 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8003152:	68bb      	ldr	r3, [r7, #8]
 8003154:	785b      	ldrb	r3, [r3, #1]
 8003156:	f023 0310 	bic.w	r3, r3, #16
 800315a:	b2db      	uxtb	r3, r3
 800315c:	330a      	adds	r3, #10
 800315e:	b2da      	uxtb	r2, r3
 8003160:	68bb      	ldr	r3, [r7, #8]
 8003162:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	2b00      	cmp	r3, #0
 8003168:	d11c      	bne.n	80031a4 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800316a:	68bb      	ldr	r3, [r7, #8]
 800316c:	78db      	ldrb	r3, [r3, #3]
 800316e:	4618      	mov	r0, r3
 8003170:	f000 f929 	bl	80033c6 <RTC_ByteToBcd2>
 8003174:	4603      	mov	r3, r0
 8003176:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8003178:	68bb      	ldr	r3, [r7, #8]
 800317a:	785b      	ldrb	r3, [r3, #1]
 800317c:	4618      	mov	r0, r3
 800317e:	f000 f922 	bl	80033c6 <RTC_ByteToBcd2>
 8003182:	4603      	mov	r3, r0
 8003184:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8003186:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 8003188:	68bb      	ldr	r3, [r7, #8]
 800318a:	789b      	ldrb	r3, [r3, #2]
 800318c:	4618      	mov	r0, r3
 800318e:	f000 f91a 	bl	80033c6 <RTC_ByteToBcd2>
 8003192:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8003194:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 8003198:	68bb      	ldr	r3, [r7, #8]
 800319a:	781b      	ldrb	r3, [r3, #0]
 800319c:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800319e:	4313      	orrs	r3, r2
 80031a0:	617b      	str	r3, [r7, #20]
 80031a2:	e00e      	b.n	80031c2 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 80031a4:	68bb      	ldr	r3, [r7, #8]
 80031a6:	78db      	ldrb	r3, [r3, #3]
 80031a8:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 80031aa:	68bb      	ldr	r3, [r7, #8]
 80031ac:	785b      	ldrb	r3, [r3, #1]
 80031ae:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 80031b0:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 80031b2:	68ba      	ldr	r2, [r7, #8]
 80031b4:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 80031b6:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 80031b8:	68bb      	ldr	r3, [r7, #8]
 80031ba:	781b      	ldrb	r3, [r3, #0]
 80031bc:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 80031be:	4313      	orrs	r3, r2
 80031c0:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	22ca      	movs	r2, #202	; 0xca
 80031c8:	625a      	str	r2, [r3, #36]	; 0x24
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	2253      	movs	r2, #83	; 0x53
 80031d0:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80031d2:	68f8      	ldr	r0, [r7, #12]
 80031d4:	f000 f89b 	bl	800330e <RTC_EnterInitMode>
 80031d8:	4603      	mov	r3, r0
 80031da:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 80031dc:	7cfb      	ldrb	r3, [r7, #19]
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d10c      	bne.n	80031fc <HAL_RTC_SetDate+0xe4>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	681a      	ldr	r2, [r3, #0]
 80031e6:	697b      	ldr	r3, [r7, #20]
 80031e8:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80031ec:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80031f0:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80031f2:	68f8      	ldr	r0, [r7, #12]
 80031f4:	f000 f8c2 	bl	800337c <RTC_ExitInitMode>
 80031f8:	4603      	mov	r3, r0
 80031fa:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 80031fc:	7cfb      	ldrb	r3, [r7, #19]
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d102      	bne.n	8003208 <HAL_RTC_SetDate+0xf0>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	2201      	movs	r2, #1
 8003206:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	22ff      	movs	r2, #255	; 0xff
 800320e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	2200      	movs	r2, #0
 8003214:	771a      	strb	r2, [r3, #28]

  return status;
 8003216:	7cfb      	ldrb	r3, [r7, #19]
}
 8003218:	4618      	mov	r0, r3
 800321a:	371c      	adds	r7, #28
 800321c:	46bd      	mov	sp, r7
 800321e:	bd90      	pop	{r4, r7, pc}

08003220 <HAL_RTC_GetDate>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8003220:	b580      	push	{r7, lr}
 8003222:	b086      	sub	sp, #24
 8003224:	af00      	add	r7, sp, #0
 8003226:	60f8      	str	r0, [r7, #12]
 8003228:	60b9      	str	r1, [r7, #8]
 800322a:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 800322c:	2300      	movs	r3, #0
 800322e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	685b      	ldr	r3, [r3, #4]
 8003236:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800323a:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800323e:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 8003240:	697b      	ldr	r3, [r7, #20]
 8003242:	0c1b      	lsrs	r3, r3, #16
 8003244:	b2da      	uxtb	r2, r3
 8003246:	68bb      	ldr	r3, [r7, #8]
 8003248:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 800324a:	697b      	ldr	r3, [r7, #20]
 800324c:	0a1b      	lsrs	r3, r3, #8
 800324e:	b2db      	uxtb	r3, r3
 8003250:	f003 031f 	and.w	r3, r3, #31
 8003254:	b2da      	uxtb	r2, r3
 8003256:	68bb      	ldr	r3, [r7, #8]
 8003258:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 800325a:	697b      	ldr	r3, [r7, #20]
 800325c:	b2db      	uxtb	r3, r3
 800325e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003262:	b2da      	uxtb	r2, r3
 8003264:	68bb      	ldr	r3, [r7, #8]
 8003266:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 8003268:	697b      	ldr	r3, [r7, #20]
 800326a:	0b5b      	lsrs	r3, r3, #13
 800326c:	b2db      	uxtb	r3, r3
 800326e:	f003 0307 	and.w	r3, r3, #7
 8003272:	b2da      	uxtb	r2, r3
 8003274:	68bb      	ldr	r3, [r7, #8]
 8003276:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	2b00      	cmp	r3, #0
 800327c:	d11a      	bne.n	80032b4 <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 800327e:	68bb      	ldr	r3, [r7, #8]
 8003280:	78db      	ldrb	r3, [r3, #3]
 8003282:	4618      	mov	r0, r3
 8003284:	f000 f8bc 	bl	8003400 <RTC_Bcd2ToByte>
 8003288:	4603      	mov	r3, r0
 800328a:	461a      	mov	r2, r3
 800328c:	68bb      	ldr	r3, [r7, #8]
 800328e:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8003290:	68bb      	ldr	r3, [r7, #8]
 8003292:	785b      	ldrb	r3, [r3, #1]
 8003294:	4618      	mov	r0, r3
 8003296:	f000 f8b3 	bl	8003400 <RTC_Bcd2ToByte>
 800329a:	4603      	mov	r3, r0
 800329c:	461a      	mov	r2, r3
 800329e:	68bb      	ldr	r3, [r7, #8]
 80032a0:	705a      	strb	r2, [r3, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 80032a2:	68bb      	ldr	r3, [r7, #8]
 80032a4:	789b      	ldrb	r3, [r3, #2]
 80032a6:	4618      	mov	r0, r3
 80032a8:	f000 f8aa 	bl	8003400 <RTC_Bcd2ToByte>
 80032ac:	4603      	mov	r3, r0
 80032ae:	461a      	mov	r2, r3
 80032b0:	68bb      	ldr	r3, [r7, #8]
 80032b2:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 80032b4:	2300      	movs	r3, #0
}
 80032b6:	4618      	mov	r0, r3
 80032b8:	3718      	adds	r7, #24
 80032ba:	46bd      	mov	sp, r7
 80032bc:	bd80      	pop	{r7, pc}

080032be <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 80032be:	b580      	push	{r7, lr}
 80032c0:	b084      	sub	sp, #16
 80032c2:	af00      	add	r7, sp, #0
 80032c4:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80032c6:	2300      	movs	r3, #0
 80032c8:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	68da      	ldr	r2, [r3, #12]
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80032d8:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 80032da:	f7fe fccd 	bl	8001c78 <HAL_GetTick>
 80032de:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80032e0:	e009      	b.n	80032f6 <HAL_RTC_WaitForSynchro+0x38>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80032e2:	f7fe fcc9 	bl	8001c78 <HAL_GetTick>
 80032e6:	4602      	mov	r2, r0
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	1ad3      	subs	r3, r2, r3
 80032ec:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80032f0:	d901      	bls.n	80032f6 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 80032f2:	2303      	movs	r3, #3
 80032f4:	e007      	b.n	8003306 <HAL_RTC_WaitForSynchro+0x48>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	68db      	ldr	r3, [r3, #12]
 80032fc:	f003 0320 	and.w	r3, r3, #32
 8003300:	2b00      	cmp	r3, #0
 8003302:	d0ee      	beq.n	80032e2 <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 8003304:	2300      	movs	r3, #0
}
 8003306:	4618      	mov	r0, r3
 8003308:	3710      	adds	r7, #16
 800330a:	46bd      	mov	sp, r7
 800330c:	bd80      	pop	{r7, pc}

0800330e <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800330e:	b580      	push	{r7, lr}
 8003310:	b084      	sub	sp, #16
 8003312:	af00      	add	r7, sp, #0
 8003314:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003316:	2300      	movs	r3, #0
 8003318:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 800331a:	2300      	movs	r3, #0
 800331c:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	68db      	ldr	r3, [r3, #12]
 8003324:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003328:	2b00      	cmp	r3, #0
 800332a:	d122      	bne.n	8003372 <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	68da      	ldr	r2, [r3, #12]
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800333a:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800333c:	f7fe fc9c 	bl	8001c78 <HAL_GetTick>
 8003340:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8003342:	e00c      	b.n	800335e <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8003344:	f7fe fc98 	bl	8001c78 <HAL_GetTick>
 8003348:	4602      	mov	r2, r0
 800334a:	68bb      	ldr	r3, [r7, #8]
 800334c:	1ad3      	subs	r3, r2, r3
 800334e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003352:	d904      	bls.n	800335e <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	2204      	movs	r2, #4
 8003358:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 800335a:	2301      	movs	r3, #1
 800335c:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	68db      	ldr	r3, [r3, #12]
 8003364:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003368:	2b00      	cmp	r3, #0
 800336a:	d102      	bne.n	8003372 <RTC_EnterInitMode+0x64>
 800336c:	7bfb      	ldrb	r3, [r7, #15]
 800336e:	2b01      	cmp	r3, #1
 8003370:	d1e8      	bne.n	8003344 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8003372:	7bfb      	ldrb	r3, [r7, #15]
}
 8003374:	4618      	mov	r0, r3
 8003376:	3710      	adds	r7, #16
 8003378:	46bd      	mov	sp, r7
 800337a:	bd80      	pop	{r7, pc}

0800337c <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 800337c:	b580      	push	{r7, lr}
 800337e:	b084      	sub	sp, #16
 8003380:	af00      	add	r7, sp, #0
 8003382:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003384:	2300      	movs	r3, #0
 8003386:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	68da      	ldr	r2, [r3, #12]
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003396:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	689b      	ldr	r3, [r3, #8]
 800339e:	f003 0320 	and.w	r3, r3, #32
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d10a      	bne.n	80033bc <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80033a6:	6878      	ldr	r0, [r7, #4]
 80033a8:	f7ff ff89 	bl	80032be <HAL_RTC_WaitForSynchro>
 80033ac:	4603      	mov	r3, r0
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d004      	beq.n	80033bc <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	2204      	movs	r2, #4
 80033b6:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 80033b8:	2301      	movs	r3, #1
 80033ba:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 80033bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80033be:	4618      	mov	r0, r3
 80033c0:	3710      	adds	r7, #16
 80033c2:	46bd      	mov	sp, r7
 80033c4:	bd80      	pop	{r7, pc}

080033c6 <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 80033c6:	b480      	push	{r7}
 80033c8:	b085      	sub	sp, #20
 80033ca:	af00      	add	r7, sp, #0
 80033cc:	4603      	mov	r3, r0
 80033ce:	71fb      	strb	r3, [r7, #7]
  uint8_t bcdhigh = 0U;
 80033d0:	2300      	movs	r3, #0
 80033d2:	73fb      	strb	r3, [r7, #15]

  while (number >= 10U)
 80033d4:	e005      	b.n	80033e2 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 80033d6:	7bfb      	ldrb	r3, [r7, #15]
 80033d8:	3301      	adds	r3, #1
 80033da:	73fb      	strb	r3, [r7, #15]
    number -= 10U;
 80033dc:	79fb      	ldrb	r3, [r7, #7]
 80033de:	3b0a      	subs	r3, #10
 80033e0:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 80033e2:	79fb      	ldrb	r3, [r7, #7]
 80033e4:	2b09      	cmp	r3, #9
 80033e6:	d8f6      	bhi.n	80033d6 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 80033e8:	7bfb      	ldrb	r3, [r7, #15]
 80033ea:	011b      	lsls	r3, r3, #4
 80033ec:	b2da      	uxtb	r2, r3
 80033ee:	79fb      	ldrb	r3, [r7, #7]
 80033f0:	4313      	orrs	r3, r2
 80033f2:	b2db      	uxtb	r3, r3
}
 80033f4:	4618      	mov	r0, r3
 80033f6:	3714      	adds	r7, #20
 80033f8:	46bd      	mov	sp, r7
 80033fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033fe:	4770      	bx	lr

08003400 <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 8003400:	b480      	push	{r7}
 8003402:	b085      	sub	sp, #20
 8003404:	af00      	add	r7, sp, #0
 8003406:	4603      	mov	r3, r0
 8003408:	71fb      	strb	r3, [r7, #7]
  uint8_t tmp = 0U;
 800340a:	2300      	movs	r3, #0
 800340c:	73fb      	strb	r3, [r7, #15]
  tmp = ((uint8_t)(number & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
 800340e:	79fb      	ldrb	r3, [r7, #7]
 8003410:	091b      	lsrs	r3, r3, #4
 8003412:	b2db      	uxtb	r3, r3
 8003414:	461a      	mov	r2, r3
 8003416:	0092      	lsls	r2, r2, #2
 8003418:	4413      	add	r3, r2
 800341a:	005b      	lsls	r3, r3, #1
 800341c:	73fb      	strb	r3, [r7, #15]
  return (tmp + (number & (uint8_t)0x0F));
 800341e:	79fb      	ldrb	r3, [r7, #7]
 8003420:	f003 030f 	and.w	r3, r3, #15
 8003424:	b2da      	uxtb	r2, r3
 8003426:	7bfb      	ldrb	r3, [r7, #15]
 8003428:	4413      	add	r3, r2
 800342a:	b2db      	uxtb	r3, r3
}
 800342c:	4618      	mov	r0, r3
 800342e:	3714      	adds	r7, #20
 8003430:	46bd      	mov	sp, r7
 8003432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003436:	4770      	bx	lr

08003438 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003438:	b580      	push	{r7, lr}
 800343a:	b082      	sub	sp, #8
 800343c:	af00      	add	r7, sp, #0
 800343e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	2b00      	cmp	r3, #0
 8003444:	d101      	bne.n	800344a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003446:	2301      	movs	r3, #1
 8003448:	e041      	b.n	80034ce <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003450:	b2db      	uxtb	r3, r3
 8003452:	2b00      	cmp	r3, #0
 8003454:	d106      	bne.n	8003464 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	2200      	movs	r2, #0
 800345a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800345e:	6878      	ldr	r0, [r7, #4]
 8003460:	f000 f839 	bl	80034d6 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	2202      	movs	r2, #2
 8003468:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	681a      	ldr	r2, [r3, #0]
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	3304      	adds	r3, #4
 8003474:	4619      	mov	r1, r3
 8003476:	4610      	mov	r0, r2
 8003478:	f000 f9d8 	bl	800382c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	2201      	movs	r2, #1
 8003480:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	2201      	movs	r2, #1
 8003488:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	2201      	movs	r2, #1
 8003490:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	2201      	movs	r2, #1
 8003498:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	2201      	movs	r2, #1
 80034a0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	2201      	movs	r2, #1
 80034a8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	2201      	movs	r2, #1
 80034b0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	2201      	movs	r2, #1
 80034b8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	2201      	movs	r2, #1
 80034c0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	2201      	movs	r2, #1
 80034c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80034cc:	2300      	movs	r3, #0
}
 80034ce:	4618      	mov	r0, r3
 80034d0:	3708      	adds	r7, #8
 80034d2:	46bd      	mov	sp, r7
 80034d4:	bd80      	pop	{r7, pc}

080034d6 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80034d6:	b480      	push	{r7}
 80034d8:	b083      	sub	sp, #12
 80034da:	af00      	add	r7, sp, #0
 80034dc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80034de:	bf00      	nop
 80034e0:	370c      	adds	r7, #12
 80034e2:	46bd      	mov	sp, r7
 80034e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034e8:	4770      	bx	lr
	...

080034ec <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80034ec:	b480      	push	{r7}
 80034ee:	b085      	sub	sp, #20
 80034f0:	af00      	add	r7, sp, #0
 80034f2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80034fa:	b2db      	uxtb	r3, r3
 80034fc:	2b01      	cmp	r3, #1
 80034fe:	d001      	beq.n	8003504 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003500:	2301      	movs	r3, #1
 8003502:	e04e      	b.n	80035a2 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	2202      	movs	r2, #2
 8003508:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	68da      	ldr	r2, [r3, #12]
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	f042 0201 	orr.w	r2, r2, #1
 800351a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	4a23      	ldr	r2, [pc, #140]	; (80035b0 <HAL_TIM_Base_Start_IT+0xc4>)
 8003522:	4293      	cmp	r3, r2
 8003524:	d022      	beq.n	800356c <HAL_TIM_Base_Start_IT+0x80>
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800352e:	d01d      	beq.n	800356c <HAL_TIM_Base_Start_IT+0x80>
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	4a1f      	ldr	r2, [pc, #124]	; (80035b4 <HAL_TIM_Base_Start_IT+0xc8>)
 8003536:	4293      	cmp	r3, r2
 8003538:	d018      	beq.n	800356c <HAL_TIM_Base_Start_IT+0x80>
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	4a1e      	ldr	r2, [pc, #120]	; (80035b8 <HAL_TIM_Base_Start_IT+0xcc>)
 8003540:	4293      	cmp	r3, r2
 8003542:	d013      	beq.n	800356c <HAL_TIM_Base_Start_IT+0x80>
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	4a1c      	ldr	r2, [pc, #112]	; (80035bc <HAL_TIM_Base_Start_IT+0xd0>)
 800354a:	4293      	cmp	r3, r2
 800354c:	d00e      	beq.n	800356c <HAL_TIM_Base_Start_IT+0x80>
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	4a1b      	ldr	r2, [pc, #108]	; (80035c0 <HAL_TIM_Base_Start_IT+0xd4>)
 8003554:	4293      	cmp	r3, r2
 8003556:	d009      	beq.n	800356c <HAL_TIM_Base_Start_IT+0x80>
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	4a19      	ldr	r2, [pc, #100]	; (80035c4 <HAL_TIM_Base_Start_IT+0xd8>)
 800355e:	4293      	cmp	r3, r2
 8003560:	d004      	beq.n	800356c <HAL_TIM_Base_Start_IT+0x80>
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	4a18      	ldr	r2, [pc, #96]	; (80035c8 <HAL_TIM_Base_Start_IT+0xdc>)
 8003568:	4293      	cmp	r3, r2
 800356a:	d111      	bne.n	8003590 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	689b      	ldr	r3, [r3, #8]
 8003572:	f003 0307 	and.w	r3, r3, #7
 8003576:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	2b06      	cmp	r3, #6
 800357c:	d010      	beq.n	80035a0 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	681a      	ldr	r2, [r3, #0]
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	f042 0201 	orr.w	r2, r2, #1
 800358c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800358e:	e007      	b.n	80035a0 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	681a      	ldr	r2, [r3, #0]
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	f042 0201 	orr.w	r2, r2, #1
 800359e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80035a0:	2300      	movs	r3, #0
}
 80035a2:	4618      	mov	r0, r3
 80035a4:	3714      	adds	r7, #20
 80035a6:	46bd      	mov	sp, r7
 80035a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ac:	4770      	bx	lr
 80035ae:	bf00      	nop
 80035b0:	40010000 	.word	0x40010000
 80035b4:	40000400 	.word	0x40000400
 80035b8:	40000800 	.word	0x40000800
 80035bc:	40000c00 	.word	0x40000c00
 80035c0:	40010400 	.word	0x40010400
 80035c4:	40014000 	.word	0x40014000
 80035c8:	40001800 	.word	0x40001800

080035cc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80035cc:	b580      	push	{r7, lr}
 80035ce:	b082      	sub	sp, #8
 80035d0:	af00      	add	r7, sp, #0
 80035d2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	691b      	ldr	r3, [r3, #16]
 80035da:	f003 0302 	and.w	r3, r3, #2
 80035de:	2b02      	cmp	r3, #2
 80035e0:	d122      	bne.n	8003628 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	68db      	ldr	r3, [r3, #12]
 80035e8:	f003 0302 	and.w	r3, r3, #2
 80035ec:	2b02      	cmp	r3, #2
 80035ee:	d11b      	bne.n	8003628 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	f06f 0202 	mvn.w	r2, #2
 80035f8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	2201      	movs	r2, #1
 80035fe:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	699b      	ldr	r3, [r3, #24]
 8003606:	f003 0303 	and.w	r3, r3, #3
 800360a:	2b00      	cmp	r3, #0
 800360c:	d003      	beq.n	8003616 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800360e:	6878      	ldr	r0, [r7, #4]
 8003610:	f000 f8ee 	bl	80037f0 <HAL_TIM_IC_CaptureCallback>
 8003614:	e005      	b.n	8003622 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003616:	6878      	ldr	r0, [r7, #4]
 8003618:	f000 f8e0 	bl	80037dc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800361c:	6878      	ldr	r0, [r7, #4]
 800361e:	f000 f8f1 	bl	8003804 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	2200      	movs	r2, #0
 8003626:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	691b      	ldr	r3, [r3, #16]
 800362e:	f003 0304 	and.w	r3, r3, #4
 8003632:	2b04      	cmp	r3, #4
 8003634:	d122      	bne.n	800367c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	68db      	ldr	r3, [r3, #12]
 800363c:	f003 0304 	and.w	r3, r3, #4
 8003640:	2b04      	cmp	r3, #4
 8003642:	d11b      	bne.n	800367c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	f06f 0204 	mvn.w	r2, #4
 800364c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	2202      	movs	r2, #2
 8003652:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	699b      	ldr	r3, [r3, #24]
 800365a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800365e:	2b00      	cmp	r3, #0
 8003660:	d003      	beq.n	800366a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003662:	6878      	ldr	r0, [r7, #4]
 8003664:	f000 f8c4 	bl	80037f0 <HAL_TIM_IC_CaptureCallback>
 8003668:	e005      	b.n	8003676 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800366a:	6878      	ldr	r0, [r7, #4]
 800366c:	f000 f8b6 	bl	80037dc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003670:	6878      	ldr	r0, [r7, #4]
 8003672:	f000 f8c7 	bl	8003804 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	2200      	movs	r2, #0
 800367a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	691b      	ldr	r3, [r3, #16]
 8003682:	f003 0308 	and.w	r3, r3, #8
 8003686:	2b08      	cmp	r3, #8
 8003688:	d122      	bne.n	80036d0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	68db      	ldr	r3, [r3, #12]
 8003690:	f003 0308 	and.w	r3, r3, #8
 8003694:	2b08      	cmp	r3, #8
 8003696:	d11b      	bne.n	80036d0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	f06f 0208 	mvn.w	r2, #8
 80036a0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	2204      	movs	r2, #4
 80036a6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	69db      	ldr	r3, [r3, #28]
 80036ae:	f003 0303 	and.w	r3, r3, #3
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d003      	beq.n	80036be <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80036b6:	6878      	ldr	r0, [r7, #4]
 80036b8:	f000 f89a 	bl	80037f0 <HAL_TIM_IC_CaptureCallback>
 80036bc:	e005      	b.n	80036ca <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80036be:	6878      	ldr	r0, [r7, #4]
 80036c0:	f000 f88c 	bl	80037dc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80036c4:	6878      	ldr	r0, [r7, #4]
 80036c6:	f000 f89d 	bl	8003804 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	2200      	movs	r2, #0
 80036ce:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	691b      	ldr	r3, [r3, #16]
 80036d6:	f003 0310 	and.w	r3, r3, #16
 80036da:	2b10      	cmp	r3, #16
 80036dc:	d122      	bne.n	8003724 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	68db      	ldr	r3, [r3, #12]
 80036e4:	f003 0310 	and.w	r3, r3, #16
 80036e8:	2b10      	cmp	r3, #16
 80036ea:	d11b      	bne.n	8003724 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	f06f 0210 	mvn.w	r2, #16
 80036f4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	2208      	movs	r2, #8
 80036fa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	69db      	ldr	r3, [r3, #28]
 8003702:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003706:	2b00      	cmp	r3, #0
 8003708:	d003      	beq.n	8003712 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800370a:	6878      	ldr	r0, [r7, #4]
 800370c:	f000 f870 	bl	80037f0 <HAL_TIM_IC_CaptureCallback>
 8003710:	e005      	b.n	800371e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003712:	6878      	ldr	r0, [r7, #4]
 8003714:	f000 f862 	bl	80037dc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003718:	6878      	ldr	r0, [r7, #4]
 800371a:	f000 f873 	bl	8003804 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	2200      	movs	r2, #0
 8003722:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	691b      	ldr	r3, [r3, #16]
 800372a:	f003 0301 	and.w	r3, r3, #1
 800372e:	2b01      	cmp	r3, #1
 8003730:	d10e      	bne.n	8003750 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	68db      	ldr	r3, [r3, #12]
 8003738:	f003 0301 	and.w	r3, r3, #1
 800373c:	2b01      	cmp	r3, #1
 800373e:	d107      	bne.n	8003750 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	f06f 0201 	mvn.w	r2, #1
 8003748:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800374a:	6878      	ldr	r0, [r7, #4]
 800374c:	f7fd fbfa 	bl	8000f44 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	691b      	ldr	r3, [r3, #16]
 8003756:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800375a:	2b80      	cmp	r3, #128	; 0x80
 800375c:	d10e      	bne.n	800377c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	68db      	ldr	r3, [r3, #12]
 8003764:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003768:	2b80      	cmp	r3, #128	; 0x80
 800376a:	d107      	bne.n	800377c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003774:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003776:	6878      	ldr	r0, [r7, #4]
 8003778:	f000 f902 	bl	8003980 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	691b      	ldr	r3, [r3, #16]
 8003782:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003786:	2b40      	cmp	r3, #64	; 0x40
 8003788:	d10e      	bne.n	80037a8 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	68db      	ldr	r3, [r3, #12]
 8003790:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003794:	2b40      	cmp	r3, #64	; 0x40
 8003796:	d107      	bne.n	80037a8 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80037a0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80037a2:	6878      	ldr	r0, [r7, #4]
 80037a4:	f000 f838 	bl	8003818 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	691b      	ldr	r3, [r3, #16]
 80037ae:	f003 0320 	and.w	r3, r3, #32
 80037b2:	2b20      	cmp	r3, #32
 80037b4:	d10e      	bne.n	80037d4 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	68db      	ldr	r3, [r3, #12]
 80037bc:	f003 0320 	and.w	r3, r3, #32
 80037c0:	2b20      	cmp	r3, #32
 80037c2:	d107      	bne.n	80037d4 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	f06f 0220 	mvn.w	r2, #32
 80037cc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80037ce:	6878      	ldr	r0, [r7, #4]
 80037d0:	f000 f8cc 	bl	800396c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80037d4:	bf00      	nop
 80037d6:	3708      	adds	r7, #8
 80037d8:	46bd      	mov	sp, r7
 80037da:	bd80      	pop	{r7, pc}

080037dc <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80037dc:	b480      	push	{r7}
 80037de:	b083      	sub	sp, #12
 80037e0:	af00      	add	r7, sp, #0
 80037e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80037e4:	bf00      	nop
 80037e6:	370c      	adds	r7, #12
 80037e8:	46bd      	mov	sp, r7
 80037ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ee:	4770      	bx	lr

080037f0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80037f0:	b480      	push	{r7}
 80037f2:	b083      	sub	sp, #12
 80037f4:	af00      	add	r7, sp, #0
 80037f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80037f8:	bf00      	nop
 80037fa:	370c      	adds	r7, #12
 80037fc:	46bd      	mov	sp, r7
 80037fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003802:	4770      	bx	lr

08003804 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003804:	b480      	push	{r7}
 8003806:	b083      	sub	sp, #12
 8003808:	af00      	add	r7, sp, #0
 800380a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800380c:	bf00      	nop
 800380e:	370c      	adds	r7, #12
 8003810:	46bd      	mov	sp, r7
 8003812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003816:	4770      	bx	lr

08003818 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003818:	b480      	push	{r7}
 800381a:	b083      	sub	sp, #12
 800381c:	af00      	add	r7, sp, #0
 800381e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003820:	bf00      	nop
 8003822:	370c      	adds	r7, #12
 8003824:	46bd      	mov	sp, r7
 8003826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800382a:	4770      	bx	lr

0800382c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800382c:	b480      	push	{r7}
 800382e:	b085      	sub	sp, #20
 8003830:	af00      	add	r7, sp, #0
 8003832:	6078      	str	r0, [r7, #4]
 8003834:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	4a40      	ldr	r2, [pc, #256]	; (8003940 <TIM_Base_SetConfig+0x114>)
 8003840:	4293      	cmp	r3, r2
 8003842:	d013      	beq.n	800386c <TIM_Base_SetConfig+0x40>
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800384a:	d00f      	beq.n	800386c <TIM_Base_SetConfig+0x40>
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	4a3d      	ldr	r2, [pc, #244]	; (8003944 <TIM_Base_SetConfig+0x118>)
 8003850:	4293      	cmp	r3, r2
 8003852:	d00b      	beq.n	800386c <TIM_Base_SetConfig+0x40>
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	4a3c      	ldr	r2, [pc, #240]	; (8003948 <TIM_Base_SetConfig+0x11c>)
 8003858:	4293      	cmp	r3, r2
 800385a:	d007      	beq.n	800386c <TIM_Base_SetConfig+0x40>
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	4a3b      	ldr	r2, [pc, #236]	; (800394c <TIM_Base_SetConfig+0x120>)
 8003860:	4293      	cmp	r3, r2
 8003862:	d003      	beq.n	800386c <TIM_Base_SetConfig+0x40>
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	4a3a      	ldr	r2, [pc, #232]	; (8003950 <TIM_Base_SetConfig+0x124>)
 8003868:	4293      	cmp	r3, r2
 800386a:	d108      	bne.n	800387e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003872:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003874:	683b      	ldr	r3, [r7, #0]
 8003876:	685b      	ldr	r3, [r3, #4]
 8003878:	68fa      	ldr	r2, [r7, #12]
 800387a:	4313      	orrs	r3, r2
 800387c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	4a2f      	ldr	r2, [pc, #188]	; (8003940 <TIM_Base_SetConfig+0x114>)
 8003882:	4293      	cmp	r3, r2
 8003884:	d02b      	beq.n	80038de <TIM_Base_SetConfig+0xb2>
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800388c:	d027      	beq.n	80038de <TIM_Base_SetConfig+0xb2>
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	4a2c      	ldr	r2, [pc, #176]	; (8003944 <TIM_Base_SetConfig+0x118>)
 8003892:	4293      	cmp	r3, r2
 8003894:	d023      	beq.n	80038de <TIM_Base_SetConfig+0xb2>
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	4a2b      	ldr	r2, [pc, #172]	; (8003948 <TIM_Base_SetConfig+0x11c>)
 800389a:	4293      	cmp	r3, r2
 800389c:	d01f      	beq.n	80038de <TIM_Base_SetConfig+0xb2>
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	4a2a      	ldr	r2, [pc, #168]	; (800394c <TIM_Base_SetConfig+0x120>)
 80038a2:	4293      	cmp	r3, r2
 80038a4:	d01b      	beq.n	80038de <TIM_Base_SetConfig+0xb2>
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	4a29      	ldr	r2, [pc, #164]	; (8003950 <TIM_Base_SetConfig+0x124>)
 80038aa:	4293      	cmp	r3, r2
 80038ac:	d017      	beq.n	80038de <TIM_Base_SetConfig+0xb2>
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	4a28      	ldr	r2, [pc, #160]	; (8003954 <TIM_Base_SetConfig+0x128>)
 80038b2:	4293      	cmp	r3, r2
 80038b4:	d013      	beq.n	80038de <TIM_Base_SetConfig+0xb2>
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	4a27      	ldr	r2, [pc, #156]	; (8003958 <TIM_Base_SetConfig+0x12c>)
 80038ba:	4293      	cmp	r3, r2
 80038bc:	d00f      	beq.n	80038de <TIM_Base_SetConfig+0xb2>
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	4a26      	ldr	r2, [pc, #152]	; (800395c <TIM_Base_SetConfig+0x130>)
 80038c2:	4293      	cmp	r3, r2
 80038c4:	d00b      	beq.n	80038de <TIM_Base_SetConfig+0xb2>
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	4a25      	ldr	r2, [pc, #148]	; (8003960 <TIM_Base_SetConfig+0x134>)
 80038ca:	4293      	cmp	r3, r2
 80038cc:	d007      	beq.n	80038de <TIM_Base_SetConfig+0xb2>
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	4a24      	ldr	r2, [pc, #144]	; (8003964 <TIM_Base_SetConfig+0x138>)
 80038d2:	4293      	cmp	r3, r2
 80038d4:	d003      	beq.n	80038de <TIM_Base_SetConfig+0xb2>
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	4a23      	ldr	r2, [pc, #140]	; (8003968 <TIM_Base_SetConfig+0x13c>)
 80038da:	4293      	cmp	r3, r2
 80038dc:	d108      	bne.n	80038f0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80038e4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80038e6:	683b      	ldr	r3, [r7, #0]
 80038e8:	68db      	ldr	r3, [r3, #12]
 80038ea:	68fa      	ldr	r2, [r7, #12]
 80038ec:	4313      	orrs	r3, r2
 80038ee:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80038f6:	683b      	ldr	r3, [r7, #0]
 80038f8:	695b      	ldr	r3, [r3, #20]
 80038fa:	4313      	orrs	r3, r2
 80038fc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	68fa      	ldr	r2, [r7, #12]
 8003902:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003904:	683b      	ldr	r3, [r7, #0]
 8003906:	689a      	ldr	r2, [r3, #8]
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800390c:	683b      	ldr	r3, [r7, #0]
 800390e:	681a      	ldr	r2, [r3, #0]
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	4a0a      	ldr	r2, [pc, #40]	; (8003940 <TIM_Base_SetConfig+0x114>)
 8003918:	4293      	cmp	r3, r2
 800391a:	d003      	beq.n	8003924 <TIM_Base_SetConfig+0xf8>
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	4a0c      	ldr	r2, [pc, #48]	; (8003950 <TIM_Base_SetConfig+0x124>)
 8003920:	4293      	cmp	r3, r2
 8003922:	d103      	bne.n	800392c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003924:	683b      	ldr	r3, [r7, #0]
 8003926:	691a      	ldr	r2, [r3, #16]
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	2201      	movs	r2, #1
 8003930:	615a      	str	r2, [r3, #20]
}
 8003932:	bf00      	nop
 8003934:	3714      	adds	r7, #20
 8003936:	46bd      	mov	sp, r7
 8003938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800393c:	4770      	bx	lr
 800393e:	bf00      	nop
 8003940:	40010000 	.word	0x40010000
 8003944:	40000400 	.word	0x40000400
 8003948:	40000800 	.word	0x40000800
 800394c:	40000c00 	.word	0x40000c00
 8003950:	40010400 	.word	0x40010400
 8003954:	40014000 	.word	0x40014000
 8003958:	40014400 	.word	0x40014400
 800395c:	40014800 	.word	0x40014800
 8003960:	40001800 	.word	0x40001800
 8003964:	40001c00 	.word	0x40001c00
 8003968:	40002000 	.word	0x40002000

0800396c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800396c:	b480      	push	{r7}
 800396e:	b083      	sub	sp, #12
 8003970:	af00      	add	r7, sp, #0
 8003972:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003974:	bf00      	nop
 8003976:	370c      	adds	r7, #12
 8003978:	46bd      	mov	sp, r7
 800397a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800397e:	4770      	bx	lr

08003980 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003980:	b480      	push	{r7}
 8003982:	b083      	sub	sp, #12
 8003984:	af00      	add	r7, sp, #0
 8003986:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003988:	bf00      	nop
 800398a:	370c      	adds	r7, #12
 800398c:	46bd      	mov	sp, r7
 800398e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003992:	4770      	bx	lr

08003994 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003994:	b580      	push	{r7, lr}
 8003996:	b082      	sub	sp, #8
 8003998:	af00      	add	r7, sp, #0
 800399a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d101      	bne.n	80039a6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80039a2:	2301      	movs	r3, #1
 80039a4:	e03f      	b.n	8003a26 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80039ac:	b2db      	uxtb	r3, r3
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d106      	bne.n	80039c0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	2200      	movs	r2, #0
 80039b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80039ba:	6878      	ldr	r0, [r7, #4]
 80039bc:	f7fd fbec 	bl	8001198 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	2224      	movs	r2, #36	; 0x24
 80039c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	68da      	ldr	r2, [r3, #12]
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80039d6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80039d8:	6878      	ldr	r0, [r7, #4]
 80039da:	f000 fddf 	bl	800459c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	691a      	ldr	r2, [r3, #16]
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80039ec:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	695a      	ldr	r2, [r3, #20]
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80039fc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	68da      	ldr	r2, [r3, #12]
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003a0c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	2200      	movs	r2, #0
 8003a12:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	2220      	movs	r2, #32
 8003a18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	2220      	movs	r2, #32
 8003a20:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003a24:	2300      	movs	r3, #0
}
 8003a26:	4618      	mov	r0, r3
 8003a28:	3708      	adds	r7, #8
 8003a2a:	46bd      	mov	sp, r7
 8003a2c:	bd80      	pop	{r7, pc}

08003a2e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003a2e:	b580      	push	{r7, lr}
 8003a30:	b08a      	sub	sp, #40	; 0x28
 8003a32:	af02      	add	r7, sp, #8
 8003a34:	60f8      	str	r0, [r7, #12]
 8003a36:	60b9      	str	r1, [r7, #8]
 8003a38:	603b      	str	r3, [r7, #0]
 8003a3a:	4613      	mov	r3, r2
 8003a3c:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003a3e:	2300      	movs	r3, #0
 8003a40:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003a48:	b2db      	uxtb	r3, r3
 8003a4a:	2b20      	cmp	r3, #32
 8003a4c:	d17c      	bne.n	8003b48 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003a4e:	68bb      	ldr	r3, [r7, #8]
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	d002      	beq.n	8003a5a <HAL_UART_Transmit+0x2c>
 8003a54:	88fb      	ldrh	r3, [r7, #6]
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d101      	bne.n	8003a5e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003a5a:	2301      	movs	r3, #1
 8003a5c:	e075      	b.n	8003b4a <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003a64:	2b01      	cmp	r3, #1
 8003a66:	d101      	bne.n	8003a6c <HAL_UART_Transmit+0x3e>
 8003a68:	2302      	movs	r3, #2
 8003a6a:	e06e      	b.n	8003b4a <HAL_UART_Transmit+0x11c>
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	2201      	movs	r2, #1
 8003a70:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	2200      	movs	r2, #0
 8003a78:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	2221      	movs	r2, #33	; 0x21
 8003a7e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003a82:	f7fe f8f9 	bl	8001c78 <HAL_GetTick>
 8003a86:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	88fa      	ldrh	r2, [r7, #6]
 8003a8c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	88fa      	ldrh	r2, [r7, #6]
 8003a92:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	689b      	ldr	r3, [r3, #8]
 8003a98:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003a9c:	d108      	bne.n	8003ab0 <HAL_UART_Transmit+0x82>
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	691b      	ldr	r3, [r3, #16]
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d104      	bne.n	8003ab0 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8003aa6:	2300      	movs	r3, #0
 8003aa8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003aaa:	68bb      	ldr	r3, [r7, #8]
 8003aac:	61bb      	str	r3, [r7, #24]
 8003aae:	e003      	b.n	8003ab8 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8003ab0:	68bb      	ldr	r3, [r7, #8]
 8003ab2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003ab4:	2300      	movs	r3, #0
 8003ab6:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	2200      	movs	r2, #0
 8003abc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8003ac0:	e02a      	b.n	8003b18 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003ac2:	683b      	ldr	r3, [r7, #0]
 8003ac4:	9300      	str	r3, [sp, #0]
 8003ac6:	697b      	ldr	r3, [r7, #20]
 8003ac8:	2200      	movs	r2, #0
 8003aca:	2180      	movs	r1, #128	; 0x80
 8003acc:	68f8      	ldr	r0, [r7, #12]
 8003ace:	f000 fb1f 	bl	8004110 <UART_WaitOnFlagUntilTimeout>
 8003ad2:	4603      	mov	r3, r0
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d001      	beq.n	8003adc <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8003ad8:	2303      	movs	r3, #3
 8003ada:	e036      	b.n	8003b4a <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8003adc:	69fb      	ldr	r3, [r7, #28]
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d10b      	bne.n	8003afa <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003ae2:	69bb      	ldr	r3, [r7, #24]
 8003ae4:	881b      	ldrh	r3, [r3, #0]
 8003ae6:	461a      	mov	r2, r3
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003af0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003af2:	69bb      	ldr	r3, [r7, #24]
 8003af4:	3302      	adds	r3, #2
 8003af6:	61bb      	str	r3, [r7, #24]
 8003af8:	e007      	b.n	8003b0a <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003afa:	69fb      	ldr	r3, [r7, #28]
 8003afc:	781a      	ldrb	r2, [r3, #0]
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003b04:	69fb      	ldr	r3, [r7, #28]
 8003b06:	3301      	adds	r3, #1
 8003b08:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003b0e:	b29b      	uxth	r3, r3
 8003b10:	3b01      	subs	r3, #1
 8003b12:	b29a      	uxth	r2, r3
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003b1c:	b29b      	uxth	r3, r3
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d1cf      	bne.n	8003ac2 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003b22:	683b      	ldr	r3, [r7, #0]
 8003b24:	9300      	str	r3, [sp, #0]
 8003b26:	697b      	ldr	r3, [r7, #20]
 8003b28:	2200      	movs	r2, #0
 8003b2a:	2140      	movs	r1, #64	; 0x40
 8003b2c:	68f8      	ldr	r0, [r7, #12]
 8003b2e:	f000 faef 	bl	8004110 <UART_WaitOnFlagUntilTimeout>
 8003b32:	4603      	mov	r3, r0
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	d001      	beq.n	8003b3c <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8003b38:	2303      	movs	r3, #3
 8003b3a:	e006      	b.n	8003b4a <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	2220      	movs	r2, #32
 8003b40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8003b44:	2300      	movs	r3, #0
 8003b46:	e000      	b.n	8003b4a <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8003b48:	2302      	movs	r3, #2
  }
}
 8003b4a:	4618      	mov	r0, r3
 8003b4c:	3720      	adds	r7, #32
 8003b4e:	46bd      	mov	sp, r7
 8003b50:	bd80      	pop	{r7, pc}

08003b52 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003b52:	b580      	push	{r7, lr}
 8003b54:	b084      	sub	sp, #16
 8003b56:	af00      	add	r7, sp, #0
 8003b58:	60f8      	str	r0, [r7, #12]
 8003b5a:	60b9      	str	r1, [r7, #8]
 8003b5c:	4613      	mov	r3, r2
 8003b5e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003b66:	b2db      	uxtb	r3, r3
 8003b68:	2b20      	cmp	r3, #32
 8003b6a:	d11d      	bne.n	8003ba8 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8003b6c:	68bb      	ldr	r3, [r7, #8]
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d002      	beq.n	8003b78 <HAL_UART_Receive_IT+0x26>
 8003b72:	88fb      	ldrh	r3, [r7, #6]
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	d101      	bne.n	8003b7c <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8003b78:	2301      	movs	r3, #1
 8003b7a:	e016      	b.n	8003baa <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003b82:	2b01      	cmp	r3, #1
 8003b84:	d101      	bne.n	8003b8a <HAL_UART_Receive_IT+0x38>
 8003b86:	2302      	movs	r3, #2
 8003b88:	e00f      	b.n	8003baa <HAL_UART_Receive_IT+0x58>
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	2201      	movs	r2, #1
 8003b8e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	2200      	movs	r2, #0
 8003b96:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8003b98:	88fb      	ldrh	r3, [r7, #6]
 8003b9a:	461a      	mov	r2, r3
 8003b9c:	68b9      	ldr	r1, [r7, #8]
 8003b9e:	68f8      	ldr	r0, [r7, #12]
 8003ba0:	f000 fb24 	bl	80041ec <UART_Start_Receive_IT>
 8003ba4:	4603      	mov	r3, r0
 8003ba6:	e000      	b.n	8003baa <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8003ba8:	2302      	movs	r3, #2
  }
}
 8003baa:	4618      	mov	r0, r3
 8003bac:	3710      	adds	r7, #16
 8003bae:	46bd      	mov	sp, r7
 8003bb0:	bd80      	pop	{r7, pc}
	...

08003bb4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003bb4:	b580      	push	{r7, lr}
 8003bb6:	b0ba      	sub	sp, #232	; 0xe8
 8003bb8:	af00      	add	r7, sp, #0
 8003bba:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	68db      	ldr	r3, [r3, #12]
 8003bcc:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	695b      	ldr	r3, [r3, #20]
 8003bd6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8003bda:	2300      	movs	r3, #0
 8003bdc:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8003be0:	2300      	movs	r3, #0
 8003be2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003be6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003bea:	f003 030f 	and.w	r3, r3, #15
 8003bee:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8003bf2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d10f      	bne.n	8003c1a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003bfa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003bfe:	f003 0320 	and.w	r3, r3, #32
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d009      	beq.n	8003c1a <HAL_UART_IRQHandler+0x66>
 8003c06:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003c0a:	f003 0320 	and.w	r3, r3, #32
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d003      	beq.n	8003c1a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8003c12:	6878      	ldr	r0, [r7, #4]
 8003c14:	f000 fc07 	bl	8004426 <UART_Receive_IT>
      return;
 8003c18:	e256      	b.n	80040c8 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8003c1a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	f000 80de 	beq.w	8003de0 <HAL_UART_IRQHandler+0x22c>
 8003c24:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003c28:	f003 0301 	and.w	r3, r3, #1
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d106      	bne.n	8003c3e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003c30:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003c34:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	f000 80d1 	beq.w	8003de0 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003c3e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003c42:	f003 0301 	and.w	r3, r3, #1
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d00b      	beq.n	8003c62 <HAL_UART_IRQHandler+0xae>
 8003c4a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003c4e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d005      	beq.n	8003c62 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c5a:	f043 0201 	orr.w	r2, r3, #1
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003c62:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003c66:	f003 0304 	and.w	r3, r3, #4
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d00b      	beq.n	8003c86 <HAL_UART_IRQHandler+0xd2>
 8003c6e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003c72:	f003 0301 	and.w	r3, r3, #1
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d005      	beq.n	8003c86 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c7e:	f043 0202 	orr.w	r2, r3, #2
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003c86:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003c8a:	f003 0302 	and.w	r3, r3, #2
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d00b      	beq.n	8003caa <HAL_UART_IRQHandler+0xf6>
 8003c92:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003c96:	f003 0301 	and.w	r3, r3, #1
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d005      	beq.n	8003caa <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ca2:	f043 0204 	orr.w	r2, r3, #4
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8003caa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003cae:	f003 0308 	and.w	r3, r3, #8
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d011      	beq.n	8003cda <HAL_UART_IRQHandler+0x126>
 8003cb6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003cba:	f003 0320 	and.w	r3, r3, #32
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d105      	bne.n	8003cce <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8003cc2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003cc6:	f003 0301 	and.w	r3, r3, #1
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d005      	beq.n	8003cda <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cd2:	f043 0208 	orr.w	r2, r3, #8
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	f000 81ed 	beq.w	80040be <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003ce4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003ce8:	f003 0320 	and.w	r3, r3, #32
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	d008      	beq.n	8003d02 <HAL_UART_IRQHandler+0x14e>
 8003cf0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003cf4:	f003 0320 	and.w	r3, r3, #32
 8003cf8:	2b00      	cmp	r3, #0
 8003cfa:	d002      	beq.n	8003d02 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8003cfc:	6878      	ldr	r0, [r7, #4]
 8003cfe:	f000 fb92 	bl	8004426 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	695b      	ldr	r3, [r3, #20]
 8003d08:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003d0c:	2b40      	cmp	r3, #64	; 0x40
 8003d0e:	bf0c      	ite	eq
 8003d10:	2301      	moveq	r3, #1
 8003d12:	2300      	movne	r3, #0
 8003d14:	b2db      	uxtb	r3, r3
 8003d16:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d1e:	f003 0308 	and.w	r3, r3, #8
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d103      	bne.n	8003d2e <HAL_UART_IRQHandler+0x17a>
 8003d26:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d04f      	beq.n	8003dce <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003d2e:	6878      	ldr	r0, [r7, #4]
 8003d30:	f000 fa9a 	bl	8004268 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	695b      	ldr	r3, [r3, #20]
 8003d3a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003d3e:	2b40      	cmp	r3, #64	; 0x40
 8003d40:	d141      	bne.n	8003dc6 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	3314      	adds	r3, #20
 8003d48:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d4c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003d50:	e853 3f00 	ldrex	r3, [r3]
 8003d54:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8003d58:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8003d5c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003d60:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	3314      	adds	r3, #20
 8003d6a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8003d6e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8003d72:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d76:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8003d7a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8003d7e:	e841 2300 	strex	r3, r2, [r1]
 8003d82:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8003d86:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d1d9      	bne.n	8003d42 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d013      	beq.n	8003dbe <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d9a:	4a7d      	ldr	r2, [pc, #500]	; (8003f90 <HAL_UART_IRQHandler+0x3dc>)
 8003d9c:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003da2:	4618      	mov	r0, r3
 8003da4:	f7fe f8c6 	bl	8001f34 <HAL_DMA_Abort_IT>
 8003da8:	4603      	mov	r3, r0
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d016      	beq.n	8003ddc <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003db2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003db4:	687a      	ldr	r2, [r7, #4]
 8003db6:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003db8:	4610      	mov	r0, r2
 8003dba:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003dbc:	e00e      	b.n	8003ddc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003dbe:	6878      	ldr	r0, [r7, #4]
 8003dc0:	f000 f990 	bl	80040e4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003dc4:	e00a      	b.n	8003ddc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003dc6:	6878      	ldr	r0, [r7, #4]
 8003dc8:	f000 f98c 	bl	80040e4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003dcc:	e006      	b.n	8003ddc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003dce:	6878      	ldr	r0, [r7, #4]
 8003dd0:	f000 f988 	bl	80040e4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	2200      	movs	r2, #0
 8003dd8:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8003dda:	e170      	b.n	80040be <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003ddc:	bf00      	nop
    return;
 8003dde:	e16e      	b.n	80040be <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003de4:	2b01      	cmp	r3, #1
 8003de6:	f040 814a 	bne.w	800407e <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8003dea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003dee:	f003 0310 	and.w	r3, r3, #16
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	f000 8143 	beq.w	800407e <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8003df8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003dfc:	f003 0310 	and.w	r3, r3, #16
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	f000 813c 	beq.w	800407e <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003e06:	2300      	movs	r3, #0
 8003e08:	60bb      	str	r3, [r7, #8]
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	60bb      	str	r3, [r7, #8]
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	685b      	ldr	r3, [r3, #4]
 8003e18:	60bb      	str	r3, [r7, #8]
 8003e1a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	695b      	ldr	r3, [r3, #20]
 8003e22:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e26:	2b40      	cmp	r3, #64	; 0x40
 8003e28:	f040 80b4 	bne.w	8003f94 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	685b      	ldr	r3, [r3, #4]
 8003e34:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8003e38:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	f000 8140 	beq.w	80040c2 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8003e46:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8003e4a:	429a      	cmp	r2, r3
 8003e4c:	f080 8139 	bcs.w	80040c2 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8003e56:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e5c:	69db      	ldr	r3, [r3, #28]
 8003e5e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003e62:	f000 8088 	beq.w	8003f76 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	330c      	adds	r3, #12
 8003e6c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e70:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003e74:	e853 3f00 	ldrex	r3, [r3]
 8003e78:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8003e7c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003e80:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003e84:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	330c      	adds	r3, #12
 8003e8e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8003e92:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8003e96:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e9a:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8003e9e:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8003ea2:	e841 2300 	strex	r3, r2, [r1]
 8003ea6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8003eaa:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d1d9      	bne.n	8003e66 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	3314      	adds	r3, #20
 8003eb8:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003eba:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003ebc:	e853 3f00 	ldrex	r3, [r3]
 8003ec0:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8003ec2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003ec4:	f023 0301 	bic.w	r3, r3, #1
 8003ec8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	3314      	adds	r3, #20
 8003ed2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8003ed6:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8003eda:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003edc:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8003ede:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8003ee2:	e841 2300 	strex	r3, r2, [r1]
 8003ee6:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8003ee8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d1e1      	bne.n	8003eb2 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	3314      	adds	r3, #20
 8003ef4:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ef6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003ef8:	e853 3f00 	ldrex	r3, [r3]
 8003efc:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8003efe:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003f00:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003f04:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	3314      	adds	r3, #20
 8003f0e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8003f12:	66fa      	str	r2, [r7, #108]	; 0x6c
 8003f14:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f16:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8003f18:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8003f1a:	e841 2300 	strex	r3, r2, [r1]
 8003f1e:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8003f20:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d1e3      	bne.n	8003eee <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	2220      	movs	r2, #32
 8003f2a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	2200      	movs	r2, #0
 8003f32:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	330c      	adds	r3, #12
 8003f3a:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f3c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003f3e:	e853 3f00 	ldrex	r3, [r3]
 8003f42:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8003f44:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003f46:	f023 0310 	bic.w	r3, r3, #16
 8003f4a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	330c      	adds	r3, #12
 8003f54:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8003f58:	65ba      	str	r2, [r7, #88]	; 0x58
 8003f5a:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f5c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8003f5e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003f60:	e841 2300 	strex	r3, r2, [r1]
 8003f64:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8003f66:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	d1e3      	bne.n	8003f34 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f70:	4618      	mov	r0, r3
 8003f72:	f7fd ff6f 	bl	8001e54 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003f7e:	b29b      	uxth	r3, r3
 8003f80:	1ad3      	subs	r3, r2, r3
 8003f82:	b29b      	uxth	r3, r3
 8003f84:	4619      	mov	r1, r3
 8003f86:	6878      	ldr	r0, [r7, #4]
 8003f88:	f000 f8b6 	bl	80040f8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003f8c:	e099      	b.n	80040c2 <HAL_UART_IRQHandler+0x50e>
 8003f8e:	bf00      	nop
 8003f90:	0800432f 	.word	0x0800432f
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003f9c:	b29b      	uxth	r3, r3
 8003f9e:	1ad3      	subs	r3, r2, r3
 8003fa0:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003fa8:	b29b      	uxth	r3, r3
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	f000 808b 	beq.w	80040c6 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8003fb0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	f000 8086 	beq.w	80040c6 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	330c      	adds	r3, #12
 8003fc0:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003fc2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003fc4:	e853 3f00 	ldrex	r3, [r3]
 8003fc8:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8003fca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003fcc:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003fd0:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	330c      	adds	r3, #12
 8003fda:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8003fde:	647a      	str	r2, [r7, #68]	; 0x44
 8003fe0:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003fe2:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8003fe4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003fe6:	e841 2300 	strex	r3, r2, [r1]
 8003fea:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8003fec:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d1e3      	bne.n	8003fba <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	3314      	adds	r3, #20
 8003ff8:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ffa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ffc:	e853 3f00 	ldrex	r3, [r3]
 8004000:	623b      	str	r3, [r7, #32]
   return(result);
 8004002:	6a3b      	ldr	r3, [r7, #32]
 8004004:	f023 0301 	bic.w	r3, r3, #1
 8004008:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	3314      	adds	r3, #20
 8004012:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8004016:	633a      	str	r2, [r7, #48]	; 0x30
 8004018:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800401a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800401c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800401e:	e841 2300 	strex	r3, r2, [r1]
 8004022:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8004024:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004026:	2b00      	cmp	r3, #0
 8004028:	d1e3      	bne.n	8003ff2 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	2220      	movs	r2, #32
 800402e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	2200      	movs	r2, #0
 8004036:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	330c      	adds	r3, #12
 800403e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004040:	693b      	ldr	r3, [r7, #16]
 8004042:	e853 3f00 	ldrex	r3, [r3]
 8004046:	60fb      	str	r3, [r7, #12]
   return(result);
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	f023 0310 	bic.w	r3, r3, #16
 800404e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	330c      	adds	r3, #12
 8004058:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 800405c:	61fa      	str	r2, [r7, #28]
 800405e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004060:	69b9      	ldr	r1, [r7, #24]
 8004062:	69fa      	ldr	r2, [r7, #28]
 8004064:	e841 2300 	strex	r3, r2, [r1]
 8004068:	617b      	str	r3, [r7, #20]
   return(result);
 800406a:	697b      	ldr	r3, [r7, #20]
 800406c:	2b00      	cmp	r3, #0
 800406e:	d1e3      	bne.n	8004038 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004070:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004074:	4619      	mov	r1, r3
 8004076:	6878      	ldr	r0, [r7, #4]
 8004078:	f000 f83e 	bl	80040f8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800407c:	e023      	b.n	80040c6 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800407e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004082:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004086:	2b00      	cmp	r3, #0
 8004088:	d009      	beq.n	800409e <HAL_UART_IRQHandler+0x4ea>
 800408a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800408e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004092:	2b00      	cmp	r3, #0
 8004094:	d003      	beq.n	800409e <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8004096:	6878      	ldr	r0, [r7, #4]
 8004098:	f000 f95d 	bl	8004356 <UART_Transmit_IT>
    return;
 800409c:	e014      	b.n	80040c8 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800409e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80040a2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d00e      	beq.n	80040c8 <HAL_UART_IRQHandler+0x514>
 80040aa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80040ae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	d008      	beq.n	80040c8 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 80040b6:	6878      	ldr	r0, [r7, #4]
 80040b8:	f000 f99d 	bl	80043f6 <UART_EndTransmit_IT>
    return;
 80040bc:	e004      	b.n	80040c8 <HAL_UART_IRQHandler+0x514>
    return;
 80040be:	bf00      	nop
 80040c0:	e002      	b.n	80040c8 <HAL_UART_IRQHandler+0x514>
      return;
 80040c2:	bf00      	nop
 80040c4:	e000      	b.n	80040c8 <HAL_UART_IRQHandler+0x514>
      return;
 80040c6:	bf00      	nop
  }
}
 80040c8:	37e8      	adds	r7, #232	; 0xe8
 80040ca:	46bd      	mov	sp, r7
 80040cc:	bd80      	pop	{r7, pc}
 80040ce:	bf00      	nop

080040d0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80040d0:	b480      	push	{r7}
 80040d2:	b083      	sub	sp, #12
 80040d4:	af00      	add	r7, sp, #0
 80040d6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80040d8:	bf00      	nop
 80040da:	370c      	adds	r7, #12
 80040dc:	46bd      	mov	sp, r7
 80040de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040e2:	4770      	bx	lr

080040e4 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80040e4:	b480      	push	{r7}
 80040e6:	b083      	sub	sp, #12
 80040e8:	af00      	add	r7, sp, #0
 80040ea:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80040ec:	bf00      	nop
 80040ee:	370c      	adds	r7, #12
 80040f0:	46bd      	mov	sp, r7
 80040f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040f6:	4770      	bx	lr

080040f8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80040f8:	b480      	push	{r7}
 80040fa:	b083      	sub	sp, #12
 80040fc:	af00      	add	r7, sp, #0
 80040fe:	6078      	str	r0, [r7, #4]
 8004100:	460b      	mov	r3, r1
 8004102:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004104:	bf00      	nop
 8004106:	370c      	adds	r7, #12
 8004108:	46bd      	mov	sp, r7
 800410a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800410e:	4770      	bx	lr

08004110 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004110:	b580      	push	{r7, lr}
 8004112:	b090      	sub	sp, #64	; 0x40
 8004114:	af00      	add	r7, sp, #0
 8004116:	60f8      	str	r0, [r7, #12]
 8004118:	60b9      	str	r1, [r7, #8]
 800411a:	603b      	str	r3, [r7, #0]
 800411c:	4613      	mov	r3, r2
 800411e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004120:	e050      	b.n	80041c4 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004122:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004124:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004128:	d04c      	beq.n	80041c4 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800412a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800412c:	2b00      	cmp	r3, #0
 800412e:	d007      	beq.n	8004140 <UART_WaitOnFlagUntilTimeout+0x30>
 8004130:	f7fd fda2 	bl	8001c78 <HAL_GetTick>
 8004134:	4602      	mov	r2, r0
 8004136:	683b      	ldr	r3, [r7, #0]
 8004138:	1ad3      	subs	r3, r2, r3
 800413a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800413c:	429a      	cmp	r2, r3
 800413e:	d241      	bcs.n	80041c4 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	330c      	adds	r3, #12
 8004146:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004148:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800414a:	e853 3f00 	ldrex	r3, [r3]
 800414e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004150:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004152:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004156:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	330c      	adds	r3, #12
 800415e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004160:	637a      	str	r2, [r7, #52]	; 0x34
 8004162:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004164:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004166:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004168:	e841 2300 	strex	r3, r2, [r1]
 800416c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800416e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004170:	2b00      	cmp	r3, #0
 8004172:	d1e5      	bne.n	8004140 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	3314      	adds	r3, #20
 800417a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800417c:	697b      	ldr	r3, [r7, #20]
 800417e:	e853 3f00 	ldrex	r3, [r3]
 8004182:	613b      	str	r3, [r7, #16]
   return(result);
 8004184:	693b      	ldr	r3, [r7, #16]
 8004186:	f023 0301 	bic.w	r3, r3, #1
 800418a:	63bb      	str	r3, [r7, #56]	; 0x38
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	3314      	adds	r3, #20
 8004192:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004194:	623a      	str	r2, [r7, #32]
 8004196:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004198:	69f9      	ldr	r1, [r7, #28]
 800419a:	6a3a      	ldr	r2, [r7, #32]
 800419c:	e841 2300 	strex	r3, r2, [r1]
 80041a0:	61bb      	str	r3, [r7, #24]
   return(result);
 80041a2:	69bb      	ldr	r3, [r7, #24]
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	d1e5      	bne.n	8004174 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	2220      	movs	r2, #32
 80041ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	2220      	movs	r2, #32
 80041b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	2200      	movs	r2, #0
 80041bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80041c0:	2303      	movs	r3, #3
 80041c2:	e00f      	b.n	80041e4 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	681a      	ldr	r2, [r3, #0]
 80041ca:	68bb      	ldr	r3, [r7, #8]
 80041cc:	4013      	ands	r3, r2
 80041ce:	68ba      	ldr	r2, [r7, #8]
 80041d0:	429a      	cmp	r2, r3
 80041d2:	bf0c      	ite	eq
 80041d4:	2301      	moveq	r3, #1
 80041d6:	2300      	movne	r3, #0
 80041d8:	b2db      	uxtb	r3, r3
 80041da:	461a      	mov	r2, r3
 80041dc:	79fb      	ldrb	r3, [r7, #7]
 80041de:	429a      	cmp	r2, r3
 80041e0:	d09f      	beq.n	8004122 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80041e2:	2300      	movs	r3, #0
}
 80041e4:	4618      	mov	r0, r3
 80041e6:	3740      	adds	r7, #64	; 0x40
 80041e8:	46bd      	mov	sp, r7
 80041ea:	bd80      	pop	{r7, pc}

080041ec <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80041ec:	b480      	push	{r7}
 80041ee:	b085      	sub	sp, #20
 80041f0:	af00      	add	r7, sp, #0
 80041f2:	60f8      	str	r0, [r7, #12]
 80041f4:	60b9      	str	r1, [r7, #8]
 80041f6:	4613      	mov	r3, r2
 80041f8:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	68ba      	ldr	r2, [r7, #8]
 80041fe:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	88fa      	ldrh	r2, [r7, #6]
 8004204:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	88fa      	ldrh	r2, [r7, #6]
 800420a:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	2200      	movs	r2, #0
 8004210:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	2222      	movs	r2, #34	; 0x22
 8004216:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	2200      	movs	r2, #0
 800421e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	691b      	ldr	r3, [r3, #16]
 8004226:	2b00      	cmp	r3, #0
 8004228:	d007      	beq.n	800423a <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	68da      	ldr	r2, [r3, #12]
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004238:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	695a      	ldr	r2, [r3, #20]
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	f042 0201 	orr.w	r2, r2, #1
 8004248:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	68da      	ldr	r2, [r3, #12]
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	f042 0220 	orr.w	r2, r2, #32
 8004258:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800425a:	2300      	movs	r3, #0
}
 800425c:	4618      	mov	r0, r3
 800425e:	3714      	adds	r7, #20
 8004260:	46bd      	mov	sp, r7
 8004262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004266:	4770      	bx	lr

08004268 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004268:	b480      	push	{r7}
 800426a:	b095      	sub	sp, #84	; 0x54
 800426c:	af00      	add	r7, sp, #0
 800426e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	330c      	adds	r3, #12
 8004276:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004278:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800427a:	e853 3f00 	ldrex	r3, [r3]
 800427e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8004280:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004282:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004286:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	330c      	adds	r3, #12
 800428e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004290:	643a      	str	r2, [r7, #64]	; 0x40
 8004292:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004294:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8004296:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004298:	e841 2300 	strex	r3, r2, [r1]
 800429c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800429e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d1e5      	bne.n	8004270 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	3314      	adds	r3, #20
 80042aa:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042ac:	6a3b      	ldr	r3, [r7, #32]
 80042ae:	e853 3f00 	ldrex	r3, [r3]
 80042b2:	61fb      	str	r3, [r7, #28]
   return(result);
 80042b4:	69fb      	ldr	r3, [r7, #28]
 80042b6:	f023 0301 	bic.w	r3, r3, #1
 80042ba:	64bb      	str	r3, [r7, #72]	; 0x48
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	3314      	adds	r3, #20
 80042c2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80042c4:	62fa      	str	r2, [r7, #44]	; 0x2c
 80042c6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042c8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80042ca:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80042cc:	e841 2300 	strex	r3, r2, [r1]
 80042d0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80042d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d1e5      	bne.n	80042a4 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042dc:	2b01      	cmp	r3, #1
 80042de:	d119      	bne.n	8004314 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	330c      	adds	r3, #12
 80042e6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	e853 3f00 	ldrex	r3, [r3]
 80042ee:	60bb      	str	r3, [r7, #8]
   return(result);
 80042f0:	68bb      	ldr	r3, [r7, #8]
 80042f2:	f023 0310 	bic.w	r3, r3, #16
 80042f6:	647b      	str	r3, [r7, #68]	; 0x44
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	330c      	adds	r3, #12
 80042fe:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004300:	61ba      	str	r2, [r7, #24]
 8004302:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004304:	6979      	ldr	r1, [r7, #20]
 8004306:	69ba      	ldr	r2, [r7, #24]
 8004308:	e841 2300 	strex	r3, r2, [r1]
 800430c:	613b      	str	r3, [r7, #16]
   return(result);
 800430e:	693b      	ldr	r3, [r7, #16]
 8004310:	2b00      	cmp	r3, #0
 8004312:	d1e5      	bne.n	80042e0 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	2220      	movs	r2, #32
 8004318:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	2200      	movs	r2, #0
 8004320:	631a      	str	r2, [r3, #48]	; 0x30
}
 8004322:	bf00      	nop
 8004324:	3754      	adds	r7, #84	; 0x54
 8004326:	46bd      	mov	sp, r7
 8004328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800432c:	4770      	bx	lr

0800432e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800432e:	b580      	push	{r7, lr}
 8004330:	b084      	sub	sp, #16
 8004332:	af00      	add	r7, sp, #0
 8004334:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800433a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	2200      	movs	r2, #0
 8004340:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	2200      	movs	r2, #0
 8004346:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004348:	68f8      	ldr	r0, [r7, #12]
 800434a:	f7ff fecb 	bl	80040e4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800434e:	bf00      	nop
 8004350:	3710      	adds	r7, #16
 8004352:	46bd      	mov	sp, r7
 8004354:	bd80      	pop	{r7, pc}

08004356 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004356:	b480      	push	{r7}
 8004358:	b085      	sub	sp, #20
 800435a:	af00      	add	r7, sp, #0
 800435c:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004364:	b2db      	uxtb	r3, r3
 8004366:	2b21      	cmp	r3, #33	; 0x21
 8004368:	d13e      	bne.n	80043e8 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	689b      	ldr	r3, [r3, #8]
 800436e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004372:	d114      	bne.n	800439e <UART_Transmit_IT+0x48>
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	691b      	ldr	r3, [r3, #16]
 8004378:	2b00      	cmp	r3, #0
 800437a:	d110      	bne.n	800439e <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	6a1b      	ldr	r3, [r3, #32]
 8004380:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	881b      	ldrh	r3, [r3, #0]
 8004386:	461a      	mov	r2, r3
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004390:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	6a1b      	ldr	r3, [r3, #32]
 8004396:	1c9a      	adds	r2, r3, #2
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	621a      	str	r2, [r3, #32]
 800439c:	e008      	b.n	80043b0 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	6a1b      	ldr	r3, [r3, #32]
 80043a2:	1c59      	adds	r1, r3, #1
 80043a4:	687a      	ldr	r2, [r7, #4]
 80043a6:	6211      	str	r1, [r2, #32]
 80043a8:	781a      	ldrb	r2, [r3, #0]
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80043b4:	b29b      	uxth	r3, r3
 80043b6:	3b01      	subs	r3, #1
 80043b8:	b29b      	uxth	r3, r3
 80043ba:	687a      	ldr	r2, [r7, #4]
 80043bc:	4619      	mov	r1, r3
 80043be:	84d1      	strh	r1, [r2, #38]	; 0x26
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	d10f      	bne.n	80043e4 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	68da      	ldr	r2, [r3, #12]
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80043d2:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	68da      	ldr	r2, [r3, #12]
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80043e2:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80043e4:	2300      	movs	r3, #0
 80043e6:	e000      	b.n	80043ea <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80043e8:	2302      	movs	r3, #2
  }
}
 80043ea:	4618      	mov	r0, r3
 80043ec:	3714      	adds	r7, #20
 80043ee:	46bd      	mov	sp, r7
 80043f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043f4:	4770      	bx	lr

080043f6 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80043f6:	b580      	push	{r7, lr}
 80043f8:	b082      	sub	sp, #8
 80043fa:	af00      	add	r7, sp, #0
 80043fc:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	68da      	ldr	r2, [r3, #12]
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800440c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	2220      	movs	r2, #32
 8004412:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004416:	6878      	ldr	r0, [r7, #4]
 8004418:	f7ff fe5a 	bl	80040d0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800441c:	2300      	movs	r3, #0
}
 800441e:	4618      	mov	r0, r3
 8004420:	3708      	adds	r7, #8
 8004422:	46bd      	mov	sp, r7
 8004424:	bd80      	pop	{r7, pc}

08004426 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004426:	b580      	push	{r7, lr}
 8004428:	b08c      	sub	sp, #48	; 0x30
 800442a:	af00      	add	r7, sp, #0
 800442c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004434:	b2db      	uxtb	r3, r3
 8004436:	2b22      	cmp	r3, #34	; 0x22
 8004438:	f040 80ab 	bne.w	8004592 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	689b      	ldr	r3, [r3, #8]
 8004440:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004444:	d117      	bne.n	8004476 <UART_Receive_IT+0x50>
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	691b      	ldr	r3, [r3, #16]
 800444a:	2b00      	cmp	r3, #0
 800444c:	d113      	bne.n	8004476 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800444e:	2300      	movs	r3, #0
 8004450:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004456:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	685b      	ldr	r3, [r3, #4]
 800445e:	b29b      	uxth	r3, r3
 8004460:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004464:	b29a      	uxth	r2, r3
 8004466:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004468:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800446e:	1c9a      	adds	r2, r3, #2
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	629a      	str	r2, [r3, #40]	; 0x28
 8004474:	e026      	b.n	80044c4 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800447a:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 800447c:	2300      	movs	r3, #0
 800447e:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	689b      	ldr	r3, [r3, #8]
 8004484:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004488:	d007      	beq.n	800449a <UART_Receive_IT+0x74>
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	689b      	ldr	r3, [r3, #8]
 800448e:	2b00      	cmp	r3, #0
 8004490:	d10a      	bne.n	80044a8 <UART_Receive_IT+0x82>
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	691b      	ldr	r3, [r3, #16]
 8004496:	2b00      	cmp	r3, #0
 8004498:	d106      	bne.n	80044a8 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	685b      	ldr	r3, [r3, #4]
 80044a0:	b2da      	uxtb	r2, r3
 80044a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80044a4:	701a      	strb	r2, [r3, #0]
 80044a6:	e008      	b.n	80044ba <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	685b      	ldr	r3, [r3, #4]
 80044ae:	b2db      	uxtb	r3, r3
 80044b0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80044b4:	b2da      	uxtb	r2, r3
 80044b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80044b8:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80044be:	1c5a      	adds	r2, r3, #1
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80044c8:	b29b      	uxth	r3, r3
 80044ca:	3b01      	subs	r3, #1
 80044cc:	b29b      	uxth	r3, r3
 80044ce:	687a      	ldr	r2, [r7, #4]
 80044d0:	4619      	mov	r1, r3
 80044d2:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d15a      	bne.n	800458e <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	68da      	ldr	r2, [r3, #12]
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	f022 0220 	bic.w	r2, r2, #32
 80044e6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	68da      	ldr	r2, [r3, #12]
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80044f6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	695a      	ldr	r2, [r3, #20]
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	f022 0201 	bic.w	r2, r2, #1
 8004506:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	2220      	movs	r2, #32
 800450c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004514:	2b01      	cmp	r3, #1
 8004516:	d135      	bne.n	8004584 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	2200      	movs	r2, #0
 800451c:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	330c      	adds	r3, #12
 8004524:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004526:	697b      	ldr	r3, [r7, #20]
 8004528:	e853 3f00 	ldrex	r3, [r3]
 800452c:	613b      	str	r3, [r7, #16]
   return(result);
 800452e:	693b      	ldr	r3, [r7, #16]
 8004530:	f023 0310 	bic.w	r3, r3, #16
 8004534:	627b      	str	r3, [r7, #36]	; 0x24
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	330c      	adds	r3, #12
 800453c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800453e:	623a      	str	r2, [r7, #32]
 8004540:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004542:	69f9      	ldr	r1, [r7, #28]
 8004544:	6a3a      	ldr	r2, [r7, #32]
 8004546:	e841 2300 	strex	r3, r2, [r1]
 800454a:	61bb      	str	r3, [r7, #24]
   return(result);
 800454c:	69bb      	ldr	r3, [r7, #24]
 800454e:	2b00      	cmp	r3, #0
 8004550:	d1e5      	bne.n	800451e <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	f003 0310 	and.w	r3, r3, #16
 800455c:	2b10      	cmp	r3, #16
 800455e:	d10a      	bne.n	8004576 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004560:	2300      	movs	r3, #0
 8004562:	60fb      	str	r3, [r7, #12]
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	60fb      	str	r3, [r7, #12]
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	685b      	ldr	r3, [r3, #4]
 8004572:	60fb      	str	r3, [r7, #12]
 8004574:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800457a:	4619      	mov	r1, r3
 800457c:	6878      	ldr	r0, [r7, #4]
 800457e:	f7ff fdbb 	bl	80040f8 <HAL_UARTEx_RxEventCallback>
 8004582:	e002      	b.n	800458a <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8004584:	6878      	ldr	r0, [r7, #4]
 8004586:	f7fc fc93 	bl	8000eb0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800458a:	2300      	movs	r3, #0
 800458c:	e002      	b.n	8004594 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 800458e:	2300      	movs	r3, #0
 8004590:	e000      	b.n	8004594 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8004592:	2302      	movs	r3, #2
  }
}
 8004594:	4618      	mov	r0, r3
 8004596:	3730      	adds	r7, #48	; 0x30
 8004598:	46bd      	mov	sp, r7
 800459a:	bd80      	pop	{r7, pc}

0800459c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800459c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80045a0:	b0c0      	sub	sp, #256	; 0x100
 80045a2:	af00      	add	r7, sp, #0
 80045a4:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80045a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	691b      	ldr	r3, [r3, #16]
 80045b0:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80045b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80045b8:	68d9      	ldr	r1, [r3, #12]
 80045ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80045be:	681a      	ldr	r2, [r3, #0]
 80045c0:	ea40 0301 	orr.w	r3, r0, r1
 80045c4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80045c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80045ca:	689a      	ldr	r2, [r3, #8]
 80045cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80045d0:	691b      	ldr	r3, [r3, #16]
 80045d2:	431a      	orrs	r2, r3
 80045d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80045d8:	695b      	ldr	r3, [r3, #20]
 80045da:	431a      	orrs	r2, r3
 80045dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80045e0:	69db      	ldr	r3, [r3, #28]
 80045e2:	4313      	orrs	r3, r2
 80045e4:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80045e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	68db      	ldr	r3, [r3, #12]
 80045f0:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80045f4:	f021 010c 	bic.w	r1, r1, #12
 80045f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80045fc:	681a      	ldr	r2, [r3, #0]
 80045fe:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8004602:	430b      	orrs	r3, r1
 8004604:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004606:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	695b      	ldr	r3, [r3, #20]
 800460e:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8004612:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004616:	6999      	ldr	r1, [r3, #24]
 8004618:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800461c:	681a      	ldr	r2, [r3, #0]
 800461e:	ea40 0301 	orr.w	r3, r0, r1
 8004622:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004624:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004628:	681a      	ldr	r2, [r3, #0]
 800462a:	4b8f      	ldr	r3, [pc, #572]	; (8004868 <UART_SetConfig+0x2cc>)
 800462c:	429a      	cmp	r2, r3
 800462e:	d005      	beq.n	800463c <UART_SetConfig+0xa0>
 8004630:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004634:	681a      	ldr	r2, [r3, #0]
 8004636:	4b8d      	ldr	r3, [pc, #564]	; (800486c <UART_SetConfig+0x2d0>)
 8004638:	429a      	cmp	r2, r3
 800463a:	d104      	bne.n	8004646 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800463c:	f7fe fad6 	bl	8002bec <HAL_RCC_GetPCLK2Freq>
 8004640:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8004644:	e003      	b.n	800464e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004646:	f7fe fabd 	bl	8002bc4 <HAL_RCC_GetPCLK1Freq>
 800464a:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800464e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004652:	69db      	ldr	r3, [r3, #28]
 8004654:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004658:	f040 810c 	bne.w	8004874 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800465c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004660:	2200      	movs	r2, #0
 8004662:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8004666:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800466a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800466e:	4622      	mov	r2, r4
 8004670:	462b      	mov	r3, r5
 8004672:	1891      	adds	r1, r2, r2
 8004674:	65b9      	str	r1, [r7, #88]	; 0x58
 8004676:	415b      	adcs	r3, r3
 8004678:	65fb      	str	r3, [r7, #92]	; 0x5c
 800467a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800467e:	4621      	mov	r1, r4
 8004680:	eb12 0801 	adds.w	r8, r2, r1
 8004684:	4629      	mov	r1, r5
 8004686:	eb43 0901 	adc.w	r9, r3, r1
 800468a:	f04f 0200 	mov.w	r2, #0
 800468e:	f04f 0300 	mov.w	r3, #0
 8004692:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004696:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800469a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800469e:	4690      	mov	r8, r2
 80046a0:	4699      	mov	r9, r3
 80046a2:	4623      	mov	r3, r4
 80046a4:	eb18 0303 	adds.w	r3, r8, r3
 80046a8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80046ac:	462b      	mov	r3, r5
 80046ae:	eb49 0303 	adc.w	r3, r9, r3
 80046b2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80046b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80046ba:	685b      	ldr	r3, [r3, #4]
 80046bc:	2200      	movs	r2, #0
 80046be:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80046c2:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80046c6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 80046ca:	460b      	mov	r3, r1
 80046cc:	18db      	adds	r3, r3, r3
 80046ce:	653b      	str	r3, [r7, #80]	; 0x50
 80046d0:	4613      	mov	r3, r2
 80046d2:	eb42 0303 	adc.w	r3, r2, r3
 80046d6:	657b      	str	r3, [r7, #84]	; 0x54
 80046d8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80046dc:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80046e0:	f7fb fdde 	bl	80002a0 <__aeabi_uldivmod>
 80046e4:	4602      	mov	r2, r0
 80046e6:	460b      	mov	r3, r1
 80046e8:	4b61      	ldr	r3, [pc, #388]	; (8004870 <UART_SetConfig+0x2d4>)
 80046ea:	fba3 2302 	umull	r2, r3, r3, r2
 80046ee:	095b      	lsrs	r3, r3, #5
 80046f0:	011c      	lsls	r4, r3, #4
 80046f2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80046f6:	2200      	movs	r2, #0
 80046f8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80046fc:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8004700:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8004704:	4642      	mov	r2, r8
 8004706:	464b      	mov	r3, r9
 8004708:	1891      	adds	r1, r2, r2
 800470a:	64b9      	str	r1, [r7, #72]	; 0x48
 800470c:	415b      	adcs	r3, r3
 800470e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004710:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8004714:	4641      	mov	r1, r8
 8004716:	eb12 0a01 	adds.w	sl, r2, r1
 800471a:	4649      	mov	r1, r9
 800471c:	eb43 0b01 	adc.w	fp, r3, r1
 8004720:	f04f 0200 	mov.w	r2, #0
 8004724:	f04f 0300 	mov.w	r3, #0
 8004728:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800472c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004730:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004734:	4692      	mov	sl, r2
 8004736:	469b      	mov	fp, r3
 8004738:	4643      	mov	r3, r8
 800473a:	eb1a 0303 	adds.w	r3, sl, r3
 800473e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8004742:	464b      	mov	r3, r9
 8004744:	eb4b 0303 	adc.w	r3, fp, r3
 8004748:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800474c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004750:	685b      	ldr	r3, [r3, #4]
 8004752:	2200      	movs	r2, #0
 8004754:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004758:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 800475c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8004760:	460b      	mov	r3, r1
 8004762:	18db      	adds	r3, r3, r3
 8004764:	643b      	str	r3, [r7, #64]	; 0x40
 8004766:	4613      	mov	r3, r2
 8004768:	eb42 0303 	adc.w	r3, r2, r3
 800476c:	647b      	str	r3, [r7, #68]	; 0x44
 800476e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8004772:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8004776:	f7fb fd93 	bl	80002a0 <__aeabi_uldivmod>
 800477a:	4602      	mov	r2, r0
 800477c:	460b      	mov	r3, r1
 800477e:	4611      	mov	r1, r2
 8004780:	4b3b      	ldr	r3, [pc, #236]	; (8004870 <UART_SetConfig+0x2d4>)
 8004782:	fba3 2301 	umull	r2, r3, r3, r1
 8004786:	095b      	lsrs	r3, r3, #5
 8004788:	2264      	movs	r2, #100	; 0x64
 800478a:	fb02 f303 	mul.w	r3, r2, r3
 800478e:	1acb      	subs	r3, r1, r3
 8004790:	00db      	lsls	r3, r3, #3
 8004792:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8004796:	4b36      	ldr	r3, [pc, #216]	; (8004870 <UART_SetConfig+0x2d4>)
 8004798:	fba3 2302 	umull	r2, r3, r3, r2
 800479c:	095b      	lsrs	r3, r3, #5
 800479e:	005b      	lsls	r3, r3, #1
 80047a0:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80047a4:	441c      	add	r4, r3
 80047a6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80047aa:	2200      	movs	r2, #0
 80047ac:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80047b0:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 80047b4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 80047b8:	4642      	mov	r2, r8
 80047ba:	464b      	mov	r3, r9
 80047bc:	1891      	adds	r1, r2, r2
 80047be:	63b9      	str	r1, [r7, #56]	; 0x38
 80047c0:	415b      	adcs	r3, r3
 80047c2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80047c4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80047c8:	4641      	mov	r1, r8
 80047ca:	1851      	adds	r1, r2, r1
 80047cc:	6339      	str	r1, [r7, #48]	; 0x30
 80047ce:	4649      	mov	r1, r9
 80047d0:	414b      	adcs	r3, r1
 80047d2:	637b      	str	r3, [r7, #52]	; 0x34
 80047d4:	f04f 0200 	mov.w	r2, #0
 80047d8:	f04f 0300 	mov.w	r3, #0
 80047dc:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 80047e0:	4659      	mov	r1, fp
 80047e2:	00cb      	lsls	r3, r1, #3
 80047e4:	4651      	mov	r1, sl
 80047e6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80047ea:	4651      	mov	r1, sl
 80047ec:	00ca      	lsls	r2, r1, #3
 80047ee:	4610      	mov	r0, r2
 80047f0:	4619      	mov	r1, r3
 80047f2:	4603      	mov	r3, r0
 80047f4:	4642      	mov	r2, r8
 80047f6:	189b      	adds	r3, r3, r2
 80047f8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80047fc:	464b      	mov	r3, r9
 80047fe:	460a      	mov	r2, r1
 8004800:	eb42 0303 	adc.w	r3, r2, r3
 8004804:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004808:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800480c:	685b      	ldr	r3, [r3, #4]
 800480e:	2200      	movs	r2, #0
 8004810:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8004814:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8004818:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800481c:	460b      	mov	r3, r1
 800481e:	18db      	adds	r3, r3, r3
 8004820:	62bb      	str	r3, [r7, #40]	; 0x28
 8004822:	4613      	mov	r3, r2
 8004824:	eb42 0303 	adc.w	r3, r2, r3
 8004828:	62fb      	str	r3, [r7, #44]	; 0x2c
 800482a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800482e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8004832:	f7fb fd35 	bl	80002a0 <__aeabi_uldivmod>
 8004836:	4602      	mov	r2, r0
 8004838:	460b      	mov	r3, r1
 800483a:	4b0d      	ldr	r3, [pc, #52]	; (8004870 <UART_SetConfig+0x2d4>)
 800483c:	fba3 1302 	umull	r1, r3, r3, r2
 8004840:	095b      	lsrs	r3, r3, #5
 8004842:	2164      	movs	r1, #100	; 0x64
 8004844:	fb01 f303 	mul.w	r3, r1, r3
 8004848:	1ad3      	subs	r3, r2, r3
 800484a:	00db      	lsls	r3, r3, #3
 800484c:	3332      	adds	r3, #50	; 0x32
 800484e:	4a08      	ldr	r2, [pc, #32]	; (8004870 <UART_SetConfig+0x2d4>)
 8004850:	fba2 2303 	umull	r2, r3, r2, r3
 8004854:	095b      	lsrs	r3, r3, #5
 8004856:	f003 0207 	and.w	r2, r3, #7
 800485a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	4422      	add	r2, r4
 8004862:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004864:	e105      	b.n	8004a72 <UART_SetConfig+0x4d6>
 8004866:	bf00      	nop
 8004868:	40011000 	.word	0x40011000
 800486c:	40011400 	.word	0x40011400
 8004870:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004874:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004878:	2200      	movs	r2, #0
 800487a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800487e:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8004882:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8004886:	4642      	mov	r2, r8
 8004888:	464b      	mov	r3, r9
 800488a:	1891      	adds	r1, r2, r2
 800488c:	6239      	str	r1, [r7, #32]
 800488e:	415b      	adcs	r3, r3
 8004890:	627b      	str	r3, [r7, #36]	; 0x24
 8004892:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004896:	4641      	mov	r1, r8
 8004898:	1854      	adds	r4, r2, r1
 800489a:	4649      	mov	r1, r9
 800489c:	eb43 0501 	adc.w	r5, r3, r1
 80048a0:	f04f 0200 	mov.w	r2, #0
 80048a4:	f04f 0300 	mov.w	r3, #0
 80048a8:	00eb      	lsls	r3, r5, #3
 80048aa:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80048ae:	00e2      	lsls	r2, r4, #3
 80048b0:	4614      	mov	r4, r2
 80048b2:	461d      	mov	r5, r3
 80048b4:	4643      	mov	r3, r8
 80048b6:	18e3      	adds	r3, r4, r3
 80048b8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80048bc:	464b      	mov	r3, r9
 80048be:	eb45 0303 	adc.w	r3, r5, r3
 80048c2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80048c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80048ca:	685b      	ldr	r3, [r3, #4]
 80048cc:	2200      	movs	r2, #0
 80048ce:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80048d2:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80048d6:	f04f 0200 	mov.w	r2, #0
 80048da:	f04f 0300 	mov.w	r3, #0
 80048de:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80048e2:	4629      	mov	r1, r5
 80048e4:	008b      	lsls	r3, r1, #2
 80048e6:	4621      	mov	r1, r4
 80048e8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80048ec:	4621      	mov	r1, r4
 80048ee:	008a      	lsls	r2, r1, #2
 80048f0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80048f4:	f7fb fcd4 	bl	80002a0 <__aeabi_uldivmod>
 80048f8:	4602      	mov	r2, r0
 80048fa:	460b      	mov	r3, r1
 80048fc:	4b60      	ldr	r3, [pc, #384]	; (8004a80 <UART_SetConfig+0x4e4>)
 80048fe:	fba3 2302 	umull	r2, r3, r3, r2
 8004902:	095b      	lsrs	r3, r3, #5
 8004904:	011c      	lsls	r4, r3, #4
 8004906:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800490a:	2200      	movs	r2, #0
 800490c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8004910:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8004914:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8004918:	4642      	mov	r2, r8
 800491a:	464b      	mov	r3, r9
 800491c:	1891      	adds	r1, r2, r2
 800491e:	61b9      	str	r1, [r7, #24]
 8004920:	415b      	adcs	r3, r3
 8004922:	61fb      	str	r3, [r7, #28]
 8004924:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004928:	4641      	mov	r1, r8
 800492a:	1851      	adds	r1, r2, r1
 800492c:	6139      	str	r1, [r7, #16]
 800492e:	4649      	mov	r1, r9
 8004930:	414b      	adcs	r3, r1
 8004932:	617b      	str	r3, [r7, #20]
 8004934:	f04f 0200 	mov.w	r2, #0
 8004938:	f04f 0300 	mov.w	r3, #0
 800493c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004940:	4659      	mov	r1, fp
 8004942:	00cb      	lsls	r3, r1, #3
 8004944:	4651      	mov	r1, sl
 8004946:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800494a:	4651      	mov	r1, sl
 800494c:	00ca      	lsls	r2, r1, #3
 800494e:	4610      	mov	r0, r2
 8004950:	4619      	mov	r1, r3
 8004952:	4603      	mov	r3, r0
 8004954:	4642      	mov	r2, r8
 8004956:	189b      	adds	r3, r3, r2
 8004958:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800495c:	464b      	mov	r3, r9
 800495e:	460a      	mov	r2, r1
 8004960:	eb42 0303 	adc.w	r3, r2, r3
 8004964:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8004968:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800496c:	685b      	ldr	r3, [r3, #4]
 800496e:	2200      	movs	r2, #0
 8004970:	67bb      	str	r3, [r7, #120]	; 0x78
 8004972:	67fa      	str	r2, [r7, #124]	; 0x7c
 8004974:	f04f 0200 	mov.w	r2, #0
 8004978:	f04f 0300 	mov.w	r3, #0
 800497c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8004980:	4649      	mov	r1, r9
 8004982:	008b      	lsls	r3, r1, #2
 8004984:	4641      	mov	r1, r8
 8004986:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800498a:	4641      	mov	r1, r8
 800498c:	008a      	lsls	r2, r1, #2
 800498e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8004992:	f7fb fc85 	bl	80002a0 <__aeabi_uldivmod>
 8004996:	4602      	mov	r2, r0
 8004998:	460b      	mov	r3, r1
 800499a:	4b39      	ldr	r3, [pc, #228]	; (8004a80 <UART_SetConfig+0x4e4>)
 800499c:	fba3 1302 	umull	r1, r3, r3, r2
 80049a0:	095b      	lsrs	r3, r3, #5
 80049a2:	2164      	movs	r1, #100	; 0x64
 80049a4:	fb01 f303 	mul.w	r3, r1, r3
 80049a8:	1ad3      	subs	r3, r2, r3
 80049aa:	011b      	lsls	r3, r3, #4
 80049ac:	3332      	adds	r3, #50	; 0x32
 80049ae:	4a34      	ldr	r2, [pc, #208]	; (8004a80 <UART_SetConfig+0x4e4>)
 80049b0:	fba2 2303 	umull	r2, r3, r2, r3
 80049b4:	095b      	lsrs	r3, r3, #5
 80049b6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80049ba:	441c      	add	r4, r3
 80049bc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80049c0:	2200      	movs	r2, #0
 80049c2:	673b      	str	r3, [r7, #112]	; 0x70
 80049c4:	677a      	str	r2, [r7, #116]	; 0x74
 80049c6:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 80049ca:	4642      	mov	r2, r8
 80049cc:	464b      	mov	r3, r9
 80049ce:	1891      	adds	r1, r2, r2
 80049d0:	60b9      	str	r1, [r7, #8]
 80049d2:	415b      	adcs	r3, r3
 80049d4:	60fb      	str	r3, [r7, #12]
 80049d6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80049da:	4641      	mov	r1, r8
 80049dc:	1851      	adds	r1, r2, r1
 80049de:	6039      	str	r1, [r7, #0]
 80049e0:	4649      	mov	r1, r9
 80049e2:	414b      	adcs	r3, r1
 80049e4:	607b      	str	r3, [r7, #4]
 80049e6:	f04f 0200 	mov.w	r2, #0
 80049ea:	f04f 0300 	mov.w	r3, #0
 80049ee:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80049f2:	4659      	mov	r1, fp
 80049f4:	00cb      	lsls	r3, r1, #3
 80049f6:	4651      	mov	r1, sl
 80049f8:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80049fc:	4651      	mov	r1, sl
 80049fe:	00ca      	lsls	r2, r1, #3
 8004a00:	4610      	mov	r0, r2
 8004a02:	4619      	mov	r1, r3
 8004a04:	4603      	mov	r3, r0
 8004a06:	4642      	mov	r2, r8
 8004a08:	189b      	adds	r3, r3, r2
 8004a0a:	66bb      	str	r3, [r7, #104]	; 0x68
 8004a0c:	464b      	mov	r3, r9
 8004a0e:	460a      	mov	r2, r1
 8004a10:	eb42 0303 	adc.w	r3, r2, r3
 8004a14:	66fb      	str	r3, [r7, #108]	; 0x6c
 8004a16:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004a1a:	685b      	ldr	r3, [r3, #4]
 8004a1c:	2200      	movs	r2, #0
 8004a1e:	663b      	str	r3, [r7, #96]	; 0x60
 8004a20:	667a      	str	r2, [r7, #100]	; 0x64
 8004a22:	f04f 0200 	mov.w	r2, #0
 8004a26:	f04f 0300 	mov.w	r3, #0
 8004a2a:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8004a2e:	4649      	mov	r1, r9
 8004a30:	008b      	lsls	r3, r1, #2
 8004a32:	4641      	mov	r1, r8
 8004a34:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004a38:	4641      	mov	r1, r8
 8004a3a:	008a      	lsls	r2, r1, #2
 8004a3c:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8004a40:	f7fb fc2e 	bl	80002a0 <__aeabi_uldivmod>
 8004a44:	4602      	mov	r2, r0
 8004a46:	460b      	mov	r3, r1
 8004a48:	4b0d      	ldr	r3, [pc, #52]	; (8004a80 <UART_SetConfig+0x4e4>)
 8004a4a:	fba3 1302 	umull	r1, r3, r3, r2
 8004a4e:	095b      	lsrs	r3, r3, #5
 8004a50:	2164      	movs	r1, #100	; 0x64
 8004a52:	fb01 f303 	mul.w	r3, r1, r3
 8004a56:	1ad3      	subs	r3, r2, r3
 8004a58:	011b      	lsls	r3, r3, #4
 8004a5a:	3332      	adds	r3, #50	; 0x32
 8004a5c:	4a08      	ldr	r2, [pc, #32]	; (8004a80 <UART_SetConfig+0x4e4>)
 8004a5e:	fba2 2303 	umull	r2, r3, r2, r3
 8004a62:	095b      	lsrs	r3, r3, #5
 8004a64:	f003 020f 	and.w	r2, r3, #15
 8004a68:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	4422      	add	r2, r4
 8004a70:	609a      	str	r2, [r3, #8]
}
 8004a72:	bf00      	nop
 8004a74:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8004a78:	46bd      	mov	sp, r7
 8004a7a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004a7e:	bf00      	nop
 8004a80:	51eb851f 	.word	0x51eb851f

08004a84 <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8004a84:	b480      	push	{r7}
 8004a86:	b083      	sub	sp, #12
 8004a88:	af00      	add	r7, sp, #0
 8004a8a:	6078      	str	r0, [r7, #4]
    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	f103 0208 	add.w	r2, r3, #8
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	605a      	str	r2, [r3, #4]

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	f04f 32ff 	mov.w	r2, #4294967295
 8004a9c:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );     /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	f103 0208 	add.w	r2, r3, #8
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	f103 0208 	add.w	r2, r3, #8
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	611a      	str	r2, [r3, #16]

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	2200      	movs	r2, #0
 8004ab6:	601a      	str	r2, [r3, #0]

    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8004ab8:	bf00      	nop
 8004aba:	370c      	adds	r7, #12
 8004abc:	46bd      	mov	sp, r7
 8004abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ac2:	4770      	bx	lr

08004ac4 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8004ac4:	b480      	push	{r7}
 8004ac6:	b083      	sub	sp, #12
 8004ac8:	af00      	add	r7, sp, #0
 8004aca:	6078      	str	r0, [r7, #4]
    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	2200      	movs	r2, #0
 8004ad0:	611a      	str	r2, [r3, #16]

    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8004ad2:	bf00      	nop
 8004ad4:	370c      	adds	r7, #12
 8004ad6:	46bd      	mov	sp, r7
 8004ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004adc:	4770      	bx	lr

08004ade <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList,
                     ListItem_t * const pxNewListItem )
{
 8004ade:	b480      	push	{r7}
 8004ae0:	b085      	sub	sp, #20
 8004ae2:	af00      	add	r7, sp, #0
 8004ae4:	6078      	str	r0, [r7, #4]
 8004ae6:	6039      	str	r1, [r7, #0]
    ListItem_t * const pxIndex = pxList->pxIndex;
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	685b      	ldr	r3, [r3, #4]
 8004aec:	60fb      	str	r3, [r7, #12]
    listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

    /* Insert a new list item into pxList, but rather than sort the list,
     * makes the new list item the last item to be removed by a call to
     * listGET_OWNER_OF_NEXT_ENTRY(). */
    pxNewListItem->pxNext = pxIndex;
 8004aee:	683b      	ldr	r3, [r7, #0]
 8004af0:	68fa      	ldr	r2, [r7, #12]
 8004af2:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	689a      	ldr	r2, [r3, #8]
 8004af8:	683b      	ldr	r3, [r7, #0]
 8004afa:	609a      	str	r2, [r3, #8]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	689b      	ldr	r3, [r3, #8]
 8004b00:	683a      	ldr	r2, [r7, #0]
 8004b02:	605a      	str	r2, [r3, #4]
    pxIndex->pxPrevious = pxNewListItem;
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	683a      	ldr	r2, [r7, #0]
 8004b08:	609a      	str	r2, [r3, #8]

    /* Remember which list the item is in. */
    pxNewListItem->pxContainer = pxList;
 8004b0a:	683b      	ldr	r3, [r7, #0]
 8004b0c:	687a      	ldr	r2, [r7, #4]
 8004b0e:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	1c5a      	adds	r2, r3, #1
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	601a      	str	r2, [r3, #0]
}
 8004b1a:	bf00      	nop
 8004b1c:	3714      	adds	r7, #20
 8004b1e:	46bd      	mov	sp, r7
 8004b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b24:	4770      	bx	lr

08004b26 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 8004b26:	b480      	push	{r7}
 8004b28:	b085      	sub	sp, #20
 8004b2a:	af00      	add	r7, sp, #0
 8004b2c:	6078      	str	r0, [r7, #4]
 8004b2e:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004b30:	683b      	ldr	r3, [r7, #0]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 8004b36:	68bb      	ldr	r3, [r7, #8]
 8004b38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b3c:	d103      	bne.n	8004b46 <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	691b      	ldr	r3, [r3, #16]
 8004b42:	60fb      	str	r3, [r7, #12]
 8004b44:	e00c      	b.n	8004b60 <vListInsert+0x3a>
        *   4) Using a queue or semaphore before it has been initialised or
        *      before the scheduler has been started (are interrupts firing
        *      before vTaskStartScheduler() has been called?).
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	3308      	adds	r3, #8
 8004b4a:	60fb      	str	r3, [r7, #12]
 8004b4c:	e002      	b.n	8004b54 <vListInsert+0x2e>
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	685b      	ldr	r3, [r3, #4]
 8004b52:	60fb      	str	r3, [r7, #12]
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	685b      	ldr	r3, [r3, #4]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	68ba      	ldr	r2, [r7, #8]
 8004b5c:	429a      	cmp	r2, r3
 8004b5e:	d2f6      	bcs.n	8004b4e <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	685a      	ldr	r2, [r3, #4]
 8004b64:	683b      	ldr	r3, [r7, #0]
 8004b66:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8004b68:	683b      	ldr	r3, [r7, #0]
 8004b6a:	685b      	ldr	r3, [r3, #4]
 8004b6c:	683a      	ldr	r2, [r7, #0]
 8004b6e:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 8004b70:	683b      	ldr	r3, [r7, #0]
 8004b72:	68fa      	ldr	r2, [r7, #12]
 8004b74:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	683a      	ldr	r2, [r7, #0]
 8004b7a:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 8004b7c:	683b      	ldr	r3, [r7, #0]
 8004b7e:	687a      	ldr	r2, [r7, #4]
 8004b80:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	1c5a      	adds	r2, r3, #1
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	601a      	str	r2, [r3, #0]
}
 8004b8c:	bf00      	nop
 8004b8e:	3714      	adds	r7, #20
 8004b90:	46bd      	mov	sp, r7
 8004b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b96:	4770      	bx	lr

08004b98 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8004b98:	b480      	push	{r7}
 8004b9a:	b085      	sub	sp, #20
 8004b9c:	af00      	add	r7, sp, #0
 8004b9e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	691b      	ldr	r3, [r3, #16]
 8004ba4:	60fb      	str	r3, [r7, #12]

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	685b      	ldr	r3, [r3, #4]
 8004baa:	687a      	ldr	r2, [r7, #4]
 8004bac:	6892      	ldr	r2, [r2, #8]
 8004bae:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	689b      	ldr	r3, [r3, #8]
 8004bb4:	687a      	ldr	r2, [r7, #4]
 8004bb6:	6852      	ldr	r2, [r2, #4]
 8004bb8:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	685b      	ldr	r3, [r3, #4]
 8004bbe:	687a      	ldr	r2, [r7, #4]
 8004bc0:	429a      	cmp	r2, r3
 8004bc2:	d103      	bne.n	8004bcc <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	689a      	ldr	r2, [r3, #8]
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	2200      	movs	r2, #0
 8004bd0:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems )--;
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	1e5a      	subs	r2, r3, #1
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	601a      	str	r2, [r3, #0]

    return pxList->uxNumberOfItems;
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	681b      	ldr	r3, [r3, #0]
}
 8004be0:	4618      	mov	r0, r3
 8004be2:	3714      	adds	r7, #20
 8004be4:	46bd      	mov	sp, r7
 8004be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bea:	4770      	bx	lr

08004bec <xQueueGenericReset>:
    taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                               BaseType_t xNewQueue )
{
 8004bec:	b580      	push	{r7, lr}
 8004bee:	b084      	sub	sp, #16
 8004bf0:	af00      	add	r7, sp, #0
 8004bf2:	6078      	str	r0, [r7, #4]
 8004bf4:	6039      	str	r1, [r7, #0]
    Queue_t * const pxQueue = xQueue;
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	60fb      	str	r3, [r7, #12]

    configASSERT( pxQueue );
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	d10a      	bne.n	8004c16 <xQueueGenericReset+0x2a>
        __asm volatile
 8004c00:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c04:	f383 8811 	msr	BASEPRI, r3
 8004c08:	f3bf 8f6f 	isb	sy
 8004c0c:	f3bf 8f4f 	dsb	sy
 8004c10:	60bb      	str	r3, [r7, #8]
    }
 8004c12:	bf00      	nop
 8004c14:	e7fe      	b.n	8004c14 <xQueueGenericReset+0x28>

    taskENTER_CRITICAL();
 8004c16:	f002 fb8d 	bl	8007334 <vPortEnterCritical>
    {
        pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	681a      	ldr	r2, [r3, #0]
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004c22:	68f9      	ldr	r1, [r7, #12]
 8004c24:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8004c26:	fb01 f303 	mul.w	r3, r1, r3
 8004c2a:	441a      	add	r2, r3
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	609a      	str	r2, [r3, #8]
        pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	2200      	movs	r2, #0
 8004c34:	639a      	str	r2, [r3, #56]	; 0x38
        pxQueue->pcWriteTo = pxQueue->pcHead;
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	681a      	ldr	r2, [r3, #0]
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	605a      	str	r2, [r3, #4]
        pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	681a      	ldr	r2, [r3, #0]
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004c46:	3b01      	subs	r3, #1
 8004c48:	68f9      	ldr	r1, [r7, #12]
 8004c4a:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8004c4c:	fb01 f303 	mul.w	r3, r1, r3
 8004c50:	441a      	add	r2, r3
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	60da      	str	r2, [r3, #12]
        pxQueue->cRxLock = queueUNLOCKED;
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	22ff      	movs	r2, #255	; 0xff
 8004c5a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
        pxQueue->cTxLock = queueUNLOCKED;
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	22ff      	movs	r2, #255	; 0xff
 8004c62:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

        if( xNewQueue == pdFALSE )
 8004c66:	683b      	ldr	r3, [r7, #0]
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	d114      	bne.n	8004c96 <xQueueGenericReset+0xaa>
            /* If there are tasks blocked waiting to read from the queue, then
             * the tasks will remain blocked as after this function exits the queue
             * will still be empty.  If there are tasks blocked waiting to write to
             * the queue, then one should be unblocked as after this function exits
             * it will be possible to write to it. */
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	691b      	ldr	r3, [r3, #16]
 8004c70:	2b00      	cmp	r3, #0
 8004c72:	d01a      	beq.n	8004caa <xQueueGenericReset+0xbe>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	3310      	adds	r3, #16
 8004c78:	4618      	mov	r0, r3
 8004c7a:	f001 f921 	bl	8005ec0 <xTaskRemoveFromEventList>
 8004c7e:	4603      	mov	r3, r0
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	d012      	beq.n	8004caa <xQueueGenericReset+0xbe>
                {
                    queueYIELD_IF_USING_PREEMPTION();
 8004c84:	4b0c      	ldr	r3, [pc, #48]	; (8004cb8 <xQueueGenericReset+0xcc>)
 8004c86:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004c8a:	601a      	str	r2, [r3, #0]
 8004c8c:	f3bf 8f4f 	dsb	sy
 8004c90:	f3bf 8f6f 	isb	sy
 8004c94:	e009      	b.n	8004caa <xQueueGenericReset+0xbe>
            }
        }
        else
        {
            /* Ensure the event queues start in the correct state. */
            vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	3310      	adds	r3, #16
 8004c9a:	4618      	mov	r0, r3
 8004c9c:	f7ff fef2 	bl	8004a84 <vListInitialise>
            vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	3324      	adds	r3, #36	; 0x24
 8004ca4:	4618      	mov	r0, r3
 8004ca6:	f7ff feed 	bl	8004a84 <vListInitialise>
        }
    }
    taskEXIT_CRITICAL();
 8004caa:	f002 fb73 	bl	8007394 <vPortExitCritical>

    /* A value is returned for calling semantic consistency with previous
     * versions. */
    return pdPASS;
 8004cae:	2301      	movs	r3, #1
}
 8004cb0:	4618      	mov	r0, r3
 8004cb2:	3710      	adds	r7, #16
 8004cb4:	46bd      	mov	sp, r7
 8004cb6:	bd80      	pop	{r7, pc}
 8004cb8:	e000ed04 	.word	0xe000ed04

08004cbc <xQueueGenericCreate>:
#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength,
                                       const UBaseType_t uxItemSize,
                                       const uint8_t ucQueueType )
    {
 8004cbc:	b580      	push	{r7, lr}
 8004cbe:	b08c      	sub	sp, #48	; 0x30
 8004cc0:	af02      	add	r7, sp, #8
 8004cc2:	60f8      	str	r0, [r7, #12]
 8004cc4:	60b9      	str	r1, [r7, #8]
 8004cc6:	4613      	mov	r3, r2
 8004cc8:	71fb      	strb	r3, [r7, #7]
        Queue_t * pxNewQueue;
        size_t xQueueSizeInBytes;
        uint8_t * pucQueueStorage;

        configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	d10a      	bne.n	8004ce6 <xQueueGenericCreate+0x2a>
        __asm volatile
 8004cd0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004cd4:	f383 8811 	msr	BASEPRI, r3
 8004cd8:	f3bf 8f6f 	isb	sy
 8004cdc:	f3bf 8f4f 	dsb	sy
 8004ce0:	61bb      	str	r3, [r7, #24]
    }
 8004ce2:	bf00      	nop
 8004ce4:	e7fe      	b.n	8004ce4 <xQueueGenericCreate+0x28>

        /* Allocate enough space to hold the maximum number of items that
         * can be in the queue at any time.  It is valid for uxItemSize to be
         * zero in the case the queue is used as a semaphore. */
        xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	68ba      	ldr	r2, [r7, #8]
 8004cea:	fb02 f303 	mul.w	r3, r2, r3
 8004cee:	627b      	str	r3, [r7, #36]	; 0x24

        /* Check for multiplication overflow. */
        configASSERT( ( uxItemSize == 0 ) || ( uxQueueLength == ( xQueueSizeInBytes / uxItemSize ) ) );
 8004cf0:	68bb      	ldr	r3, [r7, #8]
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d006      	beq.n	8004d04 <xQueueGenericCreate+0x48>
 8004cf6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004cf8:	68bb      	ldr	r3, [r7, #8]
 8004cfa:	fbb2 f3f3 	udiv	r3, r2, r3
 8004cfe:	68fa      	ldr	r2, [r7, #12]
 8004d00:	429a      	cmp	r2, r3
 8004d02:	d101      	bne.n	8004d08 <xQueueGenericCreate+0x4c>
 8004d04:	2301      	movs	r3, #1
 8004d06:	e000      	b.n	8004d0a <xQueueGenericCreate+0x4e>
 8004d08:	2300      	movs	r3, #0
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d10a      	bne.n	8004d24 <xQueueGenericCreate+0x68>
        __asm volatile
 8004d0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d12:	f383 8811 	msr	BASEPRI, r3
 8004d16:	f3bf 8f6f 	isb	sy
 8004d1a:	f3bf 8f4f 	dsb	sy
 8004d1e:	617b      	str	r3, [r7, #20]
    }
 8004d20:	bf00      	nop
 8004d22:	e7fe      	b.n	8004d22 <xQueueGenericCreate+0x66>

        /* Check for addition overflow. */
        configASSERT( ( sizeof( Queue_t ) + xQueueSizeInBytes ) >  xQueueSizeInBytes );
 8004d24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d26:	f113 0f51 	cmn.w	r3, #81	; 0x51
 8004d2a:	d90a      	bls.n	8004d42 <xQueueGenericCreate+0x86>
        __asm volatile
 8004d2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d30:	f383 8811 	msr	BASEPRI, r3
 8004d34:	f3bf 8f6f 	isb	sy
 8004d38:	f3bf 8f4f 	dsb	sy
 8004d3c:	613b      	str	r3, [r7, #16]
    }
 8004d3e:	bf00      	nop
 8004d40:	e7fe      	b.n	8004d40 <xQueueGenericCreate+0x84>
         * alignment requirements of the Queue_t structure - which in this case
         * is an int8_t *.  Therefore, whenever the stack alignment requirements
         * are greater than or equal to the pointer to char requirements the cast
         * is safe.  In other cases alignment requirements are not strict (one or
         * two bytes). */
        pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8004d42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d44:	3350      	adds	r3, #80	; 0x50
 8004d46:	4618      	mov	r0, r3
 8004d48:	f002 fc18 	bl	800757c <pvPortMalloc>
 8004d4c:	6238      	str	r0, [r7, #32]

        if( pxNewQueue != NULL )
 8004d4e:	6a3b      	ldr	r3, [r7, #32]
 8004d50:	2b00      	cmp	r3, #0
 8004d52:	d00d      	beq.n	8004d70 <xQueueGenericCreate+0xb4>
        {
            /* Jump past the queue structure to find the location of the queue
             * storage area. */
            pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8004d54:	6a3b      	ldr	r3, [r7, #32]
 8004d56:	61fb      	str	r3, [r7, #28]
            pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004d58:	69fb      	ldr	r3, [r7, #28]
 8004d5a:	3350      	adds	r3, #80	; 0x50
 8004d5c:	61fb      	str	r3, [r7, #28]
                     * deleted. */
                    pxNewQueue->ucStaticallyAllocated = pdFALSE;
                }
            #endif /* configSUPPORT_STATIC_ALLOCATION */

            prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004d5e:	79fa      	ldrb	r2, [r7, #7]
 8004d60:	6a3b      	ldr	r3, [r7, #32]
 8004d62:	9300      	str	r3, [sp, #0]
 8004d64:	4613      	mov	r3, r2
 8004d66:	69fa      	ldr	r2, [r7, #28]
 8004d68:	68b9      	ldr	r1, [r7, #8]
 8004d6a:	68f8      	ldr	r0, [r7, #12]
 8004d6c:	f000 f805 	bl	8004d7a <prvInitialiseNewQueue>
        {
            traceQUEUE_CREATE_FAILED( ucQueueType );
            mtCOVERAGE_TEST_MARKER();
        }

        return pxNewQueue;
 8004d70:	6a3b      	ldr	r3, [r7, #32]
    }
 8004d72:	4618      	mov	r0, r3
 8004d74:	3728      	adds	r7, #40	; 0x28
 8004d76:	46bd      	mov	sp, r7
 8004d78:	bd80      	pop	{r7, pc}

08004d7a <prvInitialiseNewQueue>:
static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                   const UBaseType_t uxItemSize,
                                   uint8_t * pucQueueStorage,
                                   const uint8_t ucQueueType,
                                   Queue_t * pxNewQueue )
{
 8004d7a:	b580      	push	{r7, lr}
 8004d7c:	b084      	sub	sp, #16
 8004d7e:	af00      	add	r7, sp, #0
 8004d80:	60f8      	str	r0, [r7, #12]
 8004d82:	60b9      	str	r1, [r7, #8]
 8004d84:	607a      	str	r2, [r7, #4]
 8004d86:	70fb      	strb	r3, [r7, #3]
    /* Remove compiler warnings about unused parameters should
     * configUSE_TRACE_FACILITY not be set to 1. */
    ( void ) ucQueueType;

    if( uxItemSize == ( UBaseType_t ) 0 )
 8004d88:	68bb      	ldr	r3, [r7, #8]
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	d103      	bne.n	8004d96 <prvInitialiseNewQueue+0x1c>
    {
        /* No RAM was allocated for the queue storage area, but PC head cannot
         * be set to NULL because NULL is used as a key to say the queue is used as
         * a mutex.  Therefore just set pcHead to point to the queue as a benign
         * value that is known to be within the memory map. */
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8004d8e:	69bb      	ldr	r3, [r7, #24]
 8004d90:	69ba      	ldr	r2, [r7, #24]
 8004d92:	601a      	str	r2, [r3, #0]
 8004d94:	e002      	b.n	8004d9c <prvInitialiseNewQueue+0x22>
    }
    else
    {
        /* Set the head to the start of the queue storage area. */
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8004d96:	69bb      	ldr	r3, [r7, #24]
 8004d98:	687a      	ldr	r2, [r7, #4]
 8004d9a:	601a      	str	r2, [r3, #0]
    }

    /* Initialise the queue members as described where the queue type is
     * defined. */
    pxNewQueue->uxLength = uxQueueLength;
 8004d9c:	69bb      	ldr	r3, [r7, #24]
 8004d9e:	68fa      	ldr	r2, [r7, #12]
 8004da0:	63da      	str	r2, [r3, #60]	; 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
 8004da2:	69bb      	ldr	r3, [r7, #24]
 8004da4:	68ba      	ldr	r2, [r7, #8]
 8004da6:	641a      	str	r2, [r3, #64]	; 0x40
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8004da8:	2101      	movs	r1, #1
 8004daa:	69b8      	ldr	r0, [r7, #24]
 8004dac:	f7ff ff1e 	bl	8004bec <xQueueGenericReset>

    #if ( configUSE_TRACE_FACILITY == 1 )
        {
            pxNewQueue->ucQueueType = ucQueueType;
 8004db0:	69bb      	ldr	r3, [r7, #24]
 8004db2:	78fa      	ldrb	r2, [r7, #3]
 8004db4:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
            pxNewQueue->pxQueueSetContainer = NULL;
        }
    #endif /* configUSE_QUEUE_SETS */

    traceQUEUE_CREATE( pxNewQueue );
}
 8004db8:	bf00      	nop
 8004dba:	3710      	adds	r7, #16
 8004dbc:	46bd      	mov	sp, r7
 8004dbe:	bd80      	pop	{r7, pc}

08004dc0 <xQueueGenericSend>:

BaseType_t xQueueGenericSend( QueueHandle_t xQueue,
                              const void * const pvItemToQueue,
                              TickType_t xTicksToWait,
                              const BaseType_t xCopyPosition )
{
 8004dc0:	b580      	push	{r7, lr}
 8004dc2:	b08e      	sub	sp, #56	; 0x38
 8004dc4:	af00      	add	r7, sp, #0
 8004dc6:	60f8      	str	r0, [r7, #12]
 8004dc8:	60b9      	str	r1, [r7, #8]
 8004dca:	607a      	str	r2, [r7, #4]
 8004dcc:	603b      	str	r3, [r7, #0]
    BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8004dce:	2300      	movs	r3, #0
 8004dd0:	637b      	str	r3, [r7, #52]	; 0x34
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	633b      	str	r3, [r7, #48]	; 0x30

    configASSERT( pxQueue );
 8004dd6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004dd8:	2b00      	cmp	r3, #0
 8004dda:	d10a      	bne.n	8004df2 <xQueueGenericSend+0x32>
        __asm volatile
 8004ddc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004de0:	f383 8811 	msr	BASEPRI, r3
 8004de4:	f3bf 8f6f 	isb	sy
 8004de8:	f3bf 8f4f 	dsb	sy
 8004dec:	62bb      	str	r3, [r7, #40]	; 0x28
    }
 8004dee:	bf00      	nop
 8004df0:	e7fe      	b.n	8004df0 <xQueueGenericSend+0x30>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004df2:	68bb      	ldr	r3, [r7, #8]
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	d103      	bne.n	8004e00 <xQueueGenericSend+0x40>
 8004df8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004dfa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004dfc:	2b00      	cmp	r3, #0
 8004dfe:	d101      	bne.n	8004e04 <xQueueGenericSend+0x44>
 8004e00:	2301      	movs	r3, #1
 8004e02:	e000      	b.n	8004e06 <xQueueGenericSend+0x46>
 8004e04:	2300      	movs	r3, #0
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d10a      	bne.n	8004e20 <xQueueGenericSend+0x60>
        __asm volatile
 8004e0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e0e:	f383 8811 	msr	BASEPRI, r3
 8004e12:	f3bf 8f6f 	isb	sy
 8004e16:	f3bf 8f4f 	dsb	sy
 8004e1a:	627b      	str	r3, [r7, #36]	; 0x24
    }
 8004e1c:	bf00      	nop
 8004e1e:	e7fe      	b.n	8004e1e <xQueueGenericSend+0x5e>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004e20:	683b      	ldr	r3, [r7, #0]
 8004e22:	2b02      	cmp	r3, #2
 8004e24:	d103      	bne.n	8004e2e <xQueueGenericSend+0x6e>
 8004e26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e28:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004e2a:	2b01      	cmp	r3, #1
 8004e2c:	d101      	bne.n	8004e32 <xQueueGenericSend+0x72>
 8004e2e:	2301      	movs	r3, #1
 8004e30:	e000      	b.n	8004e34 <xQueueGenericSend+0x74>
 8004e32:	2300      	movs	r3, #0
 8004e34:	2b00      	cmp	r3, #0
 8004e36:	d10a      	bne.n	8004e4e <xQueueGenericSend+0x8e>
        __asm volatile
 8004e38:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e3c:	f383 8811 	msr	BASEPRI, r3
 8004e40:	f3bf 8f6f 	isb	sy
 8004e44:	f3bf 8f4f 	dsb	sy
 8004e48:	623b      	str	r3, [r7, #32]
    }
 8004e4a:	bf00      	nop
 8004e4c:	e7fe      	b.n	8004e4c <xQueueGenericSend+0x8c>
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
        {
            configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004e4e:	f001 f9d3 	bl	80061f8 <xTaskGetSchedulerState>
 8004e52:	4603      	mov	r3, r0
 8004e54:	2b00      	cmp	r3, #0
 8004e56:	d102      	bne.n	8004e5e <xQueueGenericSend+0x9e>
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	d101      	bne.n	8004e62 <xQueueGenericSend+0xa2>
 8004e5e:	2301      	movs	r3, #1
 8004e60:	e000      	b.n	8004e64 <xQueueGenericSend+0xa4>
 8004e62:	2300      	movs	r3, #0
 8004e64:	2b00      	cmp	r3, #0
 8004e66:	d10a      	bne.n	8004e7e <xQueueGenericSend+0xbe>
        __asm volatile
 8004e68:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e6c:	f383 8811 	msr	BASEPRI, r3
 8004e70:	f3bf 8f6f 	isb	sy
 8004e74:	f3bf 8f4f 	dsb	sy
 8004e78:	61fb      	str	r3, [r7, #28]
    }
 8004e7a:	bf00      	nop
 8004e7c:	e7fe      	b.n	8004e7c <xQueueGenericSend+0xbc>
    /*lint -save -e904 This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 8004e7e:	f002 fa59 	bl	8007334 <vPortEnterCritical>
        {
            /* Is there room on the queue now?  The running task must be the
             * highest priority task wanting to access the queue.  If the head item
             * in the queue is to be overwritten then it does not matter if the
             * queue is full. */
            if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004e82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e84:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004e86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e88:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004e8a:	429a      	cmp	r2, r3
 8004e8c:	d302      	bcc.n	8004e94 <xQueueGenericSend+0xd4>
 8004e8e:	683b      	ldr	r3, [r7, #0]
 8004e90:	2b02      	cmp	r3, #2
 8004e92:	d129      	bne.n	8004ee8 <xQueueGenericSend+0x128>
                            }
                        }
                    }
                #else /* configUSE_QUEUE_SETS */
                    {
                        xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004e94:	683a      	ldr	r2, [r7, #0]
 8004e96:	68b9      	ldr	r1, [r7, #8]
 8004e98:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004e9a:	f000 fac6 	bl	800542a <prvCopyDataToQueue>
 8004e9e:	62f8      	str	r0, [r7, #44]	; 0x2c

                        /* If there was a task waiting for data to arrive on the
                         * queue then unblock it now. */
                        if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004ea0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ea2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ea4:	2b00      	cmp	r3, #0
 8004ea6:	d010      	beq.n	8004eca <xQueueGenericSend+0x10a>
                        {
                            if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004ea8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004eaa:	3324      	adds	r3, #36	; 0x24
 8004eac:	4618      	mov	r0, r3
 8004eae:	f001 f807 	bl	8005ec0 <xTaskRemoveFromEventList>
 8004eb2:	4603      	mov	r3, r0
 8004eb4:	2b00      	cmp	r3, #0
 8004eb6:	d013      	beq.n	8004ee0 <xQueueGenericSend+0x120>
                            {
                                /* The unblocked task has a priority higher than
                                 * our own so yield immediately.  Yes it is ok to do
                                 * this from within the critical section - the kernel
                                 * takes care of that. */
                                queueYIELD_IF_USING_PREEMPTION();
 8004eb8:	4b3f      	ldr	r3, [pc, #252]	; (8004fb8 <xQueueGenericSend+0x1f8>)
 8004eba:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004ebe:	601a      	str	r2, [r3, #0]
 8004ec0:	f3bf 8f4f 	dsb	sy
 8004ec4:	f3bf 8f6f 	isb	sy
 8004ec8:	e00a      	b.n	8004ee0 <xQueueGenericSend+0x120>
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }
                        }
                        else if( xYieldRequired != pdFALSE )
 8004eca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	d007      	beq.n	8004ee0 <xQueueGenericSend+0x120>
                        {
                            /* This path is a special case that will only get
                             * executed if the task was holding multiple mutexes and
                             * the mutexes were given back in an order that is
                             * different to that in which they were taken. */
                            queueYIELD_IF_USING_PREEMPTION();
 8004ed0:	4b39      	ldr	r3, [pc, #228]	; (8004fb8 <xQueueGenericSend+0x1f8>)
 8004ed2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004ed6:	601a      	str	r2, [r3, #0]
 8004ed8:	f3bf 8f4f 	dsb	sy
 8004edc:	f3bf 8f6f 	isb	sy
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }
                #endif /* configUSE_QUEUE_SETS */

                taskEXIT_CRITICAL();
 8004ee0:	f002 fa58 	bl	8007394 <vPortExitCritical>
                return pdPASS;
 8004ee4:	2301      	movs	r3, #1
 8004ee6:	e063      	b.n	8004fb0 <xQueueGenericSend+0x1f0>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	d103      	bne.n	8004ef6 <xQueueGenericSend+0x136>
                {
                    /* The queue was full and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8004eee:	f002 fa51 	bl	8007394 <vPortExitCritical>

                    /* Return to the original privilege level before exiting
                     * the function. */
                    traceQUEUE_SEND_FAILED( pxQueue );
                    return errQUEUE_FULL;
 8004ef2:	2300      	movs	r3, #0
 8004ef4:	e05c      	b.n	8004fb0 <xQueueGenericSend+0x1f0>
                }
                else if( xEntryTimeSet == pdFALSE )
 8004ef6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004ef8:	2b00      	cmp	r3, #0
 8004efa:	d106      	bne.n	8004f0a <xQueueGenericSend+0x14a>
                {
                    /* The queue was full and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8004efc:	f107 0314 	add.w	r3, r7, #20
 8004f00:	4618      	mov	r0, r3
 8004f02:	f001 f83f 	bl	8005f84 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8004f06:	2301      	movs	r3, #1
 8004f08:	637b      	str	r3, [r7, #52]	; 0x34
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8004f0a:	f002 fa43 	bl	8007394 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8004f0e:	f000 fdb9 	bl	8005a84 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8004f12:	f002 fa0f 	bl	8007334 <vPortEnterCritical>
 8004f16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f18:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004f1c:	b25b      	sxtb	r3, r3
 8004f1e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f22:	d103      	bne.n	8004f2c <xQueueGenericSend+0x16c>
 8004f24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f26:	2200      	movs	r2, #0
 8004f28:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004f2c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f2e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004f32:	b25b      	sxtb	r3, r3
 8004f34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f38:	d103      	bne.n	8004f42 <xQueueGenericSend+0x182>
 8004f3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f3c:	2200      	movs	r2, #0
 8004f3e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004f42:	f002 fa27 	bl	8007394 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004f46:	1d3a      	adds	r2, r7, #4
 8004f48:	f107 0314 	add.w	r3, r7, #20
 8004f4c:	4611      	mov	r1, r2
 8004f4e:	4618      	mov	r0, r3
 8004f50:	f001 f82e 	bl	8005fb0 <xTaskCheckForTimeOut>
 8004f54:	4603      	mov	r3, r0
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	d124      	bne.n	8004fa4 <xQueueGenericSend+0x1e4>
        {
            if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8004f5a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004f5c:	f000 fb5d 	bl	800561a <prvIsQueueFull>
 8004f60:	4603      	mov	r3, r0
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	d018      	beq.n	8004f98 <xQueueGenericSend+0x1d8>
            {
                traceBLOCKING_ON_QUEUE_SEND( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8004f66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f68:	3310      	adds	r3, #16
 8004f6a:	687a      	ldr	r2, [r7, #4]
 8004f6c:	4611      	mov	r1, r2
 8004f6e:	4618      	mov	r0, r3
 8004f70:	f000 ff56 	bl	8005e20 <vTaskPlaceOnEventList>
                /* Unlocking the queue means queue events can effect the
                 * event list.  It is possible that interrupts occurring now
                 * remove this task from the event list again - but as the
                 * scheduler is suspended the task will go onto the pending
                 * ready last instead of the actual ready list. */
                prvUnlockQueue( pxQueue );
 8004f74:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004f76:	f000 fae8 	bl	800554a <prvUnlockQueue>
                /* Resuming the scheduler will move tasks from the pending
                 * ready list into the ready list - so it is feasible that this
                 * task is already in a ready list before it yields - in which
                 * case the yield will not cause a context switch unless there
                 * is also a higher priority task in the pending ready list. */
                if( xTaskResumeAll() == pdFALSE )
 8004f7a:	f000 fd91 	bl	8005aa0 <xTaskResumeAll>
 8004f7e:	4603      	mov	r3, r0
 8004f80:	2b00      	cmp	r3, #0
 8004f82:	f47f af7c 	bne.w	8004e7e <xQueueGenericSend+0xbe>
                {
                    portYIELD_WITHIN_API();
 8004f86:	4b0c      	ldr	r3, [pc, #48]	; (8004fb8 <xQueueGenericSend+0x1f8>)
 8004f88:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004f8c:	601a      	str	r2, [r3, #0]
 8004f8e:	f3bf 8f4f 	dsb	sy
 8004f92:	f3bf 8f6f 	isb	sy
 8004f96:	e772      	b.n	8004e7e <xQueueGenericSend+0xbe>
                }
            }
            else
            {
                /* Try again. */
                prvUnlockQueue( pxQueue );
 8004f98:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004f9a:	f000 fad6 	bl	800554a <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8004f9e:	f000 fd7f 	bl	8005aa0 <xTaskResumeAll>
 8004fa2:	e76c      	b.n	8004e7e <xQueueGenericSend+0xbe>
            }
        }
        else
        {
            /* The timeout has expired. */
            prvUnlockQueue( pxQueue );
 8004fa4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004fa6:	f000 fad0 	bl	800554a <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8004faa:	f000 fd79 	bl	8005aa0 <xTaskResumeAll>

            traceQUEUE_SEND_FAILED( pxQueue );
            return errQUEUE_FULL;
 8004fae:	2300      	movs	r3, #0
        }
    } /*lint -restore */
}
 8004fb0:	4618      	mov	r0, r3
 8004fb2:	3738      	adds	r7, #56	; 0x38
 8004fb4:	46bd      	mov	sp, r7
 8004fb6:	bd80      	pop	{r7, pc}
 8004fb8:	e000ed04 	.word	0xe000ed04

08004fbc <xQueueGenericSendFromISR>:

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue,
                                     const void * const pvItemToQueue,
                                     BaseType_t * const pxHigherPriorityTaskWoken,
                                     const BaseType_t xCopyPosition )
{
 8004fbc:	b580      	push	{r7, lr}
 8004fbe:	b090      	sub	sp, #64	; 0x40
 8004fc0:	af00      	add	r7, sp, #0
 8004fc2:	60f8      	str	r0, [r7, #12]
 8004fc4:	60b9      	str	r1, [r7, #8]
 8004fc6:	607a      	str	r2, [r7, #4]
 8004fc8:	603b      	str	r3, [r7, #0]
    BaseType_t xReturn;
    UBaseType_t uxSavedInterruptStatus;
    Queue_t * const pxQueue = xQueue;
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	63bb      	str	r3, [r7, #56]	; 0x38

    configASSERT( pxQueue );
 8004fce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	d10a      	bne.n	8004fea <xQueueGenericSendFromISR+0x2e>
        __asm volatile
 8004fd4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004fd8:	f383 8811 	msr	BASEPRI, r3
 8004fdc:	f3bf 8f6f 	isb	sy
 8004fe0:	f3bf 8f4f 	dsb	sy
 8004fe4:	62bb      	str	r3, [r7, #40]	; 0x28
    }
 8004fe6:	bf00      	nop
 8004fe8:	e7fe      	b.n	8004fe8 <xQueueGenericSendFromISR+0x2c>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004fea:	68bb      	ldr	r3, [r7, #8]
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	d103      	bne.n	8004ff8 <xQueueGenericSendFromISR+0x3c>
 8004ff0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004ff2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ff4:	2b00      	cmp	r3, #0
 8004ff6:	d101      	bne.n	8004ffc <xQueueGenericSendFromISR+0x40>
 8004ff8:	2301      	movs	r3, #1
 8004ffa:	e000      	b.n	8004ffe <xQueueGenericSendFromISR+0x42>
 8004ffc:	2300      	movs	r3, #0
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	d10a      	bne.n	8005018 <xQueueGenericSendFromISR+0x5c>
        __asm volatile
 8005002:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005006:	f383 8811 	msr	BASEPRI, r3
 800500a:	f3bf 8f6f 	isb	sy
 800500e:	f3bf 8f4f 	dsb	sy
 8005012:	627b      	str	r3, [r7, #36]	; 0x24
    }
 8005014:	bf00      	nop
 8005016:	e7fe      	b.n	8005016 <xQueueGenericSendFromISR+0x5a>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005018:	683b      	ldr	r3, [r7, #0]
 800501a:	2b02      	cmp	r3, #2
 800501c:	d103      	bne.n	8005026 <xQueueGenericSendFromISR+0x6a>
 800501e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005020:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005022:	2b01      	cmp	r3, #1
 8005024:	d101      	bne.n	800502a <xQueueGenericSendFromISR+0x6e>
 8005026:	2301      	movs	r3, #1
 8005028:	e000      	b.n	800502c <xQueueGenericSendFromISR+0x70>
 800502a:	2300      	movs	r3, #0
 800502c:	2b00      	cmp	r3, #0
 800502e:	d10a      	bne.n	8005046 <xQueueGenericSendFromISR+0x8a>
        __asm volatile
 8005030:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005034:	f383 8811 	msr	BASEPRI, r3
 8005038:	f3bf 8f6f 	isb	sy
 800503c:	f3bf 8f4f 	dsb	sy
 8005040:	623b      	str	r3, [r7, #32]
    }
 8005042:	bf00      	nop
 8005044:	e7fe      	b.n	8005044 <xQueueGenericSendFromISR+0x88>
     * that have been assigned a priority at or (logically) below the maximum
     * system call interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005046:	f002 fa59 	bl	80074fc <vPortValidateInterruptPriority>

    portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
    {
        uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

        __asm volatile
 800504a:	f3ef 8211 	mrs	r2, BASEPRI
 800504e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005052:	f383 8811 	msr	BASEPRI, r3
 8005056:	f3bf 8f6f 	isb	sy
 800505a:	f3bf 8f4f 	dsb	sy
 800505e:	61fa      	str	r2, [r7, #28]
 8005060:	61bb      	str	r3, [r7, #24]
            : "=r" ( ulOriginalBASEPRI ), "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );

        /* This return will not be reached but is necessary to prevent compiler
         * warnings. */
        return ulOriginalBASEPRI;
 8005062:	69fb      	ldr	r3, [r7, #28]
    /* Similar to xQueueGenericSend, except without blocking if there is no room
     * in the queue.  Also don't directly wake a task that was blocked on a queue
     * read, instead return a flag to say whether a context switch is required or
     * not (i.e. has a task with a higher priority than us been woken by this
     * post). */
    uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8005064:	637b      	str	r3, [r7, #52]	; 0x34
    {
        if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005066:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005068:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800506a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800506c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800506e:	429a      	cmp	r2, r3
 8005070:	d302      	bcc.n	8005078 <xQueueGenericSendFromISR+0xbc>
 8005072:	683b      	ldr	r3, [r7, #0]
 8005074:	2b02      	cmp	r3, #2
 8005076:	d13e      	bne.n	80050f6 <xQueueGenericSendFromISR+0x13a>
        {
            const int8_t cTxLock = pxQueue->cTxLock;
 8005078:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800507a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800507e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
            const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005082:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005084:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005086:	62fb      	str	r3, [r7, #44]	; 0x2c
            /* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
             *  semaphore or mutex.  That means prvCopyDataToQueue() cannot result
             *  in a task disinheriting a priority and prvCopyDataToQueue() can be
             *  called here even though the disinherit function does not check if
             *  the scheduler is suspended before accessing the ready lists. */
            ( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005088:	683a      	ldr	r2, [r7, #0]
 800508a:	68b9      	ldr	r1, [r7, #8]
 800508c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800508e:	f000 f9cc 	bl	800542a <prvCopyDataToQueue>

            /* The event list is not altered if the queue is locked.  This will
             * be done when the queue is unlocked later. */
            if( cTxLock == queueUNLOCKED )
 8005092:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8005096:	f1b3 3fff 	cmp.w	r3, #4294967295
 800509a:	d112      	bne.n	80050c2 <xQueueGenericSendFromISR+0x106>
                            }
                        }
                    }
                #else /* configUSE_QUEUE_SETS */
                    {
                        if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800509c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800509e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	d025      	beq.n	80050f0 <xQueueGenericSendFromISR+0x134>
                        {
                            if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80050a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80050a6:	3324      	adds	r3, #36	; 0x24
 80050a8:	4618      	mov	r0, r3
 80050aa:	f000 ff09 	bl	8005ec0 <xTaskRemoveFromEventList>
 80050ae:	4603      	mov	r3, r0
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	d01d      	beq.n	80050f0 <xQueueGenericSendFromISR+0x134>
                            {
                                /* The task waiting has a higher priority so record that a
                                 * context switch is required. */
                                if( pxHigherPriorityTaskWoken != NULL )
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	d01a      	beq.n	80050f0 <xQueueGenericSendFromISR+0x134>
                                {
                                    *pxHigherPriorityTaskWoken = pdTRUE;
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	2201      	movs	r2, #1
 80050be:	601a      	str	r2, [r3, #0]
 80050c0:	e016      	b.n	80050f0 <xQueueGenericSendFromISR+0x134>
            }
            else
            {
                /* Increment the lock count so the task that unlocks the queue
                 * knows that data was posted while it was locked. */
                configASSERT( cTxLock != queueINT8_MAX );
 80050c2:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 80050c6:	2b7f      	cmp	r3, #127	; 0x7f
 80050c8:	d10a      	bne.n	80050e0 <xQueueGenericSendFromISR+0x124>
        __asm volatile
 80050ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80050ce:	f383 8811 	msr	BASEPRI, r3
 80050d2:	f3bf 8f6f 	isb	sy
 80050d6:	f3bf 8f4f 	dsb	sy
 80050da:	617b      	str	r3, [r7, #20]
    }
 80050dc:	bf00      	nop
 80050de:	e7fe      	b.n	80050de <xQueueGenericSendFromISR+0x122>

                pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80050e0:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80050e4:	3301      	adds	r3, #1
 80050e6:	b2db      	uxtb	r3, r3
 80050e8:	b25a      	sxtb	r2, r3
 80050ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80050ec:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            }

            xReturn = pdPASS;
 80050f0:	2301      	movs	r3, #1
 80050f2:	63fb      	str	r3, [r7, #60]	; 0x3c
        {
 80050f4:	e001      	b.n	80050fa <xQueueGenericSendFromISR+0x13e>
        }
        else
        {
            traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
            xReturn = errQUEUE_FULL;
 80050f6:	2300      	movs	r3, #0
 80050f8:	63fb      	str	r3, [r7, #60]	; 0x3c
 80050fa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80050fc:	613b      	str	r3, [r7, #16]
    }
/*-----------------------------------------------------------*/

    portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
    {
        __asm volatile
 80050fe:	693b      	ldr	r3, [r7, #16]
 8005100:	f383 8811 	msr	BASEPRI, r3
        (
            "	msr basepri, %0	"::"r" ( ulNewMaskValue ) : "memory"
        );
    }
 8005104:	bf00      	nop
        }
    }
    portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    return xReturn;
 8005106:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8005108:	4618      	mov	r0, r3
 800510a:	3740      	adds	r7, #64	; 0x40
 800510c:	46bd      	mov	sp, r7
 800510e:	bd80      	pop	{r7, pc}

08005110 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue,
                          void * const pvBuffer,
                          TickType_t xTicksToWait )
{
 8005110:	b580      	push	{r7, lr}
 8005112:	b08c      	sub	sp, #48	; 0x30
 8005114:	af00      	add	r7, sp, #0
 8005116:	60f8      	str	r0, [r7, #12]
 8005118:	60b9      	str	r1, [r7, #8]
 800511a:	607a      	str	r2, [r7, #4]
    BaseType_t xEntryTimeSet = pdFALSE;
 800511c:	2300      	movs	r3, #0
 800511e:	62fb      	str	r3, [r7, #44]	; 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	62bb      	str	r3, [r7, #40]	; 0x28

    /* Check the pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 8005124:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005126:	2b00      	cmp	r3, #0
 8005128:	d10a      	bne.n	8005140 <xQueueReceive+0x30>
        __asm volatile
 800512a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800512e:	f383 8811 	msr	BASEPRI, r3
 8005132:	f3bf 8f6f 	isb	sy
 8005136:	f3bf 8f4f 	dsb	sy
 800513a:	623b      	str	r3, [r7, #32]
    }
 800513c:	bf00      	nop
 800513e:	e7fe      	b.n	800513e <xQueueReceive+0x2e>

    /* The buffer into which data is received can only be NULL if the data size
     * is zero (so no data is copied into the buffer). */
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005140:	68bb      	ldr	r3, [r7, #8]
 8005142:	2b00      	cmp	r3, #0
 8005144:	d103      	bne.n	800514e <xQueueReceive+0x3e>
 8005146:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005148:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800514a:	2b00      	cmp	r3, #0
 800514c:	d101      	bne.n	8005152 <xQueueReceive+0x42>
 800514e:	2301      	movs	r3, #1
 8005150:	e000      	b.n	8005154 <xQueueReceive+0x44>
 8005152:	2300      	movs	r3, #0
 8005154:	2b00      	cmp	r3, #0
 8005156:	d10a      	bne.n	800516e <xQueueReceive+0x5e>
        __asm volatile
 8005158:	f04f 0350 	mov.w	r3, #80	; 0x50
 800515c:	f383 8811 	msr	BASEPRI, r3
 8005160:	f3bf 8f6f 	isb	sy
 8005164:	f3bf 8f4f 	dsb	sy
 8005168:	61fb      	str	r3, [r7, #28]
    }
 800516a:	bf00      	nop
 800516c:	e7fe      	b.n	800516c <xQueueReceive+0x5c>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
        {
            configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800516e:	f001 f843 	bl	80061f8 <xTaskGetSchedulerState>
 8005172:	4603      	mov	r3, r0
 8005174:	2b00      	cmp	r3, #0
 8005176:	d102      	bne.n	800517e <xQueueReceive+0x6e>
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	2b00      	cmp	r3, #0
 800517c:	d101      	bne.n	8005182 <xQueueReceive+0x72>
 800517e:	2301      	movs	r3, #1
 8005180:	e000      	b.n	8005184 <xQueueReceive+0x74>
 8005182:	2300      	movs	r3, #0
 8005184:	2b00      	cmp	r3, #0
 8005186:	d10a      	bne.n	800519e <xQueueReceive+0x8e>
        __asm volatile
 8005188:	f04f 0350 	mov.w	r3, #80	; 0x50
 800518c:	f383 8811 	msr	BASEPRI, r3
 8005190:	f3bf 8f6f 	isb	sy
 8005194:	f3bf 8f4f 	dsb	sy
 8005198:	61bb      	str	r3, [r7, #24]
    }
 800519a:	bf00      	nop
 800519c:	e7fe      	b.n	800519c <xQueueReceive+0x8c>
    /*lint -save -e904  This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 800519e:	f002 f8c9 	bl	8007334 <vPortEnterCritical>
        {
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80051a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80051a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80051a6:	627b      	str	r3, [r7, #36]	; 0x24

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80051a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	d01f      	beq.n	80051ee <xQueueReceive+0xde>
            {
                /* Data available, remove one item. */
                prvCopyDataFromQueue( pxQueue, pvBuffer );
 80051ae:	68b9      	ldr	r1, [r7, #8]
 80051b0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80051b2:	f000 f9a4 	bl	80054fe <prvCopyDataFromQueue>
                traceQUEUE_RECEIVE( pxQueue );
                pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80051b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051b8:	1e5a      	subs	r2, r3, #1
 80051ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80051bc:	639a      	str	r2, [r3, #56]	; 0x38

                /* There is now space in the queue, were any tasks waiting to
                 * post to the queue?  If so, unblock the highest priority waiting
                 * task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80051be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80051c0:	691b      	ldr	r3, [r3, #16]
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	d00f      	beq.n	80051e6 <xQueueReceive+0xd6>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80051c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80051c8:	3310      	adds	r3, #16
 80051ca:	4618      	mov	r0, r3
 80051cc:	f000 fe78 	bl	8005ec0 <xTaskRemoveFromEventList>
 80051d0:	4603      	mov	r3, r0
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	d007      	beq.n	80051e6 <xQueueReceive+0xd6>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 80051d6:	4b3d      	ldr	r3, [pc, #244]	; (80052cc <xQueueReceive+0x1bc>)
 80051d8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80051dc:	601a      	str	r2, [r3, #0]
 80051de:	f3bf 8f4f 	dsb	sy
 80051e2:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 80051e6:	f002 f8d5 	bl	8007394 <vPortExitCritical>
                return pdPASS;
 80051ea:	2301      	movs	r3, #1
 80051ec:	e069      	b.n	80052c2 <xQueueReceive+0x1b2>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	2b00      	cmp	r3, #0
 80051f2:	d103      	bne.n	80051fc <xQueueReceive+0xec>
                {
                    /* The queue was empty and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 80051f4:	f002 f8ce 	bl	8007394 <vPortExitCritical>
                    traceQUEUE_RECEIVE_FAILED( pxQueue );
                    return errQUEUE_EMPTY;
 80051f8:	2300      	movs	r3, #0
 80051fa:	e062      	b.n	80052c2 <xQueueReceive+0x1b2>
                }
                else if( xEntryTimeSet == pdFALSE )
 80051fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80051fe:	2b00      	cmp	r3, #0
 8005200:	d106      	bne.n	8005210 <xQueueReceive+0x100>
                {
                    /* The queue was empty and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8005202:	f107 0310 	add.w	r3, r7, #16
 8005206:	4618      	mov	r0, r3
 8005208:	f000 febc 	bl	8005f84 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 800520c:	2301      	movs	r3, #1
 800520e:	62fb      	str	r3, [r7, #44]	; 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8005210:	f002 f8c0 	bl	8007394 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8005214:	f000 fc36 	bl	8005a84 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8005218:	f002 f88c 	bl	8007334 <vPortEnterCritical>
 800521c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800521e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005222:	b25b      	sxtb	r3, r3
 8005224:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005228:	d103      	bne.n	8005232 <xQueueReceive+0x122>
 800522a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800522c:	2200      	movs	r2, #0
 800522e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005232:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005234:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005238:	b25b      	sxtb	r3, r3
 800523a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800523e:	d103      	bne.n	8005248 <xQueueReceive+0x138>
 8005240:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005242:	2200      	movs	r2, #0
 8005244:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005248:	f002 f8a4 	bl	8007394 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800524c:	1d3a      	adds	r2, r7, #4
 800524e:	f107 0310 	add.w	r3, r7, #16
 8005252:	4611      	mov	r1, r2
 8005254:	4618      	mov	r0, r3
 8005256:	f000 feab 	bl	8005fb0 <xTaskCheckForTimeOut>
 800525a:	4603      	mov	r3, r0
 800525c:	2b00      	cmp	r3, #0
 800525e:	d123      	bne.n	80052a8 <xQueueReceive+0x198>
        {
            /* The timeout has not expired.  If the queue is still empty place
             * the task on the list of tasks waiting to receive from the queue. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005260:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005262:	f000 f9c4 	bl	80055ee <prvIsQueueEmpty>
 8005266:	4603      	mov	r3, r0
 8005268:	2b00      	cmp	r3, #0
 800526a:	d017      	beq.n	800529c <xQueueReceive+0x18c>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800526c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800526e:	3324      	adds	r3, #36	; 0x24
 8005270:	687a      	ldr	r2, [r7, #4]
 8005272:	4611      	mov	r1, r2
 8005274:	4618      	mov	r0, r3
 8005276:	f000 fdd3 	bl	8005e20 <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 800527a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800527c:	f000 f965 	bl	800554a <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 8005280:	f000 fc0e 	bl	8005aa0 <xTaskResumeAll>
 8005284:	4603      	mov	r3, r0
 8005286:	2b00      	cmp	r3, #0
 8005288:	d189      	bne.n	800519e <xQueueReceive+0x8e>
                {
                    portYIELD_WITHIN_API();
 800528a:	4b10      	ldr	r3, [pc, #64]	; (80052cc <xQueueReceive+0x1bc>)
 800528c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005290:	601a      	str	r2, [r3, #0]
 8005292:	f3bf 8f4f 	dsb	sy
 8005296:	f3bf 8f6f 	isb	sy
 800529a:	e780      	b.n	800519e <xQueueReceive+0x8e>
            }
            else
            {
                /* The queue contains data again.  Loop back to try and read the
                 * data. */
                prvUnlockQueue( pxQueue );
 800529c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800529e:	f000 f954 	bl	800554a <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 80052a2:	f000 fbfd 	bl	8005aa0 <xTaskResumeAll>
 80052a6:	e77a      	b.n	800519e <xQueueReceive+0x8e>
        }
        else
        {
            /* Timed out.  If there is no data in the queue exit, otherwise loop
             * back and attempt to read the data. */
            prvUnlockQueue( pxQueue );
 80052a8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80052aa:	f000 f94e 	bl	800554a <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 80052ae:	f000 fbf7 	bl	8005aa0 <xTaskResumeAll>

            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80052b2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80052b4:	f000 f99b 	bl	80055ee <prvIsQueueEmpty>
 80052b8:	4603      	mov	r3, r0
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	f43f af6f 	beq.w	800519e <xQueueReceive+0x8e>
            {
                traceQUEUE_RECEIVE_FAILED( pxQueue );
                return errQUEUE_EMPTY;
 80052c0:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    } /*lint -restore */
}
 80052c2:	4618      	mov	r0, r3
 80052c4:	3730      	adds	r7, #48	; 0x30
 80052c6:	46bd      	mov	sp, r7
 80052c8:	bd80      	pop	{r7, pc}
 80052ca:	bf00      	nop
 80052cc:	e000ed04 	.word	0xe000ed04

080052d0 <xQueueReceiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue,
                                 void * const pvBuffer,
                                 BaseType_t * const pxHigherPriorityTaskWoken )
{
 80052d0:	b580      	push	{r7, lr}
 80052d2:	b090      	sub	sp, #64	; 0x40
 80052d4:	af00      	add	r7, sp, #0
 80052d6:	60f8      	str	r0, [r7, #12]
 80052d8:	60b9      	str	r1, [r7, #8]
 80052da:	607a      	str	r2, [r7, #4]
    BaseType_t xReturn;
    UBaseType_t uxSavedInterruptStatus;
    Queue_t * const pxQueue = xQueue;
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	63bb      	str	r3, [r7, #56]	; 0x38

    configASSERT( pxQueue );
 80052e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	d10a      	bne.n	80052fc <xQueueReceiveFromISR+0x2c>
        __asm volatile
 80052e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80052ea:	f383 8811 	msr	BASEPRI, r3
 80052ee:	f3bf 8f6f 	isb	sy
 80052f2:	f3bf 8f4f 	dsb	sy
 80052f6:	62bb      	str	r3, [r7, #40]	; 0x28
    }
 80052f8:	bf00      	nop
 80052fa:	e7fe      	b.n	80052fa <xQueueReceiveFromISR+0x2a>
    configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80052fc:	68bb      	ldr	r3, [r7, #8]
 80052fe:	2b00      	cmp	r3, #0
 8005300:	d103      	bne.n	800530a <xQueueReceiveFromISR+0x3a>
 8005302:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005304:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005306:	2b00      	cmp	r3, #0
 8005308:	d101      	bne.n	800530e <xQueueReceiveFromISR+0x3e>
 800530a:	2301      	movs	r3, #1
 800530c:	e000      	b.n	8005310 <xQueueReceiveFromISR+0x40>
 800530e:	2300      	movs	r3, #0
 8005310:	2b00      	cmp	r3, #0
 8005312:	d10a      	bne.n	800532a <xQueueReceiveFromISR+0x5a>
        __asm volatile
 8005314:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005318:	f383 8811 	msr	BASEPRI, r3
 800531c:	f3bf 8f6f 	isb	sy
 8005320:	f3bf 8f4f 	dsb	sy
 8005324:	627b      	str	r3, [r7, #36]	; 0x24
    }
 8005326:	bf00      	nop
 8005328:	e7fe      	b.n	8005328 <xQueueReceiveFromISR+0x58>
     * that have been assigned a priority at or (logically) below the maximum
     * system call interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800532a:	f002 f8e7 	bl	80074fc <vPortValidateInterruptPriority>
        __asm volatile
 800532e:	f3ef 8211 	mrs	r2, BASEPRI
 8005332:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005336:	f383 8811 	msr	BASEPRI, r3
 800533a:	f3bf 8f6f 	isb	sy
 800533e:	f3bf 8f4f 	dsb	sy
 8005342:	623a      	str	r2, [r7, #32]
 8005344:	61fb      	str	r3, [r7, #28]
        return ulOriginalBASEPRI;
 8005346:	6a3b      	ldr	r3, [r7, #32]

    uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8005348:	637b      	str	r3, [r7, #52]	; 0x34
    {
        const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800534a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800534c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800534e:	633b      	str	r3, [r7, #48]	; 0x30

        /* Cannot block in an ISR, so check there is data available. */
        if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005350:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005352:	2b00      	cmp	r3, #0
 8005354:	d03e      	beq.n	80053d4 <xQueueReceiveFromISR+0x104>
        {
            const int8_t cRxLock = pxQueue->cRxLock;
 8005356:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005358:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800535c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

            traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

            prvCopyDataFromQueue( pxQueue, pvBuffer );
 8005360:	68b9      	ldr	r1, [r7, #8]
 8005362:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8005364:	f000 f8cb 	bl	80054fe <prvCopyDataFromQueue>
            pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8005368:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800536a:	1e5a      	subs	r2, r3, #1
 800536c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800536e:	639a      	str	r2, [r3, #56]	; 0x38

            /* If the queue is locked the event list will not be modified.
             * Instead update the lock count so the task that unlocks the queue
             * will know that an ISR has removed data while the queue was
             * locked. */
            if( cRxLock == queueUNLOCKED )
 8005370:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8005374:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005378:	d112      	bne.n	80053a0 <xQueueReceiveFromISR+0xd0>
            {
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800537a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800537c:	691b      	ldr	r3, [r3, #16]
 800537e:	2b00      	cmp	r3, #0
 8005380:	d025      	beq.n	80053ce <xQueueReceiveFromISR+0xfe>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005382:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005384:	3310      	adds	r3, #16
 8005386:	4618      	mov	r0, r3
 8005388:	f000 fd9a 	bl	8005ec0 <xTaskRemoveFromEventList>
 800538c:	4603      	mov	r3, r0
 800538e:	2b00      	cmp	r3, #0
 8005390:	d01d      	beq.n	80053ce <xQueueReceiveFromISR+0xfe>
                    {
                        /* The task waiting has a higher priority than us so
                         * force a context switch. */
                        if( pxHigherPriorityTaskWoken != NULL )
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	2b00      	cmp	r3, #0
 8005396:	d01a      	beq.n	80053ce <xQueueReceiveFromISR+0xfe>
                        {
                            *pxHigherPriorityTaskWoken = pdTRUE;
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	2201      	movs	r2, #1
 800539c:	601a      	str	r2, [r3, #0]
 800539e:	e016      	b.n	80053ce <xQueueReceiveFromISR+0xfe>
            }
            else
            {
                /* Increment the lock count so the task that unlocks the queue
                 * knows that data was removed while it was locked. */
                configASSERT( cRxLock != queueINT8_MAX );
 80053a0:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 80053a4:	2b7f      	cmp	r3, #127	; 0x7f
 80053a6:	d10a      	bne.n	80053be <xQueueReceiveFromISR+0xee>
        __asm volatile
 80053a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80053ac:	f383 8811 	msr	BASEPRI, r3
 80053b0:	f3bf 8f6f 	isb	sy
 80053b4:	f3bf 8f4f 	dsb	sy
 80053b8:	61bb      	str	r3, [r7, #24]
    }
 80053ba:	bf00      	nop
 80053bc:	e7fe      	b.n	80053bc <xQueueReceiveFromISR+0xec>

                pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 80053be:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80053c2:	3301      	adds	r3, #1
 80053c4:	b2db      	uxtb	r3, r3
 80053c6:	b25a      	sxtb	r2, r3
 80053c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80053ca:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            }

            xReturn = pdPASS;
 80053ce:	2301      	movs	r3, #1
 80053d0:	63fb      	str	r3, [r7, #60]	; 0x3c
 80053d2:	e001      	b.n	80053d8 <xQueueReceiveFromISR+0x108>
        }
        else
        {
            xReturn = pdFAIL;
 80053d4:	2300      	movs	r3, #0
 80053d6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80053d8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80053da:	617b      	str	r3, [r7, #20]
        __asm volatile
 80053dc:	697b      	ldr	r3, [r7, #20]
 80053de:	f383 8811 	msr	BASEPRI, r3
    }
 80053e2:	bf00      	nop
            traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
        }
    }
    portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    return xReturn;
 80053e4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 80053e6:	4618      	mov	r0, r3
 80053e8:	3740      	adds	r7, #64	; 0x40
 80053ea:	46bd      	mov	sp, r7
 80053ec:	bd80      	pop	{r7, pc}

080053ee <uxQueueMessagesWaiting>:
    return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
 80053ee:	b580      	push	{r7, lr}
 80053f0:	b084      	sub	sp, #16
 80053f2:	af00      	add	r7, sp, #0
 80053f4:	6078      	str	r0, [r7, #4]
    UBaseType_t uxReturn;

    configASSERT( xQueue );
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	d10a      	bne.n	8005412 <uxQueueMessagesWaiting+0x24>
        __asm volatile
 80053fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005400:	f383 8811 	msr	BASEPRI, r3
 8005404:	f3bf 8f6f 	isb	sy
 8005408:	f3bf 8f4f 	dsb	sy
 800540c:	60bb      	str	r3, [r7, #8]
    }
 800540e:	bf00      	nop
 8005410:	e7fe      	b.n	8005410 <uxQueueMessagesWaiting+0x22>

    taskENTER_CRITICAL();
 8005412:	f001 ff8f 	bl	8007334 <vPortEnterCritical>
    {
        uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800541a:	60fb      	str	r3, [r7, #12]
    }
    taskEXIT_CRITICAL();
 800541c:	f001 ffba 	bl	8007394 <vPortExitCritical>

    return uxReturn;
 8005420:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 8005422:	4618      	mov	r0, r3
 8005424:	3710      	adds	r7, #16
 8005426:	46bd      	mov	sp, r7
 8005428:	bd80      	pop	{r7, pc}

0800542a <prvCopyDataToQueue>:
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue,
                                      const void * pvItemToQueue,
                                      const BaseType_t xPosition )
{
 800542a:	b580      	push	{r7, lr}
 800542c:	b086      	sub	sp, #24
 800542e:	af00      	add	r7, sp, #0
 8005430:	60f8      	str	r0, [r7, #12]
 8005432:	60b9      	str	r1, [r7, #8]
 8005434:	607a      	str	r2, [r7, #4]
    BaseType_t xReturn = pdFALSE;
 8005436:	2300      	movs	r3, #0
 8005438:	617b      	str	r3, [r7, #20]
    UBaseType_t uxMessagesWaiting;

    /* This function is called from a critical section. */

    uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800543e:	613b      	str	r3, [r7, #16]

    if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005444:	2b00      	cmp	r3, #0
 8005446:	d10d      	bne.n	8005464 <prvCopyDataToQueue+0x3a>
    {
        #if ( configUSE_MUTEXES == 1 )
            {
                if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005448:	68fb      	ldr	r3, [r7, #12]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	2b00      	cmp	r3, #0
 800544e:	d14d      	bne.n	80054ec <prvCopyDataToQueue+0xc2>
                {
                    /* The mutex is no longer being held. */
                    xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	689b      	ldr	r3, [r3, #8]
 8005454:	4618      	mov	r0, r3
 8005456:	f000 feed 	bl	8006234 <xTaskPriorityDisinherit>
 800545a:	6178      	str	r0, [r7, #20]
                    pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	2200      	movs	r2, #0
 8005460:	609a      	str	r2, [r3, #8]
 8005462:	e043      	b.n	80054ec <prvCopyDataToQueue+0xc2>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        #endif /* configUSE_MUTEXES */
    }
    else if( xPosition == queueSEND_TO_BACK )
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	2b00      	cmp	r3, #0
 8005468:	d119      	bne.n	800549e <prvCopyDataToQueue+0x74>
    {
        ( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	6858      	ldr	r0, [r3, #4]
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005472:	461a      	mov	r2, r3
 8005474:	68b9      	ldr	r1, [r7, #8]
 8005476:	f002 faa9 	bl	80079cc <memcpy>
        pxQueue->pcWriteTo += pxQueue->uxItemSize;                                                       /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	685a      	ldr	r2, [r3, #4]
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005482:	441a      	add	r2, r3
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	605a      	str	r2, [r3, #4]

        if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail )                                             /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	685a      	ldr	r2, [r3, #4]
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	689b      	ldr	r3, [r3, #8]
 8005490:	429a      	cmp	r2, r3
 8005492:	d32b      	bcc.n	80054ec <prvCopyDataToQueue+0xc2>
        {
            pxQueue->pcWriteTo = pxQueue->pcHead;
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	681a      	ldr	r2, [r3, #0]
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	605a      	str	r2, [r3, #4]
 800549c:	e026      	b.n	80054ec <prvCopyDataToQueue+0xc2>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    else
    {
        ( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	68d8      	ldr	r0, [r3, #12]
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054a6:	461a      	mov	r2, r3
 80054a8:	68b9      	ldr	r1, [r7, #8]
 80054aa:	f002 fa8f 	bl	80079cc <memcpy>
        pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	68da      	ldr	r2, [r3, #12]
 80054b2:	68fb      	ldr	r3, [r7, #12]
 80054b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054b6:	425b      	negs	r3, r3
 80054b8:	441a      	add	r2, r3
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80054be:	68fb      	ldr	r3, [r7, #12]
 80054c0:	68da      	ldr	r2, [r3, #12]
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	429a      	cmp	r2, r3
 80054c8:	d207      	bcs.n	80054da <prvCopyDataToQueue+0xb0>
        {
            pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	689a      	ldr	r2, [r3, #8]
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054d2:	425b      	negs	r3, r3
 80054d4:	441a      	add	r2, r3
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( xPosition == queueOVERWRITE )
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	2b02      	cmp	r3, #2
 80054de:	d105      	bne.n	80054ec <prvCopyDataToQueue+0xc2>
        {
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80054e0:	693b      	ldr	r3, [r7, #16]
 80054e2:	2b00      	cmp	r3, #0
 80054e4:	d002      	beq.n	80054ec <prvCopyDataToQueue+0xc2>
            {
                /* An item is not being added but overwritten, so subtract
                 * one from the recorded number of items in the queue so when
                 * one is added again below the number of recorded items remains
                 * correct. */
                --uxMessagesWaiting;
 80054e6:	693b      	ldr	r3, [r7, #16]
 80054e8:	3b01      	subs	r3, #1
 80054ea:	613b      	str	r3, [r7, #16]
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }

    pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80054ec:	693b      	ldr	r3, [r7, #16]
 80054ee:	1c5a      	adds	r2, r3, #1
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	639a      	str	r2, [r3, #56]	; 0x38

    return xReturn;
 80054f4:	697b      	ldr	r3, [r7, #20]
}
 80054f6:	4618      	mov	r0, r3
 80054f8:	3718      	adds	r7, #24
 80054fa:	46bd      	mov	sp, r7
 80054fc:	bd80      	pop	{r7, pc}

080054fe <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue,
                                  void * const pvBuffer )
{
 80054fe:	b580      	push	{r7, lr}
 8005500:	b082      	sub	sp, #8
 8005502:	af00      	add	r7, sp, #0
 8005504:	6078      	str	r0, [r7, #4]
 8005506:	6039      	str	r1, [r7, #0]
    if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800550c:	2b00      	cmp	r3, #0
 800550e:	d018      	beq.n	8005542 <prvCopyDataFromQueue+0x44>
    {
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;           /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	68da      	ldr	r2, [r3, #12]
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005518:	441a      	add	r2, r3
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	68da      	ldr	r2, [r3, #12]
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	689b      	ldr	r3, [r3, #8]
 8005526:	429a      	cmp	r2, r3
 8005528:	d303      	bcc.n	8005532 <prvCopyDataFromQueue+0x34>
        {
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	681a      	ldr	r2, [r3, #0]
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        ( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	68d9      	ldr	r1, [r3, #12]
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800553a:	461a      	mov	r2, r3
 800553c:	6838      	ldr	r0, [r7, #0]
 800553e:	f002 fa45 	bl	80079cc <memcpy>
    }
}
 8005542:	bf00      	nop
 8005544:	3708      	adds	r7, #8
 8005546:	46bd      	mov	sp, r7
 8005548:	bd80      	pop	{r7, pc}

0800554a <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800554a:	b580      	push	{r7, lr}
 800554c:	b084      	sub	sp, #16
 800554e:	af00      	add	r7, sp, #0
 8005550:	6078      	str	r0, [r7, #4]

    /* The lock counts contains the number of extra data items placed or
     * removed from the queue while the queue was locked.  When a queue is
     * locked items can be added or removed, but the event lists cannot be
     * updated. */
    taskENTER_CRITICAL();
 8005552:	f001 feef 	bl	8007334 <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800555c:	73fb      	strb	r3, [r7, #15]

        /* See if data was added to the queue while it was locked. */
        while( cTxLock > queueLOCKED_UNMODIFIED )
 800555e:	e011      	b.n	8005584 <prvUnlockQueue+0x3a>
                }
            #else /* configUSE_QUEUE_SETS */
                {
                    /* Tasks that are removed from the event list will get added to
                     * the pending ready list as the scheduler is still suspended. */
                    if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005564:	2b00      	cmp	r3, #0
 8005566:	d012      	beq.n	800558e <prvUnlockQueue+0x44>
                    {
                        if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	3324      	adds	r3, #36	; 0x24
 800556c:	4618      	mov	r0, r3
 800556e:	f000 fca7 	bl	8005ec0 <xTaskRemoveFromEventList>
 8005572:	4603      	mov	r3, r0
 8005574:	2b00      	cmp	r3, #0
 8005576:	d001      	beq.n	800557c <prvUnlockQueue+0x32>
                        {
                            /* The task waiting has a higher priority so record that
                             * a context switch is required. */
                            vTaskMissedYield();
 8005578:	f000 fd80 	bl	800607c <vTaskMissedYield>
                        break;
                    }
                }
            #endif /* configUSE_QUEUE_SETS */

            --cTxLock;
 800557c:	7bfb      	ldrb	r3, [r7, #15]
 800557e:	3b01      	subs	r3, #1
 8005580:	b2db      	uxtb	r3, r3
 8005582:	73fb      	strb	r3, [r7, #15]
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8005584:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005588:	2b00      	cmp	r3, #0
 800558a:	dce9      	bgt.n	8005560 <prvUnlockQueue+0x16>
 800558c:	e000      	b.n	8005590 <prvUnlockQueue+0x46>
                        break;
 800558e:	bf00      	nop
        }

        pxQueue->cTxLock = queueUNLOCKED;
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	22ff      	movs	r2, #255	; 0xff
 8005594:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
    taskEXIT_CRITICAL();
 8005598:	f001 fefc 	bl	8007394 <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
 800559c:	f001 feca 	bl	8007334 <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80055a6:	73bb      	strb	r3, [r7, #14]

        while( cRxLock > queueLOCKED_UNMODIFIED )
 80055a8:	e011      	b.n	80055ce <prvUnlockQueue+0x84>
        {
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	691b      	ldr	r3, [r3, #16]
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	d012      	beq.n	80055d8 <prvUnlockQueue+0x8e>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	3310      	adds	r3, #16
 80055b6:	4618      	mov	r0, r3
 80055b8:	f000 fc82 	bl	8005ec0 <xTaskRemoveFromEventList>
 80055bc:	4603      	mov	r3, r0
 80055be:	2b00      	cmp	r3, #0
 80055c0:	d001      	beq.n	80055c6 <prvUnlockQueue+0x7c>
                {
                    vTaskMissedYield();
 80055c2:	f000 fd5b 	bl	800607c <vTaskMissedYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
 80055c6:	7bbb      	ldrb	r3, [r7, #14]
 80055c8:	3b01      	subs	r3, #1
 80055ca:	b2db      	uxtb	r3, r3
 80055cc:	73bb      	strb	r3, [r7, #14]
        while( cRxLock > queueLOCKED_UNMODIFIED )
 80055ce:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	dce9      	bgt.n	80055aa <prvUnlockQueue+0x60>
 80055d6:	e000      	b.n	80055da <prvUnlockQueue+0x90>
            }
            else
            {
                break;
 80055d8:	bf00      	nop
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	22ff      	movs	r2, #255	; 0xff
 80055de:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    }
    taskEXIT_CRITICAL();
 80055e2:	f001 fed7 	bl	8007394 <vPortExitCritical>
}
 80055e6:	bf00      	nop
 80055e8:	3710      	adds	r7, #16
 80055ea:	46bd      	mov	sp, r7
 80055ec:	bd80      	pop	{r7, pc}

080055ee <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t * pxQueue )
{
 80055ee:	b580      	push	{r7, lr}
 80055f0:	b084      	sub	sp, #16
 80055f2:	af00      	add	r7, sp, #0
 80055f4:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 80055f6:	f001 fe9d 	bl	8007334 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d102      	bne.n	8005608 <prvIsQueueEmpty+0x1a>
        {
            xReturn = pdTRUE;
 8005602:	2301      	movs	r3, #1
 8005604:	60fb      	str	r3, [r7, #12]
 8005606:	e001      	b.n	800560c <prvIsQueueEmpty+0x1e>
        }
        else
        {
            xReturn = pdFALSE;
 8005608:	2300      	movs	r3, #0
 800560a:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 800560c:	f001 fec2 	bl	8007394 <vPortExitCritical>

    return xReturn;
 8005610:	68fb      	ldr	r3, [r7, #12]
}
 8005612:	4618      	mov	r0, r3
 8005614:	3710      	adds	r7, #16
 8005616:	46bd      	mov	sp, r7
 8005618:	bd80      	pop	{r7, pc}

0800561a <prvIsQueueFull>:
    return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t * pxQueue )
{
 800561a:	b580      	push	{r7, lr}
 800561c:	b084      	sub	sp, #16
 800561e:	af00      	add	r7, sp, #0
 8005620:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 8005622:	f001 fe87 	bl	8007334 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800562e:	429a      	cmp	r2, r3
 8005630:	d102      	bne.n	8005638 <prvIsQueueFull+0x1e>
        {
            xReturn = pdTRUE;
 8005632:	2301      	movs	r3, #1
 8005634:	60fb      	str	r3, [r7, #12]
 8005636:	e001      	b.n	800563c <prvIsQueueFull+0x22>
        }
        else
        {
            xReturn = pdFALSE;
 8005638:	2300      	movs	r3, #0
 800563a:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 800563c:	f001 feaa 	bl	8007394 <vPortExitCritical>

    return xReturn;
 8005640:	68fb      	ldr	r3, [r7, #12]
}
 8005642:	4618      	mov	r0, r3
 8005644:	3710      	adds	r7, #16
 8005646:	46bd      	mov	sp, r7
 8005648:	bd80      	pop	{r7, pc}

0800564a <xQueueIsQueueFullFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueIsQueueFullFromISR( const QueueHandle_t xQueue )
{
 800564a:	b480      	push	{r7}
 800564c:	b087      	sub	sp, #28
 800564e:	af00      	add	r7, sp, #0
 8005650:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;
    Queue_t * const pxQueue = xQueue;
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	613b      	str	r3, [r7, #16]

    configASSERT( pxQueue );
 8005656:	693b      	ldr	r3, [r7, #16]
 8005658:	2b00      	cmp	r3, #0
 800565a:	d10a      	bne.n	8005672 <xQueueIsQueueFullFromISR+0x28>
        __asm volatile
 800565c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005660:	f383 8811 	msr	BASEPRI, r3
 8005664:	f3bf 8f6f 	isb	sy
 8005668:	f3bf 8f4f 	dsb	sy
 800566c:	60fb      	str	r3, [r7, #12]
    }
 800566e:	bf00      	nop
 8005670:	e7fe      	b.n	8005670 <xQueueIsQueueFullFromISR+0x26>

    if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8005672:	693b      	ldr	r3, [r7, #16]
 8005674:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005676:	693b      	ldr	r3, [r7, #16]
 8005678:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800567a:	429a      	cmp	r2, r3
 800567c:	d102      	bne.n	8005684 <xQueueIsQueueFullFromISR+0x3a>
    {
        xReturn = pdTRUE;
 800567e:	2301      	movs	r3, #1
 8005680:	617b      	str	r3, [r7, #20]
 8005682:	e001      	b.n	8005688 <xQueueIsQueueFullFromISR+0x3e>
    }
    else
    {
        xReturn = pdFALSE;
 8005684:	2300      	movs	r3, #0
 8005686:	617b      	str	r3, [r7, #20]
    }

    return xReturn;
 8005688:	697b      	ldr	r3, [r7, #20]
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 800568a:	4618      	mov	r0, r3
 800568c:	371c      	adds	r7, #28
 800568e:	46bd      	mov	sp, r7
 8005690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005694:	4770      	bx	lr
	...

08005698 <vQueueAddToRegistry>:

#if ( configQUEUE_REGISTRY_SIZE > 0 )

    void vQueueAddToRegistry( QueueHandle_t xQueue,
                              const char * pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
    {
 8005698:	b480      	push	{r7}
 800569a:	b085      	sub	sp, #20
 800569c:	af00      	add	r7, sp, #0
 800569e:	6078      	str	r0, [r7, #4]
 80056a0:	6039      	str	r1, [r7, #0]
        UBaseType_t ux;

        /* See if there is an empty space in the registry.  A NULL name denotes
         * a free slot. */
        for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80056a2:	2300      	movs	r3, #0
 80056a4:	60fb      	str	r3, [r7, #12]
 80056a6:	e014      	b.n	80056d2 <vQueueAddToRegistry+0x3a>
        {
            if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80056a8:	4a0f      	ldr	r2, [pc, #60]	; (80056e8 <vQueueAddToRegistry+0x50>)
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	d10b      	bne.n	80056cc <vQueueAddToRegistry+0x34>
            {
                /* Store the information on this queue. */
                xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80056b4:	490c      	ldr	r1, [pc, #48]	; (80056e8 <vQueueAddToRegistry+0x50>)
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	683a      	ldr	r2, [r7, #0]
 80056ba:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
                xQueueRegistry[ ux ].xHandle = xQueue;
 80056be:	4a0a      	ldr	r2, [pc, #40]	; (80056e8 <vQueueAddToRegistry+0x50>)
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	00db      	lsls	r3, r3, #3
 80056c4:	4413      	add	r3, r2
 80056c6:	687a      	ldr	r2, [r7, #4]
 80056c8:	605a      	str	r2, [r3, #4]

                traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
                break;
 80056ca:	e006      	b.n	80056da <vQueueAddToRegistry+0x42>
        for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	3301      	adds	r3, #1
 80056d0:	60fb      	str	r3, [r7, #12]
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	2b07      	cmp	r3, #7
 80056d6:	d9e7      	bls.n	80056a8 <vQueueAddToRegistry+0x10>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    }
 80056d8:	bf00      	nop
 80056da:	bf00      	nop
 80056dc:	3714      	adds	r7, #20
 80056de:	46bd      	mov	sp, r7
 80056e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056e4:	4770      	bx	lr
 80056e6:	bf00      	nop
 80056e8:	200001e8 	.word	0x200001e8

080056ec <vQueueWaitForMessageRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vQueueWaitForMessageRestricted( QueueHandle_t xQueue,
                                         TickType_t xTicksToWait,
                                         const BaseType_t xWaitIndefinitely )
    {
 80056ec:	b580      	push	{r7, lr}
 80056ee:	b086      	sub	sp, #24
 80056f0:	af00      	add	r7, sp, #0
 80056f2:	60f8      	str	r0, [r7, #12]
 80056f4:	60b9      	str	r1, [r7, #8]
 80056f6:	607a      	str	r2, [r7, #4]
        Queue_t * const pxQueue = xQueue;
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	617b      	str	r3, [r7, #20]
         *  will not actually cause the task to block, just place it on a blocked
         *  list.  It will not block until the scheduler is unlocked - at which
         *  time a yield will be performed.  If an item is added to the queue while
         *  the queue is locked, and the calling task blocks on the queue, then the
         *  calling task will be immediately unblocked when the queue is unlocked. */
        prvLockQueue( pxQueue );
 80056fc:	f001 fe1a 	bl	8007334 <vPortEnterCritical>
 8005700:	697b      	ldr	r3, [r7, #20]
 8005702:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005706:	b25b      	sxtb	r3, r3
 8005708:	f1b3 3fff 	cmp.w	r3, #4294967295
 800570c:	d103      	bne.n	8005716 <vQueueWaitForMessageRestricted+0x2a>
 800570e:	697b      	ldr	r3, [r7, #20]
 8005710:	2200      	movs	r2, #0
 8005712:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005716:	697b      	ldr	r3, [r7, #20]
 8005718:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800571c:	b25b      	sxtb	r3, r3
 800571e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005722:	d103      	bne.n	800572c <vQueueWaitForMessageRestricted+0x40>
 8005724:	697b      	ldr	r3, [r7, #20]
 8005726:	2200      	movs	r2, #0
 8005728:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800572c:	f001 fe32 	bl	8007394 <vPortExitCritical>

        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8005730:	697b      	ldr	r3, [r7, #20]
 8005732:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005734:	2b00      	cmp	r3, #0
 8005736:	d106      	bne.n	8005746 <vQueueWaitForMessageRestricted+0x5a>
        {
            /* There is nothing in the queue, block for the specified period. */
            vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8005738:	697b      	ldr	r3, [r7, #20]
 800573a:	3324      	adds	r3, #36	; 0x24
 800573c:	687a      	ldr	r2, [r7, #4]
 800573e:	68b9      	ldr	r1, [r7, #8]
 8005740:	4618      	mov	r0, r3
 8005742:	f000 fb91 	bl	8005e68 <vTaskPlaceOnEventListRestricted>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        prvUnlockQueue( pxQueue );
 8005746:	6978      	ldr	r0, [r7, #20]
 8005748:	f7ff feff 	bl	800554a <prvUnlockQueue>
    }
 800574c:	bf00      	nop
 800574e:	3718      	adds	r7, #24
 8005750:	46bd      	mov	sp, r7
 8005752:	bd80      	pop	{r7, pc}

08005754 <xTaskCreate>:
                            const char * const pcName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                            const configSTACK_DEPTH_TYPE usStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 8005754:	b580      	push	{r7, lr}
 8005756:	b08c      	sub	sp, #48	; 0x30
 8005758:	af04      	add	r7, sp, #16
 800575a:	60f8      	str	r0, [r7, #12]
 800575c:	60b9      	str	r1, [r7, #8]
 800575e:	603b      	str	r3, [r7, #0]
 8005760:	4613      	mov	r3, r2
 8005762:	80fb      	strh	r3, [r7, #6]
        #else /* portSTACK_GROWTH */
            {
                StackType_t * pxStack;

                /* Allocate space for the stack used by the task being created. */
                pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8005764:	88fb      	ldrh	r3, [r7, #6]
 8005766:	009b      	lsls	r3, r3, #2
 8005768:	4618      	mov	r0, r3
 800576a:	f001 ff07 	bl	800757c <pvPortMalloc>
 800576e:	6178      	str	r0, [r7, #20]

                if( pxStack != NULL )
 8005770:	697b      	ldr	r3, [r7, #20]
 8005772:	2b00      	cmp	r3, #0
 8005774:	d00e      	beq.n	8005794 <xTaskCreate+0x40>
                {
                    /* Allocate space for the TCB. */
                    pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8005776:	2058      	movs	r0, #88	; 0x58
 8005778:	f001 ff00 	bl	800757c <pvPortMalloc>
 800577c:	61f8      	str	r0, [r7, #28]

                    if( pxNewTCB != NULL )
 800577e:	69fb      	ldr	r3, [r7, #28]
 8005780:	2b00      	cmp	r3, #0
 8005782:	d003      	beq.n	800578c <xTaskCreate+0x38>
                    {
                        /* Store the stack location in the TCB. */
                        pxNewTCB->pxStack = pxStack;
 8005784:	69fb      	ldr	r3, [r7, #28]
 8005786:	697a      	ldr	r2, [r7, #20]
 8005788:	631a      	str	r2, [r3, #48]	; 0x30
 800578a:	e005      	b.n	8005798 <xTaskCreate+0x44>
                    }
                    else
                    {
                        /* The stack cannot be used as the TCB was not created.  Free
                         * it again. */
                        vPortFree( pxStack );
 800578c:	6978      	ldr	r0, [r7, #20]
 800578e:	f001 ffd5 	bl	800773c <vPortFree>
 8005792:	e001      	b.n	8005798 <xTaskCreate+0x44>
                    }
                }
                else
                {
                    pxNewTCB = NULL;
 8005794:	2300      	movs	r3, #0
 8005796:	61fb      	str	r3, [r7, #28]
                }
            }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 8005798:	69fb      	ldr	r3, [r7, #28]
 800579a:	2b00      	cmp	r3, #0
 800579c:	d013      	beq.n	80057c6 <xTaskCreate+0x72>
                     * task was created dynamically in case it is later deleted. */
                    pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
                }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800579e:	88fa      	ldrh	r2, [r7, #6]
 80057a0:	2300      	movs	r3, #0
 80057a2:	9303      	str	r3, [sp, #12]
 80057a4:	69fb      	ldr	r3, [r7, #28]
 80057a6:	9302      	str	r3, [sp, #8]
 80057a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80057aa:	9301      	str	r3, [sp, #4]
 80057ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80057ae:	9300      	str	r3, [sp, #0]
 80057b0:	683b      	ldr	r3, [r7, #0]
 80057b2:	68b9      	ldr	r1, [r7, #8]
 80057b4:	68f8      	ldr	r0, [r7, #12]
 80057b6:	f000 f80e 	bl	80057d6 <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 80057ba:	69f8      	ldr	r0, [r7, #28]
 80057bc:	f000 f8a2 	bl	8005904 <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 80057c0:	2301      	movs	r3, #1
 80057c2:	61bb      	str	r3, [r7, #24]
 80057c4:	e002      	b.n	80057cc <xTaskCreate+0x78>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80057c6:	f04f 33ff 	mov.w	r3, #4294967295
 80057ca:	61bb      	str	r3, [r7, #24]
        }

        return xReturn;
 80057cc:	69bb      	ldr	r3, [r7, #24]
    }
 80057ce:	4618      	mov	r0, r3
 80057d0:	3720      	adds	r7, #32
 80057d2:	46bd      	mov	sp, r7
 80057d4:	bd80      	pop	{r7, pc}

080057d6 <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 80057d6:	b580      	push	{r7, lr}
 80057d8:	b088      	sub	sp, #32
 80057da:	af00      	add	r7, sp, #0
 80057dc:	60f8      	str	r0, [r7, #12]
 80057de:	60b9      	str	r1, [r7, #8]
 80057e0:	607a      	str	r2, [r7, #4]
 80057e2:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
        {
            /* Fill the stack with a known value to assist debugging. */
            ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80057e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80057e6:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	009b      	lsls	r3, r3, #2
 80057ec:	461a      	mov	r2, r3
 80057ee:	21a5      	movs	r1, #165	; 0xa5
 80057f0:	f002 f8fa 	bl	80079e8 <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
        {
            pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80057f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80057f6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80057fe:	3b01      	subs	r3, #1
 8005800:	009b      	lsls	r3, r3, #2
 8005802:	4413      	add	r3, r2
 8005804:	61bb      	str	r3, [r7, #24]
            pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8005806:	69bb      	ldr	r3, [r7, #24]
 8005808:	f023 0307 	bic.w	r3, r3, #7
 800580c:	61bb      	str	r3, [r7, #24]

            /* Check the alignment of the calculated top of stack is correct. */
            configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800580e:	69bb      	ldr	r3, [r7, #24]
 8005810:	f003 0307 	and.w	r3, r3, #7
 8005814:	2b00      	cmp	r3, #0
 8005816:	d00a      	beq.n	800582e <prvInitialiseNewTask+0x58>
        __asm volatile
 8005818:	f04f 0350 	mov.w	r3, #80	; 0x50
 800581c:	f383 8811 	msr	BASEPRI, r3
 8005820:	f3bf 8f6f 	isb	sy
 8005824:	f3bf 8f4f 	dsb	sy
 8005828:	617b      	str	r3, [r7, #20]
    }
 800582a:	bf00      	nop
 800582c:	e7fe      	b.n	800582c <prvInitialiseNewTask+0x56>
            pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
        }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 800582e:	68bb      	ldr	r3, [r7, #8]
 8005830:	2b00      	cmp	r3, #0
 8005832:	d01f      	beq.n	8005874 <prvInitialiseNewTask+0x9e>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005834:	2300      	movs	r3, #0
 8005836:	61fb      	str	r3, [r7, #28]
 8005838:	e012      	b.n	8005860 <prvInitialiseNewTask+0x8a>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800583a:	68ba      	ldr	r2, [r7, #8]
 800583c:	69fb      	ldr	r3, [r7, #28]
 800583e:	4413      	add	r3, r2
 8005840:	7819      	ldrb	r1, [r3, #0]
 8005842:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005844:	69fb      	ldr	r3, [r7, #28]
 8005846:	4413      	add	r3, r2
 8005848:	3334      	adds	r3, #52	; 0x34
 800584a:	460a      	mov	r2, r1
 800584c:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 800584e:	68ba      	ldr	r2, [r7, #8]
 8005850:	69fb      	ldr	r3, [r7, #28]
 8005852:	4413      	add	r3, r2
 8005854:	781b      	ldrb	r3, [r3, #0]
 8005856:	2b00      	cmp	r3, #0
 8005858:	d006      	beq.n	8005868 <prvInitialiseNewTask+0x92>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800585a:	69fb      	ldr	r3, [r7, #28]
 800585c:	3301      	adds	r3, #1
 800585e:	61fb      	str	r3, [r7, #28]
 8005860:	69fb      	ldr	r3, [r7, #28]
 8005862:	2b09      	cmp	r3, #9
 8005864:	d9e9      	bls.n	800583a <prvInitialiseNewTask+0x64>
 8005866:	e000      	b.n	800586a <prvInitialiseNewTask+0x94>
            {
                break;
 8005868:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800586a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800586c:	2200      	movs	r2, #0
 800586e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8005872:	e003      	b.n	800587c <prvInitialiseNewTask+0xa6>
    }
    else
    {
        /* The task has not been given a name, so just ensure there is a NULL
         * terminator when it is read out. */
        pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8005874:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005876:	2200      	movs	r2, #0
 8005878:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    /* This is used as an array index so must ensure it's not too large.  First
     * remove the privilege bit if one is present. */
    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800587c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800587e:	2b04      	cmp	r3, #4
 8005880:	d901      	bls.n	8005886 <prvInitialiseNewTask+0xb0>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8005882:	2304      	movs	r3, #4
 8005884:	62bb      	str	r3, [r7, #40]	; 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 8005886:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005888:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800588a:	62da      	str	r2, [r3, #44]	; 0x2c
    #if ( configUSE_MUTEXES == 1 )
        {
            pxNewTCB->uxBasePriority = uxPriority;
 800588c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800588e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005890:	649a      	str	r2, [r3, #72]	; 0x48
            pxNewTCB->uxMutexesHeld = 0;
 8005892:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005894:	2200      	movs	r2, #0
 8005896:	64da      	str	r2, [r3, #76]	; 0x4c
        }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005898:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800589a:	3304      	adds	r3, #4
 800589c:	4618      	mov	r0, r3
 800589e:	f7ff f911 	bl	8004ac4 <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80058a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80058a4:	3318      	adds	r3, #24
 80058a6:	4618      	mov	r0, r3
 80058a8:	f7ff f90c 	bl	8004ac4 <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80058ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80058ae:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80058b0:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80058b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80058b4:	f1c3 0205 	rsb	r2, r3, #5
 80058b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80058ba:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80058bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80058be:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80058c0:	625a      	str	r2, [r3, #36]	; 0x24
        }
    #endif

    #if ( configUSE_TASK_NOTIFICATIONS == 1 )
        {
            memset( ( void * ) &( pxNewTCB->ulNotifiedValue[ 0 ] ), 0x00, sizeof( pxNewTCB->ulNotifiedValue ) );
 80058c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80058c4:	3350      	adds	r3, #80	; 0x50
 80058c6:	2204      	movs	r2, #4
 80058c8:	2100      	movs	r1, #0
 80058ca:	4618      	mov	r0, r3
 80058cc:	f002 f88c 	bl	80079e8 <memset>
            memset( ( void * ) &( pxNewTCB->ucNotifyState[ 0 ] ), 0x00, sizeof( pxNewTCB->ucNotifyState ) );
 80058d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80058d2:	3354      	adds	r3, #84	; 0x54
 80058d4:	2201      	movs	r2, #1
 80058d6:	2100      	movs	r1, #0
 80058d8:	4618      	mov	r0, r3
 80058da:	f002 f885 	bl	80079e8 <memset>
                        }
                    #endif /* portSTACK_GROWTH */
                }
            #else /* portHAS_STACK_OVERFLOW_CHECKING */
                {
                    pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80058de:	683a      	ldr	r2, [r7, #0]
 80058e0:	68f9      	ldr	r1, [r7, #12]
 80058e2:	69b8      	ldr	r0, [r7, #24]
 80058e4:	f001 fb76 	bl	8006fd4 <pxPortInitialiseStack>
 80058e8:	4602      	mov	r2, r0
 80058ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80058ec:	601a      	str	r2, [r3, #0]
                }
            #endif /* portHAS_STACK_OVERFLOW_CHECKING */
        }
    #endif /* portUSING_MPU_WRAPPERS */

    if( pxCreatedTask != NULL )
 80058ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80058f0:	2b00      	cmp	r3, #0
 80058f2:	d002      	beq.n	80058fa <prvInitialiseNewTask+0x124>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80058f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80058f6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80058f8:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 80058fa:	bf00      	nop
 80058fc:	3720      	adds	r7, #32
 80058fe:	46bd      	mov	sp, r7
 8005900:	bd80      	pop	{r7, pc}
	...

08005904 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
{
 8005904:	b580      	push	{r7, lr}
 8005906:	b082      	sub	sp, #8
 8005908:	af00      	add	r7, sp, #0
 800590a:	6078      	str	r0, [r7, #4]
    /* Ensure interrupts don't access the task lists while the lists are being
     * updated. */
    taskENTER_CRITICAL();
 800590c:	f001 fd12 	bl	8007334 <vPortEnterCritical>
    {
        uxCurrentNumberOfTasks++;
 8005910:	4b2c      	ldr	r3, [pc, #176]	; (80059c4 <prvAddNewTaskToReadyList+0xc0>)
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	3301      	adds	r3, #1
 8005916:	4a2b      	ldr	r2, [pc, #172]	; (80059c4 <prvAddNewTaskToReadyList+0xc0>)
 8005918:	6013      	str	r3, [r2, #0]

        if( pxCurrentTCB == NULL )
 800591a:	4b2b      	ldr	r3, [pc, #172]	; (80059c8 <prvAddNewTaskToReadyList+0xc4>)
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	2b00      	cmp	r3, #0
 8005920:	d109      	bne.n	8005936 <prvAddNewTaskToReadyList+0x32>
        {
            /* There are no other tasks, or all the other tasks are in
             * the suspended state - make this the current task. */
            pxCurrentTCB = pxNewTCB;
 8005922:	4a29      	ldr	r2, [pc, #164]	; (80059c8 <prvAddNewTaskToReadyList+0xc4>)
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	6013      	str	r3, [r2, #0]

            if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005928:	4b26      	ldr	r3, [pc, #152]	; (80059c4 <prvAddNewTaskToReadyList+0xc0>)
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	2b01      	cmp	r3, #1
 800592e:	d110      	bne.n	8005952 <prvAddNewTaskToReadyList+0x4e>
            {
                /* This is the first task to be created so do the preliminary
                 * initialisation required.  We will not recover if this call
                 * fails, but we will report the failure. */
                prvInitialiseTaskLists();
 8005930:	f000 fbc8 	bl	80060c4 <prvInitialiseTaskLists>
 8005934:	e00d      	b.n	8005952 <prvAddNewTaskToReadyList+0x4e>
        else
        {
            /* If the scheduler is not already running, make this task the
             * current task if it is the highest priority task to be created
             * so far. */
            if( xSchedulerRunning == pdFALSE )
 8005936:	4b25      	ldr	r3, [pc, #148]	; (80059cc <prvAddNewTaskToReadyList+0xc8>)
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	2b00      	cmp	r3, #0
 800593c:	d109      	bne.n	8005952 <prvAddNewTaskToReadyList+0x4e>
            {
                if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800593e:	4b22      	ldr	r3, [pc, #136]	; (80059c8 <prvAddNewTaskToReadyList+0xc4>)
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005948:	429a      	cmp	r2, r3
 800594a:	d802      	bhi.n	8005952 <prvAddNewTaskToReadyList+0x4e>
                {
                    pxCurrentTCB = pxNewTCB;
 800594c:	4a1e      	ldr	r2, [pc, #120]	; (80059c8 <prvAddNewTaskToReadyList+0xc4>)
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	6013      	str	r3, [r2, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        uxTaskNumber++;
 8005952:	4b1f      	ldr	r3, [pc, #124]	; (80059d0 <prvAddNewTaskToReadyList+0xcc>)
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	3301      	adds	r3, #1
 8005958:	4a1d      	ldr	r2, [pc, #116]	; (80059d0 <prvAddNewTaskToReadyList+0xcc>)
 800595a:	6013      	str	r3, [r2, #0]

        #if ( configUSE_TRACE_FACILITY == 1 )
            {
                /* Add a counter into the TCB for tracing only. */
                pxNewTCB->uxTCBNumber = uxTaskNumber;
 800595c:	4b1c      	ldr	r3, [pc, #112]	; (80059d0 <prvAddNewTaskToReadyList+0xcc>)
 800595e:	681a      	ldr	r2, [r3, #0]
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	641a      	str	r2, [r3, #64]	; 0x40
            }
        #endif /* configUSE_TRACE_FACILITY */
        traceTASK_CREATE( pxNewTCB );

        prvAddTaskToReadyList( pxNewTCB );
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005968:	2201      	movs	r2, #1
 800596a:	409a      	lsls	r2, r3
 800596c:	4b19      	ldr	r3, [pc, #100]	; (80059d4 <prvAddNewTaskToReadyList+0xd0>)
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	4313      	orrs	r3, r2
 8005972:	4a18      	ldr	r2, [pc, #96]	; (80059d4 <prvAddNewTaskToReadyList+0xd0>)
 8005974:	6013      	str	r3, [r2, #0]
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800597a:	4613      	mov	r3, r2
 800597c:	009b      	lsls	r3, r3, #2
 800597e:	4413      	add	r3, r2
 8005980:	009b      	lsls	r3, r3, #2
 8005982:	4a15      	ldr	r2, [pc, #84]	; (80059d8 <prvAddNewTaskToReadyList+0xd4>)
 8005984:	441a      	add	r2, r3
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	3304      	adds	r3, #4
 800598a:	4619      	mov	r1, r3
 800598c:	4610      	mov	r0, r2
 800598e:	f7ff f8a6 	bl	8004ade <vListInsertEnd>

        portSETUP_TCB( pxNewTCB );
    }
    taskEXIT_CRITICAL();
 8005992:	f001 fcff 	bl	8007394 <vPortExitCritical>

    if( xSchedulerRunning != pdFALSE )
 8005996:	4b0d      	ldr	r3, [pc, #52]	; (80059cc <prvAddNewTaskToReadyList+0xc8>)
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	2b00      	cmp	r3, #0
 800599c:	d00e      	beq.n	80059bc <prvAddNewTaskToReadyList+0xb8>
    {
        /* If the created task is of a higher priority than the current task
         * then it should run now. */
        if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800599e:	4b0a      	ldr	r3, [pc, #40]	; (80059c8 <prvAddNewTaskToReadyList+0xc4>)
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80059a8:	429a      	cmp	r2, r3
 80059aa:	d207      	bcs.n	80059bc <prvAddNewTaskToReadyList+0xb8>
        {
            taskYIELD_IF_USING_PREEMPTION();
 80059ac:	4b0b      	ldr	r3, [pc, #44]	; (80059dc <prvAddNewTaskToReadyList+0xd8>)
 80059ae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80059b2:	601a      	str	r2, [r3, #0]
 80059b4:	f3bf 8f4f 	dsb	sy
 80059b8:	f3bf 8f6f 	isb	sy
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 80059bc:	bf00      	nop
 80059be:	3708      	adds	r7, #8
 80059c0:	46bd      	mov	sp, r7
 80059c2:	bd80      	pop	{r7, pc}
 80059c4:	20000300 	.word	0x20000300
 80059c8:	20000228 	.word	0x20000228
 80059cc:	2000030c 	.word	0x2000030c
 80059d0:	2000031c 	.word	0x2000031c
 80059d4:	20000308 	.word	0x20000308
 80059d8:	2000022c 	.word	0x2000022c
 80059dc:	e000ed04 	.word	0xe000ed04

080059e0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80059e0:	b580      	push	{r7, lr}
 80059e2:	b086      	sub	sp, #24
 80059e4:	af02      	add	r7, sp, #8
            }
        }
    #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
        {
            /* The Idle task is being created using dynamically allocated RAM. */
            xReturn = xTaskCreate( prvIdleTask,
 80059e6:	4b20      	ldr	r3, [pc, #128]	; (8005a68 <vTaskStartScheduler+0x88>)
 80059e8:	9301      	str	r3, [sp, #4]
 80059ea:	2300      	movs	r3, #0
 80059ec:	9300      	str	r3, [sp, #0]
 80059ee:	2300      	movs	r3, #0
 80059f0:	2282      	movs	r2, #130	; 0x82
 80059f2:	491e      	ldr	r1, [pc, #120]	; (8005a6c <vTaskStartScheduler+0x8c>)
 80059f4:	481e      	ldr	r0, [pc, #120]	; (8005a70 <vTaskStartScheduler+0x90>)
 80059f6:	f7ff fead 	bl	8005754 <xTaskCreate>
 80059fa:	60f8      	str	r0, [r7, #12]
        }
    #endif /* configSUPPORT_STATIC_ALLOCATION */

    #if ( configUSE_TIMERS == 1 )
        {
            if( xReturn == pdPASS )
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	2b01      	cmp	r3, #1
 8005a00:	d102      	bne.n	8005a08 <vTaskStartScheduler+0x28>
            {
                xReturn = xTimerCreateTimerTask();
 8005a02:	f000 ff59 	bl	80068b8 <xTimerCreateTimerTask>
 8005a06:	60f8      	str	r0, [r7, #12]
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	2b01      	cmp	r3, #1
 8005a0c:	d116      	bne.n	8005a3c <vTaskStartScheduler+0x5c>
        __asm volatile
 8005a0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a12:	f383 8811 	msr	BASEPRI, r3
 8005a16:	f3bf 8f6f 	isb	sy
 8005a1a:	f3bf 8f4f 	dsb	sy
 8005a1e:	60bb      	str	r3, [r7, #8]
    }
 8005a20:	bf00      	nop
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */

        xNextTaskUnblockTime = portMAX_DELAY;
 8005a22:	4b14      	ldr	r3, [pc, #80]	; (8005a74 <vTaskStartScheduler+0x94>)
 8005a24:	f04f 32ff 	mov.w	r2, #4294967295
 8005a28:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 8005a2a:	4b13      	ldr	r3, [pc, #76]	; (8005a78 <vTaskStartScheduler+0x98>)
 8005a2c:	2201      	movs	r2, #1
 8005a2e:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8005a30:	4b12      	ldr	r3, [pc, #72]	; (8005a7c <vTaskStartScheduler+0x9c>)
 8005a32:	2200      	movs	r2, #0
 8005a34:	601a      	str	r2, [r3, #0]

        traceTASK_SWITCHED_IN();

        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */
        if( xPortStartScheduler() != pdFALSE )
 8005a36:	f001 fb5d 	bl	80070f4 <xPortStartScheduler>
 8005a3a:	e00e      	b.n	8005a5a <vTaskStartScheduler+0x7a>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a42:	d10a      	bne.n	8005a5a <vTaskStartScheduler+0x7a>
        __asm volatile
 8005a44:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a48:	f383 8811 	msr	BASEPRI, r3
 8005a4c:	f3bf 8f6f 	isb	sy
 8005a50:	f3bf 8f4f 	dsb	sy
 8005a54:	607b      	str	r3, [r7, #4]
    }
 8005a56:	bf00      	nop
 8005a58:	e7fe      	b.n	8005a58 <vTaskStartScheduler+0x78>
     * meaning xIdleTaskHandle is not used anywhere else. */
    ( void ) xIdleTaskHandle;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 8005a5a:	4b09      	ldr	r3, [pc, #36]	; (8005a80 <vTaskStartScheduler+0xa0>)
 8005a5c:	681b      	ldr	r3, [r3, #0]
}
 8005a5e:	bf00      	nop
 8005a60:	3710      	adds	r7, #16
 8005a62:	46bd      	mov	sp, r7
 8005a64:	bd80      	pop	{r7, pc}
 8005a66:	bf00      	nop
 8005a68:	20000324 	.word	0x20000324
 8005a6c:	0800866c 	.word	0x0800866c
 8005a70:	08006095 	.word	0x08006095
 8005a74:	20000320 	.word	0x20000320
 8005a78:	2000030c 	.word	0x2000030c
 8005a7c:	20000304 	.word	0x20000304
 8005a80:	20000020 	.word	0x20000020

08005a84 <vTaskSuspendAll>:
    vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005a84:	b480      	push	{r7}
 8005a86:	af00      	add	r7, sp, #0
     * do not otherwise exhibit real time behaviour. */
    portSOFTWARE_BARRIER();

    /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
     * is used to allow calls to vTaskSuspendAll() to nest. */
    ++uxSchedulerSuspended;
 8005a88:	4b04      	ldr	r3, [pc, #16]	; (8005a9c <vTaskSuspendAll+0x18>)
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	3301      	adds	r3, #1
 8005a8e:	4a03      	ldr	r2, [pc, #12]	; (8005a9c <vTaskSuspendAll+0x18>)
 8005a90:	6013      	str	r3, [r2, #0]

    /* Enforces ordering for ports and optimised compilers that may otherwise place
     * the above increment elsewhere. */
    portMEMORY_BARRIER();
}
 8005a92:	bf00      	nop
 8005a94:	46bd      	mov	sp, r7
 8005a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a9a:	4770      	bx	lr
 8005a9c:	20000328 	.word	0x20000328

08005aa0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8005aa0:	b580      	push	{r7, lr}
 8005aa2:	b084      	sub	sp, #16
 8005aa4:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 8005aa6:	2300      	movs	r3, #0
 8005aa8:	60fb      	str	r3, [r7, #12]
    BaseType_t xAlreadyYielded = pdFALSE;
 8005aaa:	2300      	movs	r3, #0
 8005aac:	60bb      	str	r3, [r7, #8]

    /* If uxSchedulerSuspended is zero then this function does not match a
     * previous call to vTaskSuspendAll(). */
    configASSERT( uxSchedulerSuspended );
 8005aae:	4b41      	ldr	r3, [pc, #260]	; (8005bb4 <xTaskResumeAll+0x114>)
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	2b00      	cmp	r3, #0
 8005ab4:	d10a      	bne.n	8005acc <xTaskResumeAll+0x2c>
        __asm volatile
 8005ab6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005aba:	f383 8811 	msr	BASEPRI, r3
 8005abe:	f3bf 8f6f 	isb	sy
 8005ac2:	f3bf 8f4f 	dsb	sy
 8005ac6:	603b      	str	r3, [r7, #0]
    }
 8005ac8:	bf00      	nop
 8005aca:	e7fe      	b.n	8005aca <xTaskResumeAll+0x2a>
    /* It is possible that an ISR caused a task to be removed from an event
     * list while the scheduler was suspended.  If this was the case then the
     * removed task will have been added to the xPendingReadyList.  Once the
     * scheduler has been resumed it is safe to move all the pending ready
     * tasks from this list into their appropriate ready list. */
    taskENTER_CRITICAL();
 8005acc:	f001 fc32 	bl	8007334 <vPortEnterCritical>
    {
        --uxSchedulerSuspended;
 8005ad0:	4b38      	ldr	r3, [pc, #224]	; (8005bb4 <xTaskResumeAll+0x114>)
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	3b01      	subs	r3, #1
 8005ad6:	4a37      	ldr	r2, [pc, #220]	; (8005bb4 <xTaskResumeAll+0x114>)
 8005ad8:	6013      	str	r3, [r2, #0]

        if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005ada:	4b36      	ldr	r3, [pc, #216]	; (8005bb4 <xTaskResumeAll+0x114>)
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	2b00      	cmp	r3, #0
 8005ae0:	d161      	bne.n	8005ba6 <xTaskResumeAll+0x106>
        {
            if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8005ae2:	4b35      	ldr	r3, [pc, #212]	; (8005bb8 <xTaskResumeAll+0x118>)
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	2b00      	cmp	r3, #0
 8005ae8:	d05d      	beq.n	8005ba6 <xTaskResumeAll+0x106>
            {
                /* Move any readied tasks from the pending list into the
                 * appropriate ready list. */
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005aea:	e02e      	b.n	8005b4a <xTaskResumeAll+0xaa>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005aec:	4b33      	ldr	r3, [pc, #204]	; (8005bbc <xTaskResumeAll+0x11c>)
 8005aee:	68db      	ldr	r3, [r3, #12]
 8005af0:	68db      	ldr	r3, [r3, #12]
 8005af2:	60fb      	str	r3, [r7, #12]
                    ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	3318      	adds	r3, #24
 8005af8:	4618      	mov	r0, r3
 8005afa:	f7ff f84d 	bl	8004b98 <uxListRemove>
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	3304      	adds	r3, #4
 8005b02:	4618      	mov	r0, r3
 8005b04:	f7ff f848 	bl	8004b98 <uxListRemove>
                    prvAddTaskToReadyList( pxTCB );
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b0c:	2201      	movs	r2, #1
 8005b0e:	409a      	lsls	r2, r3
 8005b10:	4b2b      	ldr	r3, [pc, #172]	; (8005bc0 <xTaskResumeAll+0x120>)
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	4313      	orrs	r3, r2
 8005b16:	4a2a      	ldr	r2, [pc, #168]	; (8005bc0 <xTaskResumeAll+0x120>)
 8005b18:	6013      	str	r3, [r2, #0]
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005b1e:	4613      	mov	r3, r2
 8005b20:	009b      	lsls	r3, r3, #2
 8005b22:	4413      	add	r3, r2
 8005b24:	009b      	lsls	r3, r3, #2
 8005b26:	4a27      	ldr	r2, [pc, #156]	; (8005bc4 <xTaskResumeAll+0x124>)
 8005b28:	441a      	add	r2, r3
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	3304      	adds	r3, #4
 8005b2e:	4619      	mov	r1, r3
 8005b30:	4610      	mov	r0, r2
 8005b32:	f7fe ffd4 	bl	8004ade <vListInsertEnd>

                    /* If the moved task has a priority higher than the current
                     * task then a yield must be performed. */
                    if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005b3a:	4b23      	ldr	r3, [pc, #140]	; (8005bc8 <xTaskResumeAll+0x128>)
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b40:	429a      	cmp	r2, r3
 8005b42:	d302      	bcc.n	8005b4a <xTaskResumeAll+0xaa>
                    {
                        xYieldPending = pdTRUE;
 8005b44:	4b21      	ldr	r3, [pc, #132]	; (8005bcc <xTaskResumeAll+0x12c>)
 8005b46:	2201      	movs	r2, #1
 8005b48:	601a      	str	r2, [r3, #0]
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005b4a:	4b1c      	ldr	r3, [pc, #112]	; (8005bbc <xTaskResumeAll+0x11c>)
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	2b00      	cmp	r3, #0
 8005b50:	d1cc      	bne.n	8005aec <xTaskResumeAll+0x4c>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( pxTCB != NULL )
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	2b00      	cmp	r3, #0
 8005b56:	d001      	beq.n	8005b5c <xTaskResumeAll+0xbc>
                     * which may have prevented the next unblock time from being
                     * re-calculated, in which case re-calculate it now.  Mainly
                     * important for low power tickless implementations, where
                     * this can prevent an unnecessary exit from low power
                     * state. */
                    prvResetNextTaskUnblockTime();
 8005b58:	f000 fb32 	bl	80061c0 <prvResetNextTaskUnblockTime>
                /* If any ticks occurred while the scheduler was suspended then
                 * they should be processed now.  This ensures the tick count does
                 * not  slip, and that any delayed tasks are resumed at the correct
                 * time. */
                {
                    TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8005b5c:	4b1c      	ldr	r3, [pc, #112]	; (8005bd0 <xTaskResumeAll+0x130>)
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	607b      	str	r3, [r7, #4]

                    if( xPendedCounts > ( TickType_t ) 0U )
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	2b00      	cmp	r3, #0
 8005b66:	d010      	beq.n	8005b8a <xTaskResumeAll+0xea>
                    {
                        do
                        {
                            if( xTaskIncrementTick() != pdFALSE )
 8005b68:	f000 f846 	bl	8005bf8 <xTaskIncrementTick>
 8005b6c:	4603      	mov	r3, r0
 8005b6e:	2b00      	cmp	r3, #0
 8005b70:	d002      	beq.n	8005b78 <xTaskResumeAll+0xd8>
                            {
                                xYieldPending = pdTRUE;
 8005b72:	4b16      	ldr	r3, [pc, #88]	; (8005bcc <xTaskResumeAll+0x12c>)
 8005b74:	2201      	movs	r2, #1
 8005b76:	601a      	str	r2, [r3, #0]
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }

                            --xPendedCounts;
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	3b01      	subs	r3, #1
 8005b7c:	607b      	str	r3, [r7, #4]
                        } while( xPendedCounts > ( TickType_t ) 0U );
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	2b00      	cmp	r3, #0
 8005b82:	d1f1      	bne.n	8005b68 <xTaskResumeAll+0xc8>

                        xPendedTicks = 0;
 8005b84:	4b12      	ldr	r3, [pc, #72]	; (8005bd0 <xTaskResumeAll+0x130>)
 8005b86:	2200      	movs	r2, #0
 8005b88:	601a      	str	r2, [r3, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( xYieldPending != pdFALSE )
 8005b8a:	4b10      	ldr	r3, [pc, #64]	; (8005bcc <xTaskResumeAll+0x12c>)
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d009      	beq.n	8005ba6 <xTaskResumeAll+0x106>
                {
                    #if ( configUSE_PREEMPTION != 0 )
                        {
                            xAlreadyYielded = pdTRUE;
 8005b92:	2301      	movs	r3, #1
 8005b94:	60bb      	str	r3, [r7, #8]
                        }
                    #endif
                    taskYIELD_IF_USING_PREEMPTION();
 8005b96:	4b0f      	ldr	r3, [pc, #60]	; (8005bd4 <xTaskResumeAll+0x134>)
 8005b98:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005b9c:	601a      	str	r2, [r3, #0]
 8005b9e:	f3bf 8f4f 	dsb	sy
 8005ba2:	f3bf 8f6f 	isb	sy
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
    taskEXIT_CRITICAL();
 8005ba6:	f001 fbf5 	bl	8007394 <vPortExitCritical>

    return xAlreadyYielded;
 8005baa:	68bb      	ldr	r3, [r7, #8]
}
 8005bac:	4618      	mov	r0, r3
 8005bae:	3710      	adds	r7, #16
 8005bb0:	46bd      	mov	sp, r7
 8005bb2:	bd80      	pop	{r7, pc}
 8005bb4:	20000328 	.word	0x20000328
 8005bb8:	20000300 	.word	0x20000300
 8005bbc:	200002c0 	.word	0x200002c0
 8005bc0:	20000308 	.word	0x20000308
 8005bc4:	2000022c 	.word	0x2000022c
 8005bc8:	20000228 	.word	0x20000228
 8005bcc:	20000314 	.word	0x20000314
 8005bd0:	20000310 	.word	0x20000310
 8005bd4:	e000ed04 	.word	0xe000ed04

08005bd8 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8005bd8:	b480      	push	{r7}
 8005bda:	b083      	sub	sp, #12
 8005bdc:	af00      	add	r7, sp, #0
    TickType_t xTicks;

    /* Critical section required if running on a 16 bit processor. */
    portTICK_TYPE_ENTER_CRITICAL();
    {
        xTicks = xTickCount;
 8005bde:	4b05      	ldr	r3, [pc, #20]	; (8005bf4 <xTaskGetTickCount+0x1c>)
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	607b      	str	r3, [r7, #4]
    }
    portTICK_TYPE_EXIT_CRITICAL();

    return xTicks;
 8005be4:	687b      	ldr	r3, [r7, #4]
}
 8005be6:	4618      	mov	r0, r3
 8005be8:	370c      	adds	r7, #12
 8005bea:	46bd      	mov	sp, r7
 8005bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bf0:	4770      	bx	lr
 8005bf2:	bf00      	nop
 8005bf4:	20000304 	.word	0x20000304

08005bf8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8005bf8:	b580      	push	{r7, lr}
 8005bfa:	b086      	sub	sp, #24
 8005bfc:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 8005bfe:	2300      	movs	r3, #0
 8005c00:	617b      	str	r3, [r7, #20]
    /* Called by the portable layer each time a tick interrupt occurs.
     * Increments the tick then checks to see if the new tick value will cause any
     * tasks to be unblocked. */
    traceTASK_INCREMENT_TICK( xTickCount );

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005c02:	4b4e      	ldr	r3, [pc, #312]	; (8005d3c <xTaskIncrementTick+0x144>)
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	2b00      	cmp	r3, #0
 8005c08:	f040 808e 	bne.w	8005d28 <xTaskIncrementTick+0x130>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8005c0c:	4b4c      	ldr	r3, [pc, #304]	; (8005d40 <xTaskIncrementTick+0x148>)
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	3301      	adds	r3, #1
 8005c12:	613b      	str	r3, [r7, #16]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 8005c14:	4a4a      	ldr	r2, [pc, #296]	; (8005d40 <xTaskIncrementTick+0x148>)
 8005c16:	693b      	ldr	r3, [r7, #16]
 8005c18:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8005c1a:	693b      	ldr	r3, [r7, #16]
 8005c1c:	2b00      	cmp	r3, #0
 8005c1e:	d120      	bne.n	8005c62 <xTaskIncrementTick+0x6a>
        {
            taskSWITCH_DELAYED_LISTS();
 8005c20:	4b48      	ldr	r3, [pc, #288]	; (8005d44 <xTaskIncrementTick+0x14c>)
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	d00a      	beq.n	8005c40 <xTaskIncrementTick+0x48>
        __asm volatile
 8005c2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c2e:	f383 8811 	msr	BASEPRI, r3
 8005c32:	f3bf 8f6f 	isb	sy
 8005c36:	f3bf 8f4f 	dsb	sy
 8005c3a:	603b      	str	r3, [r7, #0]
    }
 8005c3c:	bf00      	nop
 8005c3e:	e7fe      	b.n	8005c3e <xTaskIncrementTick+0x46>
 8005c40:	4b40      	ldr	r3, [pc, #256]	; (8005d44 <xTaskIncrementTick+0x14c>)
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	60fb      	str	r3, [r7, #12]
 8005c46:	4b40      	ldr	r3, [pc, #256]	; (8005d48 <xTaskIncrementTick+0x150>)
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	4a3e      	ldr	r2, [pc, #248]	; (8005d44 <xTaskIncrementTick+0x14c>)
 8005c4c:	6013      	str	r3, [r2, #0]
 8005c4e:	4a3e      	ldr	r2, [pc, #248]	; (8005d48 <xTaskIncrementTick+0x150>)
 8005c50:	68fb      	ldr	r3, [r7, #12]
 8005c52:	6013      	str	r3, [r2, #0]
 8005c54:	4b3d      	ldr	r3, [pc, #244]	; (8005d4c <xTaskIncrementTick+0x154>)
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	3301      	adds	r3, #1
 8005c5a:	4a3c      	ldr	r2, [pc, #240]	; (8005d4c <xTaskIncrementTick+0x154>)
 8005c5c:	6013      	str	r3, [r2, #0]
 8005c5e:	f000 faaf 	bl	80061c0 <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 8005c62:	4b3b      	ldr	r3, [pc, #236]	; (8005d50 <xTaskIncrementTick+0x158>)
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	693a      	ldr	r2, [r7, #16]
 8005c68:	429a      	cmp	r2, r3
 8005c6a:	d348      	bcc.n	8005cfe <xTaskIncrementTick+0x106>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005c6c:	4b35      	ldr	r3, [pc, #212]	; (8005d44 <xTaskIncrementTick+0x14c>)
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	2b00      	cmp	r3, #0
 8005c74:	d104      	bne.n	8005c80 <xTaskIncrementTick+0x88>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005c76:	4b36      	ldr	r3, [pc, #216]	; (8005d50 <xTaskIncrementTick+0x158>)
 8005c78:	f04f 32ff 	mov.w	r2, #4294967295
 8005c7c:	601a      	str	r2, [r3, #0]
                    break;
 8005c7e:	e03e      	b.n	8005cfe <xTaskIncrementTick+0x106>
                {
                    /* The delayed list is not empty, get the value of the
                     * item at the head of the delayed list.  This is the time
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005c80:	4b30      	ldr	r3, [pc, #192]	; (8005d44 <xTaskIncrementTick+0x14c>)
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	68db      	ldr	r3, [r3, #12]
 8005c86:	68db      	ldr	r3, [r3, #12]
 8005c88:	60bb      	str	r3, [r7, #8]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8005c8a:	68bb      	ldr	r3, [r7, #8]
 8005c8c:	685b      	ldr	r3, [r3, #4]
 8005c8e:	607b      	str	r3, [r7, #4]

                    if( xConstTickCount < xItemValue )
 8005c90:	693a      	ldr	r2, [r7, #16]
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	429a      	cmp	r2, r3
 8005c96:	d203      	bcs.n	8005ca0 <xTaskIncrementTick+0xa8>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 8005c98:	4a2d      	ldr	r2, [pc, #180]	; (8005d50 <xTaskIncrementTick+0x158>)
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	6013      	str	r3, [r2, #0]
                        break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8005c9e:	e02e      	b.n	8005cfe <xTaskIncrementTick+0x106>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005ca0:	68bb      	ldr	r3, [r7, #8]
 8005ca2:	3304      	adds	r3, #4
 8005ca4:	4618      	mov	r0, r3
 8005ca6:	f7fe ff77 	bl	8004b98 <uxListRemove>

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005caa:	68bb      	ldr	r3, [r7, #8]
 8005cac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005cae:	2b00      	cmp	r3, #0
 8005cb0:	d004      	beq.n	8005cbc <xTaskIncrementTick+0xc4>
                    {
                        ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005cb2:	68bb      	ldr	r3, [r7, #8]
 8005cb4:	3318      	adds	r3, #24
 8005cb6:	4618      	mov	r0, r3
 8005cb8:	f7fe ff6e 	bl	8004b98 <uxListRemove>
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 8005cbc:	68bb      	ldr	r3, [r7, #8]
 8005cbe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005cc0:	2201      	movs	r2, #1
 8005cc2:	409a      	lsls	r2, r3
 8005cc4:	4b23      	ldr	r3, [pc, #140]	; (8005d54 <xTaskIncrementTick+0x15c>)
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	4313      	orrs	r3, r2
 8005cca:	4a22      	ldr	r2, [pc, #136]	; (8005d54 <xTaskIncrementTick+0x15c>)
 8005ccc:	6013      	str	r3, [r2, #0]
 8005cce:	68bb      	ldr	r3, [r7, #8]
 8005cd0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005cd2:	4613      	mov	r3, r2
 8005cd4:	009b      	lsls	r3, r3, #2
 8005cd6:	4413      	add	r3, r2
 8005cd8:	009b      	lsls	r3, r3, #2
 8005cda:	4a1f      	ldr	r2, [pc, #124]	; (8005d58 <xTaskIncrementTick+0x160>)
 8005cdc:	441a      	add	r2, r3
 8005cde:	68bb      	ldr	r3, [r7, #8]
 8005ce0:	3304      	adds	r3, #4
 8005ce2:	4619      	mov	r1, r3
 8005ce4:	4610      	mov	r0, r2
 8005ce6:	f7fe fefa 	bl	8004ade <vListInsertEnd>
                        {
                            /* Preemption is on, but a context switch should
                             * only be performed if the unblocked task has a
                             * priority that is equal to or higher than the
                             * currently executing task. */
                            if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005cea:	68bb      	ldr	r3, [r7, #8]
 8005cec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005cee:	4b1b      	ldr	r3, [pc, #108]	; (8005d5c <xTaskIncrementTick+0x164>)
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005cf4:	429a      	cmp	r2, r3
 8005cf6:	d3b9      	bcc.n	8005c6c <xTaskIncrementTick+0x74>
                            {
                                xSwitchRequired = pdTRUE;
 8005cf8:	2301      	movs	r3, #1
 8005cfa:	617b      	str	r3, [r7, #20]
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005cfc:	e7b6      	b.n	8005c6c <xTaskIncrementTick+0x74>
        /* Tasks of equal priority to the currently running task will share
         * processing time (time slice) if preemption is on, and the application
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
            {
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8005cfe:	4b17      	ldr	r3, [pc, #92]	; (8005d5c <xTaskIncrementTick+0x164>)
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005d04:	4914      	ldr	r1, [pc, #80]	; (8005d58 <xTaskIncrementTick+0x160>)
 8005d06:	4613      	mov	r3, r2
 8005d08:	009b      	lsls	r3, r3, #2
 8005d0a:	4413      	add	r3, r2
 8005d0c:	009b      	lsls	r3, r3, #2
 8005d0e:	440b      	add	r3, r1
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	2b01      	cmp	r3, #1
 8005d14:	d901      	bls.n	8005d1a <xTaskIncrementTick+0x122>
                {
                    xSwitchRequired = pdTRUE;
 8005d16:	2301      	movs	r3, #1
 8005d18:	617b      	str	r3, [r7, #20]
            }
        #endif /* configUSE_TICK_HOOK */

        #if ( configUSE_PREEMPTION == 1 )
            {
                if( xYieldPending != pdFALSE )
 8005d1a:	4b11      	ldr	r3, [pc, #68]	; (8005d60 <xTaskIncrementTick+0x168>)
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	d007      	beq.n	8005d32 <xTaskIncrementTick+0x13a>
                {
                    xSwitchRequired = pdTRUE;
 8005d22:	2301      	movs	r3, #1
 8005d24:	617b      	str	r3, [r7, #20]
 8005d26:	e004      	b.n	8005d32 <xTaskIncrementTick+0x13a>
            }
        #endif /* configUSE_PREEMPTION */
    }
    else
    {
        ++xPendedTicks;
 8005d28:	4b0e      	ldr	r3, [pc, #56]	; (8005d64 <xTaskIncrementTick+0x16c>)
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	3301      	adds	r3, #1
 8005d2e:	4a0d      	ldr	r2, [pc, #52]	; (8005d64 <xTaskIncrementTick+0x16c>)
 8005d30:	6013      	str	r3, [r2, #0]
                vApplicationTickHook();
            }
        #endif
    }

    return xSwitchRequired;
 8005d32:	697b      	ldr	r3, [r7, #20]
}
 8005d34:	4618      	mov	r0, r3
 8005d36:	3718      	adds	r7, #24
 8005d38:	46bd      	mov	sp, r7
 8005d3a:	bd80      	pop	{r7, pc}
 8005d3c:	20000328 	.word	0x20000328
 8005d40:	20000304 	.word	0x20000304
 8005d44:	200002b8 	.word	0x200002b8
 8005d48:	200002bc 	.word	0x200002bc
 8005d4c:	20000318 	.word	0x20000318
 8005d50:	20000320 	.word	0x20000320
 8005d54:	20000308 	.word	0x20000308
 8005d58:	2000022c 	.word	0x2000022c
 8005d5c:	20000228 	.word	0x20000228
 8005d60:	20000314 	.word	0x20000314
 8005d64:	20000310 	.word	0x20000310

08005d68 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8005d68:	b480      	push	{r7}
 8005d6a:	b087      	sub	sp, #28
 8005d6c:	af00      	add	r7, sp, #0
    if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8005d6e:	4b27      	ldr	r3, [pc, #156]	; (8005e0c <vTaskSwitchContext+0xa4>)
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	2b00      	cmp	r3, #0
 8005d74:	d003      	beq.n	8005d7e <vTaskSwitchContext+0x16>
    {
        /* The scheduler is currently suspended - do not allow a context
         * switch. */
        xYieldPending = pdTRUE;
 8005d76:	4b26      	ldr	r3, [pc, #152]	; (8005e10 <vTaskSwitchContext+0xa8>)
 8005d78:	2201      	movs	r2, #1
 8005d7a:	601a      	str	r2, [r3, #0]
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */
    }
}
 8005d7c:	e03f      	b.n	8005dfe <vTaskSwitchContext+0x96>
        xYieldPending = pdFALSE;
 8005d7e:	4b24      	ldr	r3, [pc, #144]	; (8005e10 <vTaskSwitchContext+0xa8>)
 8005d80:	2200      	movs	r2, #0
 8005d82:	601a      	str	r2, [r3, #0]
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005d84:	4b23      	ldr	r3, [pc, #140]	; (8005e14 <vTaskSwitchContext+0xac>)
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	60fb      	str	r3, [r7, #12]
            __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	fab3 f383 	clz	r3, r3
 8005d90:	72fb      	strb	r3, [r7, #11]
            return ucReturn;
 8005d92:	7afb      	ldrb	r3, [r7, #11]
 8005d94:	f1c3 031f 	rsb	r3, r3, #31
 8005d98:	617b      	str	r3, [r7, #20]
 8005d9a:	491f      	ldr	r1, [pc, #124]	; (8005e18 <vTaskSwitchContext+0xb0>)
 8005d9c:	697a      	ldr	r2, [r7, #20]
 8005d9e:	4613      	mov	r3, r2
 8005da0:	009b      	lsls	r3, r3, #2
 8005da2:	4413      	add	r3, r2
 8005da4:	009b      	lsls	r3, r3, #2
 8005da6:	440b      	add	r3, r1
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	2b00      	cmp	r3, #0
 8005dac:	d10a      	bne.n	8005dc4 <vTaskSwitchContext+0x5c>
        __asm volatile
 8005dae:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005db2:	f383 8811 	msr	BASEPRI, r3
 8005db6:	f3bf 8f6f 	isb	sy
 8005dba:	f3bf 8f4f 	dsb	sy
 8005dbe:	607b      	str	r3, [r7, #4]
    }
 8005dc0:	bf00      	nop
 8005dc2:	e7fe      	b.n	8005dc2 <vTaskSwitchContext+0x5a>
 8005dc4:	697a      	ldr	r2, [r7, #20]
 8005dc6:	4613      	mov	r3, r2
 8005dc8:	009b      	lsls	r3, r3, #2
 8005dca:	4413      	add	r3, r2
 8005dcc:	009b      	lsls	r3, r3, #2
 8005dce:	4a12      	ldr	r2, [pc, #72]	; (8005e18 <vTaskSwitchContext+0xb0>)
 8005dd0:	4413      	add	r3, r2
 8005dd2:	613b      	str	r3, [r7, #16]
 8005dd4:	693b      	ldr	r3, [r7, #16]
 8005dd6:	685b      	ldr	r3, [r3, #4]
 8005dd8:	685a      	ldr	r2, [r3, #4]
 8005dda:	693b      	ldr	r3, [r7, #16]
 8005ddc:	605a      	str	r2, [r3, #4]
 8005dde:	693b      	ldr	r3, [r7, #16]
 8005de0:	685a      	ldr	r2, [r3, #4]
 8005de2:	693b      	ldr	r3, [r7, #16]
 8005de4:	3308      	adds	r3, #8
 8005de6:	429a      	cmp	r2, r3
 8005de8:	d104      	bne.n	8005df4 <vTaskSwitchContext+0x8c>
 8005dea:	693b      	ldr	r3, [r7, #16]
 8005dec:	685b      	ldr	r3, [r3, #4]
 8005dee:	685a      	ldr	r2, [r3, #4]
 8005df0:	693b      	ldr	r3, [r7, #16]
 8005df2:	605a      	str	r2, [r3, #4]
 8005df4:	693b      	ldr	r3, [r7, #16]
 8005df6:	685b      	ldr	r3, [r3, #4]
 8005df8:	68db      	ldr	r3, [r3, #12]
 8005dfa:	4a08      	ldr	r2, [pc, #32]	; (8005e1c <vTaskSwitchContext+0xb4>)
 8005dfc:	6013      	str	r3, [r2, #0]
}
 8005dfe:	bf00      	nop
 8005e00:	371c      	adds	r7, #28
 8005e02:	46bd      	mov	sp, r7
 8005e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e08:	4770      	bx	lr
 8005e0a:	bf00      	nop
 8005e0c:	20000328 	.word	0x20000328
 8005e10:	20000314 	.word	0x20000314
 8005e14:	20000308 	.word	0x20000308
 8005e18:	2000022c 	.word	0x2000022c
 8005e1c:	20000228 	.word	0x20000228

08005e20 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList,
                            const TickType_t xTicksToWait )
{
 8005e20:	b580      	push	{r7, lr}
 8005e22:	b084      	sub	sp, #16
 8005e24:	af00      	add	r7, sp, #0
 8005e26:	6078      	str	r0, [r7, #4]
 8005e28:	6039      	str	r1, [r7, #0]
    configASSERT( pxEventList );
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	2b00      	cmp	r3, #0
 8005e2e:	d10a      	bne.n	8005e46 <vTaskPlaceOnEventList+0x26>
        __asm volatile
 8005e30:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e34:	f383 8811 	msr	BASEPRI, r3
 8005e38:	f3bf 8f6f 	isb	sy
 8005e3c:	f3bf 8f4f 	dsb	sy
 8005e40:	60fb      	str	r3, [r7, #12]
    }
 8005e42:	bf00      	nop
 8005e44:	e7fe      	b.n	8005e44 <vTaskPlaceOnEventList+0x24>

    /* Place the event list item of the TCB in the appropriate event list.
     * This is placed in the list in priority order so the highest priority task
     * is the first to be woken by the event.  The queue that contains the event
     * list is locked, preventing simultaneous access from interrupts. */
    vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005e46:	4b07      	ldr	r3, [pc, #28]	; (8005e64 <vTaskPlaceOnEventList+0x44>)
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	3318      	adds	r3, #24
 8005e4c:	4619      	mov	r1, r3
 8005e4e:	6878      	ldr	r0, [r7, #4]
 8005e50:	f7fe fe69 	bl	8004b26 <vListInsert>

    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8005e54:	2101      	movs	r1, #1
 8005e56:	6838      	ldr	r0, [r7, #0]
 8005e58:	f000 fcc8 	bl	80067ec <prvAddCurrentTaskToDelayedList>
}
 8005e5c:	bf00      	nop
 8005e5e:	3710      	adds	r7, #16
 8005e60:	46bd      	mov	sp, r7
 8005e62:	bd80      	pop	{r7, pc}
 8005e64:	20000228 	.word	0x20000228

08005e68 <vTaskPlaceOnEventListRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vTaskPlaceOnEventListRestricted( List_t * const pxEventList,
                                          TickType_t xTicksToWait,
                                          const BaseType_t xWaitIndefinitely )
    {
 8005e68:	b580      	push	{r7, lr}
 8005e6a:	b086      	sub	sp, #24
 8005e6c:	af00      	add	r7, sp, #0
 8005e6e:	60f8      	str	r0, [r7, #12]
 8005e70:	60b9      	str	r1, [r7, #8]
 8005e72:	607a      	str	r2, [r7, #4]
        configASSERT( pxEventList );
 8005e74:	68fb      	ldr	r3, [r7, #12]
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	d10a      	bne.n	8005e90 <vTaskPlaceOnEventListRestricted+0x28>
        __asm volatile
 8005e7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e7e:	f383 8811 	msr	BASEPRI, r3
 8005e82:	f3bf 8f6f 	isb	sy
 8005e86:	f3bf 8f4f 	dsb	sy
 8005e8a:	617b      	str	r3, [r7, #20]
    }
 8005e8c:	bf00      	nop
 8005e8e:	e7fe      	b.n	8005e8e <vTaskPlaceOnEventListRestricted+0x26>

        /* Place the event list item of the TCB in the appropriate event list.
         * In this case it is assume that this is the only task that is going to
         * be waiting on this event list, so the faster vListInsertEnd() function
         * can be used in place of vListInsert. */
        vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005e90:	4b0a      	ldr	r3, [pc, #40]	; (8005ebc <vTaskPlaceOnEventListRestricted+0x54>)
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	3318      	adds	r3, #24
 8005e96:	4619      	mov	r1, r3
 8005e98:	68f8      	ldr	r0, [r7, #12]
 8005e9a:	f7fe fe20 	bl	8004ade <vListInsertEnd>

        /* If the task should block indefinitely then set the block time to a
         * value that will be recognised as an indefinite delay inside the
         * prvAddCurrentTaskToDelayedList() function. */
        if( xWaitIndefinitely != pdFALSE )
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	2b00      	cmp	r3, #0
 8005ea2:	d002      	beq.n	8005eaa <vTaskPlaceOnEventListRestricted+0x42>
        {
            xTicksToWait = portMAX_DELAY;
 8005ea4:	f04f 33ff 	mov.w	r3, #4294967295
 8005ea8:	60bb      	str	r3, [r7, #8]
        }

        traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
        prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8005eaa:	6879      	ldr	r1, [r7, #4]
 8005eac:	68b8      	ldr	r0, [r7, #8]
 8005eae:	f000 fc9d 	bl	80067ec <prvAddCurrentTaskToDelayedList>
    }
 8005eb2:	bf00      	nop
 8005eb4:	3718      	adds	r7, #24
 8005eb6:	46bd      	mov	sp, r7
 8005eb8:	bd80      	pop	{r7, pc}
 8005eba:	bf00      	nop
 8005ebc:	20000228 	.word	0x20000228

08005ec0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8005ec0:	b580      	push	{r7, lr}
 8005ec2:	b086      	sub	sp, #24
 8005ec4:	af00      	add	r7, sp, #0
 8005ec6:	6078      	str	r0, [r7, #4]
     * get called - the lock count on the queue will get modified instead.  This
     * means exclusive access to the event list is guaranteed here.
     *
     * This function assumes that a check has already been made to ensure that
     * pxEventList is not empty. */
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	68db      	ldr	r3, [r3, #12]
 8005ecc:	68db      	ldr	r3, [r3, #12]
 8005ece:	613b      	str	r3, [r7, #16]
    configASSERT( pxUnblockedTCB );
 8005ed0:	693b      	ldr	r3, [r7, #16]
 8005ed2:	2b00      	cmp	r3, #0
 8005ed4:	d10a      	bne.n	8005eec <xTaskRemoveFromEventList+0x2c>
        __asm volatile
 8005ed6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005eda:	f383 8811 	msr	BASEPRI, r3
 8005ede:	f3bf 8f6f 	isb	sy
 8005ee2:	f3bf 8f4f 	dsb	sy
 8005ee6:	60fb      	str	r3, [r7, #12]
    }
 8005ee8:	bf00      	nop
 8005eea:	e7fe      	b.n	8005eea <xTaskRemoveFromEventList+0x2a>
    ( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8005eec:	693b      	ldr	r3, [r7, #16]
 8005eee:	3318      	adds	r3, #24
 8005ef0:	4618      	mov	r0, r3
 8005ef2:	f7fe fe51 	bl	8004b98 <uxListRemove>

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005ef6:	4b1d      	ldr	r3, [pc, #116]	; (8005f6c <xTaskRemoveFromEventList+0xac>)
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	2b00      	cmp	r3, #0
 8005efc:	d11c      	bne.n	8005f38 <xTaskRemoveFromEventList+0x78>
    {
        ( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8005efe:	693b      	ldr	r3, [r7, #16]
 8005f00:	3304      	adds	r3, #4
 8005f02:	4618      	mov	r0, r3
 8005f04:	f7fe fe48 	bl	8004b98 <uxListRemove>
        prvAddTaskToReadyList( pxUnblockedTCB );
 8005f08:	693b      	ldr	r3, [r7, #16]
 8005f0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f0c:	2201      	movs	r2, #1
 8005f0e:	409a      	lsls	r2, r3
 8005f10:	4b17      	ldr	r3, [pc, #92]	; (8005f70 <xTaskRemoveFromEventList+0xb0>)
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	4313      	orrs	r3, r2
 8005f16:	4a16      	ldr	r2, [pc, #88]	; (8005f70 <xTaskRemoveFromEventList+0xb0>)
 8005f18:	6013      	str	r3, [r2, #0]
 8005f1a:	693b      	ldr	r3, [r7, #16]
 8005f1c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005f1e:	4613      	mov	r3, r2
 8005f20:	009b      	lsls	r3, r3, #2
 8005f22:	4413      	add	r3, r2
 8005f24:	009b      	lsls	r3, r3, #2
 8005f26:	4a13      	ldr	r2, [pc, #76]	; (8005f74 <xTaskRemoveFromEventList+0xb4>)
 8005f28:	441a      	add	r2, r3
 8005f2a:	693b      	ldr	r3, [r7, #16]
 8005f2c:	3304      	adds	r3, #4
 8005f2e:	4619      	mov	r1, r3
 8005f30:	4610      	mov	r0, r2
 8005f32:	f7fe fdd4 	bl	8004ade <vListInsertEnd>
 8005f36:	e005      	b.n	8005f44 <xTaskRemoveFromEventList+0x84>
    }
    else
    {
        /* The delayed and ready lists cannot be accessed, so hold this task
         * pending until the scheduler is resumed. */
        vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8005f38:	693b      	ldr	r3, [r7, #16]
 8005f3a:	3318      	adds	r3, #24
 8005f3c:	4619      	mov	r1, r3
 8005f3e:	480e      	ldr	r0, [pc, #56]	; (8005f78 <xTaskRemoveFromEventList+0xb8>)
 8005f40:	f7fe fdcd 	bl	8004ade <vListInsertEnd>
    }

    if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8005f44:	693b      	ldr	r3, [r7, #16]
 8005f46:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005f48:	4b0c      	ldr	r3, [pc, #48]	; (8005f7c <xTaskRemoveFromEventList+0xbc>)
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f4e:	429a      	cmp	r2, r3
 8005f50:	d905      	bls.n	8005f5e <xTaskRemoveFromEventList+0x9e>
    {
        /* Return true if the task removed from the event list has a higher
         * priority than the calling task.  This allows the calling task to know if
         * it should force a context switch now. */
        xReturn = pdTRUE;
 8005f52:	2301      	movs	r3, #1
 8005f54:	617b      	str	r3, [r7, #20]

        /* Mark that a yield is pending in case the user is not using the
         * "xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
        xYieldPending = pdTRUE;
 8005f56:	4b0a      	ldr	r3, [pc, #40]	; (8005f80 <xTaskRemoveFromEventList+0xc0>)
 8005f58:	2201      	movs	r2, #1
 8005f5a:	601a      	str	r2, [r3, #0]
 8005f5c:	e001      	b.n	8005f62 <xTaskRemoveFromEventList+0xa2>
    }
    else
    {
        xReturn = pdFALSE;
 8005f5e:	2300      	movs	r3, #0
 8005f60:	617b      	str	r3, [r7, #20]
    }

    return xReturn;
 8005f62:	697b      	ldr	r3, [r7, #20]
}
 8005f64:	4618      	mov	r0, r3
 8005f66:	3718      	adds	r7, #24
 8005f68:	46bd      	mov	sp, r7
 8005f6a:	bd80      	pop	{r7, pc}
 8005f6c:	20000328 	.word	0x20000328
 8005f70:	20000308 	.word	0x20000308
 8005f74:	2000022c 	.word	0x2000022c
 8005f78:	200002c0 	.word	0x200002c0
 8005f7c:	20000228 	.word	0x20000228
 8005f80:	20000314 	.word	0x20000314

08005f84 <vTaskInternalSetTimeOutState>:
    taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8005f84:	b480      	push	{r7}
 8005f86:	b083      	sub	sp, #12
 8005f88:	af00      	add	r7, sp, #0
 8005f8a:	6078      	str	r0, [r7, #4]
    /* For internal use only as it does not use a critical section. */
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 8005f8c:	4b06      	ldr	r3, [pc, #24]	; (8005fa8 <vTaskInternalSetTimeOutState+0x24>)
 8005f8e:	681a      	ldr	r2, [r3, #0]
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	601a      	str	r2, [r3, #0]
    pxTimeOut->xTimeOnEntering = xTickCount;
 8005f94:	4b05      	ldr	r3, [pc, #20]	; (8005fac <vTaskInternalSetTimeOutState+0x28>)
 8005f96:	681a      	ldr	r2, [r3, #0]
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	605a      	str	r2, [r3, #4]
}
 8005f9c:	bf00      	nop
 8005f9e:	370c      	adds	r7, #12
 8005fa0:	46bd      	mov	sp, r7
 8005fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fa6:	4770      	bx	lr
 8005fa8:	20000318 	.word	0x20000318
 8005fac:	20000304 	.word	0x20000304

08005fb0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
                                 TickType_t * const pxTicksToWait )
{
 8005fb0:	b580      	push	{r7, lr}
 8005fb2:	b088      	sub	sp, #32
 8005fb4:	af00      	add	r7, sp, #0
 8005fb6:	6078      	str	r0, [r7, #4]
 8005fb8:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;

    configASSERT( pxTimeOut );
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	2b00      	cmp	r3, #0
 8005fbe:	d10a      	bne.n	8005fd6 <xTaskCheckForTimeOut+0x26>
        __asm volatile
 8005fc0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005fc4:	f383 8811 	msr	BASEPRI, r3
 8005fc8:	f3bf 8f6f 	isb	sy
 8005fcc:	f3bf 8f4f 	dsb	sy
 8005fd0:	613b      	str	r3, [r7, #16]
    }
 8005fd2:	bf00      	nop
 8005fd4:	e7fe      	b.n	8005fd4 <xTaskCheckForTimeOut+0x24>
    configASSERT( pxTicksToWait );
 8005fd6:	683b      	ldr	r3, [r7, #0]
 8005fd8:	2b00      	cmp	r3, #0
 8005fda:	d10a      	bne.n	8005ff2 <xTaskCheckForTimeOut+0x42>
        __asm volatile
 8005fdc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005fe0:	f383 8811 	msr	BASEPRI, r3
 8005fe4:	f3bf 8f6f 	isb	sy
 8005fe8:	f3bf 8f4f 	dsb	sy
 8005fec:	60fb      	str	r3, [r7, #12]
    }
 8005fee:	bf00      	nop
 8005ff0:	e7fe      	b.n	8005ff0 <xTaskCheckForTimeOut+0x40>

    taskENTER_CRITICAL();
 8005ff2:	f001 f99f 	bl	8007334 <vPortEnterCritical>
    {
        /* Minor optimisation.  The tick count cannot change in this block. */
        const TickType_t xConstTickCount = xTickCount;
 8005ff6:	4b1f      	ldr	r3, [pc, #124]	; (8006074 <xTaskCheckForTimeOut+0xc4>)
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	61bb      	str	r3, [r7, #24]
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	685b      	ldr	r3, [r3, #4]
 8006000:	69ba      	ldr	r2, [r7, #24]
 8006002:	1ad3      	subs	r3, r2, r3
 8006004:	617b      	str	r3, [r7, #20]
            }
            else
        #endif

        #if ( INCLUDE_vTaskSuspend == 1 )
            if( *pxTicksToWait == portMAX_DELAY )
 8006006:	683b      	ldr	r3, [r7, #0]
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800600e:	d102      	bne.n	8006016 <xTaskCheckForTimeOut+0x66>
            {
                /* If INCLUDE_vTaskSuspend is set to 1 and the block time
                 * specified is the maximum block time then the task should block
                 * indefinitely, and therefore never time out. */
                xReturn = pdFALSE;
 8006010:	2300      	movs	r3, #0
 8006012:	61fb      	str	r3, [r7, #28]
 8006014:	e026      	b.n	8006064 <xTaskCheckForTimeOut+0xb4>
            }
            else
        #endif

        if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	681a      	ldr	r2, [r3, #0]
 800601a:	4b17      	ldr	r3, [pc, #92]	; (8006078 <xTaskCheckForTimeOut+0xc8>)
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	429a      	cmp	r2, r3
 8006020:	d00a      	beq.n	8006038 <xTaskCheckForTimeOut+0x88>
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	685b      	ldr	r3, [r3, #4]
 8006026:	69ba      	ldr	r2, [r7, #24]
 8006028:	429a      	cmp	r2, r3
 800602a:	d305      	bcc.n	8006038 <xTaskCheckForTimeOut+0x88>
            /* The tick count is greater than the time at which
             * vTaskSetTimeout() was called, but has also overflowed since
             * vTaskSetTimeOut() was called.  It must have wrapped all the way
             * around and gone past again. This passed since vTaskSetTimeout()
             * was called. */
            xReturn = pdTRUE;
 800602c:	2301      	movs	r3, #1
 800602e:	61fb      	str	r3, [r7, #28]
            *pxTicksToWait = ( TickType_t ) 0;
 8006030:	683b      	ldr	r3, [r7, #0]
 8006032:	2200      	movs	r2, #0
 8006034:	601a      	str	r2, [r3, #0]
 8006036:	e015      	b.n	8006064 <xTaskCheckForTimeOut+0xb4>
        }
        else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8006038:	683b      	ldr	r3, [r7, #0]
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	697a      	ldr	r2, [r7, #20]
 800603e:	429a      	cmp	r2, r3
 8006040:	d20b      	bcs.n	800605a <xTaskCheckForTimeOut+0xaa>
        {
            /* Not a genuine timeout. Adjust parameters for time remaining. */
            *pxTicksToWait -= xElapsedTime;
 8006042:	683b      	ldr	r3, [r7, #0]
 8006044:	681a      	ldr	r2, [r3, #0]
 8006046:	697b      	ldr	r3, [r7, #20]
 8006048:	1ad2      	subs	r2, r2, r3
 800604a:	683b      	ldr	r3, [r7, #0]
 800604c:	601a      	str	r2, [r3, #0]
            vTaskInternalSetTimeOutState( pxTimeOut );
 800604e:	6878      	ldr	r0, [r7, #4]
 8006050:	f7ff ff98 	bl	8005f84 <vTaskInternalSetTimeOutState>
            xReturn = pdFALSE;
 8006054:	2300      	movs	r3, #0
 8006056:	61fb      	str	r3, [r7, #28]
 8006058:	e004      	b.n	8006064 <xTaskCheckForTimeOut+0xb4>
        }
        else
        {
            *pxTicksToWait = ( TickType_t ) 0;
 800605a:	683b      	ldr	r3, [r7, #0]
 800605c:	2200      	movs	r2, #0
 800605e:	601a      	str	r2, [r3, #0]
            xReturn = pdTRUE;
 8006060:	2301      	movs	r3, #1
 8006062:	61fb      	str	r3, [r7, #28]
        }
    }
    taskEXIT_CRITICAL();
 8006064:	f001 f996 	bl	8007394 <vPortExitCritical>

    return xReturn;
 8006068:	69fb      	ldr	r3, [r7, #28]
}
 800606a:	4618      	mov	r0, r3
 800606c:	3720      	adds	r7, #32
 800606e:	46bd      	mov	sp, r7
 8006070:	bd80      	pop	{r7, pc}
 8006072:	bf00      	nop
 8006074:	20000304 	.word	0x20000304
 8006078:	20000318 	.word	0x20000318

0800607c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800607c:	b480      	push	{r7}
 800607e:	af00      	add	r7, sp, #0
    xYieldPending = pdTRUE;
 8006080:	4b03      	ldr	r3, [pc, #12]	; (8006090 <vTaskMissedYield+0x14>)
 8006082:	2201      	movs	r2, #1
 8006084:	601a      	str	r2, [r3, #0]
}
 8006086:	bf00      	nop
 8006088:	46bd      	mov	sp, r7
 800608a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800608e:	4770      	bx	lr
 8006090:	20000314 	.word	0x20000314

08006094 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8006094:	b580      	push	{r7, lr}
 8006096:	b082      	sub	sp, #8
 8006098:	af00      	add	r7, sp, #0
 800609a:	6078      	str	r0, [r7, #4]

    for( ; ; )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 800609c:	f000 f852 	bl	8006144 <prvCheckTasksWaitingTermination>
                 *
                 * A critical region is not required here as we are just reading from
                 * the list, and an occasional incorrect value will not matter.  If
                 * the ready list at the idle priority contains more than one task
                 * then a task other than the idle task is ready to execute. */
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80060a0:	4b06      	ldr	r3, [pc, #24]	; (80060bc <prvIdleTask+0x28>)
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	2b01      	cmp	r3, #1
 80060a6:	d9f9      	bls.n	800609c <prvIdleTask+0x8>
                {
                    taskYIELD();
 80060a8:	4b05      	ldr	r3, [pc, #20]	; (80060c0 <prvIdleTask+0x2c>)
 80060aa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80060ae:	601a      	str	r2, [r3, #0]
 80060b0:	f3bf 8f4f 	dsb	sy
 80060b4:	f3bf 8f6f 	isb	sy
        prvCheckTasksWaitingTermination();
 80060b8:	e7f0      	b.n	800609c <prvIdleTask+0x8>
 80060ba:	bf00      	nop
 80060bc:	2000022c 	.word	0x2000022c
 80060c0:	e000ed04 	.word	0xe000ed04

080060c4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80060c4:	b580      	push	{r7, lr}
 80060c6:	b082      	sub	sp, #8
 80060c8:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80060ca:	2300      	movs	r3, #0
 80060cc:	607b      	str	r3, [r7, #4]
 80060ce:	e00c      	b.n	80060ea <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80060d0:	687a      	ldr	r2, [r7, #4]
 80060d2:	4613      	mov	r3, r2
 80060d4:	009b      	lsls	r3, r3, #2
 80060d6:	4413      	add	r3, r2
 80060d8:	009b      	lsls	r3, r3, #2
 80060da:	4a12      	ldr	r2, [pc, #72]	; (8006124 <prvInitialiseTaskLists+0x60>)
 80060dc:	4413      	add	r3, r2
 80060de:	4618      	mov	r0, r3
 80060e0:	f7fe fcd0 	bl	8004a84 <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	3301      	adds	r3, #1
 80060e8:	607b      	str	r3, [r7, #4]
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	2b04      	cmp	r3, #4
 80060ee:	d9ef      	bls.n	80060d0 <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 80060f0:	480d      	ldr	r0, [pc, #52]	; (8006128 <prvInitialiseTaskLists+0x64>)
 80060f2:	f7fe fcc7 	bl	8004a84 <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 80060f6:	480d      	ldr	r0, [pc, #52]	; (800612c <prvInitialiseTaskLists+0x68>)
 80060f8:	f7fe fcc4 	bl	8004a84 <vListInitialise>
    vListInitialise( &xPendingReadyList );
 80060fc:	480c      	ldr	r0, [pc, #48]	; (8006130 <prvInitialiseTaskLists+0x6c>)
 80060fe:	f7fe fcc1 	bl	8004a84 <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
        {
            vListInitialise( &xTasksWaitingTermination );
 8006102:	480c      	ldr	r0, [pc, #48]	; (8006134 <prvInitialiseTaskLists+0x70>)
 8006104:	f7fe fcbe 	bl	8004a84 <vListInitialise>
        }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            vListInitialise( &xSuspendedTaskList );
 8006108:	480b      	ldr	r0, [pc, #44]	; (8006138 <prvInitialiseTaskLists+0x74>)
 800610a:	f7fe fcbb 	bl	8004a84 <vListInitialise>
        }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 800610e:	4b0b      	ldr	r3, [pc, #44]	; (800613c <prvInitialiseTaskLists+0x78>)
 8006110:	4a05      	ldr	r2, [pc, #20]	; (8006128 <prvInitialiseTaskLists+0x64>)
 8006112:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8006114:	4b0a      	ldr	r3, [pc, #40]	; (8006140 <prvInitialiseTaskLists+0x7c>)
 8006116:	4a05      	ldr	r2, [pc, #20]	; (800612c <prvInitialiseTaskLists+0x68>)
 8006118:	601a      	str	r2, [r3, #0]
}
 800611a:	bf00      	nop
 800611c:	3708      	adds	r7, #8
 800611e:	46bd      	mov	sp, r7
 8006120:	bd80      	pop	{r7, pc}
 8006122:	bf00      	nop
 8006124:	2000022c 	.word	0x2000022c
 8006128:	20000290 	.word	0x20000290
 800612c:	200002a4 	.word	0x200002a4
 8006130:	200002c0 	.word	0x200002c0
 8006134:	200002d4 	.word	0x200002d4
 8006138:	200002ec 	.word	0x200002ec
 800613c:	200002b8 	.word	0x200002b8
 8006140:	200002bc 	.word	0x200002bc

08006144 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8006144:	b580      	push	{r7, lr}
 8006146:	b082      	sub	sp, #8
 8006148:	af00      	add	r7, sp, #0
        {
            TCB_t * pxTCB;

            /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
             * being called too often in the idle task. */
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800614a:	e019      	b.n	8006180 <prvCheckTasksWaitingTermination+0x3c>
            {
                taskENTER_CRITICAL();
 800614c:	f001 f8f2 	bl	8007334 <vPortEnterCritical>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006150:	4b10      	ldr	r3, [pc, #64]	; (8006194 <prvCheckTasksWaitingTermination+0x50>)
 8006152:	68db      	ldr	r3, [r3, #12]
 8006154:	68db      	ldr	r3, [r3, #12]
 8006156:	607b      	str	r3, [r7, #4]
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	3304      	adds	r3, #4
 800615c:	4618      	mov	r0, r3
 800615e:	f7fe fd1b 	bl	8004b98 <uxListRemove>
                    --uxCurrentNumberOfTasks;
 8006162:	4b0d      	ldr	r3, [pc, #52]	; (8006198 <prvCheckTasksWaitingTermination+0x54>)
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	3b01      	subs	r3, #1
 8006168:	4a0b      	ldr	r2, [pc, #44]	; (8006198 <prvCheckTasksWaitingTermination+0x54>)
 800616a:	6013      	str	r3, [r2, #0]
                    --uxDeletedTasksWaitingCleanUp;
 800616c:	4b0b      	ldr	r3, [pc, #44]	; (800619c <prvCheckTasksWaitingTermination+0x58>)
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	3b01      	subs	r3, #1
 8006172:	4a0a      	ldr	r2, [pc, #40]	; (800619c <prvCheckTasksWaitingTermination+0x58>)
 8006174:	6013      	str	r3, [r2, #0]
                }
                taskEXIT_CRITICAL();
 8006176:	f001 f90d 	bl	8007394 <vPortExitCritical>

                prvDeleteTCB( pxTCB );
 800617a:	6878      	ldr	r0, [r7, #4]
 800617c:	f000 f810 	bl	80061a0 <prvDeleteTCB>
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006180:	4b06      	ldr	r3, [pc, #24]	; (800619c <prvCheckTasksWaitingTermination+0x58>)
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	2b00      	cmp	r3, #0
 8006186:	d1e1      	bne.n	800614c <prvCheckTasksWaitingTermination+0x8>
            }
        }
    #endif /* INCLUDE_vTaskDelete */
}
 8006188:	bf00      	nop
 800618a:	bf00      	nop
 800618c:	3708      	adds	r7, #8
 800618e:	46bd      	mov	sp, r7
 8006190:	bd80      	pop	{r7, pc}
 8006192:	bf00      	nop
 8006194:	200002d4 	.word	0x200002d4
 8006198:	20000300 	.word	0x20000300
 800619c:	200002e8 	.word	0x200002e8

080061a0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 80061a0:	b580      	push	{r7, lr}
 80061a2:	b082      	sub	sp, #8
 80061a4:	af00      	add	r7, sp, #0
 80061a6:	6078      	str	r0, [r7, #4]

        #if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
            {
                /* The task can only have been allocated dynamically - free both
                 * the stack and TCB. */
                vPortFree( pxTCB->pxStack );
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80061ac:	4618      	mov	r0, r3
 80061ae:	f001 fac5 	bl	800773c <vPortFree>
                vPortFree( pxTCB );
 80061b2:	6878      	ldr	r0, [r7, #4]
 80061b4:	f001 fac2 	bl	800773c <vPortFree>
                    configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 80061b8:	bf00      	nop
 80061ba:	3708      	adds	r7, #8
 80061bc:	46bd      	mov	sp, r7
 80061be:	bd80      	pop	{r7, pc}

080061c0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80061c0:	b480      	push	{r7}
 80061c2:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80061c4:	4b0a      	ldr	r3, [pc, #40]	; (80061f0 <prvResetNextTaskUnblockTime+0x30>)
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	2b00      	cmp	r3, #0
 80061cc:	d104      	bne.n	80061d8 <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 80061ce:	4b09      	ldr	r3, [pc, #36]	; (80061f4 <prvResetNextTaskUnblockTime+0x34>)
 80061d0:	f04f 32ff 	mov.w	r2, #4294967295
 80061d4:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 80061d6:	e005      	b.n	80061e4 <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 80061d8:	4b05      	ldr	r3, [pc, #20]	; (80061f0 <prvResetNextTaskUnblockTime+0x30>)
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	68db      	ldr	r3, [r3, #12]
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	4a04      	ldr	r2, [pc, #16]	; (80061f4 <prvResetNextTaskUnblockTime+0x34>)
 80061e2:	6013      	str	r3, [r2, #0]
}
 80061e4:	bf00      	nop
 80061e6:	46bd      	mov	sp, r7
 80061e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ec:	4770      	bx	lr
 80061ee:	bf00      	nop
 80061f0:	200002b8 	.word	0x200002b8
 80061f4:	20000320 	.word	0x20000320

080061f8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

    BaseType_t xTaskGetSchedulerState( void )
    {
 80061f8:	b480      	push	{r7}
 80061fa:	b083      	sub	sp, #12
 80061fc:	af00      	add	r7, sp, #0
        BaseType_t xReturn;

        if( xSchedulerRunning == pdFALSE )
 80061fe:	4b0b      	ldr	r3, [pc, #44]	; (800622c <xTaskGetSchedulerState+0x34>)
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	2b00      	cmp	r3, #0
 8006204:	d102      	bne.n	800620c <xTaskGetSchedulerState+0x14>
        {
            xReturn = taskSCHEDULER_NOT_STARTED;
 8006206:	2301      	movs	r3, #1
 8006208:	607b      	str	r3, [r7, #4]
 800620a:	e008      	b.n	800621e <xTaskGetSchedulerState+0x26>
        }
        else
        {
            if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800620c:	4b08      	ldr	r3, [pc, #32]	; (8006230 <xTaskGetSchedulerState+0x38>)
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	2b00      	cmp	r3, #0
 8006212:	d102      	bne.n	800621a <xTaskGetSchedulerState+0x22>
            {
                xReturn = taskSCHEDULER_RUNNING;
 8006214:	2302      	movs	r3, #2
 8006216:	607b      	str	r3, [r7, #4]
 8006218:	e001      	b.n	800621e <xTaskGetSchedulerState+0x26>
            }
            else
            {
                xReturn = taskSCHEDULER_SUSPENDED;
 800621a:	2300      	movs	r3, #0
 800621c:	607b      	str	r3, [r7, #4]
            }
        }

        return xReturn;
 800621e:	687b      	ldr	r3, [r7, #4]
    }
 8006220:	4618      	mov	r0, r3
 8006222:	370c      	adds	r7, #12
 8006224:	46bd      	mov	sp, r7
 8006226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800622a:	4770      	bx	lr
 800622c:	2000030c 	.word	0x2000030c
 8006230:	20000328 	.word	0x20000328

08006234 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
    {
 8006234:	b580      	push	{r7, lr}
 8006236:	b086      	sub	sp, #24
 8006238:	af00      	add	r7, sp, #0
 800623a:	6078      	str	r0, [r7, #4]
        TCB_t * const pxTCB = pxMutexHolder;
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	613b      	str	r3, [r7, #16]
        BaseType_t xReturn = pdFALSE;
 8006240:	2300      	movs	r3, #0
 8006242:	617b      	str	r3, [r7, #20]

        if( pxMutexHolder != NULL )
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	2b00      	cmp	r3, #0
 8006248:	d063      	beq.n	8006312 <xTaskPriorityDisinherit+0xde>
        {
            /* A task can only have an inherited priority if it holds the mutex.
             * If the mutex is held by a task then it cannot be given from an
             * interrupt, and if a mutex is given by the holding task then it must
             * be the running state task. */
            configASSERT( pxTCB == pxCurrentTCB );
 800624a:	4b34      	ldr	r3, [pc, #208]	; (800631c <xTaskPriorityDisinherit+0xe8>)
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	693a      	ldr	r2, [r7, #16]
 8006250:	429a      	cmp	r2, r3
 8006252:	d00a      	beq.n	800626a <xTaskPriorityDisinherit+0x36>
        __asm volatile
 8006254:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006258:	f383 8811 	msr	BASEPRI, r3
 800625c:	f3bf 8f6f 	isb	sy
 8006260:	f3bf 8f4f 	dsb	sy
 8006264:	60fb      	str	r3, [r7, #12]
    }
 8006266:	bf00      	nop
 8006268:	e7fe      	b.n	8006268 <xTaskPriorityDisinherit+0x34>
            configASSERT( pxTCB->uxMutexesHeld );
 800626a:	693b      	ldr	r3, [r7, #16]
 800626c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800626e:	2b00      	cmp	r3, #0
 8006270:	d10a      	bne.n	8006288 <xTaskPriorityDisinherit+0x54>
        __asm volatile
 8006272:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006276:	f383 8811 	msr	BASEPRI, r3
 800627a:	f3bf 8f6f 	isb	sy
 800627e:	f3bf 8f4f 	dsb	sy
 8006282:	60bb      	str	r3, [r7, #8]
    }
 8006284:	bf00      	nop
 8006286:	e7fe      	b.n	8006286 <xTaskPriorityDisinherit+0x52>
            ( pxTCB->uxMutexesHeld )--;
 8006288:	693b      	ldr	r3, [r7, #16]
 800628a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800628c:	1e5a      	subs	r2, r3, #1
 800628e:	693b      	ldr	r3, [r7, #16]
 8006290:	64da      	str	r2, [r3, #76]	; 0x4c

            /* Has the holder of the mutex inherited the priority of another
             * task? */
            if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8006292:	693b      	ldr	r3, [r7, #16]
 8006294:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006296:	693b      	ldr	r3, [r7, #16]
 8006298:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800629a:	429a      	cmp	r2, r3
 800629c:	d039      	beq.n	8006312 <xTaskPriorityDisinherit+0xde>
            {
                /* Only disinherit if no other mutexes are held. */
                if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800629e:	693b      	ldr	r3, [r7, #16]
 80062a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80062a2:	2b00      	cmp	r3, #0
 80062a4:	d135      	bne.n	8006312 <xTaskPriorityDisinherit+0xde>
                    /* A task can only have an inherited priority if it holds
                     * the mutex.  If the mutex is held by a task then it cannot be
                     * given from an interrupt, and if a mutex is given by the
                     * holding task then it must be the running state task.  Remove
                     * the holding task from the ready list. */
                    if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80062a6:	693b      	ldr	r3, [r7, #16]
 80062a8:	3304      	adds	r3, #4
 80062aa:	4618      	mov	r0, r3
 80062ac:	f7fe fc74 	bl	8004b98 <uxListRemove>
 80062b0:	4603      	mov	r3, r0
 80062b2:	2b00      	cmp	r3, #0
 80062b4:	d10a      	bne.n	80062cc <xTaskPriorityDisinherit+0x98>
                    {
                        portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 80062b6:	693b      	ldr	r3, [r7, #16]
 80062b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80062ba:	2201      	movs	r2, #1
 80062bc:	fa02 f303 	lsl.w	r3, r2, r3
 80062c0:	43da      	mvns	r2, r3
 80062c2:	4b17      	ldr	r3, [pc, #92]	; (8006320 <xTaskPriorityDisinherit+0xec>)
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	4013      	ands	r3, r2
 80062c8:	4a15      	ldr	r2, [pc, #84]	; (8006320 <xTaskPriorityDisinherit+0xec>)
 80062ca:	6013      	str	r3, [r2, #0]
                    }

                    /* Disinherit the priority before adding the task into the
                     * new  ready list. */
                    traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
                    pxTCB->uxPriority = pxTCB->uxBasePriority;
 80062cc:	693b      	ldr	r3, [r7, #16]
 80062ce:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80062d0:	693b      	ldr	r3, [r7, #16]
 80062d2:	62da      	str	r2, [r3, #44]	; 0x2c

                    /* Reset the event list item value.  It cannot be in use for
                     * any other purpose if this task is running, and it must be
                     * running to give back the mutex. */
                    listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80062d4:	693b      	ldr	r3, [r7, #16]
 80062d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80062d8:	f1c3 0205 	rsb	r2, r3, #5
 80062dc:	693b      	ldr	r3, [r7, #16]
 80062de:	619a      	str	r2, [r3, #24]
                    prvReaddTaskToReadyList( pxTCB );
 80062e0:	693b      	ldr	r3, [r7, #16]
 80062e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80062e4:	2201      	movs	r2, #1
 80062e6:	409a      	lsls	r2, r3
 80062e8:	4b0d      	ldr	r3, [pc, #52]	; (8006320 <xTaskPriorityDisinherit+0xec>)
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	4313      	orrs	r3, r2
 80062ee:	4a0c      	ldr	r2, [pc, #48]	; (8006320 <xTaskPriorityDisinherit+0xec>)
 80062f0:	6013      	str	r3, [r2, #0]
 80062f2:	693b      	ldr	r3, [r7, #16]
 80062f4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80062f6:	4613      	mov	r3, r2
 80062f8:	009b      	lsls	r3, r3, #2
 80062fa:	4413      	add	r3, r2
 80062fc:	009b      	lsls	r3, r3, #2
 80062fe:	4a09      	ldr	r2, [pc, #36]	; (8006324 <xTaskPriorityDisinherit+0xf0>)
 8006300:	441a      	add	r2, r3
 8006302:	693b      	ldr	r3, [r7, #16]
 8006304:	3304      	adds	r3, #4
 8006306:	4619      	mov	r1, r3
 8006308:	4610      	mov	r0, r2
 800630a:	f7fe fbe8 	bl	8004ade <vListInsertEnd>
                     * in an order different to that in which they were taken.
                     * If a context switch did not occur when the first mutex was
                     * returned, even if a task was waiting on it, then a context
                     * switch should occur when the last mutex is returned whether
                     * a task is waiting on it or not. */
                    xReturn = pdTRUE;
 800630e:	2301      	movs	r3, #1
 8006310:	617b      	str	r3, [r7, #20]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 8006312:	697b      	ldr	r3, [r7, #20]
    }
 8006314:	4618      	mov	r0, r3
 8006316:	3718      	adds	r7, #24
 8006318:	46bd      	mov	sp, r7
 800631a:	bd80      	pop	{r7, pc}
 800631c:	20000228 	.word	0x20000228
 8006320:	20000308 	.word	0x20000308
 8006324:	2000022c 	.word	0x2000022c

08006328 <xTaskGenericNotifyWait>:
    BaseType_t xTaskGenericNotifyWait( UBaseType_t uxIndexToWait,
                                       uint32_t ulBitsToClearOnEntry,
                                       uint32_t ulBitsToClearOnExit,
                                       uint32_t * pulNotificationValue,
                                       TickType_t xTicksToWait )
    {
 8006328:	b580      	push	{r7, lr}
 800632a:	b086      	sub	sp, #24
 800632c:	af00      	add	r7, sp, #0
 800632e:	60f8      	str	r0, [r7, #12]
 8006330:	60b9      	str	r1, [r7, #8]
 8006332:	607a      	str	r2, [r7, #4]
 8006334:	603b      	str	r3, [r7, #0]
        BaseType_t xReturn;

        configASSERT( uxIndexToWait < configTASK_NOTIFICATION_ARRAY_ENTRIES );
 8006336:	68fb      	ldr	r3, [r7, #12]
 8006338:	2b00      	cmp	r3, #0
 800633a:	d00a      	beq.n	8006352 <xTaskGenericNotifyWait+0x2a>
        __asm volatile
 800633c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006340:	f383 8811 	msr	BASEPRI, r3
 8006344:	f3bf 8f6f 	isb	sy
 8006348:	f3bf 8f4f 	dsb	sy
 800634c:	613b      	str	r3, [r7, #16]
    }
 800634e:	bf00      	nop
 8006350:	e7fe      	b.n	8006350 <xTaskGenericNotifyWait+0x28>

        taskENTER_CRITICAL();
 8006352:	f000 ffef 	bl	8007334 <vPortEnterCritical>
        {
            /* Only block if a notification is not already pending. */
            if( pxCurrentTCB->ucNotifyState[ uxIndexToWait ] != taskNOTIFICATION_RECEIVED )
 8006356:	4b32      	ldr	r3, [pc, #200]	; (8006420 <xTaskGenericNotifyWait+0xf8>)
 8006358:	681a      	ldr	r2, [r3, #0]
 800635a:	68fb      	ldr	r3, [r7, #12]
 800635c:	4413      	add	r3, r2
 800635e:	3354      	adds	r3, #84	; 0x54
 8006360:	781b      	ldrb	r3, [r3, #0]
 8006362:	b2db      	uxtb	r3, r3
 8006364:	2b02      	cmp	r3, #2
 8006366:	d022      	beq.n	80063ae <xTaskGenericNotifyWait+0x86>
            {
                /* Clear bits in the task's notification value as bits may get
                 * set  by the notifying task or interrupt.  This can be used to
                 * clear the value to zero. */
                pxCurrentTCB->ulNotifiedValue[ uxIndexToWait ] &= ~ulBitsToClearOnEntry;
 8006368:	4b2d      	ldr	r3, [pc, #180]	; (8006420 <xTaskGenericNotifyWait+0xf8>)
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	68fa      	ldr	r2, [r7, #12]
 800636e:	3214      	adds	r2, #20
 8006370:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006374:	68ba      	ldr	r2, [r7, #8]
 8006376:	43d2      	mvns	r2, r2
 8006378:	4011      	ands	r1, r2
 800637a:	68fa      	ldr	r2, [r7, #12]
 800637c:	3214      	adds	r2, #20
 800637e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

                /* Mark this task as waiting for a notification. */
                pxCurrentTCB->ucNotifyState[ uxIndexToWait ] = taskWAITING_NOTIFICATION;
 8006382:	4b27      	ldr	r3, [pc, #156]	; (8006420 <xTaskGenericNotifyWait+0xf8>)
 8006384:	681a      	ldr	r2, [r3, #0]
 8006386:	68fb      	ldr	r3, [r7, #12]
 8006388:	4413      	add	r3, r2
 800638a:	3354      	adds	r3, #84	; 0x54
 800638c:	2201      	movs	r2, #1
 800638e:	701a      	strb	r2, [r3, #0]

                if( xTicksToWait > ( TickType_t ) 0 )
 8006390:	6a3b      	ldr	r3, [r7, #32]
 8006392:	2b00      	cmp	r3, #0
 8006394:	d00b      	beq.n	80063ae <xTaskGenericNotifyWait+0x86>
                {
                    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8006396:	2101      	movs	r1, #1
 8006398:	6a38      	ldr	r0, [r7, #32]
 800639a:	f000 fa27 	bl	80067ec <prvAddCurrentTaskToDelayedList>

                    /* All ports are written to allow a yield in a critical
                     * section (some will yield immediately, others wait until the
                     * critical section exits) - but it is not something that
                     * application code should ever do. */
                    portYIELD_WITHIN_API();
 800639e:	4b21      	ldr	r3, [pc, #132]	; (8006424 <xTaskGenericNotifyWait+0xfc>)
 80063a0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80063a4:	601a      	str	r2, [r3, #0]
 80063a6:	f3bf 8f4f 	dsb	sy
 80063aa:	f3bf 8f6f 	isb	sy
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 80063ae:	f000 fff1 	bl	8007394 <vPortExitCritical>

        taskENTER_CRITICAL();
 80063b2:	f000 ffbf 	bl	8007334 <vPortEnterCritical>
        {
            traceTASK_NOTIFY_WAIT(  );

            if( pulNotificationValue != NULL )
 80063b6:	683b      	ldr	r3, [r7, #0]
 80063b8:	2b00      	cmp	r3, #0
 80063ba:	d007      	beq.n	80063cc <xTaskGenericNotifyWait+0xa4>
            {
                /* Output the current notification value, which may or may not
                 * have changed. */
                *pulNotificationValue = pxCurrentTCB->ulNotifiedValue[ uxIndexToWait ];
 80063bc:	4b18      	ldr	r3, [pc, #96]	; (8006420 <xTaskGenericNotifyWait+0xf8>)
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	68fa      	ldr	r2, [r7, #12]
 80063c2:	3214      	adds	r2, #20
 80063c4:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80063c8:	683b      	ldr	r3, [r7, #0]
 80063ca:	601a      	str	r2, [r3, #0]

            /* If ucNotifyValue is set then either the task never entered the
             * blocked state (because a notification was already pending) or the
             * task unblocked because of a notification.  Otherwise the task
             * unblocked because of a timeout. */
            if( pxCurrentTCB->ucNotifyState[ uxIndexToWait ] != taskNOTIFICATION_RECEIVED )
 80063cc:	4b14      	ldr	r3, [pc, #80]	; (8006420 <xTaskGenericNotifyWait+0xf8>)
 80063ce:	681a      	ldr	r2, [r3, #0]
 80063d0:	68fb      	ldr	r3, [r7, #12]
 80063d2:	4413      	add	r3, r2
 80063d4:	3354      	adds	r3, #84	; 0x54
 80063d6:	781b      	ldrb	r3, [r3, #0]
 80063d8:	b2db      	uxtb	r3, r3
 80063da:	2b02      	cmp	r3, #2
 80063dc:	d002      	beq.n	80063e4 <xTaskGenericNotifyWait+0xbc>
            {
                /* A notification was not received. */
                xReturn = pdFALSE;
 80063de:	2300      	movs	r3, #0
 80063e0:	617b      	str	r3, [r7, #20]
 80063e2:	e00e      	b.n	8006402 <xTaskGenericNotifyWait+0xda>
            }
            else
            {
                /* A notification was already pending or a notification was
                 * received while the task was waiting. */
                pxCurrentTCB->ulNotifiedValue[ uxIndexToWait ] &= ~ulBitsToClearOnExit;
 80063e4:	4b0e      	ldr	r3, [pc, #56]	; (8006420 <xTaskGenericNotifyWait+0xf8>)
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	68fa      	ldr	r2, [r7, #12]
 80063ea:	3214      	adds	r2, #20
 80063ec:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80063f0:	687a      	ldr	r2, [r7, #4]
 80063f2:	43d2      	mvns	r2, r2
 80063f4:	4011      	ands	r1, r2
 80063f6:	68fa      	ldr	r2, [r7, #12]
 80063f8:	3214      	adds	r2, #20
 80063fa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                xReturn = pdTRUE;
 80063fe:	2301      	movs	r3, #1
 8006400:	617b      	str	r3, [r7, #20]
            }

            pxCurrentTCB->ucNotifyState[ uxIndexToWait ] = taskNOT_WAITING_NOTIFICATION;
 8006402:	4b07      	ldr	r3, [pc, #28]	; (8006420 <xTaskGenericNotifyWait+0xf8>)
 8006404:	681a      	ldr	r2, [r3, #0]
 8006406:	68fb      	ldr	r3, [r7, #12]
 8006408:	4413      	add	r3, r2
 800640a:	3354      	adds	r3, #84	; 0x54
 800640c:	2200      	movs	r2, #0
 800640e:	701a      	strb	r2, [r3, #0]
        }
        taskEXIT_CRITICAL();
 8006410:	f000 ffc0 	bl	8007394 <vPortExitCritical>

        return xReturn;
 8006414:	697b      	ldr	r3, [r7, #20]
    }
 8006416:	4618      	mov	r0, r3
 8006418:	3718      	adds	r7, #24
 800641a:	46bd      	mov	sp, r7
 800641c:	bd80      	pop	{r7, pc}
 800641e:	bf00      	nop
 8006420:	20000228 	.word	0x20000228
 8006424:	e000ed04 	.word	0xe000ed04

08006428 <xTaskGenericNotify>:
    BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify,
                                   UBaseType_t uxIndexToNotify,
                                   uint32_t ulValue,
                                   eNotifyAction eAction,
                                   uint32_t * pulPreviousNotificationValue )
    {
 8006428:	b580      	push	{r7, lr}
 800642a:	b08c      	sub	sp, #48	; 0x30
 800642c:	af00      	add	r7, sp, #0
 800642e:	60f8      	str	r0, [r7, #12]
 8006430:	60b9      	str	r1, [r7, #8]
 8006432:	607a      	str	r2, [r7, #4]
 8006434:	70fb      	strb	r3, [r7, #3]
        TCB_t * pxTCB;
        BaseType_t xReturn = pdPASS;
 8006436:	2301      	movs	r3, #1
 8006438:	62fb      	str	r3, [r7, #44]	; 0x2c
        uint8_t ucOriginalNotifyState;

        configASSERT( uxIndexToNotify < configTASK_NOTIFICATION_ARRAY_ENTRIES );
 800643a:	68bb      	ldr	r3, [r7, #8]
 800643c:	2b00      	cmp	r3, #0
 800643e:	d00a      	beq.n	8006456 <xTaskGenericNotify+0x2e>
        __asm volatile
 8006440:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006444:	f383 8811 	msr	BASEPRI, r3
 8006448:	f3bf 8f6f 	isb	sy
 800644c:	f3bf 8f4f 	dsb	sy
 8006450:	623b      	str	r3, [r7, #32]
    }
 8006452:	bf00      	nop
 8006454:	e7fe      	b.n	8006454 <xTaskGenericNotify+0x2c>
        configASSERT( xTaskToNotify );
 8006456:	68fb      	ldr	r3, [r7, #12]
 8006458:	2b00      	cmp	r3, #0
 800645a:	d10a      	bne.n	8006472 <xTaskGenericNotify+0x4a>
        __asm volatile
 800645c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006460:	f383 8811 	msr	BASEPRI, r3
 8006464:	f3bf 8f6f 	isb	sy
 8006468:	f3bf 8f4f 	dsb	sy
 800646c:	61fb      	str	r3, [r7, #28]
    }
 800646e:	bf00      	nop
 8006470:	e7fe      	b.n	8006470 <xTaskGenericNotify+0x48>
        pxTCB = xTaskToNotify;
 8006472:	68fb      	ldr	r3, [r7, #12]
 8006474:	62bb      	str	r3, [r7, #40]	; 0x28

        taskENTER_CRITICAL();
 8006476:	f000 ff5d 	bl	8007334 <vPortEnterCritical>
        {
            if( pulPreviousNotificationValue != NULL )
 800647a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800647c:	2b00      	cmp	r3, #0
 800647e:	d006      	beq.n	800648e <xTaskGenericNotify+0x66>
            {
                *pulPreviousNotificationValue = pxTCB->ulNotifiedValue[ uxIndexToNotify ];
 8006480:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006482:	68ba      	ldr	r2, [r7, #8]
 8006484:	3214      	adds	r2, #20
 8006486:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800648a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800648c:	601a      	str	r2, [r3, #0]
            }

            ucOriginalNotifyState = pxTCB->ucNotifyState[ uxIndexToNotify ];
 800648e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006490:	68bb      	ldr	r3, [r7, #8]
 8006492:	4413      	add	r3, r2
 8006494:	3354      	adds	r3, #84	; 0x54
 8006496:	781b      	ldrb	r3, [r3, #0]
 8006498:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

            pxTCB->ucNotifyState[ uxIndexToNotify ] = taskNOTIFICATION_RECEIVED;
 800649c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800649e:	68bb      	ldr	r3, [r7, #8]
 80064a0:	4413      	add	r3, r2
 80064a2:	3354      	adds	r3, #84	; 0x54
 80064a4:	2202      	movs	r2, #2
 80064a6:	701a      	strb	r2, [r3, #0]

            switch( eAction )
 80064a8:	78fb      	ldrb	r3, [r7, #3]
 80064aa:	2b04      	cmp	r3, #4
 80064ac:	d83b      	bhi.n	8006526 <xTaskGenericNotify+0xfe>
 80064ae:	a201      	add	r2, pc, #4	; (adr r2, 80064b4 <xTaskGenericNotify+0x8c>)
 80064b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80064b4:	08006545 	.word	0x08006545
 80064b8:	080064c9 	.word	0x080064c9
 80064bc:	080064e5 	.word	0x080064e5
 80064c0:	080064fd 	.word	0x080064fd
 80064c4:	0800650b 	.word	0x0800650b
            {
                case eSetBits:
                    pxTCB->ulNotifiedValue[ uxIndexToNotify ] |= ulValue;
 80064c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80064ca:	68ba      	ldr	r2, [r7, #8]
 80064cc:	3214      	adds	r2, #20
 80064ce:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	ea42 0103 	orr.w	r1, r2, r3
 80064d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80064da:	68ba      	ldr	r2, [r7, #8]
 80064dc:	3214      	adds	r2, #20
 80064de:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    break;
 80064e2:	e032      	b.n	800654a <xTaskGenericNotify+0x122>

                case eIncrement:
                    ( pxTCB->ulNotifiedValue[ uxIndexToNotify ] )++;
 80064e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80064e6:	68ba      	ldr	r2, [r7, #8]
 80064e8:	3214      	adds	r2, #20
 80064ea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80064ee:	1c59      	adds	r1, r3, #1
 80064f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80064f2:	68ba      	ldr	r2, [r7, #8]
 80064f4:	3214      	adds	r2, #20
 80064f6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    break;
 80064fa:	e026      	b.n	800654a <xTaskGenericNotify+0x122>

                case eSetValueWithOverwrite:
                    pxTCB->ulNotifiedValue[ uxIndexToNotify ] = ulValue;
 80064fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80064fe:	68ba      	ldr	r2, [r7, #8]
 8006500:	3214      	adds	r2, #20
 8006502:	6879      	ldr	r1, [r7, #4]
 8006504:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    break;
 8006508:	e01f      	b.n	800654a <xTaskGenericNotify+0x122>

                case eSetValueWithoutOverwrite:

                    if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 800650a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800650e:	2b02      	cmp	r3, #2
 8006510:	d006      	beq.n	8006520 <xTaskGenericNotify+0xf8>
                    {
                        pxTCB->ulNotifiedValue[ uxIndexToNotify ] = ulValue;
 8006512:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006514:	68ba      	ldr	r2, [r7, #8]
 8006516:	3214      	adds	r2, #20
 8006518:	6879      	ldr	r1, [r7, #4]
 800651a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    {
                        /* The value could not be written to the task. */
                        xReturn = pdFAIL;
                    }

                    break;
 800651e:	e014      	b.n	800654a <xTaskGenericNotify+0x122>
                        xReturn = pdFAIL;
 8006520:	2300      	movs	r3, #0
 8006522:	62fb      	str	r3, [r7, #44]	; 0x2c
                    break;
 8006524:	e011      	b.n	800654a <xTaskGenericNotify+0x122>
                default:

                    /* Should not get here if all enums are handled.
                     * Artificially force an assert by testing a value the
                     * compiler can't assume is const. */
                    configASSERT( xTickCount == ( TickType_t ) 0 );
 8006526:	4b2b      	ldr	r3, [pc, #172]	; (80065d4 <xTaskGenericNotify+0x1ac>)
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	2b00      	cmp	r3, #0
 800652c:	d00c      	beq.n	8006548 <xTaskGenericNotify+0x120>
        __asm volatile
 800652e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006532:	f383 8811 	msr	BASEPRI, r3
 8006536:	f3bf 8f6f 	isb	sy
 800653a:	f3bf 8f4f 	dsb	sy
 800653e:	61bb      	str	r3, [r7, #24]
    }
 8006540:	bf00      	nop
 8006542:	e7fe      	b.n	8006542 <xTaskGenericNotify+0x11a>
                    break;
 8006544:	bf00      	nop
 8006546:	e000      	b.n	800654a <xTaskGenericNotify+0x122>

                    break;
 8006548:	bf00      	nop

            traceTASK_NOTIFY(  );

            /* If the task is in the blocked state specifically to wait for a
             * notification then unblock it now. */
            if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 800654a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800654e:	2b01      	cmp	r3, #1
 8006550:	d139      	bne.n	80065c6 <xTaskGenericNotify+0x19e>
            {
                ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006552:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006554:	3304      	adds	r3, #4
 8006556:	4618      	mov	r0, r3
 8006558:	f7fe fb1e 	bl	8004b98 <uxListRemove>
                prvAddTaskToReadyList( pxTCB );
 800655c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800655e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006560:	2201      	movs	r2, #1
 8006562:	409a      	lsls	r2, r3
 8006564:	4b1c      	ldr	r3, [pc, #112]	; (80065d8 <xTaskGenericNotify+0x1b0>)
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	4313      	orrs	r3, r2
 800656a:	4a1b      	ldr	r2, [pc, #108]	; (80065d8 <xTaskGenericNotify+0x1b0>)
 800656c:	6013      	str	r3, [r2, #0]
 800656e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006570:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006572:	4613      	mov	r3, r2
 8006574:	009b      	lsls	r3, r3, #2
 8006576:	4413      	add	r3, r2
 8006578:	009b      	lsls	r3, r3, #2
 800657a:	4a18      	ldr	r2, [pc, #96]	; (80065dc <xTaskGenericNotify+0x1b4>)
 800657c:	441a      	add	r2, r3
 800657e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006580:	3304      	adds	r3, #4
 8006582:	4619      	mov	r1, r3
 8006584:	4610      	mov	r0, r2
 8006586:	f7fe faaa 	bl	8004ade <vListInsertEnd>

                /* The task should not have been on an event list. */
                configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 800658a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800658c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800658e:	2b00      	cmp	r3, #0
 8006590:	d00a      	beq.n	80065a8 <xTaskGenericNotify+0x180>
        __asm volatile
 8006592:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006596:	f383 8811 	msr	BASEPRI, r3
 800659a:	f3bf 8f6f 	isb	sy
 800659e:	f3bf 8f4f 	dsb	sy
 80065a2:	617b      	str	r3, [r7, #20]
    }
 80065a4:	bf00      	nop
 80065a6:	e7fe      	b.n	80065a6 <xTaskGenericNotify+0x17e>
                         * earliest possible time. */
                        prvResetNextTaskUnblockTime();
                    }
                #endif

                if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 80065a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80065aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80065ac:	4b0c      	ldr	r3, [pc, #48]	; (80065e0 <xTaskGenericNotify+0x1b8>)
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80065b2:	429a      	cmp	r2, r3
 80065b4:	d907      	bls.n	80065c6 <xTaskGenericNotify+0x19e>
                {
                    /* The notified task has a priority above the currently
                     * executing task so a yield is required. */
                    taskYIELD_IF_USING_PREEMPTION();
 80065b6:	4b0b      	ldr	r3, [pc, #44]	; (80065e4 <xTaskGenericNotify+0x1bc>)
 80065b8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80065bc:	601a      	str	r2, [r3, #0]
 80065be:	f3bf 8f4f 	dsb	sy
 80065c2:	f3bf 8f6f 	isb	sy
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 80065c6:	f000 fee5 	bl	8007394 <vPortExitCritical>

        return xReturn;
 80065ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
 80065cc:	4618      	mov	r0, r3
 80065ce:	3730      	adds	r7, #48	; 0x30
 80065d0:	46bd      	mov	sp, r7
 80065d2:	bd80      	pop	{r7, pc}
 80065d4:	20000304 	.word	0x20000304
 80065d8:	20000308 	.word	0x20000308
 80065dc:	2000022c 	.word	0x2000022c
 80065e0:	20000228 	.word	0x20000228
 80065e4:	e000ed04 	.word	0xe000ed04

080065e8 <xTaskGenericNotifyFromISR>:
                                          UBaseType_t uxIndexToNotify,
                                          uint32_t ulValue,
                                          eNotifyAction eAction,
                                          uint32_t * pulPreviousNotificationValue,
                                          BaseType_t * pxHigherPriorityTaskWoken )
    {
 80065e8:	b580      	push	{r7, lr}
 80065ea:	b090      	sub	sp, #64	; 0x40
 80065ec:	af00      	add	r7, sp, #0
 80065ee:	60f8      	str	r0, [r7, #12]
 80065f0:	60b9      	str	r1, [r7, #8]
 80065f2:	607a      	str	r2, [r7, #4]
 80065f4:	70fb      	strb	r3, [r7, #3]
        TCB_t * pxTCB;
        uint8_t ucOriginalNotifyState;
        BaseType_t xReturn = pdPASS;
 80065f6:	2301      	movs	r3, #1
 80065f8:	63fb      	str	r3, [r7, #60]	; 0x3c
        UBaseType_t uxSavedInterruptStatus;

        configASSERT( xTaskToNotify );
 80065fa:	68fb      	ldr	r3, [r7, #12]
 80065fc:	2b00      	cmp	r3, #0
 80065fe:	d10a      	bne.n	8006616 <xTaskGenericNotifyFromISR+0x2e>
        __asm volatile
 8006600:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006604:	f383 8811 	msr	BASEPRI, r3
 8006608:	f3bf 8f6f 	isb	sy
 800660c:	f3bf 8f4f 	dsb	sy
 8006610:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
 8006612:	bf00      	nop
 8006614:	e7fe      	b.n	8006614 <xTaskGenericNotifyFromISR+0x2c>
        configASSERT( uxIndexToNotify < configTASK_NOTIFICATION_ARRAY_ENTRIES );
 8006616:	68bb      	ldr	r3, [r7, #8]
 8006618:	2b00      	cmp	r3, #0
 800661a:	d00a      	beq.n	8006632 <xTaskGenericNotifyFromISR+0x4a>
        __asm volatile
 800661c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006620:	f383 8811 	msr	BASEPRI, r3
 8006624:	f3bf 8f6f 	isb	sy
 8006628:	f3bf 8f4f 	dsb	sy
 800662c:	62bb      	str	r3, [r7, #40]	; 0x28
    }
 800662e:	bf00      	nop
 8006630:	e7fe      	b.n	8006630 <xTaskGenericNotifyFromISR+0x48>
         * below the maximum system call interrupt priority.  FreeRTOS maintains a
         * separate interrupt safe API to ensure interrupt entry is as fast and as
         * simple as possible.  More information (albeit Cortex-M specific) is
         * provided on the following link:
         * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
        portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006632:	f000 ff63 	bl	80074fc <vPortValidateInterruptPriority>

        pxTCB = xTaskToNotify;
 8006636:	68fb      	ldr	r3, [r7, #12]
 8006638:	63bb      	str	r3, [r7, #56]	; 0x38
        __asm volatile
 800663a:	f3ef 8211 	mrs	r2, BASEPRI
 800663e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006642:	f383 8811 	msr	BASEPRI, r3
 8006646:	f3bf 8f6f 	isb	sy
 800664a:	f3bf 8f4f 	dsb	sy
 800664e:	627a      	str	r2, [r7, #36]	; 0x24
 8006650:	623b      	str	r3, [r7, #32]
        return ulOriginalBASEPRI;
 8006652:	6a7b      	ldr	r3, [r7, #36]	; 0x24

        uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006654:	637b      	str	r3, [r7, #52]	; 0x34
        {
            if( pulPreviousNotificationValue != NULL )
 8006656:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006658:	2b00      	cmp	r3, #0
 800665a:	d006      	beq.n	800666a <xTaskGenericNotifyFromISR+0x82>
            {
                *pulPreviousNotificationValue = pxTCB->ulNotifiedValue[ uxIndexToNotify ];
 800665c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800665e:	68ba      	ldr	r2, [r7, #8]
 8006660:	3214      	adds	r2, #20
 8006662:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8006666:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006668:	601a      	str	r2, [r3, #0]
            }

            ucOriginalNotifyState = pxTCB->ucNotifyState[ uxIndexToNotify ];
 800666a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800666c:	68bb      	ldr	r3, [r7, #8]
 800666e:	4413      	add	r3, r2
 8006670:	3354      	adds	r3, #84	; 0x54
 8006672:	781b      	ldrb	r3, [r3, #0]
 8006674:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
            pxTCB->ucNotifyState[ uxIndexToNotify ] = taskNOTIFICATION_RECEIVED;
 8006678:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800667a:	68bb      	ldr	r3, [r7, #8]
 800667c:	4413      	add	r3, r2
 800667e:	3354      	adds	r3, #84	; 0x54
 8006680:	2202      	movs	r2, #2
 8006682:	701a      	strb	r2, [r3, #0]

            switch( eAction )
 8006684:	78fb      	ldrb	r3, [r7, #3]
 8006686:	2b04      	cmp	r3, #4
 8006688:	d83b      	bhi.n	8006702 <xTaskGenericNotifyFromISR+0x11a>
 800668a:	a201      	add	r2, pc, #4	; (adr r2, 8006690 <xTaskGenericNotifyFromISR+0xa8>)
 800668c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006690:	08006721 	.word	0x08006721
 8006694:	080066a5 	.word	0x080066a5
 8006698:	080066c1 	.word	0x080066c1
 800669c:	080066d9 	.word	0x080066d9
 80066a0:	080066e7 	.word	0x080066e7
            {
                case eSetBits:
                    pxTCB->ulNotifiedValue[ uxIndexToNotify ] |= ulValue;
 80066a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80066a6:	68ba      	ldr	r2, [r7, #8]
 80066a8:	3214      	adds	r2, #20
 80066aa:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	ea42 0103 	orr.w	r1, r2, r3
 80066b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80066b6:	68ba      	ldr	r2, [r7, #8]
 80066b8:	3214      	adds	r2, #20
 80066ba:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    break;
 80066be:	e032      	b.n	8006726 <xTaskGenericNotifyFromISR+0x13e>

                case eIncrement:
                    ( pxTCB->ulNotifiedValue[ uxIndexToNotify ] )++;
 80066c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80066c2:	68ba      	ldr	r2, [r7, #8]
 80066c4:	3214      	adds	r2, #20
 80066c6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80066ca:	1c59      	adds	r1, r3, #1
 80066cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80066ce:	68ba      	ldr	r2, [r7, #8]
 80066d0:	3214      	adds	r2, #20
 80066d2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    break;
 80066d6:	e026      	b.n	8006726 <xTaskGenericNotifyFromISR+0x13e>

                case eSetValueWithOverwrite:
                    pxTCB->ulNotifiedValue[ uxIndexToNotify ] = ulValue;
 80066d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80066da:	68ba      	ldr	r2, [r7, #8]
 80066dc:	3214      	adds	r2, #20
 80066de:	6879      	ldr	r1, [r7, #4]
 80066e0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    break;
 80066e4:	e01f      	b.n	8006726 <xTaskGenericNotifyFromISR+0x13e>

                case eSetValueWithoutOverwrite:

                    if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 80066e6:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80066ea:	2b02      	cmp	r3, #2
 80066ec:	d006      	beq.n	80066fc <xTaskGenericNotifyFromISR+0x114>
                    {
                        pxTCB->ulNotifiedValue[ uxIndexToNotify ] = ulValue;
 80066ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80066f0:	68ba      	ldr	r2, [r7, #8]
 80066f2:	3214      	adds	r2, #20
 80066f4:	6879      	ldr	r1, [r7, #4]
 80066f6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    {
                        /* The value could not be written to the task. */
                        xReturn = pdFAIL;
                    }

                    break;
 80066fa:	e014      	b.n	8006726 <xTaskGenericNotifyFromISR+0x13e>
                        xReturn = pdFAIL;
 80066fc:	2300      	movs	r3, #0
 80066fe:	63fb      	str	r3, [r7, #60]	; 0x3c
                    break;
 8006700:	e011      	b.n	8006726 <xTaskGenericNotifyFromISR+0x13e>
                default:

                    /* Should not get here if all enums are handled.
                     * Artificially force an assert by testing a value the
                     * compiler can't assume is const. */
                    configASSERT( xTickCount == ( TickType_t ) 0 );
 8006702:	4b33      	ldr	r3, [pc, #204]	; (80067d0 <xTaskGenericNotifyFromISR+0x1e8>)
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	2b00      	cmp	r3, #0
 8006708:	d00c      	beq.n	8006724 <xTaskGenericNotifyFromISR+0x13c>
        __asm volatile
 800670a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800670e:	f383 8811 	msr	BASEPRI, r3
 8006712:	f3bf 8f6f 	isb	sy
 8006716:	f3bf 8f4f 	dsb	sy
 800671a:	61fb      	str	r3, [r7, #28]
    }
 800671c:	bf00      	nop
 800671e:	e7fe      	b.n	800671e <xTaskGenericNotifyFromISR+0x136>
                    break;
 8006720:	bf00      	nop
 8006722:	e000      	b.n	8006726 <xTaskGenericNotifyFromISR+0x13e>
                    break;
 8006724:	bf00      	nop

            traceTASK_NOTIFY_FROM_ISR(  );

            /* If the task is in the blocked state specifically to wait for a
             * notification then unblock it now. */
            if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8006726:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800672a:	2b01      	cmp	r3, #1
 800672c:	d145      	bne.n	80067ba <xTaskGenericNotifyFromISR+0x1d2>
            {
                /* The task should not have been on an event list. */
                configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 800672e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006730:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006732:	2b00      	cmp	r3, #0
 8006734:	d00a      	beq.n	800674c <xTaskGenericNotifyFromISR+0x164>
        __asm volatile
 8006736:	f04f 0350 	mov.w	r3, #80	; 0x50
 800673a:	f383 8811 	msr	BASEPRI, r3
 800673e:	f3bf 8f6f 	isb	sy
 8006742:	f3bf 8f4f 	dsb	sy
 8006746:	61bb      	str	r3, [r7, #24]
    }
 8006748:	bf00      	nop
 800674a:	e7fe      	b.n	800674a <xTaskGenericNotifyFromISR+0x162>

                if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800674c:	4b21      	ldr	r3, [pc, #132]	; (80067d4 <xTaskGenericNotifyFromISR+0x1ec>)
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	2b00      	cmp	r3, #0
 8006752:	d11c      	bne.n	800678e <xTaskGenericNotifyFromISR+0x1a6>
                {
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006754:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006756:	3304      	adds	r3, #4
 8006758:	4618      	mov	r0, r3
 800675a:	f7fe fa1d 	bl	8004b98 <uxListRemove>
                    prvAddTaskToReadyList( pxTCB );
 800675e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006760:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006762:	2201      	movs	r2, #1
 8006764:	409a      	lsls	r2, r3
 8006766:	4b1c      	ldr	r3, [pc, #112]	; (80067d8 <xTaskGenericNotifyFromISR+0x1f0>)
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	4313      	orrs	r3, r2
 800676c:	4a1a      	ldr	r2, [pc, #104]	; (80067d8 <xTaskGenericNotifyFromISR+0x1f0>)
 800676e:	6013      	str	r3, [r2, #0]
 8006770:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006772:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006774:	4613      	mov	r3, r2
 8006776:	009b      	lsls	r3, r3, #2
 8006778:	4413      	add	r3, r2
 800677a:	009b      	lsls	r3, r3, #2
 800677c:	4a17      	ldr	r2, [pc, #92]	; (80067dc <xTaskGenericNotifyFromISR+0x1f4>)
 800677e:	441a      	add	r2, r3
 8006780:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006782:	3304      	adds	r3, #4
 8006784:	4619      	mov	r1, r3
 8006786:	4610      	mov	r0, r2
 8006788:	f7fe f9a9 	bl	8004ade <vListInsertEnd>
 800678c:	e005      	b.n	800679a <xTaskGenericNotifyFromISR+0x1b2>
                }
                else
                {
                    /* The delayed and ready lists cannot be accessed, so hold
                     * this task pending until the scheduler is resumed. */
                    vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 800678e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006790:	3318      	adds	r3, #24
 8006792:	4619      	mov	r1, r3
 8006794:	4812      	ldr	r0, [pc, #72]	; (80067e0 <xTaskGenericNotifyFromISR+0x1f8>)
 8006796:	f7fe f9a2 	bl	8004ade <vListInsertEnd>
                }

                if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800679a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800679c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800679e:	4b11      	ldr	r3, [pc, #68]	; (80067e4 <xTaskGenericNotifyFromISR+0x1fc>)
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80067a4:	429a      	cmp	r2, r3
 80067a6:	d908      	bls.n	80067ba <xTaskGenericNotifyFromISR+0x1d2>
                {
                    /* The notified task has a priority above the currently
                     * executing task so a yield is required. */
                    if( pxHigherPriorityTaskWoken != NULL )
 80067a8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80067aa:	2b00      	cmp	r3, #0
 80067ac:	d002      	beq.n	80067b4 <xTaskGenericNotifyFromISR+0x1cc>
                    {
                        *pxHigherPriorityTaskWoken = pdTRUE;
 80067ae:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80067b0:	2201      	movs	r2, #1
 80067b2:	601a      	str	r2, [r3, #0]
                    }

                    /* Mark that a yield is pending in case the user is not
                     * using the "xHigherPriorityTaskWoken" parameter to an ISR
                     * safe FreeRTOS function. */
                    xYieldPending = pdTRUE;
 80067b4:	4b0c      	ldr	r3, [pc, #48]	; (80067e8 <xTaskGenericNotifyFromISR+0x200>)
 80067b6:	2201      	movs	r2, #1
 80067b8:	601a      	str	r2, [r3, #0]
 80067ba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80067bc:	617b      	str	r3, [r7, #20]
        __asm volatile
 80067be:	697b      	ldr	r3, [r7, #20]
 80067c0:	f383 8811 	msr	BASEPRI, r3
    }
 80067c4:	bf00      	nop
                }
            }
        }
        portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

        return xReturn;
 80067c6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    }
 80067c8:	4618      	mov	r0, r3
 80067ca:	3740      	adds	r7, #64	; 0x40
 80067cc:	46bd      	mov	sp, r7
 80067ce:	bd80      	pop	{r7, pc}
 80067d0:	20000304 	.word	0x20000304
 80067d4:	20000328 	.word	0x20000328
 80067d8:	20000308 	.word	0x20000308
 80067dc:	2000022c 	.word	0x2000022c
 80067e0:	200002c0 	.word	0x200002c0
 80067e4:	20000228 	.word	0x20000228
 80067e8:	20000314 	.word	0x20000314

080067ec <prvAddCurrentTaskToDelayedList>:
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 80067ec:	b580      	push	{r7, lr}
 80067ee:	b084      	sub	sp, #16
 80067f0:	af00      	add	r7, sp, #0
 80067f2:	6078      	str	r0, [r7, #4]
 80067f4:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 80067f6:	4b29      	ldr	r3, [pc, #164]	; (800689c <prvAddCurrentTaskToDelayedList+0xb0>)
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	60fb      	str	r3, [r7, #12]
        }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80067fc:	4b28      	ldr	r3, [pc, #160]	; (80068a0 <prvAddCurrentTaskToDelayedList+0xb4>)
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	3304      	adds	r3, #4
 8006802:	4618      	mov	r0, r3
 8006804:	f7fe f9c8 	bl	8004b98 <uxListRemove>
 8006808:	4603      	mov	r3, r0
 800680a:	2b00      	cmp	r3, #0
 800680c:	d10b      	bne.n	8006826 <prvAddCurrentTaskToDelayedList+0x3a>
    {
        /* The current task must be in a ready list, so there is no need to
         * check, and the port reset macro can be called directly. */
        portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800680e:	4b24      	ldr	r3, [pc, #144]	; (80068a0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006810:	681b      	ldr	r3, [r3, #0]
 8006812:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006814:	2201      	movs	r2, #1
 8006816:	fa02 f303 	lsl.w	r3, r2, r3
 800681a:	43da      	mvns	r2, r3
 800681c:	4b21      	ldr	r3, [pc, #132]	; (80068a4 <prvAddCurrentTaskToDelayedList+0xb8>)
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	4013      	ands	r3, r2
 8006822:	4a20      	ldr	r2, [pc, #128]	; (80068a4 <prvAddCurrentTaskToDelayedList+0xb8>)
 8006824:	6013      	str	r3, [r2, #0]
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	f1b3 3fff 	cmp.w	r3, #4294967295
 800682c:	d10a      	bne.n	8006844 <prvAddCurrentTaskToDelayedList+0x58>
 800682e:	683b      	ldr	r3, [r7, #0]
 8006830:	2b00      	cmp	r3, #0
 8006832:	d007      	beq.n	8006844 <prvAddCurrentTaskToDelayedList+0x58>
            {
                /* Add the task to the suspended task list instead of a delayed task
                 * list to ensure it is not woken by a timing event.  It will block
                 * indefinitely. */
				traceMOVED_TASK_TO_SUSPENDED_LIST(pxCurrentTCB);
                vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006834:	4b1a      	ldr	r3, [pc, #104]	; (80068a0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	3304      	adds	r3, #4
 800683a:	4619      	mov	r1, r3
 800683c:	481a      	ldr	r0, [pc, #104]	; (80068a8 <prvAddCurrentTaskToDelayedList+0xbc>)
 800683e:	f7fe f94e 	bl	8004ade <vListInsertEnd>

            /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
            ( void ) xCanBlockIndefinitely;
        }
    #endif /* INCLUDE_vTaskSuspend */
}
 8006842:	e026      	b.n	8006892 <prvAddCurrentTaskToDelayedList+0xa6>
                xTimeToWake = xConstTickCount + xTicksToWait;
 8006844:	68fa      	ldr	r2, [r7, #12]
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	4413      	add	r3, r2
 800684a:	60bb      	str	r3, [r7, #8]
                listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800684c:	4b14      	ldr	r3, [pc, #80]	; (80068a0 <prvAddCurrentTaskToDelayedList+0xb4>)
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	68ba      	ldr	r2, [r7, #8]
 8006852:	605a      	str	r2, [r3, #4]
                if( xTimeToWake < xConstTickCount )
 8006854:	68ba      	ldr	r2, [r7, #8]
 8006856:	68fb      	ldr	r3, [r7, #12]
 8006858:	429a      	cmp	r2, r3
 800685a:	d209      	bcs.n	8006870 <prvAddCurrentTaskToDelayedList+0x84>
                    vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800685c:	4b13      	ldr	r3, [pc, #76]	; (80068ac <prvAddCurrentTaskToDelayedList+0xc0>)
 800685e:	681a      	ldr	r2, [r3, #0]
 8006860:	4b0f      	ldr	r3, [pc, #60]	; (80068a0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	3304      	adds	r3, #4
 8006866:	4619      	mov	r1, r3
 8006868:	4610      	mov	r0, r2
 800686a:	f7fe f95c 	bl	8004b26 <vListInsert>
}
 800686e:	e010      	b.n	8006892 <prvAddCurrentTaskToDelayedList+0xa6>
                    vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006870:	4b0f      	ldr	r3, [pc, #60]	; (80068b0 <prvAddCurrentTaskToDelayedList+0xc4>)
 8006872:	681a      	ldr	r2, [r3, #0]
 8006874:	4b0a      	ldr	r3, [pc, #40]	; (80068a0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	3304      	adds	r3, #4
 800687a:	4619      	mov	r1, r3
 800687c:	4610      	mov	r0, r2
 800687e:	f7fe f952 	bl	8004b26 <vListInsert>
                    if( xTimeToWake < xNextTaskUnblockTime )
 8006882:	4b0c      	ldr	r3, [pc, #48]	; (80068b4 <prvAddCurrentTaskToDelayedList+0xc8>)
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	68ba      	ldr	r2, [r7, #8]
 8006888:	429a      	cmp	r2, r3
 800688a:	d202      	bcs.n	8006892 <prvAddCurrentTaskToDelayedList+0xa6>
                        xNextTaskUnblockTime = xTimeToWake;
 800688c:	4a09      	ldr	r2, [pc, #36]	; (80068b4 <prvAddCurrentTaskToDelayedList+0xc8>)
 800688e:	68bb      	ldr	r3, [r7, #8]
 8006890:	6013      	str	r3, [r2, #0]
}
 8006892:	bf00      	nop
 8006894:	3710      	adds	r7, #16
 8006896:	46bd      	mov	sp, r7
 8006898:	bd80      	pop	{r7, pc}
 800689a:	bf00      	nop
 800689c:	20000304 	.word	0x20000304
 80068a0:	20000228 	.word	0x20000228
 80068a4:	20000308 	.word	0x20000308
 80068a8:	200002ec 	.word	0x200002ec
 80068ac:	200002bc 	.word	0x200002bc
 80068b0:	200002b8 	.word	0x200002b8
 80068b4:	20000320 	.word	0x20000320

080068b8 <xTimerCreateTimerTask>:
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

    BaseType_t xTimerCreateTimerTask( void )
    {
 80068b8:	b580      	push	{r7, lr}
 80068ba:	b084      	sub	sp, #16
 80068bc:	af02      	add	r7, sp, #8
        BaseType_t xReturn = pdFAIL;
 80068be:	2300      	movs	r3, #0
 80068c0:	607b      	str	r3, [r7, #4]

        /* This function is called when the scheduler is started if
         * configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
         * timer service task has been created/initialised.  If timers have already
         * been created then the initialisation will already have been performed. */
        prvCheckForValidListAndQueue();
 80068c2:	f000 fb31 	bl	8006f28 <prvCheckForValidListAndQueue>

        if( xTimerQueue != NULL )
 80068c6:	4b11      	ldr	r3, [pc, #68]	; (800690c <xTimerCreateTimerTask+0x54>)
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	2b00      	cmp	r3, #0
 80068cc:	d00b      	beq.n	80068e6 <xTimerCreateTimerTask+0x2e>
                        xReturn = pdPASS;
                    }
                }
            #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
                {
                    xReturn = xTaskCreate( prvTimerTask,
 80068ce:	4b10      	ldr	r3, [pc, #64]	; (8006910 <xTimerCreateTimerTask+0x58>)
 80068d0:	9301      	str	r3, [sp, #4]
 80068d2:	2302      	movs	r3, #2
 80068d4:	9300      	str	r3, [sp, #0]
 80068d6:	2300      	movs	r3, #0
 80068d8:	f44f 7282 	mov.w	r2, #260	; 0x104
 80068dc:	490d      	ldr	r1, [pc, #52]	; (8006914 <xTimerCreateTimerTask+0x5c>)
 80068de:	480e      	ldr	r0, [pc, #56]	; (8006918 <xTimerCreateTimerTask+0x60>)
 80068e0:	f7fe ff38 	bl	8005754 <xTaskCreate>
 80068e4:	6078      	str	r0, [r7, #4]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        configASSERT( xReturn );
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	2b00      	cmp	r3, #0
 80068ea:	d10a      	bne.n	8006902 <xTimerCreateTimerTask+0x4a>
        __asm volatile
 80068ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80068f0:	f383 8811 	msr	BASEPRI, r3
 80068f4:	f3bf 8f6f 	isb	sy
 80068f8:	f3bf 8f4f 	dsb	sy
 80068fc:	603b      	str	r3, [r7, #0]
    }
 80068fe:	bf00      	nop
 8006900:	e7fe      	b.n	8006900 <xTimerCreateTimerTask+0x48>
        return xReturn;
 8006902:	687b      	ldr	r3, [r7, #4]
    }
 8006904:	4618      	mov	r0, r3
 8006906:	3708      	adds	r7, #8
 8006908:	46bd      	mov	sp, r7
 800690a:	bd80      	pop	{r7, pc}
 800690c:	2000035c 	.word	0x2000035c
 8006910:	20000360 	.word	0x20000360
 8006914:	08008674 	.word	0x08008674
 8006918:	08006b09 	.word	0x08006b09

0800691c <xTimerCreate>:
        TimerHandle_t xTimerCreate( const char * const pcTimerName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                                    const TickType_t xTimerPeriodInTicks,
                                    const UBaseType_t uxAutoReload,
                                    void * const pvTimerID,
                                    TimerCallbackFunction_t pxCallbackFunction )
        {
 800691c:	b580      	push	{r7, lr}
 800691e:	b088      	sub	sp, #32
 8006920:	af02      	add	r7, sp, #8
 8006922:	60f8      	str	r0, [r7, #12]
 8006924:	60b9      	str	r1, [r7, #8]
 8006926:	607a      	str	r2, [r7, #4]
 8006928:	603b      	str	r3, [r7, #0]
            Timer_t * pxNewTimer;

            pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of Timer_t is always a pointer to the timer's mame. */
 800692a:	202c      	movs	r0, #44	; 0x2c
 800692c:	f000 fe26 	bl	800757c <pvPortMalloc>
 8006930:	6178      	str	r0, [r7, #20]

            if( pxNewTimer != NULL )
 8006932:	697b      	ldr	r3, [r7, #20]
 8006934:	2b00      	cmp	r3, #0
 8006936:	d00d      	beq.n	8006954 <xTimerCreate+0x38>
            {
                /* Status is thus far zero as the timer is not created statically
                 * and has not been started.  The auto-reload bit may get set in
                 * prvInitialiseNewTimer. */
                pxNewTimer->ucStatus = 0x00;
 8006938:	697b      	ldr	r3, [r7, #20]
 800693a:	2200      	movs	r2, #0
 800693c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 8006940:	697b      	ldr	r3, [r7, #20]
 8006942:	9301      	str	r3, [sp, #4]
 8006944:	6a3b      	ldr	r3, [r7, #32]
 8006946:	9300      	str	r3, [sp, #0]
 8006948:	683b      	ldr	r3, [r7, #0]
 800694a:	687a      	ldr	r2, [r7, #4]
 800694c:	68b9      	ldr	r1, [r7, #8]
 800694e:	68f8      	ldr	r0, [r7, #12]
 8006950:	f000 f805 	bl	800695e <prvInitialiseNewTimer>
            }

            return pxNewTimer;
 8006954:	697b      	ldr	r3, [r7, #20]
        }
 8006956:	4618      	mov	r0, r3
 8006958:	3718      	adds	r7, #24
 800695a:	46bd      	mov	sp, r7
 800695c:	bd80      	pop	{r7, pc}

0800695e <prvInitialiseNewTimer>:
                                       const TickType_t xTimerPeriodInTicks,
                                       const UBaseType_t uxAutoReload,
                                       void * const pvTimerID,
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer )
    {
 800695e:	b580      	push	{r7, lr}
 8006960:	b086      	sub	sp, #24
 8006962:	af00      	add	r7, sp, #0
 8006964:	60f8      	str	r0, [r7, #12]
 8006966:	60b9      	str	r1, [r7, #8]
 8006968:	607a      	str	r2, [r7, #4]
 800696a:	603b      	str	r3, [r7, #0]
        /* 0 is not a valid value for xTimerPeriodInTicks. */
        configASSERT( ( xTimerPeriodInTicks > 0 ) );
 800696c:	68bb      	ldr	r3, [r7, #8]
 800696e:	2b00      	cmp	r3, #0
 8006970:	d10a      	bne.n	8006988 <prvInitialiseNewTimer+0x2a>
        __asm volatile
 8006972:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006976:	f383 8811 	msr	BASEPRI, r3
 800697a:	f3bf 8f6f 	isb	sy
 800697e:	f3bf 8f4f 	dsb	sy
 8006982:	617b      	str	r3, [r7, #20]
    }
 8006984:	bf00      	nop
 8006986:	e7fe      	b.n	8006986 <prvInitialiseNewTimer+0x28>

        if( pxNewTimer != NULL )
 8006988:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800698a:	2b00      	cmp	r3, #0
 800698c:	d01e      	beq.n	80069cc <prvInitialiseNewTimer+0x6e>
        {
            /* Ensure the infrastructure used by the timer service task has been
             * created/initialised. */
            prvCheckForValidListAndQueue();
 800698e:	f000 facb 	bl	8006f28 <prvCheckForValidListAndQueue>

            /* Initialise the timer structure members using the function
             * parameters. */
            pxNewTimer->pcTimerName = pcTimerName;
 8006992:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006994:	68fa      	ldr	r2, [r7, #12]
 8006996:	601a      	str	r2, [r3, #0]
            pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 8006998:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800699a:	68ba      	ldr	r2, [r7, #8]
 800699c:	619a      	str	r2, [r3, #24]
            pxNewTimer->pvTimerID = pvTimerID;
 800699e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069a0:	683a      	ldr	r2, [r7, #0]
 80069a2:	61da      	str	r2, [r3, #28]
            pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 80069a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069a6:	6a3a      	ldr	r2, [r7, #32]
 80069a8:	621a      	str	r2, [r3, #32]
            vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 80069aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069ac:	3304      	adds	r3, #4
 80069ae:	4618      	mov	r0, r3
 80069b0:	f7fe f888 	bl	8004ac4 <vListInitialiseItem>

            if( uxAutoReload != pdFALSE )
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	2b00      	cmp	r3, #0
 80069b8:	d008      	beq.n	80069cc <prvInitialiseNewTimer+0x6e>
            {
                pxNewTimer->ucStatus |= tmrSTATUS_IS_AUTORELOAD;
 80069ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069bc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80069c0:	f043 0304 	orr.w	r3, r3, #4
 80069c4:	b2da      	uxtb	r2, r3
 80069c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069c8:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
            }

            traceTIMER_CREATE( pxNewTimer );
        }
    }
 80069cc:	bf00      	nop
 80069ce:	3718      	adds	r7, #24
 80069d0:	46bd      	mov	sp, r7
 80069d2:	bd80      	pop	{r7, pc}

080069d4 <xTimerGenericCommand>:
    BaseType_t xTimerGenericCommand( TimerHandle_t xTimer,
                                     const BaseType_t xCommandID,
                                     const TickType_t xOptionalValue,
                                     BaseType_t * const pxHigherPriorityTaskWoken,
                                     const TickType_t xTicksToWait )
    {
 80069d4:	b580      	push	{r7, lr}
 80069d6:	b08a      	sub	sp, #40	; 0x28
 80069d8:	af00      	add	r7, sp, #0
 80069da:	60f8      	str	r0, [r7, #12]
 80069dc:	60b9      	str	r1, [r7, #8]
 80069de:	607a      	str	r2, [r7, #4]
 80069e0:	603b      	str	r3, [r7, #0]
        BaseType_t xReturn = pdFAIL;
 80069e2:	2300      	movs	r3, #0
 80069e4:	627b      	str	r3, [r7, #36]	; 0x24
        DaemonTaskMessage_t xMessage;

        configASSERT( xTimer );
 80069e6:	68fb      	ldr	r3, [r7, #12]
 80069e8:	2b00      	cmp	r3, #0
 80069ea:	d10a      	bne.n	8006a02 <xTimerGenericCommand+0x2e>
        __asm volatile
 80069ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80069f0:	f383 8811 	msr	BASEPRI, r3
 80069f4:	f3bf 8f6f 	isb	sy
 80069f8:	f3bf 8f4f 	dsb	sy
 80069fc:	623b      	str	r3, [r7, #32]
    }
 80069fe:	bf00      	nop
 8006a00:	e7fe      	b.n	8006a00 <xTimerGenericCommand+0x2c>

        /* Send a message to the timer service task to perform a particular action
         * on a particular timer definition. */
        if( xTimerQueue != NULL )
 8006a02:	4b1a      	ldr	r3, [pc, #104]	; (8006a6c <xTimerGenericCommand+0x98>)
 8006a04:	681b      	ldr	r3, [r3, #0]
 8006a06:	2b00      	cmp	r3, #0
 8006a08:	d02a      	beq.n	8006a60 <xTimerGenericCommand+0x8c>
        {
            /* Send a command to the timer service task to start the xTimer timer. */
            xMessage.xMessageID = xCommandID;
 8006a0a:	68bb      	ldr	r3, [r7, #8]
 8006a0c:	617b      	str	r3, [r7, #20]
            xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	61bb      	str	r3, [r7, #24]
            xMessage.u.xTimerParameters.pxTimer = xTimer;
 8006a12:	68fb      	ldr	r3, [r7, #12]
 8006a14:	61fb      	str	r3, [r7, #28]

            if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8006a16:	68bb      	ldr	r3, [r7, #8]
 8006a18:	2b05      	cmp	r3, #5
 8006a1a:	dc18      	bgt.n	8006a4e <xTimerGenericCommand+0x7a>
            {
                if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8006a1c:	f7ff fbec 	bl	80061f8 <xTaskGetSchedulerState>
 8006a20:	4603      	mov	r3, r0
 8006a22:	2b02      	cmp	r3, #2
 8006a24:	d109      	bne.n	8006a3a <xTimerGenericCommand+0x66>
                {
                    xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8006a26:	4b11      	ldr	r3, [pc, #68]	; (8006a6c <xTimerGenericCommand+0x98>)
 8006a28:	6818      	ldr	r0, [r3, #0]
 8006a2a:	f107 0114 	add.w	r1, r7, #20
 8006a2e:	2300      	movs	r3, #0
 8006a30:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006a32:	f7fe f9c5 	bl	8004dc0 <xQueueGenericSend>
 8006a36:	6278      	str	r0, [r7, #36]	; 0x24
 8006a38:	e012      	b.n	8006a60 <xTimerGenericCommand+0x8c>
                }
                else
                {
                    xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8006a3a:	4b0c      	ldr	r3, [pc, #48]	; (8006a6c <xTimerGenericCommand+0x98>)
 8006a3c:	6818      	ldr	r0, [r3, #0]
 8006a3e:	f107 0114 	add.w	r1, r7, #20
 8006a42:	2300      	movs	r3, #0
 8006a44:	2200      	movs	r2, #0
 8006a46:	f7fe f9bb 	bl	8004dc0 <xQueueGenericSend>
 8006a4a:	6278      	str	r0, [r7, #36]	; 0x24
 8006a4c:	e008      	b.n	8006a60 <xTimerGenericCommand+0x8c>
                }
            }
            else
            {
                xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8006a4e:	4b07      	ldr	r3, [pc, #28]	; (8006a6c <xTimerGenericCommand+0x98>)
 8006a50:	6818      	ldr	r0, [r3, #0]
 8006a52:	f107 0114 	add.w	r1, r7, #20
 8006a56:	2300      	movs	r3, #0
 8006a58:	683a      	ldr	r2, [r7, #0]
 8006a5a:	f7fe faaf 	bl	8004fbc <xQueueGenericSendFromISR>
 8006a5e:	6278      	str	r0, [r7, #36]	; 0x24
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 8006a60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    }
 8006a62:	4618      	mov	r0, r3
 8006a64:	3728      	adds	r7, #40	; 0x28
 8006a66:	46bd      	mov	sp, r7
 8006a68:	bd80      	pop	{r7, pc}
 8006a6a:	bf00      	nop
 8006a6c:	2000035c 	.word	0x2000035c

08006a70 <prvProcessExpiredTimer>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessExpiredTimer( const TickType_t xNextExpireTime,
                                        const TickType_t xTimeNow )
    {
 8006a70:	b580      	push	{r7, lr}
 8006a72:	b088      	sub	sp, #32
 8006a74:	af02      	add	r7, sp, #8
 8006a76:	6078      	str	r0, [r7, #4]
 8006a78:	6039      	str	r1, [r7, #0]
        BaseType_t xResult;
        Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006a7a:	4b22      	ldr	r3, [pc, #136]	; (8006b04 <prvProcessExpiredTimer+0x94>)
 8006a7c:	681b      	ldr	r3, [r3, #0]
 8006a7e:	68db      	ldr	r3, [r3, #12]
 8006a80:	68db      	ldr	r3, [r3, #12]
 8006a82:	617b      	str	r3, [r7, #20]

        /* Remove the timer from the list of active timers.  A check has already
         * been performed to ensure the list is not empty. */

        ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006a84:	697b      	ldr	r3, [r7, #20]
 8006a86:	3304      	adds	r3, #4
 8006a88:	4618      	mov	r0, r3
 8006a8a:	f7fe f885 	bl	8004b98 <uxListRemove>
        traceTIMER_EXPIRED( pxTimer );

        /* If the timer is an auto-reload timer then calculate the next
         * expiry time and re-insert the timer in the list of active timers. */
        if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006a8e:	697b      	ldr	r3, [r7, #20]
 8006a90:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006a94:	f003 0304 	and.w	r3, r3, #4
 8006a98:	2b00      	cmp	r3, #0
 8006a9a:	d022      	beq.n	8006ae2 <prvProcessExpiredTimer+0x72>
        {
            /* The timer is inserted into a list using a time relative to anything
             * other than the current time.  It will therefore be inserted into the
             * correct list relative to the time this task thinks it is now. */
            if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8006a9c:	697b      	ldr	r3, [r7, #20]
 8006a9e:	699a      	ldr	r2, [r3, #24]
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	18d1      	adds	r1, r2, r3
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	683a      	ldr	r2, [r7, #0]
 8006aa8:	6978      	ldr	r0, [r7, #20]
 8006aaa:	f000 f8d1 	bl	8006c50 <prvInsertTimerInActiveList>
 8006aae:	4603      	mov	r3, r0
 8006ab0:	2b00      	cmp	r3, #0
 8006ab2:	d01f      	beq.n	8006af4 <prvProcessExpiredTimer+0x84>
            {
                /* The timer expired before it was added to the active timer
                 * list.  Reload it now.  */
                xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006ab4:	2300      	movs	r3, #0
 8006ab6:	9300      	str	r3, [sp, #0]
 8006ab8:	2300      	movs	r3, #0
 8006aba:	687a      	ldr	r2, [r7, #4]
 8006abc:	2100      	movs	r1, #0
 8006abe:	6978      	ldr	r0, [r7, #20]
 8006ac0:	f7ff ff88 	bl	80069d4 <xTimerGenericCommand>
 8006ac4:	6138      	str	r0, [r7, #16]
                configASSERT( xResult );
 8006ac6:	693b      	ldr	r3, [r7, #16]
 8006ac8:	2b00      	cmp	r3, #0
 8006aca:	d113      	bne.n	8006af4 <prvProcessExpiredTimer+0x84>
        __asm volatile
 8006acc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ad0:	f383 8811 	msr	BASEPRI, r3
 8006ad4:	f3bf 8f6f 	isb	sy
 8006ad8:	f3bf 8f4f 	dsb	sy
 8006adc:	60fb      	str	r3, [r7, #12]
    }
 8006ade:	bf00      	nop
 8006ae0:	e7fe      	b.n	8006ae0 <prvProcessExpiredTimer+0x70>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006ae2:	697b      	ldr	r3, [r7, #20]
 8006ae4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006ae8:	f023 0301 	bic.w	r3, r3, #1
 8006aec:	b2da      	uxtb	r2, r3
 8006aee:	697b      	ldr	r3, [r7, #20]
 8006af0:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
            mtCOVERAGE_TEST_MARKER();
        }

        /* Call the timer callback. */
        pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006af4:	697b      	ldr	r3, [r7, #20]
 8006af6:	6a1b      	ldr	r3, [r3, #32]
 8006af8:	6978      	ldr	r0, [r7, #20]
 8006afa:	4798      	blx	r3
    }
 8006afc:	bf00      	nop
 8006afe:	3718      	adds	r7, #24
 8006b00:	46bd      	mov	sp, r7
 8006b02:	bd80      	pop	{r7, pc}
 8006b04:	20000354 	.word	0x20000354

08006b08 <prvTimerTask>:
/*-----------------------------------------------------------*/

    static portTASK_FUNCTION( prvTimerTask, pvParameters )
    {
 8006b08:	b580      	push	{r7, lr}
 8006b0a:	b084      	sub	sp, #16
 8006b0c:	af00      	add	r7, sp, #0
 8006b0e:	6078      	str	r0, [r7, #4]

        for( ; ; )
        {
            /* Query the timers list to see if it contains any timers, and if so,
             * obtain the time at which the next timer will expire. */
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006b10:	f107 0308 	add.w	r3, r7, #8
 8006b14:	4618      	mov	r0, r3
 8006b16:	f000 f857 	bl	8006bc8 <prvGetNextExpireTime>
 8006b1a:	60f8      	str	r0, [r7, #12]

            /* If a timer has expired, process it.  Otherwise, block this task
             * until either a timer does expire, or a command is received. */
            prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8006b1c:	68bb      	ldr	r3, [r7, #8]
 8006b1e:	4619      	mov	r1, r3
 8006b20:	68f8      	ldr	r0, [r7, #12]
 8006b22:	f000 f803 	bl	8006b2c <prvProcessTimerOrBlockTask>

            /* Empty the command queue. */
            prvProcessReceivedCommands();
 8006b26:	f000 f8d5 	bl	8006cd4 <prvProcessReceivedCommands>
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006b2a:	e7f1      	b.n	8006b10 <prvTimerTask+0x8>

08006b2c <prvProcessTimerOrBlockTask>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime,
                                            BaseType_t xListWasEmpty )
    {
 8006b2c:	b580      	push	{r7, lr}
 8006b2e:	b084      	sub	sp, #16
 8006b30:	af00      	add	r7, sp, #0
 8006b32:	6078      	str	r0, [r7, #4]
 8006b34:	6039      	str	r1, [r7, #0]
        TickType_t xTimeNow;
        BaseType_t xTimerListsWereSwitched;

        vTaskSuspendAll();
 8006b36:	f7fe ffa5 	bl	8005a84 <vTaskSuspendAll>
            /* Obtain the time now to make an assessment as to whether the timer
             * has expired or not.  If obtaining the time causes the lists to switch
             * then don't process this timer as any timers that remained in the list
             * when the lists were switched will have been processed within the
             * prvSampleTimeNow() function. */
            xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006b3a:	f107 0308 	add.w	r3, r7, #8
 8006b3e:	4618      	mov	r0, r3
 8006b40:	f000 f866 	bl	8006c10 <prvSampleTimeNow>
 8006b44:	60f8      	str	r0, [r7, #12]

            if( xTimerListsWereSwitched == pdFALSE )
 8006b46:	68bb      	ldr	r3, [r7, #8]
 8006b48:	2b00      	cmp	r3, #0
 8006b4a:	d130      	bne.n	8006bae <prvProcessTimerOrBlockTask+0x82>
            {
                /* The tick count has not overflowed, has the timer expired? */
                if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8006b4c:	683b      	ldr	r3, [r7, #0]
 8006b4e:	2b00      	cmp	r3, #0
 8006b50:	d10a      	bne.n	8006b68 <prvProcessTimerOrBlockTask+0x3c>
 8006b52:	687a      	ldr	r2, [r7, #4]
 8006b54:	68fb      	ldr	r3, [r7, #12]
 8006b56:	429a      	cmp	r2, r3
 8006b58:	d806      	bhi.n	8006b68 <prvProcessTimerOrBlockTask+0x3c>
                {
                    ( void ) xTaskResumeAll();
 8006b5a:	f7fe ffa1 	bl	8005aa0 <xTaskResumeAll>
                    prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8006b5e:	68f9      	ldr	r1, [r7, #12]
 8006b60:	6878      	ldr	r0, [r7, #4]
 8006b62:	f7ff ff85 	bl	8006a70 <prvProcessExpiredTimer>
            else
            {
                ( void ) xTaskResumeAll();
            }
        }
    }
 8006b66:	e024      	b.n	8006bb2 <prvProcessTimerOrBlockTask+0x86>
                    if( xListWasEmpty != pdFALSE )
 8006b68:	683b      	ldr	r3, [r7, #0]
 8006b6a:	2b00      	cmp	r3, #0
 8006b6c:	d008      	beq.n	8006b80 <prvProcessTimerOrBlockTask+0x54>
                        xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8006b6e:	4b13      	ldr	r3, [pc, #76]	; (8006bbc <prvProcessTimerOrBlockTask+0x90>)
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	681b      	ldr	r3, [r3, #0]
 8006b74:	2b00      	cmp	r3, #0
 8006b76:	d101      	bne.n	8006b7c <prvProcessTimerOrBlockTask+0x50>
 8006b78:	2301      	movs	r3, #1
 8006b7a:	e000      	b.n	8006b7e <prvProcessTimerOrBlockTask+0x52>
 8006b7c:	2300      	movs	r3, #0
 8006b7e:	603b      	str	r3, [r7, #0]
                    vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8006b80:	4b0f      	ldr	r3, [pc, #60]	; (8006bc0 <prvProcessTimerOrBlockTask+0x94>)
 8006b82:	6818      	ldr	r0, [r3, #0]
 8006b84:	687a      	ldr	r2, [r7, #4]
 8006b86:	68fb      	ldr	r3, [r7, #12]
 8006b88:	1ad3      	subs	r3, r2, r3
 8006b8a:	683a      	ldr	r2, [r7, #0]
 8006b8c:	4619      	mov	r1, r3
 8006b8e:	f7fe fdad 	bl	80056ec <vQueueWaitForMessageRestricted>
                    if( xTaskResumeAll() == pdFALSE )
 8006b92:	f7fe ff85 	bl	8005aa0 <xTaskResumeAll>
 8006b96:	4603      	mov	r3, r0
 8006b98:	2b00      	cmp	r3, #0
 8006b9a:	d10a      	bne.n	8006bb2 <prvProcessTimerOrBlockTask+0x86>
                        portYIELD_WITHIN_API();
 8006b9c:	4b09      	ldr	r3, [pc, #36]	; (8006bc4 <prvProcessTimerOrBlockTask+0x98>)
 8006b9e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006ba2:	601a      	str	r2, [r3, #0]
 8006ba4:	f3bf 8f4f 	dsb	sy
 8006ba8:	f3bf 8f6f 	isb	sy
    }
 8006bac:	e001      	b.n	8006bb2 <prvProcessTimerOrBlockTask+0x86>
                ( void ) xTaskResumeAll();
 8006bae:	f7fe ff77 	bl	8005aa0 <xTaskResumeAll>
    }
 8006bb2:	bf00      	nop
 8006bb4:	3710      	adds	r7, #16
 8006bb6:	46bd      	mov	sp, r7
 8006bb8:	bd80      	pop	{r7, pc}
 8006bba:	bf00      	nop
 8006bbc:	20000358 	.word	0x20000358
 8006bc0:	2000035c 	.word	0x2000035c
 8006bc4:	e000ed04 	.word	0xe000ed04

08006bc8 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

    static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
    {
 8006bc8:	b480      	push	{r7}
 8006bca:	b085      	sub	sp, #20
 8006bcc:	af00      	add	r7, sp, #0
 8006bce:	6078      	str	r0, [r7, #4]
         * the timer with the nearest expiry time will expire.  If there are no
         * active timers then just set the next expire time to 0.  That will cause
         * this task to unblock when the tick count overflows, at which point the
         * timer lists will be switched and the next expiry time can be
         * re-assessed.  */
        *pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8006bd0:	4b0e      	ldr	r3, [pc, #56]	; (8006c0c <prvGetNextExpireTime+0x44>)
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	2b00      	cmp	r3, #0
 8006bd8:	d101      	bne.n	8006bde <prvGetNextExpireTime+0x16>
 8006bda:	2201      	movs	r2, #1
 8006bdc:	e000      	b.n	8006be0 <prvGetNextExpireTime+0x18>
 8006bde:	2200      	movs	r2, #0
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	601a      	str	r2, [r3, #0]

        if( *pxListWasEmpty == pdFALSE )
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	2b00      	cmp	r3, #0
 8006bea:	d105      	bne.n	8006bf8 <prvGetNextExpireTime+0x30>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006bec:	4b07      	ldr	r3, [pc, #28]	; (8006c0c <prvGetNextExpireTime+0x44>)
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	68db      	ldr	r3, [r3, #12]
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	60fb      	str	r3, [r7, #12]
 8006bf6:	e001      	b.n	8006bfc <prvGetNextExpireTime+0x34>
        }
        else
        {
            /* Ensure the task unblocks when the tick count rolls over. */
            xNextExpireTime = ( TickType_t ) 0U;
 8006bf8:	2300      	movs	r3, #0
 8006bfa:	60fb      	str	r3, [r7, #12]
        }

        return xNextExpireTime;
 8006bfc:	68fb      	ldr	r3, [r7, #12]
    }
 8006bfe:	4618      	mov	r0, r3
 8006c00:	3714      	adds	r7, #20
 8006c02:	46bd      	mov	sp, r7
 8006c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c08:	4770      	bx	lr
 8006c0a:	bf00      	nop
 8006c0c:	20000354 	.word	0x20000354

08006c10 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

    static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
    {
 8006c10:	b580      	push	{r7, lr}
 8006c12:	b084      	sub	sp, #16
 8006c14:	af00      	add	r7, sp, #0
 8006c16:	6078      	str	r0, [r7, #4]
        TickType_t xTimeNow;
        PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

        xTimeNow = xTaskGetTickCount();
 8006c18:	f7fe ffde 	bl	8005bd8 <xTaskGetTickCount>
 8006c1c:	60f8      	str	r0, [r7, #12]

        if( xTimeNow < xLastTime )
 8006c1e:	4b0b      	ldr	r3, [pc, #44]	; (8006c4c <prvSampleTimeNow+0x3c>)
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	68fa      	ldr	r2, [r7, #12]
 8006c24:	429a      	cmp	r2, r3
 8006c26:	d205      	bcs.n	8006c34 <prvSampleTimeNow+0x24>
        {
            prvSwitchTimerLists();
 8006c28:	f000 f91a 	bl	8006e60 <prvSwitchTimerLists>
            *pxTimerListsWereSwitched = pdTRUE;
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	2201      	movs	r2, #1
 8006c30:	601a      	str	r2, [r3, #0]
 8006c32:	e002      	b.n	8006c3a <prvSampleTimeNow+0x2a>
        }
        else
        {
            *pxTimerListsWereSwitched = pdFALSE;
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	2200      	movs	r2, #0
 8006c38:	601a      	str	r2, [r3, #0]
        }

        xLastTime = xTimeNow;
 8006c3a:	4a04      	ldr	r2, [pc, #16]	; (8006c4c <prvSampleTimeNow+0x3c>)
 8006c3c:	68fb      	ldr	r3, [r7, #12]
 8006c3e:	6013      	str	r3, [r2, #0]

        return xTimeNow;
 8006c40:	68fb      	ldr	r3, [r7, #12]
    }
 8006c42:	4618      	mov	r0, r3
 8006c44:	3710      	adds	r7, #16
 8006c46:	46bd      	mov	sp, r7
 8006c48:	bd80      	pop	{r7, pc}
 8006c4a:	bf00      	nop
 8006c4c:	20000364 	.word	0x20000364

08006c50 <prvInsertTimerInActiveList>:

    static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer,
                                                  const TickType_t xNextExpiryTime,
                                                  const TickType_t xTimeNow,
                                                  const TickType_t xCommandTime )
    {
 8006c50:	b580      	push	{r7, lr}
 8006c52:	b086      	sub	sp, #24
 8006c54:	af00      	add	r7, sp, #0
 8006c56:	60f8      	str	r0, [r7, #12]
 8006c58:	60b9      	str	r1, [r7, #8]
 8006c5a:	607a      	str	r2, [r7, #4]
 8006c5c:	603b      	str	r3, [r7, #0]
        BaseType_t xProcessTimerNow = pdFALSE;
 8006c5e:	2300      	movs	r3, #0
 8006c60:	617b      	str	r3, [r7, #20]

        listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8006c62:	68fb      	ldr	r3, [r7, #12]
 8006c64:	68ba      	ldr	r2, [r7, #8]
 8006c66:	605a      	str	r2, [r3, #4]
        listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	68fa      	ldr	r2, [r7, #12]
 8006c6c:	611a      	str	r2, [r3, #16]

        if( xNextExpiryTime <= xTimeNow )
 8006c6e:	68ba      	ldr	r2, [r7, #8]
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	429a      	cmp	r2, r3
 8006c74:	d812      	bhi.n	8006c9c <prvInsertTimerInActiveList+0x4c>
        {
            /* Has the expiry time elapsed between the command to start/reset a
             * timer was issued, and the time the command was processed? */
            if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006c76:	687a      	ldr	r2, [r7, #4]
 8006c78:	683b      	ldr	r3, [r7, #0]
 8006c7a:	1ad2      	subs	r2, r2, r3
 8006c7c:	68fb      	ldr	r3, [r7, #12]
 8006c7e:	699b      	ldr	r3, [r3, #24]
 8006c80:	429a      	cmp	r2, r3
 8006c82:	d302      	bcc.n	8006c8a <prvInsertTimerInActiveList+0x3a>
            {
                /* The time between a command being issued and the command being
                 * processed actually exceeds the timers period.  */
                xProcessTimerNow = pdTRUE;
 8006c84:	2301      	movs	r3, #1
 8006c86:	617b      	str	r3, [r7, #20]
 8006c88:	e01b      	b.n	8006cc2 <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8006c8a:	4b10      	ldr	r3, [pc, #64]	; (8006ccc <prvInsertTimerInActiveList+0x7c>)
 8006c8c:	681a      	ldr	r2, [r3, #0]
 8006c8e:	68fb      	ldr	r3, [r7, #12]
 8006c90:	3304      	adds	r3, #4
 8006c92:	4619      	mov	r1, r3
 8006c94:	4610      	mov	r0, r2
 8006c96:	f7fd ff46 	bl	8004b26 <vListInsert>
 8006c9a:	e012      	b.n	8006cc2 <prvInsertTimerInActiveList+0x72>
            }
        }
        else
        {
            if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8006c9c:	687a      	ldr	r2, [r7, #4]
 8006c9e:	683b      	ldr	r3, [r7, #0]
 8006ca0:	429a      	cmp	r2, r3
 8006ca2:	d206      	bcs.n	8006cb2 <prvInsertTimerInActiveList+0x62>
 8006ca4:	68ba      	ldr	r2, [r7, #8]
 8006ca6:	683b      	ldr	r3, [r7, #0]
 8006ca8:	429a      	cmp	r2, r3
 8006caa:	d302      	bcc.n	8006cb2 <prvInsertTimerInActiveList+0x62>
            {
                /* If, since the command was issued, the tick count has overflowed
                 * but the expiry time has not, then the timer must have already passed
                 * its expiry time and should be processed immediately. */
                xProcessTimerNow = pdTRUE;
 8006cac:	2301      	movs	r3, #1
 8006cae:	617b      	str	r3, [r7, #20]
 8006cb0:	e007      	b.n	8006cc2 <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006cb2:	4b07      	ldr	r3, [pc, #28]	; (8006cd0 <prvInsertTimerInActiveList+0x80>)
 8006cb4:	681a      	ldr	r2, [r3, #0]
 8006cb6:	68fb      	ldr	r3, [r7, #12]
 8006cb8:	3304      	adds	r3, #4
 8006cba:	4619      	mov	r1, r3
 8006cbc:	4610      	mov	r0, r2
 8006cbe:	f7fd ff32 	bl	8004b26 <vListInsert>
            }
        }

        return xProcessTimerNow;
 8006cc2:	697b      	ldr	r3, [r7, #20]
    }
 8006cc4:	4618      	mov	r0, r3
 8006cc6:	3718      	adds	r7, #24
 8006cc8:	46bd      	mov	sp, r7
 8006cca:	bd80      	pop	{r7, pc}
 8006ccc:	20000358 	.word	0x20000358
 8006cd0:	20000354 	.word	0x20000354

08006cd4 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

    static void prvProcessReceivedCommands( void )
    {
 8006cd4:	b580      	push	{r7, lr}
 8006cd6:	b08c      	sub	sp, #48	; 0x30
 8006cd8:	af02      	add	r7, sp, #8
        DaemonTaskMessage_t xMessage;
        Timer_t * pxTimer;
        BaseType_t xTimerListsWereSwitched, xResult;
        TickType_t xTimeNow;

        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006cda:	e0ae      	b.n	8006e3a <prvProcessReceivedCommands+0x166>
                }
            #endif /* INCLUDE_xTimerPendFunctionCall */

            /* Commands that are positive are timer commands rather than pended
             * function calls. */
            if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8006cdc:	68bb      	ldr	r3, [r7, #8]
 8006cde:	2b00      	cmp	r3, #0
 8006ce0:	f2c0 80aa 	blt.w	8006e38 <prvProcessReceivedCommands+0x164>
            {
                /* The messages uses the xTimerParameters member to work on a
                 * software timer. */
                pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8006ce4:	693b      	ldr	r3, [r7, #16]
 8006ce6:	627b      	str	r3, [r7, #36]	; 0x24

                if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8006ce8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006cea:	695b      	ldr	r3, [r3, #20]
 8006cec:	2b00      	cmp	r3, #0
 8006cee:	d004      	beq.n	8006cfa <prvProcessReceivedCommands+0x26>
                {
                    /* The timer is in a list, remove it. */
                    ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006cf0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006cf2:	3304      	adds	r3, #4
 8006cf4:	4618      	mov	r0, r3
 8006cf6:	f7fd ff4f 	bl	8004b98 <uxListRemove>
                 *  it must be present in the function call.  prvSampleTimeNow() must be
                 *  called after the message is received from xTimerQueue so there is no
                 *  possibility of a higher priority task adding a message to the message
                 *  queue with a time that is ahead of the timer daemon task (because it
                 *  pre-empted the timer daemon task after the xTimeNow value was set). */
                xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006cfa:	1d3b      	adds	r3, r7, #4
 8006cfc:	4618      	mov	r0, r3
 8006cfe:	f7ff ff87 	bl	8006c10 <prvSampleTimeNow>
 8006d02:	6238      	str	r0, [r7, #32]

                switch( xMessage.xMessageID )
 8006d04:	68bb      	ldr	r3, [r7, #8]
 8006d06:	2b09      	cmp	r3, #9
 8006d08:	f200 8097 	bhi.w	8006e3a <prvProcessReceivedCommands+0x166>
 8006d0c:	a201      	add	r2, pc, #4	; (adr r2, 8006d14 <prvProcessReceivedCommands+0x40>)
 8006d0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d12:	bf00      	nop
 8006d14:	08006d3d 	.word	0x08006d3d
 8006d18:	08006d3d 	.word	0x08006d3d
 8006d1c:	08006d3d 	.word	0x08006d3d
 8006d20:	08006db1 	.word	0x08006db1
 8006d24:	08006dc5 	.word	0x08006dc5
 8006d28:	08006e0f 	.word	0x08006e0f
 8006d2c:	08006d3d 	.word	0x08006d3d
 8006d30:	08006d3d 	.word	0x08006d3d
 8006d34:	08006db1 	.word	0x08006db1
 8006d38:	08006dc5 	.word	0x08006dc5
                    case tmrCOMMAND_START_FROM_ISR:
                    case tmrCOMMAND_RESET:
                    case tmrCOMMAND_RESET_FROM_ISR:
                    case tmrCOMMAND_START_DONT_TRACE:
                        /* Start or restart a timer. */
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8006d3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d3e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006d42:	f043 0301 	orr.w	r3, r3, #1
 8006d46:	b2da      	uxtb	r2, r3
 8006d48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d4a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

                        if( prvInsertTimerInActiveList( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8006d4e:	68fa      	ldr	r2, [r7, #12]
 8006d50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d52:	699b      	ldr	r3, [r3, #24]
 8006d54:	18d1      	adds	r1, r2, r3
 8006d56:	68fb      	ldr	r3, [r7, #12]
 8006d58:	6a3a      	ldr	r2, [r7, #32]
 8006d5a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8006d5c:	f7ff ff78 	bl	8006c50 <prvInsertTimerInActiveList>
 8006d60:	4603      	mov	r3, r0
 8006d62:	2b00      	cmp	r3, #0
 8006d64:	d069      	beq.n	8006e3a <prvProcessReceivedCommands+0x166>
                        {
                            /* The timer expired before it was added to the active
                             * timer list.  Process it now. */
                            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006d66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d68:	6a1b      	ldr	r3, [r3, #32]
 8006d6a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8006d6c:	4798      	blx	r3
                            traceTIMER_EXPIRED( pxTimer );

                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006d6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d70:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006d74:	f003 0304 	and.w	r3, r3, #4
 8006d78:	2b00      	cmp	r3, #0
 8006d7a:	d05e      	beq.n	8006e3a <prvProcessReceivedCommands+0x166>
                            {
                                xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8006d7c:	68fa      	ldr	r2, [r7, #12]
 8006d7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d80:	699b      	ldr	r3, [r3, #24]
 8006d82:	441a      	add	r2, r3
 8006d84:	2300      	movs	r3, #0
 8006d86:	9300      	str	r3, [sp, #0]
 8006d88:	2300      	movs	r3, #0
 8006d8a:	2100      	movs	r1, #0
 8006d8c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8006d8e:	f7ff fe21 	bl	80069d4 <xTimerGenericCommand>
 8006d92:	61f8      	str	r0, [r7, #28]
                                configASSERT( xResult );
 8006d94:	69fb      	ldr	r3, [r7, #28]
 8006d96:	2b00      	cmp	r3, #0
 8006d98:	d14f      	bne.n	8006e3a <prvProcessReceivedCommands+0x166>
        __asm volatile
 8006d9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d9e:	f383 8811 	msr	BASEPRI, r3
 8006da2:	f3bf 8f6f 	isb	sy
 8006da6:	f3bf 8f4f 	dsb	sy
 8006daa:	61bb      	str	r3, [r7, #24]
    }
 8006dac:	bf00      	nop
 8006dae:	e7fe      	b.n	8006dae <prvProcessReceivedCommands+0xda>
                        break;

                    case tmrCOMMAND_STOP:
                    case tmrCOMMAND_STOP_FROM_ISR:
                        /* The timer has already been removed from the active list. */
                        pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006db0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006db2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006db6:	f023 0301 	bic.w	r3, r3, #1
 8006dba:	b2da      	uxtb	r2, r3
 8006dbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006dbe:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                        break;
 8006dc2:	e03a      	b.n	8006e3a <prvProcessReceivedCommands+0x166>

                    case tmrCOMMAND_CHANGE_PERIOD:
                    case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR:
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8006dc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006dc6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006dca:	f043 0301 	orr.w	r3, r3, #1
 8006dce:	b2da      	uxtb	r2, r3
 8006dd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006dd2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                        pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8006dd6:	68fa      	ldr	r2, [r7, #12]
 8006dd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006dda:	619a      	str	r2, [r3, #24]
                        configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8006ddc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006dde:	699b      	ldr	r3, [r3, #24]
 8006de0:	2b00      	cmp	r3, #0
 8006de2:	d10a      	bne.n	8006dfa <prvProcessReceivedCommands+0x126>
        __asm volatile
 8006de4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006de8:	f383 8811 	msr	BASEPRI, r3
 8006dec:	f3bf 8f6f 	isb	sy
 8006df0:	f3bf 8f4f 	dsb	sy
 8006df4:	617b      	str	r3, [r7, #20]
    }
 8006df6:	bf00      	nop
 8006df8:	e7fe      	b.n	8006df8 <prvProcessReceivedCommands+0x124>
                         * be longer or shorter than the old one.  The command time is
                         * therefore set to the current time, and as the period cannot
                         * be zero the next expiry time can only be in the future,
                         * meaning (unlike for the xTimerStart() case above) there is
                         * no fail case that needs to be handled here. */
                        ( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8006dfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006dfc:	699a      	ldr	r2, [r3, #24]
 8006dfe:	6a3b      	ldr	r3, [r7, #32]
 8006e00:	18d1      	adds	r1, r2, r3
 8006e02:	6a3b      	ldr	r3, [r7, #32]
 8006e04:	6a3a      	ldr	r2, [r7, #32]
 8006e06:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8006e08:	f7ff ff22 	bl	8006c50 <prvInsertTimerInActiveList>
                        break;
 8006e0c:	e015      	b.n	8006e3a <prvProcessReceivedCommands+0x166>
                        #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
                            {
                                /* The timer has already been removed from the active list,
                                 * just free up the memory if the memory was dynamically
                                 * allocated. */
                                if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8006e0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e10:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006e14:	f003 0302 	and.w	r3, r3, #2
 8006e18:	2b00      	cmp	r3, #0
 8006e1a:	d103      	bne.n	8006e24 <prvProcessReceivedCommands+0x150>
                                {
                                    vPortFree( pxTimer );
 8006e1c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8006e1e:	f000 fc8d 	bl	800773c <vPortFree>
 8006e22:	e00a      	b.n	8006e3a <prvProcessReceivedCommands+0x166>
                                }
                                else
                                {
                                    pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006e24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e26:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006e2a:	f023 0301 	bic.w	r3, r3, #1
 8006e2e:	b2da      	uxtb	r2, r3
 8006e30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e32:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                                 * no need to free the memory - just mark the timer as
                                 * "not active". */
                                pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
                            }
                        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
                        break;
 8006e36:	e000      	b.n	8006e3a <prvProcessReceivedCommands+0x166>

                    default:
                        /* Don't expect to get here. */
                        break;
                }
            }
 8006e38:	bf00      	nop
        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006e3a:	4b08      	ldr	r3, [pc, #32]	; (8006e5c <prvProcessReceivedCommands+0x188>)
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	f107 0108 	add.w	r1, r7, #8
 8006e42:	2200      	movs	r2, #0
 8006e44:	4618      	mov	r0, r3
 8006e46:	f7fe f963 	bl	8005110 <xQueueReceive>
 8006e4a:	4603      	mov	r3, r0
 8006e4c:	2b00      	cmp	r3, #0
 8006e4e:	f47f af45 	bne.w	8006cdc <prvProcessReceivedCommands+0x8>
        }
    }
 8006e52:	bf00      	nop
 8006e54:	bf00      	nop
 8006e56:	3728      	adds	r7, #40	; 0x28
 8006e58:	46bd      	mov	sp, r7
 8006e5a:	bd80      	pop	{r7, pc}
 8006e5c:	2000035c 	.word	0x2000035c

08006e60 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

    static void prvSwitchTimerLists( void )
    {
 8006e60:	b580      	push	{r7, lr}
 8006e62:	b088      	sub	sp, #32
 8006e64:	af02      	add	r7, sp, #8

        /* The tick count has overflowed.  The timer lists must be switched.
         * If there are any timers still referenced from the current timer list
         * then they must have expired and should be processed before the lists
         * are switched. */
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006e66:	e048      	b.n	8006efa <prvSwitchTimerLists+0x9a>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006e68:	4b2d      	ldr	r3, [pc, #180]	; (8006f20 <prvSwitchTimerLists+0xc0>)
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	68db      	ldr	r3, [r3, #12]
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	613b      	str	r3, [r7, #16]

            /* Remove the timer from the list. */
            pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006e72:	4b2b      	ldr	r3, [pc, #172]	; (8006f20 <prvSwitchTimerLists+0xc0>)
 8006e74:	681b      	ldr	r3, [r3, #0]
 8006e76:	68db      	ldr	r3, [r3, #12]
 8006e78:	68db      	ldr	r3, [r3, #12]
 8006e7a:	60fb      	str	r3, [r7, #12]
            ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006e7c:	68fb      	ldr	r3, [r7, #12]
 8006e7e:	3304      	adds	r3, #4
 8006e80:	4618      	mov	r0, r3
 8006e82:	f7fd fe89 	bl	8004b98 <uxListRemove>
            traceTIMER_EXPIRED( pxTimer );

            /* Execute its callback, then send a command to restart the timer if
             * it is an auto-reload timer.  It cannot be restarted here as the lists
             * have not yet been switched. */
            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006e86:	68fb      	ldr	r3, [r7, #12]
 8006e88:	6a1b      	ldr	r3, [r3, #32]
 8006e8a:	68f8      	ldr	r0, [r7, #12]
 8006e8c:	4798      	blx	r3

            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006e8e:	68fb      	ldr	r3, [r7, #12]
 8006e90:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006e94:	f003 0304 	and.w	r3, r3, #4
 8006e98:	2b00      	cmp	r3, #0
 8006e9a:	d02e      	beq.n	8006efa <prvSwitchTimerLists+0x9a>
                 * the timer going into the same timer list then it has already expired
                 * and the timer should be re-inserted into the current list so it is
                 * processed again within this loop.  Otherwise a command should be sent
                 * to restart the timer to ensure it is only inserted into a list after
                 * the lists have been swapped. */
                xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8006e9c:	68fb      	ldr	r3, [r7, #12]
 8006e9e:	699b      	ldr	r3, [r3, #24]
 8006ea0:	693a      	ldr	r2, [r7, #16]
 8006ea2:	4413      	add	r3, r2
 8006ea4:	60bb      	str	r3, [r7, #8]

                if( xReloadTime > xNextExpireTime )
 8006ea6:	68ba      	ldr	r2, [r7, #8]
 8006ea8:	693b      	ldr	r3, [r7, #16]
 8006eaa:	429a      	cmp	r2, r3
 8006eac:	d90e      	bls.n	8006ecc <prvSwitchTimerLists+0x6c>
                {
                    listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8006eae:	68fb      	ldr	r3, [r7, #12]
 8006eb0:	68ba      	ldr	r2, [r7, #8]
 8006eb2:	605a      	str	r2, [r3, #4]
                    listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006eb4:	68fb      	ldr	r3, [r7, #12]
 8006eb6:	68fa      	ldr	r2, [r7, #12]
 8006eb8:	611a      	str	r2, [r3, #16]
                    vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006eba:	4b19      	ldr	r3, [pc, #100]	; (8006f20 <prvSwitchTimerLists+0xc0>)
 8006ebc:	681a      	ldr	r2, [r3, #0]
 8006ebe:	68fb      	ldr	r3, [r7, #12]
 8006ec0:	3304      	adds	r3, #4
 8006ec2:	4619      	mov	r1, r3
 8006ec4:	4610      	mov	r0, r2
 8006ec6:	f7fd fe2e 	bl	8004b26 <vListInsert>
 8006eca:	e016      	b.n	8006efa <prvSwitchTimerLists+0x9a>
                }
                else
                {
                    xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006ecc:	2300      	movs	r3, #0
 8006ece:	9300      	str	r3, [sp, #0]
 8006ed0:	2300      	movs	r3, #0
 8006ed2:	693a      	ldr	r2, [r7, #16]
 8006ed4:	2100      	movs	r1, #0
 8006ed6:	68f8      	ldr	r0, [r7, #12]
 8006ed8:	f7ff fd7c 	bl	80069d4 <xTimerGenericCommand>
 8006edc:	6078      	str	r0, [r7, #4]
                    configASSERT( xResult );
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	2b00      	cmp	r3, #0
 8006ee2:	d10a      	bne.n	8006efa <prvSwitchTimerLists+0x9a>
        __asm volatile
 8006ee4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ee8:	f383 8811 	msr	BASEPRI, r3
 8006eec:	f3bf 8f6f 	isb	sy
 8006ef0:	f3bf 8f4f 	dsb	sy
 8006ef4:	603b      	str	r3, [r7, #0]
    }
 8006ef6:	bf00      	nop
 8006ef8:	e7fe      	b.n	8006ef8 <prvSwitchTimerLists+0x98>
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006efa:	4b09      	ldr	r3, [pc, #36]	; (8006f20 <prvSwitchTimerLists+0xc0>)
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	681b      	ldr	r3, [r3, #0]
 8006f00:	2b00      	cmp	r3, #0
 8006f02:	d1b1      	bne.n	8006e68 <prvSwitchTimerLists+0x8>
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        pxTemp = pxCurrentTimerList;
 8006f04:	4b06      	ldr	r3, [pc, #24]	; (8006f20 <prvSwitchTimerLists+0xc0>)
 8006f06:	681b      	ldr	r3, [r3, #0]
 8006f08:	617b      	str	r3, [r7, #20]
        pxCurrentTimerList = pxOverflowTimerList;
 8006f0a:	4b06      	ldr	r3, [pc, #24]	; (8006f24 <prvSwitchTimerLists+0xc4>)
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	4a04      	ldr	r2, [pc, #16]	; (8006f20 <prvSwitchTimerLists+0xc0>)
 8006f10:	6013      	str	r3, [r2, #0]
        pxOverflowTimerList = pxTemp;
 8006f12:	4a04      	ldr	r2, [pc, #16]	; (8006f24 <prvSwitchTimerLists+0xc4>)
 8006f14:	697b      	ldr	r3, [r7, #20]
 8006f16:	6013      	str	r3, [r2, #0]
    }
 8006f18:	bf00      	nop
 8006f1a:	3718      	adds	r7, #24
 8006f1c:	46bd      	mov	sp, r7
 8006f1e:	bd80      	pop	{r7, pc}
 8006f20:	20000354 	.word	0x20000354
 8006f24:	20000358 	.word	0x20000358

08006f28 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

    static void prvCheckForValidListAndQueue( void )
    {
 8006f28:	b580      	push	{r7, lr}
 8006f2a:	af00      	add	r7, sp, #0
        /* Check that the list from which active timers are referenced, and the
         * queue used to communicate with the timer service, have been
         * initialised. */
        taskENTER_CRITICAL();
 8006f2c:	f000 fa02 	bl	8007334 <vPortEnterCritical>
        {
            if( xTimerQueue == NULL )
 8006f30:	4b12      	ldr	r3, [pc, #72]	; (8006f7c <prvCheckForValidListAndQueue+0x54>)
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	2b00      	cmp	r3, #0
 8006f36:	d11d      	bne.n	8006f74 <prvCheckForValidListAndQueue+0x4c>
            {
                vListInitialise( &xActiveTimerList1 );
 8006f38:	4811      	ldr	r0, [pc, #68]	; (8006f80 <prvCheckForValidListAndQueue+0x58>)
 8006f3a:	f7fd fda3 	bl	8004a84 <vListInitialise>
                vListInitialise( &xActiveTimerList2 );
 8006f3e:	4811      	ldr	r0, [pc, #68]	; (8006f84 <prvCheckForValidListAndQueue+0x5c>)
 8006f40:	f7fd fda0 	bl	8004a84 <vListInitialise>
                pxCurrentTimerList = &xActiveTimerList1;
 8006f44:	4b10      	ldr	r3, [pc, #64]	; (8006f88 <prvCheckForValidListAndQueue+0x60>)
 8006f46:	4a0e      	ldr	r2, [pc, #56]	; (8006f80 <prvCheckForValidListAndQueue+0x58>)
 8006f48:	601a      	str	r2, [r3, #0]
                pxOverflowTimerList = &xActiveTimerList2;
 8006f4a:	4b10      	ldr	r3, [pc, #64]	; (8006f8c <prvCheckForValidListAndQueue+0x64>)
 8006f4c:	4a0d      	ldr	r2, [pc, #52]	; (8006f84 <prvCheckForValidListAndQueue+0x5c>)
 8006f4e:	601a      	str	r2, [r3, #0]

                        xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
                    }
                #else
                    {
                        xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
 8006f50:	2200      	movs	r2, #0
 8006f52:	210c      	movs	r1, #12
 8006f54:	200a      	movs	r0, #10
 8006f56:	f7fd feb1 	bl	8004cbc <xQueueGenericCreate>
 8006f5a:	4603      	mov	r3, r0
 8006f5c:	4a07      	ldr	r2, [pc, #28]	; (8006f7c <prvCheckForValidListAndQueue+0x54>)
 8006f5e:	6013      	str	r3, [r2, #0]
                    }
                #endif /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */

                #if ( configQUEUE_REGISTRY_SIZE > 0 )
                    {
                        if( xTimerQueue != NULL )
 8006f60:	4b06      	ldr	r3, [pc, #24]	; (8006f7c <prvCheckForValidListAndQueue+0x54>)
 8006f62:	681b      	ldr	r3, [r3, #0]
 8006f64:	2b00      	cmp	r3, #0
 8006f66:	d005      	beq.n	8006f74 <prvCheckForValidListAndQueue+0x4c>
                        {
                            vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8006f68:	4b04      	ldr	r3, [pc, #16]	; (8006f7c <prvCheckForValidListAndQueue+0x54>)
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	4908      	ldr	r1, [pc, #32]	; (8006f90 <prvCheckForValidListAndQueue+0x68>)
 8006f6e:	4618      	mov	r0, r3
 8006f70:	f7fe fb92 	bl	8005698 <vQueueAddToRegistry>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 8006f74:	f000 fa0e 	bl	8007394 <vPortExitCritical>
    }
 8006f78:	bf00      	nop
 8006f7a:	bd80      	pop	{r7, pc}
 8006f7c:	2000035c 	.word	0x2000035c
 8006f80:	2000032c 	.word	0x2000032c
 8006f84:	20000340 	.word	0x20000340
 8006f88:	20000354 	.word	0x20000354
 8006f8c:	20000358 	.word	0x20000358
 8006f90:	0800867c 	.word	0x0800867c

08006f94 <pvTimerGetTimerID>:
        return xReturn;
    } /*lint !e818 Can't be pointer to const due to the typedef. */
/*-----------------------------------------------------------*/

    void * pvTimerGetTimerID( const TimerHandle_t xTimer )
    {
 8006f94:	b580      	push	{r7, lr}
 8006f96:	b086      	sub	sp, #24
 8006f98:	af00      	add	r7, sp, #0
 8006f9a:	6078      	str	r0, [r7, #4]
        Timer_t * const pxTimer = xTimer;
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	617b      	str	r3, [r7, #20]
        void * pvReturn;

        configASSERT( xTimer );
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	2b00      	cmp	r3, #0
 8006fa4:	d10a      	bne.n	8006fbc <pvTimerGetTimerID+0x28>
        __asm volatile
 8006fa6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006faa:	f383 8811 	msr	BASEPRI, r3
 8006fae:	f3bf 8f6f 	isb	sy
 8006fb2:	f3bf 8f4f 	dsb	sy
 8006fb6:	60fb      	str	r3, [r7, #12]
    }
 8006fb8:	bf00      	nop
 8006fba:	e7fe      	b.n	8006fba <pvTimerGetTimerID+0x26>

        taskENTER_CRITICAL();
 8006fbc:	f000 f9ba 	bl	8007334 <vPortEnterCritical>
        {
            pvReturn = pxTimer->pvTimerID;
 8006fc0:	697b      	ldr	r3, [r7, #20]
 8006fc2:	69db      	ldr	r3, [r3, #28]
 8006fc4:	613b      	str	r3, [r7, #16]
        }
        taskEXIT_CRITICAL();
 8006fc6:	f000 f9e5 	bl	8007394 <vPortExitCritical>

        return pvReturn;
 8006fca:	693b      	ldr	r3, [r7, #16]
    }
 8006fcc:	4618      	mov	r0, r3
 8006fce:	3718      	adds	r7, #24
 8006fd0:	46bd      	mov	sp, r7
 8006fd2:	bd80      	pop	{r7, pc}

08006fd4 <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 8006fd4:	b480      	push	{r7}
 8006fd6:	b085      	sub	sp, #20
 8006fd8:	af00      	add	r7, sp, #0
 8006fda:	60f8      	str	r0, [r7, #12]
 8006fdc:	60b9      	str	r1, [r7, #8]
 8006fde:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */

    /* Offset added to account for the way the MCU uses the stack on entry/exit
     * of interrupts, and to ensure alignment. */
    pxTopOfStack--;
 8006fe0:	68fb      	ldr	r3, [r7, #12]
 8006fe2:	3b04      	subs	r3, #4
 8006fe4:	60fb      	str	r3, [r7, #12]

    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 8006fe6:	68fb      	ldr	r3, [r7, #12]
 8006fe8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8006fec:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8006fee:	68fb      	ldr	r3, [r7, #12]
 8006ff0:	3b04      	subs	r3, #4
 8006ff2:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 8006ff4:	68bb      	ldr	r3, [r7, #8]
 8006ff6:	f023 0201 	bic.w	r2, r3, #1
 8006ffa:	68fb      	ldr	r3, [r7, #12]
 8006ffc:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8006ffe:	68fb      	ldr	r3, [r7, #12]
 8007000:	3b04      	subs	r3, #4
 8007002:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 8007004:	4a0c      	ldr	r2, [pc, #48]	; (8007038 <pxPortInitialiseStack+0x64>)
 8007006:	68fb      	ldr	r3, [r7, #12]
 8007008:	601a      	str	r2, [r3, #0]

    /* Save code space by skipping register initialisation. */
    pxTopOfStack -= 5;                            /* R12, R3, R2 and R1. */
 800700a:	68fb      	ldr	r3, [r7, #12]
 800700c:	3b14      	subs	r3, #20
 800700e:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters; /* R0 */
 8007010:	687a      	ldr	r2, [r7, #4]
 8007012:	68fb      	ldr	r3, [r7, #12]
 8007014:	601a      	str	r2, [r3, #0]

    /* A save method is being used that requires each task to maintain its
     * own exec return value. */
    pxTopOfStack--;
 8007016:	68fb      	ldr	r3, [r7, #12]
 8007018:	3b04      	subs	r3, #4
 800701a:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_EXC_RETURN;
 800701c:	68fb      	ldr	r3, [r7, #12]
 800701e:	f06f 0202 	mvn.w	r2, #2
 8007022:	601a      	str	r2, [r3, #0]

    pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8007024:	68fb      	ldr	r3, [r7, #12]
 8007026:	3b20      	subs	r3, #32
 8007028:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 800702a:	68fb      	ldr	r3, [r7, #12]
}
 800702c:	4618      	mov	r0, r3
 800702e:	3714      	adds	r7, #20
 8007030:	46bd      	mov	sp, r7
 8007032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007036:	4770      	bx	lr
 8007038:	0800703d 	.word	0x0800703d

0800703c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800703c:	b480      	push	{r7}
 800703e:	b085      	sub	sp, #20
 8007040:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0;
 8007042:	2300      	movs	r3, #0
 8007044:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 8007046:	4b12      	ldr	r3, [pc, #72]	; (8007090 <prvTaskExitError+0x54>)
 8007048:	681b      	ldr	r3, [r3, #0]
 800704a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800704e:	d00a      	beq.n	8007066 <prvTaskExitError+0x2a>
        __asm volatile
 8007050:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007054:	f383 8811 	msr	BASEPRI, r3
 8007058:	f3bf 8f6f 	isb	sy
 800705c:	f3bf 8f4f 	dsb	sy
 8007060:	60fb      	str	r3, [r7, #12]
    }
 8007062:	bf00      	nop
 8007064:	e7fe      	b.n	8007064 <prvTaskExitError+0x28>
        __asm volatile
 8007066:	f04f 0350 	mov.w	r3, #80	; 0x50
 800706a:	f383 8811 	msr	BASEPRI, r3
 800706e:	f3bf 8f6f 	isb	sy
 8007072:	f3bf 8f4f 	dsb	sy
 8007076:	60bb      	str	r3, [r7, #8]
    }
 8007078:	bf00      	nop
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 800707a:	bf00      	nop
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	2b00      	cmp	r3, #0
 8007080:	d0fc      	beq.n	800707c <prvTaskExitError+0x40>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 8007082:	bf00      	nop
 8007084:	bf00      	nop
 8007086:	3714      	adds	r7, #20
 8007088:	46bd      	mov	sp, r7
 800708a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800708e:	4770      	bx	lr
 8007090:	20000024 	.word	0x20000024
	...

080070a0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 80070a0:	4b07      	ldr	r3, [pc, #28]	; (80070c0 <pxCurrentTCBConst2>)
 80070a2:	6819      	ldr	r1, [r3, #0]
 80070a4:	6808      	ldr	r0, [r1, #0]
 80070a6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80070aa:	f380 8809 	msr	PSP, r0
 80070ae:	f3bf 8f6f 	isb	sy
 80070b2:	f04f 0000 	mov.w	r0, #0
 80070b6:	f380 8811 	msr	BASEPRI, r0
 80070ba:	4770      	bx	lr
 80070bc:	f3af 8000 	nop.w

080070c0 <pxCurrentTCBConst2>:
 80070c0:	20000228 	.word	0x20000228
        "	bx r14							\n"
        "									\n"
        "	.align 4						\n"
        "pxCurrentTCBConst2: .word pxCurrentTCB				\n"
        );
}
 80070c4:	bf00      	nop
 80070c6:	bf00      	nop

080070c8 <prvPortStartFirstTask>:
{
    /* Start the first task.  This also clears the bit that indicates the FPU is
     * in use in case the FPU was used before the scheduler was started - which
     * would otherwise result in the unnecessary leaving of space in the SVC stack
     * for lazy saving of FPU registers. */
    __asm volatile (
 80070c8:	4808      	ldr	r0, [pc, #32]	; (80070ec <prvPortStartFirstTask+0x24>)
 80070ca:	6800      	ldr	r0, [r0, #0]
 80070cc:	6800      	ldr	r0, [r0, #0]
 80070ce:	f380 8808 	msr	MSP, r0
 80070d2:	f04f 0000 	mov.w	r0, #0
 80070d6:	f380 8814 	msr	CONTROL, r0
 80070da:	b662      	cpsie	i
 80070dc:	b661      	cpsie	f
 80070de:	f3bf 8f4f 	dsb	sy
 80070e2:	f3bf 8f6f 	isb	sy
 80070e6:	df00      	svc	0
 80070e8:	bf00      	nop
 80070ea:	0000      	.short	0x0000
 80070ec:	e000ed08 	.word	0xe000ed08
        " isb					\n"
        " svc 0					\n"/* System call to start first task. */
        " nop					\n"
        " .ltorg				\n"
        );
}
 80070f0:	bf00      	nop
 80070f2:	bf00      	nop

080070f4 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80070f4:	b580      	push	{r7, lr}
 80070f6:	b086      	sub	sp, #24
 80070f8:	af00      	add	r7, sp, #0
    configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80070fa:	4b46      	ldr	r3, [pc, #280]	; (8007214 <xPortStartScheduler+0x120>)
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	4a46      	ldr	r2, [pc, #280]	; (8007218 <xPortStartScheduler+0x124>)
 8007100:	4293      	cmp	r3, r2
 8007102:	d10a      	bne.n	800711a <xPortStartScheduler+0x26>
        __asm volatile
 8007104:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007108:	f383 8811 	msr	BASEPRI, r3
 800710c:	f3bf 8f6f 	isb	sy
 8007110:	f3bf 8f4f 	dsb	sy
 8007114:	613b      	str	r3, [r7, #16]
    }
 8007116:	bf00      	nop
 8007118:	e7fe      	b.n	8007118 <xPortStartScheduler+0x24>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800711a:	4b3e      	ldr	r3, [pc, #248]	; (8007214 <xPortStartScheduler+0x120>)
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	4a3f      	ldr	r2, [pc, #252]	; (800721c <xPortStartScheduler+0x128>)
 8007120:	4293      	cmp	r3, r2
 8007122:	d10a      	bne.n	800713a <xPortStartScheduler+0x46>
        __asm volatile
 8007124:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007128:	f383 8811 	msr	BASEPRI, r3
 800712c:	f3bf 8f6f 	isb	sy
 8007130:	f3bf 8f4f 	dsb	sy
 8007134:	60fb      	str	r3, [r7, #12]
    }
 8007136:	bf00      	nop
 8007138:	e7fe      	b.n	8007138 <xPortStartScheduler+0x44>

    #if ( configASSERT_DEFINED == 1 )
        {
            volatile uint32_t ulOriginalPriority;
            volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800713a:	4b39      	ldr	r3, [pc, #228]	; (8007220 <xPortStartScheduler+0x12c>)
 800713c:	617b      	str	r3, [r7, #20]
             * functions can be called.  ISR safe functions are those that end in
             * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
             * ensure interrupt entry is as fast and simple as possible.
             *
             * Save the interrupt priority value that is about to be clobbered. */
            ulOriginalPriority = *pucFirstUserPriorityRegister;
 800713e:	697b      	ldr	r3, [r7, #20]
 8007140:	781b      	ldrb	r3, [r3, #0]
 8007142:	b2db      	uxtb	r3, r3
 8007144:	607b      	str	r3, [r7, #4]

            /* Determine the number of priority bits available.  First write to all
             * possible bits. */
            *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8007146:	697b      	ldr	r3, [r7, #20]
 8007148:	22ff      	movs	r2, #255	; 0xff
 800714a:	701a      	strb	r2, [r3, #0]

            /* Read the value back to see how many bits stuck. */
            ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800714c:	697b      	ldr	r3, [r7, #20]
 800714e:	781b      	ldrb	r3, [r3, #0]
 8007150:	b2db      	uxtb	r3, r3
 8007152:	70fb      	strb	r3, [r7, #3]

            /* Use the same mask on the maximum system call priority. */
            ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8007154:	78fb      	ldrb	r3, [r7, #3]
 8007156:	b2db      	uxtb	r3, r3
 8007158:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800715c:	b2da      	uxtb	r2, r3
 800715e:	4b31      	ldr	r3, [pc, #196]	; (8007224 <xPortStartScheduler+0x130>)
 8007160:	701a      	strb	r2, [r3, #0]

            /* Calculate the maximum acceptable priority group value for the number
             * of bits read back. */
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8007162:	4b31      	ldr	r3, [pc, #196]	; (8007228 <xPortStartScheduler+0x134>)
 8007164:	2207      	movs	r2, #7
 8007166:	601a      	str	r2, [r3, #0]

            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007168:	e009      	b.n	800717e <xPortStartScheduler+0x8a>
            {
                ulMaxPRIGROUPValue--;
 800716a:	4b2f      	ldr	r3, [pc, #188]	; (8007228 <xPortStartScheduler+0x134>)
 800716c:	681b      	ldr	r3, [r3, #0]
 800716e:	3b01      	subs	r3, #1
 8007170:	4a2d      	ldr	r2, [pc, #180]	; (8007228 <xPortStartScheduler+0x134>)
 8007172:	6013      	str	r3, [r2, #0]
                ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8007174:	78fb      	ldrb	r3, [r7, #3]
 8007176:	b2db      	uxtb	r3, r3
 8007178:	005b      	lsls	r3, r3, #1
 800717a:	b2db      	uxtb	r3, r3
 800717c:	70fb      	strb	r3, [r7, #3]
            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800717e:	78fb      	ldrb	r3, [r7, #3]
 8007180:	b2db      	uxtb	r3, r3
 8007182:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007186:	2b80      	cmp	r3, #128	; 0x80
 8007188:	d0ef      	beq.n	800716a <xPortStartScheduler+0x76>
            #ifdef configPRIO_BITS
                {
                    /* Check the FreeRTOS configuration that defines the number of
                     * priority bits matches the number of priority bits actually queried
                     * from the hardware. */
                    configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800718a:	4b27      	ldr	r3, [pc, #156]	; (8007228 <xPortStartScheduler+0x134>)
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	f1c3 0307 	rsb	r3, r3, #7
 8007192:	2b04      	cmp	r3, #4
 8007194:	d00a      	beq.n	80071ac <xPortStartScheduler+0xb8>
        __asm volatile
 8007196:	f04f 0350 	mov.w	r3, #80	; 0x50
 800719a:	f383 8811 	msr	BASEPRI, r3
 800719e:	f3bf 8f6f 	isb	sy
 80071a2:	f3bf 8f4f 	dsb	sy
 80071a6:	60bb      	str	r3, [r7, #8]
    }
 80071a8:	bf00      	nop
 80071aa:	e7fe      	b.n	80071aa <xPortStartScheduler+0xb6>
                }
            #endif

            /* Shift the priority group value back to its position within the AIRCR
             * register. */
            ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80071ac:	4b1e      	ldr	r3, [pc, #120]	; (8007228 <xPortStartScheduler+0x134>)
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	021b      	lsls	r3, r3, #8
 80071b2:	4a1d      	ldr	r2, [pc, #116]	; (8007228 <xPortStartScheduler+0x134>)
 80071b4:	6013      	str	r3, [r2, #0]
            ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80071b6:	4b1c      	ldr	r3, [pc, #112]	; (8007228 <xPortStartScheduler+0x134>)
 80071b8:	681b      	ldr	r3, [r3, #0]
 80071ba:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80071be:	4a1a      	ldr	r2, [pc, #104]	; (8007228 <xPortStartScheduler+0x134>)
 80071c0:	6013      	str	r3, [r2, #0]

            /* Restore the clobbered interrupt priority register to its original
             * value. */
            *pucFirstUserPriorityRegister = ulOriginalPriority;
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	b2da      	uxtb	r2, r3
 80071c6:	697b      	ldr	r3, [r7, #20]
 80071c8:	701a      	strb	r2, [r3, #0]
        }
    #endif /* conifgASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 80071ca:	4b18      	ldr	r3, [pc, #96]	; (800722c <xPortStartScheduler+0x138>)
 80071cc:	681b      	ldr	r3, [r3, #0]
 80071ce:	4a17      	ldr	r2, [pc, #92]	; (800722c <xPortStartScheduler+0x138>)
 80071d0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80071d4:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 80071d6:	4b15      	ldr	r3, [pc, #84]	; (800722c <xPortStartScheduler+0x138>)
 80071d8:	681b      	ldr	r3, [r3, #0]
 80071da:	4a14      	ldr	r2, [pc, #80]	; (800722c <xPortStartScheduler+0x138>)
 80071dc:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80071e0:	6013      	str	r3, [r2, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 80071e2:	f000 f95b 	bl	800749c <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 80071e6:	4b12      	ldr	r3, [pc, #72]	; (8007230 <xPortStartScheduler+0x13c>)
 80071e8:	2200      	movs	r2, #0
 80071ea:	601a      	str	r2, [r3, #0]

    /* Ensure the VFP is enabled - it should be anyway. */
    vPortEnableVFP();
 80071ec:	f000 f97a 	bl	80074e4 <vPortEnableVFP>

    /* Lazy save always. */
    *( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80071f0:	4b10      	ldr	r3, [pc, #64]	; (8007234 <xPortStartScheduler+0x140>)
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	4a0f      	ldr	r2, [pc, #60]	; (8007234 <xPortStartScheduler+0x140>)
 80071f6:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 80071fa:	6013      	str	r3, [r2, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 80071fc:	f7ff ff64 	bl	80070c8 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 8007200:	f7fe fdb2 	bl	8005d68 <vTaskSwitchContext>
    prvTaskExitError();
 8007204:	f7ff ff1a 	bl	800703c <prvTaskExitError>

    /* Should not get here! */
    return 0;
 8007208:	2300      	movs	r3, #0
}
 800720a:	4618      	mov	r0, r3
 800720c:	3718      	adds	r7, #24
 800720e:	46bd      	mov	sp, r7
 8007210:	bd80      	pop	{r7, pc}
 8007212:	bf00      	nop
 8007214:	e000ed00 	.word	0xe000ed00
 8007218:	410fc271 	.word	0x410fc271
 800721c:	410fc270 	.word	0x410fc270
 8007220:	e000e400 	.word	0xe000e400
 8007224:	20000368 	.word	0x20000368
 8007228:	2000036c 	.word	0x2000036c
 800722c:	e000ed20 	.word	0xe000ed20
 8007230:	20000024 	.word	0x20000024
 8007234:	e000ef34 	.word	0xe000ef34

08007238 <vInitPrioGroupValue>:
/*-----------------------------------------------------------*/


void vInitPrioGroupValue(void)
{
 8007238:	b480      	push	{r7}
 800723a:	b087      	sub	sp, #28
 800723c:	af00      	add	r7, sp, #0
    configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800723e:	4b37      	ldr	r3, [pc, #220]	; (800731c <vInitPrioGroupValue+0xe4>)
 8007240:	681b      	ldr	r3, [r3, #0]
 8007242:	4a37      	ldr	r2, [pc, #220]	; (8007320 <vInitPrioGroupValue+0xe8>)
 8007244:	4293      	cmp	r3, r2
 8007246:	d10a      	bne.n	800725e <vInitPrioGroupValue+0x26>
        __asm volatile
 8007248:	f04f 0350 	mov.w	r3, #80	; 0x50
 800724c:	f383 8811 	msr	BASEPRI, r3
 8007250:	f3bf 8f6f 	isb	sy
 8007254:	f3bf 8f4f 	dsb	sy
 8007258:	613b      	str	r3, [r7, #16]
    }
 800725a:	bf00      	nop
 800725c:	e7fe      	b.n	800725c <vInitPrioGroupValue+0x24>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800725e:	4b2f      	ldr	r3, [pc, #188]	; (800731c <vInitPrioGroupValue+0xe4>)
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	4a30      	ldr	r2, [pc, #192]	; (8007324 <vInitPrioGroupValue+0xec>)
 8007264:	4293      	cmp	r3, r2
 8007266:	d10a      	bne.n	800727e <vInitPrioGroupValue+0x46>
        __asm volatile
 8007268:	f04f 0350 	mov.w	r3, #80	; 0x50
 800726c:	f383 8811 	msr	BASEPRI, r3
 8007270:	f3bf 8f6f 	isb	sy
 8007274:	f3bf 8f4f 	dsb	sy
 8007278:	60fb      	str	r3, [r7, #12]
    }
 800727a:	bf00      	nop
 800727c:	e7fe      	b.n	800727c <vInitPrioGroupValue+0x44>

    #if ( configASSERT_DEFINED == 1 )
        {
            volatile uint32_t ulOriginalPriority;
            volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800727e:	4b2a      	ldr	r3, [pc, #168]	; (8007328 <vInitPrioGroupValue+0xf0>)
 8007280:	617b      	str	r3, [r7, #20]
             * functions can be called.  ISR safe functions are those that end in
             * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
             * ensure interrupt entry is as fast and simple as possible.
             *
             * Save the interrupt priority value that is about to be clobbered. */
            ulOriginalPriority = *pucFirstUserPriorityRegister;
 8007282:	697b      	ldr	r3, [r7, #20]
 8007284:	781b      	ldrb	r3, [r3, #0]
 8007286:	b2db      	uxtb	r3, r3
 8007288:	607b      	str	r3, [r7, #4]

            /* Determine the number of priority bits available.  First write to all
             * possible bits. */
            *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800728a:	697b      	ldr	r3, [r7, #20]
 800728c:	22ff      	movs	r2, #255	; 0xff
 800728e:	701a      	strb	r2, [r3, #0]

            /* Read the value back to see how many bits stuck. */
            ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8007290:	697b      	ldr	r3, [r7, #20]
 8007292:	781b      	ldrb	r3, [r3, #0]
 8007294:	b2db      	uxtb	r3, r3
 8007296:	70fb      	strb	r3, [r7, #3]

            /* Use the same mask on the maximum system call priority. */
            ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8007298:	78fb      	ldrb	r3, [r7, #3]
 800729a:	b2db      	uxtb	r3, r3
 800729c:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80072a0:	b2da      	uxtb	r2, r3
 80072a2:	4b22      	ldr	r3, [pc, #136]	; (800732c <vInitPrioGroupValue+0xf4>)
 80072a4:	701a      	strb	r2, [r3, #0]

            /* Calculate the maximum acceptable priority group value for the number
             * of bits read back. */
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80072a6:	4b22      	ldr	r3, [pc, #136]	; (8007330 <vInitPrioGroupValue+0xf8>)
 80072a8:	2207      	movs	r2, #7
 80072aa:	601a      	str	r2, [r3, #0]

            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80072ac:	e009      	b.n	80072c2 <vInitPrioGroupValue+0x8a>
            {
                ulMaxPRIGROUPValue--;
 80072ae:	4b20      	ldr	r3, [pc, #128]	; (8007330 <vInitPrioGroupValue+0xf8>)
 80072b0:	681b      	ldr	r3, [r3, #0]
 80072b2:	3b01      	subs	r3, #1
 80072b4:	4a1e      	ldr	r2, [pc, #120]	; (8007330 <vInitPrioGroupValue+0xf8>)
 80072b6:	6013      	str	r3, [r2, #0]
                ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80072b8:	78fb      	ldrb	r3, [r7, #3]
 80072ba:	b2db      	uxtb	r3, r3
 80072bc:	005b      	lsls	r3, r3, #1
 80072be:	b2db      	uxtb	r3, r3
 80072c0:	70fb      	strb	r3, [r7, #3]
            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80072c2:	78fb      	ldrb	r3, [r7, #3]
 80072c4:	b2db      	uxtb	r3, r3
 80072c6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80072ca:	2b80      	cmp	r3, #128	; 0x80
 80072cc:	d0ef      	beq.n	80072ae <vInitPrioGroupValue+0x76>
            #ifdef configPRIO_BITS
                {
                    /* Check the FreeRTOS configuration that defines the number of
                     * priority bits matches the number of priority bits actually queried
                     * from the hardware. */
                    configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80072ce:	4b18      	ldr	r3, [pc, #96]	; (8007330 <vInitPrioGroupValue+0xf8>)
 80072d0:	681b      	ldr	r3, [r3, #0]
 80072d2:	f1c3 0307 	rsb	r3, r3, #7
 80072d6:	2b04      	cmp	r3, #4
 80072d8:	d00a      	beq.n	80072f0 <vInitPrioGroupValue+0xb8>
        __asm volatile
 80072da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80072de:	f383 8811 	msr	BASEPRI, r3
 80072e2:	f3bf 8f6f 	isb	sy
 80072e6:	f3bf 8f4f 	dsb	sy
 80072ea:	60bb      	str	r3, [r7, #8]
    }
 80072ec:	bf00      	nop
 80072ee:	e7fe      	b.n	80072ee <vInitPrioGroupValue+0xb6>
                }
            #endif

            /* Shift the priority group value back to its position within the AIRCR
             * register. */
            ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80072f0:	4b0f      	ldr	r3, [pc, #60]	; (8007330 <vInitPrioGroupValue+0xf8>)
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	021b      	lsls	r3, r3, #8
 80072f6:	4a0e      	ldr	r2, [pc, #56]	; (8007330 <vInitPrioGroupValue+0xf8>)
 80072f8:	6013      	str	r3, [r2, #0]
            ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80072fa:	4b0d      	ldr	r3, [pc, #52]	; (8007330 <vInitPrioGroupValue+0xf8>)
 80072fc:	681b      	ldr	r3, [r3, #0]
 80072fe:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8007302:	4a0b      	ldr	r2, [pc, #44]	; (8007330 <vInitPrioGroupValue+0xf8>)
 8007304:	6013      	str	r3, [r2, #0]

            /* Restore the clobbered interrupt priority register to its original
             * value. */
            *pucFirstUserPriorityRegister = ulOriginalPriority;
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	b2da      	uxtb	r2, r3
 800730a:	697b      	ldr	r3, [r7, #20]
 800730c:	701a      	strb	r2, [r3, #0]
        }
    #endif /* conifgASSERT_DEFINED */
}
 800730e:	bf00      	nop
 8007310:	371c      	adds	r7, #28
 8007312:	46bd      	mov	sp, r7
 8007314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007318:	4770      	bx	lr
 800731a:	bf00      	nop
 800731c:	e000ed00 	.word	0xe000ed00
 8007320:	410fc271 	.word	0x410fc271
 8007324:	410fc270 	.word	0x410fc270
 8007328:	e000e400 	.word	0xe000e400
 800732c:	20000368 	.word	0x20000368
 8007330:	2000036c 	.word	0x2000036c

08007334 <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8007334:	b480      	push	{r7}
 8007336:	b083      	sub	sp, #12
 8007338:	af00      	add	r7, sp, #0
        __asm volatile
 800733a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800733e:	f383 8811 	msr	BASEPRI, r3
 8007342:	f3bf 8f6f 	isb	sy
 8007346:	f3bf 8f4f 	dsb	sy
 800734a:	607b      	str	r3, [r7, #4]
    }
 800734c:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 800734e:	4b0f      	ldr	r3, [pc, #60]	; (800738c <vPortEnterCritical+0x58>)
 8007350:	681b      	ldr	r3, [r3, #0]
 8007352:	3301      	adds	r3, #1
 8007354:	4a0d      	ldr	r2, [pc, #52]	; (800738c <vPortEnterCritical+0x58>)
 8007356:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 8007358:	4b0c      	ldr	r3, [pc, #48]	; (800738c <vPortEnterCritical+0x58>)
 800735a:	681b      	ldr	r3, [r3, #0]
 800735c:	2b01      	cmp	r3, #1
 800735e:	d10f      	bne.n	8007380 <vPortEnterCritical+0x4c>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8007360:	4b0b      	ldr	r3, [pc, #44]	; (8007390 <vPortEnterCritical+0x5c>)
 8007362:	681b      	ldr	r3, [r3, #0]
 8007364:	b2db      	uxtb	r3, r3
 8007366:	2b00      	cmp	r3, #0
 8007368:	d00a      	beq.n	8007380 <vPortEnterCritical+0x4c>
        __asm volatile
 800736a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800736e:	f383 8811 	msr	BASEPRI, r3
 8007372:	f3bf 8f6f 	isb	sy
 8007376:	f3bf 8f4f 	dsb	sy
 800737a:	603b      	str	r3, [r7, #0]
    }
 800737c:	bf00      	nop
 800737e:	e7fe      	b.n	800737e <vPortEnterCritical+0x4a>
    }
}
 8007380:	bf00      	nop
 8007382:	370c      	adds	r7, #12
 8007384:	46bd      	mov	sp, r7
 8007386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800738a:	4770      	bx	lr
 800738c:	20000024 	.word	0x20000024
 8007390:	e000ed04 	.word	0xe000ed04

08007394 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8007394:	b480      	push	{r7}
 8007396:	b083      	sub	sp, #12
 8007398:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 800739a:	4b12      	ldr	r3, [pc, #72]	; (80073e4 <vPortExitCritical+0x50>)
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	2b00      	cmp	r3, #0
 80073a0:	d10a      	bne.n	80073b8 <vPortExitCritical+0x24>
        __asm volatile
 80073a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80073a6:	f383 8811 	msr	BASEPRI, r3
 80073aa:	f3bf 8f6f 	isb	sy
 80073ae:	f3bf 8f4f 	dsb	sy
 80073b2:	607b      	str	r3, [r7, #4]
    }
 80073b4:	bf00      	nop
 80073b6:	e7fe      	b.n	80073b6 <vPortExitCritical+0x22>
    uxCriticalNesting--;
 80073b8:	4b0a      	ldr	r3, [pc, #40]	; (80073e4 <vPortExitCritical+0x50>)
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	3b01      	subs	r3, #1
 80073be:	4a09      	ldr	r2, [pc, #36]	; (80073e4 <vPortExitCritical+0x50>)
 80073c0:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 80073c2:	4b08      	ldr	r3, [pc, #32]	; (80073e4 <vPortExitCritical+0x50>)
 80073c4:	681b      	ldr	r3, [r3, #0]
 80073c6:	2b00      	cmp	r3, #0
 80073c8:	d105      	bne.n	80073d6 <vPortExitCritical+0x42>
 80073ca:	2300      	movs	r3, #0
 80073cc:	603b      	str	r3, [r7, #0]
        __asm volatile
 80073ce:	683b      	ldr	r3, [r7, #0]
 80073d0:	f383 8811 	msr	BASEPRI, r3
    }
 80073d4:	bf00      	nop
    {
        portENABLE_INTERRUPTS();
    }
}
 80073d6:	bf00      	nop
 80073d8:	370c      	adds	r7, #12
 80073da:	46bd      	mov	sp, r7
 80073dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073e0:	4770      	bx	lr
 80073e2:	bf00      	nop
 80073e4:	20000024 	.word	0x20000024
	...

080073f0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 80073f0:	f3ef 8009 	mrs	r0, PSP
 80073f4:	f3bf 8f6f 	isb	sy
 80073f8:	4b15      	ldr	r3, [pc, #84]	; (8007450 <pxCurrentTCBConst>)
 80073fa:	681a      	ldr	r2, [r3, #0]
 80073fc:	f01e 0f10 	tst.w	lr, #16
 8007400:	bf08      	it	eq
 8007402:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8007406:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800740a:	6010      	str	r0, [r2, #0]
 800740c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8007410:	f04f 0050 	mov.w	r0, #80	; 0x50
 8007414:	f380 8811 	msr	BASEPRI, r0
 8007418:	f3bf 8f4f 	dsb	sy
 800741c:	f3bf 8f6f 	isb	sy
 8007420:	f7fe fca2 	bl	8005d68 <vTaskSwitchContext>
 8007424:	f04f 0000 	mov.w	r0, #0
 8007428:	f380 8811 	msr	BASEPRI, r0
 800742c:	bc09      	pop	{r0, r3}
 800742e:	6819      	ldr	r1, [r3, #0]
 8007430:	6808      	ldr	r0, [r1, #0]
 8007432:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007436:	f01e 0f10 	tst.w	lr, #16
 800743a:	bf08      	it	eq
 800743c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8007440:	f380 8809 	msr	PSP, r0
 8007444:	f3bf 8f6f 	isb	sy
 8007448:	4770      	bx	lr
 800744a:	bf00      	nop
 800744c:	f3af 8000 	nop.w

08007450 <pxCurrentTCBConst>:
 8007450:	20000228 	.word	0x20000228
        "										\n"
        "	.align 4							\n"
        "pxCurrentTCBConst: .word pxCurrentTCB	\n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 8007454:	bf00      	nop
 8007456:	bf00      	nop

08007458 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8007458:	b580      	push	{r7, lr}
 800745a:	b082      	sub	sp, #8
 800745c:	af00      	add	r7, sp, #0
        __asm volatile
 800745e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007462:	f383 8811 	msr	BASEPRI, r3
 8007466:	f3bf 8f6f 	isb	sy
 800746a:	f3bf 8f4f 	dsb	sy
 800746e:	607b      	str	r3, [r7, #4]
    }
 8007470:	bf00      	nop
     * known. */
    portDISABLE_INTERRUPTS();
	traceISR_ENTER();
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 8007472:	f7fe fbc1 	bl	8005bf8 <xTaskIncrementTick>
 8007476:	4603      	mov	r3, r0
 8007478:	2b00      	cmp	r3, #0
 800747a:	d003      	beq.n	8007484 <SysTick_Handler+0x2c>
        {
			traceISR_EXIT_TO_SCHEDULER();
            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800747c:	4b06      	ldr	r3, [pc, #24]	; (8007498 <SysTick_Handler+0x40>)
 800747e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007482:	601a      	str	r2, [r3, #0]
 8007484:	2300      	movs	r3, #0
 8007486:	603b      	str	r3, [r7, #0]
        __asm volatile
 8007488:	683b      	ldr	r3, [r7, #0]
 800748a:	f383 8811 	msr	BASEPRI, r3
    }
 800748e:	bf00      	nop
		{
			traceISR_EXIT();
		}
    }
    portENABLE_INTERRUPTS();
}
 8007490:	bf00      	nop
 8007492:	3708      	adds	r7, #8
 8007494:	46bd      	mov	sp, r7
 8007496:	bd80      	pop	{r7, pc}
 8007498:	e000ed04 	.word	0xe000ed04

0800749c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 800749c:	b480      	push	{r7}
 800749e:	af00      	add	r7, sp, #0
            ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
        }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 80074a0:	4b0b      	ldr	r3, [pc, #44]	; (80074d0 <vPortSetupTimerInterrupt+0x34>)
 80074a2:	2200      	movs	r2, #0
 80074a4:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80074a6:	4b0b      	ldr	r3, [pc, #44]	; (80074d4 <vPortSetupTimerInterrupt+0x38>)
 80074a8:	2200      	movs	r2, #0
 80074aa:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80074ac:	4b0a      	ldr	r3, [pc, #40]	; (80074d8 <vPortSetupTimerInterrupt+0x3c>)
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	4a0a      	ldr	r2, [pc, #40]	; (80074dc <vPortSetupTimerInterrupt+0x40>)
 80074b2:	fba2 2303 	umull	r2, r3, r2, r3
 80074b6:	099b      	lsrs	r3, r3, #6
 80074b8:	4a09      	ldr	r2, [pc, #36]	; (80074e0 <vPortSetupTimerInterrupt+0x44>)
 80074ba:	3b01      	subs	r3, #1
 80074bc:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80074be:	4b04      	ldr	r3, [pc, #16]	; (80074d0 <vPortSetupTimerInterrupt+0x34>)
 80074c0:	2207      	movs	r2, #7
 80074c2:	601a      	str	r2, [r3, #0]
}
 80074c4:	bf00      	nop
 80074c6:	46bd      	mov	sp, r7
 80074c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074cc:	4770      	bx	lr
 80074ce:	bf00      	nop
 80074d0:	e000e010 	.word	0xe000e010
 80074d4:	e000e018 	.word	0xe000e018
 80074d8:	20000010 	.word	0x20000010
 80074dc:	10624dd3 	.word	0x10624dd3
 80074e0:	e000e014 	.word	0xe000e014

080074e4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
    __asm volatile
 80074e4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 80074f4 <vPortEnableVFP+0x10>
 80074e8:	6801      	ldr	r1, [r0, #0]
 80074ea:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80074ee:	6001      	str	r1, [r0, #0]
 80074f0:	4770      	bx	lr
 80074f2:	0000      	.short	0x0000
 80074f4:	e000ed88 	.word	0xe000ed88
        "	orr r1, r1, #( 0xf << 20 )	\n"/* Enable CP10 and CP11 coprocessors, then save back. */
        "	str r1, [r0]				\n"
        "	bx r14						\n"
        "	.ltorg						\n"
    );
}
 80074f8:	bf00      	nop
 80074fa:	bf00      	nop

080074fc <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if ( configASSERT_DEFINED == 1 )

    void vPortValidateInterruptPriority( void )
    {
 80074fc:	b480      	push	{r7}
 80074fe:	b085      	sub	sp, #20
 8007500:	af00      	add	r7, sp, #0
        uint32_t ulCurrentInterrupt;
        uint8_t ucCurrentPriority;

        /* Obtain the number of the currently executing interrupt. */
        __asm volatile ( "mrs %0, ipsr" : "=r" ( ulCurrentInterrupt )::"memory" );
 8007502:	f3ef 8305 	mrs	r3, IPSR
 8007506:	60fb      	str	r3, [r7, #12]

        /* Is the interrupt number a user defined interrupt? */
        if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8007508:	68fb      	ldr	r3, [r7, #12]
 800750a:	2b0f      	cmp	r3, #15
 800750c:	d914      	bls.n	8007538 <vPortValidateInterruptPriority+0x3c>
        {
            /* Look up the interrupt's priority. */
            ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800750e:	4a17      	ldr	r2, [pc, #92]	; (800756c <vPortValidateInterruptPriority+0x70>)
 8007510:	68fb      	ldr	r3, [r7, #12]
 8007512:	4413      	add	r3, r2
 8007514:	781b      	ldrb	r3, [r3, #0]
 8007516:	72fb      	strb	r3, [r7, #11]
             * interrupt entry is as fast and simple as possible.
             *
             * The following links provide detailed information:
             * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html
             * https://www.FreeRTOS.org/FAQHelp.html */
            configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8007518:	4b15      	ldr	r3, [pc, #84]	; (8007570 <vPortValidateInterruptPriority+0x74>)
 800751a:	781b      	ldrb	r3, [r3, #0]
 800751c:	7afa      	ldrb	r2, [r7, #11]
 800751e:	429a      	cmp	r2, r3
 8007520:	d20a      	bcs.n	8007538 <vPortValidateInterruptPriority+0x3c>
        __asm volatile
 8007522:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007526:	f383 8811 	msr	BASEPRI, r3
 800752a:	f3bf 8f6f 	isb	sy
 800752e:	f3bf 8f4f 	dsb	sy
 8007532:	607b      	str	r3, [r7, #4]
    }
 8007534:	bf00      	nop
 8007536:	e7fe      	b.n	8007536 <vPortValidateInterruptPriority+0x3a>
         * configuration then the correct setting can be achieved on all Cortex-M
         * devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
         * scheduler.  Note however that some vendor specific peripheral libraries
         * assume a non-zero priority group setting, in which cases using a value
         * of zero will result in unpredictable behaviour. */
        configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8007538:	4b0e      	ldr	r3, [pc, #56]	; (8007574 <vPortValidateInterruptPriority+0x78>)
 800753a:	681b      	ldr	r3, [r3, #0]
 800753c:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8007540:	4b0d      	ldr	r3, [pc, #52]	; (8007578 <vPortValidateInterruptPriority+0x7c>)
 8007542:	681b      	ldr	r3, [r3, #0]
 8007544:	429a      	cmp	r2, r3
 8007546:	d90a      	bls.n	800755e <vPortValidateInterruptPriority+0x62>
        __asm volatile
 8007548:	f04f 0350 	mov.w	r3, #80	; 0x50
 800754c:	f383 8811 	msr	BASEPRI, r3
 8007550:	f3bf 8f6f 	isb	sy
 8007554:	f3bf 8f4f 	dsb	sy
 8007558:	603b      	str	r3, [r7, #0]
    }
 800755a:	bf00      	nop
 800755c:	e7fe      	b.n	800755c <vPortValidateInterruptPriority+0x60>
    }
 800755e:	bf00      	nop
 8007560:	3714      	adds	r7, #20
 8007562:	46bd      	mov	sp, r7
 8007564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007568:	4770      	bx	lr
 800756a:	bf00      	nop
 800756c:	e000e3f0 	.word	0xe000e3f0
 8007570:	20000368 	.word	0x20000368
 8007574:	e000ed0c 	.word	0xe000ed0c
 8007578:	2000036c 	.word	0x2000036c

0800757c <pvPortMalloc>:
PRIVILEGED_DATA static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 800757c:	b580      	push	{r7, lr}
 800757e:	b08a      	sub	sp, #40	; 0x28
 8007580:	af00      	add	r7, sp, #0
 8007582:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock, * pxPreviousBlock, * pxNewBlockLink;
    void * pvReturn = NULL;
 8007584:	2300      	movs	r3, #0
 8007586:	61fb      	str	r3, [r7, #28]

    vTaskSuspendAll();
 8007588:	f7fe fa7c 	bl	8005a84 <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 800758c:	4b65      	ldr	r3, [pc, #404]	; (8007724 <pvPortMalloc+0x1a8>)
 800758e:	681b      	ldr	r3, [r3, #0]
 8007590:	2b00      	cmp	r3, #0
 8007592:	d101      	bne.n	8007598 <pvPortMalloc+0x1c>
        {
            prvHeapInit();
 8007594:	f000 f934 	bl	8007800 <prvHeapInit>

        /* Check the requested block size is not so large that the top bit is
         * set.  The top bit of the block size member of the BlockLink_t structure
         * is used to determine who owns the block - the application or the
         * kernel, so it must be free. */
        if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8007598:	4b63      	ldr	r3, [pc, #396]	; (8007728 <pvPortMalloc+0x1ac>)
 800759a:	681a      	ldr	r2, [r3, #0]
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	4013      	ands	r3, r2
 80075a0:	2b00      	cmp	r3, #0
 80075a2:	f040 80a7 	bne.w	80076f4 <pvPortMalloc+0x178>
        {
            /* The wanted size must be increased so it can contain a BlockLink_t
             * structure in addition to the requested amount of bytes. */
            if( ( xWantedSize > 0 ) && 
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	2b00      	cmp	r3, #0
 80075aa:	d02d      	beq.n	8007608 <pvPortMalloc+0x8c>
                ( ( xWantedSize + xHeapStructSize ) >  xWantedSize ) ) /* Overflow check */
 80075ac:	2208      	movs	r2, #8
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	4413      	add	r3, r2
            if( ( xWantedSize > 0 ) && 
 80075b2:	687a      	ldr	r2, [r7, #4]
 80075b4:	429a      	cmp	r2, r3
 80075b6:	d227      	bcs.n	8007608 <pvPortMalloc+0x8c>
            {
                xWantedSize += xHeapStructSize;
 80075b8:	2208      	movs	r2, #8
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	4413      	add	r3, r2
 80075be:	607b      	str	r3, [r7, #4]

                /* Ensure that blocks are always aligned. */
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	f003 0307 	and.w	r3, r3, #7
 80075c6:	2b00      	cmp	r3, #0
 80075c8:	d021      	beq.n	800760e <pvPortMalloc+0x92>
                {
                    /* Byte alignment required. Check for overflow. */
                    if( ( xWantedSize + ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) ) ) 
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	f023 0307 	bic.w	r3, r3, #7
 80075d0:	3308      	adds	r3, #8
 80075d2:	687a      	ldr	r2, [r7, #4]
 80075d4:	429a      	cmp	r2, r3
 80075d6:	d214      	bcs.n	8007602 <pvPortMalloc+0x86>
                            > xWantedSize )
                    {
                        xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	f023 0307 	bic.w	r3, r3, #7
 80075de:	3308      	adds	r3, #8
 80075e0:	607b      	str	r3, [r7, #4]
                        configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	f003 0307 	and.w	r3, r3, #7
 80075e8:	2b00      	cmp	r3, #0
 80075ea:	d010      	beq.n	800760e <pvPortMalloc+0x92>
        __asm volatile
 80075ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80075f0:	f383 8811 	msr	BASEPRI, r3
 80075f4:	f3bf 8f6f 	isb	sy
 80075f8:	f3bf 8f4f 	dsb	sy
 80075fc:	617b      	str	r3, [r7, #20]
    }
 80075fe:	bf00      	nop
 8007600:	e7fe      	b.n	8007600 <pvPortMalloc+0x84>
                    }
                    else
                    {
                        xWantedSize = 0;
 8007602:	2300      	movs	r3, #0
 8007604:	607b      	str	r3, [r7, #4]
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8007606:	e002      	b.n	800760e <pvPortMalloc+0x92>
                    mtCOVERAGE_TEST_MARKER();
                }
            } 
            else 
            {
                xWantedSize = 0;
 8007608:	2300      	movs	r3, #0
 800760a:	607b      	str	r3, [r7, #4]
 800760c:	e000      	b.n	8007610 <pvPortMalloc+0x94>
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800760e:	bf00      	nop
            }

            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	2b00      	cmp	r3, #0
 8007614:	d06e      	beq.n	80076f4 <pvPortMalloc+0x178>
 8007616:	4b45      	ldr	r3, [pc, #276]	; (800772c <pvPortMalloc+0x1b0>)
 8007618:	681b      	ldr	r3, [r3, #0]
 800761a:	687a      	ldr	r2, [r7, #4]
 800761c:	429a      	cmp	r2, r3
 800761e:	d869      	bhi.n	80076f4 <pvPortMalloc+0x178>
            {
                /* Traverse the list from the start	(lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 8007620:	4b43      	ldr	r3, [pc, #268]	; (8007730 <pvPortMalloc+0x1b4>)
 8007622:	623b      	str	r3, [r7, #32]
                pxBlock = xStart.pxNextFreeBlock;
 8007624:	4b42      	ldr	r3, [pc, #264]	; (8007730 <pvPortMalloc+0x1b4>)
 8007626:	681b      	ldr	r3, [r3, #0]
 8007628:	627b      	str	r3, [r7, #36]	; 0x24

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800762a:	e004      	b.n	8007636 <pvPortMalloc+0xba>
                {
                    pxPreviousBlock = pxBlock;
 800762c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800762e:	623b      	str	r3, [r7, #32]
                    pxBlock = pxBlock->pxNextFreeBlock;
 8007630:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007632:	681b      	ldr	r3, [r3, #0]
 8007634:	627b      	str	r3, [r7, #36]	; 0x24
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007636:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007638:	685b      	ldr	r3, [r3, #4]
 800763a:	687a      	ldr	r2, [r7, #4]
 800763c:	429a      	cmp	r2, r3
 800763e:	d903      	bls.n	8007648 <pvPortMalloc+0xcc>
 8007640:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007642:	681b      	ldr	r3, [r3, #0]
 8007644:	2b00      	cmp	r3, #0
 8007646:	d1f1      	bne.n	800762c <pvPortMalloc+0xb0>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 8007648:	4b36      	ldr	r3, [pc, #216]	; (8007724 <pvPortMalloc+0x1a8>)
 800764a:	681b      	ldr	r3, [r3, #0]
 800764c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800764e:	429a      	cmp	r2, r3
 8007650:	d050      	beq.n	80076f4 <pvPortMalloc+0x178>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8007652:	6a3b      	ldr	r3, [r7, #32]
 8007654:	681b      	ldr	r3, [r3, #0]
 8007656:	2208      	movs	r2, #8
 8007658:	4413      	add	r3, r2
 800765a:	61fb      	str	r3, [r7, #28]

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800765c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800765e:	681a      	ldr	r2, [r3, #0]
 8007660:	6a3b      	ldr	r3, [r7, #32]
 8007662:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8007664:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007666:	685a      	ldr	r2, [r3, #4]
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	1ad2      	subs	r2, r2, r3
 800766c:	2308      	movs	r3, #8
 800766e:	005b      	lsls	r3, r3, #1
 8007670:	429a      	cmp	r2, r3
 8007672:	d91f      	bls.n	80076b4 <pvPortMalloc+0x138>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8007674:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	4413      	add	r3, r2
 800767a:	61bb      	str	r3, [r7, #24]
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800767c:	69bb      	ldr	r3, [r7, #24]
 800767e:	f003 0307 	and.w	r3, r3, #7
 8007682:	2b00      	cmp	r3, #0
 8007684:	d00a      	beq.n	800769c <pvPortMalloc+0x120>
        __asm volatile
 8007686:	f04f 0350 	mov.w	r3, #80	; 0x50
 800768a:	f383 8811 	msr	BASEPRI, r3
 800768e:	f3bf 8f6f 	isb	sy
 8007692:	f3bf 8f4f 	dsb	sy
 8007696:	613b      	str	r3, [r7, #16]
    }
 8007698:	bf00      	nop
 800769a:	e7fe      	b.n	800769a <pvPortMalloc+0x11e>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800769c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800769e:	685a      	ldr	r2, [r3, #4]
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	1ad2      	subs	r2, r2, r3
 80076a4:	69bb      	ldr	r3, [r7, #24]
 80076a6:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 80076a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076aa:	687a      	ldr	r2, [r7, #4]
 80076ac:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        prvInsertBlockIntoFreeList( pxNewBlockLink );
 80076ae:	69b8      	ldr	r0, [r7, #24]
 80076b0:	f000 f908 	bl	80078c4 <prvInsertBlockIntoFreeList>
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 80076b4:	4b1d      	ldr	r3, [pc, #116]	; (800772c <pvPortMalloc+0x1b0>)
 80076b6:	681a      	ldr	r2, [r3, #0]
 80076b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076ba:	685b      	ldr	r3, [r3, #4]
 80076bc:	1ad3      	subs	r3, r2, r3
 80076be:	4a1b      	ldr	r2, [pc, #108]	; (800772c <pvPortMalloc+0x1b0>)
 80076c0:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80076c2:	4b1a      	ldr	r3, [pc, #104]	; (800772c <pvPortMalloc+0x1b0>)
 80076c4:	681a      	ldr	r2, [r3, #0]
 80076c6:	4b1b      	ldr	r3, [pc, #108]	; (8007734 <pvPortMalloc+0x1b8>)
 80076c8:	681b      	ldr	r3, [r3, #0]
 80076ca:	429a      	cmp	r2, r3
 80076cc:	d203      	bcs.n	80076d6 <pvPortMalloc+0x15a>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80076ce:	4b17      	ldr	r3, [pc, #92]	; (800772c <pvPortMalloc+0x1b0>)
 80076d0:	681b      	ldr	r3, [r3, #0]
 80076d2:	4a18      	ldr	r2, [pc, #96]	; (8007734 <pvPortMalloc+0x1b8>)
 80076d4:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    pxBlock->xBlockSize |= xBlockAllocatedBit;
 80076d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076d8:	685a      	ldr	r2, [r3, #4]
 80076da:	4b13      	ldr	r3, [pc, #76]	; (8007728 <pvPortMalloc+0x1ac>)
 80076dc:	681b      	ldr	r3, [r3, #0]
 80076de:	431a      	orrs	r2, r3
 80076e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076e2:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 80076e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076e6:	2200      	movs	r2, #0
 80076e8:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 80076ea:	4b13      	ldr	r3, [pc, #76]	; (8007738 <pvPortMalloc+0x1bc>)
 80076ec:	681b      	ldr	r3, [r3, #0]
 80076ee:	3301      	adds	r3, #1
 80076f0:	4a11      	ldr	r2, [pc, #68]	; (8007738 <pvPortMalloc+0x1bc>)
 80076f2:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 80076f4:	f7fe f9d4 	bl	8005aa0 <xTaskResumeAll>
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80076f8:	69fb      	ldr	r3, [r7, #28]
 80076fa:	f003 0307 	and.w	r3, r3, #7
 80076fe:	2b00      	cmp	r3, #0
 8007700:	d00a      	beq.n	8007718 <pvPortMalloc+0x19c>
        __asm volatile
 8007702:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007706:	f383 8811 	msr	BASEPRI, r3
 800770a:	f3bf 8f6f 	isb	sy
 800770e:	f3bf 8f4f 	dsb	sy
 8007712:	60fb      	str	r3, [r7, #12]
    }
 8007714:	bf00      	nop
 8007716:	e7fe      	b.n	8007716 <pvPortMalloc+0x19a>
    return pvReturn;
 8007718:	69fb      	ldr	r3, [r7, #28]
}
 800771a:	4618      	mov	r0, r3
 800771c:	3728      	adds	r7, #40	; 0x28
 800771e:	46bd      	mov	sp, r7
 8007720:	bd80      	pop	{r7, pc}
 8007722:	bf00      	nop
 8007724:	20012f78 	.word	0x20012f78
 8007728:	20012f8c 	.word	0x20012f8c
 800772c:	20012f7c 	.word	0x20012f7c
 8007730:	20012f70 	.word	0x20012f70
 8007734:	20012f80 	.word	0x20012f80
 8007738:	20012f84 	.word	0x20012f84

0800773c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 800773c:	b580      	push	{r7, lr}
 800773e:	b086      	sub	sp, #24
 8007740:	af00      	add	r7, sp, #0
 8007742:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	617b      	str	r3, [r7, #20]
    BlockLink_t * pxLink;

    if( pv != NULL )
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	2b00      	cmp	r3, #0
 800774c:	d04d      	beq.n	80077ea <vPortFree+0xae>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 800774e:	2308      	movs	r3, #8
 8007750:	425b      	negs	r3, r3
 8007752:	697a      	ldr	r2, [r7, #20]
 8007754:	4413      	add	r3, r2
 8007756:	617b      	str	r3, [r7, #20]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 8007758:	697b      	ldr	r3, [r7, #20]
 800775a:	613b      	str	r3, [r7, #16]

        /* Check the block is actually allocated. */
        configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800775c:	693b      	ldr	r3, [r7, #16]
 800775e:	685a      	ldr	r2, [r3, #4]
 8007760:	4b24      	ldr	r3, [pc, #144]	; (80077f4 <vPortFree+0xb8>)
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	4013      	ands	r3, r2
 8007766:	2b00      	cmp	r3, #0
 8007768:	d10a      	bne.n	8007780 <vPortFree+0x44>
        __asm volatile
 800776a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800776e:	f383 8811 	msr	BASEPRI, r3
 8007772:	f3bf 8f6f 	isb	sy
 8007776:	f3bf 8f4f 	dsb	sy
 800777a:	60fb      	str	r3, [r7, #12]
    }
 800777c:	bf00      	nop
 800777e:	e7fe      	b.n	800777e <vPortFree+0x42>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 8007780:	693b      	ldr	r3, [r7, #16]
 8007782:	681b      	ldr	r3, [r3, #0]
 8007784:	2b00      	cmp	r3, #0
 8007786:	d00a      	beq.n	800779e <vPortFree+0x62>
        __asm volatile
 8007788:	f04f 0350 	mov.w	r3, #80	; 0x50
 800778c:	f383 8811 	msr	BASEPRI, r3
 8007790:	f3bf 8f6f 	isb	sy
 8007794:	f3bf 8f4f 	dsb	sy
 8007798:	60bb      	str	r3, [r7, #8]
    }
 800779a:	bf00      	nop
 800779c:	e7fe      	b.n	800779c <vPortFree+0x60>

        if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800779e:	693b      	ldr	r3, [r7, #16]
 80077a0:	685a      	ldr	r2, [r3, #4]
 80077a2:	4b14      	ldr	r3, [pc, #80]	; (80077f4 <vPortFree+0xb8>)
 80077a4:	681b      	ldr	r3, [r3, #0]
 80077a6:	4013      	ands	r3, r2
 80077a8:	2b00      	cmp	r3, #0
 80077aa:	d01e      	beq.n	80077ea <vPortFree+0xae>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 80077ac:	693b      	ldr	r3, [r7, #16]
 80077ae:	681b      	ldr	r3, [r3, #0]
 80077b0:	2b00      	cmp	r3, #0
 80077b2:	d11a      	bne.n	80077ea <vPortFree+0xae>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80077b4:	693b      	ldr	r3, [r7, #16]
 80077b6:	685a      	ldr	r2, [r3, #4]
 80077b8:	4b0e      	ldr	r3, [pc, #56]	; (80077f4 <vPortFree+0xb8>)
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	43db      	mvns	r3, r3
 80077be:	401a      	ands	r2, r3
 80077c0:	693b      	ldr	r3, [r7, #16]
 80077c2:	605a      	str	r2, [r3, #4]

                vTaskSuspendAll();
 80077c4:	f7fe f95e 	bl	8005a84 <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 80077c8:	693b      	ldr	r3, [r7, #16]
 80077ca:	685a      	ldr	r2, [r3, #4]
 80077cc:	4b0a      	ldr	r3, [pc, #40]	; (80077f8 <vPortFree+0xbc>)
 80077ce:	681b      	ldr	r3, [r3, #0]
 80077d0:	4413      	add	r3, r2
 80077d2:	4a09      	ldr	r2, [pc, #36]	; (80077f8 <vPortFree+0xbc>)
 80077d4:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80077d6:	6938      	ldr	r0, [r7, #16]
 80077d8:	f000 f874 	bl	80078c4 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 80077dc:	4b07      	ldr	r3, [pc, #28]	; (80077fc <vPortFree+0xc0>)
 80077de:	681b      	ldr	r3, [r3, #0]
 80077e0:	3301      	adds	r3, #1
 80077e2:	4a06      	ldr	r2, [pc, #24]	; (80077fc <vPortFree+0xc0>)
 80077e4:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 80077e6:	f7fe f95b 	bl	8005aa0 <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 80077ea:	bf00      	nop
 80077ec:	3718      	adds	r7, #24
 80077ee:	46bd      	mov	sp, r7
 80077f0:	bd80      	pop	{r7, pc}
 80077f2:	bf00      	nop
 80077f4:	20012f8c 	.word	0x20012f8c
 80077f8:	20012f7c 	.word	0x20012f7c
 80077fc:	20012f88 	.word	0x20012f88

08007800 <prvHeapInit>:
    /* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 8007800:	b480      	push	{r7}
 8007802:	b085      	sub	sp, #20
 8007804:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    uint8_t * pucAlignedHeap;
    size_t uxAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8007806:	f44f 3396 	mov.w	r3, #76800	; 0x12c00
 800780a:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxAddress = ( size_t ) ucHeap;
 800780c:	4b27      	ldr	r3, [pc, #156]	; (80078ac <prvHeapInit+0xac>)
 800780e:	60fb      	str	r3, [r7, #12]

    if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8007810:	68fb      	ldr	r3, [r7, #12]
 8007812:	f003 0307 	and.w	r3, r3, #7
 8007816:	2b00      	cmp	r3, #0
 8007818:	d00c      	beq.n	8007834 <prvHeapInit+0x34>
    {
        uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800781a:	68fb      	ldr	r3, [r7, #12]
 800781c:	3307      	adds	r3, #7
 800781e:	60fb      	str	r3, [r7, #12]
        uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007820:	68fb      	ldr	r3, [r7, #12]
 8007822:	f023 0307 	bic.w	r3, r3, #7
 8007826:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8007828:	68ba      	ldr	r2, [r7, #8]
 800782a:	68fb      	ldr	r3, [r7, #12]
 800782c:	1ad3      	subs	r3, r2, r3
 800782e:	4a1f      	ldr	r2, [pc, #124]	; (80078ac <prvHeapInit+0xac>)
 8007830:	4413      	add	r3, r2
 8007832:	60bb      	str	r3, [r7, #8]
    }

    pucAlignedHeap = ( uint8_t * ) uxAddress;
 8007834:	68fb      	ldr	r3, [r7, #12]
 8007836:	607b      	str	r3, [r7, #4]

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8007838:	4a1d      	ldr	r2, [pc, #116]	; (80078b0 <prvHeapInit+0xb0>)
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 800783e:	4b1c      	ldr	r3, [pc, #112]	; (80078b0 <prvHeapInit+0xb0>)
 8007840:	2200      	movs	r2, #0
 8007842:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	68ba      	ldr	r2, [r7, #8]
 8007848:	4413      	add	r3, r2
 800784a:	60fb      	str	r3, [r7, #12]
    uxAddress -= xHeapStructSize;
 800784c:	2208      	movs	r2, #8
 800784e:	68fb      	ldr	r3, [r7, #12]
 8007850:	1a9b      	subs	r3, r3, r2
 8007852:	60fb      	str	r3, [r7, #12]
    uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007854:	68fb      	ldr	r3, [r7, #12]
 8007856:	f023 0307 	bic.w	r3, r3, #7
 800785a:	60fb      	str	r3, [r7, #12]
    pxEnd = ( void * ) uxAddress;
 800785c:	68fb      	ldr	r3, [r7, #12]
 800785e:	4a15      	ldr	r2, [pc, #84]	; (80078b4 <prvHeapInit+0xb4>)
 8007860:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 8007862:	4b14      	ldr	r3, [pc, #80]	; (80078b4 <prvHeapInit+0xb4>)
 8007864:	681b      	ldr	r3, [r3, #0]
 8007866:	2200      	movs	r2, #0
 8007868:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = NULL;
 800786a:	4b12      	ldr	r3, [pc, #72]	; (80078b4 <prvHeapInit+0xb4>)
 800786c:	681b      	ldr	r3, [r3, #0]
 800786e:	2200      	movs	r2, #0
 8007870:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8007876:	683b      	ldr	r3, [r7, #0]
 8007878:	68fa      	ldr	r2, [r7, #12]
 800787a:	1ad2      	subs	r2, r2, r3
 800787c:	683b      	ldr	r3, [r7, #0]
 800787e:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8007880:	4b0c      	ldr	r3, [pc, #48]	; (80078b4 <prvHeapInit+0xb4>)
 8007882:	681a      	ldr	r2, [r3, #0]
 8007884:	683b      	ldr	r3, [r7, #0]
 8007886:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007888:	683b      	ldr	r3, [r7, #0]
 800788a:	685b      	ldr	r3, [r3, #4]
 800788c:	4a0a      	ldr	r2, [pc, #40]	; (80078b8 <prvHeapInit+0xb8>)
 800788e:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007890:	683b      	ldr	r3, [r7, #0]
 8007892:	685b      	ldr	r3, [r3, #4]
 8007894:	4a09      	ldr	r2, [pc, #36]	; (80078bc <prvHeapInit+0xbc>)
 8007896:	6013      	str	r3, [r2, #0]

    /* Work out the position of the top bit in a size_t variable. */
    xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8007898:	4b09      	ldr	r3, [pc, #36]	; (80078c0 <prvHeapInit+0xc0>)
 800789a:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800789e:	601a      	str	r2, [r3, #0]
}
 80078a0:	bf00      	nop
 80078a2:	3714      	adds	r7, #20
 80078a4:	46bd      	mov	sp, r7
 80078a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078aa:	4770      	bx	lr
 80078ac:	20000370 	.word	0x20000370
 80078b0:	20012f70 	.word	0x20012f70
 80078b4:	20012f78 	.word	0x20012f78
 80078b8:	20012f80 	.word	0x20012f80
 80078bc:	20012f7c 	.word	0x20012f7c
 80078c0:	20012f8c 	.word	0x20012f8c

080078c4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 80078c4:	b480      	push	{r7}
 80078c6:	b085      	sub	sp, #20
 80078c8:	af00      	add	r7, sp, #0
 80078ca:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80078cc:	4b28      	ldr	r3, [pc, #160]	; (8007970 <prvInsertBlockIntoFreeList+0xac>)
 80078ce:	60fb      	str	r3, [r7, #12]
 80078d0:	e002      	b.n	80078d8 <prvInsertBlockIntoFreeList+0x14>
 80078d2:	68fb      	ldr	r3, [r7, #12]
 80078d4:	681b      	ldr	r3, [r3, #0]
 80078d6:	60fb      	str	r3, [r7, #12]
 80078d8:	68fb      	ldr	r3, [r7, #12]
 80078da:	681b      	ldr	r3, [r3, #0]
 80078dc:	687a      	ldr	r2, [r7, #4]
 80078de:	429a      	cmp	r2, r3
 80078e0:	d8f7      	bhi.n	80078d2 <prvInsertBlockIntoFreeList+0xe>
        /* Nothing to do here, just iterate to the right position. */
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 80078e2:	68fb      	ldr	r3, [r7, #12]
 80078e4:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80078e6:	68fb      	ldr	r3, [r7, #12]
 80078e8:	685b      	ldr	r3, [r3, #4]
 80078ea:	68ba      	ldr	r2, [r7, #8]
 80078ec:	4413      	add	r3, r2
 80078ee:	687a      	ldr	r2, [r7, #4]
 80078f0:	429a      	cmp	r2, r3
 80078f2:	d108      	bne.n	8007906 <prvInsertBlockIntoFreeList+0x42>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80078f4:	68fb      	ldr	r3, [r7, #12]
 80078f6:	685a      	ldr	r2, [r3, #4]
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	685b      	ldr	r3, [r3, #4]
 80078fc:	441a      	add	r2, r3
 80078fe:	68fb      	ldr	r3, [r7, #12]
 8007900:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 8007902:	68fb      	ldr	r3, [r7, #12]
 8007904:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	685b      	ldr	r3, [r3, #4]
 800790e:	68ba      	ldr	r2, [r7, #8]
 8007910:	441a      	add	r2, r3
 8007912:	68fb      	ldr	r3, [r7, #12]
 8007914:	681b      	ldr	r3, [r3, #0]
 8007916:	429a      	cmp	r2, r3
 8007918:	d118      	bne.n	800794c <prvInsertBlockIntoFreeList+0x88>
    {
        if( pxIterator->pxNextFreeBlock != pxEnd )
 800791a:	68fb      	ldr	r3, [r7, #12]
 800791c:	681a      	ldr	r2, [r3, #0]
 800791e:	4b15      	ldr	r3, [pc, #84]	; (8007974 <prvInsertBlockIntoFreeList+0xb0>)
 8007920:	681b      	ldr	r3, [r3, #0]
 8007922:	429a      	cmp	r2, r3
 8007924:	d00d      	beq.n	8007942 <prvInsertBlockIntoFreeList+0x7e>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	685a      	ldr	r2, [r3, #4]
 800792a:	68fb      	ldr	r3, [r7, #12]
 800792c:	681b      	ldr	r3, [r3, #0]
 800792e:	685b      	ldr	r3, [r3, #4]
 8007930:	441a      	add	r2, r3
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8007936:	68fb      	ldr	r3, [r7, #12]
 8007938:	681b      	ldr	r3, [r3, #0]
 800793a:	681a      	ldr	r2, [r3, #0]
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	601a      	str	r2, [r3, #0]
 8007940:	e008      	b.n	8007954 <prvInsertBlockIntoFreeList+0x90>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8007942:	4b0c      	ldr	r3, [pc, #48]	; (8007974 <prvInsertBlockIntoFreeList+0xb0>)
 8007944:	681a      	ldr	r2, [r3, #0]
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	601a      	str	r2, [r3, #0]
 800794a:	e003      	b.n	8007954 <prvInsertBlockIntoFreeList+0x90>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800794c:	68fb      	ldr	r3, [r7, #12]
 800794e:	681a      	ldr	r2, [r3, #0]
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 8007954:	68fa      	ldr	r2, [r7, #12]
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	429a      	cmp	r2, r3
 800795a:	d002      	beq.n	8007962 <prvInsertBlockIntoFreeList+0x9e>
    {
        pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800795c:	68fb      	ldr	r3, [r7, #12]
 800795e:	687a      	ldr	r2, [r7, #4]
 8007960:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8007962:	bf00      	nop
 8007964:	3714      	adds	r7, #20
 8007966:	46bd      	mov	sp, r7
 8007968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800796c:	4770      	bx	lr
 800796e:	bf00      	nop
 8007970:	20012f70 	.word	0x20012f70
 8007974:	20012f78 	.word	0x20012f78

08007978 <__errno>:
 8007978:	4b01      	ldr	r3, [pc, #4]	; (8007980 <__errno+0x8>)
 800797a:	6818      	ldr	r0, [r3, #0]
 800797c:	4770      	bx	lr
 800797e:	bf00      	nop
 8007980:	20000028 	.word	0x20000028

08007984 <__libc_init_array>:
 8007984:	b570      	push	{r4, r5, r6, lr}
 8007986:	4d0d      	ldr	r5, [pc, #52]	; (80079bc <__libc_init_array+0x38>)
 8007988:	4c0d      	ldr	r4, [pc, #52]	; (80079c0 <__libc_init_array+0x3c>)
 800798a:	1b64      	subs	r4, r4, r5
 800798c:	10a4      	asrs	r4, r4, #2
 800798e:	2600      	movs	r6, #0
 8007990:	42a6      	cmp	r6, r4
 8007992:	d109      	bne.n	80079a8 <__libc_init_array+0x24>
 8007994:	4d0b      	ldr	r5, [pc, #44]	; (80079c4 <__libc_init_array+0x40>)
 8007996:	4c0c      	ldr	r4, [pc, #48]	; (80079c8 <__libc_init_array+0x44>)
 8007998:	f000 fc8e 	bl	80082b8 <_init>
 800799c:	1b64      	subs	r4, r4, r5
 800799e:	10a4      	asrs	r4, r4, #2
 80079a0:	2600      	movs	r6, #0
 80079a2:	42a6      	cmp	r6, r4
 80079a4:	d105      	bne.n	80079b2 <__libc_init_array+0x2e>
 80079a6:	bd70      	pop	{r4, r5, r6, pc}
 80079a8:	f855 3b04 	ldr.w	r3, [r5], #4
 80079ac:	4798      	blx	r3
 80079ae:	3601      	adds	r6, #1
 80079b0:	e7ee      	b.n	8007990 <__libc_init_array+0xc>
 80079b2:	f855 3b04 	ldr.w	r3, [r5], #4
 80079b6:	4798      	blx	r3
 80079b8:	3601      	adds	r6, #1
 80079ba:	e7f2      	b.n	80079a2 <__libc_init_array+0x1e>
 80079bc:	080086d8 	.word	0x080086d8
 80079c0:	080086d8 	.word	0x080086d8
 80079c4:	080086d8 	.word	0x080086d8
 80079c8:	080086dc 	.word	0x080086dc

080079cc <memcpy>:
 80079cc:	440a      	add	r2, r1
 80079ce:	4291      	cmp	r1, r2
 80079d0:	f100 33ff 	add.w	r3, r0, #4294967295
 80079d4:	d100      	bne.n	80079d8 <memcpy+0xc>
 80079d6:	4770      	bx	lr
 80079d8:	b510      	push	{r4, lr}
 80079da:	f811 4b01 	ldrb.w	r4, [r1], #1
 80079de:	f803 4f01 	strb.w	r4, [r3, #1]!
 80079e2:	4291      	cmp	r1, r2
 80079e4:	d1f9      	bne.n	80079da <memcpy+0xe>
 80079e6:	bd10      	pop	{r4, pc}

080079e8 <memset>:
 80079e8:	4402      	add	r2, r0
 80079ea:	4603      	mov	r3, r0
 80079ec:	4293      	cmp	r3, r2
 80079ee:	d100      	bne.n	80079f2 <memset+0xa>
 80079f0:	4770      	bx	lr
 80079f2:	f803 1b01 	strb.w	r1, [r3], #1
 80079f6:	e7f9      	b.n	80079ec <memset+0x4>

080079f8 <siprintf>:
 80079f8:	b40e      	push	{r1, r2, r3}
 80079fa:	b500      	push	{lr}
 80079fc:	b09c      	sub	sp, #112	; 0x70
 80079fe:	ab1d      	add	r3, sp, #116	; 0x74
 8007a00:	9002      	str	r0, [sp, #8]
 8007a02:	9006      	str	r0, [sp, #24]
 8007a04:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8007a08:	4809      	ldr	r0, [pc, #36]	; (8007a30 <siprintf+0x38>)
 8007a0a:	9107      	str	r1, [sp, #28]
 8007a0c:	9104      	str	r1, [sp, #16]
 8007a0e:	4909      	ldr	r1, [pc, #36]	; (8007a34 <siprintf+0x3c>)
 8007a10:	f853 2b04 	ldr.w	r2, [r3], #4
 8007a14:	9105      	str	r1, [sp, #20]
 8007a16:	6800      	ldr	r0, [r0, #0]
 8007a18:	9301      	str	r3, [sp, #4]
 8007a1a:	a902      	add	r1, sp, #8
 8007a1c:	f000 f868 	bl	8007af0 <_svfiprintf_r>
 8007a20:	9b02      	ldr	r3, [sp, #8]
 8007a22:	2200      	movs	r2, #0
 8007a24:	701a      	strb	r2, [r3, #0]
 8007a26:	b01c      	add	sp, #112	; 0x70
 8007a28:	f85d eb04 	ldr.w	lr, [sp], #4
 8007a2c:	b003      	add	sp, #12
 8007a2e:	4770      	bx	lr
 8007a30:	20000028 	.word	0x20000028
 8007a34:	ffff0208 	.word	0xffff0208

08007a38 <__ssputs_r>:
 8007a38:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007a3c:	688e      	ldr	r6, [r1, #8]
 8007a3e:	429e      	cmp	r6, r3
 8007a40:	4682      	mov	sl, r0
 8007a42:	460c      	mov	r4, r1
 8007a44:	4690      	mov	r8, r2
 8007a46:	461f      	mov	r7, r3
 8007a48:	d838      	bhi.n	8007abc <__ssputs_r+0x84>
 8007a4a:	898a      	ldrh	r2, [r1, #12]
 8007a4c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8007a50:	d032      	beq.n	8007ab8 <__ssputs_r+0x80>
 8007a52:	6825      	ldr	r5, [r4, #0]
 8007a54:	6909      	ldr	r1, [r1, #16]
 8007a56:	eba5 0901 	sub.w	r9, r5, r1
 8007a5a:	6965      	ldr	r5, [r4, #20]
 8007a5c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007a60:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007a64:	3301      	adds	r3, #1
 8007a66:	444b      	add	r3, r9
 8007a68:	106d      	asrs	r5, r5, #1
 8007a6a:	429d      	cmp	r5, r3
 8007a6c:	bf38      	it	cc
 8007a6e:	461d      	movcc	r5, r3
 8007a70:	0553      	lsls	r3, r2, #21
 8007a72:	d531      	bpl.n	8007ad8 <__ssputs_r+0xa0>
 8007a74:	4629      	mov	r1, r5
 8007a76:	f000 fb55 	bl	8008124 <_malloc_r>
 8007a7a:	4606      	mov	r6, r0
 8007a7c:	b950      	cbnz	r0, 8007a94 <__ssputs_r+0x5c>
 8007a7e:	230c      	movs	r3, #12
 8007a80:	f8ca 3000 	str.w	r3, [sl]
 8007a84:	89a3      	ldrh	r3, [r4, #12]
 8007a86:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007a8a:	81a3      	strh	r3, [r4, #12]
 8007a8c:	f04f 30ff 	mov.w	r0, #4294967295
 8007a90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007a94:	6921      	ldr	r1, [r4, #16]
 8007a96:	464a      	mov	r2, r9
 8007a98:	f7ff ff98 	bl	80079cc <memcpy>
 8007a9c:	89a3      	ldrh	r3, [r4, #12]
 8007a9e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8007aa2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007aa6:	81a3      	strh	r3, [r4, #12]
 8007aa8:	6126      	str	r6, [r4, #16]
 8007aaa:	6165      	str	r5, [r4, #20]
 8007aac:	444e      	add	r6, r9
 8007aae:	eba5 0509 	sub.w	r5, r5, r9
 8007ab2:	6026      	str	r6, [r4, #0]
 8007ab4:	60a5      	str	r5, [r4, #8]
 8007ab6:	463e      	mov	r6, r7
 8007ab8:	42be      	cmp	r6, r7
 8007aba:	d900      	bls.n	8007abe <__ssputs_r+0x86>
 8007abc:	463e      	mov	r6, r7
 8007abe:	6820      	ldr	r0, [r4, #0]
 8007ac0:	4632      	mov	r2, r6
 8007ac2:	4641      	mov	r1, r8
 8007ac4:	f000 faa8 	bl	8008018 <memmove>
 8007ac8:	68a3      	ldr	r3, [r4, #8]
 8007aca:	1b9b      	subs	r3, r3, r6
 8007acc:	60a3      	str	r3, [r4, #8]
 8007ace:	6823      	ldr	r3, [r4, #0]
 8007ad0:	4433      	add	r3, r6
 8007ad2:	6023      	str	r3, [r4, #0]
 8007ad4:	2000      	movs	r0, #0
 8007ad6:	e7db      	b.n	8007a90 <__ssputs_r+0x58>
 8007ad8:	462a      	mov	r2, r5
 8007ada:	f000 fb97 	bl	800820c <_realloc_r>
 8007ade:	4606      	mov	r6, r0
 8007ae0:	2800      	cmp	r0, #0
 8007ae2:	d1e1      	bne.n	8007aa8 <__ssputs_r+0x70>
 8007ae4:	6921      	ldr	r1, [r4, #16]
 8007ae6:	4650      	mov	r0, sl
 8007ae8:	f000 fab0 	bl	800804c <_free_r>
 8007aec:	e7c7      	b.n	8007a7e <__ssputs_r+0x46>
	...

08007af0 <_svfiprintf_r>:
 8007af0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007af4:	4698      	mov	r8, r3
 8007af6:	898b      	ldrh	r3, [r1, #12]
 8007af8:	061b      	lsls	r3, r3, #24
 8007afa:	b09d      	sub	sp, #116	; 0x74
 8007afc:	4607      	mov	r7, r0
 8007afe:	460d      	mov	r5, r1
 8007b00:	4614      	mov	r4, r2
 8007b02:	d50e      	bpl.n	8007b22 <_svfiprintf_r+0x32>
 8007b04:	690b      	ldr	r3, [r1, #16]
 8007b06:	b963      	cbnz	r3, 8007b22 <_svfiprintf_r+0x32>
 8007b08:	2140      	movs	r1, #64	; 0x40
 8007b0a:	f000 fb0b 	bl	8008124 <_malloc_r>
 8007b0e:	6028      	str	r0, [r5, #0]
 8007b10:	6128      	str	r0, [r5, #16]
 8007b12:	b920      	cbnz	r0, 8007b1e <_svfiprintf_r+0x2e>
 8007b14:	230c      	movs	r3, #12
 8007b16:	603b      	str	r3, [r7, #0]
 8007b18:	f04f 30ff 	mov.w	r0, #4294967295
 8007b1c:	e0d1      	b.n	8007cc2 <_svfiprintf_r+0x1d2>
 8007b1e:	2340      	movs	r3, #64	; 0x40
 8007b20:	616b      	str	r3, [r5, #20]
 8007b22:	2300      	movs	r3, #0
 8007b24:	9309      	str	r3, [sp, #36]	; 0x24
 8007b26:	2320      	movs	r3, #32
 8007b28:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007b2c:	f8cd 800c 	str.w	r8, [sp, #12]
 8007b30:	2330      	movs	r3, #48	; 0x30
 8007b32:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8007cdc <_svfiprintf_r+0x1ec>
 8007b36:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007b3a:	f04f 0901 	mov.w	r9, #1
 8007b3e:	4623      	mov	r3, r4
 8007b40:	469a      	mov	sl, r3
 8007b42:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007b46:	b10a      	cbz	r2, 8007b4c <_svfiprintf_r+0x5c>
 8007b48:	2a25      	cmp	r2, #37	; 0x25
 8007b4a:	d1f9      	bne.n	8007b40 <_svfiprintf_r+0x50>
 8007b4c:	ebba 0b04 	subs.w	fp, sl, r4
 8007b50:	d00b      	beq.n	8007b6a <_svfiprintf_r+0x7a>
 8007b52:	465b      	mov	r3, fp
 8007b54:	4622      	mov	r2, r4
 8007b56:	4629      	mov	r1, r5
 8007b58:	4638      	mov	r0, r7
 8007b5a:	f7ff ff6d 	bl	8007a38 <__ssputs_r>
 8007b5e:	3001      	adds	r0, #1
 8007b60:	f000 80aa 	beq.w	8007cb8 <_svfiprintf_r+0x1c8>
 8007b64:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007b66:	445a      	add	r2, fp
 8007b68:	9209      	str	r2, [sp, #36]	; 0x24
 8007b6a:	f89a 3000 	ldrb.w	r3, [sl]
 8007b6e:	2b00      	cmp	r3, #0
 8007b70:	f000 80a2 	beq.w	8007cb8 <_svfiprintf_r+0x1c8>
 8007b74:	2300      	movs	r3, #0
 8007b76:	f04f 32ff 	mov.w	r2, #4294967295
 8007b7a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007b7e:	f10a 0a01 	add.w	sl, sl, #1
 8007b82:	9304      	str	r3, [sp, #16]
 8007b84:	9307      	str	r3, [sp, #28]
 8007b86:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007b8a:	931a      	str	r3, [sp, #104]	; 0x68
 8007b8c:	4654      	mov	r4, sl
 8007b8e:	2205      	movs	r2, #5
 8007b90:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007b94:	4851      	ldr	r0, [pc, #324]	; (8007cdc <_svfiprintf_r+0x1ec>)
 8007b96:	f7f8 fb33 	bl	8000200 <memchr>
 8007b9a:	9a04      	ldr	r2, [sp, #16]
 8007b9c:	b9d8      	cbnz	r0, 8007bd6 <_svfiprintf_r+0xe6>
 8007b9e:	06d0      	lsls	r0, r2, #27
 8007ba0:	bf44      	itt	mi
 8007ba2:	2320      	movmi	r3, #32
 8007ba4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007ba8:	0711      	lsls	r1, r2, #28
 8007baa:	bf44      	itt	mi
 8007bac:	232b      	movmi	r3, #43	; 0x2b
 8007bae:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007bb2:	f89a 3000 	ldrb.w	r3, [sl]
 8007bb6:	2b2a      	cmp	r3, #42	; 0x2a
 8007bb8:	d015      	beq.n	8007be6 <_svfiprintf_r+0xf6>
 8007bba:	9a07      	ldr	r2, [sp, #28]
 8007bbc:	4654      	mov	r4, sl
 8007bbe:	2000      	movs	r0, #0
 8007bc0:	f04f 0c0a 	mov.w	ip, #10
 8007bc4:	4621      	mov	r1, r4
 8007bc6:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007bca:	3b30      	subs	r3, #48	; 0x30
 8007bcc:	2b09      	cmp	r3, #9
 8007bce:	d94e      	bls.n	8007c6e <_svfiprintf_r+0x17e>
 8007bd0:	b1b0      	cbz	r0, 8007c00 <_svfiprintf_r+0x110>
 8007bd2:	9207      	str	r2, [sp, #28]
 8007bd4:	e014      	b.n	8007c00 <_svfiprintf_r+0x110>
 8007bd6:	eba0 0308 	sub.w	r3, r0, r8
 8007bda:	fa09 f303 	lsl.w	r3, r9, r3
 8007bde:	4313      	orrs	r3, r2
 8007be0:	9304      	str	r3, [sp, #16]
 8007be2:	46a2      	mov	sl, r4
 8007be4:	e7d2      	b.n	8007b8c <_svfiprintf_r+0x9c>
 8007be6:	9b03      	ldr	r3, [sp, #12]
 8007be8:	1d19      	adds	r1, r3, #4
 8007bea:	681b      	ldr	r3, [r3, #0]
 8007bec:	9103      	str	r1, [sp, #12]
 8007bee:	2b00      	cmp	r3, #0
 8007bf0:	bfbb      	ittet	lt
 8007bf2:	425b      	neglt	r3, r3
 8007bf4:	f042 0202 	orrlt.w	r2, r2, #2
 8007bf8:	9307      	strge	r3, [sp, #28]
 8007bfa:	9307      	strlt	r3, [sp, #28]
 8007bfc:	bfb8      	it	lt
 8007bfe:	9204      	strlt	r2, [sp, #16]
 8007c00:	7823      	ldrb	r3, [r4, #0]
 8007c02:	2b2e      	cmp	r3, #46	; 0x2e
 8007c04:	d10c      	bne.n	8007c20 <_svfiprintf_r+0x130>
 8007c06:	7863      	ldrb	r3, [r4, #1]
 8007c08:	2b2a      	cmp	r3, #42	; 0x2a
 8007c0a:	d135      	bne.n	8007c78 <_svfiprintf_r+0x188>
 8007c0c:	9b03      	ldr	r3, [sp, #12]
 8007c0e:	1d1a      	adds	r2, r3, #4
 8007c10:	681b      	ldr	r3, [r3, #0]
 8007c12:	9203      	str	r2, [sp, #12]
 8007c14:	2b00      	cmp	r3, #0
 8007c16:	bfb8      	it	lt
 8007c18:	f04f 33ff 	movlt.w	r3, #4294967295
 8007c1c:	3402      	adds	r4, #2
 8007c1e:	9305      	str	r3, [sp, #20]
 8007c20:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8007cec <_svfiprintf_r+0x1fc>
 8007c24:	7821      	ldrb	r1, [r4, #0]
 8007c26:	2203      	movs	r2, #3
 8007c28:	4650      	mov	r0, sl
 8007c2a:	f7f8 fae9 	bl	8000200 <memchr>
 8007c2e:	b140      	cbz	r0, 8007c42 <_svfiprintf_r+0x152>
 8007c30:	2340      	movs	r3, #64	; 0x40
 8007c32:	eba0 000a 	sub.w	r0, r0, sl
 8007c36:	fa03 f000 	lsl.w	r0, r3, r0
 8007c3a:	9b04      	ldr	r3, [sp, #16]
 8007c3c:	4303      	orrs	r3, r0
 8007c3e:	3401      	adds	r4, #1
 8007c40:	9304      	str	r3, [sp, #16]
 8007c42:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007c46:	4826      	ldr	r0, [pc, #152]	; (8007ce0 <_svfiprintf_r+0x1f0>)
 8007c48:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007c4c:	2206      	movs	r2, #6
 8007c4e:	f7f8 fad7 	bl	8000200 <memchr>
 8007c52:	2800      	cmp	r0, #0
 8007c54:	d038      	beq.n	8007cc8 <_svfiprintf_r+0x1d8>
 8007c56:	4b23      	ldr	r3, [pc, #140]	; (8007ce4 <_svfiprintf_r+0x1f4>)
 8007c58:	bb1b      	cbnz	r3, 8007ca2 <_svfiprintf_r+0x1b2>
 8007c5a:	9b03      	ldr	r3, [sp, #12]
 8007c5c:	3307      	adds	r3, #7
 8007c5e:	f023 0307 	bic.w	r3, r3, #7
 8007c62:	3308      	adds	r3, #8
 8007c64:	9303      	str	r3, [sp, #12]
 8007c66:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007c68:	4433      	add	r3, r6
 8007c6a:	9309      	str	r3, [sp, #36]	; 0x24
 8007c6c:	e767      	b.n	8007b3e <_svfiprintf_r+0x4e>
 8007c6e:	fb0c 3202 	mla	r2, ip, r2, r3
 8007c72:	460c      	mov	r4, r1
 8007c74:	2001      	movs	r0, #1
 8007c76:	e7a5      	b.n	8007bc4 <_svfiprintf_r+0xd4>
 8007c78:	2300      	movs	r3, #0
 8007c7a:	3401      	adds	r4, #1
 8007c7c:	9305      	str	r3, [sp, #20]
 8007c7e:	4619      	mov	r1, r3
 8007c80:	f04f 0c0a 	mov.w	ip, #10
 8007c84:	4620      	mov	r0, r4
 8007c86:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007c8a:	3a30      	subs	r2, #48	; 0x30
 8007c8c:	2a09      	cmp	r2, #9
 8007c8e:	d903      	bls.n	8007c98 <_svfiprintf_r+0x1a8>
 8007c90:	2b00      	cmp	r3, #0
 8007c92:	d0c5      	beq.n	8007c20 <_svfiprintf_r+0x130>
 8007c94:	9105      	str	r1, [sp, #20]
 8007c96:	e7c3      	b.n	8007c20 <_svfiprintf_r+0x130>
 8007c98:	fb0c 2101 	mla	r1, ip, r1, r2
 8007c9c:	4604      	mov	r4, r0
 8007c9e:	2301      	movs	r3, #1
 8007ca0:	e7f0      	b.n	8007c84 <_svfiprintf_r+0x194>
 8007ca2:	ab03      	add	r3, sp, #12
 8007ca4:	9300      	str	r3, [sp, #0]
 8007ca6:	462a      	mov	r2, r5
 8007ca8:	4b0f      	ldr	r3, [pc, #60]	; (8007ce8 <_svfiprintf_r+0x1f8>)
 8007caa:	a904      	add	r1, sp, #16
 8007cac:	4638      	mov	r0, r7
 8007cae:	f3af 8000 	nop.w
 8007cb2:	1c42      	adds	r2, r0, #1
 8007cb4:	4606      	mov	r6, r0
 8007cb6:	d1d6      	bne.n	8007c66 <_svfiprintf_r+0x176>
 8007cb8:	89ab      	ldrh	r3, [r5, #12]
 8007cba:	065b      	lsls	r3, r3, #25
 8007cbc:	f53f af2c 	bmi.w	8007b18 <_svfiprintf_r+0x28>
 8007cc0:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007cc2:	b01d      	add	sp, #116	; 0x74
 8007cc4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007cc8:	ab03      	add	r3, sp, #12
 8007cca:	9300      	str	r3, [sp, #0]
 8007ccc:	462a      	mov	r2, r5
 8007cce:	4b06      	ldr	r3, [pc, #24]	; (8007ce8 <_svfiprintf_r+0x1f8>)
 8007cd0:	a904      	add	r1, sp, #16
 8007cd2:	4638      	mov	r0, r7
 8007cd4:	f000 f87a 	bl	8007dcc <_printf_i>
 8007cd8:	e7eb      	b.n	8007cb2 <_svfiprintf_r+0x1c2>
 8007cda:	bf00      	nop
 8007cdc:	0800869c 	.word	0x0800869c
 8007ce0:	080086a6 	.word	0x080086a6
 8007ce4:	00000000 	.word	0x00000000
 8007ce8:	08007a39 	.word	0x08007a39
 8007cec:	080086a2 	.word	0x080086a2

08007cf0 <_printf_common>:
 8007cf0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007cf4:	4616      	mov	r6, r2
 8007cf6:	4699      	mov	r9, r3
 8007cf8:	688a      	ldr	r2, [r1, #8]
 8007cfa:	690b      	ldr	r3, [r1, #16]
 8007cfc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007d00:	4293      	cmp	r3, r2
 8007d02:	bfb8      	it	lt
 8007d04:	4613      	movlt	r3, r2
 8007d06:	6033      	str	r3, [r6, #0]
 8007d08:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007d0c:	4607      	mov	r7, r0
 8007d0e:	460c      	mov	r4, r1
 8007d10:	b10a      	cbz	r2, 8007d16 <_printf_common+0x26>
 8007d12:	3301      	adds	r3, #1
 8007d14:	6033      	str	r3, [r6, #0]
 8007d16:	6823      	ldr	r3, [r4, #0]
 8007d18:	0699      	lsls	r1, r3, #26
 8007d1a:	bf42      	ittt	mi
 8007d1c:	6833      	ldrmi	r3, [r6, #0]
 8007d1e:	3302      	addmi	r3, #2
 8007d20:	6033      	strmi	r3, [r6, #0]
 8007d22:	6825      	ldr	r5, [r4, #0]
 8007d24:	f015 0506 	ands.w	r5, r5, #6
 8007d28:	d106      	bne.n	8007d38 <_printf_common+0x48>
 8007d2a:	f104 0a19 	add.w	sl, r4, #25
 8007d2e:	68e3      	ldr	r3, [r4, #12]
 8007d30:	6832      	ldr	r2, [r6, #0]
 8007d32:	1a9b      	subs	r3, r3, r2
 8007d34:	42ab      	cmp	r3, r5
 8007d36:	dc26      	bgt.n	8007d86 <_printf_common+0x96>
 8007d38:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007d3c:	1e13      	subs	r3, r2, #0
 8007d3e:	6822      	ldr	r2, [r4, #0]
 8007d40:	bf18      	it	ne
 8007d42:	2301      	movne	r3, #1
 8007d44:	0692      	lsls	r2, r2, #26
 8007d46:	d42b      	bmi.n	8007da0 <_printf_common+0xb0>
 8007d48:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007d4c:	4649      	mov	r1, r9
 8007d4e:	4638      	mov	r0, r7
 8007d50:	47c0      	blx	r8
 8007d52:	3001      	adds	r0, #1
 8007d54:	d01e      	beq.n	8007d94 <_printf_common+0xa4>
 8007d56:	6823      	ldr	r3, [r4, #0]
 8007d58:	68e5      	ldr	r5, [r4, #12]
 8007d5a:	6832      	ldr	r2, [r6, #0]
 8007d5c:	f003 0306 	and.w	r3, r3, #6
 8007d60:	2b04      	cmp	r3, #4
 8007d62:	bf08      	it	eq
 8007d64:	1aad      	subeq	r5, r5, r2
 8007d66:	68a3      	ldr	r3, [r4, #8]
 8007d68:	6922      	ldr	r2, [r4, #16]
 8007d6a:	bf0c      	ite	eq
 8007d6c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007d70:	2500      	movne	r5, #0
 8007d72:	4293      	cmp	r3, r2
 8007d74:	bfc4      	itt	gt
 8007d76:	1a9b      	subgt	r3, r3, r2
 8007d78:	18ed      	addgt	r5, r5, r3
 8007d7a:	2600      	movs	r6, #0
 8007d7c:	341a      	adds	r4, #26
 8007d7e:	42b5      	cmp	r5, r6
 8007d80:	d11a      	bne.n	8007db8 <_printf_common+0xc8>
 8007d82:	2000      	movs	r0, #0
 8007d84:	e008      	b.n	8007d98 <_printf_common+0xa8>
 8007d86:	2301      	movs	r3, #1
 8007d88:	4652      	mov	r2, sl
 8007d8a:	4649      	mov	r1, r9
 8007d8c:	4638      	mov	r0, r7
 8007d8e:	47c0      	blx	r8
 8007d90:	3001      	adds	r0, #1
 8007d92:	d103      	bne.n	8007d9c <_printf_common+0xac>
 8007d94:	f04f 30ff 	mov.w	r0, #4294967295
 8007d98:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007d9c:	3501      	adds	r5, #1
 8007d9e:	e7c6      	b.n	8007d2e <_printf_common+0x3e>
 8007da0:	18e1      	adds	r1, r4, r3
 8007da2:	1c5a      	adds	r2, r3, #1
 8007da4:	2030      	movs	r0, #48	; 0x30
 8007da6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007daa:	4422      	add	r2, r4
 8007dac:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007db0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007db4:	3302      	adds	r3, #2
 8007db6:	e7c7      	b.n	8007d48 <_printf_common+0x58>
 8007db8:	2301      	movs	r3, #1
 8007dba:	4622      	mov	r2, r4
 8007dbc:	4649      	mov	r1, r9
 8007dbe:	4638      	mov	r0, r7
 8007dc0:	47c0      	blx	r8
 8007dc2:	3001      	adds	r0, #1
 8007dc4:	d0e6      	beq.n	8007d94 <_printf_common+0xa4>
 8007dc6:	3601      	adds	r6, #1
 8007dc8:	e7d9      	b.n	8007d7e <_printf_common+0x8e>
	...

08007dcc <_printf_i>:
 8007dcc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007dd0:	7e0f      	ldrb	r7, [r1, #24]
 8007dd2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007dd4:	2f78      	cmp	r7, #120	; 0x78
 8007dd6:	4691      	mov	r9, r2
 8007dd8:	4680      	mov	r8, r0
 8007dda:	460c      	mov	r4, r1
 8007ddc:	469a      	mov	sl, r3
 8007dde:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8007de2:	d807      	bhi.n	8007df4 <_printf_i+0x28>
 8007de4:	2f62      	cmp	r7, #98	; 0x62
 8007de6:	d80a      	bhi.n	8007dfe <_printf_i+0x32>
 8007de8:	2f00      	cmp	r7, #0
 8007dea:	f000 80d8 	beq.w	8007f9e <_printf_i+0x1d2>
 8007dee:	2f58      	cmp	r7, #88	; 0x58
 8007df0:	f000 80a3 	beq.w	8007f3a <_printf_i+0x16e>
 8007df4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007df8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007dfc:	e03a      	b.n	8007e74 <_printf_i+0xa8>
 8007dfe:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8007e02:	2b15      	cmp	r3, #21
 8007e04:	d8f6      	bhi.n	8007df4 <_printf_i+0x28>
 8007e06:	a101      	add	r1, pc, #4	; (adr r1, 8007e0c <_printf_i+0x40>)
 8007e08:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007e0c:	08007e65 	.word	0x08007e65
 8007e10:	08007e79 	.word	0x08007e79
 8007e14:	08007df5 	.word	0x08007df5
 8007e18:	08007df5 	.word	0x08007df5
 8007e1c:	08007df5 	.word	0x08007df5
 8007e20:	08007df5 	.word	0x08007df5
 8007e24:	08007e79 	.word	0x08007e79
 8007e28:	08007df5 	.word	0x08007df5
 8007e2c:	08007df5 	.word	0x08007df5
 8007e30:	08007df5 	.word	0x08007df5
 8007e34:	08007df5 	.word	0x08007df5
 8007e38:	08007f85 	.word	0x08007f85
 8007e3c:	08007ea9 	.word	0x08007ea9
 8007e40:	08007f67 	.word	0x08007f67
 8007e44:	08007df5 	.word	0x08007df5
 8007e48:	08007df5 	.word	0x08007df5
 8007e4c:	08007fa7 	.word	0x08007fa7
 8007e50:	08007df5 	.word	0x08007df5
 8007e54:	08007ea9 	.word	0x08007ea9
 8007e58:	08007df5 	.word	0x08007df5
 8007e5c:	08007df5 	.word	0x08007df5
 8007e60:	08007f6f 	.word	0x08007f6f
 8007e64:	682b      	ldr	r3, [r5, #0]
 8007e66:	1d1a      	adds	r2, r3, #4
 8007e68:	681b      	ldr	r3, [r3, #0]
 8007e6a:	602a      	str	r2, [r5, #0]
 8007e6c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007e70:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007e74:	2301      	movs	r3, #1
 8007e76:	e0a3      	b.n	8007fc0 <_printf_i+0x1f4>
 8007e78:	6820      	ldr	r0, [r4, #0]
 8007e7a:	6829      	ldr	r1, [r5, #0]
 8007e7c:	0606      	lsls	r6, r0, #24
 8007e7e:	f101 0304 	add.w	r3, r1, #4
 8007e82:	d50a      	bpl.n	8007e9a <_printf_i+0xce>
 8007e84:	680e      	ldr	r6, [r1, #0]
 8007e86:	602b      	str	r3, [r5, #0]
 8007e88:	2e00      	cmp	r6, #0
 8007e8a:	da03      	bge.n	8007e94 <_printf_i+0xc8>
 8007e8c:	232d      	movs	r3, #45	; 0x2d
 8007e8e:	4276      	negs	r6, r6
 8007e90:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007e94:	485e      	ldr	r0, [pc, #376]	; (8008010 <_printf_i+0x244>)
 8007e96:	230a      	movs	r3, #10
 8007e98:	e019      	b.n	8007ece <_printf_i+0x102>
 8007e9a:	680e      	ldr	r6, [r1, #0]
 8007e9c:	602b      	str	r3, [r5, #0]
 8007e9e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8007ea2:	bf18      	it	ne
 8007ea4:	b236      	sxthne	r6, r6
 8007ea6:	e7ef      	b.n	8007e88 <_printf_i+0xbc>
 8007ea8:	682b      	ldr	r3, [r5, #0]
 8007eaa:	6820      	ldr	r0, [r4, #0]
 8007eac:	1d19      	adds	r1, r3, #4
 8007eae:	6029      	str	r1, [r5, #0]
 8007eb0:	0601      	lsls	r1, r0, #24
 8007eb2:	d501      	bpl.n	8007eb8 <_printf_i+0xec>
 8007eb4:	681e      	ldr	r6, [r3, #0]
 8007eb6:	e002      	b.n	8007ebe <_printf_i+0xf2>
 8007eb8:	0646      	lsls	r6, r0, #25
 8007eba:	d5fb      	bpl.n	8007eb4 <_printf_i+0xe8>
 8007ebc:	881e      	ldrh	r6, [r3, #0]
 8007ebe:	4854      	ldr	r0, [pc, #336]	; (8008010 <_printf_i+0x244>)
 8007ec0:	2f6f      	cmp	r7, #111	; 0x6f
 8007ec2:	bf0c      	ite	eq
 8007ec4:	2308      	moveq	r3, #8
 8007ec6:	230a      	movne	r3, #10
 8007ec8:	2100      	movs	r1, #0
 8007eca:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007ece:	6865      	ldr	r5, [r4, #4]
 8007ed0:	60a5      	str	r5, [r4, #8]
 8007ed2:	2d00      	cmp	r5, #0
 8007ed4:	bfa2      	ittt	ge
 8007ed6:	6821      	ldrge	r1, [r4, #0]
 8007ed8:	f021 0104 	bicge.w	r1, r1, #4
 8007edc:	6021      	strge	r1, [r4, #0]
 8007ede:	b90e      	cbnz	r6, 8007ee4 <_printf_i+0x118>
 8007ee0:	2d00      	cmp	r5, #0
 8007ee2:	d04d      	beq.n	8007f80 <_printf_i+0x1b4>
 8007ee4:	4615      	mov	r5, r2
 8007ee6:	fbb6 f1f3 	udiv	r1, r6, r3
 8007eea:	fb03 6711 	mls	r7, r3, r1, r6
 8007eee:	5dc7      	ldrb	r7, [r0, r7]
 8007ef0:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8007ef4:	4637      	mov	r7, r6
 8007ef6:	42bb      	cmp	r3, r7
 8007ef8:	460e      	mov	r6, r1
 8007efa:	d9f4      	bls.n	8007ee6 <_printf_i+0x11a>
 8007efc:	2b08      	cmp	r3, #8
 8007efe:	d10b      	bne.n	8007f18 <_printf_i+0x14c>
 8007f00:	6823      	ldr	r3, [r4, #0]
 8007f02:	07de      	lsls	r6, r3, #31
 8007f04:	d508      	bpl.n	8007f18 <_printf_i+0x14c>
 8007f06:	6923      	ldr	r3, [r4, #16]
 8007f08:	6861      	ldr	r1, [r4, #4]
 8007f0a:	4299      	cmp	r1, r3
 8007f0c:	bfde      	ittt	le
 8007f0e:	2330      	movle	r3, #48	; 0x30
 8007f10:	f805 3c01 	strble.w	r3, [r5, #-1]
 8007f14:	f105 35ff 	addle.w	r5, r5, #4294967295
 8007f18:	1b52      	subs	r2, r2, r5
 8007f1a:	6122      	str	r2, [r4, #16]
 8007f1c:	f8cd a000 	str.w	sl, [sp]
 8007f20:	464b      	mov	r3, r9
 8007f22:	aa03      	add	r2, sp, #12
 8007f24:	4621      	mov	r1, r4
 8007f26:	4640      	mov	r0, r8
 8007f28:	f7ff fee2 	bl	8007cf0 <_printf_common>
 8007f2c:	3001      	adds	r0, #1
 8007f2e:	d14c      	bne.n	8007fca <_printf_i+0x1fe>
 8007f30:	f04f 30ff 	mov.w	r0, #4294967295
 8007f34:	b004      	add	sp, #16
 8007f36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007f3a:	4835      	ldr	r0, [pc, #212]	; (8008010 <_printf_i+0x244>)
 8007f3c:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8007f40:	6829      	ldr	r1, [r5, #0]
 8007f42:	6823      	ldr	r3, [r4, #0]
 8007f44:	f851 6b04 	ldr.w	r6, [r1], #4
 8007f48:	6029      	str	r1, [r5, #0]
 8007f4a:	061d      	lsls	r5, r3, #24
 8007f4c:	d514      	bpl.n	8007f78 <_printf_i+0x1ac>
 8007f4e:	07df      	lsls	r7, r3, #31
 8007f50:	bf44      	itt	mi
 8007f52:	f043 0320 	orrmi.w	r3, r3, #32
 8007f56:	6023      	strmi	r3, [r4, #0]
 8007f58:	b91e      	cbnz	r6, 8007f62 <_printf_i+0x196>
 8007f5a:	6823      	ldr	r3, [r4, #0]
 8007f5c:	f023 0320 	bic.w	r3, r3, #32
 8007f60:	6023      	str	r3, [r4, #0]
 8007f62:	2310      	movs	r3, #16
 8007f64:	e7b0      	b.n	8007ec8 <_printf_i+0xfc>
 8007f66:	6823      	ldr	r3, [r4, #0]
 8007f68:	f043 0320 	orr.w	r3, r3, #32
 8007f6c:	6023      	str	r3, [r4, #0]
 8007f6e:	2378      	movs	r3, #120	; 0x78
 8007f70:	4828      	ldr	r0, [pc, #160]	; (8008014 <_printf_i+0x248>)
 8007f72:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8007f76:	e7e3      	b.n	8007f40 <_printf_i+0x174>
 8007f78:	0659      	lsls	r1, r3, #25
 8007f7a:	bf48      	it	mi
 8007f7c:	b2b6      	uxthmi	r6, r6
 8007f7e:	e7e6      	b.n	8007f4e <_printf_i+0x182>
 8007f80:	4615      	mov	r5, r2
 8007f82:	e7bb      	b.n	8007efc <_printf_i+0x130>
 8007f84:	682b      	ldr	r3, [r5, #0]
 8007f86:	6826      	ldr	r6, [r4, #0]
 8007f88:	6961      	ldr	r1, [r4, #20]
 8007f8a:	1d18      	adds	r0, r3, #4
 8007f8c:	6028      	str	r0, [r5, #0]
 8007f8e:	0635      	lsls	r5, r6, #24
 8007f90:	681b      	ldr	r3, [r3, #0]
 8007f92:	d501      	bpl.n	8007f98 <_printf_i+0x1cc>
 8007f94:	6019      	str	r1, [r3, #0]
 8007f96:	e002      	b.n	8007f9e <_printf_i+0x1d2>
 8007f98:	0670      	lsls	r0, r6, #25
 8007f9a:	d5fb      	bpl.n	8007f94 <_printf_i+0x1c8>
 8007f9c:	8019      	strh	r1, [r3, #0]
 8007f9e:	2300      	movs	r3, #0
 8007fa0:	6123      	str	r3, [r4, #16]
 8007fa2:	4615      	mov	r5, r2
 8007fa4:	e7ba      	b.n	8007f1c <_printf_i+0x150>
 8007fa6:	682b      	ldr	r3, [r5, #0]
 8007fa8:	1d1a      	adds	r2, r3, #4
 8007faa:	602a      	str	r2, [r5, #0]
 8007fac:	681d      	ldr	r5, [r3, #0]
 8007fae:	6862      	ldr	r2, [r4, #4]
 8007fb0:	2100      	movs	r1, #0
 8007fb2:	4628      	mov	r0, r5
 8007fb4:	f7f8 f924 	bl	8000200 <memchr>
 8007fb8:	b108      	cbz	r0, 8007fbe <_printf_i+0x1f2>
 8007fba:	1b40      	subs	r0, r0, r5
 8007fbc:	6060      	str	r0, [r4, #4]
 8007fbe:	6863      	ldr	r3, [r4, #4]
 8007fc0:	6123      	str	r3, [r4, #16]
 8007fc2:	2300      	movs	r3, #0
 8007fc4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007fc8:	e7a8      	b.n	8007f1c <_printf_i+0x150>
 8007fca:	6923      	ldr	r3, [r4, #16]
 8007fcc:	462a      	mov	r2, r5
 8007fce:	4649      	mov	r1, r9
 8007fd0:	4640      	mov	r0, r8
 8007fd2:	47d0      	blx	sl
 8007fd4:	3001      	adds	r0, #1
 8007fd6:	d0ab      	beq.n	8007f30 <_printf_i+0x164>
 8007fd8:	6823      	ldr	r3, [r4, #0]
 8007fda:	079b      	lsls	r3, r3, #30
 8007fdc:	d413      	bmi.n	8008006 <_printf_i+0x23a>
 8007fde:	68e0      	ldr	r0, [r4, #12]
 8007fe0:	9b03      	ldr	r3, [sp, #12]
 8007fe2:	4298      	cmp	r0, r3
 8007fe4:	bfb8      	it	lt
 8007fe6:	4618      	movlt	r0, r3
 8007fe8:	e7a4      	b.n	8007f34 <_printf_i+0x168>
 8007fea:	2301      	movs	r3, #1
 8007fec:	4632      	mov	r2, r6
 8007fee:	4649      	mov	r1, r9
 8007ff0:	4640      	mov	r0, r8
 8007ff2:	47d0      	blx	sl
 8007ff4:	3001      	adds	r0, #1
 8007ff6:	d09b      	beq.n	8007f30 <_printf_i+0x164>
 8007ff8:	3501      	adds	r5, #1
 8007ffa:	68e3      	ldr	r3, [r4, #12]
 8007ffc:	9903      	ldr	r1, [sp, #12]
 8007ffe:	1a5b      	subs	r3, r3, r1
 8008000:	42ab      	cmp	r3, r5
 8008002:	dcf2      	bgt.n	8007fea <_printf_i+0x21e>
 8008004:	e7eb      	b.n	8007fde <_printf_i+0x212>
 8008006:	2500      	movs	r5, #0
 8008008:	f104 0619 	add.w	r6, r4, #25
 800800c:	e7f5      	b.n	8007ffa <_printf_i+0x22e>
 800800e:	bf00      	nop
 8008010:	080086ad 	.word	0x080086ad
 8008014:	080086be 	.word	0x080086be

08008018 <memmove>:
 8008018:	4288      	cmp	r0, r1
 800801a:	b510      	push	{r4, lr}
 800801c:	eb01 0402 	add.w	r4, r1, r2
 8008020:	d902      	bls.n	8008028 <memmove+0x10>
 8008022:	4284      	cmp	r4, r0
 8008024:	4623      	mov	r3, r4
 8008026:	d807      	bhi.n	8008038 <memmove+0x20>
 8008028:	1e43      	subs	r3, r0, #1
 800802a:	42a1      	cmp	r1, r4
 800802c:	d008      	beq.n	8008040 <memmove+0x28>
 800802e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008032:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008036:	e7f8      	b.n	800802a <memmove+0x12>
 8008038:	4402      	add	r2, r0
 800803a:	4601      	mov	r1, r0
 800803c:	428a      	cmp	r2, r1
 800803e:	d100      	bne.n	8008042 <memmove+0x2a>
 8008040:	bd10      	pop	{r4, pc}
 8008042:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008046:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800804a:	e7f7      	b.n	800803c <memmove+0x24>

0800804c <_free_r>:
 800804c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800804e:	2900      	cmp	r1, #0
 8008050:	d044      	beq.n	80080dc <_free_r+0x90>
 8008052:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008056:	9001      	str	r0, [sp, #4]
 8008058:	2b00      	cmp	r3, #0
 800805a:	f1a1 0404 	sub.w	r4, r1, #4
 800805e:	bfb8      	it	lt
 8008060:	18e4      	addlt	r4, r4, r3
 8008062:	f000 f913 	bl	800828c <__malloc_lock>
 8008066:	4a1e      	ldr	r2, [pc, #120]	; (80080e0 <_free_r+0x94>)
 8008068:	9801      	ldr	r0, [sp, #4]
 800806a:	6813      	ldr	r3, [r2, #0]
 800806c:	b933      	cbnz	r3, 800807c <_free_r+0x30>
 800806e:	6063      	str	r3, [r4, #4]
 8008070:	6014      	str	r4, [r2, #0]
 8008072:	b003      	add	sp, #12
 8008074:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008078:	f000 b90e 	b.w	8008298 <__malloc_unlock>
 800807c:	42a3      	cmp	r3, r4
 800807e:	d908      	bls.n	8008092 <_free_r+0x46>
 8008080:	6825      	ldr	r5, [r4, #0]
 8008082:	1961      	adds	r1, r4, r5
 8008084:	428b      	cmp	r3, r1
 8008086:	bf01      	itttt	eq
 8008088:	6819      	ldreq	r1, [r3, #0]
 800808a:	685b      	ldreq	r3, [r3, #4]
 800808c:	1949      	addeq	r1, r1, r5
 800808e:	6021      	streq	r1, [r4, #0]
 8008090:	e7ed      	b.n	800806e <_free_r+0x22>
 8008092:	461a      	mov	r2, r3
 8008094:	685b      	ldr	r3, [r3, #4]
 8008096:	b10b      	cbz	r3, 800809c <_free_r+0x50>
 8008098:	42a3      	cmp	r3, r4
 800809a:	d9fa      	bls.n	8008092 <_free_r+0x46>
 800809c:	6811      	ldr	r1, [r2, #0]
 800809e:	1855      	adds	r5, r2, r1
 80080a0:	42a5      	cmp	r5, r4
 80080a2:	d10b      	bne.n	80080bc <_free_r+0x70>
 80080a4:	6824      	ldr	r4, [r4, #0]
 80080a6:	4421      	add	r1, r4
 80080a8:	1854      	adds	r4, r2, r1
 80080aa:	42a3      	cmp	r3, r4
 80080ac:	6011      	str	r1, [r2, #0]
 80080ae:	d1e0      	bne.n	8008072 <_free_r+0x26>
 80080b0:	681c      	ldr	r4, [r3, #0]
 80080b2:	685b      	ldr	r3, [r3, #4]
 80080b4:	6053      	str	r3, [r2, #4]
 80080b6:	4421      	add	r1, r4
 80080b8:	6011      	str	r1, [r2, #0]
 80080ba:	e7da      	b.n	8008072 <_free_r+0x26>
 80080bc:	d902      	bls.n	80080c4 <_free_r+0x78>
 80080be:	230c      	movs	r3, #12
 80080c0:	6003      	str	r3, [r0, #0]
 80080c2:	e7d6      	b.n	8008072 <_free_r+0x26>
 80080c4:	6825      	ldr	r5, [r4, #0]
 80080c6:	1961      	adds	r1, r4, r5
 80080c8:	428b      	cmp	r3, r1
 80080ca:	bf04      	itt	eq
 80080cc:	6819      	ldreq	r1, [r3, #0]
 80080ce:	685b      	ldreq	r3, [r3, #4]
 80080d0:	6063      	str	r3, [r4, #4]
 80080d2:	bf04      	itt	eq
 80080d4:	1949      	addeq	r1, r1, r5
 80080d6:	6021      	streq	r1, [r4, #0]
 80080d8:	6054      	str	r4, [r2, #4]
 80080da:	e7ca      	b.n	8008072 <_free_r+0x26>
 80080dc:	b003      	add	sp, #12
 80080de:	bd30      	pop	{r4, r5, pc}
 80080e0:	20012f90 	.word	0x20012f90

080080e4 <sbrk_aligned>:
 80080e4:	b570      	push	{r4, r5, r6, lr}
 80080e6:	4e0e      	ldr	r6, [pc, #56]	; (8008120 <sbrk_aligned+0x3c>)
 80080e8:	460c      	mov	r4, r1
 80080ea:	6831      	ldr	r1, [r6, #0]
 80080ec:	4605      	mov	r5, r0
 80080ee:	b911      	cbnz	r1, 80080f6 <sbrk_aligned+0x12>
 80080f0:	f000 f8bc 	bl	800826c <_sbrk_r>
 80080f4:	6030      	str	r0, [r6, #0]
 80080f6:	4621      	mov	r1, r4
 80080f8:	4628      	mov	r0, r5
 80080fa:	f000 f8b7 	bl	800826c <_sbrk_r>
 80080fe:	1c43      	adds	r3, r0, #1
 8008100:	d00a      	beq.n	8008118 <sbrk_aligned+0x34>
 8008102:	1cc4      	adds	r4, r0, #3
 8008104:	f024 0403 	bic.w	r4, r4, #3
 8008108:	42a0      	cmp	r0, r4
 800810a:	d007      	beq.n	800811c <sbrk_aligned+0x38>
 800810c:	1a21      	subs	r1, r4, r0
 800810e:	4628      	mov	r0, r5
 8008110:	f000 f8ac 	bl	800826c <_sbrk_r>
 8008114:	3001      	adds	r0, #1
 8008116:	d101      	bne.n	800811c <sbrk_aligned+0x38>
 8008118:	f04f 34ff 	mov.w	r4, #4294967295
 800811c:	4620      	mov	r0, r4
 800811e:	bd70      	pop	{r4, r5, r6, pc}
 8008120:	20012f94 	.word	0x20012f94

08008124 <_malloc_r>:
 8008124:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008128:	1ccd      	adds	r5, r1, #3
 800812a:	f025 0503 	bic.w	r5, r5, #3
 800812e:	3508      	adds	r5, #8
 8008130:	2d0c      	cmp	r5, #12
 8008132:	bf38      	it	cc
 8008134:	250c      	movcc	r5, #12
 8008136:	2d00      	cmp	r5, #0
 8008138:	4607      	mov	r7, r0
 800813a:	db01      	blt.n	8008140 <_malloc_r+0x1c>
 800813c:	42a9      	cmp	r1, r5
 800813e:	d905      	bls.n	800814c <_malloc_r+0x28>
 8008140:	230c      	movs	r3, #12
 8008142:	603b      	str	r3, [r7, #0]
 8008144:	2600      	movs	r6, #0
 8008146:	4630      	mov	r0, r6
 8008148:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800814c:	4e2e      	ldr	r6, [pc, #184]	; (8008208 <_malloc_r+0xe4>)
 800814e:	f000 f89d 	bl	800828c <__malloc_lock>
 8008152:	6833      	ldr	r3, [r6, #0]
 8008154:	461c      	mov	r4, r3
 8008156:	bb34      	cbnz	r4, 80081a6 <_malloc_r+0x82>
 8008158:	4629      	mov	r1, r5
 800815a:	4638      	mov	r0, r7
 800815c:	f7ff ffc2 	bl	80080e4 <sbrk_aligned>
 8008160:	1c43      	adds	r3, r0, #1
 8008162:	4604      	mov	r4, r0
 8008164:	d14d      	bne.n	8008202 <_malloc_r+0xde>
 8008166:	6834      	ldr	r4, [r6, #0]
 8008168:	4626      	mov	r6, r4
 800816a:	2e00      	cmp	r6, #0
 800816c:	d140      	bne.n	80081f0 <_malloc_r+0xcc>
 800816e:	6823      	ldr	r3, [r4, #0]
 8008170:	4631      	mov	r1, r6
 8008172:	4638      	mov	r0, r7
 8008174:	eb04 0803 	add.w	r8, r4, r3
 8008178:	f000 f878 	bl	800826c <_sbrk_r>
 800817c:	4580      	cmp	r8, r0
 800817e:	d13a      	bne.n	80081f6 <_malloc_r+0xd2>
 8008180:	6821      	ldr	r1, [r4, #0]
 8008182:	3503      	adds	r5, #3
 8008184:	1a6d      	subs	r5, r5, r1
 8008186:	f025 0503 	bic.w	r5, r5, #3
 800818a:	3508      	adds	r5, #8
 800818c:	2d0c      	cmp	r5, #12
 800818e:	bf38      	it	cc
 8008190:	250c      	movcc	r5, #12
 8008192:	4629      	mov	r1, r5
 8008194:	4638      	mov	r0, r7
 8008196:	f7ff ffa5 	bl	80080e4 <sbrk_aligned>
 800819a:	3001      	adds	r0, #1
 800819c:	d02b      	beq.n	80081f6 <_malloc_r+0xd2>
 800819e:	6823      	ldr	r3, [r4, #0]
 80081a0:	442b      	add	r3, r5
 80081a2:	6023      	str	r3, [r4, #0]
 80081a4:	e00e      	b.n	80081c4 <_malloc_r+0xa0>
 80081a6:	6822      	ldr	r2, [r4, #0]
 80081a8:	1b52      	subs	r2, r2, r5
 80081aa:	d41e      	bmi.n	80081ea <_malloc_r+0xc6>
 80081ac:	2a0b      	cmp	r2, #11
 80081ae:	d916      	bls.n	80081de <_malloc_r+0xba>
 80081b0:	1961      	adds	r1, r4, r5
 80081b2:	42a3      	cmp	r3, r4
 80081b4:	6025      	str	r5, [r4, #0]
 80081b6:	bf18      	it	ne
 80081b8:	6059      	strne	r1, [r3, #4]
 80081ba:	6863      	ldr	r3, [r4, #4]
 80081bc:	bf08      	it	eq
 80081be:	6031      	streq	r1, [r6, #0]
 80081c0:	5162      	str	r2, [r4, r5]
 80081c2:	604b      	str	r3, [r1, #4]
 80081c4:	4638      	mov	r0, r7
 80081c6:	f104 060b 	add.w	r6, r4, #11
 80081ca:	f000 f865 	bl	8008298 <__malloc_unlock>
 80081ce:	f026 0607 	bic.w	r6, r6, #7
 80081d2:	1d23      	adds	r3, r4, #4
 80081d4:	1af2      	subs	r2, r6, r3
 80081d6:	d0b6      	beq.n	8008146 <_malloc_r+0x22>
 80081d8:	1b9b      	subs	r3, r3, r6
 80081da:	50a3      	str	r3, [r4, r2]
 80081dc:	e7b3      	b.n	8008146 <_malloc_r+0x22>
 80081de:	6862      	ldr	r2, [r4, #4]
 80081e0:	42a3      	cmp	r3, r4
 80081e2:	bf0c      	ite	eq
 80081e4:	6032      	streq	r2, [r6, #0]
 80081e6:	605a      	strne	r2, [r3, #4]
 80081e8:	e7ec      	b.n	80081c4 <_malloc_r+0xa0>
 80081ea:	4623      	mov	r3, r4
 80081ec:	6864      	ldr	r4, [r4, #4]
 80081ee:	e7b2      	b.n	8008156 <_malloc_r+0x32>
 80081f0:	4634      	mov	r4, r6
 80081f2:	6876      	ldr	r6, [r6, #4]
 80081f4:	e7b9      	b.n	800816a <_malloc_r+0x46>
 80081f6:	230c      	movs	r3, #12
 80081f8:	603b      	str	r3, [r7, #0]
 80081fa:	4638      	mov	r0, r7
 80081fc:	f000 f84c 	bl	8008298 <__malloc_unlock>
 8008200:	e7a1      	b.n	8008146 <_malloc_r+0x22>
 8008202:	6025      	str	r5, [r4, #0]
 8008204:	e7de      	b.n	80081c4 <_malloc_r+0xa0>
 8008206:	bf00      	nop
 8008208:	20012f90 	.word	0x20012f90

0800820c <_realloc_r>:
 800820c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008210:	4680      	mov	r8, r0
 8008212:	4614      	mov	r4, r2
 8008214:	460e      	mov	r6, r1
 8008216:	b921      	cbnz	r1, 8008222 <_realloc_r+0x16>
 8008218:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800821c:	4611      	mov	r1, r2
 800821e:	f7ff bf81 	b.w	8008124 <_malloc_r>
 8008222:	b92a      	cbnz	r2, 8008230 <_realloc_r+0x24>
 8008224:	f7ff ff12 	bl	800804c <_free_r>
 8008228:	4625      	mov	r5, r4
 800822a:	4628      	mov	r0, r5
 800822c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008230:	f000 f838 	bl	80082a4 <_malloc_usable_size_r>
 8008234:	4284      	cmp	r4, r0
 8008236:	4607      	mov	r7, r0
 8008238:	d802      	bhi.n	8008240 <_realloc_r+0x34>
 800823a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800823e:	d812      	bhi.n	8008266 <_realloc_r+0x5a>
 8008240:	4621      	mov	r1, r4
 8008242:	4640      	mov	r0, r8
 8008244:	f7ff ff6e 	bl	8008124 <_malloc_r>
 8008248:	4605      	mov	r5, r0
 800824a:	2800      	cmp	r0, #0
 800824c:	d0ed      	beq.n	800822a <_realloc_r+0x1e>
 800824e:	42bc      	cmp	r4, r7
 8008250:	4622      	mov	r2, r4
 8008252:	4631      	mov	r1, r6
 8008254:	bf28      	it	cs
 8008256:	463a      	movcs	r2, r7
 8008258:	f7ff fbb8 	bl	80079cc <memcpy>
 800825c:	4631      	mov	r1, r6
 800825e:	4640      	mov	r0, r8
 8008260:	f7ff fef4 	bl	800804c <_free_r>
 8008264:	e7e1      	b.n	800822a <_realloc_r+0x1e>
 8008266:	4635      	mov	r5, r6
 8008268:	e7df      	b.n	800822a <_realloc_r+0x1e>
	...

0800826c <_sbrk_r>:
 800826c:	b538      	push	{r3, r4, r5, lr}
 800826e:	4d06      	ldr	r5, [pc, #24]	; (8008288 <_sbrk_r+0x1c>)
 8008270:	2300      	movs	r3, #0
 8008272:	4604      	mov	r4, r0
 8008274:	4608      	mov	r0, r1
 8008276:	602b      	str	r3, [r5, #0]
 8008278:	f7f9 f884 	bl	8001384 <_sbrk>
 800827c:	1c43      	adds	r3, r0, #1
 800827e:	d102      	bne.n	8008286 <_sbrk_r+0x1a>
 8008280:	682b      	ldr	r3, [r5, #0]
 8008282:	b103      	cbz	r3, 8008286 <_sbrk_r+0x1a>
 8008284:	6023      	str	r3, [r4, #0]
 8008286:	bd38      	pop	{r3, r4, r5, pc}
 8008288:	20012f98 	.word	0x20012f98

0800828c <__malloc_lock>:
 800828c:	4801      	ldr	r0, [pc, #4]	; (8008294 <__malloc_lock+0x8>)
 800828e:	f000 b811 	b.w	80082b4 <__retarget_lock_acquire_recursive>
 8008292:	bf00      	nop
 8008294:	20012f9c 	.word	0x20012f9c

08008298 <__malloc_unlock>:
 8008298:	4801      	ldr	r0, [pc, #4]	; (80082a0 <__malloc_unlock+0x8>)
 800829a:	f000 b80c 	b.w	80082b6 <__retarget_lock_release_recursive>
 800829e:	bf00      	nop
 80082a0:	20012f9c 	.word	0x20012f9c

080082a4 <_malloc_usable_size_r>:
 80082a4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80082a8:	1f18      	subs	r0, r3, #4
 80082aa:	2b00      	cmp	r3, #0
 80082ac:	bfbc      	itt	lt
 80082ae:	580b      	ldrlt	r3, [r1, r0]
 80082b0:	18c0      	addlt	r0, r0, r3
 80082b2:	4770      	bx	lr

080082b4 <__retarget_lock_acquire_recursive>:
 80082b4:	4770      	bx	lr

080082b6 <__retarget_lock_release_recursive>:
 80082b6:	4770      	bx	lr

080082b8 <_init>:
 80082b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80082ba:	bf00      	nop
 80082bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80082be:	bc08      	pop	{r3}
 80082c0:	469e      	mov	lr, r3
 80082c2:	4770      	bx	lr

080082c4 <_fini>:
 80082c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80082c6:	bf00      	nop
 80082c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80082ca:	bc08      	pop	{r3}
 80082cc:	469e      	mov	lr, r3
 80082ce:	4770      	bx	lr
