// Seed: 808828716
module module_0 #(
    parameter id_1 = 32'd12
);
  wire _id_1;
  integer id_2 = id_1 & 1 == ~id_2;
  assign module_1.id_1 = 0;
  logic id_3[id_1 : -1] = -1'h0;
  tri0 id_4 = -1 - -1;
  wand id_5 = (1 < 1);
endmodule
module module_1 (
    input tri0 id_0,
    input tri  id_1
);
  wire id_3;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_2 = 32'd7
) (
    id_1,
    _id_2
);
  input wire _id_2;
  module_0 modCall_1 ();
  assign modCall_1.id_3 = 0;
  output wire id_1;
  wire id_3;
  wire [id_2  <  1  *  -1 : -1  ==  1] id_4;
  wire id_5;
  wire id_6 = -1;
endmodule
