Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Dec 13 14:25:06 2023
| Host         : PROFES10 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file MIPSMulticycle_timing_summary_routed.rpt -pb MIPSMulticycle_timing_summary_routed.pb -rpx MIPSMulticycle_timing_summary_routed.rpx -warn_on_violation
| Design       : MIPSMulticycle
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  13          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.444        0.000                      0                 2526        0.187        0.000                      0                 2526        4.500        0.000                       0                  1251  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.444        0.000                      0                 2526        0.187        0.000                      0                 2526        4.500        0.000                       0                  1251  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.444ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.187ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.444ns  (required time - arrival time)
  Source:                 CU/FSM_onehot_currentState_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CU/FSM_onehot_currentState_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.529ns  (logic 2.816ns (33.015%)  route 5.713ns (66.985%))
  Logic Levels:           11  (CARRY4=3 LUT3=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    DBG/clk_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.521 r  DBG/BUFGCE_inst/O
                         net (fo=1203, routed)        1.544     5.065    CU/dbg_clk
    SLICE_X47Y68         FDCE                                         r  CU/FSM_onehot_currentState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y68         FDCE (Prop_fdce_C_Q)         0.419     5.484 r  CU/FSM_onehot_currentState_reg[3]/Q
                         net (fo=33, routed)          0.882     6.365    CU/FSM_onehot_currentState_reg[3]_0
    SLICE_X47Y67         LUT6 (Prop_lut6_I1_O)        0.299     6.664 r  CU/R_signed0_carry_i_9/O
                         net (fo=59, routed)          1.136     7.801    DP/reg_A/control[1]
    SLICE_X39Y63         LUT3 (Prop_lut3_I1_O)        0.124     7.925 r  DP/reg_A/R_signed0_carry__0_i_2/O
                         net (fo=6, routed)           0.650     8.574    DP/reg_IR/dout_reg[30]_2[6]
    SLICE_X42Y64         LUT6 (Prop_lut6_I0_O)        0.124     8.698 r  DP/reg_IR/R_signed0__93_carry__0_i_2/O
                         net (fo=1, routed)           0.000     8.698    DP/ALU_i/dout_reg[7]_0[2]
    SLICE_X42Y64         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.078 r  DP/ALU_i/R_signed0__93_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.078    DP/ALU_i/R_signed0__93_carry__0_n_0
    SLICE_X42Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.195 r  DP/ALU_i/R_signed0__93_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.195    DP/ALU_i/R_signed0__93_carry__1_n_0
    SLICE_X42Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.518 f  DP/ALU_i/R_signed0__93_carry__2/O[1]
                         net (fo=2, routed)           0.795    10.313    DP/ALU_i/dout_reg[19]_0[10]
    SLICE_X40Y66         LUT3 (Prop_lut3_I0_O)        0.332    10.645 f  DP/ALU_i/dout[13]_i_4/O
                         net (fo=1, routed)           0.287    10.932    DP/reg_IR/dout_reg[13]_4
    SLICE_X43Y66         LUT6 (Prop_lut6_I5_O)        0.326    11.258 f  DP/reg_IR/dout[13]_i_2/O
                         net (fo=1, routed)           0.292    11.550    DP/reg_IR/dout[13]_i_2_n_0
    SLICE_X40Y66         LUT6 (Prop_lut6_I0_O)        0.124    11.674 f  DP/reg_IR/dout[13]_i_1/O
                         net (fo=4, routed)           0.937    12.611    DP/reg_IR/D[12]
    SLICE_X43Y69         LUT6 (Prop_lut6_I4_O)        0.124    12.735 f  DP/reg_IR/FSM_onehot_currentState[11]_i_2/O
                         net (fo=1, routed)           0.736    13.470    DP/reg_IR/FSM_onehot_currentState[11]_i_2_n_0
    SLICE_X44Y67         LUT5 (Prop_lut5_I1_O)        0.124    13.594 r  DP/reg_IR/FSM_onehot_currentState[11]_i_1/O
                         net (fo=1, routed)           0.000    13.594    CU/FSM_onehot_currentState_reg[11]_12
    SLICE_X44Y67         FDCE                                         r  CU/FSM_onehot_currentState_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    DBG/clk_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.341 r  DBG/BUFGCE_inst/O
                         net (fo=1203, routed)        1.430    14.771    CU/dbg_clk
    SLICE_X44Y67         FDCE                                         r  CU/FSM_onehot_currentState_reg[11]/C
                         clock pessimism              0.272    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X44Y67         FDCE (Setup_fdce_C_D)        0.031    15.039    CU/FSM_onehot_currentState_reg[11]
  -------------------------------------------------------------------
                         required time                         15.039    
                         arrival time                         -13.594    
  -------------------------------------------------------------------
                         slack                                  1.444    

Slack (MET) :             1.489ns  (required time - arrival time)
  Source:                 CU/FSM_onehot_currentState_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CU/FSM_onehot_currentState_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.483ns  (logic 2.699ns (31.816%)  route 5.784ns (68.184%))
  Logic Levels:           10  (CARRY4=2 LUT3=2 LUT6=6)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    DBG/clk_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.521 r  DBG/BUFGCE_inst/O
                         net (fo=1203, routed)        1.544     5.065    CU/dbg_clk
    SLICE_X47Y68         FDCE                                         r  CU/FSM_onehot_currentState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y68         FDCE (Prop_fdce_C_Q)         0.419     5.484 r  CU/FSM_onehot_currentState_reg[3]/Q
                         net (fo=33, routed)          0.882     6.365    CU/FSM_onehot_currentState_reg[3]_0
    SLICE_X47Y67         LUT6 (Prop_lut6_I1_O)        0.299     6.664 r  CU/R_signed0_carry_i_9/O
                         net (fo=59, routed)          1.136     7.801    DP/reg_A/control[1]
    SLICE_X39Y63         LUT3 (Prop_lut3_I1_O)        0.124     7.925 r  DP/reg_A/R_signed0_carry__0_i_2/O
                         net (fo=6, routed)           0.650     8.574    DP/reg_IR/dout_reg[30]_2[6]
    SLICE_X42Y64         LUT6 (Prop_lut6_I0_O)        0.124     8.698 r  DP/reg_IR/R_signed0__93_carry__0_i_2/O
                         net (fo=1, routed)           0.000     8.698    DP/ALU_i/dout_reg[7]_0[2]
    SLICE_X42Y64         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.078 r  DP/ALU_i/R_signed0__93_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.078    DP/ALU_i/R_signed0__93_carry__0_n_0
    SLICE_X42Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.401 r  DP/ALU_i/R_signed0__93_carry__1/O[1]
                         net (fo=2, routed)           0.795    10.196    DP/ALU_i/dout_reg[19]_0[6]
    SLICE_X40Y65         LUT3 (Prop_lut3_I2_O)        0.332    10.528 r  DP/ALU_i/dout[9]_i_4/O
                         net (fo=1, routed)           0.303    10.832    DP/reg_IR/dout_reg[9]_3
    SLICE_X39Y65         LUT6 (Prop_lut6_I5_O)        0.326    11.158 r  DP/reg_IR/dout[9]_i_2/O
                         net (fo=1, routed)           0.610    11.768    DP/reg_IR/dout[9]_i_2_n_0
    SLICE_X40Y65         LUT6 (Prop_lut6_I0_O)        0.124    11.892 r  DP/reg_IR/dout[9]_i_1/O
                         net (fo=3, routed)           0.982    12.874    DP/reg_IR/D[8]
    SLICE_X44Y66         LUT6 (Prop_lut6_I5_O)        0.124    12.998 f  DP/reg_IR/FSM_onehot_currentState[11]_i_5/O
                         net (fo=2, routed)           0.426    13.424    CU/FSM_onehot_currentState_reg[0]_4
    SLICE_X44Y67         LUT6 (Prop_lut6_I4_O)        0.124    13.548 r  CU/FSM_onehot_currentState[0]_i_1/O
                         net (fo=1, routed)           0.000    13.548    CU/FSM_onehot_currentState[0]_i_1_n_0
    SLICE_X44Y67         FDPE                                         r  CU/FSM_onehot_currentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    DBG/clk_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.341 r  DBG/BUFGCE_inst/O
                         net (fo=1203, routed)        1.430    14.771    CU/dbg_clk
    SLICE_X44Y67         FDPE                                         r  CU/FSM_onehot_currentState_reg[0]/C
                         clock pessimism              0.272    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X44Y67         FDPE (Setup_fdpe_C_D)        0.029    15.037    CU/FSM_onehot_currentState_reg[0]
  -------------------------------------------------------------------
                         required time                         15.037    
                         arrival time                         -13.548    
  -------------------------------------------------------------------
                         slack                                  1.489    

Slack (MET) :             2.159ns  (required time - arrival time)
  Source:                 DP/reg_IR/dout_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DP/reg_B/dout_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.717ns  (logic 1.123ns (14.553%)  route 6.594ns (85.447%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns = ( 14.765 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    DBG/clk_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.521 r  DBG/BUFGCE_inst/O
                         net (fo=1203, routed)        1.551     5.072    DP/reg_IR/dbg_clk
    SLICE_X48Y65         FDCE                                         r  DP/reg_IR/dout_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y65         FDCE (Prop_fdce_C_Q)         0.456     5.528 r  DP/reg_IR/dout_reg[16]/Q
                         net (fo=258, routed)         5.800    11.328    DP/register_bank/Q[0]
    SLICE_X36Y82         LUT6 (Prop_lut6_I4_O)        0.124    11.452 r  DP/register_bank/dout[28]_i_13__0/O
                         net (fo=1, routed)           0.000    11.452    DP/register_bank/dout[28]_i_13__0_n_0
    SLICE_X36Y82         MUXF7 (Prop_muxf7_I1_O)      0.245    11.697 r  DP/register_bank/dout_reg[28]_i_5__0/O
                         net (fo=1, routed)           0.794    12.490    DP/register_bank/dout_reg[28]_i_5__0_n_0
    SLICE_X33Y79         LUT6 (Prop_lut6_I5_O)        0.298    12.788 r  DP/register_bank/dout[28]_i_1__1/O
                         net (fo=1, routed)           0.000    12.788    DP/reg_B/D[28]
    SLICE_X33Y79         FDCE                                         r  DP/reg_B/dout_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    DBG/clk_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.341 r  DBG/BUFGCE_inst/O
                         net (fo=1203, routed)        1.424    14.765    DP/reg_B/dbg_clk
    SLICE_X33Y79         FDCE                                         r  DP/reg_B/dout_reg[28]/C
                         clock pessimism              0.187    14.952    
                         clock uncertainty           -0.035    14.916    
    SLICE_X33Y79         FDCE (Setup_fdce_C_D)        0.031    14.947    DP/reg_B/dout_reg[28]
  -------------------------------------------------------------------
                         required time                         14.947    
                         arrival time                         -12.788    
  -------------------------------------------------------------------
                         slack                                  2.159    

Slack (MET) :             2.350ns  (required time - arrival time)
  Source:                 DP/reg_IR/dout_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DP/reg_B/dout_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.594ns  (logic 1.116ns (14.697%)  route 6.478ns (85.303%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.762ns = ( 14.762 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    DBG/clk_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.521 r  DBG/BUFGCE_inst/O
                         net (fo=1203, routed)        1.551     5.072    DP/reg_IR/dbg_clk
    SLICE_X48Y65         FDCE                                         r  DP/reg_IR/dout_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y65         FDCE (Prop_fdce_C_Q)         0.456     5.528 r  DP/reg_IR/dout_reg[16]/Q
                         net (fo=258, routed)         5.533    11.061    DP/register_bank/Q[0]
    SLICE_X37Y79         LUT6 (Prop_lut6_I4_O)        0.124    11.185 r  DP/register_bank/dout[22]_i_12__0/O
                         net (fo=1, routed)           0.000    11.185    DP/register_bank/dout[22]_i_12__0_n_0
    SLICE_X37Y79         MUXF7 (Prop_muxf7_I0_O)      0.238    11.423 r  DP/register_bank/dout_reg[22]_i_5__0/O
                         net (fo=1, routed)           0.944    12.367    DP/register_bank/dout_reg[22]_i_5__0_n_0
    SLICE_X39Y77         LUT6 (Prop_lut6_I5_O)        0.298    12.665 r  DP/register_bank/dout[22]_i_1__1/O
                         net (fo=1, routed)           0.000    12.665    DP/reg_B/D[22]
    SLICE_X39Y77         FDCE                                         r  DP/reg_B/dout_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    DBG/clk_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.341 r  DBG/BUFGCE_inst/O
                         net (fo=1203, routed)        1.421    14.762    DP/reg_B/dbg_clk
    SLICE_X39Y77         FDCE                                         r  DP/reg_B/dout_reg[22]/C
                         clock pessimism              0.258    15.020    
                         clock uncertainty           -0.035    14.985    
    SLICE_X39Y77         FDCE (Setup_fdce_C_D)        0.031    15.016    DP/reg_B/dout_reg[22]
  -------------------------------------------------------------------
                         required time                         15.016    
                         arrival time                         -12.665    
  -------------------------------------------------------------------
                         slack                                  2.350    

Slack (MET) :             2.397ns  (required time - arrival time)
  Source:                 DP/reg_IR/dout_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DP/reg_B/dout_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.549ns  (logic 1.119ns (14.823%)  route 6.430ns (85.177%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns = ( 14.765 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    DBG/clk_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.521 r  DBG/BUFGCE_inst/O
                         net (fo=1203, routed)        1.551     5.072    DP/reg_IR/dbg_clk
    SLICE_X48Y65         FDCE                                         r  DP/reg_IR/dout_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y65         FDCE (Prop_fdce_C_Q)         0.456     5.528 r  DP/reg_IR/dout_reg[16]/Q
                         net (fo=258, routed)         5.326    10.854    DP/register_bank/Q[0]
    SLICE_X34Y79         LUT6 (Prop_lut6_I4_O)        0.124    10.978 r  DP/register_bank/dout[31]_i_10__0/O
                         net (fo=1, routed)           0.000    10.978    DP/register_bank/dout[31]_i_10__0_n_0
    SLICE_X34Y79         MUXF7 (Prop_muxf7_I0_O)      0.241    11.219 r  DP/register_bank/dout_reg[31]_i_4__0/O
                         net (fo=1, routed)           1.104    12.323    DP/register_bank/dout_reg[31]_i_4__0_n_0
    SLICE_X37Y80         LUT6 (Prop_lut6_I3_O)        0.298    12.621 r  DP/register_bank/dout[31]_i_1__2/O
                         net (fo=1, routed)           0.000    12.621    DP/reg_B/D[31]
    SLICE_X37Y80         FDCE                                         r  DP/reg_B/dout_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    DBG/clk_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.341 r  DBG/BUFGCE_inst/O
                         net (fo=1203, routed)        1.424    14.765    DP/reg_B/dbg_clk
    SLICE_X37Y80         FDCE                                         r  DP/reg_B/dout_reg[31]/C
                         clock pessimism              0.258    15.023    
                         clock uncertainty           -0.035    14.988    
    SLICE_X37Y80         FDCE (Setup_fdce_C_D)        0.031    15.019    DP/reg_B/dout_reg[31]
  -------------------------------------------------------------------
                         required time                         15.019    
                         arrival time                         -12.621    
  -------------------------------------------------------------------
                         slack                                  2.397    

Slack (MET) :             2.411ns  (required time - arrival time)
  Source:                 DP/reg_IR/dout_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DP/reg_B/dout_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.534ns  (logic 1.125ns (14.933%)  route 6.409ns (85.067%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.762ns = ( 14.762 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    DBG/clk_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.521 r  DBG/BUFGCE_inst/O
                         net (fo=1203, routed)        1.551     5.072    DP/reg_IR/dbg_clk
    SLICE_X48Y65         FDCE                                         r  DP/reg_IR/dout_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y65         FDCE (Prop_fdce_C_Q)         0.456     5.528 r  DP/reg_IR/dout_reg[16]/Q
                         net (fo=258, routed)         5.515    11.043    DP/register_bank/Q[0]
    SLICE_X34Y75         LUT6 (Prop_lut6_I4_O)        0.124    11.167 r  DP/register_bank/dout[8]_i_13__0/O
                         net (fo=1, routed)           0.000    11.167    DP/register_bank/dout[8]_i_13__0_n_0
    SLICE_X34Y75         MUXF7 (Prop_muxf7_I1_O)      0.247    11.414 r  DP/register_bank/dout_reg[8]_i_5__0/O
                         net (fo=1, routed)           0.894    12.308    DP/register_bank/dout_reg[8]_i_5__0_n_0
    SLICE_X37Y72         LUT6 (Prop_lut6_I5_O)        0.298    12.606 r  DP/register_bank/dout[8]_i_1__1/O
                         net (fo=1, routed)           0.000    12.606    DP/reg_B/D[8]
    SLICE_X37Y72         FDCE                                         r  DP/reg_B/dout_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    DBG/clk_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.341 r  DBG/BUFGCE_inst/O
                         net (fo=1203, routed)        1.421    14.762    DP/reg_B/dbg_clk
    SLICE_X37Y72         FDCE                                         r  DP/reg_B/dout_reg[8]/C
                         clock pessimism              0.258    15.020    
                         clock uncertainty           -0.035    14.985    
    SLICE_X37Y72         FDCE (Setup_fdce_C_D)        0.032    15.017    DP/reg_B/dout_reg[8]
  -------------------------------------------------------------------
                         required time                         15.017    
                         arrival time                         -12.606    
  -------------------------------------------------------------------
                         slack                                  2.411    

Slack (MET) :             2.429ns  (required time - arrival time)
  Source:                 DP/mem/mem/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DP/register_bank/registerBank_reg[25][30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.393ns  (logic 2.578ns (34.872%)  route 4.815ns (65.128%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.113ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    DBG/clk_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.521 r  DBG/BUFGCE_inst/O
                         net (fo=1203, routed)        1.592     5.113    DP/mem/mem/dbg_clk
    RAMB18_X1Y26         RAMB18E1                                     r  DP/mem/mem/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y26         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[12])
                                                      2.454     7.567 r  DP/mem/mem/ram_reg/DOBDO[12]
                         net (fo=2, routed)           2.218     9.785    DP/mem/mem/D[30]
    SLICE_X47Y70         LUT3 (Prop_lut3_I0_O)        0.124     9.909 r  DP/mem/mem/registerBank[31][30]_i_1/O
                         net (fo=33, routed)          2.597    12.506    DP/register_bank/registerBank_reg[1][31]_0[30]
    SLICE_X51Y78         FDCE                                         r  DP/register_bank/registerBank_reg[25][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    DBG/clk_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.341 r  DBG/BUFGCE_inst/O
                         net (fo=1203, routed)        1.430    14.771    DP/register_bank/dbg_clk
    SLICE_X51Y78         FDCE                                         r  DP/register_bank/registerBank_reg[25][30]/C
                         clock pessimism              0.258    15.029    
                         clock uncertainty           -0.035    14.994    
    SLICE_X51Y78         FDCE (Setup_fdce_C_D)       -0.058    14.936    DP/register_bank/registerBank_reg[25][30]
  -------------------------------------------------------------------
                         required time                         14.936    
                         arrival time                         -12.506    
  -------------------------------------------------------------------
                         slack                                  2.429    

Slack (MET) :             2.429ns  (required time - arrival time)
  Source:                 CU/FSM_onehot_currentState_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DP/reg_ALUout/dout_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.419ns  (logic 2.451ns (33.036%)  route 4.968ns (66.964%))
  Logic Levels:           8  (CARRY4=2 LUT3=2 LUT6=4)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    DBG/clk_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.521 r  DBG/BUFGCE_inst/O
                         net (fo=1203, routed)        1.544     5.065    CU/dbg_clk
    SLICE_X47Y68         FDCE                                         r  CU/FSM_onehot_currentState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y68         FDCE (Prop_fdce_C_Q)         0.419     5.484 r  CU/FSM_onehot_currentState_reg[3]/Q
                         net (fo=33, routed)          0.882     6.365    CU/FSM_onehot_currentState_reg[3]_0
    SLICE_X47Y67         LUT6 (Prop_lut6_I1_O)        0.299     6.664 r  CU/R_signed0_carry_i_9/O
                         net (fo=59, routed)          1.136     7.801    DP/reg_A/control[1]
    SLICE_X39Y63         LUT3 (Prop_lut3_I1_O)        0.124     7.925 r  DP/reg_A/R_signed0_carry__0_i_2/O
                         net (fo=6, routed)           0.650     8.574    DP/reg_IR/dout_reg[30]_2[6]
    SLICE_X42Y64         LUT6 (Prop_lut6_I0_O)        0.124     8.698 r  DP/reg_IR/R_signed0__93_carry__0_i_2/O
                         net (fo=1, routed)           0.000     8.698    DP/ALU_i/dout_reg[7]_0[2]
    SLICE_X42Y64         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.078 r  DP/ALU_i/R_signed0__93_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.078    DP/ALU_i/R_signed0__93_carry__0_n_0
    SLICE_X42Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.401 r  DP/ALU_i/R_signed0__93_carry__1/O[1]
                         net (fo=2, routed)           0.795    10.196    DP/ALU_i/dout_reg[19]_0[6]
    SLICE_X40Y65         LUT3 (Prop_lut3_I2_O)        0.332    10.528 r  DP/ALU_i/dout[9]_i_4/O
                         net (fo=1, routed)           0.303    10.832    DP/reg_IR/dout_reg[9]_3
    SLICE_X39Y65         LUT6 (Prop_lut6_I5_O)        0.326    11.158 r  DP/reg_IR/dout[9]_i_2/O
                         net (fo=1, routed)           0.610    11.768    DP/reg_IR/dout[9]_i_2_n_0
    SLICE_X40Y65         LUT6 (Prop_lut6_I0_O)        0.124    11.892 r  DP/reg_IR/dout[9]_i_1/O
                         net (fo=3, routed)           0.592    12.484    DP/reg_ALUout/D[9]
    SLICE_X40Y65         FDCE                                         r  DP/reg_ALUout/dout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    DBG/clk_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.341 r  DBG/BUFGCE_inst/O
                         net (fo=1203, routed)        1.431    14.772    DP/reg_ALUout/dbg_clk
    SLICE_X40Y65         FDCE                                         r  DP/reg_ALUout/dout_reg[9]/C
                         clock pessimism              0.258    15.030    
                         clock uncertainty           -0.035    14.995    
    SLICE_X40Y65         FDCE (Setup_fdce_C_D)       -0.081    14.914    DP/reg_ALUout/dout_reg[9]
  -------------------------------------------------------------------
                         required time                         14.914    
                         arrival time                         -12.484    
  -------------------------------------------------------------------
                         slack                                  2.429    

Slack (MET) :             2.434ns  (required time - arrival time)
  Source:                 DP/reg_IR/dout_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DP/reg_B/dout_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.434ns  (logic 1.123ns (15.107%)  route 6.311ns (84.893%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.759ns = ( 14.759 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    DBG/clk_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.521 r  DBG/BUFGCE_inst/O
                         net (fo=1203, routed)        1.551     5.072    DP/reg_IR/dbg_clk
    SLICE_X48Y65         FDCE                                         r  DP/reg_IR/dout_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y65         FDCE (Prop_fdce_C_Q)         0.456     5.528 r  DP/reg_IR/dout_reg[16]/Q
                         net (fo=258, routed)         5.473    11.000    DP/register_bank/Q[0]
    SLICE_X31Y75         LUT6 (Prop_lut6_I4_O)        0.124    11.124 r  DP/register_bank/dout[16]_i_13__0/O
                         net (fo=1, routed)           0.000    11.124    DP/register_bank/dout[16]_i_13__0_n_0
    SLICE_X31Y75         MUXF7 (Prop_muxf7_I1_O)      0.245    11.369 r  DP/register_bank/dout_reg[16]_i_5__0/O
                         net (fo=1, routed)           0.838    12.208    DP/register_bank/dout_reg[16]_i_5__0_n_0
    SLICE_X32Y74         LUT6 (Prop_lut6_I5_O)        0.298    12.506 r  DP/register_bank/dout[16]_i_1__1/O
                         net (fo=1, routed)           0.000    12.506    DP/reg_B/D[16]
    SLICE_X32Y74         FDCE                                         r  DP/reg_B/dout_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    DBG/clk_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.341 r  DBG/BUFGCE_inst/O
                         net (fo=1203, routed)        1.418    14.759    DP/reg_B/dbg_clk
    SLICE_X32Y74         FDCE                                         r  DP/reg_B/dout_reg[16]/C
                         clock pessimism              0.187    14.946    
                         clock uncertainty           -0.035    14.910    
    SLICE_X32Y74         FDCE (Setup_fdce_C_D)        0.029    14.939    DP/reg_B/dout_reg[16]
  -------------------------------------------------------------------
                         required time                         14.939    
                         arrival time                         -12.506    
  -------------------------------------------------------------------
                         slack                                  2.434    

Slack (MET) :             2.466ns  (required time - arrival time)
  Source:                 CU/FSM_onehot_currentState_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DP/reg_PC/dout_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.392ns  (logic 2.568ns (34.742%)  route 4.824ns (65.258%))
  Logic Levels:           9  (CARRY4=3 LUT3=2 LUT6=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns = ( 14.767 - 10.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    DBG/clk_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.521 r  DBG/BUFGCE_inst/O
                         net (fo=1203, routed)        1.544     5.065    CU/dbg_clk
    SLICE_X47Y68         FDCE                                         r  CU/FSM_onehot_currentState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y68         FDCE (Prop_fdce_C_Q)         0.419     5.484 r  CU/FSM_onehot_currentState_reg[3]/Q
                         net (fo=33, routed)          0.882     6.365    CU/FSM_onehot_currentState_reg[3]_0
    SLICE_X47Y67         LUT6 (Prop_lut6_I1_O)        0.299     6.664 r  CU/R_signed0_carry_i_9/O
                         net (fo=59, routed)          1.136     7.801    DP/reg_A/control[1]
    SLICE_X39Y63         LUT3 (Prop_lut3_I1_O)        0.124     7.925 r  DP/reg_A/R_signed0_carry__0_i_2/O
                         net (fo=6, routed)           0.650     8.574    DP/reg_IR/dout_reg[30]_2[6]
    SLICE_X42Y64         LUT6 (Prop_lut6_I0_O)        0.124     8.698 r  DP/reg_IR/R_signed0__93_carry__0_i_2/O
                         net (fo=1, routed)           0.000     8.698    DP/ALU_i/dout_reg[7]_0[2]
    SLICE_X42Y64         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.078 r  DP/ALU_i/R_signed0__93_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.078    DP/ALU_i/R_signed0__93_carry__0_n_0
    SLICE_X42Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.195 r  DP/ALU_i/R_signed0__93_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.195    DP/ALU_i/R_signed0__93_carry__1_n_0
    SLICE_X42Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.518 r  DP/ALU_i/R_signed0__93_carry__2/O[1]
                         net (fo=2, routed)           0.795    10.313    DP/ALU_i/dout_reg[19]_0[10]
    SLICE_X40Y66         LUT3 (Prop_lut3_I0_O)        0.332    10.645 r  DP/ALU_i/dout[13]_i_4/O
                         net (fo=1, routed)           0.287    10.932    DP/reg_IR/dout_reg[13]_4
    SLICE_X43Y66         LUT6 (Prop_lut6_I5_O)        0.326    11.258 r  DP/reg_IR/dout[13]_i_2/O
                         net (fo=1, routed)           0.292    11.550    DP/reg_IR/dout[13]_i_2_n_0
    SLICE_X40Y66         LUT6 (Prop_lut6_I0_O)        0.124    11.674 r  DP/reg_IR/dout[13]_i_1/O
                         net (fo=4, routed)           0.783    12.456    DP/reg_PC/D[13]
    SLICE_X43Y70         FDCE                                         r  DP/reg_PC/dout_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    DBG/clk_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.341 r  DBG/BUFGCE_inst/O
                         net (fo=1203, routed)        1.426    14.767    DP/reg_PC/dbg_clk
    SLICE_X43Y70         FDCE                                         r  DP/reg_PC/dout_reg[13]/C
                         clock pessimism              0.258    15.025    
                         clock uncertainty           -0.035    14.990    
    SLICE_X43Y70         FDCE (Setup_fdce_C_D)       -0.067    14.923    DP/reg_PC/dout_reg[13]
  -------------------------------------------------------------------
                         required time                         14.923    
                         arrival time                         -12.456    
  -------------------------------------------------------------------
                         slack                                  2.466    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 DP/reg_B/dout_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DP/mem/mem/ram_reg/DIBDI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.164ns (29.067%)  route 0.400ns (70.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    DBG/clk_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.884 r  DBG/BUFGCE_inst/O
                         net (fo=1203, routed)        0.554     1.437    DP/reg_B/dbg_clk
    SLICE_X50Y78         FDCE                                         r  DP/reg_B/dout_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y78         FDCE (Prop_fdce_C_Q)         0.164     1.601 r  DP/reg_B/dout_reg[30]/Q
                         net (fo=6, routed)           0.400     2.001    DP/mem/mem/Q[30]
    RAMB18_X1Y26         RAMB18E1                                     r  DP/mem/mem/ram_reg/DIBDI[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    DBG/clk_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.128 r  DBG/BUFGCE_inst/O
                         net (fo=1203, routed)        0.869     1.997    DP/mem/mem/dbg_clk
    RAMB18_X1Y26         RAMB18E1                                     r  DP/mem/mem/ram_reg/CLKBWRCLK
                         clock pessimism             -0.478     1.519    
    RAMB18_X1Y26         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[12])
                                                      0.296     1.815    DP/mem/mem/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 DP/reg_IR/dout_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DP/reg_A/dout_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.209ns (38.095%)  route 0.340ns (61.905%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    DBG/clk_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.884 r  DBG/BUFGCE_inst/O
                         net (fo=1203, routed)        0.557     1.440    DP/reg_IR/dbg_clk
    SLICE_X46Y66         FDCE                                         r  DP/reg_IR/dout_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y66         FDCE (Prop_fdce_C_Q)         0.164     1.604 r  DP/reg_IR/dout_reg[25]/Q
                         net (fo=33, routed)          0.340     1.944    DP/register_bank/Q[9]
    SLICE_X35Y66         LUT6 (Prop_lut6_I2_O)        0.045     1.989 r  DP/register_bank/dout[11]_i_1__0/O
                         net (fo=1, routed)           0.000     1.989    DP/reg_A/D[11]
    SLICE_X35Y66         FDCE                                         r  DP/reg_A/dout_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    DBG/clk_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.128 r  DBG/BUFGCE_inst/O
                         net (fo=1203, routed)        0.822     1.949    DP/reg_A/dbg_clk
    SLICE_X35Y66         FDCE                                         r  DP/reg_A/dout_reg[11]/C
                         clock pessimism             -0.249     1.700    
    SLICE_X35Y66         FDCE (Hold_fdce_C_D)         0.092     1.792    DP/reg_A/dout_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 DBG/DBC/b0_mek_ra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DBG/DBC/b0_mek_ra_reg[1]_inv/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.227ns (78.604%)  route 0.062ns (21.396%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.563     1.446    DBG/DBC/CLK
    SLICE_X36Y43         FDRE                                         r  DBG/DBC/b0_mek_ra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.128     1.574 f  DBG/DBC/b0_mek_ra_reg[0]/Q
                         net (fo=1, routed)           0.062     1.636    DBG/DBC/p_0_in
    SLICE_X36Y43         LUT2 (Prop_lut2_I0_O)        0.099     1.735 r  DBG/DBC/b0_mek_ra[1]_inv_i_1/O
                         net (fo=1, routed)           0.000     1.735    DBG/DBC/b0_mek_ra[1]_inv_i_1_n_0
    SLICE_X36Y43         FDRE                                         r  DBG/DBC/b0_mek_ra_reg[1]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.832     1.959    DBG/DBC/CLK
    SLICE_X36Y43         FDRE                                         r  DBG/DBC/b0_mek_ra_reg[1]_inv/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y43         FDRE (Hold_fdre_C_D)         0.091     1.537    DBG/DBC/b0_mek_ra_reg[1]_inv
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 DBG/DBC/b1_ena_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DBG/DBC/b2_ena_ra_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.936%)  route 0.153ns (52.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.563     1.446    DBG/DBC/CLK
    SLICE_X39Y46         FDRE                                         r  DBG/DBC/b1_ena_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  DBG/DBC/b1_ena_r_reg/Q
                         net (fo=1, routed)           0.153     1.740    DBG/DBC/b1_ena_r
    SLICE_X37Y46         FDCE                                         r  DBG/DBC/b2_ena_ra_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.832     1.959    DBG/DBC/CLK
    SLICE_X37Y46         FDCE                                         r  DBG/DBC/b2_ena_ra_reg[0]/C
                         clock pessimism             -0.497     1.462    
    SLICE_X37Y46         FDCE (Hold_fdce_C_D)         0.070     1.532    DBG/DBC/b2_ena_ra_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 DP/reg_B/dout_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DP/mem/mem/ram_reg/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.164ns (27.955%)  route 0.423ns (72.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    DBG/clk_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.884 r  DBG/BUFGCE_inst/O
                         net (fo=1203, routed)        0.559     1.442    DP/reg_B/dbg_clk
    SLICE_X52Y66         FDCE                                         r  DP/reg_B/dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y66         FDCE (Prop_fdce_C_Q)         0.164     1.606 r  DP/reg_B/dout_reg[1]/Q
                         net (fo=5, routed)           0.423     2.029    DP/mem/mem/Q[1]
    RAMB18_X1Y26         RAMB18E1                                     r  DP/mem/mem/ram_reg/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    DBG/clk_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.128 r  DBG/BUFGCE_inst/O
                         net (fo=1203, routed)        0.867     1.995    DP/mem/mem/dbg_clk
    RAMB18_X1Y26         RAMB18E1                                     r  DP/mem/mem/ram_reg/CLKARDCLK
                         clock pessimism             -0.478     1.517    
    RAMB18_X1Y26         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.296     1.813    DP/mem/mem/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.813    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 DP/reg_B/dout_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DP/mem/mem/ram_reg/DIBDI[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.164ns (27.059%)  route 0.442ns (72.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    DBG/clk_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.884 r  DBG/BUFGCE_inst/O
                         net (fo=1203, routed)        0.554     1.437    DP/reg_B/dbg_clk
    SLICE_X50Y78         FDCE                                         r  DP/reg_B/dout_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y78         FDCE (Prop_fdce_C_Q)         0.164     1.601 r  DP/reg_B/dout_reg[29]/Q
                         net (fo=6, routed)           0.442     2.043    DP/mem/mem/Q[29]
    RAMB18_X1Y26         RAMB18E1                                     r  DP/mem/mem/ram_reg/DIBDI[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    DBG/clk_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.128 r  DBG/BUFGCE_inst/O
                         net (fo=1203, routed)        0.869     1.997    DP/mem/mem/dbg_clk
    RAMB18_X1Y26         RAMB18E1                                     r  DP/mem/mem/ram_reg/CLKBWRCLK
                         clock pessimism             -0.478     1.519    
    RAMB18_X1Y26         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[11])
                                                      0.296     1.815    DP/mem/mem/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           2.043    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 DP/reg_B/dout_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DP/mem/mem/ram_reg/DIBDI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.623ns  (logic 0.141ns (22.630%)  route 0.482ns (77.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    DBG/clk_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.884 r  DBG/BUFGCE_inst/O
                         net (fo=1203, routed)        0.551     1.434    DP/reg_B/dbg_clk
    SLICE_X39Y77         FDCE                                         r  DP/reg_B/dout_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y77         FDCE (Prop_fdce_C_Q)         0.141     1.575 r  DP/reg_B/dout_reg[22]/Q
                         net (fo=5, routed)           0.482     2.057    DP/mem/mem/Q[22]
    RAMB18_X1Y26         RAMB18E1                                     r  DP/mem/mem/ram_reg/DIBDI[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    DBG/clk_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.128 r  DBG/BUFGCE_inst/O
                         net (fo=1203, routed)        0.869     1.997    DP/mem/mem/dbg_clk
    RAMB18_X1Y26         RAMB18E1                                     r  DP/mem/mem/ram_reg/CLKBWRCLK
                         clock pessimism             -0.478     1.519    
    RAMB18_X1Y26         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[4])
                                                      0.296     1.815    DP/mem/mem/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           2.057    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 DP/register_bank/registerBank_reg[23][19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DP/reg_A/dout_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.358ns (59.111%)  route 0.248ns (40.889%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    DBG/clk_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.884 r  DBG/BUFGCE_inst/O
                         net (fo=1203, routed)        0.548     1.431    DP/register_bank/dbg_clk
    SLICE_X35Y73         FDCE                                         r  DP/register_bank/registerBank_reg[23][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y73         FDCE (Prop_fdce_C_Q)         0.141     1.572 r  DP/register_bank/registerBank_reg[23][19]/Q
                         net (fo=2, routed)           0.098     1.670    DP/register_bank/registerBank_reg[23]_36[19]
    SLICE_X34Y73         LUT6 (Prop_lut6_I0_O)        0.045     1.715 r  DP/register_bank/dout[19]_i_9/O
                         net (fo=1, routed)           0.000     1.715    DP/register_bank/dout[19]_i_9_n_0
    SLICE_X34Y73         MUXF7 (Prop_muxf7_I1_O)      0.064     1.779 r  DP/register_bank/dout_reg[19]_i_3/O
                         net (fo=1, routed)           0.149     1.929    DP/register_bank/dout_reg[19]_i_3_n_0
    SLICE_X37Y72         LUT6 (Prop_lut6_I1_O)        0.108     2.037 r  DP/register_bank/dout[19]_i_1__0/O
                         net (fo=1, routed)           0.000     2.037    DP/reg_A/D[19]
    SLICE_X37Y72         FDCE                                         r  DP/reg_A/dout_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    DBG/clk_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.128 r  DBG/BUFGCE_inst/O
                         net (fo=1203, routed)        0.816     1.944    DP/reg_A/dbg_clk
    SLICE_X37Y72         FDCE                                         r  DP/reg_A/dout_reg[19]/C
                         clock pessimism             -0.249     1.695    
    SLICE_X37Y72         FDCE (Hold_fdce_C_D)         0.092     1.787    DP/reg_A/dout_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.787    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 DP/reg_B/dout_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DP/mem/mem/ram_reg/DIADI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.141ns (22.419%)  route 0.488ns (77.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    DBG/clk_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.884 r  DBG/BUFGCE_inst/O
                         net (fo=1203, routed)        0.551     1.434    DP/reg_B/dbg_clk
    SLICE_X41Y72         FDCE                                         r  DP/reg_B/dout_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDCE (Prop_fdce_C_Q)         0.141     1.575 r  DP/reg_B/dout_reg[12]/Q
                         net (fo=5, routed)           0.488     2.063    DP/mem/mem/Q[12]
    RAMB18_X1Y26         RAMB18E1                                     r  DP/mem/mem/ram_reg/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    DBG/clk_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.128 r  DBG/BUFGCE_inst/O
                         net (fo=1203, routed)        0.867     1.995    DP/mem/mem/dbg_clk
    RAMB18_X1Y26         RAMB18E1                                     r  DP/mem/mem/ram_reg/CLKARDCLK
                         clock pessimism             -0.478     1.517    
    RAMB18_X1Y26         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[12])
                                                      0.296     1.813    DP/mem/mem/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.813    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 DBG/DISP/contador_refresco_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DBG/DISP/contador_refresco_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.564     1.447    DBG/DISP/CLK
    SLICE_X49Y55         FDRE                                         r  DBG/DISP/contador_refresco_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y55         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  DBG/DISP/contador_refresco_reg[3]/Q
                         net (fo=1, routed)           0.108     1.696    DBG/DISP/contador_refresco_reg_n_0_[3]
    SLICE_X49Y55         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.804 r  DBG/DISP/contador_refresco_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.804    DBG/DISP/contador_refresco_reg[0]_i_1_n_4
    SLICE_X49Y55         FDRE                                         r  DBG/DISP/contador_refresco_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.833     1.961    DBG/DISP/CLK
    SLICE_X49Y55         FDRE                                         r  DBG/DISP/contador_refresco_reg[3]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X49Y55         FDRE (Hold_fdre_C_D)         0.105     1.552    DBG/DISP/contador_refresco_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y26   DP/mem/mem/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y26   DP/mem/mem/ram_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  DBG/BUFGCE_inst/I0
Min Period        n/a     FDPE/C              n/a            1.000         10.000      9.000      SLICE_X44Y67   CU/FSM_onehot_currentState_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X47Y68   CU/FSM_onehot_currentState_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X44Y67   CU/FSM_onehot_currentState_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X47Y68   CU/FSM_onehot_currentState_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X47Y67   CU/FSM_onehot_currentState_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X47Y68   CU/FSM_onehot_currentState_reg[14]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X44Y67   CU/FSM_onehot_currentState_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X44Y67   CU/FSM_onehot_currentState_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X47Y68   CU/FSM_onehot_currentState_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X47Y68   CU/FSM_onehot_currentState_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X44Y67   CU/FSM_onehot_currentState_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X44Y67   CU/FSM_onehot_currentState_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X47Y68   CU/FSM_onehot_currentState_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X47Y68   CU/FSM_onehot_currentState_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X47Y67   CU/FSM_onehot_currentState_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X47Y67   CU/FSM_onehot_currentState_reg[13]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X44Y67   CU/FSM_onehot_currentState_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X44Y67   CU/FSM_onehot_currentState_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X47Y68   CU/FSM_onehot_currentState_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X47Y68   CU/FSM_onehot_currentState_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X44Y67   CU/FSM_onehot_currentState_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X44Y67   CU/FSM_onehot_currentState_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X47Y68   CU/FSM_onehot_currentState_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X47Y68   CU/FSM_onehot_currentState_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X47Y67   CU/FSM_onehot_currentState_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X47Y67   CU/FSM_onehot_currentState_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            display[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.974ns  (logic 5.698ns (25.932%)  route 16.275ns (74.068%))
  Logic Levels:           8  (IBUF=1 LUT3=1 LUT4=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  sw_IBUF[6]_inst/O
                         net (fo=8, routed)           4.664     6.114    DP/reg_A/sw_IBUF[6]
    SLICE_X38Y62         LUT3 (Prop_lut3_I2_O)        0.124     6.238 r  DP/reg_A/display_OBUF[6]_inst_i_76/O
                         net (fo=20, routed)          2.224     8.462    DP/mem/mem/display_OBUF[6]_inst_i_50_0
    SLICE_X38Y58         LUT6 (Prop_lut6_I2_O)        0.124     8.586 r  DP/mem/mem/display_OBUF[6]_inst_i_56/O
                         net (fo=16, routed)          2.564    11.150    DP/mem/mem/sw[8]_0
    SLICE_X46Y70         LUT6 (Prop_lut6_I4_O)        0.124    11.274 f  DP/mem/mem/display_OBUF[6]_inst_i_27/O
                         net (fo=1, routed)           0.987    12.261    DP/reg_A/display_OBUF[1]_inst_i_4_4
    SLICE_X46Y69         LUT6 (Prop_lut6_I4_O)        0.124    12.385 r  DP/reg_A/display_OBUF[6]_inst_i_7/O
                         net (fo=7, routed)           1.419    13.804    DP/reg_A/display_OBUF[6]_inst_i_7_n_0
    SLICE_X51Y62         LUT6 (Prop_lut6_I0_O)        0.124    13.928 r  DP/reg_A/display_OBUF[5]_inst_i_5/O
                         net (fo=1, routed)           0.799    14.727    DP/reg_IR/display[5]
    SLICE_X51Y61         LUT4 (Prop_lut4_I3_O)        0.124    14.851 r  DP/reg_IR/display_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.618    18.469    display_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    21.974 r  display_OBUF[5]_inst/O
                         net (fo=0)                   0.000    21.974    display[5]
    V5                                                                r  display[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            display[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.850ns  (logic 5.714ns (26.149%)  route 16.137ns (73.851%))
  Logic Levels:           8  (IBUF=1 LUT3=1 LUT4=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  sw_IBUF[6]_inst/O
                         net (fo=8, routed)           4.664     6.114    DP/reg_A/sw_IBUF[6]
    SLICE_X38Y62         LUT3 (Prop_lut3_I2_O)        0.124     6.238 r  DP/reg_A/display_OBUF[6]_inst_i_76/O
                         net (fo=20, routed)          2.224     8.462    DP/mem/mem/display_OBUF[6]_inst_i_50_0
    SLICE_X38Y58         LUT6 (Prop_lut6_I2_O)        0.124     8.586 r  DP/mem/mem/display_OBUF[6]_inst_i_56/O
                         net (fo=16, routed)          2.564    11.150    DP/mem/mem/sw[8]_0
    SLICE_X46Y70         LUT6 (Prop_lut6_I4_O)        0.124    11.274 f  DP/mem/mem/display_OBUF[6]_inst_i_27/O
                         net (fo=1, routed)           0.987    12.261    DP/reg_A/display_OBUF[1]_inst_i_4_4
    SLICE_X46Y69         LUT6 (Prop_lut6_I4_O)        0.124    12.385 r  DP/reg_A/display_OBUF[6]_inst_i_7/O
                         net (fo=7, routed)           1.261    13.646    DP/reg_A/display_OBUF[6]_inst_i_7_n_0
    SLICE_X50Y62         LUT6 (Prop_lut6_I5_O)        0.124    13.770 r  DP/reg_A/display_OBUF[4]_inst_i_4/O
                         net (fo=1, routed)           0.830    14.600    DP/reg_IR/display[4]
    SLICE_X50Y61         LUT4 (Prop_lut4_I2_O)        0.124    14.724 r  DP/reg_IR/display_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.606    18.331    display_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    21.850 r  display_OBUF[4]_inst/O
                         net (fo=0)                   0.000    21.850    display[4]
    U5                                                                r  display[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            display[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.800ns  (logic 5.725ns (26.262%)  route 16.075ns (73.738%))
  Logic Levels:           8  (IBUF=1 LUT3=1 LUT4=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  sw_IBUF[6]_inst/O
                         net (fo=8, routed)           4.664     6.114    DP/reg_A/sw_IBUF[6]
    SLICE_X38Y62         LUT3 (Prop_lut3_I2_O)        0.124     6.238 r  DP/reg_A/display_OBUF[6]_inst_i_76/O
                         net (fo=20, routed)          2.224     8.462    DP/mem/mem/display_OBUF[6]_inst_i_50_0
    SLICE_X38Y58         LUT6 (Prop_lut6_I2_O)        0.124     8.586 r  DP/mem/mem/display_OBUF[6]_inst_i_56/O
                         net (fo=16, routed)          2.564    11.150    DP/mem/mem/sw[8]_0
    SLICE_X46Y70         LUT6 (Prop_lut6_I4_O)        0.124    11.274 f  DP/mem/mem/display_OBUF[6]_inst_i_27/O
                         net (fo=1, routed)           0.987    12.261    DP/reg_A/display_OBUF[1]_inst_i_4_4
    SLICE_X46Y69         LUT6 (Prop_lut6_I4_O)        0.124    12.385 r  DP/reg_A/display_OBUF[6]_inst_i_7/O
                         net (fo=7, routed)           1.272    13.657    DP/reg_A/display_OBUF[6]_inst_i_7_n_0
    SLICE_X50Y62         LUT6 (Prop_lut6_I1_O)        0.124    13.781 r  DP/reg_A/display_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.513    14.294    DP/reg_IR/display[6]
    SLICE_X51Y62         LUT4 (Prop_lut4_I0_O)        0.124    14.418 r  DP/reg_IR/display_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.851    18.269    display_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    21.800 r  display_OBUF[6]_inst/O
                         net (fo=0)                   0.000    21.800    display[6]
    U7                                                                r  display[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            display[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.620ns  (logic 5.729ns (26.498%)  route 15.891ns (73.502%))
  Logic Levels:           8  (IBUF=1 LUT3=1 LUT4=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  sw_IBUF[6]_inst/O
                         net (fo=8, routed)           4.664     6.114    DP/reg_A/sw_IBUF[6]
    SLICE_X38Y62         LUT3 (Prop_lut3_I2_O)        0.124     6.238 r  DP/reg_A/display_OBUF[6]_inst_i_76/O
                         net (fo=20, routed)          2.224     8.462    DP/mem/mem/display_OBUF[6]_inst_i_50_0
    SLICE_X38Y58         LUT6 (Prop_lut6_I2_O)        0.124     8.586 r  DP/mem/mem/display_OBUF[6]_inst_i_56/O
                         net (fo=16, routed)          2.564    11.150    DP/mem/mem/sw[8]_0
    SLICE_X46Y70         LUT6 (Prop_lut6_I4_O)        0.124    11.274 f  DP/mem/mem/display_OBUF[6]_inst_i_27/O
                         net (fo=1, routed)           0.987    12.261    DP/reg_A/display_OBUF[1]_inst_i_4_4
    SLICE_X46Y69         LUT6 (Prop_lut6_I4_O)        0.124    12.385 r  DP/reg_A/display_OBUF[6]_inst_i_7/O
                         net (fo=7, routed)           1.182    13.567    DP/reg_A/display_OBUF[6]_inst_i_7_n_0
    SLICE_X51Y63         LUT6 (Prop_lut6_I3_O)        0.124    13.691 r  DP/reg_A/display_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.670    14.361    DP/reg_IR/display[2]
    SLICE_X51Y63         LUT4 (Prop_lut4_I0_O)        0.124    14.485 r  DP/reg_IR/display_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.600    18.085    display_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    21.620 r  display_OBUF[2]_inst/O
                         net (fo=0)                   0.000    21.620    display[2]
    U8                                                                r  display[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            display[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.488ns  (logic 5.704ns (26.547%)  route 15.783ns (73.453%))
  Logic Levels:           8  (IBUF=1 LUT3=1 LUT4=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  sw_IBUF[6]_inst/O
                         net (fo=8, routed)           4.664     6.114    DP/reg_A/sw_IBUF[6]
    SLICE_X38Y62         LUT3 (Prop_lut3_I2_O)        0.124     6.238 r  DP/reg_A/display_OBUF[6]_inst_i_76/O
                         net (fo=20, routed)          2.224     8.462    DP/mem/mem/display_OBUF[6]_inst_i_50_0
    SLICE_X38Y58         LUT6 (Prop_lut6_I2_O)        0.124     8.586 r  DP/mem/mem/display_OBUF[6]_inst_i_56/O
                         net (fo=16, routed)          2.564    11.150    DP/mem/mem/sw[8]_0
    SLICE_X46Y70         LUT6 (Prop_lut6_I4_O)        0.124    11.274 f  DP/mem/mem/display_OBUF[6]_inst_i_27/O
                         net (fo=1, routed)           0.987    12.261    DP/reg_A/display_OBUF[1]_inst_i_4_4
    SLICE_X46Y69         LUT6 (Prop_lut6_I4_O)        0.124    12.385 r  DP/reg_A/display_OBUF[6]_inst_i_7/O
                         net (fo=7, routed)           1.118    13.503    DP/reg_A/display_OBUF[6]_inst_i_7_n_0
    SLICE_X51Y64         LUT6 (Prop_lut6_I5_O)        0.124    13.627 r  DP/reg_A/display_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.787    14.414    DP/reg_IR/display[0]
    SLICE_X52Y63         LUT4 (Prop_lut4_I2_O)        0.124    14.538 r  DP/reg_IR/display_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.439    17.977    display_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    21.488 r  display_OBUF[0]_inst/O
                         net (fo=0)                   0.000    21.488    display[0]
    W7                                                                r  display[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            display[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.314ns  (logic 5.729ns (26.880%)  route 15.585ns (73.120%))
  Logic Levels:           8  (IBUF=1 LUT3=1 LUT4=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  sw_IBUF[6]_inst/O
                         net (fo=8, routed)           4.664     6.114    DP/reg_A/sw_IBUF[6]
    SLICE_X38Y62         LUT3 (Prop_lut3_I2_O)        0.124     6.238 r  DP/reg_A/display_OBUF[6]_inst_i_76/O
                         net (fo=20, routed)          2.224     8.462    DP/mem/mem/display_OBUF[6]_inst_i_50_0
    SLICE_X38Y58         LUT6 (Prop_lut6_I2_O)        0.124     8.586 r  DP/mem/mem/display_OBUF[6]_inst_i_56/O
                         net (fo=16, routed)          2.564    11.150    DP/mem/mem/sw[8]_0
    SLICE_X46Y70         LUT6 (Prop_lut6_I4_O)        0.124    11.274 f  DP/mem/mem/display_OBUF[6]_inst_i_27/O
                         net (fo=1, routed)           0.987    12.261    DP/reg_A/display_OBUF[1]_inst_i_4_4
    SLICE_X46Y69         LUT6 (Prop_lut6_I4_O)        0.124    12.385 r  DP/reg_A/display_OBUF[6]_inst_i_7/O
                         net (fo=7, routed)           0.885    13.269    DP/reg_A/display_OBUF[6]_inst_i_7_n_0
    SLICE_X49Y62         LUT6 (Prop_lut6_I3_O)        0.124    13.393 r  DP/reg_A/display_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.670    14.064    DP/reg_IR/display[3]
    SLICE_X49Y62         LUT4 (Prop_lut4_I1_O)        0.124    14.188 r  DP/reg_IR/display_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.591    17.779    display_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    21.314 r  display_OBUF[3]_inst/O
                         net (fo=0)                   0.000    21.314    display[3]
    V8                                                                r  display[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            display[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.065ns  (logic 5.723ns (27.168%)  route 15.342ns (72.832%))
  Logic Levels:           8  (IBUF=1 LUT3=1 LUT4=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 f  sw_IBUF[6]_inst/O
                         net (fo=8, routed)           4.664     6.114    DP/reg_A/sw_IBUF[6]
    SLICE_X38Y62         LUT3 (Prop_lut3_I2_O)        0.124     6.238 f  DP/reg_A/display_OBUF[6]_inst_i_76/O
                         net (fo=20, routed)          2.224     8.462    DP/mem/mem/display_OBUF[6]_inst_i_50_0
    SLICE_X38Y58         LUT6 (Prop_lut6_I2_O)        0.124     8.586 f  DP/mem/mem/display_OBUF[6]_inst_i_56/O
                         net (fo=16, routed)          2.564    11.150    DP/mem/mem/sw[8]_0
    SLICE_X46Y70         LUT6 (Prop_lut6_I4_O)        0.124    11.274 r  DP/mem/mem/display_OBUF[6]_inst_i_27/O
                         net (fo=1, routed)           0.987    12.261    DP/reg_A/display_OBUF[1]_inst_i_4_4
    SLICE_X46Y69         LUT6 (Prop_lut6_I4_O)        0.124    12.385 f  DP/reg_A/display_OBUF[6]_inst_i_7/O
                         net (fo=7, routed)           1.130    13.514    DP/reg_A/display_OBUF[6]_inst_i_7_n_0
    SLICE_X48Y62         LUT6 (Prop_lut6_I1_O)        0.124    13.638 r  DP/reg_A/display_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.514    14.152    DP/reg_IR/display[1]
    SLICE_X50Y61         LUT4 (Prop_lut4_I2_O)        0.124    14.276 r  DP/reg_IR/display_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.260    17.536    display_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    21.065 r  display_OBUF[1]_inst/O
                         net (fo=0)                   0.000    21.065    display[1]
    W6                                                                r  display[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            display[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.211ns  (logic 1.639ns (38.925%)  route 2.572ns (61.075%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  sw_IBUF[14]_inst/O
                         net (fo=146, routed)         1.027     1.251    DP/mem/mem/sw_IBUF[4]
    SLICE_X49Y64         LUT6 (Prop_lut6_I2_O)        0.045     1.296 r  DP/mem/mem/display_OBUF[6]_inst_i_68/O
                         net (fo=1, routed)           0.082     1.378    DP/reg_A/display_OBUF[6]_inst_i_5
    SLICE_X49Y64         LUT6 (Prop_lut6_I2_O)        0.045     1.423 r  DP/reg_A/display_OBUF[6]_inst_i_19/O
                         net (fo=7, routed)           0.130     1.553    DP/reg_IR/display_OBUF[6]_inst_i_1_2
    SLICE_X51Y63         LUT6 (Prop_lut6_I3_O)        0.045     1.598 r  DP/reg_IR/display_OBUF[2]_inst_i_5/O
                         net (fo=1, routed)           0.137     1.736    DP/reg_IR/display_OBUF[2]_inst_i_5_n_0
    SLICE_X51Y63         LUT4 (Prop_lut4_I3_O)        0.045     1.781 r  DP/reg_IR/display_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.195     2.975    display_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     4.211 r  display_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.211    display[2]
    U8                                                                r  display[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            display[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.250ns  (logic 1.640ns (38.583%)  route 2.610ns (61.417%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  sw_IBUF[14]_inst/O
                         net (fo=146, routed)         1.027     1.251    DP/mem/mem/sw_IBUF[4]
    SLICE_X49Y64         LUT6 (Prop_lut6_I2_O)        0.045     1.296 r  DP/mem/mem/display_OBUF[6]_inst_i_68/O
                         net (fo=1, routed)           0.082     1.378    DP/reg_A/display_OBUF[6]_inst_i_5
    SLICE_X49Y64         LUT6 (Prop_lut6_I2_O)        0.045     1.423 r  DP/reg_A/display_OBUF[6]_inst_i_19/O
                         net (fo=7, routed)           0.141     1.564    DP/reg_IR/display_OBUF[6]_inst_i_1_2
    SLICE_X49Y62         LUT6 (Prop_lut6_I4_O)        0.045     1.609 r  DP/reg_IR/display_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.137     1.747    DP/reg_IR/display_OBUF[3]_inst_i_5_n_0
    SLICE_X49Y62         LUT4 (Prop_lut4_I3_O)        0.045     1.792 r  DP/reg_IR/display_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.222     3.013    display_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     4.250 r  display_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.250    display[3]
    V8                                                                r  display[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            display[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.331ns  (logic 1.615ns (37.295%)  route 2.715ns (62.705%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  sw_IBUF[14]_inst/O
                         net (fo=146, routed)         1.027     1.251    DP/mem/mem/sw_IBUF[4]
    SLICE_X49Y64         LUT6 (Prop_lut6_I2_O)        0.045     1.296 r  DP/mem/mem/display_OBUF[6]_inst_i_68/O
                         net (fo=1, routed)           0.082     1.378    DP/reg_A/display_OBUF[6]_inst_i_5
    SLICE_X49Y64         LUT6 (Prop_lut6_I2_O)        0.045     1.423 r  DP/reg_A/display_OBUF[6]_inst_i_19/O
                         net (fo=7, routed)           0.221     1.644    DP/reg_IR/display_OBUF[6]_inst_i_1_2
    SLICE_X50Y63         LUT6 (Prop_lut6_I4_O)        0.045     1.689 r  DP/reg_IR/display_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.210     1.899    DP/reg_IR/display_OBUF[0]_inst_i_3_n_0
    SLICE_X52Y63         LUT4 (Prop_lut4_I1_O)        0.045     1.944 r  DP/reg_IR/display_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.175     3.119    display_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.212     4.331 r  display_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.331    display[0]
    W7                                                                r  display[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            display[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.402ns  (logic 1.633ns (37.101%)  route 2.769ns (62.899%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  sw_IBUF[14]_inst/O
                         net (fo=146, routed)         1.027     1.251    DP/mem/mem/sw_IBUF[4]
    SLICE_X49Y64         LUT6 (Prop_lut6_I2_O)        0.045     1.296 r  DP/mem/mem/display_OBUF[6]_inst_i_68/O
                         net (fo=1, routed)           0.082     1.378    DP/reg_A/display_OBUF[6]_inst_i_5
    SLICE_X49Y64         LUT6 (Prop_lut6_I2_O)        0.045     1.423 r  DP/reg_A/display_OBUF[6]_inst_i_19/O
                         net (fo=7, routed)           0.278     1.701    DP/reg_IR/display_OBUF[6]_inst_i_1_2
    SLICE_X51Y61         LUT6 (Prop_lut6_I1_O)        0.045     1.746 r  DP/reg_IR/display_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.295     2.042    DP/reg_IR/display_OBUF[1]_inst_i_2_n_0
    SLICE_X50Y61         LUT4 (Prop_lut4_I0_O)        0.045     2.087 r  DP/reg_IR/display_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.086     3.172    display_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     4.402 r  display_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.402    display[1]
    W6                                                                r  display[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            display[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.418ns  (logic 1.624ns (36.762%)  route 2.794ns (63.238%))
  Logic Levels:           6  (IBUF=1 LUT4=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  sw_IBUF[14]_inst/O
                         net (fo=146, routed)         1.029     1.253    DP/reg_PC/sw_IBUF[6]
    SLICE_X49Y63         LUT4 (Prop_lut4_I1_O)        0.045     1.298 r  DP/reg_PC/display_OBUF[6]_inst_i_72/O
                         net (fo=1, routed)           0.082     1.380    DP/reg_IR/display_OBUF[4]_inst_i_5_1
    SLICE_X49Y63         LUT6 (Prop_lut6_I5_O)        0.045     1.425 r  DP/reg_IR/display_OBUF[6]_inst_i_20/O
                         net (fo=7, routed)           0.191     1.615    DP/reg_IR/display_OBUF[6]_inst_i_20_n_0
    SLICE_X49Y61         LUT6 (Prop_lut6_I4_O)        0.045     1.660 r  DP/reg_IR/display_OBUF[4]_inst_i_5/O
                         net (fo=1, routed)           0.275     1.935    DP/reg_IR/display_OBUF[4]_inst_i_5_n_0
    SLICE_X50Y61         LUT4 (Prop_lut4_I3_O)        0.045     1.980 r  DP/reg_IR/display_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.217     3.197    display_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     4.418 r  display_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.418    display[4]
    U5                                                                r  display[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            display[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.483ns  (logic 1.609ns (35.887%)  route 2.874ns (64.113%))
  Logic Levels:           6  (IBUF=1 LUT4=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  sw_IBUF[14]_inst/O
                         net (fo=146, routed)         1.029     1.253    DP/reg_PC/sw_IBUF[6]
    SLICE_X49Y63         LUT4 (Prop_lut4_I1_O)        0.045     1.298 r  DP/reg_PC/display_OBUF[6]_inst_i_72/O
                         net (fo=1, routed)           0.082     1.380    DP/reg_IR/display_OBUF[4]_inst_i_5_1
    SLICE_X49Y63         LUT6 (Prop_lut6_I5_O)        0.045     1.425 r  DP/reg_IR/display_OBUF[6]_inst_i_20/O
                         net (fo=7, routed)           0.380     1.805    DP/reg_IR/display_OBUF[6]_inst_i_20_n_0
    SLICE_X51Y61         LUT6 (Prop_lut6_I3_O)        0.045     1.850 r  DP/reg_IR/display_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.137     1.987    DP/reg_IR/display_OBUF[5]_inst_i_3_n_0
    SLICE_X51Y61         LUT4 (Prop_lut4_I1_O)        0.045     2.032 r  DP/reg_IR/display_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.245     3.277    display_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.206     4.483 r  display_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.483    display[5]
    V5                                                                r  display[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            display[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.504ns  (logic 1.636ns (36.312%)  route 2.869ns (63.688%))
  Logic Levels:           6  (IBUF=1 LUT4=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  sw_IBUF[14]_inst/O
                         net (fo=146, routed)         1.029     1.253    DP/reg_PC/sw_IBUF[6]
    SLICE_X49Y63         LUT4 (Prop_lut4_I1_O)        0.045     1.298 r  DP/reg_PC/display_OBUF[6]_inst_i_72/O
                         net (fo=1, routed)           0.082     1.380    DP/reg_IR/display_OBUF[4]_inst_i_5_1
    SLICE_X49Y63         LUT6 (Prop_lut6_I5_O)        0.045     1.425 r  DP/reg_IR/display_OBUF[6]_inst_i_20/O
                         net (fo=7, routed)           0.239     1.664    DP/reg_IR/display_OBUF[6]_inst_i_20_n_0
    SLICE_X50Y62         LUT6 (Prop_lut6_I2_O)        0.045     1.709 r  DP/reg_IR/display_OBUF[6]_inst_i_5/O
                         net (fo=1, routed)           0.158     1.867    DP/reg_IR/display_OBUF[6]_inst_i_5_n_0
    SLICE_X51Y62         LUT4 (Prop_lut4_I3_O)        0.045     1.912 r  DP/reg_IR/display_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.360     3.272    display_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     4.504 r  display_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.504    display[6]
    U7                                                                r  display[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DP/reg_IR/dout_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.916ns  (logic 4.731ns (26.409%)  route 13.184ns (73.591%))
  Logic Levels:           7  (LUT4=2 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    DBG/clk_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.521 r  DBG/BUFGCE_inst/O
                         net (fo=1203, routed)        1.551     5.072    DP/reg_IR/dbg_clk
    SLICE_X48Y65         FDCE                                         r  DP/reg_IR/dout_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y65         FDCE (Prop_fdce_C_Q)         0.456     5.528 r  DP/reg_IR/dout_reg[16]/Q
                         net (fo=258, routed)         5.420    10.948    DP/reg_IR/Q[4]
    SLICE_X35Y64         LUT4 (Prop_lut4_I3_O)        0.124    11.072 f  DP/reg_IR/display_OBUF[6]_inst_i_198/O
                         net (fo=1, routed)           0.649    11.720    DP/reg_A/display_OBUF[6]_inst_i_61_0
    SLICE_X36Y64         LUT6 (Prop_lut6_I0_O)        0.124    11.844 r  DP/reg_A/display_OBUF[6]_inst_i_144/O
                         net (fo=1, routed)           0.574    12.418    DP/reg_A/display_OBUF[6]_inst_i_144_n_0
    SLICE_X36Y63         LUT6 (Prop_lut6_I2_O)        0.124    12.542 f  DP/reg_A/display_OBUF[6]_inst_i_61/O
                         net (fo=1, routed)           0.811    13.353    DP/reg_A/display_OBUF[6]_inst_i_61_n_0
    SLICE_X47Y63         LUT6 (Prop_lut6_I0_O)        0.124    13.477 r  DP/reg_A/display_OBUF[6]_inst_i_17/O
                         net (fo=7, routed)           1.075    14.552    DP/reg_IR/display_OBUF[6]_inst_i_1_1
    SLICE_X52Y62         LUT6 (Prop_lut6_I5_O)        0.124    14.676 r  DP/reg_IR/display_OBUF[6]_inst_i_4/O
                         net (fo=1, routed)           0.805    15.481    DP/reg_IR/display_OBUF[6]_inst_i_4_n_0
    SLICE_X51Y62         LUT4 (Prop_lut4_I2_O)        0.124    15.605 r  DP/reg_IR/display_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.851    19.456    display_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    22.988 r  display_OBUF[6]_inst/O
                         net (fo=0)                   0.000    22.988    display[6]
    U7                                                                r  display[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DP/reg_IR/dout_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.569ns  (logic 4.735ns (26.952%)  route 12.834ns (73.048%))
  Logic Levels:           7  (LUT4=2 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    DBG/clk_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.521 r  DBG/BUFGCE_inst/O
                         net (fo=1203, routed)        1.551     5.072    DP/reg_IR/dbg_clk
    SLICE_X48Y65         FDCE                                         r  DP/reg_IR/dout_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y65         FDCE (Prop_fdce_C_Q)         0.456     5.528 f  DP/reg_IR/dout_reg[16]/Q
                         net (fo=258, routed)         5.420    10.948    DP/reg_IR/Q[4]
    SLICE_X35Y64         LUT4 (Prop_lut4_I3_O)        0.124    11.072 r  DP/reg_IR/display_OBUF[6]_inst_i_198/O
                         net (fo=1, routed)           0.649    11.720    DP/reg_A/display_OBUF[6]_inst_i_61_0
    SLICE_X36Y64         LUT6 (Prop_lut6_I0_O)        0.124    11.844 f  DP/reg_A/display_OBUF[6]_inst_i_144/O
                         net (fo=1, routed)           0.574    12.418    DP/reg_A/display_OBUF[6]_inst_i_144_n_0
    SLICE_X36Y63         LUT6 (Prop_lut6_I2_O)        0.124    12.542 r  DP/reg_A/display_OBUF[6]_inst_i_61/O
                         net (fo=1, routed)           0.811    13.353    DP/reg_A/display_OBUF[6]_inst_i_61_n_0
    SLICE_X47Y63         LUT6 (Prop_lut6_I0_O)        0.124    13.477 f  DP/reg_A/display_OBUF[6]_inst_i_17/O
                         net (fo=7, routed)           0.990    14.467    DP/reg_IR/display_OBUF[6]_inst_i_1_1
    SLICE_X52Y63         LUT6 (Prop_lut6_I4_O)        0.124    14.591 r  DP/reg_IR/display_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.791    15.382    DP/reg_IR/display_OBUF[2]_inst_i_4_n_0
    SLICE_X51Y63         LUT4 (Prop_lut4_I2_O)        0.124    15.506 r  DP/reg_IR/display_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.600    19.106    display_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    22.641 r  display_OBUF[2]_inst/O
                         net (fo=0)                   0.000    22.641    display[2]
    U8                                                                r  display[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DP/reg_IR/dout_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.511ns  (logic 4.720ns (26.954%)  route 12.791ns (73.046%))
  Logic Levels:           7  (LUT4=2 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    DBG/clk_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.521 r  DBG/BUFGCE_inst/O
                         net (fo=1203, routed)        1.551     5.072    DP/reg_IR/dbg_clk
    SLICE_X48Y65         FDCE                                         r  DP/reg_IR/dout_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y65         FDCE (Prop_fdce_C_Q)         0.456     5.528 r  DP/reg_IR/dout_reg[16]/Q
                         net (fo=258, routed)         5.420    10.948    DP/reg_IR/Q[4]
    SLICE_X35Y64         LUT4 (Prop_lut4_I3_O)        0.124    11.072 f  DP/reg_IR/display_OBUF[6]_inst_i_198/O
                         net (fo=1, routed)           0.649    11.720    DP/reg_A/display_OBUF[6]_inst_i_61_0
    SLICE_X36Y64         LUT6 (Prop_lut6_I0_O)        0.124    11.844 r  DP/reg_A/display_OBUF[6]_inst_i_144/O
                         net (fo=1, routed)           0.574    12.418    DP/reg_A/display_OBUF[6]_inst_i_144_n_0
    SLICE_X36Y63         LUT6 (Prop_lut6_I2_O)        0.124    12.542 f  DP/reg_A/display_OBUF[6]_inst_i_61/O
                         net (fo=1, routed)           0.811    13.353    DP/reg_A/display_OBUF[6]_inst_i_61_n_0
    SLICE_X47Y63         LUT6 (Prop_lut6_I0_O)        0.124    13.477 r  DP/reg_A/display_OBUF[6]_inst_i_17/O
                         net (fo=7, routed)           1.228    14.706    DP/reg_IR/display_OBUF[6]_inst_i_1_1
    SLICE_X50Y61         LUT6 (Prop_lut6_I4_O)        0.124    14.830 r  DP/reg_IR/display_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.503    15.332    DP/reg_IR/display_OBUF[4]_inst_i_2_n_0
    SLICE_X50Y61         LUT4 (Prop_lut4_I0_O)        0.124    15.456 r  DP/reg_IR/display_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.606    19.063    display_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    22.583 r  display_OBUF[4]_inst/O
                         net (fo=0)                   0.000    22.583    display[4]
    U5                                                                r  display[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DP/reg_IR/dout_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.498ns  (logic 4.711ns (26.921%)  route 12.787ns (73.079%))
  Logic Levels:           7  (LUT4=2 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    DBG/clk_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.521 r  DBG/BUFGCE_inst/O
                         net (fo=1203, routed)        1.551     5.072    DP/reg_IR/dbg_clk
    SLICE_X48Y65         FDCE                                         r  DP/reg_IR/dout_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y65         FDCE (Prop_fdce_C_Q)         0.456     5.528 r  DP/reg_IR/dout_reg[16]/Q
                         net (fo=258, routed)         5.420    10.948    DP/reg_IR/Q[4]
    SLICE_X35Y64         LUT4 (Prop_lut4_I3_O)        0.124    11.072 f  DP/reg_IR/display_OBUF[6]_inst_i_198/O
                         net (fo=1, routed)           0.649    11.720    DP/reg_A/display_OBUF[6]_inst_i_61_0
    SLICE_X36Y64         LUT6 (Prop_lut6_I0_O)        0.124    11.844 r  DP/reg_A/display_OBUF[6]_inst_i_144/O
                         net (fo=1, routed)           0.574    12.418    DP/reg_A/display_OBUF[6]_inst_i_144_n_0
    SLICE_X36Y63         LUT6 (Prop_lut6_I2_O)        0.124    12.542 f  DP/reg_A/display_OBUF[6]_inst_i_61/O
                         net (fo=1, routed)           0.811    13.353    DP/reg_A/display_OBUF[6]_inst_i_61_n_0
    SLICE_X47Y63         LUT6 (Prop_lut6_I0_O)        0.124    13.477 r  DP/reg_A/display_OBUF[6]_inst_i_17/O
                         net (fo=7, routed)           1.225    14.702    DP/reg_IR/display_OBUF[6]_inst_i_1_1
    SLICE_X52Y63         LUT6 (Prop_lut6_I3_O)        0.124    14.826 r  DP/reg_IR/display_OBUF[0]_inst_i_5/O
                         net (fo=1, routed)           0.670    15.496    DP/reg_IR/display_OBUF[0]_inst_i_5_n_0
    SLICE_X52Y63         LUT4 (Prop_lut4_I3_O)        0.124    15.620 r  DP/reg_IR/display_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.439    19.059    display_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    22.570 r  display_OBUF[0]_inst/O
                         net (fo=0)                   0.000    22.570    display[0]
    W7                                                                r  display[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DP/reg_IR/dout_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.351ns  (logic 4.729ns (27.256%)  route 12.622ns (72.744%))
  Logic Levels:           7  (LUT4=2 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    DBG/clk_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.521 r  DBG/BUFGCE_inst/O
                         net (fo=1203, routed)        1.551     5.072    DP/reg_IR/dbg_clk
    SLICE_X48Y65         FDCE                                         r  DP/reg_IR/dout_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y65         FDCE (Prop_fdce_C_Q)         0.456     5.528 r  DP/reg_IR/dout_reg[16]/Q
                         net (fo=258, routed)         5.420    10.948    DP/reg_IR/Q[4]
    SLICE_X35Y64         LUT4 (Prop_lut4_I3_O)        0.124    11.072 f  DP/reg_IR/display_OBUF[6]_inst_i_198/O
                         net (fo=1, routed)           0.649    11.720    DP/reg_A/display_OBUF[6]_inst_i_61_0
    SLICE_X36Y64         LUT6 (Prop_lut6_I0_O)        0.124    11.844 r  DP/reg_A/display_OBUF[6]_inst_i_144/O
                         net (fo=1, routed)           0.574    12.418    DP/reg_A/display_OBUF[6]_inst_i_144_n_0
    SLICE_X36Y63         LUT6 (Prop_lut6_I2_O)        0.124    12.542 f  DP/reg_A/display_OBUF[6]_inst_i_61/O
                         net (fo=1, routed)           0.811    13.353    DP/reg_A/display_OBUF[6]_inst_i_61_n_0
    SLICE_X47Y63         LUT6 (Prop_lut6_I0_O)        0.124    13.477 r  DP/reg_A/display_OBUF[6]_inst_i_17/O
                         net (fo=7, routed)           1.238    14.716    DP/reg_IR/display_OBUF[6]_inst_i_1_1
    SLICE_X50Y61         LUT6 (Prop_lut6_I4_O)        0.124    14.840 r  DP/reg_IR/display_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.670    15.510    DP/reg_IR/display_OBUF[1]_inst_i_3_n_0
    SLICE_X50Y61         LUT4 (Prop_lut4_I1_O)        0.124    15.634 r  DP/reg_IR/display_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.260    18.894    display_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    22.423 r  display_OBUF[1]_inst/O
                         net (fo=0)                   0.000    22.423    display[1]
    W6                                                                r  display[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DP/reg_IR/dout_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.155ns  (logic 4.704ns (27.422%)  route 12.451ns (72.578%))
  Logic Levels:           7  (LUT4=2 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    DBG/clk_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.521 r  DBG/BUFGCE_inst/O
                         net (fo=1203, routed)        1.551     5.072    DP/reg_IR/dbg_clk
    SLICE_X48Y65         FDCE                                         r  DP/reg_IR/dout_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y65         FDCE (Prop_fdce_C_Q)         0.456     5.528 r  DP/reg_IR/dout_reg[16]/Q
                         net (fo=258, routed)         5.420    10.948    DP/reg_IR/Q[4]
    SLICE_X35Y64         LUT4 (Prop_lut4_I3_O)        0.124    11.072 f  DP/reg_IR/display_OBUF[6]_inst_i_198/O
                         net (fo=1, routed)           0.649    11.720    DP/reg_A/display_OBUF[6]_inst_i_61_0
    SLICE_X36Y64         LUT6 (Prop_lut6_I0_O)        0.124    11.844 r  DP/reg_A/display_OBUF[6]_inst_i_144/O
                         net (fo=1, routed)           0.574    12.418    DP/reg_A/display_OBUF[6]_inst_i_144_n_0
    SLICE_X36Y63         LUT6 (Prop_lut6_I2_O)        0.124    12.542 f  DP/reg_A/display_OBUF[6]_inst_i_61/O
                         net (fo=1, routed)           0.811    13.353    DP/reg_A/display_OBUF[6]_inst_i_61_n_0
    SLICE_X47Y63         LUT6 (Prop_lut6_I0_O)        0.124    13.477 r  DP/reg_A/display_OBUF[6]_inst_i_17/O
                         net (fo=7, routed)           1.225    14.703    DP/reg_IR/display_OBUF[6]_inst_i_1_1
    SLICE_X51Y61         LUT6 (Prop_lut6_I3_O)        0.124    14.827 r  DP/reg_IR/display_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.154    14.981    DP/reg_IR/display_OBUF[5]_inst_i_2_n_0
    SLICE_X51Y61         LUT4 (Prop_lut4_I0_O)        0.124    15.105 r  DP/reg_IR/display_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.618    18.723    display_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    22.227 r  display_OBUF[5]_inst/O
                         net (fo=0)                   0.000    22.227    display[5]
    V5                                                                r  display[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DP/mem/mem/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.923ns  (logic 6.610ns (39.058%)  route 10.313ns (60.942%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    DBG/clk_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.521 r  DBG/BUFGCE_inst/O
                         net (fo=1203, routed)        1.592     5.113    DP/mem/mem/dbg_clk
    RAMB18_X1Y26         RAMB18E1                                     r  DP/mem/mem/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y26         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[6])
                                                      2.454     7.567 r  DP/mem/mem/ram_reg/DOBDO[6]
                         net (fo=2, routed)           1.252     8.820    DP/mem/mem/D[24]
    SLICE_X46Y66         LUT3 (Prop_lut3_I0_O)        0.124     8.944 r  DP/mem/mem/registerBank[31][24]_i_1/O
                         net (fo=33, routed)          2.976    11.920    DP/mem/mem/ram_reg_0[24]
    SLICE_X38Y66         LUT6 (Prop_lut6_I1_O)        0.124    12.044 r  DP/mem/mem/display_OBUF[6]_inst_i_45/O
                         net (fo=1, routed)           0.591    12.635    DP/reg_A/display_OBUF[6]_inst_i_3
    SLICE_X38Y65         LUT6 (Prop_lut6_I2_O)        0.124    12.759 r  DP/reg_A/display_OBUF[6]_inst_i_13/O
                         net (fo=7, routed)           1.191    13.950    DP/reg_IR/display_OBUF[6]_inst_i_1_5
    SLICE_X48Y62         LUT6 (Prop_lut6_I5_O)        0.124    14.074 r  DP/reg_IR/display_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.711    14.786    DP/reg_IR/display_OBUF[3]_inst_i_2_n_0
    SLICE_X49Y62         LUT4 (Prop_lut4_I0_O)        0.124    14.910 r  DP/reg_IR/display_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.591    18.500    display_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    22.036 r  display_OBUF[3]_inst/O
                         net (fo=0)                   0.000    22.036    display[3]
    V8                                                                r  display[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DBG/DISP/contador_refresco_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_enable[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.026ns  (logic 4.340ns (48.087%)  route 4.686ns (51.913%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.556     5.077    DBG/DISP/CLK
    SLICE_X49Y59         FDRE                                         r  DBG/DISP/contador_refresco_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y59         FDRE (Prop_fdre_C_Q)         0.456     5.533 f  DBG/DISP/contador_refresco_reg[18]/Q
                         net (fo=33, routed)          2.056     7.589    DBG/DISP/S[0]
    SLICE_X64Y50         LUT2 (Prop_lut2_I1_O)        0.150     7.739 r  DBG/DISP/display_enable_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.629    10.368    display_enable_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.734    14.103 r  display_enable_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.103    display_enable[3]
    W4                                                                r  display_enable[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DBG/DISP/contador_refresco_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_enable[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.921ns  (logic 4.305ns (48.257%)  route 4.616ns (51.743%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.556     5.077    DBG/DISP/CLK
    SLICE_X49Y59         FDRE                                         r  DBG/DISP/contador_refresco_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y59         FDRE (Prop_fdre_C_Q)         0.456     5.533 r  DBG/DISP/contador_refresco_reg[19]/Q
                         net (fo=33, routed)          2.281     7.814    DBG/DISP/S[1]
    SLICE_X64Y50         LUT2 (Prop_lut2_I0_O)        0.146     7.960 r  DBG/DISP/display_enable_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.335    10.295    display_enable_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.703    13.998 r  display_enable_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.998    display_enable[1]
    U4                                                                r  display_enable[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DBG/DISP/contador_refresco_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_enable[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.787ns  (logic 4.083ns (46.464%)  route 4.704ns (53.536%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.556     5.077    DBG/DISP/CLK
    SLICE_X49Y59         FDRE                                         r  DBG/DISP/contador_refresco_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y59         FDRE (Prop_fdre_C_Q)         0.456     5.533 r  DBG/DISP/contador_refresco_reg[19]/Q
                         net (fo=33, routed)          2.281     7.814    DBG/DISP/S[1]
    SLICE_X64Y50         LUT2 (Prop_lut2_I1_O)        0.124     7.938 r  DBG/DISP/display_enable_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.423    10.361    display_enable_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.503    13.864 r  display_enable_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.864    display_enable[0]
    U2                                                                r  display_enable[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DBG/DISP/contador_refresco_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_enable[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.892ns  (logic 1.410ns (48.755%)  route 1.482ns (51.245%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.563     1.446    DBG/DISP/CLK
    SLICE_X49Y59         FDRE                                         r  DBG/DISP/contador_refresco_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y59         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  DBG/DISP/contador_refresco_reg[19]/Q
                         net (fo=33, routed)          0.865     2.452    DBG/DISP/S[1]
    SLICE_X64Y50         LUT2 (Prop_lut2_I1_O)        0.045     2.497 r  DBG/DISP/display_enable_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.617     3.114    display_enable_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     4.338 r  display_enable_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.338    display_enable[2]
    V4                                                                r  display_enable[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DBG/DISP/contador_refresco_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_enable[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.958ns  (logic 1.390ns (46.985%)  route 1.568ns (53.015%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.563     1.446    DBG/DISP/CLK
    SLICE_X49Y59         FDRE                                         r  DBG/DISP/contador_refresco_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y59         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  DBG/DISP/contador_refresco_reg[18]/Q
                         net (fo=33, routed)          0.922     2.510    DBG/DISP/S[0]
    SLICE_X64Y50         LUT2 (Prop_lut2_I0_O)        0.045     2.555 r  DBG/DISP/display_enable_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.646     3.201    display_enable_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.204     4.405 r  display_enable_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.405    display_enable[0]
    U2                                                                r  display_enable[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DBG/DISP/contador_refresco_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.974ns  (logic 1.437ns (48.300%)  route 1.538ns (51.700%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.563     1.446    DBG/DISP/CLK
    SLICE_X49Y59         FDRE                                         r  DBG/DISP/contador_refresco_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y59         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  DBG/DISP/contador_refresco_reg[19]/Q
                         net (fo=33, routed)          0.241     1.828    DP/reg_IR/L[19]
    SLICE_X51Y61         LUT6 (Prop_lut6_I1_O)        0.045     1.873 r  DP/reg_IR/display_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.052     1.925    DP/reg_IR/display_OBUF[5]_inst_i_2_n_0
    SLICE_X51Y61         LUT4 (Prop_lut4_I0_O)        0.045     1.970 r  DP/reg_IR/display_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.245     3.215    display_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.206     4.420 r  display_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.420    display[5]
    V5                                                                r  display[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DBG/DISP/contador_refresco_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_enable[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.993ns  (logic 1.450ns (48.449%)  route 1.543ns (51.551%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.563     1.446    DBG/DISP/CLK
    SLICE_X49Y59         FDRE                                         r  DBG/DISP/contador_refresco_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y59         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  DBG/DISP/contador_refresco_reg[18]/Q
                         net (fo=33, routed)          0.922     2.510    DBG/DISP/S[0]
    SLICE_X64Y50         LUT2 (Prop_lut2_I1_O)        0.043     2.553 r  DBG/DISP/display_enable_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.621     3.173    display_enable_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.266     4.440 r  display_enable_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.440    display_enable[1]
    U4                                                                r  display_enable[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DBG/DISP/contador_refresco_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.005ns  (logic 1.467ns (48.826%)  route 1.538ns (51.174%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.563     1.446    DBG/DISP/CLK
    SLICE_X49Y59         FDRE                                         r  DBG/DISP/contador_refresco_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y59         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  DBG/DISP/contador_refresco_reg[18]/Q
                         net (fo=33, routed)          0.264     1.852    DP/reg_IR/L[18]
    SLICE_X49Y62         LUT6 (Prop_lut6_I0_O)        0.045     1.897 r  DP/reg_IR/display_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.052     1.948    DP/reg_IR/display_OBUF[3]_inst_i_4_n_0
    SLICE_X49Y62         LUT4 (Prop_lut4_I2_O)        0.045     1.993 r  DP/reg_IR/display_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.222     3.215    display_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     4.452 r  display_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.452    display[3]
    V8                                                                r  display[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DBG/DISP/contador_refresco_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.019ns  (logic 1.461ns (48.399%)  route 1.558ns (51.601%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.563     1.446    DBG/DISP/CLK
    SLICE_X49Y59         FDRE                                         r  DBG/DISP/contador_refresco_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y59         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  DBG/DISP/contador_refresco_reg[19]/Q
                         net (fo=33, routed)          0.247     1.834    DP/reg_IR/L[19]
    SLICE_X50Y61         LUT6 (Prop_lut6_I0_O)        0.045     1.879 r  DP/reg_IR/display_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.225     2.104    DP/reg_IR/display_OBUF[1]_inst_i_3_n_0
    SLICE_X50Y61         LUT4 (Prop_lut4_I1_O)        0.045     2.149 r  DP/reg_IR/display_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.086     3.235    display_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     4.465 r  display_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.465    display[1]
    W6                                                                r  display[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DBG/DISP/contador_refresco_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.075ns  (logic 1.452ns (47.221%)  route 1.623ns (52.779%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.563     1.446    DBG/DISP/CLK
    SLICE_X49Y59         FDRE                                         r  DBG/DISP/contador_refresco_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y59         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  DBG/DISP/contador_refresco_reg[19]/Q
                         net (fo=33, routed)          0.245     1.832    DP/reg_IR/L[19]
    SLICE_X50Y61         LUT6 (Prop_lut6_I2_O)        0.045     1.877 r  DP/reg_IR/display_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.161     2.038    DP/reg_IR/display_OBUF[4]_inst_i_2_n_0
    SLICE_X50Y61         LUT4 (Prop_lut4_I0_O)        0.045     2.083 r  DP/reg_IR/display_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.217     3.300    display_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     4.521 r  display_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.521    display[4]
    U5                                                                r  display[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DBG/DISP/contador_refresco_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_enable[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.081ns  (logic 1.472ns (47.783%)  route 1.609ns (52.217%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.563     1.446    DBG/DISP/CLK
    SLICE_X49Y59         FDRE                                         r  DBG/DISP/contador_refresco_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y59         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  DBG/DISP/contador_refresco_reg[19]/Q
                         net (fo=33, routed)          0.865     2.452    DBG/DISP/S[1]
    SLICE_X64Y50         LUT2 (Prop_lut2_I0_O)        0.047     2.499 r  DBG/DISP/display_enable_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.744     3.243    display_enable_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.284     4.528 r  display_enable_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.528    display_enable[3]
    W4                                                                r  display_enable[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DBG/DISP/contador_refresco_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.221ns  (logic 1.467ns (45.551%)  route 1.754ns (54.449%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.563     1.446    DBG/DISP/CLK
    SLICE_X49Y59         FDRE                                         r  DBG/DISP/contador_refresco_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y59         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  DBG/DISP/contador_refresco_reg[19]/Q
                         net (fo=33, routed)          0.421     2.009    DP/reg_IR/L[19]
    SLICE_X51Y63         LUT6 (Prop_lut6_I0_O)        0.045     2.054 r  DP/reg_IR/display_OBUF[2]_inst_i_5/O
                         net (fo=1, routed)           0.137     2.191    DP/reg_IR/display_OBUF[2]_inst_i_5_n_0
    SLICE_X51Y63         LUT4 (Prop_lut4_I3_O)        0.045     2.236 r  DP/reg_IR/display_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.195     3.431    display_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     4.667 r  display_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.667    display[2]
    U8                                                                r  display[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DBG/DISP/contador_refresco_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.303ns  (logic 1.463ns (44.308%)  route 1.839ns (55.692%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.563     1.446    DBG/DISP/CLK
    SLICE_X49Y59         FDRE                                         r  DBG/DISP/contador_refresco_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y59         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  DBG/DISP/contador_refresco_reg[18]/Q
                         net (fo=33, routed)          0.342     1.929    DP/reg_IR/L[18]
    SLICE_X51Y62         LUT6 (Prop_lut6_I0_O)        0.045     1.974 r  DP/reg_IR/display_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.137     2.111    DP/reg_IR/display_OBUF[6]_inst_i_3_n_0
    SLICE_X51Y62         LUT4 (Prop_lut4_I1_O)        0.045     2.156 r  DP/reg_IR/display_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.360     3.517    display_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     4.749 r  display_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.749    display[6]
    U7                                                                r  display[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay          1225 Endpoints
Min Delay          1225 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            DP/register_bank/registerBank_reg[10][26]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.504ns  (logic 1.580ns (16.626%)  route 7.924ns (83.374%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.414     2.871    DP/register_bank/rst_n_IBUF
    SLICE_X55Y48         LUT1 (Prop_lut1_I0_O)        0.124     2.995 f  DP/register_bank/FSM_onehot_currentState[14]_i_3/O
                         net (fo=1223, routed)        6.509     9.504    DP/register_bank/rst_n
    SLICE_X52Y83         FDCE                                         f  DP/register_bank/registerBank_reg[10][26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.250    DBG/clk_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.341 r  DBG/BUFGCE_inst/O
                         net (fo=1203, routed)        1.435     4.776    DP/register_bank/dbg_clk
    SLICE_X52Y83         FDCE                                         r  DP/register_bank/registerBank_reg[10][26]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            DP/register_bank/registerBank_reg[16][30]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.300ns  (logic 1.580ns (16.992%)  route 7.719ns (83.008%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.414     2.871    DP/register_bank/rst_n_IBUF
    SLICE_X55Y48         LUT1 (Prop_lut1_I0_O)        0.124     2.995 f  DP/register_bank/FSM_onehot_currentState[14]_i_3/O
                         net (fo=1223, routed)        6.305     9.300    DP/register_bank/rst_n
    SLICE_X54Y80         FDCE                                         f  DP/register_bank/registerBank_reg[16][30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.250    DBG/clk_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.341 r  DBG/BUFGCE_inst/O
                         net (fo=1203, routed)        1.431     4.772    DP/register_bank/dbg_clk
    SLICE_X54Y80         FDCE                                         r  DP/register_bank/registerBank_reg[16][30]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            DP/register_bank/registerBank_reg[12][26]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.214ns  (logic 1.580ns (17.151%)  route 7.633ns (82.849%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.414     2.871    DP/register_bank/rst_n_IBUF
    SLICE_X55Y48         LUT1 (Prop_lut1_I0_O)        0.124     2.995 f  DP/register_bank/FSM_onehot_currentState[14]_i_3/O
                         net (fo=1223, routed)        6.219     9.214    DP/register_bank/rst_n
    SLICE_X52Y82         FDCE                                         f  DP/register_bank/registerBank_reg[12][26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.250    DBG/clk_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.341 r  DBG/BUFGCE_inst/O
                         net (fo=1203, routed)        1.434     4.775    DP/register_bank/dbg_clk
    SLICE_X52Y82         FDCE                                         r  DP/register_bank/registerBank_reg[12][26]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            DP/register_bank/registerBank_reg[12][30]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.214ns  (logic 1.580ns (17.151%)  route 7.633ns (82.849%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.414     2.871    DP/register_bank/rst_n_IBUF
    SLICE_X55Y48         LUT1 (Prop_lut1_I0_O)        0.124     2.995 f  DP/register_bank/FSM_onehot_currentState[14]_i_3/O
                         net (fo=1223, routed)        6.219     9.214    DP/register_bank/rst_n
    SLICE_X52Y82         FDCE                                         f  DP/register_bank/registerBank_reg[12][30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.250    DBG/clk_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.341 r  DBG/BUFGCE_inst/O
                         net (fo=1203, routed)        1.434     4.775    DP/register_bank/dbg_clk
    SLICE_X52Y82         FDCE                                         r  DP/register_bank/registerBank_reg[12][30]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            DP/register_bank/registerBank_reg[14][26]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.214ns  (logic 1.580ns (17.151%)  route 7.633ns (82.849%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.414     2.871    DP/register_bank/rst_n_IBUF
    SLICE_X55Y48         LUT1 (Prop_lut1_I0_O)        0.124     2.995 f  DP/register_bank/FSM_onehot_currentState[14]_i_3/O
                         net (fo=1223, routed)        6.219     9.214    DP/register_bank/rst_n
    SLICE_X53Y82         FDCE                                         f  DP/register_bank/registerBank_reg[14][26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.250    DBG/clk_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.341 r  DBG/BUFGCE_inst/O
                         net (fo=1203, routed)        1.434     4.775    DP/register_bank/dbg_clk
    SLICE_X53Y82         FDCE                                         r  DP/register_bank/registerBank_reg[14][26]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            DP/register_bank/registerBank_reg[10][30]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.196ns  (logic 1.580ns (17.183%)  route 7.616ns (82.817%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.414     2.871    DP/register_bank/rst_n_IBUF
    SLICE_X55Y48         LUT1 (Prop_lut1_I0_O)        0.124     2.995 f  DP/register_bank/FSM_onehot_currentState[14]_i_3/O
                         net (fo=1223, routed)        6.202     9.196    DP/register_bank/rst_n
    SLICE_X50Y83         FDCE                                         f  DP/register_bank/registerBank_reg[10][30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.250    DBG/clk_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.341 r  DBG/BUFGCE_inst/O
                         net (fo=1203, routed)        1.435     4.776    DP/register_bank/dbg_clk
    SLICE_X50Y83         FDCE                                         r  DP/register_bank/registerBank_reg[10][30]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            DP/register_bank/registerBank_reg[23][30]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.159ns  (logic 1.580ns (17.253%)  route 7.578ns (82.747%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.773ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.414     2.871    DP/register_bank/rst_n_IBUF
    SLICE_X55Y48         LUT1 (Prop_lut1_I0_O)        0.124     2.995 f  DP/register_bank/FSM_onehot_currentState[14]_i_3/O
                         net (fo=1223, routed)        6.164     9.159    DP/register_bank/rst_n
    SLICE_X54Y81         FDCE                                         f  DP/register_bank/registerBank_reg[23][30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.250    DBG/clk_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.341 r  DBG/BUFGCE_inst/O
                         net (fo=1203, routed)        1.432     4.773    DP/register_bank/dbg_clk
    SLICE_X54Y81         FDCE                                         r  DP/register_bank/registerBank_reg[23][30]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            DP/register_bank/registerBank_reg[17][30]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.066ns  (logic 1.580ns (17.430%)  route 7.486ns (82.570%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.414     2.871    DP/register_bank/rst_n_IBUF
    SLICE_X55Y48         LUT1 (Prop_lut1_I0_O)        0.124     2.995 f  DP/register_bank/FSM_onehot_currentState[14]_i_3/O
                         net (fo=1223, routed)        6.071     9.066    DP/register_bank/rst_n
    SLICE_X50Y82         FDCE                                         f  DP/register_bank/registerBank_reg[17][30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.250    DBG/clk_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.341 r  DBG/BUFGCE_inst/O
                         net (fo=1203, routed)        1.434     4.775    DP/register_bank/dbg_clk
    SLICE_X50Y82         FDCE                                         r  DP/register_bank/registerBank_reg[17][30]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            DP/register_bank/registerBank_reg[8][30]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.066ns  (logic 1.580ns (17.430%)  route 7.486ns (82.570%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.414     2.871    DP/register_bank/rst_n_IBUF
    SLICE_X55Y48         LUT1 (Prop_lut1_I0_O)        0.124     2.995 f  DP/register_bank/FSM_onehot_currentState[14]_i_3/O
                         net (fo=1223, routed)        6.071     9.066    DP/register_bank/rst_n
    SLICE_X51Y82         FDCE                                         f  DP/register_bank/registerBank_reg[8][30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.250    DBG/clk_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.341 r  DBG/BUFGCE_inst/O
                         net (fo=1203, routed)        1.434     4.775    DP/register_bank/dbg_clk
    SLICE_X51Y82         FDCE                                         r  DP/register_bank/registerBank_reg[8][30]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            DP/register_bank/registerBank_reg[7][16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.028ns  (logic 1.580ns (17.503%)  route 7.448ns (82.497%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.761ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.761ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.414     2.871    DP/register_bank/rst_n_IBUF
    SLICE_X55Y48         LUT1 (Prop_lut1_I0_O)        0.124     2.995 f  DP/register_bank/FSM_onehot_currentState[14]_i_3/O
                         net (fo=1223, routed)        6.033     9.028    DP/register_bank/rst_n
    SLICE_X28Y75         FDCE                                         f  DP/register_bank/registerBank_reg[7][16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.250    DBG/clk_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.341 r  DBG/BUFGCE_inst/O
                         net (fo=1203, routed)        1.420     4.761    DP/register_bank/dbg_clk
    SLICE_X28Y75         FDCE                                         r  DP/register_bank/registerBank_reg[7][16]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            DBG/DISP/contador_refresco_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.217ns  (logic 0.269ns (22.133%)  route 0.947ns (77.867%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.961ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.588     0.813    DP/register_bank/rst_n_IBUF
    SLICE_X55Y48         LUT1 (Prop_lut1_I0_O)        0.045     0.858 r  DP/register_bank/FSM_onehot_currentState[14]_i_3/O
                         net (fo=1223, routed)        0.359     1.217    DBG/DISP/clear
    SLICE_X49Y55         FDRE                                         r  DBG/DISP/contador_refresco_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.833     1.961    DBG/DISP/CLK
    SLICE_X49Y55         FDRE                                         r  DBG/DISP/contador_refresco_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            DBG/DISP/contador_refresco_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.217ns  (logic 0.269ns (22.133%)  route 0.947ns (77.867%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.961ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.588     0.813    DP/register_bank/rst_n_IBUF
    SLICE_X55Y48         LUT1 (Prop_lut1_I0_O)        0.045     0.858 r  DP/register_bank/FSM_onehot_currentState[14]_i_3/O
                         net (fo=1223, routed)        0.359     1.217    DBG/DISP/clear
    SLICE_X49Y55         FDRE                                         r  DBG/DISP/contador_refresco_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.833     1.961    DBG/DISP/CLK
    SLICE_X49Y55         FDRE                                         r  DBG/DISP/contador_refresco_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            DBG/DISP/contador_refresco_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.217ns  (logic 0.269ns (22.133%)  route 0.947ns (77.867%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.961ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.588     0.813    DP/register_bank/rst_n_IBUF
    SLICE_X55Y48         LUT1 (Prop_lut1_I0_O)        0.045     0.858 r  DP/register_bank/FSM_onehot_currentState[14]_i_3/O
                         net (fo=1223, routed)        0.359     1.217    DBG/DISP/clear
    SLICE_X49Y55         FDRE                                         r  DBG/DISP/contador_refresco_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.833     1.961    DBG/DISP/CLK
    SLICE_X49Y55         FDRE                                         r  DBG/DISP/contador_refresco_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            DBG/DISP/contador_refresco_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.217ns  (logic 0.269ns (22.133%)  route 0.947ns (77.867%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.961ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.588     0.813    DP/register_bank/rst_n_IBUF
    SLICE_X55Y48         LUT1 (Prop_lut1_I0_O)        0.045     0.858 r  DP/register_bank/FSM_onehot_currentState[14]_i_3/O
                         net (fo=1223, routed)        0.359     1.217    DBG/DISP/clear
    SLICE_X49Y55         FDRE                                         r  DBG/DISP/contador_refresco_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.833     1.961    DBG/DISP/CLK
    SLICE_X49Y55         FDRE                                         r  DBG/DISP/contador_refresco_reg[3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            DBG/DISP/contador_refresco_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.266ns  (logic 0.269ns (21.275%)  route 0.996ns (78.725%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.960ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.588     0.813    DP/register_bank/rst_n_IBUF
    SLICE_X55Y48         LUT1 (Prop_lut1_I0_O)        0.045     0.858 r  DP/register_bank/FSM_onehot_currentState[14]_i_3/O
                         net (fo=1223, routed)        0.408     1.266    DBG/DISP/clear
    SLICE_X49Y57         FDRE                                         r  DBG/DISP/contador_refresco_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.832     1.960    DBG/DISP/CLK
    SLICE_X49Y57         FDRE                                         r  DBG/DISP/contador_refresco_reg[10]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            DBG/DISP/contador_refresco_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.266ns  (logic 0.269ns (21.275%)  route 0.996ns (78.725%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.960ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.588     0.813    DP/register_bank/rst_n_IBUF
    SLICE_X55Y48         LUT1 (Prop_lut1_I0_O)        0.045     0.858 r  DP/register_bank/FSM_onehot_currentState[14]_i_3/O
                         net (fo=1223, routed)        0.408     1.266    DBG/DISP/clear
    SLICE_X49Y57         FDRE                                         r  DBG/DISP/contador_refresco_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.832     1.960    DBG/DISP/CLK
    SLICE_X49Y57         FDRE                                         r  DBG/DISP/contador_refresco_reg[11]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            DBG/DISP/contador_refresco_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.266ns  (logic 0.269ns (21.275%)  route 0.996ns (78.725%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.960ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.588     0.813    DP/register_bank/rst_n_IBUF
    SLICE_X55Y48         LUT1 (Prop_lut1_I0_O)        0.045     0.858 r  DP/register_bank/FSM_onehot_currentState[14]_i_3/O
                         net (fo=1223, routed)        0.408     1.266    DBG/DISP/clear
    SLICE_X49Y57         FDRE                                         r  DBG/DISP/contador_refresco_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.832     1.960    DBG/DISP/CLK
    SLICE_X49Y57         FDRE                                         r  DBG/DISP/contador_refresco_reg[8]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            DBG/DISP/contador_refresco_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.266ns  (logic 0.269ns (21.275%)  route 0.996ns (78.725%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.960ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.588     0.813    DP/register_bank/rst_n_IBUF
    SLICE_X55Y48         LUT1 (Prop_lut1_I0_O)        0.045     0.858 r  DP/register_bank/FSM_onehot_currentState[14]_i_3/O
                         net (fo=1223, routed)        0.408     1.266    DBG/DISP/clear
    SLICE_X49Y57         FDRE                                         r  DBG/DISP/contador_refresco_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.832     1.960    DBG/DISP/CLK
    SLICE_X49Y57         FDRE                                         r  DBG/DISP/contador_refresco_reg[9]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            DBG/DBC/b2_ena_ra_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.335ns  (logic 0.269ns (20.168%)  route 1.066ns (79.832%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.588     0.813    DP/register_bank/rst_n_IBUF
    SLICE_X55Y48         LUT1 (Prop_lut1_I0_O)        0.045     0.858 f  DP/register_bank/FSM_onehot_currentState[14]_i_3/O
                         net (fo=1223, routed)        0.477     1.335    DBG/DBC/clear
    SLICE_X37Y46         FDCE                                         f  DBG/DBC/b2_ena_ra_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.832     1.959    DBG/DBC/CLK
    SLICE_X37Y46         FDCE                                         r  DBG/DBC/b2_ena_ra_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            DBG/DBC/b2_ena_ra_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.335ns  (logic 0.269ns (20.168%)  route 1.066ns (79.832%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.588     0.813    DP/register_bank/rst_n_IBUF
    SLICE_X55Y48         LUT1 (Prop_lut1_I0_O)        0.045     0.858 f  DP/register_bank/FSM_onehot_currentState[14]_i_3/O
                         net (fo=1223, routed)        0.477     1.335    DBG/DBC/clear
    SLICE_X37Y46         FDCE                                         f  DBG/DBC/b2_ena_ra_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.832     1.959    DBG/DBC/CLK
    SLICE_X37Y46         FDCE                                         r  DBG/DBC/b2_ena_ra_reg[1]/C





