Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,9
design__inferred_latch__count,0
design__instance__count,11999
design__instance__area,73345.3
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,23
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,159
design__max_cap_violation__count__corner:nom_tt_025C_1v80,98
power__internal__total,0.7503402233123779
power__switching__total,1.5464423894882202
power__leakage__total,8.49884003173429E-8
power__total,2.2967824935913086
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.48149008365419704
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.5259344220106605
timing__hold__ws__corner:nom_tt_025C_1v80,0.3301716771218222
timing__setup__ws__corner:nom_tt_025C_1v80,58.49937233539528
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.330172
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,280
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,159
design__max_cap_violation__count__corner:nom_ss_100C_1v60,101
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.6542241378257547
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.7256235817594349
timing__hold__ws__corner:nom_ss_100C_1v60,0.9046730287628818
timing__setup__ws__corner:nom_ss_100C_1v60,41.15870782914866
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.904673
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,Infinity
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,8
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,159
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,98
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.406994588439758
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.4375216701662748
timing__hold__ws__corner:nom_ff_n40C_1v95,0.1186137888149246
timing__setup__ws__corner:nom_ff_n40C_1v95,58.906538203497
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.118614
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,349
design__max_fanout_violation__count,159
design__max_cap_violation__count,140
clock__skew__worst_hold,-0.39967261187412423
clock__skew__worst_setup,0.4262015028201331
timing__hold__ws,0.1150479188924326
timing__setup__ws,40.68639229576253
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.115048
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,inf
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 856.52 511.36
design__core__bbox,2.76 2.72 853.76 508.64
design__io,45
design__die__area,437990
design__core__area,430538
design__instance__count__stdcell,11999
design__instance__area__stdcell,73345.3
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.170357
design__instance__utilization__stdcell,0.170357
design__instance__count__class:buffer,1
design__instance__count__class:inverter,217
design__instance__count__class:sequential_cell,254
design__instance__count__class:multi_input_combinational_cell,4250
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,33862
design__instance__count__class:tap_cell,6110
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,511985
design__violations,0
design__instance__count__class:timing_repair_buffer,599
design__instance__count__class:clock_buffer,40
design__instance__count__class:clock_inverter,32
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,26
antenna__violating__nets,91
antenna__violating__pins,136
route__antenna_violation__count,91
antenna_diodes_count,496
design__instance__count__class:antenna_cell,496
route__net,6649
route__net__special,2
route__drc_errors__iter:1,6101
route__wirelength__iter:1,630952
route__drc_errors__iter:2,3131
route__wirelength__iter:2,629498
route__drc_errors__iter:3,2546
route__wirelength__iter:3,628963
route__drc_errors__iter:4,417
route__wirelength__iter:4,629703
route__drc_errors__iter:5,13
route__wirelength__iter:5,629676
route__drc_errors__iter:6,0
route__wirelength__iter:6,629663
route__drc_errors,0
route__wirelength,629663
route__vias,53011
route__vias__singlecut,53011
route__vias__multicut,0
design__disconnected_pin__count,9
design__critical_disconnected_pin__count,0
route__wirelength__max,1394.01
timing__unannotated_net__count__corner:nom_tt_025C_1v80,71
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,71
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,71
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,8
design__max_fanout_violation__count__corner:min_tt_025C_1v80,159
design__max_cap_violation__count__corner:min_tt_025C_1v80,46
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.4703985112352908
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.5095770616370305
timing__hold__ws__corner:min_tt_025C_1v80,0.32455028472225383
timing__setup__ws__corner:min_tt_025C_1v80,58.54340822268943
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.324550
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,71
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,171
design__max_fanout_violation__count__corner:min_ss_100C_1v60,159
design__max_cap_violation__count__corner:min_ss_100C_1v60,47
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.6383176390351762
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.7007823408808888
timing__hold__ws__corner:min_ss_100C_1v60,0.8949088390297583
timing__setup__ws__corner:min_ss_100C_1v60,41.720768465313135
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.894909
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,Infinity
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,71
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,2
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,159
design__max_cap_violation__count__corner:min_ff_n40C_1v95,46
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.39967261187412423
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.4262015028201331
timing__hold__ws__corner:min_ff_n40C_1v95,0.1150479188924326
timing__setup__ws__corner:min_ff_n40C_1v95,58.93320487312426
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.115048
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,71
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,24
design__max_fanout_violation__count__corner:max_tt_025C_1v80,159
design__max_cap_violation__count__corner:max_tt_025C_1v80,138
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.49610483791909116
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.5443284865805674
timing__hold__ws__corner:max_tt_025C_1v80,0.3350416705570733
timing__setup__ws__corner:max_tt_025C_1v80,58.46594129873227
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.335042
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,71
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,349
design__max_fanout_violation__count__corner:max_ss_100C_1v60,159
design__max_cap_violation__count__corner:max_ss_100C_1v60,140
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.6741135618298207
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.7510120515822954
timing__hold__ws__corner:max_ss_100C_1v60,0.9128189573695441
timing__setup__ws__corner:max_ss_100C_1v60,40.68639229576253
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.912819
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,Infinity
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,71
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,8
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,159
design__max_cap_violation__count__corner:max_ff_n40C_1v95,138
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.4163009776957298
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.450332367476282
timing__hold__ws__corner:max_ff_n40C_1v95,0.12184587017562286
timing__setup__ws__corner:max_ff_n40C_1v95,58.88728960024088
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.121846
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,71
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,71
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.51126
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79844
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.28874
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.215923
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.00145944
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.215923
design_powergrid__voltage__worst,0.215923
design_powergrid__voltage__worst__net:VPWR,1.51126
design_powergrid__drop__worst,0.28874
design_powergrid__drop__worst__net:VPWR,0.28874
design_powergrid__voltage__worst__net:VGND,0.215923
design_powergrid__drop__worst__net:VGND,0.215923
ir__voltage__worst,1.5100000000000000088817841970012523233890533447265625
ir__drop__avg,0.00155999999999999997175870181109758050297386944293975830078125
ir__drop__worst,0.288999999999999979127807137047057040035724639892578125
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
