

================================================================
== Vitis HLS Report for 'true_table_4_Pipeline_VITIS_LOOP_318_1_TRUE_TABLE_INIT32'
================================================================
* Date:           Mon Feb  3 14:21:56 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        filter_dut
* Solution:       hls (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.652 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+-----------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                   |
    |   min   |   max   |    min    |    max    |  min |  max |                      Type                     |
    +---------+---------+-----------+-----------+------+------+-----------------------------------------------+
    |     1027|     1027|  10.270 us|  10.270 us|  1025|  1025|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+------+------+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |               Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_318_1_TRUE_TABLE_INIT32  |     1025|     1025|         3|          1|          1|  1024|       yes|
        +--------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      125|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        0|       72|    -|
|Register             |        -|     -|       75|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       75|      197|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln318_1_fu_160_p2             |         +|   0|  0|  13|           6|           1|
    |add_ln318_fu_107_p2               |         +|   0|  0|  18|          11|           1|
    |add_ln321_fu_136_p2               |         +|   0|  0|  13|           6|           1|
    |add_ln324_fu_207_p2               |         +|   0|  0|  17|          10|          10|
    |ap_block_pp0_stage0_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |first_iter_0_fu_130_p2            |      icmp|   0|  0|  13|           6|           1|
    |icmp_ln318_fu_101_p2              |      icmp|   0|  0|  19|          11|          12|
    |icmp_ln321_fu_116_p2              |      icmp|   0|  0|  14|           6|           7|
    |select_ln318_1_fu_166_p3          |    select|   0|  0|   6|           1|           6|
    |select_ln318_fu_122_p3            |    select|   0|  0|   6|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 125|          61|          44|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   11|         22|
    |ap_sig_allocacmp_j_load               |   9|          2|    6|         12|
    |i_fu_52                               |   9|          2|    6|         12|
    |indvar_flatten_fu_56                  |   9|          2|   11|         22|
    |j_fu_48                               |   9|          2|    6|         12|
    |tt_cfg_strm_blk_n                     |   9|          2|    1|          2|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  72|         16|   43|         86|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                           |   1|   0|    1|          0|
    |ap_done_reg                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg    |   1|   0|    1|          0|
    |first_iter_0_reg_265                |   1|   0|    1|          0|
    |i_fu_52                             |   6|   0|    6|          0|
    |icmp_ln321_reg_254                  |   1|   0|    1|          0|
    |icmp_ln321_reg_254_pp0_iter1_reg    |   1|   0|    1|          0|
    |indvar_flatten_fu_56                |  11|   0|   11|          0|
    |j_fu_48                             |   6|   0|    6|          0|
    |p_05_fu_60                          |  32|   0|   32|          0|
    |select_ln318_reg_259                |   6|   0|    6|          0|
    |select_ln318_reg_259_pp0_iter1_reg  |   6|   0|    6|          0|
    +------------------------------------+----+----+-----+-----------+
    |Total                               |  75|   0|   75|          0|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+-----------------------------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |                       Source Object                       |    C Type    |
+----------------------------+-----+-----+------------+-----------------------------------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  true_table<4>_Pipeline_VITIS_LOOP_318_1_TRUE_TABLE_INIT32|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  true_table<4>_Pipeline_VITIS_LOOP_318_1_TRUE_TABLE_INIT32|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  true_table<4>_Pipeline_VITIS_LOOP_318_1_TRUE_TABLE_INIT32|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  true_table<4>_Pipeline_VITIS_LOOP_318_1_TRUE_TABLE_INIT32|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  true_table<4>_Pipeline_VITIS_LOOP_318_1_TRUE_TABLE_INIT32|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  true_table<4>_Pipeline_VITIS_LOOP_318_1_TRUE_TABLE_INIT32|  return value|
|tt_cfg_strm_dout            |   in|   32|     ap_fifo|                                                tt_cfg_strm|       pointer|
|tt_cfg_strm_num_data_valid  |   in|    3|     ap_fifo|                                                tt_cfg_strm|       pointer|
|tt_cfg_strm_fifo_cap        |   in|    3|     ap_fifo|                                                tt_cfg_strm|       pointer|
|tt_cfg_strm_empty_n         |   in|    1|     ap_fifo|                                                tt_cfg_strm|       pointer|
|tt_cfg_strm_read            |  out|    1|     ap_fifo|                                                tt_cfg_strm|       pointer|
|truetable_address0          |  out|   10|   ap_memory|                                                  truetable|         array|
|truetable_ce0               |  out|    1|   ap_memory|                                                  truetable|         array|
|truetable_we0               |  out|    1|   ap_memory|                                                  truetable|         array|
|truetable_d0                |  out|    1|   ap_memory|                                                  truetable|         array|
+----------------------------+-----+-----+------------+-----------------------------------------------------------+--------------+

