Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Mon Nov 27 23:31:21 2017
| Host         : MANOVELLA4169 running 64-bit major release  (build 9200)
| Command      : report_timing -file ./report/phasegen_timing_synth.rpt
| Design       : phasegen
| Device       : 7z010-clg225
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.336ns  (required time - arrival time)
  Source:                 p_Val2_2_reg_249_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            outval_V_1_payload_B_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.241ns  (logic 2.217ns (68.405%)  route 1.024ns (31.595%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.924 - 4.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=187, unset)          0.973     0.973    ap_clk
                         FDRE                                         r  p_Val2_2_reg_249_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.340     1.313 r  p_Val2_2_reg_249_reg[1]/Q
                         net (fo=2, unplaced)         0.481     1.794    p_Val2_2_reg_249[1]
                         LUT2 (Prop_lut2_I0_O)        0.295     2.089 r  p_Val2_4_reg_264[3]_i_4/O
                         net (fo=1, unplaced)         0.000     2.089    p_Val2_4_reg_264[3]_i_4_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.639 r  p_Val2_4_reg_264_reg[3]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.639    p_Val2_4_reg_264_reg[3]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.753 r  p_Val2_4_reg_264_reg[7]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.753    p_Val2_4_reg_264_reg[7]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.867 r  outval_V_1_payload_A_reg[3]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.867    outval_V_1_payload_A_reg[3]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.981 r  outval_V_1_payload_A_reg[7]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.981    outval_V_1_payload_A_reg[7]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.095 r  outval_V_1_payload_A_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.095    outval_V_1_payload_A_reg[11]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.209 r  outval_V_1_payload_A_reg[15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.209    outval_V_1_payload_A_reg[15]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.323 r  outval_V_1_payload_A_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.323    outval_V_1_payload_A_reg[19]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     3.671 r  outval_V_1_payload_A_reg[23]_i_1/O[1]
                         net (fo=3, unplaced)         0.543     4.214    tmp11_fu_196_p5[21]
                         FDRE                                         r  outval_V_1_payload_B_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=187, unset)          0.924     4.924    ap_clk
                         FDRE                                         r  outval_V_1_payload_B_reg[21]/C
                         clock pessimism              0.000     4.924    
                         clock uncertainty           -0.035     4.889    
                         FDRE (Setup_fdre_C_D)       -0.339     4.550    outval_V_1_payload_B_reg[21]
  -------------------------------------------------------------------
                         required time                          4.550    
                         arrival time                          -4.214    
  -------------------------------------------------------------------
                         slack                                  0.336    




