// Seed: 1449116051
module module_0 (
    input  wire  id_0,
    input  wor   id_1,
    input  uwire id_2,
    input  tri1  id_3,
    output wire  id_4,
    output uwire id_5,
    output tri0  id_6
);
  wire id_8;
  wire [1 : -1] id_9;
  assign id_4 = id_2;
  assign id_4 = -1 != id_0#(.id_9(1), .id_0(-1'b0));
  always @(*) begin : LABEL_0
    $unsigned(94);
    ;
  end
endmodule
module module_0 #(
    parameter id_13 = 32'd52
) (
    input uwire id_0,
    input tri1 id_1,
    output supply0 id_2,
    input wire id_3,
    input wor id_4,
    output logic id_5,
    input tri1 id_6,
    output wire id_7,
    output tri0 id_8,
    input uwire id_9,
    inout tri id_10,
    input supply1 id_11,
    input supply1 id_12,
    input wand _id_13,
    input uwire module_1,
    input uwire id_15,
    output tri0 id_16,
    input wand id_17,
    output supply0 id_18
);
  logic [id_13 : 1] id_20;
  initial #(1) if (1) id_5 = 1;
  module_0 modCall_1 (
      id_4,
      id_11,
      id_6,
      id_4,
      id_8,
      id_18,
      id_2
  );
endmodule
