/**
 *
 * @file NVIC_RegisterDefines_Set2_IABR.h
 * @copyright
 * @verbatim InDeviceMex 2020 @endverbatim
 *
 * @par Responsibility
 * @verbatim InDeviceMex Developers @endverbatim
 *
 * @version
 * @verbatim 1.0 @endverbatim
 *
 * @date
 * @verbatim 21 jun. 2020 @endverbatim
 *
 * @author
 * @verbatim vyldram @endverbatim
 *
 * @par Change History
 * @verbatim
 * Date           Author     Version     Description
 * 21 jun. 2020     vyldram    1.0         initial Version@endverbatim
 */
#ifndef XDRIVER_MCU_DRIVER_HEADER_NVIC_NVIC_PERIPHERAL_NVIC_REGISTER_NVIC_REGISTERDEFINES_NVIC_REGISTERDEFINES_SET2_NVIC_REGISTERDEFINES_SET2_IABR_H_
#define XDRIVER_MCU_DRIVER_HEADER_NVIC_NVIC_PERIPHERAL_NVIC_REGISTER_NVIC_REGISTERDEFINES_NVIC_REGISTERDEFINES_SET2_NVIC_REGISTERDEFINES_SET2_IABR_H_

#include <xUtils/Standard/Standard.h>

/********************************************************************************************/
/************************************* IABR2 ***********************************************/
/********************************************************************************************/

/*----------*/
#define NVIC_IABR2_R_NVIC_RES80_MASK    ((uint32_t)0x00000001U)
#define NVIC_IABR2_R_NVIC_RES80_BIT     (0U)
#define NVIC_IABR2_R_NVIC_RES80_DIS     ((uint32_t)0x00000000U)
#define NVIC_IABR2_R_NVIC_RES80_EN      ((uint32_t)0x00000001U)

#define NVIC_IABR2_NVIC_RES80_MASK      ((uint32_t)0x00000001U)
#define NVIC_IABR2_NVIC_RES80_DIS       ((uint32_t)0x00000000U)
#define NVIC_IABR2_NVIC_RES80_EN        ((uint32_t)0x00000001U)
/*----------*/

/*----------*/
#define NVIC_IABR2_R_NVIC_RES81_MASK    ((uint32_t)0x00000002U)
#define NVIC_IABR2_R_NVIC_RES81_BIT     (1U)
#define NVIC_IABR2_R_NVIC_RES81_DIS     ((uint32_t)0x00000000U)
#define NVIC_IABR2_R_NVIC_RES81_EN      ((uint32_t)0x00000002U)

#define NVIC_IABR2_NVIC_RES81_MASK      ((uint32_t)0x00000001U)
#define NVIC_IABR2_NVIC_RES81_DIS       ((uint32_t)0x00000000U)
#define NVIC_IABR2_NVIC_RES81_EN        ((uint32_t)0x00000001U)
/*----------*/

/*----------*/
#define NVIC_IABR2_R_NVIC_RES82_MASK    ((uint32_t)0x00000004U)
#define NVIC_IABR2_R_NVIC_RES82_BIT     (2U)
#define NVIC_IABR2_R_NVIC_RES82_DIS     ((uint32_t)0x00000000U)
#define NVIC_IABR2_R_NVIC_RES82_EN      ((uint32_t)0x00000004U)

#define NVIC_IABR2_NVIC_RES82_MASK      ((uint32_t)0x00000001U)
#define NVIC_IABR2_NVIC_RES82_DIS       ((uint32_t)0x00000000U)
#define NVIC_IABR2_NVIC_RES82_EN        ((uint32_t)0x00000001U)
/*----------*/


/*----------*/
#define NVIC_IABR2_R_NVIC_RES83_MASK    ((uint32_t)0x00000008U)
#define NVIC_IABR2_R_NVIC_RES83_BIT     (3U)
#define NVIC_IABR2_R_NVIC_RES83_DIS     ((uint32_t)0x00000000U)
#define NVIC_IABR2_R_NVIC_RES83_EN      ((uint32_t)0x00000008U)

#define NVIC_IABR2_NVIC_RES83_MASK      ((uint32_t)0x00000001U)
#define NVIC_IABR2_NVIC_RES83_DIS       ((uint32_t)0x00000000U)
#define NVIC_IABR2_NVIC_RES83_EN        ((uint32_t)0x00000001U)
/*----------*/

/*----------*/
#define NVIC_IABR2_R_NVIC_I2C2_MASK     ((uint32_t)0x00000010U)
#define NVIC_IABR2_R_NVIC_I2C2_BIT      (4U)
#define NVIC_IABR2_R_NVIC_I2C2_DIS      ((uint32_t)0x00000000U)
#define NVIC_IABR2_R_NVIC_I2C2_EN       ((uint32_t)0x00000010U)

#define NVIC_IABR2_NVIC_I2C2_MASK       ((uint32_t)0x00000001U)
#define NVIC_IABR2_NVIC_I2C2_DIS        ((uint32_t)0x00000000U)
#define NVIC_IABR2_NVIC_I2C2_EN         ((uint32_t)0x00000001U)
/*----------*/

/*----------*/
#define NVIC_IABR2_R_NVIC_I2C3_MASK     ((uint32_t)0x00000020U)
#define NVIC_IABR2_R_NVIC_I2C3_BIT      (5U)
#define NVIC_IABR2_R_NVIC_I2C3_DIS      ((uint32_t)0x00000000U)
#define NVIC_IABR2_R_NVIC_I2C3_EN       ((uint32_t)0x00000020U)

#define NVIC_IABR2_NVIC_I2C3_MASK       ((uint32_t)0x00000001U)
#define NVIC_IABR2_NVIC_I2C3_DIS        ((uint32_t)0x00000000U)
#define NVIC_IABR2_NVIC_I2C3_EN         ((uint32_t)0x00000001U)
/*----------*/

/*----------*/
#define NVIC_IABR2_R_NVIC_TIMER4A_MASK  ((uint32_t)0x00000040U)
#define NVIC_IABR2_R_NVIC_TIMER4A_BIT   (6U)
#define NVIC_IABR2_R_NVIC_TIMER4A_DIS   ((uint32_t)0x00000000U)
#define NVIC_IABR2_R_NVIC_TIMER4A_EN    ((uint32_t)0x00000040U)

#define NVIC_IABR2_NVIC_TIMER4A_MASK    ((uint32_t)0x00000001U)
#define NVIC_IABR2_NVIC_TIMER4A_DIS     ((uint32_t)0x00000000U)
#define NVIC_IABR2_NVIC_TIMER4A_EN      ((uint32_t)0x00000001U)
/*----------*/

/*----------*/
#define NVIC_IABR2_R_NVIC_TIMER4B_MASK  ((uint32_t)0x00000080U)
#define NVIC_IABR2_R_NVIC_TIMER4B_BIT   (7U)
#define NVIC_IABR2_R_NVIC_TIMER4B_DIS   ((uint32_t)0x00000000U)
#define NVIC_IABR2_R_NVIC_TIMER4B_EN    ((uint32_t)0x00000080U)

#define NVIC_IABR2_NVIC_TIMER4B_MASK    ((uint32_t)0x00000001U)
#define NVIC_IABR2_NVIC_TIMER4B_DIS     ((uint32_t)0x00000000U)
#define NVIC_IABR2_NVIC_TIMER4B_EN      ((uint32_t)0x00000001U)
/*----------*/

/*----------*/
#define NVIC_IABR2_R_NVIC_RES88_MASK    ((uint32_t)0x00000100U)
#define NVIC_IABR2_R_NVIC_RES88_BIT     (8U)
#define NVIC_IABR2_R_NVIC_RES88_DIS     ((uint32_t)0x00000000U)
#define NVIC_IABR2_R_NVIC_RES88_EN      ((uint32_t)0x00000100U)

#define NVIC_IABR2_NVIC_RES88_MASK      ((uint32_t)0x00000001U)
#define NVIC_IABR2_NVIC_RES88_DIS       ((uint32_t)0x00000000U)
#define NVIC_IABR2_NVIC_RES88_EN        ((uint32_t)0x00000001U)
/*----------*/


/*----------*/
#define NVIC_IABR2_R_NVIC_RES89_MASK    ((uint32_t)0x00000200U)
#define NVIC_IABR2_R_NVIC_RES89_BIT     (9U)
#define NVIC_IABR2_R_NVIC_RES89_DIS     ((uint32_t)0x00000000U)
#define NVIC_IABR2_R_NVIC_RES89_EN      ((uint32_t)0x00000200U)

#define NVIC_IABR2_NVIC_RES89_MASK      ((uint32_t)0x00000001U)
#define NVIC_IABR2_NVIC_RES89_DIS       ((uint32_t)0x00000000U)
#define NVIC_IABR2_NVIC_RES89_EN        ((uint32_t)0x00000001U)
/*----------*/


/*----------*/
#define NVIC_IABR2_R_NVIC_RES90_MASK    ((uint32_t)0x00000400U)
#define NVIC_IABR2_R_NVIC_RES90_BIT     (10U)
#define NVIC_IABR2_R_NVIC_RES90_DIS     ((uint32_t)0x00000000U)
#define NVIC_IABR2_R_NVIC_RES90_EN      ((uint32_t)0x00000400U)

#define NVIC_IABR2_NVIC_RES90_MASK      ((uint32_t)0x00000001U)
#define NVIC_IABR2_NVIC_RES90_DIS       ((uint32_t)0x00000000U)
#define NVIC_IABR2_NVIC_RES90_EN        ((uint32_t)0x00000001U)
/*----------*/

/*----------*/
#define NVIC_IABR2_R_NVIC_RES93_EPI_IN_MASK ((uint32_t)0x00000800U)
#define NVIC_IABR2_R_NVIC_RES93_EPI_IN_BIT  (11U)
#define NVIC_IABR2_R_NVIC_RES93_EPI_IN_DIS  ((uint32_t)0x00000000U)
#define NVIC_IABR2_R_NVIC_RES93_EPI_IN_EN   ((uint32_t)0x00000800U)

#define NVIC_IABR2_NVIC_RES93_EPI_IN_MASK   ((uint32_t)0x00000001U)
#define NVIC_IABR2_NVIC_RES93_EPI_IN_DIS    ((uint32_t)0x00000000U)
#define NVIC_IABR2_NVIC_RES93_EPI_IN_EN     ((uint32_t)0x00000001U)
/*----------*/

/*----------*/
#define NVIC_IABR2_R_NVIC_RES92_MASK    ((uint32_t)0x00001000U)
#define NVIC_IABR2_R_NVIC_RES92_BIT     (12U)
#define NVIC_IABR2_R_NVIC_RES92_DIS     ((uint32_t)0x00000000U)
#define NVIC_IABR2_R_NVIC_RES92_EN      ((uint32_t)0x00001000U)

#define NVIC_IABR2_NVIC_RES92_MASK      ((uint32_t)0x00000001U)
#define NVIC_IABR2_NVIC_RES92_DIS       ((uint32_t)0x00000000U)
#define NVIC_IABR2_NVIC_RES92_EN        ((uint32_t)0x00000001U)
/*----------*/


/*----------*/
#define NVIC_IABR2_R_NVIC_RES93_MASK    ((uint32_t)0x00002000U)
#define NVIC_IABR2_R_NVIC_RES93_BIT     (13U)
#define NVIC_IABR2_R_NVIC_RES93_DIS     ((uint32_t)0x00000000U)
#define NVIC_IABR2_R_NVIC_RES93_EN      ((uint32_t)0x00002000U)

#define NVIC_IABR2_NVIC_RES93_MASK      ((uint32_t)0x00000001U)
#define NVIC_IABR2_NVIC_RES93_DIS       ((uint32_t)0x00000000U)
#define NVIC_IABR2_NVIC_RES93_EN        ((uint32_t)0x00000001U)
/*----------*/

/*----------*/
#define NVIC_IABR2_R_NVIC_RES94_MASK    ((uint32_t)0x00004000U)
#define NVIC_IABR2_R_NVIC_RES94_BIT     (14U)
#define NVIC_IABR2_R_NVIC_RES94_DIS     ((uint32_t)0x00000000U)
#define NVIC_IABR2_R_NVIC_RES94_EN      ((uint32_t)0x00004000U)

#define NVIC_IABR2_NVIC_RES94_MASK      ((uint32_t)0x00000001U)
#define NVIC_IABR2_NVIC_RES94_DIS       ((uint32_t)0x00000000U)
#define NVIC_IABR2_NVIC_RES94_EN        ((uint32_t)0x00000001U)
/*----------*/

/*----------*/
#define NVIC_IABR2_R_NVIC_RES95_MASK    ((uint32_t)0x00008000U)
#define NVIC_IABR2_R_NVIC_RES95_BIT     (15U)
#define NVIC_IABR2_R_NVIC_RES95_DIS     ((uint32_t)0x00000000U)
#define NVIC_IABR2_R_NVIC_RES95_EN      ((uint32_t)0x00008000U)

#define NVIC_IABR2_NVIC_RES95_MASK      ((uint32_t)0x00000001U)
#define NVIC_IABR2_NVIC_RES95_DIS       ((uint32_t)0x00000000U)
#define NVIC_IABR2_NVIC_RES95_EN        ((uint32_t)0x00000001U)
/*----------*/

/*----------*/
#define NVIC_IABR2_R_NVIC_RES96_MASK    ((uint32_t)0x00010000U)
#define NVIC_IABR2_R_NVIC_RES96_BIT     (16U)
#define NVIC_IABR2_R_NVIC_RES96_DIS     ((uint32_t)0x00000000U)
#define NVIC_IABR2_R_NVIC_RES96_EN      ((uint32_t)0x00010000U)

#define NVIC_IABR2_NVIC_RES96_MASK      ((uint32_t)0x00000001U)
#define NVIC_IABR2_NVIC_RES96_DIS       ((uint32_t)0x00000000U)
#define NVIC_IABR2_NVIC_RES96_EN        ((uint32_t)0x00000001U)
/*----------*/

/*----------*/
#define NVIC_IABR2_R_NVIC_RES97_MASK    ((uint32_t)0x00020000U)
#define NVIC_IABR2_R_NVIC_RES97_BIT     (17U)
#define NVIC_IABR2_R_NVIC_RES97_DIS     ((uint32_t)0x00000000U)
#define NVIC_IABR2_R_NVIC_RES97_EN      ((uint32_t)0x00020000U)

#define NVIC_IABR2_NVIC_RES97_MASK      ((uint32_t)0x00000001U)
#define NVIC_IABR2_NVIC_RES97_DIS       ((uint32_t)0x00000000U)
#define NVIC_IABR2_NVIC_RES97_EN        ((uint32_t)0x00000001U)
/*----------*/

/*----------*/
#define NVIC_IABR2_R_NVIC_RES98_MASK    ((uint32_t)0x00040000U)
#define NVIC_IABR2_R_NVIC_RES98_BIT     (18U)
#define NVIC_IABR2_R_NVIC_RES98_DIS     ((uint32_t)0x00000000U)
#define NVIC_IABR2_R_NVIC_RES98_EN      ((uint32_t)0x00040000U)

#define NVIC_IABR2_NVIC_RES98_MASK      ((uint32_t)0x00000001U)
#define NVIC_IABR2_NVIC_RES98_DIS       ((uint32_t)0x00000000U)
#define NVIC_IABR2_NVIC_RES98_EN        ((uint32_t)0x00000001U)
/*----------*/

/*----------*/
#define NVIC_IABR2_R_NVIC_RES99_MASK    ((uint32_t)0x00080000U)
#define NVIC_IABR2_R_NVIC_RES99_BIT     (19U)
#define NVIC_IABR2_R_NVIC_RES99_DIS     ((uint32_t)0x00000000U)
#define NVIC_IABR2_R_NVIC_RES99_EN      ((uint32_t)0x00080000U)

#define NVIC_IABR2_NVIC_RES99_MASK      ((uint32_t)0x00000001U)
#define NVIC_IABR2_NVIC_RES99_DIS       ((uint32_t)0x00000000U)
#define NVIC_IABR2_NVIC_RES99_EN        ((uint32_t)0x00000001U)
/*----------*/

/*----------*/
#define NVIC_IABR2_R_NVIC_RES100_MASK   ((uint32_t)0x00100000U)
#define NVIC_IABR2_R_NVIC_RES100_BIT    (20U)
#define NVIC_IABR2_R_NVIC_RES100_DIS    ((uint32_t)0x00000000U)
#define NVIC_IABR2_R_NVIC_RES100_EN     ((uint32_t)0x00100000U)

#define NVIC_IABR2_NVIC_RES100_MASK     ((uint32_t)0x00000001U)
#define NVIC_IABR2_NVIC_RES100_DIS      ((uint32_t)0x00000000U)
#define NVIC_IABR2_NVIC_RES100_EN       ((uint32_t)0x00000001U)
/*----------*/

/*----------*/
#define NVIC_IABR2_R_NVIC_RES101_MASK   ((uint32_t)0x00200000U)
#define NVIC_IABR2_R_NVIC_RES101_BIT    (21U)
#define NVIC_IABR2_R_NVIC_RES101_DIS    ((uint32_t)0x00000000U)
#define NVIC_IABR2_R_NVIC_RES101_EN     ((uint32_t)0x00200000U)

#define NVIC_IABR2_NVIC_RES101_MASK     ((uint32_t)0x00000001U)
#define NVIC_IABR2_NVIC_RES101_DIS      ((uint32_t)0x00000000U)
#define NVIC_IABR2_NVIC_RES101_EN       ((uint32_t)0x00000001U)
/*----------*/

/*----------*/
#define NVIC_IABR2_R_NVIC_RES102_MASK   ((uint32_t)0x00400000U)
#define NVIC_IABR2_R_NVIC_RES102_BIT    (22U)
#define NVIC_IABR2_R_NVIC_RES102_DIS    ((uint32_t)0x00000000U)
#define NVIC_IABR2_R_NVIC_RES102_EN     ((uint32_t)0x00400000U)

#define NVIC_IABR2_NVIC_RES102_MASK     ((uint32_t)0x00000001U)
#define NVIC_IABR2_NVIC_RES102_DIS      ((uint32_t)0x00000000U)
#define NVIC_IABR2_NVIC_RES102_EN       ((uint32_t)0x00000001U)
/*----------*/


/*----------*/
#define NVIC_IABR2_R_NVIC_RES103_MASK   ((uint32_t)0x00800000U)
#define NVIC_IABR2_R_NVIC_RES103_BIT    (23U)
#define NVIC_IABR2_R_NVIC_RES103_DIS    ((uint32_t)0x00000000U)
#define NVIC_IABR2_R_NVIC_RES103_EN     ((uint32_t)0x00800000U)

#define NVIC_IABR2_NVIC_RES103_MASK     ((uint32_t)0x00000001U)
#define NVIC_IABR2_NVIC_RES103_DIS      ((uint32_t)0x00000000U)
#define NVIC_IABR2_NVIC_RES103_EN       ((uint32_t)0x00000001U)
/*----------*/

/*----------*/
#define NVIC_IABR2_R_NVIC_RES104_MASK   ((uint32_t)0x01000000U)
#define NVIC_IABR2_R_NVIC_RES104_BIT    (24U)
#define NVIC_IABR2_R_NVIC_RES104_DIS    ((uint32_t)0x00000000U)
#define NVIC_IABR2_R_NVIC_RES104_EN     ((uint32_t)0x01000000U)

#define NVIC_IABR2_NVIC_RES104_MASK     ((uint32_t)0x00000001U)
#define NVIC_IABR2_NVIC_RES104_DIS      ((uint32_t)0x00000000U)
#define NVIC_IABR2_NVIC_RES104_EN       ((uint32_t)0x00000001U)
/*----------*/

/*----------*/
#define NVIC_IABR2_R_NVIC_RES105_MASK   ((uint32_t)0x02000000U)
#define NVIC_IABR2_R_NVIC_RES105_BIT    (25U)
#define NVIC_IABR2_R_NVIC_RES105_DIS    ((uint32_t)0x00000000U)
#define NVIC_IABR2_R_NVIC_RES105_EN     ((uint32_t)0x02000000U)

#define NVIC_IABR2_NVIC_RES105_MASK     ((uint32_t)0x00000001U)
#define NVIC_IABR2_NVIC_RES105_DIS      ((uint32_t)0x00000000U)
#define NVIC_IABR2_NVIC_RES105_EN       ((uint32_t)0x00000001U)
/*----------*/

/*----------*/
#define NVIC_IABR2_R_NVIC_RES106_MASK   ((uint32_t)0x04000000U)
#define NVIC_IABR2_R_NVIC_RES106_BIT    (26U)
#define NVIC_IABR2_R_NVIC_RES106_DIS    ((uint32_t)0x00000000U)
#define NVIC_IABR2_R_NVIC_RES106_EN     ((uint32_t)0x04000000U)

#define NVIC_IABR2_NVIC_RES106_MASK     ((uint32_t)0x00000001U)
#define NVIC_IABR2_NVIC_RES106_DIS      ((uint32_t)0x00000000U)
#define NVIC_IABR2_NVIC_RES106_EN       ((uint32_t)0x00000001U)
/*----------*/

/*----------*/
#define NVIC_IABR2_R_NVIC_RES107_MASK   ((uint32_t)0x08000000U)
#define NVIC_IABR2_R_NVIC_RES107_BIT    (27U)
#define NVIC_IABR2_R_NVIC_RES107_DIS    ((uint32_t)0x00000000U)
#define NVIC_IABR2_R_NVIC_RES107_EN     ((uint32_t)0x08000000U)

#define NVIC_IABR2_NVIC_RES107_MASK     ((uint32_t)0x00000001U)
#define NVIC_IABR2_NVIC_RES107_DIS      ((uint32_t)0x00000000U)
#define NVIC_IABR2_NVIC_RES107_EN       ((uint32_t)0x00000001U)
/*----------*/

/*----------*/
#define NVIC_IABR2_R_NVIC_TIMER5A_MASK  ((uint32_t)0x10000000U)
#define NVIC_IABR2_R_NVIC_TIMER5A_BIT   (28U)
#define NVIC_IABR2_R_NVIC_TIMER5A_DIS   ((uint32_t)0x00000000U)
#define NVIC_IABR2_R_NVIC_TIMER5A_EN    ((uint32_t)0x10000000U)

#define NVIC_IABR2_NVIC_TIMER5A_MASK    ((uint32_t)0x00000001U)
#define NVIC_IABR2_NVIC_TIMER5A_DIS     ((uint32_t)0x00000000U)
#define NVIC_IABR2_NVIC_TIMER5A_EN      ((uint32_t)0x00000001U)
/*----------*/

/*----------*/
#define NVIC_IABR2_R_NVIC_TIMER5B_MASK  ((uint32_t)0x20000000U)
#define NVIC_IABR2_R_NVIC_TIMER5B_BIT   (29U)
#define NVIC_IABR2_R_NVIC_TIMER5B_DIS   ((uint32_t)0x00000000U)
#define NVIC_IABR2_R_NVIC_TIMER5B_EN    ((uint32_t)0x20000000U)

#define NVIC_IABR2_NVIC_TIMER5B_MASK    ((uint32_t)0x00000001U)
#define NVIC_IABR2_NVIC_TIMER5B_DIS     ((uint32_t)0x00000000U)
#define NVIC_IABR2_NVIC_TIMER5B_EN      ((uint32_t)0x00000001U)
/*----------*/

/*----------*/
#define NVIC_IABR2_R_NVIC_WTIMER0A_MASK ((uint32_t)0x40000000U)
#define NVIC_IABR2_R_NVIC_WTIMER0A_BIT  (30U)
#define NVIC_IABR2_R_NVIC_WTIMER0A_DIS  ((uint32_t)0x00000000U)
#define NVIC_IABR2_R_NVIC_WTIMER0A_EN   ((uint32_t)0x40000000U)

#define NVIC_IABR2_NVIC_WTIMER0A_MASK   ((uint32_t)0x00000001U)
#define NVIC_IABR2_NVIC_WTIMER0A_DIS    ((uint32_t)0x00000000U)
#define NVIC_IABR2_NVIC_WTIMER0A_EN     ((uint32_t)0x00000001U)
/*----------*/

/*----------*/
#define NVIC_IABR2_R_NVIC_WTIMER0B_MASK ((uint32_t)0x80000000U)
#define NVIC_IABR2_R_NVIC_WTIMER0B_BIT  (31U)
#define NVIC_IABR2_R_NVIC_WTIMER0B_DIS  ((uint32_t)0x00000000U)
#define NVIC_IABR2_R_NVIC_WTIMER0B_EN   ((uint32_t)0x80000000U)

#define NVIC_IABR2_NVIC_WTIMER0B_MASK   ((uint32_t)0x00000001U)
#define NVIC_IABR2_NVIC_WTIMER0B_DIS    ((uint32_t)0x00000000U)
#define NVIC_IABR2_NVIC_WTIMER0B_EN     ((uint32_t)0x00000001U)
/*----------*/

#endif /* XDRIVER_MCU_DRIVER_HEADER_NVIC_NVIC_PERIPHERAL_NVIC_REGISTER_NVIC_REGISTERDEFINES_NVIC_REGISTERDEFINES_SET2_NVIC_REGISTERDEFINES_SET2_IABR_H_ */
