<?xml version="1.0"?>
<Checkpoint Version="4" Minor="0">
	<BUILD_NUMBER Name="1412921"/>
	<FULL_BUILD Name="SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015"/>
	<PRODUCT Name="Vivado v2015.4 (64-bit)"/>
	<Part Name="xc7z020clg484-2"/>
	<Top Name="design_ps_wrapper"/>
	<DisableAutoIOBuffers Name="0"/>
	<OutOfContext Name="0"/>
	<File Type="SHAPE" Name="design_ps_wrapper.shape" ModTime="1513585793"/>
	<File Type="EDIF" Name="design_ps_wrapper.edf" ModTime="1513585795"/>
	<File Type="VERILOG_STUB" Name="design_ps_wrapper_stub.v" ModTime="1513585795"/>
	<File Type="VHDL_STUB" Name="design_ps_wrapper_stub.vhdl" ModTime="1513585795"/>
	<File Type="XN" Name="design_ps_wrapper.xn" ModTime="1513585796"/>
	<File Type="INCR" Name="design_ps_wrapper.incr" ModTime="1513585796"/>
	<File Type="REPLAY" Name="design_ps_wrapper_iPhysOpt.tcl" ModTime="1513585796"/>
	<File Type="PSR" Name="design_ps_wrapper.psr" ModTime="1513585796"/>
	<File Type="WDF" Name="design_ps_wrapper.wdf" ModTime="1513585796"/>
</Checkpoint>

