// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
// Date        : Wed Jun 11 10:33:40 2025
// Host        : ASUS-Soriano running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim
//               c:/Users/alumn/Documents/UNSAM/PFI/Arty_TDC/Arty_TDC_bram/Arty_TDC_bram.gen/sources_1/bd/system/ip/system_AXITDC_0_0/system_AXITDC_0_0_sim_netlist.v
// Design      : system_AXITDC_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7a35ticsg324-1L
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "system_AXITDC_0_0,AXITDC,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* ip_definition_source = "package_project" *) 
(* x_core_info = "AXITDC,Vivado 2023.2" *) 
(* NotValidForBitStream *)
module system_AXITDC_0_0
   (s_axi_aclk,
    s_axi_aresetn,
    s_axi_awaddr,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_araddr,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rvalid,
    s_axi_rready,
    s_axi_1_awid,
    s_axi_1_awaddr,
    s_axi_1_awlen,
    s_axi_1_awsize,
    s_axi_1_awburst,
    s_axi_1_awlock,
    s_axi_1_awcache,
    s_axi_1_awprot,
    s_axi_1_awvalid,
    s_axi_1_awready,
    s_axi_1_wdata,
    s_axi_1_wstrb,
    s_axi_1_wlast,
    s_axi_1_wvalid,
    s_axi_1_wready,
    s_axi_1_bid,
    s_axi_1_bresp,
    s_axi_1_bvalid,
    s_axi_1_bready,
    s_axi_1_arid,
    s_axi_1_araddr,
    s_axi_1_arlen,
    s_axi_1_arsize,
    s_axi_1_arburst,
    s_axi_1_arlock,
    s_axi_1_arcache,
    s_axi_1_arprot,
    s_axi_1_arvalid,
    s_axi_1_arready,
    s_axi_1_rid,
    s_axi_1_rdata,
    s_axi_1_rresp,
    s_axi_1_rlast,
    s_axi_1_rvalid,
    s_axi_1_rready,
    clk,
    hit,
    trigger_in,
    trigger_out,
    led_out);
  (* x_interface_info = "xilinx.com:signal:clock:1.0 s_axi_aclk CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME s_axi_aclk, ASSOCIATED_BUSIF s_axi, ASSOCIATED_RESET s_axi_aresetn, FREQ_TOLERANCE_HZ 0, CLK_DOMAIN /clk_wiz_0_clk_out1, INSERT_VIP 0" *) input s_axi_aclk;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 s_axi_aresetn RST" *) (* x_interface_parameter = "XIL_INTERFACENAME s_axi_aresetn, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input s_axi_aresetn;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi AWADDR" *) (* x_interface_parameter = "XIL_INTERFACENAME s_axi, DATA_WIDTH 32, PROTOCOL AXI4LITE, ID_WIDTH 0, ADDR_WIDTH 9, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, CLK_DOMAIN /clk_wiz_0_clk_out1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input [8:0]s_axi_awaddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi AWVALID" *) input s_axi_awvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi AWREADY" *) output s_axi_awready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi WDATA" *) input [31:0]s_axi_wdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi WSTRB" *) input [3:0]s_axi_wstrb;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi WVALID" *) input s_axi_wvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi WREADY" *) output s_axi_wready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi BRESP" *) output [1:0]s_axi_bresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi BVALID" *) output s_axi_bvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi BREADY" *) input s_axi_bready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi ARADDR" *) input [8:0]s_axi_araddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi ARVALID" *) input s_axi_arvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi ARREADY" *) output s_axi_arready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi RDATA" *) output [31:0]s_axi_rdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi RRESP" *) output [1:0]s_axi_rresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi RVALID" *) output s_axi_rvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi RREADY" *) input s_axi_rready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_1 AWID" *) (* x_interface_parameter = "XIL_INTERFACENAME s_axi_1, DATA_WIDTH 32, PROTOCOL AXI4, ID_WIDTH 12, ADDR_WIDTH 14, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 256, CLK_DOMAIN /clk_wiz_0_clk_out1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input [11:0]s_axi_1_awid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_1 AWADDR" *) input [13:0]s_axi_1_awaddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_1 AWLEN" *) input [7:0]s_axi_1_awlen;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_1 AWSIZE" *) input [2:0]s_axi_1_awsize;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_1 AWBURST" *) input [1:0]s_axi_1_awburst;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_1 AWLOCK" *) input s_axi_1_awlock;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_1 AWCACHE" *) input [3:0]s_axi_1_awcache;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_1 AWPROT" *) input [2:0]s_axi_1_awprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_1 AWVALID" *) input s_axi_1_awvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_1 AWREADY" *) output s_axi_1_awready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_1 WDATA" *) input [31:0]s_axi_1_wdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_1 WSTRB" *) input [3:0]s_axi_1_wstrb;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_1 WLAST" *) input s_axi_1_wlast;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_1 WVALID" *) input s_axi_1_wvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_1 WREADY" *) output s_axi_1_wready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_1 BID" *) output [11:0]s_axi_1_bid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_1 BRESP" *) output [1:0]s_axi_1_bresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_1 BVALID" *) output s_axi_1_bvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_1 BREADY" *) input s_axi_1_bready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_1 ARID" *) input [11:0]s_axi_1_arid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_1 ARADDR" *) input [13:0]s_axi_1_araddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_1 ARLEN" *) input [7:0]s_axi_1_arlen;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_1 ARSIZE" *) input [2:0]s_axi_1_arsize;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_1 ARBURST" *) input [1:0]s_axi_1_arburst;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_1 ARLOCK" *) input s_axi_1_arlock;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_1 ARCACHE" *) input [3:0]s_axi_1_arcache;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_1 ARPROT" *) input [2:0]s_axi_1_arprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_1 ARVALID" *) input s_axi_1_arvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_1 ARREADY" *) output s_axi_1_arready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_1 RID" *) output [11:0]s_axi_1_rid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_1 RDATA" *) output [31:0]s_axi_1_rdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_1 RRESP" *) output [1:0]s_axi_1_rresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_1 RLAST" *) output s_axi_1_rlast;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_1 RVALID" *) output s_axi_1_rvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_1 RREADY" *) input s_axi_1_rready;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 clk CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME clk, ASSOCIATED_BUSIF s_axi_1, FREQ_TOLERANCE_HZ 0, CLK_DOMAIN /clk_wiz_0_clk_out1, INSERT_VIP 0" *) input clk;
  input hit;
  input [10:0]trigger_in;
  output [10:0]trigger_out;
  output [2:0]led_out;

  wire \<const0> ;
  wire clk;
  wire hit;
  wire [2:0]led_out;
  wire [13:0]s_axi_1_araddr;
  wire [1:0]s_axi_1_arburst;
  wire [11:0]s_axi_1_arid;
  wire [7:0]s_axi_1_arlen;
  wire s_axi_1_arready;
  wire s_axi_1_arvalid;
  wire [13:0]s_axi_1_awaddr;
  wire [1:0]s_axi_1_awburst;
  wire [11:0]s_axi_1_awid;
  wire [7:0]s_axi_1_awlen;
  wire s_axi_1_awready;
  wire s_axi_1_awvalid;
  wire [11:0]s_axi_1_bid;
  wire s_axi_1_bready;
  wire s_axi_1_bvalid;
  wire [31:0]s_axi_1_rdata;
  wire [11:0]s_axi_1_rid;
  wire s_axi_1_rlast;
  wire s_axi_1_rready;
  wire s_axi_1_rvalid;
  wire [31:0]s_axi_1_wdata;
  wire s_axi_1_wlast;
  wire s_axi_1_wready;
  wire [3:0]s_axi_1_wstrb;
  wire s_axi_1_wvalid;
  wire s_axi_aclk;
  wire [8:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire [8:0]s_axi_awaddr;
  wire s_axi_awready;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_bvalid;
  wire [31:0]s_axi_rdata;
  wire s_axi_rready;
  wire s_axi_rvalid;
  wire [31:0]s_axi_wdata;
  wire s_axi_wready;
  wire s_axi_wvalid;
  wire [10:0]trigger_in;
  wire [10:0]trigger_out;
  wire [1:0]NLW_U0_s_axi_1_bresp_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_1_rresp_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;

  assign s_axi_1_bresp[1] = \<const0> ;
  assign s_axi_1_bresp[0] = \<const0> ;
  assign s_axi_1_rresp[1] = \<const0> ;
  assign s_axi_1_rresp[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* NTaps = "192" *) 
  system_AXITDC_0_0_AXITDC U0
       (.clk(clk),
        .hit(hit),
        .led_out(led_out),
        .s_axi_1_araddr({s_axi_1_araddr[13:2],1'b0,1'b0}),
        .s_axi_1_arburst(s_axi_1_arburst),
        .s_axi_1_arcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_1_arid(s_axi_1_arid),
        .s_axi_1_arlen(s_axi_1_arlen),
        .s_axi_1_arlock(1'b0),
        .s_axi_1_arprot({1'b0,1'b0,1'b0}),
        .s_axi_1_arready(s_axi_1_arready),
        .s_axi_1_arsize({1'b0,1'b0,1'b0}),
        .s_axi_1_arvalid(s_axi_1_arvalid),
        .s_axi_1_awaddr({s_axi_1_awaddr[13:2],1'b0,1'b0}),
        .s_axi_1_awburst(s_axi_1_awburst),
        .s_axi_1_awcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_1_awid(s_axi_1_awid),
        .s_axi_1_awlen({1'b0,1'b0,1'b0,1'b0,s_axi_1_awlen[3:0]}),
        .s_axi_1_awlock(1'b0),
        .s_axi_1_awprot({1'b0,1'b0,1'b0}),
        .s_axi_1_awready(s_axi_1_awready),
        .s_axi_1_awsize({1'b0,1'b0,1'b0}),
        .s_axi_1_awvalid(s_axi_1_awvalid),
        .s_axi_1_bid(s_axi_1_bid),
        .s_axi_1_bready(s_axi_1_bready),
        .s_axi_1_bresp(NLW_U0_s_axi_1_bresp_UNCONNECTED[1:0]),
        .s_axi_1_bvalid(s_axi_1_bvalid),
        .s_axi_1_rdata(s_axi_1_rdata),
        .s_axi_1_rid(s_axi_1_rid),
        .s_axi_1_rlast(s_axi_1_rlast),
        .s_axi_1_rready(s_axi_1_rready),
        .s_axi_1_rresp(NLW_U0_s_axi_1_rresp_UNCONNECTED[1:0]),
        .s_axi_1_rvalid(s_axi_1_rvalid),
        .s_axi_1_wdata(s_axi_1_wdata),
        .s_axi_1_wlast(s_axi_1_wlast),
        .s_axi_1_wready(s_axi_1_wready),
        .s_axi_1_wstrb(s_axi_1_wstrb),
        .s_axi_1_wvalid(s_axi_1_wvalid),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr({s_axi_araddr[8],1'b0,1'b0,1'b0,1'b0,s_axi_araddr[3:2],1'b0,1'b0}),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arready(s_axi_arready),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr({s_axi_awaddr[8],1'b0,1'b0,1'b0,1'b0,s_axi_awaddr[3:2],1'b0,1'b0}),
        .s_axi_awready(s_axi_awready),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_rdata(s_axi_rdata),
        .s_axi_rready(s_axi_rready),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_rvalid(s_axi_rvalid),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axi_wdata[1:0]}),
        .s_axi_wready(s_axi_wready),
        .s_axi_wstrb({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wvalid(s_axi_wvalid),
        .trigger_in(trigger_in),
        .trigger_out(trigger_out));
endmodule

(* NTaps = "192" *) (* ORIG_REF_NAME = "AXITDC" *) 
module system_AXITDC_0_0_AXITDC
   (s_axi_aclk,
    s_axi_aresetn,
    s_axi_awaddr,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_araddr,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rvalid,
    s_axi_rready,
    s_axi_1_awid,
    s_axi_1_awaddr,
    s_axi_1_awlen,
    s_axi_1_awsize,
    s_axi_1_awburst,
    s_axi_1_awlock,
    s_axi_1_awcache,
    s_axi_1_awprot,
    s_axi_1_awvalid,
    s_axi_1_awready,
    s_axi_1_wdata,
    s_axi_1_wstrb,
    s_axi_1_wlast,
    s_axi_1_wvalid,
    s_axi_1_wready,
    s_axi_1_bid,
    s_axi_1_bresp,
    s_axi_1_bvalid,
    s_axi_1_bready,
    s_axi_1_arid,
    s_axi_1_araddr,
    s_axi_1_arlen,
    s_axi_1_arsize,
    s_axi_1_arburst,
    s_axi_1_arlock,
    s_axi_1_arcache,
    s_axi_1_arprot,
    s_axi_1_arvalid,
    s_axi_1_arready,
    s_axi_1_rid,
    s_axi_1_rdata,
    s_axi_1_rresp,
    s_axi_1_rlast,
    s_axi_1_rvalid,
    s_axi_1_rready,
    clk,
    hit,
    trigger_in,
    trigger_out,
    led_out);
  input s_axi_aclk;
  input s_axi_aresetn;
  input [8:0]s_axi_awaddr;
  input s_axi_awvalid;
  output s_axi_awready;
  input [31:0]s_axi_wdata;
  input [3:0]s_axi_wstrb;
  input s_axi_wvalid;
  output s_axi_wready;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [8:0]s_axi_araddr;
  input s_axi_arvalid;
  output s_axi_arready;
  output [31:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rvalid;
  input s_axi_rready;
  input [11:0]s_axi_1_awid;
  input [13:0]s_axi_1_awaddr;
  input [7:0]s_axi_1_awlen;
  input [2:0]s_axi_1_awsize;
  input [1:0]s_axi_1_awburst;
  input s_axi_1_awlock;
  input [3:0]s_axi_1_awcache;
  input [2:0]s_axi_1_awprot;
  input s_axi_1_awvalid;
  output s_axi_1_awready;
  input [31:0]s_axi_1_wdata;
  input [3:0]s_axi_1_wstrb;
  input s_axi_1_wlast;
  input s_axi_1_wvalid;
  output s_axi_1_wready;
  output [11:0]s_axi_1_bid;
  output [1:0]s_axi_1_bresp;
  output s_axi_1_bvalid;
  input s_axi_1_bready;
  input [11:0]s_axi_1_arid;
  input [13:0]s_axi_1_araddr;
  input [7:0]s_axi_1_arlen;
  input [2:0]s_axi_1_arsize;
  input [1:0]s_axi_1_arburst;
  input s_axi_1_arlock;
  input [3:0]s_axi_1_arcache;
  input [2:0]s_axi_1_arprot;
  input s_axi_1_arvalid;
  output s_axi_1_arready;
  output [11:0]s_axi_1_rid;
  output [31:0]s_axi_1_rdata;
  output [1:0]s_axi_1_rresp;
  output s_axi_1_rlast;
  output s_axi_1_rvalid;
  input s_axi_1_rready;
  input clk;
  input hit;
  input [10:0]trigger_in;
  output [10:0]trigger_out;
  output [2:0]led_out;

  wire \<const0> ;
  wire [10:0]addr;
  wire [13:2]bram_addr_a;
  wire bram_clk_a;
  wire bram_en_a;
  wire [31:0]bram_rddata_a;
  wire bram_rst_a;
  wire [3:0]bram_we_a;
  wire [31:0]bram_wrdata_a;
  wire clk;
  wire clr;
  wire [42:0]dinb;
  wire full;
  wire [1:0]gpio_in;
  wire [1:0]gpio_out;
  wire hit;
  wire [2:0]led_out;
  wire rdy;
  wire run;
  wire [13:0]s_axi_1_araddr;
  wire [1:0]s_axi_1_arburst;
  wire [11:0]s_axi_1_arid;
  wire [7:0]s_axi_1_arlen;
  wire s_axi_1_arready;
  wire s_axi_1_arvalid;
  wire [13:0]s_axi_1_awaddr;
  wire [1:0]s_axi_1_awburst;
  wire [11:0]s_axi_1_awid;
  wire [7:0]s_axi_1_awlen;
  wire s_axi_1_awready;
  wire s_axi_1_awvalid;
  wire [11:0]s_axi_1_bid;
  wire s_axi_1_bready;
  wire s_axi_1_bvalid;
  wire [31:0]s_axi_1_rdata;
  wire [11:0]s_axi_1_rid;
  wire s_axi_1_rlast;
  wire s_axi_1_rready;
  wire s_axi_1_rvalid;
  wire [31:0]s_axi_1_wdata;
  wire s_axi_1_wlast;
  wire s_axi_1_wready;
  wire [3:0]s_axi_1_wstrb;
  wire s_axi_1_wvalid;
  wire s_axi_aclk;
  wire [8:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire [8:0]s_axi_awaddr;
  wire s_axi_awready;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_bvalid;
  wire [31:0]s_axi_rdata;
  wire s_axi_rready;
  wire s_axi_rvalid;
  wire [31:0]s_axi_wdata;
  wire s_axi_wready;
  wire s_axi_wvalid;
  wire [10:0]trigger_in;
  wire [10:0]trigger_out;
  wire [7:7]web;
  wire [1:0]NLW_AXI_control_s_axi_bresp_UNCONNECTED;
  wire [1:0]NLW_AXI_control_s_axi_rresp_UNCONNECTED;
  wire [1:0]NLW_AXI_memory_bram_addr_a_UNCONNECTED;
  wire [1:0]NLW_AXI_memory_s_axi_bresp_UNCONNECTED;
  wire [1:0]NLW_AXI_memory_s_axi_rresp_UNCONNECTED;
  wire [63:0]NLW_BRAM_doutb_UNCONNECTED;

  assign s_axi_1_bresp[1] = \<const0> ;
  assign s_axi_1_bresp[0] = \<const0> ;
  assign s_axi_1_rresp[1] = \<const0> ;
  assign s_axi_1_rresp[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  (* CHECK_LICENSE_TYPE = "axi_gpio_0,axi_gpio,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "axi_gpio,Vivado 2023.2" *) 
  system_AXITDC_0_0_axi_gpio_0 AXI_control
       (.gpio2_io_o(gpio_out),
        .gpio_io_i(gpio_in),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr({s_axi_araddr[8],1'b0,1'b0,1'b0,1'b0,s_axi_araddr[3:2],1'b0,1'b0}),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arready(s_axi_arready),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr({s_axi_awaddr[8],1'b0,1'b0,1'b0,1'b0,s_axi_awaddr[3:2],1'b0,1'b0}),
        .s_axi_awready(s_axi_awready),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bresp(NLW_AXI_control_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_rdata(s_axi_rdata),
        .s_axi_rready(s_axi_rready),
        .s_axi_rresp(NLW_AXI_control_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_rvalid(s_axi_rvalid),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axi_wdata[1:0]}),
        .s_axi_wready(s_axi_wready),
        .s_axi_wstrb({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wvalid(s_axi_wvalid));
  (* CHECK_LICENSE_TYPE = "axi_bram_ctrl_0,axi_bram_ctrl,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "axi_bram_ctrl,Vivado 2023.2" *) 
  system_AXITDC_0_0_axi_bram_ctrl_0 AXI_memory
       (.bram_addr_a({bram_addr_a,NLW_AXI_memory_bram_addr_a_UNCONNECTED[1:0]}),
        .bram_clk_a(bram_clk_a),
        .bram_en_a(bram_en_a),
        .bram_rddata_a(bram_rddata_a),
        .bram_rst_a(bram_rst_a),
        .bram_we_a(bram_we_a),
        .bram_wrdata_a(bram_wrdata_a),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr({s_axi_1_araddr[13:2],1'b0,1'b0}),
        .s_axi_arburst(s_axi_1_arburst),
        .s_axi_arcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arid(s_axi_1_arid),
        .s_axi_arlen(s_axi_1_arlen),
        .s_axi_arlock(1'b0),
        .s_axi_arprot({1'b0,1'b0,1'b0}),
        .s_axi_arready(s_axi_1_arready),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_arvalid(s_axi_1_arvalid),
        .s_axi_awaddr({s_axi_1_awaddr[13:2],1'b0,1'b0}),
        .s_axi_awburst(s_axi_1_awburst),
        .s_axi_awcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awid(s_axi_1_awid),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,s_axi_1_awlen[3:0]}),
        .s_axi_awlock(1'b0),
        .s_axi_awprot({1'b0,1'b0,1'b0}),
        .s_axi_awready(s_axi_1_awready),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awvalid(s_axi_1_awvalid),
        .s_axi_bid(s_axi_1_bid),
        .s_axi_bready(s_axi_1_bready),
        .s_axi_bresp(NLW_AXI_memory_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_bvalid(s_axi_1_bvalid),
        .s_axi_rdata(s_axi_1_rdata),
        .s_axi_rid(s_axi_1_rid),
        .s_axi_rlast(s_axi_1_rlast),
        .s_axi_rready(s_axi_1_rready),
        .s_axi_rresp(NLW_AXI_memory_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_rvalid(s_axi_1_rvalid),
        .s_axi_wdata(s_axi_1_wdata),
        .s_axi_wlast(s_axi_1_wlast),
        .s_axi_wready(s_axi_1_wready),
        .s_axi_wstrb(s_axi_1_wstrb),
        .s_axi_wvalid(s_axi_1_wvalid));
  (* CHECK_LICENSE_TYPE = "blk_mem_gen_0,blk_mem_gen_v8_4_7,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "blk_mem_gen_v8_4_7,Vivado 2023.2" *) 
  system_AXITDC_0_0_blk_mem_gen_0 BRAM
       (.addra({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,bram_addr_a,1'b0,1'b0}),
        .addrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,addr,1'b0,1'b0,1'b0}),
        .clka(bram_clk_a),
        .clkb(clk),
        .dina(bram_wrdata_a),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dinb}),
        .douta(bram_rddata_a),
        .doutb(NLW_BRAM_doutb_UNCONNECTED[63:0]),
        .ena(bram_en_a),
        .enb(1'b1),
        .rsta(bram_rst_a),
        .rstb(1'b0),
        .wea(bram_we_a),
        .web({web,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  GND GND
       (.G(\<const0> ));
  system_AXITDC_0_0_TDCchannel TDC
       (.Q(addr),
        .\addr_cnt_reg[4] (clr),
        .asyn(full),
        .clk(clk),
        .dinb(dinb),
        .hit(hit),
        .led_out(led_out),
        .rdy(rdy),
        .syn(run),
        .trigger_in(trigger_in),
        .trigger_out(trigger_out),
        .we(web));
  system_AXITDC_0_0_sync sync_0
       (.asyn(gpio_out[0]),
        .clk(clk),
        .syn(clr));
  system_AXITDC_0_0_sync_0 sync_1
       (.asyn(gpio_out[1]),
        .clk(clk),
        .syn(run));
  system_AXITDC_0_0_sync_1 sync_2
       (.asyn(rdy),
        .s_axi_aclk(s_axi_aclk),
        .syn(gpio_in[0]));
  system_AXITDC_0_0_sync_2 sync_3
       (.asyn(full),
        .s_axi_aclk(s_axi_aclk),
        .syn(gpio_in[1]));
endmodule

(* ORIG_REF_NAME = "GPIO_Core" *) 
module system_AXITDC_0_0_GPIO_Core
   (reg3,
    gpio2_io_o,
    reg1,
    GPIO_xferAck_i,
    gpio_xferAck_Reg,
    ip2bus_wrack_i,
    ip2bus_rdack_i,
    \Dual.ALLIN0_ND_G0.READ_REG_GEN[0].reg1_reg[30]_0 ,
    s_axi_aclk,
    bus2ip_reset,
    bus2ip_cs,
    bus2ip_rnw,
    gpio_io_i,
    s_axi_wdata,
    p_1_in2_in,
    \Dual.gpio2_Data_Out_reg[0]_0 ,
    Q);
  output [1:0]reg3;
  output [1:0]gpio2_io_o;
  output [1:0]reg1;
  output GPIO_xferAck_i;
  output gpio_xferAck_Reg;
  output ip2bus_wrack_i;
  output ip2bus_rdack_i;
  input \Dual.ALLIN0_ND_G0.READ_REG_GEN[0].reg1_reg[30]_0 ;
  input s_axi_aclk;
  input bus2ip_reset;
  input bus2ip_cs;
  input bus2ip_rnw;
  input [1:0]gpio_io_i;
  input [1:0]s_axi_wdata;
  input p_1_in2_in;
  input \Dual.gpio2_Data_Out_reg[0]_0 ;
  input [2:0]Q;

  wire \Dual.ALLIN0_ND_G0.READ_REG_GEN[0].reg1_reg[30]_0 ;
  wire \Dual.gpio2_Data_Out[0]_i_1_n_0 ;
  wire \Dual.gpio2_Data_Out[1]_i_1_n_0 ;
  wire \Dual.gpio2_Data_Out_reg[0]_0 ;
  wire \Dual.gpio_OE[0]_i_1_n_0 ;
  wire \Dual.gpio_OE[1]_i_1_n_0 ;
  wire \Dual.gpio_OE_reg_n_0_[0] ;
  wire \Dual.gpio_OE_reg_n_0_[1] ;
  wire GPIO_xferAck_i;
  wire [2:0]Q;
  wire [0:1]Read_Reg_In;
  wire bus2ip_cs;
  wire bus2ip_reset;
  wire bus2ip_rnw;
  wire [1:0]gpio2_io_o;
  wire [0:1]gpio_Data_In;
  wire [1:0]gpio_io_i;
  wire [0:1]gpio_io_i_d2;
  wire gpio_xferAck_Reg;
  wire iGPIO_xferAck;
  wire ip2bus_rdack_i;
  wire ip2bus_wrack_i;
  wire p_1_in2_in;
  wire [1:0]reg1;
  wire [1:0]reg3;
  wire s_axi_aclk;
  wire [1:0]s_axi_wdata;

  LUT3 #(
    .INIT(8'h04)) 
    \/i_ 
       (.I0(gpio_xferAck_Reg),
        .I1(bus2ip_cs),
        .I2(GPIO_xferAck_i),
        .O(iGPIO_xferAck));
  LUT5 #(
    .INIT(32'h03020002)) 
    \Dual.ALLIN0_ND_G0.READ_REG_GEN[0].reg1[30]_i_1 
       (.I0(gpio_Data_In[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\Dual.gpio_OE_reg_n_0_[0] ),
        .O(Read_Reg_In[0]));
  FDRE \Dual.ALLIN0_ND_G0.READ_REG_GEN[0].reg1_reg[30] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Read_Reg_In[0]),
        .Q(reg1[1]),
        .R(\Dual.ALLIN0_ND_G0.READ_REG_GEN[0].reg1_reg[30]_0 ));
  LUT5 #(
    .INIT(32'h03020002)) 
    \Dual.ALLIN0_ND_G0.READ_REG_GEN[1].reg1[31]_i_1 
       (.I0(gpio_Data_In[1]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\Dual.gpio_OE_reg_n_0_[1] ),
        .O(Read_Reg_In[1]));
  FDRE \Dual.ALLIN0_ND_G0.READ_REG_GEN[1].reg1_reg[31] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Read_Reg_In[1]),
        .Q(reg1[0]),
        .R(\Dual.ALLIN0_ND_G0.READ_REG_GEN[0].reg1_reg[30]_0 ));
  FDRE \Dual.ALLOUT1_ND_G2.READ_REG2_GEN[0].reg3_reg[30] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gpio2_io_o[1]),
        .Q(reg3[1]),
        .R(\Dual.ALLIN0_ND_G0.READ_REG_GEN[0].reg1_reg[30]_0 ));
  FDRE \Dual.ALLOUT1_ND_G2.READ_REG2_GEN[1].reg3_reg[31] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gpio2_io_o[0]),
        .Q(reg3[0]),
        .R(\Dual.ALLIN0_ND_G0.READ_REG_GEN[0].reg1_reg[30]_0 ));
  system_AXITDC_0_0_cdc_sync \Dual.INPUT_DOUBLE_REGS4 
       (.gpio_io_i(gpio_io_i),
        .s_axi_aclk(s_axi_aclk),
        .scndry_vect_out({gpio_io_i_d2[0],gpio_io_i_d2[1]}));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Dual.gpio2_Data_Out[0]_i_1 
       (.I0(s_axi_wdata[1]),
        .I1(\Dual.gpio2_Data_Out_reg[0]_0 ),
        .I2(gpio2_io_o[1]),
        .O(\Dual.gpio2_Data_Out[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Dual.gpio2_Data_Out[1]_i_1 
       (.I0(s_axi_wdata[0]),
        .I1(\Dual.gpio2_Data_Out_reg[0]_0 ),
        .I2(gpio2_io_o[0]),
        .O(\Dual.gpio2_Data_Out[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \Dual.gpio2_Data_Out_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\Dual.gpio2_Data_Out[0]_i_1_n_0 ),
        .Q(gpio2_io_o[1]),
        .R(bus2ip_reset));
  FDRE #(
    .INIT(1'b0)) 
    \Dual.gpio2_Data_Out_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\Dual.gpio2_Data_Out[1]_i_1_n_0 ),
        .Q(gpio2_io_o[0]),
        .R(bus2ip_reset));
  FDRE \Dual.gpio_Data_In_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gpio_io_i_d2[0]),
        .Q(gpio_Data_In[0]),
        .R(1'b0));
  FDRE \Dual.gpio_Data_In_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gpio_io_i_d2[1]),
        .Q(gpio_Data_In[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'hEF20)) 
    \Dual.gpio_OE[0]_i_1 
       (.I0(s_axi_wdata[1]),
        .I1(bus2ip_rnw),
        .I2(p_1_in2_in),
        .I3(\Dual.gpio_OE_reg_n_0_[0] ),
        .O(\Dual.gpio_OE[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'hEF20)) 
    \Dual.gpio_OE[1]_i_1 
       (.I0(s_axi_wdata[0]),
        .I1(bus2ip_rnw),
        .I2(p_1_in2_in),
        .I3(\Dual.gpio_OE_reg_n_0_[1] ),
        .O(\Dual.gpio_OE[1]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \Dual.gpio_OE_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\Dual.gpio_OE[0]_i_1_n_0 ),
        .Q(\Dual.gpio_OE_reg_n_0_[0] ),
        .S(bus2ip_reset));
  FDSE #(
    .INIT(1'b1)) 
    \Dual.gpio_OE_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\Dual.gpio_OE[1]_i_1_n_0 ),
        .Q(\Dual.gpio_OE_reg_n_0_[1] ),
        .S(bus2ip_reset));
  FDRE gpio_xferAck_Reg_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(GPIO_xferAck_i),
        .Q(gpio_xferAck_Reg),
        .R(bus2ip_reset));
  FDRE iGPIO_xferAck_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(iGPIO_xferAck),
        .Q(GPIO_xferAck_i),
        .R(bus2ip_reset));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ip2bus_rdack_i_D1_i_1
       (.I0(GPIO_xferAck_i),
        .I1(bus2ip_rnw),
        .O(ip2bus_rdack_i));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ip2bus_wrack_i_D1_i_1
       (.I0(GPIO_xferAck_i),
        .I1(bus2ip_rnw),
        .O(ip2bus_wrack_i));
endmodule

(* ORIG_REF_NAME = "SRL_FIFO" *) 
module system_AXITDC_0_0_SRL_FIFO
   (s_axi_1_wlast,
    E,
    bid_gets_fifo_load,
    D,
    bvalid_cnt_inc,
    SR,
    s_axi_aclk,
    s_axi_awid,
    s_axi_wlast,
    axi_wdata_full_reg,
    axi_wr_burst,
    \GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.clr_bram_we_reg ,
    Data_Exists_DFF_0,
    Arb2AW_Active,
    bid_gets_fifo_load_d1_reg,
    aw_active_re,
    bid_gets_fifo_load_d1,
    \Addr_Counters[3].XORCY_I_0 ,
    s_axi_bready,
    \GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.clr_bram_we_reg_0 ,
    s_axi_wvalid,
    AW2Arb_BVALID_Cnt);
  output s_axi_1_wlast;
  output [0:0]E;
  output bid_gets_fifo_load;
  output [11:0]D;
  output bvalid_cnt_inc;
  input [0:0]SR;
  input s_axi_aclk;
  input [11:0]s_axi_awid;
  input s_axi_wlast;
  input axi_wdata_full_reg;
  input axi_wr_burst;
  input \GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.clr_bram_we_reg ;
  input Data_Exists_DFF_0;
  input Arb2AW_Active;
  input bid_gets_fifo_load_d1_reg;
  input aw_active_re;
  input bid_gets_fifo_load_d1;
  input \Addr_Counters[3].XORCY_I_0 ;
  input s_axi_bready;
  input \GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.clr_bram_we_reg_0 ;
  input s_axi_wvalid;
  input [2:0]AW2Arb_BVALID_Cnt;

  wire [2:0]AW2Arb_BVALID_Cnt;
  wire \Addr_Counters[0].FDRE_I_n_0 ;
  wire \Addr_Counters[1].FDRE_I_n_0 ;
  wire \Addr_Counters[2].FDRE_I_n_0 ;
  wire \Addr_Counters[3].FDRE_I_n_0 ;
  wire \Addr_Counters[3].XORCY_I_0 ;
  wire \Addr_Counters[3].XORCY_I_i_1_n_0 ;
  wire Arb2AW_Active;
  wire CI;
  wire [11:0]D;
  wire D_0;
  wire Data_Exists_DFF_0;
  wire Data_Exists_DFF_i_2_n_0;
  wire Data_Exists_DFF_i_3_n_0;
  wire [0:0]E;
  wire \GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.clr_bram_we_reg ;
  wire \GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.clr_bram_we_reg_0 ;
  wire S;
  wire S0_out;
  wire S1_out;
  wire [0:0]SR;
  wire addr_cy_1;
  wire addr_cy_2;
  wire addr_cy_3;
  wire aw_active_re;
  wire \axi_bid_int[11]_i_3_n_0 ;
  wire axi_wdata_full_reg;
  wire axi_wr_burst;
  wire bid_fifo_not_empty;
  wire [11:0]bid_fifo_rd;
  wire bid_gets_fifo_load;
  wire bid_gets_fifo_load_d1;
  wire bid_gets_fifo_load_d1_i_2_n_0;
  wire bid_gets_fifo_load_d1_reg;
  wire bvalid_cnt_inc;
  wire s_axi_1_wlast;
  wire s_axi_aclk;
  wire [11:0]s_axi_awid;
  wire s_axi_bready;
  wire s_axi_wlast;
  wire s_axi_wvalid;
  wire sum_A_0;
  wire sum_A_1;
  wire sum_A_2;
  wire sum_A_3;
  wire [3:3]\NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED ;
  wire [3:3]\NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \Addr_Counters[0].FDRE_I 
       (.C(s_axi_aclk),
        .CE(bid_fifo_not_empty),
        .D(sum_A_3),
        .Q(\Addr_Counters[0].FDRE_I_n_0 ),
        .R(SR));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \Addr_Counters[0].MUXCY_L_I_CARRY4 
       (.CI(1'b0),
        .CO({\NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED [3],addr_cy_1,addr_cy_2,addr_cy_3}),
        .CYINIT(CI),
        .DI({\NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED [3],\Addr_Counters[2].FDRE_I_n_0 ,\Addr_Counters[1].FDRE_I_n_0 ,\Addr_Counters[0].FDRE_I_n_0 }),
        .O({sum_A_0,sum_A_1,sum_A_2,sum_A_3}),
        .S({\Addr_Counters[3].XORCY_I_i_1_n_0 ,S0_out,S1_out,S}));
  LUT6 #(
    .INIT(64'h0000FFFFFFFE0000)) 
    \Addr_Counters[0].MUXCY_L_I_i_1 
       (.I0(\Addr_Counters[1].FDRE_I_n_0 ),
        .I1(\Addr_Counters[3].FDRE_I_n_0 ),
        .I2(\Addr_Counters[2].FDRE_I_n_0 ),
        .I3(aw_active_re),
        .I4(\axi_bid_int[11]_i_3_n_0 ),
        .I5(\Addr_Counters[0].FDRE_I_n_0 ),
        .O(S));
  LUT6 #(
    .INIT(64'h8AAAAAAAAAAAAAAA)) 
    \Addr_Counters[0].MUXCY_L_I_i_2 
       (.I0(aw_active_re),
        .I1(\axi_bid_int[11]_i_3_n_0 ),
        .I2(\Addr_Counters[2].FDRE_I_n_0 ),
        .I3(\Addr_Counters[3].FDRE_I_n_0 ),
        .I4(\Addr_Counters[1].FDRE_I_n_0 ),
        .I5(\Addr_Counters[0].FDRE_I_n_0 ),
        .O(CI));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \Addr_Counters[1].FDRE_I 
       (.C(s_axi_aclk),
        .CE(bid_fifo_not_empty),
        .D(sum_A_2),
        .Q(\Addr_Counters[1].FDRE_I_n_0 ),
        .R(SR));
  LUT6 #(
    .INIT(64'h0000FFFFFFFE0000)) 
    \Addr_Counters[1].MUXCY_L_I_i_1 
       (.I0(\Addr_Counters[3].FDRE_I_n_0 ),
        .I1(\Addr_Counters[0].FDRE_I_n_0 ),
        .I2(\Addr_Counters[2].FDRE_I_n_0 ),
        .I3(aw_active_re),
        .I4(\axi_bid_int[11]_i_3_n_0 ),
        .I5(\Addr_Counters[1].FDRE_I_n_0 ),
        .O(S1_out));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \Addr_Counters[2].FDRE_I 
       (.C(s_axi_aclk),
        .CE(bid_fifo_not_empty),
        .D(sum_A_1),
        .Q(\Addr_Counters[2].FDRE_I_n_0 ),
        .R(SR));
  LUT6 #(
    .INIT(64'h0000FFFFFFFE0000)) 
    \Addr_Counters[2].MUXCY_L_I_i_1 
       (.I0(\Addr_Counters[1].FDRE_I_n_0 ),
        .I1(\Addr_Counters[3].FDRE_I_n_0 ),
        .I2(\Addr_Counters[0].FDRE_I_n_0 ),
        .I3(aw_active_re),
        .I4(\axi_bid_int[11]_i_3_n_0 ),
        .I5(\Addr_Counters[2].FDRE_I_n_0 ),
        .O(S0_out));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \Addr_Counters[3].FDRE_I 
       (.C(s_axi_aclk),
        .CE(bid_fifo_not_empty),
        .D(sum_A_0),
        .Q(\Addr_Counters[3].FDRE_I_n_0 ),
        .R(SR));
  LUT6 #(
    .INIT(64'h0000FFFFFFFE0000)) 
    \Addr_Counters[3].XORCY_I_i_1 
       (.I0(\Addr_Counters[1].FDRE_I_n_0 ),
        .I1(\Addr_Counters[0].FDRE_I_n_0 ),
        .I2(\Addr_Counters[2].FDRE_I_n_0 ),
        .I3(aw_active_re),
        .I4(\axi_bid_int[11]_i_3_n_0 ),
        .I5(\Addr_Counters[3].FDRE_I_n_0 ),
        .O(\Addr_Counters[3].XORCY_I_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    Data_Exists_DFF
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D_0),
        .Q(bid_fifo_not_empty),
        .R(SR));
  LUT5 #(
    .INIT(32'hFF2F0022)) 
    Data_Exists_DFF_i_1
       (.I0(Arb2AW_Active),
        .I1(Data_Exists_DFF_0),
        .I2(Data_Exists_DFF_i_2_n_0),
        .I3(Data_Exists_DFF_i_3_n_0),
        .I4(bid_fifo_not_empty),
        .O(D_0));
  LUT5 #(
    .INIT(32'hF8F8FFF0)) 
    Data_Exists_DFF_i_2
       (.I0(s_axi_bready),
        .I1(\Addr_Counters[3].XORCY_I_0 ),
        .I2(bid_gets_fifo_load_d1),
        .I3(bvalid_cnt_inc),
        .I4(bid_gets_fifo_load_d1_i_2_n_0),
        .O(Data_Exists_DFF_i_2_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    Data_Exists_DFF_i_3
       (.I0(\Addr_Counters[1].FDRE_I_n_0 ),
        .I1(\Addr_Counters[3].FDRE_I_n_0 ),
        .I2(\Addr_Counters[0].FDRE_I_n_0 ),
        .I3(\Addr_Counters[2].FDRE_I_n_0 ),
        .O(Data_Exists_DFF_i_3_n_0));
  (* box_type = "PRIMITIVE" *) 
  (* srl_bus_name = "U0/AXI_memory/\\U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM " *) 
  (* srl_name = "U0/AXI_memory/\\U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[0].SRL16E_I " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \FIFO_RAM[0].SRL16E_I 
       (.A0(\Addr_Counters[0].FDRE_I_n_0 ),
        .A1(\Addr_Counters[1].FDRE_I_n_0 ),
        .A2(\Addr_Counters[2].FDRE_I_n_0 ),
        .A3(\Addr_Counters[3].FDRE_I_n_0 ),
        .CE(CI),
        .CLK(s_axi_aclk),
        .D(s_axi_awid[11]),
        .Q(bid_fifo_rd[11]));
  (* box_type = "PRIMITIVE" *) 
  (* srl_bus_name = "U0/AXI_memory/\\U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM " *) 
  (* srl_name = "U0/AXI_memory/\\U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[10].SRL16E_I " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \FIFO_RAM[10].SRL16E_I 
       (.A0(\Addr_Counters[0].FDRE_I_n_0 ),
        .A1(\Addr_Counters[1].FDRE_I_n_0 ),
        .A2(\Addr_Counters[2].FDRE_I_n_0 ),
        .A3(\Addr_Counters[3].FDRE_I_n_0 ),
        .CE(CI),
        .CLK(s_axi_aclk),
        .D(s_axi_awid[1]),
        .Q(bid_fifo_rd[1]));
  (* box_type = "PRIMITIVE" *) 
  (* srl_bus_name = "U0/AXI_memory/\\U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM " *) 
  (* srl_name = "U0/AXI_memory/\\U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[11].SRL16E_I " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \FIFO_RAM[11].SRL16E_I 
       (.A0(\Addr_Counters[0].FDRE_I_n_0 ),
        .A1(\Addr_Counters[1].FDRE_I_n_0 ),
        .A2(\Addr_Counters[2].FDRE_I_n_0 ),
        .A3(\Addr_Counters[3].FDRE_I_n_0 ),
        .CE(CI),
        .CLK(s_axi_aclk),
        .D(s_axi_awid[0]),
        .Q(bid_fifo_rd[0]));
  (* box_type = "PRIMITIVE" *) 
  (* srl_bus_name = "U0/AXI_memory/\\U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM " *) 
  (* srl_name = "U0/AXI_memory/\\U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[1].SRL16E_I " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \FIFO_RAM[1].SRL16E_I 
       (.A0(\Addr_Counters[0].FDRE_I_n_0 ),
        .A1(\Addr_Counters[1].FDRE_I_n_0 ),
        .A2(\Addr_Counters[2].FDRE_I_n_0 ),
        .A3(\Addr_Counters[3].FDRE_I_n_0 ),
        .CE(CI),
        .CLK(s_axi_aclk),
        .D(s_axi_awid[10]),
        .Q(bid_fifo_rd[10]));
  (* box_type = "PRIMITIVE" *) 
  (* srl_bus_name = "U0/AXI_memory/\\U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM " *) 
  (* srl_name = "U0/AXI_memory/\\U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[2].SRL16E_I " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \FIFO_RAM[2].SRL16E_I 
       (.A0(\Addr_Counters[0].FDRE_I_n_0 ),
        .A1(\Addr_Counters[1].FDRE_I_n_0 ),
        .A2(\Addr_Counters[2].FDRE_I_n_0 ),
        .A3(\Addr_Counters[3].FDRE_I_n_0 ),
        .CE(CI),
        .CLK(s_axi_aclk),
        .D(s_axi_awid[9]),
        .Q(bid_fifo_rd[9]));
  (* box_type = "PRIMITIVE" *) 
  (* srl_bus_name = "U0/AXI_memory/\\U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM " *) 
  (* srl_name = "U0/AXI_memory/\\U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[3].SRL16E_I " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \FIFO_RAM[3].SRL16E_I 
       (.A0(\Addr_Counters[0].FDRE_I_n_0 ),
        .A1(\Addr_Counters[1].FDRE_I_n_0 ),
        .A2(\Addr_Counters[2].FDRE_I_n_0 ),
        .A3(\Addr_Counters[3].FDRE_I_n_0 ),
        .CE(CI),
        .CLK(s_axi_aclk),
        .D(s_axi_awid[8]),
        .Q(bid_fifo_rd[8]));
  (* box_type = "PRIMITIVE" *) 
  (* srl_bus_name = "U0/AXI_memory/\\U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM " *) 
  (* srl_name = "U0/AXI_memory/\\U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[4].SRL16E_I " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \FIFO_RAM[4].SRL16E_I 
       (.A0(\Addr_Counters[0].FDRE_I_n_0 ),
        .A1(\Addr_Counters[1].FDRE_I_n_0 ),
        .A2(\Addr_Counters[2].FDRE_I_n_0 ),
        .A3(\Addr_Counters[3].FDRE_I_n_0 ),
        .CE(CI),
        .CLK(s_axi_aclk),
        .D(s_axi_awid[7]),
        .Q(bid_fifo_rd[7]));
  (* box_type = "PRIMITIVE" *) 
  (* srl_bus_name = "U0/AXI_memory/\\U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM " *) 
  (* srl_name = "U0/AXI_memory/\\U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[5].SRL16E_I " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \FIFO_RAM[5].SRL16E_I 
       (.A0(\Addr_Counters[0].FDRE_I_n_0 ),
        .A1(\Addr_Counters[1].FDRE_I_n_0 ),
        .A2(\Addr_Counters[2].FDRE_I_n_0 ),
        .A3(\Addr_Counters[3].FDRE_I_n_0 ),
        .CE(CI),
        .CLK(s_axi_aclk),
        .D(s_axi_awid[6]),
        .Q(bid_fifo_rd[6]));
  (* box_type = "PRIMITIVE" *) 
  (* srl_bus_name = "U0/AXI_memory/\\U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM " *) 
  (* srl_name = "U0/AXI_memory/\\U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[6].SRL16E_I " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \FIFO_RAM[6].SRL16E_I 
       (.A0(\Addr_Counters[0].FDRE_I_n_0 ),
        .A1(\Addr_Counters[1].FDRE_I_n_0 ),
        .A2(\Addr_Counters[2].FDRE_I_n_0 ),
        .A3(\Addr_Counters[3].FDRE_I_n_0 ),
        .CE(CI),
        .CLK(s_axi_aclk),
        .D(s_axi_awid[5]),
        .Q(bid_fifo_rd[5]));
  (* box_type = "PRIMITIVE" *) 
  (* srl_bus_name = "U0/AXI_memory/\\U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM " *) 
  (* srl_name = "U0/AXI_memory/\\U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[7].SRL16E_I " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \FIFO_RAM[7].SRL16E_I 
       (.A0(\Addr_Counters[0].FDRE_I_n_0 ),
        .A1(\Addr_Counters[1].FDRE_I_n_0 ),
        .A2(\Addr_Counters[2].FDRE_I_n_0 ),
        .A3(\Addr_Counters[3].FDRE_I_n_0 ),
        .CE(CI),
        .CLK(s_axi_aclk),
        .D(s_axi_awid[4]),
        .Q(bid_fifo_rd[4]));
  (* box_type = "PRIMITIVE" *) 
  (* srl_bus_name = "U0/AXI_memory/\\U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM " *) 
  (* srl_name = "U0/AXI_memory/\\U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[8].SRL16E_I " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \FIFO_RAM[8].SRL16E_I 
       (.A0(\Addr_Counters[0].FDRE_I_n_0 ),
        .A1(\Addr_Counters[1].FDRE_I_n_0 ),
        .A2(\Addr_Counters[2].FDRE_I_n_0 ),
        .A3(\Addr_Counters[3].FDRE_I_n_0 ),
        .CE(CI),
        .CLK(s_axi_aclk),
        .D(s_axi_awid[3]),
        .Q(bid_fifo_rd[3]));
  (* box_type = "PRIMITIVE" *) 
  (* srl_bus_name = "U0/AXI_memory/\\U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM " *) 
  (* srl_name = "U0/AXI_memory/\\U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[9].SRL16E_I " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \FIFO_RAM[9].SRL16E_I 
       (.A0(\Addr_Counters[0].FDRE_I_n_0 ),
        .A1(\Addr_Counters[1].FDRE_I_n_0 ),
        .A2(\Addr_Counters[2].FDRE_I_n_0 ),
        .A3(\Addr_Counters[3].FDRE_I_n_0 ),
        .CE(CI),
        .CLK(s_axi_aclk),
        .D(s_axi_awid[2]),
        .Q(bid_fifo_rd[2]));
  LUT4 #(
    .INIT(16'hD1FF)) 
    \FSM_onehot_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs[2]_i_2 
       (.I0(s_axi_wlast),
        .I1(axi_wdata_full_reg),
        .I2(axi_wr_burst),
        .I3(\GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.clr_bram_we_reg ),
        .O(s_axi_1_wlast));
  LUT6 #(
    .INIT(64'h8F888F880F000000)) 
    \GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.clr_bram_we_i_1 
       (.I0(s_axi_wlast),
        .I1(\GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.clr_bram_we_reg_0 ),
        .I2(s_axi_1_wlast),
        .I3(Arb2AW_Active),
        .I4(axi_wdata_full_reg),
        .I5(s_axi_wvalid),
        .O(bvalid_cnt_inc));
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_bid_int[0]_i_1 
       (.I0(s_axi_awid[0]),
        .I1(bid_gets_fifo_load),
        .I2(bid_fifo_rd[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_bid_int[10]_i_1 
       (.I0(s_axi_awid[10]),
        .I1(bid_gets_fifo_load),
        .I2(bid_fifo_rd[10]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \axi_bid_int[11]_i_1 
       (.I0(\axi_bid_int[11]_i_3_n_0 ),
        .I1(bid_gets_fifo_load),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_bid_int[11]_i_2 
       (.I0(s_axi_awid[11]),
        .I1(bid_gets_fifo_load),
        .I2(bid_fifo_rd[11]),
        .O(D[11]));
  LUT6 #(
    .INIT(64'hAAA8AA20AA20AA20)) 
    \axi_bid_int[11]_i_3 
       (.I0(bid_fifo_not_empty),
        .I1(bid_gets_fifo_load_d1_i_2_n_0),
        .I2(bvalid_cnt_inc),
        .I3(bid_gets_fifo_load_d1),
        .I4(\Addr_Counters[3].XORCY_I_0 ),
        .I5(s_axi_bready),
        .O(\axi_bid_int[11]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_bid_int[1]_i_1 
       (.I0(s_axi_awid[1]),
        .I1(bid_gets_fifo_load),
        .I2(bid_fifo_rd[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_bid_int[2]_i_1 
       (.I0(s_axi_awid[2]),
        .I1(bid_gets_fifo_load),
        .I2(bid_fifo_rd[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_bid_int[3]_i_1 
       (.I0(s_axi_awid[3]),
        .I1(bid_gets_fifo_load),
        .I2(bid_fifo_rd[3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_bid_int[4]_i_1 
       (.I0(s_axi_awid[4]),
        .I1(bid_gets_fifo_load),
        .I2(bid_fifo_rd[4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_bid_int[5]_i_1 
       (.I0(s_axi_awid[5]),
        .I1(bid_gets_fifo_load),
        .I2(bid_fifo_rd[5]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_bid_int[6]_i_1 
       (.I0(s_axi_awid[6]),
        .I1(bid_gets_fifo_load),
        .I2(bid_fifo_rd[6]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_bid_int[7]_i_1 
       (.I0(s_axi_awid[7]),
        .I1(bid_gets_fifo_load),
        .I2(bid_fifo_rd[7]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_bid_int[8]_i_1 
       (.I0(s_axi_awid[8]),
        .I1(bid_gets_fifo_load),
        .I2(bid_fifo_rd[8]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_bid_int[9]_i_1 
       (.I0(s_axi_awid[9]),
        .I1(bid_gets_fifo_load),
        .I2(bid_fifo_rd[9]),
        .O(D[9]));
  LUT6 #(
    .INIT(64'h0000400044004400)) 
    bid_gets_fifo_load_d1_i_1
       (.I0(Data_Exists_DFF_0),
        .I1(Arb2AW_Active),
        .I2(bid_gets_fifo_load_d1_reg),
        .I3(bvalid_cnt_inc),
        .I4(bid_fifo_not_empty),
        .I5(bid_gets_fifo_load_d1_i_2_n_0),
        .O(bid_gets_fifo_load));
  LUT3 #(
    .INIT(8'hFE)) 
    bid_gets_fifo_load_d1_i_2
       (.I0(AW2Arb_BVALID_Cnt[1]),
        .I1(AW2Arb_BVALID_Cnt[2]),
        .I2(AW2Arb_BVALID_Cnt[0]),
        .O(bid_gets_fifo_load_d1_i_2_n_0));
endmodule

(* ORIG_REF_NAME = "TDCchannel" *) 
module system_AXITDC_0_0_TDCchannel
   (Q,
    dinb,
    we,
    rdy,
    led_out,
    trigger_out,
    asyn,
    clk,
    syn,
    \addr_cnt_reg[4] ,
    hit,
    trigger_in);
  output [10:0]Q;
  output [42:0]dinb;
  output [0:0]we;
  output rdy;
  output [2:0]led_out;
  output [10:0]trigger_out;
  output asyn;
  input clk;
  input syn;
  input \addr_cnt_reg[4] ;
  input hit;
  input [10:0]trigger_in;

  wire [3:3]CO;
  wire [10:0]Q;
  wire \addr_cnt_reg[4] ;
  wire asyn;
  wire clk;
  wire control_n_3;
  wire [23:0]count_reg;
  wire [42:0]dinb;
  wire hit;
  wire [2:0]led_out;
  wire [7:0]ones;
  wire rdy;
  wire syn;
  wire [191:0]thermo;
  wire [10:0]trigger_in;
  wire [10:0]trigger_out;
  wire validIn;
  wire validOut;
  wire [0:0]we;

  system_AXITDC_0_0_delayLine Delay_line
       (.D(CO),
        .Q(thermo),
        .clk(clk),
        .hit(hit),
        .hitQ_reg_0(control_n_3),
        .validIn(validIn));
  system_AXITDC_0_0_control control
       (.D(CO),
        .\GEN_CarryChain[47].CARRY4_inst (control_n_3),
        .Q(Q),
        .\addr_cnt_reg[4]_0 (\addr_cnt_reg[4] ),
        .asyn(asyn),
        .clk(clk),
        .count_reg(count_reg),
        .\data_e_reg[7]_0 (ones),
        .dinb(dinb),
        .led_out(led_out),
        .rdy(rdy),
        .syn(syn),
        .trigger_in(trigger_in),
        .trigger_out(trigger_out),
        .validOut(validOut),
        .we(we));
  system_AXITDC_0_0_counter counter
       (.clk(clk),
        .count_reg(count_reg));
  system_AXITDC_0_0_encoder encoder
       (.Q(thermo),
        .clk(clk),
        .\ones_reg[7]_0 (ones),
        .validIn(validIn),
        .validOut(validOut));
endmodule

(* ORIG_REF_NAME = "adderTreeLegacy" *) 
module system_AXITDC_0_0_adderTreeLegacy
   (clk_0,
    sum,
    validIn,
    clk,
    D);
  output clk_0;
  output [7:0]sum;
  input validIn;
  input clk;
  input [95:0]D;

  wire [95:0]D;
  wire clk;
  wire clk_0;
  wire [2:0]p_0_in20_in;
  wire [2:0]p_0_in23_in;
  wire [2:0]p_0_in26_in;
  wire [2:0]p_0_in29_in;
  wire [2:0]p_0_in32_in;
  wire [2:0]p_0_in35_in;
  wire [2:0]p_0_in38_in;
  wire [2:0]p_0_in41_in;
  wire [2:0]p_1_in21_in;
  wire [2:0]p_1_in24_in;
  wire [2:0]p_1_in27_in;
  wire [2:0]p_1_in30_in;
  wire [2:0]p_1_in33_in;
  wire [2:0]p_1_in36_in;
  wire [2:0]p_1_in39_in;
  wire [2:0]p_1_in42_in;
  wire [7:0]sum;
  wire validIn;
  wire \x[0]_i_1_n_0 ;
  wire \x[10]_i_1_n_0 ;
  wire \x[11]_i_1_n_0 ;
  wire \x[12]_i_1_n_0 ;
  wire \x[13]_i_1_n_0 ;
  wire \x[14]_i_1_n_0 ;
  wire \x[15]_i_1_n_0 ;
  wire \x[16]_i_1_n_0 ;
  wire \x[17]_i_1_n_0 ;
  wire \x[18]_i_1_n_0 ;
  wire \x[19]_i_1_n_0 ;
  wire \x[1]_i_1_n_0 ;
  wire \x[20]_i_1_n_0 ;
  wire \x[21]_i_1_n_0 ;
  wire \x[22]_i_1_n_0 ;
  wire \x[23]_i_1_n_0 ;
  wire \x[24]_i_1_n_0 ;
  wire \x[25]_i_1_n_0 ;
  wire \x[26]_i_1_n_0 ;
  wire \x[27]_i_1_n_0 ;
  wire \x[28]_i_1_n_0 ;
  wire \x[29]_i_1_n_0 ;
  wire \x[2]_i_1_n_0 ;
  wire \x[30]_i_1_n_0 ;
  wire \x[31]_i_1_n_0 ;
  wire \x[3]_i_1_n_0 ;
  wire \x[4]_i_1_n_0 ;
  wire \x[5]_i_1_n_0 ;
  wire \x[6]_i_1_n_0 ;
  wire \x[7]_i_1_n_0 ;
  wire \x[8]_i_1_n_0 ;
  wire \x[9]_i_1_n_0 ;
  wire [3:0]x_in022_out;
  wire [3:0]x_in025_out;
  wire [3:0]x_in028_out;
  wire [3:0]x_in031_out;
  wire [3:0]x_in034_out;
  wire [3:0]x_in037_out;
  wire [3:0]x_in040_out;
  wire [3:0]x_in043_out;
  wire \x_reg_n_0_[0] ;
  wire \x_reg_n_0_[10] ;
  wire \x_reg_n_0_[11] ;
  wire \x_reg_n_0_[12] ;
  wire \x_reg_n_0_[13] ;
  wire \x_reg_n_0_[14] ;
  wire \x_reg_n_0_[15] ;
  wire \x_reg_n_0_[16] ;
  wire \x_reg_n_0_[17] ;
  wire \x_reg_n_0_[18] ;
  wire \x_reg_n_0_[19] ;
  wire \x_reg_n_0_[1] ;
  wire \x_reg_n_0_[20] ;
  wire \x_reg_n_0_[21] ;
  wire \x_reg_n_0_[22] ;
  wire \x_reg_n_0_[23] ;
  wire \x_reg_n_0_[24] ;
  wire \x_reg_n_0_[25] ;
  wire \x_reg_n_0_[26] ;
  wire \x_reg_n_0_[27] ;
  wire \x_reg_n_0_[28] ;
  wire \x_reg_n_0_[29] ;
  wire \x_reg_n_0_[2] ;
  wire \x_reg_n_0_[30] ;
  wire \x_reg_n_0_[31] ;
  wire \x_reg_n_0_[32] ;
  wire \x_reg_n_0_[33] ;
  wire \x_reg_n_0_[34] ;
  wire \x_reg_n_0_[35] ;
  wire \x_reg_n_0_[36] ;
  wire \x_reg_n_0_[37] ;
  wire \x_reg_n_0_[38] ;
  wire \x_reg_n_0_[39] ;
  wire \x_reg_n_0_[3] ;
  wire \x_reg_n_0_[40] ;
  wire \x_reg_n_0_[41] ;
  wire \x_reg_n_0_[42] ;
  wire \x_reg_n_0_[43] ;
  wire \x_reg_n_0_[44] ;
  wire \x_reg_n_0_[45] ;
  wire \x_reg_n_0_[46] ;
  wire \x_reg_n_0_[47] ;
  wire \x_reg_n_0_[4] ;
  wire \x_reg_n_0_[5] ;
  wire \x_reg_n_0_[6] ;
  wire \x_reg_n_0_[7] ;
  wire \x_reg_n_0_[8] ;
  wire \x_reg_n_0_[9] ;

  system_AXITDC_0_0_adderTreeLegacy__parameterized0 \RECURSE.NEXT_LEVEL 
       (.D({x_in043_out,x_in040_out,x_in037_out,x_in034_out,x_in031_out,x_in028_out,x_in025_out,x_in022_out,\x[31]_i_1_n_0 ,\x[30]_i_1_n_0 ,\x[29]_i_1_n_0 ,\x[28]_i_1_n_0 ,\x[27]_i_1_n_0 ,\x[26]_i_1_n_0 ,\x[25]_i_1_n_0 ,\x[24]_i_1_n_0 ,\x[23]_i_1_n_0 ,\x[22]_i_1_n_0 ,\x[21]_i_1_n_0 ,\x[20]_i_1_n_0 ,\x[19]_i_1_n_0 ,\x[18]_i_1_n_0 ,\x[17]_i_1_n_0 ,\x[16]_i_1_n_0 ,\x[15]_i_1_n_0 ,\x[14]_i_1_n_0 ,\x[13]_i_1_n_0 ,\x[12]_i_1_n_0 ,\x[11]_i_1_n_0 ,\x[10]_i_1_n_0 ,\x[9]_i_1_n_0 ,\x[8]_i_1_n_0 ,\x[7]_i_1_n_0 ,\x[6]_i_1_n_0 ,\x[5]_i_1_n_0 ,\x[4]_i_1_n_0 ,\x[3]_i_1_n_0 ,\x[2]_i_1_n_0 ,\x[1]_i_1_n_0 ,\x[0]_i_1_n_0 }),
        .clk(clk),
        .clk_0(clk_0),
        .sum(sum),
        .validIn(validIn));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x[0]_i_1 
       (.I0(\x_reg_n_0_[0] ),
        .I1(\x_reg_n_0_[3] ),
        .O(\x[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF880077F077FF880)) 
    \x[10]_i_1 
       (.I0(\x_reg_n_0_[15] ),
        .I1(\x_reg_n_0_[12] ),
        .I2(\x_reg_n_0_[13] ),
        .I3(\x_reg_n_0_[16] ),
        .I4(\x_reg_n_0_[17] ),
        .I5(\x_reg_n_0_[14] ),
        .O(\x[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE888E8888888)) 
    \x[11]_i_1 
       (.I0(\x_reg_n_0_[17] ),
        .I1(\x_reg_n_0_[14] ),
        .I2(\x_reg_n_0_[15] ),
        .I3(\x_reg_n_0_[12] ),
        .I4(\x_reg_n_0_[13] ),
        .I5(\x_reg_n_0_[16] ),
        .O(\x[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x[12]_i_1 
       (.I0(\x_reg_n_0_[18] ),
        .I1(\x_reg_n_0_[21] ),
        .O(\x[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \x[13]_i_1 
       (.I0(\x_reg_n_0_[18] ),
        .I1(\x_reg_n_0_[21] ),
        .I2(\x_reg_n_0_[22] ),
        .I3(\x_reg_n_0_[19] ),
        .O(\x[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF880077F077FF880)) 
    \x[14]_i_1 
       (.I0(\x_reg_n_0_[21] ),
        .I1(\x_reg_n_0_[18] ),
        .I2(\x_reg_n_0_[19] ),
        .I3(\x_reg_n_0_[22] ),
        .I4(\x_reg_n_0_[23] ),
        .I5(\x_reg_n_0_[20] ),
        .O(\x[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE888E8888888)) 
    \x[15]_i_1 
       (.I0(\x_reg_n_0_[23] ),
        .I1(\x_reg_n_0_[20] ),
        .I2(\x_reg_n_0_[21] ),
        .I3(\x_reg_n_0_[18] ),
        .I4(\x_reg_n_0_[19] ),
        .I5(\x_reg_n_0_[22] ),
        .O(\x[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x[16]_i_1 
       (.I0(\x_reg_n_0_[24] ),
        .I1(\x_reg_n_0_[27] ),
        .O(\x[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \x[17]_i_1 
       (.I0(\x_reg_n_0_[24] ),
        .I1(\x_reg_n_0_[27] ),
        .I2(\x_reg_n_0_[28] ),
        .I3(\x_reg_n_0_[25] ),
        .O(\x[17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF880077F077FF880)) 
    \x[18]_i_1 
       (.I0(\x_reg_n_0_[27] ),
        .I1(\x_reg_n_0_[24] ),
        .I2(\x_reg_n_0_[25] ),
        .I3(\x_reg_n_0_[28] ),
        .I4(\x_reg_n_0_[29] ),
        .I5(\x_reg_n_0_[26] ),
        .O(\x[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE888E8888888)) 
    \x[19]_i_1 
       (.I0(\x_reg_n_0_[29] ),
        .I1(\x_reg_n_0_[26] ),
        .I2(\x_reg_n_0_[27] ),
        .I3(\x_reg_n_0_[24] ),
        .I4(\x_reg_n_0_[25] ),
        .I5(\x_reg_n_0_[28] ),
        .O(\x[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \x[1]_i_1 
       (.I0(\x_reg_n_0_[0] ),
        .I1(\x_reg_n_0_[3] ),
        .I2(\x_reg_n_0_[4] ),
        .I3(\x_reg_n_0_[1] ),
        .O(\x[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x[20]_i_1 
       (.I0(\x_reg_n_0_[30] ),
        .I1(\x_reg_n_0_[33] ),
        .O(\x[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \x[21]_i_1 
       (.I0(\x_reg_n_0_[30] ),
        .I1(\x_reg_n_0_[33] ),
        .I2(\x_reg_n_0_[34] ),
        .I3(\x_reg_n_0_[31] ),
        .O(\x[21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF880077F077FF880)) 
    \x[22]_i_1 
       (.I0(\x_reg_n_0_[33] ),
        .I1(\x_reg_n_0_[30] ),
        .I2(\x_reg_n_0_[31] ),
        .I3(\x_reg_n_0_[34] ),
        .I4(\x_reg_n_0_[35] ),
        .I5(\x_reg_n_0_[32] ),
        .O(\x[22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE888E8888888)) 
    \x[23]_i_1 
       (.I0(\x_reg_n_0_[35] ),
        .I1(\x_reg_n_0_[32] ),
        .I2(\x_reg_n_0_[33] ),
        .I3(\x_reg_n_0_[30] ),
        .I4(\x_reg_n_0_[31] ),
        .I5(\x_reg_n_0_[34] ),
        .O(\x[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x[24]_i_1 
       (.I0(\x_reg_n_0_[36] ),
        .I1(\x_reg_n_0_[39] ),
        .O(\x[24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \x[25]_i_1 
       (.I0(\x_reg_n_0_[36] ),
        .I1(\x_reg_n_0_[39] ),
        .I2(\x_reg_n_0_[40] ),
        .I3(\x_reg_n_0_[37] ),
        .O(\x[25]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF880077F077FF880)) 
    \x[26]_i_1 
       (.I0(\x_reg_n_0_[39] ),
        .I1(\x_reg_n_0_[36] ),
        .I2(\x_reg_n_0_[37] ),
        .I3(\x_reg_n_0_[40] ),
        .I4(\x_reg_n_0_[41] ),
        .I5(\x_reg_n_0_[38] ),
        .O(\x[26]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE888E8888888)) 
    \x[27]_i_1 
       (.I0(\x_reg_n_0_[41] ),
        .I1(\x_reg_n_0_[38] ),
        .I2(\x_reg_n_0_[39] ),
        .I3(\x_reg_n_0_[36] ),
        .I4(\x_reg_n_0_[37] ),
        .I5(\x_reg_n_0_[40] ),
        .O(\x[27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x[28]_i_1 
       (.I0(\x_reg_n_0_[42] ),
        .I1(\x_reg_n_0_[45] ),
        .O(\x[28]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \x[29]_i_1 
       (.I0(\x_reg_n_0_[42] ),
        .I1(\x_reg_n_0_[45] ),
        .I2(\x_reg_n_0_[46] ),
        .I3(\x_reg_n_0_[43] ),
        .O(\x[29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF880077F077FF880)) 
    \x[2]_i_1 
       (.I0(\x_reg_n_0_[3] ),
        .I1(\x_reg_n_0_[0] ),
        .I2(\x_reg_n_0_[1] ),
        .I3(\x_reg_n_0_[4] ),
        .I4(\x_reg_n_0_[5] ),
        .I5(\x_reg_n_0_[2] ),
        .O(\x[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF880077F077FF880)) 
    \x[30]_i_1 
       (.I0(\x_reg_n_0_[45] ),
        .I1(\x_reg_n_0_[42] ),
        .I2(\x_reg_n_0_[43] ),
        .I3(\x_reg_n_0_[46] ),
        .I4(\x_reg_n_0_[47] ),
        .I5(\x_reg_n_0_[44] ),
        .O(\x[30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE888E8888888)) 
    \x[31]_i_1 
       (.I0(\x_reg_n_0_[47] ),
        .I1(\x_reg_n_0_[44] ),
        .I2(\x_reg_n_0_[45] ),
        .I3(\x_reg_n_0_[42] ),
        .I4(\x_reg_n_0_[43] ),
        .I5(\x_reg_n_0_[46] ),
        .O(\x[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x[32]_i_1 
       (.I0(p_1_in21_in[0]),
        .I1(p_0_in20_in[0]),
        .O(x_in022_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \x[33]_i_1 
       (.I0(p_1_in21_in[0]),
        .I1(p_0_in20_in[0]),
        .I2(p_0_in20_in[1]),
        .I3(p_1_in21_in[1]),
        .O(x_in022_out[1]));
  LUT6 #(
    .INIT(64'hF880077F077FF880)) 
    \x[34]_i_1 
       (.I0(p_0_in20_in[0]),
        .I1(p_1_in21_in[0]),
        .I2(p_1_in21_in[1]),
        .I3(p_0_in20_in[1]),
        .I4(p_0_in20_in[2]),
        .I5(p_1_in21_in[2]),
        .O(x_in022_out[2]));
  LUT6 #(
    .INIT(64'hEEEEE888E8888888)) 
    \x[35]_i_1 
       (.I0(p_0_in20_in[2]),
        .I1(p_1_in21_in[2]),
        .I2(p_0_in20_in[0]),
        .I3(p_1_in21_in[0]),
        .I4(p_1_in21_in[1]),
        .I5(p_0_in20_in[1]),
        .O(x_in022_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x[36]_i_1 
       (.I0(p_1_in24_in[0]),
        .I1(p_0_in23_in[0]),
        .O(x_in025_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \x[37]_i_1 
       (.I0(p_1_in24_in[0]),
        .I1(p_0_in23_in[0]),
        .I2(p_0_in23_in[1]),
        .I3(p_1_in24_in[1]),
        .O(x_in025_out[1]));
  LUT6 #(
    .INIT(64'hF880077F077FF880)) 
    \x[38]_i_1 
       (.I0(p_0_in23_in[0]),
        .I1(p_1_in24_in[0]),
        .I2(p_1_in24_in[1]),
        .I3(p_0_in23_in[1]),
        .I4(p_0_in23_in[2]),
        .I5(p_1_in24_in[2]),
        .O(x_in025_out[2]));
  LUT6 #(
    .INIT(64'hEEEEE888E8888888)) 
    \x[39]_i_1 
       (.I0(p_0_in23_in[2]),
        .I1(p_1_in24_in[2]),
        .I2(p_0_in23_in[0]),
        .I3(p_1_in24_in[0]),
        .I4(p_1_in24_in[1]),
        .I5(p_0_in23_in[1]),
        .O(x_in025_out[3]));
  LUT6 #(
    .INIT(64'hEEEEE888E8888888)) 
    \x[3]_i_1 
       (.I0(\x_reg_n_0_[5] ),
        .I1(\x_reg_n_0_[2] ),
        .I2(\x_reg_n_0_[3] ),
        .I3(\x_reg_n_0_[0] ),
        .I4(\x_reg_n_0_[1] ),
        .I5(\x_reg_n_0_[4] ),
        .O(\x[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x[40]_i_1 
       (.I0(p_1_in27_in[0]),
        .I1(p_0_in26_in[0]),
        .O(x_in028_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \x[41]_i_1 
       (.I0(p_1_in27_in[0]),
        .I1(p_0_in26_in[0]),
        .I2(p_0_in26_in[1]),
        .I3(p_1_in27_in[1]),
        .O(x_in028_out[1]));
  LUT6 #(
    .INIT(64'hF880077F077FF880)) 
    \x[42]_i_1 
       (.I0(p_0_in26_in[0]),
        .I1(p_1_in27_in[0]),
        .I2(p_1_in27_in[1]),
        .I3(p_0_in26_in[1]),
        .I4(p_0_in26_in[2]),
        .I5(p_1_in27_in[2]),
        .O(x_in028_out[2]));
  LUT6 #(
    .INIT(64'hEEEEE888E8888888)) 
    \x[43]_i_1 
       (.I0(p_0_in26_in[2]),
        .I1(p_1_in27_in[2]),
        .I2(p_0_in26_in[0]),
        .I3(p_1_in27_in[0]),
        .I4(p_1_in27_in[1]),
        .I5(p_0_in26_in[1]),
        .O(x_in028_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x[44]_i_1 
       (.I0(p_1_in30_in[0]),
        .I1(p_0_in29_in[0]),
        .O(x_in031_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \x[45]_i_1 
       (.I0(p_1_in30_in[0]),
        .I1(p_0_in29_in[0]),
        .I2(p_0_in29_in[1]),
        .I3(p_1_in30_in[1]),
        .O(x_in031_out[1]));
  LUT6 #(
    .INIT(64'hF880077F077FF880)) 
    \x[46]_i_1 
       (.I0(p_0_in29_in[0]),
        .I1(p_1_in30_in[0]),
        .I2(p_1_in30_in[1]),
        .I3(p_0_in29_in[1]),
        .I4(p_0_in29_in[2]),
        .I5(p_1_in30_in[2]),
        .O(x_in031_out[2]));
  LUT6 #(
    .INIT(64'hEEEEE888E8888888)) 
    \x[47]_i_1 
       (.I0(p_0_in29_in[2]),
        .I1(p_1_in30_in[2]),
        .I2(p_0_in29_in[0]),
        .I3(p_1_in30_in[0]),
        .I4(p_1_in30_in[1]),
        .I5(p_0_in29_in[1]),
        .O(x_in031_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x[48]_i_1 
       (.I0(p_1_in33_in[0]),
        .I1(p_0_in32_in[0]),
        .O(x_in034_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \x[49]_i_1 
       (.I0(p_1_in33_in[0]),
        .I1(p_0_in32_in[0]),
        .I2(p_0_in32_in[1]),
        .I3(p_1_in33_in[1]),
        .O(x_in034_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x[4]_i_1 
       (.I0(\x_reg_n_0_[6] ),
        .I1(\x_reg_n_0_[9] ),
        .O(\x[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF880077F077FF880)) 
    \x[50]_i_1 
       (.I0(p_0_in32_in[0]),
        .I1(p_1_in33_in[0]),
        .I2(p_1_in33_in[1]),
        .I3(p_0_in32_in[1]),
        .I4(p_0_in32_in[2]),
        .I5(p_1_in33_in[2]),
        .O(x_in034_out[2]));
  LUT6 #(
    .INIT(64'hEEEEE888E8888888)) 
    \x[51]_i_1 
       (.I0(p_0_in32_in[2]),
        .I1(p_1_in33_in[2]),
        .I2(p_0_in32_in[0]),
        .I3(p_1_in33_in[0]),
        .I4(p_1_in33_in[1]),
        .I5(p_0_in32_in[1]),
        .O(x_in034_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x[52]_i_1 
       (.I0(p_1_in36_in[0]),
        .I1(p_0_in35_in[0]),
        .O(x_in037_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \x[53]_i_1 
       (.I0(p_1_in36_in[0]),
        .I1(p_0_in35_in[0]),
        .I2(p_0_in35_in[1]),
        .I3(p_1_in36_in[1]),
        .O(x_in037_out[1]));
  LUT6 #(
    .INIT(64'hF880077F077FF880)) 
    \x[54]_i_1 
       (.I0(p_0_in35_in[0]),
        .I1(p_1_in36_in[0]),
        .I2(p_1_in36_in[1]),
        .I3(p_0_in35_in[1]),
        .I4(p_0_in35_in[2]),
        .I5(p_1_in36_in[2]),
        .O(x_in037_out[2]));
  LUT6 #(
    .INIT(64'hEEEEE888E8888888)) 
    \x[55]_i_1 
       (.I0(p_0_in35_in[2]),
        .I1(p_1_in36_in[2]),
        .I2(p_0_in35_in[0]),
        .I3(p_1_in36_in[0]),
        .I4(p_1_in36_in[1]),
        .I5(p_0_in35_in[1]),
        .O(x_in037_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x[56]_i_1 
       (.I0(p_1_in39_in[0]),
        .I1(p_0_in38_in[0]),
        .O(x_in040_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \x[57]_i_1 
       (.I0(p_1_in39_in[0]),
        .I1(p_0_in38_in[0]),
        .I2(p_0_in38_in[1]),
        .I3(p_1_in39_in[1]),
        .O(x_in040_out[1]));
  LUT6 #(
    .INIT(64'hF880077F077FF880)) 
    \x[58]_i_1 
       (.I0(p_0_in38_in[0]),
        .I1(p_1_in39_in[0]),
        .I2(p_1_in39_in[1]),
        .I3(p_0_in38_in[1]),
        .I4(p_0_in38_in[2]),
        .I5(p_1_in39_in[2]),
        .O(x_in040_out[2]));
  LUT6 #(
    .INIT(64'hEEEEE888E8888888)) 
    \x[59]_i_1 
       (.I0(p_0_in38_in[2]),
        .I1(p_1_in39_in[2]),
        .I2(p_0_in38_in[0]),
        .I3(p_1_in39_in[0]),
        .I4(p_1_in39_in[1]),
        .I5(p_0_in38_in[1]),
        .O(x_in040_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \x[5]_i_1 
       (.I0(\x_reg_n_0_[6] ),
        .I1(\x_reg_n_0_[9] ),
        .I2(\x_reg_n_0_[10] ),
        .I3(\x_reg_n_0_[7] ),
        .O(\x[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x[60]_i_1 
       (.I0(p_1_in42_in[0]),
        .I1(p_0_in41_in[0]),
        .O(x_in043_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \x[61]_i_1 
       (.I0(p_1_in42_in[0]),
        .I1(p_0_in41_in[0]),
        .I2(p_0_in41_in[1]),
        .I3(p_1_in42_in[1]),
        .O(x_in043_out[1]));
  LUT6 #(
    .INIT(64'hF880077F077FF880)) 
    \x[62]_i_1 
       (.I0(p_0_in41_in[0]),
        .I1(p_1_in42_in[0]),
        .I2(p_1_in42_in[1]),
        .I3(p_0_in41_in[1]),
        .I4(p_0_in41_in[2]),
        .I5(p_1_in42_in[2]),
        .O(x_in043_out[2]));
  LUT6 #(
    .INIT(64'hEEEEE888E8888888)) 
    \x[63]_i_1 
       (.I0(p_0_in41_in[2]),
        .I1(p_1_in42_in[2]),
        .I2(p_0_in41_in[0]),
        .I3(p_1_in42_in[0]),
        .I4(p_1_in42_in[1]),
        .I5(p_0_in41_in[1]),
        .O(x_in043_out[3]));
  LUT6 #(
    .INIT(64'hF880077F077FF880)) 
    \x[6]_i_1 
       (.I0(\x_reg_n_0_[9] ),
        .I1(\x_reg_n_0_[6] ),
        .I2(\x_reg_n_0_[7] ),
        .I3(\x_reg_n_0_[10] ),
        .I4(\x_reg_n_0_[11] ),
        .I5(\x_reg_n_0_[8] ),
        .O(\x[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE888E8888888)) 
    \x[7]_i_1 
       (.I0(\x_reg_n_0_[11] ),
        .I1(\x_reg_n_0_[8] ),
        .I2(\x_reg_n_0_[9] ),
        .I3(\x_reg_n_0_[6] ),
        .I4(\x_reg_n_0_[7] ),
        .I5(\x_reg_n_0_[10] ),
        .O(\x[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x[8]_i_1 
       (.I0(\x_reg_n_0_[12] ),
        .I1(\x_reg_n_0_[15] ),
        .O(\x[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \x[9]_i_1 
       (.I0(\x_reg_n_0_[12] ),
        .I1(\x_reg_n_0_[15] ),
        .I2(\x_reg_n_0_[16] ),
        .I3(\x_reg_n_0_[13] ),
        .O(\x[9]_i_1_n_0 ));
  FDRE \x_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(\x_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \x_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(D[10]),
        .Q(\x_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \x_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(D[11]),
        .Q(\x_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \x_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(D[12]),
        .Q(\x_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \x_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(D[13]),
        .Q(\x_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \x_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(D[14]),
        .Q(\x_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \x_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(D[15]),
        .Q(\x_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \x_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(D[16]),
        .Q(\x_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \x_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(D[17]),
        .Q(\x_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \x_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(D[18]),
        .Q(\x_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \x_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(D[19]),
        .Q(\x_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \x_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(\x_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \x_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(D[20]),
        .Q(\x_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \x_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(D[21]),
        .Q(\x_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \x_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(D[22]),
        .Q(\x_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \x_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(D[23]),
        .Q(\x_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \x_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(D[24]),
        .Q(\x_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \x_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(D[25]),
        .Q(\x_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \x_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(D[26]),
        .Q(\x_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \x_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(D[27]),
        .Q(\x_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \x_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(D[28]),
        .Q(\x_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \x_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(D[29]),
        .Q(\x_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \x_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(\x_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \x_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(D[30]),
        .Q(\x_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \x_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(D[31]),
        .Q(\x_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \x_reg[32] 
       (.C(clk),
        .CE(1'b1),
        .D(D[32]),
        .Q(\x_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \x_reg[33] 
       (.C(clk),
        .CE(1'b1),
        .D(D[33]),
        .Q(\x_reg_n_0_[33] ),
        .R(1'b0));
  FDRE \x_reg[34] 
       (.C(clk),
        .CE(1'b1),
        .D(D[34]),
        .Q(\x_reg_n_0_[34] ),
        .R(1'b0));
  FDRE \x_reg[35] 
       (.C(clk),
        .CE(1'b1),
        .D(D[35]),
        .Q(\x_reg_n_0_[35] ),
        .R(1'b0));
  FDRE \x_reg[36] 
       (.C(clk),
        .CE(1'b1),
        .D(D[36]),
        .Q(\x_reg_n_0_[36] ),
        .R(1'b0));
  FDRE \x_reg[37] 
       (.C(clk),
        .CE(1'b1),
        .D(D[37]),
        .Q(\x_reg_n_0_[37] ),
        .R(1'b0));
  FDRE \x_reg[38] 
       (.C(clk),
        .CE(1'b1),
        .D(D[38]),
        .Q(\x_reg_n_0_[38] ),
        .R(1'b0));
  FDRE \x_reg[39] 
       (.C(clk),
        .CE(1'b1),
        .D(D[39]),
        .Q(\x_reg_n_0_[39] ),
        .R(1'b0));
  FDRE \x_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(\x_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \x_reg[40] 
       (.C(clk),
        .CE(1'b1),
        .D(D[40]),
        .Q(\x_reg_n_0_[40] ),
        .R(1'b0));
  FDRE \x_reg[41] 
       (.C(clk),
        .CE(1'b1),
        .D(D[41]),
        .Q(\x_reg_n_0_[41] ),
        .R(1'b0));
  FDRE \x_reg[42] 
       (.C(clk),
        .CE(1'b1),
        .D(D[42]),
        .Q(\x_reg_n_0_[42] ),
        .R(1'b0));
  FDRE \x_reg[43] 
       (.C(clk),
        .CE(1'b1),
        .D(D[43]),
        .Q(\x_reg_n_0_[43] ),
        .R(1'b0));
  FDRE \x_reg[44] 
       (.C(clk),
        .CE(1'b1),
        .D(D[44]),
        .Q(\x_reg_n_0_[44] ),
        .R(1'b0));
  FDRE \x_reg[45] 
       (.C(clk),
        .CE(1'b1),
        .D(D[45]),
        .Q(\x_reg_n_0_[45] ),
        .R(1'b0));
  FDRE \x_reg[46] 
       (.C(clk),
        .CE(1'b1),
        .D(D[46]),
        .Q(\x_reg_n_0_[46] ),
        .R(1'b0));
  FDRE \x_reg[47] 
       (.C(clk),
        .CE(1'b1),
        .D(D[47]),
        .Q(\x_reg_n_0_[47] ),
        .R(1'b0));
  FDRE \x_reg[48] 
       (.C(clk),
        .CE(1'b1),
        .D(D[48]),
        .Q(p_1_in21_in[0]),
        .R(1'b0));
  FDRE \x_reg[49] 
       (.C(clk),
        .CE(1'b1),
        .D(D[49]),
        .Q(p_1_in21_in[1]),
        .R(1'b0));
  FDRE \x_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(\x_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \x_reg[50] 
       (.C(clk),
        .CE(1'b1),
        .D(D[50]),
        .Q(p_1_in21_in[2]),
        .R(1'b0));
  FDRE \x_reg[51] 
       (.C(clk),
        .CE(1'b1),
        .D(D[51]),
        .Q(p_0_in20_in[0]),
        .R(1'b0));
  FDRE \x_reg[52] 
       (.C(clk),
        .CE(1'b1),
        .D(D[52]),
        .Q(p_0_in20_in[1]),
        .R(1'b0));
  FDRE \x_reg[53] 
       (.C(clk),
        .CE(1'b1),
        .D(D[53]),
        .Q(p_0_in20_in[2]),
        .R(1'b0));
  FDRE \x_reg[54] 
       (.C(clk),
        .CE(1'b1),
        .D(D[54]),
        .Q(p_1_in24_in[0]),
        .R(1'b0));
  FDRE \x_reg[55] 
       (.C(clk),
        .CE(1'b1),
        .D(D[55]),
        .Q(p_1_in24_in[1]),
        .R(1'b0));
  FDRE \x_reg[56] 
       (.C(clk),
        .CE(1'b1),
        .D(D[56]),
        .Q(p_1_in24_in[2]),
        .R(1'b0));
  FDRE \x_reg[57] 
       (.C(clk),
        .CE(1'b1),
        .D(D[57]),
        .Q(p_0_in23_in[0]),
        .R(1'b0));
  FDRE \x_reg[58] 
       (.C(clk),
        .CE(1'b1),
        .D(D[58]),
        .Q(p_0_in23_in[1]),
        .R(1'b0));
  FDRE \x_reg[59] 
       (.C(clk),
        .CE(1'b1),
        .D(D[59]),
        .Q(p_0_in23_in[2]),
        .R(1'b0));
  FDRE \x_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(\x_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \x_reg[60] 
       (.C(clk),
        .CE(1'b1),
        .D(D[60]),
        .Q(p_1_in27_in[0]),
        .R(1'b0));
  FDRE \x_reg[61] 
       (.C(clk),
        .CE(1'b1),
        .D(D[61]),
        .Q(p_1_in27_in[1]),
        .R(1'b0));
  FDRE \x_reg[62] 
       (.C(clk),
        .CE(1'b1),
        .D(D[62]),
        .Q(p_1_in27_in[2]),
        .R(1'b0));
  FDRE \x_reg[63] 
       (.C(clk),
        .CE(1'b1),
        .D(D[63]),
        .Q(p_0_in26_in[0]),
        .R(1'b0));
  FDRE \x_reg[64] 
       (.C(clk),
        .CE(1'b1),
        .D(D[64]),
        .Q(p_0_in26_in[1]),
        .R(1'b0));
  FDRE \x_reg[65] 
       (.C(clk),
        .CE(1'b1),
        .D(D[65]),
        .Q(p_0_in26_in[2]),
        .R(1'b0));
  FDRE \x_reg[66] 
       (.C(clk),
        .CE(1'b1),
        .D(D[66]),
        .Q(p_1_in30_in[0]),
        .R(1'b0));
  FDRE \x_reg[67] 
       (.C(clk),
        .CE(1'b1),
        .D(D[67]),
        .Q(p_1_in30_in[1]),
        .R(1'b0));
  FDRE \x_reg[68] 
       (.C(clk),
        .CE(1'b1),
        .D(D[68]),
        .Q(p_1_in30_in[2]),
        .R(1'b0));
  FDRE \x_reg[69] 
       (.C(clk),
        .CE(1'b1),
        .D(D[69]),
        .Q(p_0_in29_in[0]),
        .R(1'b0));
  FDRE \x_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(\x_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \x_reg[70] 
       (.C(clk),
        .CE(1'b1),
        .D(D[70]),
        .Q(p_0_in29_in[1]),
        .R(1'b0));
  FDRE \x_reg[71] 
       (.C(clk),
        .CE(1'b1),
        .D(D[71]),
        .Q(p_0_in29_in[2]),
        .R(1'b0));
  FDRE \x_reg[72] 
       (.C(clk),
        .CE(1'b1),
        .D(D[72]),
        .Q(p_1_in33_in[0]),
        .R(1'b0));
  FDRE \x_reg[73] 
       (.C(clk),
        .CE(1'b1),
        .D(D[73]),
        .Q(p_1_in33_in[1]),
        .R(1'b0));
  FDRE \x_reg[74] 
       (.C(clk),
        .CE(1'b1),
        .D(D[74]),
        .Q(p_1_in33_in[2]),
        .R(1'b0));
  FDRE \x_reg[75] 
       (.C(clk),
        .CE(1'b1),
        .D(D[75]),
        .Q(p_0_in32_in[0]),
        .R(1'b0));
  FDRE \x_reg[76] 
       (.C(clk),
        .CE(1'b1),
        .D(D[76]),
        .Q(p_0_in32_in[1]),
        .R(1'b0));
  FDRE \x_reg[77] 
       (.C(clk),
        .CE(1'b1),
        .D(D[77]),
        .Q(p_0_in32_in[2]),
        .R(1'b0));
  FDRE \x_reg[78] 
       (.C(clk),
        .CE(1'b1),
        .D(D[78]),
        .Q(p_1_in36_in[0]),
        .R(1'b0));
  FDRE \x_reg[79] 
       (.C(clk),
        .CE(1'b1),
        .D(D[79]),
        .Q(p_1_in36_in[1]),
        .R(1'b0));
  FDRE \x_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(D[7]),
        .Q(\x_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \x_reg[80] 
       (.C(clk),
        .CE(1'b1),
        .D(D[80]),
        .Q(p_1_in36_in[2]),
        .R(1'b0));
  FDRE \x_reg[81] 
       (.C(clk),
        .CE(1'b1),
        .D(D[81]),
        .Q(p_0_in35_in[0]),
        .R(1'b0));
  FDRE \x_reg[82] 
       (.C(clk),
        .CE(1'b1),
        .D(D[82]),
        .Q(p_0_in35_in[1]),
        .R(1'b0));
  FDRE \x_reg[83] 
       (.C(clk),
        .CE(1'b1),
        .D(D[83]),
        .Q(p_0_in35_in[2]),
        .R(1'b0));
  FDRE \x_reg[84] 
       (.C(clk),
        .CE(1'b1),
        .D(D[84]),
        .Q(p_1_in39_in[0]),
        .R(1'b0));
  FDRE \x_reg[85] 
       (.C(clk),
        .CE(1'b1),
        .D(D[85]),
        .Q(p_1_in39_in[1]),
        .R(1'b0));
  FDRE \x_reg[86] 
       (.C(clk),
        .CE(1'b1),
        .D(D[86]),
        .Q(p_1_in39_in[2]),
        .R(1'b0));
  FDRE \x_reg[87] 
       (.C(clk),
        .CE(1'b1),
        .D(D[87]),
        .Q(p_0_in38_in[0]),
        .R(1'b0));
  FDRE \x_reg[88] 
       (.C(clk),
        .CE(1'b1),
        .D(D[88]),
        .Q(p_0_in38_in[1]),
        .R(1'b0));
  FDRE \x_reg[89] 
       (.C(clk),
        .CE(1'b1),
        .D(D[89]),
        .Q(p_0_in38_in[2]),
        .R(1'b0));
  FDRE \x_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(D[8]),
        .Q(\x_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \x_reg[90] 
       (.C(clk),
        .CE(1'b1),
        .D(D[90]),
        .Q(p_1_in42_in[0]),
        .R(1'b0));
  FDRE \x_reg[91] 
       (.C(clk),
        .CE(1'b1),
        .D(D[91]),
        .Q(p_1_in42_in[1]),
        .R(1'b0));
  FDRE \x_reg[92] 
       (.C(clk),
        .CE(1'b1),
        .D(D[92]),
        .Q(p_1_in42_in[2]),
        .R(1'b0));
  FDRE \x_reg[93] 
       (.C(clk),
        .CE(1'b1),
        .D(D[93]),
        .Q(p_0_in41_in[0]),
        .R(1'b0));
  FDRE \x_reg[94] 
       (.C(clk),
        .CE(1'b1),
        .D(D[94]),
        .Q(p_0_in41_in[1]),
        .R(1'b0));
  FDRE \x_reg[95] 
       (.C(clk),
        .CE(1'b1),
        .D(D[95]),
        .Q(p_0_in41_in[2]),
        .R(1'b0));
  FDRE \x_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(D[9]),
        .Q(\x_reg_n_0_[9] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "adderTreeLegacy" *) 
module system_AXITDC_0_0_adderTreeLegacy__parameterized0
   (clk_0,
    sum,
    validIn,
    clk,
    D);
  output clk_0;
  output [7:0]sum;
  input validIn;
  input clk;
  input [63:0]D;

  wire [63:0]D;
  wire clk;
  wire clk_0;
  wire [3:0]p_0_in11_in;
  wire [3:0]p_0_in14_in;
  wire [3:0]p_0_in17_in;
  wire [3:0]p_0_in8_in;
  wire [3:0]p_1_in12_in;
  wire [3:0]p_1_in15_in;
  wire [3:0]p_1_in18_in;
  wire [3:0]p_1_in9_in;
  wire [7:0]sum;
  wire validIn;
  wire \x[0]_i_1_n_0 ;
  wire \x[1]_i_1_n_0 ;
  wire \x[2]_i_1_n_0 ;
  wire \x[3]_i_1_n_0 ;
  wire \x[4]_i_1_n_0 ;
  wire \x[4]_i_2_n_0 ;
  wire [4:0]x_in010_out;
  wire [4:0]x_in013_out;
  wire [4:0]x_in016_out;
  wire [4:0]x_in019_out;
  wire \x_in0_inferred__0/x[5]_i_1_n_0 ;
  wire \x_in0_inferred__0/x[6]_i_1_n_0 ;
  wire \x_in0_inferred__0/x[7]_i_1_n_0 ;
  wire \x_in0_inferred__0/x[8]_i_1_n_0 ;
  wire \x_in0_inferred__0/x[9]_i_1_n_0 ;
  wire \x_in0_inferred__0/x[9]_i_2_n_0 ;
  wire \x_in0_inferred__1/x[10]_i_1_n_0 ;
  wire \x_in0_inferred__1/x[11]_i_1_n_0 ;
  wire \x_in0_inferred__1/x[12]_i_1_n_0 ;
  wire \x_in0_inferred__1/x[13]_i_1_n_0 ;
  wire \x_in0_inferred__1/x[14]_i_1_n_0 ;
  wire \x_in0_inferred__1/x[14]_i_2_n_0 ;
  wire \x_in0_inferred__2/x[15]_i_1_n_0 ;
  wire \x_in0_inferred__2/x[16]_i_1_n_0 ;
  wire \x_in0_inferred__2/x[17]_i_1_n_0 ;
  wire \x_in0_inferred__2/x[18]_i_1_n_0 ;
  wire \x_in0_inferred__2/x[19]_i_1_n_0 ;
  wire \x_in0_inferred__2/x[19]_i_2_n_0 ;
  wire \x_in0_inferred__3/x[24]_i_2_n_0 ;
  wire \x_in0_inferred__4/x[29]_i_2_n_0 ;
  wire \x_in0_inferred__5/x[34]_i_2_n_0 ;
  wire \x_in0_inferred__6/x[39]_i_2_n_0 ;
  wire \x_reg_n_0_[0] ;
  wire \x_reg_n_0_[10] ;
  wire \x_reg_n_0_[11] ;
  wire \x_reg_n_0_[12] ;
  wire \x_reg_n_0_[13] ;
  wire \x_reg_n_0_[14] ;
  wire \x_reg_n_0_[15] ;
  wire \x_reg_n_0_[16] ;
  wire \x_reg_n_0_[17] ;
  wire \x_reg_n_0_[18] ;
  wire \x_reg_n_0_[19] ;
  wire \x_reg_n_0_[1] ;
  wire \x_reg_n_0_[20] ;
  wire \x_reg_n_0_[21] ;
  wire \x_reg_n_0_[22] ;
  wire \x_reg_n_0_[23] ;
  wire \x_reg_n_0_[24] ;
  wire \x_reg_n_0_[25] ;
  wire \x_reg_n_0_[26] ;
  wire \x_reg_n_0_[27] ;
  wire \x_reg_n_0_[28] ;
  wire \x_reg_n_0_[29] ;
  wire \x_reg_n_0_[2] ;
  wire \x_reg_n_0_[30] ;
  wire \x_reg_n_0_[31] ;
  wire \x_reg_n_0_[3] ;
  wire \x_reg_n_0_[4] ;
  wire \x_reg_n_0_[5] ;
  wire \x_reg_n_0_[6] ;
  wire \x_reg_n_0_[7] ;
  wire \x_reg_n_0_[8] ;
  wire \x_reg_n_0_[9] ;

  system_AXITDC_0_0_adderTreeLegacy__parameterized1 \RECURSE.NEXT_LEVEL 
       (.D({x_in019_out,x_in016_out,x_in013_out,x_in010_out,\x_in0_inferred__2/x[19]_i_1_n_0 ,\x_in0_inferred__2/x[18]_i_1_n_0 ,\x_in0_inferred__2/x[17]_i_1_n_0 ,\x_in0_inferred__2/x[16]_i_1_n_0 ,\x_in0_inferred__2/x[15]_i_1_n_0 ,\x_in0_inferred__1/x[14]_i_1_n_0 ,\x_in0_inferred__1/x[13]_i_1_n_0 ,\x_in0_inferred__1/x[12]_i_1_n_0 ,\x_in0_inferred__1/x[11]_i_1_n_0 ,\x_in0_inferred__1/x[10]_i_1_n_0 ,\x_in0_inferred__0/x[9]_i_1_n_0 ,\x_in0_inferred__0/x[8]_i_1_n_0 ,\x_in0_inferred__0/x[7]_i_1_n_0 ,\x_in0_inferred__0/x[6]_i_1_n_0 ,\x_in0_inferred__0/x[5]_i_1_n_0 ,\x[4]_i_1_n_0 ,\x[3]_i_1_n_0 ,\x[2]_i_1_n_0 ,\x[1]_i_1_n_0 ,\x[0]_i_1_n_0 }),
        .clk(clk),
        .clk_0(clk_0),
        .sum(sum),
        .validIn(validIn));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x[0]_i_1 
       (.I0(\x_reg_n_0_[0] ),
        .I1(\x_reg_n_0_[4] ),
        .O(\x[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \x[1]_i_1 
       (.I0(\x_reg_n_0_[0] ),
        .I1(\x_reg_n_0_[4] ),
        .I2(\x_reg_n_0_[5] ),
        .I3(\x_reg_n_0_[1] ),
        .O(\x[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF880077F077FF880)) 
    \x[2]_i_1 
       (.I0(\x_reg_n_0_[4] ),
        .I1(\x_reg_n_0_[0] ),
        .I2(\x_reg_n_0_[1] ),
        .I3(\x_reg_n_0_[5] ),
        .I4(\x_reg_n_0_[6] ),
        .I5(\x_reg_n_0_[2] ),
        .O(\x[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \x[3]_i_1 
       (.I0(\x[4]_i_2_n_0 ),
        .I1(\x_reg_n_0_[7] ),
        .I2(\x_reg_n_0_[3] ),
        .O(\x[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \x[4]_i_1 
       (.I0(\x_reg_n_0_[7] ),
        .I1(\x_reg_n_0_[3] ),
        .I2(\x[4]_i_2_n_0 ),
        .O(\x[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE888E8888888)) 
    \x[4]_i_2 
       (.I0(\x_reg_n_0_[6] ),
        .I1(\x_reg_n_0_[2] ),
        .I2(\x_reg_n_0_[4] ),
        .I3(\x_reg_n_0_[0] ),
        .I4(\x_reg_n_0_[1] ),
        .I5(\x_reg_n_0_[5] ),
        .O(\x[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_in0_inferred__0/x[5]_i_1 
       (.I0(\x_reg_n_0_[8] ),
        .I1(\x_reg_n_0_[12] ),
        .O(\x_in0_inferred__0/x[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \x_in0_inferred__0/x[6]_i_1 
       (.I0(\x_reg_n_0_[8] ),
        .I1(\x_reg_n_0_[12] ),
        .I2(\x_reg_n_0_[13] ),
        .I3(\x_reg_n_0_[9] ),
        .O(\x_in0_inferred__0/x[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF880077F077FF880)) 
    \x_in0_inferred__0/x[7]_i_1 
       (.I0(\x_reg_n_0_[12] ),
        .I1(\x_reg_n_0_[8] ),
        .I2(\x_reg_n_0_[9] ),
        .I3(\x_reg_n_0_[13] ),
        .I4(\x_reg_n_0_[14] ),
        .I5(\x_reg_n_0_[10] ),
        .O(\x_in0_inferred__0/x[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \x_in0_inferred__0/x[8]_i_1 
       (.I0(\x_in0_inferred__0/x[9]_i_2_n_0 ),
        .I1(\x_reg_n_0_[15] ),
        .I2(\x_reg_n_0_[11] ),
        .O(\x_in0_inferred__0/x[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \x_in0_inferred__0/x[9]_i_1 
       (.I0(\x_reg_n_0_[15] ),
        .I1(\x_reg_n_0_[11] ),
        .I2(\x_in0_inferred__0/x[9]_i_2_n_0 ),
        .O(\x_in0_inferred__0/x[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE888E8888888)) 
    \x_in0_inferred__0/x[9]_i_2 
       (.I0(\x_reg_n_0_[14] ),
        .I1(\x_reg_n_0_[10] ),
        .I2(\x_reg_n_0_[12] ),
        .I3(\x_reg_n_0_[8] ),
        .I4(\x_reg_n_0_[9] ),
        .I5(\x_reg_n_0_[13] ),
        .O(\x_in0_inferred__0/x[9]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_in0_inferred__1/x[10]_i_1 
       (.I0(\x_reg_n_0_[16] ),
        .I1(\x_reg_n_0_[20] ),
        .O(\x_in0_inferred__1/x[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \x_in0_inferred__1/x[11]_i_1 
       (.I0(\x_reg_n_0_[16] ),
        .I1(\x_reg_n_0_[20] ),
        .I2(\x_reg_n_0_[21] ),
        .I3(\x_reg_n_0_[17] ),
        .O(\x_in0_inferred__1/x[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF880077F077FF880)) 
    \x_in0_inferred__1/x[12]_i_1 
       (.I0(\x_reg_n_0_[20] ),
        .I1(\x_reg_n_0_[16] ),
        .I2(\x_reg_n_0_[17] ),
        .I3(\x_reg_n_0_[21] ),
        .I4(\x_reg_n_0_[22] ),
        .I5(\x_reg_n_0_[18] ),
        .O(\x_in0_inferred__1/x[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \x_in0_inferred__1/x[13]_i_1 
       (.I0(\x_in0_inferred__1/x[14]_i_2_n_0 ),
        .I1(\x_reg_n_0_[23] ),
        .I2(\x_reg_n_0_[19] ),
        .O(\x_in0_inferred__1/x[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \x_in0_inferred__1/x[14]_i_1 
       (.I0(\x_reg_n_0_[23] ),
        .I1(\x_reg_n_0_[19] ),
        .I2(\x_in0_inferred__1/x[14]_i_2_n_0 ),
        .O(\x_in0_inferred__1/x[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE888E8888888)) 
    \x_in0_inferred__1/x[14]_i_2 
       (.I0(\x_reg_n_0_[22] ),
        .I1(\x_reg_n_0_[18] ),
        .I2(\x_reg_n_0_[20] ),
        .I3(\x_reg_n_0_[16] ),
        .I4(\x_reg_n_0_[17] ),
        .I5(\x_reg_n_0_[21] ),
        .O(\x_in0_inferred__1/x[14]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_in0_inferred__2/x[15]_i_1 
       (.I0(\x_reg_n_0_[24] ),
        .I1(\x_reg_n_0_[28] ),
        .O(\x_in0_inferred__2/x[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \x_in0_inferred__2/x[16]_i_1 
       (.I0(\x_reg_n_0_[24] ),
        .I1(\x_reg_n_0_[28] ),
        .I2(\x_reg_n_0_[29] ),
        .I3(\x_reg_n_0_[25] ),
        .O(\x_in0_inferred__2/x[16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF880077F077FF880)) 
    \x_in0_inferred__2/x[17]_i_1 
       (.I0(\x_reg_n_0_[28] ),
        .I1(\x_reg_n_0_[24] ),
        .I2(\x_reg_n_0_[25] ),
        .I3(\x_reg_n_0_[29] ),
        .I4(\x_reg_n_0_[30] ),
        .I5(\x_reg_n_0_[26] ),
        .O(\x_in0_inferred__2/x[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \x_in0_inferred__2/x[18]_i_1 
       (.I0(\x_in0_inferred__2/x[19]_i_2_n_0 ),
        .I1(\x_reg_n_0_[31] ),
        .I2(\x_reg_n_0_[27] ),
        .O(\x_in0_inferred__2/x[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \x_in0_inferred__2/x[19]_i_1 
       (.I0(\x_reg_n_0_[31] ),
        .I1(\x_reg_n_0_[27] ),
        .I2(\x_in0_inferred__2/x[19]_i_2_n_0 ),
        .O(\x_in0_inferred__2/x[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE888E8888888)) 
    \x_in0_inferred__2/x[19]_i_2 
       (.I0(\x_reg_n_0_[30] ),
        .I1(\x_reg_n_0_[26] ),
        .I2(\x_reg_n_0_[28] ),
        .I3(\x_reg_n_0_[24] ),
        .I4(\x_reg_n_0_[25] ),
        .I5(\x_reg_n_0_[29] ),
        .O(\x_in0_inferred__2/x[19]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_in0_inferred__3/x[20]_i_1 
       (.I0(p_1_in9_in[0]),
        .I1(p_0_in8_in[0]),
        .O(x_in010_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \x_in0_inferred__3/x[21]_i_1 
       (.I0(p_1_in9_in[0]),
        .I1(p_0_in8_in[0]),
        .I2(p_0_in8_in[1]),
        .I3(p_1_in9_in[1]),
        .O(x_in010_out[1]));
  LUT6 #(
    .INIT(64'hF880077F077FF880)) 
    \x_in0_inferred__3/x[22]_i_1 
       (.I0(p_0_in8_in[0]),
        .I1(p_1_in9_in[0]),
        .I2(p_1_in9_in[1]),
        .I3(p_0_in8_in[1]),
        .I4(p_0_in8_in[2]),
        .I5(p_1_in9_in[2]),
        .O(x_in010_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \x_in0_inferred__3/x[23]_i_1 
       (.I0(\x_in0_inferred__3/x[24]_i_2_n_0 ),
        .I1(p_0_in8_in[3]),
        .I2(p_1_in9_in[3]),
        .O(x_in010_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \x_in0_inferred__3/x[24]_i_1 
       (.I0(p_0_in8_in[3]),
        .I1(p_1_in9_in[3]),
        .I2(\x_in0_inferred__3/x[24]_i_2_n_0 ),
        .O(x_in010_out[4]));
  LUT6 #(
    .INIT(64'hEEEEE888E8888888)) 
    \x_in0_inferred__3/x[24]_i_2 
       (.I0(p_0_in8_in[2]),
        .I1(p_1_in9_in[2]),
        .I2(p_0_in8_in[0]),
        .I3(p_1_in9_in[0]),
        .I4(p_1_in9_in[1]),
        .I5(p_0_in8_in[1]),
        .O(\x_in0_inferred__3/x[24]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_in0_inferred__4/x[25]_i_1 
       (.I0(p_1_in12_in[0]),
        .I1(p_0_in11_in[0]),
        .O(x_in013_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \x_in0_inferred__4/x[26]_i_1 
       (.I0(p_1_in12_in[0]),
        .I1(p_0_in11_in[0]),
        .I2(p_0_in11_in[1]),
        .I3(p_1_in12_in[1]),
        .O(x_in013_out[1]));
  LUT6 #(
    .INIT(64'hF880077F077FF880)) 
    \x_in0_inferred__4/x[27]_i_1 
       (.I0(p_0_in11_in[0]),
        .I1(p_1_in12_in[0]),
        .I2(p_1_in12_in[1]),
        .I3(p_0_in11_in[1]),
        .I4(p_0_in11_in[2]),
        .I5(p_1_in12_in[2]),
        .O(x_in013_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \x_in0_inferred__4/x[28]_i_1 
       (.I0(\x_in0_inferred__4/x[29]_i_2_n_0 ),
        .I1(p_0_in11_in[3]),
        .I2(p_1_in12_in[3]),
        .O(x_in013_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \x_in0_inferred__4/x[29]_i_1 
       (.I0(p_0_in11_in[3]),
        .I1(p_1_in12_in[3]),
        .I2(\x_in0_inferred__4/x[29]_i_2_n_0 ),
        .O(x_in013_out[4]));
  LUT6 #(
    .INIT(64'hEEEEE888E8888888)) 
    \x_in0_inferred__4/x[29]_i_2 
       (.I0(p_0_in11_in[2]),
        .I1(p_1_in12_in[2]),
        .I2(p_0_in11_in[0]),
        .I3(p_1_in12_in[0]),
        .I4(p_1_in12_in[1]),
        .I5(p_0_in11_in[1]),
        .O(\x_in0_inferred__4/x[29]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_in0_inferred__5/x[30]_i_1 
       (.I0(p_1_in15_in[0]),
        .I1(p_0_in14_in[0]),
        .O(x_in016_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \x_in0_inferred__5/x[31]_i_1 
       (.I0(p_1_in15_in[0]),
        .I1(p_0_in14_in[0]),
        .I2(p_0_in14_in[1]),
        .I3(p_1_in15_in[1]),
        .O(x_in016_out[1]));
  LUT6 #(
    .INIT(64'hF880077F077FF880)) 
    \x_in0_inferred__5/x[32]_i_1 
       (.I0(p_0_in14_in[0]),
        .I1(p_1_in15_in[0]),
        .I2(p_1_in15_in[1]),
        .I3(p_0_in14_in[1]),
        .I4(p_0_in14_in[2]),
        .I5(p_1_in15_in[2]),
        .O(x_in016_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \x_in0_inferred__5/x[33]_i_1 
       (.I0(\x_in0_inferred__5/x[34]_i_2_n_0 ),
        .I1(p_0_in14_in[3]),
        .I2(p_1_in15_in[3]),
        .O(x_in016_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \x_in0_inferred__5/x[34]_i_1 
       (.I0(p_0_in14_in[3]),
        .I1(p_1_in15_in[3]),
        .I2(\x_in0_inferred__5/x[34]_i_2_n_0 ),
        .O(x_in016_out[4]));
  LUT6 #(
    .INIT(64'hEEEEE888E8888888)) 
    \x_in0_inferred__5/x[34]_i_2 
       (.I0(p_0_in14_in[2]),
        .I1(p_1_in15_in[2]),
        .I2(p_0_in14_in[0]),
        .I3(p_1_in15_in[0]),
        .I4(p_1_in15_in[1]),
        .I5(p_0_in14_in[1]),
        .O(\x_in0_inferred__5/x[34]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_in0_inferred__6/x[35]_i_1 
       (.I0(p_1_in18_in[0]),
        .I1(p_0_in17_in[0]),
        .O(x_in019_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \x_in0_inferred__6/x[36]_i_1 
       (.I0(p_1_in18_in[0]),
        .I1(p_0_in17_in[0]),
        .I2(p_0_in17_in[1]),
        .I3(p_1_in18_in[1]),
        .O(x_in019_out[1]));
  LUT6 #(
    .INIT(64'hF880077F077FF880)) 
    \x_in0_inferred__6/x[37]_i_1 
       (.I0(p_0_in17_in[0]),
        .I1(p_1_in18_in[0]),
        .I2(p_1_in18_in[1]),
        .I3(p_0_in17_in[1]),
        .I4(p_0_in17_in[2]),
        .I5(p_1_in18_in[2]),
        .O(x_in019_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \x_in0_inferred__6/x[38]_i_1 
       (.I0(\x_in0_inferred__6/x[39]_i_2_n_0 ),
        .I1(p_0_in17_in[3]),
        .I2(p_1_in18_in[3]),
        .O(x_in019_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \x_in0_inferred__6/x[39]_i_1 
       (.I0(p_0_in17_in[3]),
        .I1(p_1_in18_in[3]),
        .I2(\x_in0_inferred__6/x[39]_i_2_n_0 ),
        .O(x_in019_out[4]));
  LUT6 #(
    .INIT(64'hEEEEE888E8888888)) 
    \x_in0_inferred__6/x[39]_i_2 
       (.I0(p_0_in17_in[2]),
        .I1(p_1_in18_in[2]),
        .I2(p_0_in17_in[0]),
        .I3(p_1_in18_in[0]),
        .I4(p_1_in18_in[1]),
        .I5(p_0_in17_in[1]),
        .O(\x_in0_inferred__6/x[39]_i_2_n_0 ));
  FDRE \x_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(\x_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \x_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(D[10]),
        .Q(\x_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \x_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(D[11]),
        .Q(\x_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \x_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(D[12]),
        .Q(\x_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \x_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(D[13]),
        .Q(\x_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \x_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(D[14]),
        .Q(\x_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \x_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(D[15]),
        .Q(\x_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \x_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(D[16]),
        .Q(\x_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \x_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(D[17]),
        .Q(\x_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \x_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(D[18]),
        .Q(\x_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \x_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(D[19]),
        .Q(\x_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \x_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(\x_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \x_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(D[20]),
        .Q(\x_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \x_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(D[21]),
        .Q(\x_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \x_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(D[22]),
        .Q(\x_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \x_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(D[23]),
        .Q(\x_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \x_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(D[24]),
        .Q(\x_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \x_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(D[25]),
        .Q(\x_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \x_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(D[26]),
        .Q(\x_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \x_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(D[27]),
        .Q(\x_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \x_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(D[28]),
        .Q(\x_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \x_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(D[29]),
        .Q(\x_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \x_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(\x_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \x_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(D[30]),
        .Q(\x_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \x_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(D[31]),
        .Q(\x_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \x_reg[32] 
       (.C(clk),
        .CE(1'b1),
        .D(D[32]),
        .Q(p_1_in9_in[0]),
        .R(1'b0));
  FDRE \x_reg[33] 
       (.C(clk),
        .CE(1'b1),
        .D(D[33]),
        .Q(p_1_in9_in[1]),
        .R(1'b0));
  FDRE \x_reg[34] 
       (.C(clk),
        .CE(1'b1),
        .D(D[34]),
        .Q(p_1_in9_in[2]),
        .R(1'b0));
  FDRE \x_reg[35] 
       (.C(clk),
        .CE(1'b1),
        .D(D[35]),
        .Q(p_1_in9_in[3]),
        .R(1'b0));
  FDRE \x_reg[36] 
       (.C(clk),
        .CE(1'b1),
        .D(D[36]),
        .Q(p_0_in8_in[0]),
        .R(1'b0));
  FDRE \x_reg[37] 
       (.C(clk),
        .CE(1'b1),
        .D(D[37]),
        .Q(p_0_in8_in[1]),
        .R(1'b0));
  FDRE \x_reg[38] 
       (.C(clk),
        .CE(1'b1),
        .D(D[38]),
        .Q(p_0_in8_in[2]),
        .R(1'b0));
  FDRE \x_reg[39] 
       (.C(clk),
        .CE(1'b1),
        .D(D[39]),
        .Q(p_0_in8_in[3]),
        .R(1'b0));
  FDRE \x_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(\x_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \x_reg[40] 
       (.C(clk),
        .CE(1'b1),
        .D(D[40]),
        .Q(p_1_in12_in[0]),
        .R(1'b0));
  FDRE \x_reg[41] 
       (.C(clk),
        .CE(1'b1),
        .D(D[41]),
        .Q(p_1_in12_in[1]),
        .R(1'b0));
  FDRE \x_reg[42] 
       (.C(clk),
        .CE(1'b1),
        .D(D[42]),
        .Q(p_1_in12_in[2]),
        .R(1'b0));
  FDRE \x_reg[43] 
       (.C(clk),
        .CE(1'b1),
        .D(D[43]),
        .Q(p_1_in12_in[3]),
        .R(1'b0));
  FDRE \x_reg[44] 
       (.C(clk),
        .CE(1'b1),
        .D(D[44]),
        .Q(p_0_in11_in[0]),
        .R(1'b0));
  FDRE \x_reg[45] 
       (.C(clk),
        .CE(1'b1),
        .D(D[45]),
        .Q(p_0_in11_in[1]),
        .R(1'b0));
  FDRE \x_reg[46] 
       (.C(clk),
        .CE(1'b1),
        .D(D[46]),
        .Q(p_0_in11_in[2]),
        .R(1'b0));
  FDRE \x_reg[47] 
       (.C(clk),
        .CE(1'b1),
        .D(D[47]),
        .Q(p_0_in11_in[3]),
        .R(1'b0));
  FDRE \x_reg[48] 
       (.C(clk),
        .CE(1'b1),
        .D(D[48]),
        .Q(p_1_in15_in[0]),
        .R(1'b0));
  FDRE \x_reg[49] 
       (.C(clk),
        .CE(1'b1),
        .D(D[49]),
        .Q(p_1_in15_in[1]),
        .R(1'b0));
  FDRE \x_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(\x_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \x_reg[50] 
       (.C(clk),
        .CE(1'b1),
        .D(D[50]),
        .Q(p_1_in15_in[2]),
        .R(1'b0));
  FDRE \x_reg[51] 
       (.C(clk),
        .CE(1'b1),
        .D(D[51]),
        .Q(p_1_in15_in[3]),
        .R(1'b0));
  FDRE \x_reg[52] 
       (.C(clk),
        .CE(1'b1),
        .D(D[52]),
        .Q(p_0_in14_in[0]),
        .R(1'b0));
  FDRE \x_reg[53] 
       (.C(clk),
        .CE(1'b1),
        .D(D[53]),
        .Q(p_0_in14_in[1]),
        .R(1'b0));
  FDRE \x_reg[54] 
       (.C(clk),
        .CE(1'b1),
        .D(D[54]),
        .Q(p_0_in14_in[2]),
        .R(1'b0));
  FDRE \x_reg[55] 
       (.C(clk),
        .CE(1'b1),
        .D(D[55]),
        .Q(p_0_in14_in[3]),
        .R(1'b0));
  FDRE \x_reg[56] 
       (.C(clk),
        .CE(1'b1),
        .D(D[56]),
        .Q(p_1_in18_in[0]),
        .R(1'b0));
  FDRE \x_reg[57] 
       (.C(clk),
        .CE(1'b1),
        .D(D[57]),
        .Q(p_1_in18_in[1]),
        .R(1'b0));
  FDRE \x_reg[58] 
       (.C(clk),
        .CE(1'b1),
        .D(D[58]),
        .Q(p_1_in18_in[2]),
        .R(1'b0));
  FDRE \x_reg[59] 
       (.C(clk),
        .CE(1'b1),
        .D(D[59]),
        .Q(p_1_in18_in[3]),
        .R(1'b0));
  FDRE \x_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(\x_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \x_reg[60] 
       (.C(clk),
        .CE(1'b1),
        .D(D[60]),
        .Q(p_0_in17_in[0]),
        .R(1'b0));
  FDRE \x_reg[61] 
       (.C(clk),
        .CE(1'b1),
        .D(D[61]),
        .Q(p_0_in17_in[1]),
        .R(1'b0));
  FDRE \x_reg[62] 
       (.C(clk),
        .CE(1'b1),
        .D(D[62]),
        .Q(p_0_in17_in[2]),
        .R(1'b0));
  FDRE \x_reg[63] 
       (.C(clk),
        .CE(1'b1),
        .D(D[63]),
        .Q(p_0_in17_in[3]),
        .R(1'b0));
  FDRE \x_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(\x_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \x_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(D[7]),
        .Q(\x_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \x_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(D[8]),
        .Q(\x_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \x_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(D[9]),
        .Q(\x_reg_n_0_[9] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "adderTreeLegacy" *) 
module system_AXITDC_0_0_adderTreeLegacy__parameterized1
   (clk_0,
    sum,
    validIn,
    clk,
    D);
  output clk_0;
  output [7:0]sum;
  input validIn;
  input clk;
  input [39:0]D;

  wire [39:0]D;
  wire clk;
  wire clk_0;
  wire [4:0]p_0_in2_in;
  wire [4:0]p_0_in5_in;
  wire [4:0]p_1_in3_in;
  wire [4:0]p_1_in6_in;
  wire [7:0]sum;
  wire validIn;
  wire \x[0]_i_1_n_0 ;
  wire \x[1]_i_1_n_0 ;
  wire \x[2]_i_1_n_0 ;
  wire \x[3]_i_1_n_0 ;
  wire \x[4]_i_1_n_0 ;
  wire \x[5]_i_1_n_0 ;
  wire \x[5]_i_2_n_0 ;
  wire [5:0]x_in04_out;
  wire [5:0]x_in07_out;
  wire \x_in0_inferred__0/x[10]_i_1_n_0 ;
  wire \x_in0_inferred__0/x[11]_i_1_n_0 ;
  wire \x_in0_inferred__0/x[11]_i_2_n_0 ;
  wire \x_in0_inferred__0/x[6]_i_1_n_0 ;
  wire \x_in0_inferred__0/x[7]_i_1_n_0 ;
  wire \x_in0_inferred__0/x[8]_i_1_n_0 ;
  wire \x_in0_inferred__0/x[9]_i_1_n_0 ;
  wire \x_in0_inferred__1/x[17]_i_2_n_0 ;
  wire \x_in0_inferred__2/x[23]_i_2_n_0 ;
  wire \x_reg_n_0_[0] ;
  wire \x_reg_n_0_[10] ;
  wire \x_reg_n_0_[11] ;
  wire \x_reg_n_0_[12] ;
  wire \x_reg_n_0_[13] ;
  wire \x_reg_n_0_[14] ;
  wire \x_reg_n_0_[15] ;
  wire \x_reg_n_0_[16] ;
  wire \x_reg_n_0_[17] ;
  wire \x_reg_n_0_[18] ;
  wire \x_reg_n_0_[19] ;
  wire \x_reg_n_0_[1] ;
  wire \x_reg_n_0_[2] ;
  wire \x_reg_n_0_[3] ;
  wire \x_reg_n_0_[4] ;
  wire \x_reg_n_0_[5] ;
  wire \x_reg_n_0_[6] ;
  wire \x_reg_n_0_[7] ;
  wire \x_reg_n_0_[8] ;
  wire \x_reg_n_0_[9] ;

  system_AXITDC_0_0_adderTreeLegacy__parameterized2 \RECURSE.NEXT_LEVEL 
       (.D({x_in07_out,x_in04_out,\x_in0_inferred__0/x[11]_i_1_n_0 ,\x_in0_inferred__0/x[10]_i_1_n_0 ,\x_in0_inferred__0/x[9]_i_1_n_0 ,\x_in0_inferred__0/x[8]_i_1_n_0 ,\x_in0_inferred__0/x[7]_i_1_n_0 ,\x_in0_inferred__0/x[6]_i_1_n_0 ,\x[5]_i_1_n_0 ,\x[4]_i_1_n_0 ,\x[3]_i_1_n_0 ,\x[2]_i_1_n_0 ,\x[1]_i_1_n_0 ,\x[0]_i_1_n_0 }),
        .clk(clk),
        .clk_0(clk_0),
        .sum(sum),
        .validIn(validIn));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x[0]_i_1 
       (.I0(\x_reg_n_0_[0] ),
        .I1(\x_reg_n_0_[5] ),
        .O(\x[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \x[1]_i_1 
       (.I0(\x_reg_n_0_[0] ),
        .I1(\x_reg_n_0_[5] ),
        .I2(\x_reg_n_0_[6] ),
        .I3(\x_reg_n_0_[1] ),
        .O(\x[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF880077F077FF880)) 
    \x[2]_i_1 
       (.I0(\x_reg_n_0_[5] ),
        .I1(\x_reg_n_0_[0] ),
        .I2(\x_reg_n_0_[1] ),
        .I3(\x_reg_n_0_[6] ),
        .I4(\x_reg_n_0_[7] ),
        .I5(\x_reg_n_0_[2] ),
        .O(\x[2]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \x[3]_i_1 
       (.I0(\x[5]_i_2_n_0 ),
        .I1(\x_reg_n_0_[8] ),
        .I2(\x_reg_n_0_[3] ),
        .O(\x[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \x[4]_i_1 
       (.I0(\x[5]_i_2_n_0 ),
        .I1(\x_reg_n_0_[3] ),
        .I2(\x_reg_n_0_[8] ),
        .I3(\x_reg_n_0_[9] ),
        .I4(\x_reg_n_0_[4] ),
        .O(\x[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \x[5]_i_1 
       (.I0(\x_reg_n_0_[9] ),
        .I1(\x_reg_n_0_[4] ),
        .I2(\x[5]_i_2_n_0 ),
        .I3(\x_reg_n_0_[3] ),
        .I4(\x_reg_n_0_[8] ),
        .O(\x[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE888E8888888)) 
    \x[5]_i_2 
       (.I0(\x_reg_n_0_[7] ),
        .I1(\x_reg_n_0_[2] ),
        .I2(\x_reg_n_0_[5] ),
        .I3(\x_reg_n_0_[0] ),
        .I4(\x_reg_n_0_[1] ),
        .I5(\x_reg_n_0_[6] ),
        .O(\x[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \x_in0_inferred__0/x[10]_i_1 
       (.I0(\x_in0_inferred__0/x[11]_i_2_n_0 ),
        .I1(\x_reg_n_0_[13] ),
        .I2(\x_reg_n_0_[18] ),
        .I3(\x_reg_n_0_[19] ),
        .I4(\x_reg_n_0_[14] ),
        .O(\x_in0_inferred__0/x[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \x_in0_inferred__0/x[11]_i_1 
       (.I0(\x_reg_n_0_[19] ),
        .I1(\x_reg_n_0_[14] ),
        .I2(\x_in0_inferred__0/x[11]_i_2_n_0 ),
        .I3(\x_reg_n_0_[13] ),
        .I4(\x_reg_n_0_[18] ),
        .O(\x_in0_inferred__0/x[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE888E8888888)) 
    \x_in0_inferred__0/x[11]_i_2 
       (.I0(\x_reg_n_0_[17] ),
        .I1(\x_reg_n_0_[12] ),
        .I2(\x_reg_n_0_[15] ),
        .I3(\x_reg_n_0_[10] ),
        .I4(\x_reg_n_0_[11] ),
        .I5(\x_reg_n_0_[16] ),
        .O(\x_in0_inferred__0/x[11]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_in0_inferred__0/x[6]_i_1 
       (.I0(\x_reg_n_0_[10] ),
        .I1(\x_reg_n_0_[15] ),
        .O(\x_in0_inferred__0/x[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \x_in0_inferred__0/x[7]_i_1 
       (.I0(\x_reg_n_0_[10] ),
        .I1(\x_reg_n_0_[15] ),
        .I2(\x_reg_n_0_[16] ),
        .I3(\x_reg_n_0_[11] ),
        .O(\x_in0_inferred__0/x[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF880077F077FF880)) 
    \x_in0_inferred__0/x[8]_i_1 
       (.I0(\x_reg_n_0_[15] ),
        .I1(\x_reg_n_0_[10] ),
        .I2(\x_reg_n_0_[11] ),
        .I3(\x_reg_n_0_[16] ),
        .I4(\x_reg_n_0_[17] ),
        .I5(\x_reg_n_0_[12] ),
        .O(\x_in0_inferred__0/x[8]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \x_in0_inferred__0/x[9]_i_1 
       (.I0(\x_in0_inferred__0/x[11]_i_2_n_0 ),
        .I1(\x_reg_n_0_[18] ),
        .I2(\x_reg_n_0_[13] ),
        .O(\x_in0_inferred__0/x[9]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_in0_inferred__1/x[12]_i_1 
       (.I0(p_1_in3_in[0]),
        .I1(p_0_in2_in[0]),
        .O(x_in04_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \x_in0_inferred__1/x[13]_i_1 
       (.I0(p_1_in3_in[0]),
        .I1(p_0_in2_in[0]),
        .I2(p_0_in2_in[1]),
        .I3(p_1_in3_in[1]),
        .O(x_in04_out[1]));
  LUT6 #(
    .INIT(64'hF880077F077FF880)) 
    \x_in0_inferred__1/x[14]_i_1 
       (.I0(p_0_in2_in[0]),
        .I1(p_1_in3_in[0]),
        .I2(p_1_in3_in[1]),
        .I3(p_0_in2_in[1]),
        .I4(p_0_in2_in[2]),
        .I5(p_1_in3_in[2]),
        .O(x_in04_out[2]));
  LUT3 #(
    .INIT(8'h96)) 
    \x_in0_inferred__1/x[15]_i_1 
       (.I0(\x_in0_inferred__1/x[17]_i_2_n_0 ),
        .I1(p_0_in2_in[3]),
        .I2(p_1_in3_in[3]),
        .O(x_in04_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \x_in0_inferred__1/x[16]_i_1 
       (.I0(\x_in0_inferred__1/x[17]_i_2_n_0 ),
        .I1(p_1_in3_in[3]),
        .I2(p_0_in2_in[3]),
        .I3(p_0_in2_in[4]),
        .I4(p_1_in3_in[4]),
        .O(x_in04_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \x_in0_inferred__1/x[17]_i_1 
       (.I0(p_0_in2_in[4]),
        .I1(p_1_in3_in[4]),
        .I2(\x_in0_inferred__1/x[17]_i_2_n_0 ),
        .I3(p_1_in3_in[3]),
        .I4(p_0_in2_in[3]),
        .O(x_in04_out[5]));
  LUT6 #(
    .INIT(64'hEEEEE888E8888888)) 
    \x_in0_inferred__1/x[17]_i_2 
       (.I0(p_0_in2_in[2]),
        .I1(p_1_in3_in[2]),
        .I2(p_0_in2_in[0]),
        .I3(p_1_in3_in[0]),
        .I4(p_1_in3_in[1]),
        .I5(p_0_in2_in[1]),
        .O(\x_in0_inferred__1/x[17]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_in0_inferred__2/x[18]_i_1 
       (.I0(p_1_in6_in[0]),
        .I1(p_0_in5_in[0]),
        .O(x_in07_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \x_in0_inferred__2/x[19]_i_1 
       (.I0(p_1_in6_in[0]),
        .I1(p_0_in5_in[0]),
        .I2(p_0_in5_in[1]),
        .I3(p_1_in6_in[1]),
        .O(x_in07_out[1]));
  LUT6 #(
    .INIT(64'hF880077F077FF880)) 
    \x_in0_inferred__2/x[20]_i_1 
       (.I0(p_0_in5_in[0]),
        .I1(p_1_in6_in[0]),
        .I2(p_1_in6_in[1]),
        .I3(p_0_in5_in[1]),
        .I4(p_0_in5_in[2]),
        .I5(p_1_in6_in[2]),
        .O(x_in07_out[2]));
  LUT3 #(
    .INIT(8'h96)) 
    \x_in0_inferred__2/x[21]_i_1 
       (.I0(\x_in0_inferred__2/x[23]_i_2_n_0 ),
        .I1(p_0_in5_in[3]),
        .I2(p_1_in6_in[3]),
        .O(x_in07_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \x_in0_inferred__2/x[22]_i_1 
       (.I0(\x_in0_inferred__2/x[23]_i_2_n_0 ),
        .I1(p_1_in6_in[3]),
        .I2(p_0_in5_in[3]),
        .I3(p_0_in5_in[4]),
        .I4(p_1_in6_in[4]),
        .O(x_in07_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \x_in0_inferred__2/x[23]_i_1 
       (.I0(p_0_in5_in[4]),
        .I1(p_1_in6_in[4]),
        .I2(\x_in0_inferred__2/x[23]_i_2_n_0 ),
        .I3(p_1_in6_in[3]),
        .I4(p_0_in5_in[3]),
        .O(x_in07_out[5]));
  LUT6 #(
    .INIT(64'hEEEEE888E8888888)) 
    \x_in0_inferred__2/x[23]_i_2 
       (.I0(p_0_in5_in[2]),
        .I1(p_1_in6_in[2]),
        .I2(p_0_in5_in[0]),
        .I3(p_1_in6_in[0]),
        .I4(p_1_in6_in[1]),
        .I5(p_0_in5_in[1]),
        .O(\x_in0_inferred__2/x[23]_i_2_n_0 ));
  FDRE \x_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(\x_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \x_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(D[10]),
        .Q(\x_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \x_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(D[11]),
        .Q(\x_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \x_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(D[12]),
        .Q(\x_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \x_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(D[13]),
        .Q(\x_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \x_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(D[14]),
        .Q(\x_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \x_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(D[15]),
        .Q(\x_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \x_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(D[16]),
        .Q(\x_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \x_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(D[17]),
        .Q(\x_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \x_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(D[18]),
        .Q(\x_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \x_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(D[19]),
        .Q(\x_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \x_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(\x_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \x_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(D[20]),
        .Q(p_1_in3_in[0]),
        .R(1'b0));
  FDRE \x_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(D[21]),
        .Q(p_1_in3_in[1]),
        .R(1'b0));
  FDRE \x_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(D[22]),
        .Q(p_1_in3_in[2]),
        .R(1'b0));
  FDRE \x_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(D[23]),
        .Q(p_1_in3_in[3]),
        .R(1'b0));
  FDRE \x_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(D[24]),
        .Q(p_1_in3_in[4]),
        .R(1'b0));
  FDRE \x_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(D[25]),
        .Q(p_0_in2_in[0]),
        .R(1'b0));
  FDRE \x_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(D[26]),
        .Q(p_0_in2_in[1]),
        .R(1'b0));
  FDRE \x_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(D[27]),
        .Q(p_0_in2_in[2]),
        .R(1'b0));
  FDRE \x_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(D[28]),
        .Q(p_0_in2_in[3]),
        .R(1'b0));
  FDRE \x_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(D[29]),
        .Q(p_0_in2_in[4]),
        .R(1'b0));
  FDRE \x_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(\x_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \x_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(D[30]),
        .Q(p_1_in6_in[0]),
        .R(1'b0));
  FDRE \x_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(D[31]),
        .Q(p_1_in6_in[1]),
        .R(1'b0));
  FDRE \x_reg[32] 
       (.C(clk),
        .CE(1'b1),
        .D(D[32]),
        .Q(p_1_in6_in[2]),
        .R(1'b0));
  FDRE \x_reg[33] 
       (.C(clk),
        .CE(1'b1),
        .D(D[33]),
        .Q(p_1_in6_in[3]),
        .R(1'b0));
  FDRE \x_reg[34] 
       (.C(clk),
        .CE(1'b1),
        .D(D[34]),
        .Q(p_1_in6_in[4]),
        .R(1'b0));
  FDRE \x_reg[35] 
       (.C(clk),
        .CE(1'b1),
        .D(D[35]),
        .Q(p_0_in5_in[0]),
        .R(1'b0));
  FDRE \x_reg[36] 
       (.C(clk),
        .CE(1'b1),
        .D(D[36]),
        .Q(p_0_in5_in[1]),
        .R(1'b0));
  FDRE \x_reg[37] 
       (.C(clk),
        .CE(1'b1),
        .D(D[37]),
        .Q(p_0_in5_in[2]),
        .R(1'b0));
  FDRE \x_reg[38] 
       (.C(clk),
        .CE(1'b1),
        .D(D[38]),
        .Q(p_0_in5_in[3]),
        .R(1'b0));
  FDRE \x_reg[39] 
       (.C(clk),
        .CE(1'b1),
        .D(D[39]),
        .Q(p_0_in5_in[4]),
        .R(1'b0));
  FDRE \x_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(\x_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \x_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(\x_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \x_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(\x_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \x_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(\x_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \x_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(D[7]),
        .Q(\x_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \x_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(D[8]),
        .Q(\x_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \x_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(D[9]),
        .Q(\x_reg_n_0_[9] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "adderTreeLegacy" *) 
module system_AXITDC_0_0_adderTreeLegacy__parameterized2
   (clk_0,
    sum,
    validIn,
    clk,
    D);
  output clk_0;
  output [7:0]sum;
  input validIn;
  input clk;
  input [23:0]D;

  wire [23:0]D;
  wire clk;
  wire clk_0;
  wire [5:0]p_0_in0_in;
  wire [5:0]p_1_in;
  wire [7:0]sum;
  wire validIn;
  wire \x[10]_i_2_n_0 ;
  wire \x[10]_i_3_n_0 ;
  wire \x[10]_i_4_n_0 ;
  wire \x[10]_i_5_n_0 ;
  wire \x[13]_i_2_n_0 ;
  wire \x[13]_i_3_n_0 ;
  wire \x[3]_i_2_n_0 ;
  wire \x[3]_i_3_n_0 ;
  wire \x[3]_i_4_n_0 ;
  wire \x[3]_i_5_n_0 ;
  wire \x[6]_i_2_n_0 ;
  wire \x[6]_i_3_n_0 ;
  wire [6:0]x_in0;
  wire [6:0]x_in01_out;
  wire \x_reg[10]_i_1_n_0 ;
  wire \x_reg[10]_i_1_n_1 ;
  wire \x_reg[10]_i_1_n_2 ;
  wire \x_reg[10]_i_1_n_3 ;
  wire \x_reg[13]_i_1_n_3 ;
  wire \x_reg[3]_i_1_n_0 ;
  wire \x_reg[3]_i_1_n_1 ;
  wire \x_reg[3]_i_1_n_2 ;
  wire \x_reg[3]_i_1_n_3 ;
  wire \x_reg[6]_i_1_n_3 ;
  wire \x_reg_n_0_[0] ;
  wire \x_reg_n_0_[10] ;
  wire \x_reg_n_0_[11] ;
  wire \x_reg_n_0_[1] ;
  wire \x_reg_n_0_[2] ;
  wire \x_reg_n_0_[3] ;
  wire \x_reg_n_0_[4] ;
  wire \x_reg_n_0_[5] ;
  wire \x_reg_n_0_[6] ;
  wire \x_reg_n_0_[7] ;
  wire \x_reg_n_0_[8] ;
  wire \x_reg_n_0_[9] ;
  wire [3:1]\NLW_x_reg[13]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_x_reg[13]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_x_reg[6]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_x_reg[6]_i_1_O_UNCONNECTED ;

  system_AXITDC_0_0_adderTreeLegacy__parameterized3 \RECURSE.NEXT_LEVEL 
       (.D({x_in01_out,x_in0}),
        .clk(clk),
        .clk_0(clk_0),
        .sum(sum),
        .validIn(validIn));
  LUT2 #(
    .INIT(4'h6)) 
    \x[10]_i_2 
       (.I0(p_1_in[3]),
        .I1(p_0_in0_in[3]),
        .O(\x[10]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \x[10]_i_3 
       (.I0(p_1_in[2]),
        .I1(p_0_in0_in[2]),
        .O(\x[10]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \x[10]_i_4 
       (.I0(p_1_in[1]),
        .I1(p_0_in0_in[1]),
        .O(\x[10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \x[10]_i_5 
       (.I0(p_1_in[0]),
        .I1(p_0_in0_in[0]),
        .O(\x[10]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \x[13]_i_2 
       (.I0(p_1_in[5]),
        .I1(p_0_in0_in[5]),
        .O(\x[13]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \x[13]_i_3 
       (.I0(p_1_in[4]),
        .I1(p_0_in0_in[4]),
        .O(\x[13]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \x[3]_i_2 
       (.I0(\x_reg_n_0_[3] ),
        .I1(\x_reg_n_0_[9] ),
        .O(\x[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \x[3]_i_3 
       (.I0(\x_reg_n_0_[2] ),
        .I1(\x_reg_n_0_[8] ),
        .O(\x[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \x[3]_i_4 
       (.I0(\x_reg_n_0_[1] ),
        .I1(\x_reg_n_0_[7] ),
        .O(\x[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \x[3]_i_5 
       (.I0(\x_reg_n_0_[0] ),
        .I1(\x_reg_n_0_[6] ),
        .O(\x[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \x[6]_i_2 
       (.I0(\x_reg_n_0_[5] ),
        .I1(\x_reg_n_0_[11] ),
        .O(\x[6]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \x[6]_i_3 
       (.I0(\x_reg_n_0_[4] ),
        .I1(\x_reg_n_0_[10] ),
        .O(\x[6]_i_3_n_0 ));
  FDRE \x_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(\x_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \x_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(D[10]),
        .Q(\x_reg_n_0_[10] ),
        .R(1'b0));
  CARRY4 \x_reg[10]_i_1 
       (.CI(1'b0),
        .CO({\x_reg[10]_i_1_n_0 ,\x_reg[10]_i_1_n_1 ,\x_reg[10]_i_1_n_2 ,\x_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(p_1_in[3:0]),
        .O(x_in01_out[3:0]),
        .S({\x[10]_i_2_n_0 ,\x[10]_i_3_n_0 ,\x[10]_i_4_n_0 ,\x[10]_i_5_n_0 }));
  FDRE \x_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(D[11]),
        .Q(\x_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \x_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(D[12]),
        .Q(p_1_in[0]),
        .R(1'b0));
  FDRE \x_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(D[13]),
        .Q(p_1_in[1]),
        .R(1'b0));
  CARRY4 \x_reg[13]_i_1 
       (.CI(\x_reg[10]_i_1_n_0 ),
        .CO({\NLW_x_reg[13]_i_1_CO_UNCONNECTED [3],x_in01_out[6],\NLW_x_reg[13]_i_1_CO_UNCONNECTED [1],\x_reg[13]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,p_1_in[5:4]}),
        .O({\NLW_x_reg[13]_i_1_O_UNCONNECTED [3:2],x_in01_out[5:4]}),
        .S({1'b0,1'b1,\x[13]_i_2_n_0 ,\x[13]_i_3_n_0 }));
  FDRE \x_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(D[14]),
        .Q(p_1_in[2]),
        .R(1'b0));
  FDRE \x_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(D[15]),
        .Q(p_1_in[3]),
        .R(1'b0));
  FDRE \x_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(D[16]),
        .Q(p_1_in[4]),
        .R(1'b0));
  FDRE \x_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(D[17]),
        .Q(p_1_in[5]),
        .R(1'b0));
  FDRE \x_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(D[18]),
        .Q(p_0_in0_in[0]),
        .R(1'b0));
  FDRE \x_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(D[19]),
        .Q(p_0_in0_in[1]),
        .R(1'b0));
  FDRE \x_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(\x_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \x_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(D[20]),
        .Q(p_0_in0_in[2]),
        .R(1'b0));
  FDRE \x_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(D[21]),
        .Q(p_0_in0_in[3]),
        .R(1'b0));
  FDRE \x_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(D[22]),
        .Q(p_0_in0_in[4]),
        .R(1'b0));
  FDRE \x_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(D[23]),
        .Q(p_0_in0_in[5]),
        .R(1'b0));
  FDRE \x_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(\x_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \x_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(\x_reg_n_0_[3] ),
        .R(1'b0));
  CARRY4 \x_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\x_reg[3]_i_1_n_0 ,\x_reg[3]_i_1_n_1 ,\x_reg[3]_i_1_n_2 ,\x_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\x_reg_n_0_[3] ,\x_reg_n_0_[2] ,\x_reg_n_0_[1] ,\x_reg_n_0_[0] }),
        .O(x_in0[3:0]),
        .S({\x[3]_i_2_n_0 ,\x[3]_i_3_n_0 ,\x[3]_i_4_n_0 ,\x[3]_i_5_n_0 }));
  FDRE \x_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(\x_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \x_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(\x_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \x_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(\x_reg_n_0_[6] ),
        .R(1'b0));
  CARRY4 \x_reg[6]_i_1 
       (.CI(\x_reg[3]_i_1_n_0 ),
        .CO({\NLW_x_reg[6]_i_1_CO_UNCONNECTED [3],x_in0[6],\NLW_x_reg[6]_i_1_CO_UNCONNECTED [1],\x_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\x_reg_n_0_[5] ,\x_reg_n_0_[4] }),
        .O({\NLW_x_reg[6]_i_1_O_UNCONNECTED [3:2],x_in0[5:4]}),
        .S({1'b0,1'b1,\x[6]_i_2_n_0 ,\x[6]_i_3_n_0 }));
  FDRE \x_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(D[7]),
        .Q(\x_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \x_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(D[8]),
        .Q(\x_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \x_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(D[9]),
        .Q(\x_reg_n_0_[9] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "adderTreeLegacy" *) 
module system_AXITDC_0_0_adderTreeLegacy__parameterized3
   (clk_0,
    sum,
    validIn,
    clk,
    D);
  output clk_0;
  output [7:0]sum;
  input validIn;
  input clk;
  input [13:0]D;

  wire [13:0]D;
  wire clk;
  wire clk_0;
  wire \ones[3]_i_2_n_0 ;
  wire \ones[3]_i_3_n_0 ;
  wire \ones[3]_i_4_n_0 ;
  wire \ones[3]_i_5_n_0 ;
  wire \ones[7]_i_2_n_0 ;
  wire \ones[7]_i_3_n_0 ;
  wire \ones[7]_i_4_n_0 ;
  wire \ones_reg[3]_i_1_n_0 ;
  wire \ones_reg[3]_i_1_n_1 ;
  wire \ones_reg[3]_i_1_n_2 ;
  wire \ones_reg[3]_i_1_n_3 ;
  wire \ones_reg[7]_i_1_n_2 ;
  wire \ones_reg[7]_i_1_n_3 ;
  wire [6:0]p_0_in;
  wire [7:0]sum;
  wire validIn;
  wire \x_reg_n_0_[0] ;
  wire \x_reg_n_0_[1] ;
  wire \x_reg_n_0_[2] ;
  wire \x_reg_n_0_[3] ;
  wire \x_reg_n_0_[4] ;
  wire \x_reg_n_0_[5] ;
  wire \x_reg_n_0_[6] ;
  wire [2:2]\NLW_ones_reg[7]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_ones_reg[7]_i_1_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h6)) 
    \ones[3]_i_2 
       (.I0(\x_reg_n_0_[3] ),
        .I1(p_0_in[3]),
        .O(\ones[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ones[3]_i_3 
       (.I0(\x_reg_n_0_[2] ),
        .I1(p_0_in[2]),
        .O(\ones[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ones[3]_i_4 
       (.I0(\x_reg_n_0_[1] ),
        .I1(p_0_in[1]),
        .O(\ones[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ones[3]_i_5 
       (.I0(\x_reg_n_0_[0] ),
        .I1(p_0_in[0]),
        .O(\ones[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ones[7]_i_2 
       (.I0(\x_reg_n_0_[6] ),
        .I1(p_0_in[6]),
        .O(\ones[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ones[7]_i_3 
       (.I0(\x_reg_n_0_[5] ),
        .I1(p_0_in[5]),
        .O(\ones[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ones[7]_i_4 
       (.I0(\x_reg_n_0_[4] ),
        .I1(p_0_in[4]),
        .O(\ones[7]_i_4_n_0 ));
  CARRY4 \ones_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\ones_reg[3]_i_1_n_0 ,\ones_reg[3]_i_1_n_1 ,\ones_reg[3]_i_1_n_2 ,\ones_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\x_reg_n_0_[3] ,\x_reg_n_0_[2] ,\x_reg_n_0_[1] ,\x_reg_n_0_[0] }),
        .O(sum[3:0]),
        .S({\ones[3]_i_2_n_0 ,\ones[3]_i_3_n_0 ,\ones[3]_i_4_n_0 ,\ones[3]_i_5_n_0 }));
  CARRY4 \ones_reg[7]_i_1 
       (.CI(\ones_reg[3]_i_1_n_0 ),
        .CO({sum[7],\NLW_ones_reg[7]_i_1_CO_UNCONNECTED [2],\ones_reg[7]_i_1_n_2 ,\ones_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\x_reg_n_0_[6] ,\x_reg_n_0_[5] ,\x_reg_n_0_[4] }),
        .O({\NLW_ones_reg[7]_i_1_O_UNCONNECTED [3],sum[6:4]}),
        .S({1'b1,\ones[7]_i_2_n_0 ,\ones[7]_i_3_n_0 ,\ones[7]_i_4_n_0 }));
  (* srl_name = "U0/\\TDC/encoder/Adder_tree/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/valid_reg_srl5 " *) 
  SRL16E valid_reg_srl5
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(validIn),
        .Q(clk_0));
  FDRE \x_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(\x_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \x_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(D[10]),
        .Q(p_0_in[3]),
        .R(1'b0));
  FDRE \x_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(D[11]),
        .Q(p_0_in[4]),
        .R(1'b0));
  FDRE \x_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(D[12]),
        .Q(p_0_in[5]),
        .R(1'b0));
  FDRE \x_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(D[13]),
        .Q(p_0_in[6]),
        .R(1'b0));
  FDRE \x_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(\x_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \x_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(\x_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \x_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(\x_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \x_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(\x_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \x_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(\x_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \x_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(\x_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \x_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(D[7]),
        .Q(p_0_in[0]),
        .R(1'b0));
  FDRE \x_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(D[8]),
        .Q(p_0_in[1]),
        .R(1'b0));
  FDRE \x_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(D[9]),
        .Q(p_0_in[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "address_decoder" *) 
module system_AXITDC_0_0_address_decoder
   (\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ,
    p_1_in2_in,
    rst_reg,
    ip2bus_rdack_i_D1_reg,
    ip2bus_wrack_i_D1_reg,
    bus2ip_rnw_i_reg,
    D,
    Q,
    s_axi_aclk,
    \Dual.gpio_OE_reg[0] ,
    SR,
    \Dual.ALLIN0_ND_G0.READ_REG_GEN[0].reg1_reg[30] ,
    s_axi_aresetn,
    GPIO_xferAck_i,
    gpio_xferAck_Reg,
    ip2bus_rdack_i_D1,
    s_axi_arready,
    s_axi_arready_0,
    ip2bus_wrack_i_D1,
    s_axi_awready,
    reg3,
    reg1);
  output \MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ;
  output p_1_in2_in;
  output rst_reg;
  output ip2bus_rdack_i_D1_reg;
  output ip2bus_wrack_i_D1_reg;
  output bus2ip_rnw_i_reg;
  output [2:0]D;
  input Q;
  input s_axi_aclk;
  input [2:0]\Dual.gpio_OE_reg[0] ;
  input [0:0]SR;
  input \Dual.ALLIN0_ND_G0.READ_REG_GEN[0].reg1_reg[30] ;
  input s_axi_aresetn;
  input GPIO_xferAck_i;
  input gpio_xferAck_Reg;
  input ip2bus_rdack_i_D1;
  input s_axi_arready;
  input [3:0]s_axi_arready_0;
  input ip2bus_wrack_i_D1;
  input s_axi_awready;
  input [1:0]reg3;
  input [1:0]reg1;

  wire Bus_RNW_reg;
  wire Bus_RNW_reg_i_1_n_0;
  wire [2:0]D;
  wire \Dual.ALLIN0_ND_G0.READ_REG_GEN[0].reg1_reg[30] ;
  wire [2:0]\Dual.gpio_OE_reg[0] ;
  wire \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg ;
  wire \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg ;
  wire \GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg ;
  wire \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg ;
  wire GPIO_xferAck_i;
  wire \MEM_DECODE_GEN[0].cs_out_i[0]_i_1_n_0 ;
  wire \MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ;
  wire Q;
  wire [0:0]SR;
  wire [0:3]bus2ip_rdce;
  wire bus2ip_rnw_i_reg;
  wire ce_expnd_i_0;
  wire ce_expnd_i_1;
  wire ce_expnd_i_2;
  wire ce_expnd_i_3;
  wire cs_ce_clr;
  wire gpio_xferAck_Reg;
  wire ip2bus_rdack_i_D1;
  wire ip2bus_rdack_i_D1_reg;
  wire ip2bus_wrack_i_D1;
  wire ip2bus_wrack_i_D1_reg;
  wire p_1_in2_in;
  wire [1:0]reg1;
  wire [1:0]reg3;
  wire rst_reg;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire s_axi_arready;
  wire [3:0]s_axi_arready_0;
  wire s_axi_awready;

  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    Bus_RNW_reg_i_1
       (.I0(\Dual.ALLIN0_ND_G0.READ_REG_GEN[0].reg1_reg[30] ),
        .I1(Q),
        .I2(Bus_RNW_reg),
        .O(Bus_RNW_reg_i_1_n_0));
  FDRE Bus_RNW_reg_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Bus_RNW_reg_i_1_n_0),
        .Q(Bus_RNW_reg),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFDFF)) 
    \Dual.ALLOUT1_ND_G2.READ_REG2_GEN[1].reg3[31]_i_1 
       (.I0(\Dual.ALLIN0_ND_G0.READ_REG_GEN[0].reg1_reg[30] ),
        .I1(GPIO_xferAck_i),
        .I2(gpio_xferAck_Reg),
        .I3(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .O(bus2ip_rnw_i_reg));
  LUT6 #(
    .INIT(64'hAAAAABAAAAAAAAAA)) 
    \Dual.gpio2_Data_Out[0]_i_2 
       (.I0(SR),
        .I1(\Dual.ALLIN0_ND_G0.READ_REG_GEN[0].reg1_reg[30] ),
        .I2(\Dual.gpio_OE_reg[0] [2]),
        .I3(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I4(\Dual.gpio_OE_reg[0] [0]),
        .I5(\Dual.gpio_OE_reg[0] [1]),
        .O(rst_reg));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \Dual.gpio_OE[0]_i_2 
       (.I0(\Dual.gpio_OE_reg[0] [2]),
        .I1(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I2(\Dual.gpio_OE_reg[0] [1]),
        .I3(\Dual.gpio_OE_reg[0] [0]),
        .O(p_1_in2_in));
  FDRE \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(Q),
        .D(ce_expnd_i_3),
        .Q(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg ),
        .R(cs_ce_clr));
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_BKEND_CE_REGISTERS[1].ce_out_i[1]_i_1 
       (.I0(\Dual.gpio_OE_reg[0] [0]),
        .I1(\Dual.gpio_OE_reg[0] [1]),
        .O(ce_expnd_i_2));
  FDRE \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1] 
       (.C(s_axi_aclk),
        .CE(Q),
        .D(ce_expnd_i_2),
        .Q(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg ),
        .R(cs_ce_clr));
  FDRE \GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(Q),
        .D(ce_expnd_i_1),
        .Q(\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg ),
        .R(cs_ce_clr));
  LUT3 #(
    .INIT(8'hEF)) 
    \GEN_BKEND_CE_REGISTERS[3].ce_out_i[3]_i_1 
       (.I0(ip2bus_wrack_i_D1_reg),
        .I1(ip2bus_rdack_i_D1_reg),
        .I2(s_axi_aresetn),
        .O(cs_ce_clr));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_BKEND_CE_REGISTERS[3].ce_out_i[3]_i_2 
       (.I0(\Dual.gpio_OE_reg[0] [1]),
        .I1(\Dual.gpio_OE_reg[0] [0]),
        .O(ce_expnd_i_0));
  FDRE \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3] 
       (.C(s_axi_aclk),
        .CE(Q),
        .D(ce_expnd_i_0),
        .Q(\GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg ),
        .R(cs_ce_clr));
  system_AXITDC_0_0_pselect_f \MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I 
       (.\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] (\Dual.gpio_OE_reg[0] [1:0]),
        .ce_expnd_i_3(ce_expnd_i_3));
  system_AXITDC_0_0_pselect_f__parameterized1 \MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I 
       (.\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2] (\Dual.gpio_OE_reg[0] [1:0]),
        .ce_expnd_i_1(ce_expnd_i_1));
  LUT5 #(
    .INIT(32'h000000E0)) 
    \MEM_DECODE_GEN[0].cs_out_i[0]_i_1 
       (.I0(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I1(Q),
        .I2(s_axi_aresetn),
        .I3(ip2bus_rdack_i_D1_reg),
        .I4(ip2bus_wrack_i_D1_reg),
        .O(\MEM_DECODE_GEN[0].cs_out_i[0]_i_1_n_0 ));
  FDRE \MEM_DECODE_GEN[0].cs_out_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\MEM_DECODE_GEN[0].cs_out_i[0]_i_1_n_0 ),
        .Q(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h00001400)) 
    \ip2bus_data_i_D1[0]_i_1 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg ),
        .I1(\GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg ),
        .I2(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg ),
        .I3(Bus_RNW_reg),
        .I4(\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h0005054A0000054A)) 
    \ip2bus_data_i_D1[30]_i_1 
       (.I0(bus2ip_rdce[3]),
        .I1(reg3[1]),
        .I2(bus2ip_rdce[2]),
        .I3(bus2ip_rdce[1]),
        .I4(bus2ip_rdce[0]),
        .I5(reg1[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ip2bus_data_i_D1[30]_i_2 
       (.I0(\GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg ),
        .I1(Bus_RNW_reg),
        .O(bus2ip_rdce[3]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ip2bus_data_i_D1[30]_i_3 
       (.I0(\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg ),
        .I1(Bus_RNW_reg),
        .O(bus2ip_rdce[2]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ip2bus_data_i_D1[30]_i_4 
       (.I0(\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg ),
        .I1(Bus_RNW_reg),
        .O(bus2ip_rdce[1]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ip2bus_data_i_D1[30]_i_5 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg ),
        .I1(Bus_RNW_reg),
        .O(bus2ip_rdce[0]));
  LUT6 #(
    .INIT(64'h0005054A0000054A)) 
    \ip2bus_data_i_D1[31]_i_1 
       (.I0(bus2ip_rdce[3]),
        .I1(reg3[0]),
        .I2(bus2ip_rdce[2]),
        .I3(bus2ip_rdce[1]),
        .I4(bus2ip_rdce[0]),
        .I5(reg1[0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAEAAAA)) 
    s_axi_arready_INST_0
       (.I0(ip2bus_rdack_i_D1),
        .I1(s_axi_arready),
        .I2(s_axi_arready_0[2]),
        .I3(s_axi_arready_0[1]),
        .I4(s_axi_arready_0[3]),
        .I5(s_axi_arready_0[0]),
        .O(ip2bus_rdack_i_D1_reg));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAEAAAA)) 
    s_axi_wready_INST_0
       (.I0(ip2bus_wrack_i_D1),
        .I1(s_axi_awready),
        .I2(s_axi_arready_0[2]),
        .I3(s_axi_arready_0[1]),
        .I4(s_axi_arready_0[3]),
        .I5(s_axi_arready_0[0]),
        .O(ip2bus_wrack_i_D1_reg));
endmodule

(* ORIG_REF_NAME = "axi_bram_ctrl" *) 
module system_AXITDC_0_0_axi_bram_ctrl
   (axi_bvalid_int_reg,
    \GEN_NO_RD_CMD_OPT.axi_rvalid_int_reg ,
    \GEN_NO_RD_CMD_OPT.axi_rlast_int_reg ,
    Q,
    s_axi_aresetn_0,
    s_axi_awready,
    s_axi_arready,
    s_axi_bid,
    bram_wrdata_a,
    s_axi_rid,
    s_axi_rdata,
    bram_we_a,
    bram_en_a,
    s_axi_wready,
    s_axi_aresetn,
    s_axi_wlast,
    s_axi_wvalid,
    s_axi_bready,
    s_axi_rready,
    s_axi_arburst,
    s_axi_awvalid,
    s_axi_arvalid,
    s_axi_aclk,
    s_axi_awid,
    s_axi_wstrb,
    s_axi_wdata,
    s_axi_arid,
    bram_rddata_a,
    s_axi_araddr,
    s_axi_awaddr,
    s_axi_arlen,
    s_axi_awlen,
    s_axi_awburst);
  output axi_bvalid_int_reg;
  output \GEN_NO_RD_CMD_OPT.axi_rvalid_int_reg ;
  output \GEN_NO_RD_CMD_OPT.axi_rlast_int_reg ;
  output [11:0]Q;
  output s_axi_aresetn_0;
  output s_axi_awready;
  output s_axi_arready;
  output [11:0]s_axi_bid;
  output [31:0]bram_wrdata_a;
  output [11:0]s_axi_rid;
  output [31:0]s_axi_rdata;
  output [3:0]bram_we_a;
  output bram_en_a;
  output s_axi_wready;
  input s_axi_aresetn;
  input s_axi_wlast;
  input s_axi_wvalid;
  input s_axi_bready;
  input s_axi_rready;
  input [1:0]s_axi_arburst;
  input s_axi_awvalid;
  input s_axi_arvalid;
  input s_axi_aclk;
  input [11:0]s_axi_awid;
  input [3:0]s_axi_wstrb;
  input [31:0]s_axi_wdata;
  input [11:0]s_axi_arid;
  input [31:0]bram_rddata_a;
  input [11:0]s_axi_araddr;
  input [11:0]s_axi_awaddr;
  input [7:0]s_axi_arlen;
  input [3:0]s_axi_awlen;
  input [1:0]s_axi_awburst;

  wire \GEN_NO_RD_CMD_OPT.axi_rlast_int_reg ;
  wire \GEN_NO_RD_CMD_OPT.axi_rvalid_int_reg ;
  wire [11:0]Q;
  wire axi_bvalid_int_reg;
  wire bram_en_a;
  wire [31:0]bram_rddata_a;
  wire [3:0]bram_we_a;
  wire [31:0]bram_wrdata_a;
  wire s_axi_aclk;
  wire [11:0]s_axi_araddr;
  wire [1:0]s_axi_arburst;
  wire s_axi_aresetn;
  wire s_axi_aresetn_0;
  wire [11:0]s_axi_arid;
  wire [7:0]s_axi_arlen;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire [11:0]s_axi_awaddr;
  wire [1:0]s_axi_awburst;
  wire [11:0]s_axi_awid;
  wire [3:0]s_axi_awlen;
  wire s_axi_awready;
  wire s_axi_awvalid;
  wire [11:0]s_axi_bid;
  wire s_axi_bready;
  wire [31:0]s_axi_rdata;
  wire [11:0]s_axi_rid;
  wire s_axi_rready;
  wire [31:0]s_axi_wdata;
  wire s_axi_wlast;
  wire s_axi_wready;
  wire [3:0]s_axi_wstrb;
  wire s_axi_wvalid;

  system_AXITDC_0_0_axi_bram_ctrl_top \gext_inst.abcv4_0_ext_inst 
       (.BRAM_Addr_A(Q),
        .\GEN_NO_RD_CMD_OPT.axi_rlast_int_reg (\GEN_NO_RD_CMD_OPT.axi_rlast_int_reg ),
        .\GEN_NO_RD_CMD_OPT.axi_rvalid_int_reg (\GEN_NO_RD_CMD_OPT.axi_rvalid_int_reg ),
        .SR(s_axi_aresetn_0),
        .axi_bvalid_int_reg(axi_bvalid_int_reg),
        .bram_en_a(bram_en_a),
        .bram_rddata_a(bram_rddata_a),
        .bram_we_a(bram_we_a),
        .bram_wrdata_a(bram_wrdata_a),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_arburst(s_axi_arburst),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arid(s_axi_arid),
        .s_axi_arlen(s_axi_arlen),
        .s_axi_arready(s_axi_arready),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awburst(s_axi_awburst),
        .s_axi_awid(s_axi_awid),
        .s_axi_awlen(s_axi_awlen),
        .s_axi_awready(s_axi_awready),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bid(s_axi_bid),
        .s_axi_bready(s_axi_bready),
        .s_axi_rdata(s_axi_rdata),
        .s_axi_rid(s_axi_rid),
        .s_axi_rready(s_axi_rready),
        .s_axi_wdata(s_axi_wdata),
        .s_axi_wlast(s_axi_wlast),
        .s_axi_wready(s_axi_wready),
        .s_axi_wstrb(s_axi_wstrb),
        .s_axi_wvalid(s_axi_wvalid));
endmodule

(* CHECK_LICENSE_TYPE = "axi_bram_ctrl_0,axi_bram_ctrl,{}" *) (* ORIG_REF_NAME = "axi_bram_ctrl_0" *) (* downgradeipidentifiedwarnings = "yes" *) 
(* x_core_info = "axi_bram_ctrl,Vivado 2023.2" *) 
module system_AXITDC_0_0_axi_bram_ctrl_0
   (s_axi_aclk,
    s_axi_aresetn,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awlock,
    s_axi_awcache,
    s_axi_awprot,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arlock,
    s_axi_arcache,
    s_axi_arprot,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_rvalid,
    s_axi_rready,
    bram_rst_a,
    bram_clk_a,
    bram_en_a,
    bram_we_a,
    bram_addr_a,
    bram_wrdata_a,
    bram_rddata_a);
  (* x_interface_info = "xilinx.com:signal:clock:1.0 CLKIF CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME CLKIF, ASSOCIATED_BUSIF S_AXI:S_AXI_CTRL, ASSOCIATED_RESET s_axi_aresetn, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, INSERT_VIP 0" *) input s_axi_aclk;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 RSTIF RST" *) (* x_interface_parameter = "XIL_INTERFACENAME RSTIF, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input s_axi_aresetn;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI AWID" *) (* x_interface_parameter = "XIL_INTERFACENAME S_AXI, DATA_WIDTH 32, PROTOCOL AXI4, FREQ_HZ 100000000, ID_WIDTH 12, ADDR_WIDTH 14, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 256, PHASE 0.0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input [11:0]s_axi_awid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI AWADDR" *) input [13:0]s_axi_awaddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI AWLEN" *) input [7:0]s_axi_awlen;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI AWSIZE" *) input [2:0]s_axi_awsize;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI AWBURST" *) input [1:0]s_axi_awburst;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI AWLOCK" *) input s_axi_awlock;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI AWCACHE" *) input [3:0]s_axi_awcache;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI AWPROT" *) input [2:0]s_axi_awprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI AWVALID" *) input s_axi_awvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI AWREADY" *) output s_axi_awready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI WDATA" *) input [31:0]s_axi_wdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI WSTRB" *) input [3:0]s_axi_wstrb;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI WLAST" *) input s_axi_wlast;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI WVALID" *) input s_axi_wvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI WREADY" *) output s_axi_wready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI BID" *) output [11:0]s_axi_bid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI BRESP" *) output [1:0]s_axi_bresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI BVALID" *) output s_axi_bvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI BREADY" *) input s_axi_bready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI ARID" *) input [11:0]s_axi_arid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI ARADDR" *) input [13:0]s_axi_araddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI ARLEN" *) input [7:0]s_axi_arlen;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI ARSIZE" *) input [2:0]s_axi_arsize;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI ARBURST" *) input [1:0]s_axi_arburst;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI ARLOCK" *) input s_axi_arlock;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI ARCACHE" *) input [3:0]s_axi_arcache;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI ARPROT" *) input [2:0]s_axi_arprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI ARVALID" *) input s_axi_arvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI ARREADY" *) output s_axi_arready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI RID" *) output [11:0]s_axi_rid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI RDATA" *) output [31:0]s_axi_rdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI RRESP" *) output [1:0]s_axi_rresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI RLAST" *) output s_axi_rlast;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI RVALID" *) output s_axi_rvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI RREADY" *) input s_axi_rready;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA RST" *) (* x_interface_parameter = "XIL_INTERFACENAME BRAM_PORTA, MASTER_TYPE BRAM_CTRL, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, READ_LATENCY 1" *) output bram_rst_a;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK" *) output bram_clk_a;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA EN" *) output bram_en_a;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA WE" *) output [3:0]bram_we_a;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR" *) output [13:0]bram_addr_a;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA DIN" *) output [31:0]bram_wrdata_a;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT" *) input [31:0]bram_rddata_a;

  wire \<const0> ;
  wire [13:2]\^bram_addr_a ;
  wire bram_en_a;
  wire [31:0]bram_rddata_a;
  wire bram_rst_a;
  wire [3:0]bram_we_a;
  wire [31:0]bram_wrdata_a;
  wire s_axi_aclk;
  wire [13:0]s_axi_araddr;
  wire [1:0]s_axi_arburst;
  wire s_axi_aresetn;
  wire [11:0]s_axi_arid;
  wire [7:0]s_axi_arlen;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire [13:0]s_axi_awaddr;
  wire [1:0]s_axi_awburst;
  wire [11:0]s_axi_awid;
  wire [7:0]s_axi_awlen;
  wire s_axi_awready;
  wire s_axi_awvalid;
  wire [11:0]s_axi_bid;
  wire s_axi_bready;
  wire s_axi_bvalid;
  wire [31:0]s_axi_rdata;
  wire [11:0]s_axi_rid;
  wire s_axi_rlast;
  wire s_axi_rready;
  wire s_axi_rvalid;
  wire [31:0]s_axi_wdata;
  wire s_axi_wlast;
  wire s_axi_wready;
  wire [3:0]s_axi_wstrb;
  wire s_axi_wvalid;

  assign bram_addr_a[13:2] = \^bram_addr_a [13:2];
  assign bram_addr_a[1] = \<const0> ;
  assign bram_addr_a[0] = \<const0> ;
  assign bram_clk_a = s_axi_aclk;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  system_AXITDC_0_0_axi_bram_ctrl U0
       (.\GEN_NO_RD_CMD_OPT.axi_rlast_int_reg (s_axi_rlast),
        .\GEN_NO_RD_CMD_OPT.axi_rvalid_int_reg (s_axi_rvalid),
        .Q(\^bram_addr_a ),
        .axi_bvalid_int_reg(s_axi_bvalid),
        .bram_en_a(bram_en_a),
        .bram_rddata_a(bram_rddata_a),
        .bram_we_a(bram_we_a),
        .bram_wrdata_a(bram_wrdata_a),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr(s_axi_araddr[13:2]),
        .s_axi_arburst(s_axi_arburst),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_aresetn_0(bram_rst_a),
        .s_axi_arid(s_axi_arid),
        .s_axi_arlen(s_axi_arlen),
        .s_axi_arready(s_axi_arready),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr[13:2]),
        .s_axi_awburst(s_axi_awburst),
        .s_axi_awid(s_axi_awid),
        .s_axi_awlen(s_axi_awlen[3:0]),
        .s_axi_awready(s_axi_awready),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bid(s_axi_bid),
        .s_axi_bready(s_axi_bready),
        .s_axi_rdata(s_axi_rdata),
        .s_axi_rid(s_axi_rid),
        .s_axi_rready(s_axi_rready),
        .s_axi_wdata(s_axi_wdata),
        .s_axi_wlast(s_axi_wlast),
        .s_axi_wready(s_axi_wready),
        .s_axi_wstrb(s_axi_wstrb),
        .s_axi_wvalid(s_axi_wvalid));
endmodule

(* ORIG_REF_NAME = "axi_bram_ctrl_top" *) 
module system_AXITDC_0_0_axi_bram_ctrl_top
   (axi_bvalid_int_reg,
    \GEN_NO_RD_CMD_OPT.axi_rvalid_int_reg ,
    \GEN_NO_RD_CMD_OPT.axi_rlast_int_reg ,
    BRAM_Addr_A,
    SR,
    s_axi_awready,
    s_axi_arready,
    s_axi_bid,
    bram_wrdata_a,
    s_axi_rid,
    s_axi_rdata,
    bram_we_a,
    bram_en_a,
    s_axi_wready,
    s_axi_aresetn,
    s_axi_wlast,
    s_axi_wvalid,
    s_axi_bready,
    s_axi_rready,
    s_axi_arburst,
    s_axi_awvalid,
    s_axi_arvalid,
    s_axi_aclk,
    s_axi_awid,
    s_axi_wstrb,
    s_axi_wdata,
    s_axi_arid,
    bram_rddata_a,
    s_axi_araddr,
    s_axi_awaddr,
    s_axi_arlen,
    s_axi_awlen,
    s_axi_awburst);
  output axi_bvalid_int_reg;
  output \GEN_NO_RD_CMD_OPT.axi_rvalid_int_reg ;
  output \GEN_NO_RD_CMD_OPT.axi_rlast_int_reg ;
  output [11:0]BRAM_Addr_A;
  output [0:0]SR;
  output s_axi_awready;
  output s_axi_arready;
  output [11:0]s_axi_bid;
  output [31:0]bram_wrdata_a;
  output [11:0]s_axi_rid;
  output [31:0]s_axi_rdata;
  output [3:0]bram_we_a;
  output bram_en_a;
  output s_axi_wready;
  input s_axi_aresetn;
  input s_axi_wlast;
  input s_axi_wvalid;
  input s_axi_bready;
  input s_axi_rready;
  input [1:0]s_axi_arburst;
  input s_axi_awvalid;
  input s_axi_arvalid;
  input s_axi_aclk;
  input [11:0]s_axi_awid;
  input [3:0]s_axi_wstrb;
  input [31:0]s_axi_wdata;
  input [11:0]s_axi_arid;
  input [31:0]bram_rddata_a;
  input [11:0]s_axi_araddr;
  input [11:0]s_axi_awaddr;
  input [7:0]s_axi_arlen;
  input [3:0]s_axi_awlen;
  input [1:0]s_axi_awburst;

  wire [11:0]BRAM_Addr_A;
  wire \GEN_NO_RD_CMD_OPT.axi_rlast_int_reg ;
  wire \GEN_NO_RD_CMD_OPT.axi_rvalid_int_reg ;
  wire [0:0]SR;
  wire axi_bvalid_int_reg;
  wire bram_en_a;
  wire [31:0]bram_rddata_a;
  wire [3:0]bram_we_a;
  wire [31:0]bram_wrdata_a;
  wire s_axi_aclk;
  wire [11:0]s_axi_araddr;
  wire [1:0]s_axi_arburst;
  wire s_axi_aresetn;
  wire [11:0]s_axi_arid;
  wire [7:0]s_axi_arlen;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire [11:0]s_axi_awaddr;
  wire [1:0]s_axi_awburst;
  wire [11:0]s_axi_awid;
  wire [3:0]s_axi_awlen;
  wire s_axi_awready;
  wire s_axi_awvalid;
  wire [11:0]s_axi_bid;
  wire s_axi_bready;
  wire [31:0]s_axi_rdata;
  wire [11:0]s_axi_rid;
  wire s_axi_rready;
  wire [31:0]s_axi_wdata;
  wire s_axi_wlast;
  wire s_axi_wready;
  wire [3:0]s_axi_wstrb;
  wire s_axi_wvalid;

  system_AXITDC_0_0_full_axi \GEN_AXI4.I_FULL_AXI 
       (.\GEN_NO_RD_CMD_OPT.axi_rlast_int_reg (\GEN_NO_RD_CMD_OPT.axi_rlast_int_reg ),
        .\GEN_NO_RD_CMD_OPT.axi_rvalid_int_reg (\GEN_NO_RD_CMD_OPT.axi_rvalid_int_reg ),
        .Q(BRAM_Addr_A),
        .axi_bvalid_int_reg(axi_bvalid_int_reg),
        .bram_en_a(bram_en_a),
        .bram_rddata_a(bram_rddata_a),
        .bram_we_a(bram_we_a),
        .bram_wrdata_a(bram_wrdata_a),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_arburst(s_axi_arburst),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_aresetn_0(SR),
        .s_axi_arid(s_axi_arid),
        .s_axi_arlen(s_axi_arlen),
        .s_axi_arready(s_axi_arready),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awburst(s_axi_awburst),
        .s_axi_awid(s_axi_awid),
        .s_axi_awlen(s_axi_awlen),
        .s_axi_awready(s_axi_awready),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bid(s_axi_bid),
        .s_axi_bready(s_axi_bready),
        .s_axi_rdata(s_axi_rdata),
        .s_axi_rid(s_axi_rid),
        .s_axi_rready(s_axi_rready),
        .s_axi_wdata(s_axi_wdata),
        .s_axi_wlast(s_axi_wlast),
        .s_axi_wready(s_axi_wready),
        .s_axi_wstrb(s_axi_wstrb),
        .s_axi_wvalid(s_axi_wvalid));
endmodule

(* C_ALL_INPUTS = "1" *) (* C_ALL_INPUTS_2 = "0" *) (* C_ALL_OUTPUTS = "0" *) 
(* C_ALL_OUTPUTS_2 = "1" *) (* C_DOUT_DEFAULT = "32'b00000000000000000000000000000000" *) (* C_DOUT_DEFAULT_2 = "32'b00000000000000000000000000000000" *) 
(* C_FAMILY = "artix7" *) (* C_GPIO2_WIDTH = "2" *) (* C_GPIO_WIDTH = "2" *) 
(* C_INTERRUPT_PRESENT = "0" *) (* C_IS_DUAL = "1" *) (* C_S_AXI_ADDR_WIDTH = "9" *) 
(* C_S_AXI_DATA_WIDTH = "32" *) (* C_TRI_DEFAULT = "32'b11111111111111111111111111111111" *) (* C_TRI_DEFAULT_2 = "32'b11111111111111111111111111111111" *) 
(* ORIG_REF_NAME = "axi_gpio" *) (* downgradeipidentifiedwarnings = "yes" *) (* ip_group = "LOGICORE" *) 
module system_AXITDC_0_0_axi_gpio
   (s_axi_aclk,
    s_axi_aresetn,
    s_axi_awaddr,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_araddr,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rvalid,
    s_axi_rready,
    ip2intc_irpt,
    gpio_io_i,
    gpio_io_o,
    gpio_io_t,
    gpio2_io_i,
    gpio2_io_o,
    gpio2_io_t);
  (* sigis = "Clk" *) input s_axi_aclk;
  (* sigis = "Rst" *) input s_axi_aresetn;
  input [8:0]s_axi_awaddr;
  input s_axi_awvalid;
  output s_axi_awready;
  input [31:0]s_axi_wdata;
  input [3:0]s_axi_wstrb;
  input s_axi_wvalid;
  output s_axi_wready;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [8:0]s_axi_araddr;
  input s_axi_arvalid;
  output s_axi_arready;
  output [31:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rvalid;
  input s_axi_rready;
  (* sigis = "INTR_LEVEL_HIGH" *) output ip2intc_irpt;
  input [1:0]gpio_io_i;
  output [1:0]gpio_io_o;
  output [1:0]gpio_io_t;
  input [1:0]gpio2_io_i;
  output [1:0]gpio2_io_o;
  output [1:0]gpio2_io_t;

  wire \<const0> ;
  wire AXI_LITE_IPIF_I_n_12;
  wire AXI_LITE_IPIF_I_n_9;
  wire GPIO_xferAck_i;
  wire [0:6]bus2ip_addr;
  wire bus2ip_cs;
  wire bus2ip_reset;
  wire bus2ip_rnw;
  wire [1:0]gpio2_io_o;
  wire [1:0]gpio_io_i;
  wire gpio_xferAck_Reg;
  wire [0:31]ip2bus_data;
  wire [0:31]ip2bus_data_i_D1;
  wire ip2bus_rdack_i;
  wire ip2bus_rdack_i_D1;
  wire ip2bus_wrack_i;
  wire ip2bus_wrack_i_D1;
  wire p_1_in2_in;
  wire [30:31]reg1;
  wire [30:31]reg3;
  wire s_axi_aclk;
  wire [8:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire [8:0]s_axi_awaddr;
  wire s_axi_awready;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_bvalid;
  wire [30:0]\^s_axi_rdata ;
  wire s_axi_rready;
  wire s_axi_rvalid;
  wire [31:0]s_axi_wdata;
  wire s_axi_wvalid;

  assign gpio2_io_t[1] = \<const0> ;
  assign gpio2_io_t[0] = \<const0> ;
  assign gpio_io_o[1] = \<const0> ;
  assign gpio_io_o[0] = \<const0> ;
  assign gpio_io_t[1] = \<const0> ;
  assign gpio_io_t[0] = \<const0> ;
  assign ip2intc_irpt = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_rdata[31] = \^s_axi_rdata [30];
  assign s_axi_rdata[30] = \^s_axi_rdata [30];
  assign s_axi_rdata[29] = \^s_axi_rdata [30];
  assign s_axi_rdata[28] = \^s_axi_rdata [30];
  assign s_axi_rdata[27] = \^s_axi_rdata [30];
  assign s_axi_rdata[26] = \^s_axi_rdata [30];
  assign s_axi_rdata[25] = \^s_axi_rdata [30];
  assign s_axi_rdata[24] = \^s_axi_rdata [30];
  assign s_axi_rdata[23] = \^s_axi_rdata [30];
  assign s_axi_rdata[22] = \^s_axi_rdata [30];
  assign s_axi_rdata[21] = \^s_axi_rdata [30];
  assign s_axi_rdata[20] = \^s_axi_rdata [30];
  assign s_axi_rdata[19] = \^s_axi_rdata [30];
  assign s_axi_rdata[18] = \^s_axi_rdata [30];
  assign s_axi_rdata[17] = \^s_axi_rdata [30];
  assign s_axi_rdata[16] = \^s_axi_rdata [30];
  assign s_axi_rdata[15] = \^s_axi_rdata [30];
  assign s_axi_rdata[14] = \^s_axi_rdata [30];
  assign s_axi_rdata[13] = \^s_axi_rdata [30];
  assign s_axi_rdata[12] = \^s_axi_rdata [30];
  assign s_axi_rdata[11] = \^s_axi_rdata [30];
  assign s_axi_rdata[10] = \^s_axi_rdata [30];
  assign s_axi_rdata[9] = \^s_axi_rdata [30];
  assign s_axi_rdata[8] = \^s_axi_rdata [30];
  assign s_axi_rdata[7] = \^s_axi_rdata [30];
  assign s_axi_rdata[6] = \^s_axi_rdata [30];
  assign s_axi_rdata[5] = \^s_axi_rdata [30];
  assign s_axi_rdata[4] = \^s_axi_rdata [30];
  assign s_axi_rdata[3] = \^s_axi_rdata [30];
  assign s_axi_rdata[2] = \^s_axi_rdata [30];
  assign s_axi_rdata[1:0] = \^s_axi_rdata [1:0];
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_wready = s_axi_awready;
  system_AXITDC_0_0_axi_lite_ipif AXI_LITE_IPIF_I
       (.D({ip2bus_data[0],ip2bus_data[30],ip2bus_data[31]}),
        .GPIO_xferAck_i(GPIO_xferAck_i),
        .Q({bus2ip_addr[0],bus2ip_addr[5],bus2ip_addr[6]}),
        .bus2ip_cs(bus2ip_cs),
        .bus2ip_reset(bus2ip_reset),
        .bus2ip_rnw(bus2ip_rnw),
        .bus2ip_rnw_i_reg(AXI_LITE_IPIF_I_n_12),
        .gpio_xferAck_Reg(gpio_xferAck_Reg),
        .ip2bus_rdack_i_D1(ip2bus_rdack_i_D1),
        .ip2bus_rdack_i_D1_reg(s_axi_arready),
        .ip2bus_wrack_i_D1(ip2bus_wrack_i_D1),
        .ip2bus_wrack_i_D1_reg(s_axi_awready),
        .p_1_in2_in(p_1_in2_in),
        .reg1({reg1[30],reg1[31]}),
        .reg3({reg3[30],reg3[31]}),
        .rst_reg(AXI_LITE_IPIF_I_n_9),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr({s_axi_araddr[8],s_axi_araddr[3:2]}),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr({s_axi_awaddr[8],s_axi_awaddr[3:2]}),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bvalid_i_reg(s_axi_bvalid),
        .s_axi_rdata({\^s_axi_rdata [30],\^s_axi_rdata [1:0]}),
        .\s_axi_rdata_i_reg[31] ({ip2bus_data_i_D1[0],ip2bus_data_i_D1[30],ip2bus_data_i_D1[31]}),
        .s_axi_rready(s_axi_rready),
        .s_axi_rvalid_i_reg(s_axi_rvalid),
        .s_axi_wvalid(s_axi_wvalid));
  GND GND
       (.G(\<const0> ));
  system_AXITDC_0_0_GPIO_Core gpio_core_1
       (.\Dual.ALLIN0_ND_G0.READ_REG_GEN[0].reg1_reg[30]_0 (AXI_LITE_IPIF_I_n_12),
        .\Dual.gpio2_Data_Out_reg[0]_0 (AXI_LITE_IPIF_I_n_9),
        .GPIO_xferAck_i(GPIO_xferAck_i),
        .Q({bus2ip_addr[0],bus2ip_addr[5],bus2ip_addr[6]}),
        .bus2ip_cs(bus2ip_cs),
        .bus2ip_reset(bus2ip_reset),
        .bus2ip_rnw(bus2ip_rnw),
        .gpio2_io_o(gpio2_io_o),
        .gpio_io_i(gpio_io_i),
        .gpio_xferAck_Reg(gpio_xferAck_Reg),
        .ip2bus_rdack_i(ip2bus_rdack_i),
        .ip2bus_wrack_i(ip2bus_wrack_i),
        .p_1_in2_in(p_1_in2_in),
        .reg1({reg1[30],reg1[31]}),
        .reg3({reg3[30],reg3[31]}),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_wdata(s_axi_wdata[1:0]));
  FDRE \ip2bus_data_i_D1_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ip2bus_data[0]),
        .Q(ip2bus_data_i_D1[0]),
        .R(bus2ip_reset));
  FDRE \ip2bus_data_i_D1_reg[30] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ip2bus_data[30]),
        .Q(ip2bus_data_i_D1[30]),
        .R(bus2ip_reset));
  FDRE \ip2bus_data_i_D1_reg[31] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ip2bus_data[31]),
        .Q(ip2bus_data_i_D1[31]),
        .R(bus2ip_reset));
  FDRE ip2bus_rdack_i_D1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ip2bus_rdack_i),
        .Q(ip2bus_rdack_i_D1),
        .R(bus2ip_reset));
  FDRE ip2bus_wrack_i_D1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ip2bus_wrack_i),
        .Q(ip2bus_wrack_i_D1),
        .R(bus2ip_reset));
endmodule

(* CHECK_LICENSE_TYPE = "axi_gpio_0,axi_gpio,{}" *) (* ORIG_REF_NAME = "axi_gpio_0" *) (* downgradeipidentifiedwarnings = "yes" *) 
(* x_core_info = "axi_gpio,Vivado 2023.2" *) 
module system_AXITDC_0_0_axi_gpio_0
   (s_axi_aclk,
    s_axi_aresetn,
    s_axi_awaddr,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_araddr,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rvalid,
    s_axi_rready,
    gpio_io_i,
    gpio2_io_o);
  (* x_interface_info = "xilinx.com:signal:clock:1.0 S_AXI_ACLK CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME S_AXI_ACLK, ASSOCIATED_BUSIF S_AXI, ASSOCIATED_RESET s_axi_aresetn, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, INSERT_VIP 0" *) input s_axi_aclk;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 S_AXI_ARESETN RST" *) (* x_interface_parameter = "XIL_INTERFACENAME S_AXI_ARESETN, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input s_axi_aresetn;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI AWADDR" *) (* x_interface_parameter = "XIL_INTERFACENAME S_AXI, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 9, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input [8:0]s_axi_awaddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI AWVALID" *) input s_axi_awvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI AWREADY" *) output s_axi_awready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI WDATA" *) input [31:0]s_axi_wdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI WSTRB" *) input [3:0]s_axi_wstrb;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI WVALID" *) input s_axi_wvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI WREADY" *) output s_axi_wready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI BRESP" *) output [1:0]s_axi_bresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI BVALID" *) output s_axi_bvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI BREADY" *) input s_axi_bready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI ARADDR" *) input [8:0]s_axi_araddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI ARVALID" *) input s_axi_arvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI ARREADY" *) output s_axi_arready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI RDATA" *) output [31:0]s_axi_rdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI RRESP" *) output [1:0]s_axi_rresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI RVALID" *) output s_axi_rvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI RREADY" *) input s_axi_rready;
  (* x_interface_info = "xilinx.com:interface:gpio:1.0 GPIO TRI_I" *) (* x_interface_parameter = "XIL_INTERFACENAME GPIO, BOARD.ASSOCIATED_PARAM GPIO_BOARD_INTERFACE" *) input [1:0]gpio_io_i;
  (* x_interface_info = "xilinx.com:interface:gpio:1.0 GPIO2 TRI_O" *) (* x_interface_parameter = "XIL_INTERFACENAME GPIO2, BOARD.ASSOCIATED_PARAM GPIO2_BOARD_INTERFACE" *) output [1:0]gpio2_io_o;

  wire \<const0> ;
  wire [1:0]gpio2_io_o;
  wire [1:0]gpio_io_i;
  wire s_axi_aclk;
  wire [8:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire [8:0]s_axi_awaddr;
  wire s_axi_awready;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_bvalid;
  wire [31:0]s_axi_rdata;
  wire s_axi_rready;
  wire s_axi_rvalid;
  wire [31:0]s_axi_wdata;
  wire s_axi_wready;
  wire s_axi_wvalid;
  wire NLW_U0_ip2intc_irpt_UNCONNECTED;
  wire [1:0]NLW_U0_gpio2_io_t_UNCONNECTED;
  wire [1:0]NLW_U0_gpio_io_o_UNCONNECTED;
  wire [1:0]NLW_U0_gpio_io_t_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;

  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_ALL_INPUTS = "1" *) 
  (* C_ALL_INPUTS_2 = "0" *) 
  (* C_ALL_OUTPUTS = "0" *) 
  (* C_ALL_OUTPUTS_2 = "1" *) 
  (* C_DOUT_DEFAULT = "32'b00000000000000000000000000000000" *) 
  (* C_DOUT_DEFAULT_2 = "32'b00000000000000000000000000000000" *) 
  (* C_FAMILY = "artix7" *) 
  (* C_GPIO2_WIDTH = "2" *) 
  (* C_GPIO_WIDTH = "2" *) 
  (* C_INTERRUPT_PRESENT = "0" *) 
  (* C_IS_DUAL = "1" *) 
  (* C_S_AXI_ADDR_WIDTH = "9" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_TRI_DEFAULT = "32'b11111111111111111111111111111111" *) 
  (* C_TRI_DEFAULT_2 = "32'b11111111111111111111111111111111" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* ip_group = "LOGICORE" *) 
  system_AXITDC_0_0_axi_gpio U0
       (.gpio2_io_i({1'b0,1'b0}),
        .gpio2_io_o(gpio2_io_o),
        .gpio2_io_t(NLW_U0_gpio2_io_t_UNCONNECTED[1:0]),
        .gpio_io_i(gpio_io_i),
        .gpio_io_o(NLW_U0_gpio_io_o_UNCONNECTED[1:0]),
        .gpio_io_t(NLW_U0_gpio_io_t_UNCONNECTED[1:0]),
        .ip2intc_irpt(NLW_U0_ip2intc_irpt_UNCONNECTED),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr({s_axi_araddr[8],1'b0,1'b0,1'b0,1'b0,s_axi_araddr[3:2],1'b0,1'b0}),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arready(s_axi_arready),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr({s_axi_awaddr[8],1'b0,1'b0,1'b0,1'b0,s_axi_awaddr[3:2],1'b0,1'b0}),
        .s_axi_awready(s_axi_awready),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_rdata(s_axi_rdata),
        .s_axi_rready(s_axi_rready),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_rvalid(s_axi_rvalid),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axi_wdata[1:0]}),
        .s_axi_wready(s_axi_wready),
        .s_axi_wstrb({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wvalid(s_axi_wvalid));
endmodule

(* ORIG_REF_NAME = "axi_lite_ipif" *) 
module system_AXITDC_0_0_axi_lite_ipif
   (bus2ip_reset,
    Q,
    bus2ip_rnw,
    s_axi_rvalid_i_reg,
    s_axi_bvalid_i_reg,
    bus2ip_cs,
    p_1_in2_in,
    rst_reg,
    ip2bus_rdack_i_D1_reg,
    ip2bus_wrack_i_D1_reg,
    bus2ip_rnw_i_reg,
    s_axi_rdata,
    D,
    s_axi_aclk,
    s_axi_arvalid,
    s_axi_rready,
    s_axi_bready,
    s_axi_aresetn,
    s_axi_awvalid,
    s_axi_wvalid,
    GPIO_xferAck_i,
    gpio_xferAck_Reg,
    \s_axi_rdata_i_reg[31] ,
    reg3,
    reg1,
    ip2bus_rdack_i_D1,
    ip2bus_wrack_i_D1,
    s_axi_araddr,
    s_axi_awaddr);
  output bus2ip_reset;
  output [2:0]Q;
  output bus2ip_rnw;
  output s_axi_rvalid_i_reg;
  output s_axi_bvalid_i_reg;
  output bus2ip_cs;
  output p_1_in2_in;
  output rst_reg;
  output ip2bus_rdack_i_D1_reg;
  output ip2bus_wrack_i_D1_reg;
  output bus2ip_rnw_i_reg;
  output [2:0]s_axi_rdata;
  output [2:0]D;
  input s_axi_aclk;
  input s_axi_arvalid;
  input s_axi_rready;
  input s_axi_bready;
  input s_axi_aresetn;
  input s_axi_awvalid;
  input s_axi_wvalid;
  input GPIO_xferAck_i;
  input gpio_xferAck_Reg;
  input [2:0]\s_axi_rdata_i_reg[31] ;
  input [1:0]reg3;
  input [1:0]reg1;
  input ip2bus_rdack_i_D1;
  input ip2bus_wrack_i_D1;
  input [2:0]s_axi_araddr;
  input [2:0]s_axi_awaddr;

  wire [2:0]D;
  wire GPIO_xferAck_i;
  wire [2:0]Q;
  wire bus2ip_cs;
  wire bus2ip_reset;
  wire bus2ip_rnw;
  wire bus2ip_rnw_i_reg;
  wire gpio_xferAck_Reg;
  wire ip2bus_rdack_i_D1;
  wire ip2bus_rdack_i_D1_reg;
  wire ip2bus_wrack_i_D1;
  wire ip2bus_wrack_i_D1_reg;
  wire p_1_in2_in;
  wire [1:0]reg1;
  wire [1:0]reg3;
  wire rst_reg;
  wire s_axi_aclk;
  wire [2:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arvalid;
  wire [2:0]s_axi_awaddr;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_bvalid_i_reg;
  wire [2:0]s_axi_rdata;
  wire [2:0]\s_axi_rdata_i_reg[31] ;
  wire s_axi_rready;
  wire s_axi_rvalid_i_reg;
  wire s_axi_wvalid;

  system_AXITDC_0_0_slave_attachment I_SLAVE_ATTACHMENT
       (.D(D),
        .GPIO_xferAck_i(GPIO_xferAck_i),
        .\MEM_DECODE_GEN[0].cs_out_i_reg[0] (bus2ip_cs),
        .Q(Q),
        .SR(bus2ip_reset),
        .bus2ip_rnw_i_reg_0(bus2ip_rnw),
        .bus2ip_rnw_i_reg_1(bus2ip_rnw_i_reg),
        .gpio_xferAck_Reg(gpio_xferAck_Reg),
        .ip2bus_rdack_i_D1(ip2bus_rdack_i_D1),
        .ip2bus_rdack_i_D1_reg(ip2bus_rdack_i_D1_reg),
        .ip2bus_wrack_i_D1(ip2bus_wrack_i_D1),
        .ip2bus_wrack_i_D1_reg(ip2bus_wrack_i_D1_reg),
        .p_1_in2_in(p_1_in2_in),
        .reg1(reg1),
        .reg3(reg3),
        .rst_reg_0(rst_reg),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bvalid_i_reg_0(s_axi_bvalid_i_reg),
        .s_axi_rdata(s_axi_rdata),
        .\s_axi_rdata_i_reg[31]_0 (\s_axi_rdata_i_reg[31] ),
        .s_axi_rready(s_axi_rready),
        .s_axi_rvalid_i_reg_0(s_axi_rvalid_i_reg),
        .s_axi_wvalid(s_axi_wvalid));
endmodule

(* CHECK_LICENSE_TYPE = "blk_mem_gen_0,blk_mem_gen_v8_4_7,{}" *) (* ORIG_REF_NAME = "blk_mem_gen_0" *) (* downgradeipidentifiedwarnings = "yes" *) 
(* x_core_info = "blk_mem_gen_v8_4_7,Vivado 2023.2" *) 
module system_AXITDC_0_0_blk_mem_gen_0
   (clka,
    rsta,
    ena,
    wea,
    addra,
    dina,
    douta,
    clkb,
    rstb,
    enb,
    web,
    addrb,
    dinb,
    doutb);
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1" *) input clka;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA RST" *) input rsta;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA EN" *) input ena;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA WE" *) input [3:0]wea;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR" *) input [31:0]addra;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA DIN" *) input [31:0]dina;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT" *) output [31:0]douta;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTB CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME BRAM_PORTB, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1" *) input clkb;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTB RST" *) input rstb;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTB EN" *) input enb;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTB WE" *) input [7:0]web;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTB ADDR" *) input [31:0]addrb;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTB DIN" *) input [63:0]dinb;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTB DOUT" *) output [63:0]doutb;

  wire \<const0> ;
  wire [31:0]addra;
  wire [31:0]addrb;
  wire clka;
  wire clkb;
  wire [31:0]dina;
  wire [63:0]dinb;
  wire [31:0]douta;
  wire ena;
  wire rsta;
  wire [3:0]wea;
  wire [7:0]web;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_rsta_busy_UNCONNECTED;
  wire NLW_U0_rstb_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_dbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_sbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire [63:0]NLW_U0_doutb_UNCONNECTED;
  wire [31:0]NLW_U0_rdaddrecc_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [31:0]NLW_U0_s_axi_rdaddrecc_UNCONNECTED;
  wire [63:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;

  assign doutb[63] = \<const0> ;
  assign doutb[62] = \<const0> ;
  assign doutb[61] = \<const0> ;
  assign doutb[60] = \<const0> ;
  assign doutb[59] = \<const0> ;
  assign doutb[58] = \<const0> ;
  assign doutb[57] = \<const0> ;
  assign doutb[56] = \<const0> ;
  assign doutb[55] = \<const0> ;
  assign doutb[54] = \<const0> ;
  assign doutb[53] = \<const0> ;
  assign doutb[52] = \<const0> ;
  assign doutb[51] = \<const0> ;
  assign doutb[50] = \<const0> ;
  assign doutb[49] = \<const0> ;
  assign doutb[48] = \<const0> ;
  assign doutb[47] = \<const0> ;
  assign doutb[46] = \<const0> ;
  assign doutb[45] = \<const0> ;
  assign doutb[44] = \<const0> ;
  assign doutb[43] = \<const0> ;
  assign doutb[42] = \<const0> ;
  assign doutb[41] = \<const0> ;
  assign doutb[40] = \<const0> ;
  assign doutb[39] = \<const0> ;
  assign doutb[38] = \<const0> ;
  assign doutb[37] = \<const0> ;
  assign doutb[36] = \<const0> ;
  assign doutb[35] = \<const0> ;
  assign doutb[34] = \<const0> ;
  assign doutb[33] = \<const0> ;
  assign doutb[32] = \<const0> ;
  assign doutb[31] = \<const0> ;
  assign doutb[30] = \<const0> ;
  assign doutb[29] = \<const0> ;
  assign doutb[28] = \<const0> ;
  assign doutb[27] = \<const0> ;
  assign doutb[26] = \<const0> ;
  assign doutb[25] = \<const0> ;
  assign doutb[24] = \<const0> ;
  assign doutb[23] = \<const0> ;
  assign doutb[22] = \<const0> ;
  assign doutb[21] = \<const0> ;
  assign doutb[20] = \<const0> ;
  assign doutb[19] = \<const0> ;
  assign doutb[18] = \<const0> ;
  assign doutb[17] = \<const0> ;
  assign doutb[16] = \<const0> ;
  assign doutb[15] = \<const0> ;
  assign doutb[14] = \<const0> ;
  assign doutb[13] = \<const0> ;
  assign doutb[12] = \<const0> ;
  assign doutb[11] = \<const0> ;
  assign doutb[10] = \<const0> ;
  assign doutb[9] = \<const0> ;
  assign doutb[8] = \<const0> ;
  assign doutb[7] = \<const0> ;
  assign doutb[6] = \<const0> ;
  assign doutb[5] = \<const0> ;
  assign doutb[4] = \<const0> ;
  assign doutb[3] = \<const0> ;
  assign doutb[2] = \<const0> ;
  assign doutb[1] = \<const0> ;
  assign doutb[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_ADDRA_WIDTH = "32" *) 
  (* C_ADDRB_WIDTH = "32" *) 
  (* C_ALGORITHM = "1" *) 
  (* C_AXI_ID_WIDTH = "4" *) 
  (* C_AXI_SLAVE_TYPE = "0" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_BYTE_SIZE = "8" *) 
  (* C_COMMON_CLK = "0" *) 
  (* C_COUNT_18K_BRAM = "0" *) 
  (* C_COUNT_36K_BRAM = "4" *) 
  (* C_CTRL_ECC_ALGO = "NONE" *) 
  (* C_DEFAULT_DATA = "0" *) 
  (* C_DISABLE_WARN_BHV_COLL = "0" *) 
  (* C_DISABLE_WARN_BHV_RANGE = "0" *) 
  (* C_ELABORATION_DIR = "./" *) 
  (* C_ENABLE_32BIT_ADDRESS = "1" *) 
  (* C_EN_DEEPSLEEP_PIN = "0" *) 
  (* C_EN_ECC_PIPE = "0" *) 
  (* C_EN_RDADDRA_CHG = "0" *) 
  (* C_EN_RDADDRB_CHG = "0" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_EN_SHUTDOWN_PIN = "0" *) 
  (* C_EN_SLEEP_PIN = "0" *) 
  (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     19.896042 mW" *) 
  (* C_FAMILY = "artix7" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_ENA = "1" *) 
  (* C_HAS_ENB = "1" *) 
  (* C_HAS_INJECTERR = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_B = "1" *) 
  (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_REGCEA = "0" *) 
  (* C_HAS_REGCEB = "0" *) 
  (* C_HAS_RSTA = "1" *) 
  (* C_HAS_RSTB = "1" *) 
  (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) 
  (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
  (* C_INITA_VAL = "0" *) 
  (* C_INITB_VAL = "0" *) 
  (* C_INIT_FILE = "blk_mem_gen_0.mem" *) 
  (* C_INIT_FILE_NAME = "no_coe_file_loaded" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_LOAD_INIT_FILE = "0" *) 
  (* C_MEM_TYPE = "2" *) 
  (* C_MUX_PIPELINE_STAGES = "0" *) 
  (* C_PRIM_TYPE = "1" *) 
  (* C_READ_DEPTH_A = "4096" *) 
  (* C_READ_DEPTH_B = "2048" *) 
  (* C_READ_LATENCY_A = "1" *) 
  (* C_READ_LATENCY_B = "1" *) 
  (* C_READ_WIDTH_A = "32" *) 
  (* C_READ_WIDTH_B = "64" *) 
  (* C_RSTRAM_A = "0" *) 
  (* C_RSTRAM_B = "0" *) 
  (* C_RST_PRIORITY_A = "CE" *) 
  (* C_RST_PRIORITY_B = "CE" *) 
  (* C_SIM_COLLISION_CHECK = "ALL" *) 
  (* C_USE_BRAM_BLOCK = "0" *) 
  (* C_USE_BYTE_WEA = "1" *) 
  (* C_USE_BYTE_WEB = "1" *) 
  (* C_USE_DEFAULT_DATA = "0" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_SOFTECC = "0" *) 
  (* C_USE_URAM = "0" *) 
  (* C_WEA_WIDTH = "4" *) 
  (* C_WEB_WIDTH = "8" *) 
  (* C_WRITE_DEPTH_A = "4096" *) 
  (* C_WRITE_DEPTH_B = "2048" *) 
  (* C_WRITE_MODE_A = "WRITE_FIRST" *) 
  (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
  (* C_WRITE_WIDTH_A = "32" *) 
  (* C_WRITE_WIDTH_B = "64" *) 
  (* C_XDEVICEFAMILY = "artix7" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* is_du_within_envelope = "true" *) 
  system_AXITDC_0_0_blk_mem_gen_v8_4_7 U0
       (.addra({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,addra[13:2],1'b0,1'b0}),
        .addrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,addrb[13:3],1'b0,1'b0,1'b0}),
        .clka(clka),
        .clkb(clkb),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .deepsleep(1'b0),
        .dina(dina),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dinb[42:0]}),
        .douta(douta),
        .doutb(NLW_U0_doutb_UNCONNECTED[63:0]),
        .eccpipece(1'b0),
        .ena(ena),
        .enb(1'b1),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .rdaddrecc(NLW_U0_rdaddrecc_UNCONNECTED[31:0]),
        .regcea(1'b0),
        .regceb(1'b0),
        .rsta(rsta),
        .rsta_busy(NLW_U0_rsta_busy_UNCONNECTED),
        .rstb(1'b0),
        .rstb_busy(NLW_U0_rstb_busy_UNCONNECTED),
        .s_aclk(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[3:0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_dbiterr(NLW_U0_s_axi_dbiterr_UNCONNECTED),
        .s_axi_injectdbiterr(1'b0),
        .s_axi_injectsbiterr(1'b0),
        .s_axi_rdaddrecc(NLW_U0_s_axi_rdaddrecc_UNCONNECTED[31:0]),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[63:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[3:0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_sbiterr(NLW_U0_s_axi_sbiterr_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .shutdown(1'b0),
        .sleep(1'b0),
        .wea(wea),
        .web({web[7],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module system_AXITDC_0_0_cdc_sync
   (scndry_vect_out,
    gpio_io_i,
    s_axi_aclk);
  output [1:0]scndry_vect_out;
  input [1:0]gpio_io_i;
  input s_axi_aclk;

  wire \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0 ;
  wire [1:0]\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2 ;
  wire [1:0]\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3 ;
  wire Q;
  wire [1:0]gpio_io_i;
  wire s_axi_aclk;
  wire [1:0]scndry_vect_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Q),
        .Q(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2 [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0 ),
        .Q(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2 [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2 [0]),
        .Q(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3 [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2 [1]),
        .Q(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3 [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3 [0]),
        .Q(scndry_vect_out[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3 [1]),
        .Q(scndry_vect_out[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gpio_io_i[0]),
        .Q(Q),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gpio_io_i[1]),
        .Q(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0 ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "control" *) 
module system_AXITDC_0_0_control
   (we,
    rdy,
    asyn,
    \GEN_CarryChain[47].CARRY4_inst ,
    trigger_out,
    Q,
    dinb,
    led_out,
    validOut,
    clk,
    D,
    \addr_cnt_reg[4]_0 ,
    syn,
    count_reg,
    \data_e_reg[7]_0 ,
    trigger_in);
  output [0:0]we;
  output rdy;
  output asyn;
  output \GEN_CarryChain[47].CARRY4_inst ;
  output [10:0]trigger_out;
  output [10:0]Q;
  output [42:0]dinb;
  output [2:0]led_out;
  input validOut;
  input clk;
  input [0:0]D;
  input \addr_cnt_reg[4]_0 ;
  input syn;
  input [23:0]count_reg;
  input [7:0]\data_e_reg[7]_0 ;
  input [10:0]trigger_in;

  wire [0:0]D;
  wire \FSM_sequential_state[0]_i_1_n_0 ;
  wire \FSM_sequential_state[1]_i_1_n_0 ;
  wire \FSM_sequential_state[2]_i_1_n_0 ;
  wire \FSM_sequential_state[2]_i_2_n_0 ;
  wire \FSM_sequential_state[2]_i_3_n_0 ;
  wire \FSM_sequential_state[2]_i_4_n_0 ;
  wire \FSM_sequential_state[2]_i_5_n_0 ;
  wire \GEN_CarryChain[47].CARRY4_inst ;
  wire [10:0]Q;
  wire addr_cnt;
  wire \addr_cnt[0]_i_1_n_0 ;
  wire \addr_cnt[10]_i_1_n_0 ;
  wire \addr_cnt[10]_i_2_n_0 ;
  wire \addr_cnt[1]_i_1_n_0 ;
  wire \addr_cnt[2]_i_1_n_0 ;
  wire \addr_cnt[3]_i_1_n_0 ;
  wire \addr_cnt[4]_i_1_n_0 ;
  wire \addr_cnt[4]_i_3_n_0 ;
  wire \addr_cnt[5]_i_1_n_0 ;
  wire \addr_cnt[6]_i_1_n_0 ;
  wire \addr_cnt[7]_i_1_n_0 ;
  wire \addr_cnt[8]_i_1_n_0 ;
  wire \addr_cnt[8]_i_2_n_0 ;
  wire \addr_cnt[9]_i_1_n_0 ;
  wire \addr_cnt_reg[4]_0 ;
  wire \addr_cnt_reg_n_0_[0] ;
  wire \addr_cnt_reg_n_0_[10] ;
  wire \addr_cnt_reg_n_0_[1] ;
  wire \addr_cnt_reg_n_0_[2] ;
  wire \addr_cnt_reg_n_0_[3] ;
  wire \addr_cnt_reg_n_0_[4] ;
  wire \addr_cnt_reg_n_0_[5] ;
  wire \addr_cnt_reg_n_0_[6] ;
  wire \addr_cnt_reg_n_0_[7] ;
  wire \addr_cnt_reg_n_0_[8] ;
  wire \addr_cnt_reg_n_0_[9] ;
  wire [10:0]addr_e;
  wire asyn;
  wire clk;
  wire [23:0]count_reg;
  wire \data[42]_i_1_n_0 ;
  wire \data_e[31]_i_1_n_0 ;
  wire [7:0]\data_e_reg[7]_0 ;
  wire \data_e_reg_n_0_[0] ;
  wire \data_e_reg_n_0_[10] ;
  wire \data_e_reg_n_0_[11] ;
  wire \data_e_reg_n_0_[12] ;
  wire \data_e_reg_n_0_[13] ;
  wire \data_e_reg_n_0_[14] ;
  wire \data_e_reg_n_0_[15] ;
  wire \data_e_reg_n_0_[16] ;
  wire \data_e_reg_n_0_[17] ;
  wire \data_e_reg_n_0_[18] ;
  wire \data_e_reg_n_0_[19] ;
  wire \data_e_reg_n_0_[1] ;
  wire \data_e_reg_n_0_[20] ;
  wire \data_e_reg_n_0_[21] ;
  wire \data_e_reg_n_0_[22] ;
  wire \data_e_reg_n_0_[23] ;
  wire \data_e_reg_n_0_[24] ;
  wire \data_e_reg_n_0_[25] ;
  wire \data_e_reg_n_0_[26] ;
  wire \data_e_reg_n_0_[27] ;
  wire \data_e_reg_n_0_[28] ;
  wire \data_e_reg_n_0_[29] ;
  wire \data_e_reg_n_0_[2] ;
  wire \data_e_reg_n_0_[30] ;
  wire \data_e_reg_n_0_[31] ;
  wire \data_e_reg_n_0_[3] ;
  wire \data_e_reg_n_0_[4] ;
  wire \data_e_reg_n_0_[5] ;
  wire \data_e_reg_n_0_[6] ;
  wire \data_e_reg_n_0_[7] ;
  wire \data_e_reg_n_0_[8] ;
  wire \data_e_reg_n_0_[9] ;
  wire [42:0]dinb;
  wire full_i_1_n_0;
  wire full_i_2_n_0;
  wire \led[0]_i_1_n_0 ;
  wire \led[1]_i_1_n_0 ;
  wire \led[2]_i_1_n_0 ;
  wire [2:0]led_out;
  wire rdy;
  wire rdy_i_1_n_0;
  wire [2:0]state;
  wire [2:0]state_e;
  wire [2:0]state_reg;
  wire syn;
  wire [10:0]trigger_in;
  wire [10:0]trigger_out;
  wire validOut;
  wire valid_e;
  wire [0:0]we;
  wire [7:7]we_e;
  wire \we_e_reg_n_0_[7] ;

  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'hEFF0)) 
    \FSM_sequential_state[0]_i_1 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(\FSM_sequential_state[2]_i_2_n_0 ),
        .I3(state[0]),
        .O(\FSM_sequential_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT5 #(
    .INIT(32'h03FF0800)) 
    \FSM_sequential_state[1]_i_1 
       (.I0(\addr_cnt_reg[4]_0 ),
        .I1(state[0]),
        .I2(state[2]),
        .I3(\FSM_sequential_state[2]_i_2_n_0 ),
        .I4(state[1]),
        .O(\FSM_sequential_state[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0202FFFF00300000)) 
    \FSM_sequential_state[2]_i_1 
       (.I0(syn),
        .I1(state[1]),
        .I2(state[0]),
        .I3(\addr_cnt_reg[4]_0 ),
        .I4(\FSM_sequential_state[2]_i_2_n_0 ),
        .I5(state[2]),
        .O(\FSM_sequential_state[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF080808)) 
    \FSM_sequential_state[2]_i_2 
       (.I0(\FSM_sequential_state[2]_i_3_n_0 ),
        .I1(\addr_cnt[8]_i_2_n_0 ),
        .I2(\FSM_sequential_state[2]_i_4_n_0 ),
        .I3(state[1]),
        .I4(state[2]),
        .I5(\FSM_sequential_state[2]_i_5_n_0 ),
        .O(\FSM_sequential_state[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0D00000000000000)) 
    \FSM_sequential_state[2]_i_3 
       (.I0(state[2]),
        .I1(validOut),
        .I2(state[0]),
        .I3(\addr_cnt_reg_n_0_[10] ),
        .I4(\addr_cnt_reg_n_0_[9] ),
        .I5(\addr_cnt_reg_n_0_[8] ),
        .O(\FSM_sequential_state[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \FSM_sequential_state[2]_i_4 
       (.I0(\addr_cnt_reg_n_0_[4] ),
        .I1(\addr_cnt_reg_n_0_[5] ),
        .I2(\addr_cnt_reg_n_0_[6] ),
        .I3(\addr_cnt_reg_n_0_[7] ),
        .O(\FSM_sequential_state[2]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT5 #(
    .INIT(32'h202FFF2D)) 
    \FSM_sequential_state[2]_i_5 
       (.I0(state[0]),
        .I1(\addr_cnt_reg[4]_0 ),
        .I2(state[1]),
        .I3(state[2]),
        .I4(syn),
        .O(\FSM_sequential_state[2]_i_5_n_0 ));
  (* FSM_ENCODED_STATES = "clr_done:011,running:100,clear:010,run_done:101,idle:001,iSTATE:000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\FSM_sequential_state[0]_i_1_n_0 ),
        .Q(state[0]),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "clr_done:011,running:100,clear:010,run_done:101,idle:001,iSTATE:000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\FSM_sequential_state[1]_i_1_n_0 ),
        .Q(state[1]),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "clr_done:011,running:100,clear:010,run_done:101,idle:001,iSTATE:000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\FSM_sequential_state[2]_i_1_n_0 ),
        .Q(state[2]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \addr_cnt[0]_i_1 
       (.I0(\addr_cnt_reg_n_0_[0] ),
        .O(\addr_cnt[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT5 #(
    .INIT(32'hAAAA6AAA)) 
    \addr_cnt[10]_i_1 
       (.I0(\addr_cnt_reg_n_0_[10] ),
        .I1(\addr_cnt_reg_n_0_[8] ),
        .I2(\addr_cnt_reg_n_0_[9] ),
        .I3(\addr_cnt_reg_n_0_[7] ),
        .I4(\addr_cnt[10]_i_2_n_0 ),
        .O(\addr_cnt[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \addr_cnt[10]_i_2 
       (.I0(\addr_cnt_reg_n_0_[5] ),
        .I1(\addr_cnt_reg_n_0_[4] ),
        .I2(\addr_cnt[8]_i_2_n_0 ),
        .I3(\addr_cnt_reg_n_0_[6] ),
        .O(\addr_cnt[10]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \addr_cnt[1]_i_1 
       (.I0(\addr_cnt_reg_n_0_[1] ),
        .I1(\addr_cnt_reg_n_0_[0] ),
        .O(\addr_cnt[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \addr_cnt[2]_i_1 
       (.I0(\addr_cnt_reg_n_0_[2] ),
        .I1(\addr_cnt_reg_n_0_[0] ),
        .I2(\addr_cnt_reg_n_0_[1] ),
        .O(\addr_cnt[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \addr_cnt[3]_i_1 
       (.I0(\addr_cnt_reg_n_0_[3] ),
        .I1(\addr_cnt_reg_n_0_[2] ),
        .I2(\addr_cnt_reg_n_0_[1] ),
        .I3(\addr_cnt_reg_n_0_[0] ),
        .O(\addr_cnt[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hC2C3)) 
    \addr_cnt[4]_i_1 
       (.I0(\addr_cnt_reg[4]_0 ),
        .I1(state[2]),
        .I2(state[1]),
        .I3(state[0]),
        .O(\addr_cnt[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF45FF455)) 
    \addr_cnt[4]_i_2 
       (.I0(state[0]),
        .I1(validOut),
        .I2(state[1]),
        .I3(state[2]),
        .I4(\addr_cnt_reg[4]_0 ),
        .O(addr_cnt));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \addr_cnt[4]_i_3 
       (.I0(\addr_cnt_reg_n_0_[4] ),
        .I1(\addr_cnt_reg_n_0_[3] ),
        .I2(\addr_cnt_reg_n_0_[2] ),
        .I3(\addr_cnt_reg_n_0_[1] ),
        .I4(\addr_cnt_reg_n_0_[0] ),
        .O(\addr_cnt[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \addr_cnt[5]_i_1 
       (.I0(\addr_cnt_reg_n_0_[5] ),
        .I1(\addr_cnt_reg_n_0_[0] ),
        .I2(\addr_cnt_reg_n_0_[1] ),
        .I3(\addr_cnt_reg_n_0_[2] ),
        .I4(\addr_cnt_reg_n_0_[3] ),
        .I5(\addr_cnt_reg_n_0_[4] ),
        .O(\addr_cnt[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \addr_cnt[6]_i_1 
       (.I0(\addr_cnt_reg_n_0_[6] ),
        .I1(\addr_cnt_reg_n_0_[5] ),
        .I2(\addr_cnt_reg_n_0_[4] ),
        .I3(\addr_cnt[8]_i_2_n_0 ),
        .O(\addr_cnt[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \addr_cnt[7]_i_1 
       (.I0(\addr_cnt_reg_n_0_[7] ),
        .I1(\addr_cnt_reg_n_0_[6] ),
        .I2(\addr_cnt[8]_i_2_n_0 ),
        .I3(\addr_cnt_reg_n_0_[4] ),
        .I4(\addr_cnt_reg_n_0_[5] ),
        .O(\addr_cnt[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \addr_cnt[8]_i_1 
       (.I0(\addr_cnt_reg_n_0_[8] ),
        .I1(\addr_cnt_reg_n_0_[7] ),
        .I2(\addr_cnt_reg_n_0_[5] ),
        .I3(\addr_cnt_reg_n_0_[4] ),
        .I4(\addr_cnt[8]_i_2_n_0 ),
        .I5(\addr_cnt_reg_n_0_[6] ),
        .O(\addr_cnt[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \addr_cnt[8]_i_2 
       (.I0(\addr_cnt_reg_n_0_[0] ),
        .I1(\addr_cnt_reg_n_0_[1] ),
        .I2(\addr_cnt_reg_n_0_[2] ),
        .I3(\addr_cnt_reg_n_0_[3] ),
        .O(\addr_cnt[8]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'hAA6A)) 
    \addr_cnt[9]_i_1 
       (.I0(\addr_cnt_reg_n_0_[9] ),
        .I1(\addr_cnt_reg_n_0_[7] ),
        .I2(\addr_cnt_reg_n_0_[8] ),
        .I3(\addr_cnt[10]_i_2_n_0 ),
        .O(\addr_cnt[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \addr_cnt_reg[0] 
       (.C(clk),
        .CE(addr_cnt),
        .D(\addr_cnt[0]_i_1_n_0 ),
        .Q(\addr_cnt_reg_n_0_[0] ),
        .R(\addr_cnt[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \addr_cnt_reg[10] 
       (.C(clk),
        .CE(addr_cnt),
        .D(\addr_cnt[10]_i_1_n_0 ),
        .Q(\addr_cnt_reg_n_0_[10] ),
        .R(\addr_cnt[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \addr_cnt_reg[1] 
       (.C(clk),
        .CE(addr_cnt),
        .D(\addr_cnt[1]_i_1_n_0 ),
        .Q(\addr_cnt_reg_n_0_[1] ),
        .R(\addr_cnt[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \addr_cnt_reg[2] 
       (.C(clk),
        .CE(addr_cnt),
        .D(\addr_cnt[2]_i_1_n_0 ),
        .Q(\addr_cnt_reg_n_0_[2] ),
        .R(\addr_cnt[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \addr_cnt_reg[3] 
       (.C(clk),
        .CE(addr_cnt),
        .D(\addr_cnt[3]_i_1_n_0 ),
        .Q(\addr_cnt_reg_n_0_[3] ),
        .R(\addr_cnt[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \addr_cnt_reg[4] 
       (.C(clk),
        .CE(addr_cnt),
        .D(\addr_cnt[4]_i_3_n_0 ),
        .Q(\addr_cnt_reg_n_0_[4] ),
        .R(\addr_cnt[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \addr_cnt_reg[5] 
       (.C(clk),
        .CE(addr_cnt),
        .D(\addr_cnt[5]_i_1_n_0 ),
        .Q(\addr_cnt_reg_n_0_[5] ),
        .R(\addr_cnt[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \addr_cnt_reg[6] 
       (.C(clk),
        .CE(addr_cnt),
        .D(\addr_cnt[6]_i_1_n_0 ),
        .Q(\addr_cnt_reg_n_0_[6] ),
        .R(\addr_cnt[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \addr_cnt_reg[7] 
       (.C(clk),
        .CE(addr_cnt),
        .D(\addr_cnt[7]_i_1_n_0 ),
        .Q(\addr_cnt_reg_n_0_[7] ),
        .R(\addr_cnt[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \addr_cnt_reg[8] 
       (.C(clk),
        .CE(addr_cnt),
        .D(\addr_cnt[8]_i_1_n_0 ),
        .Q(\addr_cnt_reg_n_0_[8] ),
        .R(\addr_cnt[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \addr_cnt_reg[9] 
       (.C(clk),
        .CE(addr_cnt),
        .D(\addr_cnt[9]_i_1_n_0 ),
        .Q(\addr_cnt_reg_n_0_[9] ),
        .R(\addr_cnt[4]_i_1_n_0 ));
  FDRE \addr_e_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\addr_cnt_reg_n_0_[0] ),
        .Q(addr_e[0]),
        .R(1'b0));
  FDRE \addr_e_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\addr_cnt_reg_n_0_[10] ),
        .Q(addr_e[10]),
        .R(1'b0));
  FDRE \addr_e_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\addr_cnt_reg_n_0_[1] ),
        .Q(addr_e[1]),
        .R(1'b0));
  FDRE \addr_e_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\addr_cnt_reg_n_0_[2] ),
        .Q(addr_e[2]),
        .R(1'b0));
  FDRE \addr_e_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\addr_cnt_reg_n_0_[3] ),
        .Q(addr_e[3]),
        .R(1'b0));
  FDRE \addr_e_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\addr_cnt_reg_n_0_[4] ),
        .Q(addr_e[4]),
        .R(1'b0));
  FDRE \addr_e_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\addr_cnt_reg_n_0_[5] ),
        .Q(addr_e[5]),
        .R(1'b0));
  FDRE \addr_e_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\addr_cnt_reg_n_0_[6] ),
        .Q(addr_e[6]),
        .R(1'b0));
  FDRE \addr_e_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\addr_cnt_reg_n_0_[7] ),
        .Q(addr_e[7]),
        .R(1'b0));
  FDRE \addr_e_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\addr_cnt_reg_n_0_[8] ),
        .Q(addr_e[8]),
        .R(1'b0));
  FDRE \addr_e_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\addr_cnt_reg_n_0_[9] ),
        .Q(addr_e[9]),
        .R(1'b0));
  FDRE \addr_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(addr_e[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \addr_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(addr_e[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \addr_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(addr_e[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \addr_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(addr_e[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \addr_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(addr_e[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \addr_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(addr_e[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \addr_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(addr_e[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \addr_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(addr_e[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \addr_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(addr_e[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \addr_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(addr_e[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \addr_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(addr_e[9]),
        .Q(Q[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hEFFF)) 
    \data[42]_i_1 
       (.I0(state_e[0]),
        .I1(state_e[2]),
        .I2(state_e[1]),
        .I3(valid_e),
        .O(\data[42]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEFFF)) 
    \data_e[31]_i_1 
       (.I0(state[0]),
        .I1(state[1]),
        .I2(state[2]),
        .I3(validOut),
        .O(\data_e[31]_i_1_n_0 ));
  FDRE \data_e_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\data_e_reg[7]_0 [0]),
        .Q(\data_e_reg_n_0_[0] ),
        .R(\data_e[31]_i_1_n_0 ));
  FDRE \data_e_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(count_reg[2]),
        .Q(\data_e_reg_n_0_[10] ),
        .R(\data_e[31]_i_1_n_0 ));
  FDRE \data_e_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(count_reg[3]),
        .Q(\data_e_reg_n_0_[11] ),
        .R(\data_e[31]_i_1_n_0 ));
  FDRE \data_e_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(count_reg[4]),
        .Q(\data_e_reg_n_0_[12] ),
        .R(\data_e[31]_i_1_n_0 ));
  FDRE \data_e_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(count_reg[5]),
        .Q(\data_e_reg_n_0_[13] ),
        .R(\data_e[31]_i_1_n_0 ));
  FDRE \data_e_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(count_reg[6]),
        .Q(\data_e_reg_n_0_[14] ),
        .R(\data_e[31]_i_1_n_0 ));
  FDRE \data_e_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(count_reg[7]),
        .Q(\data_e_reg_n_0_[15] ),
        .R(\data_e[31]_i_1_n_0 ));
  FDRE \data_e_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(count_reg[8]),
        .Q(\data_e_reg_n_0_[16] ),
        .R(\data_e[31]_i_1_n_0 ));
  FDRE \data_e_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(count_reg[9]),
        .Q(\data_e_reg_n_0_[17] ),
        .R(\data_e[31]_i_1_n_0 ));
  FDRE \data_e_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(count_reg[10]),
        .Q(\data_e_reg_n_0_[18] ),
        .R(\data_e[31]_i_1_n_0 ));
  FDRE \data_e_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(count_reg[11]),
        .Q(\data_e_reg_n_0_[19] ),
        .R(\data_e[31]_i_1_n_0 ));
  FDRE \data_e_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\data_e_reg[7]_0 [1]),
        .Q(\data_e_reg_n_0_[1] ),
        .R(\data_e[31]_i_1_n_0 ));
  FDRE \data_e_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(count_reg[12]),
        .Q(\data_e_reg_n_0_[20] ),
        .R(\data_e[31]_i_1_n_0 ));
  FDRE \data_e_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(count_reg[13]),
        .Q(\data_e_reg_n_0_[21] ),
        .R(\data_e[31]_i_1_n_0 ));
  FDRE \data_e_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(count_reg[14]),
        .Q(\data_e_reg_n_0_[22] ),
        .R(\data_e[31]_i_1_n_0 ));
  FDRE \data_e_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(count_reg[15]),
        .Q(\data_e_reg_n_0_[23] ),
        .R(\data_e[31]_i_1_n_0 ));
  FDRE \data_e_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(count_reg[16]),
        .Q(\data_e_reg_n_0_[24] ),
        .R(\data_e[31]_i_1_n_0 ));
  FDRE \data_e_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(count_reg[17]),
        .Q(\data_e_reg_n_0_[25] ),
        .R(\data_e[31]_i_1_n_0 ));
  FDRE \data_e_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(count_reg[18]),
        .Q(\data_e_reg_n_0_[26] ),
        .R(\data_e[31]_i_1_n_0 ));
  FDRE \data_e_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(count_reg[19]),
        .Q(\data_e_reg_n_0_[27] ),
        .R(\data_e[31]_i_1_n_0 ));
  FDRE \data_e_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(count_reg[20]),
        .Q(\data_e_reg_n_0_[28] ),
        .R(\data_e[31]_i_1_n_0 ));
  FDRE \data_e_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(count_reg[21]),
        .Q(\data_e_reg_n_0_[29] ),
        .R(\data_e[31]_i_1_n_0 ));
  FDRE \data_e_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\data_e_reg[7]_0 [2]),
        .Q(\data_e_reg_n_0_[2] ),
        .R(\data_e[31]_i_1_n_0 ));
  FDRE \data_e_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(count_reg[22]),
        .Q(\data_e_reg_n_0_[30] ),
        .R(\data_e[31]_i_1_n_0 ));
  FDRE \data_e_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(count_reg[23]),
        .Q(\data_e_reg_n_0_[31] ),
        .R(\data_e[31]_i_1_n_0 ));
  FDRE \data_e_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\data_e_reg[7]_0 [3]),
        .Q(\data_e_reg_n_0_[3] ),
        .R(\data_e[31]_i_1_n_0 ));
  FDRE \data_e_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\data_e_reg[7]_0 [4]),
        .Q(\data_e_reg_n_0_[4] ),
        .R(\data_e[31]_i_1_n_0 ));
  FDRE \data_e_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\data_e_reg[7]_0 [5]),
        .Q(\data_e_reg_n_0_[5] ),
        .R(\data_e[31]_i_1_n_0 ));
  FDRE \data_e_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\data_e_reg[7]_0 [6]),
        .Q(\data_e_reg_n_0_[6] ),
        .R(\data_e[31]_i_1_n_0 ));
  FDRE \data_e_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\data_e_reg[7]_0 [7]),
        .Q(\data_e_reg_n_0_[7] ),
        .R(\data_e[31]_i_1_n_0 ));
  FDRE \data_e_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(count_reg[0]),
        .Q(\data_e_reg_n_0_[8] ),
        .R(\data_e[31]_i_1_n_0 ));
  FDRE \data_e_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(count_reg[1]),
        .Q(\data_e_reg_n_0_[9] ),
        .R(\data_e[31]_i_1_n_0 ));
  FDRE \data_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\data_e_reg_n_0_[0] ),
        .Q(dinb[0]),
        .R(\data[42]_i_1_n_0 ));
  FDRE \data_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\data_e_reg_n_0_[10] ),
        .Q(dinb[10]),
        .R(\data[42]_i_1_n_0 ));
  FDRE \data_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\data_e_reg_n_0_[11] ),
        .Q(dinb[11]),
        .R(\data[42]_i_1_n_0 ));
  FDRE \data_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\data_e_reg_n_0_[12] ),
        .Q(dinb[12]),
        .R(\data[42]_i_1_n_0 ));
  FDRE \data_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\data_e_reg_n_0_[13] ),
        .Q(dinb[13]),
        .R(\data[42]_i_1_n_0 ));
  FDRE \data_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\data_e_reg_n_0_[14] ),
        .Q(dinb[14]),
        .R(\data[42]_i_1_n_0 ));
  FDRE \data_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\data_e_reg_n_0_[15] ),
        .Q(dinb[15]),
        .R(\data[42]_i_1_n_0 ));
  FDRE \data_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\data_e_reg_n_0_[16] ),
        .Q(dinb[16]),
        .R(\data[42]_i_1_n_0 ));
  FDRE \data_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\data_e_reg_n_0_[17] ),
        .Q(dinb[17]),
        .R(\data[42]_i_1_n_0 ));
  FDRE \data_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\data_e_reg_n_0_[18] ),
        .Q(dinb[18]),
        .R(\data[42]_i_1_n_0 ));
  FDRE \data_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\data_e_reg_n_0_[19] ),
        .Q(dinb[19]),
        .R(\data[42]_i_1_n_0 ));
  FDRE \data_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\data_e_reg_n_0_[1] ),
        .Q(dinb[1]),
        .R(\data[42]_i_1_n_0 ));
  FDRE \data_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\data_e_reg_n_0_[20] ),
        .Q(dinb[20]),
        .R(\data[42]_i_1_n_0 ));
  FDRE \data_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\data_e_reg_n_0_[21] ),
        .Q(dinb[21]),
        .R(\data[42]_i_1_n_0 ));
  FDRE \data_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\data_e_reg_n_0_[22] ),
        .Q(dinb[22]),
        .R(\data[42]_i_1_n_0 ));
  FDRE \data_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\data_e_reg_n_0_[23] ),
        .Q(dinb[23]),
        .R(\data[42]_i_1_n_0 ));
  FDRE \data_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(\data_e_reg_n_0_[24] ),
        .Q(dinb[24]),
        .R(\data[42]_i_1_n_0 ));
  FDRE \data_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(\data_e_reg_n_0_[25] ),
        .Q(dinb[25]),
        .R(\data[42]_i_1_n_0 ));
  FDRE \data_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(\data_e_reg_n_0_[26] ),
        .Q(dinb[26]),
        .R(\data[42]_i_1_n_0 ));
  FDRE \data_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(\data_e_reg_n_0_[27] ),
        .Q(dinb[27]),
        .R(\data[42]_i_1_n_0 ));
  FDRE \data_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(\data_e_reg_n_0_[28] ),
        .Q(dinb[28]),
        .R(\data[42]_i_1_n_0 ));
  FDRE \data_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(\data_e_reg_n_0_[29] ),
        .Q(dinb[29]),
        .R(\data[42]_i_1_n_0 ));
  FDRE \data_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\data_e_reg_n_0_[2] ),
        .Q(dinb[2]),
        .R(\data[42]_i_1_n_0 ));
  FDRE \data_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(\data_e_reg_n_0_[30] ),
        .Q(dinb[30]),
        .R(\data[42]_i_1_n_0 ));
  FDRE \data_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(\data_e_reg_n_0_[31] ),
        .Q(dinb[31]),
        .R(\data[42]_i_1_n_0 ));
  FDRE \data_reg[32] 
       (.C(clk),
        .CE(1'b1),
        .D(trigger_in[0]),
        .Q(dinb[32]),
        .R(\data[42]_i_1_n_0 ));
  FDRE \data_reg[33] 
       (.C(clk),
        .CE(1'b1),
        .D(trigger_in[1]),
        .Q(dinb[33]),
        .R(\data[42]_i_1_n_0 ));
  FDRE \data_reg[34] 
       (.C(clk),
        .CE(1'b1),
        .D(trigger_in[2]),
        .Q(dinb[34]),
        .R(\data[42]_i_1_n_0 ));
  FDRE \data_reg[35] 
       (.C(clk),
        .CE(1'b1),
        .D(trigger_in[3]),
        .Q(dinb[35]),
        .R(\data[42]_i_1_n_0 ));
  FDRE \data_reg[36] 
       (.C(clk),
        .CE(1'b1),
        .D(trigger_in[4]),
        .Q(dinb[36]),
        .R(\data[42]_i_1_n_0 ));
  FDRE \data_reg[37] 
       (.C(clk),
        .CE(1'b1),
        .D(trigger_in[5]),
        .Q(dinb[37]),
        .R(\data[42]_i_1_n_0 ));
  FDRE \data_reg[38] 
       (.C(clk),
        .CE(1'b1),
        .D(trigger_in[6]),
        .Q(dinb[38]),
        .R(\data[42]_i_1_n_0 ));
  FDRE \data_reg[39] 
       (.C(clk),
        .CE(1'b1),
        .D(trigger_in[7]),
        .Q(dinb[39]),
        .R(\data[42]_i_1_n_0 ));
  FDRE \data_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\data_e_reg_n_0_[3] ),
        .Q(dinb[3]),
        .R(\data[42]_i_1_n_0 ));
  FDRE \data_reg[40] 
       (.C(clk),
        .CE(1'b1),
        .D(trigger_in[8]),
        .Q(dinb[40]),
        .R(\data[42]_i_1_n_0 ));
  FDRE \data_reg[41] 
       (.C(clk),
        .CE(1'b1),
        .D(trigger_in[9]),
        .Q(dinb[41]),
        .R(\data[42]_i_1_n_0 ));
  FDRE \data_reg[42] 
       (.C(clk),
        .CE(1'b1),
        .D(trigger_in[10]),
        .Q(dinb[42]),
        .R(\data[42]_i_1_n_0 ));
  FDRE \data_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\data_e_reg_n_0_[4] ),
        .Q(dinb[4]),
        .R(\data[42]_i_1_n_0 ));
  FDRE \data_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\data_e_reg_n_0_[5] ),
        .Q(dinb[5]),
        .R(\data[42]_i_1_n_0 ));
  FDRE \data_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\data_e_reg_n_0_[6] ),
        .Q(dinb[6]),
        .R(\data[42]_i_1_n_0 ));
  FDRE \data_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\data_e_reg_n_0_[7] ),
        .Q(dinb[7]),
        .R(\data[42]_i_1_n_0 ));
  FDRE \data_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\data_e_reg_n_0_[8] ),
        .Q(dinb[8]),
        .R(\data[42]_i_1_n_0 ));
  FDRE \data_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\data_e_reg_n_0_[9] ),
        .Q(dinb[9]),
        .R(\data[42]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h33B333B000800080)) 
    full_i_1
       (.I0(validOut),
        .I1(full_i_2_n_0),
        .I2(state[2]),
        .I3(state[1]),
        .I4(state[0]),
        .I5(asyn),
        .O(full_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT5 #(
    .INIT(32'h8F888888)) 
    full_i_2
       (.I0(state[2]),
        .I1(state[1]),
        .I2(\FSM_sequential_state[2]_i_4_n_0 ),
        .I3(\addr_cnt[8]_i_2_n_0 ),
        .I4(\FSM_sequential_state[2]_i_3_n_0 ),
        .O(full_i_2_n_0));
  FDRE full_reg
       (.C(clk),
        .CE(1'b1),
        .D(full_i_1_n_0),
        .Q(asyn),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    hitQ_i_1
       (.I0(D),
        .I1(state[1]),
        .I2(state[2]),
        .I3(state[0]),
        .O(\GEN_CarryChain[47].CARRY4_inst ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hEB)) 
    \led[0]_i_1 
       (.I0(state[0]),
        .I1(state[1]),
        .I2(state[2]),
        .O(\led[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    \led[1]_i_1 
       (.I0(state[2]),
        .I1(state[0]),
        .I2(state[1]),
        .O(\led[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    \led[2]_i_1 
       (.I0(state[1]),
        .I1(state[2]),
        .I2(state[0]),
        .O(\led[2]_i_1_n_0 ));
  FDRE \led_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\led[0]_i_1_n_0 ),
        .Q(led_out[0]),
        .R(1'b0));
  FDRE \led_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\led[1]_i_1_n_0 ),
        .Q(led_out[1]),
        .R(1'b0));
  FDRE \led_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\led[2]_i_1_n_0 ),
        .Q(led_out[2]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'h02)) 
    rdy_i_1
       (.I0(state[0]),
        .I1(state[1]),
        .I2(state[2]),
        .O(rdy_i_1_n_0));
  FDRE rdy_reg
       (.C(clk),
        .CE(1'b1),
        .D(rdy_i_1_n_0),
        .Q(rdy),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \state_e[0]_i_1 
       (.I0(state[0]),
        .I1(state[2]),
        .I2(state[1]),
        .O(state_reg[0]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \state_e[1]_i_1 
       (.I0(state[2]),
        .I1(state[1]),
        .O(state_reg[1]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \state_e[2]_i_1 
       (.I0(state[1]),
        .I1(state[2]),
        .O(state_reg[2]));
  FDRE #(
    .INIT(1'b0)) 
    \state_e_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(state_reg[0]),
        .Q(state_e[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \state_e_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(state_reg[1]),
        .Q(state_e[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \state_e_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(state_reg[2]),
        .Q(state_e[2]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \trigger_out[0]_INST_0 
       (.I0(\addr_cnt_reg_n_0_[0] ),
        .I1(state[1]),
        .I2(state[2]),
        .I3(state[0]),
        .O(trigger_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \trigger_out[10]_INST_0 
       (.I0(\addr_cnt_reg_n_0_[10] ),
        .I1(state[1]),
        .I2(state[2]),
        .I3(state[0]),
        .O(trigger_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \trigger_out[1]_INST_0 
       (.I0(\addr_cnt_reg_n_0_[1] ),
        .I1(state[1]),
        .I2(state[2]),
        .I3(state[0]),
        .O(trigger_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \trigger_out[2]_INST_0 
       (.I0(\addr_cnt_reg_n_0_[2] ),
        .I1(state[1]),
        .I2(state[2]),
        .I3(state[0]),
        .O(trigger_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \trigger_out[3]_INST_0 
       (.I0(\addr_cnt_reg_n_0_[3] ),
        .I1(state[1]),
        .I2(state[2]),
        .I3(state[0]),
        .O(trigger_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \trigger_out[4]_INST_0 
       (.I0(\addr_cnt_reg_n_0_[4] ),
        .I1(state[1]),
        .I2(state[2]),
        .I3(state[0]),
        .O(trigger_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \trigger_out[5]_INST_0 
       (.I0(\addr_cnt_reg_n_0_[5] ),
        .I1(state[1]),
        .I2(state[2]),
        .I3(state[0]),
        .O(trigger_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \trigger_out[6]_INST_0 
       (.I0(\addr_cnt_reg_n_0_[6] ),
        .I1(state[1]),
        .I2(state[2]),
        .I3(state[0]),
        .O(trigger_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \trigger_out[7]_INST_0 
       (.I0(\addr_cnt_reg_n_0_[7] ),
        .I1(state[1]),
        .I2(state[2]),
        .I3(state[0]),
        .O(trigger_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \trigger_out[8]_INST_0 
       (.I0(\addr_cnt_reg_n_0_[8] ),
        .I1(state[1]),
        .I2(state[2]),
        .I3(state[0]),
        .O(trigger_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \trigger_out[9]_INST_0 
       (.I0(\addr_cnt_reg_n_0_[9] ),
        .I1(state[1]),
        .I2(state[2]),
        .I3(state[0]),
        .O(trigger_out[9]));
  FDRE valid_e_reg
       (.C(clk),
        .CE(1'b1),
        .D(validOut),
        .Q(valid_e),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'h0450)) 
    \we_e[7]_i_1 
       (.I0(state[0]),
        .I1(validOut),
        .I2(state[1]),
        .I3(state[2]),
        .O(we_e));
  FDRE \we_e_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(we_e),
        .Q(\we_e_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \we_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\we_e_reg_n_0_[7] ),
        .Q(we),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "counter" *) 
module system_AXITDC_0_0_counter
   (count_reg,
    clk);
  output [23:0]count_reg;
  input clk;

  wire clk;
  wire \count[0]_i_2_n_0 ;
  wire [23:0]count_reg;
  wire \count_reg[0]_i_1_n_0 ;
  wire \count_reg[0]_i_1_n_1 ;
  wire \count_reg[0]_i_1_n_2 ;
  wire \count_reg[0]_i_1_n_3 ;
  wire \count_reg[0]_i_1_n_4 ;
  wire \count_reg[0]_i_1_n_5 ;
  wire \count_reg[0]_i_1_n_6 ;
  wire \count_reg[0]_i_1_n_7 ;
  wire \count_reg[12]_i_1_n_0 ;
  wire \count_reg[12]_i_1_n_1 ;
  wire \count_reg[12]_i_1_n_2 ;
  wire \count_reg[12]_i_1_n_3 ;
  wire \count_reg[12]_i_1_n_4 ;
  wire \count_reg[12]_i_1_n_5 ;
  wire \count_reg[12]_i_1_n_6 ;
  wire \count_reg[12]_i_1_n_7 ;
  wire \count_reg[16]_i_1_n_0 ;
  wire \count_reg[16]_i_1_n_1 ;
  wire \count_reg[16]_i_1_n_2 ;
  wire \count_reg[16]_i_1_n_3 ;
  wire \count_reg[16]_i_1_n_4 ;
  wire \count_reg[16]_i_1_n_5 ;
  wire \count_reg[16]_i_1_n_6 ;
  wire \count_reg[16]_i_1_n_7 ;
  wire \count_reg[20]_i_1_n_1 ;
  wire \count_reg[20]_i_1_n_2 ;
  wire \count_reg[20]_i_1_n_3 ;
  wire \count_reg[20]_i_1_n_4 ;
  wire \count_reg[20]_i_1_n_5 ;
  wire \count_reg[20]_i_1_n_6 ;
  wire \count_reg[20]_i_1_n_7 ;
  wire \count_reg[4]_i_1_n_0 ;
  wire \count_reg[4]_i_1_n_1 ;
  wire \count_reg[4]_i_1_n_2 ;
  wire \count_reg[4]_i_1_n_3 ;
  wire \count_reg[4]_i_1_n_4 ;
  wire \count_reg[4]_i_1_n_5 ;
  wire \count_reg[4]_i_1_n_6 ;
  wire \count_reg[4]_i_1_n_7 ;
  wire \count_reg[8]_i_1_n_0 ;
  wire \count_reg[8]_i_1_n_1 ;
  wire \count_reg[8]_i_1_n_2 ;
  wire \count_reg[8]_i_1_n_3 ;
  wire \count_reg[8]_i_1_n_4 ;
  wire \count_reg[8]_i_1_n_5 ;
  wire \count_reg[8]_i_1_n_6 ;
  wire \count_reg[8]_i_1_n_7 ;
  wire [3:3]\NLW_count_reg[20]_i_1_CO_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \count[0]_i_2 
       (.I0(count_reg[0]),
        .O(\count[0]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_reg[0]_i_1_n_7 ),
        .Q(count_reg[0]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \count_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\count_reg[0]_i_1_n_0 ,\count_reg[0]_i_1_n_1 ,\count_reg[0]_i_1_n_2 ,\count_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\count_reg[0]_i_1_n_4 ,\count_reg[0]_i_1_n_5 ,\count_reg[0]_i_1_n_6 ,\count_reg[0]_i_1_n_7 }),
        .S({count_reg[3:1],\count[0]_i_2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_reg[8]_i_1_n_5 ),
        .Q(count_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_reg[8]_i_1_n_4 ),
        .Q(count_reg[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_reg[12]_i_1_n_7 ),
        .Q(count_reg[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \count_reg[12]_i_1 
       (.CI(\count_reg[8]_i_1_n_0 ),
        .CO({\count_reg[12]_i_1_n_0 ,\count_reg[12]_i_1_n_1 ,\count_reg[12]_i_1_n_2 ,\count_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[12]_i_1_n_4 ,\count_reg[12]_i_1_n_5 ,\count_reg[12]_i_1_n_6 ,\count_reg[12]_i_1_n_7 }),
        .S(count_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_reg[12]_i_1_n_6 ),
        .Q(count_reg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_reg[12]_i_1_n_5 ),
        .Q(count_reg[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_reg[12]_i_1_n_4 ),
        .Q(count_reg[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_reg[16]_i_1_n_7 ),
        .Q(count_reg[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \count_reg[16]_i_1 
       (.CI(\count_reg[12]_i_1_n_0 ),
        .CO({\count_reg[16]_i_1_n_0 ,\count_reg[16]_i_1_n_1 ,\count_reg[16]_i_1_n_2 ,\count_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[16]_i_1_n_4 ,\count_reg[16]_i_1_n_5 ,\count_reg[16]_i_1_n_6 ,\count_reg[16]_i_1_n_7 }),
        .S(count_reg[19:16]));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_reg[16]_i_1_n_6 ),
        .Q(count_reg[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_reg[16]_i_1_n_5 ),
        .Q(count_reg[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_reg[16]_i_1_n_4 ),
        .Q(count_reg[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_reg[0]_i_1_n_6 ),
        .Q(count_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_reg[20]_i_1_n_7 ),
        .Q(count_reg[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \count_reg[20]_i_1 
       (.CI(\count_reg[16]_i_1_n_0 ),
        .CO({\NLW_count_reg[20]_i_1_CO_UNCONNECTED [3],\count_reg[20]_i_1_n_1 ,\count_reg[20]_i_1_n_2 ,\count_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[20]_i_1_n_4 ,\count_reg[20]_i_1_n_5 ,\count_reg[20]_i_1_n_6 ,\count_reg[20]_i_1_n_7 }),
        .S(count_reg[23:20]));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_reg[20]_i_1_n_6 ),
        .Q(count_reg[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_reg[20]_i_1_n_5 ),
        .Q(count_reg[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_reg[20]_i_1_n_4 ),
        .Q(count_reg[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_reg[0]_i_1_n_5 ),
        .Q(count_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_reg[0]_i_1_n_4 ),
        .Q(count_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_reg[4]_i_1_n_7 ),
        .Q(count_reg[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \count_reg[4]_i_1 
       (.CI(\count_reg[0]_i_1_n_0 ),
        .CO({\count_reg[4]_i_1_n_0 ,\count_reg[4]_i_1_n_1 ,\count_reg[4]_i_1_n_2 ,\count_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[4]_i_1_n_4 ,\count_reg[4]_i_1_n_5 ,\count_reg[4]_i_1_n_6 ,\count_reg[4]_i_1_n_7 }),
        .S(count_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_reg[4]_i_1_n_6 ),
        .Q(count_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_reg[4]_i_1_n_5 ),
        .Q(count_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_reg[4]_i_1_n_4 ),
        .Q(count_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_reg[8]_i_1_n_7 ),
        .Q(count_reg[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \count_reg[8]_i_1 
       (.CI(\count_reg[4]_i_1_n_0 ),
        .CO({\count_reg[8]_i_1_n_0 ,\count_reg[8]_i_1_n_1 ,\count_reg[8]_i_1_n_2 ,\count_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[8]_i_1_n_4 ,\count_reg[8]_i_1_n_5 ,\count_reg[8]_i_1_n_6 ,\count_reg[8]_i_1_n_7 }),
        .S(count_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_reg[8]_i_1_n_6 ),
        .Q(count_reg[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "delayLine" *) 
module system_AXITDC_0_0_delayLine
   (D,
    Q,
    validIn,
    clk,
    hit,
    hitQ_reg_0);
  output [0:0]D;
  output [191:0]Q;
  output validIn;
  input clk;
  input hit;
  input hitQ_reg_0;

  wire CI;
  wire [2:0]CO;
  wire CYINIT;
  wire [0:0]D;
  wire \GEN_CarryChain[10].CARRY4_inst_n_0 ;
  wire \GEN_CarryChain[10].CARRY4_inst_n_1 ;
  wire \GEN_CarryChain[10].CARRY4_inst_n_2 ;
  wire \GEN_CarryChain[10].CARRY4_inst_n_3 ;
  wire \GEN_CarryChain[11].CARRY4_inst_n_0 ;
  wire \GEN_CarryChain[11].CARRY4_inst_n_1 ;
  wire \GEN_CarryChain[11].CARRY4_inst_n_2 ;
  wire \GEN_CarryChain[11].CARRY4_inst_n_3 ;
  wire \GEN_CarryChain[12].CARRY4_inst_n_0 ;
  wire \GEN_CarryChain[12].CARRY4_inst_n_1 ;
  wire \GEN_CarryChain[12].CARRY4_inst_n_2 ;
  wire \GEN_CarryChain[12].CARRY4_inst_n_3 ;
  wire \GEN_CarryChain[13].CARRY4_inst_n_0 ;
  wire \GEN_CarryChain[13].CARRY4_inst_n_1 ;
  wire \GEN_CarryChain[13].CARRY4_inst_n_2 ;
  wire \GEN_CarryChain[13].CARRY4_inst_n_3 ;
  wire \GEN_CarryChain[14].CARRY4_inst_n_0 ;
  wire \GEN_CarryChain[14].CARRY4_inst_n_1 ;
  wire \GEN_CarryChain[14].CARRY4_inst_n_2 ;
  wire \GEN_CarryChain[14].CARRY4_inst_n_3 ;
  wire \GEN_CarryChain[15].CARRY4_inst_n_0 ;
  wire \GEN_CarryChain[15].CARRY4_inst_n_1 ;
  wire \GEN_CarryChain[15].CARRY4_inst_n_2 ;
  wire \GEN_CarryChain[15].CARRY4_inst_n_3 ;
  wire \GEN_CarryChain[16].CARRY4_inst_n_0 ;
  wire \GEN_CarryChain[16].CARRY4_inst_n_1 ;
  wire \GEN_CarryChain[16].CARRY4_inst_n_2 ;
  wire \GEN_CarryChain[16].CARRY4_inst_n_3 ;
  wire \GEN_CarryChain[17].CARRY4_inst_n_0 ;
  wire \GEN_CarryChain[17].CARRY4_inst_n_1 ;
  wire \GEN_CarryChain[17].CARRY4_inst_n_2 ;
  wire \GEN_CarryChain[17].CARRY4_inst_n_3 ;
  wire \GEN_CarryChain[18].CARRY4_inst_n_0 ;
  wire \GEN_CarryChain[18].CARRY4_inst_n_1 ;
  wire \GEN_CarryChain[18].CARRY4_inst_n_2 ;
  wire \GEN_CarryChain[18].CARRY4_inst_n_3 ;
  wire \GEN_CarryChain[19].CARRY4_inst_n_0 ;
  wire \GEN_CarryChain[19].CARRY4_inst_n_1 ;
  wire \GEN_CarryChain[19].CARRY4_inst_n_2 ;
  wire \GEN_CarryChain[19].CARRY4_inst_n_3 ;
  wire \GEN_CarryChain[1].CARRY4_inst_n_0 ;
  wire \GEN_CarryChain[1].CARRY4_inst_n_1 ;
  wire \GEN_CarryChain[1].CARRY4_inst_n_2 ;
  wire \GEN_CarryChain[1].CARRY4_inst_n_3 ;
  wire \GEN_CarryChain[20].CARRY4_inst_n_0 ;
  wire \GEN_CarryChain[20].CARRY4_inst_n_1 ;
  wire \GEN_CarryChain[20].CARRY4_inst_n_2 ;
  wire \GEN_CarryChain[20].CARRY4_inst_n_3 ;
  wire \GEN_CarryChain[21].CARRY4_inst_n_0 ;
  wire \GEN_CarryChain[21].CARRY4_inst_n_1 ;
  wire \GEN_CarryChain[21].CARRY4_inst_n_2 ;
  wire \GEN_CarryChain[21].CARRY4_inst_n_3 ;
  wire \GEN_CarryChain[22].CARRY4_inst_n_0 ;
  wire \GEN_CarryChain[22].CARRY4_inst_n_1 ;
  wire \GEN_CarryChain[22].CARRY4_inst_n_2 ;
  wire \GEN_CarryChain[22].CARRY4_inst_n_3 ;
  wire \GEN_CarryChain[23].CARRY4_inst_n_0 ;
  wire \GEN_CarryChain[23].CARRY4_inst_n_1 ;
  wire \GEN_CarryChain[23].CARRY4_inst_n_2 ;
  wire \GEN_CarryChain[23].CARRY4_inst_n_3 ;
  wire \GEN_CarryChain[24].CARRY4_inst_n_0 ;
  wire \GEN_CarryChain[24].CARRY4_inst_n_1 ;
  wire \GEN_CarryChain[24].CARRY4_inst_n_2 ;
  wire \GEN_CarryChain[24].CARRY4_inst_n_3 ;
  wire \GEN_CarryChain[25].CARRY4_inst_n_0 ;
  wire \GEN_CarryChain[25].CARRY4_inst_n_1 ;
  wire \GEN_CarryChain[25].CARRY4_inst_n_2 ;
  wire \GEN_CarryChain[25].CARRY4_inst_n_3 ;
  wire \GEN_CarryChain[26].CARRY4_inst_n_0 ;
  wire \GEN_CarryChain[26].CARRY4_inst_n_1 ;
  wire \GEN_CarryChain[26].CARRY4_inst_n_2 ;
  wire \GEN_CarryChain[26].CARRY4_inst_n_3 ;
  wire \GEN_CarryChain[27].CARRY4_inst_n_0 ;
  wire \GEN_CarryChain[27].CARRY4_inst_n_1 ;
  wire \GEN_CarryChain[27].CARRY4_inst_n_2 ;
  wire \GEN_CarryChain[27].CARRY4_inst_n_3 ;
  wire \GEN_CarryChain[28].CARRY4_inst_n_0 ;
  wire \GEN_CarryChain[28].CARRY4_inst_n_1 ;
  wire \GEN_CarryChain[28].CARRY4_inst_n_2 ;
  wire \GEN_CarryChain[28].CARRY4_inst_n_3 ;
  wire \GEN_CarryChain[29].CARRY4_inst_n_0 ;
  wire \GEN_CarryChain[29].CARRY4_inst_n_1 ;
  wire \GEN_CarryChain[29].CARRY4_inst_n_2 ;
  wire \GEN_CarryChain[29].CARRY4_inst_n_3 ;
  wire \GEN_CarryChain[2].CARRY4_inst_n_0 ;
  wire \GEN_CarryChain[2].CARRY4_inst_n_1 ;
  wire \GEN_CarryChain[2].CARRY4_inst_n_2 ;
  wire \GEN_CarryChain[2].CARRY4_inst_n_3 ;
  wire \GEN_CarryChain[30].CARRY4_inst_n_0 ;
  wire \GEN_CarryChain[30].CARRY4_inst_n_1 ;
  wire \GEN_CarryChain[30].CARRY4_inst_n_2 ;
  wire \GEN_CarryChain[30].CARRY4_inst_n_3 ;
  wire \GEN_CarryChain[31].CARRY4_inst_n_0 ;
  wire \GEN_CarryChain[31].CARRY4_inst_n_1 ;
  wire \GEN_CarryChain[31].CARRY4_inst_n_2 ;
  wire \GEN_CarryChain[31].CARRY4_inst_n_3 ;
  wire \GEN_CarryChain[32].CARRY4_inst_n_0 ;
  wire \GEN_CarryChain[32].CARRY4_inst_n_1 ;
  wire \GEN_CarryChain[32].CARRY4_inst_n_2 ;
  wire \GEN_CarryChain[32].CARRY4_inst_n_3 ;
  wire \GEN_CarryChain[33].CARRY4_inst_n_0 ;
  wire \GEN_CarryChain[33].CARRY4_inst_n_1 ;
  wire \GEN_CarryChain[33].CARRY4_inst_n_2 ;
  wire \GEN_CarryChain[33].CARRY4_inst_n_3 ;
  wire \GEN_CarryChain[34].CARRY4_inst_n_0 ;
  wire \GEN_CarryChain[34].CARRY4_inst_n_1 ;
  wire \GEN_CarryChain[34].CARRY4_inst_n_2 ;
  wire \GEN_CarryChain[34].CARRY4_inst_n_3 ;
  wire \GEN_CarryChain[35].CARRY4_inst_n_0 ;
  wire \GEN_CarryChain[35].CARRY4_inst_n_1 ;
  wire \GEN_CarryChain[35].CARRY4_inst_n_2 ;
  wire \GEN_CarryChain[35].CARRY4_inst_n_3 ;
  wire \GEN_CarryChain[36].CARRY4_inst_n_0 ;
  wire \GEN_CarryChain[36].CARRY4_inst_n_1 ;
  wire \GEN_CarryChain[36].CARRY4_inst_n_2 ;
  wire \GEN_CarryChain[36].CARRY4_inst_n_3 ;
  wire \GEN_CarryChain[37].CARRY4_inst_n_0 ;
  wire \GEN_CarryChain[37].CARRY4_inst_n_1 ;
  wire \GEN_CarryChain[37].CARRY4_inst_n_2 ;
  wire \GEN_CarryChain[37].CARRY4_inst_n_3 ;
  wire \GEN_CarryChain[38].CARRY4_inst_n_0 ;
  wire \GEN_CarryChain[38].CARRY4_inst_n_1 ;
  wire \GEN_CarryChain[38].CARRY4_inst_n_2 ;
  wire \GEN_CarryChain[38].CARRY4_inst_n_3 ;
  wire \GEN_CarryChain[39].CARRY4_inst_n_0 ;
  wire \GEN_CarryChain[39].CARRY4_inst_n_1 ;
  wire \GEN_CarryChain[39].CARRY4_inst_n_2 ;
  wire \GEN_CarryChain[39].CARRY4_inst_n_3 ;
  wire \GEN_CarryChain[3].CARRY4_inst_n_0 ;
  wire \GEN_CarryChain[3].CARRY4_inst_n_1 ;
  wire \GEN_CarryChain[3].CARRY4_inst_n_2 ;
  wire \GEN_CarryChain[3].CARRY4_inst_n_3 ;
  wire \GEN_CarryChain[40].CARRY4_inst_n_0 ;
  wire \GEN_CarryChain[40].CARRY4_inst_n_1 ;
  wire \GEN_CarryChain[40].CARRY4_inst_n_2 ;
  wire \GEN_CarryChain[40].CARRY4_inst_n_3 ;
  wire \GEN_CarryChain[41].CARRY4_inst_n_0 ;
  wire \GEN_CarryChain[41].CARRY4_inst_n_1 ;
  wire \GEN_CarryChain[41].CARRY4_inst_n_2 ;
  wire \GEN_CarryChain[41].CARRY4_inst_n_3 ;
  wire \GEN_CarryChain[42].CARRY4_inst_n_0 ;
  wire \GEN_CarryChain[42].CARRY4_inst_n_1 ;
  wire \GEN_CarryChain[42].CARRY4_inst_n_2 ;
  wire \GEN_CarryChain[42].CARRY4_inst_n_3 ;
  wire \GEN_CarryChain[43].CARRY4_inst_n_0 ;
  wire \GEN_CarryChain[43].CARRY4_inst_n_1 ;
  wire \GEN_CarryChain[43].CARRY4_inst_n_2 ;
  wire \GEN_CarryChain[43].CARRY4_inst_n_3 ;
  wire \GEN_CarryChain[44].CARRY4_inst_n_0 ;
  wire \GEN_CarryChain[44].CARRY4_inst_n_1 ;
  wire \GEN_CarryChain[44].CARRY4_inst_n_2 ;
  wire \GEN_CarryChain[44].CARRY4_inst_n_3 ;
  wire \GEN_CarryChain[45].CARRY4_inst_n_0 ;
  wire \GEN_CarryChain[45].CARRY4_inst_n_1 ;
  wire \GEN_CarryChain[45].CARRY4_inst_n_2 ;
  wire \GEN_CarryChain[45].CARRY4_inst_n_3 ;
  wire \GEN_CarryChain[46].CARRY4_inst_n_0 ;
  wire \GEN_CarryChain[46].CARRY4_inst_n_1 ;
  wire \GEN_CarryChain[46].CARRY4_inst_n_2 ;
  wire \GEN_CarryChain[46].CARRY4_inst_n_3 ;
  wire \GEN_CarryChain[4].CARRY4_inst_n_0 ;
  wire \GEN_CarryChain[4].CARRY4_inst_n_1 ;
  wire \GEN_CarryChain[4].CARRY4_inst_n_2 ;
  wire \GEN_CarryChain[4].CARRY4_inst_n_3 ;
  wire \GEN_CarryChain[5].CARRY4_inst_n_0 ;
  wire \GEN_CarryChain[5].CARRY4_inst_n_1 ;
  wire \GEN_CarryChain[5].CARRY4_inst_n_2 ;
  wire \GEN_CarryChain[5].CARRY4_inst_n_3 ;
  wire \GEN_CarryChain[6].CARRY4_inst_n_0 ;
  wire \GEN_CarryChain[6].CARRY4_inst_n_1 ;
  wire \GEN_CarryChain[6].CARRY4_inst_n_2 ;
  wire \GEN_CarryChain[6].CARRY4_inst_n_3 ;
  wire \GEN_CarryChain[7].CARRY4_inst_n_0 ;
  wire \GEN_CarryChain[7].CARRY4_inst_n_1 ;
  wire \GEN_CarryChain[7].CARRY4_inst_n_2 ;
  wire \GEN_CarryChain[7].CARRY4_inst_n_3 ;
  wire \GEN_CarryChain[8].CARRY4_inst_n_0 ;
  wire \GEN_CarryChain[8].CARRY4_inst_n_1 ;
  wire \GEN_CarryChain[8].CARRY4_inst_n_2 ;
  wire \GEN_CarryChain[8].CARRY4_inst_n_3 ;
  wire \GEN_CarryChain[9].CARRY4_inst_n_0 ;
  wire \GEN_CarryChain[9].CARRY4_inst_n_1 ;
  wire \GEN_CarryChain[9].CARRY4_inst_n_2 ;
  wire \GEN_CarryChain[9].CARRY4_inst_n_3 ;
  wire [191:0]Q;
  wire clk;
  wire firstCarry_n_1;
  wire firstCarry_n_2;
  wire firstCarry_n_3;
  wire hit;
  wire hitQ_reg_0;
  wire [191:0]metaThermo;
  wire validIn;
  wire [3:0]\NLW_GEN_CarryChain[10].CARRY4_inst_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_CarryChain[11].CARRY4_inst_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_CarryChain[12].CARRY4_inst_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_CarryChain[13].CARRY4_inst_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_CarryChain[14].CARRY4_inst_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_CarryChain[15].CARRY4_inst_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_CarryChain[16].CARRY4_inst_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_CarryChain[17].CARRY4_inst_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_CarryChain[18].CARRY4_inst_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_CarryChain[19].CARRY4_inst_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_CarryChain[1].CARRY4_inst_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_CarryChain[20].CARRY4_inst_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_CarryChain[21].CARRY4_inst_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_CarryChain[22].CARRY4_inst_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_CarryChain[23].CARRY4_inst_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_CarryChain[24].CARRY4_inst_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_CarryChain[25].CARRY4_inst_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_CarryChain[26].CARRY4_inst_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_CarryChain[27].CARRY4_inst_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_CarryChain[28].CARRY4_inst_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_CarryChain[29].CARRY4_inst_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_CarryChain[2].CARRY4_inst_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_CarryChain[30].CARRY4_inst_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_CarryChain[31].CARRY4_inst_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_CarryChain[32].CARRY4_inst_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_CarryChain[33].CARRY4_inst_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_CarryChain[34].CARRY4_inst_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_CarryChain[35].CARRY4_inst_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_CarryChain[36].CARRY4_inst_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_CarryChain[37].CARRY4_inst_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_CarryChain[38].CARRY4_inst_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_CarryChain[39].CARRY4_inst_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_CarryChain[3].CARRY4_inst_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_CarryChain[40].CARRY4_inst_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_CarryChain[41].CARRY4_inst_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_CarryChain[42].CARRY4_inst_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_CarryChain[43].CARRY4_inst_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_CarryChain[44].CARRY4_inst_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_CarryChain[45].CARRY4_inst_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_CarryChain[46].CARRY4_inst_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_CarryChain[47].CARRY4_inst_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_CarryChain[4].CARRY4_inst_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_CarryChain[5].CARRY4_inst_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_CarryChain[6].CARRY4_inst_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_CarryChain[7].CARRY4_inst_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_CarryChain[8].CARRY4_inst_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_CarryChain[9].CARRY4_inst_O_UNCONNECTED ;
  wire [3:0]NLW_firstCarry_O_UNCONNECTED;

  (* box_type = "PRIMITIVE" *) 
  CARRY4 \GEN_CarryChain[10].CARRY4_inst 
       (.CI(\GEN_CarryChain[9].CARRY4_inst_n_0 ),
        .CO({\GEN_CarryChain[10].CARRY4_inst_n_0 ,\GEN_CarryChain[10].CARRY4_inst_n_1 ,\GEN_CarryChain[10].CARRY4_inst_n_2 ,\GEN_CarryChain[10].CARRY4_inst_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_CarryChain[10].CARRY4_inst_O_UNCONNECTED [3:0]),
        .S({1'b1,1'b1,1'b1,1'b1}));
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \GEN_CarryChain[11].CARRY4_inst 
       (.CI(\GEN_CarryChain[10].CARRY4_inst_n_0 ),
        .CO({\GEN_CarryChain[11].CARRY4_inst_n_0 ,\GEN_CarryChain[11].CARRY4_inst_n_1 ,\GEN_CarryChain[11].CARRY4_inst_n_2 ,\GEN_CarryChain[11].CARRY4_inst_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_CarryChain[11].CARRY4_inst_O_UNCONNECTED [3:0]),
        .S({1'b1,1'b1,1'b1,1'b1}));
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \GEN_CarryChain[12].CARRY4_inst 
       (.CI(\GEN_CarryChain[11].CARRY4_inst_n_0 ),
        .CO({\GEN_CarryChain[12].CARRY4_inst_n_0 ,\GEN_CarryChain[12].CARRY4_inst_n_1 ,\GEN_CarryChain[12].CARRY4_inst_n_2 ,\GEN_CarryChain[12].CARRY4_inst_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_CarryChain[12].CARRY4_inst_O_UNCONNECTED [3:0]),
        .S({1'b1,1'b1,1'b1,1'b1}));
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \GEN_CarryChain[13].CARRY4_inst 
       (.CI(\GEN_CarryChain[12].CARRY4_inst_n_0 ),
        .CO({\GEN_CarryChain[13].CARRY4_inst_n_0 ,\GEN_CarryChain[13].CARRY4_inst_n_1 ,\GEN_CarryChain[13].CARRY4_inst_n_2 ,\GEN_CarryChain[13].CARRY4_inst_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_CarryChain[13].CARRY4_inst_O_UNCONNECTED [3:0]),
        .S({1'b1,1'b1,1'b1,1'b1}));
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \GEN_CarryChain[14].CARRY4_inst 
       (.CI(\GEN_CarryChain[13].CARRY4_inst_n_0 ),
        .CO({\GEN_CarryChain[14].CARRY4_inst_n_0 ,\GEN_CarryChain[14].CARRY4_inst_n_1 ,\GEN_CarryChain[14].CARRY4_inst_n_2 ,\GEN_CarryChain[14].CARRY4_inst_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_CarryChain[14].CARRY4_inst_O_UNCONNECTED [3:0]),
        .S({1'b1,1'b1,1'b1,1'b1}));
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \GEN_CarryChain[15].CARRY4_inst 
       (.CI(\GEN_CarryChain[14].CARRY4_inst_n_0 ),
        .CO({\GEN_CarryChain[15].CARRY4_inst_n_0 ,\GEN_CarryChain[15].CARRY4_inst_n_1 ,\GEN_CarryChain[15].CARRY4_inst_n_2 ,\GEN_CarryChain[15].CARRY4_inst_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_CarryChain[15].CARRY4_inst_O_UNCONNECTED [3:0]),
        .S({1'b1,1'b1,1'b1,1'b1}));
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \GEN_CarryChain[16].CARRY4_inst 
       (.CI(\GEN_CarryChain[15].CARRY4_inst_n_0 ),
        .CO({\GEN_CarryChain[16].CARRY4_inst_n_0 ,\GEN_CarryChain[16].CARRY4_inst_n_1 ,\GEN_CarryChain[16].CARRY4_inst_n_2 ,\GEN_CarryChain[16].CARRY4_inst_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_CarryChain[16].CARRY4_inst_O_UNCONNECTED [3:0]),
        .S({1'b1,1'b1,1'b1,1'b1}));
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \GEN_CarryChain[17].CARRY4_inst 
       (.CI(\GEN_CarryChain[16].CARRY4_inst_n_0 ),
        .CO({\GEN_CarryChain[17].CARRY4_inst_n_0 ,\GEN_CarryChain[17].CARRY4_inst_n_1 ,\GEN_CarryChain[17].CARRY4_inst_n_2 ,\GEN_CarryChain[17].CARRY4_inst_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_CarryChain[17].CARRY4_inst_O_UNCONNECTED [3:0]),
        .S({1'b1,1'b1,1'b1,1'b1}));
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \GEN_CarryChain[18].CARRY4_inst 
       (.CI(\GEN_CarryChain[17].CARRY4_inst_n_0 ),
        .CO({\GEN_CarryChain[18].CARRY4_inst_n_0 ,\GEN_CarryChain[18].CARRY4_inst_n_1 ,\GEN_CarryChain[18].CARRY4_inst_n_2 ,\GEN_CarryChain[18].CARRY4_inst_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_CarryChain[18].CARRY4_inst_O_UNCONNECTED [3:0]),
        .S({1'b1,1'b1,1'b1,1'b1}));
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \GEN_CarryChain[19].CARRY4_inst 
       (.CI(\GEN_CarryChain[18].CARRY4_inst_n_0 ),
        .CO({\GEN_CarryChain[19].CARRY4_inst_n_0 ,\GEN_CarryChain[19].CARRY4_inst_n_1 ,\GEN_CarryChain[19].CARRY4_inst_n_2 ,\GEN_CarryChain[19].CARRY4_inst_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_CarryChain[19].CARRY4_inst_O_UNCONNECTED [3:0]),
        .S({1'b1,1'b1,1'b1,1'b1}));
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \GEN_CarryChain[1].CARRY4_inst 
       (.CI(CI),
        .CO({\GEN_CarryChain[1].CARRY4_inst_n_0 ,\GEN_CarryChain[1].CARRY4_inst_n_1 ,\GEN_CarryChain[1].CARRY4_inst_n_2 ,\GEN_CarryChain[1].CARRY4_inst_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_CarryChain[1].CARRY4_inst_O_UNCONNECTED [3:0]),
        .S({1'b1,1'b1,1'b1,1'b1}));
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \GEN_CarryChain[20].CARRY4_inst 
       (.CI(\GEN_CarryChain[19].CARRY4_inst_n_0 ),
        .CO({\GEN_CarryChain[20].CARRY4_inst_n_0 ,\GEN_CarryChain[20].CARRY4_inst_n_1 ,\GEN_CarryChain[20].CARRY4_inst_n_2 ,\GEN_CarryChain[20].CARRY4_inst_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_CarryChain[20].CARRY4_inst_O_UNCONNECTED [3:0]),
        .S({1'b1,1'b1,1'b1,1'b1}));
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \GEN_CarryChain[21].CARRY4_inst 
       (.CI(\GEN_CarryChain[20].CARRY4_inst_n_0 ),
        .CO({\GEN_CarryChain[21].CARRY4_inst_n_0 ,\GEN_CarryChain[21].CARRY4_inst_n_1 ,\GEN_CarryChain[21].CARRY4_inst_n_2 ,\GEN_CarryChain[21].CARRY4_inst_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_CarryChain[21].CARRY4_inst_O_UNCONNECTED [3:0]),
        .S({1'b1,1'b1,1'b1,1'b1}));
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \GEN_CarryChain[22].CARRY4_inst 
       (.CI(\GEN_CarryChain[21].CARRY4_inst_n_0 ),
        .CO({\GEN_CarryChain[22].CARRY4_inst_n_0 ,\GEN_CarryChain[22].CARRY4_inst_n_1 ,\GEN_CarryChain[22].CARRY4_inst_n_2 ,\GEN_CarryChain[22].CARRY4_inst_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_CarryChain[22].CARRY4_inst_O_UNCONNECTED [3:0]),
        .S({1'b1,1'b1,1'b1,1'b1}));
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \GEN_CarryChain[23].CARRY4_inst 
       (.CI(\GEN_CarryChain[22].CARRY4_inst_n_0 ),
        .CO({\GEN_CarryChain[23].CARRY4_inst_n_0 ,\GEN_CarryChain[23].CARRY4_inst_n_1 ,\GEN_CarryChain[23].CARRY4_inst_n_2 ,\GEN_CarryChain[23].CARRY4_inst_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_CarryChain[23].CARRY4_inst_O_UNCONNECTED [3:0]),
        .S({1'b1,1'b1,1'b1,1'b1}));
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \GEN_CarryChain[24].CARRY4_inst 
       (.CI(\GEN_CarryChain[23].CARRY4_inst_n_0 ),
        .CO({\GEN_CarryChain[24].CARRY4_inst_n_0 ,\GEN_CarryChain[24].CARRY4_inst_n_1 ,\GEN_CarryChain[24].CARRY4_inst_n_2 ,\GEN_CarryChain[24].CARRY4_inst_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_CarryChain[24].CARRY4_inst_O_UNCONNECTED [3:0]),
        .S({1'b1,1'b1,1'b1,1'b1}));
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \GEN_CarryChain[25].CARRY4_inst 
       (.CI(\GEN_CarryChain[24].CARRY4_inst_n_0 ),
        .CO({\GEN_CarryChain[25].CARRY4_inst_n_0 ,\GEN_CarryChain[25].CARRY4_inst_n_1 ,\GEN_CarryChain[25].CARRY4_inst_n_2 ,\GEN_CarryChain[25].CARRY4_inst_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_CarryChain[25].CARRY4_inst_O_UNCONNECTED [3:0]),
        .S({1'b1,1'b1,1'b1,1'b1}));
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \GEN_CarryChain[26].CARRY4_inst 
       (.CI(\GEN_CarryChain[25].CARRY4_inst_n_0 ),
        .CO({\GEN_CarryChain[26].CARRY4_inst_n_0 ,\GEN_CarryChain[26].CARRY4_inst_n_1 ,\GEN_CarryChain[26].CARRY4_inst_n_2 ,\GEN_CarryChain[26].CARRY4_inst_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_CarryChain[26].CARRY4_inst_O_UNCONNECTED [3:0]),
        .S({1'b1,1'b1,1'b1,1'b1}));
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \GEN_CarryChain[27].CARRY4_inst 
       (.CI(\GEN_CarryChain[26].CARRY4_inst_n_0 ),
        .CO({\GEN_CarryChain[27].CARRY4_inst_n_0 ,\GEN_CarryChain[27].CARRY4_inst_n_1 ,\GEN_CarryChain[27].CARRY4_inst_n_2 ,\GEN_CarryChain[27].CARRY4_inst_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_CarryChain[27].CARRY4_inst_O_UNCONNECTED [3:0]),
        .S({1'b1,1'b1,1'b1,1'b1}));
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \GEN_CarryChain[28].CARRY4_inst 
       (.CI(\GEN_CarryChain[27].CARRY4_inst_n_0 ),
        .CO({\GEN_CarryChain[28].CARRY4_inst_n_0 ,\GEN_CarryChain[28].CARRY4_inst_n_1 ,\GEN_CarryChain[28].CARRY4_inst_n_2 ,\GEN_CarryChain[28].CARRY4_inst_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_CarryChain[28].CARRY4_inst_O_UNCONNECTED [3:0]),
        .S({1'b1,1'b1,1'b1,1'b1}));
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \GEN_CarryChain[29].CARRY4_inst 
       (.CI(\GEN_CarryChain[28].CARRY4_inst_n_0 ),
        .CO({\GEN_CarryChain[29].CARRY4_inst_n_0 ,\GEN_CarryChain[29].CARRY4_inst_n_1 ,\GEN_CarryChain[29].CARRY4_inst_n_2 ,\GEN_CarryChain[29].CARRY4_inst_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_CarryChain[29].CARRY4_inst_O_UNCONNECTED [3:0]),
        .S({1'b1,1'b1,1'b1,1'b1}));
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \GEN_CarryChain[2].CARRY4_inst 
       (.CI(\GEN_CarryChain[1].CARRY4_inst_n_0 ),
        .CO({\GEN_CarryChain[2].CARRY4_inst_n_0 ,\GEN_CarryChain[2].CARRY4_inst_n_1 ,\GEN_CarryChain[2].CARRY4_inst_n_2 ,\GEN_CarryChain[2].CARRY4_inst_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_CarryChain[2].CARRY4_inst_O_UNCONNECTED [3:0]),
        .S({1'b1,1'b1,1'b1,1'b1}));
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \GEN_CarryChain[30].CARRY4_inst 
       (.CI(\GEN_CarryChain[29].CARRY4_inst_n_0 ),
        .CO({\GEN_CarryChain[30].CARRY4_inst_n_0 ,\GEN_CarryChain[30].CARRY4_inst_n_1 ,\GEN_CarryChain[30].CARRY4_inst_n_2 ,\GEN_CarryChain[30].CARRY4_inst_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_CarryChain[30].CARRY4_inst_O_UNCONNECTED [3:0]),
        .S({1'b1,1'b1,1'b1,1'b1}));
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \GEN_CarryChain[31].CARRY4_inst 
       (.CI(\GEN_CarryChain[30].CARRY4_inst_n_0 ),
        .CO({\GEN_CarryChain[31].CARRY4_inst_n_0 ,\GEN_CarryChain[31].CARRY4_inst_n_1 ,\GEN_CarryChain[31].CARRY4_inst_n_2 ,\GEN_CarryChain[31].CARRY4_inst_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_CarryChain[31].CARRY4_inst_O_UNCONNECTED [3:0]),
        .S({1'b1,1'b1,1'b1,1'b1}));
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \GEN_CarryChain[32].CARRY4_inst 
       (.CI(\GEN_CarryChain[31].CARRY4_inst_n_0 ),
        .CO({\GEN_CarryChain[32].CARRY4_inst_n_0 ,\GEN_CarryChain[32].CARRY4_inst_n_1 ,\GEN_CarryChain[32].CARRY4_inst_n_2 ,\GEN_CarryChain[32].CARRY4_inst_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_CarryChain[32].CARRY4_inst_O_UNCONNECTED [3:0]),
        .S({1'b1,1'b1,1'b1,1'b1}));
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \GEN_CarryChain[33].CARRY4_inst 
       (.CI(\GEN_CarryChain[32].CARRY4_inst_n_0 ),
        .CO({\GEN_CarryChain[33].CARRY4_inst_n_0 ,\GEN_CarryChain[33].CARRY4_inst_n_1 ,\GEN_CarryChain[33].CARRY4_inst_n_2 ,\GEN_CarryChain[33].CARRY4_inst_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_CarryChain[33].CARRY4_inst_O_UNCONNECTED [3:0]),
        .S({1'b1,1'b1,1'b1,1'b1}));
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \GEN_CarryChain[34].CARRY4_inst 
       (.CI(\GEN_CarryChain[33].CARRY4_inst_n_0 ),
        .CO({\GEN_CarryChain[34].CARRY4_inst_n_0 ,\GEN_CarryChain[34].CARRY4_inst_n_1 ,\GEN_CarryChain[34].CARRY4_inst_n_2 ,\GEN_CarryChain[34].CARRY4_inst_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_CarryChain[34].CARRY4_inst_O_UNCONNECTED [3:0]),
        .S({1'b1,1'b1,1'b1,1'b1}));
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \GEN_CarryChain[35].CARRY4_inst 
       (.CI(\GEN_CarryChain[34].CARRY4_inst_n_0 ),
        .CO({\GEN_CarryChain[35].CARRY4_inst_n_0 ,\GEN_CarryChain[35].CARRY4_inst_n_1 ,\GEN_CarryChain[35].CARRY4_inst_n_2 ,\GEN_CarryChain[35].CARRY4_inst_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_CarryChain[35].CARRY4_inst_O_UNCONNECTED [3:0]),
        .S({1'b1,1'b1,1'b1,1'b1}));
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \GEN_CarryChain[36].CARRY4_inst 
       (.CI(\GEN_CarryChain[35].CARRY4_inst_n_0 ),
        .CO({\GEN_CarryChain[36].CARRY4_inst_n_0 ,\GEN_CarryChain[36].CARRY4_inst_n_1 ,\GEN_CarryChain[36].CARRY4_inst_n_2 ,\GEN_CarryChain[36].CARRY4_inst_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_CarryChain[36].CARRY4_inst_O_UNCONNECTED [3:0]),
        .S({1'b1,1'b1,1'b1,1'b1}));
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \GEN_CarryChain[37].CARRY4_inst 
       (.CI(\GEN_CarryChain[36].CARRY4_inst_n_0 ),
        .CO({\GEN_CarryChain[37].CARRY4_inst_n_0 ,\GEN_CarryChain[37].CARRY4_inst_n_1 ,\GEN_CarryChain[37].CARRY4_inst_n_2 ,\GEN_CarryChain[37].CARRY4_inst_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_CarryChain[37].CARRY4_inst_O_UNCONNECTED [3:0]),
        .S({1'b1,1'b1,1'b1,1'b1}));
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \GEN_CarryChain[38].CARRY4_inst 
       (.CI(\GEN_CarryChain[37].CARRY4_inst_n_0 ),
        .CO({\GEN_CarryChain[38].CARRY4_inst_n_0 ,\GEN_CarryChain[38].CARRY4_inst_n_1 ,\GEN_CarryChain[38].CARRY4_inst_n_2 ,\GEN_CarryChain[38].CARRY4_inst_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_CarryChain[38].CARRY4_inst_O_UNCONNECTED [3:0]),
        .S({1'b1,1'b1,1'b1,1'b1}));
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \GEN_CarryChain[39].CARRY4_inst 
       (.CI(\GEN_CarryChain[38].CARRY4_inst_n_0 ),
        .CO({\GEN_CarryChain[39].CARRY4_inst_n_0 ,\GEN_CarryChain[39].CARRY4_inst_n_1 ,\GEN_CarryChain[39].CARRY4_inst_n_2 ,\GEN_CarryChain[39].CARRY4_inst_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_CarryChain[39].CARRY4_inst_O_UNCONNECTED [3:0]),
        .S({1'b1,1'b1,1'b1,1'b1}));
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \GEN_CarryChain[3].CARRY4_inst 
       (.CI(\GEN_CarryChain[2].CARRY4_inst_n_0 ),
        .CO({\GEN_CarryChain[3].CARRY4_inst_n_0 ,\GEN_CarryChain[3].CARRY4_inst_n_1 ,\GEN_CarryChain[3].CARRY4_inst_n_2 ,\GEN_CarryChain[3].CARRY4_inst_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_CarryChain[3].CARRY4_inst_O_UNCONNECTED [3:0]),
        .S({1'b1,1'b1,1'b1,1'b1}));
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \GEN_CarryChain[40].CARRY4_inst 
       (.CI(\GEN_CarryChain[39].CARRY4_inst_n_0 ),
        .CO({\GEN_CarryChain[40].CARRY4_inst_n_0 ,\GEN_CarryChain[40].CARRY4_inst_n_1 ,\GEN_CarryChain[40].CARRY4_inst_n_2 ,\GEN_CarryChain[40].CARRY4_inst_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_CarryChain[40].CARRY4_inst_O_UNCONNECTED [3:0]),
        .S({1'b1,1'b1,1'b1,1'b1}));
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \GEN_CarryChain[41].CARRY4_inst 
       (.CI(\GEN_CarryChain[40].CARRY4_inst_n_0 ),
        .CO({\GEN_CarryChain[41].CARRY4_inst_n_0 ,\GEN_CarryChain[41].CARRY4_inst_n_1 ,\GEN_CarryChain[41].CARRY4_inst_n_2 ,\GEN_CarryChain[41].CARRY4_inst_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_CarryChain[41].CARRY4_inst_O_UNCONNECTED [3:0]),
        .S({1'b1,1'b1,1'b1,1'b1}));
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \GEN_CarryChain[42].CARRY4_inst 
       (.CI(\GEN_CarryChain[41].CARRY4_inst_n_0 ),
        .CO({\GEN_CarryChain[42].CARRY4_inst_n_0 ,\GEN_CarryChain[42].CARRY4_inst_n_1 ,\GEN_CarryChain[42].CARRY4_inst_n_2 ,\GEN_CarryChain[42].CARRY4_inst_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_CarryChain[42].CARRY4_inst_O_UNCONNECTED [3:0]),
        .S({1'b1,1'b1,1'b1,1'b1}));
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \GEN_CarryChain[43].CARRY4_inst 
       (.CI(\GEN_CarryChain[42].CARRY4_inst_n_0 ),
        .CO({\GEN_CarryChain[43].CARRY4_inst_n_0 ,\GEN_CarryChain[43].CARRY4_inst_n_1 ,\GEN_CarryChain[43].CARRY4_inst_n_2 ,\GEN_CarryChain[43].CARRY4_inst_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_CarryChain[43].CARRY4_inst_O_UNCONNECTED [3:0]),
        .S({1'b1,1'b1,1'b1,1'b1}));
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \GEN_CarryChain[44].CARRY4_inst 
       (.CI(\GEN_CarryChain[43].CARRY4_inst_n_0 ),
        .CO({\GEN_CarryChain[44].CARRY4_inst_n_0 ,\GEN_CarryChain[44].CARRY4_inst_n_1 ,\GEN_CarryChain[44].CARRY4_inst_n_2 ,\GEN_CarryChain[44].CARRY4_inst_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_CarryChain[44].CARRY4_inst_O_UNCONNECTED [3:0]),
        .S({1'b1,1'b1,1'b1,1'b1}));
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \GEN_CarryChain[45].CARRY4_inst 
       (.CI(\GEN_CarryChain[44].CARRY4_inst_n_0 ),
        .CO({\GEN_CarryChain[45].CARRY4_inst_n_0 ,\GEN_CarryChain[45].CARRY4_inst_n_1 ,\GEN_CarryChain[45].CARRY4_inst_n_2 ,\GEN_CarryChain[45].CARRY4_inst_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_CarryChain[45].CARRY4_inst_O_UNCONNECTED [3:0]),
        .S({1'b1,1'b1,1'b1,1'b1}));
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \GEN_CarryChain[46].CARRY4_inst 
       (.CI(\GEN_CarryChain[45].CARRY4_inst_n_0 ),
        .CO({\GEN_CarryChain[46].CARRY4_inst_n_0 ,\GEN_CarryChain[46].CARRY4_inst_n_1 ,\GEN_CarryChain[46].CARRY4_inst_n_2 ,\GEN_CarryChain[46].CARRY4_inst_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_CarryChain[46].CARRY4_inst_O_UNCONNECTED [3:0]),
        .S({1'b1,1'b1,1'b1,1'b1}));
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \GEN_CarryChain[47].CARRY4_inst 
       (.CI(\GEN_CarryChain[46].CARRY4_inst_n_0 ),
        .CO({D,CO}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_CarryChain[47].CARRY4_inst_O_UNCONNECTED [3:0]),
        .S({1'b1,1'b1,1'b1,1'b1}));
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \GEN_CarryChain[4].CARRY4_inst 
       (.CI(\GEN_CarryChain[3].CARRY4_inst_n_0 ),
        .CO({\GEN_CarryChain[4].CARRY4_inst_n_0 ,\GEN_CarryChain[4].CARRY4_inst_n_1 ,\GEN_CarryChain[4].CARRY4_inst_n_2 ,\GEN_CarryChain[4].CARRY4_inst_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_CarryChain[4].CARRY4_inst_O_UNCONNECTED [3:0]),
        .S({1'b1,1'b1,1'b1,1'b1}));
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \GEN_CarryChain[5].CARRY4_inst 
       (.CI(\GEN_CarryChain[4].CARRY4_inst_n_0 ),
        .CO({\GEN_CarryChain[5].CARRY4_inst_n_0 ,\GEN_CarryChain[5].CARRY4_inst_n_1 ,\GEN_CarryChain[5].CARRY4_inst_n_2 ,\GEN_CarryChain[5].CARRY4_inst_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_CarryChain[5].CARRY4_inst_O_UNCONNECTED [3:0]),
        .S({1'b1,1'b1,1'b1,1'b1}));
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \GEN_CarryChain[6].CARRY4_inst 
       (.CI(\GEN_CarryChain[5].CARRY4_inst_n_0 ),
        .CO({\GEN_CarryChain[6].CARRY4_inst_n_0 ,\GEN_CarryChain[6].CARRY4_inst_n_1 ,\GEN_CarryChain[6].CARRY4_inst_n_2 ,\GEN_CarryChain[6].CARRY4_inst_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_CarryChain[6].CARRY4_inst_O_UNCONNECTED [3:0]),
        .S({1'b1,1'b1,1'b1,1'b1}));
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \GEN_CarryChain[7].CARRY4_inst 
       (.CI(\GEN_CarryChain[6].CARRY4_inst_n_0 ),
        .CO({\GEN_CarryChain[7].CARRY4_inst_n_0 ,\GEN_CarryChain[7].CARRY4_inst_n_1 ,\GEN_CarryChain[7].CARRY4_inst_n_2 ,\GEN_CarryChain[7].CARRY4_inst_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_CarryChain[7].CARRY4_inst_O_UNCONNECTED [3:0]),
        .S({1'b1,1'b1,1'b1,1'b1}));
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \GEN_CarryChain[8].CARRY4_inst 
       (.CI(\GEN_CarryChain[7].CARRY4_inst_n_0 ),
        .CO({\GEN_CarryChain[8].CARRY4_inst_n_0 ,\GEN_CarryChain[8].CARRY4_inst_n_1 ,\GEN_CarryChain[8].CARRY4_inst_n_2 ,\GEN_CarryChain[8].CARRY4_inst_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_CarryChain[8].CARRY4_inst_O_UNCONNECTED [3:0]),
        .S({1'b1,1'b1,1'b1,1'b1}));
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \GEN_CarryChain[9].CARRY4_inst 
       (.CI(\GEN_CarryChain[8].CARRY4_inst_n_0 ),
        .CO({\GEN_CarryChain[9].CARRY4_inst_n_0 ,\GEN_CarryChain[9].CARRY4_inst_n_1 ,\GEN_CarryChain[9].CARRY4_inst_n_2 ,\GEN_CarryChain[9].CARRY4_inst_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_CarryChain[9].CARRY4_inst_O_UNCONNECTED [3:0]),
        .S({1'b1,1'b1,1'b1,1'b1}));
  system_AXITDC_0_0_risingEdgeDetector RED
       (.Q(Q[0]),
        .clk(clk),
        .validIn(validIn));
  (* box_type = "PRIMITIVE" *) 
  CARRY4 firstCarry
       (.CI(1'b0),
        .CO({CI,firstCarry_n_1,firstCarry_n_2,firstCarry_n_3}),
        .CYINIT(CYINIT),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_firstCarry_O_UNCONNECTED[3:0]),
        .S({1'b1,1'b1,1'b1,1'b1}));
  FDCE hitQ_reg
       (.C(hit),
        .CE(1'b1),
        .CLR(hitQ_reg_0),
        .D(1'b1),
        .Q(CYINIT));
  FDRE \metaThermo_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(firstCarry_n_3),
        .Q(metaThermo[0]),
        .R(1'b0));
  FDRE \metaThermo_reg[100] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[25].CARRY4_inst_n_3 ),
        .Q(metaThermo[100]),
        .R(1'b0));
  FDRE \metaThermo_reg[101] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[25].CARRY4_inst_n_2 ),
        .Q(metaThermo[101]),
        .R(1'b0));
  FDRE \metaThermo_reg[102] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[25].CARRY4_inst_n_1 ),
        .Q(metaThermo[102]),
        .R(1'b0));
  FDRE \metaThermo_reg[103] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[25].CARRY4_inst_n_0 ),
        .Q(metaThermo[103]),
        .R(1'b0));
  FDRE \metaThermo_reg[104] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[26].CARRY4_inst_n_3 ),
        .Q(metaThermo[104]),
        .R(1'b0));
  FDRE \metaThermo_reg[105] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[26].CARRY4_inst_n_2 ),
        .Q(metaThermo[105]),
        .R(1'b0));
  FDRE \metaThermo_reg[106] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[26].CARRY4_inst_n_1 ),
        .Q(metaThermo[106]),
        .R(1'b0));
  FDRE \metaThermo_reg[107] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[26].CARRY4_inst_n_0 ),
        .Q(metaThermo[107]),
        .R(1'b0));
  FDRE \metaThermo_reg[108] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[27].CARRY4_inst_n_3 ),
        .Q(metaThermo[108]),
        .R(1'b0));
  FDRE \metaThermo_reg[109] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[27].CARRY4_inst_n_2 ),
        .Q(metaThermo[109]),
        .R(1'b0));
  FDRE \metaThermo_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[2].CARRY4_inst_n_1 ),
        .Q(metaThermo[10]),
        .R(1'b0));
  FDRE \metaThermo_reg[110] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[27].CARRY4_inst_n_1 ),
        .Q(metaThermo[110]),
        .R(1'b0));
  FDRE \metaThermo_reg[111] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[27].CARRY4_inst_n_0 ),
        .Q(metaThermo[111]),
        .R(1'b0));
  FDRE \metaThermo_reg[112] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[28].CARRY4_inst_n_3 ),
        .Q(metaThermo[112]),
        .R(1'b0));
  FDRE \metaThermo_reg[113] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[28].CARRY4_inst_n_2 ),
        .Q(metaThermo[113]),
        .R(1'b0));
  FDRE \metaThermo_reg[114] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[28].CARRY4_inst_n_1 ),
        .Q(metaThermo[114]),
        .R(1'b0));
  FDRE \metaThermo_reg[115] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[28].CARRY4_inst_n_0 ),
        .Q(metaThermo[115]),
        .R(1'b0));
  FDRE \metaThermo_reg[116] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[29].CARRY4_inst_n_3 ),
        .Q(metaThermo[116]),
        .R(1'b0));
  FDRE \metaThermo_reg[117] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[29].CARRY4_inst_n_2 ),
        .Q(metaThermo[117]),
        .R(1'b0));
  FDRE \metaThermo_reg[118] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[29].CARRY4_inst_n_1 ),
        .Q(metaThermo[118]),
        .R(1'b0));
  FDRE \metaThermo_reg[119] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[29].CARRY4_inst_n_0 ),
        .Q(metaThermo[119]),
        .R(1'b0));
  FDRE \metaThermo_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[2].CARRY4_inst_n_0 ),
        .Q(metaThermo[11]),
        .R(1'b0));
  FDRE \metaThermo_reg[120] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[30].CARRY4_inst_n_3 ),
        .Q(metaThermo[120]),
        .R(1'b0));
  FDRE \metaThermo_reg[121] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[30].CARRY4_inst_n_2 ),
        .Q(metaThermo[121]),
        .R(1'b0));
  FDRE \metaThermo_reg[122] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[30].CARRY4_inst_n_1 ),
        .Q(metaThermo[122]),
        .R(1'b0));
  FDRE \metaThermo_reg[123] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[30].CARRY4_inst_n_0 ),
        .Q(metaThermo[123]),
        .R(1'b0));
  FDRE \metaThermo_reg[124] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[31].CARRY4_inst_n_3 ),
        .Q(metaThermo[124]),
        .R(1'b0));
  FDRE \metaThermo_reg[125] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[31].CARRY4_inst_n_2 ),
        .Q(metaThermo[125]),
        .R(1'b0));
  FDRE \metaThermo_reg[126] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[31].CARRY4_inst_n_1 ),
        .Q(metaThermo[126]),
        .R(1'b0));
  FDRE \metaThermo_reg[127] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[31].CARRY4_inst_n_0 ),
        .Q(metaThermo[127]),
        .R(1'b0));
  FDRE \metaThermo_reg[128] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[32].CARRY4_inst_n_3 ),
        .Q(metaThermo[128]),
        .R(1'b0));
  FDRE \metaThermo_reg[129] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[32].CARRY4_inst_n_2 ),
        .Q(metaThermo[129]),
        .R(1'b0));
  FDRE \metaThermo_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[3].CARRY4_inst_n_3 ),
        .Q(metaThermo[12]),
        .R(1'b0));
  FDRE \metaThermo_reg[130] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[32].CARRY4_inst_n_1 ),
        .Q(metaThermo[130]),
        .R(1'b0));
  FDRE \metaThermo_reg[131] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[32].CARRY4_inst_n_0 ),
        .Q(metaThermo[131]),
        .R(1'b0));
  FDRE \metaThermo_reg[132] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[33].CARRY4_inst_n_3 ),
        .Q(metaThermo[132]),
        .R(1'b0));
  FDRE \metaThermo_reg[133] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[33].CARRY4_inst_n_2 ),
        .Q(metaThermo[133]),
        .R(1'b0));
  FDRE \metaThermo_reg[134] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[33].CARRY4_inst_n_1 ),
        .Q(metaThermo[134]),
        .R(1'b0));
  FDRE \metaThermo_reg[135] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[33].CARRY4_inst_n_0 ),
        .Q(metaThermo[135]),
        .R(1'b0));
  FDRE \metaThermo_reg[136] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[34].CARRY4_inst_n_3 ),
        .Q(metaThermo[136]),
        .R(1'b0));
  FDRE \metaThermo_reg[137] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[34].CARRY4_inst_n_2 ),
        .Q(metaThermo[137]),
        .R(1'b0));
  FDRE \metaThermo_reg[138] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[34].CARRY4_inst_n_1 ),
        .Q(metaThermo[138]),
        .R(1'b0));
  FDRE \metaThermo_reg[139] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[34].CARRY4_inst_n_0 ),
        .Q(metaThermo[139]),
        .R(1'b0));
  FDRE \metaThermo_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[3].CARRY4_inst_n_2 ),
        .Q(metaThermo[13]),
        .R(1'b0));
  FDRE \metaThermo_reg[140] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[35].CARRY4_inst_n_3 ),
        .Q(metaThermo[140]),
        .R(1'b0));
  FDRE \metaThermo_reg[141] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[35].CARRY4_inst_n_2 ),
        .Q(metaThermo[141]),
        .R(1'b0));
  FDRE \metaThermo_reg[142] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[35].CARRY4_inst_n_1 ),
        .Q(metaThermo[142]),
        .R(1'b0));
  FDRE \metaThermo_reg[143] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[35].CARRY4_inst_n_0 ),
        .Q(metaThermo[143]),
        .R(1'b0));
  FDRE \metaThermo_reg[144] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[36].CARRY4_inst_n_3 ),
        .Q(metaThermo[144]),
        .R(1'b0));
  FDRE \metaThermo_reg[145] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[36].CARRY4_inst_n_2 ),
        .Q(metaThermo[145]),
        .R(1'b0));
  FDRE \metaThermo_reg[146] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[36].CARRY4_inst_n_1 ),
        .Q(metaThermo[146]),
        .R(1'b0));
  FDRE \metaThermo_reg[147] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[36].CARRY4_inst_n_0 ),
        .Q(metaThermo[147]),
        .R(1'b0));
  FDRE \metaThermo_reg[148] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[37].CARRY4_inst_n_3 ),
        .Q(metaThermo[148]),
        .R(1'b0));
  FDRE \metaThermo_reg[149] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[37].CARRY4_inst_n_2 ),
        .Q(metaThermo[149]),
        .R(1'b0));
  FDRE \metaThermo_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[3].CARRY4_inst_n_1 ),
        .Q(metaThermo[14]),
        .R(1'b0));
  FDRE \metaThermo_reg[150] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[37].CARRY4_inst_n_1 ),
        .Q(metaThermo[150]),
        .R(1'b0));
  FDRE \metaThermo_reg[151] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[37].CARRY4_inst_n_0 ),
        .Q(metaThermo[151]),
        .R(1'b0));
  FDRE \metaThermo_reg[152] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[38].CARRY4_inst_n_3 ),
        .Q(metaThermo[152]),
        .R(1'b0));
  FDRE \metaThermo_reg[153] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[38].CARRY4_inst_n_2 ),
        .Q(metaThermo[153]),
        .R(1'b0));
  FDRE \metaThermo_reg[154] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[38].CARRY4_inst_n_1 ),
        .Q(metaThermo[154]),
        .R(1'b0));
  FDRE \metaThermo_reg[155] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[38].CARRY4_inst_n_0 ),
        .Q(metaThermo[155]),
        .R(1'b0));
  FDRE \metaThermo_reg[156] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[39].CARRY4_inst_n_3 ),
        .Q(metaThermo[156]),
        .R(1'b0));
  FDRE \metaThermo_reg[157] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[39].CARRY4_inst_n_2 ),
        .Q(metaThermo[157]),
        .R(1'b0));
  FDRE \metaThermo_reg[158] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[39].CARRY4_inst_n_1 ),
        .Q(metaThermo[158]),
        .R(1'b0));
  FDRE \metaThermo_reg[159] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[39].CARRY4_inst_n_0 ),
        .Q(metaThermo[159]),
        .R(1'b0));
  FDRE \metaThermo_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[3].CARRY4_inst_n_0 ),
        .Q(metaThermo[15]),
        .R(1'b0));
  FDRE \metaThermo_reg[160] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[40].CARRY4_inst_n_3 ),
        .Q(metaThermo[160]),
        .R(1'b0));
  FDRE \metaThermo_reg[161] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[40].CARRY4_inst_n_2 ),
        .Q(metaThermo[161]),
        .R(1'b0));
  FDRE \metaThermo_reg[162] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[40].CARRY4_inst_n_1 ),
        .Q(metaThermo[162]),
        .R(1'b0));
  FDRE \metaThermo_reg[163] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[40].CARRY4_inst_n_0 ),
        .Q(metaThermo[163]),
        .R(1'b0));
  FDRE \metaThermo_reg[164] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[41].CARRY4_inst_n_3 ),
        .Q(metaThermo[164]),
        .R(1'b0));
  FDRE \metaThermo_reg[165] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[41].CARRY4_inst_n_2 ),
        .Q(metaThermo[165]),
        .R(1'b0));
  FDRE \metaThermo_reg[166] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[41].CARRY4_inst_n_1 ),
        .Q(metaThermo[166]),
        .R(1'b0));
  FDRE \metaThermo_reg[167] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[41].CARRY4_inst_n_0 ),
        .Q(metaThermo[167]),
        .R(1'b0));
  FDRE \metaThermo_reg[168] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[42].CARRY4_inst_n_3 ),
        .Q(metaThermo[168]),
        .R(1'b0));
  FDRE \metaThermo_reg[169] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[42].CARRY4_inst_n_2 ),
        .Q(metaThermo[169]),
        .R(1'b0));
  FDRE \metaThermo_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[4].CARRY4_inst_n_3 ),
        .Q(metaThermo[16]),
        .R(1'b0));
  FDRE \metaThermo_reg[170] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[42].CARRY4_inst_n_1 ),
        .Q(metaThermo[170]),
        .R(1'b0));
  FDRE \metaThermo_reg[171] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[42].CARRY4_inst_n_0 ),
        .Q(metaThermo[171]),
        .R(1'b0));
  FDRE \metaThermo_reg[172] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[43].CARRY4_inst_n_3 ),
        .Q(metaThermo[172]),
        .R(1'b0));
  FDRE \metaThermo_reg[173] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[43].CARRY4_inst_n_2 ),
        .Q(metaThermo[173]),
        .R(1'b0));
  FDRE \metaThermo_reg[174] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[43].CARRY4_inst_n_1 ),
        .Q(metaThermo[174]),
        .R(1'b0));
  FDRE \metaThermo_reg[175] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[43].CARRY4_inst_n_0 ),
        .Q(metaThermo[175]),
        .R(1'b0));
  FDRE \metaThermo_reg[176] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[44].CARRY4_inst_n_3 ),
        .Q(metaThermo[176]),
        .R(1'b0));
  FDRE \metaThermo_reg[177] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[44].CARRY4_inst_n_2 ),
        .Q(metaThermo[177]),
        .R(1'b0));
  FDRE \metaThermo_reg[178] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[44].CARRY4_inst_n_1 ),
        .Q(metaThermo[178]),
        .R(1'b0));
  FDRE \metaThermo_reg[179] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[44].CARRY4_inst_n_0 ),
        .Q(metaThermo[179]),
        .R(1'b0));
  FDRE \metaThermo_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[4].CARRY4_inst_n_2 ),
        .Q(metaThermo[17]),
        .R(1'b0));
  FDRE \metaThermo_reg[180] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[45].CARRY4_inst_n_3 ),
        .Q(metaThermo[180]),
        .R(1'b0));
  FDRE \metaThermo_reg[181] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[45].CARRY4_inst_n_2 ),
        .Q(metaThermo[181]),
        .R(1'b0));
  FDRE \metaThermo_reg[182] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[45].CARRY4_inst_n_1 ),
        .Q(metaThermo[182]),
        .R(1'b0));
  FDRE \metaThermo_reg[183] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[45].CARRY4_inst_n_0 ),
        .Q(metaThermo[183]),
        .R(1'b0));
  FDRE \metaThermo_reg[184] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[46].CARRY4_inst_n_3 ),
        .Q(metaThermo[184]),
        .R(1'b0));
  FDRE \metaThermo_reg[185] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[46].CARRY4_inst_n_2 ),
        .Q(metaThermo[185]),
        .R(1'b0));
  FDRE \metaThermo_reg[186] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[46].CARRY4_inst_n_1 ),
        .Q(metaThermo[186]),
        .R(1'b0));
  FDRE \metaThermo_reg[187] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[46].CARRY4_inst_n_0 ),
        .Q(metaThermo[187]),
        .R(1'b0));
  FDRE \metaThermo_reg[188] 
       (.C(clk),
        .CE(1'b1),
        .D(CO[0]),
        .Q(metaThermo[188]),
        .R(1'b0));
  FDRE \metaThermo_reg[189] 
       (.C(clk),
        .CE(1'b1),
        .D(CO[1]),
        .Q(metaThermo[189]),
        .R(1'b0));
  FDRE \metaThermo_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[4].CARRY4_inst_n_1 ),
        .Q(metaThermo[18]),
        .R(1'b0));
  FDRE \metaThermo_reg[190] 
       (.C(clk),
        .CE(1'b1),
        .D(CO[2]),
        .Q(metaThermo[190]),
        .R(1'b0));
  FDRE \metaThermo_reg[191] 
       (.C(clk),
        .CE(1'b1),
        .D(D),
        .Q(metaThermo[191]),
        .R(1'b0));
  FDRE \metaThermo_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[4].CARRY4_inst_n_0 ),
        .Q(metaThermo[19]),
        .R(1'b0));
  FDRE \metaThermo_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(firstCarry_n_2),
        .Q(metaThermo[1]),
        .R(1'b0));
  FDRE \metaThermo_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[5].CARRY4_inst_n_3 ),
        .Q(metaThermo[20]),
        .R(1'b0));
  FDRE \metaThermo_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[5].CARRY4_inst_n_2 ),
        .Q(metaThermo[21]),
        .R(1'b0));
  FDRE \metaThermo_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[5].CARRY4_inst_n_1 ),
        .Q(metaThermo[22]),
        .R(1'b0));
  FDRE \metaThermo_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[5].CARRY4_inst_n_0 ),
        .Q(metaThermo[23]),
        .R(1'b0));
  FDRE \metaThermo_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[6].CARRY4_inst_n_3 ),
        .Q(metaThermo[24]),
        .R(1'b0));
  FDRE \metaThermo_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[6].CARRY4_inst_n_2 ),
        .Q(metaThermo[25]),
        .R(1'b0));
  FDRE \metaThermo_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[6].CARRY4_inst_n_1 ),
        .Q(metaThermo[26]),
        .R(1'b0));
  FDRE \metaThermo_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[6].CARRY4_inst_n_0 ),
        .Q(metaThermo[27]),
        .R(1'b0));
  FDRE \metaThermo_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[7].CARRY4_inst_n_3 ),
        .Q(metaThermo[28]),
        .R(1'b0));
  FDRE \metaThermo_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[7].CARRY4_inst_n_2 ),
        .Q(metaThermo[29]),
        .R(1'b0));
  FDRE \metaThermo_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(firstCarry_n_1),
        .Q(metaThermo[2]),
        .R(1'b0));
  FDRE \metaThermo_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[7].CARRY4_inst_n_1 ),
        .Q(metaThermo[30]),
        .R(1'b0));
  FDRE \metaThermo_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[7].CARRY4_inst_n_0 ),
        .Q(metaThermo[31]),
        .R(1'b0));
  FDRE \metaThermo_reg[32] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[8].CARRY4_inst_n_3 ),
        .Q(metaThermo[32]),
        .R(1'b0));
  FDRE \metaThermo_reg[33] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[8].CARRY4_inst_n_2 ),
        .Q(metaThermo[33]),
        .R(1'b0));
  FDRE \metaThermo_reg[34] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[8].CARRY4_inst_n_1 ),
        .Q(metaThermo[34]),
        .R(1'b0));
  FDRE \metaThermo_reg[35] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[8].CARRY4_inst_n_0 ),
        .Q(metaThermo[35]),
        .R(1'b0));
  FDRE \metaThermo_reg[36] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[9].CARRY4_inst_n_3 ),
        .Q(metaThermo[36]),
        .R(1'b0));
  FDRE \metaThermo_reg[37] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[9].CARRY4_inst_n_2 ),
        .Q(metaThermo[37]),
        .R(1'b0));
  FDRE \metaThermo_reg[38] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[9].CARRY4_inst_n_1 ),
        .Q(metaThermo[38]),
        .R(1'b0));
  FDRE \metaThermo_reg[39] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[9].CARRY4_inst_n_0 ),
        .Q(metaThermo[39]),
        .R(1'b0));
  FDRE \metaThermo_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(CI),
        .Q(metaThermo[3]),
        .R(1'b0));
  FDRE \metaThermo_reg[40] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[10].CARRY4_inst_n_3 ),
        .Q(metaThermo[40]),
        .R(1'b0));
  FDRE \metaThermo_reg[41] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[10].CARRY4_inst_n_2 ),
        .Q(metaThermo[41]),
        .R(1'b0));
  FDRE \metaThermo_reg[42] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[10].CARRY4_inst_n_1 ),
        .Q(metaThermo[42]),
        .R(1'b0));
  FDRE \metaThermo_reg[43] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[10].CARRY4_inst_n_0 ),
        .Q(metaThermo[43]),
        .R(1'b0));
  FDRE \metaThermo_reg[44] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[11].CARRY4_inst_n_3 ),
        .Q(metaThermo[44]),
        .R(1'b0));
  FDRE \metaThermo_reg[45] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[11].CARRY4_inst_n_2 ),
        .Q(metaThermo[45]),
        .R(1'b0));
  FDRE \metaThermo_reg[46] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[11].CARRY4_inst_n_1 ),
        .Q(metaThermo[46]),
        .R(1'b0));
  FDRE \metaThermo_reg[47] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[11].CARRY4_inst_n_0 ),
        .Q(metaThermo[47]),
        .R(1'b0));
  FDRE \metaThermo_reg[48] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[12].CARRY4_inst_n_3 ),
        .Q(metaThermo[48]),
        .R(1'b0));
  FDRE \metaThermo_reg[49] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[12].CARRY4_inst_n_2 ),
        .Q(metaThermo[49]),
        .R(1'b0));
  FDRE \metaThermo_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[1].CARRY4_inst_n_3 ),
        .Q(metaThermo[4]),
        .R(1'b0));
  FDRE \metaThermo_reg[50] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[12].CARRY4_inst_n_1 ),
        .Q(metaThermo[50]),
        .R(1'b0));
  FDRE \metaThermo_reg[51] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[12].CARRY4_inst_n_0 ),
        .Q(metaThermo[51]),
        .R(1'b0));
  FDRE \metaThermo_reg[52] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[13].CARRY4_inst_n_3 ),
        .Q(metaThermo[52]),
        .R(1'b0));
  FDRE \metaThermo_reg[53] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[13].CARRY4_inst_n_2 ),
        .Q(metaThermo[53]),
        .R(1'b0));
  FDRE \metaThermo_reg[54] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[13].CARRY4_inst_n_1 ),
        .Q(metaThermo[54]),
        .R(1'b0));
  FDRE \metaThermo_reg[55] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[13].CARRY4_inst_n_0 ),
        .Q(metaThermo[55]),
        .R(1'b0));
  FDRE \metaThermo_reg[56] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[14].CARRY4_inst_n_3 ),
        .Q(metaThermo[56]),
        .R(1'b0));
  FDRE \metaThermo_reg[57] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[14].CARRY4_inst_n_2 ),
        .Q(metaThermo[57]),
        .R(1'b0));
  FDRE \metaThermo_reg[58] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[14].CARRY4_inst_n_1 ),
        .Q(metaThermo[58]),
        .R(1'b0));
  FDRE \metaThermo_reg[59] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[14].CARRY4_inst_n_0 ),
        .Q(metaThermo[59]),
        .R(1'b0));
  FDRE \metaThermo_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[1].CARRY4_inst_n_2 ),
        .Q(metaThermo[5]),
        .R(1'b0));
  FDRE \metaThermo_reg[60] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[15].CARRY4_inst_n_3 ),
        .Q(metaThermo[60]),
        .R(1'b0));
  FDRE \metaThermo_reg[61] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[15].CARRY4_inst_n_2 ),
        .Q(metaThermo[61]),
        .R(1'b0));
  FDRE \metaThermo_reg[62] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[15].CARRY4_inst_n_1 ),
        .Q(metaThermo[62]),
        .R(1'b0));
  FDRE \metaThermo_reg[63] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[15].CARRY4_inst_n_0 ),
        .Q(metaThermo[63]),
        .R(1'b0));
  FDRE \metaThermo_reg[64] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[16].CARRY4_inst_n_3 ),
        .Q(metaThermo[64]),
        .R(1'b0));
  FDRE \metaThermo_reg[65] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[16].CARRY4_inst_n_2 ),
        .Q(metaThermo[65]),
        .R(1'b0));
  FDRE \metaThermo_reg[66] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[16].CARRY4_inst_n_1 ),
        .Q(metaThermo[66]),
        .R(1'b0));
  FDRE \metaThermo_reg[67] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[16].CARRY4_inst_n_0 ),
        .Q(metaThermo[67]),
        .R(1'b0));
  FDRE \metaThermo_reg[68] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[17].CARRY4_inst_n_3 ),
        .Q(metaThermo[68]),
        .R(1'b0));
  FDRE \metaThermo_reg[69] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[17].CARRY4_inst_n_2 ),
        .Q(metaThermo[69]),
        .R(1'b0));
  FDRE \metaThermo_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[1].CARRY4_inst_n_1 ),
        .Q(metaThermo[6]),
        .R(1'b0));
  FDRE \metaThermo_reg[70] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[17].CARRY4_inst_n_1 ),
        .Q(metaThermo[70]),
        .R(1'b0));
  FDRE \metaThermo_reg[71] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[17].CARRY4_inst_n_0 ),
        .Q(metaThermo[71]),
        .R(1'b0));
  FDRE \metaThermo_reg[72] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[18].CARRY4_inst_n_3 ),
        .Q(metaThermo[72]),
        .R(1'b0));
  FDRE \metaThermo_reg[73] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[18].CARRY4_inst_n_2 ),
        .Q(metaThermo[73]),
        .R(1'b0));
  FDRE \metaThermo_reg[74] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[18].CARRY4_inst_n_1 ),
        .Q(metaThermo[74]),
        .R(1'b0));
  FDRE \metaThermo_reg[75] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[18].CARRY4_inst_n_0 ),
        .Q(metaThermo[75]),
        .R(1'b0));
  FDRE \metaThermo_reg[76] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[19].CARRY4_inst_n_3 ),
        .Q(metaThermo[76]),
        .R(1'b0));
  FDRE \metaThermo_reg[77] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[19].CARRY4_inst_n_2 ),
        .Q(metaThermo[77]),
        .R(1'b0));
  FDRE \metaThermo_reg[78] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[19].CARRY4_inst_n_1 ),
        .Q(metaThermo[78]),
        .R(1'b0));
  FDRE \metaThermo_reg[79] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[19].CARRY4_inst_n_0 ),
        .Q(metaThermo[79]),
        .R(1'b0));
  FDRE \metaThermo_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[1].CARRY4_inst_n_0 ),
        .Q(metaThermo[7]),
        .R(1'b0));
  FDRE \metaThermo_reg[80] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[20].CARRY4_inst_n_3 ),
        .Q(metaThermo[80]),
        .R(1'b0));
  FDRE \metaThermo_reg[81] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[20].CARRY4_inst_n_2 ),
        .Q(metaThermo[81]),
        .R(1'b0));
  FDRE \metaThermo_reg[82] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[20].CARRY4_inst_n_1 ),
        .Q(metaThermo[82]),
        .R(1'b0));
  FDRE \metaThermo_reg[83] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[20].CARRY4_inst_n_0 ),
        .Q(metaThermo[83]),
        .R(1'b0));
  FDRE \metaThermo_reg[84] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[21].CARRY4_inst_n_3 ),
        .Q(metaThermo[84]),
        .R(1'b0));
  FDRE \metaThermo_reg[85] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[21].CARRY4_inst_n_2 ),
        .Q(metaThermo[85]),
        .R(1'b0));
  FDRE \metaThermo_reg[86] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[21].CARRY4_inst_n_1 ),
        .Q(metaThermo[86]),
        .R(1'b0));
  FDRE \metaThermo_reg[87] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[21].CARRY4_inst_n_0 ),
        .Q(metaThermo[87]),
        .R(1'b0));
  FDRE \metaThermo_reg[88] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[22].CARRY4_inst_n_3 ),
        .Q(metaThermo[88]),
        .R(1'b0));
  FDRE \metaThermo_reg[89] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[22].CARRY4_inst_n_2 ),
        .Q(metaThermo[89]),
        .R(1'b0));
  FDRE \metaThermo_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[2].CARRY4_inst_n_3 ),
        .Q(metaThermo[8]),
        .R(1'b0));
  FDRE \metaThermo_reg[90] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[22].CARRY4_inst_n_1 ),
        .Q(metaThermo[90]),
        .R(1'b0));
  FDRE \metaThermo_reg[91] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[22].CARRY4_inst_n_0 ),
        .Q(metaThermo[91]),
        .R(1'b0));
  FDRE \metaThermo_reg[92] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[23].CARRY4_inst_n_3 ),
        .Q(metaThermo[92]),
        .R(1'b0));
  FDRE \metaThermo_reg[93] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[23].CARRY4_inst_n_2 ),
        .Q(metaThermo[93]),
        .R(1'b0));
  FDRE \metaThermo_reg[94] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[23].CARRY4_inst_n_1 ),
        .Q(metaThermo[94]),
        .R(1'b0));
  FDRE \metaThermo_reg[95] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[23].CARRY4_inst_n_0 ),
        .Q(metaThermo[95]),
        .R(1'b0));
  FDRE \metaThermo_reg[96] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[24].CARRY4_inst_n_3 ),
        .Q(metaThermo[96]),
        .R(1'b0));
  FDRE \metaThermo_reg[97] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[24].CARRY4_inst_n_2 ),
        .Q(metaThermo[97]),
        .R(1'b0));
  FDRE \metaThermo_reg[98] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[24].CARRY4_inst_n_1 ),
        .Q(metaThermo[98]),
        .R(1'b0));
  FDRE \metaThermo_reg[99] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[24].CARRY4_inst_n_0 ),
        .Q(metaThermo[99]),
        .R(1'b0));
  FDRE \metaThermo_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_CarryChain[2].CARRY4_inst_n_2 ),
        .Q(metaThermo[9]),
        .R(1'b0));
  FDRE \thermo_s_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \thermo_s_reg[100] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[100]),
        .Q(Q[100]),
        .R(1'b0));
  FDRE \thermo_s_reg[101] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[101]),
        .Q(Q[101]),
        .R(1'b0));
  FDRE \thermo_s_reg[102] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[102]),
        .Q(Q[102]),
        .R(1'b0));
  FDRE \thermo_s_reg[103] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[103]),
        .Q(Q[103]),
        .R(1'b0));
  FDRE \thermo_s_reg[104] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[104]),
        .Q(Q[104]),
        .R(1'b0));
  FDRE \thermo_s_reg[105] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[105]),
        .Q(Q[105]),
        .R(1'b0));
  FDRE \thermo_s_reg[106] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[106]),
        .Q(Q[106]),
        .R(1'b0));
  FDRE \thermo_s_reg[107] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[107]),
        .Q(Q[107]),
        .R(1'b0));
  FDRE \thermo_s_reg[108] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[108]),
        .Q(Q[108]),
        .R(1'b0));
  FDRE \thermo_s_reg[109] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[109]),
        .Q(Q[109]),
        .R(1'b0));
  FDRE \thermo_s_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \thermo_s_reg[110] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[110]),
        .Q(Q[110]),
        .R(1'b0));
  FDRE \thermo_s_reg[111] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[111]),
        .Q(Q[111]),
        .R(1'b0));
  FDRE \thermo_s_reg[112] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[112]),
        .Q(Q[112]),
        .R(1'b0));
  FDRE \thermo_s_reg[113] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[113]),
        .Q(Q[113]),
        .R(1'b0));
  FDRE \thermo_s_reg[114] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[114]),
        .Q(Q[114]),
        .R(1'b0));
  FDRE \thermo_s_reg[115] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[115]),
        .Q(Q[115]),
        .R(1'b0));
  FDRE \thermo_s_reg[116] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[116]),
        .Q(Q[116]),
        .R(1'b0));
  FDRE \thermo_s_reg[117] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[117]),
        .Q(Q[117]),
        .R(1'b0));
  FDRE \thermo_s_reg[118] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[118]),
        .Q(Q[118]),
        .R(1'b0));
  FDRE \thermo_s_reg[119] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[119]),
        .Q(Q[119]),
        .R(1'b0));
  FDRE \thermo_s_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \thermo_s_reg[120] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[120]),
        .Q(Q[120]),
        .R(1'b0));
  FDRE \thermo_s_reg[121] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[121]),
        .Q(Q[121]),
        .R(1'b0));
  FDRE \thermo_s_reg[122] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[122]),
        .Q(Q[122]),
        .R(1'b0));
  FDRE \thermo_s_reg[123] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[123]),
        .Q(Q[123]),
        .R(1'b0));
  FDRE \thermo_s_reg[124] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[124]),
        .Q(Q[124]),
        .R(1'b0));
  FDRE \thermo_s_reg[125] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[125]),
        .Q(Q[125]),
        .R(1'b0));
  FDRE \thermo_s_reg[126] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[126]),
        .Q(Q[126]),
        .R(1'b0));
  FDRE \thermo_s_reg[127] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[127]),
        .Q(Q[127]),
        .R(1'b0));
  FDRE \thermo_s_reg[128] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[128]),
        .Q(Q[128]),
        .R(1'b0));
  FDRE \thermo_s_reg[129] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[129]),
        .Q(Q[129]),
        .R(1'b0));
  FDRE \thermo_s_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \thermo_s_reg[130] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[130]),
        .Q(Q[130]),
        .R(1'b0));
  FDRE \thermo_s_reg[131] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[131]),
        .Q(Q[131]),
        .R(1'b0));
  FDRE \thermo_s_reg[132] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[132]),
        .Q(Q[132]),
        .R(1'b0));
  FDRE \thermo_s_reg[133] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[133]),
        .Q(Q[133]),
        .R(1'b0));
  FDRE \thermo_s_reg[134] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[134]),
        .Q(Q[134]),
        .R(1'b0));
  FDRE \thermo_s_reg[135] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[135]),
        .Q(Q[135]),
        .R(1'b0));
  FDRE \thermo_s_reg[136] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[136]),
        .Q(Q[136]),
        .R(1'b0));
  FDRE \thermo_s_reg[137] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[137]),
        .Q(Q[137]),
        .R(1'b0));
  FDRE \thermo_s_reg[138] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[138]),
        .Q(Q[138]),
        .R(1'b0));
  FDRE \thermo_s_reg[139] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[139]),
        .Q(Q[139]),
        .R(1'b0));
  FDRE \thermo_s_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \thermo_s_reg[140] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[140]),
        .Q(Q[140]),
        .R(1'b0));
  FDRE \thermo_s_reg[141] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[141]),
        .Q(Q[141]),
        .R(1'b0));
  FDRE \thermo_s_reg[142] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[142]),
        .Q(Q[142]),
        .R(1'b0));
  FDRE \thermo_s_reg[143] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[143]),
        .Q(Q[143]),
        .R(1'b0));
  FDRE \thermo_s_reg[144] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[144]),
        .Q(Q[144]),
        .R(1'b0));
  FDRE \thermo_s_reg[145] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[145]),
        .Q(Q[145]),
        .R(1'b0));
  FDRE \thermo_s_reg[146] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[146]),
        .Q(Q[146]),
        .R(1'b0));
  FDRE \thermo_s_reg[147] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[147]),
        .Q(Q[147]),
        .R(1'b0));
  FDRE \thermo_s_reg[148] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[148]),
        .Q(Q[148]),
        .R(1'b0));
  FDRE \thermo_s_reg[149] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[149]),
        .Q(Q[149]),
        .R(1'b0));
  FDRE \thermo_s_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \thermo_s_reg[150] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[150]),
        .Q(Q[150]),
        .R(1'b0));
  FDRE \thermo_s_reg[151] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[151]),
        .Q(Q[151]),
        .R(1'b0));
  FDRE \thermo_s_reg[152] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[152]),
        .Q(Q[152]),
        .R(1'b0));
  FDRE \thermo_s_reg[153] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[153]),
        .Q(Q[153]),
        .R(1'b0));
  FDRE \thermo_s_reg[154] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[154]),
        .Q(Q[154]),
        .R(1'b0));
  FDRE \thermo_s_reg[155] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[155]),
        .Q(Q[155]),
        .R(1'b0));
  FDRE \thermo_s_reg[156] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[156]),
        .Q(Q[156]),
        .R(1'b0));
  FDRE \thermo_s_reg[157] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[157]),
        .Q(Q[157]),
        .R(1'b0));
  FDRE \thermo_s_reg[158] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[158]),
        .Q(Q[158]),
        .R(1'b0));
  FDRE \thermo_s_reg[159] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[159]),
        .Q(Q[159]),
        .R(1'b0));
  FDRE \thermo_s_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \thermo_s_reg[160] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[160]),
        .Q(Q[160]),
        .R(1'b0));
  FDRE \thermo_s_reg[161] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[161]),
        .Q(Q[161]),
        .R(1'b0));
  FDRE \thermo_s_reg[162] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[162]),
        .Q(Q[162]),
        .R(1'b0));
  FDRE \thermo_s_reg[163] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[163]),
        .Q(Q[163]),
        .R(1'b0));
  FDRE \thermo_s_reg[164] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[164]),
        .Q(Q[164]),
        .R(1'b0));
  FDRE \thermo_s_reg[165] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[165]),
        .Q(Q[165]),
        .R(1'b0));
  FDRE \thermo_s_reg[166] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[166]),
        .Q(Q[166]),
        .R(1'b0));
  FDRE \thermo_s_reg[167] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[167]),
        .Q(Q[167]),
        .R(1'b0));
  FDRE \thermo_s_reg[168] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[168]),
        .Q(Q[168]),
        .R(1'b0));
  FDRE \thermo_s_reg[169] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[169]),
        .Q(Q[169]),
        .R(1'b0));
  FDRE \thermo_s_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \thermo_s_reg[170] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[170]),
        .Q(Q[170]),
        .R(1'b0));
  FDRE \thermo_s_reg[171] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[171]),
        .Q(Q[171]),
        .R(1'b0));
  FDRE \thermo_s_reg[172] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[172]),
        .Q(Q[172]),
        .R(1'b0));
  FDRE \thermo_s_reg[173] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[173]),
        .Q(Q[173]),
        .R(1'b0));
  FDRE \thermo_s_reg[174] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[174]),
        .Q(Q[174]),
        .R(1'b0));
  FDRE \thermo_s_reg[175] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[175]),
        .Q(Q[175]),
        .R(1'b0));
  FDRE \thermo_s_reg[176] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[176]),
        .Q(Q[176]),
        .R(1'b0));
  FDRE \thermo_s_reg[177] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[177]),
        .Q(Q[177]),
        .R(1'b0));
  FDRE \thermo_s_reg[178] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[178]),
        .Q(Q[178]),
        .R(1'b0));
  FDRE \thermo_s_reg[179] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[179]),
        .Q(Q[179]),
        .R(1'b0));
  FDRE \thermo_s_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \thermo_s_reg[180] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[180]),
        .Q(Q[180]),
        .R(1'b0));
  FDRE \thermo_s_reg[181] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[181]),
        .Q(Q[181]),
        .R(1'b0));
  FDRE \thermo_s_reg[182] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[182]),
        .Q(Q[182]),
        .R(1'b0));
  FDRE \thermo_s_reg[183] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[183]),
        .Q(Q[183]),
        .R(1'b0));
  FDRE \thermo_s_reg[184] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[184]),
        .Q(Q[184]),
        .R(1'b0));
  FDRE \thermo_s_reg[185] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[185]),
        .Q(Q[185]),
        .R(1'b0));
  FDRE \thermo_s_reg[186] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[186]),
        .Q(Q[186]),
        .R(1'b0));
  FDRE \thermo_s_reg[187] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[187]),
        .Q(Q[187]),
        .R(1'b0));
  FDRE \thermo_s_reg[188] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[188]),
        .Q(Q[188]),
        .R(1'b0));
  FDRE \thermo_s_reg[189] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[189]),
        .Q(Q[189]),
        .R(1'b0));
  FDRE \thermo_s_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \thermo_s_reg[190] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[190]),
        .Q(Q[190]),
        .R(1'b0));
  FDRE \thermo_s_reg[191] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[191]),
        .Q(Q[191]),
        .R(1'b0));
  FDRE \thermo_s_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \thermo_s_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \thermo_s_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \thermo_s_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \thermo_s_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \thermo_s_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \thermo_s_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \thermo_s_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[25]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \thermo_s_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[26]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \thermo_s_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[27]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \thermo_s_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[28]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \thermo_s_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[29]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \thermo_s_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \thermo_s_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[30]),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \thermo_s_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[31]),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \thermo_s_reg[32] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[32]),
        .Q(Q[32]),
        .R(1'b0));
  FDRE \thermo_s_reg[33] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[33]),
        .Q(Q[33]),
        .R(1'b0));
  FDRE \thermo_s_reg[34] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[34]),
        .Q(Q[34]),
        .R(1'b0));
  FDRE \thermo_s_reg[35] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[35]),
        .Q(Q[35]),
        .R(1'b0));
  FDRE \thermo_s_reg[36] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[36]),
        .Q(Q[36]),
        .R(1'b0));
  FDRE \thermo_s_reg[37] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[37]),
        .Q(Q[37]),
        .R(1'b0));
  FDRE \thermo_s_reg[38] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[38]),
        .Q(Q[38]),
        .R(1'b0));
  FDRE \thermo_s_reg[39] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[39]),
        .Q(Q[39]),
        .R(1'b0));
  FDRE \thermo_s_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \thermo_s_reg[40] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[40]),
        .Q(Q[40]),
        .R(1'b0));
  FDRE \thermo_s_reg[41] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[41]),
        .Q(Q[41]),
        .R(1'b0));
  FDRE \thermo_s_reg[42] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[42]),
        .Q(Q[42]),
        .R(1'b0));
  FDRE \thermo_s_reg[43] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[43]),
        .Q(Q[43]),
        .R(1'b0));
  FDRE \thermo_s_reg[44] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[44]),
        .Q(Q[44]),
        .R(1'b0));
  FDRE \thermo_s_reg[45] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[45]),
        .Q(Q[45]),
        .R(1'b0));
  FDRE \thermo_s_reg[46] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[46]),
        .Q(Q[46]),
        .R(1'b0));
  FDRE \thermo_s_reg[47] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[47]),
        .Q(Q[47]),
        .R(1'b0));
  FDRE \thermo_s_reg[48] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[48]),
        .Q(Q[48]),
        .R(1'b0));
  FDRE \thermo_s_reg[49] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[49]),
        .Q(Q[49]),
        .R(1'b0));
  FDRE \thermo_s_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \thermo_s_reg[50] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[50]),
        .Q(Q[50]),
        .R(1'b0));
  FDRE \thermo_s_reg[51] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[51]),
        .Q(Q[51]),
        .R(1'b0));
  FDRE \thermo_s_reg[52] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[52]),
        .Q(Q[52]),
        .R(1'b0));
  FDRE \thermo_s_reg[53] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[53]),
        .Q(Q[53]),
        .R(1'b0));
  FDRE \thermo_s_reg[54] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[54]),
        .Q(Q[54]),
        .R(1'b0));
  FDRE \thermo_s_reg[55] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[55]),
        .Q(Q[55]),
        .R(1'b0));
  FDRE \thermo_s_reg[56] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[56]),
        .Q(Q[56]),
        .R(1'b0));
  FDRE \thermo_s_reg[57] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[57]),
        .Q(Q[57]),
        .R(1'b0));
  FDRE \thermo_s_reg[58] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[58]),
        .Q(Q[58]),
        .R(1'b0));
  FDRE \thermo_s_reg[59] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[59]),
        .Q(Q[59]),
        .R(1'b0));
  FDRE \thermo_s_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \thermo_s_reg[60] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[60]),
        .Q(Q[60]),
        .R(1'b0));
  FDRE \thermo_s_reg[61] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[61]),
        .Q(Q[61]),
        .R(1'b0));
  FDRE \thermo_s_reg[62] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[62]),
        .Q(Q[62]),
        .R(1'b0));
  FDRE \thermo_s_reg[63] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[63]),
        .Q(Q[63]),
        .R(1'b0));
  FDRE \thermo_s_reg[64] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[64]),
        .Q(Q[64]),
        .R(1'b0));
  FDRE \thermo_s_reg[65] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[65]),
        .Q(Q[65]),
        .R(1'b0));
  FDRE \thermo_s_reg[66] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[66]),
        .Q(Q[66]),
        .R(1'b0));
  FDRE \thermo_s_reg[67] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[67]),
        .Q(Q[67]),
        .R(1'b0));
  FDRE \thermo_s_reg[68] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[68]),
        .Q(Q[68]),
        .R(1'b0));
  FDRE \thermo_s_reg[69] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[69]),
        .Q(Q[69]),
        .R(1'b0));
  FDRE \thermo_s_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \thermo_s_reg[70] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[70]),
        .Q(Q[70]),
        .R(1'b0));
  FDRE \thermo_s_reg[71] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[71]),
        .Q(Q[71]),
        .R(1'b0));
  FDRE \thermo_s_reg[72] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[72]),
        .Q(Q[72]),
        .R(1'b0));
  FDRE \thermo_s_reg[73] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[73]),
        .Q(Q[73]),
        .R(1'b0));
  FDRE \thermo_s_reg[74] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[74]),
        .Q(Q[74]),
        .R(1'b0));
  FDRE \thermo_s_reg[75] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[75]),
        .Q(Q[75]),
        .R(1'b0));
  FDRE \thermo_s_reg[76] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[76]),
        .Q(Q[76]),
        .R(1'b0));
  FDRE \thermo_s_reg[77] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[77]),
        .Q(Q[77]),
        .R(1'b0));
  FDRE \thermo_s_reg[78] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[78]),
        .Q(Q[78]),
        .R(1'b0));
  FDRE \thermo_s_reg[79] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[79]),
        .Q(Q[79]),
        .R(1'b0));
  FDRE \thermo_s_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \thermo_s_reg[80] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[80]),
        .Q(Q[80]),
        .R(1'b0));
  FDRE \thermo_s_reg[81] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[81]),
        .Q(Q[81]),
        .R(1'b0));
  FDRE \thermo_s_reg[82] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[82]),
        .Q(Q[82]),
        .R(1'b0));
  FDRE \thermo_s_reg[83] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[83]),
        .Q(Q[83]),
        .R(1'b0));
  FDRE \thermo_s_reg[84] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[84]),
        .Q(Q[84]),
        .R(1'b0));
  FDRE \thermo_s_reg[85] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[85]),
        .Q(Q[85]),
        .R(1'b0));
  FDRE \thermo_s_reg[86] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[86]),
        .Q(Q[86]),
        .R(1'b0));
  FDRE \thermo_s_reg[87] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[87]),
        .Q(Q[87]),
        .R(1'b0));
  FDRE \thermo_s_reg[88] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[88]),
        .Q(Q[88]),
        .R(1'b0));
  FDRE \thermo_s_reg[89] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[89]),
        .Q(Q[89]),
        .R(1'b0));
  FDRE \thermo_s_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \thermo_s_reg[90] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[90]),
        .Q(Q[90]),
        .R(1'b0));
  FDRE \thermo_s_reg[91] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[91]),
        .Q(Q[91]),
        .R(1'b0));
  FDRE \thermo_s_reg[92] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[92]),
        .Q(Q[92]),
        .R(1'b0));
  FDRE \thermo_s_reg[93] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[93]),
        .Q(Q[93]),
        .R(1'b0));
  FDRE \thermo_s_reg[94] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[94]),
        .Q(Q[94]),
        .R(1'b0));
  FDRE \thermo_s_reg[95] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[95]),
        .Q(Q[95]),
        .R(1'b0));
  FDRE \thermo_s_reg[96] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[96]),
        .Q(Q[96]),
        .R(1'b0));
  FDRE \thermo_s_reg[97] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[97]),
        .Q(Q[97]),
        .R(1'b0));
  FDRE \thermo_s_reg[98] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[98]),
        .Q(Q[98]),
        .R(1'b0));
  FDRE \thermo_s_reg[99] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[99]),
        .Q(Q[99]),
        .R(1'b0));
  FDRE \thermo_s_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(metaThermo[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "encoder" *) 
module system_AXITDC_0_0_encoder
   (validOut,
    \ones_reg[7]_0 ,
    validIn,
    clk,
    Q);
  output validOut;
  output [7:0]\ones_reg[7]_0 ;
  input validIn;
  input clk;
  input [191:0]Q;

  wire Adder_tree_n_0;
  wire [95:0]LUTout;
  wire [191:0]Q;
  wire clk;
  wire [7:0]\ones_reg[7]_0 ;
  wire [7:0]sum;
  wire validIn;
  wire validOut;

  system_AXITDC_0_0_adderTreeLegacy Adder_tree
       (.D(LUTout),
        .clk(clk),
        .clk_0(Adder_tree_n_0),
        .sum(sum),
        .validIn(validIn));
  (* box_type = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \LUTs[0].LUT6_inst0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(LUTout[0]));
  (* box_type = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h8117177E177E7EE8)) 
    \LUTs[0].LUT6_inst1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(LUTout[1]));
  (* box_type = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hFEE8E880E8808000)) 
    \LUTs[0].LUT6_inst2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(LUTout[2]));
  (* box_type = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \LUTs[10].LUT6_inst0 
       (.I0(Q[60]),
        .I1(Q[61]),
        .I2(Q[62]),
        .I3(Q[63]),
        .I4(Q[64]),
        .I5(Q[65]),
        .O(LUTout[30]));
  (* box_type = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h8117177E177E7EE8)) 
    \LUTs[10].LUT6_inst1 
       (.I0(Q[60]),
        .I1(Q[61]),
        .I2(Q[62]),
        .I3(Q[63]),
        .I4(Q[64]),
        .I5(Q[65]),
        .O(LUTout[31]));
  (* box_type = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hFEE8E880E8808000)) 
    \LUTs[10].LUT6_inst2 
       (.I0(Q[60]),
        .I1(Q[61]),
        .I2(Q[62]),
        .I3(Q[63]),
        .I4(Q[64]),
        .I5(Q[65]),
        .O(LUTout[32]));
  (* box_type = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \LUTs[11].LUT6_inst0 
       (.I0(Q[66]),
        .I1(Q[67]),
        .I2(Q[68]),
        .I3(Q[69]),
        .I4(Q[70]),
        .I5(Q[71]),
        .O(LUTout[33]));
  (* box_type = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h8117177E177E7EE8)) 
    \LUTs[11].LUT6_inst1 
       (.I0(Q[66]),
        .I1(Q[67]),
        .I2(Q[68]),
        .I3(Q[69]),
        .I4(Q[70]),
        .I5(Q[71]),
        .O(LUTout[34]));
  (* box_type = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hFEE8E880E8808000)) 
    \LUTs[11].LUT6_inst2 
       (.I0(Q[66]),
        .I1(Q[67]),
        .I2(Q[68]),
        .I3(Q[69]),
        .I4(Q[70]),
        .I5(Q[71]),
        .O(LUTout[35]));
  (* box_type = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \LUTs[12].LUT6_inst0 
       (.I0(Q[72]),
        .I1(Q[73]),
        .I2(Q[74]),
        .I3(Q[75]),
        .I4(Q[76]),
        .I5(Q[77]),
        .O(LUTout[36]));
  (* box_type = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h8117177E177E7EE8)) 
    \LUTs[12].LUT6_inst1 
       (.I0(Q[72]),
        .I1(Q[73]),
        .I2(Q[74]),
        .I3(Q[75]),
        .I4(Q[76]),
        .I5(Q[77]),
        .O(LUTout[37]));
  (* box_type = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hFEE8E880E8808000)) 
    \LUTs[12].LUT6_inst2 
       (.I0(Q[72]),
        .I1(Q[73]),
        .I2(Q[74]),
        .I3(Q[75]),
        .I4(Q[76]),
        .I5(Q[77]),
        .O(LUTout[38]));
  (* box_type = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \LUTs[13].LUT6_inst0 
       (.I0(Q[78]),
        .I1(Q[79]),
        .I2(Q[80]),
        .I3(Q[81]),
        .I4(Q[82]),
        .I5(Q[83]),
        .O(LUTout[39]));
  (* box_type = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h8117177E177E7EE8)) 
    \LUTs[13].LUT6_inst1 
       (.I0(Q[78]),
        .I1(Q[79]),
        .I2(Q[80]),
        .I3(Q[81]),
        .I4(Q[82]),
        .I5(Q[83]),
        .O(LUTout[40]));
  (* box_type = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hFEE8E880E8808000)) 
    \LUTs[13].LUT6_inst2 
       (.I0(Q[78]),
        .I1(Q[79]),
        .I2(Q[80]),
        .I3(Q[81]),
        .I4(Q[82]),
        .I5(Q[83]),
        .O(LUTout[41]));
  (* box_type = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \LUTs[14].LUT6_inst0 
       (.I0(Q[84]),
        .I1(Q[85]),
        .I2(Q[86]),
        .I3(Q[87]),
        .I4(Q[88]),
        .I5(Q[89]),
        .O(LUTout[42]));
  (* box_type = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h8117177E177E7EE8)) 
    \LUTs[14].LUT6_inst1 
       (.I0(Q[84]),
        .I1(Q[85]),
        .I2(Q[86]),
        .I3(Q[87]),
        .I4(Q[88]),
        .I5(Q[89]),
        .O(LUTout[43]));
  (* box_type = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hFEE8E880E8808000)) 
    \LUTs[14].LUT6_inst2 
       (.I0(Q[84]),
        .I1(Q[85]),
        .I2(Q[86]),
        .I3(Q[87]),
        .I4(Q[88]),
        .I5(Q[89]),
        .O(LUTout[44]));
  (* box_type = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \LUTs[15].LUT6_inst0 
       (.I0(Q[90]),
        .I1(Q[91]),
        .I2(Q[92]),
        .I3(Q[93]),
        .I4(Q[94]),
        .I5(Q[95]),
        .O(LUTout[45]));
  (* box_type = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h8117177E177E7EE8)) 
    \LUTs[15].LUT6_inst1 
       (.I0(Q[90]),
        .I1(Q[91]),
        .I2(Q[92]),
        .I3(Q[93]),
        .I4(Q[94]),
        .I5(Q[95]),
        .O(LUTout[46]));
  (* box_type = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hFEE8E880E8808000)) 
    \LUTs[15].LUT6_inst2 
       (.I0(Q[90]),
        .I1(Q[91]),
        .I2(Q[92]),
        .I3(Q[93]),
        .I4(Q[94]),
        .I5(Q[95]),
        .O(LUTout[47]));
  (* box_type = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \LUTs[16].LUT6_inst0 
       (.I0(Q[96]),
        .I1(Q[97]),
        .I2(Q[98]),
        .I3(Q[99]),
        .I4(Q[100]),
        .I5(Q[101]),
        .O(LUTout[48]));
  (* box_type = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h8117177E177E7EE8)) 
    \LUTs[16].LUT6_inst1 
       (.I0(Q[96]),
        .I1(Q[97]),
        .I2(Q[98]),
        .I3(Q[99]),
        .I4(Q[100]),
        .I5(Q[101]),
        .O(LUTout[49]));
  (* box_type = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hFEE8E880E8808000)) 
    \LUTs[16].LUT6_inst2 
       (.I0(Q[96]),
        .I1(Q[97]),
        .I2(Q[98]),
        .I3(Q[99]),
        .I4(Q[100]),
        .I5(Q[101]),
        .O(LUTout[50]));
  (* box_type = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \LUTs[17].LUT6_inst0 
       (.I0(Q[102]),
        .I1(Q[103]),
        .I2(Q[104]),
        .I3(Q[105]),
        .I4(Q[106]),
        .I5(Q[107]),
        .O(LUTout[51]));
  (* box_type = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h8117177E177E7EE8)) 
    \LUTs[17].LUT6_inst1 
       (.I0(Q[102]),
        .I1(Q[103]),
        .I2(Q[104]),
        .I3(Q[105]),
        .I4(Q[106]),
        .I5(Q[107]),
        .O(LUTout[52]));
  (* box_type = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hFEE8E880E8808000)) 
    \LUTs[17].LUT6_inst2 
       (.I0(Q[102]),
        .I1(Q[103]),
        .I2(Q[104]),
        .I3(Q[105]),
        .I4(Q[106]),
        .I5(Q[107]),
        .O(LUTout[53]));
  (* box_type = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \LUTs[18].LUT6_inst0 
       (.I0(Q[108]),
        .I1(Q[109]),
        .I2(Q[110]),
        .I3(Q[111]),
        .I4(Q[112]),
        .I5(Q[113]),
        .O(LUTout[54]));
  (* box_type = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h8117177E177E7EE8)) 
    \LUTs[18].LUT6_inst1 
       (.I0(Q[108]),
        .I1(Q[109]),
        .I2(Q[110]),
        .I3(Q[111]),
        .I4(Q[112]),
        .I5(Q[113]),
        .O(LUTout[55]));
  (* box_type = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hFEE8E880E8808000)) 
    \LUTs[18].LUT6_inst2 
       (.I0(Q[108]),
        .I1(Q[109]),
        .I2(Q[110]),
        .I3(Q[111]),
        .I4(Q[112]),
        .I5(Q[113]),
        .O(LUTout[56]));
  (* box_type = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \LUTs[19].LUT6_inst0 
       (.I0(Q[114]),
        .I1(Q[115]),
        .I2(Q[116]),
        .I3(Q[117]),
        .I4(Q[118]),
        .I5(Q[119]),
        .O(LUTout[57]));
  (* box_type = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h8117177E177E7EE8)) 
    \LUTs[19].LUT6_inst1 
       (.I0(Q[114]),
        .I1(Q[115]),
        .I2(Q[116]),
        .I3(Q[117]),
        .I4(Q[118]),
        .I5(Q[119]),
        .O(LUTout[58]));
  (* box_type = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hFEE8E880E8808000)) 
    \LUTs[19].LUT6_inst2 
       (.I0(Q[114]),
        .I1(Q[115]),
        .I2(Q[116]),
        .I3(Q[117]),
        .I4(Q[118]),
        .I5(Q[119]),
        .O(LUTout[59]));
  (* box_type = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \LUTs[1].LUT6_inst0 
       (.I0(Q[6]),
        .I1(Q[7]),
        .I2(Q[8]),
        .I3(Q[9]),
        .I4(Q[10]),
        .I5(Q[11]),
        .O(LUTout[3]));
  (* box_type = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h8117177E177E7EE8)) 
    \LUTs[1].LUT6_inst1 
       (.I0(Q[6]),
        .I1(Q[7]),
        .I2(Q[8]),
        .I3(Q[9]),
        .I4(Q[10]),
        .I5(Q[11]),
        .O(LUTout[4]));
  (* box_type = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hFEE8E880E8808000)) 
    \LUTs[1].LUT6_inst2 
       (.I0(Q[6]),
        .I1(Q[7]),
        .I2(Q[8]),
        .I3(Q[9]),
        .I4(Q[10]),
        .I5(Q[11]),
        .O(LUTout[5]));
  (* box_type = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \LUTs[20].LUT6_inst0 
       (.I0(Q[120]),
        .I1(Q[121]),
        .I2(Q[122]),
        .I3(Q[123]),
        .I4(Q[124]),
        .I5(Q[125]),
        .O(LUTout[60]));
  (* box_type = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h8117177E177E7EE8)) 
    \LUTs[20].LUT6_inst1 
       (.I0(Q[120]),
        .I1(Q[121]),
        .I2(Q[122]),
        .I3(Q[123]),
        .I4(Q[124]),
        .I5(Q[125]),
        .O(LUTout[61]));
  (* box_type = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hFEE8E880E8808000)) 
    \LUTs[20].LUT6_inst2 
       (.I0(Q[120]),
        .I1(Q[121]),
        .I2(Q[122]),
        .I3(Q[123]),
        .I4(Q[124]),
        .I5(Q[125]),
        .O(LUTout[62]));
  (* box_type = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \LUTs[21].LUT6_inst0 
       (.I0(Q[126]),
        .I1(Q[127]),
        .I2(Q[128]),
        .I3(Q[129]),
        .I4(Q[130]),
        .I5(Q[131]),
        .O(LUTout[63]));
  (* box_type = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h8117177E177E7EE8)) 
    \LUTs[21].LUT6_inst1 
       (.I0(Q[126]),
        .I1(Q[127]),
        .I2(Q[128]),
        .I3(Q[129]),
        .I4(Q[130]),
        .I5(Q[131]),
        .O(LUTout[64]));
  (* box_type = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hFEE8E880E8808000)) 
    \LUTs[21].LUT6_inst2 
       (.I0(Q[126]),
        .I1(Q[127]),
        .I2(Q[128]),
        .I3(Q[129]),
        .I4(Q[130]),
        .I5(Q[131]),
        .O(LUTout[65]));
  (* box_type = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \LUTs[22].LUT6_inst0 
       (.I0(Q[132]),
        .I1(Q[133]),
        .I2(Q[134]),
        .I3(Q[135]),
        .I4(Q[136]),
        .I5(Q[137]),
        .O(LUTout[66]));
  (* box_type = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h8117177E177E7EE8)) 
    \LUTs[22].LUT6_inst1 
       (.I0(Q[132]),
        .I1(Q[133]),
        .I2(Q[134]),
        .I3(Q[135]),
        .I4(Q[136]),
        .I5(Q[137]),
        .O(LUTout[67]));
  (* box_type = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hFEE8E880E8808000)) 
    \LUTs[22].LUT6_inst2 
       (.I0(Q[132]),
        .I1(Q[133]),
        .I2(Q[134]),
        .I3(Q[135]),
        .I4(Q[136]),
        .I5(Q[137]),
        .O(LUTout[68]));
  (* box_type = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \LUTs[23].LUT6_inst0 
       (.I0(Q[138]),
        .I1(Q[139]),
        .I2(Q[140]),
        .I3(Q[141]),
        .I4(Q[142]),
        .I5(Q[143]),
        .O(LUTout[69]));
  (* box_type = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h8117177E177E7EE8)) 
    \LUTs[23].LUT6_inst1 
       (.I0(Q[138]),
        .I1(Q[139]),
        .I2(Q[140]),
        .I3(Q[141]),
        .I4(Q[142]),
        .I5(Q[143]),
        .O(LUTout[70]));
  (* box_type = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hFEE8E880E8808000)) 
    \LUTs[23].LUT6_inst2 
       (.I0(Q[138]),
        .I1(Q[139]),
        .I2(Q[140]),
        .I3(Q[141]),
        .I4(Q[142]),
        .I5(Q[143]),
        .O(LUTout[71]));
  (* box_type = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \LUTs[24].LUT6_inst0 
       (.I0(Q[144]),
        .I1(Q[145]),
        .I2(Q[146]),
        .I3(Q[147]),
        .I4(Q[148]),
        .I5(Q[149]),
        .O(LUTout[72]));
  (* box_type = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h8117177E177E7EE8)) 
    \LUTs[24].LUT6_inst1 
       (.I0(Q[144]),
        .I1(Q[145]),
        .I2(Q[146]),
        .I3(Q[147]),
        .I4(Q[148]),
        .I5(Q[149]),
        .O(LUTout[73]));
  (* box_type = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hFEE8E880E8808000)) 
    \LUTs[24].LUT6_inst2 
       (.I0(Q[144]),
        .I1(Q[145]),
        .I2(Q[146]),
        .I3(Q[147]),
        .I4(Q[148]),
        .I5(Q[149]),
        .O(LUTout[74]));
  (* box_type = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \LUTs[25].LUT6_inst0 
       (.I0(Q[150]),
        .I1(Q[151]),
        .I2(Q[152]),
        .I3(Q[153]),
        .I4(Q[154]),
        .I5(Q[155]),
        .O(LUTout[75]));
  (* box_type = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h8117177E177E7EE8)) 
    \LUTs[25].LUT6_inst1 
       (.I0(Q[150]),
        .I1(Q[151]),
        .I2(Q[152]),
        .I3(Q[153]),
        .I4(Q[154]),
        .I5(Q[155]),
        .O(LUTout[76]));
  (* box_type = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hFEE8E880E8808000)) 
    \LUTs[25].LUT6_inst2 
       (.I0(Q[150]),
        .I1(Q[151]),
        .I2(Q[152]),
        .I3(Q[153]),
        .I4(Q[154]),
        .I5(Q[155]),
        .O(LUTout[77]));
  (* box_type = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \LUTs[26].LUT6_inst0 
       (.I0(Q[156]),
        .I1(Q[157]),
        .I2(Q[158]),
        .I3(Q[159]),
        .I4(Q[160]),
        .I5(Q[161]),
        .O(LUTout[78]));
  (* box_type = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h8117177E177E7EE8)) 
    \LUTs[26].LUT6_inst1 
       (.I0(Q[156]),
        .I1(Q[157]),
        .I2(Q[158]),
        .I3(Q[159]),
        .I4(Q[160]),
        .I5(Q[161]),
        .O(LUTout[79]));
  (* box_type = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hFEE8E880E8808000)) 
    \LUTs[26].LUT6_inst2 
       (.I0(Q[156]),
        .I1(Q[157]),
        .I2(Q[158]),
        .I3(Q[159]),
        .I4(Q[160]),
        .I5(Q[161]),
        .O(LUTout[80]));
  (* box_type = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \LUTs[27].LUT6_inst0 
       (.I0(Q[162]),
        .I1(Q[163]),
        .I2(Q[164]),
        .I3(Q[165]),
        .I4(Q[166]),
        .I5(Q[167]),
        .O(LUTout[81]));
  (* box_type = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h8117177E177E7EE8)) 
    \LUTs[27].LUT6_inst1 
       (.I0(Q[162]),
        .I1(Q[163]),
        .I2(Q[164]),
        .I3(Q[165]),
        .I4(Q[166]),
        .I5(Q[167]),
        .O(LUTout[82]));
  (* box_type = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hFEE8E880E8808000)) 
    \LUTs[27].LUT6_inst2 
       (.I0(Q[162]),
        .I1(Q[163]),
        .I2(Q[164]),
        .I3(Q[165]),
        .I4(Q[166]),
        .I5(Q[167]),
        .O(LUTout[83]));
  (* box_type = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \LUTs[28].LUT6_inst0 
       (.I0(Q[168]),
        .I1(Q[169]),
        .I2(Q[170]),
        .I3(Q[171]),
        .I4(Q[172]),
        .I5(Q[173]),
        .O(LUTout[84]));
  (* box_type = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h8117177E177E7EE8)) 
    \LUTs[28].LUT6_inst1 
       (.I0(Q[168]),
        .I1(Q[169]),
        .I2(Q[170]),
        .I3(Q[171]),
        .I4(Q[172]),
        .I5(Q[173]),
        .O(LUTout[85]));
  (* box_type = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hFEE8E880E8808000)) 
    \LUTs[28].LUT6_inst2 
       (.I0(Q[168]),
        .I1(Q[169]),
        .I2(Q[170]),
        .I3(Q[171]),
        .I4(Q[172]),
        .I5(Q[173]),
        .O(LUTout[86]));
  (* box_type = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \LUTs[29].LUT6_inst0 
       (.I0(Q[174]),
        .I1(Q[175]),
        .I2(Q[176]),
        .I3(Q[177]),
        .I4(Q[178]),
        .I5(Q[179]),
        .O(LUTout[87]));
  (* box_type = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h8117177E177E7EE8)) 
    \LUTs[29].LUT6_inst1 
       (.I0(Q[174]),
        .I1(Q[175]),
        .I2(Q[176]),
        .I3(Q[177]),
        .I4(Q[178]),
        .I5(Q[179]),
        .O(LUTout[88]));
  (* box_type = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hFEE8E880E8808000)) 
    \LUTs[29].LUT6_inst2 
       (.I0(Q[174]),
        .I1(Q[175]),
        .I2(Q[176]),
        .I3(Q[177]),
        .I4(Q[178]),
        .I5(Q[179]),
        .O(LUTout[89]));
  (* box_type = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \LUTs[2].LUT6_inst0 
       (.I0(Q[12]),
        .I1(Q[13]),
        .I2(Q[14]),
        .I3(Q[15]),
        .I4(Q[16]),
        .I5(Q[17]),
        .O(LUTout[6]));
  (* box_type = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h8117177E177E7EE8)) 
    \LUTs[2].LUT6_inst1 
       (.I0(Q[12]),
        .I1(Q[13]),
        .I2(Q[14]),
        .I3(Q[15]),
        .I4(Q[16]),
        .I5(Q[17]),
        .O(LUTout[7]));
  (* box_type = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hFEE8E880E8808000)) 
    \LUTs[2].LUT6_inst2 
       (.I0(Q[12]),
        .I1(Q[13]),
        .I2(Q[14]),
        .I3(Q[15]),
        .I4(Q[16]),
        .I5(Q[17]),
        .O(LUTout[8]));
  (* box_type = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \LUTs[30].LUT6_inst0 
       (.I0(Q[180]),
        .I1(Q[181]),
        .I2(Q[182]),
        .I3(Q[183]),
        .I4(Q[184]),
        .I5(Q[185]),
        .O(LUTout[90]));
  (* box_type = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h8117177E177E7EE8)) 
    \LUTs[30].LUT6_inst1 
       (.I0(Q[180]),
        .I1(Q[181]),
        .I2(Q[182]),
        .I3(Q[183]),
        .I4(Q[184]),
        .I5(Q[185]),
        .O(LUTout[91]));
  (* box_type = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hFEE8E880E8808000)) 
    \LUTs[30].LUT6_inst2 
       (.I0(Q[180]),
        .I1(Q[181]),
        .I2(Q[182]),
        .I3(Q[183]),
        .I4(Q[184]),
        .I5(Q[185]),
        .O(LUTout[92]));
  (* box_type = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \LUTs[31].LUT6_inst0 
       (.I0(Q[186]),
        .I1(Q[187]),
        .I2(Q[188]),
        .I3(Q[189]),
        .I4(Q[190]),
        .I5(Q[191]),
        .O(LUTout[93]));
  (* box_type = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h8117177E177E7EE8)) 
    \LUTs[31].LUT6_inst1 
       (.I0(Q[186]),
        .I1(Q[187]),
        .I2(Q[188]),
        .I3(Q[189]),
        .I4(Q[190]),
        .I5(Q[191]),
        .O(LUTout[94]));
  (* box_type = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hFEE8E880E8808000)) 
    \LUTs[31].LUT6_inst2 
       (.I0(Q[186]),
        .I1(Q[187]),
        .I2(Q[188]),
        .I3(Q[189]),
        .I4(Q[190]),
        .I5(Q[191]),
        .O(LUTout[95]));
  (* box_type = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \LUTs[3].LUT6_inst0 
       (.I0(Q[18]),
        .I1(Q[19]),
        .I2(Q[20]),
        .I3(Q[21]),
        .I4(Q[22]),
        .I5(Q[23]),
        .O(LUTout[9]));
  (* box_type = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h8117177E177E7EE8)) 
    \LUTs[3].LUT6_inst1 
       (.I0(Q[18]),
        .I1(Q[19]),
        .I2(Q[20]),
        .I3(Q[21]),
        .I4(Q[22]),
        .I5(Q[23]),
        .O(LUTout[10]));
  (* box_type = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hFEE8E880E8808000)) 
    \LUTs[3].LUT6_inst2 
       (.I0(Q[18]),
        .I1(Q[19]),
        .I2(Q[20]),
        .I3(Q[21]),
        .I4(Q[22]),
        .I5(Q[23]),
        .O(LUTout[11]));
  (* box_type = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \LUTs[4].LUT6_inst0 
       (.I0(Q[24]),
        .I1(Q[25]),
        .I2(Q[26]),
        .I3(Q[27]),
        .I4(Q[28]),
        .I5(Q[29]),
        .O(LUTout[12]));
  (* box_type = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h8117177E177E7EE8)) 
    \LUTs[4].LUT6_inst1 
       (.I0(Q[24]),
        .I1(Q[25]),
        .I2(Q[26]),
        .I3(Q[27]),
        .I4(Q[28]),
        .I5(Q[29]),
        .O(LUTout[13]));
  (* box_type = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hFEE8E880E8808000)) 
    \LUTs[4].LUT6_inst2 
       (.I0(Q[24]),
        .I1(Q[25]),
        .I2(Q[26]),
        .I3(Q[27]),
        .I4(Q[28]),
        .I5(Q[29]),
        .O(LUTout[14]));
  (* box_type = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \LUTs[5].LUT6_inst0 
       (.I0(Q[30]),
        .I1(Q[31]),
        .I2(Q[32]),
        .I3(Q[33]),
        .I4(Q[34]),
        .I5(Q[35]),
        .O(LUTout[15]));
  (* box_type = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h8117177E177E7EE8)) 
    \LUTs[5].LUT6_inst1 
       (.I0(Q[30]),
        .I1(Q[31]),
        .I2(Q[32]),
        .I3(Q[33]),
        .I4(Q[34]),
        .I5(Q[35]),
        .O(LUTout[16]));
  (* box_type = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hFEE8E880E8808000)) 
    \LUTs[5].LUT6_inst2 
       (.I0(Q[30]),
        .I1(Q[31]),
        .I2(Q[32]),
        .I3(Q[33]),
        .I4(Q[34]),
        .I5(Q[35]),
        .O(LUTout[17]));
  (* box_type = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \LUTs[6].LUT6_inst0 
       (.I0(Q[36]),
        .I1(Q[37]),
        .I2(Q[38]),
        .I3(Q[39]),
        .I4(Q[40]),
        .I5(Q[41]),
        .O(LUTout[18]));
  (* box_type = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h8117177E177E7EE8)) 
    \LUTs[6].LUT6_inst1 
       (.I0(Q[36]),
        .I1(Q[37]),
        .I2(Q[38]),
        .I3(Q[39]),
        .I4(Q[40]),
        .I5(Q[41]),
        .O(LUTout[19]));
  (* box_type = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hFEE8E880E8808000)) 
    \LUTs[6].LUT6_inst2 
       (.I0(Q[36]),
        .I1(Q[37]),
        .I2(Q[38]),
        .I3(Q[39]),
        .I4(Q[40]),
        .I5(Q[41]),
        .O(LUTout[20]));
  (* box_type = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \LUTs[7].LUT6_inst0 
       (.I0(Q[42]),
        .I1(Q[43]),
        .I2(Q[44]),
        .I3(Q[45]),
        .I4(Q[46]),
        .I5(Q[47]),
        .O(LUTout[21]));
  (* box_type = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h8117177E177E7EE8)) 
    \LUTs[7].LUT6_inst1 
       (.I0(Q[42]),
        .I1(Q[43]),
        .I2(Q[44]),
        .I3(Q[45]),
        .I4(Q[46]),
        .I5(Q[47]),
        .O(LUTout[22]));
  (* box_type = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hFEE8E880E8808000)) 
    \LUTs[7].LUT6_inst2 
       (.I0(Q[42]),
        .I1(Q[43]),
        .I2(Q[44]),
        .I3(Q[45]),
        .I4(Q[46]),
        .I5(Q[47]),
        .O(LUTout[23]));
  (* box_type = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \LUTs[8].LUT6_inst0 
       (.I0(Q[48]),
        .I1(Q[49]),
        .I2(Q[50]),
        .I3(Q[51]),
        .I4(Q[52]),
        .I5(Q[53]),
        .O(LUTout[24]));
  (* box_type = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h8117177E177E7EE8)) 
    \LUTs[8].LUT6_inst1 
       (.I0(Q[48]),
        .I1(Q[49]),
        .I2(Q[50]),
        .I3(Q[51]),
        .I4(Q[52]),
        .I5(Q[53]),
        .O(LUTout[25]));
  (* box_type = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hFEE8E880E8808000)) 
    \LUTs[8].LUT6_inst2 
       (.I0(Q[48]),
        .I1(Q[49]),
        .I2(Q[50]),
        .I3(Q[51]),
        .I4(Q[52]),
        .I5(Q[53]),
        .O(LUTout[26]));
  (* box_type = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \LUTs[9].LUT6_inst0 
       (.I0(Q[54]),
        .I1(Q[55]),
        .I2(Q[56]),
        .I3(Q[57]),
        .I4(Q[58]),
        .I5(Q[59]),
        .O(LUTout[27]));
  (* box_type = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h8117177E177E7EE8)) 
    \LUTs[9].LUT6_inst1 
       (.I0(Q[54]),
        .I1(Q[55]),
        .I2(Q[56]),
        .I3(Q[57]),
        .I4(Q[58]),
        .I5(Q[59]),
        .O(LUTout[28]));
  (* box_type = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hFEE8E880E8808000)) 
    \LUTs[9].LUT6_inst2 
       (.I0(Q[54]),
        .I1(Q[55]),
        .I2(Q[56]),
        .I3(Q[57]),
        .I4(Q[58]),
        .I5(Q[59]),
        .O(LUTout[29]));
  FDRE \ones_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(sum[0]),
        .Q(\ones_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \ones_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(sum[1]),
        .Q(\ones_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \ones_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(sum[2]),
        .Q(\ones_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \ones_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(sum[3]),
        .Q(\ones_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \ones_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(sum[4]),
        .Q(\ones_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \ones_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(sum[5]),
        .Q(\ones_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \ones_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(sum[6]),
        .Q(\ones_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \ones_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(sum[7]),
        .Q(\ones_reg[7]_0 [7]),
        .R(1'b0));
  FDRE validOut_reg
       (.C(clk),
        .CE(1'b1),
        .D(Adder_tree_n_0),
        .Q(validOut),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "full_axi" *) 
module system_AXITDC_0_0_full_axi
   (axi_bvalid_int_reg,
    \GEN_NO_RD_CMD_OPT.axi_rvalid_int_reg ,
    \GEN_NO_RD_CMD_OPT.axi_rlast_int_reg ,
    Q,
    s_axi_aresetn_0,
    s_axi_awready,
    s_axi_arready,
    s_axi_bid,
    bram_wrdata_a,
    s_axi_rid,
    s_axi_rdata,
    bram_we_a,
    bram_en_a,
    s_axi_wready,
    s_axi_aresetn,
    s_axi_wlast,
    s_axi_wvalid,
    s_axi_bready,
    s_axi_rready,
    s_axi_arburst,
    s_axi_awvalid,
    s_axi_arvalid,
    s_axi_aclk,
    s_axi_awid,
    s_axi_wstrb,
    s_axi_wdata,
    s_axi_arid,
    bram_rddata_a,
    s_axi_araddr,
    s_axi_awaddr,
    s_axi_arlen,
    s_axi_awlen,
    s_axi_awburst);
  output axi_bvalid_int_reg;
  output \GEN_NO_RD_CMD_OPT.axi_rvalid_int_reg ;
  output \GEN_NO_RD_CMD_OPT.axi_rlast_int_reg ;
  output [11:0]Q;
  output s_axi_aresetn_0;
  output s_axi_awready;
  output s_axi_arready;
  output [11:0]s_axi_bid;
  output [31:0]bram_wrdata_a;
  output [11:0]s_axi_rid;
  output [31:0]s_axi_rdata;
  output [3:0]bram_we_a;
  output bram_en_a;
  output s_axi_wready;
  input s_axi_aresetn;
  input s_axi_wlast;
  input s_axi_wvalid;
  input s_axi_bready;
  input s_axi_rready;
  input [1:0]s_axi_arburst;
  input s_axi_awvalid;
  input s_axi_arvalid;
  input s_axi_aclk;
  input [11:0]s_axi_awid;
  input [3:0]s_axi_wstrb;
  input [31:0]s_axi_wdata;
  input [11:0]s_axi_arid;
  input [31:0]bram_rddata_a;
  input [11:0]s_axi_araddr;
  input [11:0]s_axi_awaddr;
  input [7:0]s_axi_arlen;
  input [3:0]s_axi_awlen;
  input [1:0]s_axi_awburst;

  wire \ADDR_SNG_PORT.bram_addr_int[10]_i_2_n_0 ;
  wire \ADDR_SNG_PORT.bram_addr_int[11]_i_3_n_0 ;
  wire \ADDR_SNG_PORT.bram_addr_int[4]_i_2_n_0 ;
  wire \ADDR_SNG_PORT.bram_addr_int[5]_i_2_n_0 ;
  wire \ADDR_SNG_PORT.bram_addr_int[7]_i_2_n_0 ;
  wire \ADDR_SNG_PORT.bram_addr_int[8]_i_2_n_0 ;
  wire \ADDR_SNG_PORT.bram_addr_int[9]_i_2_n_0 ;
  wire \ADDR_SNG_PORT.sng_bram_addr_ld_en ;
  wire AW2Arb_Active_Clr;
  wire Arb2AR_Active;
  wire Arb2AW_Active;
  wire BRAM_En_B_i;
  wire [3:0]BRAM_WE_A_i;
  wire \GEN_ARB.I_SNG_PORT_n_13 ;
  wire \GEN_ARB.I_SNG_PORT_n_8 ;
  wire \GEN_NO_RD_CMD_OPT.axi_rlast_int_reg ;
  wire \GEN_NO_RD_CMD_OPT.axi_rvalid_int_reg ;
  wire I_RD_CHNL_n_37;
  wire I_RD_CHNL_n_38;
  wire I_RD_CHNL_n_39;
  wire I_RD_CHNL_n_40;
  wire I_RD_CHNL_n_41;
  wire I_RD_CHNL_n_42;
  wire I_RD_CHNL_n_43;
  wire I_RD_CHNL_n_44;
  wire I_RD_CHNL_n_45;
  wire I_RD_CHNL_n_46;
  wire I_RD_CHNL_n_47;
  wire I_RD_CHNL_n_48;
  wire I_RD_CHNL_n_50;
  wire I_RD_CHNL_n_51;
  wire I_WR_CHNL_n_36;
  wire I_WR_CHNL_n_37;
  wire I_WR_CHNL_n_39;
  wire I_WR_CHNL_n_40;
  wire I_WR_CHNL_n_41;
  wire I_WR_CHNL_n_53;
  wire I_WR_CHNL_n_54;
  wire I_WR_CHNL_n_55;
  wire [11:0]Q;
  wire ar_active_d1;
  wire ar_active_re;
  wire [1:0]arb_sm_cs;
  wire aw_active_d1;
  wire aw_active_re;
  wire axi_bvalid_int_reg;
  wire bram_en_a;
  wire [31:0]bram_rddata_a;
  wire [3:0]bram_we_a;
  wire [31:0]bram_wrdata_a;
  wire curr_fixed_burst_reg;
  wire [10:0]p_1_in;
  wire s_axi_aclk;
  wire [11:0]s_axi_araddr;
  wire [1:0]s_axi_arburst;
  wire s_axi_aresetn;
  wire s_axi_aresetn_0;
  wire [11:0]s_axi_arid;
  wire [7:0]s_axi_arlen;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire [11:0]s_axi_awaddr;
  wire [1:0]s_axi_awburst;
  wire [11:0]s_axi_awid;
  wire [3:0]s_axi_awlen;
  wire s_axi_awready;
  wire s_axi_awvalid;
  wire [11:0]s_axi_bid;
  wire s_axi_bready;
  wire [31:0]s_axi_rdata;
  wire [11:0]s_axi_rid;
  wire s_axi_rready;
  wire [31:0]s_axi_wdata;
  wire s_axi_wlast;
  wire s_axi_wready;
  wire [3:0]s_axi_wstrb;
  wire s_axi_wvalid;

  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT5 #(
    .INIT(32'h08000000)) 
    \ADDR_SNG_PORT.bram_addr_int[10]_i_2 
       (.I0(Q[7]),
        .I1(Q[4]),
        .I2(I_WR_CHNL_n_40),
        .I3(Q[5]),
        .I4(Q[6]),
        .O(\ADDR_SNG_PORT.bram_addr_int[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \ADDR_SNG_PORT.bram_addr_int[11]_i_3 
       (.I0(Q[8]),
        .I1(Q[6]),
        .I2(Q[5]),
        .I3(I_WR_CHNL_n_40),
        .I4(Q[4]),
        .I5(Q[7]),
        .O(\ADDR_SNG_PORT.bram_addr_int[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \ADDR_SNG_PORT.bram_addr_int[4]_i_2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\ADDR_SNG_PORT.bram_addr_int[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \ADDR_SNG_PORT.bram_addr_int[5]_i_2 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(\ADDR_SNG_PORT.bram_addr_int[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \ADDR_SNG_PORT.bram_addr_int[7]_i_2 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[4]),
        .O(\ADDR_SNG_PORT.bram_addr_int[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \ADDR_SNG_PORT.bram_addr_int[8]_i_2 
       (.I0(Q[4]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(Q[5]),
        .O(\ADDR_SNG_PORT.bram_addr_int[8]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \ADDR_SNG_PORT.bram_addr_int[9]_i_2 
       (.I0(Q[6]),
        .I1(Q[5]),
        .I2(I_WR_CHNL_n_40),
        .I3(Q[4]),
        .O(\ADDR_SNG_PORT.bram_addr_int[9]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ADDR_SNG_PORT.bram_addr_int_reg[10] 
       (.C(s_axi_aclk),
        .CE(I_RD_CHNL_n_50),
        .D(I_RD_CHNL_n_40),
        .Q(Q[8]),
        .R(I_WR_CHNL_n_36));
  FDRE #(
    .INIT(1'b0)) 
    \ADDR_SNG_PORT.bram_addr_int_reg[11] 
       (.C(s_axi_aclk),
        .CE(I_RD_CHNL_n_50),
        .D(I_RD_CHNL_n_39),
        .Q(Q[9]),
        .R(I_WR_CHNL_n_36));
  FDRE #(
    .INIT(1'b0)) 
    \ADDR_SNG_PORT.bram_addr_int_reg[12] 
       (.C(s_axi_aclk),
        .CE(\ADDR_SNG_PORT.sng_bram_addr_ld_en ),
        .D(I_RD_CHNL_n_38),
        .Q(Q[10]),
        .R(I_WR_CHNL_n_36));
  FDRE #(
    .INIT(1'b0)) 
    \ADDR_SNG_PORT.bram_addr_int_reg[13] 
       (.C(s_axi_aclk),
        .CE(\ADDR_SNG_PORT.sng_bram_addr_ld_en ),
        .D(I_RD_CHNL_n_37),
        .Q(Q[11]),
        .R(I_WR_CHNL_n_36));
  FDRE #(
    .INIT(1'b0)) 
    \ADDR_SNG_PORT.bram_addr_int_reg[2] 
       (.C(s_axi_aclk),
        .CE(I_RD_CHNL_n_50),
        .D(I_RD_CHNL_n_48),
        .Q(Q[0]),
        .R(I_WR_CHNL_n_36));
  FDRE #(
    .INIT(1'b0)) 
    \ADDR_SNG_PORT.bram_addr_int_reg[3] 
       (.C(s_axi_aclk),
        .CE(I_RD_CHNL_n_50),
        .D(I_RD_CHNL_n_47),
        .Q(Q[1]),
        .R(I_WR_CHNL_n_36));
  FDRE #(
    .INIT(1'b0)) 
    \ADDR_SNG_PORT.bram_addr_int_reg[4] 
       (.C(s_axi_aclk),
        .CE(I_RD_CHNL_n_50),
        .D(I_RD_CHNL_n_46),
        .Q(Q[2]),
        .R(I_WR_CHNL_n_36));
  FDRE #(
    .INIT(1'b0)) 
    \ADDR_SNG_PORT.bram_addr_int_reg[5] 
       (.C(s_axi_aclk),
        .CE(I_RD_CHNL_n_50),
        .D(I_RD_CHNL_n_45),
        .Q(Q[3]),
        .R(I_WR_CHNL_n_36));
  FDRE #(
    .INIT(1'b0)) 
    \ADDR_SNG_PORT.bram_addr_int_reg[6] 
       (.C(s_axi_aclk),
        .CE(I_RD_CHNL_n_50),
        .D(I_RD_CHNL_n_44),
        .Q(Q[4]),
        .R(I_WR_CHNL_n_36));
  FDRE #(
    .INIT(1'b0)) 
    \ADDR_SNG_PORT.bram_addr_int_reg[7] 
       (.C(s_axi_aclk),
        .CE(I_RD_CHNL_n_50),
        .D(I_RD_CHNL_n_43),
        .Q(Q[5]),
        .R(I_WR_CHNL_n_36));
  FDRE #(
    .INIT(1'b0)) 
    \ADDR_SNG_PORT.bram_addr_int_reg[8] 
       (.C(s_axi_aclk),
        .CE(I_RD_CHNL_n_50),
        .D(I_RD_CHNL_n_42),
        .Q(Q[6]),
        .R(I_WR_CHNL_n_36));
  FDRE #(
    .INIT(1'b0)) 
    \ADDR_SNG_PORT.bram_addr_int_reg[9] 
       (.C(s_axi_aclk),
        .CE(I_RD_CHNL_n_50),
        .D(I_RD_CHNL_n_41),
        .Q(Q[7]),
        .R(I_WR_CHNL_n_36));
  system_AXITDC_0_0_sng_port_arb \GEN_ARB.I_SNG_PORT 
       (.AW2Arb_Active_Clr(AW2Arb_Active_Clr),
        .Arb2AR_Active(Arb2AR_Active),
        .Arb2AW_Active(Arb2AW_Active),
        .\FSM_sequential_arb_sm_cs_reg[0]_0 (I_RD_CHNL_n_51),
        .\FSM_sequential_arb_sm_cs_reg[0]_1 (I_WR_CHNL_n_55),
        .\GEN_NO_RD_CMD_OPT.GEN_AR_SNG.ar_active_d1_reg (\GEN_NO_RD_CMD_OPT.axi_rlast_int_reg ),
        .\GEN_NO_RD_CMD_OPT.axi_rlast_int_reg (\GEN_ARB.I_SNG_PORT_n_8 ),
        .Q(BRAM_WE_A_i),
        .SR(s_axi_aresetn_0),
        .ar_active_d1(ar_active_d1),
        .ar_active_re(ar_active_re),
        .ar_active_reg_0(\GEN_ARB.I_SNG_PORT_n_13 ),
        .arb_sm_cs(arb_sm_cs),
        .aw_active_d1(aw_active_d1),
        .aw_active_re(aw_active_re),
        .bram_we_a(bram_we_a),
        .last_arb_won_reg_0(I_WR_CHNL_n_54),
        .last_arb_won_reg_1(I_WR_CHNL_n_53),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arready(s_axi_arready),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awready(s_axi_awready),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_rready(s_axi_rready));
  system_AXITDC_0_0_rd_chnl I_RD_CHNL
       (.\ADDR_SNG_PORT.bram_addr_int_reg[10] (\ADDR_SNG_PORT.bram_addr_int[10]_i_2_n_0 ),
        .\ADDR_SNG_PORT.bram_addr_int_reg[11] (\ADDR_SNG_PORT.bram_addr_int[11]_i_3_n_0 ),
        .\ADDR_SNG_PORT.bram_addr_int_reg[11]_0 (I_WR_CHNL_n_37),
        .\ADDR_SNG_PORT.bram_addr_int_reg[13] (p_1_in),
        .\ADDR_SNG_PORT.bram_addr_int_reg[13]_0 (I_WR_CHNL_n_39),
        .\ADDR_SNG_PORT.bram_addr_int_reg[2] (I_WR_CHNL_n_41),
        .\ADDR_SNG_PORT.bram_addr_int_reg[4] (\ADDR_SNG_PORT.bram_addr_int[4]_i_2_n_0 ),
        .\ADDR_SNG_PORT.bram_addr_int_reg[5] (\ADDR_SNG_PORT.bram_addr_int[5]_i_2_n_0 ),
        .\ADDR_SNG_PORT.bram_addr_int_reg[6] (I_WR_CHNL_n_40),
        .\ADDR_SNG_PORT.bram_addr_int_reg[7] (\ADDR_SNG_PORT.bram_addr_int[7]_i_2_n_0 ),
        .\ADDR_SNG_PORT.bram_addr_int_reg[8] (\ADDR_SNG_PORT.bram_addr_int[8]_i_2_n_0 ),
        .\ADDR_SNG_PORT.bram_addr_int_reg[9] (\ADDR_SNG_PORT.bram_addr_int[9]_i_2_n_0 ),
        .\ADDR_SNG_PORT.sng_bram_addr_ld_en (\ADDR_SNG_PORT.sng_bram_addr_ld_en ),
        .Arb2AR_Active(Arb2AR_Active),
        .BRAM_En_B_i(BRAM_En_B_i),
        .D({I_RD_CHNL_n_37,I_RD_CHNL_n_38,I_RD_CHNL_n_39,I_RD_CHNL_n_40,I_RD_CHNL_n_41,I_RD_CHNL_n_42,I_RD_CHNL_n_43,I_RD_CHNL_n_44,I_RD_CHNL_n_45,I_RD_CHNL_n_46,I_RD_CHNL_n_47,I_RD_CHNL_n_48}),
        .E(I_RD_CHNL_n_50),
        .\GEN_NO_RD_CMD_OPT.GEN_AR_SNG.ar_active_d1_reg_0 (\GEN_ARB.I_SNG_PORT_n_13 ),
        .\GEN_NO_RD_CMD_OPT.axi_rlast_int_reg_0 (\GEN_NO_RD_CMD_OPT.axi_rlast_int_reg ),
        .\GEN_NO_RD_CMD_OPT.axi_rvalid_int_reg_0 (\GEN_NO_RD_CMD_OPT.axi_rvalid_int_reg ),
        .Q(Q[9:0]),
        .SR(s_axi_aresetn_0),
        .ar_active_d1(ar_active_d1),
        .ar_active_re(ar_active_re),
        .bram_rddata_a(bram_rddata_a),
        .curr_fixed_burst_reg(curr_fixed_burst_reg),
        .s_axi_1_rready(I_RD_CHNL_n_51),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_arburst(s_axi_arburst),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arid(s_axi_arid),
        .s_axi_arlen(s_axi_arlen),
        .s_axi_rdata(s_axi_rdata),
        .s_axi_rid(s_axi_rid),
        .s_axi_rready(s_axi_rready));
  system_AXITDC_0_0_wr_chnl I_WR_CHNL
       (.\ADDR_SNG_PORT.bram_addr_int_reg[3] (I_WR_CHNL_n_40),
        .AW2Arb_Active_Clr(AW2Arb_Active_Clr),
        .Arb2AW_Active(Arb2AW_Active),
        .BRAM_En_B_i(BRAM_En_B_i),
        .D(p_1_in),
        .\FSM_sequential_arb_sm_cs_reg[0] (I_WR_CHNL_n_54),
        .\GEN_WR_NO_ECC.bram_we_int_reg[3]_0 (BRAM_WE_A_i),
        .Q(Q[3:0]),
        .SR(s_axi_aresetn_0),
        .arb_sm_cs(arb_sm_cs),
        .aw_active_d1(aw_active_d1),
        .aw_active_re(aw_active_re),
        .axi_bvalid_int_reg_0(axi_bvalid_int_reg),
        .bram_en_a(bram_en_a),
        .bram_wrdata_a(bram_wrdata_a),
        .\bvalid_cnt_reg[1]_0 (I_WR_CHNL_n_53),
        .curr_fixed_burst_reg(curr_fixed_burst_reg),
        .curr_fixed_burst_reg_reg_0(I_WR_CHNL_n_36),
        .curr_wrap_burst_reg_reg_0(I_WR_CHNL_n_39),
        .last_arb_won_reg(\GEN_ARB.I_SNG_PORT_n_8 ),
        .\s_axi_1_awaddr[2] (I_WR_CHNL_n_41),
        .s_axi_1_awvalid(I_WR_CHNL_n_55),
        .s_axi_1_wvalid(I_WR_CHNL_n_37),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awburst(s_axi_awburst),
        .s_axi_awid(s_axi_awid),
        .s_axi_awlen(s_axi_awlen),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bid(s_axi_bid),
        .s_axi_bready(s_axi_bready),
        .s_axi_wdata(s_axi_wdata),
        .s_axi_wlast(s_axi_wlast),
        .s_axi_wready(s_axi_wready),
        .s_axi_wstrb(s_axi_wstrb),
        .s_axi_wvalid(s_axi_wvalid));
endmodule

(* ORIG_REF_NAME = "pselect_f" *) 
module system_AXITDC_0_0_pselect_f
   (ce_expnd_i_3,
    \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] );
  output ce_expnd_i_3;
  input [1:0]\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] ;

  wire [1:0]\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] ;
  wire ce_expnd_i_3;

  LUT2 #(
    .INIT(4'h1)) 
    CS
       (.I0(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] [0]),
        .I1(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] [1]),
        .O(ce_expnd_i_3));
endmodule

(* ORIG_REF_NAME = "pselect_f" *) 
module system_AXITDC_0_0_pselect_f__parameterized1
   (ce_expnd_i_1,
    \GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2] );
  output ce_expnd_i_1;
  input [1:0]\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2] ;

  wire [1:0]\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2] ;
  wire ce_expnd_i_1;

  LUT2 #(
    .INIT(4'h2)) 
    CS
       (.I0(\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2] [1]),
        .I1(\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2] [0]),
        .O(ce_expnd_i_1));
endmodule

(* ORIG_REF_NAME = "rd_chnl" *) 
module system_AXITDC_0_0_rd_chnl
   (SR,
    s_axi_rdata,
    ar_active_d1,
    \GEN_NO_RD_CMD_OPT.axi_rvalid_int_reg_0 ,
    \GEN_NO_RD_CMD_OPT.axi_rlast_int_reg_0 ,
    BRAM_En_B_i,
    D,
    \ADDR_SNG_PORT.sng_bram_addr_ld_en ,
    E,
    s_axi_1_rready,
    s_axi_rid,
    s_axi_aclk,
    ar_active_re,
    \GEN_NO_RD_CMD_OPT.GEN_AR_SNG.ar_active_d1_reg_0 ,
    s_axi_rready,
    s_axi_aresetn,
    s_axi_arburst,
    s_axi_araddr,
    Arb2AR_Active,
    \ADDR_SNG_PORT.bram_addr_int_reg[2] ,
    Q,
    \ADDR_SNG_PORT.bram_addr_int_reg[13] ,
    \ADDR_SNG_PORT.bram_addr_int_reg[4] ,
    \ADDR_SNG_PORT.bram_addr_int_reg[5] ,
    \ADDR_SNG_PORT.bram_addr_int_reg[6] ,
    \ADDR_SNG_PORT.bram_addr_int_reg[7] ,
    \ADDR_SNG_PORT.bram_addr_int_reg[8] ,
    \ADDR_SNG_PORT.bram_addr_int_reg[9] ,
    \ADDR_SNG_PORT.bram_addr_int_reg[10] ,
    \ADDR_SNG_PORT.bram_addr_int_reg[11] ,
    curr_fixed_burst_reg,
    \ADDR_SNG_PORT.bram_addr_int_reg[11]_0 ,
    \ADDR_SNG_PORT.bram_addr_int_reg[13]_0 ,
    s_axi_arlen,
    s_axi_arid,
    bram_rddata_a);
  output [0:0]SR;
  output [31:0]s_axi_rdata;
  output ar_active_d1;
  output \GEN_NO_RD_CMD_OPT.axi_rvalid_int_reg_0 ;
  output \GEN_NO_RD_CMD_OPT.axi_rlast_int_reg_0 ;
  output BRAM_En_B_i;
  output [11:0]D;
  output \ADDR_SNG_PORT.sng_bram_addr_ld_en ;
  output [0:0]E;
  output s_axi_1_rready;
  output [11:0]s_axi_rid;
  input s_axi_aclk;
  input ar_active_re;
  input \GEN_NO_RD_CMD_OPT.GEN_AR_SNG.ar_active_d1_reg_0 ;
  input s_axi_rready;
  input s_axi_aresetn;
  input [1:0]s_axi_arburst;
  input [11:0]s_axi_araddr;
  input Arb2AR_Active;
  input \ADDR_SNG_PORT.bram_addr_int_reg[2] ;
  input [9:0]Q;
  input [10:0]\ADDR_SNG_PORT.bram_addr_int_reg[13] ;
  input \ADDR_SNG_PORT.bram_addr_int_reg[4] ;
  input \ADDR_SNG_PORT.bram_addr_int_reg[5] ;
  input \ADDR_SNG_PORT.bram_addr_int_reg[6] ;
  input \ADDR_SNG_PORT.bram_addr_int_reg[7] ;
  input \ADDR_SNG_PORT.bram_addr_int_reg[8] ;
  input \ADDR_SNG_PORT.bram_addr_int_reg[9] ;
  input \ADDR_SNG_PORT.bram_addr_int_reg[10] ;
  input \ADDR_SNG_PORT.bram_addr_int_reg[11] ;
  input curr_fixed_burst_reg;
  input \ADDR_SNG_PORT.bram_addr_int_reg[11]_0 ;
  input \ADDR_SNG_PORT.bram_addr_int_reg[13]_0 ;
  input [7:0]s_axi_arlen;
  input [11:0]s_axi_arid;
  input [31:0]bram_rddata_a;

  wire \ADDR_SNG_PORT.bram_addr_int_reg[10] ;
  wire \ADDR_SNG_PORT.bram_addr_int_reg[11] ;
  wire \ADDR_SNG_PORT.bram_addr_int_reg[11]_0 ;
  wire [10:0]\ADDR_SNG_PORT.bram_addr_int_reg[13] ;
  wire \ADDR_SNG_PORT.bram_addr_int_reg[13]_0 ;
  wire \ADDR_SNG_PORT.bram_addr_int_reg[2] ;
  wire \ADDR_SNG_PORT.bram_addr_int_reg[4] ;
  wire \ADDR_SNG_PORT.bram_addr_int_reg[5] ;
  wire \ADDR_SNG_PORT.bram_addr_int_reg[6] ;
  wire \ADDR_SNG_PORT.bram_addr_int_reg[7] ;
  wire \ADDR_SNG_PORT.bram_addr_int_reg[8] ;
  wire \ADDR_SNG_PORT.bram_addr_int_reg[9] ;
  wire \ADDR_SNG_PORT.sng_bram_addr_ld_en ;
  wire Arb2AR_Active;
  wire BRAM_En_B_i;
  wire [11:0]D;
  wire [0:0]E;
  wire \FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[0]_i_2_n_0 ;
  wire \FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[0]_i_3_n_0 ;
  wire \FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[1]_i_1_n_0 ;
  wire \FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[1]_i_2_n_0 ;
  wire \FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[1]_i_3_n_0 ;
  wire \FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[1]_i_4_n_0 ;
  wire \FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[1]_i_5_n_0 ;
  wire \FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[2]_i_1_n_0 ;
  wire \FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[2]_i_2_n_0 ;
  wire \FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[2]_i_3_n_0 ;
  wire \FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[2]_i_4_n_0 ;
  wire \FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0 ;
  wire \FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_3_n_0 ;
  wire \FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_5_n_0 ;
  wire \FSM_sequential_GEN_NO_RD_CMD_OPT.rlast_sm_cs[0]_i_1_n_0 ;
  wire \FSM_sequential_GEN_NO_RD_CMD_OPT.rlast_sm_cs[0]_i_2_n_0 ;
  wire \FSM_sequential_GEN_NO_RD_CMD_OPT.rlast_sm_cs[1]_i_1_n_0 ;
  wire \FSM_sequential_GEN_NO_RD_CMD_OPT.rlast_sm_cs[1]_i_2_n_0 ;
  wire \FSM_sequential_GEN_NO_RD_CMD_OPT.rlast_sm_cs[2]_i_1_n_0 ;
  wire \GEN_NO_RD_CMD_OPT.GEN_AR_SNG.ar_active_d1_reg_0 ;
  wire \GEN_NO_RD_CMD_OPT.GEN_BRST_MAX_WO_NARROW.brst_cnt_max_i_1_n_0 ;
  wire \GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[0].axi_rdata_int[0]_i_1_n_0 ;
  wire \GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[10].axi_rdata_int[10]_i_1_n_0 ;
  wire \GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[11].axi_rdata_int[11]_i_1_n_0 ;
  wire \GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[12].axi_rdata_int[12]_i_1_n_0 ;
  wire \GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[13].axi_rdata_int[13]_i_1_n_0 ;
  wire \GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[14].axi_rdata_int[14]_i_1_n_0 ;
  wire \GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[15].axi_rdata_int[15]_i_1_n_0 ;
  wire \GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[16].axi_rdata_int[16]_i_1_n_0 ;
  wire \GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[17].axi_rdata_int[17]_i_1_n_0 ;
  wire \GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[18].axi_rdata_int[18]_i_1_n_0 ;
  wire \GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[19].axi_rdata_int[19]_i_1_n_0 ;
  wire \GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[20].axi_rdata_int[20]_i_1_n_0 ;
  wire \GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[21].axi_rdata_int[21]_i_1_n_0 ;
  wire \GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[22].axi_rdata_int[22]_i_1_n_0 ;
  wire \GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[23].axi_rdata_int[23]_i_1_n_0 ;
  wire \GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[24].axi_rdata_int[24]_i_1_n_0 ;
  wire \GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[25].axi_rdata_int[25]_i_1_n_0 ;
  wire \GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[26].axi_rdata_int[26]_i_1_n_0 ;
  wire \GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[27].axi_rdata_int[27]_i_1_n_0 ;
  wire \GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[28].axi_rdata_int[28]_i_1_n_0 ;
  wire \GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[29].axi_rdata_int[29]_i_1_n_0 ;
  wire \GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[2].axi_rdata_int[2]_i_1_n_0 ;
  wire \GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[30].axi_rdata_int[30]_i_1_n_0 ;
  wire \GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_2_n_0 ;
  wire \GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_3_n_0 ;
  wire \GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_4_n_0 ;
  wire \GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[3].axi_rdata_int[3]_i_1_n_0 ;
  wire \GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[4].axi_rdata_int[4]_i_1_n_0 ;
  wire \GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[5].axi_rdata_int[5]_i_1_n_0 ;
  wire \GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[6].axi_rdata_int[6]_i_1_n_0 ;
  wire \GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[7].axi_rdata_int[7]_i_1_n_0 ;
  wire \GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[8].axi_rdata_int[8]_i_1_n_0 ;
  wire \GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[9].axi_rdata_int[9]_i_1_n_0 ;
  wire \GEN_NO_RD_CMD_OPT.GEN_RD_BURST_NORL.axi_rd_burst_i_1_n_0 ;
  wire \GEN_NO_RD_CMD_OPT.GEN_RD_BURST_NORL.axi_rd_burst_two_i_1_n_0 ;
  wire \GEN_NO_RD_CMD_OPT.GEN_RD_BURST_NORL.axi_rd_burst_two_i_2_n_0 ;
  wire \GEN_NO_RD_CMD_OPT.GEN_RD_BURST_NORL.axi_rd_burst_two_reg_n_0 ;
  wire \GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[0]_i_1_n_0 ;
  wire \GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[10]_i_1_n_0 ;
  wire \GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[11]_i_1_n_0 ;
  wire \GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[11]_i_2_n_0 ;
  wire \GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[11]_i_3_n_0 ;
  wire \GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[1]_i_1_n_0 ;
  wire \GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[2]_i_1_n_0 ;
  wire \GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[3]_i_1_n_0 ;
  wire \GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[4]_i_1_n_0 ;
  wire \GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[5]_i_1_n_0 ;
  wire \GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[6]_i_1_n_0 ;
  wire \GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[7]_i_1_n_0 ;
  wire \GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[8]_i_1_n_0 ;
  wire \GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[9]_i_1_n_0 ;
  wire \GEN_NO_RD_CMD_OPT.I_WRAP_BRST_n_14 ;
  wire \GEN_NO_RD_CMD_OPT.I_WRAP_BRST_n_15 ;
  wire \GEN_NO_RD_CMD_OPT.act_rd_burst_i_1_n_0 ;
  wire \GEN_NO_RD_CMD_OPT.act_rd_burst_two_i_1_n_0 ;
  wire \GEN_NO_RD_CMD_OPT.act_rd_burst_two_i_3_n_0 ;
  wire \GEN_NO_RD_CMD_OPT.act_rd_burst_two_i_4_n_0 ;
  wire \GEN_NO_RD_CMD_OPT.act_rd_burst_two_i_5_n_0 ;
  wire \GEN_NO_RD_CMD_OPT.axi_rlast_int_i_1_n_0 ;
  wire \GEN_NO_RD_CMD_OPT.axi_rlast_int_i_2_n_0 ;
  wire \GEN_NO_RD_CMD_OPT.axi_rlast_int_i_3_n_0 ;
  wire \GEN_NO_RD_CMD_OPT.axi_rlast_int_reg_0 ;
  wire \GEN_NO_RD_CMD_OPT.axi_rvalid_clr_ok_i_1_n_0 ;
  wire \GEN_NO_RD_CMD_OPT.axi_rvalid_clr_ok_i_2_n_0 ;
  wire \GEN_NO_RD_CMD_OPT.axi_rvalid_int_i_1_n_0 ;
  wire \GEN_NO_RD_CMD_OPT.axi_rvalid_int_reg_0 ;
  wire \GEN_NO_RD_CMD_OPT.bram_en_int_i_1_n_0 ;
  wire \GEN_NO_RD_CMD_OPT.bram_en_int_i_2_n_0 ;
  wire \GEN_NO_RD_CMD_OPT.bram_en_int_i_3_n_0 ;
  wire \GEN_NO_RD_CMD_OPT.bram_en_int_i_4_n_0 ;
  wire \GEN_NO_RD_CMD_OPT.bram_en_int_i_5_n_0 ;
  wire \GEN_NO_RD_CMD_OPT.bram_en_int_i_6_n_0 ;
  wire \GEN_NO_RD_CMD_OPT.bram_en_int_i_7_n_0 ;
  wire \GEN_NO_RD_CMD_OPT.bram_en_int_i_8_n_0 ;
  wire \GEN_NO_RD_CMD_OPT.bram_en_int_i_9_n_0 ;
  wire \GEN_NO_RD_CMD_OPT.brst_cnt[6]_i_2_n_0 ;
  wire \GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0 ;
  wire \GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_3_n_0 ;
  wire \GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_4_n_0 ;
  wire [7:0]\GEN_NO_RD_CMD_OPT.brst_cnt_reg ;
  wire \GEN_NO_RD_CMD_OPT.brst_one_i_1_n_0 ;
  wire \GEN_NO_RD_CMD_OPT.brst_one_i_2_n_0 ;
  wire \GEN_NO_RD_CMD_OPT.brst_zero_i_1_n_0 ;
  wire \GEN_NO_RD_CMD_OPT.brst_zero_i_2_n_0 ;
  wire \GEN_NO_RD_CMD_OPT.brst_zero_i_3_n_0 ;
  wire \GEN_NO_RD_CMD_OPT.curr_wrap_burst_reg_i_1_n_0 ;
  wire \GEN_NO_RD_CMD_OPT.disable_b2b_brst_i_2_n_0 ;
  wire \GEN_NO_RD_CMD_OPT.disable_b2b_brst_i_3_n_0 ;
  wire \GEN_NO_RD_CMD_OPT.end_brst_rd_clr_i_1_n_0 ;
  wire \GEN_NO_RD_CMD_OPT.end_brst_rd_i_1_n_0 ;
  wire \GEN_NO_RD_CMD_OPT.last_bram_addr_i_2_n_0 ;
  wire \GEN_NO_RD_CMD_OPT.last_bram_addr_i_3_n_0 ;
  wire \GEN_NO_RD_CMD_OPT.last_bram_addr_i_4_n_0 ;
  wire \GEN_NO_RD_CMD_OPT.pend_rd_op_i_1_n_0 ;
  wire \GEN_NO_RD_CMD_OPT.pend_rd_op_i_2_n_0 ;
  wire \GEN_NO_RD_CMD_OPT.pend_rd_op_i_3_n_0 ;
  wire \GEN_NO_RD_CMD_OPT.pend_rd_op_i_4_n_0 ;
  wire \GEN_NO_RD_CMD_OPT.pend_rd_op_i_5_n_0 ;
  wire \GEN_NO_RD_CMD_OPT.rddata_mux_sel_i_1_n_0 ;
  wire \GEN_NO_RD_CMD_OPT.rddata_mux_sel_i_2_n_0 ;
  wire \GEN_NO_RD_CMD_OPT.rddata_mux_sel_i_3_n_0 ;
  wire [9:0]Q;
  wire [0:0]SR;
  wire act_rd_burst;
  wire act_rd_burst_set;
  wire act_rd_burst_two;
  wire ar_active_d1;
  wire ar_active_re;
  wire axi_rd_burst;
  wire axi_rd_burst0;
  wire axi_rdata_en;
  wire [11:0]axi_rid_temp;
  wire axi_rvalid_clr_ok;
  wire axi_rvalid_set;
  wire axi_rvalid_set_cmb;
  wire [31:0]bram_rddata_a;
  wire brst_cnt_max;
  wire brst_cnt_max_d1;
  wire brst_one;
  wire brst_zero;
  wire curr_fixed_burst;
  wire curr_fixed_burst_reg;
  wire curr_fixed_burst_reg_0;
  wire curr_wrap_burst_reg;
  wire disable_b2b_brst;
  wire disable_b2b_brst_cmb;
  wire end_brst_rd;
  wire end_brst_rd_clr;
  wire end_brst_rd_clr_cmb;
  wire last_bram_addr;
  wire last_bram_addr0;
  wire p_0_in;
  wire [7:0]p_0_in__0;
  wire pend_rd_op;
  wire [3:0]rd_data_sm_cs;
  wire [3:0]rd_data_sm_ns;
  wire [31:0]rd_skid_buf;
  wire rd_skid_buf_ld;
  wire rd_skid_buf_ld_cmb;
  wire rd_skid_buf_ld_reg;
  wire rddata_mux_sel;
  wire [2:0]rlast_sm_cs;
  wire s_axi_1_rready;
  wire s_axi_aclk;
  wire [11:0]s_axi_araddr;
  wire [1:0]s_axi_arburst;
  wire s_axi_aresetn;
  wire [11:0]s_axi_arid;
  wire [7:0]s_axi_arlen;
  wire [31:0]s_axi_rdata;
  wire [11:0]s_axi_rid;
  wire s_axi_rready;

  LUT6 #(
    .INIT(64'h0A2A0A2A0B2B0B2A)) 
    \FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[0]_i_1 
       (.I0(\FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[0]_i_2_n_0 ),
        .I1(rd_data_sm_cs[1]),
        .I2(rd_data_sm_cs[3]),
        .I3(rd_data_sm_cs[2]),
        .I4(\FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[1]_i_4_n_0 ),
        .I5(\FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[0]_i_3_n_0 ),
        .O(rd_data_sm_ns[0]));
  LUT6 #(
    .INIT(64'h4440FFFF4444FFFF)) 
    \FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[0]_i_2 
       (.I0(\GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_3_n_0 ),
        .I1(rd_data_sm_cs[1]),
        .I2(pend_rd_op),
        .I3(ar_active_re),
        .I4(rd_data_sm_cs[0]),
        .I5(rd_data_sm_cs[2]),
        .O(\FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF700F700F7000000)) 
    \FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[0]_i_3 
       (.I0(s_axi_rready),
        .I1(\GEN_NO_RD_CMD_OPT.axi_rvalid_int_reg_0 ),
        .I2(ar_active_re),
        .I3(rd_data_sm_cs[2]),
        .I4(act_rd_burst_two),
        .I5(act_rd_burst),
        .O(\FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h4454455544444444)) 
    \FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[1]_i_1 
       (.I0(rd_data_sm_cs[3]),
        .I1(\FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[1]_i_2_n_0 ),
        .I2(rd_data_sm_cs[2]),
        .I3(\FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[1]_i_3_n_0 ),
        .I4(\FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[1]_i_4_n_0 ),
        .I5(\FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[1]_i_5_n_0 ),
        .O(\FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4044404440445054)) 
    \FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[1]_i_2 
       (.I0(rd_data_sm_cs[0]),
        .I1(rd_data_sm_cs[1]),
        .I2(rd_data_sm_cs[2]),
        .I3(\GEN_NO_RD_CMD_OPT.GEN_RD_BURST_NORL.axi_rd_burst_two_reg_n_0 ),
        .I4(brst_zero),
        .I5(end_brst_rd),
        .O(\FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4000400040000000)) 
    \FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[1]_i_3 
       (.I0(ar_active_d1),
        .I1(Arb2AR_Active),
        .I2(s_axi_rready),
        .I3(\GEN_NO_RD_CMD_OPT.axi_rvalid_int_reg_0 ),
        .I4(act_rd_burst_two),
        .I5(act_rd_burst),
        .O(\FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[1]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[1]_i_4 
       (.I0(\GEN_NO_RD_CMD_OPT.GEN_RD_BURST_NORL.axi_rd_burst_two_reg_n_0 ),
        .I1(axi_rd_burst),
        .O(\FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[1]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[1]_i_5 
       (.I0(rd_data_sm_cs[0]),
        .I1(rd_data_sm_cs[1]),
        .O(\FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h5444544444445544)) 
    \FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[2]_i_1 
       (.I0(rd_data_sm_cs[3]),
        .I1(\FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[2]_i_2_n_0 ),
        .I2(\FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[2]_i_3_n_0 ),
        .I3(rd_data_sm_cs[0]),
        .I4(\FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[2]_i_4_n_0 ),
        .I5(rd_data_sm_cs[2]),
        .O(\FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00008888FFFC8888)) 
    \FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[2]_i_2 
       (.I0(\GEN_NO_RD_CMD_OPT.GEN_RD_BURST_NORL.axi_rd_burst_two_reg_n_0 ),
        .I1(rd_data_sm_cs[1]),
        .I2(brst_zero),
        .I3(end_brst_rd),
        .I4(rd_data_sm_cs[2]),
        .I5(rd_data_sm_cs[0]),
        .O(\FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0155555555555555)) 
    \FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[2]_i_3 
       (.I0(rd_data_sm_cs[1]),
        .I1(act_rd_burst),
        .I2(act_rd_burst_two),
        .I3(\GEN_NO_RD_CMD_OPT.axi_rvalid_int_reg_0 ),
        .I4(s_axi_rready),
        .I5(ar_active_re),
        .O(\FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[2]_i_4 
       (.I0(rd_data_sm_cs[1]),
        .I1(axi_rd_burst),
        .I2(\GEN_NO_RD_CMD_OPT.GEN_RD_BURST_NORL.axi_rd_burst_two_reg_n_0 ),
        .O(\FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0075007500750375)) 
    \FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1 
       (.I0(\FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_3_n_0 ),
        .I1(\GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_3_n_0 ),
        .I2(rd_data_sm_cs[2]),
        .I3(rd_data_sm_cs[3]),
        .I4(rd_data_sm_cs[1]),
        .I5(rd_data_sm_cs[0]),
        .O(\FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8800880000000080)) 
    \FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_2 
       (.I0(rd_data_sm_cs[0]),
        .I1(end_brst_rd_clr_cmb),
        .I2(ar_active_re),
        .I3(\GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_3_n_0 ),
        .I4(\GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_4_n_0 ),
        .I5(rd_data_sm_cs[1]),
        .O(rd_data_sm_ns[3]));
  LUT6 #(
    .INIT(64'h0F11FF000000FF0F)) 
    \FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_3 
       (.I0(\FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_5_n_0 ),
        .I1(\GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_3_n_0 ),
        .I2(ar_active_re),
        .I3(rd_data_sm_cs[2]),
        .I4(rd_data_sm_cs[0]),
        .I5(rd_data_sm_cs[1]),
        .O(\FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_4 
       (.I0(rd_data_sm_cs[2]),
        .I1(rd_data_sm_cs[3]),
        .O(end_brst_rd_clr_cmb));
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_5 
       (.I0(end_brst_rd),
        .I1(brst_zero),
        .O(\FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_5_n_0 ));
  (* FSM_ENCODED_STATES = "sec_addr:0010,sng_addr:0001,last_data_ar_pend:1000,idle:0000,last_addr:0101,last_data:0111,full_throttle:0100,last_throttle:0110,full_pipe:0011" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs_reg[0] 
       (.C(s_axi_aclk),
        .CE(\FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0 ),
        .D(rd_data_sm_ns[0]),
        .Q(rd_data_sm_cs[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "sec_addr:0010,sng_addr:0001,last_data_ar_pend:1000,idle:0000,last_addr:0101,last_data:0111,full_throttle:0100,last_throttle:0110,full_pipe:0011" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs_reg[1] 
       (.C(s_axi_aclk),
        .CE(\FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0 ),
        .D(\FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[1]_i_1_n_0 ),
        .Q(rd_data_sm_cs[1]),
        .R(SR));
  (* FSM_ENCODED_STATES = "sec_addr:0010,sng_addr:0001,last_data_ar_pend:1000,idle:0000,last_addr:0101,last_data:0111,full_throttle:0100,last_throttle:0110,full_pipe:0011" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs_reg[2] 
       (.C(s_axi_aclk),
        .CE(\FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0 ),
        .D(\FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[2]_i_1_n_0 ),
        .Q(rd_data_sm_cs[2]),
        .R(SR));
  (* FSM_ENCODED_STATES = "sec_addr:0010,sng_addr:0001,last_data_ar_pend:1000,idle:0000,last_addr:0101,last_data:0111,full_throttle:0100,last_throttle:0110,full_pipe:0011" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs_reg[3] 
       (.C(s_axi_aclk),
        .CE(\FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0 ),
        .D(rd_data_sm_ns[3]),
        .Q(rd_data_sm_cs[3]),
        .R(SR));
  LUT6 #(
    .INIT(64'hFF00CC15FF00CC10)) 
    \FSM_sequential_GEN_NO_RD_CMD_OPT.rlast_sm_cs[0]_i_1 
       (.I0(\FSM_sequential_GEN_NO_RD_CMD_OPT.rlast_sm_cs[0]_i_2_n_0 ),
        .I1(\GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_3_n_0 ),
        .I2(rlast_sm_cs[1]),
        .I3(rlast_sm_cs[0]),
        .I4(rlast_sm_cs[2]),
        .I5(last_bram_addr),
        .O(\FSM_sequential_GEN_NO_RD_CMD_OPT.rlast_sm_cs[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000001500005555)) 
    \FSM_sequential_GEN_NO_RD_CMD_OPT.rlast_sm_cs[0]_i_2 
       (.I0(rlast_sm_cs[1]),
        .I1(\GEN_NO_RD_CMD_OPT.axi_rvalid_int_reg_0 ),
        .I2(s_axi_rready),
        .I3(act_rd_burst_two),
        .I4(\GEN_NO_RD_CMD_OPT.GEN_RD_BURST_NORL.axi_rd_burst_two_reg_n_0 ),
        .I5(axi_rd_burst),
        .O(\FSM_sequential_GEN_NO_RD_CMD_OPT.rlast_sm_cs[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0C0D5F0F0C0D0)) 
    \FSM_sequential_GEN_NO_RD_CMD_OPT.rlast_sm_cs[1]_i_1 
       (.I0(\FSM_sequential_GEN_NO_RD_CMD_OPT.rlast_sm_cs[1]_i_2_n_0 ),
        .I1(\GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_3_n_0 ),
        .I2(rlast_sm_cs[1]),
        .I3(rlast_sm_cs[0]),
        .I4(rlast_sm_cs[2]),
        .I5(last_bram_addr),
        .O(\FSM_sequential_GEN_NO_RD_CMD_OPT.rlast_sm_cs[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1515150015155555)) 
    \FSM_sequential_GEN_NO_RD_CMD_OPT.rlast_sm_cs[1]_i_2 
       (.I0(rlast_sm_cs[1]),
        .I1(\GEN_NO_RD_CMD_OPT.axi_rvalid_int_reg_0 ),
        .I2(s_axi_rready),
        .I3(act_rd_burst_two),
        .I4(\GEN_NO_RD_CMD_OPT.GEN_RD_BURST_NORL.axi_rd_burst_two_reg_n_0 ),
        .I5(axi_rd_burst),
        .O(\FSM_sequential_GEN_NO_RD_CMD_OPT.rlast_sm_cs[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFC300AFFFC3000)) 
    \FSM_sequential_GEN_NO_RD_CMD_OPT.rlast_sm_cs[2]_i_1 
       (.I0(\FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[1]_i_4_n_0 ),
        .I1(\GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_3_n_0 ),
        .I2(rlast_sm_cs[1]),
        .I3(rlast_sm_cs[0]),
        .I4(rlast_sm_cs[2]),
        .I5(last_bram_addr),
        .O(\FSM_sequential_GEN_NO_RD_CMD_OPT.rlast_sm_cs[2]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "idle:000,w8_last_data:100,w8_2nd_last_data:011,w8_throttle:010,w8_throttle_b2:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_GEN_NO_RD_CMD_OPT.rlast_sm_cs_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_GEN_NO_RD_CMD_OPT.rlast_sm_cs[0]_i_1_n_0 ),
        .Q(rlast_sm_cs[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "idle:000,w8_last_data:100,w8_2nd_last_data:011,w8_throttle:010,w8_throttle_b2:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_GEN_NO_RD_CMD_OPT.rlast_sm_cs_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_GEN_NO_RD_CMD_OPT.rlast_sm_cs[1]_i_1_n_0 ),
        .Q(rlast_sm_cs[1]),
        .R(SR));
  (* FSM_ENCODED_STATES = "idle:000,w8_last_data:100,w8_2nd_last_data:011,w8_throttle:010,w8_throttle_b2:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_GEN_NO_RD_CMD_OPT.rlast_sm_cs_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_GEN_NO_RD_CMD_OPT.rlast_sm_cs[2]_i_1_n_0 ),
        .Q(rlast_sm_cs[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_RD_CMD_OPT.GEN_AR_SNG.ar_active_d1_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_NO_RD_CMD_OPT.GEN_AR_SNG.ar_active_d1_reg_0 ),
        .Q(ar_active_d1),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF4000000F000F000)) 
    \GEN_NO_RD_CMD_OPT.GEN_BRST_MAX_WO_NARROW.brst_cnt_max_i_1 
       (.I0(pend_rd_op),
        .I1(brst_zero),
        .I2(brst_cnt_max),
        .I3(s_axi_aresetn),
        .I4(ar_active_d1),
        .I5(Arb2AR_Active),
        .O(\GEN_NO_RD_CMD_OPT.GEN_BRST_MAX_WO_NARROW.brst_cnt_max_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_RD_CMD_OPT.GEN_BRST_MAX_WO_NARROW.brst_cnt_max_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_NO_RD_CMD_OPT.GEN_BRST_MAX_WO_NARROW.brst_cnt_max_i_1_n_0 ),
        .Q(brst_cnt_max),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[0].axi_rdata_int[0]_i_1 
       (.I0(rd_skid_buf[0]),
        .I1(bram_rddata_a[0]),
        .I2(rddata_mux_sel),
        .O(\GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[0].axi_rdata_int[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[0].axi_rdata_int_reg[0] 
       (.C(s_axi_aclk),
        .CE(axi_rdata_en),
        .D(\GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[0].axi_rdata_int[0]_i_1_n_0 ),
        .Q(s_axi_rdata[0]),
        .R(\GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[10].axi_rdata_int[10]_i_1 
       (.I0(rd_skid_buf[10]),
        .I1(bram_rddata_a[10]),
        .I2(rddata_mux_sel),
        .O(\GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[10].axi_rdata_int[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[10].axi_rdata_int_reg[10] 
       (.C(s_axi_aclk),
        .CE(axi_rdata_en),
        .D(\GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[10].axi_rdata_int[10]_i_1_n_0 ),
        .Q(s_axi_rdata[10]),
        .R(\GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[11].axi_rdata_int[11]_i_1 
       (.I0(rd_skid_buf[11]),
        .I1(bram_rddata_a[11]),
        .I2(rddata_mux_sel),
        .O(\GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[11].axi_rdata_int[11]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[11].axi_rdata_int_reg[11] 
       (.C(s_axi_aclk),
        .CE(axi_rdata_en),
        .D(\GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[11].axi_rdata_int[11]_i_1_n_0 ),
        .Q(s_axi_rdata[11]),
        .R(\GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[12].axi_rdata_int[12]_i_1 
       (.I0(rd_skid_buf[12]),
        .I1(bram_rddata_a[12]),
        .I2(rddata_mux_sel),
        .O(\GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[12].axi_rdata_int[12]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[12].axi_rdata_int_reg[12] 
       (.C(s_axi_aclk),
        .CE(axi_rdata_en),
        .D(\GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[12].axi_rdata_int[12]_i_1_n_0 ),
        .Q(s_axi_rdata[12]),
        .R(\GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[13].axi_rdata_int[13]_i_1 
       (.I0(rd_skid_buf[13]),
        .I1(bram_rddata_a[13]),
        .I2(rddata_mux_sel),
        .O(\GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[13].axi_rdata_int[13]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[13].axi_rdata_int_reg[13] 
       (.C(s_axi_aclk),
        .CE(axi_rdata_en),
        .D(\GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[13].axi_rdata_int[13]_i_1_n_0 ),
        .Q(s_axi_rdata[13]),
        .R(\GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[14].axi_rdata_int[14]_i_1 
       (.I0(rd_skid_buf[14]),
        .I1(bram_rddata_a[14]),
        .I2(rddata_mux_sel),
        .O(\GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[14].axi_rdata_int[14]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[14].axi_rdata_int_reg[14] 
       (.C(s_axi_aclk),
        .CE(axi_rdata_en),
        .D(\GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[14].axi_rdata_int[14]_i_1_n_0 ),
        .Q(s_axi_rdata[14]),
        .R(\GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[15].axi_rdata_int[15]_i_1 
       (.I0(rd_skid_buf[15]),
        .I1(bram_rddata_a[15]),
        .I2(rddata_mux_sel),
        .O(\GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[15].axi_rdata_int[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[15].axi_rdata_int_reg[15] 
       (.C(s_axi_aclk),
        .CE(axi_rdata_en),
        .D(\GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[15].axi_rdata_int[15]_i_1_n_0 ),
        .Q(s_axi_rdata[15]),
        .R(\GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[16].axi_rdata_int[16]_i_1 
       (.I0(rd_skid_buf[16]),
        .I1(bram_rddata_a[16]),
        .I2(rddata_mux_sel),
        .O(\GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[16].axi_rdata_int[16]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[16].axi_rdata_int_reg[16] 
       (.C(s_axi_aclk),
        .CE(axi_rdata_en),
        .D(\GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[16].axi_rdata_int[16]_i_1_n_0 ),
        .Q(s_axi_rdata[16]),
        .R(\GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[17].axi_rdata_int[17]_i_1 
       (.I0(rd_skid_buf[17]),
        .I1(bram_rddata_a[17]),
        .I2(rddata_mux_sel),
        .O(\GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[17].axi_rdata_int[17]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[17].axi_rdata_int_reg[17] 
       (.C(s_axi_aclk),
        .CE(axi_rdata_en),
        .D(\GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[17].axi_rdata_int[17]_i_1_n_0 ),
        .Q(s_axi_rdata[17]),
        .R(\GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[18].axi_rdata_int[18]_i_1 
       (.I0(rd_skid_buf[18]),
        .I1(bram_rddata_a[18]),
        .I2(rddata_mux_sel),
        .O(\GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[18].axi_rdata_int[18]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[18].axi_rdata_int_reg[18] 
       (.C(s_axi_aclk),
        .CE(axi_rdata_en),
        .D(\GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[18].axi_rdata_int[18]_i_1_n_0 ),
        .Q(s_axi_rdata[18]),
        .R(\GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[19].axi_rdata_int[19]_i_1 
       (.I0(rd_skid_buf[19]),
        .I1(bram_rddata_a[19]),
        .I2(rddata_mux_sel),
        .O(\GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[19].axi_rdata_int[19]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[19].axi_rdata_int_reg[19] 
       (.C(s_axi_aclk),
        .CE(axi_rdata_en),
        .D(\GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[19].axi_rdata_int[19]_i_1_n_0 ),
        .Q(s_axi_rdata[19]),
        .R(\GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[1].axi_rdata_int[1]_i_1 
       (.I0(rd_skid_buf[1]),
        .I1(bram_rddata_a[1]),
        .I2(rddata_mux_sel),
        .O(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[1].axi_rdata_int_reg[1] 
       (.C(s_axi_aclk),
        .CE(axi_rdata_en),
        .D(p_0_in),
        .Q(s_axi_rdata[1]),
        .R(\GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[20].axi_rdata_int[20]_i_1 
       (.I0(rd_skid_buf[20]),
        .I1(bram_rddata_a[20]),
        .I2(rddata_mux_sel),
        .O(\GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[20].axi_rdata_int[20]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[20].axi_rdata_int_reg[20] 
       (.C(s_axi_aclk),
        .CE(axi_rdata_en),
        .D(\GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[20].axi_rdata_int[20]_i_1_n_0 ),
        .Q(s_axi_rdata[20]),
        .R(\GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[21].axi_rdata_int[21]_i_1 
       (.I0(rd_skid_buf[21]),
        .I1(bram_rddata_a[21]),
        .I2(rddata_mux_sel),
        .O(\GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[21].axi_rdata_int[21]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[21].axi_rdata_int_reg[21] 
       (.C(s_axi_aclk),
        .CE(axi_rdata_en),
        .D(\GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[21].axi_rdata_int[21]_i_1_n_0 ),
        .Q(s_axi_rdata[21]),
        .R(\GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[22].axi_rdata_int[22]_i_1 
       (.I0(rd_skid_buf[22]),
        .I1(bram_rddata_a[22]),
        .I2(rddata_mux_sel),
        .O(\GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[22].axi_rdata_int[22]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[22].axi_rdata_int_reg[22] 
       (.C(s_axi_aclk),
        .CE(axi_rdata_en),
        .D(\GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[22].axi_rdata_int[22]_i_1_n_0 ),
        .Q(s_axi_rdata[22]),
        .R(\GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[23].axi_rdata_int[23]_i_1 
       (.I0(rd_skid_buf[23]),
        .I1(bram_rddata_a[23]),
        .I2(rddata_mux_sel),
        .O(\GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[23].axi_rdata_int[23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[23].axi_rdata_int_reg[23] 
       (.C(s_axi_aclk),
        .CE(axi_rdata_en),
        .D(\GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[23].axi_rdata_int[23]_i_1_n_0 ),
        .Q(s_axi_rdata[23]),
        .R(\GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[24].axi_rdata_int[24]_i_1 
       (.I0(rd_skid_buf[24]),
        .I1(bram_rddata_a[24]),
        .I2(rddata_mux_sel),
        .O(\GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[24].axi_rdata_int[24]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[24].axi_rdata_int_reg[24] 
       (.C(s_axi_aclk),
        .CE(axi_rdata_en),
        .D(\GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[24].axi_rdata_int[24]_i_1_n_0 ),
        .Q(s_axi_rdata[24]),
        .R(\GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[25].axi_rdata_int[25]_i_1 
       (.I0(rd_skid_buf[25]),
        .I1(bram_rddata_a[25]),
        .I2(rddata_mux_sel),
        .O(\GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[25].axi_rdata_int[25]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[25].axi_rdata_int_reg[25] 
       (.C(s_axi_aclk),
        .CE(axi_rdata_en),
        .D(\GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[25].axi_rdata_int[25]_i_1_n_0 ),
        .Q(s_axi_rdata[25]),
        .R(\GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[26].axi_rdata_int[26]_i_1 
       (.I0(rd_skid_buf[26]),
        .I1(bram_rddata_a[26]),
        .I2(rddata_mux_sel),
        .O(\GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[26].axi_rdata_int[26]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[26].axi_rdata_int_reg[26] 
       (.C(s_axi_aclk),
        .CE(axi_rdata_en),
        .D(\GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[26].axi_rdata_int[26]_i_1_n_0 ),
        .Q(s_axi_rdata[26]),
        .R(\GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[27].axi_rdata_int[27]_i_1 
       (.I0(rd_skid_buf[27]),
        .I1(bram_rddata_a[27]),
        .I2(rddata_mux_sel),
        .O(\GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[27].axi_rdata_int[27]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[27].axi_rdata_int_reg[27] 
       (.C(s_axi_aclk),
        .CE(axi_rdata_en),
        .D(\GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[27].axi_rdata_int[27]_i_1_n_0 ),
        .Q(s_axi_rdata[27]),
        .R(\GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[28].axi_rdata_int[28]_i_1 
       (.I0(rd_skid_buf[28]),
        .I1(bram_rddata_a[28]),
        .I2(rddata_mux_sel),
        .O(\GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[28].axi_rdata_int[28]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[28].axi_rdata_int_reg[28] 
       (.C(s_axi_aclk),
        .CE(axi_rdata_en),
        .D(\GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[28].axi_rdata_int[28]_i_1_n_0 ),
        .Q(s_axi_rdata[28]),
        .R(\GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[29].axi_rdata_int[29]_i_1 
       (.I0(rd_skid_buf[29]),
        .I1(bram_rddata_a[29]),
        .I2(rddata_mux_sel),
        .O(\GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[29].axi_rdata_int[29]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[29].axi_rdata_int_reg[29] 
       (.C(s_axi_aclk),
        .CE(axi_rdata_en),
        .D(\GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[29].axi_rdata_int[29]_i_1_n_0 ),
        .Q(s_axi_rdata[29]),
        .R(\GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[2].axi_rdata_int[2]_i_1 
       (.I0(rd_skid_buf[2]),
        .I1(bram_rddata_a[2]),
        .I2(rddata_mux_sel),
        .O(\GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[2].axi_rdata_int[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[2].axi_rdata_int_reg[2] 
       (.C(s_axi_aclk),
        .CE(axi_rdata_en),
        .D(\GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[2].axi_rdata_int[2]_i_1_n_0 ),
        .Q(s_axi_rdata[2]),
        .R(\GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[30].axi_rdata_int[30]_i_1 
       (.I0(rd_skid_buf[30]),
        .I1(bram_rddata_a[30]),
        .I2(rddata_mux_sel),
        .O(\GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[30].axi_rdata_int[30]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[30].axi_rdata_int_reg[30] 
       (.C(s_axi_aclk),
        .CE(axi_rdata_en),
        .D(\GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[30].axi_rdata_int[30]_i_1_n_0 ),
        .Q(s_axi_rdata[30]),
        .R(\GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0101440415150404)) 
    \GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1 
       (.I0(rd_data_sm_cs[3]),
        .I1(rd_data_sm_cs[2]),
        .I2(\GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_3_n_0 ),
        .I3(\GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_4_n_0 ),
        .I4(rd_data_sm_cs[1]),
        .I5(rd_data_sm_cs[0]),
        .O(axi_rdata_en));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_2 
       (.I0(rd_skid_buf[31]),
        .I1(bram_rddata_a[31]),
        .I2(rddata_mux_sel),
        .O(\GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_3 
       (.I0(s_axi_rready),
        .I1(\GEN_NO_RD_CMD_OPT.axi_rvalid_int_reg_0 ),
        .O(\GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_4 
       (.I0(act_rd_burst_two),
        .I1(act_rd_burst),
        .O(\GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[31].axi_rdata_int_reg[31] 
       (.C(s_axi_aclk),
        .CE(axi_rdata_en),
        .D(\GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_2_n_0 ),
        .Q(s_axi_rdata[31]),
        .R(\GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[3].axi_rdata_int[3]_i_1 
       (.I0(rd_skid_buf[3]),
        .I1(bram_rddata_a[3]),
        .I2(rddata_mux_sel),
        .O(\GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[3].axi_rdata_int[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[3].axi_rdata_int_reg[3] 
       (.C(s_axi_aclk),
        .CE(axi_rdata_en),
        .D(\GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[3].axi_rdata_int[3]_i_1_n_0 ),
        .Q(s_axi_rdata[3]),
        .R(\GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[4].axi_rdata_int[4]_i_1 
       (.I0(rd_skid_buf[4]),
        .I1(bram_rddata_a[4]),
        .I2(rddata_mux_sel),
        .O(\GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[4].axi_rdata_int[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[4].axi_rdata_int_reg[4] 
       (.C(s_axi_aclk),
        .CE(axi_rdata_en),
        .D(\GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[4].axi_rdata_int[4]_i_1_n_0 ),
        .Q(s_axi_rdata[4]),
        .R(\GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[5].axi_rdata_int[5]_i_1 
       (.I0(rd_skid_buf[5]),
        .I1(bram_rddata_a[5]),
        .I2(rddata_mux_sel),
        .O(\GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[5].axi_rdata_int[5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[5].axi_rdata_int_reg[5] 
       (.C(s_axi_aclk),
        .CE(axi_rdata_en),
        .D(\GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[5].axi_rdata_int[5]_i_1_n_0 ),
        .Q(s_axi_rdata[5]),
        .R(\GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[6].axi_rdata_int[6]_i_1 
       (.I0(rd_skid_buf[6]),
        .I1(bram_rddata_a[6]),
        .I2(rddata_mux_sel),
        .O(\GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[6].axi_rdata_int[6]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[6].axi_rdata_int_reg[6] 
       (.C(s_axi_aclk),
        .CE(axi_rdata_en),
        .D(\GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[6].axi_rdata_int[6]_i_1_n_0 ),
        .Q(s_axi_rdata[6]),
        .R(\GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[7].axi_rdata_int[7]_i_1 
       (.I0(rd_skid_buf[7]),
        .I1(bram_rddata_a[7]),
        .I2(rddata_mux_sel),
        .O(\GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[7].axi_rdata_int[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[7].axi_rdata_int_reg[7] 
       (.C(s_axi_aclk),
        .CE(axi_rdata_en),
        .D(\GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[7].axi_rdata_int[7]_i_1_n_0 ),
        .Q(s_axi_rdata[7]),
        .R(\GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[8].axi_rdata_int[8]_i_1 
       (.I0(rd_skid_buf[8]),
        .I1(bram_rddata_a[8]),
        .I2(rddata_mux_sel),
        .O(\GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[8].axi_rdata_int[8]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[8].axi_rdata_int_reg[8] 
       (.C(s_axi_aclk),
        .CE(axi_rdata_en),
        .D(\GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[8].axi_rdata_int[8]_i_1_n_0 ),
        .Q(s_axi_rdata[8]),
        .R(\GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[9].axi_rdata_int[9]_i_1 
       (.I0(rd_skid_buf[9]),
        .I1(bram_rddata_a[9]),
        .I2(rddata_mux_sel),
        .O(\GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[9].axi_rdata_int[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[9].axi_rdata_int_reg[9] 
       (.C(s_axi_aclk),
        .CE(axi_rdata_en),
        .D(\GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[9].axi_rdata_int[9]_i_1_n_0 ),
        .Q(s_axi_rdata[9]),
        .R(\GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAABA)) 
    \GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf[31]_i_1 
       (.I0(rd_skid_buf_ld_reg),
        .I1(rd_data_sm_cs[3]),
        .I2(rd_data_sm_cs[2]),
        .I3(rd_data_sm_cs[1]),
        .I4(rd_data_sm_cs[0]),
        .I5(\GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_3_n_0 ),
        .O(rd_skid_buf_ld));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[0] 
       (.C(s_axi_aclk),
        .CE(rd_skid_buf_ld),
        .D(bram_rddata_a[0]),
        .Q(rd_skid_buf[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[10] 
       (.C(s_axi_aclk),
        .CE(rd_skid_buf_ld),
        .D(bram_rddata_a[10]),
        .Q(rd_skid_buf[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[11] 
       (.C(s_axi_aclk),
        .CE(rd_skid_buf_ld),
        .D(bram_rddata_a[11]),
        .Q(rd_skid_buf[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[12] 
       (.C(s_axi_aclk),
        .CE(rd_skid_buf_ld),
        .D(bram_rddata_a[12]),
        .Q(rd_skid_buf[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[13] 
       (.C(s_axi_aclk),
        .CE(rd_skid_buf_ld),
        .D(bram_rddata_a[13]),
        .Q(rd_skid_buf[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[14] 
       (.C(s_axi_aclk),
        .CE(rd_skid_buf_ld),
        .D(bram_rddata_a[14]),
        .Q(rd_skid_buf[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[15] 
       (.C(s_axi_aclk),
        .CE(rd_skid_buf_ld),
        .D(bram_rddata_a[15]),
        .Q(rd_skid_buf[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[16] 
       (.C(s_axi_aclk),
        .CE(rd_skid_buf_ld),
        .D(bram_rddata_a[16]),
        .Q(rd_skid_buf[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[17] 
       (.C(s_axi_aclk),
        .CE(rd_skid_buf_ld),
        .D(bram_rddata_a[17]),
        .Q(rd_skid_buf[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[18] 
       (.C(s_axi_aclk),
        .CE(rd_skid_buf_ld),
        .D(bram_rddata_a[18]),
        .Q(rd_skid_buf[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[19] 
       (.C(s_axi_aclk),
        .CE(rd_skid_buf_ld),
        .D(bram_rddata_a[19]),
        .Q(rd_skid_buf[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[1] 
       (.C(s_axi_aclk),
        .CE(rd_skid_buf_ld),
        .D(bram_rddata_a[1]),
        .Q(rd_skid_buf[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[20] 
       (.C(s_axi_aclk),
        .CE(rd_skid_buf_ld),
        .D(bram_rddata_a[20]),
        .Q(rd_skid_buf[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[21] 
       (.C(s_axi_aclk),
        .CE(rd_skid_buf_ld),
        .D(bram_rddata_a[21]),
        .Q(rd_skid_buf[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[22] 
       (.C(s_axi_aclk),
        .CE(rd_skid_buf_ld),
        .D(bram_rddata_a[22]),
        .Q(rd_skid_buf[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[23] 
       (.C(s_axi_aclk),
        .CE(rd_skid_buf_ld),
        .D(bram_rddata_a[23]),
        .Q(rd_skid_buf[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[24] 
       (.C(s_axi_aclk),
        .CE(rd_skid_buf_ld),
        .D(bram_rddata_a[24]),
        .Q(rd_skid_buf[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[25] 
       (.C(s_axi_aclk),
        .CE(rd_skid_buf_ld),
        .D(bram_rddata_a[25]),
        .Q(rd_skid_buf[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[26] 
       (.C(s_axi_aclk),
        .CE(rd_skid_buf_ld),
        .D(bram_rddata_a[26]),
        .Q(rd_skid_buf[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[27] 
       (.C(s_axi_aclk),
        .CE(rd_skid_buf_ld),
        .D(bram_rddata_a[27]),
        .Q(rd_skid_buf[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[28] 
       (.C(s_axi_aclk),
        .CE(rd_skid_buf_ld),
        .D(bram_rddata_a[28]),
        .Q(rd_skid_buf[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[29] 
       (.C(s_axi_aclk),
        .CE(rd_skid_buf_ld),
        .D(bram_rddata_a[29]),
        .Q(rd_skid_buf[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[2] 
       (.C(s_axi_aclk),
        .CE(rd_skid_buf_ld),
        .D(bram_rddata_a[2]),
        .Q(rd_skid_buf[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[30] 
       (.C(s_axi_aclk),
        .CE(rd_skid_buf_ld),
        .D(bram_rddata_a[30]),
        .Q(rd_skid_buf[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[31] 
       (.C(s_axi_aclk),
        .CE(rd_skid_buf_ld),
        .D(bram_rddata_a[31]),
        .Q(rd_skid_buf[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[3] 
       (.C(s_axi_aclk),
        .CE(rd_skid_buf_ld),
        .D(bram_rddata_a[3]),
        .Q(rd_skid_buf[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[4] 
       (.C(s_axi_aclk),
        .CE(rd_skid_buf_ld),
        .D(bram_rddata_a[4]),
        .Q(rd_skid_buf[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[5] 
       (.C(s_axi_aclk),
        .CE(rd_skid_buf_ld),
        .D(bram_rddata_a[5]),
        .Q(rd_skid_buf[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[6] 
       (.C(s_axi_aclk),
        .CE(rd_skid_buf_ld),
        .D(bram_rddata_a[6]),
        .Q(rd_skid_buf[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[7] 
       (.C(s_axi_aclk),
        .CE(rd_skid_buf_ld),
        .D(bram_rddata_a[7]),
        .Q(rd_skid_buf[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[8] 
       (.C(s_axi_aclk),
        .CE(rd_skid_buf_ld),
        .D(bram_rddata_a[8]),
        .Q(rd_skid_buf[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[9] 
       (.C(s_axi_aclk),
        .CE(rd_skid_buf_ld),
        .D(bram_rddata_a[9]),
        .Q(rd_skid_buf[9]),
        .R(SR));
  LUT6 #(
    .INIT(64'h00A0C0C000A000A0)) 
    \GEN_NO_RD_CMD_OPT.GEN_RD_BURST_NORL.axi_rd_burst_i_1 
       (.I0(axi_rd_burst),
        .I1(axi_rd_burst0),
        .I2(s_axi_aresetn),
        .I3(brst_zero),
        .I4(ar_active_d1),
        .I5(Arb2AR_Active),
        .O(\GEN_NO_RD_CMD_OPT.GEN_RD_BURST_NORL.axi_rd_burst_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFEFF)) 
    \GEN_NO_RD_CMD_OPT.GEN_RD_BURST_NORL.axi_rd_burst_i_2 
       (.I0(s_axi_arlen[1]),
        .I1(s_axi_arlen[3]),
        .I2(s_axi_arlen[2]),
        .I3(\GEN_NO_RD_CMD_OPT.brst_zero_i_3_n_0 ),
        .O(axi_rd_burst0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_RD_CMD_OPT.GEN_RD_BURST_NORL.axi_rd_burst_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_NO_RD_CMD_OPT.GEN_RD_BURST_NORL.axi_rd_burst_i_1_n_0 ),
        .Q(axi_rd_burst),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00A0C0C000A000A0)) 
    \GEN_NO_RD_CMD_OPT.GEN_RD_BURST_NORL.axi_rd_burst_two_i_1 
       (.I0(\GEN_NO_RD_CMD_OPT.GEN_RD_BURST_NORL.axi_rd_burst_two_reg_n_0 ),
        .I1(\GEN_NO_RD_CMD_OPT.GEN_RD_BURST_NORL.axi_rd_burst_two_i_2_n_0 ),
        .I2(s_axi_aresetn),
        .I3(brst_zero),
        .I4(ar_active_d1),
        .I5(Arb2AR_Active),
        .O(\GEN_NO_RD_CMD_OPT.GEN_RD_BURST_NORL.axi_rd_burst_two_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'h00020000)) 
    \GEN_NO_RD_CMD_OPT.GEN_RD_BURST_NORL.axi_rd_burst_two_i_2 
       (.I0(\GEN_NO_RD_CMD_OPT.brst_zero_i_3_n_0 ),
        .I1(s_axi_arlen[2]),
        .I2(s_axi_arlen[3]),
        .I3(s_axi_arlen[1]),
        .I4(s_axi_arlen[0]),
        .O(\GEN_NO_RD_CMD_OPT.GEN_RD_BURST_NORL.axi_rd_burst_two_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_RD_CMD_OPT.GEN_RD_BURST_NORL.axi_rd_burst_two_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_NO_RD_CMD_OPT.GEN_RD_BURST_NORL.axi_rd_burst_two_i_1_n_0 ),
        .Q(\GEN_NO_RD_CMD_OPT.GEN_RD_BURST_NORL.axi_rd_burst_two_reg_n_0 ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[0]_i_1 
       (.I0(s_axi_arid[0]),
        .I1(Arb2AR_Active),
        .I2(ar_active_d1),
        .I3(axi_rid_temp[0]),
        .O(\GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[10]_i_1 
       (.I0(s_axi_arid[10]),
        .I1(Arb2AR_Active),
        .I2(ar_active_d1),
        .I3(axi_rid_temp[10]),
        .O(\GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[10]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h8F)) 
    \GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[11]_i_1 
       (.I0(\GEN_NO_RD_CMD_OPT.axi_rlast_int_reg_0 ),
        .I1(s_axi_rready),
        .I2(s_axi_aresetn),
        .O(\GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[11]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[11]_i_2 
       (.I0(axi_rvalid_set),
        .I1(ar_active_d1),
        .I2(Arb2AR_Active),
        .O(\GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[11]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[11]_i_3 
       (.I0(s_axi_arid[11]),
        .I1(Arb2AR_Active),
        .I2(ar_active_d1),
        .I3(axi_rid_temp[11]),
        .O(\GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[11]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[1]_i_1 
       (.I0(s_axi_arid[1]),
        .I1(Arb2AR_Active),
        .I2(ar_active_d1),
        .I3(axi_rid_temp[1]),
        .O(\GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[2]_i_1 
       (.I0(s_axi_arid[2]),
        .I1(Arb2AR_Active),
        .I2(ar_active_d1),
        .I3(axi_rid_temp[2]),
        .O(\GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[3]_i_1 
       (.I0(s_axi_arid[3]),
        .I1(Arb2AR_Active),
        .I2(ar_active_d1),
        .I3(axi_rid_temp[3]),
        .O(\GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[4]_i_1 
       (.I0(s_axi_arid[4]),
        .I1(Arb2AR_Active),
        .I2(ar_active_d1),
        .I3(axi_rid_temp[4]),
        .O(\GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[5]_i_1 
       (.I0(s_axi_arid[5]),
        .I1(Arb2AR_Active),
        .I2(ar_active_d1),
        .I3(axi_rid_temp[5]),
        .O(\GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[6]_i_1 
       (.I0(s_axi_arid[6]),
        .I1(Arb2AR_Active),
        .I2(ar_active_d1),
        .I3(axi_rid_temp[6]),
        .O(\GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[7]_i_1 
       (.I0(s_axi_arid[7]),
        .I1(Arb2AR_Active),
        .I2(ar_active_d1),
        .I3(axi_rid_temp[7]),
        .O(\GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[8]_i_1 
       (.I0(s_axi_arid[8]),
        .I1(Arb2AR_Active),
        .I2(ar_active_d1),
        .I3(axi_rid_temp[8]),
        .O(\GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[9]_i_1 
       (.I0(s_axi_arid[9]),
        .I1(Arb2AR_Active),
        .I2(ar_active_d1),
        .I3(axi_rid_temp[9]),
        .O(\GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int_reg[0] 
       (.C(s_axi_aclk),
        .CE(\GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[11]_i_2_n_0 ),
        .D(\GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[0]_i_1_n_0 ),
        .Q(s_axi_rid[0]),
        .R(\GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[11]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int_reg[10] 
       (.C(s_axi_aclk),
        .CE(\GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[11]_i_2_n_0 ),
        .D(\GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[10]_i_1_n_0 ),
        .Q(s_axi_rid[10]),
        .R(\GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[11]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int_reg[11] 
       (.C(s_axi_aclk),
        .CE(\GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[11]_i_2_n_0 ),
        .D(\GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[11]_i_3_n_0 ),
        .Q(s_axi_rid[11]),
        .R(\GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[11]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int_reg[1] 
       (.C(s_axi_aclk),
        .CE(\GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[11]_i_2_n_0 ),
        .D(\GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[1]_i_1_n_0 ),
        .Q(s_axi_rid[1]),
        .R(\GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[11]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int_reg[2] 
       (.C(s_axi_aclk),
        .CE(\GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[11]_i_2_n_0 ),
        .D(\GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[2]_i_1_n_0 ),
        .Q(s_axi_rid[2]),
        .R(\GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[11]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int_reg[3] 
       (.C(s_axi_aclk),
        .CE(\GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[11]_i_2_n_0 ),
        .D(\GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[3]_i_1_n_0 ),
        .Q(s_axi_rid[3]),
        .R(\GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[11]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int_reg[4] 
       (.C(s_axi_aclk),
        .CE(\GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[11]_i_2_n_0 ),
        .D(\GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[4]_i_1_n_0 ),
        .Q(s_axi_rid[4]),
        .R(\GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[11]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int_reg[5] 
       (.C(s_axi_aclk),
        .CE(\GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[11]_i_2_n_0 ),
        .D(\GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[5]_i_1_n_0 ),
        .Q(s_axi_rid[5]),
        .R(\GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[11]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int_reg[6] 
       (.C(s_axi_aclk),
        .CE(\GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[11]_i_2_n_0 ),
        .D(\GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[6]_i_1_n_0 ),
        .Q(s_axi_rid[6]),
        .R(\GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[11]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int_reg[7] 
       (.C(s_axi_aclk),
        .CE(\GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[11]_i_2_n_0 ),
        .D(\GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[7]_i_1_n_0 ),
        .Q(s_axi_rid[7]),
        .R(\GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[11]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int_reg[8] 
       (.C(s_axi_aclk),
        .CE(\GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[11]_i_2_n_0 ),
        .D(\GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[8]_i_1_n_0 ),
        .Q(s_axi_rid[8]),
        .R(\GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[11]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int_reg[9] 
       (.C(s_axi_aclk),
        .CE(\GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[11]_i_2_n_0 ),
        .D(\GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[9]_i_1_n_0 ),
        .Q(s_axi_rid[9]),
        .R(\GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[11]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_temp_reg[0] 
       (.C(s_axi_aclk),
        .CE(ar_active_re),
        .D(s_axi_arid[0]),
        .Q(axi_rid_temp[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_temp_reg[10] 
       (.C(s_axi_aclk),
        .CE(ar_active_re),
        .D(s_axi_arid[10]),
        .Q(axi_rid_temp[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_temp_reg[11] 
       (.C(s_axi_aclk),
        .CE(ar_active_re),
        .D(s_axi_arid[11]),
        .Q(axi_rid_temp[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_temp_reg[1] 
       (.C(s_axi_aclk),
        .CE(ar_active_re),
        .D(s_axi_arid[1]),
        .Q(axi_rid_temp[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_temp_reg[2] 
       (.C(s_axi_aclk),
        .CE(ar_active_re),
        .D(s_axi_arid[2]),
        .Q(axi_rid_temp[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_temp_reg[3] 
       (.C(s_axi_aclk),
        .CE(ar_active_re),
        .D(s_axi_arid[3]),
        .Q(axi_rid_temp[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_temp_reg[4] 
       (.C(s_axi_aclk),
        .CE(ar_active_re),
        .D(s_axi_arid[4]),
        .Q(axi_rid_temp[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_temp_reg[5] 
       (.C(s_axi_aclk),
        .CE(ar_active_re),
        .D(s_axi_arid[5]),
        .Q(axi_rid_temp[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_temp_reg[6] 
       (.C(s_axi_aclk),
        .CE(ar_active_re),
        .D(s_axi_arid[6]),
        .Q(axi_rid_temp[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_temp_reg[7] 
       (.C(s_axi_aclk),
        .CE(ar_active_re),
        .D(s_axi_arid[7]),
        .Q(axi_rid_temp[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_temp_reg[8] 
       (.C(s_axi_aclk),
        .CE(ar_active_re),
        .D(s_axi_arid[8]),
        .Q(axi_rid_temp[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_temp_reg[9] 
       (.C(s_axi_aclk),
        .CE(ar_active_re),
        .D(s_axi_arid[9]),
        .Q(axi_rid_temp[9]),
        .R(SR));
  system_AXITDC_0_0_wrap_brst_3 \GEN_NO_RD_CMD_OPT.I_WRAP_BRST 
       (.\ADDR_SNG_PORT.bram_addr_int[13]_i_8_0 (\GEN_NO_RD_CMD_OPT.GEN_RD_BURST_NORL.axi_rd_burst_two_reg_n_0 ),
        .\ADDR_SNG_PORT.bram_addr_int_reg[10] (\ADDR_SNG_PORT.bram_addr_int_reg[10] ),
        .\ADDR_SNG_PORT.bram_addr_int_reg[11] (Q),
        .\ADDR_SNG_PORT.bram_addr_int_reg[11]_0 (\ADDR_SNG_PORT.bram_addr_int_reg[11] ),
        .\ADDR_SNG_PORT.bram_addr_int_reg[11]_1 (\ADDR_SNG_PORT.bram_addr_int_reg[11]_0 ),
        .\ADDR_SNG_PORT.bram_addr_int_reg[13] (\ADDR_SNG_PORT.bram_addr_int_reg[13] ),
        .\ADDR_SNG_PORT.bram_addr_int_reg[13]_0 (\ADDR_SNG_PORT.bram_addr_int_reg[13]_0 ),
        .\ADDR_SNG_PORT.bram_addr_int_reg[13]_1 (ar_active_d1),
        .\ADDR_SNG_PORT.bram_addr_int_reg[2] (\ADDR_SNG_PORT.bram_addr_int_reg[2] ),
        .\ADDR_SNG_PORT.bram_addr_int_reg[4] (\ADDR_SNG_PORT.bram_addr_int_reg[4] ),
        .\ADDR_SNG_PORT.bram_addr_int_reg[5] (\ADDR_SNG_PORT.bram_addr_int_reg[5] ),
        .\ADDR_SNG_PORT.bram_addr_int_reg[6] (\ADDR_SNG_PORT.bram_addr_int_reg[6] ),
        .\ADDR_SNG_PORT.bram_addr_int_reg[7] (\ADDR_SNG_PORT.bram_addr_int_reg[7] ),
        .\ADDR_SNG_PORT.bram_addr_int_reg[8] (\ADDR_SNG_PORT.bram_addr_int_reg[8] ),
        .\ADDR_SNG_PORT.bram_addr_int_reg[9] (\ADDR_SNG_PORT.bram_addr_int_reg[9] ),
        .Arb2AR_Active(Arb2AR_Active),
        .D(D),
        .E(E),
        .\FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs_reg[1] (\GEN_NO_RD_CMD_OPT.I_WRAP_BRST_n_14 ),
        .\GEN_NO_RD_CMD_OPT.axi_rvalid_int_reg (\GEN_NO_RD_CMD_OPT.I_WRAP_BRST_n_15 ),
        .\GEN_NO_RD_CMD_OPT.bram_en_int_i_6 (\GEN_NO_RD_CMD_OPT.axi_rvalid_int_reg_0 ),
        .Q(rd_data_sm_cs),
        .ar_active_re(ar_active_re),
        .ar_active_reg(\ADDR_SNG_PORT.sng_bram_addr_ld_en ),
        .axi_rd_burst(axi_rd_burst),
        .brst_zero(brst_zero),
        .curr_fixed_burst_reg(curr_fixed_burst_reg),
        .curr_fixed_burst_reg_0(curr_fixed_burst_reg_0),
        .curr_wrap_burst_reg(curr_wrap_burst_reg),
        .end_brst_rd(end_brst_rd),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_aresetn_0(SR),
        .s_axi_arlen(s_axi_arlen[3:0]),
        .s_axi_rready(s_axi_rready));
  LUT6 #(
    .INIT(64'h0000000022E2EEE2)) 
    \GEN_NO_RD_CMD_OPT.act_rd_burst_i_1 
       (.I0(act_rd_burst),
        .I1(act_rd_burst_set),
        .I2(axi_rd_burst),
        .I3(ar_active_re),
        .I4(\GEN_NO_RD_CMD_OPT.GEN_RD_BURST_NORL.axi_rd_burst_two_i_2_n_0 ),
        .I5(\GEN_NO_RD_CMD_OPT.act_rd_burst_two_i_3_n_0 ),
        .O(\GEN_NO_RD_CMD_OPT.act_rd_burst_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_RD_CMD_OPT.act_rd_burst_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_NO_RD_CMD_OPT.act_rd_burst_i_1_n_0 ),
        .Q(act_rd_burst),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \GEN_NO_RD_CMD_OPT.act_rd_burst_two_i_1 
       (.I0(act_rd_burst_two),
        .I1(act_rd_burst_set),
        .I2(\GEN_NO_RD_CMD_OPT.GEN_RD_BURST_NORL.axi_rd_burst_two_reg_n_0 ),
        .I3(ar_active_re),
        .I4(\GEN_NO_RD_CMD_OPT.GEN_RD_BURST_NORL.axi_rd_burst_two_i_2_n_0 ),
        .I5(\GEN_NO_RD_CMD_OPT.act_rd_burst_two_i_3_n_0 ),
        .O(\GEN_NO_RD_CMD_OPT.act_rd_burst_two_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000400044444000)) 
    \GEN_NO_RD_CMD_OPT.act_rd_burst_two_i_2 
       (.I0(rd_data_sm_cs[3]),
        .I1(\GEN_NO_RD_CMD_OPT.act_rd_burst_two_i_4_n_0 ),
        .I2(\GEN_NO_RD_CMD_OPT.brst_zero_i_2_n_0 ),
        .I3(ar_active_re),
        .I4(rd_data_sm_cs[0]),
        .I5(\FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[1]_i_4_n_0 ),
        .O(act_rd_burst_set));
  LUT6 #(
    .INIT(64'h04000010FFFFFFFF)) 
    \GEN_NO_RD_CMD_OPT.act_rd_burst_two_i_3 
       (.I0(\GEN_NO_RD_CMD_OPT.act_rd_burst_two_i_5_n_0 ),
        .I1(rd_data_sm_cs[2]),
        .I2(rd_data_sm_cs[3]),
        .I3(rd_data_sm_cs[0]),
        .I4(rd_data_sm_cs[1]),
        .I5(s_axi_aresetn),
        .O(\GEN_NO_RD_CMD_OPT.act_rd_burst_two_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \GEN_NO_RD_CMD_OPT.act_rd_burst_two_i_4 
       (.I0(rd_data_sm_cs[1]),
        .I1(rd_data_sm_cs[2]),
        .O(\GEN_NO_RD_CMD_OPT.act_rd_burst_two_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'h1FFF)) 
    \GEN_NO_RD_CMD_OPT.act_rd_burst_two_i_5 
       (.I0(act_rd_burst),
        .I1(act_rd_burst_two),
        .I2(\GEN_NO_RD_CMD_OPT.axi_rvalid_int_reg_0 ),
        .I3(s_axi_rready),
        .O(\GEN_NO_RD_CMD_OPT.act_rd_burst_two_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_RD_CMD_OPT.act_rd_burst_two_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_NO_RD_CMD_OPT.act_rd_burst_two_i_1_n_0 ),
        .Q(act_rd_burst_two),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFF55FFC000000000)) 
    \GEN_NO_RD_CMD_OPT.axi_rlast_int_i_1 
       (.I0(s_axi_rready),
        .I1(rlast_sm_cs[2]),
        .I2(\GEN_NO_RD_CMD_OPT.axi_rlast_int_i_2_n_0 ),
        .I3(\GEN_NO_RD_CMD_OPT.axi_rlast_int_i_3_n_0 ),
        .I4(\GEN_NO_RD_CMD_OPT.axi_rlast_int_reg_0 ),
        .I5(s_axi_aresetn),
        .O(\GEN_NO_RD_CMD_OPT.axi_rlast_int_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \GEN_NO_RD_CMD_OPT.axi_rlast_int_i_2 
       (.I0(rlast_sm_cs[0]),
        .I1(rlast_sm_cs[1]),
        .O(\GEN_NO_RD_CMD_OPT.axi_rlast_int_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \GEN_NO_RD_CMD_OPT.axi_rlast_int_i_3 
       (.I0(rlast_sm_cs[2]),
        .I1(rlast_sm_cs[0]),
        .I2(\GEN_NO_RD_CMD_OPT.axi_rvalid_int_reg_0 ),
        .I3(s_axi_rready),
        .O(\GEN_NO_RD_CMD_OPT.axi_rlast_int_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_RD_CMD_OPT.axi_rlast_int_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_NO_RD_CMD_OPT.axi_rlast_int_i_1_n_0 ),
        .Q(\GEN_NO_RD_CMD_OPT.axi_rlast_int_reg_0 ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFFFEAA)) 
    \GEN_NO_RD_CMD_OPT.axi_rvalid_clr_ok_i_1 
       (.I0(\GEN_NO_RD_CMD_OPT.axi_rvalid_clr_ok_i_2_n_0 ),
        .I1(\GEN_NO_RD_CMD_OPT.disable_b2b_brst_i_2_n_0 ),
        .I2(disable_b2b_brst),
        .I3(last_bram_addr),
        .I4(axi_rvalid_clr_ok),
        .O(\GEN_NO_RD_CMD_OPT.axi_rvalid_clr_ok_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4444444444F44444)) 
    \GEN_NO_RD_CMD_OPT.axi_rvalid_clr_ok_i_2 
       (.I0(ar_active_d1),
        .I1(Arb2AR_Active),
        .I2(rd_data_sm_cs[0]),
        .I3(rd_data_sm_cs[1]),
        .I4(rd_data_sm_cs[2]),
        .I5(rd_data_sm_cs[3]),
        .O(\GEN_NO_RD_CMD_OPT.axi_rvalid_clr_ok_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_RD_CMD_OPT.axi_rvalid_clr_ok_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_NO_RD_CMD_OPT.axi_rvalid_clr_ok_i_1_n_0 ),
        .Q(axi_rvalid_clr_ok),
        .R(SR));
  LUT6 #(
    .INIT(64'h7F7F7F0000000000)) 
    \GEN_NO_RD_CMD_OPT.axi_rvalid_int_i_1 
       (.I0(s_axi_rready),
        .I1(\GEN_NO_RD_CMD_OPT.axi_rlast_int_reg_0 ),
        .I2(axi_rvalid_clr_ok),
        .I3(axi_rvalid_set),
        .I4(\GEN_NO_RD_CMD_OPT.axi_rvalid_int_reg_0 ),
        .I5(s_axi_aresetn),
        .O(\GEN_NO_RD_CMD_OPT.axi_rvalid_int_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_RD_CMD_OPT.axi_rvalid_int_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_NO_RD_CMD_OPT.axi_rvalid_int_i_1_n_0 ),
        .Q(\GEN_NO_RD_CMD_OPT.axi_rvalid_int_reg_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \GEN_NO_RD_CMD_OPT.axi_rvalid_set_i_1 
       (.I0(rd_data_sm_cs[2]),
        .I1(rd_data_sm_cs[3]),
        .I2(rd_data_sm_cs[1]),
        .I3(rd_data_sm_cs[0]),
        .O(axi_rvalid_set_cmb));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_RD_CMD_OPT.axi_rvalid_set_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_rvalid_set_cmb),
        .Q(axi_rvalid_set),
        .R(SR));
  LUT6 #(
    .INIT(64'h00BBFFFB00BB000B)) 
    \GEN_NO_RD_CMD_OPT.bram_en_int_i_1 
       (.I0(\GEN_NO_RD_CMD_OPT.bram_en_int_i_2_n_0 ),
        .I1(\GEN_NO_RD_CMD_OPT.bram_en_int_i_3_n_0 ),
        .I2(\GEN_NO_RD_CMD_OPT.bram_en_int_i_4_n_0 ),
        .I3(rd_data_sm_cs[3]),
        .I4(\GEN_NO_RD_CMD_OPT.bram_en_int_i_5_n_0 ),
        .I5(BRAM_En_B_i),
        .O(\GEN_NO_RD_CMD_OPT.bram_en_int_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h80888080FFFFFFFF)) 
    \GEN_NO_RD_CMD_OPT.bram_en_int_i_2 
       (.I0(rd_data_sm_cs[1]),
        .I1(rd_data_sm_cs[2]),
        .I2(ar_active_re),
        .I3(\GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_3_n_0 ),
        .I4(pend_rd_op),
        .I5(\GEN_NO_RD_CMD_OPT.bram_en_int_i_6_n_0 ),
        .O(\GEN_NO_RD_CMD_OPT.bram_en_int_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFEFEFEF2FFFFFFFF)) 
    \GEN_NO_RD_CMD_OPT.bram_en_int_i_3 
       (.I0(\FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[1]_i_4_n_0 ),
        .I1(rd_data_sm_cs[1]),
        .I2(rd_data_sm_cs[2]),
        .I3(brst_zero),
        .I4(end_brst_rd),
        .I5(rd_data_sm_cs[0]),
        .O(\GEN_NO_RD_CMD_OPT.bram_en_int_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAFFFF00A08A8A)) 
    \GEN_NO_RD_CMD_OPT.bram_en_int_i_4 
       (.I0(\GEN_NO_RD_CMD_OPT.bram_en_int_i_7_n_0 ),
        .I1(\GEN_NO_RD_CMD_OPT.bram_en_int_i_8_n_0 ),
        .I2(rd_data_sm_cs[2]),
        .I3(\FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[1]_i_3_n_0 ),
        .I4(rd_data_sm_cs[0]),
        .I5(rd_data_sm_cs[1]),
        .O(\GEN_NO_RD_CMD_OPT.bram_en_int_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h7F00FF007F000000)) 
    \GEN_NO_RD_CMD_OPT.bram_en_int_i_5 
       (.I0(rd_data_sm_cs[0]),
        .I1(brst_one),
        .I2(\GEN_NO_RD_CMD_OPT.bram_en_int_i_8_n_0 ),
        .I3(\GEN_NO_RD_CMD_OPT.bram_en_int_i_9_n_0 ),
        .I4(rd_data_sm_cs[1]),
        .I5(ar_active_re),
        .O(\GEN_NO_RD_CMD_OPT.bram_en_int_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFF7DFC7DCF4DCC4D)) 
    \GEN_NO_RD_CMD_OPT.bram_en_int_i_6 
       (.I0(ar_active_re),
        .I1(rd_data_sm_cs[0]),
        .I2(rd_data_sm_cs[2]),
        .I3(rd_data_sm_cs[1]),
        .I4(\GEN_NO_RD_CMD_OPT.GEN_RD_BURST_NORL.axi_rd_burst_two_reg_n_0 ),
        .I5(\GEN_NO_RD_CMD_OPT.I_WRAP_BRST_n_15 ),
        .O(\GEN_NO_RD_CMD_OPT.bram_en_int_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h007FFFFFFFFFFFFF)) 
    \GEN_NO_RD_CMD_OPT.bram_en_int_i_7 
       (.I0(pend_rd_op),
        .I1(\GEN_NO_RD_CMD_OPT.axi_rvalid_int_reg_0 ),
        .I2(s_axi_rready),
        .I3(ar_active_re),
        .I4(rd_data_sm_cs[2]),
        .I5(rd_data_sm_cs[1]),
        .O(\GEN_NO_RD_CMD_OPT.bram_en_int_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'h0007)) 
    \GEN_NO_RD_CMD_OPT.bram_en_int_i_8 
       (.I0(\GEN_NO_RD_CMD_OPT.axi_rvalid_int_reg_0 ),
        .I1(s_axi_rready),
        .I2(brst_zero),
        .I3(end_brst_rd),
        .O(\GEN_NO_RD_CMD_OPT.bram_en_int_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \GEN_NO_RD_CMD_OPT.bram_en_int_i_9 
       (.I0(rd_data_sm_cs[3]),
        .I1(rd_data_sm_cs[2]),
        .O(\GEN_NO_RD_CMD_OPT.bram_en_int_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_RD_CMD_OPT.bram_en_int_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_NO_RD_CMD_OPT.bram_en_int_i_1_n_0 ),
        .Q(BRAM_En_B_i),
        .R(SR));
  LUT4 #(
    .INIT(16'h08FB)) 
    \GEN_NO_RD_CMD_OPT.brst_cnt[0]_i_1 
       (.I0(s_axi_arlen[0]),
        .I1(Arb2AR_Active),
        .I2(ar_active_d1),
        .I3(\GEN_NO_RD_CMD_OPT.brst_cnt_reg [0]),
        .O(p_0_in__0[0]));
  LUT5 #(
    .INIT(32'hFB0808FB)) 
    \GEN_NO_RD_CMD_OPT.brst_cnt[1]_i_1 
       (.I0(s_axi_arlen[1]),
        .I1(Arb2AR_Active),
        .I2(ar_active_d1),
        .I3(\GEN_NO_RD_CMD_OPT.brst_cnt_reg [1]),
        .I4(\GEN_NO_RD_CMD_OPT.brst_cnt_reg [0]),
        .O(p_0_in__0[1]));
  LUT6 #(
    .INIT(64'hFBFBFB08080808FB)) 
    \GEN_NO_RD_CMD_OPT.brst_cnt[2]_i_1 
       (.I0(s_axi_arlen[2]),
        .I1(Arb2AR_Active),
        .I2(ar_active_d1),
        .I3(\GEN_NO_RD_CMD_OPT.brst_cnt_reg [1]),
        .I4(\GEN_NO_RD_CMD_OPT.brst_cnt_reg [0]),
        .I5(\GEN_NO_RD_CMD_OPT.brst_cnt_reg [2]),
        .O(p_0_in__0[2]));
  LUT6 #(
    .INIT(64'hBBBBBBB88888888B)) 
    \GEN_NO_RD_CMD_OPT.brst_cnt[3]_i_1 
       (.I0(s_axi_arlen[3]),
        .I1(ar_active_re),
        .I2(\GEN_NO_RD_CMD_OPT.brst_cnt_reg [2]),
        .I3(\GEN_NO_RD_CMD_OPT.brst_cnt_reg [0]),
        .I4(\GEN_NO_RD_CMD_OPT.brst_cnt_reg [1]),
        .I5(\GEN_NO_RD_CMD_OPT.brst_cnt_reg [3]),
        .O(p_0_in__0[3]));
  LUT5 #(
    .INIT(32'hFB0808FB)) 
    \GEN_NO_RD_CMD_OPT.brst_cnt[4]_i_1 
       (.I0(s_axi_arlen[4]),
        .I1(Arb2AR_Active),
        .I2(ar_active_d1),
        .I3(\GEN_NO_RD_CMD_OPT.brst_cnt[6]_i_2_n_0 ),
        .I4(\GEN_NO_RD_CMD_OPT.brst_cnt_reg [4]),
        .O(p_0_in__0[4]));
  LUT6 #(
    .INIT(64'hFB08FB08FB0808FB)) 
    \GEN_NO_RD_CMD_OPT.brst_cnt[5]_i_1 
       (.I0(s_axi_arlen[5]),
        .I1(Arb2AR_Active),
        .I2(ar_active_d1),
        .I3(\GEN_NO_RD_CMD_OPT.brst_cnt_reg [5]),
        .I4(\GEN_NO_RD_CMD_OPT.brst_cnt[6]_i_2_n_0 ),
        .I5(\GEN_NO_RD_CMD_OPT.brst_cnt_reg [4]),
        .O(p_0_in__0[5]));
  LUT6 #(
    .INIT(64'hB8B8B8B8B8B8B88B)) 
    \GEN_NO_RD_CMD_OPT.brst_cnt[6]_i_1 
       (.I0(s_axi_arlen[6]),
        .I1(ar_active_re),
        .I2(\GEN_NO_RD_CMD_OPT.brst_cnt_reg [6]),
        .I3(\GEN_NO_RD_CMD_OPT.brst_cnt[6]_i_2_n_0 ),
        .I4(\GEN_NO_RD_CMD_OPT.brst_cnt_reg [4]),
        .I5(\GEN_NO_RD_CMD_OPT.brst_cnt_reg [5]),
        .O(p_0_in__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \GEN_NO_RD_CMD_OPT.brst_cnt[6]_i_2 
       (.I0(\GEN_NO_RD_CMD_OPT.brst_cnt_reg [3]),
        .I1(\GEN_NO_RD_CMD_OPT.brst_cnt_reg [1]),
        .I2(\GEN_NO_RD_CMD_OPT.brst_cnt_reg [0]),
        .I3(\GEN_NO_RD_CMD_OPT.brst_cnt_reg [2]),
        .O(\GEN_NO_RD_CMD_OPT.brst_cnt[6]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hF4)) 
    \GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1 
       (.I0(ar_active_d1),
        .I1(Arb2AR_Active),
        .I2(\GEN_NO_RD_CMD_OPT.I_WRAP_BRST_n_14 ),
        .O(\GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFB08FB08FB0808FB)) 
    \GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_2 
       (.I0(s_axi_arlen[7]),
        .I1(Arb2AR_Active),
        .I2(ar_active_d1),
        .I3(\GEN_NO_RD_CMD_OPT.brst_cnt_reg [7]),
        .I4(\GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_3_n_0 ),
        .I5(\GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_4_n_0 ),
        .O(p_0_in__0[7]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_3 
       (.I0(\GEN_NO_RD_CMD_OPT.brst_cnt_reg [2]),
        .I1(\GEN_NO_RD_CMD_OPT.brst_cnt_reg [0]),
        .I2(\GEN_NO_RD_CMD_OPT.brst_cnt_reg [1]),
        .O(\GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_4 
       (.I0(\GEN_NO_RD_CMD_OPT.brst_cnt_reg [6]),
        .I1(\GEN_NO_RD_CMD_OPT.brst_cnt_reg [3]),
        .I2(\GEN_NO_RD_CMD_OPT.brst_cnt_reg [5]),
        .I3(\GEN_NO_RD_CMD_OPT.brst_cnt_reg [4]),
        .O(\GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_RD_CMD_OPT.brst_cnt_max_d1_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(brst_cnt_max),
        .Q(brst_cnt_max_d1),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_RD_CMD_OPT.brst_cnt_reg[0] 
       (.C(s_axi_aclk),
        .CE(\GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0 ),
        .D(p_0_in__0[0]),
        .Q(\GEN_NO_RD_CMD_OPT.brst_cnt_reg [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_RD_CMD_OPT.brst_cnt_reg[1] 
       (.C(s_axi_aclk),
        .CE(\GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0 ),
        .D(p_0_in__0[1]),
        .Q(\GEN_NO_RD_CMD_OPT.brst_cnt_reg [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_RD_CMD_OPT.brst_cnt_reg[2] 
       (.C(s_axi_aclk),
        .CE(\GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0 ),
        .D(p_0_in__0[2]),
        .Q(\GEN_NO_RD_CMD_OPT.brst_cnt_reg [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_RD_CMD_OPT.brst_cnt_reg[3] 
       (.C(s_axi_aclk),
        .CE(\GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0 ),
        .D(p_0_in__0[3]),
        .Q(\GEN_NO_RD_CMD_OPT.brst_cnt_reg [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_RD_CMD_OPT.brst_cnt_reg[4] 
       (.C(s_axi_aclk),
        .CE(\GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0 ),
        .D(p_0_in__0[4]),
        .Q(\GEN_NO_RD_CMD_OPT.brst_cnt_reg [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_RD_CMD_OPT.brst_cnt_reg[5] 
       (.C(s_axi_aclk),
        .CE(\GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0 ),
        .D(p_0_in__0[5]),
        .Q(\GEN_NO_RD_CMD_OPT.brst_cnt_reg [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_RD_CMD_OPT.brst_cnt_reg[6] 
       (.C(s_axi_aclk),
        .CE(\GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0 ),
        .D(p_0_in__0[6]),
        .Q(\GEN_NO_RD_CMD_OPT.brst_cnt_reg [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_RD_CMD_OPT.brst_cnt_reg[7] 
       (.C(s_axi_aclk),
        .CE(\GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0 ),
        .D(p_0_in__0[7]),
        .Q(\GEN_NO_RD_CMD_OPT.brst_cnt_reg [7]),
        .R(SR));
  LUT6 #(
    .INIT(64'h4444004444400040)) 
    \GEN_NO_RD_CMD_OPT.brst_one_i_1 
       (.I0(\GEN_NO_RD_CMD_OPT.last_bram_addr_i_4_n_0 ),
        .I1(s_axi_aresetn),
        .I2(brst_one),
        .I3(ar_active_re),
        .I4(\GEN_NO_RD_CMD_OPT.GEN_RD_BURST_NORL.axi_rd_burst_two_i_2_n_0 ),
        .I5(\GEN_NO_RD_CMD_OPT.brst_one_i_2_n_0 ),
        .O(\GEN_NO_RD_CMD_OPT.brst_one_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    \GEN_NO_RD_CMD_OPT.brst_one_i_2 
       (.I0(\GEN_NO_RD_CMD_OPT.I_WRAP_BRST_n_14 ),
        .I1(\GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_4_n_0 ),
        .I2(\GEN_NO_RD_CMD_OPT.brst_cnt_reg [7]),
        .I3(\GEN_NO_RD_CMD_OPT.brst_cnt_reg [2]),
        .I4(\GEN_NO_RD_CMD_OPT.brst_cnt_reg [1]),
        .I5(\GEN_NO_RD_CMD_OPT.brst_cnt_reg [0]),
        .O(\GEN_NO_RD_CMD_OPT.brst_one_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_RD_CMD_OPT.brst_one_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_NO_RD_CMD_OPT.brst_one_i_1_n_0 ),
        .Q(brst_one),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF7F7F70000000000)) 
    \GEN_NO_RD_CMD_OPT.brst_zero_i_1 
       (.I0(\GEN_NO_RD_CMD_OPT.brst_zero_i_2_n_0 ),
        .I1(Arb2AR_Active),
        .I2(ar_active_d1),
        .I3(\GEN_NO_RD_CMD_OPT.last_bram_addr_i_4_n_0 ),
        .I4(brst_zero),
        .I5(s_axi_aresetn),
        .O(\GEN_NO_RD_CMD_OPT.brst_zero_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \GEN_NO_RD_CMD_OPT.brst_zero_i_2 
       (.I0(s_axi_arlen[0]),
        .I1(s_axi_arlen[1]),
        .I2(s_axi_arlen[2]),
        .I3(s_axi_arlen[3]),
        .I4(\GEN_NO_RD_CMD_OPT.brst_zero_i_3_n_0 ),
        .O(\GEN_NO_RD_CMD_OPT.brst_zero_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \GEN_NO_RD_CMD_OPT.brst_zero_i_3 
       (.I0(s_axi_arlen[6]),
        .I1(s_axi_arlen[5]),
        .I2(s_axi_arlen[7]),
        .I3(s_axi_arlen[4]),
        .O(\GEN_NO_RD_CMD_OPT.brst_zero_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_RD_CMD_OPT.brst_zero_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_NO_RD_CMD_OPT.brst_zero_i_1_n_0 ),
        .Q(brst_zero),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \GEN_NO_RD_CMD_OPT.curr_fixed_burst_reg_i_1 
       (.I0(s_axi_arburst[0]),
        .I1(s_axi_arburst[1]),
        .O(curr_fixed_burst));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_RD_CMD_OPT.curr_fixed_burst_reg_reg 
       (.C(s_axi_aclk),
        .CE(ar_active_re),
        .D(curr_fixed_burst),
        .Q(curr_fixed_burst_reg_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_NO_RD_CMD_OPT.curr_wrap_burst_reg_i_1 
       (.I0(s_axi_arburst[1]),
        .I1(s_axi_arburst[0]),
        .O(\GEN_NO_RD_CMD_OPT.curr_wrap_burst_reg_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_RD_CMD_OPT.curr_wrap_burst_reg_reg 
       (.C(s_axi_aclk),
        .CE(ar_active_re),
        .D(\GEN_NO_RD_CMD_OPT.curr_wrap_burst_reg_i_1_n_0 ),
        .Q(curr_wrap_burst_reg),
        .R(SR));
  LUT6 #(
    .INIT(64'hAABAAABABABAAABA)) 
    \GEN_NO_RD_CMD_OPT.disable_b2b_brst_i_1 
       (.I0(\GEN_NO_RD_CMD_OPT.disable_b2b_brst_i_2_n_0 ),
        .I1(rd_data_sm_cs[3]),
        .I2(disable_b2b_brst),
        .I3(rd_data_sm_cs[0]),
        .I4(rd_data_sm_cs[2]),
        .I5(rd_data_sm_cs[1]),
        .O(disable_b2b_brst_cmb));
  LUT6 #(
    .INIT(64'h00000000FBFBFBBB)) 
    \GEN_NO_RD_CMD_OPT.disable_b2b_brst_i_2 
       (.I0(disable_b2b_brst),
        .I1(rd_data_sm_cs[1]),
        .I2(\GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_3_n_0 ),
        .I3(\FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_5_n_0 ),
        .I4(brst_one),
        .I5(\GEN_NO_RD_CMD_OPT.disable_b2b_brst_i_3_n_0 ),
        .O(\GEN_NO_RD_CMD_OPT.disable_b2b_brst_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF10FFFFFFFF)) 
    \GEN_NO_RD_CMD_OPT.disable_b2b_brst_i_3 
       (.I0(\GEN_NO_RD_CMD_OPT.GEN_RD_BURST_NORL.axi_rd_burst_two_reg_n_0 ),
        .I1(rd_data_sm_cs[1]),
        .I2(axi_rd_burst),
        .I3(rd_data_sm_cs[3]),
        .I4(rd_data_sm_cs[2]),
        .I5(rd_data_sm_cs[0]),
        .O(\GEN_NO_RD_CMD_OPT.disable_b2b_brst_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_RD_CMD_OPT.disable_b2b_brst_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(disable_b2b_brst_cmb),
        .Q(disable_b2b_brst),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFCFFFD03000000)) 
    \GEN_NO_RD_CMD_OPT.end_brst_rd_clr_i_1 
       (.I0(ar_active_re),
        .I1(rd_data_sm_cs[1]),
        .I2(rd_data_sm_cs[3]),
        .I3(rd_data_sm_cs[2]),
        .I4(rd_data_sm_cs[0]),
        .I5(end_brst_rd_clr),
        .O(\GEN_NO_RD_CMD_OPT.end_brst_rd_clr_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_RD_CMD_OPT.end_brst_rd_clr_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_NO_RD_CMD_OPT.end_brst_rd_clr_i_1_n_0 ),
        .Q(end_brst_rd_clr),
        .R(SR));
  LUT5 #(
    .INIT(32'h55300000)) 
    \GEN_NO_RD_CMD_OPT.end_brst_rd_i_1 
       (.I0(end_brst_rd_clr),
        .I1(brst_cnt_max_d1),
        .I2(brst_cnt_max),
        .I3(end_brst_rd),
        .I4(s_axi_aresetn),
        .O(\GEN_NO_RD_CMD_OPT.end_brst_rd_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_RD_CMD_OPT.end_brst_rd_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_NO_RD_CMD_OPT.end_brst_rd_i_1_n_0 ),
        .Q(end_brst_rd),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF44000003)) 
    \GEN_NO_RD_CMD_OPT.last_bram_addr_i_1 
       (.I0(\GEN_NO_RD_CMD_OPT.last_bram_addr_i_2_n_0 ),
        .I1(rd_data_sm_cs[2]),
        .I2(\GEN_NO_RD_CMD_OPT.last_bram_addr_i_3_n_0 ),
        .I3(rd_data_sm_cs[0]),
        .I4(rd_data_sm_cs[1]),
        .I5(\GEN_NO_RD_CMD_OPT.last_bram_addr_i_4_n_0 ),
        .O(last_bram_addr0));
  LUT6 #(
    .INIT(64'hFFFFFFFFEAEFEFEF)) 
    \GEN_NO_RD_CMD_OPT.last_bram_addr_i_2 
       (.I0(rd_data_sm_cs[3]),
        .I1(\GEN_NO_RD_CMD_OPT.brst_zero_i_2_n_0 ),
        .I2(ar_active_re),
        .I3(pend_rd_op),
        .I4(\FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[1]_i_4_n_0 ),
        .I5(\GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_3_n_0 ),
        .O(\GEN_NO_RD_CMD_OPT.last_bram_addr_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFE00FEFFFEFF)) 
    \GEN_NO_RD_CMD_OPT.last_bram_addr_i_3 
       (.I0(\GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_3_n_0 ),
        .I1(axi_rd_burst),
        .I2(\GEN_NO_RD_CMD_OPT.GEN_RD_BURST_NORL.axi_rd_burst_two_reg_n_0 ),
        .I3(rd_data_sm_cs[3]),
        .I4(\GEN_NO_RD_CMD_OPT.brst_zero_i_2_n_0 ),
        .I5(ar_active_re),
        .O(\GEN_NO_RD_CMD_OPT.last_bram_addr_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    \GEN_NO_RD_CMD_OPT.last_bram_addr_i_4 
       (.I0(\GEN_NO_RD_CMD_OPT.brst_cnt_reg [1]),
        .I1(\GEN_NO_RD_CMD_OPT.brst_cnt_reg [0]),
        .I2(\GEN_NO_RD_CMD_OPT.I_WRAP_BRST_n_14 ),
        .I3(\GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_4_n_0 ),
        .I4(\GEN_NO_RD_CMD_OPT.brst_cnt_reg [7]),
        .I5(\GEN_NO_RD_CMD_OPT.brst_cnt_reg [2]),
        .O(\GEN_NO_RD_CMD_OPT.last_bram_addr_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_RD_CMD_OPT.last_bram_addr_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(last_bram_addr0),
        .Q(last_bram_addr),
        .R(SR));
  LUT6 #(
    .INIT(64'h55005500F0F05530)) 
    \GEN_NO_RD_CMD_OPT.pend_rd_op_i_1 
       (.I0(\GEN_NO_RD_CMD_OPT.pend_rd_op_i_2_n_0 ),
        .I1(\GEN_NO_RD_CMD_OPT.axi_rlast_int_reg_0 ),
        .I2(pend_rd_op),
        .I3(ar_active_re),
        .I4(\GEN_NO_RD_CMD_OPT.pend_rd_op_i_3_n_0 ),
        .I5(\GEN_NO_RD_CMD_OPT.pend_rd_op_i_4_n_0 ),
        .O(\GEN_NO_RD_CMD_OPT.pend_rd_op_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'hFFFFFF0E)) 
    \GEN_NO_RD_CMD_OPT.pend_rd_op_i_2 
       (.I0(\GEN_NO_RD_CMD_OPT.GEN_RD_BURST_NORL.axi_rd_burst_two_reg_n_0 ),
        .I1(axi_rd_burst),
        .I2(rd_data_sm_cs[2]),
        .I3(rd_data_sm_cs[3]),
        .I4(rd_data_sm_cs[1]),
        .O(\GEN_NO_RD_CMD_OPT.pend_rd_op_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'hFFFB)) 
    \GEN_NO_RD_CMD_OPT.pend_rd_op_i_3 
       (.I0(rd_data_sm_cs[3]),
        .I1(rd_data_sm_cs[2]),
        .I2(rd_data_sm_cs[1]),
        .I3(rd_data_sm_cs[0]),
        .O(\GEN_NO_RD_CMD_OPT.pend_rd_op_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF400000000000)) 
    \GEN_NO_RD_CMD_OPT.pend_rd_op_i_4 
       (.I0(\GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_3_n_0 ),
        .I1(pend_rd_op),
        .I2(end_brst_rd_clr_cmb),
        .I3(rd_data_sm_cs[1]),
        .I4(\GEN_NO_RD_CMD_OPT.pend_rd_op_i_5_n_0 ),
        .I5(rd_data_sm_cs[0]),
        .O(\GEN_NO_RD_CMD_OPT.pend_rd_op_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0101010001000100)) 
    \GEN_NO_RD_CMD_OPT.pend_rd_op_i_5 
       (.I0(rd_data_sm_cs[3]),
        .I1(rd_data_sm_cs[1]),
        .I2(rd_data_sm_cs[2]),
        .I3(pend_rd_op),
        .I4(\FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[1]_i_4_n_0 ),
        .I5(ar_active_re),
        .O(\GEN_NO_RD_CMD_OPT.pend_rd_op_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_RD_CMD_OPT.pend_rd_op_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_NO_RD_CMD_OPT.pend_rd_op_i_1_n_0 ),
        .Q(pend_rd_op),
        .R(SR));
  LUT6 #(
    .INIT(64'h0000000000008FF0)) 
    \GEN_NO_RD_CMD_OPT.rd_skid_buf_ld_reg_i_1 
       (.I0(\GEN_NO_RD_CMD_OPT.axi_rvalid_int_reg_0 ),
        .I1(s_axi_rready),
        .I2(rd_data_sm_cs[0]),
        .I3(rd_data_sm_cs[1]),
        .I4(rd_data_sm_cs[3]),
        .I5(rd_data_sm_cs[2]),
        .O(rd_skid_buf_ld_cmb));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_RD_CMD_OPT.rd_skid_buf_ld_reg_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(rd_skid_buf_ld_cmb),
        .Q(rd_skid_buf_ld_reg),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'hFD01)) 
    \GEN_NO_RD_CMD_OPT.rddata_mux_sel_i_1 
       (.I0(\GEN_NO_RD_CMD_OPT.rddata_mux_sel_i_2_n_0 ),
        .I1(rd_data_sm_cs[3]),
        .I2(\GEN_NO_RD_CMD_OPT.rddata_mux_sel_i_3_n_0 ),
        .I3(rddata_mux_sel),
        .O(\GEN_NO_RD_CMD_OPT.rddata_mux_sel_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1F1F1F1FF3F3F333)) 
    \GEN_NO_RD_CMD_OPT.rddata_mux_sel_i_2 
       (.I0(rd_data_sm_cs[1]),
        .I1(rd_data_sm_cs[2]),
        .I2(rd_data_sm_cs[0]),
        .I3(act_rd_burst),
        .I4(act_rd_burst_two),
        .I5(\GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_3_n_0 ),
        .O(\GEN_NO_RD_CMD_OPT.rddata_mux_sel_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hA015A0BFA0BFA0BF)) 
    \GEN_NO_RD_CMD_OPT.rddata_mux_sel_i_3 
       (.I0(rd_data_sm_cs[2]),
        .I1(\GEN_NO_RD_CMD_OPT.GEN_RD_BURST_NORL.axi_rd_burst_two_reg_n_0 ),
        .I2(rd_data_sm_cs[1]),
        .I3(rd_data_sm_cs[0]),
        .I4(\GEN_NO_RD_CMD_OPT.axi_rvalid_int_reg_0 ),
        .I5(s_axi_rready),
        .O(\GEN_NO_RD_CMD_OPT.rddata_mux_sel_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_RD_CMD_OPT.rddata_mux_sel_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_NO_RD_CMD_OPT.rddata_mux_sel_i_1_n_0 ),
        .Q(rddata_mux_sel),
        .R(SR));
  LUT2 #(
    .INIT(4'h8)) 
    axi_awready_int_i_2
       (.I0(s_axi_rready),
        .I1(\GEN_NO_RD_CMD_OPT.axi_rlast_int_reg_0 ),
        .O(s_axi_1_rready));
endmodule

(* ORIG_REF_NAME = "risingEdgeDetector" *) 
module system_AXITDC_0_0_risingEdgeDetector
   (validIn,
    Q,
    clk);
  output validIn;
  input [0:0]Q;
  input clk;

  wire [0:0]Q;
  wire clk;
  wire q;
  wire validIn;

  FDRE q_reg
       (.C(clk),
        .CE(1'b1),
        .D(Q),
        .Q(q),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    valid_reg_srl5_i_1
       (.I0(Q),
        .I1(q),
        .O(validIn));
endmodule

(* ORIG_REF_NAME = "slave_attachment" *) 
module system_AXITDC_0_0_slave_attachment
   (SR,
    Q,
    bus2ip_rnw_i_reg_0,
    s_axi_rvalid_i_reg_0,
    s_axi_bvalid_i_reg_0,
    \MEM_DECODE_GEN[0].cs_out_i_reg[0] ,
    p_1_in2_in,
    rst_reg_0,
    ip2bus_rdack_i_D1_reg,
    ip2bus_wrack_i_D1_reg,
    bus2ip_rnw_i_reg_1,
    s_axi_rdata,
    D,
    s_axi_aclk,
    s_axi_arvalid,
    s_axi_rready,
    s_axi_bready,
    s_axi_aresetn,
    s_axi_awvalid,
    s_axi_wvalid,
    GPIO_xferAck_i,
    gpio_xferAck_Reg,
    \s_axi_rdata_i_reg[31]_0 ,
    reg3,
    reg1,
    ip2bus_rdack_i_D1,
    ip2bus_wrack_i_D1,
    s_axi_araddr,
    s_axi_awaddr);
  output [0:0]SR;
  output [2:0]Q;
  output bus2ip_rnw_i_reg_0;
  output s_axi_rvalid_i_reg_0;
  output s_axi_bvalid_i_reg_0;
  output \MEM_DECODE_GEN[0].cs_out_i_reg[0] ;
  output p_1_in2_in;
  output rst_reg_0;
  output ip2bus_rdack_i_D1_reg;
  output ip2bus_wrack_i_D1_reg;
  output bus2ip_rnw_i_reg_1;
  output [2:0]s_axi_rdata;
  output [2:0]D;
  input s_axi_aclk;
  input s_axi_arvalid;
  input s_axi_rready;
  input s_axi_bready;
  input s_axi_aresetn;
  input s_axi_awvalid;
  input s_axi_wvalid;
  input GPIO_xferAck_i;
  input gpio_xferAck_Reg;
  input [2:0]\s_axi_rdata_i_reg[31]_0 ;
  input [1:0]reg3;
  input [1:0]reg1;
  input ip2bus_rdack_i_D1;
  input ip2bus_wrack_i_D1;
  input [2:0]s_axi_araddr;
  input [2:0]s_axi_awaddr;

  wire [2:0]D;
  wire \FSM_onehot_state[0]_i_1_n_0 ;
  wire \FSM_onehot_state[1]_i_1_n_0 ;
  wire \FSM_onehot_state[2]_i_1_n_0 ;
  wire \FSM_onehot_state[3]_i_1_n_0 ;
  wire \FSM_onehot_state_reg_n_0_[0] ;
  wire \FSM_onehot_state_reg_n_0_[3] ;
  wire GPIO_xferAck_i;
  wire [3:0]\INCLUDE_DPHASE_TIMER.dpto_cnt_reg ;
  wire \MEM_DECODE_GEN[0].cs_out_i_reg[0] ;
  wire [2:0]Q;
  wire [0:0]SR;
  wire \bus2ip_addr_i[8]_i_1_n_0 ;
  wire bus2ip_rnw_i_reg_0;
  wire bus2ip_rnw_i_reg_1;
  wire clear;
  wire gpio_xferAck_Reg;
  wire ip2bus_rdack_i_D1;
  wire ip2bus_rdack_i_D1_reg;
  wire ip2bus_wrack_i_D1;
  wire ip2bus_wrack_i_D1_reg;
  wire is_read_i_1_n_0;
  wire is_read_reg_n_0;
  wire is_write_i_1_n_0;
  wire is_write_i_2_n_0;
  wire is_write_reg_n_0;
  wire p_0_in;
  wire [8:2]p_1_in;
  wire p_1_in2_in;
  wire p_5_in;
  wire [3:0]plusOp;
  wire [1:0]reg1;
  wire [1:0]reg3;
  wire rst_reg_0;
  wire s_axi_aclk;
  wire [2:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arvalid;
  wire [2:0]s_axi_awaddr;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_bresp_i;
  wire s_axi_bvalid_i_i_1_n_0;
  wire s_axi_bvalid_i_reg_0;
  wire [2:0]s_axi_rdata;
  wire \s_axi_rdata_i[0]_i_1_n_0 ;
  wire \s_axi_rdata_i[1]_i_1_n_0 ;
  wire \s_axi_rdata_i[31]_i_1_n_0 ;
  wire [2:0]\s_axi_rdata_i_reg[31]_0 ;
  wire s_axi_rready;
  wire s_axi_rresp_i;
  wire s_axi_rvalid_i_i_1_n_0;
  wire s_axi_rvalid_i_reg_0;
  wire s_axi_wvalid;
  wire start2;
  wire start2_i_1_n_0;
  wire state1__2;
  wire \state[0]_i_1_n_0 ;
  wire \state[1]_i_1_n_0 ;
  wire \state_reg_n_0_[0] ;
  wire \state_reg_n_0_[1] ;

  LUT6 #(
    .INIT(64'hFFFF150015001500)) 
    \FSM_onehot_state[0]_i_1 
       (.I0(s_axi_arvalid),
        .I1(s_axi_wvalid),
        .I2(s_axi_awvalid),
        .I3(\FSM_onehot_state_reg_n_0_[0] ),
        .I4(state1__2),
        .I5(\FSM_onehot_state_reg_n_0_[3] ),
        .O(\FSM_onehot_state[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_state[1]_i_1 
       (.I0(s_axi_arvalid),
        .I1(\FSM_onehot_state_reg_n_0_[0] ),
        .I2(ip2bus_rdack_i_D1_reg),
        .I3(s_axi_rresp_i),
        .O(\FSM_onehot_state[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0800FFFF08000800)) 
    \FSM_onehot_state[2]_i_1 
       (.I0(s_axi_wvalid),
        .I1(s_axi_awvalid),
        .I2(s_axi_arvalid),
        .I3(\FSM_onehot_state_reg_n_0_[0] ),
        .I4(ip2bus_wrack_i_D1_reg),
        .I5(s_axi_bresp_i),
        .O(\FSM_onehot_state[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF888F888FFFFF888)) 
    \FSM_onehot_state[3]_i_1 
       (.I0(ip2bus_wrack_i_D1_reg),
        .I1(s_axi_bresp_i),
        .I2(s_axi_rresp_i),
        .I3(ip2bus_rdack_i_D1_reg),
        .I4(\FSM_onehot_state_reg_n_0_[3] ),
        .I5(state1__2),
        .O(\FSM_onehot_state[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \FSM_onehot_state[3]_i_2 
       (.I0(s_axi_bready),
        .I1(s_axi_bvalid_i_reg_0),
        .I2(s_axi_rready),
        .I3(s_axi_rvalid_i_reg_0),
        .O(state1__2));
  (* FSM_ENCODED_STATES = "iSTATE:0010,iSTATE0:0100,iSTATE1:1000,iSTATE2:0001" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_state_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_state[0]_i_1_n_0 ),
        .Q(\FSM_onehot_state_reg_n_0_[0] ),
        .S(SR));
  (* FSM_ENCODED_STATES = "iSTATE:0010,iSTATE0:0100,iSTATE1:1000,iSTATE2:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_state[1]_i_1_n_0 ),
        .Q(s_axi_rresp_i),
        .R(SR));
  (* FSM_ENCODED_STATES = "iSTATE:0010,iSTATE0:0100,iSTATE1:1000,iSTATE2:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_state[2]_i_1_n_0 ),
        .Q(s_axi_bresp_i),
        .R(SR));
  (* FSM_ENCODED_STATES = "iSTATE:0010,iSTATE0:0100,iSTATE1:1000,iSTATE2:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_state[3]_i_1_n_0 ),
        .Q(\FSM_onehot_state_reg_n_0_[3] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt[0]_i_1 
       (.I0(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [0]),
        .O(plusOp[0]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt[1]_i_1 
       (.I0(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [0]),
        .I1(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [1]),
        .O(plusOp[1]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt[2]_i_1 
       (.I0(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [0]),
        .I1(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [1]),
        .I2(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [2]),
        .O(plusOp[2]));
  LUT2 #(
    .INIT(4'h9)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1 
       (.I0(\state_reg_n_0_[0] ),
        .I1(\state_reg_n_0_[1] ),
        .O(clear));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_2 
       (.I0(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [1]),
        .I1(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [0]),
        .I2(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [2]),
        .I3(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [3]),
        .O(plusOp[3]));
  FDRE \INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(plusOp[0]),
        .Q(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [0]),
        .R(clear));
  FDRE \INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(plusOp[1]),
        .Q(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [1]),
        .R(clear));
  FDRE \INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(plusOp[2]),
        .Q(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [2]),
        .R(clear));
  FDRE \INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(plusOp[3]),
        .Q(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [3]),
        .R(clear));
  system_AXITDC_0_0_address_decoder I_DECODER
       (.D(D),
        .\Dual.ALLIN0_ND_G0.READ_REG_GEN[0].reg1_reg[30] (bus2ip_rnw_i_reg_0),
        .\Dual.gpio_OE_reg[0] (Q),
        .GPIO_xferAck_i(GPIO_xferAck_i),
        .\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 (\MEM_DECODE_GEN[0].cs_out_i_reg[0] ),
        .Q(start2),
        .SR(SR),
        .bus2ip_rnw_i_reg(bus2ip_rnw_i_reg_1),
        .gpio_xferAck_Reg(gpio_xferAck_Reg),
        .ip2bus_rdack_i_D1(ip2bus_rdack_i_D1),
        .ip2bus_rdack_i_D1_reg(ip2bus_rdack_i_D1_reg),
        .ip2bus_wrack_i_D1(ip2bus_wrack_i_D1),
        .ip2bus_wrack_i_D1_reg(ip2bus_wrack_i_D1_reg),
        .p_1_in2_in(p_1_in2_in),
        .reg1(reg1),
        .reg3(reg3),
        .rst_reg(rst_reg_0),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arready(is_read_reg_n_0),
        .s_axi_arready_0(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg ),
        .s_axi_awready(is_write_reg_n_0));
  LUT3 #(
    .INIT(8'hAC)) 
    \bus2ip_addr_i[2]_i_1 
       (.I0(s_axi_araddr[0]),
        .I1(s_axi_awaddr[0]),
        .I2(s_axi_arvalid),
        .O(p_1_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \bus2ip_addr_i[3]_i_1 
       (.I0(s_axi_araddr[1]),
        .I1(s_axi_awaddr[1]),
        .I2(s_axi_arvalid),
        .O(p_1_in[3]));
  LUT5 #(
    .INIT(32'h000000EA)) 
    \bus2ip_addr_i[8]_i_1 
       (.I0(s_axi_arvalid),
        .I1(s_axi_awvalid),
        .I2(s_axi_wvalid),
        .I3(\state_reg_n_0_[1] ),
        .I4(\state_reg_n_0_[0] ),
        .O(\bus2ip_addr_i[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \bus2ip_addr_i[8]_i_2 
       (.I0(s_axi_araddr[2]),
        .I1(s_axi_awaddr[2]),
        .I2(s_axi_arvalid),
        .O(p_1_in[8]));
  FDRE \bus2ip_addr_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[8]_i_1_n_0 ),
        .D(p_1_in[2]),
        .Q(Q[0]),
        .R(SR));
  FDRE \bus2ip_addr_i_reg[3] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[8]_i_1_n_0 ),
        .D(p_1_in[3]),
        .Q(Q[1]),
        .R(SR));
  FDRE \bus2ip_addr_i_reg[8] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[8]_i_1_n_0 ),
        .D(p_1_in[8]),
        .Q(Q[2]),
        .R(SR));
  FDRE bus2ip_rnw_i_reg
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[8]_i_1_n_0 ),
        .D(s_axi_arvalid),
        .Q(bus2ip_rnw_i_reg_0),
        .R(SR));
  LUT5 #(
    .INIT(32'h8BBB8888)) 
    is_read_i_1
       (.I0(s_axi_arvalid),
        .I1(\FSM_onehot_state_reg_n_0_[0] ),
        .I2(state1__2),
        .I3(\FSM_onehot_state_reg_n_0_[3] ),
        .I4(is_read_reg_n_0),
        .O(is_read_i_1_n_0));
  FDRE is_read_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(is_read_i_1_n_0),
        .Q(is_read_reg_n_0),
        .R(SR));
  LUT6 #(
    .INIT(64'h2000FFFF20000000)) 
    is_write_i_1
       (.I0(\FSM_onehot_state_reg_n_0_[0] ),
        .I1(s_axi_arvalid),
        .I2(s_axi_awvalid),
        .I3(s_axi_wvalid),
        .I4(is_write_i_2_n_0),
        .I5(is_write_reg_n_0),
        .O(is_write_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFEAEAEAAAAAAAAA)) 
    is_write_i_2
       (.I0(\FSM_onehot_state_reg_n_0_[0] ),
        .I1(s_axi_bready),
        .I2(s_axi_bvalid_i_reg_0),
        .I3(s_axi_rready),
        .I4(s_axi_rvalid_i_reg_0),
        .I5(\FSM_onehot_state_reg_n_0_[3] ),
        .O(is_write_i_2_n_0));
  FDRE is_write_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(is_write_i_1_n_0),
        .Q(is_write_reg_n_0),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    rst_i_1
       (.I0(s_axi_aresetn),
        .O(p_0_in));
  FDRE rst_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in),
        .Q(SR),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h08FF0808)) 
    s_axi_bvalid_i_i_1
       (.I0(ip2bus_wrack_i_D1_reg),
        .I1(\state_reg_n_0_[1] ),
        .I2(\state_reg_n_0_[0] ),
        .I3(s_axi_bready),
        .I4(s_axi_bvalid_i_reg_0),
        .O(s_axi_bvalid_i_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    s_axi_bvalid_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_bvalid_i_i_1_n_0),
        .Q(s_axi_bvalid_i_reg_0),
        .R(SR));
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axi_rdata_i[0]_i_1 
       (.I0(\s_axi_rdata_i_reg[31]_0 [0]),
        .I1(s_axi_rresp_i),
        .I2(s_axi_rdata[0]),
        .O(\s_axi_rdata_i[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axi_rdata_i[1]_i_1 
       (.I0(\s_axi_rdata_i_reg[31]_0 [1]),
        .I1(s_axi_rresp_i),
        .I2(s_axi_rdata[1]),
        .O(\s_axi_rdata_i[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axi_rdata_i[31]_i_1 
       (.I0(\s_axi_rdata_i_reg[31]_0 [2]),
        .I1(s_axi_rresp_i),
        .I2(s_axi_rdata[2]),
        .O(\s_axi_rdata_i[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\s_axi_rdata_i[0]_i_1_n_0 ),
        .Q(s_axi_rdata[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\s_axi_rdata_i[1]_i_1_n_0 ),
        .Q(s_axi_rdata[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[31] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\s_axi_rdata_i[31]_i_1_n_0 ),
        .Q(s_axi_rdata[2]),
        .R(SR));
  LUT5 #(
    .INIT(32'h08FF0808)) 
    s_axi_rvalid_i_i_1
       (.I0(ip2bus_rdack_i_D1_reg),
        .I1(\state_reg_n_0_[0] ),
        .I2(\state_reg_n_0_[1] ),
        .I3(s_axi_rready),
        .I4(s_axi_rvalid_i_reg_0),
        .O(s_axi_rvalid_i_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    s_axi_rvalid_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_rvalid_i_i_1_n_0),
        .Q(s_axi_rvalid_i_reg_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h000000F8)) 
    start2_i_1
       (.I0(s_axi_awvalid),
        .I1(s_axi_wvalid),
        .I2(s_axi_arvalid),
        .I3(\state_reg_n_0_[1] ),
        .I4(\state_reg_n_0_[0] ),
        .O(start2_i_1_n_0));
  FDRE start2_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(start2_i_1_n_0),
        .Q(start2),
        .R(SR));
  LUT5 #(
    .INIT(32'h0FCAFFCA)) 
    \state[0]_i_1 
       (.I0(s_axi_arvalid),
        .I1(ip2bus_wrack_i_D1_reg),
        .I2(\state_reg_n_0_[1] ),
        .I3(\state_reg_n_0_[0] ),
        .I4(state1__2),
        .O(\state[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h55FFFF0C5500FF0C)) 
    \state[1]_i_1 
       (.I0(state1__2),
        .I1(p_5_in),
        .I2(s_axi_arvalid),
        .I3(\state_reg_n_0_[1] ),
        .I4(\state_reg_n_0_[0] ),
        .I5(ip2bus_rdack_i_D1_reg),
        .O(\state[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \state[1]_i_2 
       (.I0(s_axi_awvalid),
        .I1(s_axi_wvalid),
        .O(p_5_in));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\state[0]_i_1_n_0 ),
        .Q(\state_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\state[1]_i_1_n_0 ),
        .Q(\state_reg_n_0_[1] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "sng_port_arb" *) 
module system_AXITDC_0_0_sng_port_arb
   (s_axi_awready,
    s_axi_arready,
    Arb2AW_Active,
    Arb2AR_Active,
    aw_active_re,
    ar_active_re,
    arb_sm_cs,
    \GEN_NO_RD_CMD_OPT.axi_rlast_int_reg ,
    bram_we_a,
    ar_active_reg_0,
    SR,
    s_axi_aclk,
    aw_active_d1,
    ar_active_d1,
    \FSM_sequential_arb_sm_cs_reg[0]_0 ,
    s_axi_awvalid,
    s_axi_arvalid,
    \FSM_sequential_arb_sm_cs_reg[0]_1 ,
    last_arb_won_reg_0,
    AW2Arb_Active_Clr,
    \GEN_NO_RD_CMD_OPT.GEN_AR_SNG.ar_active_d1_reg ,
    s_axi_rready,
    Q,
    last_arb_won_reg_1,
    s_axi_aresetn);
  output s_axi_awready;
  output s_axi_arready;
  output Arb2AW_Active;
  output Arb2AR_Active;
  output aw_active_re;
  output ar_active_re;
  output [1:0]arb_sm_cs;
  output \GEN_NO_RD_CMD_OPT.axi_rlast_int_reg ;
  output [3:0]bram_we_a;
  output ar_active_reg_0;
  input [0:0]SR;
  input s_axi_aclk;
  input aw_active_d1;
  input ar_active_d1;
  input \FSM_sequential_arb_sm_cs_reg[0]_0 ;
  input s_axi_awvalid;
  input s_axi_arvalid;
  input \FSM_sequential_arb_sm_cs_reg[0]_1 ;
  input last_arb_won_reg_0;
  input AW2Arb_Active_Clr;
  input \GEN_NO_RD_CMD_OPT.GEN_AR_SNG.ar_active_d1_reg ;
  input s_axi_rready;
  input [3:0]Q;
  input last_arb_won_reg_1;
  input s_axi_aresetn;

  wire AW2Arb_Active_Clr;
  wire Arb2AR_Active;
  wire Arb2AW_Active;
  wire \FSM_sequential_arb_sm_cs[0]_i_1_n_0 ;
  wire \FSM_sequential_arb_sm_cs[0]_i_2_n_0 ;
  wire \FSM_sequential_arb_sm_cs[1]_i_1_n_0 ;
  wire \FSM_sequential_arb_sm_cs[1]_i_2_n_0 ;
  wire \FSM_sequential_arb_sm_cs[1]_i_3_n_0 ;
  wire \FSM_sequential_arb_sm_cs_reg[0]_0 ;
  wire \FSM_sequential_arb_sm_cs_reg[0]_1 ;
  wire \GEN_NO_RD_CMD_OPT.GEN_AR_SNG.ar_active_d1_reg ;
  wire \GEN_NO_RD_CMD_OPT.axi_rlast_int_reg ;
  wire [3:0]Q;
  wire [0:0]SR;
  wire ar_active_d1;
  wire ar_active_i_1_n_0;
  wire ar_active_re;
  wire ar_active_reg_0;
  wire [1:0]arb_sm_cs;
  wire aw_active_d1;
  wire aw_active_i_1_n_0;
  wire aw_active_re;
  wire axi_arready_cmb;
  wire axi_arready_int_i_2_n_0;
  wire axi_awready_cmb;
  wire [3:0]bram_we_a;
  wire last_arb_won;
  wire last_arb_won_cmb;
  wire last_arb_won_i_1_n_0;
  wire last_arb_won_reg_0;
  wire last_arb_won_reg_1;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire s_axi_awready;
  wire s_axi_awvalid;
  wire s_axi_rready;

  LUT6 #(
    .INIT(64'hCAC8FAF8C2C0F2F0)) 
    \FSM_sequential_arb_sm_cs[0]_i_1 
       (.I0(\FSM_sequential_arb_sm_cs_reg[0]_1 ),
        .I1(arb_sm_cs[1]),
        .I2(arb_sm_cs[0]),
        .I3(\FSM_sequential_arb_sm_cs[0]_i_2_n_0 ),
        .I4(AW2Arb_Active_Clr),
        .I5(\FSM_sequential_arb_sm_cs_reg[0]_0 ),
        .O(\FSM_sequential_arb_sm_cs[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h8F)) 
    \FSM_sequential_arb_sm_cs[0]_i_2 
       (.I0(s_axi_awvalid),
        .I1(last_arb_won),
        .I2(s_axi_arvalid),
        .O(\FSM_sequential_arb_sm_cs[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0300FFFFDF000000)) 
    \FSM_sequential_arb_sm_cs[1]_i_1 
       (.I0(last_arb_won),
        .I1(arb_sm_cs[0]),
        .I2(s_axi_awvalid),
        .I3(s_axi_arvalid),
        .I4(\FSM_sequential_arb_sm_cs[1]_i_2_n_0 ),
        .I5(arb_sm_cs[1]),
        .O(\FSM_sequential_arb_sm_cs[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEEFEFFEEEEFEEEEE)) 
    \FSM_sequential_arb_sm_cs[1]_i_2 
       (.I0(last_arb_won_reg_0),
        .I1(\FSM_sequential_arb_sm_cs[1]_i_3_n_0 ),
        .I2(AW2Arb_Active_Clr),
        .I3(arb_sm_cs[1]),
        .I4(arb_sm_cs[0]),
        .I5(\FSM_sequential_arb_sm_cs_reg[0]_0 ),
        .O(\FSM_sequential_arb_sm_cs[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'h00101010)) 
    \FSM_sequential_arb_sm_cs[1]_i_3 
       (.I0(arb_sm_cs[1]),
        .I1(arb_sm_cs[0]),
        .I2(s_axi_arvalid),
        .I3(last_arb_won),
        .I4(s_axi_awvalid),
        .O(\FSM_sequential_arb_sm_cs[1]_i_3_n_0 ));
  (* FSM_ENCODED_STATES = "wr_data:01,idle:00,rd_data:10" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_arb_sm_cs_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_arb_sm_cs[0]_i_1_n_0 ),
        .Q(arb_sm_cs[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "wr_data:01,idle:00,rd_data:10" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_arb_sm_cs_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_arb_sm_cs[1]_i_1_n_0 ),
        .Q(arb_sm_cs[1]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    \GEN_NO_RD_CMD_OPT.GEN_AR_SNG.ar_active_d1_i_1 
       (.I0(Arb2AR_Active),
        .I1(s_axi_aresetn),
        .I2(s_axi_rready),
        .I3(\GEN_NO_RD_CMD_OPT.GEN_AR_SNG.ar_active_d1_reg ),
        .O(ar_active_reg_0));
  LUT6 #(
    .INIT(64'hAAAAFBFFAAAA0800)) 
    ar_active_i_1
       (.I0(last_arb_won_cmb),
        .I1(arb_sm_cs[1]),
        .I2(arb_sm_cs[0]),
        .I3(\FSM_sequential_arb_sm_cs_reg[0]_0 ),
        .I4(axi_arready_int_i_2_n_0),
        .I5(Arb2AR_Active),
        .O(ar_active_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ar_active_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ar_active_i_1_n_0),
        .Q(Arb2AR_Active),
        .R(SR));
  LUT6 #(
    .INIT(64'h0A0ACFFF0A0A0000)) 
    aw_active_i_1
       (.I0(\FSM_sequential_arb_sm_cs_reg[0]_1 ),
        .I1(arb_sm_cs[1]),
        .I2(arb_sm_cs[0]),
        .I3(AW2Arb_Active_Clr),
        .I4(axi_awready_cmb),
        .I5(Arb2AW_Active),
        .O(aw_active_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    aw_active_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(aw_active_i_1_n_0),
        .Q(Arb2AW_Active),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFF00200000)) 
    axi_arready_int_i_1
       (.I0(\FSM_sequential_arb_sm_cs_reg[0]_0 ),
        .I1(arb_sm_cs[0]),
        .I2(arb_sm_cs[1]),
        .I3(s_axi_awvalid),
        .I4(s_axi_arvalid),
        .I5(axi_arready_int_i_2_n_0),
        .O(axi_arready_cmb));
  LUT6 #(
    .INIT(64'h00000000F0007700)) 
    axi_arready_int_i_2
       (.I0(s_axi_awvalid),
        .I1(last_arb_won),
        .I2(AW2Arb_Active_Clr),
        .I3(s_axi_arvalid),
        .I4(arb_sm_cs[0]),
        .I5(arb_sm_cs[1]),
        .O(axi_arready_int_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    axi_arready_int_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_arready_cmb),
        .Q(s_axi_arready),
        .R(SR));
  LUT6 #(
    .INIT(64'h00AA000000F30000)) 
    axi_awready_int_i_1
       (.I0(\FSM_sequential_arb_sm_cs_reg[0]_0 ),
        .I1(s_axi_arvalid),
        .I2(last_arb_won),
        .I3(arb_sm_cs[0]),
        .I4(\FSM_sequential_arb_sm_cs_reg[0]_1 ),
        .I5(arb_sm_cs[1]),
        .O(axi_awready_cmb));
  FDRE #(
    .INIT(1'b0)) 
    axi_awready_int_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_awready_cmb),
        .Q(s_axi_awready),
        .R(SR));
  LUT2 #(
    .INIT(4'h8)) 
    \bram_we_a[0]_INST_0 
       (.I0(Arb2AW_Active),
        .I1(Q[0]),
        .O(bram_we_a[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \bram_we_a[1]_INST_0 
       (.I0(Arb2AW_Active),
        .I1(Q[1]),
        .O(bram_we_a[1]));
  LUT2 #(
    .INIT(4'h8)) 
    \bram_we_a[2]_INST_0 
       (.I0(Arb2AW_Active),
        .I1(Q[2]),
        .O(bram_we_a[2]));
  LUT2 #(
    .INIT(4'h8)) 
    \bram_we_a[3]_INST_0 
       (.I0(Arb2AW_Active),
        .I1(Q[3]),
        .O(bram_we_a[3]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    last_arb_won_i_1
       (.I0(last_arb_won_cmb),
        .I1(last_arb_won_reg_0),
        .I2(axi_arready_cmb),
        .I3(last_arb_won_reg_1),
        .I4(last_arb_won),
        .O(last_arb_won_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'h0D3F0000)) 
    last_arb_won_i_2
       (.I0(last_arb_won),
        .I1(arb_sm_cs[0]),
        .I2(arb_sm_cs[1]),
        .I3(s_axi_awvalid),
        .I4(s_axi_arvalid),
        .O(last_arb_won_cmb));
  LUT4 #(
    .INIT(16'h0800)) 
    last_arb_won_i_5
       (.I0(\GEN_NO_RD_CMD_OPT.GEN_AR_SNG.ar_active_d1_reg ),
        .I1(s_axi_rready),
        .I2(arb_sm_cs[0]),
        .I3(arb_sm_cs[1]),
        .O(\GEN_NO_RD_CMD_OPT.axi_rlast_int_reg ));
  FDRE #(
    .INIT(1'b0)) 
    last_arb_won_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(last_arb_won_i_1_n_0),
        .Q(last_arb_won),
        .R(SR));
  LUT2 #(
    .INIT(4'h2)) 
    \save_init_bram_addr_ld[13]_i_1 
       (.I0(Arb2AW_Active),
        .I1(aw_active_d1),
        .O(aw_active_re));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \save_init_bram_addr_ld[13]_i_1__0 
       (.I0(Arb2AR_Active),
        .I1(ar_active_d1),
        .O(ar_active_re));
endmodule

(* ORIG_REF_NAME = "sync" *) 
module system_AXITDC_0_0_sync
   (syn,
    asyn,
    clk);
  output syn;
  input asyn;
  input clk;

  wire asyn;
  wire clk;
  wire meta;
  wire syn;

  (* ASYNC_REG *) 
  (* box_type = "PRIMITIVE" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    ff_1
       (.C(clk),
        .CE(1'b1),
        .CLR(1'b0),
        .D(asyn),
        .Q(meta));
  (* ASYNC_REG *) 
  (* box_type = "PRIMITIVE" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    ff_2
       (.C(clk),
        .CE(1'b1),
        .CLR(1'b0),
        .D(meta),
        .Q(syn));
endmodule

(* ORIG_REF_NAME = "sync" *) 
module system_AXITDC_0_0_sync_0
   (syn,
    asyn,
    clk);
  output syn;
  input asyn;
  input clk;

  wire asyn;
  wire clk;
  wire meta;
  wire syn;

  (* ASYNC_REG *) 
  (* box_type = "PRIMITIVE" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    ff_1
       (.C(clk),
        .CE(1'b1),
        .CLR(1'b0),
        .D(asyn),
        .Q(meta));
  (* ASYNC_REG *) 
  (* box_type = "PRIMITIVE" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    ff_2
       (.C(clk),
        .CE(1'b1),
        .CLR(1'b0),
        .D(meta),
        .Q(syn));
endmodule

(* ORIG_REF_NAME = "sync" *) 
module system_AXITDC_0_0_sync_1
   (syn,
    asyn,
    s_axi_aclk);
  output syn;
  input asyn;
  input s_axi_aclk;

  wire asyn;
  wire meta;
  wire s_axi_aclk;
  wire syn;

  (* ASYNC_REG *) 
  (* box_type = "PRIMITIVE" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    ff_1
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(1'b0),
        .D(asyn),
        .Q(meta));
  (* ASYNC_REG *) 
  (* box_type = "PRIMITIVE" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    ff_2
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(1'b0),
        .D(meta),
        .Q(syn));
endmodule

(* ORIG_REF_NAME = "sync" *) 
module system_AXITDC_0_0_sync_2
   (syn,
    asyn,
    s_axi_aclk);
  output syn;
  input asyn;
  input s_axi_aclk;

  wire asyn;
  wire meta;
  wire s_axi_aclk;
  wire syn;

  (* ASYNC_REG *) 
  (* box_type = "PRIMITIVE" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    ff_1
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(1'b0),
        .D(asyn),
        .Q(meta));
  (* ASYNC_REG *) 
  (* box_type = "PRIMITIVE" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    ff_2
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(1'b0),
        .D(meta),
        .Q(syn));
endmodule

(* ORIG_REF_NAME = "wr_chnl" *) 
module system_AXITDC_0_0_wr_chnl
   (aw_active_d1,
    bram_wrdata_a,
    s_axi_wready,
    axi_bvalid_int_reg_0,
    curr_fixed_burst_reg,
    curr_fixed_burst_reg_reg_0,
    s_axi_1_wvalid,
    AW2Arb_Active_Clr,
    curr_wrap_burst_reg_reg_0,
    \ADDR_SNG_PORT.bram_addr_int_reg[3] ,
    \s_axi_1_awaddr[2] ,
    D,
    \bvalid_cnt_reg[1]_0 ,
    \FSM_sequential_arb_sm_cs_reg[0] ,
    s_axi_1_awvalid,
    bram_en_a,
    s_axi_bid,
    \GEN_WR_NO_ECC.bram_we_int_reg[3]_0 ,
    SR,
    s_axi_aclk,
    s_axi_awid,
    Arb2AW_Active,
    s_axi_wdata,
    aw_active_re,
    s_axi_aresetn,
    s_axi_wlast,
    s_axi_wvalid,
    s_axi_bready,
    s_axi_awaddr,
    s_axi_awvalid,
    last_arb_won_reg,
    Q,
    arb_sm_cs,
    s_axi_awlen,
    BRAM_En_B_i,
    s_axi_awburst,
    s_axi_wstrb);
  output aw_active_d1;
  output [31:0]bram_wrdata_a;
  output s_axi_wready;
  output axi_bvalid_int_reg_0;
  output curr_fixed_burst_reg;
  output [0:0]curr_fixed_burst_reg_reg_0;
  output s_axi_1_wvalid;
  output AW2Arb_Active_Clr;
  output curr_wrap_burst_reg_reg_0;
  output \ADDR_SNG_PORT.bram_addr_int_reg[3] ;
  output \s_axi_1_awaddr[2] ;
  output [10:0]D;
  output \bvalid_cnt_reg[1]_0 ;
  output \FSM_sequential_arb_sm_cs_reg[0] ;
  output s_axi_1_awvalid;
  output bram_en_a;
  output [11:0]s_axi_bid;
  output [3:0]\GEN_WR_NO_ECC.bram_we_int_reg[3]_0 ;
  input [0:0]SR;
  input s_axi_aclk;
  input [11:0]s_axi_awid;
  input Arb2AW_Active;
  input [31:0]s_axi_wdata;
  input aw_active_re;
  input s_axi_aresetn;
  input s_axi_wlast;
  input s_axi_wvalid;
  input s_axi_bready;
  input [11:0]s_axi_awaddr;
  input s_axi_awvalid;
  input last_arb_won_reg;
  input [3:0]Q;
  input [1:0]arb_sm_cs;
  input [3:0]s_axi_awlen;
  input BRAM_En_B_i;
  input [1:0]s_axi_awburst;
  input [3:0]s_axi_wstrb;

  wire \ADDR_SNG_PORT.bram_addr_int_reg[3] ;
  wire AW2Arb_Active_Clr;
  wire [2:0]AW2Arb_BVALID_Cnt;
  wire Arb2AW_Active;
  wire BID_FIFO_n_0;
  wire BID_FIFO_n_1;
  wire BID_FIFO_n_10;
  wire BID_FIFO_n_11;
  wire BID_FIFO_n_12;
  wire BID_FIFO_n_13;
  wire BID_FIFO_n_14;
  wire BID_FIFO_n_3;
  wire BID_FIFO_n_4;
  wire BID_FIFO_n_5;
  wire BID_FIFO_n_6;
  wire BID_FIFO_n_7;
  wire BID_FIFO_n_8;
  wire BID_FIFO_n_9;
  wire BRAM_En_A_i;
  wire BRAM_En_B_i;
  wire [10:0]D;
  wire \FSM_onehot_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs[0]_i_1_n_0 ;
  wire \FSM_onehot_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs[1]_i_1_n_0 ;
  wire \FSM_onehot_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs[1]_i_2_n_0 ;
  wire \FSM_onehot_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs[2]_i_1_n_0 ;
  wire \FSM_onehot_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs[2]_i_3_n_0 ;
  wire \FSM_onehot_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg_n_0_[0] ;
  wire \FSM_onehot_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg_n_0_[1] ;
  wire \FSM_sequential_arb_sm_cs_reg[0] ;
  wire \GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0 ;
  wire [3:0]\GEN_WR_NO_ECC.bram_we_int_reg[3]_0 ;
  wire I_WRAP_BRST_n_15;
  wire I_WRAP_BRST_n_16;
  wire [3:0]Q;
  wire [0:0]SR;
  wire [1:0]arb_sm_cs;
  wire aw_active_d1;
  wire aw_active_re;
  wire axi_bvalid_int_i_1_n_0;
  wire axi_bvalid_int_i_2_n_0;
  wire axi_bvalid_int_reg_0;
  wire axi_wdata_full_cmb;
  wire axi_wdata_full_reg;
  wire axi_wr_burst;
  wire axi_wr_burst_i_1_n_0;
  wire axi_wr_burst_i_2_n_0;
  wire axi_wready_int_mod_i_1_n_0;
  wire bid_gets_fifo_load;
  wire bid_gets_fifo_load_d1;
  wire bram_en_a;
  wire bram_en_cmb;
  wire [31:0]bram_wrdata_a;
  wire \bvalid_cnt[0]_i_1_n_0 ;
  wire \bvalid_cnt[1]_i_1_n_0 ;
  wire \bvalid_cnt[2]_i_1_n_0 ;
  wire bvalid_cnt_inc;
  wire \bvalid_cnt_reg[1]_0 ;
  wire clr_bram_we;
  wire curr_fixed_burst_reg;
  wire [0:0]curr_fixed_burst_reg_reg_0;
  wire curr_wrap_burst_reg;
  wire curr_wrap_burst_reg_reg_0;
  wire last_arb_won_reg;
  wire \s_axi_1_awaddr[2] ;
  wire s_axi_1_awvalid;
  wire s_axi_1_wvalid;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire [11:0]s_axi_awaddr;
  wire [1:0]s_axi_awburst;
  wire [11:0]s_axi_awid;
  wire [3:0]s_axi_awlen;
  wire s_axi_awvalid;
  wire [11:0]s_axi_bid;
  wire s_axi_bready;
  wire [31:0]s_axi_wdata;
  wire s_axi_wlast;
  wire s_axi_wready;
  wire [3:0]s_axi_wstrb;
  wire s_axi_wvalid;
  wire wrdata_reg_ld;

  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ADDR_SNG_PORT.bram_addr_int[13]_i_4 
       (.I0(s_axi_wvalid),
        .I1(\FSM_onehot_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg_n_0_[1] ),
        .O(s_axi_1_wvalid));
  system_AXITDC_0_0_SRL_FIFO BID_FIFO
       (.AW2Arb_BVALID_Cnt(AW2Arb_BVALID_Cnt),
        .\Addr_Counters[3].XORCY_I_0 (axi_bvalid_int_reg_0),
        .Arb2AW_Active(Arb2AW_Active),
        .D({BID_FIFO_n_3,BID_FIFO_n_4,BID_FIFO_n_5,BID_FIFO_n_6,BID_FIFO_n_7,BID_FIFO_n_8,BID_FIFO_n_9,BID_FIFO_n_10,BID_FIFO_n_11,BID_FIFO_n_12,BID_FIFO_n_13,BID_FIFO_n_14}),
        .Data_Exists_DFF_0(aw_active_d1),
        .E(BID_FIFO_n_1),
        .\GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.clr_bram_we_reg (\FSM_onehot_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg_n_0_[0] ),
        .\GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.clr_bram_we_reg_0 (\FSM_onehot_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg_n_0_[1] ),
        .SR(SR),
        .aw_active_re(aw_active_re),
        .axi_wdata_full_reg(axi_wdata_full_reg),
        .axi_wr_burst(axi_wr_burst),
        .bid_gets_fifo_load(bid_gets_fifo_load),
        .bid_gets_fifo_load_d1(bid_gets_fifo_load_d1),
        .bid_gets_fifo_load_d1_reg(axi_bvalid_int_i_2_n_0),
        .bvalid_cnt_inc(bvalid_cnt_inc),
        .s_axi_1_wlast(BID_FIFO_n_0),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_awid(s_axi_awid),
        .s_axi_bready(s_axi_bready),
        .s_axi_wlast(s_axi_wlast),
        .s_axi_wvalid(s_axi_wvalid));
  LUT6 #(
    .INIT(64'hFFFF1555FFFF0000)) 
    \FSM_onehot_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs[0]_i_1 
       (.I0(\FSM_onehot_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs[2]_i_3_n_0 ),
        .I1(\FSM_onehot_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg_n_0_[1] ),
        .I2(s_axi_wvalid),
        .I3(s_axi_wlast),
        .I4(AW2Arb_Active_Clr),
        .I5(\FSM_onehot_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg_n_0_[0] ),
        .O(\FSM_onehot_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hD100FFFFD1000000)) 
    \FSM_onehot_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs[1]_i_1 
       (.I0(s_axi_wlast),
        .I1(axi_wdata_full_reg),
        .I2(axi_wr_burst),
        .I3(\FSM_onehot_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg_n_0_[0] ),
        .I4(\FSM_onehot_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs[1]_i_2_n_0 ),
        .I5(\FSM_onehot_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg_n_0_[1] ),
        .O(\FSM_onehot_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT5 #(
    .INIT(32'hFFFFEAAA)) 
    \FSM_onehot_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs[1]_i_2 
       (.I0(\FSM_onehot_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs[2]_i_3_n_0 ),
        .I1(\FSM_onehot_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg_n_0_[1] ),
        .I2(s_axi_wvalid),
        .I3(s_axi_wlast),
        .I4(AW2Arb_Active_Clr),
        .O(\FSM_onehot_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF5F5F5F5F4C4C4C4)) 
    \FSM_onehot_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs[2]_i_1 
       (.I0(BID_FIFO_n_0),
        .I1(\FSM_onehot_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs[2]_i_3_n_0 ),
        .I2(\FSM_onehot_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg_n_0_[1] ),
        .I3(s_axi_wvalid),
        .I4(s_axi_wlast),
        .I5(AW2Arb_Active_Clr),
        .O(\FSM_onehot_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'hE000)) 
    \FSM_onehot_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs[2]_i_3 
       (.I0(s_axi_wvalid),
        .I1(axi_wdata_full_reg),
        .I2(Arb2AW_Active),
        .I3(\FSM_onehot_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg_n_0_[0] ),
        .O(\FSM_onehot_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs[2]_i_3_n_0 ));
  (* FSM_ENCODED_STATES = "idle:001,brst_wr_data:010,sng_wr_data:100" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs[0]_i_1_n_0 ),
        .Q(\FSM_onehot_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg_n_0_[0] ),
        .S(SR));
  (* FSM_ENCODED_STATES = "idle:001,brst_wr_data:010,sng_wr_data:100" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs[1]_i_1_n_0 ),
        .Q(\FSM_onehot_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg_n_0_[1] ),
        .R(SR));
  (* FSM_ENCODED_STATES = "idle:001,brst_wr_data:010,sng_wr_data:100" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs[2]_i_1_n_0 ),
        .Q(AW2Arb_Active_Clr),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFF222F020F020)) 
    \GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.axi_wdata_full_reg_i_1 
       (.I0(\FSM_onehot_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg_n_0_[0] ),
        .I1(Arb2AW_Active),
        .I2(axi_wdata_full_reg),
        .I3(\FSM_onehot_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg_n_0_[1] ),
        .I4(AW2Arb_Active_Clr),
        .I5(s_axi_wvalid),
        .O(axi_wdata_full_cmb));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.axi_wdata_full_reg_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_wdata_full_cmb),
        .Q(axi_wdata_full_reg),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT5 #(
    .INIT(32'hEAEAC000)) 
    \GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.bram_en_int_i_1 
       (.I0(\FSM_onehot_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg_n_0_[1] ),
        .I1(\FSM_onehot_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg_n_0_[0] ),
        .I2(Arb2AW_Active),
        .I3(axi_wdata_full_reg),
        .I4(s_axi_wvalid),
        .O(bram_en_cmb));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.bram_en_int_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bram_en_cmb),
        .Q(BRAM_En_A_i),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.clr_bram_we_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bvalid_cnt_inc),
        .Q(clr_bram_we),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_WRDATA[0].bram_wrdata_int_reg[0] 
       (.C(s_axi_aclk),
        .CE(wrdata_reg_ld),
        .D(s_axi_wdata[0]),
        .Q(bram_wrdata_a[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_WRDATA[10].bram_wrdata_int_reg[10] 
       (.C(s_axi_aclk),
        .CE(wrdata_reg_ld),
        .D(s_axi_wdata[10]),
        .Q(bram_wrdata_a[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_WRDATA[11].bram_wrdata_int_reg[11] 
       (.C(s_axi_aclk),
        .CE(wrdata_reg_ld),
        .D(s_axi_wdata[11]),
        .Q(bram_wrdata_a[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_WRDATA[12].bram_wrdata_int_reg[12] 
       (.C(s_axi_aclk),
        .CE(wrdata_reg_ld),
        .D(s_axi_wdata[12]),
        .Q(bram_wrdata_a[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_WRDATA[13].bram_wrdata_int_reg[13] 
       (.C(s_axi_aclk),
        .CE(wrdata_reg_ld),
        .D(s_axi_wdata[13]),
        .Q(bram_wrdata_a[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_WRDATA[14].bram_wrdata_int_reg[14] 
       (.C(s_axi_aclk),
        .CE(wrdata_reg_ld),
        .D(s_axi_wdata[14]),
        .Q(bram_wrdata_a[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_WRDATA[15].bram_wrdata_int_reg[15] 
       (.C(s_axi_aclk),
        .CE(wrdata_reg_ld),
        .D(s_axi_wdata[15]),
        .Q(bram_wrdata_a[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_WRDATA[16].bram_wrdata_int_reg[16] 
       (.C(s_axi_aclk),
        .CE(wrdata_reg_ld),
        .D(s_axi_wdata[16]),
        .Q(bram_wrdata_a[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_WRDATA[17].bram_wrdata_int_reg[17] 
       (.C(s_axi_aclk),
        .CE(wrdata_reg_ld),
        .D(s_axi_wdata[17]),
        .Q(bram_wrdata_a[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_WRDATA[18].bram_wrdata_int_reg[18] 
       (.C(s_axi_aclk),
        .CE(wrdata_reg_ld),
        .D(s_axi_wdata[18]),
        .Q(bram_wrdata_a[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_WRDATA[19].bram_wrdata_int_reg[19] 
       (.C(s_axi_aclk),
        .CE(wrdata_reg_ld),
        .D(s_axi_wdata[19]),
        .Q(bram_wrdata_a[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_WRDATA[1].bram_wrdata_int_reg[1] 
       (.C(s_axi_aclk),
        .CE(wrdata_reg_ld),
        .D(s_axi_wdata[1]),
        .Q(bram_wrdata_a[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_WRDATA[20].bram_wrdata_int_reg[20] 
       (.C(s_axi_aclk),
        .CE(wrdata_reg_ld),
        .D(s_axi_wdata[20]),
        .Q(bram_wrdata_a[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_WRDATA[21].bram_wrdata_int_reg[21] 
       (.C(s_axi_aclk),
        .CE(wrdata_reg_ld),
        .D(s_axi_wdata[21]),
        .Q(bram_wrdata_a[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_WRDATA[22].bram_wrdata_int_reg[22] 
       (.C(s_axi_aclk),
        .CE(wrdata_reg_ld),
        .D(s_axi_wdata[22]),
        .Q(bram_wrdata_a[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_WRDATA[23].bram_wrdata_int_reg[23] 
       (.C(s_axi_aclk),
        .CE(wrdata_reg_ld),
        .D(s_axi_wdata[23]),
        .Q(bram_wrdata_a[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_WRDATA[24].bram_wrdata_int_reg[24] 
       (.C(s_axi_aclk),
        .CE(wrdata_reg_ld),
        .D(s_axi_wdata[24]),
        .Q(bram_wrdata_a[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_WRDATA[25].bram_wrdata_int_reg[25] 
       (.C(s_axi_aclk),
        .CE(wrdata_reg_ld),
        .D(s_axi_wdata[25]),
        .Q(bram_wrdata_a[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_WRDATA[26].bram_wrdata_int_reg[26] 
       (.C(s_axi_aclk),
        .CE(wrdata_reg_ld),
        .D(s_axi_wdata[26]),
        .Q(bram_wrdata_a[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_WRDATA[27].bram_wrdata_int_reg[27] 
       (.C(s_axi_aclk),
        .CE(wrdata_reg_ld),
        .D(s_axi_wdata[27]),
        .Q(bram_wrdata_a[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_WRDATA[28].bram_wrdata_int_reg[28] 
       (.C(s_axi_aclk),
        .CE(wrdata_reg_ld),
        .D(s_axi_wdata[28]),
        .Q(bram_wrdata_a[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_WRDATA[29].bram_wrdata_int_reg[29] 
       (.C(s_axi_aclk),
        .CE(wrdata_reg_ld),
        .D(s_axi_wdata[29]),
        .Q(bram_wrdata_a[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_WRDATA[2].bram_wrdata_int_reg[2] 
       (.C(s_axi_aclk),
        .CE(wrdata_reg_ld),
        .D(s_axi_wdata[2]),
        .Q(bram_wrdata_a[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_WRDATA[30].bram_wrdata_int_reg[30] 
       (.C(s_axi_aclk),
        .CE(wrdata_reg_ld),
        .D(s_axi_wdata[30]),
        .Q(bram_wrdata_a[30]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hF0F0A0E0)) 
    \GEN_WRDATA[31].bram_wrdata_int[31]_i_1 
       (.I0(\FSM_onehot_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg_n_0_[1] ),
        .I1(\FSM_onehot_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg_n_0_[0] ),
        .I2(s_axi_wvalid),
        .I3(axi_wdata_full_reg),
        .I4(AW2Arb_Active_Clr),
        .O(wrdata_reg_ld));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_WRDATA[31].bram_wrdata_int_reg[31] 
       (.C(s_axi_aclk),
        .CE(wrdata_reg_ld),
        .D(s_axi_wdata[31]),
        .Q(bram_wrdata_a[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_WRDATA[3].bram_wrdata_int_reg[3] 
       (.C(s_axi_aclk),
        .CE(wrdata_reg_ld),
        .D(s_axi_wdata[3]),
        .Q(bram_wrdata_a[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_WRDATA[4].bram_wrdata_int_reg[4] 
       (.C(s_axi_aclk),
        .CE(wrdata_reg_ld),
        .D(s_axi_wdata[4]),
        .Q(bram_wrdata_a[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_WRDATA[5].bram_wrdata_int_reg[5] 
       (.C(s_axi_aclk),
        .CE(wrdata_reg_ld),
        .D(s_axi_wdata[5]),
        .Q(bram_wrdata_a[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_WRDATA[6].bram_wrdata_int_reg[6] 
       (.C(s_axi_aclk),
        .CE(wrdata_reg_ld),
        .D(s_axi_wdata[6]),
        .Q(bram_wrdata_a[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_WRDATA[7].bram_wrdata_int_reg[7] 
       (.C(s_axi_aclk),
        .CE(wrdata_reg_ld),
        .D(s_axi_wdata[7]),
        .Q(bram_wrdata_a[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_WRDATA[8].bram_wrdata_int_reg[8] 
       (.C(s_axi_aclk),
        .CE(wrdata_reg_ld),
        .D(s_axi_wdata[8]),
        .Q(bram_wrdata_a[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_WRDATA[9].bram_wrdata_int_reg[9] 
       (.C(s_axi_aclk),
        .CE(wrdata_reg_ld),
        .D(s_axi_wdata[9]),
        .Q(bram_wrdata_a[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h4F)) 
    \GEN_WR_NO_ECC.bram_we_int[3]_i_1 
       (.I0(wrdata_reg_ld),
        .I1(clr_bram_we),
        .I2(s_axi_aresetn),
        .O(\GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_WR_NO_ECC.bram_we_int_reg[0] 
       (.C(s_axi_aclk),
        .CE(wrdata_reg_ld),
        .D(s_axi_wstrb[0]),
        .Q(\GEN_WR_NO_ECC.bram_we_int_reg[3]_0 [0]),
        .R(\GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_WR_NO_ECC.bram_we_int_reg[1] 
       (.C(s_axi_aclk),
        .CE(wrdata_reg_ld),
        .D(s_axi_wstrb[1]),
        .Q(\GEN_WR_NO_ECC.bram_we_int_reg[3]_0 [1]),
        .R(\GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_WR_NO_ECC.bram_we_int_reg[2] 
       (.C(s_axi_aclk),
        .CE(wrdata_reg_ld),
        .D(s_axi_wstrb[2]),
        .Q(\GEN_WR_NO_ECC.bram_we_int_reg[3]_0 [2]),
        .R(\GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_WR_NO_ECC.bram_we_int_reg[3] 
       (.C(s_axi_aclk),
        .CE(wrdata_reg_ld),
        .D(s_axi_wstrb[3]),
        .Q(\GEN_WR_NO_ECC.bram_we_int_reg[3]_0 [3]),
        .R(\GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0 ));
  system_AXITDC_0_0_wrap_brst I_WRAP_BRST
       (.\ADDR_SNG_PORT.bram_addr_int_reg[13] (s_axi_1_wvalid),
        .\ADDR_SNG_PORT.bram_addr_int_reg[13]_0 (AW2Arb_Active_Clr),
        .\ADDR_SNG_PORT.bram_addr_int_reg[3] (\ADDR_SNG_PORT.bram_addr_int_reg[3] ),
        .Arb2AW_Active(Arb2AW_Active),
        .D(D),
        .Q(Q),
        .SR(SR),
        .aw_active_re(aw_active_re),
        .curr_fixed_burst_reg(curr_fixed_burst_reg),
        .curr_fixed_burst_reg_reg(curr_fixed_burst_reg_reg_0),
        .curr_fixed_burst_reg_reg_0(I_WRAP_BRST_n_16),
        .curr_fixed_burst_reg_reg_1(aw_active_d1),
        .curr_wrap_burst_reg(curr_wrap_burst_reg),
        .curr_wrap_burst_reg_reg(curr_wrap_burst_reg_reg_0),
        .curr_wrap_burst_reg_reg_0(I_WRAP_BRST_n_15),
        .\s_axi_1_awaddr[2] (\s_axi_1_awaddr[2] ),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awburst(s_axi_awburst),
        .s_axi_awlen(s_axi_awlen),
        .s_axi_awvalid(s_axi_awvalid));
  FDRE #(
    .INIT(1'b0)) 
    aw_active_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Arb2AW_Active),
        .Q(aw_active_d1),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    axi_awready_int_i_3
       (.I0(s_axi_awvalid),
        .I1(AW2Arb_BVALID_Cnt[0]),
        .I2(AW2Arb_BVALID_Cnt[2]),
        .I3(AW2Arb_BVALID_Cnt[1]),
        .O(s_axi_1_awvalid));
  FDRE #(
    .INIT(1'b0)) 
    \axi_bid_int_reg[0] 
       (.C(s_axi_aclk),
        .CE(BID_FIFO_n_1),
        .D(BID_FIFO_n_14),
        .Q(s_axi_bid[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi_bid_int_reg[10] 
       (.C(s_axi_aclk),
        .CE(BID_FIFO_n_1),
        .D(BID_FIFO_n_4),
        .Q(s_axi_bid[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi_bid_int_reg[11] 
       (.C(s_axi_aclk),
        .CE(BID_FIFO_n_1),
        .D(BID_FIFO_n_3),
        .Q(s_axi_bid[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi_bid_int_reg[1] 
       (.C(s_axi_aclk),
        .CE(BID_FIFO_n_1),
        .D(BID_FIFO_n_13),
        .Q(s_axi_bid[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi_bid_int_reg[2] 
       (.C(s_axi_aclk),
        .CE(BID_FIFO_n_1),
        .D(BID_FIFO_n_12),
        .Q(s_axi_bid[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi_bid_int_reg[3] 
       (.C(s_axi_aclk),
        .CE(BID_FIFO_n_1),
        .D(BID_FIFO_n_11),
        .Q(s_axi_bid[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi_bid_int_reg[4] 
       (.C(s_axi_aclk),
        .CE(BID_FIFO_n_1),
        .D(BID_FIFO_n_10),
        .Q(s_axi_bid[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi_bid_int_reg[5] 
       (.C(s_axi_aclk),
        .CE(BID_FIFO_n_1),
        .D(BID_FIFO_n_9),
        .Q(s_axi_bid[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi_bid_int_reg[6] 
       (.C(s_axi_aclk),
        .CE(BID_FIFO_n_1),
        .D(BID_FIFO_n_8),
        .Q(s_axi_bid[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi_bid_int_reg[7] 
       (.C(s_axi_aclk),
        .CE(BID_FIFO_n_1),
        .D(BID_FIFO_n_7),
        .Q(s_axi_bid[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi_bid_int_reg[8] 
       (.C(s_axi_aclk),
        .CE(BID_FIFO_n_1),
        .D(BID_FIFO_n_6),
        .Q(s_axi_bid[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi_bid_int_reg[9] 
       (.C(s_axi_aclk),
        .CE(BID_FIFO_n_1),
        .D(BID_FIFO_n_5),
        .Q(s_axi_bid[9]),
        .R(SR));
  LUT6 #(
    .INIT(64'hAAAAAAAA0000AAA8)) 
    axi_bvalid_int_i_1
       (.I0(s_axi_aresetn),
        .I1(AW2Arb_BVALID_Cnt[0]),
        .I2(AW2Arb_BVALID_Cnt[2]),
        .I3(AW2Arb_BVALID_Cnt[1]),
        .I4(axi_bvalid_int_i_2_n_0),
        .I5(bvalid_cnt_inc),
        .O(axi_bvalid_int_i_1_n_0));
  LUT5 #(
    .INIT(32'h04000000)) 
    axi_bvalid_int_i_2
       (.I0(AW2Arb_BVALID_Cnt[2]),
        .I1(AW2Arb_BVALID_Cnt[0]),
        .I2(AW2Arb_BVALID_Cnt[1]),
        .I3(s_axi_bready),
        .I4(axi_bvalid_int_reg_0),
        .O(axi_bvalid_int_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    axi_bvalid_int_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_bvalid_int_i_1_n_0),
        .Q(axi_bvalid_int_reg_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h5754)) 
    axi_wr_burst_i_1
       (.I0(s_axi_wlast),
        .I1(\FSM_onehot_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs[2]_i_3_n_0 ),
        .I2(axi_wr_burst_i_2_n_0),
        .I3(axi_wr_burst),
        .O(axi_wr_burst_i_1_n_0));
  LUT4 #(
    .INIT(16'hB0A0)) 
    axi_wr_burst_i_2
       (.I0(AW2Arb_Active_Clr),
        .I1(axi_wdata_full_reg),
        .I2(s_axi_wvalid),
        .I3(\FSM_onehot_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg_n_0_[0] ),
        .O(axi_wr_burst_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    axi_wr_burst_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_wr_burst_i_1_n_0),
        .Q(axi_wr_burst),
        .R(SR));
  LUT2 #(
    .INIT(4'h2)) 
    axi_wready_int_mod_i_1
       (.I0(s_axi_aresetn),
        .I1(axi_wdata_full_cmb),
        .O(axi_wready_int_mod_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    axi_wready_int_mod_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_wready_int_mod_i_1_n_0),
        .Q(s_axi_wready),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    bid_gets_fifo_load_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bid_gets_fifo_load),
        .Q(bid_gets_fifo_load_d1),
        .R(SR));
  LUT2 #(
    .INIT(4'hE)) 
    bram_en_a_INST_0
       (.I0(BRAM_En_A_i),
        .I1(BRAM_En_B_i),
        .O(bram_en_a));
  LUT6 #(
    .INIT(64'hF0000FFF1FFFE000)) 
    \bvalid_cnt[0]_i_1 
       (.I0(AW2Arb_BVALID_Cnt[2]),
        .I1(AW2Arb_BVALID_Cnt[1]),
        .I2(s_axi_bready),
        .I3(axi_bvalid_int_reg_0),
        .I4(bvalid_cnt_inc),
        .I5(AW2Arb_BVALID_Cnt[0]),
        .O(\bvalid_cnt[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hD52AD52ABF40BF00)) 
    \bvalid_cnt[1]_i_1 
       (.I0(bvalid_cnt_inc),
        .I1(axi_bvalid_int_reg_0),
        .I2(s_axi_bready),
        .I3(AW2Arb_BVALID_Cnt[1]),
        .I4(AW2Arb_BVALID_Cnt[2]),
        .I5(AW2Arb_BVALID_Cnt[0]),
        .O(\bvalid_cnt[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hD5FF2A00FFBF0000)) 
    \bvalid_cnt[2]_i_1 
       (.I0(bvalid_cnt_inc),
        .I1(axi_bvalid_int_reg_0),
        .I2(s_axi_bready),
        .I3(AW2Arb_BVALID_Cnt[1]),
        .I4(AW2Arb_BVALID_Cnt[2]),
        .I5(AW2Arb_BVALID_Cnt[0]),
        .O(\bvalid_cnt[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \bvalid_cnt_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\bvalid_cnt[0]_i_1_n_0 ),
        .Q(AW2Arb_BVALID_Cnt[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \bvalid_cnt_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\bvalid_cnt[1]_i_1_n_0 ),
        .Q(AW2Arb_BVALID_Cnt[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \bvalid_cnt_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\bvalid_cnt[2]_i_1_n_0 ),
        .Q(AW2Arb_BVALID_Cnt[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    curr_fixed_burst_reg_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(I_WRAP_BRST_n_16),
        .Q(curr_fixed_burst_reg),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    curr_wrap_burst_reg_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(I_WRAP_BRST_n_15),
        .Q(curr_wrap_burst_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000004444444)) 
    last_arb_won_i_3
       (.I0(arb_sm_cs[0]),
        .I1(s_axi_awvalid),
        .I2(AW2Arb_BVALID_Cnt[0]),
        .I3(AW2Arb_BVALID_Cnt[2]),
        .I4(AW2Arb_BVALID_Cnt[1]),
        .I5(arb_sm_cs[1]),
        .O(\FSM_sequential_arb_sm_cs_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT5 #(
    .INIT(32'h7F000000)) 
    last_arb_won_i_4
       (.I0(AW2Arb_BVALID_Cnt[1]),
        .I1(AW2Arb_BVALID_Cnt[2]),
        .I2(AW2Arb_BVALID_Cnt[0]),
        .I3(s_axi_awvalid),
        .I4(last_arb_won_reg),
        .O(\bvalid_cnt_reg[1]_0 ));
endmodule

(* ORIG_REF_NAME = "wrap_brst" *) 
module system_AXITDC_0_0_wrap_brst
   (curr_fixed_burst_reg_reg,
    curr_wrap_burst_reg_reg,
    \ADDR_SNG_PORT.bram_addr_int_reg[3] ,
    \s_axi_1_awaddr[2] ,
    D,
    curr_wrap_burst_reg_reg_0,
    curr_fixed_burst_reg_reg_0,
    curr_fixed_burst_reg,
    \ADDR_SNG_PORT.bram_addr_int_reg[13] ,
    \ADDR_SNG_PORT.bram_addr_int_reg[13]_0 ,
    aw_active_re,
    s_axi_aresetn,
    curr_wrap_burst_reg,
    s_axi_awaddr,
    curr_fixed_burst_reg_reg_1,
    Arb2AW_Active,
    Q,
    s_axi_awlen,
    s_axi_awvalid,
    s_axi_awburst,
    SR,
    s_axi_aclk);
  output [0:0]curr_fixed_burst_reg_reg;
  output curr_wrap_burst_reg_reg;
  output \ADDR_SNG_PORT.bram_addr_int_reg[3] ;
  output \s_axi_1_awaddr[2] ;
  output [10:0]D;
  output curr_wrap_burst_reg_reg_0;
  output curr_fixed_burst_reg_reg_0;
  input curr_fixed_burst_reg;
  input \ADDR_SNG_PORT.bram_addr_int_reg[13] ;
  input \ADDR_SNG_PORT.bram_addr_int_reg[13]_0 ;
  input aw_active_re;
  input s_axi_aresetn;
  input curr_wrap_burst_reg;
  input [11:0]s_axi_awaddr;
  input curr_fixed_burst_reg_reg_1;
  input Arb2AW_Active;
  input [3:0]Q;
  input [3:0]s_axi_awlen;
  input s_axi_awvalid;
  input [1:0]s_axi_awburst;
  input [0:0]SR;
  input s_axi_aclk;

  wire \ADDR_SNG_PORT.bram_addr_int[13]_i_10_n_0 ;
  wire \ADDR_SNG_PORT.bram_addr_int[13]_i_11_n_0 ;
  wire \ADDR_SNG_PORT.bram_addr_int[13]_i_5_n_0 ;
  wire \ADDR_SNG_PORT.bram_addr_int_reg[13] ;
  wire \ADDR_SNG_PORT.bram_addr_int_reg[13]_0 ;
  wire \ADDR_SNG_PORT.bram_addr_int_reg[3] ;
  wire Arb2AW_Active;
  wire [10:0]D;
  wire [3:0]Q;
  wire [0:0]SR;
  wire aw_active_re;
  wire curr_fixed_burst_reg;
  wire [0:0]curr_fixed_burst_reg_reg;
  wire curr_fixed_burst_reg_reg_0;
  wire curr_fixed_burst_reg_reg_1;
  wire curr_wrap_burst_reg;
  wire curr_wrap_burst_reg_reg;
  wire curr_wrap_burst_reg_reg_0;
  wire [11:1]data0;
  wire \s_axi_1_awaddr[2] ;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire [11:0]s_axi_awaddr;
  wire [1:0]s_axi_awburst;
  wire [3:0]s_axi_awlen;
  wire s_axi_awvalid;
  wire \save_init_bram_addr_ld[13]_i_3_n_0 ;
  wire [2:0]wrap_burst_total;
  wire \wrap_burst_total[0]_i_1_n_0 ;
  wire \wrap_burst_total[1]_i_1_n_0 ;
  wire \wrap_burst_total[2]_i_1_n_0 ;

  LUT6 #(
    .INIT(64'h00B00030FFFFFFFF)) 
    \ADDR_SNG_PORT.bram_addr_int[13]_i_1 
       (.I0(curr_fixed_burst_reg),
        .I1(\ADDR_SNG_PORT.bram_addr_int_reg[13] ),
        .I2(\ADDR_SNG_PORT.bram_addr_int_reg[13]_0 ),
        .I3(aw_active_re),
        .I4(\ADDR_SNG_PORT.bram_addr_int[13]_i_5_n_0 ),
        .I5(s_axi_aresetn),
        .O(curr_fixed_burst_reg_reg));
  LUT6 #(
    .INIT(64'h000000008FA00000)) 
    \ADDR_SNG_PORT.bram_addr_int[13]_i_10 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(wrap_burst_total[1]),
        .I3(wrap_burst_total[0]),
        .I4(Q[0]),
        .I5(wrap_burst_total[2]),
        .O(\ADDR_SNG_PORT.bram_addr_int[13]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \ADDR_SNG_PORT.bram_addr_int[13]_i_11 
       (.I0(wrap_burst_total[1]),
        .I1(wrap_burst_total[2]),
        .I2(wrap_burst_total[0]),
        .O(\ADDR_SNG_PORT.bram_addr_int[13]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h55555555FFFFFDFF)) 
    \ADDR_SNG_PORT.bram_addr_int[13]_i_5 
       (.I0(curr_wrap_burst_reg),
        .I1(\ADDR_SNG_PORT.bram_addr_int_reg[3] ),
        .I2(wrap_burst_total[0]),
        .I3(wrap_burst_total[2]),
        .I4(wrap_burst_total[1]),
        .I5(\ADDR_SNG_PORT.bram_addr_int[13]_i_10_n_0 ),
        .O(\ADDR_SNG_PORT.bram_addr_int[13]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h1111515555555555)) 
    \ADDR_SNG_PORT.bram_addr_int[13]_i_6 
       (.I0(aw_active_re),
        .I1(curr_wrap_burst_reg),
        .I2(\ADDR_SNG_PORT.bram_addr_int_reg[3] ),
        .I3(\ADDR_SNG_PORT.bram_addr_int[13]_i_11_n_0 ),
        .I4(\ADDR_SNG_PORT.bram_addr_int[13]_i_10_n_0 ),
        .I5(\ADDR_SNG_PORT.bram_addr_int_reg[13] ),
        .O(curr_wrap_burst_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ADDR_SNG_PORT.bram_addr_int[2]_i_2 
       (.I0(s_axi_awaddr[0]),
        .I1(\save_init_bram_addr_ld[13]_i_3_n_0 ),
        .O(\s_axi_1_awaddr[2] ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \ADDR_SNG_PORT.bram_addr_int[6]_i_2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\ADDR_SNG_PORT.bram_addr_int_reg[3] ));
  LUT6 #(
    .INIT(64'h000000008A8A8ABA)) 
    curr_fixed_burst_reg_i_1
       (.I0(curr_fixed_burst_reg),
        .I1(curr_fixed_burst_reg_reg_1),
        .I2(Arb2AW_Active),
        .I3(s_axi_awburst[1]),
        .I4(s_axi_awburst[0]),
        .I5(curr_fixed_burst_reg_reg),
        .O(curr_fixed_burst_reg_reg_0));
  LUT6 #(
    .INIT(64'h000000008ABA8A8A)) 
    curr_wrap_burst_reg_i_1
       (.I0(curr_wrap_burst_reg),
        .I1(curr_fixed_burst_reg_reg_1),
        .I2(Arb2AW_Active),
        .I3(s_axi_awburst[0]),
        .I4(s_axi_awburst[1]),
        .I5(curr_fixed_burst_reg_reg),
        .O(curr_wrap_burst_reg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \save_init_bram_addr_ld[10]_i_1 
       (.I0(s_axi_awaddr[8]),
        .I1(\save_init_bram_addr_ld[13]_i_3_n_0 ),
        .I2(data0[8]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \save_init_bram_addr_ld[11]_i_1 
       (.I0(s_axi_awaddr[9]),
        .I1(\save_init_bram_addr_ld[13]_i_3_n_0 ),
        .I2(data0[9]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \save_init_bram_addr_ld[12]_i_1 
       (.I0(s_axi_awaddr[10]),
        .I1(\save_init_bram_addr_ld[13]_i_3_n_0 ),
        .I2(data0[10]),
        .O(D[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    \save_init_bram_addr_ld[13]_i_2 
       (.I0(s_axi_awaddr[11]),
        .I1(\save_init_bram_addr_ld[13]_i_3_n_0 ),
        .I2(data0[11]),
        .O(D[10]));
  LUT6 #(
    .INIT(64'h4F4F444FFFFFFFFF)) 
    \save_init_bram_addr_ld[13]_i_3 
       (.I0(curr_fixed_burst_reg_reg_1),
        .I1(Arb2AW_Active),
        .I2(\ADDR_SNG_PORT.bram_addr_int[13]_i_10_n_0 ),
        .I3(\ADDR_SNG_PORT.bram_addr_int[13]_i_11_n_0 ),
        .I4(\ADDR_SNG_PORT.bram_addr_int_reg[3] ),
        .I5(curr_wrap_burst_reg),
        .O(\save_init_bram_addr_ld[13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hB8B88888B888B8B8)) 
    \save_init_bram_addr_ld[3]_i_1 
       (.I0(s_axi_awaddr[1]),
        .I1(\save_init_bram_addr_ld[13]_i_3_n_0 ),
        .I2(data0[1]),
        .I3(wrap_burst_total[0]),
        .I4(wrap_burst_total[2]),
        .I5(wrap_burst_total[1]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hB8B8B88888B8B8B8)) 
    \save_init_bram_addr_ld[4]_i_1 
       (.I0(s_axi_awaddr[2]),
        .I1(\save_init_bram_addr_ld[13]_i_3_n_0 ),
        .I2(data0[2]),
        .I3(wrap_burst_total[0]),
        .I4(wrap_burst_total[1]),
        .I5(wrap_burst_total[2]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hB8B8B8B8B888B8B8)) 
    \save_init_bram_addr_ld[5]_i_1 
       (.I0(s_axi_awaddr[3]),
        .I1(\save_init_bram_addr_ld[13]_i_3_n_0 ),
        .I2(data0[3]),
        .I3(wrap_burst_total[0]),
        .I4(wrap_burst_total[2]),
        .I5(wrap_burst_total[1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \save_init_bram_addr_ld[6]_i_1 
       (.I0(s_axi_awaddr[4]),
        .I1(\save_init_bram_addr_ld[13]_i_3_n_0 ),
        .I2(data0[4]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \save_init_bram_addr_ld[7]_i_1 
       (.I0(s_axi_awaddr[5]),
        .I1(\save_init_bram_addr_ld[13]_i_3_n_0 ),
        .I2(data0[5]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \save_init_bram_addr_ld[8]_i_1 
       (.I0(s_axi_awaddr[6]),
        .I1(\save_init_bram_addr_ld[13]_i_3_n_0 ),
        .I2(data0[6]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \save_init_bram_addr_ld[9]_i_1 
       (.I0(s_axi_awaddr[7]),
        .I1(\save_init_bram_addr_ld[13]_i_3_n_0 ),
        .I2(data0[7]),
        .O(D[6]));
  FDRE #(
    .INIT(1'b0)) 
    \save_init_bram_addr_ld_reg[10] 
       (.C(s_axi_aclk),
        .CE(aw_active_re),
        .D(D[7]),
        .Q(data0[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \save_init_bram_addr_ld_reg[11] 
       (.C(s_axi_aclk),
        .CE(aw_active_re),
        .D(D[8]),
        .Q(data0[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \save_init_bram_addr_ld_reg[12] 
       (.C(s_axi_aclk),
        .CE(aw_active_re),
        .D(D[9]),
        .Q(data0[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \save_init_bram_addr_ld_reg[13] 
       (.C(s_axi_aclk),
        .CE(aw_active_re),
        .D(D[10]),
        .Q(data0[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \save_init_bram_addr_ld_reg[3] 
       (.C(s_axi_aclk),
        .CE(aw_active_re),
        .D(D[0]),
        .Q(data0[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \save_init_bram_addr_ld_reg[4] 
       (.C(s_axi_aclk),
        .CE(aw_active_re),
        .D(D[1]),
        .Q(data0[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \save_init_bram_addr_ld_reg[5] 
       (.C(s_axi_aclk),
        .CE(aw_active_re),
        .D(D[2]),
        .Q(data0[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \save_init_bram_addr_ld_reg[6] 
       (.C(s_axi_aclk),
        .CE(aw_active_re),
        .D(D[3]),
        .Q(data0[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \save_init_bram_addr_ld_reg[7] 
       (.C(s_axi_aclk),
        .CE(aw_active_re),
        .D(D[4]),
        .Q(data0[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \save_init_bram_addr_ld_reg[8] 
       (.C(s_axi_aclk),
        .CE(aw_active_re),
        .D(D[5]),
        .Q(data0[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \save_init_bram_addr_ld_reg[9] 
       (.C(s_axi_aclk),
        .CE(aw_active_re),
        .D(D[6]),
        .Q(data0[7]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT5 #(
    .INIT(32'h00900000)) 
    \wrap_burst_total[0]_i_1 
       (.I0(s_axi_awlen[1]),
        .I1(s_axi_awlen[2]),
        .I2(s_axi_awvalid),
        .I3(s_axi_awlen[3]),
        .I4(s_axi_awlen[0]),
        .O(\wrap_burst_total[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0080)) 
    \wrap_burst_total[1]_i_1 
       (.I0(s_axi_awlen[1]),
        .I1(s_axi_awvalid),
        .I2(s_axi_awlen[0]),
        .I3(s_axi_awlen[3]),
        .O(\wrap_burst_total[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \wrap_burst_total[2]_i_1 
       (.I0(s_axi_awlen[1]),
        .I1(s_axi_awlen[0]),
        .I2(s_axi_awlen[3]),
        .I3(s_axi_awvalid),
        .I4(s_axi_awlen[2]),
        .O(\wrap_burst_total[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_burst_total_reg[0] 
       (.C(s_axi_aclk),
        .CE(aw_active_re),
        .D(\wrap_burst_total[0]_i_1_n_0 ),
        .Q(wrap_burst_total[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_burst_total_reg[1] 
       (.C(s_axi_aclk),
        .CE(aw_active_re),
        .D(\wrap_burst_total[1]_i_1_n_0 ),
        .Q(wrap_burst_total[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_burst_total_reg[2] 
       (.C(s_axi_aclk),
        .CE(aw_active_re),
        .D(\wrap_burst_total[2]_i_1_n_0 ),
        .Q(wrap_burst_total[2]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "wrap_brst" *) 
module system_AXITDC_0_0_wrap_brst_3
   (D,
    ar_active_reg,
    E,
    \FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs_reg[1] ,
    \GEN_NO_RD_CMD_OPT.axi_rvalid_int_reg ,
    s_axi_aresetn_0,
    \ADDR_SNG_PORT.bram_addr_int[13]_i_8_0 ,
    axi_rd_burst,
    Q,
    s_axi_araddr,
    Arb2AR_Active,
    \ADDR_SNG_PORT.bram_addr_int_reg[2] ,
    \ADDR_SNG_PORT.bram_addr_int_reg[11] ,
    \ADDR_SNG_PORT.bram_addr_int_reg[13] ,
    \ADDR_SNG_PORT.bram_addr_int_reg[4] ,
    \ADDR_SNG_PORT.bram_addr_int_reg[5] ,
    \ADDR_SNG_PORT.bram_addr_int_reg[6] ,
    \ADDR_SNG_PORT.bram_addr_int_reg[7] ,
    \ADDR_SNG_PORT.bram_addr_int_reg[8] ,
    \ADDR_SNG_PORT.bram_addr_int_reg[9] ,
    \ADDR_SNG_PORT.bram_addr_int_reg[10] ,
    \ADDR_SNG_PORT.bram_addr_int_reg[11]_0 ,
    curr_fixed_burst_reg,
    \ADDR_SNG_PORT.bram_addr_int_reg[11]_1 ,
    curr_fixed_burst_reg_0,
    \ADDR_SNG_PORT.bram_addr_int_reg[13]_0 ,
    \ADDR_SNG_PORT.bram_addr_int_reg[13]_1 ,
    curr_wrap_burst_reg,
    \GEN_NO_RD_CMD_OPT.bram_en_int_i_6 ,
    s_axi_rready,
    brst_zero,
    end_brst_rd,
    s_axi_aresetn,
    s_axi_arlen,
    ar_active_re,
    s_axi_aclk);
  output [11:0]D;
  output ar_active_reg;
  output [0:0]E;
  output \FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs_reg[1] ;
  output \GEN_NO_RD_CMD_OPT.axi_rvalid_int_reg ;
  output s_axi_aresetn_0;
  input \ADDR_SNG_PORT.bram_addr_int[13]_i_8_0 ;
  input axi_rd_burst;
  input [3:0]Q;
  input [11:0]s_axi_araddr;
  input Arb2AR_Active;
  input \ADDR_SNG_PORT.bram_addr_int_reg[2] ;
  input [9:0]\ADDR_SNG_PORT.bram_addr_int_reg[11] ;
  input [10:0]\ADDR_SNG_PORT.bram_addr_int_reg[13] ;
  input \ADDR_SNG_PORT.bram_addr_int_reg[4] ;
  input \ADDR_SNG_PORT.bram_addr_int_reg[5] ;
  input \ADDR_SNG_PORT.bram_addr_int_reg[6] ;
  input \ADDR_SNG_PORT.bram_addr_int_reg[7] ;
  input \ADDR_SNG_PORT.bram_addr_int_reg[8] ;
  input \ADDR_SNG_PORT.bram_addr_int_reg[9] ;
  input \ADDR_SNG_PORT.bram_addr_int_reg[10] ;
  input \ADDR_SNG_PORT.bram_addr_int_reg[11]_0 ;
  input curr_fixed_burst_reg;
  input \ADDR_SNG_PORT.bram_addr_int_reg[11]_1 ;
  input curr_fixed_burst_reg_0;
  input \ADDR_SNG_PORT.bram_addr_int_reg[13]_0 ;
  input \ADDR_SNG_PORT.bram_addr_int_reg[13]_1 ;
  input curr_wrap_burst_reg;
  input \GEN_NO_RD_CMD_OPT.bram_en_int_i_6 ;
  input s_axi_rready;
  input brst_zero;
  input end_brst_rd;
  input s_axi_aresetn;
  input [3:0]s_axi_arlen;
  input ar_active_re;
  input s_axi_aclk;

  wire \ADDR_SNG_PORT.bram_addr_int[13]_i_12_n_0 ;
  wire \ADDR_SNG_PORT.bram_addr_int[13]_i_13_n_0 ;
  wire \ADDR_SNG_PORT.bram_addr_int[13]_i_14_n_0 ;
  wire \ADDR_SNG_PORT.bram_addr_int[13]_i_16_n_0 ;
  wire \ADDR_SNG_PORT.bram_addr_int[13]_i_7_n_0 ;
  wire \ADDR_SNG_PORT.bram_addr_int[13]_i_8_0 ;
  wire \ADDR_SNG_PORT.bram_addr_int[13]_i_9_n_0 ;
  wire \ADDR_SNG_PORT.bram_addr_int_reg[10] ;
  wire [9:0]\ADDR_SNG_PORT.bram_addr_int_reg[11] ;
  wire \ADDR_SNG_PORT.bram_addr_int_reg[11]_0 ;
  wire \ADDR_SNG_PORT.bram_addr_int_reg[11]_1 ;
  wire [10:0]\ADDR_SNG_PORT.bram_addr_int_reg[13] ;
  wire \ADDR_SNG_PORT.bram_addr_int_reg[13]_0 ;
  wire \ADDR_SNG_PORT.bram_addr_int_reg[13]_1 ;
  wire \ADDR_SNG_PORT.bram_addr_int_reg[2] ;
  wire \ADDR_SNG_PORT.bram_addr_int_reg[4] ;
  wire \ADDR_SNG_PORT.bram_addr_int_reg[5] ;
  wire \ADDR_SNG_PORT.bram_addr_int_reg[6] ;
  wire \ADDR_SNG_PORT.bram_addr_int_reg[7] ;
  wire \ADDR_SNG_PORT.bram_addr_int_reg[8] ;
  wire \ADDR_SNG_PORT.bram_addr_int_reg[9] ;
  wire Arb2AR_Active;
  wire [11:0]D;
  wire [0:0]E;
  wire \FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs_reg[1] ;
  wire \GEN_NO_RD_CMD_OPT.axi_rvalid_int_reg ;
  wire \GEN_NO_RD_CMD_OPT.bram_en_int_i_6 ;
  wire [3:0]Q;
  wire [11:1]RdChnl_BRAM_Addr_Ld;
  wire ar_active_re;
  wire ar_active_reg;
  wire axi_rd_burst;
  wire brst_zero;
  wire curr_fixed_burst_reg;
  wire curr_fixed_burst_reg_0;
  wire curr_wrap_burst_reg;
  wire end_brst_rd;
  wire s_axi_aclk;
  wire [11:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_aresetn_0;
  wire [3:0]s_axi_arlen;
  wire s_axi_rready;
  wire \save_init_bram_addr_ld[3]_i_2_n_0 ;
  wire \save_init_bram_addr_ld[4]_i_2_n_0 ;
  wire \save_init_bram_addr_ld[5]_i_2_n_0 ;
  wire \save_init_bram_addr_ld_reg_n_0_[10] ;
  wire \save_init_bram_addr_ld_reg_n_0_[11] ;
  wire \save_init_bram_addr_ld_reg_n_0_[12] ;
  wire \save_init_bram_addr_ld_reg_n_0_[13] ;
  wire \save_init_bram_addr_ld_reg_n_0_[3] ;
  wire \save_init_bram_addr_ld_reg_n_0_[4] ;
  wire \save_init_bram_addr_ld_reg_n_0_[5] ;
  wire \save_init_bram_addr_ld_reg_n_0_[6] ;
  wire \save_init_bram_addr_ld_reg_n_0_[7] ;
  wire \save_init_bram_addr_ld_reg_n_0_[8] ;
  wire \save_init_bram_addr_ld_reg_n_0_[9] ;
  wire \wrap_burst_total[0]_i_1__0_n_0 ;
  wire \wrap_burst_total[1]_i_1__0_n_0 ;
  wire \wrap_burst_total[2]_i_1__0_n_0 ;
  wire \wrap_burst_total_reg_n_0_[0] ;
  wire \wrap_burst_total_reg_n_0_[1] ;
  wire \wrap_burst_total_reg_n_0_[2] ;

  LUT6 #(
    .INIT(64'hB800B8FFB8FFB800)) 
    \ADDR_SNG_PORT.bram_addr_int[10]_i_1 
       (.I0(RdChnl_BRAM_Addr_Ld[8]),
        .I1(Arb2AR_Active),
        .I2(\ADDR_SNG_PORT.bram_addr_int_reg[13] [7]),
        .I3(ar_active_reg),
        .I4(\ADDR_SNG_PORT.bram_addr_int_reg[11] [8]),
        .I5(\ADDR_SNG_PORT.bram_addr_int_reg[10] ),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hAABAFFBAAABAAABA)) 
    \ADDR_SNG_PORT.bram_addr_int[11]_i_1 
       (.I0(ar_active_reg),
        .I1(curr_fixed_burst_reg),
        .I2(\ADDR_SNG_PORT.bram_addr_int_reg[11]_1 ),
        .I3(Arb2AR_Active),
        .I4(curr_fixed_burst_reg_0),
        .I5(\FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs_reg[1] ),
        .O(E));
  LUT6 #(
    .INIT(64'hB800B8FFB8FFB800)) 
    \ADDR_SNG_PORT.bram_addr_int[11]_i_2 
       (.I0(RdChnl_BRAM_Addr_Ld[9]),
        .I1(Arb2AR_Active),
        .I2(\ADDR_SNG_PORT.bram_addr_int_reg[13] [8]),
        .I3(ar_active_reg),
        .I4(\ADDR_SNG_PORT.bram_addr_int_reg[11] [9]),
        .I5(\ADDR_SNG_PORT.bram_addr_int_reg[11]_0 ),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \ADDR_SNG_PORT.bram_addr_int[12]_i_1 
       (.I0(s_axi_araddr[10]),
        .I1(\ADDR_SNG_PORT.bram_addr_int[13]_i_9_n_0 ),
        .I2(\save_init_bram_addr_ld_reg_n_0_[12] ),
        .I3(Arb2AR_Active),
        .I4(\ADDR_SNG_PORT.bram_addr_int_reg[13] [9]),
        .O(D[10]));
  LUT6 #(
    .INIT(64'h5040004010400040)) 
    \ADDR_SNG_PORT.bram_addr_int[13]_i_12 
       (.I0(\wrap_burst_total_reg_n_0_[2] ),
        .I1(\wrap_burst_total_reg_n_0_[0] ),
        .I2(\ADDR_SNG_PORT.bram_addr_int_reg[11] [0]),
        .I3(\wrap_burst_total_reg_n_0_[1] ),
        .I4(\ADDR_SNG_PORT.bram_addr_int_reg[11] [1]),
        .I5(\ADDR_SNG_PORT.bram_addr_int_reg[11] [2]),
        .O(\ADDR_SNG_PORT.bram_addr_int[13]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'h0EFF)) 
    \ADDR_SNG_PORT.bram_addr_int[13]_i_13 
       (.I0(\ADDR_SNG_PORT.bram_addr_int[13]_i_8_0 ),
        .I1(axi_rd_burst),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(\ADDR_SNG_PORT.bram_addr_int[13]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \ADDR_SNG_PORT.bram_addr_int[13]_i_14 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .O(\ADDR_SNG_PORT.bram_addr_int[13]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'hFFF7)) 
    \ADDR_SNG_PORT.bram_addr_int[13]_i_15 
       (.I0(\GEN_NO_RD_CMD_OPT.bram_en_int_i_6 ),
        .I1(s_axi_rready),
        .I2(brst_zero),
        .I3(end_brst_rd),
        .O(\GEN_NO_RD_CMD_OPT.axi_rvalid_int_reg ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'hAABA)) 
    \ADDR_SNG_PORT.bram_addr_int[13]_i_16 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(\ADDR_SNG_PORT.bram_addr_int[13]_i_8_0 ),
        .O(\ADDR_SNG_PORT.bram_addr_int[13]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFF5D5D5D5D5D5D5D)) 
    \ADDR_SNG_PORT.bram_addr_int[13]_i_2 
       (.I0(\ADDR_SNG_PORT.bram_addr_int_reg[13]_0 ),
        .I1(Arb2AR_Active),
        .I2(\ADDR_SNG_PORT.bram_addr_int_reg[13]_1 ),
        .I3(\ADDR_SNG_PORT.bram_addr_int[13]_i_7_n_0 ),
        .I4(curr_wrap_burst_reg),
        .I5(\FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs_reg[1] ),
        .O(ar_active_reg));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \ADDR_SNG_PORT.bram_addr_int[13]_i_3 
       (.I0(s_axi_araddr[11]),
        .I1(\ADDR_SNG_PORT.bram_addr_int[13]_i_9_n_0 ),
        .I2(\save_init_bram_addr_ld_reg_n_0_[13] ),
        .I3(Arb2AR_Active),
        .I4(\ADDR_SNG_PORT.bram_addr_int_reg[13] [10]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'hAAAAAABA)) 
    \ADDR_SNG_PORT.bram_addr_int[13]_i_7 
       (.I0(\ADDR_SNG_PORT.bram_addr_int[13]_i_12_n_0 ),
        .I1(\wrap_burst_total_reg_n_0_[1] ),
        .I2(\wrap_burst_total_reg_n_0_[2] ),
        .I3(\wrap_burst_total_reg_n_0_[0] ),
        .I4(\ADDR_SNG_PORT.bram_addr_int_reg[6] ),
        .O(\ADDR_SNG_PORT.bram_addr_int[13]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h2222323200000200)) 
    \ADDR_SNG_PORT.bram_addr_int[13]_i_8 
       (.I0(\ADDR_SNG_PORT.bram_addr_int[13]_i_13_n_0 ),
        .I1(\ADDR_SNG_PORT.bram_addr_int[13]_i_14_n_0 ),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(\GEN_NO_RD_CMD_OPT.axi_rvalid_int_reg ),
        .I5(\ADDR_SNG_PORT.bram_addr_int[13]_i_16_n_0 ),
        .O(\FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs_reg[1] ));
  LUT5 #(
    .INIT(32'h7777F7FF)) 
    \ADDR_SNG_PORT.bram_addr_int[13]_i_9 
       (.I0(\FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs_reg[1] ),
        .I1(curr_wrap_burst_reg),
        .I2(\ADDR_SNG_PORT.bram_addr_int_reg[6] ),
        .I3(\save_init_bram_addr_ld[5]_i_2_n_0 ),
        .I4(\ADDR_SNG_PORT.bram_addr_int[13]_i_12_n_0 ),
        .O(\ADDR_SNG_PORT.bram_addr_int[13]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h8F8000008F80FFFF)) 
    \ADDR_SNG_PORT.bram_addr_int[2]_i_1 
       (.I0(s_axi_araddr[0]),
        .I1(\ADDR_SNG_PORT.bram_addr_int[13]_i_9_n_0 ),
        .I2(Arb2AR_Active),
        .I3(\ADDR_SNG_PORT.bram_addr_int_reg[2] ),
        .I4(ar_active_reg),
        .I5(\ADDR_SNG_PORT.bram_addr_int_reg[11] [0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hB800B8FFB8FFB800)) 
    \ADDR_SNG_PORT.bram_addr_int[3]_i_1 
       (.I0(RdChnl_BRAM_Addr_Ld[1]),
        .I1(Arb2AR_Active),
        .I2(\ADDR_SNG_PORT.bram_addr_int_reg[13] [0]),
        .I3(ar_active_reg),
        .I4(\ADDR_SNG_PORT.bram_addr_int_reg[11] [1]),
        .I5(\ADDR_SNG_PORT.bram_addr_int_reg[11] [0]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hB800B8FFB8FFB800)) 
    \ADDR_SNG_PORT.bram_addr_int[4]_i_1 
       (.I0(RdChnl_BRAM_Addr_Ld[2]),
        .I1(Arb2AR_Active),
        .I2(\ADDR_SNG_PORT.bram_addr_int_reg[13] [1]),
        .I3(ar_active_reg),
        .I4(\ADDR_SNG_PORT.bram_addr_int_reg[11] [2]),
        .I5(\ADDR_SNG_PORT.bram_addr_int_reg[4] ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hB8FFB800B800B8FF)) 
    \ADDR_SNG_PORT.bram_addr_int[5]_i_1 
       (.I0(RdChnl_BRAM_Addr_Ld[3]),
        .I1(Arb2AR_Active),
        .I2(\ADDR_SNG_PORT.bram_addr_int_reg[13] [2]),
        .I3(ar_active_reg),
        .I4(\ADDR_SNG_PORT.bram_addr_int_reg[11] [3]),
        .I5(\ADDR_SNG_PORT.bram_addr_int_reg[5] ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hB8FFB800B800B8FF)) 
    \ADDR_SNG_PORT.bram_addr_int[6]_i_1 
       (.I0(RdChnl_BRAM_Addr_Ld[4]),
        .I1(Arb2AR_Active),
        .I2(\ADDR_SNG_PORT.bram_addr_int_reg[13] [3]),
        .I3(ar_active_reg),
        .I4(\ADDR_SNG_PORT.bram_addr_int_reg[11] [4]),
        .I5(\ADDR_SNG_PORT.bram_addr_int_reg[6] ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hB8FFB800B800B8FF)) 
    \ADDR_SNG_PORT.bram_addr_int[7]_i_1 
       (.I0(RdChnl_BRAM_Addr_Ld[5]),
        .I1(Arb2AR_Active),
        .I2(\ADDR_SNG_PORT.bram_addr_int_reg[13] [4]),
        .I3(ar_active_reg),
        .I4(\ADDR_SNG_PORT.bram_addr_int_reg[11] [5]),
        .I5(\ADDR_SNG_PORT.bram_addr_int_reg[7] ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hB8FFB800B800B8FF)) 
    \ADDR_SNG_PORT.bram_addr_int[8]_i_1 
       (.I0(RdChnl_BRAM_Addr_Ld[6]),
        .I1(Arb2AR_Active),
        .I2(\ADDR_SNG_PORT.bram_addr_int_reg[13] [5]),
        .I3(ar_active_reg),
        .I4(\ADDR_SNG_PORT.bram_addr_int_reg[8] ),
        .I5(\ADDR_SNG_PORT.bram_addr_int_reg[11] [6]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hB800B8FFB8FFB800)) 
    \ADDR_SNG_PORT.bram_addr_int[9]_i_1 
       (.I0(RdChnl_BRAM_Addr_Ld[7]),
        .I1(Arb2AR_Active),
        .I2(\ADDR_SNG_PORT.bram_addr_int_reg[13] [6]),
        .I3(ar_active_reg),
        .I4(\ADDR_SNG_PORT.bram_addr_int_reg[11] [7]),
        .I5(\ADDR_SNG_PORT.bram_addr_int_reg[9] ),
        .O(D[7]));
  LUT1 #(
    .INIT(2'h1)) 
    bram_rst_a_INST_0
       (.I0(s_axi_aresetn),
        .O(s_axi_aresetn_0));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \save_init_bram_addr_ld[10]_i_1__0 
       (.I0(s_axi_araddr[8]),
        .I1(\FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs_reg[1] ),
        .I2(curr_wrap_burst_reg),
        .I3(\ADDR_SNG_PORT.bram_addr_int[13]_i_7_n_0 ),
        .I4(\save_init_bram_addr_ld_reg_n_0_[10] ),
        .O(RdChnl_BRAM_Addr_Ld[8]));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \save_init_bram_addr_ld[11]_i_1__0 
       (.I0(s_axi_araddr[9]),
        .I1(\FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs_reg[1] ),
        .I2(curr_wrap_burst_reg),
        .I3(\ADDR_SNG_PORT.bram_addr_int[13]_i_7_n_0 ),
        .I4(\save_init_bram_addr_ld_reg_n_0_[11] ),
        .O(RdChnl_BRAM_Addr_Ld[9]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \save_init_bram_addr_ld[12]_i_1__0 
       (.I0(s_axi_araddr[10]),
        .I1(\ADDR_SNG_PORT.bram_addr_int[13]_i_9_n_0 ),
        .I2(\save_init_bram_addr_ld_reg_n_0_[12] ),
        .O(RdChnl_BRAM_Addr_Ld[10]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \save_init_bram_addr_ld[13]_i_2__0 
       (.I0(s_axi_araddr[11]),
        .I1(\ADDR_SNG_PORT.bram_addr_int[13]_i_9_n_0 ),
        .I2(\save_init_bram_addr_ld_reg_n_0_[13] ),
        .O(RdChnl_BRAM_Addr_Ld[11]));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \save_init_bram_addr_ld[3]_i_1__0 
       (.I0(s_axi_araddr[1]),
        .I1(\FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs_reg[1] ),
        .I2(curr_wrap_burst_reg),
        .I3(\ADDR_SNG_PORT.bram_addr_int[13]_i_7_n_0 ),
        .I4(\save_init_bram_addr_ld[3]_i_2_n_0 ),
        .O(RdChnl_BRAM_Addr_Ld[1]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'hA08A)) 
    \save_init_bram_addr_ld[3]_i_2 
       (.I0(\save_init_bram_addr_ld_reg_n_0_[3] ),
        .I1(\wrap_burst_total_reg_n_0_[0] ),
        .I2(\wrap_burst_total_reg_n_0_[2] ),
        .I3(\wrap_burst_total_reg_n_0_[1] ),
        .O(\save_init_bram_addr_ld[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \save_init_bram_addr_ld[4]_i_1__0 
       (.I0(s_axi_araddr[2]),
        .I1(\FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs_reg[1] ),
        .I2(curr_wrap_burst_reg),
        .I3(\ADDR_SNG_PORT.bram_addr_int[13]_i_7_n_0 ),
        .I4(\save_init_bram_addr_ld[4]_i_2_n_0 ),
        .O(RdChnl_BRAM_Addr_Ld[2]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'hA82A)) 
    \save_init_bram_addr_ld[4]_i_2 
       (.I0(\save_init_bram_addr_ld_reg_n_0_[4] ),
        .I1(\wrap_burst_total_reg_n_0_[0] ),
        .I2(\wrap_burst_total_reg_n_0_[1] ),
        .I3(\wrap_burst_total_reg_n_0_[2] ),
        .O(\save_init_bram_addr_ld[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h2AAA2AAAEAAA2AAA)) 
    \save_init_bram_addr_ld[5]_i_1__0 
       (.I0(s_axi_araddr[3]),
        .I1(\FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs_reg[1] ),
        .I2(curr_wrap_burst_reg),
        .I3(\ADDR_SNG_PORT.bram_addr_int[13]_i_7_n_0 ),
        .I4(\save_init_bram_addr_ld_reg_n_0_[5] ),
        .I5(\save_init_bram_addr_ld[5]_i_2_n_0 ),
        .O(RdChnl_BRAM_Addr_Ld[3]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \save_init_bram_addr_ld[5]_i_2 
       (.I0(\wrap_burst_total_reg_n_0_[1] ),
        .I1(\wrap_burst_total_reg_n_0_[2] ),
        .I2(\wrap_burst_total_reg_n_0_[0] ),
        .O(\save_init_bram_addr_ld[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \save_init_bram_addr_ld[6]_i_1__0 
       (.I0(s_axi_araddr[4]),
        .I1(\FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs_reg[1] ),
        .I2(curr_wrap_burst_reg),
        .I3(\ADDR_SNG_PORT.bram_addr_int[13]_i_7_n_0 ),
        .I4(\save_init_bram_addr_ld_reg_n_0_[6] ),
        .O(RdChnl_BRAM_Addr_Ld[4]));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \save_init_bram_addr_ld[7]_i_1__0 
       (.I0(s_axi_araddr[5]),
        .I1(\FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs_reg[1] ),
        .I2(curr_wrap_burst_reg),
        .I3(\ADDR_SNG_PORT.bram_addr_int[13]_i_7_n_0 ),
        .I4(\save_init_bram_addr_ld_reg_n_0_[7] ),
        .O(RdChnl_BRAM_Addr_Ld[5]));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \save_init_bram_addr_ld[8]_i_1__0 
       (.I0(s_axi_araddr[6]),
        .I1(\FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs_reg[1] ),
        .I2(curr_wrap_burst_reg),
        .I3(\ADDR_SNG_PORT.bram_addr_int[13]_i_7_n_0 ),
        .I4(\save_init_bram_addr_ld_reg_n_0_[8] ),
        .O(RdChnl_BRAM_Addr_Ld[6]));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \save_init_bram_addr_ld[9]_i_1__0 
       (.I0(s_axi_araddr[7]),
        .I1(\FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs_reg[1] ),
        .I2(curr_wrap_burst_reg),
        .I3(\ADDR_SNG_PORT.bram_addr_int[13]_i_7_n_0 ),
        .I4(\save_init_bram_addr_ld_reg_n_0_[9] ),
        .O(RdChnl_BRAM_Addr_Ld[7]));
  FDRE #(
    .INIT(1'b0)) 
    \save_init_bram_addr_ld_reg[10] 
       (.C(s_axi_aclk),
        .CE(ar_active_re),
        .D(RdChnl_BRAM_Addr_Ld[8]),
        .Q(\save_init_bram_addr_ld_reg_n_0_[10] ),
        .R(s_axi_aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \save_init_bram_addr_ld_reg[11] 
       (.C(s_axi_aclk),
        .CE(ar_active_re),
        .D(RdChnl_BRAM_Addr_Ld[9]),
        .Q(\save_init_bram_addr_ld_reg_n_0_[11] ),
        .R(s_axi_aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \save_init_bram_addr_ld_reg[12] 
       (.C(s_axi_aclk),
        .CE(ar_active_re),
        .D(RdChnl_BRAM_Addr_Ld[10]),
        .Q(\save_init_bram_addr_ld_reg_n_0_[12] ),
        .R(s_axi_aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \save_init_bram_addr_ld_reg[13] 
       (.C(s_axi_aclk),
        .CE(ar_active_re),
        .D(RdChnl_BRAM_Addr_Ld[11]),
        .Q(\save_init_bram_addr_ld_reg_n_0_[13] ),
        .R(s_axi_aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \save_init_bram_addr_ld_reg[3] 
       (.C(s_axi_aclk),
        .CE(ar_active_re),
        .D(RdChnl_BRAM_Addr_Ld[1]),
        .Q(\save_init_bram_addr_ld_reg_n_0_[3] ),
        .R(s_axi_aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \save_init_bram_addr_ld_reg[4] 
       (.C(s_axi_aclk),
        .CE(ar_active_re),
        .D(RdChnl_BRAM_Addr_Ld[2]),
        .Q(\save_init_bram_addr_ld_reg_n_0_[4] ),
        .R(s_axi_aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \save_init_bram_addr_ld_reg[5] 
       (.C(s_axi_aclk),
        .CE(ar_active_re),
        .D(RdChnl_BRAM_Addr_Ld[3]),
        .Q(\save_init_bram_addr_ld_reg_n_0_[5] ),
        .R(s_axi_aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \save_init_bram_addr_ld_reg[6] 
       (.C(s_axi_aclk),
        .CE(ar_active_re),
        .D(RdChnl_BRAM_Addr_Ld[4]),
        .Q(\save_init_bram_addr_ld_reg_n_0_[6] ),
        .R(s_axi_aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \save_init_bram_addr_ld_reg[7] 
       (.C(s_axi_aclk),
        .CE(ar_active_re),
        .D(RdChnl_BRAM_Addr_Ld[5]),
        .Q(\save_init_bram_addr_ld_reg_n_0_[7] ),
        .R(s_axi_aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \save_init_bram_addr_ld_reg[8] 
       (.C(s_axi_aclk),
        .CE(ar_active_re),
        .D(RdChnl_BRAM_Addr_Ld[6]),
        .Q(\save_init_bram_addr_ld_reg_n_0_[8] ),
        .R(s_axi_aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \save_init_bram_addr_ld_reg[9] 
       (.C(s_axi_aclk),
        .CE(ar_active_re),
        .D(RdChnl_BRAM_Addr_Ld[7]),
        .Q(\save_init_bram_addr_ld_reg_n_0_[9] ),
        .R(s_axi_aresetn_0));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'h4004)) 
    \wrap_burst_total[0]_i_1__0 
       (.I0(s_axi_arlen[3]),
        .I1(s_axi_arlen[0]),
        .I2(s_axi_arlen[2]),
        .I3(s_axi_arlen[1]),
        .O(\wrap_burst_total[0]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \wrap_burst_total[1]_i_1__0 
       (.I0(s_axi_arlen[1]),
        .I1(s_axi_arlen[3]),
        .I2(s_axi_arlen[0]),
        .O(\wrap_burst_total[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \wrap_burst_total[2]_i_1__0 
       (.I0(s_axi_arlen[2]),
        .I1(s_axi_arlen[1]),
        .I2(s_axi_arlen[3]),
        .I3(s_axi_arlen[0]),
        .O(\wrap_burst_total[2]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_burst_total_reg[0] 
       (.C(s_axi_aclk),
        .CE(ar_active_re),
        .D(\wrap_burst_total[0]_i_1__0_n_0 ),
        .Q(\wrap_burst_total_reg_n_0_[0] ),
        .R(s_axi_aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_burst_total_reg[1] 
       (.C(s_axi_aclk),
        .CE(ar_active_re),
        .D(\wrap_burst_total[1]_i_1__0_n_0 ),
        .Q(\wrap_burst_total_reg_n_0_[1] ),
        .R(s_axi_aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \wrap_burst_total_reg[2] 
       (.C(s_axi_aclk),
        .CE(ar_active_re),
        .D(\wrap_burst_total[2]_i_1__0_n_0 ),
        .Q(\wrap_burst_total_reg_n_0_[2] ),
        .R(s_axi_aresetn_0));
endmodule
`pragma protect begin_protected
`pragma protect version = 1
`pragma protect encrypt_agent = "XILINX"
`pragma protect encrypt_agent_info = "Xilinx Encryption Tool 2023.2"
`pragma protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`pragma protect key_block
jLV29U0rrfMIZhYJzdoUrPoqB9eHQ5NXmWyCdqnN3Wgm+GU4C3zthrN1m4QGiaj0thPCIynZbX+0
7yjtkv+T5ByJ6NhiofAwWseGLvPXlYu6ERAPvi4SAYpF2VUqQHtPAbPmnPubGdDRgIEpeobF7hsz
rEcpEru1pyiScUriyuo=

`pragma protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
vsoizVrOONWw/DhjRLEYrtRmtji+Ok63CbpSg/l9VnoKAi8tAzqRbQ57atGB2N6IGGbKHkbK2Uzh
EHgWvYZeyt4hE+bpQX91vc9PNxfjQMGzPoFD3jCWk30EmEk+AND39eWx+DhJ8xhFuucoOQ2GwyAk
B+Mjs15naPE7DvlHel8hnD4dfSdYhGKp96oozu8JeBto8aHG6poOuYkxSwaut7NCI+mabCkMxtMp
RrydgmRuTvhRTbJMyx5CxFSZTRDrS5aU1vaRlnMiqKCI7g2KY9pemYaJsFeVodBuo6IyKGynyEhs
wr+VtUhQDtaVhMkwB95WwmMoDk9F2L5Au1I+TQ==

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`pragma protect key_block
W081dPMCWhKs5YlQD7n3zvf7+PTcnb8eFWxoVs8+zHLkxDMA1klITbsfztGYvJFce8Yao5XQLLqZ
oUE5Pq2arq+zwICFUcLjdMsmP1WmL82znHOPHm83zNwrxWMloHkySAqzFbgJeHa973uZqj0M8ydc
sYmzCYVlGVjt0QX0xqA=

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
Zpc3MmdLWaVOv+S4z2POuoyslYoAbWc+Npxq2UyQRtDwf566IId3uwAetolMAgfLo/G3ezuSOXMn
8NznS37h9XvmVrxA50SAux68P87WgkLtiUYqM3CMBKkxNlZ/TR8WzTuQyFdvzkOE9lp8HC7LXnk5
RDsnOM+su46FW7ysY01COslo9Xc7rhs6WFqx29+Xcqk8+ZMLSzaJfuwZdNmJFS3Q1vhlq3ZeYqMl
wMieB731KsPxjxp7VKNHpTbgFryC2isqc4ohBDOt52M/Bz4B/rIpFeHfZ7X3jWSiKtSuBsDN2NXf
EMjfAT248dlK7NxJ+NBNPhS5sLxTiGyQhta57A==

`pragma protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
rPMYqnkKhJKV1wltOfDrKos9ZbucaoX3WGTuqsdLkGpcKObzslHBwlGrKtWV7bZYmS2SM+QuEMfa
CE+tCUdsSiprp+n5BuSQlJa6BJ8mlqccjoo/JLw2QEmUhyMXQ3TLGomGGoZdeTmMPXhUBAOyLPea
Ddc8mgtTN8Kpy117GOTXDKP+IKJqW01fLrPJpgEhFiJCbyElLgtCRWmI94gX+y4XNVS0Cd1YwNw6
4nHgnEdC7fXARDKcYO3VsWC/pdzPQgursXloNLrVYa6i2xr+8E1V0+nSWwNYQZP7XUIVqXKMU8Ea
bT4acXrRCF/5tJJ5B9JparYI0zxXSbaakn1dIw==

`pragma protect key_keyowner="Xilinx", key_keyname="xilinxt_2022_10", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
mfroTgL8g2pyIXQ/mGO9YHm19cd5mOlJ++qpusOYeVxGmkIhvF4aKx+AyIUz2yGGAeCtOzIasHty
pyqKgZhibSqxcpHgR0m6GOxXXOXJiHaK8NzxUzXeRJovcBI/WjtDhXeb1LRMI1J97jVBtJPJQH0Y
fGOD7jWvkvQwxnrZdyLp6kPWgSIcavHHDbO7iJv4gnyGp6W3/FCDo2RKWNLoW+SNjSdLZ6YRP8a+
ldaGU8TYvJ03KWlmik7repuN6AwxCjg2KeQ+x1sBAEXzROXomuSbvX3ZAo8UiIKAQY1SJumHLG3L
QI/S4Wbl1Hz6LDTsttMwP480gq6+tb6s1E4oWw==

`pragma protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
QJIabgm8dx/gVHbOQFwt8maOKVHFgkpZTPR6dzD8fqoGo9M9oGPTqBqchtPZWgv2UYFF2KEUSlV4
L3SDXBKrLs+NsAVTcICaEMiEi6j82zj/C1LsPkQfS8RLrg0ab8lbDMb5YqJ7lkHs3iM65x2iN1Mf
66cTgCbkAdl3rDpab75btpTQt5ZKiq5CSY3RZfyIW0uWbTGTELm6liuRKM9+K8BQwTU7A+FFFQBA
/9eJwQYzNNA/iwoYJ2WTPd6pBlzXriNLu9M+/2bYicNBSuH1PBR9v2ESrTB6k7EiV1zvBXV9NuG/
sFt4MumWMuSNwP2W38bQATxxW/l0IrmaXGOC/w==

`pragma protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`pragma protect key_block
lhKf/Vgj6pHpme1ji4HVe36BU8pMkam/2I9lFeyOiBnIbzgdEGfLJBcEvkL33A7s0hxa6LFbHnkT
upgMpPjmIghBz3xUQ13vpiY152thFec6qvlcdg1r+GTmnBOSFl6g/OfZ3eFUhfsve6ZjQHpXnKFo
a55hN2+eP1EG9+VxGeM7XkHaeFhEIry52qtnmg072KEFIwRiGs2d/TJ4AqupuIdIiP1kTN9k+oqa
2ta1vdtqPY0dDHqrf+5YSd0CejkhQeCqg/bauLP3755SwdOPRgooG5ANT8hUpTiFMFXtU+GC9NSp
evJtMHUy1NbgMmhFHO+w3URLEdjSaBxZPD7YLdWkF65jY526tJzoek+BzEKoBaGfCaY7O1nHKXm+
89k3rPUy0Xo4/0nHpno+N/Db09heJPbnGsCwN/l+KnR6Lz8kvWziBjZe0ijOkKI+T12y3T1VeOtY
H/aqtNlQt1mhFwrbw6ezaAiDPVbCQXnly6b4tbb8+nFsxWOGIGAfLozB

`pragma protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
PNsQ8uEcQYrl+GaDuBaq1tQ5br5aAdaqHnyrc0NVu/JnQUk53jaiLx8Oz5fNACvWelUUk2/C+P5I
b2rbU1bb/dC6TqC5J1N0yoMYRYw58u4Lrl8Kgqgt9Rlph5Qgzzfxp+oblXF/pO4mRyAXpZhpNkFT
0Ar9BUtPOTOtJ9/g53SRnZ6GjxzfeD+25J4fcXBNo2gCTgUkwiLSsJRwTB/cJmn+dZPwPdIOHEP9
TkfDK+OrbLYO3T+DFBTCMRNH2NB1J9sc5s+nPU8iYnjgPTo6HoGW+LIlCz6yNJMZzJzoeW708utc
0fJXkT7vLDVh7olvy3V9AAY8Do0YR1kiZlhVhQ==

`pragma protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
zAz8RnGHFebkJFAS+gjC+mXHW7m7We+JgSmIz15mS01u/4+9Ng0sJfkeXOClmVPTQ2Mp2Yuv6/6f
ehzUTcANilWsqLM6Q1FToCPNX/NTqodlcHirGM7b5R9yevouNT/aqH12nmbunBQmBHmehNutdCjG
r6Z7kZgeZ2ZE7MMOF0rTy1XHEPkqgMNTRoS8R/pPWPTW4/j+bn3aJj0Q/fTz4Gi3mbSUKWs2fREQ
UKiuolNJkN6DiDvhlVYHUyytXNJG44ikmBXehoQQRLapkYaxnQmMRT1ok9uY6pKoy71CtvJ3Mt2x
EQv1GU2i4qQyAOwa0mkEohWXduicU6tDz3zQwQ==

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
TK3eE9V+v1z2P1KjG4GrjhA1n3qDOpNzLGXdtjnjhF0QBFPSuhC+nmNqTPOb3p2a9r5KD0miY3Cd
+KpjH6Ao09E2/LD2Go4aLQh6vP+9BldlSKEwCGfx2NjBQrXWVH21lQR7IRjOvyTOclpd7SgtUJLw
dvebETyLiKr9C6RfnIBeptuCA3iJlXfwkh6I0JfzD5WBizQkotioZmmrXv5105pCXQ4Ta1WThFsA
2ll9dZeSjEDHUxxhfyfjryv9m4VL89ZDU/rGITsdptwB1BC1jLqmPDymY05lyECnjA6NIR5GGfI4
K2y2f4GfikKoN5r9IOvFzw963Wm82ZZPtXOKGg==

`pragma protect data_method = "AES128-CBC"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 89824)
`pragma protect data_block
vLXBwSSvclpra4yCOlWgVzmPHk4saLcyZtZVxCeWdasY46NU1PYYhmMCEGynbMkAM76QoLnADz9n
Qy4rYTzoXVurxfkmCZQKZbljWM5UHJWXNFGrRQzcJIdsPck0263SDAbMH/mraETH+oayADmK7IJn
4Ecqc3mJmHjJUUdGKk40WhlHw4EZq8t+g5NLKIG61mHrV4TQDi9BMq2Z9UalVgyuC2UciY78+s3v
JHjOqSfEyYNPxBVvQa2qz8KcrftjJSoFLzgzRKYV+xkHjUWPNRLk/05sgjcgpim8eYjA4jxIPCQ6
6/JKw7mDlst8ljpDXtBx5F6VToeB37ha0XeyoBZihwUIvkRlV3mgZjaFCI7qa+UFACeziOXZ8DCZ
a6k3nE4y3ScMrVR4u4s7jEGHtXA43Ri6KJ7GD96I8CFt0vKshxXaLs0PEEr+hENEbO5Ym2dfL5zz
clXrl0iYf1KIiwDK15MSIFVOsa3V9aq/F6XlYdVSgNzSLpA4Pd5gd+ooctK7w/vwH/AxsJJd/O0k
IkEUgFHeIPSWln2q0hgxyEKOaG/XJfoClhEk1CPmtAuxIv09dP7zyMfaevSMSffJRjOkGZ5J5bqU
VS7giTPgD03DXnJZ3mfZF65V2h9tsuq8dCttoft4v2A1Ewa8a87TXW9UTptdBbXdi49L7bZbYNOJ
FKdha+xSRCJuRbGPSzMmn+JYhiBzOFltdLBaallp4EGgaLHsGEsa2OkCA5U34tTEvHfX9AuZEidQ
Z4h/vwR1rF39GazNmHtxisOZtukyfV37y8l0JLijGVh+tsBDZMmOC8PnXd0VkB0rm97YfR6YanSF
Scm4ep5T8I9Z9FGUivOFyO35ukWFe0/qqH8zT5w3S/NIFml6IKO4qlkXr6JYL/2a4JEFRP50P8KG
qYeYa5Quz1uonJCkpSWziEaMktiHwnpQ0UNWtUay3c3NWH5avJp3MbKNAkguznHwiXSXVw51fAzp
omLo7tTEMW5fe5tlFTLB8CKShUSyOxn2jZqOV4USk+tQQFNgieC3U+z3MPRBcD7ahySX8mIQTu1S
VZsbqJinzd3WFsRxPvziEbSD+DD+9/QeeArhuGyf/14TqlxtE1T5qOirhHhaNVMpJ5ZiryBb0Hgw
mslrhLOFOxVxqfl7+OsHeKbLpnFlFvWpRMPpRhiY+X4xU/NvU9GqGOCid8Pny2nLRG+3QnXg7yNS
fC8FZhYQP8JWumyRf06GB6ujJAB/E7xjVf+XQnsmTkt7bX7Tgfs8vJMVBYo7PhRN6wKyhtK01DD3
ivf5q/5VEIsWG1rAbVFiuW+DQele/7SIdBeGDMfnLtirLfF1aQUp0eNbfJGPSX/kkyeC/3kxgq87
OSYeKDfCbmVwj9corWm8nJu0aMQ1Fd774f3vBIRt/5LBOpd6qJgxnn03KLIOED2KrNyIuIuZKwBo
cLjfy/Oj6aTC4Os4rFunhWEttlq0AHdZyNRvlNrzeRxiNF21KTaHuu34cL6o0MUy7J1MwUBmYvXX
l//xUDta/Yswg0SL2kzyElbrpBnn25t/+f5t8wL+rKsY0gVnJEPNq7FWHgYYfXOQLP3g79k/CHOB
cDAdcCe9qgj1f3IM7ZjfIkk1lyuuPchvcEQ+eMTbiod2s6mgKPlPl+mh7DJSNGlXmIFfzlC3FBtR
BdjLWb1mL34hf/h4nl734n2tUB2FOAWB0/I5TkHXsR7XP9aSRi13Lv05KvlZi3nqKdIa0hRSptth
bDLKwzIy75F0LnFmEXRQXcuYZ1xyY1AzeBcNBLGL5+oxsPNwIojmnVBhqby7R8uoJxetGRaGKLAh
G2xZ+Dt+wFlYSxOcjKVlhISEUuCexnsqgMDRHm5XdIg+GPcC14BLVCe1iFV7/mYE1/oPX3HOvyRg
7mRCGSv9aQY325NlceEUXUbtjbtM5tpciDrUnhOBdcb9G6AGHz0ehD9wK9IzbzMho4N9+AJTxBAM
jFJfqq1UPb3+7VfWj0ZwNlD2dgZlQLu2Xb7wsas8EJ92d1Z3UPejB4+3O9InoNMLSLMkMYmH2Aye
jjQbYBwtEDsjvF1gtNqCLY7xVXpPmz505UyiMPeXNDEAe7x88BxY0SAZ4kEnRcPkAEqntH55q/u3
i4Bnr35zLwT7N1f3Mb5YLj2Ia7UQUM8wrMiOWJGEM8HqysLg265vNN1I+3HXTd4zjRUY23aK7FAX
qmb1T1U96FeJfw1S/K+txxfozwUa0xm6Ax4lynjlo7d0ORe2T6AE6v4paS9mAPjKJRIByLgFu0/h
bL/+qOmstXltHwbWlMVgbe3R5RYioeD1z+feeB3t2weaqAnxVUTvVmbKRcgIGHV9ZkMdHbe/viwy
qgyTHxhN5FBEm6t7MpJf1o9j5Lp4UAOkMG6ctClsFeb4GSZbg9ElQWH+x+IhLPvoYkdJ+89zm2CA
6Amjj6tPz+i1wn5pR22Jjt9rINdCtEly3A7/5FH5hiRIUMfpiEZ14RE+gGbSzSzzqM3A6XFbAMjr
Y0gLTse3yLMeNNuGXvQoU43TlMiEhDiweyiQZq8oXreU+q2cX0s7P7yV7CFqevDC13xhMLJIiZwq
2blvc/JDur5MUeOEFEm55LJ1W6dFmugw3zvarR5o+f4qCuUK5egRj1xgmWReIv2/6sTGFVKcy6aw
2Pb3hP9N3bn5xeLDv3FYSQI7FrHlH9EVRAX15yrOcQuTm5fj9EfHpw+ydmSkwZ9hZymGHYjhmxcE
e+V+oxS3kmt6DgF6dYeRE/2cydU5/TXtIqk04TkWDtwnHrMtBLyPMYkZES+mYQn8Ugd61q0m9k7y
JBvv//Zie/ku1HzVt1T9DXPrcWUPfVSuIUkXgsiSXDCKDGvl5ND2mQdjsSlfbIIsuATdqVFGuhkC
u+NQL/H2cCONq5xjRANi3duuchnDbojyZYZGAB50bTVF+29IJZBFAXcBs1eSGDJCGvd9UZXAOoZ2
meXwNCtv5FjsyXUXxReWPCv53LbkbCvJzZchOAmGUWVt0gOs0uZH/JIIyFKLt4tuhCzwOEkrwkZR
3Tv5v0jwHHVtFv38cWqOuVsmjc3cEXxVLyWIQMs5tQqJlV8uQjFCqNOQHUr2tW89XW7ACx5Hc8z5
6UB0x0tylj3AW/4+JBhHPQANnHmm6gQiSog7juzngVOOz6bjJMXW4KFJOU7NwH4pOyQxZic0Q0nX
rRQmWN/KeqXCkcVednnorCo+OYAcj6TonGdBbspbfrifVkQdn9yYZmgKB7irYw8rWzYU5CURR7Mk
i7mHDJPIjjLP8G1+vZw51FWnLwMIesOBDkfpm2EK0/A/4oR6un5ohDz4iD3E5FvHxqUpHvQKybQ1
qZyjRfnLQWvZcittfbYVbleIk9SoFpdqnFMOmG2ik1kJVchzFcVYCb2SiN58DRQEkNxUAjnzCwTc
5DTKQUNrtc0Pl+lDbNjbLc9xXP+RxtyA4MTJ9IAxM6OGaKGzEV8pOdQbVbWeE5E7R19rdBXk/iv8
YajedTN+dRW3NGTw1DFEitUH2fsrxtcg8+rJu8eiJ6zo1S7M01QQc22KXzYiB8KUGsH3rHDvBP9M
QebCdw/WjOQR7hvR7azwI8HLhhFj9Z14suBFtKBBjFwt9GPICvR2k/KBqxrIlJMBsjaIBW+JawsP
1BaSj6N3/zAx1g2ZVLJF5hs4A/7rmnU6tcGQSsRjt/7gbOEmuuizBnTPIZsqnnmWnCmvdTajtRI+
ci6mbsH4NDxtwHMDJnty/AUEdBDLzYc9yQ8jTk9Q0rlQDcCcdcTgltN7BXfwVxb5u0dy87bTw2Sb
HzikR7L2Sl9Dy7U33lf29hNNiN6Gf5u8MPk8Q3abA4s+D1ipSIJIOuztmpQEfHVrb6DPq82sJs55
S5AIEIj1z7fjr3Uy7Yq5KwTWqnLnaRKWc17/HGfMLBro0evSSxNpvkRHItCECjKbMXszIYyBq1QT
S+gjl6wiUWbriLWkrXP2yLw8e1zLCtndHs8k/BUUBEU+m27B90mp6n97TjBG4uHz/KwqiPgXa1u2
bI2pUIJ7bmvG4e8mlCv45BHjjZtxGne9KhKdj0epl2IYEEzPVGjsxC2dDLJZALJEdYigeY7I3VMX
jaeoP9ECbXSJUkabURVBeHKa9fxYKAy711EX9iVjgL6hjISiMnP2ZRIU2UZmLONfeLd8rjHxFEZu
O7EWZjNumHtI2+LNqlZ7PYhB2LGpfCCC68uWNM1B5eZeXtdGT+B2lsHleoVhawwssI27aP9gMgHd
a+LtHU9a6Jh/Z0N3wfpwC2iTn2o7sQ/U1RPTKcd160Q67ZI1UAO4zTLBFiE1wNO2Kop9ZL5cOvCg
FFBH5iLv4NtGBfHTy8hxDkbPPrKRwnrErv6IJSdCwT7HsbkgwAeI3OEst9BxV+XNt/wktcz75z6N
wBNwI6bdSKbtgoePwuPcsT/KS0fHP3rGzWmGmKrqyc7mtO80u54JP6grolNdYo5W+vxKaZv8NPrO
X97Sdlj7NSCd+/2aXSfOQDm83qJ00frNJNiRJJd5h+eeFVyujuwc+GXaWqLp62L4zrPJP7ItGiFD
V5aDxPXVSH8ov3JmpL/fbul9ZAKluwv0AeLl0yn5lAq9y4UW7v7zx1M0bqF2pSJR5ZoRKANpiPw/
oE8eqky46LQ0p0LbFrRzp8/0hjj+d8sDE5WVjZbF24XxavrWzn2JXpKiU+Mzkqe78bd9d/wCwuSi
GWUUFnnLnZ+KnByKoUXe6R6eX2SD2rG0yDXwgH9ocvapbkNIMqFi2GaAGg+Vp8AKDPeNjZZjZCfS
9whUnytPXd8vlve4kKA5GqGw1NoemAixsTPVpNCTRnxcuebv78xsEmki3xKKKW6s057h8UvDMIhx
r4mL77cuBPNM5xFNEGjAvbWBLbxNJ7V09tynIL+KQf/hn9XvvGJZ+NKTnQFP9YFnKjQewyDnpPXE
56ujnFUzTa0AjY09m6d8bTqX7ujnuKi/M9E3/KaeT6Y3pDxmaBR7Uh9Y/dMhmt+QNuU7uOBt3pWv
RXNWzoU62xOIlG8klA0iWrDvV7dF7PDnoc8tEvtq2zSAReLxfP+Blo1Toqy/FpPL4sSX2E3tvjJ9
4Nf/aw95x6c3JN4u4zuWEP6HvAwWO7/g2ZSdXAnkRCQI+LkW9ofTl7qPhyLuYWzEPdo3z4VpEBj8
qoNk0hLSXsrM0Lf5D0H6Om38HymuYr8HXrJKTQsSgN26mwO4zF2tL9iPi6nJ3fcT0+ZayvWHe79i
rt4LdNvFcOH04BPJOPF1olxTjs8V2pr9/ZSjxSJapEX7nKdQPbr7wM0p2Zq4i/61snpKX1bhQf8m
Zc9Yka7wDjx7tEiUiWVAZ5tzyzsgchGM4pu4UxZ2EPd/oFVXQ/nDNgXuQ6BVsXRbad/chmwzYyVh
Q1/1FUS3NUDXzHRcrs8bhpebXU5xdIXVfm3qPENZ2uiOgHxvJeRq+y/NfQemrvKUeDBVqgI0Wtfr
U5SgjVncaV1/8OGk4hSKzBPlWhaFHf05d9h3bTzKw4xsri+vimnTL4VefWbOaIZJLlVSTR5r7mgR
5c64Ivd1jWjH1uVgDXZKvrWZgcc6Fs1W+AOz+3Soh1zbaLxPLS+XQ/PGdub87aFC9vY9vx8icZM9
9MgGHDL7WBn6sNyBQmR6TgSPUHW0I5a9Z1GQTAr9wVn8zJ+Sb1dsWlmyhhIfCK7sQ+tQmgY4CJgL
L79N1eOamxtTgSQii5qKs6HxkD6qia8MpJ3L30XHlA9/Zlc5ML0iUWcRoCd2sbtypYAFiuLdnPoY
uosv2ksPXEWpWdh6Mrdnm9RNDcsG1ZsorZxtsHsa1AWs1gT1KLqQt5IegyBtyKQ3FJxT6s2uGPA6
GAu2VeAvSL5CADjBXAly7KOdMX12Ar+MTSCOhqNV8RJpFhAHFFstlNt7hrfAG3kC25V02ELFsWVv
TYiWqJ1GgKyQEgocXOKWXEK/mKwKGfsswFcuQ1CGgg67pvqwf1K3b3uHHZ7CM2EpIyRsMJIKjSHS
bnA6vphxc2KIkm0liZ7W8pJtmCPAvsVXIS/gOzjNUVi6E24dSPoZW42lsOGYEt3ygLym2bClZi0K
Xbn5quLrDUWNFkE6I0ZWYhnpIH5TJH8tcKm73967HIOqXlHiubIDW+gFEeOQFezJ73kFMnHEwx0r
d1NwItAdyzrQPeyeOuvaibtQBr5kgFUy+54OujogHWuW2EguasWV28hN+Y+mSeH3XMWTO7eL29lW
8FscBAEEtEH+L/MjPEKz9XUCE/WUqcokgeSnDCr5trgacOyxODiNxoin93jDNwjlW4b8EX2n8vc/
/G2NXpIkIbYgRfLeI0QJRPQoHyPMEbIARTHV2GPby87ohyHntl1srXaw1DuIuupu4IzO+G+eU+y2
wydKKynShYfY8KmsfzywlbIicA0mDa5KxtlVFOfqHdcmNvhiutZ3HTVyx0vuwxJnlZd3tjP/07uf
OM1IAY5tPSl6lCi0xVgmETyRFhuumWpT4yXTELvpuaf9kIicrNIPbSeX9VQVyf146zxJkGm0CA+k
lW8q7lJOW64if9xKNyCir9SefWuPc3wYxCjtI9hHoVOaoGocRz50bAKow9lEta6O7jX0tsihRNYK
s7dib21cShfXtJZ5bHMX123zZ7wpcviKUW2tcOtaAron4icX8BOCYXOtfQTpmj7d4DIERuDM8DiG
9zMao2SRsEoCCbY7qj7HjN4dLn/agDnUOqpJAo5IKiI9Fq4T1OyJU36CwgWWLS+GvhL1XR/JG/+T
94whv4kAUGtZwzBSxgaAIpWlWByj3WroSpAFBCia8DlpWy6HGgzXe82VDbvYNL86ByIrHHzf3W9S
7P9VwxHS7dG+77cadfQw8B3ruqE7PLbPE+B2gniEr58cR/KchGhBcTyeYyAVCDQgWwCpv1094iYa
EM3tXLL0zvV7NMDSTOpkSuMJQEIHbhzU7dUMlsqgCcrb0TPfIq1aPgxFSKrTKopke/IDTiRU4s7k
oLrNmkTCUAPe7fG9D7LIiNYVPLMyreGUO5rh5TiJc/izfQ+cdMg+e94/jbWK5OZahiWtZi+DaT2A
OmSfHB5neY8AYdQB2X5nCwcK2NsFtAK5rLw016foXfmqvLtmRNmOPxspQCk+LZkAsnYZk0jDqk3C
6meMVHF0tONy5c8uHZh27g320TGiqzABfzq4ZkWgmw21GdM4rdR9iQPUmMSRIOMuOFedDstv11ph
0v4hb839UEheF5Ipn9TkD6LR6bRUdDqVA1PlVT8PuIQ7GW91QDFxeAgib4CwDkusm/HDNBohl9Au
USwQiSujsa7gYp4XeFj1oaOaLsExs8pElbi3nahdgOR5jVsJ+NxmLrhHbtM+sKW+llQ9loJ6vklI
34tpuAfJSeZxQEMchS9zV4xM/C55A4b62GB1z+rEbLaZPW6h49qat9RA9Q+Y5Vwclhj3e2FNatfJ
/YpA88lkEdIXm9xyy5sfL8NBbROkabLG7616Cdq/K7voBjbFR+jEZxGoYKOnFIZMyFdRKcnd38pC
c2cdNTfEa9LtbnDv/d4i6DXBKfdZY43tiKjmP0/pD71rFPlGejKUGr8/6iIiSxywiZU86AemXBeY
18+qqrPKOyp3QUYj4JUupRj73eZreKw8w9pxX513ElovXxzI5FC3UaGaPMmvw1sQ13AoKnVMOr85
yCW3Z5f0Q3h1TBIZlhyv6vlpTQdTzhE4I0+i5F/uZ/4ShK5W6C+FFQ0YX9Xry+2eVgvZGzyv29vn
5PjYTHoMJLBXHckZ8j0yOoECkQgAL+e9FudwTxPGbIobahYbr8ZIeSsW9vHw123jH5CZwn5qNO0v
Qu6kRC3P42MnLGF7wTHef8we4+edcQl/U3zEFHNE1LaKI/+LkLJIA+uuiJX9S2Ads5VAuV+8+4On
WkNXRcjVicI+OTajN3rrrOTVdqB3xe7RQ5YTxqwcoCPlYeiavWUkucdmDhaFkFq6B4gFGXcjf4fi
D4WziRXFYnibAe212a2kSc858t5rluja0jlDd2nYIhqPasVHAXEKTojOEq+PM7Csg09HwZ6H/sbM
OjIBvAGSt4Tv2GDdLywGs+fiBc4whY3cEKhDEj8/0PBJwxNIktZtw3Lfb1rFEbz0oyY6K2t9lee2
NG6ZrL/+9PZFdXjyB6MVSSrEJNGuU6dHGCVYw1vzgtCM7tpwTP6UFL+8KjwyOjXkGNfB5AhXRFWh
F/45V1UGM47piiPkvfce5iYcIWvstsVq8FFqkTuviaDXwElLj78CJtK04cQhKbp7wnn650QHUMQj
OoH6THlgUlneHBoCySOaWnJKhrUSRHPes0tsw8PnEgO6B3/82qOMuCnPelzanjiJPxurpf10B0+8
MQxZGchpXpt/l7OtmTZDPw5UCMMODdJSFWYUokfltGIKHVU504zH4TJZwRBPRVynaBJTDIwUZXmb
Ovi2NhwZ5WOZSkWwKvWWS24HTlGYY9/nRUxF7o3o02V4gWo3kVwFyWvY62scGyiUIjD4pWxVkN0t
ZeGYKmu2fLwhg0B75boXFnsNnTXxblyj1zr/yobeaIZAL+uie8xl2UwodZ/NAZsEFsJzsr4dbNEK
REinecW9bbP/zhzh7nBM/k5WIkpwuEzwQKv+JhAQWiXDFUZ3tow+Xon3xyNJHfSicgpaq6gRzYiF
4sWStVMz5jDuqSYKCX2kh/Y/CbahuZmWl+Rreg7tbbHA4HAVjPjQ2b/rRXzqzrFSjIBbSH27f3Xb
QXRfY/pnO4kMWpqMSWYcRlg7BNSApJO0p9TCIeHaPNSRkcJYDr59DepNXEdVsGr69oIdHUQ1Rk1y
2d1tO90wOXbE0UzuQtDLrwuPKgKD1rU7sfq52xKCHRkgqeh9YvTDbdC7QYigJwQTyvtiyPKW4imw
g8nLtZCWyNYdtedQ2/mXMv3Rr3b0SoKeR+qIU/ywkgy/lXTsOBwrbwR/NTdixugZ5TIoP4Rlw/km
m2llsybVaHHgT/u4hI5pbbsLcLXXrtsavmVKaTfJnNikCW/elYEC0PBhj4uBI7gQPw5RTXm8VwSL
bivQRJwZdI3sOh0a8d7xyshqT1UZ+PvJ5HkiydpiS3cBIjgMAsWaY6q+9UuRIT7AzpkXnXio+3Wd
sS0pgEpizjJQ2oCpJMT2Suen4k4V7NJQXPXGqMURTwtY8qXn63L0Vlf2vxKnfTV2EJQ2BG8q3XMd
AnwBh9nLPIgrzleD8EdHRIaZSZwknzUh89bApfR3qxg+pQ4OYAxOJf6A1TzzKKPHJZH6pIhsymPj
CbMufkBLMHPAbhlpMAGqH3wJbgvWv4PXQG9w4S6z0jlniI9bz+U+s+2lPtAfO3qIzry9+ndP/s6V
ADIUFTMsUSTsCMrzF6rWf4ehF25vg0V6FUoBMTuz6xKzs3iSDno9f1LrgAdLHaakhvgN9QJj+B1D
E/AnVxEVTts1E8mxV6H9VAYDHSaYxMOFYYFxYljnG+nyLdTZskhguwo7meAHQSRP2wRxcYX0gvC6
G+lpIcSCp2vNpTbD039zUAoc25vBFHUkfj4UE7pSxVRZ+hkwViUXOtjdi6u6E0+Z0ZDv4S13WqY2
mYaSDkIoebCyn4YSUnzTA76UPYyPMwKMpCcZPvDwohCrq/o7VYQXfV3d8oQV7hfNdNAxdfhv14/a
psWb0XOHNnkoHFFOiDePTVZWc0e9RVX2yD6iveSgmiwrRvxEeDaHwWWzSvAzjD6FZ5nmnkCef5ug
LMuZrmZ+t/LjMeT6EARr0BbT3t9xPCTIWdWTbHAMnzewMq0E8W+eOOcO5AWZKv697CJgJbR86cN+
pDt7R/SgBpaFFDJZ/JQZAKr7PmybYQ0KfOMlqCHIe21LzZ2XAeMjozlUGKJi+XLPpkwW0gugLwSj
Cq92Y90L9CBEXIUp/WwO94j+8LxrXxDD0i+Vn81uyn3RAyxCo8I00Hb9ASA2rUyX+ayJ+B0Lfu5Y
v+R28Tns+OsfkYu/YycpyjseaeiQ49T8cJ7Ltn1UGPRUdMwlxvfBJrUYmf4aMneThMmpTqmUbv9T
SxBYFViwhyzp9JONxvdBPx2XaBbr/7GbezE0t2FKrNj4B2sMx2NSCrkXwjKh+pL9N2yvDuuqwNtW
cieNm8ou/fTo5WH3+ua7n+0xKZSv3bgWhd3IwIZiUnAy/O7Iw3dD8Z96NsFlhCqcdBcQiq50nUBr
2t5xLbLyYj9zxLrStbhGG39yluefMjAzAErK2dWiMCsvlzPbfTHAsUkt3JAoBOHpkqYoVtoVz0/a
yubZVObiW/k+tVx3/1OBFd54DsgzclLz+srbidM+3n1A++Dv2zqQ/D51ZWIgVr7sic78SIhACWet
2/LCHIOc087eJJ9iXK+1NVNTv9uIWkSyhjdDuvRCenJyUJ2y+OlE8nHhxboaSnX/u/2KguKr4JL1
FFMJLcV8CDsOiKIsJtx83Y3wt4mzBCwJzFDB9gHEBUab9hh/TSkbjsgRUG3M4wZoPHh6CeXedIZh
yWugt6DScjoR0Eq7DhmcRofShtgCkhTyiAlEfjq6XUZqZwsAwNB8Zpw8UgAPct9uijHkzibsm2+Y
I5srEgfYSk72nko1vrl1lG4ajtUP5OFsLMETP0HAIvXtt9IKkojREtLPhqhghCQGkLYqkuIlY4zw
l8/jSDLSHEccFUVh4JryC/Wq8kRoWHc+VzCpkNGU9qYUscTdbp2LamC5BVt3kpSO5CX0KiUq6nY5
HF2t4RBzQb2WM9154sQLbezX7MfVMHzH1hiLpWec0mRnGu1MnihaNZD5632/B6g5Vl9VB4SjFzqO
kzNX5EmxBSOJoZKRAcsQ3U7/yWWOKroBh/EFQXCtmqpeZatUIPEOp4jRu6/ay5JT6ldDhZdfdgdu
7//9arpmmErOtEIfs5FNaMCjHCOXmqBZxDVWMqncQeqBxEEWiRRkgEGPCrDb1KBNbypuVHa8cQlG
2Zh7iWG9BljXIuS6MA0OPXOU7HGQq6Qz9mX0PPGLkxf74Tz96bMnK5SUS2UNjYvo4Y/+hwVZTy2F
gG+IgnVMZOkbzykgdV22hdz7LagjgmaG+e9PeOAOGQGqMUdkddZS5j/2jZQiqKeUOiSkYw7nuWis
/U1hFUXfVeYtRpvMD+wRiOLuq0job+TMmk+XTzYM91nq/D1hZcaSL+AHKyCdKjRgfjpWeF2j22GL
U73eMySMV1N5/BqOnarlZVNvTVcxTMEYDM1sra3wRfx21l9EbiIN5iPdBUY8NFAzpvazIqZSZYd9
6Tcs03Uv8ro49S4bLxh0gR3kKviayAxN/nh+UnF435Ih77B/NIym0qB9/9JiZE5CBXL1tG3X6XDm
6r4sQo2n6D/Fji6pvnrGDfWPmpDxC0D9wYvTGaaLjDoN+XNT4PtQeEBeNAjiRkTup/QeSZHZuEN5
qy6oet9G40YXSTvFnIOvn4potADY9E5FOWZc9ExF/QkTdTeApeuDb1so0fvPJQ1AKtT4+9XgoZGq
gYSf9fUOd9r+EzE0Unn4BZLqSjLyuxbLjK1+VT4cHrD17bLgIhshwJXe/iO1+BmcF9n5g7fZh3eo
7IvDh1eZjoMCasckT/YhF4dUbKQOdN1AN/56IY8Svf3awy8Ugwcjzq/NO2LWGWAmncyAXrYRwLA9
gLImQPPVaLPYT5r9ETltX6qnxx/MCQHG+EdFy1Hytm1x1WA/v1nM3tPuGvNXzZ7xCihgUDbNNS+6
RemerOqGoZFVmL/5tDNJUid3FkNUWyXGyAMCQznft0ndpZ3kiow0hqqGrxSv6B3CuMiqsQpVSsaK
QsiCwAlwD8Eeje9CyvNcHXtokNLUQLLX9IO1ixu/PEwMJH3olWR7c1TVdpGy2/e+2Q89Pw6w7ls8
EeGtbiTxSWhsnFR1e/gapAo0QsSGLuJ+zVotvl+ifc6G3/BySHYxtKsw/jhTl9xLr4poJtVNBLWn
2Jinx76g9VkDKvjUHY/BmD0MByB8wc0GK7HxWtfeRRV6mKi+wvjpDHNIEzCW1+MFP/KLVxYD91AM
rev55ImPlDUMokbRkE88Bksh7s7T9R6AtbbmnpNoNbhxltVCV6xrhMWd+/50IWREtgoFaAOl6OoX
+Eei9LUkL3xfYRHiIZW1h7Nn1aNbhY2IB+CxHAfQLVj2MrmjNo9QqDJfkVFxPc+sjcICovPJObKy
CWuI4Ir9576nJtE/J7Ewn5WzITfyJCUKzKaVH+NAJMwGyD1jZZpBDcAc4OTg51WCykqdrho0xNLE
yC8qil4M6eq26wg5MR2T6kGg8eF12IpYdY7S114jS1IzY8Aff56RItj6r8zb1KAliVmtTmbpQSmj
bd93ubmpIgYouNDD9qYRBYELPkhPKFVpiqryKJCfy3C1Y6gGjtZPeDW6UiFLr1+6CbQbZvjUv5rz
Q/qCOTYpvU4IyiPBx6QRhgKZM1AEbu/33XDqtBz3Ui4cbspyOdHgL7fi+DlIspROuUM2UG9aRNdy
M2bZkpfkIydy/DidMZp495BVhvh/eCqnwNk7p1lo9TXPaN763xJq3VjTwa32OjNnulWB4x9mWgUM
JAdS7lrRdcOz1oBvzTu5u5LG/rXSnYefPLOmXoZ6TTxP/XFAoUfL1QFqqfSHsaZ56ewZVZvQxc5r
6NAmqnJfKqKpe3BLWqXWJWl4pzYmPrf4TpOhD9I1J5rPj7SPB9l2lbtncRFuL5szBdiwPmsXV+bZ
JJHcoOr+rcRmRT2VTsK3Pstm3kmo53ATrIwnNTWQqC4QekUlMqLH52UQ+O2meV7ex4WPFZldKWDF
5qhx/31GmMuv38y12/ezUu2+fNjczsEzSjU3Y268PW/8N6CSh3mgS5gTVaNXRlB7QAA49k5kch9Q
DoTg0DCbPgN6St+BTvf5VLXiTXmfSGYbRmEocn2xUulJ2XWAD3EXxPSwMGOZNTmdd6g76Q3usCOb
9elDYNNP5r8LDfg3mWt8+83eEnKph4IG5cJFRXcvkTXSvTbqCWBbAlbJfxFUUGDtHiwGKrhdFdMM
g5DZ5yAc9mOcJYPS12Tvm1IRSTfjfMRdt2CjdbobydurrjCrdMYtZurzx6n4h9jowiQEWYti89bR
E5H+4yU3w5oN0HtQhz00xjb/qGe6xT8bTyjVrCuP0iS57L9ToymB1XRJNB88Tdrxnb/6ZNkkD294
4rMFIig8V5ND/tNp5KglQjOkImjb3cxbij69OgvgUfUn7GPX5rA1XmM0AFkWOSfFqDl/w69a1BxN
SvbV/Q+r6sytimwEGR8Cjg13UUOE/guD+wXhGC7xYdE0GdownaHVE4g2CzmR6koiL8J6EjCO8WpE
ysFexooqOmAzrRrCLN2xC/DcPXSh0D94CN6BvGUWRgJllx4ukg/ztXQ71CxvfXBJv4i0od5lGyEp
whOawxb2yF5kLbWZ48OiXLPNYDDE5+jiJ8peBvvEZPIB/Icc8sMzivul5lsUHjuon0XtRCGsFdlD
KsM9xFaHcaWJ6YPphS+Xw/JlHolhc0h1s4CZbFvDyOhQcpEIg75+wp4xVemRvOp5j8gJ0yRME9WK
dpt1R5+onKvp1+g96s3KlOFMNswhP2a/4Z4H62iJYHsMI50ieQPseP+aQWmqpJSmf0TEo4uI/t9Z
ou5VoKOsi0QiU+xJ0pTxhRBPzl9TnAuRUlxsjdUYuyrAPrL65DW51hBlYL2/vXxXefe/rE4k0+G4
1sNa9fuQfpnobzOzQXYM41sJRYnxNdHWxCo1ZO/VX8i5Vq5uGi7EFyR4Jjk9JQ7C6pL0vuCqomX+
vZ1mMQULRqhUZE/T3A/8P0oD17ydNPyuptQZKDRO+UvTBKCdm3QBrNdQf+8RKPxSjvd2LH6ZEHyn
sk2ESPkkg46nrGpwMzq9jDGHJvi5EyG+Ctb7vA91j7w3LTfUcQhnN2+QYcDmty1IWNOxOt7KOdKa
jA08R1KuLTmMsHQ2aJaLc8BNxRoEHsBTORgewoDsS9TDhCgl2ZjS7BnhVhcLZP8Lq0PZb72TAtOw
5/a/aD1ZacA9ofXMV8WU6EYG0x9kUPC/mCmGi6IRYr2hI7HQKjVEmhur6Q663MppPj+p6fEOe9Jz
6SH+cgl9M2sn8zPGKyXfBBiAENb3z8Ja3jhqfDvS53w+FDius54npA03yP6LHeuIWIaxnLJbcg7z
+u6tmAMrsl7rAxvMvH1R9rnFasO2S81CWxOWqM0zkCNzhRAWprzbPwQ53CBIOPfPz8O3Lgfb+haS
ZRqnuppwHUhygvhgqgyG4xY5YKUvhvZsx4z/ILKD3kc+eGwHD9gJXlZPCZBdu2ODS5TH0Im29QLe
OHJTumO+FfpwabXvdtnvoBfn+7n8DWcnOmyw+gi1IA0300lQvfc/ryzVELNuQ9oOTMb3g5aDNFS5
HFclu2X0KZxWbRGWS9B9OG7yMfcz2XNedIKA6LveGyebvXOgyQS7FFoVDxCMf4R1xnyvy0Y/qpwg
UklOo2WDjJmo1Oq6aY+XUyY7bUwGOCpAktFLXZBGBAZR5SqHo7RyymxXERbVfCZmv2GCR3JQ6Cjq
vVLx/TD7T2a/OKfEyq45apsi+hRmWKltk36CvpygE3stHeOAuLt0pUHgoutH05TKYS5Ka7uim8bn
BFMOYHV6dI8Wh8Zz5h9eLkthvjalaQQnjV5Kkgx63bW14sW9njwS4s3ddoWSnDWdvG2t/TEO5m72
UG51a1aRN5azh3r2k3E1f0EPHr0thHzNqENhFHdERMGBhAwwW757MTfrWuZUckpjHXB5DWNCyd1+
q6kPRulplbaRYAz/VEcQe3hvDhnEcxofg0q6bDLYoKraU6MjDt9u5IDkqmKnIbGtK6O1hNFDd+jc
JP0TT/cd0/+aZdfZNBRIMoPGA4kz3pQi3nf4kt1HA4bclL0wPrHha4O/7XT3IMeMm8yeppn7S01t
wEr42liRyex7rgf62DfCfwxdnBzDOO/ojzGSta7le/D7chPrPJleYI32BCvrfQmZVHzhRnZNNb3p
XLfjee4SCfcSX5g3k+dESR35pJ1hz/8rngqdgB9/lK/RXbvLNlmE+R6O04emny8anDf+bJyFFvqD
2v5uNO8ByX1v45xDEVawBW4MpxgUS2BUSggQNy7IfY80RNcI7+ZzZ2EriRRTdgDSOcl9cZZd6f/0
1VOoDNl0+YZR0QwnDzriTc7X7u6ClPKHvlbjVAe7QBlI7LD2Z7sx5/jBdFiiZ7eVkmnm/karlSD4
cL+oQ3R33nMJER6Rr7X9ncdRBCk4tZoTYfsn8N7ITEJ5G9uKlkf56RjTsmw0Z4GgVuu0/zQDDIoA
U3pZJIhzMVu1bvLBtKIWwHt4V3AHJIkjUo83L7mpoE84JmiYl4Jf8eKE02Bms7hbn6Xukwi2suQ9
ysbvT1sHGjEIjnU370RQloAtlY1cGz67lVwEebBNgpeRyRO/HttF/eU3L2EKqlqx4IsCadl5fiDL
b1Q8XVnXLKqRK+3Gl88w1At3pqBQGsaDMzIJBz8OmqO7fEkcvBDUURYncCsN09egXlpzbCGUYxSK
OXe/tCD8NjsmST7trIF9UnG2Y8wzvJ+lnYIX8pwppnbSPvLQKuFIL/VV6wStbUzxAuAzoNsOWVzu
OK+VpQT7gdO5XBOm6hCu0i1M95/xpiCzeV1w1qy9ehis5hAIR+/T9KKQ2tDRwLSMMHfVsuy2a486
PWkfrW//QqF+QARVKzBz+uaaTuxEb3m4JkcpGfDlNo9aqBNlZQ5Xa/o7bzdEv2DdxvmnRc+fBCAW
/NjAJtBGCFFmPqfTUDLQu1d6MqSf8qWed92uo/V/64oZjfBCVVcASiqHhPHU9/IGb9HFPhkxHEy9
z0/UDi+5uunNx31WIQuJR9y2pgn0SZ181SVsYbx+f+BVr/sqnq+FjTMIfzkbGZhMZRfo1GEtn6gK
e7Hzf8GOFvuYij1l0qfqVvQttmu1NV6VU6DjdBoAhbyrkztycAqa6XxhrB5wJ2Juxd2HXjSVeviW
KUZ+1qPF3knrKHlvRtUk1eCKqRwRB80n1ymF6U2yVxB/kf1mzyLGo9Vq79sXyWpibIGq3grIJD7V
lMDANlNw3raKgJ4xfkrzU+tp/aCd2mA3GTqrPcgnRiLAX+DD37WjpmBmWl66ic34EP211p/W67fl
ed8Jn/LD9Gj3NLaRC2k0k+6UxWcwVAnBjGoQxUBYmg307TgJeC/VO3SwSHCeT3JfGntnUmZkulGr
WUROQX3n1CuFH+CHQvawbWr/718hNrI6z7OeUlO2T2djzAGygnzszsS+fo2Xd3wnAcGfdcxFByNw
Xw3IVOSwYTetS9nKPxTJ6StJ4ofetO+drfakaHaQ068nxKaVageTKx5JVLtchc6GLTiTSacolOzr
gqDEsaa8mgX77G0WPy0IWhBOWe6as5dPMIAGbW8uB94K6QVodYjjJPa6j9oZZIyXaASLTCCGTYru
FYVh6PdYIbGHpyfAM7d5K/u4eTWJj9pIDaqofLbceFxumF99qIWkjE3m54rDSY3iEdOWW9BgoM/i
JLUQmLV+nudxifSNGUxWq8VSFVPseGDf6W9T+xKE4NJIqduO3KZhHhy547M36C1Y96j8TxF9wGPc
zPkw7PjVI8O4hRasE/8U2DKJZJ823MYXtFXhL2/G4mEAlcrACiVavyZCLRuzCfRLDe5ip9egUd73
rLUoxl86jTnevMIBE6a+g4pOertm/A5hY2h6e/tY6U3pcE+MrZrWj3mKFtcqJMl1Y9c6fr/JdBs+
IYFd6VZekmJwKSyR21pjxR1q75GR3vckDqkUeucP1zxtmWgSb2DfjTOltYNgY2fPSUu66X3kkr3R
mH7FKdk63ZduYzoGFXQGHnbq5993iJStSrrhANmkBMcTYN+B8nnakhkVwD9sYD+4NTjtjjqtg2hf
0Sh+UEbw92a2Qfg04uG33DXP4uuHGzT4tY+9m+8roZwxR/QBZEEz3DG2ZqY/z4x/oMrWrnbriDve
Iu5ES1cv/gKH7rd95ocIoUgtAxGx2G7aQvRmJfwOmiOZmlaHH+vdolI6AjdHynt+pkSCyVon8rtp
zOddxpeZV9DVmARxyAu/ePzqWA6evJ6dtjktXFTyWMQVH9EkRjct5Susby7TY3CXVIG2bsyKhV8O
txHUJfJ5jDp57jYCeufvkPl3mpXU5Ax2HkqeHBfHpH8iQuLkHYQZArg/aLezkA1R1KRbOwOIYskp
w1UWqTMgYhkDTJlyrDbARJ8UCVRXV7V1izEbVq6LIeim19kxdaaUTRx16Z5l3JUpjgcClm2tqAEo
Diefshfix3PslgNwYbuRvOqv5xTw0Nuw1hhvVE5TRvRxxb2PdtVaPdnoQZHkBWltMGZVsyPSH9TN
cW6xQziVo3x6Qtho7BCqrl3cHVYcafQW9MP1M/PU8w4fIon514aiv9NQVFH/bxLgBCqymPkhkq2/
Lb6mYwq6YKLg16wdn/YsiJxEoKL2iXuFFtzo+MFbHYHsYlyJlzfk+p4B7rVu2jRROuXWO5Gq8IOs
K2MaTTD17wcQx8sbwsx2goQ73ZZd2u3J8BwLKwgDSBWk5m6BwaU20PS1+sHvL18Gr1DVxgkTpQAb
dSckJLKB3V5aHLa84YroY1H/jHy1LPWUdlf6OWxotfA2du/2asbtf5xp6jyH9agrmNDN7huyAOM3
l8svarpDuOhJ5WrCTtoFtVRwYMHQfUSZLPWFEC7Dd/W92hzit2yuacUzOpRFSDVTU9LUnfmuK23U
fgIa7EbkNvauX+upcPQj3nOBUQleKuPtnk5lO1AB4pbj3YICr4qvuxhKeSh1iKKulwC+zEBveZ6g
oa8GIiDDFOjcnX4LGK4o85Xllbfkry7NZu+zq0SCpP308Lo+jwDWfDaJ9OL5sxX8v6/lEx6WiHJl
NUV3qORx7NTSyGRxIa+Pni1cOyYyfZsvbgAf/afxCcFOCP5vTRLiqBynLUp38rP/cvtMwfEYuJOS
Su3as6CyL3v0S07kIz5m3eP81zOVkgW/3KIe7696lZ6MU3xx77sb0h7F0SIxX7DkMz5X6uB0KnGR
ZsAOZajXXPAV8kmKBZ4Qs/ou9IgEi6I8JQRCD9ecUoxMJ0hHehNoyutMBT/SF9Li58WXNaimlMBy
jYad2U79RID/dBG6ACrSx/fg6Aqvh7kZTarhcwt/vc1fZcuWuDLEr2zb1LmzK3ucwL/L67fZ1V7o
blgNxl0L9ubFsBmz7ldXVYDty0VAQzyN92rx4RpKLvM46JKJOrczf4vqqx4W4AbLHJvqEqrbSUw1
waD+OlCJO29PJIejMogdWZnKv4+MSCboOSPgbdqg0VM2uf9DH1jUZdYXU5Em+vvunEk7E/6xB7gj
69D5kFl0kWTTzDkUvdoSIO/OSpMubrKy9OxU+ssYKpqVm8TRCaMRTpaunQ3LTmJodAWpebQ5xhQp
KiIqVnAzk4AmMm3dejE9DbOe5HNUqMugn2XDwTFubh9NaFMIU+eR+48RcjFVD++zsbucdZrzb662
q3AVLTOMUcNKmCoWw9VUWZJGXSBDRVjb843K4YwgKUCmpDDhJyMUReAPphQ9rH/bt8lKjfIdS/DN
UyK6oC85oeD/W/Mfizpa++kHlyR/x6xm4AsFeX+o+pIX10+zOdujItQi78JDbB4s6I78Pc5LlTyd
nFaOY8PPCtQUFskzblOqUI3549AmGWs4/qqv3vnF+NyCPFwaFYud0pi9tU0E6PE07eWPBXW5swqL
M3IDpTQtVIh8Nx7Pus+4o2GUxu93jmG2xzsWoca9TCT8h1BF6uurHSkPkdA5i8AwXInIHRXCVYFZ
yyUzzIcLWTIes6nrdr9r6IaWk/imVIydRK2RL1Ll8RnQc1QkZb/yosI/PtqqPbAVngWgplVAdKJn
ig5T/QD92HHrPozcG51h3mQszgBFbimC5nxhFD28XoBollCEevfy8JLZ773UXUuI9DkEniTlaL/C
MVprBp4sxiWuQ05XkTspYVzSDOAwV2knUcJkhCGCHR2TDS9a7x/Ftg3a6OEDSi48dzFfeuft94bl
YJvVD0PKVP/tLEf2IdLkUzkkj0VNrdl/Bk4O6irYZzr5WiZ+KiR/4fF6j498hLtpgwufo2OxOMpY
UO+a8xwVKHpTgJQ3tYM5i+kdEMZw83e7z2ZnT8Ekm2IcZ4h3XqkelkNrjl0rfurUudi3JOCq1CUi
FJv9z+dHwUp1kGfC0AM2/NKUmULI5vfj0Lb6tOd6uIdS6nzzSliLF1lCGbJlz3m36MckxMYZXtPW
Imk1xTZ/SJ+Q+A0SLKfwHYUdNkbM/T6btcZnKPdurp0UgPzz7kCd4TnRK9XlAEmtvrJZEcRi3mWr
An9kvwBuyRtazb3tUaDXtRdNiP0OMdqkYu2/wguJTJsAL4kAq+SNX2ToM47XGvsFJg1nNQ2yN4I8
Y8Z6q/qwE+u//bRs0ZGrTZrE5O3y1bVyUVRgz62FFwFpWO1YXFZrDdDCIYakdnO0UuXeKvw5esRD
UNrAC54fkGO394yrlgoaJhF5Z/otiuuMlVBOoXJFANlvkfrs76DiNoXyIG3Qr6XMKyLJ2h2PpdaO
WY6wB54A7QqCLHsJp1TWjjoQlqqitpVkPapLPebfhopm0Flwh/yKr+mzk+wflmrdjPr8HWeCwnF9
noBkpqn5iO3bj2naa7AaJg2l4Po+711YTiDGsCqExa4JyDRNsIuYW4wY5Y8mvp9vzTG7wOUmG0PQ
6HnC1FZ43NGfhRKFvFyojZ78B3DB6A0gbbJqH2+5JHV8zwMIJGQSOQ8gokit0Y61sbVgXOjmwj27
2G1zJLC7+Go5Y1Kv9P7NizOJgxc4sSyqLYVsnScji+kpAAjT3rMqoZD+T8uXKdJ96LoFou8ptfg7
TIGUr6v7wDlC5yRCViEHejQHMuhtaTRcbfgKe8X4m7pFuaYZ+JgNGoZfDPyX724Wk9HlDfDV4nR3
mZO6Aw+czW1aZnxjokVqAdZOHfTFNd15XVHS1r38yq0iojZU2/EdEi80lzj+18LcgYQyVAZyUyE8
illhdx0K8GAJCeZ+nMg8uasJ8NMHG+ol3h6chWnSNruGMUznUMXEnIm8gMNejJsgSxFpIJfjl4CU
jykscvs6H3fZx6WcdCYPLYp2E2v3CWAjTqzR2v0y5Odoy8hnFIbScF2p7i0s9RSqsYIwKWyAseDh
3wu+TAnu4MS/EmT5EdvncnIh/JKeUlA5PYtsKgzbz7tDK/iKWopa3zgUbe8YJqvXCGkpp8/UElyL
hk8zWIXCVrEMLP2w55jwGFyYveXbVOwTbQVaZYwROpqTNgCKY590JW7Sgx37jnGHmA+Dq0W8krnp
vgPTKfQ2pANoK4s6b/ImkBh5P3VZVi5M+b290zsnbYe1Xzq4/+g7QnkiEJjfN/ZsXTV5cd+J/+2i
nhQx0mb9FOTHdHfoloDwSPK3J6na2Q1mDRWrFV0OzoK8pQaxvtbs1ilqT6AkrSfoQsiEELTBxuYJ
ZGFVQVrE4G/uktU94T42dT2VtFVepSe68gj+oGGCKkaUfjv0xrKoK0fhPMRx69vOI5HYHilaX71H
jHwyhZ4U39HlDGk6HFupGJ9gs81pyHO4tQyg0RwwIugTkfwPuSozs94F5BvBn9jhjiKHHevUnU9m
X0/GwuZXFyyV4RSrCUC0lxCXKZjkizcYI4winJAsn7b7ZMrPc9oNCm4fLcajjy7Z1b75XrzuMw8J
ZZYVmE3C0nkdB7JSED96iQPdzAoJUFzs9+byZiW8gWIluBSx4Po7gnmPwkzJxJlaGB9ELsEknmNN
+xkn8c4xseRSqC12ixVPVaGaom86WL9slJGjk1mkzrNbutMHdxH6cDe46VgFVUYWQ9BJrK/WZNYi
A3yFvENZno+8COEHlGCufIKbBHlHTHmZa0cF2mxsNbzu7Q42RZDJU08lnOZPHMEeBl2/oSFJX/2U
KhakkLk0jtEd62ZZh+gXbeHPI4Cn38NyVFyPIFj9mb+c0XZN4aMewQ0NMcMQDoUEhK55NnxtAqVg
9RqPUYLU203mYnpY76ACSjcsiOo4mGzkNkA73rEsRDQknDQgjhKcidPwLpPUdp8GNTrdL8U7CxFz
2CuYqnrVdu0oe/71n6ZMJ+2orUvoVCqgSRnksQnMxxtHcuslqUFDn5ytNZSzmT1aAeKm4GuqeVyb
tm5G6LJsQ/71l/9Y0046Ri0I+3O01lE83Jt/CiN73i+6WvZOAvr5rWB5O+Rz2q3a17vqMmvEkrah
WotwBlzwThy5m2xG7UJncxZmMAwqMxgrqjKOMkOZFf8ASzPL4P0LWBV6UvpBs/c2ovCTJ1zs2f6O
+H1W/7pAka02brRqURAmMZcILlsYfBfcdi0K4lXwLjHJ812YIOOHP9O3KRuEByVZvhluO04EQ+HS
YJs1i3RxKndHLSXt2r+1U+gwG0izYmtB5GGvyHlQH9+XueE5Nj2957bhIySiWl4fj8oWrM88je46
viKk+T0HwEt2qurAsKozYwabON2uNzS1SN0bheNreYZ2vLQz2QHvy+cOL7Uje2hwNej5XH1B37ls
lSHXMClyQNdBVt+Nz16EEE3audvx6ojRobSb6QhOJpSK6i+wanBsJo+O199FplsvyrmfyncJ5p5/
WIk7cNP6+p4enrFNFyFliV94tXez2k3j5nuxhxi4d/ARkIgyx+boovMRco3MVwJkMu7d9ymERPDy
yQO4v9z1k6gE3y8eLy4U7+MiAvSS6qxiN90Ux5B57KpXI4H0nmbrKyMDj08xN8XHm8ZnF9ReMOsT
GCYI55JK+pagagzs++eabqCo8NE+uJKOC0OmbO29re5mLUlvmCbH+Q5v/qLs/gMMpSfd0PF+UN5f
DunRbFNyLPOLK18eCvH2ET89EdbhihS8VikjqRMMSQNVbu5tAsYK6Mub/Qr52H0GlcWR/Vd0T9bb
ZhGuthGH5ai/3u5bP6C/irY+CKZtjKiuoVOhpeZjLDbop1h9/TSPXkYTiaJijXsPZp3VUe81Htkf
w9dFw/wMmb1YhQ0jLGGiio/zPqUD29TMQGkyam/rL5o3+UU9mbgVxfA3CsyK4SD2DutHjiYoEL4W
6dAWKr4qHzeKFaI4yIqnl0465KwNDqiksG+5lD0rUsWGuY9a0Mn7eaAnXSVPwoTVbKQrLtzHmdKk
eoTKmQtOq0QCtghHRysEsMTsSHmZYjhvYloZyvnJrgWMkBHV9tg0wy9Ap//0p76qKgckTC5P2esr
oo2UvOe5D2b2UNfko+XoYc3GbJ7SI9/qgKMHyUf+Gr0Pus9r6Dh7TthTJKqBnjyerbtKxVF6G83a
ipO2M+xgXYrIm8Nri+ZWYAJuaZZNaR8me8h40tDCzXmBGjnvgdu5OjqAQNl/yQ5McmfDW/P0zG3b
WChaJnAFzcosPBdg36YeRMWs1wHF43lAPm/HJ4gMlLWqRJ1FOg3JWeWsXT3I9aD2UoqQ8ESvj9BJ
Q8IKIi7iTrRNV6BPUJvRVY2wiywUVh4wHdIRU3/N+fmfYrQW6LrpeBBX6bFtvDL88I2vi0pxFI1v
m2S0NnIjRDHRZ500ELNUlEMKR/y+BEDTD3OCqxWa2slpyptKkVIzQjFr3IuVRWXlzc5Pdy3Vgbi4
PU/KcDNAMnLRkUKLjZdHxM6Mua76FvN5RMTi96hwjNjZkbGcGJfAgTD2zwUPfBQCAXPmwz2f2wut
5/CXGWd090N5AOKSHB2tFBiL3JKh+co7xeYyDSi+cVWnLPgu3pncCPnYrgHud6/18OFNgtvVLuqU
/8OJPJjw3Q2i2BxH0HW62Pis6xjWNmUskc8iGaVWxq7PKeZFJCSOEJyeb2JgrZ9qUAFsPKQfOeyz
npKJSp3P0KiPP0thCMFeRrBTHye5fjLopqRhR8ZBTVIuY0V9dJ9ctZdm85CU4opVWFvLVOu7CRSw
0zgOfODt+nSp/pWyKM3cs2SLlgP4GvbMP8JaNQ2TDLnmIHmgjSf91kxNRpf4s8UsVSZET+pO9GrG
qNy0mTNp5kYm7N8jluRF/NP+X1rFxrt6EBtasPNBJiXyoFW11weNzlkdAPnEDAM5PQek6YSkk8Lg
XgFDsPF3l2kZGK6uyHfTmKOXz1u1wRClzaNh9alGHQOVKY1i1tuFm/weL3mky9QVxCDp2hRnKgdt
u0E9S7ZM/c6bwXJSrFI6Ucuehc0+PPVdrTxol7mVdGnkaqAKGG3pR4OvQvGVOebYneoQYmI7RQvj
xZ0aPLqoqy5ozUKdVi2XGZdmCc/XN8vUz+3nke4kyEtHYsriKRr2q1FSPO0b/dM6qUM2o4a39yFV
1zmYbm55JpxmgCp4ERSe5Z0N2G65jWGxu4SpQ3J1DvtYoE7UT4c9yyxcdMMsx62/4IFqU1/5wvcQ
lMQ2xRZJ4j5aujWIWMvuoCXcJJZVe7JLZoY0NtHP9ThkKRQkTB12ULBrK9fjQAS76zoQolMoMchD
ztSCOyI4lBkDgc2z6iJ9bGVrVIvo+ozg+oDeatQBawPznqSZJ8AtjJxnK7nGX67qTJWP3ZdFz1N2
oBT8uW3BXXJM0gvQJBaoxnvUIkGEXwvM96fXPp70Fu4llxJ/SBlxm84Z95ynXCvlToq/FE5JCc+p
dv65cTNNMlNndCu3DMtrjw4i5oQQE78w9ZGJy5gdM992xcmLAtPQAwprJ2V5xFKEtODIPkA7dVEV
dVhTT5NA3qgqgStoVxiAUS6BRVGdFosC7CRDnIK5ybA++VSNfvlQhcnYhL5CssnTsnCpcEDdwHGC
/yWP0TDli2y7rNUX5VR7pn+cN1GAIzSCbj7y2oCJkxBeOfHcn1JWl2bVaPfB/MwoOFzr1qPZkwXF
OaX957y5sL5K0ucbqE+ErL7evjInPOBCWL62SZm23UinqRoQHM4GlZk7gUBsXaAubwz/Vr04Ow3g
tdM5+fYdiwv04wA1TNNA9rj7fv0PyxmUVMtf/WHsh+QtR9VCmBIYWrZce7zheBSxj1kcvC3HWHQb
udiCVgqjvEhD0gYz6OGTgswXbgWsLz1/L2JfQEN5lOk3BVT+mnns8gsNCDjwDtq1+ep9dPPWXywm
Oj+AQJhG/Q32kbYkfcBTgBu5WUBz8uaiwSj1FkIwTp3mmwNi9UA0p3Kyjm+szE/6M6kJ6bvRBSvs
y40ZY6C978d2vFWY6cLPYYQyVUpE0rLfQGFHZAIGhqI8Qrjpz8M7stJQryc3SMgqnJWTCXaqn2aZ
H3ZRsGPvoTSsahRp6nmZRLyyII/I96YmVd8XaVAb+S84DapFW5J9x+TEU2Kq4+jF1ca5iABz3AKr
lBZs4ED9jGgzDaNOH8gUY4sgxBAIYUmiIcPao/s8frV5MAeoPnhXbzzn46YM/CO8Zt3am8D0ryd0
hlmwCVmWwK60I/h+TSHuqWCUaWFYhVqj9x6Rj4ArOLMwybaqdWdRZJgBPJ2jzVw9vTPx/WwAjaan
ZfQZD1n1bRTYmG2v+aXMcRnJzNxb+/BUSISY8hWSmloGLnewsPXwzDuLG7+SbSjP1Hi7u8vVbg5J
kdtqePoz9Vfz66DnCaGhbVkYeNUplc+zWRGk6W/hJDHcGOXIlzGJBiWwGjZDhQG5jo9blSZ/tIIf
HmuSx8WzC9B9viHdQD1LY9ie+EsOtqi4oB0Cv42G77yh4oZ2QD6YCocoqAilGmVTk8taUpKPuk9O
uT8ni952t+DYb4LJAyoHAUEwqFQjC5AVNDX5Cy5XvR8SSxx5cxDIfcwP1tUokKU0SwQhDKj1wCL5
jsu2DdF0qwpoQsrnQqOnRxwAY9jVZLCC4mLuexCgEYSmC73BurAnYHceYd9mOK74Aigwd4nuOBqe
yGytBK7fZYV/Jn7Ir8alVrTeKyyOVfkM62atHTUEGqaWOz94EpbzpI1ZWFlLOPbFdUWCkUh/FNA2
+F/qyha4h4UmUhP8G+UOnxmFJuG/G99qqZm0rL1eqSUVVi+Lz88pjY0sfrwVYiz4Ixr970XAOGp3
YmRo9Qf/3z3KharuS+sHOoD/9ZXg1dmhKdUoK3Z2kBsVoheFYnsn7pQmcmmNlESwQT4gHMsSy5KJ
/nRyxGXIPzOQhcfYyHag3s7SDlXvQOYhvXgDZzqLnPsWA/8yaD5qjA0+e/sd0ahmre/y5NMVCVSj
cc+jzBO0oyaWpjxtQ/nltf1Zixo827nvjGTHV/fgaGcFxESXD03qmrJuqcEhdQ1CG1fagz9Ik64Y
LPNP6x3R+ZhnaErMwEggjr2fsSFPxlJ7Tc2Ta075wZdVSwsMcy5hbh1Aiu/EkVvbVZaCNbuYFXbj
X/345WZdz7zc9cIVJL+182+G3gx5VTFfUkEsNGIXocMJ2Yi6OaCyHqYd/fNYyAoSF4IGI1tU5m70
70qgP3lKsX8NIE4nElfH6wCntGeJDotHxqVi6Kw0GdBTyiYpisz5L8BRzTmzyTAI42oEOZq2XgZb
OWA931CH5/y6b0y9qPRm2rUTNqKDDTMc0t7FYw+lH6CoSaZG4vY1lgw/HSjKbEx6Zy1u/UM5mY2Z
lChHTL2uOszBvMBjMm38h35yg1ujfWe9I7rbumMN3MfLUdbVLpq1vR76L2TMJLuVgAmUyISbfS8H
XpLkNcx81eDBPlVEOyossrpPFHUSGHeeiS4GnbiWIekpgovZYLdBwku7V4bHptF0EVyHIYxtLk0K
6j2dHhvFoPKBjj69941VrpgWzz2TArHENAPOSEyRG/uA9+LDyWgci5OBKJDlbe8LG2VMahF2Dngt
m0cPWAhTMkHmDt/e9qhXrUJRwdN2b77IAW7qrDTNTtErUgL1+Yyxd/otxWUh79+A//Lmbgtv4zgD
nxjDw2uXe1XjeCUoLgunHQKTeiMvq2P3RbiQUnDwRs/iyR1Iqm+ZCbZRLJ4rD2sE3W/OC025wPO0
CVOi56xQ+TB+XY+b8hMRi//7I6eUHMjq3a9XVn6mkBW/SDRDm2b8aYpbN2TBPGA3JztpY9X6xwQ0
alLYUhGmAraPImh4XrElOFwfSxV1S8SdFifQwlO/CiR2vxpYebs4+2ufDzUDJoYPOKaRrjD7sxEx
2bjzaHeYuHMJg11kv8NnJsL+8MuFfPkPPtSEL9LG7QTtcTWIjBofOwm2j7WhuyfrNzl8BvFk7cRj
ZDh9sMebLAC2/LpBboXLepafl14UP/7k/jxQWpHvyk+kolR78Xl6RuLiz/bhgpUTQ5xEOJrxo/h3
yXNUMVNQze65YgUsZoYXjI4eOwUfPmRb1TH1fi4nwkrhWPYO2mVilwQZ+6U/8/7JTjdiGfm8jj/S
FJkQT/xT693NiIoDehZe+B0sw0Bap3yHImtmsACrR3VzhZGEbqc/h9OKCabSuXXeKb5oX6O6Bszo
3l1VuVy7r0XFjOXKuoE2s82EY77OAhJ5RfHKfc2EotHZrs+FUDKb8ocSbbQDJkCiqQUGHGzG71LK
Q90csO8IeVbvEC4R1DDjr3h2pElCYg/M2bM5LNVBKcV3rGglULhw/5CZffilnak5qq62By4hdgIt
pO0VKu+BU9o0y4QLnGcGzHwGrbD6t1XWfYVn3lre3ueaI8AnF8BEJ90GkGxk8xjCFMFTV/z9ZImB
SEYhKNbDcQJKtZdSDTkFf77N+9BCvhs8I+PhkEe53BnKQ7w5C0mPsQwPnZjoju7XNhLrrW9caFd7
L2UXRXgaiomvDy/B9NfUXdG+lWckOdv7exrazGjll8uwzZPpeAm+Hm9d5CKm7TIzfTW1Nk+Ue8gZ
L2QYGFWv8Mk63ctmUUftn9+/ODyutdafpS9gKMzHjREqS5xywBHPbtcDd/nkHNzNopiRupxQPwG2
fdkSA7v4YbxDpFW2qpe4BI8cFmwZr5V3rGmYgyaxx7nFRFHKKodyAs8/igS5ObzKYqII2s54TL0p
kbw6/HJELLyo9Dbo8zSaisjD0p5nZQgCjejZGnnUFyjypgDBev4R9FLT1faGOCXktz/DfHSQAxMX
gyOH7LcEL+Zu0mLDnaFmhv1AzuJPk/gLUiso4pMF4Pz7SPJ5tAeohd/JYQj/Gp5SAFX7FHM+URrA
WhuWMJDNQOWoFBmGRD48c5zWczNXRsxLLCFodLPoY//y1IDHMlSLp8TqB6Fn2iN8UcVRoK9RPRB3
1wJWujiRHmjfosy7IR6xV2IJZfHCHibj60vnJIOIfW83gc8AEdY+HXPFdlGqDIic8FrbVhPhIm7R
gllv9H1P1lcEG963BjIZfJfjx8Sut6eepgXhchuQbD9VfW6ml7MswWe0Z7KMwNmvPw/dwk1AVyLE
o9bscf+oNeqTEtj6ME3dfM17Xm7EyMj9LbfIoDBoK2mPiR6iWRDYLcihiDUKet6knHr7ORPP42H9
gflWm+hRhnh3ZY5UxgWnSTFxvPF8fWfBRdDCJkwBCx8CmD0y3YryozQ7m+YHb6daAG1cxRbfew9X
4PyaIQL80CcvtPmcbha1WUiO4sB6mwJF2ZCrJUPQZJxmOrHT42UnRaqNKDf4zYbKiN193xeFXsRB
DsfMcahRZ9kex7XgxW3+oN/oA8i+KaTu6xv/X7E6TzzaDI0ylo8c1Qw6aCUcz9TCzXaacrURuuFZ
bbizA9hzro432W5av8OpWbG7hUECq3QerTIPUuYSRZDfqNoGn+GHaPAHZfKdLoKc7qc6ZOU19GBN
zHnCcJcH4QQRoxx0ndqJ3CW0YYfKw87fx1/d2MD6kxun4JcBxS4g4N3KGrm+VNaA9xbpq178VACk
HcovhR3CgX8IG3oSFnvIwQ1wY871LPnn+Aj3uQfvSDzd9GKOQy8qGWmQcpiNkbC6nSqbGmk8t8Y9
E++T78jVmzg/YQzYvQgTgiTH4z8iM38be3r4E0A4fVFxg15PwVoQNkzFSqpV95LDQ3wGyOnA50Xx
5DDKu4YxvZcA7qs96a4IrmQFjIDSmC5HzK/p+FrJ2L9JFBs3kl6JsVZTL4+AuUmBEuEFkVfPl2CI
2usm+Lz5HAh+ZQxmMQJ/zoOUPOhC6cFezIO5k1dzJl+wo9bqUJTv5nIh+zjFiNPt8wxnyzk63uBt
53MfxxC4GUiwS5usPd4p26hvIJf0DQVUOEOUb+iS3DEeMDiUlPkzsgUf+9S2bSbFwTKURHyAJJf5
Z/9pgDvIS3TLejFeItety9pGuTv3iz2YatuVthwbrQXz5qLl74mCKJEMp/G7MUm05c5RYmblvn83
ZRNW8F9YzcivQEpR/cEcrXLjaQm8w5s57NKQFIQDE84I5j/TXEHDknH0+A6QC763d80fxmk3nG3D
+b83cyPiBQM3FcRgyb8nM0DlWY63nZZFjW0pFGQcFtvtovRiXeOnKZX/SlXna7bp51PLSkDYAYyG
qgTNNtUXphDxbEp10p6V+Tzia9+yir+MZ0w2KNVS49cNzFJIHnrUAxSokRWeRDc/Ct+8pWFeevsJ
oo+9pykDEn+NvziqJQ+HcEqYGu1vV9nsh5vtVHpRGUwZk2Kdhxx/955tdsfStv1VC2hYBFOVxtxf
vSlunJ79pvi79FkEhOJy0gvM/F/o/krVM1RS5hukGxUJjkx5dRsGu6K/dpF9owJslkUdoPdj1fJA
QvG2B32uX2AR4ZODuRl8nWKPfn6oAEj1M51gmTz6x1W4V6ocWJ/K62uc4LecBXH1GKQwIQjcrJan
0bl5CO/4tnbQSGkfNYsC2jSB6foJ/YbH8ZyKEAan1/Yzzho3+N5rqPkOQBy+GrvPg6FPV2XoeR3h
wU3LUNfS8HkoVtZSUSRylmoe6D5c4jnZrCLCdAR1D3qiN30uyDrMzZjrL9QnUnI0Y1TruAo9pp6u
FflVdXsEujlZbosd/o53lNuU6TBKPqoWTWZDlX2x4GNn/LSnQVpXEAI/Ydtkr6ZUFjBLyZmh70MY
YGRc/ijNFkw9vS4X2Rx/I8cG0pUBoHYqLxTfEsHiqRKZDeOjPRdY97iaZcaRV32DbCZWssW88GWy
3zedrgJB2vTWXAOSSZttyrknr0+y95pJREfw1gQxrxvNND/nr8VifSgbLfZxVWOuGj7gNqjYf6XW
BA8ZsI8P/rNc21Hg34I6qoBjagOtU5jJ/mfSZdYT1i4UF+Px20DIkIQeVS69alxXYDwMCZCCCP/e
9TKjts99JMghDEUGQ/G/8kNomn7RzhGfdHnLvgirYu5giN4MOrluCHVK7c8H+fUE0j6QBfD+dEAy
vRDFpOP/ZyIdsTOnC7PsiVAOToC+n6XS+3ea+R5G/1AVnsEaefxV1An9Fu9+4E306ROpOg7sKy+c
XPsKiIMCvQsziSvnf4TQg1tYouY1p4UBlzozTkvhcPVoSR+sd3A1d7c2MUwfbiQdROTKy6Iqh71a
y47w7JRUU5JdcehzQE3Fki990mTiItTi4XY3+2ovHfH3SIApsOf7vgH/hdrHioFeyhQKqjmVil7H
lxi+xiWhcikmZTBUjaoGcNXsHKpsCjWEOAjQXtSyWs+DRU4S3QflK/MdefZIcKj7JJ/h0WDqlCQH
+Qd/nmHS28Jxgawy8SD7icrm98JKKcFXDE/l2TF4RAg9hPfYROSROzqscnWTvp1RKk8gNY3EBPXc
ycZfzl0iWkWasFwEPrNUGqpgGU9gjjVNCx1bYyv0GQK3PsB1WEwtU6CzfKYra4HIAkw4w7md0nyV
ldyIxObiykgMeEGsD3FYi1N01f44lD/wNNDj0Ha8+ScQadJWUzVuPECKwLkyrDcbDfmYgxd93qnC
cUKDlQZLIbLzaqUtyc7VfRmzmm4cCUC7ksCKxfe95GRyg0RM2un7us75GyJLbXQGdYVkl7bCwiCa
JSOntDioBdFyaXXWhaqrihiJdyqF2hXSEkDhZISVZjVEKWKV9u9VSC6bjjMqClmE23FKPs2diC7e
cS3KwXSo4sdoMbKhrvlkwXUWV9z7O1QwScl6EeeQGOHpR6ezmT/qpZG2GpPH65+4bbG5oR8pT7cA
lhjzAZNYz0iq9eCZ+UcHs79HHSzqdJwtsmiijP7q+NmZMzS1PXj6zYKAvLVmLAIjdKx1GSsVwgMi
LZccsOL0H/tRIlun0XxDlawkbIvsO0yE54QUdWlTN6RBuixMtQgcFKmp9iJMD5WHeSpjGhEe63Uy
Mn9ym7pLRo7VYGWXE58MFnW9KdOZH7XPLVPYaXbGm39beh4cu5JnNfKVDDsMJ5NoQXbq64srQOiI
EQl399IE/Wzgvr6E92xPLa0MZDASvBE3RfQMc1LKYEFUBM5VRzelhaUXOzhSOcYNM05gHSDVxnuZ
lX0vFZvrCHpn7PtTo3eacWBz5k1AF7Npi2swI/NpubB2bQp7e9bFdNHllHTMHfsyXs4/0j6ZflAj
Ow6g4G6cn6hpjoQDE3/UfM4LZU0lXkXLzvbX2zFaBnY8mC7iP7wDHkj98Wu45IoduOR5/mUM9OGv
fOm33ly/cUhf//KHaAQ/Aji0AXByJinAHdCpzmX/0FsbEXwRf2hTgYyUu1GfWO8vltPedKf8Rh1N
sGN7bnGwCQhivoNKis6DBZHXI3O63qFSfmTf8JwvaLAVHCKWxRuvbDs57f1zO6JrBO+KD7QXsvKh
9VLVkePeoRoBFMSj5fBYM03/sX/9wWcm7NE7wo0lVwBHjoqItSSdGLVw1QhEFiGjXT++vGBQUXTN
EybNf2Vu09HHqv5B4+kIv+yaNWwoJjNn2bIqguSCHRuoXEE9co3HRhPBi/ilIMpE21NCBcy2BDjC
Q7k90Nlr+UZYFpgGhuQqovbYoWVmb92U/c3VIWcPTBDfsjmeoE5Jo9egtGMYaLLeAc79zkYIEapH
kcc/LnQA/5OhH97l+jS6SfLrLE7iG2KnkalYfHY6HnJoCI7/GiKGMSLo9P8DYs9Y7dHyYA4yEGmQ
yTIQ8DCgTbCdk5AucxSyXPepfRtRtH3HzDo5q70sxyzWL+oFW+7AF2bLXQ6qfFVOn3pz/G07INKP
R5ZnUQvrI8+ysbYTo3ZDz77hm7RIayvtS6YlWPBIVqzHRjHExA/zFCZDGBxnFwwIBsFX0V5q5VCf
wdg1C7QGuPGAQwdWubqcSHbBC9UF7JOMvkNwMPNt8ZQJpEf09W1dzB/OA4REiBV9ylziNdW0kdmj
Bk8/cO7ODHfj6JDsqNkBk8Dv+OHw20mC4i7Y4QCZ5//MmV6jf7yBAHj98TOc+M8Jbh+O3NfrAX61
/hW/FTM8lk/WjliOpFcPgGAC+0ORsWAn2bc+N/mEgpOxnRP76wl2ssjQKhPpxsr72R84r9Ru4XBe
T+ZKuMsv/uOh4iggh+9z4vKhJpr6eQnTH/mYKbkhcACxt7FWaQxEjDpfa4ddAPuhCu6OS6MXilOO
JYtFZhJS7mP1CP53829saHpGs7ui5YdaZ8EcIXkoiJ1KOY2hk689Aec5ap0FP+sC0NjPkwOidDvi
tjyH2USPkiG41e4sNUpwQqQjzCqoH4C05+NgBu7nzf67c84Zk0jNNxoaEm9mpN1IZLT6xN5XFa9c
XhLWh6iw3MqWqzBVnXb31H5iKXE3e89cuiFxPAIQnrUjq4PGN2MEELFIPC4UcpGfXJYXY0jXJG7L
B7AM5Z+lwsFUuHEIK25JZDM5sDWJz25YUrjUZNTa3gkvNY0DH6Nb3aATnLa/u+TUHby4gD5fxbRZ
vIWZXAhXgvN2DnHjtKuGD15g7wgnczhl1OM8WGEIgb5ichpTY52JdrgmJTkiXtCq3zkSi+v/cISv
Fyjt69CRwRMSR73QqlVhqcFxF55fDGgibpBTA4x/hcd9JYrP65E3btKPwBVpr0d++eHn/QeNvMa+
p+R+HGgUwpHsuiyiN6vJ7Pn2lwpRZQkc2yLYEjLr4Ovq7lLjTs5dVeukCF/Ra8vmy/YpKovgvWoA
9Gk57NuqCRUuPE7tzVsTdHLucQu77cL1sWCoCZrrKSWYpTFzY3+U6gHxwX4TCSjuYar58myRfqau
ISObDZ+qzrsSPfpeu8ESV44gqzO54vs+QNRaVtHy8ZtKsc9BZp+CepX/98V8FrMfTc8g8+UW/beP
B9AwIvgRA72TAPUYUvb6JuUBRfVUUzusCNZYtfJhHefk+fON861+7k76ySIKetgfVtnYKRKsLpHq
chyiP1n9ls9nFhpAYA32RUDvy/Z8Npx68mqqRqybU5AuB8YN3agIodPUAkzaHBYaH+GRGEdkmAOk
3oTZFcIpCvwuIz9W5fo5CIlOzM3AufBOApo/CBpB6AqkvBSbaTaP7zx3HXnFHO14MBOLGYnbcJnj
fC+u1Dni3A02j/GorX/zGCNBFygRGwVnkyJmVUmdPeKVSI1efR52HDB9bSN21SnxDPhfzkT93Va2
hAS3ekDkq0xdKdnYDmFbhWebBZn4UAVUS53gkOIEu/I/WL0OMD6VDO6EVV/f1EY1lH/vccp2I3Ex
q8XHWUmRX0+jOffu+ax7vHLPtop3MeylS6YOI9Rlfya/E8adKyNAGdErqUasA5bGBrgKkFkCWVaG
oat9BDDmB+yG0lZPzdLY8jsofU1e2q9UWxmgG1zbFQVQHh7boLfws9fwq/JXJi/zne70vTUKgw3N
7T2juzZ6G3dxVKBc551/rrR7ppnVKOdQTxRIXZaUcEZyJJ9Lkds8K/UdA8aJe6QXPnTEuwxapX6A
43iIBOKk4ZCtVn0rDQthQeOaso/DIZs4jN7iUZBLvh+3zJ/2PsD2hcO/Kpwor7N1XwtfPYt68ghy
Dmp1Man3VsyvOwpCl264wgqtpg3ENTLM6XoG46zGYGPaDY/M4LclcsZkNHSWiwmVUW/oQNUt/zHM
hmOXzIuk0zlxbjkeXF1JBTwDV2P7dqZIWvJM5Qy4PKkR7h3vHKu+HYihRDYpIRKiqgR4XeYKapHN
pp4hC5pQIdJjVa7/neuZVLWdb+yzu7hXx9ZxYIJula+il68QTVkuD3ljWPWNPqnBgQ6wX7MzmrLO
u+49U8xjaO389RhkdY2wJsJYmRYxezCJAGLsj/OGyVIF343R0pjluf3ClqE95dcv4oi2HztR/HHQ
lOR6OYtiwQoUBZ4Q6VE+DkV6ss4QgLqUysE1fF0KDl41l4kB/5/k5ei2IwuT3cQS01495PpA2q9k
4Q68k6fJeyOrRlSyi9pjbiv37a96xg16lOF9BWfvuESo7nuEw5bBs108WftQ3kDyQq2kMiRWzv9r
ZE3S4q0BMrzCCUdjYkytbwb8a7xOTE3e4m4IWCFRpY8t+V2DPmpo6hynbKURe4NpHmrzTgQELl6a
MU/PmjE+5WxyhaGhlVlwTt57cX4z7DDZhCOMimx9A/SUnigLq7oxhwOotUOw0fcfeudymRa+A6uL
pFfYMP0ou0O/qknL2oABVY+aZ2LGNpFpITla+T/Xh7dWt41qG8rM1PfpRSTgA0gLaHu6zltxf+lO
N+py5lmK7pL/LyNlNIaHSucnNXfxA/G7+yb7Uxc86elQpAVj7JLNSSvWdqhoSXHoX6lI4lFG+l26
lxESZvg2VFedH+WTRdpUsfKDd3B2X80qzXgTu14/xo5HZ44nH4PLuoViUsLXNk63jbobZL3cp7ep
OeMtg/ztkNyL9MSB5CnYA26ZUMZpWfhyR6rH+YTtK/Gna3U5Y+ogbXn2YINi34pAC5wweAaWlAM2
LA0hASRKAn0tFC+rLeX1nkjb7WMB+hV+TWjdurPe1KVVXV2G9pnOfaE2hl64ca/UvWWkt6LdAYfb
detnepsHDN6fiiqONWaxaCU8sgLDeHhsQllar/ozWEVp9ZpI9sekM19rcrvcxNgsDzG3MoBWnidx
Jn+Ca5E9s2HhKFEmDHwjvUtSyglj6AJm31JhxBozjNouIw3aVn901fo+oAdCQLEL3Pkuwye/RHwI
gKg2ZY4p21UcYTJBnFroO5KluiEFq6OY3YlATBrxaN6donv+33gg3ifWehE00CMSjoFJqhTIiNvX
LOX7aQQavbLwTTxCW6TjskDNbP3rPyvV7SX/5cgrisNYCPXFIKflHFgyuttq+l2ZBX55tTC1LuFg
a7/GH0dPGQTXmRoBjCCEfe6T9pqASuLHcHdogJlvJCtOn34nSjLRsUwDmO7VsRbF5A56FTQAtnTZ
8Je/vwWWjB5qjkpnmqaQ/iNHxSC23mVr2J1axjn6H4UUWddVRVf+TVOou3ghvPHLg5ZuaFH6RDGY
GlCrprqIFOpEEqrYHMFuG/nvBToj9xUVWrq3ex9U9dc8WKedAPSU0Pp1MBnWnUxU6G271Z4Jw/YM
LBUdyJ61S4bemVa/U8UulKYtJtZ2BSiQZXy5/ij7ie5OFDym822oVzJhPXTbNOEL45Efh4pYn5jI
Vg6tq0U+oKTH9tQ81aXFweIzFcTUiokNk8+zRaSOArGccouKbiY/ttttA+7h9JAYzEwycas4h0A5
kfjOBwAz0wKTx7NHfg7ODKwnBkxIZkKhbrfHxV7CAYfl0EEfjOOOTXw4kzyMlQbm0XjhJKXoxKvh
tloBmnHEvWJLDwPQdvkEkSM15dxNJK7IAAlAK4evHXTTakLWxEXCy85u7QQCkbSb3NRAP/ypXrrw
GxDWjeYYuquqaAhWj5QS6E1bNBxOJdVbAL68hHDurkc20mjuNtnv8owk87naaRd47RbUdEN147N6
Q0rwQuXhCX3fIM1iCB7dtn2xAB09H6GYfDgDuRMpdthBn3TRh0iGQmp5wG6cV86pOoDspBjTrhFX
Yzs6mWOgJhzvCRvQikm3ouuQUtTKKSa1UpJrNyvrnguINVdzK+0h39od9pJPFweA4k3ASlM3z5bI
g4n1KGtjUWqHb7Is4KYS7+JtIsyCBtEnY17UDrcLSiqghJ8MrFaY6kTPLee+fJzorTkqXl6qcSJc
orj8CrVYNvFSQRgt6cewa4w0cGrLx6nO0NTM47kRIQVfnGoqJPcV+InAAg/1CfXkgXSx68v6kjPt
FrmTHu2HE82KYBafmQ6el9ELy+Tmvjp/fNzvucJNr+xSKrfkg80onsOueDGqExDGz6qYi1/3wdY9
SxtRTOVPck8ho+KpNLKWjFbGrVZEKFNQXkt5EptjBZxHugTfmjK7gBct7s8xmH6UJOV5tMh58M+M
y57baZytjjSKUGRd4VZz8SCE7nfANMveDIrlwEtUfUSxKlc1a6TWGSD7IAi+9gjT+P2I74WeqbLE
Z6YR+mdHsQT598Usu3ttd0jSJ8xyKwkCTBP792s+l5SbDhqabpBIEWW8C4E75JjHACY2t+NZUa9l
YWqAFrHtZ7Dh8I6YOMMnz6Vi70rQvS5QT+LEgkfC2AZu3p0qYY9crK1oaT3b2SmlZzyx816MtpAB
f62sSDW/7JqUa2yhaIvDLO+XUafBdrU8Le9v31G5/C4TVhPc0ye09X1BuIpk1Hq/v9omXhPMvpCk
2zjwoaFQ5e29W5jMvnovUl+6/xHprS3KNjTe5xrPR6h1hXftEBM0AaDqfZhZx4u88Q4W1qTlbnml
vOLEpLJObrm2nvcGORSKpc0OvYJuEj0/Wa9fNBh6M/v3rFEWwatq9utcZaKWwXxoLvIUNLWciYjO
txSTjLtWQd/4wv94JRcwuREG4/4VVoTZXkiup1MjZq3D4ABUOnuyPQP5/1cMxrUxWwGLHd/+TV/8
XG67ZpFg/I8T7zindolMlt+4+/9ESH4o4SHa225GI4JhbmGKlcsMOPTBDO+JNnwMhrFIegpmk1De
3w833HKiQ+l6lBD4CTMzN50KnQlIF1QryGm2OOKsr4dLp+8PRJq4FNFFeGnaOcObVSJ/m7HoG/z6
eWVIkEhhXHLgPpgHgKp3XqOpT5LJv2SwolcUoLtsqIk7r2p9iDno5Iy/yn+8klKF55M2yHzZapQx
edwb/x+K3DnMe4jYf7AImtnRUPE07mkfDl2IvDWgYkGEvweW2dVdkzkzQg4qJSlTLj9weE1/4QQM
TheCV3nR8X/uJzC10UrHB+vQi3I0sEor36S/25FF9t0ZnJRjLCaXxUwT0xVKqJbn5RE3pYuf3S9J
YBgtJBGBDYD7rINZ1v/WaUoPLea5Tk46/YzJiQUghF0UTOly1VhEP2j6mbl+7Nq47Q6kk+Fga9VP
UY3bmTHcpCl3xcIntZon3HuHv1DHb6nzlGlrXoCKAvuHLg+EyDGYXcfvb8eyrJWWuG8vhYFXixcZ
kpl3+1ZwXA0sO48sYQdnFFSzz3byXuQAaqnfcTxEiwtxEsdABOuQhLLSXweNsew1qmTTIlhdOO8x
AfNrdKSl+R62N/nCujPKN89Py11EUVxw54zRua5Bzyb9gmBShFmeggU8kdRpmBt57HvoW5O96kq1
ZwnyzxrGPWy/jHA7WmqV8JS92E+PR4fo/v5iikR4Ld5dFrLWG6x00mGRD2PX+ZXBWUcG3l/b/JTf
2axMfY0jUt/YfrZZgssan0sSdyV+p9+S5CaeuG347f8LLwJgsK5YfQBMS4LR+hAXwalxNmhiwTBF
/eIRvVB54kPn2y0BXOXjydMTgmFTW2WxkDMRKMvO6hB7SGWUPXscuf3ouemRG6NclWjHR8APPzM8
UDTpvhBhv8ztNAwLW3emqy+HHvuOC8dFvW6yj4vgeNtWycVpdGp/i5SFqNjD2T+Jb6lMS5DnD/8e
8d/dg+CAD535OazC1Nv9piOS/ltlccVBaFdbRnYIfIKrPsJmF6q/y6lUjxuseFsNjnvi6JDUiZKr
hcxJAUbGBNLFFp80fBb5IqU5ookSZb/uanw3tq77Q/C9Opyl7G8k8PA05S8pL4grCB3vzqD8vzja
Aw7dZdDDUtAfAYciCUzD+FfW3DB0Ibq6JwT/xCdnxIcH3BCd0q40a51L/LlYTrd+sJB2xOf0LHsD
Ga6+CsNyTIcSta9Ct/YEMHHHMeS7QIq/zhLooYy58UNQJY+1WfmwBG2FpQ7YgkWnJaVvheKd9/I7
ajQ23kpOwHFKOCrAT51CUlSOmmIIoTRORbORRWLOnbAn+NA63gxtGsykUjL6MxoaG4+iaxo3xFoN
Hmxn2nT2uFPtwsNaJX4wb+Vvc+h9VF2v5lnRiENKU63GQvOZkMuKphx6B7HYghd/O7W94EfBepbq
t5zN5zemM0yleo3JsuSaiQHT3/ntKD1dhn1SD5QiIW0q13RlvPxDMYLgeLoSV6LjNfFuxKZWBR0Q
MbBTy45yr5oUPHxmVcLAyBJ54mVky7i1pmLgH1yfloqIDAkkwtMzmPyu0Nd8dET7JI+yF3YUQVmI
PJuBKWwJ0qExDaU4gpyOZHzd4nk6P5d9YecIumsjhhC9nYNZm+oUqQeWQm/JLF1K5PTF/niDqTsq
ONnBjO5q4OOfA7kgPK9M4aqLhLtmQcQ+7DpKU/+ij2TwvgIpprFBTEki6Av9SiItldoCvJzs1izt
v9b4yltC2D3kEBKJhXqaIHxJ4HNMmXPPuE5NQKBLVCNq2N65bY9kbtXn/hydwmDWWcr+pVMREgsJ
xG2fzWlNM8/RhEk1IB4NXPOHD8WijR91+/MOGrYh9M82w1lSwCz1eVQTN9FoPgg6F80kG4bQV6kn
yNPy+V9I01tDZPk6EVKaYP1Q3OK2FqpMxUWZ3NfvHEzUsOiZJ8FAWpWaEGwiALS2okt4qIeni5Xe
h5FNMHrIOBxa4xCKb2CkVACaWg3aoMn3TuHiV+9mZo3Qx9JASZvS4/ooXpp2HbdvYra2DGZC/yQZ
Cb+cl1QpPHY9Sk2cAS6bimJpamW4tG0PD0EeHrZHGRzOKLGJyDVxyGK4H20eT6SOJaPxOGZish97
/Xv7MP+DRPhT+kjdxq8xP5iyuM6PG4giP6Iq4zV+OlS4h5dpNLUrc804n7ba5gLYRzGk2eFhsn+u
TJebHXxxcoiH8MKSYT888Tsw/W5qaUoJJWXN0RwCRHWeWIzEcbfjsnNWzykD/pGfN83xmUYHHQnT
24Ssje1iOxCF+1Jd6e4+yXdqWgyAXkeELmtD46hebIpElvALOfnEI8CVqnnjG/k2jsgG10bnVLun
bcMx9SS62lk1twFCU3AkLHzEZTW8rIvl7QoyUeqaHKhP1LiVvhNEKAQc2qzjdAOgiOSPyO/lbDjt
oTG0Qg8NS7DIoXUS55/kp3WUs5lJ79+Q+Pf3pYt9Bnbg+fsZnzYx823fAv4w23uyZrqW3d+TyMOw
5RgmkrttfMgXlQbY/zlp1ZtaX8au58xFUAtD9QtTvco1a29pB/3HzoYUxaEnEK4zTEZjtaJmZ3+m
v6KuwPvEKEJmuol6PpFNATxmBb/MEFOuQ54OjOg/I4jfetALGTOP2N5/UQNM8GGvl9Qd6BPkxcLM
mmHt/ZWH6RaD+ICKjY9P87TCKzzoDxKLxdnKJLA8Lz7PhNgRBTCqSARTkA+2b6qjyczSD33lche+
t13PHJ5SMmTRK9cj1DKg0Mb9PmWzcPPuKBVYIARKBI4v+r3fz5sOdjBceFGdjAD2av7olFv3hBY2
bOREEGLkPtEs0zGxLAZnENOoWXZWJ9Z9w31gYiFeayh5AhzskUgy6MsMT9EHLjFD75UgVasD4slp
7TbMDt1apoIjLBWSBVgD1+XMW+1MY6XvY5CGupKFqy8LnWjrUyC6KfdxwCXwy3uNfIL8kZzgDBvc
Gn8W37JENhQ9U+xhYGe1IVyY0rr7tUQs8gvtEjyvHo9SWtlArQdyRRc7TQlzAlX/zIdoeT8FMPsR
uAqXuvSoDisHSB3cGLS+03++H6FjiIx255anNcBO4t1EARYkO78uT9u0+rnvMtvw08B9BIK3WuGd
SBwgl8UqZ/70LN6RsoKXclI+nzGS3Ma5XQ4WNS/pvutkvyPnp5GrLjsPjL6kuCAxPL17tluRE8Ox
bYFI9NIX9nTjWn533km67+hSaJW5OH9lcdaj2Uy0l78oqgu4sUnJIOOmbma9j7EobqOvgEqaHuMb
X5X1sEbr7/LSTu6K8eNDmWbGYX8+YJtQsY3kPeMZls/Mxr8JFGpJbuhITXs7mSIR2qmc4XXQNFWD
JRSuu7WCvro2DnDWwpQKLfrCUWMKPsg6xsOAuoRNJwsP11GI4kDUei2d+G/hafkwSt4YtQYepkdI
ajExzqTfiXzK3JsqVEeERrbYHSOdtzWCGnxDs4Gh1JFZf6ABpveyiNug4QYhcoY/faJhrl0H+VmC
vPyVAKVKIxRCK24FVuwQSFfA56Y/VI2uDcVitWAa2fqctTocuA1IKB8ivxcZyTy0LbL2ZqG/acip
bdJ43UGmOffbKQCjQKtR7b1kBYo98pXyk91ng4b2tqRXRBrATSiXzaYP2dSm+BYfudondwQur2kj
RD4K/ImLfNGuzsNium9mJJdtRC1y93auQlOQZuvJuXsB/p7ZPuoWSrAdv3lRoY/thSgCoWhTc7cm
owrlwk8MWeARE7D1bZWN74jal3Ch/LAtDT+LHtqo8HSCLRMy5rt7SSvqF61mCMQ8rWzrX4K1Mnkh
tJYREgQ9PgSZolnYqTNwuJrRfUYKK6IbOBWCdeSUwOVxM7KIhj9ScT35SwWD/jZc9kbZ8hxG3PIi
e2/rF98iAmZn8d/LHMuvE7XCW/VJ8Cr3KIsytHQK7ideIUNsuKYq3YbzR0CvzbTXb1rzehL8VvK/
32xedmP6SCBq46eyFQ+7AcVBtyYu8yIQo0BGwxgxpk1Y/iDgO1sfhIdpBEi8+42qPJ+TZMAC3lEI
vM5mImi1MO0QxtcKk0kOQIiNcDC35LSLNoY/IY0gGxssZD32GVlsJHgtVroAIBRX18ROjsfb0v7K
X+R4ez5ZlO5jNRN6qHkb8Oo1wXd+eQ3eLYpEvz2WtUTDAEExoAXFiBmcRLApMRlvEaVsNpCYbcuR
27W+FCPL2Db6GVCbpimtYKckmZFaZFpklFqnrKp1ric1YZ/946+rPuI53dyYGNEFjjZZ4PXyLZqj
1xdD/3H0RWIMNr11prMli+wf3BNbB6sf9MVzKXcBkz2y0YOAgtQ1j3aunTrZlPodnzQPH3MEjJBV
R7p5odftVGGnewXZLkvaM0W2VLQwOEB49TiF5GsuWHtP4JvDhqUNIt+VjOpKPh3yA402suMH5o4B
yHJPNiZ8xq5bvT5ke2UcivaUI1jvpv6RyG5im1BPW2lTj9wy8ke5EcpDbgIYJ2RSxF67hxWzB+0a
17MHx9D91Vhklm6iA2ZAkERXrI87e++zuN2KQD8oSOmrfF6lT5pcPo8WnfyhADsct7Q7XPBtDbw/
CyJpmI8bpz6u2cezvivtVlozKx5XiebuwUmE9tXPkk2H45g1/OEV8Tu+ciHKvDH1eZLqi10eHzHY
yQf6xjt9ajfU/DWwkCDrOmV3/0let3lDeEimppog5Lz8yStJMBpTVGAXc19AEea4r2fGChcekB2r
ksTiPpR5hmpHcVklLPLJOkNL1rHCXStOeKS5vboOmQCIc+ame6wkPrCg0jjJsU05Ud3Lu038Mnaa
zkNYJI+xz2eGWZh+YUJ6LKIYvQpu/7xnS+GcpjP6MOj9DuFsmZ8JBF5Eb7rf7nCpvL+nJJ1AeJGn
2rlM1jaCPve4zNfrhwHkWpX9rQIn+OUwMoKN1WiOstdzKAXCM9NfBEhnNSYbySMI5vh1oV/2vbiU
mF6LSwVqOZ0QiqijLRkREftduFc+mAnuWfzgYT/XHW+KUJWdZAg1PSOenHnLLdZJWkFd4OoSxXSc
4qm6+lp21+TAWb+xsAwCGw1BLoSP/7lv098MBEWtmbOJOf6mTDtYFP/+QenctiXYnkyOlOijCv9t
sERMukl3JrM6i8v7A2iAtlX+3RU/HJC67iQOslI7jPv5H1NVb2JsOA5PFj28eBqZT3Z7f/r4arGT
3aelDLLT+OsnMqLGRMpnqyhx8EnR+gLJx75uWmjJQN6uArnL0j2GWMKrkLU0PLQ40Iium7Hr5WVa
IKtUTOqvzE0J85RgCFvhFm8UQrwOCkh6ccGc08mcGoxNCmrRxIcZJX4KeaIF2XwiIVHeVejjEj9X
D1/fvvM48ZQ8yRQkja2FOwrEkGtr3l7Nwn2sKB776vJoMrCkIYmOiwzCTEVjpY8FEmNrvUg3ZBbI
Gi9Qoot21/dubYDaKzqXaBAAni6r/2njxAwo7GdAI5DIl+Wy76G5Jzxs4OqznNHs7yIgJ2y+H8+q
z8Nq1OZ3M/6IwK78VSd93sW1BTC+dWPbXRXP+plWgW/PvZQZJ6gUhBJeDS3g2jhuMLHABrWxYj4F
TX1G+bwwZSLUCL84pFSuzVNGrXvvghcEQlRC2Kgp8xBUlsWAM63u7iADbjCSJLmFXdoxhVhqin30
JNsTMcK3uvvltm7I9rXoRCG5ASLNL344DTdLdUSyui607Gm85HYM+6PkTbtZJdmehz0Es/02TDLr
z9qJBrj7QRL66jVcJXtvzzyWfp6d+yhEWRnyulW5YK6cPfRlaeuCSlh12bLocj5CVUthESfAgu93
TW6au/7FHyxM2LMhTp0gHIEyh8jeChf8ivoOUNpqtWY8wy7nGMHJ7rc2qjrxhmGY2Plhl2iMTu25
+AFbZAd/AXS1RejQrxhayLqIo1lVVFZ59QdATKZtMBrY6maBzdT9oZ+rHQWJOau4sqMZ6UHPB/dH
KZt949ovebYuFBucuA9zOil55lP3IiM4VThnILirtUMQkv5JnMETKJsKafkK8iG+URY24nW+EN2o
7hTmsnSeMa/3fzjk99wIOsdXBzZzAdM+d5MdfCD4Ugt2GDhjlIVyprLFB+NW513gcoZhficxv7Pw
Ud7HNoRWCS5+jCsa0M07mGYEnu1U+5SeQqrYtfCWRZ5fcGjbwWeWjMgWoQNe50s+pf4YCQgbI+1h
8PKivvluvh9iXWH8rtB4W6+7G20NGmzsp/hxBDOKhqrSdqByafaimUKEU2cRwlV8GLAm4oz51yMR
cdroVhE9WlAoHOyIHGy0Zm67Pqs3mGV0Jx8SI0otleJdWQiYm0STzC/i2MGmNdDMpHIei2R3cXZg
GQz+WXbVW8etdolwwIhPzEqeqQjnuGJRsdVp2kwkm2wYRPMkx7Z3WAQS8Rbni+SrtLR2/VzJD/TN
iR9LF/PN7LvPCXQZmzPDmzLvvdQ8n8/WubJyaSjpgMswVWmSs+pJSP7tXzBHmJU0AbJbG77m7IZG
F+ww8vzOhqaXbgv1Chk7ia3n5HxTX/pRS2wcNZDMxLPw2HCsd7tz9ryhIK+7WOj6klNlBGuTqvsp
VJ4OIKPx0jaJgHXQ/1R9RVNAkBo6UIdPxsuHfzUFdm1rIpeNYSNGLq+Au/I1wbCK2E2kcGe23HEc
R9azJiEpEbLE/asCgNe1q4kiET7ObQc0FrKrSU6UFXY+TDzUHOF99CyrWQlgAHSApqjT3fq/ptHC
/2cR0mCyTn4FfgFv3P6do/w+OoFcSvI2Q4LSwco/XbTKvbwvya9XbJ8vgJToopLHdabfWKxji/0a
98vZ53Xat+CqsrkymrZPMN/941K1eK8eQWTYPYz+9v7VsZhEavvn4vFn4cGeyOFK8Bj8yMINz1sZ
gH3CZ72SV4r0X2iL/PDsf10s+SgkVus3G4ixH7rvee0nQ+OCTp0ekww3iJVzT4BgBDRidEzwQCug
z7UrXV1kc721YMrN8XfNqaJ9e/VJC9p4rVbpCyEfGzSdX6OSQE21RD2BBQq0MvKG257KxQ6wYksD
iCBDo83+w1PL1yD+8h+5ia7GXeR/Mx0BUlLnCztp+KEe+xddbmktbjnQWI0InVr1J6TgRQR/BK+q
FEOPYM9/WS7Gqlsc7qXHwd93w7ed/aZQhfZ0a0d5ey8IJjhxNG4VEBJRtDhvNqnlzF2Zq+0qgjyo
XypaUyHarcce+19njewBTArvqi597jiwArUQLFRGjcYpBFBCZdLyimGkfF1VlGkTRBjXloluHg4M
4v18Z7obcOGuGZmF6NiB6GYdhLZf0y9O1LkrIyZELfHJFsu1sCg82D2ffS1V9I79W/0d04SfC0lO
N4mNhaXGDDEFxNUGK/NbKBEWrsN/PtfxwnReNwDAPmbFmX0vzwsIjJaPJJt1Hj8j88jfD0mqyHC1
WOplIS3lnLejpK6Jztrx11ADVU+Gks4K9N/VNpiLJk0j6leD/twNClRHLRP+g0bflJTtBoyz+DaB
C0B5q8k3WPcRQUXW9wEWuPW983b+eIIF9UAl17NDmpohS0Q+9aAIFhqt+od0cz3uoWkAuJcso+jR
t2ep+JdfC6egLO4uc8NOyHAzBb+2zJrR2bO2onq72tAXhcyOG6kjNKLQePObrqHmUabtO2VCzJLl
t5DffH+sB2R5yJAysnyVbwjUU6GMq13MjvtsDMUar1r+wCPSj6QICRD7aF1Vz3sDHjsxFFOyvnQa
J2aTPAzdW5ceQkG6EhZNJpZR0n+s1fj66wgqGpWo/Df2sgHtyiGmXIMCqxFD+PrX5WrdmBtO3FYQ
dAwacL7TZ6uWlXVQHGYmQ4Lz6hnTUOMqoxXr0rLlLiNCXUyW5WydlvuDl6PqHPVNwTIp9BNTWuet
N5TRs/GQNmtQsrZ4kNbbrFw+3bYDtYXKEFdeWCvuIjkf1xglPu9dOoDaYkf3WbBtvID43Sgnj2T3
27FCCmMN8INVatFgtN2vGCgzNqQkZoR3cNERp5KUj1Fa90a63h8/wWP8C72Ybtsp2JWHZgnY75X7
N1KZ6occimzZ+o2Dx/YFefDnOUlRBXS0YyjRh/G3FqMdr1HhUDoWjPDA06L9an6fFFsIC09Yyxbk
F6Kw5gGL/rDHxVrqDUWUPshyFtENZZCi5ghqecuf4ns2VzkiD+DY/ZYCzQ4ASE42FXmlak+iCHrO
OX9vGtSss+sVdr7o/J4fe8cjz/0IJyPa1gDUua4eitogLIjxs0KFKgfrpgqqnzvflb82Ht5oi6wi
rwoa11fmsVD+AgmBWC2vngHZh8JV4lFpJGf+ShID2usuDbb8Nt7o17msvi4cpHHpi7A4CWANzDo/
hKUhknWBLhVcxq3SUiXKU8edq1Fq2r2wIib4EUretMugpBuHlb/RltZdfHgpG5xawDV7we7PYMGV
iNIk62nykR0jU4wjUvbQZUVs8B3gBpFOsMF2vmVLZl/oHM9ustAivJlrjmVyUA7bRsS4a5OnurLW
duEppv3YcGcRYdYKeRhwbSqmMvEusDsQtsz8kBNKGFQqztqxQbRLx0+nSigtLAAm8f7gptmz4dtH
hLJziemiUPxb7J9yU1Yx/YkBh6kDoO1S5r4iHxsRSv70byoKTtxgYgDYc1uTpYAgMDlTnMAluzFT
UE/7GC/AtzFL37QE1PdUmJB0bIYcEwsqnXei3T9gtt5WHA2ILcAoQ0fJemz2QbvBjCdEzRQCVAJT
XjLoacNoqw8vZJbTVxmY+wGLq+fIonH8yH+XYM1m1Xq14j5gMPkSx3PbKde5KYSNXqOX3ntuT2H3
Cfrk9zashTdO9oGh8q2HI9y/Vd87pkAYpkOkJyLpGC1+QaCMLjd+1THV0DRMxzbcMp/02ftYE2Xw
w1zwSCve/dHccwL9Qf4GuUK04ABfD+xFva0/ZcDsjOBOYrkZKQoXno3pSd/vVWIxuftVxLBHqHSr
WNYfzcJGfzl0IJJiwTcpAveWFglC2+AZYxcQ62AtO5IlkZgBZGYfpf9DHoEZqGOh0od4gjYdzM4U
N/HqQODJlV8BEnx2Z58DaKpUGTgd4oK10LU2rlvkGjfnz31hCNRSZIHFVUBzckHf0MeAhqPjs8l0
AwzXuiDf9ikZZQw08NQGfsTKe6ii2+J+1bDYOxMlJhea5oTqnV3pZTsdIQHBToFXcMn63kmEP145
4IdT/nFEV5b4FsxgTpG9Spof3slFJfDWh9HnkQ6pDLcxUnfn90rbgx2/947GQQX2c79fPNNkxQu/
NNrPvHdxCrE0GvHj3XOO1SYgHDkyLI+Qt8BBxRov5U8AkR9L6nrl3fGEOdhsl6TbO86ZtxzEgoma
pbfWLYBJo5Gp6UhjPDVpPNyVS+M7248+TG3WTtXkANGGfJeyzsc2xtGtrPGu752UHlplKyFOEUpf
l8Z7PwLxva7P+xa7yTkK5ivUQ7Q9iYSLYrd2UeVMb0GiHfxzbFzQMNWTLeEyfRIHvHO6jRt1o0Pr
ySLbd0Kq/P3LIFU9ag44hYJsTm4pfX7K4pF8O/5d1SSqISRQ480tG6NfM5b9IX3ps4gdHXuSnafN
TK16WAqpNznOnuG1HP99y1g2m7oa24HeT4mPrCkmLPZ8gXJZnPw0ER+ye4KtpQDWWBLbPpCPuF0z
24VHl/2JnpKw2y2ZP15dxztAcvS4iG6k4v55li50bJs0UjFrLxz5z+XBeTI5wc7wJ+NE6eCAx3Mh
MWNeQK2j0pJYdwwb2oq2RYF1PgzEYKjlD0K4lrXVCo9Uk9Z3oqa8rM6LMQwJYLDHeC4Qcwvh5NvS
GzQvgSlL5UPeLVfnxWLwYZtgEf+k/z6wOqPpDX/hrMHFcKfvPhMlfHHYcjXbuZ044Uj4yI0GdoRE
MgnXeqN+tslnAjt3Y0rFKkwdzbc3OsJg7r8lM01dpQPa8b2OyLpSuQ67KAxTfqcX1XKARJVT8sfp
7rBZgMFW61orjAPynm3M8YaAkVbHpTUjQ9DXuYxqJUiBYFTOKsJwTc5BBcGhz0m0CWfSnB4Op2TH
gD3qYWsLz0OWckDQm+vi+KAH1Rc5G5xbt7x6yDCH2v2yDjEzZq4L/DaV6U1uat2TdRLIng6xwGNE
egAvHGhhssjntnmOHz+3iD+yI0dQnsJV3R6UZfbYy4yrkPus/PY7vcbs2E/5NAz/ZoZ2+k3jxlD2
9GwKNbcIrSIStdcgSHgybePu2yL6Wxmmc594kteivQu/WZsJbSqoud7HDPTQ8MuGi401/A7CwN7l
9zXELKrUejKVG/wGdACfOqBYVdAD9XdiHZ/UsujItZo2rar0Xc9i49OaY/tidU85FEH8ZrY3H4d+
zFzNfrIYujznsoJmv6U/7O1S+ODS0AD8Kmus6ZN2ou6moeZcKYv/ozbmpumRGuzeZWuk+T/LtLoA
w5++WC+bzftrT+fddWRnFgWRo1ylj++LCcaUhSWFUZCFITKHzg50qUsvv7QsdrltHVehYcH4jCYG
5oydtyHb9hXkw0x++6sVq9oC9ehKBmkpgz+uGy+N6Yf2DorStGYpuTTN0RSdfXji7ldsR3PSDNVd
je4XAQhFx2qPRyqdsBPu51Haq1b+ZayaywRHxjdxFXylglgcruadziSNGixZC3/4Jz5BExoe3Zc8
xp170k5ZV/dUqQksq+QkLXuzVNA9gocpAadkJQqCvOTUgeLXmb62G41FXagJuN9ycxs83eDp+WMW
bo/iJI22NARcwkxvUghsMDnYgQJeNvUIE0a4Wq0dnbH33ZjMYVOmHXMvJ7yhAr+NPkh/bDHjZc5z
9Fxy6RBhrljRIpxz9DGoH0c1PkaXnj5NHk8WWFKSEyp9wGX4lR98n9F3E6Lm1iklWOJpMFLrazGi
FWNyTjMC4bw/4ECTIRE6tw1GOAKodt9fZXIJ4RYUWaFSq2t1AKRiekgThELVhpCyuOhG8Y8UXAZ2
PEkT2zgSw6IWMB/QamAzhZcNlEuZKixTUIyOcEoGorf/F+b2zJbrm57Jyk1va+FsPXuRSnyJDg9O
G3sTPI6iRqbPHb236dAjLJcITIaSIC88/2ncSCzliHzpn0hQsoWfLcIa3EWdNQk7qgKP67PLFrri
zX7LdPcCc6qiMkgAXHVOmqhkatFsZjnUQg1+egSRq6TAaHj6HaNzXAxr3tE/1F63ReALAW8LO73c
OXrZXeU1Sh8F38XdTYTiM5xwebTr7n8WD1mTsKsoL4PkdRduJP9pw72+rAOMy1KIiGiRA/+P5pKV
iBoWyax09VMPCJfUAIUw3PJKxbGG0LGDJ1sFkUhnFE8s1aBYhzJIFpMJGUQk40l3/92hQ6vrry8i
SeFcWEn9O2ofytIcQwHo2ViUQ9i6kTJMnSLVWOgPOWcRyyoIWAF+l0h15xWZNpm9oXSs4VK0Z7Hn
E3L0iklhhXHJaV0NsFsI+jwNg/fYUjX1NpS59vnmlvoG/WqjUg4ws3eq5Ep792SOKdiXd+AV/N2S
LYsfDwnrf+JYR60rUWH412RwaEWn3hbxuSTZP0b0Dd1rtswuXxLPDI5Gt7AvZRSRpdRH1SSragkc
9F6FrZfYDK/SLOMNZkJcj0YgDbeUDxQnBQcfj8K/61+g4GnEcRavFHNubKrdAzG9OLjpVK+n04xp
IHGt+ZGWtQhnOGS5pQosfxdGQZPZcr2StAYvYSqRVOdAd7Nd6Rz2fGUAA41XQwzx1C8kyOAfoEzc
Rfgk5NFn4V022VeiY81glZZ0GLjL/NryyoV9xSUEnQb9ZFVyvExcJYCwxYEd0nWuBVtT7VheoneY
YXMNXOpkjHcM67lxnglN1zgNStzufP8S+rXjRhEFkHPFDWQbCN36j4pIm7w5dIaNu9qDSPQOTlDi
lVR4q3YQG1b3ISdADIVdVjHd0e5vj2RrAXBis5LRoAjPJ85omS0R+1BfnRIPkPPt9wTOaoP+Ecql
2HMDfvcJVjMgReHH2+rNQHaZt09QWwbQWZv6YNxG5aYHg/6y9+PBrq8lEzW5GXfDoTfm9gORAvE0
d6/8EnbjcYz6t2s1zVgxn33cM0ORYvHQPGetn+/3fCshNICcqHO3x2EJNVFpFIUXeh1tvNOT2kV0
ueyKDCzxo/uhZgwstqVg3XGDOGJ+pYoNOCQoTehwebwk+OQphV0LeiZz4anwZw40Pb8o8kc7qrk3
Y1W+osiWsAXGKxT/7eZP6my+ImrUB8TqTSt/8FFIlUcrMCEmeliu/6zopZshdQzRvomBox6TyhF0
JzQi/qHZnp2dbOj1TyTzZYTQhGktDQv7wUZmH63j3fjjAUMV+Gvd1NIOiqDiWTUfullqhYT1bdP0
jDWNM1UxgkQ6O9Y1p17uMByjGYDKjRRPQxDUAxp2papJuXOZt2m80SYnTq7hdsO2LvcfQNTp+/Tz
5OUHHwEvCw+JuoM3JVcN2VTGgNtFVV884nSJEGGd8LFtIHIpXbPxI6cmssFdgwmHlk7rFitDGEx7
dTKtOoV5elAz+HTO9n26X8BWgF36TEZM969Vhfel6PeZXjbCOttvZm3zb8KO+xjWNuwyD0sCL6c7
4vFuqvAZV8tXSNTavfwmjHTYG8iTX3aaA1nSKnWyqaK8CVVy2TvSIb53GXQG1j8Jd0Rfb8OxmDRk
6JBcAk7EojbliSJ1j7uZQ66YByuxTG8TSZ/L7kl+zMLyZY4h2qPZc1m+leAx0b5B7qh4aKoVcRA7
JBTH+M7W1gcOnvK/rrleH+Emm+Q+Ty/wItfHiAa63f+cqkwO9hzvimihiw51Eqlq/7qpz9TQ1vEu
836jgQGfotQU/SOE69EE+ve95b/fhoz5OaXJfnvNNek2aYzWzemliatRGazSJvshnGuhowas1Mkg
Qz5QuHSL8x+SOBXbLH41ZIapjW3GyQ/Ok+ejLgfPXD8TWi5o1UKAiwGpqwthfPevo1nFgzo9zev/
WPaEntMauPOPoJIK+lUsS5JWEf9S9uplkcldLlRJXmxQnc0sLZorHadwcC4DjcZu/64BiIyGqiJ0
cU2xpd25fJGlkWfvAmSUHLF04R4hwNGwKDfllwf9rR3uQs8kB9pkWcZfcgt0G/e9Eys78Ns/29IM
UtF5dTWg9IkxHo1HU9TfHs+3I3QYnLXsmrU+gdinptaOs9Ll8hqkhdh91A3M6mtm7LmM+R3my+QM
bT4Ia2QEWzp2YuYcBj6aSCLuId9W2ch5yvDhSS7FsAjC0QT6vBmZEDVkJEfrG7V8Xy+SHmWFMYSK
wTLpry4eOyVjb54rWzkRHWC1NoNdOUzfv4G5MBlxttNa76Xi5X6iyXsl4+cQ+N42winhHMFD3V/h
86B89UJe3KZcnLbbHA5FeHRBaMESUeb3Pb+AsWTbY+cBE6OzC+X+A5isNd66dppOJ/trE+vbatuC
lhs+/wLQOYzZgvUxuyyy47DVT2dk1NGBKXwLK4b6ezsRrepMv6Vbv0/jwD3lIs6kzAfSP5UWsGE5
ofmjgrdUkTBAklxxXhVnFlmoumdyCkkEVlK7knHorAtJ8EaeVw1nEADCBTP2QlfJSy95SLL9/WDK
uCHitAnQ6KXUzQku2qdkyc7SzRcsixGvk38dFMGK8DpnmoYS40rA9VPouvwsCju2PifPsqwUAyqd
Hp75wx8nI9pqGhEcvi3cSSZOupi3hYv6YyTmqH9tBKBUl8rCwGUud15q5wzv4Wr6uG7pgMwa1hBf
OENi9QALiDNMLAehPfdf9XKeJhgOLy5XRcjAZ/ytpj+2Q56zMzNEkiW0BIljJlnGgYR0S0MkP/kN
+T3TtbmJ2POnmtEFogfdAwaquSJYqM8wQs6saLckV931gO02jD788rImppYOfFiLzcDMKHIekyDF
2jF1WIwy9qN+Ibxma7ksxwY2tth+S9fLo1DBVJRrWp3lPgnOfEUicKDmdobCV/2woNYG+Ihdzn/c
JnusfK6v6DycGoX/gLCAuyYuOO7jAh4Tq1/DgebSzF0gJatW1ch60nEQ1XZCZZJ3K/FvEeUMfufZ
Zz0DbINocYzK+5BiOVlIzIZsflMSrVJde5woiB0Czh1Z2X3icoEGJiXrZflqUZUx8ume62Uat2Ln
quRGlmRp2L9uhI9yPqSWe043UUPPVAdS9IWM4R6f+Mn/UG8bI2B0bH6FSNstVWan1KEys641pkkC
tJSY+EfKNX8X/+QMhxzPVqCdTQZbTkXSj2R3xA8IqMcQUXnznvQhO6RqIwPNxCPGnWMtELvEaC+B
Vrv4DA0I7V87OwRG4RV0jHST9Rg5ApYCwteC1zZ87/tSjniCV+jabeWQ4z/xJ/IJJgh5IgC3Vgdo
EDbdXsubKcWxKOflZa1/u+28SnGTyRXukRInkgBOxfcB7KGKUOm/ZAx8THD9MjmBkP4rJyg3lgzi
Sw/z6ByU8qO7wlEmu1s0nldbfvBOy/uSRGJk9E/YtlcKIqkxU3wyB6yqsjgEBQcNlwal4H898qGy
UqvZhO+xqMKFSInOv6l/AIropoaOHePVWcKTpbsssZnmnfF2PlFqB9Dmo/YOXuSSH6Slmuot0a9W
i5wYVmXxoT2xI60sRyf0ZwZgSGsIlMAuFuhbdKcI3V2m7xWMnN0gDg6FyBT+0CGvELrCAMoOMxWu
02mNhQWfAODSkFB1fFZFB+3b1P0gIHSR3fIproJnJwtaIpTrBIi4Q7DCaQ523Zq+SradVoT+kkLh
/O0/HxoP/jRLAl+rVN89501XPN9apct+O1kw5ytILXNLdkZeuy/EggiTPxRRueCUpWQxE6QCMTJb
zz2mdLH08WC2JxQKhVwpAemAGFg382c4Q+4lGBeJndmu6Mx5v1KOagJ5rbJktjV+ifINOX3LanyQ
ZblC/obuH3DdC0W6N/U5j8HkpN7tY2OhZtsNy7pmFIByD4P9/PJuIh/EL08GBo3vLoi2KQoVzn7e
GNHkljc/b2h8LzxTENG72Ogqyl5jQ8qHFTqep+zt8heH9fDQwFRzejpzgxCny4GQJskSqUFxQVf4
Y4dNYT/+KaK6uqjdjt+nTkjLx4zY+ic5fMTSNGcYvVFjz4WedDCPuptscngv5gQXZjxXb5c9itUQ
8CNMlaN1cHWeR9SBKc14W0OAeL6R5N1RY8pJmHx4OoSGwDM16NtZN4sMjmRdLVQ96osMDNxa4b1b
VhcquBjLk/hfIt3GC6Kf0izmkElI1lbCz1yx2D4Y6uyWWMP52xPbYBo3na+79SlSANQLQLzkd29N
iGTF/fLoDk90QW93YI5TExsdPPj1N8bqx1H8QlN7kn7gBXH7NZQa4QPKv8HzrxzsL9oP+p4ji1xz
Xhj4LXhZmG9WL2uqHfsJg3w11ZIfXPv7SDXCUckAdRj1VVKEV71ktXO7VmTBO2A7nWRp23GX+8Ao
yiLsaG9IBjt/Fuf6MDZJ/oK1I1XkCQuX0UMIXgfoiZk5m7FtSkQ5Kw2u5vhTTvTigiFBBNJ1w4UQ
qhV5H8Y5A24rniDy1kVxLTj8WzIjc45HdtcWcse8IAOieFZIqJ1BiucDYKrB5HHCGso5OSCOVuwp
3oVO8ile3VJU2XY6hUzFUQz9Qx7UPz/6B+I084tGtrva+r+3ld/JRyvQpZWby4Dpkww1yhCdViXC
giP5auJArTRlfGYA33x5oKEZBu2aT2DZ61sRR1yT07jcLxLOPkgkPAylrEgHOkOkMt2qMQJQM1/O
e5ODehkAxCX7/BVHmsel+hO/bkulqtFvSXOJ1yfRpPy2/WHD4HDqiArWbAPWHjBAKgZ/X4h+cRYQ
dgoy1Cdmz/6PD72xXjp8YeP4puUxExaCT/mefx+wUxZCfr42x+l5BARgZfY5jMEwzi6S9vbBD23A
7YRW3NXbaPLWD44T7wJO2GolriSE337nU3ewpYH5PNjJFlQlVcfMinoVIcvVIF+n+DY3CaWD8w8S
w3TBTasvO0KA3ehSobqrpbMUpymdmiU97mrKK4yAZL7Uh20xRwvWNlya80fHxBtSn9FAgHnNKNns
p2G9WmZ73e5oFhc5vBlrvLKy+M7INaOfo581ec1zZ3KIUPK22iZzVUiGsxP/tK8cTRz+tbhwnUSa
YP3yhQcfTjVETil/WXKRbnf0T//CtfwaUtaYsYnhj9dPmcR/Uxh/ZD1W0V2wZ26vxZ3kt1kt8ovv
kRnW/xFStP5dbZHd5USvbnHq3Z6AUtKBRB8OmTrdXWhIDpYq8ORArdgC9MeUKuX6XoiSr6wyGtHu
ImfaGb2Rj0czuUHiZOBXkB0DsYpzdDUc+hP1JSbtPldxoE9NFHZIt1+NNVpn9aEzpkDwl4s/iRXb
lZCsz88c6V/ZFNfA6aV2TYMBBo+UGqrUQiyJ2AaXrQ6dhac5wuOQp7IIZ+XR2HNgA69DCxqrFOOA
uCvbvH3Xs0iYbaoQ0i57tes06E340yEjuRE7pvTFo6pAEPB55jY3ZNmFGVxdTP1qCLqRzjG4/Zv3
3cob+sF51cOLeRdf6kveo4ggLVA+QzgQ2GKj+PkQX8nPk2FhxtHJYd0vjFJcejsNdprHYXrOCKvY
AG1suygsCh6Oq/GMhVsOdxZs3+LJMZzutn4YYxfMMQp9y79ugkJcEgl0TzZCZz1f7oNO6eOM0waZ
b2tn7h13TsVGUq6QCkwqGEyrPr9mBVOrDL+cAGLCrYmRuSCJzo7MpFqoxLZAOWEeXe5SDSB/i0Bd
DC1eygzJo1VmY5D+5N4BxKbXyQ/qFRQsdXCspk3Bigjz9fv0Adij3lxFZ/Wblfw3uB8R9S3hFzpj
93ZbedDSkmepFjP7ULZcJNVfeAgLMbC+PIUdOrsbXY/tirOA7Ijnuya1KfpMQ43/Pb6ci1NAfIoS
P/VlTrD+Xf/zDz+WmUWezvcSZgJcxUnXSkuuNiJrEC7i9YP0lPMD8hTlRSgWP1Fkjrt/X0A/mwr8
1mDHVwASMSd+ew9xkm+wSm9Q00NDAeAKiPXj0Ka3ASIiXNHSRoHir2hwbWec8YjzGFIYavfCWuvl
paZ8BP3Y9YFl7xb28sTBHkYILrpEjKzRVy3JaqSfbzyopDH01GrInm3tfHaZ5B70fBJ2le3Dvlyj
Y3iIRmQ8HehndsCh4r6vEeQqjDCCEOtjrelKAx7sAhj+LREHTPFCZLvmzUhWqp/Ri5gv/dVGO4iC
vb+DdA6E2r1Lz6VZruDNYdrQTgkiLEI97vYPqJBRJHGIW+SYTHxBN0ShDidbB1fSs4YH0O+HuEWy
kGGpwCr+mQu6Qmto1G/lqLhTApyhBRsql59K/67HTXwB7e+gUe1kBsF9j5JbskvMxNZ0YvAaoATb
ivYBXludrT2Z2g3oW1rRrhuUfDH1BMKALlXGB2H+bseok6Za7IpuEZ0n06RGhOb87SWtedco8ZyQ
VMiKEY7kieEKTVBqQ8P+iX3U2ONQqbLsfltFFn6or7cMDC69s/4qGfxvrfUqUsQ8GQebICh2VFHj
A4hh3bEk+SWy/DIveAFnJHK4geyZR0CWNzL3FRDmVL4PpkWAIEhQa575YrhMAPUztTTVE+LS3mr6
fxthPbK6YIo1/38UP+sq8fS6f4RS5kLWgfn/KnKe1be3nUcWnMzainOCWl/e0NkyOcK8bmHruUXG
V5L5hklQNsImin5WOgDnwKE+oaD6FaHkX6PeH3+NKLyIQ3fM5Mh+m8MRElmlBr2aSQq3t9eWnyHA
kW6eC1AY3TVroNAxtQPvqB4dCqdDHoOH86CgLtUUlQqA78eL6MfqMn+qlCXiL+hR5/qtwaDpTbwZ
GOhYmQo+GD7OBrnPpyNV05ZkCpBC5hhNUB3p1oFZoE+8qsrFpW8eDkntJ+pXSarEIWVt0isrEWcP
4igUkH+yPB1rVssp5a14+W1+1OUzxdCpNdhYZHIjr+3fEQuxJi/K2lZSy9BjYmr1/mh7MzHZXKVt
5ibrNUo29MMqtNdju26zdBelOIn+98BU1jm2/JDsiS1rupT264cv8TK5fSsQVkX5W+vgECoBVaTW
uqNesnEUVK3Jhvt764KKJhxSKEZkXfig9pxGjuhNPMQDkjhDnfr7pZdiv75X9dV4thu8fC4yx0OH
I7DbCN9ytTEgxqchRGmH9Bx88NweI780lCmvA2308uvBB8BJLBKMykEFBMIazc8ZbpTajcvockTj
z02zrqOV3aAQa4x8ol/E+wu7M6z9la5QjwAoWQLvKSZDVe9aG88fGWqK/7Z45MHnMtHYjeRQIJMT
2h+JAsCLCPzcNZ+ysLJvonSPoRAVlHhXvauje3BfefMHKnUMGZMknXWhwlY+uEq//1OoQmjXBNjY
cOLIkRrciBx9vzaz2FF3l4lCDikmZzYIXlL4aqL+JjwMsBbjzUNna5l3Esd4ONpBl760ia99e5GZ
Qv77JkhsD9iTRZ5vZWKpihcGFaW94t5MCXpMgaE3zSHdVEGawGRQ2gCEBimKdT4jsJsxkFT3QohJ
0YyfgJem0q7hYmYpyc7Z8M+Xau5kA2Rp93mneB8qOftbNT3xoSkfiRSI+S/gg/iXYMl2zBmSUX1m
kmf5wQeezJ/ITXPjJKvaVzET6m/SBTn+9sysaAKiFKrhUmCS8gP/TWWMt3dPQBdOm/anQhFx0N0K
ppIo2V+F9naLv/hb/1Z6sBLBDJYChKr57ARp6BL7r5vsjJF28RVpmyEGz1CfA1D8okXwWgGfFfIY
7GUt0rXEwXV9fZjLMPGr9Nh0m8e6ZXlcoB5YwPf47ONAt9WesJWC4+Kv+mZlBmlO91+ZBWJFLkGC
7if9Da2F8GaeHJJGoBoQolrcvGKupBBHwshzEh8UxnWadZhgnZjL5XcqMJWDobNwljGopqT2tVKd
EtRjBIp9ANZkCECziSCQfpU+/NyXvlyHYHP/Ph5Ua0507TI7L2dgnRxu7QHUytgYaAxQbBIqLJ5u
CmgopWwnU8IDTdf28mr7CtqAnLWJFInHmVwQzom99knp591Npzt5GJqfLVHqWkbZfRWWLHTMDpHk
wpMmfUQfa4fCrhD9N4VKPIiCmTWnbLhDYKsVRyWXsZ/AeghBZxMe7zjJsdiMBIYp6PrwJ1I0dE/I
UsxnrzTEmjXVSk8DwAtTwgk1RkGxWKy/8lmnAye6JReEfJWOpYdUITzcyus91U9E7EekGFAlCee/
h++Tqt0LMeqaWMVR/gwpORji766iorsBbh19POtXToT8dmGoK8sjNfBCkaHI+SNHCM4Zsflf3xbl
ZIeQZqpflHjeh/HQyq+lWdGmWV5msXi6L+x0hshIxofiG6760vSH1yMZrcIe3Ip5EzVMwKad2Qid
/yYS6CCEFSRP1zWfu0tfWtqiIkhZCXwTujNAflMqyrPKy+ppCvH9XiYtjhQJZ1d67i2T4KhD/3Fr
9zky6k59ZF16dozrYPe/xBhG5T36rmmADHzJJfOfkjTmgNKH0eRRR0JUll5MtuCQFSoBOpdbdXcN
YS6wqqYYEbU51LwtwyzfBM/bj0+u9kpWBGjGjtt6tu3/PxeS1SXbu80Ts0Z4v8DaHqeyw88aaOf2
6HTMCPOiIY57F1dd1znDdFroOTGHigx3+B7eqc5R5EYTlKlsSrHe07yWBs7PzzBcuiKEpT/Z5SKg
MOXHT2JZsA7BxCzzbOHDhewo7KMeF+Ba8ca5v5+3p+rnGHbUn0i/oTO7ad772N9iNrfe1HsGLT34
/RTSu8B1yQZBD6VHhBIrhOhyHSPmHS+tbnPoSwRkeFg5t8RCVy2/fNTh05aRRLTkPcXcuvfmA45F
QUMCZq3l47aMytrZuRyqIZydcayJqoAIWkrokdCDTyS4j41Inw1sMeA7l5Dz+qViTJAt30yggD/6
GpFdBdB436jWg7HtqIswV6keX7bEsLxt8lTuiSN7YFdFgQxZTYjJYgueTnT+xQoH4DwlqX/ECckU
iacGg9ymLcXDPnuy7m1Vq2dtjgP3dn+DAmj8jLGg8ZISve1bwNbR9szzOBT8OV5IZU9Ancm1ZDs8
QzWBR4IPDQETgfCiFEJcuiygQNoOYfmql4nZVv0ivNUjxL4i+0wraChr9NgehyKDUbmCdD5NACEA
dlAzWsPfENfIw4q1vzuoUn3q6qIWGsQAJjWg+Bat+dKiSTcJCPkVwusNmY1whdSL/seWpOaOnhIF
LpolaEkutD9kaftL0YUei5RpsdKh9phYVxvcCl6kPFj0znwZAuQMUKRjV6DRykQyVvtQ06R1V91M
l4oIMt7TcOswwb/IhG+ryeJs7YLFg16qZeCFiSeVwoDEC4zmm5Z4eHNsXnJiAT1ZQ8m5kmcG4jue
XeUKEIIsQrzF4vTalRniL/F/kjDVEXErqB/rfMDfhqfekzQkMfBOz4CbzM3zx7k0lnVl7cJdn3CP
aqLPvyIX6PafZHRhWBFf2XSPt0kUmmhDeSeUtCscbFKmcg1KZ74kxhrQ46Kdn5bi34M2ALp4cr2k
MZ+8FhfDZiwRFB4bbKxzyz+iI/UNRURs3o5HenhOut3bXCdAviVnd11jywjHFK6PI/Zf8rhXktto
zjxRTdPXIzNcCTx9fmCpIuE7+vKc1dKvqd8+YnCBRuQhw/BD+q7mzSfNjjlFaa0qYzNDUD8Kzpn9
jYDP5ztkv4E1S+DYpKjZRak9MYS1E9lzLAlPdyQhGOuFgtvHBSH09YWnNRxdRhoPKnLHV0b6xWKy
lgXCQ/eU9HYb8OUEvoeMTI7DRWldGSZFd8MTmofu5GuxVKRbHhO7LG4VZDhz/+mNisgRtVsh2ECg
Ossuqdyx7gst2ln5hzbPVdb78sDmdV0ht8BWx05aUqj4iKE6uq8aMZeqAbZJwwwm4hlXgK8d9VFG
yUt3KUL1O6LoiNnqCs2ZcaE3HtZeoojwI5emddn9kJWG/Ftpr3w/r7hPeUT0OpRwtF7UbQBZ4n51
NonWNiYGTe1EYX1XPAYL9/AejcTT/n/2/AgfMKeXaKYh8HysiIzjAZwO4Dbi1UQFXv0a/0XQRmwq
iFk+ke9PlaiLG/Ti03749/Jxfy0qzcwVuWTOpNqZXrknnTGRoP8PiFG+mxWUlXbhnw1idcxrc+eN
sbNZR9Wl8X2bn3VMBgubdnK34BlIxeax6vG6m/mVJwLN7Wnob55P+9Hrdho+zruSaKvgWHZs7DEM
YGYIDMUaygkgYpLKj915pM4CmTj3znlw+yTnFcFWKABF/7bnUpuGdXy/PWJ+xqvvMfp/rTFiG5C7
3NejAXnauKQKdbj0x3DcmDlti/wJF7JKQVTsLgdKQEaKoZsnyEOpxDf48W/Kzwe8VKIRTGvNfWg2
S5tniwBFubf/hJN+v5JdWJReoO/NDTvDelKU+ss/hC+rThsEeJggYRfD4N5nzQQB4BytHl0T40UV
r+PbKE1fuq5p88FVogIcBKGv2V4dtYLNq03mF8BCutDKj5MPUfGSLPCrkUIJ5KCMwqPg9MB178ga
YgCHXDuNk2H6e6fwjzMoZlrQAeSttiKsj3cCUG1za5+a+8pBwMQlp7SMFt+m/jnvC5q0KuL1ziKD
aYsgUlEMgkhuzRLFwezYtYU9LmONtxmZ/cWjUWhp47fY1g14fTcDf/9PE6p5/Rkh5a5oxnKzjEvP
pFg18+3PgEk0yrTBfUnfgBDDXwj0VuCneKl6DsCt4Y67uUuWXykixTI4u1SGtRxBtkXDI3QDkpVj
1nPpXwTHlwc8QyZgDBn3mQaDbZCOrlnb3hi89g3pnWu4Eb7va1HCgCGPaRXJR6mPhRg8snVQC7r0
X2+Kll94HMrbSj9i8ExroEfEJlZjLtqa+xypO+OBSDyhd1SFZgBUMcIhDi15p5FeoTI8uh8IYzaR
yJKgRSrHt8K9fwvsGe1EOKQP5tEksaSn9bonmntGrnlyQ2fAU4SdRbHyVlXQtOD75ZEEqmfimLF/
0b9elGBXBe+iAogaXroBc5TUaro1qkb8mpOAMd92ngGVRpzoCua0tt6aaeu2eyM9ZLw9dFQ08B3k
CE5K0FcAzSov4xAquptoWGHfteBXBk4g5/GiMdHuoy7DjP3pkb5Q7giJgUxY3WH+hu3IXHv1EPgX
X8K2KSdbn+Boka9biOYm00zA6RdFyFcdKVUU+lS3EkHoZsn0jNiXpEospBItQHzgKQj4XE4ZtXfe
q/0kW5bQM+gSKWJpPSX1n7dpKhqzjsXUDVYdyxgP1Ku39kV+wSegnM9zzxioLA+di4wKMUKvcA6I
VOSz1baYzzNwSwh49GhTn9o2gLVV2E92oFRBa7XDQ4AcXCUEBnfWN9kPEbXE5iLlsvm6yd6Gkmin
8SKtzhAfyVQ2AAnXXSUu4uKV36Dk64bsYml4uHoQSh1MM/1rs64zCjPMHOMS4acb4anL1ZSuKygy
U+OvbE0IWjUMgk1QWADGqfU5jm3LSY6yB4ZaVaxm5Mgha36YyCn5rY9Q1rEFCPlklSypIT1M9mBK
GJxHbRpwLZaWlUITou83lXhsZQmP4fNI44JfLL0rTUcewHDtkhNSB8sdwQ02Hpxw9eARllnHDQmY
IDBJUJ4xQ5wESQxuerHaNLWsUo/9KxIeNWFT0PoVnOWuIyFzrDKEYsEfZmhLxSZ/Ws3zYIxC2nwO
aZrcm3lohnhM9hqqS6w9zLN8AqCNpoviZyunRaKJ5pU2DUJupPsxRJa2eDlwoZ6SH6LgotONEFtt
ZTXd0gvPO3YWoeQhrcTDWjZSYPGU+pxJDR0jBp43fgL9kYMCkf4/CHSOn+SfeHyNTM4/1jALAQWO
tsmRX4lDWfW61kq7SWR1HhpqZw9w2FR8+xG/reQF4BXhky95IofFEsXGm7DFii+V0KIVCLk1D3k/
1X9mwx3ib5uDAhooEDTJapBa+3xPuREQ5Lt/zKiBA2fqCeCNY5DcspG+6jKtDeIZH6l5YtGYWvy7
S8qr/zU6VH7kLsUSDZDy949I7JL5grJIhe+4dqYcWsQuew1hgc88gZMPgdcYpCip1rvXslQ5z1Lm
3YrLNcLCPbaMoAD08D4S6dGNb8WkG4Jfs7Cb1ccZBj5CTK/F3vZHe6xe5HRbWtyzUHOZ/wuH9Z87
q2zV5xSknBRrVEh1sou8YXFUnoRxoCPYDZdfwkEEMoRQGLNM4FzFchXsaKNH9JI+bSZ8Z9f3brHS
KHg7WpFAhHmtiIg9i/GFpDwBL40PCIN3hyzPHoI88Vow32X+E9RprI8UjOFLQ31TTDkheVcYwB4G
6fdtIl5iS3Usxqz1hTeWO/90Ci12KiCwhViGTAEancl5lFp68OW67wcSAYRIACgs/WHzRFriEmHb
Ky1hqacHss6URq/dAa+xOU7md9CqB9oIGeR2zB4XB6aPHLWKXmKolw5WwJrpK3U24mxdi22nMvFi
90dMbD1mbnSOOttr4BcaRiPvqw9GJ4SGC0/wT2u65Ce3I1dU44qu8CULf5BGfb6k7VIhkXpSL8mB
Jb+Ce5xpx76nrazhJElL/16HVCAG+YTpVCEe/V7aFqVsSnIm1D5nhsa+SV5d+Mz7xo8fHgirF8/A
eQsV//2Uou0Sbfpf4KEQoAdt31JOZTo39xAidElhUHY24rm0WEOYJKNMZNwLmW2sf8JaVRYipXs4
zX43rJvesp4NQoMK5cTWeyChGvhX02bXupYF5OuQZMtDoq+s3eowFVzzJkz5tmgSYRXxlNBJdNgK
bAOXaHdxGrCWqfwT9+Sqv4fT999sOao/X/NX85Ksxz2f0LzEhHkx08wDIaZlIrq+g5w522LmDtmP
20l29IwEk4D2ZP3+eMCsFZKVJrpzdtLR+PvnUe+BSPzU9ll/KWB9r2iOYb8qwDW81qDNhXuloJKS
4fBuCPbRdEQ64C9mzo/lyJah8BRleLzZbNpEGZNx84cJ9tUJ5Z6l6QnDDHHXzg1LfmpiO4ISFN09
rr76Ji8MyWSnE3dkKO07AL7FzbATFyErqclqx1msZuICZSQDXSMz000xlJ7zeXG/9h+FpVQcVrBF
Qnz6bt6VNJXvPwT1wW6z3be0T168mul8UFWggX2+h0ntqsF6K/DHcocndHUa/BXJkCv4CP5E7ZPx
3AsARFib5TDoedaCzmPmItZ4JjaEGYUrD93eChYUGBllqWhnzZhYIJgYUQQj0ihAIhZqnPGknHSc
BI4+v3/yhSGYfrvFKRarYn+H5ko5JfyYztNfVE3Ddz/ZzaGZ/l4sgy8YTylidkEzqJGRq2XzsG8p
Ej5Mu0Z/aQJXVjE5NgwBsnCzTSfJ077bwSE4CxJ4kZR3cimLL6xYe3q4VFZ1Q3OyGR0eaMAM1bu5
xOlfMBGB1BctcYHODjreyf0CI7ZzDvEkEEM6L9esMOfIAT3kDSyio0QBQD2FpDHI0786wV83hZE5
//TBMnowvbj2+wUh2U934cNIxV0RbvfJq3I1VOqBevXq4lDqvM9MRAw3mqUDeUI8yF1+pCfHqIAq
HZPKMcGPG7D0bJtHCCnCOK1n5uCYjZuOTQaRLFMVW1ckCgz2ANpCdCc1bJ11EqE08CemLEQ6yqyi
kztrkWnHZ9l3RkRgMppXmH9YkziTJ5npZarL2LbKgcebifFVU0JOZ89Ff3HrPMmiRUIAnVMUbCjF
JruWNmnLeFwGPhcFLKZLufUE6Kj1TcI4y9XCOgSNOSiAQax9/yvZTYIPJzsoc0Jm3VB6sREGAe3S
5yyqViWJH6wjbTkxvu14jemTW88vzh+ghuTpC2jioTmoHSMZlnnGMb+wVEFIf3PXIg9MJW7RKFkG
GkAuDVkC1iCx/PwoW14DS+q4Jm5MIV0pbuRuuQoCLp3Tm30qc88Vfh2uly91t+Fq+3dqG9C2CAYU
WQI0v+i9ugT7Op07yvuZ7UF+a5JzCAzpHIYb6Ppm6KOW8vFgwF7RQ8iIq263k+mF+y1kpT5FRqyA
BeVZGZToJJz1b0zLhtsrvoSiFoBospA5T07SryZwi2gGb9oT+v2ZLv0Z8u9rU2uMwIDDxI+xrMkO
wjGgnbMxyLSsSB4rQ3JLteAWMCegpfhDW3K67S+5UykOlPHbVBSi0EQkAYZ3QWBNb3qCNhZ9E2/o
cSQ7G4uA9SCJFX8Z4A5zZduvDnS9mjddAHrwHt6CYU3xcW8Q6bpDuR3Uxu8Vxp3x2yfBreA+JwIW
YjVElPAeDTM/a5J/y2A5NDCNq0aLTjES3AALgQyaKV4PysDWyIFAu1+KqfoX1IVVRg8P/9cvpImC
GV8LJpSlkn/IMS42OLkuholFGWn0RZHLEYeHtUOB5NBSBZSVvVzr9akX4M53b0tQQEH54XLch06b
EG4RSjfUdLIhOp0SfCq4qa50xSmuaiFRQTOzYjPxLjnlft99CuVTYy4lZdClgAVxb86pwmY9o//a
gjXX9QPSDO33+pvtjDxtim88OHO+nHtp/HTr4SImOzl/Xxp7BEEZhwK1M39HndTybGBxBG3+iFUy
nsCybQf46WQkuo7bwzPKMS7ZurgH0+0e4tQqSBFpZin/DPObCpT+Gz/XfeKVD+HwHdRkMJEIngsk
snhA3kdPIuXtd+uIf4zXYSSmQnILINs69VwLW5l5o0I/BpzWm6Bin/8Kd8PYrPDomD+u/8qbE8Ea
5jff9GoN+LKVSi0FziztZBPFPyPw0f+l09fpYyTq7PNyRbNKC619aY9McllJElY5G1CHgmKI+VVb
3fIW+IQy9OFSJExykjWpCHKOPU14XDYO2uPpdC7wC8lW0Q/z4xpYfbt2agNBR7CnD8SHoQ2MdxDw
4AvRTsffI3Us3DkN25XjV0/aFsHCZuO+QLj4PIxyzfYCTpvk1S47m3SnwO90lpTa2SkS1QfSzDTl
ZGKgwZ89B53qC0+FRSnccfTFTMGOh9YUDEx19Qfeypc2TDXHlVZPAU274WmjooRSU+QRTb051YXA
d2NxuZi5NobipI7iFkiIemYinsKS7fPK0cK7/m+PYlPl/kUmj9GXkX2d/YtfAKG3BaMqA4Ji8DgK
CysdYKNjRKsUkyw+KLJLBc6bf1mQFLcZEhMAv7GANI/by10pLdbYADTXxGf1dF5YOXfZKD5KS7KN
VXDmqpJposwtAbTeCnVUU52mcs8ppxBigYOK12DNscawDWS/AaHYQET2SMZnTzWKbJNRZkiirXNW
x3utmvx/VtftC0QkKH6O0O/rfroQrT1jK3jwuw7so4G8VEN30olKGQlD0pc9N7P/JYRKoZqFL9kf
de/2ocUzhR3JPvtWKabsM27w+fpiULdtW+QW0OJ5DATWdr71FmlbFPhUA/DOvEtZXYaKMf5qlR0k
zaKEaHvqfaysDwGpDyyCmPO1VMgRzbKIKqJXca0Wl9LQzwxQu1U3sFZBoFWfpaOXg3OhPt4On4PJ
sYtHZg53Zycp1sn/Tb37qjpcZkyoHWIhfLQS9NxhzR8br+TEB1wP5FwMROXuVxiF/hXeDi206yVb
U4xNAxT/lwg6REEaJ32rjYK/XfwQOkkzXTMXBHZxM3EqhW1f5pwdD1c0bvYRDgegInM3RpRPP1cK
OUT+RqF6bYyvTnGLB9gGDLcTtifuA9s6GwB57z9W5mgcsKz2vtQbaUeAJNBXHe3AGY/N2ZJYD85e
8C2ZQbhY5Oio3iaeB9NRd3BiohFpyNP0QYPbJAt4LUVSUfod99ZBCM2LVYq7H/7/UThGOXyXIi2W
cxo7t/g+TLfGgNSxoAlsvDOo30vAudj+YYqCRacg6ot77fiiyYPzTcsEjxxWI4Zx3Kozy4C6GizC
9AZSSfwuXSa44LuQiGmKX3YqaokxNglAFz/+vW1wLJYRDzu1tbi7yNcdw/XhiHfuI0npkvi8RgmP
YFs33YgUX2YuJRRXvUjuYGKAZi56ta/KHX1Ov39aTy/apckD6BCWQTxc52H4M0t5cgPNzCd9+aMZ
f9xBPYkRFzb6a1ehmZ2YVWDWr5Iu8PDfsQa1nn9warGOUY2CpNJJJM++pWyUhXCB9JxAQmQXicb1
ySJJ9TYA/3o8BC6F6QM/ismdxI9FSqGdRUBJc2ujNVqYah6HI5u0h+MWcooMFsCCrZKGjRzmd+oY
6XKw0pzpDqkZ8pDcYj50pBEusY2KlW1TW+Xm/Ss6JUjQyykYjv1RnfNOIAwhmsQC+E+XCroFAMPi
N67uDAeYxCJkW0JIuXfNZu9K3dVP+MfwJDD0p/3r98RiyG3jWlPgK1llDE96xayGjDSJTVACd+Ro
2AQM8mZ5cyeOsPlN4x4HC/GqH6x0TamJP54pgDVDr4U4AIIwL41D+pLb3pCzeFrb+pwAhPJE+wrO
iUevlD0yeWps6R14mPhxHMtf6HhogovH3HNYA+nm0OP/IU3m9IJzQoNIzmQ78JMO4R7rRsol5Sbx
0ejj1GWc0D1KcfN1xmsNyLJIlUgFcZ7J+B9tJpnGoBDxQd7p2DO42Qc4/FFdYs9fC2ycry5GDWFr
/5UTBCDAX/xaHfI+KkTd2QgXz5ikWFAdyVgXZ/R/Ql/D6SY7TncLbkcC1nnzpopZ5zL/UgJrs+oV
NNVk+3LgFDI3pAX/qhDzPE9HOe5BzEeMraZZyIDH5kL/SDZDKG9OQ+qRJdF52sfXuCZ1T/GseARD
NQUOi3nlEEL1CG1byg+a8lINs8/tJNcwrHnoPwwVh4GjSaKJvvlvOqD7e3ORB4tj4LXvvSkysTWB
Lyt6KIKA4omVxcbrQxfKUJOVHInmc6T3WBG7oVwLwXvTdacO6GUPiccQcIExx0v9biiCtgnkPkgq
nWYFWt6lO/xVQpCa19mGPvzckDegUM5kGUXY7hgOza8RbQQltN1gzx1JcWGHzsE6A8maxXdHHoHT
NvJtzk8MAgMv168cV3/9opz3zAf8qbsqwbnyuIVLmqAZPJQyD3+TzPMGCDHhMK5pQaAEDccSDGx9
xa0Znmcp1bu4syu/2sDgLgTlHTrzgcoPX7b5Ys4cY1MtPVcmYQTTiG44KNp3KjSnZQue3pk1K1KR
+uJ702Si6iAr6fMOyMqMYnoQb6r/YawE9vkWHjFKq6RelrXtDAGuK6b+TGdZWr7zbRJdlJIVyuJ/
0yMbKvih1gKSVBtwzT4TmGTTX+EsYlkev3u6YSfn1fXBpCUITv0sHyolBko9pYJejVPLNwdUDbY4
qzhG7+eWe+eMtbXi9O03pedgUXRjco4360dxN/ltlcgaCN7H1UX1W5QKqBlsliYny9FqsX52ifnw
dHD3e4WjFeMSxiqciuE7DgD4qCp1YRafl/mH1ym/dTSXXLMxB8U8jwyms604qqgHDTFifam8C2hP
tjmsATukqDMidXkZSCLPYDj5j9EXTTtKELEGby0xn9h/eicLNvsVPVlo0RBLD2QFt07kFfZ9QXxz
HNiFHJHFGxTs8vKGDF106WXQQvlmV4e3kMP8c6sa3I3/Plp54ke5jWwvjOptm/2dQO+Fl3d79Rvb
mDsxsMg19PzqqAPVCIi43iZZgMm1wPtrR6KAcWfW1WLidSg7U9oa0TYqdXwBzlZBZDrUS6teKQqS
ghgRN1MAD4GyixH6gu4euFkZALkhM6JumMUPKpsVf/G7cY2oYoXxINY9fNhIYKaJS+2jy/bZ8dXh
A4A+n7t981mxyrpjCRc597ZZ7U2N7OxCg+qiKovpWTPxozAI+Lizggqet37L6xU8bB80dDXEHzX4
JWKbno5hGnH11vHVvJK4JmKY8KR6QNa4xuVXFzaGIxS3K0tm0F+92UNQYuABZU/2Bh8gmktM0QY4
gCYBZlhMqf4MpHXWBAdrlE5UwrjcLTVgZO1P4GhpbS7ErCctOooMG9ijNV+v6EZzrei7zZwx+TZd
Rsl6L/IMyH2FXEfmvSJL0CSWpL5/94tKyoRPTi9auOXZfAtOJMFWj95pW5NEHugZwX59lXQIck5o
pdWn5Dqqz3b9tSeGwV5rZSBHqDrHT1MEQtMKZQYAnxxZBEnahBKzecY8QnPzBtyPixKT5K0guCUE
OriuYQdZmsPWkiGcLihDT2iZmdm4ZPuzXdP+z+uN+XQl1L853fqjK+FFeONCGO2TKhnRLhEjmeWO
wyhG5Ck7z6UwN15GczybQG+1O6QNcGbN5x15rYa8Y63EBcd5EchpWKxU7VYkeHaofFHoD8UGUDbR
2ufqbJST5JqFEaBt+eii+FPIjZgF/09UyvFPfpO+N+DVp3DArI7kjGIddXiRRD9JsLtSLTPnbx/J
EECoeWazFEpDFRc7eb0MEWroRT/4p/kGoDQM559M8qNVNmcvzM++O/BKyrZbWg/ZZmxtJ2G1FZx3
r7bj/51BmawJAHS+v26avHVQ53nk4V8XStpPwjzjsQnw3kaz5Q27pJ5TREOlHWTbe5YQ+9v1FDwG
4zqDQ61Kj3TTjkhOVGyHWqriE+HTSP2sWw8nGYNcE6v3jO4Dojcq91FJHn5XMkGE6sgIkjtgcstk
3CInru4u/AeMXL1DxsqL/SPs270AOYANaZv+aucYV7wrrQ0uMMch41oHVzoPqIL5Q4oKaiNCSPG9
k6/jbzG4v9INFlPLFUrXmchMPQjCF8yxWMnI76o0TN1I71fm6sGlY5Nkhx8Zd73RMXTPxcLAuh58
0ycMDunqAEWTIXA/GGdgFoYkFSeU2YlhjSUxHaIWV7AKp8mBnIqMerxw3BVAD0VuK4FpbHDHTnm7
8awI+D8BGJQ+52EY1mQTdv0o63FNIDXmwi1ttVyaD+Ex6Altvw50krS4KEJzjZGgosfcm8SxFEp3
hwu4cek7CYqn+deNbz2lUyG9YN59uocVHvhOZcJhRNpOgPDIB5HLKX2OmG6xBwpYbPovE5kGeZGd
y0FGYS2we+LXY27Q6KmkbOHCHrPzyLU8rxDNUloWq1cTQFC3y1rgJ019zbtBztHQ3+TadWnR3LSd
shi+j8uHfnn/FzbAC72WtkSu7WJ8sX+CDgRlHCoubClTFqjM3HM/I6imFMOEQi1ZcHw0vV5UStHC
b1grVUQkqnhGADNHwwKQkGSc1bx64INlW9fWU3BVxVXjThDuMWZ46FoO+G4YWM/3HpM3fDYY1Ep5
5bRRKx9jQKzMrG8mtHJlXI4dVwIovtqeG1Ubt/IArNqPPdM2KeJCdRz6JBBehis86bhTSCIWjCh1
WArk/PN1GtzZtKkQh/3CkLW2MK9by9TRvRTXjCL8P5ShUghdjAODUP0BCWcibL2ktId7JW8yoON3
eDLvXx90PBX+GD/T3Pr0Gq+t6vCDNeOQtKoq95mm1T44JSlu5rr5jW96s39FkG0jqHTaF9pzMeO7
Ks0bANHjT7Cx1GpTcK85fqo1uZOzJWFyS38GWRhOl5BS6FL2T3ajb2suDjYHVxl+yaTUFZR3cMLS
kLV3fvS7kTwqqxymfqwVuKWz/DJYRx2O6J6x6wkdl9WArM169j19Pfa4L00dJmbBmXxCT7zBwM2K
lcHwUMUNRb+y8PtwW7q50CFu2ZRx44IjbMiebkCrymqKdKKlbMfu9rVuDHoJX40xUXy1iTLmDRtX
uFyxkd312f+7h7UAlhHFWFosPH0Zbavj2NbyXhroImBXAqZV36jW9IUnrAJcZkbKGJGt6B+PKuFk
xATSAU4tivLCSoRm7esJF9X2+/jY80tJVPE7aS4XcDpMFKM0USKHq1iYdrVMMotukTP3BmNbbHfU
hLF3EQfJ7QjpdJMFQPFnOhb6s3cZYxc2PbOoFyIOuilCKCZpWxartsGkp+Cm18BEsSGnkr/CjZqJ
lCpWtZdgnHyV0NOzMy3Keg9+oTg4GUIoHB/GVKOLHhzywD0qJxjGFmSKvrk3qrdKSxEOufl75fHs
d2PoH0T+QmuTlB2U4fT0VFt4mgVdZfHjfIP7kePGmix48/fCuvmipCgQCJNQVyCc9LjV4dEosacW
8FaNv5MXBpbZ2Tcce2WyyRNGFtS0kr6TknwUKo00aQ5aDbwn57YGDE7UfQqoL9+5hBQbIq4YuWR0
3wS4N3nqxu0bn4AAQU8TXETee3COI5qDqoL3L05ECnxQ96ILarZT/ZQf4W7pBans6z3T8ldxGxiQ
HCK0B5FuJGhJFoIgM1BgRGbaGY6hipfFhSBYoLTDZPA+b1OJJSsApm3WZZxY2LXgAK0gCZAu1FWK
0ShdR6TJDFkttdTrtoFfKjemFvlJxqJtbeRtkrmPl933miCpKhqcbPfmzUNYZn3sEiH+SgW1ajGx
6tz+SNjin6mdYHZgKvvEpnm0R3vzdcZu2aiSDDmlRzhiW7/bhRLfDnlXw+a98nRmRND2yGEN5hhs
dJ55kdVf/CT+x57yKNUYTIUyCwNnltibxb+umMBUuhP7/mP0S7QkdHqsS8tmTp1MQZ4fOmLujHxi
KqSeLE75o5jwqOyWqloixhI9C0ovCa6SrdTj9YZKPMxoiI2UxUfzWfTW7wuPvis50BOiKXymBT2T
W6rXz16NkEQew92g+Ic96t1uOMYviQBkOjk6zCRFb6QhRUnRB7o5XesoTcjP2vSlKKnCE6fpzwYg
IGGSgHpZ31D8EAcsW6W7YSYT/5KmZq/fUT+pM554PQpWNh0ZNKYSiDzaN2O+xwmop/uFjF2yfGyN
nC5bQ4r7gl5kYxYfX9ZdQOXU5cVddTfxQIuhGwml6zaJCizR63bsvnQgy21ju2zCSutLPagbkfk/
Keagb6AyZMnronG2xjnPPeCiS/JzGyvqPAfK++g+En75y0kQe3VvbzO9R33mwnIu+ox+arJSkCvS
nItdjd5ZJh6dICeGtcYKMJGRXOxx2Sgire5UGmrqnZ02tiKyB1LsFwacBFEh/5a25Sc2EuTYHxSv
85UR3K2ldFuXVEWnlQhDpQl9FayJquP+F3bD3S9eOMtutjWZgDiTHZ6s8wxc3BrO55FxxHW3Nptv
FAi1vCHZ+PywMMl1Yi+fvAQYlbMhgeMRbuL17dkTWWDxWhBcBDWqKxoObroC1aVwO6z8DYDLRVDE
saTy+hp7PtsghvuL58xI+Yn00Ws5wC0mN91L4AIMKiw8Q5UqeYbEYermIFym4gm4hU4SAwwbkOX+
Bah/ktbXwjcAoVTOMDfImbP3Wxu9nKdCvjzYWVSNRZ4BmzcjVmQfYOXa1N13WfTOiCeTeZRyfgr0
7zXkrXk80Yn7i72pODUjRr52StWCDxmoLkZOB6CFZ3zZHRZttEMt54adDq9j7B1IlLVhPX8v7JUN
2YDYvPPPVpYWeFj7PstyjMow9BJnj2sql39zHgh2AqBiknGudwqgwurr6HPS21lvDANdnx8wTLQD
XY1h/9T+xrMEEiDcqEL0Z6HQhwc91LdFwMGtxloNcDCplYbmNCodOL+3QXt7N4TLWzrJCkhC3GnP
XdYEHIn7F4YvutU9kphTlsAcstSeYS6q75zAexPEik8Jq4MgWNkH9/AiEpOSB0BsWj5oknzKDSnK
rQk08d9RAUlZhjg3olIRFvpNKWd6ITQ5tl0T6wBF84i3qpWG0CrTsyRsCmi4N7B5qzwtGNIfDA8t
K9IOb14Nv4DwHg3JIrRrer6j4XlpA4enjjgSG0YxQwJ28ag/otQ+Dg9xRZL1HIpHD6fTSDCJO8uR
ADHd7dJj+qsA5CIltOwfCz/CMr9xKhzkXLIcCf3ooZHNKgWhyQZLMEQl1A7sGyWTrYdAlHuTDeoh
O8p/1f9Sy1lsiQMuDaFkFXpQfn+ogMxO9HO9kObzhA5AhQnN+B09QIUJzHFuIDC5rGVYuOV2onHm
12ul0+ZSkbxm3Fcy95eqyDdXvc0At3a2vgSy34ZxBhPyO8CB32HHZptQJ2pdQ88Hv89M1JD5UKss
YwftLvpkEyxh4H1feReGEcgkT7LpcY++57G7R1hOkxqc/K7QmqXMhez9rS09UDLclhu8tI3x7DdP
aE2J/Q9ignfVAc6hancG1AqSDiIitGO2e5yVcnXCtjrF4V7VsaV4roQ3/jIi199bXOs9Eo7fElFV
YbYc1AhdSb8kcna5XkrU39qmHzDLXtQMhsem60YejoUprdcJcDUgqEswZljYiaRCl8AxksN2WbhQ
wjwNNssLSjqfw6fWTSxcOevc0vG55OOrKntl4W+TMU5pVwKgyaoeCx1szHgC2PpFSihAPS8DnljP
VUloCgnM1Ip/9PH6StjFV8JyzA4pci8iAETkGXTmfjtSXDtnpmytTwDxVwhFb8U0ylKykeaQQgxu
Gt0G8OuUMiBplL9j5t2m+49YL3t/2aE2p8hzaCOhaiciaObLmLrM2ilgBXaQzCPjJ8O+DBqL1Wtw
rRIWWHdPwYC59sIMGoEqkE6GUD+lG4OlzCDNsCVdSUOEkvUAe8NdWRvCthHjCazZKNLYLVECC7wi
vY4MGfp6wvQ34HbO6maHGBYkOA89N/UyiX+ZcJTn6yLbj8i5bPdowPtC6BcgN9uZCG6QcgvBUtUI
dahqckCdPGmqQNPPNDA2qHrU4GzXHpocTzW0gNcLF+Ip4VNA8lbNzNslIY+oxOryuW2CoLOMxIk0
CL1ZyKXUqaXsar17Rve52LJ3frelam5lhPZVZsfIK+tofHKJK7uimpAsl7g05NDh/U5z4+zjaDEa
6NeMDU3DS8F2hWqhb73oYvD2t+iZs459p2k4If29twelxHefpZF1cYu65RQuPmo80JTmWp1yODmj
yKIhd1HNavHYlia4pRiuaCraPm1PR4QCPrknobpKsdUozP+psgSZdKfvw9Rtl893miVRwPw4zBX/
tAZb2JWoI2hoX/xpRibqd3audoF3gPajJomrP2s9/Z9+Muq3kUDqTKaLEAAL9fQeHs9HJA1NBB8z
pis9zwNX9dzAkfCBUy//atkKCsX5m+qPPsEK6ijv7p2DMvB6V+yU82U1mreCBZNcUpFqtYy9KWdV
xR21kFeWPtBefCXZ5m/3hHu2C0LoFxl3ksDwcm3deqjUcFW1Qv2Pn6uAvtDGe4IdVJtSKj/wbU/g
5mAWg6o0fK4IT11f0oIZyWT3/JyrOBDTqHCDsjMebKY7KMqHJ7tMD/C3+uRC6OaMEf6HIgf8ToGc
CJyJNricjLqsNK7ZjQv+su2EskNMBX/4YgDTJnmnkKk2Fo3U8pTVvvdKQQCDVRBFvWkgKMBVuF3N
wP7PHOIO5VjrG1lz70zae1KJfMm5+k9WUNKUc61z0bR+e75UXOtuoOKdfFJOxcUvMqTZk9tHqSnr
UE+2iUYEr668GuGAA+Ghgy9WBJWaOGCbrVvGRU7lxZ0GEAXz494JaeDpeG0u4PKX0xTQgx6aR6w5
rhVMlrSDrtT/CmzyQ9i843EZiAHBEGj0s/VRHsgNjqm1kTJE8lZs0QHGO8gIRSBEtkV7fQzdoICi
bX78sGmGwvFZmOAHnACwfXGHi4TMjRUc6Ea9ofleTBiWyL49CLyxsW6ntxJSKBB6mupKxTUliDOu
hgY6JzkYBrz42uBj3m3++nGmTlbZjs2mj7/K/CYNndJ0a9BHfT09t8nyCgQK9tjN38MzBV+W1dRq
8HqGNRDleDIEjpDeYL8MdH0QgrGFed6/uqv6m9Wqkd17ibFg3kZPMgGEdocoUebFN1c1lNUS3YXO
A6s2ZHAkcJEBE4XDqfnvtu2SAejilxED9Pp8PkDcJ9W2dov5GzCyldzB/6Ab5izFXufYTH9UmSDb
4oot1ttAh4J8VIuZ9KlsBJ8+b8+Y1oMo6RUeMK8M9yrJykt11Rjo/mH65xGbQE4AwlDFWKPZj3e0
KojbqRBFzywkuGoDtw9QgNZ6sFLduHSu9QPv72aLQoC0qCtW4VHBCknPO560uGOUJbH++MwSE01V
k6QQfkxayP+wUmNMuLwyFgOG6usmesw4BHyB3tag0uDhj2fg2feThGx5Cyky5Iyezkdy+3q8hIcA
xHxVjPjZxPtQbIfLzMbVlhWqCOIXxBZRBuIwiflD5b5+2VK0ASEnDvAIwk+iktZ3iY1ajyqIPNgo
Tti1fHZHv6cI81/fFMIbjAtX4iKKa35pQ73KL7X0UrfGhYSH+hBhYQTRpKzhf7w1HSU6euFbF7cD
hgTV8AYA7gv2R2JKST6yAnST+XkzMkEt2bojPMoH254F3cqE+8ul7htGsyCYZ9iYx6wY3tonzVc2
WSpmtXAYWEe9CTr443vO6AjwwDGLJcWmd3FwKCzr/6Vp4KkDwLmyZPwsNfoIwCMrM99h0o5INja8
jrTOIfLOeX43dFJHEO4dY6eWgL3GxVZKSKm3b0stKyBYQW9OKB4iSdr851+dBJQzKMbHdl2INLl7
rlfz0rIEI9kl2sFJSbk6rh7NspaJvH30o65G8oBYEH8Us6FohsMXIVhwOyL8w8sY3bGxI+FZG7+k
3ILvfDk87Gv2f/yC2zXDyUT1BGat9IFgZA1/DDx+bOiamf1wjR81V9m1YnEzmQm/PcL7pRVuiHCL
7w/s2s0S4Vr+LUn1rNloBEnufag7AzeoRQvutwXsTEh+nthl88G+ckVeQksr8ch2wWeOoOnDmp74
ViqCZ3ZHIJHpP7UDfOpRpTDzfi2nE8ZXoK4XCpKEqiY80zOcqNoFWfKLqI9scgyGAmXgAxIqBu80
LbYgyQ36JHl1FHw/0wuMwqDxZ7iXYF1UUbxvngkBghZc2ll33B7osTse+OSveuX24vYGFHT2DD/o
4DclvGcfb2CcGIdY6taDXnssmwzO8ZdNjxa9GhNcFI6rPcSVBIC+gy86yHUzjXkJPJIQYaKKLugd
JaLHBoc+KIFVYfs8Kh297j6JcI06ql2cGGHXW6GucrHHdbrCfc9f6Btsy112D6OL+eDkyHyDjoQe
ELIYbmqiOlCSJeiwm7toXWtbbJOZkPWsiGYSiDvoJmu8XWfdBjL3xw/G5ViR7rSEIWJ8oMyViNBW
FLKZLOl9GmIIabyxjP2vqVC3vx4MbaU2rtIfUFRKjQxn7hBJi04VN62jGA/dFNQucgv1lF86ydX7
P0ykduC/jkN46UtOtj8WSpzRKfTsXRGEB0afP7ugQix2l2kdvUW3X5mgSArzn3q0g+94KtWrmc/D
tLrsaYKBDb4ybbxmWDBAbnpQqAYmVnb6VO4ZTrjMwFJk8+dyh8y/vuBsvUCDN3LjsqHTLOnMLq1W
ylz4PEKznxo+Mvz51YXNKFvvVKvfSV6FZDdspM6UuJyyY8XZ3FrFBXbiRSjQvM8oRtBb1HdltztG
8Tj19e+apllmz52Br8UnGSDJJSaQOoP63/5FhMirujA4I5ZGEImwH9pYSvzyNttv7LnyO5sLHeCS
e2N6lJTLdsH6sIhzGeNs68N2OfcbS/EZA6nvwpv05OmUMV/h93i3Hxk/3N8n0cXGM3ZPfp1HaBIv
PUbDncLKdh5FGyTcdG/PqlMOUs0JflgLo6+KDs/HEIkGqarjc/0zAG36MYViN+RKGZRqcs/tp2a8
0AM3D8tXQMv929xy28iCZNLpsYs7bb936pM54Vg4QaqF7w/kMXoc/m2dmUNRpYMzb4KxmhE+oZLz
E9x6nIuL+KnqhhKPC4m3XTLALdz4k9flBt39ABQJT5NfvuGcH43Sb8oU1e6aMe0atDcubHCmOAuU
hviaOR1ymCNkofX7+OFdW956QAM9H/CDscX0dIum1yFXWGiNbW2JM8fg0N8D1IxhcGkrXPItJWRR
Nu4bWFABJudRTvVN7MElGwq0PrYtZPrliRil0hsTOgtkSJxWxUJukZcQg1LIudT6wFQA2HRjGFDT
ClzmZ/OuwGaPLljsF5ftD1EvvMlbngJNuocH4Z/a+Adl7sq2J4kAaOJXk/vOjw8IGTquGTUNxby9
It6agQ1vpmhKgesNFhaUvibqY64Hr+Zh1bTF3NMuCeZAV1Eunwx8BFX9yzcYTElWZPxmDLJ+5+bu
xHx201Me5pXm6xDvOuSSCWDBIsoeVz3288UZD4XZ6oFQPF780G0yvzFnUtmnr4in+8ovO8xgJaWR
JR8YTfQDmjrQAHg2ClMBFXPn12f6KhhTZPjrR3v0uu5HwsJz0YUQbLmAj7wTf7YM9ZydmCwJNmCD
yadTCKTlJMAUuzU8R3+DvG3XZMlr0xPm5Lsx7NgBFKtWI61Q9CVg0Pw6jKUZ29dDj2xPVQNiB5o8
Qqnsz3knnuHo/Zpucb5qIFYLpmfF10weqyJ0yAN+4KqP7zbAWFMt91fpv2tbXjA/ptY9qaAk62ph
tYRis132gAyxWYk/sxKY07zDWJgF7gMtthlN7XqvvNXcE5WBvYe8DssVlPYUZdBKMqb4dWagNFyx
dvpeUVVgxrYbBA/mKbzgEuITKGw88nnMpuIaLFMwBOl8fXlpxsj74Av9zxXZWH8T1CxylHNqgMoA
cvkS7y7qMzHAVrMmy01RJA+6EgThDUWaxBpXbIpwqeaSxQW4dkDIpQezNJHVxcymC14N9QVPx1yv
oEiQ0ITKvIWfQdcvNfk1HhYgddCrHWjmlMkCoXb0ZRJgb9I4X1lQM0TQI+qkni/fIuQWeqjpGS/l
wKXK4Zu0/0te3W94V8HDNuRojzI4FIDXmBLiMPRlI460NfkBDGaYFnOcYJOhMwMM4ObvSrzmLe0r
RxnI4mL5JU0Y2/Mxcb2Ls91PfybBaWKCGc7/VwfNpI2Uj185IzZFeQfoqvRrwUtERrh02keeCbuK
o/4B//nBfbCwmjQxSIdrz6AObSqiVD12r0ScXw6lhehtwsfGLeS39nPIMlqZJCEj0Zhy/7uS8Dls
xZdHte22E+sHO1/+Udojh/xm7TGWNgf6OdJE8eLXg1tcS7WAaf+fKGCxqM65U398p37N+B+ghDYi
A+lToCwV/+WXmwUMmUF8SHCIyh5sCIgbLgCKMfbieaKU18KhlFAf2wwpmAbMwH5Mx8/WeuY29oRv
yPEvzD66etI2AuvZWzu5PvgxlCiSv7xJpYRsTePvJ/zs0he/490XtN1obtTFzu95VHyqvZn+F7QQ
Eo+D41u2r6ZEo8S0sxf6TImGbWm6sLHEPke6JHTdgheWszgaumrlj8SrhORCiHyF7VpfXxnkjIh2
zJCv0iYbhlTpfZiYoatWbSh6tx7XzcG4T+aRYl17eRG24TQwlWIpTUDwEMFADhJt8ImHA9hmlvnb
5AArRPFq/NuUcQNIUzXP8OX5+oVVixkxBW/Owd5eQ0edD8KZ9DnLj4v8k1Qz6tbO5pFYUQ1cXWMH
xdG7uniw3n5Dz9rX532JEQXm5TVRdZLrNvghY6zkCYMkFx1HE6ZnGYEmfQv7gkJHJsfVgdHMzfWm
F4iXEB1dP6TsHSg/rySlPXaFTnLRdbGxEBKXXPMvwNKty7mynkhE0xYLTwKcpfg+KFompoFS7+d6
93w4ehy6z7eESpaIQ3o0ER5WLS/bSHGITq/fkT3eWdZzh/9faxgClzh/E6721SfDt/jQhDGo74yx
dkLZvReF1DlDfzW1G3JblBKMN4+iglCb6+OJh31h2/+hzHQ5WfdUDVutrqhxxBBzLMW4Q5dmui/Y
O11A0G3rQWCldFvp7UkTFu59Pu9TuZB0Rb3t0pRdeBcwzl6QOmRV0ApbpCyaYDxyr/e09bAACXjR
vIdK4mZLptB2/BC16cThh0w1Gak6s14UlTAoZv15XGuNdGqCoLWrskSWN54AZ2NSSd1JVwTmSysZ
Mfml1NuYqrE0iU6/oHcBa99L7ww+UQY5wWgRItMLypfirhlxysQQPK8euUwCusfe0SMYp2+zmFXJ
9Wp0EECMbfXoELD/mbYoIVwtn0mG/Lkz57VDYPzfjXPL6esiNmqdyDh/FVTHFHhKjHoYZl0K89bE
LuASyqRfpxTp2cqpcDt/hh9q8SJimJtkmGUOaE9L4vGUOMxq3Ggky58r/M+qVlDAWeAYU9EI+I6c
lw+GzKqvMeONYIcdEI4TBbGqc+KuVjeOZ9EwvoIrHb7TE2TZJYq57h4L1vNrsJdOWpMGL+30MJ+f
yQPjaQvHCyXqiOGtZQx/LwM0/djYjTHLV6c2n/FFFzpxyNSwHYLFlnTzdeYoZMP2UDiIfwmjhiMI
tfZsSJdbYuog9ye12Jf7GvLjFcv/3vd9i87m8T4cLRCbCg6Nea5ovAhkwebd3tZ5XMTn0RV96D1Q
hS1ZcFUlFa7hcmu2hKG/0hmpF/zvxjJRMd6lpR0LfcBL4g0J8KXkaiLuwIwWXm8Y8FaU/pQFrWXc
kl47p5uAqoK+nZFcVsYmgf3PNICPMHxNnkpD6/JsXpc50V9quyBkHkCVOgA7a7QYX7Ow4VvHZuVe
ms6ULdZVmR8AwD2RVex3oy0VpS2FGGwfJo1FJyzUE0aaDFAKPm48Y/nLvHgEiL8KUEmzoeWdeuqa
HX8dwIJT1UYkdnbZZiGCZi/vjnUTbzM4uCY6nnlVmcP2dZiZUufrXk+bWx/9YyD06P3/6AHkpRA2
z9i6pNyJgOLCumeWLfcVIHv9V3vVJrxKah/A5nR743OnZsvMgHhKBCRPcYkQjiEhXqBeESYr9QxF
Qq3l+DBxszpMV/KrPgxInPGH31UrXfsR4wmHdLpNxfrinBh7z+4m8SSU6uI9RRHKCOaMvlPjkHhL
M1rvYIOkLIpuguTZme4rIZjVRrr8DhyfDjzkiwhtkx1Zh+wJ7ouyn4/xQLFmx1XxKUD07zqmuIM+
ZOGRLC/OAjGCD2Fsd5Zl6T7cdF6VZq12GDmARJpJkfVQykOYPs5mBkyfUrGobjqtkApBznuuebWD
3SyQjnH3jTkCcInihHHAccQC641nTLh/zqYmxbcsGmohb45YNDef+2a825+ht1rQ2qAAuvVQ93QP
cqEDf0mCi2cRlPiG6YoehTdlOXE/1zQIVDkpaPajWZ50HaRwErQi/Q12mgQRXw95NenfvtDvKrhx
xzaT3eQNjhlYSDWz5nXp2GMEtYqNgnmzpS6q4W9DGcUYGCWA8g4oelZJmUocX5Ce4ivoT8Cl81L/
Pu1MEclFnPQsvilKXTLiFDRW0FCP4Ajhl88ubaHkKfJzUEvyj63mY8pA7pQCo7jG5YPNSKJSk/UH
kOAqSCJdntZImpg7hWNS/odsXWBy4v/+9/k9cK7ibB2jnrnyDgpqtzWmHkjVg5OTL/qpAUYPGiUH
DXO9tb9pPQe3OmTfOxgEcB4eetJfD5BtrBnfjYE0dPR22yAViamGFjNTSiRD05xT2Jpd9WCi2Myo
QFUEmYVg4xehx25+/C6T62QmdDKnVE80CASwFVxLe3D4ZWAWR4R2rrMDQtX9onk75SJnnRbnU6bT
rF3elv17w67fzYaBuajGt1urwEEq1bIRszd/jE2jFkagYDuW8A6OMw09X3UScQU11aDfenjh6oCq
5RRgHDm6ZdB9KJNHLpHpoIxH52LSDZI7bz1Pye5Ty/zAHbHCkZ5yL8eNkpAF4qiBqpZZQHeYcijm
i/5On4Z/JgZbl+TPnnlRkT6rSl5hk2gOCvp+LPL6wak/RykV9gAQh/aI+FdxPLRIfCE2mEDJSZbb
C4tCLrdSG54t66l9yoi5TJPtM1oYxWdKddg8NPRYUkLzznFGbl+y93lPKobdS9yFRhDHfN3EmMax
78tUlJzRM2HK/DSRhlGQWLclWUoLeGT02O38v14WJKnsZFZMc1qAMQ9sg3rDS4D2A9kLSN8kNl0c
fprpCAzMnl/wH59R+KzCJPWM7Qd5yYU6aiXmhC/oNjbLxzxs7S21Ecc8OeEhcFc50PP5Pny25epK
FENZro/eWY7orOgJkx4VF1xl8CvggdDz98k2M6IwAyruqTvQZlBDIxACVbrckyBWyOSfQprZl0vg
wrn2p5Zk2fMA/Y2JfRAtyQpl8rXvcrSl1lQGosjl+LhVKpIXnHxnK04eg8RKbpSjJQPbj2Km5RVl
qc8VagJkh2GgmczdjA0s2BF3m0WT5MpCbZyClkEgwDUCoZErFjVC37KvHRtDgCWvq4SYTr96eWpy
r5GRCSoFcOi7SdMieg/9OM6fi/tJFKC7js+7qRbrsZPZTinhtpJU1yB42xa3v8QwTT41RWr6F0Q2
lKgEEbBgfgs5elywQCFnSlWUIMzsst0PCpFa8yVP+RZTkHurobTC7MZjXd0xAuVvTEB+TPrzE/L3
WsQWzBhj46jjEdCVp/EOjMzJ2oJloRb8RrYHY9JZSIb/k6OE+G11awM0Zp+eevFFVumRzzoezJ+9
k/PUYtyeoHHMoFzHzzu1cl/4uSbM0UvgGhQmWuZz3ALfz2leIEntFO8nv0c8BIDLoYC1X2XQAaCY
y8uSlE8ks8jSmCEBbgpTCfsh10uyQlW+SXjgv7vNs3sXRIgC9BBhFZnjqThxPsNicwj8IhXiORzC
ucADfJ9E5KW3CZ4Aj8wUPQYJOdLpGxFdAT6CCKV68ezSRMer9Q+GZ4Z/GcxuMMoaswDubuFZGQJO
Yy8ujfGPEhFiQRKuANdnW0nWN7c5iQ3xfYhgwL3IwKT30+d7N+9eeDWoLNJO8obky6IPM9x9Jq6h
fZ6Tgyom7rvgGD4L9fSKqx7P3VAeD+9RK7ZMfhFu57DPWe37naUTnrfBqg6Wh2IyLKx9WKtSwUBc
nOqSxnHNpEPev+iewqCTmOx4l3FDLDP68LQ1vzaOo8i5BY3pOu4rsvpArFzk4gTb+2Wcly2E0Klv
M4IjwAOWRVsi5ioUwRXhTdR87pswqCn5MrP3TmRDEKxdZNBlVotepqH8UhSKg6JYd302Ttxp9Fom
R93pXRYx2uwPJOZg4W8wHGk01htN550gld2qjxIOOBdlzTr65ynwQWK9Ff3gGjdYIrBK0Twbvjd2
4nRYf1smHaYCwGkBBmfn7J8qp1+3tGrLQ+D6CzjGthhRTvOgV4LxVPXh3dkwqJHgfuzZHnVr3P8j
SUDsjGuFqyf3XB2H24j4jX8zbUt4WfmMyN+1T8ZmInwd0qulVkrbpCz4pU/IdZ/0+GRIc+1QWbDr
XTbj3HCXwqsmjlK7E34XGEWuzUrwyGf9onYzVxVeuM1vdZBcRQBg/zH0c7iT6T6dBWvQ5LvliSl6
JPYaN3jHVAU+r6HlTINTFmFLxQE6uv4Ehyv+cziJhlB7kyf3T9KpLASvICqsc5oVrN6mva+PD2YU
FKb2gKZyCKOHAR+CQBxBvEkZbdXMx3q8fuRuAngxtYTPiJJLfhxcdxGCD2hcDZfiUjnT9eQ0BAVV
Ttl4ABoZ2jXO8Sf4RDbV64thkrDgHoj6rxs7KqJflmLx+YB3X9kDz9+0ksUn6n4xH4NNNBpTeuGl
wmJjpkaRPAob5E4N1ZxtsACpqIM89UM7l2fDSF7kW7O/Rnr6XJP00pycyLJ5bnuUf7O1B9Y4EZXn
SARj73s/AI1POi4uLgl6NpzAVrSebQgq7cWCnSV5VS6+Oc2EsSs0s1h/s5Nvn1w6Y2QczoOXHwKd
URS+yDpc4lbQ2W+aCn3+aP272bTgP33/T1GnhW9xi42gBQFOOk3/JVwr9JqBtAsOazId/KZlfB0l
UK9OmV23TqSuK+M5tH6J8/amu/bH6l2Uig/YplfHq+7UM8dvRnT/yAB2FLxnEnPtYx1yJ6GenMYR
Mz8cHo0PBPvtItDvmqcAQIpNfE6nhE8oVbF8E44/etNzxeC1Ou4LF6iUQcwzKvQKfm58+Mp/aKSd
Q7wrkyn28Fdk1sQZP/BQrAVRka5qdLAk4jcHY97YQb1yj+heftBJvrIjTYNLyIQJZURU+JfMkZzs
Mwj6iGxlQXyDbb64CoCVBubOnKS5B0sXV1Rtl4xR6cmz+Sm6hRGrMQk8am8h7wxqDZG77HlLM1W0
4mNQaITVlcnAYG2wcAcd6vv6+pXJXivOlehNDwEWR5v8gCqpxAUd5DL5Gtx4NBpaExSNI+eRmzWo
cSn+qjwdt2Y0rcSRSWibQdGgQ175ATTsMgAldCFBZ0cO/cJA1iQLOATmwPzOuINrtbaEeCfMleDs
gVCYnxmtDVgXptVnD8RkGfUV5hEUNS/5f6aCAiWc7dW6zS/rXrvqKUqKvrKnNsO9r017PVzIfpba
vYUy4vnvx6cdd+hDbD4gSJw0vdFtYe6Ro79FCFcC2wDg6vP7JVY6gD1WWtH/7a748cnZ/Orv7k55
BGyjX5IOuo7qAlenjwitKnRFU4sMrg3jP9YBfn+6wtbkbhCe6EF4ll3hh3irk5/au9ruckexu2K7
tULr2G2e4vvTf1Y+bjaFIZjp7r0SxOfKXDdS9jv9KiSg45pQLv2mYXn1li+O/LBEKHYS9LRPPpEx
CspR5GHznGOykviJwSKD3W4aUTqMEm3JxY8K+hte76yJ8mBkUi/NXDXoPxgkhHA1pVmUKy4eKHIz
quuPfW8QwJvA981s3HyH1VhZbtlM04r/FbM6h1CPW82XZ9VfwS20NbJL/anUv/I5c4WrWjvwNaE9
hxd00GTJudbtXn/2RYGrk/IH7dqpeHjjScFoLdOodMgXb3Q7RvhZJnHQkv65uEgQfWQes2+mHGux
wU4oR3vatMBhX0UCYF9Dr4QYziAGGPgd+wt0JYhuHBsyEDb6YT4rdt1B9RGd5W+jUSNSfPLyicPv
Bhse+L14wXarwiufOzGLq2uiDAKi5zJiC0dOt9i53zdkhkUnojMcQMZhWsirYzo43ztBiflRZD6+
xJiisbWfiK0cG6atEFaFwkEUr2cl5ZE/OCCZ/OAKKwi6KF/sPt1GOa3Glmm8TLUOMA8XIutdAaRM
VSCrJcMgL3oBJrrMaSRUMVoAoXgAxIjup3EVkA66SRXQcF24C6E6VOzO4ebwDpiTgcu9fooqBgC8
0v8lDWviA+5/ICYGem5sI1HWnq6v46fig6s2/H2sKZWgGx4WJkxshHQ1/tW/hLViNrrWxl8qjIhM
wuZyMG1hMt+J1Kg4KNzLHvJlyLt9EMXhKXfOFsw4wBgpyww0ThYuIqLATHf8xoq4FO0azS8A15y0
XE3a2Kvol919zgy3mhn1FNEGXGxa2ZvAQ7e/7sLHU6eyLEvwmv0/39O7TJdTi8F4vRmD9I3ANeIA
9jQN1wbZXIZzwwUhJXPvPYanT/7MeKWj4zm3yHsvyjYf0/8jEbxkEHyFg+LsCoAYFyBWj/cUmeZC
l7yRXoSr9G4vTgrJ7dG2zYLJv1vzUrcGbx2IRDX5FY6PtyX5JLp2dADuf06QQr2rKlGcKKri8tw/
pbS64bLzR5K2XkwpBvaZ1/BzjSQhpQ+lzR1w9UE3DGBoxqYl2DpFn1bjm9RDRU4LgRQzU1cpbi0y
awd+o6i6kbBXZ5itPIZC+kF4e4JHsWlfXApSLH1gqsZK8yeITxnnXh7JuT6Cxbx7HDNJYfaO5Q7m
/ApLHLuh9dWsf6yZ95MbqHwt//gUDm2hNGhlq6vAfL2/3DneyGkl+HL0hAuksOatTC2OZQmp8faB
4Sx0bHXqDo8vyVHd9y00bcoHrBwGgJD3geZxvAw+QJF42QkH90YX2F8LqCw1uHk38lM/Kkrh+dUs
O3xIqOc1ooK2IXrdWJiQUEXIMlqiw6+jKV4s5wmESVXZ+vaZnF+JZdBLzmJlP+uctKE0mBUE1v05
9LhRBa96ofz728w2S8QjVSi76ce/HEVKNU+xAhckyB+LGU1ygAGNQI62xUqCmtwjdZg0dGjppti4
Rv1tFSlFOCDVAVT2ejsqlcl9rfto3UxLomy8AC9fK+hAdcYXCCU0Z5e0n7GAFLDOErVVwt09lqA/
0kI93pVwv/By3uErCH2hs04qufGWHZ6A3gMjZMExceN46uI7prGGmWYrFNaCIDqUtDefvlIwptZ8
wKC1FTYZLSLZSl/FC9ekiISRQJ4Vkq4J4/lreT4YBsRXVKK86NJWjPqapFHcNnEDZw7je5r5iulZ
+roxbp5nvd3cdkLS8xu583yEXITUSUlKPlE7rFEcKElFGHf/vPt0lv4NAM0FtdQqi8G9ZdMUyI4S
Y3Ghj8oyvbLM2c1DRQ1LattVukUU9kTGvV1pxkji7B6oECKrW74H1PNJ5P331+XwWWiKc2myzOI1
k/s9IyzR3QP6Y9JTrSjsohINsnoXB0X7vk3q5dlztgRURKupDpHzqgEjqBwtsHu5+daz/AuZvcfo
lBaYan/4UGr78tFSRFpWsq+/gNUlWZwiNukE+d9+JAxtpewk02SVCLiNejrXbw5JOZNtfBUPwFFC
cJBAb8VlIhJetnKLIr5DOMBNZzuIZ1zF8TFTct85nIeP39iUB5qoqt3eEWoQA2cIvZZfYeHO/4sn
xvV5zynHr4FGaQbVDzof89T+CUPaMBe2Navd2ElZKmi6Ls7ZPWDi1aHm6oaObmm52ysMXzDGeSyA
m5Kf2Df7YFsc86pJZqgzWc+iaHqZ8LGLZh51t2ZesdBim1FfLPZSUpD+pIshzrewzPVAgDgO0Fuv
MWlbb0ga5IUU4PgKgnZtNYfvsAbqUae2IZE261SFeA+vaM6tF72pBa+iuZUImRQU7hhibldYzd/Q
12Ugf4V35Q2avr1oUx1XfS34J/mqUB5fyJNh6jeFAK9+ehYHZtZhRDldnE4MVBusbLKt1eTgXXpx
7lKvyHoWmaa5lI2Jlh0VjUuTlPupGcEbwE9UaASNfFMLFQTxcs45LZwONaE310k9BGNQD3jm0s/P
Qoz750LCkUqxz4OFrv1yjanT2LwgRuVRSE+rIxr4R6CaN1dEiZff0vlzouIS9c44HXW6Bx/U8oGB
BV5T9s7Ilv1rsqARqKb6a2piLrcHTr+7hhDLdrNX4U3DpVGJGWIkAp2wpMNo4xAyilvgEDplGV7e
ofKEBvouwSiyoCWy+ZM7ZFYnayCbnrODQ7k/2fevE9l4AhBPIP4/Vj5FiOfA6SCJU//WQUTHHG28
4TCwz76cAD6fU/OxCMbCB2PpF41phf0egKj17g2uNIJfzHwwY/LLLkBpaVy9gPD4PlmuvI1vMnm9
D4SoIka/k2k9iLySSReABZSU/NLxVEozZX3bPNKldlmt4Qwd1S6pQSzwQWNapLiPTO6Yt5VdBAiS
RqnYLoyi89rXDNwqcVHrvsrZCIwwjbB6c4gXQJK8prsjgL0lkT9X6v29m2LUp6vM/6ZhFaCWD0os
QDIus1IDIqpadwnK9mSxb7bxDMTu4EmPpGmpHbNdX1Sad6IuXAMwBqgqlWD+ZBat7CR1WM0hbfdI
WuwcyqfiqbwAYC3gMU0JGfKxKy6/1aA0VH536EtYKi6dXMBUIpo7hVzSpGYXk1TAgefOYL0mwFWd
Wb2JAwRWvzP9Aasfw6e+SXzp/z5qa65aFG9aNOYVojNWX/kEAPz//M3GOlAbeA/zON8C1qbA7zzl
4wC0xbqU46lPp3vgg0F7ZyFpMh89SwgctPU3Nv1z1xTNkVdHSp7gYyPp/6mQQx+XtOhMhz+BSPxY
1Gf5vZ0iwGclRerYFktMpk96OHYEuoSAZ7KWNRQ0VsqByUFpNktL8CmUqvS3nkXXVUL2Lx8+9dod
tjPjLNIuKfOY5P4Qj0QJCzpLMFG1gN3304LM1VIkvGGEUUqvtdyikTMARzLp+bxbBbtms92b3i7I
AusK/OqtYSI7hm4dfPqJxtKtAaJlb3DLW60f9yUNZ3M1eUclsrowgqiGJ83CFpQ2aSmmxD2xMWbI
CiPMsZnrv4IXoBNErw8jOoqbKquEnXPSsE+AgsR6d8I5Ve3sHt5XB//4nmvOLsFzWxsneKlaNF9G
cs0mNjgd/7Yg4dxdIzdKRNZjvpoMPGtjqSzqozUSi2lS2BDeo+3nReTpy+kzNhuquR4xTA1Hc9lc
09OR7rBgG/uYnC1n54PuT41X1UEgWd4BMYpxeximcRSrfUR6Mk7rTHuWfHLwq3Xl/fxUV7qzzlLW
+gE7WXj7FC8ajYNxVp2RPWn0BUEN5znYE5yvkHLs2Gd6vhdzLPrOyQ83qaQJpttd/sdk3uktZ4zH
XOItCdygXgHbGEGtexZ1rm1bXyFGcSe57/x921Ul2PtpRnICIru6vbi31VsXDbTVZcrwRsQmee3E
7BHLImpxMVQIT2AjcHNgE0Cxs/ChKsd2/kauCRUknXsZggDT9Eo2mC93p+FCYKu8rv74MZi2bSqy
wFjWrrvC4nWrgHPvSVKjsBVPAVw3TPzMSzvPhnaj1tuYpQmLn9AjRgASYn120vxU7Kttf9iuwFbx
woi6ZV9DfoetNFioEhf6qkfoti921+Q1nIaB4oJKqvGpHS7GNc5FPQ5jbg2vnlSMr6ROQ8nDyR38
+lIU7LVV4/qBSn1LENDYwp7QOtnjwqgfwmMEzPMwmgxFwwx0cCxCpbJNgjzokN6mjnw/ZmhPyHrn
+/bB1g+qOl5Ppiefic7Dau/gUfGlrbTU0pC9/nfBR6xxlbD4izvfsioBzM4QTyy4ul+9CaVef6AQ
VA0VZzS3OKptLLvHJaTEU7/848jJkCxfZQZys+N1FxlpO+WeatVJb5ZbQ9+2Cs+2Eea5I84B3bMe
tOA0oCrpgskKZeQHvyvCVzc9cqo5eqH6a2+kM9CYsz01GQKJRmcJCuTz/S6RfjBgH3ysC7iqHT07
G0UUtoZlW87b1MDVyV70UD1aLiiYbm9SQgCZG9CovVbr5VQ2KoJkx/sGZ/YbO64T5og4MsSoC6OD
NdYxpfE/bxK9OG17bQQKlgzstVYGerrg9apfc2Xg+p6h6AEX478WlcZQT5J703GuUCyN85EGhDLM
lAsqwS1fBpsyU7WJtyHO79+j/JCtRyztR0yPzIXbsAbHHF6Wy+tUtw/DN1EgErm8/yu9o5B+W4R2
WpIFx6PtSKXzNOXJIdjypThUpFUkwX8rzcfxZu4p2msUDELTlXe44hVSRQOCnr8OlKLtezDB964Q
GHFARF2zv2purehpsrYlbbGsTiMKqUktdkwkcgKpHeZm44arKjrDRtBM62OSINTqu9QAk/5xaMFH
QRI8XNdQSwHIgnO1qtYNtb6PpquJ5a7CSpaGmeg5BS6rDe2ZOp+P9Av5po3BPj0NrDuJvM6wBKQQ
Qplr9SpH/xih1EkBuGiIU5IbMgINyG2rybL94y7VULfBBRRFXKx5MK7msYBkbgwEXaLBjGjOI0Za
0KhQEbX1Qp19wq2hibs8uNgzh///+ZmmizlbrQA5PpAy5nZn51WL5K5ZLmPLpRevb50RpsE+Mj32
jXRwywI1p8PyNHNLmSwyyFUp8lcWtHH0/ejmIorIOG0jOX0xBIyV9iu4QQRJOtUIByBXEuFFOlOf
OGbpUg55/b0UEbl2p9kL9NxafdnJ27MQBveadGL9LqVA/mzTEWU5UZ934qQO6nGdV/ygemzG6NJI
xJCJb76oweFPZeARGo+v31jtEJQdUEzQi25WMciXu9zDO7LKM59NERavcKPiefQMBxh9nCXJ0mHH
dLgWoN231PLqrlpu4yDaGhO1vDknTTQE8MtTYd0JDdbOeEL7+rFTFU5ZAMQqBk7JinvtKCmRaIDi
hDoRb8nWEx5U8483wAtXr6QqrVMF+IdKr5u0tZOcjmxn6jCB6vktFfFLXu3n21sdxhyON0Mklc0K
2hU4TtD8GDnc9IiqodMFV8vfh7H05H4v7yP1j65mdas+kKky69dagQQPvqrSxGG8J/GP/LYG98sQ
FBcbuJNrpBvpIeANaJh0FQ3g4baDSYqHxg5+FUsT3/NXWuqLMvBI+Bp5uVMHVdmiXm+vmm7XYyr9
iNVR+1PMlOq29iT9ISa0ubCxTwN0D6RruX9DivpmuzZd2B0Oyl5UkKUxXhWRqHYAdPxHgiDU/osi
l/R/fy1goLIS2H1Nojn5Gpe51TMR9Lsv3MVj+kUNlez6k5SnTmiePffHDPQrULO2NPmoUui696va
auLY+6TzijFhLQkOYEilge3jV+GXREE3AOS1Tkgv058pNkxYaa3/xlRtMneSR5ttBLTtG71knly5
zGvQ/1FB8b8VPk0Kw6Xd/vlsKXiTlLK2S7T76/fmCS4gVURfJ0G77n8VDW/wKxngwvp7bnWoH34g
YDNeUIKfCgMAq/7A7Nhcru7ymCLORzO7ztvIz5MUbyKTaaezjmSiSj86k6kvNwZw19MtXIroBAx6
OBVb9OC+5zZJHh6UwHWukj7v4U6TIbPJFLDkjQAD7jATLs7ORKaLGGjpJVpzdMyM6BoZwhEyjC6Z
7ybwWt7w+HvafLRzLHaTY1iPUnO7VRFYTaEdhog6xFBqGuqT+l4Jrk6WNz81O3dVqb9Kuu+wAqQx
0Eoii6xheIIjYFFUtXLseXdG0ixLuEzFNbpmFSKT/OGKPVAfP106RmdbI0Eo6i7kp58PameChTx7
c8DhejqN5TTlW0bbOq9daNfOdHx/3YgzLtS50Au/1FKo3nwlQZ15zeJ07Djjm2by5EQlsMjsToY3
38o/N7x33tWv4L07KIdudemWh2udEdAxVbgT6e0zAm5qcs21iC4WUnF8vpr0iXDBD2HsdH5bdIcE
LzpRsG1bq2E4ZZGhfU99sSHlX2T9F2XyZnP04CgQlC9Ch2uGKio+DRM8bh0NYjvM5KCmpDRvrvFZ
ZmYpALEb+k2J7AttIjqVXQfN9Qs1PpOBXOrs1+R4425687XkApFXad89UW4fizGvp4FSTzGMzg2/
Xah08N3dPL3MF369ZLFr2LiAlZfOHFMjJe3jnzIgyMQvi5sp3OPf62jqy74OSE9HbryXdEcQ4KeY
ZfpQu+udiD07+NNJO25l+M/rMn8f4gBh+DQhvqIsVYmsUD3gOh8ANTcP7ibFcK0GZPmRhzYPBQYU
1HLUJHoIC3SSEnnJhyBp4HwLKOZVclTeoHIoKpK6HpllTJPxOJwQJHrQaWNJvAtf30+h2Jxw6rgj
QYeJd+m3lUvPiKlPvO0xHMSnGgsQ03htMkbtQQkaQ3YI2ahUipTWa/9369iE9Zl5cHf8I6xrf8kB
ZHeiRTA3S6ehCyPwyrk85dzppBZKLektNdztu1V3oPqSgUCpju5OllJjSge9xZJMNhuyXbCuoG7s
uhKAwXpeJREkr0MN+taNEvk9R8L4MkxSV6aIdI50qk94JxVD8N9HicmIZnxL427709UIMXR5eE2x
s5AmXiZAMnorq9jaBlezxzyjoNZ+AwL4Bn2KoNDBZY+dekUG3qskWMI7HX5RHgYsMCdQMM6FXJDH
LsmB2t1ghvS1CoIC6LlddmYID/U2y7vLGdngtAn7CeBtXBOHbGtOKdnO/zfv1LmoOv6IA3kD8dtN
j0ij1zYkfyHuRlAktZGp3G8J5cpHpImVDTBCmw4LNanSzQlzy3tT7UNNzysuAjFMHqtzjJCABen1
Y1EGc4C1ntq7Ggbj7NFGeX62/7ydUz05HcIvkdWSh+PbKWZYIo+MASV7SDhorN/AEaHYL1YWVbXp
BYvbPQcLdsIlr7YUPTV9F0ME7uVyUyju+NaRgPt7rnvxBqN0ruFHW8IJjT+4FkC5gooyXdW6qhlr
mn1Lcoe1pscV+HzKz1Gxu8fxi6ilLF6BwnvNOGC5CFi+pbL71K3UIJcjGrGLjkSO/JvOmDuyeqBB
uQhNUSbzGDRj6qwkDnOm3jgoN1nPSk4dxG1DDUP4io5HcybJjf8+6txAfhE76tjD/pkpjzntYBC5
3y1Ny3Lgpw6G9J/prLYZvUr02FDw8Ox3SGO3frXZV/NdouYrK61e30a6POCgweB4Eh3eI+oisckh
JS8wXejx0ALtExOn4Nu8qzmWV55KJP5fpGPe85TCVPKooH/gfBx9Q1QtQUzXZDilpIEkVirLoHg4
atA4+5fndt/Tl4qvKd3LCfCnSvVsv195necyfzVPcxIMd86cslUNuqQZ4Kma54rGmmmgR9fkOcMF
CjohXJt/Fti9reSSlj2S65M3A6/b8is1PjjdQaoX6avuK3fY8ktAqBHeEaJ35f6Nv2jY1DbE6CZh
Oo6sZiMhovQRK5Z+kD7rAhuqMgHdbkZ/o65ryL/upC5XP7XTaXQGPQMgKffg/5O/LFTXPpT3rkTM
UhtRSjmKI8vR7LxVdQgvUoT1NN2IfV43Errd/vk+U64BRrpu4JlIYUls8xwsYs3MZHeQK88hZ091
5FapaDCbn6zXAk4Oe8hExZmdBjKErnCoOFSxAjFd/qilgvadi7nyFUbgrwVSJlnSIPDrZw9yxKD5
irTUr8IR/+FAPuMIMS32zYTAsLizYgHH5lDiWLHJk1qIwSUxv7msA56Ogy03Vw06sB9U0/VqVpql
wXpqiRsgZvOidnqL4bm5hFnqL+3bQ0g/HS/Ggp0o+g5FH0kEsRWgdkOmxohLVpPuXiyRJISTqNNR
rVOudFIm4DPpRkfdMpjASwoR/Lm3USstLZgB4mnglrTWOJ5S+SlB3TFKOXbCsvqgKsSCKEzhXd+k
EWJgGQ0saqm++q6zf4xkW6YvYJKefyKbNs4DpZndob0LXCEKTmlS38fAHbDgnAkBKbt2L+pVo4F9
I7DQcQlYuhpQnj/QnBJcYl6D4U+HyI6tjB7Inyxs12NSArC99IoqVlLDvU8V4cz0xgLStU3emjbO
JaIw95YzxAse0f7dWqYN1aWKXLJGS5iNR1sMlVllmh/O1r5VZ4Aj/AprJUJ0Mkyez2Avv1Bq6KOP
jGmliVOIQyDpQBEjmRreusWaaAFvlxAHPyNG8QUmPyYF+j6y3iJOL6o2l3C6lVVLO6sofhhzwtUX
ElNjqQPSUdSnhocIQP+1wfKzAx1mOw090xTYcQzErFLI/bofICwrNI9eMDkdDWIhssliwvpozaCT
cRcCD8vxFWft5hVd0L/zrXp8TGoTDpJZ/hoaiEEiaygh6hniTLfY+MMtOVx+RPctZBATxoID5/il
owLdoCMp4GFlh6ncstoj9KC99BRbDBtybZKWRI4/dH9Zd2/r5S6sSymy8/fc1J/VlCliWgyXMHbc
XBJNCgN3ewoUmipj/Y5MBCRlDIABBqlvol/7GAsJTXucbRVo1hTuBXzt8Sa5IyfiV6DHyUgwhvlA
I1ujYrm6NbEvQtQOHXLXRLl1gief8Fy9Xqa1/2qNc7j4vbYu8bddBHVFKhdd41aECCKvZsGJq+w+
cmayaXfUfRpZnuVkONadFfTXHsCk7SjYrBKknGdwu34nQjC04FI/+F0xBs5xoCVvAcRWT19SS70s
v2nd8/eSMoj70BLt1npnTPgZttdjTCL9RCDFestjb1ZvudpPcMuztLKGufvYUXVfb+vt2eHffLNG
wO3GEXpLX2ku5FjEaSIPYNLO0OcSkS0ZPkRZbqssx/uJSdZB+/V9+culOwX6DiT1LX3axHsHZ6za
yJTA0+XV5lLFPUwm/4WFTmxnCcU/N0wLX6WmsNgVjKsQp4n7msFDiH7h+uCaIlsOMS7TVwaDP5c0
pTva/C4fsGMwLd9oBHP6z214/oUX11MqLr/NPJoLgnM6WKHhG0Zq3p+yn4TjGd+OJVlkpyZyXc1i
lrbHj0zKeR88pRHfxglEcQFTmfMsYT9Z0lHELwNwFjlOHmO/HKBnVowVigN5XUfAvlVPDI1trUnn
3MdLesw+OA2W11EH/LFBgNCo1ogJf4JbJ/5xVHy5VFG/H0tjRXgR0HvwncNs4yRowxkQQQIpm9IW
Kdy0k9rCCj41XmeOGDNMGC1Cea3hCnwR2/eyO+3/Q8ahIox3m8IWpcTeIFkAo0aa1ZVLBo4PPRhU
XE+cWwHoAc34B1CXNGVQQkbPkiG9J9uPceVo2p8mAzuPn/NAJVdQEoCVCTYjhGgoUVuYFqT/4Trg
r51eXiH+7QH/3X2U+BZAC3k/D8+MujBTimaHjp2dmgazOqob/GG5c8E2Ub4mrTSkEDPxqTaTfJgn
oaXf9ox7azFAhDdlLUllFvVA5834WSJE2cV5PRZCnz9COy4H40HwXidHEkLJ/MpR2srpiMlPW7I6
PQKm2cwWKbRMXfnmbSjZwZzm5z2ZLydX+k9or31+wW7rBfQHE0JidP4eCHfjnQBE6jeltmBxFiEb
Yv3z549EOAoE8Ki7yvIueiKcity4Ubh38eOPc92jZxctA25ZcpZ7HT0m6G1ys20pBBx2nKllVHxl
dqvd3OvY3LrYuXRjoWmvNyFJiyR75Rabvi0h+ufeGn7TcxOBnrV9Aqj8tJo/5IVD6DTQnatrEN3d
XTslgHqBxniOG73nwU6GSpFHWu5UH4ljmoucQ3LX1PKBhJaLU4JjGJeosubW4jGLxTNFbX4Ur5+x
+4tii3mN/2ruUeQWzfpdIaOnrElFA1F60Bskv/DvJVTcBoZfEu9ab14wiyzqYS5kiZdmxc1O5IkM
TtH38dn4ItHOyV+tINp3mjAv4yM/gl8XKYO6St8LwHVQJ/wrAZ8JDXD5VKkHlAtywtLMyjca+L0x
qp/IJZ20aNkU3xvL8XF7Y5vdMkMSn+Kfp55w1PJLWz4KEgB05KhnSCi5j2Y07yvtTwAxM/Tn1c8t
0F7wUCp/9rgu06W3itBvXlf4d6OrkMzgXeHFfZ3r0Uo0ZLUDhO6A3iE2ZcrOPL89tuRGp+gB8X+g
e5nCImr5jKfenvSyS60UE1PfGYlJPO45n24YVHwC01bjcZRlBL60xvDvcjfd8UKuZsH7kQoSp8pM
v0k0BS93ewKfVDys6qqW2NappU8HIDqEVA9IEL/oGKDG3XXEyTjsA6X4MDObqVbpLVzNEegdAuN1
TgW/5wTBvts1q0bPteUeEFlMSugA1BbVjqvZrV38SEd5d1oNu+0WKKxgZINGf7CR+PXpKOiyLe6a
ZshqWt/ce++NTphGNjOl+LjgqeVyknWnRRRvUERZZn08o0UHFfqzfl0/RQgycTmheJ6TmtgLeXtB
sPNoPeQYdSx/B8KKEBH7OD+KgZx91mN+/2Vq/flVJuPMu6x7ZigPz0+vtPH8vqpA2aVUFtBNMKqO
auVzrppotRLW2yZ0kYd9vhFA5LUQktWsMxtQlPm9znlDYw15RgKxe/jhA7XZ4S+vJcYx7wr0MtJt
OsztAK3+a8as6dWEIAX4h0f1NhAYQHp9sj26wveOwM3uA6fSxt1WSeebAQnb353eoBstTSkuQJ/A
IHC2Yja1N5BxgsSZp4t84UYLArQq3nkPRk3uQWgNVxJGDTbdhPFI4vl3bMApeyKaealR6a74OnTx
Cz4e7sCkAN6qkf65+hDMOrsZ5gUbnwhNS5hbd2gfIUbEghOBao/V4U4NS+FKnCk2GVS9iMXAC7t3
QGjeOFGuNX0azt7pjfkHOewwRIRMeFSUqaCs8UdeyXPMDHEecWXjNn0O3FINLn7K1bumHCK+P+LI
aO/Jop762G2OeyOwtBzIv7+7Vdw7xhh5gp3bEoD5rU79vq/XURDl8urVb5zmW90thFRemafBqRfF
VV57FT/n2o9fqrSWs4pzkj7VFWa0fAj4xFGNgVYWsRkfMda07fzFW/FML51XAgfZSPmf+/o+/F6Y
lhYft+111oeC58GI4GRPcwbUE74Q/XfT+hJt0UsM3xTo/piDU7C3MGkWaQVVa6Zms/e7VQdXfGMO
a0JL5pQGz1bemUY9NFEon+cu7vbUwBDMIdUdiKzf6DQxm2Ia52FjTimuG7NQu3L5U7395x1IcO9h
ADZL/Tmqd4WghtNRlGWq8Z76xOzS+xfsM+HoFQbO+M+/LfkZiXeO16pC3HqxtAFIjEbYQwe74yN/
cuhzlE//X8pObHdUeQgD/pSTVd9feJ+PPGqdt2woJXRtjk6qbpjEpsf0uSVCPLro3YGIiG5HB8XQ
WZOAKWM+5Rxuir+hMn4/vGSTwJqFa1lcuFfpzupxq9Ga3FnZNX/gIpQnDHAVdIdOeVSoVT0mbC/r
WvJU/jPQ7HzWzKbOnR+oJy7V9EGsSyAMXTRUnQR0GAJae2hgR7Hc+icCeozpv0F4H04fDKMVHJua
fEQQHY7sw3FAbwXvliZwQ7HwQFolMmRiJEzAs124i+G7UxQaYiEBOs02rOTYisuuZ10jlVl6Qezu
/RcBWWH4NbS4gYClbzAekGn9pofWp3LJEifaGjGtAvkN+rozwOJyYhcnxG48irPSXwGBAR3cvodK
FCFZW/e0sO+yzvL0rw38uufx/WMr6qu8j11/8gl04XG+OCuoNyYtrO0NJzZARCS3SEQQS7BS7eOS
3oajHBzyNDbNPgURRt2Xn2W4gTPwQe3YgprSSMEijQuojNuPgLWn77I658+xPHCCRaI6pyNk3wvt
U1tB7M0ObfXhzhsqFdcXXmEaMbGhIOCxynIWZ2/k4wQEOQz7aPgQKNV2u2VPfTwrnEMzbEt+BpLe
GQmDErE116Fc+iwGHRTTUNo64CZPvN4LMxri28j7s/qGfH/lmb6jjsG+RiK4yje4NV1ANJEC+jF8
DMepvpnbPObI/2AhpA3Yt7GD+mbUMK9txNGc+YP47TcEHRms2WgZ+plvRgDIcO5RmXvVRw6o+uOT
nIeZ+aaa5FWjnixIUIsTLkRe1ggAUlVu5PWeEgOtgs+LCRWF+J8bmcXsqhsp0hhXlMR98AYC1rTv
gIxgnu0eXBclHYZWPJpCABB0zM3iqSjp/PHhZ62vwX9Cs7sTJ0tg0Mn6pdP4yTPEENjYrj5aKg4o
BfbW1B5JvhuPlnO6DHCxt9KNXSi/fL3bcSISYgOV0OfCSJVwypy4vHJRUziUW11mNO2qRrBjNrc4
eEZscUAs+Gy+A+X0z3Y89Z44riuxZYS4/v/E10aJ0EX1W+lbkWeBGfVQ35o5fQI4iB7dQP0DxR0H
e/lEdZZmFyOrCU5MHnCgO+1BIFVBsdrxP/9IB/Koxh07V8Dj459YXdO4am3drHtQiOnsenmrTzvz
2M/HAvJnVaMhNTl4/Xv7jgMQ52wFx0kvQ0uh5XZ64mmYogZxL3JYrmFcPhhgF5m2rTqTtiZChfWH
vmS0dbowuWNk/Ot9wVrN+gwcz3samPDR7IStMcGCQqy3GqONidm9CnAjmYNNrTRZt8qEoCophDkI
eZV5/gxSikFNfdRvl3l5mmjEUkX6/nZeX+w8LKnzQ1RsQYA5O0scIJLr96sRdax1hlanuQZX8hNT
tEURoUsWiiK310EFDYTG+ru9+knLuFvaafNKRsVZF83l4fQYuAd7nZBUYwQVHXkdt9303ppIM0uK
JQyl6XxCLDjrCA2WfRGl1wDZUGeMHgIyrfhAblkE2zFIxatsyKfO+SVoSf4yf5llfko/oWIjqLCi
WqiaHjjK+9GEIdVS8Fc0olNCxiQzM+JYaXsYYwMmE0rllKt3kYEjbVcqSPTTPESdjqDMREAO1YAf
M+gocQ6SAv4Ddd/N8DXL4ihB/z3UBRkHSIfLkkzFCV0YnN6Cks4TcX7BDsiP8Iw/+wk3iaXC6D9T
1L7GroFewQWFzj5eHSOc6VVnguO10YDMk3+Pos4dRUgunyBzsdUYlLng05XjIVDS8nfImDLiIP+u
bmJbV5ZobdIxFPSnAY405YRUJscuvEI4/0ySQUhdbgqbqSg9eEzL9BSQ97DMdtQARnUrGneTPbvD
z1uJDBIq4HUnpwphFbwMCYaIGuMePdL0wLn6392U9SegPO6ki9s/CtWHY1vLlz3+nfK6ZxZ6Dhap
TaJlZOWkQf7ypFzO59QdS097nOTTT7ZGiuznadC8kNbs+AklVOjeRuIZW3LWfEfiGo9gYTAGVFEK
NlehwU1k8+Bi9iFoJHT+1G5a+wfg+PP/foecv2pbYCr0jrl9vhSghx2nC1+VCVpSdiHPbo5PXs8H
w7ngcvwDQR/82g9xvuxwWjdKcuBijUkZ46/oZmrLjq3XSzPV4SlSY6ta0VSODT1yF4zbMfjixvl0
Q78cSsNbSU/ygnYllFBXyyY3HGVV04GcwKf0mDdqJmyQvvYkl38fhF3zlvcp91b3ao1SLfe9xYIQ
Er1egR2PKLKTzPoF1jkTRTaDfZan2jOyHVbFQ8Ys/YI8CCD60/ywJnGXwISr5RNSWzJwipEZo6YQ
12/3dWHlGviI1EYLeJR33vpKaKvJAPlFP5T0ylUfGeSrhLVEPgDA1GirxtI9t3TOx40To8RGtZdv
9czuYkRpSvGiASv5AqU6lifiy5WYqWyXZFfCnvJHzZ1+PygdsR/PCo7aJQ1WqJVhAtZIoCI8aFOQ
pQlHN0EfAV8AV9YDt/LGYFSWWYFFT3O4cwszkg2UCVAlM2XhSHUMWc195aOiHa/QfuUcQRoN5Tpk
NQkPitxAmqi+AmKnlkGBCU6iW2W8N46kuvXgfPBTdc2EPmAXXOcAARS8ZJADthmQn/u9qTinkTcM
AMr3ylBUfJBCD308IyJpCUte+4ZTD2UNcJ3YiufJkuKhllrpiMQKX0WMx7M8Tb2XKs17EOvN50fv
YjbrydrjCfHHz4bL3WdKDWOzjU3v4xSG9UDdoOSM0hq3wJU1+txpQm0XlCjo8e2B8zfs1AUN5tym
60ah+PaTAA5FAOcpNzHJ9hSILgZ3BDAsrRZ0SQh5kpLOKs4sUdedR+1gvxWXCzSelx/qsVHog7Pi
i36+rVmZLKYF0jZ5tgyzRYrAVI3H6WoBavyyQmMW3b5WnKLmQAjC0QgIX1vm6YA2XDM+3D4Gd6QC
BEuHRyDuee48xv9WFSMAPU7wY5avYFcptjzb9VJMsQO58VUQUfAZh+Dn18zRDMFygyeC77/PnHXP
9ZC5frGQ307c78QSpS6gNWv8bBMjpyHAPO4yUyjuFFbz2fQadXnuUbfanI6QzRA+fwfznGpMI3R2
snWqW+SHtW+pxBDJvcXlT6cJ9Gu8IJKlexbpl69I3j6WarlSeRkYh4dQI3svQ8mhzh4hqc9raRO1
2gV/RQTyjIiU8hSfMT/YeltfjOVuOCUSzf7s+brv0ikvPrlVvqGqZU8DFFE8BEJ8VxYvr9bBbSla
/ARRynlvjXhXSrSPR5YXfDRYTQPqvhoOq3T/jcsxC0X7TUgyrz54woGiY2h/xJulDt0U/pLseOcg
lylSzKiPpq+b2uCBriPWyoPIgo5h0ht2+ymRcogeVxlevnztOmBn+XaetwKagihG7gquVUJf7LOy
4mLYjGzeufHn7Vxm7psPCdURhKkSL3ay8nUx0+niHOIuWsAZFHXiQCHKP7/CjcLrpGOZc+JVpb+6
CH/1s9q2GI0spYh/Sq6WVD5Z3+87rD3EM5KvsLvNHOghJwj2NAczWMp/QBYiFoew2lwFeT4xJePq
4CLcao74U9YStHLOqFBA3MVnxlWQf1smP9hGamijxgLCeKwF6VvjykCiXR0Fq3shBEMGExPET2ro
l4Lyf5YrCX1OAtiXntFBpuJEGUChZOvniYtEkmtfs+KZRfirAmraGOHOoFiL/yUSLGXDXDLnn5co
lWUQwO3F0h1M8DJkHPG60YyP71OE6dqNI3f/0PGzLt/eZWhrjMx9yucEC4NyMeZ4VF7aFnOkHDsr
kxTJQInJuIoChI4XnmWbli3T3PqO6qwGD6OJWn3F24AAGnUbtodTO+QYnLwMu2VM2WgeaXe+1oio
TMhvrLkEg7Cot9fMn6tZNIEm1Q9MNpWGvx6O9HKRq3FNAZkOh1n6oY5dnc47dIxzs+8dYsjdch+q
hzE54COCPKu4Mwo84zApsBi0BNnWaRbyS13/C2T+tTdZrLlMTNSF7Ar9MjOZykZpPuzvO4SxDEof
5F7wKxlYiG0eAHYtmU3xyNQ0srZXUBTcCCIfX6Q/69BdV9/9UscYPqTytxvAh1iNun4dcHQkz22t
D0P2CopF/Bp+B3wefzmKE/87ZzY+6x0KWRkIAc5E7KTMocOBteW9SlD3m5Z8YdR9xVwN+I0vMTP8
ARepb5maSI8MO1++sWi/PJvfRayV+I8JjKfKWmVUDt7rLz3MRjtrV81W2GtGP+BRYORB6WdIOeBx
rYxch/G+GGkVpRqtJrjBdNnGB3qkMyXGj+w1ah1NV1o7R06ddL5Lq7jECpPx2sUaGl2LRXmbuh/d
YVwRzvmUqefPN6o3YnmoTmRIjTXGgwzOZxxX6M920/6WGxUWq+ns8TTvC2k0XZdpgZnE6FHnWOSC
tv+Ki5bARECZiIVIYGVDchVX3XR8WsPFoBh5BZ2wkUiMh5GsQLpVUG3i8N2khp7qgj3Dt+D5CiXG
5jjBjndiu/SURbwiagySl1ge7GQjjOFI4ZoJf4SXXvmykvskkN/yu6cgmH0SVP4zIjHQUvQrWtXs
ChOJ9Vm/RI+utPvXWnCZYzhhZ+9ZA3l5h7frwlMDckSKwQu/QxjmJjQSXJG7OPpj/iAcOiJgHCUA
bog2PsbbbyEkvKNmhSroCXXddGZIv/3HbyLGZNAPzJWjwJ7PUdga7mXjgZ64+a+xFfY/CQoifk8F
zCQpTuEB1I7gt/z7xVABFgrXlDjHSI32TtW1TY6Tie3FcC8ylLbCGcqV4zOG1SgeH5FEcovPM/io
gH274OkNZEHAkHml6TMYhjnO6mbS15JyB1rTufu2q+zRMfnC+a1Sio/hajxW7gkt/DHxH/E9ckVN
nT7StcyzxvCSb/ZTlcYqaTG4OaWS3dAyZvibQVpqLFoaL5sOWEBVoivEOQW65R5rQMIKsGpB96Gg
C0Me2pTRwQ+WGGk11mZSgSJwKuSvrGQZtNiDhc1z7DtpRnhMle5ozICTUvJGLFGR3fsT2YHBZ1Cy
16BVS+5ZJu2Flm/ss5KnbjlbjKH2YOwqcIAZd/ZkY3M8McQ8Ep9MYTX6GsJ6HDP/RyuFanHsS0pc
eAnQGquTd5BYp2Out7nqUeAevQNpo+cawfXufSalgFtSUGU77LAvCOcxjOmckE2za36ptAk85n7A
xdaAugbYchOlFvpkx7gPLmGNQ16HtLT4sSLTOyZa2MPu94Dh2WMjV7lhn7177IuTEcgdR7mAbp7/
2adUdiKg/FcMUvjgNUDrrVkpywmRGKdRv7vsZiUK8yetv7IKbdP9uHW9C9+yO6iqg8OYyuJH7nwh
78MXIc+nrFpnZH979X94Aa3vTot4XPPsN3p4dZuHD6rr2tsG73YVdSzN7PfFyjfQUVSLY1ozlNeT
ZaeN375eqqCgxuyXeE6J3J+R5MiHDfVN1RHj9BKSgSB5ILhtDSRA/vB0qjGmykJqlmVzRWsXLVrl
W2ZoIQvBi28sKPRDhFZwXiRTUWPngtHNA2X9DbBZhpxBsK9/xnUlYcGJKGp7ZqcWHrGrsWkGeS57
/NQDWfLup7ijII5T7cY3d8GPGyarvLBDOqre154ISL21tubt6aVZ7g7tUKjWAO5orjubc+gOMKXF
p910GtqU18uSDnUkP5CGaFd0r1j4pGZ3I7jAxFY2sRNObTsWd1wzKKPs06XNxJ5XogoNBcF+XpXm
mywBes95kkCDDgQfsupEYucWUmPSRZ3fwydBB3IaQUFj7OSOAqrsk1AH1SToWR2aSFfjJ9VAetJ2
Pwq6XH/nVd4VvyWAfldvlGlG6UrGytwP6rIHLYuVts++HjjY3SNsQFijeRirDgR49ERZesiRP2Pi
r6/NbiSnnmImi2F0ouEXz+KRrb9rxyTuo4aWI+sK/da1e4Kyu7u0KdJj+dcY9ns3jqJuv6p1Pi2p
zykw5O9hiyVGVfNPcJ8ULbRjv9P70QSL29MZc1L5VrGXwFmFqKBWC/CtycV0wLl9H7A3Y1mcNHZ6
u51HZTipM1Mvb/2ctxqzAJ7ix+Q7tN2PIl5hHuVd3s3IhcFgphwmNfPKGXgk8BCuJZMW4V+Imf0/
IHkkzjp9BUNcUzGbVd7Sie9CljLRdncWdNqTlgwiosepepM94nANHgf5fAgtxaZZ5kW2TCCrVFPA
PhOPLcHxTa83JHGu6P32h7e9ZAG/qr2mNlyRbgwHuvWFKuCfNrJWheaxpqdCM+OyJn3oSxkZaH4e
3iTgnjKHAE8kj072G0aHcbYUFWMwDgPMeP/CXNPjNh+wAW2IdlXHVHome9lHSfp/3NddYUou/4EL
zS9hHy5/d/br6Pvcoxjtll+b0foAhGaC585dHPFKibh3yD+MByM2bUG3UijWkn9SX2ZlxuPpZlxR
lnP1XnSe1nJOJ4kU8Oi9E7uHd+9KmCfzUd+qGw9zx2BpGRMBjXF1wWatPwqWNiMAxXj+c+FQTD0Y
9B4hYYmeltzpE5VsPGe7zlcK5Xwb45CSQ0Oucp2K6bhlagHORyDKjL3qfy9Tuj9TOhIx7rdq4WG0
/oVXawHNjQvs3OyCdvJjkPb82WbI2OF6Xbj8dTNlF99dQWSEHL+OTFlaE3BcVA+BNwQGV5oVcnaR
Bx/ceDCn7mRDBEhga7NXbIFDLbSbFNFdx9Wm1PiA+1rEHuwfVW5kZlP3PYKaMaFfBo4suF6llxGS
5ocPslANq4CBpDuiB7wMV5FDSAOZPrk+ivKn9+FQ6nDtLxTXTEmNnecAX1vFVncA5FFbSx28g8Nf
kYlGP2Eb2FoNNG7kNTD/f/jVXxu6RZb+kJkuk6jz7uaFgKLsCfvQqfnfwu7yzV/wRFaAmmfjrukL
uV+e5MR3kY3yaOGQc8t/q4Q1FE7uprD0ouCOGtnumyzVZfxpriJpkkbBDcfTwWhSsNGRopsG79+Z
cOG44XoW40R5gWQD/J1LG1y9/umeBWoFno8P1hDwkbsfvaOoKYOlU7+1buqSmmZqvQLM8DiErCCI
YE9a59V4fY3kfzjOqnLFR96gv44MwkjGu0nTCZWqmvej3O9xWLSQioynZ3DeJc35JlLgUjeNFoxt
t2cNnNbbEMRH4lPpP2KqwKYhJ08Jz1APpdi0KnpBEPFssMKgSQXFAvF0aASXea9t0pW0kMNXwN7L
5tXY91b+CJ2HBuxYFiVAtMvfRUNmgigFPvLlbtP1Iy4wsZjwbDDMXY/QiuAiRppvVzNqFlsf+6E/
IH23C8KcUHx3LaCpKj/xgSx2ZwNQP3aJpzxTEkGc0lHp8vAeIDO61dThR5LWcs6MEqyXP8hTvzKQ
EL0427RYMmqWV4HjqjOTzX043s2yhXi7DxbxIXrLNRyHIW6sXqDIn5shK9HQ0oRJZT0xv6kcqNYS
3XXyb311g4hK8nm/iTW81XjfUMRH3/j/emTWHqAby0Vr5u9APXgqe04Vnn1+dvbqWUW4k5p8BAFZ
Q87jprCXV27w59YX4cc04uiwpbq0v3yUtTExpFrg4MWuWG9CqCmdB6NVspR6N1cDKdaQ9c4JwZnH
kwCjZc1fapHzBB7xwwB3Vn/mE9FprkGmQLKRpIiTDgnHi5h7+09DirXoR54sY0Ob3gKrRchk9NRj
jJumY73SUuI8MWvUt9Qc79Rr2JmSyJvMeUQkH5dtZejrWRGoF2hPjqeycZiNsgtc1KI4JJ3qSaPk
HJWdSjzjrfUjoDJIPFS6ynzmw42SYuD6lMOsP2F05ZkmyMtLSepdCPfZQE/mGF3S63PeZPehfFoL
fY3/brlg6D0/f6yrtcNpFkgGKJdvdiZL01vWV+iB8D24PUt99B7X8QZ+NWDpATt07eMW3PaTv3H+
KYsbxBnS5GpQd+9C2kO5T3mn16Oh/pZv41qIR03poBsi7wXH3lSwYB2zhARv9kZs+mZjjsUYW7Q1
8p266BPcAuWWYJ6ucUAJ5EJpETQSEJ3p6/cOBpYsfShLa2R7VQaSTDE8aqetpFo0WmzKNql7V92l
sNxZoERFWqtXqqosNfEkBpXmMSVH71560yjS3PJ5tJmuquoGVjwXTXppGixo6G28MPqfwHyfgoH8
U4LE04LMyAASJc6GkjOOPucIZmKvDAHD1baX3CM8q+iIvE8LCBpNa37qEjFXNgYt685nXvA/WKxt
k+aRHv/W0MupxTtCyu4ojNQAiS9Z78HbxZ9psstEO6/BcSFGu/0U/1EQRsi64sfP+n7qrfZhSrxi
efxEvWhf3UD66hyg7t7yFPD4kSwUs/nGG3lpWwDo4n3oZn0yCHfC8nltZCcPOu1qaIm9vbCfSkAB
A06WO7WFEvLVBMv/oMncjqUO7A3ERIitwnO164918f7X+X7JunKGevIHRe2Cf9I0k5Kklcwrkbur
QrfrjhA7jl5IJljepexkhXQMI1lF00jg1/HtK5wX2VsNZlF75EPjg2I4j3SojWvJN06qZitRvt11
DfBBTJfozVsWqlOEDYwFDf5MRNioHxhv1mEqmlSbUUCL+NnqRNz/dURwTQtJfQqxsapJpq+XpUt6
+AQ7ql0D8l8kvV2DfvceRNU3Tg1C8H3Y9xw2vNe7BmvWztQgxhhs1DZT9LR71eY+dR34qrZyi/sD
ifziwzrALI28fgcGy2niOYWYV/ZrcYegdc1BernndIT9GZ2lSRf293TzkjVvHYuI+lcA12gIVMQt
gi5jrwwz6oa0KlqB+OFqTJdvpwiDmdwafVeSqOnDPJ+RQaDW44C9+pcz0zQC+RX2y0YQ6dpMFC28
C3w3lvCjXUbdn/XeIYnzzLZwvFfFJsB77msJbVAa5l86DInNfNOhB0rmFIfHqtfwoYsJDTxX8IAw
7TzuVspoSIcCbOJHj47zGVOErf2/sqPW+mqHrFnoZ7lyyFOg913td/DunglxzBpuQXrRrs+oTquY
btm7R02MNdkKIu77cJmhTZ7578Us4UHoc4kNn9TdIS5kchPeFmggtla3m7VvLAHJ/RnMawrXE/Kk
g8z/fUuupJGqEJoAgWXovijcpeTt6+Nld7P7AVBLwL1I7oEX/SZwKD+wIbh5fcHRVfr8mD2vEHbq
okrXPr2/SSzU2ESP5L9L2WYtPVoOj5B1aKdTC0SHFmgk6fE31f6B2uUhyyFDgbhG9bM72MHmY0sp
GpPmwfB/cpoH1puX2c/6k39CmYu1HnxfNXXlczC/6Oy99MReFn09XL5q3d+9BY24yY+1IavnQ7+X
ZC+GwPA/ikSKOl33SwoMsP42gsir2QN20XqNNiuBPhZ0HGlETmKE5vPM9GrdY8aFxCevhA2mNmvM
NT75dLQQEQccDeJti069O+LiIx5oOgpWy13N+/59YDUbmjA5n4C2MzQBEQp3/UkOhAP/Cc8QLtQf
5zAuJVCdzz5NeJfF2zSy9nDABZOJOvqnWNlRBgIkang83W18zm6NURd8HFYEdCe9lZ2trQjlN+Jx
4ADG8jXxEPci3jvqDk1krtddQctXEctBhpDEbsL+J6XnQoh22B41qHc0luKLtJNQ7sJvYOx6ngZ0
SRMqUKGcKTRoO8mqgt9hRpe5M87Xw+0N1u+D3ekrUTETbpqZ8Q9YUarIL9vp08bFwiXz5uAMzbD3
2+fbMxeyPA/guJByi2Jm6mxgD4horgrQdct9C+nTAjT+kh3pRybJrgXYPWpW/+dAJd15hS5/JF5A
+W5nQer7GwJVPNmIF9kBRPZ2FRFb6LRwebL0W+qihngE0PTyZRi//avj+7KBtJFqiyhO4qRZcD7D
+HgS60S3NolOTDpyPR7q61m2J0+uVJ6a7YllE+OgVRIIiuGY+ok9rdEZcjeNsRnVX1429IhpXqc/
X98S1vAiM6KNNDMLXj76WgjgIx5jQul9c/4+PkjC6csIkrlHlCDdT2iFVE3R31Z4PgyZubPz8oqp
vVelGqQYTtmhNI4R48Dis4QwliAfod1hGJcVRiknL9jWhexFn4VGw/rgx2PEbGStSnmcVWam/nd+
EE1fjkbhs+aK0YBDqAfqAaLZ+E8oZ3uzjs7x2DYvSdwQGvZwgz2w/jskmqj0Jmp5tSHMLPT2eiQX
mG4WyKzZPjnp/d7+WFjwYBR4b0VCLvhsk39SjVcyJGCu+OORwzDOw/u1PJTROqGbw9DKFB6zFbAl
1cqA6MUDcYfcmrMNZah1jFmmbHl8LNMDwpE2tir31P1NsyAa4NA/Kloi/0Yoimxl6i2tJwncYu+T
N00VLx8/GP1Ukm1eLT9zs9rcbbLhHpp+Y0n4Jucqp5X1j4TC5z+dMz2NewBiNtsPWpgxiPJ/1Bmm
vnmWZIIFTB3bnJHcFAYcmwsui8ogmWISl2vLVrVuCy+0YDvw/apMQQR1M34k9w4474nbtKsEXqt9
lxcxJ1oLnMSLbZE7KZhcbXIBTpHMazakvFcSM+j9C6enXsYWXAMsrzhSdFooeUe9GhncwLJ+fu8N
V9Vgb/1PbhO21mCjRmAi4HexaPMIRjC9ehjWvAh8W2W+1er3R3c8Taz7/Xypi37hLLszZb0HUjsF
yQR/g7p5+1drzTfTjjaFMZPSmAfdtuucnd0z5bETOcM5/RsnkDUcTHYtLRLwD8ITvMe9S9YXJ5jv
UxfYHKgktB0s7uy+tWL7ez2nsltMxkn6/6E+mtKOoMQIev3nxvpRodlCl24CPYep8UrgDGFOC+Mn
y8/t87gRy5ChwL2U99Lh9qBsRj2wuIOQIyB39cwt2wiay+YwOeg7wuKozVgqu0qUMpFPon6zN1p6
Syffg/Sk7+rhniBS7psArWT/pGW7538U5g4YskyIfrXwbU4AmRKnsPxDgnMY/dGlNmL9NIlnrB2i
OQwVR8zx8djEpoDHvcywZw6BpPNQhJvQpHXTBVZ7SH/+B6nQ0oBLE80KyN6kA3u0fdwg9DSPGbfv
nNh5OFWtW/34ILzxtsNdXEjN73XyWF9cFxk30mSuJIXx8RbJ5IdlTyA9nH1NPb/Txw/So3b+Ff98
VLiOupeyM5jwvgKBQZxv3dsFMxjODHNziijUiANn94k3Zx4bXoOQlJlyh7lh6wBisckC+E/r301Y
cDeuenvoIsCFZUUeMuh1JWjHs0W7BnFZswmRCdkRrk/uHQBwKVsZqZ4Ywj3RD6xA93ORlDV0vlUr
les2aieeEnHARv6xHpsgm8l3G05S8QBTQzxeciflZT005mRU24QjoEKnYdiuGaBPweidtwJQFfcq
tXJi+XYNM6Ayt0QBiknkEXCmj7P0S+Xc3J7CYKTuLj6AH3ZQlZVvlMvFsl2olNTeXk7CHItC8HZf
rdABwvHAYDTgRiAcpeVa58O0rFuGvkg4RbQYiepMEfQQCU2lew+Ym6L2b1615eUaNX24pDmb3qsl
iAqVAnTyjx9yKCzo8vjzpOle/gpcFftU0iycb0kMgxiLveAc4z01DHTJZHmL/5Xv9Y2gdPTI763G
hKNFZypXLG0Mfw7nYBKhFuRF/5cRnsrXdIa3xFeb6xYEHCnfR4NC/ask32kJ4IvR1Qp9r9X3nx45
ti79LdeFSpInqvYxBs63zpEk9B7aMq5XYWX/nBUN29pPDdtfNtRUKJZUjsgdohFyajcA8VC1FCSF
xrYKbrGytSpgEaFbJRDGy9ZqS1AsSvrS0xmTKDEUAXqSvuuH1vejNzvHh+HIVdDADLNAo5KWs52V
5f3YcG9IgC4DzppdI/9Q1Yk54WoaZ2A0CN/4AuSiBfMFzOSNrzGgju8L04DzoKT6rpIge1LS29Jw
74F/XOgVCIVvBM2PvnINm1Iip+TEFmimBSGTu2v0Lzu0x/tJsjPiKPUHqtfdaw/xFxvtf5w6Ptc9
NDte1OMuHM22Kgn7v3iFhciYZIMRhdVxq3yypoKKbJcEQ4e0y2Uu9hQalgWHNlFDawGoe7KXhpWi
WDB3ZZ70KkGeESB12cZ/BA5aLDujZZhN2ObfaYZqj/2+kszQ2IYPXGC9BPqAEawNmy9QNWP4OBMW
asjrjLb6CcbrP2TOpmtfN7WX84/MJ0aGH7OgI4ej8CC53nb9KY3zcCgK7RagGxPTnWOfqTL52BpJ
TzW8FOUcCka3ImNrykv9k8WxrW4zeANzA1espp5VF8T1d2OvGIANAAvweeVJd+btg7RjuFIol7L5
dfg7i3bw9UJmHB8yt5RXFRGyhpdpOUKjiizJz6ra4AnKmqrusTzP377i4/6BHassQNWSa8uod6M0
p4VgKbJKYqG7SVTCX1ETgAHTFfD7MmWT6vEZRVfFU1PM+RL8DYf0ypcRGf84wb7zVK4UwatxKC99
un4Q8xX4Zjrs2DB+bWwpif7WmLBUSMuaPA7QqIbkAeTLHK0oyo+fPrYRd+wkTnqCVVAB1SqIokbL
sMRUK24uOwtZQeE7PYan9sn1smWZgimXG4RO/zqWKaTPMdzod4Xp5jz0F3oMCJ0KQnBDQxXEUYhp
Sxm29CjKYUU8Zb1SIDY1vvUQtMGBLfOS2VD++1hG/37+7MIVh3CUmJiGoLjgffEq0dRaFS16EDWx
0cs6QcPcrjScxJLFyu2JAYyIzjmYJ1mpFbfg9nToQ2Hi8XFnmQ2XW/k2B+N4K7oSoAAVbby2KNXZ
isPoerr8+9p9kV9vjy20VTE/MZRNKRa+2KJrnaQDXrOWHBMgA2uO1wC7M+vh5sxJA6R5IcF1+gul
0l2rl3XlMhBsWEwuizy0X45uRysk6s8p0y6UxoJrzmsQ7o19m6f/hOJS3ayl4XTuU01B4Y3IbVRy
WurahXo9PvnDSqoH80OI9f6GucXkeBuMIhmFQRvJiG8LcX2lxYyCNSsWeHi7sv1dSG91536HB/jN
jMT89LLvfTqhKITVU1Mx1xfmKwtoGCv78vV/6d7nvELA3u9QqInMHoZYaAg0PtOQmX8jFz/9kBeJ
cq5ARlMDemXl3ciMFb/chhhUCymTcBH5I747OPe0fnWBAZO+FzKBfyi77ndcANvyMbdycjoVnrxg
yJ0kI9gzvYzf97n+wRyr9DDflLq4EGaH84nGDUdhIrihCt2dLeUEuI2GTEdVOIdiqTZRPzrN6oBL
A55ku/fS9netP/xtJmSIjnzuN3X93YJtX86R1wsI3S+Y19qkGeTM2UkrL5Fq4Qqe9r3XlkGBk6db
BdBeBf97q2DmRrM+UydY+HbbC5ruK5ojJg+t+q7XVycp1ouRUpOrATX7NW8F59FShJDHf8gI9giF
PUj0YCQJgTYX50vxKXZPzL8ddMdPcSvJXDSJWrBnfI29kGo8lGUPCS7kS7puRhPKbOtuhbJmQFbC
mItwZDhXKCE5nya+d2oX1KI8KndYK465e1gdzVL7U4dT196rtexVnIUPlUcAMBDdBgLMyjWVjjZG
rW1Mg4dGCc7zA42jtUeDpO4BINNC6DRffaqQC0PiB+vxsRmQEkrZfDDTlS/b1Ss1fE6oyZtGWeh0
bxgihP0g3fnxMVOch12O8BtUSb3ggABwDyqNt+SD49vdLXVIflDV7uzcE0qbG/TO03moX6LkwyP5
JBAmZHexYTubiHi/2p6tS43Ddr8BRXq9WyILVs088yWFA8JhKhwMz2FMldWXQVKhDhmLaZhkkRI5
LhcIW6e8zhjGYgXw133QzByHPPUJJKn2LbVvDV+F0uK52pT5rZEXNS6D/jwOCsm8jQpQxrCWUwCQ
GwivcKBRbovp2rS5k3IwjkAZ1b+v3H0sKsjspROWMOhu34RNPJm/dq8e8Jn1MplOHdip7l9e9cc2
i9MfY0tJuoUMZGqpj8YifeRHpYN/gK3oqhqcGW0KT0eQ8pmu3vumhrzgaESLmANSVfgSGkVISJ9p
TJMco/ql0FD/Vr4T7cEckgqVkxnuXpPc7tOPhuBTUqk1LGdcwxoDpIPfQvPChkJkTdxnjggvS7d4
N0ptI8K08uRGrBeEff/022yHn4F+KFQTDqt8bM0w9CWVffq/g2W6e1ninYaX5/W067P/epc8UasC
6radYVCqJjb4plSkO4U41duS37NnH/zGRgc5XRVwn8QVgWVVH79sQzMpqo58pc50h6taSZeETMTF
NlAcX+eZDzUvO5qvOxed28A88wn/AtEhf6MhO7TRC+AIP03QnTlXRTvl6xFQ2nPWm7hyHOZWwdqf
NKlgEfCIdG1nNwMQPfuO0+HnYcxTHRPZO4Jm+PSQmKY0V6ZNth2ew+R+vOozkR1BQj4+9zLFWAmy
GbikGEY9DjDuQJ3J6lAT4uzQOXSuYdqc2VF1d2s4Z7QzNv3ip/9N59KoGFfZKnC4eI9zZbK0qk/e
FdDYyED+ITv0FMQPFcQPG/aG/0LLq50cpa6hEncUeIfl9CQpZSkPJwJs9uqN77AYulJrXrmQX0W9
tNJxNFM4UhzwZ2IcOExXv/DNfpGaAsUzwryFDMO++L9pZgiSAiaTikbXlWeTH4XmLX58rQ/rBhFw
yu0JfNLMMTiewWJphiJwuIG6GQSesI0YxZr29ac9GYL0f3w8vt0HjbkgGPN5bkarfEFX6LunRCDe
bSS9du2ZmWtG49JIba1wJE/YrfV1q04T4nx7R7SceftrhKeykBXupWEqjvQPemwAxQoDEjMHUwQC
OKhJXSrWeGnQItwU8Sm+z8x+3iR6+xQtZ0vxEIomYRY8V5kfPttC2r5x+xgmCSYU2HoumbyaEQxZ
bUyPr7o7TLifE+g654m8LvhvckUUtE3PU0LIOSEq5iGzYJkew206HH23GIvjNd2Lfa3ROvoIc+m1
PvHzmyytkyMYSZlrG29A6jLx7bVhlIZCQ+tB1YBEdxmvRNdvPW+QlMQ4rFgFvbIx8bz1Ma9PO5Kt
gbKbBF2PtI8JUcHDJEpCO5i9Kr3CWT9IZgH4qTTtZ6oUOKcQN23yx96qkKzdDY31doVjG3aYQ/QN
XENz+PWG7F/QJWMYswyVu7rZl8PS+6lPXbmiy5HhEVWxelGhKV6LCJB9tDBu2tdjtdAkFv02e5Qx
+G8UjS7aMY4YpxSPk/4uBr7NP8iW2eH9YltlJr3LS9XJBJ7001381lXD4Sy+iInB1Rdrj+++awwn
T5UPu4wkDVEhmlExSoVOJj7suUR4a7GBqJRRFa1Qt8j0IZaTzzm3YGQO6HR/hUFzwwOwz1LmxWJ1
xb9aNNzziqNah3AcTIbhLtglHK3jsIrUwDYsW4h94vykpkYojinLKjK7gWPCkce4UZ7fSPIwC40T
28zWHR7X1+NFLqA/kNlvnz2yYHWbicClgo8V7concqIDMAuYJXV9Agp29mdWt9T482BF1Kz+KO3A
2VaEOUmmD2WUcCORD+GUkIrrZdd7dpEA9X30fj9l9qlHgpUmUxbXgHpJbgTJ7jsDAkZezMPO2Pf5
pVp2Z+JHUfQmWOhHvw/LWPSv+mRgxx1hv0Sgm2yGa2aVOIZrrB8t1Huhqjn2sImJUrLB2MRnpiBG
m7pnA/54m/7SaaNoWbe1e92RKe004q2t7SjSOaKjYoj/ZT0DAql6VW8QfFWXSd44rCMLOhOPQFYv
9d17IjCsxSxnfXV5S9KONxeDXnzKEMVSeWgowr5jcVtLPssBvd/2D7ZARX/zVg9Rs5BTuecx+Mtl
cHUR39TCIVZt2qhlMD3/AB0Y84aqh0NIZPq9P22t3SI5f0Sm3PNAr0ubd8Hz3m/M6Gw6i/Piy7s4
uLky29xPB/yurC584o7UnERy+AElNVwpTI93ssz3ve6wsgkGo/4alwrhv4MjQR2UKWBK3++Z9//m
fRODrJfVyv7etTRIZrq889H/8Coez06Nqc2tX0iu71B6xMeJOVfAR7SczWd/HlfUg7rlTfXNbHqr
kJrcAR0YU71pogYkDZtLeqZy+UHSJuwBWxwM+YzR44B4DmwjldZyxAvgDlbhpQ6uHTrofvnW3WU+
X+qUvJn0DX29JzjQ9j2NCoL16O65/wwomVtmPUJ74+3gNghkngMVn2ebDn74c2Myk5ljhRu+Fwan
KJEW2CyIviigzTsWjjv+5aKZj4KzTi/8fQUaawUUUaF5B7r01z4ONU6WMqfj6zeiHPgD6CynCYPl
lLNFiG4OYCm+eWGL2ux0eEvE2xD60FrQ95dBWpmsZRrKk4CrJ8kEVRYZnqViFDXiPQK+oQ+Hdir1
PthUHF5NPg8fQ52ntU5RqZ2jrQtxpaAWFvRK/SnQio7XR6oO27JJi+oDZ0VppiQO9SBNP1g5sEG1
owtDKqdh2std1Yu9c8bA5cO4Lyhb3OKcxuWtq4z3+VnhKa6sgcrmtAbtXg99Ue0yOa64lReCnFRS
SKLxMw/PDmkpRNrA7hFsPMtpk/KhQp9dZPls6gNXIuwbhFEtGb0YhHwM1E3dbIyUJuVOJd8j2lQ8
UBq0qr6ee2xAZZmdZBp4lpzRdFBF15CpkB0WlKL8jRluvpznUQeCF77Zxq5F1Yb/J5DqApHMVrGU
gz/TRD/fH76i7tZmsBHnSNULc3dV6v1pszYPZwFKDdHuhtAmUrw3QSuSKC1PlSJoduqFc3ck0lp6
tcxLR1F6IJC10C7tkf/Ffz/Tl4iaWzf5jmyLEQxIa79P2xumIJccGEHPgSkrqrvtX5vqt/bOZmgs
fujTBn0+TvUi4/6JPJJllNiqbGOVW2n6boG8KLrz64oQNnsP1RIEFurSGu2TF7dwRGSVIr95SQ8m
Ncvw96cBVT3vabr18ZZkMWmBQdu5LKUc+cPe335Ug1iTENOdo8Ab+MLZqHyehkCFJChbEu8aujo2
aSTE41al48ZBrjNgpuBdqLwUG6WaodLzvifxsGvc8DRMTVhlWDebGa+bjtDOZM1r9hVdIPay34HA
yhzyN2/bpdvhY7w9sdHpveQvU6FvSurREzintI2DOQndicYUg3/87plHhTo+YS8L5LG2PZtU1H99
0044iAnO/noxZIEULXqjOxVVgvgC9uaZSImd6MxuV2zSvKC+LIUeCzYq4BU6cnNnXV1FjuNtX+Bw
nNOxykIqYpBAceqnuVTMLZM/WV0e0FXPy/EVcvhVu0ohQbQW/Lsv/7WK+PA3rnYm60Z16E6HR9X3
6HrzLuQHN2Uhs+D7/Q8FqrCwhufxFaY55Ux26OY8fSx+slQ4EHuhKLw4qygFDuRh7gL9Z9ABGGqI
pbNRYj6s+8+r9mXbLBvIGneSLEmsm9vskfDn9iKdvtwQaokNXAi8K5R9IC4GkEnh/Cy/H0D5RRK/
olVh3fb6i8MhoVmG+0FsUYu5RTQKBDOXZOLQhC1F2H4WTQSAow9ynmvOflXxC4gUK+DD/jtc83PS
cwLyucgAKNrcZA2ga6hXdkVU6q8wtXpwc1qxKZlSjQ/HttIX0xkmBOxr2ADKMDFMdMg0f1BXIgpM
voSP9O9N/CjyYkNFm61clX7BhNDMpYwQPIE8ta58ssfDSRppVLuYx2PC2tuvYF6EVBFSQ7uQhA4L
Ox7ydVg/P4kV5soA6rtLdAxk4IZ85Nw2FHI4Dr1DbLxFkj1sEppMIOfvlFKXn1Vwp7lHj/3zEqQA
fdodmZV9zJ8uKAWg/syCHAukT8p9RIB0GjbMlN2QEfhEWYQj/PZ3VJuYnD5XZuF8xvmZFBITeP1c
wGA1+ukn8zP0XXxlvkawD/PxJzLZ1j53ZXmSKPYf7LfxVBz9fkAYnD8tmk7Tt+G8+t/dBQkthDfK
O93ljLyN9qDpyjZ3JxRw+aRqfClhQ1eX+mbsJSIVeDGM7gDix+y7OuMv1x3+4nL/gwNfTZdBgUaX
kt1C942pzai70gbcCjBl0QgxeDiGo8Ljpn429ETbXRInJZA9XfJzaOeB1KPrcDI0PtrSUI8d8XbB
TvU4fTSnTSH2JqmVhmi+VmjDRFscWTrcTsMSE3KR9dLJtpJG9jBbRRdhzK1mef4f+1n9xaUlzA+v
8Rg9IkkVPwu+n8aUK7ph/gZJRwnvqpVeBilBVSPDNVBeRaxn1Rh2n57JnRoB60mDR7MRZPwZX+Kw
fERvos78fRqWnWRGlshtnjRN8IyPD13oHnuRlqfbRRRDs5hwIjrfzK71lMtAtZMclfaTNt96z6eW
pVL5FRlM6o61Vdfzx8bCQgV2315RdN+L456bweFqCEUQunumiNscmQQuHlOUWtvU+oqiEDQrlnbY
lZEI6+l4qkzazHBcCVDT4pebrgYsEs0+iCKNJTPi0Ww0VXZFrp+C+XZEyvAH6U//fhJKQdiwNnmn
JYNAQHm82NhtdBgDeXIb08cHHCagbQ3eT8P05ezGGtqqsNlA70qh8/KQXv9M6VKhwLuXc3tH+oaV
8etntPyDNjv/uLFRLO2F/yShCQ9KhJ7tgQmjdBCJIyUDqyf9Z5JV0SbN5zZYsd06Ui9O62dgWZVj
8XxYFHQLfwGex9Sa4wNf0tExlzvSueF70E8uMmkRVkgmTNBSm99/xXwECZ4CgYlr31KZDNuPwLDf
A6NqxLT/E3NWRKWKDLi6fio37NKQCBZqhaWQXASIvCbYia1smI7ZlLJWCnH+hbqpXnyT8cd0u9a9
5qsuTFWZKz8S1go3YYl0aQ6eqEIAfZeEE6X7oHiATjP7Qb2smpSPBvtOnLCbZKXNSqupwRXxK3B8
bvj0JIodbF/XQcOnUaP5Y9i4fmtjulNH+P8K+VzwJgPsb8cSUbMXaaXZsm1TsIEniUorqaUOMlVt
DqopX9UXNVRtJdSxB25z97zUwVL2yooo54GVUO8fCYtgVLCAw7xUhpRnUbRKbrCfkF3qBAIpwHQ/
uEEZCJsOFpaKG0Uo92hXiq8wbw9i0zVgJ2EQrC21cbe3R6vJAsbXE8PuLXl3gVbAqXgniY6ome19
ZCUgHd7mMVOlT/6y1T3d6+qmclpY1hkHYVfO6kMV5E5zurk+ZwuoLQiNGN6MNT39owOfgVjQ5coE
7j31ZeqOMWabA6UqssBW9b0rpDNiPxb3auIzIOQ9KiHY896Jnr9udA9zyRGX9mTAIEkIR953cLmE
CxzE6mzk4Xi1LyHqD+Wcjlw43y8v2JrOtBW6USJXyWGlVGX3c9qQB3XolnDRt8bt0xhISdOt/rz4
dDjzm/yO4Jcpt7awLO2a9yk6pCu+GU3OMMKartM3cUZvgPw5uij0HuRkgyqVvFJ1s+6XwIXEp23P
OpfpdYt0MEkltV0Und3gRwaQxeKw/5IGK+yOxlIDbTzIbDNBagtFft0UNbaOWLz8zJ2JSLsD0H0f
i83UX6tVtwKmuta4SowX0yJSaGTWmU948BlX70TSxWXvSavQnmdUcHj6+JAvmgIU2KljeBiDo4ct
+bDi+zrO7ekaw/rDqLyEv1ZEIbo/BQHsO3m8oLUxq01MFLFqZJbItYrnemv6Z6BxwlK49NE6Ypyj
hMarRtPINZQpF9tBxHBpYY8VqUmBOT7NSA8A+QQrqERqpu9LjWDyzpI4D0+1C+TB9v5ZtI0BcLuK
ZJXIVL7eS4VRq/ZWIwhVYUKam3ahsubhBu+Z0ObKudPPuS6xga8n6eovIEprrYYMrfUy+AI3ylcb
unHRG2c3iihU4le3XRMezCPfPqr5f92rTxZJOUZ78trHJema1Q+i4yLbVny+TV6LeBXQzdGiVsm/
jdMfesd9fQmlEhyV1xS9u/Sn4bhRzxnsaaVLuI0SQSmCG16oJ/NM9VnLXpwxKDasR4+kOezDFNOs
fGenyf5kFp847L595Y6DRioZTQ6Wj4Os+izjn7LhEYp0FXBFUAF0SkkSdHA0ADgYh7nTGDcTClKi
5XR4MouqkAItFV+da0X+xGMrFYTzPOuHEslv8+wxz1A4TpSDGZzRYv4RYhb8joy9ahwfMSqKaNTv
F2QPGHBFMsj3smhXXy8V3JsGpmbN1jRleVZ49rq6lZ//5M5o/+1LctNEUgjVXrSU8s2LeX2z21Vi
RnCtnWqpsBs+rHkDuv6+jJRvKFcc3e1tXyaYuZwb/BmLdI04qq84q1z4yJc1qjNcxu3qdGIpU6Cy
O4Y1gI5LLg40OfxchGz3wsTQ5Jeqt5gvkwybhfK2Pg4wA6nA7Ufin//BX3nSAUYRd58RM6nj1z7c
6wpbCI0SKE+JEFtZ37Sk2MDw3bGPYiDgNRdOUYDKy02i3Vsj6dxUI2mFwBTDcabo+xnckbN0n6KF
kEJWI6FpASnaP43EbvCMx5up8Q0eMXBobES6Q256wwLP2CHF65GAWHA40klqsJkJ68nyXmDDdrsV
AgYYMxUz2D9Uyj/7nkx+7Ds77VUbH6EOW7pKogPAswyi6mIRZ/W4s6pOVh7nO0PNXsojbt0H+MPn
HVjm3muoO5tDxMl5JfOny3DQ3el6hwO4jLCLNuOog11INPQDpe4QjcnYwUm2WNwKL6jCjImcW3mE
4TVKG5UBkfNV9e40XeDl09AHYpNasHXF6gaq+Pryy+LtoxId14/haNZp6AtznX8uKB1XgogqnZP/
g2Vn39nK04+f6v9fgXekrPl5wGAKGyKPAxvS8mK1NXRNPqx0O4RJEZ3gGoeSZsBQ6yi/YMNGuMgs
nZ06HfkehQLpJ6fOEwC8TAPVxyX0F6v6TyBUNP3kj05bYQnsmAqHsCm1PHqtpPn7NwkXAS8bnInQ
9cuQ6WN4pWCLO8gEg1sRZeZjbm+gbr8NXeeY/5HaxSHYBS62kOwxuA3Xd/RGe2/4OPhdLfV8ijU7
ls0IXf/J6LL4pmauPT7u5ubGRtejb/cxV4K1hwOAbSWv+pFdfMmzMUK2qmUox9yKzwQTdtgtaAnh
1yOHfsTr6CJXbR2o6Qs9n+HY5rigLaXZ1XjQHrhfPDy7nLOjb1HpkidvrdVVJW6Sfdmw6oRYHPAM
6rbnOefz9ozziAfFMm8y3NH+k+bDK7Q8thK0McZeJbJdxlU5OTDC5WKmp1nxRc9lIklNQ+RZ2A7N
aqxnOUVBHMmqnZe8flTYVhwn82Z9G4LyJ6gUr8GxJg+MAVchMLtR1+NdN6SsKd8k3bSwJ/OcFNbM
sBCMH815B5i+9VZ3cZVNf1xfj8yVObnyxGJ7eQUfGLvkMtd6ftWQmpLNeadDPphwjqiGdfNn4GqO
ujJWeLBnQYnn6ZnAjE8Cxa7aruHIpHkwidKEFkAxAMddS5nq/8AOZH8MFRzj1SQzxH4kELJ1Kpeh
eE3AIEBeAYUgCgDwjJ8RdOrMJ1LOb0obxsTpTNgekx2RPpAIxH1GEO9I/a1t7XYtfASwq/p0IvbN
D8tsnE5+tWoHxYfoHPEnMnH/l3uqbN3csNICK4pKFw2YqBiehCyNWTnQvF8s3boGJ0j7CxYYNCS4
MxnbJFNltAm3IqA3lhIBrDQz8CQamzQxSzKykJdmRY5EyI2P6Ssocf0GpUUZPQ70TarKMI563VyH
RZa1RrKd7yU+i4beTZyCWyoBIuO3X2/OY1fXZkBaa3Xjb7Mn/g8nCp1x5kpACWl0yEqQWLT4a2/W
aFmM67uIduBbROL75AQNz7E06rHG/ulmVwPQ+q4yL31gjavgBMF80INObAVXB+70QoekePRVVNi9
TkHDlJFc4w2IJCgcPcVdhQi0XP/tJSpE21sKwfO3vR79O3Nwmfj9xG/ud2GYZOjTA+NFKBJY9rrU
HXm/JHz7FuWI1zsW9kxgM9tjzUlanxeIe3f0AxbsyQ4KK5SR3jsWeQ9x3LjAWxqWSpmplkV6yq6B
R0tpzyArq9Ve0q86XAFrTNuOG5rG2c723wdyiJlxBNrYAhZ9pYRcjZ3Q1OF/d3T5AOsjptMH8tbY
fplH0hGuDkUbrpPZKOcoYm8kccx58busDdyUg1F2Tn1KS4lMffihcrEfqNtQXhMGVbyEI88gwpAc
neIB6YJ8UzofDBbio4K7ehTp6Nb94kR+nXy6Sp2hOgYApSgh/MlpQP1kLMlY2rn2swP7Qq5aYKPo
aqfw49bHCBx6rUwX9KJh/ddnsSwMo6d3u/1bdKPepnVGQcRU1DVfdoiLDpnBesuFwv36sb85m1d8
QfJpU74U3IL8nwOhb6UjWNH5KMgF9LZgVq9lJIJecNRg56WX4KV69+fKsosuPW0orWENpDgVsfr1
eSdWn0nOigPrWyPaqcU51BhP8njbY6p1Me0EoljU6ljh/DjMPuPlrbRaihiyyNu3RlwvkoqqDnIo
VZOZs+Mw+/Vchi37/RpeAHq/TyHtuF1YaJJqdBqRCL8wZq0bVov40XuDv6G+KN3WMMBZMT7OiIuY
pbBQ6XaYOrkD68GvPAgbfbWDK4vzawMsa/D+xQA2EwIG5ZsZFOE5Ju20VcqfsS0jns6QTF2AfwzF
Ax7GlPXizF/V6YMYvKKeSxMNLBxfYfBC+DgE1rfRSKFEPamzEa5AsJ06nVtCF5JV1ymR9gQ/vz+Q
0+bIh9qOxECrnbdXuidptQ+clzqp6IytJvhRYKa206PSob6RNGT+i3kxVE9Emexh7zyjAFQCrEka
qcVR1visGFSsxxKgWYm7nf1NxbtRmYjVd90yDUwN1A+AMYcyOOm9xXTFJE9itdBMFLnJHZw+Xttu
Y6BI/pKkne9qIxe2Hkvx7FeK8YeJNaPUiIwHyVm8DnIBmRdOPjBq4R1R6oUEJ2RcZX/b/TECqr6h
VlkUnFi7xSL/Ei6oydisPjv+TIl3+/ll8ATbkmaVRYSeXgZwy14vir+X/Q5WM3v0utIoLSpQjeei
PP8lhmIFcmY497uk5WHFnrBqZinbMRoKZBRol49VQJW/UTU9JMLYDPH5RLoSpoB9fjdKfy6gMZtS
fbDxdlfkiOVZeVCxeeU7O5d5OFzjMw1m4IPe46kl+RZlOjPVEG9enuLZd+dl/UryJrC5rWagFxwc
oZ+BIkU7rJGG8baW8WZbfEs9umpbYOGbU5BSDxASkXqbXdIoxZKWYemFaKOQKMYWOxML8c4teDVW
JaWXX2pAsaf7IaTi3WJQIPCjzoJKjUNuP6lJPYDMgBN4K1K4ii8AZ+ixZmFRgUAGkqYf+6pNlKZ2
L6vVRzDOJBYYyhcDPmZtIv32suUT2+VEWufKZ1yNOrQhoDHYQsnhudz51XOQ7rsxxgVrHUVH45Vl
iF3+/zASkoGfehkr8SsXQHBijUHry+y3fRQ5rAD047YutgUczPdlRT9ZZda+fDMeAvAsh4nshEZ/
SPPPrlUiAK8bBRiglzXe0E3ry4fPRQi2SC0dOz+k7Z83Kp1xhf46Q63z4jUAkx7/OnWAMnLIHmid
FmN+YIRZcr672QMx89NcMXU+6nWtmmUni/l6jmt0liLWy/y0b8bUmLgqwjNui4vsnCGtfxSrD/eB
i3GAcJQPgJ9ARrLwEH+1K+XT6oCYq+63qDyb4hB2yxWiUiaK4C2WfiWXYq3QLCQe3s2tN/sxmQwM
K8rZBNYjGHEIGTw0HWAEa2zHWpK4s8x0KJF7nZyHPCaqHCmhbrLi4knpoOjhR/WbYenWH/RzVcNA
Or1IEtsaZJfu7KuVnguIDaXJcYrtE4DeUzQPhcPyRv3/PiMbsFIvXRc6cxWw6zKLVWBmZjc/x3oK
8hbPLZWQjJVMKGQ2Ln/ykFm5f0fHpM4myUngEL2gPq+zA0aP8zNQyCoWxgemeAHgDO55JGw1r31a
OkAa1pz/snq5ggRKYXOBRLN3Y/7bP6rHvT4h0D0MTa6XCXGqH/Lzxn9PwOkOwWrPxYDQjrUAiJcO
Gy38cU5nHmammcBaKAzHfQ7ClDbNEMIgP4Yg1NqOdyZ0VP551WLAFqWKDOQDGZme8wIBSpI4KzHM
+OvNBABJPo0DDOltD9fzvdT6lJeVe+mafnsqSPu4h8TnRrRPZkUlA8PGeSTiYflASOe0bpOIeA/i
HOWGKnm8ckd2IbYw/yvxPvN5hhKzl6L0lcV/W8fIU5NVRjZDuasAKyN3LnL0igk2yxSb52e26HZC
a5FFMn9WSVSzirXeANfkroNx7TfwBr8BkZuMqKe6/rafP+7+nkXIXx2+Q19yDkJqOsksragP9KDd
yNOUNgPousPBQP4GKXSIL0nlYEDt7Z1zZny5/CkGmISJn4cslpTS/wlUAgFvLS0JGmcmU2BK2Gg4
yH4OCPp9XZDGADIwpeHoc2U5sFmHf1JK16XdHgFFityDoGdU+wQRWuH5HXHM7xAEwG3gk3+gHNOv
W32WrimYOTJpTHVYevgUUsSdcirAHEvsehmhnO9/i8bzUoMgRl+ANZkguRi0sSPIkdMvyuMBnYFm
p27xsKmZsNG0aq8DimhVvm7GeSvNAtrRhjpG4QjR+KxyuJ18qlXqDAsyIoCrGOedCkmp/zmmJR8F
G2dqNoFv+w84x1VB/c/W/84cNQsYMyWDGWakBCOEX7trHuXBPFKtY6TTdUy/xF2sDGSfkCeoSqUI
ZQyNSaFQ5xfqSL8kAR8d0dZ+kLqvCqNXz1a1WrI4xo5Toi9Jn6n/p9CAlnqJTQdGOGVUpbudA8Mh
kTVaT0KrJXTAmoPKJHw49MITAVTgScyEjSbnSI3j0ot1A7FQsBawhF2o7RPjGAOCBVgmwRQLBjo+
YVRoFbTgAjE1qzFgndz7pdKar3wxeLa54IG5a1Reucmter58Fy1ho7WiHY/eZ4zoEYrZhVbpSv2K
6pLCANhor79sGIg20Wy77Imwej/JJnrSsQW9ZQ8qqaOEhnJoTOV0dhyy72EmTr42qWMk3bNfYqES
jGKezXIA1MBL51WnA5FKKkHGA8RR2JcbzLe8BQyGqsCvKzprClUgsYcLwcu7Nmy8UjPhVcRs/jNZ
12Aebxg2U5iHHNrqyIfTXvC9xYdeY0t7Tmrj0RmuQWtODkSK+y6lNfcqouwb1zhzbcCHmGw7Lnxz
0weEF5ciBcYfqhhRkVUZOzgUl1uE9Y83hPZGa4JEF+yMgO90MRdH1zE9RkGqPfWbJcsALEK4Rk5R
DQiZk4jl47HN84jnxW5/PbU/LFXCESOr4z3BciUb3PlJqdFItaE0Oa/YPNzi8nA+dbH5ffnaVcwK
isHoaRoiAeinkTAIG2U7qy5J2dFAzU+utUQ+d+gq5Q49Ag4scv4mlUJFHclXPfBlXOkAixxcKQ+U
7mnVzoQ6TREyQZw4LnHicpJuDOpSlYOEDZIN3HkJ2xVM9mq3fOOc1UNKg5VLMi93SGausGyjhLKX
DxNvzAtAqIthk99UCYojImznc4z16bvE5dZRyRGlu0iQ+nlQDv7oRbO1BdkhLl5opF8a+PqLVwIo
Qc6f0i5+ucusLQZQFoME/H3Xy4MdLqGOQKSKXSuS2ohgglTUjBdYuilxxjsqVgX5DlIwRq8n/frO
F574s6XXUE8PAXX8cWfmbE5JpfmWGnZf2bb5C6Ck4YGBGo876maIVX3De6xg8r7fdtRZsLyyT/8P
+Sd6i+vJHXN9SnK4JSmrl40mPzz2maMGB0iLjrJRsrc6NiEJ8BBGnDKY91+6SCCUqFDpjMhNExhh
WyiLiZ6ddSTTX0NsgdkfRb+z6wikHM/zx3ZK/fqFqQA/ouFFKbQrIMDbjxFgqYiVVsUuElgy3phn
Qgw8xV0a8kdbTjSkGBPFG6QXhKLUINLwDR5lCmg9kGKHIrEaF8MkIhVJoNVMvbVrtO+fi5YOzqi/
VGiF6j6/YXr99d2tuLY7Q3INuV7IQV6qpb0g1oXXEG6zOyoq39PVdZUFZtPKi9aN49GBMvNPiQpX
RIZda8cTjoYJST7XeICSmhTBBUO2evE6fC6JXjnI0lu736vRLLqQaZZ2beEzwgFNRXYfIixxnt22
0HHv/Vix/xGtdsiFNCNBYUDdxb0sBUs7NnLIQWmbsyC2RDeSFtLDcMXsZKnz+kMPMMw+ZEjm78/9
Zu4Gr9yPBH7IVgldxiAmyl81T3LKafpKnmQKOWU0Ww99vkCFrdhKbrDd4fV6XQpejqXsJX9zdPTf
Wl3fSRnfRRNrOSLVy3BPrqqjBzE8XqZuiJOxAmrkXdXfIvKqrLcgn43/4dxUdU8O3u14ZMQITZ/9
uG0jla8sZepCssrWM7Q0rehD7JOlufcPdMtcvBbj/ky2IFlNuzVDLme/QxcYcXNbx0fsn9g7qT4i
R9hr/H8MhptteyFwqia/4IYmDFfz05xx2kWYwfc8bWdyjU3ph+WMipYA70NU6ntqsOdC5ZDT2Wtd
AdAtX0tPKCHeLwzZi2Ba3dOPqbJqelevfRyHHvLVevEHHC/RxDeUdY6jxiY0Fw0WAUPiPVz+nTfD
MsE8qyzUdMT+GBcZaEzaAlYsP2h2Y1ZLSyfrmw7PARy6fN28glbSTJoU8voo0MD4L0XHFdoYF5K3
hN2DSoo+orTN0vQqhaDypZphjD7+kqlNSDUr4Rzc28+AHZR3SdZR/uWumXqGD0JDohGuB14X3ZkC
f/P6EGY/td9OGe3A5uSqiJB/b9UdUD06ls5eg7PgCDBUZH3xpfuvBzstIKUednb+/J05p7uhxUsM
4I6CxSCQBCZMvp8g/A4TrblDjPiLMFhRTpznwdnYMYe49jvEldy7+BsTunZhRjMK2Ju6FdUgDhD2
v4xiNCRV6g6eSWLcOQTgqvY6VAzqI0f4bRVJsiRHNKnvAHXULPGqppzqnJh5qxE/H7OP28NsDf1g
e6GhmstBGdJm5vlmX5Q0jkO1sN+4TSlfbDEBxHscIKtyLme3VLlsbFoxAfWv0FIUr30kGjAI+MDC
Ltt+e6k3p68yVRDONdI6Ie5OYjea50CfuQMuWwr132ArPaQEwWYSXhtgdtL6eQ42mS/af4nLmYks
9h8O8VM5sLicJytgml/MmIe/lKAV4XbzurMaHQKysoaCJcNSYpCpIV3cxVZEhAs/hm5EXllDCKEj
5uFq8BWXRMd9/430BqNBfiBb4cCnPojXEMnMFFo6o7Cqe9OQCEA96sQ+yIF2pTAIZSVX21nAmqnH
Me5MVEM6OUstvMv3wXE+x257DNs8APz2cTW7jscbnB/EBpMd1Po4M5AJykmDEPaoeqSzxuZrBQMe
obkIFNjuBMtso/Go1QDReSrLhAYMNf70I1XCtJTRprUsVYcc5GQKvWtulmqV8AgpX/JfiiXoP0QE
+TeWM/Dtmv55S2qcrbc2SSR40xbFQQu+yaV2pcXAkvw5yIMXHIPSIvgj5pOzF0yUfSlaXjfi15RY
UQsu2a7x+669mQhmQjw0ZJo24ICXG6UsCOPbHabbkAwZrFV2QTxzvmllPPsiJG5KxfNeql53sQmV
O+B87u3Wa+a28sM91hEJuhF7rmw4D0jo94z1b1kWGkvb+o5pZHuyQT2GfHP1nyTRuITblZMXe7x8
5gNuZ9ctnOsR4rP43pDl4NRfUFa/Vv4FUkGQeuHPrzcow4fAD44gOl/lCgy/0/ZJTHV8xixJB+4E
hgq8W7ScjibSGxzGUAMjIpc1QOZUa1s1DHYbd6nC+585w3HxC1OG7SjD+eVM5Pv0NpLBJBMUtSS6
s++7aTAGKVnsDzL11VnYhhplZ9VKN5VSysm4DLUBaL6C9ka299SSiro5buTiaDz5wLft8m5V9MJ1
/5XR7C/BcjHLpfWhY0Y9IKB3aG5uVv78epv/KX20gi0uh+AwAiHxlLneq0btn+XyjtPiuBpZPEcN
6VVto7dSA13tPDr3+QQN8lG2PAazuVXznn5+oFmDVAZSkHdJyf7z5vIEMbOiVLBV9PWuBkuhumIp
Wx+iE9/Zf5F6cB9IG0ncxpfUPqygSsCAAxjGCg1q16cFa58L80KdQTIgZaiovmCTT0e+LwsHYV52
0NVP+aoCygGswXthAbSNeiVMLj0kFMlxc7PnAggFIEG3VmP7mn1oqIFC9iS4KzRr7hEF7xlXj7lZ
IQpeP5HsSlfns0SQaBbaww3FsWm62iEdB8R5deI/U0SAXb/4OvFBGylp+XtbyPuX6tnb0G70xbHk
UVqgSWlD1KAhLs+FeRDZN4zd8bHAtl+Y8sHZq7dHe9ioMug0u8paJq2Ffr4pR4tB+ojSre5O1Y7m
u8KxQa7wfia+igAYw9XDgO7KL+O8Ks1IoKpfLMEk8P6F/MT62GDrQZHqXhHnx64liWPqAWF7ja/0
11EimyaFv8ZJGTZZ9/uw4p+FljVPAiiQ/yT1P3838vun3HLFswOrO4XG6shS8PzO/DQYzFvPRXE1
JVUHgQ04bU41zAdTaTh/sOAQP4ngAFft1TPpq3Wilpu+Rlr/I0VSpQOVGyBJq8SjbvFbp0WtKTQ4
7h8E8bKvoMiWyQjJ4gOIsnlnFxe/w1zImYCOZT47cr1Mcq8fgKp8cDYBPTGQbhvHjXbSAOLzxan5
/ynoqZVk4r2bLMu8KBV0n2vTlLujo+wBsOBDY3BwEZDXb9n1uEjGwQSRg31KRs9On6EFfTaPA0Jb
wtgOa5vfZrtzrfFbvOmBkhpAWTfaf07p8itj7rYMpFlnKRDR0jAPi0f9FwyPUPFWPtmoOa7tSgNH
s3Ua5A/mEe8STsSBtFX9sj04TbXUtV+BYjcPKnBiKt1Fol2aTakmeZFiSlZUDojxRoGjJEzlkVQ3
8o73ga/XkYpMko2Twrrgf2BiEErbqbxWVW385jg+F+9+0Octq3rVLb+igjFRxa0p4pVd0hId4wpD
NSaBTtfhGvScp29aMzX1Uwl0VhFE1J57W6Dj+Dl1fi+Y0BW9hwqBYkfj152Zt701EiqIEmJ/qDM/
kgVBM9EiT0VQbK4sfk89cskiS1FJd28S6Wn0L+2OvwfoQguI8zDjA1Q6Gmpwkz49oj/Fr7BoYYjj
uupnFysICG720ioY21UWuozY04yZYVOGiorXvdaUI6/blY2Ds78O/AiYllG6ap8ww4OI/7Wrmtbb
4UYEP7eVKM0nYKS4Rof8hYMHX3yih0cDiY1tytOGYCsYJq+vqlKYb7UGHW/jBa69bOnPuRueTLZB
zUfy7DwW+d6PxXJa0PxtAfsaYd4+UFoTvLX7zGcd8oeFpvhevB+X9rxl6oELtW51rH1xdV5w9q/+
q7c3sSV3PxQO5Nj5NENqL1serg5/kHTobnHKEEjG0BQyiRGXAlvtD/f9DI4bSH12ZEMiVKAakA5n
kjdWUAjz5FqXlchubOyzsTTk4czTSEIuw4lrocDPfusjI37q6bRbkfaDfeN2q6INXapkqv4Qx5Yh
iJZi+4U/eFzpn6V9fhdcemW6dus47N9Dg1Fa7dx783I0eNY3n7k1XxvhMgfKVLcMoFbz/wrYHt3K
2rs5arIsIzxm3e/1AymNG8EQDW8I+OVrLnL/QHiPlxPRn+VO/v8klVuGejaDbMSyKifhPTI8KyCl
SkKMbxLrFoRaL7FiO3hkOMy0s/pgQxBX+omsHh4SF9VfWK9lxLAt7Gbsc4JwzI7YwuM3C+NKOYiD
4+I1X5PlPDac/M6hR+jUSDoQJ44iqi0tn/9BUVmCLj9HQBRcvNwySaSQxhyDdtii/SYQhShAPDOT
hEtLmfWFkLzhSQE7ih2id0+F+L0veSDd7KqLYzx0invae5wiUY24ASTWNP8e1Apgf6t0barVxjTg
BgX3cR7efzrdNxFZXPk0zx5/oA6H+cVG/TkZx465ZcI5ICJ1X0GzwYDnhYTtFi/jWujewGcBbzKD
/GAOW81+CfuHIuuxyVnzrc24Y3DftStE/XbqVV9n09XfW7MUQE2pwlvGjVb2+m2uPg6MIlHsjMCA
3YNu+a4kf5+G9W2o0XQov0aHKscXrP1zQF97gd/siefsQ8lhIASxLsLh9hz7DWivM6uWuSPw84Nw
o4DzUekTZg8DBdrN6x4O+VQs/+HT8PuqVHgZEQkJeV7pGdtAqV6FtGd0c/Ov/KrkwrAmosUoLg69
5jKrkXoZ0/5HPNQ4GTinJwsuEykvSpdWbL+KOjlHwy60HN4liRQr2pQ6QQBYbMGUmYRx2D5lBiyE
vEftHskqy8Pe12OqAGsIlO/UCDSqPV7cfwDgXRsXqg69tCFToqDnuqUSs2145hBLP7Rop7Cvwb6n
NrkIwF3EviIvqD+lejKBU80veuLxD0fVYXjb5D6qT7RK6nKODx+3uKRhph9xHIi/5Y/M8C3A7PX4
leBE2hKV/v/6yjVEXc/PwKDx6+rLRmbGW6i1sgtOC07OG4iTe/+MODIdGqUFcxLituxrcUOfyZgE
zOUqqjNvmuC3TD20yVPYR4Z+KD4aB7+Hn37PI8128LZgl/37nUSuRrZ9noz45WrAnu+xUYt1Xn5o
/EsQwJQCMOQIIJlATOiNN1eT12jhmPZQO6IsJpzpLYE4hpKGTRmLvId9hYcd6hPkt5ogJOTrET1/
APCuhUmvxh5xcSYioXrQMCmAmwunmb3eG2ssWcXMi8hpVc9Wg1tt9HiNIoLes1r2sBrmyvdZRqYJ
PWdw8eath9dY24DlWpOsfqJFYrwNgT+YGLpX4tvwn3oRfdmkKm/g1ONxUY9Gkc3/og==
`pragma protect end_protected
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
