static T_1 *\r\nF_1 ( T_1 * V_1 )\r\n{\r\nT_1 * V_2 , * V_3 ;\r\nV_2 = V_1 -> V_2 ;\r\nif ( V_2 == NULL ) {\r\nreturn NULL ;\r\n}\r\nV_3 = V_2 -> V_2 ;\r\nif ( V_3 == NULL ) {\r\nreturn NULL ;\r\n}\r\nif ( V_2 == V_3 -> V_4 ) {\r\nreturn V_3 -> V_5 ;\r\n}\r\nelse {\r\nreturn V_3 -> V_4 ;\r\n}\r\n}\r\nstatic void\r\nF_2 ( T_2 * V_6 , T_1 * V_1 )\r\n{\r\nif ( V_1 -> V_2 ) {\r\nif ( V_1 -> V_2 -> V_4 == V_1 ) {\r\nV_1 -> V_2 -> V_4 = V_1 -> V_5 ;\r\n}\r\nelse {\r\nV_1 -> V_2 -> V_5 = V_1 -> V_5 ;\r\n}\r\n}\r\nelse {\r\nV_6 -> V_7 = V_1 -> V_5 ;\r\n}\r\nV_1 -> V_5 -> V_2 = V_1 -> V_2 ;\r\nV_1 -> V_2 = V_1 -> V_5 ;\r\nV_1 -> V_5 = V_1 -> V_5 -> V_4 ;\r\nif ( V_1 -> V_5 ) {\r\nV_1 -> V_5 -> V_2 = V_1 ;\r\n}\r\nV_1 -> V_2 -> V_4 = V_1 ;\r\n}\r\nstatic void\r\nF_3 ( T_2 * V_6 , T_1 * V_1 )\r\n{\r\nif ( V_1 -> V_2 ) {\r\nif ( V_1 -> V_2 -> V_4 == V_1 ) {\r\nV_1 -> V_2 -> V_4 = V_1 -> V_4 ;\r\n}\r\nelse {\r\nV_1 -> V_2 -> V_5 = V_1 -> V_4 ;\r\n}\r\n}\r\nelse {\r\nV_6 -> V_7 = V_1 -> V_4 ;\r\n}\r\nV_1 -> V_4 -> V_2 = V_1 -> V_2 ;\r\nV_1 -> V_2 = V_1 -> V_4 ;\r\nV_1 -> V_4 = V_1 -> V_4 -> V_5 ;\r\nif ( V_1 -> V_4 ) {\r\nV_1 -> V_4 -> V_2 = V_1 ;\r\n}\r\nV_1 -> V_2 -> V_5 = V_1 ;\r\n}\r\nstatic void\r\nF_4 ( T_2 * V_6 , T_1 * V_1 )\r\n{\r\nT_1 * V_2 , * V_3 ;\r\nV_2 = V_1 -> V_2 ;\r\nV_3 = V_2 -> V_2 ;\r\nV_2 -> V_8 = V_9 ;\r\nV_3 -> V_8 = V_10 ;\r\nif ( V_1 == V_2 -> V_4 && V_2 == V_3 -> V_4 ) {\r\nF_3 ( V_6 , V_3 ) ;\r\n}\r\nelse {\r\nF_2 ( V_6 , V_3 ) ;\r\n}\r\n}\r\nstatic void\r\nF_5 ( T_2 * V_6 , T_1 * V_1 )\r\n{\r\nT_1 * V_2 , * V_3 ;\r\nV_2 = V_1 -> V_2 ;\r\nV_3 = V_2 -> V_2 ;\r\nif ( ! V_3 ) {\r\nreturn;\r\n}\r\nif ( V_1 == V_2 -> V_5 && V_2 == V_3 -> V_4 ) {\r\nF_2 ( V_6 , V_2 ) ;\r\nV_1 = V_1 -> V_4 ;\r\n}\r\nelse if ( V_1 == V_2 -> V_4 && V_2 == V_3 -> V_5 ) {\r\nF_3 ( V_6 , V_2 ) ;\r\nV_1 = V_1 -> V_5 ;\r\n}\r\nF_4 ( V_6 , V_1 ) ;\r\n}\r\nstatic void\r\nF_6 ( T_2 * V_6 , T_1 * V_1 )\r\n{\r\nT_1 * V_2 , * V_3 , * V_11 ;\r\nV_11 = F_1 ( V_1 ) ;\r\nif ( V_11 && V_11 -> V_8 == V_10 ) {\r\nV_2 = V_1 -> V_2 ;\r\nV_3 = V_2 -> V_2 ;\r\nV_2 -> V_8 = V_9 ;\r\nV_11 -> V_8 = V_9 ;\r\nV_3 -> V_8 = V_10 ;\r\nF_7 ( V_6 , V_3 ) ;\r\n}\r\nelse {\r\nF_5 ( V_6 , V_1 ) ;\r\n}\r\n}\r\nstatic void\r\nF_8 ( T_2 * V_6 , T_1 * V_1 )\r\n{\r\nif ( V_1 -> V_2 -> V_8 == V_10 ) {\r\nF_6 ( V_6 , V_1 ) ;\r\n}\r\n}\r\nstatic void\r\nF_7 ( T_2 * V_6 , T_1 * V_1 )\r\n{\r\nT_1 * V_2 = V_1 -> V_2 ;\r\nif ( V_2 == NULL ) {\r\nV_1 -> V_8 = V_9 ;\r\n}\r\nelse {\r\nF_8 ( V_6 , V_1 ) ;\r\n}\r\n}\r\nT_2 *\r\nF_9 ( T_3 * V_12 )\r\n{\r\nT_2 * V_6 ;\r\nV_6 = F_10 ( V_12 , T_2 ) ;\r\nV_6 -> V_13 = V_12 ;\r\nV_6 -> V_12 = V_12 ;\r\nV_6 -> V_7 = NULL ;\r\nreturn V_6 ;\r\n}\r\nstatic T_4\r\nF_11 ( T_3 * V_12 V_14 , T_5 V_15 ,\r\nvoid * V_16 )\r\n{\r\nT_2 * V_6 = ( T_2 * ) V_16 ;\r\nV_6 -> V_7 = NULL ;\r\nif ( V_15 == V_17 ) {\r\nF_12 ( V_6 -> V_13 , V_6 -> V_18 ) ;\r\nF_13 ( V_6 -> V_13 , V_6 ) ;\r\n}\r\nreturn TRUE ;\r\n}\r\nstatic T_4\r\nF_14 ( T_3 * V_12 V_14 , T_5 V_15 V_14 ,\r\nvoid * V_16 )\r\n{\r\nT_2 * V_6 = ( T_2 * ) V_16 ;\r\nF_12 ( V_6 -> V_12 , V_6 -> V_19 ) ;\r\nreturn FALSE ;\r\n}\r\nT_2 *\r\nF_15 ( T_3 * V_13 , T_3 * V_20 )\r\n{\r\nT_2 * V_6 ;\r\nV_6 = F_10 ( V_13 , T_2 ) ;\r\nV_6 -> V_13 = V_13 ;\r\nV_6 -> V_12 = V_20 ;\r\nV_6 -> V_7 = NULL ;\r\nV_6 -> V_18 = F_16 ( V_13 , F_14 ,\r\nV_6 ) ;\r\nV_6 -> V_19 = F_16 ( V_20 , F_11 ,\r\nV_6 ) ;\r\nreturn V_6 ;\r\n}\r\nT_4\r\nF_17 ( T_2 * V_6 )\r\n{\r\nreturn V_6 -> V_7 == NULL ;\r\n}\r\nstatic T_1 *\r\nF_18 ( T_3 * V_12 , T_1 * V_2 , T_6 V_21 ,\r\nvoid * V_22 , T_7 V_8 , T_4 V_23 )\r\n{\r\nT_1 * V_1 ;\r\nV_1 = F_10 ( V_12 , T_1 ) ;\r\nV_1 -> V_4 = NULL ;\r\nV_1 -> V_5 = NULL ;\r\nV_1 -> V_2 = V_2 ;\r\nV_1 -> V_24 = V_21 ;\r\nV_1 -> V_22 = V_22 ;\r\nV_1 -> V_8 = V_8 ;\r\nV_1 -> V_23 = V_23 ;\r\nreturn V_1 ;\r\n}\r\nstatic void *\r\nF_19 ( T_2 * V_6 , T_6 V_21 ,\r\nvoid * (* F_20)( void * ) , void * V_22 , T_4 V_23 , T_4 V_25 )\r\n{\r\nT_1 * V_1 = V_6 -> V_7 ;\r\nT_1 * V_26 = NULL ;\r\nif ( ! V_1 ) {\r\nV_26 = F_18 ( V_6 -> V_12 , NULL , V_21 ,\r\nF_21 ( F_20 , V_22 ) , V_9 , V_23 ) ;\r\nV_6 -> V_7 = V_26 ;\r\nreturn V_26 -> V_22 ;\r\n}\r\nwhile ( ! V_26 ) {\r\nif ( V_21 == V_1 -> V_24 ) {\r\nif ( V_25 ) {\r\nV_1 -> V_22 = F_21 ( F_20 , V_22 ) ;\r\n}\r\nreturn V_1 -> V_22 ;\r\n}\r\nelse if ( V_21 < V_1 -> V_24 ) {\r\nif ( V_1 -> V_4 ) {\r\nV_1 = V_1 -> V_4 ;\r\n}\r\nelse {\r\nV_26 = F_18 ( V_6 -> V_12 , V_1 , V_21 ,\r\nF_21 ( F_20 , V_22 ) , V_10 ,\r\nV_23 ) ;\r\nV_1 -> V_4 = V_26 ;\r\n}\r\n}\r\nelse if ( V_21 > V_1 -> V_24 ) {\r\nif ( V_1 -> V_5 ) {\r\nV_1 = V_1 -> V_5 ;\r\n}\r\nelse {\r\nV_26 = F_18 ( V_6 -> V_12 , V_1 , V_21 ,\r\nF_21 ( F_20 , V_22 ) , V_10 ,\r\nV_23 ) ;\r\nV_1 -> V_5 = V_26 ;\r\n}\r\n}\r\n}\r\nF_7 ( V_6 , V_26 ) ;\r\nreturn V_26 -> V_22 ;\r\n}\r\nvoid\r\nF_22 ( T_2 * V_6 , T_6 V_21 , void * V_22 )\r\n{\r\nF_19 ( V_6 , V_21 , NULL , V_22 , FALSE , TRUE ) ;\r\n}\r\nvoid *\r\nF_23 ( T_2 * V_6 , T_6 V_21 )\r\n{\r\nT_1 * V_1 = V_6 -> V_7 ;\r\nwhile ( V_1 ) {\r\nif ( V_21 == V_1 -> V_24 ) {\r\nreturn V_1 -> V_22 ;\r\n}\r\nelse if ( V_21 < V_1 -> V_24 ) {\r\nV_1 = V_1 -> V_4 ;\r\n}\r\nelse if ( V_21 > V_1 -> V_24 ) {\r\nV_1 = V_1 -> V_5 ;\r\n}\r\n}\r\nreturn NULL ;\r\n}\r\nvoid *\r\nF_24 ( T_2 * V_6 , T_6 V_21 )\r\n{\r\nT_1 * V_1 = V_6 -> V_7 ;\r\nwhile ( V_1 ) {\r\nif ( V_21 == V_1 -> V_24 ) {\r\nreturn V_1 -> V_22 ;\r\n}\r\nelse if ( V_21 < V_1 -> V_24 ) {\r\nif ( V_1 -> V_4 == NULL ) {\r\nbreak;\r\n}\r\nV_1 = V_1 -> V_4 ;\r\n}\r\nelse if ( V_21 > V_1 -> V_24 ) {\r\nif ( V_1 -> V_5 == NULL ) {\r\nbreak;\r\n}\r\nV_1 = V_1 -> V_5 ;\r\n}\r\n}\r\nif ( ! V_1 ) {\r\nreturn NULL ;\r\n}\r\nif ( V_1 -> V_2 == NULL ) {\r\nif ( V_21 > V_1 -> V_24 ) {\r\nreturn V_1 -> V_22 ;\r\n} else {\r\nreturn NULL ;\r\n}\r\n}\r\nif ( V_1 -> V_24 <= V_21 ) {\r\nreturn V_1 -> V_22 ;\r\n}\r\nelse if ( V_1 == V_1 -> V_2 -> V_4 ) {\r\nwhile ( V_1 ) {\r\nif ( V_21 > V_1 -> V_24 ) {\r\nreturn V_1 -> V_22 ;\r\n}\r\nV_1 = V_1 -> V_2 ;\r\n}\r\nreturn NULL ;\r\n}\r\nelse {\r\nreturn V_1 -> V_2 -> V_22 ;\r\n}\r\n}\r\nstatic T_6 *\r\nF_25 ( const T_8 * V_21 , T_6 * V_27 , T_6 V_28 )\r\n{\r\nT_6 * V_29 = NULL ;\r\nT_6 V_30 = ( T_6 ) strlen ( V_21 ) ;\r\nT_6 V_31 ;\r\nT_6 V_32 ;\r\n* V_27 = ( V_30 + 3 ) / 4 + 1 ;\r\nV_29 = ( T_6 * ) F_26 ( NULL , * V_27 * sizeof ( T_6 ) ) ;\r\nV_32 = 0 ;\r\nfor ( V_31 = 0 ; V_31 < V_30 ; V_31 ++ ) {\r\nunsigned char V_33 ;\r\nV_33 = ( unsigned char ) V_21 [ V_31 ] ;\r\nif ( V_28 & V_34 ) {\r\nif ( isupper ( V_33 ) ) {\r\nV_33 = tolower ( V_33 ) ;\r\n}\r\n}\r\nV_32 <<= 8 ;\r\nV_32 |= V_33 ;\r\nif ( V_31 % 4 == 3 ) {\r\nV_29 [ V_31 / 4 ] = V_32 ;\r\nV_32 = 0 ;\r\n}\r\n}\r\nif ( V_31 % 4 != 0 ) {\r\nwhile ( V_31 % 4 != 0 ) {\r\nV_31 ++ ;\r\nV_32 <<= 8 ;\r\n}\r\nV_29 [ V_31 / 4 - 1 ] = V_32 ;\r\n}\r\nV_29 [ * V_27 - 1 ] = 0x00000001 ;\r\nreturn V_29 ;\r\n}\r\nvoid\r\nF_27 ( T_2 * V_6 , const T_8 * V_35 , void * V_36 , T_6 V_28 )\r\n{\r\nT_9 V_21 [ 2 ] ;\r\nT_6 * V_29 ;\r\nT_6 V_27 ;\r\nV_29 = F_25 ( V_35 , & V_27 , V_28 ) ;\r\nV_21 [ 0 ] . V_37 = V_27 ;\r\nV_21 [ 0 ] . V_21 = V_29 ;\r\nV_21 [ 1 ] . V_37 = 0 ;\r\nV_21 [ 1 ] . V_21 = NULL ;\r\nF_28 ( V_6 , V_21 , V_36 ) ;\r\nF_13 ( NULL , V_29 ) ;\r\n}\r\nvoid *\r\nF_29 ( T_2 * V_6 , const T_8 * V_35 , T_6 V_28 )\r\n{\r\nT_9 V_21 [ 2 ] ;\r\nT_6 * V_29 ;\r\nT_6 V_27 ;\r\nvoid * V_38 ;\r\nV_29 = F_25 ( V_35 , & V_27 , V_28 ) ;\r\nV_21 [ 0 ] . V_37 = V_27 ;\r\nV_21 [ 0 ] . V_21 = V_29 ;\r\nV_21 [ 1 ] . V_37 = 0 ;\r\nV_21 [ 1 ] . V_21 = NULL ;\r\nV_38 = F_30 ( V_6 , V_21 ) ;\r\nF_13 ( NULL , V_29 ) ;\r\nreturn V_38 ;\r\n}\r\nstatic void *\r\nF_31 ( void * V_39 )\r\n{\r\nreturn F_9 ( ( ( T_2 * ) V_39 ) -> V_12 ) ;\r\n}\r\nvoid\r\nF_28 ( T_2 * V_6 , T_9 * V_21 , void * V_22 )\r\n{\r\nT_2 * V_40 = NULL ;\r\nT_9 * V_41 ;\r\nT_6 V_31 , V_42 = 0 ;\r\nfor ( V_41 = V_21 ; V_41 -> V_37 > 0 ; V_41 ++ ) {\r\nfor ( V_31 = 0 ; V_31 < V_41 -> V_37 ; V_31 ++ ) {\r\nif ( ! V_40 ) {\r\nV_40 = V_6 ;\r\n} else {\r\nV_40 = ( T_2 * ) F_19 ( V_40 ,\r\nV_42 , F_31 , V_6 , TRUE , FALSE ) ;\r\n}\r\nV_42 = V_41 -> V_21 [ V_31 ] ;\r\n}\r\n}\r\nF_32 ( V_40 ) ;\r\nF_22 ( V_40 , V_42 , V_22 ) ;\r\n}\r\nstatic void *\r\nF_33 ( T_2 * V_6 , T_9 * V_21 ,\r\nvoid * (* F_34)( T_2 * , T_6 ) )\r\n{\r\nT_2 * V_43 = NULL ;\r\nT_9 * V_41 ;\r\nT_6 V_31 , V_44 = 0 ;\r\nif ( ! V_6 || ! V_21 ) {\r\nreturn NULL ;\r\n}\r\nfor ( V_41 = V_21 ; V_41 -> V_37 > 0 ; V_41 ++ ) {\r\nfor ( V_31 = 0 ; V_31 < V_41 -> V_37 ; V_31 ++ ) {\r\nif ( ! V_43 ) {\r\nV_43 = V_6 ;\r\n}\r\nelse {\r\nV_43 =\r\n( T_2 * ) (* F_34)( V_43 , V_44 ) ;\r\nif ( ! V_43 ) {\r\nreturn NULL ;\r\n}\r\n}\r\nV_44 = V_41 -> V_21 [ V_31 ] ;\r\n}\r\n}\r\nF_32 ( V_43 ) ;\r\nreturn (* F_34)( V_43 , V_44 ) ;\r\n}\r\nvoid *\r\nF_30 ( T_2 * V_6 , T_9 * V_21 )\r\n{\r\nreturn F_33 ( V_6 , V_21 , F_23 ) ;\r\n}\r\nvoid *\r\nF_35 ( T_2 * V_6 , T_9 * V_21 )\r\n{\r\nreturn F_33 ( V_6 , V_21 , F_24 ) ;\r\n}\r\nstatic T_4\r\nF_36 ( T_1 * V_1 , T_10 V_45 ,\r\nvoid * V_16 )\r\n{\r\nT_4 V_46 = FALSE ;\r\nif ( ! V_1 ) {\r\nreturn FALSE ;\r\n}\r\nif ( V_1 -> V_4 ) {\r\nif ( F_36 ( V_1 -> V_4 , V_45 , V_16 ) ) {\r\nreturn TRUE ;\r\n}\r\n}\r\nif ( V_1 -> V_23 == TRUE ) {\r\nV_46 = F_37 ( ( T_2 * ) V_1 -> V_22 ,\r\nV_45 , V_16 ) ;\r\n} else {\r\nV_46 = V_45 ( V_1 -> V_22 , V_16 ) ;\r\n}\r\nif ( V_46 ) {\r\nreturn TRUE ;\r\n}\r\nif( V_1 -> V_5 ) {\r\nif ( F_36 ( V_1 -> V_5 , V_45 , V_16 ) ) {\r\nreturn TRUE ;\r\n}\r\n}\r\nreturn FALSE ;\r\n}\r\nT_4\r\nF_37 ( T_2 * V_6 , T_10 V_45 ,\r\nvoid * V_16 )\r\n{\r\nif( ! V_6 -> V_7 )\r\nreturn FALSE ;\r\nreturn F_36 ( V_6 -> V_7 , V_45 , V_16 ) ;\r\n}\r\nstatic void\r\nF_38 ( const char * V_47 , T_1 * V_1 , T_6 V_48 )\r\n{\r\nT_6 V_31 ;\r\nif ( ! V_1 )\r\nreturn;\r\nfor ( V_31 = 0 ; V_31 < V_48 ; V_31 ++ ) {\r\nprintf ( L_1 ) ;\r\n}\r\nprintf ( L_2 ,\r\nV_47 ,\r\n( void * ) V_1 , ( void * ) V_1 -> V_2 ,\r\n( void * ) V_1 -> V_4 , ( void * ) V_1 -> V_5 ,\r\nV_1 -> V_8 ? L_3 : L_4 , V_1 -> V_24 ,\r\nV_1 -> V_23 ? L_5 : L_6 , V_1 -> V_22 ) ;\r\nif ( V_1 -> V_4 )\r\nF_38 ( L_7 , V_1 -> V_4 , V_48 + 1 ) ;\r\nif ( V_1 -> V_5 )\r\nF_38 ( L_8 , V_1 -> V_5 , V_48 + 1 ) ;\r\nif ( V_1 -> V_23 )\r\nF_39 ( ( T_2 * ) V_1 -> V_22 , V_48 + 1 ) ;\r\n}\r\nstatic void\r\nF_39 ( T_2 * V_6 , T_6 V_48 )\r\n{\r\nT_6 V_31 ;\r\nif ( ! V_6 )\r\nreturn;\r\nfor ( V_31 = 0 ; V_31 < V_48 ; V_31 ++ ) {\r\nprintf ( L_1 ) ;\r\n}\r\nprintf ( L_9 , ( void * ) V_6 , ( void * ) V_6 -> V_7 ) ;\r\nif ( V_6 -> V_7 ) {\r\nF_38 ( L_10 , V_6 -> V_7 , V_48 ) ;\r\n}\r\n}\r\nvoid\r\nF_40 ( T_2 * V_6 )\r\n{\r\nF_39 ( V_6 , 0 ) ;\r\n}
