+ define_corners nom_fast_1p32V_m40C
Reading timing models for corner nom_fast_1p32V_m40C…
Reading cell library for the 'nom_fast_1p32V_m40C' corner at '/opt/pdks/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_fast_1p32V_m40C.lib'…
Reading top-level netlist at '/home/designer/shared/BASIC/current_generator/digital/DigitalSine/runs/RUN_2026-02-05_17-29-28/52-openroad-fillinsertion/DigitalSine.nl.v'…
Linking design 'DigitalSine' from netlist…
Reading design constraints file at '/home/designer/shared/BASIC/current_generator/digital/DigitalSine/cons.sdc'…
Warning: cons.sdc line 34, set_input_delay relative to a clock defined on the same port/pin not allowed.
Warning: cons.sdc line 35, set_input_delay relative to a clock defined on the same port/pin not allowed.
Warning: cons.sdc line 38, set_input_delay relative to a clock defined on the same port/pin not allowed.
Warning: cons.sdc line 39, set_input_delay relative to a clock defined on the same port/pin not allowed.
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.
Reading top-level design parasitics for the 'nom_fast_1p32V_m40C' corner at '/home/designer/shared/BASIC/current_generator/digital/DigitalSine/runs/RUN_2026-02-05_17-29-28/54-openroad-rcx/nom/DigitalSine.nom.spef'…
%OL_CREATE_REPORT min.rpt

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_fast_1p32V_m40C Corner ===================================

Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017333    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001967    0.000983    0.000983 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022799    0.015816    0.039827    0.040811 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015832    0.000900    0.041711 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021995    0.016268    0.044862    0.086573 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016284    0.000889    0.087462 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.013259    0.033534    0.124747    0.212209 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.033572    0.001010    0.213219 v fanout54/A (sg13g2_buf_8)
     8    0.042268    0.021081    0.057998    0.271217 v fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.022993    0.004796    0.276013 v _213_/A (sg13g2_nand3_1)
     2    0.010794    0.036650    0.037953    0.313967 ^ _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.036678    0.000797    0.314764 ^ _214_/B (sg13g2_xnor2_1)
     1    0.002354    0.021267    0.038182    0.352946 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.021267    0.000086    0.353032 v _300_/D (sg13g2_dfrbpq_1)
                                              0.353032   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017333    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001967    0.000983    0.000983 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022799    0.015816    0.039827    0.040811 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015832    0.000900    0.041711 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021995    0.016268    0.044862    0.086573 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016285    0.000927    0.087501 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.237501   clock uncertainty
                                  0.000000    0.237501   clock reconvergence pessimism
                                 -0.022991    0.214510   library hold time
                                              0.214510   data required time
---------------------------------------------------------------------------------------------
                                              0.214510   data required time
                                             -0.353032   data arrival time
---------------------------------------------------------------------------------------------
                                              0.138523   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017333    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001967    0.000983    0.000983 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022799    0.015816    0.039827    0.040811 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015832    0.000900    0.041711 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021995    0.016268    0.044862    0.086573 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016284    0.000889    0.087462 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.013259    0.033534    0.124747    0.212209 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.033572    0.001010    0.213219 v fanout54/A (sg13g2_buf_8)
     8    0.042268    0.021081    0.057998    0.271217 v fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.023013    0.004827    0.276044 v _218_/A1 (sg13g2_o21ai_1)
     1    0.003481    0.029952    0.058680    0.334725 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.029952    0.000137    0.334862 ^ _219_/A (sg13g2_inv_1)
     1    0.002686    0.013325    0.019796    0.354658 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.013325    0.000202    0.354859 v _301_/D (sg13g2_dfrbpq_1)
                                              0.354859   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017333    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001967    0.000983    0.000983 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022799    0.015816    0.039827    0.040811 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015832    0.000900    0.041711 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021995    0.016268    0.044862    0.086573 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016284    0.000889    0.087462 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.237462   clock uncertainty
                                  0.000000    0.237462   clock reconvergence pessimism
                                 -0.021157    0.216305   library hold time
                                              0.216305   data required time
---------------------------------------------------------------------------------------------
                                              0.216305   data required time
                                             -0.354859   data arrival time
---------------------------------------------------------------------------------------------
                                              0.138554   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017333    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001967    0.000983    0.000983 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022799    0.015816    0.039827    0.040811 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015832    0.000900    0.041711 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021995    0.016268    0.044862    0.086573 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016287    0.000972    0.087545 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.009650    0.026251    0.119193    0.206738 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.026258    0.000400    0.207138 v fanout70/A (sg13g2_buf_8)
     5    0.031693    0.018386    0.053395    0.260533 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.018684    0.002128    0.262662 v _199_/A (sg13g2_xnor2_1)
     2    0.011387    0.054032    0.065596    0.328258 v _199_/Y (sg13g2_xnor2_1)
                                                         _031_ (net)
                      0.054042    0.000714    0.328972 v _200_/B (sg13g2_xor2_1)
     1    0.002183    0.017097    0.043134    0.372105 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.017097    0.000080    0.372185 v _296_/D (sg13g2_dfrbpq_1)
                                              0.372185   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017333    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001967    0.000983    0.000983 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022799    0.015816    0.039827    0.040811 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015832    0.000900    0.041711 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021995    0.016268    0.044862    0.086573 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016287    0.000972    0.087545 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.237545   clock uncertainty
                                  0.000000    0.237545   clock reconvergence pessimism
                                 -0.022027    0.215518   library hold time
                                              0.215518   data required time
---------------------------------------------------------------------------------------------
                                              0.215518   data required time
                                             -0.372185   data arrival time
---------------------------------------------------------------------------------------------
                                              0.156668   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017333    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001967    0.000983    0.000983 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022799    0.015816    0.039827    0.040811 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015832    0.000900    0.041711 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021995    0.016268    0.044862    0.086573 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016284    0.000889    0.087462 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.013259    0.033534    0.124747    0.212209 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.033572    0.001010    0.213219 v fanout54/A (sg13g2_buf_8)
     8    0.042268    0.021081    0.057998    0.271217 v fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.022924    0.004690    0.275907 v _191_/B (sg13g2_xnor2_1)
     2    0.009616    0.047148    0.056582    0.332489 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.047151    0.000318    0.332808 v _192_/B (sg13g2_xnor2_1)
     1    0.002458    0.021343    0.040908    0.373716 v _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.021343    0.000092    0.373808 v _294_/D (sg13g2_dfrbpq_2)
                                              0.373808   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017333    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001967    0.000983    0.000983 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022799    0.015816    0.039827    0.040811 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015831    0.000872    0.041683 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019172    0.015465    0.044247    0.085930 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015474    0.000705    0.086635 ^ _294_/CLK (sg13g2_dfrbpq_2)
                                  0.150000    0.236635   clock uncertainty
                                  0.000000    0.236635   clock reconvergence pessimism
                                 -0.023137    0.213498   library hold time
                                              0.213498   data required time
---------------------------------------------------------------------------------------------
                                              0.213498   data required time
                                             -0.373808   data arrival time
---------------------------------------------------------------------------------------------
                                              0.160310   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017333    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001967    0.000983    0.000983 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022799    0.015816    0.039827    0.040811 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015832    0.000900    0.041711 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021995    0.016268    0.044862    0.086573 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016284    0.000889    0.087462 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.013259    0.033534    0.124747    0.212209 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.033572    0.001010    0.213219 v fanout54/A (sg13g2_buf_8)
     8    0.042268    0.021081    0.057998    0.271217 v fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.021611    0.002120    0.273338 v _195_/B (sg13g2_xor2_1)
     2    0.011009    0.033418    0.059363    0.332701 v _195_/X (sg13g2_xor2_1)
                                                         _028_ (net)
                      0.033439    0.000780    0.333482 v _196_/B (sg13g2_xor2_1)
     1    0.004641    0.021684    0.044550    0.378031 v _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.021688    0.000319    0.378350 v _295_/D (sg13g2_dfrbpq_1)
                                              0.378350   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017333    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001967    0.000983    0.000983 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022799    0.015816    0.039827    0.040811 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015832    0.000900    0.041711 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021995    0.016268    0.044862    0.086573 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016272    0.000522    0.087096 ^ _295_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.237096   clock uncertainty
                                  0.000000    0.237096   clock reconvergence pessimism
                                 -0.023090    0.214005   library hold time
                                              0.214005   data required time
---------------------------------------------------------------------------------------------
                                              0.214005   data required time
                                             -0.378350   data arrival time
---------------------------------------------------------------------------------------------
                                              0.164345   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017333    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001967    0.000983    0.000983 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022799    0.015816    0.039827    0.040811 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015832    0.000900    0.041711 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021995    0.016268    0.044862    0.086573 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016284    0.000889    0.087462 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.013259    0.033534    0.124747    0.212209 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.033572    0.001010    0.213219 v fanout54/A (sg13g2_buf_8)
     8    0.042268    0.021081    0.057998    0.271217 v fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.022783    0.004467    0.275684 v _206_/B (sg13g2_xnor2_1)
     2    0.010598    0.050930    0.059454    0.335138 v _206_/Y (sg13g2_xnor2_1)
                                                         _036_ (net)
                      0.050934    0.000348    0.335486 v _208_/A (sg13g2_xor2_1)
     1    0.001946    0.016656    0.044159    0.379645 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.016656    0.000075    0.379720 v _298_/D (sg13g2_dfrbpq_1)
                                              0.379720   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017333    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001967    0.000983    0.000983 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022799    0.015816    0.039827    0.040811 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015831    0.000872    0.041683 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019172    0.015465    0.044247    0.085930 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015467    0.000389    0.086319 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.236319   clock uncertainty
                                  0.000000    0.236319   clock reconvergence pessimism
                                 -0.022056    0.214263   library hold time
                                              0.214263   data required time
---------------------------------------------------------------------------------------------
                                              0.214263   data required time
                                             -0.379720   data arrival time
---------------------------------------------------------------------------------------------
                                              0.165458   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017333    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001967    0.000983    0.000983 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022799    0.015816    0.039827    0.040811 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015832    0.000900    0.041711 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021995    0.016268    0.044862    0.086573 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016287    0.000972    0.087545 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.009650    0.026251    0.119193    0.206738 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.026258    0.000400    0.207138 v fanout70/A (sg13g2_buf_8)
     5    0.031693    0.018386    0.053395    0.260533 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.018498    0.001432    0.261965 v _198_/A (sg13g2_nand2_1)
     1    0.003917    0.017581    0.022071    0.284036 ^ _198_/Y (sg13g2_nand2_1)
                                                         _030_ (net)
                      0.017581    0.000157    0.284193 ^ _203_/B1 (sg13g2_o21ai_1)
     2    0.011675    0.053655    0.053122    0.337315 v _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.053674    0.000824    0.338139 v _204_/B (sg13g2_xor2_1)
     1    0.002228    0.017127    0.043170    0.381309 v _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.017127    0.000083    0.381392 v _297_/D (sg13g2_dfrbpq_1)
                                              0.381392   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017333    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001967    0.000983    0.000983 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022799    0.015816    0.039827    0.040811 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015831    0.000872    0.041683 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019172    0.015465    0.044247    0.085930 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015465    0.000157    0.086088 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.236088   clock uncertainty
                                  0.000000    0.236088   clock reconvergence pessimism
                                 -0.022165    0.213922   library hold time
                                              0.213922   data required time
---------------------------------------------------------------------------------------------
                                              0.213922   data required time
                                             -0.381392   data arrival time
---------------------------------------------------------------------------------------------
                                              0.167470   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017333    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001967    0.000983    0.000983 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022799    0.015816    0.039827    0.040811 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015831    0.000872    0.041683 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019172    0.015465    0.044247    0.085930 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015467    0.000389    0.086319 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.013483    0.034041    0.125131    0.211450 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.034048    0.000491    0.211941 v fanout63/A (sg13g2_buf_8)
     6    0.035418    0.019562    0.057680    0.269621 v fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.019844    0.002155    0.271775 v _205_/A (sg13g2_nand2_1)
     1    0.004000    0.018012    0.022457    0.294232 ^ _205_/Y (sg13g2_nand2_1)
                                                         _035_ (net)
                      0.018014    0.000303    0.294535 ^ _209_/B1 (sg13g2_o21ai_1)
     1    0.007556    0.038249    0.041361    0.335896 v _209_/Y (sg13g2_o21ai_1)
                                                         _038_ (net)
                      0.038264    0.000594    0.336490 v _211_/A (sg13g2_xnor2_1)
     1    0.003331    0.024003    0.047510    0.384000 v _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.024003    0.000126    0.384127 v _299_/D (sg13g2_dfrbpq_1)
                                              0.384127   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017333    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001967    0.000983    0.000983 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022799    0.015816    0.039827    0.040811 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015831    0.000872    0.041683 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019172    0.015465    0.044247    0.085930 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015467    0.000419    0.086349 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.236349   clock uncertainty
                                  0.000000    0.236349   clock reconvergence pessimism
                                 -0.023753    0.212596   library hold time
                                              0.212596   data required time
---------------------------------------------------------------------------------------------
                                              0.212596   data required time
                                             -0.384127   data arrival time
---------------------------------------------------------------------------------------------
                                              0.171531   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017333    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001967    0.000983    0.000983 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022799    0.015816    0.039827    0.040811 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015832    0.000900    0.041711 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021995    0.016268    0.044862    0.086573 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016285    0.000927    0.087501 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.011231    0.029418    0.121665    0.209166 v _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.029437    0.000688    0.209854 v output2/A (sg13g2_buf_2)
     1    0.080736    0.090052    0.111323    0.321176 v output2/X (sg13g2_buf_2)
                                                         sign (net)
                      0.090257    0.003532    0.324709 v sign (out)
                                              0.324709   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.324709   data arrival time
---------------------------------------------------------------------------------------------
                                              0.174709   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017333    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001967    0.000983    0.000983 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022799    0.015816    0.039827    0.040811 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015832    0.000900    0.041711 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021995    0.016268    0.044862    0.086573 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016285    0.000927    0.087501 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.011361    0.035820    0.124184    0.211684 ^ _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.035832    0.000640    0.212324 ^ _127_/A (sg13g2_inv_1)
     1    0.010319    0.029565    0.034754    0.247079 v _127_/Y (sg13g2_inv_1)
                                                         net3 (net)
                      0.029639    0.001207    0.248286 v output3/A (sg13g2_buf_2)
     1    0.080959    0.090294    0.111516    0.359802 v output3/X (sg13g2_buf_2)
                                                         signB (net)
                      0.090506    0.003606    0.363408 v signB (out)
                                              0.363408   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.363408   data arrival time
---------------------------------------------------------------------------------------------
                                              0.213408   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017333    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001967    0.000983    0.000983 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022799    0.015816    0.039827    0.040811 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015831    0.000872    0.041683 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019172    0.015465    0.044247    0.085930 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015467    0.000419    0.086349 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.014549    0.043751    0.129924    0.216272 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.043757    0.000527    0.216799 ^ fanout59/A (sg13g2_buf_8)
     8    0.043118    0.023105    0.058853    0.275652 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.026231    0.006480    0.282132 ^ _274_/B2 (sg13g2_a22oi_1)
     1    0.003987    0.028443    0.036092    0.318223 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.028444    0.000265    0.318488 v output15/A (sg13g2_buf_2)
     1    0.084465    0.094260    0.111837    0.430325 v output15/X (sg13g2_buf_2)
                                                         sine_out[1] (net)
                      0.094865    0.006163    0.436488 v sine_out[1] (out)
                                              0.436488   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.436488   data arrival time
---------------------------------------------------------------------------------------------
                                              0.286488   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017333    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001967    0.000983    0.000983 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022799    0.015816    0.039827    0.040811 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015831    0.000872    0.041683 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019172    0.015465    0.044247    0.085930 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015474    0.000705    0.086635 ^ _294_/CLK (sg13g2_dfrbpq_2)
     3    0.017323    0.031430    0.128775    0.215410 ^ _294_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_1.A (net)
                      0.031430    0.000137    0.215548 ^ _178_/A2 (sg13g2_a21oi_1)
     1    0.004471    0.015921    0.045887    0.261434 v _178_/Y (sg13g2_a21oi_1)
                                                         _017_ (net)
                      0.015923    0.000181    0.261615 v _179_/B (sg13g2_nand2_1)
     2    0.007865    0.028681    0.031254    0.292869 ^ _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.028694    0.000461    0.293330 ^ _281_/B (sg13g2_nor2_1)
     1    0.008220    0.024456    0.030495    0.323825 v _281_/Y (sg13g2_nor2_1)
                                                         net35 (net)
                      0.024535    0.001101    0.324925 v output35/A (sg13g2_buf_2)
     1    0.083538    0.093214    0.109899    0.434825 v output35/X (sg13g2_buf_2)
                                                         sine_out[8] (net)
                      0.093757    0.005811    0.440635 v sine_out[8] (out)
                                              0.440635   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.440635   data arrival time
---------------------------------------------------------------------------------------------
                                              0.290635   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017333    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001967    0.000983    0.000983 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022799    0.015816    0.039827    0.040811 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015831    0.000872    0.041683 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019172    0.015465    0.044247    0.085930 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015467    0.000419    0.086349 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.014549    0.043751    0.129924    0.216272 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.043757    0.000550    0.216822 ^ fanout58/A (sg13g2_buf_2)
     7    0.032158    0.049769    0.078865    0.295687 ^ fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.050276    0.004045    0.299732 ^ _162_/B1 (sg13g2_a21oi_1)
     1    0.005696    0.023304    0.031739    0.331471 v _162_/Y (sg13g2_a21oi_1)
                                                         net16 (net)
                      0.023323    0.000365    0.331836 v output16/A (sg13g2_buf_2)
     1    0.081975    0.091600    0.108297    0.440133 v output16/X (sg13g2_buf_2)
                                                         sine_out[20] (net)
                      0.092124    0.005658    0.445791 v sine_out[20] (out)
                                              0.445791   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.445791   data arrival time
---------------------------------------------------------------------------------------------
                                              0.295791   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017333    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001967    0.000983    0.000983 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022799    0.015816    0.039827    0.040811 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015831    0.000872    0.041683 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019172    0.015465    0.044247    0.085930 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015467    0.000419    0.086349 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.014549    0.043751    0.129924    0.216272 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.043757    0.000550    0.216822 ^ fanout58/A (sg13g2_buf_2)
     7    0.032158    0.049769    0.078865    0.295687 ^ fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.050372    0.004394    0.300082 ^ _155_/C1 (sg13g2_a221oi_1)
     1    0.004461    0.023308    0.032278    0.332359 v _155_/Y (sg13g2_a221oi_1)
                                                         net12 (net)
                      0.023309    0.000327    0.332686 v output12/A (sg13g2_buf_2)
     1    0.081767    0.091374    0.108192    0.440877 v output12/X (sg13g2_buf_2)
                                                         sine_out[17] (net)
                      0.091885    0.005581    0.446459 v sine_out[17] (out)
                                              0.446459   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.446459   data arrival time
---------------------------------------------------------------------------------------------
                                              0.296459   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017333    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001967    0.000983    0.000983 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022799    0.015816    0.039827    0.040811 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015831    0.000872    0.041683 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019172    0.015465    0.044247    0.085930 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015467    0.000419    0.086349 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.014549    0.043751    0.129924    0.216272 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.043757    0.000550    0.216822 ^ fanout58/A (sg13g2_buf_2)
     7    0.032158    0.049769    0.078865    0.295687 ^ fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.050145    0.003505    0.299192 ^ _160_/A (sg13g2_nor2_1)
     1    0.005634    0.020383    0.035717    0.334909 v _160_/Y (sg13g2_nor2_1)
                                                         net14 (net)
                      0.020384    0.000193    0.335102 v output14/A (sg13g2_buf_2)
     1    0.081908    0.091453    0.107348    0.442450 v output14/X (sg13g2_buf_2)
                                                         sine_out[19] (net)
                      0.091924    0.005366    0.447817 v sine_out[19] (out)
                                              0.447817   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.447817   data arrival time
---------------------------------------------------------------------------------------------
                                              0.297817   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017333    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001967    0.000983    0.000983 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022799    0.015816    0.039827    0.040811 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015831    0.000872    0.041683 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019172    0.015465    0.044247    0.085930 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015467    0.000419    0.086349 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.014549    0.043751    0.129924    0.216272 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.043757    0.000550    0.216822 ^ fanout58/A (sg13g2_buf_2)
     7    0.032158    0.049769    0.078865    0.295687 ^ fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.050312    0.004179    0.299867 ^ _148_/B1 (sg13g2_a21oi_1)
     1    0.006862    0.025653    0.034071    0.333938 v _148_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.025669    0.000498    0.334436 v output11/A (sg13g2_buf_2)
     1    0.081863    0.091497    0.109145    0.443580 v output11/X (sg13g2_buf_2)
                                                         sine_out[16] (net)
                      0.092013    0.005611    0.449192 v sine_out[16] (out)
                                              0.449192   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.449192   data arrival time
---------------------------------------------------------------------------------------------
                                              0.299192   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017333    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001967    0.000983    0.000983 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022799    0.015816    0.039827    0.040811 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015831    0.000872    0.041683 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019172    0.015465    0.044247    0.085930 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015465    0.000157    0.086088 ^ _297_/CLK (sg13g2_dfrbpq_1)
     2    0.016156    0.047701    0.133023    0.219111 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.047703    0.000393    0.219504 ^ fanout68/A (sg13g2_buf_8)
     6    0.038905    0.022408    0.060364    0.279867 ^ fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.023238    0.003393    0.283261 ^ _189_/A1 (sg13g2_o21ai_1)
     1    0.005000    0.033681    0.046629    0.329890 v _189_/Y (sg13g2_o21ai_1)
                                                         net29 (net)
                      0.033685    0.000358    0.330248 v output29/A (sg13g2_buf_2)
     1    0.085042    0.094942    0.114085    0.444333 v output29/X (sg13g2_buf_2)
                                                         sine_out[32] (net)
                      0.095599    0.006439    0.450772 v sine_out[32] (out)
                                              0.450772   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.450772   data arrival time
---------------------------------------------------------------------------------------------
                                              0.300772   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017333    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001967    0.000983    0.000983 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022799    0.015816    0.039827    0.040811 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015831    0.000872    0.041683 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019172    0.015465    0.044247    0.085930 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015467    0.000419    0.086349 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.014549    0.043751    0.129924    0.216272 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.043757    0.000550    0.216822 ^ fanout58/A (sg13g2_buf_2)
     7    0.032158    0.049769    0.078865    0.295687 ^ fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.050177    0.003646    0.299334 ^ _167_/A (sg13g2_nor2_1)
     1    0.007896    0.025725    0.039996    0.339330 v _167_/Y (sg13g2_nor2_1)
                                                         net19 (net)
                      0.025744    0.000557    0.339887 v output19/A (sg13g2_buf_2)
     1    0.082172    0.091830    0.109338    0.449224 v output19/X (sg13g2_buf_2)
                                                         sine_out[23] (net)
                      0.092362    0.005709    0.454933 v sine_out[23] (out)
                                              0.454933   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.454933   data arrival time
---------------------------------------------------------------------------------------------
                                              0.304933   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017333    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001967    0.000983    0.000983 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022799    0.015816    0.039827    0.040811 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015831    0.000872    0.041683 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019172    0.015465    0.044247    0.085930 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015474    0.000705    0.086635 ^ _294_/CLK (sg13g2_dfrbpq_2)
     3    0.017323    0.031430    0.128775    0.215410 ^ _294_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_1.A (net)
                      0.031430    0.000137    0.215548 ^ _178_/A2 (sg13g2_a21oi_1)
     1    0.004471    0.015921    0.045887    0.261434 v _178_/Y (sg13g2_a21oi_1)
                                                         _017_ (net)
                      0.015923    0.000181    0.261615 v _179_/B (sg13g2_nand2_1)
     2    0.007865    0.028681    0.031254    0.292869 ^ _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.028694    0.000459    0.293328 ^ _180_/B (sg13g2_nand2_1)
     1    0.008067    0.040269    0.048189    0.341517 v _180_/Y (sg13g2_nand2_1)
                                                         net24 (net)
                      0.040310    0.001026    0.342543 v output24/A (sg13g2_buf_2)
     1    0.083906    0.093747    0.116147    0.458691 v output24/X (sg13g2_buf_2)
                                                         sine_out[28] (net)
                      0.094285    0.005798    0.464489 v sine_out[28] (out)
                                              0.464489   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.464489   data arrival time
---------------------------------------------------------------------------------------------
                                              0.314489   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017333    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001967    0.000983    0.000983 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022799    0.015816    0.039827    0.040811 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015831    0.000872    0.041683 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019172    0.015465    0.044247    0.085930 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015467    0.000389    0.086319 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.013777    0.041740    0.128497    0.214816 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.041746    0.000503    0.215319 ^ fanout63/A (sg13g2_buf_8)
     6    0.035660    0.021300    0.057798    0.273117 ^ fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.021397    0.001366    0.274482 ^ _135_/A (sg13g2_nor2_1)
     1    0.003449    0.013885    0.023806    0.298289 v _135_/Y (sg13g2_nor2_1)
                                                         _105_ (net)
                      0.013885    0.000136    0.298425 v _174_/A (sg13g2_nand2_1)
     1    0.003670    0.016154    0.020680    0.319105 ^ _174_/Y (sg13g2_nand2_1)
                                                         _015_ (net)
                      0.016155    0.000146    0.319250 ^ _175_/B (sg13g2_nand2_1)
     1    0.006264    0.032029    0.040125    0.359375 v _175_/Y (sg13g2_nand2_1)
                                                         net22 (net)
                      0.032043    0.000214    0.359589 v output22/A (sg13g2_buf_2)
     1    0.082935    0.092699    0.112171    0.471761 v output22/X (sg13g2_buf_2)
                                                         sine_out[26] (net)
                      0.093268    0.005926    0.477687 v sine_out[26] (out)
                                              0.477687   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.477687   data arrival time
---------------------------------------------------------------------------------------------
                                              0.327687   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017333    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001967    0.000983    0.000983 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022799    0.015816    0.039827    0.040811 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015831    0.000872    0.041683 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019172    0.015465    0.044247    0.085930 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015467    0.000389    0.086319 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.013777    0.041740    0.128497    0.214816 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.041746    0.000503    0.215319 ^ fanout63/A (sg13g2_buf_8)
     6    0.035660    0.021300    0.057798    0.273117 ^ fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.021356    0.001073    0.274190 ^ fanout62/A (sg13g2_buf_8)
     8    0.032186    0.019302    0.049016    0.323206 ^ fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.019672    0.002313    0.325519 ^ _157_/A1 (sg13g2_a21oi_1)
     1    0.006459    0.019955    0.045855    0.371374 v _157_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.019969    0.000413    0.371787 v output13/A (sg13g2_buf_2)
     1    0.081842    0.091425    0.106958    0.478745 v output13/X (sg13g2_buf_2)
                                                         sine_out[18] (net)
                      0.091939    0.005607    0.484351 v sine_out[18] (out)
                                              0.484351   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.484351   data arrival time
---------------------------------------------------------------------------------------------
                                              0.334351   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017333    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001967    0.000983    0.000983 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022799    0.015816    0.039827    0.040811 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015832    0.000900    0.041711 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021995    0.016268    0.044862    0.086573 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016278    0.000701    0.087274 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002028    0.013938    0.106884    0.194159 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.013938    0.000077    0.194236 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009640    0.038078    0.257654    0.451890 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.038078    0.000393    0.452283 ^ fanout76/A (sg13g2_buf_8)
     7    0.044731    0.023703    0.058268    0.510551 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.024302    0.002889    0.513440 ^ _128_/A (sg13g2_inv_2)
     5    0.027714    0.034809    0.035885    0.549325 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.034869    0.001216    0.550542 v _293_/D (sg13g2_dfrbpq_1)
                                              0.550542   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017333    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001967    0.000983    0.000983 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022799    0.015816    0.039827    0.040811 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015832    0.000900    0.041711 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021995    0.016268    0.044862    0.086573 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016278    0.000701    0.087274 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.237274   clock uncertainty
                                  0.000000    0.237274   clock reconvergence pessimism
                                 -0.026134    0.211140   library hold time
                                              0.211140   data required time
---------------------------------------------------------------------------------------------
                                              0.211140   data required time
                                             -0.550542   data arrival time
---------------------------------------------------------------------------------------------
                                              0.339402   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017333    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001967    0.000983    0.000983 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022799    0.015816    0.039827    0.040811 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015832    0.000900    0.041711 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021995    0.016268    0.044862    0.086573 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016272    0.000522    0.087096 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.009964    0.032424    0.121666    0.208761 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.032429    0.000412    0.209173 ^ fanout72/A (sg13g2_buf_8)
     8    0.045892    0.023859    0.055655    0.264828 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.024730    0.003263    0.268091 ^ fanout71/A (sg13g2_buf_8)
     8    0.043954    0.022847    0.053200    0.321291 ^ fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.023446    0.002869    0.324160 ^ _187_/A1 (sg13g2_o21ai_1)
     1    0.004855    0.033172    0.046277    0.370437 v _187_/Y (sg13g2_o21ai_1)
                                                         net28 (net)
                      0.033177    0.000319    0.370756 v output28/A (sg13g2_buf_2)
     1    0.084688    0.094588    0.113578    0.484334 v output28/X (sg13g2_buf_2)
                                                         sine_out[31] (net)
                      0.095242    0.006413    0.490747 v sine_out[31] (out)
                                              0.490747   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.490747   data arrival time
---------------------------------------------------------------------------------------------
                                              0.340747   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017333    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001967    0.000983    0.000983 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022799    0.015816    0.039827    0.040811 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015831    0.000872    0.041683 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019172    0.015465    0.044247    0.085930 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015467    0.000419    0.086349 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.014549    0.043751    0.129924    0.216272 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.043757    0.000527    0.216799 ^ fanout59/A (sg13g2_buf_8)
     8    0.043118    0.023105    0.058853    0.275652 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.026377    0.006659    0.282311 ^ _130_/B (sg13g2_nor2_1)
     2    0.013301    0.034399    0.038555    0.320866 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.034404    0.000351    0.321216 v _284_/A (sg13g2_and2_1)
     1    0.009847    0.027349    0.059206    0.380423 v _284_/X (sg13g2_and2_1)
                                                         net7 (net)
                      0.027377    0.000785    0.381208 v output7/A (sg13g2_buf_2)
     1    0.082914    0.092613    0.110477    0.491685 v output7/X (sg13g2_buf_2)
                                                         sine_out[12] (net)
                      0.093154    0.005782    0.497467 v sine_out[12] (out)
                                              0.497467   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.497467   data arrival time
---------------------------------------------------------------------------------------------
                                              0.347467   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017333    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001967    0.000983    0.000983 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022799    0.015816    0.039827    0.040811 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015831    0.000872    0.041683 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019172    0.015465    0.044247    0.085930 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015467    0.000389    0.086319 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.013777    0.041740    0.128497    0.214816 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.041746    0.000503    0.215319 ^ fanout63/A (sg13g2_buf_8)
     6    0.035660    0.021300    0.057798    0.273117 ^ fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.021356    0.001073    0.274190 ^ fanout62/A (sg13g2_buf_8)
     8    0.032186    0.019302    0.049016    0.323206 ^ fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.019672    0.002316    0.325521 ^ _176_/A1 (sg13g2_o21ai_1)
     1    0.007975    0.040500    0.054294    0.379815 v _176_/Y (sg13g2_o21ai_1)
                                                         net23 (net)
                      0.040512    0.000551    0.380366 v output23/A (sg13g2_buf_2)
     1    0.083049    0.092842    0.115806    0.496172 v output23/X (sg13g2_buf_2)
                                                         sine_out[27] (net)
                      0.093347    0.005597    0.501769 v sine_out[27] (out)
                                              0.501769   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.501769   data arrival time
---------------------------------------------------------------------------------------------
                                              0.351769   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017333    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001967    0.000983    0.000983 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022799    0.015816    0.039827    0.040811 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015831    0.000872    0.041683 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019172    0.015465    0.044247    0.085930 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015467    0.000419    0.086349 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.014549    0.043751    0.129924    0.216272 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.043757    0.000527    0.216799 ^ fanout59/A (sg13g2_buf_8)
     8    0.043118    0.023105    0.058853    0.275652 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.023782    0.002452    0.278104 ^ _255_/A (sg13g2_nor4_1)
     1    0.004354    0.024013    0.030215    0.308319 v _255_/Y (sg13g2_nor4_1)
                                                         _080_ (net)
                      0.024014    0.000176    0.308495 v _256_/B2 (sg13g2_a22oi_1)
     1    0.008276    0.058742    0.056012    0.364507 ^ _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.058774    0.001053    0.365561 ^ output4/A (sg13g2_buf_2)
     1    0.083442    0.113929    0.130105    0.495666 ^ output4/X (sg13g2_buf_2)
                                                         sine_out[0] (net)
                      0.114471    0.006399    0.502065 ^ sine_out[0] (out)
                                              0.502065   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.502065   data arrival time
---------------------------------------------------------------------------------------------
                                              0.352065   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017333    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001967    0.000983    0.000983 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022799    0.015816    0.039827    0.040811 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015831    0.000872    0.041683 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019172    0.015465    0.044247    0.085930 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015467    0.000389    0.086319 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.013483    0.034041    0.125131    0.211450 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.034048    0.000491    0.211941 v fanout63/A (sg13g2_buf_8)
     6    0.035418    0.019562    0.057680    0.269621 v fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.019625    0.001061    0.270681 v _150_/A (sg13g2_and2_1)
     3    0.014729    0.036958    0.062183    0.332864 v _150_/X (sg13g2_and2_1)
                                                         _116_ (net)
                      0.037040    0.001296    0.334160 v _165_/A1 (sg13g2_a21oi_1)
     1    0.004145    0.026259    0.047980    0.382140 ^ _165_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.026260    0.000295    0.382435 ^ output18/A (sg13g2_buf_2)
     1    0.081905    0.111809    0.116658    0.499093 ^ output18/X (sg13g2_buf_2)
                                                         sine_out[22] (net)
                      0.112243    0.005687    0.504780 ^ sine_out[22] (out)
                                              0.504780   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.504780   data arrival time
---------------------------------------------------------------------------------------------
                                              0.354779   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017333    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001967    0.000983    0.000983 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022799    0.015816    0.039827    0.040811 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015831    0.000872    0.041683 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019172    0.015465    0.044247    0.085930 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015467    0.000419    0.086349 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.014549    0.043751    0.129924    0.216272 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.043757    0.000527    0.216799 ^ fanout59/A (sg13g2_buf_8)
     8    0.043118    0.023105    0.058853    0.275652 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.026377    0.006659    0.282311 ^ _130_/B (sg13g2_nor2_1)
     2    0.013301    0.034399    0.038555    0.320866 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.034459    0.001177    0.322042 v _136_/B (sg13g2_nand2b_2)
     4    0.022213    0.038018    0.038773    0.360815 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.038070    0.001144    0.361959 ^ _279_/A (sg13g2_nor2_1)
     1    0.005027    0.022532    0.031041    0.393000 v _279_/Y (sg13g2_nor2_1)
                                                         net34 (net)
                      0.022533    0.000351    0.393351 v output34/A (sg13g2_buf_2)
     1    0.081811    0.091414    0.107914    0.501265 v output34/X (sg13g2_buf_2)
                                                         sine_out[7] (net)
                      0.091932    0.005626    0.506891 v sine_out[7] (out)
                                              0.506891   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.506891   data arrival time
---------------------------------------------------------------------------------------------
                                              0.356891   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017333    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001967    0.000983    0.000983 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022799    0.015816    0.039827    0.040811 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015831    0.000872    0.041683 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019172    0.015465    0.044247    0.085930 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015467    0.000389    0.086319 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.013483    0.034041    0.125131    0.211450 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.034048    0.000491    0.211941 v fanout63/A (sg13g2_buf_8)
     6    0.035418    0.019562    0.057680    0.269621 v fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.019625    0.001061    0.270681 v _150_/A (sg13g2_and2_1)
     3    0.014729    0.036958    0.062183    0.332864 v _150_/X (sg13g2_and2_1)
                                                         _116_ (net)
                      0.037011    0.000979    0.333843 v _164_/A1 (sg13g2_a21oi_1)
     1    0.004663    0.028064    0.049962    0.383805 ^ _164_/Y (sg13g2_a21oi_1)
                                                         net17 (net)
                      0.028066    0.000307    0.384112 ^ output17/A (sg13g2_buf_2)
     1    0.081915    0.111823    0.117375    0.501487 ^ output17/X (sg13g2_buf_2)
                                                         sine_out[21] (net)
                      0.112255    0.005671    0.507158 ^ sine_out[21] (out)
                                              0.507158   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.507158   data arrival time
---------------------------------------------------------------------------------------------
                                              0.357157   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017333    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001967    0.000983    0.000983 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022799    0.015816    0.039827    0.040811 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015831    0.000872    0.041683 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019172    0.015465    0.044247    0.085930 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015467    0.000419    0.086349 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.014549    0.043751    0.129924    0.216272 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.043757    0.000527    0.216799 ^ fanout59/A (sg13g2_buf_8)
     8    0.043118    0.023105    0.058853    0.275652 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.025250    0.005124    0.280776 ^ _143_/A (sg13g2_nor2_1)
     2    0.011725    0.033013    0.038458    0.319234 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.033017    0.000320    0.319554 v _147_/A (sg13g2_nand2_1)
     2    0.011442    0.038388    0.040206    0.359760 ^ _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.038441    0.001145    0.360905 ^ _275_/B (sg13g2_nor2_1)
     1    0.007269    0.023878    0.031583    0.392488 v _275_/Y (sg13g2_nor2_1)
                                                         net30 (net)
                      0.023923    0.000792    0.393281 v output30/A (sg13g2_buf_2)
     1    0.082936    0.092640    0.109023    0.502304 v output30/X (sg13g2_buf_2)
                                                         sine_out[3] (net)
                      0.093221    0.005987    0.508291 v sine_out[3] (out)
                                              0.508291   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.508291   data arrival time
---------------------------------------------------------------------------------------------
                                              0.358291   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017333    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001967    0.000983    0.000983 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022799    0.015816    0.039827    0.040811 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015831    0.000872    0.041683 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019172    0.015465    0.044247    0.085930 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015467    0.000419    0.086349 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.014549    0.043751    0.129924    0.216272 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.043757    0.000527    0.216799 ^ fanout59/A (sg13g2_buf_8)
     8    0.043118    0.023105    0.058853    0.275652 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.025250    0.005124    0.280776 ^ _143_/A (sg13g2_nor2_1)
     2    0.011725    0.033013    0.038458    0.319234 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.033023    0.000475    0.319709 v _144_/B (sg13g2_nand2_1)
     2    0.007616    0.028931    0.035953    0.355662 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.028934    0.000227    0.355889 ^ _212_/B (sg13g2_nor2_1)
     2    0.012414    0.033106    0.037899    0.393788 v _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.033129    0.000717    0.394505 v output26/A (sg13g2_buf_2)
     1    0.083188    0.092953    0.112835    0.507339 v output26/X (sg13g2_buf_2)
                                                         sine_out[2] (net)
                      0.093507    0.005863    0.513202 v sine_out[2] (out)
                                              0.513202   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.513202   data arrival time
---------------------------------------------------------------------------------------------
                                              0.363202   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017333    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001967    0.000983    0.000983 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022799    0.015816    0.039827    0.040811 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015831    0.000872    0.041683 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019172    0.015465    0.044247    0.085930 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015467    0.000419    0.086349 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.014549    0.043751    0.129924    0.216272 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.043757    0.000527    0.216799 ^ fanout59/A (sg13g2_buf_8)
     8    0.043118    0.023105    0.058853    0.275652 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.026377    0.006659    0.282311 ^ _130_/B (sg13g2_nor2_1)
     2    0.013301    0.034399    0.038555    0.320866 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.034459    0.001177    0.322042 v _136_/B (sg13g2_nand2b_2)
     4    0.022213    0.038018    0.038773    0.360815 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.038182    0.002004    0.362819 ^ _278_/A (sg13g2_nor2_1)
     1    0.006903    0.026017    0.034259    0.397078 v _278_/Y (sg13g2_nor2_1)
                                                         net33 (net)
                      0.026074    0.000928    0.398006 v output33/A (sg13g2_buf_2)
     1    0.082245    0.091917    0.109476    0.507482 v output33/X (sg13g2_buf_2)
                                                         sine_out[6] (net)
                      0.092462    0.005780    0.513262 v sine_out[6] (out)
                                              0.513262   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.513262   data arrival time
---------------------------------------------------------------------------------------------
                                              0.363262   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017333    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001967    0.000983    0.000983 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022799    0.015816    0.039827    0.040811 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015831    0.000872    0.041683 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019172    0.015465    0.044247    0.085930 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015467    0.000419    0.086349 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.014549    0.043751    0.129924    0.216272 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.043757    0.000527    0.216799 ^ fanout59/A (sg13g2_buf_8)
     8    0.043118    0.023105    0.058853    0.275652 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.026377    0.006659    0.282311 ^ _130_/B (sg13g2_nor2_1)
     2    0.013301    0.034399    0.038555    0.320866 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.034459    0.001177    0.322042 v _136_/B (sg13g2_nand2b_2)
     4    0.022213    0.038018    0.038773    0.360815 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.038112    0.001527    0.362342 ^ _277_/A (sg13g2_nor2_1)
     1    0.007503    0.027095    0.035433    0.397775 v _277_/Y (sg13g2_nor2_1)
                                                         net32 (net)
                      0.027127    0.000566    0.398341 v output32/A (sg13g2_buf_2)
     1    0.082274    0.091909    0.110107    0.508448 v output32/X (sg13g2_buf_2)
                                                         sine_out[5] (net)
                      0.092398    0.005478    0.513926 v sine_out[5] (out)
                                              0.513926   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.513926   data arrival time
---------------------------------------------------------------------------------------------
                                              0.363926   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017333    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001967    0.000983    0.000983 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022799    0.015816    0.039827    0.040811 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015831    0.000872    0.041683 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019172    0.015465    0.044247    0.085930 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015467    0.000419    0.086349 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.014549    0.043751    0.129924    0.216272 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.043757    0.000527    0.216799 ^ fanout59/A (sg13g2_buf_8)
     8    0.043118    0.023105    0.058853    0.275652 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.026377    0.006659    0.282311 ^ _130_/B (sg13g2_nor2_1)
     2    0.013301    0.034399    0.038555    0.320866 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.034459    0.001177    0.322042 v _136_/B (sg13g2_nand2b_2)
     4    0.022213    0.038018    0.038773    0.360815 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.038216    0.002196    0.363011 ^ _276_/A (sg13g2_nor2_1)
     1    0.008677    0.029509    0.037326    0.400337 v _276_/Y (sg13g2_nor2_1)
                                                         net31 (net)
                      0.029590    0.001199    0.401536 v output31/A (sg13g2_buf_2)
     1    0.082646    0.092332    0.111238    0.512774 v output31/X (sg13g2_buf_2)
                                                         sine_out[4] (net)
                      0.092842    0.005609    0.518383 v sine_out[4] (out)
                                              0.518383   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.518383   data arrival time
---------------------------------------------------------------------------------------------
                                              0.368383   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017333    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001967    0.000983    0.000983 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022799    0.015816    0.039827    0.040811 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015831    0.000872    0.041683 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019172    0.015465    0.044247    0.085930 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015467    0.000419    0.086349 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.014549    0.043751    0.129924    0.216272 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.043757    0.000527    0.216799 ^ fanout59/A (sg13g2_buf_8)
     8    0.043118    0.023105    0.058853    0.275652 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.026256    0.006511    0.282163 ^ _131_/B (sg13g2_or2_1)
     6    0.029169    0.079718    0.091838    0.374001 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.079739    0.001053    0.375055 ^ _282_/B1 (sg13g2_a21oi_1)
     1    0.004364    0.026022    0.035789    0.410844 v _282_/Y (sg13g2_a21oi_1)
                                                         net5 (net)
                      0.026023    0.000277    0.411121 v output5/A (sg13g2_buf_2)
     1    0.083627    0.093374    0.110312    0.521432 v output5/X (sg13g2_buf_2)
                                                         sine_out[10] (net)
                      0.093960    0.006041    0.527474 v sine_out[10] (out)
                                              0.527474   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.527474   data arrival time
---------------------------------------------------------------------------------------------
                                              0.377474   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017333    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001967    0.000983    0.000983 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022799    0.015816    0.039827    0.040811 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015831    0.000872    0.041683 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019172    0.015465    0.044247    0.085930 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015467    0.000419    0.086349 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.014549    0.043751    0.129924    0.216272 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.043757    0.000527    0.216799 ^ fanout59/A (sg13g2_buf_8)
     8    0.043118    0.023105    0.058853    0.275652 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.026256    0.006511    0.282163 ^ _131_/B (sg13g2_or2_1)
     6    0.029169    0.079718    0.091838    0.374001 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.079740    0.001092    0.375093 ^ _280_/B1 (sg13g2_a21oi_1)
     1    0.004742    0.026714    0.036704    0.411797 v _280_/Y (sg13g2_a21oi_1)
                                                         net36 (net)
                      0.026715    0.000308    0.412106 v output36/A (sg13g2_buf_2)
     1    0.082176    0.091839    0.109723    0.521828 v output36/X (sg13g2_buf_2)
                                                         sine_out[9] (net)
                      0.092371    0.005708    0.527537 v sine_out[9] (out)
                                              0.527537   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.527537   data arrival time
---------------------------------------------------------------------------------------------
                                              0.377537   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017333    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001967    0.000983    0.000983 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022799    0.015816    0.039827    0.040811 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015831    0.000872    0.041683 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019172    0.015465    0.044247    0.085930 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015467    0.000419    0.086349 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.014549    0.043751    0.129924    0.216272 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.043757    0.000527    0.216799 ^ fanout59/A (sg13g2_buf_8)
     8    0.043118    0.023105    0.058853    0.275652 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.025250    0.005124    0.280776 ^ _143_/A (sg13g2_nor2_1)
     2    0.011725    0.033013    0.038458    0.319234 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.033017    0.000320    0.319554 v _147_/A (sg13g2_nand2_1)
     2    0.011442    0.038388    0.040206    0.359760 ^ _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.038411    0.000761    0.360521 ^ _149_/B (sg13g2_nand2_1)
     1    0.007180    0.037920    0.048301    0.408822 v _149_/Y (sg13g2_nand2_1)
                                                         net10 (net)
                      0.037931    0.000512    0.409334 v output10/A (sg13g2_buf_2)
     1    0.082790    0.092592    0.114366    0.523700 v output10/X (sg13g2_buf_2)
                                                         sine_out[15] (net)
                      0.093141    0.005822    0.529522 v sine_out[15] (out)
                                              0.529522   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.529522   data arrival time
---------------------------------------------------------------------------------------------
                                              0.379522   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017333    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001967    0.000983    0.000983 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022799    0.015816    0.039827    0.040811 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015831    0.000872    0.041683 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019172    0.015465    0.044247    0.085930 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015467    0.000419    0.086349 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.014549    0.043751    0.129924    0.216272 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.043757    0.000527    0.216799 ^ fanout59/A (sg13g2_buf_8)
     8    0.043118    0.023105    0.058853    0.275652 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.025250    0.005124    0.280776 ^ _143_/A (sg13g2_nor2_1)
     2    0.011725    0.033013    0.038458    0.319234 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.033023    0.000475    0.319709 v _144_/B (sg13g2_nand2_1)
     2    0.007616    0.028931    0.035953    0.355662 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.028934    0.000246    0.355908 ^ _145_/B (sg13g2_nand2_1)
     1    0.008940    0.043457    0.050893    0.406801 v _145_/Y (sg13g2_nand2_1)
                                                         net9 (net)
                      0.043485    0.000890    0.407691 v output9/A (sg13g2_buf_2)
     1    0.082567    0.092413    0.116319    0.524009 v output9/X (sg13g2_buf_2)
                                                         sine_out[14] (net)
                      0.092965    0.005830    0.529839 v sine_out[14] (out)
                                              0.529839   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.529839   data arrival time
---------------------------------------------------------------------------------------------
                                              0.379839   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017333    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001967    0.000983    0.000983 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022799    0.015816    0.039827    0.040811 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015831    0.000872    0.041683 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019172    0.015465    0.044247    0.085930 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015467    0.000419    0.086349 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.014549    0.043751    0.129924    0.216272 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.043757    0.000527    0.216799 ^ fanout59/A (sg13g2_buf_8)
     8    0.043118    0.023105    0.058853    0.275652 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.026256    0.006511    0.282163 ^ _131_/B (sg13g2_or2_1)
     6    0.029169    0.079718    0.091838    0.374001 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.079746    0.001217    0.375219 ^ _139_/B1 (sg13g2_a21oi_1)
     1    0.005458    0.028038    0.038443    0.413662 v _139_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.028048    0.000360    0.414022 v output8/A (sg13g2_buf_2)
     1    0.083020    0.092688    0.110988    0.525010 v output8/X (sg13g2_buf_2)
                                                         sine_out[13] (net)
                      0.093183    0.005537    0.530547 v sine_out[13] (out)
                                              0.530547   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.530547   data arrival time
---------------------------------------------------------------------------------------------
                                              0.380547   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017333    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001967    0.000983    0.000983 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022799    0.015816    0.039827    0.040811 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015831    0.000872    0.041683 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019172    0.015465    0.044247    0.085930 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015467    0.000419    0.086349 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.014549    0.043751    0.129924    0.216272 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.043757    0.000527    0.216799 ^ fanout59/A (sg13g2_buf_8)
     8    0.043118    0.023105    0.058853    0.275652 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.026256    0.006511    0.282163 ^ _131_/B (sg13g2_or2_1)
     6    0.029169    0.079718    0.091838    0.374001 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.079753    0.001357    0.375358 ^ _283_/B1 (sg13g2_a21oi_1)
     1    0.005711    0.028533    0.039067    0.414425 v _283_/Y (sg13g2_a21oi_1)
                                                         net6 (net)
                      0.028538    0.000365    0.414790 v output6/A (sg13g2_buf_2)
     1    0.083350    0.093073    0.111228    0.526019 v output6/X (sg13g2_buf_2)
                                                         sine_out[11] (net)
                      0.093619    0.005825    0.531844 v sine_out[11] (out)
                                              0.531844   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.531844   data arrival time
---------------------------------------------------------------------------------------------
                                              0.381844   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017333    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001967    0.000983    0.000983 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022799    0.015816    0.039827    0.040811 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015831    0.000872    0.041683 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019172    0.015465    0.044247    0.085930 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015467    0.000389    0.086319 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.013777    0.041740    0.128497    0.214816 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.041746    0.000503    0.215319 ^ fanout63/A (sg13g2_buf_8)
     6    0.035660    0.021300    0.057798    0.273117 ^ fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.021356    0.001073    0.274190 ^ fanout62/A (sg13g2_buf_8)
     8    0.032186    0.019302    0.049016    0.323206 ^ fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.019689    0.002369    0.325575 ^ _168_/A (sg13g2_nor2_1)
     2    0.007607    0.023923    0.029834    0.355409 v _168_/Y (sg13g2_nor2_1)
                                                         _011_ (net)
                      0.023937    0.000449    0.355858 v _169_/B (sg13g2_nand2_1)
     1    0.003965    0.020389    0.026359    0.382217 ^ _169_/Y (sg13g2_nand2_1)
                                                         _012_ (net)
                      0.020390    0.000158    0.382375 ^ _170_/B (sg13g2_nand2_1)
     1    0.005112    0.028231    0.037787    0.420161 v _170_/Y (sg13g2_nand2_1)
                                                         net20 (net)
                      0.028249    0.000346    0.420508 v output20/A (sg13g2_buf_2)
     1    0.082081    0.091763    0.110207    0.530715 v output20/X (sg13g2_buf_2)
                                                         sine_out[24] (net)
                      0.092302    0.005745    0.536460 v sine_out[24] (out)
                                              0.536460   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.536460   data arrival time
---------------------------------------------------------------------------------------------
                                              0.386460   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017333    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001967    0.000983    0.000983 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022799    0.015816    0.039827    0.040811 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015831    0.000872    0.041683 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019172    0.015465    0.044247    0.085930 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015467    0.000389    0.086319 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.013777    0.041740    0.128497    0.214816 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.041746    0.000503    0.215319 ^ fanout63/A (sg13g2_buf_8)
     6    0.035660    0.021300    0.057798    0.273117 ^ fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.021356    0.001073    0.274190 ^ fanout62/A (sg13g2_buf_8)
     8    0.032186    0.019302    0.049016    0.323206 ^ fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.019448    0.001439    0.324645 ^ _181_/A (sg13g2_and2_1)
     4    0.015795    0.048766    0.076804    0.401449 ^ _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.048775    0.000660    0.402109 ^ _184_/B1 (sg13g2_a21oi_1)
     1    0.003092    0.018243    0.026142    0.428251 v _184_/Y (sg13g2_a21oi_1)
                                                         net25 (net)
                      0.018243    0.000123    0.428374 v output25/A (sg13g2_buf_2)
     1    0.083415    0.093000    0.107573    0.535947 v output25/X (sg13g2_buf_2)
                                                         sine_out[29] (net)
                      0.093482    0.005481    0.541428 v sine_out[29] (out)
                                              0.541428   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.541428   data arrival time
---------------------------------------------------------------------------------------------
                                              0.391428   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017333    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001967    0.000983    0.000983 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022799    0.015816    0.039827    0.040811 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015831    0.000872    0.041683 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019172    0.015465    0.044247    0.085930 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015467    0.000389    0.086319 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.013777    0.041740    0.128497    0.214816 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.041746    0.000503    0.215319 ^ fanout63/A (sg13g2_buf_8)
     6    0.035660    0.021300    0.057798    0.273117 ^ fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.021356    0.001073    0.274190 ^ fanout62/A (sg13g2_buf_8)
     8    0.032186    0.019302    0.049016    0.323206 ^ fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.019689    0.002369    0.325575 ^ _168_/A (sg13g2_nor2_1)
     2    0.007607    0.023923    0.029834    0.355409 v _168_/Y (sg13g2_nor2_1)
                                                         _011_ (net)
                      0.023938    0.000463    0.355871 v _171_/B (sg13g2_nand2_1)
     1    0.005199    0.023967    0.028648    0.384520 ^ _171_/Y (sg13g2_nand2_1)
                                                         _013_ (net)
                      0.023969    0.000365    0.384884 ^ _172_/B (sg13g2_nand2_1)
     1    0.005668    0.030680    0.040273    0.425157 v _172_/Y (sg13g2_nand2_1)
                                                         net21 (net)
                      0.030699    0.000356    0.425514 v output21/A (sg13g2_buf_2)
     1    0.082576    0.092292    0.111517    0.537031 v output21/X (sg13g2_buf_2)
                                                         sine_out[25] (net)
                      0.092827    0.005739    0.542770 v sine_out[25] (out)
                                              0.542770   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.542770   data arrival time
---------------------------------------------------------------------------------------------
                                              0.392770   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017333    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001967    0.000983    0.000983 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022799    0.015816    0.039827    0.040811 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015831    0.000872    0.041683 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019172    0.015465    0.044247    0.085930 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015467    0.000389    0.086319 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.013777    0.041740    0.128497    0.214816 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.041746    0.000503    0.215319 ^ fanout63/A (sg13g2_buf_8)
     6    0.035660    0.021300    0.057798    0.273117 ^ fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.021356    0.001073    0.274190 ^ fanout62/A (sg13g2_buf_8)
     8    0.032186    0.019302    0.049016    0.323206 ^ fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.019448    0.001439    0.324645 ^ _181_/A (sg13g2_and2_1)
     4    0.015795    0.048766    0.076804    0.401449 ^ _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.048771    0.000533    0.401983 ^ _186_/B1 (sg13g2_a21oi_1)
     1    0.004731    0.021222    0.029421    0.431404 v _186_/Y (sg13g2_a21oi_1)
                                                         net27 (net)
                      0.021223    0.000322    0.431726 v output27/A (sg13g2_buf_2)
     1    0.083382    0.093137    0.108070    0.539796 v output27/X (sg13g2_buf_2)
                                                         sine_out[30] (net)
                      0.093776    0.006292    0.546088 v sine_out[30] (out)
                                              0.546088   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.546088   data arrival time
---------------------------------------------------------------------------------------------
                                              0.396088   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT max.rpt

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_fast_1p32V_m40C Corner ===================================

Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017333    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001967    0.000983    0.000983 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022799    0.015816    0.039827    0.040811 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015832    0.000900    0.041711 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021995    0.016268    0.044862    0.086573 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016278    0.000701    0.087274 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002051    0.011967    0.106843    0.194117 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.011967    0.000078    0.194195 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009413    0.038484    0.260509    0.454703 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.038484    0.000384    0.455087 v fanout76/A (sg13g2_buf_8)
     7    0.043747    0.021704    0.060897    0.515984 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.022176    0.002382    0.518366 v fanout75/A (sg13g2_buf_8)
     8    0.039431    0.019937    0.053758    0.572123 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.020664    0.002933    0.575056 v _146_/A2 (sg13g2_o21ai_1)
     4    0.022840    0.164750    0.140096    0.715153 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.164762    0.001174    0.716326 ^ _234_/A2 (sg13g2_a21oi_1)
     2    0.008849    0.065294    0.094195    0.810521 v _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.065295    0.000316    0.810837 v _235_/A2 (sg13g2_o21ai_1)
     1    0.004359    0.059827    0.070987    0.881824 ^ _235_/Y (sg13g2_o21ai_1)
                                                         _060_ (net)
                      0.059828    0.000293    0.882118 ^ _239_/B (sg13g2_and3_1)
     1    0.004035    0.024593    0.088239    0.970357 ^ _239_/X (sg13g2_and3_1)
                                                         _064_ (net)
                      0.024593    0.000161    0.970518 ^ _256_/A2 (sg13g2_a22oi_1)
     1    0.008208    0.061437    0.058116    1.028633 v _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.061490    0.001042    1.029675 v output4/A (sg13g2_buf_2)
     1    0.083442    0.093562    0.123445    1.153120 v output4/X (sg13g2_buf_2)
                                                         sine_out[0] (net)
                      0.094218    0.006383    1.159503 v sine_out[0] (out)
                                              1.159503   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.159503   data arrival time
---------------------------------------------------------------------------------------------
                                              2.690497   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017333    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001967    0.000983    0.000983 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022799    0.015816    0.039827    0.040811 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015832    0.000900    0.041711 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021995    0.016268    0.044862    0.086573 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016278    0.000701    0.087274 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002051    0.011967    0.106843    0.194117 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.011967    0.000078    0.194195 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009413    0.038484    0.260509    0.454703 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.038484    0.000384    0.455087 v fanout76/A (sg13g2_buf_8)
     7    0.043747    0.021704    0.060897    0.515984 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.022176    0.002382    0.518366 v fanout75/A (sg13g2_buf_8)
     8    0.039431    0.019937    0.053758    0.572123 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.020664    0.002933    0.575056 v _146_/A2 (sg13g2_o21ai_1)
     4    0.022840    0.164750    0.140096    0.715153 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.164762    0.001174    0.716326 ^ _234_/A2 (sg13g2_a21oi_1)
     2    0.008849    0.065294    0.094195    0.810521 v _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.065294    0.000172    0.810694 v _267_/A1 (sg13g2_o21ai_1)
     1    0.005019    0.060572    0.077350    0.888043 ^ _267_/Y (sg13g2_o21ai_1)
                                                         _091_ (net)
                      0.060572    0.000334    0.888377 ^ _270_/A1 (sg13g2_a21oi_1)
     1    0.003984    0.038740    0.051281    0.939658 v _270_/Y (sg13g2_a21oi_1)
                                                         _094_ (net)
                      0.038741    0.000160    0.939818 v _273_/A (sg13g2_nor2_1)
     1    0.004895    0.042445    0.047495    0.987313 ^ _273_/Y (sg13g2_nor2_1)
                                                         _097_ (net)
                      0.042446    0.000336    0.987649 ^ _274_/B1 (sg13g2_a22oi_1)
     1    0.003987    0.040288    0.043222    1.030871 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.040288    0.000265    1.031136 v output15/A (sg13g2_buf_2)
     1    0.084465    0.094361    0.116363    1.147500 v output15/X (sg13g2_buf_2)
                                                         sine_out[1] (net)
                      0.094966    0.006163    1.153662 v sine_out[1] (out)
                                              1.153662   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.153662   data arrival time
---------------------------------------------------------------------------------------------
                                              2.696337   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017333    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001967    0.000983    0.000983 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022799    0.015816    0.039827    0.040811 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015832    0.000900    0.041711 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021995    0.016268    0.044862    0.086573 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016278    0.000701    0.087274 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002051    0.011967    0.106843    0.194117 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.011967    0.000078    0.194195 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009413    0.038484    0.260509    0.454703 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.038484    0.000384    0.455087 v fanout76/A (sg13g2_buf_8)
     7    0.043747    0.021704    0.060897    0.515984 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.022176    0.002382    0.518366 v fanout75/A (sg13g2_buf_8)
     8    0.039431    0.019937    0.053758    0.572123 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.020664    0.002933    0.575056 v _146_/A2 (sg13g2_o21ai_1)
     4    0.022840    0.164750    0.140096    0.715153 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.164766    0.001326    0.716479 ^ _185_/B (sg13g2_nor2_2)
     5    0.023744    0.060310    0.081443    0.797922 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.060435    0.002158    0.800080 v _189_/A2 (sg13g2_o21ai_1)
     1    0.005067    0.062952    0.072778    0.872858 ^ _189_/Y (sg13g2_o21ai_1)
                                                         net29 (net)
                      0.062953    0.000364    0.873222 ^ output29/A (sg13g2_buf_2)
     1    0.085042    0.115987    0.133212    1.006433 ^ output29/X (sg13g2_buf_2)
                                                         sine_out[32] (net)
                      0.116529    0.006455    1.012888 ^ sine_out[32] (out)
                                              1.012888   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.012888   data arrival time
---------------------------------------------------------------------------------------------
                                              2.837111   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017333    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001967    0.000983    0.000983 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022799    0.015816    0.039827    0.040811 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015832    0.000900    0.041711 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021995    0.016268    0.044862    0.086573 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016278    0.000701    0.087274 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002051    0.011967    0.106843    0.194117 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.011967    0.000078    0.194195 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009413    0.038484    0.260509    0.454703 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.038484    0.000384    0.455087 v fanout76/A (sg13g2_buf_8)
     7    0.043747    0.021704    0.060897    0.515984 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.022176    0.002382    0.518366 v fanout75/A (sg13g2_buf_8)
     8    0.039431    0.019937    0.053758    0.572123 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.020664    0.002933    0.575056 v _146_/A2 (sg13g2_o21ai_1)
     4    0.022840    0.164750    0.140096    0.715153 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.164764    0.001240    0.716393 ^ _147_/B (sg13g2_nand2_1)
     2    0.010980    0.068408    0.090470    0.806863 v _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.068458    0.001096    0.807960 v _275_/B (sg13g2_nor2_1)
     1    0.007336    0.057042    0.061232    0.869192 ^ _275_/Y (sg13g2_nor2_1)
                                                         net30 (net)
                      0.057061    0.000803    0.869994 ^ output30/A (sg13g2_buf_2)
     1    0.082936    0.113226    0.129290    0.999284 ^ output30/X (sg13g2_buf_2)
                                                         sine_out[3] (net)
                      0.113705    0.006001    1.005285 ^ sine_out[3] (out)
                                              1.005285   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.005285   data arrival time
---------------------------------------------------------------------------------------------
                                              2.844715   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017333    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001967    0.000983    0.000983 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022799    0.015816    0.039827    0.040811 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015832    0.000900    0.041711 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021995    0.016268    0.044862    0.086573 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016278    0.000701    0.087274 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002051    0.011967    0.106843    0.194117 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.011967    0.000078    0.194195 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009413    0.038484    0.260509    0.454703 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.038484    0.000384    0.455087 v fanout76/A (sg13g2_buf_8)
     7    0.043747    0.021704    0.060897    0.515984 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.022176    0.002382    0.518366 v fanout75/A (sg13g2_buf_8)
     8    0.039431    0.019937    0.053758    0.572123 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.020664    0.002933    0.575056 v _146_/A2 (sg13g2_o21ai_1)
     4    0.022840    0.164750    0.140096    0.715153 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.164766    0.001326    0.716479 ^ _185_/B (sg13g2_nor2_2)
     5    0.023744    0.060310    0.081443    0.797922 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.060436    0.002162    0.800083 v _186_/A2 (sg13g2_a21oi_1)
     1    0.004798    0.046817    0.062633    0.862717 ^ _186_/Y (sg13g2_a21oi_1)
                                                         net27 (net)
                      0.046817    0.000328    0.863045 ^ output27/A (sg13g2_buf_2)
     1    0.083382    0.113822    0.125477    0.988522 ^ output27/X (sg13g2_buf_2)
                                                         sine_out[30] (net)
                      0.114349    0.006307    0.994829 ^ sine_out[30] (out)
                                              0.994829   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.994829   data arrival time
---------------------------------------------------------------------------------------------
                                              2.855170   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017333    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001967    0.000983    0.000983 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022799    0.015816    0.039827    0.040811 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015832    0.000900    0.041711 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021995    0.016268    0.044862    0.086573 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016278    0.000701    0.087274 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002051    0.011967    0.106843    0.194117 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.011967    0.000078    0.194195 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009413    0.038484    0.260509    0.454703 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.038484    0.000384    0.455087 v fanout76/A (sg13g2_buf_8)
     7    0.043747    0.021704    0.060897    0.515984 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.022176    0.002382    0.518366 v fanout75/A (sg13g2_buf_8)
     8    0.039431    0.019937    0.053758    0.572123 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.020664    0.002933    0.575056 v _146_/A2 (sg13g2_o21ai_1)
     4    0.022840    0.164750    0.140096    0.715153 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.164766    0.001326    0.716479 ^ _185_/B (sg13g2_nor2_2)
     5    0.023744    0.060310    0.081443    0.797922 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.060428    0.002094    0.800016 v _278_/B (sg13g2_nor2_1)
     1    0.006971    0.054034    0.057556    0.857572 ^ _278_/Y (sg13g2_nor2_1)
                                                         net33 (net)
                      0.054061    0.000942    0.858514 ^ output33/A (sg13g2_buf_2)
     1    0.082245    0.112310    0.127654    0.986167 ^ output33/X (sg13g2_buf_2)
                                                         sine_out[6] (net)
                      0.112760    0.005793    0.991960 ^ sine_out[6] (out)
                                              0.991960   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.991960   data arrival time
---------------------------------------------------------------------------------------------
                                              2.858040   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017333    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001967    0.000983    0.000983 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022799    0.015816    0.039827    0.040811 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015832    0.000900    0.041711 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021995    0.016268    0.044862    0.086573 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016278    0.000701    0.087274 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002051    0.011967    0.106843    0.194117 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.011967    0.000078    0.194195 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009413    0.038484    0.260509    0.454703 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.038484    0.000384    0.455087 v fanout76/A (sg13g2_buf_8)
     7    0.043747    0.021704    0.060897    0.515984 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.022176    0.002382    0.518366 v fanout75/A (sg13g2_buf_8)
     8    0.039431    0.019937    0.053758    0.572123 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.020664    0.002933    0.575056 v _146_/A2 (sg13g2_o21ai_1)
     4    0.022840    0.164750    0.140096    0.715153 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.164764    0.001240    0.716393 ^ _147_/B (sg13g2_nand2_1)
     2    0.010980    0.068408    0.090470    0.806863 v _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.068443    0.000725    0.807588 v _149_/B (sg13g2_nand2_1)
     1    0.007248    0.037087    0.045452    0.853040 ^ _149_/Y (sg13g2_nand2_1)
                                                         net10 (net)
                      0.037108    0.000518    0.853558 ^ output10/A (sg13g2_buf_2)
     1    0.082790    0.112936    0.121532    0.975090 ^ output10/X (sg13g2_buf_2)
                                                         sine_out[15] (net)
                      0.113389    0.005835    0.980925 ^ sine_out[15] (out)
                                              0.980925   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.980925   data arrival time
---------------------------------------------------------------------------------------------
                                              2.869075   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017333    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001967    0.000983    0.000983 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022799    0.015816    0.039827    0.040811 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015832    0.000900    0.041711 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021995    0.016268    0.044862    0.086573 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016278    0.000701    0.087274 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002051    0.011967    0.106843    0.194117 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.011967    0.000078    0.194195 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009413    0.038484    0.260509    0.454703 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.038484    0.000384    0.455087 v fanout76/A (sg13g2_buf_8)
     7    0.043747    0.021704    0.060897    0.515984 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.022176    0.002382    0.518366 v fanout75/A (sg13g2_buf_8)
     8    0.039431    0.019937    0.053758    0.572123 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.020664    0.002933    0.575056 v _146_/A2 (sg13g2_o21ai_1)
     4    0.022840    0.164750    0.140096    0.715153 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.164768    0.001436    0.716589 ^ _171_/A (sg13g2_nand2_1)
     1    0.004915    0.051014    0.065840    0.782429 v _171_/Y (sg13g2_nand2_1)
                                                         _013_ (net)
                      0.051014    0.000341    0.782769 v _172_/B (sg13g2_nand2_1)
     1    0.005735    0.030374    0.037088    0.819857 ^ _172_/Y (sg13g2_nand2_1)
                                                         net21 (net)
                      0.030375    0.000362    0.820220 ^ output21/A (sg13g2_buf_2)
     1    0.082576    0.112638    0.118802    0.939021 ^ output21/X (sg13g2_buf_2)
                                                         sine_out[25] (net)
                      0.113079    0.005751    0.944772 ^ sine_out[25] (out)
                                              0.944772   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.944772   data arrival time
---------------------------------------------------------------------------------------------
                                              2.905227   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017333    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001967    0.000983    0.000983 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022799    0.015816    0.039827    0.040811 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015832    0.000900    0.041711 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021995    0.016268    0.044862    0.086573 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016278    0.000701    0.087274 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002051    0.011967    0.106843    0.194117 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.011967    0.000078    0.194195 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009413    0.038484    0.260509    0.454703 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.038484    0.000384    0.455087 v fanout76/A (sg13g2_buf_8)
     7    0.043747    0.021704    0.060897    0.515984 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.022176    0.002382    0.518366 v fanout75/A (sg13g2_buf_8)
     8    0.039431    0.019937    0.053758    0.572123 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.020389    0.002180    0.574303 v _153_/B (sg13g2_nor2_1)
     3    0.014386    0.085015    0.074876    0.649179 ^ _153_/Y (sg13g2_nor2_1)
                                                         _119_ (net)
                      0.085030    0.000913    0.650092 ^ _154_/A (sg13g2_nor2b_1)
     1    0.003767    0.025735    0.035400    0.685492 v _154_/Y (sg13g2_nor2b_1)
                                                         _120_ (net)
                      0.025736    0.000281    0.685773 v _155_/B2 (sg13g2_a221oi_1)
     1    0.004529    0.081720    0.092454    0.778227 ^ _155_/Y (sg13g2_a221oi_1)
                                                         net12 (net)
                      0.081720    0.000333    0.778560 ^ output12/A (sg13g2_buf_2)
     1    0.081767    0.111769    0.138104    0.916664 ^ output12/X (sg13g2_buf_2)
                                                         sine_out[17] (net)
                      0.112190    0.005593    0.922257 ^ sine_out[17] (out)
                                              0.922257   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.922257   data arrival time
---------------------------------------------------------------------------------------------
                                              2.927743   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017333    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001967    0.000983    0.000983 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022799    0.015816    0.039827    0.040811 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015832    0.000900    0.041711 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021995    0.016268    0.044862    0.086573 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016278    0.000701    0.087274 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002028    0.013938    0.106884    0.194159 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.013938    0.000077    0.194236 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009640    0.038078    0.257654    0.451890 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.038078    0.000393    0.452283 ^ fanout76/A (sg13g2_buf_8)
     7    0.044731    0.023703    0.058268    0.510551 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.024302    0.002889    0.513440 ^ _128_/A (sg13g2_inv_2)
     5    0.027714    0.034809    0.035885    0.549325 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.035025    0.002247    0.551572 v _163_/A1 (sg13g2_o21ai_1)
     4    0.025055    0.178937    0.159004    0.710576 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.179026    0.003245    0.713821 ^ _164_/A2 (sg13g2_a21oi_1)
     1    0.004595    0.052517    0.080214    0.794035 v _164_/Y (sg13g2_a21oi_1)
                                                         net17 (net)
                      0.052518    0.000301    0.794336 v output17/A (sg13g2_buf_2)
     1    0.081915    0.091794    0.119419    0.913754 v output17/X (sg13g2_buf_2)
                                                         sine_out[21] (net)
                      0.092317    0.005659    0.919413 v sine_out[21] (out)
                                              0.919413   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.919413   data arrival time
---------------------------------------------------------------------------------------------
                                              2.930587   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017333    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001967    0.000983    0.000983 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022799    0.015816    0.039827    0.040811 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015832    0.000900    0.041711 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021995    0.016268    0.044862    0.086573 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016278    0.000701    0.087274 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002028    0.013938    0.106884    0.194159 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.013938    0.000077    0.194236 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009640    0.038078    0.257654    0.451890 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.038078    0.000393    0.452283 ^ fanout76/A (sg13g2_buf_8)
     7    0.044731    0.023703    0.058268    0.510551 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.024302    0.002889    0.513440 ^ _128_/A (sg13g2_inv_2)
     5    0.027714    0.034809    0.035885    0.549325 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.035025    0.002247    0.551572 v _163_/A1 (sg13g2_o21ai_1)
     4    0.025055    0.178937    0.159004    0.710576 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.178949    0.001215    0.711791 ^ _282_/A2 (sg13g2_a21oi_1)
     1    0.004364    0.051729    0.079297    0.791088 v _282_/Y (sg13g2_a21oi_1)
                                                         net5 (net)
                      0.051729    0.000277    0.791365 v output5/A (sg13g2_buf_2)
     1    0.083627    0.093596    0.120135    0.911500 v output5/X (sg13g2_buf_2)
                                                         sine_out[10] (net)
                      0.094181    0.006042    0.917542 v sine_out[10] (out)
                                              0.917542   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.917542   data arrival time
---------------------------------------------------------------------------------------------
                                              2.932458   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017333    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001967    0.000983    0.000983 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022799    0.015816    0.039827    0.040811 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015832    0.000900    0.041711 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021995    0.016268    0.044862    0.086573 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016278    0.000701    0.087274 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002028    0.013938    0.106884    0.194159 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.013938    0.000077    0.194236 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009640    0.038078    0.257654    0.451890 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.038078    0.000393    0.452283 ^ fanout76/A (sg13g2_buf_8)
     7    0.044731    0.023703    0.058268    0.510551 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.024302    0.002889    0.513440 ^ _128_/A (sg13g2_inv_2)
     5    0.027714    0.034809    0.035885    0.549325 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.035025    0.002247    0.551572 v _163_/A1 (sg13g2_o21ai_1)
     4    0.025055    0.178937    0.159004    0.710576 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.179023    0.003178    0.713753 ^ _184_/A1 (sg13g2_a21oi_1)
     1    0.003092    0.054462    0.075315    0.789068 v _184_/Y (sg13g2_a21oi_1)
                                                         net25 (net)
                      0.054462    0.000123    0.789191 v output25/A (sg13g2_buf_2)
     1    0.083415    0.093329    0.121471    0.910662 v output25/X (sg13g2_buf_2)
                                                         sine_out[29] (net)
                      0.093810    0.005481    0.916143 v sine_out[29] (out)
                                              0.916143   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.916143   data arrival time
---------------------------------------------------------------------------------------------
                                              2.933857   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017333    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001967    0.000983    0.000983 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022799    0.015816    0.039827    0.040811 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015832    0.000900    0.041711 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021995    0.016268    0.044862    0.086573 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016278    0.000701    0.087274 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002028    0.013938    0.106884    0.194159 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.013938    0.000077    0.194236 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009640    0.038078    0.257654    0.451890 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.038078    0.000393    0.452283 ^ fanout76/A (sg13g2_buf_8)
     7    0.044731    0.023703    0.058268    0.510551 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.024302    0.002889    0.513440 ^ _128_/A (sg13g2_inv_2)
     5    0.027714    0.034809    0.035885    0.549325 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.035025    0.002247    0.551572 v _163_/A1 (sg13g2_o21ai_1)
     4    0.025055    0.178937    0.159004    0.710576 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.179013    0.003003    0.713579 ^ _276_/B (sg13g2_nor2_1)
     1    0.008677    0.051529    0.065512    0.779091 v _276_/Y (sg13g2_nor2_1)
                                                         net31 (net)
                      0.051572    0.001200    0.780291 v output31/A (sg13g2_buf_2)
     1    0.082646    0.092535    0.119701    0.899992 v output31/X (sg13g2_buf_2)
                                                         sine_out[4] (net)
                      0.093044    0.005609    0.905602 v sine_out[4] (out)
                                              0.905602   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.905602   data arrival time
---------------------------------------------------------------------------------------------
                                              2.944398   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017333    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001967    0.000983    0.000983 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022799    0.015816    0.039827    0.040811 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015832    0.000900    0.041711 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021995    0.016268    0.044862    0.086573 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016278    0.000701    0.087274 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002051    0.011967    0.106843    0.194117 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.011967    0.000078    0.194195 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009413    0.038484    0.260509    0.454703 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.038484    0.000384    0.455087 v fanout76/A (sg13g2_buf_8)
     7    0.043747    0.021704    0.060897    0.515984 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.022176    0.002382    0.518366 v fanout75/A (sg13g2_buf_8)
     8    0.039431    0.019937    0.053758    0.572123 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.020389    0.002180    0.574303 v _153_/B (sg13g2_nor2_1)
     3    0.014386    0.085015    0.074876    0.649179 ^ _153_/Y (sg13g2_nor2_1)
                                                         _119_ (net)
                      0.085027    0.000826    0.650005 ^ _159_/A1 (sg13g2_a21oi_1)
     1    0.004357    0.044230    0.060086    0.710091 v _159_/Y (sg13g2_a21oi_1)
                                                         _123_ (net)
                      0.044231    0.000314    0.710405 v _160_/B (sg13g2_nor2_1)
     1    0.005702    0.045337    0.048588    0.758992 ^ _160_/Y (sg13g2_nor2_1)
                                                         net14 (net)
                      0.045337    0.000197    0.759189 ^ output14/A (sg13g2_buf_2)
     1    0.081908    0.111819    0.124258    0.883447 ^ output14/X (sg13g2_buf_2)
                                                         sine_out[19] (net)
                      0.112207    0.005377    0.888825 ^ sine_out[19] (out)
                                              0.888825   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.888825   data arrival time
---------------------------------------------------------------------------------------------
                                              2.961175   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017333    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001967    0.000983    0.000983 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022799    0.015816    0.039827    0.040811 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015832    0.000900    0.041711 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021995    0.016268    0.044862    0.086573 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016278    0.000701    0.087274 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002051    0.011967    0.106843    0.194117 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.011967    0.000078    0.194195 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009413    0.038484    0.260509    0.454703 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.038484    0.000384    0.455087 v fanout76/A (sg13g2_buf_8)
     7    0.043747    0.021704    0.060897    0.515984 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.022076    0.002058    0.518042 v _173_/A1 (sg13g2_o21ai_1)
     2    0.011290    0.096018    0.093487    0.611529 ^ _173_/Y (sg13g2_o21ai_1)
                                                         _014_ (net)
                      0.096032    0.000914    0.612442 ^ _174_/B (sg13g2_nand2_1)
     1    0.003386    0.031362    0.049973    0.662415 v _174_/Y (sg13g2_nand2_1)
                                                         _015_ (net)
                      0.031362    0.000134    0.662549 v _175_/B (sg13g2_nand2_1)
     1    0.006332    0.028004    0.032938    0.695487 ^ _175_/Y (sg13g2_nand2_1)
                                                         net22 (net)
                      0.028005    0.000218    0.695705 ^ output22/A (sg13g2_buf_2)
     1    0.082935    0.113164    0.118080    0.813784 ^ output22/X (sg13g2_buf_2)
                                                         sine_out[26] (net)
                      0.113633    0.005939    0.819724 ^ sine_out[26] (out)
                                              0.819724   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.819724   data arrival time
---------------------------------------------------------------------------------------------
                                              3.030277   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017333    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001967    0.000983    0.000983 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022799    0.015816    0.039827    0.040811 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015832    0.000900    0.041711 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021995    0.016268    0.044862    0.086573 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016278    0.000701    0.087274 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002028    0.013938    0.106884    0.194159 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.013938    0.000077    0.194236 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009640    0.038078    0.257654    0.451890 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.038078    0.000393    0.452283 ^ fanout76/A (sg13g2_buf_8)
     7    0.044731    0.023703    0.058268    0.510551 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.024302    0.002889    0.513440 ^ _128_/A (sg13g2_inv_2)
     5    0.027714    0.034809    0.035885    0.549325 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.035037    0.002306    0.551632 v _138_/A (sg13g2_nor2_1)
     2    0.009532    0.076592    0.064153    0.615785 ^ _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.076598    0.000538    0.616323 ^ _139_/A2 (sg13g2_a21oi_1)
     1    0.005458    0.042675    0.061707    0.678030 v _139_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.042676    0.000360    0.678391 v output8/A (sg13g2_buf_2)
     1    0.083020    0.092828    0.116639    0.795030 v output8/X (sg13g2_buf_2)
                                                         sine_out[13] (net)
                      0.093322    0.005537    0.800567 v sine_out[13] (out)
                                              0.800567   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.800567   data arrival time
---------------------------------------------------------------------------------------------
                                              3.049433   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017333    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001967    0.000983    0.000983 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022799    0.015816    0.039827    0.040811 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015831    0.000872    0.041683 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019172    0.015465    0.044247    0.085930 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015465    0.000157    0.086088 ^ _297_/CLK (sg13g2_dfrbpq_1)
     2    0.015861    0.038844    0.129110    0.215197 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.038848    0.000383    0.215581 v fanout68/A (sg13g2_buf_8)
     6    0.038748    0.020508    0.059760    0.275341 v fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.021053    0.002448    0.277789 v _142_/A (sg13g2_or2_1)
     7    0.038899    0.088963    0.127367    0.405156 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.089262    0.004202    0.409358 v _143_/B (sg13g2_nor2_1)
     2    0.012045    0.083222    0.087855    0.497213 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.083226    0.000501    0.497714 ^ _144_/B (sg13g2_nand2_1)
     2    0.007154    0.046192    0.059801    0.557515 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.046192    0.000213    0.557728 v _212_/B (sg13g2_nor2_1)
     2    0.012784    0.080727    0.077027    0.634755 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.080737    0.000737    0.635492 ^ output26/A (sg13g2_buf_2)
     1    0.083188    0.113612    0.138826    0.774318 ^ output26/X (sg13g2_buf_2)
                                                         sine_out[2] (net)
                      0.114069    0.005876    0.780194 ^ sine_out[2] (out)
                                              0.780194   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.780194   data arrival time
---------------------------------------------------------------------------------------------
                                              3.069805   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017333    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001967    0.000983    0.000983 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022799    0.015816    0.039827    0.040811 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015832    0.000900    0.041711 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021995    0.016268    0.044862    0.086573 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016278    0.000701    0.087274 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002051    0.011967    0.106843    0.194117 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.011967    0.000078    0.194195 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009413    0.038484    0.260509    0.454703 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.038484    0.000384    0.455087 v fanout76/A (sg13g2_buf_8)
     7    0.043747    0.021704    0.060897    0.515984 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.022325    0.002813    0.518797 v _128_/A (sg13g2_inv_2)
     5    0.027723    0.041455    0.038651    0.557448 ^ _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.041649    0.002303    0.559751 ^ _138_/A (sg13g2_nor2_1)
     2    0.009283    0.033100    0.039807    0.599558 v _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.033116    0.000580    0.600138 v _279_/B (sg13g2_nor2_1)
     1    0.005094    0.043033    0.043414    0.643552 ^ _279_/Y (sg13g2_nor2_1)
                                                         net34 (net)
                      0.043042    0.000357    0.643909 ^ output34/A (sg13g2_buf_2)
     1    0.081811    0.111715    0.123110    0.767020 ^ output34/X (sg13g2_buf_2)
                                                         sine_out[7] (net)
                      0.112143    0.005638    0.772657 ^ sine_out[7] (out)
                                              0.772657   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.772657   data arrival time
---------------------------------------------------------------------------------------------
                                              3.077343   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017333    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001967    0.000983    0.000983 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022799    0.015816    0.039827    0.040811 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015832    0.000900    0.041711 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021995    0.016268    0.044862    0.086573 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016287    0.000972    0.087545 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.009650    0.026251    0.119193    0.206738 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.026258    0.000400    0.207138 v fanout70/A (sg13g2_buf_8)
     5    0.031693    0.018386    0.053395    0.260533 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.019342    0.003684    0.264218 v fanout69/A (sg13g2_buf_8)
     8    0.046188    0.021430    0.052778    0.316996 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.024108    0.005573    0.322569 v _125_/A (sg13g2_inv_2)
     3    0.020886    0.033029    0.032923    0.355492 ^ _125_/Y (sg13g2_inv_2)
                                                         _098_ (net)
                      0.033073    0.000984    0.356476 ^ _161_/A (sg13g2_nand2_1)
     3    0.017098    0.076754    0.074514    0.430989 v _161_/Y (sg13g2_nand2_1)
                                                         _124_ (net)
                      0.076789    0.001359    0.432348 v _177_/B (sg13g2_nand2_1)
     3    0.011704    0.049599    0.059132    0.491480 ^ _177_/Y (sg13g2_nand2_1)
                                                         _016_ (net)
                      0.049606    0.000472    0.491952 ^ _179_/A (sg13g2_nand2_1)
     2    0.007403    0.042245    0.049807    0.541759 v _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.042252    0.000434    0.542193 v _281_/B (sg13g2_nor2_1)
     1    0.008287    0.057649    0.057938    0.600131 ^ _281_/Y (sg13g2_nor2_1)
                                                         net35 (net)
                      0.057684    0.001117    0.601248 ^ output35/A (sg13g2_buf_2)
     1    0.083538    0.113977    0.130245    0.731493 ^ output35/X (sg13g2_buf_2)
                                                         sine_out[8] (net)
                      0.114425    0.005824    0.737316 ^ sine_out[8] (out)
                                              0.737316   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.737316   data arrival time
---------------------------------------------------------------------------------------------
                                              3.112684   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017333    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001967    0.000983    0.000983 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022799    0.015816    0.039827    0.040811 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015831    0.000872    0.041683 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019172    0.015465    0.044247    0.085930 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015465    0.000157    0.086088 ^ _297_/CLK (sg13g2_dfrbpq_1)
     2    0.015861    0.038844    0.129110    0.215197 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.038848    0.000383    0.215581 v fanout68/A (sg13g2_buf_8)
     6    0.038748    0.020508    0.059760    0.275341 v fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.021053    0.002448    0.277789 v _142_/A (sg13g2_or2_1)
     7    0.038899    0.088963    0.127367    0.405156 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.089262    0.004202    0.409358 v _143_/B (sg13g2_nor2_1)
     2    0.012045    0.083222    0.087855    0.497213 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.083226    0.000501    0.497714 ^ _144_/B (sg13g2_nand2_1)
     2    0.007154    0.046192    0.059801    0.557515 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.046193    0.000229    0.557744 v _145_/B (sg13g2_nand2_1)
     1    0.009007    0.038959    0.042610    0.600354 ^ _145_/Y (sg13g2_nand2_1)
                                                         net9 (net)
                      0.038992    0.000899    0.601253 ^ output9/A (sg13g2_buf_2)
     1    0.082567    0.112650    0.122062    0.723315 ^ output9/X (sg13g2_buf_2)
                                                         sine_out[14] (net)
                      0.113106    0.005843    0.729158 ^ sine_out[14] (out)
                                              0.729158   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.729158   data arrival time
---------------------------------------------------------------------------------------------
                                              3.120842   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017333    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001967    0.000983    0.000983 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022799    0.015816    0.039827    0.040811 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015831    0.000872    0.041683 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019172    0.015465    0.044247    0.085930 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015467    0.000389    0.086319 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.013483    0.034041    0.125131    0.211450 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.034049    0.000498    0.211948 v fanout61/A (sg13g2_buf_2)
     5    0.038609    0.050731    0.077634    0.289582 v fanout61/X (sg13g2_buf_2)
                                                         net61 (net)
                      0.052319    0.007121    0.296703 v fanout60/A (sg13g2_buf_8)
     8    0.037184    0.020747    0.064802    0.361505 v fanout60/X (sg13g2_buf_8)
                                                         net60 (net)
                      0.021390    0.003363    0.364868 v _130_/A (sg13g2_nor2_1)
     2    0.013328    0.080289    0.074671    0.439538 ^ _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.080316    0.001189    0.440727 ^ _136_/B (sg13g2_nand2b_2)
     4    0.022814    0.065317    0.073340    0.514067 v _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.065372    0.001574    0.515641 v _277_/A (sg13g2_nor2_1)
     1    0.007571    0.054865    0.063730    0.579371 ^ _277_/Y (sg13g2_nor2_1)
                                                         net32 (net)
                      0.054874    0.000573    0.579944 ^ output32/A (sg13g2_buf_2)
     1    0.082274    0.112320    0.128190    0.708134 ^ output32/X (sg13g2_buf_2)
                                                         sine_out[5] (net)
                      0.112723    0.005489    0.713623 ^ sine_out[5] (out)
                                              0.713623   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.713623   data arrival time
---------------------------------------------------------------------------------------------
                                              3.136377   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017333    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001967    0.000983    0.000983 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022799    0.015816    0.039827    0.040811 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015832    0.000900    0.041711 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021995    0.016268    0.044862    0.086573 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016287    0.000972    0.087545 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.009650    0.026251    0.119193    0.206738 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.026258    0.000400    0.207138 v fanout70/A (sg13g2_buf_8)
     5    0.031693    0.018386    0.053395    0.260533 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.019342    0.003684    0.264218 v fanout69/A (sg13g2_buf_8)
     8    0.046188    0.021430    0.052778    0.316996 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.024108    0.005573    0.322569 v _125_/A (sg13g2_inv_2)
     3    0.020886    0.033029    0.032923    0.355492 ^ _125_/Y (sg13g2_inv_2)
                                                         _098_ (net)
                      0.033073    0.000984    0.356476 ^ _161_/A (sg13g2_nand2_1)
     3    0.017098    0.076754    0.074514    0.430989 v _161_/Y (sg13g2_nand2_1)
                                                         _124_ (net)
                      0.076789    0.001359    0.432348 v _177_/B (sg13g2_nand2_1)
     3    0.011704    0.049599    0.059132    0.491480 ^ _177_/Y (sg13g2_nand2_1)
                                                         _016_ (net)
                      0.049606    0.000472    0.491952 ^ _179_/A (sg13g2_nand2_1)
     2    0.007403    0.042245    0.049807    0.541759 v _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.042252    0.000428    0.542187 v _180_/B (sg13g2_nand2_1)
     1    0.008135    0.034288    0.039500    0.581688 ^ _180_/Y (sg13g2_nand2_1)
                                                         net24 (net)
                      0.034342    0.001038    0.582725 ^ output24/A (sg13g2_buf_2)
     1    0.083906    0.114372    0.121488    0.704213 ^ output24/X (sg13g2_buf_2)
                                                         sine_out[28] (net)
                      0.114815    0.005811    0.710024 ^ sine_out[28] (out)
                                              0.710024   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.710024   data arrival time
---------------------------------------------------------------------------------------------
                                              3.139976   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017333    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001967    0.000983    0.000983 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022799    0.015816    0.039827    0.040811 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015831    0.000872    0.041683 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019172    0.015465    0.044247    0.085930 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015474    0.000705    0.086635 ^ _294_/CLK (sg13g2_dfrbpq_2)
     3    0.017323    0.031430    0.128775    0.215410 ^ _294_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_1.A (net)
                      0.031467    0.000959    0.216369 ^ fanout74/A (sg13g2_buf_8)
     7    0.048604    0.024502    0.055231    0.271600 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.027292    0.006216    0.277817 ^ fanout73/A (sg13g2_buf_8)
     8    0.039808    0.021646    0.052421    0.330238 ^ fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.022891    0.003816    0.334054 ^ _137_/B (sg13g2_nand3_1)
     5    0.019490    0.126008    0.117170    0.451224 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.126018    0.000960    0.452184 v _156_/B (sg13g2_nand2b_1)
     2    0.010230    0.055620    0.067845    0.520029 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.055632    0.000637    0.520667 ^ _176_/A2 (sg13g2_o21ai_1)
     1    0.007975    0.045383    0.057502    0.578169 v _176_/Y (sg13g2_o21ai_1)
                                                         net23 (net)
                      0.045411    0.000551    0.578720 v output23/A (sg13g2_buf_2)
     1    0.083049    0.092884    0.117678    0.696398 v output23/X (sg13g2_buf_2)
                                                         sine_out[27] (net)
                      0.093389    0.005597    0.701994 v sine_out[27] (out)
                                              0.701994   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.701994   data arrival time
---------------------------------------------------------------------------------------------
                                              3.148005   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017333    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001967    0.000983    0.000983 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022799    0.015816    0.039827    0.040811 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015831    0.000872    0.041683 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019172    0.015465    0.044247    0.085930 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015474    0.000705    0.086635 ^ _294_/CLK (sg13g2_dfrbpq_2)
     3    0.017323    0.031430    0.128775    0.215410 ^ _294_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_1.A (net)
                      0.031467    0.000959    0.216369 ^ fanout74/A (sg13g2_buf_8)
     7    0.048604    0.024502    0.055231    0.271600 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.027292    0.006216    0.277817 ^ fanout73/A (sg13g2_buf_8)
     8    0.039808    0.021646    0.052421    0.330238 ^ fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.022891    0.003816    0.334054 ^ _137_/B (sg13g2_nand3_1)
     5    0.019490    0.126008    0.117170    0.451224 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.126018    0.000960    0.452184 v _156_/B (sg13g2_nand2b_1)
     2    0.010230    0.055620    0.067845    0.520029 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.055630    0.000583    0.520612 ^ _157_/A2 (sg13g2_a21oi_1)
     1    0.006459    0.043782    0.058816    0.579429 v _157_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.043783    0.000414    0.579842 v output13/A (sg13g2_buf_2)
     1    0.081842    0.091636    0.116057    0.695899 v output13/X (sg13g2_buf_2)
                                                         sine_out[18] (net)
                      0.092150    0.005607    0.701506 v sine_out[18] (out)
                                              0.701506   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.701506   data arrival time
---------------------------------------------------------------------------------------------
                                              3.148494   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017333    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001967    0.000983    0.000983 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022799    0.015816    0.039827    0.040811 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015831    0.000872    0.041683 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019172    0.015465    0.044247    0.085930 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015465    0.000157    0.086088 ^ _297_/CLK (sg13g2_dfrbpq_1)
     2    0.015861    0.038844    0.129110    0.215197 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.038848    0.000383    0.215581 v fanout68/A (sg13g2_buf_8)
     6    0.038748    0.020508    0.059760    0.275341 v fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.021053    0.002448    0.277789 v _142_/A (sg13g2_or2_1)
     7    0.038899    0.088963    0.127367    0.405156 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.089139    0.003252    0.408408 v _168_/B (sg13g2_nor2_1)
     2    0.008175    0.064230    0.070527    0.478935 ^ _168_/Y (sg13g2_nor2_1)
                                                         _011_ (net)
                      0.064236    0.000484    0.479419 ^ _169_/B (sg13g2_nand2_1)
     1    0.003681    0.034268    0.043736    0.523155 v _169_/Y (sg13g2_nand2_1)
                                                         _012_ (net)
                      0.034268    0.000146    0.523301 v _170_/B (sg13g2_nand2_1)
     1    0.005179    0.025905    0.031378    0.554679 ^ _170_/Y (sg13g2_nand2_1)
                                                         net20 (net)
                      0.025906    0.000352    0.555031 ^ output20/A (sg13g2_buf_2)
     1    0.082081    0.112042    0.116626    0.671658 ^ output20/X (sg13g2_buf_2)
                                                         sine_out[24] (net)
                      0.112486    0.005757    0.677415 ^ sine_out[24] (out)
                                              0.677415   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.677415   data arrival time
---------------------------------------------------------------------------------------------
                                              3.172585   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017333    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001967    0.000983    0.000983 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022799    0.015816    0.039827    0.040811 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015831    0.000872    0.041683 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019172    0.015465    0.044247    0.085930 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015467    0.000389    0.086319 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.013483    0.034041    0.125131    0.211450 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.034049    0.000498    0.211948 v fanout61/A (sg13g2_buf_2)
     5    0.038609    0.050731    0.077634    0.289582 v fanout61/X (sg13g2_buf_2)
                                                         net61 (net)
                      0.052319    0.007121    0.296703 v fanout60/A (sg13g2_buf_8)
     8    0.037184    0.020747    0.064802    0.361505 v fanout60/X (sg13g2_buf_8)
                                                         net60 (net)
                      0.020747    0.000172    0.361677 v _131_/A (sg13g2_or2_1)
     6    0.028440    0.067714    0.112716    0.474392 v _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.067743    0.001311    0.475703 v _283_/B1 (sg13g2_a21oi_1)
     1    0.005779    0.055322    0.063209    0.538912 ^ _283_/Y (sg13g2_a21oi_1)
                                                         net6 (net)
                      0.055323    0.000371    0.539283 ^ output6/A (sg13g2_buf_2)
     1    0.083350    0.113741    0.129108    0.668391 ^ output6/X (sg13g2_buf_2)
                                                         sine_out[11] (net)
                      0.114192    0.005838    0.674229 ^ sine_out[11] (out)
                                              0.674229   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.674229   data arrival time
---------------------------------------------------------------------------------------------
                                              3.175771   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017333    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001967    0.000983    0.000983 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022799    0.015816    0.039827    0.040811 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015831    0.000872    0.041683 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019172    0.015465    0.044247    0.085930 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015467    0.000389    0.086319 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.013483    0.034041    0.125131    0.211450 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.034049    0.000498    0.211948 v fanout61/A (sg13g2_buf_2)
     5    0.038609    0.050731    0.077634    0.289582 v fanout61/X (sg13g2_buf_2)
                                                         net61 (net)
                      0.052319    0.007121    0.296703 v fanout60/A (sg13g2_buf_8)
     8    0.037184    0.020747    0.064802    0.361505 v fanout60/X (sg13g2_buf_8)
                                                         net60 (net)
                      0.020747    0.000172    0.361677 v _131_/A (sg13g2_or2_1)
     6    0.028440    0.067714    0.112716    0.474392 v _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.067732    0.001056    0.475449 v _280_/B1 (sg13g2_a21oi_1)
     1    0.004809    0.050916    0.059208    0.534657 ^ _280_/Y (sg13g2_a21oi_1)
                                                         net36 (net)
                      0.050916    0.000314    0.534971 ^ output36/A (sg13g2_buf_2)
     1    0.082176    0.112207    0.126425    0.661396 ^ output36/X (sg13g2_buf_2)
                                                         sine_out[9] (net)
                      0.112646    0.005721    0.667117 ^ sine_out[9] (out)
                                              0.667117   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.667117   data arrival time
---------------------------------------------------------------------------------------------
                                              3.182883   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017333    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001967    0.000983    0.000983 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022799    0.015816    0.039827    0.040811 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015831    0.000872    0.041683 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019172    0.015465    0.044247    0.085930 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015474    0.000705    0.086635 ^ _294_/CLK (sg13g2_dfrbpq_2)
     3    0.017323    0.031430    0.128775    0.215410 ^ _294_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_1.A (net)
                      0.031467    0.000959    0.216369 ^ fanout74/A (sg13g2_buf_8)
     7    0.048604    0.024502    0.055231    0.271600 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.027292    0.006216    0.277817 ^ fanout73/A (sg13g2_buf_8)
     8    0.039808    0.021646    0.052421    0.330238 ^ fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.022891    0.003816    0.334054 ^ _137_/B (sg13g2_nand3_1)
     5    0.019490    0.126008    0.117170    0.451224 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.126018    0.000980    0.452203 v _166_/A (sg13g2_nor2_1)
     1    0.003805    0.044811    0.058696    0.510899 ^ _166_/Y (sg13g2_nor2_1)
                                                         _010_ (net)
                      0.044811    0.000151    0.511051 ^ _167_/B (sg13g2_nor2_1)
     1    0.007896    0.030093    0.034639    0.545690 v _167_/Y (sg13g2_nor2_1)
                                                         net19 (net)
                      0.030124    0.000557    0.546247 v output19/A (sg13g2_buf_2)
     1    0.082172    0.091869    0.111011    0.657258 v output19/X (sg13g2_buf_2)
                                                         sine_out[23] (net)
                      0.092400    0.005709    0.662967 v sine_out[23] (out)
                                              0.662967   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.662967   data arrival time
---------------------------------------------------------------------------------------------
                                              3.187033   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017333    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001967    0.000983    0.000983 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022799    0.015816    0.039827    0.040811 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015831    0.000872    0.041683 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019172    0.015465    0.044247    0.085930 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015467    0.000419    0.086349 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.014549    0.043751    0.129924    0.216272 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.043757    0.000550    0.216822 ^ fanout58/A (sg13g2_buf_2)
     7    0.032158    0.049769    0.078865    0.295687 ^ fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.050058    0.003092    0.298780 ^ fanout57/A (sg13g2_buf_1)
     4    0.027898    0.077395    0.094642    0.393422 ^ fanout57/X (sg13g2_buf_1)
                                                         net57 (net)
                      0.077489    0.002202    0.395624 ^ _181_/B (sg13g2_and2_1)
     4    0.015795    0.049576    0.096622    0.492246 ^ _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.049584    0.000653    0.492899 ^ _187_/B1 (sg13g2_o21ai_1)
     1    0.004855    0.037576    0.040927    0.533826 v _187_/Y (sg13g2_o21ai_1)
                                                         net28 (net)
                      0.037577    0.000319    0.534145 v output28/A (sg13g2_buf_2)
     1    0.084688    0.094626    0.115260    0.649405 v output28/X (sg13g2_buf_2)
                                                         sine_out[31] (net)
                      0.095280    0.006413    0.655818 v sine_out[31] (out)
                                              0.655818   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.655818   data arrival time
---------------------------------------------------------------------------------------------
                                              3.194182   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017333    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001967    0.000983    0.000983 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022799    0.015816    0.039827    0.040811 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015831    0.000872    0.041683 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019172    0.015465    0.044247    0.085930 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015467    0.000389    0.086319 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.013483    0.034041    0.125131    0.211450 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.034049    0.000498    0.211948 v fanout61/A (sg13g2_buf_2)
     5    0.038609    0.050731    0.077634    0.289582 v fanout61/X (sg13g2_buf_2)
                                                         net61 (net)
                      0.052319    0.007121    0.296703 v fanout60/A (sg13g2_buf_8)
     8    0.037184    0.020747    0.064802    0.361505 v fanout60/X (sg13g2_buf_8)
                                                         net60 (net)
                      0.021390    0.003363    0.364868 v _130_/A (sg13g2_nor2_1)
     2    0.013328    0.080289    0.074671    0.439538 ^ _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.080292    0.000351    0.439889 ^ _284_/A (sg13g2_and2_1)
     1    0.009914    0.035531    0.084718    0.524607 ^ _284_/X (sg13g2_and2_1)
                                                         net7 (net)
                      0.035552    0.000796    0.525402 ^ output7/A (sg13g2_buf_2)
     1    0.082914    0.113086    0.121088    0.646491 ^ output7/X (sg13g2_buf_2)
                                                         sine_out[12] (net)
                      0.113533    0.005794    0.652285 ^ sine_out[12] (out)
                                              0.652285   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.652285   data arrival time
---------------------------------------------------------------------------------------------
                                              3.197715   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017333    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001967    0.000983    0.000983 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022799    0.015816    0.039827    0.040811 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015831    0.000872    0.041683 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019172    0.015465    0.044247    0.085930 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015474    0.000705    0.086635 ^ _294_/CLK (sg13g2_dfrbpq_2)
     3    0.016794    0.026369    0.127438    0.214074 v _294_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_1.A (net)
                      0.026411    0.000930    0.215004 v fanout74/A (sg13g2_buf_8)
     7    0.047868    0.022262    0.055803    0.270806 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.025217    0.006072    0.276879 v fanout73/A (sg13g2_buf_8)
     8    0.039484    0.020009    0.054377    0.331256 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.021704    0.004426    0.335682 v _140_/A (sg13g2_nor2_2)
     5    0.026829    0.079721    0.075702    0.411383 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.079814    0.002212    0.413595 ^ _152_/B (sg13g2_nor2_2)
     4    0.017411    0.037213    0.049431    0.463026 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.037216    0.000371    0.463397 v _165_/A2 (sg13g2_a21oi_1)
     1    0.004145    0.041210    0.054075    0.517472 ^ _165_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.041210    0.000295    0.517767 ^ output18/A (sg13g2_buf_2)
     1    0.081905    0.111790    0.122449    0.640216 ^ output18/X (sg13g2_buf_2)
                                                         sine_out[22] (net)
                      0.112225    0.005687    0.645903 ^ sine_out[22] (out)
                                              0.645903   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.645903   data arrival time
---------------------------------------------------------------------------------------------
                                              3.204097   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017333    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001967    0.000983    0.000983 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022799    0.015816    0.039827    0.040811 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015832    0.000900    0.041711 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021995    0.016268    0.044862    0.086573 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016287    0.000972    0.087545 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.009650    0.026251    0.119193    0.206738 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.026258    0.000400    0.207138 v fanout70/A (sg13g2_buf_8)
     5    0.031693    0.018386    0.053395    0.260533 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.019342    0.003684    0.264218 v fanout69/A (sg13g2_buf_8)
     8    0.046188    0.021430    0.052778    0.316996 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.024108    0.005573    0.322569 v _125_/A (sg13g2_inv_2)
     3    0.020886    0.033029    0.032923    0.355492 ^ _125_/Y (sg13g2_inv_2)
                                                         _098_ (net)
                      0.033073    0.000984    0.356476 ^ _161_/A (sg13g2_nand2_1)
     3    0.017098    0.076754    0.074514    0.430989 v _161_/Y (sg13g2_nand2_1)
                                                         _124_ (net)
                      0.076780    0.001182    0.432171 v _162_/A2 (sg13g2_a21oi_1)
     1    0.005764    0.053028    0.070752    0.502923 ^ _162_/Y (sg13g2_a21oi_1)
                                                         net16 (net)
                      0.053028    0.000371    0.503294 ^ output16/A (sg13g2_buf_2)
     1    0.081975    0.111952    0.127085    0.630378 ^ output16/X (sg13g2_buf_2)
                                                         sine_out[20] (net)
                      0.112384    0.005670    0.636049 ^ sine_out[20] (out)
                                              0.636049   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.636049   data arrival time
---------------------------------------------------------------------------------------------
                                              3.213951   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017333    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001967    0.000983    0.000983 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022799    0.015816    0.039827    0.040811 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015831    0.000872    0.041683 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019172    0.015465    0.044247    0.085930 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015465    0.000157    0.086088 ^ _297_/CLK (sg13g2_dfrbpq_1)
     2    0.015861    0.038844    0.129110    0.215197 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.038848    0.000383    0.215581 v fanout68/A (sg13g2_buf_8)
     6    0.038748    0.020508    0.059760    0.275341 v fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.021053    0.002448    0.277789 v _142_/A (sg13g2_or2_1)
     7    0.038899    0.088963    0.127367    0.405156 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.089119    0.003065    0.408221 v _148_/A2 (sg13g2_a21oi_1)
     1    0.006930    0.059619    0.078705    0.486926 ^ _148_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.059627    0.000505    0.487431 ^ output11/A (sg13g2_buf_2)
     1    0.081863    0.111816    0.129574    0.617004 ^ output11/X (sg13g2_buf_2)
                                                         sine_out[16] (net)
                      0.112242    0.005623    0.622628 ^ sine_out[16] (out)
                                              0.622628   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.622628   data arrival time
---------------------------------------------------------------------------------------------
                                              3.227372   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017333    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001967    0.000983    0.000983 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022799    0.015816    0.039827    0.040811 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015832    0.000900    0.041711 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021995    0.016268    0.044862    0.086573 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016285    0.000927    0.087501 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.011231    0.029418    0.121665    0.209166 v _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.029433    0.000630    0.209796 v _127_/A (sg13g2_inv_1)
     1    0.010387    0.034029    0.035341    0.245136 ^ _127_/Y (sg13g2_inv_1)
                                                         net3 (net)
                      0.034096    0.001221    0.246357 ^ output3/A (sg13g2_buf_2)
     1    0.080959    0.110380    0.120320    0.366677 ^ output3/X (sg13g2_buf_2)
                                                         signB (net)
                      0.110555    0.003610    0.370287 ^ signB (out)
                                              0.370287   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.370287   data arrival time
---------------------------------------------------------------------------------------------
                                              3.479713   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017333    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001967    0.000983    0.000983 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022799    0.015816    0.039827    0.040811 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015832    0.000900    0.041711 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021995    0.016268    0.044862    0.086573 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016285    0.000927    0.087501 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.011361    0.035820    0.124184    0.211684 ^ _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.035835    0.000698    0.212383 ^ output2/A (sg13g2_buf_2)
     1    0.080736    0.110093    0.120844    0.333227 ^ output2/X (sg13g2_buf_2)
                                                         sign (net)
                      0.110262    0.003536    0.336763 ^ sign (out)
                                              0.336763   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.336763   data arrival time
---------------------------------------------------------------------------------------------
                                              3.513237   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017333    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001967    0.000983    0.000983 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022799    0.015816    0.039827    0.040811 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015832    0.000900    0.041711 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021995    0.016268    0.044862    0.086573 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016278    0.000701    0.087274 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002028    0.013938    0.106884    0.194159 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.013938    0.000077    0.194236 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009640    0.038078    0.257654    0.451890 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.038078    0.000393    0.452283 ^ fanout76/A (sg13g2_buf_8)
     7    0.044731    0.023703    0.058268    0.510551 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.024302    0.002889    0.513440 ^ _128_/A (sg13g2_inv_2)
     5    0.027714    0.034809    0.035885    0.549325 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.034893    0.001430    0.550756 v _193_/A1 (sg13g2_o21ai_1)
     2    0.011821    0.100494    0.099764    0.650520 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.100499    0.000613    0.651133 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.014832    0.084128    0.102607    0.753740 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.084132    0.000490    0.754230 v _203_/A1 (sg13g2_o21ai_1)
     2    0.011874    0.101626    0.115010    0.869240 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.101637    0.000826    0.870066 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.011035    0.065686    0.087137    0.957203 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.065706    0.000923    0.958127 v _209_/A2 (sg13g2_o21ai_1)
     1    0.007575    0.077617    0.086529    1.044656 ^ _209_/Y (sg13g2_o21ai_1)
                                                         _038_ (net)
                      0.077629    0.000596    1.045252 ^ _211_/A (sg13g2_xnor2_1)
     1    0.003304    0.045127    0.073008    1.118261 ^ _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.045127    0.000125    1.118386 ^ _299_/D (sg13g2_dfrbpq_1)
                                              1.118386   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.017333    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001967    0.000983    5.000983 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022799    0.015816    0.039828    5.040811 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015831    0.000872    5.041683 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019172    0.015465    0.044247    5.085930 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015467    0.000419    5.086349 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.936349   clock uncertainty
                                  0.000000    4.936349   clock reconvergence pessimism
                                 -0.082610    4.853739   library setup time
                                              4.853739   data required time
---------------------------------------------------------------------------------------------
                                              4.853739   data required time
                                             -1.118386   data arrival time
---------------------------------------------------------------------------------------------
                                              3.735353   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017333    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001967    0.000983    0.000983 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022799    0.015816    0.039827    0.040811 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015832    0.000900    0.041711 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021995    0.016268    0.044862    0.086573 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016278    0.000701    0.087274 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002028    0.013938    0.106884    0.194159 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.013938    0.000077    0.194236 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009640    0.038078    0.257654    0.451890 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.038078    0.000393    0.452283 ^ fanout76/A (sg13g2_buf_8)
     7    0.044731    0.023703    0.058268    0.510551 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.024302    0.002889    0.513440 ^ _128_/A (sg13g2_inv_2)
     5    0.027714    0.034809    0.035885    0.549325 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.034893    0.001430    0.550756 v _193_/A1 (sg13g2_o21ai_1)
     2    0.011821    0.100494    0.099764    0.650520 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.100499    0.000613    0.651133 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.014832    0.084128    0.102607    0.753740 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.084132    0.000490    0.754230 v _203_/A1 (sg13g2_o21ai_1)
     2    0.011874    0.101626    0.115010    0.869240 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.101637    0.000826    0.870066 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.011035    0.065686    0.087137    0.957203 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.065701    0.000788    0.957991 v _208_/B (sg13g2_xor2_1)
     1    0.001946    0.035857    0.070784    1.028776 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.035857    0.000075    1.028851 v _298_/D (sg13g2_dfrbpq_1)
                                              1.028851   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.017333    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001967    0.000983    5.000983 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022799    0.015816    0.039828    5.040811 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015831    0.000872    5.041683 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019172    0.015465    0.044247    5.085930 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015467    0.000389    5.086318 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.936318   clock uncertainty
                                  0.000000    4.936318   clock reconvergence pessimism
                                 -0.073678    4.862640   library setup time
                                              4.862640   data required time
---------------------------------------------------------------------------------------------
                                              4.862640   data required time
                                             -1.028851   data arrival time
---------------------------------------------------------------------------------------------
                                              3.833789   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017333    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001967    0.000983    0.000983 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022799    0.015816    0.039827    0.040811 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015832    0.000900    0.041711 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021995    0.016268    0.044862    0.086573 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016278    0.000701    0.087274 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002028    0.013938    0.106884    0.194159 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.013938    0.000077    0.194236 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009640    0.038078    0.257654    0.451890 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.038078    0.000393    0.452283 ^ fanout76/A (sg13g2_buf_8)
     7    0.044731    0.023703    0.058268    0.510551 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.024302    0.002889    0.513440 ^ _128_/A (sg13g2_inv_2)
     5    0.027714    0.034809    0.035885    0.549325 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.034893    0.001430    0.550756 v _193_/A1 (sg13g2_o21ai_1)
     2    0.011821    0.100494    0.099764    0.650520 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.100499    0.000613    0.651133 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.014832    0.084128    0.102607    0.753740 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.084132    0.000490    0.754230 v _203_/A1 (sg13g2_o21ai_1)
     2    0.011874    0.101626    0.115010    0.869240 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.101637    0.000840    0.870081 ^ _204_/B (sg13g2_xor2_1)
     1    0.002201    0.036168    0.080921    0.951002 ^ _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.036169    0.000082    0.951084 ^ _297_/D (sg13g2_dfrbpq_1)
                                              0.951084   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.017333    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001967    0.000983    5.000983 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022799    0.015816    0.039828    5.040811 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015831    0.000872    5.041683 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019172    0.015465    0.044247    5.085930 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015465    0.000158    5.086088 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.936088   clock uncertainty
                                  0.000000    4.936088   clock reconvergence pessimism
                                 -0.080429    4.855659   library setup time
                                              4.855659   data required time
---------------------------------------------------------------------------------------------
                                              4.855659   data required time
                                             -0.951084   data arrival time
---------------------------------------------------------------------------------------------
                                              3.904575   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017333    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001967    0.000983    0.000983 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022799    0.015816    0.039827    0.040811 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015832    0.000900    0.041711 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021995    0.016268    0.044862    0.086573 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016278    0.000701    0.087274 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002028    0.013938    0.106884    0.194159 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.013938    0.000077    0.194236 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009640    0.038078    0.257654    0.451890 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.038078    0.000393    0.452283 ^ fanout76/A (sg13g2_buf_8)
     7    0.044731    0.023703    0.058268    0.510551 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.024302    0.002889    0.513440 ^ _128_/A (sg13g2_inv_2)
     5    0.027714    0.034809    0.035885    0.549325 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.034893    0.001430    0.550756 v _193_/A1 (sg13g2_o21ai_1)
     2    0.011821    0.100494    0.099764    0.650520 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.100499    0.000613    0.651133 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.014832    0.084128    0.102607    0.753740 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.084139    0.000807    0.754547 v _200_/A (sg13g2_xor2_1)
     1    0.002183    0.037264    0.078277    0.832823 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.037264    0.000080    0.832904 v _296_/D (sg13g2_dfrbpq_1)
                                              0.832904   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.017333    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001967    0.000983    5.000983 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022799    0.015816    0.039828    5.040811 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015832    0.000900    5.041711 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021995    0.016268    0.044862    5.086573 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016287    0.000972    5.087545 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.937545   clock uncertainty
                                  0.000000    4.937545   clock reconvergence pessimism
                                 -0.073902    4.863643   library setup time
                                              4.863643   data required time
---------------------------------------------------------------------------------------------
                                              4.863643   data required time
                                             -0.832904   data arrival time
---------------------------------------------------------------------------------------------
                                              4.030739   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017333    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001967    0.000983    0.000983 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022799    0.015816    0.039827    0.040811 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015831    0.000872    0.041683 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019172    0.015465    0.044247    0.085930 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015465    0.000157    0.086088 ^ _297_/CLK (sg13g2_dfrbpq_1)
     2    0.015861    0.038844    0.129110    0.215197 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.038848    0.000383    0.215581 v fanout68/A (sg13g2_buf_8)
     6    0.038748    0.020508    0.059760    0.275341 v fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.021053    0.002448    0.277789 v _142_/A (sg13g2_or2_1)
     7    0.038899    0.088963    0.127367    0.405156 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.089262    0.004202    0.409358 v _143_/B (sg13g2_nor2_1)
     2    0.012045    0.083222    0.087855    0.497213 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.083226    0.000501    0.497714 ^ _144_/B (sg13g2_nand2_1)
     2    0.007154    0.046192    0.059801    0.557515 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.046192    0.000213    0.557728 v _212_/B (sg13g2_nor2_1)
     2    0.012784    0.080727    0.077027    0.634755 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.080754    0.001197    0.635952 ^ _213_/C (sg13g2_nand3_1)
     2    0.010603    0.079252    0.096997    0.732950 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.079264    0.000785    0.733735 v _214_/B (sg13g2_xnor2_1)
     1    0.002354    0.026563    0.072963    0.806698 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.026563    0.000086    0.806785 v _300_/D (sg13g2_dfrbpq_1)
                                              0.806785   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.017333    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001967    0.000983    5.000983 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022799    0.015816    0.039828    5.040811 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015832    0.000900    5.041711 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021995    0.016268    0.044862    5.086573 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016285    0.000928    5.087501 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.937501   clock uncertainty
                                  0.000000    4.937501   clock reconvergence pessimism
                                 -0.071033    4.866467   library setup time
                                              4.866467   data required time
---------------------------------------------------------------------------------------------
                                              4.866467   data required time
                                             -0.806785   data arrival time
---------------------------------------------------------------------------------------------
                                              4.059682   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017333    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001967    0.000983    0.000983 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022799    0.015816    0.039827    0.040811 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015831    0.000872    0.041683 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019172    0.015465    0.044247    0.085930 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015465    0.000157    0.086088 ^ _297_/CLK (sg13g2_dfrbpq_1)
     2    0.015861    0.038844    0.129110    0.215197 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.038848    0.000383    0.215581 v fanout68/A (sg13g2_buf_8)
     6    0.038748    0.020508    0.059760    0.275341 v fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.021053    0.002448    0.277789 v _142_/A (sg13g2_or2_1)
     7    0.038899    0.088963    0.127367    0.405156 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.089262    0.004202    0.409358 v _143_/B (sg13g2_nor2_1)
     2    0.012045    0.083222    0.087855    0.497213 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.083226    0.000501    0.497714 ^ _144_/B (sg13g2_nand2_1)
     2    0.007154    0.046192    0.059801    0.557515 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.046192    0.000213    0.557728 v _212_/B (sg13g2_nor2_1)
     2    0.012784    0.080727    0.077027    0.634755 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.080754    0.001197    0.635952 ^ _213_/C (sg13g2_nand3_1)
     2    0.010603    0.079252    0.096997    0.732950 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.079261    0.000704    0.733653 v _218_/B1 (sg13g2_o21ai_1)
     1    0.003481    0.047882    0.039541    0.773195 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.047882    0.000137    0.773332 ^ _219_/A (sg13g2_inv_1)
     1    0.002686    0.016355    0.023254    0.796586 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.016356    0.000202    0.796787 v _301_/D (sg13g2_dfrbpq_1)
                                              0.796787   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.017333    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001967    0.000983    5.000983 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022799    0.015816    0.039828    5.040811 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015832    0.000900    5.041711 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021995    0.016268    0.044862    5.086573 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016284    0.000889    5.087462 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.937462   clock uncertainty
                                  0.000000    4.937462   clock reconvergence pessimism
                                 -0.068297    4.869165   library setup time
                                              4.869165   data required time
---------------------------------------------------------------------------------------------
                                              4.869165   data required time
                                             -0.796787   data arrival time
---------------------------------------------------------------------------------------------
                                              4.072377   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017333    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001967    0.000983    0.000983 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022799    0.015816    0.039827    0.040811 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015832    0.000900    0.041711 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021995    0.016268    0.044862    0.086573 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016278    0.000701    0.087274 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002028    0.013938    0.106884    0.194159 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.013938    0.000077    0.194236 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009640    0.038078    0.257654    0.451890 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.038078    0.000393    0.452283 ^ fanout76/A (sg13g2_buf_8)
     7    0.044731    0.023703    0.058268    0.510551 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.024302    0.002889    0.513440 ^ _128_/A (sg13g2_inv_2)
     5    0.027714    0.034809    0.035885    0.549325 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.034893    0.001430    0.550756 v _193_/A1 (sg13g2_o21ai_1)
     2    0.011821    0.100494    0.099764    0.650520 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.100505    0.000829    0.651349 ^ _196_/A (sg13g2_xor2_1)
     1    0.004613    0.049866    0.093248    0.744597 ^ _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.049866    0.000316    0.744914 ^ _295_/D (sg13g2_dfrbpq_1)
                                              0.744914   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.017333    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001967    0.000983    5.000983 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022799    0.015816    0.039828    5.040811 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015832    0.000900    5.041711 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021995    0.016268    0.044862    5.086573 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016272    0.000523    5.087096 ^ _295_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.937096   clock uncertainty
                                  0.000000    4.937096   clock reconvergence pessimism
                                 -0.083673    4.853423   library setup time
                                              4.853423   data required time
---------------------------------------------------------------------------------------------
                                              4.853423   data required time
                                             -0.744914   data arrival time
---------------------------------------------------------------------------------------------
                                              4.108510   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017333    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001967    0.000983    0.000983 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022799    0.015816    0.039827    0.040811 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015832    0.000900    0.041711 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021995    0.016268    0.044862    0.086573 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016278    0.000701    0.087274 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002028    0.013938    0.106884    0.194159 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.013938    0.000077    0.194236 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009640    0.038078    0.257654    0.451890 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.038078    0.000393    0.452283 ^ fanout76/A (sg13g2_buf_8)
     7    0.044731    0.023703    0.058268    0.510551 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.024095    0.002239    0.512790 ^ _192_/A (sg13g2_xnor2_1)
     1    0.002431    0.043016    0.055884    0.568674 ^ _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.043016    0.000091    0.568765 ^ _294_/D (sg13g2_dfrbpq_2)
                                              0.568765   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.017333    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001967    0.000983    5.000983 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022799    0.015816    0.039828    5.040811 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015831    0.000872    5.041683 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019172    0.015465    0.044247    5.085930 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015474    0.000706    5.086636 ^ _294_/CLK (sg13g2_dfrbpq_2)
                                 -0.150000    4.936635   clock uncertainty
                                  0.000000    4.936635   clock reconvergence pessimism
                                 -0.079755    4.856881   library setup time
                                              4.856881   data required time
---------------------------------------------------------------------------------------------
                                              4.856881   data required time
                                             -0.568765   data arrival time
---------------------------------------------------------------------------------------------
                                              4.288116   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017333    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001967    0.000983    0.000983 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022799    0.015816    0.039827    0.040811 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015832    0.000900    0.041711 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021995    0.016268    0.044862    0.086573 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016278    0.000701    0.087274 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002051    0.011967    0.106843    0.194117 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.011967    0.000078    0.194195 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009413    0.038484    0.260509    0.454703 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.038484    0.000384    0.455087 v fanout76/A (sg13g2_buf_8)
     7    0.043747    0.021704    0.060897    0.515984 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.022325    0.002813    0.518797 v _128_/A (sg13g2_inv_2)
     5    0.027723    0.041455    0.038651    0.557448 ^ _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.041507    0.001217    0.558665 ^ _293_/D (sg13g2_dfrbpq_1)
                                              0.558665   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.017333    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001967    0.000983    5.000983 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022799    0.015816    0.039828    5.040811 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015832    0.000900    5.041711 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021995    0.016268    0.044862    5.086573 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016278    0.000701    5.087274 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.937274   clock uncertainty
                                  0.000000    4.937274   clock reconvergence pessimism
                                 -0.081637    4.855638   library setup time
                                              4.855638   data required time
---------------------------------------------------------------------------------------------
                                              4.855638   data required time
                                             -0.558665   data arrival time
---------------------------------------------------------------------------------------------
                                              4.296972   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT checks.rpt

===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_fast_1p32V_m40C Corner ===================================

Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017333    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001967    0.000983    0.000983 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022799    0.015816    0.039827    0.040811 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015832    0.000900    0.041711 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021995    0.016268    0.044862    0.086573 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016278    0.000701    0.087274 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002051    0.011967    0.106843    0.194117 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.011967    0.000078    0.194195 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009413    0.038484    0.260509    0.454703 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.038484    0.000384    0.455087 v fanout76/A (sg13g2_buf_8)
     7    0.043747    0.021704    0.060897    0.515984 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.022176    0.002382    0.518366 v fanout75/A (sg13g2_buf_8)
     8    0.039431    0.019937    0.053758    0.572123 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.020664    0.002933    0.575056 v _146_/A2 (sg13g2_o21ai_1)
     4    0.022840    0.164750    0.140096    0.715153 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.164762    0.001174    0.716326 ^ _234_/A2 (sg13g2_a21oi_1)
     2    0.008849    0.065294    0.094195    0.810521 v _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.065295    0.000316    0.810837 v _235_/A2 (sg13g2_o21ai_1)
     1    0.004359    0.059827    0.070987    0.881824 ^ _235_/Y (sg13g2_o21ai_1)
                                                         _060_ (net)
                      0.059828    0.000293    0.882118 ^ _239_/B (sg13g2_and3_1)
     1    0.004035    0.024593    0.088239    0.970357 ^ _239_/X (sg13g2_and3_1)
                                                         _064_ (net)
                      0.024593    0.000161    0.970518 ^ _256_/A2 (sg13g2_a22oi_1)
     1    0.008208    0.061437    0.058116    1.028633 v _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.061490    0.001042    1.029675 v output4/A (sg13g2_buf_2)
     1    0.083442    0.093562    0.123445    1.153120 v output4/X (sg13g2_buf_2)
                                                         sine_out[0] (net)
                      0.094218    0.006383    1.159503 v sine_out[0] (out)
                                              1.159503   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.159503   data arrival time
---------------------------------------------------------------------------------------------
                                              2.690497   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_fast_1p32V_m40C Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_fast_1p32V_m40C Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 1 unannotated drivers.
 clkload0/Y
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
%OL_METRIC_I design__max_slew_violation__count__corner:nom_fast_1p32V_m40C 0
max fanout violation count 0
%OL_METRIC_I design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C 0
max cap violation count 0
%OL_METRIC_I design__max_cap_violation__count__corner:nom_fast_1p32V_m40C 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
%OL_END_REPORT
%OL_CREATE_REPORT power.rpt

===========================================================================
 report_power
============================================================================
======================= nom_fast_1p32V_m40C Corner ===================================

Group                    Internal    Switching      Leakage        Total
                            Power        Power        Power        Power (Watts)
------------------------------------------------------------------------
Sequential           1.140528e-04 0.000000e+00 9.463019e-09 1.140622e-04  58.5%
Combinational        7.610885e-07 1.834479e-06 8.595354e-08 2.681521e-06   1.4%
Clock                5.586245e-05 2.229107e-05 1.420772e-07 7.829559e-05  40.1%
Macro                0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
Pad                  0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
------------------------------------------------------------------------
Total                1.706763e-04 2.412555e-05 2.374938e-07 1.950393e-04 100.0%
                            87.5%        12.4%         0.1%
%OL_METRIC_F power__internal__total 0.00017067629960365593
%OL_METRIC_F power__switching__total 2.4125545678543858e-5
%OL_METRIC_F power__leakage__total 2.3749383615268016e-7
%OL_METRIC_F power__total 0.00019503933435771614

%OL_END_REPORT
%OL_CREATE_REPORT skew.min.rpt

===========================================================================
Clock Skew (Hold)
============================================================================
%OL_METRIC_F clock__skew__worst_hold__corner:nom_fast_1p32V_m40C -0.1514131085590537
======================= nom_fast_1p32V_m40C Corner ===================================

Clock clk
0.086088 source latency _297_/CLK ^
-0.087501 target latency _300_/CLK ^
-0.150000 clock uncertainty
0.000000 CRPR
--------------
-0.151413 hold skew

%OL_END_REPORT
%OL_CREATE_REPORT skew.max.rpt

===========================================================================
Clock Skew (Setup)
============================================================================
%OL_METRIC_F clock__skew__worst_setup__corner:nom_fast_1p32V_m40C 0.1514576840147531
======================= nom_fast_1p32V_m40C Corner ===================================

Clock clk
0.087545 source latency _296_/CLK ^
-0.086088 target latency _297_/CLK ^
0.150000 clock uncertainty
0.000000 CRPR
--------------
0.151458 setup skew

%OL_END_REPORT
%OL_CREATE_REPORT ws.min.rpt

===========================================================================
Worst Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__ws__corner:nom_fast_1p32V_m40C 0.1385227666225649
nom_fast_1p32V_m40C: 0.1385227666225649
%OL_END_REPORT
%OL_CREATE_REPORT ws.max.rpt

===========================================================================
Worst Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__ws__corner:nom_fast_1p32V_m40C 2.690496790400656
nom_fast_1p32V_m40C: 2.690496790400656
%OL_END_REPORT
%OL_CREATE_REPORT tns.min.rpt

===========================================================================
Total Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__tns__corner:nom_fast_1p32V_m40C 0.0
nom_fast_1p32V_m40C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT tns.max.rpt

===========================================================================
Total Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__tns__corner:nom_fast_1p32V_m40C 0.0
nom_fast_1p32V_m40C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT wns.min.rpt

===========================================================================
Worst Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__wns__corner:nom_fast_1p32V_m40C 0
nom_fast_1p32V_m40C: 0
%OL_END_REPORT
%OL_CREATE_REPORT wns.max.rpt

===========================================================================
Worst Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__wns__corner:nom_fast_1p32V_m40C 0.0
nom_fast_1p32V_m40C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT violator_list.rpt

===========================================================================
Violator List
============================================================================
%OL_METRIC_I timing__hold_vio__count__corner:nom_fast_1p32V_m40C 0
%OL_METRIC_F timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C 0.138523
%OL_METRIC_I timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C 0
%OL_METRIC_I timing__setup_vio__count__corner:nom_fast_1p32V_m40C 0
%OL_METRIC_F timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C 3.735353
%OL_METRIC_I timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C 0
%OL_END_REPORT
%OL_CREATE_REPORT unpropagated.rpt
%OL_END_REPORT
%OL_CREATE_REPORT clock.rpt
Clock: clk
Sources: clk 
Generated: no
Virtual: yes
Propagated: no
Period: 5.000000

===========================================================================
report_clock_properties
============================================================================
Clock                   Period          Waveform
----------------------------------------------------
clk                   5.000000    0.000000  2.500000

===========================================================================
report_clock_latency
============================================================================
Clock clk
rise -> rise
    min     max
0.000000 0.000000 source latency
0.086088         network latency _297_/CLK
        0.087545 network latency _296_/CLK
---------------
0.086088 0.087545 latency
        0.001458 skew

fall -> fall
    min     max
0.000000 0.000000 source latency
0.091547         network latency _297_/CLK
        0.092822 network latency _296_/CLK
---------------
0.091547 0.092822 latency
        0.001276 skew



===========================================================================
report_clock_min_period
============================================================================
clk period_min = 1.26 fmax = 790.73
%OL_END_REPORT
Writing SDF files for all corners…
Removing Clock latencies before writing libs…
Writing timing models for all corners…
Writing timing models for the nom_fast_1p32V_m40C corner to /home/designer/shared/BASIC/current_generator/digital/DigitalSine/runs/RUN_2026-02-05_17-29-28/55-openroad-stapostpnr/nom_fast_1p32V_m40C/DigitalSine__nom_fast_1p32V_m40C.lib…
