
// main_decoder.v - logic for main decoder

module main_decoder (
    input   [6:0]  op,
    input   [2:0]  funct3,
    input          Zero,
    output  [1:0]  ResultSrc,
    output         MemWrite, ALUSrc,
    output         RegWrite, 
    output  [2:0]  ImmSrc, // 3-bit signal
    output  [1:0]  ALUOp,
    output         pcsrc
);

reg [11:0] controls;

always @(*) begin
    case (op)
        // RegWrite_ImmSrc_ALUSrc_MemWrite_ResultSrc_Branch_ALUOp_Jump
        7'b0000011: controls = 12'b1_000_1_0_01_0_00_0; // lw
        7'b0100011: controls = 12'b0_001_1_1_00_0_00_0; // sw
        7'b0110011: controls = 12'b1_xxx_0_0_00_0_10_0; // R-type 
        7'b1100011: controls = 12'b0_010_0_0_00_1_01_0; // beq 
        7'b0010011: controls = 12'b1_000_1_0_00_0_10_0; // I-type ALU
        7'b0010111: controls = 12'b1_100_1_0_11_0_00_0; // U-type
        7'b1101111: controls = 12'b1_011_0_0_10_0_00_1; // jal
        7'b0110111: controls = 12'b1_100_0_0_11_0_00_0; // U-type
        7'b1100111: controls = 12'b1_000_1_0_10_0_00_0; // jalr
        default:    controls = 12'b0_000_0_0_00_0_00_0; // Default case
    endcase
end

assign {RegWrite, ImmSrc, ALUSrc, MemWrite, ResultSrc, Branch, ALUOp, Jump} = controls;

assign pcsrc = (Branch & ((funct3[2] ^ funct3[0]) ? ~Zero : Zero)) | Jump;

endmodule