/****************************************************************************************************
 *                          ! THIS FILE WAS AUTO-GENERATED BY TMRG TOOL !                           *
 *                                   ! DO NOT EDIT IT MANUALLY !                                    *
 *                                                                                                  *
 * file    : ./output/bit_counterTMR.v                                                              *
 *                                                                                                  *
 * user    : lucas                                                                                  *
 * host    : DESKTOP-BFDSFP2                                                                        *
 * date    : 16/08/2022 12:58:07                                                                    *
 *                                                                                                  *
 * workdir : /mnt/c/Users/Lucas/Desktop/mopshub_triplication/mopshub_top_board_canakari_ftrim/hdl   *
 * cmd     : /mnt/c/Users/Lucas/Desktop/mopshub_triplication/tmrg-master/bin/tmrg -c tmrg.cfg -vvv  *
 * tmrg rev:                                                                                        *
 *                                                                                                  *
 * src file: bit_counter.v                                                                          *
 *           Git SHA           : File not in git repository!                                        *
 *           Modification time : 2022-08-12 09:47:50                                                *
 *           File Size         : 971                                                                *
 *           MD5 hash          : 7e994576ee7bdfbbbe33c29e84b9bf29                                   *
 *                                                                                                  *
 ****************************************************************************************************/

module bit_counterTMR(
  input wire  ext_rst ,
  input wire  rst ,
  output wire [4:0] data_out ,
  input wire  clk ,
  input wire  cnt_enable 
);
wire rstC;
wire rstB;
wire rstA;
wire ext_rstC;
wire ext_rstB;
wire ext_rstA;
wire [4:0] data_out_reg_vC;
wire [4:0] data_out_reg_vB;
wire [4:0] data_out_reg_vA;
wire cnt_enableC;
wire cnt_enableB;
wire cnt_enableA;
wire clkC;
wire clkB;
wire clkA;
wor data_out_regTmrError;
wire [4:0] data_out_reg;
reg  [4:0] data_out_regA ;
reg  [4:0] data_out_regB ;
reg  [4:0] data_out_regC ;
assign data_out =  data_out_reg;
wire [4:0] data_out_reg_v =  data_out_reg;

always @( posedge clkA )
  if (!rstA|ext_rstA)
    begin
      data_out_regA <= 5'b00000;
    end
  else
    if (cnt_enableA)
      begin
        data_out_regA <= data_out_regA+1;
      end
    else
      begin
        data_out_regA <= data_out_reg_vA;
      end

always @( posedge clkB )
  if (!rstB|ext_rstB)
    begin
      data_out_regB <= 5'b00000;
    end
  else
    if (cnt_enableB)
      begin
        data_out_regB <= data_out_regB+1;
      end
    else
      begin
        data_out_regB <= data_out_reg_vB;
      end

always @( posedge clkC )
  if (!rstC|ext_rstC)
    begin
      data_out_regC <= 5'b00000;
    end
  else
    if (cnt_enableC)
      begin
        data_out_regC <= data_out_regC+1;
      end
    else
      begin
        data_out_regC <= data_out_reg_vC;
      end

majorityVoter #(.WIDTH(5)) data_out_regVoter (
    .inA(data_out_regA),
    .inB(data_out_regB),
    .inC(data_out_regC),
    .out(data_out_reg),
    .tmrErr(data_out_regTmrError)
    );

fanout clkFanout (
    .in(clk),
    .outA(clkA),
    .outB(clkB),
    .outC(clkC)
    );

fanout cnt_enableFanout (
    .in(cnt_enable),
    .outA(cnt_enableA),
    .outB(cnt_enableB),
    .outC(cnt_enableC)
    );

fanout #(.WIDTH(5)) data_out_reg_vFanout (
    .in(data_out_reg_v),
    .outA(data_out_reg_vA),
    .outB(data_out_reg_vB),
    .outC(data_out_reg_vC)
    );

fanout ext_rstFanout (
    .in(ext_rst),
    .outA(ext_rstA),
    .outB(ext_rstB),
    .outC(ext_rstC)
    );

fanout rstFanout (
    .in(rst),
    .outA(rstA),
    .outB(rstB),
    .outC(rstC)
    );
endmodule

