Info: Generated by version: 23.4 build 79
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/peripheral_subsys/ip/peripheral_subsys/ssgdma_0.ip --synthesis=VERILOG --output-directory=/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/peripheral_subsys/ip/peripheral_subsys/ssgdma_0 --family="Agilex 5" --part=A5ED065BB32AE5SR0
Info: ssgdma_0: "Transforming system: ssgdma_0"
Info: ssgdma_0: "Naming system components in system: ssgdma_0"
Info: ssgdma_0: "Processing generation queue"
Info: ssgdma_0: "Generating: ssgdma_0"
Info: ssgdma_0: "Generating: intel_ssgdma_top"
Info: ssgdma_0: Done "ssgdma_0" with 2 modules, 127 files
Info: Finished: Create HDL design files for synthesis
