<html><body><samp><pre>
<!@TC:1657867247>
# Fri Jul 15 15:40:44 2022


Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: TODOC-ECHO-LAPT

Implementation : impl1
<a name=mapperReport8></a>Synopsys Lattice Technology Mapper, Version map202103lat, Build 070R, Built Oct  6 2021 11:12:38, @</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 118MB peak: 118MB)

@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1657867247> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1657867247> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1657867247> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 120MB peak: 131MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 120MB peak: 131MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 169MB peak: 169MB)

@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\users\eidos\github\current_wav_ctrl_fpga\project\db\top\ci_stim_fpga.v:41:8:41:81:@N:MO111:@XP_MSG">ci_stim_fpga.v(41)</a><!@TM:1657867247> | Tristate driver output_ctrl_sig (in view: work.ci_stim_fpga_wrapper(verilog)) on net output_ctrl_sig (in view: work.ci_stim_fpga_wrapper(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\users\eidos\github\current_wav_ctrl_fpga\project\db\top\ci_stim_fpga.v:40:8:40:77:@N:MO111:@XP_MSG">ci_stim_fpga.v(40)</a><!@TM:1657867247> | Tristate driver out_sw4_sig (in view: work.ci_stim_fpga_wrapper(verilog)) on net out_sw4_sig (in view: work.ci_stim_fpga_wrapper(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\users\eidos\github\current_wav_ctrl_fpga\project\db\top\ci_stim_fpga.v:39:8:39:77:@N:MO111:@XP_MSG">ci_stim_fpga.v(39)</a><!@TM:1657867247> | Tristate driver out_sw3_sig (in view: work.ci_stim_fpga_wrapper(verilog)) on net out_sw3_sig (in view: work.ci_stim_fpga_wrapper(verilog)) has its enable tied to GND.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 172MB peak: 172MB)

@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\users\eidos\github\current_wav_ctrl_fpga\project\db\top\ci_stim_fpga.v:93:4:93:10:@N:MO231:@XP_MSG">ci_stim_fpga.v(93)</a><!@TM:1657867247> | Found counter in view:work.ci_stim_fpga_wrapper(verilog) instance cnt[8:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 173MB peak: 173MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 173MB peak: 173MB)


Available hyper_sources - for debug and ip models
	None Found


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 173MB peak: 173MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 173MB peak: 174MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 173MB peak: 174MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 173MB peak: 174MB)

<font color=#A52A2A>@W:<a href="@W:FX474:@XP_HELP">FX474</a> : <!@TM:1657867247> | User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. </font> 

Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 174MB peak: 174MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 174MB peak: 174MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		   245.90ns		   0 /         9

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 174MB peak: 175MB)

@N:<a href="@N:FX164:@XP_HELP">FX164</a> : <!@TM:1657867247> | The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.   
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\users\eidos\github\current_wav_ctrl_fpga\project\db\top\ci_stim_fpga.v:39:8:39:77:@N:MO111:@XP_MSG">ci_stim_fpga.v(39)</a><!@TM:1657867247> | Tristate driver out_sw3_sig_obuft.un1[0] (in view: work.ci_stim_fpga_wrapper(verilog)) on net out_sw3_sig (in view: work.ci_stim_fpga_wrapper(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\users\eidos\github\current_wav_ctrl_fpga\project\db\top\ci_stim_fpga.v:40:8:40:77:@N:MO111:@XP_MSG">ci_stim_fpga.v(40)</a><!@TM:1657867247> | Tristate driver out_sw4_sig_obuft.un1[0] (in view: work.ci_stim_fpga_wrapper(verilog)) on net out_sw4_sig (in view: work.ci_stim_fpga_wrapper(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\users\eidos\github\current_wav_ctrl_fpga\project\db\top\ci_stim_fpga.v:41:8:41:81:@N:MO111:@XP_MSG">ci_stim_fpga.v(41)</a><!@TM:1657867247> | Tristate driver output_ctrl_sig_obuft.un1[0] (in view: work.ci_stim_fpga_wrapper(verilog)) on net output_ctrl_sig (in view: work.ci_stim_fpga_wrapper(verilog)) has its enable tied to GND.

Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 175MB peak: 175MB)


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 139MB peak: 175MB)

Writing Analyst data base C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\Project\db\work\impl1\synwork\common_impl1_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 176MB peak: 176MB)

Writing EDIF Netlist and constraint files
@N:<a href="@N:FX1056:@XP_HELP">FX1056</a> : <!@TM:1657867247> | Writing EDF file: C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\Project\db\work\impl1\common_impl1.edi 
@N:<a href="@N:BW106:@XP_HELP">BW106</a> : <!@TM:1657867247> | Synplicity Constraint File capacitance units using default value of 1pF  

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 181MB peak: 181MB)


Finished Writing Netlists (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 181MB peak: 182MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 181MB peak: 182MB)

@N:<a href="@N:MT615:@XP_HELP">MT615</a> : <!@TM:1657867247> | Found clock rootClk with period 250.00ns  


<a name=timingReport9></a>##### START OF TIMING REPORT #####[</a>
# Timing report written on Fri Jul 15 15:40:46 2022
#


Top view:               ci_stim_fpga_wrapper
Requested Frequency:    4.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\Project\db\sdc\common.sdc
                       
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1657867247> | This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1657867247> | Clock constraints include only register-to-register paths associated with each individual clock. 



<a name=performanceSummary10></a>Performance Summary</a>
*******************


Worst slack in design: 245.329

                   Requested     Estimated     Requested     Estimated                 Clock        Clock           
Starting Clock     Frequency     Frequency     Period        Period        Slack       Type         Group           
--------------------------------------------------------------------------------------------------------------------
rootClk            4.0 MHz       214.1 MHz     250.000       4.671         245.329     declared     default_clkgroup
System             100.0 MHz     NA            10.000        NA            NA          system       system_clkgroup 
====================================================================================================================
Estimated period and frequency reported as NA means no slack depends directly on the clock waveform





<a name=clockRelationships11></a>Clock Relationships</a>
*******************

Clocks             |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------
rootClk   rootClk  |  250.000     245.329  |  No paths    -      |  No paths    -      |  No paths    -    
===========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo12></a>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport13></a>Detailed Report for Clock: rootClk</a>
====================================



<a name=startingSlack14></a>Starting Points with Worst Slack</a>
********************************

             Starting                                     Arrival            
Instance     Reference     Type        Pin     Net        Time        Slack  
             Clock                                                           
-----------------------------------------------------------------------------
cnt[0]       rootClk       FD1S3AX     Q       cnt[0]     1.044       245.329
cnt[1]       rootClk       FD1S3AX     Q       cnt[1]     1.044       245.471
cnt[2]       rootClk       FD1S3AX     Q       cnt[2]     1.044       245.471
cnt[3]       rootClk       FD1S3AX     Q       cnt[3]     1.044       245.614
cnt[4]       rootClk       FD1S3AX     Q       cnt[4]     1.044       245.614
cnt[5]       rootClk       FD1S3AX     Q       cnt[5]     1.044       245.757
cnt[6]       rootClk       FD1S3AX     Q       cnt[6]     1.044       245.757
cnt[7]       rootClk       FD1S3AX     Q       cnt[7]     1.044       247.641
cnt[8]       rootClk       FD1S3AX     Q       cnt[8]     1.044       247.641
=============================================================================


<a name=endingSlack15></a>Ending Points with Worst Slack</a>
******************************

             Starting                                       Required            
Instance     Reference     Type        Pin     Net          Time         Slack  
             Clock                                                              
--------------------------------------------------------------------------------
cnt[7]       rootClk       FD1S3AX     D       cnt_s[7]     249.894      245.329
cnt[8]       rootClk       FD1S3AX     D       cnt_s[8]     249.894      245.329
cnt[5]       rootClk       FD1S3AX     D       cnt_s[5]     249.894      245.471
cnt[6]       rootClk       FD1S3AX     D       cnt_s[6]     249.894      245.471
cnt[3]       rootClk       FD1S3AX     D       cnt_s[3]     249.894      245.614
cnt[4]       rootClk       FD1S3AX     D       cnt_s[4]     249.894      245.614
cnt[1]       rootClk       FD1S3AX     D       cnt_s[1]     249.894      245.757
cnt[2]       rootClk       FD1S3AX     D       cnt_s[2]     249.894      245.757
cnt[0]       rootClk       FD1S3AX     D       cnt_s[0]     249.894      247.641
================================================================================



<a name=worstPaths16></a>Worst Path Information</a>
<a href="C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\Project\db\work\impl1\synlog\common_impl1_fpga_mapper.srr:srsfC:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\Project\db\work\impl1\common_impl1.srs:fp:12776:14252:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      250.000
    - Setup time:                            0.106
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         249.894

    - Propagation time:                      4.566
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     245.329

    Number of logic level(s):                5
    Starting point:                          cnt[0] / Q
    Ending point:                            cnt[8] / D
    The start point is clocked by            rootClk [rising] (rise=0.000 fall=125.000 period=250.000) on pin CK
    The end   point is clocked by            rootClk [rising] (rise=0.000 fall=125.000 period=250.000) on pin CK

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
cnt[0]             FD1S3AX     Q        Out     1.044     1.044 r     -         
cnt[0]             Net         -        -       -         -           2         
cnt_cry_0[0]       CCU2D       A1       In      0.000     1.044 r     -         
cnt_cry_0[0]       CCU2D       COUT     Out     1.544     2.588 r     -         
cnt_cry[0]         Net         -        -       -         -           1         
cnt_cry_0[1]       CCU2D       CIN      In      0.000     2.588 r     -         
cnt_cry_0[1]       CCU2D       COUT     Out     0.143     2.731 r     -         
cnt_cry[2]         Net         -        -       -         -           1         
cnt_cry_0[3]       CCU2D       CIN      In      0.000     2.731 r     -         
cnt_cry_0[3]       CCU2D       COUT     Out     0.143     2.874 r     -         
cnt_cry[4]         Net         -        -       -         -           1         
cnt_cry_0[5]       CCU2D       CIN      In      0.000     2.874 r     -         
cnt_cry_0[5]       CCU2D       COUT     Out     0.143     3.017 r     -         
cnt_cry[6]         Net         -        -       -         -           1         
cnt_cry_0[7]       CCU2D       CIN      In      0.000     3.017 r     -         
cnt_cry_0[7]       CCU2D       S1       Out     1.549     4.566 r     -         
cnt_s[8]           Net         -        -       -         -           1         
cnt[8]             FD1S3AX     D        In      0.000     4.566 r     -         
================================================================================



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
<font color=#A52A2A>@W:<a href="@W:MT447:@XP_HELP">MT447</a> : <a href="c:\users\eidos\github\current_wav_ctrl_fpga\project\db\sdc\common.sdc:51:0:51:1:@W:MT447:@XP_MSG">common.sdc(51)</a><!@TM:1657867247> | Timing constraint (from [get_clocks rootClk] to [get_clocks ck_sw1_a]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design </font>
<font color=#A52A2A>@W:<a href="@W:MT447:@XP_HELP">MT447</a> : <a href="c:\users\eidos\github\current_wav_ctrl_fpga\project\db\sdc\common.sdc:52:0:52:1:@W:MT447:@XP_MSG">common.sdc(52)</a><!@TM:1657867247> | Timing constraint (from [get_clocks ck_sw1_a] to [get_clocks rootClk]) (false path) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design </font>
<font color=#A52A2A>@W:<a href="@W:MT447:@XP_HELP">MT447</a> : <a href="c:\users\eidos\github\current_wav_ctrl_fpga\project\db\sdc\common.sdc:53:0:53:1:@W:MT447:@XP_MSG">common.sdc(53)</a><!@TM:1657867247> | Timing constraint (from [get_clocks rootClk] to [get_clocks ck_sw2_a]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design </font>
<font color=#A52A2A>@W:<a href="@W:MT447:@XP_HELP">MT447</a> : <a href="c:\users\eidos\github\current_wav_ctrl_fpga\project\db\sdc\common.sdc:54:0:54:1:@W:MT447:@XP_MSG">common.sdc(54)</a><!@TM:1657867247> | Timing constraint (from [get_clocks ck_sw2_a] to [get_clocks rootClk]) (false path) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design </font>
<font color=#A52A2A>@W:<a href="@W:MT447:@XP_HELP">MT447</a> : <a href="c:\users\eidos\github\current_wav_ctrl_fpga\project\db\sdc\common.sdc:55:0:55:1:@W:MT447:@XP_MSG">common.sdc(55)</a><!@TM:1657867247> | Timing constraint (from [get_clocks ck_sw1_a] to [get_clocks ck_sw2_a]) (false path) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design </font>
<font color=#A52A2A>@W:<a href="@W:MT447:@XP_HELP">MT447</a> : <a href="c:\users\eidos\github\current_wav_ctrl_fpga\project\db\sdc\common.sdc:56:0:56:1:@W:MT447:@XP_MSG">common.sdc(56)</a><!@TM:1657867247> | Timing constraint (from [get_clocks ck_sw2_a] to [get_clocks ck_sw1_a]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design </font>
<font color=#A52A2A>@W:<a href="@W:MT447:@XP_HELP">MT447</a> : <a href="c:\users\eidos\github\current_wav_ctrl_fpga\project\db\sdc\common.sdc:57:0:57:1:@W:MT447:@XP_MSG">common.sdc(57)</a><!@TM:1657867247> | Timing constraint (from [get_clocks ck_div4] to [get_clocks ck_cg_fsm]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design </font>
<font color=#A52A2A>@W:<a href="@W:MT447:@XP_HELP">MT447</a> : <a href="c:\users\eidos\github\current_wav_ctrl_fpga\project\db\sdc\common.sdc:58:0:58:1:@W:MT447:@XP_MSG">common.sdc(58)</a><!@TM:1657867247> | Timing constraint (from [get_clocks ck_cg_fsm] to [get_clocks ck_div4]) (false path) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design </font>
None

Finished final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 181MB peak: 182MB)


Finished timing report (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 181MB peak: 182MB)

---------------------------------------
<a name=resourceUsage17></a>Resource Usage Report</a>
Part: lcmxo2_2000ze-1

Register bits: 9 of 2112 (0%)
PIC Latch:       0
I/O cells:       15


Details:
CCU2D:          11
FD1S3AX:        9
GSR:            1
IB:             10
OB:             2
OBZ:            3
OSCH:           1
PUR:            1
VHI:            1
VLO:            1
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 66MB peak: 182MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Fri Jul 15 15:40:47 2022

###########################################################]

</pre></samp></body></html>
