{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 0, "design__inferred_latch__count": 0, "design__instance__count": 1547, "design__instance__area": 13092.6, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 16, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.0006381488055922091, "power__switching__total": 0.000358861027052626, "power__leakage__total": 1.6710806960418267e-08, "power__total": 0.0009970265673473477, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.35709161638373926, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.2869500829281112, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.32442494053922866, "timing__setup__ws__corner:nom_tt_025C_1v80": 13.922116298307609, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.324425, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": Infinity, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 2, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 16, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.43132623693558897, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.30810341261473184, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.8600096433974647, "timing__setup__ws__corner:nom_ss_100C_1v60": 11.167192819876634, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": 0, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": 0, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.86001, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 11.823107, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 16, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.3252916916790669, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.277308822642866, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.11780604603051403, "timing__setup__ws__corner:nom_ff_n40C_1v95": 14.520434154946505, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.117806, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 6, "design__max_fanout_violation__count": 16, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": -0.32229109182554977, "clock__skew__worst_setup": 0.27512370937957514, "timing__hold__ws": 0.11526979697017907, "timing__setup__ws": 11.146457405903877, "timing__hold__tns": 0, "timing__setup__tns": 0, "timing__hold__wns": 0, "timing__setup__wns": 0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.11527, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": 11.668227, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 188.13 198.85", "design__core__bbox": "5.52 10.88 182.16 187.68", "design__io": 109, "design__die__area": 37409.7, "design__core__area": 31230, "design__instance__count__stdcell": 1982, "design__instance__area__stdcell": 13636.8, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__count__padcells": 0, "design__instance__area__padcells": 0, "design__instance__count__cover": 0, "design__instance__area__cover": 0, "design__instance__utilization": 0.436659, "design__instance__utilization__stdcell": 0.436659, "design__rows": 65, "design__rows:unithd": 65, "design__sites": 24960, "design__sites:unithd": 24960, "design__instance__count__class:buffer": 120, "design__instance__area__class:buffer": 768.237, "design__instance__count__class:inverter": 22, "design__instance__area__class:inverter": 83.8304, "design__instance__count__class:sequential_cell": 142, "design__instance__area__class:sequential_cell": 2843.98, "design__instance__count__class:multi_input_combinational_cell": 894, "design__instance__area__class:multi_input_combinational_cell": 6557.54, "flow__warnings__count": 1, "flow__errors__count": 0, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 107, "design__io__hpwl": 6272278, "design__instance__count__class:timing_repair_buffer": 337, "design__instance__area__class:timing_repair_buffer": 2372.28, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 34231.1, "design__violations": 0, "design__instance__count__class:clock_buffer": 19, "design__instance__area__class:clock_buffer": 266.506, "design__instance__count__class:clock_inverter": 13, "design__instance__area__class:clock_inverter": 200.192, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 80, "antenna__violating__nets": 1, "antenna__violating__pins": 1, "route__antenna_violation__count": 1, "antenna_diodes_count": 0, "route__net": 1600, "route__net__special": 2, "route__drc_errors__iter:0": 654, "route__wirelength__iter:0": 38924, "route__drc_errors__iter:1": 311, "route__wirelength__iter:1": 38279, "route__drc_errors__iter:2": 321, "route__wirelength__iter:2": 38335, "route__drc_errors__iter:3": 27, "route__wirelength__iter:3": 38293, "route__drc_errors__iter:4": 0, "route__wirelength__iter:4": 38285, "route__drc_errors": 0, "route__wirelength": 38285, "route__vias": 11163, "route__vias__singlecut": 11163, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 343.18, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 16, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 16, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 16, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 16, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.3532711723145009, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.2844061733286896, "timing__hold__ws__corner:min_tt_025C_1v80": 0.31916026280756093, "timing__setup__ws__corner:min_tt_025C_1v80": 13.932564829532467, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.31916, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": Infinity, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 16, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 16, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.42530216663360054, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.3046482319309255, "timing__hold__ws__corner:min_ss_100C_1v60": 0.8490278720387991, "timing__setup__ws__corner:min_ss_100C_1v60": 11.18546620320035, "timing__hold__tns__corner:min_ss_100C_1v60": 0, "timing__setup__tns__corner:min_ss_100C_1v60": 0, "timing__hold__wns__corner:min_ss_100C_1v60": 0, "timing__setup__wns__corner:min_ss_100C_1v60": 0, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.849028, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 11.967915, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 16, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 16, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.32229109182554977, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.27512370937957514, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.11526979697017907, "timing__setup__ws__corner:min_ff_n40C_1v95": 14.53701555833284, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.11527, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 16, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 16, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.3612506784850651, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.29104816602808486, "timing__hold__ws__corner:max_tt_025C_1v80": 0.32877190789278665, "timing__setup__ws__corner:max_tt_025C_1v80": 13.914986889931043, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.328772, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": Infinity, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 16, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 6, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 16, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.4374001007416401, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.3133371706342893, "timing__hold__ws__corner:max_ss_100C_1v60": 0.8685546971927677, "timing__setup__ws__corner:max_ss_100C_1v60": 11.146457405903877, "timing__hold__tns__corner:max_ss_100C_1v60": 0, "timing__setup__tns__corner:max_ss_100C_1v60": 0, "timing__hold__wns__corner:max_ss_100C_1v60": 0, "timing__setup__wns__corner:max_ss_100C_1v60": 0, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.868555, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 11.668227, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 16, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 16, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.3287792631205328, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.28104222522451205, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.12094253718608859, "timing__setup__ws__corner:max_ff_n40C_1v95": 14.502520483892939, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.120943, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 16, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 16, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79965, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.79994, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.000353674, "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000335504, "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 5.94555e-05, "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000335504, "design_powergrid__voltage__worst": 0.000335504, "design_powergrid__voltage__worst__net:VPWR": 1.79965, "design_powergrid__drop__worst": 0.000353674, "design_powergrid__drop__worst__net:VPWR": 0.000353674, "design_powergrid__voltage__worst__net:VGND": 0.000335504, "design_powergrid__drop__worst__net:VGND": 0.000335504, "ir__voltage__worst": 1.8, "ir__drop__avg": 6.04e-05, "ir__drop__worst": 0.000354, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}