 
****************************************
Report : area
Design : flatten_benes_simple_seq
Version: J-2014.09-SP3
Date   : Sat Jun 19 04:31:41 2021
****************************************

Library(s) Used:

    tcbn28hpcplusbwp30p140tt0p8v25c (File: /usr/scratch/DRBE-shared/TSMC-library/IP/TSMC28_STD_CELLS/custom_utils_ck/tsmc_ip/tcbn28hpcplusbwp30p140/nldm/tcbn28hpcplusbwp30p140tt0p8v25c.db)

Number of ports:                         5987
Number of nets:                         48771
Number of cells:                        11552
Number of combinational cells:           2880
Number of sequential cells:              8320
Number of macros/black boxes:               0
Number of buf/inv:                       2880
Number of references:                     358

Combinational area:              75080.627170
Buf/Inv area:                    24060.708148
Noncombinational area:          140746.408612
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                215827.035782
Total area:                 undefined
1
