{"files":[{"patch":"@@ -2329,1 +2329,2 @@\n-                                        VectorRegister vr1, VectorRegister vr2, VectorRegister vrs, bool islatin, Label &DONE) {\n+                                        VectorRegister vr1, VectorRegister vr2, VectorRegister vrs, bool islatin, Label &DONE,\n+                                        bool is_m2) {\n@@ -2334,1 +2335,1 @@\n-  vsetvli(tmp1, cnt, sew, Assembler::m2);\n+  vsetvli(tmp1, cnt, sew, is_m2 ? Assembler::m2 : Assembler::m4);\n@@ -2449,1 +2450,1 @@\n-    element_compare(str1, str2, zr, cnt2, tmp1, tmp2, v2, v4, v2, encLL, DIFFERENCE);\n+    element_compare(str1, str2, zr, cnt2, tmp1, tmp2, v4, v8, v4, encLL, DIFFERENCE, false);\n","filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.cpp","additions":4,"deletions":3,"binary":false,"changes":7,"status":"modified"},{"patch":"@@ -40,1 +40,1 @@\n-                       bool is_latin, Label& DONE);\n+                       bool is_latin, Label& DONE, bool is_m2 = true);\n","filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.hpp","additions":1,"deletions":1,"binary":false,"changes":2,"status":"modified"},{"patch":"@@ -3567,1 +3567,2 @@\n-                          iRegI_R10 result, vReg_V2 v2, vReg_V3 v3, vReg_V4 v4, vReg_V5 v5,\n+                          iRegI_R10 result, vReg_V4 v4, vReg_V5 v5, vReg_V6 v6, vReg_V7 v7,\n+                           vReg_V8 v8, vReg_V9 v9, vReg_V10 v10, vReg_V11 v11,\n@@ -3573,1 +3574,1 @@\n-         TEMP v2, TEMP v3, TEMP v4, TEMP v5);\n+          TEMP v4, TEMP v5, TEMP v6, TEMP v7, TEMP v8, TEMP v9, TEMP v10, TEMP v11);\n@@ -3586,1 +3587,2 @@\n-                          iRegI_R10 result, vReg_V2 v2, vReg_V3 v3, vReg_V4 v4, vReg_V5 v5,\n+                          iRegI_R10 result, vReg_V4 v4, vReg_V5 v5, vReg_V6 v6, vReg_V7 v7,\n+                           vReg_V8 v8, vReg_V9 v9, vReg_V10 v10, vReg_V11 v11,\n@@ -3592,1 +3594,1 @@\n-         TEMP v2, TEMP v3, TEMP v4, TEMP v5);\n+          TEMP v4, TEMP v5, TEMP v6, TEMP v7, TEMP v8, TEMP v9, TEMP v10, TEMP v11);\n","filename":"src\/hotspot\/cpu\/riscv\/riscv_v.ad","additions":6,"deletions":4,"binary":false,"changes":10,"status":"modified"}]}