#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Oct 29 16:27:41 2024
# Process ID: 5928
# Current directory: C:/Xilinx/ECE433/Lab7/ECE433/ECE433Lab7Part2/ECE433Lab7Part2.runs/synth_1
# Command line: vivado.exe -log Lab7I2Cphase2fall2024JJS.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Lab7I2Cphase2fall2024JJS.tcl
# Log file: C:/Xilinx/ECE433/Lab7/ECE433/ECE433Lab7Part2/ECE433Lab7Part2.runs/synth_1/Lab7I2Cphase2fall2024JJS.vds
# Journal file: C:/Xilinx/ECE433/Lab7/ECE433/ECE433Lab7Part2/ECE433Lab7Part2.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Lab7I2Cphase2fall2024JJS.tcl -notrace
Command: synth_design -top Lab7I2Cphase2fall2024JJS -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 272 
WARNING: [Synth 8-2507] parameter declaration becomes local in Refreshing7SegNexysA7 with formal parameter declaration list [C:/Xilinx/ECE433/Lab7/ECE433/ECE433Lab7Part2/ECE433Lab7Part2.srcs/sources_1/imports/lab7phase2Fall2024source files/Refreshing7SegNexysA7.v:13]
WARNING: [Synth 8-2507] parameter declaration becomes local in Refreshing7SegNexysA7 with formal parameter declaration list [C:/Xilinx/ECE433/Lab7/ECE433/ECE433Lab7Part2/ECE433Lab7Part2.srcs/sources_1/imports/lab7phase2Fall2024source files/Refreshing7SegNexysA7.v:14]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 801.559 ; gain = 239.250
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Lab7I2Cphase2fall2024JJS' [C:/Xilinx/ECE433/Lab7/ECE433/ECE433Lab7Part2/ECE433Lab7Part2.srcs/sources_1/imports/lab7phase2Fall2024source files/Lab7I2Cphase2fall2024JJS.v:16]
	Parameter BaudRate bound to: 20'b00000110000110101000 
	Parameter ClockFrequency bound to: 30'b000100110001001011010000000000 
INFO: [Synth 8-6157] synthesizing module 'Clock80MHz' [C:/Xilinx/ECE433/Lab7/ECE433/ECE433Lab7Part2/ECE433Lab7Part2.runs/synth_1/.Xil/Vivado-5928-RHIT-R912N07F/realtime/Clock80MHz_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'Clock80MHz' (1#1) [C:/Xilinx/ECE433/Lab7/ECE433/ECE433Lab7Part2/ECE433Lab7Part2.runs/synth_1/.Xil/Vivado-5928-RHIT-R912N07F/realtime/Clock80MHz_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'PositiveClockedOneShot' [C:/Xilinx/ECE433/Lab7/ECE433/ECE433Lab7Part2/ECE433Lab7Part2.srcs/sources_1/imports/lab7phase2Fall2024source files/PositiveClockedOneShot.v:7]
	Parameter InitialState bound to: 0 - type: integer 
	Parameter OneShotState bound to: 1 - type: integer 
	Parameter UnusedState bound to: 2 - type: integer 
	Parameter WaitState bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'PositiveClockedOneShot' (2#1) [C:/Xilinx/ECE433/Lab7/ECE433/ECE433Lab7Part2/ECE433Lab7Part2.srcs/sources_1/imports/lab7phase2Fall2024source files/PositiveClockedOneShot.v:7]
INFO: [Synth 8-6157] synthesizing module 'ReadTMP101fall2024JJS' [C:/Xilinx/ECE433/Lab7/ECE433/ECE433Lab7Part2/ECE433Lab7Part2.srcs/sources_1/imports/lab7phase2Fall2024source files/ReadTMP101fall2024JJS.v:12]
INFO: [Synth 8-6157] synthesizing module 'I2C_BaudRateGenerator' [C:/Xilinx/ECE433/Lab7/ECE433/ECE433Lab7Part2/ECE433Lab7Part2.srcs/sources_1/imports/lab7phase2Fall2024source files/I2C_BaudRateGenerator.v:10]
INFO: [Synth 8-6155] done synthesizing module 'I2C_BaudRateGenerator' (3#1) [C:/Xilinx/ECE433/Lab7/ECE433/ECE433Lab7Part2/ECE433Lab7Part2.srcs/sources_1/imports/lab7phase2Fall2024source files/I2C_BaudRateGenerator.v:10]
INFO: [Synth 8-6157] synthesizing module 'I2C_Host_Controller_phase2' [C:/Xilinx/ECE433/Lab7/ECE433/ECE433Lab7Part2/ECE433Lab7Part2.srcs/sources_1/imports/lab7phase2Fall2024source files/I2C_Host_Controller_phase2_temp.v:20]
	Parameter InitialState bound to: 4'b0000 
	Parameter StartState bound to: 4'b0001 
	Parameter LoadState bound to: 4'b0010 
	Parameter WriteState bound to: 4'b0011 
	Parameter AcknowledgeWriteState bound to: 4'b0100 
	Parameter CheckState bound to: 4'b0101 
	Parameter ReadState bound to: 4'b0110 
	Parameter WaitState bound to: 4'b0111 
	Parameter AcknowledgeReadState bound to: 4'b1000 
	Parameter TransitState bound to: 4'b1001 
	Parameter StopState bound to: 4'b1010 
INFO: [Synth 8-6157] synthesizing module 'DelayLoop2024Fall' [C:/Xilinx/ECE433/Lab7/ECE433/ECE433Lab7Part2/ECE433Lab7Part2.srcs/sources_1/imports/lab7phase2Fall2024source files/DelayLoop2024Fall.v:9]
	Parameter DelayCount bound to: 2000 - type: integer 
	Parameter NumberOfBits bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DelayLoop2024Fall' (4#1) [C:/Xilinx/ECE433/Lab7/ECE433/ECE433Lab7Part2/ECE433Lab7Part2.srcs/sources_1/imports/lab7phase2Fall2024source files/DelayLoop2024Fall.v:9]
INFO: [Synth 8-6157] synthesizing module 'NegativeClockedOneShot' [C:/Xilinx/ECE433/Lab7/ECE433/ECE433Lab7Part2/ECE433Lab7Part2.srcs/sources_1/imports/lab7phase2Fall2024source files/NegativeClockedOneShot.v:7]
	Parameter InitialState bound to: 0 - type: integer 
	Parameter OneShotState bound to: 1 - type: integer 
	Parameter UnusedState bound to: 2 - type: integer 
	Parameter WaitState bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'NegativeClockedOneShot' (5#1) [C:/Xilinx/ECE433/Lab7/ECE433/ECE433Lab7Part2/ECE433Lab7Part2.srcs/sources_1/imports/lab7phase2Fall2024source files/NegativeClockedOneShot.v:7]
WARNING: [Synth 8-6014] Unused sequential element ACKbit_reg was removed.  [C:/Xilinx/ECE433/Lab7/ECE433/ECE433Lab7Part2/ECE433Lab7Part2.srcs/sources_1/imports/lab7phase2Fall2024source files/I2C_Host_Controller_phase2_temp.v:56]
INFO: [Synth 8-6155] done synthesizing module 'I2C_Host_Controller_phase2' (6#1) [C:/Xilinx/ECE433/Lab7/ECE433/ECE433Lab7Part2/ECE433Lab7Part2.srcs/sources_1/imports/lab7phase2Fall2024source files/I2C_Host_Controller_phase2_temp.v:20]
INFO: [Synth 8-6157] synthesizing module 'I2C_DataUnit' [C:/Xilinx/ECE433/Lab7/ECE433/ECE433Lab7Part2/ECE433Lab7Part2.srcs/sources_1/imports/lab7phase2Fall2024source files/I2C_DataUnit.v:11]
	Parameter LENGTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'I2C_ShiftRegister' [C:/Xilinx/ECE433/Lab7/ECE433/ECE433Lab7Part2/ECE433Lab7Part2.srcs/sources_1/imports/lab7phase2Fall2024source files/I2C_ShiftRegister.v:8]
	Parameter LENGTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'I2C_ShiftRegister' (7#1) [C:/Xilinx/ECE433/Lab7/ECE433/ECE433Lab7Part2/ECE433Lab7Part2.srcs/sources_1/imports/lab7phase2Fall2024source files/I2C_ShiftRegister.v:8]
INFO: [Synth 8-6157] synthesizing module 'I2C_SDAmodule' [C:/Xilinx/ECE433/Lab7/ECE433/ECE433Lab7Part2/ECE433Lab7Part2.srcs/sources_1/imports/lab7phase2Fall2024source files/I2C_SDAmodule.v:6]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/ECE433/Lab7/ECE433/ECE433Lab7Part2/ECE433Lab7Part2.srcs/sources_1/imports/lab7phase2Fall2024source files/I2C_SDAmodule.v:15]
INFO: [Synth 8-6155] done synthesizing module 'I2C_SDAmodule' (8#1) [C:/Xilinx/ECE433/Lab7/ECE433/ECE433Lab7Part2/ECE433Lab7Part2.srcs/sources_1/imports/lab7phase2Fall2024source files/I2C_SDAmodule.v:6]
INFO: [Synth 8-6155] done synthesizing module 'I2C_DataUnit' (9#1) [C:/Xilinx/ECE433/Lab7/ECE433/ECE433Lab7Part2/ECE433Lab7Part2.srcs/sources_1/imports/lab7phase2Fall2024source files/I2C_DataUnit.v:11]
INFO: [Synth 8-6155] done synthesizing module 'ReadTMP101fall2024JJS' (10#1) [C:/Xilinx/ECE433/Lab7/ECE433/ECE433Lab7Part2/ECE433Lab7Part2.srcs/sources_1/imports/lab7phase2Fall2024source files/ReadTMP101fall2024JJS.v:12]
INFO: [Synth 8-6157] synthesizing module 'OneTemperatureConverter' [C:/Xilinx/ECE433/Lab7/ECE433/ECE433Lab7Part2/ECE433Lab7Part2.srcs/sources_1/imports/lab7phase2Fall2024source files/OneTemperatureConverter.v:10]
INFO: [Synth 8-6155] done synthesizing module 'OneTemperatureConverter' (11#1) [C:/Xilinx/ECE433/Lab7/ECE433/ECE433Lab7Part2/ECE433Lab7Part2.srcs/sources_1/imports/lab7phase2Fall2024source files/OneTemperatureConverter.v:10]
INFO: [Synth 8-6157] synthesizing module 'BCDto7Segment' [C:/Xilinx/ECE433/Lab7/ECE433/ECE433Lab7Part2/ECE433Lab7Part2.srcs/sources_1/imports/lab7phase2Fall2024source files/BCDto7Segment.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BCDto7Segment' (12#1) [C:/Xilinx/ECE433/Lab7/ECE433/ECE433Lab7Part2/ECE433Lab7Part2.srcs/sources_1/imports/lab7phase2Fall2024source files/BCDto7Segment.v:6]
INFO: [Synth 8-6157] synthesizing module 'SevenSegDriverNexysA7' [C:/Xilinx/ECE433/Lab7/ECE433/ECE433Lab7Part2/ECE433Lab7Part2.srcs/sources_1/imports/lab7phase2Fall2024source files/SevenSegDriverNexysA7.v:8]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DisplayMuxNexysA7' [C:/Xilinx/ECE433/Lab7/ECE433/ECE433Lab7Part2/ECE433Lab7Part2.srcs/sources_1/imports/lab7phase2Fall2024source files/DisplayMuxNexysA7.v:8]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DisplayMuxNexysA7' (13#1) [C:/Xilinx/ECE433/Lab7/ECE433/ECE433Lab7Part2/ECE433Lab7Part2.srcs/sources_1/imports/lab7phase2Fall2024source files/DisplayMuxNexysA7.v:8]
INFO: [Synth 8-6157] synthesizing module 'Refreshing7SegNexysA7' [C:/Xilinx/ECE433/Lab7/ECE433/ECE433Lab7Part2/ECE433Lab7Part2.srcs/sources_1/imports/lab7phase2Fall2024source files/Refreshing7SegNexysA7.v:7]
	Parameter Bits bound to: 8 - type: integer 
	Parameter Divider bound to: 10000 - type: integer 
	Parameter NumberOfBits bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Refreshing7SegNexysA7' (14#1) [C:/Xilinx/ECE433/Lab7/ECE433/ECE433Lab7Part2/ECE433Lab7Part2.srcs/sources_1/imports/lab7phase2Fall2024source files/Refreshing7SegNexysA7.v:7]
INFO: [Synth 8-6155] done synthesizing module 'SevenSegDriverNexysA7' (15#1) [C:/Xilinx/ECE433/Lab7/ECE433/ECE433Lab7Part2/ECE433Lab7Part2.srcs/sources_1/imports/lab7phase2Fall2024source files/SevenSegDriverNexysA7.v:8]
INFO: [Synth 8-6155] done synthesizing module 'Lab7I2Cphase2fall2024JJS' (16#1) [C:/Xilinx/ECE433/Lab7/ECE433/ECE433Lab7Part2/ECE433Lab7Part2.srcs/sources_1/imports/lab7phase2Fall2024source files/Lab7I2Cphase2fall2024JJS.v:16]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 849.715 ; gain = 287.406
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 849.715 ; gain = 287.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 849.715 ; gain = 287.406
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 849.715 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Xilinx/ECE433/Lab7/ECE433/ECE433Lab7Part2/ECE433Lab7Part2.srcs/sources_1/ip/Clock80MHz/Clock80MHz/Clock80MHz_in_context.xdc] for cell 'SystemClockUnit'
Finished Parsing XDC File [c:/Xilinx/ECE433/Lab7/ECE433/ECE433Lab7Part2/ECE433Lab7Part2.srcs/sources_1/ip/Clock80MHz/Clock80MHz/Clock80MHz_in_context.xdc] for cell 'SystemClockUnit'
Parsing XDC File [C:/Xilinx/ECE433/Lab7/ECE433/ECE433Lab7Part2/ECE433Lab7Part2.srcs/constrs_1/new/constr_1.xdc]
Finished Parsing XDC File [C:/Xilinx/ECE433/Lab7/ECE433/ECE433Lab7Part2/ECE433Lab7Part2.srcs/constrs_1/new/constr_1.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/ECE433/Lab7/ECE433/ECE433Lab7Part2/ECE433Lab7Part2.srcs/constrs_1/new/constr_1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Lab7I2Cphase2fall2024JJS_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Lab7I2Cphase2fall2024JJS_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 974.953 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 974.953 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 974.953 ; gain = 412.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 974.953 ; gain = 412.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for Clock. (constraint file  c:/Xilinx/ECE433/Lab7/ECE433/ECE433Lab7Part2/ECE433Lab7Part2.srcs/sources_1/ip/Clock80MHz/Clock80MHz/Clock80MHz_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for Clock. (constraint file  c:/Xilinx/ECE433/Lab7/ECE433/ECE433Lab7Part2/ECE433Lab7Part2.srcs/sources_1/ip/Clock80MHz/Clock80MHz/Clock80MHz_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for SystemClockUnit. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 974.953 ; gain = 412.645
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'State_reg' in module 'I2C_Host_Controller_phase2'
INFO: [Synth 8-5544] ROM "StartDelayLoop" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DONE" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "StartStopAck" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "BaudEnable" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Select" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ReadorWrite" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "WriteLoad" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            InitialState |                      00000000001 |                             0000
              StartState |                      00000000010 |                             0001
               LoadState |                      00000000100 |                             0010
              WriteState |                      00000001000 |                             0011
   AcknowledgeWriteState |                      00000010000 |                             0100
              CheckState |                      00000100000 |                             0101
               ReadState |                      00001000000 |                             0110
               WaitState |                      00010000000 |                             0111
    AcknowledgeReadState |                      00100000000 |                             1000
            TransitState |                      01000000000 |                             1001
               StopState |                      10000000000 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'State_reg' using encoding 'one-hot' in module 'I2C_Host_Controller_phase2'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 974.953 ; gain = 412.645
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     21 Bit       Adders := 1     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	                8 Bit    Registers := 10    
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 2     
	  11 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 11    
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Lab7I2Cphase2fall2024JJS 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module PositiveClockedOneShot 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module I2C_BaudRateGenerator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module DelayLoop2024Fall 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 2     
Module NegativeClockedOneShot 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module I2C_Host_Controller_phase2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	  11 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 11    
	   4 Input      4 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module I2C_ShiftRegister 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module I2C_SDAmodule 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      1 Bit        Muxes := 1     
Module OneTemperatureConverter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
Module DisplayMuxNexysA7 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 8     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
Module Refreshing7SegNexysA7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'SevenSegUnit/DisplayInput/Digit6_reg[0]' (FDR) to 'SevenSegUnit/DisplayInput/Digit7_reg[7]'
INFO: [Synth 8-3886] merging instance 'SevenSegUnit/DisplayInput/Digit5_reg[0]' (FDR) to 'SevenSegUnit/DisplayInput/Digit7_reg[7]'
INFO: [Synth 8-3886] merging instance 'SevenSegUnit/DisplayInput/Digit4_reg[0]' (FDR) to 'SevenSegUnit/DisplayInput/Digit7_reg[7]'
INFO: [Synth 8-3886] merging instance 'SevenSegUnit/DisplayInput/Digit6_reg[1]' (FDR) to 'SevenSegUnit/DisplayInput/Digit7_reg[7]'
INFO: [Synth 8-3886] merging instance 'SevenSegUnit/DisplayInput/Digit5_reg[1]' (FDR) to 'SevenSegUnit/DisplayInput/Digit7_reg[7]'
INFO: [Synth 8-3886] merging instance 'SevenSegUnit/DisplayInput/Digit4_reg[1]' (FDR) to 'SevenSegUnit/DisplayInput/Digit7_reg[7]'
INFO: [Synth 8-3886] merging instance 'SevenSegUnit/DisplayInput/Digit6_reg[2]' (FDR) to 'SevenSegUnit/DisplayInput/Digit7_reg[7]'
INFO: [Synth 8-3886] merging instance 'SevenSegUnit/DisplayInput/Digit5_reg[2]' (FDR) to 'SevenSegUnit/DisplayInput/Digit7_reg[7]'
INFO: [Synth 8-3886] merging instance 'SevenSegUnit/DisplayInput/Digit4_reg[2]' (FDR) to 'SevenSegUnit/DisplayInput/Digit7_reg[7]'
INFO: [Synth 8-3886] merging instance 'SevenSegUnit/DisplayInput/Digit6_reg[3]' (FDR) to 'SevenSegUnit/DisplayInput/Digit7_reg[7]'
INFO: [Synth 8-3886] merging instance 'SevenSegUnit/DisplayInput/Digit5_reg[3]' (FDR) to 'SevenSegUnit/DisplayInput/Digit7_reg[7]'
INFO: [Synth 8-3886] merging instance 'SevenSegUnit/DisplayInput/Digit4_reg[3]' (FDR) to 'SevenSegUnit/DisplayInput/Digit7_reg[7]'
INFO: [Synth 8-3886] merging instance 'SevenSegUnit/DisplayInput/Digit6_reg[4]' (FDR) to 'SevenSegUnit/DisplayInput/Digit7_reg[7]'
INFO: [Synth 8-3886] merging instance 'SevenSegUnit/DisplayInput/Digit5_reg[4]' (FDR) to 'SevenSegUnit/DisplayInput/Digit7_reg[7]'
INFO: [Synth 8-3886] merging instance 'SevenSegUnit/DisplayInput/Digit4_reg[4]' (FDR) to 'SevenSegUnit/DisplayInput/Digit7_reg[7]'
INFO: [Synth 8-3886] merging instance 'SevenSegUnit/DisplayInput/Digit6_reg[5]' (FDR) to 'SevenSegUnit/DisplayInput/Digit7_reg[7]'
INFO: [Synth 8-3886] merging instance 'SevenSegUnit/DisplayInput/Digit5_reg[5]' (FDR) to 'SevenSegUnit/DisplayInput/Digit7_reg[7]'
INFO: [Synth 8-3886] merging instance 'SevenSegUnit/DisplayInput/Digit4_reg[5]' (FDR) to 'SevenSegUnit/DisplayInput/Digit7_reg[7]'
INFO: [Synth 8-3886] merging instance 'SevenSegUnit/DisplayInput/Digit6_reg[6]' (FDR) to 'SevenSegUnit/DisplayInput/Digit7_reg[7]'
INFO: [Synth 8-3886] merging instance 'SevenSegUnit/DisplayInput/Digit5_reg[6]' (FDR) to 'SevenSegUnit/DisplayInput/Digit7_reg[7]'
INFO: [Synth 8-3886] merging instance 'SevenSegUnit/DisplayInput/Digit4_reg[6]' (FDR) to 'SevenSegUnit/DisplayInput/Digit7_reg[7]'
INFO: [Synth 8-3886] merging instance 'SevenSegUnit/DisplayInput/Digit6_reg[7]' (FDR) to 'SevenSegUnit/DisplayInput/Digit7_reg[7]'
INFO: [Synth 8-3886] merging instance 'SevenSegUnit/DisplayInput/Digit5_reg[7]' (FDR) to 'SevenSegUnit/DisplayInput/Digit7_reg[7]'
INFO: [Synth 8-3886] merging instance 'SevenSegUnit/DisplayInput/Digit4_reg[7]' (FDR) to 'SevenSegUnit/DisplayInput/Digit7_reg[7]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 974.953 ; gain = 412.645
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 974.953 ; gain = 412.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1018.305 ; gain = 455.996
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1027.363 ; gain = 465.055
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1033.129 ; gain = 470.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1033.129 ; gain = 470.820
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1033.129 ; gain = 470.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1033.129 ; gain = 470.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1033.129 ; gain = 470.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1033.129 ; gain = 470.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |Clock80MHz    |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |Clock80MHz |     1|
|2     |CARRY4     |    25|
|3     |LUT1       |     4|
|4     |LUT2       |    51|
|5     |LUT3       |    35|
|6     |LUT4       |    31|
|7     |LUT5       |    23|
|8     |LUT6       |    78|
|9     |MUXF7      |     8|
|10    |FDCE       |    20|
|11    |FDPE       |     4|
|12    |FDRE       |   125|
|13    |FDSE       |     3|
|14    |IBUF       |     6|
|15    |IOBUF      |     1|
|16    |OBUF       |    27|
+------+-----------+------+

Report Instance Areas: 
+------+--------------------------+---------------------------+------+
|      |Instance                  |Module                     |Cells |
+------+--------------------------+---------------------------+------+
|1     |top                       |                           |   443|
|2     |  ConvertUnit             |OneTemperatureConverter    |     8|
|3     |  ReadUnit                |ReadTMP101fall2024JJS      |   182|
|4     |    BaudRateUnit          |I2C_BaudRateGenerator      |    64|
|5     |    ControlUnit           |I2C_Host_Controller_phase2 |   110|
|6     |      DelayUnit           |DelayLoop2024Fall          |    55|
|7     |      OneShotNegativeUnit |NegativeClockedOneShot     |     8|
|8     |      OneShotPositiveUnit |PositiveClockedOneShot_0   |     8|
|9     |    DataUnit              |I2C_DataUnit               |     8|
|10    |      ShiftUnit           |I2C_ShiftRegister          |     8|
|11    |  SevenSegUnit            |SevenSegDriverNexysA7      |   204|
|12    |    DisplayInput          |DisplayMuxNexysA7          |   138|
|13    |    Update                |Refreshing7SegNexysA7      |    66|
|14    |  StartOneShot            |PositiveClockedOneShot     |     5|
+------+--------------------------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1033.129 ; gain = 470.820
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 1033.129 ; gain = 345.582
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1033.129 ; gain = 470.820
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1045.211 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 34 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1045.211 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instance 

INFO: [Common 17-83] Releasing license: Synthesis
78 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1045.211 ; gain = 746.227
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1045.211 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Xilinx/ECE433/Lab7/ECE433/ECE433Lab7Part2/ECE433Lab7Part2.runs/synth_1/Lab7I2Cphase2fall2024JJS.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Lab7I2Cphase2fall2024JJS_utilization_synth.rpt -pb Lab7I2Cphase2fall2024JJS_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Oct 29 16:28:27 2024...
