# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../finalProject.srcs/sources_1/new/Shift_Left_Right_Register.vhd" \
"../../../../finalProject.srcs/sim_1/new/slrRegister.vhd" \

# Do not sort compile order
nosort
