
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
  **** SW Build 2729669 on Thu Dec  5 04:48:12 MST 2019
  **** IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/scripts/vivado_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'jz2292' on host 'en-ec-zhang-21.coecis.cornell.edu' (Linux_x86_64 version 3.10.0-1160.76.1.el7.x86_64) on Tue Aug 29 13:17:39 EDT 2023
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core)"
INFO: [HLS 200-10] In directory '/home/jz2292/project/transformer/heterocl_file/gemm_systolic_array.prj'
Sourcing Tcl script 'run.tcl'
INFO: [HLS 200-10] Opening and resetting project '/home/jz2292/project/transformer/heterocl_file/gemm_systolic_array.prj/out.prj'.
INFO: [HLS 200-10] Adding design file 'kernel.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/home/jz2292/project/transformer/heterocl_file/gemm_systolic_array.prj/out.prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: kernel.cpp:53:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: kernel.cpp:66:3
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: kernel.cpp:85:3
WARNING: [HLS 214-167] There are a total of 6 such instances of non-canonical statements in the dataflow region: kernel.cpp:29:2
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file kernel.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:40 ; elapsed = 00:00:45 . Memory (MB): peak = 1057.715 ; gain = 527.219 ; free physical = 300404 ; free virtual = 308204
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:40 ; elapsed = 00:00:45 . Memory (MB): peak = 1057.715 ; gain = 527.219 ; free physical = 300404 ; free virtual = 308204
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:41 ; elapsed = 00:00:45 . Memory (MB): peak = 1057.715 ; gain = 527.219 ; free physical = 300405 ; free virtual = 308205
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:41 ; elapsed = 00:00:45 . Memory (MB): peak = 1057.715 ; gain = 527.219 ; free physical = 300405 ; free virtual = 308205
INFO: [XFORM 203-101] Partitioning array 'v0' (kernel.cpp:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v1' (kernel.cpp:18) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'v2' (kernel.cpp:19) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v2' (kernel.cpp:19) in dimension 2 completely.
INFO: [XFORM 203-721] Changing loop 'Loop_l_data_load_k_proc' (kernel.cpp:53) to a process function for dataflow in function 'systolic_array'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_PE_0_0_k1_proc' (kernel.cpp:66) to a process function for dataflow in function 'systolic_array'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_PE_0_1_k2_proc' (kernel.cpp:85) to a process function for dataflow in function 'systolic_array'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_PE_1_0_k3_proc' (kernel.cpp:104) to a process function for dataflow in function 'systolic_array'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_PE_1_1_k4_proc' (kernel.cpp:123) to a process function for dataflow in function 'systolic_array'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_data_drain_k5_proc' (kernel.cpp:142) to a process function for dataflow in function 'systolic_array'.
WARNING: [XFORM 203-713] Reading dataflow channel 'v2[0][0]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'v2[0][0]' has read and write operations in process function 'Loop_l_PE_0_0_k1_proc9'.
WARNING: [XFORM 203-713] Reading dataflow channel 'v2[0][1]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'v2[0][1]' has read and write operations in process function 'Loop_l_PE_0_1_k2_proc10'.
WARNING: [XFORM 203-713] Reading dataflow channel 'v2[1][0]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'v2[1][0]' has read and write operations in process function 'Loop_l_PE_1_0_k3_proc11'.
WARNING: [XFORM 203-713] Reading dataflow channel 'v2[1][1]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'v2[1][1]' has read and write operations in process function 'Loop_l_PE_1_1_k4_proc12'.
INFO: [XFORM 203-712] Applying dataflow to function 'systolic_array', detected/extracted 6 process function(s): 
	 'Loop_l_data_load_k_proc8'
	 'Loop_l_PE_0_0_k1_proc9'
	 'Loop_l_PE_0_1_k2_proc10'
	 'Loop_l_PE_1_0_k3_proc11'
	 'Loop_l_PE_1_1_k4_proc12'
	 'Loop_l_data_drain_k5_proc13'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:41 ; elapsed = 00:00:46 . Memory (MB): peak = 1057.715 ; gain = 527.219 ; free physical = 300377 ; free virtual = 308177
WARNING: [XFORM 203-631] Renaming function 'Loop_l_data_load_k_proc8' to 'Loop_l_data_load_k_p' (kernel.cpp:29)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_data_drain_k5_proc13' to 'Loop_l_data_drain_k5' (kernel.cpp:142:46)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_PE_1_1_k4_proc12' to 'Loop_l_PE_1_1_k4_pro' (kernel.cpp:123:42)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_PE_1_0_k3_proc11' to 'Loop_l_PE_1_0_k3_pro' (kernel.cpp:104:42)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_PE_0_1_k2_proc10' to 'Loop_l_PE_0_1_k2_pro' (kernel.cpp:85:42)
WARNING: [XFORM 203-631] Renaming function 'Loop_l_PE_0_0_k1_proc9' to 'Loop_l_PE_0_0_k1_pro' (kernel.cpp:66:42)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:41 ; elapsed = 00:00:46 . Memory (MB): peak = 1057.715 ; gain = 527.219 ; free physical = 300345 ; free virtual = 308145
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'systolic_array' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_data_load_k_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_data_load_k'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 46.5 seconds; current allocated memory: 175.759 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 175.927 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_PE_0_0_k1_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_PE_0_0_k1'.
WARNING: [SCHED 204-68] The II Violation in module 'Loop_l_PE_0_0_k1_pro' (Loop: l_PE_0_0_k1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'v2_0_0' (kernel.cpp:77) and wire read on port 'v2_0_0' (kernel.cpp:75).
WARNING: [SCHED 204-68] The II Violation in module 'Loop_l_PE_0_0_k1_pro' (Loop: l_PE_0_0_k1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'v2_0_0' (kernel.cpp:77) and wire read on port 'v2_0_0' (kernel.cpp:75).
WARNING: [SCHED 204-68] The II Violation in module 'Loop_l_PE_0_0_k1_pro' (Loop: l_PE_0_0_k1): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'v2_0_0' (kernel.cpp:77) and wire read on port 'v2_0_0' (kernel.cpp:75).
WARNING: [SCHED 204-68] The II Violation in module 'Loop_l_PE_0_0_k1_pro' (Loop: l_PE_0_0_k1): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'v2_0_0' (kernel.cpp:77) and wire read on port 'v2_0_0' (kernel.cpp:75).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'Loop_l_PE_0_0_k1_pro' consists of the following:
	fifo read on port 'A_fifo_0_0_V' (kernel.cpp:68) [21]  (3.63 ns)
	'fmul' operation ('v27', kernel.cpp:74) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 176.048 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 176.212 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_PE_0_1_k2_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_PE_0_1_k2'.
WARNING: [SCHED 204-68] The II Violation in module 'Loop_l_PE_0_1_k2_pro' (Loop: l_PE_0_1_k2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'v2_0_1' (kernel.cpp:96) and wire read on port 'v2_0_1' (kernel.cpp:94).
WARNING: [SCHED 204-68] The II Violation in module 'Loop_l_PE_0_1_k2_pro' (Loop: l_PE_0_1_k2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'v2_0_1' (kernel.cpp:96) and wire read on port 'v2_0_1' (kernel.cpp:94).
WARNING: [SCHED 204-68] The II Violation in module 'Loop_l_PE_0_1_k2_pro' (Loop: l_PE_0_1_k2): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'v2_0_1' (kernel.cpp:96) and wire read on port 'v2_0_1' (kernel.cpp:94).
WARNING: [SCHED 204-68] The II Violation in module 'Loop_l_PE_0_1_k2_pro' (Loop: l_PE_0_1_k2): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'v2_0_1' (kernel.cpp:96) and wire read on port 'v2_0_1' (kernel.cpp:94).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'Loop_l_PE_0_1_k2_pro' consists of the following:
	fifo read on port 'A_fifo_0_1_V' (kernel.cpp:87) [21]  (3.63 ns)
	'fmul' operation ('v39', kernel.cpp:93) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 176.315 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 176.479 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_PE_1_0_k3_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_PE_1_0_k3'.
WARNING: [SCHED 204-68] The II Violation in module 'Loop_l_PE_1_0_k3_pro' (Loop: l_PE_1_0_k3): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'v2_1_0' (kernel.cpp:115) and wire read on port 'v2_1_0' (kernel.cpp:113).
WARNING: [SCHED 204-68] The II Violation in module 'Loop_l_PE_1_0_k3_pro' (Loop: l_PE_1_0_k3): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'v2_1_0' (kernel.cpp:115) and wire read on port 'v2_1_0' (kernel.cpp:113).
WARNING: [SCHED 204-68] The II Violation in module 'Loop_l_PE_1_0_k3_pro' (Loop: l_PE_1_0_k3): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'v2_1_0' (kernel.cpp:115) and wire read on port 'v2_1_0' (kernel.cpp:113).
WARNING: [SCHED 204-68] The II Violation in module 'Loop_l_PE_1_0_k3_pro' (Loop: l_PE_1_0_k3): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'v2_1_0' (kernel.cpp:115) and wire read on port 'v2_1_0' (kernel.cpp:113).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'Loop_l_PE_1_0_k3_pro' consists of the following:
	fifo read on port 'A_fifo_1_0_V' (kernel.cpp:106) [21]  (3.63 ns)
	'fmul' operation ('v51', kernel.cpp:112) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 176.599 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 176.763 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_PE_1_1_k4_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_PE_1_1_k4'.
WARNING: [SCHED 204-68] The II Violation in module 'Loop_l_PE_1_1_k4_pro' (Loop: l_PE_1_1_k4): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'v2_1_1' (kernel.cpp:134) and wire read on port 'v2_1_1' (kernel.cpp:132).
WARNING: [SCHED 204-68] The II Violation in module 'Loop_l_PE_1_1_k4_pro' (Loop: l_PE_1_1_k4): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'v2_1_1' (kernel.cpp:134) and wire read on port 'v2_1_1' (kernel.cpp:132).
WARNING: [SCHED 204-68] The II Violation in module 'Loop_l_PE_1_1_k4_pro' (Loop: l_PE_1_1_k4): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'v2_1_1' (kernel.cpp:134) and wire read on port 'v2_1_1' (kernel.cpp:132).
WARNING: [SCHED 204-68] The II Violation in module 'Loop_l_PE_1_1_k4_pro' (Loop: l_PE_1_1_k4): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'v2_1_1' (kernel.cpp:134) and wire read on port 'v2_1_1' (kernel.cpp:132).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (9.336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'Loop_l_PE_1_1_k4_pro' consists of the following:
	fifo read on port 'A_fifo_1_1_V' (kernel.cpp:125) [21]  (3.63 ns)
	'fmul' operation ('v63', kernel.cpp:131) [23]  (5.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 176.868 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 177.031 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_l_data_drain_k5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_data_drain_k5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 177.101 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 177.212 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 177.321 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 177.632 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_data_load_k_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_data_load_k_p'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 177.996 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_PE_0_0_k1_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'systolic_array_fadd_32ns_32ns_32_5_full_dsp_1' to 'systolic_array_fabkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'systolic_array_fmul_32ns_32ns_32_4_max_dsp_1' to 'systolic_array_fmcud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'systolic_array_fabkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'systolic_array_fmcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_PE_0_0_k1_pro'.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 178.902 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_PE_0_1_k2_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'systolic_array_fabkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'systolic_array_fmcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_PE_0_1_k2_pro'.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 179.675 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_PE_1_0_k3_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'systolic_array_fabkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'systolic_array_fmcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_PE_1_0_k3_pro'.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 180.531 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_PE_1_1_k4_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'systolic_array_fabkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'systolic_array_fmcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_PE_1_1_k4_pro'.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 181.304 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_l_data_drain_k5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_l_data_drain_k5'.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 181.941 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic_array/v0_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic_array/v0_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic_array/v1_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic_array/v1_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic_array/v2_0_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic_array/v2_0_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic_array/v2_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic_array/v2_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'systolic_array' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'start_for_Loop_l_data_drain_k5_U0' to 'start_for_Loop_l_dEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array'.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 183.079 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 107.11 MHz
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_0_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_0_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_0_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_0_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_1_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_1_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_2_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_1_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_1_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_2_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_2_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_2_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Loop_l_dEe_U(start_for_Loop_l_dEe)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:44 ; elapsed = 00:00:52 . Memory (MB): peak = 1122.715 ; gain = 592.219 ; free physical = 300323 ; free virtual = 308128
INFO: [VHDL 208-304] Generating VHDL RTL for systolic_array.
INFO: [VLOG 209-307] Generating Verilog RTL for systolic_array.
INFO: [HLS 200-112] Total elapsed time: 52.18 seconds; peak allocated memory: 183.079 MB.
INFO: [Common 17-206] Exiting vivado_hls at Tue Aug 29 13:18:31 2023...
