Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.29 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.29 secs
 
--> Reading design: tb_full.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "tb_full.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "tb_full"
Output Format                      : NGC
Target Device                      : xc7vx485t-2-ffg1761

---- Source Options
Top Module Name                    : tb_full
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\fares\Desktop\assembler\GUI\synth\MIPS-processor\and.v" into library work
Parsing module <and_gate>.
Parsing module <tb_and>.
Analyzing Verilog file "C:\Users\fares\Desktop\assembler\GUI\synth\MIPS-processor\full.v" into library work
Parsing verilog file "C:\Users\fares\Desktop\assembler\GUI\synth\MIPS-processor\/pc_adder.v" included at line 1.
Parsing module <adder_13bit>.
Parsing verilog file "C:\Users\fares\Desktop\assembler\GUI\synth\MIPS-processor\/ALU.v" included at line 2.
Parsing module <alu>.
Parsing verilog file "C:\Users\fares\Desktop\assembler\GUI\synth\MIPS-processor\/data_memory.v" included at line 3.
Parsing module <data_memory>.
Parsing verilog file "C:\Users\fares\Desktop\assembler\GUI\synth\MIPS-processor\/pc.v" included at line 4.
Parsing module <pc>.
Parsing verilog file "C:\Users\fares\Desktop\assembler\GUI\synth\MIPS-processor\/register.v" included at line 5.
Parsing module <register>.
Parsing verilog file "C:\Users\fares\Desktop\assembler\GUI\synth\MIPS-processor\/muxes.v" included at line 6.
Parsing module <mux_32_13_32>.
Parsing module <mux_13_13_13>.
Parsing module <mux_32_32_32>.
Parsing module <mux_5_5_5>.
Parsing module <mux_5_const_5>.
Parsing module <mux_13_32_13>.
Parsing verilog file "C:\Users\fares\Desktop\assembler\GUI\synth\MIPS-processor\/sign_extend.v" included at line 7.
Parsing module <sign_extend>.
Parsing module <tb_sign_extend>.
Parsing verilog file "C:\Users\fares\Desktop\assembler\GUI\synth\MIPS-processor\/instruction_memory.v" included at line 8.
Parsing module <instruction_memory>.
Parsing verilog file "C:\Users\fares\Desktop\assembler\GUI\synth\MIPS-processor\/controlUnit_aluControl.v" included at line 9.
Parsing module <Control>.
Parsing verilog file "C:\Users\fares\Desktop\assembler\GUI\synth\MIPS-processor\/adder_2.v" included at line 10.
Parsing module <adder_2>.
Parsing module <tb_full>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <tb_full>.

Elaborating module <pc>.

Elaborating module <instruction_memory>.

Elaborating module <register>.

Elaborating module <Control>.

Elaborating module <mux_5_5_5>.

Elaborating module <mux_5_const_5>.

Elaborating module <sign_extend>.

Elaborating module <mux_32_32_32>.

Elaborating module <alu>.

Elaborating module <data_memory>.

Elaborating module <adder_13bit>.

Elaborating module <and_gate>.

Elaborating module <mux_32_13_32>.

Elaborating module <adder_2>.

Elaborating module <mux_13_13_13>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <tb_full>.
    Related source file is "C:\Users\fares\Desktop\assembler\GUI\synth\MIPS-processor\full.v".
    Found 32-bit register for signal <out_data>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <tb_full> synthesized.

Synthesizing Unit <pc>.
    Related source file is "C:\Users\fares\Desktop\assembler\GUI\synth\MIPS-processor\/pc.v".
    Found 13-bit register for signal <pcResult>.
    Summary:
	inferred  13 D-type flip-flop(s).
Unit <pc> synthesized.

Synthesizing Unit <instruction_memory>.
    Related source file is "C:\Users\fares\Desktop\assembler\GUI\synth\MIPS-processor\/instruction_memory.v".
    Found 8192x32-bit single-port RAM <Mram_memory> for signal <memory>.
    Found 32-bit register for signal <instruction>.
    Summary:
	inferred   1 RAM(s).
	inferred  32 D-type flip-flop(s).
Unit <instruction_memory> synthesized.

Synthesizing Unit <register>.
    Related source file is "C:\Users\fares\Desktop\assembler\GUI\synth\MIPS-processor\/register.v".
    Found 32x32-bit dual-port RAM <Mram_rf> for signal <rf>.
    Summary:
	inferred   2 RAM(s).
Unit <register> synthesized.

Synthesizing Unit <Control>.
    Related source file is "C:\Users\fares\Desktop\assembler\GUI\synth\MIPS-processor\/controlUnit_aluControl.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <Control> synthesized.

Synthesizing Unit <mux_5_5_5>.
    Related source file is "C:\Users\fares\Desktop\assembler\GUI\synth\MIPS-processor\/muxes.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux_5_5_5> synthesized.

Synthesizing Unit <mux_5_const_5>.
    Related source file is "C:\Users\fares\Desktop\assembler\GUI\synth\MIPS-processor\/muxes.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux_5_const_5> synthesized.

Synthesizing Unit <sign_extend>.
    Related source file is "C:\Users\fares\Desktop\assembler\GUI\synth\MIPS-processor\/sign_extend.v".
    Summary:
	inferred   2 Multiplexer(s).
Unit <sign_extend> synthesized.

Synthesizing Unit <mux_32_32_32>.
    Related source file is "C:\Users\fares\Desktop\assembler\GUI\synth\MIPS-processor\/muxes.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux_32_32_32> synthesized.

Synthesizing Unit <alu>.
    Related source file is "C:\Users\fares\Desktop\assembler\GUI\synth\MIPS-processor\/ALU.v".
    Found 32-bit subtractor for signal <aluin1[31]_aluin2[31]_sub_5_OUT> created at line 18.
    Found 32-bit adder for signal <aluin1[31]_aluin2[31]_add_3_OUT> created at line 17.
    Found 32-bit shifter logical left for signal <aluin2[31]_alu_shift[4]_shift_left_9_OUT> created at line 21
    Found 32-bit comparator greater for signal <aluin1[31]_aluin2[31]_LessThan_6_o> created at line 19
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred   1 Combinational logic shifter(s).
Unit <alu> synthesized.

Synthesizing Unit <data_memory>.
    Related source file is "C:\Users\fares\Desktop\assembler\GUI\synth\MIPS-processor\/data_memory.v".
    Found 8192x32-bit single-port RAM <Mram_mem> for signal <mem>.
    Summary:
	inferred   1 RAM(s).
	inferred   1 Multiplexer(s).
Unit <data_memory> synthesized.

Synthesizing Unit <adder_13bit>.
    Related source file is "C:\Users\fares\Desktop\assembler\GUI\synth\MIPS-processor\/pc_adder.v".
    Found 13-bit adder for signal <result> created at line 8.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <adder_13bit> synthesized.

Synthesizing Unit <and_gate>.
    Related source file is "C:\Users\fares\Desktop\assembler\GUI\synth\MIPS-processor\and.v".
    Summary:
	no macro.
Unit <and_gate> synthesized.

Synthesizing Unit <mux_32_13_32>.
    Related source file is "C:\Users\fares\Desktop\assembler\GUI\synth\MIPS-processor\/muxes.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux_32_13_32> synthesized.

Synthesizing Unit <adder_2>.
    Related source file is "C:\Users\fares\Desktop\assembler\GUI\synth\MIPS-processor\/adder_2.v".
    Found 13-bit adder for signal <result> created at line 11.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <adder_2> synthesized.

Synthesizing Unit <mux_13_13_13>.
    Related source file is "C:\Users\fares\Desktop\assembler\GUI\synth\MIPS-processor\/muxes.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux_13_13_13> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 32x32-bit dual-port RAM                               : 2
 8192x32-bit single-port RAM                           : 2
# Adders/Subtractors                                   : 4
 13-bit adder                                          : 2
 32-bit adder                                          : 1
 32-bit subtractor                                     : 1
# Registers                                            : 3
 13-bit register                                       : 1
 32-bit register                                       : 2
# Comparators                                          : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 12
 1-bit 2-to-1 multiplexer                              : 1
 13-bit 2-to-1 multiplexer                             : 3
 32-bit 2-to-1 multiplexer                             : 6
 5-bit 2-to-1 multiplexer                              : 2
# Logic shifters                                       : 1
 32-bit shifter logical left                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <data_memory>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_mem> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8192-word x 32-bit                  |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <memwrite>      | high     |
    |     addrA          | connected to signal <address>       |          |
    |     diA            | connected to signal <write_data>    |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <data_memory> synthesized (advanced).

Synthesizing (advanced) Unit <instruction_memory>.
INFO:Xst:3226 - The RAM <Mram_memory> will be implemented as a BLOCK RAM, absorbing the following register(s): <instruction>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8192-word x 32-bit                  |          |
    |     mode           | no-change                           |          |
    |     clkA           | connected to signal <clk>           | fall     |
    |     weA            | connected to signal <en>            | high     |
    |     addrA          | connected to signal <pc>            |          |
    |     diA            | connected to signal <mips>          |          |
    |     doA            | connected to signal <instruction>   |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <instruction_memory> synthesized (advanced).

Synthesizing (advanced) Unit <register>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_rf> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <regWrite>      | high     |
    |     addrA          | connected to signal <writeReg>      |          |
    |     diA            | connected to signal <writeData>     |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <read1>         |          |
    |     doB            | connected to signal <data1>         |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_rf1> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <regWrite>      | high     |
    |     addrA          | connected to signal <writeReg>      |          |
    |     diA            | connected to signal <writeData>     |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <read2>         |          |
    |     doB            | connected to signal <data2>         |          |
    -----------------------------------------------------------------------
Unit <register> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 32x32-bit dual-port distributed RAM                   : 2
 8192x32-bit single-port block RAM                     : 1
 8192x32-bit single-port distributed RAM               : 1
# Adders/Subtractors                                   : 4
 13-bit adder                                          : 2
 32-bit adder                                          : 1
 32-bit subtractor                                     : 1
# Registers                                            : 45
 Flip-Flops                                            : 45
# Comparators                                          : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 11
 13-bit 2-to-1 multiplexer                             : 3
 32-bit 2-to-1 multiplexer                             : 6
 5-bit 2-to-1 multiplexer                              : 2
# Logic shifters                                       : 1
 32-bit shifter logical left                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <pc> ...

Optimizing unit <tb_full> ...

Optimizing unit <alu> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block tb_full, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 45
 Flip-Flops                                            : 45

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : tb_full.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1142
#      GND                         : 1
#      INV                         : 5
#      LUT1                        : 12
#      LUT2                        : 17
#      LUT3                        : 27
#      LUT4                        : 110
#      LUT5                        : 126
#      LUT6                        : 615
#      MUXCY                       : 104
#      MUXF7                       : 34
#      VCC                         : 1
#      XORCY                       : 90
# FlipFlops/Latches                : 45
#      FDC                         : 13
#      FDR                         : 32
# RAMS                             : 1046
#      RAM256X1S                   : 1024
#      RAM32M                      : 10
#      RAM32X1D                    : 4
#      RAMB36E1                    : 8
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 66
#      IBUF                        : 34
#      OBUF                        : 32

Device utilization summary:
---------------------------

Selected Device : 7vx485tffg1761-2 


Slice Logic Utilization: 
 Number of Slice Registers:              45  out of  607200     0%  
 Number of Slice LUTs:                 5056  out of  303600     1%  
    Number used as Logic:               912  out of  303600     0%  
    Number used as Memory:             4144  out of  130800     3%  
       Number used as RAM:             4144

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   5057
   Number with an unused Flip Flop:    5012  out of   5057    99%  
   Number with an unused LUT:             1  out of   5057     0%  
   Number of fully used LUT-FF pairs:    44  out of   5057     0%  
   Number of unique control sets:         2

IO Utilization: 
 Number of IOs:                          67
 Number of bonded IOBs:                  67  out of    700     9%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                8  out of   1030     0%  
    Number using Block RAM only:          8
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 1091  |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 5.640ns (Maximum Frequency: 177.312MHz)
   Minimum input arrival time before clock: 1.256ns
   Maximum output required time after clock: 0.575ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 5.640ns (frequency: 177.312MHz)
  Total number of paths / destination ports: 1129011 / 10349
-------------------------------------------------------------------------
Delay:               5.640ns (Levels of Logic = 15)
  Source:            regf/Mram_rf11 (RAM)
  Destination:       regf/Mram_rf11 (RAM)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: regf/Mram_rf11 to regf/Mram_rf11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAM32M:WCLK->DOA0    44   1.345   0.482  regf/Mram_rf11 (reg_out2<0>)
     LUT4:I3->O            1   0.043   0.000  alu1/Madd_aluin1[31]_aluin2[31]_add_3_OUT_lut<0> (alu1/Madd_aluin1[31]_aluin2[31]_add_3_OUT_lut<0>)
     MUXCY:S->O            1   0.238   0.000  alu1/Madd_aluin1[31]_aluin2[31]_add_3_OUT_cy<0> (alu1/Madd_aluin1[31]_aluin2[31]_add_3_OUT_cy<0>)
     MUXCY:CI->O           1   0.013   0.000  alu1/Madd_aluin1[31]_aluin2[31]_add_3_OUT_cy<1> (alu1/Madd_aluin1[31]_aluin2[31]_add_3_OUT_cy<1>)
     MUXCY:CI->O           1   0.013   0.000  alu1/Madd_aluin1[31]_aluin2[31]_add_3_OUT_cy<2> (alu1/Madd_aluin1[31]_aluin2[31]_add_3_OUT_cy<2>)
     MUXCY:CI->O           1   0.013   0.000  alu1/Madd_aluin1[31]_aluin2[31]_add_3_OUT_cy<3> (alu1/Madd_aluin1[31]_aluin2[31]_add_3_OUT_cy<3>)
     MUXCY:CI->O           1   0.013   0.000  alu1/Madd_aluin1[31]_aluin2[31]_add_3_OUT_cy<4> (alu1/Madd_aluin1[31]_aluin2[31]_add_3_OUT_cy<4>)
     MUXCY:CI->O           1   0.013   0.000  alu1/Madd_aluin1[31]_aluin2[31]_add_3_OUT_cy<5> (alu1/Madd_aluin1[31]_aluin2[31]_add_3_OUT_cy<5>)
     MUXCY:CI->O           1   0.013   0.000  alu1/Madd_aluin1[31]_aluin2[31]_add_3_OUT_cy<6> (alu1/Madd_aluin1[31]_aluin2[31]_add_3_OUT_cy<6>)
     MUXCY:CI->O           1   0.013   0.000  alu1/Madd_aluin1[31]_aluin2[31]_add_3_OUT_cy<7> (alu1/Madd_aluin1[31]_aluin2[31]_add_3_OUT_cy<7>)
     XORCY:CI->O           1   0.262   0.350  alu1/Madd_aluin1[31]_aluin2[31]_add_3_OUT_xor<8> (alu1/aluin1[31]_aluin2[31]_add_3_OUT<8>)
     LUT6:I5->O            1   0.043   0.495  alu1/_n0115<8>4 (alu1/_n0115<8>3)
     LUT6:I3->O          293   0.043   0.583  alu1/_n0115<8>5 (alu_out<8>)
     LUT6:I4->O            1   0.043   0.522  inst_LPM_MUX4_92 (inst_LPM_MUX4_92)
     LUT6:I2->O            1   0.043   0.405  inst_LPM_MUX4_4 (inst_LPM_MUX4_4)
     LUT5:I3->O            2   0.043   0.344  mux5/Mmux_out271 (mux5_out<4>)
     RAM32M:DIC0               0.260          regf/Mram_rf11
    ----------------------------------------
    Total                      5.640ns (2.458ns logic, 3.182ns route)
                                       (43.6% logic, 56.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 77 / 77
-------------------------------------------------------------------------
Offset:              1.256ns (Levels of Logic = 2)
  Source:            en (PAD)
  Destination:       out_data_0 (FF)
  Destination Clock: clk rising

  Data Path: en to out_data_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            33   0.000   0.469  en_IBUF (en_IBUF)
     INV:I->O             32   0.054   0.469  en_inv1_INV_0 (en_inv)
     FDR:R                     0.264          out_data_0
    ----------------------------------------
    Total                      1.256ns (0.318ns logic, 0.938ns route)
                                       (25.3% logic, 74.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              0.575ns (Levels of Logic = 1)
  Source:            out_data_31 (FF)
  Destination:       out_data<31> (PAD)
  Source Clock:      clk rising

  Data Path: out_data_31 to out_data<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.236   0.339  out_data_31 (out_data_31)
     OBUF:I->O                 0.000          out_data_31_OBUF (out_data<31>)
    ----------------------------------------
    Total                      0.575ns (0.236ns logic, 0.339ns route)
                                       (41.0% logic, 59.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.640|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 33.00 secs
Total CPU time to Xst completion: 32.61 secs
 
--> 

Total memory usage is 4661248 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    4 (   0 filtered)

