Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date              : Sun Jan 25 23:11:21 2026
| Host              : DESKTOP-3BSBBCD running 64-bit major release  (build 9200)
| Command           : report_timing_summary -file timing.rpt
| Design            : pll_top
| Device            : xck24-ubva530
| Speed File        : -2LVI  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : I
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                           Violations  
---------  --------  ----------------------------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay                         1           
XDCC-4     Warning   User Clock constraint overwritten with the same name  2           
XDCC-8     Warning   User Clock constraint overwritten on the same source  2           
XDCH-2     Warning   Same min and max delay values on IO port              2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.010        0.000                      0                  117        0.089        0.000                      0                  117        4.725        0.000                       0                    72  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
clk_in  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in              4.010        0.000                      0                  117        0.089        0.000                      0                  117        4.725        0.000                       0                    72  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in
  To Clock:  clk_in

Setup :            0  Failing Endpoints,  Worst Slack        4.010ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.089ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.010ns  (required time - arrival time)
  Source:                 u_nco/sig_out_reg_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pll_out
                            (output port clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_in
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk_in rise@10.000ns - clk_in rise@0.000ns)
  Data Path Delay:        2.035ns  (logic 0.934ns (45.904%)  route 1.101ns (54.096%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -1.919ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.962ns (routing 0.001ns, distribution 0.961ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    C4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    C4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.443     0.443 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.443    clk_IBUF_inst/OUT
    C4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.443 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.470     0.913    clk_IBUF
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     0.957 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=71, routed)          0.962     1.919    u_nco/clk_IBUF_BUFG
    SLICE_X48Y149        FDCE                                         r  u_nco/sig_out_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y149        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.114     2.033 r  u_nco/sig_out_reg_lopt_replica/Q
                         net (fo=1, routed)           1.101     3.134    lopt
    B4                   OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.820     3.954 r  pll_out_OBUF_inst/O
                         net (fo=0)                   0.000     3.954    pll_out
    B4                                                                r  pll_out (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)    10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -2.000     7.965    
  -------------------------------------------------------------------
                         required time                          7.965    
                         arrival time                          -3.954    
  -------------------------------------------------------------------
                         slack                                  4.010    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 u_pd/counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_pd/tdc_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_in
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_in rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.181ns (64.627%)  route 0.099ns (35.373%))
  Logic Levels:           2  (CARRY8=1 LUT1=1)
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.921ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Net Delay (Source):      0.863ns (routing 0.001ns, distribution 0.862ns)
  Clock Net Delay (Destination): 0.964ns (routing 0.001ns, distribution 0.963ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    C4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    C4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.194     0.194 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.194    clk_IBUF_inst/OUT
    C4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.194 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.366     0.560    clk_IBUF
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     0.599 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=71, routed)          0.863     1.462    u_pd/clk_IBUF_BUFG
    SLICE_X48Y151        FDCE                                         r  u_pd/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y151        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.111     1.573 f  u_pd/counter_reg[4]/Q
                         net (fo=4, routed)           0.076     1.649    u_pd/counter[4]
    SLICE_X47Y151        LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.033     1.682 r  u_pd/tdc[8]_i_7/O
                         net (fo=1, routed)           0.011     1.693    u_pd/tdc[8]_i_7_n_0
    SLICE_X47Y151        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.037     1.730 r  u_pd/tdc_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.012     1.742    u_pd/tdc_reg[8]_i_1_n_12
    SLICE_X47Y151        FDCE                                         r  u_pd/tdc_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    C4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    C4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.443     0.443 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.443    clk_IBUF_inst/OUT
    C4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.443 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.470     0.913    clk_IBUF
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     0.957 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=71, routed)          0.964     1.921    u_pd/clk_IBUF_BUFG
    SLICE_X47Y151        FDCE                                         r  u_pd/tdc_reg[4]/C
                         clock pessimism             -0.369     1.551    
    SLICE_X47Y151        FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.101     1.652    u_pd/tdc_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.089    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I  n/a            1.379         10.000      8.621      BUFGCE_X0Y53   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDCE/C    n/a            0.275         5.000       4.725      SLICE_X45Y149  u_lf/accum_prev_reg[16]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         5.000       4.725      SLICE_X45Y149  u_lf/accum_prev_reg[16]/C



