#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Dec  4 15:48:39 2020
# Process ID: 18892
# Current directory: C:/Users/carl/fpga/ex6_done/project_6wed
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8412 C:\Users\carl\fpga\ex6_done\project_6wed\project_6wed.xpr
# Log file: C:/Users/carl/fpga/ex6_done/project_6wed/vivado.log
# Journal file: C:/Users/carl/fpga/ex6_done/project_6wed\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/carl/fpga/ex6_done/project_6wed/project_6wed.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 715.953 ; gain = 72.875
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/carl/fpga/ex6_done/project_6wed/project_6wed.srcs/sim_1/new/singleDisplay_sim.v w ]
add_files -fileset sim_1 C:/Users/carl/fpga/ex6_done/project_6wed/project_6wed.srcs/sim_1/new/singleDisplay_sim.v
close [ open C:/Users/carl/fpga/ex6_done/project_6wed/project_6wed.srcs/sim_1/new/hexseg8.v w ]
add_files -fileset sim_1 C:/Users/carl/fpga/ex6_done/project_6wed/project_6wed.srcs/sim_1/new/hexseg8.v
update_compile_order -fileset sim_1
set_property top singleDisplay_sim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/carl/fpga/ex6_done/project_6wed/project_6wed.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'singleDisplay_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/carl/fpga/ex6_done/project_6wed/project_6wed.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj singleDisplay_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carl/fpga/ex6_done/project_6wed/project_6wed.srcs/sources_1/new/singledisplay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module singleDisplay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carl/fpga/ex6_done/project_6wed/project_6wed.srcs/sim_1/new/singleDisplay_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module singleDisplay_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carl/fpga/ex6_done/project_6wed/project_6wed.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/carl/fpga/ex6_done/project_6wed/project_6wed.sim/sim_1/behav/xsim'
"xelab -wto 3633fcd5928043af815a58d35563e297 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot singleDisplay_sim_behav xil_defaultlib.singleDisplay_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 3633fcd5928043af815a58d35563e297 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot singleDisplay_sim_behav xil_defaultlib.singleDisplay_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    C_INCLUDE_PATH
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.singleDisplay
Compiling module xil_defaultlib.singleDisplay_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot singleDisplay_sim_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/carl/fpga/ex6_done/project_6wed/project_6wed.sim/sim_1/behav/xsim/xsim.dir/singleDisplay_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/carl/fpga/ex6_done/project_6wed/project_6wed.sim/sim_1/behav/xsim/xsim.dir/singleDisplay_sim_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Dec  4 15:52:03 2020. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Dec  4 15:52:03 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 757.477 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/carl/fpga/ex6_done/project_6wed/project_6wed.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "singleDisplay_sim_behav -key {Behavioral:sim_1:Functional:singleDisplay_sim} -tclbatch {singleDisplay_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source singleDisplay_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 787.188 ; gain = 12.543
INFO: [USF-XSim-96] XSim completed. Design snapshot 'singleDisplay_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:19 . Memory (MB): peak = 787.188 ; gain = 29.711
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 796.297 ; gain = 0.000
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/carl/fpga/ex6_done/project_6wed/project_6wed.srcs/sim_1/new/hexseg8_sim.v w ]
add_files -fileset sim_1 C:/Users/carl/fpga/ex6_done/project_6wed/project_6wed.srcs/sim_1/new/hexseg8_sim.v
update_compile_order -fileset sim_1
set_property top hexseg8_sim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/carl/fpga/ex6_done/project_6wed/project_6wed.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'hexseg8_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/carl/fpga/ex6_done/project_6wed/project_6wed.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj hexseg8_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carl/fpga/ex6_done/project_6wed/project_6wed.srcs/sources_1/new/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/carl/fpga/ex6_done/project_6wed/project_6wed.srcs/sources_1/new/divider.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carl/fpga/ex6_done/project_6wed/project_6wed.srcs/sources_1/new/hexseg8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hexseg8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carl/fpga/ex6_done/project_6wed/project_6wed.srcs/sim_1/new/hexseg8_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hexseg8_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/carl/fpga/ex6_done/project_6wed/project_6wed.sim/sim_1/behav/xsim'
"xelab -wto 3633fcd5928043af815a58d35563e297 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot hexseg8_sim_behav xil_defaultlib.hexseg8_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 3633fcd5928043af815a58d35563e297 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot hexseg8_sim_behav xil_defaultlib.hexseg8_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    C_INCLUDE_PATH
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'dot' on this module [C:/Users/carl/fpga/ex6_done/project_6wed/project_6wed.srcs/sim_1/new/hexseg8_sim.v:40]
ERROR: [VRFC 10-3180] cannot find port 'sw_i' on this module [C:/Users/carl/fpga/ex6_done/project_6wed/project_6wed.srcs/sim_1/new/hexseg8_sim.v:36]
ERROR: [VRFC 10-3180] cannot find port 'rst_n_i' on this module [C:/Users/carl/fpga/ex6_done/project_6wed/project_6wed.srcs/sim_1/new/hexseg8_sim.v:34]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/carl/fpga/ex6_done/project_6wed/project_6wed.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/carl/fpga/ex6_done/project_6wed/project_6wed.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/carl/fpga/ex6_done/project_6wed/project_6wed.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'hexseg8_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/carl/fpga/ex6_done/project_6wed/project_6wed.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj hexseg8_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carl/fpga/ex6_done/project_6wed/project_6wed.srcs/sources_1/new/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/carl/fpga/ex6_done/project_6wed/project_6wed.srcs/sources_1/new/divider.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carl/fpga/ex6_done/project_6wed/project_6wed.srcs/sources_1/new/hexseg8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hexseg8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carl/fpga/ex6_done/project_6wed/project_6wed.srcs/sources_1/new/singledisplay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module singleDisplay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carl/fpga/ex6_done/project_6wed/project_6wed.srcs/sim_1/new/hexseg8_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hexseg8_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/carl/fpga/ex6_done/project_6wed/project_6wed.sim/sim_1/behav/xsim'
"xelab -wto 3633fcd5928043af815a58d35563e297 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot hexseg8_sim_behav xil_defaultlib.hexseg8_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 3633fcd5928043af815a58d35563e297 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot hexseg8_sim_behav xil_defaultlib.hexseg8_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    C_INCLUDE_PATH
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'sw_i' on this module [C:/Users/carl/fpga/ex6_done/project_6wed/project_6wed.srcs/sim_1/new/hexseg8_sim.v:36]
ERROR: [VRFC 10-3180] cannot find port 'rst_n_i' on this module [C:/Users/carl/fpga/ex6_done/project_6wed/project_6wed.srcs/sim_1/new/hexseg8_sim.v:34]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/carl/fpga/ex6_done/project_6wed/project_6wed.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/carl/fpga/ex6_done/project_6wed/project_6wed.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/carl/fpga/ex6_done/project_6wed/project_6wed.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'hexseg8_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/carl/fpga/ex6_done/project_6wed/project_6wed.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj hexseg8_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carl/fpga/ex6_done/project_6wed/project_6wed.srcs/sources_1/new/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/carl/fpga/ex6_done/project_6wed/project_6wed.srcs/sources_1/new/divider.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carl/fpga/ex6_done/project_6wed/project_6wed.srcs/sources_1/new/hexseg8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hexseg8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carl/fpga/ex6_done/project_6wed/project_6wed.srcs/sources_1/new/singledisplay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module singleDisplay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carl/fpga/ex6_done/project_6wed/project_6wed.srcs/sim_1/new/hexseg8_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hexseg8_sim
INFO: [VRFC 10-2458] undeclared symbol data1, assumed default net type wire [C:/Users/carl/fpga/ex6_done/project_6wed/project_6wed.srcs/sim_1/new/hexseg8_sim.v:35]
INFO: [VRFC 10-2458] undeclared symbol data2, assumed default net type wire [C:/Users/carl/fpga/ex6_done/project_6wed/project_6wed.srcs/sim_1/new/hexseg8_sim.v:36]
INFO: [VRFC 10-2458] undeclared symbol data3, assumed default net type wire [C:/Users/carl/fpga/ex6_done/project_6wed/project_6wed.srcs/sim_1/new/hexseg8_sim.v:37]
INFO: [VRFC 10-2458] undeclared symbol data4, assumed default net type wire [C:/Users/carl/fpga/ex6_done/project_6wed/project_6wed.srcs/sim_1/new/hexseg8_sim.v:38]
INFO: [VRFC 10-2458] undeclared symbol data5, assumed default net type wire [C:/Users/carl/fpga/ex6_done/project_6wed/project_6wed.srcs/sim_1/new/hexseg8_sim.v:39]
INFO: [VRFC 10-2458] undeclared symbol data6, assumed default net type wire [C:/Users/carl/fpga/ex6_done/project_6wed/project_6wed.srcs/sim_1/new/hexseg8_sim.v:40]
INFO: [VRFC 10-2458] undeclared symbol data7, assumed default net type wire [C:/Users/carl/fpga/ex6_done/project_6wed/project_6wed.srcs/sim_1/new/hexseg8_sim.v:41]
INFO: [VRFC 10-2458] undeclared symbol data8, assumed default net type wire [C:/Users/carl/fpga/ex6_done/project_6wed/project_6wed.srcs/sim_1/new/hexseg8_sim.v:42]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/carl/fpga/ex6_done/project_6wed/project_6wed.sim/sim_1/behav/xsim'
"xelab -wto 3633fcd5928043af815a58d35563e297 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot hexseg8_sim_behav xil_defaultlib.hexseg8_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 3633fcd5928043af815a58d35563e297 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot hexseg8_sim_behav xil_defaultlib.hexseg8_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    C_INCLUDE_PATH
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'data1' [C:/Users/carl/fpga/ex6_done/project_6wed/project_6wed.srcs/sim_1/new/hexseg8_sim.v:35]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'data2' [C:/Users/carl/fpga/ex6_done/project_6wed/project_6wed.srcs/sim_1/new/hexseg8_sim.v:36]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'data3' [C:/Users/carl/fpga/ex6_done/project_6wed/project_6wed.srcs/sim_1/new/hexseg8_sim.v:37]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'data4' [C:/Users/carl/fpga/ex6_done/project_6wed/project_6wed.srcs/sim_1/new/hexseg8_sim.v:38]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'data5' [C:/Users/carl/fpga/ex6_done/project_6wed/project_6wed.srcs/sim_1/new/hexseg8_sim.v:39]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'data6' [C:/Users/carl/fpga/ex6_done/project_6wed/project_6wed.srcs/sim_1/new/hexseg8_sim.v:40]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'data7' [C:/Users/carl/fpga/ex6_done/project_6wed/project_6wed.srcs/sim_1/new/hexseg8_sim.v:41]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'data8' [C:/Users/carl/fpga/ex6_done/project_6wed/project_6wed.srcs/sim_1/new/hexseg8_sim.v:42]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.singleDisplay
Compiling module xil_defaultlib.hexseg8
Compiling module xil_defaultlib.hexseg8_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot hexseg8_sim_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/carl/fpga/ex6_done/project_6wed/project_6wed.sim/sim_1/behav/xsim/xsim.dir/hexseg8_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/carl/fpga/ex6_done/project_6wed/project_6wed.sim/sim_1/behav/xsim/xsim.dir/hexseg8_sim_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Dec  4 16:04:57 2020. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 110.277 ; gain = 17.801
INFO: [Common 17-206] Exiting Webtalk at Fri Dec  4 16:04:57 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 869.414 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/carl/fpga/ex6_done/project_6wed/project_6wed.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "hexseg8_sim_behav -key {Behavioral:sim_1:Functional:hexseg8_sim} -tclbatch {hexseg8_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source hexseg8_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 869.414 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'hexseg8_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 869.414 ; gain = 0.000
relaunch_sim
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 869.414 ; gain = 0.000
INFO: [Common 17-344] 'suspend_sim' was cancelled
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/carl/fpga/ex6_done/project_6wed/project_6wed.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'hexseg8_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/carl/fpga/ex6_done/project_6wed/project_6wed.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj hexseg8_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carl/fpga/ex6_done/project_6wed/project_6wed.srcs/sources_1/new/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/carl/fpga/ex6_done/project_6wed/project_6wed.srcs/sources_1/new/divider.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carl/fpga/ex6_done/project_6wed/project_6wed.srcs/sources_1/new/hexseg8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hexseg8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carl/fpga/ex6_done/project_6wed/project_6wed.srcs/sources_1/new/singledisplay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module singleDisplay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carl/fpga/ex6_done/project_6wed/project_6wed.srcs/sim_1/new/hexseg8_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hexseg8_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/carl/fpga/ex6_done/project_6wed/project_6wed.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/carl/fpga/ex6_done/project_6wed/project_6wed.sim/sim_1/behav/xsim'
"xelab -wto 3633fcd5928043af815a58d35563e297 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot hexseg8_sim_behav xil_defaultlib.hexseg8_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 3633fcd5928043af815a58d35563e297 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot hexseg8_sim_behav xil_defaultlib.hexseg8_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    C_INCLUDE_PATH
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.singleDisplay
Compiling module xil_defaultlib.hexseg8
Compiling module xil_defaultlib.hexseg8_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot hexseg8_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 869.414 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/carl/fpga/ex6_done/project_6wed/project_6wed.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'hexseg8_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/carl/fpga/ex6_done/project_6wed/project_6wed.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj hexseg8_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carl/fpga/ex6_done/project_6wed/project_6wed.srcs/sources_1/new/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carl/fpga/ex6_done/project_6wed/project_6wed.srcs/sources_1/new/hexseg8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hexseg8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carl/fpga/ex6_done/project_6wed/project_6wed.srcs/sources_1/new/singledisplay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module singleDisplay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carl/fpga/ex6_done/project_6wed/project_6wed.srcs/sim_1/new/hexseg8_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hexseg8_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/carl/fpga/ex6_done/project_6wed/project_6wed.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/carl/fpga/ex6_done/project_6wed/project_6wed.sim/sim_1/behav/xsim'
"xelab -wto 3633fcd5928043af815a58d35563e297 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot hexseg8_sim_behav xil_defaultlib.hexseg8_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 3633fcd5928043af815a58d35563e297 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot hexseg8_sim_behav xil_defaultlib.hexseg8_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    C_INCLUDE_PATH
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.singleDisplay
Compiling module xil_defaultlib.hexseg8
Compiling module xil_defaultlib.hexseg8_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot hexseg8_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 869.414 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Dec  4 16:16:20 2020...
