

================================================================
== Vitis HLS Report for 'kernel_doitgen_Pipeline_L3'
================================================================
* Date:           Thu Dec 12 11:04:40 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        kernel_doitgen
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5|  20.000 ns|  20.000 ns|    5|    5|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- L3      |        3|        3|         2|          1|          1|     3|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       22|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        0|      224|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       45|    -|
|Register             |        -|     -|      517|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      517|      291|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+----+---+----+-----+
    |          Instance         |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------------+----------------------+---------+----+---+----+-----+
    |sparsemux_7_2_32_1_1_U497  |sparsemux_7_2_32_1_1  |        0|   0|  0|  14|    0|
    |sparsemux_7_2_32_1_1_U498  |sparsemux_7_2_32_1_1  |        0|   0|  0|  14|    0|
    |sparsemux_7_2_32_1_1_U499  |sparsemux_7_2_32_1_1  |        0|   0|  0|  14|    0|
    |sparsemux_7_2_32_1_1_U500  |sparsemux_7_2_32_1_1  |        0|   0|  0|  14|    0|
    |sparsemux_7_2_32_1_1_U501  |sparsemux_7_2_32_1_1  |        0|   0|  0|  14|    0|
    |sparsemux_7_2_32_1_1_U502  |sparsemux_7_2_32_1_1  |        0|   0|  0|  14|    0|
    |sparsemux_7_2_32_1_1_U503  |sparsemux_7_2_32_1_1  |        0|   0|  0|  14|    0|
    |sparsemux_7_2_32_1_1_U504  |sparsemux_7_2_32_1_1  |        0|   0|  0|  14|    0|
    |sparsemux_7_2_32_1_1_U505  |sparsemux_7_2_32_1_1  |        0|   0|  0|  14|    0|
    |sparsemux_7_2_32_1_1_U506  |sparsemux_7_2_32_1_1  |        0|   0|  0|  14|    0|
    |sparsemux_7_2_32_1_1_U507  |sparsemux_7_2_32_1_1  |        0|   0|  0|  14|    0|
    |sparsemux_7_2_32_1_1_U508  |sparsemux_7_2_32_1_1  |        0|   0|  0|  14|    0|
    |sparsemux_7_2_32_1_1_U509  |sparsemux_7_2_32_1_1  |        0|   0|  0|  14|    0|
    |sparsemux_7_2_32_1_1_U510  |sparsemux_7_2_32_1_1  |        0|   0|  0|  14|    0|
    |sparsemux_7_2_32_1_1_U511  |sparsemux_7_2_32_1_1  |        0|   0|  0|  14|    0|
    |sparsemux_7_2_32_1_1_U512  |sparsemux_7_2_32_1_1  |        0|   0|  0|  14|    0|
    +---------------------------+----------------------+---------+----+---+----+-----+
    |Total                      |                      |        0|   0|  0| 224|    0|
    +---------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |i_4_fu_480_p2              |         +|   0|  0|   9|           2|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln3672_fu_474_p2      |      icmp|   0|  0|   9|           2|           2|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  22|           6|           6|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------+----+-----------+-----+-----------+
    |                    Name                    | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                     |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_3                        |   9|          2|    2|          4|
    |i_fu_156                                    |   9|          2|    2|          4|
    |merlin_gmem_kernel_doitgen_512_sum_blk_n_W  |   9|          2|    1|          2|
    +--------------------------------------------+----+-----------+-----+-----------+
    |Total                                       |  45|         10|    7|         14|
    +--------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |buf_tmp_10_reg_967       |  32|   0|   32|          0|
    |buf_tmp_11_reg_972       |  32|   0|   32|          0|
    |buf_tmp_12_reg_977       |  32|   0|   32|          0|
    |buf_tmp_13_reg_982       |  32|   0|   32|          0|
    |buf_tmp_14_reg_987       |  32|   0|   32|          0|
    |buf_tmp_15_reg_992       |  32|   0|   32|          0|
    |buf_tmp_1_reg_922        |  32|   0|   32|          0|
    |buf_tmp_2_reg_927        |  32|   0|   32|          0|
    |buf_tmp_3_reg_932        |  32|   0|   32|          0|
    |buf_tmp_4_reg_937        |  32|   0|   32|          0|
    |buf_tmp_5_reg_942        |  32|   0|   32|          0|
    |buf_tmp_6_reg_947        |  32|   0|   32|          0|
    |buf_tmp_7_reg_952        |  32|   0|   32|          0|
    |buf_tmp_8_reg_957        |  32|   0|   32|          0|
    |buf_tmp_9_reg_962        |  32|   0|   32|          0|
    |buf_tmp_reg_917          |  32|   0|   32|          0|
    |i_fu_156                 |   2|   0|    2|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 517|   0|  517|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------------------------+-----+-----+------------+------------------------------------+--------------+
|                     RTL Ports                     | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+---------------------------------------------------+-----+-----+------------+------------------------------------+--------------+
|ap_clk                                             |   in|    1|  ap_ctrl_hs|          kernel_doitgen_Pipeline_L3|  return value|
|ap_rst                                             |   in|    1|  ap_ctrl_hs|          kernel_doitgen_Pipeline_L3|  return value|
|ap_start                                           |   in|    1|  ap_ctrl_hs|          kernel_doitgen_Pipeline_L3|  return value|
|ap_done                                            |  out|    1|  ap_ctrl_hs|          kernel_doitgen_Pipeline_L3|  return value|
|ap_idle                                            |  out|    1|  ap_ctrl_hs|          kernel_doitgen_Pipeline_L3|  return value|
|ap_ready                                           |  out|    1|  ap_ctrl_hs|          kernel_doitgen_Pipeline_L3|  return value|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_AWVALID   |  out|    1|       m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_AWREADY   |   in|    1|       m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_AWADDR    |  out|   64|       m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_AWID      |  out|    1|       m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_AWLEN     |  out|   32|       m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_AWSIZE    |  out|    3|       m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_AWBURST   |  out|    2|       m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_AWLOCK    |  out|    2|       m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_AWCACHE   |  out|    4|       m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_AWPROT    |  out|    3|       m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_AWQOS     |  out|    4|       m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_AWREGION  |  out|    4|       m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_AWUSER    |  out|    1|       m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_WVALID    |  out|    1|       m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_WREADY    |   in|    1|       m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_WDATA     |  out|  512|       m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_WSTRB     |  out|   64|       m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_WLAST     |  out|    1|       m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_WID       |  out|    1|       m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_WUSER     |  out|    1|       m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_ARVALID   |  out|    1|       m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_ARREADY   |   in|    1|       m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_ARADDR    |  out|   64|       m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_ARID      |  out|    1|       m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_ARLEN     |  out|   32|       m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_ARSIZE    |  out|    3|       m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_ARBURST   |  out|    2|       m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_ARLOCK    |  out|    2|       m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_ARCACHE   |  out|    4|       m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_ARPROT    |  out|    3|       m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_ARQOS     |  out|    4|       m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_ARREGION  |  out|    4|       m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_ARUSER    |  out|    1|       m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_RVALID    |   in|    1|       m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_RREADY    |  out|    1|       m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_RDATA     |   in|  512|       m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_RLAST     |   in|    1|       m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_RID       |   in|    1|       m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_RFIFONUM  |   in|    9|       m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_RUSER     |   in|    1|       m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_RRESP     |   in|    2|       m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_BVALID    |   in|    1|       m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_BREADY    |  out|    1|       m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_BRESP     |   in|    2|       m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_BID       |   in|    1|       m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_BUSER     |   in|    1|       m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|sext_ln3421                                        |   in|   58|     ap_none|                         sext_ln3421|        scalar|
|mux_case_07501597                                  |   in|   32|     ap_none|                   mux_case_07501597|        scalar|
|mux_case_167511304                                 |   in|   32|     ap_none|                  mux_case_167511304|        scalar|
|mux_case_327521310                                 |   in|   32|     ap_none|                  mux_case_327521310|        scalar|
|mux_case_17531316                                  |   in|   32|     ap_none|                   mux_case_17531316|        scalar|
|mux_case_177541322                                 |   in|   32|     ap_none|                  mux_case_177541322|        scalar|
|mux_case_337551328                                 |   in|   32|     ap_none|                  mux_case_337551328|        scalar|
|mux_case_27561334                                  |   in|   32|     ap_none|                   mux_case_27561334|        scalar|
|mux_case_187571340                                 |   in|   32|     ap_none|                  mux_case_187571340|        scalar|
|mux_case_347581346                                 |   in|   32|     ap_none|                  mux_case_347581346|        scalar|
|mux_case_37591352                                  |   in|   32|     ap_none|                   mux_case_37591352|        scalar|
|mux_case_197601358                                 |   in|   32|     ap_none|                  mux_case_197601358|        scalar|
|mux_case_357611364                                 |   in|   32|     ap_none|                  mux_case_357611364|        scalar|
|mux_case_47621370                                  |   in|   32|     ap_none|                   mux_case_47621370|        scalar|
|mux_case_207631376                                 |   in|   32|     ap_none|                  mux_case_207631376|        scalar|
|mux_case_367641382                                 |   in|   32|     ap_none|                  mux_case_367641382|        scalar|
|mux_case_57651388                                  |   in|   32|     ap_none|                   mux_case_57651388|        scalar|
|mux_case_217661394                                 |   in|   32|     ap_none|                  mux_case_217661394|        scalar|
|mux_case_377671400                                 |   in|   32|     ap_none|                  mux_case_377671400|        scalar|
|mux_case_67681406                                  |   in|   32|     ap_none|                   mux_case_67681406|        scalar|
|mux_case_227691412                                 |   in|   32|     ap_none|                  mux_case_227691412|        scalar|
|mux_case_387701418                                 |   in|   32|     ap_none|                  mux_case_387701418|        scalar|
|mux_case_77711424                                  |   in|   32|     ap_none|                   mux_case_77711424|        scalar|
|mux_case_237721430                                 |   in|   32|     ap_none|                  mux_case_237721430|        scalar|
|mux_case_397731436                                 |   in|   32|     ap_none|                  mux_case_397731436|        scalar|
|mux_case_87741442                                  |   in|   32|     ap_none|                   mux_case_87741442|        scalar|
|mux_case_247751448                                 |   in|   32|     ap_none|                  mux_case_247751448|        scalar|
|mux_case_407761454                                 |   in|   32|     ap_none|                  mux_case_407761454|        scalar|
|mux_case_97771460                                  |   in|   32|     ap_none|                   mux_case_97771460|        scalar|
|mux_case_257781466                                 |   in|   32|     ap_none|                  mux_case_257781466|        scalar|
|mux_case_417791472                                 |   in|   32|     ap_none|                  mux_case_417791472|        scalar|
|mux_case_107801478                                 |   in|   32|     ap_none|                  mux_case_107801478|        scalar|
|mux_case_267811484                                 |   in|   32|     ap_none|                  mux_case_267811484|        scalar|
|mux_case_427821490                                 |   in|   32|     ap_none|                  mux_case_427821490|        scalar|
|mux_case_117831496                                 |   in|   32|     ap_none|                  mux_case_117831496|        scalar|
|mux_case_277841502                                 |   in|   32|     ap_none|                  mux_case_277841502|        scalar|
|mux_case_437851508                                 |   in|   32|     ap_none|                  mux_case_437851508|        scalar|
|mux_case_127861514                                 |   in|   32|     ap_none|                  mux_case_127861514|        scalar|
|mux_case_287871520                                 |   in|   32|     ap_none|                  mux_case_287871520|        scalar|
|mux_case_447881526                                 |   in|   32|     ap_none|                  mux_case_447881526|        scalar|
|mux_case_137891532                                 |   in|   32|     ap_none|                  mux_case_137891532|        scalar|
|mux_case_297901538                                 |   in|   32|     ap_none|                  mux_case_297901538|        scalar|
|mux_case_457911544                                 |   in|   32|     ap_none|                  mux_case_457911544|        scalar|
|mux_case_147921550                                 |   in|   32|     ap_none|                  mux_case_147921550|        scalar|
|mux_case_307931603                                 |   in|   32|     ap_none|                  mux_case_307931603|        scalar|
|mux_case_467941556                                 |   in|   32|     ap_none|                  mux_case_467941556|        scalar|
|mux_case_157951562                                 |   in|   32|     ap_none|                  mux_case_157951562|        scalar|
|mux_case_317961568                                 |   in|   32|     ap_none|                  mux_case_317961568|        scalar|
|mux_case_477971574                                 |   in|   32|     ap_none|                  mux_case_477971574|        scalar|
+---------------------------------------------------+-----+-----+------------+------------------------------------+--------------+

