# compile vhdl design source files
vhdl xil_defaultlib  "../../../ECE524_PRELAB1.srcs/sources_1/new/BinaryCounter.vhd"
vhdl xil_defaultlib  "../../../ECE524_PRELAB1.srcs/BinaryCounter/new/BinaryCountertb.vhd"

# Do not sort compile order
nosort
