library IEEE;
use IEEE.numeric_bit.all;

architecture archi_pc of program_counter is

-- Signal mémoire
signal save : unsigned (7 downto 0);
	
component registre_n
	generic(N : integer := 16);
	port(input   : IN  unsigned(N - 1 downto 0);
		 reset   : IN  bit;
		 horloge : in  bit;
		 output  : OUT unsigned(N - 1 downto 0));
end component registre_n;
	
begin

	registre : registre_n
		generic map(N => 8)
		port map(input   => input,
			     reset   => reset,
			     horloge => clk,
			     output  => output);

	PROCESS (clk, reset)
	BEGIN
	
		IF reset = '0' THEN
			output <= "00000000";
			save <= "00000000";
			
		ELSIF clk'event AND clk='0' THEN
			if load='0' then
				output <= input;
				save <= input;
			else
				-- Le stall ne fait rien, l'adresse de sortie n'est
				-- pas modifiée
			if stall='0' then
				output <= save;
			end if;
			end if;
		ELSE
			save <= save + 1;
		END IF;
	
	END PROCESS;
	
end archi_pc;
