Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Apr 14 12:42:46 2020
| Host         : LAPTOP-8D7LEK0E running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file mips_fpga_control_sets_placed.rpt
| Design       : mips_fpga
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    37 |
|    Minimum number of control sets                        |    37 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    14 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    37 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    37 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              67 |           42 |
| No           | No                    | Yes                    |              30 |            8 |
| No           | Yes                   | No                     |              33 |           10 |
| Yes          | No                    | No                     |             992 |          595 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------------------+------------------+------------------+----------------+
|  Clock Signal  |              Enable Signal             | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+----------------------------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG |                                        |                  |               12 |             16 |
|  clk_gen/CLK   |                                        |                  |                6 |             19 |
|  clk_pb_BUFG   |                                        | rst_IBUF         |                8 |             30 |
|  n_0_1716_BUFG |                                        |                  |               24 |             32 |
|  clk_pb_BUFG   | mips_top/mips/dp/pc_reg/E[0]           |                  |               26 |             32 |
|  clk_pb_BUFG   | mips_top/mips/dp/pc_reg/q_reg[6]_16[0] |                  |               27 |             32 |
|  clk_pb_BUFG   | mips_top/mips/dp/pc_reg/q_reg[6]_20[0] |                  |               14 |             32 |
|  clk_pb_BUFG   | mips_top/mips/dp/pc_reg/q_reg[6]_10[0] |                  |               20 |             32 |
|  clk_pb_BUFG   | mips_top/mips/dp/pc_reg/q_reg[6]_13[0] |                  |               18 |             32 |
|  clk_pb_BUFG   | mips_top/mips/dp/pc_reg/q_reg[6]_17[0] |                  |               16 |             32 |
|  clk_pb_BUFG   | mips_top/mips/dp/pc_reg/q_reg[6]_11[0] |                  |               17 |             32 |
|  clk_pb_BUFG   | mips_top/mips/dp/pc_reg/q_reg[6]_12[0] |                  |               19 |             32 |
|  clk_pb_BUFG   | mips_top/mips/dp/pc_reg/q_reg[6]_18[0] |                  |               14 |             32 |
|  clk_pb_BUFG   | mips_top/mips/dp/pc_reg/q_reg[6]_19[0] |                  |               23 |             32 |
|  clk_pb_BUFG   | mips_top/mips/dp/pc_reg/q_reg[6]_15[0] |                  |               17 |             32 |
|  clk_pb_BUFG   | mips_top/mips/dp/pc_reg/q_reg[6]_14[0] |                  |               17 |             32 |
|  clk_pb_BUFG   | mips_top/mips/dp/pc_reg/q_reg[6]_8[0]  |                  |               21 |             32 |
|  clk_pb_BUFG   | mips_top/mips/dp/pc_reg/q_reg[6]_29[0] |                  |               25 |             32 |
|  clk_pb_BUFG   | mips_top/mips/dp/pc_reg/q_reg[6]_5[0]  |                  |               18 |             32 |
|  clk_pb_BUFG   | mips_top/mips/dp/pc_reg/q_reg[6]_31[0] |                  |               28 |             32 |
|  clk_pb_BUFG   | mips_top/mips/dp/pc_reg/q_reg[6]_28[0] |                  |               13 |             32 |
|  clk_pb_BUFG   | mips_top/mips/dp/pc_reg/q_reg[6]_9[0]  |                  |               20 |             32 |
|  clk_pb_BUFG   | mips_top/mips/dp/pc_reg/q_reg[6]_7[0]  |                  |               21 |             32 |
|  clk_pb_BUFG   | mips_top/mips/dp/pc_reg/q_reg[6]_21[0] |                  |               15 |             32 |
|  clk_pb_BUFG   | mips_top/mips/dp/pc_reg/q_reg[6]_25[0] |                  |               17 |             32 |
|  clk_pb_BUFG   | mips_top/mips/dp/pc_reg/q_reg[6]_30[0] |                  |               25 |             32 |
|  clk_pb_BUFG   | mips_top/mips/dp/pc_reg/q_reg[6]_34[0] |                  |               17 |             32 |
|  clk_pb_BUFG   | mips_top/mips/dp/pc_reg/q_reg[6]_26[0] |                  |               14 |             32 |
|  clk_pb_BUFG   | mips_top/mips/dp/pc_reg/q_reg[6]_24[0] |                  |               16 |             32 |
|  clk_pb_BUFG   | mips_top/mips/dp/pc_reg/q_reg[6]_22[0] |                  |               15 |             32 |
|  clk_pb_BUFG   | mips_top/mips/dp/pc_reg/q_reg[6]_6[0]  |                  |               16 |             32 |
|  clk_pb_BUFG   | mips_top/mips/dp/pc_reg/q_reg[6]_23[0] |                  |               16 |             32 |
|  clk_pb_BUFG   | mips_top/mips/dp/pc_reg/q_reg[6]_27[0] |                  |               24 |             32 |
|  clk_pb_BUFG   | mips_top/mips/dp/pc_reg/q_reg[6]_32[0] |                  |               24 |             32 |
|  clk_pb_BUFG   | mips_top/mips/dp/pc_reg/q_reg[6]_33[0] |                  |               22 |             32 |
|  clk_pb_BUFG   | mips_top/mips/dp/pc_reg/we_dm_OBUF     |                  |                8 |             32 |
|  clk_IBUF_BUFG |                                        | rst_IBUF         |               10 |             33 |
+----------------+----------------------------------------+------------------+------------------+----------------+


