/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.01
Build    : 0.9.28
Hash     : 5c67f4e
Date     : Jan 22 2024
Type     : Engineering
Log Time   : Tue Jan 23 08:45:38 2024 GMT
%Warning-EOFNEWLINE: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/SAAD_TESTCASE/Jira_Testcase/EDA-2412/accum_20lsb_input_to_mulltiplier_new_primitive/results_dir/.././sim/co_sim_tb/co_sim_accum_20lsb_input_to_mulltiplier_new_primitive.v:223:10: Missing newline at end of file (POSIX 3.206).
                                                                                                                                                                                                                                                           : ... Suggest add newline.
  223 | endmodule
      |          ^
                     ... For warning description see https://verilator.org/warn/EOFNEWLINE?v=5.015
                     ... Use "/* verilator lint_off EOFNEWLINE */" and lint_on around source to disable this message.
%Warning-PINCONNECTEMPTY: /nfs_eda_sw/softwares/Raptor/instl_dir/01_22_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO18KX2.v:312:4: Cell pin connected by name with empty reference: 'RDATA_A1'
  312 |   .RDATA_A1(),  
      |    ^~~~~~~~
%Warning-PINCONNECTEMPTY: /nfs_eda_sw/softwares/Raptor/instl_dir/01_22_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO18KX2.v:313:4: Cell pin connected by name with empty reference: 'RPARITY_A1'
  313 |   .RPARITY_A1(),  
      |    ^~~~~~~~~~
%Warning-PINCONNECTEMPTY: /nfs_eda_sw/softwares/Raptor/instl_dir/01_22_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO18KX2.v:331:4: Cell pin connected by name with empty reference: 'RDATA_A2'
  331 |   .RDATA_A2(),  
      |    ^~~~~~~~
%Warning-PINCONNECTEMPTY: /nfs_eda_sw/softwares/Raptor/instl_dir/01_22_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO18KX2.v:332:4: Cell pin connected by name with empty reference: 'RPARITY_A2'
  332 |   .RPARITY_A2(),  
      |    ^~~~~~~~~~
%Warning-PINCONNECTEMPTY: /nfs_eda_sw/softwares/Raptor/instl_dir/01_22_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO36K.v:195:6: Cell pin connected by name with empty reference: 'RDATA_A'
  195 |     .RDATA_A(),  
      |      ^~~~~~~
%Warning-PINCONNECTEMPTY: /nfs_eda_sw/softwares/Raptor/instl_dir/01_22_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO36K.v:196:6: Cell pin connected by name with empty reference: 'RPARITY_A'
  196 |     .RPARITY_A(),  
      |      ^~~~~~~~~
%Warning-PINCONNECTEMPTY: /nfs_eda_sw/softwares/Raptor/instl_dir/01_22_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES.v:173:4: Cell pin connected by name with empty reference: 'full'
  173 |   .full(),
      |    ^~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/01_22_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:775:12: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  775 |         1: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/01_22_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:825:12: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  825 |         2: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/01_22_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:874:12: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  874 |         4: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/01_22_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:923:15: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  923 |         8, 9: begin
      |               ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/01_22_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:972:17: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  972 |         16, 18: begin
      |                 ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/01_22_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:1021:18: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                 : ... Suggest assign a label with 'begin : gen_<label_name>'
 1021 |         default: begin
      |                  ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/01_22_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:1151:12: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                 : ... Suggest assign a label with 'begin : gen_<label_name>'
 1151 |         9: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/01_22_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:1159:18: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                 : ... Suggest assign a label with 'begin : gen_<label_name>'
 1159 |         default: begin
      |                  ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/01_22_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:1192:12: Unnamed generate block 'genblk2' (IEEE 1800-2017 27.6)                                                                                                                                                 : ... Suggest assign a label with 'begin : gen_<label_name>'
 1192 |         1: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/01_22_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:1240:12: Unnamed generate block 'genblk2' (IEEE 1800-2017 27.6)                                                                                                                                                 : ... Suggest assign a label with 'begin : gen_<label_name>'
 1240 |         2: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/01_22_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:1288:12: Unnamed generate block 'genblk2' (IEEE 1800-2017 27.6)                                                                                                                                                 : ... Suggest assign a label with 'begin : gen_<label_name>'
 1288 |         4: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/01_22_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:1336:15: Unnamed generate block 'genblk2' (IEEE 1800-2017 27.6)                                                                                                                                                 : ... Suggest assign a label with 'begin : gen_<label_name>'
 1336 |         8, 9: begin
      |               ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/01_22_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:1384:17: Unnamed generate block 'genblk2' (IEEE 1800-2017 27.6)                                                                                                                                                 : ... Suggest assign a label with 'begin : gen_<label_name>'
 1384 |         16, 18: begin
      |                 ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/01_22_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:1432:18: Unnamed generate block 'genblk2' (IEEE 1800-2017 27.6)                                                                                                                                                 : ... Suggest assign a label with 'begin : gen_<label_name>'
 1432 |         default: begin
      |                  ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/01_22_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:1567:12: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                 : ... Suggest assign a label with 'begin : gen_<label_name>'
 1567 |         1: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/01_22_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:1613:12: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                 : ... Suggest assign a label with 'begin : gen_<label_name>'
 1613 |         2: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/01_22_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:1659:12: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                 : ... Suggest assign a label with 'begin : gen_<label_name>'
 1659 |         4: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/01_22_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:1704:15: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                 : ... Suggest assign a label with 'begin : gen_<label_name>'
 1704 |         8, 9: begin
      |               ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/01_22_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:1750:17: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                 : ... Suggest assign a label with 'begin : gen_<label_name>'
 1750 |         16, 18: begin
      |                 ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/01_22_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:1795:17: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                 : ... Suggest assign a label with 'begin : gen_<label_name>'
 1795 |         32, 36: begin
      |                 ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/01_22_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:1840:18: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                 : ... Suggest assign a label with 'begin : gen_<label_name>'
 1840 |         default: begin
      |                  ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/01_22_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/simlib.v:516:3: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                            : ... Suggest assign a label with 'begin : gen_<label_name>'
  516 |   if (B_SIGNED) begin:BLOCK1
      |   ^~
%Warning-MISINDENT: /nfs_eda_sw/softwares/Raptor/instl_dir/01_22_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:240:31: Misleading indentation
  240 |         collision_a_read_flag = 0;
      |                               ^
                    /nfs_eda_sw/softwares/Raptor/instl_dir/01_22_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:238:7: ... Expected indentation matching this earlier statement's line:
  238 |       if (collision_b_write_flag && (collision_a_address == collision_b_address))
      |       ^~
%Warning-MISINDENT: /nfs_eda_sw/softwares/Raptor/instl_dir/01_22_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:437:32: Misleading indentation
  437 |         collision_a2_read_flag = 0;
      |                                ^
                    /nfs_eda_sw/softwares/Raptor/instl_dir/01_22_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:435:7: ... Expected indentation matching this earlier statement's line:
  435 |       if (collision_b2_write_flag && (collision_a2_address == collision_b2_address))
      |       ^~
%Warning-MISINDENT: /nfs_eda_sw/softwares/Raptor/instl_dir/01_22_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v:237:29: Misleading indentation
  237 |       collision_a_read_flag = 0;
      |                             ^
                    /nfs_eda_sw/softwares/Raptor/instl_dir/01_22_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v:235:5: ... Expected indentation matching this earlier statement's line:
  235 |     if (collision_b_write_flag && (collision_a_address == collision_b_address))
      |     ^~
%Warning-COMBDLY: /nfs_eda_sw/softwares/Raptor/instl_dir/01_22_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v:195:20: Non-blocking assignment '<=' in combinational logic process
                                                                                                                                                                                   : ... This will be executed as a blocking assignment '='!
  195 |             mult_a <= COEFF_3;
      |                    ^~
                  *** See https://verilator.org/warn/COMBDLY before disabling this,
                  else you may end up with different sim results.
%Warning-COMBDLY: /nfs_eda_sw/softwares/Raptor/instl_dir/01_22_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v:196:20: Non-blocking assignment '<=' in combinational logic process
                                                                                                                                                                                   : ... This will be executed as a blocking assignment '='!
  196 |             mult_b <= b_int;
      |                    ^~
make: Entering directory `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/SAAD_TESTCASE/Jira_Testcase/EDA-2412/accum_20lsb_input_to_mulltiplier_new_primitive/results_dir/accum_20lsb_input_to_mulltiplier_new_primitive/run_1/synth_1_1/simulate_gate/obj_dir'
g++ -Os  -I.  -MMD -I/nfs_eda_sw/softwares/Raptor/instl_dir/01_22_2024_09_15_01/bin/HDL_simulator/verilator/include -I/nfs_eda_sw/softwares/Raptor/instl_dir/01_22_2024_09_15_01/bin/HDL_simulator/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated.o /nfs_eda_sw/softwares/Raptor/instl_dir/01_22_2024_09_15_01/bin/HDL_simulator/verilator/include/verilated.cpp
g++ -Os  -I.  -MMD -I/nfs_eda_sw/softwares/Raptor/instl_dir/01_22_2024_09_15_01/bin/HDL_simulator/verilator/include -I/nfs_eda_sw/softwares/Raptor/instl_dir/01_22_2024_09_15_01/bin/HDL_simulator/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_fst_c.o /nfs_eda_sw/softwares/Raptor/instl_dir/01_22_2024_09_15_01/bin/HDL_simulator/verilator/include/verilated_fst_c.cpp
g++ -Os  -I.  -MMD -I/nfs_eda_sw/softwares/Raptor/instl_dir/01_22_2024_09_15_01/bin/HDL_simulator/verilator/include -I/nfs_eda_sw/softwares/Raptor/instl_dir/01_22_2024_09_15_01/bin/HDL_simulator/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_timing.o /nfs_eda_sw/softwares/Raptor/instl_dir/01_22_2024_09_15_01/bin/HDL_simulator/verilator/include/verilated_timing.cpp
g++ -Os  -I.  -MMD -I/nfs_eda_sw/softwares/Raptor/instl_dir/01_22_2024_09_15_01/bin/HDL_simulator/verilator/include -I/nfs_eda_sw/softwares/Raptor/instl_dir/01_22_2024_09_15_01/bin/HDL_simulator/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_threads.o /nfs_eda_sw/softwares/Raptor/instl_dir/01_22_2024_09_15_01/bin/HDL_simulator/verilator/include/verilated_threads.cpp
/usr/bin/python3 /nfs_eda_sw/softwares/Raptor/instl_dir/01_22_2024_09_15_01/bin/HDL_simulator/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vco_sim_accum_20lsb_input_to_mulltiplier_new_primitive.cpp Vco_sim_accum_20lsb_input_to_mulltiplier_new_primitive___024root__DepSet_hda79c58b__0.cpp Vco_sim_accum_20lsb_input_to_mulltiplier_new_primitive___024root__DepSet_hd8eee5e3__0.cpp Vco_sim_accum_20lsb_input_to_mulltiplier_new_primitive__main.cpp Vco_sim_accum_20lsb_input_to_mulltiplier_new_primitive__Trace__0.cpp Vco_sim_accum_20lsb_input_to_mulltiplier_new_primitive___024root__Slow.cpp Vco_sim_accum_20lsb_input_to_mulltiplier_new_primitive___024root__DepSet_hda79c58b__0__Slow.cpp Vco_sim_accum_20lsb_input_to_mulltiplier_new_primitive___024root__DepSet_hd8eee5e3__0__Slow.cpp Vco_sim_accum_20lsb_input_to_mulltiplier_new_primitive__Syms.cpp Vco_sim_accum_20lsb_input_to_mulltiplier_new_primitive__Trace__0__Slow.cpp > Vco_sim_accum_20lsb_input_to_mulltiplier_new_primitive__ALL.cpp
g++ -Os  -I.  -MMD -I/nfs_eda_sw/softwares/Raptor/instl_dir/01_22_2024_09_15_01/bin/HDL_simulator/verilator/include -I/nfs_eda_sw/softwares/Raptor/instl_dir/01_22_2024_09_15_01/bin/HDL_simulator/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DVL_TIME_CONTEXT   -fcoroutines -c -o Vco_sim_accum_20lsb_input_to_mulltiplier_new_primitive__ALL.o Vco_sim_accum_20lsb_input_to_mulltiplier_new_primitive__ALL.cpp
echo "" > Vco_sim_accum_20lsb_input_to_mulltiplier_new_primitive__ALL.verilator_deplist.tmp
Archive ar -rcs Vco_sim_accum_20lsb_input_to_mulltiplier_new_primitive__ALL.a Vco_sim_accum_20lsb_input_to_mulltiplier_new_primitive__ALL.o
g++     verilated.o verilated_fst_c.o verilated_timing.o verilated_threads.o Vco_sim_accum_20lsb_input_to_mulltiplier_new_primitive__ALL.a   -lz  -pthread -lpthread -latomic   -o Vco_sim_accum_20lsb_input_to_mulltiplier_new_primitive
rm Vco_sim_accum_20lsb_input_to_mulltiplier_new_primitive__ALL.verilator_deplist.tmp
make: Leaving directory `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/SAAD_TESTCASE/Jira_Testcase/EDA-2412/accum_20lsb_input_to_mulltiplier_new_primitive/results_dir/accum_20lsb_input_to_mulltiplier_new_primitive/run_1/synth_1_1/simulate_gate/obj_dir'
make: Entering directory `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/SAAD_TESTCASE/Jira_Testcase/EDA-2412/accum_20lsb_input_to_mulltiplier_new_primitive/results_dir/accum_20lsb_input_to_mulltiplier_new_primitive/run_1/synth_1_1/simulate_gate/obj_dir'
make: `Vco_sim_accum_20lsb_input_to_mulltiplier_new_primitive' is up to date.
make: Leaving directory `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/SAAD_TESTCASE/Jira_Testcase/EDA-2412/accum_20lsb_input_to_mulltiplier_new_primitive/results_dir/accum_20lsb_input_to_mulltiplier_new_primitive/run_1/synth_1_1/simulate_gate/obj_dir'


***Reset Test is applied***


                  30  Test stimulus is: a=0, b=0
Data Matched: Netlist: 0,  Expected output: 0, Time: 32000


***Reset Test is ended***




***Directed Functionality Test is applied***


                  45  Test stimulus is: a=7, b=3
Data Matched: Netlist: 3670016,  Expected output: 3670016, Time: 48000


***Directed Functionality Test is ended***




***Directed Functionality Test is applied***


                  55  Test stimulus is: a=524287, b=131071
Data Matched: Netlist: 206158430208,  Expected output: 206158430208, Time: 58000


***Directed Functionality Test is ended***




***Directed Functionality Test is applied***


                  65  Test stimulus is: a=524288, b=131072
Data Matched: Netlist: 0,  Expected output: 0, Time: 68000


***Directed Functionality Test is ended***




***Directed Functionality Test is applied***


                  75  Test stimulus is: a=417393, b=109048
Data Matched: Netlist: 218834141184,  Expected output: 218834141184, Time: 78000


***Directed Functionality Test is ended***




*** Random Functionality Tests with random inputs are applied***


                  85  Test stimulus is: a=422852, b=155036
Data Matched: Netlist: 140412715008,  Expected output: 140412715008, Time: 88000
                  95  Test stimulus is: a=906498, b=188644
Data Matched: Netlist: 200388116480,  Expected output: 200388116480, Time: 98000
                 105  Test stimulus is: a=492408, b=102076
Data Matched: Netlist: 258163605504,  Expected output: 258163605504, Time: 108000
                 115  Test stimulus is: a=302774, b=65508
Data Matched: Netlist: 158740774912,  Expected output: 158740774912, Time: 118000
                 125  Test stimulus is: a=1045431, b=29011
Data Matched: Netlist: 273229021184,  Expected output: 273229021184, Time: 128000
                 135  Test stimulus is: a=923425, b=163297
Data Matched: Netlist: 123648081920,  Expected output: 123648081920, Time: 138000
                 145  Test stimulus is: a=831429, b=258946
Data Matched: Netlist: 161030340608,  Expected output: 161030340608, Time: 148000
                 155  Test stimulus is: a=130914, b=5685
Data Matched: Netlist: 65656061952,  Expected output: 65656061952, Time: 158000
                 165  Test stimulus is: a=772370, b=109398
Data Matched: Netlist: 72710356992,  Expected output: 72710356992, Time: 168000
                 175  Test stimulus is: a=146429, b=213492
Data Matched: Netlist: 76770967552,  Expected output: 76770967552, Time: 178000


***Random Functionality Tests with random inputs are ended***



**** All Comparison Matched ***
Simulation Passed
- /nfs_scratch/scratch/CompilerValidation/abdul_hameed/SAAD_TESTCASE/Jira_Testcase/EDA-2412/accum_20lsb_input_to_mulltiplier_new_primitive/results_dir/.././sim/co_sim_tb/co_sim_accum_20lsb_input_to_mulltiplier_new_primitive.v:199: Verilog $finish
