================================================================================ 
Commit: ded3b830be06f56e67d83c82a316f2311ac5520f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 09:02:38 2020 +0530 
-------------------------------------------------------------------------------- 
Updated the FSP files

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeFspBinPkg/Fsp.bsf
JasperLakeFspBinPkg/Fsp.fd

================================================================================ 
Commit: 9970a1eb7a450b62d9a3293e3964a0c3a04035c2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:29:48 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2194_00

Hsd-es-id: no sighting
Original commit date: Thu May 7 02:29:20 2020 -0700
Change-Id: I3e207722741026e705e988c1eb8159de7e8cbb44
Original commit hash: 3bd4bc3bd44acd186ecd3fb78b9b7ae54cab7843

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: e2ab9dd20fddc3d6140b300cf2c741c5717d8c4a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:29:41 2020 +0530 
-------------------------------------------------------------------------------- 
[JSL] WWAN RTD3 is not working

1.Updating WWAN GPIOs
2.Renaming RTD3 SSDT files
 2a.JslLp4xRtd3.asl->JslRev1Rtd3.asl
 2b.JslDdr4Rtd3.asl->JslRev2Rtd3.asl
3.Creating JslRev2SsdRtd3.asl to support PCIe NVMe RTD3 over M.2 KEY-B slot
4.Fixing few bugs in RTD3 SSDT
 4a.Correcting CNVi BT USB port to HS08
 4b.Correcting WWAN root port to RP03
5.Updating WWAN Enable option to support M.2 SSD RTD3 as short-term WA.

Hsd-es-id: 14011445315
Original commit date: Mon Apr 27 21:57:31 2020 +0800
Change-Id: I3efd52cf070d83cc60792c9e7bc69bb850f43265
Original commit hash: 27f7b20bf14d4c2dfee3964a9a1ec3c1ec52f39b

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/Acpi/AcpiTables/AcpiTables.inf
JasperLakeBoardPkg/Acpi/AcpiTables/Dsdt/DiscreteConnectivity.asl
JasperLakeBoardPkg/Acpi/AcpiTables/Dsdt/PchRpPxsxWrapper.asl
JasperLakeBoardPkg/Acpi/AcpiTables/Dsdt/Wwan.asl
JasperLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/JslRev1Rtd3.asl
JasperLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/JslRev2Rtd3.asl
JasperLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/JslRev2SsdRtd3.asl
JasperLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3PcieWwan.asl
JasperLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
JasperLakeBoardPkg/BoardPkg.dec
JasperLakeBoardPkg/JasperLakeBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
JasperLakeBoardPkg/JasperLakeBoards/Library/BoardInitLib/Pei/GpioTableJslDdr4PostMem.h
JasperLakeBoardPkg/JasperLakeBoards/Library/BoardInitLib/Pei/GpioTableJslLp4xPostMem.h
JasperLakeBoardPkg/JasperLakeBoards/Library/BoardInitLib/Pei/GpioTableJslPreMem.h
JasperLakeBoardPkg/JasperLakeBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
JasperLakeBoardPkg/JasperLakeBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
JasperLakeBoardPkg/JasperLakeBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
JasperLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl
JasperLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.c
JasperLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.inf
JasperLakePlatSamplePkg/Setup/ConnectivitySetup.hfr
JasperLakePlatSamplePkg/Setup/ConnectivitySetup.uni
JasperLakePlatSamplePkg/Setup/PlatformSetup.hfr

================================================================================ 
Commit: 565daf3145d33009c4c6b62494dddc0d70e3be99 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:29:26 2020 +0530 
-------------------------------------------------------------------------------- 
[JSL+MRC]Enable ReadTimingOptimization for all speed

Enable MrcReadTimingCenteringOpt for all speed for better read timing margin

Hsd-es-id: 1507978446
Original commit date: Thu May 7 10:29:58 2020 +0800
Change-Id: I31c4b2df93d48570b771e3276ac1c0e30dbba7b4
Original commit hash: 0e4db9265516bb6dd0843218478b4e0ede84a86c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c

================================================================================ 
Commit: 5424243e6d6806e128980c4de85c30f15cba35b1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:29:20 2020 +0530 
-------------------------------------------------------------------------------- 
[JSL]SATA SSD is not detected sometimes on x1 PCIe slot when boot performance mode is configured to default option Turbo

1. Update BOMID based on GPIO spec v104
2. Pull in PGIO programming for x1 slot on LP4x PPV SKU
3. Restricted the fix for internal build

Hsd-es-id: 16011077481
Original commit date: Wed May 6 16:39:29 2020 +0800
Change-Id: Ifeb2e68f92c825258ac6f0433ad80eebbb776369
Original commit hash: a7f432a7c025ebd88abac7195c74f2d90e541c4b

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/Include/PlatformBoardId.h
JasperLakeBoardPkg/JasperLakeBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf

================================================================================ 
Commit: e1cbd1ced982541dcdc6ab4f9b35cda66442e9fb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:29:17 2020 +0530 
-------------------------------------------------------------------------------- 
[Xcomp PO] VID read should be 16 bit in order to compare it to 0xFFFF

Impacted platforms: ADL, RKL, TGL

Hsd-es-id: 22010658284
Original commit date: Wed May 6 10:58:14 2020 +0530
Change-Id: I35560b9c47c2d062cb1342d5e96c4f15e1cf748c
Original commit hash: b38e4bfa6dfa46f369a6f7b7435343d16006c9c0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInit.c

================================================================================ 
Commit: 7934f21fe409377fa1d30696e0dc2208c33e79cb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:29:06 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2193_00

Hsd-es-id: no sighting
Original commit date: Wed May 6 18:37:02 2020 -0700
Change-Id: I603419003de077c4edf2d86fc11d76f8e13dcef3
Original commit hash: 44bc60ec89993c7c24c387f6625c0f960902fd3a

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: ca98e5b0cfeaa20e5fad8f79c58c39e010fc2df7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:28:38 2020 +0530 
-------------------------------------------------------------------------------- 
C1S/PeiSataLib: Initialize SATA structures before use

To prevent potential data corruption SATA data structures
should be initialized before use.
This change introduces following initialization:
- Initialize all data structures to zero
- Initialize function pointers to NULL
- Initialize pointes for SATA_HANDLE substructures

Hsd-es-id: N/A
Original commit date: Mon May 4 14:15:17 2020 +0200
Change-Id: Ibef0c8ae2cb614e13c2eff58b0e39c793540ad3e
Original commit hash: f6c6b0e6121accbc97877015d04d5ee795a719d5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchSataInit.c

================================================================================ 
Commit: 6b6e82d38b410bf119d9eb10c3320762f8518851 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:28:32 2020 +0530 
-------------------------------------------------------------------------------- 
Part 1: Support postcodes and status codes trace to NPK in release BIOS.

Add support for sending post codes and descriptions over Trace Hub.
Implemented four messages,
1. Set up of HECI interfaces.
2. Memory allocation (DID).
3. ME To BIOS Payload (MBP).
4. End Of Post (EOP).

Part 2: TimerLib used for performance must read TSC frequency using CPUID leaf 0x15.

Edk2 TimerLib in PcAtChipsetPkg\Library\AcpiTimerLib\ uses uses another timer to measure the amount of TSC ticks in 100us and uses that to calculate the frequency. The timer frequency calculation is not accurate enough for performance timing and causes fluctuations in the results and even negative timestamps.

Core frequency can be read from CPU leaf 0x15 instead of using a loop to measure it every time frequency value is requested.
TimerLib which uses the CPU leaf has been implemented by a compatible library at \UefiCpuPkg\Library\CpuTimerLib\
PcdCpuCoreCrystalClockFrequency must also be set correctly for each platform in case in case reading from CPUID Leaf 0x15:ECX fails.
If CPUID Leaf 0x15:ECX == 0, then use PcdCpuCoreCrystalClockFrequency = 38400000.
Current EDK2 default is 24MHz(previous generation) and it must be overwritten as 38.4MHz for JasperLake.

AcpiTimerLib: (don't use this library)
  TimerLib|PcAtChipsetPkg/Library/AcpiTimerLib/
	BaseAcpiTimerLib.inf
	PeiAcpiTimerLib.inf
	DxeAcpiTimerLib.inf

CpuTimerLib: (use this library)
  TimerLib|UefiCpuPkg/Library/CpuTimerLib/
	BaseCpuTimerLib.inf
	PeiCpuTimerLib.inf
	DxeCpuTimerLib.inf

Hsd-es-id: 16011030406
Original commit date: Tue Apr 28 16:49:52 2020 -0700
Change-Id: I0fc5dd57fc4b90f798e7bd925e0d23d7f60ae934
Original commit hash: 177a899bff6ceb2a3c8ab4871a560c248382cb71

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/JasperLake/JasperLakeSiliconPkg.dsc
JasperLakeBoardPkg/BoardPkg.dsc
JasperLakeBoardPkg/BoardPkgConfig.dsc
JasperLakeBoardPkg/BoardPkgConfigDefault.dsc
JasperLakeBoardPkg/BoardPkgPcd.dsc
JasperLakeFspPkg/JasperLakeFspPkg.dsc
JasperLakeFspPkg/JasperLakeFspPkgConfig.dsc
JasperLakeFspPkg/JasperLakeFspPkgConfigOverride.dsc
JasperLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: cad923af1fc635b6195a45a0062f48bacefb40e2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:28:29 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg\IpBlock\Thc\ThcDriver;[THC][BIOS] ThcDriver  - Lack of support for PCH gen specific Device Id.

- Fixed Device ID for PCH-S

Hsd-es-id: 14011261837
Original commit date: Thu Apr 30 23:46:21 2020 -0700
Change-Id: Ibb6049cdf7434748dd5dc020cfe7c77448490fe5
Original commit hash: eca894f97f8c9d3b2c78dc308c8f702f284c2b27

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcPrivate.h

================================================================================ 
Commit: 3e16666ac2096deccde837c056031bd6cca642f8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:28:27 2020 +0530 
-------------------------------------------------------------------------------- 
[JSL REV2] JSL A0 microcode update

 - Changing the JSL ucode from m1906C0_00000003 to m1906C0_00000004

Hsd-es-id: N/A
Original commit date: Mon May 4 12:21:30 2020 +0530
Change-Id: I367093da6ba91ed5a0f5dc63d4536a88415acda2
Original commit hash: 4da2a81f17b6b8ea45bae4ef6b7d202671733fb3

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/Binaries/Microcode/m1906C0_00000004.pdb
JasperLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 9fa8bcb44e80a0e64b6911328cd239549a07b22d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:28:23 2020 +0530 
-------------------------------------------------------------------------------- 
[JSL] To resolve the KW issues for JasperLakeplatsamplPkg and JasperLakeBoardPkg

Resolved the Latestd KW issues as per WW17.3 label KW report

Hsd-es-id: 1609902468
Original commit date: Mon May 4 19:07:41 2020 +0530
Change-Id: I6a80afbee0785b6fee70e328d649d21790f4876c
Original commit hash: cb5423b59cfe754a06d6afdd74fb7364d721f8a8

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
JasperLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c

================================================================================ 
Commit: 56979d4d5279960e908420c0f8873ea6b07860ec 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:28:21 2020 +0530 
-------------------------------------------------------------------------------- 
C1S: Hda initialization refactor

Create HdaSocLib for initialization cAVS version of audio ip on ADL platforms.

Hsd-es-id: N/A
Original commit date: Wed Apr 22 09:29:52 2020 +0200
Change-Id: I4b9c408154361ea8790a54db65c25bc05740c041
Original commit hash: 3b8640efbba84eab84444d2ea6b61af96f7f3d9e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/JslPch/IncludePrivate/Library/HdaSocLib.h
ClientOneSiliconPkg/Fru/JslPch/LibraryPrivate/HdaSocLib/HdaSocLib.c
ClientOneSiliconPkg/Fru/JslPch/LibraryPrivate/HdaSocLib/HdaSocLib.inf
ClientOneSiliconPkg/Fru/JslPch/PeiLib.dsc
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiCavsInitLib/PeiCavsInitLib.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchEndOfPei.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchInit.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchInitPei.h
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchInitPreMem.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibFspIcl.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibFspTgl.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibIcl.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibTgl.inf
JasperLakeFspPkg/JasperLakeFspPkg.dsc

================================================================================ 
Commit: 83a8fc50fa84aa896c6291d7ad650f51bd20871b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:28:14 2020 +0530 
-------------------------------------------------------------------------------- 
[JSL] Syncing Platform code with TGL v3147 - bug fix only

Merging changes below from TGL to JSL.
5a76bda54c8f3a10d63220713b7e23b7e47e8f40
* TigerLakeBoardPkg/BiosInfo: BIOS_INFO MCU entry correction and add helpful notes
710c165e19f827e0380fc97d8a50a3b716a8c5fb
* ClientOneSiliconPkg/PcdCpuSmmRestrictedMemoryAccess: Build error fix when disabling PcdCpuSmmRestrictedMemoryAccess
211e6e4a4bf7ba4a657689004d641832ff7c1441
* TigerLakeBoardPkg/PeiReportFvLib: Fix FSP FV installation
dd57341c663502dc27a905432eb744e6f8613e72
* TigerLakeBoardPkg/PeiReportFvLib: Install FspT FV

Hsd-es-id: 1507931310
Original commit date: Tue May 5 12:24:01 2020 +0800
Change-Id: I3f710389e512fdea33c70a46e8bf3be753e0fe40
Original commit hash: 3d9d34ce0db0167e403876be5fc8b6bede28c489

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosInfo/BiosInfo.c
JasperLakeBoardPkg/BoardPkgPcd.dsc
JasperLakeBoardPkg/Library/PeiReportFvLib/PeiReportFvLib.c
JasperLakeBoardPkg/Library/PeiReportFvLib/PeiReportFvLib.inf

================================================================================ 
Commit: cf32a0afb0dbdf5eb4064934e110579681ba38e6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:28:13 2020 +0530 
-------------------------------------------------------------------------------- 
[JSL] BIOS powermeter support - part2

Gray out Powermeter option if MipiCam_ControlLogic0 is enabled.

Hsd-es-id: 16010862930
Original commit date: Thu Apr 30 17:08:09 2020 +0800
Change-Id: I9c60b90e440c00f9145b3cb54e43cb4b23d414b4
Original commit hash: 880549deead0f57e7fc5b98617adb5af4c9891da

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakePlatSamplePkg/Setup/PlatformSetup.hfr
JasperLakePlatSamplePkg/Setup/PlatformSetup.uni

================================================================================ 
Commit: 079934775c72b777fab3b8ef6e8b1bf96b0ce778 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:28:06 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: MTRR data doesn't match after S3 resume.

Use IsAbove4GBMmioEnabled () to check Above4GBMmio is supported or not.

Hsd-es-id: 1507929315
Original commit date: Tue May 5 17:08:36 2020 +0800
Change-Id: Id83e94971787511a46bb5a5526a0a8e8dad0458f
Original commit hash: b812bd72308d02974609257b3e9836e1cb2d0622

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Library/SiMtrrLib/SiMtrr.h
ClientOneSiliconPkg/Library/SiMtrrLib/SiMtrrLib.c
ClientOneSiliconPkg/Library/SiMtrrLib/SiMtrrLib.inf

================================================================================ 
Commit: 9ab0e4c6ef31d180a3952e761887c869a3018d90 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:27:57 2020 +0530 
-------------------------------------------------------------------------------- 
[TGP-H] [USB] [BIOS]Incorrect HCI value

HCI value should be 0x120 for CPU and PCH on RKL-S, CML-S and TGL

Hsd-es-id: 14011394103
Original commit date: Mon May 4 16:27:38 2020 -0700
Change-Id: Ia73086946de8a443b1d888ffdcfde620629b442c
Original commit hash: 7e67d27b40494e8ecf868463ecbac229d0f156d1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/XhciInit.c

================================================================================ 
Commit: 7f98d0f62fc620782d2a415b887d419bdb1791c3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:27:54 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2192_00

Hsd-es-id: no sighting
Original commit date: Tue May 5 18:34:32 2020 -0700
Change-Id: I4caa551ddb61e77d656d26a2871ad093fd3fb525
Original commit hash: 1409a0eb70e988a3286d08614d6259c39a21263f

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 1c6f4b60c15e9070985e4bad3e8958ebc7507ced 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:27:51 2020 +0530 
-------------------------------------------------------------------------------- 
Extended CPU info protocol to support hybrid CPU.

*Fixed the Cache Size information for Hybrid CPU platform.
*Fixed the Core numbers count for Hybrid CPU platform.

Hsd-es-id: 16011009314\1609736464
Original commit date: Wed Apr 15 16:28:42 2020 +0800
Change-Id: Id78d3777ab08a7baf5d4743d0e8d99253676baf6
Original commit hash: 66cd9abbd0643297900c3564ea44b99f6178aaf2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuInitDxe.c
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuInitDxe.h
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuInitDxe.inf
ClientOneSiliconPkg/Cpu/Include/Protocol/CpuInfo.h
ClientOneSiliconPkg/Fru/JslCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
JasperLakePlatSamplePkg/Setup/CpuSetup.c

================================================================================ 
Commit: e314466806b8d10597a4fdf5f6e7d397f04d453c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:27:37 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/TwoLm: Addition of Platform Capability structure for PMEM.

Adding Platform Capability structure to NFIT to indicate that platform does not protect
the CPU caches and OS need to manage flushing the CPU caches when they use PMEM.

Hsd-es-id: 14011357380

Original commit date: Fri Mar 6 10:23:19 2020 -0800
Change-Id: Ief4eb65708330c2a22af6b386c2cf6e32f1eda3f
Original commit hash: d4cc1acc4c0de4ac0f839e446e24ff70f902da66

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/TwoLm/Nvdimm/Dxe/NfitDxe.c
ClientOneSiliconPkg/IpBlock/TwoLm/Nvdimm/Dxe/NfitDxe.h

================================================================================ 
Commit: 32132cc9676b943b74491d903c63e17988f9739e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:27:22 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Cleanup PeiDxeSmmPmcPrivateLib

Remove the Verx files from the PeiDxeSmmPmcPrivateLib as there
are no conflicting implementation between the PCH generations.
This commit also removes the legacy method of getting the
crashlog size which is not used by any project in C1S.

Hsd-es-id: n/a
Original commit date: Tue Apr 14 15:35:23 2020 +0200
Change-Id: I64bca253bfc262b4d1c205a45a2db4bdd92beedb
Original commit hash: 401d947fa98647120b14c1ddc5889d151b92c2b6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/JslPch/CommonLib.dsc
ClientOneSiliconPkg/Include/Library/PmcLib.h
ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/Library/PmcPrivateLib.h
ClientOneSiliconPkg/IpBlock/Pmc/Library/PeiDxeSmmPmcLib/PmcLib.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiDxeSmmPmcPrivateLib.inf
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiDxeSmmPmcPrivateLibVer1.inf
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLib.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLibVer1.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLibVer2.c
JasperLakeFspPkg/JasperLakeFspPkg.dsc

================================================================================ 
Commit: 6991e45c661108d15d18e5ca6f50783d9f340971 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:27:20 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Add build artifacts to .gitignore

Added autogenerated FSP headers into .gitignore file

Hsd-es-id: n/a
Original commit date: Tue May 5 13:38:56 2020 +0200
Change-Id: Iad8765e911e5c3923f067434042229cc8ab3d427
Original commit hash: 612de6cec30861fa685e8307da05f7712e168e22

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/.gitignore

================================================================================ 
Commit: b64b9567ffecdf2110ad679cb1a8f0818ea2593e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:27:18 2020 +0530 
-------------------------------------------------------------------------------- 
[ADL] Program the Cpu DMI Gen4 Hardware Equalization Flow as per BWG SIP17 Rev 1.1

Hsd-es-id: 16010799547
Original commit date: Wed Mar 11 14:09:34 2020 +0530
Change-Id: I14ba2d70fb4a9a0255032a91080038c75900838a
Original commit hash: a34ab7762994f88a0714ca6a7239b50f8222f982

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuDmi/IncludePrivate/Library/PeiCpuDmiInitLib.h
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibVer2/PeiCpuDmi16.c

================================================================================ 
Commit: 8b8ca4837b4a40062b7154be22a55649df7da8b1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:27:15 2020 +0530 
-------------------------------------------------------------------------------- 
JasperLakePlatSamplePkg/Setup : FIVR tuning for jasperlake bios

 - Changing default values for below bios knob

  External Vnn Voltage value :304, Retention to low current mode : 44

  Retention to high current mode : 55, Low to high current mode : 13

  Off to high current mode : 150
Hsd-es-id: 16011001289
Original commit date: Thu Apr 23 12:59:37 2020 +0530
Change-Id: I6725e49af7ec4f36b671b0b7d5508e39ee5e38c7
Original commit hash: 76979d28210e6081a2dd9e8a298bc30c2063d099

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c
JasperLakePlatSamplePkg/Setup/PchSetup.hfr

================================================================================ 
Commit: 8f9681809edd6bfb5a6ae11192a477d500240a78 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:27:13 2020 +0530 
-------------------------------------------------------------------------------- 
New ADL Platform VR POR file WW1720

Hsd-es-id: 1307543062
Original commit date: Wed Apr 29 23:06:32 2020 +0530
Change-Id: I173c59171ac0267eef63ec32097f4e6ebfee29c4
Original commit hash: 9b9c46e9ad20df74fa9db72e4648adb41ebebe8c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/CpuPowerMgmt.h

================================================================================ 
Commit: f798ba88ad416bd48725138f70ae9ffd7a3db313 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:27:12 2020 +0530 
-------------------------------------------------------------------------------- 
ServerSiliconPkg/Iio: Add knob for supporting AET direction to CPU or PCH Trace Hub

  - 'AET Enable Mode' knob added to EagleStream/Whitley setup
  - appropriate field added to setup policy
  - Trace Hub flow changed to handle new setup knob
  - removed Trace Hub functions from CPU modules (not correct place for TH functions)
  - some clean up in Trace Hub lib (ex. delete unused function, better debugs, new code comments)

Hsd-es-id: 18011242005
Original commit date: Thu Apr 9 19:39:19 2020 +0200
Change-Id: If6c6464f732ceaf858c078a09a6fc0b267c624a9
Original commit hash: e0b69c89048f949d386930fa25f5fc8edea9b078

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/IncludePrivate/PchConfigHob.h

================================================================================ 
Commit: 658d92417f0c781775c842da3825109497c02fd2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:27:08 2020 +0530 
-------------------------------------------------------------------------------- 
XdciDWC.c : dwc_xdci_core_init Memory Corruption

Merging 6d6466f5a2d6320862de0e53e8d7e36e675818cb from TGL to JSL.

Hsd-es-id: 1409468670
Original commit date: Tue May 5 15:51:26 2020 +0800
Change-Id: I675f3d633cf719b7a239d417dceb92ab4e062711
Original commit hash: b7115629b396d6aef31c3b0983efb4c289ed4e85

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakePlatSamplePkg/Features/Usb/UsbDeviceDxe/UsbDeviceDxe.c
JasperLakePlatSamplePkg/Features/Usb/UsbDeviceDxe/UsbDeviceDxe.h
JasperLakePlatSamplePkg/Features/Usb/UsbDeviceDxe/UsbDeviceMode.c
JasperLakePlatSamplePkg/Features/Usb/UsbDeviceDxe/UsbFuncIo.c

================================================================================ 
Commit: d7650b30492e6cd29fd0241f511bfddc453a01eb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:27:00 2020 +0530 
-------------------------------------------------------------------------------- 
JasperlakeFspPkg: Move out PchInitDxeFspIcl.inf from Internal tags in
JasperLakeFspPkg.fdf to make this file in allign with JasperLakeFspPkg.dsc

In core boot BIOS PSTH_CTL register BIT2 has to be set. But this bit is not
set in Coreboot (Boot Loaders using FSP External Package) because PchInit
Module Entry Point for FSP is not getting called. Moving PchInitDxeFspIcl.inf
out of Internal Tag in the file JasperLakeFspPkg.fdf to make it available for
External FSP Build will fix this issue.

Hsd-es-id: 16011067516
Original commit date: Mon May 4 15:14:22 2020 +0530
Change-Id: Ie3d0f8e9e145f6e3bf339fecb5b9c5bd5b5c7672
Original commit hash: 32c1e19dbc056d1d8ae0d30326f3027832e5c548

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeFspPkg/JasperLakeFspPkg.fdf

================================================================================ 
Commit: fef907240ed644fa5d50e9fc42f46feacb83e856 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:26:58 2020 +0530 
-------------------------------------------------------------------------------- 
[FSP] With debug ADL-P FSP build,  FSP component (FSP-M) is not logging debug messages

Check debug interface flag propagated from UPD prior to EC/SerialIo UART initialization.

Hsd-es-id: 16011005342
Original commit date: Thu Apr 30 14:07:44 2020 +0800
Change-Id: Ic56b51bb2dc9e9c1c59d75ef6f85b6f2b7b0eda8
Original commit hash: fb3779bb3c2970bdd7674eef7b542acc62bf5c5e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fsp/Library/SerialPortLib/SerialPortLib.c

================================================================================ 
Commit: b33541b82f0be42d5021194e3ad883ebda6d6c8f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:26:49 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2191_00

Hsd-es-id: no sighting
Original commit date: Mon May 4 18:32:55 2020 -0700
Change-Id: Idd2caf14cf512b7207dbbfe725999858af6cfeab
Original commit hash: 0ec7cb457f8b0c4aed6d0a7d130b4175ed16f4cd

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 416a8f3de274b991c2b6cd63dbb97f611960f760 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:26:43 2020 +0530 
-------------------------------------------------------------------------------- 
PeiUsbHostControllerInitLib: USB programming updates

Updated U2UB survivability register to address Bluetooth devices issues.

Hsd-es-id: 18010993187
Original commit date: Sun May 3 14:31:21 2020 -0700
Change-Id: I88e5fc6af7d6c80d88bd7838f37bbac91276e5b9
Original commit hash: 9c9570c7e1a83faccbf997256890a6f6722dbf90

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/XhciInit.c

================================================================================ 
Commit: 78215e2c6a4f6d0223d81aa407e9774d15e1babe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:26:17 2020 +0530 
-------------------------------------------------------------------------------- 
C1S/PeiHsioLib: Move SataTestMode enable code to Hsio IP Block

SATA controller has special test mode that allows to test
the logic of the controller.
The test mode is enabled in physical layer of the controller.
In case of current PCH generations Modular Phy (ModPhy) is used as
SATA Phy but ponentialy the controller can be paired with other phy.
We need to remove this dependency from SATA code.
The code related to this has to be moved to Hsio IP Block.
This change moves the Hsio (ModPhy) code to right place.

Hsd-es-id: N/A
Original commit date: Thu Apr 30 14:55:33 2020 +0200
Change-Id: Idef60ec1554b1fd4fbe9bd6d22c00700c65e0b9d
Original commit hash: 706e27f5579e0b4e1a2a74140a9b7ef9d29c7375

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Hsio/IncludePrivate/Library/PeiHsioLib.h
ClientOneSiliconPkg/IpBlock/Hsio/LibraryPrivate/PeiHsioLib/PeiHsioLib.c
ClientOneSiliconPkg/IpBlock/Hsio/LibraryPrivate/PeiHsioLib/PeiHsioLib.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchSataInit.c

================================================================================ 
Commit: bb3823193208b20b44b64e88acd6628c170da855 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:26:14 2020 +0530 
-------------------------------------------------------------------------------- 
[CDF/EBG] Fia should be implemented to use config blocks.

ME_FIA_CONFIG now uses static initialization for the vectors again.
  PCH_MAX_HSIO_LANES defined in PchLimits for vector sizes so ConfigBlock library can be used.

Created FiaMuxConfig blocks and added to the IP block PreMem tables (CDF and EBG)
  along with its default initialization and print functions.

gFiaMuxPreMemConfigGuid created.

Common file in ServerPlatform to update the FiaMux for both CDF and EBG and
  changed the update of PCIe RPs link widths because of ASSERT.

FiaMux PPI deleted along with its references.

PeiFiaMuxPolicyInit and PeiFiaMuxPolicyInitLib removed.

Removed unused references to FiaMux libraries from other projects (LBG, FSP modules...).

PeiFiaMuxConfigInitLib could be considered to be moved to ME code
  as it not being used directly in PCH code but in ME (SPS).

Hsd-es-id: 1809944313
Original commit date: Mon Feb 24 17:27:28 2020 +0100
Change-Id: I69b3bf9f4030377e1155dec3e2a2ccf37cb78762
Original commit hash: 4e8fcc36b50f81037c433bb0b8699be045b15663

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Fia/FiaMuxConfig.h
ClientOneSiliconPkg/Include/FiaMuxPolicy.h
ClientOneSiliconPkg/Include/Library/MeFiaMuxLib.h
ClientOneSiliconPkg/Include/Library/PeiFiaMuxConfigInitLib.h
ClientOneSiliconPkg/Include/Ppi/FiaMuxPolicyPpi.h
ClientOneSiliconPkg/IpBlock/Fia/IncludePrivate/Library/PeiFiaPolicyLib.h
ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaPolicyLib/PeiFiaPolicyLib.inf
ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaPolicyLib/PeiFiaPreMemPolicyLib.c
ClientOneSiliconPkg/Library/BaseSiConfigBlockLib/BaseSiConfigBlockLib.c
ClientOneSiliconPkg/Pch/Include/PchLimits.h
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PchPreMemPrintPolicyVer3.c
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPreMemPolicyLibVer3.c

================================================================================ 
Commit: 31f9c4a5cd789bff040356f18a8b23e3a0803115 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:26:03 2020 +0530 
-------------------------------------------------------------------------------- 
SpiAccessLib: Exposing Extended BIOS Region options through SpiAccessLib

Created new functions to get SPI Extended BIOS Region configuration
parameters like decode range base, limit and to check if lock bits are
set.

Hsd-es-id: 18010905581

Original commit date: Fri Mar 13 13:18:18 2020 +0100
Change-Id: If489d3717c2d2c7bcff57bd51f824fed68fb4d55
Original commit hash: 60581afb5ea935a0333b5547d23e65c83b44047b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/SpiAccessLib.h
ClientOneSiliconPkg/Include/Register/PchDmiRegs.h
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PeiPchDmiLib.c
ClientOneSiliconPkg/IpBlock/Spi/Library/PeiDxeSmmSpiAccessLib/PeiDxeSmmSpiAccessLib.inf
ClientOneSiliconPkg/IpBlock/Spi/Library/PeiDxeSmmSpiAccessLib/SpiAccessLib.c

================================================================================ 
Commit: 024720abdcfd480c05a9f28d5aab2420c71bb6fa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:25:54 2020 +0530 
-------------------------------------------------------------------------------- 
[ADL] [PEG] Fix bug in Sip17 related API

Hsd-es-id: 16011056128
Impacted Platforms: ADL

Original commit date: Tue Apr 28 00:43:06 2020 +0530
Change-Id: Ic60e03d2677184a9c8a27c62c3d5565338bf12f0
Original commit hash: 3eb996545edfdcdf00f92deea9afcf86b075d814

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieSip17InitLib/PeiCpuPcieSip17InitLib.c

================================================================================ 
Commit: b6c2241cbed7fcc3727f9ee4bae99db86d8622ab 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:25:51 2020 +0530 
-------------------------------------------------------------------------------- 
Rename PcdMaxDpInExtPortSupported to PcdMaxSupportedDpInExtPort

For current design any pcd with post-fix Enabl(ed) or Support(ed) would be treated as build control/flag pcds.
PcdMaxDpInExtPortSupported is for maximum Dp-In External Port supported, it's not a build control/flag pcds, please prevent to use such naming to avoid the error in external release progress.

1. Rename from PcdMaxDpInExtPortSupported to PcdMaxSupportedDpInExtPort
Reason: PcdMaxDpInExtPortSupported don't belong to Build Flag (TRUE/FALSE), so rename it

2. Build Flag usage #if/#endif PcdHybridStorageSupport
Reason: PcdHybridStorageSupport belong to Build Flag (TRUE/FALSE), so use #if/#endif replace if in .c/.h code.

3. Build Flag usage #if/#endif PcdRklCmlCompSupport
Reason: PcdRklCmlCompSupport belong to Build Flag (TRUE/FALSE), so use #if/#endif replace if in .c/.h code.

Original commit date: Mon Apr 13 14:08:53 2020 +0800
Change-Id: I7cb72293cdb7113310a67662c3ec5441aa8a8b8d
Original commit hash: 6e9d2286e892f28c82cddd887c8daeaebda7b067

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiDpInInitLib/PeiDpInInitLib.c
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiDpInInitLib/PeiDpInInitLib.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchInit.c

================================================================================ 
Commit: 213b0f83df3d6f8693f650a6dabb6318fbf39489 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:25:45 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2187_00

Hsd-es-id: no sighting
Original commit date: Sun May 3 18:34:32 2020 -0700
Change-Id: I00bbd6875e457d53cf490065e6d101aaa6b034e5
Original commit hash: 59e3469156f9bf04d52b9a559ead9571269a2448

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: ae8b885527700e5d949ad168e0e8fd3d188bb55a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:25:42 2020 +0530 
-------------------------------------------------------------------------------- 
GraphicsInfoLib new dependency on TimerLib not added to .inf
- TimerLib is not presenr in .inf file where it is used in the GraphicsInfoLib

Hsd-es-id: 14011394918
Original commit date: Wed Apr 29 22:52:41 2020 +0530
Change-Id: I0dd5f283396a6c757a35cf5d91ad3486b36dd768
Original commit hash: 372dc0e2d26b3547b6e8e4e81e8e1ef870f61501

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Graphics/Library/PeiDxeSmmGraphicsInfoLib/GraphicsInfoLib.inf

================================================================================ 
Commit: 6e5cad6b9fa568965173aef66ecbcab221b0506f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:25:40 2020 +0530 
-------------------------------------------------------------------------------- 
[RKL] Fix ClientOneSiliconPkg KW issues

Hsd-es-id: N/A
Original commit date: Fri May 1 16:29:53 2020 -0700
Change-Id: I0fd3852248bbaf19188ad65984025e5131a49a50
Original commit hash: 1d1826e13f25e9fb7fa478aacbbc65287d4cd8c9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Library/BasePciExpressMultiSegLib/PciExpressLib.c
ClientOneSiliconPkg/Library/FspPciExpressMultiSegLib/PciExpressLib.c
ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmmPeriodicTimer.c
ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/PchxSmmHelpers.c

================================================================================ 
Commit: 94337977eea961f523e178bdc011d3482ad20583 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:25:36 2020 +0530 
-------------------------------------------------------------------------------- 
Create RC6 lock, Pavp lock, RC6 range valid, WOPCM Range Valid and Doorbell range public APIs to be consumed by PSCS/HSTI code

Hsd-es-id: 16011049281
Original commit date: Fri Apr 24 16:51:31 2020 +0530
Change-Id: I2d22352f02e34285e16b55c458c9b4d483398d87
Original commit hash: aa0afb92f2bdabddb9a15c8967760c0516259608

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/GraphicsInfoLib.h
ClientOneSiliconPkg/IpBlock/Graphics/Library/PeiDxeSmmGraphicsInfoLib/GraphicsInfoLib.c

================================================================================ 
Commit: f75f68cd1400a1643b03e5651bc426a7fc44a571 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:25:34 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2186_00

Hsd-es-id: no sighting
Original commit date: Sat May 2 18:33:15 2020 -0700
Change-Id: I66594324e3a21f65f9595299bf8d720cb8188278
Original commit hash: b56115263fe7c4716fe32fe879843eaf0d7ffb31

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: b721fa8baca73116ea839a53eac4c1d3698e60ad 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:25:26 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2185_00

Hsd-es-id: no sighting
Original commit date: Fri May 1 18:33:26 2020 -0700
Change-Id: Ib43a0ed7250e868aa3a28609f096d19c652ac814
Original commit hash: 2165b11f5be2d24b4d6aa695b3edd63ff7dae311

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 39e585e265aa83ca52b34580f1a52c434d96220f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:25:12 2020 +0530 
-------------------------------------------------------------------------------- 
Intel/Many: Fix file headers

Tag file with Intel Confidential
Fix file header to match latest style.

Hsd-es-id: 22010246306
Original commit date: Wed Apr 29 16:54:57 2020 -0700
Change-Id: I319fa64acc555ce29c72b6782a9c65c187e21f07
Original commit hash: d258d3470dbe2113c9d0ec7221977b429c0d41a9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fsp/FspGlobalDataInit/Pei/Ia32/FspHelper.nasm
ClientOneSiliconPkg/Fsp/Library/FspHelperLib/Ia32/FspHelper.nasm
ClientOneSiliconPkg/Fsp/Library/MonoStatusCode/MonoStatusCode.c
ClientOneSiliconPkg/Fsp/Library/MonoStatusCode/MonoStatusCode.h
ClientOneSiliconPkg/Fsp/Library/MonoStatusCode/MonoStatusCode.inf
ClientOneSiliconPkg/Fsp/Library/MonoStatusCodeNull/MonoStatusCodeNull.c
ClientOneSiliconPkg/Fsp/Library/MonoStatusCodeNull/MonoStatusCodeNull.inf
ClientOneSiliconPkg/Fsp/Tools/GenPartialHeader/Final.py
ClientOneSiliconPkg/Fsp/Tools/GenPartialHeader/name_change.py
ClientOneSiliconPkg/Fsp/Tools/GenPartialHeader/partial_header.bat
ClientOneSiliconPkg/Fsp/Tools/GenPartialHeader/partial_header.py

================================================================================ 
Commit: fc163168fa8ee75964a9c3d17c7a50883aa624be 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:24:54 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit NVS CI Update auto-generated NVS structure definitions

Hsd-es-id: no sighting
Original commit date: Thu Apr 30 22:06:34 2020 -0700
Change-Id: Ib953a970b72017441d8a54304168f274b4fee0df
Original commit hash: 935056346ae348e494f3ca745d7762fead6b9399

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
JasperLakeBoardPkg/Include/PlatformNvsAreaDef.h

================================================================================ 
Commit: 9568c2bb0572af169e10b6319f260f8db464d8b4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:24:52 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2184_01

Hsd-es-id: no sighting
Original commit date: Thu Apr 30 18:36:05 2020 -0700
Change-Id: I61cf30fa350c9ae7283cec08491fe46db978a4bf
Original commit hash: 062bcf5326bbd3f8a296ddd6c340e6efcb190533

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 27adc6360d60210a2a113a91e3a26048164e15b3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:24:45 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Fix PCIe lane detection in FIA lib

EBG FIA used to use 0x0 to encode PCIe Lanes.
Add 0xC in addition to 0x0 to encode PCIe lanes.

Hsd-es-id: 18011340357

Original commit date: Thu Apr 23 17:23:24 2020 +0200
Change-Id: I82a35fd53cde4b63ce25d6d9d6ec6d1b7bd32f6e
Original commit hash: 561fe9f9017153bafdf081e6cfb8c24f692ed5e8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Fia/IncludePrivate/Register/PchFia15Regs.h
ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaLib/PchFia15.c

================================================================================ 
Commit: e16cbdd89f9cd0c01f57a0f4e291940920aac5f5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:24:34 2020 +0530 
-------------------------------------------------------------------------------- 
PeiSatalib: SATA IP driver refactoring

IP initialization driver should possibly independent from other IPs
and SoC integration factors. Such appproach allows to resuse IP
initialization driver code in various products without any modification.
All necessary IP driver parameters shall be passed from upper layer- SoC
layer.
This change introduces above idea in SATA IP initialization driver.
To achieve this following data structures have been introduced:
SATA_CONTROLLER     : Identify instance of SATA IP
SATA_CONFIG         : SATA IP config block
SATA_PRIVATE_CONFIG : SATA IP private options
SATA_CALLBACK       : Pointers to callback functions
All above structures are prepared by SoC layer and passed to IP layer.

Hsd-es-id: N/A
Original commit date: Thu Mar 26 14:47:58 2020 +0100
Change-Id: I06b58ced05a56928c11dbfb435880137f2349e61
Original commit hash: cf33f0102fcd81d4fbd1ca162b445492c91614cb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/JslPch/Library/SataSocLib/SataSocLib.c
ClientOneSiliconPkg/Fru/JslPch/Library/SataSocLib/SataSocLib.inf
ClientOneSiliconPkg/Include/Library/SataLib.h
ClientOneSiliconPkg/Include/Library/SataSocLib.h
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiRstPrivateLib/PeiRstPrivateLib.c
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiRstPrivateLib/PeiRstRemapping.c
ClientOneSiliconPkg/IpBlock/Sata/Include/SataCtrl.h
ClientOneSiliconPkg/IpBlock/Sata/IncludePrivate/Library/PeiSataLib.h
ClientOneSiliconPkg/IpBlock/Sata/Library/PeiDxeSmmSataLib/PeiDxeSmmSataLib.inf
ClientOneSiliconPkg/IpBlock/Sata/Library/PeiDxeSmmSataLib/SataLib.c
ClientOneSiliconPkg/IpBlock/Sata/LibraryPrivate/PeiSataLib/PeiSataLib.c
ClientOneSiliconPkg/IpBlock/Sata/LibraryPrivate/PeiSataLib/PeiSataLib.inf
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLibEbg.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchInit.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchInitPei.h
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchSataInit.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibFspIcl.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibFspTgl.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibIcl.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibTgl.inf

================================================================================ 
Commit: fc2969f51fce1516615d5b20eb609a63e9b0c0af 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:24:21 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Update of programming of Clock Gating for PCH DMI

BWG requires PM Request Controller Power Gating
Hysteresis to be set to 0us.
This change adds programming for that.

Hsd-es-id: 14010023732
Original commit date: Fri Apr 17 15:13:09 2020 +0200
Change-Id: I5b31a097af93a1cc5089826137a71ec2d1942240
Original commit hash: d4516f386cdd04b2133c42aaa66c76006c000380

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PeiPchDmi15.c

================================================================================ 
Commit: 8cf01d750d3cf27bd019f719a87019c0f9b3b55c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:24:19 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Add Gen4 PCIe Equalization

Due to enhanced to Gen4 PCIe Equalization on ADL,
register definitions are added, register values and flow are modified,
to align with changes.

Hsd-es-id: 14010023732
Original commit date: Thu Feb 6 16:41:22 2020 +0100
Change-Id: I73b2b9356e12cc1d0c5ca00abb642eb0fe07832f
Original commit hash: ab213b13019b422e8866a3c442ab41c91d0ceddf

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/PcieRp/PcieConfig.h
ClientOneSiliconPkg/Include/Register/PchPcieRpRegs.h
ClientOneSiliconPkg/IpBlock/Hsio/LibraryPrivate/PeiHsioLib/HsioPreMem.c
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PeiPcieSipInitLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Register/PcieSipRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/Library/PeiDxeSmmPchPcieRpLib/PchPcieRpLibVer1.c
ClientOneSiliconPkg/IpBlock/PcieRp/Library/PeiDxeSmmPchPcieRpLib/PchPcieRpLibVer2.c
ClientOneSiliconPkg/IpBlock/PcieRp/Library/PeiDxeSmmPchPcieRpLib/PchPcieRpLibVer4.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PciExpressHelpersLibrary/PciExpressHelpersLibrary.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PciExpressHelpersLibrary/PciExpressHelpersLibrary.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PcieClientRpLib/PcieClientRpLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PcieLinkEq.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PcieRpInitInternal.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPciePreMemRpInitLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLibVer1.inf
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLibVer2.inf
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLibVer4.inf
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitVer1.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitVer2.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitVer4.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipEqLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.inf
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiRstPrivateLib/PeiRstRemapping.c
ClientOneSiliconPkg/Pch/PchInit/Smm/PchPcieSmm.c
ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmiDispatch.c
JasperLakeFspPkg/JasperLakeFspPkg.dsc

================================================================================ 
Commit: 5c31f73d74fb9d1757dc9ee493a870781982d661 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:24:12 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: PCH DMI Gen3 Initialization flow update.

This change adds configuration of Remote Transmitter Precursor,
and Postcursor Preset to Coefficient mapping registers, for all lanes.
New flow requires it to be done before training the link to Gen3.
This change also updates preset to coefficient mapping
for ADP DMI.

Hsd-es-id: 14010016829
Original commit date: Thu Apr 2 13:36:35 2020 +0200
Change-Id: I9d4f20c5d3c3a4da716804e1f3d95b8fdbe2d425
Original commit hash: 5af772e7366682d2614af40f9e4c37bcea1c0865

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/PchDmi15Regs.h
ClientOneSiliconPkg/Include/Register/PchDmi17Regs.h
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PeiPchDmi15.c

================================================================================ 
Commit: 285b27720a1472a0356dca7f94f209bc54a6b80b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:24:09 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2184_00

Hsd-es-id: no sighting
Original commit date: Thu Apr 30 03:26:16 2020 -0700
Change-Id: Ieab59c814b318fdc5d1ecc4548a47ec8a8df823f
Original commit hash: 54a2b5e26481ec752b3ee753cd104d3ed12d2f45

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 8d3464e8105997bb76ab0bc4ffe40a8e13a52750 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:24:06 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Miscellanous SIP 17 DMI registers configuration

SIP 17 BWG requires additional registers to be programmed
in order for DMI to function properly.

Hsd-es-id: 14010023732
Original commit date: Mon Mar 30 16:20:59 2020 +0200
Change-Id: I4d8331731d632433d12e3ec3e1b4dd7b4ef08f63
Original commit hash: ded70286a74f39591bb449c6a686f71afbd40fbf

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PeiPchDmi15.c

================================================================================ 
Commit: 211c6bcae683b95f034f9afb8b1c85c27bf611fa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:24:03 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/Mbp: Before DID the UEFI must use BUP_MPHY_READ_FROM_MPHY cmd

Affected platforms: EGS, C1S
Problem: ChipsetInit Sync is not triggered (in case of SPS FW onboard) because the
         UEFI FW doesn't have HSIO version in MBP. It is caused by sending
         ICC_READ_FROM_MPHY_CMD HECI message before DID (but this message is
         supported only after DID).

Changes:
1. In function PrepareSpsMeBiosPayload () added condition which checks if the DID
   message has been sent or not. If so, then the UEFI uses ICC_READ_FROM_MPHY_CMD,
   otherwise BUP_MPHY_READ_FROM_MPHY.
2. Removed W/A for Simics which sets DebugMode to 1. It's no longer needed.
   Solved in commit 65f62d6497e57b1f6fd2e06a3911d0caa5ee07e7.
3. Reworked function PeiHeciReadFromMphy from HeciMsgPeiLib.c. From now it uses
   HeciSendWithAck from MeUtils library.

Hsd-es-id: 1307539766
Original commit date: Wed Apr 29 13:28:22 2020 +0200
Change-Id: Ie0dd9b25c018a98355b05868f8bef49030bbee60
Original commit hash: 2418d128c093ef56c3bf7d7a0da0c7546b98b4cd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/HeciMsgPeiLib.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MbpDataVer3.c

================================================================================ 
Commit: f0fa697ec41851104c4a23d84629ac6edda992c5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:24:02 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MeEDebugLib: Created Null instance of MeEDebugSupport lib

Affected platforms: EGS, FHF
Problem: EGS BIOS asserts when running on locating gHeciPpiGuid protocol.
Root-cause: EGS UEFI FW doesn't support gHeciPpiGuid protocol. For now there
            is no requirement to support MeEDebug mode in server projects.

Change:
1. Created null instance of MeEnhancedDebugSupport library with mocked functions.
2. Used PeiMeEnhancedDebugLibNull library for EGS and FHF, instead of
   PeiMeEnhancedDebugLib.

Hsd-es-id: 18011389072
Original commit date: Wed Apr 29 16:07:42 2020 +0200
Change-Id: Ic2950e90b83116d7c2fa9a174fd954ca9f7fe5a2
Original commit hash: 62e8ea77b9f73c7003cd8b964a8d44dedbf89dc4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeEnhancedDebugLibNull/MeEnhancedDebugSupportNull.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeEnhancedDebugLibNull/PeiMeEnhancedDebugLibNull.inf

================================================================================ 
Commit: 7ddd10a4865c8283e15f1c72f5281e64eb452c0c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:23:57 2020 +0530 
-------------------------------------------------------------------------------- 
C1S/PeiHsioLib: Move USB HSIO tuning prgramming to Hsio IP Block

All HSIO related code should be located in Hsio IP Block.
USB phy tunning code was located in PeiPchInit library.
This change moves the code to proper location.

Hsd-es-id: N/A
Original commit date: Mon Apr 20 12:24:48 2020 +0200
Change-Id: Ic5e4dd83ca253bd02ba501df71c532b6290e8076
Original commit hash: 86fa0c40ce2e4308d20e6273c027faa35ec0c398

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieLinkTrain.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPciePreMemRpInitLibVer1.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPciePreMemRpInitLibVer2.c
ClientOneSiliconPkg/IpBlock/Hsio/IncludePrivate/Library/PeiHsioLib.h
ClientOneSiliconPkg/IpBlock/Hsio/LibraryPrivate/ChipsetInitLib/HsioLane.c
ClientOneSiliconPkg/IpBlock/Hsio/LibraryPrivate/PeiHsioLib/PeiHsioLib.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchUsb.c

================================================================================ 
Commit: 2ae2ae8f3c36164d306bd4b0ba04f94b50fe86a0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:23:52 2020 +0530 
-------------------------------------------------------------------------------- 
[JSL] TcssUcmDevice needs to be enabled by default for UCSI

Enabling TcssUcmDevice by default for UCSI.

Hsd-es-id: https
Original commit date: Thu Apr 30 15:26:53 2020 +0800
Change-Id: I8e83a5d02a34f6de049d515b92bbc567b2a4540a
Original commit hash: adb983e2bf3bbfb9f41224c3b8b841a501265516

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakePlatSamplePkg/Setup/PlatformSetup.hfr

================================================================================ 
Commit: 77c461ccdf22539daec2e87c9b3a0d9d3e5f0206 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:23:50 2020 +0530 
-------------------------------------------------------------------------------- 
JasperlakeFspPkg: Include PchInitDxeFspIcl.inf for FSP build also.

In core boot BIOS PSTH_CTL register BIT2 has to be set. But this bit is not
set in Coreboot (Boot Loaders using FSP External Package) because PchInit
Module Entry Point for FSP is not getting called. Moving PchInitDxeFspIcl.inf
out of Internal Tag to make it available for External FSP Build will fix this issue.

Hsd-es-id: 16011067516
Original commit date: Thu Apr 30 11:10:14 2020 +0530
Change-Id: I1653937a37051e205f785f34500596a5068a8160
Original commit hash: d784861998041be5d6e67652148c98a379e21a16

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeFspPkg/JasperLakeFspPkg.dsc

================================================================================ 
Commit: 1973b6f6e349316f89c50ac55cafe54cfcdf8422 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:23:45 2020 +0530 
-------------------------------------------------------------------------------- 
[JSL] PlatSamplePkg/Features/Dptf: New ACPI Device ID for each platform generation

Changed _HID for DPTF Participants based on the DTT requirement.

Hsd-es-id: 16010947452
Original commit date: Fri Mar 27 11:31:07 2020 +0530
Change-Id: I761f5d46361d71df7c9b74408044f44c73eb639a
Original commit hash: 85583786243d2d4ea6091c1f114b7b38caaf5915

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakePlatSamplePkg/EC/Asl/EC.ASL
JasperLakePlatSamplePkg/Features/Dptf/AcpiTables/BatteryParticipant.asl
JasperLakePlatSamplePkg/Features/Dptf/AcpiTables/ChrgParticipant.asl
JasperLakePlatSamplePkg/Features/Dptf/AcpiTables/Dptf.asl
JasperLakePlatSamplePkg/Features/Dptf/AcpiTables/PchpParticipant.asl
JasperLakePlatSamplePkg/Features/Dptf/AcpiTables/Sds/DptfSds.asl
JasperLakePlatSamplePkg/Features/Dptf/AcpiTables/Sen1Participant.asl
JasperLakePlatSamplePkg/Features/Dptf/AcpiTables/Sen2Participant.asl
JasperLakePlatSamplePkg/Features/Dptf/AcpiTables/Sen3Participant.asl
JasperLakePlatSamplePkg/Features/Dptf/AcpiTables/Sen4Participant.asl
JasperLakePlatSamplePkg/Features/Dptf/AcpiTables/Sen5Participant.asl
JasperLakePlatSamplePkg/Features/Dptf/AcpiTables/TFN1Participant.asl
JasperLakePlatSamplePkg/Features/Dptf/AcpiTables/TPwrParticipant.asl

================================================================================ 
Commit: 9310ae599065b7f5c6b70534398a53e43dba2160 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:23:41 2020 +0530 
-------------------------------------------------------------------------------- 
Create separate hfr file for RootPort configuration and include in TestMenuSetup.vfr

Created separate hfr file for Hardware Eq configuration and included in TestMenuSetup.vfr for all RPs.
Also Implemented Coefficient list cm/cp for all RPs.

Hsd-es-id: 16010948380
Impact Platforms: ADL,RKL,TGL,SBX

Original commit date: Tue Apr 7 21:41:03 2020 +0530
Change-Id: I718d54569d52ec6416f9a84087132ef50f519625
Original commit hash: 2b2606695b3fabd35dc154881af488c10535a515

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/PcieRp/PcieConfig.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer1.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c

================================================================================ 
Commit: c9634b5e310c1c0c43b40daad2f9e934df7e1694 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:23:26 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2183_00

Hsd-es-id: no sighting
Original commit date: Wed Apr 29 18:34:15 2020 -0700
Change-Id: I08ea2bb91f27be22fc50ec774ffb010558dafb4f
Original commit hash: 6866b1341592dd3df23de2829b44e91cdf27170d

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 8ba9692cbd414a2a04d65624cc9f55756ec085d8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:23:19 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg\IpBlock\PeiThcInitLib; THC stops power-gating after few S0ix cycles

- D0i2 setting happens regardless of THC disabled/enabled state.

Hsd-es-id: 22010202902
Original commit date: Mon Apr 13 09:31:09 2020 -0700
Change-Id: I98ae9ec4e16b2debf6d5ee4d916453c4c9b92cfc
Original commit hash: 8fbcddc13906a733cca6d409b2238088c5f370b6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Thc/LibraryPrivate/PeiThcInitLib/PeiThcInitLib.c

================================================================================ 
Commit: c7b86f6748cb73f7fbfe9c7d469c62b1f62571e1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:23:18 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconePkg/IpBlock/SerialIo: ADL PCH ACPI Support for S/P/M for LPSS

- Created Pch Fru Specific version of ACPI
- Serial IO ACPI Device declaration moved to new FRU Layer
- Separated Serial IO common ACPI code within IpBlock:
--- cross usage within all Serial IO
--- individual uasge within each controller sub type

Hsd-es-id: 14011083478
Original commit date: Tue Apr 21 20:24:06 2020 -0700
Change-Id: Id77d42f4850f47e859aaf0a0ca63b0276b6ec248
Original commit hash: 8c3831d3b148357894ac397fcfbc9005364b533f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/JslPch/Include/AcpiTables/Dsdt/PchFru.asl
ClientOneSiliconPkg/Fru/JslPch/Include/AcpiTables/Dsdt/SerialIoAcpiDefinesJsl.h
ClientOneSiliconPkg/Fru/JslPch/Include/AcpiTables/Dsdt/SerialIoI2cJsl.asl
ClientOneSiliconPkg/Fru/JslPch/Include/AcpiTables/Dsdt/SerialIoSpiJsl.asl
ClientOneSiliconPkg/Fru/JslPch/Include/AcpiTables/Dsdt/SerialIoUartJsl.asl
ClientOneSiliconPkg/IpBlock/SerialIo/AcpiTables/SerialIoCommon.asl
ClientOneSiliconPkg/IpBlock/SerialIo/AcpiTables/SerialIoI2cCommon.asl
ClientOneSiliconPkg/IpBlock/SerialIo/AcpiTables/SerialIoI2cController.asl
ClientOneSiliconPkg/IpBlock/SerialIo/AcpiTables/SerialIoSpiCommon.asl
ClientOneSiliconPkg/IpBlock/SerialIo/AcpiTables/SerialIoSpiController.asl
ClientOneSiliconPkg/IpBlock/SerialIo/AcpiTables/SerialIoUartCommon.asl
ClientOneSiliconPkg/IpBlock/SerialIo/AcpiTables/SerialIoUartHiddenController.asl
ClientOneSiliconPkg/IpBlock/SerialIo/AcpiTables/SerialIoUartPciController.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/Pch.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchSerialIoI2c.asl

================================================================================ 
Commit: 007825c9d5e92d90af8c0d99b97c42f2499427b3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:23:13 2020 +0530 
-------------------------------------------------------------------------------- 
FspPkg\FspSerialIoUartDebugHelper: UART debug messages not working for Coreboot/Kernel after FSP initializes Uart.

FSP should utilize Skip option even for Debug UART (since it was configured previously).
If FspmUpd for UartDebugMode is set to Skip init, SerialIoUartConfiguration should return.

Hsd-es-id: 14011291487
Original commit date: Wed Apr 29 14:09:52 2020 -0700
Change-Id: I2c1fce7443bb14af4db6dfb1a445ecaf46fe233c
Original commit hash: c37fdd1a74ce527256cee5115c0ed3f5b614ba40

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fsp/Library/FspSerialIoUartDebugHelperLib/FspSerialIoUartDebugHelperLib.c

================================================================================ 
Commit: 5a4f23d6683b300e4d8aa55a5d6a1d03a0627fe6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:23:11 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/Thc/PeiThcInitLib: Missing LTR enabling

- Removed pointless LTR configuration

Hsd-es-id: 14011204365
Original commit date: Thu Mar 26 08:01:29 2020 -0700
Change-Id: I6fc20d370dc370929f782ece8dddeb0312ca5241
Original commit hash: 63aa61c15f6466fe4fa2e4c16576674f6df9c681

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Thc/LibraryPrivate/PeiThcInitLib/PeiThcInitLib.c

================================================================================ 
Commit: fd9e79400884f821625707ec730458fef9b9de36 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:23:07 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: SIP 17 DMI Multi VC Support

SIP 17 BWG requires BIOS to configure for DMI Support for Multi VC.
This change adds function for appropriate configuration.

Hsd-es-id: 14010016829
Original commit date: Fri Apr 3 10:17:45 2020 +0200
Change-Id: I7d7b9fca6c4d8d9f5268951d2df501a5715c5a0e
Original commit hash: 2840cebd3f3c0d64057b214f43539a3b9c3de0b7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/PchDmi17Regs.h
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PeiPchDmi15.c

================================================================================ 
Commit: 24a0401a4afd71c5ebbd18f93d5d90e5bc769160 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:22:59 2020 +0530 
-------------------------------------------------------------------------------- 
C1S/PchPcieRpLibVer3: Fixed implementation of GetPchPcieRpNumber () for EBG

1. Fixed implementation of the GetPchPcieRpNumber () to reflect the EBG PCIe Root Port BDF assignment
2. Removed duplicate code in GetPchPcieRpNumber () and PciePortNum ()

Hsd-es-id: 1307536434
Original commit date: Wed Apr 29 12:17:03 2020 +0200
Change-Id: I10f25fbf3b475ae53582efc7ca0597aa03b337de
Original commit hash: d7bee525d841e744584beb63020de8ef9617d3dc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/Library/PeiDxeSmmPchPcieRpLib/PchPcieRpLibVer3.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PcieEnterpriseRpLib/PcieEnterpriseRpLib.c

================================================================================ 
Commit: 34f306f129db9483ef34b05a7b9253dae89d5314 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:22:56 2020 +0530 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg/ClientOneSiliconPkg: Add NHLT and XTAL support for ADL-P

Reading current XTAL value from CPU regs and update NVS data.
Add NHLT for XTAL 24MHz.

Hsd-es-id: N/A
Original commit date: Tue Apr 28 15:48:35 2020 +0200
Change-Id: I7d97a4c24b6e63a2098ad064c023ad5db9b31b06
Original commit hash: 7993595c9af4acd7533583c4c5f7742569ffe34d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchHdaAcpi.c
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInitDxeIcl.inf
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInitDxeTgl.inf

================================================================================ 
Commit: ee027b473815519e2b5d48a389d593c7593eb911 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:22:49 2020 +0530 
-------------------------------------------------------------------------------- 
[ADP-S]: Adding CSME PSF5 PID in PsfSegments() function

CSME_PSF (PSF5) PID was not added in the PsfSegments structure in
the Ver4 file of PSF Library for ADP-S.

Hsd-es-id: 1409884540
Original commit date: Tue Apr 28 18:44:36 2020 +0530
Change-Id: Ia8d4ba6a47c0a0d7ac06a6851e0359ceb7889f2b
Original commit hash: 57556a2af0c4c676a64a40e59307843443230c1e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PsfLibVer4.c

================================================================================ 
Commit: fd671450fd836cb61790dccc4146ff800867b57d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:22:45 2020 +0530 
-------------------------------------------------------------------------------- 
BIOS does not retain overridden IMON slope/offset values.

  - Fixed negative IMON Slope value are not getting updated.
  - Updated Setup to readback and display IMON Slope and Offset

Hsd-es-id: 22010151712
Original commit date: Tue Apr 28 15:07:45 2020 +0530
Change-Id: I9ab84e6a3ea5fb2b60fb93c99bbc9a4942f1f4d1
Original commit hash: 97501352e37f8e16de204d2b62ce0da3ce51adc4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrLib/PeiVrLib.c
JasperLakePlatSamplePkg/Setup/CpuSetup.c

================================================================================ 
Commit: fc92e438abd18b40dcf557d65d447db0de1b930a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:22:43 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/Mbp: Extended MBP_MPHY_DATA with 'Available' field

Affected platforms: RKL, ADL, JSP, EGS
Problem: EBG BIOS asserts when running on Simics black box on checking
         OemCrc in IsChipsetInitSyncRequired().

Changes:
1. Added a field 'Available' to MBP_MPHY_DATA structure.
2. When bios gets MPHY version (by MBP or by ICC message), then bios
   sets 'Available' bit for MphyData in MBP Hob.
3. Added condition in IsChipsetInitSyncRequired function which checks
   if bit 'Available' for MphyData is set, if so, then function can
   proceed, otherwise it returns FALSE.

Hsd-es-id: 18011381390
Original commit date: Tue Apr 28 11:30:16 2020 +0200
Change-Id: I0fe39ff303a5e94bb47ad3683c06a8e8133979b6
Original commit hash: 65f62d6497e57b1f6fd2e06a3911d0caa5ee07e7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/MeBiosPayloadData.h
ClientOneSiliconPkg/IpBlock/Hsio/LibraryPrivate/ChipsetInitLib/ChipsetInitLib.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MbpDataCommon.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MbpDataVer3.c

================================================================================ 
Commit: 8546a2f0ec7d7b41082e3bf8bfe17a61c38ae977 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:22:31 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Added support of Dynamic clock gating.

Added SIP17 support for clock gating.

Hsd-es-id: 14010023732
Original commit date: Fri Apr 3 14:29:28 2020 +0530
Change-Id: If96423f3598178cdbb7c258b4afb17ea653fe398
Original commit hash: 59b2b13b8b546bb1829f07ca49aeec769d7fe90f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/PchPcieRpRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PeiPcieSipInitLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Register/PcieSipRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: 8be045e6cce830d526220b7f266b48d1ec1432ff 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:22:26 2020 +0530 
-------------------------------------------------------------------------------- 
Fix system hange issue when hot plug PCIE device.
  Remove HOB access inside PCIE SMI handler.

Hsd-es-id: 16011042707
Impacted Platforms: All TGL platform

Original commit date: Tue Apr 28 07:07:59 2020 +0800
Change-Id: I6337568ab34858a06647810370ff022baa0c73b7
Original commit hash: 95e01fdfe72c2a21e5d70ee5f9e28c5492af1410

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PciExpressHelpersLibrary/PciExpressHelpersLibrary.c

================================================================================ 
Commit: d50226b58d6a303e55cc0985b7055a89951f8b60 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:22:22 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg\Fru\JslCpu :Cleanup simics W/A from jslcpu as now simics is able to populate correct cpuid

 -Removed workaround for simics

 -Simics is populating correct CPUID

Hsd-es-id: N/A
Original commit date: Tue Apr 28 18:05:12 2020 +0530
Change-Id: Ic63eb335cf6b3f1a0a3cad2650d58cc3e3d5f736
Original commit hash: 60dd7f03b3125572655a7e797ce1652f303e52cb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/JslCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c

================================================================================ 
Commit: de088143ed374333e88831ba563ca39bb570a083 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:22:21 2020 +0530 
-------------------------------------------------------------------------------- 
ClientCommonPkg: Remove Logo images in ClientCommonPkg

The Logo images in ClientCommonPkgare not used any more, so need to remove:
ClientCommonPkg/InternalOnly/FullLogo
ClientCommonPkg/InternalOnly/Logo
ClientCommonPkg/Logo

Hsd-es-id: 1507850828
Original commit date: Tue Apr 7 09:32:50 2020 +0800
Change-Id: Ie358e921a831fff5272beee2f93fab2b390074ac
Original commit hash: 8d1b1794e50256bf6899c128601d8b570b040536

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/Logo/Logo.bmp
ClientCommonPkg/Logo/Logo.inf

================================================================================ 
Commit: 75226b449e3b3fcd092e24422c4def3bdcde46f5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:22:19 2020 +0530 
-------------------------------------------------------------------------------- 
ClientCommonPkg: Remove ClientCommonPkg/Library/DxeLogoLib

ClientCommonPkg/Library/DxeLogoLib is not used anymore, so remove
it and related codes:
ClientCommonPkg/Library/DxeLogoLib
ClientCommonPkg/Include/Library/LogoLib.h
ClientCommonPkg/Include/Protocol

Hsd-es-id: 1507850824
Original commit date: Tue Apr 7 09:28:40 2020 +0800
Change-Id: I7151309131440392d3c3263d0fb5f7fc0f80179d
Original commit hash: ceabc8f98e5d28ee6ec1240978450a983d8411ff

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/Include/Library/LogoLib.h
ClientCommonPkg/Include/Protocol/OEMBadging.h
ClientCommonPkg/Library/DxeLogoLib/DxeLogoLib.inf
ClientCommonPkg/Library/DxeLogoLib/Logo.c

================================================================================ 
Commit: 1f553109018a14c6eeace4ca810eb244e0da5652 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:22:13 2020 +0530 
-------------------------------------------------------------------------------- 
[C1S] HandleTpmStartupFailureOnS3 in BootGuardLibraryNULL

    Here is one issue feedback for JSL 2143. Intel added a function which is named HandleTpmStartupFailureOnS3
  into BootGuardLibrary but Intel forgot to add the same function into BootGuardLibraryNULL.

    This issue will cause some build error if we use NULL lib.

Hsd-es-id: 1507948221
Original commit date: Fri Apr 24 14:29:08 2020 +0800
Change-Id: I5e54e94a87a35a8e90c0b42a1d7044200a200366
Original commit hash: 939bdd54bb553e0897ef88e7cf0658fa03f37ec8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmBootGuardLibNull/BootGuardLibraryNull.c

================================================================================ 
Commit: 14e417eb1b97b25a1e059bd6f79b12ba8ef896f9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:22:11 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2182_00

Hsd-es-id: no sighting
Original commit date: Tue Apr 28 18:36:13 2020 -0700
Change-Id: I6851bf22ff5c3f2f626e2301807ffac9677eb4fc
Original commit hash: f4869bc61e7978479b77d4731c784195e14eb72f

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 83ce072f5b2d2b8024463835c7c14297b4641666 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:22:08 2020 +0530 
-------------------------------------------------------------------------------- 
Use BootLogoLib instead of DxeLogoLib

1. Use BootLogoLib instead of DxeLogoLib
2. Use UserInterface/LogoFeaturePkg/LogoDxe to provide
 EDKII_PLATFORM_LOGO_PROTOCOL.
3. Logo raw data is used by DxeLogoLib previously, remove it
 since DxeLogoLib is not used anymore.

Hsd-es-id: 1507850824
Original commit date: Fri Feb 28 09:18:13 2020 +0800
Change-Id: I39efded676a019da9fd02c00135ec40c787defe4
Original commit hash: 4196d93618065f5aaa9ed9ea2bdde2ca179f917d

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BoardPkg.dsc
JasperLakeBoardPkg/BoardPkg.fdf
JasperLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c
JasperLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.h
JasperLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerHiiFreeLib.inf
JasperLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerLib.inf
JasperLakePlatSamplePkg/Library/DxePlatformBootManagerLib/MemoryTest.c
JasperLakePlatSamplePkg/Library/DxePlatformBootManagerLib/PlatformBootOption.c
JasperLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: 5677065166b77433ff04ed253a438283d8b41e7e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:21:55 2020 +0530 
-------------------------------------------------------------------------------- 
[RKL-S][A0][PO][TGP-H] Missing Bios knob: Memory - under overclocking
     Added the goto MEMORY_CONFIG_FORM_ID

Hsd-es-id: 16011070462
Impacted Platforms: ADL, RKL, JSL

Original commit date: Tue Apr 28 18:35:09 2020 +0530
Change-Id: I34c2a528b076a4f96d51e3a65e07543ee05d311f
Original commit hash: 23b85b0333422ce8f252727cccfde5e2a1cea957

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: e98545101a8416ea9a22e6f7699480e4d711ee44 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:21:33 2020 +0530 
-------------------------------------------------------------------------------- 
[ADL]PCH USB-C SBU pins configuration change

Update ADL-LP SBU pins, add GPPC_E20, GPPC_E21, GPPC_D9, GPPC_D10, GPPC_D11 and GPPC_D12

Hsd-es-id: 2209589791
Original commit date: Thu Apr 16 22:02:16 2020 +0800
Change-Id: I1b5e3788bd59e2ad847c0144e5edac24c21e094b
Original commit hash: c11e6d6b789f76541add50fc1cc06920cfce1f27

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer4.c

================================================================================ 
Commit: 301d8c43960874834fae36dc446d574ac2170db4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:21:30 2020 +0530 
-------------------------------------------------------------------------------- 
PeiHsioLib: Move HSIO realted code to IP Block

There was the code related to HSIO located in PeiPchInit library.
Correct location for the code should be in Hsio IP Block folder.
This change moves the code to right place.
Moved code has been distributed in two places:
1. PeiHsioLib library- code related to HSIO initialization
2. ChipsetInitLib- new library delivering ChipsetInit table update
   procedure

Hsd-es-id: N/A
Original commit date: Wed Apr 8 10:14:37 2020 +0200
Change-Id: Ifa500d4615b9b76724a5fc8d14994a4b52d12306
Original commit hash: 932bf8c222333d9dbae6a6f94dc5968313ae395d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Hsio/IncludePrivate/Library/ChipsetInitLib.h
ClientOneSiliconPkg/IpBlock/Hsio/IncludePrivate/Library/PeiHsioLib.h
ClientOneSiliconPkg/IpBlock/Hsio/LibraryPrivate/ChipsetInitLib/ChipsetInitLib.c
ClientOneSiliconPkg/IpBlock/Hsio/LibraryPrivate/ChipsetInitLib/ChipsetInitLib.inf
ClientOneSiliconPkg/IpBlock/Hsio/LibraryPrivate/ChipsetInitLib/HsioLane.c
ClientOneSiliconPkg/IpBlock/Hsio/LibraryPrivate/PeiHsioLib/HsioLane.c
ClientOneSiliconPkg/IpBlock/Hsio/LibraryPrivate/PeiHsioLib/HsioPreMem.c
ClientOneSiliconPkg/IpBlock/Hsio/LibraryPrivate/PeiHsioLib/PeiHsioLib.c
ClientOneSiliconPkg/IpBlock/Hsio/LibraryPrivate/PeiHsioLib/PeiHsioLib.inf
ClientOneSiliconPkg/IpBlock/Me/IncludePrivate/MeEnhancedDebugHob.h
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/HeciMsgPeiLib.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeEnhancedDebugLib/MeEnhancedDebugSupport.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeEnhancedDebugLib/PeiMeEnhancedDebugLib.inf
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MbpDataVer3.c
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsb2PhyLib/PeiUsb2PhyLib.inf
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsb2PhyLib/Usb2PhyLib.c
ClientOneSiliconPkg/LibraryPrivate/PeiSiFviInitLib/PeiSiFvi.c
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PchPreMemPrintPolicyVer3.c
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PchPrintPolicy.c
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPreMemPolicyLibVer3.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchInit.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchInitPei.h
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchInitPreMem.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibFspIcl.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibFspTgl.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibIcl.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibTgl.inf
ClientOneSiliconPkg/Product/JasperLake/SiPkgCommonLib.dsc
JasperLakeFspPkg/JasperLakeFspPkg.dsc

================================================================================ 
Commit: 5d8303b3270c9669506c88370b672d2daeee8f9a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:21:22 2020 +0530 
-------------------------------------------------------------------------------- 
[ADL] Avoid AP calls PEI Service Pointer in SMBIOS Library

Issue: AP Should not build data hob & send it to PEI service pointer

 Terminated the AP calls to PEI service pointer in SMBIOS Captured the AP's cache information &added it to PEI service pointer as HOB in BSP

Hsd-es-id: 16011027709
Original commit date: Mon Apr 27 12:22:36 2020 +0530
Change-Id: I0527e175d140164bc3fc35ef506d2bca213b9d1e
Original commit hash: f213f35ac79a043680627f0d9a2e8afd9ce97ca7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiSmbiosCpuLib/SmbiosType7.c

================================================================================ 
Commit: 7304ec730a0b718a6555c42cbd291d64dddcfb47 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:21:19 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Skip LPSS init if disabled in PMC

SerialIo IpBlock would attempt to initialize the LPSS
controllers even if it has been disabled in PMC and hidden
in PSF which is causing  a lot of unmapped memory accesses
and potentially can lead to boot problems. This patch introduces
check if PMC enabled LPSS before staring the init process.

Hsd-es-id: 16011013289
Original commit date: Thu Apr 23 18:26:53 2020 +0200
Change-Id: I93d852d117f57cecb264405168f7cefc1b6dffac
Original commit hash: a46d602a6632c15a48d0e37c18eccdc0e3c8a920

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoInitLib.c

================================================================================ 
Commit: dd5afc09367293f85a63c3b17951fd26bf3d00c1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:21:07 2020 +0530 
-------------------------------------------------------------------------------- 
JasperLakeBoardPkg,JasperLakePlatSamplePkg,ClientOneSiliconPkg/FirmwareBootMedia library/module: Replace Boot Media Infrastructure with Open Source Implementation

Code for determining the firmware boot media device has been added to edk2-platforms open source.
This commit replaces the infrastructure of firmware boot media device for TigerLake with the open source implementation.

- In SiPkg DSC and BoardPkg DSC, replace the BootMediaLib instances in ClientOneSiliconPkg
  with the FirmwareBootMediaLib in IntelSiliconPkg under Edk2Platform open source.
- Use FirmwareBootMediaInfoPei module in BoardModulePkg Edk2Platform open source
  instead of using BootMediaInfoPei module under TigerLakeBoardPkg.
- Create a new instance of FirmwareBootMediaInfoLib in TigerLakeBoardPkg,
  and move the logic from ReadBootMediaTypeFromHardware ( ) to IdentifyFirmwareBootMediaType ( ),
  so the BootMediaInfoPei module in open source will call that function
  where the logic is currently used for TigerLake to determine the boot media.
- Replace BootMediaLib to FirmwareBootMediaLib in all modules for TigerLake.
- Clean up BootMediaInfoPei module.
  Keep BootMediaLib for PEI/DXE in ClientOneSiliconPkg for other platform projects.
- Clean up unnecessary BootMediaLib from a couple of modules' INF.
  Keep it for those modules which may probably reference the library for the future.
  Also keep it for TSN.

Hsd-es-id: 2209242465
Original commit date: Fri Apr 24 03:53:53 2020 -0700
Change-Id: I9e9beba62ea31d31e6b1224c37ec99145286e524
Original commit hash: 555149cb80b198ebe5dc339179c057b94f2675e0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/JasperLake/SiPkgDxeLib.dsc
ClientOneSiliconPkg/Product/JasperLake/SiPkgPeiLib.dsc
JasperLakeBoardPkg/BoardPkg.dsc
JasperLakeBoardPkg/BoardPkg.fdf
JasperLakeBoardPkg/BootMediaInfo/BootMediaInfo.c
JasperLakeBoardPkg/BootMediaInfo/BootMediaInfo.h
JasperLakeBoardPkg/BootMediaInfo/BootMediaInfo.inf
JasperLakeBoardPkg/BootMediaInfo/BootMediaInfoPei.c
JasperLakeBoardPkg/Library/PeiFirmwareBootMediaInfoLib/PeiFirmwareBootMediaInfoLib.c
JasperLakeBoardPkg/Library/PeiFirmwareBootMediaInfoLib/PeiFirmwareBootMediaInfoLib.inf
JasperLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerHiiFreeLib.inf
JasperLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerLib.inf
JasperLakePlatSamplePkg/Library/DxePlatformBootManagerLib/PlatformBootOption.c
JasperLakePlatSamplePkg/Library/PeiPolicyBoardConfigLib/PeiPolicyBoardConfigLib.inf
JasperLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
JasperLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
JasperLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
JasperLakePlatSamplePkg/Platform/SpiFvbService/SpiFvbServiceDxe.inf
JasperLakePlatSamplePkg/Platform/SpiFvbService/SpiFvbServiceSmm.inf
JasperLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c
JasperLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.inf
JasperLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMemFsp.inf

================================================================================ 
Commit: 6cc85515ff5e916ca0dbbbc113a33e46bbc2abff 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:21:04 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Added PchInfo support for ADL P and ADL M

Added DID and updated the information on the supported devices

Hsd-es-id: 16010946611
Original commit date: Thu Apr 9 20:11:43 2020 +0530
Change-Id: Ib7795770ef158e1b18a335a1c82a69aefebf8408
Original commit hash: 3886406d79901515f0fd035f6da56e85b42228ed

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/Include/Library/PchInfoLib.h
ClientOneSiliconPkg/Pch/Include/Register/PchRegsLpcAdl.h
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLib.c
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLibAdl.c
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PeiDxeSmmPchInfoLibAdl.inf

================================================================================ 
Commit: a2a398bea6b55ee8cce782215d3ba1d1da3163c9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:20:42 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2181_00

Hsd-es-id: no sighting
Original commit date: Mon Apr 27 18:35:40 2020 -0700
Change-Id: Ia6d19b2aea033298609fec648f89a42a6b009586
Original commit hash: fcf7dbde646e20001315650273cede375c846399

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 62c76677eeaeb6e2fd02ffa809f32b29eecdd099 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:20:37 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/Hda: Fix potential buffer overflow issue in DxeHdaNhltLib

A valid index must less than array size, so the correct conditional should be:
if (DevicesInfo == NULL || DeviceInfoIndex >= DevicesInfo->DeviceInfoCount) {
  return NULL;
}

Hsd-es-id: 22010530627
Original commit date: Tue Apr 14 14:59:22 2020 +0800
Change-Id: I4cb61cbe1a3475210368a230c75dcac0fe91349c
Original commit hash: 6e71e9b3396f48aea9b8c3463b433711acb9f068

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Hda/Library/DxeHdaNhltLib/DxeHdaNhltLib.c

================================================================================ 
Commit: 119f2120592f03d037365c3f33dc7d6a628b9682 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:20:24 2020 +0530 
-------------------------------------------------------------------------------- 
PCIe controller hangs if 15 URs replies are returned during
 BIOS PCIe BDF scan

Updated Rx Master Cycle decode programming according to BWG

Hsd-es-id: 18011304054
Original commit date: Tue Apr 21 15:25:52 2020 -0700
Change-Id: I224b7f2a9ee5b1850c3c481fde1c9c152582ecc1
Original commit hash: b56b614c5c8ae28279593851f907ee9a7f3e5ba0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Register/PcieSipRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c

================================================================================ 
Commit: ed0e3caa6d212d290aceaf216108647c56aedbb9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:20:06 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSilicon: Unify Root Port numbers in Debug Prints

Debug used to print RP number in range of 0-15 alongside with range 1-16.
It was confused to read debug logs.
Changed to print RP Numbers in range from number 0 everywhere

Hsd-es-id: <N/A>

Original commit date: Tue Apr 21 18:02:30 2020 +0200
Change-Id: I92b31f79d8569e6dd4fc8794a396dfdb03fd1a35
Original commit hash: 11158f41ac6ef4899b6a7349ce1134a7623d3855

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiEnterprisePcieRpInitLib/PeiEnterprisePcieBifurcation.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiEnterprisePcieRpInitLib/PeiEnterprisePcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPciePreMemRpInitLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiHybridStorageLib/PeiHybridStorageLib.c

================================================================================ 
Commit: 4ab9d24271d05012e099ab61ffdf2a982a8b608d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:19:59 2020 +0530 
-------------------------------------------------------------------------------- 
C1S: Hda initialization refactor

IP initialization driver should possibly independent from other IPs
and SoC integration factors. Such appproach allows to resuse IP
initialization driver code in various products without any modification.
All necessary IP driver parameters shall be passed from upper layer- SoC
layer. This change align HDA driver to this requirement. Dependency with
other IPs was exposed and moved to highest SoC level.

Hsd-es-id: N/A
Original commit date: Mon Apr 27 10:08:27 2020 +0200
Change-Id: I8a35963eae99c9f98b5466ac82388385626f5b99
Original commit hash: a8d12edb08592d33e0290b0ca5b7bf2420c8fc8c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Hda/IncludePrivate/Library/PeiCavsInitLib.h
ClientOneSiliconPkg/IpBlock/Hda/IncludePrivate/Register/HdaRegs.h
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiCavsInitLib/PeiCavsInitLib.c
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiCavsInitLib/PeiCavsInitLib.inf

================================================================================ 
Commit: b484db0bb9f25dfbf7abedd3996bd592d4c9eadb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:19:57 2020 +0530 
-------------------------------------------------------------------------------- 
[C1S][Debug & Trace] : Sporadically 0C18 hung observed while booting to OS after enabling processor trace memory option in bios page.

This patch contains changes related to Intel folder, edk core changes in another patch

Hsd-es-id: 14011290757
Original commit date: Mon Apr 27 12:19:47 2020 +0530
Change-Id: I90e862fa40a70321efd5a089d10af1f13d63e74d
Original commit hash: 4780435401934749d078ee39b21c53e2d4f6405a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Features.c
JasperLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c

================================================================================ 
Commit: 60e0d3f039bbabdd8d65344f506b6a53a48cb91e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:19:54 2020 +0530 
-------------------------------------------------------------------------------- 
ADL Device 0 DID
Adding new POR device0 DID

Hsd-es-id: 16011024221
Impact Platforms: ADL
Original commit date: Tue Apr 21 02:55:53 2020 +0530
Change-Id: Ic86fdda9f92dc20c0a242d84cf7456e98f8cc102
Original commit hash: 2b5789e67984386085e068e6501d5a4c1fb82fa7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SystemAgent/Library/PeiDxeSmmSaPlatformLib/SaPlatformLibrary.c

================================================================================ 
Commit: 6ad11ca77e8780ead078b2f7c8e1e789229c47aa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:19:42 2020 +0530 
-------------------------------------------------------------------------------- 
[C1S] S3 Resume hangs at PC "0A7F"  with BTG5 Profile Images

Issue: HECI1 is in D0i3 when Si-EndOfPei issued, it is before last SMI/NMI sent during S3 resume.
Resolution: For FSP, postpone setting D0i3 to MeEndOfFirmwareFsp; for EDK2, register MeEndOfPei callback function to set D0i3 state.
Impacted: All C1S projects.

Hsd-es-id: 22010356750
Original commit date: Fri Apr 24 15:53:19 2020 +0800
Change-Id: I1d784fe8c32dc7fb94bfd6fa3e7d8e7d941e20da
Original commit hash: 9f3c0fd11a7ef4e9e0a0a1c3df239f740725d457

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/HeciInit.c
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/MeInitDxeFsp.c
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/MeInitFsp.c
ClientOneSiliconPkg/IpBlock/Me/IncludePrivate/Library/MeInitLib.h
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMem.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMem.h
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMemCommon.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMemVer3.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/PeiMeInitLib.inf
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/PeiMeInitLibVer3.inf
ClientOneSiliconPkg/Product/JasperLake/SiInit/Pei/SiInit.c

================================================================================ 
Commit: 27bf83065a7684403314e25dd4de506501a67c2f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:19:36 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Fix IO stanby state and termination programming

BIOS used to incorectly map the enum values into HW values. Enum
values are shifted left by 1 to allow software to specify 0 as a
HW default state and before those values are written to the HW they
should be shifted right by 1.

Hsd-es-id: 22010559827
Original commit date: Fri Apr 17 09:46:01 2020 +0200
Change-Id: I04dd161a1bb3bf81794a733569ea07be5c88c60b
Original commit hash: 443c5b2bfce1e9ab0871df7995699d6d72bcc474

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioPrivateLib.c

================================================================================ 
Commit: 539680fdc4f437d63a4ee0610895f2e20b58b265 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:19:33 2020 +0530 
-------------------------------------------------------------------------------- 
JasperLake*Pkg/Setup: Set DmaControlGuarantee default value to 1

Change default value for setup option DmacontrolGuarantee to 1.

Hsd-es-id: 1507949920
Impacted Platforms: JSL

Original commit date: Thu Apr 23 16:59:33 2020 +0800
Change-Id: Ie26e7ff29043750c915453ce69981929181ccccb
Original commit hash: 5737346059441e496847ceb347898b1e1cb8ef6d

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeFspPkg/Upd/FspmUpd.dsc
JasperLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 8fad4b4d236c9b4daf92f32080ea37bc1fb66bb1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:19:23 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2177_00

Hsd-es-id: no sighting
Original commit date: Sun Apr 26 18:33:02 2020 -0700
Change-Id: Ic065791543abac3b16faaaf24e24ef14dbda1868
Original commit hash: 68891042c812d7587d3caf52aac9472e942b9c65

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 699157ec9d9cf5c1dca8882b8ce94ddd113a3622 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:19:22 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/PowerManagement MiscFunctions: Fix to initialize checksum before the calculation

This commit fixes ACPI Checksum calculation in PowerManagementDxe driver.
AcpiDescHeader checksum needs to initialize the checksum field in the header
before the checksum calculation, otherwise the calculation result will be
changed according to the initial checksum value itself.

Hsd-es-id: 14010250800
Original commit date: Thu Apr 23 22:21:07 2020 -0700
Change-Id: I183a19121a4f858daf745f3d5b2c5c9ec4c3ea23
Original commit hash: afa39f4e60e6d93ec44fb76b3c5d529ac2e7ef1e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/PowerManagement/Dxe/MiscFunctions.c

================================================================================ 
Commit: d23d76a8f9b16fbfb8e7c4acd963a6d403ec5d77 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:18:55 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2176_00

Hsd-es-id: no sighting
Original commit date: Sat Apr 25 18:33:01 2020 -0700
Change-Id: I4e5dfa498ea22c6dc71ec590e4b487ef082f5410
Original commit hash: 74d4ba1ef089923d951a55ccdb5b2e6877745428

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 8b18a2ee1ea69e61f24924333212da7410d63e62 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:18:47 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit NVS CI Update auto-generated NVS structure definitions

Hsd-es-id: no sighting
Original commit date: Fri Apr 24 22:05:21 2020 -0700
Change-Id: I66db3f99eb0b8cf31438e985e0151895510343ee
Original commit hash: 2c7072e288c1fad396130464fb2b212dfe4c8aaa

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchNvs.asl

================================================================================ 
Commit: a48524660f6cd4e6463afe99c13aaa368754c84a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:18:46 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2175_00

Hsd-es-id: no sighting
Original commit date: Fri Apr 24 18:36:07 2020 -0700
Change-Id: I0c7955d5efcb972a81e7ea52080b8f101534247e
Original commit hash: 98246477aa4351253176f483040fdf3086ff32a4

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 8417fb56e597bb4d0f6b7227898caad58311a718 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:18:33 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/TwoLm: KW fixes.

2LM C1S KW Fixes identified with Tigerlake-Master branch Revision 3163.01

Hsd-es-id: 14011336980
Original commit date: Mon Apr 20 12:39:10 2020 -0700
Change-Id: I555340f02c1314c3e6baba4dead6a0c8c25e57bc
Original commit hash: 71d8adbb86aeffb20d64ce9f3b413b54593faa58

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/TwoLm/LibraryPrivate/DPMem/NvdimmCacheInfoLib/Pei/NvdimmCacheInfoLib.c

================================================================================ 
Commit: 3d5f9eebcaf67d3ac6981798f5f190d9ca1ca03a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:18:23 2020 +0530 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][bug][14011374679][CML-H / ADP-S][MRC policy is misaligned between CML MRC and SA Config block in ADL PCH PO BIOS]

Issue:
  MRC policy is misaligned between CML MRC and SA Config block in ADL PCH PO BIOS.
  This leads to wrong policy values being passed into CML MRC.
Root cause:
  Two TGL policy items (MsHashMask and MsHashInterleaveBit) were added in commit e0bd892f0f1d8cba7f44158a3fb97eb18645e74e on Feb 9, 2020
  They are not needed in CML/RKL MEMORY_CONFIGURATION policy, as they are not used by CML/RKL MRC
Solution:
  Align MRC policy between CML MRC and SA Config block - remove those two TGL items (this is only on po/adl_pch_po branch)
  Add a check in CML MRC to ASSERT in case of size mismatch between the policies.
  Also disable RmtPerTask by default.

Hsd-es-id: 14011374679
Original commit date: Thu Apr 23 23:51:58 2020 -0700
Change-Id: Ic744e9aad927d8bb94ab03f1ef1736dbc0cf5645
Original commit hash: e3013e9ecd04578b05b967ec6c865eee31ab7db2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/SaPrintPolicy.c

================================================================================ 
Commit: 20e3db89e81989808de784f65f2de5ffe910da45 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:18:21 2020 +0530 
-------------------------------------------------------------------------------- 
ADL PCH PCIe Support

Perform the Design specific configuration programming as per the BWG

Hsd-es-id: 14010023732
Original commit date: Tue Apr 21 11:46:32 2020 -0700
Change-Id: I55b89211d86961d9ebff9b3417c37926115eb734
Original commit hash: ab6854f5dbc1b1a69153f826debb11f662d1440a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/PchPcieRpRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Register/PcieSipRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c

================================================================================ 
Commit: 2d0aac21143baceb983b622f899c5b96cea3e155 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:18:19 2020 +0530 
-------------------------------------------------------------------------------- 
Accessing PCI configure space via ECAM in ACPI op-region in
 order to access the device while executing all ACPI power management methods

Changed the access method from PCI to system memory

Hsd-es-id: 2208877549
Original commit date: Mon Mar 16 15:52:59 2020 -0700
Change-Id: Ie889bf8e4b6b65fb5a4bdc6c65af3b4a3549f568
Original commit hash: 8cf82455f74ecb8f070625f11fbf994299f821d6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/HostBridge/AcpiTables/HostBus.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchPcie.asl

================================================================================ 
Commit: da0d4ec6809cd20f9eb321e591f960d1540c520a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:18:13 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Updated the RTD3 flow PCIE clock as ADL BWG

Updated code to verify the support of IPC PCI CLKREQ command.

Hsd-es-id: 14010017066
Original commit date: Mon Apr 20 18:25:59 2020 +0530
Change-Id: Ia6f734209200c75a533fb9fae8f111a214f3952e
Original commit hash: b04461846fd6055f9b08d81beaa54866cf43e853

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PeiPchPcieClocksLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPchPcieClocksLib/PeiPchPcieDisableClocksLibVer1.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPchPcieClocksLib/PeiPchPcieDisableClocksLibVer2.c
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchNvs.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/Pmc.asl
ClientOneSiliconPkg/Pch/IncludePrivate/PchConfigHob.h
ClientOneSiliconPkg/Pch/IncludePrivate/PchNvsAreaDef.h
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchHobs.c
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchAcpi.c

================================================================================ 
Commit: ad10aed5a319f499d2c5501cc6cd8164f15462ab 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:18:04 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: SIP 17 DMI Elastic Buffer, and SERM Initialization

SIP 17 BWG requires BIOS to configure for DMI:
Elastic Buffer, and Server Error Reporting Mode.
This is the first of the set of changes to update
existing programming for use with SIP 17 BWG.

Hsd-es-id: 14010016829
Original commit date: Mon Mar 30 16:26:14 2020 +0200
Change-Id: I4cb5413253f687df415ba1fab5f3d28b205c5f7a
Original commit hash: 1291396a538fa2467e362373cf3a2e2e79647341

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/PchDmi17Regs.h
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PeiPchDmi15.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchInit.c

================================================================================ 
Commit: bc1400c412b5edabf5c8bb3fa8f120d8989b579c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:18:01 2020 +0530 
-------------------------------------------------------------------------------- 
[ADP-S][GPIO]: Extend GPIO list of Source Clock Req

In CSpec we can find 19 SrcClockReqs (SRCCLKREQ[0-18])
SrcClkReq part of ADP-S source code is a copy paste of TGP-H

mPchSPcieSrcClkReqbPinToGpioMap in GpioNativePrivateLibVer4.c extended
with new SrcClkReqs and updated with proper GPIOs

Hsd-es-id: 18011342291
Original commit date: Fri Apr 24 07:22:13 2020 +0200
Change-Id: I570738c1aa1e93b3ec304e0020f24af6695ef1e8
Original commit hash: 4db2aa25874a4b801c5000b5901621154a326c8f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer4.c

================================================================================ 
Commit: 69db59acc903aa775d101fbbc2d7a4c5c4a486c1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:17:33 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit: Merge Icl to Jsp

this patch aids to merge Icl to Jsp.
merge 0.0.4.98 Icl to 0.0.4.69 Jsp.

Changelog and Mrc Version updated.
also update copyright year to 2020 for changed files.

Hsd-es-id: 1507768468
Original commit date: Mon Dec 23 09:45:27 2019 +0800
Change-Id: Ide51da6cf3291d6eccea8f9c0e0072761906e66d
Original commit hash: 51adcfdbeecde4d1e99228707b428607e262e019

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver1/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/Include/MrcDebugHook.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/Library/PeiDxeSmmMemAddrEncodeLib/MemAddrEncodeLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcMemoryScrub.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/MrcCpgcApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcRegisterCache.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommandTraining.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCrosser.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcMcConfiguration.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcMaintenance.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcRefreshConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr4.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr4.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcGears.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/MiniBios/BUILD/MiniBios.mak
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/MiniBios/Common/PlatformBoardId.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/MiniBios/MEMORY/MrcOemPlatform.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/MiniBios/MEMORY/MrcSetup.c

================================================================================ 
Commit: e379f962cab2bb1357deadf278d2097939b03794 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:17:24 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2174_00

Hsd-es-id: no sighting
Original commit date: Thu Apr 23 18:39:09 2020 -0700
Change-Id: I6d669782a67c347affc0ce240a968ffcd5238ed2
Original commit hash: 6bbb52e978553fae2ade12b4ab4d63098a2be840

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: ced313f8a563f315841b8340b32a3d66923d0d81 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:17:23 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Bluetooth does not enumerate after WARM RESET

Write 1 to BIT0 (SURVABILITY_REG1)
Read Back
125us Delay
Write 0 to BIT0 (SURVABILITY_REG1)

Hsd-es-id: 14011355578
Original commit date: Mon Apr 20 13:22:53 2020 -0700
Change-Id: Ibd9a8e546ed59577bb2a69069dc793d40ef37410
Original commit hash: 46ea167360c18829c6e8db1a1f4b3a6b5e647e38

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/UsbRegs.h
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/XhciInit.c

================================================================================ 
Commit: ace4296c4d637e1ae0c6970b818fa76fade52765 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:17:07 2020 +0530 
-------------------------------------------------------------------------------- 
JasperLakePlatSamplePkg: Sync BiosinfoChecker module with TGL V3147.

Slightly changes like Unused lines removal and comments edit...etc, no function impact.

Hsd-es-id: 1507931310
Original commit date: Thu Apr 16 10:38:50 2020 -0700
Change-Id: I0dd44e5ab7bd08b09405c2da26e0c04aa2152f98
Original commit hash: 58c23c9e8f4bba20510152cff593753b250aea78

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakePlatSamplePkg/Platform/BiosInfoChecker/BiosInfoChecker.c

================================================================================ 
Commit: d664e7c8f207409e9ad3250b0890455cbd5f293a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:17:03 2020 +0530 
-------------------------------------------------------------------------------- 
[ADL-P/M]Remove BIOS write to the IOP register PRIMDN_MASK1_0_0_0_MCHBAR_IMPH.tcss_in_d3 bit

TGL POR is to have IOMFW program the IOP register PRIMDN_MASK1_0_0_0_MCHBAR_IMPH.tcss_in_d3 bit while entering TCCOLD.
This register bit was programmed by BIOS in ICL during TCCOLD entry flow, which is carried forward in TGL BIOS as well.
This causes problem as there are two agents trying to program same register bit.

Hsd-es-id: 22010583685
Original commit date: Tue Apr 21 13:54:44 2020 -0700
Change-Id: Ibbdce50cf5b8a1997f08454b3d73f6cd86692669
Original commit hash: bac6138247116c86f8b83aecedf9447421b2d500

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssSsdt.asl

================================================================================ 
Commit: c624189168064baa120a352281b1934438dad4ca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:17:00 2020 +0530 
-------------------------------------------------------------------------------- 
[JSL][MRC]fix for MiniBIOS can't run on JSL

1. Add JSL RVP support
2. Since the PWRMBASE address is a fixed address defined in PchReservedResources.h
   there is no need to get it from PSF3 PMC space BAR0(and in JSL we get a wrong address)
3. fix a logic error on MrcOemLpddrBoardMapping
4. fix for can't detect the CAPID0_C change on fastboot permitted,
   Since the union MrcCapabilityId.Data can't cover all the CAPID0 registers, let's remove it.

Hsd-es-id: 1507810587 16010709186
Original commit date: Fri Apr 3 09:32:32 2020 +0800
Change-Id: I8703772772874e5714219eb76fe7f867e6b91602
Original commit hash: 80786add4410b8facecd503030c18e67472f771e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/MiniBios/MEMORY/MrcOemPlatform.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/MiniBios/MEMORY/MrcOemPlatform.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/MiniBios/MEMORY/MrcSetup.c

================================================================================ 
Commit: 058c53092c25b2121a4f2a6e7bd012a6c78f617d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:16:57 2020 +0530 
-------------------------------------------------------------------------------- 
Package/Module: Move THBA Operation Region outside ACPI Methods

ACPI Operation Regions should not be defined inside ACPI Methods, as doing
so causes IASL compiler warnings, which causes downstream problems with our customers.

Moved the Operating region and fields for THBA in front of the Method it was inside of.

Hsd-es-id: 14011357712
Original commit date: Tue Apr 21 15:52:04 2020 -0700
Change-Id: Ifb5cdbcb97b522358933c6ed1766acb725ac59d6
Original commit hash: 26a3d0224f8f5f85fe7c1b9b12c5199e3342a381

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/TraceHubDebug.asl

================================================================================ 
Commit: 5a0dc19384f55d1780355e6a1c5b001608618ae7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:16:51 2020 +0530 
-------------------------------------------------------------------------------- 
[JSL] Add warning in head of board GPIO table for native function pin

many customers faced native function fail caused by redundancy and incorrect native GPIO pins definition in customres GPIO table.
As we know now GPIO programming flow has been improved and removed all native function pins definition in boards/RVPs GPIO table, matter those pins are controlled by BIOS policies or HW/ME soft strap setting.
But customers dont be aware this improvement and keep including native pins definition in customers board GPIO table, that impacts native function abnormal in corner case

Hsd-es-id: 16010986883
Original commit date: Wed Apr 22 16:27:23 2020 +0800
Change-Id: I282301b6691b1e456787815de68982055e7d01d0
Original commit hash: 9cf89473d6f2bc8fcdcaaca657fefdaa4fe09e88

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/JasperLakeBoards/Library/BoardInitLib/Pei/GpioTableJslDdr4PostMem.h
JasperLakeBoardPkg/JasperLakeBoards/Library/BoardInitLib/Pei/GpioTableJslLp4xPostMem.h
JasperLakeBoardPkg/JasperLakeBoards/Library/BoardInitLib/Pei/GpioTableJslPreMem.h

================================================================================ 
Commit: 10d9708fce362a0bbbba68f9816a34becfc1eb12 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:16:47 2020 +0530 
-------------------------------------------------------------------------------- 
Use AppendPackagesPath to set PACKAGES_PATH

Use tool "Edk2Platforms\Platform\Intel\Tools\AppendPackagesPath"
for setting PACKAGES_PATH environment variable.
The scrips will help to collect all package paths under specified
directories and append them to PACKAGES_PATH environment variable.
A sub directory is a qualified package path when an EDKII Package
can be found under it.

Hsd-es-id: 1507937303
Original commit date: Fri Apr 10 13:02:17 2020 +0800
Change-Id: I03353de21b96821de1ecd0dbdb82a98b0569d18e
Original commit hash: 4e8d00c52696401892b9840d0400bfc79158b52b

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BuildIafw.sh
JasperLakeBoardPkg/SetEdk2Env.bat
JasperLakeBoardPkg/prebuild.bat

================================================================================ 
Commit: 21bd7e98e1ca78cc85620eaa510765cfe73b3122 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:16:26 2020 +0530 
-------------------------------------------------------------------------------- 
Title: [1507935521] [TGL] RpIndex may be shifted unintended in PeiPcieRpInitLib.c

Resolution: Some RpIndex in PeiPcieRpInitLib.c may impact unintended RootPort.
            If using TG device to connect to Port8 and Port10, and other normal device connect to Port4 and Port6.
            HybridStorageLocation will be set to BIT2.
            But it may impact unintended RootPort when RpIndex is for port6.
            Check and modify to avoid unintended RootPort Index.

Hsd-es-id: 1507935521
Original commit date: Mon Apr 20 17:23:30 2020 +0800
Change-Id: I47bc95b1de6397ee38182bcfba3852cc5a16c771
Original commit hash: 11b95b0e14dba0eca0bb7d314bfe5b53df6d3b87

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c

================================================================================ 
Commit: d831fe2bdfa97acfd181d88a2b8e3e4367a55d1a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:16:23 2020 +0530 
-------------------------------------------------------------------------------- 
C1S: Fixed KW issue reported in PeiVrFruLib & PeiOcInitLib.

The patch is to refine the patch to fix the KW reported issue.

Hsd-es-id: 14011336992
Original commit date: Tue Apr 21 15:50:47 2020 +0800
Change-Id: I61a91516ef8f16c1f75604daff399545bfa15e63
Original commit hash: 6adb1330fe88c450a503fdb8f81fb60f64741922

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c

================================================================================ 
Commit: a2975a72243a1dcca2e2b31b0f9c1137a5d0cf76 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:16:22 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2173_01

Hsd-es-id: no sighting
Original commit date: Wed Apr 22 18:36:04 2020 -0700
Change-Id: Ice2d78c628f000dcb4776ef55eba231b30074b58
Original commit hash: ffe4e2d0b67583feb57e9d9d6b9e3067b78dba03

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: c67dd48ce081adf7eafda018b9bfdc8b3e0e3eda 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:16:06 2020 +0530 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][bug][16010983736][RKL-S][CMLS+TGPH][Graphics] TDR observed in multiple scenarios with WW12 IFWI (while running 3DX11 Firestrike ,Unigine heaven Benchmark and  Youtube playback)

Issue:
  MRC policy is misaligned between CML MRC and SA Config block in x-comp BIOS.
  This leads to wrong policy values being passed into CML MRC.
Solution:
  Align MRC policy between CML/RKL MRC and SA Config block.
  Inputs->SrefCfgIdleTmr has Auto option on CML, adding the same support to RKL MRC to align the policy.
  Also align PeiMemPolicyLib between CML and RKL.

Hsd-es-id: 16010983736
Original commit date: Tue Apr 21 20:58:41 2020 -0700
Change-Id: Ib373dcaae7b370a7b143284a84d2fa4f85face63
Original commit hash: 1e76b6c48e9d173d36e46ec8655e8331b3d53bf0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver3/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/PeiMemPolicyLib/MrcOemPlatform.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/PeiMemPolicyLib/MrcOemPlatform.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/PeiMemPolicyLib/PeiMemPolicyLib.c

================================================================================ 
Commit: 9d1db48f72f18a1b281a6d3a93f3545c44d4356f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:16:02 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2173_00

Hsd-es-id: no sighting
Original commit date: Wed Apr 22 09:18:56 2020 -0700
Change-Id: Iace7fe811b5b8d3e19a162a4f512254afc274458
Original commit hash: 6def24502f368d956dea4763e98bdbcdb1a2ec3b

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 3219592cd81a09a9eac59b393991e05774c4cf0c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:15:55 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Programming the Pcie Squelch Power Management in a modular format.

Added support for different Sip versions.

Hsd-es-id: 14010023732
Original commit date: Wed Apr 1 12:55:09 2020 +0530
Change-Id: I89ca509e9a7c513f6fcbc128d5ccaad2dce78419
Original commit hash: 5f4bd1c099aee64ce2a0b5832682eea8acf435de

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PeiPcieSipInitLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Register/PcieSipRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: 444283bc5f14837c04a092e002cdfffe1a98182b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:15:53 2020 +0530 
-------------------------------------------------------------------------------- 
[JSP Plus]ACPI BIOS Error (bug): Could not resolve symbol [\_SB.PR16], AE_NOT_FOUND

1. Add \_SB.PR16-RP23
2. Remove WIRC, USR1 and USR2 from platform code
3. Fix external HGMD

Hsd-es-id: 1507929565
Original commit date: Mon Apr 20 19:41:33 2020 +0800
Change-Id: Ib100b1d8298b5f9e297094dc7f515875bc65d660
Original commit hash: 09fb51e1882cae110be7bf511013e89d51baa6d7

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/Acpi/AcpiTables/Dsdt/Cpu.asl
JasperLakeBoardPkg/Acpi/AcpiTables/Dsdt/Platform.asl
JasperLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/JslDdr4Rtd3.asl
JasperLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/JslLp4xRtd3.asl
JasperLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciWrapper.asl
JasperLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/Platform.asl

================================================================================ 
Commit: 0e8df2c7eb099db531183bf1b5d48c4e5f964e63 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:15:51 2020 +0530 
-------------------------------------------------------------------------------- 
[JSL]: Update default values of VNN and V1P05 current and voltage Settings

External V1p05 IccMax changed from 100mA to 200mA
External Vnn Voltage changed from 300mV to 420mV

Hsd-es-id: 16011001289
Original commit date: Fri Apr 3 13:22:17 2020 +0200
Change-Id: I2fda39e6790693d6be92a3943c09b1f0a79a7b4c
Original commit hash: 11828ea1f8524ec70a5396fc384f4aae04ed1148

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c
JasperLakePlatSamplePkg/Setup/PchSetup.hfr

================================================================================ 
Commit: 3cc9b6f554db1198bcf9f06e41adf6592eead7a6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:15:48 2020 +0530 
-------------------------------------------------------------------------------- 
JSL - Seamless crisis recovery monolithic(N-N) capsule update is failing from EFI Shell

Issue - BIOS region in SPI flash needs to be keep unlocked during capsule/recovery update flow if BIOS region update is required. In Monolithic recovery update if power is interrupted before BIOS region update, in the next boot SkipBiosLockForSysFwUpdateGuid HOB is not created and hence BIOS locks the SPI device. This leads to BIOS Update failure during flash update.
Fix -  Fix logic in IsBiosUpdateRequired() to create SkipBiosLockForSysFwUpdateGuid HOB if BIOS update is required.

Hsd-es-id: 16011022913
Original commit date: Tue Apr 21 16:56:00 2020 +0530
Change-Id: Icae903ffe2b3ec01d9c0f6ea981d1095583894e7
Original commit hash: be5942d500e8fada3372cf64f8a6752d86dfed4e

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakePlatSamplePkg/Features/CapsuleUpdate/FmpPlatformMonolithic.dsc
JasperLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c

================================================================================ 
Commit: 9c158b1d1909e75662f038cf354b43b4a9f971eb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:15:44 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Disable TC aliasing for PCH DMI

BWG requires TC aliasing to be disabled.
This change adds programming for that.

Hsd-es-id: 14010023732
Original commit date: Fri Apr 17 14:58:03 2020 +0200
Change-Id: Iea9d6c92ee6089a535a45b364e4f6e7a91068399
Original commit hash: d1118333af13b3061def011f959c943da4e015ae

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/PchDmi17Regs.h
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PeiPchDmi15.c

================================================================================ 
Commit: 1b02e369f44ad4dbda514dc253aaa2d70f79a9db 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:15:30 2020 +0530 
-------------------------------------------------------------------------------- 
SLP_S0 LED does not turn off during S0ix with XDP connected

Fix side effect caused by https://git-amr-7.devtools.intel.com/gerrit/#/c/78750/
1. Rename Bclk w/a to more generic term, since 0xA1 carries settings more than just a w/a for future expansion/requirement.
2. Removed obsolete functions for 0xA1.

Hsd-es-id: 22010527028
Original commit date: Mon Apr 20 11:59:03 2020 +0800
Change-Id: Id24634d685213121f31e1281664a2815e6786333
Original commit hash: 1dffb2d19227fd51e76222a38f38f4a01785b202

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/Library/PmcPrivateLib.h
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLib.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLibVer1.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLibVer2.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPrivateLib/PeiPmcPrivateLibVer2.c

================================================================================ 
Commit: 02bb6565b8c34e814df57a3bcebdce41e663579c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:15:22 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2172_00

Hsd-es-id: no sighting
Original commit date: Tue Apr 21 18:39:38 2020 -0700
Change-Id: Ib83fa59b5b5a45666af111768cfcd62bc7145e0d
Original commit hash: cc97a21568b53db49b3dd7fcefe6e9809b12b84d

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 3b8e510e7f807f21a32c3322600ef1e106c827a9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:15:14 2020 +0530 
-------------------------------------------------------------------------------- 
PlatSamplePkg, RestrictedPkg/InitializeAslUpdateLib: Remove redundant InitializeAslUpdateLib

DxeAslUpdatelib callers run InitializeAslUpdateLib()
which locates protocols  gEfiAcpiSdtProtocolGuid and
gEfiAcpiTableProtocolGuid. But the library calls
themselves run InitializeAslUpdatelib in themselves,
so callers don't have to call it.
This commit delete the redundant InitializeAslUpdateLib
calls.

Hsd-es-id: 14010250800
Original commit date: Fri Apr 17 00:03:15 2020 -0700
Change-Id: I9a043b5dfa8b08c19b3f1c1dda53658b83a0742e
Original commit hash: 431ef492cf6dd6c77801a1f0f0274a78c561cad5

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakePlatSamplePkg/EC/EC.c

================================================================================ 
Commit: a68d72cfaf813d37b1571cb070107c11179c38af 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:14:51 2020 +0530 
-------------------------------------------------------------------------------- 
Need to change the CPU check logic for RPC API

It is porting from RKL-S PO where Change the logic of CPU check to get the RPC API execution for all DT and HALO SKU.

Hsd-es-id: NA

Original commit date: Tue Apr 21 15:04:25 2020 +0530
Change-Id: I6c300fc824c12670403c2764618843e77912994a
Original commit hash: fea960c5babc3ac6acbd74d973c71fe957b137a2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPciePreMemRpInitLibVer1.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPciePreMemRpInitLibVer2.c

================================================================================ 
Commit: 474b554a54e4b318e61301ec9fde130013d98e69 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:14:50 2020 +0530 
-------------------------------------------------------------------------------- 
[ADL][PEG] CPU PCIe registers mismatch with BWG

Impacted platforms: ADL

Hsd-es-id: 16011024549

Original commit date: Tue Apr 21 13:18:52 2020 +0530
Change-Id: I494e779260cd4466d5f3d4d705784501366ba411
Original commit hash: d391a147c1cec1b32a22c0b6e9784ee398c0b54b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c

================================================================================ 
Commit: 367c23b6f8e3ae7b3eb0c3cc982acc702421ff8e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:14:45 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Fix LPM register programming

Some of the projects moved PMC LPM registers which is causing
the BIOS to write to invalid offsets when programming
registers. This change fixes that by allowing the PCH to
tell PMC code to use changed offsets.

Hsd-es-id: 14011272504
Original commit date: Mon Apr 20 13:51:12 2020 +0200
Change-Id: I9e4bd39ac34b345f5d251b50018a0ea26246a2e3
Original commit hash: e02ee31886afec58bd3d067ecdd233802178b763

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/JslPch/LibraryPrivate/PeiDxeSmmPmcSocLib/PeiDxeSmmPmcSocLib.c
ClientOneSiliconPkg/Include/Register/PmcRegs.h
ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/PmcSocConfig.h
ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/Register/PmcRegsVer2.h
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPrivateLib/PeiPmcPrivateLib.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPrivateLib/PeiPmcPrivateLibVer1.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPrivateLib/PeiPmcPrivateLibVer2.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPrivateLib/PeiPmcPrivateLibVer3.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPrivateLib/PeiPmcPrivateLibVer4.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPrivateLib/PmcPrivateLibInternal.h

================================================================================ 
Commit: fba616f49312804a6cd958dc4c9d9eb0cdd0ee85 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:14:43 2020 +0530 
-------------------------------------------------------------------------------- 
C1S: Hda initialization refactor

Add following options to HdAduio policy:
IoControlEnabled - options allow to enabled IO access for SNDW controllers
AudioFpgaSocVer - Audio IP version enumerated on FPGA, if set to 0 Audio on FPGA is not detected

Hsd-es-id: N/A
Original commit date: Mon Apr 20 16:17:58 2020 +0200
Change-Id: I2abc51f420154bd1952f09ad03be1391ce897ffb
Original commit hash: 2c658aa3f07a8df95e983692c2e2c8ab7857f495

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Hda/HdAudioConfig.h
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiHdaPolicyLib/PeiHdaPreMemPolicyLib.c
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchNvs.asl
ClientOneSiliconPkg/Pch/IncludePrivate/PchConfigHob.h
ClientOneSiliconPkg/Pch/IncludePrivate/PchNvsAreaDef.h
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchHobs.c
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchHdaAcpi.c

================================================================================ 
Commit: 8526088147dbc64a9d245344a8307f833e5277a8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:14:41 2020 +0530 
-------------------------------------------------------------------------------- 
PeiExternalUsb2PhyLib: New USB2 PHY lib to support external PHY

Created new PeiExternalUsb2PhyLib library instance fgr support of
external PHY.
Interface for now is the same as previously. Aligned required
programming to provided BIOS Guide.

Hsd-es-id: 14011314105

Original commit date: Fri Apr 17 17:10:10 2020 +0200
Change-Id: I18229778e8387f1fd6c5b60d68699f2fb77d4bf6
Original commit hash: cd6922c53fa5a300c89a60f032d2f70276ef4e78

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/UsbRegs.h
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiExternalUsb2PhyLib/ExternalUsb2PhyLib.c
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiExternalUsb2PhyLib/PeiExternalUsb2PhyLib.inf
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsb2PhyLib/PeiUsb2PhyLib.inf

================================================================================ 
Commit: 12cbd02a302d3613ec026eb02c5aba951c846c77 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:14:39 2020 +0530 
-------------------------------------------------------------------------------- 
C1S: Hda initialization refactor

First patch of HDA init refactor. The main goal is to make IP Block possibly independent from other IPs.
Whole change has been split into few smaller ones.
This change introduces few data structures which will be utilized with following changes.
Those structures are:
HDA_HANDLE - stores all data necessary to initialize HDA
HDA_CONTROLLER - stores information required to access to controller registers
HDA_CALLBACK - stores pointers to functions that can be passed to the HDA init driver
HDA_PRIVATE_CONFIG - internal HDA policy options

Hsd-es-id: N/A
Original commit date: Mon Apr 20 14:59:17 2020 +0200
Change-Id: I4954d92ff8adf2794a16ef05630fd0e526726d4a
Original commit hash: 3c7c67c022217391e5c045ea2cb98431a27bd6da

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/HdaLib.h
ClientOneSiliconPkg/IpBlock/Hda/IncludePrivate/HdaCtrl.h
ClientOneSiliconPkg/IpBlock/Hda/IncludePrivate/Library/PeiHdaLib.h
ClientOneSiliconPkg/IpBlock/Hda/Library/HdaLib/HdaLib.c
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiHdaInitLib/PeiHdaInitLib.c
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiHdaLib/PeiHdaLib.c
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiHdaLib/PeiHdaLib.inf

================================================================================ 
Commit: 4ecf749e73eae35e33c126cf5a2e69a4d055be4b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:14:37 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: SIP 17 DMI 10 Bit Tag and Scaled Flow Support

SIP 17 BWG requires BIOS to configure for DMI Support for 10 Bit Tag,
and Scaled Flow.
This change adds function for appropriate configuration.

Hsd-es-id: 14010016829
Original commit date: Fri Apr 17 15:47:33 2020 +0200
Change-Id: Id7f3dedd29a8e38cb6bd3ac0b8be3e4e22886149
Original commit hash: 00ac08bf3e31d4943e83b438d5e4197da8b157a7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/PchDmi17Regs.h
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PeiPchDmi15.c

================================================================================ 
Commit: d3a109ff8d4c76f0ed95b5f0f26ae59bb58fa5d6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:14:34 2020 +0530 
-------------------------------------------------------------------------------- 
TGL UP3/UP4 - PCIe L0s support for PRQ.

For ASPM, L0s and L0sL1 options keeping for internal testing only and L1 will be default

Hsd-es-id: 16010822148
Impacted platforms: TGL

Original commit date: Thu Mar 19 19:22:14 2020 +0530
Change-Id: I8b1356ace05360405c06987b0b8b84694daeaebe
Original commit hash: 14d71f6a65d1fb7a5e31b63c41dacc8cc2ec5579

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c

================================================================================ 
Commit: 5df7b7e31373e940cf149d0fb2d32b2ea8104e50 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:14:28 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Fix the CPPM_GC_POL register offsets

Some projects have moved the CPPM_GC_POL2A and CPPM_GC_POL3A
into different offsets. This change adds support for those
changed offsets by adding the CppmGcInterfaceVersion which will
be set to 1 to use old register location or 2 to use new location.

Hsd-es-id: 14011272504
Original commit date: Thu Apr 16 16:31:04 2020 +0200
Change-Id: I0199fc9082392ded1b4caab622679a8f3312655d
Original commit hash: fa49a8ee53f1d45654ec44e59612cdee7a0259a5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/JslPch/IncludePrivate/Library/PmcSocLib.h
ClientOneSiliconPkg/Fru/JslPch/LibraryPrivate/PeiDxeSmmPmcSocLib/PeiDxeSmmPmcSocLib.c
ClientOneSiliconPkg/Include/Register/PmcRegs.h
ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/Library/PeiPmcPrivateLib.h
ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/PmcSocConfig.h
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPrivateLib/PeiPmcPrivateLib.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchInit.c

================================================================================ 
Commit: 1cfa3d38b04e082078133c8f1c7639f97fc91d94 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:14:27 2020 +0530 
-------------------------------------------------------------------------------- 
Remove ClientSiliconPkg

ClientSiliconPkg is retired.
Remove the whole package from master.

Hsd-es-id: 1507577375
Original commit date: Mon Apr 20 14:14:20 2020 +0800
Change-Id: I47fdd932f54ab86ae74e14d07d04be546c987be2
Original commit hash: 328d8676f470527d419f95e66c872e4a2f6895fd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientSiliconPkg/.gitignore
ClientSiliconPkg/ClientSiliconPkg.dec
ClientSiliconPkg/ClientSiliconPkg.dsc
ClientSiliconPkg/Docs/PackagesRevision.md

================================================================================ 
Commit: 6e77dc540455612ee31eb313be29d8e9730cfa21 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:14:25 2020 +0530 
-------------------------------------------------------------------------------- 
JasperLakeBoardPkg: [JSL] Remove invalid _HID name string for touchpad

I2cTouchpad.asl contains invalid _HID name string in ASL code.
Remove these invalid strings and replace with 'PNP0C50' by default.

Hsd-es-id: 1507939960
Original commit date: Mon Apr 20 18:19:19 2020 +0800
Change-Id: I12bf3f984a16296950c8e57a20f2a1dd6b86d5c1
Original commit hash: 035d3c592a32e05e4dc2c7925a461cb57ec6bca5

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/Acpi/AcpiTables/Dsdt/I2cTouchPad.asl

================================================================================ 
Commit: d8caae81e6a0f758aee5a5f9dfe306e74e769541 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:14:22 2020 +0530 
-------------------------------------------------------------------------------- 
ClientCommonPkg/Tools: Remove FCE/GuidToolDefinitionConf.ini and FMMT/FmmtConf.ini

Copy %BUILD_DIR%\FV\GuidedSectionTools.txt to GuidToolDefinitionConf.ini and FmmtConf.ini.
Add %BUILD_DIR%\FV to %PATH% when postbuild.

Hsd-es-id: 1507821546
Original commit date: Thu Feb 27 12:47:56 2020 +0800
Change-Id: I3d720ed6f0cd4e610a1220b58509d59aade9a212
Original commit hash: 42e3d1280cd534bba83ae0ad18bb9957ca5b3fe4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/Tools/FCE/GuidToolDefinitionConf.ini
ClientCommonPkg/Tools/FMMT/FmmtConf.ini
JasperLakeBoardPkg/BuildPlatTools.sh
JasperLakeBoardPkg/PostBuild.sh
JasperLakeBoardPkg/postbuild.bat
JasperLakeBoardPkg/prebuild.bat

================================================================================ 
Commit: 6a2353ab22d24ac8b943c0ea63871007b86bfd3f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:14:18 2020 +0530 
-------------------------------------------------------------------------------- 
PeiUsbHostControllerInitLib: USB programming updates

Updated U2UB survivability register to address Bluetooth devices issues.
Fixing invalid soft error detection leading to false detects.

Hsd-es-id: 18010993187

Original commit date: Tue Mar 24 12:06:02 2020 +0100
Change-Id: I0a102f5f6568f2aaf50f28cde8d0005fb74368fa
Original commit hash: 0de6c45985903b1f9ffa658e640ca58f86f62cb2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/UsbRegs.h
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/XhciInit.c

================================================================================ 
Commit: 72ab498728609d9d8c5d8fa6cbe1e82cfe4c428c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:14:15 2020 +0530 
-------------------------------------------------------------------------------- 
PeiUsbDeviceControllerInitLib: xDCI initialization

Created XDCI_CONTROLLER_INFO for storing xDCI controller feature support
status for proper programming of RxStandby enabling and Lane Reset in
PS2. These are needed for platforms where PHY that's used doesn't
support those features.

Hsd-es-id: 14011314085

Original commit date: Wed Apr 15 15:35:13 2020 +0200
Change-Id: I8a6edf2c88b250d8ecfcf08e2427b0dff6a3322c
Original commit hash: da25fd14472dc6830d8a5db535da9d311fd508be

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/UsbRegs.h
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbDeviceControllerInitLib/XdciInit.c

================================================================================ 
Commit: 1d09dcc8c995077ea1e6c0286a5ee88d113dfa77 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:14:10 2020 +0530 
-------------------------------------------------------------------------------- 
IOMMU changes - Remove TBT segment support

Hsd-es-id: 2209872753
Impact Platforms: ADL

Original commit date: Fri Apr 17 15:47:19 2020 +0800
Change-Id: I8b0e19983b8f56e9c1403896454e6dfddd8c35af
Original commit hash: 1407d6c7b590aaa3b3960f00085768ba568c8f34

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Tcss/TcssPeiPreMemConfig.h
ClientOneSiliconPkg/Include/TcssDataHob.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/Library/PeiDxeSmmItbtPcieRpLib/ItbtPcieRpLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiItbtPcieRpInitLib/ItbtPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/DxeTcssInitLib/DxeTcssInit.c
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssInitLib/TcssInit.c
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssPolicyLib/PeiTcssPolicyPreMemLib.c

================================================================================ 
Commit: 3ac168931d418fcf3861db9c7b093a0398a26ce8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:14:05 2020 +0530 
-------------------------------------------------------------------------------- 
Converged ACM release v1.14.2 CBNT [JSPP]

Staging Debug and NPW for release v1.14.2 [Padded]

Hsd-es-id: 14011272490
Original commit date: Mon Apr 20 16:20:17 2020 -0700
Change-Id: Iae01f73f261145c02f5a55025de6fb03d977ea58
Original commit hash: 149011fc124a34a7f0d62e9d4aae018254a4fa8a

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/Binaries/BootGuard/ACM/ReleaseNotes.txt
JasperLakeBoardPkg/Binaries/BootGuard/ACM/StartupAcm.bin
JasperLakeBoardPkg/Binaries/BootGuard/ACM/StartupAcmProd.bin

================================================================================ 
Commit: 070372c02989d84005547ae133b18f7ebd0be1e5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:14:03 2020 +0530 
-------------------------------------------------------------------------------- 
JasperLakePlatSamplePkg: Use value in StartupLocality event based on reported S-CRTM.

Depending on which entity establishes the S-CRTM the TPM startup locality might
differ. There are different scenarios in which CBnT ACM could initialize the
TPM, but will not be the S-CRTM.

BIOS will always create the StartupLocality event to describe the locality used
at the time of the TPM Startup command. When ACM is the S-CRTM, BIOS will read
the ACM policy status TpmStartupLocality field to reflect the locality used by
ACM. When BIOS is the S-CRTM, the locality will remain 0.

Moreover, for all cases in which ACM is the S-CRTM, BIOS needs to recreate the
static PCR measurements into PCR[00] in behalf of ACM.

Hsd-es-id: 14011248331
Original commit date: Thu Apr 2 13:23:50 2020 -0700
Change-Id: Ia1e0e5dde6ba343529aec2eb6246252ddb409cf4
Original commit hash: 07b0c3e489224e7c786fcb3bcd3ee0fea87fa68b

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakePlatSamplePkg/Library/PeiBootGuardEventLogLib/PeiBootGuardEventLogLib.c

================================================================================ 
Commit: 852c4a9590753f73165fa9d3328e8cd6b58bfbd9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:14:00 2020 +0530 
-------------------------------------------------------------------------------- 
BIOS:Security-Sweyntooth: BLUETOOTH invalid L2cap Fragment

Sweyntooth security fix regarding Bluetooth Low energy

Hsd-es-id: 16010987196
Original commit date: Thu Apr 16 17:19:16 2020 +0800
Change-Id: I6b973a902dce4ac0011076f36837229fcdd6d071
Original commit hash: 3becbea8ddcc2904059a566ab9b18aa08149ae9a

-------------------------------------------------------------------------------- 
[Changed Files]
BluetoothPkg/BluetoothBusDxe/iLE/core/src/l2cap.c

================================================================================ 
Commit: 430d592734abb195ef135c4f1db8db904db2725d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:13:58 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2171_00

Hsd-es-id: no sighting
Original commit date: Mon Apr 20 18:35:45 2020 -0700
Change-Id: I611fb520493f1e7db1ff77d172cdc93d5755a557
Original commit hash: c65a5cea7d64460d6d504d1db4d853f3a3a73e2c

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: f4623bda3c27729a05e519dcddd3e0b36fef1248 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:13:51 2020 +0530 
-------------------------------------------------------------------------------- 
[TGP][PCIe] RTD3 flows for incorrectly setting DLSULPPGE

This is a SPT specific workaround which is being removed according to latest BWG in VMD RTD3 flow

Hsd-es-id: 14011071495
Original commit date: Mon Mar 23 18:37:23 2020 -0700
Change-Id: If844119a064b0ada358acfe0f7494a40333b0789
Original commit hash: 170a833191d1ca0f97680579f4e8b5511d36e68d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Vmd/AcpiTables/VmdPcieRp.asl

================================================================================ 
Commit: d5c0eb05b55a82773babe07ea4f5df9540aec69e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:13:48 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: [RKL-S][CML-S+TGP-H][BIOS] '\_GPE._L72' string not present in Windows Performance analyzer tool after S3 state

Hsd-es-id: 16010928506
Original commit date: Wed Apr 8 12:56:18 2020 -0700
Change-Id: I4fa3e9710383124fc238665dab5210cb6353fd57
Original commit hash: d06bc87624dcce67303264b996fa79f5cc9a2939

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmmCore.c
ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/PchxSmmHelpers.c
ClientOneSiliconPkg/Pch/SmmControl/RuntimeDxe/SmmControlDriver.c

================================================================================ 
Commit: e5f97837d34fbd92921286ecef2f0f919d9abe94 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:13:46 2020 +0530 
-------------------------------------------------------------------------------- 
ADL PCH PCIe Support

This commit
1)Sets the default ASPM value to L1 for ADL PCH and removes the setup option to enable L0s
2)Updates the capability list for SIP17 controller
3)Performs ResetPrep Programming
4)Configures Powerdown mapping
5)Configures the controller for NCC mode based on strap setting
6)Performs Rx Margin programming

Hsd-es-id: 14010023732
Original commit date: Wed Apr 8 14:28:04 2020 -0700
Change-Id: I0548fe2c76d300889a56d78ea68d55cf322d01ee
Original commit hash: 433bb61ff029059705f4ae5fc219d6723e2b1c49

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/PchPcieRpRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PeiPcieRpInitLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Register/PcieSipRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPciePreMemRpInitLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchInitPreMem.c

================================================================================ 
Commit: 63521554be0f302f557888a53575e629bb79c53e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:13:44 2020 +0530 
-------------------------------------------------------------------------------- 
Program PCIe L1.2 LTR register

Changed the programming of L12LTRLV for ADP A0

Hsd-es-id: 14011284168
Original commit date: Wed Apr 15 15:47:38 2020 -0700
Change-Id: I94a916eeafd6f9bade3cd77508f703ca76a3c17d
Original commit hash: a0897cee80a87ea9c636cf89aa5ba121017d330a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PciExpressHelpersLibrary/PciExpressHelpersLibrary.c

================================================================================ 
Commit: b09d39332cffb75de1ae55f683befbc95af14501 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:13:42 2020 +0530 
-------------------------------------------------------------------------------- 
[TGL][Tigerlake-Master IOTG] Update Fusa library and function execution

Update Fusa contents based on learning from PO in enabling FUSA on Fusa Sku Silicon

Hsd-es-id: 1507715246
Original commit date: Tue Mar 31 16:15:23 2020 +0800
Change-Id: I650523a69c10dce91eb1f99ec5451b1a31e2399e
Original commit hash: ee6d5b47df086b14520e1544ddff131fb65d3739

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Fusa/IncludePrivate/Library/PeiFusaLib.h
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaLib/PeiFusaLib.c
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaLibNull/PeiFusaLibNull.c
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaPolicyLib/PeiFusaPolicyLibNull.c

================================================================================ 
Commit: 107ed53466f65db3dea9e194ff44ac5d48df2a22 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:13:39 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/DxeAslUpdateLib: Remove redundant InitializeAslUpdateLib, moves PSS_PACKAGE_LAYOUT to PowerMgmtInit

Every caller of DxeAslUpdateLib runs InitializeAslUpdateLib() first to
locate protocols gEfiAcpiSdtProtocolGuid and gEfiAcpiTableProtocolGuid.
But the library calls themselves run InitializeAslUpdatelib internally,
so callers don't have to call it.
This commit delete the redundant InitializeAslUpdateLib calls.
Also, moves PSS_PACKAGE_LAYOUT from AslUpdateLib.h
to PowerMgmtInit.h as it is consumed in PowerMgmtInit.
AML_RESRC_TEMP_END_TAG is deleted as it is unreferenced.

Hsd-es-id: 14010250800
Original commit date: Thu Apr 16 22:29:13 2020 -0700
Change-Id: I38c96e501a5705f2549d790a49bd269f33120da4
Original commit hash: c3c4d248917ba254e0e58427b5a24bc2d09d4247

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/PowerManagement/Dxe/PowerMgmtInit.h
ClientOneSiliconPkg/Include/Library/AslUpdateLib.h
ClientOneSiliconPkg/IpBlock/Amt/AmtInit/Dxe/AmtInitDxe.c
ClientOneSiliconPkg/IpBlock/Tbt/ITbtInit/Dxe/ITbtDxe.c
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchAcpi.c
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchAcpiEbg.c
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaAcpi.c

================================================================================ 
Commit: 29ceab127f5cbe3db314b9defb269f96c1e36571 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:13:35 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Use different register offset for ADR_GEN_CFG

For new projects ADR_GEN_CFG address has been changed to 0x1908.
This change allows the SoC to tell ADR lib that it should use the
changed address.

Hsd-es-id: 18011082868
Original commit date: Wed Apr 15 18:23:34 2020 +0200
Change-Id: I651b1c86231a40902bd6b70391e63b6b180935c2
Original commit hash: 8bdb1ab16e2c9a4d94af707ba8c70a9879527737

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/PmcRegs.h
ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/PmcSocConfig.h
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPchAdrLib/PchAdrLib.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchInit.c

================================================================================ 
Commit: ffe2a7d7ab0fea4dbda3dcf22f8acbf3143d4b66 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:13:27 2020 +0530 
-------------------------------------------------------------------------------- 
[C1S]AMT_086 fail

Issue: NVMe is OPAL feature enabled, so AMT can't send erase command to it.
Resolution: Revert OPAL feature with admin1.
Impacted: All ADL/RKL projects.

Hsd-es-id: 1507856900
Original commit date: Thu Apr 16 14:07:11 2020 +0800
Change-Id: I0ea1ab00381220b53e4154ef7739515a68c24645
Original commit hash: feeee690304cadbb26ba8787182b4b5d910c4437

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/AsfMsgs.h
ClientOneSiliconPkg/Include/Library/DxeAmtHeciLib.h
ClientOneSiliconPkg/IpBlock/Amt/Library/DxeAmtHeciLib/DxeAmtHeciLib.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MbpDebugPrint.c

================================================================================ 
Commit: 55dc69089b20aa99abd81fc72cc1624acbca4a54 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:13:17 2020 +0530 
-------------------------------------------------------------------------------- 
18011232622: [ME] Return single inf implementation for MeUtilsLib

In change 4971689752f6b792c542161f1d2666e1897d3420 MeUtilsLib.inf has been spitted in to:
    MeUtilsLib.inf
    MeUtilsSmmLib.inf
MeUtilsLib should be implemented with single inf file.

Hsd-es-id: 18011232622
Original commit date: Tue Apr 14 13:14:21 2020 +0200
Change-Id: I81aea841dea8b55d232d7c9774237c7283fdd48c
Original commit hash: 7e6d9c9c14d1f6b410d05d14f1b2cd76332daee2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeSmmMeUtilsLib/MeUtilsDxeSmmLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeSmmMeUtilsLib/MeUtilsLib.inf
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeSmmMeUtilsLib/MeUtilsSmmLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeSmmMeUtilsLib/MeUtilsSmmLib.inf

================================================================================ 
Commit: 4a3b5ebd865350296fa385d3d9ee9e57dbef4c55 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:13:11 2020 +0530 
-------------------------------------------------------------------------------- 
[TGL-H][PCIe] PEG11 and PEG12 are disabled during boot

Cherry-picked from
Hsd-es-id: 22010375609
Original commit date: Wed Mar 11 13:09:28 2020 +0530
Change-Id: Ia2f9dbfb8ce4df5216b5844a0e47b3442007680d
Original commit hash: 8562308393dda36565c6e4120baf8b5830fa3c02

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPciePreMemRpInitLibVer1.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPciePreMemRpInitLibVer2.c

================================================================================ 
Commit: 3a44f96542f8f006caf6da82cb0c73fa780f033e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:13:08 2020 +0530 
-------------------------------------------------------------------------------- 
[JSL] Modify memory speed units and string

Modify string to "Memory Speed  =  4267 MT/s" instead of "Memory Frequency = 4267 MHz"

Hsd-es-id: 1507935623
Original commit date: Fri Apr 17 17:21:21 2020 +0800
Change-Id: I9434a2df36fc7f31a07abb6d8a3b356eb0d8d9be
Original commit hash: b82c14210bb85c84661962cf689a2127a44a4f3c

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakePlatSamplePkg/Setup/PlatformSetup.uni
JasperLakePlatSamplePkg/Setup/SaSetup.c
JasperLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: 94b82e4193c8b37e44a7971a041dac7195a10bcf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:13:06 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/SecCpuLib, PlatformSecLib: Exclude PcdBiosSize and PcdBiosAreaBaseAddress from FSP build

SecCpuLib refers to the PCDs regardless whether FSP build or EDK build,
but FSP does not depend on those values.
This commit excludes those PCDs for FSP build.
PlatformSecLib INF is cleaned up as well.

Hsd-es-id: 22010567971
Original commit date: Sun Apr 5 21:41:14 2020 -0700
Change-Id: Idbb57b343d69654970011594e3b171afed805849
Original commit hash: c9e6baa003ad89c9f741d9ece30b3b5fea16f453

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Library/SecCpuLib/Ia32/SecCpuLib.S
ClientOneSiliconPkg/Cpu/Library/SecCpuLib/Ia32/SecCpuLib.nasm
ClientOneSiliconPkg/Cpu/Library/SecCpuLib/SecCpuLibFsp.inf
ClientOneSiliconPkg/Library/PlatformSecLib/FspTPlatformSecLib.inf
ClientOneSiliconPkg/Library/PlatformSecLib/PlatformSecLib.inf

================================================================================ 
Commit: 795345bde5a221a3dc802d993e1b3a381767b457 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:13:03 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2167_00

Hsd-es-id: no sighting
Original commit date: Sun Apr 19 18:36:17 2020 -0700
Change-Id: I5a73e4ac0b51aa5a8071ad201ce81ea69789b593
Original commit hash: ee8f1267aad0110845fb0c6be352d2657b2761a1

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: ed56f24365fa19db0f5869b2b2b844b13b07261c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:12:56 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/PowerManagement MiscFunctions: Replace AcpiChecksum calculation with open source calls

This commit replaces AcpiChecksum call in PowerManagementDxe
MiscFunctions with CalculateCheckSum8 from EDK2 core code.
This helps to reduce redundant APIs in closed source.

Hsd-es-id: 14010250800
Original commit date: Thu Apr 16 23:11:20 2020 -0700
Change-Id: Id7d0c7f73dedea84482cde5c0594d58cbeaa7b9c
Original commit hash: 3152eee62c36b303e36d59d17eeca3ac678deb30

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/PowerManagement/Dxe/MiscFunctions.c

================================================================================ 
Commit: f5d3afd29af825d5c67941c23924117182a157b1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:12:48 2020 +0530 
-------------------------------------------------------------------------------- 
[TGL-H][PCIe] PEG11 and PEG12 are disabled during boot

There was a documentation gap for STRPFUSECFG[RPC] register for 1x8-2x4(PEG12)

Hsd-es-id: 22010375609

Original commit date: Thu Apr 16 20:02:15 2020 +0530
Change-Id: I4da31308b3fc34d4e1f5c611ff7bbf93fe8fcce7
Original commit hash: cfa9d3afc9c5c24f8d6c4d7c669c22cfeb29f615

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/Include/CpuPcieInfo.h

================================================================================ 
Commit: dbe91d507062820e36e4e093754035fe08fc07a7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:12:39 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2166_00

Hsd-es-id: no sighting
Original commit date: Sat Apr 18 18:33:38 2020 -0700
Change-Id: If45dc05cd1973e226eb9ec4c0130cc8da4652af8
Original commit hash: 2492e7133fb70c7554ea8ef52663c111e4f5bcdc

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 09789016150c81c55f29ff275fefb1afd322543f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:12:34 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2165_00

Hsd-es-id: no sighting
Original commit date: Fri Apr 17 18:33:09 2020 -0700
Change-Id: I404b93308a4c7431d1022d106cd0d6628af02abc
Original commit hash: c2406cc8d5e73d2dc4b336f6c35992c5ee90180d

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 1654d878589bbf7188f50193831b180af4c9ff5b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:12:32 2020 +0530 
-------------------------------------------------------------------------------- 
VMD not supported for RKL-S

Change needed to avoid yellow bang to disable DEVEN

Hsd-es-id: 16011015428
Original commit date: Thu Apr 16 11:18:17 2020 -0700
Change-Id: I3a0b15822914411a86b8e478c82ff3f25961c1ce
Original commit hash: 36d4098627e0c059a821c91f3a89002234f3f89a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Vmd/Library/VmdInfoLib/VmdInfoLib.c

================================================================================ 
Commit: 3229fb91e25790e4e30ff8f3a87f7549fcbaf6c9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:12:26 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Update PCI Express Configuration

Tx Speed Toggle is not happening with latest recipe implementation.
Since recipe change is not feasible we need to have a different implementation to unblock customer PCIe Gen 3 Tx Compliance Test

Hsd-es-id: 14011217468
Original commit date: Fri Mar 27 15:03:54 2020 -0700
Change-Id: I8078e8ca680348758120904269d0ba71eeea4902
Original commit hash: a6c1132cbff4e07cee18fb40e135b9cac90cde96

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/Include/Register/PchRegsHsio.h
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchHsio.c

================================================================================ 
Commit: fcacb9c325de357b6992b42618735ed6a730f071 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:12:24 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Update modPHY lanes used for TSN

Wrong lane numbers were checked in FIA for TSN

Hsd-es-id: 16010507164
Original commit date: Wed Apr 15 16:20:46 2020 -0700
Change-Id: I5976c37ed70f662c56baabf1cf0f5677b4e06ac4
Original commit hash: 6c21976324c81cfb7d4c2c407cb4e9927de7c51a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaLib/PchFiaLibVer2.c
ClientOneSiliconPkg/IpBlock/Tsn/LibraryPrivate/PeiTsnInitLib/PeiTsnInitLib.c

================================================================================ 
Commit: 6e1ad9967f6e96d813d504a0ab7a07656430ba69 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:11:56 2020 +0530 
-------------------------------------------------------------------------------- 
BIOS should configure PSF0 max shared credits per VC

Impact Platforms: ADL, RKL
Hsd-es-id: 16010994072
Original commit date: Thu Apr 16 12:40:44 2020 +0800
Change-Id: I684ec47a62f29abc21041794ca30ac5b53d5af60
Original commit hash: aec550ea6b6fcad7f927e8cdea08431693809225

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Psf/IncludePrivate/Library/PsfLib.h
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PeiCpuPsfInitLib/PeiCpuPsfInitLib.c
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PeiCpuPsfInitLib/PeiCpuPsfInitLib.inf

================================================================================ 
Commit: a8492ccda2c181f455776a0c5abb03414c95dc5f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:11:48 2020 +0530 
-------------------------------------------------------------------------------- 
Enable Gfx PEIM for x-comp
- Install new PPI for Gen9 Gfx PEIM

Hsd-es-id: 14010180213
Original commit date: Thu Apr 16 23:54:01 2020 +0530
Change-Id: I2c12c4bf1a76a9da4fafdbb015d3b4868f72a82f
Original commit hash: c652e192aa861ddc0a8d10aa283e0821e7587812

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/PeiSaInitLib.inf
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/PeiSaInitLibFsp.inf

================================================================================ 
Commit: 633d652f22625f5cdb79d3a61a1ee131a73c6918 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:11:41 2020 +0530 
-------------------------------------------------------------------------------- 
HSIO IpBlock: Create High Speed IO (HSIO) IP block

High Speed IO (HSIO) is separate Si IP block in PCH chip.
All related code should be placed in separate folder
in ClientOneSiliconPkg/IpBlock.
In current PCH generations as HSIO "Modular PHY" is used.
This change introduces Hsio IP block folder and moves
PeiHsioLib library to this location.

Hsd-es-id: N/A
Original commit date: Tue Mar 31 18:08:12 2020 +0200
Change-Id: Iaf590bfbe140a716230a719a95bd1fff9f8c1769
Original commit hash: 37b5bed2fd77a3cf8bb095d129aa6a3867b164d8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Hsio/IncludePrivate/Library/PeiHsioLib.h
ClientOneSiliconPkg/IpBlock/Hsio/LibraryPrivate/PeiHsioLib/HsioLane.c
ClientOneSiliconPkg/IpBlock/Hsio/LibraryPrivate/PeiHsioLib/PeiHsioLib.c
ClientOneSiliconPkg/IpBlock/Hsio/LibraryPrivate/PeiHsioLib/PeiHsioLib.inf
ClientOneSiliconPkg/Product/JasperLake/SiPkgCommonLib.dsc
JasperLakeFspPkg/JasperLakeFspPkg.dsc

================================================================================ 
Commit: 201ed6e18027ca629b6c5e1b0b60b6c677614c56 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:11:39 2020 +0530 
-------------------------------------------------------------------------------- 
EagleStream: Fix some files changed issue after build

deleted EagleStreamFspPkg/PlatformPkgConfig.dsc and add into gitignore
update the ClientOneSiliconPkg/Fru/EbgPch/AcpiTables/Dsdt/PchNvs.asl

Hsd-es-id: NA
Original commit date: Fri Apr 17 15:46:57 2020 +0800
Change-Id: I905c49048ad9c9360f461e6e613aec41a8a3bf6b
Original commit hash: 8b902b6db6ca2d18d407096504765a1621a318c9

-------------------------------------------------------------------------------- 
[Changed Files]
.gitignore

================================================================================ 
Commit: 06c0ee42336918b129589f7d69d2f2101a033d26 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:11:26 2020 +0530 
-------------------------------------------------------------------------------- 
Revert PCIe PO safe config

-Cherry pick from RKL-S PO:https://git-amr-7.devtools.intel.com/gerrit/#/c/80181/

Hsd-es-id: NA
Original commit date: Wed Apr 15 11:22:30 2020 +0530
Change-Id: I9fed7b12fb5d8b5f275c1c22bbd0c0ca68256a51
Original commit hash: 33861219c48ccdbddcd2db8f947290b730c0d293

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieLinkTrain.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPciePreMemRpInitLibVer1.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPciePreMemRpInitLibVer2.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer1.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPchPcieClocksLib/PeiPchPcieClocksLib.c

================================================================================ 
Commit: afa074e637e19327d4c63f14cfe000b3a1b5df91 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:11:18 2020 +0530 
-------------------------------------------------------------------------------- 
[JSL]Support auto-disable PEP constraints for XHCI and CSME

If XHCI and CSME devices are not detected with pci
configuration space access, auto-disable their PEP
constraints.

Hsd-es-id: 2208133709
Original commit date: Thu Apr 16 22:06:51 2020 +0800
Change-Id: Ie898ce392f4db9d8863106bc0b7e28b05705ce27
Original commit hash: 6759a809e0d820e2fff557b05d1df45c3d3a0d46

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c

================================================================================ 
Commit: de95315b9a21a41b646b770c8d13b0555f8a52a6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:11:00 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2164_00

Hsd-es-id: no sighting
Original commit date: Thu Apr 16 18:33:59 2020 -0700
Change-Id: I6c4ca043a2e4fe8f39118810d59234a7bc229713
Original commit hash: d90cf9c9210cfacd67bbb2a2c57e20b5c20bccd6

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: e7f05e8a23fcdda50f5c00c92e039f087334b58e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:10:35 2020 +0530 
-------------------------------------------------------------------------------- 
PeiHsioLib: Create Hsio library at SoC layer

SOC specific code should be placed at FRU/SOC layer.
Now HSIO PCH generation specific code is located in common Pch folder
and differentiate by INF file instantion per PCH generation which
doesn't follow the rule.
This change introduces HsioSocLib has been created to address
PCH generation specific HSIO configuration at FRU/SOC layer and
fix above issue.

Hsd-es-id: N/A
Original commit date: Tue Mar 31 17:42:29 2020 +0200
Change-Id: I0fb0f68ee23a23750e54f2e351b83341e4d86882
Original commit hash: d799dacb157e450bea310641c3f198cb249f9436

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/JslPch/LibraryPrivate/HsioSocLib/HsioSocLibJsl.c
ClientOneSiliconPkg/Fru/JslPch/LibraryPrivate/HsioSocLib/HsioSocLibJsl.inf
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPciePreMemRpInitLib.c
ClientOneSiliconPkg/IpBlock/Sata/LibraryPrivate/PeiSataLib/PeiSataLib.c
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsb2PhyLib/PeiUsb2PhyLib.inf
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/PeiUsbHostControllerInitLib.inf
ClientOneSiliconPkg/Pch/IncludePrivate/Library/HsioSocLib.h
ClientOneSiliconPkg/Pch/IncludePrivate/Library/PeiHsioLib.h
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiHsioLib/PeiHsioLib.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiHsioLib/PeiHsioLibTgl.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchHsio.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchHsioPreMem.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchUsb.c
ClientOneSiliconPkg/Product/JasperLake/SiPkgCommonLib.dsc
JasperLakeFspPkg/JasperLakeFspPkg.dsc

================================================================================ 
Commit: 02625f11b3c96174efc0c7fae8de0efb8aea873f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:10:31 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/SerialIoPrivateLib: Adding reads after BAR1 MMIO writes for Serial IO library

 - Adding readback after BAR1 writes to ensure bridge observes the BAR1 access

Hsd-es-id: 14011046221
Original commit date: Wed Mar 4 14:07:16 2020 -0800
Change-Id: Id3efe127d40422a311953e38ddec18a9e65b8e68
Original commit hash: 7efb4d7304b702bd998a50f47150e649dfbbe3e1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLib.c

================================================================================ 
Commit: c56f9aa15ce7b68a343c84be597cc3c354a6a477 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:10:28 2020 +0530 
-------------------------------------------------------------------------------- 
Program the DMI registers as per BWG recommendation for section 4.4 to 4.35

Hsd-es-id: 16010767782
Impact Platforms: ADL, TGL, SBX, RKL, JSL

Original commit date: Wed Apr 15 03:41:24 2020 +0530
Change-Id: I40cb2f341533887bb745521009bb6cbbc14bc99c
Original commit hash: 036b64f74456cbdd3985a2ac9d8048e8d350cdb8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/JslCpu/CpuDmi/Library/PeiDxeSmmCpuDmiInfoFruLib/CpuDmiInfoFruLib.c
ClientOneSiliconPkg/Fru/JslCpu/Include/Library/CpuDmiInfoFruLib.h
ClientOneSiliconPkg/Include/Library/CpuDmiInfoLib.h
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibVer2/PeiCpuDmi16.c
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibVer2/PeiCpuDmiInitLib.inf
ClientOneSiliconPkg/Product/JasperLake/SiInit/Pei/SiInitPreMem.c

================================================================================ 
Commit: 6ac90e86a6c010e4bb294588448c27766823e5fd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:10:17 2020 +0530 
-------------------------------------------------------------------------------- 
ClientCommonPkg: Remove the RamDebugLib.

Do not support save debug info to ram now.
Remove the following:
  ClientCommonPkg/Include/Library/RamDebugLib.h
  ClientCommonPkg/Library/BaseRamDebugLib/*
  ClientCommonPkg/Library/BaseRamDebugLibNull/*
  ClientCommonPkg/Library/DxeRamDebugLib/*
  ClientCommonPkg/Library/PeiRamDebugLib/*
  PlatSamplePkg/Features/PlatformStatusCodeHandler/Pei/RamStatusCodeWorker.c
  PlatSamplePkg/Features/PlatformStatusCodeHandler/RuntimeDxe/RamStatusCodeWorker.c
  PlatSamplePkg/Features/PlatformStatusCodeHandler/Smm/RamStatusCodeWorker.c
Also modify related files.

Hsd-es-id: 1507851634
Original commit date: Thu Apr 16 09:13:55 2020 +0800
Change-Id: I496d8b8b94a6c872afed3e65fd662547e44c7110
Original commit hash: 8aac75d1182b4d1e180c34bf12041374837b267d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/ClientCommonPkg.dec
ClientCommonPkg/Include/Library/RamDebugLib.h
ClientCommonPkg/Library/BaseRamDebugLib/BaseRamDebugLib.c
ClientCommonPkg/Library/BaseRamDebugLib/BaseRamDebugLib.inf
ClientCommonPkg/Library/BaseRamDebugLibNull/BaseRamDebugLibNull.c
ClientCommonPkg/Library/BaseRamDebugLibNull/BaseRamDebugLibNull.inf
ClientCommonPkg/Library/DxeRamDebugLib/DxeRamDebugLib.c
ClientCommonPkg/Library/DxeRamDebugLib/DxeRamDebugLib.inf
ClientCommonPkg/Library/PeiRamDebugLib/PeiRamDebugLib.c
ClientCommonPkg/Library/PeiRamDebugLib/PeiRamDebugLib.inf
JasperLakeBoardPkg/BoardPkg.dsc
JasperLakePlatSamplePkg/Features/PlatformStatusCodeHandler/Pei/PlatformStatusCodeHandlerPei.c
JasperLakePlatSamplePkg/Features/PlatformStatusCodeHandler/Pei/PlatformStatusCodeHandlerPei.h
JasperLakePlatSamplePkg/Features/PlatformStatusCodeHandler/Pei/PlatformStatusCodeHandlerPei.inf
JasperLakePlatSamplePkg/Features/PlatformStatusCodeHandler/Pei/RamStatusCodeWorker.c
JasperLakePlatSamplePkg/Features/PlatformStatusCodeHandler/RuntimeDxe/PlatformStatusCodeHandlerRuntimeDxe.c
JasperLakePlatSamplePkg/Features/PlatformStatusCodeHandler/RuntimeDxe/PlatformStatusCodeHandlerRuntimeDxe.h
JasperLakePlatSamplePkg/Features/PlatformStatusCodeHandler/RuntimeDxe/PlatformStatusCodeHandlerRuntimeDxe.inf
JasperLakePlatSamplePkg/Features/PlatformStatusCodeHandler/RuntimeDxe/RamStatusCodeWorker.c
JasperLakePlatSamplePkg/Features/PlatformStatusCodeHandler/Smm/PlatformStatusCodeHandlerSmm.c
JasperLakePlatSamplePkg/Features/PlatformStatusCodeHandler/Smm/PlatformStatusCodeHandlerSmm.h
JasperLakePlatSamplePkg/Features/PlatformStatusCodeHandler/Smm/PlatformStatusCodeHandlerSmm.inf
JasperLakePlatSamplePkg/Features/PlatformStatusCodeHandler/Smm/RamStatusCodeWorker.c
JasperLakePlatSamplePkg/Library/BaseDebugLibAllDebugPort/BaseDebugLibAllDebugPort.inf
JasperLakePlatSamplePkg/Library/BaseDebugLibAllDebugPort/DebugLib.c

================================================================================ 
Commit: 4644dbb30a7915c3c290754bf5a2bf6ead2cf53e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:10:10 2020 +0530 
-------------------------------------------------------------------------------- 
Optimzied C1S self build

add more check for iasl and nasm

Hsd-es-id: N/A
Original commit date: Mon Apr 13 15:01:56 2020 +0800
Change-Id: I1dd093fe2f20e730e6d7447b88c8dce214bfb46a
Original commit hash: c8e3a473266dc16bb1f86304bc08b7970fbbc0c2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/ClientOneSiliconBuild.py

================================================================================ 
Commit: 4be1b8b262b42785ae533f880847561f5c879a42 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:10:07 2020 +0530 
-------------------------------------------------------------------------------- 
[JSL][Title] - Gop integrated for JasperLake.GOP Version: 18.0.1026.
[Feature Description] GOP version is upgraded.
[Resolution] GOP version is upgraded from 1025 to 1026.

Impact Platform: JSL
Hsd-es-id: 1608110955

Original commit date: Wed Apr 15 20:03:26 2020 +0530
Change-Id: Ie055a2a024259bd19cfdd707222e55c591cb67a2
Original commit hash: 7edfc6a3c04cd58bb1aef2e2e6ceed0b78760189

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/JslCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeim.efi
ClientOneSiliconPkg/Fru/JslCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimDebug.efi
JasperLakeBoardPkg/Binaries/UefiDriver/Gop/IntelGopDriver.efi
JasperLakeBoardPkg/Binaries/UefiDriver/Gop/IntelGopDriverDebug.efi
JasperLakeBoardPkg/Binaries/UefiDriver/Gop/Vbt.bin
JasperLakeBoardPkg/Binaries/UefiDriver/Gop/Vbt.bsf
JasperLakeBoardPkg/Binaries/UefiDriver/Gop/Vbt.json
JasperLakeBoardPkg/Binaries/UefiDriver/Gop/Vbt_Boe_Mipi.bin

================================================================================ 
Commit: 31048abbe08404b4eed9051a6362f6156b2b29ce 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:10:05 2020 +0530 
-------------------------------------------------------------------------------- 
[JSL][Title] - Enable External bypass VR by default.
[Feature Description] External bypass is not happening for PCH FIVR rails
       (VNN and V1P05), external bypass should happen for PCH FIVR Rails.
[Resolution] Enabling external VR Rails for all S0ix/Sx states by default for PCH-N

Impact Platform: JSL

Hsd-es-id: 16011001289
Original commit date: Fri Apr 3 11:32:43 2020 +0530
Change-Id: I171d247a94f3b2ce65a43b257c8e5cff9f72b7df
Original commit hash: 052e3528f1e9688627d2ff28a13bcfe6a3bf8525

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c
JasperLakePlatSamplePkg/Setup/PchSetup.hfr

================================================================================ 
Commit: eac88de5bdbff151b18fdb4f63d773313b4590ac 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:09:49 2020 +0530 
-------------------------------------------------------------------------------- 
Cannot achieve s0i3.2 when OpenIPC software applies LVM overrides at boot prep with USB2 DBC

To achieve deeper sleep state with USB2 DbC needs ALL_PSF_IDLE_QUAL_EN_PSF to be 0, which is 1 by BWG default.
OpenIpc tool clears the bit and BIOS do not touch it if USB2 DbC connection is established.

Hsd-es-id: 22010555630, 1504760462
Original commit date: Wed Apr 15 11:30:51 2020 +0800
Change-Id: I9d7095180a2506846c183f8ac9c50197dd85425d
Original commit hash: 7864fe1fc81a6f31d8c5bece660bf4c41d5e108b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPrivateLib/PeiPmcPrivateLib.c

================================================================================ 
Commit: 3ac80780dd58a1f48e60ead52963d112137af33a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:09:46 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2163_00

Hsd-es-id: no sighting
Original commit date: Wed Apr 15 18:36:47 2020 -0700
Change-Id: Ifb4d73060583bb7abbceda7881730a1183e890c1
Original commit hash: 39ef4a3ab9cc60453398527710515ed04ed597c1

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 9d8d5ac15da1d922194c86a708ec6122215cecfd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:09:13 2020 +0530 
-------------------------------------------------------------------------------- 
Workarounds for simics which has not modelled the required new FIA registers

-ADL-P SIMICS model hangs when tries to program FIA registers

Hsd-es-id: 16011008663
Original commit date: Wed Apr 15 18:23:42 2020 +0530
Change-Id: I44b1dec09a80b0f759c9d7ac9ebd0aa34ccce3c3
Original commit hash: 98894c89dd519ea4d706552cddfac71ceca4730a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieSip17InitLib/PeiCpuPcieSip17InitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieSip17InitLib/PeiCpuPcieSip17InitLib.inf

================================================================================ 
Commit: 5a1b4f3fbbbce9fd605ff7f1bd8b91d45e6876c2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:09:08 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/PchInitSmm: Missing xHCI DBC code in Sx SMI handler

Additionally to HOST_CTRL_EARLY_DBG_REG programming during xHCI init,
BIOS shall also do additional programming in PCH Sx SMI handler.
This change adds remaining Sx SMI handler for cmd_ssv programming during
before S4/S5 entry.

Hsd-es-id: 14011097138

Original commit date: Fri Apr 10 09:49:59 2020 +0200
Change-Id: I6ff7feae331d978baca5839faf889f71f5f68e96
Original commit hash: ca3079080680e6147992f826415f9186ae4140d0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/UsbRegs.h
ClientOneSiliconPkg/Pch/PchInit/Smm/PchInitSmm.c
ClientOneSiliconPkg/Pch/PchInit/Smm/PchInitSmm.inf

================================================================================ 
Commit: 3de8abfe12c934916f8ebc16bf01ef6be8666dca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:08:58 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Move the PeiPmcPrivateLib to separate folder

To declutter the PMC libraries this commit moves the PeiPmcPrivateLib
into separate folder

Hsd-es-id: n/a
Original commit date: Tue Apr 14 14:53:09 2020 +0200
Change-Id: I069d9039e6570d1f0ab29eab7c219f460773cbc4
Original commit hash: cc12e44d7a946597be552b950b940372b7371e9c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/JslPch/PeiLib.dsc
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiDxeSmmPmcPrivateLibVer2.inf
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLibVer1.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLibVer2.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPrivateLib/PeiPmcPrivateLib.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPrivateLib/PeiPmcPrivateLibFivr.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPrivateLib/PeiPmcPrivateLibVer1.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPrivateLib/PeiPmcPrivateLibVer1.inf
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPrivateLib/PeiPmcPrivateLibVer2.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPrivateLib/PeiPmcPrivateLibVer2.inf
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPrivateLib/PeiPmcPrivateLibVer3.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPrivateLib/PeiPmcPrivateLibVer3.inf
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPrivateLib/PeiPmcPrivateLibVer4.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPrivateLib/PeiPmcPrivateLibVer4.inf
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPrivateLib/PmcPrivateLibInternal.h
JasperLakeFspPkg/JasperLakeFspPkg.dsc

================================================================================ 
Commit: f0159621114abbfc4998383af387c85478d10648 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:08:56 2020 +0530 
-------------------------------------------------------------------------------- 
[JSL]: After enabling WWAN in BIOS, default value under ACPI D3Cold is not D3/L2

Change BIOS/Intel Advanced Menu/ACPI D3Cold settings/WWAN default value to D3/L2.

Hsd-es-id: 16010679567
Original commit date: Wed Apr 15 15:27:51 2020 +0800
Change-Id: I8b6eb2aa64f6be9ab83feb0bae5cd8709568fd5d
Original commit hash: 3fe85fdff2be00bc9b3ac3574350cae73ce95b11

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakePlatSamplePkg/Setup/PlatformSetup.hfr

================================================================================ 
Commit: 312ea57c131115a111746344bd58e2a9c71317df 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:08:41 2020 +0530 
-------------------------------------------------------------------------------- 
Program Gen5 FIA controller registers

-Program FIA registers as per the FIA BWG 0.5

Hsd-es-id: 16010707102
Original commit date: Mon Mar 30 22:55:10 2020 +0530
Change-Id: I16e9ee9b7fd9385b49348d508df0aaa1c71fc5d7
Original commit hash: e9c90abff501d8fd374a2ff3157fb6064fce0f40

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/JslCpu/CpuPcieRp/Library/PeiDxeSmmCpuPcieInfoFruLib/CpuPcieInfoFruLib.c
ClientOneSiliconPkg/Fru/JslCpu/Include/Library/CpuPcieInfoFruLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Library/PeiCpuPcieSip16InitLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Library/PeiCpuPcieSip17InitLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer1.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieSip16InitLib/PeiCpuPcieSip16InitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieSip17InitLib/PeiCpuPcieSip17InitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieSip17InitLibNull/PeiCpuPcieSip17InitLibNull.c

================================================================================ 
Commit: faf273980ffe6715fca0057ef082d64bb73ae371 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:08:31 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2162_00

Hsd-es-id: no sighting
Original commit date: Tue Apr 14 18:33:38 2020 -0700
Change-Id: Ib0ab596e7ff0ae34e400d7c19ff4e89f6cf864db
Original commit hash: 400904bdcd88b0385df5a67f0d3bb620f174c740

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 2e366b5fd6b307fd066bad4323a7cfb309e7a1e9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:08:18 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Update restricted tags for IPClean compliance

 - Fixing instance of a tag not matching RestrictedContent, RestrictedBegin, or RestrictedEnd
 - Adding "//" to restricted tags that do not have "//" prefacing them
 - Updating a few restricted tags in <Project>BoardPkg files

Hsd-es-id: 14011277858
Original commit date: Fri Apr 10 11:16:01 2020 -0700
Change-Id: I9333548508a5a515af2935cf502203cc8e155660
Original commit hash: 072b66817d111930533991df39915ba2ac86e842

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Itss/IoApicConfig.h
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiRstPrivateLib/PeiRstRemapping.c

================================================================================ 
Commit: b4ab4159f2b390da919410540422ff71ed710cd3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:07:57 2020 +0530 
-------------------------------------------------------------------------------- 
Dual Tau - MMIO Register Support for Desktops (S ) RKL, ADL

Request to enable MMIO PL1, PL2 and Tau registers in addition to the existing MSR Registers.

Hsd-es-id: 1507919020
Original commit date: Fri Apr 10 16:07:46 2020 +0800
Change-Id: I0a0eea3110d8d44840a6d431d82504a7360f0dec
Original commit hash: 2b3b047375b4b56d983360ecbbacdeaa085fe270

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/ConfigBlock/CpuPowerMgmtBasicConfig.h
ClientOneSiliconPkg/Cpu/Include/CpuPowerMgmt.h
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/CpuPrintPolicy.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerLimits.c
ClientOneSiliconPkg/Cpu/PowerManagement/Dxe/PowerLimits.c

================================================================================ 
Commit: 7365fd5b4c9dbc3bd53027ac41f3159ce8e5c6b1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:07:49 2020 +0530 
-------------------------------------------------------------------------------- 
EagleStreamRpPkg/GpioTable: Update the GPIO table according to EGS_EBG_GPIO 0.34 version

1. Update the GPIO table according to Eagle_Stream_Common_Core_Architecture_PCH_GPIO_Rev_0.34_20WW14.5.xlsm.
2. Don't set these GPIOs as PCH RC will set them as SGPIO:
   GPIO_VER3_GPP_D12,
   GPIO_VER3_GPP_E8/GPIO_VER3_GPP_E9/GPIO_VER3_GPP_E11/GPIO_VER3_GPP_E13,
   GPIO_VER3_GPP_I12/GPIO_VER3_GPP_I13/GPIO_VER3_GPP_I14/GPIO_VER3_GPP_I15/GPIO_VER3_GPP_I16/GPIO_VER3_GPP_I17.
3. Don't set GPIO_VER3_GPP_L1, default is Native Function 1.

Hsd-es-id: N/A
Original commit date: Tue Mar 10 09:04:58 2020 +0800
Change-Id: Iee02e8d47f5030242296e18f24cb12a3f9bf6e88
Original commit hash: 3467645b01bf678e62e0b0bee513babbe6592b29

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNamesVer3.c

================================================================================ 
Commit: cede711c4bb374426d51b849298cf9ad871211f5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:07:18 2020 +0530 
-------------------------------------------------------------------------------- 
[RKL-S] [CML-S+TGP-H] PO:  CEC_EN bit is not getting set. Need to set it manually

Integrate below changes from CNL:
43a1b7dcce751e5ba52a4e6d251d33cc26fca210 PS_ON implementation for SATA and RAID
38f962a06e86702a9e4dea87fe4d45d9b8048404 Enumerate SATA PEP constraints for SATA in AHCI mode
f39faf436720d8fec8c4dbbbd301e6b70c4d2895 [WHL-U42-RS4][PM]:HDD is not going into D3 cold.
8e140ea10b8f8519b8b2ba61e49b6fdd90ced35c HDD is not going into D3 cold (Add SETUP option)

Hsd-es-id: 14010780888
Original commit date: Wed Mar 4 21:32:52 2020 +0800
Change-Id: I537de4f657c3640b72e258dfa3691f4056817cb5
Original commit hash: b7f955a96ddfc4698fe7236aa640eee07a20cd0d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchNvs.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchSata.asl
ClientOneSiliconPkg/Pch/IncludePrivate/PchNvsAreaDef.h
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchAcpi.c
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInitDxeIcl.inf
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInitDxeTgl.inf

================================================================================ 
Commit: 36228de37459c42651e35077555169e700f45fb5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:07:12 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2161_00

Hsd-es-id: no sighting
Original commit date: Mon Apr 13 18:37:03 2020 -0700
Change-Id: I7ba3c081e899fa6be3f5731c07f51da27df1aa74
Original commit hash: a17896a071a2cde000eba705856eed1004678da8

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: f5fd86f76e7007f62ac5a1daa994d86f12b882ad 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:06:54 2020 +0530 
-------------------------------------------------------------------------------- 
[JSL] Update FMP Lowest Support Version for capsule update

JSL has intercepted Fault Tolerant feature from BIOS label 2153.00
and hence this patch updates the FMP Lowest Support Version to 2153.00
to set new base BIOS to run Fault Tolerant capsule update.

Hsd-es-id: NA
Original commit date: Mon Apr 13 16:38:17 2020 +0530
Change-Id: Ie772caf409e162ce6eb5508cd18eeed0cc1e40e5
Original commit hash: b115e05f616eedc65d60bc566f6231bfbbefe46f

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakePlatSamplePkg/Features/CapsuleUpdate/FmpPlatformBios.dsc
JasperLakePlatSamplePkg/Features/CapsuleUpdate/FmpPlatformMonolithic.dsc

================================================================================ 
Commit: 0e2a40426796b3ede22751252251b57ac651831d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:06:49 2020 +0530 
-------------------------------------------------------------------------------- 
Merge FSP common code to ClientOneSiliconPkg.

Most of FSP library and modules are shared cross platforms for supporting
ClientOneSiliconPkg binary release model.
To remove duplicate code in every platform FSP package those common code
are moved to ClientOneSiliconPkg for all platform FSP package
to consume.

Hsd-es-id: 1507906856
Original commit date: Tue Apr 7 10:50:07 2020 +0800
Change-Id: I4309d7c5edeb8a034d85e66e2a24233cc2636a26
Original commit hash: 04bb85c28cb4880f203517fb07a6ed74827bc965

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fsp/FspDebugInit/Pei/FspDebugServicePei.c
ClientOneSiliconPkg/Fsp/FspDebugInit/Pei/FspDebugServicePei.inf
ClientOneSiliconPkg/Fsp/FspEndOfPei2/FspEndOfPei2Peim.c
ClientOneSiliconPkg/Fsp/FspEndOfPei2/FspEndOfPei2Peim.inf
ClientOneSiliconPkg/Fsp/FspGlobalDataInit/Pei/FspGlobalDataInitPei.c
ClientOneSiliconPkg/Fsp/FspGlobalDataInit/Pei/FspGlobalDataInitPei.inf
ClientOneSiliconPkg/Fsp/FspGlobalDataInit/Pei/Ia32/FspHelper.nasm
ClientOneSiliconPkg/Fsp/FspInit/Pei/FspInit.c
ClientOneSiliconPkg/Fsp/FspInit/Pei/FspInit.h
ClientOneSiliconPkg/Fsp/FspInit/Pei/FspInit.inf
ClientOneSiliconPkg/Fsp/FspInit/Pei/FspInitPreMem.c
ClientOneSiliconPkg/Fsp/FspInit/Pei/FspInitPreMem.h
ClientOneSiliconPkg/Fsp/FspInit/Pei/FspInitPreMem.inf
ClientOneSiliconPkg/Fsp/FspInit/Pei/FspS3Notify.c
ClientOneSiliconPkg/Fsp/FspInit/Pei/FspS3Notify.h
ClientOneSiliconPkg/Fsp/FspInit/Pei/FspS3Notify.inf
ClientOneSiliconPkg/Fsp/FspPcdInit/Pei/FspPcdInit.c
ClientOneSiliconPkg/Fsp/FspPcdInit/Pei/FspPcdInit.inf
ClientOneSiliconPkg/Fsp/Include/BootLoaderPlatformData.h
ClientOneSiliconPkg/Fsp/Include/Library/FspHelperLib.h
ClientOneSiliconPkg/Fsp/Include/Library/FspInfoLib.h
ClientOneSiliconPkg/Fsp/Include/Library/FspSerialIoUartDebugHelperLib.h
ClientOneSiliconPkg/Fsp/Include/Ppi/FspDebugService.h
ClientOneSiliconPkg/Fsp/Library/BaseDebugLibFspTraceHubCatalog/BaseDebugLibFspTraceHubCatalog.c
ClientOneSiliconPkg/Fsp/Library/BaseDebugLibFspTraceHubCatalog/BaseDebugLibFspTraceHubCatalog.inf
ClientOneSiliconPkg/Fsp/Library/BaseDebugLibFspTraceHubCatalog/BaseDebugLibFspTraceHubCatalog.uni
ClientOneSiliconPkg/Fsp/Library/BasePostCodeLibPort80TraceHub/BasePostCodeLibPort80TraceHub.inf
ClientOneSiliconPkg/Fsp/Library/BasePostCodeLibPort80TraceHub/PostCode.c
ClientOneSiliconPkg/Fsp/Library/DebugLibDebugPort/Dxe/DebugLibDebugPort.c
ClientOneSiliconPkg/Fsp/Library/DebugLibDebugPort/Dxe/DebugLibDebugPort.inf
ClientOneSiliconPkg/Fsp/Library/DebugLibDebugPort/Pei/DebugLibDebugPort.c
ClientOneSiliconPkg/Fsp/Library/DebugLibDebugPort/Pei/DebugLibDebugPort.inf
ClientOneSiliconPkg/Fsp/Library/DebugPrintErrorLevelLib/FspDebugPrintErrorLevelLib.c
ClientOneSiliconPkg/Fsp/Library/DebugPrintErrorLevelLib/FspDebugPrintErrorLevelLib.inf
ClientOneSiliconPkg/Fsp/Library/FspDebugLibService/DebugLib.c
ClientOneSiliconPkg/Fsp/Library/FspDebugLibService/FspDebugLibService.inf
ClientOneSiliconPkg/Fsp/Library/FspEmptyLib/FspEmptyLib.c
ClientOneSiliconPkg/Fsp/Library/FspEmptyLib/FspEmptyLib.inf
ClientOneSiliconPkg/Fsp/Library/FspHelperLib/FspHelperLib.inf
ClientOneSiliconPkg/Fsp/Library/FspHelperLib/Ia32/FspHelper.nasm
ClientOneSiliconPkg/Fsp/Library/FspInfoLib/FspInfoLib.c
ClientOneSiliconPkg/Fsp/Library/FspInfoLib/FspInfoLib.inf
ClientOneSiliconPkg/Fsp/Library/FspSerialIoUartDebugHelperLib/FspSerialIoUartDebugHelperLib.c
ClientOneSiliconPkg/Fsp/Library/FspSerialIoUartDebugHelperLib/FspSerialIoUartDebugHelperLib.inf
ClientOneSiliconPkg/Fsp/Library/FspSerialIoUartDebugHelperLib/FspSerialIoUartDebugHelperLibNull.c
ClientOneSiliconPkg/Fsp/Library/FspSerialIoUartDebugHelperLib/FspSerialIoUartDebugHelperLibNull.inf
ClientOneSiliconPkg/Fsp/Library/MmPciCf8Lib/MmPciCf8Lib.c
ClientOneSiliconPkg/Fsp/Library/MmPciCf8Lib/MmPciCf8Lib.inf
ClientOneSiliconPkg/Fsp/Library/MonoStatusCode/MonoStatusCode.c
ClientOneSiliconPkg/Fsp/Library/MonoStatusCode/MonoStatusCode.h
ClientOneSiliconPkg/Fsp/Library/MonoStatusCode/MonoStatusCode.inf
ClientOneSiliconPkg/Fsp/Library/MonoStatusCodeNull/MonoStatusCodeNull.c
ClientOneSiliconPkg/Fsp/Library/MonoStatusCodeNull/MonoStatusCodeNull.inf
ClientOneSiliconPkg/Fsp/Library/SecFspSiliconLib/SecFspSiliconLib.c
ClientOneSiliconPkg/Fsp/Library/SecFspSiliconLib/SecFspSiliconLib.inf
ClientOneSiliconPkg/Fsp/Library/SecSerialPortInitLib/SecSerialPortInitLib.c
ClientOneSiliconPkg/Fsp/Library/SecSerialPortInitLib/SecSerialPortInitLib.h
ClientOneSiliconPkg/Fsp/Library/SecSerialPortInitLib/SecSerialPortInitLib.inf
ClientOneSiliconPkg/Fsp/Library/SecSerialPortInitLib/SecSerialPortInitLibNull.c
ClientOneSiliconPkg/Fsp/Library/SecSerialPortInitLib/SecSerialPortInitLibNull.inf
ClientOneSiliconPkg/Fsp/Library/SerialPortLib/SerialPortLib.c
ClientOneSiliconPkg/Fsp/Library/SerialPortLib/SerialPortLib.inf
ClientOneSiliconPkg/Fsp/Library/SerialPortLib/SioRegs.h
ClientOneSiliconPkg/Fsp/Library/TscAcpiTimerLib/DxeTscTimerLib.c
ClientOneSiliconPkg/Fsp/Library/TscAcpiTimerLib/DxeTscTimerLib.inf
ClientOneSiliconPkg/Fsp/Library/TscAcpiTimerLib/PeiTscTimerLib.c
ClientOneSiliconPkg/Fsp/Library/TscAcpiTimerLib/PeiTscTimerLib.inf
ClientOneSiliconPkg/Fsp/Library/TscAcpiTimerLib/SecTscTimerLib.c
ClientOneSiliconPkg/Fsp/Library/TscAcpiTimerLib/SecTscTimerLib.inf
ClientOneSiliconPkg/Fsp/Library/TscAcpiTimerLib/TscTimerLibInternal.h
ClientOneSiliconPkg/Fsp/Library/TscAcpiTimerLib/TscTimerLibShare.c
ClientOneSiliconPkg/Fsp/Tools/GenPartialHeader/Final.py
ClientOneSiliconPkg/Fsp/Tools/GenPartialHeader/Readme.md
ClientOneSiliconPkg/Fsp/Tools/GenPartialHeader/name_change.py
ClientOneSiliconPkg/Fsp/Tools/GenPartialHeader/partial_header.bat
ClientOneSiliconPkg/Fsp/Tools/GenPartialHeader/partial_header.py
JasperLakeFspPkg/BuildFv.cmd
JasperLakeFspPkg/BuildFv.sh
JasperLakeFspPkg/FspHeader/FspHeader.inf
JasperLakeFspPkg/JasperLakeFspPkg.dec
JasperLakeFspPkg/JasperLakeFspPkg.dsc
JasperLakeFspPkg/JasperLakeFspPkg.fdf
JasperLakeFspPkg/Library/FspReadyToInstallMpLib/FspReadyToInstallMpLib.c
JasperLakeFspPkg/Library/FspReadyToInstallMpLib/FspReadyToInstallMpLib.inf
JasperLakeFspPkg/Upd/FspmUpd.dsc
JasperLakeFspPkg/Upd/UpdList/FSPM.txt
JasperLakeFspPkg/Upd/UpdList/FSPS.txt

================================================================================ 
Commit: 7dccecee3972f64d280e83006b92c2b0325d3cb6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:06:40 2020 +0530 
-------------------------------------------------------------------------------- 
Update MSR headers with minor enhanced RIT

Update MSR headers with minor enhanced RIT to fix the problem
that some MSR definition is not generated correctly when CRIF includes
MSR definitions for "product" value with "server" and "client_server",
but not "client".

Minor enhanced RIT will also handle "product" value with "client_server",
but not just "client".

Hsd-es-id: 1507889771
Original commit date: Sun Apr 12 14:05:40 2020 +0800
Change-Id: I244b682a339fd28b1d01f7284a8b63599717f904
Original commit hash: 186b3cc7cea2a4b36f83cb527413e5eb0b376eac

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/Register/AdlMsr.h
ClientOneSiliconPkg/Cpu/Include/Register/CommonMsr.h
ClientOneSiliconPkg/Cpu/Include/Register/RklMsr.h
ClientOneSiliconPkg/Cpu/Include/Register/TglMsr.h

================================================================================ 
Commit: 5bbb724854b5ccce2abf9f7d2f126b0f5800b900 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:06:12 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Create PmcSocLib

PmcSocLib is meant to provide functions abstracting
SoC specific functionalities that are implemented in
PMC. Having those functions defined and implemented in the
FRU will allow greater flexibility when handling different
SoC configurations. Right now the library acesses the PMC
registers directly since the interpretation of the register
bits is SoC specific.
In this commit we move following use cases:
- Checking the fuse/soft strap disabled status
- Performing static disable of the IP
- Performing non-static disable of the IP
We also fix those functions for ADP-S and EBG.

Hsd-es-id: 1608843582
Original commit date: Mon Mar 23 16:31:13 2020 +0100
Change-Id: Ica897225f1d096d1bedc7564397a9ac685d25a4d
Original commit hash: f18d792d337ea0e30451450374caadbbadb744f4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/JslPch/CommonLib.dsc
ClientOneSiliconPkg/Fru/JslPch/IncludePrivate/Library/PmcSocLib.h
ClientOneSiliconPkg/Fru/JslPch/IncludePrivate/Register/PmcRegsJsp.h
ClientOneSiliconPkg/Fru/JslPch/LibraryPrivate/PeiDxeSmmPmcSocLib/PeiDxeSmmPmcSocLib.c
ClientOneSiliconPkg/Fru/JslPch/LibraryPrivate/PeiDxeSmmPmcSocLib/PeiDxeSmmPmcSocLib.inf
ClientOneSiliconPkg/Fru/JslPch/LibraryPrivate/PeiDxeSmmPmcSocLib/PeiPmcSocLib.c
ClientOneSiliconPkg/Include/Register/PmcRegs.h
ClientOneSiliconPkg/IpBlock/Cnvi/LibraryPrivate/PeiCnviLib/PeiCnviLib.c
ClientOneSiliconPkg/IpBlock/Cnvi/LibraryPrivate/PeiCnviLib/PeiCnviLibVer1.inf
ClientOneSiliconPkg/IpBlock/Cnvi/LibraryPrivate/PeiCnviLib/PeiCnviLibVer2.inf
ClientOneSiliconPkg/IpBlock/Gbe/Library/PeiDxeSmmGbeLib/GbeLib.c
ClientOneSiliconPkg/IpBlock/Gbe/Library/PeiDxeSmmGbeLib/PeiDxeSmmGbeLib.inf
ClientOneSiliconPkg/IpBlock/Gbe/LibraryPrivate/PeiGbeInitLib/PeiGbeInitLib.c
ClientOneSiliconPkg/IpBlock/Gbe/LibraryPrivate/PeiGbeInitLib/PeiGbeInitLib.inf
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiHdaInitLib/PeiHdaInitLib.c
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiHdaInitLib/PeiHdaInitLib.inf
ClientOneSiliconPkg/IpBlock/Ish/Library/IshInfoLib/IshInfoLib.c
ClientOneSiliconPkg/IpBlock/Ish/Library/IshInfoLib/IshInfoLibVer1.inf
ClientOneSiliconPkg/IpBlock/Ish/Library/IshInfoLib/IshInfoLibVer2.inf
ClientOneSiliconPkg/IpBlock/Ish/Library/IshInfoLib/IshInfoLibVer4.inf
ClientOneSiliconPkg/IpBlock/Ish/LibraryPrivate/PeiIshInitLib/PeiIshInitLib.c
ClientOneSiliconPkg/IpBlock/Ish/LibraryPrivate/PeiIshInitLib/PeiIshInitLibVer1.inf
ClientOneSiliconPkg/IpBlock/Ish/LibraryPrivate/PeiIshInitLib/PeiIshInitLibVer2.inf
ClientOneSiliconPkg/IpBlock/Ish/LibraryPrivate/PeiIshInitLib/PeiIshInitLibVer4.inf
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiEnterprisePcieRpInitLib/PeiEnterprisePcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiEnterprisePcieRpInitLib/PeiEnterprisePcieRpInitLib.inf
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLibVer1.inf
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLibVer2.inf
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLibVer4.inf
ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/Library/PeiPmcPrivateLib.h
ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/Library/PmcPrivateLib.h
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiDxeSmmPmcPrivateLibVer1.inf
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiDxeSmmPmcPrivateLibVer2.inf
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLib.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer1.inf
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer2.inf
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer3.inf
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer4.inf
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLib.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLibClient.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLibVer1.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLibVer2.c
ClientOneSiliconPkg/IpBlock/Sata/LibraryPrivate/PeiSataLib/PeiSataLib.c
ClientOneSiliconPkg/IpBlock/Sata/LibraryPrivate/PeiSataLib/PeiSataLib.inf
ClientOneSiliconPkg/IpBlock/Scs/LibraryPrivate/PeiScsLib/PeiScsInitInternal.h
ClientOneSiliconPkg/IpBlock/Scs/LibraryPrivate/PeiScsLib/PeiScsLibVer1.inf
ClientOneSiliconPkg/IpBlock/Scs/LibraryPrivate/PeiScsLib/PeiScsLibVer2.inf
ClientOneSiliconPkg/IpBlock/Scs/LibraryPrivate/PeiScsLib/PeiScsSdHc.c
ClientOneSiliconPkg/IpBlock/Scs/LibraryPrivate/PeiScsLib/PeiScsUfs.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoInitLib.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoInitLib.inf
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiDxeSmmPchTraceHubLib/PeiDxeSmmPchTraceHubLib.c
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiDxeSmmPchTraceHubLib/PeiDxeSmmPchTraceHubLib.inf
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbDeviceControllerInitLib/PeiUsbDeviceControllerInitLib.inf
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbDeviceControllerInitLib/XdciInit.c
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/PeiUsbHostControllerInitLib.inf
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/XhciInit.c
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/Pmc.asl
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchHobs.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchInitPreMem.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibFspIcl.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibFspTgl.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibIcl.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibTgl.inf
JasperLakeFspPkg/JasperLakeFspPkg.dsc

================================================================================ 
Commit: fd7aeb2b35b91324dfd1ae1d2f4e7e3af5a87350 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:05:55 2020 +0530 
-------------------------------------------------------------------------------- 
[ADL] Update to Turbo ratio limits MSR configuration and control

OC part code change needs more consideration.
For now, the logic is kept as is.

Hsd-es-id: 1608132415
Original commit date: Tue Feb 18 00:11:25 2020 +0800
Change-Id: I20f153701723439c0b8fae040587d7dc7f70d4f4
Original commit hash: 57c8647245e0c299d48eaacfd5046a6c547e802a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/ConfigBlock/CpuPowerMgmtBasicConfig.h
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/MsrFruLib.h
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/PeiCpuInitFruLib.h
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/CpuPrintPolicy.c
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLib.c
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLib.inf
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PeiCpuPowerMgmtLib.inf
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PerformanceStates.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerMgmtInitPeim.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiSmbiosCpuLib/SmbiosType4.c
ClientOneSiliconPkg/Fru/JslCpu/LibraryPrivate/BaseMsrFruLib/BaseMsrFruLib.c
ClientOneSiliconPkg/Fru/JslCpu/LibraryPrivate/PeiCpuInitFruLib/PeiCpuInitFruLib.c
ClientOneSiliconPkg/Fru/JslCpu/LibraryPrivate/PeiCpuInitFruLib/PeiCpuInitFruLib.inf

================================================================================ 
Commit: dbe01f34367e060b103b1ade9bfbb728ff7d42b7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:05:46 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2157_00

Hsd-es-id: no sighting
Original commit date: Sun Apr 12 18:40:16 2020 -0700
Change-Id: I53c320017a5b9962c12e3c119123900f776361df
Original commit hash: 65490813536c7330a2a63f7e853df80fede64e99

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 675fd490f00d7d452d6d0ad1e7cf4101d8690422 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:05:40 2020 +0530 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][bug][22010546911][ADL][ICL][RKL][MRC][Fix the Ipclean related issues]

Fix typos in RestrictedContent comment keywords.
Move Restricted comments out of block comments.

Hsd-es-id: 22010546911
Original commit date: Sat Apr 11 00:46:00 2020 -0700
Change-Id: I2f2ee0e8354829d04645532c5020deb2cd6dcbf9
Original commit hash: 8fa20c06cb31e64ee4135b327ac3cd42b8bfa0b2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcReset.c

================================================================================ 
Commit: b54e681b7a755a236fb74028bdc7e845bfbb05c3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:05:28 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2156_00

Hsd-es-id: no sighting
Original commit date: Sat Apr 11 18:32:35 2020 -0700
Change-Id: I680d1811ba306d2da217a81b89d6df421320b95b
Original commit hash: a3259f1feed0d7cdac5a4021357a5dd7c5c7a844

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 340314c62cf9492876b5544b2982ade5f0e93c88 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:05:10 2020 +0530 
-------------------------------------------------------------------------------- 
Revert "ClientOneSiliconPkg: Correction of programming for command and data parity disable"

This reverts commit bb716b9165ead79bd07409a9f32f57ac41086fd1.

Hsd-es-id: 1507920794
Original commit date: Fri Apr 10 05:18:36 2020 -0800
Change-Id: I9a7dabb4fa2e6e743191727b1996a2e49344094d
Original commit hash: efc08fcaeeaff15a796bb4f9e3f0797111d9d9ef

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiEnterprisePcieRpInitLib/PeiEnterprisePcieRpInitLib.c

================================================================================ 
Commit: c80ec81246dfb88db929768fb74a166090acd5cb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:05:00 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2155_00

Hsd-es-id: no sighting
Original commit date: Fri Apr 10 18:38:32 2020 -0700
Change-Id: Id6192a8e6ce5e6e23f455cf7ca7e16924a545fa7
Original commit hash: 2cf0b4b56cae0a8a0e73c7f0b54b13001069920a

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 4d4413efa8b54400e01fb01bd69aa7a192b152ac 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:04:44 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/TwoLm: Correction for assert while setting system time for 2LM device.

Hsd-es-id: 22010523339

Original commit date: Wed Apr 8 14:53:03 2020 -0700
Change-Id: I4d65541cedff98a575fe7f6e10adee60def37b60
Original commit hash: df597df0f6a42b007e401a4a4de96b624f661e26

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/TwoLm/LibraryPrivate/FmssMbLib/FmssMailboxCommands.c

================================================================================ 
Commit: 3056bd83499e3f4d76c5a4a613aad2ce282eeb56 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:04:16 2020 +0530 
-------------------------------------------------------------------------------- 
Remove ClientOneSiliconPkg's dependency on ClientSiliconPkg - Step 3

1. Remove ClientSiliconPkg/Include path in DoxygenSiApi.cfg.
2. Correct GenNvs tool path in ReadMe.md.

Hsd-es-id: 1507577375
Original commit date: Fri Apr 10 13:51:30 2020 +0800
Change-Id: Ieabbd604aa32381b3929b4b3ffc05f097842c46c
Original commit hash: 27f2368073a871bc36a7ff95c74eccb55e4cb5b8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Tools/GenNvs/ReadMe.md

================================================================================ 
Commit: a1112e1d323d505b66731cdffe72488daa45761a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:04:12 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/PchSmiDispatcher: Fixed PCIe Hot Plug programming for server

Issue: After enabling PCIe Hot Plug VPPCSR register isn't programmed properly.

Root cause: The PCie VPPCSR register was overwritten in server PchSmiDispatcher lib due to wrong PCIe register definitions

Fix: Added separete server Hot Plug template tables to with correct PCIe register definitons

Hsd-es-id: 18011119624
Original commit date: Thu Apr 9 09:26:51 2020 +0200
Change-Id: I725994e05f0aa99e1de2c14b01eb18fe8ddef109
Original commit hash: 77a153b910c1c222fdb72fc614e08305b5f07984

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmiDispatch.c

================================================================================ 
Commit: f354fe3333fb77c0b503ef4b3ff7e8f85151d476 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:04:10 2020 +0530 
-------------------------------------------------------------------------------- 
PeiUsbHostControllerInitLib: USB programming update

Updated Latency Tolerance parameters for controller with ID 0x98ED.
Updated U2UB survivability register to solve Bluetooth devices issues.

Hsd-es-id: 18010983384

Original commit date: Mon Mar 23 16:53:35 2020 +0100
Change-Id: I0a354f87989aac5404187e7758b36430d63aef2a
Original commit hash: 3879c8e6dd8afa62c576ee3633a93af649dd0208

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/UsbRegs.h
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/XhciInit.c

================================================================================ 
Commit: 4a6949b2b4add5c7332cc2f6195d031c85525703 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:04:08 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: fix debug print in DisablePcieRootPort() function

Debug print used to print "__FUNCTION__" instead of DisablePcieRootPort() function name.
Now Debug print prints function name correctly.

Hsd-es-id: N/A

Original commit date: Fri Apr 3 15:39:00 2020 +0200
Change-Id: I88bd6ebc19f1962fb9c372474370a32ec915c5c5
Original commit hash: 802d70c1c4dd7fe3f459922ed6d66b69e4675faa

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiEnterprisePcieRpInitLib/PeiEnterprisePcieRpInitLib.c

================================================================================ 
Commit: 8c90d303ed9d5a79a4f88db6bbfdd31b6f6600cf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:04:03 2020 +0530 
-------------------------------------------------------------------------------- 
[ADL]BIOS/CSME Hybrid loading

This Change covers Hs Phy firmware loading mechanism.CSME acts as verifier copying the firmware content to Buffer,which is then pushed to Hs Phy by Bios.
Changes includes 1)GET_IMR_SIZE for Dekel and HsPhy is added as part as already existing function-MeImrConfig.
2)New Peim module is added to PlatformPkg/Features which gets notified on gEfiPeiMemoryDiscoveredPpiGuid. This Peim loads firmware to Hs Phy controller.

Hsd-es-id: 14010815952
Original commit date: Mon Apr 6 13:25:06 2020 +0530
Change-Id: I1a2c0c2e991c77324edb688a3261a6967dc80e5d
Original commit hash: 87dba6e8348047cb69c121791251057955908a29

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/JslCpu/PeiLib.dsc
ClientOneSiliconPkg/Include/BupMsgs.h
ClientOneSiliconPkg/Include/Library/PeiMeLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Library/PeiCpuPcieDekelInitLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Library/PeiCpuPcieHsPhyInfoLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieDekelInitLibNull/PeiCpuPcieDekelInitLibNull.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieHsPhyInfoLibNull/PeiCpuPcieHsPhyInfoLibNull.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/HeciMsgPeiLib.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeUmaLib/PchMeUma.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeUmaLib/PeiMeUmaLib.inf
JasperLakeFspPkg/JasperLakeFspPkg.dsc

================================================================================ 
Commit: 946fc9dff5af13de94cfdcedafbfc99f6ec304a5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:03:55 2020 +0530 
-------------------------------------------------------------------------------- 
PeiSataLib: Clear Automatic Partial to Slumber Transitions (APST)

This reverts commit 9f55424cda11616e397c926a18130a6c9069fdbf.
This change reverts previous implementation of APST configuration.
The bit should be cleared for all PCH generations supported in current
C1S tree so there is no need to create new instances of SATA library.
Asccording the request:
BIOS to set SATA CAP2.APST=0 for ICL onward. (ICL/TGL/ADP)

Hsd-es-id: 14010938799
Original commit date: Thu Apr 9 10:39:54 2020 +0200
Change-Id: I2a0ae9b50bef386a37c1983e98a5e63140dc2d6e
Original commit hash: ae4fbbe6f8e3454b43348830b2f399a85b6bd2b8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/JslPch/PeiLib.dsc
ClientOneSiliconPkg/IpBlock/Sata/IncludePrivate/Library/PeiSataLib.h
ClientOneSiliconPkg/IpBlock/Sata/LibraryPrivate/PeiSataLib/PeiSataLib.c
ClientOneSiliconPkg/IpBlock/Sata/LibraryPrivate/PeiSataLib/PeiSataLib.inf
ClientOneSiliconPkg/IpBlock/Sata/LibraryPrivate/PeiSataLib/PeiSataLibVer1.c
ClientOneSiliconPkg/IpBlock/Sata/LibraryPrivate/PeiSataLib/PeiSataLibVer2.c
ClientOneSiliconPkg/IpBlock/Sata/LibraryPrivate/PeiSataLib/PeiSataLibVer2.inf
ClientOneSiliconPkg/IpBlock/Sata/LibraryPrivate/PeiSataLib/PeiSataLibVer3.c
ClientOneSiliconPkg/IpBlock/Sata/LibraryPrivate/PeiSataLib/PeiSataLibVer3.inf
ClientOneSiliconPkg/IpBlock/Sata/LibraryPrivate/PeiSataLib/PeiSataLibVer4.c
ClientOneSiliconPkg/IpBlock/Sata/LibraryPrivate/PeiSataLib/PeiSataLibVer4.inf
JasperLakeFspPkg/JasperLakeFspPkg.dsc

================================================================================ 
Commit: 089ab1a2d32c4abf967354075a60c36e7fd17ba6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:03:37 2020 +0530 
-------------------------------------------------------------------------------- 
Remove CPU_TGL flags in TraceHubLib

clean up CPU_TGL flag in trace hub IP code.

Hsd-es-id: 14011012401
Original commit date: Wed Apr 8 19:40:14 2020 +0800
Change-Id: If525381ca9bfff8fdca5f2b08c60440735132876
Original commit hash: d29a90a99fda13e25e4b885ec14ddd873b4ec4ba

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/JslCpu/TraceHub/LibraryPrivate/BaseTraceHubInfoFruLib/BaseTraceHubInfoFruLib.c
ClientOneSiliconPkg/Fru/JslCpu/TraceHub/LibraryPrivate/BaseTraceHubInfoFruLib/BaseTraceHubInfoFruLib.inf
ClientOneSiliconPkg/IncludePrivate/Library/BaseTraceHubInfoFruLib.h
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiTraceHubLib/PeiTraceHubLib.c
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiTraceHubLib/PeiTraceHubLib.inf

================================================================================ 
Commit: ffdb0ef414c6301c851f970da356f7538d3133be 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:03:32 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2154_00

Hsd-es-id: no sighting
Original commit date: Thu Apr 9 18:37:43 2020 -0700
Change-Id: If41cf2ab9b6fa961fb78c7be641976ec9f3ac7ee
Original commit hash: 13490db9fdacc1babe542c986b47267d4cfa70cb

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 86b80c7e95f2bc1e315e2b384c6d900fa5d0a6b0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:03:06 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg\IpBlock\Thc\ThcDriver;[THC][BIOS] ThcDriver  - Lack of support for PCH gen specific Device Id.

- Added missing device id to THC driver

Hsd-es-id: 14011261837
Original commit date: Mon Apr 6 04:04:39 2020 -0700
Change-Id: I888406d36857a4d93cf5ec0d17e3687dad5eed22
Original commit hash: 939c180615ec63be203feb63793147dd421cc624

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Thc/IncludePrivate/Register/ThcRegsVer1.h
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/Thc.c
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcPrivate.h

================================================================================ 
Commit: 0ddfbb8244be7ff993674b12c3c9ea8fc79d01a1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:02:54 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Remove valid value check from FIA

Removed the check which made the BIOS assert if the value
read from LOS register returns as all 0xFF. Since for some
projects it is a valid LOS value this code doesn't apply
universally. For projects where 0xFF is invalid values
the lane decoder will return invalid owner which should still
provide safe operation.

Hsd-es-id: 14011076192
Original commit date: Tue Apr 7 16:29:31 2020 +0200
Change-Id: I4f027b396566b55d887bb128ff9fd5739e625dd6
Original commit hash: 95c41ef43592f8e50d64614c79633d1c8e1afb39

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaLib/PchFia15.c
ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaLib/PchFia19.c

================================================================================ 
Commit: f3e4f3b7f216581d7b7f068fca3bc8fcd239cc01 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:02:42 2020 +0530 
-------------------------------------------------------------------------------- 
Fix Restricted code leakage from System Agent IPs

Hsd-es-id: 16010987015
Original commit date: Wed Apr 8 02:38:02 2020 +0530
Change-Id: I933d44c09af2b8d5b95b12930df14777ee000e59
Original commit hash: fec67cc09563f130ca26dbb6607a45d07788f34b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/CpuDmi/CpuDmiPreMemConfig.h
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibVer2/PeiCpuDmi16.c
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiPolicyLib/PeiCpuDmiPreMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieLinkTrain.c

================================================================================ 
Commit: 0efb07d5baec239a6f904eddd2966f3d64cb413a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:02:36 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSilicon: Provide PCH xHCI port count through NVS

Created 2 new fields in PCH NVS area that shall hold number of PCH USB2
and USB3 ports. Thanks to that it'd be possible to more easily control
how many ports is defined in PchXhci.asl.

Hsd-es-id: 14011083391

Original commit date: Wed Mar 18 08:25:30 2020 +0100
Change-Id: I8073822f9e4ddff4f5696e4d8d6e81b238e86b47
Original commit hash: d795374e768ceb2e72955f595f9b1612f41f4e07

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchNvs.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchXhci.asl
ClientOneSiliconPkg/Pch/IncludePrivate/PchNvsAreaDef.h
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLibTgl.c
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchAcpi.c

================================================================================ 
Commit: 2ade1b3948c6bf900edd5cbc90d0be70ed93bec2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:02:30 2020 +0530 
-------------------------------------------------------------------------------- 
EGS: Fix duplicate definition issue reported by CLNAGPDB

CLANGPDB tool chain has stricter rule check and many duplicate definitions are
treated as error.
Also, UEFI doesn't support usage Sources.DXE_SMM_DRIVER and Sources.DXE_DRIVER,
it will be treated as duplicate definitions too, because source files in both
DXE_SMM_DRIVER and Sources.DXE_DRIVER section will be compiled at the same time
with many same name functions in the two section.

Hsd-es-id: 1507789727
Original commit date: Thu Apr 2 10:16:27 2020 +0800
Change-Id: I8b02de0efde026132822c532bef2737f2ebfd4c5
Original commit hash: 4971689752f6b792c542161f1d2666e1897d3420

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssPolicyLib/PeiItssPolicyLibVer3.c
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/DxeSmm/HeciTransportDxe.c
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/DxeSmm/HeciTransportSmm.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeSmmMeUtilsLib/MeUtilsLib.inf
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeSmmMeUtilsLib/MeUtilsSmmLib.inf

================================================================================ 
Commit: 2d0792387d7efa5bb45972755e9312a3efdc8113 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:02:27 2020 +0530 
-------------------------------------------------------------------------------- 
Phase-2:PCIe Gen5 support - Link should be trained to Gen1 only after HSPHY FW+Recipe download is complete

1)Refactoring the Pre-Mem and post-Mem Libraries as Ver1 and Ver2 for modularity

Hsd-es-id: 16010714220
Original commit date: Wed Apr 1 16:44:22 2020 +0530
Change-Id: I0178a54e455d9d72f31efd42332daa2af34095bf
Original commit hash: bb1f91ebdbd3997cc5fed00c6b044113a781763d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Library/PeiCpuPcieDekelInitLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Library/PeiCpuPcieHsPhyInfoLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieDekelInitLibNull/PeiCpuPcieDekelInitLibNull.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieDekelInitLibNull/PeiCpuPcieDekelInitLibNull.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieHsPhyInfoLibNull/PeiCpuPcieHsPhyInfoLibNull.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieHsPhyInfoLibNull/PeiCpuPcieHsPhyInfoLibNull.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/CpuPcieRpInitLibInternal.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieLinkTrain.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPciePreMemRpInitLibVer1.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPciePreMemRpInitLibVer1.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPciePreMemRpInitLibVer2.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPciePreMemRpInitLibVer2.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer1.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer1.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.inf

================================================================================ 
Commit: 641d8a99c8ffa46b780085036133c2e85a3aecba 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:02:07 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2153_01

Hsd-es-id: no sighting
Original commit date: Wed Apr 8 18:40:05 2020 -0700
Change-Id: I2a90e7e9353e549445e9337a10f0fc8edf99a3e8
Original commit hash: fd9f4472b77404488aa09db0113d9fc39ec85f01

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: e3f1f9fb7c5c4180872138f7fb57ed3d578479f4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:02:04 2020 +0530 
-------------------------------------------------------------------------------- 
ClientCommonPkg/Include/WdtAppVariable.h: Move to PlatSamplePkg/Include/

Prepare for retire ClientCommonPkg.
And also move the following guid and pcds:
  gWdtPersistentDataGuid
  PcdWdtTimeoutValue
  PcdWdtReloadTimer
  PcdWdtTimeoutBetweenPeiDxe

Hsd-es-id: 1507852490
Original commit date: Tue Apr 7 13:17:18 2020 +0800
Change-Id: Ib71fc89e639e2dd4e0dbea06b7a3410480dc4e70
Original commit hash: 54fbc77f969ab736dc87a5dc090b31f31bf76a90

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/ClientCommonPkg.dec
JasperLakePlatSamplePkg/Features/Wdt/WdtAppDxe/WdtAppDxe.inf
JasperLakePlatSamplePkg/Include/WdtAppVariable.h
JasperLakePlatSamplePkg/Library/PeiWdtAppLib/PeiWdtAppLib.inf
JasperLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: b9c5f0c37f7a9af54aa9df49b2fb69fee0023630 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:01:58 2020 +0530 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Cfl and Cml: [NO_HSD] Fix Restricted tags within MRC

Fix typo for Restricted tags

Hsd-es-id: NO_HSD
Original commit date: Tue Apr 7 15:32:17 2020 -0700
Change-Id: I1a8d65acaa8ed35f40dea05d5a84da0e3ae7bbbe
Original commit hash: 8d3d4fab585052f309441b2a6234099734b6a7f9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Services/MrcReset.c

================================================================================ 
Commit: 3fca5470020038f65afc7e8a198a8a842c0b6050 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:01:56 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/PeiSataLib: Set version specific bit configuration for R_SATA_MEM_AHCI_CAP2

 - Add PeiSataLib versions for specific C1S projects
 - Create individual PeiSataLib .inf files and remove general PeiSataLib.inf file
 - Extract R_SATA_MEM_AHCI_CAP2 configuration from ConfigureSataAhci function
 - Set SATA CAP2.APST=0 for TGL, ADL

Hsd-es-id: 14010938799
Original commit date: Tue Mar 31 11:00:00 2020 -0700
Change-Id: I15da79c10e78a8766b98d79b2cc97240b11fea00
Original commit hash: 9f55424cda11616e397c926a18130a6c9069fdbf

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/JslPch/PeiLib.dsc
ClientOneSiliconPkg/IpBlock/Sata/IncludePrivate/Library/PeiSataLib.h
ClientOneSiliconPkg/IpBlock/Sata/LibraryPrivate/PeiSataLib/PeiSataLib.c
ClientOneSiliconPkg/IpBlock/Sata/LibraryPrivate/PeiSataLib/PeiSataLibVer1.c
ClientOneSiliconPkg/IpBlock/Sata/LibraryPrivate/PeiSataLib/PeiSataLibVer1.inf
ClientOneSiliconPkg/IpBlock/Sata/LibraryPrivate/PeiSataLib/PeiSataLibVer2.c
ClientOneSiliconPkg/IpBlock/Sata/LibraryPrivate/PeiSataLib/PeiSataLibVer2.inf
ClientOneSiliconPkg/IpBlock/Sata/LibraryPrivate/PeiSataLib/PeiSataLibVer3.c
ClientOneSiliconPkg/IpBlock/Sata/LibraryPrivate/PeiSataLib/PeiSataLibVer3.inf
ClientOneSiliconPkg/IpBlock/Sata/LibraryPrivate/PeiSataLib/PeiSataLibVer4.c
ClientOneSiliconPkg/IpBlock/Sata/LibraryPrivate/PeiSataLib/PeiSataLibVer4.inf
JasperLakeFspPkg/JasperLakeFspPkg.dsc

================================================================================ 
Commit: 8b4e252f1e20dc7e03b24741c3d37faaac6a0d18 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:01:39 2020 +0530 
-------------------------------------------------------------------------------- 
Revert "Provide Lid Status information to Gfx PEIM   - New PPI protocol to get the Vbt Data and Lid Status"

This reverts commit e32587c8d8b827da19d875eeff3f9cddd99ca56c and keeping new implementation for ADL-P/M

Hsd-es-id: 16010863008
Original commit date: Tue Apr 7 01:31:18 2020 +0530
Change-Id: I9ad0249855bcc9e1cc3583b147dddc1ced912182
Original commit hash: bb846f2dd8cac638eb857ee4acb16143244ef622

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakePlatSamplePkg/Include/Ppi/GraphicsPlatformPolicyPpi.h
JasperLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c
JasperLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.inf
JasperLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMemFsp.inf

================================================================================ 
Commit: 0f08d51b80641ca720472b158afa9d292f569a37 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:01:24 2020 +0530 
-------------------------------------------------------------------------------- 
Remove ClientOneSiliconPkg's dependency on ClientSiliconPkg - Step 3

Remove all reference of ClientSiliconPkg for JSL.

Hsd-es-id: 1507577375
Original commit date: Wed Apr 8 16:16:36 2020 +0800
Change-Id: Id1ececb03d4d8acef184a27d9cd98cd17a402db5
Original commit hash: 83538326339599a184b1906f494320b5261b14d8

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
JasperLakeBoardPkg/BuildIafw.sh
JasperLakeBoardPkg/JasperLakeBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitlib.inf
JasperLakeBoardPkg/JasperLakeBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
JasperLakeBoardPkg/JasperLakeBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
JasperLakeBoardPkg/Library/DxeBoardConfigLib/DxeBoardConfigLib.inf
JasperLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.inf
JasperLakeBoardPkg/Library/PeiBootModeLib/PeiBootModeLib.inf
JasperLakeBoardPkg/Library/PeiSiliconPolicyUpdateLib/PeiSiliconPolicyUpdateLibFsp.inf
JasperLakeFspPkg/BuildFv.cmd
JasperLakeFspPkg/BuildFv.sh
JasperLakeFspPkg/FspBuildSteps.md
JasperLakeFspPkg/FspGlobalDataInit/Pei/FspGlobalDataInitPei.inf
JasperLakeFspPkg/FspHeader/FspHeader.inf
JasperLakeFspPkg/FspInit/Pei/FspInit.inf
JasperLakeFspPkg/FspInit/Pei/FspInitPreMem.inf
JasperLakeFspPkg/FspInit/Pei/FspS3Notify.inf
JasperLakeFspPkg/JasperLakeFspPkg.dsc
JasperLakeFspPkg/Library/BasePostCodeLibPort80Ex/BasePostCodeLibPort80Ex.inf
JasperLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
JasperLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiPolicyUpdatePreMemLib.inf
JasperLakeFspPkg/Library/SerialPortLib/SerialPortLib.inf
JasperLakePlatSamplePkg/EC/EC.inf
JasperLakePlatSamplePkg/Features/BoardReworkCompliance/BoardReworkCompliance.inf
JasperLakePlatSamplePkg/Features/CapsuleUpdate/Library/PlatformFlashAccessLib/PlatformFlashAccessLib.inf
JasperLakePlatSamplePkg/Features/CapsuleUpdate/Library/PlatformFvAddressTsLib/PlatformFvAddressTsLib.inf
JasperLakePlatSamplePkg/Features/Dnx/DnxDxe/DnxDxe.inf
JasperLakePlatSamplePkg/Features/Dptf/Dxe/Dptf.inf
JasperLakePlatSamplePkg/Features/Me/MeExtMeasurement/Dxe/MeExtMeasurement.inf
JasperLakePlatSamplePkg/Features/NiftyRock/MsegSmramPei/MsegSmramPei.inf
JasperLakePlatSamplePkg/Features/OverClocking/OverClockInit/DxeOverClock.inf
JasperLakePlatSamplePkg/Features/OverClocking/OverClockInit/PeiOverClock.inf
JasperLakePlatSamplePkg/Features/OverClocking/OverclockInterface/OverclockInterface.inf
JasperLakePlatSamplePkg/Features/Pep/Smm/PepBccdSmm.inf
JasperLakePlatSamplePkg/Features/Smbios/SmbiosMiscDxe/SmbiosMiscDxe.inf
JasperLakePlatSamplePkg/Features/UiApp/UiApp.inf
JasperLakePlatSamplePkg/Features/UsbTypeC/UsbTypeCDxe/UsbTypeCDxe.inf
JasperLakePlatSamplePkg/Features/VTd/PlatformVTdInfoSamplePei/PlatformVTdInfoSamplePei.inf
JasperLakePlatSamplePkg/FspWrapper/Library/PeiFspWrapperHobProcessLib/PeiFspWrapperHobProcessLib.inf
JasperLakePlatSamplePkg/FspWrapper/Library/SecFspWrapperPlatformSecLib/SecFspWrapperPlatformSecLib.inf
JasperLakePlatSamplePkg/Library/BaseEcMiscLib/BaseEcMiscLib.inf
JasperLakePlatSamplePkg/Library/BaseEcTcssLib/BaseEcTcssLib.inf
JasperLakePlatSamplePkg/Library/DxeHidI2cPlatformSupportLib/DxeHidI2cPlatformSupportLib.inf
JasperLakePlatSamplePkg/Library/DxeInstallNhltTableLib/DxeInstallNhltTableLib.inf
JasperLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerHiiFreeLib.inf
JasperLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerLib.inf
JasperLakePlatSamplePkg/Library/DxePolicyBoardConfigLib/DxePolicyBoardConfigLib.inf
JasperLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxePolicyUpdateLib.inf
JasperLakePlatSamplePkg/Library/DxeSmmAcpiCustomLib/DxeSmmAcpiCustomLib.inf
JasperLakePlatSamplePkg/Library/PeiPolicyBoardConfigLib/PeiPolicyBoardConfigLib.inf
JasperLakePlatSamplePkg/Library/PeiPolicyBoardConfigLib/PeiPolicyBoardConfigLibFsp.inf
JasperLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiPolicyDebugLib.inf
JasperLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiPolicyDebugLibFsp.inf
JasperLakePlatSamplePkg/Library/PeiPolicyInitLib/PeiPolicyInitLib.inf
JasperLakePlatSamplePkg/Library/PeiPolicyInitLib/PeiPolicyInitLibFsp.inf
JasperLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
JasperLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
JasperLakePlatSamplePkg/Library/SerialIoUartDebugPropertyLib/BaseSerialIoUartDebugPropertyLib.inf
JasperLakePlatSamplePkg/Library/SerialIoUartDebugPropertyLib/DxeCoreSerialIoUartDebugPropertyLib.inf
JasperLakePlatSamplePkg/Library/SerialIoUartDebugPropertyLib/DxeSmmSerialIoUartDebugPropertyLib.inf
JasperLakePlatSamplePkg/Library/SerialIoUartDebugPropertyLib/PeiSerialIoUartDebugPropertyLib.inf
JasperLakePlatSamplePkg/Platform/PciHotPlug/PciHotPlug.inf
JasperLakePlatSamplePkg/Platform/PciPlatform/Dxe/PciPlatform.inf
JasperLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformSetup.inf
JasperLakePlatSamplePkg/Platform/SaveMemoryConfig/Dxe/SaveMemoryConfig.inf
JasperLakePlatSamplePkg/Platform/SaveTraceHubConfig/Dxe/SaveTraceHubConfig.inf
JasperLakePlatSamplePkg/Platform/SmbiosPlatformInfo/SmbiosPlatformInfo.inf
JasperLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.inf
JasperLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMemFsp.inf
JasperLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedSmm/PlatformInitAdvancedSmm.inf
JasperLakePlatSamplePkg/PlatformInitAdvanced/PolicyInitAdvancedDxe/PolicyInitAdvancedDxe.inf
JasperLakePlatSamplePkg/Vtio/Dxe/VtioDxe.inf

================================================================================ 
Commit: 5747cd58ffa5a508a18e50e56bd1c9dbaf31035f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:01:18 2020 +0530 
-------------------------------------------------------------------------------- 
Remove ClientOneSiliconPkg's dependency on ClientSiliconPkg - Step 3

Move BuildFsp.cmd and BuildFsp.sh to C1S/Fsp.

Hsd-es-id: 1507577375
Original commit date: Wed Apr 8 17:00:57 2020 +0800
Change-Id: I95a8675b104f28fe0ebb0e224a05d260922b1a85
Original commit hash: 131f26ed30defe7029c84c5e8fab299aada1bf69

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fsp/BuildFsp.cmd
ClientOneSiliconPkg/Fsp/BuildFsp.sh
JasperLakeBoardPkg/bld.bat

================================================================================ 
Commit: 6fa8e918b12540c6574721005e745bc1e1d6af8c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:01:17 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2153_00

Hsd-es-id: no sighting
Original commit date: Wed Apr 8 05:02:47 2020 -0700
Change-Id: Ic0df191febc0b6271e6dd89aedd4c82beb2d7410
Original commit hash: 40dd4077dd0ada4c2b6406e8be2f06f664eef0cc

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 97c17aa4b7818bb43564f5da656b18e1fe23f402 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:01:15 2020 +0530 
-------------------------------------------------------------------------------- 
[JSLP][IMAGING] Set G3 Configuration as default

Setup G3 configuration as default setting in BIOS for all camera control logic and sensor setting.

Hsd-es-id: 16010946006

Original commit date: Thu Mar 12 05:55:27 2020 +0530
Change-Id: I942f8e5872ef71016617c9d02422892bd87c875a
Original commit hash: 050992bb8249765344b47463610540ef03274fa1

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakePlatSamplePkg/Setup/PchSetup.hfr
JasperLakePlatSamplePkg/Setup/PchSetup.uni
JasperLakePlatSamplePkg/Setup/SaSetup.hfr
JasperLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: 7f6f5b7229489c218b5e4aff3c6476d43a3c276c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:01:04 2020 +0530 
-------------------------------------------------------------------------------- 
ClientCommonPkg/Sio: Retire them.

Use the Edk2Platforms/Platform/Intel/BoardModulePkg/LegacySioDxe:
1. Set the PCI-ISA bridge device is 00:00:1F:00.
2. Enable PS2 keyboard and mouse.
3. Enable UAR1 and set IO port to 0x3F8.

Move the following to ADL, RKL, JSL, TGL platforms:
1. Nct6776fHwMonDxe
2. NuvotonNct6776fDxe

Remove the following:
1. HitachiH8s2113Dxe
2. NationalPC8374LDxe
3. SmscLpc100xDxe
4. WinbondWpcn381uDxe

Also remove some trailing spaces.

Hsd-es-id: 1507848638
Original commit date: Wed Feb 26 09:42:53 2020 +0800
Change-Id: Ie8bc060c2b95b32345d7187a041108512f91ebc0
Original commit hash: b4d0f707d8f7ea75f9e89b90040e76e7d849cefe

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/Sio/HitachiH8s2113Dxe/ComponentName.c
ClientCommonPkg/Sio/HitachiH8s2113Dxe/ComponentName.h
ClientCommonPkg/Sio/HitachiH8s2113Dxe/HitachiH8s2113Dxe.inf
ClientCommonPkg/Sio/HitachiH8s2113Dxe/Register.h
ClientCommonPkg/Sio/HitachiH8s2113Dxe/SioChip.c
ClientCommonPkg/Sio/HitachiH8s2113Dxe/SioChip.h
ClientCommonPkg/Sio/HitachiH8s2113Dxe/SioDriver.c
ClientCommonPkg/Sio/HitachiH8s2113Dxe/SioDriver.h
ClientCommonPkg/Sio/HitachiH8s2113Dxe/SioService.c
ClientCommonPkg/Sio/HitachiH8s2113Dxe/SioService.h
ClientCommonPkg/Sio/NationalPC8374LDxe/ComponentName.c
ClientCommonPkg/Sio/NationalPC8374LDxe/ComponentName.h
ClientCommonPkg/Sio/NationalPC8374LDxe/NationalPC8374L.inf
ClientCommonPkg/Sio/NationalPC8374LDxe/Register.h
ClientCommonPkg/Sio/NationalPC8374LDxe/SioChip.c
ClientCommonPkg/Sio/NationalPC8374LDxe/SioChip.h
ClientCommonPkg/Sio/NationalPC8374LDxe/SioDriver.c
ClientCommonPkg/Sio/NationalPC8374LDxe/SioDriver.h
ClientCommonPkg/Sio/NationalPC8374LDxe/SioService.c
ClientCommonPkg/Sio/NationalPC8374LDxe/SioService.h
ClientCommonPkg/Sio/SmscLpc100xDxe/ComponentName.c
ClientCommonPkg/Sio/SmscLpc100xDxe/ComponentName.h
ClientCommonPkg/Sio/SmscLpc100xDxe/LpcSmsc100x.inf
ClientCommonPkg/Sio/SmscLpc100xDxe/Register.h
ClientCommonPkg/Sio/SmscLpc100xDxe/SioChip.c
ClientCommonPkg/Sio/SmscLpc100xDxe/SioChip.h
ClientCommonPkg/Sio/SmscLpc100xDxe/SioDriver.c
ClientCommonPkg/Sio/SmscLpc100xDxe/SioDriver.h
ClientCommonPkg/Sio/SmscLpc100xDxe/SioService.c
ClientCommonPkg/Sio/SmscLpc100xDxe/SioService.h
ClientCommonPkg/Sio/WinbondWpcn381uDxe/ComponentName.c
ClientCommonPkg/Sio/WinbondWpcn381uDxe/ComponentName.h
ClientCommonPkg/Sio/WinbondWpcn381uDxe/Register.h
ClientCommonPkg/Sio/WinbondWpcn381uDxe/SioChip.c
ClientCommonPkg/Sio/WinbondWpcn381uDxe/SioChip.h
ClientCommonPkg/Sio/WinbondWpcn381uDxe/SioDriver.c
ClientCommonPkg/Sio/WinbondWpcn381uDxe/SioDriver.h
ClientCommonPkg/Sio/WinbondWpcn381uDxe/SioService.c
ClientCommonPkg/Sio/WinbondWpcn381uDxe/SioService.h
ClientCommonPkg/Sio/WinbondWpcn381uDxe/WinbondWpcn381u.inf
JasperLakeBoardPkg/BoardPkg.dsc
JasperLakeBoardPkg/BoardPkg.fdf
JasperLakeBoardPkg/BoardPkgConfig.dsc
JasperLakePlatSamplePkg/Sio/Nct6776fHwMonDxe/Config.h
JasperLakePlatSamplePkg/Sio/Nct6776fHwMonDxe/HwMonInit.c
JasperLakePlatSamplePkg/Sio/Nct6776fHwMonDxe/HwMonInit.h
JasperLakePlatSamplePkg/Sio/Nct6776fHwMonDxe/Nct6776fHwMon.inf
JasperLakePlatSamplePkg/Sio/Nct6776fHwMonDxe/NctHwMon.c
JasperLakePlatSamplePkg/Sio/Nct6776fHwMonDxe/NctHwMonRegs.h
JasperLakePlatSamplePkg/Sio/NuvotonNct6776fDxe/ComponentName.c
JasperLakePlatSamplePkg/Sio/NuvotonNct6776fDxe/ComponentName.h
JasperLakePlatSamplePkg/Sio/NuvotonNct6776fDxe/NuvotonNct6776f.inf
JasperLakePlatSamplePkg/Sio/NuvotonNct6776fDxe/Register.h
JasperLakePlatSamplePkg/Sio/NuvotonNct6776fDxe/SioChip.c
JasperLakePlatSamplePkg/Sio/NuvotonNct6776fDxe/SioChip.h
JasperLakePlatSamplePkg/Sio/NuvotonNct6776fDxe/SioDriver.c
JasperLakePlatSamplePkg/Sio/NuvotonNct6776fDxe/SioDriver.h
JasperLakePlatSamplePkg/Sio/NuvotonNct6776fDxe/SioService.c
JasperLakePlatSamplePkg/Sio/NuvotonNct6776fDxe/SioService.h

================================================================================ 
Commit: 2d2135ac106b1f3ca5a136a2bebfaa248c444942 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:01:00 2020 +0530 
-------------------------------------------------------------------------------- 
[JSL] - Fault Tolerant BIOS Update Support for MinPlatform.

This change adds Fault Tolerant BIOS Update Support for JSL+ MinPlatform BIOS build.

Hsd-es-id: 1608809178
Original commit date: Fri Dec 27 12:40:26 2019 +0530
Change-Id: I517caeb03ed7906a87303548c4ab6770f2f9ba59
Original commit hash: d64fce9800eae69b612f65a188b1b5747b1306c5

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosInfo/BiosInfo.inf
JasperLakeBoardPkg/BoardPkg.dec
JasperLakeBoardPkg/BoardPkg.fdf
JasperLakeBoardPkg/BoardPkgPcd.dsc
JasperLakeBoardPkg/Ibb1FdDef.fdf
JasperLakeBoardPkg/Ibb2FdDef.fdf
JasperLakeBoardPkg/Include/Fdf/FlashMapInclude.fdf
JasperLakeBoardPkg/Library/PeiReportFvLib/PeiReportFvLib.c
JasperLakeBoardPkg/Library/PeiReportFvLib/PeiReportFvLib.inf
JasperLakeBoardPkg/ObbFdDef.fdf
JasperLakePlatSamplePkg/Features/CapsuleUpdate/BiosInfoRecovery/BiosInfo.c
JasperLakePlatSamplePkg/Features/CapsuleUpdate/BiosInfoRecovery/BiosInfoRecovery.inf
JasperLakePlatSamplePkg/Features/CapsuleUpdate/BiosUpdateConfig/BiosUpdateConfig.ini
JasperLakePlatSamplePkg/Features/CapsuleUpdate/FaultTolerance.fdf
JasperLakePlatSamplePkg/Features/CapsuleUpdate/Include/Guid/SysFwUpdateProgress.h
JasperLakePlatSamplePkg/Features/CapsuleUpdate/Library/BiosUpdateHelpersLib/BiosUpdateHelpersLib.c
JasperLakePlatSamplePkg/Features/CapsuleUpdate/Library/PlatformFvAddressTsLib/PlatformFvAddressTsLib.c
JasperLakePlatSamplePkg/Features/CapsuleUpdate/Library/PlatformFvAddressTsLib/PlatformFvAddressTsLib.inf
JasperLakePlatSamplePkg/Features/CapsuleUpdate/Library/SeamlessRecoverySupportLib/SeamlessRecoverySupportLib.c
JasperLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenBiosUpdateImages/CapsuleRecoveryGen/FvBinaryRebase.py
JasperLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenBiosUpdateImages/CapsuleRecoveryGen/ProcessFvRebase.py
JasperLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenBiosUpdateImages/CapsuleRecoveryGen/SplitFv.py
JasperLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenBiosUpdateImages/GenBiosUpdateImages.bat
JasperLakePlatSamplePkg/Features/MultiFv/DecompressFspsDxe/DecompressFspsDxe.c
JasperLakePlatSamplePkg/Features/MultiFv/DecompressFspsDxe/DecompressFspsDxe.inf
JasperLakePlatSamplePkg/FspWrapper/Library/PeiFspWrapperExtractGuidedLib/PeiFspWrapperExtractGuidedLib.c
JasperLakePlatSamplePkg/FspWrapper/Library/PeiFspWrapperExtractGuidedLib/PeiFspWrapperExtractGuidedLib.inf
JasperLakePlatSamplePkg/FspWrapper/Library/SecFspWrapperPlatformSecLib/FspWrapperPlatformSecLib.c
JasperLakePlatSamplePkg/FspWrapper/Library/SecFspWrapperPlatformSecLib/Ia32/SecEntry.asm
JasperLakePlatSamplePkg/FspWrapper/Library/SecFspWrapperPlatformSecLib/Ia32/SecEntry.nasm
JasperLakePlatSamplePkg/FspWrapper/Library/SecFspWrapperPlatformSecLib/SecFspWrapperPlatformSecLib.inf
JasperLakePlatSamplePkg/FspWrapper/Library/SecFspWrapperPlatformSecLib/SecRamInitData.c
JasperLakePlatSamplePkg/Include/Library/PlatformFvAddressLib.h
JasperLakePlatSamplePkg/Library/PeiPlatformRecoveryLib/PeiPlatformRecoveryLib.c
JasperLakePlatSamplePkg/Library/PeiPolicyBoardConfigLib/PeiCpuPolicyBoardConfigPreMem.c
JasperLakePlatSamplePkg/Library/PeiPolicyBoardConfigLib/PeiPolicyBoardConfigLib.inf
JasperLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
JasperLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
JasperLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
JasperLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
JasperLakePlatSamplePkg/Library/PlatformFvAddressLib/PlatformFvAddressLib.c
JasperLakePlatSamplePkg/Library/PlatformFvAddressLib/PlatformFvAddressLib.inf
JasperLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.c
JasperLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: e1a0c37197552f706079967cd36536e8eef7360e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:00:36 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2152_00

Hsd-es-id: no sighting
Original commit date: Tue Apr 7 18:38:02 2020 -0700
Change-Id: Iec96da1db46780c82505c5a4f63171b646f4e3ce
Original commit hash: 177732eac86ae685415ba42504274688524cce9d

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 183604a3765357de868e2332a132f30ff6d03d61 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:00:32 2020 +0530 
-------------------------------------------------------------------------------- 
PlatSamplePkg/Setup/StatusCodeSetup.uni: Change the STR_SERIAL_DEBUG_PROMPT_HELP

Change from "Enable/Disable Serial Debug Messages" to
"Enable/Disable some Platform Serial Debug Messages".
This setting is only used by platform source code, so even disable it,
some log still output.
And logs before read the setting also not affected by this setting.

Hsd-es-id: 14011000737
Original commit date: Tue Apr 7 09:54:22 2020 +0800
Change-Id: I8274c749169c24e54e2527fd99052112ac6a3162
Original commit hash: fe267a25831efda3b3c34d34ba5cd729918fa077

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakePlatSamplePkg/Setup/StatusCodeSetup.uni

================================================================================ 
Commit: 833c7e297beedcdcd54b8f754d75d07c1c2d0173 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 29 00:00:03 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Add single phase ADR support

This change adds PMC_ADR_SOC_CONFIG structure which
will be used to pass SOC configuration such as
whether ADR supports dual phase or which GPIO to use
for ADR. We also fix a bug related to reset sources
programming which made BIOS ignore AdrSrcOverride setting
and program invalid value to reset source selection.

Hsd-es-id: 18011082868
Original commit date: Mon Mar 30 22:19:44 2020 +0200
Change-Id: I9e9fd93ef0ba08a35f5c7e42f75c33ef1e0a5724
Original commit hash: bb36bb918c3d5729d3598adc7706c620463c7ab9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/PmcRegs.h
ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/Library/PchAdrLib.h
ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/PmcSocConfig.h
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPchAdrLib/PchAdrLib.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchInit.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibFspTgl.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibTgl.inf

================================================================================ 
Commit: 4301b7da8e313d9d4f6662beca6ad2d39105f568 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:59:55 2020 +0530 
-------------------------------------------------------------------------------- 
PchPcieRootPorts: BIOS should add bifurcation knobs for PCH PCIe Testing

EBG SV Validation requested to add PCH PCIe bifurcation knobs.
This change introduces following new BIOS setup options:

- Bifurcation 1x8
- Bifurcation 2x4
- Bifurcation 1x4 2x2
- Bifurcation 2x2 1x4
- Bifurcation 4x2

The options are passed to PCH RC code via Pre-Memory Debug policy
that has been enabled in this change.

Hsd-es-id: 14011077421
Original commit date: Thu Mar 19 17:05:47 2020 +0100
Change-Id: I962cad5f1fd6e80e4520564f401cbe7d06b8ceb1
Original commit hash: a92a8e4ffde86ee6045ed3b698642b1b1ec3f6de

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Register/EnterprisePcieRpRegs.h

================================================================================ 
Commit: e22ddc0b556b6b16b64109b36a4e2f5b36c520a7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:59:47 2020 +0530 
-------------------------------------------------------------------------------- 
[HSLE] GetVbtData fails on HSLE
- Skip GetVbtData function if IGD is not present
Impacted Platforms : ADL, RKL, TGL, JSL

Hsd-es-id: 1307475131
Original commit date: Mon Apr 6 22:11:27 2020 +0530
Change-Id: I1f7183a362412834660603b689bc402381370fdf
Original commit hash: 76709d010d88cc8b51331769585188c9824e4952

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakePlatSamplePkg/PlatformInitAdvanced/PolicyInitAdvancedDxe/PolicyInitAdvancedDxe.inf
JasperLakePlatSamplePkg/PlatformInitAdvanced/PolicyInitAdvancedDxe/SaPolicyInitDxe.c

================================================================================ 
Commit: 848ff1b4034290f6eb5cbe5bc42a42a42cd0f68a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:59:45 2020 +0530 
-------------------------------------------------------------------------------- 
18011145568: [ME] HECI-2 not initialized in SPS with NM enabled

Function MeBiosGetMeStatus () returns an abstract of HFS.
This is not always suiteable for server side,
so for such cases MeBiosGetMeStatusRaw () has been added
to MeUtilsLib

Hsd-es-id: 18011145568
Original commit date: Mon Apr 6 13:35:01 2020 +0200
Change-Id: I60073baef97c4a6873c4733792059408524e088e
Original commit hash: 7de4b2086686aaeb0cd6e84456ccbf9123405b8b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/MeUtilsLib.h
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeSmmMeUtilsLib/MeUtilsCommon.c

================================================================================ 
Commit: 0b9560ed22ae7666e7f588284863253b1d6610fe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:59:39 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Klocwork scan fixes

Fixing typo in ChipsetInitLib print.
Fixing potential out of bounds issue in GpioNativePrivateLibVer3.

Hsd-es-id: 1507877369

Original commit date: Wed Mar 25 12:03:41 2020 +0100
Change-Id: Ic128f56ceb0c112cdce59b625635e882b4f41ec2
Original commit hash: e9661f50418a4031c4d3104223c0aa6cb6506572

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer3.c

================================================================================ 
Commit: 2fa888b16770c699091ae09fd291d66deeb4e68b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:59:25 2020 +0530 
-------------------------------------------------------------------------------- 
Fix WWAN isn't enumearated in device manager
  Enable only first 4 IMGCLKOUT to avoid impact WWAN.

  Root Cause: The 5 IMGCLKOUT enabled by default to configure GPP_H23 to natvice function and WWAN_PWR_EN is the same pin.

Hsd-es-id: 16010925860
Impact Platforms: TGL,RKL,ADL

Original commit date: Wed Mar 25 14:55:00 2020 +0800
Change-Id: I041b699fff55eb54ced164a8db83cc5638b5dc93
Original commit hash: 37c38977914e4d77f1b7b8fc59497bcfd2dffe6e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Ipu/LibraryPrivate/PeiIpuPolicyPrivateLib/IpuLoadDefault.c

================================================================================ 
Commit: 0d8c4c2013e1c9f0aaa7bfbb9c773327ed33dd3f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:59:11 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2151_00

Hsd-es-id: no sighting
Original commit date: Mon Apr 6 18:40:16 2020 -0700
Change-Id: Ie71bfed7a67f4e9ba9769689ef8d4d28714b1c77
Original commit hash: 2717fa339090f9f7d4d7bcdcd168897ec611000a

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: d2ce880205328b9a05a91c22e87f65e039fbb191 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:59:09 2020 +0530 
-------------------------------------------------------------------------------- 
[TGL][DMI] BIOS setting for Gen3 DMI and DMI equalization

Enable option Configure Upstream Port Tx Preset setting.

Impact Platforms: ADL, TGL, RKX
Hsd-es-id: 1507801701
Original commit date: Wed Mar 4 19:10:41 2020 +0800
Change-Id: Ia73cdece3106b65c81d2b180f51086a27d8d225e
Original commit hash: 0f851db8049ad03d96474c8f3c3b5e3d7078a02b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/CpuDmi/CpuDmiPreMemConfig.h
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibVer2/PeiCpuDmi16.c

================================================================================ 
Commit: 16b779cd1169f4e89209a13486b233e923f5d064 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:58:55 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Bluetooth does not enumerate after WARM RESET

Toggle survivability bit u2ub_survivability_reg1 [0] = 1'b0 --> 1'b1 --> 1'b0 to request rosc_aon_clock after warm reset in BIOS

Hsd-es-id: 14011253542
Original commit date: Tue Mar 24 16:42:29 2020 -0700
Change-Id: I1decbbcc3417c94c8a9fe6d9d39f5510056aae4c
Original commit hash: 23ede959e2f4030847a8ca339d230a794d936754

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/UsbRegs.h
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/XhciInit.c

================================================================================ 
Commit: 3c2d9a6b565423ba0941479f7d14b9d740774231 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:58:44 2020 +0530 
-------------------------------------------------------------------------------- 
Pre-BIOS NPK tracing for customer platform

CSME early trace is enabled pre BIOS since TGL-LP B0 and TGP-H and derivatives, BIOS needs to disable it for S0ix regardless TH is enabled or not.

Hsd-es-id: 1507847837, 14011226393
Original commit date: Wed Apr 1 13:36:29 2020 +0800
Change-Id: Ifcc8683ee56c6cdb415613e33070cd4670136795
Original commit hash: 233d98df6d81c6b7c5a6bec2f68dcc66d5741ca0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/TraceHub/IncludePrivate/Register/TraceHubRegs.h
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiDxeSmmPchTraceHubLib/PeiDxeSmmPchTraceHubLib.c

================================================================================ 
Commit: c7311e33727e67eec0dc12a4de5514334eed48c2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:58:39 2020 +0530 
-------------------------------------------------------------------------------- 
BIOS will use RegBAR for PEG10/11 PID instaed of MMIO for sideband access
  --IOP did not add shadow registers for the MMIO space.Hence, RegBaR is used for sideband access.
Hsd-es-id: 16010926008
Impacted Platforms: ADL

Original commit date: Wed Mar 25 23:56:08 2020 +0530
Change-Id: Ic2921462d4dc65b3994ef7bd241260675f5a47c4
Original commit hash: e405683f96bdfe23d45348adb4d656b740abddb7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/CpuRegbarAccessLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Library/PeiCpuPcieSip17InitLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieSip17InitLib/PeiCpuPcieSip17InitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieSip17InitLibNull/PeiCpuPcieSip17InitLibNull.c
ClientOneSiliconPkg/IpBlock/P2sb/Library/PeiDxeSmmCpuRegbarAccessLib/CpuRegbarAccessLib.c

================================================================================ 
Commit: 62f7a07b8da250ba4cdae3ff393af8f27260d31a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:58:29 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg:Added DID support for ADL P and ADL M

Added support for xhci and Xdci Device IDs in ADL P and M.

Hsd-es-id: 1307444169
Original commit date: Mon Mar 30 17:43:48 2020 +0530
Change-Id: I82d07e99e3258dd41fb114a245a082bd8f96717b
Original commit hash: d53d450e129cbd2dff28f20b13f16b5602897124

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbDeviceControllerInitLib/XdciInit.c
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/XhciInit.c

================================================================================ 
Commit: 38e493439808542fa46b8849c1cde06c7c0f0ebb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:58:26 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Revert Bios to add DIDs for ADP-P and ADP-M PCH

This reverts commit dfbd3b6dad0e98a1906914c69384681968d51188.
Causing simics boot issue. Will add change later

Hsd-es-id: 16010946611
Original commit date: Fri Apr 3 08:00:33 2020 -0800
Change-Id: Ia768ee8b532486256aa3b2e6a5a1dfadee19841c
Original commit hash: 035ffb771570498a8c06b122e43606d927b84fa4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/Include/Library/PchInfoLib.h
ClientOneSiliconPkg/Pch/Include/Register/PchRegsLpcAdl.h
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLib.c
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLibAdl.c

================================================================================ 
Commit: a8464c8c94749a3acfca7779686e5d51c7db15c6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:58:24 2020 +0530 
-------------------------------------------------------------------------------- 
[C1S] [Corp][PM]After configure to Me disable DID message disable  the platform can't boot to full responsive OS

Issue: IOM FW is not loaded if Dram Init Done command is not sent, and it causes system hang at IomReadyCheck.
Resolution: Discuss with CSME team, we agree to move SendDidMsg setup option to TestMenu to prevent misused.
Impacted: All C1S projects.

Hsd-es-id: 1307191235
Original commit date: Wed Apr 1 20:13:41 2020 +0800
Change-Id: Idb66b491db889a1022fffdb1e7d91879d0f7179e
Original commit hash: a3e32d5a58a493fd066fa5156ad5ba05ad91ce72

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Me/MePeiConfig.h
ClientOneSiliconPkg/Include/MkhiMsgs.h
ClientOneSiliconPkg/IpBlock/Me/Library/DxeMeLib/HeciMsgDxeLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/HeciMsgPeiLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/MePolicyPeiLibVer3.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMePolicyLib/PeiMePolicyLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMePolicyLib/PeiMePolicyLibVer3.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeUmaLib/PchMeUma.c
JasperLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiMePolicyUpdatePreMem.c
JasperLakeFspPkg/Upd/FspmUpd.dsc
JasperLakePlatSamplePkg/Include/SetupVariable.h
JasperLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiMePolicyUpdatePreMem.c
JasperLakePlatSamplePkg/Setup/MeSetup.hfr
JasperLakePlatSamplePkg/Setup/MeSetup.uni

================================================================================ 
Commit: 654506ddebd9c1b5418fb782758f8288d64c5924 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:58:16 2020 +0530 
-------------------------------------------------------------------------------- 
[iTBT] Set security level before program UUID

Hsd-es-id: 22010503389
Impact Platforms: ADL

Original commit date: Mon Apr 6 11:44:36 2020 +0800
Change-Id: I700048535af1b138d6f16de801d423d163aa265e
Original commit hash: afd297dc4e57c0278f41a621f111c72c376fed2a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Tbt/LibraryPrivate/PeiITbtInitLib/PeiITbtInitLib.c

================================================================================ 
Commit: 54de594f65258be4484cb7f9b05d5d3d6b6233bc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:58:14 2020 +0530 
-------------------------------------------------------------------------------- 
[TCSS] Remove TCSS DEVEN save/restore mechanism

Hsd-es-id: 2209589892
Impact Platforms: ADL

Original commit date: Tue Mar 31 10:51:47 2020 +0800
Change-Id: Ia987ac334e09c421cb6c2e3143553b9f2c573ad4
Original commit hash: 70144400a7da4707dbbde1f057c771ee5a97fc49

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssSsdt.asl

================================================================================ 
Commit: c2a6d80cf505251d58c0e77d0075087aac76a1cd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:57:58 2020 +0530 
-------------------------------------------------------------------------------- 
[JSL] Modify PMC crash log flow.

1. Both support legacy flow and descriptor flow.
2. Change PMC crash log collection flow for multiple crash records support.
3. Modify PMC discovery return buffer.
4. Correct PMC crash log collection size.
5. Remove clear command from default flow and add a setup option to perform clear command.

Hsd-es-id: 1507837587, 1507837616, 1507837760, 1507837372
Original commit date: Wed Mar 25 17:13:30 2020 +0800
Change-Id: Ibdadde4538336fac2f56ba23ceaaec5c70d1cfac
Original commit hash: f3069b6ce62c20e066090af7b66ca8e1a252905c

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakePlatSamplePkg/Features/CrashLogDxe/CrashLogDxe.c
JasperLakePlatSamplePkg/Features/CrashLogDxe/CrashLogDxe.h
JasperLakePlatSamplePkg/Include/Guid/CrashLog.h
JasperLakePlatSamplePkg/Include/SetupVariable.h
JasperLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c
JasperLakePlatSamplePkg/Setup/DebugSetup.hfr
JasperLakePlatSamplePkg/Setup/DebugSetup.uni

================================================================================ 
Commit: 6e2919b413c2f13b0a2b27fd8c396c9374dcd8f6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:57:56 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2147_00

Hsd-es-id: no sighting
Original commit date: Sun Apr 5 18:33:37 2020 -0700
Change-Id: Ia13270ae3c701a21482ba85265d1ea063e56b5d3
Original commit hash: 85d744a0417dc873eb866b922aafca29f6021d55

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: b16a7dd72dad70b9316e24c5e03ce314fb6fb20e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:57:44 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2146_00

Hsd-es-id: no sighting
Original commit date: Sat Apr 4 18:32:31 2020 -0700
Change-Id: Ic4ccb9b9a01eb97dc359656dc3ad24e7fb0e5b89
Original commit hash: f9f4348b79996fdd2554908e21ae3ba6598ed72c

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 0007798105e6ca5e15a0b499967d1e59ae6aa36f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:57:32 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2145_00

Hsd-es-id: no sighting
Original commit date: Fri Apr 3 18:32:49 2020 -0700
Change-Id: Iefb7d201bd55077d56865df6e815cba076e5e683
Original commit hash: 58a221c99cbf9c32739a261840085bf0040a6ec1

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: b82118ac29905291c4a5ef1f1680e8b843251ac3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:57:22 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: PM_CFG4 value should be different for CML/RKL and TGL CPU

Program PM_CFG4 (0x18E8h[8:0]) = 0 for VCCIO VR on CPU, 0x18 for VCCIO VR on board

Hsd-es-id: 14010756703
Original commit date: Thu Mar 26 19:13:29 2020 -0700
Change-Id: If53999e479a20d9b1e86b8009557214b18c805d2
Original commit hash: b202845995fb96477ed00a5a018acd6f9e54c63d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/CpuInfoFruLib.h
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer1.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer2.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer2.inf
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer3.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer4.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLibInternal.h

================================================================================ 
Commit: bc49d2054e8d2866a56312eff76c82b1ee1f7594 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:56:51 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: BIOS should program pipectl registers.

Added programming of  pipectl registers to avoid hang on BIOS when VGA is
in EBG PCIE slot [Gen1/Gen2 speed change & L1 exit]

Added missing WA from CDF. The WA in CDF was to limit the power states to p1,p2
to mitigate broken communication between controller and mphy when mphy goes to deeper
power states.

Hsd-es-id: 18011063093
Original commit date: Sun Mar 29 20:31:52 2020 +0200
Change-Id: I09f3328dc1ec626c6117a6a9cbe31d01b8522e37
Original commit hash: 5103800fcc1c151639c8d56e8a0dd1040501d533

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Register/EnterprisePcieRpRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiEnterprisePcieRpInitLib/PeiEnterprisePcieEqualization.c

================================================================================ 
Commit: 5aec780e18fe51ee007963ee6c485597a9468027 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:56:42 2020 +0530 
-------------------------------------------------------------------------------- 
Original fix was overwritten in latest ADL header. Pulled in the fix back.

BIOS fails on write to MSR 0x65C (powerLimit).
 - PLATFORM POWER LIMIT MSR 0x65C has wrong bitfield define in ADL RDL 0.8
   This caused an Cpu Exception in HSLE boot.
   Updated the bitfields to the match from other generations.

Hsd-es-id: N/A
Original commit date: Fri Apr 3 16:03:49 2020 +0530
Change-Id: I3c2b58b434ffd1e74a1cffbb273fb8514ad43618
Original commit hash: 8aa0273be2e92391bf518622cc796bdea039954f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/Register/AdlMsr.h

================================================================================ 
Commit: 420b455597824befeb7732c1b46806f4741b2cd6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:56:28 2020 +0530 
-------------------------------------------------------------------------------- 
[C1S] After disabling CNVi mode-"Disabled Integrated" CNVi preset still showing "Yes" - take#2

Resolution: Remove un-used PcdFspBinaryEnable.
Impacted: All C1S projects.

Hsd-es-id: 16010925426
Original commit date: Wed Apr 1 23:29:28 2020 +0800
Change-Id: Iedf8d32813b2a0aff92af218736350a032f1b72f
Original commit hash: 555589745f876f6137cf5a0c13395cba8a8ba8e3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/JasperLake/SiInit/Pei/SiInitPreMem.inf
ClientOneSiliconPkg/Product/JasperLake/SiInit/Pei/SiInitPreMemFsp.inf

================================================================================ 
Commit: 22a9ab7b1b597c0dd54b83614c15c6aaf5dcbf94 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:56:15 2020 +0530 
-------------------------------------------------------------------------------- 
[TGL][DGR] Add support to control SMRAM State Save

Protect State Save region in SMRAM by changing its page attributes to
Supervisor and allows only IO_MISC and RAX via Ring3 buffer.
Additionally increased FvAdvanced FV size and reduced FvOptional FV size
to fix EDK build error due to exceeding FvAdvanced FV size.

Hsd-es-id: 16010927609
Original commit date: Sun Mar 22 19:46:19 2020 +0530
Change-Id: Iae444213d2e396c5861cede7ecf69e76f3e9df0f
Original commit hash: 0ebe20cb39018599eeb3b56157d6272bedd980bc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/PpamApi.h
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.c
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.inf
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmSps.c
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmramSaveState.c

================================================================================ 
Commit: bcfd266a4aaef0b49adbe0d42a53c7c5612d1b39 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:56:10 2020 +0530 
-------------------------------------------------------------------------------- 
Changing below register values as per BWG rev 1

V_PCIE_L1SCAP_PTV
V_PCIE_L1SCAP_PCMRT
V_PCIE_PCIEPMECTL3_PMREQCPGEXH
B_PCIE_ADVMCTRL_PMREQBLKPGRSPT_OFFSET

Hsd-es-id: 16010966572
Impact Platforms: ADl,RKL,TGL,SBX
Original commit date: Tue Mar 31 16:27:27 2020 +0530
Change-Id: I988d7c99c56960ea07deb4c6776922d950ca1457
Original commit hash: 710b9f55614780422a1869835a34516fc5b07268

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c

================================================================================ 
Commit: c5a8ca6883ae5bb8d501ad838514fca2a4d44c51 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:55:59 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2144_00

Hsd-es-id: no sighting
Original commit date: Thu Apr 2 18:33:47 2020 -0700
Change-Id: I8e7f944128e446d86ee3e71895b217153ffcf9ac
Original commit hash: 32a98391e7165797ece1667b5d885a8a56ff1b8e

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: fdb4c2a7072d64dc11744f6215a2d3f612575270 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:55:56 2020 +0530 
-------------------------------------------------------------------------------- 
Bios to add DIDs for ADP-P and ADP-M PCH

Hsd-es-id: 16010946611
Original commit date: Fri Mar 27 16:42:13 2020 -0700
Change-Id: I89ac334785201a01e284f875ac6d5ba1a8f0e51f
Original commit hash: dfbd3b6dad0e98a1906914c69384681968d51188

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/Include/Library/PchInfoLib.h
ClientOneSiliconPkg/Pch/Include/Register/PchRegsLpcAdl.h
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLib.c
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLibAdl.c

================================================================================ 
Commit: d951087e895fc3b4a808decc8ed7a309d9b518cc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:55:37 2020 +0530 
-------------------------------------------------------------------------------- 
Removing unnecessary library CpuFruInfoLib

Hsd-es-id: 22010448229
Original commit date: Thu Mar 19 13:03:21 2020 -0700
Change-Id: I0509fa4cd643c5cf20c9b39ec16150c64bc1dc74
Original commit hash: 67b7d61f2b4eb5161eab3faf0ed3043549a378e5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/PeiMeInitLib.inf
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PcieClientRpLib/PcieClientRpLib.inf
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiEnterprisePcieRpInitLib/PeiEnterprisePcieRpInitLib.inf

================================================================================ 
Commit: 7b52e190b50a25553f95cf6ddbbaf81e61c9986f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:55:34 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Fix Fia Lane DMI detection

PchFiaIsDmi () used to check if FiaLaneNum is lower than 8.
Now FiaLaneNum is compared to PCH DMI Negotiated link width

Hsd-es-id: 18011107686

Original commit date: Thu Mar 12 17:35:57 2020 +0100
Change-Id: I86ccda14d25dd95d855a9294c143b3ac7fae3493
Original commit hash: e69b74e7080915c79e5c948e74ee7f0d30049b99

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaLib/PchFiaLibVer3.c
ClientOneSiliconPkg/IpBlock/PchDmi/IncludePrivate/Library/PchDmiLib.h
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PchDmiLib.c

================================================================================ 
Commit: 4747495beda05fa98f3d973c297622d5599e53c4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:55:21 2020 +0530 
-------------------------------------------------------------------------------- 
Clean up for ADL-P Code base

Setting MK-TME disabled for ADL-P and adding missing PCH-H check for ADL PCH Sku

Hsd-es-id: 16010926168
Original commit date: Wed Apr 1 19:17:16 2020 +0530
Change-Id: I3ff163715b030d69dfcffe1465302f5ebb49435e
Original commit hash: fd6461fe1ee6e9a8140b4a51e782f3f445a03200

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPchPcieClocksLib/PeiPchPcieDisableClocksLibVer2.c

================================================================================ 
Commit: b5340e112930d7be34954e1e441d035a0d8ebc45 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:55:17 2020 +0530 
-------------------------------------------------------------------------------- 
SataSocLib: Correct SataSocLib code and remove SbxFRU

Previous code change introducing Sata SOC layes library:
46eefaa89582ca5af50900a548ea0ef9a67479d0
SataLib: Split SATA library for IP and SoC

introduced unwanted SbxPch FRU. This must be removed.
This change removes the FRU code.
Also the change corrects year in copyright headers in new files
and comment in MaxSataPortNum() function.

Hsd-es-id: N/A
Original commit date: Wed Apr 1 13:49:30 2020 +0200
Change-Id: I9bee692ae7781868bb14c4d5120f4bcc4fe5f2b6
Original commit hash: 6116cebe791261a48b6aecdf87ad4262a7f71063

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/JslPch/Library/SataSocLib/SataSocLib.c

================================================================================ 
Commit: 1408e53e6b9c58456c929ffb9c15d773e8ccc94b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:55:14 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Move PchAdrLib into Pmc IpBlock

ADR is implemented entierly in PMC so IpBlock is a better
fit for this library.

Hsd-es-id: 18011082868
Original commit date: Mon Mar 30 16:25:06 2020 +0200
Change-Id: Ief7150e8d3f9a0eb02ab31ebbf3fe628224552ab
Original commit hash: e7c7e40eca44b84ed15d091162200366e0af4e20

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/Library/PchAdrLib.h
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPchAdrLib/PchAdrConfig.h
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPchAdrLib/PchAdrLib.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPchAdrLib/PeiPchAdrConfig.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPchAdrLib/PeiPchAdrLib.inf

================================================================================ 
Commit: 986704426f3faebed28b9f269d4ea8a81a1330d7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:55:06 2020 +0530 
-------------------------------------------------------------------------------- 
PeiHsioLib: Remove redundant EBG PEI HSIO library files

There were two identical instances of EBG PEI HSIO library:
ClientOneSiliconPkg/Fru/EbgPch/LibraryPrivate/PeiHsioLib/PeiHsioLibEbg.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiHsioLib/PeiHsioLibEbg.inf
"ClientOneSiliconPkg/Pch" one is not used and redundant.
This change removed the files.

Hsd-es-id: N/A
Original commit date: Tue Mar 31 17:24:15 2020 +0200
Change-Id: Ib1958e572d34ef6e702300a90204c8370135dafb
Original commit hash: 5337eaf3d8bc95ddc7296bd96160e63ba247e11a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiHsioLib/PeiHsioLibEbg.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiHsioLib/PeiHsioLibEbg.inf

================================================================================ 
Commit: b96e7f4a2b8c5921d771a02d799a10a2e06e117e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:55:02 2020 +0530 
-------------------------------------------------------------------------------- 
[TGL-H] [GPIO]: Wrong offset of VGPIO_0_PADCFGLOCK

PadLock register offset changed from 0x9C to 0xAC

Hsd-es-id: 18011093950
Original commit date: Wed Apr 1 13:37:50 2020 +0200
Change-Id: Ie12bfd0985c96eeafb0fb78b6c20e6dc7dd978bc
Original commit hash: e57be81aced31046574621ceaa16f0dd039013dd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/GpioRegsVer2.h

================================================================================ 
Commit: 0f3127d84ca3794963efc3c72af357eb286eb286 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:54:49 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2143_01

Hsd-es-id: no sighting
Original commit date: Wed Apr 1 18:38:54 2020 -0700
Change-Id: Ie557ea99889636ae6c56911c998446eeea1b182b
Original commit hash: bdfb9edb9cc5f970468d5079f42a0c06976fbbd2

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 1dcbee33528ce05ed9ae63ce544bb21b6cd9813b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:54:30 2020 +0530 
-------------------------------------------------------------------------------- 
TGL: bug in Hybridstroage mode handling code

Fixed a typo in code.

Hsd-es-id: 14011095070
Original commit date: Fri Mar 20 10:53:29 2020 -0700
Change-Id: Id185cb2867f05c8c431e27ce261b9905e4e88fb4
Original commit hash: 7395e788d037661e75cc15ecf42430d8d0a4e4e9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiHybridStorageLib/PeiHybridStorageLib.c

================================================================================ 
Commit: 1be8d2f0a661a899840ed12fe677615420301189 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:54:18 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2143_00

Hsd-es-id: no sighting
Original commit date: Wed Apr 1 06:00:44 2020 -0700
Change-Id: I3e1007fbc414ab992a73cf22101a9122783e8726
Original commit hash: cdf226ff0f17ac80c6fc3c6bb360cdf3f6866140

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: dfd6e0097c11fac706e1559b94235b92533da136 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:54:15 2020 +0530 
-------------------------------------------------------------------------------- 
Missing the Pcd declaration on any inf file can't be caught during build time
 - For Current design, we encourage people to use #if FixedPcdGet statement
   for PcdsFixedAtBuild type pcd on all the source code files, however if the
   pcd is not declared on any inf file, for now the compiler will just assume
   the pcd value is False or 0 even people set it to True or 1 on dsc file,
   the behaviour is defferent than what we expect and it has been bring many
   issues to client.

Hsd-es-id: 1507753088
Original commit date: Fri Mar 27 15:08:03 2020 +0530
Change-Id: I91abe474a14f06ad904d520ac67a55d64db7b273
Original commit hash: 02cfbff9da1ac656dbfac9aa2cc3e375a1cf104e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibVer1/PeiCpuDmiInitLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/Library/PeiMemPolicyLib/PeiMemPolicyLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/Library/PeiMemPolicyLib/PeiMemPolicyLibFsp.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLibVer1.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibFspIcl.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibIcl.inf
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInitDxeIcl.inf
ClientOneSiliconPkg/Product/JasperLake/SiInit/Pei/SiInit.inf
ClientOneSiliconPkg/Product/JasperLake/SiInit/Pei/SiInitFsp.inf
ClientOneSiliconPkg/Product/JasperLake/SiInit/Pei/SiInitPreMem.inf
ClientOneSiliconPkg/Product/JasperLake/SiInit/Pei/SiInitPreMemFsp.inf
ClientOneSiliconPkg/Product/JasperLake/SiPkgBuildOption.dsc
JasperLakeBoardPkg/BiosInfo/BiosInfo.inf
JasperLakeBoardPkg/Library/SiliconInitLib/SiliconInitLib.inf
JasperLakePlatSamplePkg/Features/CapsuleUpdate/BiosInfoRecovery/BiosInfoRecovery.inf
JasperLakePlatSamplePkg/Features/UiApp/UiApp.inf
JasperLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiPolicyDebugLib.inf
JasperLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiPolicyDebugLibFsp.inf
JasperLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
JasperLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
JasperLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.inf
JasperLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.inf
JasperLakePlatSamplePkg/PlatformInitAdvanced/PolicyInitAdvancedDxe/PolicyInitAdvancedDxe.inf

================================================================================ 
Commit: 59dffdf8f7a32729e24d7e416b0917564752eb7b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:54:12 2020 +0530 
-------------------------------------------------------------------------------- 
[C1S] After disabling CNVi mode-"Disabled Integrated" CNVi preset still showing "Yes"

Issue: Global reset not triggered when CNVi function enable/disable
Resolution: Move platform reset to platform/wrapper code.
Impacted: All C1S projects.

Hsd-es-id: 16010925426
Original commit date: Fri Mar 27 11:18:22 2020 +0800
Change-Id: I009907ccd9fce7b2a8fb9a9f20999ca45e57b455
Original commit hash: f831ee0911d440a618cd33baf8af4a439d80b9e6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/JasperLake/SiInit/Pei/SiInitPreMem.c
JasperLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.c

================================================================================ 
Commit: ab24f515b8e3da3d986a83d22e2a15875add1879 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:54:10 2020 +0530 
-------------------------------------------------------------------------------- 
JasperLakePlatSamplePkg: Handle ACM TPM_SU_STATE failure during S3

When using BootGuard profiles in which the Tpm2Startup is handled by the BtG ACM
module, BIOS should catch the TPM_SU_STATE startup failure and handle the
condition by issuing a cold reset.

Hsd-es-id: 14011108055
Original commit date: Thu Feb 27 12:57:33 2020 -0800
Change-Id: I4fb5b8832bb266207d7f7beb90440f164d56a4af
Original commit hash: 68b3a4b00c4afa52b943fae936a9868642785e44

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakePlatSamplePkg/Library/PeiBootGuardEventLogLib/PeiBootGuardEventLogLib.c

================================================================================ 
Commit: a86bbd4f93caff1ba9435ed8101f8f4f3678266a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:54:02 2020 +0530 
-------------------------------------------------------------------------------- 
ServerPlatformPkg/Cleanup: Unifying setup variables.

The main reason was removing CDF_SC_FLAG from the platform code.
- Removing unused definitions from PchSetupVariable,
- Renaming defines, functions to unify,
- The defines was moved to PchLimits,
- Cleaning CDF_SC_FLAG.

Hsd-es-id: 18010474861
Original commit date: Wed Mar 18 15:40:43 2020 +0100
Change-Id: I365f40f8cc59134ba4aeda06e8fed38a147e0650
Original commit hash: ec7ecd7c0fd3ce9a41746aaed7f1a63b9d08eed5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IncludePrivate/Library/PchAdrLib.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/PchRegsLpc.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/MiniBios/Common/Pch/Include/Register/PchRegsLpc.h
ClientOneSiliconPkg/Pch/Include/PchLimits.h

================================================================================ 
Commit: 75a4c61b8ac6f2690162520c25d021ad01d8ddf5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:53:57 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Refine the definition of CpuPeciMailboxCommands()

Config Block should not be used in BaseLib. Besides, CpuPeciMailboxCommands
is actually one of the PEI CPU initialization API, so, we move it from
CpuInfoFruLib to PeiCpuInitFruLib.

Hsd-es-id: 16010825511
Original commit date: Wed Mar 18 15:41:58 2020 +0800
Change-Id: I17aa8100455f65090c804b4d48ec856c0421e5f7
Original commit hash: 0cb3ec4028343c63789fa8570ce6e3cbbf5c8da8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/CpuInfoFruLib.h
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/PeiCpuInitFruLib.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/CpuInitPeim.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/PeiCpuInitLib.inf
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/PeiCpuInitLibFsp.inf
ClientOneSiliconPkg/Fru/JslCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/JslCpu/LibraryPrivate/PeiCpuInitFruLib/PeiCpuInitFruLib.c

================================================================================ 
Commit: 92082b2cdd9b4a7101048f30b531a389547d072d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:53:49 2020 +0530 
-------------------------------------------------------------------------------- 
[EGS][JVL] Sending ICC_READ_FROM_MPHY_CMD must be moved after DRAM_INIT_DONE

The problem is that ICC_READ_FROM_MPHY_CMD HECI message is sent
before DRAM_INIT_DONE even though it isn't allowed by desing.

Within this change the following things are done:
In EGS:
1. DRAM_INIT_DONE message be sent after MePostMemInit ().
In JVL/IVL:
1. DRAM_INIT_DONE message must be sent after Mctp configuration.
2. The BIOS installs callback function which calls InstallMbpHob on
   gDramInitDoneSentPpiGuid (in this function the BIOS sends
   ICC_READ_FROM_MPHY_CMD, which are allowed only after DID).
Common:
1. Changed name gPchPostMemoryConfigurationDonePpiGuid to
   gMeReadyForSendingDidPpiGuid.

Hsd-es-id: 18011020483
Original commit date: Mon Mar 30 12:39:14 2020 +0200
Change-Id: Iaa63b73496a7ba7df4c23ee490ed50e8d8aeb067
Original commit hash: b160e57103508835c40fe3d36d531966a9db02b5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMemVer3.c

================================================================================ 
Commit: 02cf3a78beb18ab8a1ebd1db3e27d7ab38ff7ad3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:53:46 2020 +0530 
-------------------------------------------------------------------------------- 
Converged ACM release v1.14.0 CBNT [JSL]

Staging Debug and NPW for release v1.14.0 [Padded]

Hsd-es-id: 14011107617
Original commit date: Tue Mar 31 10:58:17 2020 -0700
Change-Id: Iabb0555c4d2e13dc2bc5ba26ca247cd4d0a5fe11
Original commit hash: 7822a34cdc570255eca244956f4c9bd18f7daffc

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/Binaries/BootGuard/ACM/ReleaseNotes.txt
JasperLakeBoardPkg/Binaries/BootGuard/ACM/StartupAcm.bin
JasperLakeBoardPkg/Binaries/BootGuard/ACM/StartupAcmProd.bin

================================================================================ 
Commit: c3f498e4539a0d91f12f5a028cf650642bf47f90 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:53:35 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2142_00

Hsd-es-id: no sighting
Original commit date: Tue Mar 31 18:33:00 2020 -0700
Change-Id: Id5b04b9b0fd9e842c2a50186efb656df62c3300f
Original commit hash: 1cebc602198654ba75135cf6bbdb38562ad96625

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 632669befe03ae006561dd306d9f7a4a4ae60e48 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:53:18 2020 +0530 
-------------------------------------------------------------------------------- 
[PATCH] ADL PCH PCIe Support

This commit

1)Puts the root port controller to d3 before function disabling it and

2)Fixes DisablePcieRootPort function to handle fused off root ports correctly
 and
3)SRL moved on ADL to LPCR register added changes for it.

Hsd-es-id: 14010023732

Original commit date: Fri Mar 27 10:22:26 2020 -0700
Change-Id: I33b2e243c11245e8589a6c1447c58d97a19fe114
Original commit hash: 2ae136337a3fd4da1ecd3968d685d983e982e4da

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c

================================================================================ 
Commit: 2c744b4bab49e7afc934eecaae670e99f7cf8ac3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:53:13 2020 +0530 
-------------------------------------------------------------------------------- 
C1S/PmcPrivateLib: [EBG A0 CLX VV] Boot hangs after programming R_PMC_PWRM_PM_SYNC_MODE_C0

Added a WA to not enable PM_SYNC_MODE_C0 ADR event (bit 13) if the ADR is not enabled in BIOS setup.
This WA has been added due to a bug in EVB board FPGA. Enabling PM_SYNC C0 ADR event caused BIOS boot to hang.

Revert this change as soon as the EVB FPGA bug is fixed.

Tag: EBG_AO_EVB_WA
Hsd-es-id: 14011045668

Original commit date: Mon Mar 30 13:11:05 2020 +0200
Change-Id: Ia737bfef5df7b168283f77237b8872f8f455d18c
Original commit hash: 4d5612b98465cfefdbd8943cb966d19a558a7b13

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLib.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer1.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer2.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer3.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer4.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLibInternal.h

================================================================================ 
Commit: 123b58bb4ab441e44a531fc836ac2bac0fd71139 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:53:07 2020 +0530 
-------------------------------------------------------------------------------- 
Update ADL headers based on WW09 ADLS TI CRIFF

Hsd-es-id: 1507889771
Original commit date: Mon Mar 30 10:20:02 2020 +0800
Change-Id: Ifff29f6501c9fc152e3fdf764fcf12d04578028e
Original commit hash: f79719fcc3ca63e2a8ab679465df5d539ad76d32

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/Register/AdlMsr.h
ClientOneSiliconPkg/Cpu/Include/Register/ArchMsr.h
ClientOneSiliconPkg/Cpu/Include/Register/CommonMsr.h
ClientOneSiliconPkg/Cpu/Include/Register/JslMsr.h
ClientOneSiliconPkg/Cpu/Include/Register/RklMsr.h
ClientOneSiliconPkg/Cpu/Include/Register/TglMsr.h
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/MsrFruLib.h
ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/CpuInitPeim.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Features.c
ClientOneSiliconPkg/Fru/JslCpu/LibraryPrivate/BaseMsrFruLib/BaseMsrFruLib.c
ClientOneSiliconPkg/IpBlock/Tme/LibraryPrivate/TmeLib/TmeLib.c
JasperLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c

================================================================================ 
Commit: 93ffbadfc6c857bd719c890a824467ca1b1d3f77 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:52:53 2020 +0530 
-------------------------------------------------------------------------------- 
[C1S] Remove restricted section from MeSetup.c

Updating OemCapabilites1, OemCapabilites2 and OemCapabilites3 happens
inside restriction section in MeSetup.c. Due to that these values in
external release always have value 0. In this change following things
are done:
1. Removed restricted section from MeSetup.c
2. Moved ME-SMBIOS menu from restricted section from TestMenuSetupVfr.vfr
   to MeSetup.hfr.
3. Cosmetic changes in MeSmbios.inf driver, in C1S.
4. The setup variables BiosReflash, BiosSetup, BiosPause, SecureBootExposureToFw
   and vProTbtDock are no more inside restricted section.

Hsd-es-id: 1507874980
Original commit date: Wed Mar 25 08:08:27 2020 +0100
Change-Id: I0fe163e709229547f91c6036e94c6ed66e810353
Original commit hash: b15c760a6e3fb353cb97ff4aea36187624b1625e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/MeSmbiosDxe/MeSmbios.c
ClientOneSiliconPkg/IpBlock/Me/MeSmbiosDxe/MeSmbiosType130.c
ClientOneSiliconPkg/IpBlock/Me/MeSmbiosDxe/MeSmbiosType131.c
JasperLakePlatSamplePkg/Features/Me/MeSmbiosUpdateConfigDxe/MeSmbiosUpdateConfig.c
JasperLakePlatSamplePkg/Features/Me/MeSmbiosUpdateConfigDxe/MeSmbiosUpdateConfigDxe.inf

================================================================================ 
Commit: 54791b9343d8b159e7cd45b283b967f383d57d64 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:52:10 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2141_00

Hsd-es-id: no sighting
Original commit date: Mon Mar 30 18:36:27 2020 -0700
Change-Id: I0c2b961254e9613c2f04f000414ed7d14253e253
Original commit hash: 378bef98b5520f247878bcbd5f38943ff6ee086a

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 1b87e400cff5c1602e4ebbf9b946e5c955bae3e7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:51:55 2020 +0530 
-------------------------------------------------------------------------------- 
Fix Gfx Gen12 GT PM gaps in BIOS
- some of the RC6 registers are missing
- RC1p frequency option is missing in RKL
- UPD default is wrong for RC1p freq

Hsd-es-id: 16010948194
Original commit date: Fri Mar 27 14:49:54 2020 +0530
Change-Id: I55ec3b74bb6f26e9d004e7a4070d8e9a183922af
Original commit hash: 124b0170f3610dd40d1c49c3f0b40e3ca423ef13

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen12/PeiGraphicsPmInit.c

================================================================================ 
Commit: 71ee0a0b7a044811ca55353b46101436992f715a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:51:42 2020 +0530 
-------------------------------------------------------------------------------- 
CMLS+TGP : SMRAM Control Register bit 4 is unlocked when SINIT tries to execute

Hsd-es-id: 14011185184
Original commit date: Mon Mar 30 11:55:53 2020 +0530
Change-Id: I7bd50a1bceebd9af69281d07ebf0b36ef854dffb
Original commit hash: 35e1a0c959d4bfbc1eea06a438603e6a95044482

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxe.c
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxe.inf
ClientOneSiliconPkg/SystemAgent/SaInit/Smm/SaLateInitSmm.c

================================================================================ 
Commit: 9fde6b328740d0ddccfbaca3235a3644a422522c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:51:39 2020 +0530 
-------------------------------------------------------------------------------- 
PCIe Gen5 support - Link should be trained to Gen1 only after HSPHY FW+Recipe download is complete

1)Refactoring the Pre-Mem and post-Mem CPU PCIe code such that for Dekel Gen1 Link trains in pre-Mem and for HSPHY it will be in post-Mem
2)Create API for gen1 Link training which can be use for both PHYs
3)Create FRU folder for HSPHY Information
4)Speed limit register needs to program per rootport and one at a time

Hsd-es-id: 16010714220

Original commit date: Wed Feb 26 18:42:00 2020 +0530
Change-Id: Iac1810016737b24a42a676f74ae52254c7f1b861
Original commit hash: 58f5297c38936cf491d7219684b556438bc47147

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/JslCpu/CpuPcieRp/LibraryPrivate/PeiCpuPcieDekelInitLib/PeiCpuPcieDekelInitLib.c
ClientOneSiliconPkg/Fru/JslCpu/CpuPcieRp/LibraryPrivate/PeiCpuPcieHsPhyInfoLib/PeiCpuPcieHsPhyInfoLib.c
ClientOneSiliconPkg/Fru/JslCpu/CpuPcieRp/LibraryPrivate/PeiCpuPcieHsPhyInfoLib/PeiCpuPcieHsPhyInfoLib.inf
ClientOneSiliconPkg/Fru/JslCpu/IncludePrivate/Library/PeiCpuPcieDekelInitLib.h
ClientOneSiliconPkg/Fru/JslCpu/IncludePrivate/Library/PeiCpuPcieHsPhyInfoLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/CpuPcieRpInitLibInternal.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieLinkTrain.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPciePreMemRpInitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPciePreMemRpInitLib.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.inf

================================================================================ 
Commit: 4981dbcce12fa8701bc750234b07f5e5c6e36027 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:51:13 2020 +0530 
-------------------------------------------------------------------------------- 
[TGL] Modify PMC crash log flow.

1. Both support legacy flow and descriptor flow.
2. Change PMC crash log collection flow for multiple crash records support.
3. Modify PMC discovery return buffer.
4. Correct PMC crash log collection size.
5. Remove clear command from default flow and add a setup option to perform clear command.

Hsd-es-id: 16010796946, 16010796947, 16010796948, 16010796949
Original commit date: Fri Mar 27 09:49:08 2020 +0800
Change-Id: I089c1048fa62e9f5af1a8fc3ac710445f6c8c496
Original commit hash: 64e9efd952e4455bd562cb7bd1553cb0a79f664f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/PmcLib.h
ClientOneSiliconPkg/Include/Register/PmcRegs.h
ClientOneSiliconPkg/IpBlock/Pmc/Library/PeiDxeSmmPmcLib/PmcLib.c

================================================================================ 
Commit: 19067712d4a077f936fddf3e0b7b98341fefb2e5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:51:05 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2137_00

Hsd-es-id: no sighting
Original commit date: Sun Mar 29 18:32:57 2020 -0700
Change-Id: Iaa614314147bb2155306dae1e273f71226c27cfe
Original commit hash: 78bc8f157b706db619f46542dc69085580be99ff

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 33ceff2c19d44ef5a223259b6e556a9437a7e491 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:50:52 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2136_00

Hsd-es-id: no sighting
Original commit date: Sat Mar 28 18:32:43 2020 -0700
Change-Id: Ie73d8af80cea3bdf428fd1940357c1067fd82e4b
Original commit hash: a66aaf92ef1d51e61da0a8823fb865a601bc14fb

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 82bc9d8639984f639de0d18511afc155b4701a02 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:50:32 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/PeiItssLib: Re-enabling D17F0, D19F0 interrupts
 - Re-enabling UART3 and SPI3 after spec change
 - Adding _PRT entries for D17
 - Fixing D17 omission in PeiPolicyLib for PCH-LP

Hsd-es-id: 16010920378
Original commit date: Thu Mar 19 15:41:43 2020 -0700
Change-Id: I312470f29da48a627f1de4dd4205ae585845272c
Original commit hash: 85486aa278fa7f54f3f377d5c1efa1a8fb346b0a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/PchDevIntInfoVer4S.c
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssPolicyLib/PeiItssPolicyLibVer4.c

================================================================================ 
Commit: 043ff10562f295b915c36ab7ba03505112bdeab2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:50:29 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/TwoLm: Correction to FMHC intializations.

For [TGL-H][PO][2LM]: FMSS settings mismatch the BWG

Hsd-es-id: 22010458615

Impacted Platform: TGL, ADL

Original commit date: Fri Mar 27 11:26:06 2020 -0700
Change-Id: I47a1bf9607037e7082f812e6ffc6634595477e50
Original commit hash: 59f79212b0e7b614265bd2cf24ed64db041c8599

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/TwoLm/LibraryPrivate/TwoLmInitLib/TwoLmInitLib.c

================================================================================ 
Commit: 590c271a445ab1e23740e0a7222d09c6d85e9ad7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:50:26 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2135_00

Hsd-es-id: no sighting
Original commit date: Fri Mar 27 18:34:33 2020 -0700
Change-Id: If1d86671a726ed5ea6df8d65feffdc316ba368c6
Original commit hash: 614da6a30bcbda29c0be8afe932a60377c4b7460

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: a102bc9bc133eaf37bfee07115b6cab368da255a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:49:44 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Add PTM configuration to PcieSipInitLib

PcieSipInitLib now supports PTM registers configuration based
on the project settings.

Hsd-es-id: 1607351014
Original commit date: Tue Feb 11 17:39:36 2020 +0100
Change-Id: I299ba197244d3f6c2ba6433081f961b6fb943c23
Original commit hash: 91268c92bd66eb996625281b6def357f571b84a0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PeiPcieSipInitLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Register/PcieSipRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PcieRpInitInternal.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitVer1.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitVer2.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitVer4.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: 414157564425525a082c3c2162285630b4f30063 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:49:40 2020 +0530 
-------------------------------------------------------------------------------- 
[C1S] There is a building error when disable optimization in PeiCpuTraceHubLib

Use "LShiftU64()" instead of "<<".

Hsd-es-id: 1507880627
Original commit date: Thu Mar 26 14:50:43 2020 +0800
Change-Id: Icf52d642ce77a796fe984f6cb82ff8ea79a93af0
Original commit hash: 1e3aa93f17d556b115a3e98b6efd8841d2d935ce

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiCpuTraceHubLib/PeiCpuTraceHubLib.c

================================================================================ 
Commit: a7233f6edceef1411356b7d50d2c60e5607aee6e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:49:39 2020 +0530 
-------------------------------------------------------------------------------- 
Program Unix format System Time to 2LM device.
- Added new BaseSystemTimeLib under ClientOnseSilicon\Library to get System Time

Hsd-es-id: 2209617459
Original commit date: Wed Mar 18 20:59:48 2020 +0530
Change-Id: I23d89727c87656e684b0fcc2853b029bf10fc912
Original commit hash: e2659562ea609968dbbcafd8eec85b3586c5cc83

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/SystemTimeLib.h
ClientOneSiliconPkg/IpBlock/TwoLm/LibraryPrivate/TwoLmInitLib/TwoLmInitLib.c
ClientOneSiliconPkg/IpBlock/TwoLm/LibraryPrivate/TwoLmInitLib/TwoLmInitLib.inf
ClientOneSiliconPkg/Library/BaseSystemTimeLib/BaseSystemTimeLib.c
ClientOneSiliconPkg/Library/BaseSystemTimeLib/BaseSystemTimeLib.inf

================================================================================ 
Commit: d85d6ea8df2852b88fd36c92863fd20940638b70 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:49:18 2020 +0530 
-------------------------------------------------------------------------------- 
Remove ClientOneSiliconPkg's dependency on ClientSiliconPkg - Step 3

Remove DxeSmbiosFirmwareVersionInfoLib and related usage.

Hsd-es-id: 1507577375
Original commit date: Thu Mar 26 16:22:57 2020 +0800
Change-Id: I7b0ad7b8155f960343e7ff0430f066923dd0c8a4
Original commit hash: 7192c9f55a11400cca8b57b6140c171d790b4c4d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/Include/Library/DxeSmbiosFirmwareVersionInfoLib.h
ClientCommonPkg/Library/DxeSmbiosFirmwareVersionInfoLib/DxeSmbiosFirmwareVersionInfoLib.c
ClientCommonPkg/Library/DxeSmbiosFirmwareVersionInfoLib/DxeSmbiosFirmwareVersionInfoLib.inf
ClientSiliconPkg/ClientSiliconPkg.dec
ClientSiliconPkg/Include/FirmwareVersionInfoHob.h
JasperLakeBoardPkg/BoardPkg.dsc
JasperLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.c
JasperLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.inf

================================================================================ 
Commit: 2ca69943a2182409bcf7f8486f5e3fd062606cfc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:49:09 2020 +0530 
-------------------------------------------------------------------------------- 
[TGPLP B0, TGPH, ADPS, APDLP] PCH BCLK W/A for PRDY isolation bug and CPU A0 BCLK mode bug

To w/a TGL A0 bug, PCH BCLK needs to be enabled.

Hsd-es-id: 1507394940, 22010460046
Original commit date: Tue Mar 24 15:55:44 2020 +0800
Change-Id: Icda07fa5da0acb8417666c1020afc9a3675000ed
Original commit hash: a147dd4b5ae63e9b2082cabc58f4e0e9a8db905f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/Library/PmcPrivateLib.h
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer2.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLibVer2.c

================================================================================ 
Commit: 8b2ead92c0961e269f073594970d7f2eca763551 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:49:06 2020 +0530 
-------------------------------------------------------------------------------- 
[C1S] ME disable HW jumper (J7D2) does not work properly in early PEI Phase.

Issue: CSME can't reflect the jumper in HECI Fwsts in early phase.
Resolution: Check flash Descriptor Override Pin-Strap Status instead of HECI Fwsts.
Impacted: All C1S projects.

Hsd-es-id: 22010315105
Original commit date: Wed Mar 25 13:17:48 2020 +0800
Change-Id: I71128947519d8f47e243b7191aca9d58adb7fbb0
Original commit hash: af7a33c4208b54591fd36779ea79e21e3da84e70

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiDxeHeciInitLib/HeciCore.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiDxeHeciInitLib/PeiDxeHeciInitLib.inf

================================================================================ 
Commit: db01420444284af9f8e1b76862c46966096d4cd7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:49:04 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2134_01

Hsd-es-id: no sighting
Original commit date: Thu Mar 26 18:37:14 2020 -0700
Change-Id: I9c6c9a738b85148337b96c8826589d141c78b003
Original commit hash: 9e8c826f599b764ae51a617b27513374a8942987

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: f94a9b51f538d576a20f2b85a564f83537d6fbca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:48:47 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: USB Device Yellow bang

Observing Unknown USB Device Yellow bang in device manager and keyboard functionality is broken after Restart.
Use Usb2PhyRefFreq based on CPU

Hsd-es-id: 16010903499
Original commit date: Wed Mar 25 16:59:00 2020 -0700
Change-Id: Iae22741dfb4980191eb6ad3005e98583f2d4b33f
Original commit hash: fbe4b8f7b9befd1ddbc5f40e14ccf007b1c7e39c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/CpuInfoFruLib.h
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLibTgl.c
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PeiDxeSmmPchInfoLibTgl.inf

================================================================================ 
Commit: c26830d872d09c10257409af11e1721da8c3d522 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:48:41 2020 +0530 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg\Library\PeiPolicyUpdateLib: Both I2C4 and I2C5 are enabled in BIOS, but function disable status is 1

Part 3 - AlderLake
Removed Policy override.

Hsd-es-id: 14010684928
Original commit date: Tue Mar 24 00:43:46 2020 -0700
Change-Id: Idee35f01b002e820a822316bc06d3ec40e240af4
Original commit hash: 98ae8fd13dd959a928c7eac24d3d0a87a1c398ef

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoI2cLib.c

================================================================================ 
Commit: 382139b6da4aa68a13967a06210806eb4210f798 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:48:32 2020 +0530 
-------------------------------------------------------------------------------- 
WhitleyFspPkg/Build: Remove generated files

Add WhitleyFspPkg/PlatformPkgConfig.dsc
This is generated during the build.
Also added to .gitignore

Hsd-es-id: 22010246306
Original commit date: Wed Mar 25 14:10:58 2020 -0700
Change-Id: I16592ca3dfb3117a13afbc0b9385f2ca8f201606
Original commit hash: 10f516f6dcefecf8924bcee5ed9bd470cff6b780

-------------------------------------------------------------------------------- 
[Changed Files]
.gitignore

================================================================================ 
Commit: 2032642dbba87558747778d0b7ffe3a4e73e7888 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:48:19 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib: [EBG A0 CLX VV] platform doesn't initialize after enabling SATA Hotplug in BIOS

When enabling Hot Plug in BIOS on an ArcherCity+EVB board on the SATA ports, after doing a reset to save the changes the platform doesn't come back.
GPIO ERROR: Cannot enable SATAGP0, GPIO_GPP_E10 already used for SATAXPCIE_0
PEI_ASSERT!: [SiInit] c:\oracle\ebgpo\v001\intel\ClientOneSiliconPkg\IpBlock\Gpio\LibraryPrivate\PeiDxeSmmGpioPrivateLib\GpioNativePrivateLib.c (320): ((BOOLEAN)(0==1))

Fix: Removed redundant assert

Hsd-es-id: 18011021381
Original commit date: Tue Mar 24 12:04:26 2020 +0100
Change-Id: I2e08d711c270e7e8d8f1940484b431765d219f21
Original commit hash: bec3e5df4639d138d325a4449bfb4835e177d637

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLib.c

================================================================================ 
Commit: 19a3a7a8933791e404abc0669ffeaffa9afa532b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:48:09 2020 +0530 
-------------------------------------------------------------------------------- 
18011009884: [ME][CPX] EndOfPostAfterS4 - unwanted trace

Add SPS MeMode (0xF) decoding

Hsd-es-id: 18011009884
Original commit date: Wed Mar 25 11:26:20 2020 +0100
Change-Id: I62f66d67cc3a073ebfe7b64aac1257f4a453fd89
Original commit hash: 6b3db6786788ec4a8e4acf6d16fc68207c38a3a3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/HeciRegs.h
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeSmmMeUtilsLib/MeUtilsCommon.c

================================================================================ 
Commit: d50b7c5fe4bcdf22c527a4b54bcea6a096e48e3c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:48:07 2020 +0530 
-------------------------------------------------------------------------------- 
SataLib: Split SATA library for IP and SoC

IP Block code should contain code strict related to IP initialization.
All SoC integration related dependednces should be moved to SoC/FRU.
For SATA controller we have to move integration parameters like:
number of controllers, number of ports and remapping support
to generation specific library located proper PCH FRU.
As result we have two SATA public libraries:
1. SataLib- IP library
2. SataSocLib- Soc library

Hsd-es-id: N/A
Original commit date: Thu Mar 5 16:29:12 2020 +0100
Change-Id: Iccfa56fe26395e72cac5e57747dfdcb0cc4d6b8e
Original commit hash: e0355d028d0ec2f9d79642304f7e19d6a2a354b3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/JslPch/CommonLib.dsc
ClientOneSiliconPkg/Fru/JslPch/IncludePrivate/SataSocIntegration.h
ClientOneSiliconPkg/Fru/JslPch/Library/SataSocLib/SataSocLib.c
ClientOneSiliconPkg/Fru/JslPch/Library/SataSocLib/SataSocLib.inf
ClientOneSiliconPkg/Include/Library/SataLib.h
ClientOneSiliconPkg/Include/Library/SataSocLib.h
ClientOneSiliconPkg/IpBlock/Gpio/Library/PeiDxeSmmGpioLib/GpioLibrary.h
ClientOneSiliconPkg/IpBlock/Gpio/Library/PeiDxeSmmGpioLib/PeiDxeSmmGpioLib.inf
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLib.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer1.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer2.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer3.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer4.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/PeiDxeSmmGpioPrivateLibVer1.inf
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/PeiDxeSmmGpioPrivateLibVer2.inf
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/PeiDxeSmmGpioPrivateLibVer3.inf
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/PeiDxeSmmGpioPrivateLibVer4.inf
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiDxeSmmPmcPrivateLibVer1.inf
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiDxeSmmPmcPrivateLibVer2.inf
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLibClient.c
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PeiDxeSmmPsfLibVer1.inf
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PeiDxeSmmPsfLibVer2.inf
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PeiDxeSmmPsfLibVer3.inf
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PeiDxeSmmPsfLibVer4.inf
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PsfLib.c
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PsfLibVer1.c
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PsfLibVer2.c
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PsfLibVer3.c
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PsfLibVer4.c
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiRstPrivateLib/PeiRstPrivateLib.c
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiRstPrivateLib/PeiRstRemapping.c
ClientOneSiliconPkg/IpBlock/Sata/Library/PeiDxeSmmSataLib/PeiDxeSmmSataLib.inf
ClientOneSiliconPkg/IpBlock/Sata/Library/PeiDxeSmmSataLib/PeiDxeSmmSataLibVer3.inf
ClientOneSiliconPkg/IpBlock/Sata/Library/PeiDxeSmmSataLib/SataLib.c
ClientOneSiliconPkg/IpBlock/Sata/Library/PeiDxeSmmSataLib/SataLibVer2.c
ClientOneSiliconPkg/IpBlock/Sata/Library/PeiDxeSmmSataLib/SataLibVer3.c
ClientOneSiliconPkg/IpBlock/Sata/LibraryPrivate/PeiSataLib/PeiSataLib.c
ClientOneSiliconPkg/IpBlock/Sata/LibraryPrivate/PeiSataLib/PeiSataLib.inf
ClientOneSiliconPkg/IpBlock/Sata/LibraryPrivate/PeiSataPolicyLib/PeiSataPolicyLib.c
ClientOneSiliconPkg/IpBlock/Sata/LibraryPrivate/PeiSataPolicyLib/PeiSataPolicyLib.inf
ClientOneSiliconPkg/IpBlock/Vmd/LibraryPrivate/PeiVmdInitLib/PeiVmdInit.c
ClientOneSiliconPkg/IpBlock/Vmd/LibraryPrivate/PeiVmdInitLib/PeiVmdInitLib.inf
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.inf
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLibVer3.inf
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLibrary.h
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchInitPei.h
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInitDxeEbg.inf
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInitDxeFsp.inf
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInitDxeIcl.inf
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInitDxeTgl.inf
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchSata.c
ClientOneSiliconPkg/Pch/PchInit/Smm/PchInitSmm.h
ClientOneSiliconPkg/Pch/PchInit/Smm/PchInitSmm.inf
ClientOneSiliconPkg/Product/JasperLake/SiInit/Pei/SiInit.inf
ClientOneSiliconPkg/Product/JasperLake/SiInit/Pei/SiInitFsp.inf
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaAcpi.c
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxe.inf
JasperLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
JasperLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
JasperLakeBoardPkg/Library/PeiSiliconPolicyUpdateLib/PeiSiliconPolicyUpdateLibFsp.inf
JasperLakeFspPkg/JasperLakeFspPkg.dsc
JasperLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
JasperLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/HstiIhvDxe.h
JasperLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/HstiIhvDxe.inf
JasperLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecureMemoryMapConfiguration.c
JasperLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
JasperLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdatePreMem.c
JasperLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformSetup.c
JasperLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformSetup.inf
JasperLakePlatSamplePkg/Platform/SmbiosPlatformInfo/SmbiosPlatformInfo.h
JasperLakePlatSamplePkg/Platform/SmbiosPlatformInfo/SmbiosPlatformInfo.inf
JasperLakePlatSamplePkg/Setup/PchSetup.c
JasperLakePlatSamplePkg/Setup/SaSetup.c
JasperLakePlatSamplePkg/Setup/Setup.inf

================================================================================ 
Commit: 76d00aa18ec6b2c99c3c25b4a189f5b45dae1d1d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:47:58 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/SystemAgent: Add MrcChannelStatus macro in FSP MemInfoHob.h

Solution: This patch ensures Bootloader don't need to add duplicate
MrcChannelStatus macros.

TEST=No brokenness with GCC version.

Hsd-es-id: 16010942717
Original commit date: Thu Mar 26 09:57:43 2020 +0530
Change-Id: I90e3c25f60769cce050a1516e96c47ea573ee947
Original commit hash: 6e79b4941e82a038df3b049c11c3f7f3e5045952

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SystemAgent/Include/MemInfoHob.h

================================================================================ 
Commit: 0703af58e27f51734ef360f916d4bec02f7400d4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:47:57 2020 +0530 
-------------------------------------------------------------------------------- 
PeiPchInitLib: USB HSIO RX params not programmed if no TX params set

There was an invalid condition check in PchUsb.c for HSIO TX params
that if no TX tuning was enabled then RX parameters wouldn't be
programmed as well. This change fixes that condition and now if any of
RX or TX parameters programming is enabled then execution won't exit
function and proceed with the programming.

Hsd-es-id: 18010896327

Original commit date: Fri Mar 13 09:35:07 2020 +0100
Change-Id: I375b722a36f29bb502bb3a09eb208cf4428e0fae
Original commit hash: e957f316555e29c015d18514378ce9a2711da8f9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchUsb.c

================================================================================ 
Commit: 8697d387b6c85992faf3f63cf9cb2d16eccb7dc1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:47:49 2020 +0530 
-------------------------------------------------------------------------------- 
ClientCommonPkg/Include/SystemConfigVariable.h: Remove it.

Do not support EPCS now.

Impacted Platforms: ADL, RKL, JSL, TGL

Hsd-es-id: 1507852472
Original commit date: Wed Mar 18 13:29:52 2020 +0800
Change-Id: I97fe15cb6cf3f41da45e4abb0f75cca0b430f5b6
Original commit hash: 5912ab2b1f349c53391e4fb2b50804fa030023ff

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/Include/SystemConfigVariable.h
JasperLakeBoardPkg/Include/Library/DxeUpdatePlatformInfoLib.h
JasperLakeBoardPkg/Library/DxeUpdatePlatformInfoLib/DxeUpdatePlatformInfoLib.c
JasperLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformSetup.c
JasperLakePlatSamplePkg/Setup/PlatformSetup.c

================================================================================ 
Commit: 3683c713be0cdddbacbff915afa9d92863101f83 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:47:47 2020 +0530 
-------------------------------------------------------------------------------- 
[JSL] SATA HDD Password Workaround

GPIO_B10 is used to control SATA HDD power down during code reset.
To make Hddpassword functional, board rework is also requried.

Hsd-es-id: 1507872273
Original commit date: Tue Mar 24 00:31:45 2020 +0800
Change-Id: I433f1ef09dbf20e8ada46eeb95604d753eb0b9f7
Original commit hash: 3dbcbccffe9d6753e03685bba20d36ef1e54a27c

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/JasperLakeBoards/Library/BoardInitLib/Pei/GpioTableJslDdr4PostMem.h

================================================================================ 
Commit: 6eeed4ee4883aac34286e6857fa04f111d241b34 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:47:45 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2134_00

Hsd-es-id: no sighting
Original commit date: Thu Mar 26 00:39:47 2020 -0700
Change-Id: I1ea99849420f5d7403e8f97c163f0d85f875eef8
Original commit hash: e3a98a5b6e1d5d8d20ececc2520c3d844cc1c163

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 6185c3f8b4e3bf324b013a91d79e02f6487dd042 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:47:30 2020 +0530 
-------------------------------------------------------------------------------- 
MKTME: 42 bit addressability reporting in BIOS

Changing MMIO64 limit based on PhysicalAddressBits supported by CPU.
Mmio64Length = 2^(PhysicalAddressBits) - Mmio64Base

PhysicalAddressBits coming as '39' on TGL-U,
So Mmio64Length will be 256 GB (0x8000000000-0x4000000000)

Hsd-es-id: 14010269348
Original commit date: Thu Mar 19 22:10:11 2020 +0530
Change-Id: I1d01b6ac3f88623f015a8c123d27161118d73758
Original commit hash: e5529322b79664f52ba8f310bdf04645246aa0bb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaAcpi.c

================================================================================ 
Commit: bbcc17d9b70aaa0767811f640da48d6c11e4d834 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:47:21 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2133_00

Hsd-es-id: no sighting
Original commit date: Wed Mar 25 18:36:11 2020 -0700
Change-Id: Iab84a110850fd478733c942f853338a7b34127c5
Original commit hash: 4941e67da1e4828c60d53555aed90ca9efc340ea

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: cde5fc2aaa09d7edee73b2d18fb6d3a25f7ba24a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:46:56 2020 +0530 
-------------------------------------------------------------------------------- 
ClientCommonPkg/Include/BootState.h: Move to PlatSamplePkg.

Prepaer for retire ClientCommonPkg.
Also move gBootStateGuid from ClientCommonPkg to PlatSamplePkg.

Hsd-es-id: 1507852349
Original commit date: Tue Mar 24 17:31:14 2020 +0800
Change-Id: Ifc65d48255715e3cde803e9da088efd0cd4fd5e5
Original commit hash: 1c2762f21a0c872dea84870c38c49c43e757415f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/ClientCommonPkg.dec
JasperLakePlatSamplePkg/Include/BootState.h
JasperLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: 4deb30ba18d28aba863965267812c4cd51584423 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:46:53 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/PeiMeInitLib: Move sending some HECI messages after DID

Due to change "18010845969: Moving ME DID to be after NEM Teardown", FWCAPS_GET_RULE_CMD
HECI message was sent before DID (even though it could be just sent after DID) and that
caused that all HECI communication stopped working. In order to resolve this problem, in
case of ME15 FW that message is sent after DID (the bios installs notification on
gDramInitDoneSentPpiGuid signal).

Hsd-es-id: 18010982816
Original commit date: Mon Mar 23 14:15:22 2020 +0100
Change-Id: I0e0b2406b1f45cb939b3f90614e5e646b86a123c
Original commit hash: 75b543cb82a23921ccff316a2120cda0283c5177

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MbpData.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MbpData.h
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MbpDataCommon.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MbpDataVer3.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMem.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMem.h
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMemCommon.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMemVer3.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/PeiMeInitLibVer3.inf

================================================================================ 
Commit: aec252d337e2f8667ff69dafcbebb38dbbd50908 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:46:51 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Remove SBI access methods from PcieRpLib

All use cases that require SBI access to the root port
can be covered from PeiPcieRpInitLib and PeiEnterprisePcieRpInitLib.

Hsd-es-id: 1607351014
Original commit date: Thu Feb 20 19:18:25 2020 +0100
Change-Id: Ica75a76a75b12a5098a37c43ae7fd6622332eb32
Original commit hash: 451c6d074bb02c0900202b7898284abf7bdb3056

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PcieRpLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PcieClientRpLib/PcieClientRpLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PcieClientRpLib/PcieClientRpLib.inf
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PcieEnterpriseRpLib/PcieEnterpriseRpLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PcieEnterpriseRpLib/PcieEnterpriseRpLib.inf
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiEnterprisePcieRpInitLib/PeiEnterprisePcieRpInitInternal.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiEnterprisePcieRpInitLib/PeiEnterprisePcieRpInitLib.c

================================================================================ 
Commit: fdac901785baf159201ef77f359ded1d57060852 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:46:45 2020 +0530 
-------------------------------------------------------------------------------- 
[C1S] Anti-Rollback SVN commit request has changed from ME 13.5

Issue: Anti-Rollback SVN commit request structure changed.
Resolution: Follow new commit request structure.
Impacted: All C1S projects.

Hsd-es-id: 1507876286
Original commit date: Tue Mar 24 22:26:30 2020 +0800
Change-Id: I7948d907042b720fb5485e5d15ddb59fee88fb5a
Original commit hash: 25df8e5a29f654f918f23520af851480fcdb7f67

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/MkhiMsgs.h
ClientOneSiliconPkg/IpBlock/Me/Library/DxeMeLib/HeciMsgDxeLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeMeChipsetLib/PeiDxeMeChipsetLib.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeUmaLib/PchMeUma.c

================================================================================ 
Commit: 3fcdc217fe90d38cb66996925fe3b6172c031c93 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:46:32 2020 +0530 
-------------------------------------------------------------------------------- 
TigerLakePlatSamplePkg: [TGL][RKL][ADL][JSL] Clean unused DxeOverClockSetupOverrideLib in XTU BIOS

Clean up the unused DxeOverClockSetupOverrideLib in XTU BIOS for each platform in master branch

Hsd-es-id: 1507877011
Original commit date: Tue Mar 24 17:07:19 2020 +0800
Change-Id: I4edfc041002295bfa30240887de12410a9968141
Original commit hash: 3115f952264e6367895378c0dd6118759b431d79

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakePlatSamplePkg/Features/OverClocking/OverClockInit/DxeOverClockSetupOverrideLib.c
JasperLakePlatSamplePkg/Features/OverClocking/OverClockInit/DxeOverClockSetupOverrideLib.h
JasperLakePlatSamplePkg/Features/OverClocking/OverClockInit/DxeOverClockSetupOverrideLib.inf

================================================================================ 
Commit: 6215994b21d28a11fc7b90253e241ad5058db47a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:46:28 2020 +0530 
-------------------------------------------------------------------------------- 
C1S and TGL: BIOS to expose mailbox for - TGL IO_N DCM/CCM switching as RFI mitigation - opt-in workaround

This patch is for BIOS code to be ready first.

Hsd-es-id: 16010857283
Original commit date: Thu Mar 5 19:12:47 2020 +0800
Change-Id: I773c12d37aa8a08fb3775ebc16b4089cf6bd9d1c
Original commit hash: 97dae33b15cb395c4497d500434ff0640ae06d0c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/VoltageRegulator/CpuPowerMgmtVrConfig.h
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrPolicyLib/PeiVrPolicyLib.c

================================================================================ 
Commit: 93225247a6386370b424b6bf449c7ed713d882da 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:46:24 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2132_00

Hsd-es-id: no sighting
Original commit date: Tue Mar 24 18:38:01 2020 -0700
Change-Id: I6fc547321c2f838d35ababdf4994987f978d0f79
Original commit hash: 68fa71d4d4a395e6d598fa5effaf9190427fb331

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 76fc39d77d779dbb94548b1e8e5e576881f2eaa2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:46:15 2020 +0530 
-------------------------------------------------------------------------------- 
Title: [1307351629] [RKL U][PO] crashlog is enabled even when we disable it thru bios menu

Resolution: crashlog is enabled even when we disable it thru bios menu

Hsd-es-id: 1307351629
Original commit date: Fri Mar 20 17:59:46 2020 +0800
Change-Id: I1de285e8b785ad49143cebdaa0bd5f1df8ca4a0c
Original commit hash: 6faaa9c247c0505f195bdea45f229a0307a7defa

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/CpuRegs.h
ClientOneSiliconPkg/Cpu/Include/Library/CpuMailboxLib.h
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/CpuInfoFruLib.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/CpuInitPeim.c
ClientOneSiliconPkg/Fru/JslCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c

================================================================================ 
Commit: a465c24acf75f0a6d20cab61ebaced9fee5eba8e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:46:13 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: BTEN default should be 0

Since BT_EN is defaulted to 1'b1, BIOS needs to toggle the BT_EN (vGPIO_0 programming) from 1 --> 0 --> 1 for the BT device to connect.

Hsd-es-id: 14011193888
Original commit date: Tue Mar 24 12:12:20 2020 -0700
Change-Id: I09298d22dede8d95776e09863c34ae8466a9baa3
Original commit hash: 46ef36751d0a2ee94d50cee52953254373e4b07f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Cnvi/LibraryPrivate/PeiCnviLib/PeiCnviLib.c

================================================================================ 
Commit: 0913727951ec9c910a7c07ce77dca6d8131a413e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:46:11 2020 +0530 
-------------------------------------------------------------------------------- 
ClientCommonPkg/Tools: Remove nasm

Use the nasm installed in host OS.
Can download nasm from https://www.nasm.us/.
Need nasm version 2.12 or above.
Use %NASM_PREFIX% to get the nasm installation path.
If %NASM_PREFIX% is not set, will set it to %SystemDrive%:\nasm\.
Remove the following:
  ClientCommonPkg/Tools/InternalOnly/nasm
  ClientCommonPkg/Tools/nasm

Hsd-es-id: 1507769421
Original commit date: Mon Feb 17 13:36:20 2020 +0800
Change-Id: I2289bbd76f4e24df54956a5455aeee66e4b37e38
Original commit hash: f9fd9c2fe106a8f856cfb65f98b7b81ac8d1d010

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/Tools/nasm/Win32/LICENSE
ClientCommonPkg/Tools/nasm/Win32/nasm.exe
ClientCommonPkg/Tools/nasm/Win32/ndisasm.exe
ClientCommonPkg/Tools/nasm/Win32/rdoff/ldrdf.exe
ClientCommonPkg/Tools/nasm/Win32/rdoff/rdf2bin.exe
ClientCommonPkg/Tools/nasm/Win32/rdoff/rdf2com.exe
ClientCommonPkg/Tools/nasm/Win32/rdoff/rdf2ihx.exe
ClientCommonPkg/Tools/nasm/Win32/rdoff/rdf2ith.exe
ClientCommonPkg/Tools/nasm/Win32/rdoff/rdf2srec.exe
ClientCommonPkg/Tools/nasm/Win32/rdoff/rdfdump.exe
ClientCommonPkg/Tools/nasm/Win32/rdoff/rdflib.exe
ClientCommonPkg/Tools/nasm/Win32/rdoff/rdx.exe
ClientCommonPkg/Tools/nasm/Win64/LICENSE
ClientCommonPkg/Tools/nasm/Win64/nasm.exe
ClientCommonPkg/Tools/nasm/Win64/ndisasm.exe
ClientCommonPkg/Tools/nasm/Win64/rdoff/ldrdf.exe
ClientCommonPkg/Tools/nasm/Win64/rdoff/rdf2bin.exe
ClientCommonPkg/Tools/nasm/Win64/rdoff/rdf2com.exe
ClientCommonPkg/Tools/nasm/Win64/rdoff/rdf2ihx.exe
ClientCommonPkg/Tools/nasm/Win64/rdoff/rdf2ith.exe
ClientCommonPkg/Tools/nasm/Win64/rdoff/rdf2srec.exe
ClientCommonPkg/Tools/nasm/Win64/rdoff/rdfdump.exe
ClientCommonPkg/Tools/nasm/Win64/rdoff/rdflib.exe
ClientCommonPkg/Tools/nasm/Win64/rdoff/rdx.exe
ClientOneSiliconPkg/ClientOneSiliconBuild.py
ClientSiliconPkg/BuildFsp.cmd
JasperLakeBoardPkg/SetEdk2Env.bat
JasperLakeBoardPkg/prebuild.bat

================================================================================ 
Commit: 9020c0c654fe19b9c391030b5eb569611fe4f5dd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:45:59 2020 +0530 
-------------------------------------------------------------------------------- 
TGL BIOS change request for RAR TIMER CONFIG
 - Set RAR Timer to 10 milli sec for TGL B0 Step and above

Hsd-es-id: 16010831930
Original commit date: Wed Feb 26 17:36:01 2020 +0530
Change-Id: I96eefd1719a41c1196ac8a7ccb06b6a3dcefc933
Original commit hash: 592cb134138388e771c916fdb7265e5fa6d3bf2b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/MsrFruLib.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Features.c
ClientOneSiliconPkg/Fru/JslCpu/LibraryPrivate/BaseMsrFruLib/BaseMsrFruLib.c

================================================================================ 
Commit: ffc4977922c7c317ebe6d0d6eaf2452a308ecb68 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:45:53 2020 +0530 
-------------------------------------------------------------------------------- 
[RCR] Update RKL-S family PL1 Tau from 28s to 56s for 125w SKU

Hsd-es-id: 1307322242
Original commit date: Thu Mar 12 13:22:58 2020 +0530
Change-Id: I420f2b64aaa106721638ddc1f7e002bc56f1a9ea
Original commit hash: fabaeb8ced93c6ea677a4ce75331f41a6a6b2894

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/CpuPowerMgmt.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerLimits.c

================================================================================ 
Commit: 34e356704e21a731a40749158997b1fed955ae58 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:45:39 2020 +0530 
-------------------------------------------------------------------------------- 
BIOS enablement of PCIE-PG in case of NDA

-Power management team requested to program BIOS_RESET_CPL[3] in BIOS reference code for PEG controller Powergating

Hsd-es-id: 16010928917

Original commit date: Tue Mar 24 16:13:14 2020 +0530
Change-Id: I42c3c4676345ea45a6eb52de59731114fcfbb4e7
Original commit hash: 9a7db234233b280b1ac947d21351ce85cc44481f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c

================================================================================ 
Commit: 567fc6de545916099578b4f6693f88d605d8fcb2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:45:32 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Move GetPciePhysicalLane into PeiPcieRpInitLib

To prepare for removing of the SBI access to root ports from PcieRpClientLib
and PcieRpEnterpriseLib this commit moves GetPciePhysicalLane into
PeiPcieRpInitLib.

Hsd-es-id: 1607351014
Original commit date: Fri Feb 21 10:48:28 2020 +0100
Change-Id: I22e2755977619a53ff8195b8f04ae746d4f44952
Original commit hash: 8a98062f17f8a901852fa033ee50e8bfd3a4b264

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaLib/PchFiaLibInternal.h
ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaLib/PeiPchFiaLibVer1.inf
ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaLib/PeiPchFiaLibVer2.inf
ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaLib/PeiPchFiaLibVer3.inf
ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaLib/PeiPchFiaLibVer4.inf
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PcieRpLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PeiEnterprisePcieRpInitLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PeiPcieRpInitLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PciExpressHelpersLibrary/PciExpressHelpersLibrary.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PciExpressHelpersLibrary/PciExpressHelpersLibrary.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PciExpressHelpersLibrary/PeiDxeSmmPciExpressHelpersLib.inf
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PcieClientRpLib/PcieClientRpLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PcieClientRpLib/PcieClientRpLib.inf
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PcieEnterpriseRpLib/PcieEnterpriseRpLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PcieEnterpriseRpLib/PcieEnterpriseRpLib.inf
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiEnterprisePcieRpInitLib/PeiEnterprisePcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLibVer1.inf
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLibVer2.inf
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLibVer4.inf
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer4.inf
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInitDxeEbg.inf
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInitDxeFspIcl.inf
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInitDxeFspTgl.inf

================================================================================ 
Commit: a2d35241db71b1e0020b8fd3dfdef593ba377973 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:45:23 2020 +0530 
-------------------------------------------------------------------------------- 
ServerPlatformPkg/Features/Acpi: Fix the issue that bios setting for WOL doesn't work

Use bit30 (PCIEXP_WAKE_DIS) of PM1_EN_STS register to fix the issue that bios
WOL knob can't control "Wake On Lan" function when system is in S5 status.
And, this implementation is LBG specific.

Hsd-es-id: 22010420244
Original commit date: Fri Mar 13 19:30:12 2020 -0500
Change-Id: Ic042084db142c0057979fd67b8a6cf69a480e33c
Original commit hash: 5937cd27e7849805fa8c482899ba0df467fb572f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Pmc/Library/PeiDxeSmmPmcLib/PmcLib.c

================================================================================ 
Commit: 8a4ddbcae05a919a1b66f0cfa9609f56a7eb4465 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:45:17 2020 +0530 
-------------------------------------------------------------------------------- 
18010980560: [EBG][BTG] UEFI FW to support the CSE ARB SVN command

Continuation of 14011138790
1. Fix issues introduced in CDF
2. Port changes to EBG

Hsd-es-id: 18010980560
Original commit date: Thu Mar 19 09:34:28 2020 +0100
Change-Id: Iffa3d20fc9e9b18e4d20b8934eb8a355b0016910
Original commit hash: 80d1aff7a4b085f3b98ca0c1e984cf06a045c9fb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Sps/SpsDxeConfig.h

================================================================================ 
Commit: ee52b2c2acbb4dd5b2ef74c26cc5768c8031ff2c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:45:11 2020 +0530 
-------------------------------------------------------------------------------- 
Remove ClientOneSiliconPkg's dependency on ClientSiliconPkg - Step 3

Redirect PcdPeiCoreFv Declaration To Each PlatSamplePkg.

Hsd-es-id: 1507577375
Original commit date: Mon Mar 23 19:12:07 2020 +0800
Change-Id: I4fe00aab352a02be428c9287bbc30e379a5c117c
Original commit hash: 078eddd8679d323c506a6e09c83528fbd2eac9db

-------------------------------------------------------------------------------- 
[Changed Files]
ClientSiliconPkg/ClientSiliconPkg.dec
JasperLakeBoardPkg/BoardPkg.fdf
JasperLakePlatSamplePkg/FspWrapper/Library/SecFspWrapperPlatformSecLib/FspWrapperPlatformSecLib.c
JasperLakePlatSamplePkg/FspWrapper/Library/SecFspWrapperPlatformSecLib/SecFspWrapperPlatformSecLib.inf

================================================================================ 
Commit: acc6799dcd4af76a7551349a38aa933ab2205cf9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:45:10 2020 +0530 
-------------------------------------------------------------------------------- 
ClientCommonPkg: Move Include/FastBoot* to PlatSamplePkg/Include/

Prepare for retire the ClientCommonPkg.
Also move the PcdFastBootEnable from gClientCommonModuleTokenSpaceGuid to gPlatformModuleTokenSpaceGuid.

Hsd-es-id: 1507852360
Original commit date: Mon Mar 23 19:36:20 2020 +0800
Change-Id: I0fff371925f79d2532de6e0de6e9642d33e23d64
Original commit hash: f78cc9a348eb9c7dd72eb9dfa589f5a57cf8310b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/ClientCommonPkg.dec
JasperLakeBoardPkg/BoardPkgPcd.dsc
JasperLakePlatSamplePkg/Features/UiApp/UiApp.inf
JasperLakePlatSamplePkg/Include/FastBootDataDef.h
JasperLakePlatSamplePkg/Include/FastBootExceptionInfoHob.h
JasperLakePlatSamplePkg/Include/FastBootFunctionEnabledHob.h
JasperLakePlatSamplePkg/Include/Protocol/FastBootException.h
JasperLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: cce740cf832dc960d3b74542dc40256e5938a059 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:45:00 2020 +0530 
-------------------------------------------------------------------------------- 
[JSL] BIOS powermeter support

1.Syncing PowerMeter.asl with the one in TGL.
2.Changing powermeter to I2C4
3.Updating powermeter channel data

Hsd-es-id: 16010862930
Original commit date: Thu Mar 19 16:11:14 2020 +0800
Change-Id: If1fc84af19d69ac80a6d43a306dc20ae08cdc526
Original commit hash: f541dad20825d479f83605aeb60ab06335aca823

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/Acpi/AcpiTables/Dsdt/PowerMeter.asl

================================================================================ 
Commit: 28d9d9f583a4575610bc9efb2120ab86790d0c8f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:44:59 2020 +0530 
-------------------------------------------------------------------------------- 
[JSL] Integrating new GOP driver to version 1025
Hsd-es-id: 1608110955

Original commit date: Fri Mar 20 21:03:38 2020 +0530
Change-Id: I88d9dd383ece4a6e3ad8d4941c4bb2b47074a186
Original commit hash: d90da355a1df3edcb1832fc659339462fb1d26e3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/JslCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeim.efi
ClientOneSiliconPkg/Fru/JslCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimDebug.efi
JasperLakeBoardPkg/Binaries/UefiDriver/Gop/IntelGopDriver.efi
JasperLakeBoardPkg/Binaries/UefiDriver/Gop/IntelGopDriverDebug.efi
JasperLakeBoardPkg/Binaries/UefiDriver/Gop/Vbt.bin
JasperLakeBoardPkg/Binaries/UefiDriver/Gop/Vbt.bsf
JasperLakeBoardPkg/Binaries/UefiDriver/Gop/Vbt_Boe_Mipi.bin
JasperLakeBoardPkg/Binaries/UefiDriver/Gop/Vbt_tgl_Mipi.bin
JasperLakeBoardPkg/BoardPkg.fdf
JasperLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c

================================================================================ 
Commit: 9602b0efd7fb2970c01e7aca5c06d7b5a3e8c391 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:44:53 2020 +0530 
-------------------------------------------------------------------------------- 
Security :: Minimal Allowed & Executing Anti-Rollback SVN are Enumerating as Not Applicable under Antirollback SVN configuration - take#2

Issue: BIOS should only display MFT_KEY_USAGE_INDEX_CSE_RBE_MANIFEST.
Resolution: Add manifest key number check.
Impacted: All C1S projects.

Hsd-es-id: 16010787970
Original commit date: Thu Mar 5 10:08:01 2020 +0800
Change-Id: I076ba4bb314b224d41057efea8d956b04a3e728d
Original commit hash: e17104a3cf6c89af26381ea50a66159cde1371e6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/DxeMeLib.h
ClientOneSiliconPkg/Include/MkhiMsgs.h
ClientOneSiliconPkg/IpBlock/Me/Library/DxeMeLib/HeciMsgDxeLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/HeciMsgPeiLib.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMemCommon.c
JasperLakePlatSamplePkg/Setup/MeSetup.c

================================================================================ 
Commit: 8df645ab8410c94e95a59119e39255ed3c2916c3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:44:51 2020 +0530 
-------------------------------------------------------------------------------- 
Generaton check(IsCmlCpu()) should not be Common Code.

  - Used feature based approach to detect for this API.

Hsd-es-id: 16010724168
Original commit date: Wed Feb 5 20:02:44 2020 +0530
Change-Id: I520dd0f5b84198b1847d6f7f613cb3b43f814af5
Original commit hash: 7c6a462cfc7919fa1d765863984fab6eb7a68948

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/SoftwareGuard.c
ClientOneSiliconPkg/Cpu/Include/Library/CpuPlatformLib.h
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/CpuCommonLib.h
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/CpuInfoFruLib.h
ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/PeiDxeSmmCpuPlatformLib.inf
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.inf
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Features.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerOnConfigLib/PeiCpuPowerOnConfigLib.inf
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiDxeSmmCpuCommonLib/CpuCommonLib.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiDxeSmmCpuCommonLib/PeiDxeSmmCpuCommonLib.inf
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiSmbiosCpuLib/PeiSmbiosCpuLib.inf
ClientOneSiliconPkg/Fru/JslCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/JslCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.inf
ClientOneSiliconPkg/Library/BaseCacheAsRamLib/BaseCacheAsRamLib.inf
JasperLakeFspPkg/JasperLakeFspPkg.dsc
JasperLakePlatSamplePkg/Features/OverClocking/OverClockInit/DxeOverClockLib.c

================================================================================ 
Commit: a54839d561dc68c443edc5ae47bf095c7f201061 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:44:43 2020 +0530 
-------------------------------------------------------------------------------- 
Removing driver "SavePegConfig" since EFI variable "PegConfigVariable" not used anywhere.

Hsd-es-id: 22010218294
Impacted Platforms: ADl,RKL,JSL,TGL

Original commit date: Thu Mar 12 15:10:51 2020 +0530
Change-Id: I6e8eae7f7e6d8719aed35f6c62e7de0555b9560e
Original commit hash: 86563346df83142fd33bc5e27e38e4afcafe15fd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/CpuPcieHob.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPciePreMemRpInitLib.c
JasperLakeBoardPkg/BoardPkg.dsc
JasperLakeBoardPkg/BoardPkg.fdf
JasperLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerHiiFreeLib.inf
JasperLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
JasperLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
JasperLakePlatSamplePkg/Platform/SavePegConfig/Dxe/SavePegConfig.c
JasperLakePlatSamplePkg/Platform/SavePegConfig/Dxe/SavePegConfig.h
JasperLakePlatSamplePkg/Platform/SavePegConfig/Dxe/SavePegConfig.inf
JasperLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: d641814418a864fe05ed29d3ec7a2780504c7771 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:44:34 2020 +0530 
-------------------------------------------------------------------------------- 
[RKL][TGL][ADL]: Support per core V/F curve adjustment.

The patch is to allow per-core VF curve configuration.

Hsd-es-id: 2207752985

Original commit date: Thu Mar 12 13:56:13 2020 +0800
Change-Id: Idafb3deba5d4949da88d01913511ccd25cbfe314
Original commit hash: b77132b4e7bf5dc03a463933f1419c0b4b8f4bd7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/CpuPrintPolicyPreMem.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Features.c
ClientOneSiliconPkg/Include/ConfigBlock/Overclocking/OverclockingConfig.h
ClientOneSiliconPkg/IpBlock/Overclocking/IncludePrivate/Library/PeiOcLib.h
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLibNull/PeiOcInitLibNull.c
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcLib/OcLibrary.c
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcLib/PeiOcLib.inf
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcLibNull/OcLibraryNull.c

================================================================================ 
Commit: d262a09e1e704434b1ce3ee7cf5db6d8df58c7bb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:44:32 2020 +0530 
-------------------------------------------------------------------------------- 
WhitleyOpenboardPkg/Build: Remove dead file

Remove PlatformPkgBuildImageEnvVar.bat which
is generated every build.
Added to .gitignore

Hsd-es-id: 22010246306
Original commit date: Mon Mar 23 12:18:31 2020 -0700
Change-Id: I468dee23608a7f561f16cd453609b3ce171e5865
Original commit hash: abaa8c924f69013dc238210feac283d950235383

-------------------------------------------------------------------------------- 
[Changed Files]
.gitignore

================================================================================ 
Commit: a90340607acd6849f45e3e165aac642aaac43c9e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:44:29 2020 +0530 
-------------------------------------------------------------------------------- 
support postcodes and status codes trace to NPK in release BIOS - take#2

Issue: 1. During the boot, the post code keeps showing 0x4444 for a long time, and it blocks other meaningful post code.
       2. For ME specific post code, it should start with 0x0Exx.
Resolution: Fix the non-necessary post code implement.
Impacted: All C1S projects.

Hsd-es-id: 22010182252
Original commit date: Thu Mar 19 13:39:39 2020 +0800
Change-Id: I83b08ebe66713810f4f6ca27cd41195f7055f7e8
Original commit hash: 905105edf778ba1b9a7e7d7b050c6e7f6d101bd2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/EndOfPost.c
ClientOneSiliconPkg/IpBlock/Me/Library/DxeMeLib/MePolicyDxeLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeMeChipsetLib/PeiDxeMeChipsetLib.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MbpDataCommon.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeUmaLib/PchMeUma.c

================================================================================ 
Commit: 6c9d9d18cfdae7d3a7f970f29156d7d2c5ab671c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:44:27 2020 +0530 
-------------------------------------------------------------------------------- 
C1S: ME Firmware Version is missing in Firmware Version Info (FVI)

Resolution: Remove all non-necessary FVI definition and use the definition in C1S.
Impacted: All C1S projects.

Hsd-es-id: 22010272380
Original commit date: Thu Mar 19 13:24:15 2020 +0800
Change-Id: I893e6dd38659ff233efa97f78bb7834123ef1b77
Original commit hash: 21a1d3ba581b948fafd690f2cac61497622c8ef4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/SiFvi.h
ClientOneSiliconPkg/LibraryPrivate/PeiSiFviInitLib/PeiSiFvi.c
JasperLakePlatSamplePkg/Setup/PchSetup.c
JasperLakePlatSamplePkg/Setup/PchSetup.h

================================================================================ 
Commit: 6f03649e570e80a033f3e506eea48088358e1f95 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:44:26 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2131_00

Hsd-es-id: no sighting
Original commit date: Mon Mar 23 18:39:46 2020 -0700
Change-Id: I95bb684a00d0974e8755a9b794a5260ba2f0d92d
Original commit hash: f940d10ef58d8e5cfabe4aaa01e980c48a758de7

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: aaea2b66efa882e2f8bd18599acf7fbd2c0bced3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:44:23 2020 +0530 
-------------------------------------------------------------------------------- 
ModPhy Sus PG Flow change

Changed the programming of MODPHY_PM_CFG3 register

Hsd-es-id: 14011156762
Original commit date: Mon Mar 23 16:10:28 2020 -0700
Change-Id: Id2942031092881776dd2ed1f9c5b068b34aab35f
Original commit hash: 577b0678a3a40df0ebd9c92f4165f1f11c24a2c2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer2.c

================================================================================ 
Commit: c3784fa01f2e122d85c7a8823b139c580e04b462 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:44:18 2020 +0530 
-------------------------------------------------------------------------------- 
Remove ClientOneSiliconPkg's dependency on ClientSiliconPkg - Step 3

Move HstiFeatureBit_1_1a.h to PlatSamplePkg.

Hsd-es-id: 1507577375
Original commit date: Mon Mar 23 17:18:20 2020 +0800
Change-Id: Ie2870abc34c145d9674d0f987d9f2a746b1344bd
Original commit hash: 0568c4d64a5054d41a890d63737d5c65250fb396

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/HstiIhvDxe.inf
JasperLakePlatSamplePkg/Features/Hsti/HstiIhvSmm/HstiIhvSmm.inf
JasperLakePlatSamplePkg/Features/Hsti/HstiResultDxe/HstiResultDxe.inf
JasperLakePlatSamplePkg/Include/HstiFeatureBit_1_1a.h

================================================================================ 
Commit: 67e52447b2ece030d54c5b2060657cef8eede740 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:44:08 2020 +0530 
-------------------------------------------------------------------------------- 
PlatSamplePkg: Update facwben default value for PCH H

facwben (cppmfalignctl_1[28]) default value for PCH-H set to disabled

Hsd-es-id: 14011159449
Original commit date: Thu Mar 19 16:52:48 2020 -0700
Change-Id: I27e3529bc86ffb99fa4cb4efc3dd2361a1d11c82
Original commit hash: 3d797e8c5b46206c8cf206ee78ec1bc7f4c50e65

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer2.c

================================================================================ 
Commit: 5eb4dd3324045a1acdb1076dfd040ac69a396e21 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:44:04 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/TwoLm: Correction for page fault.

Hsd-es-id: 14011145700

Impacted Platform: ADL, TGL

Original commit date: Tue Mar 17 16:15:45 2020 -0700
Change-Id: Ib534569272aa82c433c76d694f34d6533aeef054
Original commit hash: a03d54f372557a4019f60d7e99925337da43d43f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/TwoLm/LibraryPrivate/DPMem/NvdimmCacheInfoLib/Pei/NvdimmCacheInfoLib.c
ClientOneSiliconPkg/IpBlock/TwoLm/LibraryPrivate/FmssMbLib/FmssMailboxCommands.c
ClientOneSiliconPkg/IpBlock/TwoLm/Nvdimm/Smm/DurabilityDsms.asl
ClientOneSiliconPkg/IpBlock/TwoLm/Nvdimm/Smm/NvdimmSmm.c

================================================================================ 
Commit: fb4ed19578aace7754ddabc8261653da4d8bedbb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:43:58 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/PcieEnterpriseRpLib: [EBG A0 CLX VV] BIOS is sending an ASSERT after enabling Hot Plug knob

Fixed PCIe port calculation based on PCIE_CFG_LINKCAP_PN for EBG

Hsd-es-id: 14011097974
Original commit date: Fri Mar 20 18:16:20 2020 +0100
Change-Id: I8691ccd91fbea56a0c389756894848d85664a0dc
Original commit hash: 994ad57f222ec300ce38de4ff61af7a608a16700

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PcieEnterpriseRpLib/PcieEnterpriseRpLib.c

================================================================================ 
Commit: 964cebe571a67a6dfc9d0896ebc55c06d158b103 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:43:55 2020 +0530 
-------------------------------------------------------------------------------- 
Remove ClientOneSiliconPkg's dependency on ClientSiliconPkg - Step 3

1.Remove GetClientSiliconVersion() in DxeFirmwareVersionInfoLib
  (Already have duplication code in ClientOneSiliconPkg\LibraryPrivate\PeiSiFviInitLib)
2.Replace ClientSilionPkg version by C1S version and correct the related name.

Hsd-es-id: 1507577375
Original commit date: Mon Mar 23 14:36:40 2020 +0800
Change-Id: I502a7b2967f329df07fc0b1cdfb998b67266273b
Original commit hash: 6f82dc899e8922d319adaceac66ed31d05e3922f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientSiliconPkg/ClientSiliconPkg.dec
JasperLakePlatSamplePkg/Include/Library/DxeFirmwareVersionInfoLib.h
JasperLakePlatSamplePkg/Library/DxeFirmwareVersionInfoLib/DxeFirmwareVersionInfoLib.c
JasperLakePlatSamplePkg/Library/DxeFirmwareVersionInfoLib/DxeFirmwareVersionInfoLib.inf
JasperLakePlatSamplePkg/Setup/Main.vfr
JasperLakePlatSamplePkg/Setup/Setup.c
JasperLakePlatSamplePkg/Setup/Setup.inf
JasperLakePlatSamplePkg/Setup/Setup.uni

================================================================================ 
Commit: fdf769af9d887a12b968a3049d0fe7afe03d36d0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:43:51 2020 +0530 
-------------------------------------------------------------------------------- 
16010919809: [ME] JSLP_IFWI_REV2:Chipset version showing unknown with first boot of IFWI on JSL Rev2

1. Fix wrong comparation in PeiHeciWriteChipsetInitMsg ()
2. Simpify GetHeci () function

Hsd-es-id: 16010919809
Original commit date: Mon Mar 23 10:17:16 2020 +0100
Change-Id: Ifc7addc267f9bdf3a5ada4efe9aae99b94a90a23
Original commit hash: b88746fc155022fcde66a62178c5f334da9fe0ae

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/HeciMsgPeiLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/MePolicyPeiLib.c

================================================================================ 
Commit: e666fcbde81bb09ebd0878d37860112e7c6997e3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:43:42 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Correction of programming for command and data parity disable

To enable command and data parity check, XPTDEF2 register
bit 11 and 12 should be cleared.

Hsd-es-id: 18010816799
Original commit date: Fri Mar 6 15:26:52 2020 +0100
Change-Id: Ie41f3cf57550ec7e8c729339496d54a80603354e
Original commit hash: bb716b9165ead79bd07409a9f32f57ac41086fd1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiEnterprisePcieRpInitLib/PeiEnterprisePcieRpInitLib.c

================================================================================ 
Commit: e9e82214a342db1c64a743f05a496638bc9b1d57 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:43:39 2020 +0530 
-------------------------------------------------------------------------------- 
[TGL][PEG] Make SecureRegisterLock to restricted and
Set L1PGAUTOPGEN, L1PGLTREN bits on RP if end point supports only L1

Unit test done:
Connected laguna card on PEG60 slot on TGL-U board and
verified registers L1PGAUTOPGEN and L1PGLTREN in PCIE configuration space,
L1PGAUTOPGEN Offset 0x434 bit 4 - "0x1"
L1PGLTREN    Offset 0x5C0 bit 0 - "0x1"

Hsd-es-id: 16010145593
Impacted Platforms: TGL,ADL,RKL,SWX
Original commit date: Tue Feb 4 14:35:27 2020 +0530
Change-Id: I8d24121ca49e6d63a221df243cabc31799ae85fb
Original commit hash: b910940ca8f60dea45eef9f6e16766c2a9e761f5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/CpuPcieRp/Gen4/CpuPcieConfig.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPciePolicyLib/PeiCpuPciePolicyLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c

================================================================================ 
Commit: f30ed3f96aa53f50efa2bd9d57823e6bea033da9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:43:37 2020 +0530 
-------------------------------------------------------------------------------- 
ClientCommonPkg: Remove Include/BootTime.h and Responsiveness/BootTime

Remove the support of BootTime, use PFDT now.
Remove the PcdBootTimeEnable and PcdBootTime.
Remove the setup setting of "BootTime Log".
Remove the following:
  ClientCommonPkg/Include/BootTime.h
  ClientCommonPkg/Responsiveness/BootTime/*
  PlatSamplePkg/Setup/BootTimeSetup.c
Also modify related files.

Impact Platforms: ADL, RKL, JSL, TGl

Hsd-es-id: 1507851685
Original commit date: Mon Mar 23 15:16:28 2020 +0800
Change-Id: I7afbf17724f17b84af96c68ae4de5a5e1d5e59cc
Original commit hash: 904a40fcb0b695a2d379a3a3650e855741785879

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/ClientCommonPkg.dec
ClientCommonPkg/Include/BootTime.h
ClientCommonPkg/Responsiveness/BootTime/BootTimeDxe.c
ClientCommonPkg/Responsiveness/BootTime/BootTimeDxe.inf
JasperLakeBoardPkg/BoardPkg.dsc
JasperLakeBoardPkg/BoardPkg.fdf
JasperLakeBoardPkg/BoardPkgConfig.dsc
JasperLakeBoardPkg/BoardPkgConfigDefault.dsc
JasperLakePlatSamplePkg/PlatformPkg.dec
JasperLakePlatSamplePkg/Setup/Boot.vfr
JasperLakePlatSamplePkg/Setup/BootTimeSetup.c
JasperLakePlatSamplePkg/Setup/InitStringList.h
JasperLakePlatSamplePkg/Setup/PlatformSetup.uni
JasperLakePlatSamplePkg/Setup/Setup.inf
JasperLakePlatSamplePkg/Setup/SetupId.h

================================================================================ 
Commit: f291fb93dcfdd9d9829dc3f9df92b04c52bd0900 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:43:28 2020 +0530 
-------------------------------------------------------------------------------- 
[C1S] No AMT options in MeSetup in case of disabled AMT

In case of disabling AMT in MEBx, all options in ME setup
related to AMT must be hidden. The change is applied for
TGL, RKL and ADL.

Hsd-es-id: 1307234559
Original commit date: Thu Mar 12 14:04:58 2020 +0100
Change-Id: I0524ce213526f542da4ebaf959240014b7d0beab
Original commit hash: 3d19ee5837dc03a96adc097904d7b911f09f1d87

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/DxeMeLib.h
ClientOneSiliconPkg/IpBlock/Me/Library/DxeMeLib/HeciMsgDxeLib.c

================================================================================ 
Commit: 1cfa713d8b7f604ca96f5813afbf3761056e6b1e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:43:23 2020 +0530 
-------------------------------------------------------------------------------- 
[TGL] Fix Incorrect LTR format for TBT DMA controller
   Assert requirement bit(bit15) of LTR register when LTR has value to program.

Hsd-es-id: 22010434183
Impact Platforms: TGL, JSL, RKL, ADL

Original commit date: Wed Mar 18 13:17:56 2020 +0800
Change-Id: I5de1ee37fa658006cbe9bc771fff9f8d3ff6f8f7
Original commit hash: 112451d598887621af24690e8cabb5868218d92e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Tbt/LibraryPrivate/PeiITbtInitLib/PeiITbtInitLib.c

================================================================================ 
Commit: f1ebf9b0737819d4c0f09634ba30b608d4cf7f0f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:43:13 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2127_00

Hsd-es-id: no sighting
Original commit date: Sun Mar 22 18:37:14 2020 -0700
Change-Id: Ie745d68e6e61ffb5d0a37fe58401e2962c653552
Original commit hash: 14678b9e8d4cfe3e55dfadafde396c697358da79

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 51bd07f9b1e71851dba6bbf7d1c0f7eaf6881427 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:42:54 2020 +0530 
-------------------------------------------------------------------------------- 
Codebase creation for Alderlake P and M program

Hosting Alderlake codebase on C1S

Hsd-es-id: 16010926168
Original commit date: Sat Mar 21 23:46:43 2020 +0530
Change-Id: I0b479c11955912eae544cd906e0ad51dbcccb598
Original commit hash: f3001a24236a4e83cc50fd4481d08101b756b26e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/Include/Register/PchRegsLpcAdl.h

================================================================================ 
Commit: 4b1b37f2c90461a014f80ffc30905ebcc1367460 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:42:51 2020 +0530 
-------------------------------------------------------------------------------- 
eaglestream: ignore temp files

Hsd-es-id: na
Original commit date: Sun Mar 22 09:43:14 2020 +0800
Change-Id: I562029e48beea98e0ca4223aa8ecbe14e93b8c41
Original commit hash: 2d33643c8c32ca06d8141cd3bc4211694511358a

-------------------------------------------------------------------------------- 
[Changed Files]
.gitignore

================================================================================ 
Commit: e62dd643a73e56533969c2a44ef7f52b6246ee20 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:42:48 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2126_00

Hsd-es-id: no sighting
Original commit date: Sat Mar 21 18:32:39 2020 -0700
Change-Id: I6998b4658dde4520d5a1ca0c9f49b2eae0c9b079
Original commit hash: fdd8e55b1fca8160466182e1d2c7fbadf0ee51da

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 96268d51d7d570c12bf2a600b31121f6d1bb129c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:42:31 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2125_00

Hsd-es-id: no sighting
Original commit date: Fri Mar 20 18:38:00 2020 -0700
Change-Id: Ib1e4b84f872f94538162fbee95e8915875848578
Original commit hash: e31d5eb190909d6a67da870582d1d4282173876f

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 4dbe6e8624bd9868ffce14d083bd10b56dc83fcc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:42:23 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Add _DSD to inform Windows that D3 should be supported on storage devices

Windows has defined a new _DSD object that informs OS
drivers if D3 should be supported on given storage controller.
We define this _DSD on integrated SATA controller in PCH
and all PCIe endpoints that are directly connected to
PCH or CPU root ports.

Hsd-es-id: 14011146255
Original commit date: Fri Mar 13 17:14:38 2020 -0700
Change-Id: Iad8c7390c46bb113ffcd38084ec9deaf4ae45a80
Original commit hash: 1ca6330b8e1371417b6c417be02f36c2e71b27cc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchPcie.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchSata.asl
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/CpuPcieRp.asl

================================================================================ 
Commit: d3b4f146992dc6c12252eeb83185a11100234003 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:42:09 2020 +0530 
-------------------------------------------------------------------------------- 
[JSL REV2] Revert Missing the Pcd declaration on any inf file can't be caught during build time

 - This change is causing regression for JSL

 - Cnvi Present is showing still Yes even when Cnvi Mode is set to Disable Integrated and restarting the system

Hsd-es-id: 16010890044
Original commit date: Wed Mar 18 19:38:27 2020 +0530
Change-Id: I16ea9c2e1dd53773d28c5d5cbee7ca4278f6862f
Original commit hash: fa5f81ee3abad122cf66f80e5fba4f3ce6f70e48

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibVer1/PeiCpuDmiInitLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/Library/PeiMemPolicyLib/PeiMemPolicyLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/Library/PeiMemPolicyLib/PeiMemPolicyLibFsp.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLibVer1.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibFspIcl.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibIcl.inf
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInitDxeIcl.inf
ClientOneSiliconPkg/Product/JasperLake/SiInit/Pei/SiInit.inf
ClientOneSiliconPkg/Product/JasperLake/SiInit/Pei/SiInitFsp.inf
ClientOneSiliconPkg/Product/JasperLake/SiInit/Pei/SiInitPreMem.inf
ClientOneSiliconPkg/Product/JasperLake/SiInit/Pei/SiInitPreMemFsp.inf
ClientOneSiliconPkg/Product/JasperLake/SiPkgBuildOption.dsc
JasperLakeBoardPkg/BiosInfo/BiosInfo.inf
JasperLakeBoardPkg/Library/SiliconInitLib/SiliconInitLib.inf
JasperLakePlatSamplePkg/Features/CapsuleUpdate/BiosInfoRecovery/BiosInfoRecovery.inf
JasperLakePlatSamplePkg/Features/UiApp/UiApp.inf
JasperLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiPolicyDebugLib.inf
JasperLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiPolicyDebugLibFsp.inf
JasperLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
JasperLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
JasperLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.inf
JasperLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.inf
JasperLakePlatSamplePkg/PlatformInitAdvanced/PolicyInitAdvancedDxe/PolicyInitAdvancedDxe.inf

================================================================================ 
Commit: d8fc6270e958d607a6fe5e95f35791d9e8d2f752 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:41:51 2020 +0530 
-------------------------------------------------------------------------------- 
Richtek VR bug - settled time violation in RKL-S VccSA VR.

Hsd-es-id: 16010876533
Original commit date: Tue Mar 17 00:58:12 2020 +0530
Change-Id: Idcecf0a58326431a0a32097c14d646ce70093750
Original commit hash: cede82344a73f0a06f8248497e99ec3f66cc2d3d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/JslCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
ClientOneSiliconPkg/Include/Library/VoltageRegulatorCommands.h
ClientOneSiliconPkg/IpBlock/VoltageRegulator/IncludePrivate/Library/PeiVrLib.h
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrLib/PeiVrLib.c

================================================================================ 
Commit: efca2cac0e001b6736ab547e85c2a8bb700cddb8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:41:38 2020 +0530 
-------------------------------------------------------------------------------- 
AlderLake: Fix bugs reported by CLNAGPDB

Clang compiler has more strict check rules about source code.
Therefore, some defects need to be fixed to enable CLANGPDB toolchain.
Here are bugs reported by clang.
1. Some return type and parameter type of function CheckPoint is
conflicting in the declaration and implementation.
2. Some variable are duplicated definition
3. Use _MSC_VER instead of _WIN32 to determine it is use MSVC or not.
4. Add GNU style assembly code.

Hsd-es-id: 1507630164
Original commit date: Mon Mar 16 21:03:20 2020 +0800
Change-Id: I991b764a030cd43603a50ead46068fa340e22705
Original commit hash: 5ed9fcc41aef31826770ee3e132c24d5609173a9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtItbm.c
ClientOneSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtItbmIoTrap.c
ClientOneSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtSmm.h
ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/DxeHybridGraphicsInitLib/DxeHybridGraphicsInitLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitVer4.c
ClientOneSiliconPkg/IpBlock/TwoLm/Nvdimm/NvdimmLabel/Dxe/NvdimmLabelDxe.c
ClientOneSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/compiler.h
ClientOneSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/src/sventx_compiler.c

================================================================================ 
Commit: eab9073e5f5f7196be8dee1e0624ed4e67524013 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:41:34 2020 +0530 
-------------------------------------------------------------------------------- 
Add ADL P CPU ID

Hsd-es-id: 2202661578
Original commit date: Fri Mar 13 13:58:36 2020 +0530
Change-Id: I64a4a3e9ddd37eea9dc2e7a8b11bcad57059fdd3
Original commit hash: 963d72235be633cc9742cc911d526a765708d274

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/CpuRegs.h

================================================================================ 
Commit: ef45e01266a715da5a38403a6d390e28a1c54fa7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:41:32 2020 +0530 
-------------------------------------------------------------------------------- 
[C1S][MEE] - MCHECK failed when enabling C6DRAM feature

Reserved bit definition changed for mailbox command - MAILBOX_BIOS_CMD_WRITE_C6DRAM_CONFIG.
For TGL it is bit 1, and other it is zero.

Hsd-es-id: 1307339230
Original commit date: Mon Mar 16 14:22:10 2020 +0530
Change-Id: I5de5bef8f5bc55311126a8b65a0cbc7d7b9aaef3
Original commit hash: 1c4870e4cd18a664f3c7098879aa1ea89a5edda3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/CpuInfoFruLib.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiDxeSmmCpuCommonLib/CpuCommonLib.c
ClientOneSiliconPkg/Fru/JslCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c

================================================================================ 
Commit: 49d6780b4154538facd315a26c53188d0b7f37f5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:41:28 2020 +0530 
-------------------------------------------------------------------------------- 
Program Multi-VC for Gen5 controller

-Gen5 controller supports 1 VC so we just need to program VC1CTL.ID to 0x1

Hsd-es-id: 16010759042

Original commit date: Thu Mar 19 10:38:04 2020 +0530
Change-Id: I6b6967ce84e2fb54dbd0c14ce2c2044fc0c3f169
Original commit hash: ad9bd24b2892d7a9c78e562ca6913c4b2d0c9422

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c

================================================================================ 
Commit: 252192b0aefafc0a26b8b0ac3c52737b2de907b7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:41:23 2020 +0530 
-------------------------------------------------------------------------------- 
ClientCommonPkg/Include/Protocol/FixedPciResource.h: Remove it

Do not support FIXED_PCI_RESOURCE_PROTOCOL now.
Remove the define of gFixedPciResourceProtocolGuid.

Impact Platforms: ADL, RKL, JSL, TGl

Hsd-es-id: 1507852499
Original commit date: Thu Mar 19 12:55:51 2020 +0800
Change-Id: Iaac16ecce9ea80bb9c359327df54b17ef345f7f1
Original commit hash: d5b4a01550727d1b3d293fe58f84b16054ea9968

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/ClientCommonPkg.dec
ClientCommonPkg/Include/Protocol/FixedPciResource.h
JasperLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c

================================================================================ 
Commit: c6db83e3f5aa3aa9e0d4eea4209dbd9e9932dffe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:41:17 2020 +0530 
-------------------------------------------------------------------------------- 
[TGL] Fix for CSME Measured Boot EV_NONHOST_INFO events are not getting generated

Fix for By enabling CSME Measured Boot from BIOS page EV_NONHOST_INFO
events are not getting generated in TBSLOG generator.

Hsd-es-id: 16010885972
Original commit date: Mon Mar 16 09:00:26 2020 +0530
Change-Id: Ib7ecc5efa7cb27c6f34a7d6bc1619370657d2afa
Original commit hash: b7b02031c1321aee91f5630b8259eef3998d2c09

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/BupMsgs.h

================================================================================ 
Commit: 3e8a8318d6486a6b62cfc14e24291d4307e1d778 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:41:07 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2124_00

Hsd-es-id: no sighting
Original commit date: Thu Mar 19 18:35:25 2020 -0700
Change-Id: I6a5813dd2502ae3b52414059b35583f5723b2f5a
Original commit hash: 3c78e7beff8cef0c8dbc1e6ac9a5ec7f5fa0b300

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: f6afb1092357838a502528cf3a0b62246f79bd12 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:40:30 2020 +0530 
-------------------------------------------------------------------------------- 
[C1S] MESMBIOS: Moved setting OemCapabilities2 outside RESTRICTED section

Hsd-es-id: 1307419112
Original commit date: Thu Mar 19 11:35:38 2020 +0100
Change-Id: Iff61d6d4473ff5eef67156800cf551e8e41a6c17
Original commit hash: e5ffbbc290aba9a65d8accc563dcaf1e3b468c84

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakePlatSamplePkg/Features/Me/MeSmbiosUpdateConfigDxe/MeSmbiosUpdateConfig.c

================================================================================ 
Commit: 26865d1b14829d0c8af1c53fa8e22e4f89fa1029 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:40:17 2020 +0530 
-------------------------------------------------------------------------------- 
Chasm Falls: use binary compare for capsules instead of address and offset.

Previously, payload address and offset is inside capsule image.
After dependency is added into capsule header, an extra buffer is
used to store payload, so address and offset to compare is not valid
anymore, change it to binary compare to get the correct capsule.

Hsd-es-id: 16010797688
Original commit date: Thu Mar 19 12:28:27 2020 +0530
Change-Id: I3a075df6ace8f672784cb0109a3cc22e5e103181
Original commit hash: 6b96eeb3374d3b4fcb8229c7962ba126df8d7845

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakePlatSamplePkg/Features/CapsuleUpdate/Library/SeamlessRecoverySupportLib/SeamlessRecoverySupportLib.c

================================================================================ 
Commit: 17341e8c4e2ea5498c2c223fe0172ab60ab4ded1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:40:01 2020 +0530 
-------------------------------------------------------------------------------- 
[JSL REV2] JSL A0 microcode update

 - Changing the JSL ucode from m1906C0_00000002 to m1906C0_00000003

Hsd-es-id: N/A
Original commit date: Thu Mar 19 00:36:13 2020 +0530
Change-Id: I6a15c96057925000e6f5bc4dc8439703d4807f63
Original commit hash: 31c5c8976b7b450951448d0b13d06d4be86388ba

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/Binaries/Microcode/m1906C0_00000003.pdb
JasperLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: c304a7ffd84d6588091697e3ade98ad78d3eebe8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:39:59 2020 +0530 
-------------------------------------------------------------------------------- 
JasperLakePlatSamplePkg: Remove Tcg2Config override dependencies for PTT

In preparation of the Tcg2Config override removal needed to get rid of any
dependencies to the additional TPM type definitions, which were originally added
to include PTT support. Since PTT is now handled in BIOS as a regular TPM2.0,
this additional TPM instance and type definitions can be deprecaded. For
handling PTT specific flows we can rely on different methods not requiring the
override.

Additionally, the setup menu code and interface has been cleaned up. The BIOS
menu no longer shows a TPM selection prompt. This was misleading, as BIOS
doesn't control which TPM is present and detected on the platform. Instead, the
TCG configuration menu will now display the detected TPM device, if any.

To control the PTT state when supported, the TCG configuration menu provides a
checkbox that allows the PTT state to be toggled between enabled and disabled.
When the EndOfPost event has been signaled by CSME, the PTT state is locked and
can no longer be disabled. The checkbox will reflect this by being grayed out.

Hsd-es-id: 14011072691
Original commit date: Fri Feb 14 14:37:43 2020 -0800
Change-Id: Idf0663a2258f34c183b57febe97d4f54d4b369bf
Original commit hash: a607d900752756d71c3b244020ef83f47b7f0448

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakePlatSamplePkg/Features/Tcg/TcgSetupDxe/TcgSetupDxe.c
JasperLakePlatSamplePkg/Include/Tcg2ConfigNvData.h
JasperLakePlatSamplePkg/Library/PeiBootGuardEventLogLib/PeiBootGuardEventLogLib.c
JasperLakePlatSamplePkg/Setup/InitStringList.h
JasperLakePlatSamplePkg/Setup/SecuritySetup.c
JasperLakePlatSamplePkg/Setup/SetupCallbackExList.h
JasperLakePlatSamplePkg/Setup/SetupId.h
JasperLakePlatSamplePkg/Setup/Tcg2Setup.c
JasperLakePlatSamplePkg/Setup/Tcg2Setup.uni
JasperLakePlatSamplePkg/Setup/TcgSetup.hfr
JasperLakePlatSamplePkg/Setup/TcgSetup.uni

================================================================================ 
Commit: 64979e25287fdd8a7953e8ea39107bba2c0e1377 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:39:49 2020 +0530 
-------------------------------------------------------------------------------- 
[TGL][DGR] Merge fix from CML for "Page Table appears to be Write enable"

Merge fix from CML for "Page Table appears to be Write enable as per
PPAM Test logs"

Hsd-es-id: 16010882286
Original commit date: Thu Mar 12 13:27:24 2020 +0530
Change-Id: I8a56880f96a272b3ce17bdcac5807ceaacbddbff
Original commit hash: 6d73cc1f83df70c140e8a422b7d18d51477176ca

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.c
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmSps.c

================================================================================ 
Commit: b42ba1ae1c354f913945a6c9d60c128e7d30a265 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:39:47 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: BT does not enumerate under USB

USB survivability bit programmed to 0x4008

Hsd-es-id: 14010857869
Original commit date: Wed Feb 26 08:06:00 2020 -0800
Change-Id: I367585eb347963b1172c8eb42b2787f221e9d912
Original commit hash: 7cc2800232acdd0ca47014d4f99c96368635e8ac

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/UsbRegs.h
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/XhciInit.c

================================================================================ 
Commit: bc6b11d7086e5505ab290c89241681827288f73b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:39:40 2020 +0530 
-------------------------------------------------------------------------------- 
[JSL] - TopBlock caching support for fault tolerant BIOS update requirements.

Fault tolerant BIOS update uses TopSwap feature to initiate recovery if IBB segments
in TopBlock region is corrupted.
The TopSwap region which is immediately below the TopBlock region is shadowed partition
of TopBlock region and no code is fetched in PreMem from this region during boot.
Making this region as cacheable in NEM mode with current CAR initialization algorithm
limits the availability of LLC for rest of the IBB code segments on SKUs with limited LLC.
As no code is fetched from this region during PreMem it is possible to free up some LLC
for the rest of the IBB segments by excluding this region from caching.

To use available LLC effectively to cache all the IBB segments, cacheable region can be divided into two segments.
 i) 1st region, which covers TopBlock region (4G-TopBlock size to 4 GB).
 ii) 2nd region, which covers rest of the IBB segments below the TopSwap region in memory map.

Below algorithm is reviewed and approved by the TRC to support multiple cacheable segments and same needs to be implemented.
A new PCD/UPD TopMemoryCacheSize used to pass the TopSwap region size to CAR Init algorithm.

For EDK:
if (PcdNemCodeCacheBase + LLC size > 4G) {
  Set cache to cover 4G LLC size (up to 16M) to 4G, ignore PcdTopMemoryCacheSize setting
} else if (PcdTopMemoryCacheSize > 0 ) {
  Set cache to cover 4G PcdTopMemoryCacheSize to 4G
  Set cache to cover PcdNemCodeCacheBase with size as LLC size - PcdTopMemoryCacheSize
} else
  Set cache to cover PcdNemCodeCacheBase with size as LLC size
}

For FSP:
CodeCacheSize = MIN (CodeRegionSize, LLC size)
if (CodeRegionBase == 0) {
  Set cache to cover 4G CodeCacheSize to 4G
} else if (CodeRegionBase + CodeCacheSize > 4G) {
  Set cache to cover CodeRegionBase to 4G;
} else if (TopMemoryCacheSize > 0) {
  Set cache to cover 4G TopMemoryCacheSize to 4G
  Set cache to cover CodeRegionBase with size as MIN (CodeRegionSize, remaining LLC size)
} else
  Set cache to cover CodeRegionBase with size as CodeCacheSize;
}

Hsd-es-id: 16010863241
Original commit date: Mon Mar 16 12:05:42 2020 +0800
Change-Id: Ic7d89ca368bb0fe096b4c266365145b7346e7df5
Original commit hash: 433024f5f0c60b4597643c87917ba2e5f30f6807

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Library/SecCpuLib/Ia32/SecCpuLib.nasm
ClientOneSiliconPkg/Cpu/Library/SecCpuLib/SecCpuLib.inf
ClientOneSiliconPkg/Cpu/Library/SecCpuLib/SecCpuLibFsp.inf
JasperLakeBoardPkg/BoardPkgPcd.dsc
JasperLakeFspPkg/Upd/FsptUpd.dsc
JasperLakePlatSamplePkg/FspWrapper/Library/SecFspWrapperPlatformSecLib/SecFspWrapperPlatformSecLib.inf
JasperLakePlatSamplePkg/FspWrapper/Library/SecFspWrapperPlatformSecLib/SecRamInitData.c

================================================================================ 
Commit: deca98100d41b93e355a31edf42facfd0006f751 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:39:36 2020 +0530 
-------------------------------------------------------------------------------- 
[TGL-H][GPIO] Discrepancies between GPIO tables in BIOS and ACPI code

GPIO tables on BIOS and ACPI sides are now coherent

Hsd-es-id: 16010862626
Original commit date: Wed Mar 18 11:18:18 2020 +0100
Change-Id: Ib2c000d9ad0289ae5b0a05cbc055389cd523fae5
Original commit hash: d9ee2ae4d61f99020b64920f4f692bae42203f31

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/GpioLibObjectsVer2.asl

================================================================================ 
Commit: d82a2167879d71a9d89cd5fd4b87a393124fcc94 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:39:26 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2123_01

Hsd-es-id: no sighting
Original commit date: Wed Mar 18 18:35:13 2020 -0700
Change-Id: Id3a8c8f5ea277accf7dea7239eb647d2b8fde07b
Original commit hash: e4f8365dc64faa8d2bf47adab4b6323a9b1c3213

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: fefc98cfc07c28ef2fbc8b54b11e3cb8c10ebac2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:39:06 2020 +0530 
-------------------------------------------------------------------------------- 
Change interrupt configuration for I2C touch-pad and touch-panel due to YB in windows device manager after Sx cycle(s)

Hsd-es-id: 16010908107
Original commit date: Wed Mar 18 16:12:52 2020 +0530
Change-Id: I3028faeca91af6eac4525bf062de96cf7e2be35d
Original commit hash: 9598140a8f7567f7b985447fa0ef72d0fc46793a

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/JasperLakeBoards/Library/BoardInitLib/Pei/GpioTableJslDdr4PostMem.h

================================================================================ 
Commit: 2576586cd79423eabd5bbccbcd6d31646f1af985 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:38:40 2020 +0530 
-------------------------------------------------------------------------------- 
[JSL-\X0/EHL-Z0][Fuse Part]PO : After Wake from S3,S4  & Hybrid Shutdown  I2C HID Device yellow bang observed in device manager

Hsd-es-id: 1607674679
Original commit date: Wed Mar 18 11:45:37 2020 +0530
Change-Id: I136a94d16989b6546ebaaef523b51342d6b21aec
Original commit hash: 41f92e32c5b6622473a983e748da877d6b8f3c03

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/JasperLakeBoards/Library/BoardInitLib/Pei/GpioTableJslDdr4PostMem.h
JasperLakeBoardPkg/JasperLakeBoards/Library/BoardInitLib/Pei/GpioTableJslLp4xPostMem.h
JasperLakePlatSamplePkg/Setup/PchSetup.hfr

================================================================================ 
Commit: 809f087b34916e130b1f25aa3f51988c7df07918 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:38:38 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2123_00

Hsd-es-id: no sighting
Original commit date: Wed Mar 18 02:23:05 2020 -0700
Change-Id: Id034b86436fe42269c21ed8c1076dd711847b5e0
Original commit hash: 9e5ad0d5f7b20bf27aedcb34fccfd8108e237824

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 42ad9b6ad9fc23c0e59ab21a6330b9e88f1845fd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:38:36 2020 +0530 
-------------------------------------------------------------------------------- 
Remove ClientOneSiliconPkg's dependency on ClientSiliconPkg - Step 3

1. Consume BaseConfigBlockLib, ConfigBlock.h and ConfigBlockLib.h from Edk2Platforms\Silicon\Intel\IntelSiliconPkg.
2. Remove BaseConfigBlockLib, ConfigBlock.h and ConfigBlockLib.h in ClientSiliconPkg.

Hsd-es-id: 1507577375
Original commit date: Tue Mar 17 16:35:11 2020 +0800
Change-Id: I3c875b0c6c3a21427c5d94a7379b4f12999cad03
Original commit hash: 6c70ed0f3efa447a8446a5ff4874a019abeeb50b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/JasperLake/JasperLakeSiliconPkg.dsc
ClientSiliconPkg/ClientSiliconPkg.dec
ClientSiliconPkg/ClientSiliconPkg.dsc
ClientSiliconPkg/Include/ConfigBlock.h
ClientSiliconPkg/Include/Library/ConfigBlockLib.h
ClientSiliconPkg/Library/BaseConfigBlockLib/BaseConfigBlockLib.c
ClientSiliconPkg/Library/BaseConfigBlockLib/BaseConfigBlockLib.inf
JasperLakeBoardPkg/BoardPkg.dsc
JasperLakeFspPkg/JasperLakeFspPkg.dsc

================================================================================ 
Commit: ec6ce57f6ab6bb80033486e120f509a446806002 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:38:25 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit NVS CI Update auto-generated NVS structure definitions

Hsd-es-id: no sighting
Original commit date: Tue Mar 17 22:52:05 2020 -0700
Change-Id: I437c6757c26ee77035dce90723d5e6eefc02d5a9
Original commit hash: 4cb15c3940354dbd34cd80578e1b5e772fc0d9b4

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl

================================================================================ 
Commit: d67272c709842eb37a80e438c500b399dddaaff7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:38:21 2020 +0530 
-------------------------------------------------------------------------------- 
Revert "PRMRR Size is set as 1MB, even when C6DRAM or SGX is disabled." due to regression with USB/PEG PCIe discovery

This reverts below commit
    PRMRR Size is set as 1MB, even when C6DRAM or SGX is disabled.
     - By default, 1MB of PRMRR Size is set in Config Block even if C6DRAM is disabled in Setup.
    Change-Id: I6c7d0dd425430a18772ad759187064795445cb62
    Hsd-es-id: 22010094727

Hsd-es-id: 22010094727
Original commit date: Wed Feb 19 16:10:57 2020 -0800
Change-Id: Id6e8984c8b94dfc3d7f481000bc2fac2d4494bd1
Original commit hash: f4f4d9d3d2d1c995e15efbb7e928061bc71754e4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLibPreMem.c

================================================================================ 
Commit: 8f09a22a218e23fa3d2c986aa02e9d5d3d8aa33f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:38:19 2020 +0530 
-------------------------------------------------------------------------------- 
Disabling Vtd as temporary WA for HSD 22010360536

Hsd-es-id: NA
Impact Platforms: TGL

Original commit date: Wed Mar 18 01:43:27 2020 +0530
Change-Id: Ib381640e49a5e142252df558b9eaa3ebdd6729f3
Original commit hash: e22acd338b4edba6c01331c7ec14838ae6d53d8a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/PeiVtdPolicyLib/PeiVtdPolicyLib.c

================================================================================ 
Commit: 3889951599fefef7e867c15cea609d49a4913d60 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:38:16 2020 +0530 
-------------------------------------------------------------------------------- 
FishhawkFallsRp: Create new GpioPrivate version to decouple CPU from PCH for FHF SPR/ADP. TCSS code for NB is included in the library which causes conflict on SPR-ADP integration because of CPU library collusion.

Hsd-es-id: 22010315810
Original commit date: Thu Mar 12 21:23:43 2020 -0700
Change-Id: Ib10b336d7f42689dbb9a0e2b7fdcefcbbe7a7716
Original commit hash: 8d3f3cb02fe845cb8ddcd82f6dde7c0c3dfb6379

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioPrivateLibVer5.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/PeiDxeSmmGpioPrivateLibVer5.inf

================================================================================ 
Commit: a3c220c42ff55b404cd041dfb45c8cca1231ebf1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:38:15 2020 +0530 
-------------------------------------------------------------------------------- 
BIOS Support for IA VR Irms/TDC Current Limit.

Hsd-es-id: 1507697859
Original commit date: Mon Mar 16 20:14:47 2020 +0530
Change-Id: I6d8f9bdd3abc2c41906a1025c7f6a1657e6f21a4
Original commit hash: 77d0524019819cc99c12c7002a50aaf673dba52e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/Library/CpuPolicyLib.h
ClientOneSiliconPkg/Include/ConfigBlock/VoltageRegulator/CpuPowerMgmtVrConfig.h
ClientOneSiliconPkg/Include/Library/VoltageRegulatorCommands.h
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrLib/PeiVrLib.c
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrPolicyLib/PeiVrPolicyLib.c
JasperLakeFspPkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
JasperLakeFspPkg/Upd/FspsUpd.dsc
JasperLakePlatSamplePkg/Include/SetupVariable.h
JasperLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c

================================================================================ 
Commit: ae9dc07908d83de7e282c67b2749b77daf05562b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:38:07 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2122_00

Hsd-es-id: no sighting
Original commit date: Tue Mar 17 18:33:23 2020 -0700
Change-Id: I8e41268c2a5aab9b3c7d51a674db20cff8792a57
Original commit hash: fc9447bc8e85acf0ee4852fc2482e13798c1ec89

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 700925872d5b88256bf55b2adc6c2de1aaa712fa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:37:41 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/TwoLm:      BZM changes
ClientOneSiliconPkg/IpBlock/MemoryInit: BZM changes

1. Report complete available memory as tested when BZM feature is enabled.
2. Setting BZM range registers to non-zero value to avoid ranges getting dirty on read/write to address 0.
3. Added correction for BZM enable write MSR when MSR lock bit is set.

Hsd-es-id: 14011134013
Hsd-es-id: 22010314654

Impacted Platforms: TGL, ADL

Original commit date: Fri Mar 13 11:47:46 2020 -0700
Change-Id: I388e1311d30b160082f9e9e3da39b520eed0f68e
Original commit hash: 974261ea6cda71a4c38a8ecd1620e80861dc09e8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/TwoLm/Include/Library/PeiDxeSmmTwoLmLib.h
ClientOneSiliconPkg/IpBlock/TwoLm/Library/PeiDxeSmmTwoLmLib/PeiDxeSmmTwoLmLib.c
ClientOneSiliconPkg/IpBlock/TwoLm/LibraryPrivate/TwoLmInitLib/BzmInit.c

================================================================================ 
Commit: 2af39df59f00fa2acda24be310e5e2f9a44751f3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:37:12 2020 +0530 
-------------------------------------------------------------------------------- 
External build scripts should not fail for non-existence of internal template file

For Intel Repo, Move SiPkg.dec.template and gen_dec.py to InternalOnly/Tools and modify related build script

Hsd-es-id: 14010192849
Original commit date: Wed Feb 12 14:28:32 2020 +0800
Change-Id: I2130aa39d4b0833f4a410176ee76aff7e6e28621
Original commit hash: 20f1fc76be351290cbae7eef4af0f1aad4e363e8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/ClientOneSiliconBuild.py
ClientOneSiliconPkg/SiPkg.dec.template
ClientOneSiliconPkg/gen_dec.py
JasperLakeBoardPkg/BuildIafw.sh
JasperLakeBoardPkg/prebuild.bat
JasperLakeFspPkg/BuildFv.cmd
JasperLakeFspPkg/BuildFv.sh

================================================================================ 
Commit: af829e19576116085302fad0ac7fb973fedb42e6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:37:10 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: PchInfoLib updates

Updated PchInfoLib for EBG based on latest available documentation.
Separated PCIe clock reference clock number for PCIe ClkReq number for
programs where ClkReq numbers is different than actual clocks count.

Hsd-es-id: 1809943006
Original commit date: Fri Feb 14 11:28:27 2020 +0100
Change-Id: I20710aeac7d01140c0e05f80dc5460297e47d438
Original commit hash: 75fb4be8ce1664e11c0069aee5b10fec249725bd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPchPcieClocksLib/PeiPchPcieClocksLib.c
ClientOneSiliconPkg/Pch/Include/Library/PchInfoLib.h
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLibAdl.c
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLibEbg.c
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLibIcl.c
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLibJsl.c
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLibTgl.c

================================================================================ 
Commit: 4da5f62aa037f341092432c7bf6c27e4ff7d0e77 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:37:06 2020 +0530 
-------------------------------------------------------------------------------- 
ServerRasPkg/IehRasLib: [Jacobsville] Rlink reported correctable error after enabling System Errors

  South Rlink/North Rlink takes the same error mask policy with PCIE devices

Hsd-es-id: 1707105949

Original commit date: Thu Nov 14 16:51:04 2019 +0800
Change-Id: I0d5f4eac5d11095a21d5b3cadd76f55916e669b1
Original commit hash: bb2f5bc35f14de90772851ebef1c2392e6319257

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/Library/DxeSmmPchRasLib/PchRasLib.c

================================================================================ 
Commit: 8021165ce60f9193a6f8d44540cc50a7b3646f4f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:36:56 2020 +0530 
-------------------------------------------------------------------------------- 
[C1S]: Part 4 Cleanup unused registers and duplicates from CpuRegs.h

This is Part 4 to Cleanup unused registers and duplicates from CpuRegs.h.
Converting MSR_LT_LOCK_MEMORY to structure format

Hsd-es-id: 16010765929

Original commit date: Fri Mar 13 15:46:05 2020 +0800
Change-Id: Iee74e1a5157f4ae8aa89478eab568431f85b37a0
Original commit hash: 5fc1c655ddd4cc3c7d23e8ae6a9a1afdc1f3a464

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/CpuRegs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c

================================================================================ 
Commit: 76ef9600cb8701fb36ffe296d251de0e9affe597 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:36:51 2020 +0530 
-------------------------------------------------------------------------------- 
Fix for Vtinfo test was failing with Vtinfo tool v1.1.31.efi

Hsd-es-id: 16010743232
Original commit date: Mon Mar 16 16:49:41 2020 +0530
Change-Id: I4ac0bc6bedd2bd9ce910230b5f100071c9b47df7
Original commit hash: e2a56494d98f9b58929401b3f05662760d61698b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/PeiVtdInitLib/PeiVtdInitLib.c

================================================================================ 
Commit: bfe6014fccf2dfbac9c0afcc2b646e40c965dc86 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:36:48 2020 +0530 
-------------------------------------------------------------------------------- 
BIOS to program the highest value advertised between PCIe root port and device for CMRT

Read the Port Common Mode Restore Time (bits 15:8) of the PCIe root port and device L1 PM Sub-States Capability Register.
Program the highest value advertised between PCIe root port and device to L1 PM Sub-States Control 1 Register bits 15:8 on the PCIe root port

Hsd-es-id: 16010885940
Impacted Platforms: TGL,ADL,RKL,SWX

Original commit date: Fri Mar 13 12:12:27 2020 +0530
Change-Id: Ief197033f6f8297f664002251d62dddc45bdda18
Original commit hash: 7ab848f1541221a76e1e1a72e14d026249b5e838

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PciExpressHelpersLibrary/PciExpressHelpersLibrary.c

================================================================================ 
Commit: 82a2474984d77850aa25d970f6e150bc5866ac9f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:36:47 2020 +0530 
-------------------------------------------------------------------------------- 
[RKL][XCOM] Remove Gen3/Gen4 folders in ClientOneSiliconPkg/IpBlock/CpuPcieRp

Move all PCIe Gen4 C header files to
IpBlock/CpuPcieRp/IncludePrivate/Library/. And Move all PCIe Gen4
libraries to IpBlock/CpuPcieRp/LibraryPrivate/.

Since legacy PCIe Gen3 library PeiSaDmiInitLibNull, PeiSaPcieInitLibNull
and PeiSaPciePolicyLibNull are still being used in SiInit and SaInit.
These three folders are moved to
IpBlock/CpuPcieRp/LibraryPrivate/LegacyGen3/ and their related C header files
are moved to IpBlock/CpuPcieRp/IncludePrivate/LegacyGen3/Library/.

Detailed files/directories changes are as follows. The directories are
relative to Intel/ClientOneSiliconPkg.

File:
  PeiSaPciePolicyLib.h
  SaDmiInitLib.h
  SaPcieInitLib.h
From:
  IpBlock/CpuPcieRp/IncludePrivate/Gen3/Library/
To:
  IpBlock/CpuPcieRp/IncludePrivate/LegacyGen3/Library/

Directory:
  PeiSaDmiInitLibNull
  PeiSaPcieInitLibNull
  PeiSaPciePolicyLibNull
From:
  IpBlock/CpuPcieRp/LibraryPrivate/Gen3/
To:
  IpBlock/CpuPcieRp/LibraryPrivate/LegacyGen3/

File:
  *
From:
  IpBlock/CpuPcieRp/IncludePrivate/Gen4/Library/
To:
  IpBlock/CpuPcieRp/IncludePrivate/Library/

Directory:
  *
From:
  IpBlock/CpuPcieRp/LibraryPrivate/Gen4/
To:
  IpBlock/CpuPcieRp/LibraryPrivate/

Hsd-es-id: 16010823360
Impacted Platforms: ADL,TGL,RKL,JSL,SBX
Original commit date: Thu Mar 5 10:39:58 2020 +0800
Change-Id: I9026ed43a3de49b345f1e81a17c456666ce88c70
Original commit hash: 5f9ff776391ec3950d60b8bf9913c5b4ff3e9ad8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/JslCpu/DxeLib.dsc
ClientOneSiliconPkg/Fru/JslCpu/PeiLib.dsc
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/LegacyGen3/Library/PeiSaPciePolicyLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/LegacyGen3/Library/SaDmiInitLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/LegacyGen3/Library/SaPcieInitLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Library/CpuPcieExpressHelpersLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Library/DxeCpuPcieRpLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Library/ItbtPcieRpInitLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Library/PeiCpuPciePolicyLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Library/PeiCpuPciePreMemRpInitLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Library/PeiCpuPcieRpInitLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Library/PeiCpuPcieSip16InitLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Library/PeiCpuPcieSip17InitLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Library/PeiCpuPcieVgaInitLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/DxeCpuPcieRpLib/DxeCpuPcieRpLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/DxeCpuPcieRpLib/DxeCpuPcieRpLib.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/DxeCpuPcieRpLibNull/DxeCpuPcieRpLibNull.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/DxeCpuPcieRpLibNull/DxeCpuPcieRpLibNull.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/LegacyGen3/PeiSaDmiInitLibNull/PeiSaDmiInitLibNull.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/LegacyGen3/PeiSaDmiInitLibNull/PeiSaDmiInitLibNull.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/LegacyGen3/PeiSaPcieInitLibNull/PeiSaPcieInitLibNull.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/LegacyGen3/PeiSaPcieInitLibNull/PeiSaPcieInitLibNull.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/LegacyGen3/PeiSaPciePolicyLibNull/PeiSaPciePolicyLibNull.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/LegacyGen3/PeiSaPciePolicyLibNull/PeiSaPciePolicyLibNull.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPciePolicyLib/PeiCpuPciePolicyLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPciePolicyLib/PeiCpuPciePolicyLib.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPciePolicyLibNull/PeiCpuPciePolicyLibNull.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPciePolicyLibNull/PeiCpuPciePolicyLibNull.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/CpuPcieRpInitLibInternal.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PcieRpDev.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPciePreMemRpInitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPciePreMemRpInitLib.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLibNull/PeiCpuPciePreMemRpInitLibNull.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLibNull/PeiCpuPciePreMemRpInitLibNull.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLibNull/PeiCpuPcieRpInitLibNull.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLibNull/PeiCpuPcieRpInitLibNull.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieSip16InitLib/PeiCpuPcieSip16InitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieSip16InitLib/PeiCpuPcieSip16InitLib.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieSip17InitLib/PeiCpuPcieSip17InitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieSip17InitLib/PeiCpuPcieSip17InitLib.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieSip17InitLibNull/PeiCpuPcieSip17InitLibNull.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieSip17InitLibNull/PeiCpuPcieSip17InitLibNull.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieVgaInitLib/PeiCpuPcieVgaInit.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieVgaInitLib/PeiCpuPcieVgaInitLib.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieVgaInitLibNull/PeiCpuPcieVgaInitLibNull.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieVgaInitLibNull/PeiCpuPcieVgaInitNull.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiItbtPcieRpInitLib/ItbtPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiItbtPcieRpInitLib/ItbtPcieRpInitLib.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiItbtPcieRpInitLibNull/ItbtPcieRpInitLibNull.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiItbtPcieRpInitLibNull/ItbtPcieRpInitLibNull.inf
ClientOneSiliconPkg/Product/JasperLake/SiPkgDxeLib.dsc
ClientOneSiliconPkg/Product/JasperLake/SiPkgPeiLib.dsc
ClientOneSiliconPkg/SiPkg.dec.template
JasperLakeFspPkg/JasperLakeFspPkg.dsc

================================================================================ 
Commit: 13169b256182e0d76374cba9a1adc032ed66fd00 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:36:39 2020 +0530 
-------------------------------------------------------------------------------- 
[JSL] - Initializing UnIntitialized variable.

Initializing array and structure elements before using them, to avoid undesired
behaviour.

Hsd-es-id: 16010838162
Original commit date: Thu Mar 5 09:46:38 2020 +0530
Change-Id: If27f4853be1e773f9fa2e1d140f322b9349053ac
Original commit hash: c62b1db7f738963e0d01ee3173b7a1052aef2d2e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Scs/EmmcSoftwareTuning/EmmcCardCommunication.c
ClientOneSiliconPkg/IpBlock/Scs/EmmcSoftwareTuning/EmmcSoftwareTuning.inf

================================================================================ 
Commit: 9e1196ef583185015f1e57cea8091d5973d70d12 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:36:27 2020 +0530 
-------------------------------------------------------------------------------- 
Revert TigerLakeBoardPkg/Acpi: Split PCI Host Bus from System Agent

TigerLakeOpenBoardPkg/Acpi: Update references to System Agent registers

ClientOneSiliconPkg/IpBlock: Update references to System Agent registers

TigerLakePlatSamplePkg/Tools: Update Intel ASL compiler to 20200110

DPTF(Power&Generic)Power Participants are detecting in OS Device Manager after enabling in BIOS - after reverting this change

Hsd-es-id: 16010894911
Original commit date: Mon Mar 16 14:53:05 2020 +0530
Change-Id: Idd114f34d783d1ca74c0f441c9c56bb29965d99f
Original commit hash: c7bd9ccb60f25b95599e1f6a42807aa484182abb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Graphics/AcpiTables/IgfxOpRn.asl
ClientOneSiliconPkg/IpBlock/Graphics/AcpiTables/IgfxSsdt.asl
ClientOneSiliconPkg/IpBlock/HostBridge/AcpiTables/HostBus.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/Gpio.asl

================================================================================ 
Commit: cdb90ee2332bd5c9ff3b20fa57106d9660861cef 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:36:25 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2121_00

Hsd-es-id: no sighting
Original commit date: Mon Mar 16 18:36:46 2020 -0700
Change-Id: If2f0b40c4acd5c1a04a01ab487eebb64781cd412
Original commit hash: 093d83aa07c3bda9d7863e89e0a68f548ad7732f

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: db115160789de14481e6a1295a3cd2c27d39bba7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:36:09 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg\IpBlock\Thc\ThcDriver: TxDma - missing clearing of THC_WRDMA_CMPL_STATUS after DMA has completed.

Added cleanup after DMA initalization
Added Write to Dma Complete Status after each Write DMA

Hsd-es-id: 14011078231
Original commit date: Mon Mar 9 17:31:02 2020 -0700
Change-Id: I79aa044dcec32dd8387fe5225b587943cd8d0a63
Original commit hash: 0a9c2d3ae1066572b671c0cf5528446277bdc8e3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Thc/IncludePrivate/Register/ThcRegs.h
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcLibPrivate.c
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcPrivate.h

================================================================================ 
Commit: 79b68b16ed7035b52d030df0e9dcc5dec896e5da 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:36:05 2020 +0530 
-------------------------------------------------------------------------------- 
[ADL-P]Fix register offsets for PTMCAP and LPHYCP4
Hsd-es-id: 16010875522
Impacted Platforms: ADL

Original commit date: Wed Mar 11 11:47:53 2020 +0530
Change-Id: I1ed6763b17623e85cd33f7bb65966a622c4400b5
Original commit hash: ecfa3a8c2f167e20cf6f8a5bd03180deed51fa7b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieSip16InitLib/PeiCpuPcieSip16InitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieSip17InitLib/PeiCpuPcieSip17InitLib.c

================================================================================ 
Commit: e372b2229c661615a2f3537e4dd12c0f92278922 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:36:00 2020 +0530 
-------------------------------------------------------------------------------- 
LPSS I2C3 Data Pin is required to be programmed as Native2 for Camera Driver to Access MIPI Camera Through I2C3.

Hsd-es-id: 14010815736
Original commit date: Mon Jan 27 09:06:09 2020 +0530
Change-Id: Iebe04d8c84cbd23d1741638a92cb19252497c3fa
Original commit hash: dd95086ab01cfd8213725a7b62f69d00b59cf6bb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer2.c

================================================================================ 
Commit: 4b1387ab75a8d6f644993598ab527f540da17a07 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:35:54 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Mon Mar 16 10:01:17 2020 -0700
Change-Id: I86fc6515c5704930c0231c2e0df78f81d4a68337
Original commit hash: 54250b3181ba8fad1dfb1bb6aee3321d200ddd4f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: 348e6a35aede3eada147d43f9bbd0870d08261b1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:35:46 2020 +0530 
-------------------------------------------------------------------------------- 
[TGL] Program CPU PCIe controller registers with values from latest BWG
Hsd-es-id: 16010853810
Impacted Platforms: ADL, TGL, RKL

Original commit date: Fri Mar 6 13:30:18 2020 +0530
Change-Id: I3e26650a7cad5b100126f7dbbdc8e368a0b9bd28
Original commit hash: 9ebff57409650ef1a51274adca31d3c06c2baa1f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c

================================================================================ 
Commit: 8600f67ee9e4375851dbb997aa6d85bf38e0b039 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:35:32 2020 +0530 
-------------------------------------------------------------------------------- 
Implement setup options for HW EQ - need to implement all the options that were implemented for Gen4
TGL: Request for BIOS setup options

Below are the changes has been done:
-> Add new setup options:
    1) Gen3HwEqOverride
    2) Gen4HwEqOverride
    3) Gen5HwEqOverride
-> Fix TxOverride for Laguna
-> Clean up code for ADL, as ADL has 3 root ports

Hsd-es-id: 16010708657, 1409506382

Impacted Platforms: TGL,ADL,RKL,SWX

Original commit date: Fri Dec 20 20:40:19 2019 +0530
Change-Id: Iab9b2db5bd64d93f44b86178ef4d8ff6a168d0ea
Original commit hash: 18dcf6e544ea6225279fd41dbc0e185af50f8665

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/CpuPcieRp/Gen4/CpuPcieConfig.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieSip17InitLib/PeiCpuPcieSip17InitLib.c

================================================================================ 
Commit: 481b820e28010b420ed9dc0d41058f14769025e3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:35:30 2020 +0530 
-------------------------------------------------------------------------------- 
Need to add internal flag for SwSandboxRestricted in SiPkg.dec.template.

Add internal flag for SwSandboxRestricted.

Hsd-es-id: 1507856948
Original commit date: Fri Mar 13 18:01:28 2020 +0800
Change-Id: Icdead19ea89b0ce5ab1c1081d2cb24bd4e50334a
Original commit hash: 5164d42115d273f397900eae30cb095b2d90bcb2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: f98c2b79750dab69a7c8806e5ab57e5abf005ffa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:35:26 2020 +0530 
-------------------------------------------------------------------------------- 
[C1S]: Part 2 Cleanup unused registers and duplicates from CpuRegs.h

This is Part 2 to Cleanup unused registers and duplicates from CpuRegs.h
Mainly for converting BIOS MSR definitions from macros to structure format and remove the macro definition.

Hsd-es-id: 16010765929
Original commit date: Tue Feb 25 20:59:30 2020 +0800
Change-Id: I5f650bcd16d9ba52ddc235ff9f53b7296a4c894e
Original commit hash: 6fdff095a275d9c5e2863252e7e9001bf2d59a3d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuInitDxe.c
ClientOneSiliconPkg/Cpu/Include/CpuRegs.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiDxeSmmCpuCommonLib/CpuCommonLib.c
ClientOneSiliconPkg/Fru/JslCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/IpBlock/BiosGuard/LibraryPrivate/PeiBiosGuardLib/BiosGuardInit.c
ClientOneSiliconPkg/IpBlock/TwoLm/LibraryPrivate/TwoLmInitLib/TwoLmInitLib.c
JasperLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecureCpuConfiguration.c

================================================================================ 
Commit: 7f3d7415d46c8c633f5f53705fd293bc4b5bd1a6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:35:21 2020 +0530 
-------------------------------------------------------------------------------- 
[C1S]: Part 3 Cleanup unused registers and duplicates from CpuRegs.h

This is Part 3 to Cleanup unused registers and duplicates from CpuRegs.h.
Converting MSR_IA32_X2APIC_LVT_THERMAL to structure format

Hsd-es-id: 16010765929
Original commit date: Wed Feb 26 17:27:35 2020 +0800
Change-Id: I08249ffae3a2bf1b9fd220a71571d409e8e7300a
Original commit hash: 0fd8ea317ff5186042a11cfee314c2f85d40a0e3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/CpuRegs.h
ClientOneSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtDts.c
ClientOneSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtDts.h
ClientOneSiliconPkg/Cpu/TxtInit/Dxe/TxtDxeLib.c
ClientOneSiliconPkg/Cpu/TxtInit/Dxe/TxtDxeLib.h

================================================================================ 
Commit: 26c10225af84cb5400dd1c15c32afa82d7685362 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:35:15 2020 +0530 
-------------------------------------------------------------------------------- 
Add a setup option - Aggressive clock gating

Hsd-es-id: 16010841566

Impacted Platforms: ADL

Original commit date: Thu Mar 5 16:22:21 2020 +0530
Change-Id: Ic8aaa0728a43936cd4c6e1ed590e01ba8f0fbf5b
Original commit hash: 33d3f65a04e06bdbd688d0893bfa4abd591cfb54

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c

================================================================================ 
Commit: 9fdec97071b52dd5fb39fd5c58cf14b0e6c11634 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:35:12 2020 +0530 
-------------------------------------------------------------------------------- 
Update default values for SA PCIe setup options in ClientOneSiliconPkg.

Added/Changed default values in C1SPkg for SA PCIe setup options below.
Removed SA setup option "Allow L0s with Gen3".

--------------------------------------------------------------------+
SA PCIe Setup Option          | OldValueInC1spkg | NewValueInC1spkg |
--------------------------------------------------------------------+
"Set SRL"                     | Undefined        | 1                |
"Multi-VC"                    | Undefined        | 0                |
" URR"                        | Undefined        | 0                |
" FER"                        | Undefined        | 0                |
" NFER"                       | Undefined        | 0                |
" CER"                        | Undefined        | 0                |
" SEFE"                       | Undefined        | 0                |
" SENFE"                      | Undefined        | 0                |
" SECE"                       | Undefined        | 0                |
" Hot Plug"                   | Undefined        | 0                |
" Advanced Error Reporting"   | Undefined        | 1                |
" Transmitter Half Swing"     | Undefined        | 0                |
"Detect Timeout"              | Undefined        | 0                |
" Force LTR Override"         | Undefined        | 0                |
"LTR Lock"                    | Undefined        | 0                |
"PCIe function swap"          | 0                | 1                |
"Allow L0s with Gen3"         | 0                | Removed          |
"ASPM"                        | 4                | 2                |
"PME SCI"                     | 1                | 0                |
"UPTP(PCIe Gen4 HWEQ Config)" | 7                | 8                |
"DPTP(PCIe Gen4 HWEQ Config)" | 7                | 9                |
--------------------------------------------------------------------+

Hsd-es-id: 1507761444
Impacted Platforms: TGL,RKL,ADL,JSL,SBX
Original commit date: Wed Feb 19 11:53:46 2020 +0800
Change-Id: I6ad2ea2f7a90c50e158a30fbb472c895a31d6e4d
Original commit hash: ad2fa2f8a064da4a086bc09c1ed581a7b93818ab

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/CpuPcieRp/Gen4/CpuPcieConfig.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPciePolicyLib/PeiCpuPciePolicyLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c
JasperLakeFspPkg/Upd/FspsUpd.dsc
JasperLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: a7fe0ec5752855d032d2fd29d1d3f5b33070e55a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:35:04 2020 +0530 
-------------------------------------------------------------------------------- 
DMI BIOS register settings mismatch BWG

Hsd-es-id: 22010179675
Impact Platforms: ADL,RKL,SBX,TGL
Original commit date: Mon Feb 17 13:50:06 2020 +0530
Change-Id: I1f76c29773f3b7ffdcad99d04fdc300936ed09f3
Original commit hash: d4a79517533a3405f0fad5afacf1eb63486446e9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibVer2/PeiCpuDmi16.c

================================================================================ 
Commit: f4f8bedb44b0791daab6477ce6d137effede73dd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:35:03 2020 +0530 
-------------------------------------------------------------------------------- 
Program Power down mapping for SIP17  controller

Hsd-es-id: 16010789122

Impacted Platforms: ADL

Original commit date: Tue Feb 25 23:19:23 2020 +0530
Change-Id: Ifdca5f423435c7dbf98ba193d4d3e11060b07bec
Original commit hash: 9b5d8bcadb1ab655adeb8a1fcbb40bab397a923e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Gen4/Library/PeiCpuPcieSip17InitLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieSip17InitLib/PeiCpuPcieSip17InitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieSip17InitLibNull/PeiCpuPcieSip17InitLibNull.c

================================================================================ 
Commit: f8b2d799b2dcd32e54762615f057967239a032c2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:34:57 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2117_00

Hsd-es-id: no sighting
Original commit date: Sun Mar 15 18:35:55 2020 -0700
Change-Id: I2aadc85c77e3556b196de045ffa83bf60984390c
Original commit hash: 6ac5049665b0acc61c281e4759c4f3c9d7b5b64f

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 9a598c09717fd48ec119ef03f546e80baa070177 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:34:50 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit WeeklyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Sun Mar 15 09:55:10 2020 -0700
Change-Id: Iaaaea6ece43e2c7f3f01471d94903c28161ff022
Original commit hash: 67531f387ed3565f1b996d93f26edf9dd11c3f65

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: 86613096b61398b03c00e421a7d7b8c7d6b71c4b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:34:43 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2116_00

Hsd-es-id: no sighting
Original commit date: Sat Mar 14 18:32:32 2020 -0700
Change-Id: Id126c4260eff013dd48b5a521469a28731737e0e
Original commit hash: abca9fa9d4c325d28581bbdacbcafb4a28f50e35

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 669d7cfb81aa4330a7d0aeba32f8ca56c27216a8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:34:39 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Sat Mar 14 09:58:09 2020 -0700
Change-Id: I8a778f612f172e016da0b8119ade925f5166b5e5
Original commit hash: c600964026ecab7a81a64d5a26bbe7008ebf9e76

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: 097111dfc978aa45d5d7fc7188e1bc1df1d2ac0d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:34:31 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2115_00

Hsd-es-id: no sighting
Original commit date: Fri Mar 13 18:32:34 2020 -0700
Change-Id: Id4bc35c9232dfcf3c1ac7cc25732bdf23e62f02f
Original commit hash: f4fdcafe45dbfcfa8d8fd09f9dbeb17062eb2b1f

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: d6cfdb8fdf9f93c92955d0e037502edea2392831 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:34:26 2020 +0530 
-------------------------------------------------------------------------------- 
[TGL UP3][CONS][A6] System is not achieving SLP_S0 with TG device under VMD in the system

Even though both devices in TG share same power and clkreq, TG is pulling the circuit to drive clkreq asserted on both ports.
As per current implementation in BIOS RPn of TG CLKREQ# is only masked in FIA during RTD3 entry flow due to which Gen2 PLL is still active.
So added a WA to Mask/Unmask the clkreq on BOTH ports (RPn and RPn+2) for TG during D3Cold cycles to shutdown Gen2 PLL.

Hsd-es-id: 14010953615
Original commit date: Fri Feb 21 11:12:15 2020 -0800
Change-Id: Ifc1f8cf1134a062a8c887fb13ef1f09a736674b0
Original commit hash: 9d28ed845ad4b7d0e22fd055a21d1718c984d303

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Vmd/AcpiTables/VmdRaid.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/Pmc.asl

================================================================================ 
Commit: bff4be8f2ed83885a1aec22e2b845924d8b7e136 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:34:20 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconLib/IpBlock/PeiItssLib: Add ITSS configuration for ADL

- added Version 4 ITSS files cooresponding to new device and function mapping (reusing PchDevIntInfoVer2Lp.c for ADL)
- removed FPAK and BT CNVI references in PchDevIntInfoVer2LP
- updated IRQ assignments in _PRT

Hsd-es-id: 14010407794
Original commit date: Tue Nov 12 17:07:56 2019 -0800
Change-Id: I86f0b7725dcfd5b6764d9716c6b4814ad5b552cd
Original commit hash: 4223111d8c45ac16edc94dc11a77c9fcf51a30b0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/ItssLibVer4.c
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/PchDevIntInfoVer2Lp.c
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/PchDevIntInfoVer4S.c
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/PeiItssLibVer4.inf
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssPolicyLib/PeiItssPolicyLibVer4.c
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssPolicyLib/PeiItssPolicyLibVer4.inf

================================================================================ 
Commit: e6473eb9f48ba69813a419abc1a7e8c52c032160 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:34:18 2020 +0530 
-------------------------------------------------------------------------------- 
[TGL_UP3_A6/A7][20H1][Corp_ROC][Storage][Reg]SUT not entering to S4/Hybrid Shutdown with VMD & RTD3 enabled on Neptune Harbor

Fix to remove _PXP, _ON and _OFF methods of regular flow if they are mapped under VMD to avoid regular flow _OFF method of these RPs getting invoked by OS during entry to S4.

Hsd-es-id: 14011013267
Original commit date: Fri Mar 13 13:31:26 2020 -0700
Change-Id: I39c08744d3b7ce6594fe93395f73455426896d1b
Original commit hash: 0c487969c6a414065ae6afff5b893f4ef5e0c801

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/Pch.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchPcie.asl
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/CpuPcieRp.asl

================================================================================ 
Commit: 5977e70732fc8854268c4e89acba9a5e79d86f99 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:34:06 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/Vmd: Adding Support for UEFI Variable to Allow OS to instruct BIOS which devices to put under VMD

Hsd-es-id: 22010232677

Impact Platforms: TGL, ADL

Original commit date: Sun Jan 19 11:45:43 2020 -0800
Change-Id: I8736e6213d0efe39ae6b3e3fecea0d5391b5fef8
Original commit hash: da5ec5357142f9d66cfa682bd98f2a1a91903b60

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Vmd/VmdPeiConfig.h
ClientOneSiliconPkg/Include/VmdInfoHob.h
ClientOneSiliconPkg/IpBlock/Vmd/Include/Library/VmdInfoLib.h
ClientOneSiliconPkg/IpBlock/Vmd/Library/VmdInfoLib/VmdInfoLib.inf
ClientOneSiliconPkg/IpBlock/Vmd/LibraryPrivate/PeiVmdInitLib/PeiVmdInit.c
ClientOneSiliconPkg/IpBlock/Vmd/LibraryPrivate/PeiVmdPolicyLib/PeiVmdPolicyLib.c
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: 7534a63d3ae9c28968c4455cc91e4f7c3b53c6eb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:34:03 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Fri Mar 13 10:01:02 2020 -0700
Change-Id: Ic5dc90607a8ae908706d7f3ee6101a1d156c39d9
Original commit hash: e5a77a4f5e12e4758742ceabc7ff47f59f93cedb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: d3e72510ecaa1bb3d08efcedb91c97dc2a838cdd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:33:55 2020 +0530 
-------------------------------------------------------------------------------- 
[EBG][C1S] Generate EBG PchNvsAreaDef.h and PchNvs.asl from the PchNvs.aht template

Prototype of NvsGen.py added.
Egs build now includes automatic generation of .h and .asl from PchNvs.aht

Hsd-es-id: 1808914976
Original commit date: Mon Mar 9 19:59:43 2020 +0100
Change-Id: Iedfe351be655009519db1fa526d29c6e76953994
Original commit hash: 4dc2a98dbbdf566096d015156aba9170fe046f2f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Tools/GenNvs/GenNvs.py

================================================================================ 
Commit: d0fa83d24ce77b9eb955ce257a07d5b3efaf6dae 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:33:49 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/RTC: Require a version of TopSwapLib that can be used before EndOfPei lockdown of TopSwap Bit

Current SmmTopSwapLib library instance consumes PeiDxeSmmPchPcrLib. So directly modify MODULE_TYPE to BASE.
Please notice that it is caller's responsibility to ensure the accessibility of Backed Up Control register and TS bit since it might be hidden or locked in certain phases. (e.g. POST_SAI)

Hsd-es-id: 1507822147
Original commit date: Thu Feb 27 18:59:47 2020 +0800
Change-Id: Ia16a1231a24df5917ddfd74bee83feabb8f2c32c
Original commit hash: eab8623cffafa99630161b89903b61d1d0e4548b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/JslPch/CommonLib.dsc
ClientOneSiliconPkg/Fru/JslPch/DxeLib.dsc
ClientOneSiliconPkg/IpBlock/Rtc/Library/PeiDxeSmmTopSwapLib/PeiDxeSmmTopSwapLib.c
ClientOneSiliconPkg/IpBlock/Rtc/Library/PeiDxeSmmTopSwapLib/PeiDxeSmmTopSwapLib.inf

================================================================================ 
Commit: fadfb77376a0a669b53db80bf878f736c4073061 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:33:48 2020 +0530 
-------------------------------------------------------------------------------- 
18010891395: [ME][PCH][CDF][RAS] PSF 0 is reporting UR very early in the boot process

Add notification after PCH PostMem initialization
as required to trigger DramInitDone notification to ME

Hsd-es-id: 18010891395
Original commit date: Tue Mar 10 13:26:21 2020 +0100
Change-Id: I589d02697754a6eea3e5e26b0487d6398884ec1d
Original commit hash: a24e6a086667eedc577053a276edb5acc3fff5e5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: 1b8c553ac3eb4afc51644628de98c103e11dfaf5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:33:41 2020 +0530 
-------------------------------------------------------------------------------- 
Adding description of DSC files in BoardPkg

Hsd-es-id: 14010922223
Original commit date: Wed Feb 26 13:49:19 2020 +0200
Change-Id: I76fc24a7e0ebedf6704db7c0357f6ddff5131410
Original commit hash: de663747264f81bc4fc209296e7c74b31d5c054f

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BoardPkg.dsc
JasperLakeBoardPkg/BoardPkgBoards.dsc
JasperLakeBoardPkg/BoardPkgBuildOption.dsc
JasperLakeBoardPkg/BoardPkgConfig.dsc
JasperLakeBoardPkg/BoardPkgConfigDefault.dsc
JasperLakeBoardPkg/BoardPkgPcd.dsc

================================================================================ 
Commit: f03c9d8b0bcb52840906d178c6ebf8d22794781a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:33:39 2020 +0530 
-------------------------------------------------------------------------------- 
PeiUsbHostControllerInitLib: xHCI programming update

Updated xHCI programming to update HCIVERSION to 0x0110 for xHCI IP V18

Hsd-es-id: 18010475120
Original commit date: Tue Feb 25 15:25:23 2020 +0100
Change-Id: Ic214280c65cde740ccaea36a3e61203a33a523b1
Original commit hash: c2f36a7504ef6adf6c84390414875cb79cfa1bf5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/UsbRegs.h
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/XhciInit.c

================================================================================ 
Commit: ff7612e41da42a8447a321faab389d48727ec16d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:33:35 2020 +0530 
-------------------------------------------------------------------------------- 
[CML][TGP-H][cAVS][Decoupled] SNDW Clk incorrect divider settings causing slowness in playback

Hsd-es-id: 14011084252
Original commit date: Mon Mar 9 15:00:36 2020 -0700
Change-Id: Ia7fb98a336ea447565c1ad1f4e5a941091075a79
Original commit hash: 6baca69fbf6f3cb61ec66be6193da6ff41cc2c46

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchHdaAcpi.c

================================================================================ 
Commit: d1c804b57bc229aa374194a88d00aaf9cb4b41a0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:33:30 2020 +0530 
-------------------------------------------------------------------------------- 
ClientCommonPkg/Universal/IsvtCheckpointDxe: Remove it

We do not support ISVT check point now.

Hsd-es-id: 1507798662
Original commit date: Thu Feb 20 14:38:40 2020 +0800
Change-Id: I7eb18c4117b152750871485444660da4b8803839
Original commit hash: 7fd8b03cae53e987e07d88cb3b683de1d15b5121

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/Universal/IsvtCheckpointDxe/IsvtCheckpointDxe.c
ClientCommonPkg/Universal/IsvtCheckpointDxe/IsvtCheckpointDxe.inf
ClientCommonPkg/Universal/IsvtCheckpointDxe/X64/IsvtCheckpoint.nasm
JasperLakeBoardPkg/BoardPkg.dsc
JasperLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 8c886027a705f90d6a024e9e6981bbd972155195 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:33:26 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Create PeiCpuInitFruLib

Interface will be added later based on need.

Hsd-es-id: 16010825511
Original commit date: Thu Mar 5 19:12:47 2020 +0800
Change-Id: I1212cc9d795f2690c9398fccca4cc87a7e40ee17
Original commit hash: 457b5d405387fc4c552db357df387ba9f9d6d2d5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/PeiCpuInitFruLib.h
ClientOneSiliconPkg/Fru/JslCpu/LibraryPrivate/PeiCpuInitFruLib/PeiCpuInitFruLib.c
ClientOneSiliconPkg/Fru/JslCpu/LibraryPrivate/PeiCpuInitFruLib/PeiCpuInitFruLib.inf
ClientOneSiliconPkg/Fru/JslCpu/PeiLib.dsc
JasperLakeFspPkg/JasperLakeFspPkg.dsc

================================================================================ 
Commit: f0aa73187e0f64f5142bf39948507f622aff18aa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:33:20 2020 +0530 
-------------------------------------------------------------------------------- 
Peg10 PCIe speed changed unexpectedly if Peg60 speed changed in BIOS knob

-Speed limit register needs to program per rootport and one at a time

Hsd-es-id: 22010383414
Impacted Platforms: TGL,ADL,RKL
Original commit date: Tue Mar 10 09:49:48 2020 +0530
Change-Id: Idcc714b897cc9991d493e20216182f4dca105d4e
Original commit hash: 3c8b748883c15f207981512d36616ce0239b5294

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPciePreMemRpInitLib.c

================================================================================ 
Commit: b10d250d9824e55b661a6a99cfb7c443bcb663dd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:33:11 2020 +0530 
-------------------------------------------------------------------------------- 
ClientCommonPkg/Include/Ppi/ReadWriteVariable.h: Remove it

Do not support PEI_READ_WRITE_VARIABLE_PPI now.
Remove the following:
  ClientCommonPkg/Include/Ppi/ReadWriteVariable.h
  AlderLakePlatSamplePkg/Library/PeiReadWriteVariableLib/*
  AlderLakePlatSamplePkg/Library/PeiReadWriteVariableLibNull/*
And modify related files in ADL, RKL, JSL, TGL.

Hsd-es-id: 1507851253
Original commit date: Wed Mar 11 10:09:54 2020 +0800
Change-Id: I33ebbc67b3bcf1ebaa8a55b60355e416e5452f98
Original commit hash: 98b32db7b36ed50439275d1f62c127135c8cffbc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/ClientCommonPkg.dec
ClientCommonPkg/Include/Ppi/ReadWriteVariable.h
JasperLakeBoardPkg/Features/Setup/Library/PeiSetupDataCacheLib/PeiSetupDataCacheLib.c
JasperLakeBoardPkg/Features/Setup/Library/PeiSetupDataCacheLib/PeiSetupDataCacheLib.h
JasperLakeBoardPkg/Features/Setup/Library/PeiSetupDataCacheLib/PeiSetupDataCacheLib.inf

================================================================================ 
Commit: 92ca76e4636864ff563f538268502fd602f2ebc3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:33:09 2020 +0530 
-------------------------------------------------------------------------------- 
ClientCommonPkg/Include/PlatformBoardType.h: Move to PlatSamplePkg/Include/

Retire the ClientCommonPkg/Include/PlatformBoardType.h.
Move to ADL, RKL, JSL, TGL.

Hsd-es-id: 1507852322
Original commit date: Thu Mar 12 08:30:58 2020 +0800
Change-Id: I8a910ab8a0727a7320f930f6147f1784d860e61f
Original commit hash: dd7b94ad683e33979ea6268e73467ccbf0d741b7

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakePlatSamplePkg/Include/PlatformBoardType.h

================================================================================ 
Commit: f573fa2b0f984fdf9f9d145580c45d08c676d528 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:33:08 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2114_01

Hsd-es-id: no sighting
Original commit date: Thu Mar 12 18:35:24 2020 -0700
Change-Id: I33f902521af1207942f74f6cce62cc6e7b23e6aa
Original commit hash: db4d4698395f91f92421d9a47701eb6a068a0ba6

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 09f4555bea7f1b061fc55531fa981dd9d087b48e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:32:46 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Thu Mar 12 09:59:39 2020 -0700
Change-Id: I647f50ea16cb74aaf8010ab97ca2367818c1e654
Original commit hash: 7af8bb09547516c044f9857914c60b1298d80c57

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: cc357ec6d4180a5ee01e467e89c306a11fba0445 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:32:34 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Remove old chipset init tables

ICL and CNL projects are no longer supported from C1S.
Old chipset init tables have been removed.

Hsd-es-id: n/a
Original commit date: Wed Mar 11 13:49:27 2020 +0100
Change-Id: I60762208b00b14578c70e55e15b73976cc2eee33
Original commit hash: ad71f90019c8a2f9a400daee627df70d0af479bf

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/SiFvi.h
ClientOneSiliconPkg/Pch/IncludePrivate/CnlPchHHsioA0.h
ClientOneSiliconPkg/Pch/IncludePrivate/CnlPchHHsioAx.h
ClientOneSiliconPkg/Pch/IncludePrivate/CnlPchLpHsioAx.h
ClientOneSiliconPkg/Pch/IncludePrivate/CnlPchLpHsioB0.h
ClientOneSiliconPkg/Pch/IncludePrivate/CnlPchLpHsioBx.h
ClientOneSiliconPkg/Pch/IncludePrivate/IclPchLpHsioAx.h
ClientOneSiliconPkg/Pch/IncludePrivate/PchHsio.h
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/CnlPchHHsioA0.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/CnlPchHHsioAx.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/CnlPchLpHsioAx.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/CnlPchLpHsioB0.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/CnlPchLpHsioBx.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/IclPchLpHsioAx.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibFspIcl.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibFspTgl.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibIcl.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibTgl.inf

================================================================================ 
Commit: 3e3838a727835e407b91a513fa744524fc66e5b5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:32:30 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Refactor SBI msg sending in PeiPcieRpInitLib

PeiPcieRpInitLib will now use functions from PCIE_ROOT_PORT_DEV
to send SBI messages.

Hsd-es-id: 1607351014
Original commit date: Thu Feb 20 19:07:57 2020 +0100
Change-Id: I89b249c2f959b26e20743addfef1a278698b6a28
Original commit hash: c22b78d7141e691ec74ba726fe29e256953627c9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c

================================================================================ 
Commit: 765a7c80dff166682e031bc5bc6e93757cd35fa2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 23:32:24 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: SPI Decode range enabling during PCH init

This is one of series of patches for adding enabling of Direct Read Decode
ranged of additional 32MB beyond basic 16MB.

This patch adds SPI Extended Direct Read Decode range enabling library
and adds calls of the functionality in PchInitLib so
additional 32MB can be used for SPI Direct Reads from BIOS region.

Hsd-es-id: 1306723741
Original commit date: Wed Feb 5 14:16:49 2020 +0100
Change-Id: Ia739ecde4ccb532e49ac0b25ff81f6ea960cc9c8
Original commit hash: dca6c509542b6b15c249c5c251589b21252520b5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/PchDmiRegs.h
ClientOneSiliconPkg/IpBlock/PchDmi/IncludePrivate/Library/PeiPchDmiLib.h
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PeiPchDmiLib.c
ClientOneSiliconPkg/IpBlock/Spi/IncludePrivate/Library/PeiSpiExtendedDecodeLib.h
ClientOneSiliconPkg/IpBlock/Spi/IncludePrivate/Register/SpiRegs.h
ClientOneSiliconPkg/IpBlock/Spi/LibraryPrivate/PeiSpiExtendedDecodeLib/PeiSpiExtendedDecodeLib.c
ClientOneSiliconPkg/IpBlock/Spi/LibraryPrivate/PeiSpiExtendedDecodeLib/PeiSpiExtendedDecodeLib.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchInit.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibFspIcl.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibFspTgl.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibIcl.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibTgl.inf
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInit.c
ClientOneSiliconPkg/UniversalPeiLib.dsc
JasperLakeFspPkg/JasperLakeFspPkg.dsc

================================================================================ 
Commit: d0d4dec8e7e2c7718b47fdf2296509e379e9f458 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu May 28 16:15:48 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2114_00

Hsd-es-id: no sighting
Original commit date: Thu Mar 12 05:04:51 2020 -0700
Change-Id: Ib75ae515e07fd83d6adff111729657022f37cca8
Original commit hash: 7971b733d018ffaa46b6ff7dc829409fc1ddda39

-------------------------------------------------------------------------------- 
[Changed Files]
.gitignore
BluetoothPkg/BluetoothBusDxe/BluetoothBusDxe.h
BluetoothPkg/BluetoothBusDxe/iLE/apps/inc/a4wp_srv.h
BluetoothPkg/BluetoothBusDxe/iLE/apps/inc/atp_production_app.h
BluetoothPkg/BluetoothBusDxe/iLE/apps/inc/fmp_locator.h
BluetoothPkg/BluetoothBusDxe/iLE/apps/inc/fmp_reporter.h
BluetoothPkg/BluetoothBusDxe/iLE/apps/inc/gap_gatt_srv.h
BluetoothPkg/BluetoothBusDxe/iLE/apps/inc/hogp_host.h
BluetoothPkg/BluetoothBusDxe/iLE/apps/inc/hrp_collector.h
BluetoothPkg/BluetoothBusDxe/iLE/apps/inc/l2cap_coc_test_app.h
BluetoothPkg/BluetoothBusDxe/iLE/apps/inc/profile_adapt.h
BluetoothPkg/BluetoothBusDxe/iLE/apps/inc/smp_app.h
BluetoothPkg/BluetoothBusDxe/iLE/apps/inc/test_embedded_stack.h
BluetoothPkg/BluetoothBusDxe/iLE/apps/inc/uefi_app.h
BluetoothPkg/BluetoothBusDxe/iLE/apps/inc/uhid_host.h
BluetoothPkg/BluetoothBusDxe/iLE/apps/src/a4wp_srv.c
BluetoothPkg/BluetoothBusDxe/iLE/apps/src/atp_production_app.c
BluetoothPkg/BluetoothBusDxe/iLE/apps/src/fmp_locator.c
BluetoothPkg/BluetoothBusDxe/iLE/apps/src/fmp_reporter.c
BluetoothPkg/BluetoothBusDxe/iLE/apps/src/gap_gatt_srv.c
BluetoothPkg/BluetoothBusDxe/iLE/apps/src/hci2ile_adaptation.c
BluetoothPkg/BluetoothBusDxe/iLE/apps/src/hogp_host.c
BluetoothPkg/BluetoothBusDxe/iLE/apps/src/hrp_collector.c
BluetoothPkg/BluetoothBusDxe/iLE/apps/src/l2cap_coc_test_app.c
BluetoothPkg/BluetoothBusDxe/iLE/apps/src/main.c
BluetoothPkg/BluetoothBusDxe/iLE/apps/src/profile_adapt.c
BluetoothPkg/BluetoothBusDxe/iLE/apps/src/pxp_monitor.c
BluetoothPkg/BluetoothBusDxe/iLE/apps/src/smp_app.c
BluetoothPkg/BluetoothBusDxe/iLE/apps/src/uefi_app.c
BluetoothPkg/BluetoothBusDxe/iLE/apps/src/uhid_host.c
BluetoothPkg/BluetoothBusDxe/iLE/core/inc/att.h
BluetoothPkg/BluetoothBusDxe/iLE/core/inc/gap.h
BluetoothPkg/BluetoothBusDxe/iLE/core/inc/gatt.h
BluetoothPkg/BluetoothBusDxe/iLE/core/inc/hci_host.h
BluetoothPkg/BluetoothBusDxe/iLE/core/inc/l2cap.h
BluetoothPkg/BluetoothBusDxe/iLE/core/inc/smp.h
BluetoothPkg/BluetoothBusDxe/iLE/core/src/att.c
BluetoothPkg/BluetoothBusDxe/iLE/core/src/gap.c
BluetoothPkg/BluetoothBusDxe/iLE/core/src/gatt_client.c
BluetoothPkg/BluetoothBusDxe/iLE/core/src/gatt_common.c
BluetoothPkg/BluetoothBusDxe/iLE/core/src/gatt_server.c
BluetoothPkg/BluetoothBusDxe/iLE/core/src/hci.c
BluetoothPkg/BluetoothBusDxe/iLE/core/src/hcicmds.c
BluetoothPkg/BluetoothBusDxe/iLE/core/src/l2cap.c
BluetoothPkg/BluetoothBusDxe/iLE/core/src/smp.c
BluetoothPkg/BluetoothBusDxe/iLE/hwal/android/inc/tl.h
BluetoothPkg/BluetoothBusDxe/iLE/hwal/android/src/tl.c
BluetoothPkg/BluetoothBusDxe/iLE/hwal/linux/inc/tl.h
BluetoothPkg/BluetoothBusDxe/iLE/hwal/linux/src/tl.c
BluetoothPkg/BluetoothBusDxe/iLE/hwal/rw/inc/tl.h
BluetoothPkg/BluetoothBusDxe/iLE/hwal/rw/src/tl.c
BluetoothPkg/BluetoothBusDxe/iLE/hwal/threadx/inc/tl.h
BluetoothPkg/BluetoothBusDxe/iLE/hwal/threadx/src/tl.c
BluetoothPkg/BluetoothBusDxe/iLE/hwal/uefi/inc/tl.h
BluetoothPkg/BluetoothBusDxe/iLE/hwal/uefi/src/tl.c
BluetoothPkg/BluetoothBusDxe/iLE/ifc/inc/device_struct.h
BluetoothPkg/BluetoothBusDxe/iLE/ifc/inc/error_code.h
BluetoothPkg/BluetoothBusDxe/iLE/ifc/inc/int_interface.h
BluetoothPkg/BluetoothBusDxe/iLE/ifc/inc/interface.h
BluetoothPkg/BluetoothBusDxe/iLE/mgr/inc/device_mgr.h
BluetoothPkg/BluetoothBusDxe/iLE/mgr/inc/profile_mgr.h
BluetoothPkg/BluetoothBusDxe/iLE/mgr/inc/service_mgr.h
BluetoothPkg/BluetoothBusDxe/iLE/mgr/inc/smp_mgr.h
BluetoothPkg/BluetoothBusDxe/iLE/mgr/src/device_mgr.c
BluetoothPkg/BluetoothBusDxe/iLE/mgr/src/profile_mgr.c
BluetoothPkg/BluetoothBusDxe/iLE/mgr/src/service_mgr.c
BluetoothPkg/BluetoothBusDxe/iLE/mgr/src/smp_mgr.c
BluetoothPkg/BluetoothBusDxe/iLE/osa/linux/inc/osa_types.h
BluetoothPkg/BluetoothBusDxe/iLE/osa/rw/inc/osa_types.h
BluetoothPkg/BluetoothBusDxe/iLE/osa/threadx/inc/osa_types.h
BluetoothPkg/BluetoothBusDxe/iLE/osa/threadx/src/osa_utils.c
BluetoothPkg/BluetoothBusDxe/iLE/osa/uefi/inc/osa_types.h
BluetoothPkg/BluetoothBusDxe/iLE/storage/inc/storage.h
BluetoothPkg/BluetoothBusDxe/iLE/storage/src/storage.c
BluetoothPkg/BluetoothBusDxe/iLE/utils/inc/bt_types.h
BluetoothPkg/BluetoothBusDxe/iLE/utils/inc/log.h
BluetoothPkg/BluetoothBusDxe/iLE/utils/inc/utils.h
BluetoothPkg/BluetoothBusDxe/iLE/utils/src/device_utils.c
BluetoothPkg/BluetoothBusDxe/iLE/utils/src/mem_mgr_byte_wise.c
BluetoothPkg/BluetoothBusDxe/iLE/utils/src/mem_mgr_pool_mgr.c
BluetoothPkg/BluetoothBusDxe/iLE/utils/src/utils.c
BluetoothPkg/BluetoothConnectionManagerDxe/BluetoothConnectionManagerDxe.h
BluetoothPkg/BluetoothConnectionManagerDxe/BluetoothConnectionManagerHii.h
BluetoothPkg/BluetoothConnectionManagerDxe/BluetoothConnectionManagerVfr.h
BluetoothPkg/BluetoothHidDxe/BluetoothHidDxe.h
BluetoothPkg/BluetoothHidDxe/BluetoothHidParser.h
BluetoothPkg/HidKbDxe/HidKbDxe.h
BluetoothPkg/HidKbDxe/KeyBoard.h
BluetoothPkg/HidMouseDxe/HidMouseDxe.h
BluetoothPkg/Include/Guid/HidKeyBoardLayout.h
BluetoothPkg/Include/IndustryStandard/BluetoothAssignedNumbers.h
BluetoothPkg/Include/IndustryStandard/BluetoothAtt.h
BluetoothPkg/Include/IndustryStandard/BluetoothHci.h
BluetoothPkg/Include/IndustryStandard/BluetoothHid.h
BluetoothPkg/Include/Library/BluetoothLib.h
BluetoothPkg/Include/Library/HidLib.h
BluetoothPkg/Include/Protocol/Hid.h
BluetoothPkg/UsbBtHciDxe/UsbBtHciDxe.h
ClientCommonPkg/.gitignore
ClientCommonPkg/Docs/ClientCommonPkgApi.chm
ClientCommonPkg/Docs/ClientCommonPkgApi.pdf
ClientCommonPkg/Include/BootState.h
ClientCommonPkg/Include/BootTime.h
ClientCommonPkg/Include/FastBootDataDef.h
ClientCommonPkg/Include/FastBootExceptionInfoHob.h
ClientCommonPkg/Include/FastBootFunctionEnabledHob.h
ClientCommonPkg/Include/Library/BaseAmtWrapperLib.h
ClientCommonPkg/Include/Library/BeepLib.h
ClientCommonPkg/Include/Library/DxeSmbiosFirmwareVersionInfoLib.h
ClientCommonPkg/Include/Library/LogoLib.h
ClientCommonPkg/Include/Library/PlatformBeepMapLib.h
ClientCommonPkg/Include/Library/PlatformPostCodeMapLib.h
ClientCommonPkg/Include/Library/RamDebugLib.h
ClientCommonPkg/Include/Library/SerialPortParameterLib.h
ClientCommonPkg/Include/PlatformBoardType.h
ClientCommonPkg/Include/Ppi/ReadWriteVariable.h
ClientCommonPkg/Include/Protocol/FastBootException.h
ClientCommonPkg/Include/Protocol/FixedPciResource.h
ClientCommonPkg/Include/Protocol/OEMBadging.h
ClientCommonPkg/Include/SystemConfigVariable.h
ClientCommonPkg/Include/WdtAppVariable.h
ClientCommonPkg/Library/BasePlatformBeepMapLib/PlatformStatusCodesInternal.h
ClientCommonPkg/Library/BasePlatformPostCodeMapLib/PlatformStatusCodesInternal.h
ClientCommonPkg/Sio/HitachiH8s2113Dxe/Register.h
ClientCommonPkg/Sio/HitachiH8s2113Dxe/SioChip.h
ClientCommonPkg/Sio/HitachiH8s2113Dxe/SioDriver.h
ClientCommonPkg/Sio/HitachiH8s2113Dxe/SioService.h
ClientCommonPkg/Sio/NationalPC8374LDxe/Register.h
ClientCommonPkg/Sio/NationalPC8374LDxe/SioChip.h
ClientCommonPkg/Sio/NationalPC8374LDxe/SioDriver.h
ClientCommonPkg/Sio/NationalPC8374LDxe/SioService.h
ClientCommonPkg/Sio/Nct6776fHwMonDxe/Config.h
ClientCommonPkg/Sio/Nct6776fHwMonDxe/HwMonInit.c
ClientCommonPkg/Sio/Nct6776fHwMonDxe/HwMonInit.h
ClientCommonPkg/Sio/Nct6776fHwMonDxe/NctHwMonRegs.h
ClientCommonPkg/Sio/NuvotonNct6776fDxe/Register.h
ClientCommonPkg/Sio/NuvotonNct6776fDxe/SioChip.h
ClientCommonPkg/Sio/NuvotonNct6776fDxe/SioDriver.h
ClientCommonPkg/Sio/NuvotonNct6776fDxe/SioService.h
ClientCommonPkg/Sio/SmscLpc100xDxe/Register.h
ClientCommonPkg/Sio/SmscLpc100xDxe/SioChip.h
ClientCommonPkg/Sio/SmscLpc100xDxe/SioDriver.h
ClientCommonPkg/Sio/SmscLpc100xDxe/SioService.h
ClientCommonPkg/Sio/WinbondWpcn381uDxe/Register.h
ClientCommonPkg/Sio/WinbondWpcn381uDxe/SioChip.h
ClientCommonPkg/Sio/WinbondWpcn381uDxe/SioDriver.h
ClientCommonPkg/Sio/WinbondWpcn381uDxe/SioService.h
ClientCommonPkg/Tools/KeyEnroll/AuthVarCertDB.h
ClientCommonPkg/Tools/KeyEnroll/AuthVariable.h
ClientCommonPkg/Tools/KeyEnroll/KeyEnroll.h
ClientCommonPkg/Tools/KeyEnroll/Pkcs7Verify.h
ClientCommonPkg/Tools/KeyEnroll/Unaligned.h
ClientCommonPkg/Tools/KeyEnroll/Variable.h
ClientCommonPkg/Tools/KeyEnroll/VariableCommon.h
ClientCommonPkg/Universal/PlatformStatusCodeHandler/Pei/PlatformStatusCodeHandlerPei.h
ClientCommonPkg/Universal/PlatformStatusCodeHandler/RuntimeDxe/PlatformStatusCodeHandlerRuntimeDxe.h
ClientCommonPkg/Universal/PlatformStatusCodeHandler/Smm/PlatformStatusCodeHandlerSmm.h
ClientCommonPkg/Universal/SpcrAcpiDxe/SpcrAcpi.h
ClientCommonPkg/Universal/VirtualKeyboardDxe/ComponentName.h
ClientCommonPkg/Universal/VirtualKeyboardDxe/VirtualKeyboard.h
ClientOneSiliconPkg/.gitignore
ClientOneSiliconPkg/Cpu/Include/ConfigBlock/CpuPidTestConfig.h
ClientOneSiliconPkg/Cpu/Include/ConfigBlock/CpuPowerMgmtCustomConfig.h
ClientOneSiliconPkg/Cpu/Include/ConfigBlock/CpuPowerMgmtPsysConfig.h
ClientOneSiliconPkg/Cpu/Include/ConfigBlock/CpuSecurityPreMemConfig.h
ClientOneSiliconPkg/Cpu/Include/ConfigBlock/CpuSgxConfig.h
ClientOneSiliconPkg/Cpu/Include/ConfigBlock/CpuTestConfig.h
ClientOneSiliconPkg/Cpu/Include/ConfigBlock/CpuTxtConfig.h
ClientOneSiliconPkg/Cpu/Include/CpuAccess.h
ClientOneSiliconPkg/Cpu/Include/CpuCoreRegs.h
ClientOneSiliconPkg/Cpu/Include/CpuDataStruct.h
ClientOneSiliconPkg/Cpu/Include/CpuPolicyCommon.h
ClientOneSiliconPkg/Cpu/Include/Library/CpuPolicyLib.h
ClientOneSiliconPkg/Cpu/Include/Library/TxtLib.h
ClientOneSiliconPkg/Cpu/Include/Register/ArchMsr.h
ClientOneSiliconPkg/Cpu/Include/Register/CommonMsr.h
ClientOneSiliconPkg/Cpu/Include/Register/JslMsr.h
ClientOneSiliconPkg/Cpu/Include/Register/RklMsr.h
ClientOneSiliconPkg/Cpu/Include/Register/TglMsr.h
ClientOneSiliconPkg/Cpu/Include/Txt.inc
ClientOneSiliconPkg/Cpu/Include/TxtInfoHob.h
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/CpuPowerOnConfigLib.h
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/SmbiosCpuLib.h
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/SoftwareGuardLib.h
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/TxtPeiLib.h
ClientOneSiliconPkg/Cpu/IncludePrivate/PowerMgmtNvsStruct.h
ClientOneSiliconPkg/Cpu/IncludePrivate/Protocol/CpuNvsArea.h
ClientOneSiliconPkg/Cpu/IncludePrivate/Protocol/PowerMgmtInitDone.h
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLibrary.h
ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuMailboxLib/MaiboxLibrary.h
ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.h
ClientOneSiliconPkg/Cpu/Library/SecCpuLib/Ia32/SecCpuLib.S
ClientOneSiliconPkg/Cpu/Library/SecCpuLib/Ia32/SecCpuLib.i
ClientOneSiliconPkg/Cpu/Library/SecCpuLib/Ia32/SecCpuLib.inc
ClientOneSiliconPkg/Cpu/Library/SecCpuLib/Ia32/SecCpuLib.nasm
ClientOneSiliconPkg/Cpu/Library/SecCpuLib/Ia32/SecCpuLibNasm.inc
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmPpam.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/CpuInitPeim.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Features.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/MachineCheck.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerMgmtInitPeim.h
ClientOneSiliconPkg/Cpu/PowerManagement/Dxe/PowerMgmtInit.h
ClientOneSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtDtsLib.h
ClientOneSiliconPkg/Cpu/TxtInit/Dxe/x64/Mmx64.inc
ClientOneSiliconPkg/Docs/ClientSiliconPkgApi.chm
ClientOneSiliconPkg/Docs/ClientSiliconPkgApi.pdf
ClientOneSiliconPkg/Fru/JslCpu/Dxe.dsc
ClientOneSiliconPkg/Fru/JslCpu/DxeLib.dsc
ClientOneSiliconPkg/Fru/JslCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeim.efi
ClientOneSiliconPkg/Fru/JslCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimDebug.efi
ClientOneSiliconPkg/Fru/JslCpu/Include/Library/CpuDmiInfoFruLib.h
ClientOneSiliconPkg/Fru/JslCpu/Include/TcssInfo.h
ClientOneSiliconPkg/Fru/JslCpu/IncludePrivate/CpuSbInfo.h
ClientOneSiliconPkg/Fru/JslCpu/IncludePrivate/Library/VoltageRegulatorDomains.h
ClientOneSiliconPkg/Fru/JslCpu/IncludePrivate/Library/VtdInitFruLib.h
ClientOneSiliconPkg/Fru/JslCpu/IncludePrivate/Register/CpuDmiRegs.h
ClientOneSiliconPkg/Fru/JslCpu/IncludePrivate/Register/CpuPsfRegs.h
ClientOneSiliconPkg/Fru/JslCpu/IncludePrivate/Register/GnaRegs.h
ClientOneSiliconPkg/Fru/JslCpu/IncludePrivate/Register/IpuRegs.h
ClientOneSiliconPkg/Fru/JslCpu/IncludePrivate/Register/VmdRegs.h
ClientOneSiliconPkg/Fru/JslCpu/IncludePrivate/Register/VtdRegs.h
ClientOneSiliconPkg/Fru/JslPch/Dxe.dsc
ClientOneSiliconPkg/Fru/JslPch/DxeLib.dsc
ClientOneSiliconPkg/Fru/JslPch/Include/PchBdfAssignment.h
ClientOneSiliconPkg/Fru/JslPch/Include/PchPcieRpInfo.h
ClientOneSiliconPkg/Fru/JslPch/IncludePrivate/Register/PchPcrRegs.h
ClientOneSiliconPkg/Include/AmtPetQueueHob.h
ClientOneSiliconPkg/Include/BiosGuard.h
ClientOneSiliconPkg/Include/ConfigBlock/Amt/AmtConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/BiosGuard/BiosGuardConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Cnvi/CnviConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Dci/DciConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Fivr/FivrConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Fusa/FusaConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Gbe/GbeConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Gna/GnaConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Gpio/GpioDevConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/HybridStorage/HybridStorageConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Ieh/IehConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Ish/IshConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Itss/InterruptConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Itss/IoApicConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Me/MeDxeConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/P2sb/P2sbConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Psf/PsfConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Rst/RstConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Rtc/RtcConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Scs/ScsConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/SerialIo/SerialIoConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/SiConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/SiPreMemConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Smbus/SmbusConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Tbt/DxeITbtConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Telemetry/TelemetryPeiConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Thc/ThcConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Thermal/ThermalConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Tsn/TsnConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Usb/Usb2PhyConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Usb/Usb3HsioConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Vmd/VmdPeiConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/VoltageRegulator/CpuPowerMgmtVrConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Wdt/WatchDogConfig.h
ClientOneSiliconPkg/Include/CpuDataHob.h
ClientOneSiliconPkg/Include/CpuPcieHob.h
ClientOneSiliconPkg/Include/DxeHdaNhlt.h
ClientOneSiliconPkg/Include/DxeTbtCommonDefinition.h
ClientOneSiliconPkg/Include/FwStsSmbiosTable.h
ClientOneSiliconPkg/Include/Guid/FspErrorInfo.h
ClientOneSiliconPkg/Include/HobUsageDataHob.h
ClientOneSiliconPkg/Include/ITbtInfoHob.h
ClientOneSiliconPkg/Include/IndustryStandardAsf.h
ClientOneSiliconPkg/Include/IpuDataHob.h
ClientOneSiliconPkg/Include/IshMsgs.h
ClientOneSiliconPkg/Include/Library/AslUpdateLib.h
ClientOneSiliconPkg/Include/Library/CnviLib.h
ClientOneSiliconPkg/Include/Library/CpuDmiInfoLib.h
ClientOneSiliconPkg/Include/Library/CpuRegbarAccessLib.h
ClientOneSiliconPkg/Include/Library/CpuSbiAccessLib.h
ClientOneSiliconPkg/Include/Library/CpuTraceHubInfoLib.h
ClientOneSiliconPkg/Include/Library/DxeAmtPolicyLib.h
ClientOneSiliconPkg/Include/Library/DxeAsfHeciLib.h
ClientOneSiliconPkg/Include/Library/DxeAsfLib.h
ClientOneSiliconPkg/Include/Library/DxeHdaNhltLib.h
ClientOneSiliconPkg/Include/Library/DxeITbtPolicyLib.h
ClientOneSiliconPkg/Include/Library/DxeJhiSupportLib.h
ClientOneSiliconPkg/Include/Library/DxeMePolicyLib.h
ClientOneSiliconPkg/Include/Library/DxeTbtDisBmeLib.h
ClientOneSiliconPkg/Include/Library/EspiLib.h
ClientOneSiliconPkg/Include/Library/FiaAccessLib.h
ClientOneSiliconPkg/Include/Library/FspErrorInfoLib.h
ClientOneSiliconPkg/Include/Library/GbeLib.h
ClientOneSiliconPkg/Include/Library/GetFsptApiParameter.h
ClientOneSiliconPkg/Include/Library/GnaInfoLib.h
ClientOneSiliconPkg/Include/Library/GpioConfig.h
ClientOneSiliconPkg/Include/Library/GpioGsxLib.h
ClientOneSiliconPkg/Include/Library/GpioLib.h
ClientOneSiliconPkg/Include/Library/GpioNativeLib.h
ClientOneSiliconPkg/Include/Library/HdaLib.h
ClientOneSiliconPkg/Include/Library/HeciTransportCoreLib.h
ClientOneSiliconPkg/Include/Library/HostBridgeInfoLib.h
ClientOneSiliconPkg/Include/Library/IpuLib.h
ClientOneSiliconPkg/Include/Library/IshInfoLib.h
ClientOneSiliconPkg/Include/Library/ItssLib.h
ClientOneSiliconPkg/Include/Library/MeChipsetLib.h
ClientOneSiliconPkg/Include/Library/MeEwlLib.h
ClientOneSiliconPkg/Include/Library/MeShowBufferLib.h
ClientOneSiliconPkg/Include/Library/MmPciLib.h
ClientOneSiliconPkg/Include/Library/OcWdtLib.h
ClientOneSiliconPkg/Include/Library/P2sbLib.h
ClientOneSiliconPkg/Include/Library/PchDmiAccessLib.h
ClientOneSiliconPkg/Include/Library/PchPcieRpLib.h
ClientOneSiliconPkg/Include/Library/PcieHelperLib.h
ClientOneSiliconPkg/Include/Library/PeiAmtPolicyLib.h
ClientOneSiliconPkg/Include/Library/PeiITbtPolicyLib.h
ClientOneSiliconPkg/Include/Library/PeiMePolicyLib.h
ClientOneSiliconPkg/Include/Library/PeiPcieRpLib.h
ClientOneSiliconPkg/Include/Library/PeiSpsPreMemPolicyLib.h
ClientOneSiliconPkg/Include/Library/PeiTbtTaskDispatchLib.h
ClientOneSiliconPkg/Include/Library/PeiVrDomainLib.h
ClientOneSiliconPkg/Include/Library/PreSiliconEnvDetectLib.h
ClientOneSiliconPkg/Include/Library/ProcessorTraceMemoryAllocationLib.h
ClientOneSiliconPkg/Include/Library/PsthLib.h
ClientOneSiliconPkg/Include/Library/PttHeciLib.h
ClientOneSiliconPkg/Include/Library/PttPtpLib.h
ClientOneSiliconPkg/Include/Library/RstCrLib.h
ClientOneSiliconPkg/Include/Library/RtcAccessLib.h
ClientOneSiliconPkg/Include/Library/SecPlatformLib.h
ClientOneSiliconPkg/Include/Library/SerialIoAccessLib.h
ClientOneSiliconPkg/Include/Library/SerialIoI2cMasterLib.h
ClientOneSiliconPkg/Include/Library/SerialIoUartDebugPropertyPcdLib.h
ClientOneSiliconPkg/Include/Library/SerialIoUartLib.h
ClientOneSiliconPkg/Include/Library/SiConfigBlockLib.h
ClientOneSiliconPkg/Include/Library/SiFviLib.h
ClientOneSiliconPkg/Include/Library/SiMtrrLib.h
ClientOneSiliconPkg/Include/Library/SiPolicyLib.h
ClientOneSiliconPkg/Include/Library/SmbusInfoLib.h
ClientOneSiliconPkg/Include/Library/SpiAccessLib.h
ClientOneSiliconPkg/Include/Library/SpiLib.h
ClientOneSiliconPkg/Include/Library/StallPpiLib.h
ClientOneSiliconPkg/Include/Library/TbtCommonLib.h
ClientOneSiliconPkg/Include/Library/TccLib.h
ClientOneSiliconPkg/Include/Library/TcssInfoLib.h
ClientOneSiliconPkg/Include/Library/TelemetryLib.h
ClientOneSiliconPkg/Include/Library/ThcLib.h
ClientOneSiliconPkg/Include/Library/ThermalAccessLib.h
ClientOneSiliconPkg/Include/Library/TopSwapLib.h
ClientOneSiliconPkg/Include/Library/TsnLib.h
ClientOneSiliconPkg/Include/Library/UsbLib.h
ClientOneSiliconPkg/Include/Library/VtdInfoLib.h
ClientOneSiliconPkg/Include/MeBiosPayloadData.h
ClientOneSiliconPkg/Include/MeBiosPayloadHob.h
ClientOneSiliconPkg/Include/MeDataHob.h
ClientOneSiliconPkg/Include/MeFwHob.h
ClientOneSiliconPkg/Include/MePolicyCommon.h
ClientOneSiliconPkg/Include/MePolicyHob.h
ClientOneSiliconPkg/Include/MebxDataHob.h
ClientOneSiliconPkg/Include/MeiBusMsg.h
ClientOneSiliconPkg/Include/PchPcieStorageDetectHob.h
ClientOneSiliconPkg/Include/Pins/GpioPinsVer1H.h
ClientOneSiliconPkg/Include/Pins/GpioPinsVer1Lp.h
ClientOneSiliconPkg/Include/Pins/GpioPinsVer1N.h
ClientOneSiliconPkg/Include/Pins/GpioPinsVer2H.h
ClientOneSiliconPkg/Include/Pins/GpioPinsVer2Lp.h
ClientOneSiliconPkg/Include/Pins/GpioPinsVer4Lp.h
ClientOneSiliconPkg/Include/Pins/GpioPinsVer4S.h
ClientOneSiliconPkg/Include/Ppi/HeciAccessPpi.h
ClientOneSiliconPkg/Include/Ppi/HeciControlPpi.h
ClientOneSiliconPkg/Include/Ppi/HeciPpi.h
ClientOneSiliconPkg/Include/Ppi/HeciTransportPpi.h
ClientOneSiliconPkg/Include/Ppi/MbpSensitivePpi.h
ClientOneSiliconPkg/Include/Ppi/NvmOwnershipAcquiredPpi.h
ClientOneSiliconPkg/Include/Ppi/ReadOnlyVariablePreMemoryDescriptorPpi.h
ClientOneSiliconPkg/Include/Ppi/Spi.h
ClientOneSiliconPkg/Include/Ppi/TempRamExitPpi.h
ClientOneSiliconPkg/Include/Ppi/VariableStoragePpi.h
ClientOneSiliconPkg/Include/Ppi/VariableStorageSelectorPpi.h
ClientOneSiliconPkg/Include/Ppi/Wdt.h
ClientOneSiliconPkg/Include/Protocol/AmtPolicy.h
ClientOneSiliconPkg/Include/Protocol/AmtReadyToBoot.h
ClientOneSiliconPkg/Include/Protocol/AmtSaveMebxProtocol.h
ClientOneSiliconPkg/Include/Protocol/AsfProtocol.h
ClientOneSiliconPkg/Include/Protocol/BiosGuard.h
ClientOneSiliconPkg/Include/Protocol/EdkiiSmmVariable.h
ClientOneSiliconPkg/Include/Protocol/GopComponentName2.h
ClientOneSiliconPkg/Include/Protocol/HeciControlProtocol.h
ClientOneSiliconPkg/Include/Protocol/HeciFlowProtocol.h
ClientOneSiliconPkg/Include/Protocol/HeciProtocol.h
ClientOneSiliconPkg/Include/Protocol/HeciTransportProtocol.h
ClientOneSiliconPkg/Include/Protocol/ITbtPolicy.h
ClientOneSiliconPkg/Include/Protocol/IgdOpRegion.h
ClientOneSiliconPkg/Include/Protocol/IntegratedTouch.h
ClientOneSiliconPkg/Include/Protocol/IntegratedTouchHid.h
ClientOneSiliconPkg/Include/Protocol/JhiProtocol.h
ClientOneSiliconPkg/Include/Protocol/MePlatformGetResetType.h
ClientOneSiliconPkg/Include/Protocol/MePolicy.h
ClientOneSiliconPkg/Include/Protocol/MeSmbiosUpdateProtocol.h
ClientOneSiliconPkg/Include/Protocol/MebxProtocol.h
ClientOneSiliconPkg/Include/Protocol/PlatformMeHook.h
ClientOneSiliconPkg/Include/Protocol/ScsEmmcSoftwareTuning.h
ClientOneSiliconPkg/Include/Protocol/SiPolicyProtocol.h
ClientOneSiliconPkg/Include/Protocol/Spi.h
ClientOneSiliconPkg/Include/Protocol/TbtDisBmeProtocol.h
ClientOneSiliconPkg/Include/Protocol/VariableStorageIoCompletionProtocol.h
ClientOneSiliconPkg/Include/Protocol/VariableStorageProtocol.h
ClientOneSiliconPkg/Include/Protocol/VariableStorageSelectorProtocol.h
ClientOneSiliconPkg/Include/Protocol/VariableStorageSupportProtocol.h
ClientOneSiliconPkg/Include/Protocol/Wdt.h
ClientOneSiliconPkg/Include/PsmiConfig.h
ClientOneSiliconPkg/Include/Register/CnviRegs.h
ClientOneSiliconPkg/Include/Register/FlashRegsVer1.h
ClientOneSiliconPkg/Include/Register/FlashRegsVer2.h
ClientOneSiliconPkg/Include/Register/GpioRegs.h
ClientOneSiliconPkg/Include/Register/GpioRegsVer1.h
ClientOneSiliconPkg/Include/Register/GpioRegsVer3.h
ClientOneSiliconPkg/Include/Register/GpioRegsVer4.h
ClientOneSiliconPkg/Include/Register/MeRegs.h
ClientOneSiliconPkg/Include/Register/PchDmi14Regs.h
ClientOneSiliconPkg/Include/Register/PchDmi15Regs.h
ClientOneSiliconPkg/Include/Register/PchDmiRegs.h
ClientOneSiliconPkg/Include/Register/PttPtpRegs.h
ClientOneSiliconPkg/Include/Register/RtcRegs.h
ClientOneSiliconPkg/Include/Register/SaPcieDmiRegs.h
ClientOneSiliconPkg/Include/Register/ScsRegs.h
ClientOneSiliconPkg/Include/Register/SerialIoI2cRegs.h
ClientOneSiliconPkg/Include/Register/SerialIoRegs.h
ClientOneSiliconPkg/Include/Register/SerialIoUartRegs.h
ClientOneSiliconPkg/Include/Register/TelemetryRegs.h
ClientOneSiliconPkg/Include/SiConfigHob.h
ClientOneSiliconPkg/Include/SiFvi.h
ClientOneSiliconPkg/Include/TcssDataHob.h
ClientOneSiliconPkg/Include/TouchHeciMsgs.h
ClientOneSiliconPkg/Include/TouchSensorRegs.h
ClientOneSiliconPkg/Include/VmdInfoHob.h
ClientOneSiliconPkg/IncludePrivate/BiosGuardNvsAreaDef.h
ClientOneSiliconPkg/IncludePrivate/Library/PchAdrLib.h
ClientOneSiliconPkg/IncludePrivate/Library/PcieInitLib.h
ClientOneSiliconPkg/IncludePrivate/Library/PeiSiPolicyOverrideLib.h
ClientOneSiliconPkg/IncludePrivate/Library/PeiSiSsidLib.h
ClientOneSiliconPkg/IncludePrivate/Protocol/BiosGuardNvsArea.h
ClientOneSiliconPkg/IncludePrivate/Register/IshRegs.h
ClientOneSiliconPkg/IpBlock/Amt/AmtInit/Dxe/AmtInitDxe.h
ClientOneSiliconPkg/IpBlock/Amt/BiosExtensionLoader/Dxe/BiosExtensionLoader.h
ClientOneSiliconPkg/IpBlock/Amt/BiosExtensionLoader/Dxe/ProvisionFile.h
ClientOneSiliconPkg/IpBlock/Amt/BiosExtensionLoader/Dxe/UsbProvision.h
ClientOneSiliconPkg/IpBlock/Amt/IncludePrivate/AmtForcePushPetHob.h
ClientOneSiliconPkg/IpBlock/Amt/IncludePrivate/Library/ActiveManagementLib.h
ClientOneSiliconPkg/IpBlock/Amt/IncludePrivate/Library/AsfMsgLib.h
ClientOneSiliconPkg/IpBlock/Amt/LibraryPrivate/PeiDxeAsfMsgLib/AsfMsgLib.c
ClientOneSiliconPkg/IpBlock/Amt/Sol/Dxe/SerialOverLan.h
ClientOneSiliconPkg/IpBlock/BiosGuard/IncludePrivate/Library/BiosGuardInit.h
ClientOneSiliconPkg/IpBlock/BiosGuard/Smm/BiosGuardServices.h
ClientOneSiliconPkg/IpBlock/Cnvi/IncludePrivate/CnviConfigHob.h
ClientOneSiliconPkg/IpBlock/Cnvi/IncludePrivate/Library/PeiCnviLib.h
ClientOneSiliconPkg/IpBlock/Cnvi/IncludePrivate/Library/PeiCnviPolicyLib.h
ClientOneSiliconPkg/IpBlock/CpuDmi/IncludePrivate/Library/PeiCpuDmiPolicyLib.h
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibVer1/PeiCpuDmiInitLib.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/Include/Library/ItbtPcieRpLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Gen3/Library/PeiSaPciePolicyLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Gen3/Library/SaDmiInitLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Gen4/Library/CpuPcieExpressHelpersLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Gen4/Library/DxeCpuPcieRpLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Gen4/Library/ItbtPcieRpInitLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Gen4/Library/PeiCpuPciePolicyLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Gen4/Library/PeiCpuPciePreMemRpInitLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Gen4/Library/PeiCpuPcieRpInitLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Gen4/Library/PeiCpuPcieVgaInitLib.h
ClientOneSiliconPkg/IpBlock/Dci/IncludePrivate/Library/DciPrivateLib.h
ClientOneSiliconPkg/IpBlock/Dci/IncludePrivate/Library/PeiDciInitLib.h
ClientOneSiliconPkg/IpBlock/Dci/IncludePrivate/Library/PeiDciPolicyLib.h
ClientOneSiliconPkg/IpBlock/Dci/IncludePrivate/Register/DciRegs.h
ClientOneSiliconPkg/IpBlock/Espi/IncludePrivate/Library/EspiAccessPrivateLib.h
ClientOneSiliconPkg/IpBlock/Espi/IncludePrivate/Library/PeiEspiInitLib.h
ClientOneSiliconPkg/IpBlock/Espi/IncludePrivate/Library/PeiEspiPolicyLib.h
ClientOneSiliconPkg/IpBlock/Fia/IncludePrivate/Register/PchFia15Regs.h
ClientOneSiliconPkg/IpBlock/Fia/IncludePrivate/Register/PchFia19Regs.h
ClientOneSiliconPkg/IpBlock/Fia/IncludePrivate/Register/PchFiaRegs.h
ClientOneSiliconPkg/IpBlock/Fusa/IncludePrivate/Library/PeiFusaLib.h
ClientOneSiliconPkg/IpBlock/Fusa/IncludePrivate/Library/PeiFusaPolicyLib.h
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaLib/PeiFusaLib.c
ClientOneSiliconPkg/IpBlock/Gbe/IncludePrivate/Library/GbeMdiLib.h
ClientOneSiliconPkg/IpBlock/Gbe/IncludePrivate/Library/PeiGbeInitLib.h
ClientOneSiliconPkg/IpBlock/Gbe/IncludePrivate/Library/PeiGbePolicyLib.h
ClientOneSiliconPkg/IpBlock/Gbe/IncludePrivate/Register/GbeRegs.h
ClientOneSiliconPkg/IpBlock/Gna/IncludePrivate/Library/GnaInitLib.h
ClientOneSiliconPkg/IpBlock/Gna/IncludePrivate/Library/PeiGnaPolicyLib.h
ClientOneSiliconPkg/IpBlock/Gpio/IncludePrivate/Library/DxeGpioPolicyLib.h
ClientOneSiliconPkg/IpBlock/Gpio/IncludePrivate/Library/GpioCheckConflictLib.h
ClientOneSiliconPkg/IpBlock/Gpio/IncludePrivate/Library/GpioHelpersLib.h
ClientOneSiliconPkg/IpBlock/Gpio/IncludePrivate/Library/GpioNameBufferLib.h
ClientOneSiliconPkg/IpBlock/Gpio/IncludePrivate/Library/GpioNativePads.h
ClientOneSiliconPkg/IpBlock/Gpio/Library/PeiDxeSmmGpioLib/GpioLibrary.h
ClientOneSiliconPkg/IpBlock/Gpio/Library/PeiDxeSmmGsxLib/GpioGsxLibrary.h
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibInternal.h
ClientOneSiliconPkg/IpBlock/Graphics/AcpiTables/IgfxDsm.asl
ClientOneSiliconPkg/IpBlock/Graphics/AcpiTables/IgfxOpRn.asl
ClientOneSiliconPkg/IpBlock/Graphics/AcpiTables/IgfxSsdt.asl
ClientOneSiliconPkg/IpBlock/Graphics/IncludePrivate/Library/DxeGraphicsInitLib.h
ClientOneSiliconPkg/IpBlock/Graphics/IncludePrivate/Library/DxeGraphicsPolicyLib.h
ClientOneSiliconPkg/IpBlock/Graphics/IncludePrivate/Library/PeiGraphicsPolicyLib.h
ClientOneSiliconPkg/IpBlock/Hda/IncludePrivate/Library/DxeHdaPolicyLib.h
ClientOneSiliconPkg/IpBlock/Hda/IncludePrivate/Library/PeiHdaInitLib.h
ClientOneSiliconPkg/IpBlock/Hda/IncludePrivate/Library/PeiHdaLib.h
ClientOneSiliconPkg/IpBlock/Hda/IncludePrivate/Library/PeiHdaPolicyLib.h
ClientOneSiliconPkg/IpBlock/Hda/IncludePrivate/Register/HdaRegs.h
ClientOneSiliconPkg/IpBlock/HostBridge/AcpiTables/HostBus.asl
ClientOneSiliconPkg/IpBlock/HostBridge/IncludePrivate/HostBridgeDataHob.h
ClientOneSiliconPkg/IpBlock/HostBridge/IncludePrivate/Library/PeiHostBridgeInitLib.h
ClientOneSiliconPkg/IpBlock/HostBridge/IncludePrivate/Library/PeiHostBridgePolicyLib.h
ClientOneSiliconPkg/IpBlock/HybridGraphics/Include/HybridGraphicsInfo.h
ClientOneSiliconPkg/IpBlock/HybridGraphics/IncludePrivate/Library/DxeHybridGraphicsInitLib.h
ClientOneSiliconPkg/IpBlock/HybridGraphics/IncludePrivate/Library/PeiHybridGraphicsInitLib.h
ClientOneSiliconPkg/IpBlock/HybridGraphics/IncludePrivate/Library/PeiHybridGraphicsPolicyLib.h
ClientOneSiliconPkg/IpBlock/Ieh/Include/Register/IehRegs.h
ClientOneSiliconPkg/IpBlock/Ieh/IncludePrivate/Library/PeiIehInitLib.h
ClientOneSiliconPkg/IpBlock/Ieh/IncludePrivate/Library/PeiIehPolicyLib.h
ClientOneSiliconPkg/IpBlock/Ipu/IncludePrivate/Library/DxeIpuInit.h
ClientOneSiliconPkg/IpBlock/Ipu/IncludePrivate/Library/IpuInitLib.h
ClientOneSiliconPkg/IpBlock/Ish/IncludePrivate/Library/PeiIshInitLib.h
ClientOneSiliconPkg/IpBlock/Ish/IncludePrivate/Library/PeiIshLib.h
ClientOneSiliconPkg/IpBlock/Ish/IncludePrivate/Library/PeiIshPolicyLib.h
ClientOneSiliconPkg/IpBlock/Ish/IncludePrivate/Register/IshRegsVer1.h
ClientOneSiliconPkg/IpBlock/Ish/LibraryPrivate/PeiIshInitLib/PeiIshInitLibInternal.h
ClientOneSiliconPkg/IpBlock/Itss/IncludePrivate/Library/PeiItssLib.h
ClientOneSiliconPkg/IpBlock/Itss/IncludePrivate/Library/PeiItssPolicyLib.h
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/HeciInit.c
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/HeciInit.h
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/MeInit.h
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTraceLib/HeciTraceCore.h
ClientOneSiliconPkg/IpBlock/Me/HwAsset/Dxe/Inventory.h
ClientOneSiliconPkg/IpBlock/Me/IncludePrivate/JhiInternal.h
ClientOneSiliconPkg/IpBlock/Me/IncludePrivate/Library/DxeBeihaiLib/BeihaiPlugin.h
ClientOneSiliconPkg/IpBlock/Me/IncludePrivate/Library/DxeBeihaiLib/BeihaiStatusHAL.h
ClientOneSiliconPkg/IpBlock/Me/IncludePrivate/Library/DxeBeihaiLib/JhiPlugin.h
ClientOneSiliconPkg/IpBlock/Me/IncludePrivate/Library/DxeBeihaiLib/Mei.h
ClientOneSiliconPkg/IpBlock/Me/IncludePrivate/Library/DxeBeihaiLib/bh_acp_exp.h
ClientOneSiliconPkg/IpBlock/Me/IncludePrivate/Library/DxeBeihaiLib/bh_acp_format.h
ClientOneSiliconPkg/IpBlock/Me/IncludePrivate/Library/DxeBeihaiLib/bh_acp_internal.h
ClientOneSiliconPkg/IpBlock/Me/IncludePrivate/Library/DxeBeihaiLib/bh_shared_conf.h
ClientOneSiliconPkg/IpBlock/Me/IncludePrivate/Library/DxeBeihaiLib/bh_shared_errcode.h
ClientOneSiliconPkg/IpBlock/Me/IncludePrivate/Library/DxeBeihaiLib/bh_shared_types.h
ClientOneSiliconPkg/IpBlock/Me/IncludePrivate/Library/DxeBeihaiLib/bhp_exp.h
ClientOneSiliconPkg/IpBlock/Me/IncludePrivate/Library/DxeBeihaiLib/bhp_heci.h
ClientOneSiliconPkg/IpBlock/Me/IncludePrivate/Library/DxeBeihaiLib/jhi_plugin_internal.h
ClientOneSiliconPkg/IpBlock/Me/IncludePrivate/Library/DxeTouchHeciMsgsLib.h
ClientOneSiliconPkg/IpBlock/Me/IntegratedTouch/IntegratedTouch.c
ClientOneSiliconPkg/IpBlock/Me/IntegratedTouch/IntegratedTouchPrivate.h
ClientOneSiliconPkg/IpBlock/Me/Jhi/Dxe/JhiDxe.c
ClientOneSiliconPkg/IpBlock/Me/Jhi/Dxe/Jhid.c
ClientOneSiliconPkg/IpBlock/Me/Jhi/Dxe/Jhid.h
ClientOneSiliconPkg/IpBlock/Me/Jhi/Dxe/Jhis.c
ClientOneSiliconPkg/IpBlock/Me/Jhi/Dxe/Jhis.h
ClientOneSiliconPkg/IpBlock/Me/Jhi/DxeJhiSupportLib/File.h
ClientOneSiliconPkg/IpBlock/Me/Jhi/DxeJhiSupportLib/MsgPrintf.h
ClientOneSiliconPkg/IpBlock/Me/Jhi/DxeJhiSupportLib/StrHelper.h
ClientOneSiliconPkg/IpBlock/Me/Library/DxeMeLib/MeDxeLibInternals.h
ClientOneSiliconPkg/IpBlock/Me/Library/DxeMePolicyLib/DxeMePolicyLibrary.h
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/MePeiLibInternals.h
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMePolicyLib/PeiMePolicy.h
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMePolicyLib/PeiMePolicyLibrary.h
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/DxeBeihaiLib/BeihaiPlugin.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/DxeBeihaiLib/JhiPlugin.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/DxeBeihaiLib/Mei.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/DxeBeihaiLib/admin_pack_int.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/DxeBeihaiLib/bhp_impl_admin.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/DxeBeihaiLib/bhp_impl_ta.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiDxeHeciInitLib/HeciCore.h
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MbpData.h
ClientOneSiliconPkg/IpBlock/Me/MeSmbiosDxe/MeSmbiosInternal.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/Include/Library/MemoryAddressEncodeLib.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/Include/MemoryInit.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/Include/MemoryTest.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/Include/MrcCommonTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/Include/MrcDebugHook.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/Include/MrcRmtData.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/Include/MrcSpdData.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/Include/MrcTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/IncludePrivate/Library/MemoryInitLib.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/Library/PeiDxeSmmMemAddrEncodeLib/MemAddrEncodeLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/Library/PeiMemPolicyLib/MrcOemPlatform.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/Library/PeiMemPolicyLib/PeiMemPolicyLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/Library/PeiMemPolicyLib/PeiMemPolicyLibFsp.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcBdat.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcBdat.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcDebugPrint.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcDebugPrint.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcInterpreter.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcMemoryScrub.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcMemoryScrub.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20Patterns.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20TestCtl.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/MrcCpgcApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcCpgcOffsets.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoDefines.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcMcOffsets.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcRegisterCache.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcRegisterCache.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/Include/McAddress.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommandTraining.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCrosser.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcDdr4Registers.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcGears.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcGlobal.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcIoControl.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcMalloc.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcMcConfiguration.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcMemoryMap.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Icelake/MrcMcRegisterEnum.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Icelake/MrcMcRegisterIcl.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Icelake/MrcMcRegisterIcl0xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Icelake/MrcMcRegisterIcl1xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Icelake/MrcMcRegisterIcl2xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Icelake/MrcMcRegisterIcl3xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Icelake/MrcMcRegisterIcl4xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Icelake/MrcMcRegisterIcl5xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Icelake/MrcMcRegisterIcl6xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Icelake/MrcMcRegisterIcl7xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Icelake/MrcMcRegisterIcl8xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Icelake/MrcMcRegisterIcl9xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Icelake/MrcMcRegisterIclAxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Icelake/MrcMcRegisterIclBxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Icelake/MrcMcRegisterIclCxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Icelake/MrcMcRegisterIclDxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Icelake/MrcMcRegisterIclExxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Icelake/MrcMcRegisterIclFxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Icelake/MrcMcRegisterStructIcl.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Icelake/MrcMcRegisterStructIcl0xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Icelake/MrcMcRegisterStructIcl1xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Icelake/MrcMcRegisterStructIcl2xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Icelake/MrcMcRegisterStructIcl3xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Icelake/MrcMcRegisterStructIcl4xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Icelake/MrcMcRegisterStructIcl5xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Icelake/MrcMcRegisterStructIcl6xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Icelake/MrcMcRegisterStructIcl7xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Icelake/MrcMcRegisterStructIcl8xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Icelake/MrcMcRegisterStructIcl9xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Icelake/MrcMcRegisterStructIclAxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Icelake/MrcMcRegisterStructIclBxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Icelake/MrcMcRegisterStructIclCxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Icelake/MrcMcRegisterStructIclDxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Icelake/MrcMcRegisterStructIclExxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Icelake/MrcMcRegisterStructIclFxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Icelake/Pci000Icl.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Skylake/MrcMcRegister.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Skylake/MrcMcRegisterCnl4xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Skylake/MrcMcRegisterStruct.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Skylake/MrcMcRegisterStructCnl4xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcReset.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcAddressDecodeConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcAddressDecodeConfiguration.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcMaintenance.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcPowerModes.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcPowerModes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcPowerModesUpServer.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcRefreshConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcRefreshConfiguration.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr4.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr4.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdrCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr4.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr4.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr4Registers.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcGears.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/MiniBios/CPU/SRC32/crc.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/MiniBios/Common/ConfigBlock.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/MiniBios/Common/CpuRegs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/MiniBios/Common/EcCommands.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/MiniBios/Common/Io.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/MiniBios/Common/MemoryUtils.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/MiniBios/Common/MemoryUtils.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/MiniBios/Common/Pch/Include/GpioConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/MiniBios/Common/Pch/Include/GpioPinsIclH.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/MiniBios/Common/Pch/Include/GpioPinsIclLp.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/MiniBios/Common/Pch/Include/GpioPinsIclN.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/MiniBios/Common/Pch/Include/Library/GpioLib.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/MiniBios/Common/Pch/Include/Library/GpioNativeLib.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/MiniBios/Common/Pch/Include/Library/PchInfoLib.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/MiniBios/Common/Pch/Include/Library/PchPcrLib.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/MiniBios/Common/Pch/Include/Library/PchSerialIoLib.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/MiniBios/Common/Pch/Include/Library/PchSerialIoUartLib.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/MiniBios/Common/Pch/Include/PchLimits.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/MiniBios/Common/Pch/Include/PchReservedResources.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/MiniBios/Common/Pch/Include/Private/GpioNativePads.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/MiniBios/Common/Pch/Include/Private/Library/GpioPrivateLib.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/MiniBios/Common/Pch/Include/Private/Library/PchPsfPrivateLib.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/MiniBios/Common/Pch/Include/Register/PchRegs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/MiniBios/Common/Pch/Include/Register/PchRegsDmi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/MiniBios/Common/Pch/Include/Register/PchRegsGpio.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/MiniBios/Common/Pch/Include/Register/PchRegsGpioIcl.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/MiniBios/Common/Pch/Include/Register/PchRegsIsh.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/MiniBios/Common/Pch/Include/Register/PchRegsLpc.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/MiniBios/Common/Pch/Include/Register/PchRegsLpcIcl.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/MiniBios/Common/Pch/Include/Register/PchRegsPcr.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/MiniBios/Common/Pch/Include/Register/PchRegsPmc.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/MiniBios/Common/Pch/Include/Register/PchRegsPmcCnl.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/MiniBios/Common/Pch/Include/Register/PchRegsPmcIcl.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/MiniBios/Common/Pch/Include/Register/PchRegsPsf.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/MiniBios/Common/Pch/Include/Register/PchRegsPsfIcl.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/MiniBios/Common/Pch/Include/Register/PchRegsSerialIo.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/MiniBios/Common/Pch/Include/Register/PchRegsSerialIoIcl.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/MiniBios/Common/Pch/Include/Register/PchRegsSerialIoUart.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/MiniBios/Common/Pch/Include/Register/PchRegsSmbus.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/MiniBios/Common/Pch/Library/PeiDxeSmmGpioLib/GpioLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/MiniBios/Common/Pch/Library/PeiDxeSmmGpioLib/GpioLibrary.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/MiniBios/Common/Pch/Library/PeiDxeSmmGpioLib/GpioNativeLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/MiniBios/Common/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLibIcl.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/MiniBios/Common/Pch/Library/PeiDxeSmmPchPcrLib/PchPcrLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/MiniBios/Common/Pch/Library/PeiDxeSmmPchSerialIoLib/PchSerialIoLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/MiniBios/Common/Pch/Library/PeiDxeSmmPchSerialIoLib/PchSerialIoLibInternal.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/MiniBios/Common/Pch/Library/Private/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/MiniBios/Common/Pch/Library/Private/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibIcl.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/MiniBios/Common/Pch/Library/Private/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibInternal.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/MiniBios/Common/Pch/Library/Private/PeiDxeSmmGpioPrivateLib/GpioPrivateLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/MiniBios/Common/Pch/Library/Private/PeiDxeSmmPchPsfPrivateLib/PchPsfPrivateLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/MiniBios/Common/Pch/Library/Private/PeiDxeSmmPchPsfPrivateLib/PchPsfPrivateLibInternal.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/MiniBios/Common/PeiKscLib.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/MiniBios/Common/PlatformBoardId.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/MiniBios/Common/Smb.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/MiniBios/Common/uart16550.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/MiniBios/Common/uart16550.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/MiniBios/MEMORY/MrcMiniBiosEfiDefs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/MiniBios/MEMORY/MrcOemPlatform.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/MiniBios/MEMORY/MrcSetup.c
ClientOneSiliconPkg/IpBlock/Overclocking/IncludePrivate/Library/PeiOcPolicyLib.h
ClientOneSiliconPkg/IpBlock/P2sb/IncludePrivate/Library/PchSbiAccessLib.h
ClientOneSiliconPkg/IpBlock/P2sb/IncludePrivate/Library/PeiP2sbPolicyLib.h
ClientOneSiliconPkg/IpBlock/P2sb/IncludePrivate/Library/PeiP2sbPrivateLib.h
ClientOneSiliconPkg/IpBlock/P2sb/IncludePrivate/Register/P2sbRegs.h
ClientOneSiliconPkg/IpBlock/P2sb/LibraryPrivate/PeiP2sbPrivateLib/PeiP2sbPrivateLibInternal.h
ClientOneSiliconPkg/IpBlock/PchDmi/IncludePrivate/Library/PchDmiLib.h
ClientOneSiliconPkg/IpBlock/PchDmi/IncludePrivate/Library/PeiPchDmiLib.h
ClientOneSiliconPkg/IpBlock/PchDmi/IncludePrivate/Library/PeiPchDmiPolicyLib.h
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PchDmi14.h
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PchDmi15.h
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/DxePchPcieRpPolicyLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PeiEnterprisePcieRpInitLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PeiPcieRpPolicyLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Register/EnterprisePcieRpRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Register/Generated/EnterprisePcieCfgRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Register/Generated/EnterprisePcieMmioExpptmbarRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Register/Generated/EnterprisePcieMmioExpptmbarSbRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Register/Generated/EnterprisePcieMsgRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/Library/PeiDxeSmmPchPcieRpLib/PchPcieRpLibInternal.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLibVer1.inf
ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/Library/PeiPmcPolicyLib.h
ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/Library/PeiPmcPrivateLib.h
ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/Register/PmcRegsVer1.h
ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/Register/PmcRegsVer3.h
ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/Register/PmcRegsVer4.h
ClientOneSiliconPkg/IpBlock/Psf/IncludePrivate/Library/PeiCpuPsfInitLib.h
ClientOneSiliconPkg/IpBlock/Psf/IncludePrivate/Library/PeiPsfLib.h
ClientOneSiliconPkg/IpBlock/Psf/IncludePrivate/Library/PeiPsfPolicyLib.h
ClientOneSiliconPkg/IpBlock/Psf/IncludePrivate/Register/PsfRegsVer1.h
ClientOneSiliconPkg/IpBlock/Psf/IncludePrivate/Register/PsfRegsVer2.h
ClientOneSiliconPkg/IpBlock/Psf/IncludePrivate/Register/PsfRegsVer3.h
ClientOneSiliconPkg/IpBlock/Psf/IncludePrivate/Register/PsfRegsVer4.h
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PeiPsfLib/PeiPsfLib.c
ClientOneSiliconPkg/IpBlock/Psmi/IncludePrivate/Library/PeiPsmiPolicyLib.h
ClientOneSiliconPkg/IpBlock/Psmi/IncludePrivate/Library/PsmiInitLib.h
ClientOneSiliconPkg/IpBlock/Psmi/IncludePrivate/PsmiDataHob.h
ClientOneSiliconPkg/IpBlock/Rst/IncludePrivate/Library/PeiHybridStorageLib.h
ClientOneSiliconPkg/IpBlock/Rst/IncludePrivate/Library/PeiHybridStoragePolicyLib.h
ClientOneSiliconPkg/IpBlock/Rst/IncludePrivate/Library/PeiRstPolicyLib.h
ClientOneSiliconPkg/IpBlock/Rst/IncludePrivate/Library/PeiRstPrivateLib.h
ClientOneSiliconPkg/IpBlock/Rtc/IncludePrivate/Library/PeiRtcLib.h
ClientOneSiliconPkg/IpBlock/Rtc/IncludePrivate/Library/PeiRtcPolicyLib.h
ClientOneSiliconPkg/IpBlock/Sata/IncludePrivate/Library/PeiSataLib.h
ClientOneSiliconPkg/IpBlock/Sata/IncludePrivate/Library/PeiSataPolicyLib.h
ClientOneSiliconPkg/IpBlock/Scs/EmmcSoftwareTuning/EmmcSoftwareTuning.h
ClientOneSiliconPkg/IpBlock/Scs/IncludePrivate/Library/PeiScsPolicyLib.h
ClientOneSiliconPkg/IpBlock/Scs/IncludePrivate/Register/ScsIosf2OcpBridgeRegs.h
ClientOneSiliconPkg/IpBlock/Scs/IncludePrivate/Register/ScsSdRegs.h
ClientOneSiliconPkg/IpBlock/Scs/IncludePrivate/Register/ScsUfsRegs.h
ClientOneSiliconPkg/IpBlock/Scs/LibraryPrivate/PeiScsLib/PeiIosf2Ocp.h
ClientOneSiliconPkg/IpBlock/Scs/LibraryPrivate/PeiScsLib/PeiIosf2OcpInternal.h
ClientOneSiliconPkg/IpBlock/Scs/LibraryPrivate/PeiScsLib/PeiScsInitInternal.h
ClientOneSiliconPkg/IpBlock/SerialIo/I2c/IncludePrivate/Library/SerialIoI2cMasterCommonLib.h
ClientOneSiliconPkg/IpBlock/SerialIo/IncludePrivate/Library/PeiSerialIoPolicyLib.h
ClientOneSiliconPkg/IpBlock/SerialIo/IncludePrivate/Library/SerialIoPrivateLib.h
ClientOneSiliconPkg/IpBlock/SerialIo/IncludePrivate/Register/SerialIoRegsVer1.h
ClientOneSiliconPkg/IpBlock/SerialIo/IncludePrivate/Register/SerialIoRegsVer2.h
ClientOneSiliconPkg/IpBlock/SerialIo/IncludePrivate/Register/SerialIoRegsVer3.h
ClientOneSiliconPkg/IpBlock/SerialIo/IncludePrivate/Register/SerialIoRegsVer4.h
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibInternal.h
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoInitPrivateLib.h
ClientOneSiliconPkg/IpBlock/SerialIo/Uart/UartDriver/SerialIoUartDriver.h
ClientOneSiliconPkg/IpBlock/Smbus/Dxe/SmbusDxe.h
ClientOneSiliconPkg/IpBlock/Smbus/IncludePrivate/Library/PeiSmbusLib.h
ClientOneSiliconPkg/IpBlock/Smbus/IncludePrivate/Library/PeiSmbusPolicyLib.h
ClientOneSiliconPkg/IpBlock/Smbus/IncludePrivate/Library/SmbusCommonLib.h
ClientOneSiliconPkg/IpBlock/Smbus/IncludePrivate/Register/SmbusRegs.h
ClientOneSiliconPkg/IpBlock/Smbus/LibraryPrivate/PeiSmbusLib/PeiSmbusLibInternal.h
ClientOneSiliconPkg/IpBlock/Smbus/Smm/SmbusSmm.h
ClientOneSiliconPkg/IpBlock/SmbusDma/IncludePrivate/Register/SmbusDmaRegs.h
ClientOneSiliconPkg/IpBlock/Spi/Dxe/SpiSmmCommunication.h
ClientOneSiliconPkg/IpBlock/Spi/IncludePrivate/Library/SpiAccessPrivateLib.h
ClientOneSiliconPkg/IpBlock/Spi/IncludePrivate/Library/SpiCommonLib.h
ClientOneSiliconPkg/IpBlock/Spi/IncludePrivate/Register/SpiRegs.h
ClientOneSiliconPkg/IpBlock/Tbt/IncludePrivate/ITbtNvsAreaDef.h
ClientOneSiliconPkg/IpBlock/Tbt/IncludePrivate/Library/PeiTbtCommonInitLib.h
ClientOneSiliconPkg/IpBlock/Tbt/IncludePrivate/Protocol/ITbtNvsArea.h
ClientOneSiliconPkg/IpBlock/Tbt/Library/DxeITbtPolicyLib/DxeITbtPolicyLibrary.h
ClientOneSiliconPkg/IpBlock/Tbt/Library/DxeITbtPolicyLibNull/DxeITbtPolicyLibrary.h
ClientOneSiliconPkg/IpBlock/Tbt/Library/PeiITbtPolicyLib/PeiITbtPolicyLibrary.h
ClientOneSiliconPkg/IpBlock/Tbt/Library/PeiITbtPolicyLibNull/PeiITbtPolicyLibrary.h
ClientOneSiliconPkg/IpBlock/Tcc/Library/PeiDxeSmmTccLib/TccLib.c
ClientOneSiliconPkg/IpBlock/Tcss/IncludePrivate/Library/DxeTcssInit.h
ClientOneSiliconPkg/IpBlock/Tcss/IncludePrivate/Library/PeiTcssPolicyLib.h
ClientOneSiliconPkg/IpBlock/Tcss/IncludePrivate/Library/TcssPmcLib.h
ClientOneSiliconPkg/IpBlock/Telemetry/IncludePrivate/Library/PeiTelemetryPolicyLib.h
ClientOneSiliconPkg/IpBlock/Telemetry/IncludePrivate/Library/TelemetryPrivateLib.h
ClientOneSiliconPkg/IpBlock/Thc/IncludePrivate/Library/PeiThcInitLib.h
ClientOneSiliconPkg/IpBlock/Thc/IncludePrivate/Library/PeiThcPolicyLib.h
ClientOneSiliconPkg/IpBlock/Thc/IncludePrivate/Register/ThcRegsVer1.h
ClientOneSiliconPkg/IpBlock/Thermal/IncludePrivate/Library/PeiThermalLib.h
ClientOneSiliconPkg/IpBlock/Thermal/IncludePrivate/Library/PeiThermalPolicyLib.h
ClientOneSiliconPkg/IpBlock/Thermal/IncludePrivate/Register/ThermalRegs.h
ClientOneSiliconPkg/IpBlock/TraceHub/IncludePrivate/Library/DxeTraceHubInit.h
ClientOneSiliconPkg/IpBlock/TraceHub/IncludePrivate/Library/PeiCpuTraceHubLib.h
ClientOneSiliconPkg/IpBlock/TraceHub/IncludePrivate/Library/PeiCpuTraceHubPolicyLib.h
ClientOneSiliconPkg/IpBlock/TraceHub/IncludePrivate/Library/PeiPchTraceHubPolicyLib.h
ClientOneSiliconPkg/IpBlock/TraceHub/IncludePrivate/Library/PeiTraceHubLib.h
ClientOneSiliconPkg/IpBlock/TraceHub/IncludePrivate/Register/TraceHubRegs.h
ClientOneSiliconPkg/IpBlock/Tsn/IncludePrivate/Library/PeiTsnInitLib.h
ClientOneSiliconPkg/IpBlock/Tsn/IncludePrivate/Library/PeiTsnPolicyLib.h
ClientOneSiliconPkg/IpBlock/Tsn/IncludePrivate/Register/TsnRegs.h
ClientOneSiliconPkg/IpBlock/TwoLm/Bzm/BzmDxe.h
ClientOneSiliconPkg/IpBlock/TwoLm/IncludePrivate/Library/TwoLmPreMemPolicyLib.h
ClientOneSiliconPkg/IpBlock/TwoLm/Nvdimm/NvdimmLabel/Dxe/NvdimmLabelDxe.h
ClientOneSiliconPkg/IpBlock/Usb/IncludePrivate/Library/PeiUsbPolicyLib.h
ClientOneSiliconPkg/IpBlock/Usb/IncludePrivate/Library/Usb2PhyLib.h
ClientOneSiliconPkg/IpBlock/Usb/IncludePrivate/Library/UsbDeviceControllerInitLib.h
ClientOneSiliconPkg/IpBlock/Usb/IncludePrivate/Library/UsbHostControllerInitLib.h
ClientOneSiliconPkg/IpBlock/Vmd/Include/Library/VmdInfoLib.h
ClientOneSiliconPkg/IpBlock/Vmd/IncludePrivate/Library/PeiVmdInitLib.h
ClientOneSiliconPkg/IpBlock/Vmd/IncludePrivate/Library/PeiVmdPolicyLib.h
ClientOneSiliconPkg/IpBlock/VoltageRegulator/IncludePrivate/Library/PeiVrPolicyLib.h
ClientOneSiliconPkg/IpBlock/Vtd/AcpiTables/Dmar.h
ClientOneSiliconPkg/IpBlock/Vtd/IncludePrivate/Library/DxeVtdInitLib.h
ClientOneSiliconPkg/IpBlock/Vtd/IncludePrivate/Library/DxeVtdPolicyLib.h
ClientOneSiliconPkg/IpBlock/Vtd/IncludePrivate/Library/PeiVtdInitLib.h
ClientOneSiliconPkg/IpBlock/Vtd/IncludePrivate/Library/PeiVtdPolicyLib.h
ClientOneSiliconPkg/IpBlock/Vtd/IncludePrivate/VtdDataHob.h
ClientOneSiliconPkg/IpBlock/Vtd/Library/PeiDxeSmmVtdInfoLib/VtdInfoLib.c
ClientOneSiliconPkg/IpBlock/Wdt/IncludePrivate/Library/PeiWdtLib.h
ClientOneSiliconPkg/IpBlock/Wdt/IncludePrivate/Library/PeiWdtPolicyLib.h
ClientOneSiliconPkg/IpBlock/Wdt/IncludePrivate/Library/WdtCommonLib.h
ClientOneSiliconPkg/IpBlock/Wdt/Library/PeiOcWdtLib/PeiOcWdtLib.c
ClientOneSiliconPkg/Library/DxeSiFviLib/SiFviLib.h
ClientOneSiliconPkg/Library/PeiDxeSmmMmPciLib/PeiDxeSmmMmPciLib.c
ClientOneSiliconPkg/Library/PlatformSecLib/Ia32/SecCore.i
ClientOneSiliconPkg/Library/PlatformSecLib/Ia32/SecCore.inc
ClientOneSiliconPkg/Library/PlatformSecLib/Ia32/SecCoreNasm.inc
ClientOneSiliconPkg/Library/PlatformSecLib/PlatformSecLib.c
ClientOneSiliconPkg/Library/PlatformSecLib/PlatformSecLibrary.h
ClientOneSiliconPkg/Library/SiMtrrLib/SiMtrr.h
ClientOneSiliconPkg/LibraryPrivate/PeiPchAdrLib/PchAdrConfig.h
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/Gpio.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/GpioAcpiDefinesVer1.h
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/SerialIoAcpiDefinesVer1.h
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/SerialIoAcpiDefinesVer2.h
ClientOneSiliconPkg/Pch/Include/ChipsetInfoHob.h
ClientOneSiliconPkg/Pch/Include/ConfigBlock/HsioConfig.h
ClientOneSiliconPkg/Pch/Include/ConfigBlock/HsioPcieConfig.h
ClientOneSiliconPkg/Pch/Include/ConfigBlock/HsioSataConfig.h
ClientOneSiliconPkg/Pch/Include/ConfigBlock/LockDownConfig.h
ClientOneSiliconPkg/Pch/Include/Library/DxePchPolicyLib.h
ClientOneSiliconPkg/Pch/Include/Library/PchCycleDecodingLib.h
ClientOneSiliconPkg/Pch/Include/Library/PchPolicyLib.h
ClientOneSiliconPkg/Pch/Include/Library/PchRasLib.h
ClientOneSiliconPkg/Pch/Include/Library/PchResetLib.h
ClientOneSiliconPkg/Pch/Include/Library/PchSmmControlLib.h
ClientOneSiliconPkg/Pch/Include/Library/SecPchLib.h
ClientOneSiliconPkg/Pch/Include/PchInfoHob.h
ClientOneSiliconPkg/Pch/Include/PchLimits.h
ClientOneSiliconPkg/Pch/Include/PchPreMemPolicyCommon.h
ClientOneSiliconPkg/Pch/Include/PchResetPlatformSpecific.h
ClientOneSiliconPkg/Pch/Include/Protocol/IoTrapExDispatch.h
ClientOneSiliconPkg/Pch/Include/Protocol/PchAcpiSmiDispatch.h
ClientOneSiliconPkg/Pch/Include/Protocol/PchEspiSmiDispatch.h
ClientOneSiliconPkg/Pch/Include/Protocol/PchPcieSmiDispatch.h
ClientOneSiliconPkg/Pch/Include/Protocol/PchPolicy.h
ClientOneSiliconPkg/Pch/Include/Protocol/PchSmiDispatch.h
ClientOneSiliconPkg/Pch/Include/Protocol/PchSmmIoTrapControl.h
ClientOneSiliconPkg/Pch/Include/Protocol/PchSmmPeriodicTimerControl.h
ClientOneSiliconPkg/Pch/Include/Protocol/PchTcoSmiDispatch.h
ClientOneSiliconPkg/Pch/Include/Protocol/SmmSmbus.h
ClientOneSiliconPkg/Pch/Include/Register/PchRegs.h
ClientOneSiliconPkg/Pch/Include/Register/PchRegsClk.h
ClientOneSiliconPkg/Pch/Include/Register/PchRegsHsio.h
ClientOneSiliconPkg/Pch/Include/Register/PchRegsHsioVer3.h
ClientOneSiliconPkg/Pch/Include/Register/PchRegsLpc.h
ClientOneSiliconPkg/Pch/Include/Register/PchRegsLpcCnl.h
ClientOneSiliconPkg/Pch/Include/Register/PchRegsLpcIcl.h
ClientOneSiliconPkg/Pch/Include/Register/PchRegsLpcJsl.h
ClientOneSiliconPkg/Pch/Include/Register/PchRegsPsth.h
ClientOneSiliconPkg/Pch/Include/Register/PchRegsSmbus.h
ClientOneSiliconPkg/Pch/IncludePrivate/CnlPchHHsioA0.h
ClientOneSiliconPkg/Pch/IncludePrivate/CnlPchHHsioAx.h
ClientOneSiliconPkg/Pch/IncludePrivate/CnlPchLpHsioAx.h
ClientOneSiliconPkg/Pch/IncludePrivate/CnlPchLpHsioB0.h
ClientOneSiliconPkg/Pch/IncludePrivate/CnlPchLpHsioBx.h
ClientOneSiliconPkg/Pch/IncludePrivate/IclPchLpHsioAx.h
ClientOneSiliconPkg/Pch/IncludePrivate/Library/PchInitLib.h
ClientOneSiliconPkg/Pch/IncludePrivate/Library/PchXhciLib.h
ClientOneSiliconPkg/Pch/IncludePrivate/Library/PcieInitLib.h
ClientOneSiliconPkg/Pch/IncludePrivate/Library/PeiCpuAndPchTraceHubLib.h
ClientOneSiliconPkg/Pch/IncludePrivate/Library/PeiHsioLib.h
ClientOneSiliconPkg/Pch/IncludePrivate/Library/PeiLpcLib.h
ClientOneSiliconPkg/Pch/IncludePrivate/Library/SiScheduleResetLib.h
ClientOneSiliconPkg/Pch/IncludePrivate/Library/SmmPchPrivateLib.h
ClientOneSiliconPkg/Pch/IncludePrivate/PchConfigHob.h
ClientOneSiliconPkg/Pch/IncludePrivate/PchRstHob.h
ClientOneSiliconPkg/Pch/IncludePrivate/Protocol/PchNvsArea.h
ClientOneSiliconPkg/Pch/IncludePrivate/Protocol/PcieIoTrap.h
ClientOneSiliconPkg/Pch/IncludePrivate/SiScheduleResetHob.h
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLibrary.h
ClientOneSiliconPkg/Pch/Library/PeiPchSmmControlLib/PchSmmControlLib.h
ClientOneSiliconPkg/Pch/Library/SecPchLib/SecPchLib.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchInitPei.h
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchUsb.h
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibFspIcl.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibIcl.inf
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchAcpiEbg.c
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInit.h
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInitDxe.c
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInitDxeEbg.c
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInitDxeIcl.inf
ClientOneSiliconPkg/Pch/PchInit/Smm/PchInitSmm.h
ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/IoTrap.h
ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmiHelper.h
ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmm.h
ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmmEspi.h
ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmmHelpers.h
ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/PchxSmmHelpers.h
ClientOneSiliconPkg/Pch/SmmControl/RuntimeDxe/SmmControlDriver.h
ClientOneSiliconPkg/Product/JasperLake/SiInit/Dxe/SiInitDxe.h
ClientOneSiliconPkg/Product/JasperLake/SiInit/Pei/SiInit.h
ClientOneSiliconPkg/Product/JasperLake/SiInit/Pei/SiInit.inf
ClientOneSiliconPkg/Product/JasperLake/SiInit/Pei/SiInitFsp.inf
ClientOneSiliconPkg/Product/JasperLake/SiInit/Pei/SiInitPreMem.h
ClientOneSiliconPkg/Product/JasperLake/SiInit/Pei/SiInitPreMem.inf
ClientOneSiliconPkg/Product/JasperLake/SiInit/Pei/SiInitPreMemFsp.inf
ClientOneSiliconPkg/Product/JasperLake/SiInit/Pei/TempRamExit.c
ClientOneSiliconPkg/Product/JasperLake/SiPkgBuildOption.dsc
ClientOneSiliconPkg/Product/JasperLake/SiPkgDxe.dsc
ClientOneSiliconPkg/Product/JasperLake/SiPkgDxeLib.dsc
ClientOneSiliconPkg/SystemAgent/BdatAccessHandler/Dxe/BdatAccessHandler.h
ClientOneSiliconPkg/SystemAgent/BdatAccessHandler/Dxe/BdatFactory.c
ClientOneSiliconPkg/SystemAgent/BdatAccessHandler/Dxe/BdatFactory.h
ClientOneSiliconPkg/SystemAgent/Include/Bdat4.h
ClientOneSiliconPkg/SystemAgent/Include/ConfigBlock/MemoryDxeConfig.h
ClientOneSiliconPkg/SystemAgent/Include/ConfigBlock/PramPreMemConfig.h
ClientOneSiliconPkg/SystemAgent/Include/ConfigBlock/SaMiscPeiConfig.h
ClientOneSiliconPkg/SystemAgent/Include/Library/DxeSaPolicyLib.h
ClientOneSiliconPkg/SystemAgent/Include/Library/PeiMemPolicyLib.h
ClientOneSiliconPkg/SystemAgent/Include/Library/PeiSaPolicyLib.h
ClientOneSiliconPkg/SystemAgent/Include/Library/SaPlatformLib.h
ClientOneSiliconPkg/SystemAgent/Include/MemInfoHob.h
ClientOneSiliconPkg/SystemAgent/Include/Ppi/SsaPeiInit.h
ClientOneSiliconPkg/SystemAgent/Include/Protocol/BdatAccess.h
ClientOneSiliconPkg/SystemAgent/Include/Protocol/MemInfo.h
ClientOneSiliconPkg/SystemAgent/Include/Protocol/MemoryAddressEncode.h
ClientOneSiliconPkg/SystemAgent/Include/Protocol/MemoryAddressEncodeDecode.h
ClientOneSiliconPkg/SystemAgent/Include/Protocol/SaPolicy.h
ClientOneSiliconPkg/SystemAgent/IncludePrivate/Library/SmbiosMemoryLib.h
ClientOneSiliconPkg/SystemAgent/IncludePrivate/Protocol/SaIotrapSmi.h
ClientOneSiliconPkg/SystemAgent/IncludePrivate/Protocol/SaNvsArea.h
ClientOneSiliconPkg/SystemAgent/IncludePrivate/SaConfigHob.h
ClientOneSiliconPkg/SystemAgent/Library/DxeSaPolicyLib/DxeSaPolicyLibrary.h
ClientOneSiliconPkg/SystemAgent/Library/PeiDxeSmmSaPlatformLib/SaPlatformLibrary.h
ClientOneSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/PeiSaPolicyLib.c
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/DxeSmbiosMemoryLib/SmbiosMemory.h
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/DxeSmbiosMemoryLib/SmbiosType17.c
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxe.h
ClientOneSiliconPkg/SystemAgent/SaInit/Smm/SaLateInitSmm.h
ClientSiliconPkg/.gitignore
ClientSiliconPkg/Docs/SiPkgApi.chm
ClientSiliconPkg/Include/HstiFeatureBit_1_1a.h
JasperLakeBoardPkg/.gitignore
JasperLakeBoardPkg/Acpi/AcpiTables/Dsdt/HdaDspModules.asl
JasperLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
JasperLakeBoardPkg/Acpi/AcpiTables/Ecdt/Ecdt.act
JasperLakeBoardPkg/Acpi/AcpiTables/Ecdt/Ecdt.h
JasperLakeBoardPkg/Acpi/AcpiTables/Facs/Facs.act
JasperLakeBoardPkg/Acpi/AcpiTables/Facs/Facs.h
JasperLakeBoardPkg/Acpi/AcpiTables/Fadt/Fadt6.1.act
JasperLakeBoardPkg/Acpi/AcpiTables/Fadt/Fadt6.1.h
JasperLakeBoardPkg/Acpi/AcpiTables/Hpet/Hpet.act
JasperLakeBoardPkg/Acpi/AcpiTables/Hpet/Hpet.h
JasperLakeBoardPkg/Acpi/AcpiTables/Include/AcpiCommon.h
JasperLakeBoardPkg/Acpi/AcpiTables/Madt/Madt.act
JasperLakeBoardPkg/Acpi/AcpiTables/Madt/Madt.h
JasperLakeBoardPkg/Acpi/AcpiTables/Mcfg/Mcfg.act
JasperLakeBoardPkg/Acpi/AcpiTables/Mcfg/Mcfg.h
JasperLakeBoardPkg/Acpi/AcpiTables/Pram/Pram.h
JasperLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiByteStream.h
JasperLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.h
JasperLakeBoardPkg/Acpi/AdvancedAcpiDxe/GenSsdtLib.h
JasperLakeBoardPkg/Binaries/BootGuard/ACM/REV1/ReleaseNotes.txt
JasperLakeBoardPkg/Binaries/BootGuard/ACM/REV1/StartupAcm.bin
JasperLakeBoardPkg/Binaries/BootGuard/ACM/ReleaseNotes.txt
JasperLakeBoardPkg/Binaries/BootGuard/ACM/StartupAcm.bin
JasperLakeBoardPkg/Binaries/BootGuard/ACM/StartupAcmProd.bin
JasperLakeBoardPkg/Binaries/GopConfigBin/Dxe/GopConfig.efi
JasperLakeBoardPkg/Binaries/GopConfigBin/Dxe/GopConfigBin.inf
JasperLakeBoardPkg/Binaries/GopConfigBin/Pei/GopConfigPei.efi
JasperLakeBoardPkg/Binaries/GopConfigBin/Pei/GopConfigPeiBin.inf
JasperLakeBoardPkg/Binaries/Hda/NhltIcl.bin
JasperLakeBoardPkg/Binaries/Microcode/m0190660_E8001000.pdb
JasperLakeBoardPkg/Binaries/Microcode/m190660_E0001003.pdb
JasperLakeBoardPkg/Binaries/Microcode/m190660_E5101003.pdb
JasperLakeBoardPkg/Binaries/Microcode/m1906C0_00000001.pdb
JasperLakeBoardPkg/Binaries/Microcode/m1906C0_00000002.pdb
JasperLakeBoardPkg/Binaries/Microcode/m1906C0_00000003.pdb
JasperLakeBoardPkg/Binaries/Microcode/m1906C0_E3001000.pdb
JasperLakeBoardPkg/Binaries/Microcode/m1906C0_E4001000.pdb
JasperLakeBoardPkg/Binaries/NiftyRock/Ppam.bin
JasperLakeBoardPkg/Binaries/NiftyRock/PpamManifest.bin
JasperLakeBoardPkg/Binaries/NiftyRock/SmmEntryPoint.bin
JasperLakeBoardPkg/Binaries/ObbDigest/DummySha256Digest.bin
JasperLakeBoardPkg/Binaries/UefiDriver/Gop/Gop.inf
JasperLakeBoardPkg/Binaries/UefiDriver/Gop/IntelGopDriver.efi
JasperLakeBoardPkg/Binaries/UefiDriver/Gop/IntelGopDriverDebug.efi
JasperLakeBoardPkg/Binaries/UefiDriver/Gop/Vbt.bin
JasperLakeBoardPkg/Binaries/UefiDriver/Gop/Vbt.bsf
JasperLakeBoardPkg/Binaries/UefiDriver/Gop/Vbt.btf
JasperLakeBoardPkg/Binaries/UefiDriver/Gop/Vbt_tgl_Mipi.bin
JasperLakeBoardPkg/BiosId.env
JasperLakeBoardPkg/BiosInfo/BiosInfo.inf
JasperLakeBoardPkg/BoardPkg.fdf
JasperLakeBoardPkg/BoardPkgBuildOption.dsc
JasperLakeBoardPkg/BootMediaInfo/BootMediaInfo.h
JasperLakeBoardPkg/Features/Setup/Include/Dsc/SetupDxe.dsc
JasperLakeBoardPkg/Features/Setup/Include/Library/SetupDataCacheLib.h
JasperLakeBoardPkg/Features/Setup/Include/Library/SetupInitLib.h
JasperLakeBoardPkg/Features/Setup/Include/Library/UefiVariableDefaultHobLib.h
JasperLakeBoardPkg/Features/Setup/Include/Library/UefiVariableHelperLib.h
JasperLakeBoardPkg/Features/Setup/Library/PeiSetupDataCacheLib/PeiSetupDataCacheLib.h
JasperLakeBoardPkg/Features/Setup/Library/PeiUefiVariableDefaultHobLib/UefiVariableDefaultHob.h
JasperLakeBoardPkg/Include/Dsc/CoreDxeInclude.dsc
JasperLakeBoardPkg/Include/Fdf/CoreUefiBootInclude.fdf
JasperLakeBoardPkg/Include/Guid/BootDeviceInfoVariable.h
JasperLakeBoardPkg/Include/Library/BoardConfigLib.h
JasperLakeBoardPkg/Include/Library/DxeUpdatePlatformInfoLib.h
JasperLakeBoardPkg/Include/Library/MmioInitLib.h
JasperLakeBoardPkg/Include/Library/PeiBootModeLib.h
JasperLakeBoardPkg/Include/Library/PeiDxeBoardIdsLib.h
JasperLakeBoardPkg/Include/Library/SiliconInitLib.h
JasperLakeBoardPkg/Include/Library/WakeupEventLib.h
JasperLakeBoardPkg/Include/PlatformBoardConfig.h
JasperLakeBoardPkg/Include/PlatformGpioConfig.h
JasperLakeBoardPkg/Include/Protocol/PlatformNvsArea.h
JasperLakeBoardPkg/Include/SioRegs.h
JasperLakeBoardPkg/JasperLakeBoards/Library/BoardInitLib/Pei/GpioTableJslDdr4PostMem.h
JasperLakeBoardPkg/JasperLakeBoards/Library/BoardInitLib/Pei/GpioTableJslLp4xPostMem.h
JasperLakeBoardPkg/JasperLakeBoards/Library/BoardInitLib/Pei/GpioTableJslPreMem.h
JasperLakeBoardPkg/JasperLakeBoards/Library/BoardInitLib/Pei/PchUsbOcMappingTable.h
JasperLakeBoardPkg/Library/DxeUpdatePlatformInfoLib/DxeUpdatePlatformInfoLib.c
JasperLakeBoardPkg/Library/SiliconInitLib/SiliconInitLib.inf
JasperLakeBoardPkg/Library/SiliconInitLib/SiliconInitPreMem.c
JasperLakeFspBinPkg/Docs/JasperLake_FSP_Integration_Guide.chm
JasperLakeFspBinPkg/Docs/JasperLake_FSP_Integration_Guide.pdf
JasperLakeFspBinPkg/Fsp.fd
JasperLakeFspBinPkg/Include/FspInfoHob.h
JasperLakeFspBinPkg/Include/GpioConfig.h
JasperLakeFspBinPkg/Include/GpioSampleDef.h
JasperLakeFspPkg/Docs/FspApi.chm
JasperLakeFspPkg/FspInit/Pei/FspInit.h
JasperLakeFspPkg/FspInit/Pei/FspInitPreMem.h
JasperLakeFspPkg/FspInit/Pei/FspS3Notify.h
JasperLakeFspPkg/FspPkgBuildOption.dsc
JasperLakeFspPkg/Include/BootLoaderPlatformData.h
JasperLakeFspPkg/Include/Library/FspHelperLib.h
JasperLakeFspPkg/Include/Library/FspInfoLib.h
JasperLakeFspPkg/Include/Library/FspSerialIoUartDebugHelperLib.h
JasperLakeFspPkg/JasperLakeFspPkgConfigOverride.dsc
JasperLakeFspPkg/Library/FspDebugLibService/FspDebugLibService.h
JasperLakeFspPkg/Library/MonoStatusCode/MonoStatusCode.h
JasperLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
JasperLakeFspPkg/Library/SecSerialPortInitLib/SecSerialPortInitLib.h
JasperLakeFspPkg/Library/SerialPortLib/SioRegs.h
JasperLakeFspPkg/Library/TscAcpiTimerLib/TscTimerLibInternal.h
JasperLakeFspPkg/Upd/FsptUpd.dsc
JasperLakePlatSamplePkg/Docs/PlatApi.chm
JasperLakePlatSamplePkg/EC/AcpiRes.h
JasperLakePlatSamplePkg/EC/EC.h
JasperLakePlatSamplePkg/Features/Acpi/AcpiTables/Lpit/Lpit.act
JasperLakePlatSamplePkg/Features/Acpi/AcpiTables/Security/Wsmt/Wsmt.act
JasperLakePlatSamplePkg/Features/Acpi/AcpiTables/Security/Wsmt/Wsmt.h
JasperLakePlatSamplePkg/Features/BoardReworkCompliance/BoardReworkCompliance.h
JasperLakePlatSamplePkg/Features/CapsuleUpdate/BiosInfoRecovery/BiosInfoRecovery.inf
JasperLakePlatSamplePkg/Features/CapsuleUpdate/Include/Guid/SysFwUpdateProgress.h
JasperLakePlatSamplePkg/Features/CapsuleUpdate/Include/Library/BiosUpdateHelpersLib.h
JasperLakePlatSamplePkg/Features/CapsuleUpdate/Include/Library/FWUpdateLib.h
JasperLakePlatSamplePkg/Features/CapsuleUpdate/Include/Library/IniParsingLib.h
JasperLakePlatSamplePkg/Features/CapsuleUpdate/Include/Library/PlatformFlashAccessLib.h
JasperLakePlatSamplePkg/Features/CapsuleUpdate/Include/Library/SeamlessRecoverySupportLib.h
JasperLakePlatSamplePkg/Features/Cmos/Include/CmosMap.h
JasperLakePlatSamplePkg/Features/Cmos/Include/Library/CmosAccessLib.h
JasperLakePlatSamplePkg/Features/Cmos/Include/Library/PlatformCmosAccessLib.h
JasperLakePlatSamplePkg/Features/Cmos/Library/CmosAccessLib/CmosAccessLibInternal.h
JasperLakePlatSamplePkg/Features/Cnv/CnvUefiVariables/CnvUefiVariables.h
JasperLakePlatSamplePkg/Features/CrashLogDxe/CrashLogDxe.h
JasperLakePlatSamplePkg/Features/Dnx/DnxDxe/DnxDxe.h
JasperLakePlatSamplePkg/Features/FastBoot/FastBootSetupDxe/FastBootSetupDxe.h
JasperLakePlatSamplePkg/Features/Gop/GopDebugDxe/GopDebugDxe.h
JasperLakePlatSamplePkg/Features/Gop/GopOverrideDriver/GopOverrideDriver.h
JasperLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/IntegratedDeviceDmaProtection.c
JasperLakePlatSamplePkg/Features/Hsti/HstiIhvSmm/HstiIhvSmm.h
JasperLakePlatSamplePkg/Features/Hsti/HstiResultDxe/HstiResultDxe.h
JasperLakePlatSamplePkg/Features/Me/MeExtMeasurement/Dxe/MeExtConfig.h
JasperLakePlatSamplePkg/Features/Me/MeExtMeasurement/Dxe/MeExtMeasurement.h
JasperLakePlatSamplePkg/Features/MultiFv/DecompressFvMain2Dxe/DecompressFvMain2Dxe.c
JasperLakePlatSamplePkg/Features/OverClocking/OverClockInit/DxeOverClock.h
JasperLakePlatSamplePkg/Features/OverClocking/OverClockInit/DxeOverClockLib.h
JasperLakePlatSamplePkg/Features/OverClocking/OverClockInit/DxeOverClockSetupOverrideLib.h
JasperLakePlatSamplePkg/Features/OverClocking/OverClockInit/PeiOverClock.c
JasperLakePlatSamplePkg/Features/OverClocking/OverClockInit/PeiOverClock.h
JasperLakePlatSamplePkg/Features/OverClocking/OverClockInit/PeiOverClockLib.h
JasperLakePlatSamplePkg/Features/OverClocking/OverclockInterface/OverClockSmiHandler.h
JasperLakePlatSamplePkg/Features/OverClocking/OverclockInterface/OverclockInterface.h
JasperLakePlatSamplePkg/Features/Pep/Smm/PepBccdSmm.h
JasperLakePlatSamplePkg/Features/PlatformStatusCodeHandler/Pei/PlatformStatusCodeHandlerPei.h
JasperLakePlatSamplePkg/Features/PlatformStatusCodeHandler/RuntimeDxe/PlatformStatusCodeHandlerRuntimeDxe.h
JasperLakePlatSamplePkg/Features/PlatformStatusCodeHandler/Smm/PlatformStatusCodeHandlerSmm.h
JasperLakePlatSamplePkg/Features/Smbios/SmbiosMiscDxe/CommonHeader.h
JasperLakePlatSamplePkg/Features/Smbios/SmbiosMiscDxe/SmbiosMisc.h
JasperLakePlatSamplePkg/Features/Smbios/SmbiosMiscDxe/SmbiosMiscStrings.h
JasperLakePlatSamplePkg/Features/Smbios/SmbiosTpmDeviceInfo/SmbiosTpmDeviceInfo.h
JasperLakePlatSamplePkg/Features/TrustedDeviceSetup/TrustedDeviceSetupExtensionProtocol.h
JasperLakePlatSamplePkg/Features/UiApp/BootMngr/BootManager.h
JasperLakePlatSamplePkg/Features/UiApp/DeviceMngr/DeviceManager.h
JasperLakePlatSamplePkg/Features/UiApp/FormsetGuid.h
JasperLakePlatSamplePkg/Features/UiApp/FrontPage.h
JasperLakePlatSamplePkg/Features/UiApp/Language.h
JasperLakePlatSamplePkg/Features/UiApp/String.h
JasperLakePlatSamplePkg/Features/UiApp/UiApp.inf
JasperLakePlatSamplePkg/Features/Usb/UsbDeviceDxe/MsgPrintf.h
JasperLakePlatSamplePkg/Features/Usb/UsbDeviceDxe/UsbDeviceDxe.h
JasperLakePlatSamplePkg/Features/Usb/UsbDeviceDxe/UsbDeviceMode.c
JasperLakePlatSamplePkg/Features/Usb/UsbDeviceDxe/UsbDeviceMode.h
JasperLakePlatSamplePkg/Features/Usb/UsbDeviceDxe/UsbFuncIo.c
JasperLakePlatSamplePkg/Features/Usb/UsbDeviceDxe/UsbFuncIo.h
JasperLakePlatSamplePkg/Features/Usb/UsbDeviceDxe/UsbIoNode.h
JasperLakePlatSamplePkg/Features/Usb/UsbDeviceDxe/XdciCommon.h
JasperLakePlatSamplePkg/Features/Usb/UsbDeviceDxe/XdciDWC.c
JasperLakePlatSamplePkg/Features/Usb/UsbDeviceDxe/XdciDWC.h
JasperLakePlatSamplePkg/Features/Usb/UsbDeviceDxe/XdciDevice.h
JasperLakePlatSamplePkg/Features/Usb/UsbDeviceDxe/XdciInterface.h
JasperLakePlatSamplePkg/Features/Usb/UsbDeviceDxe/XdciUtility.c
JasperLakePlatSamplePkg/Features/Usb/UsbDeviceDxe/XdciUtility.h
JasperLakePlatSamplePkg/Features/UsbTypeC/Include/UsbTypeC.h
JasperLakePlatSamplePkg/Features/UsbTypeC/UsbTypeCDxe/UsbTypeCDxe.h
JasperLakePlatSamplePkg/Features/VTd/IntelVTdPmrPei/IntelVTdPmrPei.h
JasperLakePlatSamplePkg/FspWrapper/Library/SecFspWrapperPlatformSecLib/Ia32/Fsp.h
JasperLakePlatSamplePkg/FspWrapper/Library/SecFspWrapperPlatformSecLib/Ia32/SecEntry.asm
JasperLakePlatSamplePkg/FspWrapper/Library/SecFspWrapperPlatformSecLib/Ia32/SecEntry.nasm
JasperLakePlatSamplePkg/FspWrapper/Library/SecFspWrapperPlatformSecLib/SecTempRamDone.c
JasperLakePlatSamplePkg/Include/AttemptUsbFirst.h
JasperLakePlatSamplePkg/Include/ChassisIntrDetHob.h
JasperLakePlatSamplePkg/Include/CnvVariables.h
JasperLakePlatSamplePkg/Include/CommonDefinitions.h
JasperLakePlatSamplePkg/Include/CustomOptionControl.h
JasperLakePlatSamplePkg/Include/DimmInfo.h
JasperLakePlatSamplePkg/Include/Efi.h
JasperLakePlatSamplePkg/Include/FirwmareConfigurations.h
JasperLakePlatSamplePkg/Include/Guid/AcpiVariable.h
JasperLakePlatSamplePkg/Include/Guid/CrashLog.h
JasperLakePlatSamplePkg/Include/Guid/PlatformEmmcHs400Info.h
JasperLakePlatSamplePkg/Include/Guid/PlatformGlobalVariable.h
JasperLakePlatSamplePkg/Include/Guid/PttInstance.h
JasperLakePlatSamplePkg/Include/Guid/PttPTPInstanceGuid.h
JasperLakePlatSamplePkg/Include/Guid/S3MemoryVariable.h
JasperLakePlatSamplePkg/Include/Guid/SystemNvDataGuid.h
JasperLakePlatSamplePkg/Include/Guid/Tcg2ConfigHii.h
JasperLakePlatSamplePkg/Include/Guid/TcoWdtHob.h
JasperLakePlatSamplePkg/Include/Guid/TxtOneTouch.h
JasperLakePlatSamplePkg/Include/HstiIbvFeatureBit.h
JasperLakePlatSamplePkg/Include/IccSetupData.h
JasperLakePlatSamplePkg/Include/Library/BaseCryptLib.h
JasperLakePlatSamplePkg/Include/Library/BaseEcFlashLib.h
JasperLakePlatSamplePkg/Include/Library/BasePlatformVariableLib.h
JasperLakePlatSamplePkg/Include/Library/BootGuardRevocationLib.h
JasperLakePlatSamplePkg/Include/Library/DxeAmtPolicyUpdateLib.h
JasperLakePlatSamplePkg/Include/Library/DxeCpuPolicyUpdateLib.h
JasperLakePlatSamplePkg/Include/Library/DxeFirmwareVersionInfoLib.h
JasperLakePlatSamplePkg/Include/Library/DxeInstallNhltTableLib.h
JasperLakePlatSamplePkg/Include/Library/DxeMePolicyUpdateLib.h
JasperLakePlatSamplePkg/Include/Library/DxeOpromPatchLib.h
JasperLakePlatSamplePkg/Include/Library/DxePchPolicyUpdateLib.h
JasperLakePlatSamplePkg/Include/Library/DxePlatformBootManagerLib.h
JasperLakePlatSamplePkg/Include/Library/DxePolicyBoardConfigLib.h
JasperLakePlatSamplePkg/Include/Library/DxeSaPolicyUpdateLib.h
JasperLakePlatSamplePkg/Include/Library/EcCommands.h
JasperLakePlatSamplePkg/Include/Library/EcHwLib.h
JasperLakePlatSamplePkg/Include/Library/EcMiscLib.h
JasperLakePlatSamplePkg/Include/Library/EcTcssLib.h
JasperLakePlatSamplePkg/Include/Library/I2cMmioConfigLib.h
JasperLakePlatSamplePkg/Include/Library/MultiPlatSupportLib.h
JasperLakePlatSamplePkg/Include/Library/PdtUpdateLib.h
JasperLakePlatSamplePkg/Include/Library/PeiCpuPolicyDebugLib.h
JasperLakePlatSamplePkg/Include/Library/PeiPchPolicyDebugLib.h
JasperLakePlatSamplePkg/Include/Library/PeiPlatformLib.h
JasperLakePlatSamplePkg/Include/Library/PeiPlatformRecoveryLib.h
JasperLakePlatSamplePkg/Include/Library/PeiPolicyInitLib.h
JasperLakePlatSamplePkg/Include/Library/PeiReadWriteVariableLib.h
JasperLakePlatSamplePkg/Include/Library/PeiSaPolicyDebugLib.h
JasperLakePlatSamplePkg/Include/Library/PeiSiPolicyDebugLib.h
JasperLakePlatSamplePkg/Include/Library/PeiSwbpeLib.h
JasperLakePlatSamplePkg/Include/Library/PeiWdtAppLib.h
JasperLakePlatSamplePkg/Include/Library/PlatformFvAddressLib.h
JasperLakePlatSamplePkg/Include/Library/PlatformInitLib.h
JasperLakePlatSamplePkg/Include/Library/PlatformSecureLib.h
JasperLakePlatSamplePkg/Include/Library/PssLib.h
JasperLakePlatSamplePkg/Include/Library/SecurePreMemoryDataLoadLib.h
JasperLakePlatSamplePkg/Include/Library/SerialIoUartDebugHelperLib.h
JasperLakePlatSamplePkg/Include/Library/SerialIoUartDebugPropertyLib.h
JasperLakePlatSamplePkg/Include/Library/SpiFlashCommon.h
JasperLakePlatSamplePkg/Include/Library/Tcg.h
JasperLakePlatSamplePkg/Include/Library/Tcg2PhysicalPresenceLib.h
JasperLakePlatSamplePkg/Include/Library/TcgCore.h
JasperLakePlatSamplePkg/Include/Library/TcgUtil.h
JasperLakePlatSamplePkg/Include/Library/UsbDeviceLib.h
JasperLakePlatSamplePkg/Include/MultiPlatSupport.h
JasperLakePlatSamplePkg/Include/OcSetupVariable.h
JasperLakePlatSamplePkg/Include/Platform.h
JasperLakePlatSamplePkg/Include/PlatformClock.h
JasperLakePlatSamplePkg/Include/PlatformConfigurationChangeVariable.h
JasperLakePlatSamplePkg/Include/PlatformInfo.h
JasperLakePlatSamplePkg/Include/PlatformNvRamHookLib.h
JasperLakePlatSamplePkg/Include/PlatformPostCode.h
JasperLakePlatSamplePkg/Include/PolicyUpdateMacro.h
JasperLakePlatSamplePkg/Include/Ppi/OverClockPpi.h
JasperLakePlatSamplePkg/Include/Protocol/DxePolicyUpdateProtocol.h
JasperLakePlatSamplePkg/Include/Protocol/EcAccess.h
JasperLakePlatSamplePkg/Include/Protocol/EfiUsbFnIo.h
JasperLakePlatSamplePkg/Include/Protocol/EmmcDriverStrengthProtocol.h
JasperLakePlatSamplePkg/Include/Protocol/I2cBusConfigurationManagement.h
JasperLakePlatSamplePkg/Include/Protocol/I2cMaster.h
JasperLakePlatSamplePkg/Include/Protocol/IccOverClocking.h
JasperLakePlatSamplePkg/Include/Protocol/LifeCycleState.h
JasperLakePlatSamplePkg/Include/Protocol/RstLegacyBootDisabledProtocol.h
JasperLakePlatSamplePkg/Include/Protocol/SmmCpuSaveState.h
JasperLakePlatSamplePkg/Include/Protocol/SmmTxtResource.h
JasperLakePlatSamplePkg/Include/Protocol/SystemMonitor.h
JasperLakePlatSamplePkg/Include/Protocol/TrustedDeviceSetupMainProtocol.h
JasperLakePlatSamplePkg/Include/Protocol/TxtOneTouchOp.h
JasperLakePlatSamplePkg/Include/Protocol/UsbDeviceModeProtocol.h
JasperLakePlatSamplePkg/Include/ScsEmmcSoftwareTuningVariable.h
JasperLakePlatSamplePkg/Include/Setup.h
JasperLakePlatSamplePkg/Include/SetupConfiguration.h
JasperLakePlatSamplePkg/Include/SmbiosPlatformInfoDefault.h
JasperLakePlatSamplePkg/Include/SmbiosPlatformInfoDefinition.h
JasperLakePlatSamplePkg/Include/Tcg2ConfigNvData.h
JasperLakePlatSamplePkg/Include/TcgSetup.h
JasperLakePlatSamplePkg/Include/TrustedDeviceSetup.h
JasperLakePlatSamplePkg/Library/DxeInstallNhltTableLib/DxeCreateNhltTableLib.h
JasperLakePlatSamplePkg/Library/DxeInstallNhltTableLib/NhltEndpoints.h
JasperLakePlatSamplePkg/Library/DxePlatformBootManagerLib/FastBootSupport.h
JasperLakePlatSamplePkg/Library/DxePlatformBootManagerLib/PlatformData.c
JasperLakePlatSamplePkg/Library/DxePlatformBootManagerLib/String.h
JasperLakePlatSamplePkg/Library/DxePolicyBoardConfigLib/DxePolicyBoardConfig.h
JasperLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxeSaPolicyUpdate.h
JasperLakePlatSamplePkg/Library/DxeSmmScriptLib/DxeSmmScriptLib.h
JasperLakePlatSamplePkg/Library/PeiPolicyBoardConfigLib/PeiCpuPolicyBoardConfigPreMem.c
JasperLakePlatSamplePkg/Library/PeiPolicyBoardConfigLib/PeiMePolicyBoardConfig.c
JasperLakePlatSamplePkg/Library/PeiPolicyBoardConfigLib/PeiMePolicyBoardConfigPreMem.c
JasperLakePlatSamplePkg/Library/PeiPolicyBoardConfigLib/PeiPchPolicyBoardConfig.c
JasperLakePlatSamplePkg/Library/PeiPolicyBoardConfigLib/PeiPchPolicyBoardConfigPreMem.c
JasperLakePlatSamplePkg/Library/PeiPolicyBoardConfigLib/PeiSaPolicyBoardConfig.c
JasperLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiCpuPolicyDebugLib.c
JasperLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiPchPolicyDebugLib.c
JasperLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiPchPolicyDebugPreMemLib.c
JasperLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiPolicyDebug.h
JasperLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiPolicyDebugLib.inf
JasperLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiPolicyDebugLibFsp.inf
JasperLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiSaPolicyDebugLib.c
JasperLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiSiPolicyDebugLib.c
JasperLakePlatSamplePkg/Library/PeiPolicyInitLib/PeiAmtPolicyInit.h
JasperLakePlatSamplePkg/Library/PeiPolicyInitLib/PeiCpuPolicyInit.h
JasperLakePlatSamplePkg/Library/PeiPolicyInitLib/PeiMePolicyInit.h
JasperLakePlatSamplePkg/Library/PeiPolicyInitLib/PeiPolicyInit.h
JasperLakePlatSamplePkg/Library/PeiPolicyInitLib/PeiSaPolicyInit.c
JasperLakePlatSamplePkg/Library/PeiPolicyInitLib/PeiSaPolicyInit.h
JasperLakePlatSamplePkg/Library/PeiPolicyInitLib/PeiSiPolicyInit.h
JasperLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiAmtPolicyUpdate.c
JasperLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiMePolicyUpdate.h
JasperLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiMePolicyUpdatePreMem.c
JasperLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.h
JasperLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
JasperLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
JasperLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
JasperLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSiPolicyUpdate.h
JasperLakePlatSamplePkg/Library/PlatformInitLib/PlatformInitLib.h
JasperLakePlatSamplePkg/Library/PlatformInitLib/SerialPortInit.c
JasperLakePlatSamplePkg/Platform/PciPlatform/Dxe/PciPlatform.h
JasperLakePlatSamplePkg/Platform/PlatformSetup/Dxe/Configuration.h
JasperLakePlatSamplePkg/Platform/PlatformSetup/Dxe/KeyboardSetup.h
JasperLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformSetup.h
JasperLakePlatSamplePkg/Platform/SaveMemoryConfig/Dxe/SaveMemoryConfig.h
JasperLakePlatSamplePkg/Platform/SavePegConfig/Dxe/SavePegConfig.h
JasperLakePlatSamplePkg/Platform/SmbiosPlatformInfo/SmbiosPlatformInfo.h
JasperLakePlatSamplePkg/Platform/SpiFvbService/Common/SpiFvbServiceCommon.h
JasperLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.h
JasperLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/FvCallback.c
JasperLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/FvCallback.h
JasperLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.inf
JasperLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.inf
JasperLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedSmm/EcSmi.h
JasperLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedSmm/PcieDockSmi.h
JasperLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedSmm/PlatformInitAdvancedSmm.h
JasperLakePlatSamplePkg/PlatformInitAdvanced/PolicyInitAdvancedDxe/AmtPolicyInitDxe.h
JasperLakePlatSamplePkg/PlatformInitAdvanced/PolicyInitAdvancedDxe/CpuPolicyInitDxe.h
JasperLakePlatSamplePkg/PlatformInitAdvanced/PolicyInitAdvancedDxe/GopPolicyInitDxe.h
JasperLakePlatSamplePkg/PlatformInitAdvanced/PolicyInitAdvancedDxe/MePolicyInitDxe.h
JasperLakePlatSamplePkg/PlatformInitAdvanced/PolicyInitAdvancedDxe/PchPolicyInitDxe.h
JasperLakePlatSamplePkg/PlatformInitAdvanced/PolicyInitAdvancedDxe/PolicyInitAdvancedDxe.inf
JasperLakePlatSamplePkg/PlatformInitAdvanced/PolicyInitAdvancedDxe/SaPolicyInitDxe.h
JasperLakePlatSamplePkg/PlatformInitAdvanced/PolicyInitAdvancedDxe/SiliconPolicyInitDxe.h
JasperLakePlatSamplePkg/Setup/InitStringList.h
JasperLakePlatSamplePkg/Setup/Main.vfr
JasperLakePlatSamplePkg/Setup/MeSetup.h
JasperLakePlatSamplePkg/Setup/OverClockSetup.h
JasperLakePlatSamplePkg/Setup/PchPcieStringPool.hfr
JasperLakePlatSamplePkg/Setup/PchSetup.h
JasperLakePlatSamplePkg/Setup/PchSetup.hfr
JasperLakePlatSamplePkg/Setup/PchUfsSingleController.hfr
JasperLakePlatSamplePkg/Setup/PchUfsStringPool.hfr
JasperLakePlatSamplePkg/Setup/PciBusSetup.hfr
JasperLakePlatSamplePkg/Setup/RstStringPool.hfr
JasperLakePlatSamplePkg/Setup/SaPcieStringPool.hfr
JasperLakePlatSamplePkg/Setup/SaSetup.h
JasperLakePlatSamplePkg/Setup/SetupPreProcTools.hfr
JasperLakePlatSamplePkg/Setup/SetupPrivate.h
JasperLakePlatSamplePkg/Setup/SetupStrTokens.h
JasperLakePlatSamplePkg/Setup/SioNat87393VSetup.h
JasperLakePlatSamplePkg/Setup/SioNct6776FSetup.c
JasperLakePlatSamplePkg/Setup/SioNct6776FSetup.h
JasperLakePlatSamplePkg/Setup/SioSetup.h
JasperLakePlatSamplePkg/Setup/SioWPCN381USetup.h
JasperLakePlatSamplePkg/Setup/StatusCodeSetup.hfr
JasperLakePlatSamplePkg/Vtio/Dxe/VtioDxe.h
