Riviera-PRO 2023.04.112.8911(Linux64) 2024-07-14 02:23:43

Elaboration top modules:
Verilog Module                testbench


---------------------------------------------------------------------------------------
Verilog Module          | Library | Info | Compiler Version      | Compilation Options
---------------------------------------------------------------------------------------
testbench               | work    |      | 2023.04.112 (Linux64) | -timescale 1ns/1ns
stack_behavioural       | work    |      | 2023.04.112 (Linux64) | -timescale 1ns/1ns
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Library                 | Comment
---------------------------------------------------------------------------------------
work                    | None
---------------------------------------------------------------------------------------


Simulation Options: asim +access+r


The performance of simulation is reduced. Version EDU Edition
