@W: BN132 :"e:\verilog_1st_year\i2c\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":963:4:963:9|Removing sequential instance I2C_sb_0.CORERESETP_0.sdif3_spll_lock_q1 because it is equivalent to instance I2C_sb_0.CORERESETP_0.CONFIG2_DONE_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\verilog_1st_year\i2c\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":946:4:946:9|Removing sequential instance I2C_sb_0.CORERESETP_0.CONFIG2_DONE_q1 because it is equivalent to instance I2C_sb_0.CORERESETP_0.CONFIG1_DONE_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\verilog_1st_year\i2c\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":946:4:946:9|Removing sequential instance I2C_sb_0.CORERESETP_0.CONFIG2_DONE_clk_base because it is equivalent to instance I2C_sb_0.CORERESETP_0.sdif3_spll_lock_q2. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\verilog_1st_year\i2c\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":929:4:929:9|Removing sequential instance I2C_sb_0.CORERESETP_0.CONFIG1_DONE_clk_base because it is equivalent to instance I2C_sb_0.CORERESETP_0.sdif3_spll_lock_q2. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: MO161 :"e:\verilog_1st_year\i2c\hdl\i2c_master.v":75:4:75:9|Register bit save_data[5] (in view view:work.i2c_master(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO161 :"e:\verilog_1st_year\i2c\hdl\i2c_master.v":75:4:75:9|Register bit save_data[4] (in view view:work.i2c_master(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO161 :"e:\verilog_1st_year\i2c\hdl\i2c_master.v":75:4:75:9|Register bit save_data[3] (in view view:work.i2c_master(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO161 :"e:\verilog_1st_year\i2c\hdl\i2c_master.v":75:4:75:9|Register bit save_addr[7] (in view view:work.i2c_master(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO161 :"e:\verilog_1st_year\i2c\hdl\i2c_master.v":75:4:75:9|Register bit save_addr[6] (in view view:work.i2c_master(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.
@W: BN114 :"e:\verilog_1st_year\i2c\component\work\i2c_sb\i2c_sb.v":243:9:243:20|Removing instance I2C_sb_0.SYSRESET_POR (in view: work.I2C(verilog)) because it does not drive other instances.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: MT246 :"e:\verilog_1st_year\i2c\component\work\i2c_sb\ccc_0\i2c_sb_ccc_0_fccc.v":20:36:20:43|Blackbox CCC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT420 |Found inferred clock I2C_sb_CCC_0_FCCC|GL0_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on net I2C_sb_0.CCC_0.GL0_net.
@W: MT420 |Found inferred clock i2c_master|i2c_clk_inferred_clock with period 10.00ns. Please declare a user-defined clock on net i2c_top_0.uut.i2c_clk_0.
@W: MT420 |Found inferred clock I2C_sb_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock with period 10.00ns. Please declare a user-defined clock on net I2C_sb_0.FABOSC_0.FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC.
