#cell1 bssselm32_c CMOS schematic 18432 v7r5.6
# 13-May-92 17:48 13-May-92 17:48 dea9106 * .icn pChannelTransistor .sc
# pChannelTransistor .icn nChannelTransistor .sc nChannelTransistor .
V 4
 $H 2 10000 "Asheet" 1 ""; $B "Asheet" 1100 800; $D 2; D
"nChannelTransistor" "nChannelTransistor" 3 "gate" 0 0 1 "source" 30
-20 2 "drain" 30 20 3 3 "chwidth" 1 "chlength" 2 "gateCapacitance" 3;
D "pChannelTransistor" "pChannelTransistor" 3 "gate" 0 0 1 "source" 30
20 2 "drain" 30 -20 3 3 "chwidth" 1 "chlength" 2 "gateCapacitance" 3;
$P 4; P 1 "nw" "" "7"; P 2 "nl" "" "1"; P 3 "pw" "" "3"; P 4 "pl"
"" "2"; $N 21 "DAT_2" "BIN_1" "BLIN_2" "IN_2" "VDD" "IN_1" "VDD"
"OUT_1" "L" "L" "DAT_1" "OUT_2" "R" "VSS1" "VSS1" "DAT_1" "R" "VSS"
"VSS" "DAT_2" "BULK"; $C 20; C 18 1 1; C 9 1 2; C 10 1 3; C 13 1
4; C 12 1 5; C 7 1 6; C 11 1 5; C 8 1 8; C 1 1 9; C 15 1 9; C 6
1 11; C 14 1 12; C 2 1 13; C 3 1 14; C 4 1 14; C 5 1 11; C 16 1
13; C 19 1 18; C 20 1 18; C 17 1 1; $J 6; J 1 "u2" 3 1 1 9 2 1 6
3 1 8 2 1 1 "nw" 2 1 "nl"; J 1 "u3" 3 1 1 13 2 1 4 3 1 8 2 1 1 "nw" 2
1 "nl"; J 2 "u4" 3 1 1 2 2 1 8 3 1 5 2 1 1 "pw" 2 1 "pl"; J 1 "u5" 3
1 1 13 2 1 6 3 1 12 2 1 1 "nw" 2 1 "nl"; J 1 "u7" 3 1 1 9 2 1 4 3 1
12 2 1 1 "nw" 2 1 "nl"; J 2 "u8" 3 1 1 3 2 1 5 3 1 12 2 1 1 "pw" 2 1
"pl"; $I 6; I 1 "u2" "@" 530 460 3 22 2 1 1 "nw" 2 1 "nl"; I 1 "u3"
"@" 570 410 3 22 2 1 1 "nw" 2 1 "nl"; I 2 "u4" "@" 630 340 4 22 2 1 1
"pw" 2 1 "pl"; I 1 "u5" "@" 570 180 3 22 2 1 1 "nw" 2 1 "nl"; I 1
"u7" "@" 530 230 3 22 2 1 1 "nw" 2 1 "nl"; I 2 "u8" "@" 630 240 4 22
2 1 1 "pw" 2 1 "pl"; $E 45; E 20400002 530 460 1 1 1; E 20400002
510 430 1 1 2; E 20400002 550 430 1 1 3; E 20400002 570 410 1 2 1;
E 20400002 550 380 1 2 2; E 20400002 590 380 1 2 3; E 20000002 600
380 0; E 20000002 600 430 0; E 20200002 630 120 + 630 125 "dat_2" 1
LB H 0 + 630 105 "" 1 LB H 0 18 0; E 20600002 630 340 + 630 345
"bin_1" 1 LB H 0 + 630 325 "" 1 LB H 0 9 1 3 1; E 20400002 600 360 1
3 2; E 20400002 600 320 1 3 3; E 20400002 530 230 1 5 1; E 20400002
510 200 1 5 2; E 20400002 550 200 1 5 3; E 20400002 570 180 1 4 1;
E 20400002 550 150 1 4 2; E 20400002 590 150 1 4 3; E 20000002 600
150 0; E 20000002 600 200 0; E 20600002 630 240 + 630 245 "blin_2" 1
LB H 0 + 630 225 "" 1 LB H 0 10 1 6 1; E 20400002 600 260 1 6 2; E
20400002 600 220 1 6 3; E 20200002 440 200 + 440 205 "in_2" 1 LB H 0
+ 440 185 "" 1 LB H 0 13 0; E 20200002 630 290 + 630 295 "vdd" 1 LB H
0 + 630 275 "" 1 LB H 0 12 0; E 20000002 600 290 0; E 20000002 460
430 0; E 20000002 460 150 0; E 20200002 440 430 + 440 435 "in_1" 1
LB H 0 + 440 415 "" 1 LB H 0 7 0; E 20200002 440 290 + 440 295 "vdd"
1 LB H 0 + 440 275 "" 1 LB H 0 11 0; E 20000002 480 380 0; E
20000002 480 200 0; E 20200002 630 430 + 630 435 "out_1" 1 LB H 0 +
630 415 "" 1 LB H 0 8 0; E 20200002 530 510 + 530 515 "l" 1 LB H 0 +
530 495 "" 1 LB H 0 1 0; E 20200002 530 100 + 530 105 "l" 1 LB H 0 +
530 85 "" 1 LB H 0 15 0; E 20200002 630 490 + 630 495 "dat_1" 1 LB H
0 + 630 475 "" 1 LB H 0 6 0; E 20200002 630 200 + 630 205 "out_2" 1
LB H 0 + 630 185 "" 1 LB H 0 14 0; E 20200002 570 510 + 570 515 "r" 1
LB H 0 + 570 495 "" 1 LB H 0 2 0; E 20200002 440 500 + 440 505 "vss1"
1 LB H 0 + 440 485 "" 1 LB H 0 3 0; E 20200002 630 500 + 630 505
"vss1" 1 LB H 0 + 630 485 "" 1 LB H 0 4 0; E 20200002 440 490 + 440
495 "dat_1" 1 LB H 0 + 440 475 "" 1 LB H 0 5 0; E 20200002 570 100 +
570 105 "r" 1 LB H 0 + 570 85 "" 1 LB H 0 16 0; E 20200002 440 110 +
440 115 "vss" 1 LB H 0 + 440 95 "" 1 LB H 0 19 0; E 20200002 630 110
+ 630 115 "vss" 1 LB H 0 + 630 95 "" 1 LB H 0 20 0; E 20200002 440
120 + 440 125 "dat_2" 1 LB H 0 + 440 105 "" 1 LB H 0 17 0; $S 32; S
6 7 2; S 7 8 2; S 3 8 2; S 45 9 2; S 18 19 2; S 19 20 2; S 15 20
2; S 20 23 2; S 31 5 2; S 26 25 2; S 26 12 2; S 22 26 2; S 28 27
2; S 28 17 2; S 29 27 2; S 27 2 2; S 30 26 2; S 24 32 2; S 32 14
2; S 32 31 2; S 8 33 2; S 13 1 2; S 1 34 2; S 16 4 2; S 35 13 2
; S 41 36 2; S 11 7 2; S 20 37 2; S 4 38 2; S 39 40 2; S 42 16 2
; S 43 44 2; $Z;
