Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Tue Oct 17 13:24:12 2017
| Host         : DESKTOP-6URJJC5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file Main_timing_summary_routed.rpt -rpx Main_timing_summary_routed.rpx
| Design       : Main
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 6 register/latch pins with no clock driven by root clock pin: x1/clk_M_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.619        0.000                      0                  500        0.170        0.000                      0                  500        4.500        0.000                       0                   279  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.619        0.000                      0                  500        0.170        0.000                      0                  500        4.500        0.000                       0                   279  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.619ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.170ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.619ns  (required time - arrival time)
  Source:                 p1/curser_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1/code_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.240ns  (logic 1.597ns (25.591%)  route 4.643ns (74.409%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=278, routed)         1.716     5.075    p1/clk_IBUF_BUFG
    SLICE_X6Y66          FDRE                                         r  p1/curser_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y66          FDRE (Prop_fdre_C_Q)         0.518     5.593 r  p1/curser_reg[1]/Q
                         net (fo=53, routed)          1.657     7.250    p1/curser_reg_n_0_[1]
    SLICE_X2Y56          LUT6 (Prop_lut6_I2_O)        0.124     7.374 r  p1/curser[0]_i_7/O
                         net (fo=1, routed)           0.000     7.374    p1/curser[0]_i_7_n_0
    SLICE_X2Y56          MUXF7 (Prop_muxf7_I1_O)      0.214     7.588 r  p1/curser_reg[0]_i_3/O
                         net (fo=3, routed)           0.879     8.468    p1/curser_reg[0]_i_3_n_0
    SLICE_X2Y57          LUT4 (Prop_lut4_I0_O)        0.297     8.765 f  p1/curser[0]_i_2/O
                         net (fo=39, routed)          1.032     9.796    p1/curser[0]_i_2_n_0
    SLICE_X3Y64          LUT5 (Prop_lut5_I4_O)        0.118     9.914 r  p1/code[7]_i_2/O
                         net (fo=1, routed)           0.695    10.610    f2/curser_reg[2]
    SLICE_X5Y66          LUT5 (Prop_lut5_I3_O)        0.326    10.936 r  f2/code[7]_i_1/O
                         net (fo=1, routed)           0.379    11.315    p1/state_reg[2]
    SLICE_X5Y66          FDRE                                         r  p1/code_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=278, routed)         1.596    14.782    p1/clk_IBUF_BUFG
    SLICE_X5Y66          FDRE                                         r  p1/code_reg[7]/C
                         clock pessimism              0.269    15.051    
                         clock uncertainty           -0.035    15.015    
    SLICE_X5Y66          FDRE (Setup_fdre_C_D)       -0.081    14.934    p1/code_reg[7]
  -------------------------------------------------------------------
                         required time                         14.934    
                         arrival time                         -11.315    
  -------------------------------------------------------------------
                         slack                                  3.619    

Slack (MET) :             3.716ns  (required time - arrival time)
  Source:                 f2/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1/sum_time_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.213ns  (logic 2.177ns (35.037%)  route 4.036ns (64.963%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.704ns = ( 14.704 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=278, routed)         1.711     5.070    f2/clk_IBUF_BUFG
    SLICE_X2Y78          FDRE                                         r  f2/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.518     5.588 f  f2/state_reg[0]/Q
                         net (fo=67, routed)          1.835     7.423    p1/d8/state[0]
    SLICE_X6Y67          LUT6 (Prop_lut6_I3_O)        0.124     7.547 r  p1/d8/choose_run[1]_i_3/O
                         net (fo=18, routed)          0.756     8.303    p1/d8/change_flag_reg_1
    SLICE_X7Y64          LUT3 (Prop_lut3_I1_O)        0.118     8.421 r  p1/d8/sum_time[3]_i_6/O
                         net (fo=2, routed)           0.859     9.280    p1/d8/sum_time[3]_i_6_n_0
    SLICE_X7Y64          LUT6 (Prop_lut6_I0_O)        0.326     9.606 r  p1/d8/sum_time[3]_i_9/O
                         net (fo=1, routed)           0.000     9.606    p1/d8/sum_time[3]_i_9_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.156 r  p1/d8/sum_time_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.156    p1/d8/sum_time_reg[3]_i_3_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.395 r  p1/d8/sum_time_reg[7]_i_6/O[2]
                         net (fo=1, routed)           0.586    10.981    f2/sum_time_reg[5][2]
    SLICE_X8Y65          LUT5 (Prop_lut5_I4_O)        0.302    11.283 r  f2/sum_time[6]_i_1/O
                         net (fo=1, routed)           0.000    11.283    p1/state_reg[0]_9[6]
    SLICE_X8Y65          FDRE                                         r  p1/sum_time_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=278, routed)         1.518    14.704    p1/clk_IBUF_BUFG
    SLICE_X8Y65          FDRE                                         r  p1/sum_time_reg[6]/C
                         clock pessimism              0.252    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X8Y65          FDRE (Setup_fdre_C_D)        0.079    14.999    p1/sum_time_reg[6]
  -------------------------------------------------------------------
                         required time                         14.999    
                         arrival time                         -11.283    
  -------------------------------------------------------------------
                         slack                                  3.716    

Slack (MET) :             3.755ns  (required time - arrival time)
  Source:                 f2/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1/sum_time_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.252ns  (logic 2.157ns (34.501%)  route 4.095ns (65.499%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=278, routed)         1.711     5.070    f2/clk_IBUF_BUFG
    SLICE_X2Y78          FDRE                                         r  f2/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.518     5.588 f  f2/state_reg[0]/Q
                         net (fo=67, routed)          1.835     7.423    p1/d8/state[0]
    SLICE_X6Y67          LUT6 (Prop_lut6_I3_O)        0.124     7.547 r  p1/d8/choose_run[1]_i_3/O
                         net (fo=18, routed)          0.756     8.303    p1/d8/change_flag_reg_1
    SLICE_X7Y64          LUT3 (Prop_lut3_I1_O)        0.118     8.421 r  p1/d8/sum_time[3]_i_6/O
                         net (fo=2, routed)           0.859     9.280    p1/d8/sum_time[3]_i_6_n_0
    SLICE_X7Y64          LUT6 (Prop_lut6_I0_O)        0.326     9.606 r  p1/d8/sum_time[3]_i_9/O
                         net (fo=1, routed)           0.000     9.606    p1/d8/sum_time[3]_i_9_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.156 r  p1/d8/sum_time_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.156    p1/d8/sum_time_reg[3]_i_3_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.378 r  p1/d8/sum_time_reg[7]_i_6/O[0]
                         net (fo=1, routed)           0.645    11.023    f2/sum_time_reg[5][0]
    SLICE_X6Y65          LUT6 (Prop_lut6_I5_O)        0.299    11.322 r  f2/sum_time[4]_i_1/O
                         net (fo=1, routed)           0.000    11.322    p1/state_reg[0]_9[4]
    SLICE_X6Y65          FDRE                                         r  p1/sum_time_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=278, routed)         1.597    14.783    p1/clk_IBUF_BUFG
    SLICE_X6Y65          FDRE                                         r  p1/sum_time_reg[4]/C
                         clock pessimism              0.252    15.035    
                         clock uncertainty           -0.035    14.999    
    SLICE_X6Y65          FDRE (Setup_fdre_C_D)        0.077    15.076    p1/sum_time_reg[4]
  -------------------------------------------------------------------
                         required time                         15.076    
                         arrival time                         -11.322    
  -------------------------------------------------------------------
                         slack                                  3.755    

Slack (MET) :             3.793ns  (required time - arrival time)
  Source:                 f2/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1/sum_time_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.164ns  (logic 2.273ns (36.873%)  route 3.891ns (63.127%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=278, routed)         1.711     5.070    f2/clk_IBUF_BUFG
    SLICE_X2Y78          FDRE                                         r  f2/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.518     5.588 f  f2/state_reg[0]/Q
                         net (fo=67, routed)          1.835     7.423    p1/d8/state[0]
    SLICE_X6Y67          LUT6 (Prop_lut6_I3_O)        0.124     7.547 r  p1/d8/choose_run[1]_i_3/O
                         net (fo=18, routed)          0.756     8.303    p1/d8/change_flag_reg_1
    SLICE_X7Y64          LUT3 (Prop_lut3_I1_O)        0.118     8.421 r  p1/d8/sum_time[3]_i_6/O
                         net (fo=2, routed)           0.859     9.280    p1/d8/sum_time[3]_i_6_n_0
    SLICE_X7Y64          LUT6 (Prop_lut6_I0_O)        0.326     9.606 r  p1/d8/sum_time[3]_i_9/O
                         net (fo=1, routed)           0.000     9.606    p1/d8/sum_time[3]_i_9_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.156 r  p1/d8/sum_time_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.156    p1/d8/sum_time_reg[3]_i_3_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.490 r  p1/d8/sum_time_reg[7]_i_6/O[1]
                         net (fo=1, routed)           0.441    10.931    f2/sum_time_reg[5][1]
    SLICE_X7Y66          LUT6 (Prop_lut6_I5_O)        0.303    11.234 r  f2/sum_time[5]_i_1/O
                         net (fo=1, routed)           0.000    11.234    p1/state_reg[0]_9[5]
    SLICE_X7Y66          FDRE                                         r  p1/sum_time_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=278, routed)         1.596    14.782    p1/clk_IBUF_BUFG
    SLICE_X7Y66          FDRE                                         r  p1/sum_time_reg[5]/C
                         clock pessimism              0.252    15.034    
                         clock uncertainty           -0.035    14.998    
    SLICE_X7Y66          FDRE (Setup_fdre_C_D)        0.029    15.027    p1/sum_time_reg[5]
  -------------------------------------------------------------------
                         required time                         15.027    
                         arrival time                         -11.234    
  -------------------------------------------------------------------
                         slack                                  3.793    

Slack (MET) :             3.805ns  (required time - arrival time)
  Source:                 p1/curser_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1/curser_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.237ns  (logic 1.633ns (26.184%)  route 4.604ns (73.816%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=278, routed)         1.716     5.075    p1/clk_IBUF_BUFG
    SLICE_X6Y66          FDRE                                         r  p1/curser_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y66          FDRE (Prop_fdre_C_Q)         0.518     5.593 r  p1/curser_reg[1]/Q
                         net (fo=53, routed)          1.657     7.250    p1/curser_reg_n_0_[1]
    SLICE_X2Y56          LUT6 (Prop_lut6_I2_O)        0.124     7.374 f  p1/curser[0]_i_7/O
                         net (fo=1, routed)           0.000     7.374    p1/curser[0]_i_7_n_0
    SLICE_X2Y56          MUXF7 (Prop_muxf7_I1_O)      0.214     7.588 f  p1/curser_reg[0]_i_3/O
                         net (fo=3, routed)           0.879     8.468    p1/curser_reg[0]_i_3_n_0
    SLICE_X2Y57          LUT4 (Prop_lut4_I0_O)        0.297     8.765 r  p1/curser[0]_i_2/O
                         net (fo=39, routed)          1.527    10.292    p1/d11/curser_reg[2]
    SLICE_X7Y66          LUT5 (Prop_lut5_I1_O)        0.153    10.445 r  p1/d11/curser[1]_i_2/O
                         net (fo=2, routed)           0.540    10.984    p1/d11/curser[1]_i_2_n_0
    SLICE_X6Y66          LUT6 (Prop_lut6_I0_O)        0.327    11.311 r  p1/d11/curser[1]_i_1/O
                         net (fo=1, routed)           0.000    11.311    p1/d11_n_4
    SLICE_X6Y66          FDRE                                         r  p1/curser_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=278, routed)         1.596    14.782    p1/clk_IBUF_BUFG
    SLICE_X6Y66          FDRE                                         r  p1/curser_reg[1]/C
                         clock pessimism              0.293    15.075    
                         clock uncertainty           -0.035    15.039    
    SLICE_X6Y66          FDRE (Setup_fdre_C_D)        0.077    15.116    p1/curser_reg[1]
  -------------------------------------------------------------------
                         required time                         15.116    
                         arrival time                         -11.311    
  -------------------------------------------------------------------
                         slack                                  3.805    

Slack (MET) :             3.809ns  (required time - arrival time)
  Source:                 p1/curser_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1/L_dry_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.160ns  (logic 1.633ns (26.511%)  route 4.527ns (73.489%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=278, routed)         1.716     5.075    p1/clk_IBUF_BUFG
    SLICE_X6Y66          FDRE                                         r  p1/curser_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y66          FDRE (Prop_fdre_C_Q)         0.518     5.593 r  p1/curser_reg[1]/Q
                         net (fo=53, routed)          1.657     7.250    p1/curser_reg_n_0_[1]
    SLICE_X2Y56          LUT6 (Prop_lut6_I2_O)        0.124     7.374 f  p1/curser[0]_i_7/O
                         net (fo=1, routed)           0.000     7.374    p1/curser[0]_i_7_n_0
    SLICE_X2Y56          MUXF7 (Prop_muxf7_I1_O)      0.214     7.588 f  p1/curser_reg[0]_i_3/O
                         net (fo=3, routed)           0.879     8.468    p1/curser_reg[0]_i_3_n_0
    SLICE_X2Y57          LUT4 (Prop_lut4_I0_O)        0.297     8.765 r  p1/curser[0]_i_2/O
                         net (fo=39, routed)          1.527    10.292    p1/d11/curser_reg[2]
    SLICE_X7Y66          LUT5 (Prop_lut5_I1_O)        0.153    10.445 r  p1/d11/curser[1]_i_2/O
                         net (fo=2, routed)           0.463    10.907    p1/d11/curser[1]_i_2_n_0
    SLICE_X5Y67          LUT6 (Prop_lut6_I2_O)        0.327    11.234 r  p1/d11/L_dry_i_1/O
                         net (fo=1, routed)           0.000    11.234    p1/d11_n_10
    SLICE_X5Y67          FDRE                                         r  p1/L_dry_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=278, routed)         1.595    14.781    p1/clk_IBUF_BUFG
    SLICE_X5Y67          FDRE                                         r  p1/L_dry_reg/C
                         clock pessimism              0.269    15.050    
                         clock uncertainty           -0.035    15.014    
    SLICE_X5Y67          FDRE (Setup_fdre_C_D)        0.029    15.043    p1/L_dry_reg
  -------------------------------------------------------------------
                         required time                         15.043    
                         arrival time                         -11.234    
  -------------------------------------------------------------------
                         slack                                  3.809    

Slack (MET) :             3.859ns  (required time - arrival time)
  Source:                 f2/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1/single_time_reg[2][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.873ns  (logic 0.999ns (17.011%)  route 4.874ns (82.989%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=278, routed)         1.711     5.070    f2/clk_IBUF_BUFG
    SLICE_X2Y78          FDRE                                         r  f2/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.518     5.588 r  f2/state_reg[0]/Q
                         net (fo=67, routed)          2.021     7.609    f2/state[0]
    SLICE_X5Y66          LUT3 (Prop_lut3_I2_O)        0.154     7.763 r  f2/ram[1][4]_i_1/O
                         net (fo=38, routed)          2.166     9.929    p1/state_reg[1]
    SLICE_X4Y56          LUT6 (Prop_lut6_I0_O)        0.327    10.256 r  p1/single_time[2][3]_i_1/O
                         net (fo=4, routed)           0.686    10.942    p1/single_time[2][3]_i_1_n_0
    SLICE_X1Y58          FDRE                                         r  p1/single_time_reg[2][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=278, routed)         1.604    14.790    p1/clk_IBUF_BUFG
    SLICE_X1Y58          FDRE                                         r  p1/single_time_reg[2][0]/C
                         clock pessimism              0.252    15.042    
                         clock uncertainty           -0.035    15.006    
    SLICE_X1Y58          FDRE (Setup_fdre_C_CE)      -0.205    14.801    p1/single_time_reg[2][0]
  -------------------------------------------------------------------
                         required time                         14.801    
                         arrival time                         -10.942    
  -------------------------------------------------------------------
                         slack                                  3.859    

Slack (MET) :             3.859ns  (required time - arrival time)
  Source:                 f2/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1/single_time_reg[2][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.873ns  (logic 0.999ns (17.011%)  route 4.874ns (82.989%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=278, routed)         1.711     5.070    f2/clk_IBUF_BUFG
    SLICE_X2Y78          FDRE                                         r  f2/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.518     5.588 r  f2/state_reg[0]/Q
                         net (fo=67, routed)          2.021     7.609    f2/state[0]
    SLICE_X5Y66          LUT3 (Prop_lut3_I2_O)        0.154     7.763 r  f2/ram[1][4]_i_1/O
                         net (fo=38, routed)          2.166     9.929    p1/state_reg[1]
    SLICE_X4Y56          LUT6 (Prop_lut6_I0_O)        0.327    10.256 r  p1/single_time[2][3]_i_1/O
                         net (fo=4, routed)           0.686    10.942    p1/single_time[2][3]_i_1_n_0
    SLICE_X1Y58          FDRE                                         r  p1/single_time_reg[2][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=278, routed)         1.604    14.790    p1/clk_IBUF_BUFG
    SLICE_X1Y58          FDRE                                         r  p1/single_time_reg[2][1]/C
                         clock pessimism              0.252    15.042    
                         clock uncertainty           -0.035    15.006    
    SLICE_X1Y58          FDRE (Setup_fdre_C_CE)      -0.205    14.801    p1/single_time_reg[2][1]
  -------------------------------------------------------------------
                         required time                         14.801    
                         arrival time                         -10.942    
  -------------------------------------------------------------------
                         slack                                  3.859    

Slack (MET) :             3.873ns  (required time - arrival time)
  Source:                 f2/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1/sum_time_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.808ns  (logic 0.704ns (12.121%)  route 5.104ns (87.879%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.704ns = ( 14.704 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=278, routed)         1.711     5.070    f2/clk_IBUF_BUFG
    SLICE_X1Y78          FDRE                                         r  f2/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.456     5.526 f  f2/state_reg[2]/Q
                         net (fo=52, routed)          2.772     8.298    f2/state[2]
    SLICE_X4Y61          LUT3 (Prop_lut3_I0_O)        0.124     8.422 f  f2/sum_time[7]_i_5/O
                         net (fo=12, routed)          1.448     9.869    p1/state_reg[2]_8
    SLICE_X6Y65          LUT5 (Prop_lut5_I4_O)        0.124     9.993 r  p1/sum_time[7]_i_1/O
                         net (fo=8, routed)           0.885    10.878    p1/sum_time[7]_i_1_n_0
    SLICE_X8Y65          FDRE                                         r  p1/sum_time_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=278, routed)         1.518    14.704    p1/clk_IBUF_BUFG
    SLICE_X8Y65          FDRE                                         r  p1/sum_time_reg[6]/C
                         clock pessimism              0.252    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X8Y65          FDRE (Setup_fdre_C_CE)      -0.169    14.751    p1/sum_time_reg[6]
  -------------------------------------------------------------------
                         required time                         14.751    
                         arrival time                         -10.878    
  -------------------------------------------------------------------
                         slack                                  3.873    

Slack (MET) :             3.919ns  (required time - arrival time)
  Source:                 f2/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1/single_time_reg[0][3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.810ns  (logic 0.999ns (17.193%)  route 4.811ns (82.807%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=278, routed)         1.711     5.070    f2/clk_IBUF_BUFG
    SLICE_X2Y78          FDRE                                         r  f2/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.518     5.588 r  f2/state_reg[0]/Q
                         net (fo=67, routed)          2.021     7.609    f2/state[0]
    SLICE_X5Y66          LUT3 (Prop_lut3_I2_O)        0.154     7.763 r  f2/ram[1][4]_i_1/O
                         net (fo=38, routed)          1.996     9.759    p1/state_reg[1]
    SLICE_X5Y58          LUT6 (Prop_lut6_I0_O)        0.327    10.086 r  p1/single_time[0][3]_i_1/O
                         net (fo=4, routed)           0.794    10.880    p1/single_time[0][3]_i_1_n_0
    SLICE_X5Y58          FDRE                                         r  p1/single_time_reg[0][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=278, routed)         1.602    14.788    p1/clk_IBUF_BUFG
    SLICE_X5Y58          FDRE                                         r  p1/single_time_reg[0][3]/C
                         clock pessimism              0.252    15.040    
                         clock uncertainty           -0.035    15.004    
    SLICE_X5Y58          FDRE (Setup_fdre_C_CE)      -0.205    14.799    p1/single_time_reg[0][3]
  -------------------------------------------------------------------
                         required time                         14.799    
                         arrival time                         -10.880    
  -------------------------------------------------------------------
                         slack                                  3.919    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 p1/d8/pulse1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1/d8/pulse2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=278, routed)         0.597     1.430    p1/d8/clk_IBUF_BUFG
    SLICE_X3Y68          FDRE                                         r  p1/d8/pulse1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y68          FDRE (Prop_fdre_C_Q)         0.141     1.571 r  p1/d8/pulse1_reg/Q
                         net (fo=1, routed)           0.110     1.681    p1/d8/pulse1
    SLICE_X3Y67          FDRE                                         r  p1/d8/pulse2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=278, routed)         0.869     1.938    p1/d8/clk_IBUF_BUFG
    SLICE_X3Y67          FDRE                                         r  p1/d8/pulse2_reg/C
                         clock pessimism             -0.492     1.445    
    SLICE_X3Y67          FDRE (Hold_fdre_C_D)         0.066     1.511    p1/d8/pulse2_reg
  -------------------------------------------------------------------
                         required time                         -1.511    
                         arrival time                           1.681    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 p1/d12/clk_N_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1/d11/pulse1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (46.928%)  route 0.159ns (53.072%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.910ns
    Source Clock Delay      (SCD):    1.404ns
    Clock Pessimism Removal (CPR):    0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=278, routed)         0.571     1.404    p1/d12/clk_IBUF_BUFG
    SLICE_X11Y64         FDRE                                         r  p1/d12/clk_N_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y64         FDRE (Prop_fdre_C_Q)         0.141     1.545 r  p1/d12/clk_N_reg/Q
                         net (fo=2, routed)           0.159     1.705    p1/d11/clk_N
    SLICE_X8Y64          FDRE                                         r  p1/d11/pulse1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=278, routed)         0.841     1.910    p1/d11/clk_IBUF_BUFG
    SLICE_X8Y64          FDRE                                         r  p1/d11/pulse1_reg/C
                         clock pessimism             -0.469     1.440    
    SLICE_X8Y64          FDRE (Hold_fdre_C_D)         0.083     1.523    p1/d11/pulse1_reg
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 p1/ram_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1/run_sum_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.953%)  route 0.141ns (43.047%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.910ns
    Source Clock Delay      (SCD):    1.404ns
    Clock Pessimism Removal (CPR):    0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=278, routed)         0.571     1.404    p1/clk_IBUF_BUFG
    SLICE_X11Y63         FDRE                                         r  p1/ram_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y63         FDRE (Prop_fdre_C_Q)         0.141     1.545 r  p1/ram_reg[0][0]/Q
                         net (fo=9, routed)           0.141     1.686    p1/ram_reg_n_0_[0][0]
    SLICE_X9Y63          LUT6 (Prop_lut6_I3_O)        0.045     1.731 r  p1/run_sum[0]_i_1/O
                         net (fo=1, routed)           0.000     1.731    p1/run_sum[0]
    SLICE_X9Y63          FDRE                                         r  p1/run_sum_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=278, routed)         0.841     1.910    p1/clk_IBUF_BUFG
    SLICE_X9Y63          FDRE                                         r  p1/run_sum_reg[0]/C
                         clock pessimism             -0.469     1.440    
    SLICE_X9Y63          FDRE (Hold_fdre_C_D)         0.092     1.532    p1/run_sum_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 f2/d5/pulse2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1/d9/pulse3_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.852%)  route 0.136ns (49.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.493ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=278, routed)         0.595     1.428    f2/d5/clk_IBUF_BUFG
    SLICE_X3Y79          FDRE                                         r  f2/d5/pulse2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDRE (Prop_fdre_C_Q)         0.141     1.569 r  f2/d5/pulse2_reg/Q
                         net (fo=6, routed)           0.136     1.706    p1/d9/pulse2_3
    SLICE_X2Y79          FDRE                                         r  p1/d9/pulse3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=278, routed)         0.866     1.935    p1/d9/clk_IBUF_BUFG
    SLICE_X2Y79          FDRE                                         r  p1/d9/pulse3_reg/C
                         clock pessimism             -0.493     1.441    
    SLICE_X2Y79          FDRE (Hold_fdre_C_D)         0.059     1.500    p1/d9/pulse3_reg
  -------------------------------------------------------------------
                         required time                         -1.500    
                         arrival time                           1.706    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 fu/mypause_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f2/d4/pulse1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.796%)  route 0.131ns (48.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=278, routed)         0.595     1.428    fu/clk_IBUF_BUFG
    SLICE_X0Y79          FDRE                                         r  fu/mypause_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.141     1.569 r  fu/mypause_reg/Q
                         net (fo=2, routed)           0.131     1.701    f2/d4/mypause
    SLICE_X0Y79          FDRE                                         r  f2/d4/pulse1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=278, routed)         0.866     1.935    f2/d4/clk_IBUF_BUFG
    SLICE_X0Y79          FDRE                                         r  f2/d4/pulse1_reg/C
                         clock pessimism             -0.506     1.428    
    SLICE_X0Y79          FDRE (Hold_fdre_C_D)         0.066     1.494    f2/d4/pulse1_reg
  -------------------------------------------------------------------
                         required time                         -1.494    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 f2/d2/clk_N_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f2/d6/pulse1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.522%)  route 0.121ns (42.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=278, routed)         0.597     1.430    f2/d2/clk_IBUF_BUFG
    SLICE_X2Y81          FDRE                                         r  f2/d2/clk_N_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.164     1.594 r  f2/d2/clk_N_reg/Q
                         net (fo=2, routed)           0.121     1.715    f2/d6/clk_M
    SLICE_X2Y80          FDRE                                         r  f2/d6/pulse1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=278, routed)         0.867     1.936    f2/d6/clk_IBUF_BUFG
    SLICE_X2Y80          FDRE                                         r  f2/d6/pulse1_reg/C
                         clock pessimism             -0.492     1.443    
    SLICE_X2Y80          FDRE (Hold_fdre_C_D)         0.059     1.502    f2/d6/pulse1_reg
  -------------------------------------------------------------------
                         required time                         -1.502    
                         arrival time                           1.715    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 p1/d7/clk_N_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1/d8/pulse1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.066%)  route 0.186ns (56.934%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.429ns
    Clock Pessimism Removal (CPR):    0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=278, routed)         0.596     1.429    p1/d7/clk_IBUF_BUFG
    SLICE_X5Y68          FDRE                                         r  p1/d7/clk_N_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDRE (Prop_fdre_C_Q)         0.141     1.570 r  p1/d7/clk_N_reg/Q
                         net (fo=2, routed)           0.186     1.757    p1/d8/clk_M
    SLICE_X3Y68          FDRE                                         r  p1/d8/pulse1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=278, routed)         0.868     1.937    p1/d8/clk_IBUF_BUFG
    SLICE_X3Y68          FDRE                                         r  p1/d8/pulse1_reg/C
                         clock pessimism             -0.469     1.467    
    SLICE_X3Y68          FDRE (Hold_fdre_C_D)         0.066     1.533    p1/d8/pulse1_reg
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 p1/run_time_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1/run_time_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.250ns (67.107%)  route 0.123ns (32.893%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.493ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=278, routed)         0.601     1.434    p1/clk_IBUF_BUFG
    SLICE_X7Y61          FDRE                                         r  p1/run_time_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y61          FDRE (Prop_fdre_C_Q)         0.141     1.575 r  p1/run_time_reg[0]/Q
                         net (fo=7, routed)           0.123     1.698    p1/run_time[0]
    SLICE_X6Y61          LUT6 (Prop_lut6_I1_O)        0.045     1.743 r  p1/run_time[2]_i_3/O
                         net (fo=1, routed)           0.000     1.743    f2/run_time_reg[1]
    SLICE_X6Y61          MUXF7 (Prop_muxf7_I1_O)      0.064     1.807 r  f2/run_time_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.807    p1/state_reg[2]_10[0]
    SLICE_X6Y61          FDRE                                         r  p1/run_time_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=278, routed)         0.872     1.941    p1/clk_IBUF_BUFG
    SLICE_X6Y61          FDRE                                         r  p1/run_time_reg[2]/C
                         clock pessimism             -0.493     1.447    
    SLICE_X6Y61          FDRE (Hold_fdre_C_D)         0.134     1.581    p1/run_time_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 p1/choose_main_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1/curser_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.271%)  route 0.177ns (48.729%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=278, routed)         0.597     1.430    p1/clk_IBUF_BUFG
    SLICE_X7Y67          FDRE                                         r  p1/choose_main_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y67          FDRE (Prop_fdre_C_Q)         0.141     1.571 r  p1/choose_main_reg[0]/Q
                         net (fo=22, routed)          0.177     1.748    p1/d11/choose_main[0]
    SLICE_X6Y66          LUT6 (Prop_lut6_I4_O)        0.045     1.793 r  p1/d11/curser[1]_i_1/O
                         net (fo=1, routed)           0.000     1.793    p1/d11_n_4
    SLICE_X6Y66          FDRE                                         r  p1/curser_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=278, routed)         0.867     1.936    p1/clk_IBUF_BUFG
    SLICE_X6Y66          FDRE                                         r  p1/curser_reg[1]/C
                         clock pessimism             -0.490     1.445    
    SLICE_X6Y66          FDRE (Hold_fdre_C_D)         0.120     1.565    p1/curser_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 p1/L_wash_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1/L_wash_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.733%)  route 0.136ns (42.267%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=278, routed)         0.601     1.434    p1/clk_IBUF_BUFG
    SLICE_X3Y62          FDRE                                         r  p1/L_wash_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y62          FDRE (Prop_fdre_C_Q)         0.141     1.575 r  p1/L_wash_reg/Q
                         net (fo=4, routed)           0.136     1.712    p1/d11/L_wash_reg_0
    SLICE_X3Y62          LUT6 (Prop_lut6_I5_O)        0.045     1.757 r  p1/d11/L_wash_i_1/O
                         net (fo=1, routed)           0.000     1.757    p1/d11_n_12
    SLICE_X3Y62          FDRE                                         r  p1/L_wash_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=278, routed)         0.873     1.942    p1/clk_IBUF_BUFG
    SLICE_X3Y62          FDRE                                         r  p1/L_wash_reg/C
                         clock pessimism             -0.507     1.434    
    SLICE_X3Y62          FDRE (Hold_fdre_C_D)         0.092     1.526    p1/L_wash_reg
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.230    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y81     f2/L_alarm_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y81     f2/L_alarm_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y81     f2/L_alarm_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y79     f2/L_power_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y79     f2/L_work_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y80     f2/cout_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y80     f2/cout_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y80     f2/cout_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y80     f2/cout_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y79     f2/L_power_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y79     f2/L_work_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y80     f2/cout_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y80     f2/cout_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y80     f2/cout_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y80     f2/cout_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y80     f2/d2/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y80     f2/d2/counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y80     f2/d2/counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y80     f2/d2/counter_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y83     f2/d2/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y83     f2/d2/counter_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y83     f2/d2/counter_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y83     f2/d2/counter_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y84     f2/d2/counter_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y84     f2/d2/counter_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y84     f2/d2/counter_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y84     f2/d2/counter_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y65     p1/L_drainage_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y65     p1/change_flag_reg/C



