#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2009.vpi";
S_00000240abe545f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_00000240abe54780 .scope module, "tb" "tb" 3 41;
 .timescale -12 -12;
L_00000240abe49450 .functor NOT 1, L_00000240abec8e70, C4<0>, C4<0>, C4<0>;
L_00000240abe494c0 .functor XOR 6, L_00000240abec8a10, L_00000240abec8dd0, C4<000000>, C4<000000>;
L_00000240abe495a0 .functor XOR 6, L_00000240abe494c0, L_00000240abec8fb0, C4<000000>, C4<000000>;
v00000240abe4f2e0_0 .net *"_ivl_10", 5 0, L_00000240abec8fb0;  1 drivers
v00000240abe4f420_0 .net *"_ivl_12", 5 0, L_00000240abe495a0;  1 drivers
v00000240abe4f4c0_0 .net *"_ivl_2", 5 0, L_00000240abec7f70;  1 drivers
v00000240abec9230_0 .net *"_ivl_4", 5 0, L_00000240abec8a10;  1 drivers
v00000240abec8970_0 .net *"_ivl_6", 5 0, L_00000240abec8dd0;  1 drivers
v00000240abec7c50_0 .net *"_ivl_8", 5 0, L_00000240abe494c0;  1 drivers
v00000240abec7750_0 .var "clk", 0 0;
v00000240abec79d0_0 .net "o0_dut", 0 0, L_00000240abec8790;  1 drivers
v00000240abec8c90_0 .net "o0_ref", 0 0, L_00000240abec7430;  1 drivers
v00000240abec8ab0_0 .net "o1_dut", 0 0, L_00000240abec81f0;  1 drivers
v00000240abec88d0_0 .net "o1_ref", 0 0, L_00000240abec8650;  1 drivers
v00000240abec85b0_0 .net "o2_dut", 0 0, L_00000240abec86f0;  1 drivers
v00000240abec8bf0_0 .net "o2_ref", 0 0, L_00000240abec8290;  1 drivers
v00000240abec8d30_0 .net "outv_dut", 2 0, L_00000240abe49530;  1 drivers
v00000240abec92d0_0 .net "outv_ref", 2 0, L_00000240abe496f0;  1 drivers
v00000240abec8470_0 .var/2u "stats1", 351 0;
v00000240abec8b50_0 .var/2u "strobe", 0 0;
v00000240abec8510_0 .net "tb_match", 0 0, L_00000240abec8e70;  1 drivers
v00000240abec83d0_0 .net "tb_mismatch", 0 0, L_00000240abe49450;  1 drivers
v00000240abec8330_0 .net "vec", 2 0, v00000240abe4f560_0;  1 drivers
v00000240abec9190_0 .net "wavedrom_enable", 0 0, v00000240abe4f100_0;  1 drivers
v00000240abec90f0_0 .net "wavedrom_title", 511 0, v00000240abe4fc40_0;  1 drivers
E_00000240abe726e0/0 .event negedge, v00000240abe4f380_0;
E_00000240abe726e0/1 .event posedge, v00000240abe4f380_0;
E_00000240abe726e0 .event/or E_00000240abe726e0/0, E_00000240abe726e0/1;
L_00000240abec7f70 .concat [ 1 1 1 3], L_00000240abec7430, L_00000240abec8650, L_00000240abec8290, L_00000240abe496f0;
L_00000240abec8a10 .concat [ 1 1 1 3], L_00000240abec7430, L_00000240abec8650, L_00000240abec8290, L_00000240abe496f0;
L_00000240abec8dd0 .concat [ 1 1 1 3], L_00000240abec8790, L_00000240abec81f0, L_00000240abec86f0, L_00000240abe49530;
L_00000240abec8fb0 .concat [ 1 1 1 3], L_00000240abec7430, L_00000240abec8650, L_00000240abec8290, L_00000240abe496f0;
L_00000240abec8e70 .cmp/eeq 6, L_00000240abec7f70, L_00000240abe495a0;
S_00000240abe57b80 .scope module, "good1" "RefModule" 3 92, 4 2 0, S_00000240abe54780;
 .timescale -12 -12;
    .port_info 0 /INPUT 3 "vec";
    .port_info 1 /OUTPUT 3 "outv";
    .port_info 2 /OUTPUT 1 "o2";
    .port_info 3 /OUTPUT 1 "o1";
    .port_info 4 /OUTPUT 1 "o0";
L_00000240abe496f0 .functor BUFZ 3, v00000240abe4f560_0, C4<000>, C4<000>, C4<000>;
L_00000240abe49bc0 .functor BUFZ 3, v00000240abe4f560_0, C4<000>, C4<000>, C4<000>;
v00000240abe4f6a0_0 .net *"_ivl_7", 2 0, L_00000240abe49bc0;  1 drivers
v00000240abe4f9c0_0 .net "o0", 0 0, L_00000240abec7430;  alias, 1 drivers
v00000240abe4efc0_0 .net "o1", 0 0, L_00000240abec8650;  alias, 1 drivers
v00000240abe4fd80_0 .net "o2", 0 0, L_00000240abec8290;  alias, 1 drivers
v00000240abe4ee80_0 .net "outv", 2 0, L_00000240abe496f0;  alias, 1 drivers
v00000240abe4fb00_0 .net "vec", 2 0, v00000240abe4f560_0;  alias, 1 drivers
L_00000240abec8290 .part L_00000240abe49bc0, 2, 1;
L_00000240abec8650 .part L_00000240abe49bc0, 1, 1;
L_00000240abec7430 .part L_00000240abe49bc0, 0, 1;
S_00000240abe57d10 .scope module, "stim1" "stimulus_gen" 3 88, 3 6 0, S_00000240abe54780;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 3 "vec";
    .port_info 2 /OUTPUT 512 "wavedrom_title";
    .port_info 3 /OUTPUT 1 "wavedrom_enable";
v00000240abe4f380_0 .net "clk", 0 0, v00000240abec7750_0;  1 drivers
v00000240abe4f560_0 .var "vec", 2 0;
v00000240abe4f100_0 .var "wavedrom_enable", 0 0;
v00000240abe4fc40_0 .var "wavedrom_title", 511 0;
S_00000240abe57ea0 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 27, 3 27 0, S_00000240abe57d10;
 .timescale -12 -12;
v00000240abe4fba0_0 .var/2s "count", 31 0;
E_00000240abe71f20 .event posedge, v00000240abe4f380_0;
E_00000240abe71fa0 .event negedge, v00000240abe4f380_0;
S_00000240abe68e70 .scope task, "wavedrom_start" "wavedrom_start" 3 18, 3 18 0, S_00000240abe57d10;
 .timescale -12 -12;
v00000240abe4f060_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_00000240abe69000 .scope task, "wavedrom_stop" "wavedrom_stop" 3 21, 3 21 0, S_00000240abe57d10;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_00000240abe69190 .scope module, "top_module1" "TopModule" 3 99, 5 3 0, S_00000240abe54780;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "vec";
    .port_info 1 /OUTPUT 3 "outv";
    .port_info 2 /OUTPUT 1 "o2";
    .port_info 3 /OUTPUT 1 "o1";
    .port_info 4 /OUTPUT 1 "o0";
L_00000240abe49530 .functor BUFZ 3, v00000240abe4f560_0, C4<000>, C4<000>, C4<000>;
v00000240abe4f740_0 .net "o0", 0 0, L_00000240abec8790;  alias, 1 drivers
v00000240abe4f1a0_0 .net "o1", 0 0, L_00000240abec81f0;  alias, 1 drivers
v00000240abe4f7e0_0 .net "o2", 0 0, L_00000240abec86f0;  alias, 1 drivers
v00000240abe4fce0_0 .net "outv", 2 0, L_00000240abe49530;  alias, 1 drivers
v00000240abe4f240_0 .net "vec", 2 0, v00000240abe4f560_0;  alias, 1 drivers
L_00000240abec86f0 .part v00000240abe4f560_0, 2, 1;
L_00000240abec81f0 .part v00000240abe4f560_0, 1, 1;
L_00000240abec8790 .part v00000240abe4f560_0, 0, 1;
S_00000240abe22f30 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 108, 3 108 0, S_00000240abe54780;
 .timescale -12 -12;
E_00000240abe72720 .event edge, v00000240abec8b50_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v00000240abec8b50_0;
    %nor/r;
    %assign/vec4 v00000240abec8b50_0, 0;
    %wait E_00000240abe72720;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_00000240abe57d10;
T_3 ;
    %fork t_1, S_00000240abe57ea0;
    %jmp t_0;
    .scope S_00000240abe57ea0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000240abe4fba0_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000240abe4f560_0, 0;
    %wait E_00000240abe71fa0;
    %pushi/vec4 10, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_00000240abe71f20;
    %load/vec4 v00000240abe4fba0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v00000240abe4fba0_0, 0, 32;
    %pad/s 3;
    %assign/vec4 v00000240abe4f560_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_00000240abe69000;
    %join;
    %delay 1, 0;
    %vpi_call/w 3 36 "$finish" {0 0 0};
    %end;
    .scope S_00000240abe57d10;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_00000240abe54780;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000240abec7750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000240abec8b50_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_00000240abe54780;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v00000240abec7750_0;
    %inv;
    %store/vec4 v00000240abec7750_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_00000240abe54780;
T_6 ;
    %vpi_call/w 3 80 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 81 "$dumpvars", 32'sb00000000000000000000000000000001, v00000240abe4f380_0, v00000240abec83d0_0, v00000240abec8330_0, v00000240abec92d0_0, v00000240abec8d30_0, v00000240abec8bf0_0, v00000240abec85b0_0, v00000240abec88d0_0, v00000240abec8ab0_0, v00000240abec8c90_0, v00000240abec79d0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_00000240abe54780;
T_7 ;
    %load/vec4 v00000240abec8470_0;
    %parti/u 32, 256, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %vpi_call/w 3 117 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "outv", &PV<v00000240abec8470_0, 256, 32>, &PV<v00000240abec8470_0, 224, 32> {0 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 118 "$display", "Hint: Output '%s' has no mismatches.", "outv" {0 0 0};
T_7.1 ;
    %load/vec4 v00000240abec8470_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %vpi_call/w 3 119 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "o2", &PV<v00000240abec8470_0, 192, 32>, &PV<v00000240abec8470_0, 160, 32> {0 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 120 "$display", "Hint: Output '%s' has no mismatches.", "o2" {0 0 0};
T_7.3 ;
    %load/vec4 v00000240abec8470_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.4, 4;
    %vpi_call/w 3 121 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "o1", &PV<v00000240abec8470_0, 128, 32>, &PV<v00000240abec8470_0, 96, 32> {0 0 0};
    %jmp T_7.5;
T_7.4 ;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has no mismatches.", "o1" {0 0 0};
T_7.5 ;
    %load/vec4 v00000240abec8470_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "o0", &PV<v00000240abec8470_0, 64, 32>, &PV<v00000240abec8470_0, 32, 32> {0 0 0};
    %jmp T_7.7;
T_7.6 ;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has no mismatches.", "o0" {0 0 0};
T_7.7 ;
    %vpi_call/w 3 126 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", &PV<v00000240abec8470_0, 320, 32>, &PV<v00000240abec8470_0, 0, 32> {0 0 0};
    %vpi_call/w 3 127 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %vpi_call/w 3 128 "$display", "Mismatches: %1d in %1d samples", &PV<v00000240abec8470_0, 320, 32>, &PV<v00000240abec8470_0, 0, 32> {0 0 0};
    %end;
    .thread T_7, $final;
    .scope S_00000240abe54780;
T_8 ;
    %wait E_00000240abe726e0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000240abec8470_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000240abec8470_0, 4, 32;
    %load/vec4 v00000240abec8510_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v00000240abec8470_0;
    %parti/u 32, 320, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 139 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 288, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000240abec8470_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000240abec8470_0;
    %pushi/vec4 320, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 320, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000240abec8470_0, 4, 32;
T_8.0 ;
    %load/vec4 v00000240abec92d0_0;
    %load/vec4 v00000240abec92d0_0;
    %load/vec4 v00000240abec8d30_0;
    %xor;
    %load/vec4 v00000240abec92d0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v00000240abec8470_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 143 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000240abec8470_0, 4, 32;
T_8.6 ;
    %load/vec4 v00000240abec8470_0;
    %parti/u 32, 256, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000240abec8470_0, 4, 32;
T_8.4 ;
    %load/vec4 v00000240abec8bf0_0;
    %load/vec4 v00000240abec8bf0_0;
    %load/vec4 v00000240abec85b0_0;
    %xor;
    %load/vec4 v00000240abec8bf0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.8, 6;
    %load/vec4 v00000240abec8470_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %vpi_func 3 146 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000240abec8470_0, 4, 32;
T_8.10 ;
    %load/vec4 v00000240abec8470_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000240abec8470_0, 4, 32;
T_8.8 ;
    %load/vec4 v00000240abec88d0_0;
    %load/vec4 v00000240abec88d0_0;
    %load/vec4 v00000240abec8ab0_0;
    %xor;
    %load/vec4 v00000240abec88d0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.12, 6;
    %load/vec4 v00000240abec8470_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.14, 4;
    %vpi_func 3 149 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000240abec8470_0, 4, 32;
T_8.14 ;
    %load/vec4 v00000240abec8470_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000240abec8470_0, 4, 32;
T_8.12 ;
    %load/vec4 v00000240abec8c90_0;
    %load/vec4 v00000240abec8c90_0;
    %load/vec4 v00000240abec79d0_0;
    %xor;
    %load/vec4 v00000240abec8c90_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.16, 6;
    %load/vec4 v00000240abec8470_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.18, 4;
    %vpi_func 3 152 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000240abec8470_0, 4, 32;
T_8.18 ;
    %load/vec4 v00000240abec8470_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000240abec8470_0, 4, 32;
T_8.16 ;
    %jmp T_8;
    .thread T_8;
    .scope S_00000240abe54780;
T_9 ;
    %delay 1000000, 0;
    %vpi_call/w 3 160 "$display", "TIMEOUT" {0 0 0};
    %vpi_call/w 3 161 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "dataset_code-complete-iccad2023/Prob032_vector0_test.sv";
    "dataset_code-complete-iccad2023/Prob032_vector0_ref.sv";
    "results\phi4_14b_0shot_temp0.0\Prob032_vector0/Prob032_vector0_sample01.sv";
