{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1689600515337 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1689600515338 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 17 15:28:35 2023 " "Processing started: Mon Jul 17 15:28:35 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1689600515338 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689600515338 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off synchronizer -c synchronizer " "Command: quartus_map --read_settings_files=on --write_settings_files=off synchronizer -c synchronizer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689600515338 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1689600515541 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1689600515541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/synchronizer_testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb/synchronizer_testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 synchronizer_testbench-tb " "Found design unit 1: synchronizer_testbench-tb" {  } { { "tb/synchronizer_testbench.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/synchronizer/tb/synchronizer_testbench.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689600525994 ""} { "Info" "ISGN_ENTITY_NAME" "1 synchronizer_testbench " "Found entity 1: synchronizer_testbench" {  } { { "tb/synchronizer_testbench.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/synchronizer/tb/synchronizer_testbench.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689600525994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689600525994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/synchronizer_monitor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb/synchronizer_monitor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 synchronizer_monitor-tb " "Found design unit 1: synchronizer_monitor-tb" {  } { { "tb/synchronizer_monitor.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/synchronizer/tb/synchronizer_monitor.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689600525996 ""} { "Info" "ISGN_ENTITY_NAME" "1 synchronizer_monitor " "Found entity 1: synchronizer_monitor" {  } { { "tb/synchronizer_monitor.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/synchronizer/tb/synchronizer_monitor.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689600525996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689600525996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/synchronizer_driver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb/synchronizer_driver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 synchronizer_driver-tb " "Found design unit 1: synchronizer_driver-tb" {  } { { "tb/synchronizer_driver.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/synchronizer/tb/synchronizer_driver.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689600525999 ""} { "Info" "ISGN_ENTITY_NAME" "1 synchronizer_driver " "Found entity 1: synchronizer_driver" {  } { { "tb/synchronizer_driver.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/synchronizer/tb/synchronizer_driver.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689600525999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689600525999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/clk_rst_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb/clk_rst_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_rst_generator-behavior " "Found design unit 1: clk_rst_generator-behavior" {  } { { "tb/clk_rst_generator.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/synchronizer/tb/clk_rst_generator.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689600526000 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_rst_generator " "Found entity 1: clk_rst_generator" {  } { { "tb/clk_rst_generator.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/synchronizer/tb/clk_rst_generator.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689600526000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689600526000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/t_flip_flop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/t_flip_flop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 t_flip_flop-behavior " "Found design unit 1: t_flip_flop-behavior" {  } { { "src/t_flip_flop.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/synchronizer/src/t_flip_flop.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689600526001 ""} { "Info" "ISGN_ENTITY_NAME" "1 t_flip_flop " "Found entity 1: t_flip_flop" {  } { { "src/t_flip_flop.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/synchronizer/src/t_flip_flop.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689600526001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689600526001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/synchronizer_EU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/synchronizer_EU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 synchronizer_EU-rtl " "Found design unit 1: synchronizer_EU-rtl" {  } { { "src/synchronizer_EU.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/synchronizer/src/synchronizer_EU.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689600526002 ""} { "Info" "ISGN_ENTITY_NAME" "1 synchronizer_EU " "Found entity 1: synchronizer_EU" {  } { { "src/synchronizer_EU.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/synchronizer/src/synchronizer_EU.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689600526002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689600526002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/synchronizer_CU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/synchronizer_CU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 synchronizer_CU-fsm " "Found design unit 1: synchronizer_CU-fsm" {  } { { "src/synchronizer_CU.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/synchronizer/src/synchronizer_CU.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689600526004 ""} { "Info" "ISGN_ENTITY_NAME" "1 synchronizer_CU " "Found entity 1: synchronizer_CU" {  } { { "src/synchronizer_CU.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/synchronizer/src/synchronizer_CU.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689600526004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689600526004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/synchronizer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/synchronizer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 synchronizer-rtl " "Found design unit 1: synchronizer-rtl" {  } { { "src/synchronizer.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/synchronizer/src/synchronizer.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689600526005 ""} { "Info" "ISGN_ENTITY_NAME" "1 synchronizer " "Found entity 1: synchronizer" {  } { { "src/synchronizer.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/synchronizer/src/synchronizer.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689600526005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689600526005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sr_flipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/sr_flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sr_flipflop-behavior " "Found design unit 1: sr_flipflop-behavior" {  } { { "src/sr_flipflop.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/synchronizer/src/sr_flipflop.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689600526006 ""} { "Info" "ISGN_ENTITY_NAME" "1 sr_flipflop " "Found entity 1: sr_flipflop" {  } { { "src/sr_flipflop.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/synchronizer/src/sr_flipflop.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689600526006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689600526006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-behavior " "Found design unit 1: reg-behavior" {  } { { "src/reg.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/synchronizer/src/reg.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689600526007 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "src/reg.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/synchronizer/src/reg.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689600526007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689600526007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mux_4to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/mux_4to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_4to1-behavior " "Found design unit 1: mux_4to1-behavior" {  } { { "src/mux_4to1.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/synchronizer/src/mux_4to1.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689600526008 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_4to1 " "Found entity 1: mux_4to1" {  } { { "src/mux_4to1.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/synchronizer/src/mux_4to1.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689600526008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689600526008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/decoder_2bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/decoder_2bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder_2bit-behavior " "Found design unit 1: decoder_2bit-behavior" {  } { { "src/decoder_2bit.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/synchronizer/src/decoder_2bit.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689600526009 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder_2bit " "Found entity 1: decoder_2bit" {  } { { "src/decoder_2bit.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/synchronizer/src/decoder_2bit.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689600526009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689600526009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/d_flipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/d_flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 d_flipflop-behavior " "Found design unit 1: d_flipflop-behavior" {  } { { "src/d_flipflop.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/synchronizer/src/d_flipflop.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689600526010 ""} { "Info" "ISGN_ENTITY_NAME" "1 d_flipflop " "Found entity 1: d_flipflop" {  } { { "src/d_flipflop.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/synchronizer/src/d_flipflop.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689600526010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689600526010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/counter_Nbit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/counter_Nbit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_Nbit-rtl " "Found design unit 1: counter_Nbit-rtl" {  } { { "src/counter_Nbit.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/synchronizer/src/counter_Nbit.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689600526011 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_Nbit " "Found entity 1: counter_Nbit" {  } { { "src/counter_Nbit.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/synchronizer/src/counter_Nbit.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689600526011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689600526011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/comparator_Nbit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/comparator_Nbit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator_Nbit-behavior " "Found design unit 1: comparator_Nbit-behavior" {  } { { "src/comparator_Nbit.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/synchronizer/src/comparator_Nbit.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689600526012 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparator_Nbit " "Found entity 1: comparator_Nbit" {  } { { "src/comparator_Nbit.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/synchronizer/src/comparator_Nbit.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689600526012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689600526012 ""}
{ "Error" "EVRFX_VHDL_HAS_ONLY_SO_MUCH_GENERICS" "synchronizer_EU 0 synchronizer.vhd(121) " "VHDL Generic Map Aspect error at synchronizer.vhd(121): too many actuals for block \"synchronizer_EU\" with only 0 formals" {  } { { "src/synchronizer.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/synchronizer/src/synchronizer.vhd" 121 0 0 } }  } 0 10588 "VHDL Generic Map Aspect error at %3!s!: too many actuals for block \"%1!s!\" with only %2!d! formals" 0 0 "Analysis & Synthesis" 0 -1 1689600526015 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "synchronizer_EU synchronizer.vhd(43) " "HDL error at synchronizer.vhd(43): see declaration for object \"synchronizer_EU\"" {  } { { "src/synchronizer.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/synchronizer/src/synchronizer.vhd" 43 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689600526015 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "414 " "Peak virtual memory: 414 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1689600526104 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jul 17 15:28:46 2023 " "Processing ended: Mon Jul 17 15:28:46 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1689600526104 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1689600526104 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1689600526104 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1689600526104 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1689600526793 ""}
