verilog work "D:/SUTD Term 4/50 .002 - LI01 Computation Structures/1D Project/8BitALU/work/planAhead/8BitALU/8BitALU.srcs/sources_1/imports/verilog/zvn_4.v"
verilog work "D:/SUTD Term 4/50 .002 - LI01 Computation Structures/1D Project/8BitALU/work/planAhead/8BitALU/8BitALU.srcs/sources_1/imports/verilog/timeinputname_2.v"
verilog work "D:/SUTD Term 4/50 .002 - LI01 Computation Structures/1D Project/8BitALU/work/planAhead/8BitALU/8BitALU.srcs/sources_1/imports/verilog/shifter8_6.v"
verilog work "D:/SUTD Term 4/50 .002 - LI01 Computation Structures/1D Project/8BitALU/work/planAhead/8BitALU/8BitALU.srcs/sources_1/imports/verilog/reset_conditioner_1.v"
verilog work "D:/SUTD Term 4/50 .002 - LI01 Computation Structures/1D Project/8BitALU/work/planAhead/8BitALU/8BitALU.srcs/sources_1/imports/verilog/mult_5.v"
verilog work "D:/SUTD Term 4/50 .002 - LI01 Computation Structures/1D Project/8BitALU/work/planAhead/8BitALU/8BitALU.srcs/sources_1/imports/verilog/compare8_7.v"
verilog work "D:/SUTD Term 4/50 .002 - LI01 Computation Structures/1D Project/8BitALU/work/planAhead/8BitALU/8BitALU.srcs/sources_1/imports/verilog/boolean_8.v"
verilog work "D:/SUTD Term 4/50 .002 - LI01 Computation Structures/1D Project/8BitALU/work/planAhead/8BitALU/8BitALU.srcs/sources_1/imports/verilog/adder_3.v"
verilog work "D:/SUTD Term 4/50 .002 - LI01 Computation Structures/1D Project/8BitALU/work/planAhead/8BitALU/8BitALU.srcs/sources_1/imports/verilog/mojo_top_0.v"
