{
  "Top": "ImageTransform",
  "RtlTop": "ImageTransform",
  "RtlPrefix": "",
  "RtlSubPrefix": "ImageTransform_",
  "SourceLanguage": "c",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "imageRGBA": {
      "index": "0",
      "direction": "in",
      "srcType": "unsigned char*",
      "srcSize": "8",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_input_r",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control_r",
          "name": "imageRGBA_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control_r",
          "name": "imageRGBA_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "output": {
      "index": "1",
      "direction": "out",
      "srcType": "unsigned char*",
      "srcSize": "8",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_output_r",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "interface",
          "interface": "s_axi_control_r",
          "name": "",
          "usage": "address",
          "direction": "out"
        }
      ]
    },
    "centerX": {
      "index": "2",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "centerX",
          "usage": "data",
          "direction": "in"
        }]
    },
    "centerY": {
      "index": "3",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "centerY",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "DirectiveTcl": ["set_directive_top ImageTransform -name ImageTransform"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "ImageTransform"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "8",
    "Uncertainty": "2.16",
    "IsCombinational": "0",
    "II": "undef",
    "Latency": "undef"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 8.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "ImageTransform",
    "Version": "1.0",
    "DisplayName": "Imagetransform",
    "Revision": "2113601779",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_ImageTransform_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/sources\/hls_examen.c"],
    "Vhdl": [
      "impl\/vhdl\/ImageTransform_control_r_s_axi.vhd",
      "impl\/vhdl\/ImageTransform_control_s_axi.vhd",
      "impl\/vhdl\/ImageTransform_dadd_64ns_64ns_64_8_full_dsp_1.vhd",
      "impl\/vhdl\/ImageTransform_dsqrt_64ns_64ns_64_57_no_dsp_1.vhd",
      "impl\/vhdl\/ImageTransform_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/ImageTransform_ImageTransform_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4.vhd",
      "impl\/vhdl\/ImageTransform_ImageTransform_Pipeline_VITIS_LOOP_52_5_VITIS_LOOP_53_6.vhd",
      "impl\/vhdl\/ImageTransform_ImageTransform_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_8.vhd",
      "impl\/vhdl\/ImageTransform_input_r_m_axi.vhd",
      "impl\/vhdl\/ImageTransform_mac_muladd_6ns_6ns_21ns_21_4_1.vhd",
      "impl\/vhdl\/ImageTransform_mac_muladd_16s_15ns_19s_31_4_1.vhd",
      "impl\/vhdl\/ImageTransform_mul_6ns_16ns_21_1_1.vhd",
      "impl\/vhdl\/ImageTransform_mul_11s_11s_22_1_1.vhd",
      "impl\/vhdl\/ImageTransform_mul_12s_80ns_90_3_1.vhd",
      "impl\/vhdl\/ImageTransform_mul_13s_71s_71_3_1.vhd",
      "impl\/vhdl\/ImageTransform_mul_40ns_40ns_80_3_1.vhd",
      "impl\/vhdl\/ImageTransform_mul_43ns_36ns_79_3_1.vhd",
      "impl\/vhdl\/ImageTransform_mul_49ns_44ns_93_5_1.vhd",
      "impl\/vhdl\/ImageTransform_mul_50ns_50ns_100_5_1.vhd",
      "impl\/vhdl\/ImageTransform_mul_54s_6ns_54_5_1.vhd",
      "impl\/vhdl\/ImageTransform_mul_64ns_64ns_128_3_1.vhd",
      "impl\/vhdl\/ImageTransform_mul_71ns_4ns_75_3_1.vhd",
      "impl\/vhdl\/ImageTransform_mul_73ns_6ns_79_3_1.vhd",
      "impl\/vhdl\/ImageTransform_mul_77ns_6ns_83_3_1.vhd",
      "impl\/vhdl\/ImageTransform_mul_82ns_6ns_88_3_1.vhd",
      "impl\/vhdl\/ImageTransform_mul_83ns_6ns_89_3_1.vhd",
      "impl\/vhdl\/ImageTransform_mul_87ns_6ns_93_3_1.vhd",
      "impl\/vhdl\/ImageTransform_mul_92ns_6ns_98_3_1.vhd",
      "impl\/vhdl\/ImageTransform_output_r_m_axi.vhd",
      "impl\/vhdl\/ImageTransform_pow_generic_double_s.vhd",
      "impl\/vhdl\/ImageTransform_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_array_ROM_cud.vhd",
      "impl\/vhdl\/ImageTransform_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb.vhd",
      "impl\/vhdl\/ImageTransform_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_dEe.vhd",
      "impl\/vhdl\/ImageTransform_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_eOg.vhd",
      "impl\/vhdl\/ImageTransform_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi.vhd",
      "impl\/vhdl\/ImageTransform_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17g8j.vhd",
      "impl\/vhdl\/ImageTransform_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22hbi.vhd",
      "impl\/vhdl\/ImageTransform_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27ibs.vhd",
      "impl\/vhdl\/ImageTransform_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32jbC.vhd",
      "impl\/vhdl\/ImageTransform_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arkbM.vhd",
      "impl\/vhdl\/ImageTransform_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arramb6.vhd",
      "impl\/vhdl\/ImageTransform_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arralbW.vhd",
      "impl\/vhdl\/ImageTransform_sdiv_32ns_22s_8_36_seq_1.vhd",
      "impl\/vhdl\/ImageTransform_sitodp_32ns_64_7_no_dsp_1.vhd",
      "impl\/vhdl\/ImageTransform.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/ImageTransform_control_r_s_axi.v",
      "impl\/verilog\/ImageTransform_control_s_axi.v",
      "impl\/verilog\/ImageTransform_dadd_64ns_64ns_64_8_full_dsp_1.v",
      "impl\/verilog\/ImageTransform_dsqrt_64ns_64ns_64_57_no_dsp_1.v",
      "impl\/verilog\/ImageTransform_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/ImageTransform_ImageTransform_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4.v",
      "impl\/verilog\/ImageTransform_ImageTransform_Pipeline_VITIS_LOOP_52_5_VITIS_LOOP_53_6.v",
      "impl\/verilog\/ImageTransform_ImageTransform_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_8.v",
      "impl\/verilog\/ImageTransform_input_r_m_axi.v",
      "impl\/verilog\/ImageTransform_mac_muladd_6ns_6ns_21ns_21_4_1.v",
      "impl\/verilog\/ImageTransform_mac_muladd_16s_15ns_19s_31_4_1.v",
      "impl\/verilog\/ImageTransform_mul_6ns_16ns_21_1_1.v",
      "impl\/verilog\/ImageTransform_mul_11s_11s_22_1_1.v",
      "impl\/verilog\/ImageTransform_mul_12s_80ns_90_3_1.v",
      "impl\/verilog\/ImageTransform_mul_13s_71s_71_3_1.v",
      "impl\/verilog\/ImageTransform_mul_40ns_40ns_80_3_1.v",
      "impl\/verilog\/ImageTransform_mul_43ns_36ns_79_3_1.v",
      "impl\/verilog\/ImageTransform_mul_49ns_44ns_93_5_1.v",
      "impl\/verilog\/ImageTransform_mul_50ns_50ns_100_5_1.v",
      "impl\/verilog\/ImageTransform_mul_54s_6ns_54_5_1.v",
      "impl\/verilog\/ImageTransform_mul_64ns_64ns_128_3_1.v",
      "impl\/verilog\/ImageTransform_mul_71ns_4ns_75_3_1.v",
      "impl\/verilog\/ImageTransform_mul_73ns_6ns_79_3_1.v",
      "impl\/verilog\/ImageTransform_mul_77ns_6ns_83_3_1.v",
      "impl\/verilog\/ImageTransform_mul_82ns_6ns_88_3_1.v",
      "impl\/verilog\/ImageTransform_mul_83ns_6ns_89_3_1.v",
      "impl\/verilog\/ImageTransform_mul_87ns_6ns_93_3_1.v",
      "impl\/verilog\/ImageTransform_mul_92ns_6ns_98_3_1.v",
      "impl\/verilog\/ImageTransform_output_r_m_axi.v",
      "impl\/verilog\/ImageTransform_pow_generic_double_s.v",
      "impl\/verilog\/ImageTransform_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_array_ROM_cud.dat",
      "impl\/verilog\/ImageTransform_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_array_ROM_cud.v",
      "impl\/verilog\/ImageTransform_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb.dat",
      "impl\/verilog\/ImageTransform_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb.v",
      "impl\/verilog\/ImageTransform_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_dEe.dat",
      "impl\/verilog\/ImageTransform_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_dEe.v",
      "impl\/verilog\/ImageTransform_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_eOg.dat",
      "impl\/verilog\/ImageTransform_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_eOg.v",
      "impl\/verilog\/ImageTransform_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi.dat",
      "impl\/verilog\/ImageTransform_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi.v",
      "impl\/verilog\/ImageTransform_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17g8j.dat",
      "impl\/verilog\/ImageTransform_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17g8j.v",
      "impl\/verilog\/ImageTransform_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22hbi.dat",
      "impl\/verilog\/ImageTransform_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22hbi.v",
      "impl\/verilog\/ImageTransform_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27ibs.dat",
      "impl\/verilog\/ImageTransform_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27ibs.v",
      "impl\/verilog\/ImageTransform_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32jbC.dat",
      "impl\/verilog\/ImageTransform_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32jbC.v",
      "impl\/verilog\/ImageTransform_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arkbM.dat",
      "impl\/verilog\/ImageTransform_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arkbM.v",
      "impl\/verilog\/ImageTransform_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arramb6.dat",
      "impl\/verilog\/ImageTransform_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arramb6.v",
      "impl\/verilog\/ImageTransform_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arralbW.dat",
      "impl\/verilog\/ImageTransform_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arralbW.v",
      "impl\/verilog\/ImageTransform_sdiv_32ns_22s_8_36_seq_1.v",
      "impl\/verilog\/ImageTransform_sitodp_32ns_64_7_no_dsp_1.v",
      "impl\/verilog\/ImageTransform.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/ImageTransform_v1_0\/data\/ImageTransform.mdd",
      "impl\/misc\/drivers\/ImageTransform_v1_0\/data\/ImageTransform.tcl",
      "impl\/misc\/drivers\/ImageTransform_v1_0\/data\/ImageTransform.yaml",
      "impl\/misc\/drivers\/ImageTransform_v1_0\/src\/CMakeLists.txt",
      "impl\/misc\/drivers\/ImageTransform_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/ImageTransform_v1_0\/src\/ximagetransform.c",
      "impl\/misc\/drivers\/ImageTransform_v1_0\/src\/ximagetransform.h",
      "impl\/misc\/drivers\/ImageTransform_v1_0\/src\/ximagetransform_hw.h",
      "impl\/misc\/drivers\/ImageTransform_v1_0\/src\/ximagetransform_linux.c",
      "impl\/misc\/drivers\/ImageTransform_v1_0\/src\/ximagetransform_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/ImageTransform_dadd_64ns_64ns_64_8_full_dsp_1_ip.tcl",
      "impl\/misc\/ImageTransform_dsqrt_64ns_64ns_64_57_no_dsp_1_ip.tcl",
      "impl\/misc\/ImageTransform_sitodp_32ns_64_7_no_dsp_1_ip.tcl"
    ],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/ImageTransform.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "ImageTransform_dadd_64ns_64ns_64_8_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 6 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name ImageTransform_dadd_64ns_64ns_64_8_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "ImageTransform_dsqrt_64ns_64ns_64_57_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 55 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name ImageTransform_dsqrt_64ns_64ns_64_57_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Square_Root CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "ImageTransform_sitodp_32ns_64_7_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Custom CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 32 CONFIG.c_a_fraction_width 0 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 5 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name ImageTransform_sitodp_32ns_64_7_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Fixed_to_Float CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "5",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "centerX",
          "access": "W",
          "description": "Data signal of centerX",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "centerX",
              "access": "W",
              "description": "Bit 31 to 0 of centerX"
            }]
        },
        {
          "offset": "0x18",
          "name": "centerY",
          "access": "W",
          "description": "Data signal of centerY",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "centerY",
              "access": "W",
              "description": "Bit 31 to 0 of centerY"
            }]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "centerX"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "24",
          "argName": "centerY"
        }
      ]
    },
    "s_axi_control_r": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "6",
      "portPrefix": "s_axi_control_r_",
      "paramPrefix": "C_S_AXI_CONTROL_R_",
      "ports": [
        "s_axi_control_r_ARADDR",
        "s_axi_control_r_ARREADY",
        "s_axi_control_r_ARVALID",
        "s_axi_control_r_AWADDR",
        "s_axi_control_r_AWREADY",
        "s_axi_control_r_AWVALID",
        "s_axi_control_r_BREADY",
        "s_axi_control_r_BRESP",
        "s_axi_control_r_BVALID",
        "s_axi_control_r_RDATA",
        "s_axi_control_r_RREADY",
        "s_axi_control_r_RRESP",
        "s_axi_control_r_RVALID",
        "s_axi_control_r_WDATA",
        "s_axi_control_r_WREADY",
        "s_axi_control_r_WSTRB",
        "s_axi_control_r_WVALID"
      ],
      "registers": [
        {
          "offset": "0x10",
          "name": "imageRGBA_1",
          "access": "W",
          "description": "Data signal of imageRGBA",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "imageRGBA",
              "access": "W",
              "description": "Bit 31 to 0 of imageRGBA"
            }]
        },
        {
          "offset": "0x14",
          "name": "imageRGBA_2",
          "access": "W",
          "description": "Data signal of imageRGBA",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "imageRGBA",
              "access": "W",
              "description": "Bit 63 to 32 of imageRGBA"
            }]
        },
        {
          "offset": "0x1c",
          "name": "output_r_offset_1",
          "access": "W",
          "description": "Data signal of output_r_offset",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "output_r_offset",
              "access": "W",
              "description": "Bit 31 to 0 of output_r_offset"
            }]
        },
        {
          "offset": "0x20",
          "name": "output_r_offset_2",
          "access": "W",
          "description": "Data signal of output_r_offset",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "output_r_offset",
              "access": "W",
              "description": "Bit 63 to 32 of output_r_offset"
            }]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "imageRGBA"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "28",
          "argName": "output"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:s_axi_control_r:m_axi_input_r:m_axi_output_r",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "m_axi_input_r": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_input_r_",
      "paramPrefix": "C_M_AXI_INPUT_R_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_input_r_ARADDR",
        "m_axi_input_r_ARBURST",
        "m_axi_input_r_ARCACHE",
        "m_axi_input_r_ARID",
        "m_axi_input_r_ARLEN",
        "m_axi_input_r_ARLOCK",
        "m_axi_input_r_ARPROT",
        "m_axi_input_r_ARQOS",
        "m_axi_input_r_ARREADY",
        "m_axi_input_r_ARREGION",
        "m_axi_input_r_ARSIZE",
        "m_axi_input_r_ARUSER",
        "m_axi_input_r_ARVALID",
        "m_axi_input_r_AWADDR",
        "m_axi_input_r_AWBURST",
        "m_axi_input_r_AWCACHE",
        "m_axi_input_r_AWID",
        "m_axi_input_r_AWLEN",
        "m_axi_input_r_AWLOCK",
        "m_axi_input_r_AWPROT",
        "m_axi_input_r_AWQOS",
        "m_axi_input_r_AWREADY",
        "m_axi_input_r_AWREGION",
        "m_axi_input_r_AWSIZE",
        "m_axi_input_r_AWUSER",
        "m_axi_input_r_AWVALID",
        "m_axi_input_r_BID",
        "m_axi_input_r_BREADY",
        "m_axi_input_r_BRESP",
        "m_axi_input_r_BUSER",
        "m_axi_input_r_BVALID",
        "m_axi_input_r_RDATA",
        "m_axi_input_r_RID",
        "m_axi_input_r_RLAST",
        "m_axi_input_r_RREADY",
        "m_axi_input_r_RRESP",
        "m_axi_input_r_RUSER",
        "m_axi_input_r_RVALID",
        "m_axi_input_r_WDATA",
        "m_axi_input_r_WID",
        "m_axi_input_r_WLAST",
        "m_axi_input_r_WREADY",
        "m_axi_input_r_WSTRB",
        "m_axi_input_r_WUSER",
        "m_axi_input_r_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "imageRGBA"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "8",
          "final_bitwidth": "8",
          "argName": "imageRGBA"
        }
      ]
    },
    "m_axi_output_r": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_output_r_",
      "paramPrefix": "C_M_AXI_OUTPUT_R_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "WRITE_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_output_r_ARADDR",
        "m_axi_output_r_ARBURST",
        "m_axi_output_r_ARCACHE",
        "m_axi_output_r_ARID",
        "m_axi_output_r_ARLEN",
        "m_axi_output_r_ARLOCK",
        "m_axi_output_r_ARPROT",
        "m_axi_output_r_ARQOS",
        "m_axi_output_r_ARREADY",
        "m_axi_output_r_ARREGION",
        "m_axi_output_r_ARSIZE",
        "m_axi_output_r_ARUSER",
        "m_axi_output_r_ARVALID",
        "m_axi_output_r_AWADDR",
        "m_axi_output_r_AWBURST",
        "m_axi_output_r_AWCACHE",
        "m_axi_output_r_AWID",
        "m_axi_output_r_AWLEN",
        "m_axi_output_r_AWLOCK",
        "m_axi_output_r_AWPROT",
        "m_axi_output_r_AWQOS",
        "m_axi_output_r_AWREADY",
        "m_axi_output_r_AWREGION",
        "m_axi_output_r_AWSIZE",
        "m_axi_output_r_AWUSER",
        "m_axi_output_r_AWVALID",
        "m_axi_output_r_BID",
        "m_axi_output_r_BREADY",
        "m_axi_output_r_BRESP",
        "m_axi_output_r_BUSER",
        "m_axi_output_r_BVALID",
        "m_axi_output_r_RDATA",
        "m_axi_output_r_RID",
        "m_axi_output_r_RLAST",
        "m_axi_output_r_RREADY",
        "m_axi_output_r_RRESP",
        "m_axi_output_r_RUSER",
        "m_axi_output_r_RVALID",
        "m_axi_output_r_WDATA",
        "m_axi_output_r_WID",
        "m_axi_output_r_WLAST",
        "m_axi_output_r_WREADY",
        "m_axi_output_r_WSTRB",
        "m_axi_output_r_WUSER",
        "m_axi_output_r_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "output"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "8",
          "final_bitwidth": "8",
          "argName": "output"
        }
      ]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_r_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_r_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_r_AWADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_r_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_r_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_r_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_r_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_r_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_r_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_r_ARADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_r_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_r_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_r_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_r_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_r_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_r_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_r_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_input_r_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_input_r_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_input_r_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_input_r_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_input_r_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_input_r_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_input_r_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_input_r_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_input_r_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_input_r_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_input_r_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_input_r_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_input_r_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_input_r_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_input_r_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_input_r_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_input_r_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_input_r_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_input_r_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_input_r_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_input_r_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_input_r_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_input_r_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_input_r_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_input_r_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_input_r_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_input_r_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_input_r_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_input_r_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_input_r_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_input_r_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_input_r_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_input_r_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_input_r_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_input_r_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_input_r_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_input_r_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_input_r_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_input_r_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_input_r_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_input_r_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_input_r_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_input_r_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_input_r_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_input_r_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_output_r_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_output_r_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_output_r_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_output_r_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_output_r_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_output_r_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_output_r_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_output_r_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_output_r_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_output_r_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_output_r_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_output_r_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_output_r_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_output_r_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_output_r_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_output_r_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_output_r_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_output_r_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_output_r_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_output_r_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_output_r_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_output_r_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_output_r_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_output_r_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_output_r_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_output_r_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_output_r_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_output_r_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_output_r_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_output_r_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_output_r_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_output_r_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_output_r_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_output_r_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_output_r_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_output_r_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_output_r_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_output_r_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_output_r_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_output_r_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_output_r_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_output_r_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_output_r_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_output_r_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_output_r_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "ImageTransform",
      "Instances": [
        {
          "ModuleName": "pow_generic_double_s",
          "InstanceName": "grp_pow_generic_double_s_fu_234"
        },
        {
          "ModuleName": "pow_generic_double_s",
          "InstanceName": "grp_pow_generic_double_s_fu_263"
        },
        {
          "ModuleName": "ImageTransform_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_8",
          "InstanceName": "grp_ImageTransform_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_8_fu_292"
        },
        {
          "ModuleName": "ImageTransform_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4",
          "InstanceName": "grp_ImageTransform_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_305"
        },
        {
          "ModuleName": "ImageTransform_Pipeline_VITIS_LOOP_52_5_VITIS_LOOP_53_6",
          "InstanceName": "grp_ImageTransform_Pipeline_VITIS_LOOP_52_5_VITIS_LOOP_53_6_fu_318"
        }
      ]
    },
    "Info": {
      "pow_generic_double_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ImageTransform_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_8": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ImageTransform_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ImageTransform_Pipeline_VITIS_LOOP_52_5_VITIS_LOOP_53_6": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ImageTransform": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "pow_generic_double_s": {
        "Latency": {
          "LatencyBest": "69",
          "LatencyAvg": "69",
          "LatencyWorst": "69",
          "PipelineII": "1",
          "PipelineDepth": "70",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "8.00",
          "Uncertainty": "2.16",
          "Estimate": "5.834"
        },
        "Area": {
          "BRAM_18K": "30",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "10",
          "DSP": "70",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "31",
          "FF": "9571",
          "AVAIL_FF": "106400",
          "UTIL_FF": "8",
          "LUT": "6349",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "11",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "ImageTransform_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_8": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "8.00",
          "Uncertainty": "2.16",
          "Estimate": "5.840"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_63_7_VITIS_LOOP_64_8",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "3",
            "PipelineDepth": "21"
          }],
        "Area": {
          "FF": "1194",
          "AVAIL_FF": "106400",
          "UTIL_FF": "1",
          "LUT": "1283",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "2",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "ImageTransform_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "8.00",
          "Uncertainty": "2.16",
          "Estimate": "5.840"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_34_3_VITIS_LOOP_35_4",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "3",
            "PipelineDepth": "16"
          }],
        "Area": {
          "FF": "1094",
          "AVAIL_FF": "106400",
          "UTIL_FF": "1",
          "LUT": "1259",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "2",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "ImageTransform_Pipeline_VITIS_LOOP_52_5_VITIS_LOOP_53_6": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "8.00",
          "Uncertainty": "2.16",
          "Estimate": "5.840"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_52_5_VITIS_LOOP_53_6",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "3",
            "PipelineDepth": "13"
          }],
        "Area": {
          "FF": "988",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "1137",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "2",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "ImageTransform": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "8.00",
          "Uncertainty": "2.16",
          "Estimate": "6.442"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_26_1_VITIS_LOOP_27_2",
            "TripCount": "1849",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": ""
          }],
        "Area": {
          "BRAM_18K": "64",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "22",
          "DSP": "162",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "73",
          "FF": "27965",
          "AVAIL_FF": "106400",
          "UTIL_FF": "26",
          "LUT": "23854",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "44",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-06-14 11:19:46 +0200",
    "ToolName": "vitis_hls",
    "ToolVersion": "2023.2"
  }
}
