{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1638305873752 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638305873761 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 30 23:57:53 2021 " "Processing started: Tue Nov 30 23:57:53 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1638305873761 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638305873761 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off task2 -c task2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off task2 -c task2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638305873761 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1638305874530 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1638305874530 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sys_array_fetcher.sv(81) " "Verilog HDL information at sys_array_fetcher.sv(81): always construct contains both blocking and non-blocking assignments" {  } { { "source/sys_array_fetcher.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/sys_array_fetcher.sv" 81 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1638305889234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/sys_array_fetcher.sv 1 1 " "Found 1 design units, including 1 entities, in source file source/sys_array_fetcher.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sys_array_fetcher " "Found entity 1: sys_array_fetcher" {  } { { "source/sys_array_fetcher.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/sys_array_fetcher.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638305889238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638305889238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/sys_array_basic.sv 1 1 " "Found 1 design units, including 1 entities, in source file source/sys_array_basic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sys_array_basic " "Found entity 1: sys_array_basic" {  } { { "source/sys_array_basic.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/sys_array_basic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638305889247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638305889247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/top.sv 1 1 " "Found 1 design units, including 1 entities, in source file source/top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "source/top.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638305889257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638305889257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/sys_array_cell.sv 1 1 " "Found 1 design units, including 1 entities, in source file source/sys_array_cell.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sys_array_cell " "Found entity 1: sys_array_cell" {  } { { "source/sys_array_cell.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/sys_array_cell.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638305889263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638305889263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/shift_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file source/shift_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shift_reg " "Found entity 1: shift_reg" {  } { { "source/shift_reg.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/shift_reg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638305889268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638305889268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/seg7_tohex.sv 1 1 " "Found 1 design units, including 1 entities, in source file source/seg7_tohex.sv" { { "Info" "ISGN_ENTITY_NAME" "1 seg7_tohex " "Found entity 1: seg7_tohex" {  } { { "source/seg7_tohex.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/seg7_tohex.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638305889273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638305889273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/clock_divider.sv 1 1 " "Found 1 design units, including 1 entities, in source file source/clock_divider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "source/clock_divider.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/clock_divider.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638305889276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638305889276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/data_to_segments.sv 1 1 " "Found 1 design units, including 1 entities, in source file source/data_to_segments.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_to_segments " "Found entity 1: data_to_segments" {  } { { "source/data_to_segments.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/data_to_segments.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638305889280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638305889280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/read_data.sv 1 1 " "Found 1 design units, including 1 entities, in source file source/read_data.sv" { { "Info" "ISGN_ENTITY_NAME" "1 read_data " "Found entity 1: read_data" {  } { { "source/read_data.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/read_data.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638305889284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638305889284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/button_debouncer.sv 1 1 " "Found 1 design units, including 1 entities, in source file source/button_debouncer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 button_debouncer " "Found entity 1: button_debouncer" {  } { { "source/button_debouncer.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/button_debouncer.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638305889287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638305889287 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hex_connector top.sv(23) " "Verilog HDL Implicit Net warning at top.sv(23): created implicit net for \"hex_connector\"" {  } { { "source/top.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/top.sv" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638305889288 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1638305889572 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hex_connector top.sv(23) " "Verilog HDL or VHDL warning at top.sv(23): object \"hex_connector\" assigned a value but never read" {  } { { "source/top.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/top.sv" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1638305889573 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 1 top.sv(23) " "Verilog HDL assignment warning at top.sv(23): truncated value with size 64 to match size of target (1)" {  } { { "source/top.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/top.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638305889573 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 top.sv(106) " "Verilog HDL assignment warning at top.sv(106): truncated value with size 32 to match size of target (2)" {  } { { "source/top.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/top.sv" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638305889575 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 top.sv(109) " "Verilog HDL assignment warning at top.sv(109): truncated value with size 32 to match size of target (2)" {  } { { "source/top.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/top.sv" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638305889575 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "buzzer top.sv(12) " "Output port \"buzzer\" at top.sv(12) has no driver" {  } { { "source/top.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/top.sv" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1638305889576 "|top"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "input_data_b " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"input_data_b\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1638305889579 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "input_data_a " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"input_data_a\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1638305889579 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "out_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"out_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1638305889579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "read_data read_data:rd1 " "Elaborating entity \"read_data\" for hierarchy \"read_data:rd1\"" {  } { { "source/top.sv" "rd1" { Text "D:/GitHub/systolic_array/task 2_full/source/top.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638305889593 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "data_rom_w " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"data_rom_w\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1638305889598 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "data_rom_b " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"data_rom_b\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1638305889598 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "rom_wire_w " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"rom_wire_w\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1638305889598 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "rom_wire_b " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"rom_wire_b\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1638305889599 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "data_rom_w " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"data_rom_w\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1638305889599 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "data_rom_b " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"data_rom_b\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1638305889599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:cd1 " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:cd1\"" {  } { { "source/top.sv" "cd1" { Text "D:/GitHub/systolic_array/task 2_full/source/top.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638305889608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_array_fetcher sys_array_fetcher:fetching_unit " "Elaborating entity \"sys_array_fetcher\" for hierarchy \"sys_array_fetcher:fetching_unit\"" {  } { { "source/top.sv" "fetching_unit" { Text "D:/GitHub/systolic_array/task 2_full/source/top.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638305889615 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "empty_wire_reads 0 sys_array_fetcher.sv(31) " "Net \"empty_wire_reads\" at sys_array_fetcher.sv(31) has no driver or initial value, using a default initial value '0'" {  } { { "source/sys_array_fetcher.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/sys_array_fetcher.sv" 31 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1638305889628 "|top|sys_array_fetcher:fetching_unit"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "empty_wire_writes 0 sys_array_fetcher.sv(33) " "Net \"empty_wire_writes\" at sys_array_fetcher.sv(33) has no driver or initial value, using a default initial value '0'" {  } { { "source/sys_array_fetcher.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/sys_array_fetcher.sv" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1638305889628 "|top|sys_array_fetcher:fetching_unit"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "input_data_b " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"input_data_b\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1638305889643 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "input_data_w " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"input_data_w\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1638305889643 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "out_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"out_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1638305889643 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "output_wire " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"output_wire\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1638305889643 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "empty_wire2_reads " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"empty_wire2_reads\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1638305889643 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "empty_wire_writes " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"empty_wire_writes\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1638305889643 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "input_data_b " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"input_data_b\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1638305889644 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "input_data_w " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"input_data_w\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1638305889644 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "out_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"out_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1638305889644 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "output_wire " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"output_wire\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1638305889644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_reg sys_array_fetcher:fetching_unit\|shift_reg:generate_reads_shift_reg\[0\].reads " "Elaborating entity \"shift_reg\" for hierarchy \"sys_array_fetcher:fetching_unit\|shift_reg:generate_reads_shift_reg\[0\].reads\"" {  } { { "source/sys_array_fetcher.sv" "generate_reads_shift_reg\[0\].reads" { Text "D:/GitHub/systolic_array/task 2_full/source/sys_array_fetcher.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638305889663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_reg sys_array_fetcher:fetching_unit\|shift_reg:generate_writes_shift_reg\[0\].writes " "Elaborating entity \"shift_reg\" for hierarchy \"sys_array_fetcher:fetching_unit\|shift_reg:generate_writes_shift_reg\[0\].writes\"" {  } { { "source/sys_array_fetcher.sv" "generate_writes_shift_reg\[0\].writes" { Text "D:/GitHub/systolic_array/task 2_full/source/sys_array_fetcher.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638305889670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_array_basic sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array " "Elaborating entity \"sys_array_basic\" for hierarchy \"sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\"" {  } { { "source/sys_array_fetcher.sv" "systolic_array" { Text "D:/GitHub/systolic_array/task 2_full/source/sys_array_fetcher.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638305889674 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "weight_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"weight_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1638305889676 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "temp_output_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"temp_output_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1638305889676 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "propagate_module " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"propagate_module\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1638305889676 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "weight_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"weight_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1638305889676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_array_cell sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[0\].cell_inst " "Elaborating entity \"sys_array_cell\" for hierarchy \"sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[0\].cell_inst\"" {  } { { "source/sys_array_basic.sv" "generate_array_proc\[0\].generate_array_proc2\[0\].cell_inst" { Text "D:/GitHub/systolic_array/task 2_full/source/sys_array_basic.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638305889677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_to_segments data_to_segments:ds1 " "Elaborating entity \"data_to_segments\" for hierarchy \"data_to_segments:ds1\"" {  } { { "source/top.sv" "ds1" { Text "D:/GitHub/systolic_array/task 2_full/source/top.sv" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638305889687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7_tohex data_to_segments:ds1\|seg7_tohex:sh1 " "Elaborating entity \"seg7_tohex\" for hierarchy \"data_to_segments:ds1\|seg7_tohex:sh1\"" {  } { { "source/data_to_segments.sv" "sh1" { Text "D:/GitHub/systolic_array/task 2_full/source/data_to_segments.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638305889690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider data_to_segments:ds1\|clock_divider:cd1 " "Elaborating entity \"clock_divider\" for hierarchy \"data_to_segments:ds1\|clock_divider:cd1\"" {  } { { "source/data_to_segments.sv" "cd1" { Text "D:/GitHub/systolic_array/task 2_full/source/data_to_segments.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638305889692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "button_debouncer button_debouncer:deb1 " "Elaborating entity \"button_debouncer\" for hierarchy \"button_debouncer:deb1\"" {  } { { "source/top.sv" "deb1" { Text "D:/GitHub/systolic_array/task 2_full/source/top.sv" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638305889696 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 button_debouncer.sv(36) " "Verilog HDL assignment warning at button_debouncer.sv(36): truncated value with size 32 to match size of target (16)" {  } { { "source/button_debouncer.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/button_debouncer.sv" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638305889696 "|top|read_data:rd1|button_debouncer:deb1"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "7 " "Inferred 7 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[4\].cell_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[4\].cell_inst\|Mult0\"" {  } { { "source/sys_array_cell.sv" "Mult0" { Text "D:/GitHub/systolic_array/task 2_full/source/sys_array_cell.sv" 28 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1638305890506 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[1\].generate_array_proc2\[4\].cell_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[1\].generate_array_proc2\[4\].cell_inst\|Mult0\"" {  } { { "source/sys_array_cell.sv" "Mult0" { Text "D:/GitHub/systolic_array/task 2_full/source/sys_array_cell.sv" 28 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1638305890506 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[3\].cell_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[3\].cell_inst\|Mult0\"" {  } { { "source/sys_array_cell.sv" "Mult0" { Text "D:/GitHub/systolic_array/task 2_full/source/sys_array_cell.sv" 28 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1638305890506 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[1\].generate_array_proc2\[3\].cell_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[1\].generate_array_proc2\[3\].cell_inst\|Mult0\"" {  } { { "source/sys_array_cell.sv" "Mult0" { Text "D:/GitHub/systolic_array/task 2_full/source/sys_array_cell.sv" 28 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1638305890506 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[1\].generate_array_proc2\[2\].cell_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[1\].generate_array_proc2\[2\].cell_inst\|Mult0\"" {  } { { "source/sys_array_cell.sv" "Mult0" { Text "D:/GitHub/systolic_array/task 2_full/source/sys_array_cell.sv" 28 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1638305890506 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[2\].cell_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[2\].cell_inst\|Mult0\"" {  } { { "source/sys_array_cell.sv" "Mult0" { Text "D:/GitHub/systolic_array/task 2_full/source/sys_array_cell.sv" 28 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1638305890506 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[1\].generate_array_proc2\[1\].cell_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[1\].generate_array_proc2\[1\].cell_inst\|Mult0\"" {  } { { "source/sys_array_cell.sv" "Mult0" { Text "D:/GitHub/systolic_array/task 2_full/source/sys_array_cell.sv" 28 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1638305890506 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1638305890506 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[4\].cell_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[4\].cell_inst\|lpm_mult:Mult0\"" {  } { { "source/sys_array_cell.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/sys_array_cell.sv" 28 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638305890574 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[4\].cell_inst\|lpm_mult:Mult0 " "Instantiated megafunction \"sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[4\].cell_inst\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638305890575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 3 " "Parameter \"LPM_WIDTHB\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638305890575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 7 " "Parameter \"LPM_WIDTHP\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638305890575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 7 " "Parameter \"LPM_WIDTHR\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638305890575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638305890575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638305890575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638305890575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638305890575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638305890575 ""}  } { { "source/sys_array_cell.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/sys_array_cell.sv" 28 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638305890575 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[4\].cell_inst\|lpm_mult:Mult0\|multcore:mult_core sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[4\].cell_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[4\].cell_inst\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[4\].cell_inst\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 323 5 0 } } { "source/sys_array_cell.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/sys_array_cell.sv" 28 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638305890647 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[4\].cell_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[4\].cell_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[4\].cell_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[4\].cell_inst\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.tdf" 282 8 0 } } { "source/sys_array_cell.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/sys_array_cell.sv" 28 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638305890683 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[4\].cell_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[4\].cell_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[4\].cell_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[4\].cell_inst\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "source/sys_array_cell.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/sys_array_cell.sv" 28 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638305890742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_jbh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_jbh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_jbh " "Found entity 1: add_sub_jbh" {  } { { "db/add_sub_jbh.tdf" "" { Text "D:/GitHub/systolic_array/task 2_full/db/add_sub_jbh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638305890802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638305890802 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[4\].cell_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[4\].cell_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[4\].cell_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[4\].cell_inst\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "source/sys_array_cell.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/sys_array_cell.sv" 28 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638305890810 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[4\].cell_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[4\].cell_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[4\].cell_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[4\].cell_inst\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "source/sys_array_cell.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/sys_array_cell.sv" 28 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638305890820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_kbh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_kbh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_kbh " "Found entity 1: add_sub_kbh" {  } { { "db/add_sub_kbh.tdf" "" { Text "D:/GitHub/systolic_array/task 2_full/db/add_sub_kbh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638305890878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638305890878 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[4\].cell_inst\|lpm_mult:Mult0\|altshift:external_latency_ffs sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[4\].cell_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[4\].cell_inst\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[4\].cell_inst\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "source/sys_array_cell.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/sys_array_cell.sv" 28 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638305890933 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[1\].generate_array_proc2\[4\].cell_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[1\].generate_array_proc2\[4\].cell_inst\|lpm_mult:Mult0\"" {  } { { "source/sys_array_cell.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/sys_array_cell.sv" 28 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638305890945 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[1\].generate_array_proc2\[4\].cell_inst\|lpm_mult:Mult0 " "Instantiated megafunction \"sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[1\].generate_array_proc2\[4\].cell_inst\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638305890945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 4 " "Parameter \"LPM_WIDTHB\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638305890945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 8 " "Parameter \"LPM_WIDTHP\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638305890945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 8 " "Parameter \"LPM_WIDTHR\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638305890945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638305890945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638305890945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638305890945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638305890945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638305890945 ""}  } { { "source/sys_array_cell.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/sys_array_cell.sv" 28 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638305890945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_j8t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_j8t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_j8t " "Found entity 1: mult_j8t" {  } { { "db/mult_j8t.tdf" "" { Text "D:/GitHub/systolic_array/task 2_full/db/mult_j8t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638305891005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638305891005 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[3\].cell_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[3\].cell_inst\|lpm_mult:Mult0\"" {  } { { "source/sys_array_cell.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/sys_array_cell.sv" 28 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638305891018 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[3\].cell_inst\|lpm_mult:Mult0 " "Instantiated megafunction \"sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[3\].cell_inst\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 3 " "Parameter \"LPM_WIDTHA\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638305891018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 2 " "Parameter \"LPM_WIDTHB\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638305891018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 5 " "Parameter \"LPM_WIDTHP\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638305891018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 5 " "Parameter \"LPM_WIDTHR\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638305891018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638305891018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638305891018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638305891018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638305891018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638305891018 ""}  } { { "source/sys_array_cell.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/sys_array_cell.sv" 28 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638305891018 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[3\].cell_inst\|lpm_mult:Mult0\|multcore:mult_core sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[3\].cell_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[3\].cell_inst\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[3\].cell_inst\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 323 5 0 } } { "source/sys_array_cell.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/sys_array_cell.sv" 28 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638305891024 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[3\].cell_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[3\].cell_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[3\].cell_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[3\].cell_inst\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.tdf" 282 8 0 } } { "source/sys_array_cell.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/sys_array_cell.sv" 28 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638305891034 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[3\].cell_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[3\].cell_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[3\].cell_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[3\].cell_inst\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "source/sys_array_cell.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/sys_array_cell.sv" 28 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638305891044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ibh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ibh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ibh " "Found entity 1: add_sub_ibh" {  } { { "db/add_sub_ibh.tdf" "" { Text "D:/GitHub/systolic_array/task 2_full/db/add_sub_ibh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638305891103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638305891103 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[3\].cell_inst\|lpm_mult:Mult0\|altshift:external_latency_ffs sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[3\].cell_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[3\].cell_inst\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[3\].cell_inst\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "source/sys_array_cell.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/sys_array_cell.sv" 28 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638305891112 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[1\].generate_array_proc2\[3\].cell_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[1\].generate_array_proc2\[3\].cell_inst\|lpm_mult:Mult0\"" {  } { { "source/sys_array_cell.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/sys_array_cell.sv" 28 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638305891122 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[1\].generate_array_proc2\[3\].cell_inst\|lpm_mult:Mult0 " "Instantiated megafunction \"sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[1\].generate_array_proc2\[3\].cell_inst\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 3 " "Parameter \"LPM_WIDTHA\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638305891122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 4 " "Parameter \"LPM_WIDTHB\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638305891122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 7 " "Parameter \"LPM_WIDTHP\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638305891122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 7 " "Parameter \"LPM_WIDTHR\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638305891122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638305891122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638305891122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638305891122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638305891122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638305891122 ""}  } { { "source/sys_array_cell.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/sys_array_cell.sv" 28 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638305891122 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[1\].generate_array_proc2\[2\].cell_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[1\].generate_array_proc2\[2\].cell_inst\|lpm_mult:Mult0\"" {  } { { "source/sys_array_cell.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/sys_array_cell.sv" 28 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638305891178 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[1\].generate_array_proc2\[2\].cell_inst\|lpm_mult:Mult0 " "Instantiated megafunction \"sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[1\].generate_array_proc2\[2\].cell_inst\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 3 " "Parameter \"LPM_WIDTHA\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638305891178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 4 " "Parameter \"LPM_WIDTHB\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638305891178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 7 " "Parameter \"LPM_WIDTHP\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638305891178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 7 " "Parameter \"LPM_WIDTHR\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638305891178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638305891178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638305891178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638305891178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638305891178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638305891178 ""}  } { { "source/sys_array_cell.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/sys_array_cell.sv" 28 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638305891178 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[2\].cell_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[2\].cell_inst\|lpm_mult:Mult0\"" {  } { { "source/sys_array_cell.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/sys_array_cell.sv" 28 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638305891240 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[2\].cell_inst\|lpm_mult:Mult0 " "Instantiated megafunction \"sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[2\].cell_inst\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 3 " "Parameter \"LPM_WIDTHA\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638305891240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 2 " "Parameter \"LPM_WIDTHB\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638305891240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 5 " "Parameter \"LPM_WIDTHP\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638305891240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 5 " "Parameter \"LPM_WIDTHR\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638305891240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638305891240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638305891240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638305891240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638305891240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638305891240 ""}  } { { "source/sys_array_cell.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/sys_array_cell.sv" 28 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638305891240 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[1\].generate_array_proc2\[1\].cell_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[1\].generate_array_proc2\[1\].cell_inst\|lpm_mult:Mult0\"" {  } { { "source/sys_array_cell.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/sys_array_cell.sv" 28 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638305891280 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[1\].generate_array_proc2\[1\].cell_inst\|lpm_mult:Mult0 " "Instantiated megafunction \"sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[1\].generate_array_proc2\[1\].cell_inst\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 2 " "Parameter \"LPM_WIDTHA\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638305891280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 4 " "Parameter \"LPM_WIDTHB\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638305891280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 6 " "Parameter \"LPM_WIDTHP\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638305891280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 6 " "Parameter \"LPM_WIDTHR\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638305891280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638305891280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638305891280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638305891280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638305891280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638305891280 ""}  } { { "source/sys_array_cell.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/sys_array_cell.sv" 28 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638305891280 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[1\].generate_array_proc2\[1\].cell_inst\|lpm_mult:Mult0\|multcore:mult_core sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[1\].generate_array_proc2\[1\].cell_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[1\].generate_array_proc2\[1\].cell_inst\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[1\].generate_array_proc2\[1\].cell_inst\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 323 5 0 } } { "source/sys_array_cell.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/sys_array_cell.sv" 28 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638305891289 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[1\].generate_array_proc2\[1\].cell_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[1\].generate_array_proc2\[1\].cell_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[1\].generate_array_proc2\[1\].cell_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[1\].generate_array_proc2\[1\].cell_inst\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.tdf" 282 8 0 } } { "source/sys_array_cell.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/sys_array_cell.sv" 28 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638305891306 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[1\].generate_array_proc2\[1\].cell_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[1\].generate_array_proc2\[1\].cell_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[1\].generate_array_proc2\[1\].cell_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[1\].generate_array_proc2\[1\].cell_inst\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "source/sys_array_cell.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/sys_array_cell.sv" 28 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638305891330 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[1\].generate_array_proc2\[1\].cell_inst\|lpm_mult:Mult0\|altshift:external_latency_ffs sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[1\].generate_array_proc2\[1\].cell_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[1\].generate_array_proc2\[1\].cell_inst\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[1\].generate_array_proc2\[1\].cell_inst\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "source/sys_array_cell.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/sys_array_cell.sv" 28 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638305891344 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[1\].generate_array_proc2\[4\].cell_inst\|lpm_mult:Mult0\|mult_j8t:auto_generated\|le5a\[4\] " "Synthesized away node \"sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[1\].generate_array_proc2\[4\].cell_inst\|lpm_mult:Mult0\|mult_j8t:auto_generated\|le5a\[4\]\"" {  } { { "db/mult_j8t.tdf" "" { Text "D:/GitHub/systolic_array/task 2_full/db/mult_j8t.tdf" 42 6 0 } } { "lpm_mult.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "source/sys_array_cell.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/sys_array_cell.sv" 28 -1 0 } } { "source/sys_array_basic.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/sys_array_basic.sv" 77 0 0 } } { "source/sys_array_fetcher.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/sys_array_fetcher.sv" 79 0 0 } } { "source/top.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/top.sv" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638305891375 "|top|sys_array_fetcher:fetching_unit|sys_array_basic:systolic_array|sys_array_cell:generate_array_proc[1].generate_array_proc2[4].cell_inst|lpm_mult:Mult0|mult_j8t:auto_generated|le5a[4]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1638305891375 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1638305891375 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[1\].generate_array_proc2\[4\].cell_inst\|lpm_mult:Mult0\|mult_j8t:auto_generated\|le4a\[5\] " "Synthesized away node \"sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[1\].generate_array_proc2\[4\].cell_inst\|lpm_mult:Mult0\|mult_j8t:auto_generated\|le4a\[5\]\"" {  } { { "db/mult_j8t.tdf" "" { Text "D:/GitHub/systolic_array/task 2_full/db/mult_j8t.tdf" 41 6 0 } } { "lpm_mult.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "source/sys_array_cell.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/sys_array_cell.sv" 28 -1 0 } } { "source/sys_array_basic.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/sys_array_basic.sv" 77 0 0 } } { "source/sys_array_fetcher.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/sys_array_fetcher.sv" 79 0 0 } } { "source/top.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/top.sv" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638305891376 "|top|sys_array_fetcher:fetching_unit|sys_array_basic:systolic_array|sys_array_cell:generate_array_proc[1].generate_array_proc2[4].cell_inst|lpm_mult:Mult0|mult_j8t:auto_generated|le4a[5]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[1\].generate_array_proc2\[4\].cell_inst\|lpm_mult:Mult0\|mult_j8t:auto_generated\|le5a\[3\] " "Synthesized away node \"sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[1\].generate_array_proc2\[4\].cell_inst\|lpm_mult:Mult0\|mult_j8t:auto_generated\|le5a\[3\]\"" {  } { { "db/mult_j8t.tdf" "" { Text "D:/GitHub/systolic_array/task 2_full/db/mult_j8t.tdf" 42 6 0 } } { "lpm_mult.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "source/sys_array_cell.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/sys_array_cell.sv" 28 -1 0 } } { "source/sys_array_basic.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/sys_array_basic.sv" 77 0 0 } } { "source/sys_array_fetcher.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/sys_array_fetcher.sv" 79 0 0 } } { "source/top.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/top.sv" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638305891376 "|top|sys_array_fetcher:fetching_unit|sys_array_basic:systolic_array|sys_array_cell:generate_array_proc[1].generate_array_proc2[4].cell_inst|lpm_mult:Mult0|mult_j8t:auto_generated|le5a[3]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1638305891376 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1638305891376 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "40 " "Ignored 40 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "4 " "Ignored 4 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1638305891617 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "36 " "Ignored 36 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1638305891617 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1638305891617 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "buzzer GND " "Pin \"buzzer\" is stuck at GND" {  } { { "source/top.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/top.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638305891741 "|top|buzzer"} { "Warning" "WMLS_MLS_STUCK_PIN" "segment\[7\] VCC " "Pin \"segment\[7\]\" is stuck at VCC" {  } { { "source/top.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638305891741 "|top|segment[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1638305891741 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1638305891844 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[1\].generate_array_proc2\[4\].cell_inst\|lpm_mult:Mult0\|mult_j8t:auto_generated\|op_1~2 " "Logic cell \"sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[1\].generate_array_proc2\[4\].cell_inst\|lpm_mult:Mult0\|mult_j8t:auto_generated\|op_1~2\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638305892416 ""} { "Info" "ISCL_SCL_CELL_NAME" "sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[1\].generate_array_proc2\[4\].cell_inst\|lpm_mult:Mult0\|mult_j8t:auto_generated\|op_1~4 " "Logic cell \"sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[1\].generate_array_proc2\[4\].cell_inst\|lpm_mult:Mult0\|mult_j8t:auto_generated\|op_1~4\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638305892416 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1638305892416 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/GitHub/systolic_array/task 2_full/output_files/task2.map.smsg " "Generated suppressed messages file D:/GitHub/systolic_array/task 2_full/output_files/task2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638305892463 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1638305892632 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638305892632 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "619 " "Implemented 619 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1638305892749 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1638305892749 ""} { "Info" "ICUT_CUT_TM_LCELLS" "597 " "Implemented 597 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1638305892749 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1638305892749 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4773 " "Peak virtual memory: 4773 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1638305892780 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 30 23:58:12 2021 " "Processing ended: Tue Nov 30 23:58:12 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1638305892780 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1638305892780 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1638305892780 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1638305892780 ""}
