Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Thu Nov 12 18:23:57 2015
| Host         : Austin-MBP running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_serial_control_sets_placed.rpt
| Design       : Top_serial
| Device       : xc7a100t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    11 |
| Minimum Number of register sites lost to control set restrictions |    46 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              17 |            9 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              28 |           10 |
| Yes          | No                    | No                     |               5 |            3 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               8 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------+---------------+--------------------------------------+------------------+----------------+
|          Clock Signal         | Enable Signal |           Set/Reset Signal           | Slice Load Count | Bel Load Count |
+-------------------------------+---------------+--------------------------------------+------------------+----------------+
|                               |               | SPI_map/SPI_CLK_OUT_reg_i_1_n_0      |                1 |              1 |
|  saved_data                   |               | SPI_map/<const0>                     |                1 |              1 |
|  SPI_map/<const0>             |               |                                      |                1 |              1 |
|  CLK_IN_IBUF_BUFG             |               |                                      |                2 |              2 |
|  saved_data_reg_i_1_n_0       |               |                                      |                1 |              3 |
|  divider_map/clk_out50Hz      |               |                                      |                1 |              3 |
|  CLK_IN_IBUF_BUFG             | SPI_map/E[0]  |                                      |                3 |              5 |
|  FSM_onehot_state_reg_n_0_[1] |               |                                      |                4 |              8 |
|  divider_map/CLK_OUT_100KHz   | tx_enable     | SPI_map/<const0>                     |                3 |              8 |
|  CLK_IN_IBUF_BUFG             |               | divider_map/counter50Hz[0]_i_1_n_0   |                4 |             13 |
|  CLK_IN_IBUF_BUFG             |               | divider_map/counter100KHz[0]_i_1_n_0 |                4 |             13 |
+-------------------------------+---------------+--------------------------------------+------------------+----------------+


