###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       819702   # Number of WRITE/WRITEP commands
num_reads_done                 =      1277075   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1039932   # Number of read row buffer hits
num_read_cmds                  =      1277069   # Number of READ/READP commands
num_writes_done                =       819754   # Number of read requests issued
num_write_row_hits             =       687278   # Number of write row buffer hits
num_act_cmds                   =       373478   # Number of ACT commands
num_pre_cmds                   =       373447   # Number of PRE commands
num_ondemand_pres              =       347261   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9641179   # Cyles of rank active rank.0
rank_active_cycles.1           =      9545842   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       358821   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       454158   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      2030880   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        27611   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         5070   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         3426   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2811   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1823   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1543   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1432   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1459   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1907   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        18938   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =          365   # Write cmd latency (cycles)
write_latency[20-39]           =         4430   # Write cmd latency (cycles)
write_latency[40-59]           =         5681   # Write cmd latency (cycles)
write_latency[60-79]           =         8565   # Write cmd latency (cycles)
write_latency[80-99]           =        10756   # Write cmd latency (cycles)
write_latency[100-119]         =        13293   # Write cmd latency (cycles)
write_latency[120-139]         =        15666   # Write cmd latency (cycles)
write_latency[140-159]         =        17779   # Write cmd latency (cycles)
write_latency[160-179]         =        20937   # Write cmd latency (cycles)
write_latency[180-199]         =        24008   # Write cmd latency (cycles)
write_latency[200-]            =       698222   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            6   # Read request latency (cycles)
read_latency[20-39]            =       197861   # Read request latency (cycles)
read_latency[40-59]            =        94717   # Read request latency (cycles)
read_latency[60-79]            =        94314   # Read request latency (cycles)
read_latency[80-99]            =        66207   # Read request latency (cycles)
read_latency[100-119]          =        55431   # Read request latency (cycles)
read_latency[120-139]          =        48813   # Read request latency (cycles)
read_latency[140-159]          =        41918   # Read request latency (cycles)
read_latency[160-179]          =        36291   # Read request latency (cycles)
read_latency[180-199]          =        32564   # Read request latency (cycles)
read_latency[200-]             =       608953   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  4.09195e+09   # Write energy
read_energy                    =  5.14914e+09   # Read energy
act_energy                     =  1.02184e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.72234e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.17996e+08   # Precharge standby energy rank.1
act_stb_energy.0               =   6.0161e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.95661e+09   # Active standby energy rank.1
average_read_latency           =      339.687   # Average read request latency (cycles)
average_interarrival           =      4.76894   # Average request interarrival latency (cycles)
total_energy                   =  2.33305e+10   # Total energy (pJ)
average_power                  =      2333.05   # Average power (mW)
average_bandwidth              =      17.8929   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       827564   # Number of WRITE/WRITEP commands
num_reads_done                 =      1282132   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1052336   # Number of read row buffer hits
num_read_cmds                  =      1282125   # Number of READ/READP commands
num_writes_done                =       827626   # Number of read requests issued
num_write_row_hits             =       706611   # Number of write row buffer hits
num_act_cmds                   =       354506   # Number of ACT commands
num_pre_cmds                   =       354476   # Number of PRE commands
num_ondemand_pres              =       327646   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9624436   # Cyles of rank active rank.0
rank_active_cycles.1           =      9580613   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       375564   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       419387   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      2043180   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        28796   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4944   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         3448   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2598   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1699   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1562   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1368   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1439   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1833   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        18950   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =          384   # Write cmd latency (cycles)
write_latency[20-39]           =         4888   # Write cmd latency (cycles)
write_latency[40-59]           =         5964   # Write cmd latency (cycles)
write_latency[60-79]           =         9347   # Write cmd latency (cycles)
write_latency[80-99]           =        11987   # Write cmd latency (cycles)
write_latency[100-119]         =        14504   # Write cmd latency (cycles)
write_latency[120-139]         =        16442   # Write cmd latency (cycles)
write_latency[140-159]         =        18746   # Write cmd latency (cycles)
write_latency[160-179]         =        21291   # Write cmd latency (cycles)
write_latency[180-199]         =        23913   # Write cmd latency (cycles)
write_latency[200-]            =       700098   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           12   # Read request latency (cycles)
read_latency[20-39]            =       203842   # Read request latency (cycles)
read_latency[40-59]            =       104125   # Read request latency (cycles)
read_latency[60-79]            =        99900   # Read request latency (cycles)
read_latency[80-99]            =        70033   # Read request latency (cycles)
read_latency[100-119]          =        57863   # Read request latency (cycles)
read_latency[120-139]          =        50589   # Read request latency (cycles)
read_latency[140-159]          =        43131   # Read request latency (cycles)
read_latency[160-179]          =        37274   # Read request latency (cycles)
read_latency[180-199]          =        33150   # Read request latency (cycles)
read_latency[200-]             =       582213   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =   4.1312e+09   # Write energy
read_energy                    =  5.16953e+09   # Read energy
act_energy                     =  9.69928e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.80271e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.01306e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  6.00565e+09   # Active standby energy rank.0
act_stb_energy.1               =   5.9783e+09   # Active standby energy rank.1
average_read_latency           =      340.068   # Average read request latency (cycles)
average_interarrival           =      4.73975   # Average request interarrival latency (cycles)
total_energy                   =  2.33408e+10   # Total energy (pJ)
average_power                  =      2334.08   # Average power (mW)
average_bandwidth              =      18.0033   # Average bandwidth
