[info] welcome to sbt 1.10.2 (GraalVM Community Java 17.0.8)
[info] loading settings for project parallex-build-build-build from metals.sbt ...
[info] loading project definition from /home/pluveto/repo/parallex/project/project/project
[info] loading settings for project parallex-build-build from metals.sbt ...
[info] loading project definition from /home/pluveto/repo/parallex/project/project
[success] Generated .bloop/parallex-build-build.json
[success] Total time: 1 s, completed Jul 10, 2025, 1:32:03 AM
[info] loading settings for project parallex-build from metals.sbt,plugins.sbt ...
[info] loading project definition from /home/pluveto/repo/parallex/project
[success] Generated .bloop/parallex-build.json
[success] Total time: 0 s, completed Jul 10, 2025, 1:32:04 AM
[info] loading settings for project parallax from build.sbt ...
[info] loading settings for project spinalhdl-build-build-build from metals.sbt ...
[info] loading project definition from /home/pluveto/repo/SpinalHDL/project/project/project
[info] loading settings for project spinalhdl-build-build from metals.sbt ...
[info] loading project definition from /home/pluveto/repo/SpinalHDL/project/project
[success] Generated .bloop/spinalhdl-build-build.json
[success] Total time: 0 s, completed Jul 10, 2025, 1:32:04 AM
[info] loading settings for project spinalhdl-build from metals.sbt,plugin.sbt ...
[info] loading project definition from /home/pluveto/repo/SpinalHDL/project
[success] Generated .bloop/spinalhdl-build.json
[success] Total time: 0 s, completed Jul 10, 2025, 1:32:05 AM
[info] loading settings for project all from build.sbt ...
[info] set current project to parallax (in build file:/home/pluveto/repo/parallex/)
add test CpuFullTestBench compilation test
add test Basic Addition Test
add test Branch and Memory Instructions Test
add test Register and Memory State Verification Test
add test Data Dependency Test - RAW Hazard Verification
add test Branch Prediction Misprediction Test - Force BPU Prediction Error
add test Branch Prediction Rollback Test - Single Misprediction Recovery
add test Multi-Branch Instruction Bug Test - Expose RenamePlugin Throttling Issue
add test Branch Throttling Verification Test - RenamePlugin Fix
add test Branch Prediction Test - Multiple Branches Speculation Failure
add test IDLE Instruction Handling Bug Test - Speculative Instructions Committed After IDLE
[info] CpuFullSpec:
[Runtime] SpinalHDL dev    git head : 3105a33b457518a7afeed8b0527b4d8b9dab2383
[Runtime] JVM max memory : 15864.0MiB
[Runtime] Current date : 2025.07.10 01:32:06
[Progress] at 0.000 : Elaborate components
[BusyTablePlugin] enableLog: true
[Progress] at 0.530 : Checks and transforms
[Progress] at 1.084 : Generate Verilog to ./simWorkspace/tmp/job_1
[Warning] toplevel/TestOnlyMemSystemPlugin_hw_sram/mem : Mem[4096*32 bits].readAsync can only be write first into Verilog
[Warning] toplevel/TestOnlyMemSystemPlugin_hw_sram/mem : Mem[4096*32 bits].readAsync can only be write first into Verilog
[Warning] toplevel/DataCachePlugin_setup_cache/ways_0_mem : Mem[32*25 bits].readAsync can only be write first into Verilog
[Warning] toplevel/DataCachePlugin_setup_cache/ways_0_mem : Mem[32*25 bits].readAsync can only be write first into Verilog
[Warning] toplevel/DataCachePlugin_setup_cache/ways_1_mem : Mem[32*25 bits].readAsync can only be write first into Verilog
[Warning] toplevel/DataCachePlugin_setup_cache/ways_1_mem : Mem[32*25 bits].readAsync can only be write first into Verilog
[Warning] toplevel/DataCachePlugin_setup_cache/status_mem : Mem[32*2 bits].readAsync can only be write first into Verilog
[Warning] toplevel/DataCachePlugin_setup_cache/status_mem : Mem[32*2 bits].readAsync can only be write first into Verilog
[Warning] toplevel/ROBPlugin_robComponent/payloads : Mem[32*386 bits].readAsync can only be write first into Verilog
[Warning] toplevel/PhysicalRegFilePlugin_logic_regFile : Mem[64*32 bits].readAsync can only be write first into Verilog
[Warning] toplevel/PhysicalRegFilePlugin_logic_regFile : Mem[64*32 bits].readAsync can only be write first into Verilog
[Warning] toplevel/PhysicalRegFilePlugin_logic_regFile : Mem[64*32 bits].readAsync can only be write first into Verilog
[Warning] toplevel/PhysicalRegFilePlugin_logic_regFile : Mem[64*32 bits].readAsync can only be write first into Verilog
[Warning] 1718 signals were pruned. You can call printPruned on the backend report to get more informations.
[Done] at 1.358
[Progress] Simulation workspace in /home/pluveto/repo/parallex/./simWorkspace/CpuFullTestBench
[Progress] Verilator compilation started
[info] Found cached verilator binaries
[Progress] Verilator compilation done in 250.209 ms
[Progress] Start CpuFullTestBench test simulation with seed 1253362364
=== IDLE INSTRUCTION HANDLING BUG TEST ===
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=0, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
=== WRITING INSTRUCTIONS FOR IDLE TEST ===
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
Writing 7 instructions starting at address 0x0
  [0] Address 0x0 = 0x2802801
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(SimulatedSRAM.scala:41):  parallax.components.memory.SimulatedSRAM TB_WRITE: Addr=0000, Data=02802801
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(SimulatedSRAM.scala:41):  parallax.components.memory.SimulatedSRAM TB_WRITE: Addr=0000, Data=02802801
  [1] Address 0x4 = 0x2805002
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(SimulatedSRAM.scala:41):  parallax.components.memory.SimulatedSRAM TB_WRITE: Addr=0000, Data=02802801
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(SimulatedSRAM.scala:41):  parallax.components.memory.SimulatedSRAM TB_WRITE: Addr=0004, Data=02805002
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(SimulatedSRAM.scala:41):  parallax.components.memory.SimulatedSRAM TB_WRITE: Addr=0004, Data=02805002
  [2] Address 0x8 = 0x2807803
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(SimulatedSRAM.scala:41):  parallax.components.memory.SimulatedSRAM TB_WRITE: Addr=0004, Data=02805002
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(SimulatedSRAM.scala:41):  parallax.components.memory.SimulatedSRAM TB_WRITE: Addr=0008, Data=02807803
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(SimulatedSRAM.scala:41):  parallax.components.memory.SimulatedSRAM TB_WRITE: Addr=0008, Data=02807803
  [3] Address 0xc = 0x6488000
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(SimulatedSRAM.scala:41):  parallax.components.memory.SimulatedSRAM TB_WRITE: Addr=0008, Data=02807803
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(SimulatedSRAM.scala:41):  parallax.components.memory.SimulatedSRAM TB_WRITE: Addr=000c, Data=06488000
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(SimulatedSRAM.scala:41):  parallax.components.memory.SimulatedSRAM TB_WRITE: Addr=000c, Data=06488000
  [4] Address 0x10 = 0x280a004
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(SimulatedSRAM.scala:41):  parallax.components.memory.SimulatedSRAM TB_WRITE: Addr=000c, Data=06488000
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(SimulatedSRAM.scala:41):  parallax.components.memory.SimulatedSRAM TB_WRITE: Addr=0010, Data=0280a004
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(SimulatedSRAM.scala:41):  parallax.components.memory.SimulatedSRAM TB_WRITE: Addr=0010, Data=0280a004
  [5] Address 0x14 = 0x280c805
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(SimulatedSRAM.scala:41):  parallax.components.memory.SimulatedSRAM TB_WRITE: Addr=0010, Data=0280a004
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(SimulatedSRAM.scala:41):  parallax.components.memory.SimulatedSRAM TB_WRITE: Addr=0014, Data=0280c805
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(SimulatedSRAM.scala:41):  parallax.components.memory.SimulatedSRAM TB_WRITE: Addr=0014, Data=0280c805
  [6] Address 0x18 = 0x280f006
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(SimulatedSRAM.scala:41):  parallax.components.memory.SimulatedSRAM TB_WRITE: Addr=0014, Data=0280c805
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(SimulatedSRAM.scala:41):  parallax.components.memory.SimulatedSRAM TB_WRITE: Addr=0018, Data=0280f006
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(SimulatedSRAM.scala:41):  parallax.components.memory.SimulatedSRAM TB_WRITE: Addr=0018, Data=0280f006
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(SimulatedSRAM.scala:41):  parallax.components.memory.SimulatedSRAM TB_WRITE: Addr=0018, Data=0280f006
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
=== VERIFYING WRITTEN INSTRUCTIONS ===
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
  VERIFY [0] Address 0x0 = 0x2802801 (expected 0x2802801)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(SimulatedSRAM.scala:59):  parallax.components.memory.SimulatedSRAM TB_READ: Addr=0000
  VERIFY [1] Address 0x4 = 0x2805002 (expected 0x2805002)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(SimulatedSRAM.scala:59):  parallax.components.memory.SimulatedSRAM TB_READ: Addr=0004
  VERIFY [2] Address 0x8 = 0x2807803 (expected 0x2807803)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(SimulatedSRAM.scala:59):  parallax.components.memory.SimulatedSRAM TB_READ: Addr=0008
  VERIFY [3] Address 0xc = 0x6488000 (expected 0x6488000)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(SimulatedSRAM.scala:59):  parallax.components.memory.SimulatedSRAM TB_READ: Addr=000c
  VERIFY [4] Address 0x10 = 0x280a004 (expected 0x280a004)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(SimulatedSRAM.scala:59):  parallax.components.memory.SimulatedSRAM TB_READ: Addr=0010
  VERIFY [5] Address 0x14 = 0x280c805 (expected 0x280c805)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(SimulatedSRAM.scala:59):  parallax.components.memory.SimulatedSRAM TB_READ: Addr=0014
  VERIFY [6] Address 0x18 = 0x280f006 (expected 0x280f006)
Instruction writing completed and verified
=== CPU CONTROL DEACTIVATED (initMemEnable=0) ===
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1900):  [CPU_CONTROL] initmem... prevent pc incr
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0x00000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=1, Target=0xe041dfd1) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(SimulatedSRAM.scala:59):  parallax.components.memory.SimulatedSRAM TB_READ: Addr=0018
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x5bc0e037 | CMD(v=1, r=1, fire=1, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x65a558da) | REQ(fire=1) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=0, Target=0xe041dfd1) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(SimpleFetchPipelinePlugin.scala:193):  [FSM] IDLE->WAITING: IFU cmd fired, pcOnRequest=0x00000000
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x00000000 | CMD(v=0, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0x00000000) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x00000000) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=0, Target=0xe041dfd1) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x00000000 | CMD(v=0, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x00000000) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=0, Target=0xe041dfd1) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:197):  [IFU] DCache response REDO: data=0x00000000 - will retry
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x00000000 | CMD(v=0, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x00000000) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=0, Target=0xe041dfd1) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
Memory writing completed, CPU can now start
=== STARTING IDLE INSTRUCTION HANDLING TEST ===
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x00000000 | CMD(v=0, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0x00000000) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x00000000) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=0, Target=0xe041dfd1) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(ExtSRAMController.scala:177):  ExtSRAMController: AR Fire. Addr=0x00000000, ID=0, Len=03, Burst=1, Size=2
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x00000000 | CMD(v=0, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x00000000) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=0, Target=0xe041dfd1) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(SimulatedSRAM.scala:119):  READ: addr=0000, raw=02802801, delayed=02802801, waitCycles=0, output=02802801
NOTE(ExtSRAMController.scala:312):  ExtSRAMController: READ_SETUP. SRAM Addr=0x0000, BurstCountRem=004
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:197):  [IFU] DCache response REDO: data=0x00000000 - will retry
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x00000000 | CMD(v=0, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x00000000) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=0, Target=0xe041dfd1) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(SimulatedSRAM.scala:119):  READ: addr=0000, raw=02802801, delayed=02802801, waitCycles=0, output=02802801
NOTE(ExtSRAMController.scala:328):  ExtSRAMController: READ_WAIT. SRAM Addr=0x0000, WaitCounter=<null>, AddrPrefetchValid=0
NOTE(ExtSRAMController.scala:348):  ExtSRAMController: Address prefetch at wait_cycle <null> - Next sram_addr 0x0004
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x00000000 | CMD(v=0, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0x00000000) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(dcache2.scala:825):  Refill : 0H : 3H rspWithData: 1
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x00000000) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=0, Target=0xe041dfd1) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(ExtSRAMController.scala:373):  ExtSRAMController: READ_RESPONSE. ID=0, Data=0x02802801, BurstCountRem=004, Resp=0, Last=0
NOTE(ExtSRAMController.scala:387):  ExtSRAMController: R Fire. Last=0
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x00000000 | CMD(v=0, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x00000000) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=0, Target=0xe041dfd1) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(SimulatedSRAM.scala:119):  READ: addr=0004, raw=02805002, delayed=02805002, waitCycles=0, output=02805002
NOTE(ExtSRAMController.scala:312):  ExtSRAMController: READ_SETUP. SRAM Addr=0x0004, BurstCountRem=003
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:197):  [IFU] DCache response REDO: data=0x00000000 - will retry
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x00000000 | CMD(v=0, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=0, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x00000000) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=0, Target=0xe041dfd1) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(SimulatedSRAM.scala:119):  READ: addr=0004, raw=02805002, delayed=02805002, waitCycles=0, output=02805002
NOTE(ExtSRAMController.scala:328):  ExtSRAMController: READ_WAIT. SRAM Addr=0x0004, WaitCounter=<null>, AddrPrefetchValid=0
NOTE(ExtSRAMController.scala:348):  ExtSRAMController: Address prefetch at wait_cycle <null> - Next sram_addr 0x0008
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x00000000 | CMD(v=0, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0x00000000) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(dcache2.scala:825):  Refill : 1H : 3H rspWithData: 1
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x00000000) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=0, Target=0xe041dfd1) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(ExtSRAMController.scala:373):  ExtSRAMController: READ_RESPONSE. ID=0, Data=0x02805002, BurstCountRem=003, Resp=0, Last=0
NOTE(ExtSRAMController.scala:387):  ExtSRAMController: R Fire. Last=0
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x00000000 | CMD(v=0, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x00000000) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=0, Target=0xe041dfd1) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(SimulatedSRAM.scala:119):  READ: addr=0008, raw=02807803, delayed=02807803, waitCycles=0, output=02807803
NOTE(ExtSRAMController.scala:312):  ExtSRAMController: READ_SETUP. SRAM Addr=0x0008, BurstCountRem=002
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:197):  [IFU] DCache response REDO: data=0x00000000 - will retry
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x00000000 | CMD(v=0, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x00000000) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=0, Target=0xe041dfd1) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(SimulatedSRAM.scala:119):  READ: addr=0008, raw=02807803, delayed=02807803, waitCycles=0, output=02807803
NOTE(ExtSRAMController.scala:328):  ExtSRAMController: READ_WAIT. SRAM Addr=0x0008, WaitCounter=<null>, AddrPrefetchValid=0
NOTE(ExtSRAMController.scala:348):  ExtSRAMController: Address prefetch at wait_cycle <null> - Next sram_addr 0x000c
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x00000000 | CMD(v=0, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0x00000000) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(dcache2.scala:825):  Refill : 2H : 3H rspWithData: 1
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x00000000) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=0, Target=0xe041dfd1) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(ExtSRAMController.scala:373):  ExtSRAMController: READ_RESPONSE. ID=0, Data=0x02807803, BurstCountRem=002, Resp=0, Last=0
NOTE(ExtSRAMController.scala:387):  ExtSRAMController: R Fire. Last=0
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x00000000 | CMD(v=0, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x00000000) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=0, Target=0xe041dfd1) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(SimulatedSRAM.scala:119):  READ: addr=000c, raw=06488000, delayed=06488000, waitCycles=0, output=06488000
NOTE(ExtSRAMController.scala:312):  ExtSRAMController: READ_SETUP. SRAM Addr=0x000c, BurstCountRem=001
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:197):  [IFU] DCache response REDO: data=0x00000000 - will retry
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x00000000 | CMD(v=0, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x00000000) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=0, Target=0xe041dfd1) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(SimulatedSRAM.scala:119):  READ: addr=000c, raw=06488000, delayed=06488000, waitCycles=0, output=06488000
NOTE(ExtSRAMController.scala:328):  ExtSRAMController: READ_WAIT. SRAM Addr=0x000c, WaitCounter=<null>, AddrPrefetchValid=0
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x00000000 | CMD(v=0, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0x00000000) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x00000000) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=0, Target=0xe041dfd1) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(ExtSRAMController.scala:373):  ExtSRAMController: READ_RESPONSE. ID=0, Data=0x06488000, BurstCountRem=001, Resp=0, Last=1
NOTE(ExtSRAMController.scala:387):  ExtSRAMController: R Fire. Last=1
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x00000000 | CMD(v=0, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x00000000) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=0, Target=0xe041dfd1) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:197):  [IFU] DCache response REDO: data=0x02802801 - will retry
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x00000000 | CMD(v=0, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x02802801, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x00000000) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=0, Target=0xe041dfd1) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x00000000 | CMD(v=0, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0x00000000) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x00000000) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=0, Target=0xe041dfd1) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x00000000 | CMD(v=0, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x00000000) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=0, Target=0xe041dfd1) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:195):  [IFU] DCache response processed: chunkIdx=0, data=0x02802801, mask=0
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x00000000 | CMD(v=0, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x02802801, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0xe5dd1cf4
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x00000000) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=0, Target=0xe041dfd1) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x00000000 | CMD(v=0, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0x00000004) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=1, allChunksReceived=0) | INSTR0=0x02802801
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x00000000) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=0, Target=0xe041dfd1) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x00000000 | CMD(v=0, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=1, allChunksReceived=0) | INSTR0=0x02802801
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x00000000) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=0, Target=0xe041dfd1) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:195):  [IFU] DCache response processed: chunkIdx=1, data=0x02805002, mask=1
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x00000000 | CMD(v=0, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x02805002, fault=0) | STATE(fsm=<null>, inflight=1, mask=1, allChunksReceived=0) | INSTR0=0x02802801
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x00000000) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=0, Target=0xe041dfd1) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x00000000 | CMD(v=0, r=0, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=3, allChunksReceived=1) | INSTR0=0x02802801
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x00000000) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=0, Target=0xe041dfd1) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x00000000 | CMD(v=0, r=0, fire=0, pc=0x00000000) | RSP(v=1, r=1, fire=1, pc=0x00000000) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=3, allChunksReceived=1) | INSTR0=0x02802801
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x00000000) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=0, Target=0xe041dfd1) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x00000000 | CMD(v=0, r=1, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x02802801
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x00000000) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=0, Target=0xe041dfd1) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=1, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=1) | Output(v=0, r=1, fire=0) | Payload(pc=0xf31df28d) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x00000000 | CMD(v=0, r=1, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x02802801
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x00000000) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xf31df28d, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xe041dfd1) | REDIRECT(Soft=0, Hard=0, Target=0xe041dfd1) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=1, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=1, bufV=1, idx=0) | Input(fire=0) | Output(v=1, r=1, fire=1) | Payload(pc=0x00000000) | Control(mask=1, isLast=0, canAdv=1) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x00000000 | CMD(v=0, r=1, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x02802801
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x00000000) | REQ(fire=0) | UNPACKED(valid=1, fire=1, pc=0x00000000, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=1, fire=1) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0x00000000) | REDIRECT(Soft=0, Hard=0, Target=0x00000000) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=1, fin=0) | FIFOS(rsp=0, out=0)
NOTE(SimpleFetchPipelinePlugin.scala:211):  [FSM] WAITING->UPDATE_PC: Unpacker finished (alternative path)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=1, bufV=1, idx=1) | Input(fire=0) | Output(v=1, r=1, fire=1) | Payload(pc=0x00000004) | Control(mask=1, isLast=1, canAdv=1) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x00000000 | CMD(v=0, r=1, fire=0, pc=0x00000000) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x02802801
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x00000000) | REQ(fire=0) | UNPACKED(valid=1, fire=1, pc=0x00000004, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=1, fire=1) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0x00000004) | REDIRECT(Soft=0, Hard=0, Target=0x00000004) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=1, fin=0) | FIFOS(rsp=0, out=1)
NOTE(SimpleFetchPipelinePlugin.scala:222):  [FSM] UPDATE_PC: Normal PC update from 0x00000000 to 0x00000008
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0x00000000) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x00000000 | CMD(v=1, r=1, fire=1, pc=0x00000008) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x02802801
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000008, onReq=0x00000000) | REQ(fire=1) | UNPACKED(valid=0, fire=0, pc=0x00000000, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0x00000000) | REDIRECT(Soft=0, Hard=0, Target=0x00000000) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=1) | FIFOS(rsp=0, out=2)
NOTE(SimpleFetchPipelinePlugin.scala:193):  [FSM] IDLE->WAITING: IFU cmd fired, pcOnRequest=0x00000008
NOTE(RenameUnit.scala:118):  [RenameUnit] Rename: archDest=01 -> physReg=20 (isFPR=0)
NOTE(RenameUnit.scala:119):  [RenameUnit] Src1: archSrc1=00 -> physReg=00 (isFPR=0, bypassed=0)
NOTE(RenameUnit.scala:120):  [RenameUnit] Src2: archSrc2=00 -> physReg=00 (isFPR=0, bypassed=0)
NOTE(RenameUnit.scala:121):  [RenameUnit] oldPhysDest: archDest=01 -> oldPhysReg=01 (isFPR=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0x00000000) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x00000008 | CMD(v=0, r=0, fire=0, pc=0x00000008) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0x00000008) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x02802801
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=1, decodedUopsIn(0).isValid=1
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=1, willNeedPhysRegs=1, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:68):  [BusyTable] Set port valid: physReg=20
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000100000000, next=0000000100000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000008, onReq=0x00000008) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0x00000000, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0x00000000) | REDIRECT(Soft=0, Hard=0, Target=0x00000000) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=1)
NOTE(RenameUnit.scala:118):  [RenameUnit] Rename: archDest=02 -> physReg=21 (isFPR=0)
NOTE(RenameUnit.scala:119):  [RenameUnit] Src1: archSrc1=00 -> physReg=00 (isFPR=0, bypassed=0)
NOTE(RenameUnit.scala:120):  [RenameUnit] Src2: archSrc2=00 -> physReg=00 (isFPR=0, bypassed=0)
NOTE(RenameUnit.scala:121):  [RenameUnit] oldPhysDest: archDest=02 -> oldPhysReg=02 (isFPR=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0x00000000) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x00000008 | CMD(v=0, r=0, fire=0, pc=0x00000008) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x02802801
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=2d, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=1, decodedUopsIn(0).isValid=1
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=1, willNeedPhysRegs=1, notEnoughPhysRegs=0
NOTE(RobAllocPlugin.scala:70):  RobAllocPlugin(s2): STAGE_VALID. isFiring=1, uopValid=1, uopPC=00000000
NOTE(RobAllocPlugin.scala:71):    IN:  renamedUopIn.robPtr = 1a
NOTE(RobAllocPlugin.scala:72):    ROB: robAllocPort.robPtr = 00
NOTE(RobAllocPlugin.scala:73):    OUT: Driving uopOut.robPtr with 00
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:68):  [BusyTable] Set port valid: physReg=21
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000100000000, clearMask=0000000000000000, setMask=0000000200000000, next=0000000300000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000008, onReq=0x00000008) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0x00000000, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0x00000000) | REDIRECT(Soft=0, Hard=0, Target=0x00000000) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0x00000000) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(IssueQueueComponent.scala:104):  AluIntEU_IQ-0: ALLOCATED entry at index 0, RobPtr=00, PhysDest=20, WritesPhys=1, Src1Ready=1, Src2Ready=1
NOTE(InstructionFetchUnit.scala:195):  [IFU] DCache response processed: chunkIdx=0, data=0x02807803, mask=0
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x00000008 | CMD(v=0, r=0, fire=0, pc=0x00000008) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x02807803, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x02802801
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=00, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(RobAllocPlugin.scala:70):  RobAllocPlugin(s2): STAGE_VALID. isFiring=1, uopValid=1, uopPC=00000004
NOTE(RobAllocPlugin.scala:71):    IN:  renamedUopIn.robPtr = 1a
NOTE(RobAllocPlugin.scala:72):    ROB: robAllocPort.robPtr = 01
NOTE(RobAllocPlugin.scala:73):    OUT: Driving uopOut.robPtr with 01
NOTE(DispatchPlugin.scala:71):  DispatchPlugin: Firing robPtr=00 (UopCode=ALU        ), s1_ready=1, s2_ready=1
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000300000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000300000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000008, onReq=0x00000008) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0x00000000, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0x00000000) | REDIRECT(Soft=0, Hard=0, Target=0x00000000) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0x00000000) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(IssueQueueComponent.scala:67):  AluIntEU_IQ-0: ISSUED entry at index 0, RobPtr=00, PhysDest=20, WritesPhys=1, Src1Ready=1, Src2Ready=1
NOTE(IssueQueueComponent.scala:104):  AluIntEU_IQ-0: ALLOCATED entry at index 1, RobPtr=01, PhysDest=21, WritesPhys=1, Src1Ready=1, Src2Ready=1
NOTE(IssueQueueComponent.scala:117):  AluIntEU_IQ-0: LOCAL WAKEUP generated for PhysReg=20 from issued RobPtr=00
NOTE(IssueQueueComponent.scala:190):  AluIntEU_IQ-0: STATUS - ValidCount=01, CanAccept=1, CanIssue=1
NOTE(IssueQueueComponent.scala:199):  AluIntEU_IQ-0: ENTRY[0] - RobPtr=00, PhysDest=20, UseSrc1=1, Src1Tag=00, Src1Ready=1, UseSrc2=0, Src2Tag=00, Src2Ready=1
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x00000008 | CMD(v=0, r=0, fire=0, pc=0x00000008) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0x0000000c) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=1, allChunksReceived=0) | INSTR0=0x02807803
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=00, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(LinkerPlugin.scala:124):  LinkerPlugin-Trace: Firing from IQ 'AluIntEU_IQ-0' to EU 'AluIntEU'. RobPtr=00
NOTE(DispatchPlugin.scala:71):  DispatchPlugin: Firing robPtr=01 (UopCode=ALU        ), s1_ready=1, s2_ready=1
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000300000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000300000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000008, onReq=0x00000008) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0x00000000, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0x00000000) | REDIRECT(Soft=0, Hard=0, Target=0x00000000) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0x00000000) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(IssueQueueComponent.scala:67):  AluIntEU_IQ-0: ISSUED entry at index 1, RobPtr=01, PhysDest=21, WritesPhys=1, Src1Ready=1, Src2Ready=1
NOTE(IssueQueueComponent.scala:117):  AluIntEU_IQ-0: LOCAL WAKEUP generated for PhysReg=21 from issued RobPtr=01
NOTE(IssueQueueComponent.scala:190):  AluIntEU_IQ-0: STATUS - ValidCount=01, CanAccept=1, CanIssue=1
NOTE(IssueQueueComponent.scala:199):  AluIntEU_IQ-0: ENTRY[1] - RobPtr=01, PhysDest=21, UseSrc1=1, Src1Tag=00, Src1Ready=1, UseSrc2=0, Src2Tag=00, Src2Ready=1
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x00000008 | CMD(v=0, r=0, fire=0, pc=0x00000008) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=1, allChunksReceived=0) | INSTR0=0x02807803
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=00, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(LinkerPlugin.scala:124):  LinkerPlugin-Trace: Firing from IQ 'AluIntEU_IQ-0' to EU 'AluIntEU'. RobPtr=01
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000300000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000300000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000008, onReq=0x00000008) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0x00000000, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0x00000000) | REDIRECT(Soft=0, Hard=0, Target=0x00000000) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(PhysicalRegFile.scala:107):  [PRegPlugin] PRF Port 00 read 00000000
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0x00000000) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(IssueQueueComponent.scala:124):  AluIntEU_IQ-0: GLOBAL WAKEUP received for PhysReg=20
NOTE(IssueQueueComponent.scala:124):  BranchEU_IQ-1: GLOBAL WAKEUP received for PhysReg=20
NOTE(InstructionFetchUnit.scala:195):  [IFU] DCache response processed: chunkIdx=1, data=0x06488000, mask=1
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x00000008 | CMD(v=0, r=0, fire=0, pc=0x00000008) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x06488000, fault=0) | STATE(fsm=<null>, inflight=1, mask=1, allChunksReceived=0) | INSTR0=0x02807803
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=00, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(WakeupPlugin.scala:75):  WakeupPlugin: Forwarding wakeup from source 0, physReg=20
NOTE(WakeupPlugin.scala:84):  WakeupPlugin: GLOBAL WAKEUP sent for physReg=20
NOTE(AluIntEuPlugin.scala:129):  [34mAluIntEu (AluIntEU) S2 Firing: RobPtr=00, ResultData=0000000a, WritesPreg=1, HasExc=0, ExcCode=0, ImmUsage=1, UseSrc2=0[0m
NOTE(EuBasePlugin.scala:206):  EUBase (AluIntEU): Result valid, writesToPreg=1, hasException=0, executionCompletes=1, completesSuccessfully=1
NOTE(BusyTablePlugin.scala:51):  [BusyTable] Global wakeup clear: physReg=20
NOTE(BusyTablePlugin.scala:58):  [BusyTable] Clear port valid: physReg=20
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000300000000, clearMask=0000000100000000, setMask=0000000000000000, next=0000000200000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000008, onReq=0x00000008) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0x00000000, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0x00000000) | REDIRECT(Soft=0, Hard=0, Target=0x00000000) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(PhysicalRegFile.scala:107):  [PRegPlugin] PRF Port 00 read 00000000
NOTE(PhysicalRegFile.scala:118):  [PRegPlugin] PRF Port 20 write 0000000a
COMMIT: PC=0x0
IDLE test commit 1: addi r1,r0,10
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0x00000000) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(IssueQueueComponent.scala:124):  AluIntEU_IQ-0: GLOBAL WAKEUP received for PhysReg=21
NOTE(IssueQueueComponent.scala:124):  BranchEU_IQ-1: GLOBAL WAKEUP received for PhysReg=21
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x00000008 | CMD(v=0, r=0, fire=0, pc=0x00000008) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=3, allChunksReceived=1) | INSTR0=0x02807803
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=1, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000000, robFlushCount=00000000, physRegRecycled=00000000)
  Slot Details: 
    Slot: (valid=1, canCommit=1, doCommit=1, robPtr=00, oldPhysDest=p01, allocatesPhysDest=1) commitAck=1
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(WakeupPlugin.scala:75):  WakeupPlugin: Forwarding wakeup from source 0, physReg=21
NOTE(WakeupPlugin.scala:84):  WakeupPlugin: GLOBAL WAKEUP sent for physReg=21
NOTE(AluIntEuPlugin.scala:129):  [34mAluIntEu (AluIntEU) S2 Firing: RobPtr=01, ResultData=00000014, WritesPreg=1, HasExc=0, ExcCode=0, ImmUsage=1, UseSrc2=0[0m
NOTE(EuBasePlugin.scala:206):  EUBase (AluIntEU): Result valid, writesToPreg=1, hasException=0, executionCompletes=1, completesSuccessfully=1
NOTE(BusyTablePlugin.scala:51):  [BusyTable] Global wakeup clear: physReg=21
NOTE(BusyTablePlugin.scala:58):  [BusyTable] Clear port valid: physReg=21
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000200000000, clearMask=0000000200000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000008, onReq=0x00000008) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0x00000000, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0x00000000) | REDIRECT(Soft=0, Hard=0, Target=0x00000000) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(PhysicalRegFile.scala:118):  [PRegPlugin] PRF Port 21 write 00000014
COMMIT: PC=0x4
IDLE test commit 2: addi r2,r0,20
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0x00000000) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x00000008 | CMD(v=0, r=0, fire=0, pc=0x00000008) | RSP(v=1, r=1, fire=1, pc=0x00000008) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=3, allChunksReceived=1) | INSTR0=0x02807803
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=1, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=1, totalCommitted=00000001, robFlushCount=00000000, physRegRecycled=00000001)
  Slot Details: 
    Slot: (valid=1, canCommit=1, doCommit=1, robPtr=01, oldPhysDest=p02, allocatesPhysDest=1) commitAck=1
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000008, onReq=0x00000008) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0x00000000, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0x00000000) | REDIRECT(Soft=0, Hard=0, Target=0x00000000) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0x00000000) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x00000008 | CMD(v=0, r=1, fire=0, pc=0x00000008) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x02807803
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=1, totalCommitted=00000002, robFlushCount=00000000, physRegRecycled=00000002)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=28, oldPhysDest=p38, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000008, onReq=0x00000008) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0x00000000, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0x00000000) | REDIRECT(Soft=0, Hard=0, Target=0x00000000) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=1, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=1) | Output(v=0, r=1, fire=0) | Payload(pc=0x00000000) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x00000008 | CMD(v=0, r=1, fire=0, pc=0x00000008) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x02807803
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000002, robFlushCount=00000000, physRegRecycled=00000002)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=28, oldPhysDest=p38, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000008, onReq=0x00000008) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0x00000000, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0x00000000) | REDIRECT(Soft=0, Hard=0, Target=0x00000000) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=1, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=1, bufV=1, idx=0) | Input(fire=0) | Output(v=1, r=1, fire=1) | Payload(pc=0x00000008) | Control(mask=1, isLast=0, canAdv=1) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x00000008 | CMD(v=0, r=1, fire=0, pc=0x00000008) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x02807803
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000002, robFlushCount=00000000, physRegRecycled=00000002)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=28, oldPhysDest=p38, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000008, onReq=0x00000008) | REQ(fire=0) | UNPACKED(valid=1, fire=1, pc=0x00000008, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=1, fire=1) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0x00000008) | REDIRECT(Soft=0, Hard=0, Target=0x00000008) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=1, fin=0) | FIFOS(rsp=0, out=0)
NOTE(SimpleFetchPipelinePlugin.scala:211):  [FSM] WAITING->UPDATE_PC: Unpacker finished (alternative path)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=1, bufV=1, idx=1) | Input(fire=0) | Output(v=1, r=1, fire=1) | Payload(pc=0x0000000c) | Control(mask=1, isLast=1, canAdv=1) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x00000008 | CMD(v=0, r=1, fire=0, pc=0x00000008) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x02807803
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000002, robFlushCount=00000000, physRegRecycled=00000002)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=28, oldPhysDest=p38, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000008, onReq=0x00000008) | REQ(fire=0) | UNPACKED(valid=1, fire=1, pc=0x0000000c, isJmp=0, isBranch=0, isIdle=1) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0x0000000c) | REDIRECT(Soft=0, Hard=0, Target=0x0000000c) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=1, fin=0) | FIFOS(rsp=0, out=1)
NOTE(SimpleFetchPipelinePlugin.scala:222):  [FSM] UPDATE_PC: Normal PC update from 0x00000008 to 0x00000010
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0x00000008) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x00000008 | CMD(v=1, r=1, fire=1, pc=0x00000010) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x02807803
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000002, robFlushCount=00000000, physRegRecycled=00000002)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=28, oldPhysDest=p38, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000010, onReq=0x00000008) | REQ(fire=1) | UNPACKED(valid=0, fire=0, pc=0x00000008, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0x00000008) | REDIRECT(Soft=0, Hard=0, Target=0x00000008) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=1) | FIFOS(rsp=0, out=1)
NOTE(SimpleFetchPipelinePlugin.scala:193):  [FSM] IDLE->WAITING: IFU cmd fired, pcOnRequest=0x00000010
NOTE(RenameUnit.scala:118):  [RenameUnit] Rename: archDest=03 -> physReg=01 (isFPR=0)
NOTE(RenameUnit.scala:119):  [RenameUnit] Src1: archSrc1=00 -> physReg=00 (isFPR=0, bypassed=0)
NOTE(RenameUnit.scala:120):  [RenameUnit] Src2: archSrc2=00 -> physReg=00 (isFPR=0, bypassed=0)
NOTE(RenameUnit.scala:121):  [RenameUnit] oldPhysDest: archDest=03 -> oldPhysReg=03 (isFPR=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0x00000008) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x00000010 | CMD(v=0, r=0, fire=0, pc=0x00000010) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0x00000010) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x02807803
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000002, robFlushCount=00000000, physRegRecycled=00000002)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=28, oldPhysDest=p38, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=1, decodedUopsIn(0).isValid=1
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=1, willNeedPhysRegs=1, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:68):  [BusyTable] Set port valid: physReg=01
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000002, next=0000000000000002
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000010, onReq=0x00000010) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0x00000008, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0x00000008) | REDIRECT(Soft=0, Hard=0, Target=0x00000008) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0x00000008) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x00000010 | CMD(v=0, r=0, fire=0, pc=0x00000010) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x02807803
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000002, robFlushCount=00000000, physRegRecycled=00000002)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=28, oldPhysDest=p38, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(RobAllocPlugin.scala:70):  RobAllocPlugin(s2): STAGE_VALID. isFiring=1, uopValid=1, uopPC=00000008
NOTE(RobAllocPlugin.scala:71):    IN:  renamedUopIn.robPtr = 1a
NOTE(RobAllocPlugin.scala:72):    ROB: robAllocPort.robPtr = 02
NOTE(RobAllocPlugin.scala:73):    OUT: Driving uopOut.robPtr with 02
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000002, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000002
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000010, onReq=0x00000010) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0x00000008, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0x00000008) | REDIRECT(Soft=0, Hard=0, Target=0x00000008) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0x00000008) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(IssueQueueComponent.scala:104):  AluIntEU_IQ-0: ALLOCATED entry at index 0, RobPtr=02, PhysDest=01, WritesPhys=1, Src1Ready=1, Src2Ready=1
NOTE(InstructionFetchUnit.scala:197):  [IFU] DCache response REDO: data=0x00000000 - will retry
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x00000010 | CMD(v=0, r=0, fire=0, pc=0x00000010) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x02807803
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000002, robFlushCount=00000000, physRegRecycled=00000002)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=02, oldPhysDest=p03, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(DispatchPlugin.scala:71):  DispatchPlugin: Firing robPtr=02 (UopCode=ALU        ), s1_ready=1, s2_ready=1
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000002, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000002
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000010, onReq=0x00000010) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0x00000008, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0x00000008) | REDIRECT(Soft=0, Hard=0, Target=0x00000008) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0x00000008) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(IssueQueueComponent.scala:67):  AluIntEU_IQ-0: ISSUED entry at index 0, RobPtr=02, PhysDest=01, WritesPhys=1, Src1Ready=1, Src2Ready=1
NOTE(IssueQueueComponent.scala:117):  AluIntEU_IQ-0: LOCAL WAKEUP generated for PhysReg=01 from issued RobPtr=02
NOTE(IssueQueueComponent.scala:190):  AluIntEU_IQ-0: STATUS - ValidCount=01, CanAccept=1, CanIssue=1
NOTE(IssueQueueComponent.scala:199):  AluIntEU_IQ-0: ENTRY[0] - RobPtr=02, PhysDest=01, UseSrc1=1, Src1Tag=00, Src1Ready=1, UseSrc2=0, Src2Tag=00, Src2Ready=1
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x00000010 | CMD(v=0, r=0, fire=0, pc=0x00000010) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0x00000010) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x02807803
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000002, robFlushCount=00000000, physRegRecycled=00000002)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=02, oldPhysDest=p03, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(LinkerPlugin.scala:124):  LinkerPlugin-Trace: Firing from IQ 'AluIntEU_IQ-0' to EU 'AluIntEU'. RobPtr=02
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000002, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000002
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000010, onReq=0x00000010) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0x00000008, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0x00000008) | REDIRECT(Soft=0, Hard=0, Target=0x00000008) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(ExtSRAMController.scala:177):  ExtSRAMController: AR Fire. Addr=0x00000010, ID=0, Len=03, Burst=1, Size=2
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0x00000008) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x00000010 | CMD(v=0, r=0, fire=0, pc=0x00000010) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x02807803
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000002, robFlushCount=00000000, physRegRecycled=00000002)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=02, oldPhysDest=p03, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000002, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000002
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000010, onReq=0x00000010) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0x00000008, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0x00000008) | REDIRECT(Soft=0, Hard=0, Target=0x00000008) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(PhysicalRegFile.scala:107):  [PRegPlugin] PRF Port 00 read 00000000
NOTE(SimulatedSRAM.scala:119):  READ: addr=0010, raw=0280a004, delayed=0280a004, waitCycles=0, output=0280a004
NOTE(ExtSRAMController.scala:312):  ExtSRAMController: READ_SETUP. SRAM Addr=0x0010, BurstCountRem=004
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0x00000008) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(IssueQueueComponent.scala:124):  AluIntEU_IQ-0: GLOBAL WAKEUP received for PhysReg=01
NOTE(IssueQueueComponent.scala:124):  BranchEU_IQ-1: GLOBAL WAKEUP received for PhysReg=01
NOTE(InstructionFetchUnit.scala:197):  [IFU] DCache response REDO: data=0x00000000 - will retry
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x00000010 | CMD(v=0, r=0, fire=0, pc=0x00000010) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x02807803
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000002, robFlushCount=00000000, physRegRecycled=00000002)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=02, oldPhysDest=p03, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(WakeupPlugin.scala:75):  WakeupPlugin: Forwarding wakeup from source 0, physReg=01
NOTE(WakeupPlugin.scala:84):  WakeupPlugin: GLOBAL WAKEUP sent for physReg=01
NOTE(AluIntEuPlugin.scala:129):  [34mAluIntEu (AluIntEU) S2 Firing: RobPtr=02, ResultData=0000001e, WritesPreg=1, HasExc=0, ExcCode=0, ImmUsage=1, UseSrc2=0[0m
NOTE(EuBasePlugin.scala:206):  EUBase (AluIntEU): Result valid, writesToPreg=1, hasException=0, executionCompletes=1, completesSuccessfully=1
NOTE(EuBasePlugin.scala:263):  [RAW_DEBUG] EU (AluIntEU) clearing BusyTable: physReg=01, robPtr=02
NOTE(BusyTablePlugin.scala:51):  [BusyTable] Global wakeup clear: physReg=01
NOTE(BusyTablePlugin.scala:58):  [BusyTable] Clear port valid: physReg=01
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000002, clearMask=0000000000000002, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000010, onReq=0x00000010) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0x00000008, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0x00000008) | REDIRECT(Soft=0, Hard=0, Target=0x00000008) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(PhysicalRegFile.scala:118):  [PRegPlugin] PRF Port 01 write 0000001e
NOTE(SimulatedSRAM.scala:119):  READ: addr=0010, raw=0280a004, delayed=0280a004, waitCycles=0, output=0280a004
NOTE(ExtSRAMController.scala:328):  ExtSRAMController: READ_WAIT. SRAM Addr=0x0010, WaitCounter=<null>, AddrPrefetchValid=0
NOTE(ExtSRAMController.scala:348):  ExtSRAMController: Address prefetch at wait_cycle <null> - Next sram_addr 0x0014
COMMIT: PC=0x8
IDLE test commit 3: addi r3,r0,30
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0x00000008) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x00000010 | CMD(v=0, r=0, fire=0, pc=0x00000010) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0x00000010) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x02807803
NOTE(dcache2.scala:825):  Refill : 0H : 3H rspWithData: 1
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=1, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000002, robFlushCount=00000000, physRegRecycled=00000002)
  Slot Details: 
    Slot: (valid=1, canCommit=1, doCommit=1, robPtr=02, oldPhysDest=p03, allocatesPhysDest=1) commitAck=1
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000010, onReq=0x00000010) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0x00000008, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0x00000008) | REDIRECT(Soft=0, Hard=0, Target=0x00000008) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(ExtSRAMController.scala:373):  ExtSRAMController: READ_RESPONSE. ID=0, Data=0x0280a004, BurstCountRem=004, Resp=0, Last=0
NOTE(ExtSRAMController.scala:387):  ExtSRAMController: R Fire. Last=0
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0x00000008) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x00000010 | CMD(v=0, r=0, fire=0, pc=0x00000010) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x02807803
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=1, totalCommitted=00000003, robFlushCount=00000000, physRegRecycled=00000003)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=3c, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000010, onReq=0x00000010) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0x00000008, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0x00000008) | REDIRECT(Soft=0, Hard=0, Target=0x00000008) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(SimulatedSRAM.scala:119):  READ: addr=0014, raw=0280c805, delayed=0280c805, waitCycles=0, output=0280c805
NOTE(ExtSRAMController.scala:312):  ExtSRAMController: READ_SETUP. SRAM Addr=0x0014, BurstCountRem=003
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0x00000008) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:197):  [IFU] DCache response REDO: data=0x00000000 - will retry
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x00000010 | CMD(v=0, r=0, fire=0, pc=0x00000010) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x02807803
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000003, robFlushCount=00000000, physRegRecycled=00000003)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=3c, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000010, onReq=0x00000010) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0x00000008, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0x00000008) | REDIRECT(Soft=0, Hard=0, Target=0x00000008) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(SimulatedSRAM.scala:119):  READ: addr=0014, raw=0280c805, delayed=0280c805, waitCycles=0, output=0280c805
NOTE(ExtSRAMController.scala:328):  ExtSRAMController: READ_WAIT. SRAM Addr=0x0014, WaitCounter=<null>, AddrPrefetchValid=0
NOTE(ExtSRAMController.scala:348):  ExtSRAMController: Address prefetch at wait_cycle <null> - Next sram_addr 0x0018
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0x00000008) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x00000010 | CMD(v=0, r=0, fire=0, pc=0x00000010) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0x00000010) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x02807803
NOTE(dcache2.scala:825):  Refill : 1H : 3H rspWithData: 1
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000003, robFlushCount=00000000, physRegRecycled=00000003)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=3c, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000010, onReq=0x00000010) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0x00000008, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0x00000008) | REDIRECT(Soft=0, Hard=0, Target=0x00000008) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(ExtSRAMController.scala:373):  ExtSRAMController: READ_RESPONSE. ID=0, Data=0x0280c805, BurstCountRem=003, Resp=0, Last=0
NOTE(ExtSRAMController.scala:387):  ExtSRAMController: R Fire. Last=0
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0x00000008) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x00000010 | CMD(v=0, r=0, fire=0, pc=0x00000010) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x02807803
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000003, robFlushCount=00000000, physRegRecycled=00000003)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=3c, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000010, onReq=0x00000010) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0x00000008, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0x00000008) | REDIRECT(Soft=0, Hard=0, Target=0x00000008) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(SimulatedSRAM.scala:119):  READ: addr=0018, raw=0280f006, delayed=0280f006, waitCycles=0, output=0280f006
NOTE(ExtSRAMController.scala:312):  ExtSRAMController: READ_SETUP. SRAM Addr=0x0018, BurstCountRem=002
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0x00000008) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:197):  [IFU] DCache response REDO: data=0x00000000 - will retry
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x00000010 | CMD(v=0, r=0, fire=0, pc=0x00000010) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x02807803
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000003, robFlushCount=00000000, physRegRecycled=00000003)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=3c, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000010, onReq=0x00000010) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0x00000008, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0x00000008) | REDIRECT(Soft=0, Hard=0, Target=0x00000008) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(SimulatedSRAM.scala:119):  READ: addr=0018, raw=0280f006, delayed=0280f006, waitCycles=0, output=0280f006
NOTE(ExtSRAMController.scala:328):  ExtSRAMController: READ_WAIT. SRAM Addr=0x0018, WaitCounter=<null>, AddrPrefetchValid=0
NOTE(ExtSRAMController.scala:348):  ExtSRAMController: Address prefetch at wait_cycle <null> - Next sram_addr 0x001c
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0x00000008) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x00000010 | CMD(v=0, r=0, fire=0, pc=0x00000010) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0x00000010) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x02807803
NOTE(dcache2.scala:825):  Refill : 2H : 3H rspWithData: 1
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000003, robFlushCount=00000000, physRegRecycled=00000003)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=3c, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000010, onReq=0x00000010) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0x00000008, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0x00000008) | REDIRECT(Soft=0, Hard=0, Target=0x00000008) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(ExtSRAMController.scala:373):  ExtSRAMController: READ_RESPONSE. ID=0, Data=0x0280f006, BurstCountRem=002, Resp=0, Last=0
NOTE(ExtSRAMController.scala:387):  ExtSRAMController: R Fire. Last=0
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0x00000008) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x00000010 | CMD(v=0, r=0, fire=0, pc=0x00000010) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x02807803
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000003, robFlushCount=00000000, physRegRecycled=00000003)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=3c, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000010, onReq=0x00000010) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0x00000008, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0x00000008) | REDIRECT(Soft=0, Hard=0, Target=0x00000008) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(SimulatedSRAM.scala:119):  READ: addr=001c, raw=0a06c868, delayed=0a06c868, waitCycles=0, output=0a06c868
NOTE(ExtSRAMController.scala:312):  ExtSRAMController: READ_SETUP. SRAM Addr=0x001c, BurstCountRem=001
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0x00000008) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:197):  [IFU] DCache response REDO: data=0x00000000 - will retry
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x00000010 | CMD(v=0, r=0, fire=0, pc=0x00000010) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x02807803
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000003, robFlushCount=00000000, physRegRecycled=00000003)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=3c, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000010, onReq=0x00000010) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0x00000008, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0x00000008) | REDIRECT(Soft=0, Hard=0, Target=0x00000008) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(SimulatedSRAM.scala:119):  READ: addr=001c, raw=0a06c868, delayed=0a06c868, waitCycles=0, output=0a06c868
NOTE(ExtSRAMController.scala:328):  ExtSRAMController: READ_WAIT. SRAM Addr=0x001c, WaitCounter=<null>, AddrPrefetchValid=0
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0x00000008) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x00000010 | CMD(v=0, r=0, fire=0, pc=0x00000010) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0x00000010) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x02807803
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000003, robFlushCount=00000000, physRegRecycled=00000003)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=3c, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000010, onReq=0x00000010) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0x00000008, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0x00000008) | REDIRECT(Soft=0, Hard=0, Target=0x00000008) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(ExtSRAMController.scala:373):  ExtSRAMController: READ_RESPONSE. ID=0, Data=0x0a06c868, BurstCountRem=001, Resp=0, Last=1
NOTE(ExtSRAMController.scala:387):  ExtSRAMController: R Fire. Last=1
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0x00000008) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x00000010 | CMD(v=0, r=0, fire=0, pc=0x00000010) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x02807803
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000003, robFlushCount=00000000, physRegRecycled=00000003)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=3c, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000010, onReq=0x00000010) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0x00000008, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0x00000008) | REDIRECT(Soft=0, Hard=0, Target=0x00000008) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0x00000008) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:197):  [IFU] DCache response REDO: data=0x0280a004 - will retry
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x00000010 | CMD(v=0, r=0, fire=0, pc=0x00000010) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x0280a004, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x02807803
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000003, robFlushCount=00000000, physRegRecycled=00000003)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=3c, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000010, onReq=0x00000010) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0x00000008, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0x00000008) | REDIRECT(Soft=0, Hard=0, Target=0x00000008) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0x00000008) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x00000010 | CMD(v=0, r=0, fire=0, pc=0x00000010) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0x00000010) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x02807803
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000003, robFlushCount=00000000, physRegRecycled=00000003)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=3c, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000010, onReq=0x00000010) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0x00000008, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0x00000008) | REDIRECT(Soft=0, Hard=0, Target=0x00000008) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0x00000008) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x00000010 | CMD(v=0, r=0, fire=0, pc=0x00000010) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x02807803
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000003, robFlushCount=00000000, physRegRecycled=00000003)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=3c, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000010, onReq=0x00000010) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0x00000008, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0x00000008) | REDIRECT(Soft=0, Hard=0, Target=0x00000008) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0x00000008) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:195):  [IFU] DCache response processed: chunkIdx=0, data=0x0280a004, mask=0
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x00000010 | CMD(v=0, r=0, fire=0, pc=0x00000010) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x0280a004, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x02807803
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000003, robFlushCount=00000000, physRegRecycled=00000003)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=3c, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000010, onReq=0x00000010) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0x00000008, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0x00000008) | REDIRECT(Soft=0, Hard=0, Target=0x00000008) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0x00000008) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x00000010 | CMD(v=0, r=0, fire=0, pc=0x00000010) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0x00000014) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=1, allChunksReceived=0) | INSTR0=0x0280a004
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000003, robFlushCount=00000000, physRegRecycled=00000003)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=3c, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000010, onReq=0x00000010) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0x00000008, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0x00000008) | REDIRECT(Soft=0, Hard=0, Target=0x00000008) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0x00000008) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x00000010 | CMD(v=0, r=0, fire=0, pc=0x00000010) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=1, allChunksReceived=0) | INSTR0=0x0280a004
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000003, robFlushCount=00000000, physRegRecycled=00000003)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=3c, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000010, onReq=0x00000010) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0x00000008, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0x00000008) | REDIRECT(Soft=0, Hard=0, Target=0x00000008) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0x00000008) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:195):  [IFU] DCache response processed: chunkIdx=1, data=0x0280c805, mask=1
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x00000010 | CMD(v=0, r=0, fire=0, pc=0x00000010) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x0280c805, fault=0) | STATE(fsm=<null>, inflight=1, mask=1, allChunksReceived=0) | INSTR0=0x0280a004
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000003, robFlushCount=00000000, physRegRecycled=00000003)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=3c, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000010, onReq=0x00000010) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0x00000008, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0x00000008) | REDIRECT(Soft=0, Hard=0, Target=0x00000008) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0x00000008) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x00000010 | CMD(v=0, r=0, fire=0, pc=0x00000010) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=3, allChunksReceived=1) | INSTR0=0x0280a004
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000003, robFlushCount=00000000, physRegRecycled=00000003)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=3c, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000010, onReq=0x00000010) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0x00000008, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0x00000008) | REDIRECT(Soft=0, Hard=0, Target=0x00000008) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0x00000008) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x00000010 | CMD(v=0, r=0, fire=0, pc=0x00000010) | RSP(v=1, r=1, fire=1, pc=0x00000010) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=3, allChunksReceived=1) | INSTR0=0x0280a004
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000003, robFlushCount=00000000, physRegRecycled=00000003)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=3c, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000010, onReq=0x00000010) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0x00000008, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0x00000008) | REDIRECT(Soft=0, Hard=0, Target=0x00000008) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0x00000008) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x00000010 | CMD(v=0, r=1, fire=0, pc=0x00000010) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x0280a004
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000003, robFlushCount=00000000, physRegRecycled=00000003)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=3c, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000010, onReq=0x00000010) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0x00000008, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0x00000008) | REDIRECT(Soft=0, Hard=0, Target=0x00000008) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=1, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=1) | Output(v=0, r=1, fire=0) | Payload(pc=0x00000008) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x00000010 | CMD(v=0, r=1, fire=0, pc=0x00000010) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x0280a004
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000003, robFlushCount=00000000, physRegRecycled=00000003)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=3c, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000010, onReq=0x00000010) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0x00000008, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0x00000008) | REDIRECT(Soft=0, Hard=0, Target=0x00000008) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=1, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=1, bufV=1, idx=0) | Input(fire=0) | Output(v=1, r=1, fire=1) | Payload(pc=0x00000010) | Control(mask=1, isLast=0, canAdv=1) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x00000010 | CMD(v=0, r=1, fire=0, pc=0x00000010) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x0280a004
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000003, robFlushCount=00000000, physRegRecycled=00000003)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=3c, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000010, onReq=0x00000010) | REQ(fire=0) | UNPACKED(valid=1, fire=1, pc=0x00000010, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=1, fire=1) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0x00000010) | REDIRECT(Soft=0, Hard=0, Target=0x00000010) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=1, fin=0) | FIFOS(rsp=0, out=0)
NOTE(SimpleFetchPipelinePlugin.scala:211):  [FSM] WAITING->UPDATE_PC: Unpacker finished (alternative path)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=1, bufV=1, idx=1) | Input(fire=0) | Output(v=1, r=1, fire=1) | Payload(pc=0x00000014) | Control(mask=1, isLast=1, canAdv=1) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x00000010 | CMD(v=0, r=1, fire=0, pc=0x00000010) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x0280a004
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000003, robFlushCount=00000000, physRegRecycled=00000003)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=3c, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000010, onReq=0x00000010) | REQ(fire=0) | UNPACKED(valid=1, fire=1, pc=0x00000014, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=1, fire=1) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0x00000014) | REDIRECT(Soft=0, Hard=0, Target=0x00000014) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=1, fin=0) | FIFOS(rsp=0, out=1)
NOTE(SimpleFetchPipelinePlugin.scala:222):  [FSM] UPDATE_PC: Normal PC update from 0x00000010 to 0x00000018
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0x00000010) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x00000010 | CMD(v=1, r=1, fire=1, pc=0x00000018) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x0280a004
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000003, robFlushCount=00000000, physRegRecycled=00000003)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=3c, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000018, onReq=0x00000010) | REQ(fire=1) | UNPACKED(valid=0, fire=0, pc=0x00000010, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0x00000010) | REDIRECT(Soft=0, Hard=0, Target=0x00000010) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=1) | FIFOS(rsp=0, out=2)
NOTE(SimpleFetchPipelinePlugin.scala:193):  [FSM] IDLE->WAITING: IFU cmd fired, pcOnRequest=0x00000018
NOTE(RenameUnit.scala:118):  [RenameUnit] Rename: archDest=04 -> physReg=02 (isFPR=0)
NOTE(RenameUnit.scala:119):  [RenameUnit] Src1: archSrc1=00 -> physReg=00 (isFPR=0, bypassed=0)
NOTE(RenameUnit.scala:120):  [RenameUnit] Src2: archSrc2=00 -> physReg=00 (isFPR=0, bypassed=0)
NOTE(RenameUnit.scala:121):  [RenameUnit] oldPhysDest: archDest=04 -> oldPhysReg=04 (isFPR=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0x00000010) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x00000018 | CMD(v=0, r=0, fire=0, pc=0x00000018) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0x00000018) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x0280a004
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000003, robFlushCount=00000000, physRegRecycled=00000003)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=3c, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=1, decodedUopsIn(0).isValid=1
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=1, willNeedPhysRegs=1, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:68):  [BusyTable] Set port valid: physReg=02
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000004, next=0000000000000004
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000018, onReq=0x00000018) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0x00000010, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0x00000010) | REDIRECT(Soft=0, Hard=0, Target=0x00000010) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=1)
NOTE(RenameUnit.scala:118):  [RenameUnit] Rename: archDest=05 -> physReg=03 (isFPR=0)
NOTE(RenameUnit.scala:119):  [RenameUnit] Src1: archSrc1=00 -> physReg=00 (isFPR=0, bypassed=0)
NOTE(RenameUnit.scala:120):  [RenameUnit] Src2: archSrc2=00 -> physReg=00 (isFPR=0, bypassed=0)
NOTE(RenameUnit.scala:121):  [RenameUnit] oldPhysDest: archDest=05 -> oldPhysReg=05 (isFPR=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0x00000010) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x00000018 | CMD(v=0, r=0, fire=0, pc=0x00000018) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x0280a004
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000003, robFlushCount=00000000, physRegRecycled=00000003)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=3c, oldPhysDest=p1d, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=1, decodedUopsIn(0).isValid=1
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=1, willNeedPhysRegs=1, notEnoughPhysRegs=0
NOTE(RobAllocPlugin.scala:70):  RobAllocPlugin(s2): STAGE_VALID. isFiring=1, uopValid=1, uopPC=00000010
NOTE(RobAllocPlugin.scala:71):    IN:  renamedUopIn.robPtr = 1a
NOTE(RobAllocPlugin.scala:72):    ROB: robAllocPort.robPtr = 03
NOTE(RobAllocPlugin.scala:73):    OUT: Driving uopOut.robPtr with 03
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:68):  [BusyTable] Set port valid: physReg=03
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000004, clearMask=0000000000000000, setMask=0000000000000008, next=000000000000000c
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000018, onReq=0x00000018) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0x00000010, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0x00000010) | REDIRECT(Soft=0, Hard=0, Target=0x00000010) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0x00000010) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(IssueQueueComponent.scala:104):  AluIntEU_IQ-0: ALLOCATED entry at index 0, RobPtr=03, PhysDest=02, WritesPhys=1, Src1Ready=1, Src2Ready=1
NOTE(InstructionFetchUnit.scala:195):  [IFU] DCache response processed: chunkIdx=0, data=0x0280f006, mask=0
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x00000018 | CMD(v=0, r=0, fire=0, pc=0x00000018) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x0280f006, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x0280a004
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000003, robFlushCount=00000000, physRegRecycled=00000003)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=03, oldPhysDest=p04, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(RobAllocPlugin.scala:70):  RobAllocPlugin(s2): STAGE_VALID. isFiring=1, uopValid=1, uopPC=00000014
NOTE(RobAllocPlugin.scala:71):    IN:  renamedUopIn.robPtr = 1a
NOTE(RobAllocPlugin.scala:72):    ROB: robAllocPort.robPtr = 04
NOTE(RobAllocPlugin.scala:73):    OUT: Driving uopOut.robPtr with 04
NOTE(DispatchPlugin.scala:71):  DispatchPlugin: Firing robPtr=03 (UopCode=ALU        ), s1_ready=1, s2_ready=1
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=000000000000000c, clearMask=0000000000000000, setMask=0000000000000000, next=000000000000000c
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000018, onReq=0x00000018) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0x00000010, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0x00000010) | REDIRECT(Soft=0, Hard=0, Target=0x00000010) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0x00000010) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(IssueQueueComponent.scala:67):  AluIntEU_IQ-0: ISSUED entry at index 0, RobPtr=03, PhysDest=02, WritesPhys=1, Src1Ready=1, Src2Ready=1
NOTE(IssueQueueComponent.scala:104):  AluIntEU_IQ-0: ALLOCATED entry at index 1, RobPtr=04, PhysDest=03, WritesPhys=1, Src1Ready=1, Src2Ready=1
NOTE(IssueQueueComponent.scala:117):  AluIntEU_IQ-0: LOCAL WAKEUP generated for PhysReg=02 from issued RobPtr=03
NOTE(IssueQueueComponent.scala:190):  AluIntEU_IQ-0: STATUS - ValidCount=01, CanAccept=1, CanIssue=1
NOTE(IssueQueueComponent.scala:199):  AluIntEU_IQ-0: ENTRY[0] - RobPtr=03, PhysDest=02, UseSrc1=1, Src1Tag=00, Src1Ready=1, UseSrc2=0, Src2Tag=00, Src2Ready=1
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x00000018 | CMD(v=0, r=0, fire=0, pc=0x00000018) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0x0000001c) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=1, allChunksReceived=0) | INSTR0=0x0280f006
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000003, robFlushCount=00000000, physRegRecycled=00000003)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=03, oldPhysDest=p04, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(LinkerPlugin.scala:124):  LinkerPlugin-Trace: Firing from IQ 'AluIntEU_IQ-0' to EU 'AluIntEU'. RobPtr=03
NOTE(DispatchPlugin.scala:71):  DispatchPlugin: Firing robPtr=04 (UopCode=ALU        ), s1_ready=1, s2_ready=1
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=000000000000000c, clearMask=0000000000000000, setMask=0000000000000000, next=000000000000000c
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000018, onReq=0x00000018) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0x00000010, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0x00000010) | REDIRECT(Soft=0, Hard=0, Target=0x00000010) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0x00000010) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(IssueQueueComponent.scala:67):  AluIntEU_IQ-0: ISSUED entry at index 1, RobPtr=04, PhysDest=03, WritesPhys=1, Src1Ready=1, Src2Ready=1
NOTE(IssueQueueComponent.scala:117):  AluIntEU_IQ-0: LOCAL WAKEUP generated for PhysReg=03 from issued RobPtr=04
NOTE(IssueQueueComponent.scala:190):  AluIntEU_IQ-0: STATUS - ValidCount=01, CanAccept=1, CanIssue=1
NOTE(IssueQueueComponent.scala:199):  AluIntEU_IQ-0: ENTRY[1] - RobPtr=04, PhysDest=03, UseSrc1=1, Src1Tag=00, Src1Ready=1, UseSrc2=0, Src2Tag=00, Src2Ready=1
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x00000018 | CMD(v=0, r=0, fire=0, pc=0x00000018) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=1, allChunksReceived=0) | INSTR0=0x0280f006
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000003, robFlushCount=00000000, physRegRecycled=00000003)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=03, oldPhysDest=p04, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(LinkerPlugin.scala:124):  LinkerPlugin-Trace: Firing from IQ 'AluIntEU_IQ-0' to EU 'AluIntEU'. RobPtr=04
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=000000000000000c, clearMask=0000000000000000, setMask=0000000000000000, next=000000000000000c
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000018, onReq=0x00000018) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0x00000010, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0x00000010) | REDIRECT(Soft=0, Hard=0, Target=0x00000010) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(PhysicalRegFile.scala:107):  [PRegPlugin] PRF Port 00 read 00000000
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0x00000010) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(IssueQueueComponent.scala:124):  AluIntEU_IQ-0: GLOBAL WAKEUP received for PhysReg=02
NOTE(IssueQueueComponent.scala:124):  BranchEU_IQ-1: GLOBAL WAKEUP received for PhysReg=02
NOTE(InstructionFetchUnit.scala:195):  [IFU] DCache response processed: chunkIdx=1, data=0x0a06c868, mask=1
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x00000018 | CMD(v=0, r=0, fire=0, pc=0x00000018) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x0a06c868, fault=0) | STATE(fsm=<null>, inflight=1, mask=1, allChunksReceived=0) | INSTR0=0x0280f006
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000003, robFlushCount=00000000, physRegRecycled=00000003)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=03, oldPhysDest=p04, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(WakeupPlugin.scala:75):  WakeupPlugin: Forwarding wakeup from source 0, physReg=02
NOTE(WakeupPlugin.scala:84):  WakeupPlugin: GLOBAL WAKEUP sent for physReg=02
NOTE(AluIntEuPlugin.scala:129):  [34mAluIntEu (AluIntEU) S2 Firing: RobPtr=03, ResultData=00000028, WritesPreg=1, HasExc=0, ExcCode=0, ImmUsage=1, UseSrc2=0[0m
NOTE(EuBasePlugin.scala:206):  EUBase (AluIntEU): Result valid, writesToPreg=1, hasException=0, executionCompletes=1, completesSuccessfully=1
NOTE(EuBasePlugin.scala:263):  [RAW_DEBUG] EU (AluIntEU) clearing BusyTable: physReg=02, robPtr=03
NOTE(BusyTablePlugin.scala:51):  [BusyTable] Global wakeup clear: physReg=02
NOTE(BusyTablePlugin.scala:58):  [BusyTable] Clear port valid: physReg=02
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=000000000000000c, clearMask=0000000000000004, setMask=0000000000000000, next=0000000000000008
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000018, onReq=0x00000018) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0x00000010, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0x00000010) | REDIRECT(Soft=0, Hard=0, Target=0x00000010) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(PhysicalRegFile.scala:107):  [PRegPlugin] PRF Port 00 read 00000000
NOTE(PhysicalRegFile.scala:118):  [PRegPlugin] PRF Port 02 write 00000028
COMMIT: PC=0x10
IDLE test commit 4: addi r4,r0,40 (SHOULD NOT BE COMMITTED)
 BUG DETECTED: Committed instruction at PC=0x10 after IDLE!
This indicates that the IDLE instruction did not properly stop the CPU
or flush speculative instructions from the pipeline.
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0x00000010) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(IssueQueueComponent.scala:124):  AluIntEU_IQ-0: GLOBAL WAKEUP received for PhysReg=03
NOTE(IssueQueueComponent.scala:124):  BranchEU_IQ-1: GLOBAL WAKEUP received for PhysReg=03
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x00000018 | CMD(v=0, r=0, fire=0, pc=0x00000018) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=3, allChunksReceived=1) | INSTR0=0x0280f006
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=1, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000003, robFlushCount=00000000, physRegRecycled=00000003)
  Slot Details: 
    Slot: (valid=1, canCommit=1, doCommit=1, robPtr=03, oldPhysDest=p04, allocatesPhysDest=1) commitAck=1
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(WakeupPlugin.scala:75):  WakeupPlugin: Forwarding wakeup from source 0, physReg=03
NOTE(WakeupPlugin.scala:84):  WakeupPlugin: GLOBAL WAKEUP sent for physReg=03
NOTE(AluIntEuPlugin.scala:129):  [34mAluIntEu (AluIntEU) S2 Firing: RobPtr=04, ResultData=00000032, WritesPreg=1, HasExc=0, ExcCode=0, ImmUsage=1, UseSrc2=0[0m
NOTE(EuBasePlugin.scala:206):  EUBase (AluIntEU): Result valid, writesToPreg=1, hasException=0, executionCompletes=1, completesSuccessfully=1
NOTE(EuBasePlugin.scala:263):  [RAW_DEBUG] EU (AluIntEU) clearing BusyTable: physReg=03, robPtr=04
NOTE(BusyTablePlugin.scala:51):  [BusyTable] Global wakeup clear: physReg=03
NOTE(BusyTablePlugin.scala:58):  [BusyTable] Clear port valid: physReg=03
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000008, clearMask=0000000000000008, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000018, onReq=0x00000018) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0x00000010, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0x00000010) | REDIRECT(Soft=0, Hard=0, Target=0x00000010) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(PhysicalRegFile.scala:118):  [PRegPlugin] PRF Port 03 write 00000032
COMMIT: PC=0x14
IDLE test commit 5: addi r5,r0,50 (SHOULD NOT BE COMMITTED)
 BUG DETECTED: Committed instruction at PC=0x14 after IDLE!
This indicates that the IDLE instruction did not properly stop the CPU
or flush speculative instructions from the pipeline.
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0x00000010) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x00000018 | CMD(v=0, r=0, fire=0, pc=0x00000018) | RSP(v=1, r=1, fire=1, pc=0x00000018) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=3, allChunksReceived=1) | INSTR0=0x0280f006
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=1, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=1, totalCommitted=00000004, robFlushCount=00000000, physRegRecycled=00000004)
  Slot Details: 
    Slot: (valid=1, canCommit=1, doCommit=1, robPtr=04, oldPhysDest=p05, allocatesPhysDest=1) commitAck=1
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000018, onReq=0x00000018) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0x00000010, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0x00000010) | REDIRECT(Soft=0, Hard=0, Target=0x00000010) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0x00000010) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x00000018 | CMD(v=0, r=1, fire=0, pc=0x00000018) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x0280f006
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=1, totalCommitted=00000005, robFlushCount=00000000, physRegRecycled=00000005)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=38, oldPhysDest=p1a, allocatesPhysDest=0) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000018, onReq=0x00000018) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0x00000010, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0x00000010) | REDIRECT(Soft=0, Hard=0, Target=0x00000010) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=1, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=1) | Output(v=0, r=1, fire=0) | Payload(pc=0x00000010) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x00000018 | CMD(v=0, r=1, fire=0, pc=0x00000018) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x0280f006
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000005, robFlushCount=00000000, physRegRecycled=00000005)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=38, oldPhysDest=p1a, allocatesPhysDest=0) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000018, onReq=0x00000018) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0x00000010, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0x00000010) | REDIRECT(Soft=0, Hard=0, Target=0x00000010) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=1, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=1, bufV=1, idx=0) | Input(fire=0) | Output(v=1, r=1, fire=1) | Payload(pc=0x00000018) | Control(mask=1, isLast=0, canAdv=1) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x00000018 | CMD(v=0, r=1, fire=0, pc=0x00000018) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x0280f006
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000005, robFlushCount=00000000, physRegRecycled=00000005)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=38, oldPhysDest=p1a, allocatesPhysDest=0) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000018, onReq=0x00000018) | REQ(fire=0) | UNPACKED(valid=1, fire=1, pc=0x00000018, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=1, fire=1) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0x00000018) | REDIRECT(Soft=0, Hard=0, Target=0x00000018) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=1, fin=0) | FIFOS(rsp=0, out=0)
NOTE(SimpleFetchPipelinePlugin.scala:211):  [FSM] WAITING->UPDATE_PC: Unpacker finished (alternative path)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=1, bufV=1, idx=1) | Input(fire=0) | Output(v=1, r=1, fire=1) | Payload(pc=0x0000001c) | Control(mask=1, isLast=1, canAdv=1) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x00000018 | CMD(v=0, r=1, fire=0, pc=0x00000018) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x0280f006
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000005, robFlushCount=00000000, physRegRecycled=00000005)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=38, oldPhysDest=p1a, allocatesPhysDest=0) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000018, onReq=0x00000018) | REQ(fire=0) | UNPACKED(valid=1, fire=1, pc=0x0000001c, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=1, fire=1) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0x0000001c) | REDIRECT(Soft=0, Hard=0, Target=0x0000001c) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=1, fin=0) | FIFOS(rsp=0, out=1)
NOTE(SimpleFetchPipelinePlugin.scala:222):  [FSM] UPDATE_PC: Normal PC update from 0x00000018 to 0x00000020
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0x00000018) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x00000018 | CMD(v=1, r=1, fire=1, pc=0x00000020) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x0280f006
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000005, robFlushCount=00000000, physRegRecycled=00000005)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=38, oldPhysDest=p1a, allocatesPhysDest=0) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000020, onReq=0x00000018) | REQ(fire=1) | UNPACKED(valid=0, fire=0, pc=0x00000018, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0x00000018) | REDIRECT(Soft=0, Hard=0, Target=0x00000018) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=1) | FIFOS(rsp=0, out=2)
NOTE(SimpleFetchPipelinePlugin.scala:193):  [FSM] IDLE->WAITING: IFU cmd fired, pcOnRequest=0x00000020
NOTE(RenameUnit.scala:118):  [RenameUnit] Rename: archDest=06 -> physReg=04 (isFPR=0)
NOTE(RenameUnit.scala:119):  [RenameUnit] Src1: archSrc1=00 -> physReg=00 (isFPR=0, bypassed=0)
NOTE(RenameUnit.scala:120):  [RenameUnit] Src2: archSrc2=00 -> physReg=00 (isFPR=0, bypassed=0)
NOTE(RenameUnit.scala:121):  [RenameUnit] oldPhysDest: archDest=06 -> oldPhysReg=06 (isFPR=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0x00000018) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x00000020 | CMD(v=0, r=0, fire=0, pc=0x00000020) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0x00000020) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x0280f006
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000005, robFlushCount=00000000, physRegRecycled=00000005)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=38, oldPhysDest=p1a, allocatesPhysDest=0) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=1, decodedUopsIn(0).isValid=1
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=1, willNeedPhysRegs=1, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:68):  [BusyTable] Set port valid: physReg=04
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000010, next=0000000000000010
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000020, onReq=0x00000020) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0x00000018, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0x00000018) | REDIRECT(Soft=0, Hard=0, Target=0x00000018) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=1)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0x00000018) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x00000020 | CMD(v=0, r=0, fire=0, pc=0x00000020) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x0280f006
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000005, robFlushCount=00000000, physRegRecycled=00000005)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=38, oldPhysDest=p1a, allocatesPhysDest=0) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=1, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=1, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(RobAllocPlugin.scala:70):  RobAllocPlugin(s2): STAGE_VALID. isFiring=1, uopValid=1, uopPC=00000018
NOTE(RobAllocPlugin.scala:71):    IN:  renamedUopIn.robPtr = 1a
NOTE(RobAllocPlugin.scala:72):    ROB: robAllocPort.robPtr = 05
NOTE(RobAllocPlugin.scala:73):    OUT: Driving uopOut.robPtr with 05
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000010, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000010
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000020, onReq=0x00000020) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0x00000018, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0x00000018) | REDIRECT(Soft=0, Hard=0, Target=0x00000018) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0x00000018) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(IssueQueueComponent.scala:104):  AluIntEU_IQ-0: ALLOCATED entry at index 0, RobPtr=05, PhysDest=04, WritesPhys=1, Src1Ready=1, Src2Ready=1
NOTE(InstructionFetchUnit.scala:197):  [IFU] DCache response REDO: data=0x00000000 - will retry
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x00000020 | CMD(v=0, r=0, fire=0, pc=0x00000020) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x0280f006
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000005, robFlushCount=00000000, physRegRecycled=00000005)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=05, oldPhysDest=p06, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(RobAllocPlugin.scala:70):  RobAllocPlugin(s2): STAGE_VALID. isFiring=1, uopValid=0, uopPC=0000001c
NOTE(RobAllocPlugin.scala:71):    IN:  renamedUopIn.robPtr = 1a
NOTE(RobAllocPlugin.scala:72):    ROB: robAllocPort.robPtr = 06
NOTE(RobAllocPlugin.scala:73):    OUT: Driving uopOut.robPtr with 06
NOTE(DispatchPlugin.scala:71):  DispatchPlugin: Firing robPtr=05 (UopCode=ALU        ), s1_ready=1, s2_ready=1
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000010, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000010
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000020, onReq=0x00000020) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0x00000018, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0x00000018) | REDIRECT(Soft=0, Hard=0, Target=0x00000018) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0x00000018) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(IssueQueueComponent.scala:67):  AluIntEU_IQ-0: ISSUED entry at index 0, RobPtr=05, PhysDest=04, WritesPhys=1, Src1Ready=1, Src2Ready=1
NOTE(IssueQueueComponent.scala:117):  AluIntEU_IQ-0: LOCAL WAKEUP generated for PhysReg=04 from issued RobPtr=05
NOTE(IssueQueueComponent.scala:190):  AluIntEU_IQ-0: STATUS - ValidCount=01, CanAccept=1, CanIssue=1
NOTE(IssueQueueComponent.scala:199):  AluIntEU_IQ-0: ENTRY[0] - RobPtr=05, PhysDest=04, UseSrc1=1, Src1Tag=00, Src1Ready=1, UseSrc2=0, Src2Tag=00, Src2Ready=1
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x00000020 | CMD(v=0, r=0, fire=0, pc=0x00000020) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0x00000020) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x0280f006
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000005, robFlushCount=00000000, physRegRecycled=00000005)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=05, oldPhysDest=p06, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(LinkerPlugin.scala:124):  LinkerPlugin-Trace: Firing from IQ 'AluIntEU_IQ-0' to EU 'AluIntEU'. RobPtr=05
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000010, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000010
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000020, onReq=0x00000020) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0x00000018, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0x00000018) | REDIRECT(Soft=0, Hard=0, Target=0x00000018) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(ExtSRAMController.scala:177):  ExtSRAMController: AR Fire. Addr=0x00000020, ID=0, Len=03, Burst=1, Size=2
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0x00000018) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x00000020 | CMD(v=0, r=0, fire=0, pc=0x00000020) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x0280f006
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000005, robFlushCount=00000000, physRegRecycled=00000005)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=05, oldPhysDest=p06, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000010, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000010
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000020, onReq=0x00000020) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0x00000018, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0x00000018) | REDIRECT(Soft=0, Hard=0, Target=0x00000018) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(PhysicalRegFile.scala:107):  [PRegPlugin] PRF Port 00 read 00000000
NOTE(SimulatedSRAM.scala:119):  READ: addr=0020, raw=c7a649fb, delayed=c7a649fb, waitCycles=0, output=c7a649fb
NOTE(ExtSRAMController.scala:312):  ExtSRAMController: READ_SETUP. SRAM Addr=0x0020, BurstCountRem=004
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0x00000018) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(IssueQueueComponent.scala:124):  AluIntEU_IQ-0: GLOBAL WAKEUP received for PhysReg=04
NOTE(IssueQueueComponent.scala:124):  BranchEU_IQ-1: GLOBAL WAKEUP received for PhysReg=04
NOTE(InstructionFetchUnit.scala:197):  [IFU] DCache response REDO: data=0x00000000 - will retry
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x00000020 | CMD(v=0, r=0, fire=0, pc=0x00000020) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x0280f006
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000005, robFlushCount=00000000, physRegRecycled=00000005)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=05, oldPhysDest=p06, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(WakeupPlugin.scala:75):  WakeupPlugin: Forwarding wakeup from source 0, physReg=04
NOTE(WakeupPlugin.scala:84):  WakeupPlugin: GLOBAL WAKEUP sent for physReg=04
NOTE(AluIntEuPlugin.scala:129):  [34mAluIntEu (AluIntEU) S2 Firing: RobPtr=05, ResultData=0000003c, WritesPreg=1, HasExc=0, ExcCode=0, ImmUsage=1, UseSrc2=0[0m
NOTE(EuBasePlugin.scala:206):  EUBase (AluIntEU): Result valid, writesToPreg=1, hasException=0, executionCompletes=1, completesSuccessfully=1
NOTE(EuBasePlugin.scala:263):  [RAW_DEBUG] EU (AluIntEU) clearing BusyTable: physReg=04, robPtr=05
NOTE(BusyTablePlugin.scala:51):  [BusyTable] Global wakeup clear: physReg=04
NOTE(BusyTablePlugin.scala:58):  [BusyTable] Clear port valid: physReg=04
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000010, clearMask=0000000000000010, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000020, onReq=0x00000020) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0x00000018, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0x00000018) | REDIRECT(Soft=0, Hard=0, Target=0x00000018) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(PhysicalRegFile.scala:118):  [PRegPlugin] PRF Port 04 write 0000003c
NOTE(SimulatedSRAM.scala:119):  READ: addr=0020, raw=c7a649fb, delayed=c7a649fb, waitCycles=0, output=c7a649fb
NOTE(ExtSRAMController.scala:328):  ExtSRAMController: READ_WAIT. SRAM Addr=0x0020, WaitCounter=<null>, AddrPrefetchValid=0
NOTE(ExtSRAMController.scala:348):  ExtSRAMController: Address prefetch at wait_cycle <null> - Next sram_addr 0x0024
COMMIT: PC=0x18
IDLE test commit 6: addi r6,r0,60 (SHOULD NOT BE COMMITTED)
 BUG DETECTED: Committed instruction at PC=0x18 after IDLE!
This indicates that the IDLE instruction did not properly stop the CPU
or flush speculative instructions from the pipeline.
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0x00000018) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x00000020 | CMD(v=0, r=0, fire=0, pc=0x00000020) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0x00000020) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x0280f006
NOTE(dcache2.scala:825):  Refill : 0H : 3H rspWithData: 1
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=1, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000005, robFlushCount=00000000, physRegRecycled=00000005)
  Slot Details: 
    Slot: (valid=1, canCommit=1, doCommit=1, robPtr=05, oldPhysDest=p06, allocatesPhysDest=1) commitAck=1
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000020, onReq=0x00000020) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0x00000018, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0x00000018) | REDIRECT(Soft=0, Hard=0, Target=0x00000018) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(ExtSRAMController.scala:373):  ExtSRAMController: READ_RESPONSE. ID=0, Data=0xc7a649fb, BurstCountRem=004, Resp=0, Last=0
NOTE(ExtSRAMController.scala:387):  ExtSRAMController: R Fire. Last=0
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0x00000018) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x00000020 | CMD(v=0, r=0, fire=0, pc=0x00000020) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x0280f006
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=1, totalCommitted=00000006, robFlushCount=00000000, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=07, oldPhysDest=p10, allocatesPhysDest=0) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000020, onReq=0x00000020) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0x00000018, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0x00000018) | REDIRECT(Soft=0, Hard=0, Target=0x00000018) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(SimulatedSRAM.scala:119):  READ: addr=0024, raw=eb78016c, delayed=eb78016c, waitCycles=0, output=eb78016c
NOTE(ExtSRAMController.scala:312):  ExtSRAMController: READ_SETUP. SRAM Addr=0x0024, BurstCountRem=003
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0x00000018) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:197):  [IFU] DCache response REDO: data=0x00000000 - will retry
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x00000020 | CMD(v=0, r=0, fire=0, pc=0x00000020) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x0280f006
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000006, robFlushCount=00000000, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=07, oldPhysDest=p10, allocatesPhysDest=0) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000020, onReq=0x00000020) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0x00000018, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0x00000018) | REDIRECT(Soft=0, Hard=0, Target=0x00000018) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(SimulatedSRAM.scala:119):  READ: addr=0024, raw=eb78016c, delayed=eb78016c, waitCycles=0, output=eb78016c
NOTE(ExtSRAMController.scala:328):  ExtSRAMController: READ_WAIT. SRAM Addr=0x0024, WaitCounter=<null>, AddrPrefetchValid=0
NOTE(ExtSRAMController.scala:348):  ExtSRAMController: Address prefetch at wait_cycle <null> - Next sram_addr 0x0028
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0x00000018) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x00000020 | CMD(v=0, r=0, fire=0, pc=0x00000020) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0x00000020) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x0280f006
NOTE(dcache2.scala:825):  Refill : 1H : 3H rspWithData: 1
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000006, robFlushCount=00000000, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=07, oldPhysDest=p10, allocatesPhysDest=0) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000020, onReq=0x00000020) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0x00000018, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0x00000018) | REDIRECT(Soft=0, Hard=0, Target=0x00000018) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(ExtSRAMController.scala:373):  ExtSRAMController: READ_RESPONSE. ID=0, Data=0xeb78016c, BurstCountRem=003, Resp=0, Last=0
NOTE(ExtSRAMController.scala:387):  ExtSRAMController: R Fire. Last=0
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0x00000018) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x00000020 | CMD(v=0, r=0, fire=0, pc=0x00000020) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x0280f006
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000006, robFlushCount=00000000, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=07, oldPhysDest=p10, allocatesPhysDest=0) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000020, onReq=0x00000020) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0x00000018, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0x00000018) | REDIRECT(Soft=0, Hard=0, Target=0x00000018) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(SimulatedSRAM.scala:119):  READ: addr=0028, raw=7469ec98, delayed=7469ec98, waitCycles=0, output=7469ec98
NOTE(ExtSRAMController.scala:312):  ExtSRAMController: READ_SETUP. SRAM Addr=0x0028, BurstCountRem=002
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0x00000018) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:197):  [IFU] DCache response REDO: data=0x00000000 - will retry
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x00000020 | CMD(v=0, r=0, fire=0, pc=0x00000020) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x0280f006
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000006, robFlushCount=00000000, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=07, oldPhysDest=p10, allocatesPhysDest=0) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000020, onReq=0x00000020) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0x00000018, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0x00000018) | REDIRECT(Soft=0, Hard=0, Target=0x00000018) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(SimulatedSRAM.scala:119):  READ: addr=0028, raw=7469ec98, delayed=7469ec98, waitCycles=0, output=7469ec98
NOTE(ExtSRAMController.scala:328):  ExtSRAMController: READ_WAIT. SRAM Addr=0x0028, WaitCounter=<null>, AddrPrefetchValid=0
NOTE(ExtSRAMController.scala:348):  ExtSRAMController: Address prefetch at wait_cycle <null> - Next sram_addr 0x002c
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0x00000018) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x00000020 | CMD(v=0, r=0, fire=0, pc=0x00000020) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0x00000020) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x0280f006
NOTE(dcache2.scala:825):  Refill : 2H : 3H rspWithData: 1
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000006, robFlushCount=00000000, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=07, oldPhysDest=p10, allocatesPhysDest=0) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000020, onReq=0x00000020) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0x00000018, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0x00000018) | REDIRECT(Soft=0, Hard=0, Target=0x00000018) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(ExtSRAMController.scala:373):  ExtSRAMController: READ_RESPONSE. ID=0, Data=0x7469ec98, BurstCountRem=002, Resp=0, Last=0
NOTE(ExtSRAMController.scala:387):  ExtSRAMController: R Fire. Last=0
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0x00000018) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x00000020 | CMD(v=0, r=0, fire=0, pc=0x00000020) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x0280f006
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000006, robFlushCount=00000000, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=07, oldPhysDest=p10, allocatesPhysDest=0) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000020, onReq=0x00000020) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0x00000018, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0x00000018) | REDIRECT(Soft=0, Hard=0, Target=0x00000018) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(SimulatedSRAM.scala:119):  READ: addr=002c, raw=2d762fa1, delayed=2d762fa1, waitCycles=0, output=2d762fa1
NOTE(ExtSRAMController.scala:312):  ExtSRAMController: READ_SETUP. SRAM Addr=0x002c, BurstCountRem=001
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0x00000018) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:197):  [IFU] DCache response REDO: data=0x00000000 - will retry
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x00000020 | CMD(v=0, r=0, fire=0, pc=0x00000020) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x0280f006
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000006, robFlushCount=00000000, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=07, oldPhysDest=p10, allocatesPhysDest=0) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000020, onReq=0x00000020) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0x00000018, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0x00000018) | REDIRECT(Soft=0, Hard=0, Target=0x00000018) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(SimulatedSRAM.scala:119):  READ: addr=002c, raw=2d762fa1, delayed=2d762fa1, waitCycles=0, output=2d762fa1
NOTE(ExtSRAMController.scala:328):  ExtSRAMController: READ_WAIT. SRAM Addr=0x002c, WaitCounter=<null>, AddrPrefetchValid=0
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0x00000018) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x00000020 | CMD(v=0, r=0, fire=0, pc=0x00000020) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0x00000020) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x0280f006
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000006, robFlushCount=00000000, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=07, oldPhysDest=p10, allocatesPhysDest=0) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000020, onReq=0x00000020) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0x00000018, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0x00000018) | REDIRECT(Soft=0, Hard=0, Target=0x00000018) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(ExtSRAMController.scala:373):  ExtSRAMController: READ_RESPONSE. ID=0, Data=0x2d762fa1, BurstCountRem=001, Resp=0, Last=1
NOTE(ExtSRAMController.scala:387):  ExtSRAMController: R Fire. Last=1
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0x00000018) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x00000020 | CMD(v=0, r=0, fire=0, pc=0x00000020) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x0280f006
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000006, robFlushCount=00000000, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=07, oldPhysDest=p10, allocatesPhysDest=0) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000020, onReq=0x00000020) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0x00000018, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0x00000018) | REDIRECT(Soft=0, Hard=0, Target=0x00000018) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0x00000018) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:197):  [IFU] DCache response REDO: data=0xc7a649fb - will retry
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x00000020 | CMD(v=0, r=0, fire=0, pc=0x00000020) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0xc7a649fb, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x0280f006
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000006, robFlushCount=00000000, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=07, oldPhysDest=p10, allocatesPhysDest=0) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000020, onReq=0x00000020) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0x00000018, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0x00000018) | REDIRECT(Soft=0, Hard=0, Target=0x00000018) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0x00000018) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x00000020 | CMD(v=0, r=0, fire=0, pc=0x00000020) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0x00000020) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x0280f006
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000006, robFlushCount=00000000, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=07, oldPhysDest=p10, allocatesPhysDest=0) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000020, onReq=0x00000020) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0x00000018, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0x00000018) | REDIRECT(Soft=0, Hard=0, Target=0x00000018) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0x00000018) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x00000020 | CMD(v=0, r=0, fire=0, pc=0x00000020) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x0280f006
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000006, robFlushCount=00000000, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=07, oldPhysDest=p10, allocatesPhysDest=0) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000020, onReq=0x00000020) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0x00000018, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0x00000018) | REDIRECT(Soft=0, Hard=0, Target=0x00000018) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0x00000018) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:195):  [IFU] DCache response processed: chunkIdx=0, data=0xc7a649fb, mask=0
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x00000020 | CMD(v=0, r=0, fire=0, pc=0x00000020) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0xc7a649fb, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x0280f006
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000006, robFlushCount=00000000, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=07, oldPhysDest=p10, allocatesPhysDest=0) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000020, onReq=0x00000020) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0x00000018, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0x00000018) | REDIRECT(Soft=0, Hard=0, Target=0x00000018) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0x00000018) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x00000020 | CMD(v=0, r=0, fire=0, pc=0x00000020) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0x00000024) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=1, allChunksReceived=0) | INSTR0=0xc7a649fb
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000006, robFlushCount=00000000, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=07, oldPhysDest=p10, allocatesPhysDest=0) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000020, onReq=0x00000020) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0x00000018, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0x00000018) | REDIRECT(Soft=0, Hard=0, Target=0x00000018) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0x00000018) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x00000020 | CMD(v=0, r=0, fire=0, pc=0x00000020) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=1, allChunksReceived=0) | INSTR0=0xc7a649fb
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000006, robFlushCount=00000000, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=07, oldPhysDest=p10, allocatesPhysDest=0) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000020, onReq=0x00000020) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0x00000018, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0x00000018) | REDIRECT(Soft=0, Hard=0, Target=0x00000018) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0x00000018) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:195):  [IFU] DCache response processed: chunkIdx=1, data=0xeb78016c, mask=1
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x00000020 | CMD(v=0, r=0, fire=0, pc=0x00000020) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0xeb78016c, fault=0) | STATE(fsm=<null>, inflight=1, mask=1, allChunksReceived=0) | INSTR0=0xc7a649fb
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000006, robFlushCount=00000000, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=07, oldPhysDest=p10, allocatesPhysDest=0) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000020, onReq=0x00000020) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0x00000018, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0x00000018) | REDIRECT(Soft=0, Hard=0, Target=0x00000018) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0x00000018) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x00000020 | CMD(v=0, r=0, fire=0, pc=0x00000020) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=3, allChunksReceived=1) | INSTR0=0xc7a649fb
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000006, robFlushCount=00000000, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=07, oldPhysDest=p10, allocatesPhysDest=0) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000020, onReq=0x00000020) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0x00000018, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0x00000018) | REDIRECT(Soft=0, Hard=0, Target=0x00000018) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0x00000018) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x00000020 | CMD(v=0, r=0, fire=0, pc=0x00000020) | RSP(v=1, r=1, fire=1, pc=0x00000020) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=3, allChunksReceived=1) | INSTR0=0xc7a649fb
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000006, robFlushCount=00000000, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=07, oldPhysDest=p10, allocatesPhysDest=0) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000020, onReq=0x00000020) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0x00000018, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0x00000018) | REDIRECT(Soft=0, Hard=0, Target=0x00000018) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0x00000018) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x00000020 | CMD(v=0, r=1, fire=0, pc=0x00000020) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xc7a649fb
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000006, robFlushCount=00000000, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=07, oldPhysDest=p10, allocatesPhysDest=0) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000020, onReq=0x00000020) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0x00000018, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0x00000018) | REDIRECT(Soft=0, Hard=0, Target=0x00000018) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=1, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=1) | Output(v=0, r=1, fire=0) | Payload(pc=0x00000018) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x00000020 | CMD(v=0, r=1, fire=0, pc=0x00000020) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xc7a649fb
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000006, robFlushCount=00000000, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=07, oldPhysDest=p10, allocatesPhysDest=0) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000020, onReq=0x00000020) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0x00000018, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0x00000018) | REDIRECT(Soft=0, Hard=0, Target=0x00000018) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=1, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=1, bufV=1, idx=0) | Input(fire=0) | Output(v=1, r=1, fire=1) | Payload(pc=0x00000020) | Control(mask=1, isLast=0, canAdv=1) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x00000020 | CMD(v=0, r=1, fire=0, pc=0x00000020) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xc7a649fb
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000006, robFlushCount=00000000, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=07, oldPhysDest=p10, allocatesPhysDest=0) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000020, onReq=0x00000020) | REQ(fire=0) | UNPACKED(valid=1, fire=1, pc=0x00000020, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=1, fire=1) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0x00000020) | REDIRECT(Soft=0, Hard=0, Target=0x00000020) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=1, fin=0) | FIFOS(rsp=0, out=0)
NOTE(SimpleFetchPipelinePlugin.scala:211):  [FSM] WAITING->UPDATE_PC: Unpacker finished (alternative path)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=1, bufV=1, idx=1) | Input(fire=0) | Output(v=1, r=1, fire=1) | Payload(pc=0x00000024) | Control(mask=1, isLast=1, canAdv=1) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x00000020 | CMD(v=0, r=1, fire=0, pc=0x00000020) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xc7a649fb
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000006, robFlushCount=00000000, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=07, oldPhysDest=p10, allocatesPhysDest=0) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000020, onReq=0x00000020) | REQ(fire=0) | UNPACKED(valid=1, fire=1, pc=0x00000024, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=1, fire=1) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0x00000024) | REDIRECT(Soft=0, Hard=0, Target=0x00000024) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=1, fin=0) | FIFOS(rsp=0, out=1)
NOTE(SimpleFetchPipelinePlugin.scala:222):  [FSM] UPDATE_PC: Normal PC update from 0x00000020 to 0x00000028
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0x00000020) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x00000020 | CMD(v=1, r=1, fire=1, pc=0x00000028) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xc7a649fb
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000006, robFlushCount=00000000, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=07, oldPhysDest=p10, allocatesPhysDest=0) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000028, onReq=0x00000020) | REQ(fire=1) | UNPACKED(valid=0, fire=0, pc=0x00000020, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0x00000020) | REDIRECT(Soft=0, Hard=0, Target=0x00000020) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=1) | FIFOS(rsp=0, out=2)
NOTE(SimpleFetchPipelinePlugin.scala:193):  [FSM] IDLE->WAITING: IFU cmd fired, pcOnRequest=0x00000028
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0x00000020) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x00000028 | CMD(v=0, r=0, fire=0, pc=0x00000028) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0x00000028) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xc7a649fb
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000006, robFlushCount=00000000, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=07, oldPhysDest=p10, allocatesPhysDest=0) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=1, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=1, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000028, onReq=0x00000028) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0x00000020, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0x00000020) | REDIRECT(Soft=0, Hard=0, Target=0x00000020) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=1)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0x00000020) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x00000028 | CMD(v=0, r=0, fire=0, pc=0x00000028) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0xc7a649fb
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000006, robFlushCount=00000000, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=07, oldPhysDest=p10, allocatesPhysDest=0) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=1, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=1, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(RobAllocPlugin.scala:70):  RobAllocPlugin(s2): STAGE_VALID. isFiring=1, uopValid=0, uopPC=00000020
NOTE(RobAllocPlugin.scala:71):    IN:  renamedUopIn.robPtr = 1a
NOTE(RobAllocPlugin.scala:72):    ROB: robAllocPort.robPtr = 06
NOTE(RobAllocPlugin.scala:73):    OUT: Driving uopOut.robPtr with 06
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000028, onReq=0x00000028) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0x00000020, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0x00000020) | REDIRECT(Soft=0, Hard=0, Target=0x00000020) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0x00000020) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:195):  [IFU] DCache response processed: chunkIdx=0, data=0x7469ec98, mask=0
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x00000028 | CMD(v=0, r=0, fire=0, pc=0x00000028) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x7469ec98, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0xc7a649fb
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000006, robFlushCount=00000000, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=07, oldPhysDest=p10, allocatesPhysDest=0) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(RobAllocPlugin.scala:70):  RobAllocPlugin(s2): STAGE_VALID. isFiring=1, uopValid=0, uopPC=00000024
NOTE(RobAllocPlugin.scala:71):    IN:  renamedUopIn.robPtr = 1a
NOTE(RobAllocPlugin.scala:72):    ROB: robAllocPort.robPtr = 06
NOTE(RobAllocPlugin.scala:73):    OUT: Driving uopOut.robPtr with 06
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000028, onReq=0x00000028) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0x00000020, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0x00000020) | REDIRECT(Soft=0, Hard=0, Target=0x00000020) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0x00000020) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x00000028 | CMD(v=0, r=0, fire=0, pc=0x00000028) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0x0000002c) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=1, allChunksReceived=0) | INSTR0=0x7469ec98
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000006, robFlushCount=00000000, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=07, oldPhysDest=p10, allocatesPhysDest=0) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000028, onReq=0x00000028) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0x00000020, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0x00000020) | REDIRECT(Soft=0, Hard=0, Target=0x00000020) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0x00000020) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x00000028 | CMD(v=0, r=0, fire=0, pc=0x00000028) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=1, allChunksReceived=0) | INSTR0=0x7469ec98
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000006, robFlushCount=00000000, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=07, oldPhysDest=p10, allocatesPhysDest=0) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000028, onReq=0x00000028) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0x00000020, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0x00000020) | REDIRECT(Soft=0, Hard=0, Target=0x00000020) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0x00000020) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:195):  [IFU] DCache response processed: chunkIdx=1, data=0x2d762fa1, mask=1
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x00000028 | CMD(v=0, r=0, fire=0, pc=0x00000028) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x2d762fa1, fault=0) | STATE(fsm=<null>, inflight=1, mask=1, allChunksReceived=0) | INSTR0=0x7469ec98
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000006, robFlushCount=00000000, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=07, oldPhysDest=p10, allocatesPhysDest=0) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000028, onReq=0x00000028) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0x00000020, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0x00000020) | REDIRECT(Soft=0, Hard=0, Target=0x00000020) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0x00000020) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x00000028 | CMD(v=0, r=0, fire=0, pc=0x00000028) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=3, allChunksReceived=1) | INSTR0=0x7469ec98
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000006, robFlushCount=00000000, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=07, oldPhysDest=p10, allocatesPhysDest=0) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000028, onReq=0x00000028) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0x00000020, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0x00000020) | REDIRECT(Soft=0, Hard=0, Target=0x00000020) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0x00000020) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x00000028 | CMD(v=0, r=0, fire=0, pc=0x00000028) | RSP(v=1, r=1, fire=1, pc=0x00000028) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=3, allChunksReceived=1) | INSTR0=0x7469ec98
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000006, robFlushCount=00000000, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=07, oldPhysDest=p10, allocatesPhysDest=0) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000028, onReq=0x00000028) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0x00000020, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0x00000020) | REDIRECT(Soft=0, Hard=0, Target=0x00000020) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0x00000020) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x00000028 | CMD(v=0, r=1, fire=0, pc=0x00000028) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x7469ec98
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000006, robFlushCount=00000000, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=07, oldPhysDest=p10, allocatesPhysDest=0) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000028, onReq=0x00000028) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0x00000020, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0x00000020) | REDIRECT(Soft=0, Hard=0, Target=0x00000020) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=1, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=1) | Output(v=0, r=1, fire=0) | Payload(pc=0x00000020) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x00000028 | CMD(v=0, r=1, fire=0, pc=0x00000028) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x7469ec98
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000006, robFlushCount=00000000, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=07, oldPhysDest=p10, allocatesPhysDest=0) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000028, onReq=0x00000028) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0x00000020, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0x00000020) | REDIRECT(Soft=0, Hard=0, Target=0x00000020) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=1, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=1, bufV=1, idx=0) | Input(fire=0) | Output(v=1, r=1, fire=1) | Payload(pc=0x00000028) | Control(mask=1, isLast=0, canAdv=1) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x00000028 | CMD(v=0, r=1, fire=0, pc=0x00000028) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x7469ec98
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000006, robFlushCount=00000000, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=07, oldPhysDest=p10, allocatesPhysDest=0) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000028, onReq=0x00000028) | REQ(fire=0) | UNPACKED(valid=1, fire=1, pc=0x00000028, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=1, fire=1) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0x00000028) | REDIRECT(Soft=0, Hard=0, Target=0x00000028) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=1, fin=0) | FIFOS(rsp=0, out=0)
NOTE(SimpleFetchPipelinePlugin.scala:211):  [FSM] WAITING->UPDATE_PC: Unpacker finished (alternative path)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=1, bufV=1, idx=1) | Input(fire=0) | Output(v=1, r=1, fire=1) | Payload(pc=0x0000002c) | Control(mask=1, isLast=1, canAdv=1) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x00000028 | CMD(v=0, r=1, fire=0, pc=0x00000028) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x7469ec98
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000006, robFlushCount=00000000, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=07, oldPhysDest=p10, allocatesPhysDest=0) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000028, onReq=0x00000028) | REQ(fire=0) | UNPACKED(valid=1, fire=1, pc=0x0000002c, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=1, fire=1) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0x0000002c) | REDIRECT(Soft=0, Hard=0, Target=0x0000002c) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=1, fin=0) | FIFOS(rsp=0, out=1)
NOTE(SimpleFetchPipelinePlugin.scala:222):  [FSM] UPDATE_PC: Normal PC update from 0x00000028 to 0x00000030
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0x00000028) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x00000028 | CMD(v=1, r=1, fire=1, pc=0x00000030) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x7469ec98
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000006, robFlushCount=00000000, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=07, oldPhysDest=p10, allocatesPhysDest=0) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000030, onReq=0x00000028) | REQ(fire=1) | UNPACKED(valid=0, fire=0, pc=0x00000028, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0x00000028) | REDIRECT(Soft=0, Hard=0, Target=0x00000028) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=1) | FIFOS(rsp=0, out=2)
NOTE(SimpleFetchPipelinePlugin.scala:193):  [FSM] IDLE->WAITING: IFU cmd fired, pcOnRequest=0x00000030
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0x00000028) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x00000030 | CMD(v=0, r=0, fire=0, pc=0x00000030) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0x00000030) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x7469ec98
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000006, robFlushCount=00000000, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=07, oldPhysDest=p10, allocatesPhysDest=0) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=1, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=1, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000030, onReq=0x00000030) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0x00000028, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0x00000028) | REDIRECT(Soft=0, Hard=0, Target=0x00000028) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=1)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0x00000028) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x00000030 | CMD(v=0, r=0, fire=0, pc=0x00000030) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x7469ec98
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000006, robFlushCount=00000000, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=07, oldPhysDest=p10, allocatesPhysDest=0) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=1, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=1, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(RobAllocPlugin.scala:70):  RobAllocPlugin(s2): STAGE_VALID. isFiring=1, uopValid=0, uopPC=00000028
NOTE(RobAllocPlugin.scala:71):    IN:  renamedUopIn.robPtr = 1a
NOTE(RobAllocPlugin.scala:72):    ROB: robAllocPort.robPtr = 06
NOTE(RobAllocPlugin.scala:73):    OUT: Driving uopOut.robPtr with 06
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000030, onReq=0x00000030) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0x00000028, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0x00000028) | REDIRECT(Soft=0, Hard=0, Target=0x00000028) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0x00000028) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:197):  [IFU] DCache response REDO: data=0x00000000 - will retry
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x00000030 | CMD(v=0, r=0, fire=0, pc=0x00000030) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x7469ec98
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000006, robFlushCount=00000000, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=07, oldPhysDest=p10, allocatesPhysDest=0) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(RobAllocPlugin.scala:70):  RobAllocPlugin(s2): STAGE_VALID. isFiring=1, uopValid=0, uopPC=0000002c
NOTE(RobAllocPlugin.scala:71):    IN:  renamedUopIn.robPtr = 1a
NOTE(RobAllocPlugin.scala:72):    ROB: robAllocPort.robPtr = 06
NOTE(RobAllocPlugin.scala:73):    OUT: Driving uopOut.robPtr with 06
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000030, onReq=0x00000030) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0x00000028, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0x00000028) | REDIRECT(Soft=0, Hard=0, Target=0x00000028) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0x00000028) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x00000030 | CMD(v=0, r=0, fire=0, pc=0x00000030) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0x00000030) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x7469ec98
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000006, robFlushCount=00000000, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=07, oldPhysDest=p10, allocatesPhysDest=0) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000030, onReq=0x00000030) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0x00000028, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0x00000028) | REDIRECT(Soft=0, Hard=0, Target=0x00000028) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(ExtSRAMController.scala:177):  ExtSRAMController: AR Fire. Addr=0x00000030, ID=0, Len=03, Burst=1, Size=2
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0x00000028) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x00000030 | CMD(v=0, r=0, fire=0, pc=0x00000030) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x7469ec98
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000006, robFlushCount=00000000, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=07, oldPhysDest=p10, allocatesPhysDest=0) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000030, onReq=0x00000030) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0x00000028, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0x00000028) | REDIRECT(Soft=0, Hard=0, Target=0x00000028) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(SimulatedSRAM.scala:119):  READ: addr=0030, raw=5f4ace50, delayed=5f4ace50, waitCycles=0, output=5f4ace50
NOTE(ExtSRAMController.scala:312):  ExtSRAMController: READ_SETUP. SRAM Addr=0x0030, BurstCountRem=004
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0x00000028) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:197):  [IFU] DCache response REDO: data=0x00000000 - will retry
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x00000030 | CMD(v=0, r=0, fire=0, pc=0x00000030) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x7469ec98
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000006, robFlushCount=00000000, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=07, oldPhysDest=p10, allocatesPhysDest=0) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000030, onReq=0x00000030) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0x00000028, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0x00000028) | REDIRECT(Soft=0, Hard=0, Target=0x00000028) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(SimulatedSRAM.scala:119):  READ: addr=0030, raw=5f4ace50, delayed=5f4ace50, waitCycles=0, output=5f4ace50
NOTE(ExtSRAMController.scala:328):  ExtSRAMController: READ_WAIT. SRAM Addr=0x0030, WaitCounter=<null>, AddrPrefetchValid=0
NOTE(ExtSRAMController.scala:348):  ExtSRAMController: Address prefetch at wait_cycle <null> - Next sram_addr 0x0034
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0x00000028) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x00000030 | CMD(v=0, r=0, fire=0, pc=0x00000030) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0x00000030) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x7469ec98
NOTE(dcache2.scala:825):  Refill : 0H : 3H rspWithData: 1
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000006, robFlushCount=00000000, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=07, oldPhysDest=p10, allocatesPhysDest=0) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000030, onReq=0x00000030) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0x00000028, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0x00000028) | REDIRECT(Soft=0, Hard=0, Target=0x00000028) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(ExtSRAMController.scala:373):  ExtSRAMController: READ_RESPONSE. ID=0, Data=0x5f4ace50, BurstCountRem=004, Resp=0, Last=0
NOTE(ExtSRAMController.scala:387):  ExtSRAMController: R Fire. Last=0
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0x00000028) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x00000030 | CMD(v=0, r=0, fire=0, pc=0x00000030) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x7469ec98
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000006, robFlushCount=00000000, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=07, oldPhysDest=p10, allocatesPhysDest=0) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000030, onReq=0x00000030) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0x00000028, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0x00000028) | REDIRECT(Soft=0, Hard=0, Target=0x00000028) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(SimulatedSRAM.scala:119):  READ: addr=0034, raw=e67c3329, delayed=e67c3329, waitCycles=0, output=e67c3329
NOTE(ExtSRAMController.scala:312):  ExtSRAMController: READ_SETUP. SRAM Addr=0x0034, BurstCountRem=003
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0x00000028) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:197):  [IFU] DCache response REDO: data=0x00000000 - will retry
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x00000030 | CMD(v=0, r=0, fire=0, pc=0x00000030) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x7469ec98
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000006, robFlushCount=00000000, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=07, oldPhysDest=p10, allocatesPhysDest=0) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000030, onReq=0x00000030) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0x00000028, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0x00000028) | REDIRECT(Soft=0, Hard=0, Target=0x00000028) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(SimulatedSRAM.scala:119):  READ: addr=0034, raw=e67c3329, delayed=e67c3329, waitCycles=0, output=e67c3329
NOTE(ExtSRAMController.scala:328):  ExtSRAMController: READ_WAIT. SRAM Addr=0x0034, WaitCounter=<null>, AddrPrefetchValid=0
NOTE(ExtSRAMController.scala:348):  ExtSRAMController: Address prefetch at wait_cycle <null> - Next sram_addr 0x0038
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0x00000028) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x00000030 | CMD(v=0, r=0, fire=0, pc=0x00000030) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0x00000030) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x7469ec98
NOTE(dcache2.scala:825):  Refill : 1H : 3H rspWithData: 1
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000006, robFlushCount=00000000, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=07, oldPhysDest=p10, allocatesPhysDest=0) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000030, onReq=0x00000030) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0x00000028, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0x00000028) | REDIRECT(Soft=0, Hard=0, Target=0x00000028) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(ExtSRAMController.scala:373):  ExtSRAMController: READ_RESPONSE. ID=0, Data=0xe67c3329, BurstCountRem=003, Resp=0, Last=0
NOTE(ExtSRAMController.scala:387):  ExtSRAMController: R Fire. Last=0
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0x00000028) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x00000030 | CMD(v=0, r=0, fire=0, pc=0x00000030) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x7469ec98
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000006, robFlushCount=00000000, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=07, oldPhysDest=p10, allocatesPhysDest=0) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000030, onReq=0x00000030) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0x00000028, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0x00000028) | REDIRECT(Soft=0, Hard=0, Target=0x00000028) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(SimulatedSRAM.scala:119):  READ: addr=0038, raw=f190ef2b, delayed=f190ef2b, waitCycles=0, output=f190ef2b
NOTE(ExtSRAMController.scala:312):  ExtSRAMController: READ_SETUP. SRAM Addr=0x0038, BurstCountRem=002
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0x00000028) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:197):  [IFU] DCache response REDO: data=0x00000000 - will retry
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x00000030 | CMD(v=0, r=0, fire=0, pc=0x00000030) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x7469ec98
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000006, robFlushCount=00000000, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=07, oldPhysDest=p10, allocatesPhysDest=0) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000030, onReq=0x00000030) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0x00000028, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0x00000028) | REDIRECT(Soft=0, Hard=0, Target=0x00000028) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(SimulatedSRAM.scala:119):  READ: addr=0038, raw=f190ef2b, delayed=f190ef2b, waitCycles=0, output=f190ef2b
NOTE(ExtSRAMController.scala:328):  ExtSRAMController: READ_WAIT. SRAM Addr=0x0038, WaitCounter=<null>, AddrPrefetchValid=0
NOTE(ExtSRAMController.scala:348):  ExtSRAMController: Address prefetch at wait_cycle <null> - Next sram_addr 0x003c
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0x00000028) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x00000030 | CMD(v=0, r=0, fire=0, pc=0x00000030) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0x00000030) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x7469ec98
NOTE(dcache2.scala:825):  Refill : 2H : 3H rspWithData: 1
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000006, robFlushCount=00000000, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=07, oldPhysDest=p10, allocatesPhysDest=0) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000030, onReq=0x00000030) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0x00000028, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0x00000028) | REDIRECT(Soft=0, Hard=0, Target=0x00000028) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(ExtSRAMController.scala:373):  ExtSRAMController: READ_RESPONSE. ID=0, Data=0xf190ef2b, BurstCountRem=002, Resp=0, Last=0
NOTE(ExtSRAMController.scala:387):  ExtSRAMController: R Fire. Last=0
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0x00000028) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x00000030 | CMD(v=0, r=0, fire=0, pc=0x00000030) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x7469ec98
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000006, robFlushCount=00000000, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=07, oldPhysDest=p10, allocatesPhysDest=0) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000030, onReq=0x00000030) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0x00000028, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0x00000028) | REDIRECT(Soft=0, Hard=0, Target=0x00000028) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(SimulatedSRAM.scala:119):  READ: addr=003c, raw=5d8cb576, delayed=5d8cb576, waitCycles=0, output=5d8cb576
NOTE(ExtSRAMController.scala:312):  ExtSRAMController: READ_SETUP. SRAM Addr=0x003c, BurstCountRem=001
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0x00000028) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:197):  [IFU] DCache response REDO: data=0x00000000 - will retry
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x00000030 | CMD(v=0, r=0, fire=0, pc=0x00000030) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x7469ec98
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000006, robFlushCount=00000000, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=07, oldPhysDest=p10, allocatesPhysDest=0) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000030, onReq=0x00000030) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0x00000028, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0x00000028) | REDIRECT(Soft=0, Hard=0, Target=0x00000028) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(SimulatedSRAM.scala:119):  READ: addr=003c, raw=5d8cb576, delayed=5d8cb576, waitCycles=0, output=5d8cb576
NOTE(ExtSRAMController.scala:328):  ExtSRAMController: READ_WAIT. SRAM Addr=0x003c, WaitCounter=<null>, AddrPrefetchValid=0
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0x00000028) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x00000030 | CMD(v=0, r=0, fire=0, pc=0x00000030) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0x00000030) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x7469ec98
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000006, robFlushCount=00000000, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=07, oldPhysDest=p10, allocatesPhysDest=0) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000030, onReq=0x00000030) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0x00000028, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0x00000028) | REDIRECT(Soft=0, Hard=0, Target=0x00000028) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(ExtSRAMController.scala:373):  ExtSRAMController: READ_RESPONSE. ID=0, Data=0x5d8cb576, BurstCountRem=001, Resp=0, Last=1
NOTE(ExtSRAMController.scala:387):  ExtSRAMController: R Fire. Last=1
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0x00000028) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x00000030 | CMD(v=0, r=0, fire=0, pc=0x00000030) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x7469ec98
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000006, robFlushCount=00000000, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=07, oldPhysDest=p10, allocatesPhysDest=0) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000030, onReq=0x00000030) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0x00000028, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0x00000028) | REDIRECT(Soft=0, Hard=0, Target=0x00000028) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0x00000028) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:197):  [IFU] DCache response REDO: data=0x5f4ace50 - will retry
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x00000030 | CMD(v=0, r=0, fire=0, pc=0x00000030) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x5f4ace50, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x7469ec98
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000006, robFlushCount=00000000, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=07, oldPhysDest=p10, allocatesPhysDest=0) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000030, onReq=0x00000030) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0x00000028, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0x00000028) | REDIRECT(Soft=0, Hard=0, Target=0x00000028) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0x00000028) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x00000030 | CMD(v=0, r=0, fire=0, pc=0x00000030) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0x00000030) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x7469ec98
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000006, robFlushCount=00000000, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=07, oldPhysDest=p10, allocatesPhysDest=0) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000030, onReq=0x00000030) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0x00000028, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0x00000028) | REDIRECT(Soft=0, Hard=0, Target=0x00000028) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0x00000028) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x00000030 | CMD(v=0, r=0, fire=0, pc=0x00000030) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x7469ec98
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000006, robFlushCount=00000000, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=07, oldPhysDest=p10, allocatesPhysDest=0) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000030, onReq=0x00000030) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0x00000028, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0x00000028) | REDIRECT(Soft=0, Hard=0, Target=0x00000028) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0x00000028) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:195):  [IFU] DCache response processed: chunkIdx=0, data=0x5f4ace50, mask=0
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x00000030 | CMD(v=0, r=0, fire=0, pc=0x00000030) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x5f4ace50, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x7469ec98
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000006, robFlushCount=00000000, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=07, oldPhysDest=p10, allocatesPhysDest=0) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000030, onReq=0x00000030) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0x00000028, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0x00000028) | REDIRECT(Soft=0, Hard=0, Target=0x00000028) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0x00000028) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x00000030 | CMD(v=0, r=0, fire=0, pc=0x00000030) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0x00000034) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=1, allChunksReceived=0) | INSTR0=0x5f4ace50
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000006, robFlushCount=00000000, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=07, oldPhysDest=p10, allocatesPhysDest=0) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000030, onReq=0x00000030) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0x00000028, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0x00000028) | REDIRECT(Soft=0, Hard=0, Target=0x00000028) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0x00000028) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x00000030 | CMD(v=0, r=0, fire=0, pc=0x00000030) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=1, allChunksReceived=0) | INSTR0=0x5f4ace50
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000006, robFlushCount=00000000, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=07, oldPhysDest=p10, allocatesPhysDest=0) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000030, onReq=0x00000030) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0x00000028, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0x00000028) | REDIRECT(Soft=0, Hard=0, Target=0x00000028) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0x00000028) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:195):  [IFU] DCache response processed: chunkIdx=1, data=0xe67c3329, mask=1
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x00000030 | CMD(v=0, r=0, fire=0, pc=0x00000030) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0xe67c3329, fault=0) | STATE(fsm=<null>, inflight=1, mask=1, allChunksReceived=0) | INSTR0=0x5f4ace50
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000006, robFlushCount=00000000, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=07, oldPhysDest=p10, allocatesPhysDest=0) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000030, onReq=0x00000030) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0x00000028, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0x00000028) | REDIRECT(Soft=0, Hard=0, Target=0x00000028) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0x00000028) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x00000030 | CMD(v=0, r=0, fire=0, pc=0x00000030) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=3, allChunksReceived=1) | INSTR0=0x5f4ace50
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000006, robFlushCount=00000000, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=07, oldPhysDest=p10, allocatesPhysDest=0) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000030, onReq=0x00000030) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0x00000028, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0x00000028) | REDIRECT(Soft=0, Hard=0, Target=0x00000028) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0x00000028) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x00000030 | CMD(v=0, r=0, fire=0, pc=0x00000030) | RSP(v=1, r=1, fire=1, pc=0x00000030) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=3, allChunksReceived=1) | INSTR0=0x5f4ace50
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000006, robFlushCount=00000000, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=07, oldPhysDest=p10, allocatesPhysDest=0) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000030, onReq=0x00000030) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0x00000028, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0x00000028) | REDIRECT(Soft=0, Hard=0, Target=0x00000028) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0x00000028) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x00000030 | CMD(v=0, r=1, fire=0, pc=0x00000030) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x5f4ace50
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000006, robFlushCount=00000000, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=07, oldPhysDest=p10, allocatesPhysDest=0) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000030, onReq=0x00000030) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0x00000028, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0x00000028) | REDIRECT(Soft=0, Hard=0, Target=0x00000028) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=1, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=1) | Output(v=0, r=1, fire=0) | Payload(pc=0x00000028) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x00000030 | CMD(v=0, r=1, fire=0, pc=0x00000030) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x5f4ace50
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000006, robFlushCount=00000000, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=07, oldPhysDest=p10, allocatesPhysDest=0) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000030, onReq=0x00000030) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0x00000028, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0x00000028) | REDIRECT(Soft=0, Hard=0, Target=0x00000028) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=1, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=1, bufV=1, idx=0) | Input(fire=0) | Output(v=1, r=1, fire=1) | Payload(pc=0x00000030) | Control(mask=1, isLast=0, canAdv=1) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x00000030 | CMD(v=0, r=1, fire=0, pc=0x00000030) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x5f4ace50
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000006, robFlushCount=00000000, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=07, oldPhysDest=p10, allocatesPhysDest=0) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000030, onReq=0x00000030) | REQ(fire=0) | UNPACKED(valid=1, fire=1, pc=0x00000030, isJmp=0, isBranch=1, isIdle=0) | FILTERED(valid=1, fire=1) | BPU(QueryFire=1, RspValid=0, RspTaken=0) | JUMP(do=0, target=0x00000030) | REDIRECT(Soft=0, Hard=0, Target=0x00000030) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=1, fin=0) | FIFOS(rsp=0, out=0)
NOTE(SimpleFetchPipelinePlugin.scala:211):  [FSM] WAITING->UPDATE_PC: Unpacker finished (alternative path)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=1, bufV=1, idx=1) | Input(fire=0) | Output(v=1, r=1, fire=1) | Payload(pc=0x00000034) | Control(mask=1, isLast=1, canAdv=1) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x00000030 | CMD(v=0, r=1, fire=0, pc=0x00000030) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x5f4ace50
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000006, robFlushCount=00000000, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=07, oldPhysDest=p10, allocatesPhysDest=0) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000030, onReq=0x00000030) | REQ(fire=0) | UNPACKED(valid=1, fire=1, pc=0x00000034, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=1, fire=1) | BPU(QueryFire=0, RspValid=1, RspTaken=0) | JUMP(do=0, target=0x00000034) | REDIRECT(Soft=0, Hard=0, Target=0x00000034) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=1, fin=0) | FIFOS(rsp=0, out=1)
NOTE(SimpleFetchPipelinePlugin.scala:222):  [FSM] UPDATE_PC: Normal PC update from 0x00000030 to 0x00000038
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0x00000030) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x00000030 | CMD(v=1, r=1, fire=1, pc=0x00000038) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x5f4ace50
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000006, robFlushCount=00000000, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=07, oldPhysDest=p10, allocatesPhysDest=0) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000038, onReq=0x00000030) | REQ(fire=1) | UNPACKED(valid=0, fire=0, pc=0x00000030, isJmp=0, isBranch=1, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0x00000030) | REDIRECT(Soft=0, Hard=0, Target=0x00000030) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=1) | FIFOS(rsp=0, out=2)
NOTE(SimpleFetchPipelinePlugin.scala:193):  [FSM] IDLE->WAITING: IFU cmd fired, pcOnRequest=0x00000038
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0x00000030) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x00000038 | CMD(v=0, r=0, fire=0, pc=0x00000038) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0x00000038) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x5f4ace50
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CheckpointManagerPlugin.scala:100):  [CheckpointManager] Checkpoint saved - captured REAL RAT and FreeList state (single-cycle)
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000006, robFlushCount=00000000, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=07, oldPhysDest=p10, allocatesPhysDest=0) commitAck=0
NOTE(RenamePlugin.scala:126):  [RENAME] Triggering Checkpoint SAVE due to branch instruction in current batch.
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=1, decodedUopsIn(0).isValid=1
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=1, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(CpuFullSpec.scala:1931):  [CHECKPOINT] Save checkpoint triggered
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000038, onReq=0x00000038) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0x00000030, isJmp=0, isBranch=1, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0x00000030) | REDIRECT(Soft=0, Hard=0, Target=0x00000030) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=1)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0x00000030) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x00000038 | CMD(v=0, r=0, fire=0, pc=0x00000038) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x5f4ace50
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000006, robFlushCount=00000000, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=07, oldPhysDest=p10, allocatesPhysDest=0) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=1, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=1, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(RobAllocPlugin.scala:70):  RobAllocPlugin(s2): STAGE_VALID. isFiring=1, uopValid=1, uopPC=00000030
NOTE(RobAllocPlugin.scala:71):    IN:  renamedUopIn.robPtr = 1a
NOTE(RobAllocPlugin.scala:72):    ROB: robAllocPort.robPtr = 06
NOTE(RobAllocPlugin.scala:73):    OUT: Driving uopOut.robPtr with 06
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000038, onReq=0x00000038) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0x00000030, isJmp=0, isBranch=1, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0x00000030) | REDIRECT(Soft=0, Hard=0, Target=0x00000030) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0x00000030) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(IssueQueueComponent.scala:104):  BranchEU_IQ-1: ALLOCATED entry at index 0, RobPtr=06, PhysDest=00, WritesPhys=0, Src1Ready=1, Src2Ready=1
NOTE(InstructionFetchUnit.scala:195):  [IFU] DCache response processed: chunkIdx=0, data=0xf190ef2b, mask=0
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x00000038 | CMD(v=0, r=0, fire=0, pc=0x00000038) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0xf190ef2b, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x5f4ace50
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000006, robFlushCount=00000000, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=06, oldPhysDest=p00, allocatesPhysDest=0) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(RobAllocPlugin.scala:70):  RobAllocPlugin(s2): STAGE_VALID. isFiring=1, uopValid=0, uopPC=00000034
NOTE(RobAllocPlugin.scala:71):    IN:  renamedUopIn.robPtr = 1a
NOTE(RobAllocPlugin.scala:72):    ROB: robAllocPort.robPtr = 07
NOTE(RobAllocPlugin.scala:73):    OUT: Driving uopOut.robPtr with 07
NOTE(DispatchPlugin.scala:71):  DispatchPlugin: Firing robPtr=06 (UopCode=BRANCH     ), s1_ready=1, s2_ready=1
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000038, onReq=0x00000038) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0x00000030, isJmp=0, isBranch=1, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0x00000030) | REDIRECT(Soft=0, Hard=0, Target=0x00000030) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0x00000030) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(IssueQueueComponent.scala:67):  BranchEU_IQ-1: ISSUED entry at index 0, RobPtr=06, PhysDest=00, WritesPhys=0, Src1Ready=1, Src2Ready=1
NOTE(IssueQueueComponent.scala:190):  BranchEU_IQ-1: STATUS - ValidCount=01, CanAccept=1, CanIssue=1
NOTE(IssueQueueComponent.scala:199):  BranchEU_IQ-1: ENTRY[0] - RobPtr=06, PhysDest=00, UseSrc1=1, Src1Tag=12, Src1Ready=1, UseSrc2=1, Src2Tag=10, Src2Ready=1
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x00000038 | CMD(v=0, r=0, fire=0, pc=0x00000038) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0x0000003c) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=1, allChunksReceived=0) | INSTR0=0xf190ef2b
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000006, robFlushCount=00000000, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=06, oldPhysDest=p00, allocatesPhysDest=0) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(LinkerPlugin.scala:124):  LinkerPlugin-Trace: Firing from IQ 'BranchEU_IQ-1' to EU 'BranchEU'. RobPtr=06
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BranchEuPlugin.scala:75):  [BranchEU-S0] DISPATCH: PC=0x00000030, branchCtrl.condition=NE         
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000038, onReq=0x00000038) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0x00000030, isJmp=0, isBranch=1, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0x00000030) | REDIRECT(Soft=0, Hard=0, Target=0x00000030) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0x00000030) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=1)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x00000038 | CMD(v=0, r=0, fire=0, pc=0x00000038) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=1, allChunksReceived=0) | INSTR0=0xf190ef2b
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CheckpointManagerPlugin.scala:115):  [CheckpointManager] Checkpoint restored - restored REAL state (single-cycle)
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=1, ROB_Flush_Reason=2, Restore_Checkpoint_Trigger=1, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000006, robFlushCount=00000000, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=06, oldPhysDest=p00, allocatesPhysDest=0) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(CpuFullSpec.scala:1934):  [CHECKPOINT] Restore checkpoint triggered due to ROB flush
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BranchEuPlugin.scala:85):  [BranchEU-S1] RESOLVE START: PC=0x00000030, useSrc1=1, useSrc2=1, src1Tag=12, src2Tag=10
NOTE(BranchEuPlugin.scala:115):  [BranchEU-S1] CONDITION: src1Data=0xc6e97711, src2Data=0xa1d06260, condition=NE         , branchTaken=1
NOTE(BranchEuPlugin.scala:185):  [BranchEU-S1] PREDICTION: wasPredicted=0, predictedTaken=0, actuallyTaken=1, finalTarget=0xffff4afc, predictionCorrect=0
NOTE(BranchEuPlugin.scala:209):  [BranchEU-S1] RESULT: euResult.valid=1, writesToPreg=0, data=0xffff4afc
NOTE(BranchEuPlugin.scala:240):  [BranchEU-S1] MISPREDICTION DETECTED: Flushing ROB from robPtr=07, targetPC=0xffff4afc
NOTE(BranchEuPlugin.scala:241):  [BranchEU-S1] DEBUG: ROB flush valid=1
NOTE(BranchEuPlugin.scala:246):  [BranchEU-S1] FETCH REDIRECT: Redirecting fetch to 0xffff4afc
NOTE(BranchEuPlugin.scala:247):  [BranchEU-S1] REDIRECT DEBUG: valid=1, payload=0xffff4afc
NOTE(EuBasePlugin.scala:206):  EUBase (BranchEU): Result valid, writesToPreg=0, hasException=0, executionCompletes=1, completesSuccessfully=1
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:153):  [FETCH-PLUGIN] Taken hard redirect to 0xffff4afc
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0x00000038, onReq=0x00000038) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0x00000030, isJmp=0, isBranch=1, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0x00000030) | REDIRECT(Soft=0, Hard=1, Target=0x00000030) | FLUSH(needs=1, outFifo=1) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(PhysicalRegFile.scala:107):  [PRegPlugin] PRF Port 12 read c6e97711
NOTE(PhysicalRegFile.scala:107):  [PRegPlugin] PRF Port 10 read a1d06260
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0x00000030) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0x00000038 | CMD(v=1, r=1, fire=1, pc=0xffff4afc) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x5d8cb576, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xf190ef2b
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000006, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=06, oldPhysDest=p00, allocatesPhysDest=0) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4afc, onReq=0x00000038) | REQ(fire=1) | UNPACKED(valid=0, fire=0, pc=0x00000030, isJmp=0, isBranch=1, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=1) | JUMP(do=0, target=0x00000030) | REDIRECT(Soft=0, Hard=0, Target=0x00000030) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(SimpleFetchPipelinePlugin.scala:193):  [FSM] IDLE->WAITING: IFU cmd fired, pcOnRequest=0xffff4afc
COMMIT: PC=0x30
IDLE test commit 7: GARBAGE@0x30 (SHOULD NOT BE COMMITTED)
 BUG DETECTED: Committed instruction at PC=0x30 after IDLE!
This indicates that the IDLE instruction did not properly stop the CPU
or flush speculative instructions from the pipeline.
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0x00000030) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4afc | CMD(v=0, r=0, fire=0, pc=0xffff4afc) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0xffff4af8) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xf190ef2b
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=1, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000006, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=1, canCommit=1, doCommit=1, robPtr=06, oldPhysDest=p00, allocatesPhysDest=0) commitAck=1
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4afc, onReq=0xffff4afc) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0x00000030, isJmp=0, isBranch=1, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0x00000030) | REDIRECT(Soft=0, Hard=0, Target=0x00000030) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0x00000030) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4afc | CMD(v=0, r=0, fire=0, pc=0xffff4afc) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0xf190ef2b
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=1, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4afc, onReq=0xffff4afc) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0x00000030, isJmp=0, isBranch=1, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0x00000030) | REDIRECT(Soft=0, Hard=0, Target=0x00000030) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0x00000030) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:197):  [IFU] DCache response REDO: data=0x00000000 - will retry
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4afc | CMD(v=0, r=0, fire=0, pc=0xffff4afc) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0xf190ef2b
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4afc, onReq=0xffff4afc) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0x00000030, isJmp=0, isBranch=1, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0x00000030) | REDIRECT(Soft=0, Hard=0, Target=0x00000030) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0x00000030) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4afc | CMD(v=0, r=0, fire=0, pc=0xffff4afc) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0xffff4af8) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xf190ef2b
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4afc, onReq=0xffff4afc) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0x00000030, isJmp=0, isBranch=1, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0x00000030) | REDIRECT(Soft=0, Hard=0, Target=0x00000030) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(ExtSRAMController.scala:177):  ExtSRAMController: AR Fire. Addr=0xffff4af0, ID=0, Len=03, Burst=1, Size=2
NOTE(ExtSRAMController.scala:203):  ExtSRAMController: AR Error - Address out of bounds. SRAM Addr=0xffff4af0, End Addr=0xffff4afc, SRAM Size=0x16384
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0x00000030) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4afc | CMD(v=0, r=0, fire=0, pc=0xffff4afc) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0xf190ef2b
NOTE(dcache2.scala:825):  Refill : 0H : 3H rspWithData: 1
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4afc, onReq=0xffff4afc) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0x00000030, isJmp=0, isBranch=1, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0x00000030) | REDIRECT(Soft=0, Hard=0, Target=0x00000030) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(ExtSRAMController.scala:413):  ExtSRAMController: READ_RESPONSE_ERROR. ID=0, BurstCountRem=004, Resp=2, Last=0
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0x00000030) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:197):  [IFU] DCache response REDO: data=0x00000000 - will retry
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4afc | CMD(v=0, r=0, fire=0, pc=0xffff4afc) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0xf190ef2b
NOTE(dcache2.scala:825):  Refill : 1H : 3H rspWithData: 1
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4afc, onReq=0xffff4afc) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0x00000030, isJmp=0, isBranch=1, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0x00000030) | REDIRECT(Soft=0, Hard=0, Target=0x00000030) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(ExtSRAMController.scala:413):  ExtSRAMController: READ_RESPONSE_ERROR. ID=0, BurstCountRem=003, Resp=2, Last=0
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0x00000030) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4afc | CMD(v=0, r=0, fire=0, pc=0xffff4afc) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0xffff4af8) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xf190ef2b
NOTE(dcache2.scala:825):  Refill : 2H : 3H rspWithData: 1
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4afc, onReq=0xffff4afc) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0x00000030, isJmp=0, isBranch=1, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0x00000030) | REDIRECT(Soft=0, Hard=0, Target=0x00000030) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(ExtSRAMController.scala:413):  ExtSRAMController: READ_RESPONSE_ERROR. ID=0, BurstCountRem=002, Resp=2, Last=0
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0x00000030) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4afc | CMD(v=0, r=0, fire=0, pc=0xffff4afc) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0xf190ef2b
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4afc, onReq=0xffff4afc) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0x00000030, isJmp=0, isBranch=1, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0x00000030) | REDIRECT(Soft=0, Hard=0, Target=0x00000030) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(ExtSRAMController.scala:413):  ExtSRAMController: READ_RESPONSE_ERROR. ID=0, BurstCountRem=001, Resp=2, Last=1
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0x00000030) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:197):  [IFU] DCache response REDO: data=0x00000000 - will retry
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4afc | CMD(v=0, r=0, fire=0, pc=0xffff4afc) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0xf190ef2b
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4afc, onReq=0xffff4afc) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0x00000030, isJmp=0, isBranch=1, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0x00000030) | REDIRECT(Soft=0, Hard=0, Target=0x00000030) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0x00000030) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4afc | CMD(v=0, r=0, fire=0, pc=0xffff4afc) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0xffff4af8) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0xf190ef2b
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4afc, onReq=0xffff4afc) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0x00000030, isJmp=0, isBranch=1, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0x00000030) | REDIRECT(Soft=0, Hard=0, Target=0x00000030) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0x00000030) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4afc | CMD(v=0, r=0, fire=0, pc=0xffff4afc) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0xf190ef2b
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4afc, onReq=0xffff4afc) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0x00000030, isJmp=0, isBranch=1, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0x00000030) | REDIRECT(Soft=0, Hard=0, Target=0x00000030) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0x00000030) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:195):  [IFU] DCache response processed: chunkIdx=0, data=0x00000000, mask=0
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4afc | CMD(v=0, r=0, fire=0, pc=0xffff4afc) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=1) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0xf190ef2b
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4afc, onReq=0xffff4afc) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0x00000030, isJmp=0, isBranch=1, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0x00000030) | REDIRECT(Soft=0, Hard=0, Target=0x00000030) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0x00000030) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4afc | CMD(v=0, r=0, fire=0, pc=0xffff4afc) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0xffff4afc) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=1, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4afc, onReq=0xffff4afc) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0x00000030, isJmp=0, isBranch=1, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0x00000030) | REDIRECT(Soft=0, Hard=0, Target=0x00000030) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0x00000030) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4afc | CMD(v=0, r=0, fire=0, pc=0xffff4afc) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=1, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4afc, onReq=0xffff4afc) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0x00000030, isJmp=0, isBranch=1, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0x00000030) | REDIRECT(Soft=0, Hard=0, Target=0x00000030) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0x00000030) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:195):  [IFU] DCache response processed: chunkIdx=1, data=0x00000000, mask=1
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4afc | CMD(v=0, r=0, fire=0, pc=0xffff4afc) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=1) | STATE(fsm=<null>, inflight=1, mask=1, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4afc, onReq=0xffff4afc) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0x00000030, isJmp=0, isBranch=1, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0x00000030) | REDIRECT(Soft=0, Hard=0, Target=0x00000030) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0x00000030) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4afc | CMD(v=0, r=0, fire=0, pc=0xffff4afc) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=3, allChunksReceived=1) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4afc, onReq=0xffff4afc) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0x00000030, isJmp=0, isBranch=1, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0x00000030) | REDIRECT(Soft=0, Hard=0, Target=0x00000030) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0x00000030) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4afc | CMD(v=0, r=0, fire=0, pc=0xffff4afc) | RSP(v=1, r=1, fire=1, pc=0xffff4af8) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=3, allChunksReceived=1) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4afc, onReq=0xffff4afc) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0x00000030, isJmp=0, isBranch=1, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0x00000030) | REDIRECT(Soft=0, Hard=0, Target=0x00000030) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0x00000030) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4afc | CMD(v=0, r=1, fire=0, pc=0xffff4afc) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4afc, onReq=0xffff4afc) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0x00000030, isJmp=0, isBranch=1, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0x00000030) | REDIRECT(Soft=0, Hard=0, Target=0x00000030) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=1, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=1) | Output(v=0, r=1, fire=0) | Payload(pc=0x00000030) | Control(mask=1, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4afc | CMD(v=0, r=1, fire=0, pc=0xffff4afc) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4afc, onReq=0xffff4afc) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0x00000030, isJmp=0, isBranch=1, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0x00000030) | REDIRECT(Soft=0, Hard=0, Target=0x00000030) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=1, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=1, bufV=1, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4af8) | Control(mask=0, isLast=0, canAdv=1) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4afc | CMD(v=0, r=1, fire=0, pc=0xffff4afc) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4afc, onReq=0xffff4afc) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4af8, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4af8) | REDIRECT(Soft=0, Hard=0, Target=0xffff4af8) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=1, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=1, bufV=1, idx=1) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4afc) | Control(mask=0, isLast=1, canAdv=1) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4afc | CMD(v=0, r=1, fire=0, pc=0xffff4afc) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4afc, onReq=0xffff4afc) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4afc, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4afc) | REDIRECT(Soft=0, Hard=0, Target=0xffff4afc) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=1, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4af8) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4afc | CMD(v=0, r=1, fire=0, pc=0xffff4afc) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4afc, onReq=0xffff4afc) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4af8, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4af8) | REDIRECT(Soft=0, Hard=0, Target=0xffff4af8) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=1) | FIFOS(rsp=0, out=0)
NOTE(SimpleFetchPipelinePlugin.scala:215):  [FSM] WAITING->UPDATE_PC: Unpacker finished
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4af8) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4afc | CMD(v=0, r=1, fire=0, pc=0xffff4afc) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4afc, onReq=0xffff4afc) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4af8, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4af8) | REDIRECT(Soft=0, Hard=0, Target=0xffff4af8) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(SimpleFetchPipelinePlugin.scala:222):  [FSM] UPDATE_PC: Normal PC update from 0xffff4afc to 0xffff4b04
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4af8) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4afc | CMD(v=1, r=1, fire=1, pc=0xffff4b04) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b04, onReq=0xffff4afc) | REQ(fire=1) | UNPACKED(valid=0, fire=0, pc=0xffff4af8, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4af8) | REDIRECT(Soft=0, Hard=0, Target=0xffff4af8) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(SimpleFetchPipelinePlugin.scala:193):  [FSM] IDLE->WAITING: IFU cmd fired, pcOnRequest=0xffff4b04
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4af8) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b04 | CMD(v=0, r=0, fire=0, pc=0xffff4b04) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0xffff4b00) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b04, onReq=0xffff4b04) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4af8, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4af8) | REDIRECT(Soft=0, Hard=0, Target=0xffff4af8) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4af8) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b04 | CMD(v=0, r=0, fire=0, pc=0xffff4b04) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b04, onReq=0xffff4b04) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4af8, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4af8) | REDIRECT(Soft=0, Hard=0, Target=0xffff4af8) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4af8) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:197):  [IFU] DCache response REDO: data=0x00000000 - will retry
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b04 | CMD(v=0, r=0, fire=0, pc=0xffff4b04) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b04, onReq=0xffff4b04) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4af8, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4af8) | REDIRECT(Soft=0, Hard=0, Target=0xffff4af8) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4af8) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b04 | CMD(v=0, r=0, fire=0, pc=0xffff4b04) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0xffff4b00) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b04, onReq=0xffff4b04) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4af8, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4af8) | REDIRECT(Soft=0, Hard=0, Target=0xffff4af8) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(ExtSRAMController.scala:177):  ExtSRAMController: AR Fire. Addr=0xffff4b00, ID=0, Len=03, Burst=1, Size=2
NOTE(ExtSRAMController.scala:203):  ExtSRAMController: AR Error - Address out of bounds. SRAM Addr=0xffff4b00, End Addr=0xffff4b0c, SRAM Size=0x16384
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4af8) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b04 | CMD(v=0, r=0, fire=0, pc=0xffff4b04) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(dcache2.scala:825):  Refill : 0H : 3H rspWithData: 1
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b04, onReq=0xffff4b04) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4af8, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4af8) | REDIRECT(Soft=0, Hard=0, Target=0xffff4af8) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(ExtSRAMController.scala:413):  ExtSRAMController: READ_RESPONSE_ERROR. ID=0, BurstCountRem=004, Resp=2, Last=0
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4af8) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:197):  [IFU] DCache response REDO: data=0x00000000 - will retry
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b04 | CMD(v=0, r=0, fire=0, pc=0xffff4b04) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(dcache2.scala:825):  Refill : 1H : 3H rspWithData: 1
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b04, onReq=0xffff4b04) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4af8, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4af8) | REDIRECT(Soft=0, Hard=0, Target=0xffff4af8) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(ExtSRAMController.scala:413):  ExtSRAMController: READ_RESPONSE_ERROR. ID=0, BurstCountRem=003, Resp=2, Last=0
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4af8) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b04 | CMD(v=0, r=0, fire=0, pc=0xffff4b04) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0xffff4b00) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(dcache2.scala:825):  Refill : 2H : 3H rspWithData: 1
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b04, onReq=0xffff4b04) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4af8, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4af8) | REDIRECT(Soft=0, Hard=0, Target=0xffff4af8) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(ExtSRAMController.scala:413):  ExtSRAMController: READ_RESPONSE_ERROR. ID=0, BurstCountRem=002, Resp=2, Last=0
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4af8) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b04 | CMD(v=0, r=0, fire=0, pc=0xffff4b04) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b04, onReq=0xffff4b04) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4af8, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4af8) | REDIRECT(Soft=0, Hard=0, Target=0xffff4af8) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(ExtSRAMController.scala:413):  ExtSRAMController: READ_RESPONSE_ERROR. ID=0, BurstCountRem=001, Resp=2, Last=1
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4af8) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:197):  [IFU] DCache response REDO: data=0x00000000 - will retry
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b04 | CMD(v=0, r=0, fire=0, pc=0xffff4b04) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b04, onReq=0xffff4b04) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4af8, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4af8) | REDIRECT(Soft=0, Hard=0, Target=0xffff4af8) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4af8) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b04 | CMD(v=0, r=0, fire=0, pc=0xffff4b04) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0xffff4b00) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b04, onReq=0xffff4b04) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4af8, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4af8) | REDIRECT(Soft=0, Hard=0, Target=0xffff4af8) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4af8) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b04 | CMD(v=0, r=0, fire=0, pc=0xffff4b04) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b04, onReq=0xffff4b04) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4af8, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4af8) | REDIRECT(Soft=0, Hard=0, Target=0xffff4af8) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4af8) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:195):  [IFU] DCache response processed: chunkIdx=0, data=0x00000000, mask=0
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b04 | CMD(v=0, r=0, fire=0, pc=0xffff4b04) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=1) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b04, onReq=0xffff4b04) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4af8, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4af8) | REDIRECT(Soft=0, Hard=0, Target=0xffff4af8) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4af8) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b04 | CMD(v=0, r=0, fire=0, pc=0xffff4b04) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0xffff4b04) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=1, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b04, onReq=0xffff4b04) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4af8, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4af8) | REDIRECT(Soft=0, Hard=0, Target=0xffff4af8) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4af8) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b04 | CMD(v=0, r=0, fire=0, pc=0xffff4b04) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=1, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b04, onReq=0xffff4b04) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4af8, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4af8) | REDIRECT(Soft=0, Hard=0, Target=0xffff4af8) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4af8) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:195):  [IFU] DCache response processed: chunkIdx=1, data=0x00000000, mask=1
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b04 | CMD(v=0, r=0, fire=0, pc=0xffff4b04) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=1) | STATE(fsm=<null>, inflight=1, mask=1, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b04, onReq=0xffff4b04) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4af8, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4af8) | REDIRECT(Soft=0, Hard=0, Target=0xffff4af8) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4af8) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b04 | CMD(v=0, r=0, fire=0, pc=0xffff4b04) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=3, allChunksReceived=1) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b04, onReq=0xffff4b04) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4af8, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4af8) | REDIRECT(Soft=0, Hard=0, Target=0xffff4af8) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4af8) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b04 | CMD(v=0, r=0, fire=0, pc=0xffff4b04) | RSP(v=1, r=1, fire=1, pc=0xffff4b00) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=3, allChunksReceived=1) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b04, onReq=0xffff4b04) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4af8, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4af8) | REDIRECT(Soft=0, Hard=0, Target=0xffff4af8) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4af8) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b04 | CMD(v=0, r=1, fire=0, pc=0xffff4b04) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b04, onReq=0xffff4b04) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4af8, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4af8) | REDIRECT(Soft=0, Hard=0, Target=0xffff4af8) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=1, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=1) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4af8) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b04 | CMD(v=0, r=1, fire=0, pc=0xffff4b04) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b04, onReq=0xffff4b04) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4af8, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4af8) | REDIRECT(Soft=0, Hard=0, Target=0xffff4af8) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=1, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=1, bufV=1, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b00) | Control(mask=0, isLast=0, canAdv=1) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b04 | CMD(v=0, r=1, fire=0, pc=0xffff4b04) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b04, onReq=0xffff4b04) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b00, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b00) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b00) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=1, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=1, bufV=1, idx=1) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b04) | Control(mask=0, isLast=1, canAdv=1) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b04 | CMD(v=0, r=1, fire=0, pc=0xffff4b04) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b04, onReq=0xffff4b04) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b04, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b04) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b04) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=1, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b00) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b04 | CMD(v=0, r=1, fire=0, pc=0xffff4b04) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b04, onReq=0xffff4b04) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b00, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b00) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b00) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=1) | FIFOS(rsp=0, out=0)
NOTE(SimpleFetchPipelinePlugin.scala:215):  [FSM] WAITING->UPDATE_PC: Unpacker finished
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b00) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b04 | CMD(v=0, r=1, fire=0, pc=0xffff4b04) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b04, onReq=0xffff4b04) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b00, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b00) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b00) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(SimpleFetchPipelinePlugin.scala:222):  [FSM] UPDATE_PC: Normal PC update from 0xffff4b04 to 0xffff4b0c
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b00) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b04 | CMD(v=1, r=1, fire=1, pc=0xffff4b0c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b0c, onReq=0xffff4b04) | REQ(fire=1) | UNPACKED(valid=0, fire=0, pc=0xffff4b00, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b00) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b00) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(SimpleFetchPipelinePlugin.scala:193):  [FSM] IDLE->WAITING: IFU cmd fired, pcOnRequest=0xffff4b0c
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b00) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b0c | CMD(v=0, r=0, fire=0, pc=0xffff4b0c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0xffff4b08) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b0c, onReq=0xffff4b0c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b00, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b00) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b00) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b00) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b0c | CMD(v=0, r=0, fire=0, pc=0xffff4b0c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b0c, onReq=0xffff4b0c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b00, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b00) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b00) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b00) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:195):  [IFU] DCache response processed: chunkIdx=0, data=0x00000000, mask=0
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b0c | CMD(v=0, r=0, fire=0, pc=0xffff4b0c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=1) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b0c, onReq=0xffff4b0c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b00, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b00) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b00) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b00) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b0c | CMD(v=0, r=0, fire=0, pc=0xffff4b0c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0xffff4b0c) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=1, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b0c, onReq=0xffff4b0c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b00, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b00) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b00) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b00) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b0c | CMD(v=0, r=0, fire=0, pc=0xffff4b0c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=1, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b0c, onReq=0xffff4b0c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b00, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b00) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b00) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b00) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:195):  [IFU] DCache response processed: chunkIdx=1, data=0x00000000, mask=1
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b0c | CMD(v=0, r=0, fire=0, pc=0xffff4b0c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=1) | STATE(fsm=<null>, inflight=1, mask=1, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b0c, onReq=0xffff4b0c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b00, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b00) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b00) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b00) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b0c | CMD(v=0, r=0, fire=0, pc=0xffff4b0c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=3, allChunksReceived=1) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b0c, onReq=0xffff4b0c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b00, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b00) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b00) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b00) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b0c | CMD(v=0, r=0, fire=0, pc=0xffff4b0c) | RSP(v=1, r=1, fire=1, pc=0xffff4b08) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=3, allChunksReceived=1) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b0c, onReq=0xffff4b0c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b00, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b00) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b00) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b00) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b0c | CMD(v=0, r=1, fire=0, pc=0xffff4b0c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b0c, onReq=0xffff4b0c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b00, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b00) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b00) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=1, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=1) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b00) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b0c | CMD(v=0, r=1, fire=0, pc=0xffff4b0c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b0c, onReq=0xffff4b0c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b00, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b00) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b00) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=1, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=1, bufV=1, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b08) | Control(mask=0, isLast=0, canAdv=1) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b0c | CMD(v=0, r=1, fire=0, pc=0xffff4b0c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b0c, onReq=0xffff4b0c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b08, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b08) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b08) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=1, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=1, bufV=1, idx=1) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b0c) | Control(mask=0, isLast=1, canAdv=1) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b0c | CMD(v=0, r=1, fire=0, pc=0xffff4b0c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b0c, onReq=0xffff4b0c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b0c, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b0c) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b0c) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=1, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b08) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b0c | CMD(v=0, r=1, fire=0, pc=0xffff4b0c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b0c, onReq=0xffff4b0c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b08, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b08) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b08) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=1) | FIFOS(rsp=0, out=0)
NOTE(SimpleFetchPipelinePlugin.scala:215):  [FSM] WAITING->UPDATE_PC: Unpacker finished
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b08) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b0c | CMD(v=0, r=1, fire=0, pc=0xffff4b0c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b0c, onReq=0xffff4b0c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b08, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b08) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b08) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(SimpleFetchPipelinePlugin.scala:222):  [FSM] UPDATE_PC: Normal PC update from 0xffff4b0c to 0xffff4b14
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b08) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b0c | CMD(v=1, r=1, fire=1, pc=0xffff4b14) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b14, onReq=0xffff4b0c) | REQ(fire=1) | UNPACKED(valid=0, fire=0, pc=0xffff4b08, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b08) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b08) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(SimpleFetchPipelinePlugin.scala:193):  [FSM] IDLE->WAITING: IFU cmd fired, pcOnRequest=0xffff4b14
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b08) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b14 | CMD(v=0, r=0, fire=0, pc=0xffff4b14) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0xffff4b10) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b14, onReq=0xffff4b14) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b08, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b08) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b08) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b08) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b14 | CMD(v=0, r=0, fire=0, pc=0xffff4b14) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b14, onReq=0xffff4b14) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b08, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b08) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b08) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b08) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:197):  [IFU] DCache response REDO: data=0x00000000 - will retry
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b14 | CMD(v=0, r=0, fire=0, pc=0xffff4b14) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b14, onReq=0xffff4b14) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b08, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b08) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b08) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b08) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b14 | CMD(v=0, r=0, fire=0, pc=0xffff4b14) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0xffff4b10) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b14, onReq=0xffff4b14) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b08, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b08) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b08) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(ExtSRAMController.scala:177):  ExtSRAMController: AR Fire. Addr=0xffff4b10, ID=0, Len=03, Burst=1, Size=2
NOTE(ExtSRAMController.scala:203):  ExtSRAMController: AR Error - Address out of bounds. SRAM Addr=0xffff4b10, End Addr=0xffff4b1c, SRAM Size=0x16384
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b08) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b14 | CMD(v=0, r=0, fire=0, pc=0xffff4b14) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(dcache2.scala:825):  Refill : 0H : 3H rspWithData: 1
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b14, onReq=0xffff4b14) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b08, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b08) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b08) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(ExtSRAMController.scala:413):  ExtSRAMController: READ_RESPONSE_ERROR. ID=0, BurstCountRem=004, Resp=2, Last=0
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b08) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:197):  [IFU] DCache response REDO: data=0x00000000 - will retry
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b14 | CMD(v=0, r=0, fire=0, pc=0xffff4b14) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(dcache2.scala:825):  Refill : 1H : 3H rspWithData: 1
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b14, onReq=0xffff4b14) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b08, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b08) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b08) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(ExtSRAMController.scala:413):  ExtSRAMController: READ_RESPONSE_ERROR. ID=0, BurstCountRem=003, Resp=2, Last=0
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b08) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b14 | CMD(v=0, r=0, fire=0, pc=0xffff4b14) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0xffff4b10) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(dcache2.scala:825):  Refill : 2H : 3H rspWithData: 1
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b14, onReq=0xffff4b14) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b08, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b08) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b08) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(ExtSRAMController.scala:413):  ExtSRAMController: READ_RESPONSE_ERROR. ID=0, BurstCountRem=002, Resp=2, Last=0
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b08) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b14 | CMD(v=0, r=0, fire=0, pc=0xffff4b14) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b14, onReq=0xffff4b14) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b08, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b08) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b08) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(ExtSRAMController.scala:413):  ExtSRAMController: READ_RESPONSE_ERROR. ID=0, BurstCountRem=001, Resp=2, Last=1
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b08) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:197):  [IFU] DCache response REDO: data=0x00000000 - will retry
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b14 | CMD(v=0, r=0, fire=0, pc=0xffff4b14) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b14, onReq=0xffff4b14) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b08, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b08) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b08) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b08) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b14 | CMD(v=0, r=0, fire=0, pc=0xffff4b14) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0xffff4b10) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b14, onReq=0xffff4b14) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b08, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b08) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b08) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b08) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b14 | CMD(v=0, r=0, fire=0, pc=0xffff4b14) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b14, onReq=0xffff4b14) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b08, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b08) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b08) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b08) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:195):  [IFU] DCache response processed: chunkIdx=0, data=0x00000000, mask=0
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b14 | CMD(v=0, r=0, fire=0, pc=0xffff4b14) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=1) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b14, onReq=0xffff4b14) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b08, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b08) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b08) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b08) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b14 | CMD(v=0, r=0, fire=0, pc=0xffff4b14) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0xffff4b14) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=1, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b14, onReq=0xffff4b14) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b08, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b08) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b08) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b08) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b14 | CMD(v=0, r=0, fire=0, pc=0xffff4b14) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=1, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b14, onReq=0xffff4b14) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b08, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b08) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b08) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b08) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:195):  [IFU] DCache response processed: chunkIdx=1, data=0x00000000, mask=1
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b14 | CMD(v=0, r=0, fire=0, pc=0xffff4b14) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=1) | STATE(fsm=<null>, inflight=1, mask=1, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b14, onReq=0xffff4b14) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b08, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b08) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b08) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b08) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b14 | CMD(v=0, r=0, fire=0, pc=0xffff4b14) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=3, allChunksReceived=1) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b14, onReq=0xffff4b14) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b08, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b08) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b08) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b08) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b14 | CMD(v=0, r=0, fire=0, pc=0xffff4b14) | RSP(v=1, r=1, fire=1, pc=0xffff4b10) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=3, allChunksReceived=1) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b14, onReq=0xffff4b14) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b08, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b08) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b08) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b08) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b14 | CMD(v=0, r=1, fire=0, pc=0xffff4b14) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b14, onReq=0xffff4b14) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b08, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b08) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b08) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=1, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=1) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b08) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b14 | CMD(v=0, r=1, fire=0, pc=0xffff4b14) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b14, onReq=0xffff4b14) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b08, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b08) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b08) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=1, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=1, bufV=1, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b10) | Control(mask=0, isLast=0, canAdv=1) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b14 | CMD(v=0, r=1, fire=0, pc=0xffff4b14) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b14, onReq=0xffff4b14) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b10, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b10) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b10) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=1, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=1, bufV=1, idx=1) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b14) | Control(mask=0, isLast=1, canAdv=1) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b14 | CMD(v=0, r=1, fire=0, pc=0xffff4b14) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b14, onReq=0xffff4b14) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b14, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b14) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b14) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=1, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b10) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b14 | CMD(v=0, r=1, fire=0, pc=0xffff4b14) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b14, onReq=0xffff4b14) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b10, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b10) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b10) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=1) | FIFOS(rsp=0, out=0)
NOTE(SimpleFetchPipelinePlugin.scala:215):  [FSM] WAITING->UPDATE_PC: Unpacker finished
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b10) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b14 | CMD(v=0, r=1, fire=0, pc=0xffff4b14) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b14, onReq=0xffff4b14) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b10, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b10) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b10) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(SimpleFetchPipelinePlugin.scala:222):  [FSM] UPDATE_PC: Normal PC update from 0xffff4b14 to 0xffff4b1c
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b10) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b14 | CMD(v=1, r=1, fire=1, pc=0xffff4b1c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b1c, onReq=0xffff4b14) | REQ(fire=1) | UNPACKED(valid=0, fire=0, pc=0xffff4b10, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b10) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b10) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(SimpleFetchPipelinePlugin.scala:193):  [FSM] IDLE->WAITING: IFU cmd fired, pcOnRequest=0xffff4b1c
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b10) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b1c | CMD(v=0, r=0, fire=0, pc=0xffff4b1c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0xffff4b18) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b1c, onReq=0xffff4b1c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b10, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b10) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b10) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b10) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b1c | CMD(v=0, r=0, fire=0, pc=0xffff4b1c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b1c, onReq=0xffff4b1c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b10, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b10) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b10) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b10) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:195):  [IFU] DCache response processed: chunkIdx=0, data=0x00000000, mask=0
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b1c | CMD(v=0, r=0, fire=0, pc=0xffff4b1c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=1) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b1c, onReq=0xffff4b1c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b10, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b10) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b10) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b10) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b1c | CMD(v=0, r=0, fire=0, pc=0xffff4b1c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0xffff4b1c) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=1, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b1c, onReq=0xffff4b1c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b10, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b10) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b10) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b10) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b1c | CMD(v=0, r=0, fire=0, pc=0xffff4b1c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=1, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b1c, onReq=0xffff4b1c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b10, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b10) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b10) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b10) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:195):  [IFU] DCache response processed: chunkIdx=1, data=0x00000000, mask=1
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b1c | CMD(v=0, r=0, fire=0, pc=0xffff4b1c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=1) | STATE(fsm=<null>, inflight=1, mask=1, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b1c, onReq=0xffff4b1c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b10, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b10) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b10) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b10) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b1c | CMD(v=0, r=0, fire=0, pc=0xffff4b1c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=3, allChunksReceived=1) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b1c, onReq=0xffff4b1c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b10, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b10) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b10) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b10) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b1c | CMD(v=0, r=0, fire=0, pc=0xffff4b1c) | RSP(v=1, r=1, fire=1, pc=0xffff4b18) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=3, allChunksReceived=1) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b1c, onReq=0xffff4b1c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b10, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b10) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b10) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b10) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b1c | CMD(v=0, r=1, fire=0, pc=0xffff4b1c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b1c, onReq=0xffff4b1c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b10, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b10) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b10) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=1, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=1) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b10) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b1c | CMD(v=0, r=1, fire=0, pc=0xffff4b1c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b1c, onReq=0xffff4b1c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b10, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b10) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b10) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=1, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=1, bufV=1, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b18) | Control(mask=0, isLast=0, canAdv=1) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b1c | CMD(v=0, r=1, fire=0, pc=0xffff4b1c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b1c, onReq=0xffff4b1c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b18, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b18) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b18) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=1, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=1, bufV=1, idx=1) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b1c) | Control(mask=0, isLast=1, canAdv=1) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b1c | CMD(v=0, r=1, fire=0, pc=0xffff4b1c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b1c, onReq=0xffff4b1c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b1c, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b1c) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b1c) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=1, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b18) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b1c | CMD(v=0, r=1, fire=0, pc=0xffff4b1c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b1c, onReq=0xffff4b1c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b18, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b18) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b18) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=1) | FIFOS(rsp=0, out=0)
NOTE(SimpleFetchPipelinePlugin.scala:215):  [FSM] WAITING->UPDATE_PC: Unpacker finished
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b18) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b1c | CMD(v=0, r=1, fire=0, pc=0xffff4b1c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b1c, onReq=0xffff4b1c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b18, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b18) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b18) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(SimpleFetchPipelinePlugin.scala:222):  [FSM] UPDATE_PC: Normal PC update from 0xffff4b1c to 0xffff4b24
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b18) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b1c | CMD(v=1, r=1, fire=1, pc=0xffff4b24) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b24, onReq=0xffff4b1c) | REQ(fire=1) | UNPACKED(valid=0, fire=0, pc=0xffff4b18, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b18) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b18) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(SimpleFetchPipelinePlugin.scala:193):  [FSM] IDLE->WAITING: IFU cmd fired, pcOnRequest=0xffff4b24
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b18) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b24 | CMD(v=0, r=0, fire=0, pc=0xffff4b24) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0xffff4b20) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b24, onReq=0xffff4b24) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b18, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b18) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b18) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b18) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b24 | CMD(v=0, r=0, fire=0, pc=0xffff4b24) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b24, onReq=0xffff4b24) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b18, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b18) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b18) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b18) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:197):  [IFU] DCache response REDO: data=0x00000000 - will retry
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b24 | CMD(v=0, r=0, fire=0, pc=0xffff4b24) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b24, onReq=0xffff4b24) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b18, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b18) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b18) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b18) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b24 | CMD(v=0, r=0, fire=0, pc=0xffff4b24) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0xffff4b20) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b24, onReq=0xffff4b24) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b18, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b18) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b18) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(ExtSRAMController.scala:177):  ExtSRAMController: AR Fire. Addr=0xffff4b20, ID=0, Len=03, Burst=1, Size=2
NOTE(ExtSRAMController.scala:203):  ExtSRAMController: AR Error - Address out of bounds. SRAM Addr=0xffff4b20, End Addr=0xffff4b2c, SRAM Size=0x16384
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b18) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b24 | CMD(v=0, r=0, fire=0, pc=0xffff4b24) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(dcache2.scala:825):  Refill : 0H : 3H rspWithData: 1
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b24, onReq=0xffff4b24) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b18, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b18) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b18) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(ExtSRAMController.scala:413):  ExtSRAMController: READ_RESPONSE_ERROR. ID=0, BurstCountRem=004, Resp=2, Last=0
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b18) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:197):  [IFU] DCache response REDO: data=0x00000000 - will retry
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b24 | CMD(v=0, r=0, fire=0, pc=0xffff4b24) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(dcache2.scala:825):  Refill : 1H : 3H rspWithData: 1
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b24, onReq=0xffff4b24) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b18, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b18) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b18) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(ExtSRAMController.scala:413):  ExtSRAMController: READ_RESPONSE_ERROR. ID=0, BurstCountRem=003, Resp=2, Last=0
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b18) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b24 | CMD(v=0, r=0, fire=0, pc=0xffff4b24) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0xffff4b20) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(dcache2.scala:825):  Refill : 2H : 3H rspWithData: 1
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b24, onReq=0xffff4b24) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b18, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b18) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b18) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(ExtSRAMController.scala:413):  ExtSRAMController: READ_RESPONSE_ERROR. ID=0, BurstCountRem=002, Resp=2, Last=0
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b18) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b24 | CMD(v=0, r=0, fire=0, pc=0xffff4b24) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b24, onReq=0xffff4b24) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b18, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b18) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b18) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(ExtSRAMController.scala:413):  ExtSRAMController: READ_RESPONSE_ERROR. ID=0, BurstCountRem=001, Resp=2, Last=1
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b18) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:197):  [IFU] DCache response REDO: data=0x00000000 - will retry
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b24 | CMD(v=0, r=0, fire=0, pc=0xffff4b24) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b24, onReq=0xffff4b24) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b18, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b18) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b18) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b18) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b24 | CMD(v=0, r=0, fire=0, pc=0xffff4b24) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0xffff4b20) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b24, onReq=0xffff4b24) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b18, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b18) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b18) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b18) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b24 | CMD(v=0, r=0, fire=0, pc=0xffff4b24) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b24, onReq=0xffff4b24) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b18, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b18) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b18) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b18) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:195):  [IFU] DCache response processed: chunkIdx=0, data=0x00000000, mask=0
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b24 | CMD(v=0, r=0, fire=0, pc=0xffff4b24) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=1) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b24, onReq=0xffff4b24) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b18, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b18) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b18) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b18) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b24 | CMD(v=0, r=0, fire=0, pc=0xffff4b24) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0xffff4b24) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=1, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b24, onReq=0xffff4b24) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b18, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b18) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b18) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b18) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b24 | CMD(v=0, r=0, fire=0, pc=0xffff4b24) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=1, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b24, onReq=0xffff4b24) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b18, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b18) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b18) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b18) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:195):  [IFU] DCache response processed: chunkIdx=1, data=0x00000000, mask=1
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b24 | CMD(v=0, r=0, fire=0, pc=0xffff4b24) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=1) | STATE(fsm=<null>, inflight=1, mask=1, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b24, onReq=0xffff4b24) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b18, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b18) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b18) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b18) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b24 | CMD(v=0, r=0, fire=0, pc=0xffff4b24) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=3, allChunksReceived=1) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b24, onReq=0xffff4b24) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b18, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b18) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b18) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b18) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b24 | CMD(v=0, r=0, fire=0, pc=0xffff4b24) | RSP(v=1, r=1, fire=1, pc=0xffff4b20) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=3, allChunksReceived=1) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b24, onReq=0xffff4b24) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b18, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b18) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b18) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b18) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b24 | CMD(v=0, r=1, fire=0, pc=0xffff4b24) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b24, onReq=0xffff4b24) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b18, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b18) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b18) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=1, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=1) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b18) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b24 | CMD(v=0, r=1, fire=0, pc=0xffff4b24) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b24, onReq=0xffff4b24) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b18, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b18) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b18) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=1, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=1, bufV=1, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b20) | Control(mask=0, isLast=0, canAdv=1) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b24 | CMD(v=0, r=1, fire=0, pc=0xffff4b24) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b24, onReq=0xffff4b24) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b20, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b20) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b20) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=1, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=1, bufV=1, idx=1) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b24) | Control(mask=0, isLast=1, canAdv=1) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b24 | CMD(v=0, r=1, fire=0, pc=0xffff4b24) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b24, onReq=0xffff4b24) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b24, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b24) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b24) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=1, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b20) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b24 | CMD(v=0, r=1, fire=0, pc=0xffff4b24) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b24, onReq=0xffff4b24) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b20, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b20) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b20) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=1) | FIFOS(rsp=0, out=0)
NOTE(SimpleFetchPipelinePlugin.scala:215):  [FSM] WAITING->UPDATE_PC: Unpacker finished
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b20) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b24 | CMD(v=0, r=1, fire=0, pc=0xffff4b24) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b24, onReq=0xffff4b24) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b20, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b20) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b20) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(SimpleFetchPipelinePlugin.scala:222):  [FSM] UPDATE_PC: Normal PC update from 0xffff4b24 to 0xffff4b2c
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b20) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b24 | CMD(v=1, r=1, fire=1, pc=0xffff4b2c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b2c, onReq=0xffff4b24) | REQ(fire=1) | UNPACKED(valid=0, fire=0, pc=0xffff4b20, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b20) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b20) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(SimpleFetchPipelinePlugin.scala:193):  [FSM] IDLE->WAITING: IFU cmd fired, pcOnRequest=0xffff4b2c
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b20) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b2c | CMD(v=0, r=0, fire=0, pc=0xffff4b2c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0xffff4b28) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b2c, onReq=0xffff4b2c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b20, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b20) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b20) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b20) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b2c | CMD(v=0, r=0, fire=0, pc=0xffff4b2c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b2c, onReq=0xffff4b2c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b20, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b20) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b20) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b20) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:195):  [IFU] DCache response processed: chunkIdx=0, data=0x00000000, mask=0
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b2c | CMD(v=0, r=0, fire=0, pc=0xffff4b2c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=1) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b2c, onReq=0xffff4b2c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b20, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b20) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b20) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b20) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b2c | CMD(v=0, r=0, fire=0, pc=0xffff4b2c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0xffff4b2c) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=1, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b2c, onReq=0xffff4b2c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b20, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b20) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b20) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b20) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b2c | CMD(v=0, r=0, fire=0, pc=0xffff4b2c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=1, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b2c, onReq=0xffff4b2c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b20, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b20) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b20) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b20) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:195):  [IFU] DCache response processed: chunkIdx=1, data=0x00000000, mask=1
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b2c | CMD(v=0, r=0, fire=0, pc=0xffff4b2c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=1) | STATE(fsm=<null>, inflight=1, mask=1, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b2c, onReq=0xffff4b2c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b20, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b20) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b20) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b20) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b2c | CMD(v=0, r=0, fire=0, pc=0xffff4b2c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=3, allChunksReceived=1) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b2c, onReq=0xffff4b2c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b20, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b20) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b20) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b20) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b2c | CMD(v=0, r=0, fire=0, pc=0xffff4b2c) | RSP(v=1, r=1, fire=1, pc=0xffff4b28) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=3, allChunksReceived=1) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b2c, onReq=0xffff4b2c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b20, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b20) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b20) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b20) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b2c | CMD(v=0, r=1, fire=0, pc=0xffff4b2c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b2c, onReq=0xffff4b2c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b20, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b20) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b20) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=1, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=1) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b20) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b2c | CMD(v=0, r=1, fire=0, pc=0xffff4b2c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b2c, onReq=0xffff4b2c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b20, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b20) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b20) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=1, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=1, bufV=1, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b28) | Control(mask=0, isLast=0, canAdv=1) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b2c | CMD(v=0, r=1, fire=0, pc=0xffff4b2c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b2c, onReq=0xffff4b2c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b28, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b28) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b28) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=1, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=1, bufV=1, idx=1) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b2c) | Control(mask=0, isLast=1, canAdv=1) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b2c | CMD(v=0, r=1, fire=0, pc=0xffff4b2c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b2c, onReq=0xffff4b2c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b2c, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b2c) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b2c) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=1, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b28) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b2c | CMD(v=0, r=1, fire=0, pc=0xffff4b2c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b2c, onReq=0xffff4b2c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b28, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b28) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b28) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=1) | FIFOS(rsp=0, out=0)
NOTE(SimpleFetchPipelinePlugin.scala:215):  [FSM] WAITING->UPDATE_PC: Unpacker finished
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b28) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b2c | CMD(v=0, r=1, fire=0, pc=0xffff4b2c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b2c, onReq=0xffff4b2c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b28, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b28) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b28) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(SimpleFetchPipelinePlugin.scala:222):  [FSM] UPDATE_PC: Normal PC update from 0xffff4b2c to 0xffff4b34
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b28) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b2c | CMD(v=1, r=1, fire=1, pc=0xffff4b34) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b34, onReq=0xffff4b2c) | REQ(fire=1) | UNPACKED(valid=0, fire=0, pc=0xffff4b28, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b28) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b28) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(SimpleFetchPipelinePlugin.scala:193):  [FSM] IDLE->WAITING: IFU cmd fired, pcOnRequest=0xffff4b34
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b28) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b34 | CMD(v=0, r=0, fire=0, pc=0xffff4b34) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0xffff4b30) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b34, onReq=0xffff4b34) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b28, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b28) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b28) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b28) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b34 | CMD(v=0, r=0, fire=0, pc=0xffff4b34) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b34, onReq=0xffff4b34) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b28, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b28) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b28) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b28) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:197):  [IFU] DCache response REDO: data=0x00000000 - will retry
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b34 | CMD(v=0, r=0, fire=0, pc=0xffff4b34) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b34, onReq=0xffff4b34) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b28, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b28) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b28) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b28) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b34 | CMD(v=0, r=0, fire=0, pc=0xffff4b34) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0xffff4b30) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b34, onReq=0xffff4b34) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b28, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b28) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b28) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(ExtSRAMController.scala:177):  ExtSRAMController: AR Fire. Addr=0xffff4b30, ID=0, Len=03, Burst=1, Size=2
NOTE(ExtSRAMController.scala:203):  ExtSRAMController: AR Error - Address out of bounds. SRAM Addr=0xffff4b30, End Addr=0xffff4b3c, SRAM Size=0x16384
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b28) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b34 | CMD(v=0, r=0, fire=0, pc=0xffff4b34) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(dcache2.scala:825):  Refill : 0H : 3H rspWithData: 1
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b34, onReq=0xffff4b34) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b28, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b28) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b28) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(ExtSRAMController.scala:413):  ExtSRAMController: READ_RESPONSE_ERROR. ID=0, BurstCountRem=004, Resp=2, Last=0
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b28) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:197):  [IFU] DCache response REDO: data=0x00000000 - will retry
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b34 | CMD(v=0, r=0, fire=0, pc=0xffff4b34) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(dcache2.scala:825):  Refill : 1H : 3H rspWithData: 1
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b34, onReq=0xffff4b34) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b28, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b28) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b28) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(ExtSRAMController.scala:413):  ExtSRAMController: READ_RESPONSE_ERROR. ID=0, BurstCountRem=003, Resp=2, Last=0
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b28) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b34 | CMD(v=0, r=0, fire=0, pc=0xffff4b34) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0xffff4b30) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(dcache2.scala:825):  Refill : 2H : 3H rspWithData: 1
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b34, onReq=0xffff4b34) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b28, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b28) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b28) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(ExtSRAMController.scala:413):  ExtSRAMController: READ_RESPONSE_ERROR. ID=0, BurstCountRem=002, Resp=2, Last=0
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b28) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b34 | CMD(v=0, r=0, fire=0, pc=0xffff4b34) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b34, onReq=0xffff4b34) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b28, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b28) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b28) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(ExtSRAMController.scala:413):  ExtSRAMController: READ_RESPONSE_ERROR. ID=0, BurstCountRem=001, Resp=2, Last=1
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b28) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:197):  [IFU] DCache response REDO: data=0x00000000 - will retry
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b34 | CMD(v=0, r=0, fire=0, pc=0xffff4b34) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b34, onReq=0xffff4b34) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b28, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b28) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b28) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b28) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b34 | CMD(v=0, r=0, fire=0, pc=0xffff4b34) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0xffff4b30) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b34, onReq=0xffff4b34) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b28, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b28) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b28) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b28) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b34 | CMD(v=0, r=0, fire=0, pc=0xffff4b34) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b34, onReq=0xffff4b34) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b28, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b28) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b28) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b28) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:195):  [IFU] DCache response processed: chunkIdx=0, data=0x00000000, mask=0
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b34 | CMD(v=0, r=0, fire=0, pc=0xffff4b34) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=1) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b34, onReq=0xffff4b34) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b28, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b28) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b28) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b28) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b34 | CMD(v=0, r=0, fire=0, pc=0xffff4b34) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0xffff4b34) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=1, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b34, onReq=0xffff4b34) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b28, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b28) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b28) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b28) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b34 | CMD(v=0, r=0, fire=0, pc=0xffff4b34) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=1, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b34, onReq=0xffff4b34) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b28, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b28) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b28) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b28) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:195):  [IFU] DCache response processed: chunkIdx=1, data=0x00000000, mask=1
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b34 | CMD(v=0, r=0, fire=0, pc=0xffff4b34) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=1) | STATE(fsm=<null>, inflight=1, mask=1, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b34, onReq=0xffff4b34) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b28, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b28) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b28) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b28) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b34 | CMD(v=0, r=0, fire=0, pc=0xffff4b34) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=3, allChunksReceived=1) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b34, onReq=0xffff4b34) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b28, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b28) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b28) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b28) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b34 | CMD(v=0, r=0, fire=0, pc=0xffff4b34) | RSP(v=1, r=1, fire=1, pc=0xffff4b30) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=3, allChunksReceived=1) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b34, onReq=0xffff4b34) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b28, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b28) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b28) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b28) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b34 | CMD(v=0, r=1, fire=0, pc=0xffff4b34) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b34, onReq=0xffff4b34) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b28, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b28) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b28) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=1, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=1) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b28) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b34 | CMD(v=0, r=1, fire=0, pc=0xffff4b34) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b34, onReq=0xffff4b34) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b28, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b28) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b28) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=1, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=1, bufV=1, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b30) | Control(mask=0, isLast=0, canAdv=1) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b34 | CMD(v=0, r=1, fire=0, pc=0xffff4b34) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b34, onReq=0xffff4b34) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b30, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b30) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b30) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=1, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=1, bufV=1, idx=1) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b34) | Control(mask=0, isLast=1, canAdv=1) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b34 | CMD(v=0, r=1, fire=0, pc=0xffff4b34) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b34, onReq=0xffff4b34) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b34, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b34) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b34) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=1, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b30) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b34 | CMD(v=0, r=1, fire=0, pc=0xffff4b34) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b34, onReq=0xffff4b34) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b30, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b30) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b30) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=1) | FIFOS(rsp=0, out=0)
NOTE(SimpleFetchPipelinePlugin.scala:215):  [FSM] WAITING->UPDATE_PC: Unpacker finished
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b30) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b34 | CMD(v=0, r=1, fire=0, pc=0xffff4b34) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b34, onReq=0xffff4b34) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b30, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b30) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b30) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(SimpleFetchPipelinePlugin.scala:222):  [FSM] UPDATE_PC: Normal PC update from 0xffff4b34 to 0xffff4b3c
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b30) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b34 | CMD(v=1, r=1, fire=1, pc=0xffff4b3c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b3c, onReq=0xffff4b34) | REQ(fire=1) | UNPACKED(valid=0, fire=0, pc=0xffff4b30, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b30) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b30) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(SimpleFetchPipelinePlugin.scala:193):  [FSM] IDLE->WAITING: IFU cmd fired, pcOnRequest=0xffff4b3c
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b30) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b3c | CMD(v=0, r=0, fire=0, pc=0xffff4b3c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0xffff4b38) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b3c, onReq=0xffff4b3c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b30, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b30) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b30) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b30) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b3c | CMD(v=0, r=0, fire=0, pc=0xffff4b3c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b3c, onReq=0xffff4b3c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b30, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b30) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b30) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b30) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:195):  [IFU] DCache response processed: chunkIdx=0, data=0x00000000, mask=0
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b3c | CMD(v=0, r=0, fire=0, pc=0xffff4b3c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=1) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b3c, onReq=0xffff4b3c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b30, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b30) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b30) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b30) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b3c | CMD(v=0, r=0, fire=0, pc=0xffff4b3c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0xffff4b3c) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=1, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b3c, onReq=0xffff4b3c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b30, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b30) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b30) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b30) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b3c | CMD(v=0, r=0, fire=0, pc=0xffff4b3c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=1, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b3c, onReq=0xffff4b3c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b30, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b30) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b30) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b30) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:195):  [IFU] DCache response processed: chunkIdx=1, data=0x00000000, mask=1
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b3c | CMD(v=0, r=0, fire=0, pc=0xffff4b3c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=1) | STATE(fsm=<null>, inflight=1, mask=1, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b3c, onReq=0xffff4b3c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b30, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b30) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b30) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b30) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b3c | CMD(v=0, r=0, fire=0, pc=0xffff4b3c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=3, allChunksReceived=1) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b3c, onReq=0xffff4b3c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b30, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b30) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b30) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b30) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b3c | CMD(v=0, r=0, fire=0, pc=0xffff4b3c) | RSP(v=1, r=1, fire=1, pc=0xffff4b38) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=3, allChunksReceived=1) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b3c, onReq=0xffff4b3c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b30, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b30) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b30) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b30) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b3c | CMD(v=0, r=1, fire=0, pc=0xffff4b3c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b3c, onReq=0xffff4b3c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b30, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b30) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b30) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=1, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=1) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b30) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b3c | CMD(v=0, r=1, fire=0, pc=0xffff4b3c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b3c, onReq=0xffff4b3c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b30, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b30) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b30) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=1, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=1, bufV=1, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b38) | Control(mask=0, isLast=0, canAdv=1) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b3c | CMD(v=0, r=1, fire=0, pc=0xffff4b3c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b3c, onReq=0xffff4b3c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b38, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b38) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b38) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=1, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=1, bufV=1, idx=1) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b3c) | Control(mask=0, isLast=1, canAdv=1) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b3c | CMD(v=0, r=1, fire=0, pc=0xffff4b3c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b3c, onReq=0xffff4b3c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b3c, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b3c) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b3c) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=1, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b38) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b3c | CMD(v=0, r=1, fire=0, pc=0xffff4b3c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b3c, onReq=0xffff4b3c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b38, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b38) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b38) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=1) | FIFOS(rsp=0, out=0)
NOTE(SimpleFetchPipelinePlugin.scala:215):  [FSM] WAITING->UPDATE_PC: Unpacker finished
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b38) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b3c | CMD(v=0, r=1, fire=0, pc=0xffff4b3c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b3c, onReq=0xffff4b3c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b38, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b38) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b38) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(SimpleFetchPipelinePlugin.scala:222):  [FSM] UPDATE_PC: Normal PC update from 0xffff4b3c to 0xffff4b44
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b38) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b3c | CMD(v=1, r=1, fire=1, pc=0xffff4b44) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b44, onReq=0xffff4b3c) | REQ(fire=1) | UNPACKED(valid=0, fire=0, pc=0xffff4b38, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b38) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b38) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(SimpleFetchPipelinePlugin.scala:193):  [FSM] IDLE->WAITING: IFU cmd fired, pcOnRequest=0xffff4b44
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b38) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b44 | CMD(v=0, r=0, fire=0, pc=0xffff4b44) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0xffff4b40) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b44, onReq=0xffff4b44) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b38, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b38) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b38) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b38) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b44 | CMD(v=0, r=0, fire=0, pc=0xffff4b44) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b44, onReq=0xffff4b44) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b38, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b38) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b38) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b38) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:197):  [IFU] DCache response REDO: data=0x00000000 - will retry
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b44 | CMD(v=0, r=0, fire=0, pc=0xffff4b44) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b44, onReq=0xffff4b44) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b38, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b38) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b38) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b38) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b44 | CMD(v=0, r=0, fire=0, pc=0xffff4b44) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0xffff4b40) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b44, onReq=0xffff4b44) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b38, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b38) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b38) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(ExtSRAMController.scala:177):  ExtSRAMController: AR Fire. Addr=0xffff4b40, ID=0, Len=03, Burst=1, Size=2
NOTE(ExtSRAMController.scala:203):  ExtSRAMController: AR Error - Address out of bounds. SRAM Addr=0xffff4b40, End Addr=0xffff4b4c, SRAM Size=0x16384
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b38) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b44 | CMD(v=0, r=0, fire=0, pc=0xffff4b44) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(dcache2.scala:825):  Refill : 0H : 3H rspWithData: 1
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b44, onReq=0xffff4b44) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b38, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b38) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b38) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(ExtSRAMController.scala:413):  ExtSRAMController: READ_RESPONSE_ERROR. ID=0, BurstCountRem=004, Resp=2, Last=0
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b38) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:197):  [IFU] DCache response REDO: data=0x00000000 - will retry
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b44 | CMD(v=0, r=0, fire=0, pc=0xffff4b44) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(dcache2.scala:825):  Refill : 1H : 3H rspWithData: 1
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b44, onReq=0xffff4b44) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b38, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b38) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b38) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(ExtSRAMController.scala:413):  ExtSRAMController: READ_RESPONSE_ERROR. ID=0, BurstCountRem=003, Resp=2, Last=0
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b38) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b44 | CMD(v=0, r=0, fire=0, pc=0xffff4b44) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0xffff4b40) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(dcache2.scala:825):  Refill : 2H : 3H rspWithData: 1
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b44, onReq=0xffff4b44) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b38, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b38) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b38) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(ExtSRAMController.scala:413):  ExtSRAMController: READ_RESPONSE_ERROR. ID=0, BurstCountRem=002, Resp=2, Last=0
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b38) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b44 | CMD(v=0, r=0, fire=0, pc=0xffff4b44) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b44, onReq=0xffff4b44) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b38, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b38) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b38) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(ExtSRAMController.scala:413):  ExtSRAMController: READ_RESPONSE_ERROR. ID=0, BurstCountRem=001, Resp=2, Last=1
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b38) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:197):  [IFU] DCache response REDO: data=0x00000000 - will retry
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b44 | CMD(v=0, r=0, fire=0, pc=0xffff4b44) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b44, onReq=0xffff4b44) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b38, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b38) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b38) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b38) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b44 | CMD(v=0, r=0, fire=0, pc=0xffff4b44) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0xffff4b40) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b44, onReq=0xffff4b44) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b38, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b38) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b38) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b38) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b44 | CMD(v=0, r=0, fire=0, pc=0xffff4b44) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b44, onReq=0xffff4b44) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b38, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b38) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b38) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b38) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:195):  [IFU] DCache response processed: chunkIdx=0, data=0x00000000, mask=0
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b44 | CMD(v=0, r=0, fire=0, pc=0xffff4b44) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=1) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b44, onReq=0xffff4b44) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b38, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b38) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b38) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b38) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b44 | CMD(v=0, r=0, fire=0, pc=0xffff4b44) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0xffff4b44) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=1, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b44, onReq=0xffff4b44) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b38, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b38) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b38) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b38) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b44 | CMD(v=0, r=0, fire=0, pc=0xffff4b44) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=1, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b44, onReq=0xffff4b44) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b38, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b38) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b38) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b38) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:195):  [IFU] DCache response processed: chunkIdx=1, data=0x00000000, mask=1
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b44 | CMD(v=0, r=0, fire=0, pc=0xffff4b44) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=1) | STATE(fsm=<null>, inflight=1, mask=1, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b44, onReq=0xffff4b44) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b38, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b38) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b38) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b38) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b44 | CMD(v=0, r=0, fire=0, pc=0xffff4b44) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=3, allChunksReceived=1) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b44, onReq=0xffff4b44) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b38, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b38) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b38) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b38) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b44 | CMD(v=0, r=0, fire=0, pc=0xffff4b44) | RSP(v=1, r=1, fire=1, pc=0xffff4b40) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=3, allChunksReceived=1) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b44, onReq=0xffff4b44) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b38, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b38) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b38) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b38) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b44 | CMD(v=0, r=1, fire=0, pc=0xffff4b44) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b44, onReq=0xffff4b44) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b38, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b38) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b38) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=1, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=1) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b38) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b44 | CMD(v=0, r=1, fire=0, pc=0xffff4b44) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b44, onReq=0xffff4b44) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b38, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b38) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b38) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=1, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=1, bufV=1, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b40) | Control(mask=0, isLast=0, canAdv=1) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b44 | CMD(v=0, r=1, fire=0, pc=0xffff4b44) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b44, onReq=0xffff4b44) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b40, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b40) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b40) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=1, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=1, bufV=1, idx=1) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b44) | Control(mask=0, isLast=1, canAdv=1) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b44 | CMD(v=0, r=1, fire=0, pc=0xffff4b44) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b44, onReq=0xffff4b44) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b44, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b44) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b44) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=1, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b40) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b44 | CMD(v=0, r=1, fire=0, pc=0xffff4b44) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b44, onReq=0xffff4b44) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b40, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b40) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b40) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=1) | FIFOS(rsp=0, out=0)
NOTE(SimpleFetchPipelinePlugin.scala:215):  [FSM] WAITING->UPDATE_PC: Unpacker finished
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b40) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b44 | CMD(v=0, r=1, fire=0, pc=0xffff4b44) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b44, onReq=0xffff4b44) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b40, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b40) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b40) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(SimpleFetchPipelinePlugin.scala:222):  [FSM] UPDATE_PC: Normal PC update from 0xffff4b44 to 0xffff4b4c
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b40) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b44 | CMD(v=1, r=1, fire=1, pc=0xffff4b4c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b4c, onReq=0xffff4b44) | REQ(fire=1) | UNPACKED(valid=0, fire=0, pc=0xffff4b40, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b40) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b40) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(SimpleFetchPipelinePlugin.scala:193):  [FSM] IDLE->WAITING: IFU cmd fired, pcOnRequest=0xffff4b4c
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b40) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b4c | CMD(v=0, r=0, fire=0, pc=0xffff4b4c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0xffff4b48) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b4c, onReq=0xffff4b4c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b40, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b40) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b40) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b40) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b4c | CMD(v=0, r=0, fire=0, pc=0xffff4b4c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b4c, onReq=0xffff4b4c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b40, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b40) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b40) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b40) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:195):  [IFU] DCache response processed: chunkIdx=0, data=0x00000000, mask=0
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b4c | CMD(v=0, r=0, fire=0, pc=0xffff4b4c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=1) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b4c, onReq=0xffff4b4c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b40, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b40) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b40) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b40) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b4c | CMD(v=0, r=0, fire=0, pc=0xffff4b4c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0xffff4b4c) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=1, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b4c, onReq=0xffff4b4c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b40, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b40) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b40) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b40) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b4c | CMD(v=0, r=0, fire=0, pc=0xffff4b4c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=1, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b4c, onReq=0xffff4b4c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b40, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b40) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b40) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b40) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:195):  [IFU] DCache response processed: chunkIdx=1, data=0x00000000, mask=1
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b4c | CMD(v=0, r=0, fire=0, pc=0xffff4b4c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=1) | STATE(fsm=<null>, inflight=1, mask=1, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b4c, onReq=0xffff4b4c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b40, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b40) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b40) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b40) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b4c | CMD(v=0, r=0, fire=0, pc=0xffff4b4c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=3, allChunksReceived=1) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b4c, onReq=0xffff4b4c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b40, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b40) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b40) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b40) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b4c | CMD(v=0, r=0, fire=0, pc=0xffff4b4c) | RSP(v=1, r=1, fire=1, pc=0xffff4b48) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=3, allChunksReceived=1) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b4c, onReq=0xffff4b4c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b40, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b40) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b40) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b40) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b4c | CMD(v=0, r=1, fire=0, pc=0xffff4b4c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b4c, onReq=0xffff4b4c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b40, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b40) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b40) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=1, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=1) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b40) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b4c | CMD(v=0, r=1, fire=0, pc=0xffff4b4c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b4c, onReq=0xffff4b4c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b40, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b40) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b40) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=1, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=1, bufV=1, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b48) | Control(mask=0, isLast=0, canAdv=1) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b4c | CMD(v=0, r=1, fire=0, pc=0xffff4b4c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b4c, onReq=0xffff4b4c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b48, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b48) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b48) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=1, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=1, bufV=1, idx=1) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b4c) | Control(mask=0, isLast=1, canAdv=1) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b4c | CMD(v=0, r=1, fire=0, pc=0xffff4b4c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b4c, onReq=0xffff4b4c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b4c, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b4c) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b4c) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=1, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b48) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b4c | CMD(v=0, r=1, fire=0, pc=0xffff4b4c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b4c, onReq=0xffff4b4c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b48, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b48) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b48) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=1) | FIFOS(rsp=0, out=0)
NOTE(SimpleFetchPipelinePlugin.scala:215):  [FSM] WAITING->UPDATE_PC: Unpacker finished
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b48) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b4c | CMD(v=0, r=1, fire=0, pc=0xffff4b4c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b4c, onReq=0xffff4b4c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b48, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b48) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b48) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(SimpleFetchPipelinePlugin.scala:222):  [FSM] UPDATE_PC: Normal PC update from 0xffff4b4c to 0xffff4b54
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b48) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b4c | CMD(v=1, r=1, fire=1, pc=0xffff4b54) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b54, onReq=0xffff4b4c) | REQ(fire=1) | UNPACKED(valid=0, fire=0, pc=0xffff4b48, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b48) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b48) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(SimpleFetchPipelinePlugin.scala:193):  [FSM] IDLE->WAITING: IFU cmd fired, pcOnRequest=0xffff4b54
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b48) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b54 | CMD(v=0, r=0, fire=0, pc=0xffff4b54) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0xffff4b50) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b54, onReq=0xffff4b54) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b48, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b48) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b48) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b48) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b54 | CMD(v=0, r=0, fire=0, pc=0xffff4b54) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b54, onReq=0xffff4b54) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b48, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b48) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b48) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b48) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:197):  [IFU] DCache response REDO: data=0x00000000 - will retry
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b54 | CMD(v=0, r=0, fire=0, pc=0xffff4b54) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b54, onReq=0xffff4b54) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b48, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b48) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b48) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b48) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b54 | CMD(v=0, r=0, fire=0, pc=0xffff4b54) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0xffff4b50) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b54, onReq=0xffff4b54) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b48, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b48) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b48) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(ExtSRAMController.scala:177):  ExtSRAMController: AR Fire. Addr=0xffff4b50, ID=0, Len=03, Burst=1, Size=2
NOTE(ExtSRAMController.scala:203):  ExtSRAMController: AR Error - Address out of bounds. SRAM Addr=0xffff4b50, End Addr=0xffff4b5c, SRAM Size=0x16384
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b48) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b54 | CMD(v=0, r=0, fire=0, pc=0xffff4b54) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(dcache2.scala:825):  Refill : 0H : 3H rspWithData: 1
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b54, onReq=0xffff4b54) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b48, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b48) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b48) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(ExtSRAMController.scala:413):  ExtSRAMController: READ_RESPONSE_ERROR. ID=0, BurstCountRem=004, Resp=2, Last=0
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b48) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:197):  [IFU] DCache response REDO: data=0x00000000 - will retry
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b54 | CMD(v=0, r=0, fire=0, pc=0xffff4b54) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(dcache2.scala:825):  Refill : 1H : 3H rspWithData: 1
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b54, onReq=0xffff4b54) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b48, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b48) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b48) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(ExtSRAMController.scala:413):  ExtSRAMController: READ_RESPONSE_ERROR. ID=0, BurstCountRem=003, Resp=2, Last=0
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b48) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b54 | CMD(v=0, r=0, fire=0, pc=0xffff4b54) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0xffff4b50) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(dcache2.scala:825):  Refill : 2H : 3H rspWithData: 1
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b54, onReq=0xffff4b54) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b48, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b48) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b48) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(ExtSRAMController.scala:413):  ExtSRAMController: READ_RESPONSE_ERROR. ID=0, BurstCountRem=002, Resp=2, Last=0
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b48) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b54 | CMD(v=0, r=0, fire=0, pc=0xffff4b54) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b54, onReq=0xffff4b54) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b48, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b48) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b48) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(ExtSRAMController.scala:413):  ExtSRAMController: READ_RESPONSE_ERROR. ID=0, BurstCountRem=001, Resp=2, Last=1
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b48) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:197):  [IFU] DCache response REDO: data=0x00000000 - will retry
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b54 | CMD(v=0, r=0, fire=0, pc=0xffff4b54) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b54, onReq=0xffff4b54) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b48, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b48) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b48) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b48) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b54 | CMD(v=0, r=0, fire=0, pc=0xffff4b54) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0xffff4b50) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b54, onReq=0xffff4b54) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b48, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b48) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b48) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b48) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b54 | CMD(v=0, r=0, fire=0, pc=0xffff4b54) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b54, onReq=0xffff4b54) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b48, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b48) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b48) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b48) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:195):  [IFU] DCache response processed: chunkIdx=0, data=0x00000000, mask=0
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b54 | CMD(v=0, r=0, fire=0, pc=0xffff4b54) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=1) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b54, onReq=0xffff4b54) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b48, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b48) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b48) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b48) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b54 | CMD(v=0, r=0, fire=0, pc=0xffff4b54) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0xffff4b54) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=1, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b54, onReq=0xffff4b54) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b48, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b48) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b48) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b48) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b54 | CMD(v=0, r=0, fire=0, pc=0xffff4b54) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=1, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b54, onReq=0xffff4b54) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b48, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b48) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b48) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b48) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:195):  [IFU] DCache response processed: chunkIdx=1, data=0x00000000, mask=1
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b54 | CMD(v=0, r=0, fire=0, pc=0xffff4b54) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=1) | STATE(fsm=<null>, inflight=1, mask=1, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b54, onReq=0xffff4b54) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b48, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b48) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b48) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b48) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b54 | CMD(v=0, r=0, fire=0, pc=0xffff4b54) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=3, allChunksReceived=1) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b54, onReq=0xffff4b54) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b48, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b48) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b48) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b48) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b54 | CMD(v=0, r=0, fire=0, pc=0xffff4b54) | RSP(v=1, r=1, fire=1, pc=0xffff4b50) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=3, allChunksReceived=1) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b54, onReq=0xffff4b54) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b48, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b48) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b48) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b48) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b54 | CMD(v=0, r=1, fire=0, pc=0xffff4b54) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b54, onReq=0xffff4b54) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b48, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b48) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b48) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=1, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=1) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b48) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b54 | CMD(v=0, r=1, fire=0, pc=0xffff4b54) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b54, onReq=0xffff4b54) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b48, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b48) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b48) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=1, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=1, bufV=1, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b50) | Control(mask=0, isLast=0, canAdv=1) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b54 | CMD(v=0, r=1, fire=0, pc=0xffff4b54) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b54, onReq=0xffff4b54) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b50, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b50) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b50) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=1, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=1, bufV=1, idx=1) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b54) | Control(mask=0, isLast=1, canAdv=1) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b54 | CMD(v=0, r=1, fire=0, pc=0xffff4b54) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b54, onReq=0xffff4b54) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b54, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b54) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b54) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=1, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b50) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b54 | CMD(v=0, r=1, fire=0, pc=0xffff4b54) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b54, onReq=0xffff4b54) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b50, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b50) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b50) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=1) | FIFOS(rsp=0, out=0)
NOTE(SimpleFetchPipelinePlugin.scala:215):  [FSM] WAITING->UPDATE_PC: Unpacker finished
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b50) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b54 | CMD(v=0, r=1, fire=0, pc=0xffff4b54) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b54, onReq=0xffff4b54) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b50, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b50) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b50) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(SimpleFetchPipelinePlugin.scala:222):  [FSM] UPDATE_PC: Normal PC update from 0xffff4b54 to 0xffff4b5c
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b50) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b54 | CMD(v=1, r=1, fire=1, pc=0xffff4b5c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b5c, onReq=0xffff4b54) | REQ(fire=1) | UNPACKED(valid=0, fire=0, pc=0xffff4b50, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b50) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b50) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(SimpleFetchPipelinePlugin.scala:193):  [FSM] IDLE->WAITING: IFU cmd fired, pcOnRequest=0xffff4b5c
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b50) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b5c | CMD(v=0, r=0, fire=0, pc=0xffff4b5c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0xffff4b58) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b5c, onReq=0xffff4b5c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b50, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b50) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b50) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b50) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b5c | CMD(v=0, r=0, fire=0, pc=0xffff4b5c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b5c, onReq=0xffff4b5c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b50, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b50) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b50) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b50) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:195):  [IFU] DCache response processed: chunkIdx=0, data=0x00000000, mask=0
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b5c | CMD(v=0, r=0, fire=0, pc=0xffff4b5c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=1) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b5c, onReq=0xffff4b5c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b50, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b50) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b50) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b50) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b5c | CMD(v=0, r=0, fire=0, pc=0xffff4b5c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0xffff4b5c) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=1, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b5c, onReq=0xffff4b5c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b50, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b50) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b50) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b50) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b5c | CMD(v=0, r=0, fire=0, pc=0xffff4b5c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=1, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b5c, onReq=0xffff4b5c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b50, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b50) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b50) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b50) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:195):  [IFU] DCache response processed: chunkIdx=1, data=0x00000000, mask=1
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b5c | CMD(v=0, r=0, fire=0, pc=0xffff4b5c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=1) | STATE(fsm=<null>, inflight=1, mask=1, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b5c, onReq=0xffff4b5c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b50, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b50) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b50) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b50) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b5c | CMD(v=0, r=0, fire=0, pc=0xffff4b5c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=3, allChunksReceived=1) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b5c, onReq=0xffff4b5c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b50, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b50) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b50) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b50) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b5c | CMD(v=0, r=0, fire=0, pc=0xffff4b5c) | RSP(v=1, r=1, fire=1, pc=0xffff4b58) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=3, allChunksReceived=1) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b5c, onReq=0xffff4b5c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b50, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b50) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b50) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b50) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b5c | CMD(v=0, r=1, fire=0, pc=0xffff4b5c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b5c, onReq=0xffff4b5c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b50, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b50) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b50) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=1, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=1) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b50) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b5c | CMD(v=0, r=1, fire=0, pc=0xffff4b5c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b5c, onReq=0xffff4b5c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b50, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b50) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b50) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=1, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=1, bufV=1, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b58) | Control(mask=0, isLast=0, canAdv=1) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b5c | CMD(v=0, r=1, fire=0, pc=0xffff4b5c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b5c, onReq=0xffff4b5c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b58, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b58) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b58) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=1, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=1, bufV=1, idx=1) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b5c) | Control(mask=0, isLast=1, canAdv=1) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b5c | CMD(v=0, r=1, fire=0, pc=0xffff4b5c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b5c, onReq=0xffff4b5c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b5c, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b5c) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b5c) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=1, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b58) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b5c | CMD(v=0, r=1, fire=0, pc=0xffff4b5c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b5c, onReq=0xffff4b5c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b58, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b58) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b58) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=1) | FIFOS(rsp=0, out=0)
NOTE(SimpleFetchPipelinePlugin.scala:215):  [FSM] WAITING->UPDATE_PC: Unpacker finished
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b58) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b5c | CMD(v=0, r=1, fire=0, pc=0xffff4b5c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b5c, onReq=0xffff4b5c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b58, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b58) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b58) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(SimpleFetchPipelinePlugin.scala:222):  [FSM] UPDATE_PC: Normal PC update from 0xffff4b5c to 0xffff4b64
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b58) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b5c | CMD(v=1, r=1, fire=1, pc=0xffff4b64) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b64, onReq=0xffff4b5c) | REQ(fire=1) | UNPACKED(valid=0, fire=0, pc=0xffff4b58, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b58) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b58) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(SimpleFetchPipelinePlugin.scala:193):  [FSM] IDLE->WAITING: IFU cmd fired, pcOnRequest=0xffff4b64
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b58) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b64 | CMD(v=0, r=0, fire=0, pc=0xffff4b64) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0xffff4b60) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b64, onReq=0xffff4b64) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b58, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b58) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b58) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b58) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b64 | CMD(v=0, r=0, fire=0, pc=0xffff4b64) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b64, onReq=0xffff4b64) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b58, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b58) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b58) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b58) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:197):  [IFU] DCache response REDO: data=0x00000000 - will retry
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b64 | CMD(v=0, r=0, fire=0, pc=0xffff4b64) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b64, onReq=0xffff4b64) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b58, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b58) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b58) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b58) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b64 | CMD(v=0, r=0, fire=0, pc=0xffff4b64) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0xffff4b60) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b64, onReq=0xffff4b64) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b58, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b58) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b58) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(ExtSRAMController.scala:177):  ExtSRAMController: AR Fire. Addr=0xffff4b60, ID=0, Len=03, Burst=1, Size=2
NOTE(ExtSRAMController.scala:203):  ExtSRAMController: AR Error - Address out of bounds. SRAM Addr=0xffff4b60, End Addr=0xffff4b6c, SRAM Size=0x16384
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b58) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b64 | CMD(v=0, r=0, fire=0, pc=0xffff4b64) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(dcache2.scala:825):  Refill : 0H : 3H rspWithData: 1
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b64, onReq=0xffff4b64) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b58, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b58) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b58) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(ExtSRAMController.scala:413):  ExtSRAMController: READ_RESPONSE_ERROR. ID=0, BurstCountRem=004, Resp=2, Last=0
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b58) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:197):  [IFU] DCache response REDO: data=0x00000000 - will retry
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b64 | CMD(v=0, r=0, fire=0, pc=0xffff4b64) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(dcache2.scala:825):  Refill : 1H : 3H rspWithData: 1
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b64, onReq=0xffff4b64) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b58, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b58) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b58) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(ExtSRAMController.scala:413):  ExtSRAMController: READ_RESPONSE_ERROR. ID=0, BurstCountRem=003, Resp=2, Last=0
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b58) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b64 | CMD(v=0, r=0, fire=0, pc=0xffff4b64) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0xffff4b60) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(dcache2.scala:825):  Refill : 2H : 3H rspWithData: 1
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b64, onReq=0xffff4b64) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b58, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b58) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b58) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(ExtSRAMController.scala:413):  ExtSRAMController: READ_RESPONSE_ERROR. ID=0, BurstCountRem=002, Resp=2, Last=0
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b58) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b64 | CMD(v=0, r=0, fire=0, pc=0xffff4b64) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b64, onReq=0xffff4b64) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b58, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b58) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b58) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(ExtSRAMController.scala:413):  ExtSRAMController: READ_RESPONSE_ERROR. ID=0, BurstCountRem=001, Resp=2, Last=1
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b58) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:197):  [IFU] DCache response REDO: data=0x00000000 - will retry
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b64 | CMD(v=0, r=0, fire=0, pc=0xffff4b64) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b64, onReq=0xffff4b64) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b58, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b58) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b58) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b58) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b64 | CMD(v=0, r=0, fire=0, pc=0xffff4b64) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0xffff4b60) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b64, onReq=0xffff4b64) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b58, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b58) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b58) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b58) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b64 | CMD(v=0, r=0, fire=0, pc=0xffff4b64) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b64, onReq=0xffff4b64) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b58, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b58) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b58) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b58) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:195):  [IFU] DCache response processed: chunkIdx=0, data=0x00000000, mask=0
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b64 | CMD(v=0, r=0, fire=0, pc=0xffff4b64) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=1) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b64, onReq=0xffff4b64) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b58, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b58) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b58) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b58) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b64 | CMD(v=0, r=0, fire=0, pc=0xffff4b64) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0xffff4b64) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=1, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b64, onReq=0xffff4b64) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b58, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b58) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b58) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b58) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b64 | CMD(v=0, r=0, fire=0, pc=0xffff4b64) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=1, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b64, onReq=0xffff4b64) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b58, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b58) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b58) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b58) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:195):  [IFU] DCache response processed: chunkIdx=1, data=0x00000000, mask=1
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b64 | CMD(v=0, r=0, fire=0, pc=0xffff4b64) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=1) | STATE(fsm=<null>, inflight=1, mask=1, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b64, onReq=0xffff4b64) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b58, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b58) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b58) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b58) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b64 | CMD(v=0, r=0, fire=0, pc=0xffff4b64) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=3, allChunksReceived=1) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b64, onReq=0xffff4b64) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b58, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b58) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b58) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b58) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b64 | CMD(v=0, r=0, fire=0, pc=0xffff4b64) | RSP(v=1, r=1, fire=1, pc=0xffff4b60) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=3, allChunksReceived=1) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b64, onReq=0xffff4b64) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b58, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b58) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b58) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b58) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b64 | CMD(v=0, r=1, fire=0, pc=0xffff4b64) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b64, onReq=0xffff4b64) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b58, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b58) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b58) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=1, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=1) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b58) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b64 | CMD(v=0, r=1, fire=0, pc=0xffff4b64) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b64, onReq=0xffff4b64) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b58, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b58) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b58) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=1, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=1, bufV=1, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b60) | Control(mask=0, isLast=0, canAdv=1) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b64 | CMD(v=0, r=1, fire=0, pc=0xffff4b64) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b64, onReq=0xffff4b64) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b60, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b60) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b60) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=1, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=1, bufV=1, idx=1) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b64) | Control(mask=0, isLast=1, canAdv=1) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b64 | CMD(v=0, r=1, fire=0, pc=0xffff4b64) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b64, onReq=0xffff4b64) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b64, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b64) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b64) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=1, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b60) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b64 | CMD(v=0, r=1, fire=0, pc=0xffff4b64) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b64, onReq=0xffff4b64) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b60, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b60) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b60) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=1) | FIFOS(rsp=0, out=0)
NOTE(SimpleFetchPipelinePlugin.scala:215):  [FSM] WAITING->UPDATE_PC: Unpacker finished
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b60) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b64 | CMD(v=0, r=1, fire=0, pc=0xffff4b64) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b64, onReq=0xffff4b64) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b60, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b60) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b60) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(SimpleFetchPipelinePlugin.scala:222):  [FSM] UPDATE_PC: Normal PC update from 0xffff4b64 to 0xffff4b6c
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b60) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b64 | CMD(v=1, r=1, fire=1, pc=0xffff4b6c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b6c, onReq=0xffff4b64) | REQ(fire=1) | UNPACKED(valid=0, fire=0, pc=0xffff4b60, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b60) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b60) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(SimpleFetchPipelinePlugin.scala:193):  [FSM] IDLE->WAITING: IFU cmd fired, pcOnRequest=0xffff4b6c
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b60) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b6c | CMD(v=0, r=0, fire=0, pc=0xffff4b6c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0xffff4b68) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b6c, onReq=0xffff4b6c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b60, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b60) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b60) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b60) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b6c | CMD(v=0, r=0, fire=0, pc=0xffff4b6c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b6c, onReq=0xffff4b6c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b60, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b60) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b60) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b60) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:195):  [IFU] DCache response processed: chunkIdx=0, data=0x00000000, mask=0
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b6c | CMD(v=0, r=0, fire=0, pc=0xffff4b6c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=1) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b6c, onReq=0xffff4b6c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b60, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b60) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b60) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b60) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b6c | CMD(v=0, r=0, fire=0, pc=0xffff4b6c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0xffff4b6c) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=1, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b6c, onReq=0xffff4b6c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b60, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b60) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b60) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b60) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b6c | CMD(v=0, r=0, fire=0, pc=0xffff4b6c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=1, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b6c, onReq=0xffff4b6c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b60, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b60) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b60) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b60) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:195):  [IFU] DCache response processed: chunkIdx=1, data=0x00000000, mask=1
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b6c | CMD(v=0, r=0, fire=0, pc=0xffff4b6c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=1) | STATE(fsm=<null>, inflight=1, mask=1, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b6c, onReq=0xffff4b6c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b60, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b60) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b60) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b60) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b6c | CMD(v=0, r=0, fire=0, pc=0xffff4b6c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=3, allChunksReceived=1) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b6c, onReq=0xffff4b6c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b60, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b60) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b60) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b60) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b6c | CMD(v=0, r=0, fire=0, pc=0xffff4b6c) | RSP(v=1, r=1, fire=1, pc=0xffff4b68) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=3, allChunksReceived=1) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b6c, onReq=0xffff4b6c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b60, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b60) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b60) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b60) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b6c | CMD(v=0, r=1, fire=0, pc=0xffff4b6c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b6c, onReq=0xffff4b6c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b60, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b60) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b60) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=1, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=1) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b60) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b6c | CMD(v=0, r=1, fire=0, pc=0xffff4b6c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b6c, onReq=0xffff4b6c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b60, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b60) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b60) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=1, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=1, bufV=1, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b68) | Control(mask=0, isLast=0, canAdv=1) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b6c | CMD(v=0, r=1, fire=0, pc=0xffff4b6c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b6c, onReq=0xffff4b6c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b68, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b68) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b68) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=1, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=1, bufV=1, idx=1) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b6c) | Control(mask=0, isLast=1, canAdv=1) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b6c | CMD(v=0, r=1, fire=0, pc=0xffff4b6c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b6c, onReq=0xffff4b6c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b6c, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b6c) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b6c) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=1, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b68) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b6c | CMD(v=0, r=1, fire=0, pc=0xffff4b6c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b6c, onReq=0xffff4b6c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b68, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b68) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b68) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=1) | FIFOS(rsp=0, out=0)
NOTE(SimpleFetchPipelinePlugin.scala:215):  [FSM] WAITING->UPDATE_PC: Unpacker finished
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b68) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b6c | CMD(v=0, r=1, fire=0, pc=0xffff4b6c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b6c, onReq=0xffff4b6c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b68, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b68) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b68) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(SimpleFetchPipelinePlugin.scala:222):  [FSM] UPDATE_PC: Normal PC update from 0xffff4b6c to 0xffff4b74
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b68) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b6c | CMD(v=1, r=1, fire=1, pc=0xffff4b74) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b74, onReq=0xffff4b6c) | REQ(fire=1) | UNPACKED(valid=0, fire=0, pc=0xffff4b68, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b68) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b68) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(SimpleFetchPipelinePlugin.scala:193):  [FSM] IDLE->WAITING: IFU cmd fired, pcOnRequest=0xffff4b74
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b68) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b74 | CMD(v=0, r=0, fire=0, pc=0xffff4b74) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0xffff4b70) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b74, onReq=0xffff4b74) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b68, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b68) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b68) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b68) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b74 | CMD(v=0, r=0, fire=0, pc=0xffff4b74) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b74, onReq=0xffff4b74) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b68, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b68) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b68) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b68) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:197):  [IFU] DCache response REDO: data=0x00000000 - will retry
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b74 | CMD(v=0, r=0, fire=0, pc=0xffff4b74) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b74, onReq=0xffff4b74) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b68, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b68) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b68) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b68) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b74 | CMD(v=0, r=0, fire=0, pc=0xffff4b74) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0xffff4b70) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b74, onReq=0xffff4b74) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b68, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b68) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b68) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(ExtSRAMController.scala:177):  ExtSRAMController: AR Fire. Addr=0xffff4b70, ID=0, Len=03, Burst=1, Size=2
NOTE(ExtSRAMController.scala:203):  ExtSRAMController: AR Error - Address out of bounds. SRAM Addr=0xffff4b70, End Addr=0xffff4b7c, SRAM Size=0x16384
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b68) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b74 | CMD(v=0, r=0, fire=0, pc=0xffff4b74) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(dcache2.scala:825):  Refill : 0H : 3H rspWithData: 1
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b74, onReq=0xffff4b74) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b68, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b68) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b68) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(ExtSRAMController.scala:413):  ExtSRAMController: READ_RESPONSE_ERROR. ID=0, BurstCountRem=004, Resp=2, Last=0
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b68) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:197):  [IFU] DCache response REDO: data=0x00000000 - will retry
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b74 | CMD(v=0, r=0, fire=0, pc=0xffff4b74) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(dcache2.scala:825):  Refill : 1H : 3H rspWithData: 1
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b74, onReq=0xffff4b74) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b68, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b68) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b68) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(ExtSRAMController.scala:413):  ExtSRAMController: READ_RESPONSE_ERROR. ID=0, BurstCountRem=003, Resp=2, Last=0
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b68) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b74 | CMD(v=0, r=0, fire=0, pc=0xffff4b74) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0xffff4b70) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(dcache2.scala:825):  Refill : 2H : 3H rspWithData: 1
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b74, onReq=0xffff4b74) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b68, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b68) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b68) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(ExtSRAMController.scala:413):  ExtSRAMController: READ_RESPONSE_ERROR. ID=0, BurstCountRem=002, Resp=2, Last=0
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b68) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b74 | CMD(v=0, r=0, fire=0, pc=0xffff4b74) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b74, onReq=0xffff4b74) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b68, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b68) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b68) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(ExtSRAMController.scala:413):  ExtSRAMController: READ_RESPONSE_ERROR. ID=0, BurstCountRem=001, Resp=2, Last=1
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b68) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:197):  [IFU] DCache response REDO: data=0x00000000 - will retry
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b74 | CMD(v=0, r=0, fire=0, pc=0xffff4b74) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b74, onReq=0xffff4b74) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b68, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b68) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b68) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b68) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b74 | CMD(v=0, r=0, fire=0, pc=0xffff4b74) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0xffff4b70) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b74, onReq=0xffff4b74) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b68, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b68) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b68) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b68) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b74 | CMD(v=0, r=0, fire=0, pc=0xffff4b74) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b74, onReq=0xffff4b74) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b68, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b68) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b68) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b68) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:195):  [IFU] DCache response processed: chunkIdx=0, data=0x00000000, mask=0
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b74 | CMD(v=0, r=0, fire=0, pc=0xffff4b74) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=1) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b74, onReq=0xffff4b74) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b68, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b68) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b68) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b68) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b74 | CMD(v=0, r=0, fire=0, pc=0xffff4b74) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0xffff4b74) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=1, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b74, onReq=0xffff4b74) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b68, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b68) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b68) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b68) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b74 | CMD(v=0, r=0, fire=0, pc=0xffff4b74) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=1, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b74, onReq=0xffff4b74) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b68, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b68) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b68) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b68) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:195):  [IFU] DCache response processed: chunkIdx=1, data=0x00000000, mask=1
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b74 | CMD(v=0, r=0, fire=0, pc=0xffff4b74) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=1) | STATE(fsm=<null>, inflight=1, mask=1, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b74, onReq=0xffff4b74) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b68, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b68) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b68) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b68) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b74 | CMD(v=0, r=0, fire=0, pc=0xffff4b74) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=3, allChunksReceived=1) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b74, onReq=0xffff4b74) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b68, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b68) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b68) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b68) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b74 | CMD(v=0, r=0, fire=0, pc=0xffff4b74) | RSP(v=1, r=1, fire=1, pc=0xffff4b70) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=3, allChunksReceived=1) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b74, onReq=0xffff4b74) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b68, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b68) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b68) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b68) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b74 | CMD(v=0, r=1, fire=0, pc=0xffff4b74) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b74, onReq=0xffff4b74) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b68, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b68) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b68) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=1, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=1) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b68) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b74 | CMD(v=0, r=1, fire=0, pc=0xffff4b74) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b74, onReq=0xffff4b74) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b68, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b68) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b68) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=1, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=1, bufV=1, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b70) | Control(mask=0, isLast=0, canAdv=1) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b74 | CMD(v=0, r=1, fire=0, pc=0xffff4b74) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b74, onReq=0xffff4b74) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b70, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b70) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b70) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=1, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=1, bufV=1, idx=1) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b74) | Control(mask=0, isLast=1, canAdv=1) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b74 | CMD(v=0, r=1, fire=0, pc=0xffff4b74) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b74, onReq=0xffff4b74) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b74, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b74) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b74) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=1, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b70) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b74 | CMD(v=0, r=1, fire=0, pc=0xffff4b74) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b74, onReq=0xffff4b74) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b70, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b70) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b70) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=1) | FIFOS(rsp=0, out=0)
NOTE(SimpleFetchPipelinePlugin.scala:215):  [FSM] WAITING->UPDATE_PC: Unpacker finished
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b70) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b74 | CMD(v=0, r=1, fire=0, pc=0xffff4b74) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b74, onReq=0xffff4b74) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b70, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b70) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b70) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(SimpleFetchPipelinePlugin.scala:222):  [FSM] UPDATE_PC: Normal PC update from 0xffff4b74 to 0xffff4b7c
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b70) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b74 | CMD(v=1, r=1, fire=1, pc=0xffff4b7c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b7c, onReq=0xffff4b74) | REQ(fire=1) | UNPACKED(valid=0, fire=0, pc=0xffff4b70, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b70) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b70) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(SimpleFetchPipelinePlugin.scala:193):  [FSM] IDLE->WAITING: IFU cmd fired, pcOnRequest=0xffff4b7c
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b70) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b7c | CMD(v=0, r=0, fire=0, pc=0xffff4b7c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0xffff4b78) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b7c, onReq=0xffff4b7c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b70, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b70) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b70) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b70) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b7c | CMD(v=0, r=0, fire=0, pc=0xffff4b7c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b7c, onReq=0xffff4b7c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b70, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b70) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b70) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b70) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:195):  [IFU] DCache response processed: chunkIdx=0, data=0x00000000, mask=0
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b7c | CMD(v=0, r=0, fire=0, pc=0xffff4b7c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=1) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b7c, onReq=0xffff4b7c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b70, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b70) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b70) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b70) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b7c | CMD(v=0, r=0, fire=0, pc=0xffff4b7c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0xffff4b7c) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=1, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b7c, onReq=0xffff4b7c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b70, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b70) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b70) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b70) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b7c | CMD(v=0, r=0, fire=0, pc=0xffff4b7c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=1, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b7c, onReq=0xffff4b7c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b70, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b70) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b70) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b70) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:195):  [IFU] DCache response processed: chunkIdx=1, data=0x00000000, mask=1
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b7c | CMD(v=0, r=0, fire=0, pc=0xffff4b7c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=1) | STATE(fsm=<null>, inflight=1, mask=1, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b7c, onReq=0xffff4b7c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b70, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b70) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b70) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b70) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b7c | CMD(v=0, r=0, fire=0, pc=0xffff4b7c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=3, allChunksReceived=1) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b7c, onReq=0xffff4b7c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b70, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b70) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b70) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b70) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b7c | CMD(v=0, r=0, fire=0, pc=0xffff4b7c) | RSP(v=1, r=1, fire=1, pc=0xffff4b78) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=3, allChunksReceived=1) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b7c, onReq=0xffff4b7c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b70, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b70) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b70) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b70) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b7c | CMD(v=0, r=1, fire=0, pc=0xffff4b7c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b7c, onReq=0xffff4b7c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b70, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b70) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b70) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=1, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=1) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b70) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b7c | CMD(v=0, r=1, fire=0, pc=0xffff4b7c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b7c, onReq=0xffff4b7c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b70, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b70) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b70) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=1, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=1, bufV=1, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b78) | Control(mask=0, isLast=0, canAdv=1) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b7c | CMD(v=0, r=1, fire=0, pc=0xffff4b7c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b7c, onReq=0xffff4b7c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b78, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b78) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b78) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=1, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=1, bufV=1, idx=1) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b7c) | Control(mask=0, isLast=1, canAdv=1) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b7c | CMD(v=0, r=1, fire=0, pc=0xffff4b7c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b7c, onReq=0xffff4b7c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b7c, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b7c) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b7c) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=1, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b78) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b7c | CMD(v=0, r=1, fire=0, pc=0xffff4b7c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b7c, onReq=0xffff4b7c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b78, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b78) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b78) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=1) | FIFOS(rsp=0, out=0)
NOTE(SimpleFetchPipelinePlugin.scala:215):  [FSM] WAITING->UPDATE_PC: Unpacker finished
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b78) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b7c | CMD(v=0, r=1, fire=0, pc=0xffff4b7c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b7c, onReq=0xffff4b7c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b78, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b78) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b78) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(SimpleFetchPipelinePlugin.scala:222):  [FSM] UPDATE_PC: Normal PC update from 0xffff4b7c to 0xffff4b84
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b78) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b7c | CMD(v=1, r=1, fire=1, pc=0xffff4b84) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b84, onReq=0xffff4b7c) | REQ(fire=1) | UNPACKED(valid=0, fire=0, pc=0xffff4b78, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b78) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b78) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(SimpleFetchPipelinePlugin.scala:193):  [FSM] IDLE->WAITING: IFU cmd fired, pcOnRequest=0xffff4b84
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b78) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b84 | CMD(v=0, r=0, fire=0, pc=0xffff4b84) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0xffff4b80) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b84, onReq=0xffff4b84) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b78, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b78) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b78) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b78) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b84 | CMD(v=0, r=0, fire=0, pc=0xffff4b84) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b84, onReq=0xffff4b84) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b78, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b78) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b78) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b78) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:197):  [IFU] DCache response REDO: data=0x00000000 - will retry
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b84 | CMD(v=0, r=0, fire=0, pc=0xffff4b84) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b84, onReq=0xffff4b84) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b78, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b78) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b78) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b78) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b84 | CMD(v=0, r=0, fire=0, pc=0xffff4b84) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0xffff4b80) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b84, onReq=0xffff4b84) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b78, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b78) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b78) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(ExtSRAMController.scala:177):  ExtSRAMController: AR Fire. Addr=0xffff4b80, ID=0, Len=03, Burst=1, Size=2
NOTE(ExtSRAMController.scala:203):  ExtSRAMController: AR Error - Address out of bounds. SRAM Addr=0xffff4b80, End Addr=0xffff4b8c, SRAM Size=0x16384
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b78) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b84 | CMD(v=0, r=0, fire=0, pc=0xffff4b84) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(dcache2.scala:825):  Refill : 0H : 3H rspWithData: 1
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b84, onReq=0xffff4b84) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b78, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b78) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b78) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(ExtSRAMController.scala:413):  ExtSRAMController: READ_RESPONSE_ERROR. ID=0, BurstCountRem=004, Resp=2, Last=0
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b78) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:197):  [IFU] DCache response REDO: data=0x00000000 - will retry
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b84 | CMD(v=0, r=0, fire=0, pc=0xffff4b84) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(dcache2.scala:825):  Refill : 1H : 3H rspWithData: 1
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b84, onReq=0xffff4b84) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b78, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b78) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b78) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(ExtSRAMController.scala:413):  ExtSRAMController: READ_RESPONSE_ERROR. ID=0, BurstCountRem=003, Resp=2, Last=0
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b78) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b84 | CMD(v=0, r=0, fire=0, pc=0xffff4b84) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0xffff4b80) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(dcache2.scala:825):  Refill : 2H : 3H rspWithData: 1
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b84, onReq=0xffff4b84) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b78, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b78) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b78) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(ExtSRAMController.scala:413):  ExtSRAMController: READ_RESPONSE_ERROR. ID=0, BurstCountRem=002, Resp=2, Last=0
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b78) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b84 | CMD(v=0, r=0, fire=0, pc=0xffff4b84) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b84, onReq=0xffff4b84) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b78, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b78) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b78) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(ExtSRAMController.scala:413):  ExtSRAMController: READ_RESPONSE_ERROR. ID=0, BurstCountRem=001, Resp=2, Last=1
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b78) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:197):  [IFU] DCache response REDO: data=0x00000000 - will retry
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b84 | CMD(v=0, r=0, fire=0, pc=0xffff4b84) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b84, onReq=0xffff4b84) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b78, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b78) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b78) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b78) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b84 | CMD(v=0, r=0, fire=0, pc=0xffff4b84) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0xffff4b80) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b84, onReq=0xffff4b84) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b78, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b78) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b78) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b78) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b84 | CMD(v=0, r=0, fire=0, pc=0xffff4b84) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b84, onReq=0xffff4b84) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b78, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b78) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b78) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b78) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:195):  [IFU] DCache response processed: chunkIdx=0, data=0x00000000, mask=0
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b84 | CMD(v=0, r=0, fire=0, pc=0xffff4b84) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=1) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b84, onReq=0xffff4b84) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b78, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b78) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b78) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b78) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b84 | CMD(v=0, r=0, fire=0, pc=0xffff4b84) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0xffff4b84) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=1, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b84, onReq=0xffff4b84) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b78, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b78) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b78) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b78) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b84 | CMD(v=0, r=0, fire=0, pc=0xffff4b84) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=1, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b84, onReq=0xffff4b84) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b78, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b78) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b78) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b78) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:195):  [IFU] DCache response processed: chunkIdx=1, data=0x00000000, mask=1
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b84 | CMD(v=0, r=0, fire=0, pc=0xffff4b84) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=1) | STATE(fsm=<null>, inflight=1, mask=1, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b84, onReq=0xffff4b84) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b78, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b78) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b78) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b78) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b84 | CMD(v=0, r=0, fire=0, pc=0xffff4b84) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=3, allChunksReceived=1) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b84, onReq=0xffff4b84) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b78, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b78) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b78) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b78) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b84 | CMD(v=0, r=0, fire=0, pc=0xffff4b84) | RSP(v=1, r=1, fire=1, pc=0xffff4b80) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=3, allChunksReceived=1) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b84, onReq=0xffff4b84) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b78, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b78) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b78) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b78) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b84 | CMD(v=0, r=1, fire=0, pc=0xffff4b84) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b84, onReq=0xffff4b84) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b78, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b78) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b78) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=1, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=1) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b78) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b84 | CMD(v=0, r=1, fire=0, pc=0xffff4b84) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b84, onReq=0xffff4b84) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b78, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b78) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b78) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=1, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=1, bufV=1, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b80) | Control(mask=0, isLast=0, canAdv=1) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b84 | CMD(v=0, r=1, fire=0, pc=0xffff4b84) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b84, onReq=0xffff4b84) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b80, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b80) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b80) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=1, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=1, bufV=1, idx=1) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b84) | Control(mask=0, isLast=1, canAdv=1) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b84 | CMD(v=0, r=1, fire=0, pc=0xffff4b84) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b84, onReq=0xffff4b84) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b84, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b84) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b84) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=1, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b80) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b84 | CMD(v=0, r=1, fire=0, pc=0xffff4b84) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b84, onReq=0xffff4b84) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b80, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b80) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b80) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=1) | FIFOS(rsp=0, out=0)
NOTE(SimpleFetchPipelinePlugin.scala:215):  [FSM] WAITING->UPDATE_PC: Unpacker finished
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b80) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b84 | CMD(v=0, r=1, fire=0, pc=0xffff4b84) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b84, onReq=0xffff4b84) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b80, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b80) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b80) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(SimpleFetchPipelinePlugin.scala:222):  [FSM] UPDATE_PC: Normal PC update from 0xffff4b84 to 0xffff4b8c
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b80) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b84 | CMD(v=1, r=1, fire=1, pc=0xffff4b8c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b8c, onReq=0xffff4b84) | REQ(fire=1) | UNPACKED(valid=0, fire=0, pc=0xffff4b80, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b80) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b80) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(SimpleFetchPipelinePlugin.scala:193):  [FSM] IDLE->WAITING: IFU cmd fired, pcOnRequest=0xffff4b8c
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b80) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b8c | CMD(v=0, r=0, fire=0, pc=0xffff4b8c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0xffff4b88) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b8c, onReq=0xffff4b8c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b80, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b80) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b80) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b80) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b8c | CMD(v=0, r=0, fire=0, pc=0xffff4b8c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b8c, onReq=0xffff4b8c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b80, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b80) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b80) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b80) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:195):  [IFU] DCache response processed: chunkIdx=0, data=0x00000000, mask=0
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b8c | CMD(v=0, r=0, fire=0, pc=0xffff4b8c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=1) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b8c, onReq=0xffff4b8c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b80, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b80) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b80) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b80) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b8c | CMD(v=0, r=0, fire=0, pc=0xffff4b8c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0xffff4b8c) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=1, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b8c, onReq=0xffff4b8c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b80, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b80) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b80) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b80) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b8c | CMD(v=0, r=0, fire=0, pc=0xffff4b8c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=1, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b8c, onReq=0xffff4b8c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b80, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b80) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b80) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b80) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:195):  [IFU] DCache response processed: chunkIdx=1, data=0x00000000, mask=1
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b8c | CMD(v=0, r=0, fire=0, pc=0xffff4b8c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=1) | STATE(fsm=<null>, inflight=1, mask=1, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b8c, onReq=0xffff4b8c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b80, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b80) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b80) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b80) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b8c | CMD(v=0, r=0, fire=0, pc=0xffff4b8c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=3, allChunksReceived=1) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b8c, onReq=0xffff4b8c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b80, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b80) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b80) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b80) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b8c | CMD(v=0, r=0, fire=0, pc=0xffff4b8c) | RSP(v=1, r=1, fire=1, pc=0xffff4b88) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=3, allChunksReceived=1) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b8c, onReq=0xffff4b8c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b80, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b80) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b80) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b80) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b8c | CMD(v=0, r=1, fire=0, pc=0xffff4b8c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b8c, onReq=0xffff4b8c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b80, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b80) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b80) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=1, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=1) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b80) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b8c | CMD(v=0, r=1, fire=0, pc=0xffff4b8c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b8c, onReq=0xffff4b8c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b80, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b80) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b80) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=1, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=1, bufV=1, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b88) | Control(mask=0, isLast=0, canAdv=1) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b8c | CMD(v=0, r=1, fire=0, pc=0xffff4b8c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b8c, onReq=0xffff4b8c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b88, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b88) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b88) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=1, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=1, bufV=1, idx=1) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b8c) | Control(mask=0, isLast=1, canAdv=1) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b8c | CMD(v=0, r=1, fire=0, pc=0xffff4b8c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b8c, onReq=0xffff4b8c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b8c, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b8c) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b8c) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=1, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b88) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b8c | CMD(v=0, r=1, fire=0, pc=0xffff4b8c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b8c, onReq=0xffff4b8c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b88, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b88) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b88) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=1) | FIFOS(rsp=0, out=0)
NOTE(SimpleFetchPipelinePlugin.scala:215):  [FSM] WAITING->UPDATE_PC: Unpacker finished
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b88) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b8c | CMD(v=0, r=1, fire=0, pc=0xffff4b8c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b8c, onReq=0xffff4b8c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b88, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b88) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b88) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(SimpleFetchPipelinePlugin.scala:222):  [FSM] UPDATE_PC: Normal PC update from 0xffff4b8c to 0xffff4b94
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b88) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b8c | CMD(v=1, r=1, fire=1, pc=0xffff4b94) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b94, onReq=0xffff4b8c) | REQ(fire=1) | UNPACKED(valid=0, fire=0, pc=0xffff4b88, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b88) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b88) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(SimpleFetchPipelinePlugin.scala:193):  [FSM] IDLE->WAITING: IFU cmd fired, pcOnRequest=0xffff4b94
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b88) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b94 | CMD(v=0, r=0, fire=0, pc=0xffff4b94) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0xffff4b90) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b94, onReq=0xffff4b94) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b88, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b88) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b88) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b88) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b94 | CMD(v=0, r=0, fire=0, pc=0xffff4b94) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b94, onReq=0xffff4b94) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b88, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b88) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b88) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b88) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:197):  [IFU] DCache response REDO: data=0x00000000 - will retry
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b94 | CMD(v=0, r=0, fire=0, pc=0xffff4b94) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b94, onReq=0xffff4b94) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b88, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b88) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b88) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b88) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b94 | CMD(v=0, r=0, fire=0, pc=0xffff4b94) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0xffff4b90) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b94, onReq=0xffff4b94) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b88, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b88) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b88) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(ExtSRAMController.scala:177):  ExtSRAMController: AR Fire. Addr=0xffff4b90, ID=0, Len=03, Burst=1, Size=2
NOTE(ExtSRAMController.scala:203):  ExtSRAMController: AR Error - Address out of bounds. SRAM Addr=0xffff4b90, End Addr=0xffff4b9c, SRAM Size=0x16384
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b88) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b94 | CMD(v=0, r=0, fire=0, pc=0xffff4b94) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(dcache2.scala:825):  Refill : 0H : 3H rspWithData: 1
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b94, onReq=0xffff4b94) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b88, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b88) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b88) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(ExtSRAMController.scala:413):  ExtSRAMController: READ_RESPONSE_ERROR. ID=0, BurstCountRem=004, Resp=2, Last=0
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b88) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:197):  [IFU] DCache response REDO: data=0x00000000 - will retry
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b94 | CMD(v=0, r=0, fire=0, pc=0xffff4b94) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(dcache2.scala:825):  Refill : 1H : 3H rspWithData: 1
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b94, onReq=0xffff4b94) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b88, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b88) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b88) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(ExtSRAMController.scala:413):  ExtSRAMController: READ_RESPONSE_ERROR. ID=0, BurstCountRem=003, Resp=2, Last=0
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b88) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b94 | CMD(v=0, r=0, fire=0, pc=0xffff4b94) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0xffff4b90) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(dcache2.scala:825):  Refill : 2H : 3H rspWithData: 1
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b94, onReq=0xffff4b94) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b88, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b88) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b88) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(ExtSRAMController.scala:413):  ExtSRAMController: READ_RESPONSE_ERROR. ID=0, BurstCountRem=002, Resp=2, Last=0
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b88) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b94 | CMD(v=0, r=0, fire=0, pc=0xffff4b94) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b94, onReq=0xffff4b94) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b88, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b88) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b88) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(ExtSRAMController.scala:413):  ExtSRAMController: READ_RESPONSE_ERROR. ID=0, BurstCountRem=001, Resp=2, Last=1
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b88) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:197):  [IFU] DCache response REDO: data=0x00000000 - will retry
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b94 | CMD(v=0, r=0, fire=0, pc=0xffff4b94) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b94, onReq=0xffff4b94) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b88, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b88) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b88) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b88) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b94 | CMD(v=0, r=0, fire=0, pc=0xffff4b94) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0xffff4b90) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b94, onReq=0xffff4b94) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b88, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b88) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b88) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b88) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b94 | CMD(v=0, r=0, fire=0, pc=0xffff4b94) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b94, onReq=0xffff4b94) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b88, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b88) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b88) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b88) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:195):  [IFU] DCache response processed: chunkIdx=0, data=0x00000000, mask=0
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b94 | CMD(v=0, r=0, fire=0, pc=0xffff4b94) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=1) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b94, onReq=0xffff4b94) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b88, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b88) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b88) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b88) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b94 | CMD(v=0, r=0, fire=0, pc=0xffff4b94) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0xffff4b94) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=1, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b94, onReq=0xffff4b94) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b88, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b88) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b88) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b88) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b94 | CMD(v=0, r=0, fire=0, pc=0xffff4b94) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=1, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b94, onReq=0xffff4b94) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b88, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b88) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b88) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b88) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:195):  [IFU] DCache response processed: chunkIdx=1, data=0x00000000, mask=1
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b94 | CMD(v=0, r=0, fire=0, pc=0xffff4b94) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=1) | STATE(fsm=<null>, inflight=1, mask=1, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b94, onReq=0xffff4b94) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b88, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b88) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b88) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b88) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b94 | CMD(v=0, r=0, fire=0, pc=0xffff4b94) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=3, allChunksReceived=1) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b94, onReq=0xffff4b94) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b88, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b88) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b88) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b88) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b94 | CMD(v=0, r=0, fire=0, pc=0xffff4b94) | RSP(v=1, r=1, fire=1, pc=0xffff4b90) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=3, allChunksReceived=1) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b94, onReq=0xffff4b94) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b88, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b88) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b88) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b88) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b94 | CMD(v=0, r=1, fire=0, pc=0xffff4b94) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b94, onReq=0xffff4b94) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b88, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b88) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b88) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=1, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=1) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b88) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b94 | CMD(v=0, r=1, fire=0, pc=0xffff4b94) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b94, onReq=0xffff4b94) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b88, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b88) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b88) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=1, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=1, bufV=1, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b90) | Control(mask=0, isLast=0, canAdv=1) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b94 | CMD(v=0, r=1, fire=0, pc=0xffff4b94) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b94, onReq=0xffff4b94) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b90, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b90) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b90) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=1, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=1, bufV=1, idx=1) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b94) | Control(mask=0, isLast=1, canAdv=1) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b94 | CMD(v=0, r=1, fire=0, pc=0xffff4b94) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b94, onReq=0xffff4b94) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b94, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b94) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b94) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=1, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b90) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b94 | CMD(v=0, r=1, fire=0, pc=0xffff4b94) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b94, onReq=0xffff4b94) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b90, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b90) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b90) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=1) | FIFOS(rsp=0, out=0)
NOTE(SimpleFetchPipelinePlugin.scala:215):  [FSM] WAITING->UPDATE_PC: Unpacker finished
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b90) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b94 | CMD(v=0, r=1, fire=0, pc=0xffff4b94) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b94, onReq=0xffff4b94) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b90, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b90) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b90) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(SimpleFetchPipelinePlugin.scala:222):  [FSM] UPDATE_PC: Normal PC update from 0xffff4b94 to 0xffff4b9c
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b90) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b94 | CMD(v=1, r=1, fire=1, pc=0xffff4b9c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b9c, onReq=0xffff4b94) | REQ(fire=1) | UNPACKED(valid=0, fire=0, pc=0xffff4b90, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b90) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b90) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(SimpleFetchPipelinePlugin.scala:193):  [FSM] IDLE->WAITING: IFU cmd fired, pcOnRequest=0xffff4b9c
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b90) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b9c | CMD(v=0, r=0, fire=0, pc=0xffff4b9c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0xffff4b98) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b9c, onReq=0xffff4b9c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b90, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b90) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b90) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b90) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b9c | CMD(v=0, r=0, fire=0, pc=0xffff4b9c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b9c, onReq=0xffff4b9c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b90, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b90) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b90) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b90) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:195):  [IFU] DCache response processed: chunkIdx=0, data=0x00000000, mask=0
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b9c | CMD(v=0, r=0, fire=0, pc=0xffff4b9c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=1) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b9c, onReq=0xffff4b9c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b90, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b90) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b90) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b90) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b9c | CMD(v=0, r=0, fire=0, pc=0xffff4b9c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0xffff4b9c) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=1, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b9c, onReq=0xffff4b9c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b90, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b90) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b90) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b90) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b9c | CMD(v=0, r=0, fire=0, pc=0xffff4b9c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=1, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b9c, onReq=0xffff4b9c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b90, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b90) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b90) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b90) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:195):  [IFU] DCache response processed: chunkIdx=1, data=0x00000000, mask=1
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b9c | CMD(v=0, r=0, fire=0, pc=0xffff4b9c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=1) | STATE(fsm=<null>, inflight=1, mask=1, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b9c, onReq=0xffff4b9c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b90, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b90) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b90) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b90) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b9c | CMD(v=0, r=0, fire=0, pc=0xffff4b9c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=3, allChunksReceived=1) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b9c, onReq=0xffff4b9c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b90, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b90) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b90) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b90) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b9c | CMD(v=0, r=0, fire=0, pc=0xffff4b9c) | RSP(v=1, r=1, fire=1, pc=0xffff4b98) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=3, allChunksReceived=1) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b9c, onReq=0xffff4b9c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b90, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b90) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b90) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b90) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b9c | CMD(v=0, r=1, fire=0, pc=0xffff4b9c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b9c, onReq=0xffff4b9c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b90, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b90) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b90) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=1, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=1) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b90) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b9c | CMD(v=0, r=1, fire=0, pc=0xffff4b9c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b9c, onReq=0xffff4b9c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b90, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b90) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b90) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=1, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=1, bufV=1, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b98) | Control(mask=0, isLast=0, canAdv=1) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b9c | CMD(v=0, r=1, fire=0, pc=0xffff4b9c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b9c, onReq=0xffff4b9c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b98, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b98) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b98) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=1, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=1, bufV=1, idx=1) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b9c) | Control(mask=0, isLast=1, canAdv=1) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b9c | CMD(v=0, r=1, fire=0, pc=0xffff4b9c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b9c, onReq=0xffff4b9c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b9c, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b9c) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b9c) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=1, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b98) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b9c | CMD(v=0, r=1, fire=0, pc=0xffff4b9c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b9c, onReq=0xffff4b9c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b98, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b98) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b98) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=1) | FIFOS(rsp=0, out=0)
NOTE(SimpleFetchPipelinePlugin.scala:215):  [FSM] WAITING->UPDATE_PC: Unpacker finished
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b98) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b9c | CMD(v=0, r=1, fire=0, pc=0xffff4b9c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4b9c, onReq=0xffff4b9c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b98, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b98) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b98) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(SimpleFetchPipelinePlugin.scala:222):  [FSM] UPDATE_PC: Normal PC update from 0xffff4b9c to 0xffff4ba4
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b98) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4b9c | CMD(v=1, r=1, fire=1, pc=0xffff4ba4) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4ba4, onReq=0xffff4b9c) | REQ(fire=1) | UNPACKED(valid=0, fire=0, pc=0xffff4b98, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b98) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b98) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(SimpleFetchPipelinePlugin.scala:193):  [FSM] IDLE->WAITING: IFU cmd fired, pcOnRequest=0xffff4ba4
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b98) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4ba4 | CMD(v=0, r=0, fire=0, pc=0xffff4ba4) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0xffff4ba0) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4ba4, onReq=0xffff4ba4) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b98, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b98) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b98) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b98) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4ba4 | CMD(v=0, r=0, fire=0, pc=0xffff4ba4) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4ba4, onReq=0xffff4ba4) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b98, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b98) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b98) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b98) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:197):  [IFU] DCache response REDO: data=0x00000000 - will retry
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4ba4 | CMD(v=0, r=0, fire=0, pc=0xffff4ba4) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4ba4, onReq=0xffff4ba4) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b98, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b98) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b98) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b98) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4ba4 | CMD(v=0, r=0, fire=0, pc=0xffff4ba4) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0xffff4ba0) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4ba4, onReq=0xffff4ba4) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b98, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b98) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b98) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(ExtSRAMController.scala:177):  ExtSRAMController: AR Fire. Addr=0xffff4ba0, ID=0, Len=03, Burst=1, Size=2
NOTE(ExtSRAMController.scala:203):  ExtSRAMController: AR Error - Address out of bounds. SRAM Addr=0xffff4ba0, End Addr=0xffff4bac, SRAM Size=0x16384
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b98) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4ba4 | CMD(v=0, r=0, fire=0, pc=0xffff4ba4) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(dcache2.scala:825):  Refill : 0H : 3H rspWithData: 1
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4ba4, onReq=0xffff4ba4) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b98, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b98) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b98) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(ExtSRAMController.scala:413):  ExtSRAMController: READ_RESPONSE_ERROR. ID=0, BurstCountRem=004, Resp=2, Last=0
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b98) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:197):  [IFU] DCache response REDO: data=0x00000000 - will retry
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4ba4 | CMD(v=0, r=0, fire=0, pc=0xffff4ba4) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(dcache2.scala:825):  Refill : 1H : 3H rspWithData: 1
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4ba4, onReq=0xffff4ba4) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b98, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b98) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b98) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(ExtSRAMController.scala:413):  ExtSRAMController: READ_RESPONSE_ERROR. ID=0, BurstCountRem=003, Resp=2, Last=0
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b98) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4ba4 | CMD(v=0, r=0, fire=0, pc=0xffff4ba4) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0xffff4ba0) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(dcache2.scala:825):  Refill : 2H : 3H rspWithData: 1
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4ba4, onReq=0xffff4ba4) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b98, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b98) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b98) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(ExtSRAMController.scala:413):  ExtSRAMController: READ_RESPONSE_ERROR. ID=0, BurstCountRem=002, Resp=2, Last=0
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b98) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4ba4 | CMD(v=0, r=0, fire=0, pc=0xffff4ba4) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4ba4, onReq=0xffff4ba4) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b98, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b98) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b98) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(ExtSRAMController.scala:413):  ExtSRAMController: READ_RESPONSE_ERROR. ID=0, BurstCountRem=001, Resp=2, Last=1
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b98) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:197):  [IFU] DCache response REDO: data=0x00000000 - will retry
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4ba4 | CMD(v=0, r=0, fire=0, pc=0xffff4ba4) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4ba4, onReq=0xffff4ba4) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b98, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b98) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b98) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b98) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4ba4 | CMD(v=0, r=0, fire=0, pc=0xffff4ba4) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0xffff4ba0) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4ba4, onReq=0xffff4ba4) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b98, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b98) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b98) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b98) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4ba4 | CMD(v=0, r=0, fire=0, pc=0xffff4ba4) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4ba4, onReq=0xffff4ba4) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b98, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b98) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b98) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b98) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:195):  [IFU] DCache response processed: chunkIdx=0, data=0x00000000, mask=0
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4ba4 | CMD(v=0, r=0, fire=0, pc=0xffff4ba4) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=1) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4ba4, onReq=0xffff4ba4) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b98, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b98) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b98) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b98) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4ba4 | CMD(v=0, r=0, fire=0, pc=0xffff4ba4) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0xffff4ba4) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=1, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4ba4, onReq=0xffff4ba4) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b98, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b98) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b98) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b98) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4ba4 | CMD(v=0, r=0, fire=0, pc=0xffff4ba4) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=1, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4ba4, onReq=0xffff4ba4) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b98, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b98) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b98) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b98) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:195):  [IFU] DCache response processed: chunkIdx=1, data=0x00000000, mask=1
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4ba4 | CMD(v=0, r=0, fire=0, pc=0xffff4ba4) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=1) | STATE(fsm=<null>, inflight=1, mask=1, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4ba4, onReq=0xffff4ba4) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b98, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b98) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b98) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b98) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4ba4 | CMD(v=0, r=0, fire=0, pc=0xffff4ba4) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=3, allChunksReceived=1) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4ba4, onReq=0xffff4ba4) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b98, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b98) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b98) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b98) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4ba4 | CMD(v=0, r=0, fire=0, pc=0xffff4ba4) | RSP(v=1, r=1, fire=1, pc=0xffff4ba0) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=3, allChunksReceived=1) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4ba4, onReq=0xffff4ba4) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b98, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b98) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b98) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b98) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4ba4 | CMD(v=0, r=1, fire=0, pc=0xffff4ba4) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4ba4, onReq=0xffff4ba4) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b98, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b98) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b98) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=1, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=1) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4b98) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4ba4 | CMD(v=0, r=1, fire=0, pc=0xffff4ba4) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4ba4, onReq=0xffff4ba4) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4b98, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4b98) | REDIRECT(Soft=0, Hard=0, Target=0xffff4b98) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=1, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=1, bufV=1, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4ba0) | Control(mask=0, isLast=0, canAdv=1) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4ba4 | CMD(v=0, r=1, fire=0, pc=0xffff4ba4) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4ba4, onReq=0xffff4ba4) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4ba0, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4ba0) | REDIRECT(Soft=0, Hard=0, Target=0xffff4ba0) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=1, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=1, bufV=1, idx=1) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4ba4) | Control(mask=0, isLast=1, canAdv=1) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4ba4 | CMD(v=0, r=1, fire=0, pc=0xffff4ba4) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4ba4, onReq=0xffff4ba4) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4ba4, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4ba4) | REDIRECT(Soft=0, Hard=0, Target=0xffff4ba4) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=1, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4ba0) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4ba4 | CMD(v=0, r=1, fire=0, pc=0xffff4ba4) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4ba4, onReq=0xffff4ba4) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4ba0, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4ba0) | REDIRECT(Soft=0, Hard=0, Target=0xffff4ba0) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=1) | FIFOS(rsp=0, out=0)
NOTE(SimpleFetchPipelinePlugin.scala:215):  [FSM] WAITING->UPDATE_PC: Unpacker finished
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4ba0) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4ba4 | CMD(v=0, r=1, fire=0, pc=0xffff4ba4) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4ba4, onReq=0xffff4ba4) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4ba0, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4ba0) | REDIRECT(Soft=0, Hard=0, Target=0xffff4ba0) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(SimpleFetchPipelinePlugin.scala:222):  [FSM] UPDATE_PC: Normal PC update from 0xffff4ba4 to 0xffff4bac
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4ba0) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4ba4 | CMD(v=1, r=1, fire=1, pc=0xffff4bac) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bac, onReq=0xffff4ba4) | REQ(fire=1) | UNPACKED(valid=0, fire=0, pc=0xffff4ba0, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4ba0) | REDIRECT(Soft=0, Hard=0, Target=0xffff4ba0) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(SimpleFetchPipelinePlugin.scala:193):  [FSM] IDLE->WAITING: IFU cmd fired, pcOnRequest=0xffff4bac
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4ba0) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bac | CMD(v=0, r=0, fire=0, pc=0xffff4bac) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0xffff4ba8) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bac, onReq=0xffff4bac) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4ba0, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4ba0) | REDIRECT(Soft=0, Hard=0, Target=0xffff4ba0) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4ba0) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bac | CMD(v=0, r=0, fire=0, pc=0xffff4bac) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bac, onReq=0xffff4bac) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4ba0, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4ba0) | REDIRECT(Soft=0, Hard=0, Target=0xffff4ba0) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4ba0) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:195):  [IFU] DCache response processed: chunkIdx=0, data=0x00000000, mask=0
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bac | CMD(v=0, r=0, fire=0, pc=0xffff4bac) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=1) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bac, onReq=0xffff4bac) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4ba0, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4ba0) | REDIRECT(Soft=0, Hard=0, Target=0xffff4ba0) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4ba0) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bac | CMD(v=0, r=0, fire=0, pc=0xffff4bac) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0xffff4bac) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=1, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bac, onReq=0xffff4bac) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4ba0, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4ba0) | REDIRECT(Soft=0, Hard=0, Target=0xffff4ba0) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4ba0) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bac | CMD(v=0, r=0, fire=0, pc=0xffff4bac) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=1, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bac, onReq=0xffff4bac) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4ba0, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4ba0) | REDIRECT(Soft=0, Hard=0, Target=0xffff4ba0) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4ba0) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:195):  [IFU] DCache response processed: chunkIdx=1, data=0x00000000, mask=1
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bac | CMD(v=0, r=0, fire=0, pc=0xffff4bac) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=1) | STATE(fsm=<null>, inflight=1, mask=1, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bac, onReq=0xffff4bac) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4ba0, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4ba0) | REDIRECT(Soft=0, Hard=0, Target=0xffff4ba0) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4ba0) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bac | CMD(v=0, r=0, fire=0, pc=0xffff4bac) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=3, allChunksReceived=1) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bac, onReq=0xffff4bac) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4ba0, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4ba0) | REDIRECT(Soft=0, Hard=0, Target=0xffff4ba0) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4ba0) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bac | CMD(v=0, r=0, fire=0, pc=0xffff4bac) | RSP(v=1, r=1, fire=1, pc=0xffff4ba8) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=3, allChunksReceived=1) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bac, onReq=0xffff4bac) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4ba0, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4ba0) | REDIRECT(Soft=0, Hard=0, Target=0xffff4ba0) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4ba0) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bac | CMD(v=0, r=1, fire=0, pc=0xffff4bac) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bac, onReq=0xffff4bac) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4ba0, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4ba0) | REDIRECT(Soft=0, Hard=0, Target=0xffff4ba0) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=1, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=1) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4ba0) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bac | CMD(v=0, r=1, fire=0, pc=0xffff4bac) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bac, onReq=0xffff4bac) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4ba0, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4ba0) | REDIRECT(Soft=0, Hard=0, Target=0xffff4ba0) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=1, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=1, bufV=1, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4ba8) | Control(mask=0, isLast=0, canAdv=1) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bac | CMD(v=0, r=1, fire=0, pc=0xffff4bac) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bac, onReq=0xffff4bac) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4ba8, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4ba8) | REDIRECT(Soft=0, Hard=0, Target=0xffff4ba8) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=1, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=1, bufV=1, idx=1) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4bac) | Control(mask=0, isLast=1, canAdv=1) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bac | CMD(v=0, r=1, fire=0, pc=0xffff4bac) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bac, onReq=0xffff4bac) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4bac, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4bac) | REDIRECT(Soft=0, Hard=0, Target=0xffff4bac) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=1, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4ba8) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bac | CMD(v=0, r=1, fire=0, pc=0xffff4bac) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bac, onReq=0xffff4bac) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4ba8, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4ba8) | REDIRECT(Soft=0, Hard=0, Target=0xffff4ba8) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=1) | FIFOS(rsp=0, out=0)
NOTE(SimpleFetchPipelinePlugin.scala:215):  [FSM] WAITING->UPDATE_PC: Unpacker finished
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4ba8) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bac | CMD(v=0, r=1, fire=0, pc=0xffff4bac) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bac, onReq=0xffff4bac) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4ba8, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4ba8) | REDIRECT(Soft=0, Hard=0, Target=0xffff4ba8) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(SimpleFetchPipelinePlugin.scala:222):  [FSM] UPDATE_PC: Normal PC update from 0xffff4bac to 0xffff4bb4
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4ba8) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bac | CMD(v=1, r=1, fire=1, pc=0xffff4bb4) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bb4, onReq=0xffff4bac) | REQ(fire=1) | UNPACKED(valid=0, fire=0, pc=0xffff4ba8, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4ba8) | REDIRECT(Soft=0, Hard=0, Target=0xffff4ba8) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(SimpleFetchPipelinePlugin.scala:193):  [FSM] IDLE->WAITING: IFU cmd fired, pcOnRequest=0xffff4bb4
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4ba8) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bb4 | CMD(v=0, r=0, fire=0, pc=0xffff4bb4) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0xffff4bb0) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bb4, onReq=0xffff4bb4) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4ba8, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4ba8) | REDIRECT(Soft=0, Hard=0, Target=0xffff4ba8) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4ba8) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bb4 | CMD(v=0, r=0, fire=0, pc=0xffff4bb4) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bb4, onReq=0xffff4bb4) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4ba8, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4ba8) | REDIRECT(Soft=0, Hard=0, Target=0xffff4ba8) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4ba8) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:197):  [IFU] DCache response REDO: data=0x00000000 - will retry
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bb4 | CMD(v=0, r=0, fire=0, pc=0xffff4bb4) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bb4, onReq=0xffff4bb4) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4ba8, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4ba8) | REDIRECT(Soft=0, Hard=0, Target=0xffff4ba8) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4ba8) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bb4 | CMD(v=0, r=0, fire=0, pc=0xffff4bb4) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0xffff4bb0) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bb4, onReq=0xffff4bb4) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4ba8, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4ba8) | REDIRECT(Soft=0, Hard=0, Target=0xffff4ba8) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(ExtSRAMController.scala:177):  ExtSRAMController: AR Fire. Addr=0xffff4bb0, ID=0, Len=03, Burst=1, Size=2
NOTE(ExtSRAMController.scala:203):  ExtSRAMController: AR Error - Address out of bounds. SRAM Addr=0xffff4bb0, End Addr=0xffff4bbc, SRAM Size=0x16384
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4ba8) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bb4 | CMD(v=0, r=0, fire=0, pc=0xffff4bb4) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(dcache2.scala:825):  Refill : 0H : 3H rspWithData: 1
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bb4, onReq=0xffff4bb4) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4ba8, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4ba8) | REDIRECT(Soft=0, Hard=0, Target=0xffff4ba8) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(ExtSRAMController.scala:413):  ExtSRAMController: READ_RESPONSE_ERROR. ID=0, BurstCountRem=004, Resp=2, Last=0
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4ba8) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:197):  [IFU] DCache response REDO: data=0x00000000 - will retry
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bb4 | CMD(v=0, r=0, fire=0, pc=0xffff4bb4) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(dcache2.scala:825):  Refill : 1H : 3H rspWithData: 1
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bb4, onReq=0xffff4bb4) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4ba8, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4ba8) | REDIRECT(Soft=0, Hard=0, Target=0xffff4ba8) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(ExtSRAMController.scala:413):  ExtSRAMController: READ_RESPONSE_ERROR. ID=0, BurstCountRem=003, Resp=2, Last=0
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4ba8) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bb4 | CMD(v=0, r=0, fire=0, pc=0xffff4bb4) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0xffff4bb0) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(dcache2.scala:825):  Refill : 2H : 3H rspWithData: 1
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bb4, onReq=0xffff4bb4) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4ba8, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4ba8) | REDIRECT(Soft=0, Hard=0, Target=0xffff4ba8) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(ExtSRAMController.scala:413):  ExtSRAMController: READ_RESPONSE_ERROR. ID=0, BurstCountRem=002, Resp=2, Last=0
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4ba8) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bb4 | CMD(v=0, r=0, fire=0, pc=0xffff4bb4) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bb4, onReq=0xffff4bb4) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4ba8, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4ba8) | REDIRECT(Soft=0, Hard=0, Target=0xffff4ba8) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(ExtSRAMController.scala:413):  ExtSRAMController: READ_RESPONSE_ERROR. ID=0, BurstCountRem=001, Resp=2, Last=1
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4ba8) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:197):  [IFU] DCache response REDO: data=0x00000000 - will retry
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bb4 | CMD(v=0, r=0, fire=0, pc=0xffff4bb4) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bb4, onReq=0xffff4bb4) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4ba8, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4ba8) | REDIRECT(Soft=0, Hard=0, Target=0xffff4ba8) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4ba8) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bb4 | CMD(v=0, r=0, fire=0, pc=0xffff4bb4) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0xffff4bb0) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bb4, onReq=0xffff4bb4) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4ba8, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4ba8) | REDIRECT(Soft=0, Hard=0, Target=0xffff4ba8) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4ba8) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bb4 | CMD(v=0, r=0, fire=0, pc=0xffff4bb4) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bb4, onReq=0xffff4bb4) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4ba8, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4ba8) | REDIRECT(Soft=0, Hard=0, Target=0xffff4ba8) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4ba8) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:195):  [IFU] DCache response processed: chunkIdx=0, data=0x00000000, mask=0
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bb4 | CMD(v=0, r=0, fire=0, pc=0xffff4bb4) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=1) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bb4, onReq=0xffff4bb4) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4ba8, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4ba8) | REDIRECT(Soft=0, Hard=0, Target=0xffff4ba8) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4ba8) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bb4 | CMD(v=0, r=0, fire=0, pc=0xffff4bb4) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0xffff4bb4) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=1, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bb4, onReq=0xffff4bb4) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4ba8, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4ba8) | REDIRECT(Soft=0, Hard=0, Target=0xffff4ba8) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4ba8) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bb4 | CMD(v=0, r=0, fire=0, pc=0xffff4bb4) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=1, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bb4, onReq=0xffff4bb4) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4ba8, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4ba8) | REDIRECT(Soft=0, Hard=0, Target=0xffff4ba8) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4ba8) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:195):  [IFU] DCache response processed: chunkIdx=1, data=0x00000000, mask=1
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bb4 | CMD(v=0, r=0, fire=0, pc=0xffff4bb4) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=1) | STATE(fsm=<null>, inflight=1, mask=1, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bb4, onReq=0xffff4bb4) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4ba8, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4ba8) | REDIRECT(Soft=0, Hard=0, Target=0xffff4ba8) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4ba8) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bb4 | CMD(v=0, r=0, fire=0, pc=0xffff4bb4) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=3, allChunksReceived=1) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bb4, onReq=0xffff4bb4) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4ba8, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4ba8) | REDIRECT(Soft=0, Hard=0, Target=0xffff4ba8) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4ba8) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bb4 | CMD(v=0, r=0, fire=0, pc=0xffff4bb4) | RSP(v=1, r=1, fire=1, pc=0xffff4bb0) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=3, allChunksReceived=1) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bb4, onReq=0xffff4bb4) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4ba8, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4ba8) | REDIRECT(Soft=0, Hard=0, Target=0xffff4ba8) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4ba8) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bb4 | CMD(v=0, r=1, fire=0, pc=0xffff4bb4) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bb4, onReq=0xffff4bb4) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4ba8, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4ba8) | REDIRECT(Soft=0, Hard=0, Target=0xffff4ba8) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=1, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=1) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4ba8) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bb4 | CMD(v=0, r=1, fire=0, pc=0xffff4bb4) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bb4, onReq=0xffff4bb4) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4ba8, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4ba8) | REDIRECT(Soft=0, Hard=0, Target=0xffff4ba8) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=1, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=1, bufV=1, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4bb0) | Control(mask=0, isLast=0, canAdv=1) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bb4 | CMD(v=0, r=1, fire=0, pc=0xffff4bb4) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bb4, onReq=0xffff4bb4) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4bb0, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4bb0) | REDIRECT(Soft=0, Hard=0, Target=0xffff4bb0) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=1, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=1, bufV=1, idx=1) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4bb4) | Control(mask=0, isLast=1, canAdv=1) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bb4 | CMD(v=0, r=1, fire=0, pc=0xffff4bb4) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bb4, onReq=0xffff4bb4) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4bb4, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4bb4) | REDIRECT(Soft=0, Hard=0, Target=0xffff4bb4) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=1, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4bb0) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bb4 | CMD(v=0, r=1, fire=0, pc=0xffff4bb4) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bb4, onReq=0xffff4bb4) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4bb0, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4bb0) | REDIRECT(Soft=0, Hard=0, Target=0xffff4bb0) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=1) | FIFOS(rsp=0, out=0)
NOTE(SimpleFetchPipelinePlugin.scala:215):  [FSM] WAITING->UPDATE_PC: Unpacker finished
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4bb0) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bb4 | CMD(v=0, r=1, fire=0, pc=0xffff4bb4) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bb4, onReq=0xffff4bb4) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4bb0, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4bb0) | REDIRECT(Soft=0, Hard=0, Target=0xffff4bb0) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(SimpleFetchPipelinePlugin.scala:222):  [FSM] UPDATE_PC: Normal PC update from 0xffff4bb4 to 0xffff4bbc
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4bb0) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bb4 | CMD(v=1, r=1, fire=1, pc=0xffff4bbc) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bbc, onReq=0xffff4bb4) | REQ(fire=1) | UNPACKED(valid=0, fire=0, pc=0xffff4bb0, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4bb0) | REDIRECT(Soft=0, Hard=0, Target=0xffff4bb0) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(SimpleFetchPipelinePlugin.scala:193):  [FSM] IDLE->WAITING: IFU cmd fired, pcOnRequest=0xffff4bbc
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4bb0) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bbc | CMD(v=0, r=0, fire=0, pc=0xffff4bbc) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0xffff4bb8) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bbc, onReq=0xffff4bbc) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4bb0, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4bb0) | REDIRECT(Soft=0, Hard=0, Target=0xffff4bb0) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4bb0) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bbc | CMD(v=0, r=0, fire=0, pc=0xffff4bbc) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bbc, onReq=0xffff4bbc) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4bb0, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4bb0) | REDIRECT(Soft=0, Hard=0, Target=0xffff4bb0) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4bb0) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:195):  [IFU] DCache response processed: chunkIdx=0, data=0x00000000, mask=0
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bbc | CMD(v=0, r=0, fire=0, pc=0xffff4bbc) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=1) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bbc, onReq=0xffff4bbc) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4bb0, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4bb0) | REDIRECT(Soft=0, Hard=0, Target=0xffff4bb0) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4bb0) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bbc | CMD(v=0, r=0, fire=0, pc=0xffff4bbc) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0xffff4bbc) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=1, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bbc, onReq=0xffff4bbc) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4bb0, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4bb0) | REDIRECT(Soft=0, Hard=0, Target=0xffff4bb0) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4bb0) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bbc | CMD(v=0, r=0, fire=0, pc=0xffff4bbc) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=1, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bbc, onReq=0xffff4bbc) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4bb0, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4bb0) | REDIRECT(Soft=0, Hard=0, Target=0xffff4bb0) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4bb0) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:195):  [IFU] DCache response processed: chunkIdx=1, data=0x00000000, mask=1
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bbc | CMD(v=0, r=0, fire=0, pc=0xffff4bbc) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=1) | STATE(fsm=<null>, inflight=1, mask=1, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bbc, onReq=0xffff4bbc) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4bb0, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4bb0) | REDIRECT(Soft=0, Hard=0, Target=0xffff4bb0) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4bb0) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bbc | CMD(v=0, r=0, fire=0, pc=0xffff4bbc) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=3, allChunksReceived=1) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bbc, onReq=0xffff4bbc) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4bb0, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4bb0) | REDIRECT(Soft=0, Hard=0, Target=0xffff4bb0) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4bb0) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bbc | CMD(v=0, r=0, fire=0, pc=0xffff4bbc) | RSP(v=1, r=1, fire=1, pc=0xffff4bb8) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=3, allChunksReceived=1) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bbc, onReq=0xffff4bbc) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4bb0, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4bb0) | REDIRECT(Soft=0, Hard=0, Target=0xffff4bb0) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4bb0) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bbc | CMD(v=0, r=1, fire=0, pc=0xffff4bbc) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bbc, onReq=0xffff4bbc) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4bb0, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4bb0) | REDIRECT(Soft=0, Hard=0, Target=0xffff4bb0) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=1, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=1) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4bb0) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bbc | CMD(v=0, r=1, fire=0, pc=0xffff4bbc) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bbc, onReq=0xffff4bbc) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4bb0, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4bb0) | REDIRECT(Soft=0, Hard=0, Target=0xffff4bb0) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=1, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=1, bufV=1, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4bb8) | Control(mask=0, isLast=0, canAdv=1) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bbc | CMD(v=0, r=1, fire=0, pc=0xffff4bbc) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bbc, onReq=0xffff4bbc) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4bb8, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4bb8) | REDIRECT(Soft=0, Hard=0, Target=0xffff4bb8) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=1, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=1, bufV=1, idx=1) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4bbc) | Control(mask=0, isLast=1, canAdv=1) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bbc | CMD(v=0, r=1, fire=0, pc=0xffff4bbc) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bbc, onReq=0xffff4bbc) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4bbc, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4bbc) | REDIRECT(Soft=0, Hard=0, Target=0xffff4bbc) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=1, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4bb8) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bbc | CMD(v=0, r=1, fire=0, pc=0xffff4bbc) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bbc, onReq=0xffff4bbc) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4bb8, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4bb8) | REDIRECT(Soft=0, Hard=0, Target=0xffff4bb8) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=1) | FIFOS(rsp=0, out=0)
NOTE(SimpleFetchPipelinePlugin.scala:215):  [FSM] WAITING->UPDATE_PC: Unpacker finished
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4bb8) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bbc | CMD(v=0, r=1, fire=0, pc=0xffff4bbc) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bbc, onReq=0xffff4bbc) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4bb8, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4bb8) | REDIRECT(Soft=0, Hard=0, Target=0xffff4bb8) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(SimpleFetchPipelinePlugin.scala:222):  [FSM] UPDATE_PC: Normal PC update from 0xffff4bbc to 0xffff4bc4
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4bb8) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bbc | CMD(v=1, r=1, fire=1, pc=0xffff4bc4) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bc4, onReq=0xffff4bbc) | REQ(fire=1) | UNPACKED(valid=0, fire=0, pc=0xffff4bb8, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4bb8) | REDIRECT(Soft=0, Hard=0, Target=0xffff4bb8) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(SimpleFetchPipelinePlugin.scala:193):  [FSM] IDLE->WAITING: IFU cmd fired, pcOnRequest=0xffff4bc4
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4bb8) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bc4 | CMD(v=0, r=0, fire=0, pc=0xffff4bc4) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0xffff4bc0) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bc4, onReq=0xffff4bc4) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4bb8, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4bb8) | REDIRECT(Soft=0, Hard=0, Target=0xffff4bb8) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4bb8) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bc4 | CMD(v=0, r=0, fire=0, pc=0xffff4bc4) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bc4, onReq=0xffff4bc4) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4bb8, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4bb8) | REDIRECT(Soft=0, Hard=0, Target=0xffff4bb8) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4bb8) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:197):  [IFU] DCache response REDO: data=0x00000000 - will retry
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bc4 | CMD(v=0, r=0, fire=0, pc=0xffff4bc4) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bc4, onReq=0xffff4bc4) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4bb8, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4bb8) | REDIRECT(Soft=0, Hard=0, Target=0xffff4bb8) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4bb8) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bc4 | CMD(v=0, r=0, fire=0, pc=0xffff4bc4) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0xffff4bc0) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bc4, onReq=0xffff4bc4) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4bb8, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4bb8) | REDIRECT(Soft=0, Hard=0, Target=0xffff4bb8) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(ExtSRAMController.scala:177):  ExtSRAMController: AR Fire. Addr=0xffff4bc0, ID=0, Len=03, Burst=1, Size=2
NOTE(ExtSRAMController.scala:203):  ExtSRAMController: AR Error - Address out of bounds. SRAM Addr=0xffff4bc0, End Addr=0xffff4bcc, SRAM Size=0x16384
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4bb8) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bc4 | CMD(v=0, r=0, fire=0, pc=0xffff4bc4) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(dcache2.scala:825):  Refill : 0H : 3H rspWithData: 1
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bc4, onReq=0xffff4bc4) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4bb8, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4bb8) | REDIRECT(Soft=0, Hard=0, Target=0xffff4bb8) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(ExtSRAMController.scala:413):  ExtSRAMController: READ_RESPONSE_ERROR. ID=0, BurstCountRem=004, Resp=2, Last=0
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4bb8) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:197):  [IFU] DCache response REDO: data=0x00000000 - will retry
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bc4 | CMD(v=0, r=0, fire=0, pc=0xffff4bc4) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(dcache2.scala:825):  Refill : 1H : 3H rspWithData: 1
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bc4, onReq=0xffff4bc4) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4bb8, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4bb8) | REDIRECT(Soft=0, Hard=0, Target=0xffff4bb8) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(ExtSRAMController.scala:413):  ExtSRAMController: READ_RESPONSE_ERROR. ID=0, BurstCountRem=003, Resp=2, Last=0
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4bb8) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bc4 | CMD(v=0, r=0, fire=0, pc=0xffff4bc4) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0xffff4bc0) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(dcache2.scala:825):  Refill : 2H : 3H rspWithData: 1
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bc4, onReq=0xffff4bc4) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4bb8, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4bb8) | REDIRECT(Soft=0, Hard=0, Target=0xffff4bb8) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(ExtSRAMController.scala:413):  ExtSRAMController: READ_RESPONSE_ERROR. ID=0, BurstCountRem=002, Resp=2, Last=0
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4bb8) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bc4 | CMD(v=0, r=0, fire=0, pc=0xffff4bc4) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bc4, onReq=0xffff4bc4) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4bb8, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4bb8) | REDIRECT(Soft=0, Hard=0, Target=0xffff4bb8) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(ExtSRAMController.scala:413):  ExtSRAMController: READ_RESPONSE_ERROR. ID=0, BurstCountRem=001, Resp=2, Last=1
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4bb8) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:197):  [IFU] DCache response REDO: data=0x00000000 - will retry
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bc4 | CMD(v=0, r=0, fire=0, pc=0xffff4bc4) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bc4, onReq=0xffff4bc4) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4bb8, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4bb8) | REDIRECT(Soft=0, Hard=0, Target=0xffff4bb8) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4bb8) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bc4 | CMD(v=0, r=0, fire=0, pc=0xffff4bc4) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0xffff4bc0) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bc4, onReq=0xffff4bc4) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4bb8, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4bb8) | REDIRECT(Soft=0, Hard=0, Target=0xffff4bb8) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4bb8) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bc4 | CMD(v=0, r=0, fire=0, pc=0xffff4bc4) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bc4, onReq=0xffff4bc4) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4bb8, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4bb8) | REDIRECT(Soft=0, Hard=0, Target=0xffff4bb8) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4bb8) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:195):  [IFU] DCache response processed: chunkIdx=0, data=0x00000000, mask=0
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bc4 | CMD(v=0, r=0, fire=0, pc=0xffff4bc4) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=1) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bc4, onReq=0xffff4bc4) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4bb8, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4bb8) | REDIRECT(Soft=0, Hard=0, Target=0xffff4bb8) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4bb8) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bc4 | CMD(v=0, r=0, fire=0, pc=0xffff4bc4) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0xffff4bc4) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=1, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bc4, onReq=0xffff4bc4) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4bb8, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4bb8) | REDIRECT(Soft=0, Hard=0, Target=0xffff4bb8) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4bb8) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bc4 | CMD(v=0, r=0, fire=0, pc=0xffff4bc4) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=1, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bc4, onReq=0xffff4bc4) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4bb8, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4bb8) | REDIRECT(Soft=0, Hard=0, Target=0xffff4bb8) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4bb8) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:195):  [IFU] DCache response processed: chunkIdx=1, data=0x00000000, mask=1
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bc4 | CMD(v=0, r=0, fire=0, pc=0xffff4bc4) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=1) | STATE(fsm=<null>, inflight=1, mask=1, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bc4, onReq=0xffff4bc4) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4bb8, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4bb8) | REDIRECT(Soft=0, Hard=0, Target=0xffff4bb8) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4bb8) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bc4 | CMD(v=0, r=0, fire=0, pc=0xffff4bc4) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=3, allChunksReceived=1) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bc4, onReq=0xffff4bc4) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4bb8, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4bb8) | REDIRECT(Soft=0, Hard=0, Target=0xffff4bb8) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4bb8) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bc4 | CMD(v=0, r=0, fire=0, pc=0xffff4bc4) | RSP(v=1, r=1, fire=1, pc=0xffff4bc0) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=3, allChunksReceived=1) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bc4, onReq=0xffff4bc4) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4bb8, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4bb8) | REDIRECT(Soft=0, Hard=0, Target=0xffff4bb8) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4bb8) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bc4 | CMD(v=0, r=1, fire=0, pc=0xffff4bc4) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bc4, onReq=0xffff4bc4) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4bb8, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4bb8) | REDIRECT(Soft=0, Hard=0, Target=0xffff4bb8) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=1, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=1) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4bb8) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bc4 | CMD(v=0, r=1, fire=0, pc=0xffff4bc4) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bc4, onReq=0xffff4bc4) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4bb8, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4bb8) | REDIRECT(Soft=0, Hard=0, Target=0xffff4bb8) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=1, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=1, bufV=1, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4bc0) | Control(mask=0, isLast=0, canAdv=1) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bc4 | CMD(v=0, r=1, fire=0, pc=0xffff4bc4) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bc4, onReq=0xffff4bc4) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4bc0, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4bc0) | REDIRECT(Soft=0, Hard=0, Target=0xffff4bc0) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=1, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=1, bufV=1, idx=1) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4bc4) | Control(mask=0, isLast=1, canAdv=1) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bc4 | CMD(v=0, r=1, fire=0, pc=0xffff4bc4) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bc4, onReq=0xffff4bc4) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4bc4, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4bc4) | REDIRECT(Soft=0, Hard=0, Target=0xffff4bc4) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=1, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4bc0) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bc4 | CMD(v=0, r=1, fire=0, pc=0xffff4bc4) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bc4, onReq=0xffff4bc4) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4bc0, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4bc0) | REDIRECT(Soft=0, Hard=0, Target=0xffff4bc0) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=1) | FIFOS(rsp=0, out=0)
NOTE(SimpleFetchPipelinePlugin.scala:215):  [FSM] WAITING->UPDATE_PC: Unpacker finished
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4bc0) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bc4 | CMD(v=0, r=1, fire=0, pc=0xffff4bc4) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bc4, onReq=0xffff4bc4) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4bc0, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4bc0) | REDIRECT(Soft=0, Hard=0, Target=0xffff4bc0) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(SimpleFetchPipelinePlugin.scala:222):  [FSM] UPDATE_PC: Normal PC update from 0xffff4bc4 to 0xffff4bcc
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4bc0) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bc4 | CMD(v=1, r=1, fire=1, pc=0xffff4bcc) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bcc, onReq=0xffff4bc4) | REQ(fire=1) | UNPACKED(valid=0, fire=0, pc=0xffff4bc0, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4bc0) | REDIRECT(Soft=0, Hard=0, Target=0xffff4bc0) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(SimpleFetchPipelinePlugin.scala:193):  [FSM] IDLE->WAITING: IFU cmd fired, pcOnRequest=0xffff4bcc
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4bc0) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bcc | CMD(v=0, r=0, fire=0, pc=0xffff4bcc) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0xffff4bc8) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bcc, onReq=0xffff4bcc) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4bc0, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4bc0) | REDIRECT(Soft=0, Hard=0, Target=0xffff4bc0) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4bc0) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bcc | CMD(v=0, r=0, fire=0, pc=0xffff4bcc) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bcc, onReq=0xffff4bcc) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4bc0, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4bc0) | REDIRECT(Soft=0, Hard=0, Target=0xffff4bc0) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4bc0) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:195):  [IFU] DCache response processed: chunkIdx=0, data=0x00000000, mask=0
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bcc | CMD(v=0, r=0, fire=0, pc=0xffff4bcc) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=1) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bcc, onReq=0xffff4bcc) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4bc0, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4bc0) | REDIRECT(Soft=0, Hard=0, Target=0xffff4bc0) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4bc0) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bcc | CMD(v=0, r=0, fire=0, pc=0xffff4bcc) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0xffff4bcc) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=1, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bcc, onReq=0xffff4bcc) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4bc0, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4bc0) | REDIRECT(Soft=0, Hard=0, Target=0xffff4bc0) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4bc0) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bcc | CMD(v=0, r=0, fire=0, pc=0xffff4bcc) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=1, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bcc, onReq=0xffff4bcc) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4bc0, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4bc0) | REDIRECT(Soft=0, Hard=0, Target=0xffff4bc0) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4bc0) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:195):  [IFU] DCache response processed: chunkIdx=1, data=0x00000000, mask=1
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bcc | CMD(v=0, r=0, fire=0, pc=0xffff4bcc) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=1) | STATE(fsm=<null>, inflight=1, mask=1, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bcc, onReq=0xffff4bcc) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4bc0, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4bc0) | REDIRECT(Soft=0, Hard=0, Target=0xffff4bc0) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4bc0) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bcc | CMD(v=0, r=0, fire=0, pc=0xffff4bcc) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=3, allChunksReceived=1) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bcc, onReq=0xffff4bcc) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4bc0, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4bc0) | REDIRECT(Soft=0, Hard=0, Target=0xffff4bc0) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4bc0) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bcc | CMD(v=0, r=0, fire=0, pc=0xffff4bcc) | RSP(v=1, r=1, fire=1, pc=0xffff4bc8) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=3, allChunksReceived=1) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bcc, onReq=0xffff4bcc) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4bc0, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4bc0) | REDIRECT(Soft=0, Hard=0, Target=0xffff4bc0) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4bc0) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bcc | CMD(v=0, r=1, fire=0, pc=0xffff4bcc) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bcc, onReq=0xffff4bcc) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4bc0, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4bc0) | REDIRECT(Soft=0, Hard=0, Target=0xffff4bc0) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=1, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=1) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4bc0) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bcc | CMD(v=0, r=1, fire=0, pc=0xffff4bcc) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bcc, onReq=0xffff4bcc) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4bc0, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4bc0) | REDIRECT(Soft=0, Hard=0, Target=0xffff4bc0) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=1, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=1, bufV=1, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4bc8) | Control(mask=0, isLast=0, canAdv=1) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bcc | CMD(v=0, r=1, fire=0, pc=0xffff4bcc) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bcc, onReq=0xffff4bcc) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4bc8, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4bc8) | REDIRECT(Soft=0, Hard=0, Target=0xffff4bc8) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=1, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=1, bufV=1, idx=1) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4bcc) | Control(mask=0, isLast=1, canAdv=1) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bcc | CMD(v=0, r=1, fire=0, pc=0xffff4bcc) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bcc, onReq=0xffff4bcc) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4bcc, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4bcc) | REDIRECT(Soft=0, Hard=0, Target=0xffff4bcc) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=1, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4bc8) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bcc | CMD(v=0, r=1, fire=0, pc=0xffff4bcc) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bcc, onReq=0xffff4bcc) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4bc8, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4bc8) | REDIRECT(Soft=0, Hard=0, Target=0xffff4bc8) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=1) | FIFOS(rsp=0, out=0)
NOTE(SimpleFetchPipelinePlugin.scala:215):  [FSM] WAITING->UPDATE_PC: Unpacker finished
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4bc8) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bcc | CMD(v=0, r=1, fire=0, pc=0xffff4bcc) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bcc, onReq=0xffff4bcc) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4bc8, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4bc8) | REDIRECT(Soft=0, Hard=0, Target=0xffff4bc8) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(SimpleFetchPipelinePlugin.scala:222):  [FSM] UPDATE_PC: Normal PC update from 0xffff4bcc to 0xffff4bd4
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4bc8) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bcc | CMD(v=1, r=1, fire=1, pc=0xffff4bd4) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bd4, onReq=0xffff4bcc) | REQ(fire=1) | UNPACKED(valid=0, fire=0, pc=0xffff4bc8, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4bc8) | REDIRECT(Soft=0, Hard=0, Target=0xffff4bc8) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(SimpleFetchPipelinePlugin.scala:193):  [FSM] IDLE->WAITING: IFU cmd fired, pcOnRequest=0xffff4bd4
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4bc8) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bd4 | CMD(v=0, r=0, fire=0, pc=0xffff4bd4) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0xffff4bd0) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bd4, onReq=0xffff4bd4) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4bc8, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4bc8) | REDIRECT(Soft=0, Hard=0, Target=0xffff4bc8) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4bc8) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bd4 | CMD(v=0, r=0, fire=0, pc=0xffff4bd4) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bd4, onReq=0xffff4bd4) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4bc8, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4bc8) | REDIRECT(Soft=0, Hard=0, Target=0xffff4bc8) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4bc8) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:197):  [IFU] DCache response REDO: data=0x00000000 - will retry
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bd4 | CMD(v=0, r=0, fire=0, pc=0xffff4bd4) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bd4, onReq=0xffff4bd4) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4bc8, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4bc8) | REDIRECT(Soft=0, Hard=0, Target=0xffff4bc8) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4bc8) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bd4 | CMD(v=0, r=0, fire=0, pc=0xffff4bd4) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0xffff4bd0) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bd4, onReq=0xffff4bd4) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4bc8, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4bc8) | REDIRECT(Soft=0, Hard=0, Target=0xffff4bc8) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(ExtSRAMController.scala:177):  ExtSRAMController: AR Fire. Addr=0xffff4bd0, ID=0, Len=03, Burst=1, Size=2
NOTE(ExtSRAMController.scala:203):  ExtSRAMController: AR Error - Address out of bounds. SRAM Addr=0xffff4bd0, End Addr=0xffff4bdc, SRAM Size=0x16384
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4bc8) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bd4 | CMD(v=0, r=0, fire=0, pc=0xffff4bd4) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(dcache2.scala:825):  Refill : 0H : 3H rspWithData: 1
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bd4, onReq=0xffff4bd4) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4bc8, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4bc8) | REDIRECT(Soft=0, Hard=0, Target=0xffff4bc8) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(ExtSRAMController.scala:413):  ExtSRAMController: READ_RESPONSE_ERROR. ID=0, BurstCountRem=004, Resp=2, Last=0
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4bc8) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:197):  [IFU] DCache response REDO: data=0x00000000 - will retry
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bd4 | CMD(v=0, r=0, fire=0, pc=0xffff4bd4) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(dcache2.scala:825):  Refill : 1H : 3H rspWithData: 1
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bd4, onReq=0xffff4bd4) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4bc8, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4bc8) | REDIRECT(Soft=0, Hard=0, Target=0xffff4bc8) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(ExtSRAMController.scala:413):  ExtSRAMController: READ_RESPONSE_ERROR. ID=0, BurstCountRem=003, Resp=2, Last=0
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4bc8) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bd4 | CMD(v=0, r=0, fire=0, pc=0xffff4bd4) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0xffff4bd0) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(dcache2.scala:825):  Refill : 2H : 3H rspWithData: 1
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bd4, onReq=0xffff4bd4) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4bc8, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4bc8) | REDIRECT(Soft=0, Hard=0, Target=0xffff4bc8) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(ExtSRAMController.scala:413):  ExtSRAMController: READ_RESPONSE_ERROR. ID=0, BurstCountRem=002, Resp=2, Last=0
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4bc8) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bd4 | CMD(v=0, r=0, fire=0, pc=0xffff4bd4) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bd4, onReq=0xffff4bd4) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4bc8, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4bc8) | REDIRECT(Soft=0, Hard=0, Target=0xffff4bc8) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(ExtSRAMController.scala:413):  ExtSRAMController: READ_RESPONSE_ERROR. ID=0, BurstCountRem=001, Resp=2, Last=1
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4bc8) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:197):  [IFU] DCache response REDO: data=0x00000000 - will retry
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bd4 | CMD(v=0, r=0, fire=0, pc=0xffff4bd4) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bd4, onReq=0xffff4bd4) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4bc8, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4bc8) | REDIRECT(Soft=0, Hard=0, Target=0xffff4bc8) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4bc8) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bd4 | CMD(v=0, r=0, fire=0, pc=0xffff4bd4) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0xffff4bd0) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bd4, onReq=0xffff4bd4) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4bc8, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4bc8) | REDIRECT(Soft=0, Hard=0, Target=0xffff4bc8) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4bc8) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bd4 | CMD(v=0, r=0, fire=0, pc=0xffff4bd4) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bd4, onReq=0xffff4bd4) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4bc8, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4bc8) | REDIRECT(Soft=0, Hard=0, Target=0xffff4bc8) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4bc8) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:195):  [IFU] DCache response processed: chunkIdx=0, data=0x00000000, mask=0
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bd4 | CMD(v=0, r=0, fire=0, pc=0xffff4bd4) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=1) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bd4, onReq=0xffff4bd4) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4bc8, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4bc8) | REDIRECT(Soft=0, Hard=0, Target=0xffff4bc8) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4bc8) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bd4 | CMD(v=0, r=0, fire=0, pc=0xffff4bd4) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0xffff4bd4) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=1, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bd4, onReq=0xffff4bd4) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4bc8, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4bc8) | REDIRECT(Soft=0, Hard=0, Target=0xffff4bc8) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4bc8) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bd4 | CMD(v=0, r=0, fire=0, pc=0xffff4bd4) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=1, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bd4, onReq=0xffff4bd4) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4bc8, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4bc8) | REDIRECT(Soft=0, Hard=0, Target=0xffff4bc8) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4bc8) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:195):  [IFU] DCache response processed: chunkIdx=1, data=0x00000000, mask=1
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bd4 | CMD(v=0, r=0, fire=0, pc=0xffff4bd4) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=1) | STATE(fsm=<null>, inflight=1, mask=1, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bd4, onReq=0xffff4bd4) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4bc8, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4bc8) | REDIRECT(Soft=0, Hard=0, Target=0xffff4bc8) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4bc8) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bd4 | CMD(v=0, r=0, fire=0, pc=0xffff4bd4) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=3, allChunksReceived=1) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bd4, onReq=0xffff4bd4) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4bc8, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4bc8) | REDIRECT(Soft=0, Hard=0, Target=0xffff4bc8) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4bc8) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bd4 | CMD(v=0, r=0, fire=0, pc=0xffff4bd4) | RSP(v=1, r=1, fire=1, pc=0xffff4bd0) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=3, allChunksReceived=1) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bd4, onReq=0xffff4bd4) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4bc8, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4bc8) | REDIRECT(Soft=0, Hard=0, Target=0xffff4bc8) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4bc8) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bd4 | CMD(v=0, r=1, fire=0, pc=0xffff4bd4) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bd4, onReq=0xffff4bd4) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4bc8, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4bc8) | REDIRECT(Soft=0, Hard=0, Target=0xffff4bc8) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=1, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=1) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4bc8) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bd4 | CMD(v=0, r=1, fire=0, pc=0xffff4bd4) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bd4, onReq=0xffff4bd4) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4bc8, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4bc8) | REDIRECT(Soft=0, Hard=0, Target=0xffff4bc8) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=1, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=1, bufV=1, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4bd0) | Control(mask=0, isLast=0, canAdv=1) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bd4 | CMD(v=0, r=1, fire=0, pc=0xffff4bd4) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bd4, onReq=0xffff4bd4) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4bd0, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4bd0) | REDIRECT(Soft=0, Hard=0, Target=0xffff4bd0) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=1, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=1, bufV=1, idx=1) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4bd4) | Control(mask=0, isLast=1, canAdv=1) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bd4 | CMD(v=0, r=1, fire=0, pc=0xffff4bd4) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bd4, onReq=0xffff4bd4) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4bd4, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4bd4) | REDIRECT(Soft=0, Hard=0, Target=0xffff4bd4) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=1, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4bd0) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bd4 | CMD(v=0, r=1, fire=0, pc=0xffff4bd4) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bd4, onReq=0xffff4bd4) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4bd0, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4bd0) | REDIRECT(Soft=0, Hard=0, Target=0xffff4bd0) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=1) | FIFOS(rsp=0, out=0)
NOTE(SimpleFetchPipelinePlugin.scala:215):  [FSM] WAITING->UPDATE_PC: Unpacker finished
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4bd0) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bd4 | CMD(v=0, r=1, fire=0, pc=0xffff4bd4) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bd4, onReq=0xffff4bd4) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4bd0, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4bd0) | REDIRECT(Soft=0, Hard=0, Target=0xffff4bd0) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(SimpleFetchPipelinePlugin.scala:222):  [FSM] UPDATE_PC: Normal PC update from 0xffff4bd4 to 0xffff4bdc
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4bd0) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bd4 | CMD(v=1, r=1, fire=1, pc=0xffff4bdc) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bdc, onReq=0xffff4bd4) | REQ(fire=1) | UNPACKED(valid=0, fire=0, pc=0xffff4bd0, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4bd0) | REDIRECT(Soft=0, Hard=0, Target=0xffff4bd0) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(SimpleFetchPipelinePlugin.scala:193):  [FSM] IDLE->WAITING: IFU cmd fired, pcOnRequest=0xffff4bdc
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4bd0) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bdc | CMD(v=0, r=0, fire=0, pc=0xffff4bdc) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0xffff4bd8) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bdc, onReq=0xffff4bdc) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4bd0, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4bd0) | REDIRECT(Soft=0, Hard=0, Target=0xffff4bd0) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4bd0) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bdc | CMD(v=0, r=0, fire=0, pc=0xffff4bdc) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bdc, onReq=0xffff4bdc) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4bd0, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4bd0) | REDIRECT(Soft=0, Hard=0, Target=0xffff4bd0) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4bd0) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:195):  [IFU] DCache response processed: chunkIdx=0, data=0x00000000, mask=0
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bdc | CMD(v=0, r=0, fire=0, pc=0xffff4bdc) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=1) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bdc, onReq=0xffff4bdc) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4bd0, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4bd0) | REDIRECT(Soft=0, Hard=0, Target=0xffff4bd0) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4bd0) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bdc | CMD(v=0, r=0, fire=0, pc=0xffff4bdc) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0xffff4bdc) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=1, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bdc, onReq=0xffff4bdc) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4bd0, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4bd0) | REDIRECT(Soft=0, Hard=0, Target=0xffff4bd0) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4bd0) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bdc | CMD(v=0, r=0, fire=0, pc=0xffff4bdc) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=1, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bdc, onReq=0xffff4bdc) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4bd0, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4bd0) | REDIRECT(Soft=0, Hard=0, Target=0xffff4bd0) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4bd0) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:195):  [IFU] DCache response processed: chunkIdx=1, data=0x00000000, mask=1
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bdc | CMD(v=0, r=0, fire=0, pc=0xffff4bdc) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=1) | STATE(fsm=<null>, inflight=1, mask=1, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bdc, onReq=0xffff4bdc) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4bd0, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4bd0) | REDIRECT(Soft=0, Hard=0, Target=0xffff4bd0) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4bd0) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bdc | CMD(v=0, r=0, fire=0, pc=0xffff4bdc) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=3, allChunksReceived=1) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bdc, onReq=0xffff4bdc) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4bd0, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4bd0) | REDIRECT(Soft=0, Hard=0, Target=0xffff4bd0) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4bd0) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bdc | CMD(v=0, r=0, fire=0, pc=0xffff4bdc) | RSP(v=1, r=1, fire=1, pc=0xffff4bd8) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=3, allChunksReceived=1) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bdc, onReq=0xffff4bdc) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4bd0, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4bd0) | REDIRECT(Soft=0, Hard=0, Target=0xffff4bd0) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4bd0) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bdc | CMD(v=0, r=1, fire=0, pc=0xffff4bdc) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bdc, onReq=0xffff4bdc) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4bd0, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4bd0) | REDIRECT(Soft=0, Hard=0, Target=0xffff4bd0) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=1, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=1) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4bd0) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bdc | CMD(v=0, r=1, fire=0, pc=0xffff4bdc) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bdc, onReq=0xffff4bdc) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4bd0, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4bd0) | REDIRECT(Soft=0, Hard=0, Target=0xffff4bd0) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=1, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=1, bufV=1, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4bd8) | Control(mask=0, isLast=0, canAdv=1) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bdc | CMD(v=0, r=1, fire=0, pc=0xffff4bdc) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bdc, onReq=0xffff4bdc) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4bd8, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4bd8) | REDIRECT(Soft=0, Hard=0, Target=0xffff4bd8) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=1, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=1, bufV=1, idx=1) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4bdc) | Control(mask=0, isLast=1, canAdv=1) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bdc | CMD(v=0, r=1, fire=0, pc=0xffff4bdc) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bdc, onReq=0xffff4bdc) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4bdc, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4bdc) | REDIRECT(Soft=0, Hard=0, Target=0xffff4bdc) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=1, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4bd8) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bdc | CMD(v=0, r=1, fire=0, pc=0xffff4bdc) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bdc, onReq=0xffff4bdc) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4bd8, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4bd8) | REDIRECT(Soft=0, Hard=0, Target=0xffff4bd8) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=1) | FIFOS(rsp=0, out=0)
NOTE(SimpleFetchPipelinePlugin.scala:215):  [FSM] WAITING->UPDATE_PC: Unpacker finished
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4bd8) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bdc | CMD(v=0, r=1, fire=0, pc=0xffff4bdc) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bdc, onReq=0xffff4bdc) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4bd8, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4bd8) | REDIRECT(Soft=0, Hard=0, Target=0xffff4bd8) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(SimpleFetchPipelinePlugin.scala:222):  [FSM] UPDATE_PC: Normal PC update from 0xffff4bdc to 0xffff4be4
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4bd8) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bdc | CMD(v=1, r=1, fire=1, pc=0xffff4be4) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4be4, onReq=0xffff4bdc) | REQ(fire=1) | UNPACKED(valid=0, fire=0, pc=0xffff4bd8, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4bd8) | REDIRECT(Soft=0, Hard=0, Target=0xffff4bd8) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(SimpleFetchPipelinePlugin.scala:193):  [FSM] IDLE->WAITING: IFU cmd fired, pcOnRequest=0xffff4be4
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4bd8) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4be4 | CMD(v=0, r=0, fire=0, pc=0xffff4be4) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0xffff4be0) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4be4, onReq=0xffff4be4) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4bd8, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4bd8) | REDIRECT(Soft=0, Hard=0, Target=0xffff4bd8) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4bd8) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4be4 | CMD(v=0, r=0, fire=0, pc=0xffff4be4) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4be4, onReq=0xffff4be4) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4bd8, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4bd8) | REDIRECT(Soft=0, Hard=0, Target=0xffff4bd8) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4bd8) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:197):  [IFU] DCache response REDO: data=0x00000000 - will retry
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4be4 | CMD(v=0, r=0, fire=0, pc=0xffff4be4) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4be4, onReq=0xffff4be4) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4bd8, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4bd8) | REDIRECT(Soft=0, Hard=0, Target=0xffff4bd8) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4bd8) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4be4 | CMD(v=0, r=0, fire=0, pc=0xffff4be4) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0xffff4be0) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4be4, onReq=0xffff4be4) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4bd8, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4bd8) | REDIRECT(Soft=0, Hard=0, Target=0xffff4bd8) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(ExtSRAMController.scala:177):  ExtSRAMController: AR Fire. Addr=0xffff4be0, ID=0, Len=03, Burst=1, Size=2
NOTE(ExtSRAMController.scala:203):  ExtSRAMController: AR Error - Address out of bounds. SRAM Addr=0xffff4be0, End Addr=0xffff4bec, SRAM Size=0x16384
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4bd8) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4be4 | CMD(v=0, r=0, fire=0, pc=0xffff4be4) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(dcache2.scala:825):  Refill : 0H : 3H rspWithData: 1
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4be4, onReq=0xffff4be4) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4bd8, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4bd8) | REDIRECT(Soft=0, Hard=0, Target=0xffff4bd8) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(ExtSRAMController.scala:413):  ExtSRAMController: READ_RESPONSE_ERROR. ID=0, BurstCountRem=004, Resp=2, Last=0
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4bd8) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:197):  [IFU] DCache response REDO: data=0x00000000 - will retry
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4be4 | CMD(v=0, r=0, fire=0, pc=0xffff4be4) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(dcache2.scala:825):  Refill : 1H : 3H rspWithData: 1
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4be4, onReq=0xffff4be4) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4bd8, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4bd8) | REDIRECT(Soft=0, Hard=0, Target=0xffff4bd8) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(ExtSRAMController.scala:413):  ExtSRAMController: READ_RESPONSE_ERROR. ID=0, BurstCountRem=003, Resp=2, Last=0
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4bd8) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4be4 | CMD(v=0, r=0, fire=0, pc=0xffff4be4) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0xffff4be0) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(dcache2.scala:825):  Refill : 2H : 3H rspWithData: 1
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4be4, onReq=0xffff4be4) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4bd8, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4bd8) | REDIRECT(Soft=0, Hard=0, Target=0xffff4bd8) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(ExtSRAMController.scala:413):  ExtSRAMController: READ_RESPONSE_ERROR. ID=0, BurstCountRem=002, Resp=2, Last=0
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4bd8) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4be4 | CMD(v=0, r=0, fire=0, pc=0xffff4be4) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4be4, onReq=0xffff4be4) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4bd8, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4bd8) | REDIRECT(Soft=0, Hard=0, Target=0xffff4bd8) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(ExtSRAMController.scala:413):  ExtSRAMController: READ_RESPONSE_ERROR. ID=0, BurstCountRem=001, Resp=2, Last=1
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4bd8) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:197):  [IFU] DCache response REDO: data=0x00000000 - will retry
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4be4 | CMD(v=0, r=0, fire=0, pc=0xffff4be4) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4be4, onReq=0xffff4be4) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4bd8, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4bd8) | REDIRECT(Soft=0, Hard=0, Target=0xffff4bd8) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4bd8) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4be4 | CMD(v=0, r=0, fire=0, pc=0xffff4be4) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0xffff4be0) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4be4, onReq=0xffff4be4) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4bd8, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4bd8) | REDIRECT(Soft=0, Hard=0, Target=0xffff4bd8) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4bd8) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4be4 | CMD(v=0, r=0, fire=0, pc=0xffff4be4) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4be4, onReq=0xffff4be4) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4bd8, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4bd8) | REDIRECT(Soft=0, Hard=0, Target=0xffff4bd8) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4bd8) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:195):  [IFU] DCache response processed: chunkIdx=0, data=0x00000000, mask=0
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4be4 | CMD(v=0, r=0, fire=0, pc=0xffff4be4) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=1) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4be4, onReq=0xffff4be4) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4bd8, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4bd8) | REDIRECT(Soft=0, Hard=0, Target=0xffff4bd8) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4bd8) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4be4 | CMD(v=0, r=0, fire=0, pc=0xffff4be4) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0xffff4be4) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=1, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4be4, onReq=0xffff4be4) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4bd8, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4bd8) | REDIRECT(Soft=0, Hard=0, Target=0xffff4bd8) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4bd8) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4be4 | CMD(v=0, r=0, fire=0, pc=0xffff4be4) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=1, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4be4, onReq=0xffff4be4) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4bd8, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4bd8) | REDIRECT(Soft=0, Hard=0, Target=0xffff4bd8) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4bd8) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:195):  [IFU] DCache response processed: chunkIdx=1, data=0x00000000, mask=1
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4be4 | CMD(v=0, r=0, fire=0, pc=0xffff4be4) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=1) | STATE(fsm=<null>, inflight=1, mask=1, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4be4, onReq=0xffff4be4) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4bd8, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4bd8) | REDIRECT(Soft=0, Hard=0, Target=0xffff4bd8) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4bd8) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4be4 | CMD(v=0, r=0, fire=0, pc=0xffff4be4) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=3, allChunksReceived=1) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4be4, onReq=0xffff4be4) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4bd8, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4bd8) | REDIRECT(Soft=0, Hard=0, Target=0xffff4bd8) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4bd8) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4be4 | CMD(v=0, r=0, fire=0, pc=0xffff4be4) | RSP(v=1, r=1, fire=1, pc=0xffff4be0) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=3, allChunksReceived=1) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4be4, onReq=0xffff4be4) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4bd8, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4bd8) | REDIRECT(Soft=0, Hard=0, Target=0xffff4bd8) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4bd8) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4be4 | CMD(v=0, r=1, fire=0, pc=0xffff4be4) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4be4, onReq=0xffff4be4) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4bd8, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4bd8) | REDIRECT(Soft=0, Hard=0, Target=0xffff4bd8) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=1, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=1) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4bd8) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4be4 | CMD(v=0, r=1, fire=0, pc=0xffff4be4) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4be4, onReq=0xffff4be4) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4bd8, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4bd8) | REDIRECT(Soft=0, Hard=0, Target=0xffff4bd8) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=1, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=1, bufV=1, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4be0) | Control(mask=0, isLast=0, canAdv=1) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4be4 | CMD(v=0, r=1, fire=0, pc=0xffff4be4) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4be4, onReq=0xffff4be4) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4be0, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4be0) | REDIRECT(Soft=0, Hard=0, Target=0xffff4be0) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=1, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=1, bufV=1, idx=1) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4be4) | Control(mask=0, isLast=1, canAdv=1) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4be4 | CMD(v=0, r=1, fire=0, pc=0xffff4be4) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4be4, onReq=0xffff4be4) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4be4, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4be4) | REDIRECT(Soft=0, Hard=0, Target=0xffff4be4) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=1, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4be0) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4be4 | CMD(v=0, r=1, fire=0, pc=0xffff4be4) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4be4, onReq=0xffff4be4) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4be0, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4be0) | REDIRECT(Soft=0, Hard=0, Target=0xffff4be0) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=1) | FIFOS(rsp=0, out=0)
NOTE(SimpleFetchPipelinePlugin.scala:215):  [FSM] WAITING->UPDATE_PC: Unpacker finished
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4be0) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4be4 | CMD(v=0, r=1, fire=0, pc=0xffff4be4) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4be4, onReq=0xffff4be4) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4be0, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4be0) | REDIRECT(Soft=0, Hard=0, Target=0xffff4be0) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(SimpleFetchPipelinePlugin.scala:222):  [FSM] UPDATE_PC: Normal PC update from 0xffff4be4 to 0xffff4bec
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4be0) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4be4 | CMD(v=1, r=1, fire=1, pc=0xffff4bec) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bec, onReq=0xffff4be4) | REQ(fire=1) | UNPACKED(valid=0, fire=0, pc=0xffff4be0, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4be0) | REDIRECT(Soft=0, Hard=0, Target=0xffff4be0) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(SimpleFetchPipelinePlugin.scala:193):  [FSM] IDLE->WAITING: IFU cmd fired, pcOnRequest=0xffff4bec
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4be0) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bec | CMD(v=0, r=0, fire=0, pc=0xffff4bec) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0xffff4be8) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bec, onReq=0xffff4bec) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4be0, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4be0) | REDIRECT(Soft=0, Hard=0, Target=0xffff4be0) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4be0) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bec | CMD(v=0, r=0, fire=0, pc=0xffff4bec) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bec, onReq=0xffff4bec) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4be0, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4be0) | REDIRECT(Soft=0, Hard=0, Target=0xffff4be0) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4be0) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:195):  [IFU] DCache response processed: chunkIdx=0, data=0x00000000, mask=0
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bec | CMD(v=0, r=0, fire=0, pc=0xffff4bec) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=1) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bec, onReq=0xffff4bec) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4be0, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4be0) | REDIRECT(Soft=0, Hard=0, Target=0xffff4be0) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4be0) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bec | CMD(v=0, r=0, fire=0, pc=0xffff4bec) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0xffff4bec) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=1, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bec, onReq=0xffff4bec) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4be0, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4be0) | REDIRECT(Soft=0, Hard=0, Target=0xffff4be0) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4be0) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bec | CMD(v=0, r=0, fire=0, pc=0xffff4bec) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=1, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bec, onReq=0xffff4bec) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4be0, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4be0) | REDIRECT(Soft=0, Hard=0, Target=0xffff4be0) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4be0) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:195):  [IFU] DCache response processed: chunkIdx=1, data=0x00000000, mask=1
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bec | CMD(v=0, r=0, fire=0, pc=0xffff4bec) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=1) | STATE(fsm=<null>, inflight=1, mask=1, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bec, onReq=0xffff4bec) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4be0, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4be0) | REDIRECT(Soft=0, Hard=0, Target=0xffff4be0) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4be0) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bec | CMD(v=0, r=0, fire=0, pc=0xffff4bec) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=3, allChunksReceived=1) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bec, onReq=0xffff4bec) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4be0, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4be0) | REDIRECT(Soft=0, Hard=0, Target=0xffff4be0) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4be0) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bec | CMD(v=0, r=0, fire=0, pc=0xffff4bec) | RSP(v=1, r=1, fire=1, pc=0xffff4be8) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=3, allChunksReceived=1) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bec, onReq=0xffff4bec) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4be0, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4be0) | REDIRECT(Soft=0, Hard=0, Target=0xffff4be0) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4be0) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bec | CMD(v=0, r=1, fire=0, pc=0xffff4bec) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bec, onReq=0xffff4bec) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4be0, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4be0) | REDIRECT(Soft=0, Hard=0, Target=0xffff4be0) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=1, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=1) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4be0) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bec | CMD(v=0, r=1, fire=0, pc=0xffff4bec) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bec, onReq=0xffff4bec) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4be0, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4be0) | REDIRECT(Soft=0, Hard=0, Target=0xffff4be0) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=1, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=1, bufV=1, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4be8) | Control(mask=0, isLast=0, canAdv=1) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bec | CMD(v=0, r=1, fire=0, pc=0xffff4bec) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bec, onReq=0xffff4bec) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4be8, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4be8) | REDIRECT(Soft=0, Hard=0, Target=0xffff4be8) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=1, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=1, bufV=1, idx=1) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4bec) | Control(mask=0, isLast=1, canAdv=1) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bec | CMD(v=0, r=1, fire=0, pc=0xffff4bec) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bec, onReq=0xffff4bec) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4bec, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4bec) | REDIRECT(Soft=0, Hard=0, Target=0xffff4bec) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=1, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4be8) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bec | CMD(v=0, r=1, fire=0, pc=0xffff4bec) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bec, onReq=0xffff4bec) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4be8, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4be8) | REDIRECT(Soft=0, Hard=0, Target=0xffff4be8) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=1) | FIFOS(rsp=0, out=0)
NOTE(SimpleFetchPipelinePlugin.scala:215):  [FSM] WAITING->UPDATE_PC: Unpacker finished
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4be8) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bec | CMD(v=0, r=1, fire=0, pc=0xffff4bec) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bec, onReq=0xffff4bec) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4be8, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4be8) | REDIRECT(Soft=0, Hard=0, Target=0xffff4be8) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(SimpleFetchPipelinePlugin.scala:222):  [FSM] UPDATE_PC: Normal PC update from 0xffff4bec to 0xffff4bf4
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4be8) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bec | CMD(v=1, r=1, fire=1, pc=0xffff4bf4) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bf4, onReq=0xffff4bec) | REQ(fire=1) | UNPACKED(valid=0, fire=0, pc=0xffff4be8, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4be8) | REDIRECT(Soft=0, Hard=0, Target=0xffff4be8) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(SimpleFetchPipelinePlugin.scala:193):  [FSM] IDLE->WAITING: IFU cmd fired, pcOnRequest=0xffff4bf4
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4be8) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bf4 | CMD(v=0, r=0, fire=0, pc=0xffff4bf4) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0xffff4bf0) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bf4, onReq=0xffff4bf4) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4be8, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4be8) | REDIRECT(Soft=0, Hard=0, Target=0xffff4be8) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4be8) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bf4 | CMD(v=0, r=0, fire=0, pc=0xffff4bf4) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bf4, onReq=0xffff4bf4) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4be8, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4be8) | REDIRECT(Soft=0, Hard=0, Target=0xffff4be8) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4be8) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:197):  [IFU] DCache response REDO: data=0x00000000 - will retry
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bf4 | CMD(v=0, r=0, fire=0, pc=0xffff4bf4) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bf4, onReq=0xffff4bf4) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4be8, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4be8) | REDIRECT(Soft=0, Hard=0, Target=0xffff4be8) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4be8) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bf4 | CMD(v=0, r=0, fire=0, pc=0xffff4bf4) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0xffff4bf0) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bf4, onReq=0xffff4bf4) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4be8, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4be8) | REDIRECT(Soft=0, Hard=0, Target=0xffff4be8) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(ExtSRAMController.scala:177):  ExtSRAMController: AR Fire. Addr=0xffff4bf0, ID=0, Len=03, Burst=1, Size=2
NOTE(ExtSRAMController.scala:203):  ExtSRAMController: AR Error - Address out of bounds. SRAM Addr=0xffff4bf0, End Addr=0xffff4bfc, SRAM Size=0x16384
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4be8) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bf4 | CMD(v=0, r=0, fire=0, pc=0xffff4bf4) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(dcache2.scala:825):  Refill : 0H : 3H rspWithData: 1
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bf4, onReq=0xffff4bf4) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4be8, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4be8) | REDIRECT(Soft=0, Hard=0, Target=0xffff4be8) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(ExtSRAMController.scala:413):  ExtSRAMController: READ_RESPONSE_ERROR. ID=0, BurstCountRem=004, Resp=2, Last=0
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4be8) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:197):  [IFU] DCache response REDO: data=0x00000000 - will retry
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bf4 | CMD(v=0, r=0, fire=0, pc=0xffff4bf4) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(dcache2.scala:825):  Refill : 1H : 3H rspWithData: 1
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bf4, onReq=0xffff4bf4) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4be8, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4be8) | REDIRECT(Soft=0, Hard=0, Target=0xffff4be8) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(ExtSRAMController.scala:413):  ExtSRAMController: READ_RESPONSE_ERROR. ID=0, BurstCountRem=003, Resp=2, Last=0
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4be8) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bf4 | CMD(v=0, r=0, fire=0, pc=0xffff4bf4) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0xffff4bf0) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(dcache2.scala:825):  Refill : 2H : 3H rspWithData: 1
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bf4, onReq=0xffff4bf4) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4be8, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4be8) | REDIRECT(Soft=0, Hard=0, Target=0xffff4be8) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(ExtSRAMController.scala:413):  ExtSRAMController: READ_RESPONSE_ERROR. ID=0, BurstCountRem=002, Resp=2, Last=0
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4be8) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bf4 | CMD(v=0, r=0, fire=0, pc=0xffff4bf4) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bf4, onReq=0xffff4bf4) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4be8, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4be8) | REDIRECT(Soft=0, Hard=0, Target=0xffff4be8) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(ExtSRAMController.scala:413):  ExtSRAMController: READ_RESPONSE_ERROR. ID=0, BurstCountRem=001, Resp=2, Last=1
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4be8) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:197):  [IFU] DCache response REDO: data=0x00000000 - will retry
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bf4 | CMD(v=0, r=0, fire=0, pc=0xffff4bf4) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bf4, onReq=0xffff4bf4) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4be8, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4be8) | REDIRECT(Soft=0, Hard=0, Target=0xffff4be8) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4be8) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bf4 | CMD(v=0, r=0, fire=0, pc=0xffff4bf4) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0xffff4bf0) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bf4, onReq=0xffff4bf4) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4be8, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4be8) | REDIRECT(Soft=0, Hard=0, Target=0xffff4be8) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4be8) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bf4 | CMD(v=0, r=0, fire=0, pc=0xffff4bf4) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bf4, onReq=0xffff4bf4) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4be8, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4be8) | REDIRECT(Soft=0, Hard=0, Target=0xffff4be8) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4be8) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:195):  [IFU] DCache response processed: chunkIdx=0, data=0x00000000, mask=0
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bf4 | CMD(v=0, r=0, fire=0, pc=0xffff4bf4) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=1) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bf4, onReq=0xffff4bf4) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4be8, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4be8) | REDIRECT(Soft=0, Hard=0, Target=0xffff4be8) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4be8) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bf4 | CMD(v=0, r=0, fire=0, pc=0xffff4bf4) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0xffff4bf4) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=1, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bf4, onReq=0xffff4bf4) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4be8, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4be8) | REDIRECT(Soft=0, Hard=0, Target=0xffff4be8) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4be8) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bf4 | CMD(v=0, r=0, fire=0, pc=0xffff4bf4) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=1, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bf4, onReq=0xffff4bf4) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4be8, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4be8) | REDIRECT(Soft=0, Hard=0, Target=0xffff4be8) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4be8) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:195):  [IFU] DCache response processed: chunkIdx=1, data=0x00000000, mask=1
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bf4 | CMD(v=0, r=0, fire=0, pc=0xffff4bf4) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=1) | STATE(fsm=<null>, inflight=1, mask=1, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bf4, onReq=0xffff4bf4) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4be8, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4be8) | REDIRECT(Soft=0, Hard=0, Target=0xffff4be8) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4be8) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bf4 | CMD(v=0, r=0, fire=0, pc=0xffff4bf4) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=3, allChunksReceived=1) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bf4, onReq=0xffff4bf4) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4be8, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4be8) | REDIRECT(Soft=0, Hard=0, Target=0xffff4be8) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4be8) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bf4 | CMD(v=0, r=0, fire=0, pc=0xffff4bf4) | RSP(v=1, r=1, fire=1, pc=0xffff4bf0) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=3, allChunksReceived=1) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bf4, onReq=0xffff4bf4) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4be8, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4be8) | REDIRECT(Soft=0, Hard=0, Target=0xffff4be8) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4be8) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bf4 | CMD(v=0, r=1, fire=0, pc=0xffff4bf4) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bf4, onReq=0xffff4bf4) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4be8, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4be8) | REDIRECT(Soft=0, Hard=0, Target=0xffff4be8) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=1, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=1) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4be8) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bf4 | CMD(v=0, r=1, fire=0, pc=0xffff4bf4) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bf4, onReq=0xffff4bf4) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4be8, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4be8) | REDIRECT(Soft=0, Hard=0, Target=0xffff4be8) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=1, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=1, bufV=1, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4bf0) | Control(mask=0, isLast=0, canAdv=1) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bf4 | CMD(v=0, r=1, fire=0, pc=0xffff4bf4) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bf4, onReq=0xffff4bf4) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4bf0, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4bf0) | REDIRECT(Soft=0, Hard=0, Target=0xffff4bf0) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=1, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=1, bufV=1, idx=1) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4bf4) | Control(mask=0, isLast=1, canAdv=1) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bf4 | CMD(v=0, r=1, fire=0, pc=0xffff4bf4) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bf4, onReq=0xffff4bf4) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4bf4, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4bf4) | REDIRECT(Soft=0, Hard=0, Target=0xffff4bf4) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=1, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4bf0) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bf4 | CMD(v=0, r=1, fire=0, pc=0xffff4bf4) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bf4, onReq=0xffff4bf4) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4bf0, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4bf0) | REDIRECT(Soft=0, Hard=0, Target=0xffff4bf0) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=1) | FIFOS(rsp=0, out=0)
NOTE(SimpleFetchPipelinePlugin.scala:215):  [FSM] WAITING->UPDATE_PC: Unpacker finished
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4bf0) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bf4 | CMD(v=0, r=1, fire=0, pc=0xffff4bf4) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bf4, onReq=0xffff4bf4) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4bf0, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4bf0) | REDIRECT(Soft=0, Hard=0, Target=0xffff4bf0) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(SimpleFetchPipelinePlugin.scala:222):  [FSM] UPDATE_PC: Normal PC update from 0xffff4bf4 to 0xffff4bfc
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4bf0) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bf4 | CMD(v=1, r=1, fire=1, pc=0xffff4bfc) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bfc, onReq=0xffff4bf4) | REQ(fire=1) | UNPACKED(valid=0, fire=0, pc=0xffff4bf0, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4bf0) | REDIRECT(Soft=0, Hard=0, Target=0xffff4bf0) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(SimpleFetchPipelinePlugin.scala:193):  [FSM] IDLE->WAITING: IFU cmd fired, pcOnRequest=0xffff4bfc
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4bf0) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bfc | CMD(v=0, r=0, fire=0, pc=0xffff4bfc) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0xffff4bf8) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bfc, onReq=0xffff4bfc) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4bf0, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4bf0) | REDIRECT(Soft=0, Hard=0, Target=0xffff4bf0) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4bf0) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bfc | CMD(v=0, r=0, fire=0, pc=0xffff4bfc) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bfc, onReq=0xffff4bfc) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4bf0, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4bf0) | REDIRECT(Soft=0, Hard=0, Target=0xffff4bf0) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4bf0) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:195):  [IFU] DCache response processed: chunkIdx=0, data=0x00000000, mask=0
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bfc | CMD(v=0, r=0, fire=0, pc=0xffff4bfc) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=1) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bfc, onReq=0xffff4bfc) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4bf0, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4bf0) | REDIRECT(Soft=0, Hard=0, Target=0xffff4bf0) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4bf0) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bfc | CMD(v=0, r=0, fire=0, pc=0xffff4bfc) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0xffff4bfc) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=1, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bfc, onReq=0xffff4bfc) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4bf0, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4bf0) | REDIRECT(Soft=0, Hard=0, Target=0xffff4bf0) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4bf0) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bfc | CMD(v=0, r=0, fire=0, pc=0xffff4bfc) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=1, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bfc, onReq=0xffff4bfc) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4bf0, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4bf0) | REDIRECT(Soft=0, Hard=0, Target=0xffff4bf0) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4bf0) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:195):  [IFU] DCache response processed: chunkIdx=1, data=0x00000000, mask=1
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bfc | CMD(v=0, r=0, fire=0, pc=0xffff4bfc) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=1) | STATE(fsm=<null>, inflight=1, mask=1, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bfc, onReq=0xffff4bfc) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4bf0, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4bf0) | REDIRECT(Soft=0, Hard=0, Target=0xffff4bf0) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4bf0) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bfc | CMD(v=0, r=0, fire=0, pc=0xffff4bfc) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=3, allChunksReceived=1) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bfc, onReq=0xffff4bfc) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4bf0, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4bf0) | REDIRECT(Soft=0, Hard=0, Target=0xffff4bf0) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4bf0) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bfc | CMD(v=0, r=0, fire=0, pc=0xffff4bfc) | RSP(v=1, r=1, fire=1, pc=0xffff4bf8) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=3, allChunksReceived=1) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bfc, onReq=0xffff4bfc) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4bf0, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4bf0) | REDIRECT(Soft=0, Hard=0, Target=0xffff4bf0) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4bf0) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bfc | CMD(v=0, r=1, fire=0, pc=0xffff4bfc) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bfc, onReq=0xffff4bfc) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4bf0, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4bf0) | REDIRECT(Soft=0, Hard=0, Target=0xffff4bf0) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=1, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=1) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4bf0) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bfc | CMD(v=0, r=1, fire=0, pc=0xffff4bfc) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bfc, onReq=0xffff4bfc) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4bf0, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4bf0) | REDIRECT(Soft=0, Hard=0, Target=0xffff4bf0) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=1, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=1, bufV=1, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4bf8) | Control(mask=0, isLast=0, canAdv=1) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bfc | CMD(v=0, r=1, fire=0, pc=0xffff4bfc) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bfc, onReq=0xffff4bfc) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4bf8, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4bf8) | REDIRECT(Soft=0, Hard=0, Target=0xffff4bf8) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=1, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=1, bufV=1, idx=1) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4bfc) | Control(mask=0, isLast=1, canAdv=1) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bfc | CMD(v=0, r=1, fire=0, pc=0xffff4bfc) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bfc, onReq=0xffff4bfc) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4bfc, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4bfc) | REDIRECT(Soft=0, Hard=0, Target=0xffff4bfc) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=1, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4bf8) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bfc | CMD(v=0, r=1, fire=0, pc=0xffff4bfc) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bfc, onReq=0xffff4bfc) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4bf8, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4bf8) | REDIRECT(Soft=0, Hard=0, Target=0xffff4bf8) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=1) | FIFOS(rsp=0, out=0)
NOTE(SimpleFetchPipelinePlugin.scala:215):  [FSM] WAITING->UPDATE_PC: Unpacker finished
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4bf8) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bfc | CMD(v=0, r=1, fire=0, pc=0xffff4bfc) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4bfc, onReq=0xffff4bfc) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4bf8, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4bf8) | REDIRECT(Soft=0, Hard=0, Target=0xffff4bf8) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(SimpleFetchPipelinePlugin.scala:222):  [FSM] UPDATE_PC: Normal PC update from 0xffff4bfc to 0xffff4c04
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4bf8) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4bfc | CMD(v=1, r=1, fire=1, pc=0xffff4c04) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c04, onReq=0xffff4bfc) | REQ(fire=1) | UNPACKED(valid=0, fire=0, pc=0xffff4bf8, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4bf8) | REDIRECT(Soft=0, Hard=0, Target=0xffff4bf8) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(SimpleFetchPipelinePlugin.scala:193):  [FSM] IDLE->WAITING: IFU cmd fired, pcOnRequest=0xffff4c04
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4bf8) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c04 | CMD(v=0, r=0, fire=0, pc=0xffff4c04) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0xffff4c00) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c04, onReq=0xffff4c04) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4bf8, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4bf8) | REDIRECT(Soft=0, Hard=0, Target=0xffff4bf8) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4bf8) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c04 | CMD(v=0, r=0, fire=0, pc=0xffff4c04) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c04, onReq=0xffff4c04) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4bf8, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4bf8) | REDIRECT(Soft=0, Hard=0, Target=0xffff4bf8) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4bf8) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:197):  [IFU] DCache response REDO: data=0x00000000 - will retry
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c04 | CMD(v=0, r=0, fire=0, pc=0xffff4c04) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c04, onReq=0xffff4c04) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4bf8, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4bf8) | REDIRECT(Soft=0, Hard=0, Target=0xffff4bf8) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4bf8) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c04 | CMD(v=0, r=0, fire=0, pc=0xffff4c04) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0xffff4c00) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c04, onReq=0xffff4c04) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4bf8, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4bf8) | REDIRECT(Soft=0, Hard=0, Target=0xffff4bf8) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(ExtSRAMController.scala:177):  ExtSRAMController: AR Fire. Addr=0xffff4c00, ID=0, Len=03, Burst=1, Size=2
NOTE(ExtSRAMController.scala:203):  ExtSRAMController: AR Error - Address out of bounds. SRAM Addr=0xffff4c00, End Addr=0xffff4c0c, SRAM Size=0x16384
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4bf8) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c04 | CMD(v=0, r=0, fire=0, pc=0xffff4c04) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(dcache2.scala:825):  Refill : 0H : 3H rspWithData: 1
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c04, onReq=0xffff4c04) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4bf8, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4bf8) | REDIRECT(Soft=0, Hard=0, Target=0xffff4bf8) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(ExtSRAMController.scala:413):  ExtSRAMController: READ_RESPONSE_ERROR. ID=0, BurstCountRem=004, Resp=2, Last=0
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4bf8) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:197):  [IFU] DCache response REDO: data=0x00000000 - will retry
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c04 | CMD(v=0, r=0, fire=0, pc=0xffff4c04) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(dcache2.scala:825):  Refill : 1H : 3H rspWithData: 1
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c04, onReq=0xffff4c04) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4bf8, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4bf8) | REDIRECT(Soft=0, Hard=0, Target=0xffff4bf8) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(ExtSRAMController.scala:413):  ExtSRAMController: READ_RESPONSE_ERROR. ID=0, BurstCountRem=003, Resp=2, Last=0
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4bf8) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c04 | CMD(v=0, r=0, fire=0, pc=0xffff4c04) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0xffff4c00) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(dcache2.scala:825):  Refill : 2H : 3H rspWithData: 1
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c04, onReq=0xffff4c04) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4bf8, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4bf8) | REDIRECT(Soft=0, Hard=0, Target=0xffff4bf8) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(ExtSRAMController.scala:413):  ExtSRAMController: READ_RESPONSE_ERROR. ID=0, BurstCountRem=002, Resp=2, Last=0
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4bf8) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c04 | CMD(v=0, r=0, fire=0, pc=0xffff4c04) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c04, onReq=0xffff4c04) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4bf8, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4bf8) | REDIRECT(Soft=0, Hard=0, Target=0xffff4bf8) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(ExtSRAMController.scala:413):  ExtSRAMController: READ_RESPONSE_ERROR. ID=0, BurstCountRem=001, Resp=2, Last=1
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4bf8) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:197):  [IFU] DCache response REDO: data=0x00000000 - will retry
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c04 | CMD(v=0, r=0, fire=0, pc=0xffff4c04) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c04, onReq=0xffff4c04) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4bf8, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4bf8) | REDIRECT(Soft=0, Hard=0, Target=0xffff4bf8) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4bf8) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c04 | CMD(v=0, r=0, fire=0, pc=0xffff4c04) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0xffff4c00) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c04, onReq=0xffff4c04) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4bf8, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4bf8) | REDIRECT(Soft=0, Hard=0, Target=0xffff4bf8) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4bf8) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c04 | CMD(v=0, r=0, fire=0, pc=0xffff4c04) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c04, onReq=0xffff4c04) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4bf8, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4bf8) | REDIRECT(Soft=0, Hard=0, Target=0xffff4bf8) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4bf8) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:195):  [IFU] DCache response processed: chunkIdx=0, data=0x00000000, mask=0
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c04 | CMD(v=0, r=0, fire=0, pc=0xffff4c04) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=1) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c04, onReq=0xffff4c04) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4bf8, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4bf8) | REDIRECT(Soft=0, Hard=0, Target=0xffff4bf8) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4bf8) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c04 | CMD(v=0, r=0, fire=0, pc=0xffff4c04) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0xffff4c04) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=1, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c04, onReq=0xffff4c04) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4bf8, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4bf8) | REDIRECT(Soft=0, Hard=0, Target=0xffff4bf8) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4bf8) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c04 | CMD(v=0, r=0, fire=0, pc=0xffff4c04) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=1, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c04, onReq=0xffff4c04) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4bf8, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4bf8) | REDIRECT(Soft=0, Hard=0, Target=0xffff4bf8) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4bf8) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:195):  [IFU] DCache response processed: chunkIdx=1, data=0x00000000, mask=1
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c04 | CMD(v=0, r=0, fire=0, pc=0xffff4c04) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=1) | STATE(fsm=<null>, inflight=1, mask=1, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c04, onReq=0xffff4c04) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4bf8, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4bf8) | REDIRECT(Soft=0, Hard=0, Target=0xffff4bf8) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4bf8) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c04 | CMD(v=0, r=0, fire=0, pc=0xffff4c04) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=3, allChunksReceived=1) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c04, onReq=0xffff4c04) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4bf8, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4bf8) | REDIRECT(Soft=0, Hard=0, Target=0xffff4bf8) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4bf8) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c04 | CMD(v=0, r=0, fire=0, pc=0xffff4c04) | RSP(v=1, r=1, fire=1, pc=0xffff4c00) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=3, allChunksReceived=1) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c04, onReq=0xffff4c04) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4bf8, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4bf8) | REDIRECT(Soft=0, Hard=0, Target=0xffff4bf8) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4bf8) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c04 | CMD(v=0, r=1, fire=0, pc=0xffff4c04) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c04, onReq=0xffff4c04) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4bf8, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4bf8) | REDIRECT(Soft=0, Hard=0, Target=0xffff4bf8) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=1, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=1) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4bf8) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c04 | CMD(v=0, r=1, fire=0, pc=0xffff4c04) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c04, onReq=0xffff4c04) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4bf8, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4bf8) | REDIRECT(Soft=0, Hard=0, Target=0xffff4bf8) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=1, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=1, bufV=1, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c00) | Control(mask=0, isLast=0, canAdv=1) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c04 | CMD(v=0, r=1, fire=0, pc=0xffff4c04) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c04, onReq=0xffff4c04) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4c00, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c00) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c00) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=1, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=1, bufV=1, idx=1) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c04) | Control(mask=0, isLast=1, canAdv=1) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c04 | CMD(v=0, r=1, fire=0, pc=0xffff4c04) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c04, onReq=0xffff4c04) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4c04, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c04) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c04) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=1, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c00) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c04 | CMD(v=0, r=1, fire=0, pc=0xffff4c04) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c04, onReq=0xffff4c04) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4c00, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c00) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c00) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=1) | FIFOS(rsp=0, out=0)
NOTE(SimpleFetchPipelinePlugin.scala:215):  [FSM] WAITING->UPDATE_PC: Unpacker finished
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c00) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c04 | CMD(v=0, r=1, fire=0, pc=0xffff4c04) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c04, onReq=0xffff4c04) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4c00, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c00) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c00) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(SimpleFetchPipelinePlugin.scala:222):  [FSM] UPDATE_PC: Normal PC update from 0xffff4c04 to 0xffff4c0c
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c00) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c04 | CMD(v=1, r=1, fire=1, pc=0xffff4c0c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c0c, onReq=0xffff4c04) | REQ(fire=1) | UNPACKED(valid=0, fire=0, pc=0xffff4c00, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c00) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c00) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(SimpleFetchPipelinePlugin.scala:193):  [FSM] IDLE->WAITING: IFU cmd fired, pcOnRequest=0xffff4c0c
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c00) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c0c | CMD(v=0, r=0, fire=0, pc=0xffff4c0c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0xffff4c08) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c0c, onReq=0xffff4c0c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4c00, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c00) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c00) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c00) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c0c | CMD(v=0, r=0, fire=0, pc=0xffff4c0c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c0c, onReq=0xffff4c0c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4c00, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c00) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c00) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c00) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:195):  [IFU] DCache response processed: chunkIdx=0, data=0x00000000, mask=0
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c0c | CMD(v=0, r=0, fire=0, pc=0xffff4c0c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=1) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c0c, onReq=0xffff4c0c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4c00, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c00) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c00) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c00) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c0c | CMD(v=0, r=0, fire=0, pc=0xffff4c0c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0xffff4c0c) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=1, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c0c, onReq=0xffff4c0c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4c00, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c00) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c00) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c00) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c0c | CMD(v=0, r=0, fire=0, pc=0xffff4c0c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=1, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c0c, onReq=0xffff4c0c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4c00, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c00) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c00) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c00) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:195):  [IFU] DCache response processed: chunkIdx=1, data=0x00000000, mask=1
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c0c | CMD(v=0, r=0, fire=0, pc=0xffff4c0c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=1) | STATE(fsm=<null>, inflight=1, mask=1, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c0c, onReq=0xffff4c0c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4c00, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c00) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c00) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c00) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c0c | CMD(v=0, r=0, fire=0, pc=0xffff4c0c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=3, allChunksReceived=1) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c0c, onReq=0xffff4c0c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4c00, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c00) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c00) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c00) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c0c | CMD(v=0, r=0, fire=0, pc=0xffff4c0c) | RSP(v=1, r=1, fire=1, pc=0xffff4c08) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=3, allChunksReceived=1) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c0c, onReq=0xffff4c0c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4c00, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c00) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c00) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c00) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c0c | CMD(v=0, r=1, fire=0, pc=0xffff4c0c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c0c, onReq=0xffff4c0c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4c00, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c00) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c00) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=1, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=1) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c00) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c0c | CMD(v=0, r=1, fire=0, pc=0xffff4c0c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c0c, onReq=0xffff4c0c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4c00, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c00) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c00) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=1, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=1, bufV=1, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c08) | Control(mask=0, isLast=0, canAdv=1) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c0c | CMD(v=0, r=1, fire=0, pc=0xffff4c0c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c0c, onReq=0xffff4c0c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4c08, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c08) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c08) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=1, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=1, bufV=1, idx=1) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c0c) | Control(mask=0, isLast=1, canAdv=1) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c0c | CMD(v=0, r=1, fire=0, pc=0xffff4c0c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c0c, onReq=0xffff4c0c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4c0c, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c0c) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c0c) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=1, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c08) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c0c | CMD(v=0, r=1, fire=0, pc=0xffff4c0c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c0c, onReq=0xffff4c0c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4c08, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c08) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c08) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=1) | FIFOS(rsp=0, out=0)
NOTE(SimpleFetchPipelinePlugin.scala:215):  [FSM] WAITING->UPDATE_PC: Unpacker finished
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c08) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c0c | CMD(v=0, r=1, fire=0, pc=0xffff4c0c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c0c, onReq=0xffff4c0c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4c08, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c08) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c08) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(SimpleFetchPipelinePlugin.scala:222):  [FSM] UPDATE_PC: Normal PC update from 0xffff4c0c to 0xffff4c14
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c08) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c0c | CMD(v=1, r=1, fire=1, pc=0xffff4c14) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c14, onReq=0xffff4c0c) | REQ(fire=1) | UNPACKED(valid=0, fire=0, pc=0xffff4c08, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c08) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c08) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(SimpleFetchPipelinePlugin.scala:193):  [FSM] IDLE->WAITING: IFU cmd fired, pcOnRequest=0xffff4c14
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c08) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c14 | CMD(v=0, r=0, fire=0, pc=0xffff4c14) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0xffff4c10) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c14, onReq=0xffff4c14) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4c08, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c08) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c08) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c08) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c14 | CMD(v=0, r=0, fire=0, pc=0xffff4c14) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c14, onReq=0xffff4c14) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4c08, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c08) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c08) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c08) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:197):  [IFU] DCache response REDO: data=0x00000000 - will retry
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c14 | CMD(v=0, r=0, fire=0, pc=0xffff4c14) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c14, onReq=0xffff4c14) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4c08, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c08) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c08) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c08) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c14 | CMD(v=0, r=0, fire=0, pc=0xffff4c14) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0xffff4c10) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c14, onReq=0xffff4c14) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4c08, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c08) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c08) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(ExtSRAMController.scala:177):  ExtSRAMController: AR Fire. Addr=0xffff4c10, ID=0, Len=03, Burst=1, Size=2
NOTE(ExtSRAMController.scala:203):  ExtSRAMController: AR Error - Address out of bounds. SRAM Addr=0xffff4c10, End Addr=0xffff4c1c, SRAM Size=0x16384
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c08) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c14 | CMD(v=0, r=0, fire=0, pc=0xffff4c14) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(dcache2.scala:825):  Refill : 0H : 3H rspWithData: 1
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c14, onReq=0xffff4c14) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4c08, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c08) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c08) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(ExtSRAMController.scala:413):  ExtSRAMController: READ_RESPONSE_ERROR. ID=0, BurstCountRem=004, Resp=2, Last=0
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c08) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:197):  [IFU] DCache response REDO: data=0x00000000 - will retry
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c14 | CMD(v=0, r=0, fire=0, pc=0xffff4c14) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(dcache2.scala:825):  Refill : 1H : 3H rspWithData: 1
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c14, onReq=0xffff4c14) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4c08, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c08) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c08) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(ExtSRAMController.scala:413):  ExtSRAMController: READ_RESPONSE_ERROR. ID=0, BurstCountRem=003, Resp=2, Last=0
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c08) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c14 | CMD(v=0, r=0, fire=0, pc=0xffff4c14) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0xffff4c10) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(dcache2.scala:825):  Refill : 2H : 3H rspWithData: 1
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c14, onReq=0xffff4c14) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4c08, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c08) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c08) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(ExtSRAMController.scala:413):  ExtSRAMController: READ_RESPONSE_ERROR. ID=0, BurstCountRem=002, Resp=2, Last=0
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c08) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c14 | CMD(v=0, r=0, fire=0, pc=0xffff4c14) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c14, onReq=0xffff4c14) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4c08, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c08) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c08) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(ExtSRAMController.scala:413):  ExtSRAMController: READ_RESPONSE_ERROR. ID=0, BurstCountRem=001, Resp=2, Last=1
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c08) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:197):  [IFU] DCache response REDO: data=0x00000000 - will retry
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c14 | CMD(v=0, r=0, fire=0, pc=0xffff4c14) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c14, onReq=0xffff4c14) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4c08, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c08) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c08) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c08) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c14 | CMD(v=0, r=0, fire=0, pc=0xffff4c14) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0xffff4c10) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c14, onReq=0xffff4c14) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4c08, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c08) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c08) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c08) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c14 | CMD(v=0, r=0, fire=0, pc=0xffff4c14) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c14, onReq=0xffff4c14) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4c08, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c08) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c08) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c08) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:195):  [IFU] DCache response processed: chunkIdx=0, data=0x00000000, mask=0
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c14 | CMD(v=0, r=0, fire=0, pc=0xffff4c14) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=1) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c14, onReq=0xffff4c14) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4c08, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c08) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c08) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c08) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c14 | CMD(v=0, r=0, fire=0, pc=0xffff4c14) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0xffff4c14) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=1, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c14, onReq=0xffff4c14) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4c08, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c08) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c08) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c08) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c14 | CMD(v=0, r=0, fire=0, pc=0xffff4c14) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=1, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c14, onReq=0xffff4c14) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4c08, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c08) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c08) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c08) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:195):  [IFU] DCache response processed: chunkIdx=1, data=0x00000000, mask=1
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c14 | CMD(v=0, r=0, fire=0, pc=0xffff4c14) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=1) | STATE(fsm=<null>, inflight=1, mask=1, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c14, onReq=0xffff4c14) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4c08, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c08) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c08) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c08) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c14 | CMD(v=0, r=0, fire=0, pc=0xffff4c14) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=3, allChunksReceived=1) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c14, onReq=0xffff4c14) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4c08, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c08) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c08) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c08) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c14 | CMD(v=0, r=0, fire=0, pc=0xffff4c14) | RSP(v=1, r=1, fire=1, pc=0xffff4c10) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=3, allChunksReceived=1) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c14, onReq=0xffff4c14) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4c08, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c08) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c08) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c08) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c14 | CMD(v=0, r=1, fire=0, pc=0xffff4c14) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c14, onReq=0xffff4c14) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4c08, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c08) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c08) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=1, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=1) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c08) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c14 | CMD(v=0, r=1, fire=0, pc=0xffff4c14) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c14, onReq=0xffff4c14) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4c08, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c08) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c08) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=1, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=1, bufV=1, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c10) | Control(mask=0, isLast=0, canAdv=1) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c14 | CMD(v=0, r=1, fire=0, pc=0xffff4c14) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c14, onReq=0xffff4c14) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4c10, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c10) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c10) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=1, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=1, bufV=1, idx=1) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c14) | Control(mask=0, isLast=1, canAdv=1) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c14 | CMD(v=0, r=1, fire=0, pc=0xffff4c14) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c14, onReq=0xffff4c14) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4c14, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c14) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c14) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=1, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c10) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c14 | CMD(v=0, r=1, fire=0, pc=0xffff4c14) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c14, onReq=0xffff4c14) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4c10, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c10) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c10) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=1) | FIFOS(rsp=0, out=0)
NOTE(SimpleFetchPipelinePlugin.scala:215):  [FSM] WAITING->UPDATE_PC: Unpacker finished
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c10) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c14 | CMD(v=0, r=1, fire=0, pc=0xffff4c14) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c14, onReq=0xffff4c14) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4c10, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c10) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c10) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(SimpleFetchPipelinePlugin.scala:222):  [FSM] UPDATE_PC: Normal PC update from 0xffff4c14 to 0xffff4c1c
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c10) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c14 | CMD(v=1, r=1, fire=1, pc=0xffff4c1c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c1c, onReq=0xffff4c14) | REQ(fire=1) | UNPACKED(valid=0, fire=0, pc=0xffff4c10, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c10) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c10) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(SimpleFetchPipelinePlugin.scala:193):  [FSM] IDLE->WAITING: IFU cmd fired, pcOnRequest=0xffff4c1c
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c10) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c1c | CMD(v=0, r=0, fire=0, pc=0xffff4c1c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0xffff4c18) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c1c, onReq=0xffff4c1c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4c10, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c10) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c10) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c10) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c1c | CMD(v=0, r=0, fire=0, pc=0xffff4c1c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c1c, onReq=0xffff4c1c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4c10, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c10) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c10) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c10) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:195):  [IFU] DCache response processed: chunkIdx=0, data=0x00000000, mask=0
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c1c | CMD(v=0, r=0, fire=0, pc=0xffff4c1c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=1) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c1c, onReq=0xffff4c1c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4c10, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c10) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c10) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c10) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c1c | CMD(v=0, r=0, fire=0, pc=0xffff4c1c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0xffff4c1c) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=1, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c1c, onReq=0xffff4c1c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4c10, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c10) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c10) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c10) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c1c | CMD(v=0, r=0, fire=0, pc=0xffff4c1c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=1, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c1c, onReq=0xffff4c1c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4c10, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c10) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c10) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c10) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:195):  [IFU] DCache response processed: chunkIdx=1, data=0x00000000, mask=1
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c1c | CMD(v=0, r=0, fire=0, pc=0xffff4c1c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=1) | STATE(fsm=<null>, inflight=1, mask=1, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c1c, onReq=0xffff4c1c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4c10, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c10) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c10) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c10) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c1c | CMD(v=0, r=0, fire=0, pc=0xffff4c1c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=3, allChunksReceived=1) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c1c, onReq=0xffff4c1c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4c10, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c10) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c10) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c10) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c1c | CMD(v=0, r=0, fire=0, pc=0xffff4c1c) | RSP(v=1, r=1, fire=1, pc=0xffff4c18) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=3, allChunksReceived=1) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c1c, onReq=0xffff4c1c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4c10, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c10) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c10) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c10) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c1c | CMD(v=0, r=1, fire=0, pc=0xffff4c1c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c1c, onReq=0xffff4c1c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4c10, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c10) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c10) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=1, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=1) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c10) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c1c | CMD(v=0, r=1, fire=0, pc=0xffff4c1c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c1c, onReq=0xffff4c1c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4c10, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c10) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c10) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=1, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=1, bufV=1, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c18) | Control(mask=0, isLast=0, canAdv=1) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c1c | CMD(v=0, r=1, fire=0, pc=0xffff4c1c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c1c, onReq=0xffff4c1c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4c18, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c18) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c18) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=1, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=1, bufV=1, idx=1) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c1c) | Control(mask=0, isLast=1, canAdv=1) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c1c | CMD(v=0, r=1, fire=0, pc=0xffff4c1c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c1c, onReq=0xffff4c1c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4c1c, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c1c) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c1c) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=1, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c18) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c1c | CMD(v=0, r=1, fire=0, pc=0xffff4c1c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c1c, onReq=0xffff4c1c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4c18, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c18) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c18) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=1) | FIFOS(rsp=0, out=0)
NOTE(SimpleFetchPipelinePlugin.scala:215):  [FSM] WAITING->UPDATE_PC: Unpacker finished
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c18) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c1c | CMD(v=0, r=1, fire=0, pc=0xffff4c1c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c1c, onReq=0xffff4c1c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4c18, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c18) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c18) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(SimpleFetchPipelinePlugin.scala:222):  [FSM] UPDATE_PC: Normal PC update from 0xffff4c1c to 0xffff4c24
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c18) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c1c | CMD(v=1, r=1, fire=1, pc=0xffff4c24) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c24, onReq=0xffff4c1c) | REQ(fire=1) | UNPACKED(valid=0, fire=0, pc=0xffff4c18, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c18) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c18) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(SimpleFetchPipelinePlugin.scala:193):  [FSM] IDLE->WAITING: IFU cmd fired, pcOnRequest=0xffff4c24
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c18) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c24 | CMD(v=0, r=0, fire=0, pc=0xffff4c24) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0xffff4c20) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c24, onReq=0xffff4c24) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4c18, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c18) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c18) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c18) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c24 | CMD(v=0, r=0, fire=0, pc=0xffff4c24) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c24, onReq=0xffff4c24) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4c18, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c18) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c18) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c18) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:197):  [IFU] DCache response REDO: data=0x00000000 - will retry
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c24 | CMD(v=0, r=0, fire=0, pc=0xffff4c24) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c24, onReq=0xffff4c24) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4c18, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c18) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c18) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c18) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c24 | CMD(v=0, r=0, fire=0, pc=0xffff4c24) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0xffff4c20) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c24, onReq=0xffff4c24) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4c18, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c18) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c18) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(ExtSRAMController.scala:177):  ExtSRAMController: AR Fire. Addr=0xffff4c20, ID=0, Len=03, Burst=1, Size=2
NOTE(ExtSRAMController.scala:203):  ExtSRAMController: AR Error - Address out of bounds. SRAM Addr=0xffff4c20, End Addr=0xffff4c2c, SRAM Size=0x16384
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c18) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c24 | CMD(v=0, r=0, fire=0, pc=0xffff4c24) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(dcache2.scala:825):  Refill : 0H : 3H rspWithData: 1
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c24, onReq=0xffff4c24) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4c18, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c18) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c18) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(ExtSRAMController.scala:413):  ExtSRAMController: READ_RESPONSE_ERROR. ID=0, BurstCountRem=004, Resp=2, Last=0
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c18) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:197):  [IFU] DCache response REDO: data=0x00000000 - will retry
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c24 | CMD(v=0, r=0, fire=0, pc=0xffff4c24) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(dcache2.scala:825):  Refill : 1H : 3H rspWithData: 1
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c24, onReq=0xffff4c24) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4c18, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c18) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c18) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(ExtSRAMController.scala:413):  ExtSRAMController: READ_RESPONSE_ERROR. ID=0, BurstCountRem=003, Resp=2, Last=0
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c18) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c24 | CMD(v=0, r=0, fire=0, pc=0xffff4c24) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0xffff4c20) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(dcache2.scala:825):  Refill : 2H : 3H rspWithData: 1
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c24, onReq=0xffff4c24) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4c18, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c18) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c18) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(ExtSRAMController.scala:413):  ExtSRAMController: READ_RESPONSE_ERROR. ID=0, BurstCountRem=002, Resp=2, Last=0
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c18) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c24 | CMD(v=0, r=0, fire=0, pc=0xffff4c24) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c24, onReq=0xffff4c24) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4c18, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c18) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c18) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(ExtSRAMController.scala:413):  ExtSRAMController: READ_RESPONSE_ERROR. ID=0, BurstCountRem=001, Resp=2, Last=1
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c18) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:197):  [IFU] DCache response REDO: data=0x00000000 - will retry
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c24 | CMD(v=0, r=0, fire=0, pc=0xffff4c24) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c24, onReq=0xffff4c24) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4c18, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c18) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c18) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c18) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c24 | CMD(v=0, r=0, fire=0, pc=0xffff4c24) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0xffff4c20) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c24, onReq=0xffff4c24) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4c18, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c18) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c18) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c18) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c24 | CMD(v=0, r=0, fire=0, pc=0xffff4c24) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c24, onReq=0xffff4c24) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4c18, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c18) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c18) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c18) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:195):  [IFU] DCache response processed: chunkIdx=0, data=0x00000000, mask=0
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c24 | CMD(v=0, r=0, fire=0, pc=0xffff4c24) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=1) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c24, onReq=0xffff4c24) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4c18, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c18) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c18) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c18) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c24 | CMD(v=0, r=0, fire=0, pc=0xffff4c24) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0xffff4c24) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=1, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c24, onReq=0xffff4c24) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4c18, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c18) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c18) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c18) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c24 | CMD(v=0, r=0, fire=0, pc=0xffff4c24) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=1, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c24, onReq=0xffff4c24) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4c18, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c18) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c18) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c18) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:195):  [IFU] DCache response processed: chunkIdx=1, data=0x00000000, mask=1
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c24 | CMD(v=0, r=0, fire=0, pc=0xffff4c24) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=1) | STATE(fsm=<null>, inflight=1, mask=1, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c24, onReq=0xffff4c24) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4c18, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c18) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c18) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c18) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c24 | CMD(v=0, r=0, fire=0, pc=0xffff4c24) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=3, allChunksReceived=1) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c24, onReq=0xffff4c24) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4c18, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c18) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c18) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c18) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c24 | CMD(v=0, r=0, fire=0, pc=0xffff4c24) | RSP(v=1, r=1, fire=1, pc=0xffff4c20) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=3, allChunksReceived=1) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c24, onReq=0xffff4c24) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4c18, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c18) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c18) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c18) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c24 | CMD(v=0, r=1, fire=0, pc=0xffff4c24) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c24, onReq=0xffff4c24) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4c18, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c18) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c18) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=1, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=1) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c18) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c24 | CMD(v=0, r=1, fire=0, pc=0xffff4c24) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c24, onReq=0xffff4c24) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4c18, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c18) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c18) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=1, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=1, bufV=1, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c20) | Control(mask=0, isLast=0, canAdv=1) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c24 | CMD(v=0, r=1, fire=0, pc=0xffff4c24) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c24, onReq=0xffff4c24) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4c20, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c20) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c20) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=1, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=1, bufV=1, idx=1) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c24) | Control(mask=0, isLast=1, canAdv=1) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c24 | CMD(v=0, r=1, fire=0, pc=0xffff4c24) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c24, onReq=0xffff4c24) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4c24, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c24) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c24) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=1, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c20) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c24 | CMD(v=0, r=1, fire=0, pc=0xffff4c24) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c24, onReq=0xffff4c24) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4c20, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c20) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c20) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=1) | FIFOS(rsp=0, out=0)
NOTE(SimpleFetchPipelinePlugin.scala:215):  [FSM] WAITING->UPDATE_PC: Unpacker finished
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c20) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c24 | CMD(v=0, r=1, fire=0, pc=0xffff4c24) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c24, onReq=0xffff4c24) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4c20, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c20) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c20) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(SimpleFetchPipelinePlugin.scala:222):  [FSM] UPDATE_PC: Normal PC update from 0xffff4c24 to 0xffff4c2c
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c20) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c24 | CMD(v=1, r=1, fire=1, pc=0xffff4c2c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c2c, onReq=0xffff4c24) | REQ(fire=1) | UNPACKED(valid=0, fire=0, pc=0xffff4c20, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c20) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c20) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(SimpleFetchPipelinePlugin.scala:193):  [FSM] IDLE->WAITING: IFU cmd fired, pcOnRequest=0xffff4c2c
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c20) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c2c | CMD(v=0, r=0, fire=0, pc=0xffff4c2c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0xffff4c28) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c2c, onReq=0xffff4c2c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4c20, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c20) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c20) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c20) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c2c | CMD(v=0, r=0, fire=0, pc=0xffff4c2c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c2c, onReq=0xffff4c2c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4c20, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c20) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c20) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c20) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:195):  [IFU] DCache response processed: chunkIdx=0, data=0x00000000, mask=0
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c2c | CMD(v=0, r=0, fire=0, pc=0xffff4c2c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=1) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c2c, onReq=0xffff4c2c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4c20, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c20) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c20) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c20) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c2c | CMD(v=0, r=0, fire=0, pc=0xffff4c2c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0xffff4c2c) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=1, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c2c, onReq=0xffff4c2c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4c20, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c20) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c20) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c20) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c2c | CMD(v=0, r=0, fire=0, pc=0xffff4c2c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=1, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c2c, onReq=0xffff4c2c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4c20, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c20) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c20) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c20) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:195):  [IFU] DCache response processed: chunkIdx=1, data=0x00000000, mask=1
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c2c | CMD(v=0, r=0, fire=0, pc=0xffff4c2c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=1) | STATE(fsm=<null>, inflight=1, mask=1, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c2c, onReq=0xffff4c2c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4c20, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c20) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c20) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c20) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c2c | CMD(v=0, r=0, fire=0, pc=0xffff4c2c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=3, allChunksReceived=1) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c2c, onReq=0xffff4c2c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4c20, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c20) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c20) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c20) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c2c | CMD(v=0, r=0, fire=0, pc=0xffff4c2c) | RSP(v=1, r=1, fire=1, pc=0xffff4c28) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=3, allChunksReceived=1) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c2c, onReq=0xffff4c2c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4c20, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c20) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c20) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c20) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c2c | CMD(v=0, r=1, fire=0, pc=0xffff4c2c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c2c, onReq=0xffff4c2c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4c20, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c20) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c20) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=1, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=1) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c20) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c2c | CMD(v=0, r=1, fire=0, pc=0xffff4c2c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c2c, onReq=0xffff4c2c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4c20, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c20) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c20) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=1, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=1, bufV=1, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c28) | Control(mask=0, isLast=0, canAdv=1) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c2c | CMD(v=0, r=1, fire=0, pc=0xffff4c2c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c2c, onReq=0xffff4c2c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4c28, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c28) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c28) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=1, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=1, bufV=1, idx=1) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c2c) | Control(mask=0, isLast=1, canAdv=1) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c2c | CMD(v=0, r=1, fire=0, pc=0xffff4c2c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c2c, onReq=0xffff4c2c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4c2c, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c2c) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c2c) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=1, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c28) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c2c | CMD(v=0, r=1, fire=0, pc=0xffff4c2c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c2c, onReq=0xffff4c2c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4c28, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c28) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c28) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=1) | FIFOS(rsp=0, out=0)
NOTE(SimpleFetchPipelinePlugin.scala:215):  [FSM] WAITING->UPDATE_PC: Unpacker finished
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c28) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c2c | CMD(v=0, r=1, fire=0, pc=0xffff4c2c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c2c, onReq=0xffff4c2c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4c28, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c28) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c28) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(SimpleFetchPipelinePlugin.scala:222):  [FSM] UPDATE_PC: Normal PC update from 0xffff4c2c to 0xffff4c34
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c28) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c2c | CMD(v=1, r=1, fire=1, pc=0xffff4c34) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c34, onReq=0xffff4c2c) | REQ(fire=1) | UNPACKED(valid=0, fire=0, pc=0xffff4c28, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c28) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c28) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(SimpleFetchPipelinePlugin.scala:193):  [FSM] IDLE->WAITING: IFU cmd fired, pcOnRequest=0xffff4c34
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c28) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c34 | CMD(v=0, r=0, fire=0, pc=0xffff4c34) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0xffff4c30) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c34, onReq=0xffff4c34) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4c28, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c28) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c28) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c28) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c34 | CMD(v=0, r=0, fire=0, pc=0xffff4c34) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c34, onReq=0xffff4c34) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4c28, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c28) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c28) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c28) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:197):  [IFU] DCache response REDO: data=0x00000000 - will retry
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c34 | CMD(v=0, r=0, fire=0, pc=0xffff4c34) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c34, onReq=0xffff4c34) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4c28, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c28) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c28) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c28) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c34 | CMD(v=0, r=0, fire=0, pc=0xffff4c34) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0xffff4c30) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c34, onReq=0xffff4c34) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4c28, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c28) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c28) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(ExtSRAMController.scala:177):  ExtSRAMController: AR Fire. Addr=0xffff4c30, ID=0, Len=03, Burst=1, Size=2
NOTE(ExtSRAMController.scala:203):  ExtSRAMController: AR Error - Address out of bounds. SRAM Addr=0xffff4c30, End Addr=0xffff4c3c, SRAM Size=0x16384
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c28) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c34 | CMD(v=0, r=0, fire=0, pc=0xffff4c34) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(dcache2.scala:825):  Refill : 0H : 3H rspWithData: 1
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c34, onReq=0xffff4c34) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4c28, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c28) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c28) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(ExtSRAMController.scala:413):  ExtSRAMController: READ_RESPONSE_ERROR. ID=0, BurstCountRem=004, Resp=2, Last=0
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c28) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:197):  [IFU] DCache response REDO: data=0x00000000 - will retry
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c34 | CMD(v=0, r=0, fire=0, pc=0xffff4c34) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(dcache2.scala:825):  Refill : 1H : 3H rspWithData: 1
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c34, onReq=0xffff4c34) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4c28, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c28) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c28) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(ExtSRAMController.scala:413):  ExtSRAMController: READ_RESPONSE_ERROR. ID=0, BurstCountRem=003, Resp=2, Last=0
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c28) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c34 | CMD(v=0, r=0, fire=0, pc=0xffff4c34) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0xffff4c30) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(dcache2.scala:825):  Refill : 2H : 3H rspWithData: 1
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c34, onReq=0xffff4c34) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4c28, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c28) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c28) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(ExtSRAMController.scala:413):  ExtSRAMController: READ_RESPONSE_ERROR. ID=0, BurstCountRem=002, Resp=2, Last=0
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c28) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c34 | CMD(v=0, r=0, fire=0, pc=0xffff4c34) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c34, onReq=0xffff4c34) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4c28, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c28) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c28) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(ExtSRAMController.scala:413):  ExtSRAMController: READ_RESPONSE_ERROR. ID=0, BurstCountRem=001, Resp=2, Last=1
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c28) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:197):  [IFU] DCache response REDO: data=0x00000000 - will retry
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c34 | CMD(v=0, r=0, fire=0, pc=0xffff4c34) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c34, onReq=0xffff4c34) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4c28, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c28) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c28) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c28) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c34 | CMD(v=0, r=0, fire=0, pc=0xffff4c34) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0xffff4c30) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c34, onReq=0xffff4c34) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4c28, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c28) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c28) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c28) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c34 | CMD(v=0, r=0, fire=0, pc=0xffff4c34) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c34, onReq=0xffff4c34) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4c28, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c28) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c28) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c28) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:195):  [IFU] DCache response processed: chunkIdx=0, data=0x00000000, mask=0
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c34 | CMD(v=0, r=0, fire=0, pc=0xffff4c34) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=1) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c34, onReq=0xffff4c34) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4c28, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c28) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c28) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c28) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c34 | CMD(v=0, r=0, fire=0, pc=0xffff4c34) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0xffff4c34) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=1, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c34, onReq=0xffff4c34) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4c28, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c28) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c28) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c28) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c34 | CMD(v=0, r=0, fire=0, pc=0xffff4c34) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=1, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c34, onReq=0xffff4c34) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4c28, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c28) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c28) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c28) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:195):  [IFU] DCache response processed: chunkIdx=1, data=0x00000000, mask=1
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c34 | CMD(v=0, r=0, fire=0, pc=0xffff4c34) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=1) | STATE(fsm=<null>, inflight=1, mask=1, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c34, onReq=0xffff4c34) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4c28, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c28) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c28) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c28) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c34 | CMD(v=0, r=0, fire=0, pc=0xffff4c34) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=3, allChunksReceived=1) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c34, onReq=0xffff4c34) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4c28, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c28) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c28) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c28) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c34 | CMD(v=0, r=0, fire=0, pc=0xffff4c34) | RSP(v=1, r=1, fire=1, pc=0xffff4c30) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=3, allChunksReceived=1) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c34, onReq=0xffff4c34) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4c28, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c28) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c28) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c28) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c34 | CMD(v=0, r=1, fire=0, pc=0xffff4c34) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c34, onReq=0xffff4c34) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4c28, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c28) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c28) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=1, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=1) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c28) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c34 | CMD(v=0, r=1, fire=0, pc=0xffff4c34) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c34, onReq=0xffff4c34) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4c28, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c28) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c28) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=1, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=1, bufV=1, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c30) | Control(mask=0, isLast=0, canAdv=1) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c34 | CMD(v=0, r=1, fire=0, pc=0xffff4c34) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c34, onReq=0xffff4c34) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4c30, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c30) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c30) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=1, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=1, bufV=1, idx=1) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c34) | Control(mask=0, isLast=1, canAdv=1) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c34 | CMD(v=0, r=1, fire=0, pc=0xffff4c34) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c34, onReq=0xffff4c34) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4c34, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c34) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c34) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=1, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c30) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c34 | CMD(v=0, r=1, fire=0, pc=0xffff4c34) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c34, onReq=0xffff4c34) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4c30, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c30) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c30) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=1) | FIFOS(rsp=0, out=0)
NOTE(SimpleFetchPipelinePlugin.scala:215):  [FSM] WAITING->UPDATE_PC: Unpacker finished
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c30) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c34 | CMD(v=0, r=1, fire=0, pc=0xffff4c34) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c34, onReq=0xffff4c34) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4c30, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c30) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c30) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(SimpleFetchPipelinePlugin.scala:222):  [FSM] UPDATE_PC: Normal PC update from 0xffff4c34 to 0xffff4c3c
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c30) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c34 | CMD(v=1, r=1, fire=1, pc=0xffff4c3c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c3c, onReq=0xffff4c34) | REQ(fire=1) | UNPACKED(valid=0, fire=0, pc=0xffff4c30, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c30) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c30) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(SimpleFetchPipelinePlugin.scala:193):  [FSM] IDLE->WAITING: IFU cmd fired, pcOnRequest=0xffff4c3c
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c30) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c3c | CMD(v=0, r=0, fire=0, pc=0xffff4c3c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0xffff4c38) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c3c, onReq=0xffff4c3c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4c30, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c30) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c30) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c30) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c3c | CMD(v=0, r=0, fire=0, pc=0xffff4c3c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c3c, onReq=0xffff4c3c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4c30, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c30) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c30) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c30) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:195):  [IFU] DCache response processed: chunkIdx=0, data=0x00000000, mask=0
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c3c | CMD(v=0, r=0, fire=0, pc=0xffff4c3c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=1) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c3c, onReq=0xffff4c3c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4c30, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c30) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c30) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c30) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c3c | CMD(v=0, r=0, fire=0, pc=0xffff4c3c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0xffff4c3c) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=1, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c3c, onReq=0xffff4c3c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4c30, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c30) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c30) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c30) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c3c | CMD(v=0, r=0, fire=0, pc=0xffff4c3c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=1, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c3c, onReq=0xffff4c3c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4c30, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c30) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c30) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c30) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:195):  [IFU] DCache response processed: chunkIdx=1, data=0x00000000, mask=1
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c3c | CMD(v=0, r=0, fire=0, pc=0xffff4c3c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=1) | STATE(fsm=<null>, inflight=1, mask=1, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c3c, onReq=0xffff4c3c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4c30, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c30) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c30) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c30) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c3c | CMD(v=0, r=0, fire=0, pc=0xffff4c3c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=3, allChunksReceived=1) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c3c, onReq=0xffff4c3c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4c30, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c30) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c30) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c30) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c3c | CMD(v=0, r=0, fire=0, pc=0xffff4c3c) | RSP(v=1, r=1, fire=1, pc=0xffff4c38) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=3, allChunksReceived=1) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c3c, onReq=0xffff4c3c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4c30, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c30) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c30) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c30) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c3c | CMD(v=0, r=1, fire=0, pc=0xffff4c3c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c3c, onReq=0xffff4c3c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4c30, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c30) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c30) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=1, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=1) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c30) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c3c | CMD(v=0, r=1, fire=0, pc=0xffff4c3c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c3c, onReq=0xffff4c3c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4c30, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c30) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c30) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=1, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=1, bufV=1, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c38) | Control(mask=0, isLast=0, canAdv=1) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c3c | CMD(v=0, r=1, fire=0, pc=0xffff4c3c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c3c, onReq=0xffff4c3c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4c38, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c38) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c38) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=1, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=1, bufV=1, idx=1) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c3c) | Control(mask=0, isLast=1, canAdv=1) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c3c | CMD(v=0, r=1, fire=0, pc=0xffff4c3c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c3c, onReq=0xffff4c3c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4c3c, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c3c) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c3c) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=1, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c38) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c3c | CMD(v=0, r=1, fire=0, pc=0xffff4c3c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c3c, onReq=0xffff4c3c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4c38, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c38) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c38) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=1) | FIFOS(rsp=0, out=0)
NOTE(SimpleFetchPipelinePlugin.scala:215):  [FSM] WAITING->UPDATE_PC: Unpacker finished
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c38) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c3c | CMD(v=0, r=1, fire=0, pc=0xffff4c3c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c3c, onReq=0xffff4c3c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4c38, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c38) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c38) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(SimpleFetchPipelinePlugin.scala:222):  [FSM] UPDATE_PC: Normal PC update from 0xffff4c3c to 0xffff4c44
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c38) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c3c | CMD(v=1, r=1, fire=1, pc=0xffff4c44) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c44, onReq=0xffff4c3c) | REQ(fire=1) | UNPACKED(valid=0, fire=0, pc=0xffff4c38, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c38) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c38) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(SimpleFetchPipelinePlugin.scala:193):  [FSM] IDLE->WAITING: IFU cmd fired, pcOnRequest=0xffff4c44
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c38) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c44 | CMD(v=0, r=0, fire=0, pc=0xffff4c44) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0xffff4c40) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c44, onReq=0xffff4c44) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4c38, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c38) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c38) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c38) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c44 | CMD(v=0, r=0, fire=0, pc=0xffff4c44) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c44, onReq=0xffff4c44) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4c38, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c38) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c38) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c38) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:197):  [IFU] DCache response REDO: data=0x00000000 - will retry
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c44 | CMD(v=0, r=0, fire=0, pc=0xffff4c44) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c44, onReq=0xffff4c44) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4c38, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c38) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c38) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c38) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c44 | CMD(v=0, r=0, fire=0, pc=0xffff4c44) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0xffff4c40) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c44, onReq=0xffff4c44) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4c38, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c38) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c38) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(ExtSRAMController.scala:177):  ExtSRAMController: AR Fire. Addr=0xffff4c40, ID=0, Len=03, Burst=1, Size=2
NOTE(ExtSRAMController.scala:203):  ExtSRAMController: AR Error - Address out of bounds. SRAM Addr=0xffff4c40, End Addr=0xffff4c4c, SRAM Size=0x16384
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c38) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c44 | CMD(v=0, r=0, fire=0, pc=0xffff4c44) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(dcache2.scala:825):  Refill : 0H : 3H rspWithData: 1
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c44, onReq=0xffff4c44) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4c38, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c38) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c38) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(ExtSRAMController.scala:413):  ExtSRAMController: READ_RESPONSE_ERROR. ID=0, BurstCountRem=004, Resp=2, Last=0
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c38) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:197):  [IFU] DCache response REDO: data=0x00000000 - will retry
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c44 | CMD(v=0, r=0, fire=0, pc=0xffff4c44) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(dcache2.scala:825):  Refill : 1H : 3H rspWithData: 1
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c44, onReq=0xffff4c44) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4c38, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c38) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c38) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(ExtSRAMController.scala:413):  ExtSRAMController: READ_RESPONSE_ERROR. ID=0, BurstCountRem=003, Resp=2, Last=0
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c38) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c44 | CMD(v=0, r=0, fire=0, pc=0xffff4c44) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0xffff4c40) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(dcache2.scala:825):  Refill : 2H : 3H rspWithData: 1
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c44, onReq=0xffff4c44) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4c38, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c38) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c38) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(ExtSRAMController.scala:413):  ExtSRAMController: READ_RESPONSE_ERROR. ID=0, BurstCountRem=002, Resp=2, Last=0
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c38) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c44 | CMD(v=0, r=0, fire=0, pc=0xffff4c44) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c44, onReq=0xffff4c44) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4c38, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c38) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c38) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(ExtSRAMController.scala:413):  ExtSRAMController: READ_RESPONSE_ERROR. ID=0, BurstCountRem=001, Resp=2, Last=1
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c38) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:197):  [IFU] DCache response REDO: data=0x00000000 - will retry
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c44 | CMD(v=0, r=0, fire=0, pc=0xffff4c44) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c44, onReq=0xffff4c44) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4c38, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c38) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c38) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c38) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c44 | CMD(v=0, r=0, fire=0, pc=0xffff4c44) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0xffff4c40) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c44, onReq=0xffff4c44) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4c38, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c38) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c38) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c38) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c44 | CMD(v=0, r=0, fire=0, pc=0xffff4c44) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c44, onReq=0xffff4c44) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4c38, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c38) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c38) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c38) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:195):  [IFU] DCache response processed: chunkIdx=0, data=0x00000000, mask=0
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c44 | CMD(v=0, r=0, fire=0, pc=0xffff4c44) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=1) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c44, onReq=0xffff4c44) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4c38, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c38) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c38) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c38) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c44 | CMD(v=0, r=0, fire=0, pc=0xffff4c44) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0xffff4c44) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=1, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c44, onReq=0xffff4c44) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4c38, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c38) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c38) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c38) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c44 | CMD(v=0, r=0, fire=0, pc=0xffff4c44) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=1, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c44, onReq=0xffff4c44) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4c38, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c38) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c38) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c38) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:195):  [IFU] DCache response processed: chunkIdx=1, data=0x00000000, mask=1
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c44 | CMD(v=0, r=0, fire=0, pc=0xffff4c44) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=1) | STATE(fsm=<null>, inflight=1, mask=1, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c44, onReq=0xffff4c44) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4c38, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c38) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c38) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c38) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c44 | CMD(v=0, r=0, fire=0, pc=0xffff4c44) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=3, allChunksReceived=1) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c44, onReq=0xffff4c44) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4c38, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c38) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c38) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c38) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c44 | CMD(v=0, r=0, fire=0, pc=0xffff4c44) | RSP(v=1, r=1, fire=1, pc=0xffff4c40) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=3, allChunksReceived=1) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c44, onReq=0xffff4c44) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4c38, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c38) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c38) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c38) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c44 | CMD(v=0, r=1, fire=0, pc=0xffff4c44) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c44, onReq=0xffff4c44) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4c38, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c38) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c38) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=1, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=1) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c38) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c44 | CMD(v=0, r=1, fire=0, pc=0xffff4c44) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c44, onReq=0xffff4c44) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4c38, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c38) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c38) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=1, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=1, bufV=1, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c40) | Control(mask=0, isLast=0, canAdv=1) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c44 | CMD(v=0, r=1, fire=0, pc=0xffff4c44) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c44, onReq=0xffff4c44) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4c40, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c40) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c40) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=1, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=1, bufV=1, idx=1) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c44) | Control(mask=0, isLast=1, canAdv=1) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c44 | CMD(v=0, r=1, fire=0, pc=0xffff4c44) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c44, onReq=0xffff4c44) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4c44, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c44) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c44) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=1, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c40) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c44 | CMD(v=0, r=1, fire=0, pc=0xffff4c44) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c44, onReq=0xffff4c44) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4c40, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c40) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c40) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=1) | FIFOS(rsp=0, out=0)
NOTE(SimpleFetchPipelinePlugin.scala:215):  [FSM] WAITING->UPDATE_PC: Unpacker finished
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c40) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c44 | CMD(v=0, r=1, fire=0, pc=0xffff4c44) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c44, onReq=0xffff4c44) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4c40, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c40) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c40) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(SimpleFetchPipelinePlugin.scala:222):  [FSM] UPDATE_PC: Normal PC update from 0xffff4c44 to 0xffff4c4c
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c40) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c44 | CMD(v=1, r=1, fire=1, pc=0xffff4c4c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c4c, onReq=0xffff4c44) | REQ(fire=1) | UNPACKED(valid=0, fire=0, pc=0xffff4c40, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c40) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c40) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(SimpleFetchPipelinePlugin.scala:193):  [FSM] IDLE->WAITING: IFU cmd fired, pcOnRequest=0xffff4c4c
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c40) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c4c | CMD(v=0, r=0, fire=0, pc=0xffff4c4c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0xffff4c48) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c4c, onReq=0xffff4c4c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4c40, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c40) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c40) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c40) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c4c | CMD(v=0, r=0, fire=0, pc=0xffff4c4c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c4c, onReq=0xffff4c4c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4c40, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c40) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c40) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c40) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:195):  [IFU] DCache response processed: chunkIdx=0, data=0x00000000, mask=0
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c4c | CMD(v=0, r=0, fire=0, pc=0xffff4c4c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=1) | STATE(fsm=<null>, inflight=1, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c4c, onReq=0xffff4c4c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4c40, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c40) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c40) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c40) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c4c | CMD(v=0, r=0, fire=0, pc=0xffff4c4c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=1, r=1, fire=1, addr=0xffff4c4c) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=1, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c4c, onReq=0xffff4c4c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4c40, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c40) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c40) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c40) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c4c | CMD(v=0, r=0, fire=0, pc=0xffff4c4c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=1, mask=1, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c4c, onReq=0xffff4c4c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4c40, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c40) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c40) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c40) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:195):  [IFU] DCache response processed: chunkIdx=1, data=0x00000000, mask=1
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c4c | CMD(v=0, r=0, fire=0, pc=0xffff4c4c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=1, data=0x00000000, fault=1) | STATE(fsm=<null>, inflight=1, mask=1, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c4c, onReq=0xffff4c4c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4c40, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c40) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c40) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c40) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c4c | CMD(v=0, r=0, fire=0, pc=0xffff4c4c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=3, allChunksReceived=1) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c4c, onReq=0xffff4c4c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4c40, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c40) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c40) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c40) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c4c | CMD(v=0, r=0, fire=0, pc=0xffff4c4c) | RSP(v=1, r=1, fire=1, pc=0xffff4c48) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=3, allChunksReceived=1) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c4c, onReq=0xffff4c4c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4c40, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c40) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c40) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c40) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c4c | CMD(v=0, r=1, fire=0, pc=0xffff4c4c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c4c, onReq=0xffff4c4c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4c40, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c40) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c40) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=1, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=0, bufV=0, idx=0) | Input(fire=1) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c40) | Control(mask=0, isLast=0, canAdv=0) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c4c | CMD(v=0, r=1, fire=0, pc=0xffff4c4c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c4c, onReq=0xffff4c4c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4c40, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c40) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c40) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=0, fin=0) | FIFOS(rsp=1, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=1, bufV=1, idx=0) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c48) | Control(mask=0, isLast=0, canAdv=1) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c4c | CMD(v=0, r=1, fire=0, pc=0xffff4c4c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c4c, onReq=0xffff4c4c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4c48, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c48) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c48) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=1, fin=0) | FIFOS(rsp=0, out=0)
NOTE(core.scala:568):  IntAlu: iqEntryIn.valid is false
NOTE(SimpleFetchPipelinePlugin.scala:330):    [[UNPACKER]] State(busy=1, bufV=1, idx=1) | Input(fire=0) | Output(v=0, r=1, fire=0) | Payload(pc=0xffff4c4c) | Control(mask=0, isLast=1, canAdv=1) | Flush(f=0)
NOTE(InstructionFetchUnit.scala:206):  [[IFU]] PC=0xffff4c4c | CMD(v=0, r=1, fire=0, pc=0xffff4c4c) | RSP(v=0, r=1, fire=0, pc=0x1391a6e5) | DCACHE_CMD(v=0, r=0, fire=0, addr=0xb9e3f17d) | DCACHE_RSP(v=0, data=0x00000000, fault=0) | STATE(fsm=<null>, inflight=0, mask=0, allChunksReceived=0) | INSTR0=0x00000000
NOTE(CpuFullSpec.scala:1902):  [CPU_CONTROL] initMemEnable=0, CPU free to run
NOTE(CommitPlugin.scala:222):  [COMMIT] Cycle Log: commitEnable=1, commitCount=0, ROB_Flush_Valid=0, ROB_Flush_Reason=0, Restore_Checkpoint_Trigger=0, Stats=CommitStats(committedThisCycle=0, totalCommitted=00000007, robFlushCount=00000001, physRegRecycled=00000006)
  Slot Details: 
    Slot: (valid=0, canCommit=0, doCommit=0, robPtr=16, oldPhysDest=p01, allocatesPhysDest=1) commitAck=0
NOTE(RenamePlugin.scala:131):  DEBUG: s1_rename.isFiring=0, decodedUopsIn(0).isValid=0
NOTE(RenamePlugin.scala:132):  DEBUG: s1_rename.isReady=1, s1_rename.isValid=0, willNeedPhysRegs=0, notEnoughPhysRegs=0
NOTE(WakeupPlugin.scala:56):  WakeupPlugin: Initialize with 2 sources
NOTE(BusyTablePlugin.scala:75):  [BusyTable] Current: busyTableReg=0000000000000000, clearMask=0000000000000000, setMask=0000000000000000, next=0000000000000000
NOTE(SimpleFetchPipelinePlugin.scala:255):  [[FETCH-PLUGIN]] PC(fetch=0xffff4c4c, onReq=0xffff4c4c) | REQ(fire=0) | UNPACKED(valid=0, fire=0, pc=0xffff4c4c, isJmp=0, isBranch=0, isIdle=0) | FILTERED(valid=0, fire=0) | BPU(QueryFire=0, RspValid=0, RspTaken=0) | JUMP(do=0, target=0xffff4c4c) | REDIRECT(Soft=0, Hard=0, Target=0xffff4c4c) | FLUSH(needs=0, outFifo=0) | UNPACK_STATE(busy=1, fin=0) | FIFOS(rsp=0, out=0)

=== IDLE INSTRUCTION HANDLING TEST RESULTS ===
Total commits: 7
Timeout cycles: 1000
 FAILURE: IDLE instruction handling bug detected!
Actual behavior:
  Committed PCs: 0x00 -> 0x04 -> 0x08 -> 0x10 -> 0x14 -> 0x18 -> 0x30
Expected behavior:
  Should be: 0x00 -> 0x04 -> 0x08 (then stop)

 ROOT CAUSE: IDLE instruction does not properly stop CPU execution
Evidence of bugs:
  1. IDLE instruction may not be recognized by IFU
  2. Pipeline flush may not occur when IDLE is encountered
  3. Speculative instructions in pipeline are incorrectly committed

 SPECIFIC BUG: 4 incorrect commits detected:
     - 0x10 (should not be committed)
     - 0x14 (should not be committed)
     - 0x18 (should not be committed)
     - 0x30 (should not be committed)
[Error] Simulation failed at time=13760
[info] - verilator_IDLE Instruction Handling Bug Test - Speculative Instructions Committed After IDLE *** FAILED ***
[info]   IDLE instruction handling bug detected, test failed. (CpuFullSpec.scala:1841)
[info] Run completed in 2 seconds, 313 milliseconds.
[info] Total number of tests run: 1
[info] Suites: completed 1, aborted 0
[info] Tests: succeeded 0, failed 1, canceled 0, ignored 0, pending 0
[info] *** 1 TEST FAILED ***
[error] Failed tests:
[error] 	test.scala.CpuFullSpec
[error] (Test / testOnly) sbt.TestsFailedException: Tests unsuccessful
[error] Total time: 3 s, completed Jul 10, 2025, 1:32:08 AM
