#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Fri Oct 28 04:52:18 2016
# Process ID: 6544
# Log file: C:/Users/sunny/GDrive/CMU/Courses/CMU/18643/Labs/Lab3/H05-lab3/H05-lab3/vivado.log
# Journal file: C:/Users/sunny/GDrive/CMU/Courses/CMU/18643/Labs/Lab3/H05-lab3/H05-lab3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/sunny/GDrive/CMU/Courses/CMU/18643/Labs/Lab3/H05-lab3/H05-lab3/project_1.xpr
open_bd_design {C:/Users/sunny/GDrive/CMU/Courses/CMU/18643/Labs/Lab3/H05-lab3/H05-lab3/project_1.srcs/sources_1/bd/design_1/design_1.bd}
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
set_property  ip_repo_paths  C:/Users/sunny/GDrive/CMU/Courses/CMU/18643/Labs/Lab3/lab2-opt/mmm1/mmm1/solution1/impl/ip [current_project]
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:matrix_mult:1.0 matrix_mult_1
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins matrix_mult_1/s_axi_control]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "New Blk_Mem_Gen" }  [get_bd_intf_pins matrix_mult_1/a_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "New Blk_Mem_Gen" }  [get_bd_intf_pins matrix_mult_1/a_PORTB]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "New Blk_Mem_Gen" }  [get_bd_intf_pins matrix_mult_1/b_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "New Blk_Mem_Gen" }  [get_bd_intf_pins matrix_mult_1/b_PORTB]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "New Blk_Mem_Gen" }  [get_bd_intf_pins matrix_mult_1/prod_PORTA]
endgroup
delete_bd_objs [get_bd_intf_nets matrix_mult_1_b_PORTA] [get_bd_cells matrix_mult_1_bram_1]
delete_bd_objs [get_bd_intf_nets matrix_mult_1_prod_PORTA] [get_bd_cells matrix_mult_1_bram_3]
delete_bd_objs [get_bd_intf_nets matrix_mult_1_a_PORTA] [get_bd_cells matrix_mult_1_bram]
delete_bd_objs [get_bd_intf_nets matrix_mult_1_a_PORTB] [get_bd_cells matrix_mult_1_bram_0]
delete_bd_objs [get_bd_intf_nets matrix_mult_1_b_PORTB] [get_bd_cells matrix_mult_1_bram_2]
update_ip_catalog -rebuild -scan_changes
