{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1626357682727 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1626357682728 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 15 10:01:22 2021 " "Processing started: Thu Jul 15 10:01:22 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1626357682728 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626357682728 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DCalles_Lab6_Adders -c DCalles_Lab6_Adders " "Command: quartus_map --read_settings_files=on --write_settings_files=off DCalles_Lab6_Adders -c DCalles_Lab6_Adders" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626357682728 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1626357683169 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1626357683169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegments.v 1 1 " "Found 1 design units, including 1 entities, in source file sevensegments.v" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSegments " "Found entity 1: SevenSegments" {  } { { "SevenSegments.v" "" { Text "C:/Users/yodav/Documents/Conestoga_College/FIRST_TERM/Digital_Design/LABS/Lab6/Verilog/SevenSegments.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626357691137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626357691137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff_david.v 1 1 " "Found 1 design units, including 1 entities, in source file dff_david.v" { { "Info" "ISGN_ENTITY_NAME" "1 DFF_David " "Found entity 1: DFF_David" {  } { { "DFF_David.v" "" { Text "C:/Users/yodav/Documents/Conestoga_College/FIRST_TERM/Digital_Design/LABS/Lab6/Verilog/DFF_David.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626357691139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626357691139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dcalles_lab6_adders.v 1 1 " "Found 1 design units, including 1 entities, in source file dcalles_lab6_adders.v" { { "Info" "ISGN_ENTITY_NAME" "1 DCalles_Lab6_Adders " "Found entity 1: DCalles_Lab6_Adders" {  } { { "DCalles_Lab6_Adders.v" "" { Text "C:/Users/yodav/Documents/Conestoga_College/FIRST_TERM/Digital_Design/LABS/Lab6/Verilog/DCalles_Lab6_Adders.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626357691141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626357691141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "halfadder.v 1 1 " "Found 1 design units, including 1 entities, in source file halfadder.v" { { "Info" "ISGN_ENTITY_NAME" "1 HalfAdder " "Found entity 1: HalfAdder" {  } { { "HalfAdder.v" "" { Text "C:/Users/yodav/Documents/Conestoga_College/FIRST_TERM/Digital_Design/LABS/Lab6/Verilog/HalfAdder.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626357691142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626357691142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.v 1 1 " "Found 1 design units, including 1 entities, in source file fulladder.v" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "FullAdder.v" "" { Text "C:/Users/yodav/Documents/Conestoga_College/FIRST_TERM/Digital_Design/LABS/Lab6/Verilog/FullAdder.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626357691144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626357691144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder8bits.v 1 1 " "Found 1 design units, including 1 entities, in source file adder8bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 Adder8Bits " "Found entity 1: Adder8Bits" {  } { { "Adder8Bits.v" "" { Text "C:/Users/yodav/Documents/Conestoga_College/FIRST_TERM/Digital_Design/LABS/Lab6/Verilog/Adder8Bits.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626357691147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626357691147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory16bits.v 1 1 " "Found 1 design units, including 1 entities, in source file memory16bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 Memory16Bits " "Found entity 1: Memory16Bits" {  } { { "Memory16Bits.v" "" { Text "C:/Users/yodav/Documents/Conestoga_College/FIRST_TERM/Digital_Design/LABS/Lab6/Verilog/Memory16Bits.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626357691149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626357691149 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DCalles_Lab6_Adders " "Elaborating entity \"DCalles_Lab6_Adders\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1626357691179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegments SevenSegments:SevenSegmentsL1 " "Elaborating entity \"SevenSegments\" for hierarchy \"SevenSegments:SevenSegmentsL1\"" {  } { { "DCalles_Lab6_Adders.v" "SevenSegmentsL1" { Text "C:/Users/yodav/Documents/Conestoga_College/FIRST_TERM/Digital_Design/LABS/Lab6/Verilog/DCalles_Lab6_Adders.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626357691190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory16Bits Memory16Bits:Memory16Bits1 " "Elaborating entity \"Memory16Bits\" for hierarchy \"Memory16Bits:Memory16Bits1\"" {  } { { "DCalles_Lab6_Adders.v" "Memory16Bits1" { Text "C:/Users/yodav/Documents/Conestoga_College/FIRST_TERM/Digital_Design/LABS/Lab6/Verilog/DCalles_Lab6_Adders.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626357691192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFF_David Memory16Bits:Memory16Bits1\|DFF_David:DFF0 " "Elaborating entity \"DFF_David\" for hierarchy \"Memory16Bits:Memory16Bits1\|DFF_David:DFF0\"" {  } { { "Memory16Bits.v" "DFF0" { Text "C:/Users/yodav/Documents/Conestoga_College/FIRST_TERM/Digital_Design/LABS/Lab6/Verilog/Memory16Bits.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626357691193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder8Bits Adder8Bits:Adder8Bits1 " "Elaborating entity \"Adder8Bits\" for hierarchy \"Adder8Bits:Adder8Bits1\"" {  } { { "DCalles_Lab6_Adders.v" "Adder8Bits1" { Text "C:/Users/yodav/Documents/Conestoga_College/FIRST_TERM/Digital_Design/LABS/Lab6/Verilog/DCalles_Lab6_Adders.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626357691196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HalfAdder Adder8Bits:Adder8Bits1\|HalfAdder:HalfAdder0 " "Elaborating entity \"HalfAdder\" for hierarchy \"Adder8Bits:Adder8Bits1\|HalfAdder:HalfAdder0\"" {  } { { "Adder8Bits.v" "HalfAdder0" { Text "C:/Users/yodav/Documents/Conestoga_College/FIRST_TERM/Digital_Design/LABS/Lab6/Verilog/Adder8Bits.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626357691197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder Adder8Bits:Adder8Bits1\|FullAdder:FullAdder1 " "Elaborating entity \"FullAdder\" for hierarchy \"Adder8Bits:Adder8Bits1\|FullAdder:FullAdder1\"" {  } { { "Adder8Bits.v" "FullAdder1" { Text "C:/Users/yodav/Documents/Conestoga_College/FIRST_TERM/Digital_Design/LABS/Lab6/Verilog/Adder8Bits.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626357691198 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1626357691611 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "memoryOut\[1\] GND " "Pin \"memoryOut\[1\]\" is stuck at GND" {  } { { "DCalles_Lab6_Adders.v" "" { Text "C:/Users/yodav/Documents/Conestoga_College/FIRST_TERM/Digital_Design/LABS/Lab6/Verilog/DCalles_Lab6_Adders.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626357691623 "|DCalles_Lab6_Adders|memoryOut[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memoryOut\[2\] GND " "Pin \"memoryOut\[2\]\" is stuck at GND" {  } { { "DCalles_Lab6_Adders.v" "" { Text "C:/Users/yodav/Documents/Conestoga_College/FIRST_TERM/Digital_Design/LABS/Lab6/Verilog/DCalles_Lab6_Adders.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626357691623 "|DCalles_Lab6_Adders|memoryOut[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memoryOut\[3\] GND " "Pin \"memoryOut\[3\]\" is stuck at GND" {  } { { "DCalles_Lab6_Adders.v" "" { Text "C:/Users/yodav/Documents/Conestoga_College/FIRST_TERM/Digital_Design/LABS/Lab6/Verilog/DCalles_Lab6_Adders.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626357691623 "|DCalles_Lab6_Adders|memoryOut[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memoryOut\[4\] GND " "Pin \"memoryOut\[4\]\" is stuck at GND" {  } { { "DCalles_Lab6_Adders.v" "" { Text "C:/Users/yodav/Documents/Conestoga_College/FIRST_TERM/Digital_Design/LABS/Lab6/Verilog/DCalles_Lab6_Adders.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626357691623 "|DCalles_Lab6_Adders|memoryOut[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memoryOut\[5\] GND " "Pin \"memoryOut\[5\]\" is stuck at GND" {  } { { "DCalles_Lab6_Adders.v" "" { Text "C:/Users/yodav/Documents/Conestoga_College/FIRST_TERM/Digital_Design/LABS/Lab6/Verilog/DCalles_Lab6_Adders.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626357691623 "|DCalles_Lab6_Adders|memoryOut[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memoryOut\[6\] GND " "Pin \"memoryOut\[6\]\" is stuck at GND" {  } { { "DCalles_Lab6_Adders.v" "" { Text "C:/Users/yodav/Documents/Conestoga_College/FIRST_TERM/Digital_Design/LABS/Lab6/Verilog/DCalles_Lab6_Adders.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626357691623 "|DCalles_Lab6_Adders|memoryOut[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memoryOut\[7\] GND " "Pin \"memoryOut\[7\]\" is stuck at GND" {  } { { "DCalles_Lab6_Adders.v" "" { Text "C:/Users/yodav/Documents/Conestoga_College/FIRST_TERM/Digital_Design/LABS/Lab6/Verilog/DCalles_Lab6_Adders.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626357691623 "|DCalles_Lab6_Adders|memoryOut[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memoryOut\[9\] GND " "Pin \"memoryOut\[9\]\" is stuck at GND" {  } { { "DCalles_Lab6_Adders.v" "" { Text "C:/Users/yodav/Documents/Conestoga_College/FIRST_TERM/Digital_Design/LABS/Lab6/Verilog/DCalles_Lab6_Adders.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626357691623 "|DCalles_Lab6_Adders|memoryOut[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memoryOut\[10\] GND " "Pin \"memoryOut\[10\]\" is stuck at GND" {  } { { "DCalles_Lab6_Adders.v" "" { Text "C:/Users/yodav/Documents/Conestoga_College/FIRST_TERM/Digital_Design/LABS/Lab6/Verilog/DCalles_Lab6_Adders.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626357691623 "|DCalles_Lab6_Adders|memoryOut[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memoryOut\[11\] GND " "Pin \"memoryOut\[11\]\" is stuck at GND" {  } { { "DCalles_Lab6_Adders.v" "" { Text "C:/Users/yodav/Documents/Conestoga_College/FIRST_TERM/Digital_Design/LABS/Lab6/Verilog/DCalles_Lab6_Adders.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626357691623 "|DCalles_Lab6_Adders|memoryOut[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memoryOut\[12\] GND " "Pin \"memoryOut\[12\]\" is stuck at GND" {  } { { "DCalles_Lab6_Adders.v" "" { Text "C:/Users/yodav/Documents/Conestoga_College/FIRST_TERM/Digital_Design/LABS/Lab6/Verilog/DCalles_Lab6_Adders.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626357691623 "|DCalles_Lab6_Adders|memoryOut[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memoryOut\[13\] GND " "Pin \"memoryOut\[13\]\" is stuck at GND" {  } { { "DCalles_Lab6_Adders.v" "" { Text "C:/Users/yodav/Documents/Conestoga_College/FIRST_TERM/Digital_Design/LABS/Lab6/Verilog/DCalles_Lab6_Adders.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626357691623 "|DCalles_Lab6_Adders|memoryOut[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memoryOut\[14\] GND " "Pin \"memoryOut\[14\]\" is stuck at GND" {  } { { "DCalles_Lab6_Adders.v" "" { Text "C:/Users/yodav/Documents/Conestoga_College/FIRST_TERM/Digital_Design/LABS/Lab6/Verilog/DCalles_Lab6_Adders.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626357691623 "|DCalles_Lab6_Adders|memoryOut[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memoryOut\[15\] GND " "Pin \"memoryOut\[15\]\" is stuck at GND" {  } { { "DCalles_Lab6_Adders.v" "" { Text "C:/Users/yodav/Documents/Conestoga_College/FIRST_TERM/Digital_Design/LABS/Lab6/Verilog/DCalles_Lab6_Adders.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626357691623 "|DCalles_Lab6_Adders|memoryOut[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segmentL1\[0\] GND " "Pin \"segmentL1\[0\]\" is stuck at GND" {  } { { "DCalles_Lab6_Adders.v" "" { Text "C:/Users/yodav/Documents/Conestoga_College/FIRST_TERM/Digital_Design/LABS/Lab6/Verilog/DCalles_Lab6_Adders.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626357691623 "|DCalles_Lab6_Adders|segmentL1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segmentL1\[1\] GND " "Pin \"segmentL1\[1\]\" is stuck at GND" {  } { { "DCalles_Lab6_Adders.v" "" { Text "C:/Users/yodav/Documents/Conestoga_College/FIRST_TERM/Digital_Design/LABS/Lab6/Verilog/DCalles_Lab6_Adders.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626357691623 "|DCalles_Lab6_Adders|segmentL1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segmentL1\[2\] GND " "Pin \"segmentL1\[2\]\" is stuck at GND" {  } { { "DCalles_Lab6_Adders.v" "" { Text "C:/Users/yodav/Documents/Conestoga_College/FIRST_TERM/Digital_Design/LABS/Lab6/Verilog/DCalles_Lab6_Adders.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626357691623 "|DCalles_Lab6_Adders|segmentL1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segmentL1\[3\] GND " "Pin \"segmentL1\[3\]\" is stuck at GND" {  } { { "DCalles_Lab6_Adders.v" "" { Text "C:/Users/yodav/Documents/Conestoga_College/FIRST_TERM/Digital_Design/LABS/Lab6/Verilog/DCalles_Lab6_Adders.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626357691623 "|DCalles_Lab6_Adders|segmentL1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segmentL1\[4\] GND " "Pin \"segmentL1\[4\]\" is stuck at GND" {  } { { "DCalles_Lab6_Adders.v" "" { Text "C:/Users/yodav/Documents/Conestoga_College/FIRST_TERM/Digital_Design/LABS/Lab6/Verilog/DCalles_Lab6_Adders.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626357691623 "|DCalles_Lab6_Adders|segmentL1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segmentL1\[5\] GND " "Pin \"segmentL1\[5\]\" is stuck at GND" {  } { { "DCalles_Lab6_Adders.v" "" { Text "C:/Users/yodav/Documents/Conestoga_College/FIRST_TERM/Digital_Design/LABS/Lab6/Verilog/DCalles_Lab6_Adders.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626357691623 "|DCalles_Lab6_Adders|segmentL1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segmentL1\[6\] VCC " "Pin \"segmentL1\[6\]\" is stuck at VCC" {  } { { "DCalles_Lab6_Adders.v" "" { Text "C:/Users/yodav/Documents/Conestoga_College/FIRST_TERM/Digital_Design/LABS/Lab6/Verilog/DCalles_Lab6_Adders.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626357691623 "|DCalles_Lab6_Adders|segmentL1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segmentL2\[1\] GND " "Pin \"segmentL2\[1\]\" is stuck at GND" {  } { { "DCalles_Lab6_Adders.v" "" { Text "C:/Users/yodav/Documents/Conestoga_College/FIRST_TERM/Digital_Design/LABS/Lab6/Verilog/DCalles_Lab6_Adders.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626357691623 "|DCalles_Lab6_Adders|segmentL2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segmentL2\[2\] GND " "Pin \"segmentL2\[2\]\" is stuck at GND" {  } { { "DCalles_Lab6_Adders.v" "" { Text "C:/Users/yodav/Documents/Conestoga_College/FIRST_TERM/Digital_Design/LABS/Lab6/Verilog/DCalles_Lab6_Adders.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626357691623 "|DCalles_Lab6_Adders|segmentL2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segmentL2\[6\] VCC " "Pin \"segmentL2\[6\]\" is stuck at VCC" {  } { { "DCalles_Lab6_Adders.v" "" { Text "C:/Users/yodav/Documents/Conestoga_College/FIRST_TERM/Digital_Design/LABS/Lab6/Verilog/DCalles_Lab6_Adders.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626357691623 "|DCalles_Lab6_Adders|segmentL2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segmentR1\[0\] GND " "Pin \"segmentR1\[0\]\" is stuck at GND" {  } { { "DCalles_Lab6_Adders.v" "" { Text "C:/Users/yodav/Documents/Conestoga_College/FIRST_TERM/Digital_Design/LABS/Lab6/Verilog/DCalles_Lab6_Adders.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626357691623 "|DCalles_Lab6_Adders|segmentR1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segmentR1\[1\] GND " "Pin \"segmentR1\[1\]\" is stuck at GND" {  } { { "DCalles_Lab6_Adders.v" "" { Text "C:/Users/yodav/Documents/Conestoga_College/FIRST_TERM/Digital_Design/LABS/Lab6/Verilog/DCalles_Lab6_Adders.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626357691623 "|DCalles_Lab6_Adders|segmentR1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segmentR1\[2\] GND " "Pin \"segmentR1\[2\]\" is stuck at GND" {  } { { "DCalles_Lab6_Adders.v" "" { Text "C:/Users/yodav/Documents/Conestoga_College/FIRST_TERM/Digital_Design/LABS/Lab6/Verilog/DCalles_Lab6_Adders.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626357691623 "|DCalles_Lab6_Adders|segmentR1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segmentR1\[3\] GND " "Pin \"segmentR1\[3\]\" is stuck at GND" {  } { { "DCalles_Lab6_Adders.v" "" { Text "C:/Users/yodav/Documents/Conestoga_College/FIRST_TERM/Digital_Design/LABS/Lab6/Verilog/DCalles_Lab6_Adders.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626357691623 "|DCalles_Lab6_Adders|segmentR1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segmentR1\[4\] GND " "Pin \"segmentR1\[4\]\" is stuck at GND" {  } { { "DCalles_Lab6_Adders.v" "" { Text "C:/Users/yodav/Documents/Conestoga_College/FIRST_TERM/Digital_Design/LABS/Lab6/Verilog/DCalles_Lab6_Adders.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626357691623 "|DCalles_Lab6_Adders|segmentR1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segmentR1\[5\] GND " "Pin \"segmentR1\[5\]\" is stuck at GND" {  } { { "DCalles_Lab6_Adders.v" "" { Text "C:/Users/yodav/Documents/Conestoga_College/FIRST_TERM/Digital_Design/LABS/Lab6/Verilog/DCalles_Lab6_Adders.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626357691623 "|DCalles_Lab6_Adders|segmentR1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segmentR1\[6\] VCC " "Pin \"segmentR1\[6\]\" is stuck at VCC" {  } { { "DCalles_Lab6_Adders.v" "" { Text "C:/Users/yodav/Documents/Conestoga_College/FIRST_TERM/Digital_Design/LABS/Lab6/Verilog/DCalles_Lab6_Adders.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626357691623 "|DCalles_Lab6_Adders|segmentR1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segmentR2\[1\] GND " "Pin \"segmentR2\[1\]\" is stuck at GND" {  } { { "DCalles_Lab6_Adders.v" "" { Text "C:/Users/yodav/Documents/Conestoga_College/FIRST_TERM/Digital_Design/LABS/Lab6/Verilog/DCalles_Lab6_Adders.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626357691623 "|DCalles_Lab6_Adders|segmentR2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segmentR2\[2\] GND " "Pin \"segmentR2\[2\]\" is stuck at GND" {  } { { "DCalles_Lab6_Adders.v" "" { Text "C:/Users/yodav/Documents/Conestoga_College/FIRST_TERM/Digital_Design/LABS/Lab6/Verilog/DCalles_Lab6_Adders.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626357691623 "|DCalles_Lab6_Adders|segmentR2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segmentR2\[6\] VCC " "Pin \"segmentR2\[6\]\" is stuck at VCC" {  } { { "DCalles_Lab6_Adders.v" "" { Text "C:/Users/yodav/Documents/Conestoga_College/FIRST_TERM/Digital_Design/LABS/Lab6/Verilog/DCalles_Lab6_Adders.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626357691623 "|DCalles_Lab6_Adders|segmentR2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segmentSumL\[0\] GND " "Pin \"segmentSumL\[0\]\" is stuck at GND" {  } { { "DCalles_Lab6_Adders.v" "" { Text "C:/Users/yodav/Documents/Conestoga_College/FIRST_TERM/Digital_Design/LABS/Lab6/Verilog/DCalles_Lab6_Adders.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626357691623 "|DCalles_Lab6_Adders|segmentSumL[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segmentSumL\[1\] GND " "Pin \"segmentSumL\[1\]\" is stuck at GND" {  } { { "DCalles_Lab6_Adders.v" "" { Text "C:/Users/yodav/Documents/Conestoga_College/FIRST_TERM/Digital_Design/LABS/Lab6/Verilog/DCalles_Lab6_Adders.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626357691623 "|DCalles_Lab6_Adders|segmentSumL[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segmentSumL\[2\] GND " "Pin \"segmentSumL\[2\]\" is stuck at GND" {  } { { "DCalles_Lab6_Adders.v" "" { Text "C:/Users/yodav/Documents/Conestoga_College/FIRST_TERM/Digital_Design/LABS/Lab6/Verilog/DCalles_Lab6_Adders.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626357691623 "|DCalles_Lab6_Adders|segmentSumL[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segmentSumL\[3\] GND " "Pin \"segmentSumL\[3\]\" is stuck at GND" {  } { { "DCalles_Lab6_Adders.v" "" { Text "C:/Users/yodav/Documents/Conestoga_College/FIRST_TERM/Digital_Design/LABS/Lab6/Verilog/DCalles_Lab6_Adders.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626357691623 "|DCalles_Lab6_Adders|segmentSumL[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segmentSumL\[4\] GND " "Pin \"segmentSumL\[4\]\" is stuck at GND" {  } { { "DCalles_Lab6_Adders.v" "" { Text "C:/Users/yodav/Documents/Conestoga_College/FIRST_TERM/Digital_Design/LABS/Lab6/Verilog/DCalles_Lab6_Adders.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626357691623 "|DCalles_Lab6_Adders|segmentSumL[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segmentSumL\[5\] GND " "Pin \"segmentSumL\[5\]\" is stuck at GND" {  } { { "DCalles_Lab6_Adders.v" "" { Text "C:/Users/yodav/Documents/Conestoga_College/FIRST_TERM/Digital_Design/LABS/Lab6/Verilog/DCalles_Lab6_Adders.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626357691623 "|DCalles_Lab6_Adders|segmentSumL[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segmentSumL\[6\] VCC " "Pin \"segmentSumL\[6\]\" is stuck at VCC" {  } { { "DCalles_Lab6_Adders.v" "" { Text "C:/Users/yodav/Documents/Conestoga_College/FIRST_TERM/Digital_Design/LABS/Lab6/Verilog/DCalles_Lab6_Adders.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626357691623 "|DCalles_Lab6_Adders|segmentSumL[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segmentSumR\[1\] GND " "Pin \"segmentSumR\[1\]\" is stuck at GND" {  } { { "DCalles_Lab6_Adders.v" "" { Text "C:/Users/yodav/Documents/Conestoga_College/FIRST_TERM/Digital_Design/LABS/Lab6/Verilog/DCalles_Lab6_Adders.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626357691623 "|DCalles_Lab6_Adders|segmentSumR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "carryOut GND " "Pin \"carryOut\" is stuck at GND" {  } { { "DCalles_Lab6_Adders.v" "" { Text "C:/Users/yodav/Documents/Conestoga_College/FIRST_TERM/Digital_Design/LABS/Lab6/Verilog/DCalles_Lab6_Adders.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626357691623 "|DCalles_Lab6_Adders|carryOut"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1626357691623 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1626357691701 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Keypad 24 " "Ignored 24 assignments for entity \"Keypad\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity Keypad -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity Keypad -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1626357691883 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity Keypad -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity Keypad -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1626357691883 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity Keypad -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity Keypad -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1626357691883 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity Keypad -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity Keypad -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1626357691883 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity Keypad -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity Keypad -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1626357691883 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity Keypad -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity Keypad -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1626357691883 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity Keypad -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity Keypad -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1626357691883 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity Keypad -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity Keypad -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1626357691883 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity Keypad -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity Keypad -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1626357691883 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity Keypad -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity Keypad -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1626357691883 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity Keypad -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity Keypad -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1626357691883 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity Keypad -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity Keypad -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1626357691883 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity Keypad -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity Keypad -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1626357691883 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity Keypad -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity Keypad -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1626357691883 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity Keypad -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity Keypad -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1626357691883 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity Keypad -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity Keypad -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1626357691883 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity Keypad -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity Keypad -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1626357691883 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity Keypad -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity Keypad -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1626357691883 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity Keypad -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity Keypad -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1626357691883 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity Keypad -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity Keypad -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1626357691883 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity Keypad -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity Keypad -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1626357691883 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity Keypad -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity Keypad -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1626357691883 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity Keypad -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity Keypad -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1626357691883 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity Keypad -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity Keypad -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1626357691883 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1626357691883 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1626357691999 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626357691999 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input8\[1\] " "No output dependent on input pin \"input8\[1\]\"" {  } { { "DCalles_Lab6_Adders.v" "" { Text "C:/Users/yodav/Documents/Conestoga_College/FIRST_TERM/Digital_Design/LABS/Lab6/Verilog/DCalles_Lab6_Adders.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1626357692043 "|DCalles_Lab6_Adders|input8[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input8\[2\] " "No output dependent on input pin \"input8\[2\]\"" {  } { { "DCalles_Lab6_Adders.v" "" { Text "C:/Users/yodav/Documents/Conestoga_College/FIRST_TERM/Digital_Design/LABS/Lab6/Verilog/DCalles_Lab6_Adders.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1626357692043 "|DCalles_Lab6_Adders|input8[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input8\[3\] " "No output dependent on input pin \"input8\[3\]\"" {  } { { "DCalles_Lab6_Adders.v" "" { Text "C:/Users/yodav/Documents/Conestoga_College/FIRST_TERM/Digital_Design/LABS/Lab6/Verilog/DCalles_Lab6_Adders.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1626357692043 "|DCalles_Lab6_Adders|input8[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input8\[4\] " "No output dependent on input pin \"input8\[4\]\"" {  } { { "DCalles_Lab6_Adders.v" "" { Text "C:/Users/yodav/Documents/Conestoga_College/FIRST_TERM/Digital_Design/LABS/Lab6/Verilog/DCalles_Lab6_Adders.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1626357692043 "|DCalles_Lab6_Adders|input8[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input8\[5\] " "No output dependent on input pin \"input8\[5\]\"" {  } { { "DCalles_Lab6_Adders.v" "" { Text "C:/Users/yodav/Documents/Conestoga_College/FIRST_TERM/Digital_Design/LABS/Lab6/Verilog/DCalles_Lab6_Adders.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1626357692043 "|DCalles_Lab6_Adders|input8[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input8\[6\] " "No output dependent on input pin \"input8\[6\]\"" {  } { { "DCalles_Lab6_Adders.v" "" { Text "C:/Users/yodav/Documents/Conestoga_College/FIRST_TERM/Digital_Design/LABS/Lab6/Verilog/DCalles_Lab6_Adders.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1626357692043 "|DCalles_Lab6_Adders|input8[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input8\[7\] " "No output dependent on input pin \"input8\[7\]\"" {  } { { "DCalles_Lab6_Adders.v" "" { Text "C:/Users/yodav/Documents/Conestoga_College/FIRST_TERM/Digital_Design/LABS/Lab6/Verilog/DCalles_Lab6_Adders.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1626357692043 "|DCalles_Lab6_Adders|input8[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1626357692043 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "77 " "Implemented 77 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1626357692044 ""} { "Info" "ICUT_CUT_TM_OPINS" "59 " "Implemented 59 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1626357692044 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6 " "Implemented 6 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1626357692044 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1626357692044 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 79 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 79 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4826 " "Peak virtual memory: 4826 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1626357692060 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 15 10:01:32 2021 " "Processing ended: Thu Jul 15 10:01:32 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1626357692060 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1626357692060 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1626357692060 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1626357692060 ""}
