#! /usr/local/Cellar/icarus-verilog/10.1.1/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7f8dcd700220 .scope module, "Alu" "Alu" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1"
    .port_info 1 /INPUT 32 "operand2"
    .port_info 2 /OUTPUT 32 "result"
    .port_info 3 /OUTPUT 1 "zero"
P_0x7f8dcd700120 .param/l "OPERAND_SIZE" 0 2 1, +C4<00000000000000000000000000100000>;
o0x105fe6068 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
L_0x7f8dcd5080b0 .functor BUFZ 32, o0x105fe6068, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x106018008 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f8dcd700ee0_0 .net/2u *"_s2", 31 0, L_0x106018008;  1 drivers
o0x105fe6038 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7f8dcd418f90_0 .net "operand1", 0 31, o0x105fe6038;  0 drivers
v0x7f8dcd419050_0 .net "operand2", 0 31, o0x105fe6068;  0 drivers
v0x7f8dcd419100_0 .net "result", 0 31, L_0x7f8dcd5080b0;  1 drivers
v0x7f8dcd419190_0 .net "zero", 0 0, L_0x7f8dcd503490;  1 drivers
L_0x7f8dcd503490 .cmp/eq 32, L_0x7f8dcd5080b0, L_0x106018008;
S_0x7f8dcd7004b0 .scope module, "Decoder" "Decoder" 3 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset"
    .port_info 1 /INPUT 32 "instruction"
    .port_info 2 /OUTPUT 1 "register_write"
    .port_info 3 /OUTPUT 5 "addr_r1"
    .port_info 4 /OUTPUT 5 "addr_r2"
    .port_info 5 /OUTPUT 5 "addr_rd"
    .port_info 6 /OUTPUT 32 "immediate"
P_0x7f8dcd7003c0 .param/l "ADDRESS_SIZE" 0 3 1, +C4<00000000000000000000000000100000>;
P_0x7f8dcd700400 .param/l "REG_ADDRESS_SIZE" 0 3 1, +C4<00000000000000000000000000000101>;
o0x105fe6278 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
L_0x7f8dcd503860 .functor BUFZ 32, o0x105fe6278, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x106018050 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x7f8dcd4192b0_0 .net "addr_r1", 0 4, L_0x106018050;  1 drivers
L_0x106018098 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x7f8dcd419370_0 .net "addr_r2", 0 4, L_0x106018098;  1 drivers
L_0x1060180e0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x7f8dcd419420_0 .net "addr_rd", 0 4, L_0x1060180e0;  1 drivers
v0x7f8dcd4194e0_0 .net "immediate", 0 31, L_0x7f8dcd503860;  1 drivers
v0x7f8dcd419590_0 .net "instruction", 0 31, o0x105fe6278;  0 drivers
L_0x106018128 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f8dcd419680_0 .net "register_write", 0 0, L_0x106018128;  1 drivers
o0x105fe62d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f8dcd419720_0 .net "reset", 0 0, o0x105fe62d8;  0 drivers
S_0x7f8dcd700850 .scope module, "register_bank" "register_bank" 4 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 32 "data_in"
    .port_info 3 /OUTPUT 32 "data_out1"
    .port_info 4 /OUTPUT 32 "data_out2"
    .port_info 5 /INPUT 1 "write"
    .port_info 6 /INPUT 5 "addr_out1"
    .port_info 7 /INPUT 5 "addr_out2"
    .port_info 8 /INPUT 5 "addr_in"
P_0x7f8dcd700650 .param/l "ADDRESS_SIZE" 0 4 1, +C4<00000000000000000000000000000101>;
P_0x7f8dcd700690 .param/l "REGISTER_SIZE" 0 4 1, +C4<00000000000000000000000000100000>;
L_0x7f8dcd504de0 .functor BUFZ 32, L_0x7f8dcd503530, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f8dcd502160 .functor BUFZ 32, L_0x7f8dcd503670, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7f8dcd419900_0 .net *"_s0", 31 0, L_0x7f8dcd503530;  1 drivers
v0x7f8dcd4199c0_0 .net *"_s10", 6 0, L_0x7f8dcd5020c0;  1 drivers
L_0x1060181b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f8dcd419a60_0 .net *"_s13", 1 0, L_0x1060181b8;  1 drivers
v0x7f8dcd419b10_0 .net *"_s2", 6 0, L_0x7f8dcd5035d0;  1 drivers
L_0x106018170 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f8dcd419bc0_0 .net *"_s5", 1 0, L_0x106018170;  1 drivers
v0x7f8dcd419cb0_0 .net *"_s8", 31 0, L_0x7f8dcd503670;  1 drivers
o0x105fe6578 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x7f8dcd419d60_0 .net "addr_in", 0 4, o0x105fe6578;  0 drivers
o0x105fe65a8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x7f8dcd419e10_0 .net "addr_out1", 0 4, o0x105fe65a8;  0 drivers
o0x105fe65d8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x7f8dcd419ec0_0 .net "addr_out2", 0 4, o0x105fe65d8;  0 drivers
v0x7f8dcd419fd0 .array "bank", 31 0, 0 31;
o0x105fe6608 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f8dcd41a070_0 .net "clk", 0 0, o0x105fe6608;  0 drivers
o0x105fe6638 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7f8dcd41a110_0 .net "data_in", 0 31, o0x105fe6638;  0 drivers
v0x7f8dcd41a1c0_0 .net "data_out1", 0 31, L_0x7f8dcd504de0;  1 drivers
v0x7f8dcd41a270_0 .net "data_out2", 0 31, L_0x7f8dcd502160;  1 drivers
v0x7f8dcd41a320_0 .var/i "i", 31 0;
o0x105fe66f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f8dcd41a3d0_0 .net "reset", 0 0, o0x105fe66f8;  0 drivers
o0x105fe6728 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f8dcd41a470_0 .net "write", 0 0, o0x105fe6728;  0 drivers
E_0x7f8dcd419870 .event edge, v0x7f8dcd41a3d0_0;
E_0x7f8dcd4198c0 .event edge, v0x7f8dcd41a070_0;
L_0x7f8dcd503530 .array/port v0x7f8dcd419fd0, L_0x7f8dcd5035d0;
L_0x7f8dcd5035d0 .concat [ 5 2 0 0], o0x105fe65a8, L_0x106018170;
L_0x7f8dcd503670 .array/port v0x7f8dcd419fd0, L_0x7f8dcd5020c0;
L_0x7f8dcd5020c0 .concat [ 5 2 0 0], o0x105fe65d8, L_0x1060181b8;
S_0x7f8dcd700c40 .scope module, "test" "test" 5 1;
 .timescale 0 0;
P_0x7f8dcd7009f0 .param/l "ADDRESS_SIZE" 0 5 3, +C4<00000000000000000000000000100000>;
P_0x7f8dcd700a30 .param/l "BOOT_ADDRESS" 0 5 4, C4<00000000000000000001000000000000>;
v0x7f8dcd505a20_0 .var "address", 0 31;
v0x7f8dcd505ab0_0 .var/i "i", 31 0;
v0x7f8dcd505b40_0 .net "instruction", 0 31, L_0x7f8dcd5131b0;  1 drivers
v0x7f8dcd505bd0_0 .var "reset", 0 0;
S_0x7f8dcd41a6b0 .scope module, "imem" "Imem" 5 26, 6 1 0, S_0x7f8dcd700c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset"
    .port_info 1 /INPUT 32 "address"
    .port_info 2 /OUTPUT 32 "instruction"
P_0x7f8dcd41a870 .param/l "ADDRESS_SIZE" 0 6 1, +C4<00000000000000000000000000100000>;
P_0x7f8dcd41a8b0 .param/l "BOOT_ADDRESS" 0 6 1, C4<00000000000000000001000000000000>;
P_0x7f8dcd41a8f0 .param/l "MEM_SIZE" 0 6 1, C4<00000000000000000001000000000000>;
L_0x7f8dcd511ed0 .functor AND 1, L_0x7f8dcd5021d0, L_0x7f8dcd511e30, C4<1>, C4<1>;
L_0x106018200 .functor BUFT 1, C4<00000000000000000001000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f8dcd41aac0_0 .net/2u *"_s0", 31 0, L_0x106018200;  1 drivers
v0x7f8dcd41ab80_0 .net *"_s10", 7 0, L_0x7f8dcd511f80;  1 drivers
L_0x106018290 .functor BUFT 1, C4<00000000000000000001000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f8dcd41ac20_0 .net/2s *"_s12", 31 0, L_0x106018290;  1 drivers
v0x7f8dcd41acb0_0 .net *"_s14", 31 0, L_0x7f8dcd512020;  1 drivers
v0x7f8dcd41ad40_0 .net *"_s16", 7 0, L_0x7f8dcd5121e0;  1 drivers
v0x7f8dcd41ae10_0 .net *"_s18", 32 0, L_0x7f8dcd512280;  1 drivers
v0x7f8dcd41aec0_0 .net *"_s2", 0 0, L_0x7f8dcd5021d0;  1 drivers
L_0x1060182d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f8dcd41af60_0 .net *"_s21", 0 0, L_0x1060182d8;  1 drivers
L_0x106018320 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7f8dcd41b010_0 .net/2u *"_s22", 32 0, L_0x106018320;  1 drivers
v0x7f8dcd41b120_0 .net *"_s24", 32 0, L_0x7f8dcd512320;  1 drivers
L_0x106018368 .functor BUFT 1, C4<000000000000000000001000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f8dcd41b1d0_0 .net/2s *"_s26", 32 0, L_0x106018368;  1 drivers
v0x7f8dcd41b280_0 .net *"_s28", 32 0, L_0x7f8dcd5124a0;  1 drivers
v0x7f8dcd41b330_0 .net *"_s30", 7 0, L_0x7f8dcd512620;  1 drivers
v0x7f8dcd41b3e0_0 .net *"_s32", 32 0, L_0x7f8dcd512710;  1 drivers
L_0x1060183b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f8dcd41b490_0 .net *"_s35", 0 0, L_0x1060183b0;  1 drivers
L_0x1060183f8 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x7f8dcd41b540_0 .net/2u *"_s36", 32 0, L_0x1060183f8;  1 drivers
v0x7f8dcd41b5f0_0 .net *"_s38", 32 0, L_0x7f8dcd5127b0;  1 drivers
L_0x106018248 .functor BUFT 1, C4<00000000000000000001111111111100>, C4<0>, C4<0>, C4<0>;
v0x7f8dcd41b780_0 .net/2u *"_s4", 31 0, L_0x106018248;  1 drivers
L_0x106018440 .functor BUFT 1, C4<000000000000000000001000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f8dcd41b810_0 .net/2s *"_s40", 32 0, L_0x106018440;  1 drivers
v0x7f8dcd41b8c0_0 .net *"_s42", 32 0, L_0x7f8dcd512950;  1 drivers
v0x7f8dcd41b970_0 .net *"_s44", 7 0, L_0x7f8dcd512a90;  1 drivers
v0x7f8dcd41ba20_0 .net *"_s46", 32 0, L_0x7f8dcd512ba0;  1 drivers
L_0x106018488 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f8dcd41bad0_0 .net *"_s49", 0 0, L_0x106018488;  1 drivers
L_0x1060184d0 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x7f8dcd50c060_0 .net/2u *"_s50", 32 0, L_0x1060184d0;  1 drivers
v0x7f8dcd505d80_0 .net *"_s52", 32 0, L_0x7f8dcd512d40;  1 drivers
L_0x106018518 .functor BUFT 1, C4<000000000000000000001000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f8dcd505f20_0 .net/2s *"_s54", 32 0, L_0x106018518;  1 drivers
v0x7f8dcd505ce0_0 .net *"_s56", 32 0, L_0x7f8dcd512ea0;  1 drivers
v0x7f8dcd503750_0 .net *"_s58", 31 0, L_0x7f8dcd512fc0;  1 drivers
v0x7f8dcd507fb0_0 .net *"_s6", 0 0, L_0x7f8dcd511e30;  1 drivers
L_0x106018560 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f8dcd511d00_0 .net/2u *"_s60", 31 0, L_0x106018560;  1 drivers
v0x7f8dcd50bd80_0 .net *"_s8", 0 0, L_0x7f8dcd511ed0;  1 drivers
v0x7f8dcd50be10_0 .net "address", 0 31, v0x7f8dcd505a20_0;  1 drivers
v0x7f8dcd50bea0_0 .net "instruction", 0 31, L_0x7f8dcd5131b0;  alias, 1 drivers
v0x7f8dcd507ef0 .array "memory", 8192 4096, 7 0;
v0x7f8dcd50bf30_0 .net "reset", 0 0, v0x7f8dcd505bd0_0;  1 drivers
L_0x7f8dcd5021d0 .cmp/ge 32, v0x7f8dcd505a20_0, L_0x106018200;
L_0x7f8dcd511e30 .cmp/ge 32, L_0x106018248, v0x7f8dcd505a20_0;
L_0x7f8dcd511f80 .array/port v0x7f8dcd507ef0, L_0x7f8dcd512020;
L_0x7f8dcd512020 .arith/sub 32, v0x7f8dcd505a20_0, L_0x106018290;
L_0x7f8dcd5121e0 .array/port v0x7f8dcd507ef0, L_0x7f8dcd5124a0;
L_0x7f8dcd512280 .concat [ 32 1 0 0], v0x7f8dcd505a20_0, L_0x1060182d8;
L_0x7f8dcd512320 .arith/sum 33, L_0x7f8dcd512280, L_0x106018320;
L_0x7f8dcd5124a0 .arith/sub 33, L_0x7f8dcd512320, L_0x106018368;
L_0x7f8dcd512620 .array/port v0x7f8dcd507ef0, L_0x7f8dcd512950;
L_0x7f8dcd512710 .concat [ 32 1 0 0], v0x7f8dcd505a20_0, L_0x1060183b0;
L_0x7f8dcd5127b0 .arith/sum 33, L_0x7f8dcd512710, L_0x1060183f8;
L_0x7f8dcd512950 .arith/sub 33, L_0x7f8dcd5127b0, L_0x106018440;
L_0x7f8dcd512a90 .array/port v0x7f8dcd507ef0, L_0x7f8dcd512ea0;
L_0x7f8dcd512ba0 .concat [ 32 1 0 0], v0x7f8dcd505a20_0, L_0x106018488;
L_0x7f8dcd512d40 .arith/sum 33, L_0x7f8dcd512ba0, L_0x1060184d0;
L_0x7f8dcd512ea0 .arith/sub 33, L_0x7f8dcd512d40, L_0x106018518;
L_0x7f8dcd512fc0 .concat [ 8 8 8 8], L_0x7f8dcd512a90, L_0x7f8dcd512620, L_0x7f8dcd5121e0, L_0x7f8dcd511f80;
L_0x7f8dcd5131b0 .functor MUXZ 32, L_0x106018560, L_0x7f8dcd512fc0, L_0x7f8dcd511ed0, C4<>;
    .scope S_0x7f8dcd700850;
T_0 ;
    %wait E_0x7f8dcd4198c0;
    %load/vec4 v0x7f8dcd41a070_0;
    %load/vec4 v0x7f8dcd41a470_0;
    %and;
    %load/vec4 v0x7f8dcd419d60_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x7f8dcd41a110_0;
    %load/vec4 v0x7f8dcd419d60_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x7f8dcd419fd0, 4, 0;
T_0.0 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7f8dcd700850;
T_1 ;
    %wait E_0x7f8dcd419870;
    %load/vec4 v0x7f8dcd41a3d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f8dcd41a320_0, 0, 32;
T_1.2 ;
    %load/vec4 v0x7f8dcd41a320_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_1.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x7f8dcd41a320_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8dcd419fd0, 0, 4;
    %load/vec4 v0x7f8dcd41a320_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f8dcd41a320_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
T_1.0 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7f8dcd41a6b0;
T_2 ;
    %vpi_call 6 8 "$readmemb", "mem/imem.dat", v0x7f8dcd507ef0 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x7f8dcd700c40;
T_3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8dcd505bd0_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x7f8dcd700c40;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f8dcd505a20_0, 0, 32;
    %end;
    .thread T_4;
    .scope S_0x7f8dcd700c40;
T_5 ;
    %vpi_call 5 13 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 5 14 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7f8dcd700c40 {0 0 0};
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8dcd505bd0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f8dcd505ab0_0, 0, 32;
T_5.0 ;
    %load/vec4 v0x7f8dcd505ab0_0;
    %cmpi/s 40, 0, 32;
    %jmp/0xz T_5.1, 5;
    %delay 10, 0;
    %pushi/vec4 4096, 0, 32;
    %load/vec4 v0x7f8dcd505ab0_0;
    %add;
    %subi 5, 0, 32;
    %store/vec4 v0x7f8dcd505a20_0, 0, 32;
    %load/vec4 v0x7f8dcd505ab0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x7f8dcd505ab0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %delay 40, 0;
    %vpi_call 5 23 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "src/alu.v";
    "src/decoder.v";
    "src/register_bank.v";
    "tests/test_imem.v";
    "src/imem.v";
