Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Tue Nov 07 21:05:09 2017
| Host         : asus-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
| Design       : system_wrapper
| Device       : xc7z035
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    58 |
| Unused register locations in slices containing registers |   197 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             309 |           84 |
| No           | No                    | Yes                    |              28 |            8 |
| No           | Yes                   | No                     |             278 |           86 |
| Yes          | No                    | No                     |              56 |           17 |
| Yes          | No                    | Yes                    |              16 |            4 |
| Yes          | Yes                   | No                     |             308 |           85 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                             Clock Signal                            |                                                                                        Enable Signal                                                                                       |                                                                                  Set/Reset Signal                                                                                  | Slice Load Count | Bel Load Count |
+---------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2      |                                                                                                                                                                                            | system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/RESET_INT                                                                  |                1 |              1 |
|  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2      |                                                                                                                                                                                            | system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/p_3_out                                                |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                            | system_i/util_vector_logic_0/Res[0]                                                                                                                                                |                1 |              4 |
|  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2      | system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/LOOPBACK_REG                                  | system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/SRESET                                                                     |                1 |              4 |
|  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2      |                                                                                                                                                                                            | system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/USE_ROCKET_IO.TXDATA_reg[7]                            |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                            | system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/reset_time_out_reg_n_0                                                   |                3 |              4 |
|  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2      | system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/BIT_COUNT                                     |                                                                                                                                                                                    |                3 |              4 |
|  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2      |                                                                                                                                                                                            | system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/CODE_GRP_reg[1][0]                                     |                1 |              4 |
|  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2      |                                                                                                                                                                                            | system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/FSM_sequential_STATE[3]_i_1_n_0        |                2 |              4 |
|  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2      | system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/E[0]                                          | system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/SRESET                                                                     |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/sync_cplllock/E[0]                                                               | system_i/gig_ethernet_pcs_pma_0/inst/core_resets_i/pma_reset_pipe[3]                                                                                                               |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_cplllock/E[0]                                                               | system_i/gig_ethernet_pcs_pma_0/inst/core_resets_i/pma_reset_pipe[3]                                                                                                               |                3 |              4 |
|  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2      |                                                                                                                                                                                            | system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/RXCLKCORCNT_INT                                        |                1 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                            | system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/MGT_RX_RESET                                                               |                1 |              5 |
|  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk       |                                                                                                                                                                                            | system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/enablealign                            |                1 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                            | system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/MGT_TX_RESET                                                               |                1 |              5 |
|  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2      | system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/ADDR_WR[4]_i_1_n_0                            | system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/SRESET                                                                     |                1 |              5 |
|  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2      |                                                                                                                                                                                            | system_i/gig_ethernet_pcs_pma_0/inst/core_resets_i/pma_reset_pipe[3]                                                                                                               |                1 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                            | system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1_n_0                                                                      |                2 |              6 |
|  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2      | system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/p_0_out[8]                                   |                                                                                                                                                                                    |                2 |              8 |
|  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2      | system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RX_CONFIG_REG[7]_i_1_n_0                     |                                                                                                                                                                                    |                1 |              8 |
|  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2      | system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/TX_CONFIG_REG_INT[15]_i_1_n_0 | system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/SRESET                                                                     |                2 |              8 |
|  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2      |                                                                                                                                                                                            | system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/SR[0]                                                  |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count                                                                  | system_i/gig_ethernet_pcs_pma_0/inst/core_resets_i/pma_reset_pipe[3]                                                                                                               |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count                                                                  | system_i/gig_ethernet_pcs_pma_0/inst/core_resets_i/pma_reset_pipe[3]                                                                                                               |                2 |              8 |
|  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/gtrefclk_bufg |                                                                                                                                                                                            |                                                                                                                                                                                    |                4 |              9 |
|  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2      | system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/PREVIOUS_STATE                | system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/SRESET                                                                     |                3 |              9 |
|  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2      | system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/PULSE4096                     | system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/LINK_TIMER[9]_i_1_n_0 |                3 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/mmcm_lock_count[9]_i_2__0_n_0                                                    | system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/SR[0]                                           |                4 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/mmcm_lock_count[9]_i_2_n_0                                                       | system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/SR[0]                                           |                4 |             10 |
|  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2      | system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/TRANSMITTER/XMIT_DATA_INT                                                          | system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/MGT_TX_RESET                                                               |                4 |             11 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg30                                                                                        | system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1_n_0                                                                      |                3 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1_roll                                                                                    | system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1_n_0                                                                      |                3 |             12 |
|  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk       | system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0_n_0                                                  | system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_1__0_n_0                                          |                4 |             13 |
|  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2      | system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDC_RISING_REG1                                                | system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/SRESET                                                                     |                6 |             13 |
|  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2      | system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/SYNC_SIGNAL_DETECT/MASK_RUDI_BUFERR_TIMER_reg[12]                                  | system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/SRESET                                                                     |                2 |             13 |
|  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2      | system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/RX_CONFIG_SNAPSHOT            | system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/SRESET                                                                     |                4 |             15 |
|  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2      |                                                                                                                                                                                            | system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/p_1_out                                                                    |                3 |             15 |
|  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2      |                                                                                                                                                                                            | system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/p_0_out                                                                    |                4 |             15 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_time_cnt[0]_i_2__0_n_0                                                      | system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_time_cnt[0]_i_1__0_n_0                                              |                4 |             16 |
|  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2      | system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/SHIFT_REG0                                    |                                                                                                                                                                                    |                6 |             16 |
|  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2      | system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RX_CONFIG_VALID                              | system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RX_CONFIG_REG_REG_reg[15][0]         |                3 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                            | system_i/gig_ethernet_pcs_pma_0/inst/core_resets_i/pma_reset_pipe[3]                                                                                                               |               10 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/sel                                                                              | system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_time_cnt0                                                           |                4 |             16 |
|  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk       | system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0                                                     | system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/clear                                                                    |                5 |             17 |
|  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2      |                                                                                                                                                                                            | system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/SYNC_STATUS_REG0                       |                3 |             18 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter                                                                 | system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/reset_time_out_reg_n_0                                                   |                5 |             19 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter                                                                 | system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/reset_time_out                                                           |                5 |             19 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/refclk_stable_count                                                              |                                                                                                                                                                                    |                5 |             20 |
|  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2      | system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/toggle_i_1_n_0                                                                                                       | system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/MGT_TX_RESET                                                               |                5 |             22 |
|  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2      | system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/toggle                                                                                                               | system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/MGT_RX_RESET                                                               |                4 |             26 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                            | system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/SR[0]                                                                    |               11 |             33 |
|  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2      |                                                                                                                                                                                            | system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/MGT_RX_RESET                                                               |               12 |             37 |
|  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2      |                                                                                                                                                                                            | system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/MGT_TX_RESET                                                               |               13 |             43 |
|  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2      |                                                                                                                                                                                            | system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/SRESET                                                                     |               19 |             67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                            |                                                                                                                                                                                    |               18 |             73 |
|  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk       |                                                                                                                                                                                            |                                                                                                                                                                                    |               17 |             83 |
|  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2      |                                                                                                                                                                                            |                                                                                                                                                                                    |               48 |            159 |
+---------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 2      |                     1 |
| 4      |                    10 |
| 5      |                     6 |
| 6      |                     1 |
| 8      |                     6 |
| 9      |                     2 |
| 10     |                     3 |
| 11     |                     1 |
| 12     |                     2 |
| 13     |                     3 |
| 15     |                     3 |
| 16+    |                    19 |
+--------+-----------------------+


