// Seed: 1776349967
module module_0;
  assign id_1 = id_1;
  assign id_2 = -1'b0;
  wire id_3;
  logic [7:0] id_4, id_5, id_6, id_7, id_8, id_9;
  assign id_8[1] = -1;
  assign module_1.id_1 = 0;
  assign id_4 = id_1;
  wire id_10, id_11;
  wire id_12, id_13;
  tri  id_14 = -1, id_15;
  wire id_16;
endmodule
module module_1 (
    output supply0 id_0,
    output supply1 id_1#(
        .id_15(-1),
        .id_16(id_16),
        .id_17(-1),
        .id_18(1),
        .id_19(1),
        .id_20({1})
    ),
    output supply1 id_2,
    output wire id_3,
    output tri id_4,
    output tri1 id_5,
    input supply1 id_6,
    input wand id_7,
    input supply1 id_8,
    input wire id_9,
    input wand id_10,
    input tri id_11,
    output supply1 id_12,
    input wor id_13
);
  module_0 modCall_1 ();
endmodule
