//Copyright (C)2014-2024 Gowin Semiconductor Corporation.
//All rights reserved.


1. PnR Messages

  <Report Title>: PnR Report
  <Design File>: C:\Gowin\Gowin_V1.9.9.03_Education_x64\IDE\bin\Documents\SPS_burst_2\impl\gwsynthesis\SPS_burst_2.vg
  <Physical Constraints File>: C:\Gowin\Gowin_V1.9.9.03_Education_x64\IDE\bin\Documents\SPS_burst_2\src\SPS_burst_2.cst
  <Timing Constraints File>: ---
  <Tool Version>: V1.9.9.03 Education (64-bit)
  <Part Number>: GW1NR-LV9QN88PC6/I5
  <Device>: GW1NR-9
  <Device Version>: C
  <Created Time>:Mon Feb 17 17:48:58 2025


2. PnR Details

  Running placement:
    Placement Phase 0: CPU time = 0h 0m 0.021s, Elapsed time = 0h 0m 0.021s
    Placement Phase 1: CPU time = 0h 0m 0.065s, Elapsed time = 0h 0m 0.065s
    Placement Phase 2: CPU time = 0h 0m 0.006s, Elapsed time = 0h 0m 0.006s
    Placement Phase 3: CPU time = 0h 0m 0.623s, Elapsed time = 0h 0m 0.623s
    Total Placement: CPU time = 0h 0m 0.715s, Elapsed time = 0h 0m 0.715s
 Running routing:
    Routing Phase 0: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s
    Routing Phase 1: CPU time = 0h 0m 0.117s, Elapsed time = 0h 0m 0.117s
    Routing Phase 2: CPU time = 0h 0m 0.159s, Elapsed time = 0h 0m 0.159s
    Routing Phase 3: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s
    Total Routing: CPU time = 0h 0m 0.276s, Elapsed time = 0h 0m 0.276s
 Generate output files:
    CPU time = 0h 0m 0.663s, Elapsed time = 0h 0m 0.663s

 Total Time and Memory Usage: CPU time = 0h 0m 2s, Elapsed time = 0h 0m 2s, Peak memory usage = 264MB


3. Resource Usage Summary

  ----------------------------------------------------------
  Resources                   | Usage
  ----------------------------------------------------------
  Logic                       | 162/8640  2%
    --LUT,ALU,ROM16           | 162(136 LUT, 26 ALU, 0 ROM16)
    --SSRAM(RAM16)            | 0
  Register                    | 164/6693  3%
    --Logic Register as Latch | 0/6480  0%
    --Logic Register as FF    | 157/6480  3%
    --I/O Register as Latch   | 0/213  0%
    --I/O Register as FF      | 7/213  4%
  CLS                         | 128/4320  3%
  I/O Port                    | 52
  I/O Buf                     | 52
    --Input Buf               | 10
    --Output Buf              | 26
    --Inout Buf               | 16
  IOLOGIC                     | 0%
  BSRAM                       | 0%
  DSP                         | 0%
  PLL                         | 0/2  0%
  DCS                         | 0/8  0%
  DQCE                        | 0/24  0%
  OSC                         | 0/1  0%
  User Flash                  | 0/1  0%
  CLKDIV                      | 0/8  0%
  DLLDLY                      | 0/8  0%
  DHCEN                       | 0/8  0%
  DHCENC                      | 0/4  0%
  ==========================================================



4. I/O Bank Usage Summary

  -----------------------
  I/O Bank  | Usage       
  -----------------------
  bank 1   | 16/25(64%)  
  bank 2   | 23/23(100%) 
  bank 3   | 13/23(56%)  
  =======================


5. Global Clock Usage Summary

  -------------------------------
  Global Clock  | Usage       
  -------------------------------
  PRIMARY       | 1/8(13%)
  LW            | 1/8(13%)
  GCLK_PIN      | 1/3(34%)
  PLL           | 0/2(0%)
  CLKDIV        | 0/8(0%)
  DLLDLY        | 0/8(0%)
  ===============================


6. Global Clock Signals

  -------------------------------------------
  Signal         | Global Clock   | Location
  -------------------------------------------
  clk_d          | PRIMARY        |  TR TL BR BL
  rst_d          | LW             |  -
  ===========================================


7. Pinout by Port Name

--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Port Name          | Diff Pair | Loc./Bank     | Constraint | Dir.  | Site     | IO Type    | Drive | Pull Mode | PCI Clamp | Hysteresis | Open Drain | Vref       | Single Resistor | Diff Resistor | BankVccio 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clk                |           | 63/1          | Y          | in    | IOR5[A]  | LVCMOS33   | NA    | UP        | ON        | NONE       | NA         | NA         | OFF             | NA            | 3.3       
rst                |           | 86/3          | Y          | in    | IOT8[A]  | LVCMOS33   | NA    | UP        | ON        | NONE       | NA         | NA         | OFF             | NA            | 3.3       
burst_en           |           | 85/3          | Y          | in    | IOT8[B]  | LVCMOS33   | NA    | UP        | ON        | NONE       | NA         | NA         | OFF             | NA            | 3.3       
mode_sel           |           | 84/3          | Y          | in    | IOT10[A] | LVCMOS33   | NA    | UP        | ON        | NONE       | NA         | NA         | OFF             | NA            | 3.3       
burst_len_in       |           | 83/3          | Y          | in    | IOT10[B] | LVCMOS33   | NA    | UP        | ON        | NONE       | NA         | NA         | OFF             | NA            | 3.3       
addr_in            |           | 82/3          | Y          | in    | IOT11[A] | LVCMOS33   | NA    | UP        | ON        | NONE       | NA         | NA         | OFF             | NA            | 3.3       
data_in            |           | 81/3          | Y          | in    | IOT11[B] | LVCMOS33   | NA    | UP        | ON        | NONE       | NA         | NA         | OFF             | NA            | 3.3       
read_write_sel[0]  |           | 80/3          | Y          | in    | IOT12[A] | LVCMOS33   | NA    | UP        | ON        | NONE       | NA         | NA         | OFF             | NA            | 3.3       
read_write_sel[1]  |           | 79/3          | Y          | in    | IOT12[B] | LVCMOS33   | NA    | UP        | ON        | NONE       | NA         | NA         | OFF             | NA            | 3.3       
read_write_sel[2]  |           | 77/1          | Y          | in    | IOT37[A] | LVCMOS33   | NA    | UP        | ON        | NONE       | NA         | NA         | OFF             | NA            | 3.3       
addr_to_MRAM[0]    |           | 27/2          | Y          | out   | IOB11[A] | LVCMOS33   | 8     | UP        | NA        | NA         | OFF        | NA         | NA              | NA            | 3.3       
addr_to_MRAM[1]    |           | 28/2          | Y          | out   | IOB11[B] | LVCMOS33   | 8     | UP        | NA        | NA         | OFF        | NA         | NA              | NA            | 3.3       
addr_to_MRAM[2]    |           | 29/2          | Y          | out   | IOB13[A] | LVCMOS33   | 8     | UP        | NA        | NA         | OFF        | NA         | NA              | NA            | 3.3       
addr_to_MRAM[3]    |           | 30/2          | Y          | out   | IOB13[B] | LVCMOS33   | 8     | UP        | NA        | NA         | OFF        | NA         | NA              | NA            | 3.3       
addr_to_MRAM[4]    |           | 33/2          | Y          | out   | IOB23[A] | LVCMOS33   | 8     | UP        | NA        | NA         | OFF        | NA         | NA              | NA            | 3.3       
addr_to_MRAM[5]    |           | 34/2          | Y          | out   | IOB23[B] | LVCMOS33   | 8     | UP        | NA        | NA         | OFF        | NA         | NA              | NA            | 3.3       
addr_to_MRAM[6]    |           | 40/2          | Y          | out   | IOB33[B] | LVCMOS33   | 8     | UP        | NA        | NA         | OFF        | NA         | NA              | NA            | 3.3       
addr_to_MRAM[7]    |           | 35/2          | Y          | out   | IOB29[A] | LVCMOS33   | 8     | UP        | NA        | NA         | OFF        | NA         | NA              | NA            | 3.3       
addr_to_MRAM[8]    |           | 41/2          | Y          | out   | IOB41[A] | LVCMOS33   | 8     | UP        | NA        | NA         | OFF        | NA         | NA              | NA            | 3.3       
addr_to_MRAM[9]    |           | 42/2          | Y          | out   | IOB41[B] | LVCMOS33   | 8     | UP        | NA        | NA         | OFF        | NA         | NA              | NA            | 3.3       
addr_to_MRAM[10]   |           | 15/3          | N          | out   | IOL25[B] | LVCMOS33   | 8     | UP        | NA        | NA         | OFF        | NA         | OFF             | NA            | 3.3       
addr_to_MRAM[11]   |           | 18/2          | N          | out   | IOB2[B]  | LVCMOS33   | 8     | UP        | NA        | NA         | OFF        | NA         | NA              | NA            | 3.3       
addr_to_MRAM[12]   |           | 20/2          | N          | out   | IOB4[B]  | LVCMOS33   | 8     | UP        | NA        | NA         | OFF        | NA         | NA              | NA            | 3.3       
addr_to_MRAM[13]   |           | 19/2          | N          | out   | IOB4[A]  | LVCMOS33   | 8     | UP        | NA        | NA         | OFF        | NA         | NA              | NA            | 3.3       
addr_to_MRAM[14]   |           | 17/2          | N          | out   | IOB2[A]  | LVCMOS33   | 8     | UP        | NA        | NA         | OFF        | NA         | NA              | NA            | 3.3       
addr_to_MRAM[15]   |           | 16/3          | N          | out   | IOL26[B] | LVCMOS33   | 8     | UP        | NA        | NA         | OFF        | NA         | OFF             | NA            | 3.3       
addr_to_MRAM[16]   |           | 14/3          | N          | out   | IOL22[B] | LVCMOS33   | 8     | UP        | NA        | NA         | OFF        | NA         | OFF             | NA            | 3.3       
addr_to_MRAM[17]   |           | 13/3          | N          | out   | IOL21[B] | LVCMOS33   | 8     | UP        | NA        | NA         | OFF        | NA         | OFF             | NA            | 3.3       
addr_to_MRAM[18]   |           | 47/2          | N          | out   | IOB43[B] | LVCMOS33   | 8     | UP        | NA        | NA         | OFF        | NA         | NA              | NA            | 3.3       
addr_to_MRAM[19]   |           | 11/3          | N          | out   | IOL16[B] | LVCMOS33   | 8     | UP        | NA        | NA         | OFF        | NA         | OFF             | NA            | 3.3       
chip_en            |           | 38/2          | Y          | out   | IOB31[B] | LVCMOS33   | 8     | UP        | NA        | NA         | OFF        | NA         | NA              | NA            | 3.3       
write_en           |           | 36/2          | Y          | out   | IOB29[B] | LVCMOS33   | 8     | UP        | NA        | NA         | OFF        | NA         | NA              | NA            | 3.3       
out_en             |           | 37/2          | Y          | out   | IOB31[A] | LVCMOS33   | 8     | UP        | NA        | NA         | OFF        | NA         | NA              | NA            | 3.3       
lower_byte_en      |           | 39/2          | Y          | out   | IOB33[A] | LVCMOS33   | 8     | UP        | NA        | NA         | OFF        | NA         | NA              | NA            | 3.3       
upper_byte_en      |           | 25/2          | Y          | out   | IOB8[A]  | LVCMOS33   | 8     | UP        | NA        | NA         | OFF        | NA         | NA              | NA            | 3.3       
PTS_ser_data_out   |           | 26/2          | Y          | out   | IOB8[B]  | LVCMOS33   | 8     | UP        | NA        | NA         | OFF        | NA         | NA              | NA            | 3.3       
data_to_MRAM[0]    |           | 76/1          | Y          | io    | IOT37[B] | LVCMOS33   | 8     | UP        | NA        | NONE       | OFF        | NA         | OFF             | NA            | 3.3       
data_to_MRAM[1]    |           | 75/1          | Y          | io    | IOT38[A] | LVCMOS33   | 8     | UP        | NA        | NONE       | OFF        | NA         | OFF             | NA            | 3.3       
data_to_MRAM[2]    |           | 74/1          | Y          | io    | IOT38[B] | LVCMOS33   | 8     | UP        | NA        | NONE       | OFF        | NA         | OFF             | NA            | 3.3       
data_to_MRAM[3]    |           | 73/1          | Y          | io    | IOT39[A] | LVCMOS33   | 8     | UP        | NA        | NONE       | OFF        | NA         | OFF             | NA            | 3.3       
data_to_MRAM[4]    |           | 72/1          | Y          | io    | IOT39[B] | LVCMOS33   | 8     | UP        | NA        | NONE       | OFF        | NA         | OFF             | NA            | 3.3       
data_to_MRAM[5]    |           | 71/1          | Y          | io    | IOT41[A] | LVCMOS33   | 8     | UP        | NA        | NONE       | OFF        | NA         | OFF             | NA            | 3.3       
data_to_MRAM[6]    |           | 70/1          | Y          | io    | IOT41[B] | LVCMOS33   | 8     | UP        | NA        | NONE       | OFF        | NA         | OFF             | NA            | 3.3       
data_to_MRAM[7]    |           | 48/1          | Y          | io    | IOR24[B] | LVCMOS33   | 8     | UP        | NA        | NONE       | OFF        | NA         | OFF             | NA            | 3.3       
data_to_MRAM[8]    |           | 49/1          | Y          | io    | IOR24[A] | LVCMOS33   | 8     | UP        | NA        | NONE       | OFF        | NA         | OFF             | NA            | 3.3       
data_to_MRAM[9]    |           | 31/2          | Y          | io    | IOB15[A] | LVCMOS33   | 8     | UP        | NA        | NONE       | OFF        | NA         | NA              | NA            | 3.3       
data_to_MRAM[10]   |           | 32/2          | Y          | io    | IOB15[B] | LVCMOS33   | 8     | UP        | NA        | NONE       | OFF        | NA         | NA              | NA            | 3.3       
data_to_MRAM[11]   |           | 51/1          | Y          | io    | IOR17[B] | LVCMOS33   | 8     | UP        | NA        | NONE       | OFF        | NA         | OFF             | NA            | 3.3       
data_to_MRAM[12]   |           | 53/1          | Y          | io    | IOR15[B] | LVCMOS33   | 8     | UP        | NA        | NONE       | OFF        | NA         | OFF             | NA            | 3.3       
data_to_MRAM[13]   |           | 57/1          | Y          | io    | IOR13[A] | LVCMOS33   | 8     | UP        | NA        | NONE       | OFF        | NA         | OFF             | NA            | 3.3       
data_to_MRAM[14]   |           | 68/1          | Y          | io    | IOT42[B] | LVCMOS33   | 8     | UP        | NA        | NONE       | OFF        | NA         | OFF             | NA            | 3.3       
data_to_MRAM[15]   |           | 69/1          | Y          | io    | IOT42[A] | LVCMOS33   | 8     | UP        | NA        | NONE       | OFF        | NA         | OFF             | NA            | 3.3       
==========================================================================================================================================================================================================================




8. All Package Pins

-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Loc./Bank| Signal             | Dir.  | Site     | IO Type  | Drive | Pull Mode | PCI Clamp | Hysteresis | Open Drain | Vref       | Single Resistor | Diff Resistor | Bank Vccio
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
3/3      | -                  | in    | IOT2[A]  | LVCMOS18 | NA    | UP        | ON        | NONE       | NA         | NA         | NA              | NA            | 3.3  
88/3     | -                  | in    | IOT5[A]  | LVCMOS18 | NA    | UP        | ON        | NONE       | NA         | NA         | NA              | NA            | 3.3  
87/3     | -                  | in    | IOT6[B]  | LVCMOS18 | NA    | UP        | ON        | NONE       | NA         | NA         | NA              | NA            | 3.3  
86/3     | rst                | in    | IOT8[A]  | LVCMOS33 | NA    | UP        | ON        | NONE       | NA         | NA         | OFF             | NA            | 3.3  
85/3     | burst_en           | in    | IOT8[B]  | LVCMOS33 | NA    | UP        | ON        | NONE       | NA         | NA         | OFF             | NA            | 3.3  
84/3     | mode_sel           | in    | IOT10[A] | LVCMOS33 | NA    | UP        | ON        | NONE       | NA         | NA         | OFF             | NA            | 3.3  
83/3     | burst_len_in       | in    | IOT10[B] | LVCMOS33 | NA    | UP        | ON        | NONE       | NA         | NA         | OFF             | NA            | 3.3  
82/3     | addr_in            | in    | IOT11[A] | LVCMOS33 | NA    | UP        | ON        | NONE       | NA         | NA         | OFF             | NA            | 3.3  
81/3     | data_in            | in    | IOT11[B] | LVCMOS33 | NA    | UP        | ON        | NONE       | NA         | NA         | OFF             | NA            | 3.3  
80/3     | read_write_sel[0]  | in    | IOT12[A] | LVCMOS33 | NA    | UP        | ON        | NONE       | NA         | NA         | OFF             | NA            | 3.3  
79/3     | read_write_sel[1]  | in    | IOT12[B] | LVCMOS33 | NA    | UP        | ON        | NONE       | NA         | NA         | OFF             | NA            | 3.3  
77/1     | read_write_sel[2]  | in    | IOT37[A] | LVCMOS33 | NA    | UP        | ON        | NONE       | NA         | NA         | OFF             | NA            | 3.3  
76/1     | data_to_MRAM[0]    | io    | IOT37[B] | LVCMOS33 | 8     | UP        | NA        | NONE       | OFF        | NA         | OFF             | NA            | 3.3  
75/1     | data_to_MRAM[1]    | io    | IOT38[A] | LVCMOS33 | 8     | UP        | NA        | NONE       | OFF        | NA         | OFF             | NA            | 3.3  
74/1     | data_to_MRAM[2]    | io    | IOT38[B] | LVCMOS33 | 8     | UP        | NA        | NONE       | OFF        | NA         | OFF             | NA            | 3.3  
73/1     | data_to_MRAM[3]    | io    | IOT39[A] | LVCMOS33 | 8     | UP        | NA        | NONE       | OFF        | NA         | OFF             | NA            | 3.3  
72/1     | data_to_MRAM[4]    | io    | IOT39[B] | LVCMOS33 | 8     | UP        | NA        | NONE       | OFF        | NA         | OFF             | NA            | 3.3  
71/1     | data_to_MRAM[5]    | io    | IOT41[A] | LVCMOS33 | 8     | UP        | NA        | NONE       | OFF        | NA         | OFF             | NA            | 3.3  
70/1     | data_to_MRAM[6]    | io    | IOT41[B] | LVCMOS33 | 8     | UP        | NA        | NONE       | OFF        | NA         | OFF             | NA            | 3.3  
69/1     | data_to_MRAM[15]   | io    | IOT42[A] | LVCMOS33 | 8     | UP        | NA        | NONE       | OFF        | NA         | OFF             | NA            | 3.3  
68/1     | data_to_MRAM[14]   | io    | IOT42[B] | LVCMOS33 | 8     | UP        | NA        | NONE       | OFF        | NA         | OFF             | NA            | 3.3  
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
17/2     | addr_to_MRAM[14]   | out   | IOB2[A]  | LVCMOS33 | 8     | UP        | NA        | NA         | OFF        | NA         | NA              | NA            | 3.3  
18/2     | addr_to_MRAM[11]   | out   | IOB2[B]  | LVCMOS33 | 8     | UP        | NA        | NA         | OFF        | NA         | NA              | NA            | 3.3  
19/2     | addr_to_MRAM[13]   | out   | IOB4[A]  | LVCMOS33 | 8     | UP        | NA        | NA         | OFF        | NA         | NA              | NA            | 3.3  
20/2     | addr_to_MRAM[12]   | out   | IOB4[B]  | LVCMOS33 | 8     | UP        | NA        | NA         | OFF        | NA         | NA              | NA            | 3.3  
25/2     | upper_byte_en      | out   | IOB8[A]  | LVCMOS33 | 8     | UP        | NA        | NA         | OFF        | NA         | NA              | NA            | 3.3  
26/2     | PTS_ser_data_out   | out   | IOB8[B]  | LVCMOS33 | 8     | UP        | NA        | NA         | OFF        | NA         | NA              | NA            | 3.3  
27/2     | addr_to_MRAM[0]    | out   | IOB11[A] | LVCMOS33 | 8     | UP        | NA        | NA         | OFF        | NA         | NA              | NA            | 3.3  
28/2     | addr_to_MRAM[1]    | out   | IOB11[B] | LVCMOS33 | 8     | UP        | NA        | NA         | OFF        | NA         | NA              | NA            | 3.3  
29/2     | addr_to_MRAM[2]    | out   | IOB13[A] | LVCMOS33 | 8     | UP        | NA        | NA         | OFF        | NA         | NA              | NA            | 3.3  
30/2     | addr_to_MRAM[3]    | out   | IOB13[B] | LVCMOS33 | 8     | UP        | NA        | NA         | OFF        | NA         | NA              | NA            | 3.3  
31/2     | data_to_MRAM[9]    | io    | IOB15[A] | LVCMOS33 | 8     | UP        | NA        | NONE       | OFF        | NA         | NA              | NA            | 3.3  
32/2     | data_to_MRAM[10]   | io    | IOB15[B] | LVCMOS33 | 8     | UP        | NA        | NONE       | OFF        | NA         | NA              | NA            | 3.3  
33/2     | addr_to_MRAM[4]    | out   | IOB23[A] | LVCMOS33 | 8     | UP        | NA        | NA         | OFF        | NA         | NA              | NA            | 3.3  
34/2     | addr_to_MRAM[5]    | out   | IOB23[B] | LVCMOS33 | 8     | UP        | NA        | NA         | OFF        | NA         | NA              | NA            | 3.3  
35/2     | addr_to_MRAM[7]    | out   | IOB29[A] | LVCMOS33 | 8     | UP        | NA        | NA         | OFF        | NA         | NA              | NA            | 3.3  
36/2     | write_en           | out   | IOB29[B] | LVCMOS33 | 8     | UP        | NA        | NA         | OFF        | NA         | NA              | NA            | 3.3  
37/2     | out_en             | out   | IOB31[A] | LVCMOS33 | 8     | UP        | NA        | NA         | OFF        | NA         | NA              | NA            | 3.3  
38/2     | chip_en            | out   | IOB31[B] | LVCMOS33 | 8     | UP        | NA        | NA         | OFF        | NA         | NA              | NA            | 3.3  
39/2     | lower_byte_en      | out   | IOB33[A] | LVCMOS33 | 8     | UP        | NA        | NA         | OFF        | NA         | NA              | NA            | 3.3  
40/2     | addr_to_MRAM[6]    | out   | IOB33[B] | LVCMOS33 | 8     | UP        | NA        | NA         | OFF        | NA         | NA              | NA            | 3.3  
41/2     | addr_to_MRAM[8]    | out   | IOB41[A] | LVCMOS33 | 8     | UP        | NA        | NA         | OFF        | NA         | NA              | NA            | 3.3  
42/2     | addr_to_MRAM[9]    | out   | IOB41[B] | LVCMOS33 | 8     | UP        | NA        | NA         | OFF        | NA         | NA              | NA            | 3.3  
47/2     | addr_to_MRAM[18]   | out   | IOB43[B] | LVCMOS33 | 8     | UP        | NA        | NA         | OFF        | NA         | NA              | NA            | 3.3  
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
4/3      | -                  | in    | IOL5[A]  | LVCMOS18 | NA    | UP        | ON        | NONE       | NA         | NA         | NA              | NA            | 3.3  
5/3      | -                  | in    | IOL11[A] | LVCMOS18 | NA    | UP        | ON        | NONE       | NA         | NA         | NA              | NA            | 3.3  
6/3      | -                  | in    | IOL11[B] | LVCMOS18 | NA    | UP        | ON        | NONE       | NA         | NA         | NA              | NA            | 3.3  
7/3      | -                  | in    | IOL12[B] | LVCMOS18 | NA    | UP        | ON        | NONE       | NA         | NA         | NA              | NA            | 3.3  
8/3      | -                  | out   | IOL13[A] | LVCMOS18 | 8     | UP        | NA        | NA         | OFF        | NA         | NA              | NA            | 3.3  
9/3      | -                  | in    | IOL13[B] | LVCMOS18 | NA    | UP        | ON        | NONE       | NA         | NA         | NA              | NA            | 3.3  
10/3     | -                  | in    | IOL15[A] | LVCMOS18 | NA    | UP        | ON        | NONE       | NA         | NA         | NA              | NA            | 3.3  
11/3     | addr_to_MRAM[19]   | out   | IOL16[B] | LVCMOS33 | 8     | UP        | NA        | NA         | OFF        | NA         | OFF             | NA            | 3.3  
13/3     | addr_to_MRAM[17]   | out   | IOL21[B] | LVCMOS33 | 8     | UP        | NA        | NA         | OFF        | NA         | OFF             | NA            | 3.3  
14/3     | addr_to_MRAM[16]   | out   | IOL22[B] | LVCMOS33 | 8     | UP        | NA        | NA         | OFF        | NA         | OFF             | NA            | 3.3  
15/3     | addr_to_MRAM[10]   | out   | IOL25[B] | LVCMOS33 | 8     | UP        | NA        | NA         | OFF        | NA         | OFF             | NA            | 3.3  
16/3     | addr_to_MRAM[15]   | out   | IOL26[B] | LVCMOS33 | 8     | UP        | NA        | NA         | OFF        | NA         | OFF             | NA            | 3.3  
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
63/1     | clk                | in    | IOR5[A]  | LVCMOS33 | NA    | UP        | ON        | NONE       | NA         | NA         | OFF             | NA            | 3.3  
62/1     | -                  | in    | IOR11[A] | LVCMOS18 | NA    | UP        | ON        | NONE       | NA         | NA         | NA              | NA            | 3.3  
61/1     | -                  | in    | IOR11[B] | LVCMOS18 | NA    | UP        | ON        | NONE       | NA         | NA         | NA              | NA            | 3.3  
60/1     | -                  | in    | IOR12[A] | LVCMOS18 | NA    | UP        | ON        | NONE       | NA         | NA         | NA              | NA            | 3.3  
59/1     | -                  | in    | IOR12[B] | LVCMOS18 | NA    | UP        | ON        | NONE       | NA         | NA         | NA              | NA            | 3.3  
57/1     | data_to_MRAM[13]   | io    | IOR13[A] | LVCMOS33 | 8     | UP        | NA        | NONE       | OFF        | NA         | OFF             | NA            | 3.3  
56/1     | -                  | in    | IOR14[A] | LVCMOS18 | NA    | UP        | ON        | NONE       | NA         | NA         | NA              | NA            | 3.3  
55/1     | -                  | in    | IOR14[B] | LVCMOS18 | NA    | UP        | ON        | NONE       | NA         | NA         | NA              | NA            | 3.3  
54/1     | -                  | in    | IOR15[A] | LVCMOS18 | NA    | UP        | ON        | NONE       | NA         | NA         | NA              | NA            | 3.3  
53/1     | data_to_MRAM[12]   | io    | IOR15[B] | LVCMOS33 | 8     | UP        | NA        | NONE       | OFF        | NA         | OFF             | NA            | 3.3  
52/1     | -                  | in    | IOR17[A] | LVCMOS18 | NA    | UP        | ON        | NONE       | NA         | NA         | NA              | NA            | 3.3  
51/1     | data_to_MRAM[11]   | io    | IOR17[B] | LVCMOS33 | 8     | UP        | NA        | NONE       | OFF        | NA         | OFF             | NA            | 3.3  
50/1     | -                  | in    | IOR22[B] | LVCMOS18 | NA    | UP        | ON        | NONE       | NA         | NA         | NA              | NA            | 3.3  
49/1     | data_to_MRAM[8]    | io    | IOR24[A] | LVCMOS33 | 8     | UP        | NA        | NONE       | OFF        | NA         | OFF             | NA            | 3.3  
48/1     | data_to_MRAM[7]    | io    | IOR24[B] | LVCMOS33 | 8     | UP        | NA        | NONE       | OFF        | NA         | OFF             | NA            | 3.3  
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
===============================================================================================================================================================================================


