{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 215 05/29/2008 SJ Full Version " "Info: Version 8.0 Build 215 05/29/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 22 10:09:48 2011 " "Info: Processing started: Thu Dec 22 10:09:48 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off multiplier -c multiplier --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off multiplier -c multiplier --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "multiplier.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/multiplier.bdf" { { 480 -448 -280 496 "clock" "" } } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "7 " "Warning: Found 7 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "state_machine:inst1\|inst " "Info: Detected ripple clock \"state_machine:inst1\|inst\" as buffer" {  } { { "state_machine.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/state_machine.bdf" { { 136 168 232 216 "inst" "" } } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "state_machine:inst1\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "state_machine:inst1\|inst65 " "Info: Detected gated clock \"state_machine:inst1\|inst65\" as buffer" {  } { { "state_machine.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/state_machine.bdf" { { 680 1360 1424 728 "inst65" "" } } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "state_machine:inst1\|inst65" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "state_machine:inst1\|inst12 " "Info: Detected gated clock \"state_machine:inst1\|inst12\" as buffer" {  } { { "state_machine.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/state_machine.bdf" { { 48 1056 1120 96 "inst12" "" } } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "state_machine:inst1\|inst12" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inst28 " "Info: Detected ripple clock \"inst28\" as buffer" {  } { { "multiplier.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/multiplier.bdf" { { 272 -224 -160 352 "inst28" "" } } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst28" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "state_machine:inst1\|inst2 " "Info: Detected ripple clock \"state_machine:inst1\|inst2\" as buffer" {  } { { "state_machine.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/state_machine.bdf" { { 136 464 528 216 "inst2" "" } } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "state_machine:inst1\|inst2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "state_machine:inst1\|inst1 " "Info: Detected ripple clock \"state_machine:inst1\|inst1\" as buffer" {  } { { "state_machine.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/state_machine.bdf" { { 136 296 360 216 "inst1" "" } } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "state_machine:inst1\|inst1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst43 " "Info: Detected gated clock \"inst43\" as buffer" {  } { { "multiplier.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/multiplier.bdf" { { 328 456 520 376 "inst43" "" } } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst43" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register np_register:inst16\|inst7 register np_register:inst16\|inst3 145.79 MHz 6.859 ns Internal " "Info: Clock \"clock\" has Internal fmax of 145.79 MHz between source register \"np_register:inst16\|inst7\" and destination register \"np_register:inst16\|inst3\" (period= 6.859 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.663 ns + Longest register register " "Info: + Longest register to register delay is 4.663 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns np_register:inst16\|inst7 1 REG LC_X40_Y27_N7 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X40_Y27_N7; Fanout = 8; REG Node = 'np_register:inst16\|inst7'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { np_register:inst16|inst7 } "NODE_NAME" } } { "np_register.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/np_register.bdf" { { 136 1136 1200 216 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.070 ns) + CELL(0.101 ns) 1.171 ns lpm_add_sub0:inst36\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~580 2 COMB LC_X41_Y27_N8 4 " "Info: 2: + IC(1.070 ns) + CELL(0.101 ns) = 1.171 ns; Loc. = LC_X41_Y27_N8; Fanout = 4; COMB Node = 'lpm_add_sub0:inst36\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~580'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.171 ns" { np_register:inst16|inst7 lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~580 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.739 ns) + CELL(0.101 ns) 3.011 ns lpm_add_sub0:inst36\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~582 3 COMB LC_X41_Y27_N5 2 " "Info: 3: + IC(1.739 ns) + CELL(0.101 ns) = 3.011 ns; Loc. = LC_X41_Y27_N5; Fanout = 2; COMB Node = 'lpm_add_sub0:inst36\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~582'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.840 ns" { lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~580 lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~582 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.658 ns) + CELL(0.258 ns) 3.927 ns input_select:inst9\|inst15 4 COMB LC_X41_Y27_N0 2 " "Info: 4: + IC(0.658 ns) + CELL(0.258 ns) = 3.927 ns; Loc. = LC_X41_Y27_N0; Fanout = 2; COMB Node = 'input_select:inst9\|inst15'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.916 ns" { lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~582 input_select:inst9|inst15 } "NODE_NAME" } } { "input_select.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/input_select.bdf" { { 784 416 480 832 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.634 ns) + CELL(0.102 ns) 4.663 ns np_register:inst16\|inst3 5 REG LC_X42_Y27_N4 8 " "Info: 5: + IC(0.634 ns) + CELL(0.102 ns) = 4.663 ns; Loc. = LC_X42_Y27_N4; Fanout = 8; REG Node = 'np_register:inst16\|inst3'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.736 ns" { input_select:inst9|inst15 np_register:inst16|inst3 } "NODE_NAME" } } { "np_register.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/np_register.bdf" { { 136 656 720 216 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.562 ns ( 12.05 % ) " "Info: Total cell delay = 0.562 ns ( 12.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.101 ns ( 87.95 % ) " "Info: Total interconnect delay = 4.101 ns ( 87.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.663 ns" { np_register:inst16|inst7 lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~580 lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~582 input_select:inst9|inst15 np_register:inst16|inst3 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "4.663 ns" { np_register:inst16|inst7 {} lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~580 {} lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~582 {} input_select:inst9|inst15 {} np_register:inst16|inst3 {} } { 0.000ns 1.070ns 1.739ns 0.658ns 0.634ns } { 0.000ns 0.101ns 0.101ns 0.258ns 0.102ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.965 ns - Smallest " "Info: - Smallest clock skew is -1.965 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 6.855 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 6.855 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clock 1 CLK PIN_K6 5 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_K6; Fanout = 5; CLK Node = 'clock'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "multiplier.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/multiplier.bdf" { { 480 -448 -280 496 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.884 ns) + CELL(0.390 ns) 2.573 ns inst43 2 COMB LC_X8_Y20_N5 9 " "Info: 2: + IC(0.884 ns) + CELL(0.390 ns) = 2.573 ns; Loc. = LC_X8_Y20_N5; Fanout = 9; COMB Node = 'inst43'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.274 ns" { clock inst43 } "NODE_NAME" } } { "multiplier.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/multiplier.bdf" { { 328 456 520 376 "inst43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.653 ns) + CELL(0.629 ns) 6.855 ns np_register:inst16\|inst3 3 REG LC_X42_Y27_N4 8 " "Info: 3: + IC(3.653 ns) + CELL(0.629 ns) = 6.855 ns; Loc. = LC_X42_Y27_N4; Fanout = 8; REG Node = 'np_register:inst16\|inst3'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.282 ns" { inst43 np_register:inst16|inst3 } "NODE_NAME" } } { "np_register.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/np_register.bdf" { { 136 656 720 216 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.318 ns ( 33.81 % ) " "Info: Total cell delay = 2.318 ns ( 33.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.537 ns ( 66.19 % ) " "Info: Total interconnect delay = 4.537 ns ( 66.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.855 ns" { clock inst43 np_register:inst16|inst3 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "6.855 ns" { clock {} clock~out0 {} inst43 {} np_register:inst16|inst3 {} } { 0.000ns 0.000ns 0.884ns 3.653ns } { 0.000ns 1.299ns 0.390ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 8.820 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 8.820 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clock 1 CLK PIN_K6 5 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_K6; Fanout = 5; CLK Node = 'clock'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "multiplier.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/multiplier.bdf" { { 480 -448 -280 496 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.912 ns) + CELL(0.827 ns) 3.038 ns state_machine:inst1\|inst2 2 REG LC_X8_Y20_N1 12 " "Info: 2: + IC(0.912 ns) + CELL(0.827 ns) = 3.038 ns; Loc. = LC_X8_Y20_N1; Fanout = 12; REG Node = 'state_machine:inst1\|inst2'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.739 ns" { clock state_machine:inst1|inst2 } "NODE_NAME" } } { "state_machine.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/state_machine.bdf" { { 136 464 528 216 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.509 ns) + CELL(0.522 ns) 4.069 ns state_machine:inst1\|inst65 3 COMB LC_X8_Y20_N3 9 " "Info: 3: + IC(0.509 ns) + CELL(0.522 ns) = 4.069 ns; Loc. = LC_X8_Y20_N3; Fanout = 9; COMB Node = 'state_machine:inst1\|inst65'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.031 ns" { state_machine:inst1|inst2 state_machine:inst1|inst65 } "NODE_NAME" } } { "state_machine.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/state_machine.bdf" { { 680 1360 1424 728 "inst65" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.368 ns) + CELL(0.101 ns) 4.538 ns inst43 4 COMB LC_X8_Y20_N5 9 " "Info: 4: + IC(0.368 ns) + CELL(0.101 ns) = 4.538 ns; Loc. = LC_X8_Y20_N5; Fanout = 9; COMB Node = 'inst43'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.469 ns" { state_machine:inst1|inst65 inst43 } "NODE_NAME" } } { "multiplier.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/multiplier.bdf" { { 328 456 520 376 "inst43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.653 ns) + CELL(0.629 ns) 8.820 ns np_register:inst16\|inst7 5 REG LC_X40_Y27_N7 8 " "Info: 5: + IC(3.653 ns) + CELL(0.629 ns) = 8.820 ns; Loc. = LC_X40_Y27_N7; Fanout = 8; REG Node = 'np_register:inst16\|inst7'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.282 ns" { inst43 np_register:inst16|inst7 } "NODE_NAME" } } { "np_register.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/np_register.bdf" { { 136 1136 1200 216 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.378 ns ( 38.30 % ) " "Info: Total cell delay = 3.378 ns ( 38.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.442 ns ( 61.70 % ) " "Info: Total interconnect delay = 5.442 ns ( 61.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "8.820 ns" { clock state_machine:inst1|inst2 state_machine:inst1|inst65 inst43 np_register:inst16|inst7 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "8.820 ns" { clock {} clock~out0 {} state_machine:inst1|inst2 {} state_machine:inst1|inst65 {} inst43 {} np_register:inst16|inst7 {} } { 0.000ns 0.000ns 0.912ns 0.509ns 0.368ns 3.653ns } { 0.000ns 1.299ns 0.827ns 0.522ns 0.101ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.855 ns" { clock inst43 np_register:inst16|inst3 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "6.855 ns" { clock {} clock~out0 {} inst43 {} np_register:inst16|inst3 {} } { 0.000ns 0.000ns 0.884ns 3.653ns } { 0.000ns 1.299ns 0.390ns 0.629ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "8.820 ns" { clock state_machine:inst1|inst2 state_machine:inst1|inst65 inst43 np_register:inst16|inst7 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "8.820 ns" { clock {} clock~out0 {} state_machine:inst1|inst2 {} state_machine:inst1|inst65 {} inst43 {} np_register:inst16|inst7 {} } { 0.000ns 0.000ns 0.912ns 0.509ns 0.368ns 3.653ns } { 0.000ns 1.299ns 0.827ns 0.522ns 0.101ns 0.629ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.198 ns + " "Info: + Micro clock to output delay of source is 0.198 ns" {  } { { "np_register.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/np_register.bdf" { { 136 1136 1200 216 "inst7" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.033 ns + " "Info: + Micro setup delay of destination is 0.033 ns" {  } { { "np_register.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/np_register.bdf" { { 136 656 720 216 "inst3" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.663 ns" { np_register:inst16|inst7 lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~580 lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~582 input_select:inst9|inst15 np_register:inst16|inst3 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "4.663 ns" { np_register:inst16|inst7 {} lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~580 {} lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~582 {} input_select:inst9|inst15 {} np_register:inst16|inst3 {} } { 0.000ns 1.070ns 1.739ns 0.658ns 0.634ns } { 0.000ns 0.101ns 0.101ns 0.258ns 0.102ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.855 ns" { clock inst43 np_register:inst16|inst3 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "6.855 ns" { clock {} clock~out0 {} inst43 {} np_register:inst16|inst3 {} } { 0.000ns 0.000ns 0.884ns 3.653ns } { 0.000ns 1.299ns 0.390ns 0.629ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "8.820 ns" { clock state_machine:inst1|inst2 state_machine:inst1|inst65 inst43 np_register:inst16|inst7 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "8.820 ns" { clock {} clock~out0 {} state_machine:inst1|inst2 {} state_machine:inst1|inst65 {} inst43 {} np_register:inst16|inst7 {} } { 0.000ns 0.000ns 0.912ns 0.509ns 0.368ns 3.653ns } { 0.000ns 1.299ns 0.827ns 0.522ns 0.101ns 0.629ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clock 21 " "Warning: Circuit may not operate. Detected 21 non-operational path(s) clocked by clock \"clock\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "state_machine:inst1\|inst1 np_register:inst16\|inst clock 1.135 ns " "Info: Found hold time violation between source  pin or register \"state_machine:inst1\|inst1\" and destination pin or register \"np_register:inst16\|inst\" for clock \"clock\" (Hold time is 1.135 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.980 ns + Largest " "Info: + Largest clock skew is 5.980 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 8.820 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 8.820 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clock 1 CLK PIN_K6 5 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_K6; Fanout = 5; CLK Node = 'clock'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "multiplier.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/multiplier.bdf" { { 480 -448 -280 496 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.912 ns) + CELL(0.827 ns) 3.038 ns state_machine:inst1\|inst2 2 REG LC_X8_Y20_N1 12 " "Info: 2: + IC(0.912 ns) + CELL(0.827 ns) = 3.038 ns; Loc. = LC_X8_Y20_N1; Fanout = 12; REG Node = 'state_machine:inst1\|inst2'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.739 ns" { clock state_machine:inst1|inst2 } "NODE_NAME" } } { "state_machine.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/state_machine.bdf" { { 136 464 528 216 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.509 ns) + CELL(0.522 ns) 4.069 ns state_machine:inst1\|inst65 3 COMB LC_X8_Y20_N3 9 " "Info: 3: + IC(0.509 ns) + CELL(0.522 ns) = 4.069 ns; Loc. = LC_X8_Y20_N3; Fanout = 9; COMB Node = 'state_machine:inst1\|inst65'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.031 ns" { state_machine:inst1|inst2 state_machine:inst1|inst65 } "NODE_NAME" } } { "state_machine.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/state_machine.bdf" { { 680 1360 1424 728 "inst65" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.368 ns) + CELL(0.101 ns) 4.538 ns inst43 4 COMB LC_X8_Y20_N5 9 " "Info: 4: + IC(0.368 ns) + CELL(0.101 ns) = 4.538 ns; Loc. = LC_X8_Y20_N5; Fanout = 9; COMB Node = 'inst43'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.469 ns" { state_machine:inst1|inst65 inst43 } "NODE_NAME" } } { "multiplier.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/multiplier.bdf" { { 328 456 520 376 "inst43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.653 ns) + CELL(0.629 ns) 8.820 ns np_register:inst16\|inst 5 REG LC_X42_Y27_N5 11 " "Info: 5: + IC(3.653 ns) + CELL(0.629 ns) = 8.820 ns; Loc. = LC_X42_Y27_N5; Fanout = 11; REG Node = 'np_register:inst16\|inst'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.282 ns" { inst43 np_register:inst16|inst } "NODE_NAME" } } { "np_register.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/np_register.bdf" { { 136 296 360 216 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.378 ns ( 38.30 % ) " "Info: Total cell delay = 3.378 ns ( 38.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.442 ns ( 61.70 % ) " "Info: Total interconnect delay = 5.442 ns ( 61.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "8.820 ns" { clock state_machine:inst1|inst2 state_machine:inst1|inst65 inst43 np_register:inst16|inst } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "8.820 ns" { clock {} clock~out0 {} state_machine:inst1|inst2 {} state_machine:inst1|inst65 {} inst43 {} np_register:inst16|inst {} } { 0.000ns 0.000ns 0.912ns 0.509ns 0.368ns 3.653ns } { 0.000ns 1.299ns 0.827ns 0.522ns 0.101ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.840 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to source register is 2.840 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clock 1 CLK PIN_K6 5 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_K6; Fanout = 5; CLK Node = 'clock'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "multiplier.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/multiplier.bdf" { { 480 -448 -280 496 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.912 ns) + CELL(0.629 ns) 2.840 ns state_machine:inst1\|inst1 2 REG LC_X8_Y20_N7 13 " "Info: 2: + IC(0.912 ns) + CELL(0.629 ns) = 2.840 ns; Loc. = LC_X8_Y20_N7; Fanout = 13; REG Node = 'state_machine:inst1\|inst1'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.541 ns" { clock state_machine:inst1|inst1 } "NODE_NAME" } } { "state_machine.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/state_machine.bdf" { { 136 296 360 216 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.928 ns ( 67.89 % ) " "Info: Total cell delay = 1.928 ns ( 67.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.912 ns ( 32.11 % ) " "Info: Total interconnect delay = 0.912 ns ( 32.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.840 ns" { clock state_machine:inst1|inst1 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.840 ns" { clock {} clock~out0 {} state_machine:inst1|inst1 {} } { 0.000ns 0.000ns 0.912ns } { 0.000ns 1.299ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "8.820 ns" { clock state_machine:inst1|inst2 state_machine:inst1|inst65 inst43 np_register:inst16|inst } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "8.820 ns" { clock {} clock~out0 {} state_machine:inst1|inst2 {} state_machine:inst1|inst65 {} inst43 {} np_register:inst16|inst {} } { 0.000ns 0.000ns 0.912ns 0.509ns 0.368ns 3.653ns } { 0.000ns 1.299ns 0.827ns 0.522ns 0.101ns 0.629ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.840 ns" { clock state_machine:inst1|inst1 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.840 ns" { clock {} clock~out0 {} state_machine:inst1|inst1 {} } { 0.000ns 0.000ns 0.912ns } { 0.000ns 1.299ns 0.629ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.198 ns - " "Info: - Micro clock to output delay of source is 0.198 ns" {  } { { "state_machine.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/state_machine.bdf" { { 136 296 360 216 "inst1" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.660 ns - Shortest register register " "Info: - Shortest register to register delay is 4.660 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns state_machine:inst1\|inst1 1 REG LC_X8_Y20_N7 13 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X8_Y20_N7; Fanout = 13; REG Node = 'state_machine:inst1\|inst1'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { state_machine:inst1|inst1 } "NODE_NAME" } } { "state_machine.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/state_machine.bdf" { { 136 296 360 216 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.237 ns) + CELL(0.423 ns) 4.660 ns np_register:inst16\|inst 2 REG LC_X42_Y27_N5 11 " "Info: 2: + IC(4.237 ns) + CELL(0.423 ns) = 4.660 ns; Loc. = LC_X42_Y27_N5; Fanout = 11; REG Node = 'np_register:inst16\|inst'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.660 ns" { state_machine:inst1|inst1 np_register:inst16|inst } "NODE_NAME" } } { "np_register.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/np_register.bdf" { { 136 296 360 216 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.423 ns ( 9.08 % ) " "Info: Total cell delay = 0.423 ns ( 9.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.237 ns ( 90.92 % ) " "Info: Total interconnect delay = 4.237 ns ( 90.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.660 ns" { state_machine:inst1|inst1 np_register:inst16|inst } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "4.660 ns" { state_machine:inst1|inst1 {} np_register:inst16|inst {} } { 0.000ns 4.237ns } { 0.000ns 0.423ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.013 ns + " "Info: + Micro hold delay of destination is 0.013 ns" {  } { { "np_register.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/np_register.bdf" { { 136 296 360 216 "inst" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "8.820 ns" { clock state_machine:inst1|inst2 state_machine:inst1|inst65 inst43 np_register:inst16|inst } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "8.820 ns" { clock {} clock~out0 {} state_machine:inst1|inst2 {} state_machine:inst1|inst65 {} inst43 {} np_register:inst16|inst {} } { 0.000ns 0.000ns 0.912ns 0.509ns 0.368ns 3.653ns } { 0.000ns 1.299ns 0.827ns 0.522ns 0.101ns 0.629ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.840 ns" { clock state_machine:inst1|inst1 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.840 ns" { clock {} clock~out0 {} state_machine:inst1|inst1 {} } { 0.000ns 0.000ns 0.912ns } { 0.000ns 1.299ns 0.629ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.660 ns" { state_machine:inst1|inst1 np_register:inst16|inst } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "4.660 ns" { state_machine:inst1|inst1 {} np_register:inst16|inst {} } { 0.000ns 4.237ns } { 0.000ns 0.423ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "np_register:inst16\|inst3 b\[1\] clock 11.077 ns register " "Info: tsu for register \"np_register:inst16\|inst3\" (data pin = \"b\[1\]\", clock pin = \"clock\") is 11.077 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "17.899 ns + Longest pin register " "Info: + Longest pin to register delay is 17.899 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.305 ns) 1.305 ns b\[1\] 1 PIN PIN_T12 8 " "Info: 1: + IC(0.000 ns) + CELL(1.305 ns) = 1.305 ns; Loc. = PIN_T12; Fanout = 8; PIN Node = 'b\[1\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { b[1] } "NODE_NAME" } } { "multiplier.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/multiplier.bdf" { { -80 -216 -48 -64 "b\[0..3\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.742 ns) + CELL(0.522 ns) 9.569 ns bit_flips:inst\|inst10 2 COMB LC_X42_Y28_N4 2 " "Info: 2: + IC(7.742 ns) + CELL(0.522 ns) = 9.569 ns; Loc. = LC_X42_Y28_N4; Fanout = 2; COMB Node = 'bit_flips:inst\|inst10'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "8.264 ns" { b[1] bit_flips:inst|inst10 } "NODE_NAME" } } { "bit_flips.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/bit_flips.bdf" { { 432 544 608 480 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.104 ns) + CELL(0.390 ns) 11.063 ns bit_flips:inst\|inst26~550 3 COMB LC_X43_Y27_N6 1 " "Info: 3: + IC(1.104 ns) + CELL(0.390 ns) = 11.063 ns; Loc. = LC_X43_Y27_N6; Fanout = 1; COMB Node = 'bit_flips:inst\|inst26~550'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.494 ns" { bit_flips:inst|inst10 bit_flips:inst|inst26~550 } "NODE_NAME" } } { "bit_flips.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/bit_flips.bdf" { { 488 1048 1112 632 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.381 ns) + CELL(0.522 ns) 11.966 ns bit_flips:inst\|inst26~553 4 COMB LC_X43_Y27_N2 14 " "Info: 4: + IC(0.381 ns) + CELL(0.522 ns) = 11.966 ns; Loc. = LC_X43_Y27_N2; Fanout = 14; COMB Node = 'bit_flips:inst\|inst26~553'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.903 ns" { bit_flips:inst|inst26~550 bit_flips:inst|inst26~553 } "NODE_NAME" } } { "bit_flips.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/bit_flips.bdf" { { 488 1048 1112 632 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.119 ns) + CELL(0.101 ns) 13.186 ns bit_flips:inst\|busmux:inst42\|lpm_mux:\$00000\|mux_6fc:auto_generated\|result_node\[3\]~127 5 COMB LC_X40_Y27_N0 5 " "Info: 5: + IC(1.119 ns) + CELL(0.101 ns) = 13.186 ns; Loc. = LC_X40_Y27_N0; Fanout = 5; COMB Node = 'bit_flips:inst\|busmux:inst42\|lpm_mux:\$00000\|mux_6fc:auto_generated\|result_node\[3\]~127'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.220 ns" { bit_flips:inst|inst26~553 bit_flips:inst|busmux:inst42|lpm_mux:$00000|mux_6fc:auto_generated|result_node[3]~127 } "NODE_NAME" } } { "db/mux_6fc.tdf" "" { Text "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/db/mux_6fc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.741 ns) + CELL(0.509 ns) 15.436 ns lpm_add_sub0:inst36\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~578COUT1 6 COMB LC_X42_Y27_N0 2 " "Info: 6: + IC(1.741 ns) + CELL(0.509 ns) = 15.436 ns; Loc. = LC_X42_Y27_N0; Fanout = 2; COMB Node = 'lpm_add_sub0:inst36\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~578COUT1'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.250 ns" { bit_flips:inst|busmux:inst42|lpm_mux:$00000|mux_6fc:auto_generated|result_node[3]~127 lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~578COUT1 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.538 ns) 15.974 ns lpm_add_sub0:inst36\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~583 7 COMB LC_X42_Y27_N1 1 " "Info: 7: + IC(0.000 ns) + CELL(0.538 ns) = 15.974 ns; Loc. = LC_X42_Y27_N1; Fanout = 1; COMB Node = 'lpm_add_sub0:inst36\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~583'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.538 ns" { lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~578COUT1 lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~583 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.621 ns) + CELL(0.101 ns) 16.696 ns lpm_add_sub0:inst36\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~585 8 COMB LC_X41_Y27_N3 2 " "Info: 8: + IC(0.621 ns) + CELL(0.101 ns) = 16.696 ns; Loc. = LC_X41_Y27_N3; Fanout = 2; COMB Node = 'lpm_add_sub0:inst36\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~585'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.722 ns" { lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~583 lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~585 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.101 ns) 17.163 ns input_select:inst9\|inst15 9 COMB LC_X41_Y27_N0 2 " "Info: 9: + IC(0.366 ns) + CELL(0.101 ns) = 17.163 ns; Loc. = LC_X41_Y27_N0; Fanout = 2; COMB Node = 'input_select:inst9\|inst15'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.467 ns" { lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~585 input_select:inst9|inst15 } "NODE_NAME" } } { "input_select.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/input_select.bdf" { { 784 416 480 832 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.634 ns) + CELL(0.102 ns) 17.899 ns np_register:inst16\|inst3 10 REG LC_X42_Y27_N4 8 " "Info: 10: + IC(0.634 ns) + CELL(0.102 ns) = 17.899 ns; Loc. = LC_X42_Y27_N4; Fanout = 8; REG Node = 'np_register:inst16\|inst3'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.736 ns" { input_select:inst9|inst15 np_register:inst16|inst3 } "NODE_NAME" } } { "np_register.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/np_register.bdf" { { 136 656 720 216 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.191 ns ( 23.41 % ) " "Info: Total cell delay = 4.191 ns ( 23.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "13.708 ns ( 76.59 % ) " "Info: Total interconnect delay = 13.708 ns ( 76.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "17.899 ns" { b[1] bit_flips:inst|inst10 bit_flips:inst|inst26~550 bit_flips:inst|inst26~553 bit_flips:inst|busmux:inst42|lpm_mux:$00000|mux_6fc:auto_generated|result_node[3]~127 lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~578COUT1 lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~583 lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~585 input_select:inst9|inst15 np_register:inst16|inst3 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "17.899 ns" { b[1] {} b[1]~out0 {} bit_flips:inst|inst10 {} bit_flips:inst|inst26~550 {} bit_flips:inst|inst26~553 {} bit_flips:inst|busmux:inst42|lpm_mux:$00000|mux_6fc:auto_generated|result_node[3]~127 {} lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~578COUT1 {} lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~583 {} lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~585 {} input_select:inst9|inst15 {} np_register:inst16|inst3 {} } { 0.000ns 0.000ns 7.742ns 1.104ns 0.381ns 1.119ns 1.741ns 0.000ns 0.621ns 0.366ns 0.634ns } { 0.000ns 1.305ns 0.522ns 0.390ns 0.522ns 0.101ns 0.509ns 0.538ns 0.101ns 0.101ns 0.102ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.033 ns + " "Info: + Micro setup delay of destination is 0.033 ns" {  } { { "np_register.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/np_register.bdf" { { 136 656 720 216 "inst3" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 6.855 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 6.855 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clock 1 CLK PIN_K6 5 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_K6; Fanout = 5; CLK Node = 'clock'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "multiplier.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/multiplier.bdf" { { 480 -448 -280 496 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.884 ns) + CELL(0.390 ns) 2.573 ns inst43 2 COMB LC_X8_Y20_N5 9 " "Info: 2: + IC(0.884 ns) + CELL(0.390 ns) = 2.573 ns; Loc. = LC_X8_Y20_N5; Fanout = 9; COMB Node = 'inst43'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.274 ns" { clock inst43 } "NODE_NAME" } } { "multiplier.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/multiplier.bdf" { { 328 456 520 376 "inst43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.653 ns) + CELL(0.629 ns) 6.855 ns np_register:inst16\|inst3 3 REG LC_X42_Y27_N4 8 " "Info: 3: + IC(3.653 ns) + CELL(0.629 ns) = 6.855 ns; Loc. = LC_X42_Y27_N4; Fanout = 8; REG Node = 'np_register:inst16\|inst3'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.282 ns" { inst43 np_register:inst16|inst3 } "NODE_NAME" } } { "np_register.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/np_register.bdf" { { 136 656 720 216 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.318 ns ( 33.81 % ) " "Info: Total cell delay = 2.318 ns ( 33.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.537 ns ( 66.19 % ) " "Info: Total interconnect delay = 4.537 ns ( 66.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.855 ns" { clock inst43 np_register:inst16|inst3 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "6.855 ns" { clock {} clock~out0 {} inst43 {} np_register:inst16|inst3 {} } { 0.000ns 0.000ns 0.884ns 3.653ns } { 0.000ns 1.299ns 0.390ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "17.899 ns" { b[1] bit_flips:inst|inst10 bit_flips:inst|inst26~550 bit_flips:inst|inst26~553 bit_flips:inst|busmux:inst42|lpm_mux:$00000|mux_6fc:auto_generated|result_node[3]~127 lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~578COUT1 lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~583 lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~585 input_select:inst9|inst15 np_register:inst16|inst3 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "17.899 ns" { b[1] {} b[1]~out0 {} bit_flips:inst|inst10 {} bit_flips:inst|inst26~550 {} bit_flips:inst|inst26~553 {} bit_flips:inst|busmux:inst42|lpm_mux:$00000|mux_6fc:auto_generated|result_node[3]~127 {} lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~578COUT1 {} lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~583 {} lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~585 {} input_select:inst9|inst15 {} np_register:inst16|inst3 {} } { 0.000ns 0.000ns 7.742ns 1.104ns 0.381ns 1.119ns 1.741ns 0.000ns 0.621ns 0.366ns 0.634ns } { 0.000ns 1.305ns 0.522ns 0.390ns 0.522ns 0.101ns 0.509ns 0.538ns 0.101ns 0.101ns 0.102ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.855 ns" { clock inst43 np_register:inst16|inst3 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "6.855 ns" { clock {} clock~out0 {} inst43 {} np_register:inst16|inst3 {} } { 0.000ns 0.000ns 0.884ns 3.653ns } { 0.000ns 1.299ns 0.390ns 0.629ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock p_input\[5\] np_register:inst16\|inst7 18.569 ns register " "Info: tco from clock \"clock\" to destination pin \"p_input\[5\]\" through register \"np_register:inst16\|inst7\" is 18.569 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 8.820 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 8.820 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clock 1 CLK PIN_K6 5 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_K6; Fanout = 5; CLK Node = 'clock'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "multiplier.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/multiplier.bdf" { { 480 -448 -280 496 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.912 ns) + CELL(0.827 ns) 3.038 ns state_machine:inst1\|inst2 2 REG LC_X8_Y20_N1 12 " "Info: 2: + IC(0.912 ns) + CELL(0.827 ns) = 3.038 ns; Loc. = LC_X8_Y20_N1; Fanout = 12; REG Node = 'state_machine:inst1\|inst2'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.739 ns" { clock state_machine:inst1|inst2 } "NODE_NAME" } } { "state_machine.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/state_machine.bdf" { { 136 464 528 216 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.509 ns) + CELL(0.522 ns) 4.069 ns state_machine:inst1\|inst65 3 COMB LC_X8_Y20_N3 9 " "Info: 3: + IC(0.509 ns) + CELL(0.522 ns) = 4.069 ns; Loc. = LC_X8_Y20_N3; Fanout = 9; COMB Node = 'state_machine:inst1\|inst65'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.031 ns" { state_machine:inst1|inst2 state_machine:inst1|inst65 } "NODE_NAME" } } { "state_machine.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/state_machine.bdf" { { 680 1360 1424 728 "inst65" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.368 ns) + CELL(0.101 ns) 4.538 ns inst43 4 COMB LC_X8_Y20_N5 9 " "Info: 4: + IC(0.368 ns) + CELL(0.101 ns) = 4.538 ns; Loc. = LC_X8_Y20_N5; Fanout = 9; COMB Node = 'inst43'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.469 ns" { state_machine:inst1|inst65 inst43 } "NODE_NAME" } } { "multiplier.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/multiplier.bdf" { { 328 456 520 376 "inst43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.653 ns) + CELL(0.629 ns) 8.820 ns np_register:inst16\|inst7 5 REG LC_X40_Y27_N7 8 " "Info: 5: + IC(3.653 ns) + CELL(0.629 ns) = 8.820 ns; Loc. = LC_X40_Y27_N7; Fanout = 8; REG Node = 'np_register:inst16\|inst7'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.282 ns" { inst43 np_register:inst16|inst7 } "NODE_NAME" } } { "np_register.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/np_register.bdf" { { 136 1136 1200 216 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.378 ns ( 38.30 % ) " "Info: Total cell delay = 3.378 ns ( 38.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.442 ns ( 61.70 % ) " "Info: Total interconnect delay = 5.442 ns ( 61.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "8.820 ns" { clock state_machine:inst1|inst2 state_machine:inst1|inst65 inst43 np_register:inst16|inst7 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "8.820 ns" { clock {} clock~out0 {} state_machine:inst1|inst2 {} state_machine:inst1|inst65 {} inst43 {} np_register:inst16|inst7 {} } { 0.000ns 0.000ns 0.912ns 0.509ns 0.368ns 3.653ns } { 0.000ns 1.299ns 0.827ns 0.522ns 0.101ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.198 ns + " "Info: + Micro clock to output delay of source is 0.198 ns" {  } { { "np_register.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/np_register.bdf" { { 136 1136 1200 216 "inst7" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.551 ns + Longest register pin " "Info: + Longest register to pin delay is 9.551 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns np_register:inst16\|inst7 1 REG LC_X40_Y27_N7 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X40_Y27_N7; Fanout = 8; REG Node = 'np_register:inst16\|inst7'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { np_register:inst16|inst7 } "NODE_NAME" } } { "np_register.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/np_register.bdf" { { 136 1136 1200 216 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.070 ns) + CELL(0.101 ns) 1.171 ns lpm_add_sub0:inst36\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~580 2 COMB LC_X41_Y27_N8 4 " "Info: 2: + IC(1.070 ns) + CELL(0.101 ns) = 1.171 ns; Loc. = LC_X41_Y27_N8; Fanout = 4; COMB Node = 'lpm_add_sub0:inst36\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~580'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.171 ns" { np_register:inst16|inst7 lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~580 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.739 ns) + CELL(0.101 ns) 3.011 ns lpm_add_sub0:inst36\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~582 3 COMB LC_X41_Y27_N5 2 " "Info: 3: + IC(1.739 ns) + CELL(0.101 ns) = 3.011 ns; Loc. = LC_X41_Y27_N5; Fanout = 2; COMB Node = 'lpm_add_sub0:inst36\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~582'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.840 ns" { lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~580 lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~582 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.658 ns) + CELL(0.258 ns) 3.927 ns input_select:inst9\|inst15 4 COMB LC_X41_Y27_N0 2 " "Info: 4: + IC(0.658 ns) + CELL(0.258 ns) = 3.927 ns; Loc. = LC_X41_Y27_N0; Fanout = 2; COMB Node = 'input_select:inst9\|inst15'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.916 ns" { lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~582 input_select:inst9|inst15 } "NODE_NAME" } } { "input_select.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/input_select.bdf" { { 784 416 480 832 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.759 ns) + CELL(1.865 ns) 9.551 ns p_input\[5\] 5 PIN PIN_U12 0 " "Info: 5: + IC(3.759 ns) + CELL(1.865 ns) = 9.551 ns; Loc. = PIN_U12; Fanout = 0; PIN Node = 'p_input\[5\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.624 ns" { input_select:inst9|inst15 p_input[5] } "NODE_NAME" } } { "multiplier.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/multiplier.bdf" { { 184 592 768 200 "p_input\[0..8\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.325 ns ( 24.34 % ) " "Info: Total cell delay = 2.325 ns ( 24.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.226 ns ( 75.66 % ) " "Info: Total interconnect delay = 7.226 ns ( 75.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "9.551 ns" { np_register:inst16|inst7 lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~580 lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~582 input_select:inst9|inst15 p_input[5] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "9.551 ns" { np_register:inst16|inst7 {} lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~580 {} lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~582 {} input_select:inst9|inst15 {} p_input[5] {} } { 0.000ns 1.070ns 1.739ns 0.658ns 3.759ns } { 0.000ns 0.101ns 0.101ns 0.258ns 1.865ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "8.820 ns" { clock state_machine:inst1|inst2 state_machine:inst1|inst65 inst43 np_register:inst16|inst7 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "8.820 ns" { clock {} clock~out0 {} state_machine:inst1|inst2 {} state_machine:inst1|inst65 {} inst43 {} np_register:inst16|inst7 {} } { 0.000ns 0.000ns 0.912ns 0.509ns 0.368ns 3.653ns } { 0.000ns 1.299ns 0.827ns 0.522ns 0.101ns 0.629ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "9.551 ns" { np_register:inst16|inst7 lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~580 lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~582 input_select:inst9|inst15 p_input[5] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "9.551 ns" { np_register:inst16|inst7 {} lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~580 {} lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~582 {} input_select:inst9|inst15 {} p_input[5] {} } { 0.000ns 1.070ns 1.739ns 0.658ns 3.759ns } { 0.000ns 0.101ns 0.101ns 0.258ns 1.865ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "b\[1\] p_input\[8\] 22.992 ns Longest " "Info: Longest tpd from source pin \"b\[1\]\" to destination pin \"p_input\[8\]\" is 22.992 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.305 ns) 1.305 ns b\[1\] 1 PIN PIN_T12 8 " "Info: 1: + IC(0.000 ns) + CELL(1.305 ns) = 1.305 ns; Loc. = PIN_T12; Fanout = 8; PIN Node = 'b\[1\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { b[1] } "NODE_NAME" } } { "multiplier.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/multiplier.bdf" { { -80 -216 -48 -64 "b\[0..3\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.742 ns) + CELL(0.522 ns) 9.569 ns bit_flips:inst\|inst10 2 COMB LC_X42_Y28_N4 2 " "Info: 2: + IC(7.742 ns) + CELL(0.522 ns) = 9.569 ns; Loc. = LC_X42_Y28_N4; Fanout = 2; COMB Node = 'bit_flips:inst\|inst10'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "8.264 ns" { b[1] bit_flips:inst|inst10 } "NODE_NAME" } } { "bit_flips.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/bit_flips.bdf" { { 432 544 608 480 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.104 ns) + CELL(0.390 ns) 11.063 ns bit_flips:inst\|inst26~550 3 COMB LC_X43_Y27_N6 1 " "Info: 3: + IC(1.104 ns) + CELL(0.390 ns) = 11.063 ns; Loc. = LC_X43_Y27_N6; Fanout = 1; COMB Node = 'bit_flips:inst\|inst26~550'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.494 ns" { bit_flips:inst|inst10 bit_flips:inst|inst26~550 } "NODE_NAME" } } { "bit_flips.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/bit_flips.bdf" { { 488 1048 1112 632 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.381 ns) + CELL(0.522 ns) 11.966 ns bit_flips:inst\|inst26~553 4 COMB LC_X43_Y27_N2 14 " "Info: 4: + IC(0.381 ns) + CELL(0.522 ns) = 11.966 ns; Loc. = LC_X43_Y27_N2; Fanout = 14; COMB Node = 'bit_flips:inst\|inst26~553'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.903 ns" { bit_flips:inst|inst26~550 bit_flips:inst|inst26~553 } "NODE_NAME" } } { "bit_flips.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/bit_flips.bdf" { { 488 1048 1112 632 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.119 ns) + CELL(0.101 ns) 13.186 ns bit_flips:inst\|busmux:inst42\|lpm_mux:\$00000\|mux_6fc:auto_generated\|result_node\[3\]~127 5 COMB LC_X40_Y27_N0 5 " "Info: 5: + IC(1.119 ns) + CELL(0.101 ns) = 13.186 ns; Loc. = LC_X40_Y27_N0; Fanout = 5; COMB Node = 'bit_flips:inst\|busmux:inst42\|lpm_mux:\$00000\|mux_6fc:auto_generated\|result_node\[3\]~127'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.220 ns" { bit_flips:inst|inst26~553 bit_flips:inst|busmux:inst42|lpm_mux:$00000|mux_6fc:auto_generated|result_node[3]~127 } "NODE_NAME" } } { "db/mux_6fc.tdf" "" { Text "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/db/mux_6fc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.741 ns) + CELL(0.509 ns) 15.436 ns lpm_add_sub0:inst36\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~578COUT1 6 COMB LC_X42_Y27_N0 2 " "Info: 6: + IC(1.741 ns) + CELL(0.509 ns) = 15.436 ns; Loc. = LC_X42_Y27_N0; Fanout = 2; COMB Node = 'lpm_add_sub0:inst36\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~578COUT1'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.250 ns" { bit_flips:inst|busmux:inst42|lpm_mux:$00000|mux_6fc:auto_generated|result_node[3]~127 lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~578COUT1 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 15.507 ns lpm_add_sub0:inst36\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~584COUT1 7 COMB LC_X42_Y27_N1 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 15.507 ns; Loc. = LC_X42_Y27_N1; Fanout = 2; COMB Node = 'lpm_add_sub0:inst36\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~584COUT1'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~578COUT1 lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~584COUT1 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 15.578 ns lpm_add_sub0:inst36\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~590COUT1 8 COMB LC_X42_Y27_N2 1 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 15.578 ns; Loc. = LC_X42_Y27_N2; Fanout = 1; COMB Node = 'lpm_add_sub0:inst36\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~590COUT1'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~584COUT1 lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~590COUT1 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.538 ns) 16.116 ns lpm_add_sub0:inst36\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~593 9 COMB LC_X42_Y27_N3 1 " "Info: 9: + IC(0.000 ns) + CELL(0.538 ns) = 16.116 ns; Loc. = LC_X42_Y27_N3; Fanout = 1; COMB Node = 'lpm_add_sub0:inst36\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~593'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.538 ns" { lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~590COUT1 lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~593 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.378 ns) + CELL(0.101 ns) 16.595 ns lpm_add_sub0:inst36\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~595 10 COMB LC_X42_Y27_N7 1 " "Info: 10: + IC(0.378 ns) + CELL(0.101 ns) = 16.595 ns; Loc. = LC_X42_Y27_N7; Fanout = 1; COMB Node = 'lpm_add_sub0:inst36\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~595'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.479 ns" { lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~593 lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~595 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.389 ns) + CELL(0.258 ns) 17.242 ns lpm_add_sub0:inst36\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~598 11 COMB LC_X42_Y27_N6 4 " "Info: 11: + IC(0.389 ns) + CELL(0.258 ns) = 17.242 ns; Loc. = LC_X42_Y27_N6; Fanout = 4; COMB Node = 'lpm_add_sub0:inst36\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~598'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.647 ns" { lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~595 lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~598 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.101 ns) 17.716 ns input_select:inst9\|inst17 12 COMB LC_X42_Y27_N5 2 " "Info: 12: + IC(0.373 ns) + CELL(0.101 ns) = 17.716 ns; Loc. = LC_X42_Y27_N5; Fanout = 2; COMB Node = 'input_select:inst9\|inst17'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.474 ns" { lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~598 input_select:inst9|inst17 } "NODE_NAME" } } { "input_select.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/input_select.bdf" { { 1024 416 480 1072 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.397 ns) + CELL(1.879 ns) 22.992 ns p_input\[8\] 13 PIN PIN_E19 0 " "Info: 13: + IC(3.397 ns) + CELL(1.879 ns) = 22.992 ns; Loc. = PIN_E19; Fanout = 0; PIN Node = 'p_input\[8\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.276 ns" { input_select:inst9|inst17 p_input[8] } "NODE_NAME" } } { "multiplier.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/multiplier.bdf" { { 184 592 768 200 "p_input\[0..8\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.368 ns ( 27.70 % ) " "Info: Total cell delay = 6.368 ns ( 27.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "16.624 ns ( 72.30 % ) " "Info: Total interconnect delay = 16.624 ns ( 72.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "22.992 ns" { b[1] bit_flips:inst|inst10 bit_flips:inst|inst26~550 bit_flips:inst|inst26~553 bit_flips:inst|busmux:inst42|lpm_mux:$00000|mux_6fc:auto_generated|result_node[3]~127 lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~578COUT1 lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~584COUT1 lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~590COUT1 lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~593 lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~595 lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~598 input_select:inst9|inst17 p_input[8] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "22.992 ns" { b[1] {} b[1]~out0 {} bit_flips:inst|inst10 {} bit_flips:inst|inst26~550 {} bit_flips:inst|inst26~553 {} bit_flips:inst|busmux:inst42|lpm_mux:$00000|mux_6fc:auto_generated|result_node[3]~127 {} lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~578COUT1 {} lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~584COUT1 {} lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~590COUT1 {} lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~593 {} lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~595 {} lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~598 {} input_select:inst9|inst17 {} p_input[8] {} } { 0.000ns 0.000ns 7.742ns 1.104ns 0.381ns 1.119ns 1.741ns 0.000ns 0.000ns 0.000ns 0.378ns 0.389ns 0.373ns 3.397ns } { 0.000ns 1.305ns 0.522ns 0.390ns 0.522ns 0.101ns 0.509ns 0.071ns 0.071ns 0.538ns 0.101ns 0.258ns 0.101ns 1.879ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "np_register:inst16\|inst6 a\[1\] clock 0.784 ns register " "Info: th for register \"np_register:inst16\|inst6\" (data pin = \"a\[1\]\", clock pin = \"clock\") is 0.784 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 8.820 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 8.820 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clock 1 CLK PIN_K6 5 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_K6; Fanout = 5; CLK Node = 'clock'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "multiplier.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/multiplier.bdf" { { 480 -448 -280 496 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.912 ns) + CELL(0.827 ns) 3.038 ns state_machine:inst1\|inst2 2 REG LC_X8_Y20_N1 12 " "Info: 2: + IC(0.912 ns) + CELL(0.827 ns) = 3.038 ns; Loc. = LC_X8_Y20_N1; Fanout = 12; REG Node = 'state_machine:inst1\|inst2'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.739 ns" { clock state_machine:inst1|inst2 } "NODE_NAME" } } { "state_machine.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/state_machine.bdf" { { 136 464 528 216 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.509 ns) + CELL(0.522 ns) 4.069 ns state_machine:inst1\|inst65 3 COMB LC_X8_Y20_N3 9 " "Info: 3: + IC(0.509 ns) + CELL(0.522 ns) = 4.069 ns; Loc. = LC_X8_Y20_N3; Fanout = 9; COMB Node = 'state_machine:inst1\|inst65'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.031 ns" { state_machine:inst1|inst2 state_machine:inst1|inst65 } "NODE_NAME" } } { "state_machine.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/state_machine.bdf" { { 680 1360 1424 728 "inst65" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.368 ns) + CELL(0.101 ns) 4.538 ns inst43 4 COMB LC_X8_Y20_N5 9 " "Info: 4: + IC(0.368 ns) + CELL(0.101 ns) = 4.538 ns; Loc. = LC_X8_Y20_N5; Fanout = 9; COMB Node = 'inst43'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.469 ns" { state_machine:inst1|inst65 inst43 } "NODE_NAME" } } { "multiplier.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/multiplier.bdf" { { 328 456 520 376 "inst43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.653 ns) + CELL(0.629 ns) 8.820 ns np_register:inst16\|inst6 5 REG LC_X40_Y27_N3 3 " "Info: 5: + IC(3.653 ns) + CELL(0.629 ns) = 8.820 ns; Loc. = LC_X40_Y27_N3; Fanout = 3; REG Node = 'np_register:inst16\|inst6'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.282 ns" { inst43 np_register:inst16|inst6 } "NODE_NAME" } } { "np_register.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/np_register.bdf" { { 136 1016 1080 216 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.378 ns ( 38.30 % ) " "Info: Total cell delay = 3.378 ns ( 38.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.442 ns ( 61.70 % ) " "Info: Total interconnect delay = 5.442 ns ( 61.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "8.820 ns" { clock state_machine:inst1|inst2 state_machine:inst1|inst65 inst43 np_register:inst16|inst6 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "8.820 ns" { clock {} clock~out0 {} state_machine:inst1|inst2 {} state_machine:inst1|inst65 {} inst43 {} np_register:inst16|inst6 {} } { 0.000ns 0.000ns 0.912ns 0.509ns 0.368ns 3.653ns } { 0.000ns 1.299ns 0.827ns 0.522ns 0.101ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.013 ns + " "Info: + Micro hold delay of destination is 0.013 ns" {  } { { "np_register.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/np_register.bdf" { { 136 1016 1080 216 "inst6" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.049 ns - Shortest pin register " "Info: - Shortest pin to register delay is 8.049 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.305 ns) 1.305 ns a\[1\] 1 PIN PIN_D13 7 " "Info: 1: + IC(0.000 ns) + CELL(1.305 ns) = 1.305 ns; Loc. = PIN_D13; Fanout = 7; PIN Node = 'a\[1\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[1] } "NODE_NAME" } } { "multiplier.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/multiplier.bdf" { { -96 -216 -48 -80 "a\[0..3\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.148 ns) + CELL(0.101 ns) 6.554 ns input_select:inst9\|inst20~86 2 COMB LC_X40_Y27_N2 2 " "Info: 2: + IC(5.148 ns) + CELL(0.101 ns) = 6.554 ns; Loc. = LC_X40_Y27_N2; Fanout = 2; COMB Node = 'input_select:inst9\|inst20~86'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.249 ns" { a[1] input_select:inst9|inst20~86 } "NODE_NAME" } } { "input_select.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/input_select.bdf" { { 392 504 568 440 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.958 ns) + CELL(0.537 ns) 8.049 ns np_register:inst16\|inst6 3 REG LC_X40_Y27_N3 3 " "Info: 3: + IC(0.958 ns) + CELL(0.537 ns) = 8.049 ns; Loc. = LC_X40_Y27_N3; Fanout = 3; REG Node = 'np_register:inst16\|inst6'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.495 ns" { input_select:inst9|inst20~86 np_register:inst16|inst6 } "NODE_NAME" } } { "np_register.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/np_register.bdf" { { 136 1016 1080 216 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.943 ns ( 24.14 % ) " "Info: Total cell delay = 1.943 ns ( 24.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.106 ns ( 75.86 % ) " "Info: Total interconnect delay = 6.106 ns ( 75.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "8.049 ns" { a[1] input_select:inst9|inst20~86 np_register:inst16|inst6 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "8.049 ns" { a[1] {} a[1]~out0 {} input_select:inst9|inst20~86 {} np_register:inst16|inst6 {} } { 0.000ns 0.000ns 5.148ns 0.958ns } { 0.000ns 1.305ns 0.101ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "8.820 ns" { clock state_machine:inst1|inst2 state_machine:inst1|inst65 inst43 np_register:inst16|inst6 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "8.820 ns" { clock {} clock~out0 {} state_machine:inst1|inst2 {} state_machine:inst1|inst65 {} inst43 {} np_register:inst16|inst6 {} } { 0.000ns 0.000ns 0.912ns 0.509ns 0.368ns 3.653ns } { 0.000ns 1.299ns 0.827ns 0.522ns 0.101ns 0.629ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "8.049 ns" { a[1] input_select:inst9|inst20~86 np_register:inst16|inst6 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "8.049 ns" { a[1] {} a[1]~out0 {} input_select:inst9|inst20~86 {} np_register:inst16|inst6 {} } { 0.000ns 0.000ns 5.148ns 0.958ns } { 0.000ns 1.305ns 0.101ns 0.537ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "122 " "Info: Peak virtual memory: 122 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 22 10:09:50 2011 " "Info: Processing ended: Thu Dec 22 10:09:50 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
