# do BasicWatch.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:22:03 on Apr 30,2021
# vcom -work work BasicWatch.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package cycloneive_atom_pack
# -- Loading package cycloneive_components
# -- Compiling entity hard_block
# -- Compiling architecture structure of hard_block
# -- Loading package dffeas_pack
# -- Loading package altera_primitives_components
# -- Compiling entity BasicWatch
# -- Compiling architecture structure of BasicWatch
# End time: 00:22:03 on Apr 30,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:22:03 on Apr 30,2021
# vcom -work work time.vwf.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity BasicWatch_vhd_vec_tst
# -- Compiling architecture BasicWatch_arch of BasicWatch_vhd_vec_tst
# ** Error: time.vwf.vht(100): Enumeration literal '0' is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Note: time.vwf.vht(100): (vcom-1499) Aggregate with a single element association must use named association.
# ** Error: time.vwf.vht(148): VHDL Compiler exiting
# End time: 00:22:03 on Apr 30,2021, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/vcom failed.
# Executing ONERROR command at macro ./BasicWatch.do line 4
