//Each line represent a transtion, each 3 lines represent a sequence to cover 1 switch state transition
pos		neg		p		time(ms)
SW_PRE_PRESSED	SW_RELEASED	SW_RELEASED	0
SW_PRE_PRESSED	SW_RELEASED	SW_RELEASED	0
SW_PRE_PRESSED	SW_RELEASED	SW_RELEASED	0

SW_PRE_PRESSED	SW_RELEASED	SW_RELEASED	0
SW_PRE_PRESSED	SW_RELEASED	SW_RELEASED	0
SW_RELEASED	SW_RELEASED	SW_PRESSED	30

SW_PRE_PRESSED	SW_RELEASED	SW_RELEASED	0
SW_PRE_PRESSED	SW_RELEASED	SW_RELEASED	0
SW_RELEASED	SW_PRE_PRESSED	SW_RELEASED	0

SW_PRE_PRESSED	SW_RELEASED	SW_RELEASED	0
SW_RELEASED	SW_RELEASED	SW_PRESSED	30
SW_PRE_PRESSED	SW_RELEASED	SW_RELEASED	0

SW_PRE_PRESSED	SW_RELEASED	SW_RELEASED	0
SW_RELEASED	SW_RELEASED	SW_PRESSED	30
SW_RELEASED	SW_RELEASED	SW_PRESSED	30

SW_PRE_PRESSED	SW_RELEASED	SW_RELEASED	0
SW_RELEASED	SW_RELEASED	SW_PRESSED	30
SW_RELEASED	SW_PRE_PRESSED	SW_RELEASED	0

SW_PRE_PRESSED	SW_RELEASED	SW_RELEASED	0
SW_RELEASED	SW_PRE_PRESSED	SW_RELEASED	0
SW_RELEASED	SW_PRE_PRESSED	SW_RELEASED	0

SW_PRE_PRESSED	SW_RELEASED	SW_RELEASED	0
SW_RELEASED	SW_PRE_PRESSED	SW_RELEASED	0
SW_RELEASED	SW_RELEASED	SW_PRESSED	30

SW_PRE_PRESSED	SW_RELEASED	SW_RELEASED	0
SW_RELEASED	SW_PRE_PRESSED	SW_RELEASED	0
SW_PRE_PRESSED	SW_RELEASED	SW_RELEASED	0

SW_RELEASED	SW_RELEASED	SW_PRESSED	30
SW_PRE_PRESSED	SW_RELEASED	SW_RELEASED	0
SW_PRE_PRESSED	SW_RELEASED	SW_RELEASED	0

SW_RELEASED	SW_RELEASED	SW_PRESSED	30
SW_PRE_PRESSED	SW_RELEASED	SW_RELEASED	0
SW_RELEASED	SW_RELEASED	SW_PRESSED	30

SW_RELEASED	SW_RELEASED	SW_PRESSED	30
SW_PRE_PRESSED	SW_RELEASED	SW_RELEASED	0
SW_RELEASED	SW_PRE_PRESSED	SW_RELEASED	0

SW_RELEASED	SW_RELEASED	SW_PRESSED	30
SW_RELEASED	SW_RELEASED	SW_PRESSED	30
SW_RELEASED	SW_PRE_PRESSED	SW_RELEASED	0

SW_RELEASED	SW_RELEASED	SW_PRESSED	30
SW_RELEASED	SW_RELEASED	SW_PRESSED	30
SW_RELEASED	SW_RELEASED	SW_PRESSED	30

SW_RELEASED	SW_RELEASED	SW_PRESSED	30
SW_RELEASED	SW_RELEASED	SW_PRESSED	30
SW_PRE_PRESSED	SW_RELEASED	SW_RELEASED	0

SW_RELEASED	SW_RELEASED	SW_PRESSED	30
SW_RELEASED	SW_PRE_PRESSED	SW_RELEASED	0
SW_RELEASED	SW_PRE_PRESSED	SW_RELEASED	0

SW_RELEASED	SW_RELEASED	SW_PRESSED	30
SW_RELEASED	SW_PRE_PRESSED	SW_RELEASED	0
SW_PRE_PRESSED	SW_RELEASED	SW_RELEASED	0

SW_RELEASED	SW_RELEASED	SW_PRESSED	30
SW_RELEASED	SW_PRE_PRESSED	SW_RELEASED	0
SW_RELEASED	SW_RELEASED	SW_PRESSED	30

SW_RELEASED	SW_PRE_PRESSED	SW_RELEASED	0
SW_RELEASED	SW_PRE_PRESSED	SW_RELEASED	0
SW_RELEASED	SW_PRE_PRESSED	SW_RELEASED	0

SW_RELEASED	SW_PRE_PRESSED	SW_RELEASED	0
SW_RELEASED	SW_PRE_PRESSED	SW_RELEASED	0
SW_RELEASED	SW_RELEASED	SW_PRESSED	30

SW_RELEASED	SW_PRE_PRESSED	SW_RELEASED	0
SW_RELEASED	SW_PRE_PRESSED	SW_RELEASED	0
SW_PRE_PRESSED	SW_RELEASED	SW_RELEASED	0

SW_RELEASED	SW_PRE_PRESSED	SW_RELEASED	0
SW_RELEASED	SW_RELEASED	SW_PRESSED	30
SW_PRE_PRESSED	SW_RELEASED	SW_RELEASED	0

SW_RELEASED	SW_PRE_PRESSED	SW_RELEASED	0
SW_RELEASED	SW_RELEASED	SW_PRESSED	30
SW_RELEASED	SW_PRE_PRESSED	SW_RELEASED	0

SW_RELEASED	SW_PRE_PRESSED	SW_RELEASED	0
SW_RELEASED	SW_RELEASED	SW_PRESSED	30
SW_RELEASED	SW_RELEASED	SW_PRESSED	30

SW_RELEASED	SW_PRE_PRESSED	SW_RELEASED	0
SW_PRE_PRESSED	SW_RELEASED	SW_RELEASED	0
SW_RELEASED	SW_RELEASED	SW_PRESSED	30

SW_RELEASED	SW_PRE_PRESSED	SW_RELEASED	0
SW_PRE_PRESSED	SW_RELEASED	SW_RELEASED	0
SW_PRE_PRESSED	SW_RELEASED	SW_RELEASED	0


SW_RELEASED	SW_PRE_PRESSED	SW_RELEASED	0
SW_PRE_PRESSED	SW_RELEASED	SW_RELEASED	0
SW_RELEASED	SW_PRE_PRESSED	SW_RELEASED	0

SW_RELEASED	SW_RELEASED	SW_PRESSED	29
SW_RELEASED	SW_RELEASED	SW_RELEASED	0
SW_RELEASED	SW_RELEASED	SW_RELEASED	0

SW_RELEASED	SW_RELEASED	SW_PRESSED	31
SW_RELEASED	SW_RELEASED	SW_RELEASED	0
SW_RELEASED	SW_RELEASED	SW_RELEASED	0

SW_PRE_PRESSED	SW_PRE_PRESSED	SW_PRESSED	30
SW_RELEASED	SW_RELEASED	SW_RELEASED	0
SW_RELEASED	SW_RELEASED	SW_RELEASED	0

SW_PRE_PRESSED	SW_PRE_PRESSED	SW_RELEASED	0
SW_RELEASED	SW_RELEASED	SW_RELEASED	0
SW_RELEASED	SW_RELEASED	SW_RELEASED	0