<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="vga_mem.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="vga_mem.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="vga_mem.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="vga_mem.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="vga_mem.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="vga_mem.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="vga_mem.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="vga_mem.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="vga_mem.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="vga_mem.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="vga_mem.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="vga_mem.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="vga_mem.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="vga_mem.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="vga_mem.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="vga_mem.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="vga_mem.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="vga_mem.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="vga_mem.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="vga_mem.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="vga_mem.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="vga_mem.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="vga_mem.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="vga_mem.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="vga_mem_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="vga_mem_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="vga_mem_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="vga_mem_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="vga_mem_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="vga_mem_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="vga_mem_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="vga_mem_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="vga_mem_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="vga_mem_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="vga_mem_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="vga_mem_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="vga_mem_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="vga_mem_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="vga_mem_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1609617212" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1609617212">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1609617212" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="7634218272667954427" xil_pn:start_ts="1609617212">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1609617212" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-4886497997102297953" xil_pn:start_ts="1609617212">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1609617212" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1609617212">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1609617212" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="4125269215016239827" xil_pn:start_ts="1609617212">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1609617212" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1430049303116325842" xil_pn:start_ts="1609617212">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1609617212" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="417243153665531689" xil_pn:start_ts="1609617212">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1609617227" xil_pn:in_ck="-3421614125989811600" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-6120732096889101136" xil_pn:start_ts="1609617212">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="vga_mem.lso"/>
      <outfile xil_pn:name="vga_mem.ngc"/>
      <outfile xil_pn:name="vga_mem.ngr"/>
      <outfile xil_pn:name="vga_mem.prj"/>
      <outfile xil_pn:name="vga_mem.stx"/>
      <outfile xil_pn:name="vga_mem.syr"/>
      <outfile xil_pn:name="vga_mem.xst"/>
      <outfile xil_pn:name="vga_mem_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1609617227" xil_pn:in_ck="7276231719238215100" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="1262981286487869694" xil_pn:start_ts="1609617227">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1609617231" xil_pn:in_ck="-7284382503888205570" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="4550257146686157644" xil_pn:start_ts="1609617227">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="vga_mem.bld"/>
      <outfile xil_pn:name="vga_mem.ngd"/>
      <outfile xil_pn:name="vga_mem_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1609617237" xil_pn:in_ck="-7284382503888205569" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="1761500947287708787" xil_pn:start_ts="1609617231">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="vga_mem.pcf"/>
      <outfile xil_pn:name="vga_mem_map.map"/>
      <outfile xil_pn:name="vga_mem_map.mrp"/>
      <outfile xil_pn:name="vga_mem_map.ncd"/>
      <outfile xil_pn:name="vga_mem_map.ngm"/>
      <outfile xil_pn:name="vga_mem_map.xrpt"/>
      <outfile xil_pn:name="vga_mem_summary.xml"/>
      <outfile xil_pn:name="vga_mem_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1609617249" xil_pn:in_ck="300047033726369688" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="4891759239423368658" xil_pn:start_ts="1609617237">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="vga_mem.ncd"/>
      <outfile xil_pn:name="vga_mem.pad"/>
      <outfile xil_pn:name="vga_mem.par"/>
      <outfile xil_pn:name="vga_mem.ptwx"/>
      <outfile xil_pn:name="vga_mem.unroutes"/>
      <outfile xil_pn:name="vga_mem.xpi"/>
      <outfile xil_pn:name="vga_mem_pad.csv"/>
      <outfile xil_pn:name="vga_mem_pad.txt"/>
      <outfile xil_pn:name="vga_mem_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1609617255" xil_pn:in_ck="185647318396383295" xil_pn:name="TRANEXT_bitFile_spartan3a" xil_pn:prop_ck="-426368325978129584" xil_pn:start_ts="1609617249">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="vga_mem.bgn"/>
      <outfile xil_pn:name="vga_mem.bit"/>
      <outfile xil_pn:name="vga_mem.drc"/>
      <outfile xil_pn:name="vga_mem.ut"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1609617249" xil_pn:in_ck="-7284382503888205701" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1609617246">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="vga_mem.twr"/>
      <outfile xil_pn:name="vga_mem.twx"/>
    </transform>
  </transforms>

</generated_project>
