/* Generated by Yosys 0.47 (git sha1 647d61dd9, g++-11 11.4.0-1ubuntu1~22.04 -fPIC -O3) */

(* top =  1  *)
(* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_a6f6306746ab4638a0398a3e3aa77490.v:1.2-3.12" *)
module top(\select[0] , \select[1] , \select[2] , \in0[0] , \in0[1] , \in1[0] , \in1[1] , \in2[0] , \in2[1] , \out[0] , \out[1] );
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  wire _14_;
  wire _15_;
  wire _16_;
  wire _17_;
  (* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_a6f6306746ab4638a0398a3e3aa77490.v:1.45-1.48" *)
  input \in0[0] ;
  wire \in0[0] ;
  (* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_a6f6306746ab4638a0398a3e3aa77490.v:1.45-1.48" *)
  input \in0[1] ;
  wire \in0[1] ;
  (* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_a6f6306746ab4638a0398a3e3aa77490.v:1.62-1.65" *)
  input \in1[0] ;
  wire \in1[0] ;
  (* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_a6f6306746ab4638a0398a3e3aa77490.v:1.62-1.65" *)
  input \in1[1] ;
  wire \in1[1] ;
  (* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_a6f6306746ab4638a0398a3e3aa77490.v:1.79-1.82" *)
  input \in2[0] ;
  wire \in2[0] ;
  (* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_a6f6306746ab4638a0398a3e3aa77490.v:1.79-1.82" *)
  input \in2[1] ;
  wire \in2[1] ;
  (* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_a6f6306746ab4638a0398a3e3aa77490.v:1.97-1.100" *)
  output \out[0] ;
  wire \out[0] ;
  (* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_a6f6306746ab4638a0398a3e3aa77490.v:1.97-1.100" *)
  output \out[1] ;
  wire \out[1] ;
  (* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_a6f6306746ab4638a0398a3e3aa77490.v:1.25-1.31" *)
  input \select[0] ;
  wire \select[0] ;
  (* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_a6f6306746ab4638a0398a3e3aa77490.v:1.25-1.31" *)
  input \select[1] ;
  wire \select[1] ;
  (* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_a6f6306746ab4638a0398a3e3aa77490.v:1.25-1.31" *)
  input \select[2] ;
  wire \select[2] ;
  \$_NOR_  _18_ (
    .A(_12_),
    .B(_13_),
    .Y(_14_)
  );
  \$_NOT_  _19_ (
    .A(_14_),
    .Y(_15_)
  );
  \$_NOR_  _20_ (
    .A(_05_),
    .B(\in2[1] ),
    .Y(_16_)
  );
  \$_NOR_  _21_ (
    .A(\select[2] ),
    .B(_15_),
    .Y(_17_)
  );
  \$_NOR_  _22_ (
    .A(_16_),
    .B(_17_),
    .Y(\out[1] )
  );
  \$_NOT_  _23_ (
    .A(\in0[0] ),
    .Y(_00_)
  );
  \$_NOT_  _24_ (
    .A(\in1[0] ),
    .Y(_01_)
  );
  \$_NOT_  _25_ (
    .A(\select[1] ),
    .Y(_02_)
  );
  \$_NOT_  _26_ (
    .A(\in0[1] ),
    .Y(_03_)
  );
  \$_NOT_  _27_ (
    .A(\in1[1] ),
    .Y(_04_)
  );
  \$_NOT_  _28_ (
    .A(\select[2] ),
    .Y(_05_)
  );
  \$_NOR_  _29_ (
    .A(_01_),
    .B(_02_),
    .Y(_06_)
  );
  \$_NOR_  _30_ (
    .A(_00_),
    .B(\select[1] ),
    .Y(_07_)
  );
  \$_NOR_  _31_ (
    .A(_06_),
    .B(_07_),
    .Y(_08_)
  );
  \$_NOT_  _32_ (
    .A(_08_),
    .Y(_09_)
  );
  \$_NOR_  _33_ (
    .A(\in2[0] ),
    .B(_05_),
    .Y(_10_)
  );
  \$_NOR_  _34_ (
    .A(\select[2] ),
    .B(_09_),
    .Y(_11_)
  );
  \$_NOR_  _35_ (
    .A(_10_),
    .B(_11_),
    .Y(\out[0] )
  );
  \$_NOR_  _36_ (
    .A(_02_),
    .B(_04_),
    .Y(_12_)
  );
  \$_NOR_  _37_ (
    .A(\select[1] ),
    .B(_03_),
    .Y(_13_)
  );
endmodule
