{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1637854083129 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1637854083131 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 25 09:28:02 2021 " "Processing started: Thu Nov 25 09:28:02 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1637854083131 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637854083131 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AlgoritmosBusqueda -c AlgoritmosBusqueda " "Command: quartus_map --read_settings_files=on --write_settings_files=off AlgoritmosBusqueda -c AlgoritmosBusqueda" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637854083132 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1637854085123 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1637854085123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "rom.v" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/rom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637854170035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637854170035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file rom_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rom_tb " "Found entity 1: rom_tb" {  } { { "rom_tb.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/rom_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637854170046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637854170046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "text_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file text_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 text_rom " "Found entity 1: text_rom" {  } { { "text_rom.v" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/text_rom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637854170063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637854170063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "FSM.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/FSM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637854170071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637854170071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fuerzabruta.sv 1 1 " "Found 1 design units, including 1 entities, in source file fuerzabruta.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FuerzaBruta " "Found entity 1: FuerzaBruta" {  } { { "FuerzaBruta.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/FuerzaBruta.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637854170078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637854170078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.sv 1 1 " "Found 1 design units, including 1 entities, in source file comparator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Comparator " "Found entity 1: Comparator" {  } { { "Comparator.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/Comparator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637854170085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637854170085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter2.sv 1 1 " "Found 1 design units, including 1 entities, in source file counter2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Counter2 " "Found entity 1: Counter2" {  } { { "Counter2.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/Counter2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637854170092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637854170092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fuerzabruta_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file fuerzabruta_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FuerzaBruta_tb " "Found entity 1: FuerzaBruta_tb" {  } { { "FuerzaBruta_tb.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/FuerzaBruta_tb.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637854170110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637854170110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "greaterathanb.sv 1 1 " "Found 1 design units, including 1 entities, in source file greaterathanb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 GreaterAThanB " "Found entity 1: GreaterAThanB" {  } { { "GreaterAThanB.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/GreaterAThanB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637854170120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637854170120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsmkmp.sv 1 1 " "Found 1 design units, including 1 entities, in source file fsmkmp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FSMKMP " "Found entity 1: FSMKMP" {  } { { "FSMKMP.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/FSMKMP.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637854170128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637854170128 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "finPatron FinPatron KMP.sv(3) " "Verilog HDL Declaration information at KMP.sv(3): object \"finPatron\" differs only in case from object \"FinPatron\" in the same scope" {  } { { "KMP.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/KMP.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1637854170140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kmp.sv 1 1 " "Found 1 design units, including 1 entities, in source file kmp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 KMP " "Found entity 1: KMP" {  } { { "KMP.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/KMP.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637854170144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637854170144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topmodule.sv 1 1 " "Found 1 design units, including 1 entities, in source file topmodule.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TopModule " "Found entity 1: TopModule" {  } { { "TopModule.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/TopModule.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637854170174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637854170174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topmodule_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file topmodule_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TopModule_tb " "Found entity 1: TopModule_tb" {  } { { "TopModule_tb.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/TopModule_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637854170189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637854170189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "convertdisplay.sv 1 1 " "Found 1 design units, including 1 entities, in source file convertdisplay.sv" { { "Info" "ISGN_ENTITY_NAME" "1 convertDisplay " "Found entity 1: convertDisplay" {  } { { "convertDisplay.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/convertDisplay.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637854170198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637854170198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/countercopy.sv 1 1 " "Found 1 design units, including 1 entities, in source file output_files/countercopy.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counterCopy " "Found entity 1: counterCopy" {  } { { "output_files/counterCopy.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/output_files/counterCopy.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637854170204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637854170204 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopModule " "Elaborating entity \"TopModule\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1637854170789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KMP KMP:algo_1 " "Elaborating entity \"KMP\" for hierarchy \"KMP:algo_1\"" {  } { { "TopModule.sv" "algo_1" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/TopModule.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637854170804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSMKMP KMP:algo_1\|FSMKMP:fsm " "Elaborating entity \"FSMKMP\" for hierarchy \"KMP:algo_1\|FSMKMP:fsm\"" {  } { { "KMP.sv" "fsm" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/KMP.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637854170808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comparator KMP:algo_1\|Comparator:finTexto " "Elaborating entity \"Comparator\" for hierarchy \"KMP:algo_1\|Comparator:finTexto\"" {  } { { "KMP.sv" "finTexto" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/KMP.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637854170827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comparator KMP:algo_1\|Comparator:letraIgual " "Elaborating entity \"Comparator\" for hierarchy \"KMP:algo_1\|Comparator:letraIgual\"" {  } { { "KMP.sv" "letraIgual" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/KMP.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637854170835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comparator KMP:algo_1\|Comparator:FinPatron " "Elaborating entity \"Comparator\" for hierarchy \"KMP:algo_1\|Comparator:FinPatron\"" {  } { { "KMP.sv" "FinPatron" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/KMP.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637854170838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter2 KMP:algo_1\|Counter2:contador_instancias " "Elaborating entity \"Counter2\" for hierarchy \"KMP:algo_1\|Counter2:contador_instancias\"" {  } { { "KMP.sv" "contador_instancias" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/KMP.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637854170841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom KMP:algo_1\|rom:patron_mem " "Elaborating entity \"rom\" for hierarchy \"KMP:algo_1\|rom:patron_mem\"" {  } { { "KMP.sv" "patron_mem" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/KMP.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637854170874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram KMP:algo_1\|rom:patron_mem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"KMP:algo_1\|rom:patron_mem\|altsyncram:altsyncram_component\"" {  } { { "rom.v" "altsyncram_component" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/rom.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637854171396 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "KMP:algo_1\|rom:patron_mem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"KMP:algo_1\|rom:patron_mem\|altsyncram:altsyncram_component\"" {  } { { "rom.v" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/rom.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637854171401 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "KMP:algo_1\|rom:patron_mem\|altsyncram:altsyncram_component " "Instantiated megafunction \"KMP:algo_1\|rom:patron_mem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637854171403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637854171403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637854171403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Patron.mif " "Parameter \"init_file\" = \"Patron.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637854171403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637854171403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637854171403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637854171403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 5 " "Parameter \"numwords_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637854171403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637854171403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637854171403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637854171403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637854171403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637854171403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637854171403 ""}  } { { "rom.v" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/rom.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1637854171403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c2g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c2g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c2g1 " "Found entity 1: altsyncram_c2g1" {  } { { "db/altsyncram_c2g1.tdf" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/db/altsyncram_c2g1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637854171770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637854171770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c2g1 KMP:algo_1\|rom:patron_mem\|altsyncram:altsyncram_component\|altsyncram_c2g1:auto_generated " "Elaborating entity \"altsyncram_c2g1\" for hierarchy \"KMP:algo_1\|rom:patron_mem\|altsyncram:altsyncram_component\|altsyncram_c2g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637854171771 ""}
{ "Warning" "WSGN_SEARCH_FILE" "example.v 1 1 " "Using design file example.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 example " "Found entity 1: example" {  } { { "example.v" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/example.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637854171842 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1637854171842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "example KMP:algo_1\|example:exampleText " "Elaborating entity \"example\" for hierarchy \"KMP:algo_1\|example:exampleText\"" {  } { { "KMP.sv" "exampleText" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/KMP.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637854171857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram KMP:algo_1\|example:exampleText\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"KMP:algo_1\|example:exampleText\|altsyncram:altsyncram_component\"" {  } { { "example.v" "altsyncram_component" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/example.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637854171967 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "KMP:algo_1\|example:exampleText\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"KMP:algo_1\|example:exampleText\|altsyncram:altsyncram_component\"" {  } { { "example.v" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/example.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637854171972 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "KMP:algo_1\|example:exampleText\|altsyncram:altsyncram_component " "Instantiated megafunction \"KMP:algo_1\|example:exampleText\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637854171973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637854171973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637854171973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file example.mif " "Parameter \"init_file\" = \"example.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637854171973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637854171973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637854171973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637854171973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 11065 " "Parameter \"numwords_a\" = \"11065\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637854171973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637854171973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637854171973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637854171973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637854171973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637854171973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637854171973 ""}  } { { "example.v" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/example.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1637854171973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9mf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9mf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9mf1 " "Found entity 1: altsyncram_9mf1" {  } { { "db/altsyncram_9mf1.tdf" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/db/altsyncram_9mf1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637854172222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637854172222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9mf1 KMP:algo_1\|example:exampleText\|altsyncram:altsyncram_component\|altsyncram_9mf1:auto_generated " "Elaborating entity \"altsyncram_9mf1\" for hierarchy \"KMP:algo_1\|example:exampleText\|altsyncram:altsyncram_component\|altsyncram_9mf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637854172223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_u0a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_u0a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_u0a " "Found entity 1: decode_u0a" {  } { { "db/decode_u0a.tdf" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/db/decode_u0a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637854172488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637854172488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_u0a KMP:algo_1\|example:exampleText\|altsyncram:altsyncram_component\|altsyncram_9mf1:auto_generated\|decode_u0a:rden_decode " "Elaborating entity \"decode_u0a\" for hierarchy \"KMP:algo_1\|example:exampleText\|altsyncram:altsyncram_component\|altsyncram_9mf1:auto_generated\|decode_u0a:rden_decode\"" {  } { { "db/altsyncram_9mf1.tdf" "rden_decode" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/db/altsyncram_9mf1.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637854172492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_lfb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_lfb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_lfb " "Found entity 1: mux_lfb" {  } { { "db/mux_lfb.tdf" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/db/mux_lfb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637854172722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637854172722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_lfb KMP:algo_1\|example:exampleText\|altsyncram:altsyncram_component\|altsyncram_9mf1:auto_generated\|mux_lfb:mux2 " "Elaborating entity \"mux_lfb\" for hierarchy \"KMP:algo_1\|example:exampleText\|altsyncram:altsyncram_component\|altsyncram_9mf1:auto_generated\|mux_lfb:mux2\"" {  } { { "db/altsyncram_9mf1.tdf" "mux2" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/db/altsyncram_9mf1.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637854172723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counterCopy KMP:algo_1\|counterCopy:contador_text " "Elaborating entity \"counterCopy\" for hierarchy \"KMP:algo_1\|counterCopy:contador_text\"" {  } { { "KMP.sv" "contador_text" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/KMP.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637854172734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FuerzaBruta FuerzaBruta:algo_2 " "Elaborating entity \"FuerzaBruta\" for hierarchy \"FuerzaBruta:algo_2\"" {  } { { "TopModule.sv" "algo_2" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/TopModule.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637854172739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM FuerzaBruta:algo_2\|FSM:control " "Elaborating entity \"FSM\" for hierarchy \"FuerzaBruta:algo_2\|FSM:control\"" {  } { { "FuerzaBruta.sv" "control" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/FuerzaBruta.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637854172835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "convertDisplay convertDisplay:instanciaKMP " "Elaborating entity \"convertDisplay\" for hierarchy \"convertDisplay:instanciaKMP\"" {  } { { "TopModule.sv" "instanciaKMP" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/TopModule.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637854172975 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "convertDisplay.sv(5) " "Verilog HDL Case Statement warning at convertDisplay.sv(5): incomplete case statement has no default case item" {  } { { "convertDisplay.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/convertDisplay.sv" 5 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1637854172981 "|TopModule|convertDisplay:instanciaKMP"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "display convertDisplay.sv(5) " "Verilog HDL Always Construct warning at convertDisplay.sv(5): inferring latch(es) for variable \"display\", which holds its previous value in one or more paths through the always construct" {  } { { "convertDisplay.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/convertDisplay.sv" 5 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1637854172981 "|TopModule|convertDisplay:instanciaKMP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[0\] convertDisplay.sv(5) " "Inferred latch for \"display\[0\]\" at convertDisplay.sv(5)" {  } { { "convertDisplay.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/convertDisplay.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637854172981 "|TopModule|convertDisplay:instanciaKMP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[1\] convertDisplay.sv(5) " "Inferred latch for \"display\[1\]\" at convertDisplay.sv(5)" {  } { { "convertDisplay.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/convertDisplay.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637854172981 "|TopModule|convertDisplay:instanciaKMP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[2\] convertDisplay.sv(5) " "Inferred latch for \"display\[2\]\" at convertDisplay.sv(5)" {  } { { "convertDisplay.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/convertDisplay.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637854172981 "|TopModule|convertDisplay:instanciaKMP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[3\] convertDisplay.sv(5) " "Inferred latch for \"display\[3\]\" at convertDisplay.sv(5)" {  } { { "convertDisplay.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/convertDisplay.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637854172981 "|TopModule|convertDisplay:instanciaKMP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[4\] convertDisplay.sv(5) " "Inferred latch for \"display\[4\]\" at convertDisplay.sv(5)" {  } { { "convertDisplay.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/convertDisplay.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637854172981 "|TopModule|convertDisplay:instanciaKMP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[5\] convertDisplay.sv(5) " "Inferred latch for \"display\[5\]\" at convertDisplay.sv(5)" {  } { { "convertDisplay.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/convertDisplay.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637854172981 "|TopModule|convertDisplay:instanciaKMP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[6\] convertDisplay.sv(5) " "Inferred latch for \"display\[6\]\" at convertDisplay.sv(5)" {  } { { "convertDisplay.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/convertDisplay.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637854172982 "|TopModule|convertDisplay:instanciaKMP"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1637854176480 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1637854177581 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "18 " "18 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1637854178764 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/output_files/AlgoritmosBusqueda.map.smsg " "Generated suppressed messages file C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/output_files/AlgoritmosBusqueda.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637854179007 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1637854179585 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637854179585 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "212 " "Implemented 212 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1637854179893 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1637854179893 ""} { "Info" "ICUT_CUT_TM_LCELLS" "138 " "Implemented 138 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1637854179893 ""} { "Info" "ICUT_CUT_TM_RAMS" "48 " "Implemented 48 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1637854179893 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1637854179893 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4822 " "Peak virtual memory: 4822 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1637854180667 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 25 09:29:40 2021 " "Processing ended: Thu Nov 25 09:29:40 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1637854180667 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:38 " "Elapsed time: 00:01:38" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1637854180667 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:04 " "Total CPU time (on all processors): 00:01:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1637854180667 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1637854180667 ""}
