# do HW_2_3_lab4_project_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying /home/k-105-03/intelFPGA/20.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+/home/k-105-03/workspace/29nov/HW_2_3_lab4/src {/home/k-105-03/workspace/29nov/HW_2_3_lab4/src/moore_neperek.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:55:02 on Nov 29,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/k-105-03/workspace/29nov/HW_2_3_lab4/src" /home/k-105-03/workspace/29nov/HW_2_3_lab4/src/moore_neperek.sv 
# -- Compiling module moore_neperek
# 
# Top level modules:
# 	moore_neperek
# End time: 13:55:02 on Nov 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/k-105-03/workspace/29nov/HW_2_3_lab4/src {/home/k-105-03/workspace/29nov/HW_2_3_lab4/src/moore_perek.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:55:02 on Nov 29,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/k-105-03/workspace/29nov/HW_2_3_lab4/src" /home/k-105-03/workspace/29nov/HW_2_3_lab4/src/moore_perek.sv 
# -- Compiling module moore_perek
# 
# Top level modules:
# 	moore_perek
# End time: 13:55:02 on Nov 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/k-105-03/workspace/29nov/HW_2_3_lab4/src {/home/k-105-03/workspace/29nov/HW_2_3_lab4/src/mealy_neperek.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:55:02 on Nov 29,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/k-105-03/workspace/29nov/HW_2_3_lab4/src" /home/k-105-03/workspace/29nov/HW_2_3_lab4/src/mealy_neperek.sv 
# -- Compiling module mealy_neperek
# 
# Top level modules:
# 	mealy_neperek
# End time: 13:55:02 on Nov 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/k-105-03/workspace/29nov/HW_2_3_lab4/src {/home/k-105-03/workspace/29nov/HW_2_3_lab4/src/mealy_perek.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:55:02 on Nov 29,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/k-105-03/workspace/29nov/HW_2_3_lab4/src" /home/k-105-03/workspace/29nov/HW_2_3_lab4/src/mealy_perek.sv 
# -- Compiling module mealy_perek
# 
# Top level modules:
# 	mealy_perek
# End time: 13:55:02 on Nov 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/k-105-03/workspace/29nov/HW_2_3_lab4/src {/home/k-105-03/workspace/29nov/HW_2_3_lab4/src/top_neperek.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:55:02 on Nov 29,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/k-105-03/workspace/29nov/HW_2_3_lab4/src" /home/k-105-03/workspace/29nov/HW_2_3_lab4/src/top_neperek.sv 
# -- Compiling module top_neperek
# 
# Top level modules:
# 	top_neperek
# End time: 13:55:02 on Nov 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/k-105-03/workspace/29nov/HW_2_3_lab4/src {/home/k-105-03/workspace/29nov/HW_2_3_lab4/src/top_perek.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:55:02 on Nov 29,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/k-105-03/workspace/29nov/HW_2_3_lab4/src" /home/k-105-03/workspace/29nov/HW_2_3_lab4/src/top_perek.sv 
# -- Compiling module top_perek
# 
# Top level modules:
# 	top_perek
# End time: 13:55:02 on Nov 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/k-105-03/workspace/29nov/HW_2_3_lab4/src {/home/k-105-03/workspace/29nov/HW_2_3_lab4/src/top_entire.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:55:02 on Nov 29,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/k-105-03/workspace/29nov/HW_2_3_lab4/src" /home/k-105-03/workspace/29nov/HW_2_3_lab4/src/top_entire.sv 
# -- Compiling module top_entire
# 
# Top level modules:
# 	top_entire
# End time: 13:55:02 on Nov 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+/home/k-105-03/workspace/29nov/HW_2_3_lab4/src {/home/k-105-03/workspace/29nov/HW_2_3_lab4/src/tb_entire.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:55:02 on Nov 29,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/k-105-03/workspace/29nov/HW_2_3_lab4/src" /home/k-105-03/workspace/29nov/HW_2_3_lab4/src/tb_entire.sv 
# -- Compiling module tb_entire
# 
# Top level modules:
# 	tb_entire
# End time: 13:55:02 on Nov 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  tb_entire
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" tb_entire 
# Start time: 13:55:02 on Nov 29,2023
# Loading sv_std.std
# Loading work.tb_entire
# Loading work.top_entire
# Loading work.top_neperek
# Loading work.moore_neperek
# Loading work.mealy_neperek
# Loading work.top_perek
# Loading work.moore_perek
# Loading work.mealy_perek
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : /home/k-105-03/workspace/29nov/HW_2_3_lab4/src/tb_entire.sv(63)
#    Time: 4 us  Iteration: 0  Instance: /tb_entire
# Break in Module tb_entire at /home/k-105-03/workspace/29nov/HW_2_3_lab4/src/tb_entire.sv line 63
# 
# stdin: <EOF>
# End time: 14:01:31 on Nov 29,2023, Elapsed time: 0:06:29
# Errors: 0, Warnings: 0
