-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity activation_accelerator_float_safe_softmax is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    x_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
    x_ce0 : OUT STD_LOGIC;
    x_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    buf2_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
    buf2_ce0 : OUT STD_LOGIC;
    buf2_we0 : OUT STD_LOGIC;
    buf2_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_685_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_685_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_685_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
    grp_fu_685_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_685_p_ce : OUT STD_LOGIC;
    grp_fu_461_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_461_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_461_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_461_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_461_p_ce : OUT STD_LOGIC;
    grp_fu_681_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_681_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_681_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_681_p_ce : OUT STD_LOGIC;
    grp_fu_677_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_677_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_677_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_677_p_ce : OUT STD_LOGIC );
end;


architecture behav of activation_accelerator_float_safe_softmax is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (7 downto 0) := "00000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (7 downto 0) := "00000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (7 downto 0) := "00001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (7 downto 0) := "00010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (7 downto 0) := "00100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (7 downto 0) := "01000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (7 downto 0) := "10000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal max_val_reg_90 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal exp_x_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal exp_x_ce0 : STD_LOGIC;
    signal exp_x_we0 : STD_LOGIC;
    signal exp_x_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax_Pipeline_softmax_loop_1_fu_40_ap_start : STD_LOGIC;
    signal grp_float_safe_softmax_Pipeline_softmax_loop_1_fu_40_ap_done : STD_LOGIC;
    signal grp_float_safe_softmax_Pipeline_softmax_loop_1_fu_40_ap_idle : STD_LOGIC;
    signal grp_float_safe_softmax_Pipeline_softmax_loop_1_fu_40_ap_ready : STD_LOGIC;
    signal grp_float_safe_softmax_Pipeline_softmax_loop_1_fu_40_x_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_float_safe_softmax_Pipeline_softmax_loop_1_fu_40_x_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax_Pipeline_softmax_loop_1_fu_40_max_val_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax_Pipeline_softmax_loop_1_fu_40_max_val_1_out_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax_Pipeline_softmax_loop_1_fu_40_grp_fu_101_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax_Pipeline_softmax_loop_1_fu_40_grp_fu_101_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax_Pipeline_softmax_loop_1_fu_40_grp_fu_101_p_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_float_safe_softmax_Pipeline_softmax_loop_1_fu_40_grp_fu_101_p_ce : STD_LOGIC;
    signal grp_float_safe_softmax_Pipeline_softmax_loop_2_fu_48_ap_start : STD_LOGIC;
    signal grp_float_safe_softmax_Pipeline_softmax_loop_2_fu_48_ap_done : STD_LOGIC;
    signal grp_float_safe_softmax_Pipeline_softmax_loop_2_fu_48_ap_idle : STD_LOGIC;
    signal grp_float_safe_softmax_Pipeline_softmax_loop_2_fu_48_ap_ready : STD_LOGIC;
    signal grp_float_safe_softmax_Pipeline_softmax_loop_2_fu_48_x_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_float_safe_softmax_Pipeline_softmax_loop_2_fu_48_x_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax_Pipeline_softmax_loop_2_fu_48_exp_x_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_float_safe_softmax_Pipeline_softmax_loop_2_fu_48_exp_x_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax_Pipeline_softmax_loop_2_fu_48_exp_x_we0 : STD_LOGIC;
    signal grp_float_safe_softmax_Pipeline_softmax_loop_2_fu_48_exp_x_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax_Pipeline_softmax_loop_2_fu_48_sum_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax_Pipeline_softmax_loop_2_fu_48_sum_out_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax_Pipeline_softmax_loop_2_fu_48_grp_fu_105_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax_Pipeline_softmax_loop_2_fu_48_grp_fu_105_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax_Pipeline_softmax_loop_2_fu_48_grp_fu_105_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_float_safe_softmax_Pipeline_softmax_loop_2_fu_48_grp_fu_105_p_ce : STD_LOGIC;
    signal grp_float_safe_softmax_Pipeline_softmax_loop_2_fu_48_grp_fu_109_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax_Pipeline_softmax_loop_2_fu_48_grp_fu_109_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax_Pipeline_softmax_loop_2_fu_48_grp_fu_109_p_ce : STD_LOGIC;
    signal grp_float_safe_softmax_Pipeline_softmax_loop_3_fu_57_ap_start : STD_LOGIC;
    signal grp_float_safe_softmax_Pipeline_softmax_loop_3_fu_57_ap_done : STD_LOGIC;
    signal grp_float_safe_softmax_Pipeline_softmax_loop_3_fu_57_ap_idle : STD_LOGIC;
    signal grp_float_safe_softmax_Pipeline_softmax_loop_3_fu_57_ap_ready : STD_LOGIC;
    signal grp_float_safe_softmax_Pipeline_softmax_loop_3_fu_57_exp_x_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_float_safe_softmax_Pipeline_softmax_loop_3_fu_57_exp_x_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax_Pipeline_softmax_loop_3_fu_57_buf2_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_float_safe_softmax_Pipeline_softmax_loop_3_fu_57_buf2_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax_Pipeline_softmax_loop_3_fu_57_buf2_we0 : STD_LOGIC;
    signal grp_float_safe_softmax_Pipeline_softmax_loop_3_fu_57_buf2_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax_Pipeline_softmax_loop_3_fu_57_grp_fu_113_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax_Pipeline_softmax_loop_3_fu_57_grp_fu_113_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax_Pipeline_softmax_loop_3_fu_57_grp_fu_113_p_ce : STD_LOGIC;
    signal grp_float_safe_softmax_Pipeline_softmax_loop_1_fu_40_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal grp_float_safe_softmax_Pipeline_softmax_loop_2_fu_48_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal grp_float_safe_softmax_Pipeline_softmax_loop_3_fu_57_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal grp_fu_101_ce : STD_LOGIC;
    signal grp_fu_105_ce : STD_LOGIC;
    signal grp_fu_109_ce : STD_LOGIC;
    signal grp_fu_113_ce : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component activation_accelerator_float_safe_softmax_Pipeline_softmax_loop_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        max_val : IN STD_LOGIC_VECTOR (31 downto 0);
        x_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        x_ce0 : OUT STD_LOGIC;
        x_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        max_val_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        max_val_1_out_ap_vld : OUT STD_LOGIC;
        grp_fu_101_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_101_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_101_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
        grp_fu_101_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_101_p_ce : OUT STD_LOGIC );
    end component;


    component activation_accelerator_float_safe_softmax_Pipeline_softmax_loop_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        x_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        x_ce0 : OUT STD_LOGIC;
        x_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        max_val_1_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        exp_x_ce0 : OUT STD_LOGIC;
        exp_x_we0 : OUT STD_LOGIC;
        exp_x_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        sum_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        sum_out_ap_vld : OUT STD_LOGIC;
        grp_fu_105_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_105_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_105_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_105_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_105_p_ce : OUT STD_LOGIC;
        grp_fu_109_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_109_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_109_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_109_p_ce : OUT STD_LOGIC );
    end component;


    component activation_accelerator_float_safe_softmax_Pipeline_softmax_loop_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        exp_x_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        exp_x_ce0 : OUT STD_LOGIC;
        exp_x_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        sum_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        buf2_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        buf2_ce0 : OUT STD_LOGIC;
        buf2_we0 : OUT STD_LOGIC;
        buf2_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        grp_fu_113_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_113_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_113_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_113_p_ce : OUT STD_LOGIC );
    end component;


    component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        opcode : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        opcode : IN STD_LOGIC_VECTOR (1 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component activation_accelerator_float_safe_softmax_exp_x_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (14 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    exp_x_U : component activation_accelerator_float_safe_softmax_exp_x_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 32768,
        AddressWidth => 15)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_x_address0,
        ce0 => exp_x_ce0,
        we0 => exp_x_we0,
        d0 => grp_float_safe_softmax_Pipeline_softmax_loop_2_fu_48_exp_x_d0,
        q0 => exp_x_q0);

    grp_float_safe_softmax_Pipeline_softmax_loop_1_fu_40 : component activation_accelerator_float_safe_softmax_Pipeline_softmax_loop_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_float_safe_softmax_Pipeline_softmax_loop_1_fu_40_ap_start,
        ap_done => grp_float_safe_softmax_Pipeline_softmax_loop_1_fu_40_ap_done,
        ap_idle => grp_float_safe_softmax_Pipeline_softmax_loop_1_fu_40_ap_idle,
        ap_ready => grp_float_safe_softmax_Pipeline_softmax_loop_1_fu_40_ap_ready,
        max_val => max_val_reg_90,
        x_address0 => grp_float_safe_softmax_Pipeline_softmax_loop_1_fu_40_x_address0,
        x_ce0 => grp_float_safe_softmax_Pipeline_softmax_loop_1_fu_40_x_ce0,
        x_q0 => x_q0,
        max_val_1_out => grp_float_safe_softmax_Pipeline_softmax_loop_1_fu_40_max_val_1_out,
        max_val_1_out_ap_vld => grp_float_safe_softmax_Pipeline_softmax_loop_1_fu_40_max_val_1_out_ap_vld,
        grp_fu_101_p_din0 => grp_float_safe_softmax_Pipeline_softmax_loop_1_fu_40_grp_fu_101_p_din0,
        grp_fu_101_p_din1 => grp_float_safe_softmax_Pipeline_softmax_loop_1_fu_40_grp_fu_101_p_din1,
        grp_fu_101_p_opcode => grp_float_safe_softmax_Pipeline_softmax_loop_1_fu_40_grp_fu_101_p_opcode,
        grp_fu_101_p_dout0 => grp_fu_685_p_dout0,
        grp_fu_101_p_ce => grp_float_safe_softmax_Pipeline_softmax_loop_1_fu_40_grp_fu_101_p_ce);

    grp_float_safe_softmax_Pipeline_softmax_loop_2_fu_48 : component activation_accelerator_float_safe_softmax_Pipeline_softmax_loop_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_float_safe_softmax_Pipeline_softmax_loop_2_fu_48_ap_start,
        ap_done => grp_float_safe_softmax_Pipeline_softmax_loop_2_fu_48_ap_done,
        ap_idle => grp_float_safe_softmax_Pipeline_softmax_loop_2_fu_48_ap_idle,
        ap_ready => grp_float_safe_softmax_Pipeline_softmax_loop_2_fu_48_ap_ready,
        x_address0 => grp_float_safe_softmax_Pipeline_softmax_loop_2_fu_48_x_address0,
        x_ce0 => grp_float_safe_softmax_Pipeline_softmax_loop_2_fu_48_x_ce0,
        x_q0 => x_q0,
        max_val_1_reload => grp_float_safe_softmax_Pipeline_softmax_loop_1_fu_40_max_val_1_out,
        exp_x_address0 => grp_float_safe_softmax_Pipeline_softmax_loop_2_fu_48_exp_x_address0,
        exp_x_ce0 => grp_float_safe_softmax_Pipeline_softmax_loop_2_fu_48_exp_x_ce0,
        exp_x_we0 => grp_float_safe_softmax_Pipeline_softmax_loop_2_fu_48_exp_x_we0,
        exp_x_d0 => grp_float_safe_softmax_Pipeline_softmax_loop_2_fu_48_exp_x_d0,
        sum_out => grp_float_safe_softmax_Pipeline_softmax_loop_2_fu_48_sum_out,
        sum_out_ap_vld => grp_float_safe_softmax_Pipeline_softmax_loop_2_fu_48_sum_out_ap_vld,
        grp_fu_105_p_din0 => grp_float_safe_softmax_Pipeline_softmax_loop_2_fu_48_grp_fu_105_p_din0,
        grp_fu_105_p_din1 => grp_float_safe_softmax_Pipeline_softmax_loop_2_fu_48_grp_fu_105_p_din1,
        grp_fu_105_p_opcode => grp_float_safe_softmax_Pipeline_softmax_loop_2_fu_48_grp_fu_105_p_opcode,
        grp_fu_105_p_dout0 => grp_fu_461_p_dout0,
        grp_fu_105_p_ce => grp_float_safe_softmax_Pipeline_softmax_loop_2_fu_48_grp_fu_105_p_ce,
        grp_fu_109_p_din0 => grp_float_safe_softmax_Pipeline_softmax_loop_2_fu_48_grp_fu_109_p_din0,
        grp_fu_109_p_din1 => grp_float_safe_softmax_Pipeline_softmax_loop_2_fu_48_grp_fu_109_p_din1,
        grp_fu_109_p_dout0 => grp_fu_681_p_dout0,
        grp_fu_109_p_ce => grp_float_safe_softmax_Pipeline_softmax_loop_2_fu_48_grp_fu_109_p_ce);

    grp_float_safe_softmax_Pipeline_softmax_loop_3_fu_57 : component activation_accelerator_float_safe_softmax_Pipeline_softmax_loop_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_float_safe_softmax_Pipeline_softmax_loop_3_fu_57_ap_start,
        ap_done => grp_float_safe_softmax_Pipeline_softmax_loop_3_fu_57_ap_done,
        ap_idle => grp_float_safe_softmax_Pipeline_softmax_loop_3_fu_57_ap_idle,
        ap_ready => grp_float_safe_softmax_Pipeline_softmax_loop_3_fu_57_ap_ready,
        exp_x_address0 => grp_float_safe_softmax_Pipeline_softmax_loop_3_fu_57_exp_x_address0,
        exp_x_ce0 => grp_float_safe_softmax_Pipeline_softmax_loop_3_fu_57_exp_x_ce0,
        exp_x_q0 => exp_x_q0,
        sum_reload => grp_float_safe_softmax_Pipeline_softmax_loop_2_fu_48_sum_out,
        buf2_address0 => grp_float_safe_softmax_Pipeline_softmax_loop_3_fu_57_buf2_address0,
        buf2_ce0 => grp_float_safe_softmax_Pipeline_softmax_loop_3_fu_57_buf2_ce0,
        buf2_we0 => grp_float_safe_softmax_Pipeline_softmax_loop_3_fu_57_buf2_we0,
        buf2_d0 => grp_float_safe_softmax_Pipeline_softmax_loop_3_fu_57_buf2_d0,
        grp_fu_113_p_din0 => grp_float_safe_softmax_Pipeline_softmax_loop_3_fu_57_grp_fu_113_p_din0,
        grp_fu_113_p_din1 => grp_float_safe_softmax_Pipeline_softmax_loop_3_fu_57_grp_fu_113_p_din1,
        grp_fu_113_p_dout0 => grp_fu_677_p_dout0,
        grp_fu_113_p_ce => grp_float_safe_softmax_Pipeline_softmax_loop_3_fu_57_grp_fu_113_p_ce);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_float_safe_softmax_Pipeline_softmax_loop_1_fu_40_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_float_safe_softmax_Pipeline_softmax_loop_1_fu_40_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    grp_float_safe_softmax_Pipeline_softmax_loop_1_fu_40_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_float_safe_softmax_Pipeline_softmax_loop_1_fu_40_ap_ready = ap_const_logic_1)) then 
                    grp_float_safe_softmax_Pipeline_softmax_loop_1_fu_40_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_float_safe_softmax_Pipeline_softmax_loop_2_fu_48_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_float_safe_softmax_Pipeline_softmax_loop_2_fu_48_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                    grp_float_safe_softmax_Pipeline_softmax_loop_2_fu_48_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_float_safe_softmax_Pipeline_softmax_loop_2_fu_48_ap_ready = ap_const_logic_1)) then 
                    grp_float_safe_softmax_Pipeline_softmax_loop_2_fu_48_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_float_safe_softmax_Pipeline_softmax_loop_3_fu_57_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_float_safe_softmax_Pipeline_softmax_loop_3_fu_57_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                    grp_float_safe_softmax_Pipeline_softmax_loop_3_fu_57_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_float_safe_softmax_Pipeline_softmax_loop_3_fu_57_ap_ready = ap_const_logic_1)) then 
                    grp_float_safe_softmax_Pipeline_softmax_loop_3_fu_57_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                max_val_reg_90 <= x_q0;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, grp_float_safe_softmax_Pipeline_softmax_loop_1_fu_40_ap_done, grp_float_safe_softmax_Pipeline_softmax_loop_2_fu_48_ap_done, grp_float_safe_softmax_Pipeline_softmax_loop_3_fu_57_ap_done, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((grp_float_safe_softmax_Pipeline_softmax_loop_1_fu_40_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                if (((grp_float_safe_softmax_Pipeline_softmax_loop_2_fu_48_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state8) and (grp_float_safe_softmax_Pipeline_softmax_loop_3_fu_57_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;

    ap_ST_fsm_state4_blk_assign_proc : process(grp_float_safe_softmax_Pipeline_softmax_loop_1_fu_40_ap_done)
    begin
        if ((grp_float_safe_softmax_Pipeline_softmax_loop_1_fu_40_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state5_blk <= ap_const_logic_0;

    ap_ST_fsm_state6_blk_assign_proc : process(grp_float_safe_softmax_Pipeline_softmax_loop_2_fu_48_ap_done)
    begin
        if ((grp_float_safe_softmax_Pipeline_softmax_loop_2_fu_48_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state6_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state6_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state7_blk <= ap_const_logic_0;

    ap_ST_fsm_state8_blk_assign_proc : process(grp_float_safe_softmax_Pipeline_softmax_loop_3_fu_57_ap_done)
    begin
        if ((grp_float_safe_softmax_Pipeline_softmax_loop_3_fu_57_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state8_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state8_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, grp_float_safe_softmax_Pipeline_softmax_loop_3_fu_57_ap_done, ap_CS_fsm_state8)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_fsm_state8) and (grp_float_safe_softmax_Pipeline_softmax_loop_3_fu_57_ap_done = ap_const_logic_1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(grp_float_safe_softmax_Pipeline_softmax_loop_3_fu_57_ap_done, ap_CS_fsm_state8)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state8) and (grp_float_safe_softmax_Pipeline_softmax_loop_3_fu_57_ap_done = ap_const_logic_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    buf2_address0 <= grp_float_safe_softmax_Pipeline_softmax_loop_3_fu_57_buf2_address0;
    buf2_ce0 <= grp_float_safe_softmax_Pipeline_softmax_loop_3_fu_57_buf2_ce0;
    buf2_d0 <= grp_float_safe_softmax_Pipeline_softmax_loop_3_fu_57_buf2_d0;
    buf2_we0 <= grp_float_safe_softmax_Pipeline_softmax_loop_3_fu_57_buf2_we0;

    exp_x_address0_assign_proc : process(grp_float_safe_softmax_Pipeline_softmax_loop_2_fu_48_exp_x_address0, grp_float_safe_softmax_Pipeline_softmax_loop_3_fu_57_exp_x_address0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            exp_x_address0 <= grp_float_safe_softmax_Pipeline_softmax_loop_3_fu_57_exp_x_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            exp_x_address0 <= grp_float_safe_softmax_Pipeline_softmax_loop_2_fu_48_exp_x_address0;
        else 
            exp_x_address0 <= "XXXXXXXXXXXXXXX";
        end if; 
    end process;


    exp_x_ce0_assign_proc : process(grp_float_safe_softmax_Pipeline_softmax_loop_2_fu_48_exp_x_ce0, grp_float_safe_softmax_Pipeline_softmax_loop_3_fu_57_exp_x_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            exp_x_ce0 <= grp_float_safe_softmax_Pipeline_softmax_loop_3_fu_57_exp_x_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            exp_x_ce0 <= grp_float_safe_softmax_Pipeline_softmax_loop_2_fu_48_exp_x_ce0;
        else 
            exp_x_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_we0_assign_proc : process(grp_float_safe_softmax_Pipeline_softmax_loop_2_fu_48_exp_x_we0, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            exp_x_we0 <= grp_float_safe_softmax_Pipeline_softmax_loop_2_fu_48_exp_x_we0;
        else 
            exp_x_we0 <= ap_const_logic_0;
        end if; 
    end process;

    grp_float_safe_softmax_Pipeline_softmax_loop_1_fu_40_ap_start <= grp_float_safe_softmax_Pipeline_softmax_loop_1_fu_40_ap_start_reg;
    grp_float_safe_softmax_Pipeline_softmax_loop_2_fu_48_ap_start <= grp_float_safe_softmax_Pipeline_softmax_loop_2_fu_48_ap_start_reg;
    grp_float_safe_softmax_Pipeline_softmax_loop_3_fu_57_ap_start <= grp_float_safe_softmax_Pipeline_softmax_loop_3_fu_57_ap_start_reg;

    grp_fu_101_ce_assign_proc : process(grp_float_safe_softmax_Pipeline_softmax_loop_1_fu_40_grp_fu_101_p_ce, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_101_ce <= grp_float_safe_softmax_Pipeline_softmax_loop_1_fu_40_grp_fu_101_p_ce;
        else 
            grp_fu_101_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_105_ce_assign_proc : process(grp_float_safe_softmax_Pipeline_softmax_loop_2_fu_48_grp_fu_105_p_ce, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_105_ce <= grp_float_safe_softmax_Pipeline_softmax_loop_2_fu_48_grp_fu_105_p_ce;
        else 
            grp_fu_105_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_109_ce_assign_proc : process(grp_float_safe_softmax_Pipeline_softmax_loop_2_fu_48_grp_fu_109_p_ce, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_109_ce <= grp_float_safe_softmax_Pipeline_softmax_loop_2_fu_48_grp_fu_109_p_ce;
        else 
            grp_fu_109_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_113_ce_assign_proc : process(grp_float_safe_softmax_Pipeline_softmax_loop_3_fu_57_grp_fu_113_p_ce, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_113_ce <= grp_float_safe_softmax_Pipeline_softmax_loop_3_fu_57_grp_fu_113_p_ce;
        else 
            grp_fu_113_ce <= ap_const_logic_1;
        end if; 
    end process;

    grp_fu_461_p_ce <= grp_fu_105_ce;
    grp_fu_461_p_din0 <= grp_float_safe_softmax_Pipeline_softmax_loop_2_fu_48_grp_fu_105_p_din0;
    grp_fu_461_p_din1 <= grp_float_safe_softmax_Pipeline_softmax_loop_2_fu_48_grp_fu_105_p_din1;
    grp_fu_461_p_opcode <= grp_float_safe_softmax_Pipeline_softmax_loop_2_fu_48_grp_fu_105_p_opcode;
    grp_fu_677_p_ce <= grp_fu_113_ce;
    grp_fu_677_p_din0 <= grp_float_safe_softmax_Pipeline_softmax_loop_3_fu_57_grp_fu_113_p_din0;
    grp_fu_677_p_din1 <= grp_float_safe_softmax_Pipeline_softmax_loop_3_fu_57_grp_fu_113_p_din1;
    grp_fu_681_p_ce <= grp_fu_109_ce;
    grp_fu_681_p_din0 <= grp_float_safe_softmax_Pipeline_softmax_loop_2_fu_48_grp_fu_109_p_din0;
    grp_fu_681_p_din1 <= grp_float_safe_softmax_Pipeline_softmax_loop_2_fu_48_grp_fu_109_p_din1;
    grp_fu_685_p_ce <= grp_fu_101_ce;
    grp_fu_685_p_din0 <= grp_float_safe_softmax_Pipeline_softmax_loop_1_fu_40_grp_fu_101_p_din0;
    grp_fu_685_p_din1 <= grp_float_safe_softmax_Pipeline_softmax_loop_1_fu_40_grp_fu_101_p_din1;
    grp_fu_685_p_opcode <= grp_float_safe_softmax_Pipeline_softmax_loop_1_fu_40_grp_fu_101_p_opcode;

    x_address0_assign_proc : process(ap_CS_fsm_state1, grp_float_safe_softmax_Pipeline_softmax_loop_1_fu_40_x_address0, grp_float_safe_softmax_Pipeline_softmax_loop_2_fu_48_x_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            x_address0 <= ap_const_lv64_0(15 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            x_address0 <= grp_float_safe_softmax_Pipeline_softmax_loop_2_fu_48_x_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_address0 <= grp_float_safe_softmax_Pipeline_softmax_loop_1_fu_40_x_address0;
        else 
            x_address0 <= "XXXXXXXXXXXXXXX";
        end if; 
    end process;


    x_ce0_assign_proc : process(ap_start, ap_CS_fsm_state1, grp_float_safe_softmax_Pipeline_softmax_loop_1_fu_40_x_ce0, grp_float_safe_softmax_Pipeline_softmax_loop_2_fu_48_x_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
            x_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            x_ce0 <= grp_float_safe_softmax_Pipeline_softmax_loop_2_fu_48_x_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_ce0 <= grp_float_safe_softmax_Pipeline_softmax_loop_1_fu_40_x_ce0;
        else 
            x_ce0 <= ap_const_logic_0;
        end if; 
    end process;

end behav;
