{'b_signed': {'CDeps': [],
              'CLines': [],
              'Clocked': False,
              'DDeps': [['b']],
              'DLines': ['19:D'],
              'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f0f95f0eed0>]},
 'overflow': {'CDeps': [],
              'CLines': [],
              'Clocked': False,
              'DDeps': [['overflow_s']],
              'DLines': ['26:D'],
              'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f0f95f67f90>]},
 'overflow_s': {'CDeps': [],
                'CLines': [],
                'Clocked': False,
                'DDeps': [['a', 'b_signed']],
                'DLines': ['23:D'],
                'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f0f95f7d650>]},
 's': {'CDeps': [],
       'CLines': [],
       'Clocked': False,
       'DDeps': [['signed_s']],
       'DLines': ['25:D'],
       'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f0f95f67190>]},
 'signed_s': {'CDeps': [],
              'CLines': [],
              'Clocked': False,
              'DDeps': [['a', 'b_signed']],
              'DLines': ['21:D'],
              'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f0f95f72490>]}}
