<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="x7seg_2.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_x7seg_2_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_x7seg_2_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="test_x7seg_2_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_x7seg_2_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="x7seg_2.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="x7seg_2.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="x7seg_2.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="x7seg_2.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="x7seg_2.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="x7seg_2.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="x7seg_2.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="x7seg_2.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="x7seg_2.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="x7seg_2.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="x7seg_2.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="x7seg_2.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="x7seg_2.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="x7seg_2.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="x7seg_2.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="x7seg_2.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="x7seg_2.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="x7seg_2.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="x7seg_2.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="x7seg_2.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="x7seg_2.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="x7seg_2.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="x7seg_2.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="x7seg_2_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="x7seg_2_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="x7seg_2_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="x7seg_2_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="x7seg_2_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="x7seg_2_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="x7seg_2_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="x7seg_2_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="x7seg_2_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="x7seg_2_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="x7seg_2_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="x7seg_2_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="x7seg_2_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="x7seg_2_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="x7seg_2_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1491998260" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1491998260">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1491999051" xil_pn:in_ck="-4375427052379505051" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1491999051">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="test_x7seg_2.v"/>
      <outfile xil_pn:name="x7seg_2.v"/>
    </transform>
    <transform xil_pn:end_ts="1491998300" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-5735314631986327659" xil_pn:start_ts="1491998300">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1491998300" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="2325045708997262103" xil_pn:start_ts="1491998300">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1491998300" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-4622746464158356959" xil_pn:start_ts="1491998300">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1491998300" xil_pn:in_ck="-4375427052379505051" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1491998300">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="test_x7seg_2.v"/>
      <outfile xil_pn:name="x7seg_2.v"/>
    </transform>
    <transform xil_pn:end_ts="1491998303" xil_pn:in_ck="-4375427052379505051" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="4466659218750028299" xil_pn:start_ts="1491998300">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="test_x7seg_2_beh.prj"/>
      <outfile xil_pn:name="test_x7seg_2_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1491998303" xil_pn:in_ck="1697127507935830285" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-1309529337308350898" xil_pn:start_ts="1491998303">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="test_x7seg_2_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1491999028" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1491999028">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1491999028" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-5048009693358411656" xil_pn:start_ts="1491999028">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1491999028" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-4622746464158356959" xil_pn:start_ts="1491999028">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1491999028" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1491999028">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1491999028" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-7780643708234712714" xil_pn:start_ts="1491999028">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1491999028" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="2988080280822507185" xil_pn:start_ts="1491999028">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1491999028" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="4380014847794056683" xil_pn:start_ts="1491999028">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1491999170" xil_pn:in_ck="171265645663747" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-9164380776934072248" xil_pn:start_ts="1491999165">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="x7seg_2.lso"/>
      <outfile xil_pn:name="x7seg_2.ngc"/>
      <outfile xil_pn:name="x7seg_2.ngr"/>
      <outfile xil_pn:name="x7seg_2.prj"/>
      <outfile xil_pn:name="x7seg_2.stx"/>
      <outfile xil_pn:name="x7seg_2.syr"/>
      <outfile xil_pn:name="x7seg_2.xst"/>
      <outfile xil_pn:name="x7seg_2_xst.xrpt"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1491999172" xil_pn:in_ck="186508288127822763" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="1262981287213862177" xil_pn:start_ts="1491999172">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1491999176" xil_pn:in_ck="-2870831630035726096" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-4254263608057459132" xil_pn:start_ts="1491999172">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="x7seg_2.bld"/>
      <outfile xil_pn:name="x7seg_2.ngd"/>
      <outfile xil_pn:name="x7seg_2_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1491999181" xil_pn:in_ck="-2820289523521999279" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-1303429204059397298" xil_pn:start_ts="1491999176">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="x7seg_2.pcf"/>
      <outfile xil_pn:name="x7seg_2_map.map"/>
      <outfile xil_pn:name="x7seg_2_map.mrp"/>
      <outfile xil_pn:name="x7seg_2_map.ncd"/>
      <outfile xil_pn:name="x7seg_2_map.ngm"/>
      <outfile xil_pn:name="x7seg_2_map.xrpt"/>
      <outfile xil_pn:name="x7seg_2_summary.xml"/>
      <outfile xil_pn:name="x7seg_2_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1491999191" xil_pn:in_ck="3531487462060931274" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="1934304854298957634" xil_pn:start_ts="1491999181">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="x7seg_2.ncd"/>
      <outfile xil_pn:name="x7seg_2.pad"/>
      <outfile xil_pn:name="x7seg_2.par"/>
      <outfile xil_pn:name="x7seg_2.ptwx"/>
      <outfile xil_pn:name="x7seg_2.unroutes"/>
      <outfile xil_pn:name="x7seg_2.xpi"/>
      <outfile xil_pn:name="x7seg_2_pad.csv"/>
      <outfile xil_pn:name="x7seg_2_pad.txt"/>
      <outfile xil_pn:name="x7seg_2_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1491999202" xil_pn:in_ck="186508288127815138" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="287829442711806529" xil_pn:start_ts="1491999194">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="x7seg_2.bgn"/>
      <outfile xil_pn:name="x7seg_2.bit"/>
      <outfile xil_pn:name="x7seg_2.drc"/>
      <outfile xil_pn:name="x7seg_2.ut"/>
    </transform>
    <transform xil_pn:end_ts="1491999191" xil_pn:in_ck="8954896490375612493" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1491999188">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="x7seg_2.twr"/>
      <outfile xil_pn:name="x7seg_2.twx"/>
    </transform>
  </transforms>

</generated_project>
