
rak_lora_test4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000138  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000aea0  08000138  08000138  00001138  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000354  0800afd8  0800afd8  0000bfd8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b32c  0800b32c  0000d014  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800b32c  0800b32c  0000c32c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b334  0800b334  0000d014  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b334  0800b334  0000c334  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800b338  0800b338  0000c338  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000014  20000000  0800b33c  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000668  20000014  0800b350  0000d014  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000067c  0800b350  0000d67c  2**0
                  ALLOC
 11 .ARM.attributes 0000002a  00000000  00000000  0000d014  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001ed96  00000000  00000000  0000d03e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000564c  00000000  00000000  0002bdd4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001da8  00000000  00000000  00031420  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000164b  00000000  00000000  000331c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000201c0  00000000  00000000  00034813  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00021324  00000000  00000000  000549d3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000b20cc  00000000  00000000  00075cf7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00127dc3  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007828  00000000  00000000  00127e08  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005a  00000000  00000000  0012f630  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000138 <__do_global_dtors_aux>:
 8000138:	b510      	push	{r4, lr}
 800013a:	4c05      	ldr	r4, [pc, #20]	@ (8000150 <__do_global_dtors_aux+0x18>)
 800013c:	7823      	ldrb	r3, [r4, #0]
 800013e:	b933      	cbnz	r3, 800014e <__do_global_dtors_aux+0x16>
 8000140:	4b04      	ldr	r3, [pc, #16]	@ (8000154 <__do_global_dtors_aux+0x1c>)
 8000142:	b113      	cbz	r3, 800014a <__do_global_dtors_aux+0x12>
 8000144:	4804      	ldr	r0, [pc, #16]	@ (8000158 <__do_global_dtors_aux+0x20>)
 8000146:	f3af 8000 	nop.w
 800014a:	2301      	movs	r3, #1
 800014c:	7023      	strb	r3, [r4, #0]
 800014e:	bd10      	pop	{r4, pc}
 8000150:	20000014 	.word	0x20000014
 8000154:	00000000 	.word	0x00000000
 8000158:	0800afc0 	.word	0x0800afc0

0800015c <frame_dummy>:
 800015c:	b508      	push	{r3, lr}
 800015e:	4b03      	ldr	r3, [pc, #12]	@ (800016c <frame_dummy+0x10>)
 8000160:	b11b      	cbz	r3, 800016a <frame_dummy+0xe>
 8000162:	4903      	ldr	r1, [pc, #12]	@ (8000170 <frame_dummy+0x14>)
 8000164:	4803      	ldr	r0, [pc, #12]	@ (8000174 <frame_dummy+0x18>)
 8000166:	f3af 8000 	nop.w
 800016a:	bd08      	pop	{r3, pc}
 800016c:	00000000 	.word	0x00000000
 8000170:	20000018 	.word	0x20000018
 8000174:	0800afc0 	.word	0x0800afc0

08000178 <strlen>:
 8000178:	4603      	mov	r3, r0
 800017a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800017e:	2a00      	cmp	r2, #0
 8000180:	d1fb      	bne.n	800017a <strlen+0x2>
 8000182:	1a18      	subs	r0, r3, r0
 8000184:	3801      	subs	r0, #1
 8000186:	4770      	bx	lr

08000188 <__aeabi_uldivmod>:
 8000188:	b953      	cbnz	r3, 80001a0 <__aeabi_uldivmod+0x18>
 800018a:	b94a      	cbnz	r2, 80001a0 <__aeabi_uldivmod+0x18>
 800018c:	2900      	cmp	r1, #0
 800018e:	bf08      	it	eq
 8000190:	2800      	cmpeq	r0, #0
 8000192:	bf1c      	itt	ne
 8000194:	f04f 31ff 	movne.w	r1, #4294967295
 8000198:	f04f 30ff 	movne.w	r0, #4294967295
 800019c:	f000 b988 	b.w	80004b0 <__aeabi_idiv0>
 80001a0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001a4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001a8:	f000 f806 	bl	80001b8 <__udivmoddi4>
 80001ac:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001b0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001b4:	b004      	add	sp, #16
 80001b6:	4770      	bx	lr

080001b8 <__udivmoddi4>:
 80001b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001bc:	9d08      	ldr	r5, [sp, #32]
 80001be:	468e      	mov	lr, r1
 80001c0:	4604      	mov	r4, r0
 80001c2:	4688      	mov	r8, r1
 80001c4:	2b00      	cmp	r3, #0
 80001c6:	d14a      	bne.n	800025e <__udivmoddi4+0xa6>
 80001c8:	428a      	cmp	r2, r1
 80001ca:	4617      	mov	r7, r2
 80001cc:	d962      	bls.n	8000294 <__udivmoddi4+0xdc>
 80001ce:	fab2 f682 	clz	r6, r2
 80001d2:	b14e      	cbz	r6, 80001e8 <__udivmoddi4+0x30>
 80001d4:	f1c6 0320 	rsb	r3, r6, #32
 80001d8:	fa01 f806 	lsl.w	r8, r1, r6
 80001dc:	fa20 f303 	lsr.w	r3, r0, r3
 80001e0:	40b7      	lsls	r7, r6
 80001e2:	ea43 0808 	orr.w	r8, r3, r8
 80001e6:	40b4      	lsls	r4, r6
 80001e8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80001ec:	fa1f fc87 	uxth.w	ip, r7
 80001f0:	fbb8 f1fe 	udiv	r1, r8, lr
 80001f4:	0c23      	lsrs	r3, r4, #16
 80001f6:	fb0e 8811 	mls	r8, lr, r1, r8
 80001fa:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80001fe:	fb01 f20c 	mul.w	r2, r1, ip
 8000202:	429a      	cmp	r2, r3
 8000204:	d909      	bls.n	800021a <__udivmoddi4+0x62>
 8000206:	18fb      	adds	r3, r7, r3
 8000208:	f101 30ff 	add.w	r0, r1, #4294967295
 800020c:	f080 80ea 	bcs.w	80003e4 <__udivmoddi4+0x22c>
 8000210:	429a      	cmp	r2, r3
 8000212:	f240 80e7 	bls.w	80003e4 <__udivmoddi4+0x22c>
 8000216:	3902      	subs	r1, #2
 8000218:	443b      	add	r3, r7
 800021a:	1a9a      	subs	r2, r3, r2
 800021c:	b2a3      	uxth	r3, r4
 800021e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000222:	fb0e 2210 	mls	r2, lr, r0, r2
 8000226:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800022a:	fb00 fc0c 	mul.w	ip, r0, ip
 800022e:	459c      	cmp	ip, r3
 8000230:	d909      	bls.n	8000246 <__udivmoddi4+0x8e>
 8000232:	18fb      	adds	r3, r7, r3
 8000234:	f100 32ff 	add.w	r2, r0, #4294967295
 8000238:	f080 80d6 	bcs.w	80003e8 <__udivmoddi4+0x230>
 800023c:	459c      	cmp	ip, r3
 800023e:	f240 80d3 	bls.w	80003e8 <__udivmoddi4+0x230>
 8000242:	443b      	add	r3, r7
 8000244:	3802      	subs	r0, #2
 8000246:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800024a:	eba3 030c 	sub.w	r3, r3, ip
 800024e:	2100      	movs	r1, #0
 8000250:	b11d      	cbz	r5, 800025a <__udivmoddi4+0xa2>
 8000252:	40f3      	lsrs	r3, r6
 8000254:	2200      	movs	r2, #0
 8000256:	e9c5 3200 	strd	r3, r2, [r5]
 800025a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800025e:	428b      	cmp	r3, r1
 8000260:	d905      	bls.n	800026e <__udivmoddi4+0xb6>
 8000262:	b10d      	cbz	r5, 8000268 <__udivmoddi4+0xb0>
 8000264:	e9c5 0100 	strd	r0, r1, [r5]
 8000268:	2100      	movs	r1, #0
 800026a:	4608      	mov	r0, r1
 800026c:	e7f5      	b.n	800025a <__udivmoddi4+0xa2>
 800026e:	fab3 f183 	clz	r1, r3
 8000272:	2900      	cmp	r1, #0
 8000274:	d146      	bne.n	8000304 <__udivmoddi4+0x14c>
 8000276:	4573      	cmp	r3, lr
 8000278:	d302      	bcc.n	8000280 <__udivmoddi4+0xc8>
 800027a:	4282      	cmp	r2, r0
 800027c:	f200 8105 	bhi.w	800048a <__udivmoddi4+0x2d2>
 8000280:	1a84      	subs	r4, r0, r2
 8000282:	eb6e 0203 	sbc.w	r2, lr, r3
 8000286:	2001      	movs	r0, #1
 8000288:	4690      	mov	r8, r2
 800028a:	2d00      	cmp	r5, #0
 800028c:	d0e5      	beq.n	800025a <__udivmoddi4+0xa2>
 800028e:	e9c5 4800 	strd	r4, r8, [r5]
 8000292:	e7e2      	b.n	800025a <__udivmoddi4+0xa2>
 8000294:	2a00      	cmp	r2, #0
 8000296:	f000 8090 	beq.w	80003ba <__udivmoddi4+0x202>
 800029a:	fab2 f682 	clz	r6, r2
 800029e:	2e00      	cmp	r6, #0
 80002a0:	f040 80a4 	bne.w	80003ec <__udivmoddi4+0x234>
 80002a4:	1a8a      	subs	r2, r1, r2
 80002a6:	0c03      	lsrs	r3, r0, #16
 80002a8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002ac:	b280      	uxth	r0, r0
 80002ae:	b2bc      	uxth	r4, r7
 80002b0:	2101      	movs	r1, #1
 80002b2:	fbb2 fcfe 	udiv	ip, r2, lr
 80002b6:	fb0e 221c 	mls	r2, lr, ip, r2
 80002ba:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002be:	fb04 f20c 	mul.w	r2, r4, ip
 80002c2:	429a      	cmp	r2, r3
 80002c4:	d907      	bls.n	80002d6 <__udivmoddi4+0x11e>
 80002c6:	18fb      	adds	r3, r7, r3
 80002c8:	f10c 38ff 	add.w	r8, ip, #4294967295
 80002cc:	d202      	bcs.n	80002d4 <__udivmoddi4+0x11c>
 80002ce:	429a      	cmp	r2, r3
 80002d0:	f200 80e0 	bhi.w	8000494 <__udivmoddi4+0x2dc>
 80002d4:	46c4      	mov	ip, r8
 80002d6:	1a9b      	subs	r3, r3, r2
 80002d8:	fbb3 f2fe 	udiv	r2, r3, lr
 80002dc:	fb0e 3312 	mls	r3, lr, r2, r3
 80002e0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80002e4:	fb02 f404 	mul.w	r4, r2, r4
 80002e8:	429c      	cmp	r4, r3
 80002ea:	d907      	bls.n	80002fc <__udivmoddi4+0x144>
 80002ec:	18fb      	adds	r3, r7, r3
 80002ee:	f102 30ff 	add.w	r0, r2, #4294967295
 80002f2:	d202      	bcs.n	80002fa <__udivmoddi4+0x142>
 80002f4:	429c      	cmp	r4, r3
 80002f6:	f200 80ca 	bhi.w	800048e <__udivmoddi4+0x2d6>
 80002fa:	4602      	mov	r2, r0
 80002fc:	1b1b      	subs	r3, r3, r4
 80002fe:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000302:	e7a5      	b.n	8000250 <__udivmoddi4+0x98>
 8000304:	f1c1 0620 	rsb	r6, r1, #32
 8000308:	408b      	lsls	r3, r1
 800030a:	fa22 f706 	lsr.w	r7, r2, r6
 800030e:	431f      	orrs	r7, r3
 8000310:	fa0e f401 	lsl.w	r4, lr, r1
 8000314:	fa20 f306 	lsr.w	r3, r0, r6
 8000318:	fa2e fe06 	lsr.w	lr, lr, r6
 800031c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000320:	4323      	orrs	r3, r4
 8000322:	fa00 f801 	lsl.w	r8, r0, r1
 8000326:	fa1f fc87 	uxth.w	ip, r7
 800032a:	fbbe f0f9 	udiv	r0, lr, r9
 800032e:	0c1c      	lsrs	r4, r3, #16
 8000330:	fb09 ee10 	mls	lr, r9, r0, lr
 8000334:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000338:	fb00 fe0c 	mul.w	lr, r0, ip
 800033c:	45a6      	cmp	lr, r4
 800033e:	fa02 f201 	lsl.w	r2, r2, r1
 8000342:	d909      	bls.n	8000358 <__udivmoddi4+0x1a0>
 8000344:	193c      	adds	r4, r7, r4
 8000346:	f100 3aff 	add.w	sl, r0, #4294967295
 800034a:	f080 809c 	bcs.w	8000486 <__udivmoddi4+0x2ce>
 800034e:	45a6      	cmp	lr, r4
 8000350:	f240 8099 	bls.w	8000486 <__udivmoddi4+0x2ce>
 8000354:	3802      	subs	r0, #2
 8000356:	443c      	add	r4, r7
 8000358:	eba4 040e 	sub.w	r4, r4, lr
 800035c:	fa1f fe83 	uxth.w	lr, r3
 8000360:	fbb4 f3f9 	udiv	r3, r4, r9
 8000364:	fb09 4413 	mls	r4, r9, r3, r4
 8000368:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 800036c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000370:	45a4      	cmp	ip, r4
 8000372:	d908      	bls.n	8000386 <__udivmoddi4+0x1ce>
 8000374:	193c      	adds	r4, r7, r4
 8000376:	f103 3eff 	add.w	lr, r3, #4294967295
 800037a:	f080 8082 	bcs.w	8000482 <__udivmoddi4+0x2ca>
 800037e:	45a4      	cmp	ip, r4
 8000380:	d97f      	bls.n	8000482 <__udivmoddi4+0x2ca>
 8000382:	3b02      	subs	r3, #2
 8000384:	443c      	add	r4, r7
 8000386:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800038a:	eba4 040c 	sub.w	r4, r4, ip
 800038e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000392:	4564      	cmp	r4, ip
 8000394:	4673      	mov	r3, lr
 8000396:	46e1      	mov	r9, ip
 8000398:	d362      	bcc.n	8000460 <__udivmoddi4+0x2a8>
 800039a:	d05f      	beq.n	800045c <__udivmoddi4+0x2a4>
 800039c:	b15d      	cbz	r5, 80003b6 <__udivmoddi4+0x1fe>
 800039e:	ebb8 0203 	subs.w	r2, r8, r3
 80003a2:	eb64 0409 	sbc.w	r4, r4, r9
 80003a6:	fa04 f606 	lsl.w	r6, r4, r6
 80003aa:	fa22 f301 	lsr.w	r3, r2, r1
 80003ae:	431e      	orrs	r6, r3
 80003b0:	40cc      	lsrs	r4, r1
 80003b2:	e9c5 6400 	strd	r6, r4, [r5]
 80003b6:	2100      	movs	r1, #0
 80003b8:	e74f      	b.n	800025a <__udivmoddi4+0xa2>
 80003ba:	fbb1 fcf2 	udiv	ip, r1, r2
 80003be:	0c01      	lsrs	r1, r0, #16
 80003c0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80003c4:	b280      	uxth	r0, r0
 80003c6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80003ca:	463b      	mov	r3, r7
 80003cc:	4638      	mov	r0, r7
 80003ce:	463c      	mov	r4, r7
 80003d0:	46b8      	mov	r8, r7
 80003d2:	46be      	mov	lr, r7
 80003d4:	2620      	movs	r6, #32
 80003d6:	fbb1 f1f7 	udiv	r1, r1, r7
 80003da:	eba2 0208 	sub.w	r2, r2, r8
 80003de:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80003e2:	e766      	b.n	80002b2 <__udivmoddi4+0xfa>
 80003e4:	4601      	mov	r1, r0
 80003e6:	e718      	b.n	800021a <__udivmoddi4+0x62>
 80003e8:	4610      	mov	r0, r2
 80003ea:	e72c      	b.n	8000246 <__udivmoddi4+0x8e>
 80003ec:	f1c6 0220 	rsb	r2, r6, #32
 80003f0:	fa2e f302 	lsr.w	r3, lr, r2
 80003f4:	40b7      	lsls	r7, r6
 80003f6:	40b1      	lsls	r1, r6
 80003f8:	fa20 f202 	lsr.w	r2, r0, r2
 80003fc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000400:	430a      	orrs	r2, r1
 8000402:	fbb3 f8fe 	udiv	r8, r3, lr
 8000406:	b2bc      	uxth	r4, r7
 8000408:	fb0e 3318 	mls	r3, lr, r8, r3
 800040c:	0c11      	lsrs	r1, r2, #16
 800040e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000412:	fb08 f904 	mul.w	r9, r8, r4
 8000416:	40b0      	lsls	r0, r6
 8000418:	4589      	cmp	r9, r1
 800041a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800041e:	b280      	uxth	r0, r0
 8000420:	d93e      	bls.n	80004a0 <__udivmoddi4+0x2e8>
 8000422:	1879      	adds	r1, r7, r1
 8000424:	f108 3cff 	add.w	ip, r8, #4294967295
 8000428:	d201      	bcs.n	800042e <__udivmoddi4+0x276>
 800042a:	4589      	cmp	r9, r1
 800042c:	d81f      	bhi.n	800046e <__udivmoddi4+0x2b6>
 800042e:	eba1 0109 	sub.w	r1, r1, r9
 8000432:	fbb1 f9fe 	udiv	r9, r1, lr
 8000436:	fb09 f804 	mul.w	r8, r9, r4
 800043a:	fb0e 1119 	mls	r1, lr, r9, r1
 800043e:	b292      	uxth	r2, r2
 8000440:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000444:	4542      	cmp	r2, r8
 8000446:	d229      	bcs.n	800049c <__udivmoddi4+0x2e4>
 8000448:	18ba      	adds	r2, r7, r2
 800044a:	f109 31ff 	add.w	r1, r9, #4294967295
 800044e:	d2c4      	bcs.n	80003da <__udivmoddi4+0x222>
 8000450:	4542      	cmp	r2, r8
 8000452:	d2c2      	bcs.n	80003da <__udivmoddi4+0x222>
 8000454:	f1a9 0102 	sub.w	r1, r9, #2
 8000458:	443a      	add	r2, r7
 800045a:	e7be      	b.n	80003da <__udivmoddi4+0x222>
 800045c:	45f0      	cmp	r8, lr
 800045e:	d29d      	bcs.n	800039c <__udivmoddi4+0x1e4>
 8000460:	ebbe 0302 	subs.w	r3, lr, r2
 8000464:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000468:	3801      	subs	r0, #1
 800046a:	46e1      	mov	r9, ip
 800046c:	e796      	b.n	800039c <__udivmoddi4+0x1e4>
 800046e:	eba7 0909 	sub.w	r9, r7, r9
 8000472:	4449      	add	r1, r9
 8000474:	f1a8 0c02 	sub.w	ip, r8, #2
 8000478:	fbb1 f9fe 	udiv	r9, r1, lr
 800047c:	fb09 f804 	mul.w	r8, r9, r4
 8000480:	e7db      	b.n	800043a <__udivmoddi4+0x282>
 8000482:	4673      	mov	r3, lr
 8000484:	e77f      	b.n	8000386 <__udivmoddi4+0x1ce>
 8000486:	4650      	mov	r0, sl
 8000488:	e766      	b.n	8000358 <__udivmoddi4+0x1a0>
 800048a:	4608      	mov	r0, r1
 800048c:	e6fd      	b.n	800028a <__udivmoddi4+0xd2>
 800048e:	443b      	add	r3, r7
 8000490:	3a02      	subs	r2, #2
 8000492:	e733      	b.n	80002fc <__udivmoddi4+0x144>
 8000494:	f1ac 0c02 	sub.w	ip, ip, #2
 8000498:	443b      	add	r3, r7
 800049a:	e71c      	b.n	80002d6 <__udivmoddi4+0x11e>
 800049c:	4649      	mov	r1, r9
 800049e:	e79c      	b.n	80003da <__udivmoddi4+0x222>
 80004a0:	eba1 0109 	sub.w	r1, r1, r9
 80004a4:	46c4      	mov	ip, r8
 80004a6:	fbb1 f9fe 	udiv	r9, r1, lr
 80004aa:	fb09 f804 	mul.w	r8, r9, r4
 80004ae:	e7c4      	b.n	800043a <__udivmoddi4+0x282>

080004b0 <__aeabi_idiv0>:
 80004b0:	4770      	bx	lr
 80004b2:	bf00      	nop

080004b4 <LL_AHB1_GRP1_EnableClock>:
  *         @arg @ref LL_AHB1_GRP1_PERIPH_DMAMUX1
  *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
  * @retval None
  */
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 80004b4:	b480      	push	{r7}
 80004b6:	b085      	sub	sp, #20
 80004b8:	af00      	add	r7, sp, #0
 80004ba:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB1ENR, Periphs);
 80004bc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80004c0:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80004c2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80004c6:	687b      	ldr	r3, [r7, #4]
 80004c8:	4313      	orrs	r3, r2
 80004ca:	648b      	str	r3, [r1, #72]	@ 0x48
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 80004cc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80004d0:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80004d2:	687b      	ldr	r3, [r7, #4]
 80004d4:	4013      	ands	r3, r2
 80004d6:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80004d8:	68fb      	ldr	r3, [r7, #12]
}
 80004da:	bf00      	nop
 80004dc:	3714      	adds	r7, #20
 80004de:	46bd      	mov	sp, r7
 80004e0:	bc80      	pop	{r7}
 80004e2:	4770      	bx	lr

080004e4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80004e4:	b580      	push	{r7, lr}
 80004e6:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 80004e8:	2004      	movs	r0, #4
 80004ea:	f7ff ffe3 	bl	80004b4 <LL_AHB1_GRP1_EnableClock>
  __HAL_RCC_DMA1_CLK_ENABLE();
 80004ee:	2001      	movs	r0, #1
 80004f0:	f7ff ffe0 	bl	80004b4 <LL_AHB1_GRP1_EnableClock>

  /* DMA interrupt init */
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 80004f4:	2200      	movs	r2, #0
 80004f6:	2100      	movs	r1, #0
 80004f8:	200f      	movs	r0, #15
 80004fa:	f001 fa6e 	bl	80019da <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 80004fe:	200f      	movs	r0, #15
 8000500:	f001 fa85 	bl	8001a0e <HAL_NVIC_EnableIRQ>

}
 8000504:	bf00      	nop
 8000506:	bd80      	pop	{r7, pc}

08000508 <LL_AHB2_GRP1_EnableClock>:
  *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC
  *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOH
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000508:	b480      	push	{r7}
 800050a:	b085      	sub	sp, #20
 800050c:	af00      	add	r7, sp, #0
 800050e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000510:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000514:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000516:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800051a:	687b      	ldr	r3, [r7, #4]
 800051c:	4313      	orrs	r3, r2
 800051e:	64cb      	str	r3, [r1, #76]	@ 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000520:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000524:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000526:	687b      	ldr	r3, [r7, #4]
 8000528:	4013      	ands	r3, r2
 800052a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800052c:	68fb      	ldr	r3, [r7, #12]
}
 800052e:	bf00      	nop
 8000530:	3714      	adds	r7, #20
 8000532:	46bd      	mov	sp, r7
 8000534:	bc80      	pop	{r7}
 8000536:	4770      	bx	lr

08000538 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000538:	b580      	push	{r7, lr}
 800053a:	b086      	sub	sp, #24
 800053c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800053e:	1d3b      	adds	r3, r7, #4
 8000540:	2200      	movs	r2, #0
 8000542:	601a      	str	r2, [r3, #0]
 8000544:	605a      	str	r2, [r3, #4]
 8000546:	609a      	str	r2, [r3, #8]
 8000548:	60da      	str	r2, [r3, #12]
 800054a:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800054c:	2002      	movs	r0, #2
 800054e:	f7ff ffdb 	bl	8000508 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000552:	2001      	movs	r0, #1
 8000554:	f7ff ffd8 	bl	8000508 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000558:	2004      	movs	r0, #4
 800055a:	f7ff ffd5 	bl	8000508 <LL_AHB2_GRP1_EnableClock>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_Port, RF_SW_CTRL2_Pin, GPIO_PIN_RESET);
 800055e:	2200      	movs	r2, #0
 8000560:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000564:	4814      	ldr	r0, [pc, #80]	@ (80005b8 <MX_GPIO_Init+0x80>)
 8000566:	f001 ffc9 	bl	80024fc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RF_SW_CNTRL1_GPIO_Port, RF_SW_CNTRL1_Pin, GPIO_PIN_RESET);
 800056a:	2200      	movs	r2, #0
 800056c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000570:	4812      	ldr	r0, [pc, #72]	@ (80005bc <MX_GPIO_Init+0x84>)
 8000572:	f001 ffc3 	bl	80024fc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : RF_SW_CTRL2_Pin */
  GPIO_InitStruct.Pin = RF_SW_CTRL2_Pin;
 8000576:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800057a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800057c:	2301      	movs	r3, #1
 800057e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000580:	2300      	movs	r3, #0
 8000582:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000584:	2303      	movs	r3, #3
 8000586:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(RF_SW_CTRL2_GPIO_Port, &GPIO_InitStruct);
 8000588:	1d3b      	adds	r3, r7, #4
 800058a:	4619      	mov	r1, r3
 800058c:	480a      	ldr	r0, [pc, #40]	@ (80005b8 <MX_GPIO_Init+0x80>)
 800058e:	f001 fd87 	bl	80020a0 <HAL_GPIO_Init>

  /*Configure GPIO pin : RF_SW_CNTRL1_Pin */
  GPIO_InitStruct.Pin = RF_SW_CNTRL1_Pin;
 8000592:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000596:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000598:	2301      	movs	r3, #1
 800059a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800059c:	2300      	movs	r3, #0
 800059e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80005a0:	2300      	movs	r3, #0
 80005a2:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(RF_SW_CNTRL1_GPIO_Port, &GPIO_InitStruct);
 80005a4:	1d3b      	adds	r3, r7, #4
 80005a6:	4619      	mov	r1, r3
 80005a8:	4804      	ldr	r0, [pc, #16]	@ (80005bc <MX_GPIO_Init+0x84>)
 80005aa:	f001 fd79 	bl	80020a0 <HAL_GPIO_Init>

}
 80005ae:	bf00      	nop
 80005b0:	3718      	adds	r7, #24
 80005b2:	46bd      	mov	sp, r7
 80005b4:	bd80      	pop	{r7, pc}
 80005b6:	bf00      	nop
 80005b8:	48000400 	.word	0x48000400
 80005bc:	48000800 	.word	0x48000800

080005c0 <LL_RCC_LSE_SetDriveCapability>:
  *         @arg @ref LL_RCC_LSEDRIVE_MEDIUMHIGH
  *         @arg @ref LL_RCC_LSEDRIVE_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_SetDriveCapability(uint32_t LSEDrive)
{
 80005c0:	b480      	push	{r7}
 80005c2:	b083      	sub	sp, #12
 80005c4:	af00      	add	r7, sp, #0
 80005c6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, LSEDrive);
 80005c8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80005cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80005d0:	f023 0218 	bic.w	r2, r3, #24
 80005d4:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80005d8:	687b      	ldr	r3, [r7, #4]
 80005da:	4313      	orrs	r3, r2
 80005dc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 80005e0:	bf00      	nop
 80005e2:	370c      	adds	r7, #12
 80005e4:	46bd      	mov	sp, r7
 80005e6:	bc80      	pop	{r7}
 80005e8:	4770      	bx	lr
	...

080005ec <OnTxDone>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void OnTxDone(void) {
 80005ec:	b480      	push	{r7}
 80005ee:	af00      	add	r7, sp, #0
  //  HAL_UART_Transmit(&huart2, (uint8_t *)txm, sizeof(txm), HAL_MAX_DELAY);
	txDone=1;
 80005f0:	4b03      	ldr	r3, [pc, #12]	@ (8000600 <OnTxDone+0x14>)
 80005f2:	2201      	movs	r2, #1
 80005f4:	701a      	strb	r2, [r3, #0]
	//Radio.Send(BufferTx,64);
    //Radio.Rx(3000); // Restart receiving after transmission
}
 80005f6:	bf00      	nop
 80005f8:	46bd      	mov	sp, r7
 80005fa:	bc80      	pop	{r7}
 80005fc:	4770      	bx	lr
 80005fe:	bf00      	nop
 8000600:	2000004d 	.word	0x2000004d

08000604 <OnRxDone>:

void OnRxDone(uint8_t *payload, uint16_t size, int16_t rssi, int8_t snr) {
 8000604:	b4b0      	push	{r4, r5, r7}
 8000606:	b085      	sub	sp, #20
 8000608:	af00      	add	r7, sp, #0
 800060a:	60f8      	str	r0, [r7, #12]
 800060c:	4608      	mov	r0, r1
 800060e:	4611      	mov	r1, r2
 8000610:	461a      	mov	r2, r3
 8000612:	4603      	mov	r3, r0
 8000614:	817b      	strh	r3, [r7, #10]
 8000616:	460b      	mov	r3, r1
 8000618:	813b      	strh	r3, [r7, #8]
 800061a:	4613      	mov	r3, r2
 800061c:	71fb      	strb	r3, [r7, #7]
//    payload[size] = '\0';  // Null-terminate received data
  //  HAL_UART_Transmit(&huart2, (uint8_t *)rxm, sizeof(rxm), HAL_MAX_DELAY);
   // Radio.Rx(3000);  // Restart listening
	rssiVal=rssi;
 800061e:	893b      	ldrh	r3, [r7, #8]
 8000620:	b25a      	sxtb	r2, r3
 8000622:	4b0c      	ldr	r3, [pc, #48]	@ (8000654 <OnRxDone+0x50>)
 8000624:	701a      	strb	r2, [r3, #0]
	snrVal=snr;
 8000626:	79fa      	ldrb	r2, [r7, #7]
 8000628:	4b0b      	ldr	r3, [pc, #44]	@ (8000658 <OnRxDone+0x54>)
 800062a:	701a      	strb	r2, [r3, #0]
    memcpy(message,payload,20);
 800062c:	4a0b      	ldr	r2, [pc, #44]	@ (800065c <OnRxDone+0x58>)
 800062e:	68fb      	ldr	r3, [r7, #12]
 8000630:	4614      	mov	r4, r2
 8000632:	461d      	mov	r5, r3
 8000634:	6828      	ldr	r0, [r5, #0]
 8000636:	6869      	ldr	r1, [r5, #4]
 8000638:	68aa      	ldr	r2, [r5, #8]
 800063a:	68eb      	ldr	r3, [r5, #12]
 800063c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800063e:	6928      	ldr	r0, [r5, #16]
 8000640:	6020      	str	r0, [r4, #0]
    rxDone=1;
 8000642:	4b07      	ldr	r3, [pc, #28]	@ (8000660 <OnRxDone+0x5c>)
 8000644:	2201      	movs	r2, #1
 8000646:	701a      	strb	r2, [r3, #0]

}
 8000648:	bf00      	nop
 800064a:	3714      	adds	r7, #20
 800064c:	46bd      	mov	sp, r7
 800064e:	bcb0      	pop	{r4, r5, r7}
 8000650:	4770      	bx	lr
 8000652:	bf00      	nop
 8000654:	20000049 	.word	0x20000049
 8000658:	20000048 	.word	0x20000048
 800065c:	20000034 	.word	0x20000034
 8000660:	2000004a 	.word	0x2000004a

08000664 <OnTxTimeout>:

void OnTxTimeout(void) {
 8000664:	b480      	push	{r7}
 8000666:	af00      	add	r7, sp, #0
   // HAL_UART_Transmit(&huart2, (uint8_t *)txtmo, sizeof(txtmo), HAL_MAX_DELAY);
	txTimout=1;
 8000668:	4b03      	ldr	r3, [pc, #12]	@ (8000678 <OnTxTimeout+0x14>)
 800066a:	2201      	movs	r2, #1
 800066c:	701a      	strb	r2, [r3, #0]
//	Radio.Send(BufferTx,sizeof(BufferTx));
}
 800066e:	bf00      	nop
 8000670:	46bd      	mov	sp, r7
 8000672:	bc80      	pop	{r7}
 8000674:	4770      	bx	lr
 8000676:	bf00      	nop
 8000678:	2000004c 	.word	0x2000004c

0800067c <OnRxTimeout>:


void OnRxTimeout(void) {
 800067c:	b480      	push	{r7}
 800067e:	af00      	add	r7, sp, #0
   // HAL_UART_Transmit(&huart2, (uint8_t *)rxtmo, sizeof(rxtmo), HAL_MAX_DELAY);
//    Radio.Rx(0);  // Restart listening
//	Radio.Rx(RX_TIMOUT_VALUE);
	rxTimout=1;
 8000680:	4b03      	ldr	r3, [pc, #12]	@ (8000690 <OnRxTimeout+0x14>)
 8000682:	2201      	movs	r2, #1
 8000684:	701a      	strb	r2, [r3, #0]
}
 8000686:	bf00      	nop
 8000688:	46bd      	mov	sp, r7
 800068a:	bc80      	pop	{r7}
 800068c:	4770      	bx	lr
 800068e:	bf00      	nop
 8000690:	2000004b 	.word	0x2000004b

08000694 <OnRxError>:

void OnRxError(void){
 8000694:	b480      	push	{r7}
 8000696:	af00      	add	r7, sp, #0
	//HAL_UART_Transmit(&huart2, (uint8_t *)errradio, sizeof(errradio), HAL_MAX_DELAY);
//	Radio.Rx(0);  // Restart listening
	rxerror=1;
 8000698:	4b03      	ldr	r3, [pc, #12]	@ (80006a8 <OnRxError+0x14>)
 800069a:	2201      	movs	r2, #1
 800069c:	701a      	strb	r2, [r3, #0]
}
 800069e:	bf00      	nop
 80006a0:	46bd      	mov	sp, r7
 80006a2:	bc80      	pop	{r7}
 80006a4:	4770      	bx	lr
 80006a6:	bf00      	nop
 80006a8:	2000004e 	.word	0x2000004e

080006ac <RadioInit>:

void RadioInit(void) {
 80006ac:	b590      	push	{r4, r7, lr}
 80006ae:	b08b      	sub	sp, #44	@ 0x2c
 80006b0:	af0a      	add	r7, sp, #40	@ 0x28
    static RadioEvents_t RadioEvents;  // Make sure it's static or global

    // Assign the callback functions
    RadioEvents.TxDone = OnTxDone;
 80006b2:	4b2a      	ldr	r3, [pc, #168]	@ (800075c <RadioInit+0xb0>)
 80006b4:	4a2a      	ldr	r2, [pc, #168]	@ (8000760 <RadioInit+0xb4>)
 80006b6:	601a      	str	r2, [r3, #0]
    RadioEvents.RxDone = OnRxDone;
 80006b8:	4b28      	ldr	r3, [pc, #160]	@ (800075c <RadioInit+0xb0>)
 80006ba:	4a2a      	ldr	r2, [pc, #168]	@ (8000764 <RadioInit+0xb8>)
 80006bc:	609a      	str	r2, [r3, #8]
    RadioEvents.TxTimeout = OnTxTimeout;
 80006be:	4b27      	ldr	r3, [pc, #156]	@ (800075c <RadioInit+0xb0>)
 80006c0:	4a29      	ldr	r2, [pc, #164]	@ (8000768 <RadioInit+0xbc>)
 80006c2:	605a      	str	r2, [r3, #4]
    RadioEvents.RxTimeout = OnRxTimeout;
 80006c4:	4b25      	ldr	r3, [pc, #148]	@ (800075c <RadioInit+0xb0>)
 80006c6:	4a29      	ldr	r2, [pc, #164]	@ (800076c <RadioInit+0xc0>)
 80006c8:	60da      	str	r2, [r3, #12]
    RadioEvents.RxError = OnRxError;
 80006ca:	4b24      	ldr	r3, [pc, #144]	@ (800075c <RadioInit+0xb0>)
 80006cc:	4a28      	ldr	r2, [pc, #160]	@ (8000770 <RadioInit+0xc4>)
 80006ce:	611a      	str	r2, [r3, #16]

    // Initialize the radio with the events
    Radio.Init(&RadioEvents);
 80006d0:	4b28      	ldr	r3, [pc, #160]	@ (8000774 <RadioInit+0xc8>)
 80006d2:	681b      	ldr	r3, [r3, #0]
 80006d4:	4821      	ldr	r0, [pc, #132]	@ (800075c <RadioInit+0xb0>)
 80006d6:	4798      	blx	r3

    Radio.SetChannel(RF_FREQUENCY);
 80006d8:	4b26      	ldr	r3, [pc, #152]	@ (8000774 <RadioInit+0xc8>)
 80006da:	68db      	ldr	r3, [r3, #12]
 80006dc:	4826      	ldr	r0, [pc, #152]	@ (8000778 <RadioInit+0xcc>)
 80006de:	4798      	blx	r3

    Radio.SetTxConfig(MODEM_LORA,TX_OUTPUT_POWER,0,LORA_BANDWIDTH,LORA_SPREADING_FACTOR,LORA_CODINGRATE,
 80006e0:	4b24      	ldr	r3, [pc, #144]	@ (8000774 <RadioInit+0xc8>)
 80006e2:	69dc      	ldr	r4, [r3, #28]
 80006e4:	f242 7310 	movw	r3, #10000	@ 0x2710
 80006e8:	9308      	str	r3, [sp, #32]
 80006ea:	2300      	movs	r3, #0
 80006ec:	9307      	str	r3, [sp, #28]
 80006ee:	2300      	movs	r3, #0
 80006f0:	9306      	str	r3, [sp, #24]
 80006f2:	2300      	movs	r3, #0
 80006f4:	9305      	str	r3, [sp, #20]
 80006f6:	2301      	movs	r3, #1
 80006f8:	9304      	str	r3, [sp, #16]
 80006fa:	2300      	movs	r3, #0
 80006fc:	9303      	str	r3, [sp, #12]
 80006fe:	2308      	movs	r3, #8
 8000700:	9302      	str	r3, [sp, #8]
 8000702:	2301      	movs	r3, #1
 8000704:	9301      	str	r3, [sp, #4]
 8000706:	2307      	movs	r3, #7
 8000708:	9300      	str	r3, [sp, #0]
 800070a:	2300      	movs	r3, #0
 800070c:	2200      	movs	r2, #0
 800070e:	2116      	movs	r1, #22
 8000710:	2001      	movs	r0, #1
 8000712:	47a0      	blx	r4
    		LORA_PREAMBLE_LENGTH,LORA_FIX_LENGTH_PAYLOAD_ON,true,0,0,LORA_IQ_INVERSION_ON,TX_TIMOUT_VALUE);

    Radio.SetRxConfig(MODEM_LORA,LORA_BANDWIDTH,LORA_SPREADING_FACTOR,LORA_CODINGRATE,0,
 8000714:	4b17      	ldr	r3, [pc, #92]	@ (8000774 <RadioInit+0xc8>)
 8000716:	699c      	ldr	r4, [r3, #24]
 8000718:	2301      	movs	r3, #1
 800071a:	9309      	str	r3, [sp, #36]	@ 0x24
 800071c:	2300      	movs	r3, #0
 800071e:	9308      	str	r3, [sp, #32]
 8000720:	2300      	movs	r3, #0
 8000722:	9307      	str	r3, [sp, #28]
 8000724:	2300      	movs	r3, #0
 8000726:	9306      	str	r3, [sp, #24]
 8000728:	2301      	movs	r3, #1
 800072a:	9305      	str	r3, [sp, #20]
 800072c:	2300      	movs	r3, #0
 800072e:	9304      	str	r3, [sp, #16]
 8000730:	2300      	movs	r3, #0
 8000732:	9303      	str	r3, [sp, #12]
 8000734:	2305      	movs	r3, #5
 8000736:	9302      	str	r3, [sp, #8]
 8000738:	2308      	movs	r3, #8
 800073a:	9301      	str	r3, [sp, #4]
 800073c:	2300      	movs	r3, #0
 800073e:	9300      	str	r3, [sp, #0]
 8000740:	2301      	movs	r3, #1
 8000742:	2207      	movs	r2, #7
 8000744:	2100      	movs	r1, #0
 8000746:	2001      	movs	r0, #1
 8000748:	47a0      	blx	r4
    		LORA_PREAMBLE_LENGTH,LORA_SYMBOL_TIMEOUT,LORA_FIX_LENGTH_PAYLOAD_ON,0,true,0,0,LORA_IQ_INVERSION_ON,true);

    Radio.SetMaxPayloadLength(MODEM_LORA,MAX_APP_BUFFEE_SIZE);
 800074a:	4b0a      	ldr	r3, [pc, #40]	@ (8000774 <RadioInit+0xc8>)
 800074c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800074e:	21ff      	movs	r1, #255	@ 0xff
 8000750:	2001      	movs	r0, #1
 8000752:	4798      	blx	r3

}
 8000754:	bf00      	nop
 8000756:	3704      	adds	r7, #4
 8000758:	46bd      	mov	sp, r7
 800075a:	bd90      	pop	{r4, r7, pc}
 800075c:	20000050 	.word	0x20000050
 8000760:	080005ed 	.word	0x080005ed
 8000764:	08000605 	.word	0x08000605
 8000768:	08000665 	.word	0x08000665
 800076c:	0800067d 	.word	0x0800067d
 8000770:	08000695 	.word	0x08000695
 8000774:	0800b1ec 	.word	0x0800b1ec
 8000778:	3689cac0 	.word	0x3689cac0

0800077c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800077c:	b580      	push	{r7, lr}
 800077e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000780:	f001 f820 	bl	80017c4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000784:	f000 f816 	bl	80007b4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000788:	f7ff fed6 	bl	8000538 <MX_GPIO_Init>
//  MX_DMA_Init();
  MX_SubGHz_Phy_Init();
 800078c:	f009 fb07 	bl	8009d9e <MX_SubGHz_Phy_Init>
//  MX_RTC_Init();
  /* USER CODE BEGIN 2 */
  RadioInit();
 8000790:	f7ff ff8c 	bl	80006ac <RadioInit>

  Radio.Rx(30000);
 8000794:	4b05      	ldr	r3, [pc, #20]	@ (80007ac <main+0x30>)
 8000796:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000798:	f247 5030 	movw	r0, #30000	@ 0x7530
 800079c:	4798      	blx	r3

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  test++;
 800079e:	4b04      	ldr	r3, [pc, #16]	@ (80007b0 <main+0x34>)
 80007a0:	781b      	ldrb	r3, [r3, #0]
 80007a2:	3301      	adds	r3, #1
 80007a4:	b2da      	uxtb	r2, r3
 80007a6:	4b02      	ldr	r3, [pc, #8]	@ (80007b0 <main+0x34>)
 80007a8:	701a      	strb	r2, [r3, #0]
 80007aa:	e7f8      	b.n	800079e <main+0x22>
 80007ac:	0800b1ec 	.word	0x0800b1ec
 80007b0:	20000030 	.word	0x20000030

080007b4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80007b4:	b580      	push	{r7, lr}
 80007b6:	b09a      	sub	sp, #104	@ 0x68
 80007b8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80007ba:	f107 0320 	add.w	r3, r7, #32
 80007be:	2248      	movs	r2, #72	@ 0x48
 80007c0:	2100      	movs	r1, #0
 80007c2:	4618      	mov	r0, r3
 80007c4:	f00a fbd0 	bl	800af68 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80007c8:	f107 0308 	add.w	r3, r7, #8
 80007cc:	2200      	movs	r2, #0
 80007ce:	601a      	str	r2, [r3, #0]
 80007d0:	605a      	str	r2, [r3, #4]
 80007d2:	609a      	str	r2, [r3, #8]
 80007d4:	60da      	str	r2, [r3, #12]
 80007d6:	611a      	str	r2, [r3, #16]
 80007d8:	615a      	str	r2, [r3, #20]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80007da:	f001 fea7 	bl	800252c <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 80007de:	2000      	movs	r0, #0
 80007e0:	f7ff feee 	bl	80005c0 <LL_RCC_LSE_SetDriveCapability>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80007e4:	4b1f      	ldr	r3, [pc, #124]	@ (8000864 <SystemClock_Config+0xb0>)
 80007e6:	681b      	ldr	r3, [r3, #0]
 80007e8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80007ec:	4a1d      	ldr	r2, [pc, #116]	@ (8000864 <SystemClock_Config+0xb0>)
 80007ee:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80007f2:	6013      	str	r3, [r2, #0]
 80007f4:	4b1b      	ldr	r3, [pc, #108]	@ (8000864 <SystemClock_Config+0xb0>)
 80007f6:	681b      	ldr	r3, [r3, #0]
 80007f8:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80007fc:	607b      	str	r3, [r7, #4]
 80007fe:	687b      	ldr	r3, [r7, #4]

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8000800:	2324      	movs	r3, #36	@ 0x24
 8000802:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8000804:	2381      	movs	r3, #129	@ 0x81
 8000806:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000808:	2301      	movs	r3, #1
 800080a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 800080c:	2300      	movs	r3, #0
 800080e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_11;
 8000810:	23b0      	movs	r3, #176	@ 0xb0
 8000812:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000814:	2300      	movs	r3, #0
 8000816:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000818:	f107 0320 	add.w	r3, r7, #32
 800081c:	4618      	mov	r0, r3
 800081e:	f002 f92f 	bl	8002a80 <HAL_RCC_OscConfig>
 8000822:	4603      	mov	r3, r0
 8000824:	2b00      	cmp	r3, #0
 8000826:	d001      	beq.n	800082c <SystemClock_Config+0x78>
  {
    Error_Handler();
 8000828:	f000 f81e 	bl	8000868 <Error_Handler>
  }

  /** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK3|RCC_CLOCKTYPE_HCLK
 800082c:	234f      	movs	r3, #79	@ 0x4f
 800082e:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_SYSCLK|RCC_CLOCKTYPE_PCLK1
                              |RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8000830:	2300      	movs	r3, #0
 8000832:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000834:	2300      	movs	r3, #0
 8000836:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000838:	2300      	movs	r3, #0
 800083a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800083c:	2300      	movs	r3, #0
 800083e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLK3Divider = RCC_SYSCLK_DIV1;
 8000840:	2300      	movs	r3, #0
 8000842:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000844:	f107 0308 	add.w	r3, r7, #8
 8000848:	2102      	movs	r1, #2
 800084a:	4618      	mov	r0, r3
 800084c:	f002 fc9a 	bl	8003184 <HAL_RCC_ClockConfig>
 8000850:	4603      	mov	r3, r0
 8000852:	2b00      	cmp	r3, #0
 8000854:	d001      	beq.n	800085a <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8000856:	f000 f807 	bl	8000868 <Error_Handler>
  }
}
 800085a:	bf00      	nop
 800085c:	3768      	adds	r7, #104	@ 0x68
 800085e:	46bd      	mov	sp, r7
 8000860:	bd80      	pop	{r7, pc}
 8000862:	bf00      	nop
 8000864:	58000400 	.word	0x58000400

08000868 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000868:	b480      	push	{r7}
 800086a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800086c:	b672      	cpsid	i
}
 800086e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000870:	bf00      	nop
 8000872:	e7fd      	b.n	8000870 <Error_Handler+0x8>

08000874 <LL_RCC_EnableRTC>:
  * @brief  Enable RTC
  * @rmtoll BDCR         RTCEN         LL_RCC_EnableRTC
  * @retval None
  */
__STATIC_INLINE void LL_RCC_EnableRTC(void)
{
 8000874:	b480      	push	{r7}
 8000876:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
 8000878:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800087c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8000880:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8000884:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000888:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 800088c:	bf00      	nop
 800088e:	46bd      	mov	sp, r7
 8000890:	bc80      	pop	{r7}
 8000892:	4770      	bx	lr

08000894 <LL_APB1_GRP1_EnableClock>:
  *         @arg @ref LL_APB1_GRP1_PERIPH_DAC
  *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8000894:	b480      	push	{r7}
 8000896:	b085      	sub	sp, #20
 8000898:	af00      	add	r7, sp, #0
 800089a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR1, Periphs);
 800089c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80008a0:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80008a2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80008a6:	687b      	ldr	r3, [r7, #4]
 80008a8:	4313      	orrs	r3, r2
 80008aa:	658b      	str	r3, [r1, #88]	@ 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 80008ac:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80008b0:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80008b2:	687b      	ldr	r3, [r7, #4]
 80008b4:	4013      	ands	r3, r2
 80008b6:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80008b8:	68fb      	ldr	r3, [r7, #12]
}
 80008ba:	bf00      	nop
 80008bc:	3714      	adds	r7, #20
 80008be:	46bd      	mov	sp, r7
 80008c0:	bc80      	pop	{r7}
 80008c2:	4770      	bx	lr

080008c4 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 80008c4:	b580      	push	{r7, lr}
 80008c6:	b08c      	sub	sp, #48	@ 0x30
 80008c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_AlarmTypeDef sAlarm = {0};
 80008ca:	1d3b      	adds	r3, r7, #4
 80008cc:	222c      	movs	r2, #44	@ 0x2c
 80008ce:	2100      	movs	r1, #0
 80008d0:	4618      	mov	r0, r3
 80008d2:	f00a fb49 	bl	800af68 <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80008d6:	4b22      	ldr	r3, [pc, #136]	@ (8000960 <MX_RTC_Init+0x9c>)
 80008d8:	4a22      	ldr	r2, [pc, #136]	@ (8000964 <MX_RTC_Init+0xa0>)
 80008da:	601a      	str	r2, [r3, #0]
  hrtc.Init.AsynchPrediv = RTC_PREDIV_A;
 80008dc:	4b20      	ldr	r3, [pc, #128]	@ (8000960 <MX_RTC_Init+0x9c>)
 80008de:	221f      	movs	r2, #31
 80008e0:	609a      	str	r2, [r3, #8]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80008e2:	4b1f      	ldr	r3, [pc, #124]	@ (8000960 <MX_RTC_Init+0x9c>)
 80008e4:	2200      	movs	r2, #0
 80008e6:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 80008e8:	4b1d      	ldr	r3, [pc, #116]	@ (8000960 <MX_RTC_Init+0x9c>)
 80008ea:	2200      	movs	r2, #0
 80008ec:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80008ee:	4b1c      	ldr	r3, [pc, #112]	@ (8000960 <MX_RTC_Init+0x9c>)
 80008f0:	2200      	movs	r2, #0
 80008f2:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80008f4:	4b1a      	ldr	r3, [pc, #104]	@ (8000960 <MX_RTC_Init+0x9c>)
 80008f6:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80008fa:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 80008fc:	4b18      	ldr	r3, [pc, #96]	@ (8000960 <MX_RTC_Init+0x9c>)
 80008fe:	2200      	movs	r2, #0
 8000900:	621a      	str	r2, [r3, #32]
  hrtc.Init.BinMode = RTC_BINARY_ONLY;
 8000902:	4b17      	ldr	r3, [pc, #92]	@ (8000960 <MX_RTC_Init+0x9c>)
 8000904:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000908:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800090a:	4815      	ldr	r0, [pc, #84]	@ (8000960 <MX_RTC_Init+0x9c>)
 800090c:	f003 f8f6 	bl	8003afc <HAL_RTC_Init>
 8000910:	4603      	mov	r3, r0
 8000912:	2b00      	cmp	r3, #0
 8000914:	d001      	beq.n	800091a <MX_RTC_Init+0x56>
  {
    Error_Handler();
 8000916:	f7ff ffa7 	bl	8000868 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  if (HAL_RTCEx_SetSSRU_IT(&hrtc) != HAL_OK)
 800091a:	4811      	ldr	r0, [pc, #68]	@ (8000960 <MX_RTC_Init+0x9c>)
 800091c:	f003 fbec 	bl	80040f8 <HAL_RTCEx_SetSSRU_IT>
 8000920:	4603      	mov	r3, r0
 8000922:	2b00      	cmp	r3, #0
 8000924:	d001      	beq.n	800092a <MX_RTC_Init+0x66>
  {
    Error_Handler();
 8000926:	f7ff ff9f 	bl	8000868 <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.BinaryAutoClr = RTC_ALARMSUBSECONDBIN_AUTOCLR_NO;
 800092a:	2300      	movs	r3, #0
 800092c:	623b      	str	r3, [r7, #32]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 800092e:	2300      	movs	r3, #0
 8000930:	60bb      	str	r3, [r7, #8]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8000932:	2300      	movs	r3, #0
 8000934:	61bb      	str	r3, [r7, #24]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDBINMASK_NONE;
 8000936:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 800093a:	61fb      	str	r3, [r7, #28]
  sAlarm.Alarm = RTC_ALARM_A;
 800093c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000940:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, 0) != HAL_OK)
 8000942:	1d3b      	adds	r3, r7, #4
 8000944:	2200      	movs	r2, #0
 8000946:	4619      	mov	r1, r3
 8000948:	4805      	ldr	r0, [pc, #20]	@ (8000960 <MX_RTC_Init+0x9c>)
 800094a:	f003 f959 	bl	8003c00 <HAL_RTC_SetAlarm_IT>
 800094e:	4603      	mov	r3, r0
 8000950:	2b00      	cmp	r3, #0
 8000952:	d001      	beq.n	8000958 <MX_RTC_Init+0x94>
  {
    Error_Handler();
 8000954:	f7ff ff88 	bl	8000868 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8000958:	bf00      	nop
 800095a:	3730      	adds	r7, #48	@ 0x30
 800095c:	46bd      	mov	sp, r7
 800095e:	bd80      	pop	{r7, pc}
 8000960:	2000006c 	.word	0x2000006c
 8000964:	40002800 	.word	0x40002800

08000968 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8000968:	b580      	push	{r7, lr}
 800096a:	b090      	sub	sp, #64	@ 0x40
 800096c:	af00      	add	r7, sp, #0
 800096e:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000970:	f107 0308 	add.w	r3, r7, #8
 8000974:	2238      	movs	r2, #56	@ 0x38
 8000976:	2100      	movs	r1, #0
 8000978:	4618      	mov	r0, r3
 800097a:	f00a faf5 	bl	800af68 <memset>
  if(rtcHandle->Instance==RTC)
 800097e:	687b      	ldr	r3, [r7, #4]
 8000980:	681b      	ldr	r3, [r3, #0]
 8000982:	4a16      	ldr	r2, [pc, #88]	@ (80009dc <HAL_RTC_MspInit+0x74>)
 8000984:	4293      	cmp	r3, r2
 8000986:	d125      	bne.n	80009d4 <HAL_RTC_MspInit+0x6c>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8000988:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800098c:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 800098e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000992:	63fb      	str	r3, [r7, #60]	@ 0x3c

    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000994:	f107 0308 	add.w	r3, r7, #8
 8000998:	4618      	mov	r0, r3
 800099a:	f002 ff95 	bl	80038c8 <HAL_RCCEx_PeriphCLKConfig>
 800099e:	4603      	mov	r3, r0
 80009a0:	2b00      	cmp	r3, #0
 80009a2:	d001      	beq.n	80009a8 <HAL_RTC_MspInit+0x40>
    {
      Error_Handler();
 80009a4:	f7ff ff60 	bl	8000868 <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 80009a8:	f7ff ff64 	bl	8000874 <LL_RCC_EnableRTC>
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 80009ac:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 80009b0:	f7ff ff70 	bl	8000894 <LL_APB1_GRP1_EnableClock>

    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(TAMP_STAMP_LSECSS_SSRU_IRQn, 0, 0);
 80009b4:	2200      	movs	r2, #0
 80009b6:	2100      	movs	r1, #0
 80009b8:	2002      	movs	r0, #2
 80009ba:	f001 f80e 	bl	80019da <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TAMP_STAMP_LSECSS_SSRU_IRQn);
 80009be:	2002      	movs	r0, #2
 80009c0:	f001 f825 	bl	8001a0e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 0, 0);
 80009c4:	2200      	movs	r2, #0
 80009c6:	2100      	movs	r1, #0
 80009c8:	202a      	movs	r0, #42	@ 0x2a
 80009ca:	f001 f806 	bl	80019da <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 80009ce:	202a      	movs	r0, #42	@ 0x2a
 80009d0:	f001 f81d 	bl	8001a0e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 80009d4:	bf00      	nop
 80009d6:	3740      	adds	r7, #64	@ 0x40
 80009d8:	46bd      	mov	sp, r7
 80009da:	bd80      	pop	{r7, pc}
 80009dc:	40002800 	.word	0x40002800

080009e0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80009e0:	b480      	push	{r7}
 80009e2:	af00      	add	r7, sp, #0
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80009e4:	bf00      	nop
 80009e6:	46bd      	mov	sp, r7
 80009e8:	bc80      	pop	{r7}
 80009ea:	4770      	bx	lr

080009ec <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80009ec:	b480      	push	{r7}
 80009ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80009f0:	bf00      	nop
 80009f2:	e7fd      	b.n	80009f0 <NMI_Handler+0x4>

080009f4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80009f4:	b480      	push	{r7}
 80009f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80009f8:	bf00      	nop
 80009fa:	e7fd      	b.n	80009f8 <HardFault_Handler+0x4>

080009fc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80009fc:	b480      	push	{r7}
 80009fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000a00:	bf00      	nop
 8000a02:	e7fd      	b.n	8000a00 <MemManage_Handler+0x4>

08000a04 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000a04:	b480      	push	{r7}
 8000a06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000a08:	bf00      	nop
 8000a0a:	e7fd      	b.n	8000a08 <BusFault_Handler+0x4>

08000a0c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000a0c:	b480      	push	{r7}
 8000a0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000a10:	bf00      	nop
 8000a12:	e7fd      	b.n	8000a10 <UsageFault_Handler+0x4>

08000a14 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000a14:	b480      	push	{r7}
 8000a16:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000a18:	bf00      	nop
 8000a1a:	46bd      	mov	sp, r7
 8000a1c:	bc80      	pop	{r7}
 8000a1e:	4770      	bx	lr

08000a20 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000a20:	b480      	push	{r7}
 8000a22:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000a24:	bf00      	nop
 8000a26:	46bd      	mov	sp, r7
 8000a28:	bc80      	pop	{r7}
 8000a2a:	4770      	bx	lr

08000a2c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000a2c:	b480      	push	{r7}
 8000a2e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000a30:	bf00      	nop
 8000a32:	46bd      	mov	sp, r7
 8000a34:	bc80      	pop	{r7}
 8000a36:	4770      	bx	lr

08000a38 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000a38:	b480      	push	{r7}
 8000a3a:	af00      	add	r7, sp, #0

  /* USER CODE END SysTick_IRQn 0 */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000a3c:	bf00      	nop
 8000a3e:	46bd      	mov	sp, r7
 8000a40:	bc80      	pop	{r7}
 8000a42:	4770      	bx	lr

08000a44 <TAMP_STAMP_LSECSS_SSRU_IRQHandler>:

/**
  * @brief This function handles RTC Tamper, RTC TimeStamp, LSECSS and RTC SSRU Interrupts.
  */
void TAMP_STAMP_LSECSS_SSRU_IRQHandler(void)
{
 8000a44:	b580      	push	{r7, lr}
 8000a46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TAMP_STAMP_LSECSS_SSRU_IRQn 0 */

  /* USER CODE END TAMP_STAMP_LSECSS_SSRU_IRQn 0 */
  HAL_RTCEx_SSRUIRQHandler(&hrtc);
 8000a48:	4802      	ldr	r0, [pc, #8]	@ (8000a54 <TAMP_STAMP_LSECSS_SSRU_IRQHandler+0x10>)
 8000a4a:	f003 fb91 	bl	8004170 <HAL_RTCEx_SSRUIRQHandler>
  /* USER CODE BEGIN TAMP_STAMP_LSECSS_SSRU_IRQn 1 */

  /* USER CODE END TAMP_STAMP_LSECSS_SSRU_IRQn 1 */
}
 8000a4e:	bf00      	nop
 8000a50:	bd80      	pop	{r7, pc}
 8000a52:	bf00      	nop
 8000a54:	2000006c 	.word	0x2000006c

08000a58 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 Channel 5 Interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8000a58:	b580      	push	{r7, lr}
 8000a5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8000a5c:	4802      	ldr	r0, [pc, #8]	@ (8000a68 <DMA1_Channel5_IRQHandler+0x10>)
 8000a5e:	f001 f9af 	bl	8001dc0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 8000a62:	bf00      	nop
 8000a64:	bd80      	pop	{r7, pc}
 8000a66:	bf00      	nop
 8000a68:	2000014c 	.word	0x2000014c

08000a6c <RTC_Alarm_IRQHandler>:

/**
  * @brief This function handles RTC Alarms (A and B) Interrupt.
  */
void RTC_Alarm_IRQHandler(void)
{
 8000a6c:	b580      	push	{r7, lr}
 8000a6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Alarm_IRQn 0 */

  /* USER CODE END RTC_Alarm_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8000a70:	4802      	ldr	r0, [pc, #8]	@ (8000a7c <RTC_Alarm_IRQHandler+0x10>)
 8000a72:	f003 fa2d 	bl	8003ed0 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_Alarm_IRQn 1 */

  /* USER CODE END RTC_Alarm_IRQn 1 */
}
 8000a76:	bf00      	nop
 8000a78:	bd80      	pop	{r7, pc}
 8000a7a:	bf00      	nop
 8000a7c:	2000006c 	.word	0x2000006c

08000a80 <SUBGHZ_Radio_IRQHandler>:

/**
  * @brief This function handles SUBGHZ Radio Interrupt.
  */
void SUBGHZ_Radio_IRQHandler(void)
{
 8000a80:	b580      	push	{r7, lr}
 8000a82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SUBGHZ_Radio_IRQn 0 */

  /* USER CODE END SUBGHZ_Radio_IRQn 0 */
  HAL_SUBGHZ_IRQHandler(&hsubghz);
 8000a84:	4802      	ldr	r0, [pc, #8]	@ (8000a90 <SUBGHZ_Radio_IRQHandler+0x10>)
 8000a86:	f003 fee1 	bl	800484c <HAL_SUBGHZ_IRQHandler>
  /* USER CODE BEGIN SUBGHZ_Radio_IRQn 1 */

  /* USER CODE END SUBGHZ_Radio_IRQn 1 */
}
 8000a8a:	bf00      	nop
 8000a8c:	bd80      	pop	{r7, pc}
 8000a8e:	bf00      	nop
 8000a90:	200000a4 	.word	0x200000a4

08000a94 <LL_APB3_GRP1_EnableClock>:
  * @param  Periphs This parameter can be a combination of the following values:
  *         @arg @ref LL_APB3_GRP1_PERIPH_SUBGHZSPI
  * @retval None
  */
__STATIC_INLINE void LL_APB3_GRP1_EnableClock(uint32_t Periphs)
{
 8000a94:	b480      	push	{r7}
 8000a96:	b085      	sub	sp, #20
 8000a98:	af00      	add	r7, sp, #0
 8000a9a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB3ENR, Periphs);
 8000a9c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000aa0:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8000aa2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000aa6:	687b      	ldr	r3, [r7, #4]
 8000aa8:	4313      	orrs	r3, r2
 8000aaa:	664b      	str	r3, [r1, #100]	@ 0x64
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB3ENR, Periphs);
 8000aac:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000ab0:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8000ab2:	687b      	ldr	r3, [r7, #4]
 8000ab4:	4013      	ands	r3, r2
 8000ab6:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000ab8:	68fb      	ldr	r3, [r7, #12]
}
 8000aba:	bf00      	nop
 8000abc:	3714      	adds	r7, #20
 8000abe:	46bd      	mov	sp, r7
 8000ac0:	bc80      	pop	{r7}
 8000ac2:	4770      	bx	lr

08000ac4 <MX_SUBGHZ_Init>:

SUBGHZ_HandleTypeDef hsubghz;

/* SUBGHZ init function */
void MX_SUBGHZ_Init(void)
{
 8000ac4:	b580      	push	{r7, lr}
 8000ac6:	af00      	add	r7, sp, #0
  /* USER CODE END SUBGHZ_Init 0 */

  /* USER CODE BEGIN SUBGHZ_Init 1 */

  /* USER CODE END SUBGHZ_Init 1 */
  hsubghz.Init.BaudratePrescaler = SUBGHZSPI_BAUDRATEPRESCALER_4;
 8000ac8:	4b06      	ldr	r3, [pc, #24]	@ (8000ae4 <MX_SUBGHZ_Init+0x20>)
 8000aca:	2208      	movs	r2, #8
 8000acc:	601a      	str	r2, [r3, #0]
  if (HAL_SUBGHZ_Init(&hsubghz) != HAL_OK)
 8000ace:	4805      	ldr	r0, [pc, #20]	@ (8000ae4 <MX_SUBGHZ_Init+0x20>)
 8000ad0:	f003 fc3a 	bl	8004348 <HAL_SUBGHZ_Init>
 8000ad4:	4603      	mov	r3, r0
 8000ad6:	2b00      	cmp	r3, #0
 8000ad8:	d001      	beq.n	8000ade <MX_SUBGHZ_Init+0x1a>
  {
    Error_Handler();
 8000ada:	f7ff fec5 	bl	8000868 <Error_Handler>
  }
  /* USER CODE BEGIN SUBGHZ_Init 2 */

  /* USER CODE END SUBGHZ_Init 2 */

}
 8000ade:	bf00      	nop
 8000ae0:	bd80      	pop	{r7, pc}
 8000ae2:	bf00      	nop
 8000ae4:	200000a4 	.word	0x200000a4

08000ae8 <HAL_SUBGHZ_MspInit>:

void HAL_SUBGHZ_MspInit(SUBGHZ_HandleTypeDef* subghzHandle)
{
 8000ae8:	b580      	push	{r7, lr}
 8000aea:	b082      	sub	sp, #8
 8000aec:	af00      	add	r7, sp, #0
 8000aee:	6078      	str	r0, [r7, #4]

  /* USER CODE BEGIN SUBGHZ_MspInit 0 */

  /* USER CODE END SUBGHZ_MspInit 0 */
    /* SUBGHZ clock enable */
    __HAL_RCC_SUBGHZSPI_CLK_ENABLE();
 8000af0:	2001      	movs	r0, #1
 8000af2:	f7ff ffcf 	bl	8000a94 <LL_APB3_GRP1_EnableClock>

    /* SUBGHZ interrupt Init */
    HAL_NVIC_SetPriority(SUBGHZ_Radio_IRQn, 0, 0);
 8000af6:	2200      	movs	r2, #0
 8000af8:	2100      	movs	r1, #0
 8000afa:	2032      	movs	r0, #50	@ 0x32
 8000afc:	f000 ff6d 	bl	80019da <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SUBGHZ_Radio_IRQn);
 8000b00:	2032      	movs	r0, #50	@ 0x32
 8000b02:	f000 ff84 	bl	8001a0e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SUBGHZ_MspInit 1 */

  /* USER CODE END SUBGHZ_MspInit 1 */
}
 8000b06:	bf00      	nop
 8000b08:	3708      	adds	r7, #8
 8000b0a:	46bd      	mov	sp, r7
 8000b0c:	bd80      	pop	{r7, pc}

08000b0e <LL_RCC_SetClkAfterWakeFromStop>:
{
 8000b0e:	b480      	push	{r7}
 8000b10:	b083      	sub	sp, #12
 8000b12:	af00      	add	r7, sp, #0
 8000b14:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_STOPWUCK, Clock);
 8000b16:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000b1a:	689b      	ldr	r3, [r3, #8]
 8000b1c:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 8000b20:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000b24:	687b      	ldr	r3, [r7, #4]
 8000b26:	4313      	orrs	r3, r2
 8000b28:	608b      	str	r3, [r1, #8]
}
 8000b2a:	bf00      	nop
 8000b2c:	370c      	adds	r7, #12
 8000b2e:	46bd      	mov	sp, r7
 8000b30:	bc80      	pop	{r7}
 8000b32:	4770      	bx	lr

08000b34 <SystemApp_Init>:

/* USER CODE END PFP */

/* Exported functions ---------------------------------------------------------*/
void SystemApp_Init(void)
{
 8000b34:	b580      	push	{r7, lr}
 8000b36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SystemApp_Init_1 */

  /* USER CODE END SystemApp_Init_1 */

  /* Ensure that MSI is wake-up system clock */
  __HAL_RCC_WAKEUPSTOP_CLK_CONFIG(RCC_STOP_WAKEUPCLOCK_MSI);
 8000b38:	2000      	movs	r0, #0
 8000b3a:	f7ff ffe8 	bl	8000b0e <LL_RCC_SetClkAfterWakeFromStop>

  /*Initialize timer and RTC*/
  UTIL_TIMER_Init();
 8000b3e:	f009 fcef 	bl	800a520 <UTIL_TIMER_Init>
  SYS_TimerInitialisedFlag = 1;
 8000b42:	4b0a      	ldr	r3, [pc, #40]	@ (8000b6c <SystemApp_Init+0x38>)
 8000b44:	2201      	movs	r2, #1
 8000b46:	701a      	strb	r2, [r3, #0]
  /* Initializes the SW probes pins and the monitor RF pins via Alternate Function */
  DBG_Init();
 8000b48:	f000 f898 	bl	8000c7c <DBG_Init>

  /*Initialize the terminal */
  UTIL_ADV_TRACE_Init();
 8000b4c:	f009 ff78 	bl	800aa40 <UTIL_ADV_TRACE_Init>
  UTIL_ADV_TRACE_RegisterTimeStampFunction(TimestampNow);
 8000b50:	4807      	ldr	r0, [pc, #28]	@ (8000b70 <SystemApp_Init+0x3c>)
 8000b52:	f00a f811 	bl	800ab78 <UTIL_ADV_TRACE_RegisterTimeStampFunction>

  /*Set verbose LEVEL*/
  UTIL_ADV_TRACE_SetVerboseLevel(VERBOSE_LEVEL);
 8000b56:	2002      	movs	r0, #2
 8000b58:	f00a f81c 	bl	800ab94 <UTIL_ADV_TRACE_SetVerboseLevel>

  /*Init low power manager*/
  UTIL_LPM_Init();
 8000b5c:	f009 f95e 	bl	8009e1c <UTIL_LPM_Init>
  /* Disable Stand-by mode */
  UTIL_LPM_SetOffMode((1 << CFG_LPM_APPLI_Id), UTIL_LPM_DISABLE);
 8000b60:	2101      	movs	r1, #1
 8000b62:	2001      	movs	r0, #1
 8000b64:	f009 f99a 	bl	8009e9c <UTIL_LPM_SetOffMode>
#endif /* LOW_POWER_DISABLE */

  /* USER CODE BEGIN SystemApp_Init_2 */

  /* USER CODE END SystemApp_Init_2 */
}
 8000b68:	bf00      	nop
 8000b6a:	bd80      	pop	{r7, pc}
 8000b6c:	200000b0 	.word	0x200000b0
 8000b70:	08000b75 	.word	0x08000b75

08000b74 <TimestampNow>:
/* USER CODE END EF */

/* Private functions ---------------------------------------------------------*/

static void TimestampNow(uint8_t *buff, uint16_t *size)
{
 8000b74:	b580      	push	{r7, lr}
 8000b76:	b086      	sub	sp, #24
 8000b78:	af02      	add	r7, sp, #8
 8000b7a:	6078      	str	r0, [r7, #4]
 8000b7c:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN TimestampNow_1 */

  /* USER CODE END TimestampNow_1 */
  SysTime_t curtime = SysTimeGet();
 8000b7e:	f107 0308 	add.w	r3, r7, #8
 8000b82:	4618      	mov	r0, r3
 8000b84:	f009 fa2e 	bl	8009fe4 <SysTimeGet>
  tiny_snprintf_like((char *)buff, MAX_TS_SIZE, "%ds%03d:", curtime.Seconds, curtime.SubSeconds);
 8000b88:	68bb      	ldr	r3, [r7, #8]
 8000b8a:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8000b8e:	9200      	str	r2, [sp, #0]
 8000b90:	4a07      	ldr	r2, [pc, #28]	@ (8000bb0 <TimestampNow+0x3c>)
 8000b92:	2110      	movs	r1, #16
 8000b94:	6878      	ldr	r0, [r7, #4]
 8000b96:	f000 f81d 	bl	8000bd4 <tiny_snprintf_like>
  *size = strlen((char *)buff);
 8000b9a:	6878      	ldr	r0, [r7, #4]
 8000b9c:	f7ff faec 	bl	8000178 <strlen>
 8000ba0:	4603      	mov	r3, r0
 8000ba2:	b29a      	uxth	r2, r3
 8000ba4:	683b      	ldr	r3, [r7, #0]
 8000ba6:	801a      	strh	r2, [r3, #0]
  /* USER CODE BEGIN TimestampNow_2 */

  /* USER CODE END TimestampNow_2 */
}
 8000ba8:	bf00      	nop
 8000baa:	3710      	adds	r7, #16
 8000bac:	46bd      	mov	sp, r7
 8000bae:	bd80      	pop	{r7, pc}
 8000bb0:	0800afd8 	.word	0x0800afd8

08000bb4 <UTIL_ADV_TRACE_PreSendHook>:

/* Disable StopMode when traces need to be printed */
void UTIL_ADV_TRACE_PreSendHook(void)
{
 8000bb4:	b580      	push	{r7, lr}
 8000bb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UTIL_ADV_TRACE_PreSendHook_1 */

  /* USER CODE END UTIL_ADV_TRACE_PreSendHook_1 */
  UTIL_LPM_SetStopMode((1 << CFG_LPM_UART_TX_Id), UTIL_LPM_DISABLE);
 8000bb8:	2101      	movs	r1, #1
 8000bba:	2002      	movs	r0, #2
 8000bbc:	f009 f93e 	bl	8009e3c <UTIL_LPM_SetStopMode>
  /* USER CODE BEGIN UTIL_ADV_TRACE_PreSendHook_2 */

  /* USER CODE END UTIL_ADV_TRACE_PreSendHook_2 */
}
 8000bc0:	bf00      	nop
 8000bc2:	bd80      	pop	{r7, pc}

08000bc4 <UTIL_ADV_TRACE_PostSendHook>:
/* Re-enable StopMode when traces have been printed */
void UTIL_ADV_TRACE_PostSendHook(void)
{
 8000bc4:	b580      	push	{r7, lr}
 8000bc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UTIL_LPM_SetStopMode_1 */

  /* USER CODE END UTIL_LPM_SetStopMode_1 */
  UTIL_LPM_SetStopMode((1 << CFG_LPM_UART_TX_Id), UTIL_LPM_ENABLE);
 8000bc8:	2100      	movs	r1, #0
 8000bca:	2002      	movs	r0, #2
 8000bcc:	f009 f936 	bl	8009e3c <UTIL_LPM_SetStopMode>
  /* USER CODE BEGIN UTIL_LPM_SetStopMode_2 */

  /* USER CODE END UTIL_LPM_SetStopMode_2 */
}
 8000bd0:	bf00      	nop
 8000bd2:	bd80      	pop	{r7, pc}

08000bd4 <tiny_snprintf_like>:

static void tiny_snprintf_like(char *buf, uint32_t maxsize, const char *strFormat, ...)
{
 8000bd4:	b40c      	push	{r2, r3}
 8000bd6:	b580      	push	{r7, lr}
 8000bd8:	b084      	sub	sp, #16
 8000bda:	af00      	add	r7, sp, #0
 8000bdc:	6078      	str	r0, [r7, #4]
 8000bde:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN tiny_snprintf_like_1 */

  /* USER CODE END tiny_snprintf_like_1 */
  va_list vaArgs;
  va_start(vaArgs, strFormat);
 8000be0:	f107 031c 	add.w	r3, r7, #28
 8000be4:	60fb      	str	r3, [r7, #12]
  UTIL_ADV_TRACE_VSNPRINTF(buf, maxsize, strFormat, vaArgs);
 8000be6:	6839      	ldr	r1, [r7, #0]
 8000be8:	68fb      	ldr	r3, [r7, #12]
 8000bea:	69ba      	ldr	r2, [r7, #24]
 8000bec:	6878      	ldr	r0, [r7, #4]
 8000bee:	f009 fb45 	bl	800a27c <tiny_vsnprintf_like>
  va_end(vaArgs);
  /* USER CODE BEGIN tiny_snprintf_like_2 */

  /* USER CODE END tiny_snprintf_like_2 */
}
 8000bf2:	bf00      	nop
 8000bf4:	3710      	adds	r7, #16
 8000bf6:	46bd      	mov	sp, r7
 8000bf8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000bfc:	b002      	add	sp, #8
 8000bfe:	4770      	bx	lr

08000c00 <HAL_InitTick>:

/**
  * @note This function overwrites the __weak one from HAL
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c00:	b480      	push	{r7}
 8000c02:	b083      	sub	sp, #12
 8000c04:	af00      	add	r7, sp, #0
 8000c06:	6078      	str	r0, [r7, #4]
  /*Don't enable SysTick if TIMER_IF is based on other counters (e.g. RTC) */
  /* USER CODE BEGIN HAL_InitTick_1 */

  /* USER CODE END HAL_InitTick_1 */
  return HAL_OK;
 8000c08:	2300      	movs	r3, #0
  /* USER CODE BEGIN HAL_InitTick_2 */

  /* USER CODE END HAL_InitTick_2 */
}
 8000c0a:	4618      	mov	r0, r3
 8000c0c:	370c      	adds	r7, #12
 8000c0e:	46bd      	mov	sp, r7
 8000c10:	bc80      	pop	{r7}
 8000c12:	4770      	bx	lr

08000c14 <HAL_GetTick>:

/**
  * @note This function overwrites the __weak one from HAL
  */
uint32_t HAL_GetTick(void)
{
 8000c14:	b580      	push	{r7, lr}
 8000c16:	b082      	sub	sp, #8
 8000c18:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 8000c1a:	2300      	movs	r3, #0
 8000c1c:	607b      	str	r3, [r7, #4]
  /* TIMER_IF can be based on other counter the SysTick e.g. RTC */
  /* USER CODE BEGIN HAL_GetTick_1 */

  /* USER CODE END HAL_GetTick_1 */
  if (SYS_TimerInitialisedFlag == 0)
 8000c1e:	4b06      	ldr	r3, [pc, #24]	@ (8000c38 <HAL_GetTick+0x24>)
 8000c20:	781b      	ldrb	r3, [r3, #0]
 8000c22:	2b00      	cmp	r3, #0
 8000c24:	d002      	beq.n	8000c2c <HAL_GetTick+0x18>

    /* USER CODE END HAL_GetTick_EarlyCall */
  }
  else
  {
    ret = TIMER_IF_GetTimerValue();
 8000c26:	f000 f8f9 	bl	8000e1c <TIMER_IF_GetTimerValue>
 8000c2a:	6078      	str	r0, [r7, #4]
  }
  /* USER CODE BEGIN HAL_GetTick_2 */

  /* USER CODE END HAL_GetTick_2 */
  return ret;
 8000c2c:	687b      	ldr	r3, [r7, #4]
}
 8000c2e:	4618      	mov	r0, r3
 8000c30:	3708      	adds	r7, #8
 8000c32:	46bd      	mov	sp, r7
 8000c34:	bd80      	pop	{r7, pc}
 8000c36:	bf00      	nop
 8000c38:	200000b0 	.word	0x200000b0

08000c3c <HAL_Delay>:

/**
  * @note This function overwrites the __weak one from HAL
  */
void HAL_Delay(__IO uint32_t Delay)
{
 8000c3c:	b580      	push	{r7, lr}
 8000c3e:	b082      	sub	sp, #8
 8000c40:	af00      	add	r7, sp, #0
 8000c42:	6078      	str	r0, [r7, #4]
  /* TIMER_IF can be based on other counter the SysTick e.g. RTC */
  /* USER CODE BEGIN HAL_Delay_1 */

  /* USER CODE END HAL_Delay_1 */
  TIMER_IF_DelayMs(Delay);
 8000c44:	687b      	ldr	r3, [r7, #4]
 8000c46:	4618      	mov	r0, r3
 8000c48:	f000 f96f 	bl	8000f2a <TIMER_IF_DelayMs>
  /* USER CODE BEGIN HAL_Delay_2 */

  /* USER CODE END HAL_Delay_2 */
}
 8000c4c:	bf00      	nop
 8000c4e:	3708      	adds	r7, #8
 8000c50:	46bd      	mov	sp, r7
 8000c52:	bd80      	pop	{r7, pc}

08000c54 <LL_EXTI_EnableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_32_63(uint32_t ExtiLine)
{
 8000c54:	b480      	push	{r7}
 8000c56:	b083      	sub	sp, #12
 8000c58:	af00      	add	r7, sp, #0
 8000c5a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 8000c5c:	4b06      	ldr	r3, [pc, #24]	@ (8000c78 <LL_EXTI_EnableIT_32_63+0x24>)
 8000c5e:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 8000c62:	4905      	ldr	r1, [pc, #20]	@ (8000c78 <LL_EXTI_EnableIT_32_63+0x24>)
 8000c64:	687b      	ldr	r3, [r7, #4]
 8000c66:	4313      	orrs	r3, r2
 8000c68:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 8000c6c:	bf00      	nop
 8000c6e:	370c      	adds	r7, #12
 8000c70:	46bd      	mov	sp, r7
 8000c72:	bc80      	pop	{r7}
 8000c74:	4770      	bx	lr
 8000c76:	bf00      	nop
 8000c78:	58000800 	.word	0x58000800

08000c7c <DBG_Init>:

/**
  * @brief Initializes the SW probes pins and the monitor RF pins via Alternate Function
  */
void DBG_Init(void)
{
 8000c7c:	b580      	push	{r7, lr}
 8000c7e:	af00      	add	r7, sp, #0
  HAL_DBGMCU_DisableDBGSleepMode();
  HAL_DBGMCU_DisableDBGStopMode();
  HAL_DBGMCU_DisableDBGStandbyMode();
#elif defined (DEBUGGER_ENABLED) && ( DEBUGGER_ENABLED == 1 )
  /*Debug power up request wakeup CBDGPWRUPREQ*/
  LL_EXTI_EnableIT_32_63(LL_EXTI_LINE_46);
 8000c80:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8000c84:	f7ff ffe6 	bl	8000c54 <LL_EXTI_EnableIT_32_63>
  /* Disabled HAL_DBGMCU_  */
  HAL_DBGMCU_EnableDBGSleepMode();
 8000c88:	f000 fdbc 	bl	8001804 <HAL_DBGMCU_EnableDBGSleepMode>
  HAL_DBGMCU_EnableDBGStopMode();
 8000c8c:	f000 fdc0 	bl	8001810 <HAL_DBGMCU_EnableDBGStopMode>
  HAL_DBGMCU_EnableDBGStandbyMode();
 8000c90:	f000 fdc4 	bl	800181c <HAL_DBGMCU_EnableDBGStandbyMode>
#endif /* DEBUG_RF_BUSY_ENABLED */

  /* USER CODE BEGIN DBG_Init_3 */

  /* USER CODE END DBG_Init_3 */
}
 8000c94:	bf00      	nop
 8000c96:	bd80      	pop	{r7, pc}

08000c98 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000c98:	b480      	push	{r7}
 8000c9a:	af00      	add	r7, sp, #0

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << (10UL*2UL))|(3UL << (11UL*2UL)));  /* set CP10 and CP11 Full Access */
#endif
}
 8000c9c:	bf00      	nop
 8000c9e:	46bd      	mov	sp, r7
 8000ca0:	bc80      	pop	{r7}
 8000ca2:	4770      	bx	lr

08000ca4 <LL_RTC_TIME_GetSubSecond>:
  * @param  RTCx RTC Instance
  * @retval If binary mode is none, Value between Min_Data=0x0 and Max_Data=0x7FFF
  *         else Value between Min_Data=0x0 and Max_Data=0xFFFFFFFF
  */
__STATIC_INLINE uint32_t LL_RTC_TIME_GetSubSecond(RTC_TypeDef *RTCx)
{
 8000ca4:	b480      	push	{r7}
 8000ca6:	b083      	sub	sp, #12
 8000ca8:	af00      	add	r7, sp, #0
 8000caa:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RTCx->SSR, RTC_SSR_SS));
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	689b      	ldr	r3, [r3, #8]
}
 8000cb0:	4618      	mov	r0, r3
 8000cb2:	370c      	adds	r7, #12
 8000cb4:	46bd      	mov	sp, r7
 8000cb6:	bc80      	pop	{r7}
 8000cb8:	4770      	bx	lr
	...

08000cbc <TIMER_IF_Init>:

/* USER CODE END PFP */

/* Exported functions ---------------------------------------------------------*/
UTIL_TIMER_Status_t TIMER_IF_Init(void)
{
 8000cbc:	b580      	push	{r7, lr}
 8000cbe:	b082      	sub	sp, #8
 8000cc0:	af00      	add	r7, sp, #0
  UTIL_TIMER_Status_t ret = UTIL_TIMER_OK;
 8000cc2:	2300      	movs	r3, #0
 8000cc4:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN TIMER_IF_Init */

  /* USER CODE END TIMER_IF_Init */
  if (RTC_Initialized == false)
 8000cc6:	4b14      	ldr	r3, [pc, #80]	@ (8000d18 <TIMER_IF_Init+0x5c>)
 8000cc8:	781b      	ldrb	r3, [r3, #0]
 8000cca:	f083 0301 	eor.w	r3, r3, #1
 8000cce:	b2db      	uxtb	r3, r3
 8000cd0:	2b00      	cmp	r3, #0
 8000cd2:	d01b      	beq.n	8000d0c <TIMER_IF_Init+0x50>
  {
    hrtc.IsEnabled.RtcFeatures = UINT32_MAX;
 8000cd4:	4b11      	ldr	r3, [pc, #68]	@ (8000d1c <TIMER_IF_Init+0x60>)
 8000cd6:	f04f 32ff 	mov.w	r2, #4294967295
 8000cda:	631a      	str	r2, [r3, #48]	@ 0x30
    /*Init RTC*/
    MX_RTC_Init();
 8000cdc:	f7ff fdf2 	bl	80008c4 <MX_RTC_Init>
    /*Stop Timer */
    TIMER_IF_StopTimer();
 8000ce0:	f000 f856 	bl	8000d90 <TIMER_IF_StopTimer>
    /** DeActivate the Alarm A enabled by STM32CubeMX during MX_RTC_Init() */
    HAL_RTC_DeactivateAlarm(&hrtc, RTC_ALARM_A);
 8000ce4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000ce8:	480c      	ldr	r0, [pc, #48]	@ (8000d1c <TIMER_IF_Init+0x60>)
 8000cea:	f003 f895 	bl	8003e18 <HAL_RTC_DeactivateAlarm>
    /*overload RTC feature enable*/
    hrtc.IsEnabled.RtcFeatures = UINT32_MAX;
 8000cee:	4b0b      	ldr	r3, [pc, #44]	@ (8000d1c <TIMER_IF_Init+0x60>)
 8000cf0:	f04f 32ff 	mov.w	r2, #4294967295
 8000cf4:	631a      	str	r2, [r3, #48]	@ 0x30

    /*Enable Direct Read of the calendar registers (not through Shadow) */
    HAL_RTCEx_EnableBypassShadow(&hrtc);
 8000cf6:	4809      	ldr	r0, [pc, #36]	@ (8000d1c <TIMER_IF_Init+0x60>)
 8000cf8:	f003 f9cc 	bl	8004094 <HAL_RTCEx_EnableBypassShadow>
    /*Initialize MSB ticks*/
    TIMER_IF_BkUp_Write_MSBticks(0);
 8000cfc:	2000      	movs	r0, #0
 8000cfe:	f000 f9d3 	bl	80010a8 <TIMER_IF_BkUp_Write_MSBticks>

    TIMER_IF_SetTimerContext();
 8000d02:	f000 f85f 	bl	8000dc4 <TIMER_IF_SetTimerContext>

    /* Register a task to associate to UTIL_TIMER_Irq() interrupt */
    UTIL_TIMER_IRQ_MAP_INIT();

    RTC_Initialized = true;
 8000d06:	4b04      	ldr	r3, [pc, #16]	@ (8000d18 <TIMER_IF_Init+0x5c>)
 8000d08:	2201      	movs	r2, #1
 8000d0a:	701a      	strb	r2, [r3, #0]
  }

  /* USER CODE BEGIN TIMER_IF_Init_Last */

  /* USER CODE END TIMER_IF_Init_Last */
  return ret;
 8000d0c:	79fb      	ldrb	r3, [r7, #7]
}
 8000d0e:	4618      	mov	r0, r3
 8000d10:	3708      	adds	r7, #8
 8000d12:	46bd      	mov	sp, r7
 8000d14:	bd80      	pop	{r7, pc}
 8000d16:	bf00      	nop
 8000d18:	200000b1 	.word	0x200000b1
 8000d1c:	2000006c 	.word	0x2000006c

08000d20 <TIMER_IF_StartTimer>:

UTIL_TIMER_Status_t TIMER_IF_StartTimer(uint32_t timeout)
{
 8000d20:	b580      	push	{r7, lr}
 8000d22:	b08e      	sub	sp, #56	@ 0x38
 8000d24:	af00      	add	r7, sp, #0
 8000d26:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Status_t ret = UTIL_TIMER_OK;
 8000d28:	2300      	movs	r3, #0
 8000d2a:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  /* USER CODE BEGIN TIMER_IF_StartTimer */

  /* USER CODE END TIMER_IF_StartTimer */
  RTC_AlarmTypeDef sAlarm = {0};
 8000d2e:	f107 0308 	add.w	r3, r7, #8
 8000d32:	222c      	movs	r2, #44	@ 0x2c
 8000d34:	2100      	movs	r1, #0
 8000d36:	4618      	mov	r0, r3
 8000d38:	f00a f916 	bl	800af68 <memset>
  /*Stop timer if one is already started*/
  TIMER_IF_StopTimer();
 8000d3c:	f000 f828 	bl	8000d90 <TIMER_IF_StopTimer>
  timeout += RtcTimerContext;
 8000d40:	4b11      	ldr	r3, [pc, #68]	@ (8000d88 <TIMER_IF_StartTimer+0x68>)
 8000d42:	681b      	ldr	r3, [r3, #0]
 8000d44:	687a      	ldr	r2, [r7, #4]
 8000d46:	4413      	add	r3, r2
 8000d48:	607b      	str	r3, [r7, #4]

  TIMER_IF_DBG_PRINTF("Start timer: time=%d, alarm=%d\n\r",  GetTimerTicks(), timeout);
  /* starts timer*/
  sAlarm.BinaryAutoClr = RTC_ALARMSUBSECONDBIN_AUTOCLR_NO;
 8000d4a:	2300      	movs	r3, #0
 8000d4c:	627b      	str	r3, [r7, #36]	@ 0x24
  sAlarm.AlarmTime.SubSeconds = UINT32_MAX - timeout;
 8000d4e:	687b      	ldr	r3, [r7, #4]
 8000d50:	43db      	mvns	r3, r3
 8000d52:	60fb      	str	r3, [r7, #12]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8000d54:	2300      	movs	r3, #0
 8000d56:	61fb      	str	r3, [r7, #28]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDBINMASK_NONE;
 8000d58:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8000d5c:	623b      	str	r3, [r7, #32]
  sAlarm.Alarm = RTC_ALARM_A;
 8000d5e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000d62:	633b      	str	r3, [r7, #48]	@ 0x30
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8000d64:	f107 0308 	add.w	r3, r7, #8
 8000d68:	2201      	movs	r2, #1
 8000d6a:	4619      	mov	r1, r3
 8000d6c:	4807      	ldr	r0, [pc, #28]	@ (8000d8c <TIMER_IF_StartTimer+0x6c>)
 8000d6e:	f002 ff47 	bl	8003c00 <HAL_RTC_SetAlarm_IT>
 8000d72:	4603      	mov	r3, r0
 8000d74:	2b00      	cmp	r3, #0
 8000d76:	d001      	beq.n	8000d7c <TIMER_IF_StartTimer+0x5c>
  {
    Error_Handler();
 8000d78:	f7ff fd76 	bl	8000868 <Error_Handler>
  }
  /* USER CODE BEGIN TIMER_IF_StartTimer_Last */

  /* USER CODE END TIMER_IF_StartTimer_Last */
  return ret;
 8000d7c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
}
 8000d80:	4618      	mov	r0, r3
 8000d82:	3738      	adds	r7, #56	@ 0x38
 8000d84:	46bd      	mov	sp, r7
 8000d86:	bd80      	pop	{r7, pc}
 8000d88:	200000b4 	.word	0x200000b4
 8000d8c:	2000006c 	.word	0x2000006c

08000d90 <TIMER_IF_StopTimer>:

UTIL_TIMER_Status_t TIMER_IF_StopTimer(void)
{
 8000d90:	b580      	push	{r7, lr}
 8000d92:	b082      	sub	sp, #8
 8000d94:	af00      	add	r7, sp, #0
  UTIL_TIMER_Status_t ret = UTIL_TIMER_OK;
 8000d96:	2300      	movs	r3, #0
 8000d98:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN TIMER_IF_StopTimer */

  /* USER CODE END TIMER_IF_StopTimer */
  /* Clear RTC Alarm Flag */
  __HAL_RTC_ALARM_CLEAR_FLAG(&hrtc, RTC_FLAG_ALRAF);
 8000d9a:	4b08      	ldr	r3, [pc, #32]	@ (8000dbc <TIMER_IF_StopTimer+0x2c>)
 8000d9c:	2201      	movs	r2, #1
 8000d9e:	65da      	str	r2, [r3, #92]	@ 0x5c
  /* Disable the Alarm A interrupt */
  HAL_RTC_DeactivateAlarm(&hrtc, RTC_ALARM_A);
 8000da0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000da4:	4806      	ldr	r0, [pc, #24]	@ (8000dc0 <TIMER_IF_StopTimer+0x30>)
 8000da6:	f003 f837 	bl	8003e18 <HAL_RTC_DeactivateAlarm>
  /*overload RTC feature enable*/
  hrtc.IsEnabled.RtcFeatures = UINT32_MAX;
 8000daa:	4b05      	ldr	r3, [pc, #20]	@ (8000dc0 <TIMER_IF_StopTimer+0x30>)
 8000dac:	f04f 32ff 	mov.w	r2, #4294967295
 8000db0:	631a      	str	r2, [r3, #48]	@ 0x30
  /* USER CODE BEGIN TIMER_IF_StopTimer_Last */

  /* USER CODE END TIMER_IF_StopTimer_Last */
  return ret;
 8000db2:	79fb      	ldrb	r3, [r7, #7]
}
 8000db4:	4618      	mov	r0, r3
 8000db6:	3708      	adds	r7, #8
 8000db8:	46bd      	mov	sp, r7
 8000dba:	bd80      	pop	{r7, pc}
 8000dbc:	40002800 	.word	0x40002800
 8000dc0:	2000006c 	.word	0x2000006c

08000dc4 <TIMER_IF_SetTimerContext>:

uint32_t TIMER_IF_SetTimerContext(void)
{
 8000dc4:	b580      	push	{r7, lr}
 8000dc6:	af00      	add	r7, sp, #0
  /*store time context*/
  RtcTimerContext = GetTimerTicks();
 8000dc8:	f000 f98e 	bl	80010e8 <GetTimerTicks>
 8000dcc:	4603      	mov	r3, r0
 8000dce:	4a03      	ldr	r2, [pc, #12]	@ (8000ddc <TIMER_IF_SetTimerContext+0x18>)
 8000dd0:	6013      	str	r3, [r2, #0]

  /* USER CODE END TIMER_IF_SetTimerContext */

  TIMER_IF_DBG_PRINTF("TIMER_IF_SetTimerContext=%d\n\r", RtcTimerContext);
  /*return time context*/
  return RtcTimerContext;
 8000dd2:	4b02      	ldr	r3, [pc, #8]	@ (8000ddc <TIMER_IF_SetTimerContext+0x18>)
 8000dd4:	681b      	ldr	r3, [r3, #0]
}
 8000dd6:	4618      	mov	r0, r3
 8000dd8:	bd80      	pop	{r7, pc}
 8000dda:	bf00      	nop
 8000ddc:	200000b4 	.word	0x200000b4

08000de0 <TIMER_IF_GetTimerContext>:

uint32_t TIMER_IF_GetTimerContext(void)
{
 8000de0:	b480      	push	{r7}
 8000de2:	af00      	add	r7, sp, #0

  /* USER CODE END TIMER_IF_GetTimerContext */

  TIMER_IF_DBG_PRINTF("TIMER_IF_GetTimerContext=%d\n\r", RtcTimerContext);
  /*return time context*/
  return RtcTimerContext;
 8000de4:	4b02      	ldr	r3, [pc, #8]	@ (8000df0 <TIMER_IF_GetTimerContext+0x10>)
 8000de6:	681b      	ldr	r3, [r3, #0]
}
 8000de8:	4618      	mov	r0, r3
 8000dea:	46bd      	mov	sp, r7
 8000dec:	bc80      	pop	{r7}
 8000dee:	4770      	bx	lr
 8000df0:	200000b4 	.word	0x200000b4

08000df4 <TIMER_IF_GetTimerElapsedTime>:

uint32_t TIMER_IF_GetTimerElapsedTime(void)
{
 8000df4:	b580      	push	{r7, lr}
 8000df6:	b082      	sub	sp, #8
 8000df8:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 8000dfa:	2300      	movs	r3, #0
 8000dfc:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_GetTimerElapsedTime */

  /* USER CODE END TIMER_IF_GetTimerElapsedTime */
  ret = ((uint32_t)(GetTimerTicks() - RtcTimerContext));
 8000dfe:	f000 f973 	bl	80010e8 <GetTimerTicks>
 8000e02:	4602      	mov	r2, r0
 8000e04:	4b04      	ldr	r3, [pc, #16]	@ (8000e18 <TIMER_IF_GetTimerElapsedTime+0x24>)
 8000e06:	681b      	ldr	r3, [r3, #0]
 8000e08:	1ad3      	subs	r3, r2, r3
 8000e0a:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_GetTimerElapsedTime_Last */

  /* USER CODE END TIMER_IF_GetTimerElapsedTime_Last */
  return ret;
 8000e0c:	687b      	ldr	r3, [r7, #4]
}
 8000e0e:	4618      	mov	r0, r3
 8000e10:	3708      	adds	r7, #8
 8000e12:	46bd      	mov	sp, r7
 8000e14:	bd80      	pop	{r7, pc}
 8000e16:	bf00      	nop
 8000e18:	200000b4 	.word	0x200000b4

08000e1c <TIMER_IF_GetTimerValue>:

uint32_t TIMER_IF_GetTimerValue(void)
{
 8000e1c:	b580      	push	{r7, lr}
 8000e1e:	b082      	sub	sp, #8
 8000e20:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 8000e22:	2300      	movs	r3, #0
 8000e24:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_GetTimerValue */

  /* USER CODE END TIMER_IF_GetTimerValue */
  if (RTC_Initialized == true)
 8000e26:	4b06      	ldr	r3, [pc, #24]	@ (8000e40 <TIMER_IF_GetTimerValue+0x24>)
 8000e28:	781b      	ldrb	r3, [r3, #0]
 8000e2a:	2b00      	cmp	r3, #0
 8000e2c:	d002      	beq.n	8000e34 <TIMER_IF_GetTimerValue+0x18>
  {
    ret = GetTimerTicks();
 8000e2e:	f000 f95b 	bl	80010e8 <GetTimerTicks>
 8000e32:	6078      	str	r0, [r7, #4]
  }
  /* USER CODE BEGIN TIMER_IF_GetTimerValue_Last */

  /* USER CODE END TIMER_IF_GetTimerValue_Last */
  return ret;
 8000e34:	687b      	ldr	r3, [r7, #4]
}
 8000e36:	4618      	mov	r0, r3
 8000e38:	3708      	adds	r7, #8
 8000e3a:	46bd      	mov	sp, r7
 8000e3c:	bd80      	pop	{r7, pc}
 8000e3e:	bf00      	nop
 8000e40:	200000b1 	.word	0x200000b1

08000e44 <TIMER_IF_GetMinimumTimeout>:

uint32_t TIMER_IF_GetMinimumTimeout(void)
{
 8000e44:	b480      	push	{r7}
 8000e46:	b083      	sub	sp, #12
 8000e48:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 8000e4a:	2300      	movs	r3, #0
 8000e4c:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_GetMinimumTimeout */

  /* USER CODE END TIMER_IF_GetMinimumTimeout */
  ret = (MIN_ALARM_DELAY);
 8000e4e:	2303      	movs	r3, #3
 8000e50:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_GetMinimumTimeout_Last */

  /* USER CODE END TIMER_IF_GetMinimumTimeout_Last */
  return ret;
 8000e52:	687b      	ldr	r3, [r7, #4]
}
 8000e54:	4618      	mov	r0, r3
 8000e56:	370c      	adds	r7, #12
 8000e58:	46bd      	mov	sp, r7
 8000e5a:	bc80      	pop	{r7}
 8000e5c:	4770      	bx	lr

08000e5e <TIMER_IF_Convert_ms2Tick>:

uint32_t TIMER_IF_Convert_ms2Tick(uint32_t timeMilliSec)
{
 8000e5e:	b5b0      	push	{r4, r5, r7, lr}
 8000e60:	b084      	sub	sp, #16
 8000e62:	af00      	add	r7, sp, #0
 8000e64:	6078      	str	r0, [r7, #4]
  uint32_t ret = 0;
 8000e66:	2100      	movs	r1, #0
 8000e68:	60f9      	str	r1, [r7, #12]
  /* USER CODE BEGIN TIMER_IF_Convert_ms2Tick */

  /* USER CODE END TIMER_IF_Convert_ms2Tick */
  ret = ((uint32_t)((((uint64_t) timeMilliSec) << RTC_N_PREDIV_S) / 1000));
 8000e6a:	6879      	ldr	r1, [r7, #4]
 8000e6c:	2000      	movs	r0, #0
 8000e6e:	460a      	mov	r2, r1
 8000e70:	4603      	mov	r3, r0
 8000e72:	0d95      	lsrs	r5, r2, #22
 8000e74:	0294      	lsls	r4, r2, #10
 8000e76:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000e7a:	f04f 0300 	mov.w	r3, #0
 8000e7e:	4620      	mov	r0, r4
 8000e80:	4629      	mov	r1, r5
 8000e82:	f7ff f981 	bl	8000188 <__aeabi_uldivmod>
 8000e86:	4602      	mov	r2, r0
 8000e88:	460b      	mov	r3, r1
 8000e8a:	4613      	mov	r3, r2
 8000e8c:	60fb      	str	r3, [r7, #12]
  /* USER CODE BEGIN TIMER_IF_Convert_ms2Tick_Last */

  /* USER CODE END TIMER_IF_Convert_ms2Tick_Last */
  return ret;
 8000e8e:	68fb      	ldr	r3, [r7, #12]
}
 8000e90:	4618      	mov	r0, r3
 8000e92:	3710      	adds	r7, #16
 8000e94:	46bd      	mov	sp, r7
 8000e96:	bdb0      	pop	{r4, r5, r7, pc}

08000e98 <TIMER_IF_Convert_Tick2ms>:

uint32_t TIMER_IF_Convert_Tick2ms(uint32_t tick)
{
 8000e98:	e92d 0fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp}
 8000e9c:	b085      	sub	sp, #20
 8000e9e:	af00      	add	r7, sp, #0
 8000ea0:	6078      	str	r0, [r7, #4]
  uint32_t ret = 0;
 8000ea2:	2100      	movs	r1, #0
 8000ea4:	60f9      	str	r1, [r7, #12]
  /* USER CODE BEGIN TIMER_IF_Convert_Tick2ms */

  /* USER CODE END TIMER_IF_Convert_Tick2ms */
  ret = ((uint32_t)((((uint64_t)(tick)) * 1000) >> RTC_N_PREDIV_S));
 8000ea6:	6879      	ldr	r1, [r7, #4]
 8000ea8:	2000      	movs	r0, #0
 8000eaa:	460c      	mov	r4, r1
 8000eac:	4605      	mov	r5, r0
 8000eae:	4620      	mov	r0, r4
 8000eb0:	4629      	mov	r1, r5
 8000eb2:	f04f 0a00 	mov.w	sl, #0
 8000eb6:	f04f 0b00 	mov.w	fp, #0
 8000eba:	ea4f 1b41 	mov.w	fp, r1, lsl #5
 8000ebe:	ea4b 6bd0 	orr.w	fp, fp, r0, lsr #27
 8000ec2:	ea4f 1a40 	mov.w	sl, r0, lsl #5
 8000ec6:	4650      	mov	r0, sl
 8000ec8:	4659      	mov	r1, fp
 8000eca:	1b02      	subs	r2, r0, r4
 8000ecc:	eb61 0305 	sbc.w	r3, r1, r5
 8000ed0:	f04f 0000 	mov.w	r0, #0
 8000ed4:	f04f 0100 	mov.w	r1, #0
 8000ed8:	0099      	lsls	r1, r3, #2
 8000eda:	ea41 7192 	orr.w	r1, r1, r2, lsr #30
 8000ede:	0090      	lsls	r0, r2, #2
 8000ee0:	4602      	mov	r2, r0
 8000ee2:	460b      	mov	r3, r1
 8000ee4:	eb12 0804 	adds.w	r8, r2, r4
 8000ee8:	eb43 0905 	adc.w	r9, r3, r5
 8000eec:	f04f 0200 	mov.w	r2, #0
 8000ef0:	f04f 0300 	mov.w	r3, #0
 8000ef4:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8000ef8:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8000efc:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8000f00:	4690      	mov	r8, r2
 8000f02:	4699      	mov	r9, r3
 8000f04:	4640      	mov	r0, r8
 8000f06:	4649      	mov	r1, r9
 8000f08:	f04f 0200 	mov.w	r2, #0
 8000f0c:	f04f 0300 	mov.w	r3, #0
 8000f10:	0a82      	lsrs	r2, r0, #10
 8000f12:	ea42 5281 	orr.w	r2, r2, r1, lsl #22
 8000f16:	0a8b      	lsrs	r3, r1, #10
 8000f18:	4613      	mov	r3, r2
 8000f1a:	60fb      	str	r3, [r7, #12]
  /* USER CODE BEGIN TIMER_IF_Convert_Tick2ms_Last */

  /* USER CODE END TIMER_IF_Convert_Tick2ms_Last */
  return ret;
 8000f1c:	68fb      	ldr	r3, [r7, #12]
}
 8000f1e:	4618      	mov	r0, r3
 8000f20:	3714      	adds	r7, #20
 8000f22:	46bd      	mov	sp, r7
 8000f24:	e8bd 0fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp}
 8000f28:	4770      	bx	lr

08000f2a <TIMER_IF_DelayMs>:

void TIMER_IF_DelayMs(uint32_t delay)
{
 8000f2a:	b580      	push	{r7, lr}
 8000f2c:	b084      	sub	sp, #16
 8000f2e:	af00      	add	r7, sp, #0
 8000f30:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_DelayMs */

  /* USER CODE END TIMER_IF_DelayMs */
  uint32_t delayTicks = TIMER_IF_Convert_ms2Tick(delay);
 8000f32:	6878      	ldr	r0, [r7, #4]
 8000f34:	f7ff ff93 	bl	8000e5e <TIMER_IF_Convert_ms2Tick>
 8000f38:	60f8      	str	r0, [r7, #12]
  uint32_t timeout = GetTimerTicks();
 8000f3a:	f000 f8d5 	bl	80010e8 <GetTimerTicks>
 8000f3e:	60b8      	str	r0, [r7, #8]

  /* Wait delay ms */
  while (((GetTimerTicks() - timeout)) < delayTicks)
 8000f40:	e000      	b.n	8000f44 <TIMER_IF_DelayMs+0x1a>
  {
    __NOP();
 8000f42:	bf00      	nop
  while (((GetTimerTicks() - timeout)) < delayTicks)
 8000f44:	f000 f8d0 	bl	80010e8 <GetTimerTicks>
 8000f48:	4602      	mov	r2, r0
 8000f4a:	68bb      	ldr	r3, [r7, #8]
 8000f4c:	1ad3      	subs	r3, r2, r3
 8000f4e:	68fa      	ldr	r2, [r7, #12]
 8000f50:	429a      	cmp	r2, r3
 8000f52:	d8f6      	bhi.n	8000f42 <TIMER_IF_DelayMs+0x18>
  }
  /* USER CODE BEGIN TIMER_IF_DelayMs_Last */

  /* USER CODE END TIMER_IF_DelayMs_Last */
}
 8000f54:	bf00      	nop
 8000f56:	bf00      	nop
 8000f58:	3710      	adds	r7, #16
 8000f5a:	46bd      	mov	sp, r7
 8000f5c:	bd80      	pop	{r7, pc}

08000f5e <HAL_RTC_AlarmAEventCallback>:

void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc)
{
 8000f5e:	b580      	push	{r7, lr}
 8000f60:	b082      	sub	sp, #8
 8000f62:	af00      	add	r7, sp, #0
 8000f64:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_RTC_AlarmAEventCallback */

  /* USER CODE END HAL_RTC_AlarmAEventCallback */
  UTIL_TIMER_IRQ_MAP_PROCESS();
 8000f66:	f009 fc29 	bl	800a7bc <UTIL_TIMER_IRQ_Handler>
  /* USER CODE BEGIN HAL_RTC_AlarmAEventCallback_Last */

  /* USER CODE END HAL_RTC_AlarmAEventCallback_Last */
}
 8000f6a:	bf00      	nop
 8000f6c:	3708      	adds	r7, #8
 8000f6e:	46bd      	mov	sp, r7
 8000f70:	bd80      	pop	{r7, pc}

08000f72 <HAL_RTCEx_SSRUEventCallback>:

void HAL_RTCEx_SSRUEventCallback(RTC_HandleTypeDef *hrtc)
{
 8000f72:	b580      	push	{r7, lr}
 8000f74:	b084      	sub	sp, #16
 8000f76:	af00      	add	r7, sp, #0
 8000f78:	6078      	str	r0, [r7, #4]

  /* USER CODE END HAL_RTCEx_SSRUEventCallback */
  /*called every 48 days with 1024 ticks per seconds*/
  TIMER_IF_DBG_PRINTF(">>Handler SSRUnderflow at %d\n\r", GetTimerTicks());
  /*Increment MSBticks*/
  uint32_t MSB_ticks = TIMER_IF_BkUp_Read_MSBticks();
 8000f7a:	f000 f8a5 	bl	80010c8 <TIMER_IF_BkUp_Read_MSBticks>
 8000f7e:	60f8      	str	r0, [r7, #12]
  TIMER_IF_BkUp_Write_MSBticks(MSB_ticks + 1);
 8000f80:	68fb      	ldr	r3, [r7, #12]
 8000f82:	3301      	adds	r3, #1
 8000f84:	4618      	mov	r0, r3
 8000f86:	f000 f88f 	bl	80010a8 <TIMER_IF_BkUp_Write_MSBticks>
  /* USER CODE BEGIN HAL_RTCEx_SSRUEventCallback_Last */

  /* USER CODE END HAL_RTCEx_SSRUEventCallback_Last */
}
 8000f8a:	bf00      	nop
 8000f8c:	3710      	adds	r7, #16
 8000f8e:	46bd      	mov	sp, r7
 8000f90:	bd80      	pop	{r7, pc}

08000f92 <TIMER_IF_GetTime>:

uint32_t TIMER_IF_GetTime(uint16_t *mSeconds)
{
 8000f92:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8000f96:	b08c      	sub	sp, #48	@ 0x30
 8000f98:	af00      	add	r7, sp, #0
 8000f9a:	6178      	str	r0, [r7, #20]
  uint32_t seconds = 0;
 8000f9c:	2300      	movs	r3, #0
 8000f9e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* USER CODE BEGIN TIMER_IF_GetTime */

  /* USER CODE END TIMER_IF_GetTime */
  uint64_t ticks;
  uint32_t timerValueLsb = GetTimerTicks();
 8000fa0:	f000 f8a2 	bl	80010e8 <GetTimerTicks>
 8000fa4:	62b8      	str	r0, [r7, #40]	@ 0x28
  uint32_t timerValueMSB = TIMER_IF_BkUp_Read_MSBticks();
 8000fa6:	f000 f88f 	bl	80010c8 <TIMER_IF_BkUp_Read_MSBticks>
 8000faa:	6278      	str	r0, [r7, #36]	@ 0x24

  ticks = (((uint64_t) timerValueMSB) << 32) + timerValueLsb;
 8000fac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000fae:	2200      	movs	r2, #0
 8000fb0:	60bb      	str	r3, [r7, #8]
 8000fb2:	60fa      	str	r2, [r7, #12]
 8000fb4:	f04f 0200 	mov.w	r2, #0
 8000fb8:	f04f 0300 	mov.w	r3, #0
 8000fbc:	68b9      	ldr	r1, [r7, #8]
 8000fbe:	000b      	movs	r3, r1
 8000fc0:	2200      	movs	r2, #0
 8000fc2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8000fc4:	2000      	movs	r0, #0
 8000fc6:	460c      	mov	r4, r1
 8000fc8:	4605      	mov	r5, r0
 8000fca:	eb12 0804 	adds.w	r8, r2, r4
 8000fce:	eb43 0905 	adc.w	r9, r3, r5
 8000fd2:	e9c7 8906 	strd	r8, r9, [r7, #24]

  seconds = (uint32_t)(ticks >> RTC_N_PREDIV_S);
 8000fd6:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8000fda:	f04f 0200 	mov.w	r2, #0
 8000fde:	f04f 0300 	mov.w	r3, #0
 8000fe2:	0a82      	lsrs	r2, r0, #10
 8000fe4:	ea42 5281 	orr.w	r2, r2, r1, lsl #22
 8000fe8:	0a8b      	lsrs	r3, r1, #10
 8000fea:	4613      	mov	r3, r2
 8000fec:	62fb      	str	r3, [r7, #44]	@ 0x2c

  ticks = (uint32_t) ticks & RTC_PREDIV_S;
 8000fee:	69bb      	ldr	r3, [r7, #24]
 8000ff0:	2200      	movs	r2, #0
 8000ff2:	603b      	str	r3, [r7, #0]
 8000ff4:	607a      	str	r2, [r7, #4]
 8000ff6:	683b      	ldr	r3, [r7, #0]
 8000ff8:	f3c3 0a09 	ubfx	sl, r3, #0, #10
 8000ffc:	f04f 0b00 	mov.w	fp, #0
 8001000:	e9c7 ab06 	strd	sl, fp, [r7, #24]

  *mSeconds = TIMER_IF_Convert_Tick2ms(ticks);
 8001004:	69bb      	ldr	r3, [r7, #24]
 8001006:	4618      	mov	r0, r3
 8001008:	f7ff ff46 	bl	8000e98 <TIMER_IF_Convert_Tick2ms>
 800100c:	4603      	mov	r3, r0
 800100e:	b29a      	uxth	r2, r3
 8001010:	697b      	ldr	r3, [r7, #20]
 8001012:	801a      	strh	r2, [r3, #0]

  /* USER CODE BEGIN TIMER_IF_GetTime_Last */

  /* USER CODE END TIMER_IF_GetTime_Last */
  return seconds;
 8001014:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8001016:	4618      	mov	r0, r3
 8001018:	3730      	adds	r7, #48	@ 0x30
 800101a:	46bd      	mov	sp, r7
 800101c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08001020 <TIMER_IF_BkUp_Write_Seconds>:

void TIMER_IF_BkUp_Write_Seconds(uint32_t Seconds)
{
 8001020:	b580      	push	{r7, lr}
 8001022:	b082      	sub	sp, #8
 8001024:	af00      	add	r7, sp, #0
 8001026:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_Seconds */

  /* USER CODE END TIMER_IF_BkUp_Write_Seconds */
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_SECONDS, Seconds);
 8001028:	687a      	ldr	r2, [r7, #4]
 800102a:	2100      	movs	r1, #0
 800102c:	4803      	ldr	r0, [pc, #12]	@ (800103c <TIMER_IF_BkUp_Write_Seconds+0x1c>)
 800102e:	f003 f8c3 	bl	80041b8 <HAL_RTCEx_BKUPWrite>
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_Seconds_Last */

  /* USER CODE END TIMER_IF_BkUp_Write_Seconds_Last */
}
 8001032:	bf00      	nop
 8001034:	3708      	adds	r7, #8
 8001036:	46bd      	mov	sp, r7
 8001038:	bd80      	pop	{r7, pc}
 800103a:	bf00      	nop
 800103c:	2000006c 	.word	0x2000006c

08001040 <TIMER_IF_BkUp_Write_SubSeconds>:

void TIMER_IF_BkUp_Write_SubSeconds(uint32_t SubSeconds)
{
 8001040:	b580      	push	{r7, lr}
 8001042:	b082      	sub	sp, #8
 8001044:	af00      	add	r7, sp, #0
 8001046:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_SubSeconds */

  /* USER CODE END TIMER_IF_BkUp_Write_SubSeconds */
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_SUBSECONDS, SubSeconds);
 8001048:	687a      	ldr	r2, [r7, #4]
 800104a:	2101      	movs	r1, #1
 800104c:	4803      	ldr	r0, [pc, #12]	@ (800105c <TIMER_IF_BkUp_Write_SubSeconds+0x1c>)
 800104e:	f003 f8b3 	bl	80041b8 <HAL_RTCEx_BKUPWrite>
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_SubSeconds_Last */

  /* USER CODE END TIMER_IF_BkUp_Write_SubSeconds_Last */
}
 8001052:	bf00      	nop
 8001054:	3708      	adds	r7, #8
 8001056:	46bd      	mov	sp, r7
 8001058:	bd80      	pop	{r7, pc}
 800105a:	bf00      	nop
 800105c:	2000006c 	.word	0x2000006c

08001060 <TIMER_IF_BkUp_Read_Seconds>:

uint32_t TIMER_IF_BkUp_Read_Seconds(void)
{
 8001060:	b580      	push	{r7, lr}
 8001062:	b082      	sub	sp, #8
 8001064:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 8001066:	2300      	movs	r3, #0
 8001068:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_Seconds */

  /* USER CODE END TIMER_IF_BkUp_Read_Seconds */
  ret = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_SECONDS);
 800106a:	2100      	movs	r1, #0
 800106c:	4804      	ldr	r0, [pc, #16]	@ (8001080 <TIMER_IF_BkUp_Read_Seconds+0x20>)
 800106e:	f003 f8bb 	bl	80041e8 <HAL_RTCEx_BKUPRead>
 8001072:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_Seconds_Last */

  /* USER CODE END TIMER_IF_BkUp_Read_Seconds_Last */
  return ret;
 8001074:	687b      	ldr	r3, [r7, #4]
}
 8001076:	4618      	mov	r0, r3
 8001078:	3708      	adds	r7, #8
 800107a:	46bd      	mov	sp, r7
 800107c:	bd80      	pop	{r7, pc}
 800107e:	bf00      	nop
 8001080:	2000006c 	.word	0x2000006c

08001084 <TIMER_IF_BkUp_Read_SubSeconds>:

uint32_t TIMER_IF_BkUp_Read_SubSeconds(void)
{
 8001084:	b580      	push	{r7, lr}
 8001086:	b082      	sub	sp, #8
 8001088:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 800108a:	2300      	movs	r3, #0
 800108c:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_SubSeconds */

  /* USER CODE END TIMER_IF_BkUp_Read_SubSeconds */
  ret = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_SUBSECONDS);
 800108e:	2101      	movs	r1, #1
 8001090:	4804      	ldr	r0, [pc, #16]	@ (80010a4 <TIMER_IF_BkUp_Read_SubSeconds+0x20>)
 8001092:	f003 f8a9 	bl	80041e8 <HAL_RTCEx_BKUPRead>
 8001096:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_SubSeconds_Last */

  /* USER CODE END TIMER_IF_BkUp_Read_SubSeconds_Last */
  return ret;
 8001098:	687b      	ldr	r3, [r7, #4]
}
 800109a:	4618      	mov	r0, r3
 800109c:	3708      	adds	r7, #8
 800109e:	46bd      	mov	sp, r7
 80010a0:	bd80      	pop	{r7, pc}
 80010a2:	bf00      	nop
 80010a4:	2000006c 	.word	0x2000006c

080010a8 <TIMER_IF_BkUp_Write_MSBticks>:

/* USER CODE END EF */

/* Private functions ---------------------------------------------------------*/
static void TIMER_IF_BkUp_Write_MSBticks(uint32_t MSBticks)
{
 80010a8:	b580      	push	{r7, lr}
 80010aa:	b082      	sub	sp, #8
 80010ac:	af00      	add	r7, sp, #0
 80010ae:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_MSBticks */

  /* USER CODE END TIMER_IF_BkUp_Write_MSBticks */
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_MSBTICKS, MSBticks);
 80010b0:	687a      	ldr	r2, [r7, #4]
 80010b2:	2102      	movs	r1, #2
 80010b4:	4803      	ldr	r0, [pc, #12]	@ (80010c4 <TIMER_IF_BkUp_Write_MSBticks+0x1c>)
 80010b6:	f003 f87f 	bl	80041b8 <HAL_RTCEx_BKUPWrite>
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_MSBticks_Last */

  /* USER CODE END TIMER_IF_BkUp_Write_MSBticks_Last */
}
 80010ba:	bf00      	nop
 80010bc:	3708      	adds	r7, #8
 80010be:	46bd      	mov	sp, r7
 80010c0:	bd80      	pop	{r7, pc}
 80010c2:	bf00      	nop
 80010c4:	2000006c 	.word	0x2000006c

080010c8 <TIMER_IF_BkUp_Read_MSBticks>:

static uint32_t TIMER_IF_BkUp_Read_MSBticks(void)
{
 80010c8:	b580      	push	{r7, lr}
 80010ca:	b082      	sub	sp, #8
 80010cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_MSBticks */

  /* USER CODE END TIMER_IF_BkUp_Read_MSBticks */
  uint32_t MSBticks;
  MSBticks = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_MSBTICKS);
 80010ce:	2102      	movs	r1, #2
 80010d0:	4804      	ldr	r0, [pc, #16]	@ (80010e4 <TIMER_IF_BkUp_Read_MSBticks+0x1c>)
 80010d2:	f003 f889 	bl	80041e8 <HAL_RTCEx_BKUPRead>
 80010d6:	6078      	str	r0, [r7, #4]
  return MSBticks;
 80010d8:	687b      	ldr	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_MSBticks_Last */

  /* USER CODE END TIMER_IF_BkUp_Read_MSBticks_Last */
}
 80010da:	4618      	mov	r0, r3
 80010dc:	3708      	adds	r7, #8
 80010de:	46bd      	mov	sp, r7
 80010e0:	bd80      	pop	{r7, pc}
 80010e2:	bf00      	nop
 80010e4:	2000006c 	.word	0x2000006c

080010e8 <GetTimerTicks>:

static inline uint32_t GetTimerTicks(void)
{
 80010e8:	b580      	push	{r7, lr}
 80010ea:	b082      	sub	sp, #8
 80010ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN GetTimerTicks */

  /* USER CODE END GetTimerTicks */
  uint32_t ssr = LL_RTC_TIME_GetSubSecond(RTC);
 80010ee:	480b      	ldr	r0, [pc, #44]	@ (800111c <GetTimerTicks+0x34>)
 80010f0:	f7ff fdd8 	bl	8000ca4 <LL_RTC_TIME_GetSubSecond>
 80010f4:	6078      	str	r0, [r7, #4]
  /* read twice to make sure value it valid*/
  while (ssr != LL_RTC_TIME_GetSubSecond(RTC))
 80010f6:	e003      	b.n	8001100 <GetTimerTicks+0x18>
  {
    ssr = LL_RTC_TIME_GetSubSecond(RTC);
 80010f8:	4808      	ldr	r0, [pc, #32]	@ (800111c <GetTimerTicks+0x34>)
 80010fa:	f7ff fdd3 	bl	8000ca4 <LL_RTC_TIME_GetSubSecond>
 80010fe:	6078      	str	r0, [r7, #4]
  while (ssr != LL_RTC_TIME_GetSubSecond(RTC))
 8001100:	4806      	ldr	r0, [pc, #24]	@ (800111c <GetTimerTicks+0x34>)
 8001102:	f7ff fdcf 	bl	8000ca4 <LL_RTC_TIME_GetSubSecond>
 8001106:	4602      	mov	r2, r0
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	4293      	cmp	r3, r2
 800110c:	d1f4      	bne.n	80010f8 <GetTimerTicks+0x10>
  }
  return UINT32_MAX - ssr;
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	43db      	mvns	r3, r3
  /* USER CODE BEGIN GetTimerTicks_Last */

  /* USER CODE END GetTimerTicks_Last */
}
 8001112:	4618      	mov	r0, r3
 8001114:	3708      	adds	r7, #8
 8001116:	46bd      	mov	sp, r7
 8001118:	bd80      	pop	{r7, pc}
 800111a:	bf00      	nop
 800111c:	40002800 	.word	0x40002800

08001120 <LL_AHB2_GRP1_EnableClock>:
{
 8001120:	b480      	push	{r7}
 8001122:	b085      	sub	sp, #20
 8001124:	af00      	add	r7, sp, #0
 8001126:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001128:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800112c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800112e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	4313      	orrs	r3, r2
 8001136:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001138:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800113c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	4013      	ands	r3, r2
 8001142:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001144:	68fb      	ldr	r3, [r7, #12]
}
 8001146:	bf00      	nop
 8001148:	3714      	adds	r7, #20
 800114a:	46bd      	mov	sp, r7
 800114c:	bc80      	pop	{r7}
 800114e:	4770      	bx	lr

08001150 <LL_APB1_GRP1_EnableClock>:
{
 8001150:	b480      	push	{r7}
 8001152:	b085      	sub	sp, #20
 8001154:	af00      	add	r7, sp, #0
 8001156:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8001158:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800115c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800115e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	4313      	orrs	r3, r2
 8001166:	658b      	str	r3, [r1, #88]	@ 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8001168:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800116c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	4013      	ands	r3, r2
 8001172:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001174:	68fb      	ldr	r3, [r7, #12]
}
 8001176:	bf00      	nop
 8001178:	3714      	adds	r7, #20
 800117a:	46bd      	mov	sp, r7
 800117c:	bc80      	pop	{r7}
 800117e:	4770      	bx	lr

08001180 <LL_APB1_GRP1_DisableClock>:
{
 8001180:	b480      	push	{r7}
 8001182:	b083      	sub	sp, #12
 8001184:	af00      	add	r7, sp, #0
 8001186:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB1ENR1, Periphs);
 8001188:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800118c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	43db      	mvns	r3, r3
 8001192:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001196:	4013      	ands	r3, r2
 8001198:	658b      	str	r3, [r1, #88]	@ 0x58
}
 800119a:	bf00      	nop
 800119c:	370c      	adds	r7, #12
 800119e:	46bd      	mov	sp, r7
 80011a0:	bc80      	pop	{r7}
 80011a2:	4770      	bx	lr

080011a4 <MX_USART2_UART_Init>:
DMA_HandleTypeDef hdma_usart2_tx;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80011a4:	b580      	push	{r7, lr}
 80011a6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80011a8:	4b22      	ldr	r3, [pc, #136]	@ (8001234 <MX_USART2_UART_Init+0x90>)
 80011aa:	4a23      	ldr	r2, [pc, #140]	@ (8001238 <MX_USART2_UART_Init+0x94>)
 80011ac:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80011ae:	4b21      	ldr	r3, [pc, #132]	@ (8001234 <MX_USART2_UART_Init+0x90>)
 80011b0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80011b4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80011b6:	4b1f      	ldr	r3, [pc, #124]	@ (8001234 <MX_USART2_UART_Init+0x90>)
 80011b8:	2200      	movs	r2, #0
 80011ba:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80011bc:	4b1d      	ldr	r3, [pc, #116]	@ (8001234 <MX_USART2_UART_Init+0x90>)
 80011be:	2200      	movs	r2, #0
 80011c0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80011c2:	4b1c      	ldr	r3, [pc, #112]	@ (8001234 <MX_USART2_UART_Init+0x90>)
 80011c4:	2200      	movs	r2, #0
 80011c6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80011c8:	4b1a      	ldr	r3, [pc, #104]	@ (8001234 <MX_USART2_UART_Init+0x90>)
 80011ca:	220c      	movs	r2, #12
 80011cc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80011ce:	4b19      	ldr	r3, [pc, #100]	@ (8001234 <MX_USART2_UART_Init+0x90>)
 80011d0:	2200      	movs	r2, #0
 80011d2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80011d4:	4b17      	ldr	r3, [pc, #92]	@ (8001234 <MX_USART2_UART_Init+0x90>)
 80011d6:	2200      	movs	r2, #0
 80011d8:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80011da:	4b16      	ldr	r3, [pc, #88]	@ (8001234 <MX_USART2_UART_Init+0x90>)
 80011dc:	2200      	movs	r2, #0
 80011de:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80011e0:	4b14      	ldr	r3, [pc, #80]	@ (8001234 <MX_USART2_UART_Init+0x90>)
 80011e2:	2200      	movs	r2, #0
 80011e4:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80011e6:	4b13      	ldr	r3, [pc, #76]	@ (8001234 <MX_USART2_UART_Init+0x90>)
 80011e8:	2200      	movs	r2, #0
 80011ea:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80011ec:	4811      	ldr	r0, [pc, #68]	@ (8001234 <MX_USART2_UART_Init+0x90>)
 80011ee:	f003 fcfc 	bl	8004bea <HAL_UART_Init>
 80011f2:	4603      	mov	r3, r0
 80011f4:	2b00      	cmp	r3, #0
 80011f6:	d001      	beq.n	80011fc <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 80011f8:	f7ff fb36 	bl	8000868 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80011fc:	2100      	movs	r1, #0
 80011fe:	480d      	ldr	r0, [pc, #52]	@ (8001234 <MX_USART2_UART_Init+0x90>)
 8001200:	f005 faa1 	bl	8006746 <HAL_UARTEx_SetTxFifoThreshold>
 8001204:	4603      	mov	r3, r0
 8001206:	2b00      	cmp	r3, #0
 8001208:	d001      	beq.n	800120e <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 800120a:	f7ff fb2d 	bl	8000868 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800120e:	2100      	movs	r1, #0
 8001210:	4808      	ldr	r0, [pc, #32]	@ (8001234 <MX_USART2_UART_Init+0x90>)
 8001212:	f005 fad6 	bl	80067c2 <HAL_UARTEx_SetRxFifoThreshold>
 8001216:	4603      	mov	r3, r0
 8001218:	2b00      	cmp	r3, #0
 800121a:	d001      	beq.n	8001220 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 800121c:	f7ff fb24 	bl	8000868 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8001220:	4804      	ldr	r0, [pc, #16]	@ (8001234 <MX_USART2_UART_Init+0x90>)
 8001222:	f005 fa58 	bl	80066d6 <HAL_UARTEx_DisableFifoMode>
 8001226:	4603      	mov	r3, r0
 8001228:	2b00      	cmp	r3, #0
 800122a:	d001      	beq.n	8001230 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 800122c:	f7ff fb1c 	bl	8000868 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001230:	bf00      	nop
 8001232:	bd80      	pop	{r7, pc}
 8001234:	200000b8 	.word	0x200000b8
 8001238:	40004400 	.word	0x40004400

0800123c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800123c:	b580      	push	{r7, lr}
 800123e:	b096      	sub	sp, #88	@ 0x58
 8001240:	af00      	add	r7, sp, #0
 8001242:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001244:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8001248:	2200      	movs	r2, #0
 800124a:	601a      	str	r2, [r3, #0]
 800124c:	605a      	str	r2, [r3, #4]
 800124e:	609a      	str	r2, [r3, #8]
 8001250:	60da      	str	r2, [r3, #12]
 8001252:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001254:	f107 030c 	add.w	r3, r7, #12
 8001258:	2238      	movs	r2, #56	@ 0x38
 800125a:	2100      	movs	r1, #0
 800125c:	4618      	mov	r0, r3
 800125e:	f009 fe83 	bl	800af68 <memset>
  if(uartHandle->Instance==USART2)
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	681b      	ldr	r3, [r3, #0]
 8001266:	4a2b      	ldr	r2, [pc, #172]	@ (8001314 <HAL_UART_MspInit+0xd8>)
 8001268:	4293      	cmp	r3, r2
 800126a:	d14e      	bne.n	800130a <HAL_UART_MspInit+0xce>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800126c:	2302      	movs	r3, #2
 800126e:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_SYSCLK;
 8001270:	4b29      	ldr	r3, [pc, #164]	@ (8001318 <HAL_UART_MspInit+0xdc>)
 8001272:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001274:	f107 030c 	add.w	r3, r7, #12
 8001278:	4618      	mov	r0, r3
 800127a:	f002 fb25 	bl	80038c8 <HAL_RCCEx_PeriphCLKConfig>
 800127e:	4603      	mov	r3, r0
 8001280:	2b00      	cmp	r3, #0
 8001282:	d001      	beq.n	8001288 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001284:	f7ff faf0 	bl	8000868 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001288:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 800128c:	f7ff ff60 	bl	8001150 <LL_APB1_GRP1_EnableClock>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001290:	2001      	movs	r0, #1
 8001292:	f7ff ff45 	bl	8001120 <LL_AHB2_GRP1_EnableClock>
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001296:	230c      	movs	r3, #12
 8001298:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800129a:	2302      	movs	r3, #2
 800129c:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800129e:	2300      	movs	r3, #0
 80012a0:	64fb      	str	r3, [r7, #76]	@ 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012a2:	2300      	movs	r3, #0
 80012a4:	653b      	str	r3, [r7, #80]	@ 0x50
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80012a6:	2307      	movs	r3, #7
 80012a8:	657b      	str	r3, [r7, #84]	@ 0x54
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012aa:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 80012ae:	4619      	mov	r1, r3
 80012b0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80012b4:	f000 fef4 	bl	80020a0 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Channel5;
 80012b8:	4b18      	ldr	r3, [pc, #96]	@ (800131c <HAL_UART_MspInit+0xe0>)
 80012ba:	4a19      	ldr	r2, [pc, #100]	@ (8001320 <HAL_UART_MspInit+0xe4>)
 80012bc:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 80012be:	4b17      	ldr	r3, [pc, #92]	@ (800131c <HAL_UART_MspInit+0xe0>)
 80012c0:	2214      	movs	r2, #20
 80012c2:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80012c4:	4b15      	ldr	r3, [pc, #84]	@ (800131c <HAL_UART_MspInit+0xe0>)
 80012c6:	2210      	movs	r2, #16
 80012c8:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80012ca:	4b14      	ldr	r3, [pc, #80]	@ (800131c <HAL_UART_MspInit+0xe0>)
 80012cc:	2200      	movs	r2, #0
 80012ce:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80012d0:	4b12      	ldr	r3, [pc, #72]	@ (800131c <HAL_UART_MspInit+0xe0>)
 80012d2:	2280      	movs	r2, #128	@ 0x80
 80012d4:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80012d6:	4b11      	ldr	r3, [pc, #68]	@ (800131c <HAL_UART_MspInit+0xe0>)
 80012d8:	2200      	movs	r2, #0
 80012da:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80012dc:	4b0f      	ldr	r3, [pc, #60]	@ (800131c <HAL_UART_MspInit+0xe0>)
 80012de:	2200      	movs	r2, #0
 80012e0:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 80012e2:	4b0e      	ldr	r3, [pc, #56]	@ (800131c <HAL_UART_MspInit+0xe0>)
 80012e4:	2200      	movs	r2, #0
 80012e6:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 80012e8:	4b0c      	ldr	r3, [pc, #48]	@ (800131c <HAL_UART_MspInit+0xe0>)
 80012ea:	2200      	movs	r2, #0
 80012ec:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 80012ee:	480b      	ldr	r0, [pc, #44]	@ (800131c <HAL_UART_MspInit+0xe0>)
 80012f0:	f000 fbaa 	bl	8001a48 <HAL_DMA_Init>
 80012f4:	4603      	mov	r3, r0
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d001      	beq.n	80012fe <HAL_UART_MspInit+0xc2>
    {
      Error_Handler();
 80012fa:	f7ff fab5 	bl	8000868 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	4a06      	ldr	r2, [pc, #24]	@ (800131c <HAL_UART_MspInit+0xe0>)
 8001302:	67da      	str	r2, [r3, #124]	@ 0x7c
 8001304:	4a05      	ldr	r2, [pc, #20]	@ (800131c <HAL_UART_MspInit+0xe0>)
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	6293      	str	r3, [r2, #40]	@ 0x28

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 800130a:	bf00      	nop
 800130c:	3758      	adds	r7, #88	@ 0x58
 800130e:	46bd      	mov	sp, r7
 8001310:	bd80      	pop	{r7, pc}
 8001312:	bf00      	nop
 8001314:	40004400 	.word	0x40004400
 8001318:	000c0004 	.word	0x000c0004
 800131c:	2000014c 	.word	0x2000014c
 8001320:	40020058 	.word	0x40020058

08001324 <HAL_UART_MspDeInit>:

void HAL_UART_MspDeInit(UART_HandleTypeDef* uartHandle)
{
 8001324:	b580      	push	{r7, lr}
 8001326:	b082      	sub	sp, #8
 8001328:	af00      	add	r7, sp, #0
 800132a:	6078      	str	r0, [r7, #4]

  if(uartHandle->Instance==USART2)
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	4a0a      	ldr	r2, [pc, #40]	@ (800135c <HAL_UART_MspDeInit+0x38>)
 8001332:	4293      	cmp	r3, r2
 8001334:	d10d      	bne.n	8001352 <HAL_UART_MspDeInit+0x2e>
  {
  /* USER CODE BEGIN USART2_MspDeInit 0 */

  /* USER CODE END USART2_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART2_CLK_DISABLE();
 8001336:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 800133a:	f7ff ff21 	bl	8001180 <LL_APB1_GRP1_DisableClock>

    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2|GPIO_PIN_3);
 800133e:	210c      	movs	r1, #12
 8001340:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001344:	f001 f80c 	bl	8002360 <HAL_GPIO_DeInit>

    /* USART2 DMA DeInit */
    HAL_DMA_DeInit(uartHandle->hdmatx);
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800134c:	4618      	mov	r0, r3
 800134e:	f000 fc23 	bl	8001b98 <HAL_DMA_DeInit>
  /* USER CODE BEGIN USART2_MspDeInit 1 */

  /* USER CODE END USART2_MspDeInit 1 */
  }
}
 8001352:	bf00      	nop
 8001354:	3708      	adds	r7, #8
 8001356:	46bd      	mov	sp, r7
 8001358:	bd80      	pop	{r7, pc}
 800135a:	bf00      	nop
 800135c:	40004400 	.word	0x40004400

08001360 <LL_APB1_GRP1_ForceReset>:
{
 8001360:	b480      	push	{r7}
 8001362:	b083      	sub	sp, #12
 8001364:	af00      	add	r7, sp, #0
 8001366:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1RSTR1, Periphs);
 8001368:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800136c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800136e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	4313      	orrs	r3, r2
 8001376:	638b      	str	r3, [r1, #56]	@ 0x38
}
 8001378:	bf00      	nop
 800137a:	370c      	adds	r7, #12
 800137c:	46bd      	mov	sp, r7
 800137e:	bc80      	pop	{r7}
 8001380:	4770      	bx	lr

08001382 <LL_APB1_GRP1_ReleaseReset>:
{
 8001382:	b480      	push	{r7}
 8001384:	b083      	sub	sp, #12
 8001386:	af00      	add	r7, sp, #0
 8001388:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB1RSTR1, Periphs);
 800138a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800138e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	43db      	mvns	r3, r3
 8001394:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001398:	4013      	ands	r3, r2
 800139a:	638b      	str	r3, [r1, #56]	@ 0x38
}
 800139c:	bf00      	nop
 800139e:	370c      	adds	r7, #12
 80013a0:	46bd      	mov	sp, r7
 80013a2:	bc80      	pop	{r7}
 80013a4:	4770      	bx	lr
	...

080013a8 <LL_EXTI_EnableIT_0_31>:
{
 80013a8:	b480      	push	{r7}
 80013aa:	b083      	sub	sp, #12
 80013ac:	af00      	add	r7, sp, #0
 80013ae:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 80013b0:	4b06      	ldr	r3, [pc, #24]	@ (80013cc <LL_EXTI_EnableIT_0_31+0x24>)
 80013b2:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 80013b6:	4905      	ldr	r1, [pc, #20]	@ (80013cc <LL_EXTI_EnableIT_0_31+0x24>)
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	4313      	orrs	r3, r2
 80013bc:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
}
 80013c0:	bf00      	nop
 80013c2:	370c      	adds	r7, #12
 80013c4:	46bd      	mov	sp, r7
 80013c6:	bc80      	pop	{r7}
 80013c8:	4770      	bx	lr
 80013ca:	bf00      	nop
 80013cc:	58000800 	.word	0x58000800

080013d0 <vcom_Init>:
/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/

UTIL_ADV_TRACE_Status_t vcom_Init(void (*cb)(void *))
{
 80013d0:	b580      	push	{r7, lr}
 80013d2:	b082      	sub	sp, #8
 80013d4:	af00      	add	r7, sp, #0
 80013d6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN vcom_Init_1 */

  /* USER CODE END vcom_Init_1 */
  TxCpltCallback = cb;
 80013d8:	4a07      	ldr	r2, [pc, #28]	@ (80013f8 <vcom_Init+0x28>)
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	6013      	str	r3, [r2, #0]
  MX_DMA_Init();
 80013de:	f7ff f881 	bl	80004e4 <MX_DMA_Init>
  MX_USART2_UART_Init();
 80013e2:	f7ff fedf 	bl	80011a4 <MX_USART2_UART_Init>
  LL_EXTI_EnableIT_0_31(LL_EXTI_LINE_27);
 80013e6:	f04f 6000 	mov.w	r0, #134217728	@ 0x8000000
 80013ea:	f7ff ffdd 	bl	80013a8 <LL_EXTI_EnableIT_0_31>
  return UTIL_ADV_TRACE_OK;
 80013ee:	2300      	movs	r3, #0
  /* USER CODE BEGIN vcom_Init_2 */

  /* USER CODE END vcom_Init_2 */
}
 80013f0:	4618      	mov	r0, r3
 80013f2:	3708      	adds	r7, #8
 80013f4:	46bd      	mov	sp, r7
 80013f6:	bd80      	pop	{r7, pc}
 80013f8:	200001b0 	.word	0x200001b0

080013fc <vcom_DeInit>:

UTIL_ADV_TRACE_Status_t vcom_DeInit(void)
{
 80013fc:	b580      	push	{r7, lr}
 80013fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN vcom_DeInit_1 */

  /* USER CODE END vcom_DeInit_1 */
  /* ##-1- Reset peripherals ################################################## */
  __HAL_RCC_USART2_FORCE_RESET();
 8001400:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 8001404:	f7ff ffac 	bl	8001360 <LL_APB1_GRP1_ForceReset>
  __HAL_RCC_USART2_RELEASE_RESET();
 8001408:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 800140c:	f7ff ffb9 	bl	8001382 <LL_APB1_GRP1_ReleaseReset>

  /* ##-2- MspDeInit ################################################## */
  HAL_UART_MspDeInit(&huart2);
 8001410:	4804      	ldr	r0, [pc, #16]	@ (8001424 <vcom_DeInit+0x28>)
 8001412:	f7ff ff87 	bl	8001324 <HAL_UART_MspDeInit>

  /* ##-3- Disable the NVIC for DMA ########################################### */
  /* USER CODE BEGIN 1 */
  HAL_NVIC_DisableIRQ(DMA1_Channel5_IRQn);
 8001416:	200f      	movs	r0, #15
 8001418:	f000 fb07 	bl	8001a2a <HAL_NVIC_DisableIRQ>

  return UTIL_ADV_TRACE_OK;
 800141c:	2300      	movs	r3, #0
  /* USER CODE END 1 */
  /* USER CODE BEGIN vcom_DeInit_2 */

  /* USER CODE END vcom_DeInit_2 */
}
 800141e:	4618      	mov	r0, r3
 8001420:	bd80      	pop	{r7, pc}
 8001422:	bf00      	nop
 8001424:	200000b8 	.word	0x200000b8

08001428 <vcom_Trace_DMA>:

  /* USER CODE END vcom_Trace_2 */
}

UTIL_ADV_TRACE_Status_t vcom_Trace_DMA(uint8_t *p_data, uint16_t size)
{
 8001428:	b580      	push	{r7, lr}
 800142a:	b082      	sub	sp, #8
 800142c:	af00      	add	r7, sp, #0
 800142e:	6078      	str	r0, [r7, #4]
 8001430:	460b      	mov	r3, r1
 8001432:	807b      	strh	r3, [r7, #2]
  /* USER CODE BEGIN vcom_Trace_DMA_1 */

  /* USER CODE END vcom_Trace_DMA_1 */
  HAL_UART_Transmit_DMA(&huart2, p_data, size);
 8001434:	887b      	ldrh	r3, [r7, #2]
 8001436:	461a      	mov	r2, r3
 8001438:	6879      	ldr	r1, [r7, #4]
 800143a:	4804      	ldr	r0, [pc, #16]	@ (800144c <vcom_Trace_DMA+0x24>)
 800143c:	f003 fc72 	bl	8004d24 <HAL_UART_Transmit_DMA>
  return UTIL_ADV_TRACE_OK;
 8001440:	2300      	movs	r3, #0
  /* USER CODE BEGIN vcom_Trace_DMA_2 */

  /* USER CODE END vcom_Trace_DMA_2 */
}
 8001442:	4618      	mov	r0, r3
 8001444:	3708      	adds	r7, #8
 8001446:	46bd      	mov	sp, r7
 8001448:	bd80      	pop	{r7, pc}
 800144a:	bf00      	nop
 800144c:	200000b8 	.word	0x200000b8

08001450 <vcom_ReceiveInit>:

UTIL_ADV_TRACE_Status_t vcom_ReceiveInit(void (*RxCb)(uint8_t *rxChar, uint16_t size, uint8_t error))
{
 8001450:	b580      	push	{r7, lr}
 8001452:	b084      	sub	sp, #16
 8001454:	af00      	add	r7, sp, #0
 8001456:	6078      	str	r0, [r7, #4]

  /* USER CODE END vcom_ReceiveInit_1 */
  UART_WakeUpTypeDef WakeUpSelection;

  /*record call back*/
  RxCpltCallback = RxCb;
 8001458:	4a19      	ldr	r2, [pc, #100]	@ (80014c0 <vcom_ReceiveInit+0x70>)
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	6013      	str	r3, [r2, #0]

  /*Set wakeUp event on start bit*/
  WakeUpSelection.WakeUpEvent = UART_WAKEUP_ON_STARTBIT;
 800145e:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8001462:	60bb      	str	r3, [r7, #8]

  HAL_UARTEx_StopModeWakeUpSourceConfig(&huart2, WakeUpSelection);
 8001464:	f107 0308 	add.w	r3, r7, #8
 8001468:	e893 0006 	ldmia.w	r3, {r1, r2}
 800146c:	4815      	ldr	r0, [pc, #84]	@ (80014c4 <vcom_ReceiveInit+0x74>)
 800146e:	f005 f8a5 	bl	80065bc <HAL_UARTEx_StopModeWakeUpSourceConfig>

  /* Make sure that no UART transfer is on-going */
  while (__HAL_UART_GET_FLAG(&huart2, USART_ISR_BUSY) == SET);
 8001472:	bf00      	nop
 8001474:	4b13      	ldr	r3, [pc, #76]	@ (80014c4 <vcom_ReceiveInit+0x74>)
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	69db      	ldr	r3, [r3, #28]
 800147a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800147e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001482:	d0f7      	beq.n	8001474 <vcom_ReceiveInit+0x24>

  /* Make sure that UART is ready to receive)   */
  while (__HAL_UART_GET_FLAG(&huart2, USART_ISR_REACK) == RESET);
 8001484:	bf00      	nop
 8001486:	4b0f      	ldr	r3, [pc, #60]	@ (80014c4 <vcom_ReceiveInit+0x74>)
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	69db      	ldr	r3, [r3, #28]
 800148c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001490:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001494:	d1f7      	bne.n	8001486 <vcom_ReceiveInit+0x36>

  /* Enable USART interrupt */
  __HAL_UART_ENABLE_IT(&huart2, UART_IT_WUF);
 8001496:	4b0b      	ldr	r3, [pc, #44]	@ (80014c4 <vcom_ReceiveInit+0x74>)
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	689a      	ldr	r2, [r3, #8]
 800149c:	4b09      	ldr	r3, [pc, #36]	@ (80014c4 <vcom_ReceiveInit+0x74>)
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	f442 0280 	orr.w	r2, r2, #4194304	@ 0x400000
 80014a4:	609a      	str	r2, [r3, #8]

  /*Enable wakeup from stop mode*/
  HAL_UARTEx_EnableStopMode(&huart2);
 80014a6:	4807      	ldr	r0, [pc, #28]	@ (80014c4 <vcom_ReceiveInit+0x74>)
 80014a8:	f005 f8e3 	bl	8006672 <HAL_UARTEx_EnableStopMode>

  /*Start LPUART receive on IT*/
  HAL_UART_Receive_IT(&huart2, &charRx, 1);
 80014ac:	2201      	movs	r2, #1
 80014ae:	4906      	ldr	r1, [pc, #24]	@ (80014c8 <vcom_ReceiveInit+0x78>)
 80014b0:	4804      	ldr	r0, [pc, #16]	@ (80014c4 <vcom_ReceiveInit+0x74>)
 80014b2:	f003 fbeb 	bl	8004c8c <HAL_UART_Receive_IT>

  return UTIL_ADV_TRACE_OK;
 80014b6:	2300      	movs	r3, #0
  /* USER CODE BEGIN vcom_ReceiveInit_2 */

  /* USER CODE END vcom_ReceiveInit_2 */
}
 80014b8:	4618      	mov	r0, r3
 80014ba:	3710      	adds	r7, #16
 80014bc:	46bd      	mov	sp, r7
 80014be:	bd80      	pop	{r7, pc}
 80014c0:	200001b4 	.word	0x200001b4
 80014c4:	200000b8 	.word	0x200000b8
 80014c8:	200001ac 	.word	0x200001ac

080014cc <HAL_UART_TxCpltCallback>:

  /* USER CODE END vcom_Resume_2 */
}

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80014cc:	b580      	push	{r7, lr}
 80014ce:	b082      	sub	sp, #8
 80014d0:	af00      	add	r7, sp, #0
 80014d2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_UART_TxCpltCallback_1 */

  /* USER CODE END HAL_UART_TxCpltCallback_1 */
  /* buffer transmission complete*/
  if (huart->Instance == USART2)
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	4a05      	ldr	r2, [pc, #20]	@ (80014f0 <HAL_UART_TxCpltCallback+0x24>)
 80014da:	4293      	cmp	r3, r2
 80014dc:	d103      	bne.n	80014e6 <HAL_UART_TxCpltCallback+0x1a>
  {
    TxCpltCallback(NULL);
 80014de:	4b05      	ldr	r3, [pc, #20]	@ (80014f4 <HAL_UART_TxCpltCallback+0x28>)
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	2000      	movs	r0, #0
 80014e4:	4798      	blx	r3
  }
  /* USER CODE BEGIN HAL_UART_TxCpltCallback_2 */

  /* USER CODE END HAL_UART_TxCpltCallback_2 */
}
 80014e6:	bf00      	nop
 80014e8:	3708      	adds	r7, #8
 80014ea:	46bd      	mov	sp, r7
 80014ec:	bd80      	pop	{r7, pc}
 80014ee:	bf00      	nop
 80014f0:	40004400 	.word	0x40004400
 80014f4:	200001b0 	.word	0x200001b0

080014f8 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80014f8:	b580      	push	{r7, lr}
 80014fa:	b082      	sub	sp, #8
 80014fc:	af00      	add	r7, sp, #0
 80014fe:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_UART_RxCpltCallback_1 */

  /* USER CODE END HAL_UART_RxCpltCallback_1 */
  if (huart->Instance == USART2)
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	4a0d      	ldr	r2, [pc, #52]	@ (800153c <HAL_UART_RxCpltCallback+0x44>)
 8001506:	4293      	cmp	r3, r2
 8001508:	d113      	bne.n	8001532 <HAL_UART_RxCpltCallback+0x3a>
  {
    if ((NULL != RxCpltCallback) && (HAL_UART_ERROR_NONE == huart->ErrorCode))
 800150a:	4b0d      	ldr	r3, [pc, #52]	@ (8001540 <HAL_UART_RxCpltCallback+0x48>)
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	2b00      	cmp	r3, #0
 8001510:	d00a      	beq.n	8001528 <HAL_UART_RxCpltCallback+0x30>
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001518:	2b00      	cmp	r3, #0
 800151a:	d105      	bne.n	8001528 <HAL_UART_RxCpltCallback+0x30>
    {
      RxCpltCallback(&charRx, 1, 0);
 800151c:	4b08      	ldr	r3, [pc, #32]	@ (8001540 <HAL_UART_RxCpltCallback+0x48>)
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	2200      	movs	r2, #0
 8001522:	2101      	movs	r1, #1
 8001524:	4807      	ldr	r0, [pc, #28]	@ (8001544 <HAL_UART_RxCpltCallback+0x4c>)
 8001526:	4798      	blx	r3
    }
    HAL_UART_Receive_IT(huart, &charRx, 1);
 8001528:	2201      	movs	r2, #1
 800152a:	4906      	ldr	r1, [pc, #24]	@ (8001544 <HAL_UART_RxCpltCallback+0x4c>)
 800152c:	6878      	ldr	r0, [r7, #4]
 800152e:	f003 fbad 	bl	8004c8c <HAL_UART_Receive_IT>
  }
  /* USER CODE BEGIN HAL_UART_RxCpltCallback_2 */

  /* USER CODE END HAL_UART_RxCpltCallback_2 */
}
 8001532:	bf00      	nop
 8001534:	3708      	adds	r7, #8
 8001536:	46bd      	mov	sp, r7
 8001538:	bd80      	pop	{r7, pc}
 800153a:	bf00      	nop
 800153c:	40004400 	.word	0x40004400
 8001540:	200001b4 	.word	0x200001b4
 8001544:	200001ac 	.word	0x200001ac

08001548 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001548:	480d      	ldr	r0, [pc, #52]	@ (8001580 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800154a:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 800154c:	f7ff fba4 	bl	8000c98 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001550:	480c      	ldr	r0, [pc, #48]	@ (8001584 <LoopForever+0x6>)
  ldr r1, =_edata
 8001552:	490d      	ldr	r1, [pc, #52]	@ (8001588 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001554:	4a0d      	ldr	r2, [pc, #52]	@ (800158c <LoopForever+0xe>)
  movs r3, #0
 8001556:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001558:	e002      	b.n	8001560 <LoopCopyDataInit>

0800155a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800155a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800155c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800155e:	3304      	adds	r3, #4

08001560 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001560:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001562:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001564:	d3f9      	bcc.n	800155a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001566:	4a0a      	ldr	r2, [pc, #40]	@ (8001590 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001568:	4c0a      	ldr	r4, [pc, #40]	@ (8001594 <LoopForever+0x16>)
  movs r3, #0
 800156a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800156c:	e001      	b.n	8001572 <LoopFillZerobss>

0800156e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800156e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001570:	3204      	adds	r2, #4

08001572 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001572:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001574:	d3fb      	bcc.n	800156e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8001576:	f009 fcff 	bl	800af78 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800157a:	f7ff f8ff 	bl	800077c <main>

0800157e <LoopForever>:

LoopForever:
    b LoopForever
 800157e:	e7fe      	b.n	800157e <LoopForever>
  ldr   r0, =_estack
 8001580:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8001584:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001588:	20000014 	.word	0x20000014
  ldr r2, =_sidata
 800158c:	0800b33c 	.word	0x0800b33c
  ldr r2, =_sbss
 8001590:	20000014 	.word	0x20000014
  ldr r4, =_ebss
 8001594:	2000067c 	.word	0x2000067c

08001598 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001598:	e7fe      	b.n	8001598 <ADC_IRQHandler>

0800159a <LL_AHB2_GRP1_EnableClock>:
{
 800159a:	b480      	push	{r7}
 800159c:	b085      	sub	sp, #20
 800159e:	af00      	add	r7, sp, #0
 80015a0:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 80015a2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80015a6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80015a8:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	4313      	orrs	r3, r2
 80015b0:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80015b2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80015b6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	4013      	ands	r3, r2
 80015bc:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80015be:	68fb      	ldr	r3, [r7, #12]
}
 80015c0:	bf00      	nop
 80015c2:	3714      	adds	r7, #20
 80015c4:	46bd      	mov	sp, r7
 80015c6:	bc80      	pop	{r7}
 80015c8:	4770      	bx	lr
	...

080015cc <BSP_RADIO_Init>:
/**
  * @brief  Init Radio Switch
  * @retval BSP status
  */
int32_t BSP_RADIO_Init(void)
{
 80015cc:	b580      	push	{r7, lr}
 80015ce:	b086      	sub	sp, #24
 80015d0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  gpio_init_structure = {0};
 80015d2:	1d3b      	adds	r3, r7, #4
 80015d4:	2200      	movs	r2, #0
 80015d6:	601a      	str	r2, [r3, #0]
 80015d8:	605a      	str	r2, [r3, #4]
 80015da:	609a      	str	r2, [r3, #8]
 80015dc:	60da      	str	r2, [r3, #12]
 80015de:	611a      	str	r2, [r3, #16]

  /* Enable the Radio Switch Clock */
  RF_SW_CTRL3_GPIO_CLK_ENABLE();
 80015e0:	2004      	movs	r0, #4
 80015e2:	f7ff ffda 	bl	800159a <LL_AHB2_GRP1_EnableClock>

  /* Configure the Radio Switch pin */
  gpio_init_structure.Pin   = RF_SW_CTRL1_PIN;
 80015e6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80015ea:	607b      	str	r3, [r7, #4]
  gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 80015ec:	2301      	movs	r3, #1
 80015ee:	60bb      	str	r3, [r7, #8]
  gpio_init_structure.Pull  = GPIO_NOPULL;
 80015f0:	2300      	movs	r3, #0
 80015f2:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015f4:	2303      	movs	r3, #3
 80015f6:	613b      	str	r3, [r7, #16]

  HAL_GPIO_Init(RF_SW_CTRL1_GPIO_PORT, &gpio_init_structure);
 80015f8:	1d3b      	adds	r3, r7, #4
 80015fa:	4619      	mov	r1, r3
 80015fc:	4813      	ldr	r0, [pc, #76]	@ (800164c <BSP_RADIO_Init+0x80>)
 80015fe:	f000 fd4f 	bl	80020a0 <HAL_GPIO_Init>

  gpio_init_structure.Pin = RF_SW_CTRL2_PIN;
 8001602:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001606:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(RF_SW_CTRL2_GPIO_PORT, &gpio_init_structure);
 8001608:	1d3b      	adds	r3, r7, #4
 800160a:	4619      	mov	r1, r3
 800160c:	4810      	ldr	r0, [pc, #64]	@ (8001650 <BSP_RADIO_Init+0x84>)
 800160e:	f000 fd47 	bl	80020a0 <HAL_GPIO_Init>

  gpio_init_structure.Pin = RF_SW_CTRL3_PIN;
 8001612:	2308      	movs	r3, #8
 8001614:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(RF_SW_CTRL3_GPIO_PORT, &gpio_init_structure);
 8001616:	1d3b      	adds	r3, r7, #4
 8001618:	4619      	mov	r1, r3
 800161a:	480d      	ldr	r0, [pc, #52]	@ (8001650 <BSP_RADIO_Init+0x84>)
 800161c:	f000 fd40 	bl	80020a0 <HAL_GPIO_Init>

  HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET);
 8001620:	2200      	movs	r2, #0
 8001622:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001626:	480a      	ldr	r0, [pc, #40]	@ (8001650 <BSP_RADIO_Init+0x84>)
 8001628:	f000 ff68 	bl	80024fc <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET);
 800162c:	2200      	movs	r2, #0
 800162e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001632:	4806      	ldr	r0, [pc, #24]	@ (800164c <BSP_RADIO_Init+0x80>)
 8001634:	f000 ff62 	bl	80024fc <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_RESET);
 8001638:	2200      	movs	r2, #0
 800163a:	2108      	movs	r1, #8
 800163c:	4804      	ldr	r0, [pc, #16]	@ (8001650 <BSP_RADIO_Init+0x84>)
 800163e:	f000 ff5d 	bl	80024fc <HAL_GPIO_WritePin>

  return BSP_ERROR_NONE;
 8001642:	2300      	movs	r3, #0
}
 8001644:	4618      	mov	r0, r3
 8001646:	3718      	adds	r7, #24
 8001648:	46bd      	mov	sp, r7
 800164a:	bd80      	pop	{r7, pc}
 800164c:	48000400 	.word	0x48000400
 8001650:	48000800 	.word	0x48000800

08001654 <BSP_RADIO_ConfigRFSwitch>:
  *           @arg RADIO_SWITCH_RFO_LP
  *           @arg RADIO_SWITCH_RFO_HP
  * @retval BSP status
  */
int32_t BSP_RADIO_ConfigRFSwitch(BSP_RADIO_Switch_TypeDef Config)
{
 8001654:	b580      	push	{r7, lr}
 8001656:	b082      	sub	sp, #8
 8001658:	af00      	add	r7, sp, #0
 800165a:	4603      	mov	r3, r0
 800165c:	71fb      	strb	r3, [r7, #7]
  switch (Config)
 800165e:	79fb      	ldrb	r3, [r7, #7]
 8001660:	2b03      	cmp	r3, #3
 8001662:	d853      	bhi.n	800170c <BSP_RADIO_ConfigRFSwitch+0xb8>
 8001664:	a201      	add	r2, pc, #4	@ (adr r2, 800166c <BSP_RADIO_ConfigRFSwitch+0x18>)
 8001666:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800166a:	bf00      	nop
 800166c:	0800167d 	.word	0x0800167d
 8001670:	080016a1 	.word	0x080016a1
 8001674:	080016c5 	.word	0x080016c5
 8001678:	080016e9 	.word	0x080016e9
  {
    case RADIO_SWITCH_OFF:
    {
      /* Turn off switch */
      HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_RESET);
 800167c:	2200      	movs	r2, #0
 800167e:	2108      	movs	r1, #8
 8001680:	4825      	ldr	r0, [pc, #148]	@ (8001718 <BSP_RADIO_ConfigRFSwitch+0xc4>)
 8001682:	f000 ff3b 	bl	80024fc <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET);
 8001686:	2200      	movs	r2, #0
 8001688:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800168c:	4823      	ldr	r0, [pc, #140]	@ (800171c <BSP_RADIO_ConfigRFSwitch+0xc8>)
 800168e:	f000 ff35 	bl	80024fc <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET);
 8001692:	2200      	movs	r2, #0
 8001694:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001698:	481f      	ldr	r0, [pc, #124]	@ (8001718 <BSP_RADIO_ConfigRFSwitch+0xc4>)
 800169a:	f000 ff2f 	bl	80024fc <HAL_GPIO_WritePin>
      break;
 800169e:	e036      	b.n	800170e <BSP_RADIO_ConfigRFSwitch+0xba>
    }
    case RADIO_SWITCH_RX:
    {
      /*Turns On in Rx Mode the RF Switch */
      HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_SET);
 80016a0:	2201      	movs	r2, #1
 80016a2:	2108      	movs	r1, #8
 80016a4:	481c      	ldr	r0, [pc, #112]	@ (8001718 <BSP_RADIO_ConfigRFSwitch+0xc4>)
 80016a6:	f000 ff29 	bl	80024fc <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_SET);
 80016aa:	2201      	movs	r2, #1
 80016ac:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80016b0:	481a      	ldr	r0, [pc, #104]	@ (800171c <BSP_RADIO_ConfigRFSwitch+0xc8>)
 80016b2:	f000 ff23 	bl	80024fc <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET);
 80016b6:	2200      	movs	r2, #0
 80016b8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80016bc:	4816      	ldr	r0, [pc, #88]	@ (8001718 <BSP_RADIO_ConfigRFSwitch+0xc4>)
 80016be:	f000 ff1d 	bl	80024fc <HAL_GPIO_WritePin>
      break;
 80016c2:	e024      	b.n	800170e <BSP_RADIO_ConfigRFSwitch+0xba>
    }
    case RADIO_SWITCH_RFO_LP:
    {
      /*Turns On in Tx Low Power the RF Switch */
      HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_SET);
 80016c4:	2201      	movs	r2, #1
 80016c6:	2108      	movs	r1, #8
 80016c8:	4813      	ldr	r0, [pc, #76]	@ (8001718 <BSP_RADIO_ConfigRFSwitch+0xc4>)
 80016ca:	f000 ff17 	bl	80024fc <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_SET);
 80016ce:	2201      	movs	r2, #1
 80016d0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80016d4:	4811      	ldr	r0, [pc, #68]	@ (800171c <BSP_RADIO_ConfigRFSwitch+0xc8>)
 80016d6:	f000 ff11 	bl	80024fc <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_SET);
 80016da:	2201      	movs	r2, #1
 80016dc:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80016e0:	480d      	ldr	r0, [pc, #52]	@ (8001718 <BSP_RADIO_ConfigRFSwitch+0xc4>)
 80016e2:	f000 ff0b 	bl	80024fc <HAL_GPIO_WritePin>
      break;
 80016e6:	e012      	b.n	800170e <BSP_RADIO_ConfigRFSwitch+0xba>
    }
    case RADIO_SWITCH_RFO_HP:
    {
      /*Turns On in Tx High Power the RF Switch */
      HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_SET);
 80016e8:	2201      	movs	r2, #1
 80016ea:	2108      	movs	r1, #8
 80016ec:	480a      	ldr	r0, [pc, #40]	@ (8001718 <BSP_RADIO_ConfigRFSwitch+0xc4>)
 80016ee:	f000 ff05 	bl	80024fc <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET);
 80016f2:	2200      	movs	r2, #0
 80016f4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80016f8:	4808      	ldr	r0, [pc, #32]	@ (800171c <BSP_RADIO_ConfigRFSwitch+0xc8>)
 80016fa:	f000 feff 	bl	80024fc <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_SET);
 80016fe:	2201      	movs	r2, #1
 8001700:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001704:	4804      	ldr	r0, [pc, #16]	@ (8001718 <BSP_RADIO_ConfigRFSwitch+0xc4>)
 8001706:	f000 fef9 	bl	80024fc <HAL_GPIO_WritePin>
      break;
 800170a:	e000      	b.n	800170e <BSP_RADIO_ConfigRFSwitch+0xba>
    }
    default:
      break;
 800170c:	bf00      	nop
  }

  return BSP_ERROR_NONE;
 800170e:	2300      	movs	r3, #0
}
 8001710:	4618      	mov	r0, r3
 8001712:	3708      	adds	r7, #8
 8001714:	46bd      	mov	sp, r7
 8001716:	bd80      	pop	{r7, pc}
 8001718:	48000800 	.word	0x48000800
 800171c:	48000400 	.word	0x48000400

08001720 <BSP_RADIO_GetTxConfig>:
  *  RADIO_CONF_RFO_LP_HP
  *  RADIO_CONF_RFO_LP
  *  RADIO_CONF_RFO_HP
  */
int32_t BSP_RADIO_GetTxConfig(void)
{
 8001720:	b480      	push	{r7}
 8001722:	af00      	add	r7, sp, #0
  return RADIO_CONF_RFO_LP_HP;
 8001724:	2300      	movs	r3, #0
}
 8001726:	4618      	mov	r0, r3
 8001728:	46bd      	mov	sp, r7
 800172a:	bc80      	pop	{r7}
 800172c:	4770      	bx	lr

0800172e <BSP_RADIO_IsTCXO>:
  * @retval
  *  RADIO_CONF_TCXO_NOT_SUPPORTED
  *  RADIO_CONF_TCXO_SUPPORTED
  */
int32_t BSP_RADIO_IsTCXO(void)
{
 800172e:	b480      	push	{r7}
 8001730:	af00      	add	r7, sp, #0
  return RADIO_CONF_TCXO_NOT_SUPPORTED;
 8001732:	2300      	movs	r3, #0
}
 8001734:	4618      	mov	r0, r3
 8001736:	46bd      	mov	sp, r7
 8001738:	bc80      	pop	{r7}
 800173a:	4770      	bx	lr

0800173c <BSP_RADIO_IsDCDC>:
  * @retval
  *  RADIO_CONF_DCDC_NOT_SUPPORTED
  *  RADIO_CONF_DCDC_SUPPORTED
  */
int32_t BSP_RADIO_IsDCDC(void)
{
 800173c:	b480      	push	{r7}
 800173e:	af00      	add	r7, sp, #0
  return RADIO_CONF_DCDC_SUPPORTED;
 8001740:	2301      	movs	r3, #1
}
 8001742:	4618      	mov	r0, r3
 8001744:	46bd      	mov	sp, r7
 8001746:	bc80      	pop	{r7}
 8001748:	4770      	bx	lr

0800174a <BSP_RADIO_GetRFOMaxPowerConfig>:
  * @retval
  *    RADIO_CONF_RFO_LP_MAX_15_dBm for LP mode
  *    RADIO_CONF_RFO_HP_MAX_22_dBm for HP mode
  */
int32_t BSP_RADIO_GetRFOMaxPowerConfig(BSP_RADIO_RFOMaxPowerConfig_TypeDef Config)
{
 800174a:	b480      	push	{r7}
 800174c:	b085      	sub	sp, #20
 800174e:	af00      	add	r7, sp, #0
 8001750:	4603      	mov	r3, r0
 8001752:	71fb      	strb	r3, [r7, #7]
  int32_t ret;

  if(Config == RADIO_RFO_LP_MAXPOWER)
 8001754:	79fb      	ldrb	r3, [r7, #7]
 8001756:	2b00      	cmp	r3, #0
 8001758:	d102      	bne.n	8001760 <BSP_RADIO_GetRFOMaxPowerConfig+0x16>
  {
    ret = RADIO_CONF_RFO_LP_MAX_15_dBm;
 800175a:	230f      	movs	r3, #15
 800175c:	60fb      	str	r3, [r7, #12]
 800175e:	e001      	b.n	8001764 <BSP_RADIO_GetRFOMaxPowerConfig+0x1a>
  }
  else
  {
    ret = RADIO_CONF_RFO_HP_MAX_22_dBm;
 8001760:	2316      	movs	r3, #22
 8001762:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8001764:	68fb      	ldr	r3, [r7, #12]
}
 8001766:	4618      	mov	r0, r3
 8001768:	3714      	adds	r7, #20
 800176a:	46bd      	mov	sp, r7
 800176c:	bc80      	pop	{r7}
 800176e:	4770      	bx	lr

08001770 <LL_DBGMCU_EnableDBGSleepMode>:
  * @brief  Enable the CPU1 Debug Module during SLEEP mode
  * @rmtoll DBGMCU_CR    DBG_SLEEP     LL_DBGMCU_EnableDBGSleepMode
  * @retval None
  */
__STATIC_INLINE void LL_DBGMCU_EnableDBGSleepMode(void)
{
 8001770:	b480      	push	{r7}
 8001772:	af00      	add	r7, sp, #0
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP);
 8001774:	4b04      	ldr	r3, [pc, #16]	@ (8001788 <LL_DBGMCU_EnableDBGSleepMode+0x18>)
 8001776:	685b      	ldr	r3, [r3, #4]
 8001778:	4a03      	ldr	r2, [pc, #12]	@ (8001788 <LL_DBGMCU_EnableDBGSleepMode+0x18>)
 800177a:	f043 0301 	orr.w	r3, r3, #1
 800177e:	6053      	str	r3, [r2, #4]
}
 8001780:	bf00      	nop
 8001782:	46bd      	mov	sp, r7
 8001784:	bc80      	pop	{r7}
 8001786:	4770      	bx	lr
 8001788:	e0042000 	.word	0xe0042000

0800178c <LL_DBGMCU_EnableDBGStopMode>:
  *        in Stop mode even when this bit is enabled
  * @rmtoll DBGMCU_CR    DBG_STOP      LL_DBGMCU_EnableDBGStopMode
  * @retval None
  */
__STATIC_INLINE void LL_DBGMCU_EnableDBGStopMode(void)
{
 800178c:	b480      	push	{r7}
 800178e:	af00      	add	r7, sp, #0
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
 8001790:	4b04      	ldr	r3, [pc, #16]	@ (80017a4 <LL_DBGMCU_EnableDBGStopMode+0x18>)
 8001792:	685b      	ldr	r3, [r3, #4]
 8001794:	4a03      	ldr	r2, [pc, #12]	@ (80017a4 <LL_DBGMCU_EnableDBGStopMode+0x18>)
 8001796:	f043 0302 	orr.w	r3, r3, #2
 800179a:	6053      	str	r3, [r2, #4]
}
 800179c:	bf00      	nop
 800179e:	46bd      	mov	sp, r7
 80017a0:	bc80      	pop	{r7}
 80017a2:	4770      	bx	lr
 80017a4:	e0042000 	.word	0xe0042000

080017a8 <LL_DBGMCU_EnableDBGStandbyMode>:
  *        in Standby mode even when this bit is enabled
  * @rmtoll DBGMCU_CR    DBG_STANDBY   LL_DBGMCU_EnableDBGStandbyMode
  * @retval None
  */
__STATIC_INLINE void LL_DBGMCU_EnableDBGStandbyMode(void)
{
 80017a8:	b480      	push	{r7}
 80017aa:	af00      	add	r7, sp, #0
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY);
 80017ac:	4b04      	ldr	r3, [pc, #16]	@ (80017c0 <LL_DBGMCU_EnableDBGStandbyMode+0x18>)
 80017ae:	685b      	ldr	r3, [r3, #4]
 80017b0:	4a03      	ldr	r2, [pc, #12]	@ (80017c0 <LL_DBGMCU_EnableDBGStandbyMode+0x18>)
 80017b2:	f043 0304 	orr.w	r3, r3, #4
 80017b6:	6053      	str	r3, [r2, #4]
}
 80017b8:	bf00      	nop
 80017ba:	46bd      	mov	sp, r7
 80017bc:	bc80      	pop	{r7}
 80017be:	4770      	bx	lr
 80017c0:	e0042000 	.word	0xe0042000

080017c4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80017c4:	b580      	push	{r7, lr}
 80017c6:	b082      	sub	sp, #8
 80017c8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80017ca:	2300      	movs	r3, #0
 80017cc:	71fb      	strb	r3, [r7, #7]
#endif /* PREFETCH_ENABLE */

#ifdef CORE_CM0PLUS
#else
  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80017ce:	2003      	movs	r0, #3
 80017d0:	f000 f8f8 	bl	80019c4 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(DUAL_CORE) && defined(CORE_CM0PLUS)
  SystemCoreClock = HAL_RCC_GetHCLK2Freq();
#else
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 80017d4:	f001 fe9a 	bl	800350c <HAL_RCC_GetHCLKFreq>
 80017d8:	4603      	mov	r3, r0
 80017da:	4a09      	ldr	r2, [pc, #36]	@ (8001800 <HAL_Init+0x3c>)
 80017dc:	6013      	str	r3, [r2, #0]
#endif

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80017de:	200f      	movs	r0, #15
 80017e0:	f7ff fa0e 	bl	8000c00 <HAL_InitTick>
 80017e4:	4603      	mov	r3, r0
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d002      	beq.n	80017f0 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 80017ea:	2301      	movs	r3, #1
 80017ec:	71fb      	strb	r3, [r7, #7]
 80017ee:	e001      	b.n	80017f4 <HAL_Init+0x30>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80017f0:	f7ff f8f6 	bl	80009e0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80017f4:	79fb      	ldrb	r3, [r7, #7]
}
 80017f6:	4618      	mov	r0, r3
 80017f8:	3708      	adds	r7, #8
 80017fa:	46bd      	mov	sp, r7
 80017fc:	bd80      	pop	{r7, pc}
 80017fe:	bf00      	nop
 8001800:	20000000 	.word	0x20000000

08001804 <HAL_DBGMCU_EnableDBGSleepMode>:
/**
  * @brief  Enable the CPU1 Debug Module during SLEEP mode
  * @retval None
  */
void HAL_DBGMCU_EnableDBGSleepMode(void)
{
 8001804:	b580      	push	{r7, lr}
 8001806:	af00      	add	r7, sp, #0
  LL_DBGMCU_EnableDBGSleepMode();
 8001808:	f7ff ffb2 	bl	8001770 <LL_DBGMCU_EnableDBGSleepMode>
}
 800180c:	bf00      	nop
 800180e:	bd80      	pop	{r7, pc}

08001810 <HAL_DBGMCU_EnableDBGStopMode>:
  * @note  This functionality does not influence CPU2 operation, CPU2 cannot be debugged
  *        in Stop mode even when this bit is enabled
  * @retval None
  */
void HAL_DBGMCU_EnableDBGStopMode(void)
{
 8001810:	b580      	push	{r7, lr}
 8001812:	af00      	add	r7, sp, #0
  LL_DBGMCU_EnableDBGStopMode();
 8001814:	f7ff ffba 	bl	800178c <LL_DBGMCU_EnableDBGStopMode>
}
 8001818:	bf00      	nop
 800181a:	bd80      	pop	{r7, pc}

0800181c <HAL_DBGMCU_EnableDBGStandbyMode>:
  * @note  This functionality does not influence CPU2 operation, CPU2 cannot be debugged
  *        in Standby mode even when this bit is enabled
  * @retval None
  */
void HAL_DBGMCU_EnableDBGStandbyMode(void)
{
 800181c:	b580      	push	{r7, lr}
 800181e:	af00      	add	r7, sp, #0
  LL_DBGMCU_EnableDBGStandbyMode();
 8001820:	f7ff ffc2 	bl	80017a8 <LL_DBGMCU_EnableDBGStandbyMode>
}
 8001824:	bf00      	nop
 8001826:	bd80      	pop	{r7, pc}

08001828 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001828:	b480      	push	{r7}
 800182a:	b085      	sub	sp, #20
 800182c:	af00      	add	r7, sp, #0
 800182e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	f003 0307 	and.w	r3, r3, #7
 8001836:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001838:	4b0c      	ldr	r3, [pc, #48]	@ (800186c <__NVIC_SetPriorityGrouping+0x44>)
 800183a:	68db      	ldr	r3, [r3, #12]
 800183c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800183e:	68ba      	ldr	r2, [r7, #8]
 8001840:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001844:	4013      	ands	r3, r2
 8001846:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001848:	68fb      	ldr	r3, [r7, #12]
 800184a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800184c:	68bb      	ldr	r3, [r7, #8]
 800184e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001850:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001854:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001858:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800185a:	4a04      	ldr	r2, [pc, #16]	@ (800186c <__NVIC_SetPriorityGrouping+0x44>)
 800185c:	68bb      	ldr	r3, [r7, #8]
 800185e:	60d3      	str	r3, [r2, #12]
}
 8001860:	bf00      	nop
 8001862:	3714      	adds	r7, #20
 8001864:	46bd      	mov	sp, r7
 8001866:	bc80      	pop	{r7}
 8001868:	4770      	bx	lr
 800186a:	bf00      	nop
 800186c:	e000ed00 	.word	0xe000ed00

08001870 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001870:	b480      	push	{r7}
 8001872:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001874:	4b04      	ldr	r3, [pc, #16]	@ (8001888 <__NVIC_GetPriorityGrouping+0x18>)
 8001876:	68db      	ldr	r3, [r3, #12]
 8001878:	0a1b      	lsrs	r3, r3, #8
 800187a:	f003 0307 	and.w	r3, r3, #7
}
 800187e:	4618      	mov	r0, r3
 8001880:	46bd      	mov	sp, r7
 8001882:	bc80      	pop	{r7}
 8001884:	4770      	bx	lr
 8001886:	bf00      	nop
 8001888:	e000ed00 	.word	0xe000ed00

0800188c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800188c:	b480      	push	{r7}
 800188e:	b083      	sub	sp, #12
 8001890:	af00      	add	r7, sp, #0
 8001892:	4603      	mov	r3, r0
 8001894:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001896:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800189a:	2b00      	cmp	r3, #0
 800189c:	db0b      	blt.n	80018b6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800189e:	79fb      	ldrb	r3, [r7, #7]
 80018a0:	f003 021f 	and.w	r2, r3, #31
 80018a4:	4906      	ldr	r1, [pc, #24]	@ (80018c0 <__NVIC_EnableIRQ+0x34>)
 80018a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018aa:	095b      	lsrs	r3, r3, #5
 80018ac:	2001      	movs	r0, #1
 80018ae:	fa00 f202 	lsl.w	r2, r0, r2
 80018b2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80018b6:	bf00      	nop
 80018b8:	370c      	adds	r7, #12
 80018ba:	46bd      	mov	sp, r7
 80018bc:	bc80      	pop	{r7}
 80018be:	4770      	bx	lr
 80018c0:	e000e100 	.word	0xe000e100

080018c4 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80018c4:	b480      	push	{r7}
 80018c6:	b083      	sub	sp, #12
 80018c8:	af00      	add	r7, sp, #0
 80018ca:	4603      	mov	r3, r0
 80018cc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80018ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	db12      	blt.n	80018fc <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80018d6:	79fb      	ldrb	r3, [r7, #7]
 80018d8:	f003 021f 	and.w	r2, r3, #31
 80018dc:	490a      	ldr	r1, [pc, #40]	@ (8001908 <__NVIC_DisableIRQ+0x44>)
 80018de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018e2:	095b      	lsrs	r3, r3, #5
 80018e4:	2001      	movs	r0, #1
 80018e6:	fa00 f202 	lsl.w	r2, r0, r2
 80018ea:	3320      	adds	r3, #32
 80018ec:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80018f0:	f3bf 8f4f 	dsb	sy
}
 80018f4:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80018f6:	f3bf 8f6f 	isb	sy
}
 80018fa:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 80018fc:	bf00      	nop
 80018fe:	370c      	adds	r7, #12
 8001900:	46bd      	mov	sp, r7
 8001902:	bc80      	pop	{r7}
 8001904:	4770      	bx	lr
 8001906:	bf00      	nop
 8001908:	e000e100 	.word	0xe000e100

0800190c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800190c:	b480      	push	{r7}
 800190e:	b083      	sub	sp, #12
 8001910:	af00      	add	r7, sp, #0
 8001912:	4603      	mov	r3, r0
 8001914:	6039      	str	r1, [r7, #0]
 8001916:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001918:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800191c:	2b00      	cmp	r3, #0
 800191e:	db0a      	blt.n	8001936 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001920:	683b      	ldr	r3, [r7, #0]
 8001922:	b2da      	uxtb	r2, r3
 8001924:	490c      	ldr	r1, [pc, #48]	@ (8001958 <__NVIC_SetPriority+0x4c>)
 8001926:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800192a:	0112      	lsls	r2, r2, #4
 800192c:	b2d2      	uxtb	r2, r2
 800192e:	440b      	add	r3, r1
 8001930:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001934:	e00a      	b.n	800194c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001936:	683b      	ldr	r3, [r7, #0]
 8001938:	b2da      	uxtb	r2, r3
 800193a:	4908      	ldr	r1, [pc, #32]	@ (800195c <__NVIC_SetPriority+0x50>)
 800193c:	79fb      	ldrb	r3, [r7, #7]
 800193e:	f003 030f 	and.w	r3, r3, #15
 8001942:	3b04      	subs	r3, #4
 8001944:	0112      	lsls	r2, r2, #4
 8001946:	b2d2      	uxtb	r2, r2
 8001948:	440b      	add	r3, r1
 800194a:	761a      	strb	r2, [r3, #24]
}
 800194c:	bf00      	nop
 800194e:	370c      	adds	r7, #12
 8001950:	46bd      	mov	sp, r7
 8001952:	bc80      	pop	{r7}
 8001954:	4770      	bx	lr
 8001956:	bf00      	nop
 8001958:	e000e100 	.word	0xe000e100
 800195c:	e000ed00 	.word	0xe000ed00

08001960 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001960:	b480      	push	{r7}
 8001962:	b089      	sub	sp, #36	@ 0x24
 8001964:	af00      	add	r7, sp, #0
 8001966:	60f8      	str	r0, [r7, #12]
 8001968:	60b9      	str	r1, [r7, #8]
 800196a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800196c:	68fb      	ldr	r3, [r7, #12]
 800196e:	f003 0307 	and.w	r3, r3, #7
 8001972:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001974:	69fb      	ldr	r3, [r7, #28]
 8001976:	f1c3 0307 	rsb	r3, r3, #7
 800197a:	2b04      	cmp	r3, #4
 800197c:	bf28      	it	cs
 800197e:	2304      	movcs	r3, #4
 8001980:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001982:	69fb      	ldr	r3, [r7, #28]
 8001984:	3304      	adds	r3, #4
 8001986:	2b06      	cmp	r3, #6
 8001988:	d902      	bls.n	8001990 <NVIC_EncodePriority+0x30>
 800198a:	69fb      	ldr	r3, [r7, #28]
 800198c:	3b03      	subs	r3, #3
 800198e:	e000      	b.n	8001992 <NVIC_EncodePriority+0x32>
 8001990:	2300      	movs	r3, #0
 8001992:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001994:	f04f 32ff 	mov.w	r2, #4294967295
 8001998:	69bb      	ldr	r3, [r7, #24]
 800199a:	fa02 f303 	lsl.w	r3, r2, r3
 800199e:	43da      	mvns	r2, r3
 80019a0:	68bb      	ldr	r3, [r7, #8]
 80019a2:	401a      	ands	r2, r3
 80019a4:	697b      	ldr	r3, [r7, #20]
 80019a6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80019a8:	f04f 31ff 	mov.w	r1, #4294967295
 80019ac:	697b      	ldr	r3, [r7, #20]
 80019ae:	fa01 f303 	lsl.w	r3, r1, r3
 80019b2:	43d9      	mvns	r1, r3
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019b8:	4313      	orrs	r3, r2
         );
}
 80019ba:	4618      	mov	r0, r3
 80019bc:	3724      	adds	r7, #36	@ 0x24
 80019be:	46bd      	mov	sp, r7
 80019c0:	bc80      	pop	{r7}
 80019c2:	4770      	bx	lr

080019c4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80019c4:	b580      	push	{r7, lr}
 80019c6:	b082      	sub	sp, #8
 80019c8:	af00      	add	r7, sp, #0
 80019ca:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80019cc:	6878      	ldr	r0, [r7, #4]
 80019ce:	f7ff ff2b 	bl	8001828 <__NVIC_SetPriorityGrouping>
}
 80019d2:	bf00      	nop
 80019d4:	3708      	adds	r7, #8
 80019d6:	46bd      	mov	sp, r7
 80019d8:	bd80      	pop	{r7, pc}

080019da <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80019da:	b580      	push	{r7, lr}
 80019dc:	b086      	sub	sp, #24
 80019de:	af00      	add	r7, sp, #0
 80019e0:	4603      	mov	r3, r0
 80019e2:	60b9      	str	r1, [r7, #8]
 80019e4:	607a      	str	r2, [r7, #4]
 80019e6:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80019e8:	f7ff ff42 	bl	8001870 <__NVIC_GetPriorityGrouping>
 80019ec:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80019ee:	687a      	ldr	r2, [r7, #4]
 80019f0:	68b9      	ldr	r1, [r7, #8]
 80019f2:	6978      	ldr	r0, [r7, #20]
 80019f4:	f7ff ffb4 	bl	8001960 <NVIC_EncodePriority>
 80019f8:	4602      	mov	r2, r0
 80019fa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80019fe:	4611      	mov	r1, r2
 8001a00:	4618      	mov	r0, r3
 8001a02:	f7ff ff83 	bl	800190c <__NVIC_SetPriority>
}
 8001a06:	bf00      	nop
 8001a08:	3718      	adds	r7, #24
 8001a0a:	46bd      	mov	sp, r7
 8001a0c:	bd80      	pop	{r7, pc}

08001a0e <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer
  *          to the appropriate CMSIS device file (stm32wlxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a0e:	b580      	push	{r7, lr}
 8001a10:	b082      	sub	sp, #8
 8001a12:	af00      	add	r7, sp, #0
 8001a14:	4603      	mov	r3, r0
 8001a16:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001a18:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a1c:	4618      	mov	r0, r3
 8001a1e:	f7ff ff35 	bl	800188c <__NVIC_EnableIRQ>
}
 8001a22:	bf00      	nop
 8001a24:	3708      	adds	r7, #8
 8001a26:	46bd      	mov	sp, r7
 8001a28:	bd80      	pop	{r7, pc}

08001a2a <HAL_NVIC_DisableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer
  *          to the appropriate CMSIS device file (stm32wlxxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8001a2a:	b580      	push	{r7, lr}
 8001a2c:	b082      	sub	sp, #8
 8001a2e:	af00      	add	r7, sp, #0
 8001a30:	4603      	mov	r3, r0
 8001a32:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8001a34:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a38:	4618      	mov	r0, r3
 8001a3a:	f7ff ff43 	bl	80018c4 <__NVIC_DisableIRQ>
}
 8001a3e:	bf00      	nop
 8001a40:	3708      	adds	r7, #8
 8001a42:	46bd      	mov	sp, r7
 8001a44:	bd80      	pop	{r7, pc}
	...

08001a48 <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001a48:	b580      	push	{r7, lr}
 8001a4a:	b082      	sub	sp, #8
 8001a4c:	af00      	add	r7, sp, #0
 8001a4e:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	d101      	bne.n	8001a5a <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8001a56:	2301      	movs	r3, #1
 8001a58:	e08e      	b.n	8001b78 <HAL_DMA_Init+0x130>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	461a      	mov	r2, r3
 8001a60:	4b47      	ldr	r3, [pc, #284]	@ (8001b80 <HAL_DMA_Init+0x138>)
 8001a62:	429a      	cmp	r2, r3
 8001a64:	d80f      	bhi.n	8001a86 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	461a      	mov	r2, r3
 8001a6c:	4b45      	ldr	r3, [pc, #276]	@ (8001b84 <HAL_DMA_Init+0x13c>)
 8001a6e:	4413      	add	r3, r2
 8001a70:	4a45      	ldr	r2, [pc, #276]	@ (8001b88 <HAL_DMA_Init+0x140>)
 8001a72:	fba2 2303 	umull	r2, r3, r2, r3
 8001a76:	091b      	lsrs	r3, r3, #4
 8001a78:	009a      	lsls	r2, r3, #2
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	4a42      	ldr	r2, [pc, #264]	@ (8001b8c <HAL_DMA_Init+0x144>)
 8001a82:	641a      	str	r2, [r3, #64]	@ 0x40
 8001a84:	e00e      	b.n	8001aa4 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	461a      	mov	r2, r3
 8001a8c:	4b40      	ldr	r3, [pc, #256]	@ (8001b90 <HAL_DMA_Init+0x148>)
 8001a8e:	4413      	add	r3, r2
 8001a90:	4a3d      	ldr	r2, [pc, #244]	@ (8001b88 <HAL_DMA_Init+0x140>)
 8001a92:	fba2 2303 	umull	r2, r3, r2, r3
 8001a96:	091b      	lsrs	r3, r3, #4
 8001a98:	009a      	lsls	r2, r3, #2
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	4a3c      	ldr	r2, [pc, #240]	@ (8001b94 <HAL_DMA_Init+0x14c>)
 8001aa2:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	2202      	movs	r2, #2
 8001aa8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	687a      	ldr	r2, [r7, #4]
 8001ab4:	6812      	ldr	r2, [r2, #0]
 8001ab6:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8001aba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001abe:	6013      	str	r3, [r2, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	6819      	ldr	r1, [r3, #0]
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	689a      	ldr	r2, [r3, #8]
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	68db      	ldr	r3, [r3, #12]
 8001ace:	431a      	orrs	r2, r3
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	691b      	ldr	r3, [r3, #16]
 8001ad4:	431a      	orrs	r2, r3
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	695b      	ldr	r3, [r3, #20]
 8001ada:	431a      	orrs	r2, r3
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	699b      	ldr	r3, [r3, #24]
 8001ae0:	431a      	orrs	r2, r3
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	69db      	ldr	r3, [r3, #28]
 8001ae6:	431a      	orrs	r2, r3
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	6a1b      	ldr	r3, [r3, #32]
 8001aec:	431a      	orrs	r2, r3
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	430a      	orrs	r2, r1
 8001af4:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8001af6:	6878      	ldr	r0, [r7, #4]
 8001af8:	f000 fa66 	bl	8001fc8 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	689b      	ldr	r3, [r3, #8]
 8001b00:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8001b04:	d102      	bne.n	8001b0c <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	2200      	movs	r2, #0
 8001b0a:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	685a      	ldr	r2, [r3, #4]
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001b14:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8001b18:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b1e:	687a      	ldr	r2, [r7, #4]
 8001b20:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001b22:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	685b      	ldr	r3, [r3, #4]
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	d010      	beq.n	8001b4e <HAL_DMA_Init+0x106>
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	685b      	ldr	r3, [r3, #4]
 8001b30:	2b04      	cmp	r3, #4
 8001b32:	d80c      	bhi.n	8001b4e <HAL_DMA_Init+0x106>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8001b34:	6878      	ldr	r0, [r7, #4]
 8001b36:	f000 fa8f 	bl	8002058 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001b3e:	2200      	movs	r2, #0
 8001b40:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b46:	687a      	ldr	r2, [r7, #4]
 8001b48:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8001b4a:	605a      	str	r2, [r3, #4]
 8001b4c:	e008      	b.n	8001b60 <HAL_DMA_Init+0x118>
  }
  else
  {
    hdma->DMAmuxRequestGen = NULL;
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	2200      	movs	r2, #0
 8001b52:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = NULL;
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	2200      	movs	r2, #0
 8001b58:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	2200      	movs	r2, #0
 8001b5e:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	2200      	movs	r2, #0
 8001b64:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	2201      	movs	r2, #1
 8001b6a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	2200      	movs	r2, #0
 8001b72:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8001b76:	2300      	movs	r3, #0
}
 8001b78:	4618      	mov	r0, r3
 8001b7a:	3708      	adds	r7, #8
 8001b7c:	46bd      	mov	sp, r7
 8001b7e:	bd80      	pop	{r7, pc}
 8001b80:	40020407 	.word	0x40020407
 8001b84:	bffdfff8 	.word	0xbffdfff8
 8001b88:	cccccccd 	.word	0xcccccccd
 8001b8c:	40020000 	.word	0x40020000
 8001b90:	bffdfbf8 	.word	0xbffdfbf8
 8001b94:	40020400 	.word	0x40020400

08001b98 <HAL_DMA_DeInit>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8001b98:	b580      	push	{r7, lr}
 8001b9a:	b082      	sub	sp, #8
 8001b9c:	af00      	add	r7, sp, #0
 8001b9e:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (NULL == hdma)
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d101      	bne.n	8001baa <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8001ba6:	2301      	movs	r3, #1
 8001ba8:	e07b      	b.n	8001ca2 <HAL_DMA_DeInit+0x10a>

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Channelx */
  __HAL_DMA_DISABLE(hdma);
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	681a      	ldr	r2, [r3, #0]
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	f022 0201 	bic.w	r2, r2, #1
 8001bb8:	601a      	str	r2, [r3, #0]

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	461a      	mov	r2, r3
 8001bc0:	4b3a      	ldr	r3, [pc, #232]	@ (8001cac <HAL_DMA_DeInit+0x114>)
 8001bc2:	429a      	cmp	r2, r3
 8001bc4:	d80f      	bhi.n	8001be6 <HAL_DMA_DeInit+0x4e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	461a      	mov	r2, r3
 8001bcc:	4b38      	ldr	r3, [pc, #224]	@ (8001cb0 <HAL_DMA_DeInit+0x118>)
 8001bce:	4413      	add	r3, r2
 8001bd0:	4a38      	ldr	r2, [pc, #224]	@ (8001cb4 <HAL_DMA_DeInit+0x11c>)
 8001bd2:	fba2 2303 	umull	r2, r3, r2, r3
 8001bd6:	091b      	lsrs	r3, r3, #4
 8001bd8:	009a      	lsls	r2, r3, #2
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	4a35      	ldr	r2, [pc, #212]	@ (8001cb8 <HAL_DMA_DeInit+0x120>)
 8001be2:	641a      	str	r2, [r3, #64]	@ 0x40
 8001be4:	e00e      	b.n	8001c04 <HAL_DMA_DeInit+0x6c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	461a      	mov	r2, r3
 8001bec:	4b33      	ldr	r3, [pc, #204]	@ (8001cbc <HAL_DMA_DeInit+0x124>)
 8001bee:	4413      	add	r3, r2
 8001bf0:	4a30      	ldr	r2, [pc, #192]	@ (8001cb4 <HAL_DMA_DeInit+0x11c>)
 8001bf2:	fba2 2303 	umull	r2, r3, r2, r3
 8001bf6:	091b      	lsrs	r3, r3, #4
 8001bf8:	009a      	lsls	r2, r3, #2
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	4a2f      	ldr	r2, [pc, #188]	@ (8001cc0 <HAL_DMA_DeInit+0x128>)
 8001c02:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Reset DMA Channel control register */
  hdma->Instance->CCR = 0U;
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	2200      	movs	r2, #0
 8001c0a:	601a      	str	r2, [r3, #0]

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c10:	f003 021c 	and.w	r2, r3, #28
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c18:	2101      	movs	r1, #1
 8001c1a:	fa01 f202 	lsl.w	r2, r1, r2
 8001c1e:	605a      	str	r2, [r3, #4]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask */

  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8001c20:	6878      	ldr	r0, [r7, #4]
 8001c22:	f000 f9d1 	bl	8001fc8 <DMA_CalcDMAMUXChannelBaseAndMask>

  /* Reset the DMAMUX channel that corresponds to the DMA channel */
  hdma->DMAmuxChannel->CCR = 0U;
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001c2a:	2200      	movs	r2, #0
 8001c2c:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c32:	687a      	ldr	r2, [r7, #4]
 8001c34:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001c36:	605a      	str	r2, [r3, #4]

  /* Reset Request generator parameters if any */
  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	685b      	ldr	r3, [r3, #4]
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	d00f      	beq.n	8001c60 <HAL_DMA_DeInit+0xc8>
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	685b      	ldr	r3, [r3, #4]
 8001c44:	2b04      	cmp	r3, #4
 8001c46:	d80b      	bhi.n	8001c60 <HAL_DMA_DeInit+0xc8>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8001c48:	6878      	ldr	r0, [r7, #4]
 8001c4a:	f000 fa05 	bl	8002058 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001c52:	2200      	movs	r2, #0
 8001c54:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c5a:	687a      	ldr	r2, [r7, #4]
 8001c5c:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8001c5e:	605a      	str	r2, [r3, #4]
  }

  hdma->DMAmuxRequestGen = NULL;
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	2200      	movs	r2, #0
 8001c64:	655a      	str	r2, [r3, #84]	@ 0x54
  hdma->DMAmuxRequestGenStatus = NULL;
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	2200      	movs	r2, #0
 8001c6a:	659a      	str	r2, [r3, #88]	@ 0x58
  hdma->DMAmuxRequestGenStatusMask = 0U;
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	2200      	movs	r2, #0
 8001c70:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Clean callbacks */
  hdma->XferCpltCallback = NULL;
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	2200      	movs	r2, #0
 8001c76:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdma->XferHalfCpltCallback = NULL;
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	2200      	movs	r2, #0
 8001c7c:	631a      	str	r2, [r3, #48]	@ 0x30
  hdma->XferErrorCallback = NULL;
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	2200      	movs	r2, #0
 8001c82:	635a      	str	r2, [r3, #52]	@ 0x34
  hdma->XferAbortCallback = NULL;
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	2200      	movs	r2, #0
 8001c88:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	2200      	movs	r2, #0
 8001c8e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	2200      	movs	r2, #0
 8001c94:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	2200      	movs	r2, #0
 8001c9c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8001ca0:	2300      	movs	r3, #0
}
 8001ca2:	4618      	mov	r0, r3
 8001ca4:	3708      	adds	r7, #8
 8001ca6:	46bd      	mov	sp, r7
 8001ca8:	bd80      	pop	{r7, pc}
 8001caa:	bf00      	nop
 8001cac:	40020407 	.word	0x40020407
 8001cb0:	bffdfff8 	.word	0xbffdfff8
 8001cb4:	cccccccd 	.word	0xcccccccd
 8001cb8:	40020000 	.word	0x40020000
 8001cbc:	bffdfbf8 	.word	0xbffdfbf8
 8001cc0:	40020400 	.word	0x40020400

08001cc4 <HAL_DMA_Start_IT>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001cc4:	b580      	push	{r7, lr}
 8001cc6:	b086      	sub	sp, #24
 8001cc8:	af00      	add	r7, sp, #0
 8001cca:	60f8      	str	r0, [r7, #12]
 8001ccc:	60b9      	str	r1, [r7, #8]
 8001cce:	607a      	str	r2, [r7, #4]
 8001cd0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001cd2:	2300      	movs	r3, #0
 8001cd4:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8001cd6:	68fb      	ldr	r3, [r7, #12]
 8001cd8:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001cdc:	2b01      	cmp	r3, #1
 8001cde:	d101      	bne.n	8001ce4 <HAL_DMA_Start_IT+0x20>
 8001ce0:	2302      	movs	r3, #2
 8001ce2:	e069      	b.n	8001db8 <HAL_DMA_Start_IT+0xf4>
 8001ce4:	68fb      	ldr	r3, [r7, #12]
 8001ce6:	2201      	movs	r2, #1
 8001ce8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (hdma->State == HAL_DMA_STATE_READY)
 8001cec:	68fb      	ldr	r3, [r7, #12]
 8001cee:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001cf2:	b2db      	uxtb	r3, r3
 8001cf4:	2b01      	cmp	r3, #1
 8001cf6:	d155      	bne.n	8001da4 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001cf8:	68fb      	ldr	r3, [r7, #12]
 8001cfa:	2202      	movs	r2, #2
 8001cfc:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001d00:	68fb      	ldr	r3, [r7, #12]
 8001d02:	2200      	movs	r2, #0
 8001d04:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001d06:	68fb      	ldr	r3, [r7, #12]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	681a      	ldr	r2, [r3, #0]
 8001d0c:	68fb      	ldr	r3, [r7, #12]
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	f022 0201 	bic.w	r2, r2, #1
 8001d14:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001d16:	683b      	ldr	r3, [r7, #0]
 8001d18:	687a      	ldr	r2, [r7, #4]
 8001d1a:	68b9      	ldr	r1, [r7, #8]
 8001d1c:	68f8      	ldr	r0, [r7, #12]
 8001d1e:	f000 f915 	bl	8001f4c <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8001d22:	68fb      	ldr	r3, [r7, #12]
 8001d24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d008      	beq.n	8001d3c <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001d2a:	68fb      	ldr	r3, [r7, #12]
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	681a      	ldr	r2, [r3, #0]
 8001d30:	68fb      	ldr	r3, [r7, #12]
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	f042 020e 	orr.w	r2, r2, #14
 8001d38:	601a      	str	r2, [r3, #0]
 8001d3a:	e00f      	b.n	8001d5c <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001d3c:	68fb      	ldr	r3, [r7, #12]
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	681a      	ldr	r2, [r3, #0]
 8001d42:	68fb      	ldr	r3, [r7, #12]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	f022 0204 	bic.w	r2, r2, #4
 8001d4a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001d4c:	68fb      	ldr	r3, [r7, #12]
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	681a      	ldr	r2, [r3, #0]
 8001d52:	68fb      	ldr	r3, [r7, #12]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	f042 020a 	orr.w	r2, r2, #10
 8001d5a:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8001d5c:	68fb      	ldr	r3, [r7, #12]
 8001d5e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d007      	beq.n	8001d7a <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8001d6a:	68fb      	ldr	r3, [r7, #12]
 8001d6c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001d6e:	681a      	ldr	r2, [r3, #0]
 8001d70:	68fb      	ldr	r3, [r7, #12]
 8001d72:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001d74:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001d78:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != NULL)
 8001d7a:	68fb      	ldr	r3, [r7, #12]
 8001d7c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	d007      	beq.n	8001d92 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8001d82:	68fb      	ldr	r3, [r7, #12]
 8001d84:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001d86:	681a      	ldr	r2, [r3, #0]
 8001d88:	68fb      	ldr	r3, [r7, #12]
 8001d8a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001d8c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001d90:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001d92:	68fb      	ldr	r3, [r7, #12]
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	681a      	ldr	r2, [r3, #0]
 8001d98:	68fb      	ldr	r3, [r7, #12]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	f042 0201 	orr.w	r2, r2, #1
 8001da0:	601a      	str	r2, [r3, #0]
 8001da2:	e008      	b.n	8001db6 <HAL_DMA_Start_IT+0xf2>
  }
  else
  {
    /* Change the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8001da4:	68fb      	ldr	r3, [r7, #12]
 8001da6:	2280      	movs	r2, #128	@ 0x80
 8001da8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001daa:	68fb      	ldr	r3, [r7, #12]
 8001dac:	2200      	movs	r2, #0
 8001dae:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Return error status */
    status = HAL_ERROR;
 8001db2:	2301      	movs	r3, #1
 8001db4:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8001db6:	7dfb      	ldrb	r3, [r7, #23]
}
 8001db8:	4618      	mov	r0, r3
 8001dba:	3718      	adds	r7, #24
 8001dbc:	46bd      	mov	sp, r7
 8001dbe:	bd80      	pop	{r7, pc}

08001dc0 <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001dc0:	b580      	push	{r7, lr}
 8001dc2:	b084      	sub	sp, #16
 8001dc4:	af00      	add	r7, sp, #0
 8001dc6:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ddc:	f003 031c 	and.w	r3, r3, #28
 8001de0:	2204      	movs	r2, #4
 8001de2:	409a      	lsls	r2, r3
 8001de4:	68fb      	ldr	r3, [r7, #12]
 8001de6:	4013      	ands	r3, r2
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	d027      	beq.n	8001e3c <HAL_DMA_IRQHandler+0x7c>
 8001dec:	68bb      	ldr	r3, [r7, #8]
 8001dee:	f003 0304 	and.w	r3, r3, #4
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	d022      	beq.n	8001e3c <HAL_DMA_IRQHandler+0x7c>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	f003 0320 	and.w	r3, r3, #32
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	d107      	bne.n	8001e14 <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	681a      	ldr	r2, [r3, #0]
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	f022 0204 	bic.w	r2, r2, #4
 8001e12:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e18:	f003 021c 	and.w	r2, r3, #28
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e20:	2104      	movs	r1, #4
 8001e22:	fa01 f202 	lsl.w	r2, r1, r2
 8001e26:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if (hdma->XferHalfCpltCallback != NULL)
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	f000 8081 	beq.w	8001f34 <HAL_DMA_IRQHandler+0x174>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e36:	6878      	ldr	r0, [r7, #4]
 8001e38:	4798      	blx	r3
      if (hdma->XferHalfCpltCallback != NULL)
 8001e3a:	e07b      	b.n	8001f34 <HAL_DMA_IRQHandler+0x174>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e40:	f003 031c 	and.w	r3, r3, #28
 8001e44:	2202      	movs	r2, #2
 8001e46:	409a      	lsls	r2, r3
 8001e48:	68fb      	ldr	r3, [r7, #12]
 8001e4a:	4013      	ands	r3, r2
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d03d      	beq.n	8001ecc <HAL_DMA_IRQHandler+0x10c>
 8001e50:	68bb      	ldr	r3, [r7, #8]
 8001e52:	f003 0302 	and.w	r3, r3, #2
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d038      	beq.n	8001ecc <HAL_DMA_IRQHandler+0x10c>
  {
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	f003 0320 	and.w	r3, r3, #32
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d10b      	bne.n	8001e80 <HAL_DMA_IRQHandler+0xc0>
      {
        /* Disable the transfer complete and error interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	681a      	ldr	r2, [r3, #0]
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	f022 020a 	bic.w	r2, r2, #10
 8001e76:	601a      	str	r2, [r3, #0]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	2201      	movs	r2, #1
 8001e7c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
      }
      /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	461a      	mov	r2, r3
 8001e86:	4b2e      	ldr	r3, [pc, #184]	@ (8001f40 <HAL_DMA_IRQHandler+0x180>)
 8001e88:	429a      	cmp	r2, r3
 8001e8a:	d909      	bls.n	8001ea0 <HAL_DMA_IRQHandler+0xe0>
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e90:	f003 031c 	and.w	r3, r3, #28
 8001e94:	4a2b      	ldr	r2, [pc, #172]	@ (8001f44 <HAL_DMA_IRQHandler+0x184>)
 8001e96:	2102      	movs	r1, #2
 8001e98:	fa01 f303 	lsl.w	r3, r1, r3
 8001e9c:	6053      	str	r3, [r2, #4]
 8001e9e:	e008      	b.n	8001eb2 <HAL_DMA_IRQHandler+0xf2>
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ea4:	f003 031c 	and.w	r3, r3, #28
 8001ea8:	4a27      	ldr	r2, [pc, #156]	@ (8001f48 <HAL_DMA_IRQHandler+0x188>)
 8001eaa:	2102      	movs	r1, #2
 8001eac:	fa01 f303 	lsl.w	r3, r1, r3
 8001eb0:	6053      	str	r3, [r2, #4]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	2200      	movs	r2, #0
 8001eb6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

      if (hdma->XferCpltCallback != NULL)
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	d038      	beq.n	8001f34 <HAL_DMA_IRQHandler+0x174>
      {
        /* Transfer complete callback */
        hdma->XferCpltCallback(hdma);
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ec6:	6878      	ldr	r0, [r7, #4]
 8001ec8:	4798      	blx	r3
      if (hdma->XferCpltCallback != NULL)
 8001eca:	e033      	b.n	8001f34 <HAL_DMA_IRQHandler+0x174>
      }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ed0:	f003 031c 	and.w	r3, r3, #28
 8001ed4:	2208      	movs	r2, #8
 8001ed6:	409a      	lsls	r2, r3
 8001ed8:	68fb      	ldr	r3, [r7, #12]
 8001eda:	4013      	ands	r3, r2
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	d02a      	beq.n	8001f36 <HAL_DMA_IRQHandler+0x176>
 8001ee0:	68bb      	ldr	r3, [r7, #8]
 8001ee2:	f003 0308 	and.w	r3, r3, #8
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d025      	beq.n	8001f36 <HAL_DMA_IRQHandler+0x176>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	681a      	ldr	r2, [r3, #0]
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	f022 020e 	bic.w	r2, r2, #14
 8001ef8:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001efe:	f003 021c 	and.w	r2, r3, #28
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f06:	2101      	movs	r1, #1
 8001f08:	fa01 f202 	lsl.w	r2, r1, r2
 8001f0c:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	2201      	movs	r2, #1
 8001f12:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	2201      	movs	r2, #1
 8001f18:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	2200      	movs	r2, #0
 8001f20:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	d004      	beq.n	8001f36 <HAL_DMA_IRQHandler+0x176>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001f30:	6878      	ldr	r0, [r7, #4]
 8001f32:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8001f34:	bf00      	nop
 8001f36:	bf00      	nop
}
 8001f38:	3710      	adds	r7, #16
 8001f3a:	46bd      	mov	sp, r7
 8001f3c:	bd80      	pop	{r7, pc}
 8001f3e:	bf00      	nop
 8001f40:	40020080 	.word	0x40020080
 8001f44:	40020400 	.word	0x40020400
 8001f48:	40020000 	.word	0x40020000

08001f4c <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001f4c:	b480      	push	{r7}
 8001f4e:	b085      	sub	sp, #20
 8001f50:	af00      	add	r7, sp, #0
 8001f52:	60f8      	str	r0, [r7, #12]
 8001f54:	60b9      	str	r1, [r7, #8]
 8001f56:	607a      	str	r2, [r7, #4]
 8001f58:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001f5a:	68fb      	ldr	r3, [r7, #12]
 8001f5c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f5e:	68fa      	ldr	r2, [r7, #12]
 8001f60:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001f62:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != NULL)
 8001f64:	68fb      	ldr	r3, [r7, #12]
 8001f66:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	d004      	beq.n	8001f76 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001f6c:	68fb      	ldr	r3, [r7, #12]
 8001f6e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f70:	68fa      	ldr	r2, [r7, #12]
 8001f72:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8001f74:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001f76:	68fb      	ldr	r3, [r7, #12]
 8001f78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f7a:	f003 021c 	and.w	r2, r3, #28
 8001f7e:	68fb      	ldr	r3, [r7, #12]
 8001f80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f82:	2101      	movs	r1, #1
 8001f84:	fa01 f202 	lsl.w	r2, r1, r2
 8001f88:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001f8a:	68fb      	ldr	r3, [r7, #12]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	683a      	ldr	r2, [r7, #0]
 8001f90:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001f92:	68fb      	ldr	r3, [r7, #12]
 8001f94:	689b      	ldr	r3, [r3, #8]
 8001f96:	2b10      	cmp	r3, #16
 8001f98:	d108      	bne.n	8001fac <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001f9a:	68fb      	ldr	r3, [r7, #12]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	687a      	ldr	r2, [r7, #4]
 8001fa0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001fa2:	68fb      	ldr	r3, [r7, #12]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	68ba      	ldr	r2, [r7, #8]
 8001fa8:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001faa:	e007      	b.n	8001fbc <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8001fac:	68fb      	ldr	r3, [r7, #12]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	68ba      	ldr	r2, [r7, #8]
 8001fb2:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001fb4:	68fb      	ldr	r3, [r7, #12]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	687a      	ldr	r2, [r7, #4]
 8001fba:	60da      	str	r2, [r3, #12]
}
 8001fbc:	bf00      	nop
 8001fbe:	3714      	adds	r7, #20
 8001fc0:	46bd      	mov	sp, r7
 8001fc2:	bc80      	pop	{r7}
 8001fc4:	4770      	bx	lr
	...

08001fc8 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8001fc8:	b480      	push	{r7}
 8001fca:	b085      	sub	sp, #20
 8001fcc:	af00      	add	r7, sp, #0
 8001fce:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	461a      	mov	r2, r3
 8001fd6:	4b1c      	ldr	r3, [pc, #112]	@ (8002048 <DMA_CalcDMAMUXChannelBaseAndMask+0x80>)
 8001fd8:	429a      	cmp	r2, r3
 8001fda:	d813      	bhi.n	8002004 <DMA_CalcDMAMUXChannelBaseAndMask+0x3c>
  {
    /* DMA1 */
    /* Associate a DMA Channel to a DMAMUX channel */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fe0:	089b      	lsrs	r3, r3, #2
 8001fe2:	009b      	lsls	r3, r3, #2
 8001fe4:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8001fe8:	f503 3302 	add.w	r3, r3, #133120	@ 0x20800
 8001fec:	687a      	ldr	r2, [r7, #4]
 8001fee:	6493      	str	r3, [r2, #72]	@ 0x48

    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	b2db      	uxtb	r3, r3
 8001ff6:	3b08      	subs	r3, #8
 8001ff8:	4a14      	ldr	r2, [pc, #80]	@ (800204c <DMA_CalcDMAMUXChannelBaseAndMask+0x84>)
 8001ffa:	fba2 2303 	umull	r2, r3, r2, r3
 8001ffe:	091b      	lsrs	r3, r3, #4
 8002000:	60fb      	str	r3, [r7, #12]
 8002002:	e011      	b.n	8002028 <DMA_CalcDMAMUXChannelBaseAndMask+0x60>
  }
  else
  {
    /* DMA2 */
    /* Associate a DMA Channel to a DMAMUX channel */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002008:	089b      	lsrs	r3, r3, #2
 800200a:	009a      	lsls	r2, r3, #2
 800200c:	4b10      	ldr	r3, [pc, #64]	@ (8002050 <DMA_CalcDMAMUXChannelBaseAndMask+0x88>)
 800200e:	4413      	add	r3, r2
 8002010:	687a      	ldr	r2, [r7, #4]
 8002012:	6493      	str	r3, [r2, #72]	@ 0x48

    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	b2db      	uxtb	r3, r3
 800201a:	3b08      	subs	r3, #8
 800201c:	4a0b      	ldr	r2, [pc, #44]	@ (800204c <DMA_CalcDMAMUXChannelBaseAndMask+0x84>)
 800201e:	fba2 2303 	umull	r2, r3, r2, r3
 8002022:	091b      	lsrs	r3, r3, #4
 8002024:	3307      	adds	r3, #7
 8002026:	60fb      	str	r3, [r7, #12]
  }

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	4a0a      	ldr	r2, [pc, #40]	@ (8002054 <DMA_CalcDMAMUXChannelBaseAndMask+0x8c>)
 800202c:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 800202e:	68fb      	ldr	r3, [r7, #12]
 8002030:	f003 031f 	and.w	r3, r3, #31
 8002034:	2201      	movs	r2, #1
 8002036:	409a      	lsls	r2, r3
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	651a      	str	r2, [r3, #80]	@ 0x50
}
 800203c:	bf00      	nop
 800203e:	3714      	adds	r7, #20
 8002040:	46bd      	mov	sp, r7
 8002042:	bc80      	pop	{r7}
 8002044:	4770      	bx	lr
 8002046:	bf00      	nop
 8002048:	40020407 	.word	0x40020407
 800204c:	cccccccd 	.word	0xcccccccd
 8002050:	4002081c 	.word	0x4002081c
 8002054:	40020880 	.word	0x40020880

08002058 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8002058:	b480      	push	{r7}
 800205a:	b085      	sub	sp, #20
 800205c:	af00      	add	r7, sp, #0
 800205e:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	685b      	ldr	r3, [r3, #4]
 8002064:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002068:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800206a:	68fa      	ldr	r2, [r7, #12]
 800206c:	4b0a      	ldr	r3, [pc, #40]	@ (8002098 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 800206e:	4413      	add	r3, r2
 8002070:	009b      	lsls	r3, r3, #2
 8002072:	461a      	mov	r2, r3
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	4a08      	ldr	r2, [pc, #32]	@ (800209c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800207c:	659a      	str	r2, [r3, #88]	@ 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 800207e:	68fb      	ldr	r3, [r7, #12]
 8002080:	3b01      	subs	r3, #1
 8002082:	f003 0303 	and.w	r3, r3, #3
 8002086:	2201      	movs	r2, #1
 8002088:	409a      	lsls	r2, r3
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 800208e:	bf00      	nop
 8002090:	3714      	adds	r7, #20
 8002092:	46bd      	mov	sp, r7
 8002094:	bc80      	pop	{r7}
 8002096:	4770      	bx	lr
 8002098:	1000823f 	.word	0x1000823f
 800209c:	40020940 	.word	0x40020940

080020a0 <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80020a0:	b480      	push	{r7}
 80020a2:	b087      	sub	sp, #28
 80020a4:	af00      	add	r7, sp, #0
 80020a6:	6078      	str	r0, [r7, #4]
 80020a8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80020aa:	2300      	movs	r3, #0
 80020ac:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80020ae:	e140      	b.n	8002332 <HAL_GPIO_Init+0x292>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80020b0:	683b      	ldr	r3, [r7, #0]
 80020b2:	681a      	ldr	r2, [r3, #0]
 80020b4:	2101      	movs	r1, #1
 80020b6:	697b      	ldr	r3, [r7, #20]
 80020b8:	fa01 f303 	lsl.w	r3, r1, r3
 80020bc:	4013      	ands	r3, r2
 80020be:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80020c0:	68fb      	ldr	r3, [r7, #12]
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	f000 8132 	beq.w	800232c <HAL_GPIO_Init+0x28c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80020c8:	683b      	ldr	r3, [r7, #0]
 80020ca:	685b      	ldr	r3, [r3, #4]
 80020cc:	f003 0303 	and.w	r3, r3, #3
 80020d0:	2b01      	cmp	r3, #1
 80020d2:	d005      	beq.n	80020e0 <HAL_GPIO_Init+0x40>
 80020d4:	683b      	ldr	r3, [r7, #0]
 80020d6:	685b      	ldr	r3, [r3, #4]
 80020d8:	f003 0303 	and.w	r3, r3, #3
 80020dc:	2b02      	cmp	r3, #2
 80020de:	d130      	bne.n	8002142 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	689b      	ldr	r3, [r3, #8]
 80020e4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80020e6:	697b      	ldr	r3, [r7, #20]
 80020e8:	005b      	lsls	r3, r3, #1
 80020ea:	2203      	movs	r2, #3
 80020ec:	fa02 f303 	lsl.w	r3, r2, r3
 80020f0:	43db      	mvns	r3, r3
 80020f2:	693a      	ldr	r2, [r7, #16]
 80020f4:	4013      	ands	r3, r2
 80020f6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80020f8:	683b      	ldr	r3, [r7, #0]
 80020fa:	68da      	ldr	r2, [r3, #12]
 80020fc:	697b      	ldr	r3, [r7, #20]
 80020fe:	005b      	lsls	r3, r3, #1
 8002100:	fa02 f303 	lsl.w	r3, r2, r3
 8002104:	693a      	ldr	r2, [r7, #16]
 8002106:	4313      	orrs	r3, r2
 8002108:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	693a      	ldr	r2, [r7, #16]
 800210e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	685b      	ldr	r3, [r3, #4]
 8002114:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002116:	2201      	movs	r2, #1
 8002118:	697b      	ldr	r3, [r7, #20]
 800211a:	fa02 f303 	lsl.w	r3, r2, r3
 800211e:	43db      	mvns	r3, r3
 8002120:	693a      	ldr	r2, [r7, #16]
 8002122:	4013      	ands	r3, r2
 8002124:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002126:	683b      	ldr	r3, [r7, #0]
 8002128:	685b      	ldr	r3, [r3, #4]
 800212a:	091b      	lsrs	r3, r3, #4
 800212c:	f003 0201 	and.w	r2, r3, #1
 8002130:	697b      	ldr	r3, [r7, #20]
 8002132:	fa02 f303 	lsl.w	r3, r2, r3
 8002136:	693a      	ldr	r2, [r7, #16]
 8002138:	4313      	orrs	r3, r2
 800213a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	693a      	ldr	r2, [r7, #16]
 8002140:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002142:	683b      	ldr	r3, [r7, #0]
 8002144:	685b      	ldr	r3, [r3, #4]
 8002146:	f003 0303 	and.w	r3, r3, #3
 800214a:	2b03      	cmp	r3, #3
 800214c:	d017      	beq.n	800217e <HAL_GPIO_Init+0xde>
      {
        temp = GPIOx->PUPDR;
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	68db      	ldr	r3, [r3, #12]
 8002152:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002154:	697b      	ldr	r3, [r7, #20]
 8002156:	005b      	lsls	r3, r3, #1
 8002158:	2203      	movs	r2, #3
 800215a:	fa02 f303 	lsl.w	r3, r2, r3
 800215e:	43db      	mvns	r3, r3
 8002160:	693a      	ldr	r2, [r7, #16]
 8002162:	4013      	ands	r3, r2
 8002164:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002166:	683b      	ldr	r3, [r7, #0]
 8002168:	689a      	ldr	r2, [r3, #8]
 800216a:	697b      	ldr	r3, [r7, #20]
 800216c:	005b      	lsls	r3, r3, #1
 800216e:	fa02 f303 	lsl.w	r3, r2, r3
 8002172:	693a      	ldr	r2, [r7, #16]
 8002174:	4313      	orrs	r3, r2
 8002176:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	693a      	ldr	r2, [r7, #16]
 800217c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800217e:	683b      	ldr	r3, [r7, #0]
 8002180:	685b      	ldr	r3, [r3, #4]
 8002182:	f003 0303 	and.w	r3, r3, #3
 8002186:	2b02      	cmp	r3, #2
 8002188:	d123      	bne.n	80021d2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800218a:	697b      	ldr	r3, [r7, #20]
 800218c:	08da      	lsrs	r2, r3, #3
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	3208      	adds	r2, #8
 8002192:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002196:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8002198:	697b      	ldr	r3, [r7, #20]
 800219a:	f003 0307 	and.w	r3, r3, #7
 800219e:	009b      	lsls	r3, r3, #2
 80021a0:	220f      	movs	r2, #15
 80021a2:	fa02 f303 	lsl.w	r3, r2, r3
 80021a6:	43db      	mvns	r3, r3
 80021a8:	693a      	ldr	r2, [r7, #16]
 80021aa:	4013      	ands	r3, r2
 80021ac:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80021ae:	683b      	ldr	r3, [r7, #0]
 80021b0:	691a      	ldr	r2, [r3, #16]
 80021b2:	697b      	ldr	r3, [r7, #20]
 80021b4:	f003 0307 	and.w	r3, r3, #7
 80021b8:	009b      	lsls	r3, r3, #2
 80021ba:	fa02 f303 	lsl.w	r3, r2, r3
 80021be:	693a      	ldr	r2, [r7, #16]
 80021c0:	4313      	orrs	r3, r2
 80021c2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80021c4:	697b      	ldr	r3, [r7, #20]
 80021c6:	08da      	lsrs	r2, r3, #3
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	3208      	adds	r2, #8
 80021cc:	6939      	ldr	r1, [r7, #16]
 80021ce:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80021d8:	697b      	ldr	r3, [r7, #20]
 80021da:	005b      	lsls	r3, r3, #1
 80021dc:	2203      	movs	r2, #3
 80021de:	fa02 f303 	lsl.w	r3, r2, r3
 80021e2:	43db      	mvns	r3, r3
 80021e4:	693a      	ldr	r2, [r7, #16]
 80021e6:	4013      	ands	r3, r2
 80021e8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80021ea:	683b      	ldr	r3, [r7, #0]
 80021ec:	685b      	ldr	r3, [r3, #4]
 80021ee:	f003 0203 	and.w	r2, r3, #3
 80021f2:	697b      	ldr	r3, [r7, #20]
 80021f4:	005b      	lsls	r3, r3, #1
 80021f6:	fa02 f303 	lsl.w	r3, r2, r3
 80021fa:	693a      	ldr	r2, [r7, #16]
 80021fc:	4313      	orrs	r3, r2
 80021fe:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	693a      	ldr	r2, [r7, #16]
 8002204:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002206:	683b      	ldr	r3, [r7, #0]
 8002208:	685b      	ldr	r3, [r3, #4]
 800220a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800220e:	2b00      	cmp	r3, #0
 8002210:	f000 808c 	beq.w	800232c <HAL_GPIO_Init+0x28c>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 8002214:	4a4e      	ldr	r2, [pc, #312]	@ (8002350 <HAL_GPIO_Init+0x2b0>)
 8002216:	697b      	ldr	r3, [r7, #20]
 8002218:	089b      	lsrs	r3, r3, #2
 800221a:	3302      	adds	r3, #2
 800221c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002220:	613b      	str	r3, [r7, #16]
        temp &= ~(0x07uL << (4U * (position & 0x03U)));
 8002222:	697b      	ldr	r3, [r7, #20]
 8002224:	f003 0303 	and.w	r3, r3, #3
 8002228:	009b      	lsls	r3, r3, #2
 800222a:	2207      	movs	r2, #7
 800222c:	fa02 f303 	lsl.w	r3, r2, r3
 8002230:	43db      	mvns	r3, r3
 8002232:	693a      	ldr	r2, [r7, #16]
 8002234:	4013      	ands	r3, r2
 8002236:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800223e:	d00d      	beq.n	800225c <HAL_GPIO_Init+0x1bc>
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	4a44      	ldr	r2, [pc, #272]	@ (8002354 <HAL_GPIO_Init+0x2b4>)
 8002244:	4293      	cmp	r3, r2
 8002246:	d007      	beq.n	8002258 <HAL_GPIO_Init+0x1b8>
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	4a43      	ldr	r2, [pc, #268]	@ (8002358 <HAL_GPIO_Init+0x2b8>)
 800224c:	4293      	cmp	r3, r2
 800224e:	d101      	bne.n	8002254 <HAL_GPIO_Init+0x1b4>
 8002250:	2302      	movs	r3, #2
 8002252:	e004      	b.n	800225e <HAL_GPIO_Init+0x1be>
 8002254:	2307      	movs	r3, #7
 8002256:	e002      	b.n	800225e <HAL_GPIO_Init+0x1be>
 8002258:	2301      	movs	r3, #1
 800225a:	e000      	b.n	800225e <HAL_GPIO_Init+0x1be>
 800225c:	2300      	movs	r3, #0
 800225e:	697a      	ldr	r2, [r7, #20]
 8002260:	f002 0203 	and.w	r2, r2, #3
 8002264:	0092      	lsls	r2, r2, #2
 8002266:	4093      	lsls	r3, r2
 8002268:	693a      	ldr	r2, [r7, #16]
 800226a:	4313      	orrs	r3, r2
 800226c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800226e:	4938      	ldr	r1, [pc, #224]	@ (8002350 <HAL_GPIO_Init+0x2b0>)
 8002270:	697b      	ldr	r3, [r7, #20]
 8002272:	089b      	lsrs	r3, r3, #2
 8002274:	3302      	adds	r3, #2
 8002276:	693a      	ldr	r2, [r7, #16]
 8002278:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800227c:	4b37      	ldr	r3, [pc, #220]	@ (800235c <HAL_GPIO_Init+0x2bc>)
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002282:	68fb      	ldr	r3, [r7, #12]
 8002284:	43db      	mvns	r3, r3
 8002286:	693a      	ldr	r2, [r7, #16]
 8002288:	4013      	ands	r3, r2
 800228a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800228c:	683b      	ldr	r3, [r7, #0]
 800228e:	685b      	ldr	r3, [r3, #4]
 8002290:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002294:	2b00      	cmp	r3, #0
 8002296:	d003      	beq.n	80022a0 <HAL_GPIO_Init+0x200>
        {
          temp |= iocurrent;
 8002298:	693a      	ldr	r2, [r7, #16]
 800229a:	68fb      	ldr	r3, [r7, #12]
 800229c:	4313      	orrs	r3, r2
 800229e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80022a0:	4a2e      	ldr	r2, [pc, #184]	@ (800235c <HAL_GPIO_Init+0x2bc>)
 80022a2:	693b      	ldr	r3, [r7, #16]
 80022a4:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80022a6:	4b2d      	ldr	r3, [pc, #180]	@ (800235c <HAL_GPIO_Init+0x2bc>)
 80022a8:	685b      	ldr	r3, [r3, #4]
 80022aa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80022ac:	68fb      	ldr	r3, [r7, #12]
 80022ae:	43db      	mvns	r3, r3
 80022b0:	693a      	ldr	r2, [r7, #16]
 80022b2:	4013      	ands	r3, r2
 80022b4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80022b6:	683b      	ldr	r3, [r7, #0]
 80022b8:	685b      	ldr	r3, [r3, #4]
 80022ba:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d003      	beq.n	80022ca <HAL_GPIO_Init+0x22a>
        {
          temp |= iocurrent;
 80022c2:	693a      	ldr	r2, [r7, #16]
 80022c4:	68fb      	ldr	r3, [r7, #12]
 80022c6:	4313      	orrs	r3, r2
 80022c8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80022ca:	4a24      	ldr	r2, [pc, #144]	@ (800235c <HAL_GPIO_Init+0x2bc>)
 80022cc:	693b      	ldr	r3, [r7, #16]
 80022ce:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
#ifdef CORE_CM0PLUS
        temp = EXTI->C2IMR1;
#else
        temp = EXTI->IMR1;
 80022d0:	4b22      	ldr	r3, [pc, #136]	@ (800235c <HAL_GPIO_Init+0x2bc>)
 80022d2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80022d6:	613b      	str	r3, [r7, #16]
#endif /* CORE_CM0PLUS */
        temp &= ~(iocurrent);
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	43db      	mvns	r3, r3
 80022dc:	693a      	ldr	r2, [r7, #16]
 80022de:	4013      	ands	r3, r2
 80022e0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80022e2:	683b      	ldr	r3, [r7, #0]
 80022e4:	685b      	ldr	r3, [r3, #4]
 80022e6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d003      	beq.n	80022f6 <HAL_GPIO_Init+0x256>
        {
          temp |= iocurrent;
 80022ee:	693a      	ldr	r2, [r7, #16]
 80022f0:	68fb      	ldr	r3, [r7, #12]
 80022f2:	4313      	orrs	r3, r2
 80022f4:	613b      	str	r3, [r7, #16]
        }
#ifdef CORE_CM0PLUS
        EXTI->C2IMR1 = temp;
#else
        EXTI->IMR1 = temp;
 80022f6:	4a19      	ldr	r2, [pc, #100]	@ (800235c <HAL_GPIO_Init+0x2bc>)
 80022f8:	693b      	ldr	r3, [r7, #16]
 80022fa:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
#endif /* CORE_CM0PLUS */

#ifdef CORE_CM0PLUS
        temp = EXTI->C2EMR1;
#else
        temp = EXTI->EMR1;
 80022fe:	4b17      	ldr	r3, [pc, #92]	@ (800235c <HAL_GPIO_Init+0x2bc>)
 8002300:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002304:	613b      	str	r3, [r7, #16]
#endif /* CORE_CM0PLUS */
        temp &= ~(iocurrent);
 8002306:	68fb      	ldr	r3, [r7, #12]
 8002308:	43db      	mvns	r3, r3
 800230a:	693a      	ldr	r2, [r7, #16]
 800230c:	4013      	ands	r3, r2
 800230e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002310:	683b      	ldr	r3, [r7, #0]
 8002312:	685b      	ldr	r3, [r3, #4]
 8002314:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002318:	2b00      	cmp	r3, #0
 800231a:	d003      	beq.n	8002324 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 800231c:	693a      	ldr	r2, [r7, #16]
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	4313      	orrs	r3, r2
 8002322:	613b      	str	r3, [r7, #16]
        }
#ifdef CORE_CM0PLUS
        EXTI->C2EMR1 = temp;
#else
        EXTI->EMR1 = temp;
 8002324:	4a0d      	ldr	r2, [pc, #52]	@ (800235c <HAL_GPIO_Init+0x2bc>)
 8002326:	693b      	ldr	r3, [r7, #16]
 8002328:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
#endif /* CORE_CM0PLUS */
      }
    }

    position++;
 800232c:	697b      	ldr	r3, [r7, #20]
 800232e:	3301      	adds	r3, #1
 8002330:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002332:	683b      	ldr	r3, [r7, #0]
 8002334:	681a      	ldr	r2, [r3, #0]
 8002336:	697b      	ldr	r3, [r7, #20]
 8002338:	fa22 f303 	lsr.w	r3, r2, r3
 800233c:	2b00      	cmp	r3, #0
 800233e:	f47f aeb7 	bne.w	80020b0 <HAL_GPIO_Init+0x10>
  }
}
 8002342:	bf00      	nop
 8002344:	bf00      	nop
 8002346:	371c      	adds	r7, #28
 8002348:	46bd      	mov	sp, r7
 800234a:	bc80      	pop	{r7}
 800234c:	4770      	bx	lr
 800234e:	bf00      	nop
 8002350:	40010000 	.word	0x40010000
 8002354:	48000400 	.word	0x48000400
 8002358:	48000800 	.word	0x48000800
 800235c:	58000800 	.word	0x58000800

08002360 <HAL_GPIO_DeInit>:
  * @param GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8002360:	b480      	push	{r7}
 8002362:	b087      	sub	sp, #28
 8002364:	af00      	add	r7, sp, #0
 8002366:	6078      	str	r0, [r7, #4]
 8002368:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800236a:	2300      	movs	r3, #0
 800236c:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 800236e:	e0af      	b.n	80024d0 <HAL_GPIO_DeInit+0x170>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8002370:	2201      	movs	r2, #1
 8002372:	697b      	ldr	r3, [r7, #20]
 8002374:	fa02 f303 	lsl.w	r3, r2, r3
 8002378:	683a      	ldr	r2, [r7, #0]
 800237a:	4013      	ands	r3, r2
 800237c:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 800237e:	693b      	ldr	r3, [r7, #16]
 8002380:	2b00      	cmp	r3, #0
 8002382:	f000 80a2 	beq.w	80024ca <HAL_GPIO_DeInit+0x16a>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 8002386:	4a59      	ldr	r2, [pc, #356]	@ (80024ec <HAL_GPIO_DeInit+0x18c>)
 8002388:	697b      	ldr	r3, [r7, #20]
 800238a:	089b      	lsrs	r3, r3, #2
 800238c:	3302      	adds	r3, #2
 800238e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002392:	60fb      	str	r3, [r7, #12]
      tmp &= (0x07uL << (4U * (position & 0x03U)));
 8002394:	697b      	ldr	r3, [r7, #20]
 8002396:	f003 0303 	and.w	r3, r3, #3
 800239a:	009b      	lsls	r3, r3, #2
 800239c:	2207      	movs	r2, #7
 800239e:	fa02 f303 	lsl.w	r3, r2, r3
 80023a2:	68fa      	ldr	r2, [r7, #12]
 80023a4:	4013      	ands	r3, r2
 80023a6:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80023ae:	d00d      	beq.n	80023cc <HAL_GPIO_DeInit+0x6c>
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	4a4f      	ldr	r2, [pc, #316]	@ (80024f0 <HAL_GPIO_DeInit+0x190>)
 80023b4:	4293      	cmp	r3, r2
 80023b6:	d007      	beq.n	80023c8 <HAL_GPIO_DeInit+0x68>
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	4a4e      	ldr	r2, [pc, #312]	@ (80024f4 <HAL_GPIO_DeInit+0x194>)
 80023bc:	4293      	cmp	r3, r2
 80023be:	d101      	bne.n	80023c4 <HAL_GPIO_DeInit+0x64>
 80023c0:	2302      	movs	r3, #2
 80023c2:	e004      	b.n	80023ce <HAL_GPIO_DeInit+0x6e>
 80023c4:	2307      	movs	r3, #7
 80023c6:	e002      	b.n	80023ce <HAL_GPIO_DeInit+0x6e>
 80023c8:	2301      	movs	r3, #1
 80023ca:	e000      	b.n	80023ce <HAL_GPIO_DeInit+0x6e>
 80023cc:	2300      	movs	r3, #0
 80023ce:	697a      	ldr	r2, [r7, #20]
 80023d0:	f002 0203 	and.w	r2, r2, #3
 80023d4:	0092      	lsls	r2, r2, #2
 80023d6:	4093      	lsls	r3, r2
 80023d8:	68fa      	ldr	r2, [r7, #12]
 80023da:	429a      	cmp	r2, r3
 80023dc:	d136      	bne.n	800244c <HAL_GPIO_DeInit+0xec>
        /* Clear EXTI line configuration */
#ifdef CORE_CM0PLUS
        EXTI->C2IMR1 &= ~(iocurrent);
        EXTI->C2EMR1 &= ~(iocurrent);
#else
        EXTI->IMR1 &= ~(iocurrent);
 80023de:	4b46      	ldr	r3, [pc, #280]	@ (80024f8 <HAL_GPIO_DeInit+0x198>)
 80023e0:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 80023e4:	693b      	ldr	r3, [r7, #16]
 80023e6:	43db      	mvns	r3, r3
 80023e8:	4943      	ldr	r1, [pc, #268]	@ (80024f8 <HAL_GPIO_DeInit+0x198>)
 80023ea:	4013      	ands	r3, r2
 80023ec:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
        EXTI->EMR1 &= ~(iocurrent);
 80023f0:	4b41      	ldr	r3, [pc, #260]	@ (80024f8 <HAL_GPIO_DeInit+0x198>)
 80023f2:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 80023f6:	693b      	ldr	r3, [r7, #16]
 80023f8:	43db      	mvns	r3, r3
 80023fa:	493f      	ldr	r1, [pc, #252]	@ (80024f8 <HAL_GPIO_DeInit+0x198>)
 80023fc:	4013      	ands	r3, r2
 80023fe:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
#endif /* CORE_CM0PLUS */

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR1 &= ~(iocurrent);
 8002402:	4b3d      	ldr	r3, [pc, #244]	@ (80024f8 <HAL_GPIO_DeInit+0x198>)
 8002404:	681a      	ldr	r2, [r3, #0]
 8002406:	693b      	ldr	r3, [r7, #16]
 8002408:	43db      	mvns	r3, r3
 800240a:	493b      	ldr	r1, [pc, #236]	@ (80024f8 <HAL_GPIO_DeInit+0x198>)
 800240c:	4013      	ands	r3, r2
 800240e:	600b      	str	r3, [r1, #0]
        EXTI->FTSR1 &= ~(iocurrent);
 8002410:	4b39      	ldr	r3, [pc, #228]	@ (80024f8 <HAL_GPIO_DeInit+0x198>)
 8002412:	685a      	ldr	r2, [r3, #4]
 8002414:	693b      	ldr	r3, [r7, #16]
 8002416:	43db      	mvns	r3, r3
 8002418:	4937      	ldr	r1, [pc, #220]	@ (80024f8 <HAL_GPIO_DeInit+0x198>)
 800241a:	4013      	ands	r3, r2
 800241c:	604b      	str	r3, [r1, #4]

        /* Clear EXTICR configuration */
        tmp = 0x07uL << (4u * (position & 0x03U));
 800241e:	697b      	ldr	r3, [r7, #20]
 8002420:	f003 0303 	and.w	r3, r3, #3
 8002424:	009b      	lsls	r3, r3, #2
 8002426:	2207      	movs	r2, #7
 8002428:	fa02 f303 	lsl.w	r3, r2, r3
 800242c:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 800242e:	4a2f      	ldr	r2, [pc, #188]	@ (80024ec <HAL_GPIO_DeInit+0x18c>)
 8002430:	697b      	ldr	r3, [r7, #20]
 8002432:	089b      	lsrs	r3, r3, #2
 8002434:	3302      	adds	r3, #2
 8002436:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800243a:	68fb      	ldr	r3, [r7, #12]
 800243c:	43da      	mvns	r2, r3
 800243e:	482b      	ldr	r0, [pc, #172]	@ (80024ec <HAL_GPIO_DeInit+0x18c>)
 8002440:	697b      	ldr	r3, [r7, #20]
 8002442:	089b      	lsrs	r3, r3, #2
 8002444:	400a      	ands	r2, r1
 8002446:	3302      	adds	r3, #2
 8002448:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2U));
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681a      	ldr	r2, [r3, #0]
 8002450:	697b      	ldr	r3, [r7, #20]
 8002452:	005b      	lsls	r3, r3, #1
 8002454:	2103      	movs	r1, #3
 8002456:	fa01 f303 	lsl.w	r3, r1, r3
 800245a:	431a      	orrs	r2, r3
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((position & 0x07U) * 4U)) ;
 8002460:	697b      	ldr	r3, [r7, #20]
 8002462:	08da      	lsrs	r2, r3, #3
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	3208      	adds	r2, #8
 8002468:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800246c:	697b      	ldr	r3, [r7, #20]
 800246e:	f003 0307 	and.w	r3, r3, #7
 8002472:	009b      	lsls	r3, r3, #2
 8002474:	220f      	movs	r2, #15
 8002476:	fa02 f303 	lsl.w	r3, r2, r3
 800247a:	43db      	mvns	r3, r3
 800247c:	697a      	ldr	r2, [r7, #20]
 800247e:	08d2      	lsrs	r2, r2, #3
 8002480:	4019      	ands	r1, r3
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	3208      	adds	r2, #8
 8002486:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	689a      	ldr	r2, [r3, #8]
 800248e:	697b      	ldr	r3, [r7, #20]
 8002490:	005b      	lsls	r3, r3, #1
 8002492:	2103      	movs	r1, #3
 8002494:	fa01 f303 	lsl.w	r3, r1, r3
 8002498:	43db      	mvns	r3, r3
 800249a:	401a      	ands	r2, r3
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	685a      	ldr	r2, [r3, #4]
 80024a4:	2101      	movs	r1, #1
 80024a6:	697b      	ldr	r3, [r7, #20]
 80024a8:	fa01 f303 	lsl.w	r3, r1, r3
 80024ac:	43db      	mvns	r3, r3
 80024ae:	401a      	ands	r2, r3
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	68da      	ldr	r2, [r3, #12]
 80024b8:	697b      	ldr	r3, [r7, #20]
 80024ba:	005b      	lsls	r3, r3, #1
 80024bc:	2103      	movs	r1, #3
 80024be:	fa01 f303 	lsl.w	r3, r1, r3
 80024c2:	43db      	mvns	r3, r3
 80024c4:	401a      	ands	r2, r3
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	60da      	str	r2, [r3, #12]
    }

    position++;
 80024ca:	697b      	ldr	r3, [r7, #20]
 80024cc:	3301      	adds	r3, #1
 80024ce:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 80024d0:	683a      	ldr	r2, [r7, #0]
 80024d2:	697b      	ldr	r3, [r7, #20]
 80024d4:	fa22 f303 	lsr.w	r3, r2, r3
 80024d8:	2b00      	cmp	r3, #0
 80024da:	f47f af49 	bne.w	8002370 <HAL_GPIO_DeInit+0x10>
  }
}
 80024de:	bf00      	nop
 80024e0:	bf00      	nop
 80024e2:	371c      	adds	r7, #28
 80024e4:	46bd      	mov	sp, r7
 80024e6:	bc80      	pop	{r7}
 80024e8:	4770      	bx	lr
 80024ea:	bf00      	nop
 80024ec:	40010000 	.word	0x40010000
 80024f0:	48000400 	.word	0x48000400
 80024f4:	48000800 	.word	0x48000800
 80024f8:	58000800 	.word	0x58000800

080024fc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80024fc:	b480      	push	{r7}
 80024fe:	b083      	sub	sp, #12
 8002500:	af00      	add	r7, sp, #0
 8002502:	6078      	str	r0, [r7, #4]
 8002504:	460b      	mov	r3, r1
 8002506:	807b      	strh	r3, [r7, #2]
 8002508:	4613      	mov	r3, r2
 800250a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800250c:	787b      	ldrb	r3, [r7, #1]
 800250e:	2b00      	cmp	r3, #0
 8002510:	d003      	beq.n	800251a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002512:	887a      	ldrh	r2, [r7, #2]
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002518:	e002      	b.n	8002520 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800251a:	887a      	ldrh	r2, [r7, #2]
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002520:	bf00      	nop
 8002522:	370c      	adds	r7, #12
 8002524:	46bd      	mov	sp, r7
 8002526:	bc80      	pop	{r7}
 8002528:	4770      	bx	lr
	...

0800252c <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         backup domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 800252c:	b480      	push	{r7}
 800252e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002530:	4b04      	ldr	r3, [pc, #16]	@ (8002544 <HAL_PWR_EnableBkUpAccess+0x18>)
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	4a03      	ldr	r2, [pc, #12]	@ (8002544 <HAL_PWR_EnableBkUpAccess+0x18>)
 8002536:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800253a:	6013      	str	r3, [r2, #0]
}
 800253c:	bf00      	nop
 800253e:	46bd      	mov	sp, r7
 8002540:	bc80      	pop	{r7}
 8002542:	4770      	bx	lr
 8002544:	58000400 	.word	0x58000400

08002548 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWPWR_REGULATOR_VOLTAGE_SCALE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002548:	b480      	push	{r7}
 800254a:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 800254c:	4b03      	ldr	r3, [pc, #12]	@ (800255c <HAL_PWREx_GetVoltageRange+0x14>)
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
}
 8002554:	4618      	mov	r0, r3
 8002556:	46bd      	mov	sp, r7
 8002558:	bc80      	pop	{r7}
 800255a:	4770      	bx	lr
 800255c:	58000400 	.word	0x58000400

08002560 <LL_PWR_IsEnabledBkUpAccess>:
  * @brief  Check if the backup domain is enabled
  * @rmtoll CR1          DBP           LL_PWR_IsEnabledBkUpAccess
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_PWR_IsEnabledBkUpAccess(void)
{
 8002560:	b480      	push	{r7}
 8002562:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)) ? 1UL : 0UL);
 8002564:	4b06      	ldr	r3, [pc, #24]	@ (8002580 <LL_PWR_IsEnabledBkUpAccess+0x20>)
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800256c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002570:	d101      	bne.n	8002576 <LL_PWR_IsEnabledBkUpAccess+0x16>
 8002572:	2301      	movs	r3, #1
 8002574:	e000      	b.n	8002578 <LL_PWR_IsEnabledBkUpAccess+0x18>
 8002576:	2300      	movs	r3, #0
}
 8002578:	4618      	mov	r0, r3
 800257a:	46bd      	mov	sp, r7
 800257c:	bc80      	pop	{r7}
 800257e:	4770      	bx	lr
 8002580:	58000400 	.word	0x58000400

08002584 <LL_RCC_HSE_EnableTcxo>:
{
 8002584:	b480      	push	{r7}
 8002586:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 8002588:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002592:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002596:	6013      	str	r3, [r2, #0]
}
 8002598:	bf00      	nop
 800259a:	46bd      	mov	sp, r7
 800259c:	bc80      	pop	{r7}
 800259e:	4770      	bx	lr

080025a0 <LL_RCC_HSE_DisableTcxo>:
{
 80025a0:	b480      	push	{r7}
 80025a2:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 80025a4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80025ae:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80025b2:	6013      	str	r3, [r2, #0]
}
 80025b4:	bf00      	nop
 80025b6:	46bd      	mov	sp, r7
 80025b8:	bc80      	pop	{r7}
 80025ba:	4770      	bx	lr

080025bc <LL_RCC_HSE_IsEnabledDiv2>:
{
 80025bc:	b480      	push	{r7}
 80025be:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 80025c0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80025ca:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80025ce:	d101      	bne.n	80025d4 <LL_RCC_HSE_IsEnabledDiv2+0x18>
 80025d0:	2301      	movs	r3, #1
 80025d2:	e000      	b.n	80025d6 <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 80025d4:	2300      	movs	r3, #0
}
 80025d6:	4618      	mov	r0, r3
 80025d8:	46bd      	mov	sp, r7
 80025da:	bc80      	pop	{r7}
 80025dc:	4770      	bx	lr

080025de <LL_RCC_HSE_Enable>:
{
 80025de:	b480      	push	{r7}
 80025e0:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 80025e2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80025ec:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80025f0:	6013      	str	r3, [r2, #0]
}
 80025f2:	bf00      	nop
 80025f4:	46bd      	mov	sp, r7
 80025f6:	bc80      	pop	{r7}
 80025f8:	4770      	bx	lr

080025fa <LL_RCC_HSE_Disable>:
{
 80025fa:	b480      	push	{r7}
 80025fc:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 80025fe:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002608:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800260c:	6013      	str	r3, [r2, #0]
}
 800260e:	bf00      	nop
 8002610:	46bd      	mov	sp, r7
 8002612:	bc80      	pop	{r7}
 8002614:	4770      	bx	lr

08002616 <LL_RCC_HSE_IsReady>:
{
 8002616:	b480      	push	{r7}
 8002618:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 800261a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002624:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002628:	d101      	bne.n	800262e <LL_RCC_HSE_IsReady+0x18>
 800262a:	2301      	movs	r3, #1
 800262c:	e000      	b.n	8002630 <LL_RCC_HSE_IsReady+0x1a>
 800262e:	2300      	movs	r3, #0
}
 8002630:	4618      	mov	r0, r3
 8002632:	46bd      	mov	sp, r7
 8002634:	bc80      	pop	{r7}
 8002636:	4770      	bx	lr

08002638 <LL_RCC_HSI_Enable>:
{
 8002638:	b480      	push	{r7}
 800263a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 800263c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002646:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800264a:	6013      	str	r3, [r2, #0]
}
 800264c:	bf00      	nop
 800264e:	46bd      	mov	sp, r7
 8002650:	bc80      	pop	{r7}
 8002652:	4770      	bx	lr

08002654 <LL_RCC_HSI_Disable>:
{
 8002654:	b480      	push	{r7}
 8002656:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 8002658:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002662:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002666:	6013      	str	r3, [r2, #0]
}
 8002668:	bf00      	nop
 800266a:	46bd      	mov	sp, r7
 800266c:	bc80      	pop	{r7}
 800266e:	4770      	bx	lr

08002670 <LL_RCC_HSI_IsReady>:
{
 8002670:	b480      	push	{r7}
 8002672:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8002674:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800267e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002682:	d101      	bne.n	8002688 <LL_RCC_HSI_IsReady+0x18>
 8002684:	2301      	movs	r3, #1
 8002686:	e000      	b.n	800268a <LL_RCC_HSI_IsReady+0x1a>
 8002688:	2300      	movs	r3, #0
}
 800268a:	4618      	mov	r0, r3
 800268c:	46bd      	mov	sp, r7
 800268e:	bc80      	pop	{r7}
 8002690:	4770      	bx	lr

08002692 <LL_RCC_HSI_SetCalibTrimming>:
{
 8002692:	b480      	push	{r7}
 8002694:	b083      	sub	sp, #12
 8002696:	af00      	add	r7, sp, #0
 8002698:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 800269a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800269e:	685b      	ldr	r3, [r3, #4]
 80026a0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	061b      	lsls	r3, r3, #24
 80026a8:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80026ac:	4313      	orrs	r3, r2
 80026ae:	604b      	str	r3, [r1, #4]
}
 80026b0:	bf00      	nop
 80026b2:	370c      	adds	r7, #12
 80026b4:	46bd      	mov	sp, r7
 80026b6:	bc80      	pop	{r7}
 80026b8:	4770      	bx	lr

080026ba <LL_RCC_LSE_IsReady>:
{
 80026ba:	b480      	push	{r7}
 80026bc:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 80026be:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80026c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80026c6:	f003 0302 	and.w	r3, r3, #2
 80026ca:	2b02      	cmp	r3, #2
 80026cc:	d101      	bne.n	80026d2 <LL_RCC_LSE_IsReady+0x18>
 80026ce:	2301      	movs	r3, #1
 80026d0:	e000      	b.n	80026d4 <LL_RCC_LSE_IsReady+0x1a>
 80026d2:	2300      	movs	r3, #0
}
 80026d4:	4618      	mov	r0, r3
 80026d6:	46bd      	mov	sp, r7
 80026d8:	bc80      	pop	{r7}
 80026da:	4770      	bx	lr

080026dc <LL_RCC_LSI_Enable>:
{
 80026dc:	b480      	push	{r7}
 80026de:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSION);
 80026e0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80026e4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80026e8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80026ec:	f043 0301 	orr.w	r3, r3, #1
 80026f0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 80026f4:	bf00      	nop
 80026f6:	46bd      	mov	sp, r7
 80026f8:	bc80      	pop	{r7}
 80026fa:	4770      	bx	lr

080026fc <LL_RCC_LSI_Disable>:
{
 80026fc:	b480      	push	{r7}
 80026fe:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSION);
 8002700:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002704:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002708:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800270c:	f023 0301 	bic.w	r3, r3, #1
 8002710:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8002714:	bf00      	nop
 8002716:	46bd      	mov	sp, r7
 8002718:	bc80      	pop	{r7}
 800271a:	4770      	bx	lr

0800271c <LL_RCC_LSI_IsReady>:
{
 800271c:	b480      	push	{r7}
 800271e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == (RCC_CSR_LSIRDY)) ? 1UL : 0UL);
 8002720:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002724:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002728:	f003 0302 	and.w	r3, r3, #2
 800272c:	2b02      	cmp	r3, #2
 800272e:	d101      	bne.n	8002734 <LL_RCC_LSI_IsReady+0x18>
 8002730:	2301      	movs	r3, #1
 8002732:	e000      	b.n	8002736 <LL_RCC_LSI_IsReady+0x1a>
 8002734:	2300      	movs	r3, #0
}
 8002736:	4618      	mov	r0, r3
 8002738:	46bd      	mov	sp, r7
 800273a:	bc80      	pop	{r7}
 800273c:	4770      	bx	lr

0800273e <LL_RCC_MSI_Enable>:
{
 800273e:	b480      	push	{r7}
 8002740:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 8002742:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800274c:	f043 0301 	orr.w	r3, r3, #1
 8002750:	6013      	str	r3, [r2, #0]
}
 8002752:	bf00      	nop
 8002754:	46bd      	mov	sp, r7
 8002756:	bc80      	pop	{r7}
 8002758:	4770      	bx	lr

0800275a <LL_RCC_MSI_Disable>:
{
 800275a:	b480      	push	{r7}
 800275c:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 800275e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002768:	f023 0301 	bic.w	r3, r3, #1
 800276c:	6013      	str	r3, [r2, #0]
}
 800276e:	bf00      	nop
 8002770:	46bd      	mov	sp, r7
 8002772:	bc80      	pop	{r7}
 8002774:	4770      	bx	lr

08002776 <LL_RCC_MSI_IsReady>:
{
 8002776:	b480      	push	{r7}
 8002778:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 800277a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	f003 0302 	and.w	r3, r3, #2
 8002784:	2b02      	cmp	r3, #2
 8002786:	d101      	bne.n	800278c <LL_RCC_MSI_IsReady+0x16>
 8002788:	2301      	movs	r3, #1
 800278a:	e000      	b.n	800278e <LL_RCC_MSI_IsReady+0x18>
 800278c:	2300      	movs	r3, #0
}
 800278e:	4618      	mov	r0, r3
 8002790:	46bd      	mov	sp, r7
 8002792:	bc80      	pop	{r7}
 8002794:	4770      	bx	lr

08002796 <LL_RCC_MSI_IsEnabledRangeSelect>:
{
 8002796:	b480      	push	{r7}
 8002798:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == (RCC_CR_MSIRGSEL)) ? 1UL : 0UL);
 800279a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	f003 0308 	and.w	r3, r3, #8
 80027a4:	2b08      	cmp	r3, #8
 80027a6:	d101      	bne.n	80027ac <LL_RCC_MSI_IsEnabledRangeSelect+0x16>
 80027a8:	2301      	movs	r3, #1
 80027aa:	e000      	b.n	80027ae <LL_RCC_MSI_IsEnabledRangeSelect+0x18>
 80027ac:	2300      	movs	r3, #0
}
 80027ae:	4618      	mov	r0, r3
 80027b0:	46bd      	mov	sp, r7
 80027b2:	bc80      	pop	{r7}
 80027b4:	4770      	bx	lr

080027b6 <LL_RCC_MSI_GetRange>:
{
 80027b6:	b480      	push	{r7}
 80027b8:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CR, RCC_CR_MSIRANGE));
 80027ba:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 80027c4:	4618      	mov	r0, r3
 80027c6:	46bd      	mov	sp, r7
 80027c8:	bc80      	pop	{r7}
 80027ca:	4770      	bx	lr

080027cc <LL_RCC_MSI_GetRangeAfterStandby>:
{
 80027cc:	b480      	push	{r7}
 80027ce:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE));
 80027d0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80027d4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80027d8:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
}
 80027dc:	4618      	mov	r0, r3
 80027de:	46bd      	mov	sp, r7
 80027e0:	bc80      	pop	{r7}
 80027e2:	4770      	bx	lr

080027e4 <LL_RCC_MSI_SetCalibTrimming>:
{
 80027e4:	b480      	push	{r7}
 80027e6:	b083      	sub	sp, #12
 80027e8:	af00      	add	r7, sp, #0
 80027ea:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 80027ec:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80027f0:	685b      	ldr	r3, [r3, #4]
 80027f2:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	021b      	lsls	r3, r3, #8
 80027fa:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80027fe:	4313      	orrs	r3, r2
 8002800:	604b      	str	r3, [r1, #4]
}
 8002802:	bf00      	nop
 8002804:	370c      	adds	r7, #12
 8002806:	46bd      	mov	sp, r7
 8002808:	bc80      	pop	{r7}
 800280a:	4770      	bx	lr

0800280c <LL_RCC_SetSysClkSource>:
{
 800280c:	b480      	push	{r7}
 800280e:	b083      	sub	sp, #12
 8002810:	af00      	add	r7, sp, #0
 8002812:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8002814:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002818:	689b      	ldr	r3, [r3, #8]
 800281a:	f023 0203 	bic.w	r2, r3, #3
 800281e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	4313      	orrs	r3, r2
 8002826:	608b      	str	r3, [r1, #8]
}
 8002828:	bf00      	nop
 800282a:	370c      	adds	r7, #12
 800282c:	46bd      	mov	sp, r7
 800282e:	bc80      	pop	{r7}
 8002830:	4770      	bx	lr

08002832 <LL_RCC_GetSysClkSource>:
{
 8002832:	b480      	push	{r7}
 8002834:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8002836:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800283a:	689b      	ldr	r3, [r3, #8]
 800283c:	f003 030c 	and.w	r3, r3, #12
}
 8002840:	4618      	mov	r0, r3
 8002842:	46bd      	mov	sp, r7
 8002844:	bc80      	pop	{r7}
 8002846:	4770      	bx	lr

08002848 <LL_RCC_SetAHBPrescaler>:
{
 8002848:	b480      	push	{r7}
 800284a:	b083      	sub	sp, #12
 800284c:	af00      	add	r7, sp, #0
 800284e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8002850:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002854:	689b      	ldr	r3, [r3, #8]
 8002856:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800285a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	4313      	orrs	r3, r2
 8002862:	608b      	str	r3, [r1, #8]
}
 8002864:	bf00      	nop
 8002866:	370c      	adds	r7, #12
 8002868:	46bd      	mov	sp, r7
 800286a:	bc80      	pop	{r7}
 800286c:	4770      	bx	lr

0800286e <LL_RCC_SetAHB3Prescaler>:
{
 800286e:	b480      	push	{r7}
 8002870:	b083      	sub	sp, #12
 8002872:	af00      	add	r7, sp, #0
 8002874:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 8002876:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800287a:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 800287e:	f023 020f 	bic.w	r2, r3, #15
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	091b      	lsrs	r3, r3, #4
 8002886:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800288a:	4313      	orrs	r3, r2
 800288c:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
}
 8002890:	bf00      	nop
 8002892:	370c      	adds	r7, #12
 8002894:	46bd      	mov	sp, r7
 8002896:	bc80      	pop	{r7}
 8002898:	4770      	bx	lr

0800289a <LL_RCC_SetAPB1Prescaler>:
{
 800289a:	b480      	push	{r7}
 800289c:	b083      	sub	sp, #12
 800289e:	af00      	add	r7, sp, #0
 80028a0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 80028a2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80028a6:	689b      	ldr	r3, [r3, #8]
 80028a8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80028ac:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	4313      	orrs	r3, r2
 80028b4:	608b      	str	r3, [r1, #8]
}
 80028b6:	bf00      	nop
 80028b8:	370c      	adds	r7, #12
 80028ba:	46bd      	mov	sp, r7
 80028bc:	bc80      	pop	{r7}
 80028be:	4770      	bx	lr

080028c0 <LL_RCC_SetAPB2Prescaler>:
{
 80028c0:	b480      	push	{r7}
 80028c2:	b083      	sub	sp, #12
 80028c4:	af00      	add	r7, sp, #0
 80028c6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 80028c8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80028cc:	689b      	ldr	r3, [r3, #8]
 80028ce:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80028d2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	4313      	orrs	r3, r2
 80028da:	608b      	str	r3, [r1, #8]
}
 80028dc:	bf00      	nop
 80028de:	370c      	adds	r7, #12
 80028e0:	46bd      	mov	sp, r7
 80028e2:	bc80      	pop	{r7}
 80028e4:	4770      	bx	lr

080028e6 <LL_RCC_GetAHBPrescaler>:
{
 80028e6:	b480      	push	{r7}
 80028e8:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 80028ea:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80028ee:	689b      	ldr	r3, [r3, #8]
 80028f0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 80028f4:	4618      	mov	r0, r3
 80028f6:	46bd      	mov	sp, r7
 80028f8:	bc80      	pop	{r7}
 80028fa:	4770      	bx	lr

080028fc <LL_RCC_GetAHB3Prescaler>:
{
 80028fc:	b480      	push	{r7}
 80028fe:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 8002900:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002904:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8002908:	011b      	lsls	r3, r3, #4
 800290a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 800290e:	4618      	mov	r0, r3
 8002910:	46bd      	mov	sp, r7
 8002912:	bc80      	pop	{r7}
 8002914:	4770      	bx	lr

08002916 <LL_RCC_GetAPB1Prescaler>:
{
 8002916:	b480      	push	{r7}
 8002918:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 800291a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800291e:	689b      	ldr	r3, [r3, #8]
 8002920:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
}
 8002924:	4618      	mov	r0, r3
 8002926:	46bd      	mov	sp, r7
 8002928:	bc80      	pop	{r7}
 800292a:	4770      	bx	lr

0800292c <LL_RCC_GetAPB2Prescaler>:
{
 800292c:	b480      	push	{r7}
 800292e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8002930:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002934:	689b      	ldr	r3, [r3, #8]
 8002936:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
}
 800293a:	4618      	mov	r0, r3
 800293c:	46bd      	mov	sp, r7
 800293e:	bc80      	pop	{r7}
 8002940:	4770      	bx	lr

08002942 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 8002942:	b480      	push	{r7}
 8002944:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8002946:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002950:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002954:	6013      	str	r3, [r2, #0]
}
 8002956:	bf00      	nop
 8002958:	46bd      	mov	sp, r7
 800295a:	bc80      	pop	{r7}
 800295c:	4770      	bx	lr

0800295e <LL_RCC_PLL_Disable>:
  * @note Cannot be disabled if the PLL clock is used as the system clock
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
 800295e:	b480      	push	{r7}
 8002960:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 8002962:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800296c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002970:	6013      	str	r3, [r2, #0]
}
 8002972:	bf00      	nop
 8002974:	46bd      	mov	sp, r7
 8002976:	bc80      	pop	{r7}
 8002978:	4770      	bx	lr

0800297a <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 800297a:	b480      	push	{r7}
 800297c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 800297e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002988:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800298c:	d101      	bne.n	8002992 <LL_RCC_PLL_IsReady+0x18>
 800298e:	2301      	movs	r3, #1
 8002990:	e000      	b.n	8002994 <LL_RCC_PLL_IsReady+0x1a>
 8002992:	2300      	movs	r3, #0
}
 8002994:	4618      	mov	r0, r3
 8002996:	46bd      	mov	sp, r7
 8002998:	bc80      	pop	{r7}
 800299a:	4770      	bx	lr

0800299c <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 6 and 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 800299c:	b480      	push	{r7}
 800299e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 80029a0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80029a4:	68db      	ldr	r3, [r3, #12]
 80029a6:	0a1b      	lsrs	r3, r3, #8
 80029a8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
}
 80029ac:	4618      	mov	r0, r3
 80029ae:	46bd      	mov	sp, r7
 80029b0:	bc80      	pop	{r7}
 80029b2:	4770      	bx	lr

080029b4 <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 80029b4:	b480      	push	{r7}
 80029b6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 80029b8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80029bc:	68db      	ldr	r3, [r3, #12]
 80029be:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
}
 80029c2:	4618      	mov	r0, r3
 80029c4:	46bd      	mov	sp, r7
 80029c6:	bc80      	pop	{r7}
 80029c8:	4770      	bx	lr

080029ca <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 80029ca:	b480      	push	{r7}
 80029cc:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 80029ce:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80029d2:	68db      	ldr	r3, [r3, #12]
 80029d4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
}
 80029d8:	4618      	mov	r0, r3
 80029da:	46bd      	mov	sp, r7
 80029dc:	bc80      	pop	{r7}
 80029de:	4770      	bx	lr

080029e0 <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 80029e0:	b480      	push	{r7}
 80029e2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 80029e4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80029e8:	68db      	ldr	r3, [r3, #12]
 80029ea:	f003 0303 	and.w	r3, r3, #3
}
 80029ee:	4618      	mov	r0, r3
 80029f0:	46bd      	mov	sp, r7
 80029f2:	bc80      	pop	{r7}
 80029f4:	4770      	bx	lr

080029f6 <LL_RCC_IsActiveFlag_HPRE>:
  * @brief  Check if HCLK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
 80029f6:	b480      	push	{r7}
 80029f8:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 80029fa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80029fe:	689b      	ldr	r3, [r3, #8]
 8002a00:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002a04:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002a08:	d101      	bne.n	8002a0e <LL_RCC_IsActiveFlag_HPRE+0x18>
 8002a0a:	2301      	movs	r3, #1
 8002a0c:	e000      	b.n	8002a10 <LL_RCC_IsActiveFlag_HPRE+0x1a>
 8002a0e:	2300      	movs	r3, #0
}
 8002a10:	4618      	mov	r0, r3
 8002a12:	46bd      	mov	sp, r7
 8002a14:	bc80      	pop	{r7}
 8002a16:	4770      	bx	lr

08002a18 <LL_RCC_IsActiveFlag_SHDHPRE>:
  * @brief  Check if HCLK3 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
 8002a18:	b480      	push	{r7}
 8002a1a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 8002a1c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002a20:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8002a24:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002a28:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002a2c:	d101      	bne.n	8002a32 <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 8002a2e:	2301      	movs	r3, #1
 8002a30:	e000      	b.n	8002a34 <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 8002a32:	2300      	movs	r3, #0
}
 8002a34:	4618      	mov	r0, r3
 8002a36:	46bd      	mov	sp, r7
 8002a38:	bc80      	pop	{r7}
 8002a3a:	4770      	bx	lr

08002a3c <LL_RCC_IsActiveFlag_PPRE1>:
  * @brief  Check if PLCK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
 8002a3c:	b480      	push	{r7}
 8002a3e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 8002a40:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002a44:	689b      	ldr	r3, [r3, #8]
 8002a46:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a4a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002a4e:	d101      	bne.n	8002a54 <LL_RCC_IsActiveFlag_PPRE1+0x18>
 8002a50:	2301      	movs	r3, #1
 8002a52:	e000      	b.n	8002a56 <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 8002a54:	2300      	movs	r3, #0
}
 8002a56:	4618      	mov	r0, r3
 8002a58:	46bd      	mov	sp, r7
 8002a5a:	bc80      	pop	{r7}
 8002a5c:	4770      	bx	lr

08002a5e <LL_RCC_IsActiveFlag_PPRE2>:
  * @brief  Check if PLCK2 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
 8002a5e:	b480      	push	{r7}
 8002a60:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 8002a62:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002a66:	689b      	ldr	r3, [r3, #8]
 8002a68:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002a6c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8002a70:	d101      	bne.n	8002a76 <LL_RCC_IsActiveFlag_PPRE2+0x18>
 8002a72:	2301      	movs	r3, #1
 8002a74:	e000      	b.n	8002a78 <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 8002a76:	2300      	movs	r3, #0
}
 8002a78:	4618      	mov	r0, r3
 8002a7a:	46bd      	mov	sp, r7
 8002a7c:	bc80      	pop	{r7}
 8002a7e:	4770      	bx	lr

08002a80 <HAL_RCC_OscConfig>:
  *         contains the configuration information for the RCC Oscillators.
  * @note   The PLL is not disabled when used as system clock.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002a80:	b580      	push	{r7, lr}
 8002a82:	b088      	sub	sp, #32
 8002a84:	af00      	add	r7, sp, #0
 8002a86:	6078      	str	r0, [r7, #4]
  uint32_t sysclk_source;
  uint32_t pll_config;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d101      	bne.n	8002a92 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002a8e:	2301      	movs	r3, #1
 8002a90:	e36f      	b.n	8003172 <HAL_RCC_OscConfig+0x6f2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002a92:	f7ff fece 	bl	8002832 <LL_RCC_GetSysClkSource>
 8002a96:	61f8      	str	r0, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002a98:	f7ff ffa2 	bl	80029e0 <LL_RCC_PLL_GetMainSource>
 8002a9c:	61b8      	str	r0, [r7, #24]

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	f003 0320 	and.w	r3, r3, #32
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	f000 80c4 	beq.w	8002c34 <HAL_RCC_OscConfig+0x1b4>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSI_CALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8002aac:	69fb      	ldr	r3, [r7, #28]
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d005      	beq.n	8002abe <HAL_RCC_OscConfig+0x3e>
 8002ab2:	69fb      	ldr	r3, [r7, #28]
 8002ab4:	2b0c      	cmp	r3, #12
 8002ab6:	d176      	bne.n	8002ba6 <HAL_RCC_OscConfig+0x126>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002ab8:	69bb      	ldr	r3, [r7, #24]
 8002aba:	2b01      	cmp	r3, #1
 8002abc:	d173      	bne.n	8002ba6 <HAL_RCC_OscConfig+0x126>
    {
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	6a1b      	ldr	r3, [r3, #32]
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d101      	bne.n	8002aca <HAL_RCC_OscConfig+0x4a>
      {
        return HAL_ERROR;
 8002ac6:	2301      	movs	r3, #1
 8002ac8:	e353      	b.n	8003172 <HAL_RCC_OscConfig+0x6f2>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB3 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002ace:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	f003 0308 	and.w	r3, r3, #8
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d005      	beq.n	8002ae8 <HAL_RCC_OscConfig+0x68>
 8002adc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002ae6:	e006      	b.n	8002af6 <HAL_RCC_OscConfig+0x76>
 8002ae8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002aec:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002af0:	091b      	lsrs	r3, r3, #4
 8002af2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002af6:	4293      	cmp	r3, r2
 8002af8:	d222      	bcs.n	8002b40 <HAL_RCC_OscConfig+0xc0>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002afe:	4618      	mov	r0, r3
 8002b00:	f000 fd3c 	bl	800357c <RCC_SetFlashLatencyFromMSIRange>
 8002b04:	4603      	mov	r3, r0
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d001      	beq.n	8002b0e <HAL_RCC_OscConfig+0x8e>
          {
            return HAL_ERROR;
 8002b0a:	2301      	movs	r3, #1
 8002b0c:	e331      	b.n	8003172 <HAL_RCC_OscConfig+0x6f2>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002b0e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002b18:	f043 0308 	orr.w	r3, r3, #8
 8002b1c:	6013      	str	r3, [r2, #0]
 8002b1e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b2c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002b30:	4313      	orrs	r3, r2
 8002b32:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b38:	4618      	mov	r0, r3
 8002b3a:	f7ff fe53 	bl	80027e4 <LL_RCC_MSI_SetCalibTrimming>
 8002b3e:	e021      	b.n	8002b84 <HAL_RCC_OscConfig+0x104>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range. */
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002b40:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002b4a:	f043 0308 	orr.w	r3, r3, #8
 8002b4e:	6013      	str	r3, [r2, #0]
 8002b50:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b5e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002b62:	4313      	orrs	r3, r2
 8002b64:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b6a:	4618      	mov	r0, r3
 8002b6c:	f7ff fe3a 	bl	80027e4 <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b74:	4618      	mov	r0, r3
 8002b76:	f000 fd01 	bl	800357c <RCC_SetFlashLatencyFromMSIRange>
 8002b7a:	4603      	mov	r3, r0
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d001      	beq.n	8002b84 <HAL_RCC_OscConfig+0x104>
          {
            return HAL_ERROR;
 8002b80:	2301      	movs	r3, #1
 8002b82:	e2f6      	b.n	8003172 <HAL_RCC_OscConfig+0x6f2>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8002b84:	f000 fcc2 	bl	800350c <HAL_RCC_GetHCLKFreq>
 8002b88:	4603      	mov	r3, r0
 8002b8a:	4aa7      	ldr	r2, [pc, #668]	@ (8002e28 <HAL_RCC_OscConfig+0x3a8>)
 8002b8c:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings */
        status = HAL_InitTick(uwTickPrio);
 8002b8e:	4ba7      	ldr	r3, [pc, #668]	@ (8002e2c <HAL_RCC_OscConfig+0x3ac>)
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	4618      	mov	r0, r3
 8002b94:	f7fe f834 	bl	8000c00 <HAL_InitTick>
 8002b98:	4603      	mov	r3, r0
 8002b9a:	74fb      	strb	r3, [r7, #19]
        if (status != HAL_OK)
 8002b9c:	7cfb      	ldrb	r3, [r7, #19]
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d047      	beq.n	8002c32 <HAL_RCC_OscConfig+0x1b2>
        {
          return status;
 8002ba2:	7cfb      	ldrb	r3, [r7, #19]
 8002ba4:	e2e5      	b.n	8003172 <HAL_RCC_OscConfig+0x6f2>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	6a1b      	ldr	r3, [r3, #32]
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d02c      	beq.n	8002c08 <HAL_RCC_OscConfig+0x188>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002bae:	f7ff fdc6 	bl	800273e <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002bb2:	f7fe f82f 	bl	8000c14 <HAL_GetTick>
 8002bb6:	6178      	str	r0, [r7, #20]

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 8002bb8:	e008      	b.n	8002bcc <HAL_RCC_OscConfig+0x14c>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002bba:	f7fe f82b 	bl	8000c14 <HAL_GetTick>
 8002bbe:	4602      	mov	r2, r0
 8002bc0:	697b      	ldr	r3, [r7, #20]
 8002bc2:	1ad3      	subs	r3, r2, r3
 8002bc4:	2b02      	cmp	r3, #2
 8002bc6:	d901      	bls.n	8002bcc <HAL_RCC_OscConfig+0x14c>
          {
            return HAL_TIMEOUT;
 8002bc8:	2303      	movs	r3, #3
 8002bca:	e2d2      	b.n	8003172 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_MSI_IsReady() == 0U)
 8002bcc:	f7ff fdd3 	bl	8002776 <LL_RCC_MSI_IsReady>
 8002bd0:	4603      	mov	r3, r0
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d0f1      	beq.n	8002bba <HAL_RCC_OscConfig+0x13a>
          }
        }

        /* Selects the Multiple Speed oscillator (MSI) clock range. */
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002bd6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002be0:	f043 0308 	orr.w	r3, r3, #8
 8002be4:	6013      	str	r3, [r2, #0]
 8002be6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002bf4:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002bf8:	4313      	orrs	r3, r2
 8002bfa:	600b      	str	r3, [r1, #0]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value. */
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c00:	4618      	mov	r0, r3
 8002c02:	f7ff fdef 	bl	80027e4 <LL_RCC_MSI_SetCalibTrimming>
 8002c06:	e015      	b.n	8002c34 <HAL_RCC_OscConfig+0x1b4>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002c08:	f7ff fda7 	bl	800275a <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002c0c:	f7fe f802 	bl	8000c14 <HAL_GetTick>
 8002c10:	6178      	str	r0, [r7, #20]

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 8002c12:	e008      	b.n	8002c26 <HAL_RCC_OscConfig+0x1a6>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002c14:	f7fd fffe 	bl	8000c14 <HAL_GetTick>
 8002c18:	4602      	mov	r2, r0
 8002c1a:	697b      	ldr	r3, [r7, #20]
 8002c1c:	1ad3      	subs	r3, r2, r3
 8002c1e:	2b02      	cmp	r3, #2
 8002c20:	d901      	bls.n	8002c26 <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 8002c22:	2303      	movs	r3, #3
 8002c24:	e2a5      	b.n	8003172 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_MSI_IsReady() != 0U)
 8002c26:	f7ff fda6 	bl	8002776 <LL_RCC_MSI_IsReady>
 8002c2a:	4603      	mov	r3, r0
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d1f1      	bne.n	8002c14 <HAL_RCC_OscConfig+0x194>
 8002c30:	e000      	b.n	8002c34 <HAL_RCC_OscConfig+0x1b4>
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8002c32:	bf00      	nop
      }
    }
  }

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	f003 0301 	and.w	r3, r3, #1
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d058      	beq.n	8002cf2 <HAL_RCC_OscConfig+0x272>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8002c40:	69fb      	ldr	r3, [r7, #28]
 8002c42:	2b08      	cmp	r3, #8
 8002c44:	d005      	beq.n	8002c52 <HAL_RCC_OscConfig+0x1d2>
 8002c46:	69fb      	ldr	r3, [r7, #28]
 8002c48:	2b0c      	cmp	r3, #12
 8002c4a:	d108      	bne.n	8002c5e <HAL_RCC_OscConfig+0x1de>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002c4c:	69bb      	ldr	r3, [r7, #24]
 8002c4e:	2b03      	cmp	r3, #3
 8002c50:	d105      	bne.n	8002c5e <HAL_RCC_OscConfig+0x1de>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	685b      	ldr	r3, [r3, #4]
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d14b      	bne.n	8002cf2 <HAL_RCC_OscConfig+0x272>
      {
        return HAL_ERROR;
 8002c5a:	2301      	movs	r3, #1
 8002c5c:	e289      	b.n	8003172 <HAL_RCC_OscConfig+0x6f2>
      /* Set the new HSE configuration ---------------------------------------*/
      /* Check HSE division factor */
      assert_param(IS_RCC_HSEDIV(RCC_OscInitStruct->HSEDiv));

      /* Set HSE division factor */
      MODIFY_REG(RCC->CR, RCC_CR_HSEPRE, RCC_OscInitStruct->HSEDiv);
 8002c5e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	689b      	ldr	r3, [r3, #8]
 8002c6c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002c70:	4313      	orrs	r3, r2
 8002c72:	600b      	str	r3, [r1, #0]

      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	685b      	ldr	r3, [r3, #4]
 8002c78:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002c7c:	d102      	bne.n	8002c84 <HAL_RCC_OscConfig+0x204>
 8002c7e:	f7ff fcae 	bl	80025de <LL_RCC_HSE_Enable>
 8002c82:	e00d      	b.n	8002ca0 <HAL_RCC_OscConfig+0x220>
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	685b      	ldr	r3, [r3, #4]
 8002c88:	f5b3 1f04 	cmp.w	r3, #2162688	@ 0x210000
 8002c8c:	d104      	bne.n	8002c98 <HAL_RCC_OscConfig+0x218>
 8002c8e:	f7ff fc79 	bl	8002584 <LL_RCC_HSE_EnableTcxo>
 8002c92:	f7ff fca4 	bl	80025de <LL_RCC_HSE_Enable>
 8002c96:	e003      	b.n	8002ca0 <HAL_RCC_OscConfig+0x220>
 8002c98:	f7ff fcaf 	bl	80025fa <LL_RCC_HSE_Disable>
 8002c9c:	f7ff fc80 	bl	80025a0 <LL_RCC_HSE_DisableTcxo>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	685b      	ldr	r3, [r3, #4]
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d012      	beq.n	8002cce <HAL_RCC_OscConfig+0x24e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ca8:	f7fd ffb4 	bl	8000c14 <HAL_GetTick>
 8002cac:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 8002cae:	e008      	b.n	8002cc2 <HAL_RCC_OscConfig+0x242>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002cb0:	f7fd ffb0 	bl	8000c14 <HAL_GetTick>
 8002cb4:	4602      	mov	r2, r0
 8002cb6:	697b      	ldr	r3, [r7, #20]
 8002cb8:	1ad3      	subs	r3, r2, r3
 8002cba:	2b64      	cmp	r3, #100	@ 0x64
 8002cbc:	d901      	bls.n	8002cc2 <HAL_RCC_OscConfig+0x242>
          {
            return HAL_TIMEOUT;
 8002cbe:	2303      	movs	r3, #3
 8002cc0:	e257      	b.n	8003172 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_HSE_IsReady() == 0U)
 8002cc2:	f7ff fca8 	bl	8002616 <LL_RCC_HSE_IsReady>
 8002cc6:	4603      	mov	r3, r0
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d0f1      	beq.n	8002cb0 <HAL_RCC_OscConfig+0x230>
 8002ccc:	e011      	b.n	8002cf2 <HAL_RCC_OscConfig+0x272>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002cce:	f7fd ffa1 	bl	8000c14 <HAL_GetTick>
 8002cd2:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 8002cd4:	e008      	b.n	8002ce8 <HAL_RCC_OscConfig+0x268>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002cd6:	f7fd ff9d 	bl	8000c14 <HAL_GetTick>
 8002cda:	4602      	mov	r2, r0
 8002cdc:	697b      	ldr	r3, [r7, #20]
 8002cde:	1ad3      	subs	r3, r2, r3
 8002ce0:	2b64      	cmp	r3, #100	@ 0x64
 8002ce2:	d901      	bls.n	8002ce8 <HAL_RCC_OscConfig+0x268>
          {
            return HAL_TIMEOUT;
 8002ce4:	2303      	movs	r3, #3
 8002ce6:	e244      	b.n	8003172 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_HSE_IsReady() != 0U)
 8002ce8:	f7ff fc95 	bl	8002616 <LL_RCC_HSE_IsReady>
 8002cec:	4603      	mov	r3, r0
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d1f1      	bne.n	8002cd6 <HAL_RCC_OscConfig+0x256>
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	f003 0302 	and.w	r3, r3, #2
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d046      	beq.n	8002d8c <HAL_RCC_OscConfig+0x30c>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8002cfe:	69fb      	ldr	r3, [r7, #28]
 8002d00:	2b04      	cmp	r3, #4
 8002d02:	d005      	beq.n	8002d10 <HAL_RCC_OscConfig+0x290>
 8002d04:	69fb      	ldr	r3, [r7, #28]
 8002d06:	2b0c      	cmp	r3, #12
 8002d08:	d10e      	bne.n	8002d28 <HAL_RCC_OscConfig+0x2a8>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002d0a:	69bb      	ldr	r3, [r7, #24]
 8002d0c:	2b02      	cmp	r3, #2
 8002d0e:	d10b      	bne.n	8002d28 <HAL_RCC_OscConfig+0x2a8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	691b      	ldr	r3, [r3, #16]
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d101      	bne.n	8002d1c <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 8002d18:	2301      	movs	r3, #1
 8002d1a:	e22a      	b.n	8003172 <HAL_RCC_OscConfig+0x6f2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	695b      	ldr	r3, [r3, #20]
 8002d20:	4618      	mov	r0, r3
 8002d22:	f7ff fcb6 	bl	8002692 <LL_RCC_HSI_SetCalibTrimming>
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8002d26:	e031      	b.n	8002d8c <HAL_RCC_OscConfig+0x30c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	691b      	ldr	r3, [r3, #16]
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d019      	beq.n	8002d64 <HAL_RCC_OscConfig+0x2e4>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002d30:	f7ff fc82 	bl	8002638 <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d34:	f7fd ff6e 	bl	8000c14 <HAL_GetTick>
 8002d38:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 8002d3a:	e008      	b.n	8002d4e <HAL_RCC_OscConfig+0x2ce>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002d3c:	f7fd ff6a 	bl	8000c14 <HAL_GetTick>
 8002d40:	4602      	mov	r2, r0
 8002d42:	697b      	ldr	r3, [r7, #20]
 8002d44:	1ad3      	subs	r3, r2, r3
 8002d46:	2b02      	cmp	r3, #2
 8002d48:	d901      	bls.n	8002d4e <HAL_RCC_OscConfig+0x2ce>
          {
            return HAL_TIMEOUT;
 8002d4a:	2303      	movs	r3, #3
 8002d4c:	e211      	b.n	8003172 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_HSI_IsReady() == 0U)
 8002d4e:	f7ff fc8f 	bl	8002670 <LL_RCC_HSI_IsReady>
 8002d52:	4603      	mov	r3, r0
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d0f1      	beq.n	8002d3c <HAL_RCC_OscConfig+0x2bc>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	695b      	ldr	r3, [r3, #20]
 8002d5c:	4618      	mov	r0, r3
 8002d5e:	f7ff fc98 	bl	8002692 <LL_RCC_HSI_SetCalibTrimming>
 8002d62:	e013      	b.n	8002d8c <HAL_RCC_OscConfig+0x30c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002d64:	f7ff fc76 	bl	8002654 <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d68:	f7fd ff54 	bl	8000c14 <HAL_GetTick>
 8002d6c:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 8002d6e:	e008      	b.n	8002d82 <HAL_RCC_OscConfig+0x302>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002d70:	f7fd ff50 	bl	8000c14 <HAL_GetTick>
 8002d74:	4602      	mov	r2, r0
 8002d76:	697b      	ldr	r3, [r7, #20]
 8002d78:	1ad3      	subs	r3, r2, r3
 8002d7a:	2b02      	cmp	r3, #2
 8002d7c:	d901      	bls.n	8002d82 <HAL_RCC_OscConfig+0x302>
          {
            return HAL_TIMEOUT;
 8002d7e:	2303      	movs	r3, #3
 8002d80:	e1f7      	b.n	8003172 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_HSI_IsReady() != 0U)
 8002d82:	f7ff fc75 	bl	8002670 <LL_RCC_HSI_IsReady>
 8002d86:	4603      	mov	r3, r0
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d1f1      	bne.n	8002d70 <HAL_RCC_OscConfig+0x2f0>
      }
    }
  }

  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	f003 0308 	and.w	r3, r3, #8
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d06e      	beq.n	8002e76 <HAL_RCC_OscConfig+0x3f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	699b      	ldr	r3, [r3, #24]
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d056      	beq.n	8002e4e <HAL_RCC_OscConfig+0x3ce>
    {
      uint32_t csr_temp = RCC->CSR;
 8002da0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002da4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002da8:	60fb      	str	r3, [r7, #12]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(RCC_OscInitStruct->LSIDiv));

      if (RCC_OscInitStruct->LSIDiv != (csr_temp & RCC_CSR_LSIPRE))
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	69da      	ldr	r2, [r3, #28]
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	f003 0310 	and.w	r3, r3, #16
 8002db4:	429a      	cmp	r2, r3
 8002db6:	d031      	beq.n	8002e1c <HAL_RCC_OscConfig+0x39c>
      {
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	f003 0302 	and.w	r3, r3, #2
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d006      	beq.n	8002dd0 <HAL_RCC_OscConfig+0x350>
            ((csr_temp & RCC_CSR_LSION) != RCC_CSR_LSION))
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	f003 0301 	and.w	r3, r3, #1
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d101      	bne.n	8002dd0 <HAL_RCC_OscConfig+0x350>
        {
          /* If LSIRDY is set while LSION is not enabled,
             LSIPRE can't be updated */
          return HAL_ERROR;
 8002dcc:	2301      	movs	r3, #1
 8002dce:	e1d0      	b.n	8003172 <HAL_RCC_OscConfig+0x6f2>
        }

        /* Turn off LSI before changing RCC_CSR_LSIPRE */
        if ((csr_temp & RCC_CSR_LSION) == RCC_CSR_LSION)
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	f003 0301 	and.w	r3, r3, #1
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d013      	beq.n	8002e02 <HAL_RCC_OscConfig+0x382>
        {
          __HAL_RCC_LSI_DISABLE();
 8002dda:	f7ff fc8f 	bl	80026fc <LL_RCC_LSI_Disable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002dde:	f7fd ff19 	bl	8000c14 <HAL_GetTick>
 8002de2:	6178      	str	r0, [r7, #20]

          /* Wait till LSI is disabled */
          while (LL_RCC_LSI_IsReady() != 0U)
 8002de4:	e008      	b.n	8002df8 <HAL_RCC_OscConfig+0x378>
          {
            if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002de6:	f7fd ff15 	bl	8000c14 <HAL_GetTick>
 8002dea:	4602      	mov	r2, r0
 8002dec:	697b      	ldr	r3, [r7, #20]
 8002dee:	1ad3      	subs	r3, r2, r3
 8002df0:	2b11      	cmp	r3, #17
 8002df2:	d901      	bls.n	8002df8 <HAL_RCC_OscConfig+0x378>
            {
              return HAL_TIMEOUT;
 8002df4:	2303      	movs	r3, #3
 8002df6:	e1bc      	b.n	8003172 <HAL_RCC_OscConfig+0x6f2>
          while (LL_RCC_LSI_IsReady() != 0U)
 8002df8:	f7ff fc90 	bl	800271c <LL_RCC_LSI_IsReady>
 8002dfc:	4603      	mov	r3, r0
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d1f1      	bne.n	8002de6 <HAL_RCC_OscConfig+0x366>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPRE, RCC_OscInitStruct->LSIDiv);
 8002e02:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002e06:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002e0a:	f023 0210 	bic.w	r2, r3, #16
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	69db      	ldr	r3, [r3, #28]
 8002e12:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002e16:	4313      	orrs	r3, r2
 8002e18:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
      }

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002e1c:	f7ff fc5e 	bl	80026dc <LL_RCC_LSI_Enable>

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002e20:	f7fd fef8 	bl	8000c14 <HAL_GetTick>
 8002e24:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is ready */
      while (LL_RCC_LSI_IsReady() == 0U)
 8002e26:	e00c      	b.n	8002e42 <HAL_RCC_OscConfig+0x3c2>
 8002e28:	20000000 	.word	0x20000000
 8002e2c:	20000004 	.word	0x20000004
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002e30:	f7fd fef0 	bl	8000c14 <HAL_GetTick>
 8002e34:	4602      	mov	r2, r0
 8002e36:	697b      	ldr	r3, [r7, #20]
 8002e38:	1ad3      	subs	r3, r2, r3
 8002e3a:	2b11      	cmp	r3, #17
 8002e3c:	d901      	bls.n	8002e42 <HAL_RCC_OscConfig+0x3c2>
        {
          return HAL_TIMEOUT;
 8002e3e:	2303      	movs	r3, #3
 8002e40:	e197      	b.n	8003172 <HAL_RCC_OscConfig+0x6f2>
      while (LL_RCC_LSI_IsReady() == 0U)
 8002e42:	f7ff fc6b 	bl	800271c <LL_RCC_LSI_IsReady>
 8002e46:	4603      	mov	r3, r0
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	d0f1      	beq.n	8002e30 <HAL_RCC_OscConfig+0x3b0>
 8002e4c:	e013      	b.n	8002e76 <HAL_RCC_OscConfig+0x3f6>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002e4e:	f7ff fc55 	bl	80026fc <LL_RCC_LSI_Disable>

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002e52:	f7fd fedf 	bl	8000c14 <HAL_GetTick>
 8002e56:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is disabled */
      while (LL_RCC_LSI_IsReady() != 0U)
 8002e58:	e008      	b.n	8002e6c <HAL_RCC_OscConfig+0x3ec>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002e5a:	f7fd fedb 	bl	8000c14 <HAL_GetTick>
 8002e5e:	4602      	mov	r2, r0
 8002e60:	697b      	ldr	r3, [r7, #20]
 8002e62:	1ad3      	subs	r3, r2, r3
 8002e64:	2b11      	cmp	r3, #17
 8002e66:	d901      	bls.n	8002e6c <HAL_RCC_OscConfig+0x3ec>
        {
          return HAL_TIMEOUT;
 8002e68:	2303      	movs	r3, #3
 8002e6a:	e182      	b.n	8003172 <HAL_RCC_OscConfig+0x6f2>
      while (LL_RCC_LSI_IsReady() != 0U)
 8002e6c:	f7ff fc56 	bl	800271c <LL_RCC_LSI_IsReady>
 8002e70:	4603      	mov	r3, r0
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d1f1      	bne.n	8002e5a <HAL_RCC_OscConfig+0x3da>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	f003 0304 	and.w	r3, r3, #4
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	f000 80d8 	beq.w	8003034 <HAL_RCC_OscConfig+0x5b4>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (LL_PWR_IsEnabledBkUpAccess() == 0U)
 8002e84:	f7ff fb6c 	bl	8002560 <LL_PWR_IsEnabledBkUpAccess>
 8002e88:	4603      	mov	r3, r0
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d113      	bne.n	8002eb6 <HAL_RCC_OscConfig+0x436>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 8002e8e:	f7ff fb4d 	bl	800252c <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002e92:	f7fd febf 	bl	8000c14 <HAL_GetTick>
 8002e96:	6178      	str	r0, [r7, #20]

      while (LL_PWR_IsEnabledBkUpAccess() == 0U)
 8002e98:	e008      	b.n	8002eac <HAL_RCC_OscConfig+0x42c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002e9a:	f7fd febb 	bl	8000c14 <HAL_GetTick>
 8002e9e:	4602      	mov	r2, r0
 8002ea0:	697b      	ldr	r3, [r7, #20]
 8002ea2:	1ad3      	subs	r3, r2, r3
 8002ea4:	2b02      	cmp	r3, #2
 8002ea6:	d901      	bls.n	8002eac <HAL_RCC_OscConfig+0x42c>
        {
          return HAL_TIMEOUT;
 8002ea8:	2303      	movs	r3, #3
 8002eaa:	e162      	b.n	8003172 <HAL_RCC_OscConfig+0x6f2>
      while (LL_PWR_IsEnabledBkUpAccess() == 0U)
 8002eac:	f7ff fb58 	bl	8002560 <LL_PWR_IsEnabledBkUpAccess>
 8002eb0:	4603      	mov	r3, r0
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d0f1      	beq.n	8002e9a <HAL_RCC_OscConfig+0x41a>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	68db      	ldr	r3, [r3, #12]
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d07b      	beq.n	8002fb6 <HAL_RCC_OscConfig+0x536>
    {
      /* Enable LSE bypasss (if requested) */
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS)
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	68db      	ldr	r3, [r3, #12]
 8002ec2:	2b85      	cmp	r3, #133	@ 0x85
 8002ec4:	d003      	beq.n	8002ece <HAL_RCC_OscConfig+0x44e>
          || (RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS_RTC_ONLY))
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	68db      	ldr	r3, [r3, #12]
 8002eca:	2b05      	cmp	r3, #5
 8002ecc:	d109      	bne.n	8002ee2 <HAL_RCC_OscConfig+0x462>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8002ece:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002ed2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002ed6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002eda:	f043 0304 	orr.w	r3, r3, #4
 8002ede:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002ee2:	f7fd fe97 	bl	8000c14 <HAL_GetTick>
 8002ee6:	6178      	str	r0, [r7, #20]

      /* LSE oscillator enable */
      SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8002ee8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002eec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002ef0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002ef4:	f043 0301 	orr.w	r3, r3, #1
 8002ef8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 8002efc:	e00a      	b.n	8002f14 <HAL_RCC_OscConfig+0x494>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002efe:	f7fd fe89 	bl	8000c14 <HAL_GetTick>
 8002f02:	4602      	mov	r2, r0
 8002f04:	697b      	ldr	r3, [r7, #20]
 8002f06:	1ad3      	subs	r3, r2, r3
 8002f08:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002f0c:	4293      	cmp	r3, r2
 8002f0e:	d901      	bls.n	8002f14 <HAL_RCC_OscConfig+0x494>
        {
          return HAL_TIMEOUT;
 8002f10:	2303      	movs	r3, #3
 8002f12:	e12e      	b.n	8003172 <HAL_RCC_OscConfig+0x6f2>
      while (LL_RCC_LSE_IsReady() == 0U)
 8002f14:	f7ff fbd1 	bl	80026ba <LL_RCC_LSE_IsReady>
 8002f18:	4603      	mov	r3, r0
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d0ef      	beq.n	8002efe <HAL_RCC_OscConfig+0x47e>
        }
      }

      /* Enable LSE system clock (if requested) */
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_ON)
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	68db      	ldr	r3, [r3, #12]
 8002f22:	2b81      	cmp	r3, #129	@ 0x81
 8002f24:	d003      	beq.n	8002f2e <HAL_RCC_OscConfig+0x4ae>
          || (RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS))
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	68db      	ldr	r3, [r3, #12]
 8002f2a:	2b85      	cmp	r3, #133	@ 0x85
 8002f2c:	d121      	bne.n	8002f72 <HAL_RCC_OscConfig+0x4f2>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f2e:	f7fd fe71 	bl	8000c14 <HAL_GetTick>
 8002f32:	6178      	str	r0, [r7, #20]

        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8002f34:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002f38:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f3c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002f40:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002f44:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8002f48:	e00a      	b.n	8002f60 <HAL_RCC_OscConfig+0x4e0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002f4a:	f7fd fe63 	bl	8000c14 <HAL_GetTick>
 8002f4e:	4602      	mov	r2, r0
 8002f50:	697b      	ldr	r3, [r7, #20]
 8002f52:	1ad3      	subs	r3, r2, r3
 8002f54:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002f58:	4293      	cmp	r3, r2
 8002f5a:	d901      	bls.n	8002f60 <HAL_RCC_OscConfig+0x4e0>
          {
            return HAL_TIMEOUT;
 8002f5c:	2303      	movs	r3, #3
 8002f5e:	e108      	b.n	8003172 <HAL_RCC_OscConfig+0x6f2>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8002f60:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002f64:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f68:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d0ec      	beq.n	8002f4a <HAL_RCC_OscConfig+0x4ca>
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_ON)
 8002f70:	e060      	b.n	8003034 <HAL_RCC_OscConfig+0x5b4>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f72:	f7fd fe4f 	bl	8000c14 <HAL_GetTick>
 8002f76:	6178      	str	r0, [r7, #20]

        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8002f78:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002f7c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f80:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002f84:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002f88:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8002f8c:	e00a      	b.n	8002fa4 <HAL_RCC_OscConfig+0x524>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002f8e:	f7fd fe41 	bl	8000c14 <HAL_GetTick>
 8002f92:	4602      	mov	r2, r0
 8002f94:	697b      	ldr	r3, [r7, #20]
 8002f96:	1ad3      	subs	r3, r2, r3
 8002f98:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002f9c:	4293      	cmp	r3, r2
 8002f9e:	d901      	bls.n	8002fa4 <HAL_RCC_OscConfig+0x524>
          {
            return HAL_TIMEOUT;
 8002fa0:	2303      	movs	r3, #3
 8002fa2:	e0e6      	b.n	8003172 <HAL_RCC_OscConfig+0x6f2>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8002fa4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002fa8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002fac:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d1ec      	bne.n	8002f8e <HAL_RCC_OscConfig+0x50e>
 8002fb4:	e03e      	b.n	8003034 <HAL_RCC_OscConfig+0x5b4>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002fb6:	f7fd fe2d 	bl	8000c14 <HAL_GetTick>
 8002fba:	6178      	str	r0, [r7, #20]

      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8002fbc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002fc0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002fc4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002fc8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002fcc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

      /* Wait till LSESYSRDY is cleared */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8002fd0:	e00a      	b.n	8002fe8 <HAL_RCC_OscConfig+0x568>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002fd2:	f7fd fe1f 	bl	8000c14 <HAL_GetTick>
 8002fd6:	4602      	mov	r2, r0
 8002fd8:	697b      	ldr	r3, [r7, #20]
 8002fda:	1ad3      	subs	r3, r2, r3
 8002fdc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002fe0:	4293      	cmp	r3, r2
 8002fe2:	d901      	bls.n	8002fe8 <HAL_RCC_OscConfig+0x568>
        {
          return HAL_TIMEOUT;
 8002fe4:	2303      	movs	r3, #3
 8002fe6:	e0c4      	b.n	8003172 <HAL_RCC_OscConfig+0x6f2>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8002fe8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002fec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002ff0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	d1ec      	bne.n	8002fd2 <HAL_RCC_OscConfig+0x552>
        }
      }

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002ff8:	f7fd fe0c 	bl	8000c14 <HAL_GetTick>
 8002ffc:	6178      	str	r0, [r7, #20]

      /* LSE oscillator disable */
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8002ffe:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003002:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003006:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800300a:	f023 0301 	bic.w	r3, r3, #1
 800300e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 8003012:	e00a      	b.n	800302a <HAL_RCC_OscConfig+0x5aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003014:	f7fd fdfe 	bl	8000c14 <HAL_GetTick>
 8003018:	4602      	mov	r2, r0
 800301a:	697b      	ldr	r3, [r7, #20]
 800301c:	1ad3      	subs	r3, r2, r3
 800301e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003022:	4293      	cmp	r3, r2
 8003024:	d901      	bls.n	800302a <HAL_RCC_OscConfig+0x5aa>
        {
          return HAL_TIMEOUT;
 8003026:	2303      	movs	r3, #3
 8003028:	e0a3      	b.n	8003172 <HAL_RCC_OscConfig+0x6f2>
      while (LL_RCC_LSE_IsReady() != 0U)
 800302a:	f7ff fb46 	bl	80026ba <LL_RCC_LSE_IsReady>
 800302e:	4603      	mov	r3, r0
 8003030:	2b00      	cmp	r3, #0
 8003032:	d1ef      	bne.n	8003014 <HAL_RCC_OscConfig+0x594>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003038:	2b00      	cmp	r3, #0
 800303a:	f000 8099 	beq.w	8003170 <HAL_RCC_OscConfig+0x6f0>
  {
    /* Check if the PLL is used as system clock or not */
    if (sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800303e:	69fb      	ldr	r3, [r7, #28]
 8003040:	2b0c      	cmp	r3, #12
 8003042:	d06c      	beq.n	800311e <HAL_RCC_OscConfig+0x69e>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003048:	2b02      	cmp	r3, #2
 800304a:	d14b      	bne.n	80030e4 <HAL_RCC_OscConfig+0x664>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800304c:	f7ff fc87 	bl	800295e <LL_RCC_PLL_Disable>

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003050:	f7fd fde0 	bl	8000c14 <HAL_GetTick>
 8003054:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is ready */
        while (LL_RCC_PLL_IsReady() != 0U)
 8003056:	e008      	b.n	800306a <HAL_RCC_OscConfig+0x5ea>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003058:	f7fd fddc 	bl	8000c14 <HAL_GetTick>
 800305c:	4602      	mov	r2, r0
 800305e:	697b      	ldr	r3, [r7, #20]
 8003060:	1ad3      	subs	r3, r2, r3
 8003062:	2b0a      	cmp	r3, #10
 8003064:	d901      	bls.n	800306a <HAL_RCC_OscConfig+0x5ea>
          {
            return HAL_TIMEOUT;
 8003066:	2303      	movs	r3, #3
 8003068:	e083      	b.n	8003172 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_PLL_IsReady() != 0U)
 800306a:	f7ff fc86 	bl	800297a <LL_RCC_PLL_IsReady>
 800306e:	4603      	mov	r3, r0
 8003070:	2b00      	cmp	r3, #0
 8003072:	d1f1      	bne.n	8003058 <HAL_RCC_OscConfig+0x5d8>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003074:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003078:	68da      	ldr	r2, [r3, #12]
 800307a:	4b40      	ldr	r3, [pc, #256]	@ (800317c <HAL_RCC_OscConfig+0x6fc>)
 800307c:	4013      	ands	r3, r2
 800307e:	687a      	ldr	r2, [r7, #4]
 8003080:	6b11      	ldr	r1, [r2, #48]	@ 0x30
 8003082:	687a      	ldr	r2, [r7, #4]
 8003084:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003086:	4311      	orrs	r1, r2
 8003088:	687a      	ldr	r2, [r7, #4]
 800308a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800308c:	0212      	lsls	r2, r2, #8
 800308e:	4311      	orrs	r1, r2
 8003090:	687a      	ldr	r2, [r7, #4]
 8003092:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003094:	4311      	orrs	r1, r2
 8003096:	687a      	ldr	r2, [r7, #4]
 8003098:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800309a:	4311      	orrs	r1, r2
 800309c:	687a      	ldr	r2, [r7, #4]
 800309e:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 80030a0:	430a      	orrs	r2, r1
 80030a2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80030a6:	4313      	orrs	r3, r2
 80030a8:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80030aa:	f7ff fc4a 	bl	8002942 <LL_RCC_PLL_Enable>

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80030ae:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80030b2:	68db      	ldr	r3, [r3, #12]
 80030b4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80030b8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80030bc:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80030be:	f7fd fda9 	bl	8000c14 <HAL_GetTick>
 80030c2:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is ready */
        while (LL_RCC_PLL_IsReady() == 0U)
 80030c4:	e008      	b.n	80030d8 <HAL_RCC_OscConfig+0x658>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80030c6:	f7fd fda5 	bl	8000c14 <HAL_GetTick>
 80030ca:	4602      	mov	r2, r0
 80030cc:	697b      	ldr	r3, [r7, #20]
 80030ce:	1ad3      	subs	r3, r2, r3
 80030d0:	2b0a      	cmp	r3, #10
 80030d2:	d901      	bls.n	80030d8 <HAL_RCC_OscConfig+0x658>
          {
            return HAL_TIMEOUT;
 80030d4:	2303      	movs	r3, #3
 80030d6:	e04c      	b.n	8003172 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_PLL_IsReady() == 0U)
 80030d8:	f7ff fc4f 	bl	800297a <LL_RCC_PLL_IsReady>
 80030dc:	4603      	mov	r3, r0
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d0f1      	beq.n	80030c6 <HAL_RCC_OscConfig+0x646>
 80030e2:	e045      	b.n	8003170 <HAL_RCC_OscConfig+0x6f0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80030e4:	f7ff fc3b 	bl	800295e <LL_RCC_PLL_Disable>

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80030e8:	f7fd fd94 	bl	8000c14 <HAL_GetTick>
 80030ec:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is disabled */
        while (LL_RCC_PLL_IsReady() != 0U)
 80030ee:	e008      	b.n	8003102 <HAL_RCC_OscConfig+0x682>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80030f0:	f7fd fd90 	bl	8000c14 <HAL_GetTick>
 80030f4:	4602      	mov	r2, r0
 80030f6:	697b      	ldr	r3, [r7, #20]
 80030f8:	1ad3      	subs	r3, r2, r3
 80030fa:	2b0a      	cmp	r3, #10
 80030fc:	d901      	bls.n	8003102 <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 80030fe:	2303      	movs	r3, #3
 8003100:	e037      	b.n	8003172 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_PLL_IsReady() != 0U)
 8003102:	f7ff fc3a 	bl	800297a <LL_RCC_PLL_IsReady>
 8003106:	4603      	mov	r3, r0
 8003108:	2b00      	cmp	r3, #0
 800310a:	d1f1      	bne.n	80030f0 <HAL_RCC_OscConfig+0x670>
          }
        }

        /* Disable the PLL source and outputs to save power when PLL is off */
        CLEAR_BIT(RCC->PLLCFGR, (RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN));
 800310c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003110:	68da      	ldr	r2, [r3, #12]
 8003112:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003116:	4b1a      	ldr	r3, [pc, #104]	@ (8003180 <HAL_RCC_OscConfig+0x700>)
 8003118:	4013      	ands	r3, r2
 800311a:	60cb      	str	r3, [r1, #12]
 800311c:	e028      	b.n	8003170 <HAL_RCC_OscConfig+0x6f0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003122:	2b01      	cmp	r3, #1
 8003124:	d101      	bne.n	800312a <HAL_RCC_OscConfig+0x6aa>
      {
        return HAL_ERROR;
 8003126:	2301      	movs	r3, #1
 8003128:	e023      	b.n	8003172 <HAL_RCC_OscConfig+0x6f2>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800312a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800312e:	68db      	ldr	r3, [r3, #12]
 8003130:	61bb      	str	r3, [r7, #24]
        if ((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource)
 8003132:	69bb      	ldr	r3, [r7, #24]
 8003134:	f003 0203 	and.w	r2, r3, #3
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800313c:	429a      	cmp	r2, r3
 800313e:	d115      	bne.n	800316c <HAL_RCC_OscConfig+0x6ec>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)   != RCC_OscInitStruct->PLL.PLLM)
 8003140:	69bb      	ldr	r3, [r7, #24]
 8003142:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800314a:	429a      	cmp	r2, r3
 800314c:	d10e      	bne.n	800316c <HAL_RCC_OscConfig+0x6ec>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)   != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos))
 800314e:	69bb      	ldr	r3, [r7, #24]
 8003150:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003158:	021b      	lsls	r3, r3, #8
 800315a:	429a      	cmp	r2, r3
 800315c:	d106      	bne.n	800316c <HAL_RCC_OscConfig+0x6ec>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)   != RCC_OscInitStruct->PLL.PLLR))
 800315e:	69bb      	ldr	r3, [r7, #24]
 8003160:	f003 4260 	and.w	r2, r3, #3758096384	@ 0xe0000000
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003168:	429a      	cmp	r2, r3
 800316a:	d001      	beq.n	8003170 <HAL_RCC_OscConfig+0x6f0>
        {
          return HAL_ERROR;
 800316c:	2301      	movs	r3, #1
 800316e:	e000      	b.n	8003172 <HAL_RCC_OscConfig+0x6f2>
        }
      }
    }
  }
  return HAL_OK;
 8003170:	2300      	movs	r3, #0
}
 8003172:	4618      	mov	r0, r3
 8003174:	3720      	adds	r7, #32
 8003176:	46bd      	mov	sp, r7
 8003178:	bd80      	pop	{r7, pc}
 800317a:	bf00      	nop
 800317c:	11c1808c 	.word	0x11c1808c
 8003180:	eefefffc 	.word	0xeefefffc

08003184 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003184:	b580      	push	{r7, lr}
 8003186:	b084      	sub	sp, #16
 8003188:	af00      	add	r7, sp, #0
 800318a:	6078      	str	r0, [r7, #4]
 800318c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	2b00      	cmp	r3, #0
 8003192:	d101      	bne.n	8003198 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003194:	2301      	movs	r3, #1
 8003196:	e10f      	b.n	80033b8 <HAL_RCC_ClockConfig+0x234>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK3) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003198:	4b89      	ldr	r3, [pc, #548]	@ (80033c0 <HAL_RCC_ClockConfig+0x23c>)
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	f003 0307 	and.w	r3, r3, #7
 80031a0:	683a      	ldr	r2, [r7, #0]
 80031a2:	429a      	cmp	r2, r3
 80031a4:	d91b      	bls.n	80031de <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80031a6:	4b86      	ldr	r3, [pc, #536]	@ (80033c0 <HAL_RCC_ClockConfig+0x23c>)
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	f023 0207 	bic.w	r2, r3, #7
 80031ae:	4984      	ldr	r1, [pc, #528]	@ (80033c0 <HAL_RCC_ClockConfig+0x23c>)
 80031b0:	683b      	ldr	r3, [r7, #0]
 80031b2:	4313      	orrs	r3, r2
 80031b4:	600b      	str	r3, [r1, #0]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80031b6:	f7fd fd2d 	bl	8000c14 <HAL_GetTick>
 80031ba:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80031bc:	e008      	b.n	80031d0 <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 80031be:	f7fd fd29 	bl	8000c14 <HAL_GetTick>
 80031c2:	4602      	mov	r2, r0
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	1ad3      	subs	r3, r2, r3
 80031c8:	2b02      	cmp	r3, #2
 80031ca:	d901      	bls.n	80031d0 <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 80031cc:	2303      	movs	r3, #3
 80031ce:	e0f3      	b.n	80033b8 <HAL_RCC_ClockConfig+0x234>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80031d0:	4b7b      	ldr	r3, [pc, #492]	@ (80033c0 <HAL_RCC_ClockConfig+0x23c>)
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	f003 0307 	and.w	r3, r3, #7
 80031d8:	683a      	ldr	r2, [r7, #0]
 80031da:	429a      	cmp	r2, r3
 80031dc:	d1ef      	bne.n	80031be <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	f003 0302 	and.w	r3, r3, #2
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d016      	beq.n	8003218 <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	689b      	ldr	r3, [r3, #8]
 80031ee:	4618      	mov	r0, r3
 80031f0:	f7ff fb2a 	bl	8002848 <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 80031f4:	f7fd fd0e 	bl	8000c14 <HAL_GetTick>
 80031f8:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 80031fa:	e008      	b.n	800320e <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80031fc:	f7fd fd0a 	bl	8000c14 <HAL_GetTick>
 8003200:	4602      	mov	r2, r0
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	1ad3      	subs	r3, r2, r3
 8003206:	2b02      	cmp	r3, #2
 8003208:	d901      	bls.n	800320e <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 800320a:	2303      	movs	r3, #3
 800320c:	e0d4      	b.n	80033b8 <HAL_RCC_ClockConfig+0x234>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 800320e:	f7ff fbf2 	bl	80029f6 <LL_RCC_IsActiveFlag_HPRE>
 8003212:	4603      	mov	r3, r0
 8003214:	2b00      	cmp	r3, #0
 8003216:	d0f1      	beq.n	80031fc <HAL_RCC_ClockConfig+0x78>
    }
  }
#endif /* DUAL_CORE */

  /*-------------------------- HCLK3 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK3) == RCC_CLOCKTYPE_HCLK3)
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003220:	2b00      	cmp	r3, #0
 8003222:	d016      	beq.n	8003252 <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK3Divider));
    LL_RCC_SetAHB3Prescaler(RCC_ClkInitStruct->AHBCLK3Divider);
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	695b      	ldr	r3, [r3, #20]
 8003228:	4618      	mov	r0, r3
 800322a:	f7ff fb20 	bl	800286e <LL_RCC_SetAHB3Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800322e:	f7fd fcf1 	bl	8000c14 <HAL_GetTick>
 8003232:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8003234:	e008      	b.n	8003248 <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8003236:	f7fd fced 	bl	8000c14 <HAL_GetTick>
 800323a:	4602      	mov	r2, r0
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	1ad3      	subs	r3, r2, r3
 8003240:	2b02      	cmp	r3, #2
 8003242:	d901      	bls.n	8003248 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 8003244:	2303      	movs	r3, #3
 8003246:	e0b7      	b.n	80033b8 <HAL_RCC_ClockConfig+0x234>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8003248:	f7ff fbe6 	bl	8002a18 <LL_RCC_IsActiveFlag_SHDHPRE>
 800324c:	4603      	mov	r3, r0
 800324e:	2b00      	cmp	r3, #0
 8003250:	d0f1      	beq.n	8003236 <HAL_RCC_ClockConfig+0xb2>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	f003 0304 	and.w	r3, r3, #4
 800325a:	2b00      	cmp	r3, #0
 800325c:	d016      	beq.n	800328c <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	68db      	ldr	r3, [r3, #12]
 8003262:	4618      	mov	r0, r3
 8003264:	f7ff fb19 	bl	800289a <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8003268:	f7fd fcd4 	bl	8000c14 <HAL_GetTick>
 800326c:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 800326e:	e008      	b.n	8003282 <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8003270:	f7fd fcd0 	bl	8000c14 <HAL_GetTick>
 8003274:	4602      	mov	r2, r0
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	1ad3      	subs	r3, r2, r3
 800327a:	2b02      	cmp	r3, #2
 800327c:	d901      	bls.n	8003282 <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 800327e:	2303      	movs	r3, #3
 8003280:	e09a      	b.n	80033b8 <HAL_RCC_ClockConfig+0x234>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8003282:	f7ff fbdb 	bl	8002a3c <LL_RCC_IsActiveFlag_PPRE1>
 8003286:	4603      	mov	r3, r0
 8003288:	2b00      	cmp	r3, #0
 800328a:	d0f1      	beq.n	8003270 <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	f003 0308 	and.w	r3, r3, #8
 8003294:	2b00      	cmp	r3, #0
 8003296:	d017      	beq.n	80032c8 <HAL_RCC_ClockConfig+0x144>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	691b      	ldr	r3, [r3, #16]
 800329c:	00db      	lsls	r3, r3, #3
 800329e:	4618      	mov	r0, r3
 80032a0:	f7ff fb0e 	bl	80028c0 <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 80032a4:	f7fd fcb6 	bl	8000c14 <HAL_GetTick>
 80032a8:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 80032aa:	e008      	b.n	80032be <HAL_RCC_ClockConfig+0x13a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80032ac:	f7fd fcb2 	bl	8000c14 <HAL_GetTick>
 80032b0:	4602      	mov	r2, r0
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	1ad3      	subs	r3, r2, r3
 80032b6:	2b02      	cmp	r3, #2
 80032b8:	d901      	bls.n	80032be <HAL_RCC_ClockConfig+0x13a>
      {
        return HAL_TIMEOUT;
 80032ba:	2303      	movs	r3, #3
 80032bc:	e07c      	b.n	80033b8 <HAL_RCC_ClockConfig+0x234>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 80032be:	f7ff fbce 	bl	8002a5e <LL_RCC_IsActiveFlag_PPRE2>
 80032c2:	4603      	mov	r3, r0
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d0f1      	beq.n	80032ac <HAL_RCC_ClockConfig+0x128>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	f003 0301 	and.w	r3, r3, #1
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d043      	beq.n	800335c <HAL_RCC_ClockConfig+0x1d8>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	685b      	ldr	r3, [r3, #4]
 80032d8:	2b02      	cmp	r3, #2
 80032da:	d106      	bne.n	80032ea <HAL_RCC_ClockConfig+0x166>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 80032dc:	f7ff f99b 	bl	8002616 <LL_RCC_HSE_IsReady>
 80032e0:	4603      	mov	r3, r0
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d11e      	bne.n	8003324 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80032e6:	2301      	movs	r3, #1
 80032e8:	e066      	b.n	80033b8 <HAL_RCC_ClockConfig+0x234>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	685b      	ldr	r3, [r3, #4]
 80032ee:	2b03      	cmp	r3, #3
 80032f0:	d106      	bne.n	8003300 <HAL_RCC_ClockConfig+0x17c>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 80032f2:	f7ff fb42 	bl	800297a <LL_RCC_PLL_IsReady>
 80032f6:	4603      	mov	r3, r0
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d113      	bne.n	8003324 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80032fc:	2301      	movs	r3, #1
 80032fe:	e05b      	b.n	80033b8 <HAL_RCC_ClockConfig+0x234>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	685b      	ldr	r3, [r3, #4]
 8003304:	2b00      	cmp	r3, #0
 8003306:	d106      	bne.n	8003316 <HAL_RCC_ClockConfig+0x192>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 8003308:	f7ff fa35 	bl	8002776 <LL_RCC_MSI_IsReady>
 800330c:	4603      	mov	r3, r0
 800330e:	2b00      	cmp	r3, #0
 8003310:	d108      	bne.n	8003324 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003312:	2301      	movs	r3, #1
 8003314:	e050      	b.n	80033b8 <HAL_RCC_ClockConfig+0x234>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 8003316:	f7ff f9ab 	bl	8002670 <LL_RCC_HSI_IsReady>
 800331a:	4603      	mov	r3, r0
 800331c:	2b00      	cmp	r3, #0
 800331e:	d101      	bne.n	8003324 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003320:	2301      	movs	r3, #1
 8003322:	e049      	b.n	80033b8 <HAL_RCC_ClockConfig+0x234>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	685b      	ldr	r3, [r3, #4]
 8003328:	4618      	mov	r0, r3
 800332a:	f7ff fa6f 	bl	800280c <LL_RCC_SetSysClkSource>

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800332e:	f7fd fc71 	bl	8000c14 <HAL_GetTick>
 8003332:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003334:	e00a      	b.n	800334c <HAL_RCC_ClockConfig+0x1c8>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003336:	f7fd fc6d 	bl	8000c14 <HAL_GetTick>
 800333a:	4602      	mov	r2, r0
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	1ad3      	subs	r3, r2, r3
 8003340:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003344:	4293      	cmp	r3, r2
 8003346:	d901      	bls.n	800334c <HAL_RCC_ClockConfig+0x1c8>
      {
        return HAL_TIMEOUT;
 8003348:	2303      	movs	r3, #3
 800334a:	e035      	b.n	80033b8 <HAL_RCC_ClockConfig+0x234>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800334c:	f7ff fa71 	bl	8002832 <LL_RCC_GetSysClkSource>
 8003350:	4602      	mov	r2, r0
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	685b      	ldr	r3, [r3, #4]
 8003356:	009b      	lsls	r3, r3, #2
 8003358:	429a      	cmp	r2, r3
 800335a:	d1ec      	bne.n	8003336 <HAL_RCC_ClockConfig+0x1b2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800335c:	4b18      	ldr	r3, [pc, #96]	@ (80033c0 <HAL_RCC_ClockConfig+0x23c>)
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	f003 0307 	and.w	r3, r3, #7
 8003364:	683a      	ldr	r2, [r7, #0]
 8003366:	429a      	cmp	r2, r3
 8003368:	d21b      	bcs.n	80033a2 <HAL_RCC_ClockConfig+0x21e>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800336a:	4b15      	ldr	r3, [pc, #84]	@ (80033c0 <HAL_RCC_ClockConfig+0x23c>)
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	f023 0207 	bic.w	r2, r3, #7
 8003372:	4913      	ldr	r1, [pc, #76]	@ (80033c0 <HAL_RCC_ClockConfig+0x23c>)
 8003374:	683b      	ldr	r3, [r7, #0]
 8003376:	4313      	orrs	r3, r2
 8003378:	600b      	str	r3, [r1, #0]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800337a:	f7fd fc4b 	bl	8000c14 <HAL_GetTick>
 800337e:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003380:	e008      	b.n	8003394 <HAL_RCC_ClockConfig+0x210>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8003382:	f7fd fc47 	bl	8000c14 <HAL_GetTick>
 8003386:	4602      	mov	r2, r0
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	1ad3      	subs	r3, r2, r3
 800338c:	2b02      	cmp	r3, #2
 800338e:	d901      	bls.n	8003394 <HAL_RCC_ClockConfig+0x210>
      {
        return HAL_TIMEOUT;
 8003390:	2303      	movs	r3, #3
 8003392:	e011      	b.n	80033b8 <HAL_RCC_ClockConfig+0x234>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003394:	4b0a      	ldr	r3, [pc, #40]	@ (80033c0 <HAL_RCC_ClockConfig+0x23c>)
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	f003 0307 	and.w	r3, r3, #7
 800339c:	683a      	ldr	r2, [r7, #0]
 800339e:	429a      	cmp	r2, r3
 80033a0:	d1ef      	bne.n	8003382 <HAL_RCC_ClockConfig+0x1fe>
  }

  /*--------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 80033a2:	f000 f8b3 	bl	800350c <HAL_RCC_GetHCLKFreq>
 80033a6:	4603      	mov	r3, r0
 80033a8:	4a06      	ldr	r2, [pc, #24]	@ (80033c4 <HAL_RCC_ClockConfig+0x240>)
 80033aa:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  return HAL_InitTick(uwTickPrio);
 80033ac:	4b06      	ldr	r3, [pc, #24]	@ (80033c8 <HAL_RCC_ClockConfig+0x244>)
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	4618      	mov	r0, r3
 80033b2:	f7fd fc25 	bl	8000c00 <HAL_InitTick>
 80033b6:	4603      	mov	r3, r0
}
 80033b8:	4618      	mov	r0, r3
 80033ba:	3710      	adds	r7, #16
 80033bc:	46bd      	mov	sp, r7
 80033be:	bd80      	pop	{r7, pc}
 80033c0:	58004000 	.word	0x58004000
 80033c4:	20000000 	.word	0x20000000
 80033c8:	20000004 	.word	0x20000004

080033cc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80033cc:	b590      	push	{r4, r7, lr}
 80033ce:	b087      	sub	sp, #28
 80033d0:	af00      	add	r7, sp, #0
  uint32_t sysclk_source;
  uint32_t pllsource;
  uint32_t sysclockfreq = 0U;
 80033d2:	2300      	movs	r3, #0
 80033d4:	617b      	str	r3, [r7, #20]
  uint32_t msifreq = 0U;
 80033d6:	2300      	movs	r3, #0
 80033d8:	613b      	str	r3, [r7, #16]
  uint32_t pllinputfreq;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80033da:	f7ff fa2a 	bl	8002832 <LL_RCC_GetSysClkSource>
 80033de:	60b8      	str	r0, [r7, #8]
  pllsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80033e0:	f7ff fafe 	bl	80029e0 <LL_RCC_PLL_GetMainSource>
 80033e4:	6078      	str	r0, [r7, #4]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 80033e6:	68bb      	ldr	r3, [r7, #8]
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d005      	beq.n	80033f8 <HAL_RCC_GetSysClockFreq+0x2c>
 80033ec:	68bb      	ldr	r3, [r7, #8]
 80033ee:	2b0c      	cmp	r3, #12
 80033f0:	d139      	bne.n	8003466 <HAL_RCC_GetSysClockFreq+0x9a>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pllsource == RCC_PLLSOURCE_MSI)))
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	2b01      	cmp	r3, #1
 80033f6:	d136      	bne.n	8003466 <HAL_RCC_GetSysClockFreq+0x9a>
  {
    /* MSI or PLL with MSI source used as system clock source */
    /* Retrieve MSI frequency range in Hz */
    msifreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 80033f8:	f7ff f9cd 	bl	8002796 <LL_RCC_MSI_IsEnabledRangeSelect>
 80033fc:	4603      	mov	r3, r0
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d115      	bne.n	800342e <HAL_RCC_GetSysClockFreq+0x62>
 8003402:	f7ff f9c8 	bl	8002796 <LL_RCC_MSI_IsEnabledRangeSelect>
 8003406:	4603      	mov	r3, r0
 8003408:	2b01      	cmp	r3, #1
 800340a:	d106      	bne.n	800341a <HAL_RCC_GetSysClockFreq+0x4e>
 800340c:	f7ff f9d3 	bl	80027b6 <LL_RCC_MSI_GetRange>
 8003410:	4603      	mov	r3, r0
 8003412:	0a1b      	lsrs	r3, r3, #8
 8003414:	f003 030f 	and.w	r3, r3, #15
 8003418:	e005      	b.n	8003426 <HAL_RCC_GetSysClockFreq+0x5a>
 800341a:	f7ff f9d7 	bl	80027cc <LL_RCC_MSI_GetRangeAfterStandby>
 800341e:	4603      	mov	r3, r0
 8003420:	0a1b      	lsrs	r3, r3, #8
 8003422:	f003 030f 	and.w	r3, r3, #15
 8003426:	4a36      	ldr	r2, [pc, #216]	@ (8003500 <HAL_RCC_GetSysClockFreq+0x134>)
 8003428:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800342c:	e014      	b.n	8003458 <HAL_RCC_GetSysClockFreq+0x8c>
 800342e:	f7ff f9b2 	bl	8002796 <LL_RCC_MSI_IsEnabledRangeSelect>
 8003432:	4603      	mov	r3, r0
 8003434:	2b01      	cmp	r3, #1
 8003436:	d106      	bne.n	8003446 <HAL_RCC_GetSysClockFreq+0x7a>
 8003438:	f7ff f9bd 	bl	80027b6 <LL_RCC_MSI_GetRange>
 800343c:	4603      	mov	r3, r0
 800343e:	091b      	lsrs	r3, r3, #4
 8003440:	f003 030f 	and.w	r3, r3, #15
 8003444:	e005      	b.n	8003452 <HAL_RCC_GetSysClockFreq+0x86>
 8003446:	f7ff f9c1 	bl	80027cc <LL_RCC_MSI_GetRangeAfterStandby>
 800344a:	4603      	mov	r3, r0
 800344c:	091b      	lsrs	r3, r3, #4
 800344e:	f003 030f 	and.w	r3, r3, #15
 8003452:	4a2b      	ldr	r2, [pc, #172]	@ (8003500 <HAL_RCC_GetSysClockFreq+0x134>)
 8003454:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003458:	613b      	str	r3, [r7, #16]
                                     ((LL_RCC_MSI_IsEnabledRangeSelect() == 1U) ?
                                      LL_RCC_MSI_GetRange() :
                                      LL_RCC_MSI_GetRangeAfterStandby()));

    /* Get SYSCLK source */
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 800345a:	68bb      	ldr	r3, [r7, #8]
 800345c:	2b00      	cmp	r3, #0
 800345e:	d115      	bne.n	800348c <HAL_RCC_GetSysClockFreq+0xc0>
    {
      /* MSI used as system clock source */
      sysclockfreq = msifreq;
 8003460:	693b      	ldr	r3, [r7, #16]
 8003462:	617b      	str	r3, [r7, #20]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8003464:	e012      	b.n	800348c <HAL_RCC_GetSysClockFreq+0xc0>
    }
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003466:	68bb      	ldr	r3, [r7, #8]
 8003468:	2b04      	cmp	r3, #4
 800346a:	d102      	bne.n	8003472 <HAL_RCC_GetSysClockFreq+0xa6>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800346c:	4b25      	ldr	r3, [pc, #148]	@ (8003504 <HAL_RCC_GetSysClockFreq+0x138>)
 800346e:	617b      	str	r3, [r7, #20]
 8003470:	e00c      	b.n	800348c <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003472:	68bb      	ldr	r3, [r7, #8]
 8003474:	2b08      	cmp	r3, #8
 8003476:	d109      	bne.n	800348c <HAL_RCC_GetSysClockFreq+0xc0>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8003478:	f7ff f8a0 	bl	80025bc <LL_RCC_HSE_IsEnabledDiv2>
 800347c:	4603      	mov	r3, r0
 800347e:	2b01      	cmp	r3, #1
 8003480:	d102      	bne.n	8003488 <HAL_RCC_GetSysClockFreq+0xbc>
    {
      sysclockfreq = HSE_VALUE / 2U;
 8003482:	4b20      	ldr	r3, [pc, #128]	@ (8003504 <HAL_RCC_GetSysClockFreq+0x138>)
 8003484:	617b      	str	r3, [r7, #20]
 8003486:	e001      	b.n	800348c <HAL_RCC_GetSysClockFreq+0xc0>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 8003488:	4b1f      	ldr	r3, [pc, #124]	@ (8003508 <HAL_RCC_GetSysClockFreq+0x13c>)
 800348a:	617b      	str	r3, [r7, #20]
  else
  {
    /* Nothing to do */
  }

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800348c:	f7ff f9d1 	bl	8002832 <LL_RCC_GetSysClkSource>
 8003490:	4603      	mov	r3, r0
 8003492:	2b0c      	cmp	r3, #12
 8003494:	d12f      	bne.n	80034f6 <HAL_RCC_GetSysClockFreq+0x12a>
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 8003496:	f7ff faa3 	bl	80029e0 <LL_RCC_PLL_GetMainSource>
 800349a:	6078      	str	r0, [r7, #4]

    switch (pllsource)
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	2b02      	cmp	r3, #2
 80034a0:	d003      	beq.n	80034aa <HAL_RCC_GetSysClockFreq+0xde>
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	2b03      	cmp	r3, #3
 80034a6:	d003      	beq.n	80034b0 <HAL_RCC_GetSysClockFreq+0xe4>
 80034a8:	e00d      	b.n	80034c6 <HAL_RCC_GetSysClockFreq+0xfa>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 80034aa:	4b16      	ldr	r3, [pc, #88]	@ (8003504 <HAL_RCC_GetSysClockFreq+0x138>)
 80034ac:	60fb      	str	r3, [r7, #12]
        break;
 80034ae:	e00d      	b.n	80034cc <HAL_RCC_GetSysClockFreq+0x100>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 80034b0:	f7ff f884 	bl	80025bc <LL_RCC_HSE_IsEnabledDiv2>
 80034b4:	4603      	mov	r3, r0
 80034b6:	2b01      	cmp	r3, #1
 80034b8:	d102      	bne.n	80034c0 <HAL_RCC_GetSysClockFreq+0xf4>
        {
          pllinputfreq = HSE_VALUE / 2U;
 80034ba:	4b12      	ldr	r3, [pc, #72]	@ (8003504 <HAL_RCC_GetSysClockFreq+0x138>)
 80034bc:	60fb      	str	r3, [r7, #12]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 80034be:	e005      	b.n	80034cc <HAL_RCC_GetSysClockFreq+0x100>
          pllinputfreq = HSE_VALUE;
 80034c0:	4b11      	ldr	r3, [pc, #68]	@ (8003508 <HAL_RCC_GetSysClockFreq+0x13c>)
 80034c2:	60fb      	str	r3, [r7, #12]
        break;
 80034c4:	e002      	b.n	80034cc <HAL_RCC_GetSysClockFreq+0x100>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = msifreq;
 80034c6:	693b      	ldr	r3, [r7, #16]
 80034c8:	60fb      	str	r3, [r7, #12]
        break;
 80034ca:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 80034cc:	f7ff fa66 	bl	800299c <LL_RCC_PLL_GetN>
 80034d0:	4602      	mov	r2, r0
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	fb03 f402 	mul.w	r4, r3, r2
 80034d8:	f7ff fa77 	bl	80029ca <LL_RCC_PLL_GetDivider>
 80034dc:	4603      	mov	r3, r0
 80034de:	091b      	lsrs	r3, r3, #4
 80034e0:	3301      	adds	r3, #1
 80034e2:	fbb4 f4f3 	udiv	r4, r4, r3
 80034e6:	f7ff fa65 	bl	80029b4 <LL_RCC_PLL_GetR>
 80034ea:	4603      	mov	r3, r0
 80034ec:	0f5b      	lsrs	r3, r3, #29
 80034ee:	3301      	adds	r3, #1
 80034f0:	fbb4 f3f3 	udiv	r3, r4, r3
 80034f4:	617b      	str	r3, [r7, #20]
                                             LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
  }

  return sysclockfreq;
 80034f6:	697b      	ldr	r3, [r7, #20]
}
 80034f8:	4618      	mov	r0, r3
 80034fa:	371c      	adds	r7, #28
 80034fc:	46bd      	mov	sp, r7
 80034fe:	bd90      	pop	{r4, r7, pc}
 8003500:	0800b134 	.word	0x0800b134
 8003504:	00f42400 	.word	0x00f42400
 8003508:	01e84800 	.word	0x01e84800

0800350c <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800350c:	b598      	push	{r3, r4, r7, lr}
 800350e:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency --------------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 8003510:	f7ff ff5c 	bl	80033cc <HAL_RCC_GetSysClockFreq>
 8003514:	4604      	mov	r4, r0
 8003516:	f7ff f9e6 	bl	80028e6 <LL_RCC_GetAHBPrescaler>
 800351a:	4603      	mov	r3, r0
 800351c:	091b      	lsrs	r3, r3, #4
 800351e:	f003 030f 	and.w	r3, r3, #15
 8003522:	4a03      	ldr	r2, [pc, #12]	@ (8003530 <HAL_RCC_GetHCLKFreq+0x24>)
 8003524:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003528:	fbb4 f3f3 	udiv	r3, r4, r3
}
 800352c:	4618      	mov	r0, r3
 800352e:	bd98      	pop	{r3, r4, r7, pc}
 8003530:	0800b0d4 	.word	0x0800b0d4

08003534 <HAL_RCC_GetPCLK1Freq>:
/**
  * @brief  Return the PCLK1 frequency.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003534:	b598      	push	{r3, r4, r7, lr}
 8003536:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency -----------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8003538:	f7ff ffe8 	bl	800350c <HAL_RCC_GetHCLKFreq>
 800353c:	4604      	mov	r4, r0
 800353e:	f7ff f9ea 	bl	8002916 <LL_RCC_GetAPB1Prescaler>
 8003542:	4603      	mov	r3, r0
 8003544:	0a1b      	lsrs	r3, r3, #8
 8003546:	4a03      	ldr	r2, [pc, #12]	@ (8003554 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003548:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800354c:	fa24 f303 	lsr.w	r3, r4, r3
}
 8003550:	4618      	mov	r0, r3
 8003552:	bd98      	pop	{r3, r4, r7, pc}
 8003554:	0800b114 	.word	0x0800b114

08003558 <HAL_RCC_GetPCLK2Freq>:
/**
  * @brief  Return the PCLK2 frequency.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003558:	b598      	push	{r3, r4, r7, lr}
 800355a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency -----------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK2_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB2Prescaler())));
 800355c:	f7ff ffd6 	bl	800350c <HAL_RCC_GetHCLKFreq>
 8003560:	4604      	mov	r4, r0
 8003562:	f7ff f9e3 	bl	800292c <LL_RCC_GetAPB2Prescaler>
 8003566:	4603      	mov	r3, r0
 8003568:	0adb      	lsrs	r3, r3, #11
 800356a:	4a03      	ldr	r2, [pc, #12]	@ (8003578 <HAL_RCC_GetPCLK2Freq+0x20>)
 800356c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003570:	fa24 f303 	lsr.w	r3, r4, r3
}
 8003574:	4618      	mov	r0, r3
 8003576:	bd98      	pop	{r3, r4, r7, pc}
 8003578:	0800b114 	.word	0x0800b114

0800357c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 800357c:	b590      	push	{r4, r7, lr}
 800357e:	b085      	sub	sp, #20
 8003580:	af00      	add	r7, sp, #0
 8003582:	6078      	str	r0, [r7, #4]
  uint32_t flash_clksrcfreq;
  uint32_t msifreq;

  /* MSI frequency range in Hz */
  msifreq           = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSIRANGESEL_RUN, MSI_Range);
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	091b      	lsrs	r3, r3, #4
 8003588:	f003 030f 	and.w	r3, r3, #15
 800358c:	4a10      	ldr	r2, [pc, #64]	@ (80035d0 <RCC_SetFlashLatencyFromMSIRange+0x54>)
 800358e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003592:	60fb      	str	r3, [r7, #12]
  flash_clksrcfreq  = __LL_RCC_CALC_HCLK3_FREQ(msifreq, LL_RCC_GetAHB3Prescaler());
 8003594:	f7ff f9b2 	bl	80028fc <LL_RCC_GetAHB3Prescaler>
 8003598:	4603      	mov	r3, r0
 800359a:	091b      	lsrs	r3, r3, #4
 800359c:	f003 030f 	and.w	r3, r3, #15
 80035a0:	4a0c      	ldr	r2, [pc, #48]	@ (80035d4 <RCC_SetFlashLatencyFromMSIRange+0x58>)
 80035a2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80035a6:	68fa      	ldr	r2, [r7, #12]
 80035a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80035ac:	60bb      	str	r3, [r7, #8]

  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 80035ae:	68bb      	ldr	r3, [r7, #8]
 80035b0:	4a09      	ldr	r2, [pc, #36]	@ (80035d8 <RCC_SetFlashLatencyFromMSIRange+0x5c>)
 80035b2:	fba2 2303 	umull	r2, r3, r2, r3
 80035b6:	0c9c      	lsrs	r4, r3, #18
 80035b8:	f7fe ffc6 	bl	8002548 <HAL_PWREx_GetVoltageRange>
 80035bc:	4603      	mov	r3, r0
 80035be:	4619      	mov	r1, r3
 80035c0:	4620      	mov	r0, r4
 80035c2:	f000 f80b 	bl	80035dc <RCC_SetFlashLatency>
 80035c6:	4603      	mov	r3, r0
}
 80035c8:	4618      	mov	r0, r3
 80035ca:	3714      	adds	r7, #20
 80035cc:	46bd      	mov	sp, r7
 80035ce:	bd90      	pop	{r4, r7, pc}
 80035d0:	0800b134 	.word	0x0800b134
 80035d4:	0800b0d4 	.word	0x0800b0d4
 80035d8:	431bde83 	.word	0x431bde83

080035dc <RCC_SetFlashLatency>:
  *            @arg PWR_REGULATOR_VOLTAGE_SCALE1   Regulator voltage output range 1 mode
  *            @arg PWR_REGULATOR_VOLTAGE_SCALE2   Regulator voltage output range 2 mode
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 80035dc:	b580      	push	{r7, lr}
 80035de:	b08e      	sub	sp, #56	@ 0x38
 80035e0:	af00      	add	r7, sp, #0
 80035e2:	6078      	str	r0, [r7, #4]
 80035e4:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK3) range in MHz for VCORE range1 */
  const uint16_t FLASH_CLK_SRC_RANGE_VOS1[] = {18, 36, 48};
 80035e6:	4a3a      	ldr	r2, [pc, #232]	@ (80036d0 <RCC_SetFlashLatency+0xf4>)
 80035e8:	f107 0320 	add.w	r3, r7, #32
 80035ec:	e892 0003 	ldmia.w	r2, {r0, r1}
 80035f0:	6018      	str	r0, [r3, #0]
 80035f2:	3304      	adds	r3, #4
 80035f4:	8019      	strh	r1, [r3, #0]

  /* Flash Clock source (HCLK3) range in MHz for VCORE range2 */
  const uint16_t FLASH_CLK_SRC_RANGE_VOS2[] = {6, 12, 16};
 80035f6:	4a37      	ldr	r2, [pc, #220]	@ (80036d4 <RCC_SetFlashLatency+0xf8>)
 80035f8:	f107 0318 	add.w	r3, r7, #24
 80035fc:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003600:	6018      	str	r0, [r3, #0]
 8003602:	3304      	adds	r3, #4
 8003604:	8019      	strh	r1, [r3, #0]

  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2};
 8003606:	4a34      	ldr	r2, [pc, #208]	@ (80036d8 <RCC_SetFlashLatency+0xfc>)
 8003608:	f107 030c 	add.w	r3, r7, #12
 800360c:	ca07      	ldmia	r2, {r0, r1, r2}
 800360e:	e883 0007 	stmia.w	r3, {r0, r1, r2}

  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 8003612:	2300      	movs	r3, #0
 8003614:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t tickstart;

  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003616:	683b      	ldr	r3, [r7, #0]
 8003618:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800361c:	d11b      	bne.n	8003656 <RCC_SetFlashLatency+0x7a>
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 800361e:	2300      	movs	r3, #0
 8003620:	633b      	str	r3, [r7, #48]	@ 0x30
 8003622:	e014      	b.n	800364e <RCC_SetFlashLatency+0x72>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 8003624:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003626:	005b      	lsls	r3, r3, #1
 8003628:	3338      	adds	r3, #56	@ 0x38
 800362a:	443b      	add	r3, r7
 800362c:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 8003630:	461a      	mov	r2, r3
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	4293      	cmp	r3, r2
 8003636:	d807      	bhi.n	8003648 <RCC_SetFlashLatency+0x6c>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8003638:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800363a:	009b      	lsls	r3, r3, #2
 800363c:	3338      	adds	r3, #56	@ 0x38
 800363e:	443b      	add	r3, r7
 8003640:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8003644:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8003646:	e021      	b.n	800368c <RCC_SetFlashLatency+0xb0>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8003648:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800364a:	3301      	adds	r3, #1
 800364c:	633b      	str	r3, [r7, #48]	@ 0x30
 800364e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003650:	2b02      	cmp	r3, #2
 8003652:	d9e7      	bls.n	8003624 <RCC_SetFlashLatency+0x48>
 8003654:	e01a      	b.n	800368c <RCC_SetFlashLatency+0xb0>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8003656:	2300      	movs	r3, #0
 8003658:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800365a:	e014      	b.n	8003686 <RCC_SetFlashLatency+0xaa>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 800365c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800365e:	005b      	lsls	r3, r3, #1
 8003660:	3338      	adds	r3, #56	@ 0x38
 8003662:	443b      	add	r3, r7
 8003664:	f833 3c20 	ldrh.w	r3, [r3, #-32]
 8003668:	461a      	mov	r2, r3
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	4293      	cmp	r3, r2
 800366e:	d807      	bhi.n	8003680 <RCC_SetFlashLatency+0xa4>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8003670:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003672:	009b      	lsls	r3, r3, #2
 8003674:	3338      	adds	r3, #56	@ 0x38
 8003676:	443b      	add	r3, r7
 8003678:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 800367c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800367e:	e005      	b.n	800368c <RCC_SetFlashLatency+0xb0>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8003680:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003682:	3301      	adds	r3, #1
 8003684:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003686:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003688:	2b02      	cmp	r3, #2
 800368a:	d9e7      	bls.n	800365c <RCC_SetFlashLatency+0x80>
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800368c:	4b13      	ldr	r3, [pc, #76]	@ (80036dc <RCC_SetFlashLatency+0x100>)
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	f023 0207 	bic.w	r2, r3, #7
 8003694:	4911      	ldr	r1, [pc, #68]	@ (80036dc <RCC_SetFlashLatency+0x100>)
 8003696:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003698:	4313      	orrs	r3, r2
 800369a:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800369c:	f7fd faba 	bl	8000c14 <HAL_GetTick>
 80036a0:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 80036a2:	e008      	b.n	80036b6 <RCC_SetFlashLatency+0xda>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 80036a4:	f7fd fab6 	bl	8000c14 <HAL_GetTick>
 80036a8:	4602      	mov	r2, r0
 80036aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80036ac:	1ad3      	subs	r3, r2, r3
 80036ae:	2b02      	cmp	r3, #2
 80036b0:	d901      	bls.n	80036b6 <RCC_SetFlashLatency+0xda>
    {
      return HAL_TIMEOUT;
 80036b2:	2303      	movs	r3, #3
 80036b4:	e007      	b.n	80036c6 <RCC_SetFlashLatency+0xea>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 80036b6:	4b09      	ldr	r3, [pc, #36]	@ (80036dc <RCC_SetFlashLatency+0x100>)
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	f003 0307 	and.w	r3, r3, #7
 80036be:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80036c0:	429a      	cmp	r2, r3
 80036c2:	d1ef      	bne.n	80036a4 <RCC_SetFlashLatency+0xc8>
    }
  }
  return HAL_OK;
 80036c4:	2300      	movs	r3, #0
}
 80036c6:	4618      	mov	r0, r3
 80036c8:	3738      	adds	r7, #56	@ 0x38
 80036ca:	46bd      	mov	sp, r7
 80036cc:	bd80      	pop	{r7, pc}
 80036ce:	bf00      	nop
 80036d0:	0800afe4 	.word	0x0800afe4
 80036d4:	0800afec 	.word	0x0800afec
 80036d8:	0800aff4 	.word	0x0800aff4
 80036dc:	58004000 	.word	0x58004000

080036e0 <LL_RCC_LSE_IsReady>:
{
 80036e0:	b480      	push	{r7}
 80036e2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 80036e4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80036e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80036ec:	f003 0302 	and.w	r3, r3, #2
 80036f0:	2b02      	cmp	r3, #2
 80036f2:	d101      	bne.n	80036f8 <LL_RCC_LSE_IsReady+0x18>
 80036f4:	2301      	movs	r3, #1
 80036f6:	e000      	b.n	80036fa <LL_RCC_LSE_IsReady+0x1a>
 80036f8:	2300      	movs	r3, #0
}
 80036fa:	4618      	mov	r0, r3
 80036fc:	46bd      	mov	sp, r7
 80036fe:	bc80      	pop	{r7}
 8003700:	4770      	bx	lr

08003702 <LL_RCC_SetUSARTClockSource>:
{
 8003702:	b480      	push	{r7}
 8003704:	b083      	sub	sp, #12
 8003706:	af00      	add	r7, sp, #0
 8003708:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (USARTxSource >> 16), (USARTxSource & 0x0000FFFFU));
 800370a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800370e:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	0c1b      	lsrs	r3, r3, #16
 8003716:	43db      	mvns	r3, r3
 8003718:	401a      	ands	r2, r3
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	b29b      	uxth	r3, r3
 800371e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003722:	4313      	orrs	r3, r2
 8003724:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8003728:	bf00      	nop
 800372a:	370c      	adds	r7, #12
 800372c:	46bd      	mov	sp, r7
 800372e:	bc80      	pop	{r7}
 8003730:	4770      	bx	lr

08003732 <LL_RCC_SetI2SClockSource>:
{
 8003732:	b480      	push	{r7}
 8003734:	b083      	sub	sp, #12
 8003736:	af00      	add	r7, sp, #0
 8003738:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_I2S2SEL, I2SxSource);
 800373a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800373e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003742:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003746:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	4313      	orrs	r3, r2
 800374e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8003752:	bf00      	nop
 8003754:	370c      	adds	r7, #12
 8003756:	46bd      	mov	sp, r7
 8003758:	bc80      	pop	{r7}
 800375a:	4770      	bx	lr

0800375c <LL_RCC_SetLPUARTClockSource>:
{
 800375c:	b480      	push	{r7}
 800375e:	b083      	sub	sp, #12
 8003760:	af00      	add	r7, sp, #0
 8003762:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 8003764:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003768:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800376c:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8003770:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	4313      	orrs	r3, r2
 8003778:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800377c:	bf00      	nop
 800377e:	370c      	adds	r7, #12
 8003780:	46bd      	mov	sp, r7
 8003782:	bc80      	pop	{r7}
 8003784:	4770      	bx	lr

08003786 <LL_RCC_SetI2CClockSource>:
{
 8003786:	b480      	push	{r7}
 8003788:	b083      	sub	sp, #12
 800378a:	af00      	add	r7, sp, #0
 800378c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 800378e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003792:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	091b      	lsrs	r3, r3, #4
 800379a:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 800379e:	43db      	mvns	r3, r3
 80037a0:	401a      	ands	r2, r3
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	011b      	lsls	r3, r3, #4
 80037a6:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 80037aa:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80037ae:	4313      	orrs	r3, r2
 80037b0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 80037b4:	bf00      	nop
 80037b6:	370c      	adds	r7, #12
 80037b8:	46bd      	mov	sp, r7
 80037ba:	bc80      	pop	{r7}
 80037bc:	4770      	bx	lr

080037be <LL_RCC_SetLPTIMClockSource>:
{
 80037be:	b480      	push	{r7}
 80037c0:	b083      	sub	sp, #12
 80037c2:	af00      	add	r7, sp, #0
 80037c4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 80037c6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80037ca:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	0c1b      	lsrs	r3, r3, #16
 80037d2:	041b      	lsls	r3, r3, #16
 80037d4:	43db      	mvns	r3, r3
 80037d6:	401a      	ands	r2, r3
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	041b      	lsls	r3, r3, #16
 80037dc:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80037e0:	4313      	orrs	r3, r2
 80037e2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 80037e6:	bf00      	nop
 80037e8:	370c      	adds	r7, #12
 80037ea:	46bd      	mov	sp, r7
 80037ec:	bc80      	pop	{r7}
 80037ee:	4770      	bx	lr

080037f0 <LL_RCC_SetRNGClockSource>:
{
 80037f0:	b480      	push	{r7}
 80037f2:	b083      	sub	sp, #12
 80037f4:	af00      	add	r7, sp, #0
 80037f6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 80037f8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80037fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003800:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 8003804:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	4313      	orrs	r3, r2
 800380c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8003810:	bf00      	nop
 8003812:	370c      	adds	r7, #12
 8003814:	46bd      	mov	sp, r7
 8003816:	bc80      	pop	{r7}
 8003818:	4770      	bx	lr

0800381a <LL_RCC_SetADCClockSource>:
{
 800381a:	b480      	push	{r7}
 800381c:	b083      	sub	sp, #12
 800381e:	af00      	add	r7, sp, #0
 8003820:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 8003822:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003826:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800382a:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800382e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	4313      	orrs	r3, r2
 8003836:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800383a:	bf00      	nop
 800383c:	370c      	adds	r7, #12
 800383e:	46bd      	mov	sp, r7
 8003840:	bc80      	pop	{r7}
 8003842:	4770      	bx	lr

08003844 <LL_RCC_SetRTCClockSource>:
{
 8003844:	b480      	push	{r7}
 8003846:	b083      	sub	sp, #12
 8003848:	af00      	add	r7, sp, #0
 800384a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 800384c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003850:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003854:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003858:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	4313      	orrs	r3, r2
 8003860:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 8003864:	bf00      	nop
 8003866:	370c      	adds	r7, #12
 8003868:	46bd      	mov	sp, r7
 800386a:	bc80      	pop	{r7}
 800386c:	4770      	bx	lr

0800386e <LL_RCC_GetRTCClockSource>:
{
 800386e:	b480      	push	{r7}
 8003870:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 8003872:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003876:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800387a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
}
 800387e:	4618      	mov	r0, r3
 8003880:	46bd      	mov	sp, r7
 8003882:	bc80      	pop	{r7}
 8003884:	4770      	bx	lr

08003886 <LL_RCC_ForceBackupDomainReset>:
{
 8003886:	b480      	push	{r7}
 8003888:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 800388a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800388e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003892:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003896:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800389a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 800389e:	bf00      	nop
 80038a0:	46bd      	mov	sp, r7
 80038a2:	bc80      	pop	{r7}
 80038a4:	4770      	bx	lr

080038a6 <LL_RCC_ReleaseBackupDomainReset>:
{
 80038a6:	b480      	push	{r7}
 80038a8:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 80038aa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80038ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80038b2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80038b6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80038ba:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 80038be:	bf00      	nop
 80038c0:	46bd      	mov	sp, r7
 80038c2:	bc80      	pop	{r7}
 80038c4:	4770      	bx	lr
	...

080038c8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80038c8:	b580      	push	{r7, lr}
 80038ca:	b086      	sub	sp, #24
 80038cc:	af00      	add	r7, sp, #0
 80038ce:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister = 0;
 80038d0:	2300      	movs	r3, #0
 80038d2:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;   /* Intermediate status */
 80038d4:	2300      	movs	r3, #0
 80038d6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 80038d8:	2300      	movs	r3, #0
 80038da:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d058      	beq.n	800399a <HAL_RCCEx_PeriphCLKConfig+0xd2>
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));


    /* Enable write access to Backup domain */
    HAL_PWR_EnableBkUpAccess();
 80038e8:	f7fe fe20 	bl	800252c <HAL_PWR_EnableBkUpAccess>

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80038ec:	f7fd f992 	bl	8000c14 <HAL_GetTick>
 80038f0:	60f8      	str	r0, [r7, #12]

    while (!(READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)))
 80038f2:	e009      	b.n	8003908 <HAL_RCCEx_PeriphCLKConfig+0x40>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80038f4:	f7fd f98e 	bl	8000c14 <HAL_GetTick>
 80038f8:	4602      	mov	r2, r0
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	1ad3      	subs	r3, r2, r3
 80038fe:	2b02      	cmp	r3, #2
 8003900:	d902      	bls.n	8003908 <HAL_RCCEx_PeriphCLKConfig+0x40>
      {
        ret = HAL_TIMEOUT;
 8003902:	2303      	movs	r3, #3
 8003904:	74fb      	strb	r3, [r7, #19]
        break;
 8003906:	e006      	b.n	8003916 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    while (!(READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)))
 8003908:	4b7b      	ldr	r3, [pc, #492]	@ (8003af8 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003910:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003914:	d1ee      	bne.n	80038f4 <HAL_RCCEx_PeriphCLKConfig+0x2c>
      }
    }

    if (ret == HAL_OK)
 8003916:	7cfb      	ldrb	r3, [r7, #19]
 8003918:	2b00      	cmp	r3, #0
 800391a:	d13c      	bne.n	8003996 <HAL_RCCEx_PeriphCLKConfig+0xce>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if (LL_RCC_GetRTCClockSource() != PeriphClkInit->RTCClockSelection)
 800391c:	f7ff ffa7 	bl	800386e <LL_RCC_GetRTCClockSource>
 8003920:	4602      	mov	r2, r0
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003926:	429a      	cmp	r2, r3
 8003928:	d00f      	beq.n	800394a <HAL_RCCEx_PeriphCLKConfig+0x82>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800392a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800392e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003932:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003936:	617b      	str	r3, [r7, #20]

        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003938:	f7ff ffa5 	bl	8003886 <LL_RCC_ForceBackupDomainReset>
        __HAL_RCC_BACKUPRESET_RELEASE();
 800393c:	f7ff ffb3 	bl	80038a6 <LL_RCC_ReleaseBackupDomainReset>

        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003940:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003944:	697b      	ldr	r3, [r7, #20]
 8003946:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSERDY))
 800394a:	697b      	ldr	r3, [r7, #20]
 800394c:	f003 0302 	and.w	r3, r3, #2
 8003950:	2b00      	cmp	r3, #0
 8003952:	d014      	beq.n	800397e <HAL_RCCEx_PeriphCLKConfig+0xb6>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003954:	f7fd f95e 	bl	8000c14 <HAL_GetTick>
 8003958:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while (LL_RCC_LSE_IsReady() != 1U)
 800395a:	e00b      	b.n	8003974 <HAL_RCCEx_PeriphCLKConfig+0xac>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800395c:	f7fd f95a 	bl	8000c14 <HAL_GetTick>
 8003960:	4602      	mov	r2, r0
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	1ad3      	subs	r3, r2, r3
 8003966:	f241 3288 	movw	r2, #5000	@ 0x1388
 800396a:	4293      	cmp	r3, r2
 800396c:	d902      	bls.n	8003974 <HAL_RCCEx_PeriphCLKConfig+0xac>
          {
            ret = HAL_TIMEOUT;
 800396e:	2303      	movs	r3, #3
 8003970:	74fb      	strb	r3, [r7, #19]
            break;
 8003972:	e004      	b.n	800397e <HAL_RCCEx_PeriphCLKConfig+0xb6>
        while (LL_RCC_LSE_IsReady() != 1U)
 8003974:	f7ff feb4 	bl	80036e0 <LL_RCC_LSE_IsReady>
 8003978:	4603      	mov	r3, r0
 800397a:	2b01      	cmp	r3, #1
 800397c:	d1ee      	bne.n	800395c <HAL_RCCEx_PeriphCLKConfig+0x94>
          }
        }
      }

      if (ret == HAL_OK)
 800397e:	7cfb      	ldrb	r3, [r7, #19]
 8003980:	2b00      	cmp	r3, #0
 8003982:	d105      	bne.n	8003990 <HAL_RCCEx_PeriphCLKConfig+0xc8>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003988:	4618      	mov	r0, r3
 800398a:	f7ff ff5b 	bl	8003844 <LL_RCC_SetRTCClockSource>
 800398e:	e004      	b.n	800399a <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003990:	7cfb      	ldrb	r3, [r7, #19]
 8003992:	74bb      	strb	r3, [r7, #18]
 8003994:	e001      	b.n	800399a <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003996:	7cfb      	ldrb	r3, [r7, #19]
 8003998:	74bb      	strb	r3, [r7, #18]
    }

  }

  /*-------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	f003 0301 	and.w	r3, r3, #1
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d004      	beq.n	80039b0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	685b      	ldr	r3, [r3, #4]
 80039aa:	4618      	mov	r0, r3
 80039ac:	f7ff fea9 	bl	8003702 <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	f003 0302 	and.w	r3, r3, #2
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	d004      	beq.n	80039c6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	689b      	ldr	r3, [r3, #8]
 80039c0:	4618      	mov	r0, r3
 80039c2:	f7ff fe9e 	bl	8003702 <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	f003 0320 	and.w	r3, r3, #32
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d004      	beq.n	80039dc <HAL_RCCEx_PeriphCLKConfig+0x114>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	691b      	ldr	r3, [r3, #16]
 80039d6:	4618      	mov	r0, r3
 80039d8:	f7ff fec0 	bl	800375c <LL_RCC_SetLPUARTClockSource>
  }

  /*-------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	d004      	beq.n	80039f2 <HAL_RCCEx_PeriphCLKConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	6a1b      	ldr	r3, [r3, #32]
 80039ec:	4618      	mov	r0, r3
 80039ee:	f7ff fee6 	bl	80037be <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d004      	beq.n	8003a08 <HAL_RCCEx_PeriphCLKConfig+0x140>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));

    /* Configure the LPTIM2 clock source */
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a02:	4618      	mov	r0, r3
 8003a04:	f7ff fedb 	bl	80037be <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- LPTIM3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM3) == (RCC_PERIPHCLK_LPTIM3))
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d004      	beq.n	8003a1e <HAL_RCCEx_PeriphCLKConfig+0x156>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM3CLKSOURCE(PeriphClkInit->Lptim3ClockSelection));

    /* Configure the LPTIM3 clock source */
    __HAL_RCC_LPTIM3_CONFIG(PeriphClkInit->Lptim3ClockSelection);
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a18:	4618      	mov	r0, r3
 8003a1a:	f7ff fed0 	bl	80037be <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d004      	beq.n	8003a34 <HAL_RCCEx_PeriphCLKConfig+0x16c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	695b      	ldr	r3, [r3, #20]
 8003a2e:	4618      	mov	r0, r3
 8003a30:	f7ff fea9 	bl	8003786 <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d004      	beq.n	8003a4a <HAL_RCCEx_PeriphCLKConfig+0x182>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	699b      	ldr	r3, [r3, #24]
 8003a44:	4618      	mov	r0, r3
 8003a46:	f7ff fe9e 	bl	8003786 <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d004      	beq.n	8003a60 <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	69db      	ldr	r3, [r3, #28]
 8003a5a:	4618      	mov	r0, r3
 8003a5c:	f7ff fe93 	bl	8003786 <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2S2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == (RCC_PERIPHCLK_I2S2))
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	f003 0310 	and.w	r3, r3, #16
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d011      	beq.n	8003a90 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	68db      	ldr	r3, [r3, #12]
 8003a70:	4618      	mov	r0, r3
 8003a72:	f7ff fe5e 	bl	8003732 <LL_RCC_SetI2SClockSource>

    if (PeriphClkInit->I2s2ClockSelection == RCC_I2S2CLKSOURCE_PLL)
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	68db      	ldr	r3, [r3, #12]
 8003a7a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003a7e:	d107      	bne.n	8003a90 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
    {
      /* Enable RCC_PLL_I2S2CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_I2S2CLK);
 8003a80:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003a84:	68db      	ldr	r3, [r3, #12]
 8003a86:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003a8a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003a8e:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d010      	beq.n	8003abe <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003aa0:	4618      	mov	r0, r3
 8003aa2:	f7ff fea5 	bl	80037f0 <LL_RCC_SetRNGClockSource>

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d107      	bne.n	8003abe <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 8003aae:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003ab2:	68db      	ldr	r3, [r3, #12]
 8003ab4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003ab8:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003abc:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d011      	beq.n	8003aee <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ace:	4618      	mov	r0, r3
 8003ad0:	f7ff fea3 	bl	800381a <LL_RCC_SetADCClockSource>

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ad8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003adc:	d107      	bne.n	8003aee <HAL_RCCEx_PeriphCLKConfig+0x226>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8003ade:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003ae2:	68db      	ldr	r3, [r3, #12]
 8003ae4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003ae8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003aec:	60d3      	str	r3, [r2, #12]
    }
  }

  return status;
 8003aee:	7cbb      	ldrb	r3, [r7, #18]
}
 8003af0:	4618      	mov	r0, r3
 8003af2:	3718      	adds	r7, #24
 8003af4:	46bd      	mov	sp, r7
 8003af6:	bd80      	pop	{r7, pc}
 8003af8:	58000400 	.word	0x58000400

08003afc <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8003afc:	b580      	push	{r7, lr}
 8003afe:	b084      	sub	sp, #16
 8003b00:	af00      	add	r7, sp, #0
 8003b02:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8003b04:	2301      	movs	r3, #1
 8003b06:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d071      	beq.n	8003bf2 <HAL_RTC_Init+0xf6>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else
    if (hrtc->State == HAL_RTC_STATE_RESET)
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8003b14:	b2db      	uxtb	r3, r3
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d106      	bne.n	8003b28 <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	2200      	movs	r2, #0
 8003b1e:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 8003b22:	6878      	ldr	r0, [r7, #4]
 8003b24:	f7fc ff20 	bl	8000968 <HAL_RTC_MspInit>
    }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	2202      	movs	r2, #2
 8003b2c:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

    /* Check if the calendar has been not initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8003b30:	4b32      	ldr	r3, [pc, #200]	@ (8003bfc <HAL_RTC_Init+0x100>)
 8003b32:	68db      	ldr	r3, [r3, #12]
 8003b34:	f003 0310 	and.w	r3, r3, #16
 8003b38:	2b10      	cmp	r3, #16
 8003b3a:	d051      	beq.n	8003be0 <HAL_RTC_Init+0xe4>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003b3c:	4b2f      	ldr	r3, [pc, #188]	@ (8003bfc <HAL_RTC_Init+0x100>)
 8003b3e:	22ca      	movs	r2, #202	@ 0xca
 8003b40:	625a      	str	r2, [r3, #36]	@ 0x24
 8003b42:	4b2e      	ldr	r3, [pc, #184]	@ (8003bfc <HAL_RTC_Init+0x100>)
 8003b44:	2253      	movs	r2, #83	@ 0x53
 8003b46:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 8003b48:	6878      	ldr	r0, [r7, #4]
 8003b4a:	f000 fa11 	bl	8003f70 <RTC_EnterInitMode>
 8003b4e:	4603      	mov	r3, r0
 8003b50:	73fb      	strb	r3, [r7, #15]
      if (status == HAL_OK)
 8003b52:	7bfb      	ldrb	r3, [r7, #15]
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d13f      	bne.n	8003bd8 <HAL_RTC_Init+0xdc>
      {
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        CLEAR_BIT(RTC->CR, (RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE));
 8003b58:	4b28      	ldr	r3, [pc, #160]	@ (8003bfc <HAL_RTC_Init+0x100>)
 8003b5a:	699b      	ldr	r3, [r3, #24]
 8003b5c:	4a27      	ldr	r2, [pc, #156]	@ (8003bfc <HAL_RTC_Init+0x100>)
 8003b5e:	f023 638e 	bic.w	r3, r3, #74448896	@ 0x4700000
 8003b62:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003b66:	6193      	str	r3, [r2, #24]
        /* Set RTC_CR register */
        SET_BIT(RTC->CR, (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity));
 8003b68:	4b24      	ldr	r3, [pc, #144]	@ (8003bfc <HAL_RTC_Init+0x100>)
 8003b6a:	699a      	ldr	r2, [r3, #24]
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	6859      	ldr	r1, [r3, #4]
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	691b      	ldr	r3, [r3, #16]
 8003b74:	4319      	orrs	r1, r3
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	699b      	ldr	r3, [r3, #24]
 8003b7a:	430b      	orrs	r3, r1
 8003b7c:	491f      	ldr	r1, [pc, #124]	@ (8003bfc <HAL_RTC_Init+0x100>)
 8003b7e:	4313      	orrs	r3, r2
 8003b80:	618b      	str	r3, [r1, #24]

        /* Configure the RTC PRER */
        WRITE_REG(RTC->PRER, ((hrtc->Init.SynchPrediv) | (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos)));
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	68da      	ldr	r2, [r3, #12]
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	689b      	ldr	r3, [r3, #8]
 8003b8a:	041b      	lsls	r3, r3, #16
 8003b8c:	491b      	ldr	r1, [pc, #108]	@ (8003bfc <HAL_RTC_Init+0x100>)
 8003b8e:	4313      	orrs	r3, r2
 8003b90:	610b      	str	r3, [r1, #16]

        /* Configure the Binary mode */
        MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
 8003b92:	4b1a      	ldr	r3, [pc, #104]	@ (8003bfc <HAL_RTC_Init+0x100>)
 8003b94:	68db      	ldr	r3, [r3, #12]
 8003b96:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ba2:	430b      	orrs	r3, r1
 8003ba4:	4915      	ldr	r1, [pc, #84]	@ (8003bfc <HAL_RTC_Init+0x100>)
 8003ba6:	4313      	orrs	r3, r2
 8003ba8:	60cb      	str	r3, [r1, #12]

        /* Exit Initialization mode */
        status = RTC_ExitInitMode(hrtc);
 8003baa:	6878      	ldr	r0, [r7, #4]
 8003bac:	f000 fa14 	bl	8003fd8 <RTC_ExitInitMode>
 8003bb0:	4603      	mov	r3, r0
 8003bb2:	73fb      	strb	r3, [r7, #15]
        if (status == HAL_OK)
 8003bb4:	7bfb      	ldrb	r3, [r7, #15]
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d10e      	bne.n	8003bd8 <HAL_RTC_Init+0xdc>
        {
          MODIFY_REG(RTC->CR, \
 8003bba:	4b10      	ldr	r3, [pc, #64]	@ (8003bfc <HAL_RTC_Init+0x100>)
 8003bbc:	699b      	ldr	r3, [r3, #24]
 8003bbe:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	6a19      	ldr	r1, [r3, #32]
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	69db      	ldr	r3, [r3, #28]
 8003bca:	4319      	orrs	r1, r3
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	695b      	ldr	r3, [r3, #20]
 8003bd0:	430b      	orrs	r3, r1
 8003bd2:	490a      	ldr	r1, [pc, #40]	@ (8003bfc <HAL_RTC_Init+0x100>)
 8003bd4:	4313      	orrs	r3, r2
 8003bd6:	618b      	str	r3, [r1, #24]
                    hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
        }
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003bd8:	4b08      	ldr	r3, [pc, #32]	@ (8003bfc <HAL_RTC_Init+0x100>)
 8003bda:	22ff      	movs	r2, #255	@ 0xff
 8003bdc:	625a      	str	r2, [r3, #36]	@ 0x24
 8003bde:	e001      	b.n	8003be4 <HAL_RTC_Init+0xe8>
    }
    else
    {
      /* Calendar is already initialized */
      /* Set flag to OK */
      status = HAL_OK;
 8003be0:	2300      	movs	r3, #0
 8003be2:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 8003be4:	7bfb      	ldrb	r3, [r7, #15]
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d103      	bne.n	8003bf2 <HAL_RTC_Init+0xf6>
    {
      hrtc->State = HAL_RTC_STATE_READY;
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	2201      	movs	r2, #1
 8003bee:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    }
  }

  return status;
 8003bf2:	7bfb      	ldrb	r3, [r7, #15]
}
 8003bf4:	4618      	mov	r0, r3
 8003bf6:	3710      	adds	r7, #16
 8003bf8:	46bd      	mov	sp, r7
 8003bfa:	bd80      	pop	{r7, pc}
 8003bfc:	40002800 	.word	0x40002800

08003c00 <HAL_RTC_SetAlarm_IT>:
  *             @arg RTC_FORMAT_BIN: Binary format
  *             @arg RTC_FORMAT_BCD: BCD format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 8003c00:	b590      	push	{r4, r7, lr}
 8003c02:	b087      	sub	sp, #28
 8003c04:	af00      	add	r7, sp, #0
 8003c06:	60f8      	str	r0, [r7, #12]
 8003c08:	60b9      	str	r1, [r7, #8]
 8003c0a:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0;
 8003c0c:	2300      	movs	r3, #0
 8003c0e:	617b      	str	r3, [r7, #20]
  uint32_t binaryMode;

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8003c16:	2b01      	cmp	r3, #1
 8003c18:	d101      	bne.n	8003c1e <HAL_RTC_SetAlarm_IT+0x1e>
 8003c1a:	2302      	movs	r3, #2
 8003c1c:	e0f3      	b.n	8003e06 <HAL_RTC_SetAlarm_IT+0x206>
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	2201      	movs	r2, #1
 8003c22:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
  hrtc->State = HAL_RTC_STATE_BUSY;
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	2202      	movs	r2, #2
 8003c2a:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    assert_param((sAlarm->AlarmSubSecondMask >> RTC_ALRMASSR_MASKSS_Pos) <= (8U + (READ_BIT(RTC->ICSR, RTC_ICSR_BCDU) >> RTC_ICSR_BCDU_Pos)));
  }
#endif

  /* Get Binary mode (32-bit free-running counter configuration) */
  binaryMode = READ_BIT(RTC->ICSR, RTC_ICSR_BIN);
 8003c2e:	4b78      	ldr	r3, [pc, #480]	@ (8003e10 <HAL_RTC_SetAlarm_IT+0x210>)
 8003c30:	68db      	ldr	r3, [r3, #12]
 8003c32:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003c36:	613b      	str	r3, [r7, #16]

  if (binaryMode != RTC_BINARY_ONLY)
 8003c38:	693b      	ldr	r3, [r7, #16]
 8003c3a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003c3e:	d06a      	beq.n	8003d16 <HAL_RTC_SetAlarm_IT+0x116>
  {
    if (Format == RTC_FORMAT_BIN)
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	d13a      	bne.n	8003cbc <HAL_RTC_SetAlarm_IT+0xbc>
    {
      if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 8003c46:	4b72      	ldr	r3, [pc, #456]	@ (8003e10 <HAL_RTC_SetAlarm_IT+0x210>)
 8003c48:	699b      	ldr	r3, [r3, #24]
 8003c4a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d102      	bne.n	8003c58 <HAL_RTC_SetAlarm_IT+0x58>
        assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
        assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
      }
      else
      {
        sAlarm->AlarmTime.TimeFormat = 0x00U;
 8003c52:	68bb      	ldr	r3, [r7, #8]
 8003c54:	2200      	movs	r2, #0
 8003c56:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sAlarm->AlarmTime.Hours));
      }
      assert_param(IS_RTC_MINUTES(sAlarm->AlarmTime.Minutes));
      assert_param(IS_RTC_SECONDS(sAlarm->AlarmTime.Seconds));

      if( sAlarm->AlarmMask != RTC_ALARMMASK_DATEWEEKDAY )
 8003c58:	68bb      	ldr	r3, [r7, #8]
 8003c5a:	695b      	ldr	r3, [r3, #20]
 8003c5c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
        {
          assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
        }
      }

      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8003c60:	68bb      	ldr	r3, [r7, #8]
 8003c62:	781b      	ldrb	r3, [r3, #0]
 8003c64:	4618      	mov	r0, r3
 8003c66:	f000 f9f5 	bl	8004054 <RTC_ByteToBcd2>
 8003c6a:	4603      	mov	r3, r0
 8003c6c:	041c      	lsls	r4, r3, #16
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8003c6e:	68bb      	ldr	r3, [r7, #8]
 8003c70:	785b      	ldrb	r3, [r3, #1]
 8003c72:	4618      	mov	r0, r3
 8003c74:	f000 f9ee 	bl	8004054 <RTC_ByteToBcd2>
 8003c78:	4603      	mov	r3, r0
 8003c7a:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8003c7c:	431c      	orrs	r4, r3
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8003c7e:	68bb      	ldr	r3, [r7, #8]
 8003c80:	789b      	ldrb	r3, [r3, #2]
 8003c82:	4618      	mov	r0, r3
 8003c84:	f000 f9e6 	bl	8004054 <RTC_ByteToBcd2>
 8003c88:	4603      	mov	r3, r0
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8003c8a:	ea44 0203 	orr.w	r2, r4, r3
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8003c8e:	68bb      	ldr	r3, [r7, #8]
 8003c90:	78db      	ldrb	r3, [r3, #3]
 8003c92:	059b      	lsls	r3, r3, #22
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8003c94:	ea42 0403 	orr.w	r4, r2, r3
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8003c98:	68bb      	ldr	r3, [r7, #8]
 8003c9a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003c9e:	4618      	mov	r0, r3
 8003ca0:	f000 f9d8 	bl	8004054 <RTC_ByteToBcd2>
 8003ca4:	4603      	mov	r3, r0
 8003ca6:	061b      	lsls	r3, r3, #24
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8003ca8:	ea44 0203 	orr.w	r2, r4, r3
                ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8003cac:	68bb      	ldr	r3, [r7, #8]
 8003cae:	6a1b      	ldr	r3, [r3, #32]
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8003cb0:	431a      	orrs	r2, r3
                ((uint32_t)sAlarm->AlarmMask));
 8003cb2:	68bb      	ldr	r3, [r7, #8]
 8003cb4:	695b      	ldr	r3, [r3, #20]
      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8003cb6:	4313      	orrs	r3, r2
 8003cb8:	617b      	str	r3, [r7, #20]
 8003cba:	e02c      	b.n	8003d16 <HAL_RTC_SetAlarm_IT+0x116>
    }
    else /* Format BCD */
    {
      if( sAlarm->AlarmMask != RTC_ALARMMASK_ALL )
 8003cbc:	68bb      	ldr	r3, [r7, #8]
 8003cbe:	695b      	ldr	r3, [r3, #20]
 8003cc0:	f1b3 3f80 	cmp.w	r3, #2155905152	@ 0x80808080
 8003cc4:	d00d      	beq.n	8003ce2 <HAL_RTC_SetAlarm_IT+0xe2>
      {
        if( sAlarm->AlarmMask != RTC_ALARMMASK_HOURS )
 8003cc6:	68bb      	ldr	r3, [r7, #8]
 8003cc8:	695b      	ldr	r3, [r3, #20]
 8003cca:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003cce:	d008      	beq.n	8003ce2 <HAL_RTC_SetAlarm_IT+0xe2>
        {
          if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 8003cd0:	4b4f      	ldr	r3, [pc, #316]	@ (8003e10 <HAL_RTC_SetAlarm_IT+0x210>)
 8003cd2:	699b      	ldr	r3, [r3, #24]
 8003cd4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	d102      	bne.n	8003ce2 <HAL_RTC_SetAlarm_IT+0xe2>
            assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
            assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
          }
          else
          {
            sAlarm->AlarmTime.TimeFormat = 0x00U;
 8003cdc:	68bb      	ldr	r3, [r7, #8]
 8003cde:	2200      	movs	r2, #0
 8003ce0:	70da      	strb	r2, [r3, #3]
        {
          assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
        }
      }
#endif /* USE_FULL_ASSERT */
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8003ce2:	68bb      	ldr	r3, [r7, #8]
 8003ce4:	781b      	ldrb	r3, [r3, #0]
 8003ce6:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8003ce8:	68bb      	ldr	r3, [r7, #8]
 8003cea:	785b      	ldrb	r3, [r3, #1]
 8003cec:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8003cee:	4313      	orrs	r3, r2
                ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8003cf0:	68ba      	ldr	r2, [r7, #8]
 8003cf2:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8003cf4:	431a      	orrs	r2, r3
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8003cf6:	68bb      	ldr	r3, [r7, #8]
 8003cf8:	78db      	ldrb	r3, [r3, #3]
 8003cfa:	059b      	lsls	r3, r3, #22
                ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8003cfc:	431a      	orrs	r2, r3
                ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8003cfe:	68bb      	ldr	r3, [r7, #8]
 8003d00:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003d04:	061b      	lsls	r3, r3, #24
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8003d06:	431a      	orrs	r2, r3
                ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8003d08:	68bb      	ldr	r3, [r7, #8]
 8003d0a:	6a1b      	ldr	r3, [r3, #32]
                ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8003d0c:	431a      	orrs	r2, r3
                ((uint32_t)sAlarm->AlarmMask));
 8003d0e:	68bb      	ldr	r3, [r7, #8]
 8003d10:	695b      	ldr	r3, [r3, #20]
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8003d12:	4313      	orrs	r3, r2
 8003d14:	617b      	str	r3, [r7, #20]

    }
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003d16:	4b3e      	ldr	r3, [pc, #248]	@ (8003e10 <HAL_RTC_SetAlarm_IT+0x210>)
 8003d18:	22ca      	movs	r2, #202	@ 0xca
 8003d1a:	625a      	str	r2, [r3, #36]	@ 0x24
 8003d1c:	4b3c      	ldr	r3, [pc, #240]	@ (8003e10 <HAL_RTC_SetAlarm_IT+0x210>)
 8003d1e:	2253      	movs	r2, #83	@ 0x53
 8003d20:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Configure the Alarm register */
  if (sAlarm->Alarm == RTC_ALARM_A)
 8003d22:	68bb      	ldr	r3, [r7, #8]
 8003d24:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d26:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003d2a:	d12c      	bne.n	8003d86 <HAL_RTC_SetAlarm_IT+0x186>
  {
    /* Disable the Alarm A interrupt */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 8003d2c:	4b38      	ldr	r3, [pc, #224]	@ (8003e10 <HAL_RTC_SetAlarm_IT+0x210>)
 8003d2e:	699b      	ldr	r3, [r3, #24]
 8003d30:	4a37      	ldr	r2, [pc, #220]	@ (8003e10 <HAL_RTC_SetAlarm_IT+0x210>)
 8003d32:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8003d36:	6193      	str	r3, [r2, #24]
    /* Clear flag alarm A */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRAF);
 8003d38:	4b35      	ldr	r3, [pc, #212]	@ (8003e10 <HAL_RTC_SetAlarm_IT+0x210>)
 8003d3a:	2201      	movs	r2, #1
 8003d3c:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (binaryMode == RTC_BINARY_ONLY)
 8003d3e:	693b      	ldr	r3, [r7, #16]
 8003d40:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003d44:	d107      	bne.n	8003d56 <HAL_RTC_SetAlarm_IT+0x156>
    {
      RTC->ALRMASSR = sAlarm->AlarmSubSecondMask | sAlarm->BinaryAutoClr;
 8003d46:	68bb      	ldr	r3, [r7, #8]
 8003d48:	699a      	ldr	r2, [r3, #24]
 8003d4a:	68bb      	ldr	r3, [r7, #8]
 8003d4c:	69db      	ldr	r3, [r3, #28]
 8003d4e:	4930      	ldr	r1, [pc, #192]	@ (8003e10 <HAL_RTC_SetAlarm_IT+0x210>)
 8003d50:	4313      	orrs	r3, r2
 8003d52:	644b      	str	r3, [r1, #68]	@ 0x44
 8003d54:	e006      	b.n	8003d64 <HAL_RTC_SetAlarm_IT+0x164>
    }
    else
    {
      WRITE_REG(RTC->ALRMAR, tmpreg);
 8003d56:	4a2e      	ldr	r2, [pc, #184]	@ (8003e10 <HAL_RTC_SetAlarm_IT+0x210>)
 8003d58:	697b      	ldr	r3, [r7, #20]
 8003d5a:	6413      	str	r3, [r2, #64]	@ 0x40
      WRITE_REG(RTC->ALRMASSR, sAlarm->AlarmSubSecondMask);
 8003d5c:	4a2c      	ldr	r2, [pc, #176]	@ (8003e10 <HAL_RTC_SetAlarm_IT+0x210>)
 8003d5e:	68bb      	ldr	r3, [r7, #8]
 8003d60:	699b      	ldr	r3, [r3, #24]
 8003d62:	6453      	str	r3, [r2, #68]	@ 0x44
    }

    WRITE_REG(RTC->ALRABINR, sAlarm->AlarmTime.SubSeconds);
 8003d64:	4a2a      	ldr	r2, [pc, #168]	@ (8003e10 <HAL_RTC_SetAlarm_IT+0x210>)
 8003d66:	68bb      	ldr	r3, [r7, #8]
 8003d68:	685b      	ldr	r3, [r3, #4]
 8003d6a:	6713      	str	r3, [r2, #112]	@ 0x70

    /* Store in the handle the Alarm A enabled */
    SET_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRAMF);
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d70:	f043 0201 	orr.w	r2, r3, #1
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Configure the Alarm interrupt */
    SET_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 8003d78:	4b25      	ldr	r3, [pc, #148]	@ (8003e10 <HAL_RTC_SetAlarm_IT+0x210>)
 8003d7a:	699b      	ldr	r3, [r3, #24]
 8003d7c:	4a24      	ldr	r2, [pc, #144]	@ (8003e10 <HAL_RTC_SetAlarm_IT+0x210>)
 8003d7e:	f443 5388 	orr.w	r3, r3, #4352	@ 0x1100
 8003d82:	6193      	str	r3, [r2, #24]
 8003d84:	e02b      	b.n	8003dde <HAL_RTC_SetAlarm_IT+0x1de>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 8003d86:	4b22      	ldr	r3, [pc, #136]	@ (8003e10 <HAL_RTC_SetAlarm_IT+0x210>)
 8003d88:	699b      	ldr	r3, [r3, #24]
 8003d8a:	4a21      	ldr	r2, [pc, #132]	@ (8003e10 <HAL_RTC_SetAlarm_IT+0x210>)
 8003d8c:	f423 5308 	bic.w	r3, r3, #8704	@ 0x2200
 8003d90:	6193      	str	r3, [r2, #24]
    /* Clear flag alarm B */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRBF);
 8003d92:	4b1f      	ldr	r3, [pc, #124]	@ (8003e10 <HAL_RTC_SetAlarm_IT+0x210>)
 8003d94:	2202      	movs	r2, #2
 8003d96:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (binaryMode == RTC_BINARY_ONLY)
 8003d98:	693b      	ldr	r3, [r7, #16]
 8003d9a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003d9e:	d107      	bne.n	8003db0 <HAL_RTC_SetAlarm_IT+0x1b0>
    {
      WRITE_REG(RTC->ALRMBSSR, sAlarm->AlarmSubSecondMask | sAlarm->BinaryAutoClr);
 8003da0:	68bb      	ldr	r3, [r7, #8]
 8003da2:	699a      	ldr	r2, [r3, #24]
 8003da4:	68bb      	ldr	r3, [r7, #8]
 8003da6:	69db      	ldr	r3, [r3, #28]
 8003da8:	4919      	ldr	r1, [pc, #100]	@ (8003e10 <HAL_RTC_SetAlarm_IT+0x210>)
 8003daa:	4313      	orrs	r3, r2
 8003dac:	64cb      	str	r3, [r1, #76]	@ 0x4c
 8003dae:	e006      	b.n	8003dbe <HAL_RTC_SetAlarm_IT+0x1be>
    }
    else
    {
      WRITE_REG(RTC->ALRMBR, tmpreg);
 8003db0:	4a17      	ldr	r2, [pc, #92]	@ (8003e10 <HAL_RTC_SetAlarm_IT+0x210>)
 8003db2:	697b      	ldr	r3, [r7, #20]
 8003db4:	6493      	str	r3, [r2, #72]	@ 0x48
      WRITE_REG(RTC->ALRMBSSR, sAlarm->AlarmSubSecondMask);
 8003db6:	4a16      	ldr	r2, [pc, #88]	@ (8003e10 <HAL_RTC_SetAlarm_IT+0x210>)
 8003db8:	68bb      	ldr	r3, [r7, #8]
 8003dba:	699b      	ldr	r3, [r3, #24]
 8003dbc:	64d3      	str	r3, [r2, #76]	@ 0x4c
    }

    WRITE_REG(RTC->ALRBBINR, sAlarm->AlarmTime.SubSeconds);
 8003dbe:	4a14      	ldr	r2, [pc, #80]	@ (8003e10 <HAL_RTC_SetAlarm_IT+0x210>)
 8003dc0:	68bb      	ldr	r3, [r7, #8]
 8003dc2:	685b      	ldr	r3, [r3, #4]
 8003dc4:	6753      	str	r3, [r2, #116]	@ 0x74

    /* Store in the handle the Alarm B enabled */
    SET_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRBMF);
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003dca:	f043 0202 	orr.w	r2, r3, #2
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Configure the Alarm interrupt */
    SET_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 8003dd2:	4b0f      	ldr	r3, [pc, #60]	@ (8003e10 <HAL_RTC_SetAlarm_IT+0x210>)
 8003dd4:	699b      	ldr	r3, [r3, #24]
 8003dd6:	4a0e      	ldr	r2, [pc, #56]	@ (8003e10 <HAL_RTC_SetAlarm_IT+0x210>)
 8003dd8:	f443 5308 	orr.w	r3, r3, #8704	@ 0x2200
 8003ddc:	6193      	str	r3, [r2, #24]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 8003dde:	4b0d      	ldr	r3, [pc, #52]	@ (8003e14 <HAL_RTC_SetAlarm_IT+0x214>)
 8003de0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003de4:	4a0b      	ldr	r2, [pc, #44]	@ (8003e14 <HAL_RTC_SetAlarm_IT+0x214>)
 8003de6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003dea:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003dee:	4b08      	ldr	r3, [pc, #32]	@ (8003e10 <HAL_RTC_SetAlarm_IT+0x210>)
 8003df0:	22ff      	movs	r2, #255	@ 0xff
 8003df2:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	2201      	movs	r2, #1
 8003df8:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	2200      	movs	r2, #0
 8003e00:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 8003e04:	2300      	movs	r3, #0
}
 8003e06:	4618      	mov	r0, r3
 8003e08:	371c      	adds	r7, #28
 8003e0a:	46bd      	mov	sp, r7
 8003e0c:	bd90      	pop	{r4, r7, pc}
 8003e0e:	bf00      	nop
 8003e10:	40002800 	.word	0x40002800
 8003e14:	58000800 	.word	0x58000800

08003e18 <HAL_RTC_DeactivateAlarm>:
  *            @arg RTC_ALARM_A:  AlarmA
  *            @arg RTC_ALARM_B:  AlarmB
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_DeactivateAlarm(RTC_HandleTypeDef *hrtc, uint32_t Alarm)
{
 8003e18:	b480      	push	{r7}
 8003e1a:	b083      	sub	sp, #12
 8003e1c:	af00      	add	r7, sp, #0
 8003e1e:	6078      	str	r0, [r7, #4]
 8003e20:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_RTC_ALARM(Alarm));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8003e28:	2b01      	cmp	r3, #1
 8003e2a:	d101      	bne.n	8003e30 <HAL_RTC_DeactivateAlarm+0x18>
 8003e2c:	2302      	movs	r3, #2
 8003e2e:	e048      	b.n	8003ec2 <HAL_RTC_DeactivateAlarm+0xaa>
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	2201      	movs	r2, #1
 8003e34:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	2202      	movs	r2, #2
 8003e3c:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003e40:	4b22      	ldr	r3, [pc, #136]	@ (8003ecc <HAL_RTC_DeactivateAlarm+0xb4>)
 8003e42:	22ca      	movs	r2, #202	@ 0xca
 8003e44:	625a      	str	r2, [r3, #36]	@ 0x24
 8003e46:	4b21      	ldr	r3, [pc, #132]	@ (8003ecc <HAL_RTC_DeactivateAlarm+0xb4>)
 8003e48:	2253      	movs	r2, #83	@ 0x53
 8003e4a:	625a      	str	r2, [r3, #36]	@ 0x24

  if (Alarm == RTC_ALARM_A)
 8003e4c:	683b      	ldr	r3, [r7, #0]
 8003e4e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003e52:	d115      	bne.n	8003e80 <HAL_RTC_DeactivateAlarm+0x68>
  {
    /* AlarmA, In case of interrupt mode is used, the interrupt source must disabled */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 8003e54:	4b1d      	ldr	r3, [pc, #116]	@ (8003ecc <HAL_RTC_DeactivateAlarm+0xb4>)
 8003e56:	699b      	ldr	r3, [r3, #24]
 8003e58:	4a1c      	ldr	r2, [pc, #112]	@ (8003ecc <HAL_RTC_DeactivateAlarm+0xb4>)
 8003e5a:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8003e5e:	6193      	str	r3, [r2, #24]

    /* AlarmA, Clear SSCLR */
    CLEAR_BIT(RTC->ALRMASSR, RTC_ALRMASSR_SSCLR);
 8003e60:	4b1a      	ldr	r3, [pc, #104]	@ (8003ecc <HAL_RTC_DeactivateAlarm+0xb4>)
 8003e62:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e64:	4a19      	ldr	r2, [pc, #100]	@ (8003ecc <HAL_RTC_DeactivateAlarm+0xb4>)
 8003e66:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003e6a:	6453      	str	r3, [r2, #68]	@ 0x44

    /* Store in the handle the Alarm A disabled */
    CLEAR_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRAMF);
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e70:	f023 0201 	bic.w	r2, r3, #1
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Clear AlarmA flag */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRAF);
 8003e78:	4b14      	ldr	r3, [pc, #80]	@ (8003ecc <HAL_RTC_DeactivateAlarm+0xb4>)
 8003e7a:	2201      	movs	r2, #1
 8003e7c:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003e7e:	e014      	b.n	8003eaa <HAL_RTC_DeactivateAlarm+0x92>
  }
  else
  {
    /* AlarmB, In case of interrupt mode is used, the interrupt source must disabled */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 8003e80:	4b12      	ldr	r3, [pc, #72]	@ (8003ecc <HAL_RTC_DeactivateAlarm+0xb4>)
 8003e82:	699b      	ldr	r3, [r3, #24]
 8003e84:	4a11      	ldr	r2, [pc, #68]	@ (8003ecc <HAL_RTC_DeactivateAlarm+0xb4>)
 8003e86:	f423 5308 	bic.w	r3, r3, #8704	@ 0x2200
 8003e8a:	6193      	str	r3, [r2, #24]

    /* AlarmB, Clear SSCLR */
    CLEAR_BIT(RTC->ALRMBSSR, RTC_ALRMBSSR_SSCLR);
 8003e8c:	4b0f      	ldr	r3, [pc, #60]	@ (8003ecc <HAL_RTC_DeactivateAlarm+0xb4>)
 8003e8e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003e90:	4a0e      	ldr	r2, [pc, #56]	@ (8003ecc <HAL_RTC_DeactivateAlarm+0xb4>)
 8003e92:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003e96:	64d3      	str	r3, [r2, #76]	@ 0x4c

    /* Store in the handle the Alarm B disabled */
    CLEAR_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRBMF);
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e9c:	f023 0202 	bic.w	r2, r3, #2
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Clear AlarmB flag */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRBF);
 8003ea4:	4b09      	ldr	r3, [pc, #36]	@ (8003ecc <HAL_RTC_DeactivateAlarm+0xb4>)
 8003ea6:	2202      	movs	r2, #2
 8003ea8:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003eaa:	4b08      	ldr	r3, [pc, #32]	@ (8003ecc <HAL_RTC_DeactivateAlarm+0xb4>)
 8003eac:	22ff      	movs	r2, #255	@ 0xff
 8003eae:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	2201      	movs	r2, #1
 8003eb4:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	2200      	movs	r2, #0
 8003ebc:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 8003ec0:	2300      	movs	r3, #0
}
 8003ec2:	4618      	mov	r0, r3
 8003ec4:	370c      	adds	r7, #12
 8003ec6:	46bd      	mov	sp, r7
 8003ec8:	bc80      	pop	{r7}
 8003eca:	4770      	bx	lr
 8003ecc:	40002800 	.word	0x40002800

08003ed0 <HAL_RTC_AlarmIRQHandler>:
  * @brief  Handle Alarm interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8003ed0:	b580      	push	{r7, lr}
 8003ed2:	b084      	sub	sp, #16
 8003ed4:	af00      	add	r7, sp, #0
 8003ed6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = READ_REG(RTC->MISR) & READ_REG(hrtc->IsEnabled.RtcFeatures);
 8003ed8:	4b11      	ldr	r3, [pc, #68]	@ (8003f20 <HAL_RTC_AlarmIRQHandler+0x50>)
 8003eda:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ee0:	4013      	ands	r3, r2
 8003ee2:	60fb      	str	r3, [r7, #12]

  if ((tmp & RTC_MISR_ALRAMF) != 0U)
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	f003 0301 	and.w	r3, r3, #1
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d005      	beq.n	8003efa <HAL_RTC_AlarmIRQHandler+0x2a>
  {
    /* Clear the AlarmA interrupt pending bit */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRAF);
 8003eee:	4b0c      	ldr	r3, [pc, #48]	@ (8003f20 <HAL_RTC_AlarmIRQHandler+0x50>)
 8003ef0:	2201      	movs	r2, #1
 8003ef2:	65da      	str	r2, [r3, #92]	@ 0x5c

#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call Compare Match registered Callback */
    hrtc->AlarmAEventCallback(hrtc);
#else
    HAL_RTC_AlarmAEventCallback(hrtc);
 8003ef4:	6878      	ldr	r0, [r7, #4]
 8003ef6:	f7fd f832 	bl	8000f5e <HAL_RTC_AlarmAEventCallback>
#endif
  }

  if ((tmp & RTC_MISR_ALRBMF) != 0U)
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	f003 0302 	and.w	r3, r3, #2
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d005      	beq.n	8003f10 <HAL_RTC_AlarmIRQHandler+0x40>
  {
    /* Clear the AlarmB interrupt pending bit */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRBF);
 8003f04:	4b06      	ldr	r3, [pc, #24]	@ (8003f20 <HAL_RTC_AlarmIRQHandler+0x50>)
 8003f06:	2202      	movs	r2, #2
 8003f08:	65da      	str	r2, [r3, #92]	@ 0x5c

#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call Compare Match registered Callback */
    hrtc->AlarmBEventCallback(hrtc);
#else
    HAL_RTCEx_AlarmBEventCallback(hrtc);
 8003f0a:	6878      	ldr	r0, [r7, #4]
 8003f0c:	f000 f94a 	bl	80041a4 <HAL_RTCEx_AlarmBEventCallback>
#endif
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	2201      	movs	r2, #1
 8003f14:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
}
 8003f18:	bf00      	nop
 8003f1a:	3710      	adds	r7, #16
 8003f1c:	46bd      	mov	sp, r7
 8003f1e:	bd80      	pop	{r7, pc}
 8003f20:	40002800 	.word	0x40002800

08003f24 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8003f24:	b580      	push	{r7, lr}
 8003f26:	b084      	sub	sp, #16
 8003f28:	af00      	add	r7, sp, #0
 8003f2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  UNUSED(hrtc);
  /* Clear RSF flag */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_RSF);
 8003f2c:	4b0f      	ldr	r3, [pc, #60]	@ (8003f6c <HAL_RTC_WaitForSynchro+0x48>)
 8003f2e:	68db      	ldr	r3, [r3, #12]
 8003f30:	4a0e      	ldr	r2, [pc, #56]	@ (8003f6c <HAL_RTC_WaitForSynchro+0x48>)
 8003f32:	f023 0320 	bic.w	r3, r3, #32
 8003f36:	60d3      	str	r3, [r2, #12]

  tickstart = HAL_GetTick();
 8003f38:	f7fc fe6c 	bl	8000c14 <HAL_GetTick>
 8003f3c:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 8003f3e:	e009      	b.n	8003f54 <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8003f40:	f7fc fe68 	bl	8000c14 <HAL_GetTick>
 8003f44:	4602      	mov	r2, r0
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	1ad3      	subs	r3, r2, r3
 8003f4a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003f4e:	d901      	bls.n	8003f54 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 8003f50:	2303      	movs	r3, #3
 8003f52:	e006      	b.n	8003f62 <HAL_RTC_WaitForSynchro+0x3e>
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 8003f54:	4b05      	ldr	r3, [pc, #20]	@ (8003f6c <HAL_RTC_WaitForSynchro+0x48>)
 8003f56:	68db      	ldr	r3, [r3, #12]
 8003f58:	f003 0320 	and.w	r3, r3, #32
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d0ef      	beq.n	8003f40 <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 8003f60:	2300      	movs	r3, #0
}
 8003f62:	4618      	mov	r0, r3
 8003f64:	3710      	adds	r7, #16
 8003f66:	46bd      	mov	sp, r7
 8003f68:	bd80      	pop	{r7, pc}
 8003f6a:	bf00      	nop
 8003f6c:	40002800 	.word	0x40002800

08003f70 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8003f70:	b580      	push	{r7, lr}
 8003f72:	b084      	sub	sp, #16
 8003f74:	af00      	add	r7, sp, #0
 8003f76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003f78:	2300      	movs	r3, #0
 8003f7a:	73fb      	strb	r3, [r7, #15]

  UNUSED(hrtc);
  /* Check if the Initialization mode is set */
  if (READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U)
 8003f7c:	4b15      	ldr	r3, [pc, #84]	@ (8003fd4 <RTC_EnterInitMode+0x64>)
 8003f7e:	68db      	ldr	r3, [r3, #12]
 8003f80:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	d120      	bne.n	8003fca <RTC_EnterInitMode+0x5a>
  {
    /* Set the Initialization mode */
    SET_BIT(RTC->ICSR, RTC_ICSR_INIT);
 8003f88:	4b12      	ldr	r3, [pc, #72]	@ (8003fd4 <RTC_EnterInitMode+0x64>)
 8003f8a:	68db      	ldr	r3, [r3, #12]
 8003f8c:	4a11      	ldr	r2, [pc, #68]	@ (8003fd4 <RTC_EnterInitMode+0x64>)
 8003f8e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003f92:	60d3      	str	r3, [r2, #12]

    tickstart = HAL_GetTick();
 8003f94:	f7fc fe3e 	bl	8000c14 <HAL_GetTick>
 8003f98:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8003f9a:	e00d      	b.n	8003fb8 <RTC_EnterInitMode+0x48>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8003f9c:	f7fc fe3a 	bl	8000c14 <HAL_GetTick>
 8003fa0:	4602      	mov	r2, r0
 8003fa2:	68bb      	ldr	r3, [r7, #8]
 8003fa4:	1ad3      	subs	r3, r2, r3
 8003fa6:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003faa:	d905      	bls.n	8003fb8 <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 8003fac:	2303      	movs	r3, #3
 8003fae:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	2203      	movs	r2, #3
 8003fb4:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    while ((READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8003fb8:	4b06      	ldr	r3, [pc, #24]	@ (8003fd4 <RTC_EnterInitMode+0x64>)
 8003fba:	68db      	ldr	r3, [r3, #12]
 8003fbc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	d102      	bne.n	8003fca <RTC_EnterInitMode+0x5a>
 8003fc4:	7bfb      	ldrb	r3, [r7, #15]
 8003fc6:	2b03      	cmp	r3, #3
 8003fc8:	d1e8      	bne.n	8003f9c <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return status;
 8003fca:	7bfb      	ldrb	r3, [r7, #15]
}
 8003fcc:	4618      	mov	r0, r3
 8003fce:	3710      	adds	r7, #16
 8003fd0:	46bd      	mov	sp, r7
 8003fd2:	bd80      	pop	{r7, pc}
 8003fd4:	40002800 	.word	0x40002800

08003fd8 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8003fd8:	b580      	push	{r7, lr}
 8003fda:	b084      	sub	sp, #16
 8003fdc:	af00      	add	r7, sp, #0
 8003fde:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003fe0:	2300      	movs	r3, #0
 8003fe2:	73fb      	strb	r3, [r7, #15]

  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 8003fe4:	4b1a      	ldr	r3, [pc, #104]	@ (8004050 <RTC_ExitInitMode+0x78>)
 8003fe6:	68db      	ldr	r3, [r3, #12]
 8003fe8:	4a19      	ldr	r2, [pc, #100]	@ (8004050 <RTC_ExitInitMode+0x78>)
 8003fea:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003fee:	60d3      	str	r3, [r2, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8003ff0:	4b17      	ldr	r3, [pc, #92]	@ (8004050 <RTC_ExitInitMode+0x78>)
 8003ff2:	699b      	ldr	r3, [r3, #24]
 8003ff4:	f003 0320 	and.w	r3, r3, #32
 8003ff8:	2b00      	cmp	r3, #0
 8003ffa:	d10c      	bne.n	8004016 <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8003ffc:	6878      	ldr	r0, [r7, #4]
 8003ffe:	f7ff ff91 	bl	8003f24 <HAL_RTC_WaitForSynchro>
 8004002:	4603      	mov	r3, r0
 8004004:	2b00      	cmp	r3, #0
 8004006:	d01e      	beq.n	8004046 <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	2203      	movs	r2, #3
 800400c:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
      status = HAL_TIMEOUT;
 8004010:	2303      	movs	r3, #3
 8004012:	73fb      	strb	r3, [r7, #15]
 8004014:	e017      	b.n	8004046 <RTC_ExitInitMode+0x6e>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry. */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8004016:	4b0e      	ldr	r3, [pc, #56]	@ (8004050 <RTC_ExitInitMode+0x78>)
 8004018:	699b      	ldr	r3, [r3, #24]
 800401a:	4a0d      	ldr	r2, [pc, #52]	@ (8004050 <RTC_ExitInitMode+0x78>)
 800401c:	f023 0320 	bic.w	r3, r3, #32
 8004020:	6193      	str	r3, [r2, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8004022:	6878      	ldr	r0, [r7, #4]
 8004024:	f7ff ff7e 	bl	8003f24 <HAL_RTC_WaitForSynchro>
 8004028:	4603      	mov	r3, r0
 800402a:	2b00      	cmp	r3, #0
 800402c:	d005      	beq.n	800403a <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	2203      	movs	r2, #3
 8004032:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
      status = HAL_TIMEOUT;
 8004036:	2303      	movs	r3, #3
 8004038:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800403a:	4b05      	ldr	r3, [pc, #20]	@ (8004050 <RTC_ExitInitMode+0x78>)
 800403c:	699b      	ldr	r3, [r3, #24]
 800403e:	4a04      	ldr	r2, [pc, #16]	@ (8004050 <RTC_ExitInitMode+0x78>)
 8004040:	f043 0320 	orr.w	r3, r3, #32
 8004044:	6193      	str	r3, [r2, #24]
  }

  return status;
 8004046:	7bfb      	ldrb	r3, [r7, #15]
}
 8004048:	4618      	mov	r0, r3
 800404a:	3710      	adds	r7, #16
 800404c:	46bd      	mov	sp, r7
 800404e:	bd80      	pop	{r7, pc}
 8004050:	40002800 	.word	0x40002800

08004054 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8004054:	b480      	push	{r7}
 8004056:	b085      	sub	sp, #20
 8004058:	af00      	add	r7, sp, #0
 800405a:	4603      	mov	r3, r0
 800405c:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 800405e:	2300      	movs	r3, #0
 8004060:	60fb      	str	r3, [r7, #12]
  uint8_t tmp_Value = Value;
 8004062:	79fb      	ldrb	r3, [r7, #7]
 8004064:	72fb      	strb	r3, [r7, #11]

  while (tmp_Value >= 10U)
 8004066:	e005      	b.n	8004074 <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	3301      	adds	r3, #1
 800406c:	60fb      	str	r3, [r7, #12]
    tmp_Value -= 10U;
 800406e:	7afb      	ldrb	r3, [r7, #11]
 8004070:	3b0a      	subs	r3, #10
 8004072:	72fb      	strb	r3, [r7, #11]
  while (tmp_Value >= 10U)
 8004074:	7afb      	ldrb	r3, [r7, #11]
 8004076:	2b09      	cmp	r3, #9
 8004078:	d8f6      	bhi.n	8004068 <RTC_ByteToBcd2+0x14>
  }

  return ((uint8_t)(bcdhigh << 4U) | tmp_Value);
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	b2db      	uxtb	r3, r3
 800407e:	011b      	lsls	r3, r3, #4
 8004080:	b2da      	uxtb	r2, r3
 8004082:	7afb      	ldrb	r3, [r7, #11]
 8004084:	4313      	orrs	r3, r2
 8004086:	b2db      	uxtb	r3, r3
}
 8004088:	4618      	mov	r0, r3
 800408a:	3714      	adds	r7, #20
 800408c:	46bd      	mov	sp, r7
 800408e:	bc80      	pop	{r7}
 8004090:	4770      	bx	lr
	...

08004094 <HAL_RTCEx_EnableBypassShadow>:
  *         directly from the Calendar counter.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_EnableBypassShadow(RTC_HandleTypeDef *hrtc)
{
 8004094:	b480      	push	{r7}
 8004096:	b083      	sub	sp, #12
 8004098:	af00      	add	r7, sp, #0
 800409a:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hrtc);
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 80040a2:	2b01      	cmp	r3, #1
 80040a4:	d101      	bne.n	80040aa <HAL_RTCEx_EnableBypassShadow+0x16>
 80040a6:	2302      	movs	r3, #2
 80040a8:	e01f      	b.n	80040ea <HAL_RTCEx_EnableBypassShadow+0x56>
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	2201      	movs	r2, #1
 80040ae:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	2202      	movs	r2, #2
 80040b6:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80040ba:	4b0e      	ldr	r3, [pc, #56]	@ (80040f4 <HAL_RTCEx_EnableBypassShadow+0x60>)
 80040bc:	22ca      	movs	r2, #202	@ 0xca
 80040be:	625a      	str	r2, [r3, #36]	@ 0x24
 80040c0:	4b0c      	ldr	r3, [pc, #48]	@ (80040f4 <HAL_RTCEx_EnableBypassShadow+0x60>)
 80040c2:	2253      	movs	r2, #83	@ 0x53
 80040c4:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set the BYPSHAD bit */
  SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 80040c6:	4b0b      	ldr	r3, [pc, #44]	@ (80040f4 <HAL_RTCEx_EnableBypassShadow+0x60>)
 80040c8:	699b      	ldr	r3, [r3, #24]
 80040ca:	4a0a      	ldr	r2, [pc, #40]	@ (80040f4 <HAL_RTCEx_EnableBypassShadow+0x60>)
 80040cc:	f043 0320 	orr.w	r3, r3, #32
 80040d0:	6193      	str	r3, [r2, #24]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80040d2:	4b08      	ldr	r3, [pc, #32]	@ (80040f4 <HAL_RTCEx_EnableBypassShadow+0x60>)
 80040d4:	22ff      	movs	r2, #255	@ 0xff
 80040d6:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	2201      	movs	r2, #1
 80040dc:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	2200      	movs	r2, #0
 80040e4:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 80040e8:	2300      	movs	r3, #0
}
 80040ea:	4618      	mov	r0, r3
 80040ec:	370c      	adds	r7, #12
 80040ee:	46bd      	mov	sp, r7
 80040f0:	bc80      	pop	{r7}
 80040f2:	4770      	bx	lr
 80040f4:	40002800 	.word	0x40002800

080040f8 <HAL_RTCEx_SetSSRU_IT>:
  * @brief  Set SSR Underflow detection with Interrupt.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetSSRU_IT(RTC_HandleTypeDef *hrtc)
{
 80040f8:	b480      	push	{r7}
 80040fa:	b083      	sub	sp, #12
 80040fc:	af00      	add	r7, sp, #0
 80040fe:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hrtc);
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8004106:	2b01      	cmp	r3, #1
 8004108:	d101      	bne.n	800410e <HAL_RTCEx_SetSSRU_IT+0x16>
 800410a:	2302      	movs	r3, #2
 800410c:	e027      	b.n	800415e <HAL_RTCEx_SetSSRU_IT+0x66>
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	2201      	movs	r2, #1
 8004112:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	2202      	movs	r2, #2
 800411a:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800411e:	4b12      	ldr	r3, [pc, #72]	@ (8004168 <HAL_RTCEx_SetSSRU_IT+0x70>)
 8004120:	22ca      	movs	r2, #202	@ 0xca
 8004122:	625a      	str	r2, [r3, #36]	@ 0x24
 8004124:	4b10      	ldr	r3, [pc, #64]	@ (8004168 <HAL_RTCEx_SetSSRU_IT+0x70>)
 8004126:	2253      	movs	r2, #83	@ 0x53
 8004128:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enable IT SSRU */
  __HAL_RTC_SSRU_ENABLE_IT(hrtc, RTC_IT_SSRU);
 800412a:	4b0f      	ldr	r3, [pc, #60]	@ (8004168 <HAL_RTCEx_SetSSRU_IT+0x70>)
 800412c:	699b      	ldr	r3, [r3, #24]
 800412e:	4a0e      	ldr	r2, [pc, #56]	@ (8004168 <HAL_RTCEx_SetSSRU_IT+0x70>)
 8004130:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004134:	6193      	str	r3, [r2, #24]

  /* RTC SSRU Interrupt Configuration: EXTI configuration */
  __HAL_RTC_SSRU_EXTI_ENABLE_IT();
 8004136:	4b0d      	ldr	r3, [pc, #52]	@ (800416c <HAL_RTCEx_SetSSRU_IT+0x74>)
 8004138:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800413c:	4a0b      	ldr	r2, [pc, #44]	@ (800416c <HAL_RTCEx_SetSSRU_IT+0x74>)
 800413e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004142:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004146:	4b08      	ldr	r3, [pc, #32]	@ (8004168 <HAL_RTCEx_SetSSRU_IT+0x70>)
 8004148:	22ff      	movs	r2, #255	@ 0xff
 800414a:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	2201      	movs	r2, #1
 8004150:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	2200      	movs	r2, #0
 8004158:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 800415c:	2300      	movs	r3, #0
}
 800415e:	4618      	mov	r0, r3
 8004160:	370c      	adds	r7, #12
 8004162:	46bd      	mov	sp, r7
 8004164:	bc80      	pop	{r7}
 8004166:	4770      	bx	lr
 8004168:	40002800 	.word	0x40002800
 800416c:	58000800 	.word	0x58000800

08004170 <HAL_RTCEx_SSRUIRQHandler>:
  * @brief  Handle SSR underflow interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTCEx_SSRUIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8004170:	b580      	push	{r7, lr}
 8004172:	b082      	sub	sp, #8
 8004174:	af00      	add	r7, sp, #0
 8004176:	6078      	str	r0, [r7, #4]
  if ((RTC->MISR & RTC_MISR_SSRUMF) != 0u)
 8004178:	4b09      	ldr	r3, [pc, #36]	@ (80041a0 <HAL_RTCEx_SSRUIRQHandler+0x30>)
 800417a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800417c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004180:	2b00      	cmp	r3, #0
 8004182:	d005      	beq.n	8004190 <HAL_RTCEx_SSRUIRQHandler+0x20>
  {
    /* Immediately clear flags */
    RTC->SCR = RTC_SCR_CSSRUF;
 8004184:	4b06      	ldr	r3, [pc, #24]	@ (80041a0 <HAL_RTCEx_SSRUIRQHandler+0x30>)
 8004186:	2240      	movs	r2, #64	@ 0x40
 8004188:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* SSRU callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call SSRUEvent registered Callback */
    hrtc->SSRUEventCallback(hrtc);
#else
    HAL_RTCEx_SSRUEventCallback(hrtc);
 800418a:	6878      	ldr	r0, [r7, #4]
 800418c:	f7fc fef1 	bl	8000f72 <HAL_RTCEx_SSRUEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	2201      	movs	r2, #1
 8004194:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
}
 8004198:	bf00      	nop
 800419a:	3708      	adds	r7, #8
 800419c:	46bd      	mov	sp, r7
 800419e:	bd80      	pop	{r7, pc}
 80041a0:	40002800 	.word	0x40002800

080041a4 <HAL_RTCEx_AlarmBEventCallback>:
  * @brief  Alarm B callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 80041a4:	b480      	push	{r7}
 80041a6:	b083      	sub	sp, #12
 80041a8:	af00      	add	r7, sp, #0
 80041aa:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 80041ac:	bf00      	nop
 80041ae:	370c      	adds	r7, #12
 80041b0:	46bd      	mov	sp, r7
 80041b2:	bc80      	pop	{r7}
 80041b4:	4770      	bx	lr
	...

080041b8 <HAL_RTCEx_BKUPWrite>:
  *          This parameter can be RTC_BKP_DRx where x can be from 0 to RTC_BACKUP_NB
  * @param  Data Data to be written in the specified Backup data register.
  * @retval None
  */
void HAL_RTCEx_BKUPWrite(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister, uint32_t Data)
{
 80041b8:	b480      	push	{r7}
 80041ba:	b087      	sub	sp, #28
 80041bc:	af00      	add	r7, sp, #0
 80041be:	60f8      	str	r0, [r7, #12]
 80041c0:	60b9      	str	r1, [r7, #8]
 80041c2:	607a      	str	r2, [r7, #4]

  UNUSED(hrtc);
  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) & (TAMP->BKP0R);
 80041c4:	4b07      	ldr	r3, [pc, #28]	@ (80041e4 <HAL_RTCEx_BKUPWrite+0x2c>)
 80041c6:	617b      	str	r3, [r7, #20]
  tmp += (BackupRegister * 4U);
 80041c8:	68bb      	ldr	r3, [r7, #8]
 80041ca:	009b      	lsls	r3, r3, #2
 80041cc:	697a      	ldr	r2, [r7, #20]
 80041ce:	4413      	add	r3, r2
 80041d0:	617b      	str	r3, [r7, #20]

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 80041d2:	697b      	ldr	r3, [r7, #20]
 80041d4:	687a      	ldr	r2, [r7, #4]
 80041d6:	601a      	str	r2, [r3, #0]
}
 80041d8:	bf00      	nop
 80041da:	371c      	adds	r7, #28
 80041dc:	46bd      	mov	sp, r7
 80041de:	bc80      	pop	{r7}
 80041e0:	4770      	bx	lr
 80041e2:	bf00      	nop
 80041e4:	4000b100 	.word	0x4000b100

080041e8 <HAL_RTCEx_BKUPRead>:
  * @param  BackupRegister RTC Backup data Register number.
  *          This parameter can be RTC_BKP_DRx where x can be from 0 to RTC_BACKUP_NB
  * @retval Read value
  */
uint32_t HAL_RTCEx_BKUPRead(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister)
{
 80041e8:	b480      	push	{r7}
 80041ea:	b085      	sub	sp, #20
 80041ec:	af00      	add	r7, sp, #0
 80041ee:	6078      	str	r0, [r7, #4]
 80041f0:	6039      	str	r1, [r7, #0]

  UNUSED(hrtc);
  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) & (TAMP->BKP0R);
 80041f2:	4b07      	ldr	r3, [pc, #28]	@ (8004210 <HAL_RTCEx_BKUPRead+0x28>)
 80041f4:	60fb      	str	r3, [r7, #12]
  tmp += (BackupRegister * 4U);
 80041f6:	683b      	ldr	r3, [r7, #0]
 80041f8:	009b      	lsls	r3, r3, #2
 80041fa:	68fa      	ldr	r2, [r7, #12]
 80041fc:	4413      	add	r3, r2
 80041fe:	60fb      	str	r3, [r7, #12]

  /* Read the specified register */
  return (*(__IO uint32_t *)tmp);
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	681b      	ldr	r3, [r3, #0]
}
 8004204:	4618      	mov	r0, r3
 8004206:	3714      	adds	r7, #20
 8004208:	46bd      	mov	sp, r7
 800420a:	bc80      	pop	{r7}
 800420c:	4770      	bx	lr
 800420e:	bf00      	nop
 8004210:	4000b100 	.word	0x4000b100

08004214 <LL_PWR_SetRadioBusyTrigger>:
  *         @arg @ref LL_PWR_RADIO_BUSY_TRIGGER_NONE
  *         @arg @ref LL_PWR_RADIO_BUSY_TRIGGER_WU_IT
  * @retval None
  */
__STATIC_INLINE void LL_PWR_SetRadioBusyTrigger(uint32_t RadioBusyTrigger)
{
 8004214:	b480      	push	{r7}
 8004216:	b083      	sub	sp, #12
 8004218:	af00      	add	r7, sp, #0
 800421a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->CR3, PWR_CR3_EWRFBUSY, RadioBusyTrigger);
 800421c:	4b06      	ldr	r3, [pc, #24]	@ (8004238 <LL_PWR_SetRadioBusyTrigger+0x24>)
 800421e:	689b      	ldr	r3, [r3, #8]
 8004220:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8004224:	4904      	ldr	r1, [pc, #16]	@ (8004238 <LL_PWR_SetRadioBusyTrigger+0x24>)
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	4313      	orrs	r3, r2
 800422a:	608b      	str	r3, [r1, #8]
}
 800422c:	bf00      	nop
 800422e:	370c      	adds	r7, #12
 8004230:	46bd      	mov	sp, r7
 8004232:	bc80      	pop	{r7}
 8004234:	4770      	bx	lr
 8004236:	bf00      	nop
 8004238:	58000400 	.word	0x58000400

0800423c <LL_PWR_UnselectSUBGHZSPI_NSS>:
  * @brief  Set sub-GHz radio SPI NSS at logical level high.
  * @rmtoll SUBGHZSPICR  NSS           LL_PWR_UnselectSUBGHZSPI_NSS
  * @retval None
  */
__STATIC_INLINE void LL_PWR_UnselectSUBGHZSPI_NSS(void)
{
 800423c:	b480      	push	{r7}
 800423e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 8004240:	4b05      	ldr	r3, [pc, #20]	@ (8004258 <LL_PWR_UnselectSUBGHZSPI_NSS+0x1c>)
 8004242:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004246:	4a04      	ldr	r2, [pc, #16]	@ (8004258 <LL_PWR_UnselectSUBGHZSPI_NSS+0x1c>)
 8004248:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800424c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8004250:	bf00      	nop
 8004252:	46bd      	mov	sp, r7
 8004254:	bc80      	pop	{r7}
 8004256:	4770      	bx	lr
 8004258:	58000400 	.word	0x58000400

0800425c <LL_PWR_SelectSUBGHZSPI_NSS>:
  * @brief  Set sub-GHz radio SPI NSS at logical level low.
  * @rmtoll SUBGHZSPICR  NSS           LL_PWR_SelectSUBGHZSPI_NSS
  * @retval None
  */
__STATIC_INLINE void LL_PWR_SelectSUBGHZSPI_NSS(void)
{
 800425c:	b480      	push	{r7}
 800425e:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 8004260:	4b05      	ldr	r3, [pc, #20]	@ (8004278 <LL_PWR_SelectSUBGHZSPI_NSS+0x1c>)
 8004262:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004266:	4a04      	ldr	r2, [pc, #16]	@ (8004278 <LL_PWR_SelectSUBGHZSPI_NSS+0x1c>)
 8004268:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800426c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8004270:	bf00      	nop
 8004272:	46bd      	mov	sp, r7
 8004274:	bc80      	pop	{r7}
 8004276:	4770      	bx	lr
 8004278:	58000400 	.word	0x58000400

0800427c <LL_PWR_ClearFlag_RFBUSY>:
  * @brief  Clear radio busy flag
  * @rmtoll SCR          CRFBUSYF      LL_PWR_ClearFlag_RFBUSY
  * @retval None
  */
__STATIC_INLINE void LL_PWR_ClearFlag_RFBUSY(void)
{
 800427c:	b480      	push	{r7}
 800427e:	af00      	add	r7, sp, #0
  WRITE_REG(PWR->SCR, PWR_SCR_CWRFBUSYF);
 8004280:	4b03      	ldr	r3, [pc, #12]	@ (8004290 <LL_PWR_ClearFlag_RFBUSY+0x14>)
 8004282:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004286:	619a      	str	r2, [r3, #24]
}
 8004288:	bf00      	nop
 800428a:	46bd      	mov	sp, r7
 800428c:	bc80      	pop	{r7}
 800428e:	4770      	bx	lr
 8004290:	58000400 	.word	0x58000400

08004294 <LL_PWR_IsActiveFlag_RFBUSYS>:
  *         @ref LL_PWR_IsActiveFlag_RFBUSY()
  * @rmtoll SR2          RFBUSYS       LL_PWR_IsActiveFlag_RFBUSYS
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_RFBUSYS(void)
{
 8004294:	b480      	push	{r7}
 8004296:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->SR2, PWR_SR2_RFBUSYS) == (PWR_SR2_RFBUSYS)) ? 1UL : 0UL);
 8004298:	4b06      	ldr	r3, [pc, #24]	@ (80042b4 <LL_PWR_IsActiveFlag_RFBUSYS+0x20>)
 800429a:	695b      	ldr	r3, [r3, #20]
 800429c:	f003 0302 	and.w	r3, r3, #2
 80042a0:	2b02      	cmp	r3, #2
 80042a2:	d101      	bne.n	80042a8 <LL_PWR_IsActiveFlag_RFBUSYS+0x14>
 80042a4:	2301      	movs	r3, #1
 80042a6:	e000      	b.n	80042aa <LL_PWR_IsActiveFlag_RFBUSYS+0x16>
 80042a8:	2300      	movs	r3, #0
}
 80042aa:	4618      	mov	r0, r3
 80042ac:	46bd      	mov	sp, r7
 80042ae:	bc80      	pop	{r7}
 80042b0:	4770      	bx	lr
 80042b2:	bf00      	nop
 80042b4:	58000400 	.word	0x58000400

080042b8 <LL_PWR_IsActiveFlag_RFBUSYMS>:
  *         @ref LL_PWR_IsActiveFlag_RFBUSY()
  * @rmtoll SR2          RFBUSYMS      LL_PWR_IsActiveFlag_RFBUSYMS
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_RFBUSYMS(void)
{
 80042b8:	b480      	push	{r7}
 80042ba:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->SR2, PWR_SR2_RFBUSYMS) == (PWR_SR2_RFBUSYMS)) ? 1UL : 0UL);
 80042bc:	4b06      	ldr	r3, [pc, #24]	@ (80042d8 <LL_PWR_IsActiveFlag_RFBUSYMS+0x20>)
 80042be:	695b      	ldr	r3, [r3, #20]
 80042c0:	f003 0304 	and.w	r3, r3, #4
 80042c4:	2b04      	cmp	r3, #4
 80042c6:	d101      	bne.n	80042cc <LL_PWR_IsActiveFlag_RFBUSYMS+0x14>
 80042c8:	2301      	movs	r3, #1
 80042ca:	e000      	b.n	80042ce <LL_PWR_IsActiveFlag_RFBUSYMS+0x16>
 80042cc:	2300      	movs	r3, #0
}
 80042ce:	4618      	mov	r0, r3
 80042d0:	46bd      	mov	sp, r7
 80042d2:	bc80      	pop	{r7}
 80042d4:	4770      	bx	lr
 80042d6:	bf00      	nop
 80042d8:	58000400 	.word	0x58000400

080042dc <LL_RCC_RF_DisableReset>:
{
 80042dc:	b480      	push	{r7}
 80042de:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_RFRST);
 80042e0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80042e4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80042e8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80042ec:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80042f0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 80042f4:	bf00      	nop
 80042f6:	46bd      	mov	sp, r7
 80042f8:	bc80      	pop	{r7}
 80042fa:	4770      	bx	lr

080042fc <LL_RCC_IsRFUnderReset>:
{
 80042fc:	b480      	push	{r7}
 80042fe:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_RFRSTF) == (RCC_CSR_RFRSTF)) ? 1UL : 0UL);
 8004300:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004304:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004308:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800430c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004310:	d101      	bne.n	8004316 <LL_RCC_IsRFUnderReset+0x1a>
 8004312:	2301      	movs	r3, #1
 8004314:	e000      	b.n	8004318 <LL_RCC_IsRFUnderReset+0x1c>
 8004316:	2300      	movs	r3, #0
}
 8004318:	4618      	mov	r0, r3
 800431a:	46bd      	mov	sp, r7
 800431c:	bc80      	pop	{r7}
 800431e:	4770      	bx	lr

08004320 <LL_EXTI_EnableIT_32_63>:
{
 8004320:	b480      	push	{r7}
 8004322:	b083      	sub	sp, #12
 8004324:	af00      	add	r7, sp, #0
 8004326:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 8004328:	4b06      	ldr	r3, [pc, #24]	@ (8004344 <LL_EXTI_EnableIT_32_63+0x24>)
 800432a:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 800432e:	4905      	ldr	r1, [pc, #20]	@ (8004344 <LL_EXTI_EnableIT_32_63+0x24>)
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	4313      	orrs	r3, r2
 8004334:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 8004338:	bf00      	nop
 800433a:	370c      	adds	r7, #12
 800433c:	46bd      	mov	sp, r7
 800433e:	bc80      	pop	{r7}
 8004340:	4770      	bx	lr
 8004342:	bf00      	nop
 8004344:	58000800 	.word	0x58000800

08004348 <HAL_SUBGHZ_Init>:
  *         set the state to HAL_SUBGHZ_STATE_RESET_RF_READY with __HAL_SUBGHZ_RESET_HANDLE_STATE_RF_READY
  *         to avoid the reset of Radio peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SUBGHZ_Init(SUBGHZ_HandleTypeDef *hsubghz)
{
 8004348:	b580      	push	{r7, lr}
 800434a:	b084      	sub	sp, #16
 800434c:	af00      	add	r7, sp, #0
 800434e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  __IO uint32_t count;
  HAL_SUBGHZ_StateTypeDef subghz_state;

  /* Check the hsubghz handle allocation */
  if (hsubghz == NULL)
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	2b00      	cmp	r3, #0
 8004354:	d103      	bne.n	800435e <HAL_SUBGHZ_Init+0x16>
  {
    status = HAL_ERROR;
 8004356:	2301      	movs	r3, #1
 8004358:	73fb      	strb	r3, [r7, #15]
    return status;
 800435a:	7bfb      	ldrb	r3, [r7, #15]
 800435c:	e052      	b.n	8004404 <HAL_SUBGHZ_Init+0xbc>
  }
  else
  {
    status = HAL_OK;
 800435e:	2300      	movs	r3, #0
 8004360:	73fb      	strb	r3, [r7, #15]
  }

  assert_param(IS_SUBGHZSPI_BAUDRATE_PRESCALER(hsubghz->Init.BaudratePrescaler));

  subghz_state = hsubghz->State;
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	799b      	ldrb	r3, [r3, #6]
 8004366:	73bb      	strb	r3, [r7, #14]
  if ((subghz_state == HAL_SUBGHZ_STATE_RESET) ||
 8004368:	7bbb      	ldrb	r3, [r7, #14]
 800436a:	2b00      	cmp	r3, #0
 800436c:	d002      	beq.n	8004374 <HAL_SUBGHZ_Init+0x2c>
 800436e:	7bbb      	ldrb	r3, [r7, #14]
 8004370:	2b03      	cmp	r3, #3
 8004372:	d109      	bne.n	8004388 <HAL_SUBGHZ_Init+0x40>
      (subghz_state == HAL_SUBGHZ_STATE_RESET_RF_READY))
  {
    /* Allocate lock resource and initialize it */
    hsubghz->Lock = HAL_UNLOCKED;
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	2200      	movs	r2, #0
 8004378:	715a      	strb	r2, [r3, #5]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hsubghz->MspInitCallback(hsubghz);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SUBGHZ_MspInit(hsubghz);
 800437a:	6878      	ldr	r0, [r7, #4]
 800437c:	f7fc fbb4 	bl	8000ae8 <HAL_SUBGHZ_MspInit>
#if defined(CORE_CM0PLUS)
    /* Enable EXTI 44 : Radio IRQ ITs for CPU2 */
    LL_C2_EXTI_EnableIT_32_63(LL_EXTI_LINE_44);
#else
    /* Enable EXTI 44 : Radio IRQ ITs for CPU1 */
    LL_EXTI_EnableIT_32_63(LL_EXTI_LINE_44);
 8004380:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8004384:	f7ff ffcc 	bl	8004320 <LL_EXTI_EnableIT_32_63>
#endif /* CORE_CM0PLUS */
  }

  if (subghz_state == HAL_SUBGHZ_STATE_RESET)
 8004388:	7bbb      	ldrb	r3, [r7, #14]
 800438a:	2b00      	cmp	r3, #0
 800438c:	d126      	bne.n	80043dc <HAL_SUBGHZ_Init+0x94>
  {
    /* Reinitialize Radio peripheral only if SUBGHZ is in full RESET state */
    hsubghz->State = HAL_SUBGHZ_STATE_BUSY;
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	2202      	movs	r2, #2
 8004392:	719a      	strb	r2, [r3, #6]

    /* De-asserts the reset signal of the Radio peripheral */
    LL_RCC_RF_DisableReset();
 8004394:	f7ff ffa2 	bl	80042dc <LL_RCC_RF_DisableReset>

    /* Verify that Radio in reset status flag is set */
    count  = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8004398:	4b1c      	ldr	r3, [pc, #112]	@ (800440c <HAL_SUBGHZ_Init+0xc4>)
 800439a:	681a      	ldr	r2, [r3, #0]
 800439c:	4613      	mov	r3, r2
 800439e:	00db      	lsls	r3, r3, #3
 80043a0:	1a9b      	subs	r3, r3, r2
 80043a2:	009b      	lsls	r3, r3, #2
 80043a4:	0cdb      	lsrs	r3, r3, #19
 80043a6:	2264      	movs	r2, #100	@ 0x64
 80043a8:	fb02 f303 	mul.w	r3, r2, r3
 80043ac:	60bb      	str	r3, [r7, #8]

    do
    {
      if (count == 0U)
 80043ae:	68bb      	ldr	r3, [r7, #8]
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	d105      	bne.n	80043c0 <HAL_SUBGHZ_Init+0x78>
      {
        status  = HAL_ERROR;
 80043b4:	2301      	movs	r3, #1
 80043b6:	73fb      	strb	r3, [r7, #15]
        hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	2201      	movs	r2, #1
 80043bc:	609a      	str	r2, [r3, #8]
        break;
 80043be:	e007      	b.n	80043d0 <HAL_SUBGHZ_Init+0x88>
      }
      count--;
 80043c0:	68bb      	ldr	r3, [r7, #8]
 80043c2:	3b01      	subs	r3, #1
 80043c4:	60bb      	str	r3, [r7, #8]
    } while (LL_RCC_IsRFUnderReset() != 0UL);
 80043c6:	f7ff ff99 	bl	80042fc <LL_RCC_IsRFUnderReset>
 80043ca:	4603      	mov	r3, r0
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d1ee      	bne.n	80043ae <HAL_SUBGHZ_Init+0x66>

    /* Asserts the reset signal of the Radio peripheral */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 80043d0:	f7ff ff34 	bl	800423c <LL_PWR_UnselectSUBGHZSPI_NSS>
#if defined(CORE_CM0PLUS)
    /* Enable wakeup signal of the Radio peripheral */
    LL_C2_PWR_SetRadioBusyTrigger(LL_PWR_RADIO_BUSY_TRIGGER_WU_IT);
#else
    /* Enable wakeup signal of the Radio peripheral */
    LL_PWR_SetRadioBusyTrigger(LL_PWR_RADIO_BUSY_TRIGGER_WU_IT);
 80043d4:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 80043d8:	f7ff ff1c 	bl	8004214 <LL_PWR_SetRadioBusyTrigger>
#endif /* CORE_CM0PLUS */
  }

  /* Clear Pending Flag */
  LL_PWR_ClearFlag_RFBUSY();
 80043dc:	f7ff ff4e 	bl	800427c <LL_PWR_ClearFlag_RFBUSY>

  if (status == HAL_OK)
 80043e0:	7bfb      	ldrb	r3, [r7, #15]
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d10a      	bne.n	80043fc <HAL_SUBGHZ_Init+0xb4>
  {
    /* Initialize SUBGHZSPI Peripheral */
    SUBGHZSPI_Init(hsubghz->Init.BaudratePrescaler);
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	4618      	mov	r0, r3
 80043ec:	f000 fabc 	bl	8004968 <SUBGHZSPI_Init>

    hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_ENABLE;
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	2201      	movs	r2, #1
 80043f4:	711a      	strb	r2, [r3, #4]
    hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_NONE;
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	2200      	movs	r2, #0
 80043fa:	609a      	str	r2, [r3, #8]
  }

  hsubghz->State = HAL_SUBGHZ_STATE_READY;
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	2201      	movs	r2, #1
 8004400:	719a      	strb	r2, [r3, #6]

  return status;
 8004402:	7bfb      	ldrb	r3, [r7, #15]
}
 8004404:	4618      	mov	r0, r3
 8004406:	3710      	adds	r7, #16
 8004408:	46bd      	mov	sp, r7
 800440a:	bd80      	pop	{r7, pc}
 800440c:	20000000 	.word	0x20000000

08004410 <HAL_SUBGHZ_WriteRegisters>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_WriteRegisters(SUBGHZ_HandleTypeDef *hsubghz,
                                            uint16_t Address,
                                            uint8_t *pBuffer,
                                            uint16_t Size)
{
 8004410:	b580      	push	{r7, lr}
 8004412:	b086      	sub	sp, #24
 8004414:	af00      	add	r7, sp, #0
 8004416:	60f8      	str	r0, [r7, #12]
 8004418:	607a      	str	r2, [r7, #4]
 800441a:	461a      	mov	r2, r3
 800441c:	460b      	mov	r3, r1
 800441e:	817b      	strh	r3, [r7, #10]
 8004420:	4613      	mov	r3, r2
 8004422:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	799b      	ldrb	r3, [r3, #6]
 8004428:	b2db      	uxtb	r3, r3
 800442a:	2b01      	cmp	r3, #1
 800442c:	d14a      	bne.n	80044c4 <HAL_SUBGHZ_WriteRegisters+0xb4>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	795b      	ldrb	r3, [r3, #5]
 8004432:	2b01      	cmp	r3, #1
 8004434:	d101      	bne.n	800443a <HAL_SUBGHZ_WriteRegisters+0x2a>
 8004436:	2302      	movs	r3, #2
 8004438:	e045      	b.n	80044c6 <HAL_SUBGHZ_WriteRegisters+0xb6>
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	2201      	movs	r2, #1
 800443e:	715a      	strb	r2, [r3, #5]

    hsubghz->State = HAL_SUBGHZ_STATE_BUSY;
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	2202      	movs	r2, #2
 8004444:	719a      	strb	r2, [r3, #6]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8004446:	68f8      	ldr	r0, [r7, #12]
 8004448:	f000 fb5c 	bl	8004b04 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 800444c:	f7ff ff06 	bl	800425c <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_WRITE_REGISTER);
 8004450:	210d      	movs	r1, #13
 8004452:	68f8      	ldr	r0, [r7, #12]
 8004454:	f000 faa8 	bl	80049a8 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)((Address & 0xFF00U) >> 8U));
 8004458:	897b      	ldrh	r3, [r7, #10]
 800445a:	0a1b      	lsrs	r3, r3, #8
 800445c:	b29b      	uxth	r3, r3
 800445e:	b2db      	uxtb	r3, r3
 8004460:	4619      	mov	r1, r3
 8004462:	68f8      	ldr	r0, [r7, #12]
 8004464:	f000 faa0 	bl	80049a8 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)(Address & 0x00FFU));
 8004468:	897b      	ldrh	r3, [r7, #10]
 800446a:	b2db      	uxtb	r3, r3
 800446c:	4619      	mov	r1, r3
 800446e:	68f8      	ldr	r0, [r7, #12]
 8004470:	f000 fa9a 	bl	80049a8 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8004474:	2300      	movs	r3, #0
 8004476:	82bb      	strh	r3, [r7, #20]
 8004478:	e00a      	b.n	8004490 <HAL_SUBGHZ_WriteRegisters+0x80>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 800447a:	8abb      	ldrh	r3, [r7, #20]
 800447c:	687a      	ldr	r2, [r7, #4]
 800447e:	4413      	add	r3, r2
 8004480:	781b      	ldrb	r3, [r3, #0]
 8004482:	4619      	mov	r1, r3
 8004484:	68f8      	ldr	r0, [r7, #12]
 8004486:	f000 fa8f 	bl	80049a8 <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 800448a:	8abb      	ldrh	r3, [r7, #20]
 800448c:	3301      	adds	r3, #1
 800448e:	82bb      	strh	r3, [r7, #20]
 8004490:	8aba      	ldrh	r2, [r7, #20]
 8004492:	893b      	ldrh	r3, [r7, #8]
 8004494:	429a      	cmp	r2, r3
 8004496:	d3f0      	bcc.n	800447a <HAL_SUBGHZ_WriteRegisters+0x6a>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8004498:	f7ff fed0 	bl	800423c <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 800449c:	68f8      	ldr	r0, [r7, #12]
 800449e:	f000 fb55 	bl	8004b4c <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	689b      	ldr	r3, [r3, #8]
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	d002      	beq.n	80044b0 <HAL_SUBGHZ_WriteRegisters+0xa0>
    {
      status = HAL_ERROR;
 80044aa:	2301      	movs	r3, #1
 80044ac:	75fb      	strb	r3, [r7, #23]
 80044ae:	e001      	b.n	80044b4 <HAL_SUBGHZ_WriteRegisters+0xa4>
    }
    else
    {
      status = HAL_OK;
 80044b0:	2300      	movs	r3, #0
 80044b2:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	2201      	movs	r2, #1
 80044b8:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	2200      	movs	r2, #0
 80044be:	715a      	strb	r2, [r3, #5]

    return status;
 80044c0:	7dfb      	ldrb	r3, [r7, #23]
 80044c2:	e000      	b.n	80044c6 <HAL_SUBGHZ_WriteRegisters+0xb6>
  }
  else
  {
    return HAL_BUSY;
 80044c4:	2302      	movs	r3, #2
  }
}
 80044c6:	4618      	mov	r0, r3
 80044c8:	3718      	adds	r7, #24
 80044ca:	46bd      	mov	sp, r7
 80044cc:	bd80      	pop	{r7, pc}

080044ce <HAL_SUBGHZ_ReadRegisters>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ReadRegisters(SUBGHZ_HandleTypeDef *hsubghz,
                                           uint16_t Address,
                                           uint8_t *pBuffer,
                                           uint16_t Size)
{
 80044ce:	b580      	push	{r7, lr}
 80044d0:	b088      	sub	sp, #32
 80044d2:	af00      	add	r7, sp, #0
 80044d4:	60f8      	str	r0, [r7, #12]
 80044d6:	607a      	str	r2, [r7, #4]
 80044d8:	461a      	mov	r2, r3
 80044da:	460b      	mov	r3, r1
 80044dc:	817b      	strh	r3, [r7, #10]
 80044de:	4613      	mov	r3, r2
 80044e0:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;
  uint8_t *pData = pBuffer;
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	61bb      	str	r3, [r7, #24]

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	799b      	ldrb	r3, [r3, #6]
 80044ea:	b2db      	uxtb	r3, r3
 80044ec:	2b01      	cmp	r3, #1
 80044ee:	d14a      	bne.n	8004586 <HAL_SUBGHZ_ReadRegisters+0xb8>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	795b      	ldrb	r3, [r3, #5]
 80044f4:	2b01      	cmp	r3, #1
 80044f6:	d101      	bne.n	80044fc <HAL_SUBGHZ_ReadRegisters+0x2e>
 80044f8:	2302      	movs	r3, #2
 80044fa:	e045      	b.n	8004588 <HAL_SUBGHZ_ReadRegisters+0xba>
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	2201      	movs	r2, #1
 8004500:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8004502:	68f8      	ldr	r0, [r7, #12]
 8004504:	f000 fafe 	bl	8004b04 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8004508:	f7ff fea8 	bl	800425c <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_READ_REGISTER);
 800450c:	211d      	movs	r1, #29
 800450e:	68f8      	ldr	r0, [r7, #12]
 8004510:	f000 fa4a 	bl	80049a8 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)((Address & 0xFF00U) >> 8U));
 8004514:	897b      	ldrh	r3, [r7, #10]
 8004516:	0a1b      	lsrs	r3, r3, #8
 8004518:	b29b      	uxth	r3, r3
 800451a:	b2db      	uxtb	r3, r3
 800451c:	4619      	mov	r1, r3
 800451e:	68f8      	ldr	r0, [r7, #12]
 8004520:	f000 fa42 	bl	80049a8 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)(Address & 0x00FFU));
 8004524:	897b      	ldrh	r3, [r7, #10]
 8004526:	b2db      	uxtb	r3, r3
 8004528:	4619      	mov	r1, r3
 800452a:	68f8      	ldr	r0, [r7, #12]
 800452c:	f000 fa3c 	bl	80049a8 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, 0U);
 8004530:	2100      	movs	r1, #0
 8004532:	68f8      	ldr	r0, [r7, #12]
 8004534:	f000 fa38 	bl	80049a8 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8004538:	2300      	movs	r3, #0
 800453a:	82fb      	strh	r3, [r7, #22]
 800453c:	e009      	b.n	8004552 <HAL_SUBGHZ_ReadRegisters+0x84>
    {
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 800453e:	69b9      	ldr	r1, [r7, #24]
 8004540:	68f8      	ldr	r0, [r7, #12]
 8004542:	f000 fa87 	bl	8004a54 <SUBGHZSPI_Receive>
      pData++;
 8004546:	69bb      	ldr	r3, [r7, #24]
 8004548:	3301      	adds	r3, #1
 800454a:	61bb      	str	r3, [r7, #24]
    for (uint16_t i = 0U; i < Size; i++)
 800454c:	8afb      	ldrh	r3, [r7, #22]
 800454e:	3301      	adds	r3, #1
 8004550:	82fb      	strh	r3, [r7, #22]
 8004552:	8afa      	ldrh	r2, [r7, #22]
 8004554:	893b      	ldrh	r3, [r7, #8]
 8004556:	429a      	cmp	r2, r3
 8004558:	d3f1      	bcc.n	800453e <HAL_SUBGHZ_ReadRegisters+0x70>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 800455a:	f7ff fe6f 	bl	800423c <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 800455e:	68f8      	ldr	r0, [r7, #12]
 8004560:	f000 faf4 	bl	8004b4c <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	689b      	ldr	r3, [r3, #8]
 8004568:	2b00      	cmp	r3, #0
 800456a:	d002      	beq.n	8004572 <HAL_SUBGHZ_ReadRegisters+0xa4>
    {
      status = HAL_ERROR;
 800456c:	2301      	movs	r3, #1
 800456e:	77fb      	strb	r3, [r7, #31]
 8004570:	e001      	b.n	8004576 <HAL_SUBGHZ_ReadRegisters+0xa8>
    }
    else
    {
      status = HAL_OK;
 8004572:	2300      	movs	r3, #0
 8004574:	77fb      	strb	r3, [r7, #31]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	2201      	movs	r2, #1
 800457a:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	2200      	movs	r2, #0
 8004580:	715a      	strb	r2, [r3, #5]

    return status;
 8004582:	7ffb      	ldrb	r3, [r7, #31]
 8004584:	e000      	b.n	8004588 <HAL_SUBGHZ_ReadRegisters+0xba>
  }
  else
  {
    return HAL_BUSY;
 8004586:	2302      	movs	r3, #2
  }
}
 8004588:	4618      	mov	r0, r3
 800458a:	3720      	adds	r7, #32
 800458c:	46bd      	mov	sp, r7
 800458e:	bd80      	pop	{r7, pc}

08004590 <HAL_SUBGHZ_ExecSetCmd>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ExecSetCmd(SUBGHZ_HandleTypeDef *hsubghz,
                                        SUBGHZ_RadioSetCmd_t Command,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 8004590:	b580      	push	{r7, lr}
 8004592:	b086      	sub	sp, #24
 8004594:	af00      	add	r7, sp, #0
 8004596:	60f8      	str	r0, [r7, #12]
 8004598:	607a      	str	r2, [r7, #4]
 800459a:	461a      	mov	r2, r3
 800459c:	460b      	mov	r3, r1
 800459e:	72fb      	strb	r3, [r7, #11]
 80045a0:	4613      	mov	r3, r2
 80045a2:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  /* LORA Modulation not available on STM32WLx4xx devices */
  assert_param(IS_SUBGHZ_MODULATION_SUPPORTED(Command, pBuffer[0U]));

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	799b      	ldrb	r3, [r3, #6]
 80045a8:	b2db      	uxtb	r3, r3
 80045aa:	2b01      	cmp	r3, #1
 80045ac:	d14a      	bne.n	8004644 <HAL_SUBGHZ_ExecSetCmd+0xb4>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	795b      	ldrb	r3, [r3, #5]
 80045b2:	2b01      	cmp	r3, #1
 80045b4:	d101      	bne.n	80045ba <HAL_SUBGHZ_ExecSetCmd+0x2a>
 80045b6:	2302      	movs	r3, #2
 80045b8:	e045      	b.n	8004646 <HAL_SUBGHZ_ExecSetCmd+0xb6>
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	2201      	movs	r2, #1
 80045be:	715a      	strb	r2, [r3, #5]

    /* Need to wakeup Radio if already in Sleep at startup */
    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 80045c0:	68f8      	ldr	r0, [r7, #12]
 80045c2:	f000 fa9f 	bl	8004b04 <SUBGHZ_CheckDeviceReady>

    if ((Command == RADIO_SET_SLEEP) || (Command == RADIO_SET_RXDUTYCYCLE))
 80045c6:	7afb      	ldrb	r3, [r7, #11]
 80045c8:	2b84      	cmp	r3, #132	@ 0x84
 80045ca:	d002      	beq.n	80045d2 <HAL_SUBGHZ_ExecSetCmd+0x42>
 80045cc:	7afb      	ldrb	r3, [r7, #11]
 80045ce:	2b94      	cmp	r3, #148	@ 0x94
 80045d0:	d103      	bne.n	80045da <HAL_SUBGHZ_ExecSetCmd+0x4a>
    {
      hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_ENABLE;
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	2201      	movs	r2, #1
 80045d6:	711a      	strb	r2, [r3, #4]
 80045d8:	e002      	b.n	80045e0 <HAL_SUBGHZ_ExecSetCmd+0x50>
    }
    else
    {
      hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_DISABLE;
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	2200      	movs	r2, #0
 80045de:	711a      	strb	r2, [r3, #4]
    }

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 80045e0:	f7ff fe3c 	bl	800425c <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)Command);
 80045e4:	7afb      	ldrb	r3, [r7, #11]
 80045e6:	4619      	mov	r1, r3
 80045e8:	68f8      	ldr	r0, [r7, #12]
 80045ea:	f000 f9dd 	bl	80049a8 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 80045ee:	2300      	movs	r3, #0
 80045f0:	82bb      	strh	r3, [r7, #20]
 80045f2:	e00a      	b.n	800460a <HAL_SUBGHZ_ExecSetCmd+0x7a>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 80045f4:	8abb      	ldrh	r3, [r7, #20]
 80045f6:	687a      	ldr	r2, [r7, #4]
 80045f8:	4413      	add	r3, r2
 80045fa:	781b      	ldrb	r3, [r3, #0]
 80045fc:	4619      	mov	r1, r3
 80045fe:	68f8      	ldr	r0, [r7, #12]
 8004600:	f000 f9d2 	bl	80049a8 <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8004604:	8abb      	ldrh	r3, [r7, #20]
 8004606:	3301      	adds	r3, #1
 8004608:	82bb      	strh	r3, [r7, #20]
 800460a:	8aba      	ldrh	r2, [r7, #20]
 800460c:	893b      	ldrh	r3, [r7, #8]
 800460e:	429a      	cmp	r2, r3
 8004610:	d3f0      	bcc.n	80045f4 <HAL_SUBGHZ_ExecSetCmd+0x64>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8004612:	f7ff fe13 	bl	800423c <LL_PWR_UnselectSUBGHZSPI_NSS>

    if (Command != RADIO_SET_SLEEP)
 8004616:	7afb      	ldrb	r3, [r7, #11]
 8004618:	2b84      	cmp	r3, #132	@ 0x84
 800461a:	d002      	beq.n	8004622 <HAL_SUBGHZ_ExecSetCmd+0x92>
    {
      (void)SUBGHZ_WaitOnBusy(hsubghz);
 800461c:	68f8      	ldr	r0, [r7, #12]
 800461e:	f000 fa95 	bl	8004b4c <SUBGHZ_WaitOnBusy>
    }

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	689b      	ldr	r3, [r3, #8]
 8004626:	2b00      	cmp	r3, #0
 8004628:	d002      	beq.n	8004630 <HAL_SUBGHZ_ExecSetCmd+0xa0>
    {
      status = HAL_ERROR;
 800462a:	2301      	movs	r3, #1
 800462c:	75fb      	strb	r3, [r7, #23]
 800462e:	e001      	b.n	8004634 <HAL_SUBGHZ_ExecSetCmd+0xa4>
    }
    else
    {
      status = HAL_OK;
 8004630:	2300      	movs	r3, #0
 8004632:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	2201      	movs	r2, #1
 8004638:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	2200      	movs	r2, #0
 800463e:	715a      	strb	r2, [r3, #5]

    return status;
 8004640:	7dfb      	ldrb	r3, [r7, #23]
 8004642:	e000      	b.n	8004646 <HAL_SUBGHZ_ExecSetCmd+0xb6>
  }
  else
  {
    return HAL_BUSY;
 8004644:	2302      	movs	r3, #2
  }
}
 8004646:	4618      	mov	r0, r3
 8004648:	3718      	adds	r7, #24
 800464a:	46bd      	mov	sp, r7
 800464c:	bd80      	pop	{r7, pc}

0800464e <HAL_SUBGHZ_ExecGetCmd>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ExecGetCmd(SUBGHZ_HandleTypeDef *hsubghz,
                                        SUBGHZ_RadioGetCmd_t Command,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 800464e:	b580      	push	{r7, lr}
 8004650:	b088      	sub	sp, #32
 8004652:	af00      	add	r7, sp, #0
 8004654:	60f8      	str	r0, [r7, #12]
 8004656:	607a      	str	r2, [r7, #4]
 8004658:	461a      	mov	r2, r3
 800465a:	460b      	mov	r3, r1
 800465c:	72fb      	strb	r3, [r7, #11]
 800465e:	4613      	mov	r3, r2
 8004660:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;
  uint8_t *pData = pBuffer;
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	61bb      	str	r3, [r7, #24]

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	799b      	ldrb	r3, [r3, #6]
 800466a:	b2db      	uxtb	r3, r3
 800466c:	2b01      	cmp	r3, #1
 800466e:	d13d      	bne.n	80046ec <HAL_SUBGHZ_ExecGetCmd+0x9e>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	795b      	ldrb	r3, [r3, #5]
 8004674:	2b01      	cmp	r3, #1
 8004676:	d101      	bne.n	800467c <HAL_SUBGHZ_ExecGetCmd+0x2e>
 8004678:	2302      	movs	r3, #2
 800467a:	e038      	b.n	80046ee <HAL_SUBGHZ_ExecGetCmd+0xa0>
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	2201      	movs	r2, #1
 8004680:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8004682:	68f8      	ldr	r0, [r7, #12]
 8004684:	f000 fa3e 	bl	8004b04 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8004688:	f7ff fde8 	bl	800425c <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)Command);
 800468c:	7afb      	ldrb	r3, [r7, #11]
 800468e:	4619      	mov	r1, r3
 8004690:	68f8      	ldr	r0, [r7, #12]
 8004692:	f000 f989 	bl	80049a8 <SUBGHZSPI_Transmit>

    /* Use to flush the Status (First byte) receive from SUBGHZ as not use */
    (void)SUBGHZSPI_Transmit(hsubghz, 0x00U);
 8004696:	2100      	movs	r1, #0
 8004698:	68f8      	ldr	r0, [r7, #12]
 800469a:	f000 f985 	bl	80049a8 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 800469e:	2300      	movs	r3, #0
 80046a0:	82fb      	strh	r3, [r7, #22]
 80046a2:	e009      	b.n	80046b8 <HAL_SUBGHZ_ExecGetCmd+0x6a>
    {
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 80046a4:	69b9      	ldr	r1, [r7, #24]
 80046a6:	68f8      	ldr	r0, [r7, #12]
 80046a8:	f000 f9d4 	bl	8004a54 <SUBGHZSPI_Receive>
      pData++;
 80046ac:	69bb      	ldr	r3, [r7, #24]
 80046ae:	3301      	adds	r3, #1
 80046b0:	61bb      	str	r3, [r7, #24]
    for (uint16_t i = 0U; i < Size; i++)
 80046b2:	8afb      	ldrh	r3, [r7, #22]
 80046b4:	3301      	adds	r3, #1
 80046b6:	82fb      	strh	r3, [r7, #22]
 80046b8:	8afa      	ldrh	r2, [r7, #22]
 80046ba:	893b      	ldrh	r3, [r7, #8]
 80046bc:	429a      	cmp	r2, r3
 80046be:	d3f1      	bcc.n	80046a4 <HAL_SUBGHZ_ExecGetCmd+0x56>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 80046c0:	f7ff fdbc 	bl	800423c <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 80046c4:	68f8      	ldr	r0, [r7, #12]
 80046c6:	f000 fa41 	bl	8004b4c <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	689b      	ldr	r3, [r3, #8]
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d002      	beq.n	80046d8 <HAL_SUBGHZ_ExecGetCmd+0x8a>
    {
      status = HAL_ERROR;
 80046d2:	2301      	movs	r3, #1
 80046d4:	77fb      	strb	r3, [r7, #31]
 80046d6:	e001      	b.n	80046dc <HAL_SUBGHZ_ExecGetCmd+0x8e>
    }
    else
    {
      status = HAL_OK;
 80046d8:	2300      	movs	r3, #0
 80046da:	77fb      	strb	r3, [r7, #31]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	2201      	movs	r2, #1
 80046e0:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	2200      	movs	r2, #0
 80046e6:	715a      	strb	r2, [r3, #5]

    return status;
 80046e8:	7ffb      	ldrb	r3, [r7, #31]
 80046ea:	e000      	b.n	80046ee <HAL_SUBGHZ_ExecGetCmd+0xa0>
  }
  else
  {
    return HAL_BUSY;
 80046ec:	2302      	movs	r3, #2
  }
}
 80046ee:	4618      	mov	r0, r3
 80046f0:	3720      	adds	r7, #32
 80046f2:	46bd      	mov	sp, r7
 80046f4:	bd80      	pop	{r7, pc}

080046f6 <HAL_SUBGHZ_WriteBuffer>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_WriteBuffer(SUBGHZ_HandleTypeDef *hsubghz,
                                         uint8_t Offset,
                                         uint8_t *pBuffer,
                                         uint16_t Size)
{
 80046f6:	b580      	push	{r7, lr}
 80046f8:	b086      	sub	sp, #24
 80046fa:	af00      	add	r7, sp, #0
 80046fc:	60f8      	str	r0, [r7, #12]
 80046fe:	607a      	str	r2, [r7, #4]
 8004700:	461a      	mov	r2, r3
 8004702:	460b      	mov	r3, r1
 8004704:	72fb      	strb	r3, [r7, #11]
 8004706:	4613      	mov	r3, r2
 8004708:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	799b      	ldrb	r3, [r3, #6]
 800470e:	b2db      	uxtb	r3, r3
 8004710:	2b01      	cmp	r3, #1
 8004712:	d13e      	bne.n	8004792 <HAL_SUBGHZ_WriteBuffer+0x9c>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	795b      	ldrb	r3, [r3, #5]
 8004718:	2b01      	cmp	r3, #1
 800471a:	d101      	bne.n	8004720 <HAL_SUBGHZ_WriteBuffer+0x2a>
 800471c:	2302      	movs	r3, #2
 800471e:	e039      	b.n	8004794 <HAL_SUBGHZ_WriteBuffer+0x9e>
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	2201      	movs	r2, #1
 8004724:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8004726:	68f8      	ldr	r0, [r7, #12]
 8004728:	f000 f9ec 	bl	8004b04 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 800472c:	f7ff fd96 	bl	800425c <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_WRITE_BUFFER);
 8004730:	210e      	movs	r1, #14
 8004732:	68f8      	ldr	r0, [r7, #12]
 8004734:	f000 f938 	bl	80049a8 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, Offset);
 8004738:	7afb      	ldrb	r3, [r7, #11]
 800473a:	4619      	mov	r1, r3
 800473c:	68f8      	ldr	r0, [r7, #12]
 800473e:	f000 f933 	bl	80049a8 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8004742:	2300      	movs	r3, #0
 8004744:	82bb      	strh	r3, [r7, #20]
 8004746:	e00a      	b.n	800475e <HAL_SUBGHZ_WriteBuffer+0x68>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 8004748:	8abb      	ldrh	r3, [r7, #20]
 800474a:	687a      	ldr	r2, [r7, #4]
 800474c:	4413      	add	r3, r2
 800474e:	781b      	ldrb	r3, [r3, #0]
 8004750:	4619      	mov	r1, r3
 8004752:	68f8      	ldr	r0, [r7, #12]
 8004754:	f000 f928 	bl	80049a8 <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8004758:	8abb      	ldrh	r3, [r7, #20]
 800475a:	3301      	adds	r3, #1
 800475c:	82bb      	strh	r3, [r7, #20]
 800475e:	8aba      	ldrh	r2, [r7, #20]
 8004760:	893b      	ldrh	r3, [r7, #8]
 8004762:	429a      	cmp	r2, r3
 8004764:	d3f0      	bcc.n	8004748 <HAL_SUBGHZ_WriteBuffer+0x52>
    }
    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8004766:	f7ff fd69 	bl	800423c <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 800476a:	68f8      	ldr	r0, [r7, #12]
 800476c:	f000 f9ee 	bl	8004b4c <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	689b      	ldr	r3, [r3, #8]
 8004774:	2b00      	cmp	r3, #0
 8004776:	d002      	beq.n	800477e <HAL_SUBGHZ_WriteBuffer+0x88>
    {
      status = HAL_ERROR;
 8004778:	2301      	movs	r3, #1
 800477a:	75fb      	strb	r3, [r7, #23]
 800477c:	e001      	b.n	8004782 <HAL_SUBGHZ_WriteBuffer+0x8c>
    }
    else
    {
      status = HAL_OK;
 800477e:	2300      	movs	r3, #0
 8004780:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	2201      	movs	r2, #1
 8004786:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	2200      	movs	r2, #0
 800478c:	715a      	strb	r2, [r3, #5]

    return status;
 800478e:	7dfb      	ldrb	r3, [r7, #23]
 8004790:	e000      	b.n	8004794 <HAL_SUBGHZ_WriteBuffer+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8004792:	2302      	movs	r3, #2
  }
}
 8004794:	4618      	mov	r0, r3
 8004796:	3718      	adds	r7, #24
 8004798:	46bd      	mov	sp, r7
 800479a:	bd80      	pop	{r7, pc}

0800479c <HAL_SUBGHZ_ReadBuffer>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ReadBuffer(SUBGHZ_HandleTypeDef *hsubghz,
                                        uint8_t Offset,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 800479c:	b580      	push	{r7, lr}
 800479e:	b088      	sub	sp, #32
 80047a0:	af00      	add	r7, sp, #0
 80047a2:	60f8      	str	r0, [r7, #12]
 80047a4:	607a      	str	r2, [r7, #4]
 80047a6:	461a      	mov	r2, r3
 80047a8:	460b      	mov	r3, r1
 80047aa:	72fb      	strb	r3, [r7, #11]
 80047ac:	4613      	mov	r3, r2
 80047ae:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;
  uint8_t *pData = pBuffer;
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	61bb      	str	r3, [r7, #24]

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	799b      	ldrb	r3, [r3, #6]
 80047b8:	b2db      	uxtb	r3, r3
 80047ba:	2b01      	cmp	r3, #1
 80047bc:	d141      	bne.n	8004842 <HAL_SUBGHZ_ReadBuffer+0xa6>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	795b      	ldrb	r3, [r3, #5]
 80047c2:	2b01      	cmp	r3, #1
 80047c4:	d101      	bne.n	80047ca <HAL_SUBGHZ_ReadBuffer+0x2e>
 80047c6:	2302      	movs	r3, #2
 80047c8:	e03c      	b.n	8004844 <HAL_SUBGHZ_ReadBuffer+0xa8>
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	2201      	movs	r2, #1
 80047ce:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 80047d0:	68f8      	ldr	r0, [r7, #12]
 80047d2:	f000 f997 	bl	8004b04 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 80047d6:	f7ff fd41 	bl	800425c <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_READ_BUFFER);
 80047da:	211e      	movs	r1, #30
 80047dc:	68f8      	ldr	r0, [r7, #12]
 80047de:	f000 f8e3 	bl	80049a8 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, Offset);
 80047e2:	7afb      	ldrb	r3, [r7, #11]
 80047e4:	4619      	mov	r1, r3
 80047e6:	68f8      	ldr	r0, [r7, #12]
 80047e8:	f000 f8de 	bl	80049a8 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, 0x00U);
 80047ec:	2100      	movs	r1, #0
 80047ee:	68f8      	ldr	r0, [r7, #12]
 80047f0:	f000 f8da 	bl	80049a8 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 80047f4:	2300      	movs	r3, #0
 80047f6:	82fb      	strh	r3, [r7, #22]
 80047f8:	e009      	b.n	800480e <HAL_SUBGHZ_ReadBuffer+0x72>
    {
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 80047fa:	69b9      	ldr	r1, [r7, #24]
 80047fc:	68f8      	ldr	r0, [r7, #12]
 80047fe:	f000 f929 	bl	8004a54 <SUBGHZSPI_Receive>
      pData++;
 8004802:	69bb      	ldr	r3, [r7, #24]
 8004804:	3301      	adds	r3, #1
 8004806:	61bb      	str	r3, [r7, #24]
    for (uint16_t i = 0U; i < Size; i++)
 8004808:	8afb      	ldrh	r3, [r7, #22]
 800480a:	3301      	adds	r3, #1
 800480c:	82fb      	strh	r3, [r7, #22]
 800480e:	8afa      	ldrh	r2, [r7, #22]
 8004810:	893b      	ldrh	r3, [r7, #8]
 8004812:	429a      	cmp	r2, r3
 8004814:	d3f1      	bcc.n	80047fa <HAL_SUBGHZ_ReadBuffer+0x5e>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8004816:	f7ff fd11 	bl	800423c <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 800481a:	68f8      	ldr	r0, [r7, #12]
 800481c:	f000 f996 	bl	8004b4c <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	689b      	ldr	r3, [r3, #8]
 8004824:	2b00      	cmp	r3, #0
 8004826:	d002      	beq.n	800482e <HAL_SUBGHZ_ReadBuffer+0x92>
    {
      status = HAL_ERROR;
 8004828:	2301      	movs	r3, #1
 800482a:	77fb      	strb	r3, [r7, #31]
 800482c:	e001      	b.n	8004832 <HAL_SUBGHZ_ReadBuffer+0x96>
    }
    else
    {
      status = HAL_OK;
 800482e:	2300      	movs	r3, #0
 8004830:	77fb      	strb	r3, [r7, #31]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	2201      	movs	r2, #1
 8004836:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	2200      	movs	r2, #0
 800483c:	715a      	strb	r2, [r3, #5]

    return status;
 800483e:	7ffb      	ldrb	r3, [r7, #31]
 8004840:	e000      	b.n	8004844 <HAL_SUBGHZ_ReadBuffer+0xa8>
  }
  else
  {
    return HAL_BUSY;
 8004842:	2302      	movs	r3, #2
  }
}
 8004844:	4618      	mov	r0, r3
 8004846:	3720      	adds	r7, #32
 8004848:	46bd      	mov	sp, r7
 800484a:	bd80      	pop	{r7, pc}

0800484c <HAL_SUBGHZ_IRQHandler>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *               the configuration information for the specified SUBGHZ module.
  * @retval None
  */
void HAL_SUBGHZ_IRQHandler(SUBGHZ_HandleTypeDef *hsubghz)
{
 800484c:	b580      	push	{r7, lr}
 800484e:	b084      	sub	sp, #16
 8004850:	af00      	add	r7, sp, #0
 8004852:	6078      	str	r0, [r7, #4]
  uint8_t tmpisr[2U] = {0U};
 8004854:	2300      	movs	r3, #0
 8004856:	81bb      	strh	r3, [r7, #12]
  uint16_t itsource;

  /* Retrieve Interrupts from SUBGHZ Irq Register */
  (void)HAL_SUBGHZ_ExecGetCmd(hsubghz, RADIO_GET_IRQSTATUS, tmpisr, 2U);
 8004858:	f107 020c 	add.w	r2, r7, #12
 800485c:	2302      	movs	r3, #2
 800485e:	2112      	movs	r1, #18
 8004860:	6878      	ldr	r0, [r7, #4]
 8004862:	f7ff fef4 	bl	800464e <HAL_SUBGHZ_ExecGetCmd>
  itsource = tmpisr[0U];
 8004866:	7b3b      	ldrb	r3, [r7, #12]
 8004868:	81fb      	strh	r3, [r7, #14]
  itsource = (itsource << 8U) | tmpisr[1U];
 800486a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800486e:	021b      	lsls	r3, r3, #8
 8004870:	b21a      	sxth	r2, r3
 8004872:	7b7b      	ldrb	r3, [r7, #13]
 8004874:	b21b      	sxth	r3, r3
 8004876:	4313      	orrs	r3, r2
 8004878:	b21b      	sxth	r3, r3
 800487a:	81fb      	strh	r3, [r7, #14]

  /* Clear SUBGHZ Irq Register */
  (void)HAL_SUBGHZ_ExecSetCmd(hsubghz, RADIO_CLR_IRQSTATUS, tmpisr, 2U);
 800487c:	f107 020c 	add.w	r2, r7, #12
 8004880:	2302      	movs	r3, #2
 8004882:	2102      	movs	r1, #2
 8004884:	6878      	ldr	r0, [r7, #4]
 8004886:	f7ff fe83 	bl	8004590 <HAL_SUBGHZ_ExecSetCmd>

  /* Packet transmission completed Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_TX_CPLT) != RESET)
 800488a:	89fb      	ldrh	r3, [r7, #14]
 800488c:	f003 0301 	and.w	r3, r3, #1
 8004890:	2b00      	cmp	r3, #0
 8004892:	d002      	beq.n	800489a <HAL_SUBGHZ_IRQHandler+0x4e>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->TxCpltCallback(hsubghz);
#else
    HAL_SUBGHZ_TxCpltCallback(hsubghz);
 8004894:	6878      	ldr	r0, [r7, #4]
 8004896:	f005 f8a7 	bl	80099e8 <HAL_SUBGHZ_TxCpltCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Packet received Interrupt */
  if ((SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_RX_CPLT) != RESET) && \
 800489a:	89fb      	ldrh	r3, [r7, #14]
 800489c:	085b      	lsrs	r3, r3, #1
 800489e:	f003 0301 	and.w	r3, r3, #1
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d008      	beq.n	80048b8 <HAL_SUBGHZ_IRQHandler+0x6c>
      (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CRC_ERROR) == RESET))
 80048a6:	89fb      	ldrh	r3, [r7, #14]
 80048a8:	099b      	lsrs	r3, r3, #6
 80048aa:	f003 0301 	and.w	r3, r3, #1
  if ((SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_RX_CPLT) != RESET) && \
 80048ae:	2b00      	cmp	r3, #0
 80048b0:	d102      	bne.n	80048b8 <HAL_SUBGHZ_IRQHandler+0x6c>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->RxCpltCallback(hsubghz);
#else
    HAL_SUBGHZ_RxCpltCallback(hsubghz);
 80048b2:	6878      	ldr	r0, [r7, #4]
 80048b4:	f005 f8a6 	bl	8009a04 <HAL_SUBGHZ_RxCpltCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Preamble Detected Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_PREAMBLE_DETECTED) != RESET)
 80048b8:	89fb      	ldrh	r3, [r7, #14]
 80048ba:	089b      	lsrs	r3, r3, #2
 80048bc:	f003 0301 	and.w	r3, r3, #1
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	d002      	beq.n	80048ca <HAL_SUBGHZ_IRQHandler+0x7e>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->PreambleDetectedCallback(hsubghz);
#else
    HAL_SUBGHZ_PreambleDetectedCallback(hsubghz);
 80048c4:	6878      	ldr	r0, [r7, #4]
 80048c6:	f005 f8f5 	bl	8009ab4 <HAL_SUBGHZ_PreambleDetectedCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /*  Valid sync word detected Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_SYNCWORD_VALID) != RESET)
 80048ca:	89fb      	ldrh	r3, [r7, #14]
 80048cc:	08db      	lsrs	r3, r3, #3
 80048ce:	f003 0301 	and.w	r3, r3, #1
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	d002      	beq.n	80048dc <HAL_SUBGHZ_IRQHandler+0x90>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->SyncWordValidCallback(hsubghz);
#else
    HAL_SUBGHZ_SyncWordValidCallback(hsubghz);
 80048d6:	6878      	ldr	r0, [r7, #4]
 80048d8:	f005 f8fa 	bl	8009ad0 <HAL_SUBGHZ_SyncWordValidCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Valid LoRa header received Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_HEADER_VALID) != RESET)
 80048dc:	89fb      	ldrh	r3, [r7, #14]
 80048de:	091b      	lsrs	r3, r3, #4
 80048e0:	f003 0301 	and.w	r3, r3, #1
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	d002      	beq.n	80048ee <HAL_SUBGHZ_IRQHandler+0xa2>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->HeaderValidCallback(hsubghz);
#else
    HAL_SUBGHZ_HeaderValidCallback(hsubghz);
 80048e8:	6878      	ldr	r0, [r7, #4]
 80048ea:	f005 f8ff 	bl	8009aec <HAL_SUBGHZ_HeaderValidCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* LoRa header CRC error Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_HEADER_ERROR) != RESET)
 80048ee:	89fb      	ldrh	r3, [r7, #14]
 80048f0:	095b      	lsrs	r3, r3, #5
 80048f2:	f003 0301 	and.w	r3, r3, #1
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	d002      	beq.n	8004900 <HAL_SUBGHZ_IRQHandler+0xb4>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->HeaderErrorCallback(hsubghz);
#else
    HAL_SUBGHZ_HeaderErrorCallback(hsubghz);
 80048fa:	6878      	ldr	r0, [r7, #4]
 80048fc:	f005 f8cc 	bl	8009a98 <HAL_SUBGHZ_HeaderErrorCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Wrong CRC received Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CRC_ERROR) != RESET)
 8004900:	89fb      	ldrh	r3, [r7, #14]
 8004902:	099b      	lsrs	r3, r3, #6
 8004904:	f003 0301 	and.w	r3, r3, #1
 8004908:	2b00      	cmp	r3, #0
 800490a:	d002      	beq.n	8004912 <HAL_SUBGHZ_IRQHandler+0xc6>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->CRCErrorCallback(hsubghz);
#else
    HAL_SUBGHZ_CRCErrorCallback(hsubghz);
 800490c:	6878      	ldr	r0, [r7, #4]
 800490e:	f005 f887 	bl	8009a20 <HAL_SUBGHZ_CRCErrorCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Channel activity detection finished Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CAD_DONE) != RESET)
 8004912:	89fb      	ldrh	r3, [r7, #14]
 8004914:	09db      	lsrs	r3, r3, #7
 8004916:	f003 0301 	and.w	r3, r3, #1
 800491a:	2b00      	cmp	r3, #0
 800491c:	d00e      	beq.n	800493c <HAL_SUBGHZ_IRQHandler+0xf0>
    {
      hsubghz->CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_CLEAR);
    }
#else
    /* Channel activity Detected Interrupt */
    if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CAD_ACTIVITY_DETECTED) != RESET)
 800491e:	89fb      	ldrh	r3, [r7, #14]
 8004920:	0a1b      	lsrs	r3, r3, #8
 8004922:	f003 0301 	and.w	r3, r3, #1
 8004926:	2b00      	cmp	r3, #0
 8004928:	d004      	beq.n	8004934 <HAL_SUBGHZ_IRQHandler+0xe8>
    {
      HAL_SUBGHZ_CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_DETECTED);
 800492a:	2101      	movs	r1, #1
 800492c:	6878      	ldr	r0, [r7, #4]
 800492e:	f005 f885 	bl	8009a3c <HAL_SUBGHZ_CADStatusCallback>
 8004932:	e003      	b.n	800493c <HAL_SUBGHZ_IRQHandler+0xf0>
    }
    else
    {
      HAL_SUBGHZ_CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_CLEAR);
 8004934:	2100      	movs	r1, #0
 8004936:	6878      	ldr	r0, [r7, #4]
 8004938:	f005 f880 	bl	8009a3c <HAL_SUBGHZ_CADStatusCallback>
    }
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Rx or Tx Timeout Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_RX_TX_TIMEOUT) != RESET)
 800493c:	89fb      	ldrh	r3, [r7, #14]
 800493e:	0a5b      	lsrs	r3, r3, #9
 8004940:	f003 0301 	and.w	r3, r3, #1
 8004944:	2b00      	cmp	r3, #0
 8004946:	d002      	beq.n	800494e <HAL_SUBGHZ_IRQHandler+0x102>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->RxTxTimeoutCallback(hsubghz);
#else
    HAL_SUBGHZ_RxTxTimeoutCallback(hsubghz);
 8004948:	6878      	ldr	r0, [r7, #4]
 800494a:	f005 f895 	bl	8009a78 <HAL_SUBGHZ_RxTxTimeoutCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* LR_FHSS Hop interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_LR_FHSS_HOP) != RESET)
 800494e:	89fb      	ldrh	r3, [r7, #14]
 8004950:	0b9b      	lsrs	r3, r3, #14
 8004952:	f003 0301 	and.w	r3, r3, #1
 8004956:	2b00      	cmp	r3, #0
 8004958:	d002      	beq.n	8004960 <HAL_SUBGHZ_IRQHandler+0x114>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->LrFhssHopCallback(hsubghz);
#else
    HAL_SUBGHZ_LrFhssHopCallback(hsubghz);
 800495a:	6878      	ldr	r0, [r7, #4]
 800495c:	f005 f8d4 	bl	8009b08 <HAL_SUBGHZ_LrFhssHopCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }
}
 8004960:	bf00      	nop
 8004962:	3710      	adds	r7, #16
 8004964:	46bd      	mov	sp, r7
 8004966:	bd80      	pop	{r7, pc}

08004968 <SUBGHZSPI_Init>:
  * @brief  Initializes the SUBGHZSPI peripheral
  * @param  BaudratePrescaler SPI Baudrate prescaler
  * @retval None
  */
void SUBGHZSPI_Init(uint32_t BaudratePrescaler)
{
 8004968:	b480      	push	{r7}
 800496a:	b083      	sub	sp, #12
 800496c:	af00      	add	r7, sp, #0
 800496e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SUBGHZ_ALL_INSTANCE(SUBGHZSPI));

  /* Disable SUBGHZSPI Peripheral */
  CLEAR_BIT(SUBGHZSPI->CR1, SPI_CR1_SPE);
 8004970:	4b0c      	ldr	r3, [pc, #48]	@ (80049a4 <SUBGHZSPI_Init+0x3c>)
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	4a0b      	ldr	r2, [pc, #44]	@ (80049a4 <SUBGHZSPI_Init+0x3c>)
 8004976:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800497a:	6013      	str	r3, [r2, #0]
   *       NSS management: Internal (Done with External bit inside PWR        *
   *  Communication speed: BaudratePrescaler                             *
   *            First bit: MSB                                                *
   *      CRC calculation: Disable                                            *
   *--------------------------------------------------------------------------*/
  WRITE_REG(SUBGHZSPI->CR1, (SPI_CR1_MSTR | SPI_CR1_SSI | BaudratePrescaler | SPI_CR1_SSM));
 800497c:	4a09      	ldr	r2, [pc, #36]	@ (80049a4 <SUBGHZSPI_Init+0x3c>)
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	f443 7341 	orr.w	r3, r3, #772	@ 0x304
 8004984:	6013      	str	r3, [r2, #0]
   *            Data Size: 8bits                                              *
   *              TI Mode: Disable                                            *
   *            NSS Pulse: Disable                                            *
   *    Rx FIFO Threshold: 8bits                                              *
   *--------------------------------------------------------------------------*/
  WRITE_REG(SUBGHZSPI->CR2, (SPI_CR2_FRXTH |  SPI_CR2_DS_0 | SPI_CR2_DS_1 | SPI_CR2_DS_2));
 8004986:	4b07      	ldr	r3, [pc, #28]	@ (80049a4 <SUBGHZSPI_Init+0x3c>)
 8004988:	f44f 52b8 	mov.w	r2, #5888	@ 0x1700
 800498c:	605a      	str	r2, [r3, #4]

  /* Enable SUBGHZSPI Peripheral */
  SET_BIT(SUBGHZSPI->CR1, SPI_CR1_SPE);
 800498e:	4b05      	ldr	r3, [pc, #20]	@ (80049a4 <SUBGHZSPI_Init+0x3c>)
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	4a04      	ldr	r2, [pc, #16]	@ (80049a4 <SUBGHZSPI_Init+0x3c>)
 8004994:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004998:	6013      	str	r3, [r2, #0]
}
 800499a:	bf00      	nop
 800499c:	370c      	adds	r7, #12
 800499e:	46bd      	mov	sp, r7
 80049a0:	bc80      	pop	{r7}
 80049a2:	4770      	bx	lr
 80049a4:	58010000 	.word	0x58010000

080049a8 <SUBGHZSPI_Transmit>:
  * @param  Data  data to transmit
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZSPI_Transmit(SUBGHZ_HandleTypeDef *hsubghz,
                                     uint8_t Data)
{
 80049a8:	b480      	push	{r7}
 80049aa:	b087      	sub	sp, #28
 80049ac:	af00      	add	r7, sp, #0
 80049ae:	6078      	str	r0, [r7, #4]
 80049b0:	460b      	mov	r3, r1
 80049b2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 80049b4:	2300      	movs	r3, #0
 80049b6:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t count;

  /* Handle Tx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 80049b8:	4b23      	ldr	r3, [pc, #140]	@ (8004a48 <SUBGHZSPI_Transmit+0xa0>)
 80049ba:	681a      	ldr	r2, [r3, #0]
 80049bc:	4613      	mov	r3, r2
 80049be:	00db      	lsls	r3, r3, #3
 80049c0:	1a9b      	subs	r3, r3, r2
 80049c2:	009b      	lsls	r3, r3, #2
 80049c4:	0cdb      	lsrs	r3, r3, #19
 80049c6:	2264      	movs	r2, #100	@ 0x64
 80049c8:	fb02 f303 	mul.w	r3, r2, r3
 80049cc:	60fb      	str	r3, [r7, #12]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	d105      	bne.n	80049e0 <SUBGHZSPI_Transmit+0x38>
    {
      status = HAL_ERROR;
 80049d4:	2301      	movs	r3, #1
 80049d6:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	2201      	movs	r2, #1
 80049dc:	609a      	str	r2, [r3, #8]
      break;
 80049de:	e008      	b.n	80049f2 <SUBGHZSPI_Transmit+0x4a>
    }
    count--;
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	3b01      	subs	r3, #1
 80049e4:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_TXE) != (SPI_SR_TXE));
 80049e6:	4b19      	ldr	r3, [pc, #100]	@ (8004a4c <SUBGHZSPI_Transmit+0xa4>)
 80049e8:	689b      	ldr	r3, [r3, #8]
 80049ea:	f003 0302 	and.w	r3, r3, #2
 80049ee:	2b02      	cmp	r3, #2
 80049f0:	d1ed      	bne.n	80049ce <SUBGHZSPI_Transmit+0x26>

  /* Transmit Data*/
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SUBGHZSPI->DR);
 80049f2:	4b17      	ldr	r3, [pc, #92]	@ (8004a50 <SUBGHZSPI_Transmit+0xa8>)
 80049f4:	613b      	str	r3, [r7, #16]
  *spidr = Data;
 80049f6:	693b      	ldr	r3, [r7, #16]
 80049f8:	78fa      	ldrb	r2, [r7, #3]
 80049fa:	701a      	strb	r2, [r3, #0]
  *((__IO uint8_t *)&SUBGHZSPI->DR) = Data;
#endif /* __GNUC__ */

  /* Handle Rx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 80049fc:	4b12      	ldr	r3, [pc, #72]	@ (8004a48 <SUBGHZSPI_Transmit+0xa0>)
 80049fe:	681a      	ldr	r2, [r3, #0]
 8004a00:	4613      	mov	r3, r2
 8004a02:	00db      	lsls	r3, r3, #3
 8004a04:	1a9b      	subs	r3, r3, r2
 8004a06:	009b      	lsls	r3, r3, #2
 8004a08:	0cdb      	lsrs	r3, r3, #19
 8004a0a:	2264      	movs	r2, #100	@ 0x64
 8004a0c:	fb02 f303 	mul.w	r3, r2, r3
 8004a10:	60fb      	str	r3, [r7, #12]

  /* Wait until RXNE flag is set */
  do
  {
    if (count == 0U)
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	d105      	bne.n	8004a24 <SUBGHZSPI_Transmit+0x7c>
    {
      status = HAL_ERROR;
 8004a18:	2301      	movs	r3, #1
 8004a1a:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	2201      	movs	r2, #1
 8004a20:	609a      	str	r2, [r3, #8]
      break;
 8004a22:	e008      	b.n	8004a36 <SUBGHZSPI_Transmit+0x8e>
    }
    count--;
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	3b01      	subs	r3, #1
 8004a28:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_RXNE) != (SPI_SR_RXNE));
 8004a2a:	4b08      	ldr	r3, [pc, #32]	@ (8004a4c <SUBGHZSPI_Transmit+0xa4>)
 8004a2c:	689b      	ldr	r3, [r3, #8]
 8004a2e:	f003 0301 	and.w	r3, r3, #1
 8004a32:	2b01      	cmp	r3, #1
 8004a34:	d1ed      	bne.n	8004a12 <SUBGHZSPI_Transmit+0x6a>

  /* Flush Rx data */
  READ_REG(SUBGHZSPI->DR);
 8004a36:	4b05      	ldr	r3, [pc, #20]	@ (8004a4c <SUBGHZSPI_Transmit+0xa4>)
 8004a38:	68db      	ldr	r3, [r3, #12]

  return status;
 8004a3a:	7dfb      	ldrb	r3, [r7, #23]
}
 8004a3c:	4618      	mov	r0, r3
 8004a3e:	371c      	adds	r7, #28
 8004a40:	46bd      	mov	sp, r7
 8004a42:	bc80      	pop	{r7}
 8004a44:	4770      	bx	lr
 8004a46:	bf00      	nop
 8004a48:	20000000 	.word	0x20000000
 8004a4c:	58010000 	.word	0x58010000
 8004a50:	5801000c 	.word	0x5801000c

08004a54 <SUBGHZSPI_Receive>:
  * @param  pData  pointer on data to receive
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZSPI_Receive(SUBGHZ_HandleTypeDef *hsubghz,
                                    uint8_t *pData)
{
 8004a54:	b480      	push	{r7}
 8004a56:	b087      	sub	sp, #28
 8004a58:	af00      	add	r7, sp, #0
 8004a5a:	6078      	str	r0, [r7, #4]
 8004a5c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004a5e:	2300      	movs	r3, #0
 8004a60:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t count;

  /* Handle Tx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8004a62:	4b25      	ldr	r3, [pc, #148]	@ (8004af8 <SUBGHZSPI_Receive+0xa4>)
 8004a64:	681a      	ldr	r2, [r3, #0]
 8004a66:	4613      	mov	r3, r2
 8004a68:	00db      	lsls	r3, r3, #3
 8004a6a:	1a9b      	subs	r3, r3, r2
 8004a6c:	009b      	lsls	r3, r3, #2
 8004a6e:	0cdb      	lsrs	r3, r3, #19
 8004a70:	2264      	movs	r2, #100	@ 0x64
 8004a72:	fb02 f303 	mul.w	r3, r2, r3
 8004a76:	60fb      	str	r3, [r7, #12]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	d105      	bne.n	8004a8a <SUBGHZSPI_Receive+0x36>
    {
      status = HAL_ERROR;
 8004a7e:	2301      	movs	r3, #1
 8004a80:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	2201      	movs	r2, #1
 8004a86:	609a      	str	r2, [r3, #8]
      break;
 8004a88:	e008      	b.n	8004a9c <SUBGHZSPI_Receive+0x48>
    }
    count--;
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	3b01      	subs	r3, #1
 8004a8e:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_TXE) != (SPI_SR_TXE));
 8004a90:	4b1a      	ldr	r3, [pc, #104]	@ (8004afc <SUBGHZSPI_Receive+0xa8>)
 8004a92:	689b      	ldr	r3, [r3, #8]
 8004a94:	f003 0302 	and.w	r3, r3, #2
 8004a98:	2b02      	cmp	r3, #2
 8004a9a:	d1ed      	bne.n	8004a78 <SUBGHZSPI_Receive+0x24>

  /* Transmit Data*/
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SUBGHZSPI->DR);
 8004a9c:	4b18      	ldr	r3, [pc, #96]	@ (8004b00 <SUBGHZSPI_Receive+0xac>)
 8004a9e:	613b      	str	r3, [r7, #16]
  *spidr = SUBGHZ_DUMMY_DATA;
 8004aa0:	693b      	ldr	r3, [r7, #16]
 8004aa2:	22ff      	movs	r2, #255	@ 0xff
 8004aa4:	701a      	strb	r2, [r3, #0]
  *((__IO uint8_t *)&SUBGHZSPI->DR) = SUBGHZ_DUMMY_DATA;
#endif /* __GNUC__ */

  /* Handle Rx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8004aa6:	4b14      	ldr	r3, [pc, #80]	@ (8004af8 <SUBGHZSPI_Receive+0xa4>)
 8004aa8:	681a      	ldr	r2, [r3, #0]
 8004aaa:	4613      	mov	r3, r2
 8004aac:	00db      	lsls	r3, r3, #3
 8004aae:	1a9b      	subs	r3, r3, r2
 8004ab0:	009b      	lsls	r3, r3, #2
 8004ab2:	0cdb      	lsrs	r3, r3, #19
 8004ab4:	2264      	movs	r2, #100	@ 0x64
 8004ab6:	fb02 f303 	mul.w	r3, r2, r3
 8004aba:	60fb      	str	r3, [r7, #12]

  /* Wait until RXNE flag is set */
  do
  {
    if (count == 0U)
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	d105      	bne.n	8004ace <SUBGHZSPI_Receive+0x7a>
    {
      status = HAL_ERROR;
 8004ac2:	2301      	movs	r3, #1
 8004ac4:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	2201      	movs	r2, #1
 8004aca:	609a      	str	r2, [r3, #8]
      break;
 8004acc:	e008      	b.n	8004ae0 <SUBGHZSPI_Receive+0x8c>
    }
    count--;
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	3b01      	subs	r3, #1
 8004ad2:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_RXNE) != (SPI_SR_RXNE));
 8004ad4:	4b09      	ldr	r3, [pc, #36]	@ (8004afc <SUBGHZSPI_Receive+0xa8>)
 8004ad6:	689b      	ldr	r3, [r3, #8]
 8004ad8:	f003 0301 	and.w	r3, r3, #1
 8004adc:	2b01      	cmp	r3, #1
 8004ade:	d1ed      	bne.n	8004abc <SUBGHZSPI_Receive+0x68>

  /* Retrieve pData */
  *pData = (uint8_t)(READ_REG(SUBGHZSPI->DR));
 8004ae0:	4b06      	ldr	r3, [pc, #24]	@ (8004afc <SUBGHZSPI_Receive+0xa8>)
 8004ae2:	68db      	ldr	r3, [r3, #12]
 8004ae4:	b2da      	uxtb	r2, r3
 8004ae6:	683b      	ldr	r3, [r7, #0]
 8004ae8:	701a      	strb	r2, [r3, #0]

  return status;
 8004aea:	7dfb      	ldrb	r3, [r7, #23]
}
 8004aec:	4618      	mov	r0, r3
 8004aee:	371c      	adds	r7, #28
 8004af0:	46bd      	mov	sp, r7
 8004af2:	bc80      	pop	{r7}
 8004af4:	4770      	bx	lr
 8004af6:	bf00      	nop
 8004af8:	20000000 	.word	0x20000000
 8004afc:	58010000 	.word	0x58010000
 8004b00:	5801000c 	.word	0x5801000c

08004b04 <SUBGHZ_CheckDeviceReady>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *         the handle information for SUBGHZ module.
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZ_CheckDeviceReady(SUBGHZ_HandleTypeDef *hsubghz)
{
 8004b04:	b580      	push	{r7, lr}
 8004b06:	b084      	sub	sp, #16
 8004b08:	af00      	add	r7, sp, #0
 8004b0a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count;

  /* Wakeup radio in case of sleep mode: Select-Unselect radio */
  if (hsubghz->DeepSleep == SUBGHZ_DEEP_SLEEP_ENABLE)
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	791b      	ldrb	r3, [r3, #4]
 8004b10:	2b01      	cmp	r3, #1
 8004b12:	d111      	bne.n	8004b38 <SUBGHZ_CheckDeviceReady+0x34>
  {
    /* Initialize NSS switch Delay */
    count  = SUBGHZ_NSS_LOOP_TIME;
 8004b14:	4b0c      	ldr	r3, [pc, #48]	@ (8004b48 <SUBGHZ_CheckDeviceReady+0x44>)
 8004b16:	681a      	ldr	r2, [r3, #0]
 8004b18:	4613      	mov	r3, r2
 8004b1a:	005b      	lsls	r3, r3, #1
 8004b1c:	4413      	add	r3, r2
 8004b1e:	00db      	lsls	r3, r3, #3
 8004b20:	0c1b      	lsrs	r3, r3, #16
 8004b22:	60fb      	str	r3, [r7, #12]

    /* NSS = 0; */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8004b24:	f7ff fb9a 	bl	800425c <LL_PWR_SelectSUBGHZSPI_NSS>

    /* Wait Radio wakeup */
    do
    {
      count--;
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	3b01      	subs	r3, #1
 8004b2c:	60fb      	str	r3, [r7, #12]
    } while (count != 0UL);
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	d1f9      	bne.n	8004b28 <SUBGHZ_CheckDeviceReady+0x24>

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8004b34:	f7ff fb82 	bl	800423c <LL_PWR_UnselectSUBGHZSPI_NSS>
  }
  return (SUBGHZ_WaitOnBusy(hsubghz));
 8004b38:	6878      	ldr	r0, [r7, #4]
 8004b3a:	f000 f807 	bl	8004b4c <SUBGHZ_WaitOnBusy>
 8004b3e:	4603      	mov	r3, r0
}
 8004b40:	4618      	mov	r0, r3
 8004b42:	3710      	adds	r7, #16
 8004b44:	46bd      	mov	sp, r7
 8004b46:	bd80      	pop	{r7, pc}
 8004b48:	20000000 	.word	0x20000000

08004b4c <SUBGHZ_WaitOnBusy>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *         the handle information for SUBGHZ module.
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZ_WaitOnBusy(SUBGHZ_HandleTypeDef *hsubghz)
{
 8004b4c:	b580      	push	{r7, lr}
 8004b4e:	b086      	sub	sp, #24
 8004b50:	af00      	add	r7, sp, #0
 8004b52:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  __IO uint32_t count;
  uint32_t mask;

  status = HAL_OK;
 8004b54:	2300      	movs	r3, #0
 8004b56:	75fb      	strb	r3, [r7, #23]
  count  = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_RFBUSY_LOOP_TIME;
 8004b58:	4b12      	ldr	r3, [pc, #72]	@ (8004ba4 <SUBGHZ_WaitOnBusy+0x58>)
 8004b5a:	681a      	ldr	r2, [r3, #0]
 8004b5c:	4613      	mov	r3, r2
 8004b5e:	005b      	lsls	r3, r3, #1
 8004b60:	4413      	add	r3, r2
 8004b62:	00db      	lsls	r3, r3, #3
 8004b64:	0d1b      	lsrs	r3, r3, #20
 8004b66:	2264      	movs	r2, #100	@ 0x64
 8004b68:	fb02 f303 	mul.w	r3, r2, r3
 8004b6c:	60fb      	str	r3, [r7, #12]

  /* Wait until Busy signal is set */
  do
  {
    mask = LL_PWR_IsActiveFlag_RFBUSYMS();
 8004b6e:	f7ff fba3 	bl	80042b8 <LL_PWR_IsActiveFlag_RFBUSYMS>
 8004b72:	6138      	str	r0, [r7, #16]

    if (count == 0U)
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	d105      	bne.n	8004b86 <SUBGHZ_WaitOnBusy+0x3a>
    {
      status  = HAL_ERROR;
 8004b7a:	2301      	movs	r3, #1
 8004b7c:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_RF_BUSY;
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	2202      	movs	r2, #2
 8004b82:	609a      	str	r2, [r3, #8]
      break;
 8004b84:	e009      	b.n	8004b9a <SUBGHZ_WaitOnBusy+0x4e>
    }
    count--;
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	3b01      	subs	r3, #1
 8004b8a:	60fb      	str	r3, [r7, #12]
  } while ((LL_PWR_IsActiveFlag_RFBUSYS()& mask) == 1UL);
 8004b8c:	f7ff fb82 	bl	8004294 <LL_PWR_IsActiveFlag_RFBUSYS>
 8004b90:	4602      	mov	r2, r0
 8004b92:	693b      	ldr	r3, [r7, #16]
 8004b94:	4013      	ands	r3, r2
 8004b96:	2b01      	cmp	r3, #1
 8004b98:	d0e9      	beq.n	8004b6e <SUBGHZ_WaitOnBusy+0x22>

  return status;
 8004b9a:	7dfb      	ldrb	r3, [r7, #23]
}
 8004b9c:	4618      	mov	r0, r3
 8004b9e:	3718      	adds	r7, #24
 8004ba0:	46bd      	mov	sp, r7
 8004ba2:	bd80      	pop	{r7, pc}
 8004ba4:	20000000 	.word	0x20000000

08004ba8 <LL_RCC_GetUSARTClockSource>:
{
 8004ba8:	b480      	push	{r7}
 8004baa:	b083      	sub	sp, #12
 8004bac:	af00      	add	r7, sp, #0
 8004bae:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16));
 8004bb0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004bb4:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	401a      	ands	r2, r3
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	041b      	lsls	r3, r3, #16
 8004bc0:	4313      	orrs	r3, r2
}
 8004bc2:	4618      	mov	r0, r3
 8004bc4:	370c      	adds	r7, #12
 8004bc6:	46bd      	mov	sp, r7
 8004bc8:	bc80      	pop	{r7}
 8004bca:	4770      	bx	lr

08004bcc <LL_RCC_GetLPUARTClockSource>:
{
 8004bcc:	b480      	push	{r7}
 8004bce:	b083      	sub	sp, #12
 8004bd0:	af00      	add	r7, sp, #0
 8004bd2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
 8004bd4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004bd8:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	4013      	ands	r3, r2
}
 8004be0:	4618      	mov	r0, r3
 8004be2:	370c      	adds	r7, #12
 8004be4:	46bd      	mov	sp, r7
 8004be6:	bc80      	pop	{r7}
 8004be8:	4770      	bx	lr

08004bea <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004bea:	b580      	push	{r7, lr}
 8004bec:	b082      	sub	sp, #8
 8004bee:	af00      	add	r7, sp, #0
 8004bf0:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	d101      	bne.n	8004bfc <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004bf8:	2301      	movs	r3, #1
 8004bfa:	e042      	b.n	8004c82 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d106      	bne.n	8004c14 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	2200      	movs	r2, #0
 8004c0a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004c0e:	6878      	ldr	r0, [r7, #4]
 8004c10:	f7fc fb14 	bl	800123c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	2224      	movs	r2, #36	@ 0x24
 8004c18:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	681a      	ldr	r2, [r3, #0]
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	f022 0201 	bic.w	r2, r2, #1
 8004c2a:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c30:	2b00      	cmp	r3, #0
 8004c32:	d002      	beq.n	8004c3a <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8004c34:	6878      	ldr	r0, [r7, #4]
 8004c36:	f000 fb87 	bl	8005348 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004c3a:	6878      	ldr	r0, [r7, #4]
 8004c3c:	f000 f910 	bl	8004e60 <UART_SetConfig>
 8004c40:	4603      	mov	r3, r0
 8004c42:	2b01      	cmp	r3, #1
 8004c44:	d101      	bne.n	8004c4a <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8004c46:	2301      	movs	r3, #1
 8004c48:	e01b      	b.n	8004c82 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	685a      	ldr	r2, [r3, #4]
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004c58:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	689a      	ldr	r2, [r3, #8]
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004c68:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	681a      	ldr	r2, [r3, #0]
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	f042 0201 	orr.w	r2, r2, #1
 8004c78:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004c7a:	6878      	ldr	r0, [r7, #4]
 8004c7c:	f000 fc05 	bl	800548a <UART_CheckIdleState>
 8004c80:	4603      	mov	r3, r0
}
 8004c82:	4618      	mov	r0, r3
 8004c84:	3708      	adds	r7, #8
 8004c86:	46bd      	mov	sp, r7
 8004c88:	bd80      	pop	{r7, pc}
	...

08004c8c <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004c8c:	b580      	push	{r7, lr}
 8004c8e:	b08a      	sub	sp, #40	@ 0x28
 8004c90:	af00      	add	r7, sp, #0
 8004c92:	60f8      	str	r0, [r7, #12]
 8004c94:	60b9      	str	r1, [r7, #8]
 8004c96:	4613      	mov	r3, r2
 8004c98:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004ca0:	2b20      	cmp	r3, #32
 8004ca2:	d137      	bne.n	8004d14 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8004ca4:	68bb      	ldr	r3, [r7, #8]
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d002      	beq.n	8004cb0 <HAL_UART_Receive_IT+0x24>
 8004caa:	88fb      	ldrh	r3, [r7, #6]
 8004cac:	2b00      	cmp	r3, #0
 8004cae:	d101      	bne.n	8004cb4 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8004cb0:	2301      	movs	r3, #1
 8004cb2:	e030      	b.n	8004d16 <HAL_UART_Receive_IT+0x8a>
      }
    }

#endif /* CORE_CM0PLUS */
    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	2200      	movs	r2, #0
 8004cb8:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	4a18      	ldr	r2, [pc, #96]	@ (8004d20 <HAL_UART_Receive_IT+0x94>)
 8004cc0:	4293      	cmp	r3, r2
 8004cc2:	d01f      	beq.n	8004d04 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	685b      	ldr	r3, [r3, #4]
 8004cca:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d018      	beq.n	8004d04 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004cd8:	697b      	ldr	r3, [r7, #20]
 8004cda:	e853 3f00 	ldrex	r3, [r3]
 8004cde:	613b      	str	r3, [r7, #16]
   return(result);
 8004ce0:	693b      	ldr	r3, [r7, #16]
 8004ce2:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004ce6:	627b      	str	r3, [r7, #36]	@ 0x24
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	461a      	mov	r2, r3
 8004cee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004cf0:	623b      	str	r3, [r7, #32]
 8004cf2:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004cf4:	69f9      	ldr	r1, [r7, #28]
 8004cf6:	6a3a      	ldr	r2, [r7, #32]
 8004cf8:	e841 2300 	strex	r3, r2, [r1]
 8004cfc:	61bb      	str	r3, [r7, #24]
   return(result);
 8004cfe:	69bb      	ldr	r3, [r7, #24]
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	d1e6      	bne.n	8004cd2 <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8004d04:	88fb      	ldrh	r3, [r7, #6]
 8004d06:	461a      	mov	r2, r3
 8004d08:	68b9      	ldr	r1, [r7, #8]
 8004d0a:	68f8      	ldr	r0, [r7, #12]
 8004d0c:	f000 fcda 	bl	80056c4 <UART_Start_Receive_IT>
 8004d10:	4603      	mov	r3, r0
 8004d12:	e000      	b.n	8004d16 <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004d14:	2302      	movs	r3, #2
  }
}
 8004d16:	4618      	mov	r0, r3
 8004d18:	3728      	adds	r7, #40	@ 0x28
 8004d1a:	46bd      	mov	sp, r7
 8004d1c:	bd80      	pop	{r7, pc}
 8004d1e:	bf00      	nop
 8004d20:	40008000 	.word	0x40008000

08004d24 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8004d24:	b580      	push	{r7, lr}
 8004d26:	b08a      	sub	sp, #40	@ 0x28
 8004d28:	af00      	add	r7, sp, #0
 8004d2a:	60f8      	str	r0, [r7, #12]
 8004d2c:	60b9      	str	r1, [r7, #8]
 8004d2e:	4613      	mov	r3, r2
 8004d30:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004d38:	2b20      	cmp	r3, #32
 8004d3a:	d167      	bne.n	8004e0c <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 8004d3c:	68bb      	ldr	r3, [r7, #8]
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d002      	beq.n	8004d48 <HAL_UART_Transmit_DMA+0x24>
 8004d42:	88fb      	ldrh	r3, [r7, #6]
 8004d44:	2b00      	cmp	r3, #0
 8004d46:	d101      	bne.n	8004d4c <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 8004d48:	2301      	movs	r3, #1
 8004d4a:	e060      	b.n	8004e0e <HAL_UART_Transmit_DMA+0xea>
        return  HAL_ERROR;
      }
    }

#endif /* CORE_CM0PLUS */
    huart->pTxBuffPtr  = pData;
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	68ba      	ldr	r2, [r7, #8]
 8004d50:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	88fa      	ldrh	r2, [r7, #6]
 8004d56:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	88fa      	ldrh	r2, [r7, #6]
 8004d5e:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	2200      	movs	r2, #0
 8004d66:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	2221      	movs	r2, #33	@ 0x21
 8004d6e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    if (huart->hdmatx != NULL)
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	d028      	beq.n	8004dcc <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004d7e:	4a26      	ldr	r2, [pc, #152]	@ (8004e18 <HAL_UART_Transmit_DMA+0xf4>)
 8004d80:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004d86:	4a25      	ldr	r2, [pc, #148]	@ (8004e1c <HAL_UART_Transmit_DMA+0xf8>)
 8004d88:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004d8e:	4a24      	ldr	r2, [pc, #144]	@ (8004e20 <HAL_UART_Transmit_DMA+0xfc>)
 8004d90:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004d96:	2200      	movs	r2, #0
 8004d98:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004da2:	4619      	mov	r1, r3
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	3328      	adds	r3, #40	@ 0x28
 8004daa:	461a      	mov	r2, r3
 8004dac:	88fb      	ldrh	r3, [r7, #6]
 8004dae:	f7fc ff89 	bl	8001cc4 <HAL_DMA_Start_IT>
 8004db2:	4603      	mov	r3, r0
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	d009      	beq.n	8004dcc <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	2210      	movs	r2, #16
 8004dbc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	2220      	movs	r2, #32
 8004dc4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_ERROR;
 8004dc8:	2301      	movs	r3, #1
 8004dca:	e020      	b.n	8004e0e <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	2240      	movs	r2, #64	@ 0x40
 8004dd2:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8004dd4:	68fb      	ldr	r3, [r7, #12]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	3308      	adds	r3, #8
 8004dda:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ddc:	697b      	ldr	r3, [r7, #20]
 8004dde:	e853 3f00 	ldrex	r3, [r3]
 8004de2:	613b      	str	r3, [r7, #16]
   return(result);
 8004de4:	693b      	ldr	r3, [r7, #16]
 8004de6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004dea:	627b      	str	r3, [r7, #36]	@ 0x24
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	3308      	adds	r3, #8
 8004df2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004df4:	623a      	str	r2, [r7, #32]
 8004df6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004df8:	69f9      	ldr	r1, [r7, #28]
 8004dfa:	6a3a      	ldr	r2, [r7, #32]
 8004dfc:	e841 2300 	strex	r3, r2, [r1]
 8004e00:	61bb      	str	r3, [r7, #24]
   return(result);
 8004e02:	69bb      	ldr	r3, [r7, #24]
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	d1e5      	bne.n	8004dd4 <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 8004e08:	2300      	movs	r3, #0
 8004e0a:	e000      	b.n	8004e0e <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 8004e0c:	2302      	movs	r3, #2
  }
}
 8004e0e:	4618      	mov	r0, r3
 8004e10:	3728      	adds	r7, #40	@ 0x28
 8004e12:	46bd      	mov	sp, r7
 8004e14:	bd80      	pop	{r7, pc}
 8004e16:	bf00      	nop
 8004e18:	08005a4f 	.word	0x08005a4f
 8004e1c:	08005ae9 	.word	0x08005ae9
 8004e20:	08005b05 	.word	0x08005b05

08004e24 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8004e24:	b480      	push	{r7}
 8004e26:	b083      	sub	sp, #12
 8004e28:	af00      	add	r7, sp, #0
 8004e2a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8004e2c:	bf00      	nop
 8004e2e:	370c      	adds	r7, #12
 8004e30:	46bd      	mov	sp, r7
 8004e32:	bc80      	pop	{r7}
 8004e34:	4770      	bx	lr

08004e36 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004e36:	b480      	push	{r7}
 8004e38:	b083      	sub	sp, #12
 8004e3a:	af00      	add	r7, sp, #0
 8004e3c:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8004e3e:	bf00      	nop
 8004e40:	370c      	adds	r7, #12
 8004e42:	46bd      	mov	sp, r7
 8004e44:	bc80      	pop	{r7}
 8004e46:	4770      	bx	lr

08004e48 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004e48:	b480      	push	{r7}
 8004e4a:	b083      	sub	sp, #12
 8004e4c:	af00      	add	r7, sp, #0
 8004e4e:	6078      	str	r0, [r7, #4]
 8004e50:	460b      	mov	r3, r1
 8004e52:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004e54:	bf00      	nop
 8004e56:	370c      	adds	r7, #12
 8004e58:	46bd      	mov	sp, r7
 8004e5a:	bc80      	pop	{r7}
 8004e5c:	4770      	bx	lr
	...

08004e60 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004e60:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004e64:	b08c      	sub	sp, #48	@ 0x30
 8004e66:	af00      	add	r7, sp, #0
 8004e68:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004e6a:	2300      	movs	r3, #0
 8004e6c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004e70:	697b      	ldr	r3, [r7, #20]
 8004e72:	689a      	ldr	r2, [r3, #8]
 8004e74:	697b      	ldr	r3, [r7, #20]
 8004e76:	691b      	ldr	r3, [r3, #16]
 8004e78:	431a      	orrs	r2, r3
 8004e7a:	697b      	ldr	r3, [r7, #20]
 8004e7c:	695b      	ldr	r3, [r3, #20]
 8004e7e:	431a      	orrs	r2, r3
 8004e80:	697b      	ldr	r3, [r7, #20]
 8004e82:	69db      	ldr	r3, [r3, #28]
 8004e84:	4313      	orrs	r3, r2
 8004e86:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004e88:	697b      	ldr	r3, [r7, #20]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	681a      	ldr	r2, [r3, #0]
 8004e8e:	4b94      	ldr	r3, [pc, #592]	@ (80050e0 <UART_SetConfig+0x280>)
 8004e90:	4013      	ands	r3, r2
 8004e92:	697a      	ldr	r2, [r7, #20]
 8004e94:	6812      	ldr	r2, [r2, #0]
 8004e96:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004e98:	430b      	orrs	r3, r1
 8004e9a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004e9c:	697b      	ldr	r3, [r7, #20]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	685b      	ldr	r3, [r3, #4]
 8004ea2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004ea6:	697b      	ldr	r3, [r7, #20]
 8004ea8:	68da      	ldr	r2, [r3, #12]
 8004eaa:	697b      	ldr	r3, [r7, #20]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	430a      	orrs	r2, r1
 8004eb0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004eb2:	697b      	ldr	r3, [r7, #20]
 8004eb4:	699b      	ldr	r3, [r3, #24]
 8004eb6:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004eb8:	697b      	ldr	r3, [r7, #20]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	4a89      	ldr	r2, [pc, #548]	@ (80050e4 <UART_SetConfig+0x284>)
 8004ebe:	4293      	cmp	r3, r2
 8004ec0:	d004      	beq.n	8004ecc <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004ec2:	697b      	ldr	r3, [r7, #20]
 8004ec4:	6a1b      	ldr	r3, [r3, #32]
 8004ec6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004ec8:	4313      	orrs	r3, r2
 8004eca:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004ecc:	697b      	ldr	r3, [r7, #20]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	689b      	ldr	r3, [r3, #8]
 8004ed2:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8004ed6:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8004eda:	697a      	ldr	r2, [r7, #20]
 8004edc:	6812      	ldr	r2, [r2, #0]
 8004ede:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004ee0:	430b      	orrs	r3, r1
 8004ee2:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8004ee4:	697b      	ldr	r3, [r7, #20]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004eea:	f023 010f 	bic.w	r1, r3, #15
 8004eee:	697b      	ldr	r3, [r7, #20]
 8004ef0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004ef2:	697b      	ldr	r3, [r7, #20]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	430a      	orrs	r2, r1
 8004ef8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004efa:	697b      	ldr	r3, [r7, #20]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	4a7a      	ldr	r2, [pc, #488]	@ (80050e8 <UART_SetConfig+0x288>)
 8004f00:	4293      	cmp	r3, r2
 8004f02:	d127      	bne.n	8004f54 <UART_SetConfig+0xf4>
 8004f04:	2003      	movs	r0, #3
 8004f06:	f7ff fe4f 	bl	8004ba8 <LL_RCC_GetUSARTClockSource>
 8004f0a:	4603      	mov	r3, r0
 8004f0c:	f5a3 3340 	sub.w	r3, r3, #196608	@ 0x30000
 8004f10:	2b03      	cmp	r3, #3
 8004f12:	d81b      	bhi.n	8004f4c <UART_SetConfig+0xec>
 8004f14:	a201      	add	r2, pc, #4	@ (adr r2, 8004f1c <UART_SetConfig+0xbc>)
 8004f16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f1a:	bf00      	nop
 8004f1c:	08004f2d 	.word	0x08004f2d
 8004f20:	08004f3d 	.word	0x08004f3d
 8004f24:	08004f35 	.word	0x08004f35
 8004f28:	08004f45 	.word	0x08004f45
 8004f2c:	2301      	movs	r3, #1
 8004f2e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004f32:	e080      	b.n	8005036 <UART_SetConfig+0x1d6>
 8004f34:	2302      	movs	r3, #2
 8004f36:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004f3a:	e07c      	b.n	8005036 <UART_SetConfig+0x1d6>
 8004f3c:	2304      	movs	r3, #4
 8004f3e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004f42:	e078      	b.n	8005036 <UART_SetConfig+0x1d6>
 8004f44:	2308      	movs	r3, #8
 8004f46:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004f4a:	e074      	b.n	8005036 <UART_SetConfig+0x1d6>
 8004f4c:	2310      	movs	r3, #16
 8004f4e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004f52:	e070      	b.n	8005036 <UART_SetConfig+0x1d6>
 8004f54:	697b      	ldr	r3, [r7, #20]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	4a64      	ldr	r2, [pc, #400]	@ (80050ec <UART_SetConfig+0x28c>)
 8004f5a:	4293      	cmp	r3, r2
 8004f5c:	d138      	bne.n	8004fd0 <UART_SetConfig+0x170>
 8004f5e:	200c      	movs	r0, #12
 8004f60:	f7ff fe22 	bl	8004ba8 <LL_RCC_GetUSARTClockSource>
 8004f64:	4603      	mov	r3, r0
 8004f66:	f5a3 2340 	sub.w	r3, r3, #786432	@ 0xc0000
 8004f6a:	2b0c      	cmp	r3, #12
 8004f6c:	d82c      	bhi.n	8004fc8 <UART_SetConfig+0x168>
 8004f6e:	a201      	add	r2, pc, #4	@ (adr r2, 8004f74 <UART_SetConfig+0x114>)
 8004f70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f74:	08004fa9 	.word	0x08004fa9
 8004f78:	08004fc9 	.word	0x08004fc9
 8004f7c:	08004fc9 	.word	0x08004fc9
 8004f80:	08004fc9 	.word	0x08004fc9
 8004f84:	08004fb9 	.word	0x08004fb9
 8004f88:	08004fc9 	.word	0x08004fc9
 8004f8c:	08004fc9 	.word	0x08004fc9
 8004f90:	08004fc9 	.word	0x08004fc9
 8004f94:	08004fb1 	.word	0x08004fb1
 8004f98:	08004fc9 	.word	0x08004fc9
 8004f9c:	08004fc9 	.word	0x08004fc9
 8004fa0:	08004fc9 	.word	0x08004fc9
 8004fa4:	08004fc1 	.word	0x08004fc1
 8004fa8:	2300      	movs	r3, #0
 8004faa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004fae:	e042      	b.n	8005036 <UART_SetConfig+0x1d6>
 8004fb0:	2302      	movs	r3, #2
 8004fb2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004fb6:	e03e      	b.n	8005036 <UART_SetConfig+0x1d6>
 8004fb8:	2304      	movs	r3, #4
 8004fba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004fbe:	e03a      	b.n	8005036 <UART_SetConfig+0x1d6>
 8004fc0:	2308      	movs	r3, #8
 8004fc2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004fc6:	e036      	b.n	8005036 <UART_SetConfig+0x1d6>
 8004fc8:	2310      	movs	r3, #16
 8004fca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004fce:	e032      	b.n	8005036 <UART_SetConfig+0x1d6>
 8004fd0:	697b      	ldr	r3, [r7, #20]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	4a43      	ldr	r2, [pc, #268]	@ (80050e4 <UART_SetConfig+0x284>)
 8004fd6:	4293      	cmp	r3, r2
 8004fd8:	d12a      	bne.n	8005030 <UART_SetConfig+0x1d0>
 8004fda:	f44f 6040 	mov.w	r0, #3072	@ 0xc00
 8004fde:	f7ff fdf5 	bl	8004bcc <LL_RCC_GetLPUARTClockSource>
 8004fe2:	4603      	mov	r3, r0
 8004fe4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004fe8:	d01a      	beq.n	8005020 <UART_SetConfig+0x1c0>
 8004fea:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004fee:	d81b      	bhi.n	8005028 <UART_SetConfig+0x1c8>
 8004ff0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004ff4:	d00c      	beq.n	8005010 <UART_SetConfig+0x1b0>
 8004ff6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004ffa:	d815      	bhi.n	8005028 <UART_SetConfig+0x1c8>
 8004ffc:	2b00      	cmp	r3, #0
 8004ffe:	d003      	beq.n	8005008 <UART_SetConfig+0x1a8>
 8005000:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005004:	d008      	beq.n	8005018 <UART_SetConfig+0x1b8>
 8005006:	e00f      	b.n	8005028 <UART_SetConfig+0x1c8>
 8005008:	2300      	movs	r3, #0
 800500a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800500e:	e012      	b.n	8005036 <UART_SetConfig+0x1d6>
 8005010:	2302      	movs	r3, #2
 8005012:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005016:	e00e      	b.n	8005036 <UART_SetConfig+0x1d6>
 8005018:	2304      	movs	r3, #4
 800501a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800501e:	e00a      	b.n	8005036 <UART_SetConfig+0x1d6>
 8005020:	2308      	movs	r3, #8
 8005022:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005026:	e006      	b.n	8005036 <UART_SetConfig+0x1d6>
 8005028:	2310      	movs	r3, #16
 800502a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800502e:	e002      	b.n	8005036 <UART_SetConfig+0x1d6>
 8005030:	2310      	movs	r3, #16
 8005032:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005036:	697b      	ldr	r3, [r7, #20]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	4a2a      	ldr	r2, [pc, #168]	@ (80050e4 <UART_SetConfig+0x284>)
 800503c:	4293      	cmp	r3, r2
 800503e:	f040 80a4 	bne.w	800518a <UART_SetConfig+0x32a>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005042:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8005046:	2b08      	cmp	r3, #8
 8005048:	d823      	bhi.n	8005092 <UART_SetConfig+0x232>
 800504a:	a201      	add	r2, pc, #4	@ (adr r2, 8005050 <UART_SetConfig+0x1f0>)
 800504c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005050:	08005075 	.word	0x08005075
 8005054:	08005093 	.word	0x08005093
 8005058:	0800507d 	.word	0x0800507d
 800505c:	08005093 	.word	0x08005093
 8005060:	08005083 	.word	0x08005083
 8005064:	08005093 	.word	0x08005093
 8005068:	08005093 	.word	0x08005093
 800506c:	08005093 	.word	0x08005093
 8005070:	0800508b 	.word	0x0800508b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005074:	f7fe fa5e 	bl	8003534 <HAL_RCC_GetPCLK1Freq>
 8005078:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800507a:	e010      	b.n	800509e <UART_SetConfig+0x23e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800507c:	4b1c      	ldr	r3, [pc, #112]	@ (80050f0 <UART_SetConfig+0x290>)
 800507e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005080:	e00d      	b.n	800509e <UART_SetConfig+0x23e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005082:	f7fe f9a3 	bl	80033cc <HAL_RCC_GetSysClockFreq>
 8005086:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005088:	e009      	b.n	800509e <UART_SetConfig+0x23e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800508a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800508e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005090:	e005      	b.n	800509e <UART_SetConfig+0x23e>
      default:
        pclk = 0U;
 8005092:	2300      	movs	r3, #0
 8005094:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8005096:	2301      	movs	r3, #1
 8005098:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800509c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800509e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	f000 8137 	beq.w	8005314 <UART_SetConfig+0x4b4>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80050a6:	697b      	ldr	r3, [r7, #20]
 80050a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050aa:	4a12      	ldr	r2, [pc, #72]	@ (80050f4 <UART_SetConfig+0x294>)
 80050ac:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80050b0:	461a      	mov	r2, r3
 80050b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050b4:	fbb3 f3f2 	udiv	r3, r3, r2
 80050b8:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80050ba:	697b      	ldr	r3, [r7, #20]
 80050bc:	685a      	ldr	r2, [r3, #4]
 80050be:	4613      	mov	r3, r2
 80050c0:	005b      	lsls	r3, r3, #1
 80050c2:	4413      	add	r3, r2
 80050c4:	69ba      	ldr	r2, [r7, #24]
 80050c6:	429a      	cmp	r2, r3
 80050c8:	d305      	bcc.n	80050d6 <UART_SetConfig+0x276>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80050ca:	697b      	ldr	r3, [r7, #20]
 80050cc:	685b      	ldr	r3, [r3, #4]
 80050ce:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80050d0:	69ba      	ldr	r2, [r7, #24]
 80050d2:	429a      	cmp	r2, r3
 80050d4:	d910      	bls.n	80050f8 <UART_SetConfig+0x298>
      {
        ret = HAL_ERROR;
 80050d6:	2301      	movs	r3, #1
 80050d8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80050dc:	e11a      	b.n	8005314 <UART_SetConfig+0x4b4>
 80050de:	bf00      	nop
 80050e0:	cfff69f3 	.word	0xcfff69f3
 80050e4:	40008000 	.word	0x40008000
 80050e8:	40013800 	.word	0x40013800
 80050ec:	40004400 	.word	0x40004400
 80050f0:	00f42400 	.word	0x00f42400
 80050f4:	0800b1c4 	.word	0x0800b1c4
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80050f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050fa:	2200      	movs	r2, #0
 80050fc:	60bb      	str	r3, [r7, #8]
 80050fe:	60fa      	str	r2, [r7, #12]
 8005100:	697b      	ldr	r3, [r7, #20]
 8005102:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005104:	4a8e      	ldr	r2, [pc, #568]	@ (8005340 <UART_SetConfig+0x4e0>)
 8005106:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800510a:	b29b      	uxth	r3, r3
 800510c:	2200      	movs	r2, #0
 800510e:	603b      	str	r3, [r7, #0]
 8005110:	607a      	str	r2, [r7, #4]
 8005112:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005116:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800511a:	f7fb f835 	bl	8000188 <__aeabi_uldivmod>
 800511e:	4602      	mov	r2, r0
 8005120:	460b      	mov	r3, r1
 8005122:	4610      	mov	r0, r2
 8005124:	4619      	mov	r1, r3
 8005126:	f04f 0200 	mov.w	r2, #0
 800512a:	f04f 0300 	mov.w	r3, #0
 800512e:	020b      	lsls	r3, r1, #8
 8005130:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8005134:	0202      	lsls	r2, r0, #8
 8005136:	6979      	ldr	r1, [r7, #20]
 8005138:	6849      	ldr	r1, [r1, #4]
 800513a:	0849      	lsrs	r1, r1, #1
 800513c:	2000      	movs	r0, #0
 800513e:	460c      	mov	r4, r1
 8005140:	4605      	mov	r5, r0
 8005142:	eb12 0804 	adds.w	r8, r2, r4
 8005146:	eb43 0905 	adc.w	r9, r3, r5
 800514a:	697b      	ldr	r3, [r7, #20]
 800514c:	685b      	ldr	r3, [r3, #4]
 800514e:	2200      	movs	r2, #0
 8005150:	469a      	mov	sl, r3
 8005152:	4693      	mov	fp, r2
 8005154:	4652      	mov	r2, sl
 8005156:	465b      	mov	r3, fp
 8005158:	4640      	mov	r0, r8
 800515a:	4649      	mov	r1, r9
 800515c:	f7fb f814 	bl	8000188 <__aeabi_uldivmod>
 8005160:	4602      	mov	r2, r0
 8005162:	460b      	mov	r3, r1
 8005164:	4613      	mov	r3, r2
 8005166:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005168:	6a3b      	ldr	r3, [r7, #32]
 800516a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800516e:	d308      	bcc.n	8005182 <UART_SetConfig+0x322>
 8005170:	6a3b      	ldr	r3, [r7, #32]
 8005172:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005176:	d204      	bcs.n	8005182 <UART_SetConfig+0x322>
        {
          huart->Instance->BRR = usartdiv;
 8005178:	697b      	ldr	r3, [r7, #20]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	6a3a      	ldr	r2, [r7, #32]
 800517e:	60da      	str	r2, [r3, #12]
 8005180:	e0c8      	b.n	8005314 <UART_SetConfig+0x4b4>
        }
        else
        {
          ret = HAL_ERROR;
 8005182:	2301      	movs	r3, #1
 8005184:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8005188:	e0c4      	b.n	8005314 <UART_SetConfig+0x4b4>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800518a:	697b      	ldr	r3, [r7, #20]
 800518c:	69db      	ldr	r3, [r3, #28]
 800518e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005192:	d167      	bne.n	8005264 <UART_SetConfig+0x404>
  {
    switch (clocksource)
 8005194:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8005198:	2b08      	cmp	r3, #8
 800519a:	d828      	bhi.n	80051ee <UART_SetConfig+0x38e>
 800519c:	a201      	add	r2, pc, #4	@ (adr r2, 80051a4 <UART_SetConfig+0x344>)
 800519e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80051a2:	bf00      	nop
 80051a4:	080051c9 	.word	0x080051c9
 80051a8:	080051d1 	.word	0x080051d1
 80051ac:	080051d9 	.word	0x080051d9
 80051b0:	080051ef 	.word	0x080051ef
 80051b4:	080051df 	.word	0x080051df
 80051b8:	080051ef 	.word	0x080051ef
 80051bc:	080051ef 	.word	0x080051ef
 80051c0:	080051ef 	.word	0x080051ef
 80051c4:	080051e7 	.word	0x080051e7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80051c8:	f7fe f9b4 	bl	8003534 <HAL_RCC_GetPCLK1Freq>
 80051cc:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80051ce:	e014      	b.n	80051fa <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80051d0:	f7fe f9c2 	bl	8003558 <HAL_RCC_GetPCLK2Freq>
 80051d4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80051d6:	e010      	b.n	80051fa <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80051d8:	4b5a      	ldr	r3, [pc, #360]	@ (8005344 <UART_SetConfig+0x4e4>)
 80051da:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80051dc:	e00d      	b.n	80051fa <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80051de:	f7fe f8f5 	bl	80033cc <HAL_RCC_GetSysClockFreq>
 80051e2:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80051e4:	e009      	b.n	80051fa <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80051e6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80051ea:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80051ec:	e005      	b.n	80051fa <UART_SetConfig+0x39a>
      default:
        pclk = 0U;
 80051ee:	2300      	movs	r3, #0
 80051f0:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80051f2:	2301      	movs	r3, #1
 80051f4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80051f8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80051fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	f000 8089 	beq.w	8005314 <UART_SetConfig+0x4b4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005202:	697b      	ldr	r3, [r7, #20]
 8005204:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005206:	4a4e      	ldr	r2, [pc, #312]	@ (8005340 <UART_SetConfig+0x4e0>)
 8005208:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800520c:	461a      	mov	r2, r3
 800520e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005210:	fbb3 f3f2 	udiv	r3, r3, r2
 8005214:	005a      	lsls	r2, r3, #1
 8005216:	697b      	ldr	r3, [r7, #20]
 8005218:	685b      	ldr	r3, [r3, #4]
 800521a:	085b      	lsrs	r3, r3, #1
 800521c:	441a      	add	r2, r3
 800521e:	697b      	ldr	r3, [r7, #20]
 8005220:	685b      	ldr	r3, [r3, #4]
 8005222:	fbb2 f3f3 	udiv	r3, r2, r3
 8005226:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005228:	6a3b      	ldr	r3, [r7, #32]
 800522a:	2b0f      	cmp	r3, #15
 800522c:	d916      	bls.n	800525c <UART_SetConfig+0x3fc>
 800522e:	6a3b      	ldr	r3, [r7, #32]
 8005230:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005234:	d212      	bcs.n	800525c <UART_SetConfig+0x3fc>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005236:	6a3b      	ldr	r3, [r7, #32]
 8005238:	b29b      	uxth	r3, r3
 800523a:	f023 030f 	bic.w	r3, r3, #15
 800523e:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005240:	6a3b      	ldr	r3, [r7, #32]
 8005242:	085b      	lsrs	r3, r3, #1
 8005244:	b29b      	uxth	r3, r3
 8005246:	f003 0307 	and.w	r3, r3, #7
 800524a:	b29a      	uxth	r2, r3
 800524c:	8bfb      	ldrh	r3, [r7, #30]
 800524e:	4313      	orrs	r3, r2
 8005250:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8005252:	697b      	ldr	r3, [r7, #20]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	8bfa      	ldrh	r2, [r7, #30]
 8005258:	60da      	str	r2, [r3, #12]
 800525a:	e05b      	b.n	8005314 <UART_SetConfig+0x4b4>
      }
      else
      {
        ret = HAL_ERROR;
 800525c:	2301      	movs	r3, #1
 800525e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8005262:	e057      	b.n	8005314 <UART_SetConfig+0x4b4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005264:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8005268:	2b08      	cmp	r3, #8
 800526a:	d828      	bhi.n	80052be <UART_SetConfig+0x45e>
 800526c:	a201      	add	r2, pc, #4	@ (adr r2, 8005274 <UART_SetConfig+0x414>)
 800526e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005272:	bf00      	nop
 8005274:	08005299 	.word	0x08005299
 8005278:	080052a1 	.word	0x080052a1
 800527c:	080052a9 	.word	0x080052a9
 8005280:	080052bf 	.word	0x080052bf
 8005284:	080052af 	.word	0x080052af
 8005288:	080052bf 	.word	0x080052bf
 800528c:	080052bf 	.word	0x080052bf
 8005290:	080052bf 	.word	0x080052bf
 8005294:	080052b7 	.word	0x080052b7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005298:	f7fe f94c 	bl	8003534 <HAL_RCC_GetPCLK1Freq>
 800529c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800529e:	e014      	b.n	80052ca <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80052a0:	f7fe f95a 	bl	8003558 <HAL_RCC_GetPCLK2Freq>
 80052a4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80052a6:	e010      	b.n	80052ca <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80052a8:	4b26      	ldr	r3, [pc, #152]	@ (8005344 <UART_SetConfig+0x4e4>)
 80052aa:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80052ac:	e00d      	b.n	80052ca <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80052ae:	f7fe f88d 	bl	80033cc <HAL_RCC_GetSysClockFreq>
 80052b2:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80052b4:	e009      	b.n	80052ca <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80052b6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80052ba:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80052bc:	e005      	b.n	80052ca <UART_SetConfig+0x46a>
      default:
        pclk = 0U;
 80052be:	2300      	movs	r3, #0
 80052c0:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80052c2:	2301      	movs	r3, #1
 80052c4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80052c8:	bf00      	nop
    }

    if (pclk != 0U)
 80052ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d021      	beq.n	8005314 <UART_SetConfig+0x4b4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80052d0:	697b      	ldr	r3, [r7, #20]
 80052d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052d4:	4a1a      	ldr	r2, [pc, #104]	@ (8005340 <UART_SetConfig+0x4e0>)
 80052d6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80052da:	461a      	mov	r2, r3
 80052dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052de:	fbb3 f2f2 	udiv	r2, r3, r2
 80052e2:	697b      	ldr	r3, [r7, #20]
 80052e4:	685b      	ldr	r3, [r3, #4]
 80052e6:	085b      	lsrs	r3, r3, #1
 80052e8:	441a      	add	r2, r3
 80052ea:	697b      	ldr	r3, [r7, #20]
 80052ec:	685b      	ldr	r3, [r3, #4]
 80052ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80052f2:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80052f4:	6a3b      	ldr	r3, [r7, #32]
 80052f6:	2b0f      	cmp	r3, #15
 80052f8:	d909      	bls.n	800530e <UART_SetConfig+0x4ae>
 80052fa:	6a3b      	ldr	r3, [r7, #32]
 80052fc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005300:	d205      	bcs.n	800530e <UART_SetConfig+0x4ae>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005302:	6a3b      	ldr	r3, [r7, #32]
 8005304:	b29a      	uxth	r2, r3
 8005306:	697b      	ldr	r3, [r7, #20]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	60da      	str	r2, [r3, #12]
 800530c:	e002      	b.n	8005314 <UART_SetConfig+0x4b4>
      }
      else
      {
        ret = HAL_ERROR;
 800530e:	2301      	movs	r3, #1
 8005310:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8005314:	697b      	ldr	r3, [r7, #20]
 8005316:	2201      	movs	r2, #1
 8005318:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800531c:	697b      	ldr	r3, [r7, #20]
 800531e:	2201      	movs	r2, #1
 8005320:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005324:	697b      	ldr	r3, [r7, #20]
 8005326:	2200      	movs	r2, #0
 8005328:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800532a:	697b      	ldr	r3, [r7, #20]
 800532c:	2200      	movs	r2, #0
 800532e:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8005330:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8005334:	4618      	mov	r0, r3
 8005336:	3730      	adds	r7, #48	@ 0x30
 8005338:	46bd      	mov	sp, r7
 800533a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800533e:	bf00      	nop
 8005340:	0800b1c4 	.word	0x0800b1c4
 8005344:	00f42400 	.word	0x00f42400

08005348 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005348:	b480      	push	{r7}
 800534a:	b083      	sub	sp, #12
 800534c:	af00      	add	r7, sp, #0
 800534e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005354:	f003 0308 	and.w	r3, r3, #8
 8005358:	2b00      	cmp	r3, #0
 800535a:	d00a      	beq.n	8005372 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	685b      	ldr	r3, [r3, #4]
 8005362:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	430a      	orrs	r2, r1
 8005370:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005376:	f003 0301 	and.w	r3, r3, #1
 800537a:	2b00      	cmp	r3, #0
 800537c:	d00a      	beq.n	8005394 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	685b      	ldr	r3, [r3, #4]
 8005384:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	430a      	orrs	r2, r1
 8005392:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005398:	f003 0302 	and.w	r3, r3, #2
 800539c:	2b00      	cmp	r3, #0
 800539e:	d00a      	beq.n	80053b6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	685b      	ldr	r3, [r3, #4]
 80053a6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	430a      	orrs	r2, r1
 80053b4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80053ba:	f003 0304 	and.w	r3, r3, #4
 80053be:	2b00      	cmp	r3, #0
 80053c0:	d00a      	beq.n	80053d8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	685b      	ldr	r3, [r3, #4]
 80053c8:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	430a      	orrs	r2, r1
 80053d6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80053dc:	f003 0310 	and.w	r3, r3, #16
 80053e0:	2b00      	cmp	r3, #0
 80053e2:	d00a      	beq.n	80053fa <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	689b      	ldr	r3, [r3, #8]
 80053ea:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	430a      	orrs	r2, r1
 80053f8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80053fe:	f003 0320 	and.w	r3, r3, #32
 8005402:	2b00      	cmp	r3, #0
 8005404:	d00a      	beq.n	800541c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	689b      	ldr	r3, [r3, #8]
 800540c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	430a      	orrs	r2, r1
 800541a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005420:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005424:	2b00      	cmp	r3, #0
 8005426:	d01a      	beq.n	800545e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	685b      	ldr	r3, [r3, #4]
 800542e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	430a      	orrs	r2, r1
 800543c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005442:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005446:	d10a      	bne.n	800545e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	685b      	ldr	r3, [r3, #4]
 800544e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	430a      	orrs	r2, r1
 800545c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005462:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005466:	2b00      	cmp	r3, #0
 8005468:	d00a      	beq.n	8005480 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	685b      	ldr	r3, [r3, #4]
 8005470:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	430a      	orrs	r2, r1
 800547e:	605a      	str	r2, [r3, #4]
  }
}
 8005480:	bf00      	nop
 8005482:	370c      	adds	r7, #12
 8005484:	46bd      	mov	sp, r7
 8005486:	bc80      	pop	{r7}
 8005488:	4770      	bx	lr

0800548a <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800548a:	b580      	push	{r7, lr}
 800548c:	b086      	sub	sp, #24
 800548e:	af02      	add	r7, sp, #8
 8005490:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	2200      	movs	r2, #0
 8005496:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800549a:	f7fb fbbb 	bl	8000c14 <HAL_GetTick>
 800549e:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	f003 0308 	and.w	r3, r3, #8
 80054aa:	2b08      	cmp	r3, #8
 80054ac:	d10e      	bne.n	80054cc <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80054ae:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80054b2:	9300      	str	r3, [sp, #0]
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	2200      	movs	r2, #0
 80054b8:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80054bc:	6878      	ldr	r0, [r7, #4]
 80054be:	f000 f832 	bl	8005526 <UART_WaitOnFlagUntilTimeout>
 80054c2:	4603      	mov	r3, r0
 80054c4:	2b00      	cmp	r3, #0
 80054c6:	d001      	beq.n	80054cc <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80054c8:	2303      	movs	r3, #3
 80054ca:	e028      	b.n	800551e <UART_CheckIdleState+0x94>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	f003 0304 	and.w	r3, r3, #4
 80054d6:	2b04      	cmp	r3, #4
 80054d8:	d10e      	bne.n	80054f8 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80054da:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80054de:	9300      	str	r3, [sp, #0]
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	2200      	movs	r2, #0
 80054e4:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80054e8:	6878      	ldr	r0, [r7, #4]
 80054ea:	f000 f81c 	bl	8005526 <UART_WaitOnFlagUntilTimeout>
 80054ee:	4603      	mov	r3, r0
 80054f0:	2b00      	cmp	r3, #0
 80054f2:	d001      	beq.n	80054f8 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80054f4:	2303      	movs	r3, #3
 80054f6:	e012      	b.n	800551e <UART_CheckIdleState+0x94>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	2220      	movs	r2, #32
 80054fc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	2220      	movs	r2, #32
 8005504:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	2200      	movs	r2, #0
 800550c:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	2200      	movs	r2, #0
 8005512:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	2200      	movs	r2, #0
 8005518:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800551c:	2300      	movs	r3, #0
}
 800551e:	4618      	mov	r0, r3
 8005520:	3710      	adds	r7, #16
 8005522:	46bd      	mov	sp, r7
 8005524:	bd80      	pop	{r7, pc}

08005526 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005526:	b580      	push	{r7, lr}
 8005528:	b09c      	sub	sp, #112	@ 0x70
 800552a:	af00      	add	r7, sp, #0
 800552c:	60f8      	str	r0, [r7, #12]
 800552e:	60b9      	str	r1, [r7, #8]
 8005530:	603b      	str	r3, [r7, #0]
 8005532:	4613      	mov	r3, r2
 8005534:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005536:	e0af      	b.n	8005698 <UART_WaitOnFlagUntilTimeout+0x172>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005538:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800553a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800553e:	f000 80ab 	beq.w	8005698 <UART_WaitOnFlagUntilTimeout+0x172>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005542:	f7fb fb67 	bl	8000c14 <HAL_GetTick>
 8005546:	4602      	mov	r2, r0
 8005548:	683b      	ldr	r3, [r7, #0]
 800554a:	1ad3      	subs	r3, r2, r3
 800554c:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 800554e:	429a      	cmp	r2, r3
 8005550:	d302      	bcc.n	8005558 <UART_WaitOnFlagUntilTimeout+0x32>
 8005552:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005554:	2b00      	cmp	r3, #0
 8005556:	d140      	bne.n	80055da <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800555e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005560:	e853 3f00 	ldrex	r3, [r3]
 8005564:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8005566:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005568:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 800556c:	667b      	str	r3, [r7, #100]	@ 0x64
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	461a      	mov	r2, r3
 8005574:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005576:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005578:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800557a:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800557c:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800557e:	e841 2300 	strex	r3, r2, [r1]
 8005582:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 8005584:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005586:	2b00      	cmp	r3, #0
 8005588:	d1e6      	bne.n	8005558 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	3308      	adds	r3, #8
 8005590:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005592:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005594:	e853 3f00 	ldrex	r3, [r3]
 8005598:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800559a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800559c:	f023 0301 	bic.w	r3, r3, #1
 80055a0:	663b      	str	r3, [r7, #96]	@ 0x60
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	3308      	adds	r3, #8
 80055a8:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80055aa:	64ba      	str	r2, [r7, #72]	@ 0x48
 80055ac:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055ae:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80055b0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80055b2:	e841 2300 	strex	r3, r2, [r1]
 80055b6:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 80055b8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80055ba:	2b00      	cmp	r3, #0
 80055bc:	d1e5      	bne.n	800558a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	2220      	movs	r2, #32
 80055c2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
        huart->RxState = HAL_UART_STATE_READY;
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	2220      	movs	r2, #32
 80055ca:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        __HAL_UNLOCK(huart);
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	2200      	movs	r2, #0
 80055d2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

        return HAL_TIMEOUT;
 80055d6:	2303      	movs	r3, #3
 80055d8:	e06f      	b.n	80056ba <UART_WaitOnFlagUntilTimeout+0x194>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	f003 0304 	and.w	r3, r3, #4
 80055e4:	2b00      	cmp	r3, #0
 80055e6:	d057      	beq.n	8005698 <UART_WaitOnFlagUntilTimeout+0x172>
 80055e8:	68bb      	ldr	r3, [r7, #8]
 80055ea:	2b80      	cmp	r3, #128	@ 0x80
 80055ec:	d054      	beq.n	8005698 <UART_WaitOnFlagUntilTimeout+0x172>
 80055ee:	68bb      	ldr	r3, [r7, #8]
 80055f0:	2b40      	cmp	r3, #64	@ 0x40
 80055f2:	d051      	beq.n	8005698 <UART_WaitOnFlagUntilTimeout+0x172>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	69db      	ldr	r3, [r3, #28]
 80055fa:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80055fe:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005602:	d149      	bne.n	8005698 <UART_WaitOnFlagUntilTimeout+0x172>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800560c:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005614:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005616:	e853 3f00 	ldrex	r3, [r3]
 800561a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800561c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800561e:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 8005622:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	461a      	mov	r2, r3
 800562a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800562c:	637b      	str	r3, [r7, #52]	@ 0x34
 800562e:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005630:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005632:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005634:	e841 2300 	strex	r3, r2, [r1]
 8005638:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800563a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800563c:	2b00      	cmp	r3, #0
 800563e:	d1e6      	bne.n	800560e <UART_WaitOnFlagUntilTimeout+0xe8>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	3308      	adds	r3, #8
 8005646:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005648:	697b      	ldr	r3, [r7, #20]
 800564a:	e853 3f00 	ldrex	r3, [r3]
 800564e:	613b      	str	r3, [r7, #16]
   return(result);
 8005650:	693b      	ldr	r3, [r7, #16]
 8005652:	f023 0301 	bic.w	r3, r3, #1
 8005656:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	3308      	adds	r3, #8
 800565e:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8005660:	623a      	str	r2, [r7, #32]
 8005662:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005664:	69f9      	ldr	r1, [r7, #28]
 8005666:	6a3a      	ldr	r2, [r7, #32]
 8005668:	e841 2300 	strex	r3, r2, [r1]
 800566c:	61bb      	str	r3, [r7, #24]
   return(result);
 800566e:	69bb      	ldr	r3, [r7, #24]
 8005670:	2b00      	cmp	r3, #0
 8005672:	d1e5      	bne.n	8005640 <UART_WaitOnFlagUntilTimeout+0x11a>

          huart->gState = HAL_UART_STATE_READY;
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	2220      	movs	r2, #32
 8005678:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
          huart->RxState = HAL_UART_STATE_READY;
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	2220      	movs	r2, #32
 8005680:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	2220      	movs	r2, #32
 8005688:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	2200      	movs	r2, #0
 8005690:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8005694:	2303      	movs	r3, #3
 8005696:	e010      	b.n	80056ba <UART_WaitOnFlagUntilTimeout+0x194>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	69da      	ldr	r2, [r3, #28]
 800569e:	68bb      	ldr	r3, [r7, #8]
 80056a0:	4013      	ands	r3, r2
 80056a2:	68ba      	ldr	r2, [r7, #8]
 80056a4:	429a      	cmp	r2, r3
 80056a6:	bf0c      	ite	eq
 80056a8:	2301      	moveq	r3, #1
 80056aa:	2300      	movne	r3, #0
 80056ac:	b2db      	uxtb	r3, r3
 80056ae:	461a      	mov	r2, r3
 80056b0:	79fb      	ldrb	r3, [r7, #7]
 80056b2:	429a      	cmp	r2, r3
 80056b4:	f43f af40 	beq.w	8005538 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80056b8:	2300      	movs	r3, #0
}
 80056ba:	4618      	mov	r0, r3
 80056bc:	3770      	adds	r7, #112	@ 0x70
 80056be:	46bd      	mov	sp, r7
 80056c0:	bd80      	pop	{r7, pc}
	...

080056c4 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80056c4:	b480      	push	{r7}
 80056c6:	b0a3      	sub	sp, #140	@ 0x8c
 80056c8:	af00      	add	r7, sp, #0
 80056ca:	60f8      	str	r0, [r7, #12]
 80056cc:	60b9      	str	r1, [r7, #8]
 80056ce:	4613      	mov	r3, r2
 80056d0:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	68ba      	ldr	r2, [r7, #8]
 80056d6:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	88fa      	ldrh	r2, [r7, #6]
 80056dc:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	88fa      	ldrh	r2, [r7, #6]
 80056e4:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	2200      	movs	r2, #0
 80056ec:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	689b      	ldr	r3, [r3, #8]
 80056f2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80056f6:	d10e      	bne.n	8005716 <UART_Start_Receive_IT+0x52>
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	691b      	ldr	r3, [r3, #16]
 80056fc:	2b00      	cmp	r3, #0
 80056fe:	d105      	bne.n	800570c <UART_Start_Receive_IT+0x48>
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8005706:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800570a:	e02d      	b.n	8005768 <UART_Start_Receive_IT+0xa4>
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	22ff      	movs	r2, #255	@ 0xff
 8005710:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8005714:	e028      	b.n	8005768 <UART_Start_Receive_IT+0xa4>
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	689b      	ldr	r3, [r3, #8]
 800571a:	2b00      	cmp	r3, #0
 800571c:	d10d      	bne.n	800573a <UART_Start_Receive_IT+0x76>
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	691b      	ldr	r3, [r3, #16]
 8005722:	2b00      	cmp	r3, #0
 8005724:	d104      	bne.n	8005730 <UART_Start_Receive_IT+0x6c>
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	22ff      	movs	r2, #255	@ 0xff
 800572a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800572e:	e01b      	b.n	8005768 <UART_Start_Receive_IT+0xa4>
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	227f      	movs	r2, #127	@ 0x7f
 8005734:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8005738:	e016      	b.n	8005768 <UART_Start_Receive_IT+0xa4>
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	689b      	ldr	r3, [r3, #8]
 800573e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005742:	d10d      	bne.n	8005760 <UART_Start_Receive_IT+0x9c>
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	691b      	ldr	r3, [r3, #16]
 8005748:	2b00      	cmp	r3, #0
 800574a:	d104      	bne.n	8005756 <UART_Start_Receive_IT+0x92>
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	227f      	movs	r2, #127	@ 0x7f
 8005750:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8005754:	e008      	b.n	8005768 <UART_Start_Receive_IT+0xa4>
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	223f      	movs	r2, #63	@ 0x3f
 800575a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800575e:	e003      	b.n	8005768 <UART_Start_Receive_IT+0xa4>
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	2200      	movs	r2, #0
 8005764:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	2200      	movs	r2, #0
 800576c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	2222      	movs	r2, #34	@ 0x22
 8005774:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	3308      	adds	r3, #8
 800577e:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005780:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005782:	e853 3f00 	ldrex	r3, [r3]
 8005786:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8005788:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800578a:	f043 0301 	orr.w	r3, r3, #1
 800578e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	3308      	adds	r3, #8
 8005798:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800579c:	673a      	str	r2, [r7, #112]	@ 0x70
 800579e:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057a0:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 80057a2:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 80057a4:	e841 2300 	strex	r3, r2, [r1]
 80057a8:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 80057aa:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	d1e3      	bne.n	8005778 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80057b4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80057b8:	d14f      	bne.n	800585a <UART_Start_Receive_IT+0x196>
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80057c0:	88fa      	ldrh	r2, [r7, #6]
 80057c2:	429a      	cmp	r2, r3
 80057c4:	d349      	bcc.n	800585a <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	689b      	ldr	r3, [r3, #8]
 80057ca:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80057ce:	d107      	bne.n	80057e0 <UART_Start_Receive_IT+0x11c>
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	691b      	ldr	r3, [r3, #16]
 80057d4:	2b00      	cmp	r3, #0
 80057d6:	d103      	bne.n	80057e0 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 80057d8:	68fb      	ldr	r3, [r7, #12]
 80057da:	4a46      	ldr	r2, [pc, #280]	@ (80058f4 <UART_Start_Receive_IT+0x230>)
 80057dc:	675a      	str	r2, [r3, #116]	@ 0x74
 80057de:	e002      	b.n	80057e6 <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	4a45      	ldr	r2, [pc, #276]	@ (80058f8 <UART_Start_Receive_IT+0x234>)
 80057e4:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	691b      	ldr	r3, [r3, #16]
 80057ea:	2b00      	cmp	r3, #0
 80057ec:	d01a      	beq.n	8005824 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057f4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80057f6:	e853 3f00 	ldrex	r3, [r3]
 80057fa:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80057fc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80057fe:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005802:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	461a      	mov	r2, r3
 800580c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8005810:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005812:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005814:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8005816:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8005818:	e841 2300 	strex	r3, r2, [r1]
 800581c:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 800581e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005820:	2b00      	cmp	r3, #0
 8005822:	d1e4      	bne.n	80057ee <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	3308      	adds	r3, #8
 800582a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800582c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800582e:	e853 3f00 	ldrex	r3, [r3]
 8005832:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005834:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005836:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800583a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	3308      	adds	r3, #8
 8005842:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8005844:	64ba      	str	r2, [r7, #72]	@ 0x48
 8005846:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005848:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800584a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800584c:	e841 2300 	strex	r3, r2, [r1]
 8005850:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8005852:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005854:	2b00      	cmp	r3, #0
 8005856:	d1e5      	bne.n	8005824 <UART_Start_Receive_IT+0x160>
 8005858:	e046      	b.n	80058e8 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	689b      	ldr	r3, [r3, #8]
 800585e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005862:	d107      	bne.n	8005874 <UART_Start_Receive_IT+0x1b0>
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	691b      	ldr	r3, [r3, #16]
 8005868:	2b00      	cmp	r3, #0
 800586a:	d103      	bne.n	8005874 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	4a23      	ldr	r2, [pc, #140]	@ (80058fc <UART_Start_Receive_IT+0x238>)
 8005870:	675a      	str	r2, [r3, #116]	@ 0x74
 8005872:	e002      	b.n	800587a <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	4a22      	ldr	r2, [pc, #136]	@ (8005900 <UART_Start_Receive_IT+0x23c>)
 8005878:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800587a:	68fb      	ldr	r3, [r7, #12]
 800587c:	691b      	ldr	r3, [r3, #16]
 800587e:	2b00      	cmp	r3, #0
 8005880:	d019      	beq.n	80058b6 <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8005882:	68fb      	ldr	r3, [r7, #12]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005888:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800588a:	e853 3f00 	ldrex	r3, [r3]
 800588e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005890:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005892:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8005896:	677b      	str	r3, [r7, #116]	@ 0x74
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	461a      	mov	r2, r3
 800589e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80058a0:	637b      	str	r3, [r7, #52]	@ 0x34
 80058a2:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058a4:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80058a6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80058a8:	e841 2300 	strex	r3, r2, [r1]
 80058ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 80058ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80058b0:	2b00      	cmp	r3, #0
 80058b2:	d1e6      	bne.n	8005882 <UART_Start_Receive_IT+0x1be>
 80058b4:	e018      	b.n	80058e8 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058bc:	697b      	ldr	r3, [r7, #20]
 80058be:	e853 3f00 	ldrex	r3, [r3]
 80058c2:	613b      	str	r3, [r7, #16]
   return(result);
 80058c4:	693b      	ldr	r3, [r7, #16]
 80058c6:	f043 0320 	orr.w	r3, r3, #32
 80058ca:	67bb      	str	r3, [r7, #120]	@ 0x78
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	461a      	mov	r2, r3
 80058d2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80058d4:	623b      	str	r3, [r7, #32]
 80058d6:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058d8:	69f9      	ldr	r1, [r7, #28]
 80058da:	6a3a      	ldr	r2, [r7, #32]
 80058dc:	e841 2300 	strex	r3, r2, [r1]
 80058e0:	61bb      	str	r3, [r7, #24]
   return(result);
 80058e2:	69bb      	ldr	r3, [r7, #24]
 80058e4:	2b00      	cmp	r3, #0
 80058e6:	d1e6      	bne.n	80058b6 <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 80058e8:	2300      	movs	r3, #0
}
 80058ea:	4618      	mov	r0, r3
 80058ec:	378c      	adds	r7, #140	@ 0x8c
 80058ee:	46bd      	mov	sp, r7
 80058f0:	bc80      	pop	{r7}
 80058f2:	4770      	bx	lr
 80058f4:	08006255 	.word	0x08006255
 80058f8:	08005ef5 	.word	0x08005ef5
 80058fc:	08005d3d 	.word	0x08005d3d
 8005900:	08005b85 	.word	0x08005b85

08005904 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8005904:	b480      	push	{r7}
 8005906:	b08f      	sub	sp, #60	@ 0x3c
 8005908:	af00      	add	r7, sp, #0
 800590a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005912:	6a3b      	ldr	r3, [r7, #32]
 8005914:	e853 3f00 	ldrex	r3, [r3]
 8005918:	61fb      	str	r3, [r7, #28]
   return(result);
 800591a:	69fb      	ldr	r3, [r7, #28]
 800591c:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8005920:	637b      	str	r3, [r7, #52]	@ 0x34
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	461a      	mov	r2, r3
 8005928:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800592a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800592c:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800592e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005930:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005932:	e841 2300 	strex	r3, r2, [r1]
 8005936:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005938:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800593a:	2b00      	cmp	r3, #0
 800593c:	d1e6      	bne.n	800590c <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	3308      	adds	r3, #8
 8005944:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005946:	68fb      	ldr	r3, [r7, #12]
 8005948:	e853 3f00 	ldrex	r3, [r3]
 800594c:	60bb      	str	r3, [r7, #8]
   return(result);
 800594e:	68bb      	ldr	r3, [r7, #8]
 8005950:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8005954:	633b      	str	r3, [r7, #48]	@ 0x30
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	3308      	adds	r3, #8
 800595c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800595e:	61ba      	str	r2, [r7, #24]
 8005960:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005962:	6979      	ldr	r1, [r7, #20]
 8005964:	69ba      	ldr	r2, [r7, #24]
 8005966:	e841 2300 	strex	r3, r2, [r1]
 800596a:	613b      	str	r3, [r7, #16]
   return(result);
 800596c:	693b      	ldr	r3, [r7, #16]
 800596e:	2b00      	cmp	r3, #0
 8005970:	d1e5      	bne.n	800593e <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	2220      	movs	r2, #32
 8005976:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 800597a:	bf00      	nop
 800597c:	373c      	adds	r7, #60	@ 0x3c
 800597e:	46bd      	mov	sp, r7
 8005980:	bc80      	pop	{r7}
 8005982:	4770      	bx	lr

08005984 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005984:	b480      	push	{r7}
 8005986:	b095      	sub	sp, #84	@ 0x54
 8005988:	af00      	add	r7, sp, #0
 800598a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005992:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005994:	e853 3f00 	ldrex	r3, [r3]
 8005998:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800599a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800599c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80059a0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	461a      	mov	r2, r3
 80059a8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80059aa:	643b      	str	r3, [r7, #64]	@ 0x40
 80059ac:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059ae:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80059b0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80059b2:	e841 2300 	strex	r3, r2, [r1]
 80059b6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80059b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d1e6      	bne.n	800598c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	3308      	adds	r3, #8
 80059c4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059c6:	6a3b      	ldr	r3, [r7, #32]
 80059c8:	e853 3f00 	ldrex	r3, [r3]
 80059cc:	61fb      	str	r3, [r7, #28]
   return(result);
 80059ce:	69fb      	ldr	r3, [r7, #28]
 80059d0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80059d4:	f023 0301 	bic.w	r3, r3, #1
 80059d8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	3308      	adds	r3, #8
 80059e0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80059e2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80059e4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059e6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80059e8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80059ea:	e841 2300 	strex	r3, r2, [r1]
 80059ee:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80059f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	d1e3      	bne.n	80059be <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80059fa:	2b01      	cmp	r3, #1
 80059fc:	d118      	bne.n	8005a30 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	e853 3f00 	ldrex	r3, [r3]
 8005a0a:	60bb      	str	r3, [r7, #8]
   return(result);
 8005a0c:	68bb      	ldr	r3, [r7, #8]
 8005a0e:	f023 0310 	bic.w	r3, r3, #16
 8005a12:	647b      	str	r3, [r7, #68]	@ 0x44
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	461a      	mov	r2, r3
 8005a1a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005a1c:	61bb      	str	r3, [r7, #24]
 8005a1e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a20:	6979      	ldr	r1, [r7, #20]
 8005a22:	69ba      	ldr	r2, [r7, #24]
 8005a24:	e841 2300 	strex	r3, r2, [r1]
 8005a28:	613b      	str	r3, [r7, #16]
   return(result);
 8005a2a:	693b      	ldr	r3, [r7, #16]
 8005a2c:	2b00      	cmp	r3, #0
 8005a2e:	d1e6      	bne.n	80059fe <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	2220      	movs	r2, #32
 8005a34:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	2200      	movs	r2, #0
 8005a3c:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	2200      	movs	r2, #0
 8005a42:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8005a44:	bf00      	nop
 8005a46:	3754      	adds	r7, #84	@ 0x54
 8005a48:	46bd      	mov	sp, r7
 8005a4a:	bc80      	pop	{r7}
 8005a4c:	4770      	bx	lr

08005a4e <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8005a4e:	b580      	push	{r7, lr}
 8005a50:	b090      	sub	sp, #64	@ 0x40
 8005a52:	af00      	add	r7, sp, #0
 8005a54:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a5a:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	f003 0320 	and.w	r3, r3, #32
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	d137      	bne.n	8005ada <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 8005a6a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005a6c:	2200      	movs	r2, #0
 8005a6e:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8005a72:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	3308      	adds	r3, #8
 8005a78:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a7c:	e853 3f00 	ldrex	r3, [r3]
 8005a80:	623b      	str	r3, [r7, #32]
   return(result);
 8005a82:	6a3b      	ldr	r3, [r7, #32]
 8005a84:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005a88:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005a8a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	3308      	adds	r3, #8
 8005a90:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8005a92:	633a      	str	r2, [r7, #48]	@ 0x30
 8005a94:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a96:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005a98:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005a9a:	e841 2300 	strex	r3, r2, [r1]
 8005a9e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005aa0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005aa2:	2b00      	cmp	r3, #0
 8005aa4:	d1e5      	bne.n	8005a72 <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005aa6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005aac:	693b      	ldr	r3, [r7, #16]
 8005aae:	e853 3f00 	ldrex	r3, [r3]
 8005ab2:	60fb      	str	r3, [r7, #12]
   return(result);
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005aba:	637b      	str	r3, [r7, #52]	@ 0x34
 8005abc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	461a      	mov	r2, r3
 8005ac2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005ac4:	61fb      	str	r3, [r7, #28]
 8005ac6:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ac8:	69b9      	ldr	r1, [r7, #24]
 8005aca:	69fa      	ldr	r2, [r7, #28]
 8005acc:	e841 2300 	strex	r3, r2, [r1]
 8005ad0:	617b      	str	r3, [r7, #20]
   return(result);
 8005ad2:	697b      	ldr	r3, [r7, #20]
 8005ad4:	2b00      	cmp	r3, #0
 8005ad6:	d1e6      	bne.n	8005aa6 <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8005ad8:	e002      	b.n	8005ae0 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8005ada:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8005adc:	f7fb fcf6 	bl	80014cc <HAL_UART_TxCpltCallback>
}
 8005ae0:	bf00      	nop
 8005ae2:	3740      	adds	r7, #64	@ 0x40
 8005ae4:	46bd      	mov	sp, r7
 8005ae6:	bd80      	pop	{r7, pc}

08005ae8 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8005ae8:	b580      	push	{r7, lr}
 8005aea:	b084      	sub	sp, #16
 8005aec:	af00      	add	r7, sp, #0
 8005aee:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005af4:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8005af6:	68f8      	ldr	r0, [r7, #12]
 8005af8:	f7ff f994 	bl	8004e24 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005afc:	bf00      	nop
 8005afe:	3710      	adds	r7, #16
 8005b00:	46bd      	mov	sp, r7
 8005b02:	bd80      	pop	{r7, pc}

08005b04 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8005b04:	b580      	push	{r7, lr}
 8005b06:	b086      	sub	sp, #24
 8005b08:	af00      	add	r7, sp, #0
 8005b0a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b10:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8005b12:	697b      	ldr	r3, [r7, #20]
 8005b14:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005b18:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8005b1a:	697b      	ldr	r3, [r7, #20]
 8005b1c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005b20:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8005b22:	697b      	ldr	r3, [r7, #20]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	689b      	ldr	r3, [r3, #8]
 8005b28:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005b2c:	2b80      	cmp	r3, #128	@ 0x80
 8005b2e:	d109      	bne.n	8005b44 <UART_DMAError+0x40>
 8005b30:	693b      	ldr	r3, [r7, #16]
 8005b32:	2b21      	cmp	r3, #33	@ 0x21
 8005b34:	d106      	bne.n	8005b44 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8005b36:	697b      	ldr	r3, [r7, #20]
 8005b38:	2200      	movs	r2, #0
 8005b3a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 8005b3e:	6978      	ldr	r0, [r7, #20]
 8005b40:	f7ff fee0 	bl	8005904 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8005b44:	697b      	ldr	r3, [r7, #20]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	689b      	ldr	r3, [r3, #8]
 8005b4a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005b4e:	2b40      	cmp	r3, #64	@ 0x40
 8005b50:	d109      	bne.n	8005b66 <UART_DMAError+0x62>
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	2b22      	cmp	r3, #34	@ 0x22
 8005b56:	d106      	bne.n	8005b66 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8005b58:	697b      	ldr	r3, [r7, #20]
 8005b5a:	2200      	movs	r2, #0
 8005b5c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 8005b60:	6978      	ldr	r0, [r7, #20]
 8005b62:	f7ff ff0f 	bl	8005984 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8005b66:	697b      	ldr	r3, [r7, #20]
 8005b68:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005b6c:	f043 0210 	orr.w	r2, r3, #16
 8005b70:	697b      	ldr	r3, [r7, #20]
 8005b72:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005b76:	6978      	ldr	r0, [r7, #20]
 8005b78:	f7ff f95d 	bl	8004e36 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005b7c:	bf00      	nop
 8005b7e:	3718      	adds	r7, #24
 8005b80:	46bd      	mov	sp, r7
 8005b82:	bd80      	pop	{r7, pc}

08005b84 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8005b84:	b580      	push	{r7, lr}
 8005b86:	b09c      	sub	sp, #112	@ 0x70
 8005b88:	af00      	add	r7, sp, #0
 8005b8a:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8005b92:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005b9c:	2b22      	cmp	r3, #34	@ 0x22
 8005b9e:	f040 80be 	bne.w	8005d1e <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ba8:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8005bac:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8005bb0:	b2d9      	uxtb	r1, r3
 8005bb2:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8005bb6:	b2da      	uxtb	r2, r3
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005bbc:	400a      	ands	r2, r1
 8005bbe:	b2d2      	uxtb	r2, r2
 8005bc0:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005bc6:	1c5a      	adds	r2, r3, #1
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8005bd2:	b29b      	uxth	r3, r3
 8005bd4:	3b01      	subs	r3, #1
 8005bd6:	b29a      	uxth	r2, r3
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8005be4:	b29b      	uxth	r3, r3
 8005be6:	2b00      	cmp	r3, #0
 8005be8:	f040 80a1 	bne.w	8005d2e <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005bf2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005bf4:	e853 3f00 	ldrex	r3, [r3]
 8005bf8:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005bfa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005bfc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005c00:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	461a      	mov	r2, r3
 8005c08:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005c0a:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005c0c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c0e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005c10:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005c12:	e841 2300 	strex	r3, r2, [r1]
 8005c16:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005c18:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005c1a:	2b00      	cmp	r3, #0
 8005c1c:	d1e6      	bne.n	8005bec <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	3308      	adds	r3, #8
 8005c24:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c26:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c28:	e853 3f00 	ldrex	r3, [r3]
 8005c2c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005c2e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005c30:	f023 0301 	bic.w	r3, r3, #1
 8005c34:	667b      	str	r3, [r7, #100]	@ 0x64
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	3308      	adds	r3, #8
 8005c3c:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8005c3e:	647a      	str	r2, [r7, #68]	@ 0x44
 8005c40:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c42:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005c44:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005c46:	e841 2300 	strex	r3, r2, [r1]
 8005c4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005c4c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005c4e:	2b00      	cmp	r3, #0
 8005c50:	d1e5      	bne.n	8005c1e <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	2220      	movs	r2, #32
 8005c56:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	2200      	movs	r2, #0
 8005c5e:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	2200      	movs	r2, #0
 8005c64:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	4a33      	ldr	r2, [pc, #204]	@ (8005d38 <UART_RxISR_8BIT+0x1b4>)
 8005c6c:	4293      	cmp	r3, r2
 8005c6e:	d01f      	beq.n	8005cb0 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	685b      	ldr	r3, [r3, #4]
 8005c76:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005c7a:	2b00      	cmp	r3, #0
 8005c7c:	d018      	beq.n	8005cb0 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c86:	e853 3f00 	ldrex	r3, [r3]
 8005c8a:	623b      	str	r3, [r7, #32]
   return(result);
 8005c8c:	6a3b      	ldr	r3, [r7, #32]
 8005c8e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005c92:	663b      	str	r3, [r7, #96]	@ 0x60
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	461a      	mov	r2, r3
 8005c9a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005c9c:	633b      	str	r3, [r7, #48]	@ 0x30
 8005c9e:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ca0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005ca2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005ca4:	e841 2300 	strex	r3, r2, [r1]
 8005ca8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005caa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005cac:	2b00      	cmp	r3, #0
 8005cae:	d1e6      	bne.n	8005c7e <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005cb4:	2b01      	cmp	r3, #1
 8005cb6:	d12e      	bne.n	8005d16 <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	2200      	movs	r2, #0
 8005cbc:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cc4:	693b      	ldr	r3, [r7, #16]
 8005cc6:	e853 3f00 	ldrex	r3, [r3]
 8005cca:	60fb      	str	r3, [r7, #12]
   return(result);
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	f023 0310 	bic.w	r3, r3, #16
 8005cd2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	461a      	mov	r2, r3
 8005cda:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005cdc:	61fb      	str	r3, [r7, #28]
 8005cde:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ce0:	69b9      	ldr	r1, [r7, #24]
 8005ce2:	69fa      	ldr	r2, [r7, #28]
 8005ce4:	e841 2300 	strex	r3, r2, [r1]
 8005ce8:	617b      	str	r3, [r7, #20]
   return(result);
 8005cea:	697b      	ldr	r3, [r7, #20]
 8005cec:	2b00      	cmp	r3, #0
 8005cee:	d1e6      	bne.n	8005cbe <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	69db      	ldr	r3, [r3, #28]
 8005cf6:	f003 0310 	and.w	r3, r3, #16
 8005cfa:	2b10      	cmp	r3, #16
 8005cfc:	d103      	bne.n	8005d06 <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	2210      	movs	r2, #16
 8005d04:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8005d0c:	4619      	mov	r1, r3
 8005d0e:	6878      	ldr	r0, [r7, #4]
 8005d10:	f7ff f89a 	bl	8004e48 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8005d14:	e00b      	b.n	8005d2e <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8005d16:	6878      	ldr	r0, [r7, #4]
 8005d18:	f7fb fbee 	bl	80014f8 <HAL_UART_RxCpltCallback>
}
 8005d1c:	e007      	b.n	8005d2e <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	699a      	ldr	r2, [r3, #24]
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	f042 0208 	orr.w	r2, r2, #8
 8005d2c:	619a      	str	r2, [r3, #24]
}
 8005d2e:	bf00      	nop
 8005d30:	3770      	adds	r7, #112	@ 0x70
 8005d32:	46bd      	mov	sp, r7
 8005d34:	bd80      	pop	{r7, pc}
 8005d36:	bf00      	nop
 8005d38:	40008000 	.word	0x40008000

08005d3c <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8005d3c:	b580      	push	{r7, lr}
 8005d3e:	b09c      	sub	sp, #112	@ 0x70
 8005d40:	af00      	add	r7, sp, #0
 8005d42:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8005d4a:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005d54:	2b22      	cmp	r3, #34	@ 0x22
 8005d56:	f040 80be 	bne.w	8005ed6 <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d60:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005d68:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8005d6a:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8005d6e:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8005d72:	4013      	ands	r3, r2
 8005d74:	b29a      	uxth	r2, r3
 8005d76:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005d78:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005d7e:	1c9a      	adds	r2, r3, #2
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8005d8a:	b29b      	uxth	r3, r3
 8005d8c:	3b01      	subs	r3, #1
 8005d8e:	b29a      	uxth	r2, r3
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8005d9c:	b29b      	uxth	r3, r3
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	f040 80a1 	bne.w	8005ee6 <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005daa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005dac:	e853 3f00 	ldrex	r3, [r3]
 8005db0:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8005db2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005db4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005db8:	667b      	str	r3, [r7, #100]	@ 0x64
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	461a      	mov	r2, r3
 8005dc0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005dc2:	657b      	str	r3, [r7, #84]	@ 0x54
 8005dc4:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005dc6:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8005dc8:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8005dca:	e841 2300 	strex	r3, r2, [r1]
 8005dce:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8005dd0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005dd2:	2b00      	cmp	r3, #0
 8005dd4:	d1e6      	bne.n	8005da4 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	3308      	adds	r3, #8
 8005ddc:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005dde:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005de0:	e853 3f00 	ldrex	r3, [r3]
 8005de4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005de6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005de8:	f023 0301 	bic.w	r3, r3, #1
 8005dec:	663b      	str	r3, [r7, #96]	@ 0x60
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	3308      	adds	r3, #8
 8005df4:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8005df6:	643a      	str	r2, [r7, #64]	@ 0x40
 8005df8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005dfa:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005dfc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005dfe:	e841 2300 	strex	r3, r2, [r1]
 8005e02:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005e04:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e06:	2b00      	cmp	r3, #0
 8005e08:	d1e5      	bne.n	8005dd6 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	2220      	movs	r2, #32
 8005e0e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	2200      	movs	r2, #0
 8005e16:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	2200      	movs	r2, #0
 8005e1c:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	4a33      	ldr	r2, [pc, #204]	@ (8005ef0 <UART_RxISR_16BIT+0x1b4>)
 8005e24:	4293      	cmp	r3, r2
 8005e26:	d01f      	beq.n	8005e68 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	685b      	ldr	r3, [r3, #4]
 8005e2e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	d018      	beq.n	8005e68 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e3c:	6a3b      	ldr	r3, [r7, #32]
 8005e3e:	e853 3f00 	ldrex	r3, [r3]
 8005e42:	61fb      	str	r3, [r7, #28]
   return(result);
 8005e44:	69fb      	ldr	r3, [r7, #28]
 8005e46:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005e4a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	461a      	mov	r2, r3
 8005e52:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005e54:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005e56:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e58:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005e5a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005e5c:	e841 2300 	strex	r3, r2, [r1]
 8005e60:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005e62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e64:	2b00      	cmp	r3, #0
 8005e66:	d1e6      	bne.n	8005e36 <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005e6c:	2b01      	cmp	r3, #1
 8005e6e:	d12e      	bne.n	8005ece <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	2200      	movs	r2, #0
 8005e74:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	e853 3f00 	ldrex	r3, [r3]
 8005e82:	60bb      	str	r3, [r7, #8]
   return(result);
 8005e84:	68bb      	ldr	r3, [r7, #8]
 8005e86:	f023 0310 	bic.w	r3, r3, #16
 8005e8a:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	461a      	mov	r2, r3
 8005e92:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005e94:	61bb      	str	r3, [r7, #24]
 8005e96:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e98:	6979      	ldr	r1, [r7, #20]
 8005e9a:	69ba      	ldr	r2, [r7, #24]
 8005e9c:	e841 2300 	strex	r3, r2, [r1]
 8005ea0:	613b      	str	r3, [r7, #16]
   return(result);
 8005ea2:	693b      	ldr	r3, [r7, #16]
 8005ea4:	2b00      	cmp	r3, #0
 8005ea6:	d1e6      	bne.n	8005e76 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	69db      	ldr	r3, [r3, #28]
 8005eae:	f003 0310 	and.w	r3, r3, #16
 8005eb2:	2b10      	cmp	r3, #16
 8005eb4:	d103      	bne.n	8005ebe <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	2210      	movs	r2, #16
 8005ebc:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8005ec4:	4619      	mov	r1, r3
 8005ec6:	6878      	ldr	r0, [r7, #4]
 8005ec8:	f7fe ffbe 	bl	8004e48 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8005ecc:	e00b      	b.n	8005ee6 <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8005ece:	6878      	ldr	r0, [r7, #4]
 8005ed0:	f7fb fb12 	bl	80014f8 <HAL_UART_RxCpltCallback>
}
 8005ed4:	e007      	b.n	8005ee6 <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	699a      	ldr	r2, [r3, #24]
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	f042 0208 	orr.w	r2, r2, #8
 8005ee4:	619a      	str	r2, [r3, #24]
}
 8005ee6:	bf00      	nop
 8005ee8:	3770      	adds	r7, #112	@ 0x70
 8005eea:	46bd      	mov	sp, r7
 8005eec:	bd80      	pop	{r7, pc}
 8005eee:	bf00      	nop
 8005ef0:	40008000 	.word	0x40008000

08005ef4 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8005ef4:	b580      	push	{r7, lr}
 8005ef6:	b0ac      	sub	sp, #176	@ 0xb0
 8005ef8:	af00      	add	r7, sp, #0
 8005efa:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8005f02:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	69db      	ldr	r3, [r3, #28]
 8005f0c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	689b      	ldr	r3, [r3, #8]
 8005f20:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005f2a:	2b22      	cmp	r3, #34	@ 0x22
 8005f2c:	f040 8182 	bne.w	8006234 <UART_RxISR_8BIT_FIFOEN+0x340>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8005f36:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8005f3a:	e125      	b.n	8006188 <UART_RxISR_8BIT_FIFOEN+0x294>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f42:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8005f46:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 8005f4a:	b2d9      	uxtb	r1, r3
 8005f4c:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 8005f50:	b2da      	uxtb	r2, r3
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005f56:	400a      	ands	r2, r1
 8005f58:	b2d2      	uxtb	r2, r2
 8005f5a:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005f60:	1c5a      	adds	r2, r3, #1
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8005f6c:	b29b      	uxth	r3, r3
 8005f6e:	3b01      	subs	r3, #1
 8005f70:	b29a      	uxth	r2, r3
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	69db      	ldr	r3, [r3, #28]
 8005f7e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8005f82:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005f86:	f003 0307 	and.w	r3, r3, #7
 8005f8a:	2b00      	cmp	r3, #0
 8005f8c:	d053      	beq.n	8006036 <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8005f8e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005f92:	f003 0301 	and.w	r3, r3, #1
 8005f96:	2b00      	cmp	r3, #0
 8005f98:	d011      	beq.n	8005fbe <UART_RxISR_8BIT_FIFOEN+0xca>
 8005f9a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8005f9e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005fa2:	2b00      	cmp	r3, #0
 8005fa4:	d00b      	beq.n	8005fbe <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	2201      	movs	r2, #1
 8005fac:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005fb4:	f043 0201 	orr.w	r2, r3, #1
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005fbe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005fc2:	f003 0302 	and.w	r3, r3, #2
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	d011      	beq.n	8005fee <UART_RxISR_8BIT_FIFOEN+0xfa>
 8005fca:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005fce:	f003 0301 	and.w	r3, r3, #1
 8005fd2:	2b00      	cmp	r3, #0
 8005fd4:	d00b      	beq.n	8005fee <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	2202      	movs	r2, #2
 8005fdc:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005fe4:	f043 0204 	orr.w	r2, r3, #4
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005fee:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005ff2:	f003 0304 	and.w	r3, r3, #4
 8005ff6:	2b00      	cmp	r3, #0
 8005ff8:	d011      	beq.n	800601e <UART_RxISR_8BIT_FIFOEN+0x12a>
 8005ffa:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005ffe:	f003 0301 	and.w	r3, r3, #1
 8006002:	2b00      	cmp	r3, #0
 8006004:	d00b      	beq.n	800601e <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	2204      	movs	r2, #4
 800600c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006014:	f043 0202 	orr.w	r2, r3, #2
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006024:	2b00      	cmp	r3, #0
 8006026:	d006      	beq.n	8006036 <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006028:	6878      	ldr	r0, [r7, #4]
 800602a:	f7fe ff04 	bl	8004e36 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	2200      	movs	r2, #0
 8006032:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800603c:	b29b      	uxth	r3, r3
 800603e:	2b00      	cmp	r3, #0
 8006040:	f040 80a2 	bne.w	8006188 <UART_RxISR_8BIT_FIFOEN+0x294>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800604a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800604c:	e853 3f00 	ldrex	r3, [r3]
 8006050:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 8006052:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006054:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006058:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	461a      	mov	r2, r3
 8006062:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006066:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8006068:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800606a:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 800606c:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800606e:	e841 2300 	strex	r3, r2, [r1]
 8006072:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 8006074:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006076:	2b00      	cmp	r3, #0
 8006078:	d1e4      	bne.n	8006044 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	3308      	adds	r3, #8
 8006080:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006082:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006084:	e853 3f00 	ldrex	r3, [r3]
 8006088:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 800608a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800608c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006090:	f023 0301 	bic.w	r3, r3, #1
 8006094:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	3308      	adds	r3, #8
 800609e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80060a2:	66ba      	str	r2, [r7, #104]	@ 0x68
 80060a4:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060a6:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 80060a8:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80060aa:	e841 2300 	strex	r3, r2, [r1]
 80060ae:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 80060b0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80060b2:	2b00      	cmp	r3, #0
 80060b4:	d1e1      	bne.n	800607a <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	2220      	movs	r2, #32
 80060ba:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	2200      	movs	r2, #0
 80060c2:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	2200      	movs	r2, #0
 80060c8:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	4a5f      	ldr	r2, [pc, #380]	@ (800624c <UART_RxISR_8BIT_FIFOEN+0x358>)
 80060d0:	4293      	cmp	r3, r2
 80060d2:	d021      	beq.n	8006118 <UART_RxISR_8BIT_FIFOEN+0x224>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	685b      	ldr	r3, [r3, #4]
 80060da:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80060de:	2b00      	cmp	r3, #0
 80060e0:	d01a      	beq.n	8006118 <UART_RxISR_8BIT_FIFOEN+0x224>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060e8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80060ea:	e853 3f00 	ldrex	r3, [r3]
 80060ee:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80060f0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80060f2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80060f6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	461a      	mov	r2, r3
 8006100:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8006104:	657b      	str	r3, [r7, #84]	@ 0x54
 8006106:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006108:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800610a:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800610c:	e841 2300 	strex	r3, r2, [r1]
 8006110:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8006112:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006114:	2b00      	cmp	r3, #0
 8006116:	d1e4      	bne.n	80060e2 <UART_RxISR_8BIT_FIFOEN+0x1ee>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800611c:	2b01      	cmp	r3, #1
 800611e:	d130      	bne.n	8006182 <UART_RxISR_8BIT_FIFOEN+0x28e>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	2200      	movs	r2, #0
 8006124:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800612c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800612e:	e853 3f00 	ldrex	r3, [r3]
 8006132:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006134:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006136:	f023 0310 	bic.w	r3, r3, #16
 800613a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	461a      	mov	r2, r3
 8006144:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006148:	643b      	str	r3, [r7, #64]	@ 0x40
 800614a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800614c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800614e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006150:	e841 2300 	strex	r3, r2, [r1]
 8006154:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006156:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006158:	2b00      	cmp	r3, #0
 800615a:	d1e4      	bne.n	8006126 <UART_RxISR_8BIT_FIFOEN+0x232>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	69db      	ldr	r3, [r3, #28]
 8006162:	f003 0310 	and.w	r3, r3, #16
 8006166:	2b10      	cmp	r3, #16
 8006168:	d103      	bne.n	8006172 <UART_RxISR_8BIT_FIFOEN+0x27e>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	2210      	movs	r2, #16
 8006170:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006178:	4619      	mov	r1, r3
 800617a:	6878      	ldr	r0, [r7, #4]
 800617c:	f7fe fe64 	bl	8004e48 <HAL_UARTEx_RxEventCallback>
 8006180:	e002      	b.n	8006188 <UART_RxISR_8BIT_FIFOEN+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8006182:	6878      	ldr	r0, [r7, #4]
 8006184:	f7fb f9b8 	bl	80014f8 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8006188:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 800618c:	2b00      	cmp	r3, #0
 800618e:	d006      	beq.n	800619e <UART_RxISR_8BIT_FIFOEN+0x2aa>
 8006190:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006194:	f003 0320 	and.w	r3, r3, #32
 8006198:	2b00      	cmp	r3, #0
 800619a:	f47f aecf 	bne.w	8005f3c <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80061a4:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 80061a8:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 80061ac:	2b00      	cmp	r3, #0
 80061ae:	d049      	beq.n	8006244 <UART_RxISR_8BIT_FIFOEN+0x350>
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80061b6:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 80061ba:	429a      	cmp	r2, r3
 80061bc:	d242      	bcs.n	8006244 <UART_RxISR_8BIT_FIFOEN+0x350>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	3308      	adds	r3, #8
 80061c4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061c6:	6a3b      	ldr	r3, [r7, #32]
 80061c8:	e853 3f00 	ldrex	r3, [r3]
 80061cc:	61fb      	str	r3, [r7, #28]
   return(result);
 80061ce:	69fb      	ldr	r3, [r7, #28]
 80061d0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80061d4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	3308      	adds	r3, #8
 80061de:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 80061e2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80061e4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061e6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80061e8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80061ea:	e841 2300 	strex	r3, r2, [r1]
 80061ee:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80061f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061f2:	2b00      	cmp	r3, #0
 80061f4:	d1e3      	bne.n	80061be <UART_RxISR_8BIT_FIFOEN+0x2ca>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	4a15      	ldr	r2, [pc, #84]	@ (8006250 <UART_RxISR_8BIT_FIFOEN+0x35c>)
 80061fa:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006202:	68fb      	ldr	r3, [r7, #12]
 8006204:	e853 3f00 	ldrex	r3, [r3]
 8006208:	60bb      	str	r3, [r7, #8]
   return(result);
 800620a:	68bb      	ldr	r3, [r7, #8]
 800620c:	f043 0320 	orr.w	r3, r3, #32
 8006210:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	461a      	mov	r2, r3
 800621a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800621e:	61bb      	str	r3, [r7, #24]
 8006220:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006222:	6979      	ldr	r1, [r7, #20]
 8006224:	69ba      	ldr	r2, [r7, #24]
 8006226:	e841 2300 	strex	r3, r2, [r1]
 800622a:	613b      	str	r3, [r7, #16]
   return(result);
 800622c:	693b      	ldr	r3, [r7, #16]
 800622e:	2b00      	cmp	r3, #0
 8006230:	d1e4      	bne.n	80061fc <UART_RxISR_8BIT_FIFOEN+0x308>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8006232:	e007      	b.n	8006244 <UART_RxISR_8BIT_FIFOEN+0x350>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	699a      	ldr	r2, [r3, #24]
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	f042 0208 	orr.w	r2, r2, #8
 8006242:	619a      	str	r2, [r3, #24]
}
 8006244:	bf00      	nop
 8006246:	37b0      	adds	r7, #176	@ 0xb0
 8006248:	46bd      	mov	sp, r7
 800624a:	bd80      	pop	{r7, pc}
 800624c:	40008000 	.word	0x40008000
 8006250:	08005b85 	.word	0x08005b85

08006254 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8006254:	b580      	push	{r7, lr}
 8006256:	b0ae      	sub	sp, #184	@ 0xb8
 8006258:	af00      	add	r7, sp, #0
 800625a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8006262:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	69db      	ldr	r3, [r3, #28]
 800626c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	689b      	ldr	r3, [r3, #8]
 8006280:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800628a:	2b22      	cmp	r3, #34	@ 0x22
 800628c:	f040 8186 	bne.w	800659c <UART_RxISR_16BIT_FIFOEN+0x348>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8006296:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800629a:	e129      	b.n	80064f0 <UART_RxISR_16BIT_FIFOEN+0x29c>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062a2:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80062aa:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 80062ae:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 80062b2:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 80062b6:	4013      	ands	r3, r2
 80062b8:	b29a      	uxth	r2, r3
 80062ba:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80062be:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80062c4:	1c9a      	adds	r2, r3, #2
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80062d0:	b29b      	uxth	r3, r3
 80062d2:	3b01      	subs	r3, #1
 80062d4:	b29a      	uxth	r2, r3
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	69db      	ldr	r3, [r3, #28]
 80062e2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 80062e6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80062ea:	f003 0307 	and.w	r3, r3, #7
 80062ee:	2b00      	cmp	r3, #0
 80062f0:	d053      	beq.n	800639a <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80062f2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80062f6:	f003 0301 	and.w	r3, r3, #1
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	d011      	beq.n	8006322 <UART_RxISR_16BIT_FIFOEN+0xce>
 80062fe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006302:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006306:	2b00      	cmp	r3, #0
 8006308:	d00b      	beq.n	8006322 <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	2201      	movs	r2, #1
 8006310:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006318:	f043 0201 	orr.w	r2, r3, #1
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006322:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8006326:	f003 0302 	and.w	r3, r3, #2
 800632a:	2b00      	cmp	r3, #0
 800632c:	d011      	beq.n	8006352 <UART_RxISR_16BIT_FIFOEN+0xfe>
 800632e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8006332:	f003 0301 	and.w	r3, r3, #1
 8006336:	2b00      	cmp	r3, #0
 8006338:	d00b      	beq.n	8006352 <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	2202      	movs	r2, #2
 8006340:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006348:	f043 0204 	orr.w	r2, r3, #4
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006352:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8006356:	f003 0304 	and.w	r3, r3, #4
 800635a:	2b00      	cmp	r3, #0
 800635c:	d011      	beq.n	8006382 <UART_RxISR_16BIT_FIFOEN+0x12e>
 800635e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8006362:	f003 0301 	and.w	r3, r3, #1
 8006366:	2b00      	cmp	r3, #0
 8006368:	d00b      	beq.n	8006382 <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	2204      	movs	r2, #4
 8006370:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006378:	f043 0202 	orr.w	r2, r3, #2
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006388:	2b00      	cmp	r3, #0
 800638a:	d006      	beq.n	800639a <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800638c:	6878      	ldr	r0, [r7, #4]
 800638e:	f7fe fd52 	bl	8004e36 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	2200      	movs	r2, #0
 8006396:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80063a0:	b29b      	uxth	r3, r3
 80063a2:	2b00      	cmp	r3, #0
 80063a4:	f040 80a4 	bne.w	80064f0 <UART_RxISR_16BIT_FIFOEN+0x29c>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063ae:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80063b0:	e853 3f00 	ldrex	r3, [r3]
 80063b4:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80063b6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80063b8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80063bc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	461a      	mov	r2, r3
 80063c6:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80063ca:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80063ce:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063d0:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80063d2:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80063d6:	e841 2300 	strex	r3, r2, [r1]
 80063da:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80063dc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80063de:	2b00      	cmp	r3, #0
 80063e0:	d1e2      	bne.n	80063a8 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	3308      	adds	r3, #8
 80063e8:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063ea:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80063ec:	e853 3f00 	ldrex	r3, [r3]
 80063f0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80063f2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80063f4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80063f8:	f023 0301 	bic.w	r3, r3, #1
 80063fc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	3308      	adds	r3, #8
 8006406:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800640a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800640c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800640e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8006410:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8006412:	e841 2300 	strex	r3, r2, [r1]
 8006416:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8006418:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800641a:	2b00      	cmp	r3, #0
 800641c:	d1e1      	bne.n	80063e2 <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	2220      	movs	r2, #32
 8006422:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	2200      	movs	r2, #0
 800642a:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	2200      	movs	r2, #0
 8006430:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	4a5f      	ldr	r2, [pc, #380]	@ (80065b4 <UART_RxISR_16BIT_FIFOEN+0x360>)
 8006438:	4293      	cmp	r3, r2
 800643a:	d021      	beq.n	8006480 <UART_RxISR_16BIT_FIFOEN+0x22c>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	685b      	ldr	r3, [r3, #4]
 8006442:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006446:	2b00      	cmp	r3, #0
 8006448:	d01a      	beq.n	8006480 <UART_RxISR_16BIT_FIFOEN+0x22c>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006450:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006452:	e853 3f00 	ldrex	r3, [r3]
 8006456:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006458:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800645a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800645e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	461a      	mov	r2, r3
 8006468:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800646c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800646e:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006470:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006472:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006474:	e841 2300 	strex	r3, r2, [r1]
 8006478:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800647a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800647c:	2b00      	cmp	r3, #0
 800647e:	d1e4      	bne.n	800644a <UART_RxISR_16BIT_FIFOEN+0x1f6>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006484:	2b01      	cmp	r3, #1
 8006486:	d130      	bne.n	80064ea <UART_RxISR_16BIT_FIFOEN+0x296>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	2200      	movs	r2, #0
 800648c:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006494:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006496:	e853 3f00 	ldrex	r3, [r3]
 800649a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800649c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800649e:	f023 0310 	bic.w	r3, r3, #16
 80064a2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	461a      	mov	r2, r3
 80064ac:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80064b0:	647b      	str	r3, [r7, #68]	@ 0x44
 80064b2:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064b4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80064b6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80064b8:	e841 2300 	strex	r3, r2, [r1]
 80064bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80064be:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80064c0:	2b00      	cmp	r3, #0
 80064c2:	d1e4      	bne.n	800648e <UART_RxISR_16BIT_FIFOEN+0x23a>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	69db      	ldr	r3, [r3, #28]
 80064ca:	f003 0310 	and.w	r3, r3, #16
 80064ce:	2b10      	cmp	r3, #16
 80064d0:	d103      	bne.n	80064da <UART_RxISR_16BIT_FIFOEN+0x286>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	2210      	movs	r2, #16
 80064d8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80064e0:	4619      	mov	r1, r3
 80064e2:	6878      	ldr	r0, [r7, #4]
 80064e4:	f7fe fcb0 	bl	8004e48 <HAL_UARTEx_RxEventCallback>
 80064e8:	e002      	b.n	80064f0 <UART_RxISR_16BIT_FIFOEN+0x29c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 80064ea:	6878      	ldr	r0, [r7, #4]
 80064ec:	f7fb f804 	bl	80014f8 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80064f0:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 80064f4:	2b00      	cmp	r3, #0
 80064f6:	d006      	beq.n	8006506 <UART_RxISR_16BIT_FIFOEN+0x2b2>
 80064f8:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80064fc:	f003 0320 	and.w	r3, r3, #32
 8006500:	2b00      	cmp	r3, #0
 8006502:	f47f aecb 	bne.w	800629c <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800650c:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8006510:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8006514:	2b00      	cmp	r3, #0
 8006516:	d049      	beq.n	80065ac <UART_RxISR_16BIT_FIFOEN+0x358>
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800651e:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 8006522:	429a      	cmp	r2, r3
 8006524:	d242      	bcs.n	80065ac <UART_RxISR_16BIT_FIFOEN+0x358>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	3308      	adds	r3, #8
 800652c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800652e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006530:	e853 3f00 	ldrex	r3, [r3]
 8006534:	623b      	str	r3, [r7, #32]
   return(result);
 8006536:	6a3b      	ldr	r3, [r7, #32]
 8006538:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800653c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	3308      	adds	r3, #8
 8006546:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800654a:	633a      	str	r2, [r7, #48]	@ 0x30
 800654c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800654e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006550:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006552:	e841 2300 	strex	r3, r2, [r1]
 8006556:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006558:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800655a:	2b00      	cmp	r3, #0
 800655c:	d1e3      	bne.n	8006526 <UART_RxISR_16BIT_FIFOEN+0x2d2>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	4a15      	ldr	r2, [pc, #84]	@ (80065b8 <UART_RxISR_16BIT_FIFOEN+0x364>)
 8006562:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800656a:	693b      	ldr	r3, [r7, #16]
 800656c:	e853 3f00 	ldrex	r3, [r3]
 8006570:	60fb      	str	r3, [r7, #12]
   return(result);
 8006572:	68fb      	ldr	r3, [r7, #12]
 8006574:	f043 0320 	orr.w	r3, r3, #32
 8006578:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	461a      	mov	r2, r3
 8006582:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006586:	61fb      	str	r3, [r7, #28]
 8006588:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800658a:	69b9      	ldr	r1, [r7, #24]
 800658c:	69fa      	ldr	r2, [r7, #28]
 800658e:	e841 2300 	strex	r3, r2, [r1]
 8006592:	617b      	str	r3, [r7, #20]
   return(result);
 8006594:	697b      	ldr	r3, [r7, #20]
 8006596:	2b00      	cmp	r3, #0
 8006598:	d1e4      	bne.n	8006564 <UART_RxISR_16BIT_FIFOEN+0x310>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800659a:	e007      	b.n	80065ac <UART_RxISR_16BIT_FIFOEN+0x358>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	699a      	ldr	r2, [r3, #24]
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	f042 0208 	orr.w	r2, r2, #8
 80065aa:	619a      	str	r2, [r3, #24]
}
 80065ac:	bf00      	nop
 80065ae:	37b8      	adds	r7, #184	@ 0xb8
 80065b0:	46bd      	mov	sp, r7
 80065b2:	bd80      	pop	{r7, pc}
 80065b4:	40008000 	.word	0x40008000
 80065b8:	08005d3d 	.word	0x08005d3d

080065bc <HAL_UARTEx_StopModeWakeUpSourceConfig>:
  *          @arg @ref UART_WAKEUP_ON_STARTBIT
  *          @arg @ref UART_WAKEUP_ON_READDATA_NONEMPTY
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_StopModeWakeUpSourceConfig(UART_HandleTypeDef *huart, UART_WakeUpTypeDef WakeUpSelection)
{
 80065bc:	b580      	push	{r7, lr}
 80065be:	b088      	sub	sp, #32
 80065c0:	af02      	add	r7, sp, #8
 80065c2:	60f8      	str	r0, [r7, #12]
 80065c4:	1d3b      	adds	r3, r7, #4
 80065c6:	e883 0006 	stmia.w	r3, {r1, r2}
  HAL_StatusTypeDef status = HAL_OK;
 80065ca:	2300      	movs	r3, #0
 80065cc:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_UART_WAKEUP_FROMSTOP_INSTANCE(huart->Instance));
  /* check the wake-up selection parameter */
  assert_param(IS_UART_WAKEUP_SELECTION(WakeUpSelection.WakeUpEvent));

  /* Process Locked */
  __HAL_LOCK(huart);
 80065ce:	68fb      	ldr	r3, [r7, #12]
 80065d0:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80065d4:	2b01      	cmp	r3, #1
 80065d6:	d101      	bne.n	80065dc <HAL_UARTEx_StopModeWakeUpSourceConfig+0x20>
 80065d8:	2302      	movs	r3, #2
 80065da:	e046      	b.n	800666a <HAL_UARTEx_StopModeWakeUpSourceConfig+0xae>
 80065dc:	68fb      	ldr	r3, [r7, #12]
 80065de:	2201      	movs	r2, #1
 80065e0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	2224      	movs	r2, #36	@ 0x24
 80065e8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	681a      	ldr	r2, [r3, #0]
 80065f2:	68fb      	ldr	r3, [r7, #12]
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	f022 0201 	bic.w	r2, r2, #1
 80065fa:	601a      	str	r2, [r3, #0]

  /* Set the wake-up selection scheme */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_WUS, WakeUpSelection.WakeUpEvent);
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	689b      	ldr	r3, [r3, #8]
 8006602:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8006606:	687a      	ldr	r2, [r7, #4]
 8006608:	68fb      	ldr	r3, [r7, #12]
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	430a      	orrs	r2, r1
 800660e:	609a      	str	r2, [r3, #8]

  if (WakeUpSelection.WakeUpEvent == UART_WAKEUP_ON_ADDRESS)
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	2b00      	cmp	r3, #0
 8006614:	d105      	bne.n	8006622 <HAL_UARTEx_StopModeWakeUpSourceConfig+0x66>
  {
    UARTEx_Wakeup_AddressConfig(huart, WakeUpSelection);
 8006616:	1d3b      	adds	r3, r7, #4
 8006618:	e893 0006 	ldmia.w	r3, {r1, r2}
 800661c:	68f8      	ldr	r0, [r7, #12]
 800661e:	f000 f90e 	bl	800683e <UARTEx_Wakeup_AddressConfig>
  }

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 8006622:	68fb      	ldr	r3, [r7, #12]
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	681a      	ldr	r2, [r3, #0]
 8006628:	68fb      	ldr	r3, [r7, #12]
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	f042 0201 	orr.w	r2, r2, #1
 8006630:	601a      	str	r2, [r3, #0]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006632:	f7fa faef 	bl	8000c14 <HAL_GetTick>
 8006636:	6138      	str	r0, [r7, #16]

  /* Wait until REACK flag is set */
  if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006638:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800663c:	9300      	str	r3, [sp, #0]
 800663e:	693b      	ldr	r3, [r7, #16]
 8006640:	2200      	movs	r2, #0
 8006642:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8006646:	68f8      	ldr	r0, [r7, #12]
 8006648:	f7fe ff6d 	bl	8005526 <UART_WaitOnFlagUntilTimeout>
 800664c:	4603      	mov	r3, r0
 800664e:	2b00      	cmp	r3, #0
 8006650:	d002      	beq.n	8006658 <HAL_UARTEx_StopModeWakeUpSourceConfig+0x9c>
  {
    status = HAL_TIMEOUT;
 8006652:	2303      	movs	r3, #3
 8006654:	75fb      	strb	r3, [r7, #23]
 8006656:	e003      	b.n	8006660 <HAL_UARTEx_StopModeWakeUpSourceConfig+0xa4>
  }
  else
  {
    /* Initialize the UART State */
    huart->gState = HAL_UART_STATE_READY;
 8006658:	68fb      	ldr	r3, [r7, #12]
 800665a:	2220      	movs	r2, #32
 800665c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  }

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006660:	68fb      	ldr	r3, [r7, #12]
 8006662:	2200      	movs	r2, #0
 8006664:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return status;
 8006668:	7dfb      	ldrb	r3, [r7, #23]
}
 800666a:	4618      	mov	r0, r3
 800666c:	3718      	adds	r7, #24
 800666e:	46bd      	mov	sp, r7
 8006670:	bd80      	pop	{r7, pc}

08006672 <HAL_UARTEx_EnableStopMode>:
  * @note The UART is able to wake up the MCU from Stop 1 mode as long as UART clock is HSI or LSE.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_EnableStopMode(UART_HandleTypeDef *huart)
{
 8006672:	b480      	push	{r7}
 8006674:	b089      	sub	sp, #36	@ 0x24
 8006676:	af00      	add	r7, sp, #0
 8006678:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(huart);
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006680:	2b01      	cmp	r3, #1
 8006682:	d101      	bne.n	8006688 <HAL_UARTEx_EnableStopMode+0x16>
 8006684:	2302      	movs	r3, #2
 8006686:	e021      	b.n	80066cc <HAL_UARTEx_EnableStopMode+0x5a>
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	2201      	movs	r2, #1
 800668c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  /* Set UESM bit */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_UESM);
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006696:	68fb      	ldr	r3, [r7, #12]
 8006698:	e853 3f00 	ldrex	r3, [r3]
 800669c:	60bb      	str	r3, [r7, #8]
   return(result);
 800669e:	68bb      	ldr	r3, [r7, #8]
 80066a0:	f043 0302 	orr.w	r3, r3, #2
 80066a4:	61fb      	str	r3, [r7, #28]
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	461a      	mov	r2, r3
 80066ac:	69fb      	ldr	r3, [r7, #28]
 80066ae:	61bb      	str	r3, [r7, #24]
 80066b0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066b2:	6979      	ldr	r1, [r7, #20]
 80066b4:	69ba      	ldr	r2, [r7, #24]
 80066b6:	e841 2300 	strex	r3, r2, [r1]
 80066ba:	613b      	str	r3, [r7, #16]
   return(result);
 80066bc:	693b      	ldr	r3, [r7, #16]
 80066be:	2b00      	cmp	r3, #0
 80066c0:	d1e6      	bne.n	8006690 <HAL_UARTEx_EnableStopMode+0x1e>

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	2200      	movs	r2, #0
 80066c6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80066ca:	2300      	movs	r3, #0
}
 80066cc:	4618      	mov	r0, r3
 80066ce:	3724      	adds	r7, #36	@ 0x24
 80066d0:	46bd      	mov	sp, r7
 80066d2:	bc80      	pop	{r7}
 80066d4:	4770      	bx	lr

080066d6 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80066d6:	b480      	push	{r7}
 80066d8:	b085      	sub	sp, #20
 80066da:	af00      	add	r7, sp, #0
 80066dc:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80066e4:	2b01      	cmp	r3, #1
 80066e6:	d101      	bne.n	80066ec <HAL_UARTEx_DisableFifoMode+0x16>
 80066e8:	2302      	movs	r3, #2
 80066ea:	e027      	b.n	800673c <HAL_UARTEx_DisableFifoMode+0x66>
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	2201      	movs	r2, #1
 80066f0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	2224      	movs	r2, #36	@ 0x24
 80066f8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	681b      	ldr	r3, [r3, #0]
 8006702:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	681a      	ldr	r2, [r3, #0]
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	f022 0201 	bic.w	r2, r2, #1
 8006712:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8006714:	68fb      	ldr	r3, [r7, #12]
 8006716:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800671a:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	2200      	movs	r2, #0
 8006720:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	68fa      	ldr	r2, [r7, #12]
 8006728:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	2220      	movs	r2, #32
 800672e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	2200      	movs	r2, #0
 8006736:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800673a:	2300      	movs	r3, #0
}
 800673c:	4618      	mov	r0, r3
 800673e:	3714      	adds	r7, #20
 8006740:	46bd      	mov	sp, r7
 8006742:	bc80      	pop	{r7}
 8006744:	4770      	bx	lr

08006746 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006746:	b580      	push	{r7, lr}
 8006748:	b084      	sub	sp, #16
 800674a:	af00      	add	r7, sp, #0
 800674c:	6078      	str	r0, [r7, #4]
 800674e:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006756:	2b01      	cmp	r3, #1
 8006758:	d101      	bne.n	800675e <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800675a:	2302      	movs	r3, #2
 800675c:	e02d      	b.n	80067ba <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	2201      	movs	r2, #1
 8006762:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	2224      	movs	r2, #36	@ 0x24
 800676a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	681a      	ldr	r2, [r3, #0]
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	f022 0201 	bic.w	r2, r2, #1
 8006784:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	689b      	ldr	r3, [r3, #8]
 800678c:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	683a      	ldr	r2, [r7, #0]
 8006796:	430a      	orrs	r2, r1
 8006798:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800679a:	6878      	ldr	r0, [r7, #4]
 800679c:	f000 f872 	bl	8006884 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	68fa      	ldr	r2, [r7, #12]
 80067a6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	2220      	movs	r2, #32
 80067ac:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	2200      	movs	r2, #0
 80067b4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80067b8:	2300      	movs	r3, #0
}
 80067ba:	4618      	mov	r0, r3
 80067bc:	3710      	adds	r7, #16
 80067be:	46bd      	mov	sp, r7
 80067c0:	bd80      	pop	{r7, pc}

080067c2 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80067c2:	b580      	push	{r7, lr}
 80067c4:	b084      	sub	sp, #16
 80067c6:	af00      	add	r7, sp, #0
 80067c8:	6078      	str	r0, [r7, #4]
 80067ca:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80067d2:	2b01      	cmp	r3, #1
 80067d4:	d101      	bne.n	80067da <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80067d6:	2302      	movs	r3, #2
 80067d8:	e02d      	b.n	8006836 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	2201      	movs	r2, #1
 80067de:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	2224      	movs	r2, #36	@ 0x24
 80067e6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	681a      	ldr	r2, [r3, #0]
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	f022 0201 	bic.w	r2, r2, #1
 8006800:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	689b      	ldr	r3, [r3, #8]
 8006808:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	683a      	ldr	r2, [r7, #0]
 8006812:	430a      	orrs	r2, r1
 8006814:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006816:	6878      	ldr	r0, [r7, #4]
 8006818:	f000 f834 	bl	8006884 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	68fa      	ldr	r2, [r7, #12]
 8006822:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	2220      	movs	r2, #32
 8006828:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	2200      	movs	r2, #0
 8006830:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006834:	2300      	movs	r3, #0
}
 8006836:	4618      	mov	r0, r3
 8006838:	3710      	adds	r7, #16
 800683a:	46bd      	mov	sp, r7
 800683c:	bd80      	pop	{r7, pc}

0800683e <UARTEx_Wakeup_AddressConfig>:
  * @param huart           UART handle.
  * @param WakeUpSelection UART wake up from stop mode parameters.
  * @retval None
  */
static void UARTEx_Wakeup_AddressConfig(UART_HandleTypeDef *huart, UART_WakeUpTypeDef WakeUpSelection)
{
 800683e:	b480      	push	{r7}
 8006840:	b085      	sub	sp, #20
 8006842:	af00      	add	r7, sp, #0
 8006844:	60f8      	str	r0, [r7, #12]
 8006846:	1d3b      	adds	r3, r7, #4
 8006848:	e883 0006 	stmia.w	r3, {r1, r2}
  assert_param(IS_UART_ADDRESSLENGTH_DETECT(WakeUpSelection.AddressLength));

  /* Set the USART address length */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_ADDM7, WakeUpSelection.AddressLength);
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	685b      	ldr	r3, [r3, #4]
 8006852:	f023 0210 	bic.w	r2, r3, #16
 8006856:	893b      	ldrh	r3, [r7, #8]
 8006858:	4619      	mov	r1, r3
 800685a:	68fb      	ldr	r3, [r7, #12]
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	430a      	orrs	r2, r1
 8006860:	605a      	str	r2, [r3, #4]

  /* Set the USART address node */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_ADD, ((uint32_t)WakeUpSelection.Address << UART_CR2_ADDRESS_LSB_POS));
 8006862:	68fb      	ldr	r3, [r7, #12]
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	685b      	ldr	r3, [r3, #4]
 8006868:	f023 417f 	bic.w	r1, r3, #4278190080	@ 0xff000000
 800686c:	7abb      	ldrb	r3, [r7, #10]
 800686e:	061a      	lsls	r2, r3, #24
 8006870:	68fb      	ldr	r3, [r7, #12]
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	430a      	orrs	r2, r1
 8006876:	605a      	str	r2, [r3, #4]
}
 8006878:	bf00      	nop
 800687a:	3714      	adds	r7, #20
 800687c:	46bd      	mov	sp, r7
 800687e:	bc80      	pop	{r7}
 8006880:	4770      	bx	lr
	...

08006884 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8006884:	b480      	push	{r7}
 8006886:	b085      	sub	sp, #20
 8006888:	af00      	add	r7, sp, #0
 800688a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006890:	2b00      	cmp	r3, #0
 8006892:	d108      	bne.n	80068a6 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	2201      	movs	r2, #1
 8006898:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	2201      	movs	r2, #1
 80068a0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80068a4:	e031      	b.n	800690a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80068a6:	2308      	movs	r3, #8
 80068a8:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80068aa:	2308      	movs	r3, #8
 80068ac:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	689b      	ldr	r3, [r3, #8]
 80068b4:	0e5b      	lsrs	r3, r3, #25
 80068b6:	b2db      	uxtb	r3, r3
 80068b8:	f003 0307 	and.w	r3, r3, #7
 80068bc:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	681b      	ldr	r3, [r3, #0]
 80068c2:	689b      	ldr	r3, [r3, #8]
 80068c4:	0f5b      	lsrs	r3, r3, #29
 80068c6:	b2db      	uxtb	r3, r3
 80068c8:	f003 0307 	and.w	r3, r3, #7
 80068cc:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80068ce:	7bbb      	ldrb	r3, [r7, #14]
 80068d0:	7b3a      	ldrb	r2, [r7, #12]
 80068d2:	4910      	ldr	r1, [pc, #64]	@ (8006914 <UARTEx_SetNbDataToProcess+0x90>)
 80068d4:	5c8a      	ldrb	r2, [r1, r2]
 80068d6:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80068da:	7b3a      	ldrb	r2, [r7, #12]
 80068dc:	490e      	ldr	r1, [pc, #56]	@ (8006918 <UARTEx_SetNbDataToProcess+0x94>)
 80068de:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80068e0:	fb93 f3f2 	sdiv	r3, r3, r2
 80068e4:	b29a      	uxth	r2, r3
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80068ec:	7bfb      	ldrb	r3, [r7, #15]
 80068ee:	7b7a      	ldrb	r2, [r7, #13]
 80068f0:	4908      	ldr	r1, [pc, #32]	@ (8006914 <UARTEx_SetNbDataToProcess+0x90>)
 80068f2:	5c8a      	ldrb	r2, [r1, r2]
 80068f4:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80068f8:	7b7a      	ldrb	r2, [r7, #13]
 80068fa:	4907      	ldr	r1, [pc, #28]	@ (8006918 <UARTEx_SetNbDataToProcess+0x94>)
 80068fc:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80068fe:	fb93 f3f2 	sdiv	r3, r3, r2
 8006902:	b29a      	uxth	r2, r3
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800690a:	bf00      	nop
 800690c:	3714      	adds	r7, #20
 800690e:	46bd      	mov	sp, r7
 8006910:	bc80      	pop	{r7}
 8006912:	4770      	bx	lr
 8006914:	0800b1dc 	.word	0x0800b1dc
 8006918:	0800b1e4 	.word	0x0800b1e4

0800691c <RadioInit>:
TimerEvent_t RxTimeoutTimer;

/* Private  functions ---------------------------------------------------------*/

static void RadioInit( RadioEvents_t *events )
{
 800691c:	b580      	push	{r7, lr}
 800691e:	b084      	sub	sp, #16
 8006920:	af02      	add	r7, sp, #8
 8006922:	6078      	str	r0, [r7, #4]
    RadioEvents = events;
 8006924:	4a24      	ldr	r2, [pc, #144]	@ (80069b8 <RadioInit+0x9c>)
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	6013      	str	r3, [r2, #0]

    SubgRf.RxContinuous = false;
 800692a:	4b24      	ldr	r3, [pc, #144]	@ (80069bc <RadioInit+0xa0>)
 800692c:	2200      	movs	r2, #0
 800692e:	705a      	strb	r2, [r3, #1]
    SubgRf.TxTimeout = 0;
 8006930:	4b22      	ldr	r3, [pc, #136]	@ (80069bc <RadioInit+0xa0>)
 8006932:	2200      	movs	r2, #0
 8006934:	605a      	str	r2, [r3, #4]
    SubgRf.RxTimeout = 0;
 8006936:	4b21      	ldr	r3, [pc, #132]	@ (80069bc <RadioInit+0xa0>)
 8006938:	2200      	movs	r2, #0
 800693a:	609a      	str	r2, [r3, #8]
    /*See STM32WL Errata: RadioSetRxDutyCycle*/
    SubgRf.RxDcPreambleDetectTimeout = 0;
 800693c:	4b1f      	ldr	r3, [pc, #124]	@ (80069bc <RadioInit+0xa0>)
 800693e:	2200      	movs	r2, #0
 8006940:	659a      	str	r2, [r3, #88]	@ 0x58
#if( RADIO_LR_FHSS_IS_ON == 1 )
    SubgRf.lr_fhss.is_lr_fhss_on = false;
#endif /* RADIO_LR_FHSS_IS_ON == 1 */
    SUBGRF_Init( RadioOnDioIrq );
 8006942:	481f      	ldr	r0, [pc, #124]	@ (80069c0 <RadioInit+0xa4>)
 8006944:	f001 ffc6 	bl	80088d4 <SUBGRF_Init>
    /*SubgRf.publicNetwork set to false*/
    SubgRf.PublicNetwork.Current = false;
 8006948:	4b1c      	ldr	r3, [pc, #112]	@ (80069bc <RadioInit+0xa0>)
 800694a:	2200      	movs	r2, #0
 800694c:	735a      	strb	r2, [r3, #13]
    SubgRf.PublicNetwork.Previous = false;
 800694e:	4b1b      	ldr	r3, [pc, #108]	@ (80069bc <RadioInit+0xa0>)
 8006950:	2200      	movs	r2, #0
 8006952:	731a      	strb	r2, [r3, #12]

    RADIO_IRQ_PROCESS_INIT();

    SUBGRF_SetRegulatorMode( );
 8006954:	f002 fa5c 	bl	8008e10 <SUBGRF_SetRegulatorMode>

    SUBGRF_SetBufferBaseAddress( 0x00, 0x00 );
 8006958:	2100      	movs	r1, #0
 800695a:	2000      	movs	r0, #0
 800695c:	f002 fe28 	bl	80095b0 <SUBGRF_SetBufferBaseAddress>
    SUBGRF_SetTxParams( RFO_LP, 0, RADIO_RAMP_200_US );
 8006960:	2204      	movs	r2, #4
 8006962:	2100      	movs	r1, #0
 8006964:	2001      	movs	r0, #1
 8006966:	f002 fbeb 	bl	8009140 <SUBGRF_SetTxParams>
    SUBGRF_SetDioIrqParams( IRQ_RADIO_ALL, IRQ_RADIO_ALL, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 800696a:	2300      	movs	r3, #0
 800696c:	2200      	movs	r2, #0
 800696e:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8006972:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8006976:	f002 fb1b 	bl	8008fb0 <SUBGRF_SetDioIrqParams>

    RadioSleep();
 800697a:	f000 fe99 	bl	80076b0 <RadioSleep>
    // Initialize driver timeout timers
    TimerInit( &TxTimeoutTimer, RadioOnTxTimeoutIrq );
 800697e:	2300      	movs	r3, #0
 8006980:	9300      	str	r3, [sp, #0]
 8006982:	4b10      	ldr	r3, [pc, #64]	@ (80069c4 <RadioInit+0xa8>)
 8006984:	2200      	movs	r2, #0
 8006986:	f04f 31ff 	mov.w	r1, #4294967295
 800698a:	480f      	ldr	r0, [pc, #60]	@ (80069c8 <RadioInit+0xac>)
 800698c:	f003 fdd8 	bl	800a540 <UTIL_TIMER_Create>
    TimerInit( &RxTimeoutTimer, RadioOnRxTimeoutIrq );
 8006990:	2300      	movs	r3, #0
 8006992:	9300      	str	r3, [sp, #0]
 8006994:	4b0d      	ldr	r3, [pc, #52]	@ (80069cc <RadioInit+0xb0>)
 8006996:	2200      	movs	r2, #0
 8006998:	f04f 31ff 	mov.w	r1, #4294967295
 800699c:	480c      	ldr	r0, [pc, #48]	@ (80069d0 <RadioInit+0xb4>)
 800699e:	f003 fdcf 	bl	800a540 <UTIL_TIMER_Create>
    TimerStop( &TxTimeoutTimer );
 80069a2:	4809      	ldr	r0, [pc, #36]	@ (80069c8 <RadioInit+0xac>)
 80069a4:	f003 fe70 	bl	800a688 <UTIL_TIMER_Stop>
    TimerStop( &RxTimeoutTimer );
 80069a8:	4809      	ldr	r0, [pc, #36]	@ (80069d0 <RadioInit+0xb4>)
 80069aa:	f003 fe6d 	bl	800a688 <UTIL_TIMER_Stop>
}
 80069ae:	bf00      	nop
 80069b0:	3708      	adds	r7, #8
 80069b2:	46bd      	mov	sp, r7
 80069b4:	bd80      	pop	{r7, pc}
 80069b6:	bf00      	nop
 80069b8:	200002b8 	.word	0x200002b8
 80069bc:	200002bc 	.word	0x200002bc
 80069c0:	08007aa5 	.word	0x08007aa5
 80069c4:	08007a2d 	.word	0x08007a2d
 80069c8:	20000318 	.word	0x20000318
 80069cc:	08007a41 	.word	0x08007a41
 80069d0:	20000330 	.word	0x20000330

080069d4 <RadioGetStatus>:

static RadioState_t RadioGetStatus( void )
{
 80069d4:	b580      	push	{r7, lr}
 80069d6:	af00      	add	r7, sp, #0
    switch( SUBGRF_GetOperatingMode( ) )
 80069d8:	f001 ffc4 	bl	8008964 <SUBGRF_GetOperatingMode>
 80069dc:	4603      	mov	r3, r0
 80069de:	2b07      	cmp	r3, #7
 80069e0:	d00a      	beq.n	80069f8 <RadioGetStatus+0x24>
 80069e2:	2b07      	cmp	r3, #7
 80069e4:	dc0a      	bgt.n	80069fc <RadioGetStatus+0x28>
 80069e6:	2b04      	cmp	r3, #4
 80069e8:	d002      	beq.n	80069f0 <RadioGetStatus+0x1c>
 80069ea:	2b05      	cmp	r3, #5
 80069ec:	d002      	beq.n	80069f4 <RadioGetStatus+0x20>
 80069ee:	e005      	b.n	80069fc <RadioGetStatus+0x28>
    {
        case MODE_TX:
            return RF_TX_RUNNING;
 80069f0:	2302      	movs	r3, #2
 80069f2:	e004      	b.n	80069fe <RadioGetStatus+0x2a>
        case MODE_RX:
            return RF_RX_RUNNING;
 80069f4:	2301      	movs	r3, #1
 80069f6:	e002      	b.n	80069fe <RadioGetStatus+0x2a>
        case MODE_CAD:
            return RF_CAD;
 80069f8:	2303      	movs	r3, #3
 80069fa:	e000      	b.n	80069fe <RadioGetStatus+0x2a>
        default:
            return RF_IDLE;
 80069fc:	2300      	movs	r3, #0
    }
}
 80069fe:	4618      	mov	r0, r3
 8006a00:	bd80      	pop	{r7, pc}
	...

08006a04 <RadioSetModem>:

static void RadioSetModem( RadioModems_t modem )
{
 8006a04:	b580      	push	{r7, lr}
 8006a06:	b082      	sub	sp, #8
 8006a08:	af00      	add	r7, sp, #0
 8006a0a:	4603      	mov	r3, r0
 8006a0c:	71fb      	strb	r3, [r7, #7]
    SubgRf.Modem = modem;
 8006a0e:	4a2a      	ldr	r2, [pc, #168]	@ (8006ab8 <RadioSetModem+0xb4>)
 8006a10:	79fb      	ldrb	r3, [r7, #7]
 8006a12:	7013      	strb	r3, [r2, #0]
    RFW_SetRadioModem( modem );
 8006a14:	79fb      	ldrb	r3, [r7, #7]
 8006a16:	4618      	mov	r0, r3
 8006a18:	f003 f9b7 	bl	8009d8a <RFW_SetRadioModem>
    switch( modem )
 8006a1c:	79fb      	ldrb	r3, [r7, #7]
 8006a1e:	2b05      	cmp	r3, #5
 8006a20:	d80e      	bhi.n	8006a40 <RadioSetModem+0x3c>
 8006a22:	a201      	add	r2, pc, #4	@ (adr r2, 8006a28 <RadioSetModem+0x24>)
 8006a24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a28:	08006a4f 	.word	0x08006a4f
 8006a2c:	08006a5d 	.word	0x08006a5d
 8006a30:	08006a41 	.word	0x08006a41
 8006a34:	08006a83 	.word	0x08006a83
 8006a38:	08006a91 	.word	0x08006a91
 8006a3c:	08006a9f 	.word	0x08006a9f
    {
    default:
    case MODEM_MSK:
        SUBGRF_SetPacketType( PACKET_TYPE_GMSK );
 8006a40:	2003      	movs	r0, #3
 8006a42:	f002 fb57 	bl	80090f4 <SUBGRF_SetPacketType>
        // When switching to GFSK mode the LoRa SyncWord register value is reset
        // Thus, we also reset the RadioPublicNetwork variable
        SubgRf.PublicNetwork.Current = false;
 8006a46:	4b1c      	ldr	r3, [pc, #112]	@ (8006ab8 <RadioSetModem+0xb4>)
 8006a48:	2200      	movs	r2, #0
 8006a4a:	735a      	strb	r2, [r3, #13]
        break;
 8006a4c:	e02f      	b.n	8006aae <RadioSetModem+0xaa>
    case MODEM_FSK:
        SUBGRF_SetPacketType( PACKET_TYPE_GFSK );
 8006a4e:	2000      	movs	r0, #0
 8006a50:	f002 fb50 	bl	80090f4 <SUBGRF_SetPacketType>
        // When switching to GFSK mode the LoRa SyncWord register value is reset
        // Thus, we also reset the RadioPublicNetwork variable
        SubgRf.PublicNetwork.Current = false;
 8006a54:	4b18      	ldr	r3, [pc, #96]	@ (8006ab8 <RadioSetModem+0xb4>)
 8006a56:	2200      	movs	r2, #0
 8006a58:	735a      	strb	r2, [r3, #13]
        break;
 8006a5a:	e028      	b.n	8006aae <RadioSetModem+0xaa>
    case MODEM_LORA:
        SUBGRF_SetPacketType( PACKET_TYPE_LORA );
 8006a5c:	2001      	movs	r0, #1
 8006a5e:	f002 fb49 	bl	80090f4 <SUBGRF_SetPacketType>
        // Public/Private network register is reset when switching modems
        if( SubgRf.PublicNetwork.Current != SubgRf.PublicNetwork.Previous )
 8006a62:	4b15      	ldr	r3, [pc, #84]	@ (8006ab8 <RadioSetModem+0xb4>)
 8006a64:	7b5a      	ldrb	r2, [r3, #13]
 8006a66:	4b14      	ldr	r3, [pc, #80]	@ (8006ab8 <RadioSetModem+0xb4>)
 8006a68:	7b1b      	ldrb	r3, [r3, #12]
 8006a6a:	429a      	cmp	r2, r3
 8006a6c:	d01e      	beq.n	8006aac <RadioSetModem+0xa8>
        {
            SubgRf.PublicNetwork.Current = SubgRf.PublicNetwork.Previous;
 8006a6e:	4b12      	ldr	r3, [pc, #72]	@ (8006ab8 <RadioSetModem+0xb4>)
 8006a70:	7b1a      	ldrb	r2, [r3, #12]
 8006a72:	4b11      	ldr	r3, [pc, #68]	@ (8006ab8 <RadioSetModem+0xb4>)
 8006a74:	735a      	strb	r2, [r3, #13]
            RadioSetPublicNetwork( SubgRf.PublicNetwork.Current );
 8006a76:	4b10      	ldr	r3, [pc, #64]	@ (8006ab8 <RadioSetModem+0xb4>)
 8006a78:	7b5b      	ldrb	r3, [r3, #13]
 8006a7a:	4618      	mov	r0, r3
 8006a7c:	f000 ffa0 	bl	80079c0 <RadioSetPublicNetwork>
        }
        break;
 8006a80:	e014      	b.n	8006aac <RadioSetModem+0xa8>
    case MODEM_BPSK:
        SUBGRF_SetPacketType( PACKET_TYPE_BPSK );
 8006a82:	2002      	movs	r0, #2
 8006a84:	f002 fb36 	bl	80090f4 <SUBGRF_SetPacketType>
        // When switching to BPSK mode the LoRa SyncWord register value is reset
        // Thus, we also reset the RadioPublicNetwork variable
        SubgRf.PublicNetwork.Current = false;
 8006a88:	4b0b      	ldr	r3, [pc, #44]	@ (8006ab8 <RadioSetModem+0xb4>)
 8006a8a:	2200      	movs	r2, #0
 8006a8c:	735a      	strb	r2, [r3, #13]
        break;
 8006a8e:	e00e      	b.n	8006aae <RadioSetModem+0xaa>
#if (RADIO_SIGFOX_ENABLE == 1)
    case MODEM_SIGFOX_TX:
        SUBGRF_SetPacketType( PACKET_TYPE_BPSK );
 8006a90:	2002      	movs	r0, #2
 8006a92:	f002 fb2f 	bl	80090f4 <SUBGRF_SetPacketType>
        // When switching to BPSK mode the LoRa SyncWord register value is reset
        // Thus, we also reset the RadioPublicNetwork variable
        SubgRf.PublicNetwork.Current = false;
 8006a96:	4b08      	ldr	r3, [pc, #32]	@ (8006ab8 <RadioSetModem+0xb4>)
 8006a98:	2200      	movs	r2, #0
 8006a9a:	735a      	strb	r2, [r3, #13]
        break;
 8006a9c:	e007      	b.n	8006aae <RadioSetModem+0xaa>
    case MODEM_SIGFOX_RX:
        SUBGRF_SetPacketType( PACKET_TYPE_GFSK );
 8006a9e:	2000      	movs	r0, #0
 8006aa0:	f002 fb28 	bl	80090f4 <SUBGRF_SetPacketType>
        // When switching to GFSK mode the LoRa SyncWord register value is reset
        // Thus, we also reset the RadioPublicNetwork variable
        SubgRf.PublicNetwork.Current = false;
 8006aa4:	4b04      	ldr	r3, [pc, #16]	@ (8006ab8 <RadioSetModem+0xb4>)
 8006aa6:	2200      	movs	r2, #0
 8006aa8:	735a      	strb	r2, [r3, #13]
        break;
 8006aaa:	e000      	b.n	8006aae <RadioSetModem+0xaa>
        break;
 8006aac:	bf00      	nop
#endif /*RADIO_SIGFOX_ENABLE == 1*/
    }
}
 8006aae:	bf00      	nop
 8006ab0:	3708      	adds	r7, #8
 8006ab2:	46bd      	mov	sp, r7
 8006ab4:	bd80      	pop	{r7, pc}
 8006ab6:	bf00      	nop
 8006ab8:	200002bc 	.word	0x200002bc

08006abc <RadioSetChannel>:

static void RadioSetChannel( uint32_t freq )
{
 8006abc:	b580      	push	{r7, lr}
 8006abe:	b082      	sub	sp, #8
 8006ac0:	af00      	add	r7, sp, #0
 8006ac2:	6078      	str	r0, [r7, #4]
    SUBGRF_SetRfFrequency( freq );
 8006ac4:	6878      	ldr	r0, [r7, #4]
 8006ac6:	f002 facf 	bl	8009068 <SUBGRF_SetRfFrequency>
}
 8006aca:	bf00      	nop
 8006acc:	3708      	adds	r7, #8
 8006ace:	46bd      	mov	sp, r7
 8006ad0:	bd80      	pop	{r7, pc}

08006ad2 <RadioIsChannelFree>:

static bool RadioIsChannelFree( uint32_t freq, uint32_t rxBandwidth, int16_t rssiThresh, uint32_t maxCarrierSenseTime )
{
 8006ad2:	b580      	push	{r7, lr}
 8006ad4:	b090      	sub	sp, #64	@ 0x40
 8006ad6:	af0a      	add	r7, sp, #40	@ 0x28
 8006ad8:	60f8      	str	r0, [r7, #12]
 8006ada:	60b9      	str	r1, [r7, #8]
 8006adc:	603b      	str	r3, [r7, #0]
 8006ade:	4613      	mov	r3, r2
 8006ae0:	80fb      	strh	r3, [r7, #6]
    bool status = true;
 8006ae2:	2301      	movs	r3, #1
 8006ae4:	75fb      	strb	r3, [r7, #23]
    int16_t rssi = 0;
 8006ae6:	2300      	movs	r3, #0
 8006ae8:	82bb      	strh	r3, [r7, #20]
    uint32_t carrierSenseTime = 0;
 8006aea:	2300      	movs	r3, #0
 8006aec:	613b      	str	r3, [r7, #16]

    RadioStandby( );
 8006aee:	f000 fdf2 	bl	80076d6 <RadioStandby>

    RadioSetModem( MODEM_FSK );
 8006af2:	2000      	movs	r0, #0
 8006af4:	f7ff ff86 	bl	8006a04 <RadioSetModem>

    RadioSetChannel( freq );
 8006af8:	68f8      	ldr	r0, [r7, #12]
 8006afa:	f7ff ffdf 	bl	8006abc <RadioSetChannel>

    // Set Rx bandwidth. Other parameters are not used.
    RadioSetRxConfig( MODEM_FSK, rxBandwidth, 600, 0, rxBandwidth, 3, 0, false,
 8006afe:	2301      	movs	r3, #1
 8006b00:	9309      	str	r3, [sp, #36]	@ 0x24
 8006b02:	2300      	movs	r3, #0
 8006b04:	9308      	str	r3, [sp, #32]
 8006b06:	2300      	movs	r3, #0
 8006b08:	9307      	str	r3, [sp, #28]
 8006b0a:	2300      	movs	r3, #0
 8006b0c:	9306      	str	r3, [sp, #24]
 8006b0e:	2300      	movs	r3, #0
 8006b10:	9305      	str	r3, [sp, #20]
 8006b12:	2300      	movs	r3, #0
 8006b14:	9304      	str	r3, [sp, #16]
 8006b16:	2300      	movs	r3, #0
 8006b18:	9303      	str	r3, [sp, #12]
 8006b1a:	2300      	movs	r3, #0
 8006b1c:	9302      	str	r3, [sp, #8]
 8006b1e:	2303      	movs	r3, #3
 8006b20:	9301      	str	r3, [sp, #4]
 8006b22:	68bb      	ldr	r3, [r7, #8]
 8006b24:	9300      	str	r3, [sp, #0]
 8006b26:	2300      	movs	r3, #0
 8006b28:	f44f 7216 	mov.w	r2, #600	@ 0x258
 8006b2c:	68b9      	ldr	r1, [r7, #8]
 8006b2e:	2000      	movs	r0, #0
 8006b30:	f000 f83c 	bl	8006bac <RadioSetRxConfig>
                      0, false, 0, 0, false, true );
    RadioRx( 0 );
 8006b34:	2000      	movs	r0, #0
 8006b36:	f000 fdd5 	bl	80076e4 <RadioRx>

    RADIO_DELAY_MS( RadioGetWakeupTime( ) );
 8006b3a:	f000 ff6f 	bl	8007a1c <RadioGetWakeupTime>
 8006b3e:	4603      	mov	r3, r0
 8006b40:	4618      	mov	r0, r3
 8006b42:	f7fa f87b 	bl	8000c3c <HAL_Delay>

    carrierSenseTime = TimerGetCurrentTime( );
 8006b46:	f003 feb9 	bl	800a8bc <UTIL_TIMER_GetCurrentTime>
 8006b4a:	6138      	str	r0, [r7, #16]

    // Perform carrier sense for maxCarrierSenseTime
    while( TimerGetElapsedTime( carrierSenseTime ) < maxCarrierSenseTime )
 8006b4c:	e00d      	b.n	8006b6a <RadioIsChannelFree+0x98>
    {
        rssi = RadioRssi( MODEM_FSK );
 8006b4e:	2000      	movs	r0, #0
 8006b50:	f000 feb6 	bl	80078c0 <RadioRssi>
 8006b54:	4603      	mov	r3, r0
 8006b56:	82bb      	strh	r3, [r7, #20]

        if( rssi > rssiThresh )
 8006b58:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 8006b5c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006b60:	429a      	cmp	r2, r3
 8006b62:	dd02      	ble.n	8006b6a <RadioIsChannelFree+0x98>
        {
            status = false;
 8006b64:	2300      	movs	r3, #0
 8006b66:	75fb      	strb	r3, [r7, #23]
            break;
 8006b68:	e006      	b.n	8006b78 <RadioIsChannelFree+0xa6>
    while( TimerGetElapsedTime( carrierSenseTime ) < maxCarrierSenseTime )
 8006b6a:	6938      	ldr	r0, [r7, #16]
 8006b6c:	f003 feb8 	bl	800a8e0 <UTIL_TIMER_GetElapsedTime>
 8006b70:	4602      	mov	r2, r0
 8006b72:	683b      	ldr	r3, [r7, #0]
 8006b74:	4293      	cmp	r3, r2
 8006b76:	d8ea      	bhi.n	8006b4e <RadioIsChannelFree+0x7c>
        }
    }
    RadioStandby( );
 8006b78:	f000 fdad 	bl	80076d6 <RadioStandby>

    return status;
 8006b7c:	7dfb      	ldrb	r3, [r7, #23]
}
 8006b7e:	4618      	mov	r0, r3
 8006b80:	3718      	adds	r7, #24
 8006b82:	46bd      	mov	sp, r7
 8006b84:	bd80      	pop	{r7, pc}

08006b86 <RadioRandom>:

static uint32_t RadioRandom( void )
{
 8006b86:	b580      	push	{r7, lr}
 8006b88:	b082      	sub	sp, #8
 8006b8a:	af00      	add	r7, sp, #0
    uint32_t rnd = 0;
 8006b8c:	2300      	movs	r3, #0
 8006b8e:	607b      	str	r3, [r7, #4]

    /*
     * Radio setup for random number generation
     */
    // Disable modem interrupts
    SUBGRF_SetDioIrqParams( IRQ_RADIO_NONE, IRQ_RADIO_NONE, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 8006b90:	2300      	movs	r3, #0
 8006b92:	2200      	movs	r2, #0
 8006b94:	2100      	movs	r1, #0
 8006b96:	2000      	movs	r0, #0
 8006b98:	f002 fa0a 	bl	8008fb0 <SUBGRF_SetDioIrqParams>

    rnd = SUBGRF_GetRandom();
 8006b9c:	f001 ffb3 	bl	8008b06 <SUBGRF_GetRandom>
 8006ba0:	6078      	str	r0, [r7, #4]

    return rnd;
 8006ba2:	687b      	ldr	r3, [r7, #4]
}
 8006ba4:	4618      	mov	r0, r3
 8006ba6:	3708      	adds	r7, #8
 8006ba8:	46bd      	mov	sp, r7
 8006baa:	bd80      	pop	{r7, pc}

08006bac <RadioSetRxConfig>:
                              uint32_t bandwidthAfc, uint16_t preambleLen,
                              uint16_t symbTimeout, bool fixLen,
                              uint8_t payloadLen,
                              bool crcOn, bool freqHopOn, uint8_t hopPeriod,
                              bool iqInverted, bool rxContinuous )
{
 8006bac:	b580      	push	{r7, lr}
 8006bae:	b08a      	sub	sp, #40	@ 0x28
 8006bb0:	af00      	add	r7, sp, #0
 8006bb2:	60b9      	str	r1, [r7, #8]
 8006bb4:	607a      	str	r2, [r7, #4]
 8006bb6:	461a      	mov	r2, r3
 8006bb8:	4603      	mov	r3, r0
 8006bba:	73fb      	strb	r3, [r7, #15]
 8006bbc:	4613      	mov	r3, r2
 8006bbe:	73bb      	strb	r3, [r7, #14]
#if (RADIO_SIGFOX_ENABLE == 1)
    uint8_t modReg;
#endif
    SubgRf.RxContinuous = rxContinuous;
 8006bc0:	4ab9      	ldr	r2, [pc, #740]	@ (8006ea8 <RadioSetRxConfig+0x2fc>)
 8006bc2:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 8006bc6:	7053      	strb	r3, [r2, #1]
    RFW_DeInit();
 8006bc8:	f003 f89d 	bl	8009d06 <RFW_DeInit>
    if( rxContinuous == true )
 8006bcc:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 8006bd0:	2b00      	cmp	r3, #0
 8006bd2:	d001      	beq.n	8006bd8 <RadioSetRxConfig+0x2c>
    {
        symbTimeout = 0;
 8006bd4:	2300      	movs	r3, #0
 8006bd6:	873b      	strh	r3, [r7, #56]	@ 0x38
    }
    if( fixLen == true )
 8006bd8:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 8006bdc:	2b00      	cmp	r3, #0
 8006bde:	d004      	beq.n	8006bea <RadioSetRxConfig+0x3e>
    {
        MaxPayloadLength = payloadLen;
 8006be0:	4ab2      	ldr	r2, [pc, #712]	@ (8006eac <RadioSetRxConfig+0x300>)
 8006be2:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 8006be6:	7013      	strb	r3, [r2, #0]
 8006be8:	e002      	b.n	8006bf0 <RadioSetRxConfig+0x44>
    }
    else
    {
        MaxPayloadLength = 0xFF;
 8006bea:	4bb0      	ldr	r3, [pc, #704]	@ (8006eac <RadioSetRxConfig+0x300>)
 8006bec:	22ff      	movs	r2, #255	@ 0xff
 8006bee:	701a      	strb	r2, [r3, #0]
    }

    switch( modem )
 8006bf0:	7bfb      	ldrb	r3, [r7, #15]
 8006bf2:	2b05      	cmp	r3, #5
 8006bf4:	d009      	beq.n	8006c0a <RadioSetRxConfig+0x5e>
 8006bf6:	2b05      	cmp	r3, #5
 8006bf8:	f300 81d7 	bgt.w	8006faa <RadioSetRxConfig+0x3fe>
 8006bfc:	2b00      	cmp	r3, #0
 8006bfe:	f000 80bf 	beq.w	8006d80 <RadioSetRxConfig+0x1d4>
 8006c02:	2b01      	cmp	r3, #1
 8006c04:	f000 8124 	beq.w	8006e50 <RadioSetRxConfig+0x2a4>
            // Timeout Max, Timeout handled directly in SetRx function
            SubgRf.RxTimeout = 0xFFFF;

            break;
        default:
            break;
 8006c08:	e1cf      	b.n	8006faa <RadioSetRxConfig+0x3fe>
            SUBGRF_SetStopRxTimerOnPreambleDetect( true );
 8006c0a:	2001      	movs	r0, #1
 8006c0c:	f002 f8c2 	bl	8008d94 <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 8006c10:	4ba5      	ldr	r3, [pc, #660]	@ (8006ea8 <RadioSetRxConfig+0x2fc>)
 8006c12:	2200      	movs	r2, #0
 8006c14:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 8006c18:	4aa3      	ldr	r2, [pc, #652]	@ (8006ea8 <RadioSetRxConfig+0x2fc>)
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	63d3      	str	r3, [r2, #60]	@ 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_05;
 8006c1e:	4ba2      	ldr	r3, [pc, #648]	@ (8006ea8 <RadioSetRxConfig+0x2fc>)
 8006c20:	2209      	movs	r2, #9
 8006c22:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
            SubgRf.ModulationParams.Params.Gfsk.Fdev = 800;
 8006c26:	4ba0      	ldr	r3, [pc, #640]	@ (8006ea8 <RadioSetRxConfig+0x2fc>)
 8006c28:	f44f 7248 	mov.w	r2, #800	@ 0x320
 8006c2c:	641a      	str	r2, [r3, #64]	@ 0x40
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = SUBGRF_GetFskBandwidthRegValue( bandwidth );
 8006c2e:	68b8      	ldr	r0, [r7, #8]
 8006c30:	f002 ff9c 	bl	8009b6c <SUBGRF_GetFskBandwidthRegValue>
 8006c34:	4603      	mov	r3, r0
 8006c36:	461a      	mov	r2, r3
 8006c38:	4b9b      	ldr	r3, [pc, #620]	@ (8006ea8 <RadioSetRxConfig+0x2fc>)
 8006c3a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 8006c3e:	4b9a      	ldr	r3, [pc, #616]	@ (8006ea8 <RadioSetRxConfig+0x2fc>)
 8006c40:	2200      	movs	r2, #0
 8006c42:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 8006c44:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8006c46:	00db      	lsls	r3, r3, #3
 8006c48:	b29a      	uxth	r2, r3
 8006c4a:	4b97      	ldr	r3, [pc, #604]	@ (8006ea8 <RadioSetRxConfig+0x2fc>)
 8006c4c:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_OFF;
 8006c4e:	4b96      	ldr	r3, [pc, #600]	@ (8006ea8 <RadioSetRxConfig+0x2fc>)
 8006c50:	2200      	movs	r2, #0
 8006c52:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = 2 << 3; // convert byte into bit
 8006c54:	4b94      	ldr	r3, [pc, #592]	@ (8006ea8 <RadioSetRxConfig+0x2fc>)
 8006c56:	2210      	movs	r2, #16
 8006c58:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 8006c5a:	4b93      	ldr	r3, [pc, #588]	@ (8006ea8 <RadioSetRxConfig+0x2fc>)
 8006c5c:	2200      	movs	r2, #0
 8006c5e:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = RADIO_PACKET_FIXED_LENGTH;
 8006c60:	4b91      	ldr	r3, [pc, #580]	@ (8006ea8 <RadioSetRxConfig+0x2fc>)
 8006c62:	2200      	movs	r2, #0
 8006c64:	755a      	strb	r2, [r3, #21]
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength;
 8006c66:	4b91      	ldr	r3, [pc, #580]	@ (8006eac <RadioSetRxConfig+0x300>)
 8006c68:	781a      	ldrb	r2, [r3, #0]
 8006c6a:	4b8f      	ldr	r3, [pc, #572]	@ (8006ea8 <RadioSetRxConfig+0x2fc>)
 8006c6c:	759a      	strb	r2, [r3, #22]
            SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 8006c6e:	4b8e      	ldr	r3, [pc, #568]	@ (8006ea8 <RadioSetRxConfig+0x2fc>)
 8006c70:	2201      	movs	r2, #1
 8006c72:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREE_OFF;
 8006c74:	4b8c      	ldr	r3, [pc, #560]	@ (8006ea8 <RadioSetRxConfig+0x2fc>)
 8006c76:	2200      	movs	r2, #0
 8006c78:	761a      	strb	r2, [r3, #24]
            RadioSetModem( MODEM_SIGFOX_RX );
 8006c7a:	2005      	movs	r0, #5
 8006c7c:	f7ff fec2 	bl	8006a04 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8006c80:	488b      	ldr	r0, [pc, #556]	@ (8006eb0 <RadioSetRxConfig+0x304>)
 8006c82:	f002 fb2b 	bl	80092dc <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8006c86:	488b      	ldr	r0, [pc, #556]	@ (8006eb4 <RadioSetRxConfig+0x308>)
 8006c88:	f002 fbf6 	bl	8009478 <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){0xB2, 0x27, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 8006c8c:	4a8a      	ldr	r2, [pc, #552]	@ (8006eb8 <RadioSetRxConfig+0x30c>)
 8006c8e:	f107 031c 	add.w	r3, r7, #28
 8006c92:	e892 0003 	ldmia.w	r2, {r0, r1}
 8006c96:	e883 0003 	stmia.w	r3, {r0, r1}
 8006c9a:	f107 031c 	add.w	r3, r7, #28
 8006c9e:	4618      	mov	r0, r3
 8006ca0:	f001 feaf 	bl	8008a02 <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 8006ca4:	f240 10ff 	movw	r0, #511	@ 0x1ff
 8006ca8:	f001 fefa 	bl	8008aa0 <SUBGRF_SetWhiteningSeed>
            modReg= RadioRead(SUBGHZ_AGCGFORSTCFGR);
 8006cac:	f640 00b8 	movw	r0, #2232	@ 0x8b8
 8006cb0:	f000 fe24 	bl	80078fc <RadioRead>
 8006cb4:	4603      	mov	r3, r0
 8006cb6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            modReg&=RADIO_BIT_MASK(4);
 8006cba:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006cbe:	f023 0310 	bic.w	r3, r3, #16
 8006cc2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            RadioWrite(SUBGHZ_AGCGFORSTCFGR, modReg);
 8006cc6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006cca:	4619      	mov	r1, r3
 8006ccc:	f640 00b8 	movw	r0, #2232	@ 0x8b8
 8006cd0:	f000 fe02 	bl	80078d8 <RadioWrite>
            RadioWrite(SUBGHZ_AGCGFORSTPOWTHR, 0x4 );
 8006cd4:	2104      	movs	r1, #4
 8006cd6:	f640 00b9 	movw	r0, #2233	@ 0x8b9
 8006cda:	f000 fdfd 	bl	80078d8 <RadioWrite>
            modReg= RadioRead(SUBGHZ_AGCRSSICTL0R);
 8006cde:	f640 009b 	movw	r0, #2203	@ 0x89b
 8006ce2:	f000 fe0b 	bl	80078fc <RadioRead>
 8006ce6:	4603      	mov	r3, r0
 8006ce8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            modReg&=( RADIO_BIT_MASK(2) & RADIO_BIT_MASK(3) & RADIO_BIT_MASK(4) );
 8006cec:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006cf0:	f023 031c 	bic.w	r3, r3, #28
 8006cf4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            RadioWrite(SUBGHZ_AGCRSSICTL0R, (modReg| (0x1<<3) ) );
 8006cf8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006cfc:	f043 0308 	orr.w	r3, r3, #8
 8006d00:	b2db      	uxtb	r3, r3
 8006d02:	4619      	mov	r1, r3
 8006d04:	f640 009b 	movw	r0, #2203	@ 0x89b
 8006d08:	f000 fde6 	bl	80078d8 <RadioWrite>
            modReg= RadioRead(SUBGHZ_GAFCR);
 8006d0c:	f240 60d1 	movw	r0, #1745	@ 0x6d1
 8006d10:	f000 fdf4 	bl	80078fc <RadioRead>
 8006d14:	4603      	mov	r3, r0
 8006d16:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            modReg&=( RADIO_BIT_MASK(3) & RADIO_BIT_MASK(4) );
 8006d1a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006d1e:	f023 0318 	bic.w	r3, r3, #24
 8006d22:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            RadioWrite(SUBGHZ_GAFCR, (modReg| (0x3<<3) ));
 8006d26:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006d2a:	f043 0318 	orr.w	r3, r3, #24
 8006d2e:	b2db      	uxtb	r3, r3
 8006d30:	4619      	mov	r1, r3
 8006d32:	f240 60d1 	movw	r0, #1745	@ 0x6d1
 8006d36:	f000 fdcf 	bl	80078d8 <RadioWrite>
            modReg= RadioRead(SUBGHZ_GBSYNCR);
 8006d3a:	f240 60ac 	movw	r0, #1708	@ 0x6ac
 8006d3e:	f000 fddd 	bl	80078fc <RadioRead>
 8006d42:	4603      	mov	r3, r0
 8006d44:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            modReg&=( RADIO_BIT_MASK(4) & RADIO_BIT_MASK(5) & RADIO_BIT_MASK(6) );
 8006d48:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006d4c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006d50:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            RadioWrite(SUBGHZ_GBSYNCR, (modReg| (0x5<<4) ));
 8006d54:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006d58:	f043 0350 	orr.w	r3, r3, #80	@ 0x50
 8006d5c:	b2db      	uxtb	r3, r3
 8006d5e:	4619      	mov	r1, r3
 8006d60:	f240 60ac 	movw	r0, #1708	@ 0x6ac
 8006d64:	f000 fdb8 	bl	80078d8 <RadioWrite>
            SubgRf.RxTimeout = ( uint32_t )(( symbTimeout * 8 * 1000 ) /datarate);
 8006d68:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8006d6a:	f44f 52fa 	mov.w	r2, #8000	@ 0x1f40
 8006d6e:	fb02 f303 	mul.w	r3, r2, r3
 8006d72:	461a      	mov	r2, r3
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	fbb2 f3f3 	udiv	r3, r2, r3
 8006d7a:	4a4b      	ldr	r2, [pc, #300]	@ (8006ea8 <RadioSetRxConfig+0x2fc>)
 8006d7c:	6093      	str	r3, [r2, #8]
            break;
 8006d7e:	e115      	b.n	8006fac <RadioSetRxConfig+0x400>
            SUBGRF_SetStopRxTimerOnPreambleDetect( false );
 8006d80:	2000      	movs	r0, #0
 8006d82:	f002 f807 	bl	8008d94 <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 8006d86:	4b48      	ldr	r3, [pc, #288]	@ (8006ea8 <RadioSetRxConfig+0x2fc>)
 8006d88:	2200      	movs	r2, #0
 8006d8a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 8006d8e:	4a46      	ldr	r2, [pc, #280]	@ (8006ea8 <RadioSetRxConfig+0x2fc>)
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	63d3      	str	r3, [r2, #60]	@ 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_1;
 8006d94:	4b44      	ldr	r3, [pc, #272]	@ (8006ea8 <RadioSetRxConfig+0x2fc>)
 8006d96:	220b      	movs	r2, #11
 8006d98:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = SUBGRF_GetFskBandwidthRegValue( bandwidth );
 8006d9c:	68b8      	ldr	r0, [r7, #8]
 8006d9e:	f002 fee5 	bl	8009b6c <SUBGRF_GetFskBandwidthRegValue>
 8006da2:	4603      	mov	r3, r0
 8006da4:	461a      	mov	r2, r3
 8006da6:	4b40      	ldr	r3, [pc, #256]	@ (8006ea8 <RadioSetRxConfig+0x2fc>)
 8006da8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 8006dac:	4b3e      	ldr	r3, [pc, #248]	@ (8006ea8 <RadioSetRxConfig+0x2fc>)
 8006dae:	2200      	movs	r2, #0
 8006db0:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 8006db2:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8006db4:	00db      	lsls	r3, r3, #3
 8006db6:	b29a      	uxth	r2, r3
 8006db8:	4b3b      	ldr	r3, [pc, #236]	@ (8006ea8 <RadioSetRxConfig+0x2fc>)
 8006dba:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS;
 8006dbc:	4b3a      	ldr	r3, [pc, #232]	@ (8006ea8 <RadioSetRxConfig+0x2fc>)
 8006dbe:	2204      	movs	r2, #4
 8006dc0:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = 3 << 3; // convert byte into bit
 8006dc2:	4b39      	ldr	r3, [pc, #228]	@ (8006ea8 <RadioSetRxConfig+0x2fc>)
 8006dc4:	2218      	movs	r2, #24
 8006dc6:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 8006dc8:	4b37      	ldr	r3, [pc, #220]	@ (8006ea8 <RadioSetRxConfig+0x2fc>)
 8006dca:	2200      	movs	r2, #0
 8006dcc:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( fixLen == true ) ? RADIO_PACKET_FIXED_LENGTH : RADIO_PACKET_VARIABLE_LENGTH;
 8006dce:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 8006dd2:	f083 0301 	eor.w	r3, r3, #1
 8006dd6:	b2db      	uxtb	r3, r3
 8006dd8:	461a      	mov	r2, r3
 8006dda:	4b33      	ldr	r3, [pc, #204]	@ (8006ea8 <RadioSetRxConfig+0x2fc>)
 8006ddc:	755a      	strb	r2, [r3, #21]
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength;
 8006dde:	4b33      	ldr	r3, [pc, #204]	@ (8006eac <RadioSetRxConfig+0x300>)
 8006de0:	781a      	ldrb	r2, [r3, #0]
 8006de2:	4b31      	ldr	r3, [pc, #196]	@ (8006ea8 <RadioSetRxConfig+0x2fc>)
 8006de4:	759a      	strb	r2, [r3, #22]
            if( crcOn == true )
 8006de6:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 8006dea:	2b00      	cmp	r3, #0
 8006dec:	d003      	beq.n	8006df6 <RadioSetRxConfig+0x24a>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_2_BYTES_CCIT;
 8006dee:	4b2e      	ldr	r3, [pc, #184]	@ (8006ea8 <RadioSetRxConfig+0x2fc>)
 8006df0:	22f2      	movs	r2, #242	@ 0xf2
 8006df2:	75da      	strb	r2, [r3, #23]
 8006df4:	e002      	b.n	8006dfc <RadioSetRxConfig+0x250>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 8006df6:	4b2c      	ldr	r3, [pc, #176]	@ (8006ea8 <RadioSetRxConfig+0x2fc>)
 8006df8:	2201      	movs	r2, #1
 8006dfa:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREEWHITENING;
 8006dfc:	4b2a      	ldr	r3, [pc, #168]	@ (8006ea8 <RadioSetRxConfig+0x2fc>)
 8006dfe:	2201      	movs	r2, #1
 8006e00:	761a      	strb	r2, [r3, #24]
            RadioStandby( );
 8006e02:	f000 fc68 	bl	80076d6 <RadioStandby>
            RadioSetModem( MODEM_FSK );
 8006e06:	2000      	movs	r0, #0
 8006e08:	f7ff fdfc 	bl	8006a04 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8006e0c:	4828      	ldr	r0, [pc, #160]	@ (8006eb0 <RadioSetRxConfig+0x304>)
 8006e0e:	f002 fa65 	bl	80092dc <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8006e12:	4828      	ldr	r0, [pc, #160]	@ (8006eb4 <RadioSetRxConfig+0x308>)
 8006e14:	f002 fb30 	bl	8009478 <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){ 0xC1, 0x94, 0xC1, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 8006e18:	4a28      	ldr	r2, [pc, #160]	@ (8006ebc <RadioSetRxConfig+0x310>)
 8006e1a:	f107 0314 	add.w	r3, r7, #20
 8006e1e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8006e22:	e883 0003 	stmia.w	r3, {r0, r1}
 8006e26:	f107 0314 	add.w	r3, r7, #20
 8006e2a:	4618      	mov	r0, r3
 8006e2c:	f001 fde9 	bl	8008a02 <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 8006e30:	f240 10ff 	movw	r0, #511	@ 0x1ff
 8006e34:	f001 fe34 	bl	8008aa0 <SUBGRF_SetWhiteningSeed>
            SubgRf.RxTimeout = ( uint32_t )(( symbTimeout * 8 * 1000 ) /datarate);
 8006e38:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8006e3a:	f44f 52fa 	mov.w	r2, #8000	@ 0x1f40
 8006e3e:	fb02 f303 	mul.w	r3, r2, r3
 8006e42:	461a      	mov	r2, r3
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	fbb2 f3f3 	udiv	r3, r2, r3
 8006e4a:	4a17      	ldr	r2, [pc, #92]	@ (8006ea8 <RadioSetRxConfig+0x2fc>)
 8006e4c:	6093      	str	r3, [r2, #8]
            break;
 8006e4e:	e0ad      	b.n	8006fac <RadioSetRxConfig+0x400>
            SUBGRF_SetStopRxTimerOnPreambleDetect( false );
 8006e50:	2000      	movs	r0, #0
 8006e52:	f001 ff9f 	bl	8008d94 <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 8006e56:	4b14      	ldr	r3, [pc, #80]	@ (8006ea8 <RadioSetRxConfig+0x2fc>)
 8006e58:	2201      	movs	r2, #1
 8006e5a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t )datarate;
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	b2da      	uxtb	r2, r3
 8006e62:	4b11      	ldr	r3, [pc, #68]	@ (8006ea8 <RadioSetRxConfig+0x2fc>)
 8006e64:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
            SubgRf.ModulationParams.Params.LoRa.Bandwidth = Bandwidths[bandwidth];
 8006e68:	4a15      	ldr	r2, [pc, #84]	@ (8006ec0 <RadioSetRxConfig+0x314>)
 8006e6a:	68bb      	ldr	r3, [r7, #8]
 8006e6c:	4413      	add	r3, r2
 8006e6e:	781a      	ldrb	r2, [r3, #0]
 8006e70:	4b0d      	ldr	r3, [pc, #52]	@ (8006ea8 <RadioSetRxConfig+0x2fc>)
 8006e72:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
            SubgRf.ModulationParams.Params.LoRa.CodingRate = ( RadioLoRaCodingRates_t )coderate;
 8006e76:	4a0c      	ldr	r2, [pc, #48]	@ (8006ea8 <RadioSetRxConfig+0x2fc>)
 8006e78:	7bbb      	ldrb	r3, [r7, #14]
 8006e7a:	f882 3052 	strb.w	r3, [r2, #82]	@ 0x52
            if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 8006e7e:	68bb      	ldr	r3, [r7, #8]
 8006e80:	2b00      	cmp	r3, #0
 8006e82:	d105      	bne.n	8006e90 <RadioSetRxConfig+0x2e4>
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	2b0b      	cmp	r3, #11
 8006e88:	d008      	beq.n	8006e9c <RadioSetRxConfig+0x2f0>
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	2b0c      	cmp	r3, #12
 8006e8e:	d005      	beq.n	8006e9c <RadioSetRxConfig+0x2f0>
 8006e90:	68bb      	ldr	r3, [r7, #8]
 8006e92:	2b01      	cmp	r3, #1
 8006e94:	d116      	bne.n	8006ec4 <RadioSetRxConfig+0x318>
                ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	2b0c      	cmp	r3, #12
 8006e9a:	d113      	bne.n	8006ec4 <RadioSetRxConfig+0x318>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x01;
 8006e9c:	4b02      	ldr	r3, [pc, #8]	@ (8006ea8 <RadioSetRxConfig+0x2fc>)
 8006e9e:	2201      	movs	r2, #1
 8006ea0:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
 8006ea4:	e012      	b.n	8006ecc <RadioSetRxConfig+0x320>
 8006ea6:	bf00      	nop
 8006ea8:	200002bc 	.word	0x200002bc
 8006eac:	20000008 	.word	0x20000008
 8006eb0:	200002f4 	.word	0x200002f4
 8006eb4:	200002ca 	.word	0x200002ca
 8006eb8:	0800b000 	.word	0x0800b000
 8006ebc:	0800b008 	.word	0x0800b008
 8006ec0:	0800b278 	.word	0x0800b278
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x00;
 8006ec4:	4b3b      	ldr	r3, [pc, #236]	@ (8006fb4 <RadioSetRxConfig+0x408>)
 8006ec6:	2200      	movs	r2, #0
 8006ec8:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 8006ecc:	4b39      	ldr	r3, [pc, #228]	@ (8006fb4 <RadioSetRxConfig+0x408>)
 8006ece:	2201      	movs	r2, #1
 8006ed0:	739a      	strb	r2, [r3, #14]
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 8006ed2:	4b38      	ldr	r3, [pc, #224]	@ (8006fb4 <RadioSetRxConfig+0x408>)
 8006ed4:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8006ed8:	2b05      	cmp	r3, #5
 8006eda:	d004      	beq.n	8006ee6 <RadioSetRxConfig+0x33a>
                ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF6 ) )
 8006edc:	4b35      	ldr	r3, [pc, #212]	@ (8006fb4 <RadioSetRxConfig+0x408>)
 8006ede:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 8006ee2:	2b06      	cmp	r3, #6
 8006ee4:	d10a      	bne.n	8006efc <RadioSetRxConfig+0x350>
                if( preambleLen < 12 )
 8006ee6:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8006ee8:	2b0b      	cmp	r3, #11
 8006eea:	d803      	bhi.n	8006ef4 <RadioSetRxConfig+0x348>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = 12;
 8006eec:	4b31      	ldr	r3, [pc, #196]	@ (8006fb4 <RadioSetRxConfig+0x408>)
 8006eee:	220c      	movs	r2, #12
 8006ef0:	839a      	strh	r2, [r3, #28]
                if( preambleLen < 12 )
 8006ef2:	e006      	b.n	8006f02 <RadioSetRxConfig+0x356>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 8006ef4:	4a2f      	ldr	r2, [pc, #188]	@ (8006fb4 <RadioSetRxConfig+0x408>)
 8006ef6:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8006ef8:	8393      	strh	r3, [r2, #28]
                if( preambleLen < 12 )
 8006efa:	e002      	b.n	8006f02 <RadioSetRxConfig+0x356>
                SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 8006efc:	4a2d      	ldr	r2, [pc, #180]	@ (8006fb4 <RadioSetRxConfig+0x408>)
 8006efe:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8006f00:	8393      	strh	r3, [r2, #28]
            SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t )fixLen;
 8006f02:	f897 203c 	ldrb.w	r2, [r7, #60]	@ 0x3c
 8006f06:	4b2b      	ldr	r3, [pc, #172]	@ (8006fb4 <RadioSetRxConfig+0x408>)
 8006f08:	779a      	strb	r2, [r3, #30]
            SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 8006f0a:	4b2b      	ldr	r3, [pc, #172]	@ (8006fb8 <RadioSetRxConfig+0x40c>)
 8006f0c:	781a      	ldrb	r2, [r3, #0]
 8006f0e:	4b29      	ldr	r3, [pc, #164]	@ (8006fb4 <RadioSetRxConfig+0x408>)
 8006f10:	77da      	strb	r2, [r3, #31]
            SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t )crcOn;
 8006f12:	f897 2044 	ldrb.w	r2, [r7, #68]	@ 0x44
 8006f16:	4b27      	ldr	r3, [pc, #156]	@ (8006fb4 <RadioSetRxConfig+0x408>)
 8006f18:	f883 2020 	strb.w	r2, [r3, #32]
            SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t )iqInverted;
 8006f1c:	f897 2050 	ldrb.w	r2, [r7, #80]	@ 0x50
 8006f20:	4b24      	ldr	r3, [pc, #144]	@ (8006fb4 <RadioSetRxConfig+0x408>)
 8006f22:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
            RadioStandby( );
 8006f26:	f000 fbd6 	bl	80076d6 <RadioStandby>
            RadioSetModem( MODEM_LORA );
 8006f2a:	2001      	movs	r0, #1
 8006f2c:	f7ff fd6a 	bl	8006a04 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8006f30:	4822      	ldr	r0, [pc, #136]	@ (8006fbc <RadioSetRxConfig+0x410>)
 8006f32:	f002 f9d3 	bl	80092dc <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8006f36:	4822      	ldr	r0, [pc, #136]	@ (8006fc0 <RadioSetRxConfig+0x414>)
 8006f38:	f002 fa9e 	bl	8009478 <SUBGRF_SetPacketParams>
            SUBGRF_SetLoRaSymbNumTimeout( symbTimeout );
 8006f3c:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8006f3e:	b2db      	uxtb	r3, r3
 8006f40:	4618      	mov	r0, r3
 8006f42:	f001 ff36 	bl	8008db2 <SUBGRF_SetLoRaSymbNumTimeout>
            SUBGRF_WriteRegister(SUBGHZ_AGCCFG,SUBGRF_ReadRegister(SUBGHZ_AGCCFG)&0x1);
 8006f46:	f640 00a3 	movw	r0, #2211	@ 0x8a3
 8006f4a:	f002 fbfd 	bl	8009748 <SUBGRF_ReadRegister>
 8006f4e:	4603      	mov	r3, r0
 8006f50:	f003 0301 	and.w	r3, r3, #1
 8006f54:	b2db      	uxtb	r3, r3
 8006f56:	4619      	mov	r1, r3
 8006f58:	f640 00a3 	movw	r0, #2211	@ 0x8a3
 8006f5c:	f002 fbd2 	bl	8009704 <SUBGRF_WriteRegister>
            if( SubgRf.PacketParams.Params.LoRa.InvertIQ == LORA_IQ_INVERTED )
 8006f60:	4b14      	ldr	r3, [pc, #80]	@ (8006fb4 <RadioSetRxConfig+0x408>)
 8006f62:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8006f66:	2b01      	cmp	r3, #1
 8006f68:	d10d      	bne.n	8006f86 <RadioSetRxConfig+0x3da>
                SUBGRF_WriteRegister( SUBGHZ_LIQPOLR, SUBGRF_ReadRegister( SUBGHZ_LIQPOLR ) & ~( 1 << 2 ) );
 8006f6a:	f240 7036 	movw	r0, #1846	@ 0x736
 8006f6e:	f002 fbeb 	bl	8009748 <SUBGRF_ReadRegister>
 8006f72:	4603      	mov	r3, r0
 8006f74:	f023 0304 	bic.w	r3, r3, #4
 8006f78:	b2db      	uxtb	r3, r3
 8006f7a:	4619      	mov	r1, r3
 8006f7c:	f240 7036 	movw	r0, #1846	@ 0x736
 8006f80:	f002 fbc0 	bl	8009704 <SUBGRF_WriteRegister>
 8006f84:	e00c      	b.n	8006fa0 <RadioSetRxConfig+0x3f4>
                SUBGRF_WriteRegister( SUBGHZ_LIQPOLR, SUBGRF_ReadRegister( SUBGHZ_LIQPOLR ) | ( 1 << 2 ) );
 8006f86:	f240 7036 	movw	r0, #1846	@ 0x736
 8006f8a:	f002 fbdd 	bl	8009748 <SUBGRF_ReadRegister>
 8006f8e:	4603      	mov	r3, r0
 8006f90:	f043 0304 	orr.w	r3, r3, #4
 8006f94:	b2db      	uxtb	r3, r3
 8006f96:	4619      	mov	r1, r3
 8006f98:	f240 7036 	movw	r0, #1846	@ 0x736
 8006f9c:	f002 fbb2 	bl	8009704 <SUBGRF_WriteRegister>
            SubgRf.RxTimeout = 0xFFFF;
 8006fa0:	4b04      	ldr	r3, [pc, #16]	@ (8006fb4 <RadioSetRxConfig+0x408>)
 8006fa2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8006fa6:	609a      	str	r2, [r3, #8]
            break;
 8006fa8:	e000      	b.n	8006fac <RadioSetRxConfig+0x400>
            break;
 8006faa:	bf00      	nop
    }
}
 8006fac:	bf00      	nop
 8006fae:	3728      	adds	r7, #40	@ 0x28
 8006fb0:	46bd      	mov	sp, r7
 8006fb2:	bd80      	pop	{r7, pc}
 8006fb4:	200002bc 	.word	0x200002bc
 8006fb8:	20000008 	.word	0x20000008
 8006fbc:	200002f4 	.word	0x200002f4
 8006fc0:	200002ca 	.word	0x200002ca

08006fc4 <RadioSetTxConfig>:
static void RadioSetTxConfig( RadioModems_t modem, int8_t power, uint32_t fdev,
                              uint32_t bandwidth, uint32_t datarate,
                              uint8_t coderate, uint16_t preambleLen,
                              bool fixLen, bool crcOn, bool freqHopOn,
                              uint8_t hopPeriod, bool iqInverted, uint32_t timeout )
{
 8006fc4:	b580      	push	{r7, lr}
 8006fc6:	b086      	sub	sp, #24
 8006fc8:	af00      	add	r7, sp, #0
 8006fca:	60ba      	str	r2, [r7, #8]
 8006fcc:	607b      	str	r3, [r7, #4]
 8006fce:	4603      	mov	r3, r0
 8006fd0:	73fb      	strb	r3, [r7, #15]
 8006fd2:	460b      	mov	r3, r1
 8006fd4:	73bb      	strb	r3, [r7, #14]
#if( RADIO_LR_FHSS_IS_ON == 1 )
    /*disable LrFhss*/
    SubgRf.lr_fhss.is_lr_fhss_on = false;
#endif /* RADIO_LR_FHSS_IS_ON == 1 */
    RFW_DeInit();
 8006fd6:	f002 fe96 	bl	8009d06 <RFW_DeInit>
    switch( modem )
 8006fda:	7bfb      	ldrb	r3, [r7, #15]
 8006fdc:	2b04      	cmp	r3, #4
 8006fde:	f000 80c7 	beq.w	8007170 <RadioSetTxConfig+0x1ac>
 8006fe2:	2b04      	cmp	r3, #4
 8006fe4:	f300 80d6 	bgt.w	8007194 <RadioSetTxConfig+0x1d0>
 8006fe8:	2b00      	cmp	r3, #0
 8006fea:	d002      	beq.n	8006ff2 <RadioSetTxConfig+0x2e>
 8006fec:	2b01      	cmp	r3, #1
 8006fee:	d059      	beq.n	80070a4 <RadioSetTxConfig+0xe0>
            SubgRf.ModulationParams.Params.Bpsk.ModulationShaping = MOD_SHAPING_DBPSK;
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
            break;
#endif /*RADIO_SIGFOX_ENABLE == 1*/
        default:
            break;
 8006ff0:	e0d0      	b.n	8007194 <RadioSetTxConfig+0x1d0>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 8006ff2:	4b77      	ldr	r3, [pc, #476]	@ (80071d0 <RadioSetTxConfig+0x20c>)
 8006ff4:	2200      	movs	r2, #0
 8006ff6:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 8006ffa:	4a75      	ldr	r2, [pc, #468]	@ (80071d0 <RadioSetTxConfig+0x20c>)
 8006ffc:	6a3b      	ldr	r3, [r7, #32]
 8006ffe:	63d3      	str	r3, [r2, #60]	@ 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_1;
 8007000:	4b73      	ldr	r3, [pc, #460]	@ (80071d0 <RadioSetTxConfig+0x20c>)
 8007002:	220b      	movs	r2, #11
 8007004:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = SUBGRF_GetFskBandwidthRegValue( bandwidth );
 8007008:	6878      	ldr	r0, [r7, #4]
 800700a:	f002 fdaf 	bl	8009b6c <SUBGRF_GetFskBandwidthRegValue>
 800700e:	4603      	mov	r3, r0
 8007010:	461a      	mov	r2, r3
 8007012:	4b6f      	ldr	r3, [pc, #444]	@ (80071d0 <RadioSetTxConfig+0x20c>)
 8007014:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
            SubgRf.ModulationParams.Params.Gfsk.Fdev = fdev;
 8007018:	4a6d      	ldr	r2, [pc, #436]	@ (80071d0 <RadioSetTxConfig+0x20c>)
 800701a:	68bb      	ldr	r3, [r7, #8]
 800701c:	6413      	str	r3, [r2, #64]	@ 0x40
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 800701e:	4b6c      	ldr	r3, [pc, #432]	@ (80071d0 <RadioSetTxConfig+0x20c>)
 8007020:	2200      	movs	r2, #0
 8007022:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 8007024:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8007026:	00db      	lsls	r3, r3, #3
 8007028:	b29a      	uxth	r2, r3
 800702a:	4b69      	ldr	r3, [pc, #420]	@ (80071d0 <RadioSetTxConfig+0x20c>)
 800702c:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS;
 800702e:	4b68      	ldr	r3, [pc, #416]	@ (80071d0 <RadioSetTxConfig+0x20c>)
 8007030:	2204      	movs	r2, #4
 8007032:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = 3 << 3 ; // convert byte into bit
 8007034:	4b66      	ldr	r3, [pc, #408]	@ (80071d0 <RadioSetTxConfig+0x20c>)
 8007036:	2218      	movs	r2, #24
 8007038:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 800703a:	4b65      	ldr	r3, [pc, #404]	@ (80071d0 <RadioSetTxConfig+0x20c>)
 800703c:	2200      	movs	r2, #0
 800703e:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( fixLen == true ) ? RADIO_PACKET_FIXED_LENGTH : RADIO_PACKET_VARIABLE_LENGTH;
 8007040:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8007044:	f083 0301 	eor.w	r3, r3, #1
 8007048:	b2db      	uxtb	r3, r3
 800704a:	461a      	mov	r2, r3
 800704c:	4b60      	ldr	r3, [pc, #384]	@ (80071d0 <RadioSetTxConfig+0x20c>)
 800704e:	755a      	strb	r2, [r3, #21]
            if( crcOn == true )
 8007050:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8007054:	2b00      	cmp	r3, #0
 8007056:	d003      	beq.n	8007060 <RadioSetTxConfig+0x9c>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_2_BYTES_CCIT;
 8007058:	4b5d      	ldr	r3, [pc, #372]	@ (80071d0 <RadioSetTxConfig+0x20c>)
 800705a:	22f2      	movs	r2, #242	@ 0xf2
 800705c:	75da      	strb	r2, [r3, #23]
 800705e:	e002      	b.n	8007066 <RadioSetTxConfig+0xa2>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 8007060:	4b5b      	ldr	r3, [pc, #364]	@ (80071d0 <RadioSetTxConfig+0x20c>)
 8007062:	2201      	movs	r2, #1
 8007064:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREEWHITENING;
 8007066:	4b5a      	ldr	r3, [pc, #360]	@ (80071d0 <RadioSetTxConfig+0x20c>)
 8007068:	2201      	movs	r2, #1
 800706a:	761a      	strb	r2, [r3, #24]
            RadioStandby( );
 800706c:	f000 fb33 	bl	80076d6 <RadioStandby>
            RadioSetModem(  MODEM_FSK  );
 8007070:	2000      	movs	r0, #0
 8007072:	f7ff fcc7 	bl	8006a04 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8007076:	4857      	ldr	r0, [pc, #348]	@ (80071d4 <RadioSetTxConfig+0x210>)
 8007078:	f002 f930 	bl	80092dc <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 800707c:	4856      	ldr	r0, [pc, #344]	@ (80071d8 <RadioSetTxConfig+0x214>)
 800707e:	f002 f9fb 	bl	8009478 <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){ 0xC1, 0x94, 0xC1, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 8007082:	4a56      	ldr	r2, [pc, #344]	@ (80071dc <RadioSetTxConfig+0x218>)
 8007084:	f107 0310 	add.w	r3, r7, #16
 8007088:	e892 0003 	ldmia.w	r2, {r0, r1}
 800708c:	e883 0003 	stmia.w	r3, {r0, r1}
 8007090:	f107 0310 	add.w	r3, r7, #16
 8007094:	4618      	mov	r0, r3
 8007096:	f001 fcb4 	bl	8008a02 <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 800709a:	f240 10ff 	movw	r0, #511	@ 0x1ff
 800709e:	f001 fcff 	bl	8008aa0 <SUBGRF_SetWhiteningSeed>
            break;
 80070a2:	e078      	b.n	8007196 <RadioSetTxConfig+0x1d2>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 80070a4:	4b4a      	ldr	r3, [pc, #296]	@ (80071d0 <RadioSetTxConfig+0x20c>)
 80070a6:	2201      	movs	r2, #1
 80070a8:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t ) datarate;
 80070ac:	6a3b      	ldr	r3, [r7, #32]
 80070ae:	b2da      	uxtb	r2, r3
 80070b0:	4b47      	ldr	r3, [pc, #284]	@ (80071d0 <RadioSetTxConfig+0x20c>)
 80070b2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
            SubgRf.ModulationParams.Params.LoRa.Bandwidth =  Bandwidths[bandwidth];
 80070b6:	4a4a      	ldr	r2, [pc, #296]	@ (80071e0 <RadioSetTxConfig+0x21c>)
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	4413      	add	r3, r2
 80070bc:	781a      	ldrb	r2, [r3, #0]
 80070be:	4b44      	ldr	r3, [pc, #272]	@ (80071d0 <RadioSetTxConfig+0x20c>)
 80070c0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
            SubgRf.ModulationParams.Params.LoRa.CodingRate= ( RadioLoRaCodingRates_t )coderate;
 80070c4:	4a42      	ldr	r2, [pc, #264]	@ (80071d0 <RadioSetTxConfig+0x20c>)
 80070c6:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80070ca:	f882 3052 	strb.w	r3, [r2, #82]	@ 0x52
            if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	2b00      	cmp	r3, #0
 80070d2:	d105      	bne.n	80070e0 <RadioSetTxConfig+0x11c>
 80070d4:	6a3b      	ldr	r3, [r7, #32]
 80070d6:	2b0b      	cmp	r3, #11
 80070d8:	d008      	beq.n	80070ec <RadioSetTxConfig+0x128>
 80070da:	6a3b      	ldr	r3, [r7, #32]
 80070dc:	2b0c      	cmp	r3, #12
 80070de:	d005      	beq.n	80070ec <RadioSetTxConfig+0x128>
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	2b01      	cmp	r3, #1
 80070e4:	d107      	bne.n	80070f6 <RadioSetTxConfig+0x132>
                ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 80070e6:	6a3b      	ldr	r3, [r7, #32]
 80070e8:	2b0c      	cmp	r3, #12
 80070ea:	d104      	bne.n	80070f6 <RadioSetTxConfig+0x132>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x01;
 80070ec:	4b38      	ldr	r3, [pc, #224]	@ (80071d0 <RadioSetTxConfig+0x20c>)
 80070ee:	2201      	movs	r2, #1
 80070f0:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
 80070f4:	e003      	b.n	80070fe <RadioSetTxConfig+0x13a>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x00;
 80070f6:	4b36      	ldr	r3, [pc, #216]	@ (80071d0 <RadioSetTxConfig+0x20c>)
 80070f8:	2200      	movs	r2, #0
 80070fa:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 80070fe:	4b34      	ldr	r3, [pc, #208]	@ (80071d0 <RadioSetTxConfig+0x20c>)
 8007100:	2201      	movs	r2, #1
 8007102:	739a      	strb	r2, [r3, #14]
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 8007104:	4b32      	ldr	r3, [pc, #200]	@ (80071d0 <RadioSetTxConfig+0x20c>)
 8007106:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800710a:	2b05      	cmp	r3, #5
 800710c:	d004      	beq.n	8007118 <RadioSetTxConfig+0x154>
                ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF6 ) )
 800710e:	4b30      	ldr	r3, [pc, #192]	@ (80071d0 <RadioSetTxConfig+0x20c>)
 8007110:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 8007114:	2b06      	cmp	r3, #6
 8007116:	d10a      	bne.n	800712e <RadioSetTxConfig+0x16a>
                if( preambleLen < 12 )
 8007118:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800711a:	2b0b      	cmp	r3, #11
 800711c:	d803      	bhi.n	8007126 <RadioSetTxConfig+0x162>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = 12;
 800711e:	4b2c      	ldr	r3, [pc, #176]	@ (80071d0 <RadioSetTxConfig+0x20c>)
 8007120:	220c      	movs	r2, #12
 8007122:	839a      	strh	r2, [r3, #28]
                if( preambleLen < 12 )
 8007124:	e006      	b.n	8007134 <RadioSetTxConfig+0x170>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 8007126:	4a2a      	ldr	r2, [pc, #168]	@ (80071d0 <RadioSetTxConfig+0x20c>)
 8007128:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800712a:	8393      	strh	r3, [r2, #28]
                if( preambleLen < 12 )
 800712c:	e002      	b.n	8007134 <RadioSetTxConfig+0x170>
                SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 800712e:	4a28      	ldr	r2, [pc, #160]	@ (80071d0 <RadioSetTxConfig+0x20c>)
 8007130:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8007132:	8393      	strh	r3, [r2, #28]
            SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t )fixLen;
 8007134:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 8007138:	4b25      	ldr	r3, [pc, #148]	@ (80071d0 <RadioSetTxConfig+0x20c>)
 800713a:	779a      	strb	r2, [r3, #30]
            SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 800713c:	4b29      	ldr	r3, [pc, #164]	@ (80071e4 <RadioSetTxConfig+0x220>)
 800713e:	781a      	ldrb	r2, [r3, #0]
 8007140:	4b23      	ldr	r3, [pc, #140]	@ (80071d0 <RadioSetTxConfig+0x20c>)
 8007142:	77da      	strb	r2, [r3, #31]
            SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t )crcOn;
 8007144:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 8007148:	4b21      	ldr	r3, [pc, #132]	@ (80071d0 <RadioSetTxConfig+0x20c>)
 800714a:	f883 2020 	strb.w	r2, [r3, #32]
            SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t )iqInverted;
 800714e:	f897 203c 	ldrb.w	r2, [r7, #60]	@ 0x3c
 8007152:	4b1f      	ldr	r3, [pc, #124]	@ (80071d0 <RadioSetTxConfig+0x20c>)
 8007154:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
            RadioStandby( );
 8007158:	f000 fabd 	bl	80076d6 <RadioStandby>
            RadioSetModem( MODEM_LORA );
 800715c:	2001      	movs	r0, #1
 800715e:	f7ff fc51 	bl	8006a04 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8007162:	481c      	ldr	r0, [pc, #112]	@ (80071d4 <RadioSetTxConfig+0x210>)
 8007164:	f002 f8ba 	bl	80092dc <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8007168:	481b      	ldr	r0, [pc, #108]	@ (80071d8 <RadioSetTxConfig+0x214>)
 800716a:	f002 f985 	bl	8009478 <SUBGRF_SetPacketParams>
            break;
 800716e:	e012      	b.n	8007196 <RadioSetTxConfig+0x1d2>
            RadioSetModem(MODEM_SIGFOX_TX);
 8007170:	2004      	movs	r0, #4
 8007172:	f7ff fc47 	bl	8006a04 <RadioSetModem>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_BPSK;
 8007176:	4b16      	ldr	r3, [pc, #88]	@ (80071d0 <RadioSetTxConfig+0x20c>)
 8007178:	2202      	movs	r2, #2
 800717a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            SubgRf.ModulationParams.Params.Bpsk.BitRate           = datarate;
 800717e:	4a14      	ldr	r2, [pc, #80]	@ (80071d0 <RadioSetTxConfig+0x20c>)
 8007180:	6a3b      	ldr	r3, [r7, #32]
 8007182:	6493      	str	r3, [r2, #72]	@ 0x48
            SubgRf.ModulationParams.Params.Bpsk.ModulationShaping = MOD_SHAPING_DBPSK;
 8007184:	4b12      	ldr	r3, [pc, #72]	@ (80071d0 <RadioSetTxConfig+0x20c>)
 8007186:	2216      	movs	r2, #22
 8007188:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 800718c:	4811      	ldr	r0, [pc, #68]	@ (80071d4 <RadioSetTxConfig+0x210>)
 800718e:	f002 f8a5 	bl	80092dc <SUBGRF_SetModulationParams>
            break;
 8007192:	e000      	b.n	8007196 <RadioSetTxConfig+0x1d2>
            break;
 8007194:	bf00      	nop
    }

    SubgRf.AntSwitchPaSelect = SUBGRF_SetRfTxPower( power );
 8007196:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800719a:	4618      	mov	r0, r3
 800719c:	f002 fbe8 	bl	8009970 <SUBGRF_SetRfTxPower>
 80071a0:	4603      	mov	r3, r0
 80071a2:	461a      	mov	r2, r3
 80071a4:	4b0a      	ldr	r3, [pc, #40]	@ (80071d0 <RadioSetTxConfig+0x20c>)
 80071a6:	f883 2056 	strb.w	r2, [r3, #86]	@ 0x56
    /* WORKAROUND - Trimming the output voltage power_ldo to 3.3V */
    SUBGRF_WriteRegister(REG_DRV_CTRL, 0x7 << 1);
 80071aa:	210e      	movs	r1, #14
 80071ac:	f640 101f 	movw	r0, #2335	@ 0x91f
 80071b0:	f002 faa8 	bl	8009704 <SUBGRF_WriteRegister>
    RFW_SetAntSwitch( SubgRf.AntSwitchPaSelect );
 80071b4:	4b06      	ldr	r3, [pc, #24]	@ (80071d0 <RadioSetTxConfig+0x20c>)
 80071b6:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 80071ba:	4618      	mov	r0, r3
 80071bc:	f002 fdb7 	bl	8009d2e <RFW_SetAntSwitch>
    SubgRf.TxTimeout = timeout;
 80071c0:	4a03      	ldr	r2, [pc, #12]	@ (80071d0 <RadioSetTxConfig+0x20c>)
 80071c2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80071c4:	6053      	str	r3, [r2, #4]
}
 80071c6:	bf00      	nop
 80071c8:	3718      	adds	r7, #24
 80071ca:	46bd      	mov	sp, r7
 80071cc:	bd80      	pop	{r7, pc}
 80071ce:	bf00      	nop
 80071d0:	200002bc 	.word	0x200002bc
 80071d4:	200002f4 	.word	0x200002f4
 80071d8:	200002ca 	.word	0x200002ca
 80071dc:	0800b008 	.word	0x0800b008
 80071e0:	0800b278 	.word	0x0800b278
 80071e4:	20000008 	.word	0x20000008

080071e8 <RadioCheckRfFrequency>:

static bool RadioCheckRfFrequency( uint32_t frequency )
{
 80071e8:	b480      	push	{r7}
 80071ea:	b083      	sub	sp, #12
 80071ec:	af00      	add	r7, sp, #0
 80071ee:	6078      	str	r0, [r7, #4]
    return true;
 80071f0:	2301      	movs	r3, #1
}
 80071f2:	4618      	mov	r0, r3
 80071f4:	370c      	adds	r7, #12
 80071f6:	46bd      	mov	sp, r7
 80071f8:	bc80      	pop	{r7}
 80071fa:	4770      	bx	lr

080071fc <RadioGetLoRaBandwidthInHz>:

static uint32_t RadioGetLoRaBandwidthInHz( RadioLoRaBandwidths_t bw )
{
 80071fc:	b480      	push	{r7}
 80071fe:	b085      	sub	sp, #20
 8007200:	af00      	add	r7, sp, #0
 8007202:	4603      	mov	r3, r0
 8007204:	71fb      	strb	r3, [r7, #7]
    uint32_t bandwidthInHz = 0;
 8007206:	2300      	movs	r3, #0
 8007208:	60fb      	str	r3, [r7, #12]

    switch( bw )
 800720a:	79fb      	ldrb	r3, [r7, #7]
 800720c:	2b0a      	cmp	r3, #10
 800720e:	d83e      	bhi.n	800728e <RadioGetLoRaBandwidthInHz+0x92>
 8007210:	a201      	add	r2, pc, #4	@ (adr r2, 8007218 <RadioGetLoRaBandwidthInHz+0x1c>)
 8007212:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007216:	bf00      	nop
 8007218:	08007245 	.word	0x08007245
 800721c:	08007255 	.word	0x08007255
 8007220:	08007265 	.word	0x08007265
 8007224:	08007275 	.word	0x08007275
 8007228:	0800727d 	.word	0x0800727d
 800722c:	08007283 	.word	0x08007283
 8007230:	08007289 	.word	0x08007289
 8007234:	0800728f 	.word	0x0800728f
 8007238:	0800724d 	.word	0x0800724d
 800723c:	0800725d 	.word	0x0800725d
 8007240:	0800726d 	.word	0x0800726d
    {
    case LORA_BW_007:
        bandwidthInHz = 7812UL;
 8007244:	f641 6384 	movw	r3, #7812	@ 0x1e84
 8007248:	60fb      	str	r3, [r7, #12]
        break;
 800724a:	e020      	b.n	800728e <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_010:
        bandwidthInHz = 10417UL;
 800724c:	f642 03b1 	movw	r3, #10417	@ 0x28b1
 8007250:	60fb      	str	r3, [r7, #12]
        break;
 8007252:	e01c      	b.n	800728e <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_015:
        bandwidthInHz = 15625UL;
 8007254:	f643 5309 	movw	r3, #15625	@ 0x3d09
 8007258:	60fb      	str	r3, [r7, #12]
        break;
 800725a:	e018      	b.n	800728e <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_020:
        bandwidthInHz = 20833UL;
 800725c:	f245 1361 	movw	r3, #20833	@ 0x5161
 8007260:	60fb      	str	r3, [r7, #12]
        break;
 8007262:	e014      	b.n	800728e <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_031:
        bandwidthInHz = 31250UL;
 8007264:	f647 2312 	movw	r3, #31250	@ 0x7a12
 8007268:	60fb      	str	r3, [r7, #12]
        break;
 800726a:	e010      	b.n	800728e <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_041:
        bandwidthInHz = 41667UL;
 800726c:	f24a 23c3 	movw	r3, #41667	@ 0xa2c3
 8007270:	60fb      	str	r3, [r7, #12]
        break;
 8007272:	e00c      	b.n	800728e <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_062:
        bandwidthInHz = 62500UL;
 8007274:	f24f 4324 	movw	r3, #62500	@ 0xf424
 8007278:	60fb      	str	r3, [r7, #12]
        break;
 800727a:	e008      	b.n	800728e <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_125:
        bandwidthInHz = 125000UL;
 800727c:	4b07      	ldr	r3, [pc, #28]	@ (800729c <RadioGetLoRaBandwidthInHz+0xa0>)
 800727e:	60fb      	str	r3, [r7, #12]
        break;
 8007280:	e005      	b.n	800728e <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_250:
        bandwidthInHz = 250000UL;
 8007282:	4b07      	ldr	r3, [pc, #28]	@ (80072a0 <RadioGetLoRaBandwidthInHz+0xa4>)
 8007284:	60fb      	str	r3, [r7, #12]
        break;
 8007286:	e002      	b.n	800728e <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_500:
        bandwidthInHz = 500000UL;
 8007288:	4b06      	ldr	r3, [pc, #24]	@ (80072a4 <RadioGetLoRaBandwidthInHz+0xa8>)
 800728a:	60fb      	str	r3, [r7, #12]
        break;
 800728c:	bf00      	nop
    }

    return bandwidthInHz;
 800728e:	68fb      	ldr	r3, [r7, #12]
}
 8007290:	4618      	mov	r0, r3
 8007292:	3714      	adds	r7, #20
 8007294:	46bd      	mov	sp, r7
 8007296:	bc80      	pop	{r7}
 8007298:	4770      	bx	lr
 800729a:	bf00      	nop
 800729c:	0001e848 	.word	0x0001e848
 80072a0:	0003d090 	.word	0x0003d090
 80072a4:	0007a120 	.word	0x0007a120

080072a8 <RadioGetGfskTimeOnAirNumerator>:

static uint32_t RadioGetGfskTimeOnAirNumerator( uint32_t datarate, uint8_t coderate,
                                                uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                                                bool crcOn )
{
 80072a8:	b480      	push	{r7}
 80072aa:	b083      	sub	sp, #12
 80072ac:	af00      	add	r7, sp, #0
 80072ae:	6078      	str	r0, [r7, #4]
 80072b0:	4608      	mov	r0, r1
 80072b2:	4611      	mov	r1, r2
 80072b4:	461a      	mov	r2, r3
 80072b6:	4603      	mov	r3, r0
 80072b8:	70fb      	strb	r3, [r7, #3]
 80072ba:	460b      	mov	r3, r1
 80072bc:	803b      	strh	r3, [r7, #0]
 80072be:	4613      	mov	r3, r2
 80072c0:	70bb      	strb	r3, [r7, #2]
    return ( preambleLen << 3 ) +
 80072c2:	883b      	ldrh	r3, [r7, #0]
 80072c4:	00db      	lsls	r3, r3, #3
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 80072c6:	78ba      	ldrb	r2, [r7, #2]
 80072c8:	f082 0201 	eor.w	r2, r2, #1
 80072cc:	b2d2      	uxtb	r2, r2
 80072ce:	2a00      	cmp	r2, #0
 80072d0:	d001      	beq.n	80072d6 <RadioGetGfskTimeOnAirNumerator+0x2e>
 80072d2:	2208      	movs	r2, #8
 80072d4:	e000      	b.n	80072d8 <RadioGetGfskTimeOnAirNumerator+0x30>
 80072d6:	2200      	movs	r2, #0
    return ( preambleLen << 3 ) +
 80072d8:	4413      	add	r3, r2
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 80072da:	f103 0218 	add.w	r2, r3, #24
           ( ( payloadLen + ( ( crcOn == true ) ? 2 : 0 ) ) << 3 );
 80072de:	7c3b      	ldrb	r3, [r7, #16]
 80072e0:	7d39      	ldrb	r1, [r7, #20]
 80072e2:	2900      	cmp	r1, #0
 80072e4:	d001      	beq.n	80072ea <RadioGetGfskTimeOnAirNumerator+0x42>
 80072e6:	2102      	movs	r1, #2
 80072e8:	e000      	b.n	80072ec <RadioGetGfskTimeOnAirNumerator+0x44>
 80072ea:	2100      	movs	r1, #0
 80072ec:	440b      	add	r3, r1
 80072ee:	00db      	lsls	r3, r3, #3
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 80072f0:	4413      	add	r3, r2
}
 80072f2:	4618      	mov	r0, r3
 80072f4:	370c      	adds	r7, #12
 80072f6:	46bd      	mov	sp, r7
 80072f8:	bc80      	pop	{r7}
 80072fa:	4770      	bx	lr

080072fc <RadioGetLoRaTimeOnAirNumerator>:

static uint32_t RadioGetLoRaTimeOnAirNumerator( uint32_t bandwidth,
                                                uint32_t datarate, uint8_t coderate,
                                                uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                                                bool crcOn )
{
 80072fc:	b480      	push	{r7}
 80072fe:	b08b      	sub	sp, #44	@ 0x2c
 8007300:	af00      	add	r7, sp, #0
 8007302:	60f8      	str	r0, [r7, #12]
 8007304:	60b9      	str	r1, [r7, #8]
 8007306:	4611      	mov	r1, r2
 8007308:	461a      	mov	r2, r3
 800730a:	460b      	mov	r3, r1
 800730c:	71fb      	strb	r3, [r7, #7]
 800730e:	4613      	mov	r3, r2
 8007310:	80bb      	strh	r3, [r7, #4]
    int32_t crDenom           = coderate + 4;
 8007312:	79fb      	ldrb	r3, [r7, #7]
 8007314:	3304      	adds	r3, #4
 8007316:	617b      	str	r3, [r7, #20]
    bool    lowDatareOptimize = false;
 8007318:	2300      	movs	r3, #0
 800731a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    // Ensure that the preamble length is at least 12 symbols when using SF5 or SF6
    if( ( datarate == 5 ) || ( datarate == 6 ) )
 800731e:	68bb      	ldr	r3, [r7, #8]
 8007320:	2b05      	cmp	r3, #5
 8007322:	d002      	beq.n	800732a <RadioGetLoRaTimeOnAirNumerator+0x2e>
 8007324:	68bb      	ldr	r3, [r7, #8]
 8007326:	2b06      	cmp	r3, #6
 8007328:	d104      	bne.n	8007334 <RadioGetLoRaTimeOnAirNumerator+0x38>
    {
        if( preambleLen < 12 )
 800732a:	88bb      	ldrh	r3, [r7, #4]
 800732c:	2b0b      	cmp	r3, #11
 800732e:	d801      	bhi.n	8007334 <RadioGetLoRaTimeOnAirNumerator+0x38>
        {
            preambleLen = 12;
 8007330:	230c      	movs	r3, #12
 8007332:	80bb      	strh	r3, [r7, #4]
        }
    }

    if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 8007334:	68fb      	ldr	r3, [r7, #12]
 8007336:	2b00      	cmp	r3, #0
 8007338:	d105      	bne.n	8007346 <RadioGetLoRaTimeOnAirNumerator+0x4a>
 800733a:	68bb      	ldr	r3, [r7, #8]
 800733c:	2b0b      	cmp	r3, #11
 800733e:	d008      	beq.n	8007352 <RadioGetLoRaTimeOnAirNumerator+0x56>
 8007340:	68bb      	ldr	r3, [r7, #8]
 8007342:	2b0c      	cmp	r3, #12
 8007344:	d005      	beq.n	8007352 <RadioGetLoRaTimeOnAirNumerator+0x56>
 8007346:	68fb      	ldr	r3, [r7, #12]
 8007348:	2b01      	cmp	r3, #1
 800734a:	d105      	bne.n	8007358 <RadioGetLoRaTimeOnAirNumerator+0x5c>
        ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 800734c:	68bb      	ldr	r3, [r7, #8]
 800734e:	2b0c      	cmp	r3, #12
 8007350:	d102      	bne.n	8007358 <RadioGetLoRaTimeOnAirNumerator+0x5c>
    {
        lowDatareOptimize = true;
 8007352:	2301      	movs	r3, #1
 8007354:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    int32_t ceilDenominator;
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 8007358:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 800735c:	00db      	lsls	r3, r3, #3
                            ( crcOn ? 16 : 0 ) -
 800735e:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8007362:	2a00      	cmp	r2, #0
 8007364:	d001      	beq.n	800736a <RadioGetLoRaTimeOnAirNumerator+0x6e>
 8007366:	2210      	movs	r2, #16
 8007368:	e000      	b.n	800736c <RadioGetLoRaTimeOnAirNumerator+0x70>
 800736a:	2200      	movs	r2, #0
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 800736c:	4413      	add	r3, r2
 800736e:	461a      	mov	r2, r3
                            ( 4 * datarate ) +
 8007370:	68bb      	ldr	r3, [r7, #8]
 8007372:	009b      	lsls	r3, r3, #2
                            ( crcOn ? 16 : 0 ) -
 8007374:	1ad3      	subs	r3, r2, r3
                            ( fixLen ? 0 : 20 );
 8007376:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 800737a:	2a00      	cmp	r2, #0
 800737c:	d001      	beq.n	8007382 <RadioGetLoRaTimeOnAirNumerator+0x86>
 800737e:	2200      	movs	r2, #0
 8007380:	e000      	b.n	8007384 <RadioGetLoRaTimeOnAirNumerator+0x88>
 8007382:	2214      	movs	r2, #20
                            ( 4 * datarate ) +
 8007384:	4413      	add	r3, r2
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 8007386:	61fb      	str	r3, [r7, #28]

    if( datarate <= 6 )
 8007388:	68bb      	ldr	r3, [r7, #8]
 800738a:	2b06      	cmp	r3, #6
 800738c:	d803      	bhi.n	8007396 <RadioGetLoRaTimeOnAirNumerator+0x9a>
    {
        ceilDenominator = 4 * datarate;
 800738e:	68bb      	ldr	r3, [r7, #8]
 8007390:	009b      	lsls	r3, r3, #2
 8007392:	623b      	str	r3, [r7, #32]
 8007394:	e00e      	b.n	80073b4 <RadioGetLoRaTimeOnAirNumerator+0xb8>
    }
    else
    {
        ceilNumerator += 8;
 8007396:	69fb      	ldr	r3, [r7, #28]
 8007398:	3308      	adds	r3, #8
 800739a:	61fb      	str	r3, [r7, #28]

        if( lowDatareOptimize == true )
 800739c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80073a0:	2b00      	cmp	r3, #0
 80073a2:	d004      	beq.n	80073ae <RadioGetLoRaTimeOnAirNumerator+0xb2>
        {
            ceilDenominator = 4 * ( datarate - 2 );
 80073a4:	68bb      	ldr	r3, [r7, #8]
 80073a6:	3b02      	subs	r3, #2
 80073a8:	009b      	lsls	r3, r3, #2
 80073aa:	623b      	str	r3, [r7, #32]
 80073ac:	e002      	b.n	80073b4 <RadioGetLoRaTimeOnAirNumerator+0xb8>
        }
        else
        {
            ceilDenominator = 4 * datarate;
 80073ae:	68bb      	ldr	r3, [r7, #8]
 80073b0:	009b      	lsls	r3, r3, #2
 80073b2:	623b      	str	r3, [r7, #32]
        }
    }

    if( ceilNumerator < 0 )
 80073b4:	69fb      	ldr	r3, [r7, #28]
 80073b6:	2b00      	cmp	r3, #0
 80073b8:	da01      	bge.n	80073be <RadioGetLoRaTimeOnAirNumerator+0xc2>
    {
        ceilNumerator = 0;
 80073ba:	2300      	movs	r3, #0
 80073bc:	61fb      	str	r3, [r7, #28]
    }

    // Perform integral ceil()
    int32_t intermediate =
        ( ( ceilNumerator + ceilDenominator - 1 ) / ceilDenominator ) * crDenom + preambleLen + 12;
 80073be:	69fa      	ldr	r2, [r7, #28]
 80073c0:	6a3b      	ldr	r3, [r7, #32]
 80073c2:	4413      	add	r3, r2
 80073c4:	1e5a      	subs	r2, r3, #1
 80073c6:	6a3b      	ldr	r3, [r7, #32]
 80073c8:	fb92 f3f3 	sdiv	r3, r2, r3
 80073cc:	697a      	ldr	r2, [r7, #20]
 80073ce:	fb03 f202 	mul.w	r2, r3, r2
 80073d2:	88bb      	ldrh	r3, [r7, #4]
 80073d4:	4413      	add	r3, r2
    int32_t intermediate =
 80073d6:	330c      	adds	r3, #12
 80073d8:	61bb      	str	r3, [r7, #24]

    if( datarate <= 6 )
 80073da:	68bb      	ldr	r3, [r7, #8]
 80073dc:	2b06      	cmp	r3, #6
 80073de:	d802      	bhi.n	80073e6 <RadioGetLoRaTimeOnAirNumerator+0xea>
    {
        intermediate += 2;
 80073e0:	69bb      	ldr	r3, [r7, #24]
 80073e2:	3302      	adds	r3, #2
 80073e4:	61bb      	str	r3, [r7, #24]
    }

    return ( uint32_t )( ( 4 * intermediate + 1 ) * ( 1 << ( datarate - 2 ) ) );
 80073e6:	69bb      	ldr	r3, [r7, #24]
 80073e8:	009b      	lsls	r3, r3, #2
 80073ea:	1c5a      	adds	r2, r3, #1
 80073ec:	68bb      	ldr	r3, [r7, #8]
 80073ee:	3b02      	subs	r3, #2
 80073f0:	fa02 f303 	lsl.w	r3, r2, r3
}
 80073f4:	4618      	mov	r0, r3
 80073f6:	372c      	adds	r7, #44	@ 0x2c
 80073f8:	46bd      	mov	sp, r7
 80073fa:	bc80      	pop	{r7}
 80073fc:	4770      	bx	lr
	...

08007400 <RadioTimeOnAir>:

static uint32_t RadioTimeOnAir( RadioModems_t modem, uint32_t bandwidth,
                                uint32_t datarate, uint8_t coderate,
                                uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                                bool crcOn )
{
 8007400:	b580      	push	{r7, lr}
 8007402:	b08a      	sub	sp, #40	@ 0x28
 8007404:	af04      	add	r7, sp, #16
 8007406:	60b9      	str	r1, [r7, #8]
 8007408:	607a      	str	r2, [r7, #4]
 800740a:	461a      	mov	r2, r3
 800740c:	4603      	mov	r3, r0
 800740e:	73fb      	strb	r3, [r7, #15]
 8007410:	4613      	mov	r3, r2
 8007412:	73bb      	strb	r3, [r7, #14]
    uint32_t numerator = 0;
 8007414:	2300      	movs	r3, #0
 8007416:	617b      	str	r3, [r7, #20]
    uint32_t denominator = 1;
 8007418:	2301      	movs	r3, #1
 800741a:	613b      	str	r3, [r7, #16]

    switch( modem )
 800741c:	7bfb      	ldrb	r3, [r7, #15]
 800741e:	2b00      	cmp	r3, #0
 8007420:	d002      	beq.n	8007428 <RadioTimeOnAir+0x28>
 8007422:	2b01      	cmp	r3, #1
 8007424:	d017      	beq.n	8007456 <RadioTimeOnAir+0x56>
                                                                  fixLen, payloadLen, crcOn );
            denominator = RadioGetLoRaBandwidthInHz( Bandwidths[bandwidth] );
        }
        break;
    default:
        break;
 8007426:	e035      	b.n	8007494 <RadioTimeOnAir+0x94>
            numerator   = 1000U * RadioGetGfskTimeOnAirNumerator( datarate, coderate,
 8007428:	f897 0024 	ldrb.w	r0, [r7, #36]	@ 0x24
 800742c:	8c3a      	ldrh	r2, [r7, #32]
 800742e:	7bb9      	ldrb	r1, [r7, #14]
 8007430:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8007434:	9301      	str	r3, [sp, #4]
 8007436:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800743a:	9300      	str	r3, [sp, #0]
 800743c:	4603      	mov	r3, r0
 800743e:	6878      	ldr	r0, [r7, #4]
 8007440:	f7ff ff32 	bl	80072a8 <RadioGetGfskTimeOnAirNumerator>
 8007444:	4603      	mov	r3, r0
 8007446:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800744a:	fb02 f303 	mul.w	r3, r2, r3
 800744e:	617b      	str	r3, [r7, #20]
            denominator = datarate;
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	613b      	str	r3, [r7, #16]
        break;
 8007454:	e01e      	b.n	8007494 <RadioTimeOnAir+0x94>
            numerator   = 1000U * RadioGetLoRaTimeOnAirNumerator( bandwidth, datarate,
 8007456:	8c39      	ldrh	r1, [r7, #32]
 8007458:	7bba      	ldrb	r2, [r7, #14]
 800745a:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800745e:	9302      	str	r3, [sp, #8]
 8007460:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8007464:	9301      	str	r3, [sp, #4]
 8007466:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800746a:	9300      	str	r3, [sp, #0]
 800746c:	460b      	mov	r3, r1
 800746e:	6879      	ldr	r1, [r7, #4]
 8007470:	68b8      	ldr	r0, [r7, #8]
 8007472:	f7ff ff43 	bl	80072fc <RadioGetLoRaTimeOnAirNumerator>
 8007476:	4603      	mov	r3, r0
 8007478:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800747c:	fb02 f303 	mul.w	r3, r2, r3
 8007480:	617b      	str	r3, [r7, #20]
            denominator = RadioGetLoRaBandwidthInHz( Bandwidths[bandwidth] );
 8007482:	4a0a      	ldr	r2, [pc, #40]	@ (80074ac <RadioTimeOnAir+0xac>)
 8007484:	68bb      	ldr	r3, [r7, #8]
 8007486:	4413      	add	r3, r2
 8007488:	781b      	ldrb	r3, [r3, #0]
 800748a:	4618      	mov	r0, r3
 800748c:	f7ff feb6 	bl	80071fc <RadioGetLoRaBandwidthInHz>
 8007490:	6138      	str	r0, [r7, #16]
        break;
 8007492:	bf00      	nop
    }
    // Perform integral ceil()
    return DIVC( numerator, denominator );
 8007494:	697a      	ldr	r2, [r7, #20]
 8007496:	693b      	ldr	r3, [r7, #16]
 8007498:	4413      	add	r3, r2
 800749a:	1e5a      	subs	r2, r3, #1
 800749c:	693b      	ldr	r3, [r7, #16]
 800749e:	fbb2 f3f3 	udiv	r3, r2, r3
}
 80074a2:	4618      	mov	r0, r3
 80074a4:	3718      	adds	r7, #24
 80074a6:	46bd      	mov	sp, r7
 80074a8:	bd80      	pop	{r7, pc}
 80074aa:	bf00      	nop
 80074ac:	0800b278 	.word	0x0800b278

080074b0 <RadioSend>:

static radio_status_t RadioSend( uint8_t *buffer, uint8_t size )
{
 80074b0:	b580      	push	{r7, lr}
 80074b2:	b084      	sub	sp, #16
 80074b4:	af00      	add	r7, sp, #0
 80074b6:	6078      	str	r0, [r7, #4]
 80074b8:	460b      	mov	r3, r1
 80074ba:	70fb      	strb	r3, [r7, #3]
    SUBGRF_SetDioIrqParams( IRQ_TX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_TX_DBG,
 80074bc:	2300      	movs	r3, #0
 80074be:	2200      	movs	r2, #0
 80074c0:	f240 2101 	movw	r1, #513	@ 0x201
 80074c4:	f240 2001 	movw	r0, #513	@ 0x201
 80074c8:	f001 fd72 	bl	8008fb0 <SUBGRF_SetDioIrqParams>

    /* Set DBG pin */
    DBG_GPIO_RADIO_TX( SET );

    /* Set RF switch */
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_TX );
 80074cc:	4b73      	ldr	r3, [pc, #460]	@ (800769c <RadioSend+0x1ec>)
 80074ce:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 80074d2:	2101      	movs	r1, #1
 80074d4:	4618      	mov	r0, r3
 80074d6:	f002 fa23 	bl	8009920 <SUBGRF_SetSwitch>
    /* WORKAROUND - Modulation Quality with 500 kHz LoRaTM Bandwidth*/
    /* RegTxModulation = @address 0x0889 */
    if( ( SubgRf.Modem == MODEM_LORA ) && ( SubgRf.ModulationParams.Params.LoRa.Bandwidth == LORA_BW_500 ) )
 80074da:	4b70      	ldr	r3, [pc, #448]	@ (800769c <RadioSend+0x1ec>)
 80074dc:	781b      	ldrb	r3, [r3, #0]
 80074de:	2b01      	cmp	r3, #1
 80074e0:	d112      	bne.n	8007508 <RadioSend+0x58>
 80074e2:	4b6e      	ldr	r3, [pc, #440]	@ (800769c <RadioSend+0x1ec>)
 80074e4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80074e8:	2b06      	cmp	r3, #6
 80074ea:	d10d      	bne.n	8007508 <RadioSend+0x58>
    {
        SUBGRF_WriteRegister( SUBGHZ_SDCFG0R, SUBGRF_ReadRegister( SUBGHZ_SDCFG0R ) & ~( 1 << 2 ) );
 80074ec:	f640 0089 	movw	r0, #2185	@ 0x889
 80074f0:	f002 f92a 	bl	8009748 <SUBGRF_ReadRegister>
 80074f4:	4603      	mov	r3, r0
 80074f6:	f023 0304 	bic.w	r3, r3, #4
 80074fa:	b2db      	uxtb	r3, r3
 80074fc:	4619      	mov	r1, r3
 80074fe:	f640 0089 	movw	r0, #2185	@ 0x889
 8007502:	f002 f8ff 	bl	8009704 <SUBGRF_WriteRegister>
 8007506:	e00c      	b.n	8007522 <RadioSend+0x72>
    }
    else
    {
        SUBGRF_WriteRegister( SUBGHZ_SDCFG0R, SUBGRF_ReadRegister( SUBGHZ_SDCFG0R ) | ( 1 << 2 ) );
 8007508:	f640 0089 	movw	r0, #2185	@ 0x889
 800750c:	f002 f91c 	bl	8009748 <SUBGRF_ReadRegister>
 8007510:	4603      	mov	r3, r0
 8007512:	f043 0304 	orr.w	r3, r3, #4
 8007516:	b2db      	uxtb	r3, r3
 8007518:	4619      	mov	r1, r3
 800751a:	f640 0089 	movw	r0, #2185	@ 0x889
 800751e:	f002 f8f1 	bl	8009704 <SUBGRF_WriteRegister>
    }
    else
#endif /* RADIO_LR_FHSS_IS_ON == 1 */
    {
        /* WORKAROUND END */
        switch( SubgRf.Modem )
 8007522:	4b5e      	ldr	r3, [pc, #376]	@ (800769c <RadioSend+0x1ec>)
 8007524:	781b      	ldrb	r3, [r3, #0]
 8007526:	2b04      	cmp	r3, #4
 8007528:	f200 80a8 	bhi.w	800767c <RadioSend+0x1cc>
 800752c:	a201      	add	r2, pc, #4	@ (adr r2, 8007534 <RadioSend+0x84>)
 800752e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007532:	bf00      	nop
 8007534:	08007563 	.word	0x08007563
 8007538:	08007549 	.word	0x08007549
 800753c:	08007563 	.word	0x08007563
 8007540:	080075c5 	.word	0x080075c5
 8007544:	080075e5 	.word	0x080075e5
        {
        case MODEM_LORA:
        {
            SubgRf.PacketParams.Params.LoRa.PayloadLength = size;
 8007548:	4a54      	ldr	r2, [pc, #336]	@ (800769c <RadioSend+0x1ec>)
 800754a:	78fb      	ldrb	r3, [r7, #3]
 800754c:	77d3      	strb	r3, [r2, #31]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 800754e:	4854      	ldr	r0, [pc, #336]	@ (80076a0 <RadioSend+0x1f0>)
 8007550:	f001 ff92 	bl	8009478 <SUBGRF_SetPacketParams>
            SUBGRF_SendPayload( buffer, size, 0 );
 8007554:	78fb      	ldrb	r3, [r7, #3]
 8007556:	2200      	movs	r2, #0
 8007558:	4619      	mov	r1, r3
 800755a:	6878      	ldr	r0, [r7, #4]
 800755c:	f001 fa3e 	bl	80089dc <SUBGRF_SendPayload>
            break;
 8007560:	e08d      	b.n	800767e <RadioSend+0x1ce>
        }
        case MODEM_MSK:
        case MODEM_FSK:
        {
            if ( 1UL == RFW_Is_Init( ) )
 8007562:	f002 fbd6 	bl	8009d12 <RFW_Is_Init>
 8007566:	4603      	mov	r3, r0
 8007568:	2b01      	cmp	r3, #1
 800756a:	d11e      	bne.n	80075aa <RadioSend+0xfa>
            {
                uint8_t outsize;
                if ( 0UL == RFW_TransmitInit( buffer,size, &outsize ) )
 800756c:	f107 020d 	add.w	r2, r7, #13
 8007570:	78fb      	ldrb	r3, [r7, #3]
 8007572:	4619      	mov	r1, r3
 8007574:	6878      	ldr	r0, [r7, #4]
 8007576:	f002 fbe4 	bl	8009d42 <RFW_TransmitInit>
 800757a:	4603      	mov	r3, r0
 800757c:	2b00      	cmp	r3, #0
 800757e:	d10c      	bne.n	800759a <RadioSend+0xea>
                {
                    SubgRf.PacketParams.Params.Gfsk.PayloadLength = outsize;
 8007580:	7b7a      	ldrb	r2, [r7, #13]
 8007582:	4b46      	ldr	r3, [pc, #280]	@ (800769c <RadioSend+0x1ec>)
 8007584:	759a      	strb	r2, [r3, #22]
                    SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8007586:	4846      	ldr	r0, [pc, #280]	@ (80076a0 <RadioSend+0x1f0>)
 8007588:	f001 ff76 	bl	8009478 <SUBGRF_SetPacketParams>
                    SUBGRF_SendPayload( buffer, outsize, 0 );
 800758c:	7b7b      	ldrb	r3, [r7, #13]
 800758e:	2200      	movs	r2, #0
 8007590:	4619      	mov	r1, r3
 8007592:	6878      	ldr	r0, [r7, #4]
 8007594:	f001 fa22 	bl	80089dc <SUBGRF_SendPayload>
            {
                SubgRf.PacketParams.Params.Gfsk.PayloadLength = size;
                SUBGRF_SetPacketParams( &SubgRf.PacketParams );
                SUBGRF_SendPayload( buffer, size, 0 );
            }
            break;
 8007598:	e071      	b.n	800767e <RadioSend+0x1ce>
                    MW_LOG( TS_ON, VLEVEL_M, "RadioSend Oversize\r\n" );
 800759a:	4b42      	ldr	r3, [pc, #264]	@ (80076a4 <RadioSend+0x1f4>)
 800759c:	2201      	movs	r2, #1
 800759e:	2100      	movs	r1, #0
 80075a0:	2002      	movs	r0, #2
 80075a2:	f003 fa69 	bl	800aa78 <UTIL_ADV_TRACE_COND_FSend>
                    return RADIO_STATUS_ERROR;
 80075a6:	2303      	movs	r3, #3
 80075a8:	e073      	b.n	8007692 <RadioSend+0x1e2>
                SubgRf.PacketParams.Params.Gfsk.PayloadLength = size;
 80075aa:	4a3c      	ldr	r2, [pc, #240]	@ (800769c <RadioSend+0x1ec>)
 80075ac:	78fb      	ldrb	r3, [r7, #3]
 80075ae:	7593      	strb	r3, [r2, #22]
                SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 80075b0:	483b      	ldr	r0, [pc, #236]	@ (80076a0 <RadioSend+0x1f0>)
 80075b2:	f001 ff61 	bl	8009478 <SUBGRF_SetPacketParams>
                SUBGRF_SendPayload( buffer, size, 0 );
 80075b6:	78fb      	ldrb	r3, [r7, #3]
 80075b8:	2200      	movs	r2, #0
 80075ba:	4619      	mov	r1, r3
 80075bc:	6878      	ldr	r0, [r7, #4]
 80075be:	f001 fa0d 	bl	80089dc <SUBGRF_SendPayload>
            break;
 80075c2:	e05c      	b.n	800767e <RadioSend+0x1ce>
        }
        case MODEM_BPSK:
        {
            SubgRf.PacketParams.PacketType = PACKET_TYPE_BPSK;
 80075c4:	4b35      	ldr	r3, [pc, #212]	@ (800769c <RadioSend+0x1ec>)
 80075c6:	2202      	movs	r2, #2
 80075c8:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Bpsk.PayloadLength = size;
 80075ca:	4a34      	ldr	r2, [pc, #208]	@ (800769c <RadioSend+0x1ec>)
 80075cc:	78fb      	ldrb	r3, [r7, #3]
 80075ce:	7693      	strb	r3, [r2, #26]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 80075d0:	4833      	ldr	r0, [pc, #204]	@ (80076a0 <RadioSend+0x1f0>)
 80075d2:	f001 ff51 	bl	8009478 <SUBGRF_SetPacketParams>
            SUBGRF_SendPayload( buffer, size, 0 );
 80075d6:	78fb      	ldrb	r3, [r7, #3]
 80075d8:	2200      	movs	r2, #0
 80075da:	4619      	mov	r1, r3
 80075dc:	6878      	ldr	r0, [r7, #4]
 80075de:	f001 f9fd 	bl	80089dc <SUBGRF_SendPayload>
            break;
 80075e2:	e04c      	b.n	800767e <RadioSend+0x1ce>
        case MODEM_SIGFOX_TX:
        {
            /* from bpsk to dbpsk */
            /* first 1 bit duplicated */
            /* RadioBuffer is 1 bytes more */
            payload_integration( RadioBuffer, buffer, size );
 80075e4:	78fb      	ldrb	r3, [r7, #3]
 80075e6:	461a      	mov	r2, r3
 80075e8:	6879      	ldr	r1, [r7, #4]
 80075ea:	482f      	ldr	r0, [pc, #188]	@ (80076a8 <RadioSend+0x1f8>)
 80075ec:	f000 fcca 	bl	8007f84 <payload_integration>

            SubgRf.PacketParams.PacketType = PACKET_TYPE_BPSK;
 80075f0:	4b2a      	ldr	r3, [pc, #168]	@ (800769c <RadioSend+0x1ec>)
 80075f2:	2202      	movs	r2, #2
 80075f4:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Bpsk.PayloadLength = size + 1;
 80075f6:	78fb      	ldrb	r3, [r7, #3]
 80075f8:	3301      	adds	r3, #1
 80075fa:	b2da      	uxtb	r2, r3
 80075fc:	4b27      	ldr	r3, [pc, #156]	@ (800769c <RadioSend+0x1ec>)
 80075fe:	769a      	strb	r2, [r3, #26]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8007600:	4827      	ldr	r0, [pc, #156]	@ (80076a0 <RadioSend+0x1f0>)
 8007602:	f001 ff39 	bl	8009478 <SUBGRF_SetPacketParams>

            RadioWrite( SUBGHZ_RAM_RAMPUPL, 0 ); // clean start-up LSB
 8007606:	2100      	movs	r1, #0
 8007608:	20f1      	movs	r0, #241	@ 0xf1
 800760a:	f000 f965 	bl	80078d8 <RadioWrite>
            RadioWrite( SUBGHZ_RAM_RAMPUPH, 0 ); // clean start-up MSB
 800760e:	2100      	movs	r1, #0
 8007610:	20f0      	movs	r0, #240	@ 0xf0
 8007612:	f000 f961 	bl	80078d8 <RadioWrite>
            if( SubgRf.ModulationParams.Params.Bpsk.BitRate == 100 )
 8007616:	4b21      	ldr	r3, [pc, #132]	@ (800769c <RadioSend+0x1ec>)
 8007618:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800761a:	2b64      	cmp	r3, #100	@ 0x64
 800761c:	d108      	bne.n	8007630 <RadioSend+0x180>
            {
                RadioWrite( SUBGHZ_RAM_RAMPDNL, 0x70 ); // clean end of frame LSB
 800761e:	2170      	movs	r1, #112	@ 0x70
 8007620:	20f3      	movs	r0, #243	@ 0xf3
 8007622:	f000 f959 	bl	80078d8 <RadioWrite>
                RadioWrite( SUBGHZ_RAM_RAMPDNH, 0x1D ); // clean end of frame MSB
 8007626:	211d      	movs	r1, #29
 8007628:	20f2      	movs	r0, #242	@ 0xf2
 800762a:	f000 f955 	bl	80078d8 <RadioWrite>
 800762e:	e007      	b.n	8007640 <RadioSend+0x190>
            }
            else // 600 bps
            {
                RadioWrite( SUBGHZ_RAM_RAMPDNL, 0xE1 ); // clean end of frame LSB
 8007630:	21e1      	movs	r1, #225	@ 0xe1
 8007632:	20f3      	movs	r0, #243	@ 0xf3
 8007634:	f000 f950 	bl	80078d8 <RadioWrite>
                RadioWrite( SUBGHZ_RAM_RAMPDNH, 0x04 ); // clean end of frame MSB
 8007638:	2104      	movs	r1, #4
 800763a:	20f2      	movs	r0, #242	@ 0xf2
 800763c:	f000 f94c 	bl	80078d8 <RadioWrite>
            }

            uint16_t bitNum = ( size * 8 ) + 2;
 8007640:	78fb      	ldrb	r3, [r7, #3]
 8007642:	b29b      	uxth	r3, r3
 8007644:	00db      	lsls	r3, r3, #3
 8007646:	b29b      	uxth	r3, r3
 8007648:	3302      	adds	r3, #2
 800764a:	81fb      	strh	r3, [r7, #14]
            RadioWrite( SUBGHZ_RAM_FRAMELIMH, ( bitNum >> 8 ) & 0x00FF );    // limit frame
 800764c:	89fb      	ldrh	r3, [r7, #14]
 800764e:	0a1b      	lsrs	r3, r3, #8
 8007650:	b29b      	uxth	r3, r3
 8007652:	b2db      	uxtb	r3, r3
 8007654:	4619      	mov	r1, r3
 8007656:	20f4      	movs	r0, #244	@ 0xf4
 8007658:	f000 f93e 	bl	80078d8 <RadioWrite>
            RadioWrite( SUBGHZ_RAM_FRAMELIML, bitNum & 0x00FF );             // limit frame
 800765c:	89fb      	ldrh	r3, [r7, #14]
 800765e:	b2db      	uxtb	r3, r3
 8007660:	4619      	mov	r1, r3
 8007662:	20f5      	movs	r0, #245	@ 0xf5
 8007664:	f000 f938 	bl	80078d8 <RadioWrite>
            SUBGRF_SendPayload( RadioBuffer, size + 1, 0xFFFFFF );
 8007668:	78fb      	ldrb	r3, [r7, #3]
 800766a:	3301      	adds	r3, #1
 800766c:	b2db      	uxtb	r3, r3
 800766e:	f06f 427f 	mvn.w	r2, #4278190080	@ 0xff000000
 8007672:	4619      	mov	r1, r3
 8007674:	480c      	ldr	r0, [pc, #48]	@ (80076a8 <RadioSend+0x1f8>)
 8007676:	f001 f9b1 	bl	80089dc <SUBGRF_SendPayload>
            break;
 800767a:	e000      	b.n	800767e <RadioSend+0x1ce>
        }
#endif /*RADIO_SIGFOX_ENABLE == 1*/
        default:
            break;
 800767c:	bf00      	nop
        }

        TimerSetValue( &TxTimeoutTimer, SubgRf.TxTimeout );
 800767e:	4b07      	ldr	r3, [pc, #28]	@ (800769c <RadioSend+0x1ec>)
 8007680:	685b      	ldr	r3, [r3, #4]
 8007682:	4619      	mov	r1, r3
 8007684:	4809      	ldr	r0, [pc, #36]	@ (80076ac <RadioSend+0x1fc>)
 8007686:	f003 f86f 	bl	800a768 <UTIL_TIMER_SetPeriod>
        TimerStart( &TxTimeoutTimer );
 800768a:	4808      	ldr	r0, [pc, #32]	@ (80076ac <RadioSend+0x1fc>)
 800768c:	f002 ff8e 	bl	800a5ac <UTIL_TIMER_Start>
    }

    return RADIO_STATUS_OK;
 8007690:	2300      	movs	r3, #0
}
 8007692:	4618      	mov	r0, r3
 8007694:	3710      	adds	r7, #16
 8007696:	46bd      	mov	sp, r7
 8007698:	bd80      	pop	{r7, pc}
 800769a:	bf00      	nop
 800769c:	200002bc 	.word	0x200002bc
 80076a0:	200002ca 	.word	0x200002ca
 80076a4:	0800b010 	.word	0x0800b010
 80076a8:	200001b8 	.word	0x200001b8
 80076ac:	20000318 	.word	0x20000318

080076b0 <RadioSleep>:

static void RadioSleep( void )
{
 80076b0:	b580      	push	{r7, lr}
 80076b2:	b082      	sub	sp, #8
 80076b4:	af00      	add	r7, sp, #0
    SleepParams_t params = { 0 };
 80076b6:	2300      	movs	r3, #0
 80076b8:	713b      	strb	r3, [r7, #4]

    params.Fields.WarmStart = 1;
 80076ba:	793b      	ldrb	r3, [r7, #4]
 80076bc:	f043 0304 	orr.w	r3, r3, #4
 80076c0:	713b      	strb	r3, [r7, #4]
    SUBGRF_SetSleep( params );
 80076c2:	7938      	ldrb	r0, [r7, #4]
 80076c4:	f001 fa66 	bl	8008b94 <SUBGRF_SetSleep>

    RADIO_DELAY_MS( 2 );
 80076c8:	2002      	movs	r0, #2
 80076ca:	f7f9 fab7 	bl	8000c3c <HAL_Delay>
}
 80076ce:	bf00      	nop
 80076d0:	3708      	adds	r7, #8
 80076d2:	46bd      	mov	sp, r7
 80076d4:	bd80      	pop	{r7, pc}

080076d6 <RadioStandby>:

static void RadioStandby( void )
{
 80076d6:	b580      	push	{r7, lr}
 80076d8:	af00      	add	r7, sp, #0
    SUBGRF_SetStandby( STDBY_RC );
 80076da:	2000      	movs	r0, #0
 80076dc:	f001 fa8e 	bl	8008bfc <SUBGRF_SetStandby>
}
 80076e0:	bf00      	nop
 80076e2:	bd80      	pop	{r7, pc}

080076e4 <RadioRx>:

static void RadioRx( uint32_t timeout )
{
 80076e4:	b580      	push	{r7, lr}
 80076e6:	b082      	sub	sp, #8
 80076e8:	af00      	add	r7, sp, #0
 80076ea:	6078      	str	r0, [r7, #4]
    if( SubgRf.lr_fhss.is_lr_fhss_on == true )
    {
        //return LORAMAC_RADIO_STATUS_ERROR;
    }
#endif /* RADIO_LR_FHSS_IS_ON == 1 */
    if( 1UL == RFW_Is_Init( ) )
 80076ec:	f002 fb11 	bl	8009d12 <RFW_Is_Init>
 80076f0:	4603      	mov	r3, r0
 80076f2:	2b01      	cmp	r3, #1
 80076f4:	d102      	bne.n	80076fc <RadioRx+0x18>
    {
        RFW_ReceiveInit( );
 80076f6:	f002 fb34 	bl	8009d62 <RFW_ReceiveInit>
 80076fa:	e007      	b.n	800770c <RadioRx+0x28>
    }
    else
    {
        SUBGRF_SetDioIrqParams( IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR | IRQ_RX_DBG,
 80076fc:	2300      	movs	r3, #0
 80076fe:	2200      	movs	r2, #0
 8007700:	f240 2162 	movw	r1, #610	@ 0x262
 8007704:	f240 2062 	movw	r0, #610	@ 0x262
 8007708:	f001 fc52 	bl	8008fb0 <SUBGRF_SetDioIrqParams>
                                IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR | IRQ_RX_DBG,
                                IRQ_RADIO_NONE,
                                IRQ_RADIO_NONE );
    }

    if( timeout != 0 )
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	2b00      	cmp	r3, #0
 8007710:	d006      	beq.n	8007720 <RadioRx+0x3c>
    {
        TimerSetValue( &RxTimeoutTimer, timeout );
 8007712:	6879      	ldr	r1, [r7, #4]
 8007714:	4811      	ldr	r0, [pc, #68]	@ (800775c <RadioRx+0x78>)
 8007716:	f003 f827 	bl	800a768 <UTIL_TIMER_SetPeriod>
        TimerStart( &RxTimeoutTimer );
 800771a:	4810      	ldr	r0, [pc, #64]	@ (800775c <RadioRx+0x78>)
 800771c:	f002 ff46 	bl	800a5ac <UTIL_TIMER_Start>
    }
    /* switch off RxDcPreambleDetect See STM32WL Errata: RadioSetRxDutyCycle*/
    SubgRf.RxDcPreambleDetectTimeout = 0;
 8007720:	4b0f      	ldr	r3, [pc, #60]	@ (8007760 <RadioRx+0x7c>)
 8007722:	2200      	movs	r2, #0
 8007724:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Set DBG pin */
    DBG_GPIO_RADIO_RX( SET );
    /* RF switch configuration */
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_RX );
 8007726:	4b0e      	ldr	r3, [pc, #56]	@ (8007760 <RadioRx+0x7c>)
 8007728:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 800772c:	2100      	movs	r1, #0
 800772e:	4618      	mov	r0, r3
 8007730:	f002 f8f6 	bl	8009920 <SUBGRF_SetSwitch>

    if( SubgRf.RxContinuous == true )
 8007734:	4b0a      	ldr	r3, [pc, #40]	@ (8007760 <RadioRx+0x7c>)
 8007736:	785b      	ldrb	r3, [r3, #1]
 8007738:	2b00      	cmp	r3, #0
 800773a:	d004      	beq.n	8007746 <RadioRx+0x62>
    {
        SUBGRF_SetRx( 0xFFFFFF ); // Rx Continuous
 800773c:	f06f 407f 	mvn.w	r0, #4278190080	@ 0xff000000
 8007740:	f001 fa98 	bl	8008c74 <SUBGRF_SetRx>
    }
    else
    {
        SUBGRF_SetRx( SubgRf.RxTimeout << 6 );
    }
}
 8007744:	e005      	b.n	8007752 <RadioRx+0x6e>
        SUBGRF_SetRx( SubgRf.RxTimeout << 6 );
 8007746:	4b06      	ldr	r3, [pc, #24]	@ (8007760 <RadioRx+0x7c>)
 8007748:	689b      	ldr	r3, [r3, #8]
 800774a:	019b      	lsls	r3, r3, #6
 800774c:	4618      	mov	r0, r3
 800774e:	f001 fa91 	bl	8008c74 <SUBGRF_SetRx>
}
 8007752:	bf00      	nop
 8007754:	3708      	adds	r7, #8
 8007756:	46bd      	mov	sp, r7
 8007758:	bd80      	pop	{r7, pc}
 800775a:	bf00      	nop
 800775c:	20000330 	.word	0x20000330
 8007760:	200002bc 	.word	0x200002bc

08007764 <RadioRxBoosted>:

static void RadioRxBoosted( uint32_t timeout )
{
 8007764:	b580      	push	{r7, lr}
 8007766:	b082      	sub	sp, #8
 8007768:	af00      	add	r7, sp, #0
 800776a:	6078      	str	r0, [r7, #4]
    if( SubgRf.lr_fhss.is_lr_fhss_on == true )
    {
        //return LORAMAC_RADIO_STATUS_ERROR;
    }
#endif /* RADIO_LR_FHSS_IS_ON == 1 */
    if( 1UL == RFW_Is_Init() )
 800776c:	f002 fad1 	bl	8009d12 <RFW_Is_Init>
 8007770:	4603      	mov	r3, r0
 8007772:	2b01      	cmp	r3, #1
 8007774:	d102      	bne.n	800777c <RadioRxBoosted+0x18>
    {
        RFW_ReceiveInit();
 8007776:	f002 faf4 	bl	8009d62 <RFW_ReceiveInit>
 800777a:	e007      	b.n	800778c <RadioRxBoosted+0x28>
    }
    else
    {
        SUBGRF_SetDioIrqParams( IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR | IRQ_RX_DBG,
 800777c:	2300      	movs	r3, #0
 800777e:	2200      	movs	r2, #0
 8007780:	f240 2162 	movw	r1, #610	@ 0x262
 8007784:	f240 2062 	movw	r0, #610	@ 0x262
 8007788:	f001 fc12 	bl	8008fb0 <SUBGRF_SetDioIrqParams>
                                IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR | IRQ_RX_DBG,
                                IRQ_RADIO_NONE,
                                IRQ_RADIO_NONE );
    }
    if( timeout != 0 )
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	2b00      	cmp	r3, #0
 8007790:	d006      	beq.n	80077a0 <RadioRxBoosted+0x3c>
    {
        TimerSetValue( &RxTimeoutTimer, timeout );
 8007792:	6879      	ldr	r1, [r7, #4]
 8007794:	4811      	ldr	r0, [pc, #68]	@ (80077dc <RadioRxBoosted+0x78>)
 8007796:	f002 ffe7 	bl	800a768 <UTIL_TIMER_SetPeriod>
        TimerStart( &RxTimeoutTimer );
 800779a:	4810      	ldr	r0, [pc, #64]	@ (80077dc <RadioRxBoosted+0x78>)
 800779c:	f002 ff06 	bl	800a5ac <UTIL_TIMER_Start>
    }
    /* switch off RxDcPreambleDetect See STM32WL Errata: RadioSetRxDutyCycle*/
    SubgRf.RxDcPreambleDetectTimeout = 0;
 80077a0:	4b0f      	ldr	r3, [pc, #60]	@ (80077e0 <RadioRxBoosted+0x7c>)
 80077a2:	2200      	movs	r2, #0
 80077a4:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Set DBG pin */
    DBG_GPIO_RADIO_RX( SET );
    /* RF switch configuration */
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_RX );
 80077a6:	4b0e      	ldr	r3, [pc, #56]	@ (80077e0 <RadioRxBoosted+0x7c>)
 80077a8:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 80077ac:	2100      	movs	r1, #0
 80077ae:	4618      	mov	r0, r3
 80077b0:	f002 f8b6 	bl	8009920 <SUBGRF_SetSwitch>

    if( SubgRf.RxContinuous == true )
 80077b4:	4b0a      	ldr	r3, [pc, #40]	@ (80077e0 <RadioRxBoosted+0x7c>)
 80077b6:	785b      	ldrb	r3, [r3, #1]
 80077b8:	2b00      	cmp	r3, #0
 80077ba:	d004      	beq.n	80077c6 <RadioRxBoosted+0x62>
    {
        SUBGRF_SetRxBoosted( 0xFFFFFF ); // Rx Continuous
 80077bc:	f06f 407f 	mvn.w	r0, #4278190080	@ 0xff000000
 80077c0:	f001 fa78 	bl	8008cb4 <SUBGRF_SetRxBoosted>
    }
    else
    {
        SUBGRF_SetRxBoosted( SubgRf.RxTimeout << 6 );
    }
}
 80077c4:	e005      	b.n	80077d2 <RadioRxBoosted+0x6e>
        SUBGRF_SetRxBoosted( SubgRf.RxTimeout << 6 );
 80077c6:	4b06      	ldr	r3, [pc, #24]	@ (80077e0 <RadioRxBoosted+0x7c>)
 80077c8:	689b      	ldr	r3, [r3, #8]
 80077ca:	019b      	lsls	r3, r3, #6
 80077cc:	4618      	mov	r0, r3
 80077ce:	f001 fa71 	bl	8008cb4 <SUBGRF_SetRxBoosted>
}
 80077d2:	bf00      	nop
 80077d4:	3708      	adds	r7, #8
 80077d6:	46bd      	mov	sp, r7
 80077d8:	bd80      	pop	{r7, pc}
 80077da:	bf00      	nop
 80077dc:	20000330 	.word	0x20000330
 80077e0:	200002bc 	.word	0x200002bc

080077e4 <RadioSetRxDutyCycle>:

static void RadioSetRxDutyCycle( uint32_t rxTime, uint32_t sleepTime )
{
 80077e4:	b580      	push	{r7, lr}
 80077e6:	b082      	sub	sp, #8
 80077e8:	af00      	add	r7, sp, #0
 80077ea:	6078      	str	r0, [r7, #4]
 80077ec:	6039      	str	r1, [r7, #0]
    /*See STM32WL Errata: RadioSetRxDutyCycle*/
    SubgRf.RxDcPreambleDetectTimeout = 2 * rxTime + sleepTime;
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	005a      	lsls	r2, r3, #1
 80077f2:	683b      	ldr	r3, [r7, #0]
 80077f4:	4413      	add	r3, r2
 80077f6:	4a0c      	ldr	r2, [pc, #48]	@ (8007828 <RadioSetRxDutyCycle+0x44>)
 80077f8:	6593      	str	r3, [r2, #88]	@ 0x58
    /*Enable also the IRQ_PREAMBLE_DETECTED*/
    SUBGRF_SetDioIrqParams( IRQ_RADIO_ALL, IRQ_RADIO_ALL, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 80077fa:	2300      	movs	r3, #0
 80077fc:	2200      	movs	r2, #0
 80077fe:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8007802:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8007806:	f001 fbd3 	bl	8008fb0 <SUBGRF_SetDioIrqParams>
    /* RF switch configuration */
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_RX );
 800780a:	4b07      	ldr	r3, [pc, #28]	@ (8007828 <RadioSetRxDutyCycle+0x44>)
 800780c:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 8007810:	2100      	movs	r1, #0
 8007812:	4618      	mov	r0, r3
 8007814:	f002 f884 	bl	8009920 <SUBGRF_SetSwitch>
    /* Start Rx DutyCycle*/
    SUBGRF_SetRxDutyCycle( rxTime, sleepTime );
 8007818:	6839      	ldr	r1, [r7, #0]
 800781a:	6878      	ldr	r0, [r7, #4]
 800781c:	f001 fa6e 	bl	8008cfc <SUBGRF_SetRxDutyCycle>
}
 8007820:	bf00      	nop
 8007822:	3708      	adds	r7, #8
 8007824:	46bd      	mov	sp, r7
 8007826:	bd80      	pop	{r7, pc}
 8007828:	200002bc 	.word	0x200002bc

0800782c <RadioStartCad>:

static void RadioStartCad( void )
{
 800782c:	b580      	push	{r7, lr}
 800782e:	af00      	add	r7, sp, #0
    /* RF switch configuration */
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_RX );
 8007830:	4b09      	ldr	r3, [pc, #36]	@ (8007858 <RadioStartCad+0x2c>)
 8007832:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 8007836:	2100      	movs	r1, #0
 8007838:	4618      	mov	r0, r3
 800783a:	f002 f871 	bl	8009920 <SUBGRF_SetSwitch>

    SUBGRF_SetDioIrqParams( IRQ_CAD_CLEAR | IRQ_CAD_DETECTED,
 800783e:	2300      	movs	r3, #0
 8007840:	2200      	movs	r2, #0
 8007842:	f44f 71c0 	mov.w	r1, #384	@ 0x180
 8007846:	f44f 70c0 	mov.w	r0, #384	@ 0x180
 800784a:	f001 fbb1 	bl	8008fb0 <SUBGRF_SetDioIrqParams>
                            IRQ_CAD_CLEAR | IRQ_CAD_DETECTED,
                            IRQ_RADIO_NONE,
                            IRQ_RADIO_NONE );
    SUBGRF_SetCad( );
 800784e:	f001 fa81 	bl	8008d54 <SUBGRF_SetCad>
}
 8007852:	bf00      	nop
 8007854:	bd80      	pop	{r7, pc}
 8007856:	bf00      	nop
 8007858:	200002bc 	.word	0x200002bc

0800785c <RadioSetTxContinuousWave>:

static void RadioSetTxContinuousWave( uint32_t freq, int8_t power, uint16_t time )
{
 800785c:	b580      	push	{r7, lr}
 800785e:	b084      	sub	sp, #16
 8007860:	af00      	add	r7, sp, #0
 8007862:	6078      	str	r0, [r7, #4]
 8007864:	460b      	mov	r3, r1
 8007866:	70fb      	strb	r3, [r7, #3]
 8007868:	4613      	mov	r3, r2
 800786a:	803b      	strh	r3, [r7, #0]
    if( SubgRf.lr_fhss.is_lr_fhss_on == true )
    {
        //return LORAMAC_RADIO_STATUS_ERROR;
    }
#endif /* RADIO_LR_FHSS_IS_ON == 1 */
    uint32_t timeout = ( uint32_t )time * 1000;
 800786c:	883b      	ldrh	r3, [r7, #0]
 800786e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8007872:	fb02 f303 	mul.w	r3, r2, r3
 8007876:	60fb      	str	r3, [r7, #12]
    uint8_t antswitchpow;

    SUBGRF_SetRfFrequency( freq );
 8007878:	6878      	ldr	r0, [r7, #4]
 800787a:	f001 fbf5 	bl	8009068 <SUBGRF_SetRfFrequency>

    antswitchpow = SUBGRF_SetRfTxPower( power );
 800787e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007882:	4618      	mov	r0, r3
 8007884:	f002 f874 	bl	8009970 <SUBGRF_SetRfTxPower>
 8007888:	4603      	mov	r3, r0
 800788a:	72fb      	strb	r3, [r7, #11]

    /* WORKAROUND - Trimming the output voltage power_ldo to 3.3V */
    SUBGRF_WriteRegister(REG_DRV_CTRL, 0x7 << 1);
 800788c:	210e      	movs	r1, #14
 800788e:	f640 101f 	movw	r0, #2335	@ 0x91f
 8007892:	f001 ff37 	bl	8009704 <SUBGRF_WriteRegister>

    /* Set RF switch */
    SUBGRF_SetSwitch( antswitchpow, RFSWITCH_TX );
 8007896:	7afb      	ldrb	r3, [r7, #11]
 8007898:	2101      	movs	r1, #1
 800789a:	4618      	mov	r0, r3
 800789c:	f002 f840 	bl	8009920 <SUBGRF_SetSwitch>

    SUBGRF_SetTxContinuousWave( );
 80078a0:	f001 fa66 	bl	8008d70 <SUBGRF_SetTxContinuousWave>

    TimerSetValue( &TxTimeoutTimer, timeout );
 80078a4:	68f9      	ldr	r1, [r7, #12]
 80078a6:	4805      	ldr	r0, [pc, #20]	@ (80078bc <RadioSetTxContinuousWave+0x60>)
 80078a8:	f002 ff5e 	bl	800a768 <UTIL_TIMER_SetPeriod>
    TimerStart( &TxTimeoutTimer );
 80078ac:	4803      	ldr	r0, [pc, #12]	@ (80078bc <RadioSetTxContinuousWave+0x60>)
 80078ae:	f002 fe7d 	bl	800a5ac <UTIL_TIMER_Start>
}
 80078b2:	bf00      	nop
 80078b4:	3710      	adds	r7, #16
 80078b6:	46bd      	mov	sp, r7
 80078b8:	bd80      	pop	{r7, pc}
 80078ba:	bf00      	nop
 80078bc:	20000318 	.word	0x20000318

080078c0 <RadioRssi>:

static int16_t RadioRssi( RadioModems_t modem )
{
 80078c0:	b580      	push	{r7, lr}
 80078c2:	b082      	sub	sp, #8
 80078c4:	af00      	add	r7, sp, #0
 80078c6:	4603      	mov	r3, r0
 80078c8:	71fb      	strb	r3, [r7, #7]
    return SUBGRF_GetRssiInst( );
 80078ca:	f001 fe88 	bl	80095de <SUBGRF_GetRssiInst>
 80078ce:	4603      	mov	r3, r0
}
 80078d0:	4618      	mov	r0, r3
 80078d2:	3708      	adds	r7, #8
 80078d4:	46bd      	mov	sp, r7
 80078d6:	bd80      	pop	{r7, pc}

080078d8 <RadioWrite>:

static void RadioWrite( uint16_t addr, uint8_t data )
{
 80078d8:	b580      	push	{r7, lr}
 80078da:	b082      	sub	sp, #8
 80078dc:	af00      	add	r7, sp, #0
 80078de:	4603      	mov	r3, r0
 80078e0:	460a      	mov	r2, r1
 80078e2:	80fb      	strh	r3, [r7, #6]
 80078e4:	4613      	mov	r3, r2
 80078e6:	717b      	strb	r3, [r7, #5]
    SUBGRF_WriteRegister( addr, data );
 80078e8:	797a      	ldrb	r2, [r7, #5]
 80078ea:	88fb      	ldrh	r3, [r7, #6]
 80078ec:	4611      	mov	r1, r2
 80078ee:	4618      	mov	r0, r3
 80078f0:	f001 ff08 	bl	8009704 <SUBGRF_WriteRegister>
}
 80078f4:	bf00      	nop
 80078f6:	3708      	adds	r7, #8
 80078f8:	46bd      	mov	sp, r7
 80078fa:	bd80      	pop	{r7, pc}

080078fc <RadioRead>:

static uint8_t RadioRead( uint16_t addr )
{
 80078fc:	b580      	push	{r7, lr}
 80078fe:	b082      	sub	sp, #8
 8007900:	af00      	add	r7, sp, #0
 8007902:	4603      	mov	r3, r0
 8007904:	80fb      	strh	r3, [r7, #6]
    return SUBGRF_ReadRegister( addr );
 8007906:	88fb      	ldrh	r3, [r7, #6]
 8007908:	4618      	mov	r0, r3
 800790a:	f001 ff1d 	bl	8009748 <SUBGRF_ReadRegister>
 800790e:	4603      	mov	r3, r0
}
 8007910:	4618      	mov	r0, r3
 8007912:	3708      	adds	r7, #8
 8007914:	46bd      	mov	sp, r7
 8007916:	bd80      	pop	{r7, pc}

08007918 <RadioWriteRegisters>:

static void RadioWriteRegisters( uint16_t addr, uint8_t *buffer, uint8_t size )
{
 8007918:	b580      	push	{r7, lr}
 800791a:	b082      	sub	sp, #8
 800791c:	af00      	add	r7, sp, #0
 800791e:	4603      	mov	r3, r0
 8007920:	6039      	str	r1, [r7, #0]
 8007922:	80fb      	strh	r3, [r7, #6]
 8007924:	4613      	mov	r3, r2
 8007926:	717b      	strb	r3, [r7, #5]
    SUBGRF_WriteRegisters( addr, buffer, size );
 8007928:	797b      	ldrb	r3, [r7, #5]
 800792a:	b29a      	uxth	r2, r3
 800792c:	88fb      	ldrh	r3, [r7, #6]
 800792e:	6839      	ldr	r1, [r7, #0]
 8007930:	4618      	mov	r0, r3
 8007932:	f001 ff29 	bl	8009788 <SUBGRF_WriteRegisters>
}
 8007936:	bf00      	nop
 8007938:	3708      	adds	r7, #8
 800793a:	46bd      	mov	sp, r7
 800793c:	bd80      	pop	{r7, pc}

0800793e <RadioReadRegisters>:

static void RadioReadRegisters( uint16_t addr, uint8_t *buffer, uint8_t size )
{
 800793e:	b580      	push	{r7, lr}
 8007940:	b082      	sub	sp, #8
 8007942:	af00      	add	r7, sp, #0
 8007944:	4603      	mov	r3, r0
 8007946:	6039      	str	r1, [r7, #0]
 8007948:	80fb      	strh	r3, [r7, #6]
 800794a:	4613      	mov	r3, r2
 800794c:	717b      	strb	r3, [r7, #5]
    SUBGRF_ReadRegisters( addr, buffer, size );
 800794e:	797b      	ldrb	r3, [r7, #5]
 8007950:	b29a      	uxth	r2, r3
 8007952:	88fb      	ldrh	r3, [r7, #6]
 8007954:	6839      	ldr	r1, [r7, #0]
 8007956:	4618      	mov	r0, r3
 8007958:	f001 ff38 	bl	80097cc <SUBGRF_ReadRegisters>
}
 800795c:	bf00      	nop
 800795e:	3708      	adds	r7, #8
 8007960:	46bd      	mov	sp, r7
 8007962:	bd80      	pop	{r7, pc}

08007964 <RadioSetMaxPayloadLength>:

static void RadioSetMaxPayloadLength( RadioModems_t modem, uint8_t max )
{
 8007964:	b580      	push	{r7, lr}
 8007966:	b082      	sub	sp, #8
 8007968:	af00      	add	r7, sp, #0
 800796a:	4603      	mov	r3, r0
 800796c:	460a      	mov	r2, r1
 800796e:	71fb      	strb	r3, [r7, #7]
 8007970:	4613      	mov	r3, r2
 8007972:	71bb      	strb	r3, [r7, #6]
    if( modem == MODEM_LORA )
 8007974:	79fb      	ldrb	r3, [r7, #7]
 8007976:	2b01      	cmp	r3, #1
 8007978:	d10a      	bne.n	8007990 <RadioSetMaxPayloadLength+0x2c>
    {
        SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength = max;
 800797a:	4a0e      	ldr	r2, [pc, #56]	@ (80079b4 <RadioSetMaxPayloadLength+0x50>)
 800797c:	79bb      	ldrb	r3, [r7, #6]
 800797e:	7013      	strb	r3, [r2, #0]
 8007980:	4b0c      	ldr	r3, [pc, #48]	@ (80079b4 <RadioSetMaxPayloadLength+0x50>)
 8007982:	781a      	ldrb	r2, [r3, #0]
 8007984:	4b0c      	ldr	r3, [pc, #48]	@ (80079b8 <RadioSetMaxPayloadLength+0x54>)
 8007986:	77da      	strb	r2, [r3, #31]
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8007988:	480c      	ldr	r0, [pc, #48]	@ (80079bc <RadioSetMaxPayloadLength+0x58>)
 800798a:	f001 fd75 	bl	8009478 <SUBGRF_SetPacketParams>
        {
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength = max;
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
        }
    }
}
 800798e:	e00d      	b.n	80079ac <RadioSetMaxPayloadLength+0x48>
        if( SubgRf.PacketParams.Params.Gfsk.HeaderType == RADIO_PACKET_VARIABLE_LENGTH )
 8007990:	4b09      	ldr	r3, [pc, #36]	@ (80079b8 <RadioSetMaxPayloadLength+0x54>)
 8007992:	7d5b      	ldrb	r3, [r3, #21]
 8007994:	2b01      	cmp	r3, #1
 8007996:	d109      	bne.n	80079ac <RadioSetMaxPayloadLength+0x48>
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength = max;
 8007998:	4a06      	ldr	r2, [pc, #24]	@ (80079b4 <RadioSetMaxPayloadLength+0x50>)
 800799a:	79bb      	ldrb	r3, [r7, #6]
 800799c:	7013      	strb	r3, [r2, #0]
 800799e:	4b05      	ldr	r3, [pc, #20]	@ (80079b4 <RadioSetMaxPayloadLength+0x50>)
 80079a0:	781a      	ldrb	r2, [r3, #0]
 80079a2:	4b05      	ldr	r3, [pc, #20]	@ (80079b8 <RadioSetMaxPayloadLength+0x54>)
 80079a4:	759a      	strb	r2, [r3, #22]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 80079a6:	4805      	ldr	r0, [pc, #20]	@ (80079bc <RadioSetMaxPayloadLength+0x58>)
 80079a8:	f001 fd66 	bl	8009478 <SUBGRF_SetPacketParams>
}
 80079ac:	bf00      	nop
 80079ae:	3708      	adds	r7, #8
 80079b0:	46bd      	mov	sp, r7
 80079b2:	bd80      	pop	{r7, pc}
 80079b4:	20000008 	.word	0x20000008
 80079b8:	200002bc 	.word	0x200002bc
 80079bc:	200002ca 	.word	0x200002ca

080079c0 <RadioSetPublicNetwork>:

static void RadioSetPublicNetwork( bool enable )
{
 80079c0:	b580      	push	{r7, lr}
 80079c2:	b082      	sub	sp, #8
 80079c4:	af00      	add	r7, sp, #0
 80079c6:	4603      	mov	r3, r0
 80079c8:	71fb      	strb	r3, [r7, #7]
    SubgRf.PublicNetwork.Current = SubgRf.PublicNetwork.Previous = enable;
 80079ca:	4a13      	ldr	r2, [pc, #76]	@ (8007a18 <RadioSetPublicNetwork+0x58>)
 80079cc:	79fb      	ldrb	r3, [r7, #7]
 80079ce:	7313      	strb	r3, [r2, #12]
 80079d0:	4b11      	ldr	r3, [pc, #68]	@ (8007a18 <RadioSetPublicNetwork+0x58>)
 80079d2:	7b1a      	ldrb	r2, [r3, #12]
 80079d4:	4b10      	ldr	r3, [pc, #64]	@ (8007a18 <RadioSetPublicNetwork+0x58>)
 80079d6:	735a      	strb	r2, [r3, #13]

    RadioSetModem( MODEM_LORA );
 80079d8:	2001      	movs	r0, #1
 80079da:	f7ff f813 	bl	8006a04 <RadioSetModem>
    if( enable == true )
 80079de:	79fb      	ldrb	r3, [r7, #7]
 80079e0:	2b00      	cmp	r3, #0
 80079e2:	d00a      	beq.n	80079fa <RadioSetPublicNetwork+0x3a>
    {
        // Change LoRa modem SyncWord
        SUBGRF_WriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PUBLIC_SYNCWORD >> 8 ) & 0xFF );
 80079e4:	2134      	movs	r1, #52	@ 0x34
 80079e6:	f44f 60e8 	mov.w	r0, #1856	@ 0x740
 80079ea:	f001 fe8b 	bl	8009704 <SUBGRF_WriteRegister>
        SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PUBLIC_SYNCWORD & 0xFF );
 80079ee:	2144      	movs	r1, #68	@ 0x44
 80079f0:	f240 7041 	movw	r0, #1857	@ 0x741
 80079f4:	f001 fe86 	bl	8009704 <SUBGRF_WriteRegister>
    {
        // Change LoRa modem SyncWord
        SUBGRF_WriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PRIVATE_SYNCWORD >> 8 ) & 0xFF );
        SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PRIVATE_SYNCWORD & 0xFF );
    }
}
 80079f8:	e009      	b.n	8007a0e <RadioSetPublicNetwork+0x4e>
        SUBGRF_WriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PRIVATE_SYNCWORD >> 8 ) & 0xFF );
 80079fa:	2114      	movs	r1, #20
 80079fc:	f44f 60e8 	mov.w	r0, #1856	@ 0x740
 8007a00:	f001 fe80 	bl	8009704 <SUBGRF_WriteRegister>
        SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PRIVATE_SYNCWORD & 0xFF );
 8007a04:	2124      	movs	r1, #36	@ 0x24
 8007a06:	f240 7041 	movw	r0, #1857	@ 0x741
 8007a0a:	f001 fe7b 	bl	8009704 <SUBGRF_WriteRegister>
}
 8007a0e:	bf00      	nop
 8007a10:	3708      	adds	r7, #8
 8007a12:	46bd      	mov	sp, r7
 8007a14:	bd80      	pop	{r7, pc}
 8007a16:	bf00      	nop
 8007a18:	200002bc 	.word	0x200002bc

08007a1c <RadioGetWakeupTime>:

static uint32_t RadioGetWakeupTime( void )
{
 8007a1c:	b580      	push	{r7, lr}
 8007a1e:	af00      	add	r7, sp, #0
    return SUBGRF_GetRadioWakeUpTime() + RADIO_WAKEUP_TIME;
 8007a20:	f001 ffda 	bl	80099d8 <SUBGRF_GetRadioWakeUpTime>
 8007a24:	4603      	mov	r3, r0
 8007a26:	3303      	adds	r3, #3
}
 8007a28:	4618      	mov	r0, r3
 8007a2a:	bd80      	pop	{r7, pc}

08007a2c <RadioOnTxTimeoutIrq>:

static void RadioOnTxTimeoutIrq( void *context )
{
 8007a2c:	b580      	push	{r7, lr}
 8007a2e:	b082      	sub	sp, #8
 8007a30:	af00      	add	r7, sp, #0
 8007a32:	6078      	str	r0, [r7, #4]
    RADIO_TX_TIMEOUT_PROCESS();
 8007a34:	f000 f80e 	bl	8007a54 <RadioOnTxTimeoutProcess>
}
 8007a38:	bf00      	nop
 8007a3a:	3708      	adds	r7, #8
 8007a3c:	46bd      	mov	sp, r7
 8007a3e:	bd80      	pop	{r7, pc}

08007a40 <RadioOnRxTimeoutIrq>:

static void RadioOnRxTimeoutIrq( void *context )
{
 8007a40:	b580      	push	{r7, lr}
 8007a42:	b082      	sub	sp, #8
 8007a44:	af00      	add	r7, sp, #0
 8007a46:	6078      	str	r0, [r7, #4]
    RADIO_RX_TIMEOUT_PROCESS();
 8007a48:	f000 f818 	bl	8007a7c <RadioOnRxTimeoutProcess>
}
 8007a4c:	bf00      	nop
 8007a4e:	3708      	adds	r7, #8
 8007a50:	46bd      	mov	sp, r7
 8007a52:	bd80      	pop	{r7, pc}

08007a54 <RadioOnTxTimeoutProcess>:

static void RadioOnTxTimeoutProcess( void )
{
 8007a54:	b580      	push	{r7, lr}
 8007a56:	af00      	add	r7, sp, #0
    DBG_GPIO_RADIO_TX( RST );

    if( ( RadioEvents != NULL ) && ( RadioEvents->TxTimeout != NULL ) )
 8007a58:	4b07      	ldr	r3, [pc, #28]	@ (8007a78 <RadioOnTxTimeoutProcess+0x24>)
 8007a5a:	681b      	ldr	r3, [r3, #0]
 8007a5c:	2b00      	cmp	r3, #0
 8007a5e:	d008      	beq.n	8007a72 <RadioOnTxTimeoutProcess+0x1e>
 8007a60:	4b05      	ldr	r3, [pc, #20]	@ (8007a78 <RadioOnTxTimeoutProcess+0x24>)
 8007a62:	681b      	ldr	r3, [r3, #0]
 8007a64:	685b      	ldr	r3, [r3, #4]
 8007a66:	2b00      	cmp	r3, #0
 8007a68:	d003      	beq.n	8007a72 <RadioOnTxTimeoutProcess+0x1e>
    {
        RadioEvents->TxTimeout( );
 8007a6a:	4b03      	ldr	r3, [pc, #12]	@ (8007a78 <RadioOnTxTimeoutProcess+0x24>)
 8007a6c:	681b      	ldr	r3, [r3, #0]
 8007a6e:	685b      	ldr	r3, [r3, #4]
 8007a70:	4798      	blx	r3
    }
}
 8007a72:	bf00      	nop
 8007a74:	bd80      	pop	{r7, pc}
 8007a76:	bf00      	nop
 8007a78:	200002b8 	.word	0x200002b8

08007a7c <RadioOnRxTimeoutProcess>:

static void RadioOnRxTimeoutProcess( void )
{
 8007a7c:	b580      	push	{r7, lr}
 8007a7e:	af00      	add	r7, sp, #0
    DBG_GPIO_RADIO_RX( RST );

    if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 8007a80:	4b07      	ldr	r3, [pc, #28]	@ (8007aa0 <RadioOnRxTimeoutProcess+0x24>)
 8007a82:	681b      	ldr	r3, [r3, #0]
 8007a84:	2b00      	cmp	r3, #0
 8007a86:	d008      	beq.n	8007a9a <RadioOnRxTimeoutProcess+0x1e>
 8007a88:	4b05      	ldr	r3, [pc, #20]	@ (8007aa0 <RadioOnRxTimeoutProcess+0x24>)
 8007a8a:	681b      	ldr	r3, [r3, #0]
 8007a8c:	68db      	ldr	r3, [r3, #12]
 8007a8e:	2b00      	cmp	r3, #0
 8007a90:	d003      	beq.n	8007a9a <RadioOnRxTimeoutProcess+0x1e>
    {
        RadioEvents->RxTimeout( );
 8007a92:	4b03      	ldr	r3, [pc, #12]	@ (8007aa0 <RadioOnRxTimeoutProcess+0x24>)
 8007a94:	681b      	ldr	r3, [r3, #0]
 8007a96:	68db      	ldr	r3, [r3, #12]
 8007a98:	4798      	blx	r3
    }
}
 8007a9a:	bf00      	nop
 8007a9c:	bd80      	pop	{r7, pc}
 8007a9e:	bf00      	nop
 8007aa0:	200002b8 	.word	0x200002b8

08007aa4 <RadioOnDioIrq>:

static void RadioOnDioIrq( RadioIrqMasks_t radioIrq )
{
 8007aa4:	b580      	push	{r7, lr}
 8007aa6:	b082      	sub	sp, #8
 8007aa8:	af00      	add	r7, sp, #0
 8007aaa:	4603      	mov	r3, r0
 8007aac:	80fb      	strh	r3, [r7, #6]
    SubgRf.RadioIrq = radioIrq;
 8007aae:	4a05      	ldr	r2, [pc, #20]	@ (8007ac4 <RadioOnDioIrq+0x20>)
 8007ab0:	88fb      	ldrh	r3, [r7, #6]
 8007ab2:	f8a2 3054 	strh.w	r3, [r2, #84]	@ 0x54

    RADIO_IRQ_PROCESS();
 8007ab6:	f000 f807 	bl	8007ac8 <RadioIrqProcess>
}
 8007aba:	bf00      	nop
 8007abc:	3708      	adds	r7, #8
 8007abe:	46bd      	mov	sp, r7
 8007ac0:	bd80      	pop	{r7, pc}
 8007ac2:	bf00      	nop
 8007ac4:	200002bc 	.word	0x200002bc

08007ac8 <RadioIrqProcess>:

static void RadioIrqProcess( void )
{
 8007ac8:	b5b0      	push	{r4, r5, r7, lr}
 8007aca:	b082      	sub	sp, #8
 8007acc:	af00      	add	r7, sp, #0
    uint8_t size = 0;
 8007ace:	2300      	movs	r3, #0
 8007ad0:	71fb      	strb	r3, [r7, #7]
    int32_t cfo = 0;
 8007ad2:	2300      	movs	r3, #0
 8007ad4:	603b      	str	r3, [r7, #0]

    switch( SubgRf.RadioIrq )
 8007ad6:	4ba8      	ldr	r3, [pc, #672]	@ (8007d78 <RadioIrqProcess+0x2b0>)
 8007ad8:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8007adc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007ae0:	f000 810d 	beq.w	8007cfe <RadioIrqProcess+0x236>
 8007ae4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007ae8:	f300 81e8 	bgt.w	8007ebc <RadioIrqProcess+0x3f4>
 8007aec:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007af0:	f000 80f1 	beq.w	8007cd6 <RadioIrqProcess+0x20e>
 8007af4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007af8:	f300 81e0 	bgt.w	8007ebc <RadioIrqProcess+0x3f4>
 8007afc:	2b80      	cmp	r3, #128	@ 0x80
 8007afe:	f000 80d6 	beq.w	8007cae <RadioIrqProcess+0x1e6>
 8007b02:	2b80      	cmp	r3, #128	@ 0x80
 8007b04:	f300 81da 	bgt.w	8007ebc <RadioIrqProcess+0x3f4>
 8007b08:	2b20      	cmp	r3, #32
 8007b0a:	dc49      	bgt.n	8007ba0 <RadioIrqProcess+0xd8>
 8007b0c:	2b00      	cmp	r3, #0
 8007b0e:	f340 81d5 	ble.w	8007ebc <RadioIrqProcess+0x3f4>
 8007b12:	3b01      	subs	r3, #1
 8007b14:	2b1f      	cmp	r3, #31
 8007b16:	f200 81d1 	bhi.w	8007ebc <RadioIrqProcess+0x3f4>
 8007b1a:	a201      	add	r2, pc, #4	@ (adr r2, 8007b20 <RadioIrqProcess+0x58>)
 8007b1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b20:	08007ba9 	.word	0x08007ba9
 8007b24:	08007be3 	.word	0x08007be3
 8007b28:	08007ebd 	.word	0x08007ebd
 8007b2c:	08007d99 	.word	0x08007d99
 8007b30:	08007ebd 	.word	0x08007ebd
 8007b34:	08007ebd 	.word	0x08007ebd
 8007b38:	08007ebd 	.word	0x08007ebd
 8007b3c:	08007e15 	.word	0x08007e15
 8007b40:	08007ebd 	.word	0x08007ebd
 8007b44:	08007ebd 	.word	0x08007ebd
 8007b48:	08007ebd 	.word	0x08007ebd
 8007b4c:	08007ebd 	.word	0x08007ebd
 8007b50:	08007ebd 	.word	0x08007ebd
 8007b54:	08007ebd 	.word	0x08007ebd
 8007b58:	08007ebd 	.word	0x08007ebd
 8007b5c:	08007e31 	.word	0x08007e31
 8007b60:	08007ebd 	.word	0x08007ebd
 8007b64:	08007ebd 	.word	0x08007ebd
 8007b68:	08007ebd 	.word	0x08007ebd
 8007b6c:	08007ebd 	.word	0x08007ebd
 8007b70:	08007ebd 	.word	0x08007ebd
 8007b74:	08007ebd 	.word	0x08007ebd
 8007b78:	08007ebd 	.word	0x08007ebd
 8007b7c:	08007ebd 	.word	0x08007ebd
 8007b80:	08007ebd 	.word	0x08007ebd
 8007b84:	08007ebd 	.word	0x08007ebd
 8007b88:	08007ebd 	.word	0x08007ebd
 8007b8c:	08007ebd 	.word	0x08007ebd
 8007b90:	08007ebd 	.word	0x08007ebd
 8007b94:	08007ebd 	.word	0x08007ebd
 8007b98:	08007ebd 	.word	0x08007ebd
 8007b9c:	08007e3f 	.word	0x08007e3f
 8007ba0:	2b40      	cmp	r3, #64	@ 0x40
 8007ba2:	f000 816d 	beq.w	8007e80 <RadioIrqProcess+0x3b8>
        MW_LOG( TS_ON, VLEVEL_M,  "HOP\r\n" );
        break;
    }
#endif /* RADIO_LR_FHSS_IS_ON == 1 */
    default:
        break;
 8007ba6:	e189      	b.n	8007ebc <RadioIrqProcess+0x3f4>
        TimerStop( &TxTimeoutTimer );
 8007ba8:	4874      	ldr	r0, [pc, #464]	@ (8007d7c <RadioIrqProcess+0x2b4>)
 8007baa:	f002 fd6d 	bl	800a688 <UTIL_TIMER_Stop>
        SUBGRF_SetStandby( STDBY_RC );
 8007bae:	2000      	movs	r0, #0
 8007bb0:	f001 f824 	bl	8008bfc <SUBGRF_SetStandby>
        if( RFW_Is_LongPacketModeEnabled() == 1 )
 8007bb4:	f002 f8b4 	bl	8009d20 <RFW_Is_LongPacketModeEnabled>
 8007bb8:	4603      	mov	r3, r0
 8007bba:	2b01      	cmp	r3, #1
 8007bbc:	d101      	bne.n	8007bc2 <RadioIrqProcess+0xfa>
            RFW_DeInit_TxLongPacket( );
 8007bbe:	f002 f8d8 	bl	8009d72 <RFW_DeInit_TxLongPacket>
        if( ( RadioEvents != NULL ) && ( RadioEvents->TxDone != NULL ) )
 8007bc2:	4b6f      	ldr	r3, [pc, #444]	@ (8007d80 <RadioIrqProcess+0x2b8>)
 8007bc4:	681b      	ldr	r3, [r3, #0]
 8007bc6:	2b00      	cmp	r3, #0
 8007bc8:	f000 817a 	beq.w	8007ec0 <RadioIrqProcess+0x3f8>
 8007bcc:	4b6c      	ldr	r3, [pc, #432]	@ (8007d80 <RadioIrqProcess+0x2b8>)
 8007bce:	681b      	ldr	r3, [r3, #0]
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	2b00      	cmp	r3, #0
 8007bd4:	f000 8174 	beq.w	8007ec0 <RadioIrqProcess+0x3f8>
            RadioEvents->TxDone( );
 8007bd8:	4b69      	ldr	r3, [pc, #420]	@ (8007d80 <RadioIrqProcess+0x2b8>)
 8007bda:	681b      	ldr	r3, [r3, #0]
 8007bdc:	681b      	ldr	r3, [r3, #0]
 8007bde:	4798      	blx	r3
        break;
 8007be0:	e16e      	b.n	8007ec0 <RadioIrqProcess+0x3f8>
        TimerStop( &RxTimeoutTimer );
 8007be2:	4868      	ldr	r0, [pc, #416]	@ (8007d84 <RadioIrqProcess+0x2bc>)
 8007be4:	f002 fd50 	bl	800a688 <UTIL_TIMER_Stop>
        if( SubgRf.RxContinuous == false )
 8007be8:	4b63      	ldr	r3, [pc, #396]	@ (8007d78 <RadioIrqProcess+0x2b0>)
 8007bea:	785b      	ldrb	r3, [r3, #1]
 8007bec:	f083 0301 	eor.w	r3, r3, #1
 8007bf0:	b2db      	uxtb	r3, r3
 8007bf2:	2b00      	cmp	r3, #0
 8007bf4:	d014      	beq.n	8007c20 <RadioIrqProcess+0x158>
            SUBGRF_SetStandby( STDBY_RC );
 8007bf6:	2000      	movs	r0, #0
 8007bf8:	f001 f800 	bl	8008bfc <SUBGRF_SetStandby>
            SUBGRF_WriteRegister( SUBGHZ_RTCCTLR, 0x00 );
 8007bfc:	2100      	movs	r1, #0
 8007bfe:	f640 1002 	movw	r0, #2306	@ 0x902
 8007c02:	f001 fd7f 	bl	8009704 <SUBGRF_WriteRegister>
            SUBGRF_WriteRegister( SUBGHZ_EVENTMASKR, SUBGRF_ReadRegister( SUBGHZ_EVENTMASKR ) | ( 1 << 1 ) );
 8007c06:	f640 1044 	movw	r0, #2372	@ 0x944
 8007c0a:	f001 fd9d 	bl	8009748 <SUBGRF_ReadRegister>
 8007c0e:	4603      	mov	r3, r0
 8007c10:	f043 0302 	orr.w	r3, r3, #2
 8007c14:	b2db      	uxtb	r3, r3
 8007c16:	4619      	mov	r1, r3
 8007c18:	f640 1044 	movw	r0, #2372	@ 0x944
 8007c1c:	f001 fd72 	bl	8009704 <SUBGRF_WriteRegister>
        SUBGRF_GetPayload( RadioBuffer, &size, 255 );
 8007c20:	1dfb      	adds	r3, r7, #7
 8007c22:	22ff      	movs	r2, #255	@ 0xff
 8007c24:	4619      	mov	r1, r3
 8007c26:	4858      	ldr	r0, [pc, #352]	@ (8007d88 <RadioIrqProcess+0x2c0>)
 8007c28:	f000 feb6 	bl	8008998 <SUBGRF_GetPayload>
        SUBGRF_GetPacketStatus( &( SubgRf.PacketStatus ) );
 8007c2c:	4857      	ldr	r0, [pc, #348]	@ (8007d8c <RadioIrqProcess+0x2c4>)
 8007c2e:	f001 fd17 	bl	8009660 <SUBGRF_GetPacketStatus>
        if( ( RadioEvents != NULL ) && ( RadioEvents->RxDone != NULL ) )
 8007c32:	4b53      	ldr	r3, [pc, #332]	@ (8007d80 <RadioIrqProcess+0x2b8>)
 8007c34:	681b      	ldr	r3, [r3, #0]
 8007c36:	2b00      	cmp	r3, #0
 8007c38:	f000 8144 	beq.w	8007ec4 <RadioIrqProcess+0x3fc>
 8007c3c:	4b50      	ldr	r3, [pc, #320]	@ (8007d80 <RadioIrqProcess+0x2b8>)
 8007c3e:	681b      	ldr	r3, [r3, #0]
 8007c40:	689b      	ldr	r3, [r3, #8]
 8007c42:	2b00      	cmp	r3, #0
 8007c44:	f000 813e 	beq.w	8007ec4 <RadioIrqProcess+0x3fc>
            switch( SubgRf.PacketStatus.packetType )
 8007c48:	4b4b      	ldr	r3, [pc, #300]	@ (8007d78 <RadioIrqProcess+0x2b0>)
 8007c4a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8007c4e:	2b01      	cmp	r3, #1
 8007c50:	d10e      	bne.n	8007c70 <RadioIrqProcess+0x1a8>
                RadioEvents->RxDone( RadioBuffer, size, SubgRf.PacketStatus.Params.LoRa.RssiPkt,
 8007c52:	4b4b      	ldr	r3, [pc, #300]	@ (8007d80 <RadioIrqProcess+0x2b8>)
 8007c54:	681b      	ldr	r3, [r3, #0]
 8007c56:	689c      	ldr	r4, [r3, #8]
 8007c58:	79fb      	ldrb	r3, [r7, #7]
 8007c5a:	4619      	mov	r1, r3
 8007c5c:	4b46      	ldr	r3, [pc, #280]	@ (8007d78 <RadioIrqProcess+0x2b0>)
 8007c5e:	f993 3030 	ldrsb.w	r3, [r3, #48]	@ 0x30
 8007c62:	461a      	mov	r2, r3
 8007c64:	4b44      	ldr	r3, [pc, #272]	@ (8007d78 <RadioIrqProcess+0x2b0>)
 8007c66:	f993 3031 	ldrsb.w	r3, [r3, #49]	@ 0x31
 8007c6a:	4847      	ldr	r0, [pc, #284]	@ (8007d88 <RadioIrqProcess+0x2c0>)
 8007c6c:	47a0      	blx	r4
                break;
 8007c6e:	e01d      	b.n	8007cac <RadioIrqProcess+0x1e4>
                SUBGRF_GetCFO( SubgRf.ModulationParams.Params.Gfsk.BitRate, &cfo );
 8007c70:	4b41      	ldr	r3, [pc, #260]	@ (8007d78 <RadioIrqProcess+0x2b0>)
 8007c72:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007c74:	463a      	mov	r2, r7
 8007c76:	4611      	mov	r1, r2
 8007c78:	4618      	mov	r0, r3
 8007c7a:	f001 ff9f 	bl	8009bbc <SUBGRF_GetCFO>
                RadioEvents->RxDone( RadioBuffer, size, SubgRf.PacketStatus.Params.Gfsk.RssiAvg, ( int8_t ) DIVR( cfo, 1000 ) );
 8007c7e:	4b40      	ldr	r3, [pc, #256]	@ (8007d80 <RadioIrqProcess+0x2b8>)
 8007c80:	681b      	ldr	r3, [r3, #0]
 8007c82:	689c      	ldr	r4, [r3, #8]
 8007c84:	79fb      	ldrb	r3, [r7, #7]
 8007c86:	4619      	mov	r1, r3
 8007c88:	4b3b      	ldr	r3, [pc, #236]	@ (8007d78 <RadioIrqProcess+0x2b0>)
 8007c8a:	f993 3029 	ldrsb.w	r3, [r3, #41]	@ 0x29
 8007c8e:	4618      	mov	r0, r3
 8007c90:	683b      	ldr	r3, [r7, #0]
 8007c92:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8007c96:	4a3e      	ldr	r2, [pc, #248]	@ (8007d90 <RadioIrqProcess+0x2c8>)
 8007c98:	fb82 5203 	smull	r5, r2, r2, r3
 8007c9c:	1192      	asrs	r2, r2, #6
 8007c9e:	17db      	asrs	r3, r3, #31
 8007ca0:	1ad3      	subs	r3, r2, r3
 8007ca2:	b25b      	sxtb	r3, r3
 8007ca4:	4602      	mov	r2, r0
 8007ca6:	4838      	ldr	r0, [pc, #224]	@ (8007d88 <RadioIrqProcess+0x2c0>)
 8007ca8:	47a0      	blx	r4
                break;
 8007caa:	bf00      	nop
        break;
 8007cac:	e10a      	b.n	8007ec4 <RadioIrqProcess+0x3fc>
        SUBGRF_SetStandby( STDBY_RC );
 8007cae:	2000      	movs	r0, #0
 8007cb0:	f000 ffa4 	bl	8008bfc <SUBGRF_SetStandby>
        if( ( RadioEvents != NULL ) && ( RadioEvents->CadDone != NULL ) )
 8007cb4:	4b32      	ldr	r3, [pc, #200]	@ (8007d80 <RadioIrqProcess+0x2b8>)
 8007cb6:	681b      	ldr	r3, [r3, #0]
 8007cb8:	2b00      	cmp	r3, #0
 8007cba:	f000 8105 	beq.w	8007ec8 <RadioIrqProcess+0x400>
 8007cbe:	4b30      	ldr	r3, [pc, #192]	@ (8007d80 <RadioIrqProcess+0x2b8>)
 8007cc0:	681b      	ldr	r3, [r3, #0]
 8007cc2:	699b      	ldr	r3, [r3, #24]
 8007cc4:	2b00      	cmp	r3, #0
 8007cc6:	f000 80ff 	beq.w	8007ec8 <RadioIrqProcess+0x400>
            RadioEvents->CadDone( false );
 8007cca:	4b2d      	ldr	r3, [pc, #180]	@ (8007d80 <RadioIrqProcess+0x2b8>)
 8007ccc:	681b      	ldr	r3, [r3, #0]
 8007cce:	699b      	ldr	r3, [r3, #24]
 8007cd0:	2000      	movs	r0, #0
 8007cd2:	4798      	blx	r3
        break;
 8007cd4:	e0f8      	b.n	8007ec8 <RadioIrqProcess+0x400>
        SUBGRF_SetStandby( STDBY_RC );
 8007cd6:	2000      	movs	r0, #0
 8007cd8:	f000 ff90 	bl	8008bfc <SUBGRF_SetStandby>
        if( ( RadioEvents != NULL ) && ( RadioEvents->CadDone != NULL ) )
 8007cdc:	4b28      	ldr	r3, [pc, #160]	@ (8007d80 <RadioIrqProcess+0x2b8>)
 8007cde:	681b      	ldr	r3, [r3, #0]
 8007ce0:	2b00      	cmp	r3, #0
 8007ce2:	f000 80f3 	beq.w	8007ecc <RadioIrqProcess+0x404>
 8007ce6:	4b26      	ldr	r3, [pc, #152]	@ (8007d80 <RadioIrqProcess+0x2b8>)
 8007ce8:	681b      	ldr	r3, [r3, #0]
 8007cea:	699b      	ldr	r3, [r3, #24]
 8007cec:	2b00      	cmp	r3, #0
 8007cee:	f000 80ed 	beq.w	8007ecc <RadioIrqProcess+0x404>
            RadioEvents->CadDone( true );
 8007cf2:	4b23      	ldr	r3, [pc, #140]	@ (8007d80 <RadioIrqProcess+0x2b8>)
 8007cf4:	681b      	ldr	r3, [r3, #0]
 8007cf6:	699b      	ldr	r3, [r3, #24]
 8007cf8:	2001      	movs	r0, #1
 8007cfa:	4798      	blx	r3
        break;
 8007cfc:	e0e6      	b.n	8007ecc <RadioIrqProcess+0x404>
        MW_LOG( TS_ON, VLEVEL_M,  "IRQ_RX_TX_TIMEOUT\r\n" );
 8007cfe:	4b25      	ldr	r3, [pc, #148]	@ (8007d94 <RadioIrqProcess+0x2cc>)
 8007d00:	2201      	movs	r2, #1
 8007d02:	2100      	movs	r1, #0
 8007d04:	2002      	movs	r0, #2
 8007d06:	f002 feb7 	bl	800aa78 <UTIL_ADV_TRACE_COND_FSend>
        if( SUBGRF_GetOperatingMode( ) == MODE_TX )
 8007d0a:	f000 fe2b 	bl	8008964 <SUBGRF_GetOperatingMode>
 8007d0e:	4603      	mov	r3, r0
 8007d10:	2b04      	cmp	r3, #4
 8007d12:	d115      	bne.n	8007d40 <RadioIrqProcess+0x278>
            TimerStop( &TxTimeoutTimer );
 8007d14:	4819      	ldr	r0, [pc, #100]	@ (8007d7c <RadioIrqProcess+0x2b4>)
 8007d16:	f002 fcb7 	bl	800a688 <UTIL_TIMER_Stop>
            SUBGRF_SetStandby( STDBY_RC );
 8007d1a:	2000      	movs	r0, #0
 8007d1c:	f000 ff6e 	bl	8008bfc <SUBGRF_SetStandby>
            if( ( RadioEvents != NULL ) && ( RadioEvents->TxTimeout != NULL ) )
 8007d20:	4b17      	ldr	r3, [pc, #92]	@ (8007d80 <RadioIrqProcess+0x2b8>)
 8007d22:	681b      	ldr	r3, [r3, #0]
 8007d24:	2b00      	cmp	r3, #0
 8007d26:	f000 80d3 	beq.w	8007ed0 <RadioIrqProcess+0x408>
 8007d2a:	4b15      	ldr	r3, [pc, #84]	@ (8007d80 <RadioIrqProcess+0x2b8>)
 8007d2c:	681b      	ldr	r3, [r3, #0]
 8007d2e:	685b      	ldr	r3, [r3, #4]
 8007d30:	2b00      	cmp	r3, #0
 8007d32:	f000 80cd 	beq.w	8007ed0 <RadioIrqProcess+0x408>
                RadioEvents->TxTimeout( );
 8007d36:	4b12      	ldr	r3, [pc, #72]	@ (8007d80 <RadioIrqProcess+0x2b8>)
 8007d38:	681b      	ldr	r3, [r3, #0]
 8007d3a:	685b      	ldr	r3, [r3, #4]
 8007d3c:	4798      	blx	r3
        break;
 8007d3e:	e0c7      	b.n	8007ed0 <RadioIrqProcess+0x408>
        else if( SUBGRF_GetOperatingMode( ) == MODE_RX )
 8007d40:	f000 fe10 	bl	8008964 <SUBGRF_GetOperatingMode>
 8007d44:	4603      	mov	r3, r0
 8007d46:	2b05      	cmp	r3, #5
 8007d48:	f040 80c2 	bne.w	8007ed0 <RadioIrqProcess+0x408>
            TimerStop( &RxTimeoutTimer );
 8007d4c:	480d      	ldr	r0, [pc, #52]	@ (8007d84 <RadioIrqProcess+0x2bc>)
 8007d4e:	f002 fc9b 	bl	800a688 <UTIL_TIMER_Stop>
            SUBGRF_SetStandby( STDBY_RC );
 8007d52:	2000      	movs	r0, #0
 8007d54:	f000 ff52 	bl	8008bfc <SUBGRF_SetStandby>
            if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 8007d58:	4b09      	ldr	r3, [pc, #36]	@ (8007d80 <RadioIrqProcess+0x2b8>)
 8007d5a:	681b      	ldr	r3, [r3, #0]
 8007d5c:	2b00      	cmp	r3, #0
 8007d5e:	f000 80b7 	beq.w	8007ed0 <RadioIrqProcess+0x408>
 8007d62:	4b07      	ldr	r3, [pc, #28]	@ (8007d80 <RadioIrqProcess+0x2b8>)
 8007d64:	681b      	ldr	r3, [r3, #0]
 8007d66:	68db      	ldr	r3, [r3, #12]
 8007d68:	2b00      	cmp	r3, #0
 8007d6a:	f000 80b1 	beq.w	8007ed0 <RadioIrqProcess+0x408>
                RadioEvents->RxTimeout( );
 8007d6e:	4b04      	ldr	r3, [pc, #16]	@ (8007d80 <RadioIrqProcess+0x2b8>)
 8007d70:	681b      	ldr	r3, [r3, #0]
 8007d72:	68db      	ldr	r3, [r3, #12]
 8007d74:	4798      	blx	r3
        break;
 8007d76:	e0ab      	b.n	8007ed0 <RadioIrqProcess+0x408>
 8007d78:	200002bc 	.word	0x200002bc
 8007d7c:	20000318 	.word	0x20000318
 8007d80:	200002b8 	.word	0x200002b8
 8007d84:	20000330 	.word	0x20000330
 8007d88:	200001b8 	.word	0x200001b8
 8007d8c:	200002e0 	.word	0x200002e0
 8007d90:	10624dd3 	.word	0x10624dd3
 8007d94:	0800b028 	.word	0x0800b028
        MW_LOG( TS_ON, VLEVEL_M,  "PRE OK\r\n" );
 8007d98:	4b54      	ldr	r3, [pc, #336]	@ (8007eec <RadioIrqProcess+0x424>)
 8007d9a:	2201      	movs	r2, #1
 8007d9c:	2100      	movs	r1, #0
 8007d9e:	2002      	movs	r0, #2
 8007da0:	f002 fe6a 	bl	800aa78 <UTIL_ADV_TRACE_COND_FSend>
        if( SubgRf.RxDcPreambleDetectTimeout != 0 )
 8007da4:	4b52      	ldr	r3, [pc, #328]	@ (8007ef0 <RadioIrqProcess+0x428>)
 8007da6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007da8:	2b00      	cmp	r3, #0
 8007daa:	f000 8093 	beq.w	8007ed4 <RadioIrqProcess+0x40c>
            Radio.Write( SUBGHZ_RTCPRDR2, ( SubgRf.RxDcPreambleDetectTimeout >> 16 ) & 0xFF ); /*Update Radio RTC Period MSB*/
 8007dae:	4a51      	ldr	r2, [pc, #324]	@ (8007ef4 <RadioIrqProcess+0x42c>)
 8007db0:	4b4f      	ldr	r3, [pc, #316]	@ (8007ef0 <RadioIrqProcess+0x428>)
 8007db2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007db4:	0c1b      	lsrs	r3, r3, #16
 8007db6:	b2db      	uxtb	r3, r3
 8007db8:	4619      	mov	r1, r3
 8007dba:	f640 1003 	movw	r0, #2307	@ 0x903
 8007dbe:	4790      	blx	r2
            Radio.Write( SUBGHZ_RTCPRDR1, ( SubgRf.RxDcPreambleDetectTimeout >> 8 ) & 0xFF ); /*Update Radio RTC Period MidByte*/
 8007dc0:	4a4c      	ldr	r2, [pc, #304]	@ (8007ef4 <RadioIrqProcess+0x42c>)
 8007dc2:	4b4b      	ldr	r3, [pc, #300]	@ (8007ef0 <RadioIrqProcess+0x428>)
 8007dc4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007dc6:	0a1b      	lsrs	r3, r3, #8
 8007dc8:	b2db      	uxtb	r3, r3
 8007dca:	4619      	mov	r1, r3
 8007dcc:	f640 1004 	movw	r0, #2308	@ 0x904
 8007dd0:	4790      	blx	r2
            Radio.Write( SUBGHZ_RTCPRDR0, ( SubgRf.RxDcPreambleDetectTimeout ) & 0xFF ); /*Update Radio RTC Period lsb*/
 8007dd2:	4a48      	ldr	r2, [pc, #288]	@ (8007ef4 <RadioIrqProcess+0x42c>)
 8007dd4:	4b46      	ldr	r3, [pc, #280]	@ (8007ef0 <RadioIrqProcess+0x428>)
 8007dd6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007dd8:	b2db      	uxtb	r3, r3
 8007dda:	4619      	mov	r1, r3
 8007ddc:	f640 1005 	movw	r0, #2309	@ 0x905
 8007de0:	4790      	blx	r2
            Radio.Write( SUBGHZ_RTCCTLR, Radio.Read( SUBGHZ_RTCCTLR ) | 0x1 ); /*restart Radio RTC*/
 8007de2:	4c44      	ldr	r4, [pc, #272]	@ (8007ef4 <RadioIrqProcess+0x42c>)
 8007de4:	4b44      	ldr	r3, [pc, #272]	@ (8007ef8 <RadioIrqProcess+0x430>)
 8007de6:	f640 1002 	movw	r0, #2306	@ 0x902
 8007dea:	4798      	blx	r3
 8007dec:	4603      	mov	r3, r0
 8007dee:	f043 0301 	orr.w	r3, r3, #1
 8007df2:	b2db      	uxtb	r3, r3
 8007df4:	4619      	mov	r1, r3
 8007df6:	f640 1002 	movw	r0, #2306	@ 0x902
 8007dfa:	47a0      	blx	r4
            SubgRf.RxDcPreambleDetectTimeout = 0;
 8007dfc:	4b3c      	ldr	r3, [pc, #240]	@ (8007ef0 <RadioIrqProcess+0x428>)
 8007dfe:	2200      	movs	r2, #0
 8007e00:	659a      	str	r2, [r3, #88]	@ 0x58
            SUBGRF_SetDioIrqParams( IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR | IRQ_RX_DBG,
 8007e02:	2300      	movs	r3, #0
 8007e04:	2200      	movs	r2, #0
 8007e06:	f240 2162 	movw	r1, #610	@ 0x262
 8007e0a:	f240 2062 	movw	r0, #610	@ 0x262
 8007e0e:	f001 f8cf 	bl	8008fb0 <SUBGRF_SetDioIrqParams>
        break;
 8007e12:	e05f      	b.n	8007ed4 <RadioIrqProcess+0x40c>
        MW_LOG( TS_ON, VLEVEL_M,  "SYNC OK\r\n" );
 8007e14:	4b39      	ldr	r3, [pc, #228]	@ (8007efc <RadioIrqProcess+0x434>)
 8007e16:	2201      	movs	r2, #1
 8007e18:	2100      	movs	r1, #0
 8007e1a:	2002      	movs	r0, #2
 8007e1c:	f002 fe2c 	bl	800aa78 <UTIL_ADV_TRACE_COND_FSend>
        if( 1UL == RFW_Is_Init( ) )
 8007e20:	f001 ff77 	bl	8009d12 <RFW_Is_Init>
 8007e24:	4603      	mov	r3, r0
 8007e26:	2b01      	cmp	r3, #1
 8007e28:	d156      	bne.n	8007ed8 <RadioIrqProcess+0x410>
            RFW_ReceivePayload( );
 8007e2a:	f001 ffa8 	bl	8009d7e <RFW_ReceivePayload>
        break;
 8007e2e:	e053      	b.n	8007ed8 <RadioIrqProcess+0x410>
        MW_LOG( TS_ON, VLEVEL_M,  "HDR OK\r\n" );
 8007e30:	4b33      	ldr	r3, [pc, #204]	@ (8007f00 <RadioIrqProcess+0x438>)
 8007e32:	2201      	movs	r2, #1
 8007e34:	2100      	movs	r1, #0
 8007e36:	2002      	movs	r0, #2
 8007e38:	f002 fe1e 	bl	800aa78 <UTIL_ADV_TRACE_COND_FSend>
        break;
 8007e3c:	e051      	b.n	8007ee2 <RadioIrqProcess+0x41a>
        TimerStop( &RxTimeoutTimer );
 8007e3e:	4831      	ldr	r0, [pc, #196]	@ (8007f04 <RadioIrqProcess+0x43c>)
 8007e40:	f002 fc22 	bl	800a688 <UTIL_TIMER_Stop>
        if( SubgRf.RxContinuous == false )
 8007e44:	4b2a      	ldr	r3, [pc, #168]	@ (8007ef0 <RadioIrqProcess+0x428>)
 8007e46:	785b      	ldrb	r3, [r3, #1]
 8007e48:	f083 0301 	eor.w	r3, r3, #1
 8007e4c:	b2db      	uxtb	r3, r3
 8007e4e:	2b00      	cmp	r3, #0
 8007e50:	d002      	beq.n	8007e58 <RadioIrqProcess+0x390>
            SUBGRF_SetStandby( STDBY_RC );
 8007e52:	2000      	movs	r0, #0
 8007e54:	f000 fed2 	bl	8008bfc <SUBGRF_SetStandby>
        if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 8007e58:	4b2b      	ldr	r3, [pc, #172]	@ (8007f08 <RadioIrqProcess+0x440>)
 8007e5a:	681b      	ldr	r3, [r3, #0]
 8007e5c:	2b00      	cmp	r3, #0
 8007e5e:	d03d      	beq.n	8007edc <RadioIrqProcess+0x414>
 8007e60:	4b29      	ldr	r3, [pc, #164]	@ (8007f08 <RadioIrqProcess+0x440>)
 8007e62:	681b      	ldr	r3, [r3, #0]
 8007e64:	68db      	ldr	r3, [r3, #12]
 8007e66:	2b00      	cmp	r3, #0
 8007e68:	d038      	beq.n	8007edc <RadioIrqProcess+0x414>
            RadioEvents->RxTimeout( );
 8007e6a:	4b27      	ldr	r3, [pc, #156]	@ (8007f08 <RadioIrqProcess+0x440>)
 8007e6c:	681b      	ldr	r3, [r3, #0]
 8007e6e:	68db      	ldr	r3, [r3, #12]
 8007e70:	4798      	blx	r3
            MW_LOG( TS_ON, VLEVEL_M,  "HDR KO\r\n" );
 8007e72:	4b26      	ldr	r3, [pc, #152]	@ (8007f0c <RadioIrqProcess+0x444>)
 8007e74:	2201      	movs	r2, #1
 8007e76:	2100      	movs	r1, #0
 8007e78:	2002      	movs	r0, #2
 8007e7a:	f002 fdfd 	bl	800aa78 <UTIL_ADV_TRACE_COND_FSend>
        break;
 8007e7e:	e02d      	b.n	8007edc <RadioIrqProcess+0x414>
        MW_LOG( TS_ON, VLEVEL_M,  "IRQ_CRC_ERROR\r\n" );
 8007e80:	4b23      	ldr	r3, [pc, #140]	@ (8007f10 <RadioIrqProcess+0x448>)
 8007e82:	2201      	movs	r2, #1
 8007e84:	2100      	movs	r1, #0
 8007e86:	2002      	movs	r0, #2
 8007e88:	f002 fdf6 	bl	800aa78 <UTIL_ADV_TRACE_COND_FSend>
        if( SubgRf.RxContinuous == false )
 8007e8c:	4b18      	ldr	r3, [pc, #96]	@ (8007ef0 <RadioIrqProcess+0x428>)
 8007e8e:	785b      	ldrb	r3, [r3, #1]
 8007e90:	f083 0301 	eor.w	r3, r3, #1
 8007e94:	b2db      	uxtb	r3, r3
 8007e96:	2b00      	cmp	r3, #0
 8007e98:	d002      	beq.n	8007ea0 <RadioIrqProcess+0x3d8>
            SUBGRF_SetStandby( STDBY_RC );
 8007e9a:	2000      	movs	r0, #0
 8007e9c:	f000 feae 	bl	8008bfc <SUBGRF_SetStandby>
        if( ( RadioEvents != NULL ) && ( RadioEvents->RxError ) )
 8007ea0:	4b19      	ldr	r3, [pc, #100]	@ (8007f08 <RadioIrqProcess+0x440>)
 8007ea2:	681b      	ldr	r3, [r3, #0]
 8007ea4:	2b00      	cmp	r3, #0
 8007ea6:	d01b      	beq.n	8007ee0 <RadioIrqProcess+0x418>
 8007ea8:	4b17      	ldr	r3, [pc, #92]	@ (8007f08 <RadioIrqProcess+0x440>)
 8007eaa:	681b      	ldr	r3, [r3, #0]
 8007eac:	691b      	ldr	r3, [r3, #16]
 8007eae:	2b00      	cmp	r3, #0
 8007eb0:	d016      	beq.n	8007ee0 <RadioIrqProcess+0x418>
            RadioEvents->RxError( );
 8007eb2:	4b15      	ldr	r3, [pc, #84]	@ (8007f08 <RadioIrqProcess+0x440>)
 8007eb4:	681b      	ldr	r3, [r3, #0]
 8007eb6:	691b      	ldr	r3, [r3, #16]
 8007eb8:	4798      	blx	r3
        break;
 8007eba:	e011      	b.n	8007ee0 <RadioIrqProcess+0x418>
        break;
 8007ebc:	bf00      	nop
 8007ebe:	e010      	b.n	8007ee2 <RadioIrqProcess+0x41a>
        break;
 8007ec0:	bf00      	nop
 8007ec2:	e00e      	b.n	8007ee2 <RadioIrqProcess+0x41a>
        break;
 8007ec4:	bf00      	nop
 8007ec6:	e00c      	b.n	8007ee2 <RadioIrqProcess+0x41a>
        break;
 8007ec8:	bf00      	nop
 8007eca:	e00a      	b.n	8007ee2 <RadioIrqProcess+0x41a>
        break;
 8007ecc:	bf00      	nop
 8007ece:	e008      	b.n	8007ee2 <RadioIrqProcess+0x41a>
        break;
 8007ed0:	bf00      	nop
 8007ed2:	e006      	b.n	8007ee2 <RadioIrqProcess+0x41a>
        break;
 8007ed4:	bf00      	nop
 8007ed6:	e004      	b.n	8007ee2 <RadioIrqProcess+0x41a>
        break;
 8007ed8:	bf00      	nop
 8007eda:	e002      	b.n	8007ee2 <RadioIrqProcess+0x41a>
        break;
 8007edc:	bf00      	nop
 8007ede:	e000      	b.n	8007ee2 <RadioIrqProcess+0x41a>
        break;
 8007ee0:	bf00      	nop
    }
}
 8007ee2:	bf00      	nop
 8007ee4:	3708      	adds	r7, #8
 8007ee6:	46bd      	mov	sp, r7
 8007ee8:	bdb0      	pop	{r4, r5, r7, pc}
 8007eea:	bf00      	nop
 8007eec:	0800b03c 	.word	0x0800b03c
 8007ef0:	200002bc 	.word	0x200002bc
 8007ef4:	080078d9 	.word	0x080078d9
 8007ef8:	080078fd 	.word	0x080078fd
 8007efc:	0800b048 	.word	0x0800b048
 8007f00:	0800b054 	.word	0x0800b054
 8007f04:	20000330 	.word	0x20000330
 8007f08:	200002b8 	.word	0x200002b8
 8007f0c:	0800b060 	.word	0x0800b060
 8007f10:	0800b06c 	.word	0x0800b06c

08007f14 <RadioTxPrbs>:

static void RadioTxPrbs( void )
{
 8007f14:	b580      	push	{r7, lr}
 8007f16:	af00      	add	r7, sp, #0
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_TX );
 8007f18:	4b09      	ldr	r3, [pc, #36]	@ (8007f40 <RadioTxPrbs+0x2c>)
 8007f1a:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 8007f1e:	2101      	movs	r1, #1
 8007f20:	4618      	mov	r0, r3
 8007f22:	f001 fcfd 	bl	8009920 <SUBGRF_SetSwitch>
    Radio.Write( SUBGHZ_GPKTCTL1AR, 0x2d );  // sel mode prbs9 instead of preamble
 8007f26:	4b07      	ldr	r3, [pc, #28]	@ (8007f44 <RadioTxPrbs+0x30>)
 8007f28:	212d      	movs	r1, #45	@ 0x2d
 8007f2a:	f44f 60d7 	mov.w	r0, #1720	@ 0x6b8
 8007f2e:	4798      	blx	r3
    SUBGRF_SetTxInfinitePreamble( );
 8007f30:	f000 ff27 	bl	8008d82 <SUBGRF_SetTxInfinitePreamble>
    SUBGRF_SetTx( 0x0fffff );
 8007f34:	4804      	ldr	r0, [pc, #16]	@ (8007f48 <RadioTxPrbs+0x34>)
 8007f36:	f000 fe7d 	bl	8008c34 <SUBGRF_SetTx>
}
 8007f3a:	bf00      	nop
 8007f3c:	bd80      	pop	{r7, pc}
 8007f3e:	bf00      	nop
 8007f40:	200002bc 	.word	0x200002bc
 8007f44:	080078d9 	.word	0x080078d9
 8007f48:	000fffff 	.word	0x000fffff

08007f4c <RadioTxCw>:

static void RadioTxCw( int8_t power )
{
 8007f4c:	b580      	push	{r7, lr}
 8007f4e:	b084      	sub	sp, #16
 8007f50:	af00      	add	r7, sp, #0
 8007f52:	4603      	mov	r3, r0
 8007f54:	71fb      	strb	r3, [r7, #7]
    uint8_t paselect = SUBGRF_SetRfTxPower( power );
 8007f56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007f5a:	4618      	mov	r0, r3
 8007f5c:	f001 fd08 	bl	8009970 <SUBGRF_SetRfTxPower>
 8007f60:	4603      	mov	r3, r0
 8007f62:	73fb      	strb	r3, [r7, #15]
    /* WORKAROUND - Trimming the output voltage power_ldo to 3.3V */
    SUBGRF_WriteRegister(REG_DRV_CTRL, 0x7 << 1);
 8007f64:	210e      	movs	r1, #14
 8007f66:	f640 101f 	movw	r0, #2335	@ 0x91f
 8007f6a:	f001 fbcb 	bl	8009704 <SUBGRF_WriteRegister>
    SUBGRF_SetSwitch( paselect, RFSWITCH_TX );
 8007f6e:	7bfb      	ldrb	r3, [r7, #15]
 8007f70:	2101      	movs	r1, #1
 8007f72:	4618      	mov	r0, r3
 8007f74:	f001 fcd4 	bl	8009920 <SUBGRF_SetSwitch>
    SUBGRF_SetTxContinuousWave( );
 8007f78:	f000 fefa 	bl	8008d70 <SUBGRF_SetTxContinuousWave>
}
 8007f7c:	bf00      	nop
 8007f7e:	3710      	adds	r7, #16
 8007f80:	46bd      	mov	sp, r7
 8007f82:	bd80      	pop	{r7, pc}

08007f84 <payload_integration>:

#if (RADIO_SIGFOX_ENABLE == 1)
static void payload_integration( uint8_t *outBuffer, uint8_t *inBuffer, uint8_t size )
{
 8007f84:	b480      	push	{r7}
 8007f86:	b089      	sub	sp, #36	@ 0x24
 8007f88:	af00      	add	r7, sp, #0
 8007f8a:	60f8      	str	r0, [r7, #12]
 8007f8c:	60b9      	str	r1, [r7, #8]
 8007f8e:	4613      	mov	r3, r2
 8007f90:	71fb      	strb	r3, [r7, #7]
    uint8_t prevInt = 0;
 8007f92:	2300      	movs	r3, #0
 8007f94:	77fb      	strb	r3, [r7, #31]
    uint8_t currBit;
    uint8_t index_bit;
    uint8_t index_byte;
    uint8_t index_bit_out;
    uint8_t index_byte_out;
    int32_t i = 0;
 8007f96:	2300      	movs	r3, #0
 8007f98:	61bb      	str	r3, [r7, #24]

    for( i = 0; i < size; i++ )
 8007f9a:	2300      	movs	r3, #0
 8007f9c:	61bb      	str	r3, [r7, #24]
 8007f9e:	e011      	b.n	8007fc4 <payload_integration+0x40>
    {
        /* reverse all inputs */
        inBuffer[i] = ~inBuffer[i];
 8007fa0:	69bb      	ldr	r3, [r7, #24]
 8007fa2:	68ba      	ldr	r2, [r7, #8]
 8007fa4:	4413      	add	r3, r2
 8007fa6:	781a      	ldrb	r2, [r3, #0]
 8007fa8:	69bb      	ldr	r3, [r7, #24]
 8007faa:	68b9      	ldr	r1, [r7, #8]
 8007fac:	440b      	add	r3, r1
 8007fae:	43d2      	mvns	r2, r2
 8007fb0:	b2d2      	uxtb	r2, r2
 8007fb2:	701a      	strb	r2, [r3, #0]
        /* init outBuffer */
        outBuffer[i] = 0;
 8007fb4:	69bb      	ldr	r3, [r7, #24]
 8007fb6:	68fa      	ldr	r2, [r7, #12]
 8007fb8:	4413      	add	r3, r2
 8007fba:	2200      	movs	r2, #0
 8007fbc:	701a      	strb	r2, [r3, #0]
    for( i = 0; i < size; i++ )
 8007fbe:	69bb      	ldr	r3, [r7, #24]
 8007fc0:	3301      	adds	r3, #1
 8007fc2:	61bb      	str	r3, [r7, #24]
 8007fc4:	79fb      	ldrb	r3, [r7, #7]
 8007fc6:	69ba      	ldr	r2, [r7, #24]
 8007fc8:	429a      	cmp	r2, r3
 8007fca:	dbe9      	blt.n	8007fa0 <payload_integration+0x1c>
    }

    for( i = 0; i < ( size * 8 ); i++ )
 8007fcc:	2300      	movs	r3, #0
 8007fce:	61bb      	str	r3, [r7, #24]
 8007fd0:	e049      	b.n	8008066 <payload_integration+0xe2>
    {
        /* index to take bit in inBuffer */
        index_bit = 7 - ( i % 8 );
 8007fd2:	69bb      	ldr	r3, [r7, #24]
 8007fd4:	425a      	negs	r2, r3
 8007fd6:	f003 0307 	and.w	r3, r3, #7
 8007fda:	f002 0207 	and.w	r2, r2, #7
 8007fde:	bf58      	it	pl
 8007fe0:	4253      	negpl	r3, r2
 8007fe2:	b2db      	uxtb	r3, r3
 8007fe4:	f1c3 0307 	rsb	r3, r3, #7
 8007fe8:	75fb      	strb	r3, [r7, #23]
        index_byte = i / 8;
 8007fea:	69bb      	ldr	r3, [r7, #24]
 8007fec:	2b00      	cmp	r3, #0
 8007fee:	da00      	bge.n	8007ff2 <payload_integration+0x6e>
 8007ff0:	3307      	adds	r3, #7
 8007ff2:	10db      	asrs	r3, r3, #3
 8007ff4:	75bb      	strb	r3, [r7, #22]
        /* index to place bit in outBuffer is shifted 1 bit right */
        index_bit_out = 7 - ( ( i + 1 ) % 8 );
 8007ff6:	69bb      	ldr	r3, [r7, #24]
 8007ff8:	3301      	adds	r3, #1
 8007ffa:	425a      	negs	r2, r3
 8007ffc:	f003 0307 	and.w	r3, r3, #7
 8008000:	f002 0207 	and.w	r2, r2, #7
 8008004:	bf58      	it	pl
 8008006:	4253      	negpl	r3, r2
 8008008:	b2db      	uxtb	r3, r3
 800800a:	f1c3 0307 	rsb	r3, r3, #7
 800800e:	757b      	strb	r3, [r7, #21]
        index_byte_out = ( i + 1 ) / 8;
 8008010:	69bb      	ldr	r3, [r7, #24]
 8008012:	3301      	adds	r3, #1
 8008014:	2b00      	cmp	r3, #0
 8008016:	da00      	bge.n	800801a <payload_integration+0x96>
 8008018:	3307      	adds	r3, #7
 800801a:	10db      	asrs	r3, r3, #3
 800801c:	753b      	strb	r3, [r7, #20]
        /* extract current bit from input */
        currBit = ( inBuffer[index_byte] >> index_bit ) & 0x01;
 800801e:	7dbb      	ldrb	r3, [r7, #22]
 8008020:	68ba      	ldr	r2, [r7, #8]
 8008022:	4413      	add	r3, r2
 8008024:	781b      	ldrb	r3, [r3, #0]
 8008026:	461a      	mov	r2, r3
 8008028:	7dfb      	ldrb	r3, [r7, #23]
 800802a:	fa42 f303 	asr.w	r3, r2, r3
 800802e:	b2db      	uxtb	r3, r3
 8008030:	f003 0301 	and.w	r3, r3, #1
 8008034:	74fb      	strb	r3, [r7, #19]
        /* integration */
        prevInt ^= currBit;
 8008036:	7ffa      	ldrb	r2, [r7, #31]
 8008038:	7cfb      	ldrb	r3, [r7, #19]
 800803a:	4053      	eors	r3, r2
 800803c:	77fb      	strb	r3, [r7, #31]
        /* write result integration in output */
        outBuffer[index_byte_out] |= ( prevInt << index_bit_out );
 800803e:	7d3b      	ldrb	r3, [r7, #20]
 8008040:	68fa      	ldr	r2, [r7, #12]
 8008042:	4413      	add	r3, r2
 8008044:	781b      	ldrb	r3, [r3, #0]
 8008046:	b25a      	sxtb	r2, r3
 8008048:	7ff9      	ldrb	r1, [r7, #31]
 800804a:	7d7b      	ldrb	r3, [r7, #21]
 800804c:	fa01 f303 	lsl.w	r3, r1, r3
 8008050:	b25b      	sxtb	r3, r3
 8008052:	4313      	orrs	r3, r2
 8008054:	b259      	sxtb	r1, r3
 8008056:	7d3b      	ldrb	r3, [r7, #20]
 8008058:	68fa      	ldr	r2, [r7, #12]
 800805a:	4413      	add	r3, r2
 800805c:	b2ca      	uxtb	r2, r1
 800805e:	701a      	strb	r2, [r3, #0]
    for( i = 0; i < ( size * 8 ); i++ )
 8008060:	69bb      	ldr	r3, [r7, #24]
 8008062:	3301      	adds	r3, #1
 8008064:	61bb      	str	r3, [r7, #24]
 8008066:	79fb      	ldrb	r3, [r7, #7]
 8008068:	00db      	lsls	r3, r3, #3
 800806a:	69ba      	ldr	r2, [r7, #24]
 800806c:	429a      	cmp	r2, r3
 800806e:	dbb0      	blt.n	8007fd2 <payload_integration+0x4e>
    }

    outBuffer[size] = ( prevInt << 7 ) | ( prevInt << 6 ) | ( ( ( !prevInt ) & 0x01 ) << 5 ) ;
 8008070:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8008074:	01db      	lsls	r3, r3, #7
 8008076:	b25a      	sxtb	r2, r3
 8008078:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800807c:	019b      	lsls	r3, r3, #6
 800807e:	b25b      	sxtb	r3, r3
 8008080:	4313      	orrs	r3, r2
 8008082:	b25b      	sxtb	r3, r3
 8008084:	7ffa      	ldrb	r2, [r7, #31]
 8008086:	2a00      	cmp	r2, #0
 8008088:	d101      	bne.n	800808e <payload_integration+0x10a>
 800808a:	2220      	movs	r2, #32
 800808c:	e000      	b.n	8008090 <payload_integration+0x10c>
 800808e:	2200      	movs	r2, #0
 8008090:	4313      	orrs	r3, r2
 8008092:	b259      	sxtb	r1, r3
 8008094:	79fb      	ldrb	r3, [r7, #7]
 8008096:	68fa      	ldr	r2, [r7, #12]
 8008098:	4413      	add	r3, r2
 800809a:	b2ca      	uxtb	r2, r1
 800809c:	701a      	strb	r2, [r3, #0]
}
 800809e:	bf00      	nop
 80080a0:	3724      	adds	r7, #36	@ 0x24
 80080a2:	46bd      	mov	sp, r7
 80080a4:	bc80      	pop	{r7}
 80080a6:	4770      	bx	lr

080080a8 <RadioSetRxGenericConfig>:
#endif /*RADIO_SIGFOX_ENABLE == 1*/

static int32_t RadioSetRxGenericConfig( GenericModems_t modem, RxConfigGeneric_t *config, uint32_t rxContinuous,
                                        uint32_t symbTimeout )
{
 80080a8:	b580      	push	{r7, lr}
 80080aa:	b08c      	sub	sp, #48	@ 0x30
 80080ac:	af00      	add	r7, sp, #0
 80080ae:	60b9      	str	r1, [r7, #8]
 80080b0:	607a      	str	r2, [r7, #4]
 80080b2:	603b      	str	r3, [r7, #0]
 80080b4:	4603      	mov	r3, r0
 80080b6:	73fb      	strb	r3, [r7, #15]
#if (RADIO_GENERIC_CONFIG_ENABLE == 1)
    int32_t status = 0;
 80080b8:	2300      	movs	r3, #0
 80080ba:	62bb      	str	r3, [r7, #40]	@ 0x28
    uint8_t syncword[8] = {0};
 80080bc:	f107 0320 	add.w	r3, r7, #32
 80080c0:	2200      	movs	r2, #0
 80080c2:	601a      	str	r2, [r3, #0]
 80080c4:	605a      	str	r2, [r3, #4]
    uint8_t MaxPayloadLength;

    RFW_DeInit( ); /* switch Off FwPacketDecoding by default */
 80080c6:	f001 fe1e 	bl	8009d06 <RFW_DeInit>

    if( rxContinuous != 0 )
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	2b00      	cmp	r3, #0
 80080ce:	d001      	beq.n	80080d4 <RadioSetRxGenericConfig+0x2c>
    {
        symbTimeout = 0;
 80080d0:	2300      	movs	r3, #0
 80080d2:	603b      	str	r3, [r7, #0]
    }
    SubgRf.RxContinuous = ( rxContinuous == 0 ) ? false : true;
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	2b00      	cmp	r3, #0
 80080d8:	bf14      	ite	ne
 80080da:	2301      	movne	r3, #1
 80080dc:	2300      	moveq	r3, #0
 80080de:	b2da      	uxtb	r2, r3
 80080e0:	4ba3      	ldr	r3, [pc, #652]	@ (8008370 <RadioSetRxGenericConfig+0x2c8>)
 80080e2:	705a      	strb	r2, [r3, #1]

    switch( modem )
 80080e4:	7bfb      	ldrb	r3, [r7, #15]
 80080e6:	2b00      	cmp	r3, #0
 80080e8:	d003      	beq.n	80080f2 <RadioSetRxGenericConfig+0x4a>
 80080ea:	2b01      	cmp	r3, #1
 80080ec:	f000 80dc 	beq.w	80082a8 <RadioSetRxGenericConfig+0x200>

        // Timeout Max, Timeout handled directly in SetRx function
        SubgRf.RxTimeout = 0xFFFF;
        break;
    default:
        break;
 80080f0:	e195      	b.n	800841e <RadioSetRxGenericConfig+0x376>
        if( ( config->fsk.BitRate == 0 ) || ( config->fsk.PreambleLen == 0 ) )
 80080f2:	68bb      	ldr	r3, [r7, #8]
 80080f4:	689b      	ldr	r3, [r3, #8]
 80080f6:	2b00      	cmp	r3, #0
 80080f8:	d003      	beq.n	8008102 <RadioSetRxGenericConfig+0x5a>
 80080fa:	68bb      	ldr	r3, [r7, #8]
 80080fc:	68db      	ldr	r3, [r3, #12]
 80080fe:	2b00      	cmp	r3, #0
 8008100:	d102      	bne.n	8008108 <RadioSetRxGenericConfig+0x60>
            return -1;
 8008102:	f04f 33ff 	mov.w	r3, #4294967295
 8008106:	e18b      	b.n	8008420 <RadioSetRxGenericConfig+0x378>
        if( config->fsk.SyncWordLength > 8 )
 8008108:	68bb      	ldr	r3, [r7, #8]
 800810a:	7f9b      	ldrb	r3, [r3, #30]
 800810c:	2b08      	cmp	r3, #8
 800810e:	d902      	bls.n	8008116 <RadioSetRxGenericConfig+0x6e>
            return -1;
 8008110:	f04f 33ff 	mov.w	r3, #4294967295
 8008114:	e184      	b.n	8008420 <RadioSetRxGenericConfig+0x378>
            RADIO_MEMCPY8( syncword, config->fsk.SyncWord, config->fsk.SyncWordLength );
 8008116:	68bb      	ldr	r3, [r7, #8]
 8008118:	6919      	ldr	r1, [r3, #16]
 800811a:	68bb      	ldr	r3, [r7, #8]
 800811c:	7f9b      	ldrb	r3, [r3, #30]
 800811e:	461a      	mov	r2, r3
 8008120:	f107 0320 	add.w	r3, r7, #32
 8008124:	4618      	mov	r0, r3
 8008126:	f001 fee9 	bl	8009efc <UTIL_MEM_cpy_8>
        SUBGRF_SetStopRxTimerOnPreambleDetect( ( config->fsk.StopTimerOnPreambleDetect == 0 ) ? false : true );
 800812a:	68bb      	ldr	r3, [r7, #8]
 800812c:	681b      	ldr	r3, [r3, #0]
 800812e:	2b00      	cmp	r3, #0
 8008130:	bf14      	ite	ne
 8008132:	2301      	movne	r3, #1
 8008134:	2300      	moveq	r3, #0
 8008136:	b2db      	uxtb	r3, r3
 8008138:	4618      	mov	r0, r3
 800813a:	f000 fe2b 	bl	8008d94 <SUBGRF_SetStopRxTimerOnPreambleDetect>
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 800813e:	4b8c      	ldr	r3, [pc, #560]	@ (8008370 <RadioSetRxGenericConfig+0x2c8>)
 8008140:	2200      	movs	r2, #0
 8008142:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
        SubgRf.ModulationParams.Params.Gfsk.BitRate = config->fsk.BitRate;
 8008146:	68bb      	ldr	r3, [r7, #8]
 8008148:	689b      	ldr	r3, [r3, #8]
 800814a:	4a89      	ldr	r2, [pc, #548]	@ (8008370 <RadioSetRxGenericConfig+0x2c8>)
 800814c:	63d3      	str	r3, [r2, #60]	@ 0x3c
        SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = ( RadioModShapings_t ) config->fsk.ModulationShaping;
 800814e:	68bb      	ldr	r3, [r7, #8]
 8008150:	f893 2020 	ldrb.w	r2, [r3, #32]
 8008154:	4b86      	ldr	r3, [pc, #536]	@ (8008370 <RadioSetRxGenericConfig+0x2c8>)
 8008156:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
        SubgRf.ModulationParams.Params.Gfsk.Bandwidth = SUBGRF_GetFskBandwidthRegValue( config->fsk.Bandwidth );
 800815a:	68bb      	ldr	r3, [r7, #8]
 800815c:	685b      	ldr	r3, [r3, #4]
 800815e:	4618      	mov	r0, r3
 8008160:	f001 fd04 	bl	8009b6c <SUBGRF_GetFskBandwidthRegValue>
 8008164:	4603      	mov	r3, r0
 8008166:	461a      	mov	r2, r3
 8008168:	4b81      	ldr	r3, [pc, #516]	@ (8008370 <RadioSetRxGenericConfig+0x2c8>)
 800816a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
        SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 800816e:	4b80      	ldr	r3, [pc, #512]	@ (8008370 <RadioSetRxGenericConfig+0x2c8>)
 8008170:	2200      	movs	r2, #0
 8008172:	739a      	strb	r2, [r3, #14]
        SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( config->fsk.PreambleLen ) << 3 ; // convert byte into bit
 8008174:	68bb      	ldr	r3, [r7, #8]
 8008176:	68db      	ldr	r3, [r3, #12]
 8008178:	b29b      	uxth	r3, r3
 800817a:	00db      	lsls	r3, r3, #3
 800817c:	b29a      	uxth	r2, r3
 800817e:	4b7c      	ldr	r3, [pc, #496]	@ (8008370 <RadioSetRxGenericConfig+0x2c8>)
 8008180:	821a      	strh	r2, [r3, #16]
        SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = ( RadioPreambleDetection_t ) config->fsk.PreambleMinDetect;
 8008182:	68bb      	ldr	r3, [r7, #8]
 8008184:	7fda      	ldrb	r2, [r3, #31]
 8008186:	4b7a      	ldr	r3, [pc, #488]	@ (8008370 <RadioSetRxGenericConfig+0x2c8>)
 8008188:	749a      	strb	r2, [r3, #18]
        SubgRf.PacketParams.Params.Gfsk.SyncWordLength = ( config->fsk.SyncWordLength ) << 3; // convert byte into bit
 800818a:	68bb      	ldr	r3, [r7, #8]
 800818c:	7f9b      	ldrb	r3, [r3, #30]
 800818e:	00db      	lsls	r3, r3, #3
 8008190:	b2da      	uxtb	r2, r3
 8008192:	4b77      	ldr	r3, [pc, #476]	@ (8008370 <RadioSetRxGenericConfig+0x2c8>)
 8008194:	74da      	strb	r2, [r3, #19]
        SubgRf.PacketParams.Params.Gfsk.AddrComp = ( RadioAddressComp_t ) config->fsk.AddrComp;
 8008196:	68bb      	ldr	r3, [r7, #8]
 8008198:	f893 2021 	ldrb.w	r2, [r3, #33]	@ 0x21
 800819c:	4b74      	ldr	r3, [pc, #464]	@ (8008370 <RadioSetRxGenericConfig+0x2c8>)
 800819e:	751a      	strb	r2, [r3, #20]
        if( config->fsk.LengthMode == RADIO_FSK_PACKET_FIXED_LENGTH )
 80081a0:	68bb      	ldr	r3, [r7, #8]
 80081a2:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 80081a6:	2b00      	cmp	r3, #0
 80081a8:	d105      	bne.n	80081b6 <RadioSetRxGenericConfig+0x10e>
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = config->fsk.MaxPayloadLength;
 80081aa:	68bb      	ldr	r3, [r7, #8]
 80081ac:	695b      	ldr	r3, [r3, #20]
 80081ae:	b2da      	uxtb	r2, r3
 80081b0:	4b6f      	ldr	r3, [pc, #444]	@ (8008370 <RadioSetRxGenericConfig+0x2c8>)
 80081b2:	759a      	strb	r2, [r3, #22]
 80081b4:	e00b      	b.n	80081ce <RadioSetRxGenericConfig+0x126>
        else if( config->fsk.LengthMode == RADIO_FSK_PACKET_2BYTES_LENGTH )
 80081b6:	68bb      	ldr	r3, [r7, #8]
 80081b8:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 80081bc:	2b02      	cmp	r3, #2
 80081be:	d103      	bne.n	80081c8 <RadioSetRxGenericConfig+0x120>
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = 0xFF;
 80081c0:	4b6b      	ldr	r3, [pc, #428]	@ (8008370 <RadioSetRxGenericConfig+0x2c8>)
 80081c2:	22ff      	movs	r2, #255	@ 0xff
 80081c4:	759a      	strb	r2, [r3, #22]
 80081c6:	e002      	b.n	80081ce <RadioSetRxGenericConfig+0x126>
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = 0xFF;
 80081c8:	4b69      	ldr	r3, [pc, #420]	@ (8008370 <RadioSetRxGenericConfig+0x2c8>)
 80081ca:	22ff      	movs	r2, #255	@ 0xff
 80081cc:	759a      	strb	r2, [r3, #22]
        if( ( config->fsk.Whitening == RADIO_FSK_DC_IBM_WHITENING )
 80081ce:	68bb      	ldr	r3, [r7, #8]
 80081d0:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80081d4:	2b02      	cmp	r3, #2
 80081d6:	d004      	beq.n	80081e2 <RadioSetRxGenericConfig+0x13a>
            || ( config->fsk.LengthMode == RADIO_FSK_PACKET_2BYTES_LENGTH ) )
 80081d8:	68bb      	ldr	r3, [r7, #8]
 80081da:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 80081de:	2b02      	cmp	r3, #2
 80081e0:	d12d      	bne.n	800823e <RadioSetRxGenericConfig+0x196>
            if( ( config->fsk.CrcLength != RADIO_FSK_CRC_2_BYTES_IBM ) && ( config->fsk.CrcLength != RADIO_FSK_CRC_2_BYTES_CCIT )
 80081e2:	68bb      	ldr	r3, [r7, #8]
 80081e4:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 80081e8:	2bf1      	cmp	r3, #241	@ 0xf1
 80081ea:	d00c      	beq.n	8008206 <RadioSetRxGenericConfig+0x15e>
 80081ec:	68bb      	ldr	r3, [r7, #8]
 80081ee:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 80081f2:	2bf2      	cmp	r3, #242	@ 0xf2
 80081f4:	d007      	beq.n	8008206 <RadioSetRxGenericConfig+0x15e>
                && ( config->fsk.CrcLength != RADIO_FSK_CRC_OFF ) )
 80081f6:	68bb      	ldr	r3, [r7, #8]
 80081f8:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 80081fc:	2b01      	cmp	r3, #1
 80081fe:	d002      	beq.n	8008206 <RadioSetRxGenericConfig+0x15e>
                return -1;
 8008200:	f04f 33ff 	mov.w	r3, #4294967295
 8008204:	e10c      	b.n	8008420 <RadioSetRxGenericConfig+0x378>
            ConfigGeneric.rtx = CONFIG_RX;
 8008206:	2300      	movs	r3, #0
 8008208:	773b      	strb	r3, [r7, #28]
            ConfigGeneric.RxConfig = config;
 800820a:	68bb      	ldr	r3, [r7, #8]
 800820c:	61bb      	str	r3, [r7, #24]
            if( 0UL != RFW_Init( &ConfigGeneric, RadioEvents, &RxTimeoutTimer ) )
 800820e:	4b59      	ldr	r3, [pc, #356]	@ (8008374 <RadioSetRxGenericConfig+0x2cc>)
 8008210:	6819      	ldr	r1, [r3, #0]
 8008212:	f107 0314 	add.w	r3, r7, #20
 8008216:	4a58      	ldr	r2, [pc, #352]	@ (8008378 <RadioSetRxGenericConfig+0x2d0>)
 8008218:	4618      	mov	r0, r3
 800821a:	f001 fd67 	bl	8009cec <RFW_Init>
 800821e:	4603      	mov	r3, r0
 8008220:	2b00      	cmp	r3, #0
 8008222:	d002      	beq.n	800822a <RadioSetRxGenericConfig+0x182>
                return -1;
 8008224:	f04f 33ff 	mov.w	r3, #4294967295
 8008228:	e0fa      	b.n	8008420 <RadioSetRxGenericConfig+0x378>
            SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) RADIO_FSK_DC_FREE_OFF;
 800822a:	4b51      	ldr	r3, [pc, #324]	@ (8008370 <RadioSetRxGenericConfig+0x2c8>)
 800822c:	2200      	movs	r2, #0
 800822e:	761a      	strb	r2, [r3, #24]
            SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) RADIO_CRC_OFF;
 8008230:	4b4f      	ldr	r3, [pc, #316]	@ (8008370 <RadioSetRxGenericConfig+0x2c8>)
 8008232:	2201      	movs	r2, #1
 8008234:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) RADIO_PACKET_FIXED_LENGTH;
 8008236:	4b4e      	ldr	r3, [pc, #312]	@ (8008370 <RadioSetRxGenericConfig+0x2c8>)
 8008238:	2200      	movs	r2, #0
 800823a:	755a      	strb	r2, [r3, #21]
        {
 800823c:	e00e      	b.n	800825c <RadioSetRxGenericConfig+0x1b4>
            SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) config->fsk.CrcLength;
 800823e:	68bb      	ldr	r3, [r7, #8]
 8008240:	f893 2023 	ldrb.w	r2, [r3, #35]	@ 0x23
 8008244:	4b4a      	ldr	r3, [pc, #296]	@ (8008370 <RadioSetRxGenericConfig+0x2c8>)
 8008246:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) config->fsk.Whitening;
 8008248:	68bb      	ldr	r3, [r7, #8]
 800824a:	f893 2024 	ldrb.w	r2, [r3, #36]	@ 0x24
 800824e:	4b48      	ldr	r3, [pc, #288]	@ (8008370 <RadioSetRxGenericConfig+0x2c8>)
 8008250:	761a      	strb	r2, [r3, #24]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) config->fsk.LengthMode;
 8008252:	68bb      	ldr	r3, [r7, #8]
 8008254:	f893 2022 	ldrb.w	r2, [r3, #34]	@ 0x22
 8008258:	4b45      	ldr	r3, [pc, #276]	@ (8008370 <RadioSetRxGenericConfig+0x2c8>)
 800825a:	755a      	strb	r2, [r3, #21]
        RadioStandby( );
 800825c:	f7ff fa3b 	bl	80076d6 <RadioStandby>
        RadioSetModem( MODEM_FSK );
 8008260:	2000      	movs	r0, #0
 8008262:	f7fe fbcf 	bl	8006a04 <RadioSetModem>
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8008266:	4845      	ldr	r0, [pc, #276]	@ (800837c <RadioSetRxGenericConfig+0x2d4>)
 8008268:	f001 f838 	bl	80092dc <SUBGRF_SetModulationParams>
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 800826c:	4844      	ldr	r0, [pc, #272]	@ (8008380 <RadioSetRxGenericConfig+0x2d8>)
 800826e:	f001 f903 	bl	8009478 <SUBGRF_SetPacketParams>
        SUBGRF_SetSyncWord( syncword );
 8008272:	f107 0320 	add.w	r3, r7, #32
 8008276:	4618      	mov	r0, r3
 8008278:	f000 fbc3 	bl	8008a02 <SUBGRF_SetSyncWord>
        SUBGRF_SetWhiteningSeed( config->fsk.whiteSeed );
 800827c:	68bb      	ldr	r3, [r7, #8]
 800827e:	8b9b      	ldrh	r3, [r3, #28]
 8008280:	4618      	mov	r0, r3
 8008282:	f000 fc0d 	bl	8008aa0 <SUBGRF_SetWhiteningSeed>
        SUBGRF_SetCrcPolynomial( config->fsk.CrcPolynomial );
 8008286:	68bb      	ldr	r3, [r7, #8]
 8008288:	8b1b      	ldrh	r3, [r3, #24]
 800828a:	4618      	mov	r0, r3
 800828c:	f000 fbe8 	bl	8008a60 <SUBGRF_SetCrcPolynomial>
        SubgRf.RxTimeout = ( uint32_t )( ( symbTimeout * 1000 * 8 ) / config->fsk.BitRate );
 8008290:	683b      	ldr	r3, [r7, #0]
 8008292:	f44f 52fa 	mov.w	r2, #8000	@ 0x1f40
 8008296:	fb03 f202 	mul.w	r2, r3, r2
 800829a:	68bb      	ldr	r3, [r7, #8]
 800829c:	689b      	ldr	r3, [r3, #8]
 800829e:	fbb2 f3f3 	udiv	r3, r2, r3
 80082a2:	4a33      	ldr	r2, [pc, #204]	@ (8008370 <RadioSetRxGenericConfig+0x2c8>)
 80082a4:	6093      	str	r3, [r2, #8]
        break;
 80082a6:	e0ba      	b.n	800841e <RadioSetRxGenericConfig+0x376>
        if( config->lora.PreambleLen == 0 )
 80082a8:	68bb      	ldr	r3, [r7, #8]
 80082aa:	8e1b      	ldrh	r3, [r3, #48]	@ 0x30
 80082ac:	2b00      	cmp	r3, #0
 80082ae:	d102      	bne.n	80082b6 <RadioSetRxGenericConfig+0x20e>
            return -1;
 80082b0:	f04f 33ff 	mov.w	r3, #4294967295
 80082b4:	e0b4      	b.n	8008420 <RadioSetRxGenericConfig+0x378>
        if( config->lora.LengthMode == RADIO_LORA_PACKET_FIXED_LENGTH )
 80082b6:	68bb      	ldr	r3, [r7, #8]
 80082b8:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 80082bc:	2b01      	cmp	r3, #1
 80082be:	d105      	bne.n	80082cc <RadioSetRxGenericConfig+0x224>
            MaxPayloadLength = config->lora.MaxPayloadLength;
 80082c0:	68bb      	ldr	r3, [r7, #8]
 80082c2:	f893 3033 	ldrb.w	r3, [r3, #51]	@ 0x33
 80082c6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 80082ca:	e002      	b.n	80082d2 <RadioSetRxGenericConfig+0x22a>
            MaxPayloadLength = 0xFF;
 80082cc:	23ff      	movs	r3, #255	@ 0xff
 80082ce:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        SUBGRF_SetStopRxTimerOnPreambleDetect( ( config->lora.StopTimerOnPreambleDetect == 0 ) ? false : true );
 80082d2:	68bb      	ldr	r3, [r7, #8]
 80082d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80082d6:	2b00      	cmp	r3, #0
 80082d8:	bf14      	ite	ne
 80082da:	2301      	movne	r3, #1
 80082dc:	2300      	moveq	r3, #0
 80082de:	b2db      	uxtb	r3, r3
 80082e0:	4618      	mov	r0, r3
 80082e2:	f000 fd57 	bl	8008d94 <SUBGRF_SetStopRxTimerOnPreambleDetect>
        SUBGRF_SetLoRaSymbNumTimeout( symbTimeout );
 80082e6:	683b      	ldr	r3, [r7, #0]
 80082e8:	b2db      	uxtb	r3, r3
 80082ea:	4618      	mov	r0, r3
 80082ec:	f000 fd61 	bl	8008db2 <SUBGRF_SetLoRaSymbNumTimeout>
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 80082f0:	4b1f      	ldr	r3, [pc, #124]	@ (8008370 <RadioSetRxGenericConfig+0x2c8>)
 80082f2:	2201      	movs	r2, #1
 80082f4:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
        SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t ) config->lora.SpreadingFactor;
 80082f8:	68bb      	ldr	r3, [r7, #8]
 80082fa:	f893 202c 	ldrb.w	r2, [r3, #44]	@ 0x2c
 80082fe:	4b1c      	ldr	r3, [pc, #112]	@ (8008370 <RadioSetRxGenericConfig+0x2c8>)
 8008300:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        SubgRf.ModulationParams.Params.LoRa.Bandwidth = ( RadioLoRaBandwidths_t ) config->lora.Bandwidth;
 8008304:	68bb      	ldr	r3, [r7, #8]
 8008306:	f893 202d 	ldrb.w	r2, [r3, #45]	@ 0x2d
 800830a:	4b19      	ldr	r3, [pc, #100]	@ (8008370 <RadioSetRxGenericConfig+0x2c8>)
 800830c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        SubgRf.ModulationParams.Params.LoRa.CodingRate = ( RadioLoRaCodingRates_t ) config->lora.Coderate;
 8008310:	68bb      	ldr	r3, [r7, #8]
 8008312:	f893 202e 	ldrb.w	r2, [r3, #46]	@ 0x2e
 8008316:	4b16      	ldr	r3, [pc, #88]	@ (8008370 <RadioSetRxGenericConfig+0x2c8>)
 8008318:	f883 2052 	strb.w	r2, [r3, #82]	@ 0x52
        switch( config->lora.LowDatarateOptimize )
 800831c:	68bb      	ldr	r3, [r7, #8]
 800831e:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8008322:	2b02      	cmp	r3, #2
 8008324:	d010      	beq.n	8008348 <RadioSetRxGenericConfig+0x2a0>
 8008326:	2b02      	cmp	r3, #2
 8008328:	dc2c      	bgt.n	8008384 <RadioSetRxGenericConfig+0x2dc>
 800832a:	2b00      	cmp	r3, #0
 800832c:	d002      	beq.n	8008334 <RadioSetRxGenericConfig+0x28c>
 800832e:	2b01      	cmp	r3, #1
 8008330:	d005      	beq.n	800833e <RadioSetRxGenericConfig+0x296>
            break;
 8008332:	e027      	b.n	8008384 <RadioSetRxGenericConfig+0x2dc>
            SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 8008334:	4b0e      	ldr	r3, [pc, #56]	@ (8008370 <RadioSetRxGenericConfig+0x2c8>)
 8008336:	2200      	movs	r2, #0
 8008338:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            break;
 800833c:	e023      	b.n	8008386 <RadioSetRxGenericConfig+0x2de>
            SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 800833e:	4b0c      	ldr	r3, [pc, #48]	@ (8008370 <RadioSetRxGenericConfig+0x2c8>)
 8008340:	2201      	movs	r2, #1
 8008342:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            break;
 8008346:	e01e      	b.n	8008386 <RadioSetRxGenericConfig+0x2de>
            if( ( config->lora.SpreadingFactor == RADIO_LORA_SF11 ) || ( config->lora.SpreadingFactor == RADIO_LORA_SF12 ) )
 8008348:	68bb      	ldr	r3, [r7, #8]
 800834a:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800834e:	2b0b      	cmp	r3, #11
 8008350:	d004      	beq.n	800835c <RadioSetRxGenericConfig+0x2b4>
 8008352:	68bb      	ldr	r3, [r7, #8]
 8008354:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8008358:	2b0c      	cmp	r3, #12
 800835a:	d104      	bne.n	8008366 <RadioSetRxGenericConfig+0x2be>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 800835c:	4b04      	ldr	r3, [pc, #16]	@ (8008370 <RadioSetRxGenericConfig+0x2c8>)
 800835e:	2201      	movs	r2, #1
 8008360:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            break;
 8008364:	e00f      	b.n	8008386 <RadioSetRxGenericConfig+0x2de>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 8008366:	4b02      	ldr	r3, [pc, #8]	@ (8008370 <RadioSetRxGenericConfig+0x2c8>)
 8008368:	2200      	movs	r2, #0
 800836a:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            break;
 800836e:	e00a      	b.n	8008386 <RadioSetRxGenericConfig+0x2de>
 8008370:	200002bc 	.word	0x200002bc
 8008374:	200002b8 	.word	0x200002b8
 8008378:	20000330 	.word	0x20000330
 800837c:	200002f4 	.word	0x200002f4
 8008380:	200002ca 	.word	0x200002ca
            break;
 8008384:	bf00      	nop
        SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 8008386:	4b28      	ldr	r3, [pc, #160]	@ (8008428 <RadioSetRxGenericConfig+0x380>)
 8008388:	2201      	movs	r2, #1
 800838a:	739a      	strb	r2, [r3, #14]
        SubgRf.PacketParams.Params.LoRa.PreambleLength = config->lora.PreambleLen;
 800838c:	68bb      	ldr	r3, [r7, #8]
 800838e:	8e1a      	ldrh	r2, [r3, #48]	@ 0x30
 8008390:	4b25      	ldr	r3, [pc, #148]	@ (8008428 <RadioSetRxGenericConfig+0x380>)
 8008392:	839a      	strh	r2, [r3, #28]
        SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t ) config->lora.LengthMode;
 8008394:	68bb      	ldr	r3, [r7, #8]
 8008396:	f893 2032 	ldrb.w	r2, [r3, #50]	@ 0x32
 800839a:	4b23      	ldr	r3, [pc, #140]	@ (8008428 <RadioSetRxGenericConfig+0x380>)
 800839c:	779a      	strb	r2, [r3, #30]
        SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 800839e:	4a22      	ldr	r2, [pc, #136]	@ (8008428 <RadioSetRxGenericConfig+0x380>)
 80083a0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80083a4:	77d3      	strb	r3, [r2, #31]
        SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t ) config->lora.CrcMode;
 80083a6:	68bb      	ldr	r3, [r7, #8]
 80083a8:	f893 2034 	ldrb.w	r2, [r3, #52]	@ 0x34
 80083ac:	4b1e      	ldr	r3, [pc, #120]	@ (8008428 <RadioSetRxGenericConfig+0x380>)
 80083ae:	f883 2020 	strb.w	r2, [r3, #32]
        SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t ) config->lora.IqInverted;
 80083b2:	68bb      	ldr	r3, [r7, #8]
 80083b4:	f893 2035 	ldrb.w	r2, [r3, #53]	@ 0x35
 80083b8:	4b1b      	ldr	r3, [pc, #108]	@ (8008428 <RadioSetRxGenericConfig+0x380>)
 80083ba:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
        RadioStandby( );
 80083be:	f7ff f98a 	bl	80076d6 <RadioStandby>
        RadioSetModem( MODEM_LORA );
 80083c2:	2001      	movs	r0, #1
 80083c4:	f7fe fb1e 	bl	8006a04 <RadioSetModem>
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 80083c8:	4818      	ldr	r0, [pc, #96]	@ (800842c <RadioSetRxGenericConfig+0x384>)
 80083ca:	f000 ff87 	bl	80092dc <SUBGRF_SetModulationParams>
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 80083ce:	4818      	ldr	r0, [pc, #96]	@ (8008430 <RadioSetRxGenericConfig+0x388>)
 80083d0:	f001 f852 	bl	8009478 <SUBGRF_SetPacketParams>
        if( SubgRf.PacketParams.Params.LoRa.InvertIQ == LORA_IQ_INVERTED )
 80083d4:	4b14      	ldr	r3, [pc, #80]	@ (8008428 <RadioSetRxGenericConfig+0x380>)
 80083d6:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80083da:	2b01      	cmp	r3, #1
 80083dc:	d10d      	bne.n	80083fa <RadioSetRxGenericConfig+0x352>
            SUBGRF_WriteRegister( SUBGHZ_LIQPOLR, SUBGRF_ReadRegister( SUBGHZ_LIQPOLR ) & ~( 1 << 2 ) );
 80083de:	f240 7036 	movw	r0, #1846	@ 0x736
 80083e2:	f001 f9b1 	bl	8009748 <SUBGRF_ReadRegister>
 80083e6:	4603      	mov	r3, r0
 80083e8:	f023 0304 	bic.w	r3, r3, #4
 80083ec:	b2db      	uxtb	r3, r3
 80083ee:	4619      	mov	r1, r3
 80083f0:	f240 7036 	movw	r0, #1846	@ 0x736
 80083f4:	f001 f986 	bl	8009704 <SUBGRF_WriteRegister>
 80083f8:	e00c      	b.n	8008414 <RadioSetRxGenericConfig+0x36c>
            SUBGRF_WriteRegister( SUBGHZ_LIQPOLR, SUBGRF_ReadRegister( SUBGHZ_LIQPOLR ) | ( 1 << 2 ) );
 80083fa:	f240 7036 	movw	r0, #1846	@ 0x736
 80083fe:	f001 f9a3 	bl	8009748 <SUBGRF_ReadRegister>
 8008402:	4603      	mov	r3, r0
 8008404:	f043 0304 	orr.w	r3, r3, #4
 8008408:	b2db      	uxtb	r3, r3
 800840a:	4619      	mov	r1, r3
 800840c:	f240 7036 	movw	r0, #1846	@ 0x736
 8008410:	f001 f978 	bl	8009704 <SUBGRF_WriteRegister>
        SubgRf.RxTimeout = 0xFFFF;
 8008414:	4b04      	ldr	r3, [pc, #16]	@ (8008428 <RadioSetRxGenericConfig+0x380>)
 8008416:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800841a:	609a      	str	r2, [r3, #8]
        break;
 800841c:	bf00      	nop
    }
    return status;
 800841e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
#else /* RADIO_GENERIC_CONFIG_ENABLE == 1*/
    return -1;
#endif /* RADIO_GENERIC_CONFIG_ENABLE == 0*/
}
 8008420:	4618      	mov	r0, r3
 8008422:	3730      	adds	r7, #48	@ 0x30
 8008424:	46bd      	mov	sp, r7
 8008426:	bd80      	pop	{r7, pc}
 8008428:	200002bc 	.word	0x200002bc
 800842c:	200002f4 	.word	0x200002f4
 8008430:	200002ca 	.word	0x200002ca

08008434 <RadioSetTxGenericConfig>:

static int32_t RadioSetTxGenericConfig( GenericModems_t modem, TxConfigGeneric_t *config, int8_t power,
                                        uint32_t timeout )
{
 8008434:	b580      	push	{r7, lr}
 8008436:	b08e      	sub	sp, #56	@ 0x38
 8008438:	af00      	add	r7, sp, #0
 800843a:	60b9      	str	r1, [r7, #8]
 800843c:	607b      	str	r3, [r7, #4]
 800843e:	4603      	mov	r3, r0
 8008440:	73fb      	strb	r3, [r7, #15]
 8008442:	4613      	mov	r3, r2
 8008444:	73bb      	strb	r3, [r7, #14]
#if( RADIO_LR_FHSS_IS_ON == 1 )
    /*disable LrFhss*/
    SubgRf.lr_fhss.is_lr_fhss_on = false;
#endif /* RADIO_LR_FHSS_IS_ON == 1 */
#if (RADIO_GENERIC_CONFIG_ENABLE == 1)
    uint8_t syncword[8] = {0};
 8008446:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800844a:	2200      	movs	r2, #0
 800844c:	601a      	str	r2, [r3, #0]
 800844e:	605a      	str	r2, [r3, #4]
    RadioModems_t radio_modem;
    RFW_DeInit( ); /* switch Off FwPacketDecoding by default */
 8008450:	f001 fc59 	bl	8009d06 <RFW_DeInit>
    switch( modem )
 8008454:	7bfb      	ldrb	r3, [r7, #15]
 8008456:	2b03      	cmp	r3, #3
 8008458:	f200 8205 	bhi.w	8008866 <RadioSetTxGenericConfig+0x432>
 800845c:	a201      	add	r2, pc, #4	@ (adr r2, 8008464 <RadioSetTxGenericConfig+0x30>)
 800845e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008462:	bf00      	nop
 8008464:	080085e9 	.word	0x080085e9
 8008468:	08008731 	.word	0x08008731
 800846c:	08008829 	.word	0x08008829
 8008470:	08008475 	.word	0x08008475
    {
    case GENERIC_MSK:
        if( config->msk.SyncWordLength > 8 )
 8008474:	68bb      	ldr	r3, [r7, #8]
 8008476:	7c9b      	ldrb	r3, [r3, #18]
 8008478:	2b08      	cmp	r3, #8
 800847a:	d902      	bls.n	8008482 <RadioSetTxGenericConfig+0x4e>
        {
            return -1;
 800847c:	f04f 33ff 	mov.w	r3, #4294967295
 8008480:	e206      	b.n	8008890 <RadioSetTxGenericConfig+0x45c>
        }
        else
        {
            RADIO_MEMCPY8( syncword, config->msk.SyncWord, config->msk.SyncWordLength );
 8008482:	68bb      	ldr	r3, [r7, #8]
 8008484:	6899      	ldr	r1, [r3, #8]
 8008486:	68bb      	ldr	r3, [r7, #8]
 8008488:	7c9b      	ldrb	r3, [r3, #18]
 800848a:	461a      	mov	r2, r3
 800848c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8008490:	4618      	mov	r0, r3
 8008492:	f001 fd33 	bl	8009efc <UTIL_MEM_cpy_8>
        }
        if( ( config->msk.BitRate == 0 ) )
 8008496:	68bb      	ldr	r3, [r7, #8]
 8008498:	681b      	ldr	r3, [r3, #0]
 800849a:	2b00      	cmp	r3, #0
 800849c:	d102      	bne.n	80084a4 <RadioSetTxGenericConfig+0x70>
        {
            return -1;
 800849e:	f04f 33ff 	mov.w	r3, #4294967295
 80084a2:	e1f5      	b.n	8008890 <RadioSetTxGenericConfig+0x45c>
        }
        else if( config->msk.BitRate <= 10000 )
 80084a4:	68bb      	ldr	r3, [r7, #8]
 80084a6:	681b      	ldr	r3, [r3, #0]
 80084a8:	f242 7210 	movw	r2, #10000	@ 0x2710
 80084ac:	4293      	cmp	r3, r2
 80084ae:	d813      	bhi.n	80084d8 <RadioSetTxGenericConfig+0xa4>
        {
            /*max msk modulator datarate is 10kbps*/
            radio_modem = MODEM_MSK;
 80084b0:	2302      	movs	r3, #2
 80084b2:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GMSK;
 80084b6:	4b99      	ldr	r3, [pc, #612]	@ (800871c <RadioSetTxGenericConfig+0x2e8>)
 80084b8:	2203      	movs	r2, #3
 80084ba:	739a      	strb	r2, [r3, #14]
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GMSK;
 80084bc:	4b97      	ldr	r3, [pc, #604]	@ (800871c <RadioSetTxGenericConfig+0x2e8>)
 80084be:	2203      	movs	r2, #3
 80084c0:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = config->msk.BitRate;
 80084c4:	68bb      	ldr	r3, [r7, #8]
 80084c6:	681b      	ldr	r3, [r3, #0]
 80084c8:	4a94      	ldr	r2, [pc, #592]	@ (800871c <RadioSetTxGenericConfig+0x2e8>)
 80084ca:	63d3      	str	r3, [r2, #60]	@ 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = ( RadioModShapings_t ) config->msk.ModulationShaping;
 80084cc:	68bb      	ldr	r3, [r7, #8]
 80084ce:	7cda      	ldrb	r2, [r3, #19]
 80084d0:	4b92      	ldr	r3, [pc, #584]	@ (800871c <RadioSetTxGenericConfig+0x2e8>)
 80084d2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80084d6:	e017      	b.n	8008508 <RadioSetTxGenericConfig+0xd4>
        }
        else
        {
            radio_modem = MODEM_FSK;
 80084d8:	2300      	movs	r3, #0
 80084da:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 80084de:	4b8f      	ldr	r3, [pc, #572]	@ (800871c <RadioSetTxGenericConfig+0x2e8>)
 80084e0:	2200      	movs	r2, #0
 80084e2:	739a      	strb	r2, [r3, #14]
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 80084e4:	4b8d      	ldr	r3, [pc, #564]	@ (800871c <RadioSetTxGenericConfig+0x2e8>)
 80084e6:	2200      	movs	r2, #0
 80084e8:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = config->msk.BitRate;
 80084ec:	68bb      	ldr	r3, [r7, #8]
 80084ee:	681b      	ldr	r3, [r3, #0]
 80084f0:	4a8a      	ldr	r2, [pc, #552]	@ (800871c <RadioSetTxGenericConfig+0x2e8>)
 80084f2:	63d3      	str	r3, [r2, #60]	@ 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = ( RadioModShapings_t ) config->msk.ModulationShaping;
 80084f4:	68bb      	ldr	r3, [r7, #8]
 80084f6:	7cda      	ldrb	r2, [r3, #19]
 80084f8:	4b88      	ldr	r3, [pc, #544]	@ (800871c <RadioSetTxGenericConfig+0x2e8>)
 80084fa:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
            /*do msk with gfsk modulator*/
            SubgRf.ModulationParams.Params.Gfsk.Fdev = config->msk.BitRate / 4;
 80084fe:	68bb      	ldr	r3, [r7, #8]
 8008500:	681b      	ldr	r3, [r3, #0]
 8008502:	089b      	lsrs	r3, r3, #2
 8008504:	4a85      	ldr	r2, [pc, #532]	@ (800871c <RadioSetTxGenericConfig+0x2e8>)
 8008506:	6413      	str	r3, [r2, #64]	@ 0x40
        }

        SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( config->msk.PreambleLen ) << 3; // convert byte into bit
 8008508:	68bb      	ldr	r3, [r7, #8]
 800850a:	685b      	ldr	r3, [r3, #4]
 800850c:	b29b      	uxth	r3, r3
 800850e:	00db      	lsls	r3, r3, #3
 8008510:	b29a      	uxth	r2, r3
 8008512:	4b82      	ldr	r3, [pc, #520]	@ (800871c <RadioSetTxGenericConfig+0x2e8>)
 8008514:	821a      	strh	r2, [r3, #16]
        SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS; // don't care in tx
 8008516:	4b81      	ldr	r3, [pc, #516]	@ (800871c <RadioSetTxGenericConfig+0x2e8>)
 8008518:	2204      	movs	r2, #4
 800851a:	749a      	strb	r2, [r3, #18]
        SubgRf.PacketParams.Params.Gfsk.SyncWordLength = ( config->msk.SyncWordLength ) << 3; // convert byte into bit
 800851c:	68bb      	ldr	r3, [r7, #8]
 800851e:	7c9b      	ldrb	r3, [r3, #18]
 8008520:	00db      	lsls	r3, r3, #3
 8008522:	b2da      	uxtb	r2, r3
 8008524:	4b7d      	ldr	r3, [pc, #500]	@ (800871c <RadioSetTxGenericConfig+0x2e8>)
 8008526:	74da      	strb	r2, [r3, #19]
        SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF; // don't care in tx
 8008528:	4b7c      	ldr	r3, [pc, #496]	@ (800871c <RadioSetTxGenericConfig+0x2e8>)
 800852a:	2200      	movs	r2, #0
 800852c:	751a      	strb	r2, [r3, #20]

        if( ( config->msk.Whitening == RADIO_FSK_DC_IBM_WHITENING )
 800852e:	68bb      	ldr	r3, [r7, #8]
 8008530:	7d9b      	ldrb	r3, [r3, #22]
 8008532:	2b02      	cmp	r3, #2
 8008534:	d003      	beq.n	800853e <RadioSetTxGenericConfig+0x10a>
            || ( config->msk.HeaderType == RADIO_FSK_PACKET_2BYTES_LENGTH ) )
 8008536:	68bb      	ldr	r3, [r7, #8]
 8008538:	7d1b      	ldrb	r3, [r3, #20]
 800853a:	2b02      	cmp	r3, #2
 800853c:	d12b      	bne.n	8008596 <RadioSetTxGenericConfig+0x162>
        {
            /* Supports only RADIO_FSK_CRC_2_BYTES_IBM or RADIO_FSK_CRC_2_BYTES_CCIT */
            if( ( config->msk.CrcLength != RADIO_FSK_CRC_2_BYTES_IBM ) && ( config->msk.CrcLength != RADIO_FSK_CRC_2_BYTES_CCIT )
 800853e:	68bb      	ldr	r3, [r7, #8]
 8008540:	7d5b      	ldrb	r3, [r3, #21]
 8008542:	2bf1      	cmp	r3, #241	@ 0xf1
 8008544:	d00a      	beq.n	800855c <RadioSetTxGenericConfig+0x128>
 8008546:	68bb      	ldr	r3, [r7, #8]
 8008548:	7d5b      	ldrb	r3, [r3, #21]
 800854a:	2bf2      	cmp	r3, #242	@ 0xf2
 800854c:	d006      	beq.n	800855c <RadioSetTxGenericConfig+0x128>
                && ( config->msk.CrcLength != RADIO_FSK_CRC_OFF ) )
 800854e:	68bb      	ldr	r3, [r7, #8]
 8008550:	7d5b      	ldrb	r3, [r3, #21]
 8008552:	2b01      	cmp	r3, #1
 8008554:	d002      	beq.n	800855c <RadioSetTxGenericConfig+0x128>
            {
                return -1;
 8008556:	f04f 33ff 	mov.w	r3, #4294967295
 800855a:	e199      	b.n	8008890 <RadioSetTxGenericConfig+0x45c>
            }
            ConfigGeneric_t ConfigGeneric;
            /*msk and fsk are union, no need for copy as fsk/msk struct are on same address*/
            ConfigGeneric.TxConfig = config;
 800855c:	68bb      	ldr	r3, [r7, #8]
 800855e:	623b      	str	r3, [r7, #32]
            ConfigGeneric.rtx = CONFIG_TX;
 8008560:	2301      	movs	r3, #1
 8008562:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
            if( 0UL != RFW_Init( &ConfigGeneric, RadioEvents, &TxTimeoutTimer ) )
 8008566:	4b6e      	ldr	r3, [pc, #440]	@ (8008720 <RadioSetTxGenericConfig+0x2ec>)
 8008568:	6819      	ldr	r1, [r3, #0]
 800856a:	f107 0320 	add.w	r3, r7, #32
 800856e:	4a6d      	ldr	r2, [pc, #436]	@ (8008724 <RadioSetTxGenericConfig+0x2f0>)
 8008570:	4618      	mov	r0, r3
 8008572:	f001 fbbb 	bl	8009cec <RFW_Init>
 8008576:	4603      	mov	r3, r0
 8008578:	2b00      	cmp	r3, #0
 800857a:	d002      	beq.n	8008582 <RadioSetTxGenericConfig+0x14e>
            {
                return -1;
 800857c:	f04f 33ff 	mov.w	r3, #4294967295
 8008580:	e186      	b.n	8008890 <RadioSetTxGenericConfig+0x45c>
            }
            /* whitening off, will be processed by FW, switch off built-in radio whitening */
            SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) RADIO_FSK_DC_FREE_OFF;
 8008582:	4b66      	ldr	r3, [pc, #408]	@ (800871c <RadioSetTxGenericConfig+0x2e8>)
 8008584:	2200      	movs	r2, #0
 8008586:	761a      	strb	r2, [r3, #24]
            /* Crc processed by FW, switch off built-in radio Crc */
            SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) RADIO_CRC_OFF;
 8008588:	4b64      	ldr	r3, [pc, #400]	@ (800871c <RadioSetTxGenericConfig+0x2e8>)
 800858a:	2201      	movs	r2, #1
 800858c:	75da      	strb	r2, [r3, #23]
            /* length contained in Tx, but will be processed by FW after de-whitening */
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) RADIO_PACKET_FIXED_LENGTH;
 800858e:	4b63      	ldr	r3, [pc, #396]	@ (800871c <RadioSetTxGenericConfig+0x2e8>)
 8008590:	2200      	movs	r2, #0
 8008592:	755a      	strb	r2, [r3, #21]
        {
 8008594:	e00b      	b.n	80085ae <RadioSetTxGenericConfig+0x17a>
        }
        else
        {
            SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) config->msk.CrcLength;
 8008596:	68bb      	ldr	r3, [r7, #8]
 8008598:	7d5a      	ldrb	r2, [r3, #21]
 800859a:	4b60      	ldr	r3, [pc, #384]	@ (800871c <RadioSetTxGenericConfig+0x2e8>)
 800859c:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) config->msk.Whitening;
 800859e:	68bb      	ldr	r3, [r7, #8]
 80085a0:	7d9a      	ldrb	r2, [r3, #22]
 80085a2:	4b5e      	ldr	r3, [pc, #376]	@ (800871c <RadioSetTxGenericConfig+0x2e8>)
 80085a4:	761a      	strb	r2, [r3, #24]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) config->msk.HeaderType;
 80085a6:	68bb      	ldr	r3, [r7, #8]
 80085a8:	7d1a      	ldrb	r2, [r3, #20]
 80085aa:	4b5c      	ldr	r3, [pc, #368]	@ (800871c <RadioSetTxGenericConfig+0x2e8>)
 80085ac:	755a      	strb	r2, [r3, #21]
        }

        RadioStandby( );
 80085ae:	f7ff f892 	bl	80076d6 <RadioStandby>
        RadioSetModem( radio_modem );
 80085b2:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80085b6:	4618      	mov	r0, r3
 80085b8:	f7fe fa24 	bl	8006a04 <RadioSetModem>

        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 80085bc:	485a      	ldr	r0, [pc, #360]	@ (8008728 <RadioSetTxGenericConfig+0x2f4>)
 80085be:	f000 fe8d 	bl	80092dc <SUBGRF_SetModulationParams>
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 80085c2:	485a      	ldr	r0, [pc, #360]	@ (800872c <RadioSetTxGenericConfig+0x2f8>)
 80085c4:	f000 ff58 	bl	8009478 <SUBGRF_SetPacketParams>
        SUBGRF_SetSyncWord( syncword );
 80085c8:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80085cc:	4618      	mov	r0, r3
 80085ce:	f000 fa18 	bl	8008a02 <SUBGRF_SetSyncWord>
        SUBGRF_SetWhiteningSeed( config->msk.whiteSeed );
 80085d2:	68bb      	ldr	r3, [r7, #8]
 80085d4:	8a1b      	ldrh	r3, [r3, #16]
 80085d6:	4618      	mov	r0, r3
 80085d8:	f000 fa62 	bl	8008aa0 <SUBGRF_SetWhiteningSeed>
        SUBGRF_SetCrcPolynomial( config->msk.CrcPolynomial );
 80085dc:	68bb      	ldr	r3, [r7, #8]
 80085de:	899b      	ldrh	r3, [r3, #12]
 80085e0:	4618      	mov	r0, r3
 80085e2:	f000 fa3d 	bl	8008a60 <SUBGRF_SetCrcPolynomial>
        break;
 80085e6:	e13f      	b.n	8008868 <RadioSetTxGenericConfig+0x434>
    case GENERIC_FSK:
        if( config->fsk.BitRate == 0 )
 80085e8:	68bb      	ldr	r3, [r7, #8]
 80085ea:	681b      	ldr	r3, [r3, #0]
 80085ec:	2b00      	cmp	r3, #0
 80085ee:	d102      	bne.n	80085f6 <RadioSetTxGenericConfig+0x1c2>
        {
            return -1;
 80085f0:	f04f 33ff 	mov.w	r3, #4294967295
 80085f4:	e14c      	b.n	8008890 <RadioSetTxGenericConfig+0x45c>
        }
        if( config->fsk.SyncWordLength > 8 )
 80085f6:	68bb      	ldr	r3, [r7, #8]
 80085f8:	7c9b      	ldrb	r3, [r3, #18]
 80085fa:	2b08      	cmp	r3, #8
 80085fc:	d902      	bls.n	8008604 <RadioSetTxGenericConfig+0x1d0>
        {
            return -1;
 80085fe:	f04f 33ff 	mov.w	r3, #4294967295
 8008602:	e145      	b.n	8008890 <RadioSetTxGenericConfig+0x45c>
        }
        else
        {
            RADIO_MEMCPY8( syncword, config->fsk.SyncWord, config->fsk.SyncWordLength );
 8008604:	68bb      	ldr	r3, [r7, #8]
 8008606:	6899      	ldr	r1, [r3, #8]
 8008608:	68bb      	ldr	r3, [r7, #8]
 800860a:	7c9b      	ldrb	r3, [r3, #18]
 800860c:	461a      	mov	r2, r3
 800860e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8008612:	4618      	mov	r0, r3
 8008614:	f001 fc72 	bl	8009efc <UTIL_MEM_cpy_8>
        }
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 8008618:	4b40      	ldr	r3, [pc, #256]	@ (800871c <RadioSetTxGenericConfig+0x2e8>)
 800861a:	2200      	movs	r2, #0
 800861c:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
        SubgRf.ModulationParams.Params.Gfsk.BitRate = config->fsk.BitRate;
 8008620:	68bb      	ldr	r3, [r7, #8]
 8008622:	681b      	ldr	r3, [r3, #0]
 8008624:	4a3d      	ldr	r2, [pc, #244]	@ (800871c <RadioSetTxGenericConfig+0x2e8>)
 8008626:	63d3      	str	r3, [r2, #60]	@ 0x3c
        SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = ( RadioModShapings_t ) config->fsk.ModulationShaping;
 8008628:	68bb      	ldr	r3, [r7, #8]
 800862a:	7cda      	ldrb	r2, [r3, #19]
 800862c:	4b3b      	ldr	r3, [pc, #236]	@ (800871c <RadioSetTxGenericConfig+0x2e8>)
 800862e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
        SubgRf.ModulationParams.Params.Gfsk.Fdev = config->fsk.FrequencyDeviation;
 8008632:	68bb      	ldr	r3, [r7, #8]
 8008634:	699b      	ldr	r3, [r3, #24]
 8008636:	4a39      	ldr	r2, [pc, #228]	@ (800871c <RadioSetTxGenericConfig+0x2e8>)
 8008638:	6413      	str	r3, [r2, #64]	@ 0x40

        SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 800863a:	4b38      	ldr	r3, [pc, #224]	@ (800871c <RadioSetTxGenericConfig+0x2e8>)
 800863c:	2200      	movs	r2, #0
 800863e:	739a      	strb	r2, [r3, #14]
        SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( config->fsk.PreambleLen ) << 3; // convert byte into bit
 8008640:	68bb      	ldr	r3, [r7, #8]
 8008642:	685b      	ldr	r3, [r3, #4]
 8008644:	b29b      	uxth	r3, r3
 8008646:	00db      	lsls	r3, r3, #3
 8008648:	b29a      	uxth	r2, r3
 800864a:	4b34      	ldr	r3, [pc, #208]	@ (800871c <RadioSetTxGenericConfig+0x2e8>)
 800864c:	821a      	strh	r2, [r3, #16]
        SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS; // don't care in tx
 800864e:	4b33      	ldr	r3, [pc, #204]	@ (800871c <RadioSetTxGenericConfig+0x2e8>)
 8008650:	2204      	movs	r2, #4
 8008652:	749a      	strb	r2, [r3, #18]
        SubgRf.PacketParams.Params.Gfsk.SyncWordLength = ( config->fsk.SyncWordLength ) << 3; // convert byte into bit
 8008654:	68bb      	ldr	r3, [r7, #8]
 8008656:	7c9b      	ldrb	r3, [r3, #18]
 8008658:	00db      	lsls	r3, r3, #3
 800865a:	b2da      	uxtb	r2, r3
 800865c:	4b2f      	ldr	r3, [pc, #188]	@ (800871c <RadioSetTxGenericConfig+0x2e8>)
 800865e:	74da      	strb	r2, [r3, #19]
        SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF; // don't care in tx
 8008660:	4b2e      	ldr	r3, [pc, #184]	@ (800871c <RadioSetTxGenericConfig+0x2e8>)
 8008662:	2200      	movs	r2, #0
 8008664:	751a      	strb	r2, [r3, #20]

        if( ( config->fsk.Whitening == RADIO_FSK_DC_IBM_WHITENING )
 8008666:	68bb      	ldr	r3, [r7, #8]
 8008668:	7d9b      	ldrb	r3, [r3, #22]
 800866a:	2b02      	cmp	r3, #2
 800866c:	d003      	beq.n	8008676 <RadioSetTxGenericConfig+0x242>
            || ( config->fsk.HeaderType == RADIO_FSK_PACKET_2BYTES_LENGTH ) )
 800866e:	68bb      	ldr	r3, [r7, #8]
 8008670:	7d1b      	ldrb	r3, [r3, #20]
 8008672:	2b02      	cmp	r3, #2
 8008674:	d12a      	bne.n	80086cc <RadioSetTxGenericConfig+0x298>
        {
            /* Supports only RADIO_FSK_CRC_2_BYTES_IBM or RADIO_FSK_CRC_2_BYTES_CCIT */
            if( ( config->fsk.CrcLength != RADIO_FSK_CRC_2_BYTES_IBM ) && ( config->fsk.CrcLength != RADIO_FSK_CRC_2_BYTES_CCIT )
 8008676:	68bb      	ldr	r3, [r7, #8]
 8008678:	7d5b      	ldrb	r3, [r3, #21]
 800867a:	2bf1      	cmp	r3, #241	@ 0xf1
 800867c:	d00a      	beq.n	8008694 <RadioSetTxGenericConfig+0x260>
 800867e:	68bb      	ldr	r3, [r7, #8]
 8008680:	7d5b      	ldrb	r3, [r3, #21]
 8008682:	2bf2      	cmp	r3, #242	@ 0xf2
 8008684:	d006      	beq.n	8008694 <RadioSetTxGenericConfig+0x260>
                && ( config->fsk.CrcLength != RADIO_FSK_CRC_OFF ) )
 8008686:	68bb      	ldr	r3, [r7, #8]
 8008688:	7d5b      	ldrb	r3, [r3, #21]
 800868a:	2b01      	cmp	r3, #1
 800868c:	d002      	beq.n	8008694 <RadioSetTxGenericConfig+0x260>
            {
                return -1;
 800868e:	f04f 33ff 	mov.w	r3, #4294967295
 8008692:	e0fd      	b.n	8008890 <RadioSetTxGenericConfig+0x45c>
            }
            ConfigGeneric_t ConfigGeneric;
            ConfigGeneric.rtx = CONFIG_TX;
 8008694:	2301      	movs	r3, #1
 8008696:	773b      	strb	r3, [r7, #28]
            ConfigGeneric.TxConfig = config;
 8008698:	68bb      	ldr	r3, [r7, #8]
 800869a:	617b      	str	r3, [r7, #20]
            if( 0UL != RFW_Init( &ConfigGeneric, RadioEvents, &TxTimeoutTimer ) )
 800869c:	4b20      	ldr	r3, [pc, #128]	@ (8008720 <RadioSetTxGenericConfig+0x2ec>)
 800869e:	6819      	ldr	r1, [r3, #0]
 80086a0:	f107 0314 	add.w	r3, r7, #20
 80086a4:	4a1f      	ldr	r2, [pc, #124]	@ (8008724 <RadioSetTxGenericConfig+0x2f0>)
 80086a6:	4618      	mov	r0, r3
 80086a8:	f001 fb20 	bl	8009cec <RFW_Init>
 80086ac:	4603      	mov	r3, r0
 80086ae:	2b00      	cmp	r3, #0
 80086b0:	d002      	beq.n	80086b8 <RadioSetTxGenericConfig+0x284>
            {
                return -1;
 80086b2:	f04f 33ff 	mov.w	r3, #4294967295
 80086b6:	e0eb      	b.n	8008890 <RadioSetTxGenericConfig+0x45c>
            }
            /* whitening off, will be processed by FW, switch off built-in radio whitening */
            SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) RADIO_FSK_DC_FREE_OFF;
 80086b8:	4b18      	ldr	r3, [pc, #96]	@ (800871c <RadioSetTxGenericConfig+0x2e8>)
 80086ba:	2200      	movs	r2, #0
 80086bc:	761a      	strb	r2, [r3, #24]
            /* Crc processed by FW, switch off built-in radio Crc */
            SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) RADIO_CRC_OFF;
 80086be:	4b17      	ldr	r3, [pc, #92]	@ (800871c <RadioSetTxGenericConfig+0x2e8>)
 80086c0:	2201      	movs	r2, #1
 80086c2:	75da      	strb	r2, [r3, #23]
            /* length contained in Tx, but will be processed by FW after de-whitening */
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) RADIO_PACKET_FIXED_LENGTH;
 80086c4:	4b15      	ldr	r3, [pc, #84]	@ (800871c <RadioSetTxGenericConfig+0x2e8>)
 80086c6:	2200      	movs	r2, #0
 80086c8:	755a      	strb	r2, [r3, #21]
        {
 80086ca:	e00b      	b.n	80086e4 <RadioSetTxGenericConfig+0x2b0>
        }
        else
        {
            SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) config->fsk.CrcLength;
 80086cc:	68bb      	ldr	r3, [r7, #8]
 80086ce:	7d5a      	ldrb	r2, [r3, #21]
 80086d0:	4b12      	ldr	r3, [pc, #72]	@ (800871c <RadioSetTxGenericConfig+0x2e8>)
 80086d2:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) config->fsk.Whitening;
 80086d4:	68bb      	ldr	r3, [r7, #8]
 80086d6:	7d9a      	ldrb	r2, [r3, #22]
 80086d8:	4b10      	ldr	r3, [pc, #64]	@ (800871c <RadioSetTxGenericConfig+0x2e8>)
 80086da:	761a      	strb	r2, [r3, #24]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) config->fsk.HeaderType;
 80086dc:	68bb      	ldr	r3, [r7, #8]
 80086de:	7d1a      	ldrb	r2, [r3, #20]
 80086e0:	4b0e      	ldr	r3, [pc, #56]	@ (800871c <RadioSetTxGenericConfig+0x2e8>)
 80086e2:	755a      	strb	r2, [r3, #21]
        }

        RadioStandby( );
 80086e4:	f7fe fff7 	bl	80076d6 <RadioStandby>
        RadioSetModem( MODEM_FSK );
 80086e8:	2000      	movs	r0, #0
 80086ea:	f7fe f98b 	bl	8006a04 <RadioSetModem>
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 80086ee:	480e      	ldr	r0, [pc, #56]	@ (8008728 <RadioSetTxGenericConfig+0x2f4>)
 80086f0:	f000 fdf4 	bl	80092dc <SUBGRF_SetModulationParams>
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 80086f4:	480d      	ldr	r0, [pc, #52]	@ (800872c <RadioSetTxGenericConfig+0x2f8>)
 80086f6:	f000 febf 	bl	8009478 <SUBGRF_SetPacketParams>
        SUBGRF_SetSyncWord( syncword );
 80086fa:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80086fe:	4618      	mov	r0, r3
 8008700:	f000 f97f 	bl	8008a02 <SUBGRF_SetSyncWord>
        SUBGRF_SetWhiteningSeed( config->fsk.whiteSeed );
 8008704:	68bb      	ldr	r3, [r7, #8]
 8008706:	8a1b      	ldrh	r3, [r3, #16]
 8008708:	4618      	mov	r0, r3
 800870a:	f000 f9c9 	bl	8008aa0 <SUBGRF_SetWhiteningSeed>
        SUBGRF_SetCrcPolynomial( config->fsk.CrcPolynomial );
 800870e:	68bb      	ldr	r3, [r7, #8]
 8008710:	899b      	ldrh	r3, [r3, #12]
 8008712:	4618      	mov	r0, r3
 8008714:	f000 f9a4 	bl	8008a60 <SUBGRF_SetCrcPolynomial>
        break;
 8008718:	e0a6      	b.n	8008868 <RadioSetTxGenericConfig+0x434>
 800871a:	bf00      	nop
 800871c:	200002bc 	.word	0x200002bc
 8008720:	200002b8 	.word	0x200002b8
 8008724:	20000318 	.word	0x20000318
 8008728:	200002f4 	.word	0x200002f4
 800872c:	200002ca 	.word	0x200002ca
    case GENERIC_LORA:
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 8008730:	4b59      	ldr	r3, [pc, #356]	@ (8008898 <RadioSetTxGenericConfig+0x464>)
 8008732:	2201      	movs	r2, #1
 8008734:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
        SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t ) config->lora.SpreadingFactor;
 8008738:	68bb      	ldr	r3, [r7, #8]
 800873a:	781a      	ldrb	r2, [r3, #0]
 800873c:	4b56      	ldr	r3, [pc, #344]	@ (8008898 <RadioSetTxGenericConfig+0x464>)
 800873e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        SubgRf.ModulationParams.Params.LoRa.Bandwidth = ( RadioLoRaBandwidths_t ) config->lora.Bandwidth;
 8008742:	68bb      	ldr	r3, [r7, #8]
 8008744:	785a      	ldrb	r2, [r3, #1]
 8008746:	4b54      	ldr	r3, [pc, #336]	@ (8008898 <RadioSetTxGenericConfig+0x464>)
 8008748:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        SubgRf.ModulationParams.Params.LoRa.CodingRate = ( RadioLoRaCodingRates_t ) config->lora.Coderate;
 800874c:	68bb      	ldr	r3, [r7, #8]
 800874e:	789a      	ldrb	r2, [r3, #2]
 8008750:	4b51      	ldr	r3, [pc, #324]	@ (8008898 <RadioSetTxGenericConfig+0x464>)
 8008752:	f883 2052 	strb.w	r2, [r3, #82]	@ 0x52
        switch( config->lora.LowDatarateOptimize )
 8008756:	68bb      	ldr	r3, [r7, #8]
 8008758:	78db      	ldrb	r3, [r3, #3]
 800875a:	2b02      	cmp	r3, #2
 800875c:	d010      	beq.n	8008780 <RadioSetTxGenericConfig+0x34c>
 800875e:	2b02      	cmp	r3, #2
 8008760:	dc20      	bgt.n	80087a4 <RadioSetTxGenericConfig+0x370>
 8008762:	2b00      	cmp	r3, #0
 8008764:	d002      	beq.n	800876c <RadioSetTxGenericConfig+0x338>
 8008766:	2b01      	cmp	r3, #1
 8008768:	d005      	beq.n	8008776 <RadioSetTxGenericConfig+0x342>
            {
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
            }
            break;
        default:
            break;
 800876a:	e01b      	b.n	80087a4 <RadioSetTxGenericConfig+0x370>
            SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 800876c:	4b4a      	ldr	r3, [pc, #296]	@ (8008898 <RadioSetTxGenericConfig+0x464>)
 800876e:	2200      	movs	r2, #0
 8008770:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            break;
 8008774:	e017      	b.n	80087a6 <RadioSetTxGenericConfig+0x372>
            SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 8008776:	4b48      	ldr	r3, [pc, #288]	@ (8008898 <RadioSetTxGenericConfig+0x464>)
 8008778:	2201      	movs	r2, #1
 800877a:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            break;
 800877e:	e012      	b.n	80087a6 <RadioSetTxGenericConfig+0x372>
            if( ( config->lora.SpreadingFactor == RADIO_LORA_SF11 ) || ( config->lora.SpreadingFactor == RADIO_LORA_SF12 ) )
 8008780:	68bb      	ldr	r3, [r7, #8]
 8008782:	781b      	ldrb	r3, [r3, #0]
 8008784:	2b0b      	cmp	r3, #11
 8008786:	d003      	beq.n	8008790 <RadioSetTxGenericConfig+0x35c>
 8008788:	68bb      	ldr	r3, [r7, #8]
 800878a:	781b      	ldrb	r3, [r3, #0]
 800878c:	2b0c      	cmp	r3, #12
 800878e:	d104      	bne.n	800879a <RadioSetTxGenericConfig+0x366>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 8008790:	4b41      	ldr	r3, [pc, #260]	@ (8008898 <RadioSetTxGenericConfig+0x464>)
 8008792:	2201      	movs	r2, #1
 8008794:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            break;
 8008798:	e005      	b.n	80087a6 <RadioSetTxGenericConfig+0x372>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 800879a:	4b3f      	ldr	r3, [pc, #252]	@ (8008898 <RadioSetTxGenericConfig+0x464>)
 800879c:	2200      	movs	r2, #0
 800879e:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            break;
 80087a2:	e000      	b.n	80087a6 <RadioSetTxGenericConfig+0x372>
            break;
 80087a4:	bf00      	nop
        }

        SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 80087a6:	4b3c      	ldr	r3, [pc, #240]	@ (8008898 <RadioSetTxGenericConfig+0x464>)
 80087a8:	2201      	movs	r2, #1
 80087aa:	739a      	strb	r2, [r3, #14]
        SubgRf.PacketParams.Params.LoRa.PreambleLength = config->lora.PreambleLen;
 80087ac:	68bb      	ldr	r3, [r7, #8]
 80087ae:	889a      	ldrh	r2, [r3, #4]
 80087b0:	4b39      	ldr	r3, [pc, #228]	@ (8008898 <RadioSetTxGenericConfig+0x464>)
 80087b2:	839a      	strh	r2, [r3, #28]
        SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t ) config->lora.LengthMode;
 80087b4:	68bb      	ldr	r3, [r7, #8]
 80087b6:	799a      	ldrb	r2, [r3, #6]
 80087b8:	4b37      	ldr	r3, [pc, #220]	@ (8008898 <RadioSetTxGenericConfig+0x464>)
 80087ba:	779a      	strb	r2, [r3, #30]
        SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t ) config->lora.CrcMode;
 80087bc:	68bb      	ldr	r3, [r7, #8]
 80087be:	79da      	ldrb	r2, [r3, #7]
 80087c0:	4b35      	ldr	r3, [pc, #212]	@ (8008898 <RadioSetTxGenericConfig+0x464>)
 80087c2:	f883 2020 	strb.w	r2, [r3, #32]
        SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t ) config->lora.IqInverted;
 80087c6:	68bb      	ldr	r3, [r7, #8]
 80087c8:	7a1a      	ldrb	r2, [r3, #8]
 80087ca:	4b33      	ldr	r3, [pc, #204]	@ (8008898 <RadioSetTxGenericConfig+0x464>)
 80087cc:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

        RadioStandby( );
 80087d0:	f7fe ff81 	bl	80076d6 <RadioStandby>
        RadioSetModem( MODEM_LORA );
 80087d4:	2001      	movs	r0, #1
 80087d6:	f7fe f915 	bl	8006a04 <RadioSetModem>
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 80087da:	4830      	ldr	r0, [pc, #192]	@ (800889c <RadioSetTxGenericConfig+0x468>)
 80087dc:	f000 fd7e 	bl	80092dc <SUBGRF_SetModulationParams>
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 80087e0:	482f      	ldr	r0, [pc, #188]	@ (80088a0 <RadioSetTxGenericConfig+0x46c>)
 80087e2:	f000 fe49 	bl	8009478 <SUBGRF_SetPacketParams>

        /* WORKAROUND - Modulation Quality with 500 kHz LoRa Bandwidth, see STM32WL Erratasheet */
        if( SubgRf.ModulationParams.Params.LoRa.Bandwidth == LORA_BW_500 )
 80087e6:	4b2c      	ldr	r3, [pc, #176]	@ (8008898 <RadioSetTxGenericConfig+0x464>)
 80087e8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80087ec:	2b06      	cmp	r3, #6
 80087ee:	d10d      	bne.n	800880c <RadioSetTxGenericConfig+0x3d8>
        {
            // RegTxModulation = @address 0x0889
            SUBGRF_WriteRegister( SUBGHZ_SDCFG0R, SUBGRF_ReadRegister( SUBGHZ_SDCFG0R ) & ~( 1 << 2 ) );
 80087f0:	f640 0089 	movw	r0, #2185	@ 0x889
 80087f4:	f000 ffa8 	bl	8009748 <SUBGRF_ReadRegister>
 80087f8:	4603      	mov	r3, r0
 80087fa:	f023 0304 	bic.w	r3, r3, #4
 80087fe:	b2db      	uxtb	r3, r3
 8008800:	4619      	mov	r1, r3
 8008802:	f640 0089 	movw	r0, #2185	@ 0x889
 8008806:	f000 ff7d 	bl	8009704 <SUBGRF_WriteRegister>
        {
            // RegTxModulation = @address 0x0889
            SUBGRF_WriteRegister( SUBGHZ_SDCFG0R, SUBGRF_ReadRegister( SUBGHZ_SDCFG0R ) | ( 1 << 2 ) );
        }
        /* WORKAROUND END */
        break;
 800880a:	e02d      	b.n	8008868 <RadioSetTxGenericConfig+0x434>
            SUBGRF_WriteRegister( SUBGHZ_SDCFG0R, SUBGRF_ReadRegister( SUBGHZ_SDCFG0R ) | ( 1 << 2 ) );
 800880c:	f640 0089 	movw	r0, #2185	@ 0x889
 8008810:	f000 ff9a 	bl	8009748 <SUBGRF_ReadRegister>
 8008814:	4603      	mov	r3, r0
 8008816:	f043 0304 	orr.w	r3, r3, #4
 800881a:	b2db      	uxtb	r3, r3
 800881c:	4619      	mov	r1, r3
 800881e:	f640 0089 	movw	r0, #2185	@ 0x889
 8008822:	f000 ff6f 	bl	8009704 <SUBGRF_WriteRegister>
        break;
 8008826:	e01f      	b.n	8008868 <RadioSetTxGenericConfig+0x434>
    case GENERIC_BPSK:
        if( ( config->bpsk.BitRate == 0 ) || ( config->bpsk.BitRate > 1000 ) )
 8008828:	68bb      	ldr	r3, [r7, #8]
 800882a:	681b      	ldr	r3, [r3, #0]
 800882c:	2b00      	cmp	r3, #0
 800882e:	d004      	beq.n	800883a <RadioSetTxGenericConfig+0x406>
 8008830:	68bb      	ldr	r3, [r7, #8]
 8008832:	681b      	ldr	r3, [r3, #0]
 8008834:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8008838:	d902      	bls.n	8008840 <RadioSetTxGenericConfig+0x40c>
        {
            return -1;
 800883a:	f04f 33ff 	mov.w	r3, #4294967295
 800883e:	e027      	b.n	8008890 <RadioSetTxGenericConfig+0x45c>
        }
        RadioSetModem( MODEM_BPSK );
 8008840:	2003      	movs	r0, #3
 8008842:	f7fe f8df 	bl	8006a04 <RadioSetModem>
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_BPSK;
 8008846:	4b14      	ldr	r3, [pc, #80]	@ (8008898 <RadioSetTxGenericConfig+0x464>)
 8008848:	2202      	movs	r2, #2
 800884a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
        SubgRf.ModulationParams.Params.Bpsk.BitRate = config->bpsk.BitRate;
 800884e:	68bb      	ldr	r3, [r7, #8]
 8008850:	681b      	ldr	r3, [r3, #0]
 8008852:	4a11      	ldr	r2, [pc, #68]	@ (8008898 <RadioSetTxGenericConfig+0x464>)
 8008854:	6493      	str	r3, [r2, #72]	@ 0x48
        SubgRf.ModulationParams.Params.Bpsk.ModulationShaping = MOD_SHAPING_DBPSK;
 8008856:	4b10      	ldr	r3, [pc, #64]	@ (8008898 <RadioSetTxGenericConfig+0x464>)
 8008858:	2216      	movs	r2, #22
 800885a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 800885e:	480f      	ldr	r0, [pc, #60]	@ (800889c <RadioSetTxGenericConfig+0x468>)
 8008860:	f000 fd3c 	bl	80092dc <SUBGRF_SetModulationParams>
        break;
 8008864:	e000      	b.n	8008868 <RadioSetTxGenericConfig+0x434>
    default:
        break;
 8008866:	bf00      	nop
    }

    SubgRf.AntSwitchPaSelect = SUBGRF_SetRfTxPower( power );
 8008868:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800886c:	4618      	mov	r0, r3
 800886e:	f001 f87f 	bl	8009970 <SUBGRF_SetRfTxPower>
 8008872:	4603      	mov	r3, r0
 8008874:	461a      	mov	r2, r3
 8008876:	4b08      	ldr	r3, [pc, #32]	@ (8008898 <RadioSetTxGenericConfig+0x464>)
 8008878:	f883 2056 	strb.w	r2, [r3, #86]	@ 0x56
    RFW_SetAntSwitch( SubgRf.AntSwitchPaSelect );
 800887c:	4b06      	ldr	r3, [pc, #24]	@ (8008898 <RadioSetTxGenericConfig+0x464>)
 800887e:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 8008882:	4618      	mov	r0, r3
 8008884:	f001 fa53 	bl	8009d2e <RFW_SetAntSwitch>
    SubgRf.TxTimeout = timeout;
 8008888:	4a03      	ldr	r2, [pc, #12]	@ (8008898 <RadioSetTxGenericConfig+0x464>)
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	6053      	str	r3, [r2, #4]
    return 0;
 800888e:	2300      	movs	r3, #0
#else /* RADIO_GENERIC_CONFIG_ENABLE == 1*/
    return -1;
#endif /* RADIO_GENERIC_CONFIG_ENABLE == 0*/
}
 8008890:	4618      	mov	r0, r3
 8008892:	3738      	adds	r7, #56	@ 0x38
 8008894:	46bd      	mov	sp, r7
 8008896:	bd80      	pop	{r7, pc}
 8008898:	200002bc 	.word	0x200002bc
 800889c:	200002f4 	.word	0x200002f4
 80088a0:	200002ca 	.word	0x200002ca

080088a4 <RadioLrFhssSetCfg>:
    return ( prbs31_val - 1 ) % ( max );
}
#endif /* RADIO_LR_FHSS_IS_ON == 1 */

static radio_status_t RadioLrFhssSetCfg( const radio_lr_fhss_cfg_params_t *cfg_params )
{
 80088a4:	b480      	push	{r7}
 80088a6:	b085      	sub	sp, #20
 80088a8:	af00      	add	r7, sp, #0
 80088aa:	6078      	str	r0, [r7, #4]
    radio_status_t status = RADIO_STATUS_UNSUPPORTED_FEATURE;
 80088ac:	2301      	movs	r3, #1
 80088ae:	73fb      	strb	r3, [r7, #15]
    {
        return status;
    }
    SubgRf.lr_fhss.is_lr_fhss_on = true;
#endif /* RADIO_LR_FHSS_IS_ON == 1 */
    return  status;
 80088b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80088b2:	4618      	mov	r0, r3
 80088b4:	3714      	adds	r7, #20
 80088b6:	46bd      	mov	sp, r7
 80088b8:	bc80      	pop	{r7}
 80088ba:	4770      	bx	lr

080088bc <RadioLrFhssGetTimeOnAirInMs>:

static radio_status_t RadioLrFhssGetTimeOnAirInMs( const radio_lr_fhss_time_on_air_params_t *params,
                                                    uint32_t *time_on_air_in_ms )
{
 80088bc:	b480      	push	{r7}
 80088be:	b083      	sub	sp, #12
 80088c0:	af00      	add	r7, sp, #0
 80088c2:	6078      	str	r0, [r7, #4]
 80088c4:	6039      	str	r1, [r7, #0]
    *time_on_air_in_ms = lr_fhss_get_time_on_air_in_ms( &params->radio_lr_fhss_params.lr_fhss_params,
                                                        params->pld_len_in_bytes );

    return RADIO_STATUS_OK;
#else
    return RADIO_STATUS_UNSUPPORTED_FEATURE;
 80088c6:	2301      	movs	r3, #1
#endif /* RADIO_LR_FHSS_IS_ON */
 80088c8:	4618      	mov	r0, r3
 80088ca:	370c      	adds	r7, #12
 80088cc:	46bd      	mov	sp, r7
 80088ce:	bc80      	pop	{r7}
 80088d0:	4770      	bx	lr
	...

080088d4 <SUBGRF_Init>:
 */
static DioIrqHandler RadioOnDioIrqCb;

/* Exported functions ---------------------------------------------------------*/
void SUBGRF_Init( DioIrqHandler dioIrq )
{
 80088d4:	b580      	push	{r7, lr}
 80088d6:	b084      	sub	sp, #16
 80088d8:	af00      	add	r7, sp, #0
 80088da:	6078      	str	r0, [r7, #4]
    if ( dioIrq != NULL)
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	2b00      	cmp	r3, #0
 80088e0:	d002      	beq.n	80088e8 <SUBGRF_Init+0x14>
    {
        RadioOnDioIrqCb = dioIrq;
 80088e2:	4a1d      	ldr	r2, [pc, #116]	@ (8008958 <SUBGRF_Init+0x84>)
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	6013      	str	r3, [r2, #0]
    }

    RADIO_INIT();
 80088e8:	f7f8 f8ec 	bl	8000ac4 <MX_SUBGHZ_Init>

    /* set default SMPS current drive to default*/
    Radio_SMPS_Set(SMPS_DRIVE_SETTING_DEFAULT);
 80088ec:	2002      	movs	r0, #2
 80088ee:	f001 f91b 	bl	8009b28 <Radio_SMPS_Set>

    ImageCalibrated = false;
 80088f2:	4b1a      	ldr	r3, [pc, #104]	@ (800895c <SUBGRF_Init+0x88>)
 80088f4:	2200      	movs	r2, #0
 80088f6:	701a      	strb	r2, [r3, #0]

    SUBGRF_SetStandby( STDBY_RC );
 80088f8:	2000      	movs	r0, #0
 80088fa:	f000 f97f 	bl	8008bfc <SUBGRF_SetStandby>

    // Initialize TCXO control
    if (1U == RBI_IsTCXO() )
 80088fe:	f001 fa70 	bl	8009de2 <RBI_IsTCXO>
 8008902:	4603      	mov	r3, r0
 8008904:	2b01      	cmp	r3, #1
 8008906:	d10e      	bne.n	8008926 <SUBGRF_Init+0x52>
    {
        SUBGRF_SetTcxoMode( TCXO_CTRL_VOLTAGE, RF_WAKEUP_TIME << 6 );// 100 ms
 8008908:	2140      	movs	r1, #64	@ 0x40
 800890a:	2001      	movs	r0, #1
 800890c:	f000 fb8a 	bl	8009024 <SUBGRF_SetTcxoMode>
        SUBGRF_WriteRegister( REG_XTA_TRIM, 0x00 );
 8008910:	2100      	movs	r1, #0
 8008912:	f640 1011 	movw	r0, #2321	@ 0x911
 8008916:	f000 fef5 	bl	8009704 <SUBGRF_WriteRegister>

        /*enable calibration for cut1.1 and later*/
        CalibrationParams_t calibParam;
        calibParam.Value = 0x7F;
 800891a:	237f      	movs	r3, #127	@ 0x7f
 800891c:	733b      	strb	r3, [r7, #12]
        SUBGRF_Calibrate( calibParam );
 800891e:	7b38      	ldrb	r0, [r7, #12]
 8008920:	f000 fa8d 	bl	8008e3e <SUBGRF_Calibrate>
 8008924:	e009      	b.n	800893a <SUBGRF_Init+0x66>
    }
    else
    {
        SUBGRF_WriteRegister( REG_XTA_TRIM, XTAL_DEFAULT_CAP_VALUE );
 8008926:	2120      	movs	r1, #32
 8008928:	f640 1011 	movw	r0, #2321	@ 0x911
 800892c:	f000 feea 	bl	8009704 <SUBGRF_WriteRegister>
        SUBGRF_WriteRegister( REG_XTB_TRIM, XTAL_DEFAULT_CAP_VALUE );
 8008930:	2120      	movs	r1, #32
 8008932:	f640 1012 	movw	r0, #2322	@ 0x912
 8008936:	f000 fee5 	bl	8009704 <SUBGRF_WriteRegister>
    }

    /* WORKAROUND - Trimming the output voltage power_ldo to 3.3V */
    SUBGRF_WriteRegister(REG_DRV_CTRL, 0x7 << 1);
 800893a:	210e      	movs	r1, #14
 800893c:	f640 101f 	movw	r0, #2335	@ 0x91f
 8008940:	f000 fee0 	bl	8009704 <SUBGRF_WriteRegister>

    /* Init RF Switch */
    RBI_Init();
 8008944:	f001 fa31 	bl	8009daa <RBI_Init>

    OperatingMode = MODE_STDBY_RC;
 8008948:	4b05      	ldr	r3, [pc, #20]	@ (8008960 <SUBGRF_Init+0x8c>)
 800894a:	2201      	movs	r2, #1
 800894c:	701a      	strb	r2, [r3, #0]
}
 800894e:	bf00      	nop
 8008950:	3710      	adds	r7, #16
 8008952:	46bd      	mov	sp, r7
 8008954:	bd80      	pop	{r7, pc}
 8008956:	bf00      	nop
 8008958:	20000354 	.word	0x20000354
 800895c:	20000350 	.word	0x20000350
 8008960:	20000348 	.word	0x20000348

08008964 <SUBGRF_GetOperatingMode>:

RadioOperatingModes_t SUBGRF_GetOperatingMode( void )
{
 8008964:	b480      	push	{r7}
 8008966:	af00      	add	r7, sp, #0
    return OperatingMode;
 8008968:	4b02      	ldr	r3, [pc, #8]	@ (8008974 <SUBGRF_GetOperatingMode+0x10>)
 800896a:	781b      	ldrb	r3, [r3, #0]
}
 800896c:	4618      	mov	r0, r3
 800896e:	46bd      	mov	sp, r7
 8008970:	bc80      	pop	{r7}
 8008972:	4770      	bx	lr
 8008974:	20000348 	.word	0x20000348

08008978 <SUBGRF_SetPayload>:

void SUBGRF_SetPayload( uint8_t *payload, uint8_t size )
{
 8008978:	b580      	push	{r7, lr}
 800897a:	b082      	sub	sp, #8
 800897c:	af00      	add	r7, sp, #0
 800897e:	6078      	str	r0, [r7, #4]
 8008980:	460b      	mov	r3, r1
 8008982:	70fb      	strb	r3, [r7, #3]
    SUBGRF_WriteBuffer( 0x00, payload, size );
 8008984:	78fb      	ldrb	r3, [r7, #3]
 8008986:	461a      	mov	r2, r3
 8008988:	6879      	ldr	r1, [r7, #4]
 800898a:	2000      	movs	r0, #0
 800898c:	f000 ff40 	bl	8009810 <SUBGRF_WriteBuffer>
}
 8008990:	bf00      	nop
 8008992:	3708      	adds	r7, #8
 8008994:	46bd      	mov	sp, r7
 8008996:	bd80      	pop	{r7, pc}

08008998 <SUBGRF_GetPayload>:

uint8_t SUBGRF_GetPayload( uint8_t *buffer, uint8_t *size,  uint8_t maxSize )
{
 8008998:	b580      	push	{r7, lr}
 800899a:	b086      	sub	sp, #24
 800899c:	af00      	add	r7, sp, #0
 800899e:	60f8      	str	r0, [r7, #12]
 80089a0:	60b9      	str	r1, [r7, #8]
 80089a2:	4613      	mov	r3, r2
 80089a4:	71fb      	strb	r3, [r7, #7]
    uint8_t offset = 0;
 80089a6:	2300      	movs	r3, #0
 80089a8:	75fb      	strb	r3, [r7, #23]

    SUBGRF_GetRxBufferStatus( size, &offset );
 80089aa:	f107 0317 	add.w	r3, r7, #23
 80089ae:	4619      	mov	r1, r3
 80089b0:	68b8      	ldr	r0, [r7, #8]
 80089b2:	f000 fe29 	bl	8009608 <SUBGRF_GetRxBufferStatus>
    if( *size > maxSize )
 80089b6:	68bb      	ldr	r3, [r7, #8]
 80089b8:	781b      	ldrb	r3, [r3, #0]
 80089ba:	79fa      	ldrb	r2, [r7, #7]
 80089bc:	429a      	cmp	r2, r3
 80089be:	d201      	bcs.n	80089c4 <SUBGRF_GetPayload+0x2c>
    {
        return 1;
 80089c0:	2301      	movs	r3, #1
 80089c2:	e007      	b.n	80089d4 <SUBGRF_GetPayload+0x3c>
    }
    SUBGRF_ReadBuffer( offset, buffer, *size );
 80089c4:	7df8      	ldrb	r0, [r7, #23]
 80089c6:	68bb      	ldr	r3, [r7, #8]
 80089c8:	781b      	ldrb	r3, [r3, #0]
 80089ca:	461a      	mov	r2, r3
 80089cc:	68f9      	ldr	r1, [r7, #12]
 80089ce:	f000 ff41 	bl	8009854 <SUBGRF_ReadBuffer>

    return 0;
 80089d2:	2300      	movs	r3, #0
}
 80089d4:	4618      	mov	r0, r3
 80089d6:	3718      	adds	r7, #24
 80089d8:	46bd      	mov	sp, r7
 80089da:	bd80      	pop	{r7, pc}

080089dc <SUBGRF_SendPayload>:

void SUBGRF_SendPayload( uint8_t *payload, uint8_t size, uint32_t timeout)
{
 80089dc:	b580      	push	{r7, lr}
 80089de:	b084      	sub	sp, #16
 80089e0:	af00      	add	r7, sp, #0
 80089e2:	60f8      	str	r0, [r7, #12]
 80089e4:	460b      	mov	r3, r1
 80089e6:	607a      	str	r2, [r7, #4]
 80089e8:	72fb      	strb	r3, [r7, #11]
    SUBGRF_SetPayload( payload, size );
 80089ea:	7afb      	ldrb	r3, [r7, #11]
 80089ec:	4619      	mov	r1, r3
 80089ee:	68f8      	ldr	r0, [r7, #12]
 80089f0:	f7ff ffc2 	bl	8008978 <SUBGRF_SetPayload>
    SUBGRF_SetTx( timeout );
 80089f4:	6878      	ldr	r0, [r7, #4]
 80089f6:	f000 f91d 	bl	8008c34 <SUBGRF_SetTx>
}
 80089fa:	bf00      	nop
 80089fc:	3710      	adds	r7, #16
 80089fe:	46bd      	mov	sp, r7
 8008a00:	bd80      	pop	{r7, pc}

08008a02 <SUBGRF_SetSyncWord>:

uint8_t SUBGRF_SetSyncWord( uint8_t *syncWord )
{
 8008a02:	b580      	push	{r7, lr}
 8008a04:	b082      	sub	sp, #8
 8008a06:	af00      	add	r7, sp, #0
 8008a08:	6078      	str	r0, [r7, #4]
    SUBGRF_WriteRegisters( REG_LR_SYNCWORDBASEADDRESS, syncWord, 8 );
 8008a0a:	2208      	movs	r2, #8
 8008a0c:	6879      	ldr	r1, [r7, #4]
 8008a0e:	f44f 60d8 	mov.w	r0, #1728	@ 0x6c0
 8008a12:	f000 feb9 	bl	8009788 <SUBGRF_WriteRegisters>
    return 0;
 8008a16:	2300      	movs	r3, #0
}
 8008a18:	4618      	mov	r0, r3
 8008a1a:	3708      	adds	r7, #8
 8008a1c:	46bd      	mov	sp, r7
 8008a1e:	bd80      	pop	{r7, pc}

08008a20 <SUBGRF_SetCrcSeed>:

void SUBGRF_SetCrcSeed( uint16_t seed )
{
 8008a20:	b580      	push	{r7, lr}
 8008a22:	b084      	sub	sp, #16
 8008a24:	af00      	add	r7, sp, #0
 8008a26:	4603      	mov	r3, r0
 8008a28:	80fb      	strh	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = ( uint8_t )( ( seed >> 8 ) & 0xFF );
 8008a2a:	88fb      	ldrh	r3, [r7, #6]
 8008a2c:	0a1b      	lsrs	r3, r3, #8
 8008a2e:	b29b      	uxth	r3, r3
 8008a30:	b2db      	uxtb	r3, r3
 8008a32:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( seed & 0xFF );
 8008a34:	88fb      	ldrh	r3, [r7, #6]
 8008a36:	b2db      	uxtb	r3, r3
 8008a38:	737b      	strb	r3, [r7, #13]

    switch( SUBGRF_GetPacketType( ) )
 8008a3a:	f000 fb77 	bl	800912c <SUBGRF_GetPacketType>
 8008a3e:	4603      	mov	r3, r0
 8008a40:	2b00      	cmp	r3, #0
 8008a42:	d108      	bne.n	8008a56 <SUBGRF_SetCrcSeed+0x36>
    {
        case PACKET_TYPE_GFSK:
            SUBGRF_WriteRegisters( REG_LR_CRCSEEDBASEADDR, buf, 2 );
 8008a44:	f107 030c 	add.w	r3, r7, #12
 8008a48:	2202      	movs	r2, #2
 8008a4a:	4619      	mov	r1, r3
 8008a4c:	f240 60bc 	movw	r0, #1724	@ 0x6bc
 8008a50:	f000 fe9a 	bl	8009788 <SUBGRF_WriteRegisters>
            break;
 8008a54:	e000      	b.n	8008a58 <SUBGRF_SetCrcSeed+0x38>

        default:
            break;
 8008a56:	bf00      	nop
    }
}
 8008a58:	bf00      	nop
 8008a5a:	3710      	adds	r7, #16
 8008a5c:	46bd      	mov	sp, r7
 8008a5e:	bd80      	pop	{r7, pc}

08008a60 <SUBGRF_SetCrcPolynomial>:

void SUBGRF_SetCrcPolynomial( uint16_t polynomial )
{
 8008a60:	b580      	push	{r7, lr}
 8008a62:	b084      	sub	sp, #16
 8008a64:	af00      	add	r7, sp, #0
 8008a66:	4603      	mov	r3, r0
 8008a68:	80fb      	strh	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = ( uint8_t )( ( polynomial >> 8 ) & 0xFF );
 8008a6a:	88fb      	ldrh	r3, [r7, #6]
 8008a6c:	0a1b      	lsrs	r3, r3, #8
 8008a6e:	b29b      	uxth	r3, r3
 8008a70:	b2db      	uxtb	r3, r3
 8008a72:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( polynomial & 0xFF );
 8008a74:	88fb      	ldrh	r3, [r7, #6]
 8008a76:	b2db      	uxtb	r3, r3
 8008a78:	737b      	strb	r3, [r7, #13]

    switch( SUBGRF_GetPacketType( ) )
 8008a7a:	f000 fb57 	bl	800912c <SUBGRF_GetPacketType>
 8008a7e:	4603      	mov	r3, r0
 8008a80:	2b00      	cmp	r3, #0
 8008a82:	d108      	bne.n	8008a96 <SUBGRF_SetCrcPolynomial+0x36>
    {
        case PACKET_TYPE_GFSK:
            SUBGRF_WriteRegisters( REG_LR_CRCPOLYBASEADDR, buf, 2 );
 8008a84:	f107 030c 	add.w	r3, r7, #12
 8008a88:	2202      	movs	r2, #2
 8008a8a:	4619      	mov	r1, r3
 8008a8c:	f240 60be 	movw	r0, #1726	@ 0x6be
 8008a90:	f000 fe7a 	bl	8009788 <SUBGRF_WriteRegisters>
            break;
 8008a94:	e000      	b.n	8008a98 <SUBGRF_SetCrcPolynomial+0x38>

        default:
            break;
 8008a96:	bf00      	nop
    }
}
 8008a98:	bf00      	nop
 8008a9a:	3710      	adds	r7, #16
 8008a9c:	46bd      	mov	sp, r7
 8008a9e:	bd80      	pop	{r7, pc}

08008aa0 <SUBGRF_SetWhiteningSeed>:

void SUBGRF_SetWhiteningSeed( uint16_t seed )
{
 8008aa0:	b580      	push	{r7, lr}
 8008aa2:	b084      	sub	sp, #16
 8008aa4:	af00      	add	r7, sp, #0
 8008aa6:	4603      	mov	r3, r0
 8008aa8:	80fb      	strh	r3, [r7, #6]
    uint8_t regValue = 0;
 8008aaa:	2300      	movs	r3, #0
 8008aac:	73fb      	strb	r3, [r7, #15]

    switch( SUBGRF_GetPacketType( ) )
 8008aae:	f000 fb3d 	bl	800912c <SUBGRF_GetPacketType>
 8008ab2:	4603      	mov	r3, r0
 8008ab4:	2b00      	cmp	r3, #0
 8008ab6:	d121      	bne.n	8008afc <SUBGRF_SetWhiteningSeed+0x5c>
    {
        case PACKET_TYPE_GFSK:
            regValue = SUBGRF_ReadRegister( REG_LR_WHITSEEDBASEADDR_MSB ) & 0xFE;
 8008ab8:	f44f 60d7 	mov.w	r0, #1720	@ 0x6b8
 8008abc:	f000 fe44 	bl	8009748 <SUBGRF_ReadRegister>
 8008ac0:	4603      	mov	r3, r0
 8008ac2:	f023 0301 	bic.w	r3, r3, #1
 8008ac6:	73fb      	strb	r3, [r7, #15]
            regValue = ( ( seed >> 8 ) & 0x01 ) | regValue;
 8008ac8:	88fb      	ldrh	r3, [r7, #6]
 8008aca:	0a1b      	lsrs	r3, r3, #8
 8008acc:	b29b      	uxth	r3, r3
 8008ace:	b25b      	sxtb	r3, r3
 8008ad0:	f003 0301 	and.w	r3, r3, #1
 8008ad4:	b25a      	sxtb	r2, r3
 8008ad6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008ada:	4313      	orrs	r3, r2
 8008adc:	b25b      	sxtb	r3, r3
 8008ade:	73fb      	strb	r3, [r7, #15]
            SUBGRF_WriteRegister( REG_LR_WHITSEEDBASEADDR_MSB, regValue ); // only 1 bit.
 8008ae0:	7bfb      	ldrb	r3, [r7, #15]
 8008ae2:	4619      	mov	r1, r3
 8008ae4:	f44f 60d7 	mov.w	r0, #1720	@ 0x6b8
 8008ae8:	f000 fe0c 	bl	8009704 <SUBGRF_WriteRegister>
            SUBGRF_WriteRegister( REG_LR_WHITSEEDBASEADDR_LSB, (uint8_t)seed );
 8008aec:	88fb      	ldrh	r3, [r7, #6]
 8008aee:	b2db      	uxtb	r3, r3
 8008af0:	4619      	mov	r1, r3
 8008af2:	f240 60b9 	movw	r0, #1721	@ 0x6b9
 8008af6:	f000 fe05 	bl	8009704 <SUBGRF_WriteRegister>
            break;
 8008afa:	e000      	b.n	8008afe <SUBGRF_SetWhiteningSeed+0x5e>

        default:
            break;
 8008afc:	bf00      	nop
    }
}
 8008afe:	bf00      	nop
 8008b00:	3710      	adds	r7, #16
 8008b02:	46bd      	mov	sp, r7
 8008b04:	bd80      	pop	{r7, pc}

08008b06 <SUBGRF_GetRandom>:

uint32_t SUBGRF_GetRandom( void )
{
 8008b06:	b580      	push	{r7, lr}
 8008b08:	b082      	sub	sp, #8
 8008b0a:	af00      	add	r7, sp, #0
    uint32_t number = 0;
 8008b0c:	2300      	movs	r3, #0
 8008b0e:	603b      	str	r3, [r7, #0]
    uint8_t regAnaLna = 0;
 8008b10:	2300      	movs	r3, #0
 8008b12:	71fb      	strb	r3, [r7, #7]
    uint8_t regAnaMixer = 0;
 8008b14:	2300      	movs	r3, #0
 8008b16:	71bb      	strb	r3, [r7, #6]

    regAnaLna = SUBGRF_ReadRegister( REG_ANA_LNA );
 8008b18:	f640 00e2 	movw	r0, #2274	@ 0x8e2
 8008b1c:	f000 fe14 	bl	8009748 <SUBGRF_ReadRegister>
 8008b20:	4603      	mov	r3, r0
 8008b22:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteRegister( REG_ANA_LNA, regAnaLna & ~( 1 << 0 ) );
 8008b24:	79fb      	ldrb	r3, [r7, #7]
 8008b26:	f023 0301 	bic.w	r3, r3, #1
 8008b2a:	b2db      	uxtb	r3, r3
 8008b2c:	4619      	mov	r1, r3
 8008b2e:	f640 00e2 	movw	r0, #2274	@ 0x8e2
 8008b32:	f000 fde7 	bl	8009704 <SUBGRF_WriteRegister>

    regAnaMixer = SUBGRF_ReadRegister( REG_ANA_MIXER );
 8008b36:	f640 00e5 	movw	r0, #2277	@ 0x8e5
 8008b3a:	f000 fe05 	bl	8009748 <SUBGRF_ReadRegister>
 8008b3e:	4603      	mov	r3, r0
 8008b40:	71bb      	strb	r3, [r7, #6]
    SUBGRF_WriteRegister( REG_ANA_MIXER, regAnaMixer & ~( 1 << 7 ) );
 8008b42:	79bb      	ldrb	r3, [r7, #6]
 8008b44:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008b48:	b2db      	uxtb	r3, r3
 8008b4a:	4619      	mov	r1, r3
 8008b4c:	f640 00e5 	movw	r0, #2277	@ 0x8e5
 8008b50:	f000 fdd8 	bl	8009704 <SUBGRF_WriteRegister>

    // Set radio in continuous reception
    SUBGRF_SetRx( 0xFFFFFF ); // Rx Continuous
 8008b54:	f06f 407f 	mvn.w	r0, #4278190080	@ 0xff000000
 8008b58:	f000 f88c 	bl	8008c74 <SUBGRF_SetRx>

    SUBGRF_ReadRegisters( RANDOM_NUMBER_GENERATORBASEADDR, ( uint8_t* )&number, 4 );
 8008b5c:	463b      	mov	r3, r7
 8008b5e:	2204      	movs	r2, #4
 8008b60:	4619      	mov	r1, r3
 8008b62:	f640 0019 	movw	r0, #2073	@ 0x819
 8008b66:	f000 fe31 	bl	80097cc <SUBGRF_ReadRegisters>

    SUBGRF_SetStandby( STDBY_RC );
 8008b6a:	2000      	movs	r0, #0
 8008b6c:	f000 f846 	bl	8008bfc <SUBGRF_SetStandby>

    SUBGRF_WriteRegister( REG_ANA_LNA, regAnaLna );
 8008b70:	79fb      	ldrb	r3, [r7, #7]
 8008b72:	4619      	mov	r1, r3
 8008b74:	f640 00e2 	movw	r0, #2274	@ 0x8e2
 8008b78:	f000 fdc4 	bl	8009704 <SUBGRF_WriteRegister>
    SUBGRF_WriteRegister( REG_ANA_MIXER, regAnaMixer );
 8008b7c:	79bb      	ldrb	r3, [r7, #6]
 8008b7e:	4619      	mov	r1, r3
 8008b80:	f640 00e5 	movw	r0, #2277	@ 0x8e5
 8008b84:	f000 fdbe 	bl	8009704 <SUBGRF_WriteRegister>

    return number;
 8008b88:	683b      	ldr	r3, [r7, #0]
}
 8008b8a:	4618      	mov	r0, r3
 8008b8c:	3708      	adds	r7, #8
 8008b8e:	46bd      	mov	sp, r7
 8008b90:	bd80      	pop	{r7, pc}
	...

08008b94 <SUBGRF_SetSleep>:

void SUBGRF_SetSleep( SleepParams_t sleepConfig )
{
 8008b94:	b580      	push	{r7, lr}
 8008b96:	b084      	sub	sp, #16
 8008b98:	af00      	add	r7, sp, #0
 8008b9a:	7138      	strb	r0, [r7, #4]
    /* switch the antenna OFF by SW */
    RBI_ConfigRFSwitch(RBI_SWITCH_OFF);
 8008b9c:	2000      	movs	r0, #0
 8008b9e:	f001 f90b 	bl	8009db8 <RBI_ConfigRFSwitch>

    Radio_SMPS_Set(SMPS_DRIVE_SETTING_DEFAULT);
 8008ba2:	2002      	movs	r0, #2
 8008ba4:	f000 ffc0 	bl	8009b28 <Radio_SMPS_Set>

    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 8008ba8:	793b      	ldrb	r3, [r7, #4]
 8008baa:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8008bae:	b2db      	uxtb	r3, r3
 8008bb0:	b25b      	sxtb	r3, r3
 8008bb2:	009b      	lsls	r3, r3, #2
 8008bb4:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )sleepConfig.Fields.Reset << 1 ) |
 8008bb6:	793b      	ldrb	r3, [r7, #4]
 8008bb8:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8008bbc:	b2db      	uxtb	r3, r3
    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 8008bbe:	b25b      	sxtb	r3, r3
 8008bc0:	005b      	lsls	r3, r3, #1
 8008bc2:	b25b      	sxtb	r3, r3
 8008bc4:	4313      	orrs	r3, r2
 8008bc6:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )sleepConfig.Fields.WakeUpRTC ) );
 8008bc8:	793b      	ldrb	r3, [r7, #4]
 8008bca:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8008bce:	b2db      	uxtb	r3, r3
 8008bd0:	b25b      	sxtb	r3, r3
                      ( ( uint8_t )sleepConfig.Fields.Reset << 1 ) |
 8008bd2:	4313      	orrs	r3, r2
 8008bd4:	b25b      	sxtb	r3, r3
 8008bd6:	b2db      	uxtb	r3, r3
    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 8008bd8:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteCommand( RADIO_SET_SLEEP, &value, 1 );
 8008bda:	f107 030f 	add.w	r3, r7, #15
 8008bde:	2201      	movs	r2, #1
 8008be0:	4619      	mov	r1, r3
 8008be2:	2084      	movs	r0, #132	@ 0x84
 8008be4:	f000 fe58 	bl	8009898 <SUBGRF_WriteCommand>
    OperatingMode = MODE_SLEEP;
 8008be8:	4b03      	ldr	r3, [pc, #12]	@ (8008bf8 <SUBGRF_SetSleep+0x64>)
 8008bea:	2200      	movs	r2, #0
 8008bec:	701a      	strb	r2, [r3, #0]
}
 8008bee:	bf00      	nop
 8008bf0:	3710      	adds	r7, #16
 8008bf2:	46bd      	mov	sp, r7
 8008bf4:	bd80      	pop	{r7, pc}
 8008bf6:	bf00      	nop
 8008bf8:	20000348 	.word	0x20000348

08008bfc <SUBGRF_SetStandby>:

void SUBGRF_SetStandby( RadioStandbyModes_t standbyConfig )
{
 8008bfc:	b580      	push	{r7, lr}
 8008bfe:	b082      	sub	sp, #8
 8008c00:	af00      	add	r7, sp, #0
 8008c02:	4603      	mov	r3, r0
 8008c04:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteCommand( RADIO_SET_STANDBY, ( uint8_t* )&standbyConfig, 1 );
 8008c06:	1dfb      	adds	r3, r7, #7
 8008c08:	2201      	movs	r2, #1
 8008c0a:	4619      	mov	r1, r3
 8008c0c:	2080      	movs	r0, #128	@ 0x80
 8008c0e:	f000 fe43 	bl	8009898 <SUBGRF_WriteCommand>
    if( standbyConfig == STDBY_RC )
 8008c12:	79fb      	ldrb	r3, [r7, #7]
 8008c14:	2b00      	cmp	r3, #0
 8008c16:	d103      	bne.n	8008c20 <SUBGRF_SetStandby+0x24>
    {
        OperatingMode = MODE_STDBY_RC;
 8008c18:	4b05      	ldr	r3, [pc, #20]	@ (8008c30 <SUBGRF_SetStandby+0x34>)
 8008c1a:	2201      	movs	r2, #1
 8008c1c:	701a      	strb	r2, [r3, #0]
    }
    else
    {
        OperatingMode = MODE_STDBY_XOSC;
    }
}
 8008c1e:	e002      	b.n	8008c26 <SUBGRF_SetStandby+0x2a>
        OperatingMode = MODE_STDBY_XOSC;
 8008c20:	4b03      	ldr	r3, [pc, #12]	@ (8008c30 <SUBGRF_SetStandby+0x34>)
 8008c22:	2202      	movs	r2, #2
 8008c24:	701a      	strb	r2, [r3, #0]
}
 8008c26:	bf00      	nop
 8008c28:	3708      	adds	r7, #8
 8008c2a:	46bd      	mov	sp, r7
 8008c2c:	bd80      	pop	{r7, pc}
 8008c2e:	bf00      	nop
 8008c30:	20000348 	.word	0x20000348

08008c34 <SUBGRF_SetTx>:
    SUBGRF_WriteCommand( RADIO_SET_FS, 0, 0 );
    OperatingMode = MODE_FS;
}

void SUBGRF_SetTx( uint32_t timeout )
{
 8008c34:	b580      	push	{r7, lr}
 8008c36:	b084      	sub	sp, #16
 8008c38:	af00      	add	r7, sp, #0
 8008c3a:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];

    OperatingMode = MODE_TX;
 8008c3c:	4b0c      	ldr	r3, [pc, #48]	@ (8008c70 <SUBGRF_SetTx+0x3c>)
 8008c3e:	2204      	movs	r2, #4
 8008c40:	701a      	strb	r2, [r3, #0]

    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 8008c42:	687b      	ldr	r3, [r7, #4]
 8008c44:	0c1b      	lsrs	r3, r3, #16
 8008c46:	b2db      	uxtb	r3, r3
 8008c48:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	0a1b      	lsrs	r3, r3, #8
 8008c4e:	b2db      	uxtb	r3, r3
 8008c50:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	b2db      	uxtb	r3, r3
 8008c56:	73bb      	strb	r3, [r7, #14]
    SUBGRF_WriteCommand( RADIO_SET_TX, buf, 3 );
 8008c58:	f107 030c 	add.w	r3, r7, #12
 8008c5c:	2203      	movs	r2, #3
 8008c5e:	4619      	mov	r1, r3
 8008c60:	2083      	movs	r0, #131	@ 0x83
 8008c62:	f000 fe19 	bl	8009898 <SUBGRF_WriteCommand>
}
 8008c66:	bf00      	nop
 8008c68:	3710      	adds	r7, #16
 8008c6a:	46bd      	mov	sp, r7
 8008c6c:	bd80      	pop	{r7, pc}
 8008c6e:	bf00      	nop
 8008c70:	20000348 	.word	0x20000348

08008c74 <SUBGRF_SetRx>:

void SUBGRF_SetRx( uint32_t timeout )
{
 8008c74:	b580      	push	{r7, lr}
 8008c76:	b084      	sub	sp, #16
 8008c78:	af00      	add	r7, sp, #0
 8008c7a:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];

    OperatingMode = MODE_RX;
 8008c7c:	4b0c      	ldr	r3, [pc, #48]	@ (8008cb0 <SUBGRF_SetRx+0x3c>)
 8008c7e:	2205      	movs	r2, #5
 8008c80:	701a      	strb	r2, [r3, #0]

    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	0c1b      	lsrs	r3, r3, #16
 8008c86:	b2db      	uxtb	r3, r3
 8008c88:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	0a1b      	lsrs	r3, r3, #8
 8008c8e:	b2db      	uxtb	r3, r3
 8008c90:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	b2db      	uxtb	r3, r3
 8008c96:	73bb      	strb	r3, [r7, #14]
    SUBGRF_WriteCommand( RADIO_SET_RX, buf, 3 );
 8008c98:	f107 030c 	add.w	r3, r7, #12
 8008c9c:	2203      	movs	r2, #3
 8008c9e:	4619      	mov	r1, r3
 8008ca0:	2082      	movs	r0, #130	@ 0x82
 8008ca2:	f000 fdf9 	bl	8009898 <SUBGRF_WriteCommand>
}
 8008ca6:	bf00      	nop
 8008ca8:	3710      	adds	r7, #16
 8008caa:	46bd      	mov	sp, r7
 8008cac:	bd80      	pop	{r7, pc}
 8008cae:	bf00      	nop
 8008cb0:	20000348 	.word	0x20000348

08008cb4 <SUBGRF_SetRxBoosted>:

void SUBGRF_SetRxBoosted( uint32_t timeout )
{
 8008cb4:	b580      	push	{r7, lr}
 8008cb6:	b084      	sub	sp, #16
 8008cb8:	af00      	add	r7, sp, #0
 8008cba:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];

    OperatingMode = MODE_RX;
 8008cbc:	4b0e      	ldr	r3, [pc, #56]	@ (8008cf8 <SUBGRF_SetRxBoosted+0x44>)
 8008cbe:	2205      	movs	r2, #5
 8008cc0:	701a      	strb	r2, [r3, #0]

    SUBGRF_WriteRegister( REG_RX_GAIN, 0x97 ); // max LNA gain, increase current by ~2mA for around ~3dB in sensitivity
 8008cc2:	2197      	movs	r1, #151	@ 0x97
 8008cc4:	f640 00ac 	movw	r0, #2220	@ 0x8ac
 8008cc8:	f000 fd1c 	bl	8009704 <SUBGRF_WriteRegister>

    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	0c1b      	lsrs	r3, r3, #16
 8008cd0:	b2db      	uxtb	r3, r3
 8008cd2:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	0a1b      	lsrs	r3, r3, #8
 8008cd8:	b2db      	uxtb	r3, r3
 8008cda:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	b2db      	uxtb	r3, r3
 8008ce0:	73bb      	strb	r3, [r7, #14]
    SUBGRF_WriteCommand( RADIO_SET_RX, buf, 3 );
 8008ce2:	f107 030c 	add.w	r3, r7, #12
 8008ce6:	2203      	movs	r2, #3
 8008ce8:	4619      	mov	r1, r3
 8008cea:	2082      	movs	r0, #130	@ 0x82
 8008cec:	f000 fdd4 	bl	8009898 <SUBGRF_WriteCommand>
}
 8008cf0:	bf00      	nop
 8008cf2:	3710      	adds	r7, #16
 8008cf4:	46bd      	mov	sp, r7
 8008cf6:	bd80      	pop	{r7, pc}
 8008cf8:	20000348 	.word	0x20000348

08008cfc <SUBGRF_SetRxDutyCycle>:

void SUBGRF_SetRxDutyCycle( uint32_t rxTime, uint32_t sleepTime )
{
 8008cfc:	b580      	push	{r7, lr}
 8008cfe:	b084      	sub	sp, #16
 8008d00:	af00      	add	r7, sp, #0
 8008d02:	6078      	str	r0, [r7, #4]
 8008d04:	6039      	str	r1, [r7, #0]
    uint8_t buf[6];

    buf[0] = ( uint8_t )( ( rxTime >> 16 ) & 0xFF );
 8008d06:	687b      	ldr	r3, [r7, #4]
 8008d08:	0c1b      	lsrs	r3, r3, #16
 8008d0a:	b2db      	uxtb	r3, r3
 8008d0c:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( ( rxTime >> 8 ) & 0xFF );
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	0a1b      	lsrs	r3, r3, #8
 8008d12:	b2db      	uxtb	r3, r3
 8008d14:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( rxTime & 0xFF );
 8008d16:	687b      	ldr	r3, [r7, #4]
 8008d18:	b2db      	uxtb	r3, r3
 8008d1a:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( ( sleepTime >> 16 ) & 0xFF );
 8008d1c:	683b      	ldr	r3, [r7, #0]
 8008d1e:	0c1b      	lsrs	r3, r3, #16
 8008d20:	b2db      	uxtb	r3, r3
 8008d22:	72fb      	strb	r3, [r7, #11]
    buf[4] = ( uint8_t )( ( sleepTime >> 8 ) & 0xFF );
 8008d24:	683b      	ldr	r3, [r7, #0]
 8008d26:	0a1b      	lsrs	r3, r3, #8
 8008d28:	b2db      	uxtb	r3, r3
 8008d2a:	733b      	strb	r3, [r7, #12]
    buf[5] = ( uint8_t )( sleepTime & 0xFF );
 8008d2c:	683b      	ldr	r3, [r7, #0]
 8008d2e:	b2db      	uxtb	r3, r3
 8008d30:	737b      	strb	r3, [r7, #13]
    SUBGRF_WriteCommand( RADIO_SET_RXDUTYCYCLE, buf, 6 );
 8008d32:	f107 0308 	add.w	r3, r7, #8
 8008d36:	2206      	movs	r2, #6
 8008d38:	4619      	mov	r1, r3
 8008d3a:	2094      	movs	r0, #148	@ 0x94
 8008d3c:	f000 fdac 	bl	8009898 <SUBGRF_WriteCommand>
    OperatingMode = MODE_RX_DC;
 8008d40:	4b03      	ldr	r3, [pc, #12]	@ (8008d50 <SUBGRF_SetRxDutyCycle+0x54>)
 8008d42:	2206      	movs	r2, #6
 8008d44:	701a      	strb	r2, [r3, #0]
}
 8008d46:	bf00      	nop
 8008d48:	3710      	adds	r7, #16
 8008d4a:	46bd      	mov	sp, r7
 8008d4c:	bd80      	pop	{r7, pc}
 8008d4e:	bf00      	nop
 8008d50:	20000348 	.word	0x20000348

08008d54 <SUBGRF_SetCad>:

void SUBGRF_SetCad( void )
{
 8008d54:	b580      	push	{r7, lr}
 8008d56:	af00      	add	r7, sp, #0
    SUBGRF_WriteCommand( RADIO_SET_CAD, 0, 0 );
 8008d58:	2200      	movs	r2, #0
 8008d5a:	2100      	movs	r1, #0
 8008d5c:	20c5      	movs	r0, #197	@ 0xc5
 8008d5e:	f000 fd9b 	bl	8009898 <SUBGRF_WriteCommand>
    OperatingMode = MODE_CAD;
 8008d62:	4b02      	ldr	r3, [pc, #8]	@ (8008d6c <SUBGRF_SetCad+0x18>)
 8008d64:	2207      	movs	r2, #7
 8008d66:	701a      	strb	r2, [r3, #0]
}
 8008d68:	bf00      	nop
 8008d6a:	bd80      	pop	{r7, pc}
 8008d6c:	20000348 	.word	0x20000348

08008d70 <SUBGRF_SetTxContinuousWave>:

void SUBGRF_SetTxContinuousWave( void )
{
 8008d70:	b580      	push	{r7, lr}
 8008d72:	af00      	add	r7, sp, #0
    SUBGRF_WriteCommand( RADIO_SET_TXCONTINUOUSWAVE, 0, 0 );
 8008d74:	2200      	movs	r2, #0
 8008d76:	2100      	movs	r1, #0
 8008d78:	20d1      	movs	r0, #209	@ 0xd1
 8008d7a:	f000 fd8d 	bl	8009898 <SUBGRF_WriteCommand>
}
 8008d7e:	bf00      	nop
 8008d80:	bd80      	pop	{r7, pc}

08008d82 <SUBGRF_SetTxInfinitePreamble>:

void SUBGRF_SetTxInfinitePreamble( void )
{
 8008d82:	b580      	push	{r7, lr}
 8008d84:	af00      	add	r7, sp, #0
    SUBGRF_WriteCommand( RADIO_SET_TXCONTINUOUSPREAMBLE, 0, 0 );
 8008d86:	2200      	movs	r2, #0
 8008d88:	2100      	movs	r1, #0
 8008d8a:	20d2      	movs	r0, #210	@ 0xd2
 8008d8c:	f000 fd84 	bl	8009898 <SUBGRF_WriteCommand>
}
 8008d90:	bf00      	nop
 8008d92:	bd80      	pop	{r7, pc}

08008d94 <SUBGRF_SetStopRxTimerOnPreambleDetect>:

void SUBGRF_SetStopRxTimerOnPreambleDetect( bool enable )
{
 8008d94:	b580      	push	{r7, lr}
 8008d96:	b082      	sub	sp, #8
 8008d98:	af00      	add	r7, sp, #0
 8008d9a:	4603      	mov	r3, r0
 8008d9c:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteCommand( RADIO_SET_STOPRXTIMERONPREAMBLE, ( uint8_t* )&enable, 1 );
 8008d9e:	1dfb      	adds	r3, r7, #7
 8008da0:	2201      	movs	r2, #1
 8008da2:	4619      	mov	r1, r3
 8008da4:	209f      	movs	r0, #159	@ 0x9f
 8008da6:	f000 fd77 	bl	8009898 <SUBGRF_WriteCommand>
}
 8008daa:	bf00      	nop
 8008dac:	3708      	adds	r7, #8
 8008dae:	46bd      	mov	sp, r7
 8008db0:	bd80      	pop	{r7, pc}

08008db2 <SUBGRF_SetLoRaSymbNumTimeout>:

void SUBGRF_SetLoRaSymbNumTimeout( uint8_t symbNum )
{
 8008db2:	b580      	push	{r7, lr}
 8008db4:	b084      	sub	sp, #16
 8008db6:	af00      	add	r7, sp, #0
 8008db8:	4603      	mov	r3, r0
 8008dba:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteCommand( RADIO_SET_LORASYMBTIMEOUT, &symbNum, 1 );
 8008dbc:	1dfb      	adds	r3, r7, #7
 8008dbe:	2201      	movs	r2, #1
 8008dc0:	4619      	mov	r1, r3
 8008dc2:	20a0      	movs	r0, #160	@ 0xa0
 8008dc4:	f000 fd68 	bl	8009898 <SUBGRF_WriteCommand>

    if( symbNum >= 64 )
 8008dc8:	79fb      	ldrb	r3, [r7, #7]
 8008dca:	2b3f      	cmp	r3, #63	@ 0x3f
 8008dcc:	d91c      	bls.n	8008e08 <SUBGRF_SetLoRaSymbNumTimeout+0x56>
    {
        uint8_t mant = symbNum >> 1;
 8008dce:	79fb      	ldrb	r3, [r7, #7]
 8008dd0:	085b      	lsrs	r3, r3, #1
 8008dd2:	73fb      	strb	r3, [r7, #15]
        uint8_t exp  = 0;
 8008dd4:	2300      	movs	r3, #0
 8008dd6:	73bb      	strb	r3, [r7, #14]
        uint8_t reg  = 0;
 8008dd8:	2300      	movs	r3, #0
 8008dda:	737b      	strb	r3, [r7, #13]

        while( mant > 31 )
 8008ddc:	e005      	b.n	8008dea <SUBGRF_SetLoRaSymbNumTimeout+0x38>
        {
            mant >>= 2;
 8008dde:	7bfb      	ldrb	r3, [r7, #15]
 8008de0:	089b      	lsrs	r3, r3, #2
 8008de2:	73fb      	strb	r3, [r7, #15]
            exp++;
 8008de4:	7bbb      	ldrb	r3, [r7, #14]
 8008de6:	3301      	adds	r3, #1
 8008de8:	73bb      	strb	r3, [r7, #14]
        while( mant > 31 )
 8008dea:	7bfb      	ldrb	r3, [r7, #15]
 8008dec:	2b1f      	cmp	r3, #31
 8008dee:	d8f6      	bhi.n	8008dde <SUBGRF_SetLoRaSymbNumTimeout+0x2c>
        }

        reg = exp + ( mant << 3 );
 8008df0:	7bfb      	ldrb	r3, [r7, #15]
 8008df2:	00db      	lsls	r3, r3, #3
 8008df4:	b2da      	uxtb	r2, r3
 8008df6:	7bbb      	ldrb	r3, [r7, #14]
 8008df8:	4413      	add	r3, r2
 8008dfa:	737b      	strb	r3, [r7, #13]
        SUBGRF_WriteRegister( REG_LR_SYNCH_TIMEOUT, reg );
 8008dfc:	7b7b      	ldrb	r3, [r7, #13]
 8008dfe:	4619      	mov	r1, r3
 8008e00:	f240 7006 	movw	r0, #1798	@ 0x706
 8008e04:	f000 fc7e 	bl	8009704 <SUBGRF_WriteRegister>
    }
}
 8008e08:	bf00      	nop
 8008e0a:	3710      	adds	r7, #16
 8008e0c:	46bd      	mov	sp, r7
 8008e0e:	bd80      	pop	{r7, pc}

08008e10 <SUBGRF_SetRegulatorMode>:

void SUBGRF_SetRegulatorMode( void )
{
 8008e10:	b580      	push	{r7, lr}
 8008e12:	b082      	sub	sp, #8
 8008e14:	af00      	add	r7, sp, #0
    RadioRegulatorMode_t mode;

    if ( ( 1UL == RBI_IsDCDC() ) && ( 1UL == DCDC_ENABLE ) )
 8008e16:	f000 ffeb 	bl	8009df0 <RBI_IsDCDC>
 8008e1a:	4603      	mov	r3, r0
 8008e1c:	2b01      	cmp	r3, #1
 8008e1e:	d102      	bne.n	8008e26 <SUBGRF_SetRegulatorMode+0x16>
    {
        mode = USE_DCDC ;
 8008e20:	2301      	movs	r3, #1
 8008e22:	71fb      	strb	r3, [r7, #7]
 8008e24:	e001      	b.n	8008e2a <SUBGRF_SetRegulatorMode+0x1a>
    }
    else
    {
        mode = USE_LDO ;
 8008e26:	2300      	movs	r3, #0
 8008e28:	71fb      	strb	r3, [r7, #7]
    }
    SUBGRF_WriteCommand( RADIO_SET_REGULATORMODE, ( uint8_t* )&mode, 1 );
 8008e2a:	1dfb      	adds	r3, r7, #7
 8008e2c:	2201      	movs	r2, #1
 8008e2e:	4619      	mov	r1, r3
 8008e30:	2096      	movs	r0, #150	@ 0x96
 8008e32:	f000 fd31 	bl	8009898 <SUBGRF_WriteCommand>
}
 8008e36:	bf00      	nop
 8008e38:	3708      	adds	r7, #8
 8008e3a:	46bd      	mov	sp, r7
 8008e3c:	bd80      	pop	{r7, pc}

08008e3e <SUBGRF_Calibrate>:

void SUBGRF_Calibrate( CalibrationParams_t calibParam )
{
 8008e3e:	b580      	push	{r7, lr}
 8008e40:	b084      	sub	sp, #16
 8008e42:	af00      	add	r7, sp, #0
 8008e44:	7138      	strb	r0, [r7, #4]
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 8008e46:	793b      	ldrb	r3, [r7, #4]
 8008e48:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8008e4c:	b2db      	uxtb	r3, r3
 8008e4e:	b25b      	sxtb	r3, r3
 8008e50:	019b      	lsls	r3, r3, #6
 8008e52:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.ADCBulkPEnable << 5 ) |
 8008e54:	793b      	ldrb	r3, [r7, #4]
 8008e56:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8008e5a:	b2db      	uxtb	r3, r3
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 8008e5c:	b25b      	sxtb	r3, r3
 8008e5e:	015b      	lsls	r3, r3, #5
 8008e60:	b25b      	sxtb	r3, r3
 8008e62:	4313      	orrs	r3, r2
 8008e64:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.ADCBulkNEnable << 4 ) |
 8008e66:	793b      	ldrb	r3, [r7, #4]
 8008e68:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8008e6c:	b2db      	uxtb	r3, r3
                      ( ( uint8_t )calibParam.Fields.ADCBulkPEnable << 5 ) |
 8008e6e:	b25b      	sxtb	r3, r3
 8008e70:	011b      	lsls	r3, r3, #4
 8008e72:	b25b      	sxtb	r3, r3
 8008e74:	4313      	orrs	r3, r2
 8008e76:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.ADCPulseEnable << 3 ) |
 8008e78:	793b      	ldrb	r3, [r7, #4]
 8008e7a:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8008e7e:	b2db      	uxtb	r3, r3
                      ( ( uint8_t )calibParam.Fields.ADCBulkNEnable << 4 ) |
 8008e80:	b25b      	sxtb	r3, r3
 8008e82:	00db      	lsls	r3, r3, #3
 8008e84:	b25b      	sxtb	r3, r3
 8008e86:	4313      	orrs	r3, r2
 8008e88:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.PLLEnable << 2 ) |
 8008e8a:	793b      	ldrb	r3, [r7, #4]
 8008e8c:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8008e90:	b2db      	uxtb	r3, r3
                      ( ( uint8_t )calibParam.Fields.ADCPulseEnable << 3 ) |
 8008e92:	b25b      	sxtb	r3, r3
 8008e94:	009b      	lsls	r3, r3, #2
 8008e96:	b25b      	sxtb	r3, r3
 8008e98:	4313      	orrs	r3, r2
 8008e9a:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.RC13MEnable << 1 ) |
 8008e9c:	793b      	ldrb	r3, [r7, #4]
 8008e9e:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8008ea2:	b2db      	uxtb	r3, r3
                      ( ( uint8_t )calibParam.Fields.PLLEnable << 2 ) |
 8008ea4:	b25b      	sxtb	r3, r3
 8008ea6:	005b      	lsls	r3, r3, #1
 8008ea8:	b25b      	sxtb	r3, r3
 8008eaa:	4313      	orrs	r3, r2
 8008eac:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.RC64KEnable ) );
 8008eae:	793b      	ldrb	r3, [r7, #4]
 8008eb0:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8008eb4:	b2db      	uxtb	r3, r3
 8008eb6:	b25b      	sxtb	r3, r3
                      ( ( uint8_t )calibParam.Fields.RC13MEnable << 1 ) |
 8008eb8:	4313      	orrs	r3, r2
 8008eba:	b25b      	sxtb	r3, r3
 8008ebc:	b2db      	uxtb	r3, r3
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 8008ebe:	73fb      	strb	r3, [r7, #15]

    SUBGRF_WriteCommand( RADIO_CALIBRATE, &value, 1 );
 8008ec0:	f107 030f 	add.w	r3, r7, #15
 8008ec4:	2201      	movs	r2, #1
 8008ec6:	4619      	mov	r1, r3
 8008ec8:	2089      	movs	r0, #137	@ 0x89
 8008eca:	f000 fce5 	bl	8009898 <SUBGRF_WriteCommand>
}
 8008ece:	bf00      	nop
 8008ed0:	3710      	adds	r7, #16
 8008ed2:	46bd      	mov	sp, r7
 8008ed4:	bd80      	pop	{r7, pc}
	...

08008ed8 <SUBGRF_CalibrateImage>:

void SUBGRF_CalibrateImage( uint32_t freq )
{
 8008ed8:	b580      	push	{r7, lr}
 8008eda:	b084      	sub	sp, #16
 8008edc:	af00      	add	r7, sp, #0
 8008ede:	6078      	str	r0, [r7, #4]
    uint8_t calFreq[2];

    if( freq > 900000000 )
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	4a1d      	ldr	r2, [pc, #116]	@ (8008f58 <SUBGRF_CalibrateImage+0x80>)
 8008ee4:	4293      	cmp	r3, r2
 8008ee6:	d904      	bls.n	8008ef2 <SUBGRF_CalibrateImage+0x1a>
    {
        calFreq[0] = 0xE1;
 8008ee8:	23e1      	movs	r3, #225	@ 0xe1
 8008eea:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xE9;
 8008eec:	23e9      	movs	r3, #233	@ 0xe9
 8008eee:	737b      	strb	r3, [r7, #13]
 8008ef0:	e027      	b.n	8008f42 <SUBGRF_CalibrateImage+0x6a>
    }
    else if( freq > 850000000 )
 8008ef2:	687b      	ldr	r3, [r7, #4]
 8008ef4:	4a19      	ldr	r2, [pc, #100]	@ (8008f5c <SUBGRF_CalibrateImage+0x84>)
 8008ef6:	4293      	cmp	r3, r2
 8008ef8:	d904      	bls.n	8008f04 <SUBGRF_CalibrateImage+0x2c>
    {
        calFreq[0] = 0xD7;
 8008efa:	23d7      	movs	r3, #215	@ 0xd7
 8008efc:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xDB;
 8008efe:	23db      	movs	r3, #219	@ 0xdb
 8008f00:	737b      	strb	r3, [r7, #13]
 8008f02:	e01e      	b.n	8008f42 <SUBGRF_CalibrateImage+0x6a>
    }
    else if( freq > 770000000 )
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	4a16      	ldr	r2, [pc, #88]	@ (8008f60 <SUBGRF_CalibrateImage+0x88>)
 8008f08:	4293      	cmp	r3, r2
 8008f0a:	d904      	bls.n	8008f16 <SUBGRF_CalibrateImage+0x3e>
    {
        calFreq[0] = 0xC1;
 8008f0c:	23c1      	movs	r3, #193	@ 0xc1
 8008f0e:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xC5;
 8008f10:	23c5      	movs	r3, #197	@ 0xc5
 8008f12:	737b      	strb	r3, [r7, #13]
 8008f14:	e015      	b.n	8008f42 <SUBGRF_CalibrateImage+0x6a>
    }
    else if( freq > 460000000 )
 8008f16:	687b      	ldr	r3, [r7, #4]
 8008f18:	4a12      	ldr	r2, [pc, #72]	@ (8008f64 <SUBGRF_CalibrateImage+0x8c>)
 8008f1a:	4293      	cmp	r3, r2
 8008f1c:	d904      	bls.n	8008f28 <SUBGRF_CalibrateImage+0x50>
    {
        calFreq[0] = 0x75;
 8008f1e:	2375      	movs	r3, #117	@ 0x75
 8008f20:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0x81;
 8008f22:	2381      	movs	r3, #129	@ 0x81
 8008f24:	737b      	strb	r3, [r7, #13]
 8008f26:	e00c      	b.n	8008f42 <SUBGRF_CalibrateImage+0x6a>
    }
    else if( freq > 425000000 )
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	4a0f      	ldr	r2, [pc, #60]	@ (8008f68 <SUBGRF_CalibrateImage+0x90>)
 8008f2c:	4293      	cmp	r3, r2
 8008f2e:	d904      	bls.n	8008f3a <SUBGRF_CalibrateImage+0x62>
    {
        calFreq[0] = 0x6B;
 8008f30:	236b      	movs	r3, #107	@ 0x6b
 8008f32:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0x6F;
 8008f34:	236f      	movs	r3, #111	@ 0x6f
 8008f36:	737b      	strb	r3, [r7, #13]
 8008f38:	e003      	b.n	8008f42 <SUBGRF_CalibrateImage+0x6a>
    }
    else /* freq <= 425000000*/
    {
        /* [ 156MHz - 171MHz ] */
        calFreq[0] = 0x29;
 8008f3a:	2329      	movs	r3, #41	@ 0x29
 8008f3c:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0x2B ;
 8008f3e:	232b      	movs	r3, #43	@ 0x2b
 8008f40:	737b      	strb	r3, [r7, #13]
    }
    SUBGRF_WriteCommand( RADIO_CALIBRATEIMAGE, calFreq, 2 );
 8008f42:	f107 030c 	add.w	r3, r7, #12
 8008f46:	2202      	movs	r2, #2
 8008f48:	4619      	mov	r1, r3
 8008f4a:	2098      	movs	r0, #152	@ 0x98
 8008f4c:	f000 fca4 	bl	8009898 <SUBGRF_WriteCommand>
}
 8008f50:	bf00      	nop
 8008f52:	3710      	adds	r7, #16
 8008f54:	46bd      	mov	sp, r7
 8008f56:	bd80      	pop	{r7, pc}
 8008f58:	35a4e900 	.word	0x35a4e900
 8008f5c:	32a9f880 	.word	0x32a9f880
 8008f60:	2de54480 	.word	0x2de54480
 8008f64:	1b6b0b00 	.word	0x1b6b0b00
 8008f68:	1954fc40 	.word	0x1954fc40

08008f6c <SUBGRF_SetPaConfig>:

void SUBGRF_SetPaConfig( uint8_t paDutyCycle, uint8_t hpMax, uint8_t deviceSel, uint8_t paLut )
{
 8008f6c:	b590      	push	{r4, r7, lr}
 8008f6e:	b085      	sub	sp, #20
 8008f70:	af00      	add	r7, sp, #0
 8008f72:	4604      	mov	r4, r0
 8008f74:	4608      	mov	r0, r1
 8008f76:	4611      	mov	r1, r2
 8008f78:	461a      	mov	r2, r3
 8008f7a:	4623      	mov	r3, r4
 8008f7c:	71fb      	strb	r3, [r7, #7]
 8008f7e:	4603      	mov	r3, r0
 8008f80:	71bb      	strb	r3, [r7, #6]
 8008f82:	460b      	mov	r3, r1
 8008f84:	717b      	strb	r3, [r7, #5]
 8008f86:	4613      	mov	r3, r2
 8008f88:	713b      	strb	r3, [r7, #4]
    uint8_t buf[4];

    buf[0] = paDutyCycle;
 8008f8a:	79fb      	ldrb	r3, [r7, #7]
 8008f8c:	733b      	strb	r3, [r7, #12]
    buf[1] = hpMax;
 8008f8e:	79bb      	ldrb	r3, [r7, #6]
 8008f90:	737b      	strb	r3, [r7, #13]
    buf[2] = deviceSel;
 8008f92:	797b      	ldrb	r3, [r7, #5]
 8008f94:	73bb      	strb	r3, [r7, #14]
    buf[3] = paLut;
 8008f96:	793b      	ldrb	r3, [r7, #4]
 8008f98:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteCommand( RADIO_SET_PACONFIG, buf, 4 );
 8008f9a:	f107 030c 	add.w	r3, r7, #12
 8008f9e:	2204      	movs	r2, #4
 8008fa0:	4619      	mov	r1, r3
 8008fa2:	2095      	movs	r0, #149	@ 0x95
 8008fa4:	f000 fc78 	bl	8009898 <SUBGRF_WriteCommand>
}
 8008fa8:	bf00      	nop
 8008faa:	3714      	adds	r7, #20
 8008fac:	46bd      	mov	sp, r7
 8008fae:	bd90      	pop	{r4, r7, pc}

08008fb0 <SUBGRF_SetDioIrqParams>:
{
    SUBGRF_WriteCommand( RADIO_SET_TXFALLBACKMODE, &fallbackMode, 1 );
}

void SUBGRF_SetDioIrqParams( uint16_t irqMask, uint16_t dio1Mask, uint16_t dio2Mask, uint16_t dio3Mask )
{
 8008fb0:	b590      	push	{r4, r7, lr}
 8008fb2:	b085      	sub	sp, #20
 8008fb4:	af00      	add	r7, sp, #0
 8008fb6:	4604      	mov	r4, r0
 8008fb8:	4608      	mov	r0, r1
 8008fba:	4611      	mov	r1, r2
 8008fbc:	461a      	mov	r2, r3
 8008fbe:	4623      	mov	r3, r4
 8008fc0:	80fb      	strh	r3, [r7, #6]
 8008fc2:	4603      	mov	r3, r0
 8008fc4:	80bb      	strh	r3, [r7, #4]
 8008fc6:	460b      	mov	r3, r1
 8008fc8:	807b      	strh	r3, [r7, #2]
 8008fca:	4613      	mov	r3, r2
 8008fcc:	803b      	strh	r3, [r7, #0]
    uint8_t buf[8];

    buf[0] = ( uint8_t )( ( irqMask >> 8 ) & 0x00FF );
 8008fce:	88fb      	ldrh	r3, [r7, #6]
 8008fd0:	0a1b      	lsrs	r3, r3, #8
 8008fd2:	b29b      	uxth	r3, r3
 8008fd4:	b2db      	uxtb	r3, r3
 8008fd6:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( irqMask & 0x00FF );
 8008fd8:	88fb      	ldrh	r3, [r7, #6]
 8008fda:	b2db      	uxtb	r3, r3
 8008fdc:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( ( dio1Mask >> 8 ) & 0x00FF );
 8008fde:	88bb      	ldrh	r3, [r7, #4]
 8008fe0:	0a1b      	lsrs	r3, r3, #8
 8008fe2:	b29b      	uxth	r3, r3
 8008fe4:	b2db      	uxtb	r3, r3
 8008fe6:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( dio1Mask & 0x00FF );
 8008fe8:	88bb      	ldrh	r3, [r7, #4]
 8008fea:	b2db      	uxtb	r3, r3
 8008fec:	72fb      	strb	r3, [r7, #11]
    buf[4] = ( uint8_t )( ( dio2Mask >> 8 ) & 0x00FF );
 8008fee:	887b      	ldrh	r3, [r7, #2]
 8008ff0:	0a1b      	lsrs	r3, r3, #8
 8008ff2:	b29b      	uxth	r3, r3
 8008ff4:	b2db      	uxtb	r3, r3
 8008ff6:	733b      	strb	r3, [r7, #12]
    buf[5] = ( uint8_t )( dio2Mask & 0x00FF );
 8008ff8:	887b      	ldrh	r3, [r7, #2]
 8008ffa:	b2db      	uxtb	r3, r3
 8008ffc:	737b      	strb	r3, [r7, #13]
    buf[6] = ( uint8_t )( ( dio3Mask >> 8 ) & 0x00FF );
 8008ffe:	883b      	ldrh	r3, [r7, #0]
 8009000:	0a1b      	lsrs	r3, r3, #8
 8009002:	b29b      	uxth	r3, r3
 8009004:	b2db      	uxtb	r3, r3
 8009006:	73bb      	strb	r3, [r7, #14]
    buf[7] = ( uint8_t )( dio3Mask & 0x00FF );
 8009008:	883b      	ldrh	r3, [r7, #0]
 800900a:	b2db      	uxtb	r3, r3
 800900c:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteCommand( RADIO_CFG_DIOIRQ, buf, 8 );
 800900e:	f107 0308 	add.w	r3, r7, #8
 8009012:	2208      	movs	r2, #8
 8009014:	4619      	mov	r1, r3
 8009016:	2008      	movs	r0, #8
 8009018:	f000 fc3e 	bl	8009898 <SUBGRF_WriteCommand>
}
 800901c:	bf00      	nop
 800901e:	3714      	adds	r7, #20
 8009020:	46bd      	mov	sp, r7
 8009022:	bd90      	pop	{r4, r7, pc}

08009024 <SUBGRF_SetTcxoMode>:
    SUBGRF_ReadCommand( RADIO_GET_IRQSTATUS, irqStatus, 2 );
    return ( irqStatus[0] << 8 ) | irqStatus[1];
}

void SUBGRF_SetTcxoMode (RadioTcxoCtrlVoltage_t tcxoVoltage, uint32_t timeout )
{
 8009024:	b580      	push	{r7, lr}
 8009026:	b084      	sub	sp, #16
 8009028:	af00      	add	r7, sp, #0
 800902a:	4603      	mov	r3, r0
 800902c:	6039      	str	r1, [r7, #0]
 800902e:	71fb      	strb	r3, [r7, #7]
    uint8_t buf[4];

    buf[0] = tcxoVoltage & 0x07;
 8009030:	79fb      	ldrb	r3, [r7, #7]
 8009032:	f003 0307 	and.w	r3, r3, #7
 8009036:	b2db      	uxtb	r3, r3
 8009038:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 800903a:	683b      	ldr	r3, [r7, #0]
 800903c:	0c1b      	lsrs	r3, r3, #16
 800903e:	b2db      	uxtb	r3, r3
 8009040:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 8009042:	683b      	ldr	r3, [r7, #0]
 8009044:	0a1b      	lsrs	r3, r3, #8
 8009046:	b2db      	uxtb	r3, r3
 8009048:	73bb      	strb	r3, [r7, #14]
    buf[3] = ( uint8_t )( timeout & 0xFF );
 800904a:	683b      	ldr	r3, [r7, #0]
 800904c:	b2db      	uxtb	r3, r3
 800904e:	73fb      	strb	r3, [r7, #15]

    SUBGRF_WriteCommand( RADIO_SET_TCXOMODE, buf, 4 );
 8009050:	f107 030c 	add.w	r3, r7, #12
 8009054:	2204      	movs	r2, #4
 8009056:	4619      	mov	r1, r3
 8009058:	2097      	movs	r0, #151	@ 0x97
 800905a:	f000 fc1d 	bl	8009898 <SUBGRF_WriteCommand>
}
 800905e:	bf00      	nop
 8009060:	3710      	adds	r7, #16
 8009062:	46bd      	mov	sp, r7
 8009064:	bd80      	pop	{r7, pc}
	...

08009068 <SUBGRF_SetRfFrequency>:

void SUBGRF_SetRfFrequency( uint32_t frequency )
{
 8009068:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800906c:	b084      	sub	sp, #16
 800906e:	af00      	add	r7, sp, #0
 8009070:	6078      	str	r0, [r7, #4]
    uint8_t buf[4];
    uint32_t chan = 0;
 8009072:	2300      	movs	r3, #0
 8009074:	60fb      	str	r3, [r7, #12]

    if( ImageCalibrated == false )
 8009076:	4b1d      	ldr	r3, [pc, #116]	@ (80090ec <SUBGRF_SetRfFrequency+0x84>)
 8009078:	781b      	ldrb	r3, [r3, #0]
 800907a:	f083 0301 	eor.w	r3, r3, #1
 800907e:	b2db      	uxtb	r3, r3
 8009080:	2b00      	cmp	r3, #0
 8009082:	d005      	beq.n	8009090 <SUBGRF_SetRfFrequency+0x28>
    {
        SUBGRF_CalibrateImage( frequency );
 8009084:	6878      	ldr	r0, [r7, #4]
 8009086:	f7ff ff27 	bl	8008ed8 <SUBGRF_CalibrateImage>
        ImageCalibrated = true;
 800908a:	4b18      	ldr	r3, [pc, #96]	@ (80090ec <SUBGRF_SetRfFrequency+0x84>)
 800908c:	2201      	movs	r2, #1
 800908e:	701a      	strb	r2, [r3, #0]
    }
    SX_FREQ_TO_CHANNEL(chan, frequency);
 8009090:	687b      	ldr	r3, [r7, #4]
 8009092:	2200      	movs	r2, #0
 8009094:	461c      	mov	r4, r3
 8009096:	4615      	mov	r5, r2
 8009098:	ea4f 19d4 	mov.w	r9, r4, lsr #7
 800909c:	ea4f 6844 	mov.w	r8, r4, lsl #25
 80090a0:	4a13      	ldr	r2, [pc, #76]	@ (80090f0 <SUBGRF_SetRfFrequency+0x88>)
 80090a2:	f04f 0300 	mov.w	r3, #0
 80090a6:	4640      	mov	r0, r8
 80090a8:	4649      	mov	r1, r9
 80090aa:	f7f7 f86d 	bl	8000188 <__aeabi_uldivmod>
 80090ae:	4602      	mov	r2, r0
 80090b0:	460b      	mov	r3, r1
 80090b2:	4613      	mov	r3, r2
 80090b4:	60fb      	str	r3, [r7, #12]
    buf[0] = ( uint8_t )( ( chan >> 24 ) & 0xFF );
 80090b6:	68fb      	ldr	r3, [r7, #12]
 80090b8:	0e1b      	lsrs	r3, r3, #24
 80090ba:	b2db      	uxtb	r3, r3
 80090bc:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( ( chan >> 16 ) & 0xFF );
 80090be:	68fb      	ldr	r3, [r7, #12]
 80090c0:	0c1b      	lsrs	r3, r3, #16
 80090c2:	b2db      	uxtb	r3, r3
 80090c4:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( ( chan >> 8 ) & 0xFF );
 80090c6:	68fb      	ldr	r3, [r7, #12]
 80090c8:	0a1b      	lsrs	r3, r3, #8
 80090ca:	b2db      	uxtb	r3, r3
 80090cc:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( chan & 0xFF );
 80090ce:	68fb      	ldr	r3, [r7, #12]
 80090d0:	b2db      	uxtb	r3, r3
 80090d2:	72fb      	strb	r3, [r7, #11]
    SUBGRF_WriteCommand( RADIO_SET_RFFREQUENCY, buf, 4 );
 80090d4:	f107 0308 	add.w	r3, r7, #8
 80090d8:	2204      	movs	r2, #4
 80090da:	4619      	mov	r1, r3
 80090dc:	2086      	movs	r0, #134	@ 0x86
 80090de:	f000 fbdb 	bl	8009898 <SUBGRF_WriteCommand>
}
 80090e2:	bf00      	nop
 80090e4:	3710      	adds	r7, #16
 80090e6:	46bd      	mov	sp, r7
 80090e8:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80090ec:	20000350 	.word	0x20000350
 80090f0:	01e84800 	.word	0x01e84800

080090f4 <SUBGRF_SetPacketType>:

void SUBGRF_SetPacketType( RadioPacketTypes_t packetType )
{
 80090f4:	b580      	push	{r7, lr}
 80090f6:	b082      	sub	sp, #8
 80090f8:	af00      	add	r7, sp, #0
 80090fa:	4603      	mov	r3, r0
 80090fc:	71fb      	strb	r3, [r7, #7]
    // Save packet type internally to avoid questioning the radio
    PacketType = packetType;
 80090fe:	79fa      	ldrb	r2, [r7, #7]
 8009100:	4b09      	ldr	r3, [pc, #36]	@ (8009128 <SUBGRF_SetPacketType+0x34>)
 8009102:	701a      	strb	r2, [r3, #0]

    if( packetType == PACKET_TYPE_GFSK )
 8009104:	79fb      	ldrb	r3, [r7, #7]
 8009106:	2b00      	cmp	r3, #0
 8009108:	d104      	bne.n	8009114 <SUBGRF_SetPacketType+0x20>
    {
        SUBGRF_WriteRegister( REG_BIT_SYNC, 0x00 );
 800910a:	2100      	movs	r1, #0
 800910c:	f240 60ac 	movw	r0, #1708	@ 0x6ac
 8009110:	f000 faf8 	bl	8009704 <SUBGRF_WriteRegister>
    }
    SUBGRF_WriteCommand( RADIO_SET_PACKETTYPE, ( uint8_t* )&packetType, 1 );
 8009114:	1dfb      	adds	r3, r7, #7
 8009116:	2201      	movs	r2, #1
 8009118:	4619      	mov	r1, r3
 800911a:	208a      	movs	r0, #138	@ 0x8a
 800911c:	f000 fbbc 	bl	8009898 <SUBGRF_WriteCommand>
}
 8009120:	bf00      	nop
 8009122:	3708      	adds	r7, #8
 8009124:	46bd      	mov	sp, r7
 8009126:	bd80      	pop	{r7, pc}
 8009128:	20000349 	.word	0x20000349

0800912c <SUBGRF_GetPacketType>:

RadioPacketTypes_t SUBGRF_GetPacketType( void )
{
 800912c:	b480      	push	{r7}
 800912e:	af00      	add	r7, sp, #0
    return PacketType;
 8009130:	4b02      	ldr	r3, [pc, #8]	@ (800913c <SUBGRF_GetPacketType+0x10>)
 8009132:	781b      	ldrb	r3, [r3, #0]
}
 8009134:	4618      	mov	r0, r3
 8009136:	46bd      	mov	sp, r7
 8009138:	bc80      	pop	{r7}
 800913a:	4770      	bx	lr
 800913c:	20000349 	.word	0x20000349

08009140 <SUBGRF_SetTxParams>:

void SUBGRF_SetTxParams( uint8_t paSelect, int8_t power, RadioRampTimes_t rampTime )
{
 8009140:	b580      	push	{r7, lr}
 8009142:	b084      	sub	sp, #16
 8009144:	af00      	add	r7, sp, #0
 8009146:	4603      	mov	r3, r0
 8009148:	71fb      	strb	r3, [r7, #7]
 800914a:	460b      	mov	r3, r1
 800914c:	71bb      	strb	r3, [r7, #6]
 800914e:	4613      	mov	r3, r2
 8009150:	717b      	strb	r3, [r7, #5]
    uint8_t buf[2];
    int32_t max_power;

    if (paSelect == RFO_LP)
 8009152:	79fb      	ldrb	r3, [r7, #7]
 8009154:	2b01      	cmp	r3, #1
 8009156:	d149      	bne.n	80091ec <SUBGRF_SetTxParams+0xac>
    {
        max_power = RBI_GetRFOMaxPowerConfig(RBI_RFO_LP_MAXPOWER);
 8009158:	2000      	movs	r0, #0
 800915a:	f000 fe50 	bl	8009dfe <RBI_GetRFOMaxPowerConfig>
 800915e:	60f8      	str	r0, [r7, #12]
        if (power >  max_power)
 8009160:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8009164:	68fa      	ldr	r2, [r7, #12]
 8009166:	429a      	cmp	r2, r3
 8009168:	da01      	bge.n	800916e <SUBGRF_SetTxParams+0x2e>
        {
          power = max_power;
 800916a:	68fb      	ldr	r3, [r7, #12]
 800916c:	71bb      	strb	r3, [r7, #6]
        }
        if (max_power == 14)
 800916e:	68fb      	ldr	r3, [r7, #12]
 8009170:	2b0e      	cmp	r3, #14
 8009172:	d10e      	bne.n	8009192 <SUBGRF_SetTxParams+0x52>
        {
            SUBGRF_SetPaConfig(0x04, 0x00, 0x01, 0x01);
 8009174:	2301      	movs	r3, #1
 8009176:	2201      	movs	r2, #1
 8009178:	2100      	movs	r1, #0
 800917a:	2004      	movs	r0, #4
 800917c:	f7ff fef6 	bl	8008f6c <SUBGRF_SetPaConfig>
            power = 0x0E - (max_power - power);
 8009180:	79ba      	ldrb	r2, [r7, #6]
 8009182:	68fb      	ldr	r3, [r7, #12]
 8009184:	b2db      	uxtb	r3, r3
 8009186:	1ad3      	subs	r3, r2, r3
 8009188:	b2db      	uxtb	r3, r3
 800918a:	330e      	adds	r3, #14
 800918c:	b2db      	uxtb	r3, r3
 800918e:	71bb      	strb	r3, [r7, #6]
 8009190:	e01f      	b.n	80091d2 <SUBGRF_SetTxParams+0x92>
        }
        else if (max_power == 10)
 8009192:	68fb      	ldr	r3, [r7, #12]
 8009194:	2b0a      	cmp	r3, #10
 8009196:	d10e      	bne.n	80091b6 <SUBGRF_SetTxParams+0x76>
        {
            SUBGRF_SetPaConfig(0x01, 0x00, 0x01, 0x01);
 8009198:	2301      	movs	r3, #1
 800919a:	2201      	movs	r2, #1
 800919c:	2100      	movs	r1, #0
 800919e:	2001      	movs	r0, #1
 80091a0:	f7ff fee4 	bl	8008f6c <SUBGRF_SetPaConfig>
            power = 0x0D - (max_power - power);
 80091a4:	79ba      	ldrb	r2, [r7, #6]
 80091a6:	68fb      	ldr	r3, [r7, #12]
 80091a8:	b2db      	uxtb	r3, r3
 80091aa:	1ad3      	subs	r3, r2, r3
 80091ac:	b2db      	uxtb	r3, r3
 80091ae:	330d      	adds	r3, #13
 80091b0:	b2db      	uxtb	r3, r3
 80091b2:	71bb      	strb	r3, [r7, #6]
 80091b4:	e00d      	b.n	80091d2 <SUBGRF_SetTxParams+0x92>
        }
        else /*default 15dBm*/
        {
            SUBGRF_SetPaConfig(0x07, 0x00, 0x01, 0x01);
 80091b6:	2301      	movs	r3, #1
 80091b8:	2201      	movs	r2, #1
 80091ba:	2100      	movs	r1, #0
 80091bc:	2007      	movs	r0, #7
 80091be:	f7ff fed5 	bl	8008f6c <SUBGRF_SetPaConfig>
            power = 0x0E - (max_power - power);
 80091c2:	79ba      	ldrb	r2, [r7, #6]
 80091c4:	68fb      	ldr	r3, [r7, #12]
 80091c6:	b2db      	uxtb	r3, r3
 80091c8:	1ad3      	subs	r3, r2, r3
 80091ca:	b2db      	uxtb	r3, r3
 80091cc:	330e      	adds	r3, #14
 80091ce:	b2db      	uxtb	r3, r3
 80091d0:	71bb      	strb	r3, [r7, #6]
        }
        if (power < -17)
 80091d2:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80091d6:	f113 0f11 	cmn.w	r3, #17
 80091da:	da01      	bge.n	80091e0 <SUBGRF_SetTxParams+0xa0>
        {
            power = -17;
 80091dc:	23ef      	movs	r3, #239	@ 0xef
 80091de:	71bb      	strb	r3, [r7, #6]
        }
        SUBGRF_WriteRegister(REG_OCP, 0x18);   /* current max is 80 mA for the whole device*/
 80091e0:	2118      	movs	r1, #24
 80091e2:	f640 00e7 	movw	r0, #2279	@ 0x8e7
 80091e6:	f000 fa8d 	bl	8009704 <SUBGRF_WriteRegister>
 80091ea:	e067      	b.n	80092bc <SUBGRF_SetTxParams+0x17c>
    }
    else /* rfo_hp*/
    {
        /* WORKAROUND - Better Resistance of the RFO High Power Tx to Antenna Mismatch, see STM32WL Erratasheet*/
        SUBGRF_WriteRegister(REG_TX_CLAMP, SUBGRF_ReadRegister(REG_TX_CLAMP) | (0x0F << 1));
 80091ec:	f640 00d8 	movw	r0, #2264	@ 0x8d8
 80091f0:	f000 faaa 	bl	8009748 <SUBGRF_ReadRegister>
 80091f4:	4603      	mov	r3, r0
 80091f6:	f043 031e 	orr.w	r3, r3, #30
 80091fa:	b2db      	uxtb	r3, r3
 80091fc:	4619      	mov	r1, r3
 80091fe:	f640 00d8 	movw	r0, #2264	@ 0x8d8
 8009202:	f000 fa7f 	bl	8009704 <SUBGRF_WriteRegister>
        /* WORKAROUND END*/
        max_power = RBI_GetRFOMaxPowerConfig(RBI_RFO_HP_MAXPOWER);
 8009206:	2001      	movs	r0, #1
 8009208:	f000 fdf9 	bl	8009dfe <RBI_GetRFOMaxPowerConfig>
 800920c:	60f8      	str	r0, [r7, #12]
        if (power > max_power)
 800920e:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8009212:	68fa      	ldr	r2, [r7, #12]
 8009214:	429a      	cmp	r2, r3
 8009216:	da01      	bge.n	800921c <SUBGRF_SetTxParams+0xdc>
        {
            power = max_power;
 8009218:	68fb      	ldr	r3, [r7, #12]
 800921a:	71bb      	strb	r3, [r7, #6]
        }
        if (max_power == 20)
 800921c:	68fb      	ldr	r3, [r7, #12]
 800921e:	2b14      	cmp	r3, #20
 8009220:	d10e      	bne.n	8009240 <SUBGRF_SetTxParams+0x100>
        {
            SUBGRF_SetPaConfig(0x03, 0x05, 0x00, 0x01);
 8009222:	2301      	movs	r3, #1
 8009224:	2200      	movs	r2, #0
 8009226:	2105      	movs	r1, #5
 8009228:	2003      	movs	r0, #3
 800922a:	f7ff fe9f 	bl	8008f6c <SUBGRF_SetPaConfig>
            power = 0x16 - (max_power - power);
 800922e:	79ba      	ldrb	r2, [r7, #6]
 8009230:	68fb      	ldr	r3, [r7, #12]
 8009232:	b2db      	uxtb	r3, r3
 8009234:	1ad3      	subs	r3, r2, r3
 8009236:	b2db      	uxtb	r3, r3
 8009238:	3316      	adds	r3, #22
 800923a:	b2db      	uxtb	r3, r3
 800923c:	71bb      	strb	r3, [r7, #6]
 800923e:	e031      	b.n	80092a4 <SUBGRF_SetTxParams+0x164>
        }
        else if (max_power == 17)
 8009240:	68fb      	ldr	r3, [r7, #12]
 8009242:	2b11      	cmp	r3, #17
 8009244:	d10e      	bne.n	8009264 <SUBGRF_SetTxParams+0x124>
        {
            SUBGRF_SetPaConfig(0x02, 0x03, 0x00, 0x01);
 8009246:	2301      	movs	r3, #1
 8009248:	2200      	movs	r2, #0
 800924a:	2103      	movs	r1, #3
 800924c:	2002      	movs	r0, #2
 800924e:	f7ff fe8d 	bl	8008f6c <SUBGRF_SetPaConfig>
            power = 0x16 - (max_power - power);
 8009252:	79ba      	ldrb	r2, [r7, #6]
 8009254:	68fb      	ldr	r3, [r7, #12]
 8009256:	b2db      	uxtb	r3, r3
 8009258:	1ad3      	subs	r3, r2, r3
 800925a:	b2db      	uxtb	r3, r3
 800925c:	3316      	adds	r3, #22
 800925e:	b2db      	uxtb	r3, r3
 8009260:	71bb      	strb	r3, [r7, #6]
 8009262:	e01f      	b.n	80092a4 <SUBGRF_SetTxParams+0x164>
        }
        else if (max_power == 14)
 8009264:	68fb      	ldr	r3, [r7, #12]
 8009266:	2b0e      	cmp	r3, #14
 8009268:	d10e      	bne.n	8009288 <SUBGRF_SetTxParams+0x148>
        {
            SUBGRF_SetPaConfig(0x02, 0x02, 0x00, 0x01);
 800926a:	2301      	movs	r3, #1
 800926c:	2200      	movs	r2, #0
 800926e:	2102      	movs	r1, #2
 8009270:	2002      	movs	r0, #2
 8009272:	f7ff fe7b 	bl	8008f6c <SUBGRF_SetPaConfig>
            power = 0x0E - (max_power - power);
 8009276:	79ba      	ldrb	r2, [r7, #6]
 8009278:	68fb      	ldr	r3, [r7, #12]
 800927a:	b2db      	uxtb	r3, r3
 800927c:	1ad3      	subs	r3, r2, r3
 800927e:	b2db      	uxtb	r3, r3
 8009280:	330e      	adds	r3, #14
 8009282:	b2db      	uxtb	r3, r3
 8009284:	71bb      	strb	r3, [r7, #6]
 8009286:	e00d      	b.n	80092a4 <SUBGRF_SetTxParams+0x164>
        }
        else /*22dBm*/
        {
            SUBGRF_SetPaConfig(0x04, 0x07, 0x00, 0x01);
 8009288:	2301      	movs	r3, #1
 800928a:	2200      	movs	r2, #0
 800928c:	2107      	movs	r1, #7
 800928e:	2004      	movs	r0, #4
 8009290:	f7ff fe6c 	bl	8008f6c <SUBGRF_SetPaConfig>
            power = 0x16 - (max_power - power);
 8009294:	79ba      	ldrb	r2, [r7, #6]
 8009296:	68fb      	ldr	r3, [r7, #12]
 8009298:	b2db      	uxtb	r3, r3
 800929a:	1ad3      	subs	r3, r2, r3
 800929c:	b2db      	uxtb	r3, r3
 800929e:	3316      	adds	r3, #22
 80092a0:	b2db      	uxtb	r3, r3
 80092a2:	71bb      	strb	r3, [r7, #6]
        }
        if (power < -9)
 80092a4:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80092a8:	f113 0f09 	cmn.w	r3, #9
 80092ac:	da01      	bge.n	80092b2 <SUBGRF_SetTxParams+0x172>
        {
            power = -9;
 80092ae:	23f7      	movs	r3, #247	@ 0xf7
 80092b0:	71bb      	strb	r3, [r7, #6]
        }
        SUBGRF_WriteRegister(REG_OCP, 0x38);   /*current max 160mA for the whole device*/
 80092b2:	2138      	movs	r1, #56	@ 0x38
 80092b4:	f640 00e7 	movw	r0, #2279	@ 0x8e7
 80092b8:	f000 fa24 	bl	8009704 <SUBGRF_WriteRegister>
    }
    buf[0] = power;
 80092bc:	79bb      	ldrb	r3, [r7, #6]
 80092be:	723b      	strb	r3, [r7, #8]
    buf[1] = (uint8_t)rampTime;
 80092c0:	797b      	ldrb	r3, [r7, #5]
 80092c2:	727b      	strb	r3, [r7, #9]
    SUBGRF_WriteCommand(RADIO_SET_TXPARAMS, buf, 2);
 80092c4:	f107 0308 	add.w	r3, r7, #8
 80092c8:	2202      	movs	r2, #2
 80092ca:	4619      	mov	r1, r3
 80092cc:	208e      	movs	r0, #142	@ 0x8e
 80092ce:	f000 fae3 	bl	8009898 <SUBGRF_WriteCommand>
}
 80092d2:	bf00      	nop
 80092d4:	3710      	adds	r7, #16
 80092d6:	46bd      	mov	sp, r7
 80092d8:	bd80      	pop	{r7, pc}
	...

080092dc <SUBGRF_SetModulationParams>:

void SUBGRF_SetModulationParams( ModulationParams_t *modulationParams )
{
 80092dc:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80092e0:	b086      	sub	sp, #24
 80092e2:	af00      	add	r7, sp, #0
 80092e4:	6078      	str	r0, [r7, #4]
    uint8_t n;
    uint32_t tempVal = 0;
 80092e6:	2300      	movs	r3, #0
 80092e8:	617b      	str	r3, [r7, #20]
    uint8_t buf[8] = { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 };
 80092ea:	f107 0308 	add.w	r3, r7, #8
 80092ee:	2200      	movs	r2, #0
 80092f0:	601a      	str	r2, [r3, #0]
 80092f2:	605a      	str	r2, [r3, #4]

    // Check if required configuration corresponds to the stored packet type
    // If not, silently update radio packet type
    if( PacketType != modulationParams->PacketType )
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	781a      	ldrb	r2, [r3, #0]
 80092f8:	4b5c      	ldr	r3, [pc, #368]	@ (800946c <SUBGRF_SetModulationParams+0x190>)
 80092fa:	781b      	ldrb	r3, [r3, #0]
 80092fc:	429a      	cmp	r2, r3
 80092fe:	d004      	beq.n	800930a <SUBGRF_SetModulationParams+0x2e>
    {
        SUBGRF_SetPacketType( modulationParams->PacketType );
 8009300:	687b      	ldr	r3, [r7, #4]
 8009302:	781b      	ldrb	r3, [r3, #0]
 8009304:	4618      	mov	r0, r3
 8009306:	f7ff fef5 	bl	80090f4 <SUBGRF_SetPacketType>
    }

    switch( modulationParams->PacketType )
 800930a:	687b      	ldr	r3, [r7, #4]
 800930c:	781b      	ldrb	r3, [r3, #0]
 800930e:	2b03      	cmp	r3, #3
 8009310:	f200 80a5 	bhi.w	800945e <SUBGRF_SetModulationParams+0x182>
 8009314:	a201      	add	r2, pc, #4	@ (adr r2, 800931c <SUBGRF_SetModulationParams+0x40>)
 8009316:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800931a:	bf00      	nop
 800931c:	0800932d 	.word	0x0800932d
 8009320:	080093ed 	.word	0x080093ed
 8009324:	080093af 	.word	0x080093af
 8009328:	0800941b 	.word	0x0800941b
    {
    case PACKET_TYPE_GFSK:
        n = 8;
 800932c:	2308      	movs	r3, #8
 800932e:	74fb      	strb	r3, [r7, #19]
        tempVal = ( uint32_t )(( 32 * XTAL_FREQ ) / modulationParams->Params.Gfsk.BitRate );
 8009330:	687b      	ldr	r3, [r7, #4]
 8009332:	685b      	ldr	r3, [r3, #4]
 8009334:	4a4e      	ldr	r2, [pc, #312]	@ (8009470 <SUBGRF_SetModulationParams+0x194>)
 8009336:	fbb2 f3f3 	udiv	r3, r2, r3
 800933a:	617b      	str	r3, [r7, #20]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 800933c:	697b      	ldr	r3, [r7, #20]
 800933e:	0c1b      	lsrs	r3, r3, #16
 8009340:	b2db      	uxtb	r3, r3
 8009342:	723b      	strb	r3, [r7, #8]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 8009344:	697b      	ldr	r3, [r7, #20]
 8009346:	0a1b      	lsrs	r3, r3, #8
 8009348:	b2db      	uxtb	r3, r3
 800934a:	727b      	strb	r3, [r7, #9]
        buf[2] = tempVal & 0xFF;
 800934c:	697b      	ldr	r3, [r7, #20]
 800934e:	b2db      	uxtb	r3, r3
 8009350:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.Gfsk.ModulationShaping;
 8009352:	687b      	ldr	r3, [r7, #4]
 8009354:	7b1b      	ldrb	r3, [r3, #12]
 8009356:	72fb      	strb	r3, [r7, #11]
        buf[4] = modulationParams->Params.Gfsk.Bandwidth;
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	7b5b      	ldrb	r3, [r3, #13]
 800935c:	733b      	strb	r3, [r7, #12]
        SX_FREQ_TO_CHANNEL(tempVal, modulationParams->Params.Gfsk.Fdev);
 800935e:	687b      	ldr	r3, [r7, #4]
 8009360:	689b      	ldr	r3, [r3, #8]
 8009362:	2200      	movs	r2, #0
 8009364:	461c      	mov	r4, r3
 8009366:	4615      	mov	r5, r2
 8009368:	ea4f 19d4 	mov.w	r9, r4, lsr #7
 800936c:	ea4f 6844 	mov.w	r8, r4, lsl #25
 8009370:	4a40      	ldr	r2, [pc, #256]	@ (8009474 <SUBGRF_SetModulationParams+0x198>)
 8009372:	f04f 0300 	mov.w	r3, #0
 8009376:	4640      	mov	r0, r8
 8009378:	4649      	mov	r1, r9
 800937a:	f7f6 ff05 	bl	8000188 <__aeabi_uldivmod>
 800937e:	4602      	mov	r2, r0
 8009380:	460b      	mov	r3, r1
 8009382:	4613      	mov	r3, r2
 8009384:	617b      	str	r3, [r7, #20]
        buf[5] = ( tempVal >> 16 ) & 0xFF;
 8009386:	697b      	ldr	r3, [r7, #20]
 8009388:	0c1b      	lsrs	r3, r3, #16
 800938a:	b2db      	uxtb	r3, r3
 800938c:	737b      	strb	r3, [r7, #13]
        buf[6] = ( tempVal >> 8 ) & 0xFF;
 800938e:	697b      	ldr	r3, [r7, #20]
 8009390:	0a1b      	lsrs	r3, r3, #8
 8009392:	b2db      	uxtb	r3, r3
 8009394:	73bb      	strb	r3, [r7, #14]
        buf[7] = ( tempVal& 0xFF );
 8009396:	697b      	ldr	r3, [r7, #20]
 8009398:	b2db      	uxtb	r3, r3
 800939a:	73fb      	strb	r3, [r7, #15]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 800939c:	7cfb      	ldrb	r3, [r7, #19]
 800939e:	b29a      	uxth	r2, r3
 80093a0:	f107 0308 	add.w	r3, r7, #8
 80093a4:	4619      	mov	r1, r3
 80093a6:	208b      	movs	r0, #139	@ 0x8b
 80093a8:	f000 fa76 	bl	8009898 <SUBGRF_WriteCommand>
        break;
 80093ac:	e058      	b.n	8009460 <SUBGRF_SetModulationParams+0x184>
    case PACKET_TYPE_BPSK:
        n = 4;
 80093ae:	2304      	movs	r3, #4
 80093b0:	74fb      	strb	r3, [r7, #19]
        tempVal = ( uint32_t ) (( 32 * XTAL_FREQ) / modulationParams->Params.Bpsk.BitRate );
 80093b2:	687b      	ldr	r3, [r7, #4]
 80093b4:	691b      	ldr	r3, [r3, #16]
 80093b6:	4a2e      	ldr	r2, [pc, #184]	@ (8009470 <SUBGRF_SetModulationParams+0x194>)
 80093b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80093bc:	617b      	str	r3, [r7, #20]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 80093be:	697b      	ldr	r3, [r7, #20]
 80093c0:	0c1b      	lsrs	r3, r3, #16
 80093c2:	b2db      	uxtb	r3, r3
 80093c4:	723b      	strb	r3, [r7, #8]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 80093c6:	697b      	ldr	r3, [r7, #20]
 80093c8:	0a1b      	lsrs	r3, r3, #8
 80093ca:	b2db      	uxtb	r3, r3
 80093cc:	727b      	strb	r3, [r7, #9]
        buf[2] = tempVal & 0xFF;
 80093ce:	697b      	ldr	r3, [r7, #20]
 80093d0:	b2db      	uxtb	r3, r3
 80093d2:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.Bpsk.ModulationShaping;
 80093d4:	687b      	ldr	r3, [r7, #4]
 80093d6:	7d1b      	ldrb	r3, [r3, #20]
 80093d8:	72fb      	strb	r3, [r7, #11]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 80093da:	7cfb      	ldrb	r3, [r7, #19]
 80093dc:	b29a      	uxth	r2, r3
 80093de:	f107 0308 	add.w	r3, r7, #8
 80093e2:	4619      	mov	r1, r3
 80093e4:	208b      	movs	r0, #139	@ 0x8b
 80093e6:	f000 fa57 	bl	8009898 <SUBGRF_WriteCommand>
        break;
 80093ea:	e039      	b.n	8009460 <SUBGRF_SetModulationParams+0x184>
    case PACKET_TYPE_LORA:
        n = 4;
 80093ec:	2304      	movs	r3, #4
 80093ee:	74fb      	strb	r3, [r7, #19]
        buf[0] = modulationParams->Params.LoRa.SpreadingFactor;
 80093f0:	687b      	ldr	r3, [r7, #4]
 80093f2:	7e1b      	ldrb	r3, [r3, #24]
 80093f4:	723b      	strb	r3, [r7, #8]
        buf[1] = modulationParams->Params.LoRa.Bandwidth;
 80093f6:	687b      	ldr	r3, [r7, #4]
 80093f8:	7e5b      	ldrb	r3, [r3, #25]
 80093fa:	727b      	strb	r3, [r7, #9]
        buf[2] = modulationParams->Params.LoRa.CodingRate;
 80093fc:	687b      	ldr	r3, [r7, #4]
 80093fe:	7e9b      	ldrb	r3, [r3, #26]
 8009400:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.LoRa.LowDatarateOptimize;
 8009402:	687b      	ldr	r3, [r7, #4]
 8009404:	7edb      	ldrb	r3, [r3, #27]
 8009406:	72fb      	strb	r3, [r7, #11]

        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 8009408:	7cfb      	ldrb	r3, [r7, #19]
 800940a:	b29a      	uxth	r2, r3
 800940c:	f107 0308 	add.w	r3, r7, #8
 8009410:	4619      	mov	r1, r3
 8009412:	208b      	movs	r0, #139	@ 0x8b
 8009414:	f000 fa40 	bl	8009898 <SUBGRF_WriteCommand>

        break;
 8009418:	e022      	b.n	8009460 <SUBGRF_SetModulationParams+0x184>
    case PACKET_TYPE_GMSK:
        n = 5;
 800941a:	2305      	movs	r3, #5
 800941c:	74fb      	strb	r3, [r7, #19]
        tempVal = ( uint32_t )(( 32 *XTAL_FREQ) / modulationParams->Params.Gfsk.BitRate );
 800941e:	687b      	ldr	r3, [r7, #4]
 8009420:	685b      	ldr	r3, [r3, #4]
 8009422:	4a13      	ldr	r2, [pc, #76]	@ (8009470 <SUBGRF_SetModulationParams+0x194>)
 8009424:	fbb2 f3f3 	udiv	r3, r2, r3
 8009428:	617b      	str	r3, [r7, #20]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 800942a:	697b      	ldr	r3, [r7, #20]
 800942c:	0c1b      	lsrs	r3, r3, #16
 800942e:	b2db      	uxtb	r3, r3
 8009430:	723b      	strb	r3, [r7, #8]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 8009432:	697b      	ldr	r3, [r7, #20]
 8009434:	0a1b      	lsrs	r3, r3, #8
 8009436:	b2db      	uxtb	r3, r3
 8009438:	727b      	strb	r3, [r7, #9]
        buf[2] = tempVal & 0xFF;
 800943a:	697b      	ldr	r3, [r7, #20]
 800943c:	b2db      	uxtb	r3, r3
 800943e:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.Gfsk.ModulationShaping;
 8009440:	687b      	ldr	r3, [r7, #4]
 8009442:	7b1b      	ldrb	r3, [r3, #12]
 8009444:	72fb      	strb	r3, [r7, #11]
        buf[4] = modulationParams->Params.Gfsk.Bandwidth;
 8009446:	687b      	ldr	r3, [r7, #4]
 8009448:	7b5b      	ldrb	r3, [r3, #13]
 800944a:	733b      	strb	r3, [r7, #12]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 800944c:	7cfb      	ldrb	r3, [r7, #19]
 800944e:	b29a      	uxth	r2, r3
 8009450:	f107 0308 	add.w	r3, r7, #8
 8009454:	4619      	mov	r1, r3
 8009456:	208b      	movs	r0, #139	@ 0x8b
 8009458:	f000 fa1e 	bl	8009898 <SUBGRF_WriteCommand>
        break;
 800945c:	e000      	b.n	8009460 <SUBGRF_SetModulationParams+0x184>
    default:
    case PACKET_TYPE_NONE:
      break;
 800945e:	bf00      	nop
    }
}
 8009460:	bf00      	nop
 8009462:	3718      	adds	r7, #24
 8009464:	46bd      	mov	sp, r7
 8009466:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800946a:	bf00      	nop
 800946c:	20000349 	.word	0x20000349
 8009470:	3d090000 	.word	0x3d090000
 8009474:	01e84800 	.word	0x01e84800

08009478 <SUBGRF_SetPacketParams>:

void SUBGRF_SetPacketParams( PacketParams_t *packetParams )
{
 8009478:	b580      	push	{r7, lr}
 800947a:	b086      	sub	sp, #24
 800947c:	af00      	add	r7, sp, #0
 800947e:	6078      	str	r0, [r7, #4]
    uint8_t n;
    uint8_t crcVal = 0;
 8009480:	2300      	movs	r3, #0
 8009482:	75bb      	strb	r3, [r7, #22]
    uint8_t buf[9] = { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 };
 8009484:	f107 030c 	add.w	r3, r7, #12
 8009488:	2200      	movs	r2, #0
 800948a:	601a      	str	r2, [r3, #0]
 800948c:	605a      	str	r2, [r3, #4]
 800948e:	721a      	strb	r2, [r3, #8]

    // Check if required configuration corresponds to the stored packet type
    // If not, silently update radio packet type
    if( PacketType != packetParams->PacketType )
 8009490:	687b      	ldr	r3, [r7, #4]
 8009492:	781a      	ldrb	r2, [r3, #0]
 8009494:	4b44      	ldr	r3, [pc, #272]	@ (80095a8 <SUBGRF_SetPacketParams+0x130>)
 8009496:	781b      	ldrb	r3, [r3, #0]
 8009498:	429a      	cmp	r2, r3
 800949a:	d004      	beq.n	80094a6 <SUBGRF_SetPacketParams+0x2e>
    {
        SUBGRF_SetPacketType( packetParams->PacketType );
 800949c:	687b      	ldr	r3, [r7, #4]
 800949e:	781b      	ldrb	r3, [r3, #0]
 80094a0:	4618      	mov	r0, r3
 80094a2:	f7ff fe27 	bl	80090f4 <SUBGRF_SetPacketType>
    }

    switch( packetParams->PacketType )
 80094a6:	687b      	ldr	r3, [r7, #4]
 80094a8:	781b      	ldrb	r3, [r3, #0]
 80094aa:	2b03      	cmp	r3, #3
 80094ac:	d878      	bhi.n	80095a0 <SUBGRF_SetPacketParams+0x128>
 80094ae:	a201      	add	r2, pc, #4	@ (adr r2, 80094b4 <SUBGRF_SetPacketParams+0x3c>)
 80094b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80094b4:	080094c5 	.word	0x080094c5
 80094b8:	08009555 	.word	0x08009555
 80094bc:	08009549 	.word	0x08009549
 80094c0:	080094c5 	.word	0x080094c5
    {
    case PACKET_TYPE_GMSK:
    case PACKET_TYPE_GFSK:
        if( packetParams->Params.Gfsk.CrcLength == RADIO_CRC_2_BYTES_IBM )
 80094c4:	687b      	ldr	r3, [r7, #4]
 80094c6:	7a5b      	ldrb	r3, [r3, #9]
 80094c8:	2bf1      	cmp	r3, #241	@ 0xf1
 80094ca:	d10a      	bne.n	80094e2 <SUBGRF_SetPacketParams+0x6a>
        {
            SUBGRF_SetCrcSeed( CRC_IBM_SEED );
 80094cc:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 80094d0:	f7ff faa6 	bl	8008a20 <SUBGRF_SetCrcSeed>
            SUBGRF_SetCrcPolynomial( CRC_POLYNOMIAL_IBM );
 80094d4:	f248 0005 	movw	r0, #32773	@ 0x8005
 80094d8:	f7ff fac2 	bl	8008a60 <SUBGRF_SetCrcPolynomial>
            crcVal = RADIO_CRC_2_BYTES;
 80094dc:	2302      	movs	r3, #2
 80094de:	75bb      	strb	r3, [r7, #22]
 80094e0:	e011      	b.n	8009506 <SUBGRF_SetPacketParams+0x8e>
        }
        else if( packetParams->Params.Gfsk.CrcLength == RADIO_CRC_2_BYTES_CCIT )
 80094e2:	687b      	ldr	r3, [r7, #4]
 80094e4:	7a5b      	ldrb	r3, [r3, #9]
 80094e6:	2bf2      	cmp	r3, #242	@ 0xf2
 80094e8:	d10a      	bne.n	8009500 <SUBGRF_SetPacketParams+0x88>
        {
            SUBGRF_SetCrcSeed( CRC_CCITT_SEED );
 80094ea:	f641 500f 	movw	r0, #7439	@ 0x1d0f
 80094ee:	f7ff fa97 	bl	8008a20 <SUBGRF_SetCrcSeed>
            SUBGRF_SetCrcPolynomial( CRC_POLYNOMIAL_CCITT );
 80094f2:	f241 0021 	movw	r0, #4129	@ 0x1021
 80094f6:	f7ff fab3 	bl	8008a60 <SUBGRF_SetCrcPolynomial>
            crcVal = RADIO_CRC_2_BYTES_INV;
 80094fa:	2306      	movs	r3, #6
 80094fc:	75bb      	strb	r3, [r7, #22]
 80094fe:	e002      	b.n	8009506 <SUBGRF_SetPacketParams+0x8e>
        }
        else
        {
            crcVal = packetParams->Params.Gfsk.CrcLength;
 8009500:	687b      	ldr	r3, [r7, #4]
 8009502:	7a5b      	ldrb	r3, [r3, #9]
 8009504:	75bb      	strb	r3, [r7, #22]
        }
        n = 9;
 8009506:	2309      	movs	r3, #9
 8009508:	75fb      	strb	r3, [r7, #23]
        buf[0] = ( packetParams->Params.Gfsk.PreambleLength >> 8 ) & 0xFF;
 800950a:	687b      	ldr	r3, [r7, #4]
 800950c:	885b      	ldrh	r3, [r3, #2]
 800950e:	0a1b      	lsrs	r3, r3, #8
 8009510:	b29b      	uxth	r3, r3
 8009512:	b2db      	uxtb	r3, r3
 8009514:	733b      	strb	r3, [r7, #12]
        buf[1] = packetParams->Params.Gfsk.PreambleLength;
 8009516:	687b      	ldr	r3, [r7, #4]
 8009518:	885b      	ldrh	r3, [r3, #2]
 800951a:	b2db      	uxtb	r3, r3
 800951c:	737b      	strb	r3, [r7, #13]
        buf[2] = packetParams->Params.Gfsk.PreambleMinDetect;
 800951e:	687b      	ldr	r3, [r7, #4]
 8009520:	791b      	ldrb	r3, [r3, #4]
 8009522:	73bb      	strb	r3, [r7, #14]
        buf[3] = ( packetParams->Params.Gfsk.SyncWordLength /*<< 3*/ ); // convert from byte to bit
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	795b      	ldrb	r3, [r3, #5]
 8009528:	73fb      	strb	r3, [r7, #15]
        buf[4] = packetParams->Params.Gfsk.AddrComp;
 800952a:	687b      	ldr	r3, [r7, #4]
 800952c:	799b      	ldrb	r3, [r3, #6]
 800952e:	743b      	strb	r3, [r7, #16]
        buf[5] = packetParams->Params.Gfsk.HeaderType;
 8009530:	687b      	ldr	r3, [r7, #4]
 8009532:	79db      	ldrb	r3, [r3, #7]
 8009534:	747b      	strb	r3, [r7, #17]
        buf[6] = packetParams->Params.Gfsk.PayloadLength;
 8009536:	687b      	ldr	r3, [r7, #4]
 8009538:	7a1b      	ldrb	r3, [r3, #8]
 800953a:	74bb      	strb	r3, [r7, #18]
        buf[7] = crcVal;
 800953c:	7dbb      	ldrb	r3, [r7, #22]
 800953e:	74fb      	strb	r3, [r7, #19]
        buf[8] = packetParams->Params.Gfsk.DcFree;
 8009540:	687b      	ldr	r3, [r7, #4]
 8009542:	7a9b      	ldrb	r3, [r3, #10]
 8009544:	753b      	strb	r3, [r7, #20]
        break;
 8009546:	e022      	b.n	800958e <SUBGRF_SetPacketParams+0x116>
    case PACKET_TYPE_BPSK:
        n = 1;
 8009548:	2301      	movs	r3, #1
 800954a:	75fb      	strb	r3, [r7, #23]
        buf[0] = packetParams->Params.Bpsk.PayloadLength;
 800954c:	687b      	ldr	r3, [r7, #4]
 800954e:	7b1b      	ldrb	r3, [r3, #12]
 8009550:	733b      	strb	r3, [r7, #12]
        break;
 8009552:	e01c      	b.n	800958e <SUBGRF_SetPacketParams+0x116>
    case PACKET_TYPE_LORA:
        n = 6;
 8009554:	2306      	movs	r3, #6
 8009556:	75fb      	strb	r3, [r7, #23]
        buf[0] = ( packetParams->Params.LoRa.PreambleLength >> 8 ) & 0xFF;
 8009558:	687b      	ldr	r3, [r7, #4]
 800955a:	89db      	ldrh	r3, [r3, #14]
 800955c:	0a1b      	lsrs	r3, r3, #8
 800955e:	b29b      	uxth	r3, r3
 8009560:	b2db      	uxtb	r3, r3
 8009562:	733b      	strb	r3, [r7, #12]
        buf[1] = packetParams->Params.LoRa.PreambleLength;
 8009564:	687b      	ldr	r3, [r7, #4]
 8009566:	89db      	ldrh	r3, [r3, #14]
 8009568:	b2db      	uxtb	r3, r3
 800956a:	737b      	strb	r3, [r7, #13]
        buf[2] = LoRaHeaderType = packetParams->Params.LoRa.HeaderType;
 800956c:	687b      	ldr	r3, [r7, #4]
 800956e:	7c1a      	ldrb	r2, [r3, #16]
 8009570:	4b0e      	ldr	r3, [pc, #56]	@ (80095ac <SUBGRF_SetPacketParams+0x134>)
 8009572:	4611      	mov	r1, r2
 8009574:	7019      	strb	r1, [r3, #0]
 8009576:	4613      	mov	r3, r2
 8009578:	73bb      	strb	r3, [r7, #14]
        buf[3] = packetParams->Params.LoRa.PayloadLength;
 800957a:	687b      	ldr	r3, [r7, #4]
 800957c:	7c5b      	ldrb	r3, [r3, #17]
 800957e:	73fb      	strb	r3, [r7, #15]
        buf[4] = packetParams->Params.LoRa.CrcMode;
 8009580:	687b      	ldr	r3, [r7, #4]
 8009582:	7c9b      	ldrb	r3, [r3, #18]
 8009584:	743b      	strb	r3, [r7, #16]
        buf[5] = packetParams->Params.LoRa.InvertIQ;
 8009586:	687b      	ldr	r3, [r7, #4]
 8009588:	7cdb      	ldrb	r3, [r3, #19]
 800958a:	747b      	strb	r3, [r7, #17]
        break;
 800958c:	bf00      	nop
    default:
    case PACKET_TYPE_NONE:
        return;
    }
    SUBGRF_WriteCommand( RADIO_SET_PACKETPARAMS, buf, n );
 800958e:	7dfb      	ldrb	r3, [r7, #23]
 8009590:	b29a      	uxth	r2, r3
 8009592:	f107 030c 	add.w	r3, r7, #12
 8009596:	4619      	mov	r1, r3
 8009598:	208c      	movs	r0, #140	@ 0x8c
 800959a:	f000 f97d 	bl	8009898 <SUBGRF_WriteCommand>
 800959e:	e000      	b.n	80095a2 <SUBGRF_SetPacketParams+0x12a>
        return;
 80095a0:	bf00      	nop
}
 80095a2:	3718      	adds	r7, #24
 80095a4:	46bd      	mov	sp, r7
 80095a6:	bd80      	pop	{r7, pc}
 80095a8:	20000349 	.word	0x20000349
 80095ac:	2000034a 	.word	0x2000034a

080095b0 <SUBGRF_SetBufferBaseAddress>:
    SUBGRF_WriteCommand( RADIO_SET_CADPARAMS, buf, 7 );
    OperatingMode = MODE_CAD;
}

void SUBGRF_SetBufferBaseAddress( uint8_t txBaseAddress, uint8_t rxBaseAddress )
{
 80095b0:	b580      	push	{r7, lr}
 80095b2:	b084      	sub	sp, #16
 80095b4:	af00      	add	r7, sp, #0
 80095b6:	4603      	mov	r3, r0
 80095b8:	460a      	mov	r2, r1
 80095ba:	71fb      	strb	r3, [r7, #7]
 80095bc:	4613      	mov	r3, r2
 80095be:	71bb      	strb	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = txBaseAddress;
 80095c0:	79fb      	ldrb	r3, [r7, #7]
 80095c2:	733b      	strb	r3, [r7, #12]
    buf[1] = rxBaseAddress;
 80095c4:	79bb      	ldrb	r3, [r7, #6]
 80095c6:	737b      	strb	r3, [r7, #13]
    SUBGRF_WriteCommand( RADIO_SET_BUFFERBASEADDRESS, buf, 2 );
 80095c8:	f107 030c 	add.w	r3, r7, #12
 80095cc:	2202      	movs	r2, #2
 80095ce:	4619      	mov	r1, r3
 80095d0:	208f      	movs	r0, #143	@ 0x8f
 80095d2:	f000 f961 	bl	8009898 <SUBGRF_WriteCommand>
}
 80095d6:	bf00      	nop
 80095d8:	3710      	adds	r7, #16
 80095da:	46bd      	mov	sp, r7
 80095dc:	bd80      	pop	{r7, pc}

080095de <SUBGRF_GetRssiInst>:
    status.Fields.ChipMode = ( stat & ( 0x07 << 4 ) ) >> 4;
    return status;
}

int8_t SUBGRF_GetRssiInst( void )
{
 80095de:	b580      	push	{r7, lr}
 80095e0:	b082      	sub	sp, #8
 80095e2:	af00      	add	r7, sp, #0
    uint8_t buf[1];
    int8_t rssi = 0;
 80095e4:	2300      	movs	r3, #0
 80095e6:	71fb      	strb	r3, [r7, #7]

    SUBGRF_ReadCommand( RADIO_GET_RSSIINST, buf, 1 );
 80095e8:	1d3b      	adds	r3, r7, #4
 80095ea:	2201      	movs	r2, #1
 80095ec:	4619      	mov	r1, r3
 80095ee:	2015      	movs	r0, #21
 80095f0:	f000 f974 	bl	80098dc <SUBGRF_ReadCommand>
    rssi = -buf[0] >> 1;
 80095f4:	793b      	ldrb	r3, [r7, #4]
 80095f6:	425b      	negs	r3, r3
 80095f8:	105b      	asrs	r3, r3, #1
 80095fa:	71fb      	strb	r3, [r7, #7]
    return rssi;
 80095fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 8009600:	4618      	mov	r0, r3
 8009602:	3708      	adds	r7, #8
 8009604:	46bd      	mov	sp, r7
 8009606:	bd80      	pop	{r7, pc}

08009608 <SUBGRF_GetRxBufferStatus>:

void SUBGRF_GetRxBufferStatus( uint8_t *payloadLength, uint8_t *rxStartBufferPointer )
{
 8009608:	b580      	push	{r7, lr}
 800960a:	b084      	sub	sp, #16
 800960c:	af00      	add	r7, sp, #0
 800960e:	6078      	str	r0, [r7, #4]
 8009610:	6039      	str	r1, [r7, #0]
    uint8_t status[2];

    SUBGRF_ReadCommand( RADIO_GET_RXBUFFERSTATUS, status, 2 );
 8009612:	f107 030c 	add.w	r3, r7, #12
 8009616:	2202      	movs	r2, #2
 8009618:	4619      	mov	r1, r3
 800961a:	2013      	movs	r0, #19
 800961c:	f000 f95e 	bl	80098dc <SUBGRF_ReadCommand>

    // In case of LORA fixed header, the payloadLength is obtained by reading
    // the register REG_LR_PAYLOADLENGTH
    if( ( SUBGRF_GetPacketType( ) == PACKET_TYPE_LORA ) && ( LoRaHeaderType == LORA_PACKET_FIXED_LENGTH ) )
 8009620:	f7ff fd84 	bl	800912c <SUBGRF_GetPacketType>
 8009624:	4603      	mov	r3, r0
 8009626:	2b01      	cmp	r3, #1
 8009628:	d10d      	bne.n	8009646 <SUBGRF_GetRxBufferStatus+0x3e>
 800962a:	4b0c      	ldr	r3, [pc, #48]	@ (800965c <SUBGRF_GetRxBufferStatus+0x54>)
 800962c:	781b      	ldrb	r3, [r3, #0]
 800962e:	b2db      	uxtb	r3, r3
 8009630:	2b01      	cmp	r3, #1
 8009632:	d108      	bne.n	8009646 <SUBGRF_GetRxBufferStatus+0x3e>
    {
        *payloadLength = SUBGRF_ReadRegister( REG_LR_PAYLOADLENGTH );
 8009634:	f240 7002 	movw	r0, #1794	@ 0x702
 8009638:	f000 f886 	bl	8009748 <SUBGRF_ReadRegister>
 800963c:	4603      	mov	r3, r0
 800963e:	461a      	mov	r2, r3
 8009640:	687b      	ldr	r3, [r7, #4]
 8009642:	701a      	strb	r2, [r3, #0]
 8009644:	e002      	b.n	800964c <SUBGRF_GetRxBufferStatus+0x44>
    }
    else
    {
        *payloadLength = status[0];
 8009646:	7b3a      	ldrb	r2, [r7, #12]
 8009648:	687b      	ldr	r3, [r7, #4]
 800964a:	701a      	strb	r2, [r3, #0]
    }
    *rxStartBufferPointer = status[1];
 800964c:	7b7a      	ldrb	r2, [r7, #13]
 800964e:	683b      	ldr	r3, [r7, #0]
 8009650:	701a      	strb	r2, [r3, #0]
}
 8009652:	bf00      	nop
 8009654:	3710      	adds	r7, #16
 8009656:	46bd      	mov	sp, r7
 8009658:	bd80      	pop	{r7, pc}
 800965a:	bf00      	nop
 800965c:	2000034a 	.word	0x2000034a

08009660 <SUBGRF_GetPacketStatus>:

void SUBGRF_GetPacketStatus( PacketStatus_t *pktStatus )
{
 8009660:	b580      	push	{r7, lr}
 8009662:	b084      	sub	sp, #16
 8009664:	af00      	add	r7, sp, #0
 8009666:	6078      	str	r0, [r7, #4]
    uint8_t status[3];

    SUBGRF_ReadCommand( RADIO_GET_PACKETSTATUS, status, 3 );
 8009668:	f107 030c 	add.w	r3, r7, #12
 800966c:	2203      	movs	r2, #3
 800966e:	4619      	mov	r1, r3
 8009670:	2014      	movs	r0, #20
 8009672:	f000 f933 	bl	80098dc <SUBGRF_ReadCommand>

    pktStatus->packetType = SUBGRF_GetPacketType( );
 8009676:	f7ff fd59 	bl	800912c <SUBGRF_GetPacketType>
 800967a:	4603      	mov	r3, r0
 800967c:	461a      	mov	r2, r3
 800967e:	687b      	ldr	r3, [r7, #4]
 8009680:	701a      	strb	r2, [r3, #0]
    switch( pktStatus->packetType )
 8009682:	687b      	ldr	r3, [r7, #4]
 8009684:	781b      	ldrb	r3, [r3, #0]
 8009686:	2b00      	cmp	r3, #0
 8009688:	d002      	beq.n	8009690 <SUBGRF_GetPacketStatus+0x30>
 800968a:	2b01      	cmp	r3, #1
 800968c:	d013      	beq.n	80096b6 <SUBGRF_GetPacketStatus+0x56>
 800968e:	e02a      	b.n	80096e6 <SUBGRF_GetPacketStatus+0x86>
    {
        case PACKET_TYPE_GFSK:
            pktStatus->Params.Gfsk.RxStatus = status[0];
 8009690:	7b3a      	ldrb	r2, [r7, #12]
 8009692:	687b      	ldr	r3, [r7, #4]
 8009694:	711a      	strb	r2, [r3, #4]
            pktStatus->Params.Gfsk.RssiSync = -status[1] >> 1;
 8009696:	7b7b      	ldrb	r3, [r7, #13]
 8009698:	425b      	negs	r3, r3
 800969a:	105b      	asrs	r3, r3, #1
 800969c:	b25a      	sxtb	r2, r3
 800969e:	687b      	ldr	r3, [r7, #4]
 80096a0:	719a      	strb	r2, [r3, #6]
            pktStatus->Params.Gfsk.RssiAvg = -status[2] >> 1;
 80096a2:	7bbb      	ldrb	r3, [r7, #14]
 80096a4:	425b      	negs	r3, r3
 80096a6:	105b      	asrs	r3, r3, #1
 80096a8:	b25a      	sxtb	r2, r3
 80096aa:	687b      	ldr	r3, [r7, #4]
 80096ac:	715a      	strb	r2, [r3, #5]
            pktStatus->Params.Gfsk.FreqError = 0;
 80096ae:	687b      	ldr	r3, [r7, #4]
 80096b0:	2200      	movs	r2, #0
 80096b2:	609a      	str	r2, [r3, #8]
            break;
 80096b4:	e020      	b.n	80096f8 <SUBGRF_GetPacketStatus+0x98>

        case PACKET_TYPE_LORA:
            pktStatus->Params.LoRa.RssiPkt = -status[0] >> 1;
 80096b6:	7b3b      	ldrb	r3, [r7, #12]
 80096b8:	425b      	negs	r3, r3
 80096ba:	105b      	asrs	r3, r3, #1
 80096bc:	b25a      	sxtb	r2, r3
 80096be:	687b      	ldr	r3, [r7, #4]
 80096c0:	731a      	strb	r2, [r3, #12]
            // Returns SNR value [dB] rounded to the nearest integer value
            pktStatus->Params.LoRa.SnrPkt = ( ( ( int8_t )status[1] ) + 2 ) >> 2;
 80096c2:	7b7b      	ldrb	r3, [r7, #13]
 80096c4:	b25b      	sxtb	r3, r3
 80096c6:	3302      	adds	r3, #2
 80096c8:	109b      	asrs	r3, r3, #2
 80096ca:	b25a      	sxtb	r2, r3
 80096cc:	687b      	ldr	r3, [r7, #4]
 80096ce:	735a      	strb	r2, [r3, #13]
            pktStatus->Params.LoRa.SignalRssiPkt = -status[2] >> 1;
 80096d0:	7bbb      	ldrb	r3, [r7, #14]
 80096d2:	425b      	negs	r3, r3
 80096d4:	105b      	asrs	r3, r3, #1
 80096d6:	b25a      	sxtb	r2, r3
 80096d8:	687b      	ldr	r3, [r7, #4]
 80096da:	739a      	strb	r2, [r3, #14]
            pktStatus->Params.LoRa.FreqError = FrequencyError;
 80096dc:	4b08      	ldr	r3, [pc, #32]	@ (8009700 <SUBGRF_GetPacketStatus+0xa0>)
 80096de:	681a      	ldr	r2, [r3, #0]
 80096e0:	687b      	ldr	r3, [r7, #4]
 80096e2:	611a      	str	r2, [r3, #16]
            break;
 80096e4:	e008      	b.n	80096f8 <SUBGRF_GetPacketStatus+0x98>

        default:
        case PACKET_TYPE_NONE:
            // In that specific case, we set everything in the pktStatus to zeros
            // and reset the packet type accordingly
            RADIO_MEMSET8( pktStatus, 0, sizeof( PacketStatus_t ) );
 80096e6:	2214      	movs	r2, #20
 80096e8:	2100      	movs	r1, #0
 80096ea:	6878      	ldr	r0, [r7, #4]
 80096ec:	f000 fc25 	bl	8009f3a <UTIL_MEM_set_8>
            pktStatus->packetType = PACKET_TYPE_NONE;
 80096f0:	687b      	ldr	r3, [r7, #4]
 80096f2:	220f      	movs	r2, #15
 80096f4:	701a      	strb	r2, [r3, #0]
            break;
 80096f6:	bf00      	nop
    }
}
 80096f8:	bf00      	nop
 80096fa:	3710      	adds	r7, #16
 80096fc:	46bd      	mov	sp, r7
 80096fe:	bd80      	pop	{r7, pc}
 8009700:	2000034c 	.word	0x2000034c

08009704 <SUBGRF_WriteRegister>:
    buf[1] = ( uint8_t )( ( uint16_t )irq & 0x00FF );
    SUBGRF_WriteCommand( RADIO_CLR_IRQSTATUS, buf, 2 );
}

void SUBGRF_WriteRegister( uint16_t addr, uint8_t data )
{
 8009704:	b580      	push	{r7, lr}
 8009706:	b086      	sub	sp, #24
 8009708:	af00      	add	r7, sp, #0
 800970a:	4603      	mov	r3, r0
 800970c:	460a      	mov	r2, r1
 800970e:	80fb      	strh	r3, [r7, #6]
 8009710:	4613      	mov	r3, r2
 8009712:	717b      	strb	r3, [r7, #5]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009714:	f3ef 8310 	mrs	r3, PRIMASK
 8009718:	60fb      	str	r3, [r7, #12]
  return(result);
 800971a:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 800971c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800971e:	b672      	cpsid	i
}
 8009720:	bf00      	nop
    HAL_SUBGHZ_WriteRegisters( &hsubghz, addr, (uint8_t*)&data, 1 );
 8009722:	1d7a      	adds	r2, r7, #5
 8009724:	88f9      	ldrh	r1, [r7, #6]
 8009726:	2301      	movs	r3, #1
 8009728:	4806      	ldr	r0, [pc, #24]	@ (8009744 <SUBGRF_WriteRegister+0x40>)
 800972a:	f7fa fe71 	bl	8004410 <HAL_SUBGHZ_WriteRegisters>
 800972e:	697b      	ldr	r3, [r7, #20]
 8009730:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009732:	693b      	ldr	r3, [r7, #16]
 8009734:	f383 8810 	msr	PRIMASK, r3
}
 8009738:	bf00      	nop
    CRITICAL_SECTION_END();
}
 800973a:	bf00      	nop
 800973c:	3718      	adds	r7, #24
 800973e:	46bd      	mov	sp, r7
 8009740:	bd80      	pop	{r7, pc}
 8009742:	bf00      	nop
 8009744:	200000a4 	.word	0x200000a4

08009748 <SUBGRF_ReadRegister>:

uint8_t SUBGRF_ReadRegister( uint16_t addr )
{
 8009748:	b580      	push	{r7, lr}
 800974a:	b086      	sub	sp, #24
 800974c:	af00      	add	r7, sp, #0
 800974e:	4603      	mov	r3, r0
 8009750:	80fb      	strh	r3, [r7, #6]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009752:	f3ef 8310 	mrs	r3, PRIMASK
 8009756:	60fb      	str	r3, [r7, #12]
  return(result);
 8009758:	68fb      	ldr	r3, [r7, #12]
    uint8_t data;
    CRITICAL_SECTION_BEGIN();
 800975a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800975c:	b672      	cpsid	i
}
 800975e:	bf00      	nop
    HAL_SUBGHZ_ReadRegisters( &hsubghz, addr, &data, 1 );
 8009760:	f107 020b 	add.w	r2, r7, #11
 8009764:	88f9      	ldrh	r1, [r7, #6]
 8009766:	2301      	movs	r3, #1
 8009768:	4806      	ldr	r0, [pc, #24]	@ (8009784 <SUBGRF_ReadRegister+0x3c>)
 800976a:	f7fa feb0 	bl	80044ce <HAL_SUBGHZ_ReadRegisters>
 800976e:	697b      	ldr	r3, [r7, #20]
 8009770:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009772:	693b      	ldr	r3, [r7, #16]
 8009774:	f383 8810 	msr	PRIMASK, r3
}
 8009778:	bf00      	nop
    CRITICAL_SECTION_END();
    return data;
 800977a:	7afb      	ldrb	r3, [r7, #11]
}
 800977c:	4618      	mov	r0, r3
 800977e:	3718      	adds	r7, #24
 8009780:	46bd      	mov	sp, r7
 8009782:	bd80      	pop	{r7, pc}
 8009784:	200000a4 	.word	0x200000a4

08009788 <SUBGRF_WriteRegisters>:

void SUBGRF_WriteRegisters( uint16_t address, uint8_t *buffer, uint16_t size )
{
 8009788:	b580      	push	{r7, lr}
 800978a:	b086      	sub	sp, #24
 800978c:	af00      	add	r7, sp, #0
 800978e:	4603      	mov	r3, r0
 8009790:	6039      	str	r1, [r7, #0]
 8009792:	80fb      	strh	r3, [r7, #6]
 8009794:	4613      	mov	r3, r2
 8009796:	80bb      	strh	r3, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009798:	f3ef 8310 	mrs	r3, PRIMASK
 800979c:	60fb      	str	r3, [r7, #12]
  return(result);
 800979e:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 80097a0:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 80097a2:	b672      	cpsid	i
}
 80097a4:	bf00      	nop
    HAL_SUBGHZ_WriteRegisters( &hsubghz, address, buffer, size );
 80097a6:	88bb      	ldrh	r3, [r7, #4]
 80097a8:	88f9      	ldrh	r1, [r7, #6]
 80097aa:	683a      	ldr	r2, [r7, #0]
 80097ac:	4806      	ldr	r0, [pc, #24]	@ (80097c8 <SUBGRF_WriteRegisters+0x40>)
 80097ae:	f7fa fe2f 	bl	8004410 <HAL_SUBGHZ_WriteRegisters>
 80097b2:	697b      	ldr	r3, [r7, #20]
 80097b4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80097b6:	693b      	ldr	r3, [r7, #16]
 80097b8:	f383 8810 	msr	PRIMASK, r3
}
 80097bc:	bf00      	nop
    CRITICAL_SECTION_END();
}
 80097be:	bf00      	nop
 80097c0:	3718      	adds	r7, #24
 80097c2:	46bd      	mov	sp, r7
 80097c4:	bd80      	pop	{r7, pc}
 80097c6:	bf00      	nop
 80097c8:	200000a4 	.word	0x200000a4

080097cc <SUBGRF_ReadRegisters>:

void SUBGRF_ReadRegisters( uint16_t address, uint8_t *buffer, uint16_t size )
{
 80097cc:	b580      	push	{r7, lr}
 80097ce:	b086      	sub	sp, #24
 80097d0:	af00      	add	r7, sp, #0
 80097d2:	4603      	mov	r3, r0
 80097d4:	6039      	str	r1, [r7, #0]
 80097d6:	80fb      	strh	r3, [r7, #6]
 80097d8:	4613      	mov	r3, r2
 80097da:	80bb      	strh	r3, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80097dc:	f3ef 8310 	mrs	r3, PRIMASK
 80097e0:	60fb      	str	r3, [r7, #12]
  return(result);
 80097e2:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 80097e4:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 80097e6:	b672      	cpsid	i
}
 80097e8:	bf00      	nop
    HAL_SUBGHZ_ReadRegisters( &hsubghz, address, buffer, size );
 80097ea:	88bb      	ldrh	r3, [r7, #4]
 80097ec:	88f9      	ldrh	r1, [r7, #6]
 80097ee:	683a      	ldr	r2, [r7, #0]
 80097f0:	4806      	ldr	r0, [pc, #24]	@ (800980c <SUBGRF_ReadRegisters+0x40>)
 80097f2:	f7fa fe6c 	bl	80044ce <HAL_SUBGHZ_ReadRegisters>
 80097f6:	697b      	ldr	r3, [r7, #20]
 80097f8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80097fa:	693b      	ldr	r3, [r7, #16]
 80097fc:	f383 8810 	msr	PRIMASK, r3
}
 8009800:	bf00      	nop
    CRITICAL_SECTION_END();
}
 8009802:	bf00      	nop
 8009804:	3718      	adds	r7, #24
 8009806:	46bd      	mov	sp, r7
 8009808:	bd80      	pop	{r7, pc}
 800980a:	bf00      	nop
 800980c:	200000a4 	.word	0x200000a4

08009810 <SUBGRF_WriteBuffer>:

void SUBGRF_WriteBuffer( uint8_t offset, uint8_t *buffer, uint8_t size )
{
 8009810:	b580      	push	{r7, lr}
 8009812:	b086      	sub	sp, #24
 8009814:	af00      	add	r7, sp, #0
 8009816:	4603      	mov	r3, r0
 8009818:	6039      	str	r1, [r7, #0]
 800981a:	71fb      	strb	r3, [r7, #7]
 800981c:	4613      	mov	r3, r2
 800981e:	71bb      	strb	r3, [r7, #6]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009820:	f3ef 8310 	mrs	r3, PRIMASK
 8009824:	60fb      	str	r3, [r7, #12]
  return(result);
 8009826:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 8009828:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800982a:	b672      	cpsid	i
}
 800982c:	bf00      	nop
    HAL_SUBGHZ_WriteBuffer( &hsubghz, offset, buffer, size );
 800982e:	79bb      	ldrb	r3, [r7, #6]
 8009830:	b29b      	uxth	r3, r3
 8009832:	79f9      	ldrb	r1, [r7, #7]
 8009834:	683a      	ldr	r2, [r7, #0]
 8009836:	4806      	ldr	r0, [pc, #24]	@ (8009850 <SUBGRF_WriteBuffer+0x40>)
 8009838:	f7fa ff5d 	bl	80046f6 <HAL_SUBGHZ_WriteBuffer>
 800983c:	697b      	ldr	r3, [r7, #20]
 800983e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009840:	693b      	ldr	r3, [r7, #16]
 8009842:	f383 8810 	msr	PRIMASK, r3
}
 8009846:	bf00      	nop
    CRITICAL_SECTION_END();
}
 8009848:	bf00      	nop
 800984a:	3718      	adds	r7, #24
 800984c:	46bd      	mov	sp, r7
 800984e:	bd80      	pop	{r7, pc}
 8009850:	200000a4 	.word	0x200000a4

08009854 <SUBGRF_ReadBuffer>:

void SUBGRF_ReadBuffer( uint8_t offset, uint8_t *buffer, uint8_t size )
{
 8009854:	b580      	push	{r7, lr}
 8009856:	b086      	sub	sp, #24
 8009858:	af00      	add	r7, sp, #0
 800985a:	4603      	mov	r3, r0
 800985c:	6039      	str	r1, [r7, #0]
 800985e:	71fb      	strb	r3, [r7, #7]
 8009860:	4613      	mov	r3, r2
 8009862:	71bb      	strb	r3, [r7, #6]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009864:	f3ef 8310 	mrs	r3, PRIMASK
 8009868:	60fb      	str	r3, [r7, #12]
  return(result);
 800986a:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 800986c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800986e:	b672      	cpsid	i
}
 8009870:	bf00      	nop
    HAL_SUBGHZ_ReadBuffer( &hsubghz, offset, buffer, size );
 8009872:	79bb      	ldrb	r3, [r7, #6]
 8009874:	b29b      	uxth	r3, r3
 8009876:	79f9      	ldrb	r1, [r7, #7]
 8009878:	683a      	ldr	r2, [r7, #0]
 800987a:	4806      	ldr	r0, [pc, #24]	@ (8009894 <SUBGRF_ReadBuffer+0x40>)
 800987c:	f7fa ff8e 	bl	800479c <HAL_SUBGHZ_ReadBuffer>
 8009880:	697b      	ldr	r3, [r7, #20]
 8009882:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009884:	693b      	ldr	r3, [r7, #16]
 8009886:	f383 8810 	msr	PRIMASK, r3
}
 800988a:	bf00      	nop
    CRITICAL_SECTION_END();
}
 800988c:	bf00      	nop
 800988e:	3718      	adds	r7, #24
 8009890:	46bd      	mov	sp, r7
 8009892:	bd80      	pop	{r7, pc}
 8009894:	200000a4 	.word	0x200000a4

08009898 <SUBGRF_WriteCommand>:

void SUBGRF_WriteCommand( SUBGHZ_RadioSetCmd_t Command, uint8_t *pBuffer,
                                        uint16_t Size )
{
 8009898:	b580      	push	{r7, lr}
 800989a:	b086      	sub	sp, #24
 800989c:	af00      	add	r7, sp, #0
 800989e:	4603      	mov	r3, r0
 80098a0:	6039      	str	r1, [r7, #0]
 80098a2:	71fb      	strb	r3, [r7, #7]
 80098a4:	4613      	mov	r3, r2
 80098a6:	80bb      	strh	r3, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80098a8:	f3ef 8310 	mrs	r3, PRIMASK
 80098ac:	60fb      	str	r3, [r7, #12]
  return(result);
 80098ae:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 80098b0:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 80098b2:	b672      	cpsid	i
}
 80098b4:	bf00      	nop
    HAL_SUBGHZ_ExecSetCmd( &hsubghz, Command, pBuffer, Size );
 80098b6:	88bb      	ldrh	r3, [r7, #4]
 80098b8:	79f9      	ldrb	r1, [r7, #7]
 80098ba:	683a      	ldr	r2, [r7, #0]
 80098bc:	4806      	ldr	r0, [pc, #24]	@ (80098d8 <SUBGRF_WriteCommand+0x40>)
 80098be:	f7fa fe67 	bl	8004590 <HAL_SUBGHZ_ExecSetCmd>
 80098c2:	697b      	ldr	r3, [r7, #20]
 80098c4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80098c6:	693b      	ldr	r3, [r7, #16]
 80098c8:	f383 8810 	msr	PRIMASK, r3
}
 80098cc:	bf00      	nop
    CRITICAL_SECTION_END();
}
 80098ce:	bf00      	nop
 80098d0:	3718      	adds	r7, #24
 80098d2:	46bd      	mov	sp, r7
 80098d4:	bd80      	pop	{r7, pc}
 80098d6:	bf00      	nop
 80098d8:	200000a4 	.word	0x200000a4

080098dc <SUBGRF_ReadCommand>:

void SUBGRF_ReadCommand( SUBGHZ_RadioGetCmd_t Command, uint8_t *pBuffer,
                                        uint16_t Size )
{
 80098dc:	b580      	push	{r7, lr}
 80098de:	b086      	sub	sp, #24
 80098e0:	af00      	add	r7, sp, #0
 80098e2:	4603      	mov	r3, r0
 80098e4:	6039      	str	r1, [r7, #0]
 80098e6:	71fb      	strb	r3, [r7, #7]
 80098e8:	4613      	mov	r3, r2
 80098ea:	80bb      	strh	r3, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80098ec:	f3ef 8310 	mrs	r3, PRIMASK
 80098f0:	60fb      	str	r3, [r7, #12]
  return(result);
 80098f2:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 80098f4:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 80098f6:	b672      	cpsid	i
}
 80098f8:	bf00      	nop
    HAL_SUBGHZ_ExecGetCmd( &hsubghz, Command, pBuffer, Size );
 80098fa:	88bb      	ldrh	r3, [r7, #4]
 80098fc:	79f9      	ldrb	r1, [r7, #7]
 80098fe:	683a      	ldr	r2, [r7, #0]
 8009900:	4806      	ldr	r0, [pc, #24]	@ (800991c <SUBGRF_ReadCommand+0x40>)
 8009902:	f7fa fea4 	bl	800464e <HAL_SUBGHZ_ExecGetCmd>
 8009906:	697b      	ldr	r3, [r7, #20]
 8009908:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800990a:	693b      	ldr	r3, [r7, #16]
 800990c:	f383 8810 	msr	PRIMASK, r3
}
 8009910:	bf00      	nop
    CRITICAL_SECTION_END();
}
 8009912:	bf00      	nop
 8009914:	3718      	adds	r7, #24
 8009916:	46bd      	mov	sp, r7
 8009918:	bd80      	pop	{r7, pc}
 800991a:	bf00      	nop
 800991c:	200000a4 	.word	0x200000a4

08009920 <SUBGRF_SetSwitch>:

void SUBGRF_SetSwitch( uint8_t paSelect, RFState_t rxtx )
{
 8009920:	b580      	push	{r7, lr}
 8009922:	b084      	sub	sp, #16
 8009924:	af00      	add	r7, sp, #0
 8009926:	4603      	mov	r3, r0
 8009928:	460a      	mov	r2, r1
 800992a:	71fb      	strb	r3, [r7, #7]
 800992c:	4613      	mov	r3, r2
 800992e:	71bb      	strb	r3, [r7, #6]
    RBI_Switch_TypeDef state = RBI_SWITCH_RX;
 8009930:	2301      	movs	r3, #1
 8009932:	73fb      	strb	r3, [r7, #15]

    if (rxtx == RFSWITCH_TX)
 8009934:	79bb      	ldrb	r3, [r7, #6]
 8009936:	2b01      	cmp	r3, #1
 8009938:	d10d      	bne.n	8009956 <SUBGRF_SetSwitch+0x36>
    {
        if (paSelect == RFO_LP)
 800993a:	79fb      	ldrb	r3, [r7, #7]
 800993c:	2b01      	cmp	r3, #1
 800993e:	d104      	bne.n	800994a <SUBGRF_SetSwitch+0x2a>
        {
            state = RBI_SWITCH_RFO_LP;
 8009940:	2302      	movs	r3, #2
 8009942:	73fb      	strb	r3, [r7, #15]
            Radio_SMPS_Set(SMPS_DRIVE_SETTING_MAX);
 8009944:	2004      	movs	r0, #4
 8009946:	f000 f8ef 	bl	8009b28 <Radio_SMPS_Set>
        }
        if (paSelect == RFO_HP)
 800994a:	79fb      	ldrb	r3, [r7, #7]
 800994c:	2b02      	cmp	r3, #2
 800994e:	d107      	bne.n	8009960 <SUBGRF_SetSwitch+0x40>
        {
            state = RBI_SWITCH_RFO_HP;
 8009950:	2303      	movs	r3, #3
 8009952:	73fb      	strb	r3, [r7, #15]
 8009954:	e004      	b.n	8009960 <SUBGRF_SetSwitch+0x40>
        }
    }
    else
    {
        if (rxtx == RFSWITCH_RX)
 8009956:	79bb      	ldrb	r3, [r7, #6]
 8009958:	2b00      	cmp	r3, #0
 800995a:	d101      	bne.n	8009960 <SUBGRF_SetSwitch+0x40>
        {
            state = RBI_SWITCH_RX;
 800995c:	2301      	movs	r3, #1
 800995e:	73fb      	strb	r3, [r7, #15]
        }
    }
    RBI_ConfigRFSwitch(state);
 8009960:	7bfb      	ldrb	r3, [r7, #15]
 8009962:	4618      	mov	r0, r3
 8009964:	f000 fa28 	bl	8009db8 <RBI_ConfigRFSwitch>
}
 8009968:	bf00      	nop
 800996a:	3710      	adds	r7, #16
 800996c:	46bd      	mov	sp, r7
 800996e:	bd80      	pop	{r7, pc}

08009970 <SUBGRF_SetRfTxPower>:

uint8_t SUBGRF_SetRfTxPower( int8_t power )
{
 8009970:	b580      	push	{r7, lr}
 8009972:	b084      	sub	sp, #16
 8009974:	af00      	add	r7, sp, #0
 8009976:	4603      	mov	r3, r0
 8009978:	71fb      	strb	r3, [r7, #7]
    uint8_t paSelect= RFO_LP;
 800997a:	2301      	movs	r3, #1
 800997c:	73fb      	strb	r3, [r7, #15]

    int32_t TxConfig = RBI_GetTxConfig();
 800997e:	f000 fa29 	bl	8009dd4 <RBI_GetTxConfig>
 8009982:	60b8      	str	r0, [r7, #8]

    switch (TxConfig)
 8009984:	68bb      	ldr	r3, [r7, #8]
 8009986:	2b02      	cmp	r3, #2
 8009988:	d016      	beq.n	80099b8 <SUBGRF_SetRfTxPower+0x48>
 800998a:	68bb      	ldr	r3, [r7, #8]
 800998c:	2b02      	cmp	r3, #2
 800998e:	dc16      	bgt.n	80099be <SUBGRF_SetRfTxPower+0x4e>
 8009990:	68bb      	ldr	r3, [r7, #8]
 8009992:	2b00      	cmp	r3, #0
 8009994:	d003      	beq.n	800999e <SUBGRF_SetRfTxPower+0x2e>
 8009996:	68bb      	ldr	r3, [r7, #8]
 8009998:	2b01      	cmp	r3, #1
 800999a:	d00a      	beq.n	80099b2 <SUBGRF_SetRfTxPower+0x42>
        {
            paSelect = RFO_HP;
            break;
        }
        default:
            break;
 800999c:	e00f      	b.n	80099be <SUBGRF_SetRfTxPower+0x4e>
            if (power > 15)
 800999e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80099a2:	2b0f      	cmp	r3, #15
 80099a4:	dd02      	ble.n	80099ac <SUBGRF_SetRfTxPower+0x3c>
                paSelect = RFO_HP;
 80099a6:	2302      	movs	r3, #2
 80099a8:	73fb      	strb	r3, [r7, #15]
            break;
 80099aa:	e009      	b.n	80099c0 <SUBGRF_SetRfTxPower+0x50>
                paSelect = RFO_LP;
 80099ac:	2301      	movs	r3, #1
 80099ae:	73fb      	strb	r3, [r7, #15]
            break;
 80099b0:	e006      	b.n	80099c0 <SUBGRF_SetRfTxPower+0x50>
            paSelect = RFO_LP;
 80099b2:	2301      	movs	r3, #1
 80099b4:	73fb      	strb	r3, [r7, #15]
            break;
 80099b6:	e003      	b.n	80099c0 <SUBGRF_SetRfTxPower+0x50>
            paSelect = RFO_HP;
 80099b8:	2302      	movs	r3, #2
 80099ba:	73fb      	strb	r3, [r7, #15]
            break;
 80099bc:	e000      	b.n	80099c0 <SUBGRF_SetRfTxPower+0x50>
            break;
 80099be:	bf00      	nop
    }

    SUBGRF_SetTxParams( paSelect, power, RADIO_RAMP_40_US );
 80099c0:	f997 1007 	ldrsb.w	r1, [r7, #7]
 80099c4:	7bfb      	ldrb	r3, [r7, #15]
 80099c6:	2202      	movs	r2, #2
 80099c8:	4618      	mov	r0, r3
 80099ca:	f7ff fbb9 	bl	8009140 <SUBGRF_SetTxParams>

    return paSelect;
 80099ce:	7bfb      	ldrb	r3, [r7, #15]
}
 80099d0:	4618      	mov	r0, r3
 80099d2:	3710      	adds	r7, #16
 80099d4:	46bd      	mov	sp, r7
 80099d6:	bd80      	pop	{r7, pc}

080099d8 <SUBGRF_GetRadioWakeUpTime>:

uint32_t SUBGRF_GetRadioWakeUpTime( void )
{
 80099d8:	b480      	push	{r7}
 80099da:	af00      	add	r7, sp, #0
    return RF_WAKEUP_TIME;
 80099dc:	2301      	movs	r3, #1
}
 80099de:	4618      	mov	r0, r3
 80099e0:	46bd      	mov	sp, r7
 80099e2:	bc80      	pop	{r7}
 80099e4:	4770      	bx	lr
	...

080099e8 <HAL_SUBGHZ_TxCpltCallback>:

/* HAL_SUBGHz Callbacks definitions */
void HAL_SUBGHZ_TxCpltCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 80099e8:	b580      	push	{r7, lr}
 80099ea:	b082      	sub	sp, #8
 80099ec:	af00      	add	r7, sp, #0
 80099ee:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_TX_DONE );
 80099f0:	4b03      	ldr	r3, [pc, #12]	@ (8009a00 <HAL_SUBGHZ_TxCpltCallback+0x18>)
 80099f2:	681b      	ldr	r3, [r3, #0]
 80099f4:	2001      	movs	r0, #1
 80099f6:	4798      	blx	r3
}
 80099f8:	bf00      	nop
 80099fa:	3708      	adds	r7, #8
 80099fc:	46bd      	mov	sp, r7
 80099fe:	bd80      	pop	{r7, pc}
 8009a00:	20000354 	.word	0x20000354

08009a04 <HAL_SUBGHZ_RxCpltCallback>:

void HAL_SUBGHZ_RxCpltCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 8009a04:	b580      	push	{r7, lr}
 8009a06:	b082      	sub	sp, #8
 8009a08:	af00      	add	r7, sp, #0
 8009a0a:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_RX_DONE );
 8009a0c:	4b03      	ldr	r3, [pc, #12]	@ (8009a1c <HAL_SUBGHZ_RxCpltCallback+0x18>)
 8009a0e:	681b      	ldr	r3, [r3, #0]
 8009a10:	2002      	movs	r0, #2
 8009a12:	4798      	blx	r3
}
 8009a14:	bf00      	nop
 8009a16:	3708      	adds	r7, #8
 8009a18:	46bd      	mov	sp, r7
 8009a1a:	bd80      	pop	{r7, pc}
 8009a1c:	20000354 	.word	0x20000354

08009a20 <HAL_SUBGHZ_CRCErrorCallback>:

void HAL_SUBGHZ_CRCErrorCallback (SUBGHZ_HandleTypeDef *hsubghz)
{
 8009a20:	b580      	push	{r7, lr}
 8009a22:	b082      	sub	sp, #8
 8009a24:	af00      	add	r7, sp, #0
 8009a26:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_CRC_ERROR);
 8009a28:	4b03      	ldr	r3, [pc, #12]	@ (8009a38 <HAL_SUBGHZ_CRCErrorCallback+0x18>)
 8009a2a:	681b      	ldr	r3, [r3, #0]
 8009a2c:	2040      	movs	r0, #64	@ 0x40
 8009a2e:	4798      	blx	r3
}
 8009a30:	bf00      	nop
 8009a32:	3708      	adds	r7, #8
 8009a34:	46bd      	mov	sp, r7
 8009a36:	bd80      	pop	{r7, pc}
 8009a38:	20000354 	.word	0x20000354

08009a3c <HAL_SUBGHZ_CADStatusCallback>:

void HAL_SUBGHZ_CADStatusCallback(SUBGHZ_HandleTypeDef *hsubghz, HAL_SUBGHZ_CadStatusTypeDef cadstatus)
{
 8009a3c:	b580      	push	{r7, lr}
 8009a3e:	b082      	sub	sp, #8
 8009a40:	af00      	add	r7, sp, #0
 8009a42:	6078      	str	r0, [r7, #4]
 8009a44:	460b      	mov	r3, r1
 8009a46:	70fb      	strb	r3, [r7, #3]
    switch (cadstatus)
 8009a48:	78fb      	ldrb	r3, [r7, #3]
 8009a4a:	2b00      	cmp	r3, #0
 8009a4c:	d002      	beq.n	8009a54 <HAL_SUBGHZ_CADStatusCallback+0x18>
 8009a4e:	2b01      	cmp	r3, #1
 8009a50:	d005      	beq.n	8009a5e <HAL_SUBGHZ_CADStatusCallback+0x22>
            break;
        case HAL_SUBGHZ_CAD_DETECTED:
            RadioOnDioIrqCb( IRQ_CAD_DETECTED);
            break;
        default:
            break;
 8009a52:	e00a      	b.n	8009a6a <HAL_SUBGHZ_CADStatusCallback+0x2e>
            RadioOnDioIrqCb( IRQ_CAD_CLEAR);
 8009a54:	4b07      	ldr	r3, [pc, #28]	@ (8009a74 <HAL_SUBGHZ_CADStatusCallback+0x38>)
 8009a56:	681b      	ldr	r3, [r3, #0]
 8009a58:	2080      	movs	r0, #128	@ 0x80
 8009a5a:	4798      	blx	r3
            break;
 8009a5c:	e005      	b.n	8009a6a <HAL_SUBGHZ_CADStatusCallback+0x2e>
            RadioOnDioIrqCb( IRQ_CAD_DETECTED);
 8009a5e:	4b05      	ldr	r3, [pc, #20]	@ (8009a74 <HAL_SUBGHZ_CADStatusCallback+0x38>)
 8009a60:	681b      	ldr	r3, [r3, #0]
 8009a62:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8009a66:	4798      	blx	r3
            break;
 8009a68:	bf00      	nop
    }
}
 8009a6a:	bf00      	nop
 8009a6c:	3708      	adds	r7, #8
 8009a6e:	46bd      	mov	sp, r7
 8009a70:	bd80      	pop	{r7, pc}
 8009a72:	bf00      	nop
 8009a74:	20000354 	.word	0x20000354

08009a78 <HAL_SUBGHZ_RxTxTimeoutCallback>:

void HAL_SUBGHZ_RxTxTimeoutCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 8009a78:	b580      	push	{r7, lr}
 8009a7a:	b082      	sub	sp, #8
 8009a7c:	af00      	add	r7, sp, #0
 8009a7e:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_RX_TX_TIMEOUT );
 8009a80:	4b04      	ldr	r3, [pc, #16]	@ (8009a94 <HAL_SUBGHZ_RxTxTimeoutCallback+0x1c>)
 8009a82:	681b      	ldr	r3, [r3, #0]
 8009a84:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8009a88:	4798      	blx	r3
}
 8009a8a:	bf00      	nop
 8009a8c:	3708      	adds	r7, #8
 8009a8e:	46bd      	mov	sp, r7
 8009a90:	bd80      	pop	{r7, pc}
 8009a92:	bf00      	nop
 8009a94:	20000354 	.word	0x20000354

08009a98 <HAL_SUBGHZ_HeaderErrorCallback>:

void HAL_SUBGHZ_HeaderErrorCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 8009a98:	b580      	push	{r7, lr}
 8009a9a:	b082      	sub	sp, #8
 8009a9c:	af00      	add	r7, sp, #0
 8009a9e:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_HEADER_ERROR );
 8009aa0:	4b03      	ldr	r3, [pc, #12]	@ (8009ab0 <HAL_SUBGHZ_HeaderErrorCallback+0x18>)
 8009aa2:	681b      	ldr	r3, [r3, #0]
 8009aa4:	2020      	movs	r0, #32
 8009aa6:	4798      	blx	r3
}
 8009aa8:	bf00      	nop
 8009aaa:	3708      	adds	r7, #8
 8009aac:	46bd      	mov	sp, r7
 8009aae:	bd80      	pop	{r7, pc}
 8009ab0:	20000354 	.word	0x20000354

08009ab4 <HAL_SUBGHZ_PreambleDetectedCallback>:

void HAL_SUBGHZ_PreambleDetectedCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 8009ab4:	b580      	push	{r7, lr}
 8009ab6:	b082      	sub	sp, #8
 8009ab8:	af00      	add	r7, sp, #0
 8009aba:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_PREAMBLE_DETECTED );
 8009abc:	4b03      	ldr	r3, [pc, #12]	@ (8009acc <HAL_SUBGHZ_PreambleDetectedCallback+0x18>)
 8009abe:	681b      	ldr	r3, [r3, #0]
 8009ac0:	2004      	movs	r0, #4
 8009ac2:	4798      	blx	r3
}
 8009ac4:	bf00      	nop
 8009ac6:	3708      	adds	r7, #8
 8009ac8:	46bd      	mov	sp, r7
 8009aca:	bd80      	pop	{r7, pc}
 8009acc:	20000354 	.word	0x20000354

08009ad0 <HAL_SUBGHZ_SyncWordValidCallback>:

void HAL_SUBGHZ_SyncWordValidCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 8009ad0:	b580      	push	{r7, lr}
 8009ad2:	b082      	sub	sp, #8
 8009ad4:	af00      	add	r7, sp, #0
 8009ad6:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_SYNCWORD_VALID );
 8009ad8:	4b03      	ldr	r3, [pc, #12]	@ (8009ae8 <HAL_SUBGHZ_SyncWordValidCallback+0x18>)
 8009ada:	681b      	ldr	r3, [r3, #0]
 8009adc:	2008      	movs	r0, #8
 8009ade:	4798      	blx	r3
}
 8009ae0:	bf00      	nop
 8009ae2:	3708      	adds	r7, #8
 8009ae4:	46bd      	mov	sp, r7
 8009ae6:	bd80      	pop	{r7, pc}
 8009ae8:	20000354 	.word	0x20000354

08009aec <HAL_SUBGHZ_HeaderValidCallback>:

void HAL_SUBGHZ_HeaderValidCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 8009aec:	b580      	push	{r7, lr}
 8009aee:	b082      	sub	sp, #8
 8009af0:	af00      	add	r7, sp, #0
 8009af2:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_HEADER_VALID );
 8009af4:	4b03      	ldr	r3, [pc, #12]	@ (8009b04 <HAL_SUBGHZ_HeaderValidCallback+0x18>)
 8009af6:	681b      	ldr	r3, [r3, #0]
 8009af8:	2010      	movs	r0, #16
 8009afa:	4798      	blx	r3
}
 8009afc:	bf00      	nop
 8009afe:	3708      	adds	r7, #8
 8009b00:	46bd      	mov	sp, r7
 8009b02:	bd80      	pop	{r7, pc}
 8009b04:	20000354 	.word	0x20000354

08009b08 <HAL_SUBGHZ_LrFhssHopCallback>:

void HAL_SUBGHZ_LrFhssHopCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 8009b08:	b580      	push	{r7, lr}
 8009b0a:	b082      	sub	sp, #8
 8009b0c:	af00      	add	r7, sp, #0
 8009b0e:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_LR_FHSS_HOP );
 8009b10:	4b04      	ldr	r3, [pc, #16]	@ (8009b24 <HAL_SUBGHZ_LrFhssHopCallback+0x1c>)
 8009b12:	681b      	ldr	r3, [r3, #0]
 8009b14:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8009b18:	4798      	blx	r3
}
 8009b1a:	bf00      	nop
 8009b1c:	3708      	adds	r7, #8
 8009b1e:	46bd      	mov	sp, r7
 8009b20:	bd80      	pop	{r7, pc}
 8009b22:	bf00      	nop
 8009b24:	20000354 	.word	0x20000354

08009b28 <Radio_SMPS_Set>:

static void Radio_SMPS_Set(uint8_t level)
{
 8009b28:	b580      	push	{r7, lr}
 8009b2a:	b084      	sub	sp, #16
 8009b2c:	af00      	add	r7, sp, #0
 8009b2e:	4603      	mov	r3, r0
 8009b30:	71fb      	strb	r3, [r7, #7]
  if ( 1U == RBI_IsDCDC() )
 8009b32:	f000 f95d 	bl	8009df0 <RBI_IsDCDC>
 8009b36:	4603      	mov	r3, r0
 8009b38:	2b01      	cmp	r3, #1
 8009b3a:	d112      	bne.n	8009b62 <Radio_SMPS_Set+0x3a>
  {
    uint8_t modReg;
    modReg= SUBGRF_ReadRegister(SUBGHZ_SMPSC2R);
 8009b3c:	f640 1023 	movw	r0, #2339	@ 0x923
 8009b40:	f7ff fe02 	bl	8009748 <SUBGRF_ReadRegister>
 8009b44:	4603      	mov	r3, r0
 8009b46:	73fb      	strb	r3, [r7, #15]
    modReg&= (~SMPS_DRV_MASK);
 8009b48:	7bfb      	ldrb	r3, [r7, #15]
 8009b4a:	f023 0306 	bic.w	r3, r3, #6
 8009b4e:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteRegister(SUBGHZ_SMPSC2R, modReg | level);
 8009b50:	7bfa      	ldrb	r2, [r7, #15]
 8009b52:	79fb      	ldrb	r3, [r7, #7]
 8009b54:	4313      	orrs	r3, r2
 8009b56:	b2db      	uxtb	r3, r3
 8009b58:	4619      	mov	r1, r3
 8009b5a:	f640 1023 	movw	r0, #2339	@ 0x923
 8009b5e:	f7ff fdd1 	bl	8009704 <SUBGRF_WriteRegister>
  }
}
 8009b62:	bf00      	nop
 8009b64:	3710      	adds	r7, #16
 8009b66:	46bd      	mov	sp, r7
 8009b68:	bd80      	pop	{r7, pc}
	...

08009b6c <SUBGRF_GetFskBandwidthRegValue>:

uint8_t SUBGRF_GetFskBandwidthRegValue( uint32_t bandwidth )
{
 8009b6c:	b480      	push	{r7}
 8009b6e:	b085      	sub	sp, #20
 8009b70:	af00      	add	r7, sp, #0
 8009b72:	6078      	str	r0, [r7, #4]
    uint8_t i;

    if( bandwidth == 0 )
 8009b74:	687b      	ldr	r3, [r7, #4]
 8009b76:	2b00      	cmp	r3, #0
 8009b78:	d101      	bne.n	8009b7e <SUBGRF_GetFskBandwidthRegValue+0x12>
    {
        return( 0x1F );
 8009b7a:	231f      	movs	r3, #31
 8009b7c:	e017      	b.n	8009bae <SUBGRF_GetFskBandwidthRegValue+0x42>
    }

    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ); i++ )
 8009b7e:	2300      	movs	r3, #0
 8009b80:	73fb      	strb	r3, [r7, #15]
 8009b82:	e00f      	b.n	8009ba4 <SUBGRF_GetFskBandwidthRegValue+0x38>
    {
        if ( bandwidth < FskBandwidths[i].bandwidth )
 8009b84:	7bfb      	ldrb	r3, [r7, #15]
 8009b86:	4a0c      	ldr	r2, [pc, #48]	@ (8009bb8 <SUBGRF_GetFskBandwidthRegValue+0x4c>)
 8009b88:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8009b8c:	687a      	ldr	r2, [r7, #4]
 8009b8e:	429a      	cmp	r2, r3
 8009b90:	d205      	bcs.n	8009b9e <SUBGRF_GetFskBandwidthRegValue+0x32>
        {
            return FskBandwidths[i].RegValue;
 8009b92:	7bfb      	ldrb	r3, [r7, #15]
 8009b94:	4a08      	ldr	r2, [pc, #32]	@ (8009bb8 <SUBGRF_GetFskBandwidthRegValue+0x4c>)
 8009b96:	00db      	lsls	r3, r3, #3
 8009b98:	4413      	add	r3, r2
 8009b9a:	791b      	ldrb	r3, [r3, #4]
 8009b9c:	e007      	b.n	8009bae <SUBGRF_GetFskBandwidthRegValue+0x42>
    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ); i++ )
 8009b9e:	7bfb      	ldrb	r3, [r7, #15]
 8009ba0:	3301      	adds	r3, #1
 8009ba2:	73fb      	strb	r3, [r7, #15]
 8009ba4:	7bfb      	ldrb	r3, [r7, #15]
 8009ba6:	2b15      	cmp	r3, #21
 8009ba8:	d9ec      	bls.n	8009b84 <SUBGRF_GetFskBandwidthRegValue+0x18>
        }
    }
    // ERROR: Value not found
    while( 1 );
 8009baa:	bf00      	nop
 8009bac:	e7fd      	b.n	8009baa <SUBGRF_GetFskBandwidthRegValue+0x3e>
}
 8009bae:	4618      	mov	r0, r3
 8009bb0:	3714      	adds	r7, #20
 8009bb2:	46bd      	mov	sp, r7
 8009bb4:	bc80      	pop	{r7}
 8009bb6:	4770      	bx	lr
 8009bb8:	0800b27c 	.word	0x0800b27c

08009bbc <SUBGRF_GetCFO>:
void SUBGRF_GetCFO( uint32_t bitRate, int32_t *cfo)
{
 8009bbc:	b580      	push	{r7, lr}
 8009bbe:	b08a      	sub	sp, #40	@ 0x28
 8009bc0:	af00      	add	r7, sp, #0
 8009bc2:	6078      	str	r0, [r7, #4]
 8009bc4:	6039      	str	r1, [r7, #0]
  uint8_t BwMant[] = {4, 8, 10, 12};
 8009bc6:	4b35      	ldr	r3, [pc, #212]	@ (8009c9c <SUBGRF_GetCFO+0xe0>)
 8009bc8:	60fb      	str	r3, [r7, #12]
  /* read demod bandwidth: mant bit4:3, exp bits 2:0 */
  uint8_t reg = (SUBGRF_ReadRegister( SUBGHZ_BWSELR ));
 8009bca:	f640 0007 	movw	r0, #2055	@ 0x807
 8009bce:	f7ff fdbb 	bl	8009748 <SUBGRF_ReadRegister>
 8009bd2:	4603      	mov	r3, r0
 8009bd4:	77fb      	strb	r3, [r7, #31]
  uint8_t bandwidth_mant = BwMant[( reg >> 3 ) & 0x3];
 8009bd6:	7ffb      	ldrb	r3, [r7, #31]
 8009bd8:	08db      	lsrs	r3, r3, #3
 8009bda:	b2db      	uxtb	r3, r3
 8009bdc:	f003 0303 	and.w	r3, r3, #3
 8009be0:	3328      	adds	r3, #40	@ 0x28
 8009be2:	443b      	add	r3, r7
 8009be4:	f813 3c1c 	ldrb.w	r3, [r3, #-28]
 8009be8:	77bb      	strb	r3, [r7, #30]
  uint8_t bandwidth_exp = reg & 0x7;
 8009bea:	7ffb      	ldrb	r3, [r7, #31]
 8009bec:	f003 0307 	and.w	r3, r3, #7
 8009bf0:	777b      	strb	r3, [r7, #29]
  uint32_t cf_fs = XTAL_FREQ / ( bandwidth_mant * ( 1 << ( bandwidth_exp + 1 )));
 8009bf2:	7fba      	ldrb	r2, [r7, #30]
 8009bf4:	7f7b      	ldrb	r3, [r7, #29]
 8009bf6:	3301      	adds	r3, #1
 8009bf8:	fa02 f303 	lsl.w	r3, r2, r3
 8009bfc:	461a      	mov	r2, r3
 8009bfe:	4b28      	ldr	r3, [pc, #160]	@ (8009ca0 <SUBGRF_GetCFO+0xe4>)
 8009c00:	fbb3 f3f2 	udiv	r3, r3, r2
 8009c04:	61bb      	str	r3, [r7, #24]
  uint32_t cf_osr = cf_fs / bitRate;
 8009c06:	69ba      	ldr	r2, [r7, #24]
 8009c08:	687b      	ldr	r3, [r7, #4]
 8009c0a:	fbb2 f3f3 	udiv	r3, r2, r3
 8009c0e:	617b      	str	r3, [r7, #20]
  uint8_t interp = 1;
 8009c10:	2301      	movs	r3, #1
 8009c12:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  /* calculate demod interpolation factor */
  if (cf_osr * interp < 8)
 8009c16:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009c1a:	697a      	ldr	r2, [r7, #20]
 8009c1c:	fb02 f303 	mul.w	r3, r2, r3
 8009c20:	2b07      	cmp	r3, #7
 8009c22:	d802      	bhi.n	8009c2a <SUBGRF_GetCFO+0x6e>
  {
    interp = 2;
 8009c24:	2302      	movs	r3, #2
 8009c26:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }
  if (cf_osr * interp < 4)
 8009c2a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009c2e:	697a      	ldr	r2, [r7, #20]
 8009c30:	fb02 f303 	mul.w	r3, r2, r3
 8009c34:	2b03      	cmp	r3, #3
 8009c36:	d802      	bhi.n	8009c3e <SUBGRF_GetCFO+0x82>
  {
    interp = 4;
 8009c38:	2304      	movs	r3, #4
 8009c3a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }
  /* calculate demod sampling frequency */
  uint32_t fs = cf_fs* interp;
 8009c3e:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8009c42:	69bb      	ldr	r3, [r7, #24]
 8009c44:	fb02 f303 	mul.w	r3, r2, r3
 8009c48:	613b      	str	r3, [r7, #16]
  /* get the cfo registers */
  int32_t cfo_bin = ( SUBGRF_ReadRegister( SUBGHZ_GCFORH ) & 0xF ) << 8;
 8009c4a:	f44f 60d6 	mov.w	r0, #1712	@ 0x6b0
 8009c4e:	f7ff fd7b 	bl	8009748 <SUBGRF_ReadRegister>
 8009c52:	4603      	mov	r3, r0
 8009c54:	021b      	lsls	r3, r3, #8
 8009c56:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8009c5a:	623b      	str	r3, [r7, #32]
  cfo_bin |= SUBGRF_ReadRegister( SUBGHZ_GCFORL );
 8009c5c:	f240 60b1 	movw	r0, #1713	@ 0x6b1
 8009c60:	f7ff fd72 	bl	8009748 <SUBGRF_ReadRegister>
 8009c64:	4603      	mov	r3, r0
 8009c66:	461a      	mov	r2, r3
 8009c68:	6a3b      	ldr	r3, [r7, #32]
 8009c6a:	4313      	orrs	r3, r2
 8009c6c:	623b      	str	r3, [r7, #32]
  /* negate if 12 bits sign bit is 1 */
  if (( cfo_bin & 0x800 ) == 0x800 )
 8009c6e:	6a3b      	ldr	r3, [r7, #32]
 8009c70:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009c74:	2b00      	cmp	r3, #0
 8009c76:	d005      	beq.n	8009c84 <SUBGRF_GetCFO+0xc8>
  {
    cfo_bin |= 0xFFFFF000;
 8009c78:	6a3b      	ldr	r3, [r7, #32]
 8009c7a:	ea6f 5303 	mvn.w	r3, r3, lsl #20
 8009c7e:	ea6f 5313 	mvn.w	r3, r3, lsr #20
 8009c82:	623b      	str	r3, [r7, #32]
  }
  /* calculate cfo in Hz */
  /* shift by 5 first to not saturate, cfo_bin on 12bits */
  *cfo = ((int32_t)( cfo_bin * ( fs >> 5 ))) >> ( 12 - 5 );
 8009c84:	693b      	ldr	r3, [r7, #16]
 8009c86:	095b      	lsrs	r3, r3, #5
 8009c88:	6a3a      	ldr	r2, [r7, #32]
 8009c8a:	fb02 f303 	mul.w	r3, r2, r3
 8009c8e:	11da      	asrs	r2, r3, #7
 8009c90:	683b      	ldr	r3, [r7, #0]
 8009c92:	601a      	str	r2, [r3, #0]
}
 8009c94:	bf00      	nop
 8009c96:	3728      	adds	r7, #40	@ 0x28
 8009c98:	46bd      	mov	sp, r7
 8009c9a:	bd80      	pop	{r7, pc}
 8009c9c:	0c0a0804 	.word	0x0c0a0804
 8009ca0:	01e84800 	.word	0x01e84800

08009ca4 <RFW_TransmitLongPacket>:
#endif /* RFW_ENABLE == 1 */

/* Exported functions --------------------------------------------------------*/
int32_t RFW_TransmitLongPacket( uint16_t payload_size, uint32_t timeout,
                                void ( *TxLongPacketGetNextChunkCb )( uint8_t **buffer, uint8_t buffer_size ) )
{
 8009ca4:	b480      	push	{r7}
 8009ca6:	b087      	sub	sp, #28
 8009ca8:	af00      	add	r7, sp, #0
 8009caa:	4603      	mov	r3, r0
 8009cac:	60b9      	str	r1, [r7, #8]
 8009cae:	607a      	str	r2, [r7, #4]
 8009cb0:	81fb      	strh	r3, [r7, #14]
    int32_t status = 0;
 8009cb2:	2300      	movs	r3, #0
 8009cb4:	617b      	str	r3, [r7, #20]
        default:
            break;
        }
    }
#else
    status = -1;
 8009cb6:	f04f 33ff 	mov.w	r3, #4294967295
 8009cba:	617b      	str	r3, [r7, #20]
#endif /* RFW_LONGPACKET_ENABLE == 1 */
    return status;
 8009cbc:	697b      	ldr	r3, [r7, #20]
}
 8009cbe:	4618      	mov	r0, r3
 8009cc0:	371c      	adds	r7, #28
 8009cc2:	46bd      	mov	sp, r7
 8009cc4:	bc80      	pop	{r7}
 8009cc6:	4770      	bx	lr

08009cc8 <RFW_ReceiveLongPacket>:

int32_t RFW_ReceiveLongPacket( uint8_t boosted_mode, uint32_t timeout,
                               void ( *RxLongPacketStoreChunkCb )( uint8_t *buffer, uint8_t chunk_size ) )
{
 8009cc8:	b480      	push	{r7}
 8009cca:	b087      	sub	sp, #28
 8009ccc:	af00      	add	r7, sp, #0
 8009cce:	4603      	mov	r3, r0
 8009cd0:	60b9      	str	r1, [r7, #8]
 8009cd2:	607a      	str	r2, [r7, #4]
 8009cd4:	73fb      	strb	r3, [r7, #15]
    int32_t status = 0;
 8009cd6:	2300      	movs	r3, #0
 8009cd8:	617b      	str	r3, [r7, #20]
        {
            SUBGRF_SetRx( 0xFFFFFF ); /* Rx Continuous */
        }
    }
#else
    status = -1;
 8009cda:	f04f 33ff 	mov.w	r3, #4294967295
 8009cde:	617b      	str	r3, [r7, #20]
#endif /* RFW_LONGPACKET_ENABLE == 1 */
    return status;
 8009ce0:	697b      	ldr	r3, [r7, #20]
}
 8009ce2:	4618      	mov	r0, r3
 8009ce4:	371c      	adds	r7, #28
 8009ce6:	46bd      	mov	sp, r7
 8009ce8:	bc80      	pop	{r7}
 8009cea:	4770      	bx	lr

08009cec <RFW_Init>:

int32_t RFW_Init( ConfigGeneric_t *config, RadioEvents_t *RadioEvents, TimerEvent_t *TimeoutTimerEvent )
{
 8009cec:	b480      	push	{r7}
 8009cee:	b085      	sub	sp, #20
 8009cf0:	af00      	add	r7, sp, #0
 8009cf2:	60f8      	str	r0, [r7, #12]
 8009cf4:	60b9      	str	r1, [r7, #8]
 8009cf6:	607a      	str	r2, [r7, #4]
    RFWPacket.Init.Enable = 1;
    /* Initialize Timer for end of fixed packet, started at sync*/
    TimerInit( &RFWPacket.Timer, RFW_GetPayloadTimerEvent );
    return 0;
#else
    return -1;
 8009cf8:	f04f 33ff 	mov.w	r3, #4294967295
#endif /* RFW_ENABLE == 1 */
}
 8009cfc:	4618      	mov	r0, r3
 8009cfe:	3714      	adds	r7, #20
 8009d00:	46bd      	mov	sp, r7
 8009d02:	bc80      	pop	{r7}
 8009d04:	4770      	bx	lr

08009d06 <RFW_DeInit>:

void RFW_DeInit( void )
{
 8009d06:	b480      	push	{r7}
 8009d08:	af00      	add	r7, sp, #0
#if (RFW_ENABLE == 1 )
    RFWPacket.Init.Enable = 0; /*Disable the RFWPacket decoding*/
#endif /* RFW_ENABLE == 1 */
}
 8009d0a:	bf00      	nop
 8009d0c:	46bd      	mov	sp, r7
 8009d0e:	bc80      	pop	{r7}
 8009d10:	4770      	bx	lr

08009d12 <RFW_Is_Init>:

uint8_t RFW_Is_Init( void )
{
 8009d12:	b480      	push	{r7}
 8009d14:	af00      	add	r7, sp, #0
#if (RFW_ENABLE == 1 )
    return RFWPacket.Init.Enable;
#else
    return 0;
 8009d16:	2300      	movs	r3, #0
#endif /* RFW_ENABLE == 1 */
}
 8009d18:	4618      	mov	r0, r3
 8009d1a:	46bd      	mov	sp, r7
 8009d1c:	bc80      	pop	{r7}
 8009d1e:	4770      	bx	lr

08009d20 <RFW_Is_LongPacketModeEnabled>:

uint8_t RFW_Is_LongPacketModeEnabled( void )
{
 8009d20:	b480      	push	{r7}
 8009d22:	af00      	add	r7, sp, #0
#if (RFW_ENABLE == 1 )
    return RFWPacket.LongPacketModeEnable;
#else
    return 0;
 8009d24:	2300      	movs	r3, #0
#endif /* RFW_ENABLE == 1 */
}
 8009d26:	4618      	mov	r0, r3
 8009d28:	46bd      	mov	sp, r7
 8009d2a:	bc80      	pop	{r7}
 8009d2c:	4770      	bx	lr

08009d2e <RFW_SetAntSwitch>:

void RFW_SetAntSwitch( uint8_t AntSwitch )
{
 8009d2e:	b480      	push	{r7}
 8009d30:	b083      	sub	sp, #12
 8009d32:	af00      	add	r7, sp, #0
 8009d34:	4603      	mov	r3, r0
 8009d36:	71fb      	strb	r3, [r7, #7]
#if (RFW_ENABLE == 1 )
    RFWPacket.AntSwitchPaSelect = AntSwitch;
#endif /* RFW_ENABLE == 1 */
}
 8009d38:	bf00      	nop
 8009d3a:	370c      	adds	r7, #12
 8009d3c:	46bd      	mov	sp, r7
 8009d3e:	bc80      	pop	{r7}
 8009d40:	4770      	bx	lr

08009d42 <RFW_TransmitInit>:

int32_t RFW_TransmitInit( uint8_t *inOutBuffer, uint8_t size, uint8_t *outSize )
{
 8009d42:	b480      	push	{r7}
 8009d44:	b087      	sub	sp, #28
 8009d46:	af00      	add	r7, sp, #0
 8009d48:	60f8      	str	r0, [r7, #12]
 8009d4a:	460b      	mov	r3, r1
 8009d4c:	607a      	str	r2, [r7, #4]
 8009d4e:	72fb      	strb	r3, [r7, #11]
    int32_t status = -1;
 8009d50:	f04f 33ff 	mov.w	r3, #4294967295
 8009d54:	617b      	str	r3, [r7, #20]
        RFWPacket.LongPacketModeEnable = 0;

        status = 0;
    }
#endif /* RFW_ENABLE == 1 */
    return status;
 8009d56:	697b      	ldr	r3, [r7, #20]
}
 8009d58:	4618      	mov	r0, r3
 8009d5a:	371c      	adds	r7, #28
 8009d5c:	46bd      	mov	sp, r7
 8009d5e:	bc80      	pop	{r7}
 8009d60:	4770      	bx	lr

08009d62 <RFW_ReceiveInit>:

int32_t RFW_ReceiveInit( void )
{
 8009d62:	b480      	push	{r7}
 8009d64:	af00      	add	r7, sp, #0
    RFWPacket.RxPayloadOffset = 0;

    RFWPacket.LongPacketModeEnable = 0;
    return 0;
#else
    return -1;
 8009d66:	f04f 33ff 	mov.w	r3, #4294967295
#endif /* RFW_ENABLE == 1 */
}
 8009d6a:	4618      	mov	r0, r3
 8009d6c:	46bd      	mov	sp, r7
 8009d6e:	bc80      	pop	{r7}
 8009d70:	4770      	bx	lr

08009d72 <RFW_DeInit_TxLongPacket>:

void RFW_DeInit_TxLongPacket( void )
{
 8009d72:	b480      	push	{r7}
 8009d74:	af00      	add	r7, sp, #0
    /*long packet WA*/
    uint8_t reg = SUBGRF_ReadRegister( SUBGHZ_GPKTCTL1AR );
    SUBGRF_WriteRegister( SUBGHZ_GPKTCTL1AR, reg & ~0x02 ); /* clear infinite_sequence bit */
    SUBGRF_WriteRegister( SUBGHZ_GRTXPLDLEN, 0xFF ); /* RxTxPldLen: reset to 0xFF */
#endif /* RFW_LONGPACKET_ENABLE == 1 */
}
 8009d76:	bf00      	nop
 8009d78:	46bd      	mov	sp, r7
 8009d7a:	bc80      	pop	{r7}
 8009d7c:	4770      	bx	lr

08009d7e <RFW_ReceivePayload>:

void RFW_ReceivePayload( void )
{
 8009d7e:	b480      	push	{r7}
 8009d80:	af00      	add	r7, sp, #0
        /*timeout*/
        SUBGRF_SetStandby( STDBY_RC );
        RFWPacket.Init.RadioEvents->RxTimeout( );
    }
#endif /* RFW_ENABLE == 1 */
}
 8009d82:	bf00      	nop
 8009d84:	46bd      	mov	sp, r7
 8009d86:	bc80      	pop	{r7}
 8009d88:	4770      	bx	lr

08009d8a <RFW_SetRadioModem>:

void RFW_SetRadioModem( RadioModems_t Modem )
{
 8009d8a:	b480      	push	{r7}
 8009d8c:	b083      	sub	sp, #12
 8009d8e:	af00      	add	r7, sp, #0
 8009d90:	4603      	mov	r3, r0
 8009d92:	71fb      	strb	r3, [r7, #7]
#if (RFW_ENABLE == 1 )
    RFWPacket.Init.Modem = Modem;
#endif /* RFW_ENABLE == 1 */
}
 8009d94:	bf00      	nop
 8009d96:	370c      	adds	r7, #12
 8009d98:	46bd      	mov	sp, r7
 8009d9a:	bc80      	pop	{r7}
 8009d9c:	4770      	bx	lr

08009d9e <MX_SubGHz_Phy_Init>:
/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/

void MX_SubGHz_Phy_Init(void)
{
 8009d9e:	b580      	push	{r7, lr}
 8009da0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_SubGHz_Phy_Init_1 */

  /* USER CODE END MX_SubGHz_Phy_Init_1 */
  SystemApp_Init();
 8009da2:	f7f6 fec7 	bl	8000b34 <SystemApp_Init>
  /* USER CODE END MX_SubGHz_Phy_Init_1_1 */
//  SubghzApp_Init();
  /* USER CODE BEGIN MX_SubGHz_Phy_Init_2 */

  /* USER CODE END MX_SubGHz_Phy_Init_2 */
}
 8009da6:	bf00      	nop
 8009da8:	bd80      	pop	{r7, pc}

08009daa <RBI_Init>:

/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/
int32_t RBI_Init(void)
{
 8009daa:	b580      	push	{r7, lr}
 8009dac:	af00      	add	r7, sp, #0
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_Init();
 8009dae:	f7f7 fc0d 	bl	80015cc <BSP_RADIO_Init>
 8009db2:	4603      	mov	r3, r0
  /* USER CODE BEGIN RBI_Init_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_Init_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER  */
}
 8009db4:	4618      	mov	r0, r3
 8009db6:	bd80      	pop	{r7, pc}

08009db8 <RBI_ConfigRFSwitch>:
  return retcode;
#endif  /* USE_BSP_DRIVER */
}

int32_t RBI_ConfigRFSwitch(RBI_Switch_TypeDef Config)
{
 8009db8:	b580      	push	{r7, lr}
 8009dba:	b082      	sub	sp, #8
 8009dbc:	af00      	add	r7, sp, #0
 8009dbe:	4603      	mov	r3, r0
 8009dc0:	71fb      	strb	r3, [r7, #7]
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_ConfigRFSwitch((BSP_RADIO_Switch_TypeDef) Config);
 8009dc2:	79fb      	ldrb	r3, [r7, #7]
 8009dc4:	4618      	mov	r0, r3
 8009dc6:	f7f7 fc45 	bl	8001654 <BSP_RADIO_ConfigRFSwitch>
 8009dca:	4603      	mov	r3, r0
  /* USER CODE BEGIN RBI_ConfigRFSwitch_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_ConfigRFSwitch_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER */
}
 8009dcc:	4618      	mov	r0, r3
 8009dce:	3708      	adds	r7, #8
 8009dd0:	46bd      	mov	sp, r7
 8009dd2:	bd80      	pop	{r7, pc}

08009dd4 <RBI_GetTxConfig>:

int32_t RBI_GetTxConfig(void)
{
 8009dd4:	b580      	push	{r7, lr}
 8009dd6:	af00      	add	r7, sp, #0
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_GetTxConfig();
 8009dd8:	f7f7 fca2 	bl	8001720 <BSP_RADIO_GetTxConfig>
 8009ddc:	4603      	mov	r3, r0
  /* USER CODE BEGIN RBI_GetTxConfig_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_GetTxConfig_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER */
}
 8009dde:	4618      	mov	r0, r3
 8009de0:	bd80      	pop	{r7, pc}

08009de2 <RBI_IsTCXO>:

int32_t RBI_IsTCXO(void)
{
 8009de2:	b580      	push	{r7, lr}
 8009de4:	af00      	add	r7, sp, #0
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_IsTCXO();
 8009de6:	f7f7 fca2 	bl	800172e <BSP_RADIO_IsTCXO>
 8009dea:	4603      	mov	r3, r0
  /* USER CODE BEGIN RBI_IsTCXO_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_IsTCXO_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER  */
}
 8009dec:	4618      	mov	r0, r3
 8009dee:	bd80      	pop	{r7, pc}

08009df0 <RBI_IsDCDC>:

int32_t RBI_IsDCDC(void)
{
 8009df0:	b580      	push	{r7, lr}
 8009df2:	af00      	add	r7, sp, #0
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_IsDCDC();
 8009df4:	f7f7 fca2 	bl	800173c <BSP_RADIO_IsDCDC>
 8009df8:	4603      	mov	r3, r0
  /* USER CODE BEGIN RBI_IsDCDC_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_IsDCDC_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER  */
}
 8009dfa:	4618      	mov	r0, r3
 8009dfc:	bd80      	pop	{r7, pc}

08009dfe <RBI_GetRFOMaxPowerConfig>:

int32_t RBI_GetRFOMaxPowerConfig(RBI_RFOMaxPowerConfig_TypeDef Config)
{
 8009dfe:	b580      	push	{r7, lr}
 8009e00:	b082      	sub	sp, #8
 8009e02:	af00      	add	r7, sp, #0
 8009e04:	4603      	mov	r3, r0
 8009e06:	71fb      	strb	r3, [r7, #7]
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_GetRFOMaxPowerConfig((BSP_RADIO_RFOMaxPowerConfig_TypeDef) Config);
 8009e08:	79fb      	ldrb	r3, [r7, #7]
 8009e0a:	4618      	mov	r0, r3
 8009e0c:	f7f7 fc9d 	bl	800174a <BSP_RADIO_GetRFOMaxPowerConfig>
 8009e10:	4603      	mov	r3, r0
    ret = 22; /*dBm*/
  }
  /* USER CODE END RBI_GetRFOMaxPowerConfig_2 */
  return ret;
#endif  /* USE_BSP_DRIVER  */
}
 8009e12:	4618      	mov	r0, r3
 8009e14:	3708      	adds	r7, #8
 8009e16:	46bd      	mov	sp, r7
 8009e18:	bd80      	pop	{r7, pc}
	...

08009e1c <UTIL_LPM_Init>:

/** @addtogroup TINY_LPM_Exported_function
  * @{
  */
void UTIL_LPM_Init( void )
{
 8009e1c:	b480      	push	{r7}
 8009e1e:	af00      	add	r7, sp, #0
  StopModeDisable = UTIL_LPM_NO_BIT_SET;
 8009e20:	4b04      	ldr	r3, [pc, #16]	@ (8009e34 <UTIL_LPM_Init+0x18>)
 8009e22:	2200      	movs	r2, #0
 8009e24:	601a      	str	r2, [r3, #0]
  OffModeDisable = UTIL_LPM_NO_BIT_SET;
 8009e26:	4b04      	ldr	r3, [pc, #16]	@ (8009e38 <UTIL_LPM_Init+0x1c>)
 8009e28:	2200      	movs	r2, #0
 8009e2a:	601a      	str	r2, [r3, #0]
  UTIL_LPM_INIT_CRITICAL_SECTION( );
}
 8009e2c:	bf00      	nop
 8009e2e:	46bd      	mov	sp, r7
 8009e30:	bc80      	pop	{r7}
 8009e32:	4770      	bx	lr
 8009e34:	20000358 	.word	0x20000358
 8009e38:	2000035c 	.word	0x2000035c

08009e3c <UTIL_LPM_SetStopMode>:
void UTIL_LPM_DeInit( void )
{
}

void UTIL_LPM_SetStopMode( UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state )
{
 8009e3c:	b480      	push	{r7}
 8009e3e:	b087      	sub	sp, #28
 8009e40:	af00      	add	r7, sp, #0
 8009e42:	6078      	str	r0, [r7, #4]
 8009e44:	460b      	mov	r3, r1
 8009e46:	70fb      	strb	r3, [r7, #3]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009e48:	f3ef 8310 	mrs	r3, PRIMASK
 8009e4c:	613b      	str	r3, [r7, #16]
  return(result);
 8009e4e:	693b      	ldr	r3, [r7, #16]
  UTIL_LPM_ENTER_CRITICAL_SECTION( );
 8009e50:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8009e52:	b672      	cpsid	i
}
 8009e54:	bf00      	nop
  
  switch( state )
 8009e56:	78fb      	ldrb	r3, [r7, #3]
 8009e58:	2b00      	cmp	r3, #0
 8009e5a:	d008      	beq.n	8009e6e <UTIL_LPM_SetStopMode+0x32>
 8009e5c:	2b01      	cmp	r3, #1
 8009e5e:	d10e      	bne.n	8009e7e <UTIL_LPM_SetStopMode+0x42>
  {
  case UTIL_LPM_DISABLE:
    {
      StopModeDisable |= lpm_id_bm;
 8009e60:	4b0d      	ldr	r3, [pc, #52]	@ (8009e98 <UTIL_LPM_SetStopMode+0x5c>)
 8009e62:	681a      	ldr	r2, [r3, #0]
 8009e64:	687b      	ldr	r3, [r7, #4]
 8009e66:	4313      	orrs	r3, r2
 8009e68:	4a0b      	ldr	r2, [pc, #44]	@ (8009e98 <UTIL_LPM_SetStopMode+0x5c>)
 8009e6a:	6013      	str	r3, [r2, #0]
      break;
 8009e6c:	e008      	b.n	8009e80 <UTIL_LPM_SetStopMode+0x44>
    }
  case UTIL_LPM_ENABLE:
    {
      StopModeDisable &= ( ~lpm_id_bm );
 8009e6e:	687b      	ldr	r3, [r7, #4]
 8009e70:	43da      	mvns	r2, r3
 8009e72:	4b09      	ldr	r3, [pc, #36]	@ (8009e98 <UTIL_LPM_SetStopMode+0x5c>)
 8009e74:	681b      	ldr	r3, [r3, #0]
 8009e76:	4013      	ands	r3, r2
 8009e78:	4a07      	ldr	r2, [pc, #28]	@ (8009e98 <UTIL_LPM_SetStopMode+0x5c>)
 8009e7a:	6013      	str	r3, [r2, #0]
      break;
 8009e7c:	e000      	b.n	8009e80 <UTIL_LPM_SetStopMode+0x44>
    }
  default :
    {
      break;
 8009e7e:	bf00      	nop
 8009e80:	697b      	ldr	r3, [r7, #20]
 8009e82:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009e84:	68fb      	ldr	r3, [r7, #12]
 8009e86:	f383 8810 	msr	PRIMASK, r3
}
 8009e8a:	bf00      	nop
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}
 8009e8c:	bf00      	nop
 8009e8e:	371c      	adds	r7, #28
 8009e90:	46bd      	mov	sp, r7
 8009e92:	bc80      	pop	{r7}
 8009e94:	4770      	bx	lr
 8009e96:	bf00      	nop
 8009e98:	20000358 	.word	0x20000358

08009e9c <UTIL_LPM_SetOffMode>:

void UTIL_LPM_SetOffMode( UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state )
{
 8009e9c:	b480      	push	{r7}
 8009e9e:	b087      	sub	sp, #28
 8009ea0:	af00      	add	r7, sp, #0
 8009ea2:	6078      	str	r0, [r7, #4]
 8009ea4:	460b      	mov	r3, r1
 8009ea6:	70fb      	strb	r3, [r7, #3]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009ea8:	f3ef 8310 	mrs	r3, PRIMASK
 8009eac:	613b      	str	r3, [r7, #16]
  return(result);
 8009eae:	693b      	ldr	r3, [r7, #16]
  UTIL_LPM_ENTER_CRITICAL_SECTION( );
 8009eb0:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8009eb2:	b672      	cpsid	i
}
 8009eb4:	bf00      	nop
  
  switch(state)
 8009eb6:	78fb      	ldrb	r3, [r7, #3]
 8009eb8:	2b00      	cmp	r3, #0
 8009eba:	d008      	beq.n	8009ece <UTIL_LPM_SetOffMode+0x32>
 8009ebc:	2b01      	cmp	r3, #1
 8009ebe:	d10e      	bne.n	8009ede <UTIL_LPM_SetOffMode+0x42>
  {
  case UTIL_LPM_DISABLE:
    {
      OffModeDisable |= lpm_id_bm;
 8009ec0:	4b0d      	ldr	r3, [pc, #52]	@ (8009ef8 <UTIL_LPM_SetOffMode+0x5c>)
 8009ec2:	681a      	ldr	r2, [r3, #0]
 8009ec4:	687b      	ldr	r3, [r7, #4]
 8009ec6:	4313      	orrs	r3, r2
 8009ec8:	4a0b      	ldr	r2, [pc, #44]	@ (8009ef8 <UTIL_LPM_SetOffMode+0x5c>)
 8009eca:	6013      	str	r3, [r2, #0]
      break;
 8009ecc:	e008      	b.n	8009ee0 <UTIL_LPM_SetOffMode+0x44>
    }
  case UTIL_LPM_ENABLE:
    {
      OffModeDisable &= ( ~lpm_id_bm );
 8009ece:	687b      	ldr	r3, [r7, #4]
 8009ed0:	43da      	mvns	r2, r3
 8009ed2:	4b09      	ldr	r3, [pc, #36]	@ (8009ef8 <UTIL_LPM_SetOffMode+0x5c>)
 8009ed4:	681b      	ldr	r3, [r3, #0]
 8009ed6:	4013      	ands	r3, r2
 8009ed8:	4a07      	ldr	r2, [pc, #28]	@ (8009ef8 <UTIL_LPM_SetOffMode+0x5c>)
 8009eda:	6013      	str	r3, [r2, #0]
      break;
 8009edc:	e000      	b.n	8009ee0 <UTIL_LPM_SetOffMode+0x44>
    }
  default :
    {
      break;
 8009ede:	bf00      	nop
 8009ee0:	697b      	ldr	r3, [r7, #20]
 8009ee2:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009ee4:	68fb      	ldr	r3, [r7, #12]
 8009ee6:	f383 8810 	msr	PRIMASK, r3
}
 8009eea:	bf00      	nop
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}
 8009eec:	bf00      	nop
 8009eee:	371c      	adds	r7, #28
 8009ef0:	46bd      	mov	sp, r7
 8009ef2:	bc80      	pop	{r7}
 8009ef4:	4770      	bx	lr
 8009ef6:	bf00      	nop
 8009ef8:	2000035c 	.word	0x2000035c

08009efc <UTIL_MEM_cpy_8>:
/* Global variables ----------------------------------------------------------*/
/* Private function prototypes -----------------------------------------------*/
/* Functions Definition ------------------------------------------------------*/

void UTIL_MEM_cpy_8( void *dst, const void *src, uint16_t size )
{
 8009efc:	b480      	push	{r7}
 8009efe:	b087      	sub	sp, #28
 8009f00:	af00      	add	r7, sp, #0
 8009f02:	60f8      	str	r0, [r7, #12]
 8009f04:	60b9      	str	r1, [r7, #8]
 8009f06:	4613      	mov	r3, r2
 8009f08:	80fb      	strh	r3, [r7, #6]
  uint8_t* dst8= (uint8_t *) dst;
 8009f0a:	68fb      	ldr	r3, [r7, #12]
 8009f0c:	617b      	str	r3, [r7, #20]
  uint8_t* src8= (uint8_t *) src;
 8009f0e:	68bb      	ldr	r3, [r7, #8]
 8009f10:	613b      	str	r3, [r7, #16]

  while( size-- )
 8009f12:	e007      	b.n	8009f24 <UTIL_MEM_cpy_8+0x28>
    {
        *dst8++ = *src8++;
 8009f14:	693a      	ldr	r2, [r7, #16]
 8009f16:	1c53      	adds	r3, r2, #1
 8009f18:	613b      	str	r3, [r7, #16]
 8009f1a:	697b      	ldr	r3, [r7, #20]
 8009f1c:	1c59      	adds	r1, r3, #1
 8009f1e:	6179      	str	r1, [r7, #20]
 8009f20:	7812      	ldrb	r2, [r2, #0]
 8009f22:	701a      	strb	r2, [r3, #0]
  while( size-- )
 8009f24:	88fb      	ldrh	r3, [r7, #6]
 8009f26:	1e5a      	subs	r2, r3, #1
 8009f28:	80fa      	strh	r2, [r7, #6]
 8009f2a:	2b00      	cmp	r3, #0
 8009f2c:	d1f2      	bne.n	8009f14 <UTIL_MEM_cpy_8+0x18>
    }
}
 8009f2e:	bf00      	nop
 8009f30:	bf00      	nop
 8009f32:	371c      	adds	r7, #28
 8009f34:	46bd      	mov	sp, r7
 8009f36:	bc80      	pop	{r7}
 8009f38:	4770      	bx	lr

08009f3a <UTIL_MEM_set_8>:
        *dst8-- = *src8++;
    }
}

void UTIL_MEM_set_8( void *dst, uint8_t value, uint16_t size )
{
 8009f3a:	b480      	push	{r7}
 8009f3c:	b085      	sub	sp, #20
 8009f3e:	af00      	add	r7, sp, #0
 8009f40:	6078      	str	r0, [r7, #4]
 8009f42:	460b      	mov	r3, r1
 8009f44:	70fb      	strb	r3, [r7, #3]
 8009f46:	4613      	mov	r3, r2
 8009f48:	803b      	strh	r3, [r7, #0]
  uint8_t* dst8= (uint8_t *) dst;
 8009f4a:	687b      	ldr	r3, [r7, #4]
 8009f4c:	60fb      	str	r3, [r7, #12]
  while( size-- )
 8009f4e:	e004      	b.n	8009f5a <UTIL_MEM_set_8+0x20>
  {
    *dst8++ = value;
 8009f50:	68fb      	ldr	r3, [r7, #12]
 8009f52:	1c5a      	adds	r2, r3, #1
 8009f54:	60fa      	str	r2, [r7, #12]
 8009f56:	78fa      	ldrb	r2, [r7, #3]
 8009f58:	701a      	strb	r2, [r3, #0]
  while( size-- )
 8009f5a:	883b      	ldrh	r3, [r7, #0]
 8009f5c:	1e5a      	subs	r2, r3, #1
 8009f5e:	803a      	strh	r2, [r7, #0]
 8009f60:	2b00      	cmp	r3, #0
 8009f62:	d1f5      	bne.n	8009f50 <UTIL_MEM_set_8+0x16>
  }
}
 8009f64:	bf00      	nop
 8009f66:	bf00      	nop
 8009f68:	3714      	adds	r7, #20
 8009f6a:	46bd      	mov	sp, r7
 8009f6c:	bc80      	pop	{r7}
 8009f6e:	4770      	bx	lr

08009f70 <SysTimeAdd>:
  * @addtogroup SYSTIME_exported_function
  *  @{
  */

SysTime_t SysTimeAdd( SysTime_t a, SysTime_t b )
{
 8009f70:	b082      	sub	sp, #8
 8009f72:	b480      	push	{r7}
 8009f74:	b087      	sub	sp, #28
 8009f76:	af00      	add	r7, sp, #0
 8009f78:	60f8      	str	r0, [r7, #12]
 8009f7a:	1d38      	adds	r0, r7, #4
 8009f7c:	e880 0006 	stmia.w	r0, {r1, r2}
 8009f80:	627b      	str	r3, [r7, #36]	@ 0x24
  SysTime_t c =  { .Seconds = 0, .SubSeconds = 0 };
 8009f82:	2300      	movs	r3, #0
 8009f84:	613b      	str	r3, [r7, #16]
 8009f86:	2300      	movs	r3, #0
 8009f88:	82bb      	strh	r3, [r7, #20]

  c.Seconds = a.Seconds + b.Seconds;
 8009f8a:	687a      	ldr	r2, [r7, #4]
 8009f8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f8e:	4413      	add	r3, r2
 8009f90:	613b      	str	r3, [r7, #16]
  c.SubSeconds = a.SubSeconds + b.SubSeconds;
 8009f92:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8009f96:	b29a      	uxth	r2, r3
 8009f98:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	@ 0x28
 8009f9c:	b29b      	uxth	r3, r3
 8009f9e:	4413      	add	r3, r2
 8009fa0:	b29b      	uxth	r3, r3
 8009fa2:	b21b      	sxth	r3, r3
 8009fa4:	82bb      	strh	r3, [r7, #20]
  if( c.SubSeconds >= 1000 )
 8009fa6:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8009faa:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8009fae:	db0a      	blt.n	8009fc6 <SysTimeAdd+0x56>
  {
    c.Seconds++;
 8009fb0:	693b      	ldr	r3, [r7, #16]
 8009fb2:	3301      	adds	r3, #1
 8009fb4:	613b      	str	r3, [r7, #16]
    c.SubSeconds -= 1000;
 8009fb6:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8009fba:	b29b      	uxth	r3, r3
 8009fbc:	f5a3 737a 	sub.w	r3, r3, #1000	@ 0x3e8
 8009fc0:	b29b      	uxth	r3, r3
 8009fc2:	b21b      	sxth	r3, r3
 8009fc4:	82bb      	strh	r3, [r7, #20]
  }
  return c;
 8009fc6:	68fb      	ldr	r3, [r7, #12]
 8009fc8:	461a      	mov	r2, r3
 8009fca:	f107 0310 	add.w	r3, r7, #16
 8009fce:	e893 0003 	ldmia.w	r3, {r0, r1}
 8009fd2:	e882 0003 	stmia.w	r2, {r0, r1}
}
 8009fd6:	68f8      	ldr	r0, [r7, #12]
 8009fd8:	371c      	adds	r7, #28
 8009fda:	46bd      	mov	sp, r7
 8009fdc:	bc80      	pop	{r7}
 8009fde:	b002      	add	sp, #8
 8009fe0:	4770      	bx	lr
	...

08009fe4 <SysTimeGet>:
  UTIL_SYSTIMDriver.BKUPWrite_Seconds( DeltaTime.Seconds );
  UTIL_SYSTIMDriver.BKUPWrite_SubSeconds( ( uint32_t ) DeltaTime.SubSeconds );
}

SysTime_t SysTimeGet( void )
{
 8009fe4:	b580      	push	{r7, lr}
 8009fe6:	b08a      	sub	sp, #40	@ 0x28
 8009fe8:	af02      	add	r7, sp, #8
 8009fea:	6078      	str	r0, [r7, #4]
  SysTime_t calendarTime = { .Seconds = 0, .SubSeconds = 0 };
 8009fec:	2300      	movs	r3, #0
 8009fee:	61bb      	str	r3, [r7, #24]
 8009ff0:	2300      	movs	r3, #0
 8009ff2:	83bb      	strh	r3, [r7, #28]
  SysTime_t sysTime = { .Seconds = 0, .SubSeconds = 0 };
 8009ff4:	2300      	movs	r3, #0
 8009ff6:	613b      	str	r3, [r7, #16]
 8009ff8:	2300      	movs	r3, #0
 8009ffa:	82bb      	strh	r3, [r7, #20]
  SysTime_t DeltaTime;

  calendarTime.Seconds = UTIL_SYSTIMDriver.GetCalendarTime( ( uint16_t* )&calendarTime.SubSeconds );
 8009ffc:	4b14      	ldr	r3, [pc, #80]	@ (800a050 <SysTimeGet+0x6c>)
 8009ffe:	691b      	ldr	r3, [r3, #16]
 800a000:	f107 0218 	add.w	r2, r7, #24
 800a004:	3204      	adds	r2, #4
 800a006:	4610      	mov	r0, r2
 800a008:	4798      	blx	r3
 800a00a:	4603      	mov	r3, r0
 800a00c:	61bb      	str	r3, [r7, #24]

  DeltaTime.SubSeconds = (int16_t)UTIL_SYSTIMDriver.BKUPRead_SubSeconds();
 800a00e:	4b10      	ldr	r3, [pc, #64]	@ (800a050 <SysTimeGet+0x6c>)
 800a010:	68db      	ldr	r3, [r3, #12]
 800a012:	4798      	blx	r3
 800a014:	4603      	mov	r3, r0
 800a016:	b21b      	sxth	r3, r3
 800a018:	81bb      	strh	r3, [r7, #12]
  DeltaTime.Seconds = UTIL_SYSTIMDriver.BKUPRead_Seconds();
 800a01a:	4b0d      	ldr	r3, [pc, #52]	@ (800a050 <SysTimeGet+0x6c>)
 800a01c:	685b      	ldr	r3, [r3, #4]
 800a01e:	4798      	blx	r3
 800a020:	4603      	mov	r3, r0
 800a022:	60bb      	str	r3, [r7, #8]

  sysTime = SysTimeAdd( DeltaTime, calendarTime );
 800a024:	f107 0010 	add.w	r0, r7, #16
 800a028:	69fb      	ldr	r3, [r7, #28]
 800a02a:	9300      	str	r3, [sp, #0]
 800a02c:	69bb      	ldr	r3, [r7, #24]
 800a02e:	f107 0208 	add.w	r2, r7, #8
 800a032:	ca06      	ldmia	r2, {r1, r2}
 800a034:	f7ff ff9c 	bl	8009f70 <SysTimeAdd>

  return sysTime;
 800a038:	687b      	ldr	r3, [r7, #4]
 800a03a:	461a      	mov	r2, r3
 800a03c:	f107 0310 	add.w	r3, r7, #16
 800a040:	e893 0003 	ldmia.w	r3, {r0, r1}
 800a044:	e882 0003 	stmia.w	r2, {r0, r1}
}
 800a048:	6878      	ldr	r0, [r7, #4]
 800a04a:	3720      	adds	r7, #32
 800a04c:	46bd      	mov	sp, r7
 800a04e:	bd80      	pop	{r7, pc}
 800a050:	0800b1a0 	.word	0x0800b1a0

0800a054 <ee_skip_atoi>:
  return sc - s;
}
#endif

static int ee_skip_atoi(const char **s)
{
 800a054:	b480      	push	{r7}
 800a056:	b085      	sub	sp, #20
 800a058:	af00      	add	r7, sp, #0
 800a05a:	6078      	str	r0, [r7, #4]
  int i = 0;
 800a05c:	2300      	movs	r3, #0
 800a05e:	60fb      	str	r3, [r7, #12]
  while (is_digit(**s)) i = i*10 + *((*s)++) - '0';
 800a060:	e00e      	b.n	800a080 <ee_skip_atoi+0x2c>
 800a062:	68fa      	ldr	r2, [r7, #12]
 800a064:	4613      	mov	r3, r2
 800a066:	009b      	lsls	r3, r3, #2
 800a068:	4413      	add	r3, r2
 800a06a:	005b      	lsls	r3, r3, #1
 800a06c:	4618      	mov	r0, r3
 800a06e:	687b      	ldr	r3, [r7, #4]
 800a070:	681b      	ldr	r3, [r3, #0]
 800a072:	1c59      	adds	r1, r3, #1
 800a074:	687a      	ldr	r2, [r7, #4]
 800a076:	6011      	str	r1, [r2, #0]
 800a078:	781b      	ldrb	r3, [r3, #0]
 800a07a:	4403      	add	r3, r0
 800a07c:	3b30      	subs	r3, #48	@ 0x30
 800a07e:	60fb      	str	r3, [r7, #12]
 800a080:	687b      	ldr	r3, [r7, #4]
 800a082:	681b      	ldr	r3, [r3, #0]
 800a084:	781b      	ldrb	r3, [r3, #0]
 800a086:	2b2f      	cmp	r3, #47	@ 0x2f
 800a088:	d904      	bls.n	800a094 <ee_skip_atoi+0x40>
 800a08a:	687b      	ldr	r3, [r7, #4]
 800a08c:	681b      	ldr	r3, [r3, #0]
 800a08e:	781b      	ldrb	r3, [r3, #0]
 800a090:	2b39      	cmp	r3, #57	@ 0x39
 800a092:	d9e6      	bls.n	800a062 <ee_skip_atoi+0xe>
  return i;
 800a094:	68fb      	ldr	r3, [r7, #12]
}
 800a096:	4618      	mov	r0, r3
 800a098:	3714      	adds	r7, #20
 800a09a:	46bd      	mov	sp, r7
 800a09c:	bc80      	pop	{r7}
 800a09e:	4770      	bx	lr

0800a0a0 <ee_number>:

#define ASSIGN_STR(_c)  do { *str++ = (_c); max_size--; if (max_size == 0) return str; } while (0)

static char *ee_number(char *str, int max_size, long num, int base, int size, int precision, int type)
{
 800a0a0:	b480      	push	{r7}
 800a0a2:	b099      	sub	sp, #100	@ 0x64
 800a0a4:	af00      	add	r7, sp, #0
 800a0a6:	60f8      	str	r0, [r7, #12]
 800a0a8:	60b9      	str	r1, [r7, #8]
 800a0aa:	607a      	str	r2, [r7, #4]
 800a0ac:	603b      	str	r3, [r7, #0]
  char c;
  char sign, tmp[66];
  char *dig = lower_digits;
 800a0ae:	4b71      	ldr	r3, [pc, #452]	@ (800a274 <ee_number+0x1d4>)
 800a0b0:	681b      	ldr	r3, [r3, #0]
 800a0b2:	65bb      	str	r3, [r7, #88]	@ 0x58
  int i;

  if (type & UPPERCASE)  dig = upper_digits;
 800a0b4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800a0b6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a0ba:	2b00      	cmp	r3, #0
 800a0bc:	d002      	beq.n	800a0c4 <ee_number+0x24>
 800a0be:	4b6e      	ldr	r3, [pc, #440]	@ (800a278 <ee_number+0x1d8>)
 800a0c0:	681b      	ldr	r3, [r3, #0]
 800a0c2:	65bb      	str	r3, [r7, #88]	@ 0x58
#ifdef TINY_PRINTF
#else
  if (type & LEFT) type &= ~ZEROPAD;
#endif
  if (base < 2 || base > 36) return 0;
 800a0c4:	683b      	ldr	r3, [r7, #0]
 800a0c6:	2b01      	cmp	r3, #1
 800a0c8:	dd02      	ble.n	800a0d0 <ee_number+0x30>
 800a0ca:	683b      	ldr	r3, [r7, #0]
 800a0cc:	2b24      	cmp	r3, #36	@ 0x24
 800a0ce:	dd01      	ble.n	800a0d4 <ee_number+0x34>
 800a0d0:	2300      	movs	r3, #0
 800a0d2:	e0ca      	b.n	800a26a <ee_number+0x1ca>

  c = (type & ZEROPAD) ? '0' : ' ';
 800a0d4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800a0d6:	f003 0301 	and.w	r3, r3, #1
 800a0da:	2b00      	cmp	r3, #0
 800a0dc:	d001      	beq.n	800a0e2 <ee_number+0x42>
 800a0de:	2330      	movs	r3, #48	@ 0x30
 800a0e0:	e000      	b.n	800a0e4 <ee_number+0x44>
 800a0e2:	2320      	movs	r3, #32
 800a0e4:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
  sign = 0;
 800a0e8:	2300      	movs	r3, #0
 800a0ea:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
  if (type & SIGN)
 800a0ee:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800a0f0:	f003 0302 	and.w	r3, r3, #2
 800a0f4:	2b00      	cmp	r3, #0
 800a0f6:	d00b      	beq.n	800a110 <ee_number+0x70>
  {
    if (num < 0)
 800a0f8:	687b      	ldr	r3, [r7, #4]
 800a0fa:	2b00      	cmp	r3, #0
 800a0fc:	da08      	bge.n	800a110 <ee_number+0x70>
    {
      sign = '-';
 800a0fe:	232d      	movs	r3, #45	@ 0x2d
 800a100:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
      num = -num;
 800a104:	687b      	ldr	r3, [r7, #4]
 800a106:	425b      	negs	r3, r3
 800a108:	607b      	str	r3, [r7, #4]
      size--;
 800a10a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800a10c:	3b01      	subs	r3, #1
 800a10e:	66bb      	str	r3, [r7, #104]	@ 0x68
    else if (base == 8)
      size--;
  }
#endif

  i = 0;
 800a110:	2300      	movs	r3, #0
 800a112:	657b      	str	r3, [r7, #84]	@ 0x54

  if (num == 0)
 800a114:	687b      	ldr	r3, [r7, #4]
 800a116:	2b00      	cmp	r3, #0
 800a118:	d11e      	bne.n	800a158 <ee_number+0xb8>
    tmp[i++] = '0';
 800a11a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a11c:	1c5a      	adds	r2, r3, #1
 800a11e:	657a      	str	r2, [r7, #84]	@ 0x54
 800a120:	3360      	adds	r3, #96	@ 0x60
 800a122:	443b      	add	r3, r7
 800a124:	2230      	movs	r2, #48	@ 0x30
 800a126:	f803 2c50 	strb.w	r2, [r3, #-80]
 800a12a:	e018      	b.n	800a15e <ee_number+0xbe>
  else
  {
    while (num != 0)
    {
      tmp[i++] = dig[((unsigned long) num) % (unsigned) base];
 800a12c:	687b      	ldr	r3, [r7, #4]
 800a12e:	683a      	ldr	r2, [r7, #0]
 800a130:	fbb3 f1f2 	udiv	r1, r3, r2
 800a134:	fb01 f202 	mul.w	r2, r1, r2
 800a138:	1a9b      	subs	r3, r3, r2
 800a13a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800a13c:	441a      	add	r2, r3
 800a13e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a140:	1c59      	adds	r1, r3, #1
 800a142:	6579      	str	r1, [r7, #84]	@ 0x54
 800a144:	7812      	ldrb	r2, [r2, #0]
 800a146:	3360      	adds	r3, #96	@ 0x60
 800a148:	443b      	add	r3, r7
 800a14a:	f803 2c50 	strb.w	r2, [r3, #-80]
      num = ((unsigned long) num) / (unsigned) base;
 800a14e:	687a      	ldr	r2, [r7, #4]
 800a150:	683b      	ldr	r3, [r7, #0]
 800a152:	fbb2 f3f3 	udiv	r3, r2, r3
 800a156:	607b      	str	r3, [r7, #4]
    while (num != 0)
 800a158:	687b      	ldr	r3, [r7, #4]
 800a15a:	2b00      	cmp	r3, #0
 800a15c:	d1e6      	bne.n	800a12c <ee_number+0x8c>
    }
  }

  if (i > precision) precision = i;
 800a15e:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800a160:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a162:	429a      	cmp	r2, r3
 800a164:	dd01      	ble.n	800a16a <ee_number+0xca>
 800a166:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a168:	66fb      	str	r3, [r7, #108]	@ 0x6c
  size -= precision;
 800a16a:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800a16c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a16e:	1ad3      	subs	r3, r2, r3
 800a170:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (!(type & (ZEROPAD /* TINY option   | LEFT */))) while (size-- > 0) ASSIGN_STR(' ');
 800a172:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800a174:	f003 0301 	and.w	r3, r3, #1
 800a178:	2b00      	cmp	r3, #0
 800a17a:	d112      	bne.n	800a1a2 <ee_number+0x102>
 800a17c:	e00c      	b.n	800a198 <ee_number+0xf8>
 800a17e:	68fb      	ldr	r3, [r7, #12]
 800a180:	1c5a      	adds	r2, r3, #1
 800a182:	60fa      	str	r2, [r7, #12]
 800a184:	2220      	movs	r2, #32
 800a186:	701a      	strb	r2, [r3, #0]
 800a188:	68bb      	ldr	r3, [r7, #8]
 800a18a:	3b01      	subs	r3, #1
 800a18c:	60bb      	str	r3, [r7, #8]
 800a18e:	68bb      	ldr	r3, [r7, #8]
 800a190:	2b00      	cmp	r3, #0
 800a192:	d101      	bne.n	800a198 <ee_number+0xf8>
 800a194:	68fb      	ldr	r3, [r7, #12]
 800a196:	e068      	b.n	800a26a <ee_number+0x1ca>
 800a198:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800a19a:	1e5a      	subs	r2, r3, #1
 800a19c:	66ba      	str	r2, [r7, #104]	@ 0x68
 800a19e:	2b00      	cmp	r3, #0
 800a1a0:	dced      	bgt.n	800a17e <ee_number+0xde>
  if (sign) ASSIGN_STR(sign);
 800a1a2:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800a1a6:	2b00      	cmp	r3, #0
 800a1a8:	d01b      	beq.n	800a1e2 <ee_number+0x142>
 800a1aa:	68fb      	ldr	r3, [r7, #12]
 800a1ac:	1c5a      	adds	r2, r3, #1
 800a1ae:	60fa      	str	r2, [r7, #12]
 800a1b0:	f897 205f 	ldrb.w	r2, [r7, #95]	@ 0x5f
 800a1b4:	701a      	strb	r2, [r3, #0]
 800a1b6:	68bb      	ldr	r3, [r7, #8]
 800a1b8:	3b01      	subs	r3, #1
 800a1ba:	60bb      	str	r3, [r7, #8]
 800a1bc:	68bb      	ldr	r3, [r7, #8]
 800a1be:	2b00      	cmp	r3, #0
 800a1c0:	d10f      	bne.n	800a1e2 <ee_number+0x142>
 800a1c2:	68fb      	ldr	r3, [r7, #12]
 800a1c4:	e051      	b.n	800a26a <ee_number+0x1ca>
    }
  }
#endif

#ifdef TINY_PRINTF
  while (size-- > 0) ASSIGN_STR(c);
 800a1c6:	68fb      	ldr	r3, [r7, #12]
 800a1c8:	1c5a      	adds	r2, r3, #1
 800a1ca:	60fa      	str	r2, [r7, #12]
 800a1cc:	f897 2053 	ldrb.w	r2, [r7, #83]	@ 0x53
 800a1d0:	701a      	strb	r2, [r3, #0]
 800a1d2:	68bb      	ldr	r3, [r7, #8]
 800a1d4:	3b01      	subs	r3, #1
 800a1d6:	60bb      	str	r3, [r7, #8]
 800a1d8:	68bb      	ldr	r3, [r7, #8]
 800a1da:	2b00      	cmp	r3, #0
 800a1dc:	d101      	bne.n	800a1e2 <ee_number+0x142>
 800a1de:	68fb      	ldr	r3, [r7, #12]
 800a1e0:	e043      	b.n	800a26a <ee_number+0x1ca>
 800a1e2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800a1e4:	1e5a      	subs	r2, r3, #1
 800a1e6:	66ba      	str	r2, [r7, #104]	@ 0x68
 800a1e8:	2b00      	cmp	r3, #0
 800a1ea:	dcec      	bgt.n	800a1c6 <ee_number+0x126>
#else
  if (!(type & LEFT)) while (size-- > 0) ASSIGN_STR(c);
#endif
  while (i < precision--) ASSIGN_STR('0');
 800a1ec:	e00c      	b.n	800a208 <ee_number+0x168>
 800a1ee:	68fb      	ldr	r3, [r7, #12]
 800a1f0:	1c5a      	adds	r2, r3, #1
 800a1f2:	60fa      	str	r2, [r7, #12]
 800a1f4:	2230      	movs	r2, #48	@ 0x30
 800a1f6:	701a      	strb	r2, [r3, #0]
 800a1f8:	68bb      	ldr	r3, [r7, #8]
 800a1fa:	3b01      	subs	r3, #1
 800a1fc:	60bb      	str	r3, [r7, #8]
 800a1fe:	68bb      	ldr	r3, [r7, #8]
 800a200:	2b00      	cmp	r3, #0
 800a202:	d101      	bne.n	800a208 <ee_number+0x168>
 800a204:	68fb      	ldr	r3, [r7, #12]
 800a206:	e030      	b.n	800a26a <ee_number+0x1ca>
 800a208:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a20a:	1e5a      	subs	r2, r3, #1
 800a20c:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800a20e:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800a210:	429a      	cmp	r2, r3
 800a212:	dbec      	blt.n	800a1ee <ee_number+0x14e>
  while (i-- > 0) ASSIGN_STR(tmp[i]);
 800a214:	e010      	b.n	800a238 <ee_number+0x198>
 800a216:	68fb      	ldr	r3, [r7, #12]
 800a218:	1c5a      	adds	r2, r3, #1
 800a21a:	60fa      	str	r2, [r7, #12]
 800a21c:	f107 0110 	add.w	r1, r7, #16
 800a220:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800a222:	440a      	add	r2, r1
 800a224:	7812      	ldrb	r2, [r2, #0]
 800a226:	701a      	strb	r2, [r3, #0]
 800a228:	68bb      	ldr	r3, [r7, #8]
 800a22a:	3b01      	subs	r3, #1
 800a22c:	60bb      	str	r3, [r7, #8]
 800a22e:	68bb      	ldr	r3, [r7, #8]
 800a230:	2b00      	cmp	r3, #0
 800a232:	d101      	bne.n	800a238 <ee_number+0x198>
 800a234:	68fb      	ldr	r3, [r7, #12]
 800a236:	e018      	b.n	800a26a <ee_number+0x1ca>
 800a238:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a23a:	1e5a      	subs	r2, r3, #1
 800a23c:	657a      	str	r2, [r7, #84]	@ 0x54
 800a23e:	2b00      	cmp	r3, #0
 800a240:	dce9      	bgt.n	800a216 <ee_number+0x176>
  while (size-- > 0) ASSIGN_STR(' ');
 800a242:	e00c      	b.n	800a25e <ee_number+0x1be>
 800a244:	68fb      	ldr	r3, [r7, #12]
 800a246:	1c5a      	adds	r2, r3, #1
 800a248:	60fa      	str	r2, [r7, #12]
 800a24a:	2220      	movs	r2, #32
 800a24c:	701a      	strb	r2, [r3, #0]
 800a24e:	68bb      	ldr	r3, [r7, #8]
 800a250:	3b01      	subs	r3, #1
 800a252:	60bb      	str	r3, [r7, #8]
 800a254:	68bb      	ldr	r3, [r7, #8]
 800a256:	2b00      	cmp	r3, #0
 800a258:	d101      	bne.n	800a25e <ee_number+0x1be>
 800a25a:	68fb      	ldr	r3, [r7, #12]
 800a25c:	e005      	b.n	800a26a <ee_number+0x1ca>
 800a25e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800a260:	1e5a      	subs	r2, r3, #1
 800a262:	66ba      	str	r2, [r7, #104]	@ 0x68
 800a264:	2b00      	cmp	r3, #0
 800a266:	dced      	bgt.n	800a244 <ee_number+0x1a4>

  return str;
 800a268:	68fb      	ldr	r3, [r7, #12]
}
 800a26a:	4618      	mov	r0, r3
 800a26c:	3764      	adds	r7, #100	@ 0x64
 800a26e:	46bd      	mov	sp, r7
 800a270:	bc80      	pop	{r7}
 800a272:	4770      	bx	lr
 800a274:	2000000c 	.word	0x2000000c
 800a278:	20000010 	.word	0x20000010

0800a27c <tiny_vsnprintf_like>:

#define CHECK_STR_SIZE(_buf, _str, _size) \
  if ((((_str) - (_buf)) >= ((_size)-1))) { break; }

int tiny_vsnprintf_like(char *buf, const int size, const char *fmt, va_list args)
{
 800a27c:	b580      	push	{r7, lr}
 800a27e:	b092      	sub	sp, #72	@ 0x48
 800a280:	af04      	add	r7, sp, #16
 800a282:	60f8      	str	r0, [r7, #12]
 800a284:	60b9      	str	r1, [r7, #8]
 800a286:	607a      	str	r2, [r7, #4]
 800a288:	603b      	str	r3, [r7, #0]

  int field_width;      // Width of output field
  int precision;        // Min. # of digits for integers; max number of chars for from string
  int qualifier;        // 'h', 'l', or 'L' for integer fields

  if (size <= 0)
 800a28a:	68bb      	ldr	r3, [r7, #8]
 800a28c:	2b00      	cmp	r3, #0
 800a28e:	dc01      	bgt.n	800a294 <tiny_vsnprintf_like+0x18>
  {
    return 0;
 800a290:	2300      	movs	r3, #0
 800a292:	e13e      	b.n	800a512 <tiny_vsnprintf_like+0x296>
  }

  for (str = buf; *fmt || ((str - buf) >= size-1); fmt++)
 800a294:	68fb      	ldr	r3, [r7, #12]
 800a296:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a298:	e128      	b.n	800a4ec <tiny_vsnprintf_like+0x270>
  {
    CHECK_STR_SIZE(buf, str, size);
 800a29a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a29c:	68fb      	ldr	r3, [r7, #12]
 800a29e:	1ad2      	subs	r2, r2, r3
 800a2a0:	68bb      	ldr	r3, [r7, #8]
 800a2a2:	3b01      	subs	r3, #1
 800a2a4:	429a      	cmp	r2, r3
 800a2a6:	f280 812e 	bge.w	800a506 <tiny_vsnprintf_like+0x28a>

    if (*fmt != '%')
 800a2aa:	687b      	ldr	r3, [r7, #4]
 800a2ac:	781b      	ldrb	r3, [r3, #0]
 800a2ae:	2b25      	cmp	r3, #37	@ 0x25
 800a2b0:	d006      	beq.n	800a2c0 <tiny_vsnprintf_like+0x44>
    {
      *str++ = *fmt;
 800a2b2:	687a      	ldr	r2, [r7, #4]
 800a2b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a2b6:	1c59      	adds	r1, r3, #1
 800a2b8:	62f9      	str	r1, [r7, #44]	@ 0x2c
 800a2ba:	7812      	ldrb	r2, [r2, #0]
 800a2bc:	701a      	strb	r2, [r3, #0]
      continue;
 800a2be:	e112      	b.n	800a4e6 <tiny_vsnprintf_like+0x26a>
    }

    // Process flags
    flags = 0;
 800a2c0:	2300      	movs	r3, #0
 800a2c2:	623b      	str	r3, [r7, #32]
#ifdef TINY_PRINTF
    /* Support %0, but not %-, %+, %space and %# */
    fmt++;
 800a2c4:	687b      	ldr	r3, [r7, #4]
 800a2c6:	3301      	adds	r3, #1
 800a2c8:	607b      	str	r3, [r7, #4]
    if (*fmt == '0')
 800a2ca:	687b      	ldr	r3, [r7, #4]
 800a2cc:	781b      	ldrb	r3, [r3, #0]
 800a2ce:	2b30      	cmp	r3, #48	@ 0x30
 800a2d0:	d103      	bne.n	800a2da <tiny_vsnprintf_like+0x5e>
    {
      flags |= ZEROPAD;
 800a2d2:	6a3b      	ldr	r3, [r7, #32]
 800a2d4:	f043 0301 	orr.w	r3, r3, #1
 800a2d8:	623b      	str	r3, [r7, #32]
      case '0': flags |= ZEROPAD; goto repeat;
    }
#endif

    // Get field width
    field_width = -1;
 800a2da:	f04f 33ff 	mov.w	r3, #4294967295
 800a2de:	61fb      	str	r3, [r7, #28]
    if (is_digit(*fmt))
 800a2e0:	687b      	ldr	r3, [r7, #4]
 800a2e2:	781b      	ldrb	r3, [r3, #0]
 800a2e4:	2b2f      	cmp	r3, #47	@ 0x2f
 800a2e6:	d908      	bls.n	800a2fa <tiny_vsnprintf_like+0x7e>
 800a2e8:	687b      	ldr	r3, [r7, #4]
 800a2ea:	781b      	ldrb	r3, [r3, #0]
 800a2ec:	2b39      	cmp	r3, #57	@ 0x39
 800a2ee:	d804      	bhi.n	800a2fa <tiny_vsnprintf_like+0x7e>
      field_width = ee_skip_atoi(&fmt);
 800a2f0:	1d3b      	adds	r3, r7, #4
 800a2f2:	4618      	mov	r0, r3
 800a2f4:	f7ff feae 	bl	800a054 <ee_skip_atoi>
 800a2f8:	61f8      	str	r0, [r7, #28]
      }
    }
#endif

    // Get the precision
    precision = -1;
 800a2fa:	f04f 33ff 	mov.w	r3, #4294967295
 800a2fe:	61bb      	str	r3, [r7, #24]
      if (precision < 0) precision = 0;
    }
#endif

    // Get the conversion qualifier
    qualifier = -1;
 800a300:	f04f 33ff 	mov.w	r3, #4294967295
 800a304:	617b      	str	r3, [r7, #20]
      fmt++;
    }
#endif

    // Default base
    base = 10;
 800a306:	230a      	movs	r3, #10
 800a308:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (*fmt)
 800a30a:	687b      	ldr	r3, [r7, #4]
 800a30c:	781b      	ldrb	r3, [r3, #0]
 800a30e:	3b58      	subs	r3, #88	@ 0x58
 800a310:	2b20      	cmp	r3, #32
 800a312:	f200 8094 	bhi.w	800a43e <tiny_vsnprintf_like+0x1c2>
 800a316:	a201      	add	r2, pc, #4	@ (adr r2, 800a31c <tiny_vsnprintf_like+0xa0>)
 800a318:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a31c:	0800a427 	.word	0x0800a427
 800a320:	0800a43f 	.word	0x0800a43f
 800a324:	0800a43f 	.word	0x0800a43f
 800a328:	0800a43f 	.word	0x0800a43f
 800a32c:	0800a43f 	.word	0x0800a43f
 800a330:	0800a43f 	.word	0x0800a43f
 800a334:	0800a43f 	.word	0x0800a43f
 800a338:	0800a43f 	.word	0x0800a43f
 800a33c:	0800a43f 	.word	0x0800a43f
 800a340:	0800a43f 	.word	0x0800a43f
 800a344:	0800a43f 	.word	0x0800a43f
 800a348:	0800a3ab 	.word	0x0800a3ab
 800a34c:	0800a435 	.word	0x0800a435
 800a350:	0800a43f 	.word	0x0800a43f
 800a354:	0800a43f 	.word	0x0800a43f
 800a358:	0800a43f 	.word	0x0800a43f
 800a35c:	0800a43f 	.word	0x0800a43f
 800a360:	0800a435 	.word	0x0800a435
 800a364:	0800a43f 	.word	0x0800a43f
 800a368:	0800a43f 	.word	0x0800a43f
 800a36c:	0800a43f 	.word	0x0800a43f
 800a370:	0800a43f 	.word	0x0800a43f
 800a374:	0800a43f 	.word	0x0800a43f
 800a378:	0800a43f 	.word	0x0800a43f
 800a37c:	0800a43f 	.word	0x0800a43f
 800a380:	0800a43f 	.word	0x0800a43f
 800a384:	0800a43f 	.word	0x0800a43f
 800a388:	0800a3cb 	.word	0x0800a3cb
 800a38c:	0800a43f 	.word	0x0800a43f
 800a390:	0800a48b 	.word	0x0800a48b
 800a394:	0800a43f 	.word	0x0800a43f
 800a398:	0800a43f 	.word	0x0800a43f
 800a39c:	0800a42f 	.word	0x0800a42f
      case 'c':
#ifdef TINY_PRINTF
#else
        if (!(flags & LEFT))
#endif
          while (--field_width > 0) *str++ = ' ';
 800a3a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a3a2:	1c5a      	adds	r2, r3, #1
 800a3a4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800a3a6:	2220      	movs	r2, #32
 800a3a8:	701a      	strb	r2, [r3, #0]
 800a3aa:	69fb      	ldr	r3, [r7, #28]
 800a3ac:	3b01      	subs	r3, #1
 800a3ae:	61fb      	str	r3, [r7, #28]
 800a3b0:	69fb      	ldr	r3, [r7, #28]
 800a3b2:	2b00      	cmp	r3, #0
 800a3b4:	dcf4      	bgt.n	800a3a0 <tiny_vsnprintf_like+0x124>
        *str++ = (unsigned char) va_arg(args, int);
 800a3b6:	683b      	ldr	r3, [r7, #0]
 800a3b8:	1d1a      	adds	r2, r3, #4
 800a3ba:	603a      	str	r2, [r7, #0]
 800a3bc:	6819      	ldr	r1, [r3, #0]
 800a3be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a3c0:	1c5a      	adds	r2, r3, #1
 800a3c2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800a3c4:	b2ca      	uxtb	r2, r1
 800a3c6:	701a      	strb	r2, [r3, #0]
#ifdef TINY_PRINTF
#else
        while (--field_width > 0) *str++ = ' ';
#endif
        continue;
 800a3c8:	e08d      	b.n	800a4e6 <tiny_vsnprintf_like+0x26a>

      case 's':
        s = va_arg(args, char *);
 800a3ca:	683b      	ldr	r3, [r7, #0]
 800a3cc:	1d1a      	adds	r2, r3, #4
 800a3ce:	603a      	str	r2, [r7, #0]
 800a3d0:	681b      	ldr	r3, [r3, #0]
 800a3d2:	627b      	str	r3, [r7, #36]	@ 0x24
        if (!s) s = "<NULL>";
 800a3d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a3d6:	2b00      	cmp	r3, #0
 800a3d8:	d101      	bne.n	800a3de <tiny_vsnprintf_like+0x162>
 800a3da:	4b50      	ldr	r3, [pc, #320]	@ (800a51c <tiny_vsnprintf_like+0x2a0>)
 800a3dc:	627b      	str	r3, [r7, #36]	@ 0x24
#ifdef TINY_PRINTF
        len = strlen(s);
 800a3de:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800a3e0:	f7f5 feca 	bl	8000178 <strlen>
 800a3e4:	4603      	mov	r3, r0
 800a3e6:	613b      	str	r3, [r7, #16]
#else
        len = strnlen(s, precision);
        if (!(flags & LEFT))
#endif
          while (len < field_width--) *str++ = ' ';
 800a3e8:	e004      	b.n	800a3f4 <tiny_vsnprintf_like+0x178>
 800a3ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a3ec:	1c5a      	adds	r2, r3, #1
 800a3ee:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800a3f0:	2220      	movs	r2, #32
 800a3f2:	701a      	strb	r2, [r3, #0]
 800a3f4:	69fb      	ldr	r3, [r7, #28]
 800a3f6:	1e5a      	subs	r2, r3, #1
 800a3f8:	61fa      	str	r2, [r7, #28]
 800a3fa:	693a      	ldr	r2, [r7, #16]
 800a3fc:	429a      	cmp	r2, r3
 800a3fe:	dbf4      	blt.n	800a3ea <tiny_vsnprintf_like+0x16e>
        for (i = 0; i < len; ++i) *str++ = *s++;
 800a400:	2300      	movs	r3, #0
 800a402:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a404:	e00a      	b.n	800a41c <tiny_vsnprintf_like+0x1a0>
 800a406:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a408:	1c53      	adds	r3, r2, #1
 800a40a:	627b      	str	r3, [r7, #36]	@ 0x24
 800a40c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a40e:	1c59      	adds	r1, r3, #1
 800a410:	62f9      	str	r1, [r7, #44]	@ 0x2c
 800a412:	7812      	ldrb	r2, [r2, #0]
 800a414:	701a      	strb	r2, [r3, #0]
 800a416:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a418:	3301      	adds	r3, #1
 800a41a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a41c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a41e:	693b      	ldr	r3, [r7, #16]
 800a420:	429a      	cmp	r2, r3
 800a422:	dbf0      	blt.n	800a406 <tiny_vsnprintf_like+0x18a>
#ifdef TINY_PRINTF
#else
        while (len < field_width--) *str++ = ' ';
#endif
        continue;
 800a424:	e05f      	b.n	800a4e6 <tiny_vsnprintf_like+0x26a>
        base = 8;
        break;
#endif

      case 'X':
        flags |= UPPERCASE;
 800a426:	6a3b      	ldr	r3, [r7, #32]
 800a428:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a42c:	623b      	str	r3, [r7, #32]

      case 'x':
        base = 16;
 800a42e:	2310      	movs	r3, #16
 800a430:	633b      	str	r3, [r7, #48]	@ 0x30
        break;
 800a432:	e02b      	b.n	800a48c <tiny_vsnprintf_like+0x210>

      case 'd':
      case 'i':
        flags |= SIGN;
 800a434:	6a3b      	ldr	r3, [r7, #32]
 800a436:	f043 0302 	orr.w	r3, r3, #2
 800a43a:	623b      	str	r3, [r7, #32]

      case 'u':
        break;
 800a43c:	e025      	b.n	800a48a <tiny_vsnprintf_like+0x20e>
        continue;

#endif

      default:
        if (*fmt != '%') *str++ = '%';
 800a43e:	687b      	ldr	r3, [r7, #4]
 800a440:	781b      	ldrb	r3, [r3, #0]
 800a442:	2b25      	cmp	r3, #37	@ 0x25
 800a444:	d004      	beq.n	800a450 <tiny_vsnprintf_like+0x1d4>
 800a446:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a448:	1c5a      	adds	r2, r3, #1
 800a44a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800a44c:	2225      	movs	r2, #37	@ 0x25
 800a44e:	701a      	strb	r2, [r3, #0]
        CHECK_STR_SIZE(buf, str, size);
 800a450:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a452:	68fb      	ldr	r3, [r7, #12]
 800a454:	1ad2      	subs	r2, r2, r3
 800a456:	68bb      	ldr	r3, [r7, #8]
 800a458:	3b01      	subs	r3, #1
 800a45a:	429a      	cmp	r2, r3
 800a45c:	da16      	bge.n	800a48c <tiny_vsnprintf_like+0x210>
        if (*fmt)
 800a45e:	687b      	ldr	r3, [r7, #4]
 800a460:	781b      	ldrb	r3, [r3, #0]
 800a462:	2b00      	cmp	r3, #0
 800a464:	d006      	beq.n	800a474 <tiny_vsnprintf_like+0x1f8>
          *str++ = *fmt;
 800a466:	687a      	ldr	r2, [r7, #4]
 800a468:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a46a:	1c59      	adds	r1, r3, #1
 800a46c:	62f9      	str	r1, [r7, #44]	@ 0x2c
 800a46e:	7812      	ldrb	r2, [r2, #0]
 800a470:	701a      	strb	r2, [r3, #0]
 800a472:	e002      	b.n	800a47a <tiny_vsnprintf_like+0x1fe>
        else
          --fmt;
 800a474:	687b      	ldr	r3, [r7, #4]
 800a476:	3b01      	subs	r3, #1
 800a478:	607b      	str	r3, [r7, #4]
        CHECK_STR_SIZE(buf, str, size);
 800a47a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a47c:	68fb      	ldr	r3, [r7, #12]
 800a47e:	1ad2      	subs	r2, r2, r3
 800a480:	68bb      	ldr	r3, [r7, #8]
 800a482:	3b01      	subs	r3, #1
 800a484:	429a      	cmp	r2, r3
 800a486:	db2d      	blt.n	800a4e4 <tiny_vsnprintf_like+0x268>
 800a488:	e000      	b.n	800a48c <tiny_vsnprintf_like+0x210>
        break;
 800a48a:	bf00      	nop
        continue;
    }

    if (qualifier == 'l')
 800a48c:	697b      	ldr	r3, [r7, #20]
 800a48e:	2b6c      	cmp	r3, #108	@ 0x6c
 800a490:	d105      	bne.n	800a49e <tiny_vsnprintf_like+0x222>
      num = va_arg(args, unsigned long);
 800a492:	683b      	ldr	r3, [r7, #0]
 800a494:	1d1a      	adds	r2, r3, #4
 800a496:	603a      	str	r2, [r7, #0]
 800a498:	681b      	ldr	r3, [r3, #0]
 800a49a:	637b      	str	r3, [r7, #52]	@ 0x34
 800a49c:	e00f      	b.n	800a4be <tiny_vsnprintf_like+0x242>
    else if (flags & SIGN)
 800a49e:	6a3b      	ldr	r3, [r7, #32]
 800a4a0:	f003 0302 	and.w	r3, r3, #2
 800a4a4:	2b00      	cmp	r3, #0
 800a4a6:	d005      	beq.n	800a4b4 <tiny_vsnprintf_like+0x238>
      num = va_arg(args, int);
 800a4a8:	683b      	ldr	r3, [r7, #0]
 800a4aa:	1d1a      	adds	r2, r3, #4
 800a4ac:	603a      	str	r2, [r7, #0]
 800a4ae:	681b      	ldr	r3, [r3, #0]
 800a4b0:	637b      	str	r3, [r7, #52]	@ 0x34
 800a4b2:	e004      	b.n	800a4be <tiny_vsnprintf_like+0x242>
    else
      num = va_arg(args, unsigned int);
 800a4b4:	683b      	ldr	r3, [r7, #0]
 800a4b6:	1d1a      	adds	r2, r3, #4
 800a4b8:	603a      	str	r2, [r7, #0]
 800a4ba:	681b      	ldr	r3, [r3, #0]
 800a4bc:	637b      	str	r3, [r7, #52]	@ 0x34

    str = ee_number(str, ((size - 1) - (str - buf)), num, base, field_width, precision, flags);
 800a4be:	68bb      	ldr	r3, [r7, #8]
 800a4c0:	1e5a      	subs	r2, r3, #1
 800a4c2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a4c4:	68fb      	ldr	r3, [r7, #12]
 800a4c6:	1acb      	subs	r3, r1, r3
 800a4c8:	1ad1      	subs	r1, r2, r3
 800a4ca:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800a4cc:	6a3b      	ldr	r3, [r7, #32]
 800a4ce:	9302      	str	r3, [sp, #8]
 800a4d0:	69bb      	ldr	r3, [r7, #24]
 800a4d2:	9301      	str	r3, [sp, #4]
 800a4d4:	69fb      	ldr	r3, [r7, #28]
 800a4d6:	9300      	str	r3, [sp, #0]
 800a4d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a4da:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800a4dc:	f7ff fde0 	bl	800a0a0 <ee_number>
 800a4e0:	62f8      	str	r0, [r7, #44]	@ 0x2c
 800a4e2:	e000      	b.n	800a4e6 <tiny_vsnprintf_like+0x26a>
        continue;
 800a4e4:	bf00      	nop
  for (str = buf; *fmt || ((str - buf) >= size-1); fmt++)
 800a4e6:	687b      	ldr	r3, [r7, #4]
 800a4e8:	3301      	adds	r3, #1
 800a4ea:	607b      	str	r3, [r7, #4]
 800a4ec:	687b      	ldr	r3, [r7, #4]
 800a4ee:	781b      	ldrb	r3, [r3, #0]
 800a4f0:	2b00      	cmp	r3, #0
 800a4f2:	f47f aed2 	bne.w	800a29a <tiny_vsnprintf_like+0x1e>
 800a4f6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a4f8:	68fb      	ldr	r3, [r7, #12]
 800a4fa:	1ad2      	subs	r2, r2, r3
 800a4fc:	68bb      	ldr	r3, [r7, #8]
 800a4fe:	3b01      	subs	r3, #1
 800a500:	429a      	cmp	r2, r3
 800a502:	f6bf aeca 	bge.w	800a29a <tiny_vsnprintf_like+0x1e>
  }

  *str = '\0';
 800a506:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a508:	2200      	movs	r2, #0
 800a50a:	701a      	strb	r2, [r3, #0]
  return str - buf;
 800a50c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a50e:	68fb      	ldr	r3, [r7, #12]
 800a510:	1ad3      	subs	r3, r2, r3
}
 800a512:	4618      	mov	r0, r3
 800a514:	3738      	adds	r7, #56	@ 0x38
 800a516:	46bd      	mov	sp, r7
 800a518:	bd80      	pop	{r7, pc}
 800a51a:	bf00      	nop
 800a51c:	0800b0cc 	.word	0x0800b0cc

0800a520 <UTIL_TIMER_Init>:
  * @addtogroup TIMER_SERVER_exported_function
  *  @{
  */

UTIL_TIMER_Status_t UTIL_TIMER_Init(void)
{
 800a520:	b580      	push	{r7, lr}
 800a522:	af00      	add	r7, sp, #0
  UTIL_TIMER_INIT_CRITICAL_SECTION();
  TimerListHead = NULL;
 800a524:	4b04      	ldr	r3, [pc, #16]	@ (800a538 <UTIL_TIMER_Init+0x18>)
 800a526:	2200      	movs	r2, #0
 800a528:	601a      	str	r2, [r3, #0]
  return UTIL_TimerDriver.InitTimer();
 800a52a:	4b04      	ldr	r3, [pc, #16]	@ (800a53c <UTIL_TIMER_Init+0x1c>)
 800a52c:	681b      	ldr	r3, [r3, #0]
 800a52e:	4798      	blx	r3
 800a530:	4603      	mov	r3, r0
}
 800a532:	4618      	mov	r0, r3
 800a534:	bd80      	pop	{r7, pc}
 800a536:	bf00      	nop
 800a538:	20000360 	.word	0x20000360
 800a53c:	0800b174 	.word	0x0800b174

0800a540 <UTIL_TIMER_Create>:
{
  return UTIL_TimerDriver.DeInitTimer();
}

UTIL_TIMER_Status_t UTIL_TIMER_Create( UTIL_TIMER_Object_t *TimerObject, uint32_t PeriodValue, UTIL_TIMER_Mode_t Mode, void ( *Callback )( void *), void *Argument)
{
 800a540:	b580      	push	{r7, lr}
 800a542:	b084      	sub	sp, #16
 800a544:	af00      	add	r7, sp, #0
 800a546:	60f8      	str	r0, [r7, #12]
 800a548:	60b9      	str	r1, [r7, #8]
 800a54a:	603b      	str	r3, [r7, #0]
 800a54c:	4613      	mov	r3, r2
 800a54e:	71fb      	strb	r3, [r7, #7]
  if((TimerObject != NULL) && (Callback != NULL))
 800a550:	68fb      	ldr	r3, [r7, #12]
 800a552:	2b00      	cmp	r3, #0
 800a554:	d023      	beq.n	800a59e <UTIL_TIMER_Create+0x5e>
 800a556:	683b      	ldr	r3, [r7, #0]
 800a558:	2b00      	cmp	r3, #0
 800a55a:	d020      	beq.n	800a59e <UTIL_TIMER_Create+0x5e>
  {
    TimerObject->Timestamp = 0U;
 800a55c:	68fb      	ldr	r3, [r7, #12]
 800a55e:	2200      	movs	r2, #0
 800a560:	601a      	str	r2, [r3, #0]
    TimerObject->ReloadValue = UTIL_TimerDriver.ms2Tick(PeriodValue);
 800a562:	4b11      	ldr	r3, [pc, #68]	@ (800a5a8 <UTIL_TIMER_Create+0x68>)
 800a564:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a566:	68b8      	ldr	r0, [r7, #8]
 800a568:	4798      	blx	r3
 800a56a:	4602      	mov	r2, r0
 800a56c:	68fb      	ldr	r3, [r7, #12]
 800a56e:	605a      	str	r2, [r3, #4]
    TimerObject->IsPending = 0U;
 800a570:	68fb      	ldr	r3, [r7, #12]
 800a572:	2200      	movs	r2, #0
 800a574:	721a      	strb	r2, [r3, #8]
    TimerObject->IsRunning = 0U;
 800a576:	68fb      	ldr	r3, [r7, #12]
 800a578:	2200      	movs	r2, #0
 800a57a:	725a      	strb	r2, [r3, #9]
    TimerObject->IsReloadStopped = 0U;
 800a57c:	68fb      	ldr	r3, [r7, #12]
 800a57e:	2200      	movs	r2, #0
 800a580:	729a      	strb	r2, [r3, #10]
    TimerObject->Callback = Callback;
 800a582:	68fb      	ldr	r3, [r7, #12]
 800a584:	683a      	ldr	r2, [r7, #0]
 800a586:	60da      	str	r2, [r3, #12]
    TimerObject->argument = Argument;
 800a588:	68fb      	ldr	r3, [r7, #12]
 800a58a:	69ba      	ldr	r2, [r7, #24]
 800a58c:	611a      	str	r2, [r3, #16]
    TimerObject->Mode = Mode;
 800a58e:	68fb      	ldr	r3, [r7, #12]
 800a590:	79fa      	ldrb	r2, [r7, #7]
 800a592:	72da      	strb	r2, [r3, #11]
    TimerObject->Next = NULL;
 800a594:	68fb      	ldr	r3, [r7, #12]
 800a596:	2200      	movs	r2, #0
 800a598:	615a      	str	r2, [r3, #20]
    return UTIL_TIMER_OK;
 800a59a:	2300      	movs	r3, #0
 800a59c:	e000      	b.n	800a5a0 <UTIL_TIMER_Create+0x60>
  }
  else
  {
    return UTIL_TIMER_INVALID_PARAM;
 800a59e:	2301      	movs	r3, #1
  }
}
 800a5a0:	4618      	mov	r0, r3
 800a5a2:	3710      	adds	r7, #16
 800a5a4:	46bd      	mov	sp, r7
 800a5a6:	bd80      	pop	{r7, pc}
 800a5a8:	0800b174 	.word	0x0800b174

0800a5ac <UTIL_TIMER_Start>:

UTIL_TIMER_Status_t UTIL_TIMER_Start( UTIL_TIMER_Object_t *TimerObject)
{
 800a5ac:	b580      	push	{r7, lr}
 800a5ae:	b08a      	sub	sp, #40	@ 0x28
 800a5b0:	af00      	add	r7, sp, #0
 800a5b2:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Status_t  ret = UTIL_TIMER_OK;
 800a5b4:	2300      	movs	r3, #0
 800a5b6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t elapsedTime;
  uint32_t minValue;
  uint32_t ticks;
    
  if(( TimerObject != NULL ) && ( TimerExists( TimerObject ) == false ) && (TimerObject->IsRunning == 0U))
 800a5ba:	687b      	ldr	r3, [r7, #4]
 800a5bc:	2b00      	cmp	r3, #0
 800a5be:	d056      	beq.n	800a66e <UTIL_TIMER_Start+0xc2>
 800a5c0:	6878      	ldr	r0, [r7, #4]
 800a5c2:	f000 f9a9 	bl	800a918 <TimerExists>
 800a5c6:	4603      	mov	r3, r0
 800a5c8:	f083 0301 	eor.w	r3, r3, #1
 800a5cc:	b2db      	uxtb	r3, r3
 800a5ce:	2b00      	cmp	r3, #0
 800a5d0:	d04d      	beq.n	800a66e <UTIL_TIMER_Start+0xc2>
 800a5d2:	687b      	ldr	r3, [r7, #4]
 800a5d4:	7a5b      	ldrb	r3, [r3, #9]
 800a5d6:	2b00      	cmp	r3, #0
 800a5d8:	d149      	bne.n	800a66e <UTIL_TIMER_Start+0xc2>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a5da:	f3ef 8310 	mrs	r3, PRIMASK
 800a5de:	613b      	str	r3, [r7, #16]
  return(result);
 800a5e0:	693b      	ldr	r3, [r7, #16]
  {
    UTIL_TIMER_ENTER_CRITICAL_SECTION();
 800a5e2:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 800a5e4:	b672      	cpsid	i
}
 800a5e6:	bf00      	nop
    ticks = TimerObject->ReloadValue;
 800a5e8:	687b      	ldr	r3, [r7, #4]
 800a5ea:	685b      	ldr	r3, [r3, #4]
 800a5ec:	623b      	str	r3, [r7, #32]
    minValue = UTIL_TimerDriver.GetMinimumTimeout( );
 800a5ee:	4b24      	ldr	r3, [pc, #144]	@ (800a680 <UTIL_TIMER_Start+0xd4>)
 800a5f0:	6a1b      	ldr	r3, [r3, #32]
 800a5f2:	4798      	blx	r3
 800a5f4:	61b8      	str	r0, [r7, #24]
    
    if( ticks < minValue )
 800a5f6:	6a3a      	ldr	r2, [r7, #32]
 800a5f8:	69bb      	ldr	r3, [r7, #24]
 800a5fa:	429a      	cmp	r2, r3
 800a5fc:	d201      	bcs.n	800a602 <UTIL_TIMER_Start+0x56>
    {
      ticks = minValue;
 800a5fe:	69bb      	ldr	r3, [r7, #24]
 800a600:	623b      	str	r3, [r7, #32]
    }
    
    TimerObject->Timestamp = ticks;
 800a602:	687b      	ldr	r3, [r7, #4]
 800a604:	6a3a      	ldr	r2, [r7, #32]
 800a606:	601a      	str	r2, [r3, #0]
    TimerObject->IsPending = 0U;
 800a608:	687b      	ldr	r3, [r7, #4]
 800a60a:	2200      	movs	r2, #0
 800a60c:	721a      	strb	r2, [r3, #8]
    TimerObject->IsRunning = 1U;
 800a60e:	687b      	ldr	r3, [r7, #4]
 800a610:	2201      	movs	r2, #1
 800a612:	725a      	strb	r2, [r3, #9]
    TimerObject->IsReloadStopped = 0U;
 800a614:	687b      	ldr	r3, [r7, #4]
 800a616:	2200      	movs	r2, #0
 800a618:	729a      	strb	r2, [r3, #10]
    if( TimerListHead == NULL )
 800a61a:	4b1a      	ldr	r3, [pc, #104]	@ (800a684 <UTIL_TIMER_Start+0xd8>)
 800a61c:	681b      	ldr	r3, [r3, #0]
 800a61e:	2b00      	cmp	r3, #0
 800a620:	d106      	bne.n	800a630 <UTIL_TIMER_Start+0x84>
    {
      UTIL_TimerDriver.SetTimerContext();
 800a622:	4b17      	ldr	r3, [pc, #92]	@ (800a680 <UTIL_TIMER_Start+0xd4>)
 800a624:	691b      	ldr	r3, [r3, #16]
 800a626:	4798      	blx	r3
      TimerInsertNewHeadTimer( TimerObject ); /* insert a timeout at now+obj->Timestamp */
 800a628:	6878      	ldr	r0, [r7, #4]
 800a62a:	f000 f9eb 	bl	800aa04 <TimerInsertNewHeadTimer>
 800a62e:	e017      	b.n	800a660 <UTIL_TIMER_Start+0xb4>
    }
    else 
    {
      elapsedTime = UTIL_TimerDriver.GetTimerElapsedTime( );
 800a630:	4b13      	ldr	r3, [pc, #76]	@ (800a680 <UTIL_TIMER_Start+0xd4>)
 800a632:	699b      	ldr	r3, [r3, #24]
 800a634:	4798      	blx	r3
 800a636:	6178      	str	r0, [r7, #20]
      TimerObject->Timestamp += elapsedTime;
 800a638:	687b      	ldr	r3, [r7, #4]
 800a63a:	681a      	ldr	r2, [r3, #0]
 800a63c:	697b      	ldr	r3, [r7, #20]
 800a63e:	441a      	add	r2, r3
 800a640:	687b      	ldr	r3, [r7, #4]
 800a642:	601a      	str	r2, [r3, #0]
      
      if( TimerObject->Timestamp < TimerListHead->Timestamp )
 800a644:	687b      	ldr	r3, [r7, #4]
 800a646:	681a      	ldr	r2, [r3, #0]
 800a648:	4b0e      	ldr	r3, [pc, #56]	@ (800a684 <UTIL_TIMER_Start+0xd8>)
 800a64a:	681b      	ldr	r3, [r3, #0]
 800a64c:	681b      	ldr	r3, [r3, #0]
 800a64e:	429a      	cmp	r2, r3
 800a650:	d203      	bcs.n	800a65a <UTIL_TIMER_Start+0xae>
      {
        TimerInsertNewHeadTimer( TimerObject);
 800a652:	6878      	ldr	r0, [r7, #4]
 800a654:	f000 f9d6 	bl	800aa04 <TimerInsertNewHeadTimer>
 800a658:	e002      	b.n	800a660 <UTIL_TIMER_Start+0xb4>
      }
      else
      {
        TimerInsertTimer( TimerObject);
 800a65a:	6878      	ldr	r0, [r7, #4]
 800a65c:	f000 f9a2 	bl	800a9a4 <TimerInsertTimer>
 800a660:	69fb      	ldr	r3, [r7, #28]
 800a662:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a664:	68fb      	ldr	r3, [r7, #12]
 800a666:	f383 8810 	msr	PRIMASK, r3
}
 800a66a:	bf00      	nop
  {
 800a66c:	e002      	b.n	800a674 <UTIL_TIMER_Start+0xc8>
    }
    UTIL_TIMER_EXIT_CRITICAL_SECTION();
  }
  else
  {
    ret =  UTIL_TIMER_INVALID_PARAM;
 800a66e:	2301      	movs	r3, #1
 800a670:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }
  return ret;
 800a674:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800a678:	4618      	mov	r0, r3
 800a67a:	3728      	adds	r7, #40	@ 0x28
 800a67c:	46bd      	mov	sp, r7
 800a67e:	bd80      	pop	{r7, pc}
 800a680:	0800b174 	.word	0x0800b174
 800a684:	20000360 	.word	0x20000360

0800a688 <UTIL_TIMER_Stop>:
  }
  return ret;
}

UTIL_TIMER_Status_t UTIL_TIMER_Stop( UTIL_TIMER_Object_t *TimerObject )
{
 800a688:	b580      	push	{r7, lr}
 800a68a:	b088      	sub	sp, #32
 800a68c:	af00      	add	r7, sp, #0
 800a68e:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Status_t  ret = UTIL_TIMER_OK;
 800a690:	2300      	movs	r3, #0
 800a692:	77fb      	strb	r3, [r7, #31]

  if (NULL != TimerObject)
 800a694:	687b      	ldr	r3, [r7, #4]
 800a696:	2b00      	cmp	r3, #0
 800a698:	d05b      	beq.n	800a752 <UTIL_TIMER_Stop+0xca>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a69a:	f3ef 8310 	mrs	r3, PRIMASK
 800a69e:	60fb      	str	r3, [r7, #12]
  return(result);
 800a6a0:	68fb      	ldr	r3, [r7, #12]
  {
    UTIL_TIMER_ENTER_CRITICAL_SECTION();
 800a6a2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 800a6a4:	b672      	cpsid	i
}
 800a6a6:	bf00      	nop
    UTIL_TIMER_Object_t* prev = TimerListHead;
 800a6a8:	4b2d      	ldr	r3, [pc, #180]	@ (800a760 <UTIL_TIMER_Stop+0xd8>)
 800a6aa:	681b      	ldr	r3, [r3, #0]
 800a6ac:	61bb      	str	r3, [r7, #24]
    UTIL_TIMER_Object_t* cur = TimerListHead;
 800a6ae:	4b2c      	ldr	r3, [pc, #176]	@ (800a760 <UTIL_TIMER_Stop+0xd8>)
 800a6b0:	681b      	ldr	r3, [r3, #0]
 800a6b2:	617b      	str	r3, [r7, #20]
    TimerObject->IsReloadStopped = 1U;
 800a6b4:	687b      	ldr	r3, [r7, #4]
 800a6b6:	2201      	movs	r2, #1
 800a6b8:	729a      	strb	r2, [r3, #10]
    
    /* List is empty or the Obj to stop does not exist  */
    if(NULL != TimerListHead)
 800a6ba:	4b29      	ldr	r3, [pc, #164]	@ (800a760 <UTIL_TIMER_Stop+0xd8>)
 800a6bc:	681b      	ldr	r3, [r3, #0]
 800a6be:	2b00      	cmp	r3, #0
 800a6c0:	d041      	beq.n	800a746 <UTIL_TIMER_Stop+0xbe>
    {
      TimerObject->IsRunning = 0U;
 800a6c2:	687b      	ldr	r3, [r7, #4]
 800a6c4:	2200      	movs	r2, #0
 800a6c6:	725a      	strb	r2, [r3, #9]
      
      if( TimerListHead == TimerObject ) /* Stop the Head */
 800a6c8:	4b25      	ldr	r3, [pc, #148]	@ (800a760 <UTIL_TIMER_Stop+0xd8>)
 800a6ca:	681b      	ldr	r3, [r3, #0]
 800a6cc:	687a      	ldr	r2, [r7, #4]
 800a6ce:	429a      	cmp	r2, r3
 800a6d0:	d134      	bne.n	800a73c <UTIL_TIMER_Stop+0xb4>
      {
          TimerListHead->IsPending = 0;
 800a6d2:	4b23      	ldr	r3, [pc, #140]	@ (800a760 <UTIL_TIMER_Stop+0xd8>)
 800a6d4:	681b      	ldr	r3, [r3, #0]
 800a6d6:	2200      	movs	r2, #0
 800a6d8:	721a      	strb	r2, [r3, #8]
          if( TimerListHead->Next != NULL )
 800a6da:	4b21      	ldr	r3, [pc, #132]	@ (800a760 <UTIL_TIMER_Stop+0xd8>)
 800a6dc:	681b      	ldr	r3, [r3, #0]
 800a6de:	695b      	ldr	r3, [r3, #20]
 800a6e0:	2b00      	cmp	r3, #0
 800a6e2:	d00a      	beq.n	800a6fa <UTIL_TIMER_Stop+0x72>
          {
            TimerListHead = TimerListHead->Next;
 800a6e4:	4b1e      	ldr	r3, [pc, #120]	@ (800a760 <UTIL_TIMER_Stop+0xd8>)
 800a6e6:	681b      	ldr	r3, [r3, #0]
 800a6e8:	695b      	ldr	r3, [r3, #20]
 800a6ea:	4a1d      	ldr	r2, [pc, #116]	@ (800a760 <UTIL_TIMER_Stop+0xd8>)
 800a6ec:	6013      	str	r3, [r2, #0]
            TimerSetTimeout( TimerListHead );
 800a6ee:	4b1c      	ldr	r3, [pc, #112]	@ (800a760 <UTIL_TIMER_Stop+0xd8>)
 800a6f0:	681b      	ldr	r3, [r3, #0]
 800a6f2:	4618      	mov	r0, r3
 800a6f4:	f000 f92c 	bl	800a950 <TimerSetTimeout>
 800a6f8:	e023      	b.n	800a742 <UTIL_TIMER_Stop+0xba>
          }
          else
          {
            UTIL_TimerDriver.StopTimerEvt( );
 800a6fa:	4b1a      	ldr	r3, [pc, #104]	@ (800a764 <UTIL_TIMER_Stop+0xdc>)
 800a6fc:	68db      	ldr	r3, [r3, #12]
 800a6fe:	4798      	blx	r3
            TimerListHead = NULL;
 800a700:	4b17      	ldr	r3, [pc, #92]	@ (800a760 <UTIL_TIMER_Stop+0xd8>)
 800a702:	2200      	movs	r2, #0
 800a704:	601a      	str	r2, [r3, #0]
 800a706:	e01c      	b.n	800a742 <UTIL_TIMER_Stop+0xba>
      }
      else /* Stop an object within the list */
      {      
        while( cur != NULL )
        {
          if( cur == TimerObject )
 800a708:	697a      	ldr	r2, [r7, #20]
 800a70a:	687b      	ldr	r3, [r7, #4]
 800a70c:	429a      	cmp	r2, r3
 800a70e:	d110      	bne.n	800a732 <UTIL_TIMER_Stop+0xaa>
          {
            if( cur->Next != NULL )
 800a710:	697b      	ldr	r3, [r7, #20]
 800a712:	695b      	ldr	r3, [r3, #20]
 800a714:	2b00      	cmp	r3, #0
 800a716:	d006      	beq.n	800a726 <UTIL_TIMER_Stop+0x9e>
            {
              cur = cur->Next;
 800a718:	697b      	ldr	r3, [r7, #20]
 800a71a:	695b      	ldr	r3, [r3, #20]
 800a71c:	617b      	str	r3, [r7, #20]
              prev->Next = cur;
 800a71e:	69bb      	ldr	r3, [r7, #24]
 800a720:	697a      	ldr	r2, [r7, #20]
 800a722:	615a      	str	r2, [r3, #20]
            else
            {
              cur = NULL;
              prev->Next = cur;
            }
            break;
 800a724:	e00d      	b.n	800a742 <UTIL_TIMER_Stop+0xba>
              cur = NULL;
 800a726:	2300      	movs	r3, #0
 800a728:	617b      	str	r3, [r7, #20]
              prev->Next = cur;
 800a72a:	69bb      	ldr	r3, [r7, #24]
 800a72c:	697a      	ldr	r2, [r7, #20]
 800a72e:	615a      	str	r2, [r3, #20]
            break;
 800a730:	e007      	b.n	800a742 <UTIL_TIMER_Stop+0xba>
          }
          else
          {
            prev = cur;
 800a732:	697b      	ldr	r3, [r7, #20]
 800a734:	61bb      	str	r3, [r7, #24]
            cur = cur->Next;
 800a736:	697b      	ldr	r3, [r7, #20]
 800a738:	695b      	ldr	r3, [r3, #20]
 800a73a:	617b      	str	r3, [r7, #20]
        while( cur != NULL )
 800a73c:	697b      	ldr	r3, [r7, #20]
 800a73e:	2b00      	cmp	r3, #0
 800a740:	d1e2      	bne.n	800a708 <UTIL_TIMER_Stop+0x80>
          }
        }   
      }
      ret = UTIL_TIMER_OK;
 800a742:	2300      	movs	r3, #0
 800a744:	77fb      	strb	r3, [r7, #31]
 800a746:	693b      	ldr	r3, [r7, #16]
 800a748:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a74a:	68bb      	ldr	r3, [r7, #8]
 800a74c:	f383 8810 	msr	PRIMASK, r3
}
 800a750:	e001      	b.n	800a756 <UTIL_TIMER_Stop+0xce>
    }
    UTIL_TIMER_EXIT_CRITICAL_SECTION();
  }
  else
  {
    ret = UTIL_TIMER_INVALID_PARAM;
 800a752:	2301      	movs	r3, #1
 800a754:	77fb      	strb	r3, [r7, #31]
  }
  return ret;
 800a756:	7ffb      	ldrb	r3, [r7, #31]
}
 800a758:	4618      	mov	r0, r3
 800a75a:	3720      	adds	r7, #32
 800a75c:	46bd      	mov	sp, r7
 800a75e:	bd80      	pop	{r7, pc}
 800a760:	20000360 	.word	0x20000360
 800a764:	0800b174 	.word	0x0800b174

0800a768 <UTIL_TIMER_SetPeriod>:

UTIL_TIMER_Status_t UTIL_TIMER_SetPeriod(UTIL_TIMER_Object_t *TimerObject, uint32_t NewPeriodValue)
{
 800a768:	b580      	push	{r7, lr}
 800a76a:	b084      	sub	sp, #16
 800a76c:	af00      	add	r7, sp, #0
 800a76e:	6078      	str	r0, [r7, #4]
 800a770:	6039      	str	r1, [r7, #0]
  UTIL_TIMER_Status_t  ret = UTIL_TIMER_OK;
 800a772:	2300      	movs	r3, #0
 800a774:	73fb      	strb	r3, [r7, #15]
  
  if(NULL == TimerObject)
 800a776:	687b      	ldr	r3, [r7, #4]
 800a778:	2b00      	cmp	r3, #0
 800a77a:	d102      	bne.n	800a782 <UTIL_TIMER_SetPeriod+0x1a>
  {
	  ret = UTIL_TIMER_INVALID_PARAM;
 800a77c:	2301      	movs	r3, #1
 800a77e:	73fb      	strb	r3, [r7, #15]
 800a780:	e014      	b.n	800a7ac <UTIL_TIMER_SetPeriod+0x44>
  }
  else
  {
    TimerObject->ReloadValue = UTIL_TimerDriver.ms2Tick(NewPeriodValue);
 800a782:	4b0d      	ldr	r3, [pc, #52]	@ (800a7b8 <UTIL_TIMER_SetPeriod+0x50>)
 800a784:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a786:	6838      	ldr	r0, [r7, #0]
 800a788:	4798      	blx	r3
 800a78a:	4602      	mov	r2, r0
 800a78c:	687b      	ldr	r3, [r7, #4]
 800a78e:	605a      	str	r2, [r3, #4]
    if(TimerExists(TimerObject))
 800a790:	6878      	ldr	r0, [r7, #4]
 800a792:	f000 f8c1 	bl	800a918 <TimerExists>
 800a796:	4603      	mov	r3, r0
 800a798:	2b00      	cmp	r3, #0
 800a79a:	d007      	beq.n	800a7ac <UTIL_TIMER_SetPeriod+0x44>
    {
      (void)UTIL_TIMER_Stop(TimerObject);
 800a79c:	6878      	ldr	r0, [r7, #4]
 800a79e:	f7ff ff73 	bl	800a688 <UTIL_TIMER_Stop>
      ret = UTIL_TIMER_Start(TimerObject);
 800a7a2:	6878      	ldr	r0, [r7, #4]
 800a7a4:	f7ff ff02 	bl	800a5ac <UTIL_TIMER_Start>
 800a7a8:	4603      	mov	r3, r0
 800a7aa:	73fb      	strb	r3, [r7, #15]
    }
  }
  return ret;
 800a7ac:	7bfb      	ldrb	r3, [r7, #15]
}
 800a7ae:	4618      	mov	r0, r3
 800a7b0:	3710      	adds	r7, #16
 800a7b2:	46bd      	mov	sp, r7
 800a7b4:	bd80      	pop	{r7, pc}
 800a7b6:	bf00      	nop
 800a7b8:	0800b174 	.word	0x0800b174

0800a7bc <UTIL_TIMER_IRQ_Handler>:
	}
	return NextTimer;
}

void UTIL_TIMER_IRQ_Handler( void )
{
 800a7bc:	b590      	push	{r4, r7, lr}
 800a7be:	b089      	sub	sp, #36	@ 0x24
 800a7c0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a7c2:	f3ef 8310 	mrs	r3, PRIMASK
 800a7c6:	60bb      	str	r3, [r7, #8]
  return(result);
 800a7c8:	68bb      	ldr	r3, [r7, #8]
  UTIL_TIMER_Object_t* cur;
  uint32_t old, now, DeltaContext;

  UTIL_TIMER_ENTER_CRITICAL_SECTION();
 800a7ca:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("cpsid i" : : : "memory");
 800a7cc:	b672      	cpsid	i
}
 800a7ce:	bf00      	nop

  old  =  UTIL_TimerDriver.GetTimerContext( );
 800a7d0:	4b38      	ldr	r3, [pc, #224]	@ (800a8b4 <UTIL_TIMER_IRQ_Handler+0xf8>)
 800a7d2:	695b      	ldr	r3, [r3, #20]
 800a7d4:	4798      	blx	r3
 800a7d6:	6178      	str	r0, [r7, #20]
  now  =  UTIL_TimerDriver.SetTimerContext( );
 800a7d8:	4b36      	ldr	r3, [pc, #216]	@ (800a8b4 <UTIL_TIMER_IRQ_Handler+0xf8>)
 800a7da:	691b      	ldr	r3, [r3, #16]
 800a7dc:	4798      	blx	r3
 800a7de:	6138      	str	r0, [r7, #16]

  DeltaContext = now  - old; /*intentional wrap around */
 800a7e0:	693a      	ldr	r2, [r7, #16]
 800a7e2:	697b      	ldr	r3, [r7, #20]
 800a7e4:	1ad3      	subs	r3, r2, r3
 800a7e6:	60fb      	str	r3, [r7, #12]
  
  /* update timeStamp based upon new Time Reference*/
  /* because delta context should never exceed 2^32*/
  if ( TimerListHead != NULL )
 800a7e8:	4b33      	ldr	r3, [pc, #204]	@ (800a8b8 <UTIL_TIMER_IRQ_Handler+0xfc>)
 800a7ea:	681b      	ldr	r3, [r3, #0]
 800a7ec:	2b00      	cmp	r3, #0
 800a7ee:	d037      	beq.n	800a860 <UTIL_TIMER_IRQ_Handler+0xa4>
  {
    cur = TimerListHead;
 800a7f0:	4b31      	ldr	r3, [pc, #196]	@ (800a8b8 <UTIL_TIMER_IRQ_Handler+0xfc>)
 800a7f2:	681b      	ldr	r3, [r3, #0]
 800a7f4:	61fb      	str	r3, [r7, #28]
	do {
      if (cur->Timestamp > DeltaContext)
 800a7f6:	69fb      	ldr	r3, [r7, #28]
 800a7f8:	681b      	ldr	r3, [r3, #0]
 800a7fa:	68fa      	ldr	r2, [r7, #12]
 800a7fc:	429a      	cmp	r2, r3
 800a7fe:	d206      	bcs.n	800a80e <UTIL_TIMER_IRQ_Handler+0x52>
      {
        cur->Timestamp -= DeltaContext;
 800a800:	69fb      	ldr	r3, [r7, #28]
 800a802:	681a      	ldr	r2, [r3, #0]
 800a804:	68fb      	ldr	r3, [r7, #12]
 800a806:	1ad2      	subs	r2, r2, r3
 800a808:	69fb      	ldr	r3, [r7, #28]
 800a80a:	601a      	str	r2, [r3, #0]
 800a80c:	e002      	b.n	800a814 <UTIL_TIMER_IRQ_Handler+0x58>
      }
      else
      {
        cur->Timestamp = 0;
 800a80e:	69fb      	ldr	r3, [r7, #28]
 800a810:	2200      	movs	r2, #0
 800a812:	601a      	str	r2, [r3, #0]
      }
      cur = cur->Next;
 800a814:	69fb      	ldr	r3, [r7, #28]
 800a816:	695b      	ldr	r3, [r3, #20]
 800a818:	61fb      	str	r3, [r7, #28]
    } while(cur != NULL);
 800a81a:	69fb      	ldr	r3, [r7, #28]
 800a81c:	2b00      	cmp	r3, #0
 800a81e:	d1ea      	bne.n	800a7f6 <UTIL_TIMER_IRQ_Handler+0x3a>
  }

  /* Execute expired timer and update the list */
  while ((TimerListHead != NULL) && ((TimerListHead->Timestamp == 0U) || (TimerListHead->Timestamp < UTIL_TimerDriver.GetTimerElapsedTime(  ))))
 800a820:	e01e      	b.n	800a860 <UTIL_TIMER_IRQ_Handler+0xa4>
  {
      cur = TimerListHead;
 800a822:	4b25      	ldr	r3, [pc, #148]	@ (800a8b8 <UTIL_TIMER_IRQ_Handler+0xfc>)
 800a824:	681b      	ldr	r3, [r3, #0]
 800a826:	61fb      	str	r3, [r7, #28]
      TimerListHead = TimerListHead->Next;
 800a828:	4b23      	ldr	r3, [pc, #140]	@ (800a8b8 <UTIL_TIMER_IRQ_Handler+0xfc>)
 800a82a:	681b      	ldr	r3, [r3, #0]
 800a82c:	695b      	ldr	r3, [r3, #20]
 800a82e:	4a22      	ldr	r2, [pc, #136]	@ (800a8b8 <UTIL_TIMER_IRQ_Handler+0xfc>)
 800a830:	6013      	str	r3, [r2, #0]
      cur->IsPending = 0;
 800a832:	69fb      	ldr	r3, [r7, #28]
 800a834:	2200      	movs	r2, #0
 800a836:	721a      	strb	r2, [r3, #8]
      cur->IsRunning = 0;
 800a838:	69fb      	ldr	r3, [r7, #28]
 800a83a:	2200      	movs	r2, #0
 800a83c:	725a      	strb	r2, [r3, #9]
      cur->Callback(cur->argument);
 800a83e:	69fb      	ldr	r3, [r7, #28]
 800a840:	68db      	ldr	r3, [r3, #12]
 800a842:	69fa      	ldr	r2, [r7, #28]
 800a844:	6912      	ldr	r2, [r2, #16]
 800a846:	4610      	mov	r0, r2
 800a848:	4798      	blx	r3
      if(( cur->Mode == UTIL_TIMER_PERIODIC) && (cur->IsReloadStopped == 0U))
 800a84a:	69fb      	ldr	r3, [r7, #28]
 800a84c:	7adb      	ldrb	r3, [r3, #11]
 800a84e:	2b01      	cmp	r3, #1
 800a850:	d106      	bne.n	800a860 <UTIL_TIMER_IRQ_Handler+0xa4>
 800a852:	69fb      	ldr	r3, [r7, #28]
 800a854:	7a9b      	ldrb	r3, [r3, #10]
 800a856:	2b00      	cmp	r3, #0
 800a858:	d102      	bne.n	800a860 <UTIL_TIMER_IRQ_Handler+0xa4>
      {
        (void)UTIL_TIMER_Start(cur);
 800a85a:	69f8      	ldr	r0, [r7, #28]
 800a85c:	f7ff fea6 	bl	800a5ac <UTIL_TIMER_Start>
  while ((TimerListHead != NULL) && ((TimerListHead->Timestamp == 0U) || (TimerListHead->Timestamp < UTIL_TimerDriver.GetTimerElapsedTime(  ))))
 800a860:	4b15      	ldr	r3, [pc, #84]	@ (800a8b8 <UTIL_TIMER_IRQ_Handler+0xfc>)
 800a862:	681b      	ldr	r3, [r3, #0]
 800a864:	2b00      	cmp	r3, #0
 800a866:	d00d      	beq.n	800a884 <UTIL_TIMER_IRQ_Handler+0xc8>
 800a868:	4b13      	ldr	r3, [pc, #76]	@ (800a8b8 <UTIL_TIMER_IRQ_Handler+0xfc>)
 800a86a:	681b      	ldr	r3, [r3, #0]
 800a86c:	681b      	ldr	r3, [r3, #0]
 800a86e:	2b00      	cmp	r3, #0
 800a870:	d0d7      	beq.n	800a822 <UTIL_TIMER_IRQ_Handler+0x66>
 800a872:	4b11      	ldr	r3, [pc, #68]	@ (800a8b8 <UTIL_TIMER_IRQ_Handler+0xfc>)
 800a874:	681b      	ldr	r3, [r3, #0]
 800a876:	681c      	ldr	r4, [r3, #0]
 800a878:	4b0e      	ldr	r3, [pc, #56]	@ (800a8b4 <UTIL_TIMER_IRQ_Handler+0xf8>)
 800a87a:	699b      	ldr	r3, [r3, #24]
 800a87c:	4798      	blx	r3
 800a87e:	4603      	mov	r3, r0
 800a880:	429c      	cmp	r4, r3
 800a882:	d3ce      	bcc.n	800a822 <UTIL_TIMER_IRQ_Handler+0x66>
      }
  }

  /* start the next TimerListHead if it exists and it is not pending*/
  if(( TimerListHead != NULL ) && (TimerListHead->IsPending == 0U))
 800a884:	4b0c      	ldr	r3, [pc, #48]	@ (800a8b8 <UTIL_TIMER_IRQ_Handler+0xfc>)
 800a886:	681b      	ldr	r3, [r3, #0]
 800a888:	2b00      	cmp	r3, #0
 800a88a:	d009      	beq.n	800a8a0 <UTIL_TIMER_IRQ_Handler+0xe4>
 800a88c:	4b0a      	ldr	r3, [pc, #40]	@ (800a8b8 <UTIL_TIMER_IRQ_Handler+0xfc>)
 800a88e:	681b      	ldr	r3, [r3, #0]
 800a890:	7a1b      	ldrb	r3, [r3, #8]
 800a892:	2b00      	cmp	r3, #0
 800a894:	d104      	bne.n	800a8a0 <UTIL_TIMER_IRQ_Handler+0xe4>
  {
    TimerSetTimeout( TimerListHead );
 800a896:	4b08      	ldr	r3, [pc, #32]	@ (800a8b8 <UTIL_TIMER_IRQ_Handler+0xfc>)
 800a898:	681b      	ldr	r3, [r3, #0]
 800a89a:	4618      	mov	r0, r3
 800a89c:	f000 f858 	bl	800a950 <TimerSetTimeout>
 800a8a0:	69bb      	ldr	r3, [r7, #24]
 800a8a2:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a8a4:	687b      	ldr	r3, [r7, #4]
 800a8a6:	f383 8810 	msr	PRIMASK, r3
}
 800a8aa:	bf00      	nop
  }
  UTIL_TIMER_EXIT_CRITICAL_SECTION();
}
 800a8ac:	bf00      	nop
 800a8ae:	3724      	adds	r7, #36	@ 0x24
 800a8b0:	46bd      	mov	sp, r7
 800a8b2:	bd90      	pop	{r4, r7, pc}
 800a8b4:	0800b174 	.word	0x0800b174
 800a8b8:	20000360 	.word	0x20000360

0800a8bc <UTIL_TIMER_GetCurrentTime>:

UTIL_TIMER_Time_t UTIL_TIMER_GetCurrentTime(void)
{
 800a8bc:	b580      	push	{r7, lr}
 800a8be:	b082      	sub	sp, #8
 800a8c0:	af00      	add	r7, sp, #0
  uint32_t now = UTIL_TimerDriver.GetTimerValue( );
 800a8c2:	4b06      	ldr	r3, [pc, #24]	@ (800a8dc <UTIL_TIMER_GetCurrentTime+0x20>)
 800a8c4:	69db      	ldr	r3, [r3, #28]
 800a8c6:	4798      	blx	r3
 800a8c8:	6078      	str	r0, [r7, #4]
  return  UTIL_TimerDriver.Tick2ms(now);
 800a8ca:	4b04      	ldr	r3, [pc, #16]	@ (800a8dc <UTIL_TIMER_GetCurrentTime+0x20>)
 800a8cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a8ce:	6878      	ldr	r0, [r7, #4]
 800a8d0:	4798      	blx	r3
 800a8d2:	4603      	mov	r3, r0
}
 800a8d4:	4618      	mov	r0, r3
 800a8d6:	3708      	adds	r7, #8
 800a8d8:	46bd      	mov	sp, r7
 800a8da:	bd80      	pop	{r7, pc}
 800a8dc:	0800b174 	.word	0x0800b174

0800a8e0 <UTIL_TIMER_GetElapsedTime>:

UTIL_TIMER_Time_t UTIL_TIMER_GetElapsedTime(UTIL_TIMER_Time_t past )
{
 800a8e0:	b580      	push	{r7, lr}
 800a8e2:	b084      	sub	sp, #16
 800a8e4:	af00      	add	r7, sp, #0
 800a8e6:	6078      	str	r0, [r7, #4]
  uint32_t nowInTicks = UTIL_TimerDriver.GetTimerValue( );
 800a8e8:	4b0a      	ldr	r3, [pc, #40]	@ (800a914 <UTIL_TIMER_GetElapsedTime+0x34>)
 800a8ea:	69db      	ldr	r3, [r3, #28]
 800a8ec:	4798      	blx	r3
 800a8ee:	60f8      	str	r0, [r7, #12]
  uint32_t pastInTicks = UTIL_TimerDriver.ms2Tick( past );
 800a8f0:	4b08      	ldr	r3, [pc, #32]	@ (800a914 <UTIL_TIMER_GetElapsedTime+0x34>)
 800a8f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a8f4:	6878      	ldr	r0, [r7, #4]
 800a8f6:	4798      	blx	r3
 800a8f8:	60b8      	str	r0, [r7, #8]
  /* intentional wrap around. Works Ok if tick duation below 1ms */
  return UTIL_TimerDriver.Tick2ms( nowInTicks- pastInTicks );
 800a8fa:	4b06      	ldr	r3, [pc, #24]	@ (800a914 <UTIL_TIMER_GetElapsedTime+0x34>)
 800a8fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a8fe:	68f9      	ldr	r1, [r7, #12]
 800a900:	68ba      	ldr	r2, [r7, #8]
 800a902:	1a8a      	subs	r2, r1, r2
 800a904:	4610      	mov	r0, r2
 800a906:	4798      	blx	r3
 800a908:	4603      	mov	r3, r0
}
 800a90a:	4618      	mov	r0, r3
 800a90c:	3710      	adds	r7, #16
 800a90e:	46bd      	mov	sp, r7
 800a910:	bd80      	pop	{r7, pc}
 800a912:	bf00      	nop
 800a914:	0800b174 	.word	0x0800b174

0800a918 <TimerExists>:
 *
 * @param TimerObject Structure containing the timer object parameters
 * @retval 1 (the object is already in the list) or 0
 */
bool TimerExists( UTIL_TIMER_Object_t *TimerObject )
{
 800a918:	b480      	push	{r7}
 800a91a:	b085      	sub	sp, #20
 800a91c:	af00      	add	r7, sp, #0
 800a91e:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Object_t* cur = TimerListHead;
 800a920:	4b0a      	ldr	r3, [pc, #40]	@ (800a94c <TimerExists+0x34>)
 800a922:	681b      	ldr	r3, [r3, #0]
 800a924:	60fb      	str	r3, [r7, #12]

  while( cur != NULL )
 800a926:	e008      	b.n	800a93a <TimerExists+0x22>
  {
    if( cur == TimerObject )
 800a928:	68fa      	ldr	r2, [r7, #12]
 800a92a:	687b      	ldr	r3, [r7, #4]
 800a92c:	429a      	cmp	r2, r3
 800a92e:	d101      	bne.n	800a934 <TimerExists+0x1c>
    {
      return true;
 800a930:	2301      	movs	r3, #1
 800a932:	e006      	b.n	800a942 <TimerExists+0x2a>
    }
    cur = cur->Next;
 800a934:	68fb      	ldr	r3, [r7, #12]
 800a936:	695b      	ldr	r3, [r3, #20]
 800a938:	60fb      	str	r3, [r7, #12]
  while( cur != NULL )
 800a93a:	68fb      	ldr	r3, [r7, #12]
 800a93c:	2b00      	cmp	r3, #0
 800a93e:	d1f3      	bne.n	800a928 <TimerExists+0x10>
  }
  return false;
 800a940:	2300      	movs	r3, #0
}
 800a942:	4618      	mov	r0, r3
 800a944:	3714      	adds	r7, #20
 800a946:	46bd      	mov	sp, r7
 800a948:	bc80      	pop	{r7}
 800a94a:	4770      	bx	lr
 800a94c:	20000360 	.word	0x20000360

0800a950 <TimerSetTimeout>:
 * @brief Sets a timeout with the duration "timestamp"
 *
 * @param TimerObject Structure containing the timer object parameters
 */
void TimerSetTimeout( UTIL_TIMER_Object_t *TimerObject )
{
 800a950:	b590      	push	{r4, r7, lr}
 800a952:	b085      	sub	sp, #20
 800a954:	af00      	add	r7, sp, #0
 800a956:	6078      	str	r0, [r7, #4]
  uint32_t minTicks= UTIL_TimerDriver.GetMinimumTimeout( );
 800a958:	4b11      	ldr	r3, [pc, #68]	@ (800a9a0 <TimerSetTimeout+0x50>)
 800a95a:	6a1b      	ldr	r3, [r3, #32]
 800a95c:	4798      	blx	r3
 800a95e:	60f8      	str	r0, [r7, #12]
  TimerObject->IsPending = 1;
 800a960:	687b      	ldr	r3, [r7, #4]
 800a962:	2201      	movs	r2, #1
 800a964:	721a      	strb	r2, [r3, #8]

  /* In case deadline too soon */
  if(TimerObject->Timestamp  < (UTIL_TimerDriver.GetTimerElapsedTime(  ) + minTicks) )
 800a966:	687b      	ldr	r3, [r7, #4]
 800a968:	681c      	ldr	r4, [r3, #0]
 800a96a:	4b0d      	ldr	r3, [pc, #52]	@ (800a9a0 <TimerSetTimeout+0x50>)
 800a96c:	699b      	ldr	r3, [r3, #24]
 800a96e:	4798      	blx	r3
 800a970:	4602      	mov	r2, r0
 800a972:	68fb      	ldr	r3, [r7, #12]
 800a974:	4413      	add	r3, r2
 800a976:	429c      	cmp	r4, r3
 800a978:	d207      	bcs.n	800a98a <TimerSetTimeout+0x3a>
  {
	  TimerObject->Timestamp = UTIL_TimerDriver.GetTimerElapsedTime(  ) + minTicks;
 800a97a:	4b09      	ldr	r3, [pc, #36]	@ (800a9a0 <TimerSetTimeout+0x50>)
 800a97c:	699b      	ldr	r3, [r3, #24]
 800a97e:	4798      	blx	r3
 800a980:	4602      	mov	r2, r0
 800a982:	68fb      	ldr	r3, [r7, #12]
 800a984:	441a      	add	r2, r3
 800a986:	687b      	ldr	r3, [r7, #4]
 800a988:	601a      	str	r2, [r3, #0]
  }
  UTIL_TimerDriver.StartTimerEvt( TimerObject->Timestamp );
 800a98a:	4b05      	ldr	r3, [pc, #20]	@ (800a9a0 <TimerSetTimeout+0x50>)
 800a98c:	689b      	ldr	r3, [r3, #8]
 800a98e:	687a      	ldr	r2, [r7, #4]
 800a990:	6812      	ldr	r2, [r2, #0]
 800a992:	4610      	mov	r0, r2
 800a994:	4798      	blx	r3
}
 800a996:	bf00      	nop
 800a998:	3714      	adds	r7, #20
 800a99a:	46bd      	mov	sp, r7
 800a99c:	bd90      	pop	{r4, r7, pc}
 800a99e:	bf00      	nop
 800a9a0:	0800b174 	.word	0x0800b174

0800a9a4 <TimerInsertTimer>:
 *     next timer to expire.
 *
 * @param TimerObject Structure containing the timer object parameters
 */
void TimerInsertTimer( UTIL_TIMER_Object_t *TimerObject)
{
 800a9a4:	b480      	push	{r7}
 800a9a6:	b085      	sub	sp, #20
 800a9a8:	af00      	add	r7, sp, #0
 800a9aa:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Object_t* cur = TimerListHead;
 800a9ac:	4b14      	ldr	r3, [pc, #80]	@ (800aa00 <TimerInsertTimer+0x5c>)
 800a9ae:	681b      	ldr	r3, [r3, #0]
 800a9b0:	60fb      	str	r3, [r7, #12]
  UTIL_TIMER_Object_t* next = TimerListHead->Next;
 800a9b2:	4b13      	ldr	r3, [pc, #76]	@ (800aa00 <TimerInsertTimer+0x5c>)
 800a9b4:	681b      	ldr	r3, [r3, #0]
 800a9b6:	695b      	ldr	r3, [r3, #20]
 800a9b8:	60bb      	str	r3, [r7, #8]

  while (cur->Next != NULL )
 800a9ba:	e012      	b.n	800a9e2 <TimerInsertTimer+0x3e>
  {  
    if( TimerObject->Timestamp  > next->Timestamp )
 800a9bc:	687b      	ldr	r3, [r7, #4]
 800a9be:	681a      	ldr	r2, [r3, #0]
 800a9c0:	68bb      	ldr	r3, [r7, #8]
 800a9c2:	681b      	ldr	r3, [r3, #0]
 800a9c4:	429a      	cmp	r2, r3
 800a9c6:	d905      	bls.n	800a9d4 <TimerInsertTimer+0x30>
    {
        cur = next;
 800a9c8:	68bb      	ldr	r3, [r7, #8]
 800a9ca:	60fb      	str	r3, [r7, #12]
        next = next->Next;
 800a9cc:	68bb      	ldr	r3, [r7, #8]
 800a9ce:	695b      	ldr	r3, [r3, #20]
 800a9d0:	60bb      	str	r3, [r7, #8]
 800a9d2:	e006      	b.n	800a9e2 <TimerInsertTimer+0x3e>
    }
    else
    {
        cur->Next = TimerObject;
 800a9d4:	68fb      	ldr	r3, [r7, #12]
 800a9d6:	687a      	ldr	r2, [r7, #4]
 800a9d8:	615a      	str	r2, [r3, #20]
        TimerObject->Next = next;
 800a9da:	687b      	ldr	r3, [r7, #4]
 800a9dc:	68ba      	ldr	r2, [r7, #8]
 800a9de:	615a      	str	r2, [r3, #20]
        return;
 800a9e0:	e009      	b.n	800a9f6 <TimerInsertTimer+0x52>
  while (cur->Next != NULL )
 800a9e2:	68fb      	ldr	r3, [r7, #12]
 800a9e4:	695b      	ldr	r3, [r3, #20]
 800a9e6:	2b00      	cmp	r3, #0
 800a9e8:	d1e8      	bne.n	800a9bc <TimerInsertTimer+0x18>

    }
  }
  cur->Next = TimerObject;
 800a9ea:	68fb      	ldr	r3, [r7, #12]
 800a9ec:	687a      	ldr	r2, [r7, #4]
 800a9ee:	615a      	str	r2, [r3, #20]
  TimerObject->Next = NULL;
 800a9f0:	687b      	ldr	r3, [r7, #4]
 800a9f2:	2200      	movs	r2, #0
 800a9f4:	615a      	str	r2, [r3, #20]
}
 800a9f6:	3714      	adds	r7, #20
 800a9f8:	46bd      	mov	sp, r7
 800a9fa:	bc80      	pop	{r7}
 800a9fc:	4770      	bx	lr
 800a9fe:	bf00      	nop
 800aa00:	20000360 	.word	0x20000360

0800aa04 <TimerInsertNewHeadTimer>:
 *
 * @remark The list is automatically sorted. The list head always contains the
 *         next timer to expire.
 */
void TimerInsertNewHeadTimer( UTIL_TIMER_Object_t *TimerObject )
{
 800aa04:	b580      	push	{r7, lr}
 800aa06:	b084      	sub	sp, #16
 800aa08:	af00      	add	r7, sp, #0
 800aa0a:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Object_t* cur = TimerListHead;
 800aa0c:	4b0b      	ldr	r3, [pc, #44]	@ (800aa3c <TimerInsertNewHeadTimer+0x38>)
 800aa0e:	681b      	ldr	r3, [r3, #0]
 800aa10:	60fb      	str	r3, [r7, #12]

  if( cur != NULL )
 800aa12:	68fb      	ldr	r3, [r7, #12]
 800aa14:	2b00      	cmp	r3, #0
 800aa16:	d002      	beq.n	800aa1e <TimerInsertNewHeadTimer+0x1a>
  {
    cur->IsPending = 0;
 800aa18:	68fb      	ldr	r3, [r7, #12]
 800aa1a:	2200      	movs	r2, #0
 800aa1c:	721a      	strb	r2, [r3, #8]
  }

  TimerObject->Next = cur;
 800aa1e:	687b      	ldr	r3, [r7, #4]
 800aa20:	68fa      	ldr	r2, [r7, #12]
 800aa22:	615a      	str	r2, [r3, #20]
  TimerListHead = TimerObject;
 800aa24:	4a05      	ldr	r2, [pc, #20]	@ (800aa3c <TimerInsertNewHeadTimer+0x38>)
 800aa26:	687b      	ldr	r3, [r7, #4]
 800aa28:	6013      	str	r3, [r2, #0]
  TimerSetTimeout( TimerListHead );
 800aa2a:	4b04      	ldr	r3, [pc, #16]	@ (800aa3c <TimerInsertNewHeadTimer+0x38>)
 800aa2c:	681b      	ldr	r3, [r3, #0]
 800aa2e:	4618      	mov	r0, r3
 800aa30:	f7ff ff8e 	bl	800a950 <TimerSetTimeout>
}
 800aa34:	bf00      	nop
 800aa36:	3710      	adds	r7, #16
 800aa38:	46bd      	mov	sp, r7
 800aa3a:	bd80      	pop	{r7, pc}
 800aa3c:	20000360 	.word	0x20000360

0800aa40 <UTIL_ADV_TRACE_Init>:

/** @addtogroup ADV_TRACE_exported_function
 *  @{
 */
UTIL_ADV_TRACE_Status_t UTIL_ADV_TRACE_Init(void)
{
 800aa40:	b580      	push	{r7, lr}
 800aa42:	af00      	add	r7, sp, #0
  /* initialize the Ptr for Read/Write */
  (void)UTIL_ADV_TRACE_MEMSET8(&ADV_TRACE_Ctx, 0x0, sizeof(ADV_TRACE_Context));
 800aa44:	2218      	movs	r2, #24
 800aa46:	2100      	movs	r1, #0
 800aa48:	4807      	ldr	r0, [pc, #28]	@ (800aa68 <UTIL_ADV_TRACE_Init+0x28>)
 800aa4a:	f7ff fa76 	bl	8009f3a <UTIL_MEM_set_8>
  (void)UTIL_ADV_TRACE_MEMSET8(&ADV_TRACE_Buffer, 0x0, sizeof(ADV_TRACE_Buffer));
 800aa4e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800aa52:	2100      	movs	r1, #0
 800aa54:	4805      	ldr	r0, [pc, #20]	@ (800aa6c <UTIL_ADV_TRACE_Init+0x2c>)
 800aa56:	f7ff fa70 	bl	8009f3a <UTIL_MEM_set_8>
#endif
  /* Allocate Lock resource */
  UTIL_ADV_TRACE_INIT_CRITICAL_SECTION();

  /* Initialize the Low Level interface */
  return UTIL_TraceDriver.Init(TRACE_TxCpltCallback);
 800aa5a:	4b05      	ldr	r3, [pc, #20]	@ (800aa70 <UTIL_ADV_TRACE_Init+0x30>)
 800aa5c:	681b      	ldr	r3, [r3, #0]
 800aa5e:	4805      	ldr	r0, [pc, #20]	@ (800aa74 <UTIL_ADV_TRACE_Init+0x34>)
 800aa60:	4798      	blx	r3
 800aa62:	4603      	mov	r3, r0
}
 800aa64:	4618      	mov	r0, r3
 800aa66:	bd80      	pop	{r7, pc}
 800aa68:	20000364 	.word	0x20000364
 800aa6c:	2000037c 	.word	0x2000037c
 800aa70:	0800b1b4 	.word	0x0800b1b4
 800aa74:	0800acbd 	.word	0x0800acbd

0800aa78 <UTIL_ADV_TRACE_COND_FSend>:
  return UTIL_TraceDriver.StartRx(UserCallback);
}

#if defined(UTIL_ADV_TRACE_CONDITIONNAL)
UTIL_ADV_TRACE_Status_t UTIL_ADV_TRACE_COND_FSend(uint32_t VerboseLevel, uint32_t Region, uint32_t TimeStampState, const char *strFormat, ...)
{
 800aa78:	b408      	push	{r3}
 800aa7a:	b580      	push	{r7, lr}
 800aa7c:	b08d      	sub	sp, #52	@ 0x34
 800aa7e:	af00      	add	r7, sp, #0
 800aa80:	60f8      	str	r0, [r7, #12]
 800aa82:	60b9      	str	r1, [r7, #8]
 800aa84:	607a      	str	r2, [r7, #4]
  va_list vaArgs;
#if defined(UTIL_ADV_TRACE_UNCHUNK_MODE)
  uint8_t buf[UTIL_ADV_TRACE_TMP_MAX_TIMESTMAP_SIZE];
  uint16_t timestamp_size = 0u;
 800aa86:	2300      	movs	r3, #0
 800aa88:	82fb      	strh	r3, [r7, #22]
  uint16_t writepos;
  uint16_t idx;
#else
  uint8_t buf[UTIL_ADV_TRACE_TMP_BUF_SIZE+UTIL_ADV_TRACE_TMP_MAX_TIMESTMAP_SIZE];
#endif
  uint16_t buff_size = 0u;
 800aa8a:	2300      	movs	r3, #0
 800aa8c:	85bb      	strh	r3, [r7, #44]	@ 0x2c

  /* check verbose level */
  if(!(ADV_TRACE_Ctx.CurrentVerboseLevel >= VerboseLevel))
 800aa8e:	4b37      	ldr	r3, [pc, #220]	@ (800ab6c <UTIL_ADV_TRACE_COND_FSend+0xf4>)
 800aa90:	7a1b      	ldrb	r3, [r3, #8]
 800aa92:	461a      	mov	r2, r3
 800aa94:	68fb      	ldr	r3, [r7, #12]
 800aa96:	4293      	cmp	r3, r2
 800aa98:	d902      	bls.n	800aaa0 <UTIL_ADV_TRACE_COND_FSend+0x28>
  {
    return UTIL_ADV_TRACE_GIVEUP;
 800aa9a:	f06f 0304 	mvn.w	r3, #4
 800aa9e:	e05e      	b.n	800ab5e <UTIL_ADV_TRACE_COND_FSend+0xe6>
  }

  if((Region & ADV_TRACE_Ctx.RegionMask) != Region)
 800aaa0:	4b32      	ldr	r3, [pc, #200]	@ (800ab6c <UTIL_ADV_TRACE_COND_FSend+0xf4>)
 800aaa2:	68da      	ldr	r2, [r3, #12]
 800aaa4:	68bb      	ldr	r3, [r7, #8]
 800aaa6:	4013      	ands	r3, r2
 800aaa8:	68ba      	ldr	r2, [r7, #8]
 800aaaa:	429a      	cmp	r2, r3
 800aaac:	d002      	beq.n	800aab4 <UTIL_ADV_TRACE_COND_FSend+0x3c>
  {
    return UTIL_ADV_TRACE_REGIONMASKED;
 800aaae:	f06f 0305 	mvn.w	r3, #5
 800aab2:	e054      	b.n	800ab5e <UTIL_ADV_TRACE_COND_FSend+0xe6>
  }

#if defined(UTIL_ADV_TRACE_UNCHUNK_MODE)
  if((ADV_TRACE_Ctx.timestamp_func != NULL) && (TimeStampState != 0u))
 800aab4:	4b2d      	ldr	r3, [pc, #180]	@ (800ab6c <UTIL_ADV_TRACE_COND_FSend+0xf4>)
 800aab6:	685b      	ldr	r3, [r3, #4]
 800aab8:	2b00      	cmp	r3, #0
 800aaba:	d00a      	beq.n	800aad2 <UTIL_ADV_TRACE_COND_FSend+0x5a>
 800aabc:	687b      	ldr	r3, [r7, #4]
 800aabe:	2b00      	cmp	r3, #0
 800aac0:	d007      	beq.n	800aad2 <UTIL_ADV_TRACE_COND_FSend+0x5a>
  {
    ADV_TRACE_Ctx.timestamp_func(buf,&timestamp_size);
 800aac2:	4b2a      	ldr	r3, [pc, #168]	@ (800ab6c <UTIL_ADV_TRACE_COND_FSend+0xf4>)
 800aac4:	685b      	ldr	r3, [r3, #4]
 800aac6:	f107 0116 	add.w	r1, r7, #22
 800aaca:	f107 0218 	add.w	r2, r7, #24
 800aace:	4610      	mov	r0, r2
 800aad0:	4798      	blx	r3
  }

  va_start( vaArgs, strFormat);
 800aad2:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800aad6:	62bb      	str	r3, [r7, #40]	@ 0x28
  buff_size =(uint16_t)UTIL_ADV_TRACE_VSNPRINTF((char *)sztmp,UTIL_ADV_TRACE_TMP_BUF_SIZE, strFormat, vaArgs);
 800aad8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aada:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800aadc:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800aae0:	4823      	ldr	r0, [pc, #140]	@ (800ab70 <UTIL_ADV_TRACE_COND_FSend+0xf8>)
 800aae2:	f7ff fbcb 	bl	800a27c <tiny_vsnprintf_like>
 800aae6:	4603      	mov	r3, r0
 800aae8:	85bb      	strh	r3, [r7, #44]	@ 0x2c

  TRACE_Lock();
 800aaea:	f000 f9f1 	bl	800aed0 <TRACE_Lock>

  /* if allocation is ok, write data into the buffer */
  if (TRACE_AllocateBufer((buff_size+timestamp_size),&writepos) != -1)
 800aaee:	8afa      	ldrh	r2, [r7, #22]
 800aaf0:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800aaf2:	4413      	add	r3, r2
 800aaf4:	b29b      	uxth	r3, r3
 800aaf6:	f107 0214 	add.w	r2, r7, #20
 800aafa:	4611      	mov	r1, r2
 800aafc:	4618      	mov	r0, r3
 800aafe:	f000 f969 	bl	800add4 <TRACE_AllocateBufer>
 800ab02:	4603      	mov	r3, r0
 800ab04:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ab08:	d025      	beq.n	800ab56 <UTIL_ADV_TRACE_COND_FSend+0xde>
    }
    UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
#endif

    /* copy the timestamp */
    for (idx = 0u; idx < timestamp_size; idx++)
 800ab0a:	2300      	movs	r3, #0
 800ab0c:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 800ab0e:	e00e      	b.n	800ab2e <UTIL_ADV_TRACE_COND_FSend+0xb6>
    {
      ADV_TRACE_Buffer[writepos] = buf[idx];
 800ab10:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800ab12:	8aba      	ldrh	r2, [r7, #20]
 800ab14:	3330      	adds	r3, #48	@ 0x30
 800ab16:	443b      	add	r3, r7
 800ab18:	f813 1c18 	ldrb.w	r1, [r3, #-24]
 800ab1c:	4b15      	ldr	r3, [pc, #84]	@ (800ab74 <UTIL_ADV_TRACE_COND_FSend+0xfc>)
 800ab1e:	5499      	strb	r1, [r3, r2]
      writepos = writepos + 1u;
 800ab20:	8abb      	ldrh	r3, [r7, #20]
 800ab22:	3301      	adds	r3, #1
 800ab24:	b29b      	uxth	r3, r3
 800ab26:	82bb      	strh	r3, [r7, #20]
    for (idx = 0u; idx < timestamp_size; idx++)
 800ab28:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800ab2a:	3301      	adds	r3, #1
 800ab2c:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 800ab2e:	8afb      	ldrh	r3, [r7, #22]
 800ab30:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800ab32:	429a      	cmp	r2, r3
 800ab34:	d3ec      	bcc.n	800ab10 <UTIL_ADV_TRACE_COND_FSend+0x98>
    }

    /* copy the data */
    (void)UTIL_ADV_TRACE_VSNPRINTF((char *)(&ADV_TRACE_Buffer[writepos]), UTIL_ADV_TRACE_TMP_BUF_SIZE, strFormat, vaArgs);
 800ab36:	8abb      	ldrh	r3, [r7, #20]
 800ab38:	461a      	mov	r2, r3
 800ab3a:	4b0e      	ldr	r3, [pc, #56]	@ (800ab74 <UTIL_ADV_TRACE_COND_FSend+0xfc>)
 800ab3c:	18d0      	adds	r0, r2, r3
 800ab3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ab40:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800ab42:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800ab46:	f7ff fb99 	bl	800a27c <tiny_vsnprintf_like>
    va_end(vaArgs);

    TRACE_UnLock();
 800ab4a:	f000 f9df 	bl	800af0c <TRACE_UnLock>

    return TRACE_Send();
 800ab4e:	f000 f831 	bl	800abb4 <TRACE_Send>
 800ab52:	4603      	mov	r3, r0
 800ab54:	e003      	b.n	800ab5e <UTIL_ADV_TRACE_COND_FSend+0xe6>
  }

  va_end(vaArgs);
  TRACE_UnLock();
 800ab56:	f000 f9d9 	bl	800af0c <TRACE_UnLock>
    ADV_TRACE_Ctx.OverRunStatus = TRACE_OVERRUN_INDICATION;
  }
  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
#endif

  return UTIL_ADV_TRACE_MEM_FULL;
 800ab5a:	f06f 0302 	mvn.w	r3, #2
  buff_size += (uint16_t) UTIL_ADV_TRACE_VSNPRINTF((char* )(buf + buff_size), UTIL_ADV_TRACE_TMP_BUF_SIZE, strFormat, vaArgs);
  va_end(vaArgs);

  return UTIL_ADV_TRACE_Send(buf, buff_size);
#endif
}
 800ab5e:	4618      	mov	r0, r3
 800ab60:	3734      	adds	r7, #52	@ 0x34
 800ab62:	46bd      	mov	sp, r7
 800ab64:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800ab68:	b001      	add	sp, #4
 800ab6a:	4770      	bx	lr
 800ab6c:	20000364 	.word	0x20000364
 800ab70:	2000057c 	.word	0x2000057c
 800ab74:	2000037c 	.word	0x2000037c

0800ab78 <UTIL_ADV_TRACE_RegisterTimeStampFunction>:
}
#endif

#if defined(UTIL_ADV_TRACE_CONDITIONNAL)
void UTIL_ADV_TRACE_RegisterTimeStampFunction(cb_timestamp *cb)
{
 800ab78:	b480      	push	{r7}
 800ab7a:	b083      	sub	sp, #12
 800ab7c:	af00      	add	r7, sp, #0
 800ab7e:	6078      	str	r0, [r7, #4]
  ADV_TRACE_Ctx.timestamp_func = *cb;
 800ab80:	4a03      	ldr	r2, [pc, #12]	@ (800ab90 <UTIL_ADV_TRACE_RegisterTimeStampFunction+0x18>)
 800ab82:	687b      	ldr	r3, [r7, #4]
 800ab84:	6053      	str	r3, [r2, #4]
}
 800ab86:	bf00      	nop
 800ab88:	370c      	adds	r7, #12
 800ab8a:	46bd      	mov	sp, r7
 800ab8c:	bc80      	pop	{r7}
 800ab8e:	4770      	bx	lr
 800ab90:	20000364 	.word	0x20000364

0800ab94 <UTIL_ADV_TRACE_SetVerboseLevel>:

void UTIL_ADV_TRACE_SetVerboseLevel(uint8_t Level)
{
 800ab94:	b480      	push	{r7}
 800ab96:	b083      	sub	sp, #12
 800ab98:	af00      	add	r7, sp, #0
 800ab9a:	4603      	mov	r3, r0
 800ab9c:	71fb      	strb	r3, [r7, #7]
  ADV_TRACE_Ctx.CurrentVerboseLevel = Level;
 800ab9e:	4a04      	ldr	r2, [pc, #16]	@ (800abb0 <UTIL_ADV_TRACE_SetVerboseLevel+0x1c>)
 800aba0:	79fb      	ldrb	r3, [r7, #7]
 800aba2:	7213      	strb	r3, [r2, #8]
}
 800aba4:	bf00      	nop
 800aba6:	370c      	adds	r7, #12
 800aba8:	46bd      	mov	sp, r7
 800abaa:	bc80      	pop	{r7}
 800abac:	4770      	bx	lr
 800abae:	bf00      	nop
 800abb0:	20000364 	.word	0x20000364

0800abb4 <TRACE_Send>:
/**
 * @brief send the data of the trace to low layer
 * @retval Status based on @ref UTIL_ADV_TRACE_Status_t
 */
static UTIL_ADV_TRACE_Status_t TRACE_Send(void)
{
 800abb4:	b580      	push	{r7, lr}
 800abb6:	b088      	sub	sp, #32
 800abb8:	af00      	add	r7, sp, #0
  UTIL_ADV_TRACE_Status_t ret = UTIL_ADV_TRACE_OK;
 800abba:	2300      	movs	r3, #0
 800abbc:	77fb      	strb	r3, [r7, #31]
  uint8_t *ptr = NULL;
 800abbe:	2300      	movs	r3, #0
 800abc0:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800abc2:	f3ef 8310 	mrs	r3, PRIMASK
 800abc6:	613b      	str	r3, [r7, #16]
  return(result);
 800abc8:	693b      	ldr	r3, [r7, #16]

  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 800abca:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800abcc:	b672      	cpsid	i
}
 800abce:	bf00      	nop

  if(TRACE_IsLocked() == 0u)
 800abd0:	f000 f9ba 	bl	800af48 <TRACE_IsLocked>
 800abd4:	4603      	mov	r3, r0
 800abd6:	2b00      	cmp	r3, #0
 800abd8:	d15d      	bne.n	800ac96 <TRACE_Send+0xe2>
  {
    TRACE_Lock();
 800abda:	f000 f979 	bl	800aed0 <TRACE_Lock>

    if(ADV_TRACE_Ctx.TraceRdPtr != ADV_TRACE_Ctx.TraceWrPtr)
 800abde:	4b34      	ldr	r3, [pc, #208]	@ (800acb0 <TRACE_Send+0xfc>)
 800abe0:	8a1a      	ldrh	r2, [r3, #16]
 800abe2:	4b33      	ldr	r3, [pc, #204]	@ (800acb0 <TRACE_Send+0xfc>)
 800abe4:	8a5b      	ldrh	r3, [r3, #18]
 800abe6:	429a      	cmp	r2, r3
 800abe8:	d04d      	beq.n	800ac86 <TRACE_Send+0xd2>
    {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
      if(TRACE_UNCHUNK_DETECTED == ADV_TRACE_Ctx.unchunk_status)
 800abea:	4b31      	ldr	r3, [pc, #196]	@ (800acb0 <TRACE_Send+0xfc>)
 800abec:	789b      	ldrb	r3, [r3, #2]
 800abee:	2b01      	cmp	r3, #1
 800abf0:	d117      	bne.n	800ac22 <TRACE_Send+0x6e>
      {
        ADV_TRACE_Ctx.TraceSentSize = (uint16_t) (ADV_TRACE_Ctx.unchunk_enabled - ADV_TRACE_Ctx.TraceRdPtr);
 800abf2:	4b2f      	ldr	r3, [pc, #188]	@ (800acb0 <TRACE_Send+0xfc>)
 800abf4:	881a      	ldrh	r2, [r3, #0]
 800abf6:	4b2e      	ldr	r3, [pc, #184]	@ (800acb0 <TRACE_Send+0xfc>)
 800abf8:	8a1b      	ldrh	r3, [r3, #16]
 800abfa:	1ad3      	subs	r3, r2, r3
 800abfc:	b29a      	uxth	r2, r3
 800abfe:	4b2c      	ldr	r3, [pc, #176]	@ (800acb0 <TRACE_Send+0xfc>)
 800ac00:	829a      	strh	r2, [r3, #20]
        ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_TRANSFER;
 800ac02:	4b2b      	ldr	r3, [pc, #172]	@ (800acb0 <TRACE_Send+0xfc>)
 800ac04:	2202      	movs	r2, #2
 800ac06:	709a      	strb	r2, [r3, #2]
        ADV_TRACE_Ctx.unchunk_enabled = 0;
 800ac08:	4b29      	ldr	r3, [pc, #164]	@ (800acb0 <TRACE_Send+0xfc>)
 800ac0a:	2200      	movs	r2, #0
 800ac0c:	801a      	strh	r2, [r3, #0]

        UTIL_ADV_TRACE_DEBUG("\nTRACE_TxCpltCallback::unchunk start(%d,%d)\n", ADV_TRACE_Ctx.unchunk_enabled, ADV_TRACE_Ctx.TraceRdPtr);

        if(0u == ADV_TRACE_Ctx.TraceSentSize)
 800ac0e:	4b28      	ldr	r3, [pc, #160]	@ (800acb0 <TRACE_Send+0xfc>)
 800ac10:	8a9b      	ldrh	r3, [r3, #20]
 800ac12:	2b00      	cmp	r3, #0
 800ac14:	d105      	bne.n	800ac22 <TRACE_Send+0x6e>
        {
          ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_NONE;
 800ac16:	4b26      	ldr	r3, [pc, #152]	@ (800acb0 <TRACE_Send+0xfc>)
 800ac18:	2200      	movs	r2, #0
 800ac1a:	709a      	strb	r2, [r3, #2]
          ADV_TRACE_Ctx.TraceRdPtr = 0;
 800ac1c:	4b24      	ldr	r3, [pc, #144]	@ (800acb0 <TRACE_Send+0xfc>)
 800ac1e:	2200      	movs	r2, #0
 800ac20:	821a      	strh	r2, [r3, #16]
        }
      }

      if(TRACE_UNCHUNK_NONE == ADV_TRACE_Ctx.unchunk_status)
 800ac22:	4b23      	ldr	r3, [pc, #140]	@ (800acb0 <TRACE_Send+0xfc>)
 800ac24:	789b      	ldrb	r3, [r3, #2]
 800ac26:	2b00      	cmp	r3, #0
 800ac28:	d115      	bne.n	800ac56 <TRACE_Send+0xa2>
      {
#endif
        if(ADV_TRACE_Ctx.TraceWrPtr > ADV_TRACE_Ctx.TraceRdPtr)
 800ac2a:	4b21      	ldr	r3, [pc, #132]	@ (800acb0 <TRACE_Send+0xfc>)
 800ac2c:	8a5a      	ldrh	r2, [r3, #18]
 800ac2e:	4b20      	ldr	r3, [pc, #128]	@ (800acb0 <TRACE_Send+0xfc>)
 800ac30:	8a1b      	ldrh	r3, [r3, #16]
 800ac32:	429a      	cmp	r2, r3
 800ac34:	d908      	bls.n	800ac48 <TRACE_Send+0x94>
        {
          ADV_TRACE_Ctx.TraceSentSize = ADV_TRACE_Ctx.TraceWrPtr - ADV_TRACE_Ctx.TraceRdPtr;
 800ac36:	4b1e      	ldr	r3, [pc, #120]	@ (800acb0 <TRACE_Send+0xfc>)
 800ac38:	8a5a      	ldrh	r2, [r3, #18]
 800ac3a:	4b1d      	ldr	r3, [pc, #116]	@ (800acb0 <TRACE_Send+0xfc>)
 800ac3c:	8a1b      	ldrh	r3, [r3, #16]
 800ac3e:	1ad3      	subs	r3, r2, r3
 800ac40:	b29a      	uxth	r2, r3
 800ac42:	4b1b      	ldr	r3, [pc, #108]	@ (800acb0 <TRACE_Send+0xfc>)
 800ac44:	829a      	strh	r2, [r3, #20]
 800ac46:	e006      	b.n	800ac56 <TRACE_Send+0xa2>
        }
        else /* TraceRdPtr > TraceWrPtr */
        {
          ADV_TRACE_Ctx.TraceSentSize = UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceRdPtr;
 800ac48:	4b19      	ldr	r3, [pc, #100]	@ (800acb0 <TRACE_Send+0xfc>)
 800ac4a:	8a1b      	ldrh	r3, [r3, #16]
 800ac4c:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 800ac50:	b29a      	uxth	r2, r3
 800ac52:	4b17      	ldr	r3, [pc, #92]	@ (800acb0 <TRACE_Send+0xfc>)
 800ac54:	829a      	strh	r2, [r3, #20]

        }
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
      }
#endif
      ptr = &ADV_TRACE_Buffer[ADV_TRACE_Ctx.TraceRdPtr];
 800ac56:	4b16      	ldr	r3, [pc, #88]	@ (800acb0 <TRACE_Send+0xfc>)
 800ac58:	8a1b      	ldrh	r3, [r3, #16]
 800ac5a:	461a      	mov	r2, r3
 800ac5c:	4b15      	ldr	r3, [pc, #84]	@ (800acb4 <TRACE_Send+0x100>)
 800ac5e:	4413      	add	r3, r2
 800ac60:	61bb      	str	r3, [r7, #24]
 800ac62:	697b      	ldr	r3, [r7, #20]
 800ac64:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ac66:	68fb      	ldr	r3, [r7, #12]
 800ac68:	f383 8810 	msr	PRIMASK, r3
}
 800ac6c:	bf00      	nop

      UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
      UTIL_ADV_TRACE_PreSendHook();
 800ac6e:	f7f5 ffa1 	bl	8000bb4 <UTIL_ADV_TRACE_PreSendHook>

      UTIL_ADV_TRACE_DEBUG("\n--TRACE_Send(%d-%d)--\n", ADV_TRACE_Ctx.TraceRdPtr, ADV_TRACE_Ctx.TraceSentSize);
      ret = UTIL_TraceDriver.Send(ptr, ADV_TRACE_Ctx.TraceSentSize);
 800ac72:	4b11      	ldr	r3, [pc, #68]	@ (800acb8 <TRACE_Send+0x104>)
 800ac74:	68db      	ldr	r3, [r3, #12]
 800ac76:	4a0e      	ldr	r2, [pc, #56]	@ (800acb0 <TRACE_Send+0xfc>)
 800ac78:	8a92      	ldrh	r2, [r2, #20]
 800ac7a:	4611      	mov	r1, r2
 800ac7c:	69b8      	ldr	r0, [r7, #24]
 800ac7e:	4798      	blx	r3
 800ac80:	4603      	mov	r3, r0
 800ac82:	77fb      	strb	r3, [r7, #31]
 800ac84:	e00d      	b.n	800aca2 <TRACE_Send+0xee>
    }
    else
    {
      TRACE_UnLock();
 800ac86:	f000 f941 	bl	800af0c <TRACE_UnLock>
 800ac8a:	697b      	ldr	r3, [r7, #20]
 800ac8c:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ac8e:	68bb      	ldr	r3, [r7, #8]
 800ac90:	f383 8810 	msr	PRIMASK, r3
}
 800ac94:	e005      	b.n	800aca2 <TRACE_Send+0xee>
 800ac96:	697b      	ldr	r3, [r7, #20]
 800ac98:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ac9a:	687b      	ldr	r3, [r7, #4]
 800ac9c:	f383 8810 	msr	PRIMASK, r3
}
 800aca0:	bf00      	nop
  else
  {
    UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
  }

  return ret;
 800aca2:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800aca6:	4618      	mov	r0, r3
 800aca8:	3720      	adds	r7, #32
 800acaa:	46bd      	mov	sp, r7
 800acac:	bd80      	pop	{r7, pc}
 800acae:	bf00      	nop
 800acb0:	20000364 	.word	0x20000364
 800acb4:	2000037c 	.word	0x2000037c
 800acb8:	0800b1b4 	.word	0x0800b1b4

0800acbc <TRACE_TxCpltCallback>:
 * @brief Tx callback called by the low layer level to inform a transfer complete
 * @param Ptr pointer not used only for HAL compatibility
 * @retval none
 */
static void TRACE_TxCpltCallback(void *Ptr)
{
 800acbc:	b580      	push	{r7, lr}
 800acbe:	b088      	sub	sp, #32
 800acc0:	af00      	add	r7, sp, #0
 800acc2:	6078      	str	r0, [r7, #4]
  uint8_t *ptr = NULL;
 800acc4:	2300      	movs	r3, #0
 800acc6:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800acc8:	f3ef 8310 	mrs	r3, PRIMASK
 800accc:	617b      	str	r3, [r7, #20]
  return(result);
 800acce:	697b      	ldr	r3, [r7, #20]
  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 800acd0:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("cpsid i" : : : "memory");
 800acd2:	b672      	cpsid	i
}
 800acd4:	bf00      	nop
    ADV_TRACE_Ctx.TraceSentSize = 0u;
  }
#endif

#if defined(UTIL_ADV_TRACE_UNCHUNK_MODE)
  if(TRACE_UNCHUNK_TRANSFER == ADV_TRACE_Ctx.unchunk_status)
 800acd6:	4b3c      	ldr	r3, [pc, #240]	@ (800adc8 <TRACE_TxCpltCallback+0x10c>)
 800acd8:	789b      	ldrb	r3, [r3, #2]
 800acda:	2b02      	cmp	r3, #2
 800acdc:	d106      	bne.n	800acec <TRACE_TxCpltCallback+0x30>
  {
    ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_NONE;
 800acde:	4b3a      	ldr	r3, [pc, #232]	@ (800adc8 <TRACE_TxCpltCallback+0x10c>)
 800ace0:	2200      	movs	r2, #0
 800ace2:	709a      	strb	r2, [r3, #2]
    ADV_TRACE_Ctx.TraceRdPtr = 0;
 800ace4:	4b38      	ldr	r3, [pc, #224]	@ (800adc8 <TRACE_TxCpltCallback+0x10c>)
 800ace6:	2200      	movs	r2, #0
 800ace8:	821a      	strh	r2, [r3, #16]
 800acea:	e00a      	b.n	800ad02 <TRACE_TxCpltCallback+0x46>
    UTIL_ADV_TRACE_DEBUG("\nTRACE_TxCpltCallback::unchunk complete\n");
  }
  else
  {
    ADV_TRACE_Ctx.TraceRdPtr = (ADV_TRACE_Ctx.TraceRdPtr + ADV_TRACE_Ctx.TraceSentSize) % UTIL_ADV_TRACE_FIFO_SIZE;
 800acec:	4b36      	ldr	r3, [pc, #216]	@ (800adc8 <TRACE_TxCpltCallback+0x10c>)
 800acee:	8a1a      	ldrh	r2, [r3, #16]
 800acf0:	4b35      	ldr	r3, [pc, #212]	@ (800adc8 <TRACE_TxCpltCallback+0x10c>)
 800acf2:	8a9b      	ldrh	r3, [r3, #20]
 800acf4:	4413      	add	r3, r2
 800acf6:	b29b      	uxth	r3, r3
 800acf8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800acfc:	b29a      	uxth	r2, r3
 800acfe:	4b32      	ldr	r3, [pc, #200]	@ (800adc8 <TRACE_TxCpltCallback+0x10c>)
 800ad00:	821a      	strh	r2, [r3, #16]
    UTIL_TraceDriver.Send(ptr, ADV_TRACE_Ctx.TraceSentSize);
    return;
  }
#endif

  if((ADV_TRACE_Ctx.TraceRdPtr != ADV_TRACE_Ctx.TraceWrPtr) && (1u == ADV_TRACE_Ctx.TraceLock))
 800ad02:	4b31      	ldr	r3, [pc, #196]	@ (800adc8 <TRACE_TxCpltCallback+0x10c>)
 800ad04:	8a1a      	ldrh	r2, [r3, #16]
 800ad06:	4b30      	ldr	r3, [pc, #192]	@ (800adc8 <TRACE_TxCpltCallback+0x10c>)
 800ad08:	8a5b      	ldrh	r3, [r3, #18]
 800ad0a:	429a      	cmp	r2, r3
 800ad0c:	d04d      	beq.n	800adaa <TRACE_TxCpltCallback+0xee>
 800ad0e:	4b2e      	ldr	r3, [pc, #184]	@ (800adc8 <TRACE_TxCpltCallback+0x10c>)
 800ad10:	8adb      	ldrh	r3, [r3, #22]
 800ad12:	2b01      	cmp	r3, #1
 800ad14:	d149      	bne.n	800adaa <TRACE_TxCpltCallback+0xee>
  {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    if(TRACE_UNCHUNK_DETECTED == ADV_TRACE_Ctx.unchunk_status)
 800ad16:	4b2c      	ldr	r3, [pc, #176]	@ (800adc8 <TRACE_TxCpltCallback+0x10c>)
 800ad18:	789b      	ldrb	r3, [r3, #2]
 800ad1a:	2b01      	cmp	r3, #1
 800ad1c:	d117      	bne.n	800ad4e <TRACE_TxCpltCallback+0x92>
    {
      ADV_TRACE_Ctx.TraceSentSize = ADV_TRACE_Ctx.unchunk_enabled - ADV_TRACE_Ctx.TraceRdPtr;
 800ad1e:	4b2a      	ldr	r3, [pc, #168]	@ (800adc8 <TRACE_TxCpltCallback+0x10c>)
 800ad20:	881a      	ldrh	r2, [r3, #0]
 800ad22:	4b29      	ldr	r3, [pc, #164]	@ (800adc8 <TRACE_TxCpltCallback+0x10c>)
 800ad24:	8a1b      	ldrh	r3, [r3, #16]
 800ad26:	1ad3      	subs	r3, r2, r3
 800ad28:	b29a      	uxth	r2, r3
 800ad2a:	4b27      	ldr	r3, [pc, #156]	@ (800adc8 <TRACE_TxCpltCallback+0x10c>)
 800ad2c:	829a      	strh	r2, [r3, #20]
      ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_TRANSFER;
 800ad2e:	4b26      	ldr	r3, [pc, #152]	@ (800adc8 <TRACE_TxCpltCallback+0x10c>)
 800ad30:	2202      	movs	r2, #2
 800ad32:	709a      	strb	r2, [r3, #2]
      ADV_TRACE_Ctx.unchunk_enabled = 0;
 800ad34:	4b24      	ldr	r3, [pc, #144]	@ (800adc8 <TRACE_TxCpltCallback+0x10c>)
 800ad36:	2200      	movs	r2, #0
 800ad38:	801a      	strh	r2, [r3, #0]

      UTIL_ADV_TRACE_DEBUG("\nTRACE_TxCpltCallback::unchunk start(%d,%d)\n", ADV_TRACE_Ctx.unchunk_enabled, ADV_TRACE_Ctx.TraceRdPtr);

      if(0u == ADV_TRACE_Ctx.TraceSentSize)
 800ad3a:	4b23      	ldr	r3, [pc, #140]	@ (800adc8 <TRACE_TxCpltCallback+0x10c>)
 800ad3c:	8a9b      	ldrh	r3, [r3, #20]
 800ad3e:	2b00      	cmp	r3, #0
 800ad40:	d105      	bne.n	800ad4e <TRACE_TxCpltCallback+0x92>
      {
        /* this case occurs when an ongoing write aligned the Rd position with chunk position */
        /* in that case the unchunk is forgot */
        ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_NONE;
 800ad42:	4b21      	ldr	r3, [pc, #132]	@ (800adc8 <TRACE_TxCpltCallback+0x10c>)
 800ad44:	2200      	movs	r2, #0
 800ad46:	709a      	strb	r2, [r3, #2]
        ADV_TRACE_Ctx.TraceRdPtr = 0;
 800ad48:	4b1f      	ldr	r3, [pc, #124]	@ (800adc8 <TRACE_TxCpltCallback+0x10c>)
 800ad4a:	2200      	movs	r2, #0
 800ad4c:	821a      	strh	r2, [r3, #16]
      }
    }

    if(TRACE_UNCHUNK_NONE == ADV_TRACE_Ctx.unchunk_status)
 800ad4e:	4b1e      	ldr	r3, [pc, #120]	@ (800adc8 <TRACE_TxCpltCallback+0x10c>)
 800ad50:	789b      	ldrb	r3, [r3, #2]
 800ad52:	2b00      	cmp	r3, #0
 800ad54:	d115      	bne.n	800ad82 <TRACE_TxCpltCallback+0xc6>
    {
#endif
      if(ADV_TRACE_Ctx.TraceWrPtr > ADV_TRACE_Ctx.TraceRdPtr)
 800ad56:	4b1c      	ldr	r3, [pc, #112]	@ (800adc8 <TRACE_TxCpltCallback+0x10c>)
 800ad58:	8a5a      	ldrh	r2, [r3, #18]
 800ad5a:	4b1b      	ldr	r3, [pc, #108]	@ (800adc8 <TRACE_TxCpltCallback+0x10c>)
 800ad5c:	8a1b      	ldrh	r3, [r3, #16]
 800ad5e:	429a      	cmp	r2, r3
 800ad60:	d908      	bls.n	800ad74 <TRACE_TxCpltCallback+0xb8>
      {
        ADV_TRACE_Ctx.TraceSentSize = ADV_TRACE_Ctx.TraceWrPtr - ADV_TRACE_Ctx.TraceRdPtr;
 800ad62:	4b19      	ldr	r3, [pc, #100]	@ (800adc8 <TRACE_TxCpltCallback+0x10c>)
 800ad64:	8a5a      	ldrh	r2, [r3, #18]
 800ad66:	4b18      	ldr	r3, [pc, #96]	@ (800adc8 <TRACE_TxCpltCallback+0x10c>)
 800ad68:	8a1b      	ldrh	r3, [r3, #16]
 800ad6a:	1ad3      	subs	r3, r2, r3
 800ad6c:	b29a      	uxth	r2, r3
 800ad6e:	4b16      	ldr	r3, [pc, #88]	@ (800adc8 <TRACE_TxCpltCallback+0x10c>)
 800ad70:	829a      	strh	r2, [r3, #20]
 800ad72:	e006      	b.n	800ad82 <TRACE_TxCpltCallback+0xc6>
      }
      else /* TraceRdPtr > TraceWrPtr */
      {
        ADV_TRACE_Ctx.TraceSentSize = UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceRdPtr;
 800ad74:	4b14      	ldr	r3, [pc, #80]	@ (800adc8 <TRACE_TxCpltCallback+0x10c>)
 800ad76:	8a1b      	ldrh	r3, [r3, #16]
 800ad78:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 800ad7c:	b29a      	uxth	r2, r3
 800ad7e:	4b12      	ldr	r3, [pc, #72]	@ (800adc8 <TRACE_TxCpltCallback+0x10c>)
 800ad80:	829a      	strh	r2, [r3, #20]
      }
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    }
#endif
    ptr = &ADV_TRACE_Buffer[ADV_TRACE_Ctx.TraceRdPtr];
 800ad82:	4b11      	ldr	r3, [pc, #68]	@ (800adc8 <TRACE_TxCpltCallback+0x10c>)
 800ad84:	8a1b      	ldrh	r3, [r3, #16]
 800ad86:	461a      	mov	r2, r3
 800ad88:	4b10      	ldr	r3, [pc, #64]	@ (800adcc <TRACE_TxCpltCallback+0x110>)
 800ad8a:	4413      	add	r3, r2
 800ad8c:	61fb      	str	r3, [r7, #28]
 800ad8e:	69bb      	ldr	r3, [r7, #24]
 800ad90:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ad92:	693b      	ldr	r3, [r7, #16]
 800ad94:	f383 8810 	msr	PRIMASK, r3
}
 800ad98:	bf00      	nop
    UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
    UTIL_ADV_TRACE_DEBUG("\n--TRACE_Send(%d-%d)--\n", ADV_TRACE_Ctx.TraceRdPtr, ADV_TRACE_Ctx.TraceSentSize);
    UTIL_TraceDriver.Send(ptr, ADV_TRACE_Ctx.TraceSentSize);
 800ad9a:	4b0d      	ldr	r3, [pc, #52]	@ (800add0 <TRACE_TxCpltCallback+0x114>)
 800ad9c:	68db      	ldr	r3, [r3, #12]
 800ad9e:	4a0a      	ldr	r2, [pc, #40]	@ (800adc8 <TRACE_TxCpltCallback+0x10c>)
 800ada0:	8a92      	ldrh	r2, [r2, #20]
 800ada2:	4611      	mov	r1, r2
 800ada4:	69f8      	ldr	r0, [r7, #28]
 800ada6:	4798      	blx	r3
 800ada8:	e00a      	b.n	800adc0 <TRACE_TxCpltCallback+0x104>
 800adaa:	69bb      	ldr	r3, [r7, #24]
 800adac:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800adae:	68fb      	ldr	r3, [r7, #12]
 800adb0:	f383 8810 	msr	PRIMASK, r3
}
 800adb4:	bf00      	nop
  }
  else
  {
    UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
    UTIL_ADV_TRACE_PostSendHook();
 800adb6:	f7f5 ff05 	bl	8000bc4 <UTIL_ADV_TRACE_PostSendHook>
    TRACE_UnLock();
 800adba:	f000 f8a7 	bl	800af0c <TRACE_UnLock>
  }
}
 800adbe:	bf00      	nop
 800adc0:	bf00      	nop
 800adc2:	3720      	adds	r7, #32
 800adc4:	46bd      	mov	sp, r7
 800adc6:	bd80      	pop	{r7, pc}
 800adc8:	20000364 	.word	0x20000364
 800adcc:	2000037c 	.word	0x2000037c
 800add0:	0800b1b4 	.word	0x0800b1b4

0800add4 <TRACE_AllocateBufer>:
 * @param  Size to allocate within fifo
 * @param  Pos position within the fifo
 * @retval write position inside the buffer is -1 no space available.
 */
static int16_t TRACE_AllocateBufer(uint16_t Size, uint16_t *Pos)
{
 800add4:	b480      	push	{r7}
 800add6:	b087      	sub	sp, #28
 800add8:	af00      	add	r7, sp, #0
 800adda:	4603      	mov	r3, r0
 800addc:	6039      	str	r1, [r7, #0]
 800adde:	80fb      	strh	r3, [r7, #6]
  uint16_t freesize;
  int16_t ret = -1;
 800ade0:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800ade4:	82bb      	strh	r3, [r7, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800ade6:	f3ef 8310 	mrs	r3, PRIMASK
 800adea:	60fb      	str	r3, [r7, #12]
  return(result);
 800adec:	68fb      	ldr	r3, [r7, #12]

  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 800adee:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 800adf0:	b672      	cpsid	i
}
 800adf2:	bf00      	nop

  if(ADV_TRACE_Ctx.TraceWrPtr == ADV_TRACE_Ctx.TraceRdPtr)
 800adf4:	4b35      	ldr	r3, [pc, #212]	@ (800aecc <TRACE_AllocateBufer+0xf8>)
 800adf6:	8a5a      	ldrh	r2, [r3, #18]
 800adf8:	4b34      	ldr	r3, [pc, #208]	@ (800aecc <TRACE_AllocateBufer+0xf8>)
 800adfa:	8a1b      	ldrh	r3, [r3, #16]
 800adfc:	429a      	cmp	r2, r3
 800adfe:	d11b      	bne.n	800ae38 <TRACE_AllocateBufer+0x64>
  {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    freesize = (uint16_t)(UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceWrPtr);
 800ae00:	4b32      	ldr	r3, [pc, #200]	@ (800aecc <TRACE_AllocateBufer+0xf8>)
 800ae02:	8a5b      	ldrh	r3, [r3, #18]
 800ae04:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 800ae08:	82fb      	strh	r3, [r7, #22]
    if((Size >= freesize) && (ADV_TRACE_Ctx.TraceRdPtr > Size))
 800ae0a:	88fa      	ldrh	r2, [r7, #6]
 800ae0c:	8afb      	ldrh	r3, [r7, #22]
 800ae0e:	429a      	cmp	r2, r3
 800ae10:	d33a      	bcc.n	800ae88 <TRACE_AllocateBufer+0xb4>
 800ae12:	4b2e      	ldr	r3, [pc, #184]	@ (800aecc <TRACE_AllocateBufer+0xf8>)
 800ae14:	8a1b      	ldrh	r3, [r3, #16]
 800ae16:	88fa      	ldrh	r2, [r7, #6]
 800ae18:	429a      	cmp	r2, r3
 800ae1a:	d235      	bcs.n	800ae88 <TRACE_AllocateBufer+0xb4>
    {
      ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_DETECTED;
 800ae1c:	4b2b      	ldr	r3, [pc, #172]	@ (800aecc <TRACE_AllocateBufer+0xf8>)
 800ae1e:	2201      	movs	r2, #1
 800ae20:	709a      	strb	r2, [r3, #2]
      ADV_TRACE_Ctx.unchunk_enabled = ADV_TRACE_Ctx.TraceWrPtr;
 800ae22:	4b2a      	ldr	r3, [pc, #168]	@ (800aecc <TRACE_AllocateBufer+0xf8>)
 800ae24:	8a5a      	ldrh	r2, [r3, #18]
 800ae26:	4b29      	ldr	r3, [pc, #164]	@ (800aecc <TRACE_AllocateBufer+0xf8>)
 800ae28:	801a      	strh	r2, [r3, #0]
      freesize = ADV_TRACE_Ctx.TraceRdPtr;
 800ae2a:	4b28      	ldr	r3, [pc, #160]	@ (800aecc <TRACE_AllocateBufer+0xf8>)
 800ae2c:	8a1b      	ldrh	r3, [r3, #16]
 800ae2e:	82fb      	strh	r3, [r7, #22]
      ADV_TRACE_Ctx.TraceWrPtr = 0;
 800ae30:	4b26      	ldr	r3, [pc, #152]	@ (800aecc <TRACE_AllocateBufer+0xf8>)
 800ae32:	2200      	movs	r2, #0
 800ae34:	825a      	strh	r2, [r3, #18]
 800ae36:	e027      	b.n	800ae88 <TRACE_AllocateBufer+0xb4>
#endif
  }
  else
  {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    if (ADV_TRACE_Ctx.TraceWrPtr > ADV_TRACE_Ctx.TraceRdPtr)
 800ae38:	4b24      	ldr	r3, [pc, #144]	@ (800aecc <TRACE_AllocateBufer+0xf8>)
 800ae3a:	8a5a      	ldrh	r2, [r3, #18]
 800ae3c:	4b23      	ldr	r3, [pc, #140]	@ (800aecc <TRACE_AllocateBufer+0xf8>)
 800ae3e:	8a1b      	ldrh	r3, [r3, #16]
 800ae40:	429a      	cmp	r2, r3
 800ae42:	d91b      	bls.n	800ae7c <TRACE_AllocateBufer+0xa8>
    {
      freesize = (uint16_t)(UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceWrPtr);
 800ae44:	4b21      	ldr	r3, [pc, #132]	@ (800aecc <TRACE_AllocateBufer+0xf8>)
 800ae46:	8a5b      	ldrh	r3, [r3, #18]
 800ae48:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 800ae4c:	82fb      	strh	r3, [r7, #22]
      if((Size >= freesize) && (ADV_TRACE_Ctx.TraceRdPtr > Size)) 
 800ae4e:	88fa      	ldrh	r2, [r7, #6]
 800ae50:	8afb      	ldrh	r3, [r7, #22]
 800ae52:	429a      	cmp	r2, r3
 800ae54:	d318      	bcc.n	800ae88 <TRACE_AllocateBufer+0xb4>
 800ae56:	4b1d      	ldr	r3, [pc, #116]	@ (800aecc <TRACE_AllocateBufer+0xf8>)
 800ae58:	8a1b      	ldrh	r3, [r3, #16]
 800ae5a:	88fa      	ldrh	r2, [r7, #6]
 800ae5c:	429a      	cmp	r2, r3
 800ae5e:	d213      	bcs.n	800ae88 <TRACE_AllocateBufer+0xb4>
      {
        ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_DETECTED;
 800ae60:	4b1a      	ldr	r3, [pc, #104]	@ (800aecc <TRACE_AllocateBufer+0xf8>)
 800ae62:	2201      	movs	r2, #1
 800ae64:	709a      	strb	r2, [r3, #2]
        ADV_TRACE_Ctx.unchunk_enabled = ADV_TRACE_Ctx.TraceWrPtr;
 800ae66:	4b19      	ldr	r3, [pc, #100]	@ (800aecc <TRACE_AllocateBufer+0xf8>)
 800ae68:	8a5a      	ldrh	r2, [r3, #18]
 800ae6a:	4b18      	ldr	r3, [pc, #96]	@ (800aecc <TRACE_AllocateBufer+0xf8>)
 800ae6c:	801a      	strh	r2, [r3, #0]
        freesize = ADV_TRACE_Ctx.TraceRdPtr;
 800ae6e:	4b17      	ldr	r3, [pc, #92]	@ (800aecc <TRACE_AllocateBufer+0xf8>)
 800ae70:	8a1b      	ldrh	r3, [r3, #16]
 800ae72:	82fb      	strh	r3, [r7, #22]
        ADV_TRACE_Ctx.TraceWrPtr = 0;
 800ae74:	4b15      	ldr	r3, [pc, #84]	@ (800aecc <TRACE_AllocateBufer+0xf8>)
 800ae76:	2200      	movs	r2, #0
 800ae78:	825a      	strh	r2, [r3, #18]
 800ae7a:	e005      	b.n	800ae88 <TRACE_AllocateBufer+0xb4>
      }
    }
    else
    {
      freesize = (uint16_t)(ADV_TRACE_Ctx.TraceRdPtr - ADV_TRACE_Ctx.TraceWrPtr);
 800ae7c:	4b13      	ldr	r3, [pc, #76]	@ (800aecc <TRACE_AllocateBufer+0xf8>)
 800ae7e:	8a1a      	ldrh	r2, [r3, #16]
 800ae80:	4b12      	ldr	r3, [pc, #72]	@ (800aecc <TRACE_AllocateBufer+0xf8>)
 800ae82:	8a5b      	ldrh	r3, [r3, #18]
 800ae84:	1ad3      	subs	r3, r2, r3
 800ae86:	82fb      	strh	r3, [r7, #22]
      freesize = ADV_TRACE_Ctx.TraceRdPtr - ADV_TRACE_Ctx.TraceWrPtr;
    }
#endif
  }

  if(freesize > Size)
 800ae88:	8afa      	ldrh	r2, [r7, #22]
 800ae8a:	88fb      	ldrh	r3, [r7, #6]
 800ae8c:	429a      	cmp	r2, r3
 800ae8e:	d90f      	bls.n	800aeb0 <TRACE_AllocateBufer+0xdc>
  {
    *Pos = ADV_TRACE_Ctx.TraceWrPtr;
 800ae90:	4b0e      	ldr	r3, [pc, #56]	@ (800aecc <TRACE_AllocateBufer+0xf8>)
 800ae92:	8a5a      	ldrh	r2, [r3, #18]
 800ae94:	683b      	ldr	r3, [r7, #0]
 800ae96:	801a      	strh	r2, [r3, #0]
    ADV_TRACE_Ctx.TraceWrPtr = (ADV_TRACE_Ctx.TraceWrPtr + Size) % UTIL_ADV_TRACE_FIFO_SIZE;
 800ae98:	4b0c      	ldr	r3, [pc, #48]	@ (800aecc <TRACE_AllocateBufer+0xf8>)
 800ae9a:	8a5a      	ldrh	r2, [r3, #18]
 800ae9c:	88fb      	ldrh	r3, [r7, #6]
 800ae9e:	4413      	add	r3, r2
 800aea0:	b29b      	uxth	r3, r3
 800aea2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800aea6:	b29a      	uxth	r2, r3
 800aea8:	4b08      	ldr	r3, [pc, #32]	@ (800aecc <TRACE_AllocateBufer+0xf8>)
 800aeaa:	825a      	strh	r2, [r3, #18]
    ret = 0;
 800aeac:	2300      	movs	r3, #0
 800aeae:	82bb      	strh	r3, [r7, #20]
 800aeb0:	693b      	ldr	r3, [r7, #16]
 800aeb2:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800aeb4:	68bb      	ldr	r3, [r7, #8]
 800aeb6:	f383 8810 	msr	PRIMASK, r3
}
 800aeba:	bf00      	nop
    }
  }
#endif

  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
  return ret;
 800aebc:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
}
 800aec0:	4618      	mov	r0, r3
 800aec2:	371c      	adds	r7, #28
 800aec4:	46bd      	mov	sp, r7
 800aec6:	bc80      	pop	{r7}
 800aec8:	4770      	bx	lr
 800aeca:	bf00      	nop
 800aecc:	20000364 	.word	0x20000364

0800aed0 <TRACE_Lock>:
/**
 * @brief  Lock the trace buffer.
 * @retval None.
 */
static void TRACE_Lock(void)
{
 800aed0:	b480      	push	{r7}
 800aed2:	b085      	sub	sp, #20
 800aed4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800aed6:	f3ef 8310 	mrs	r3, PRIMASK
 800aeda:	607b      	str	r3, [r7, #4]
  return(result);
 800aedc:	687b      	ldr	r3, [r7, #4]
  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 800aede:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 800aee0:	b672      	cpsid	i
}
 800aee2:	bf00      	nop
  ADV_TRACE_Ctx.TraceLock++;
 800aee4:	4b08      	ldr	r3, [pc, #32]	@ (800af08 <TRACE_Lock+0x38>)
 800aee6:	8adb      	ldrh	r3, [r3, #22]
 800aee8:	3301      	adds	r3, #1
 800aeea:	b29a      	uxth	r2, r3
 800aeec:	4b06      	ldr	r3, [pc, #24]	@ (800af08 <TRACE_Lock+0x38>)
 800aeee:	82da      	strh	r2, [r3, #22]
 800aef0:	68fb      	ldr	r3, [r7, #12]
 800aef2:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800aef4:	68bb      	ldr	r3, [r7, #8]
 800aef6:	f383 8810 	msr	PRIMASK, r3
}
 800aefa:	bf00      	nop
  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
}
 800aefc:	bf00      	nop
 800aefe:	3714      	adds	r7, #20
 800af00:	46bd      	mov	sp, r7
 800af02:	bc80      	pop	{r7}
 800af04:	4770      	bx	lr
 800af06:	bf00      	nop
 800af08:	20000364 	.word	0x20000364

0800af0c <TRACE_UnLock>:
/**
 * @brief  UnLock the trace buffer.
 * @retval None.
 */
static void TRACE_UnLock(void)
{
 800af0c:	b480      	push	{r7}
 800af0e:	b085      	sub	sp, #20
 800af10:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800af12:	f3ef 8310 	mrs	r3, PRIMASK
 800af16:	607b      	str	r3, [r7, #4]
  return(result);
 800af18:	687b      	ldr	r3, [r7, #4]
  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 800af1a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 800af1c:	b672      	cpsid	i
}
 800af1e:	bf00      	nop
  ADV_TRACE_Ctx.TraceLock--;
 800af20:	4b08      	ldr	r3, [pc, #32]	@ (800af44 <TRACE_UnLock+0x38>)
 800af22:	8adb      	ldrh	r3, [r3, #22]
 800af24:	3b01      	subs	r3, #1
 800af26:	b29a      	uxth	r2, r3
 800af28:	4b06      	ldr	r3, [pc, #24]	@ (800af44 <TRACE_UnLock+0x38>)
 800af2a:	82da      	strh	r2, [r3, #22]
 800af2c:	68fb      	ldr	r3, [r7, #12]
 800af2e:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800af30:	68bb      	ldr	r3, [r7, #8]
 800af32:	f383 8810 	msr	PRIMASK, r3
}
 800af36:	bf00      	nop
  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
}
 800af38:	bf00      	nop
 800af3a:	3714      	adds	r7, #20
 800af3c:	46bd      	mov	sp, r7
 800af3e:	bc80      	pop	{r7}
 800af40:	4770      	bx	lr
 800af42:	bf00      	nop
 800af44:	20000364 	.word	0x20000364

0800af48 <TRACE_IsLocked>:
/**
 * @brief  UnLock the trace buffer.
 * @retval None.
 */
static uint32_t TRACE_IsLocked(void)
{
 800af48:	b480      	push	{r7}
 800af4a:	af00      	add	r7, sp, #0
  return (ADV_TRACE_Ctx.TraceLock == 0u? 0u: 1u);
 800af4c:	4b05      	ldr	r3, [pc, #20]	@ (800af64 <TRACE_IsLocked+0x1c>)
 800af4e:	8adb      	ldrh	r3, [r3, #22]
 800af50:	2b00      	cmp	r3, #0
 800af52:	bf14      	ite	ne
 800af54:	2301      	movne	r3, #1
 800af56:	2300      	moveq	r3, #0
 800af58:	b2db      	uxtb	r3, r3
}
 800af5a:	4618      	mov	r0, r3
 800af5c:	46bd      	mov	sp, r7
 800af5e:	bc80      	pop	{r7}
 800af60:	4770      	bx	lr
 800af62:	bf00      	nop
 800af64:	20000364 	.word	0x20000364

0800af68 <memset>:
 800af68:	4402      	add	r2, r0
 800af6a:	4603      	mov	r3, r0
 800af6c:	4293      	cmp	r3, r2
 800af6e:	d100      	bne.n	800af72 <memset+0xa>
 800af70:	4770      	bx	lr
 800af72:	f803 1b01 	strb.w	r1, [r3], #1
 800af76:	e7f9      	b.n	800af6c <memset+0x4>

0800af78 <__libc_init_array>:
 800af78:	b570      	push	{r4, r5, r6, lr}
 800af7a:	4d0d      	ldr	r5, [pc, #52]	@ (800afb0 <__libc_init_array+0x38>)
 800af7c:	4c0d      	ldr	r4, [pc, #52]	@ (800afb4 <__libc_init_array+0x3c>)
 800af7e:	1b64      	subs	r4, r4, r5
 800af80:	10a4      	asrs	r4, r4, #2
 800af82:	2600      	movs	r6, #0
 800af84:	42a6      	cmp	r6, r4
 800af86:	d109      	bne.n	800af9c <__libc_init_array+0x24>
 800af88:	4d0b      	ldr	r5, [pc, #44]	@ (800afb8 <__libc_init_array+0x40>)
 800af8a:	4c0c      	ldr	r4, [pc, #48]	@ (800afbc <__libc_init_array+0x44>)
 800af8c:	f000 f818 	bl	800afc0 <_init>
 800af90:	1b64      	subs	r4, r4, r5
 800af92:	10a4      	asrs	r4, r4, #2
 800af94:	2600      	movs	r6, #0
 800af96:	42a6      	cmp	r6, r4
 800af98:	d105      	bne.n	800afa6 <__libc_init_array+0x2e>
 800af9a:	bd70      	pop	{r4, r5, r6, pc}
 800af9c:	f855 3b04 	ldr.w	r3, [r5], #4
 800afa0:	4798      	blx	r3
 800afa2:	3601      	adds	r6, #1
 800afa4:	e7ee      	b.n	800af84 <__libc_init_array+0xc>
 800afa6:	f855 3b04 	ldr.w	r3, [r5], #4
 800afaa:	4798      	blx	r3
 800afac:	3601      	adds	r6, #1
 800afae:	e7f2      	b.n	800af96 <__libc_init_array+0x1e>
 800afb0:	0800b334 	.word	0x0800b334
 800afb4:	0800b334 	.word	0x0800b334
 800afb8:	0800b334 	.word	0x0800b334
 800afbc:	0800b338 	.word	0x0800b338

0800afc0 <_init>:
 800afc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800afc2:	bf00      	nop
 800afc4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800afc6:	bc08      	pop	{r3}
 800afc8:	469e      	mov	lr, r3
 800afca:	4770      	bx	lr

0800afcc <_fini>:
 800afcc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800afce:	bf00      	nop
 800afd0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800afd2:	bc08      	pop	{r3}
 800afd4:	469e      	mov	lr, r3
 800afd6:	4770      	bx	lr
