INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/USE/Year3/3-2/Hardware Lab/Lab01/Lab01.srcs/sources_1/new/FullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
WARNING: [VRFC 10-3676] redeclaration of ansi port 'cout' is not allowed [C:/Users/USER/Desktop/USE/Year3/3-2/Hardware Lab/Lab01/Lab01.srcs/sources_1/new/FullAdder.v:25]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/USE/Year3/3-2/Hardware Lab/Lab01/Lab01.srcs/sources_1/new/FullAdder2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder2
WARNING: [VRFC 10-3676] redeclaration of ansi port 'cout' is not allowed [C:/Users/USER/Desktop/USE/Year3/3-2/Hardware Lab/Lab01/Lab01.srcs/sources_1/new/FullAdder2.v:25]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/USE/Year3/3-2/Hardware Lab/Lab01/Lab01.srcs/sim_1/new/FullAdder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder_tb
