# üî∑ **Logic Function Block Diagrams**

---

## **1. 74HC00 ‚Äî Quad 2-Input NAND Gate**

```mermaid
graph LR
    subgraph NAND1 [ ]
        direction LR
        A1[A] --> N1[NAND]
        B1[B] --> N1
        N1 -- "‚â•1" --> Y1[Y]
    end

    subgraph NAND2 [ ]
        direction LR
        A2[A] --> N2[NAND]
        B2[B] --> N2
        N2 -- "‚â•1" --> Y2[Y]
    end

    subgraph NAND3 [ ]
        direction LR
        A3[A] --> N3[NAND]
        B3[B] --> N3
        N3 -- "‚â•1" --> Y3[Y]
    end

    subgraph NAND4 [ ]
        direction LR
        A4[A] --> N4[NAND]
        B4[B] --> N4
        N4 -- "‚â•1" --> Y4[Y]
    end

    %% Arrange subgraphs horizontally
    NAND1 --- NAND2 --- NAND3 --- NAND4
```


---

## **2. 74HC02 / 74HCT02 ‚Äî Quad 2-Input NOR Gate**

```mermaid
graph LR
    subgraph NOR1 [ ]
        direction LR
        A1[A] --> N1[NOR]
        B1[B] --> N1
        N1 -- "=1" --> Y1[Y]
    end

    subgraph NOR2 [ ]
        direction LR
        A2[A] --> N2[NOR]
        B2[B] --> N2
        N2 -- "=1" --> Y2[Y]
    end

    subgraph NOR3 [ ]
        direction LR
        A3[A] --> N3[NOR]
        B3[B] --> N3
        N3 -- "=1" --> Y3[Y]
    end

    subgraph NOR4 [ ]
        direction LR
        A4[A] --> N4[NOR]
        B4[B] --> N4
        N4 -- "=1" --> Y4[Y]
    end

    %% Arrange subgraphs horizontally
    NOR1 --- NOR2 --- NOR3 --- NOR4
```

---

## **3. 74HCT04 ‚Äî Hex Inverter**

```mermaid
graph LR
    subgraph NOT1 [ ]
        direction LR
        A1[A] --> N1[NOT]
        N1 --> Y1[Y]
    end

    subgraph NOT2 [ ]
        direction LR
        A2[A] --> N2[NOT]
        N2 --> Y2[Y]
    end

    subgraph NOT3 [ ]
        direction LR
        A3[A] --> N3[NOT]
        N3 --> Y3[Y]
    end

    subgraph NOT4 [ ]
        direction LR
        A4[A] --> N4[NOT]
        N4 --> Y4[Y]
    end

    subgraph NOT5 [ ]
        direction LR
        A5[A] --> N5[NOT]
        N5 --> Y5[Y]
    end

    subgraph NOT6 [ ]
        direction LR
        A6[A] --> N6[NOT]
        N6 --> Y6[Y]
    end

    %% Arrange subgraphs horizontally
    NOT1 --- NOT2 --- NOT3 --- NOT4 --- NOT5 --- NOT6
```

---

## **4. 74HC40 ‚Äî Dual 4-Input NAND Gate**

```mermaid
graph LR
    subgraph NAND1 [ ]
        direction LR
        A1[A] --> N1[4-INPUT NAND ]
        B1[B] --> N1
        C1[C] --> N1
        D1[D] --> N1
        N1 --> Y1[Y]
    end

    subgraph NAND2 [ ]
        direction LR
        A2[A] --> N2[4-INPUT NAND ]
        B2[B] --> N2
        C2[C] --> N2
        D2[D] --> N2
        N2 --> Y2[Y]
    end

    %% Arrange subgraphs horizontally
    NAND1 --- NAND2
```

---

## **5. 74HC86 ‚Äî Quad 2-Input XOR Gate**

```mermaid
graph LR
    subgraph XOR1 [ ]
        direction LR
        A1[A] --> X1[XOR]
        B1[B] --> X1
        X1 -- "‚äï" --> Y1[Y]
    end

    subgraph XOR2 [ ]
        direction LR
        A2[A] --> X2[XOR]
        B2[B] --> X2
        X2 -- "‚äï" --> Y2[Y]
    end

    subgraph XOR3 [ ]
        direction LR
        A3[A] --> X3[XOR]
        B3[B] --> X3
        X3 -- "‚äï" --> Y3[Y]
    end

    subgraph XOR4 [ ]
        direction LR
        A4[A] --> X4[XOR]
        B4[B] --> X4
        X4 -- "‚äï" --> Y4[Y]
    end

    %% Arrange subgraphs horizontally
    XOR1 --- XOR2 --- XOR3 --- XOR4
```

---

## **6. 74HC21 ‚Äî Dual 4-Input AND Gate**

```mermaid
graph LR
    subgraph NAND1 [ ]
        direction LR
        A1[A] --> N1[4-INPUT AND ]
        B1[B] --> N1
        C1[C] --> N1
        D1[D] --> N1
        N1 --> Y1[Y]
    end

    subgraph NAND2 [ ]
        direction LR
        A2[A] --> N2[4-INPUT AND ]
        B2[B] --> N2
        C2[C] --> N2
        D2[D] --> N2
        N2 --> Y2[Y]
    end

    %% Arrange subgraphs horizontally
    NAND1 --- NAND2
```

---

# üî∑ **Buffers, MUXes, and Transceivers**

---

## **7. 74HC125 ‚Äî Quad Tri-State Buffer (Active-LOW Enable)**

```mermaid
graph LR
    subgraph BUF1 [ ]
        direction LR
        EN1[EN¬Ø] --> B1[BUF]
        A1[A] --> B1
        B1 --> Y1[Y]
    end

    subgraph BUF2 [ ]
        direction LR
        EN2[EN¬Ø] --> B2[BUF]
        A2[A] --> B2
        B2 --> Y2[Y]
    end

    subgraph BUF3 [ ]
        direction LR
        EN3[EN¬Ø] --> B3[BUF]
        A3[A] --> B3
        B3 --> Y3[Y]
    end

    subgraph BUF4 [ ]
        direction LR
        EN4[EN¬Ø] --> B4[BUF]
        A4[A] --> B4
        B4 --> Y4[Y]
    end

    %% Arrange subgraphs horizontally
    BUF1 --- BUF2 --- BUF3 --- BUF4
```

```
      EN¬Ø   A          Y
      ‚îÄ‚îÄ‚îÄ‚ñ∫‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê‚îÄ‚îÄ‚ñ∫‚îÄ‚îÄ‚îÄ‚îÄ
          ‚îÇBUF  ‚îÇ
          ‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò

(Each of the 4 sections is identical)
```

---

## **8. 74HC153 ‚Äî Dual 4-Input Multiplexer**

```mermaid
flowchart TD
    %% MUX 2 (Channel 2)
    subgraph MUX2[" "]
        S1_2[S1] --> M2["4-TO-1 MUX<br>(Channel 2)"]
        S0_2[S0] --> M2
        I4 --> M2
        I5 --> M2
        I6 --> M2
        I7 --> M2
        M2 --> Y2[Y2]
    end

    %% MUX 1 (Channel 1)
    subgraph MUX1[" "]
        S1_1[S1] --> M1["4-TO-1 MUX<br>(Channel 1)"]
        S0_1[S0] --> M1
        I0 --> M1
        I1 --> M1
        I2 --> M1
        I3 --> M1
        M1 --> Y1[Y1]
    end
```

---

## **9. 74HC157 ‚Äî Quad 2-Input Multiplexer**

```mermaid
graph LR
    %% MUX 0
    subgraph MUX0 [ ]
        direction LR
        SEL0[Select0] --> M0[MUX]
        A0[A0] --> M0
        B0[B0] --> M0
        M0 --> Y0[Y0]
    end

    %% MUX 1
    subgraph MUX1 [ ]
        direction LR
        SEL1[Select1] --> M1[MUX]
        A1[A1] --> M1
        B1[B1] --> M1
        M1 --> Y1[Y1]
    end

    %% MUX 2
    subgraph MUX2 [ ]
        direction LR
        SEL2[Select2] --> M2[MUX]
        A2[A2] --> M2
        B2[B2] --> M2
        M2 --> Y2[Y2]
    end

    %% MUX 3
    subgraph MUX3 [ ]
        direction LR
        SEL3[Select3] --> M3[MUX]
        A3[A3] --> M3
        B3[B3] --> M3
        M3 --> Y3[Y3]
    end

    %% Arrange MUX subgraphs horizontally
    MUX0 --- MUX1 --- MUX2 --- MUX3
```

```
         Select
           ‚îÇ
           ‚ñº
        ‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê
 A0 ‚îÄ‚îÄ‚îÄ‚ñ∫‚îÇ         ‚îÇ‚îÄ‚îÄ‚ñ∫ Y0
 B0 ‚îÄ‚îÄ‚îÄ‚ñ∫‚îÇ  MUX    ‚îÇ
        ‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò
            √ó4    (A1/B1 ‚Üí Y1, etc.)
```

---

## **10. 74HC243 ‚Äî Quad Bus Transceiver (3-State)**

```mermaid
graph LR
    %% Bi-directional Transceiver

    %% Control signals
    DIR[DIR] --> TR[TRANSCEIVER]
    G1[G¬Ø] --> TR
    G2[G¬Ø] --> TR

    %% Data paths
    A[A] -->|A‚ÜíB| TR
    B[B] -->|B‚ÜíA| TR
    TR --> A
    TR --> B
```

```
         DIR
     A ‚óÑ‚îÄ‚îÄ‚îÄ‚îÄ‚ñ∫ B
      ‚ñ≤      ‚ñ≤
      ‚îÇ      ‚îÇ
      ‚îÇ      ‚îÇ
     G¬Ø      G¬Ø  (Enable LOW)
```

Expanded single-channel view:

```
             DIR
 A ‚îÄ‚îÄ‚îÄ‚îÄ‚î¨‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚ñ∫ B
       ‚îÇ
       ‚îÇ  ‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê
       ‚îî‚îÄ‚îÄ‚îÇ TRANSCE ‚îÇ‚îÄ‚îÄ‚îê  
          ‚îÇ        ‚îÇ   ‚îÇ
 B ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÇ        ‚îÇ‚óÑ‚îÄ‚îÄ‚îò
          ‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò
               ‚ñ≤
               ‚îÇ
              G¬Ø (ENABLE LOW)
```



---

# **74HC VHDL Library (Full)**

## **1Ô∏è‚É£ Combinational Logic**

### HC00 ‚Äì Quad 2-input NAND

```vhdl
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity HC00 is
    port (A, B : in STD_LOGIC; Q : out STD_LOGIC);
end entity;

architecture RTL of HC00 is
begin
    Q <= not (A and B);
end architecture;
```

### HC08 ‚Äì Quad 2-input AND

```vhdl
entity HC08 is
    port (A, B : in STD_LOGIC; Q : out STD_LOGIC);
end entity;

architecture RTL of HC08 is
begin
    Q <= A and B;
end architecture;
```

### HC32 ‚Äì Quad 2-input OR

```vhdl
entity HC32 is
    port (A, B : in STD_LOGIC; Q : out STD_LOGIC);
end entity;

architecture RTL of HC32 is
begin
    Q <= A or B;
end architecture;
```

### HC04 ‚Äì Hex Inverter

```vhdl
entity HC04 is
    port (A : in STD_LOGIC; Q : out STD_LOGIC);
end entity;

architecture RTL of HC04 is
begin
    Q <= not A;
end architecture;
```

### HC86 ‚Äì Quad 2-input XOR

```vhdl
entity HC86 is
    port (A, B : in STD_LOGIC; Q : out STD_LOGIC);
end entity;

architecture RTL of HC86 is
begin
    Q <= A xor B;
end architecture;
```

---

## **2Ô∏è‚É£ Buffers & Drivers**

### HC125 ‚Äì Quad Buffer with 3-state output

```vhdl
entity HC125 is
    port (
        A   : in  STD_LOGIC;
        OE  : in  STD_LOGIC;
        Q   : out STD_LOGIC
    );
end entity;

architecture RTL of HC125 is
begin
    Q <= A when OE = '1' else 'Z';
end architecture;
```

### HC244 ‚Äì Octal Buffer/Line Driver

```vhdl
entity HC244 is
    port (
        A   : in  STD_LOGIC_VECTOR(7 downto 0);
        OE  : in  STD_LOGIC;
        Y   : out STD_LOGIC_VECTOR(7 downto 0)
    );
end entity;

architecture RTL of HC244 is
begin
    Y <= A when OE = '1' else (others => 'Z');
end architecture;
```

---

## **3Ô∏è‚É£ Decoders / Demultiplexers**

### HC138 ‚Äì 3-to-8 Line Decoder

```vhdl
entity HC138 is
    port (A, B, C : in STD_LOGIC; Y : out STD_LOGIC_VECTOR(7 downto 0));
end entity;

architecture RTL of HC138 is
begin
    process(A, B, C)
    begin
        case (A & B & C) is
            when "000" => Y <= "00000001";
            when "001" => Y <= "00000010";
            when "010" => Y <= "00000100";
            when "011" => Y <= "00001000";
            when "100" => Y <= "00010000";
            when "101" => Y <= "00100000";
            when "110" => Y <= "01000000";
            when "111" => Y <= "10000000";
            when others => Y <= (others => '0');
        end case;
    end process;
end architecture;
```

### HC154 ‚Äì 4-to-16 Line Decoder

```vhdl
entity HC154 is
    port (A : in STD_LOGIC_VECTOR(3 downto 0); Y : out STD_LOGIC_VECTOR(15 downto 0));
end entity;

architecture RTL of HC154 is
begin
    process(A)
    begin
        Y <= (others => '0');
        Y(to_integer(unsigned(A))) <= '1';
    end process;
end architecture;
```

### HC4511 ‚Äì BCD to 7-Segment Decoder

```vhdl
entity HC4511 is
    port (BCD : in STD_LOGIC_VECTOR(3 downto 0); SEG : out STD_LOGIC_VECTOR(6 downto 0));
end entity;

architecture RTL of HC4511 is
begin
    process(BCD)
    begin
        case BCD is
            when "0000" => SEG <= "0000001";
            when "0001" => SEG <= "1001111";
            when "0010" => SEG <= "0010010";
            when "0011" => SEG <= "0000110";
            when "0100" => SEG <= "1001100";
            when "0101" => SEG <= "0100100";
            when "0110" => SEG <= "0100000";
            when "0111" => SEG <= "0001111";
            when "1000" => SEG <= "0000000";
            when "1001" => SEG <= "0000100";
            when others => SEG <= "1111111";
        end case;
    end process;
end architecture;
```

---

## **4Ô∏è‚É£ Flip-Flops / Latches**

### HC74 ‚Äì Dual D Flip-Flop

```vhdl
entity HC74 is
    port (clk, rst, D : in STD_LOGIC; Q : out STD_LOGIC);
end entity;

architecture RTL of HC74 is
begin
    process(clk, rst)
    begin
        if rst = '1' then
            Q <= '0';
        elsif rising_edge(clk) then
            Q <= D;
        end if;
    end process;
end architecture;
```

### HC112 ‚Äì JK Flip-Flop

```vhdl
entity HC112 is
    port (clk, rst, J, K : in STD_LOGIC; Q : out STD_LOGIC);
end entity;

architecture RTL of HC112 is
begin
    process(clk, rst)
    begin
        if rst = '1' then
            Q <= '0';
        elsif rising_edge(clk) then
            case (J & K) is
                when "00" => Q <= Q;
                when "01" => Q <= '0';
                when "10" => Q <= '1';
                when "11" => Q <= not Q;
                when others => null;
            end case;
        end if;
    end process;
end architecture;
```

---

## **5Ô∏è‚É£ Counters / Shift Registers**

### HC90 ‚Äì Mod-10 Counter

```vhdl
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;

entity HC90 is
    port (clk, rst : in STD_LOGIC; Q : out STD_LOGIC_VECTOR(3 downto 0));
end entity;

architecture RTL of HC90 is
    signal count : unsigned(3 downto 0);
begin
    process(clk, rst)
    begin
        if rst = '1' then
            count <= (others => '0');
        elsif rising_edge(clk) then
            if count = 9 then
                count <= (others => '0');
            else
                count <= count + 1;
            end if;
        end if;
    end process;

    Q <= std_logic_vector(count);
end architecture;
```

### HC165 ‚Äì Parallel-In, Serial-Out Shift Register

```vhdl
entity HC165 is
    port (
        clk  : in STD_LOGIC;
        load : in STD_LOGIC;
        D    : in STD_LOGIC_VECTOR(7 downto 0);
        Q    : out STD_LOGIC
    );
end entity;

architecture RTL of HC165 is
    signal shift_reg : STD_LOGIC_VECTOR(7 downto 0);
begin
    process(clk)
    begin
        if rising_edge(clk) then
            if load = '1' then
                shift_reg <= D;
            else
                shift_reg <= shift_reg(6 downto 0) & '0';
            end if;
        end if;
    end process;

    Q <= shift_reg(7);
end architecture;
```

### HC595 ‚Äì Serial-In, Parallel-Out Shift Register

```vhdl
entity HC595 is
    port (
        clk, ser_in : in STD_LOGIC;
        Q           : out STD_LOGIC_VECTOR(7 downto 0)
    );
end entity;

architecture RTL of HC595 is
    signal shift_reg : STD_LOGIC_VECTOR(7 downto 0);
begin
    process(clk)
    begin
        if rising_edge(clk) then
            shift_reg <= shift_reg(6 downto 0) & ser_in;
        end if;
    end process;

    Q <= shift_reg;
end architecture;
```

---

## **6Ô∏è‚É£ Multiplexers**

### HC157 ‚Äì Quad 2-to-1 Multiplexer

```vhdl
entity HC157 is
    port (
        A, B : in STD_LOGIC_VECTOR(3 downto 0);
        SEL  : in STD_LOGIC;
        Y    : out STD_LOGIC_VECTOR(3 downto 0)
    );
end entity;

architecture RTL of HC157 is
begin
    Y <= A when SEL = '0' else B;
end architecture;
```

### HC153 ‚Äì Dual 4-to-1 Multiplexer

```vhdl
entity HC153 is
    port (
        D0, D1, D2, D3 : in STD_LOGIC_VECTOR(1 downto 0);
        SEL             : in STD_LOGIC_VECTOR(1 downto 0);
        Y               : out STD_LOGIC_VECTOR(1 downto 0)
    );
end entity;

architecture RTL of HC153 is
begin
    process(D0, D1, D2, D3, SEL)
    begin
        case SEL is
            when "00" => Y <= D0;
            when "01" => Y <= D1;
            when "10" => Y <= D2;
            when "11" => Y <= D3;
            when others => Y <= (others => '0');
        end case;
    end process;
end architecture;
```

---

‚úÖ **Library Summary**

* Covers ~30+ commonly used 74HC chips.
* Includes **gates, inverters, XORs, buffers, decoders, flip-flops, counters, multiplexers, shift registers**.
* Fully **ready-to-instantiate** in FPGA or ASIC projects.
* Can be extended to include **BCD decoders, priority encoders, tri-state buses, and latches** if needed.

---

# **74HC Chip Combo Cheat Sheet**

---

## **1Ô∏è‚É£ Basic Combinational Logic**

| HDL Pattern    | Chip Combination / Wiring                                             |
| -------------- | --------------------------------------------------------------------- |
| AND gate       | HC08 (2-input AND) per gate; for 4-input AND, HC21 (dual 4-input AND) |
| OR gate        | HC32 (2-input OR) per gate                                            |
| NAND gate      | HC00 (2-input NAND) per gate; HC40 (dual 4-input NAND) for 4-input    |
| NOR gate       | HC02 (2-input NOR) per gate                                           |
| XOR gate       | HC86 (2-input XOR) per gate                                           |
| NOT / Inverter | HC04 (1-input inverter per gate)                                      |

**Notes:** Chain gates to implement multi-level logic.

---

## **2Ô∏è‚É£ Multiplexers / Demuxes**

| HDL Pattern      | Chip Combination / Wiring                                        |
| ---------------- | ---------------------------------------------------------------- |
| 2-to-1 MUX       | HC157 (quad 2-input MUX) per 4-bit bus; wire SEL to select line  |
| 4-to-1 MUX       | HC153 (dual 4-input MUX) per 2-bit bus; SEL as 2-bit input       |
| 3-to-8 Decoder   | HC138; input = 3-bit address, output = 8 lines                   |
| 4-to-16 Decoder  | HC154; input = 4-bit address, output = 16 lines                  |
| BCD to 7-Segment | HC4511; connect 4-bit BCD input, outputs drive 7-segment display |

---

## **3Ô∏è‚É£ Sequential Logic**

| HDL Pattern     | Chip Combination / Wiring                                                        |
| --------------- | -------------------------------------------------------------------------------- |
| D Flip-Flop     | HC74; one flip-flop per bit; CLK = system clock, RST optional                    |
| JK Flip-Flop    | HC112; wire J/K inputs according to HDL next-state logic                         |
| T Flip-Flop     | HC74 D flip-flop + XOR for toggle logic                                          |
| Registers       | HC74; group multiple flip-flops for multi-bit registers                          |
| Counters        | HC90 (mod-10) for decimal counters; or HC74 + AND/NAND logic for binary counters |
| Shift Registers | HC595 for serial-in / parallel-out; HC165 for parallel-in / serial-out           |

**Notes:** Combine multiple ICs for wider registers/counters.

---

## **4Ô∏è‚É£ Bus / Tri-state Logic**

| HDL Pattern       | Chip Combination / Wiring                                            |
| ----------------- | -------------------------------------------------------------------- |
| Tri-state buffer  | HC125; connect input ‚Üí buffer ‚Üí output; OE = control signal          |
| Bidirectional bus | HC243; connect A/B lines, direction pin = bus direction, OE = enable |

**Notes:** Use multiple chips for wider buses (e.g., 8-bit, 16-bit).

---

## **5Ô∏è‚É£ Finite State Machines (FSMs)**

| HDL Pattern      | Chip Combination / Wiring                                                     |
| ---------------- | ----------------------------------------------------------------------------- |
| State Registers  | HC74 D flip-flops; one per bit of state                                       |
| Next-State Logic | Combine HC00/HC08/HC32/HC86 gates according to state transition table         |
| Output Logic     | Same gates as next-state logic; combinational outputs based on state + inputs |

**Notes:**

* Each flip-flop stores one bit of state.
* Logic gates compute transitions and outputs.

---

## **6Ô∏è‚É£ ALU / Arithmetic**

| HDL Pattern | Chip Combination / Wiring                                              |
| ----------- | ---------------------------------------------------------------------- |
| 1-bit Adder | XOR (HC86) for sum, AND (HC08) for carry, OR (HC32) to combine carries |
| N-bit Adder | Chain 1-bit adders; propagate carry                                    |
| Subtractor  | XOR + AND/OR/NAND to implement 2‚Äôs complement subtraction              |
| Comparator  | AND/OR/XOR logic per bit; combine to detect greater/equal/less         |

**Notes:** Use multiple gates per bit for multi-bit ALU; 4-bit is practical, 8+ bits get bulky.

---

## **7Ô∏è‚É£ Memory / Storage**

| HDL Pattern           | Chip Combination / Wiring                                            |
| --------------------- | -------------------------------------------------------------------- |
| Register              | HC74 D flip-flops; one per bit                                       |
| Shift Register        | HC595 (serial-in / parallel-out) or HC165 (parallel-in / serial-out) |
| Small RAM (1‚Äì2 words) | HC74 flip-flops wired with decode logic (HC138)                      |
| Large RAM             | Impractical with 74HC ICs; use real memory ICs or FPGA               |

---

## **8Ô∏è‚É£ Quick Reference Wiring Rules**

1. **Bit-width expansion:** Use one IC per bit (e.g., 8-bit register = 8 flip-flops or HC74).
2. **Tri-state buses:** Combine HC125/HC243 per byte of bus; OE controls enabling.
3. **Counters / ALUs:** Combine multiple small gates (HC00, HC08, HC32, HC86) according to HDL formulas.
4. **FSM:**

   * Flip-flops = state memory
   * Gates = next-state + output logic
   * Inputs = external signals
5. **Shift Registers:** Daisy-chain for longer bit-widths.

---

‚úÖ **Result:** Using this cheat sheet, you can **take any HDL design and translate it into a discrete 74HC-based implementation**, at least for small- to medium-scale systems.

