Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o U:/My Documents/ECE 3710/Processor with control/XMenCPU/Test_CPU_isim_beh.exe -prj U:/My Documents/ECE 3710/Processor with control/XMenCPU/Test_CPU_beh.prj work.Test_CPU work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "U:/My Documents/ECE 3710/Processor with control/XMenCPU/signextend.v" into library work
Analyzing Verilog file "U:/My Documents/ECE 3710/Processor with control/XMenCPU/RegFile.v" into library work
Analyzing Verilog file "U:/My Documents/ECE 3710/Processor with control/XMenCPU/ProgramCounter.v" into library work
Analyzing Verilog file "U:/My Documents/ECE 3710/Processor with control/XMenCPU/memory.v" into library work
Analyzing Verilog file "U:/My Documents/ECE 3710/Processor with control/XMenCPU/Buffer.v" into library work
Analyzing Verilog file "U:/My Documents/ECE 3710/Processor with control/XMenCPU/ALU_Module.v" into library work
Analyzing Verilog file "U:/My Documents/ECE 3710/Processor with control/XMenCPU/FSM_Control.v" into library work
Analyzing Verilog file "U:/My Documents/ECE 3710/Processor with control/XMenCPU/Combo.v" into library work
Analyzing Verilog file "U:/My Documents/ECE 3710/Processor with control/XMenCPU/CPU.v" into library work
Analyzing Verilog file "U:/My Documents/ECE 3710/Processor with control/XMenCPU/Test_CPU.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module memory
Compiling module TriBuff
Compiling module Register
Compiling module Flag_Register
Compiling module RegFile
Compiling module Buffer
Compiling module ALU_Module
Compiling module signextend
Compiling module ProgramCounter
Compiling module Combo
Compiling module FSM_Control
Compiling module CPU
Compiling module Test_CPU
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 14 Verilog Units
Built simulation executable U:/My Documents/ECE 3710/Processor with control/XMenCPU/Test_CPU_isim_beh.exe
Fuse Memory Usage: 31220 KB
Fuse CPU Usage: 982 ms
