ARM GAS  C:\Users\CL\AppData\Local\Temp\ccT2A5ye.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 4
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"system_stm32l4xx.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.SystemInit,"ax",%progbits
  20              		.align	1
  21              		.global	SystemInit
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	SystemInit:
  27              	.LFB288:
  28              		.file 1 "Core/Src/system_stm32l4xx.c"
   1:Core/Src/system_stm32l4xx.c **** /**
   2:Core/Src/system_stm32l4xx.c ****   ******************************************************************************
   3:Core/Src/system_stm32l4xx.c ****   * @file    system_stm32l4xx.c
   4:Core/Src/system_stm32l4xx.c ****   * @author  MCD Application Team
   5:Core/Src/system_stm32l4xx.c ****   * @brief   CMSIS Cortex-M4 Device Peripheral Access Layer System Source File
   6:Core/Src/system_stm32l4xx.c ****   *
   7:Core/Src/system_stm32l4xx.c ****   *   This file provides two functions and one global variable to be called from
   8:Core/Src/system_stm32l4xx.c ****   *   user application:
   9:Core/Src/system_stm32l4xx.c ****   *      - SystemInit(): This function is called at startup just after reset and
  10:Core/Src/system_stm32l4xx.c ****   *                      before branch to main program. This call is made inside
  11:Core/Src/system_stm32l4xx.c ****   *                      the "startup_stm32l4xx.s" file.
  12:Core/Src/system_stm32l4xx.c ****   *
  13:Core/Src/system_stm32l4xx.c ****   *      - SystemCoreClock variable: Contains the core clock (HCLK), it can be used
  14:Core/Src/system_stm32l4xx.c ****   *                                  by the user application to setup the SysTick
  15:Core/Src/system_stm32l4xx.c ****   *                                  timer or configure other parameters.
  16:Core/Src/system_stm32l4xx.c ****   *
  17:Core/Src/system_stm32l4xx.c ****   *      - SystemCoreClockUpdate(): Updates the variable SystemCoreClock and must
  18:Core/Src/system_stm32l4xx.c ****   *                                 be called whenever the core clock is changed
  19:Core/Src/system_stm32l4xx.c ****   *                                 during program execution.
  20:Core/Src/system_stm32l4xx.c ****   *
  21:Core/Src/system_stm32l4xx.c ****   *   After each device reset the MSI (4 MHz) is used as system clock source.
  22:Core/Src/system_stm32l4xx.c ****   *   Then SystemInit() function is called, in "startup_stm32l4xx.s" file, to
  23:Core/Src/system_stm32l4xx.c ****   *   configure the system clock before to branch to main program.
  24:Core/Src/system_stm32l4xx.c ****   *
  25:Core/Src/system_stm32l4xx.c ****   *   This file configures the system clock as follows:
  26:Core/Src/system_stm32l4xx.c ****   *=============================================================================
  27:Core/Src/system_stm32l4xx.c ****   *-----------------------------------------------------------------------------
  28:Core/Src/system_stm32l4xx.c ****   *        System Clock source                    | MSI
  29:Core/Src/system_stm32l4xx.c ****   *-----------------------------------------------------------------------------
  30:Core/Src/system_stm32l4xx.c ****   *        SYSCLK(Hz)                             | 4000000
ARM GAS  C:\Users\CL\AppData\Local\Temp\ccT2A5ye.s 			page 2


  31:Core/Src/system_stm32l4xx.c ****   *-----------------------------------------------------------------------------
  32:Core/Src/system_stm32l4xx.c ****   *        HCLK(Hz)                               | 4000000
  33:Core/Src/system_stm32l4xx.c ****   *-----------------------------------------------------------------------------
  34:Core/Src/system_stm32l4xx.c ****   *        AHB Prescaler                          | 1
  35:Core/Src/system_stm32l4xx.c ****   *-----------------------------------------------------------------------------
  36:Core/Src/system_stm32l4xx.c ****   *        APB1 Prescaler                         | 1
  37:Core/Src/system_stm32l4xx.c ****   *-----------------------------------------------------------------------------
  38:Core/Src/system_stm32l4xx.c ****   *        APB2 Prescaler                         | 1
  39:Core/Src/system_stm32l4xx.c ****   *-----------------------------------------------------------------------------
  40:Core/Src/system_stm32l4xx.c ****   *        PLL_M                                  | 1
  41:Core/Src/system_stm32l4xx.c ****   *-----------------------------------------------------------------------------
  42:Core/Src/system_stm32l4xx.c ****   *        PLL_N                                  | 8
  43:Core/Src/system_stm32l4xx.c ****   *-----------------------------------------------------------------------------
  44:Core/Src/system_stm32l4xx.c ****   *        PLL_P                                  | 7
  45:Core/Src/system_stm32l4xx.c ****   *-----------------------------------------------------------------------------
  46:Core/Src/system_stm32l4xx.c ****   *        PLL_Q                                  | 2
  47:Core/Src/system_stm32l4xx.c ****   *-----------------------------------------------------------------------------
  48:Core/Src/system_stm32l4xx.c ****   *        PLL_R                                  | 2
  49:Core/Src/system_stm32l4xx.c ****   *-----------------------------------------------------------------------------
  50:Core/Src/system_stm32l4xx.c ****   *        PLLSAI1_P                              | NA
  51:Core/Src/system_stm32l4xx.c ****   *-----------------------------------------------------------------------------
  52:Core/Src/system_stm32l4xx.c ****   *        PLLSAI1_Q                              | NA
  53:Core/Src/system_stm32l4xx.c ****   *-----------------------------------------------------------------------------
  54:Core/Src/system_stm32l4xx.c ****   *        PLLSAI1_R                              | NA
  55:Core/Src/system_stm32l4xx.c ****   *-----------------------------------------------------------------------------
  56:Core/Src/system_stm32l4xx.c ****   *        PLLSAI2_P                              | NA
  57:Core/Src/system_stm32l4xx.c ****   *-----------------------------------------------------------------------------
  58:Core/Src/system_stm32l4xx.c ****   *        PLLSAI2_Q                              | NA
  59:Core/Src/system_stm32l4xx.c ****   *-----------------------------------------------------------------------------
  60:Core/Src/system_stm32l4xx.c ****   *        PLLSAI2_R                              | NA
  61:Core/Src/system_stm32l4xx.c ****   *-----------------------------------------------------------------------------
  62:Core/Src/system_stm32l4xx.c ****   *        Require 48MHz for USB OTG FS,          | Disabled
  63:Core/Src/system_stm32l4xx.c ****   *        SDIO and RNG clock                     |
  64:Core/Src/system_stm32l4xx.c ****   *-----------------------------------------------------------------------------
  65:Core/Src/system_stm32l4xx.c ****   *=============================================================================
  66:Core/Src/system_stm32l4xx.c ****   ******************************************************************************
  67:Core/Src/system_stm32l4xx.c ****   * @attention
  68:Core/Src/system_stm32l4xx.c ****   *
  69:Core/Src/system_stm32l4xx.c ****   * Copyright (c) 2017 STMicroelectronics.
  70:Core/Src/system_stm32l4xx.c ****   * All rights reserved.
  71:Core/Src/system_stm32l4xx.c ****   *
  72:Core/Src/system_stm32l4xx.c ****   * This software is licensed under terms that can be found in the LICENSE file
  73:Core/Src/system_stm32l4xx.c ****   * in the root directory of this software component.
  74:Core/Src/system_stm32l4xx.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  75:Core/Src/system_stm32l4xx.c ****   *
  76:Core/Src/system_stm32l4xx.c ****   ******************************************************************************
  77:Core/Src/system_stm32l4xx.c ****   */
  78:Core/Src/system_stm32l4xx.c **** 
  79:Core/Src/system_stm32l4xx.c **** /** @addtogroup CMSIS
  80:Core/Src/system_stm32l4xx.c ****   * @{
  81:Core/Src/system_stm32l4xx.c ****   */
  82:Core/Src/system_stm32l4xx.c **** 
  83:Core/Src/system_stm32l4xx.c **** /** @addtogroup stm32l4xx_system
  84:Core/Src/system_stm32l4xx.c ****   * @{
  85:Core/Src/system_stm32l4xx.c ****   */
  86:Core/Src/system_stm32l4xx.c **** 
  87:Core/Src/system_stm32l4xx.c **** /** @addtogroup STM32L4xx_System_Private_Includes
ARM GAS  C:\Users\CL\AppData\Local\Temp\ccT2A5ye.s 			page 3


  88:Core/Src/system_stm32l4xx.c ****   * @{
  89:Core/Src/system_stm32l4xx.c ****   */
  90:Core/Src/system_stm32l4xx.c **** 
  91:Core/Src/system_stm32l4xx.c **** #include "stm32l4xx.h"
  92:Core/Src/system_stm32l4xx.c **** 
  93:Core/Src/system_stm32l4xx.c **** /**
  94:Core/Src/system_stm32l4xx.c ****   * @}
  95:Core/Src/system_stm32l4xx.c ****   */
  96:Core/Src/system_stm32l4xx.c **** 
  97:Core/Src/system_stm32l4xx.c **** /** @addtogroup STM32L4xx_System_Private_TypesDefinitions
  98:Core/Src/system_stm32l4xx.c ****   * @{
  99:Core/Src/system_stm32l4xx.c ****   */
 100:Core/Src/system_stm32l4xx.c **** 
 101:Core/Src/system_stm32l4xx.c **** /**
 102:Core/Src/system_stm32l4xx.c ****   * @}
 103:Core/Src/system_stm32l4xx.c ****   */
 104:Core/Src/system_stm32l4xx.c **** 
 105:Core/Src/system_stm32l4xx.c **** /** @addtogroup STM32L4xx_System_Private_Defines
 106:Core/Src/system_stm32l4xx.c ****   * @{
 107:Core/Src/system_stm32l4xx.c ****   */
 108:Core/Src/system_stm32l4xx.c **** 
 109:Core/Src/system_stm32l4xx.c **** #if !defined  (HSE_VALUE)
 110:Core/Src/system_stm32l4xx.c ****   #define HSE_VALUE    8000000U  /*!< Value of the External oscillator in Hz */
 111:Core/Src/system_stm32l4xx.c **** #endif /* HSE_VALUE */
 112:Core/Src/system_stm32l4xx.c **** 
 113:Core/Src/system_stm32l4xx.c **** #if !defined  (MSI_VALUE)
 114:Core/Src/system_stm32l4xx.c ****   #define MSI_VALUE    4000000U  /*!< Value of the Internal oscillator in Hz*/
 115:Core/Src/system_stm32l4xx.c **** #endif /* MSI_VALUE */
 116:Core/Src/system_stm32l4xx.c **** 
 117:Core/Src/system_stm32l4xx.c **** #if !defined  (HSI_VALUE)
 118:Core/Src/system_stm32l4xx.c ****   #define HSI_VALUE    16000000U /*!< Value of the Internal oscillator in Hz*/
 119:Core/Src/system_stm32l4xx.c **** #endif /* HSI_VALUE */
 120:Core/Src/system_stm32l4xx.c **** 
 121:Core/Src/system_stm32l4xx.c **** /* Note: Following vector table addresses must be defined in line with linker
 122:Core/Src/system_stm32l4xx.c ****          configuration. */
 123:Core/Src/system_stm32l4xx.c **** /*!< Uncomment the following line if you need to relocate the vector table
 124:Core/Src/system_stm32l4xx.c ****      anywhere in Flash or Sram, else the vector table is kept at the automatic
 125:Core/Src/system_stm32l4xx.c ****      remap of boot address selected */
 126:Core/Src/system_stm32l4xx.c **** /* #define USER_VECT_TAB_ADDRESS */
 127:Core/Src/system_stm32l4xx.c **** 
 128:Core/Src/system_stm32l4xx.c **** #if defined(USER_VECT_TAB_ADDRESS)
 129:Core/Src/system_stm32l4xx.c **** /*!< Uncomment the following line if you need to relocate your vector Table
 130:Core/Src/system_stm32l4xx.c ****      in Sram else user remap will be done in Flash. */
 131:Core/Src/system_stm32l4xx.c **** /* #define VECT_TAB_SRAM */
 132:Core/Src/system_stm32l4xx.c **** 
 133:Core/Src/system_stm32l4xx.c **** #if defined(VECT_TAB_SRAM)
 134:Core/Src/system_stm32l4xx.c **** #define VECT_TAB_BASE_ADDRESS   SRAM1_BASE      /*!< Vector Table base address field.
 135:Core/Src/system_stm32l4xx.c ****                                                      This value must be a multiple of 0x200. */
 136:Core/Src/system_stm32l4xx.c **** #define VECT_TAB_OFFSET         0x00000000U     /*!< Vector Table base offset field.
 137:Core/Src/system_stm32l4xx.c ****                                                      This value must be a multiple of 0x200. */
 138:Core/Src/system_stm32l4xx.c **** #else
 139:Core/Src/system_stm32l4xx.c **** #define VECT_TAB_BASE_ADDRESS   FLASH_BASE      /*!< Vector Table base address field.
 140:Core/Src/system_stm32l4xx.c ****                                                      This value must be a multiple of 0x200. */
 141:Core/Src/system_stm32l4xx.c **** #define VECT_TAB_OFFSET         0x00000000U     /*!< Vector Table base offset field.
 142:Core/Src/system_stm32l4xx.c ****                                                      This value must be a multiple of 0x200. */
 143:Core/Src/system_stm32l4xx.c **** #endif /* VECT_TAB_SRAM */
 144:Core/Src/system_stm32l4xx.c **** #endif /* USER_VECT_TAB_ADDRESS */
ARM GAS  C:\Users\CL\AppData\Local\Temp\ccT2A5ye.s 			page 4


 145:Core/Src/system_stm32l4xx.c **** 
 146:Core/Src/system_stm32l4xx.c **** /******************************************************************************/
 147:Core/Src/system_stm32l4xx.c **** /**
 148:Core/Src/system_stm32l4xx.c ****   * @}
 149:Core/Src/system_stm32l4xx.c ****   */
 150:Core/Src/system_stm32l4xx.c **** 
 151:Core/Src/system_stm32l4xx.c **** /** @addtogroup STM32L4xx_System_Private_Macros
 152:Core/Src/system_stm32l4xx.c ****   * @{
 153:Core/Src/system_stm32l4xx.c ****   */
 154:Core/Src/system_stm32l4xx.c **** 
 155:Core/Src/system_stm32l4xx.c **** /**
 156:Core/Src/system_stm32l4xx.c ****   * @}
 157:Core/Src/system_stm32l4xx.c ****   */
 158:Core/Src/system_stm32l4xx.c **** 
 159:Core/Src/system_stm32l4xx.c **** /** @addtogroup STM32L4xx_System_Private_Variables
 160:Core/Src/system_stm32l4xx.c ****   * @{
 161:Core/Src/system_stm32l4xx.c ****   */
 162:Core/Src/system_stm32l4xx.c ****   /* The SystemCoreClock variable is updated in three ways:
 163:Core/Src/system_stm32l4xx.c ****       1) by calling CMSIS function SystemCoreClockUpdate()
 164:Core/Src/system_stm32l4xx.c ****       2) by calling HAL API function HAL_RCC_GetHCLKFreq()
 165:Core/Src/system_stm32l4xx.c ****       3) each time HAL_RCC_ClockConfig() is called to configure the system clock frequency
 166:Core/Src/system_stm32l4xx.c ****          Note: If you use this function to configure the system clock; then there
 167:Core/Src/system_stm32l4xx.c ****                is no need to call the 2 first functions listed above, since SystemCoreClock
 168:Core/Src/system_stm32l4xx.c ****                variable is updated automatically.
 169:Core/Src/system_stm32l4xx.c ****   */
 170:Core/Src/system_stm32l4xx.c ****   uint32_t SystemCoreClock = 4000000U;
 171:Core/Src/system_stm32l4xx.c **** 
 172:Core/Src/system_stm32l4xx.c ****   const uint8_t  AHBPrescTable[16] = {0U, 0U, 0U, 0U, 0U, 0U, 0U, 0U, 1U, 2U, 3U, 4U, 6U, 7U, 8U, 9
 173:Core/Src/system_stm32l4xx.c ****   const uint8_t  APBPrescTable[8] =  {0U, 0U, 0U, 0U, 1U, 2U, 3U, 4U};
 174:Core/Src/system_stm32l4xx.c ****   const uint32_t MSIRangeTable[12] = {100000U,   200000U,   400000U,   800000U,  1000000U,  2000000
 175:Core/Src/system_stm32l4xx.c ****                                       4000000U, 8000000U, 16000000U, 24000000U, 32000000U, 48000000
 176:Core/Src/system_stm32l4xx.c **** /**
 177:Core/Src/system_stm32l4xx.c ****   * @}
 178:Core/Src/system_stm32l4xx.c ****   */
 179:Core/Src/system_stm32l4xx.c **** 
 180:Core/Src/system_stm32l4xx.c **** /** @addtogroup STM32L4xx_System_Private_FunctionPrototypes
 181:Core/Src/system_stm32l4xx.c ****   * @{
 182:Core/Src/system_stm32l4xx.c ****   */
 183:Core/Src/system_stm32l4xx.c **** 
 184:Core/Src/system_stm32l4xx.c **** /**
 185:Core/Src/system_stm32l4xx.c ****   * @}
 186:Core/Src/system_stm32l4xx.c ****   */
 187:Core/Src/system_stm32l4xx.c **** 
 188:Core/Src/system_stm32l4xx.c **** /** @addtogroup STM32L4xx_System_Private_Functions
 189:Core/Src/system_stm32l4xx.c ****   * @{
 190:Core/Src/system_stm32l4xx.c ****   */
 191:Core/Src/system_stm32l4xx.c **** 
 192:Core/Src/system_stm32l4xx.c **** /**
 193:Core/Src/system_stm32l4xx.c ****   * @brief  Setup the microcontroller system.
 194:Core/Src/system_stm32l4xx.c ****   * @retval None
 195:Core/Src/system_stm32l4xx.c ****   */
 196:Core/Src/system_stm32l4xx.c **** 
 197:Core/Src/system_stm32l4xx.c **** void SystemInit(void)
 198:Core/Src/system_stm32l4xx.c **** {
  29              		.loc 1 198 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
ARM GAS  C:\Users\CL\AppData\Local\Temp\ccT2A5ye.s 			page 5


  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
 199:Core/Src/system_stm32l4xx.c **** #if defined(USER_VECT_TAB_ADDRESS)
 200:Core/Src/system_stm32l4xx.c ****   /* Configure the Vector Table location -------------------------------------*/
 201:Core/Src/system_stm32l4xx.c ****   SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
 202:Core/Src/system_stm32l4xx.c **** #endif
 203:Core/Src/system_stm32l4xx.c **** 
 204:Core/Src/system_stm32l4xx.c ****   /* FPU settings ------------------------------------------------------------*/
 205:Core/Src/system_stm32l4xx.c **** #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
 206:Core/Src/system_stm32l4xx.c ****   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
  34              		.loc 1 206 3 view .LVU1
  35              		.loc 1 206 14 is_stmt 0 view .LVU2
  36 0000 034A     		ldr	r2, .L2
  37 0002 D2F88830 		ldr	r3, [r2, #136]
  38 0006 43F47003 		orr	r3, r3, #15728640
  39 000a C2F88830 		str	r3, [r2, #136]
 207:Core/Src/system_stm32l4xx.c **** #endif
 208:Core/Src/system_stm32l4xx.c **** }
  40              		.loc 1 208 1 view .LVU3
  41 000e 7047     		bx	lr
  42              	.L3:
  43              		.align	2
  44              	.L2:
  45 0010 00ED00E0 		.word	-536810240
  46              		.cfi_endproc
  47              	.LFE288:
  49              		.section	.text.SystemCoreClockUpdate,"ax",%progbits
  50              		.align	1
  51              		.global	SystemCoreClockUpdate
  52              		.syntax unified
  53              		.thumb
  54              		.thumb_func
  56              	SystemCoreClockUpdate:
  57              	.LFB289:
 209:Core/Src/system_stm32l4xx.c **** 
 210:Core/Src/system_stm32l4xx.c **** /**
 211:Core/Src/system_stm32l4xx.c ****   * @brief  Update SystemCoreClock variable according to Clock Register Values.
 212:Core/Src/system_stm32l4xx.c ****   *         The SystemCoreClock variable contains the core clock (HCLK), it can
 213:Core/Src/system_stm32l4xx.c ****   *         be used by the user application to setup the SysTick timer or configure
 214:Core/Src/system_stm32l4xx.c ****   *         other parameters.
 215:Core/Src/system_stm32l4xx.c ****   *
 216:Core/Src/system_stm32l4xx.c ****   * @note   Each time the core clock (HCLK) changes, this function must be called
 217:Core/Src/system_stm32l4xx.c ****   *         to update SystemCoreClock variable value. Otherwise, any configuration
 218:Core/Src/system_stm32l4xx.c ****   *         based on this variable will be incorrect.
 219:Core/Src/system_stm32l4xx.c ****   *
 220:Core/Src/system_stm32l4xx.c ****   * @note   - The system frequency computed by this function is not the real
 221:Core/Src/system_stm32l4xx.c ****   *           frequency in the chip. It is calculated based on the predefined
 222:Core/Src/system_stm32l4xx.c ****   *           constant and the selected clock source:
 223:Core/Src/system_stm32l4xx.c ****   *
 224:Core/Src/system_stm32l4xx.c ****   *           - If SYSCLK source is MSI, SystemCoreClock will contain the MSI_VALUE(*)
 225:Core/Src/system_stm32l4xx.c ****   *
 226:Core/Src/system_stm32l4xx.c ****   *           - If SYSCLK source is HSI, SystemCoreClock will contain the HSI_VALUE(**)
 227:Core/Src/system_stm32l4xx.c ****   *
 228:Core/Src/system_stm32l4xx.c ****   *           - If SYSCLK source is HSE, SystemCoreClock will contain the HSE_VALUE(***)
 229:Core/Src/system_stm32l4xx.c ****   *
 230:Core/Src/system_stm32l4xx.c ****   *           - If SYSCLK source is PLL, SystemCoreClock will contain the HSE_VALUE(***)
 231:Core/Src/system_stm32l4xx.c ****   *             or HSI_VALUE(*) or MSI_VALUE(*) multiplied/divided by the PLL factors.
ARM GAS  C:\Users\CL\AppData\Local\Temp\ccT2A5ye.s 			page 6


 232:Core/Src/system_stm32l4xx.c ****   *
 233:Core/Src/system_stm32l4xx.c ****   *         (*) MSI_VALUE is a constant defined in stm32l4xx_hal.h file (default value
 234:Core/Src/system_stm32l4xx.c ****   *             4 MHz) but the real value may vary depending on the variations
 235:Core/Src/system_stm32l4xx.c ****   *             in voltage and temperature.
 236:Core/Src/system_stm32l4xx.c ****   *
 237:Core/Src/system_stm32l4xx.c ****   *         (**) HSI_VALUE is a constant defined in stm32l4xx_hal.h file (default value
 238:Core/Src/system_stm32l4xx.c ****   *              16 MHz) but the real value may vary depending on the variations
 239:Core/Src/system_stm32l4xx.c ****   *              in voltage and temperature.
 240:Core/Src/system_stm32l4xx.c ****   *
 241:Core/Src/system_stm32l4xx.c ****   *         (***) HSE_VALUE is a constant defined in stm32l4xx_hal.h file (default value
 242:Core/Src/system_stm32l4xx.c ****   *              8 MHz), user has to ensure that HSE_VALUE is same as the real
 243:Core/Src/system_stm32l4xx.c ****   *              frequency of the crystal used. Otherwise, this function may
 244:Core/Src/system_stm32l4xx.c ****   *              have wrong result.
 245:Core/Src/system_stm32l4xx.c ****   *
 246:Core/Src/system_stm32l4xx.c ****   *         - The result of this function could be not correct when using fractional
 247:Core/Src/system_stm32l4xx.c ****   *           value for HSE crystal.
 248:Core/Src/system_stm32l4xx.c ****   *
 249:Core/Src/system_stm32l4xx.c ****   * @retval None
 250:Core/Src/system_stm32l4xx.c ****   */
 251:Core/Src/system_stm32l4xx.c **** void SystemCoreClockUpdate(void)
 252:Core/Src/system_stm32l4xx.c **** {
  58              		.loc 1 252 1 is_stmt 1 view -0
  59              		.cfi_startproc
  60              		@ args = 0, pretend = 0, frame = 0
  61              		@ frame_needed = 0, uses_anonymous_args = 0
 253:Core/Src/system_stm32l4xx.c ****   uint32_t tmp, msirange, pllvco, pllsource, pllm, pllr;
  62              		.loc 1 253 3 view .LVU5
 254:Core/Src/system_stm32l4xx.c **** 
 255:Core/Src/system_stm32l4xx.c ****   /* Get MSI Range frequency--------------------------------------------------*/
 256:Core/Src/system_stm32l4xx.c ****   if ((RCC->CR & RCC_CR_MSIRGSEL) == 0U)
  63              		.loc 1 256 3 view .LVU6
  64              		.loc 1 256 11 is_stmt 0 view .LVU7
  65 0000 234A     		ldr	r2, .L18
 257:Core/Src/system_stm32l4xx.c ****   { /* MSISRANGE from RCC_CSR applies */
 258:Core/Src/system_stm32l4xx.c ****     msirange = (RCC->CSR & RCC_CSR_MSISRANGE) >> 8U;
 259:Core/Src/system_stm32l4xx.c ****   }
 260:Core/Src/system_stm32l4xx.c ****   else
 261:Core/Src/system_stm32l4xx.c ****   { /* MSIRANGE from RCC_CR applies */
 262:Core/Src/system_stm32l4xx.c ****     msirange = (RCC->CR & RCC_CR_MSIRANGE) >> 4U;
 263:Core/Src/system_stm32l4xx.c ****   }
 264:Core/Src/system_stm32l4xx.c ****   /*MSI frequency range in HZ*/
 265:Core/Src/system_stm32l4xx.c ****   msirange = MSIRangeTable[msirange];
  66              		.loc 1 265 12 view .LVU8
  67 0002 2449     		ldr	r1, .L18+4
 256:Core/Src/system_stm32l4xx.c ****   { /* MSISRANGE from RCC_CSR applies */
  68              		.loc 1 256 11 view .LVU9
  69 0004 1368     		ldr	r3, [r2]
 256:Core/Src/system_stm32l4xx.c ****   { /* MSISRANGE from RCC_CSR applies */
  70              		.loc 1 256 6 view .LVU10
  71 0006 1B07     		lsls	r3, r3, #28
 258:Core/Src/system_stm32l4xx.c ****   }
  72              		.loc 1 258 5 is_stmt 1 view .LVU11
 258:Core/Src/system_stm32l4xx.c ****   }
  73              		.loc 1 258 20 is_stmt 0 view .LVU12
  74 0008 55BF     		itete	pl
  75 000a D2F89430 		ldrpl	r3, [r2, #148]
 262:Core/Src/system_stm32l4xx.c ****   }
ARM GAS  C:\Users\CL\AppData\Local\Temp\ccT2A5ye.s 			page 7


  76              		.loc 1 262 20 view .LVU13
  77 000e 1368     		ldrmi	r3, [r2]
 258:Core/Src/system_stm32l4xx.c ****   }
  78              		.loc 1 258 14 view .LVU14
  79 0010 C3F30323 		ubfxpl	r3, r3, #8, #4
 262:Core/Src/system_stm32l4xx.c ****   }
  80              		.loc 1 262 5 is_stmt 1 view .LVU15
 262:Core/Src/system_stm32l4xx.c ****   }
  81              		.loc 1 262 14 is_stmt 0 view .LVU16
  82 0014 C3F30313 		ubfxmi	r3, r3, #4, #4
  83              	.LVL0:
  84              		.loc 1 265 3 is_stmt 1 view .LVU17
 252:Core/Src/system_stm32l4xx.c ****   uint32_t tmp, msirange, pllvco, pllsource, pllm, pllr;
  85              		.loc 1 252 1 is_stmt 0 view .LVU18
  86 0018 10B5     		push	{r4, lr}
  87              	.LCFI0:
  88              		.cfi_def_cfa_offset 8
  89              		.cfi_offset 4, -8
  90              		.cfi_offset 14, -4
  91              		.loc 1 265 12 view .LVU19
  92 001a 51F82300 		ldr	r0, [r1, r3, lsl #2]
  93              	.LVL1:
 266:Core/Src/system_stm32l4xx.c **** 
 267:Core/Src/system_stm32l4xx.c ****   /* Get SYSCLK source -------------------------------------------------------*/
 268:Core/Src/system_stm32l4xx.c ****   switch (RCC->CFGR & RCC_CFGR_SWS)
  94              		.loc 1 268 3 is_stmt 1 view .LVU20
  95              		.loc 1 268 14 is_stmt 0 view .LVU21
  96 001e 9168     		ldr	r1, [r2, #8]
  97 0020 1D4C     		ldr	r4, .L18+8
  98              		.loc 1 268 21 view .LVU22
  99 0022 01F00C01 		and	r1, r1, #12
 100              		.loc 1 268 3 view .LVU23
 101 0026 0829     		cmp	r1, #8
 102 0028 0ED0     		beq	.L7
 103 002a 0C29     		cmp	r1, #12
 104 002c 0ED0     		beq	.L8
 105 002e 0429     		cmp	r1, #4
 106 0030 2CD1     		bne	.L9
 269:Core/Src/system_stm32l4xx.c ****   {
 270:Core/Src/system_stm32l4xx.c ****     case 0x00:  /* MSI used as system clock source */
 271:Core/Src/system_stm32l4xx.c ****       SystemCoreClock = msirange;
 272:Core/Src/system_stm32l4xx.c ****       break;
 273:Core/Src/system_stm32l4xx.c **** 
 274:Core/Src/system_stm32l4xx.c ****     case 0x04:  /* HSI used as system clock source */
 275:Core/Src/system_stm32l4xx.c ****       SystemCoreClock = HSI_VALUE;
 107              		.loc 1 275 7 is_stmt 1 view .LVU24
 108              		.loc 1 275 23 is_stmt 0 view .LVU25
 109 0032 1A4B     		ldr	r3, .L18+12
 110              	.LVL2:
 111              	.L17:
 276:Core/Src/system_stm32l4xx.c ****       break;
 277:Core/Src/system_stm32l4xx.c **** 
 278:Core/Src/system_stm32l4xx.c ****     case 0x08:  /* HSE used as system clock source */
 279:Core/Src/system_stm32l4xx.c ****       SystemCoreClock = HSE_VALUE;
 280:Core/Src/system_stm32l4xx.c ****       break;
 281:Core/Src/system_stm32l4xx.c **** 
 282:Core/Src/system_stm32l4xx.c ****     case 0x0C:  /* PLL used as system clock  source */
ARM GAS  C:\Users\CL\AppData\Local\Temp\ccT2A5ye.s 			page 8


 283:Core/Src/system_stm32l4xx.c ****       /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
 284:Core/Src/system_stm32l4xx.c ****          SYSCLK = PLL_VCO / PLLR
 285:Core/Src/system_stm32l4xx.c ****          */
 286:Core/Src/system_stm32l4xx.c ****       pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 287:Core/Src/system_stm32l4xx.c ****       pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> 4U) + 1U ;
 288:Core/Src/system_stm32l4xx.c **** 
 289:Core/Src/system_stm32l4xx.c ****       switch (pllsource)
 290:Core/Src/system_stm32l4xx.c ****       {
 291:Core/Src/system_stm32l4xx.c ****         case 0x02:  /* HSI used as PLL clock source */
 292:Core/Src/system_stm32l4xx.c ****           pllvco = (HSI_VALUE / pllm);
 293:Core/Src/system_stm32l4xx.c ****           break;
 294:Core/Src/system_stm32l4xx.c **** 
 295:Core/Src/system_stm32l4xx.c ****         case 0x03:  /* HSE used as PLL clock source */
 296:Core/Src/system_stm32l4xx.c ****           pllvco = (HSE_VALUE / pllm);
 297:Core/Src/system_stm32l4xx.c ****           break;
 298:Core/Src/system_stm32l4xx.c **** 
 299:Core/Src/system_stm32l4xx.c ****         default:    /* MSI used as PLL clock source */
 300:Core/Src/system_stm32l4xx.c ****           pllvco = (msirange / pllm);
 301:Core/Src/system_stm32l4xx.c ****           break;
 302:Core/Src/system_stm32l4xx.c ****       }
 303:Core/Src/system_stm32l4xx.c ****       pllvco = pllvco * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 8U);
 304:Core/Src/system_stm32l4xx.c ****       pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 25U) + 1U) * 2U;
 305:Core/Src/system_stm32l4xx.c ****       SystemCoreClock = pllvco/pllr;
 112              		.loc 1 305 23 view .LVU26
 113 0034 2360     		str	r3, [r4]
 306:Core/Src/system_stm32l4xx.c ****       break;
 114              		.loc 1 306 7 is_stmt 1 view .LVU27
 115              	.L10:
 307:Core/Src/system_stm32l4xx.c **** 
 308:Core/Src/system_stm32l4xx.c ****     default:
 309:Core/Src/system_stm32l4xx.c ****       SystemCoreClock = msirange;
 310:Core/Src/system_stm32l4xx.c ****       break;
 311:Core/Src/system_stm32l4xx.c ****   }
 312:Core/Src/system_stm32l4xx.c ****   /* Compute HCLK clock frequency --------------------------------------------*/
 313:Core/Src/system_stm32l4xx.c ****   /* Get HCLK prescaler */
 314:Core/Src/system_stm32l4xx.c ****   tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4U)];
 116              		.loc 1 314 3 view .LVU28
 117              		.loc 1 314 28 is_stmt 0 view .LVU29
 118 0036 9368     		ldr	r3, [r2, #8]
 119              	.LVL3:
 315:Core/Src/system_stm32l4xx.c ****   /* HCLK clock frequency */
 316:Core/Src/system_stm32l4xx.c ****   SystemCoreClock >>= tmp;
 120              		.loc 1 316 3 is_stmt 1 view .LVU30
 314:Core/Src/system_stm32l4xx.c ****   /* HCLK clock frequency */
 121              		.loc 1 314 7 is_stmt 0 view .LVU31
 122 0038 194A     		ldr	r2, .L18+16
 314:Core/Src/system_stm32l4xx.c ****   /* HCLK clock frequency */
 123              		.loc 1 314 52 view .LVU32
 124 003a C3F30313 		ubfx	r3, r3, #4, #4
 125              	.LVL4:
 314:Core/Src/system_stm32l4xx.c ****   /* HCLK clock frequency */
 126              		.loc 1 314 7 view .LVU33
 127 003e D25C     		ldrb	r2, [r2, r3]	@ zero_extendqisi2
 128              		.loc 1 316 19 view .LVU34
 129 0040 2368     		ldr	r3, [r4]
 130 0042 D340     		lsrs	r3, r3, r2
 131 0044 2360     		str	r3, [r4]
ARM GAS  C:\Users\CL\AppData\Local\Temp\ccT2A5ye.s 			page 9


 317:Core/Src/system_stm32l4xx.c **** }
 132              		.loc 1 317 1 view .LVU35
 133 0046 10BD     		pop	{r4, pc}
 134              	.LVL5:
 135              	.L7:
 279:Core/Src/system_stm32l4xx.c ****       break;
 136              		.loc 1 279 7 is_stmt 1 view .LVU36
 279:Core/Src/system_stm32l4xx.c ****       break;
 137              		.loc 1 279 23 is_stmt 0 view .LVU37
 138 0048 164B     		ldr	r3, .L18+20
 139 004a F3E7     		b	.L17
 140              	.L8:
 286:Core/Src/system_stm32l4xx.c ****       pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> 4U) + 1U ;
 141              		.loc 1 286 7 is_stmt 1 view .LVU38
 286:Core/Src/system_stm32l4xx.c ****       pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> 4U) + 1U ;
 142              		.loc 1 286 23 is_stmt 0 view .LVU39
 143 004c D168     		ldr	r1, [r2, #12]
 287:Core/Src/system_stm32l4xx.c **** 
 144              		.loc 1 287 19 view .LVU40
 145 004e D368     		ldr	r3, [r2, #12]
 286:Core/Src/system_stm32l4xx.c ****       pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> 4U) + 1U ;
 146              		.loc 1 286 17 view .LVU41
 147 0050 01F00301 		and	r1, r1, #3
 148              	.LVL6:
 287:Core/Src/system_stm32l4xx.c **** 
 149              		.loc 1 287 7 is_stmt 1 view .LVU42
 287:Core/Src/system_stm32l4xx.c **** 
 150              		.loc 1 287 49 is_stmt 0 view .LVU43
 151 0054 C3F30213 		ubfx	r3, r3, #4, #3
 152 0058 0229     		cmp	r1, #2
 287:Core/Src/system_stm32l4xx.c **** 
 153              		.loc 1 287 12 view .LVU44
 154 005a 03F10103 		add	r3, r3, #1
 155              	.LVL7:
 289:Core/Src/system_stm32l4xx.c ****       {
 156              		.loc 1 289 7 is_stmt 1 view .LVU45
 157 005e 04D0     		beq	.L11
 158 0060 0329     		cmp	r1, #3
 159 0062 11D0     		beq	.L12
 300:Core/Src/system_stm32l4xx.c ****           break;
 160              		.loc 1 300 11 view .LVU46
 300:Core/Src/system_stm32l4xx.c ****           break;
 161              		.loc 1 300 18 is_stmt 0 view .LVU47
 162 0064 B0FBF3F3 		udiv	r3, r0, r3
 163              	.LVL8:
 301:Core/Src/system_stm32l4xx.c ****       }
 164              		.loc 1 301 11 is_stmt 1 view .LVU48
 165 0068 02E0     		b	.L14
 166              	.LVL9:
 167              	.L11:
 292:Core/Src/system_stm32l4xx.c ****           break;
 168              		.loc 1 292 11 view .LVU49
 292:Core/Src/system_stm32l4xx.c ****           break;
 169              		.loc 1 292 18 is_stmt 0 view .LVU50
 170 006a 0C49     		ldr	r1, .L18+12
 171              	.LVL10:
 172              	.L16:
ARM GAS  C:\Users\CL\AppData\Local\Temp\ccT2A5ye.s 			page 10


 296:Core/Src/system_stm32l4xx.c ****           break;
 173              		.loc 1 296 18 view .LVU51
 174 006c B1FBF3F3 		udiv	r3, r1, r3
 175              	.LVL11:
 297:Core/Src/system_stm32l4xx.c **** 
 176              		.loc 1 297 11 is_stmt 1 view .LVU52
 177              	.L14:
 303:Core/Src/system_stm32l4xx.c ****       pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 25U) + 1U) * 2U;
 178              		.loc 1 303 7 view .LVU53
 303:Core/Src/system_stm32l4xx.c ****       pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 25U) + 1U) * 2U;
 179              		.loc 1 303 30 is_stmt 0 view .LVU54
 180 0070 D168     		ldr	r1, [r2, #12]
 181              	.LVL12:
 304:Core/Src/system_stm32l4xx.c ****       SystemCoreClock = pllvco/pllr;
 182              		.loc 1 304 7 is_stmt 1 view .LVU55
 304:Core/Src/system_stm32l4xx.c ****       SystemCoreClock = pllvco/pllr;
 183              		.loc 1 304 20 is_stmt 0 view .LVU56
 184 0072 D068     		ldr	r0, [r2, #12]
 185              	.LVL13:
 305:Core/Src/system_stm32l4xx.c ****       break;
 186              		.loc 1 305 7 is_stmt 1 view .LVU57
 303:Core/Src/system_stm32l4xx.c ****       pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 25U) + 1U) * 2U;
 187              		.loc 1 303 60 is_stmt 0 view .LVU58
 188 0074 C1F30621 		ubfx	r1, r1, #8, #7
 189              	.LVL14:
 303:Core/Src/system_stm32l4xx.c ****       pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 25U) + 1U) * 2U;
 190              		.loc 1 303 14 view .LVU59
 191 0078 4B43     		muls	r3, r1, r3
 304:Core/Src/system_stm32l4xx.c ****       SystemCoreClock = pllvco/pllr;
 192              		.loc 1 304 50 view .LVU60
 193 007a C0F34161 		ubfx	r1, r0, #25, #2
 304:Core/Src/system_stm32l4xx.c ****       SystemCoreClock = pllvco/pllr;
 194              		.loc 1 304 58 view .LVU61
 195 007e 0131     		adds	r1, r1, #1
 304:Core/Src/system_stm32l4xx.c ****       SystemCoreClock = pllvco/pllr;
 196              		.loc 1 304 12 view .LVU62
 197 0080 4900     		lsls	r1, r1, #1
 305:Core/Src/system_stm32l4xx.c ****       break;
 198              		.loc 1 305 31 view .LVU63
 199 0082 B3FBF1F3 		udiv	r3, r3, r1
 200 0086 D5E7     		b	.L17
 201              	.LVL15:
 202              	.L12:
 296:Core/Src/system_stm32l4xx.c ****           break;
 203              		.loc 1 296 11 is_stmt 1 view .LVU64
 296:Core/Src/system_stm32l4xx.c ****           break;
 204              		.loc 1 296 18 is_stmt 0 view .LVU65
 205 0088 0649     		ldr	r1, .L18+20
 206              	.LVL16:
 296:Core/Src/system_stm32l4xx.c ****           break;
 207              		.loc 1 296 18 view .LVU66
 208 008a EFE7     		b	.L16
 209              	.LVL17:
 210              	.L9:
 309:Core/Src/system_stm32l4xx.c ****       break;
 211              		.loc 1 309 7 is_stmt 1 view .LVU67
 309:Core/Src/system_stm32l4xx.c ****       break;
ARM GAS  C:\Users\CL\AppData\Local\Temp\ccT2A5ye.s 			page 11


 212              		.loc 1 309 23 is_stmt 0 view .LVU68
 213 008c 2060     		str	r0, [r4]
 310:Core/Src/system_stm32l4xx.c ****   }
 214              		.loc 1 310 7 is_stmt 1 view .LVU69
 215 008e D2E7     		b	.L10
 216              	.L19:
 217              		.align	2
 218              	.L18:
 219 0090 00100240 		.word	1073876992
 220 0094 00000000 		.word	.LANCHOR0
 221 0098 00000000 		.word	.LANCHOR1
 222 009c 0024F400 		.word	16000000
 223 00a0 00000000 		.word	.LANCHOR2
 224 00a4 00127A00 		.word	8000000
 225              		.cfi_endproc
 226              	.LFE289:
 228              		.global	MSIRangeTable
 229              		.global	APBPrescTable
 230              		.global	AHBPrescTable
 231              		.global	SystemCoreClock
 232              		.section	.data.SystemCoreClock,"aw"
 233              		.align	2
 234              		.set	.LANCHOR1,. + 0
 237              	SystemCoreClock:
 238 0000 00093D00 		.word	4000000
 239              		.section	.rodata.AHBPrescTable,"a"
 240              		.set	.LANCHOR2,. + 0
 243              	AHBPrescTable:
 244 0000 00000000 		.ascii	"\000\000\000\000\000\000\000\000\001\002\003\004\006"
 244      00000000 
 244      01020304 
 244      06
 245 000d 070809   		.ascii	"\007\010\011"
 246              		.section	.rodata.APBPrescTable,"a"
 249              	APBPrescTable:
 250 0000 00000000 		.ascii	"\000\000\000\000\001\002\003\004"
 250      01020304 
 251              		.section	.rodata.MSIRangeTable,"a"
 252              		.align	2
 253              		.set	.LANCHOR0,. + 0
 256              	MSIRangeTable:
 257 0000 A0860100 		.word	100000
 258 0004 400D0300 		.word	200000
 259 0008 801A0600 		.word	400000
 260 000c 00350C00 		.word	800000
 261 0010 40420F00 		.word	1000000
 262 0014 80841E00 		.word	2000000
 263 0018 00093D00 		.word	4000000
 264 001c 00127A00 		.word	8000000
 265 0020 0024F400 		.word	16000000
 266 0024 00366E01 		.word	24000000
 267 0028 0048E801 		.word	32000000
 268 002c 006CDC02 		.word	48000000
 269              		.text
 270              	.Letext0:
 271              		.file 2 "e:\\gcc-arm-none-eabi-10.3-2021.10-win32\\gcc-arm-none-eabi-10.3-2021.10\\arm-none-eabi\\
 272              		.file 3 "e:\\gcc-arm-none-eabi-10.3-2021.10-win32\\gcc-arm-none-eabi-10.3-2021.10\\arm-none-eabi\\
ARM GAS  C:\Users\CL\AppData\Local\Temp\ccT2A5ye.s 			page 12


 273              		.file 4 "Drivers/CMSIS/Include/core_cm4.h"
 274              		.file 5 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/system_stm32l4xx.h"
 275              		.file 6 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l431xx.h"
ARM GAS  C:\Users\CL\AppData\Local\Temp\ccT2A5ye.s 			page 13


DEFINED SYMBOLS
                            *ABS*:00000000 system_stm32l4xx.c
C:\Users\CL\AppData\Local\Temp\ccT2A5ye.s:20     .text.SystemInit:00000000 $t
C:\Users\CL\AppData\Local\Temp\ccT2A5ye.s:26     .text.SystemInit:00000000 SystemInit
C:\Users\CL\AppData\Local\Temp\ccT2A5ye.s:45     .text.SystemInit:00000010 $d
C:\Users\CL\AppData\Local\Temp\ccT2A5ye.s:50     .text.SystemCoreClockUpdate:00000000 $t
C:\Users\CL\AppData\Local\Temp\ccT2A5ye.s:56     .text.SystemCoreClockUpdate:00000000 SystemCoreClockUpdate
C:\Users\CL\AppData\Local\Temp\ccT2A5ye.s:219    .text.SystemCoreClockUpdate:00000090 $d
C:\Users\CL\AppData\Local\Temp\ccT2A5ye.s:256    .rodata.MSIRangeTable:00000000 MSIRangeTable
C:\Users\CL\AppData\Local\Temp\ccT2A5ye.s:249    .rodata.APBPrescTable:00000000 APBPrescTable
C:\Users\CL\AppData\Local\Temp\ccT2A5ye.s:243    .rodata.AHBPrescTable:00000000 AHBPrescTable
C:\Users\CL\AppData\Local\Temp\ccT2A5ye.s:237    .data.SystemCoreClock:00000000 SystemCoreClock
C:\Users\CL\AppData\Local\Temp\ccT2A5ye.s:233    .data.SystemCoreClock:00000000 $d
C:\Users\CL\AppData\Local\Temp\ccT2A5ye.s:252    .rodata.MSIRangeTable:00000000 $d

NO UNDEFINED SYMBOLS
