# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../az_CA_arm.srcs/sources_1/new/adder.v" \
"../../../../az_CA_arm.srcs/sources_1/new/mux.v" \
"../../../../az_CA_arm.srcs/sources_1/new/pc.v" \
"../../../../az_CA_arm.srcs/sources_1/new/IF.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
