$date
	Tue Apr 14 18:15:47 2015
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testBench $end
$scope module mySynchronousUp $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var reg 4 # out [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 #
0"
0!
$end
#20
b1 #
1"
1!
#40
0!
#60
b10 #
1!
#80
0!
#100
b11 #
1!
#120
0!
#140
b100 #
1!
#160
0!
#180
b101 #
1!
#200
0!
#220
b110 #
1!
#240
0!
#260
b111 #
1!
#280
0!
#300
b1000 #
1!
#320
0!
#340
b1001 #
1!
#360
0!
#380
b1010 #
1!
#400
0!
#420
b1011 #
1!
#440
0!
#460
b1100 #
1!
#480
0!
#500
b1101 #
1!
#520
0!
#540
b1110 #
1!
#560
0!
#580
b1111 #
1!
#600
0!
#620
b0 #
1!
#640
0!
#660
b1 #
1!
#680
0!
#700
b10 #
1!
#720
0!
#740
b11 #
1!
#760
0!
#780
b100 #
1!
#800
0!
#820
b101 #
1!
#840
0!
#860
b110 #
1!
#880
0!
#900
b111 #
1!
#920
0!
#940
b1000 #
1!
#960
0!
#980
b1001 #
1!
#1000
0!
#1020
b1010 #
1!
#1040
0!
#1060
b1011 #
1!
#1080
0!
#1100
b1100 #
1!
#1120
0!
#1140
b1101 #
1!
#1160
0!
#1180
b1110 #
1!
#1200
0!
#1220
b1111 #
1!
#1240
0!
#1260
b0 #
1!
#1280
0!
#1300
1!
0"
#1320
0!
#1340
1!
#1360
0!
1"
#1380
b1 #
1!
#1400
0!
#1420
b10 #
1!
#1440
0!
