// Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
// Date        : Wed Dec  3 21:42:28 2025
// Host        : Macbook running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim
//               c:/Users/tomas/Downloads/SEP-Grupo17/Proyecto_2/HW_booster/HW_booster.srcs/sources_1/bd/DEMO/ip/DEMO_BUZZER_0_0/DEMO_BUZZER_0_0_sim_netlist.v
// Design      : DEMO_BUZZER_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z010clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "DEMO_BUZZER_0_0,BUZZER,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* ip_definition_source = "module_ref" *) 
(* x_core_info = "BUZZER,Vivado 2020.1" *) 
(* NotValidForBitStream *)
module DEMO_BUZZER_0_0
   (clk_125mhz,
    i_enable,
    i_period,
    o_buzzer_pwm);
  input clk_125mhz;
  input i_enable;
  input [19:0]i_period;
  output o_buzzer_pwm;

  wire clk_125mhz;
  wire i_enable;
  wire [19:0]i_period;
  wire o_buzzer_pwm;

  DEMO_BUZZER_0_0_BUZZER U0
       (.clk_125mhz(clk_125mhz),
        .i_enable(i_enable),
        .i_period(i_period),
        .o_buzzer_pwm(o_buzzer_pwm));
endmodule

(* ORIG_REF_NAME = "BUZZER" *) 
module DEMO_BUZZER_0_0_BUZZER
   (o_buzzer_pwm,
    clk_125mhz,
    i_period,
    i_enable);
  output o_buzzer_pwm;
  input clk_125mhz;
  input [19:0]i_period;
  input i_enable;

  wire clk_125mhz;
  wire counter_pwm1;
  wire counter_pwm1_carry__0_i_1_n_0;
  wire counter_pwm1_carry__0_i_2_n_0;
  wire counter_pwm1_carry__0_i_3_n_0;
  wire counter_pwm1_carry__0_i_4_n_0;
  wire counter_pwm1_carry__0_i_5_n_0;
  wire counter_pwm1_carry__0_i_6_n_0;
  wire counter_pwm1_carry__0_i_7_n_0;
  wire counter_pwm1_carry__0_i_8_n_0;
  wire counter_pwm1_carry__0_n_0;
  wire counter_pwm1_carry__0_n_1;
  wire counter_pwm1_carry__0_n_2;
  wire counter_pwm1_carry__0_n_3;
  wire counter_pwm1_carry__1_i_1_n_0;
  wire counter_pwm1_carry__1_i_2_n_0;
  wire counter_pwm1_carry__1_i_3_n_0;
  wire counter_pwm1_carry__1_i_4_n_0;
  wire counter_pwm1_carry__1_n_3;
  wire counter_pwm1_carry_i_1_n_0;
  wire counter_pwm1_carry_i_2_n_0;
  wire counter_pwm1_carry_i_3_n_0;
  wire counter_pwm1_carry_i_4_n_0;
  wire counter_pwm1_carry_i_5_n_0;
  wire counter_pwm1_carry_i_6_n_0;
  wire counter_pwm1_carry_i_7_n_0;
  wire counter_pwm1_carry_i_8_n_0;
  wire counter_pwm1_carry_n_0;
  wire counter_pwm1_carry_n_1;
  wire counter_pwm1_carry_n_2;
  wire counter_pwm1_carry_n_3;
  wire \counter_pwm[0]_i_1_n_0 ;
  wire \counter_pwm[0]_i_3_n_0 ;
  wire \counter_pwm[0]_i_4_n_0 ;
  wire \counter_pwm[0]_i_5_n_0 ;
  wire \counter_pwm[0]_i_6_n_0 ;
  wire \counter_pwm[0]_i_7_n_0 ;
  wire [19:0]counter_pwm_reg;
  wire \counter_pwm_reg[0]_i_2_n_0 ;
  wire \counter_pwm_reg[0]_i_2_n_1 ;
  wire \counter_pwm_reg[0]_i_2_n_2 ;
  wire \counter_pwm_reg[0]_i_2_n_3 ;
  wire \counter_pwm_reg[0]_i_2_n_4 ;
  wire \counter_pwm_reg[0]_i_2_n_5 ;
  wire \counter_pwm_reg[0]_i_2_n_6 ;
  wire \counter_pwm_reg[0]_i_2_n_7 ;
  wire \counter_pwm_reg[12]_i_1_n_0 ;
  wire \counter_pwm_reg[12]_i_1_n_1 ;
  wire \counter_pwm_reg[12]_i_1_n_2 ;
  wire \counter_pwm_reg[12]_i_1_n_3 ;
  wire \counter_pwm_reg[12]_i_1_n_4 ;
  wire \counter_pwm_reg[12]_i_1_n_5 ;
  wire \counter_pwm_reg[12]_i_1_n_6 ;
  wire \counter_pwm_reg[12]_i_1_n_7 ;
  wire \counter_pwm_reg[16]_i_1_n_1 ;
  wire \counter_pwm_reg[16]_i_1_n_2 ;
  wire \counter_pwm_reg[16]_i_1_n_3 ;
  wire \counter_pwm_reg[16]_i_1_n_4 ;
  wire \counter_pwm_reg[16]_i_1_n_5 ;
  wire \counter_pwm_reg[16]_i_1_n_6 ;
  wire \counter_pwm_reg[16]_i_1_n_7 ;
  wire \counter_pwm_reg[4]_i_1_n_0 ;
  wire \counter_pwm_reg[4]_i_1_n_1 ;
  wire \counter_pwm_reg[4]_i_1_n_2 ;
  wire \counter_pwm_reg[4]_i_1_n_3 ;
  wire \counter_pwm_reg[4]_i_1_n_4 ;
  wire \counter_pwm_reg[4]_i_1_n_5 ;
  wire \counter_pwm_reg[4]_i_1_n_6 ;
  wire \counter_pwm_reg[4]_i_1_n_7 ;
  wire \counter_pwm_reg[8]_i_1_n_0 ;
  wire \counter_pwm_reg[8]_i_1_n_1 ;
  wire \counter_pwm_reg[8]_i_1_n_2 ;
  wire \counter_pwm_reg[8]_i_1_n_3 ;
  wire \counter_pwm_reg[8]_i_1_n_4 ;
  wire \counter_pwm_reg[8]_i_1_n_5 ;
  wire \counter_pwm_reg[8]_i_1_n_6 ;
  wire \counter_pwm_reg[8]_i_1_n_7 ;
  wire i_enable;
  wire [19:0]i_period;
  wire o_buzzer_pwm;
  wire o_buzzer_pwm1_carry__0_i_1_n_0;
  wire o_buzzer_pwm1_carry__0_i_2_n_0;
  wire o_buzzer_pwm1_carry__0_i_3_n_0;
  wire o_buzzer_pwm1_carry__0_i_4_n_0;
  wire o_buzzer_pwm1_carry__0_i_5_n_0;
  wire o_buzzer_pwm1_carry__0_i_6_n_0;
  wire o_buzzer_pwm1_carry__0_i_7_n_0;
  wire o_buzzer_pwm1_carry__0_i_8_n_0;
  wire o_buzzer_pwm1_carry__0_n_0;
  wire o_buzzer_pwm1_carry__0_n_1;
  wire o_buzzer_pwm1_carry__0_n_2;
  wire o_buzzer_pwm1_carry__0_n_3;
  wire o_buzzer_pwm1_carry__1_i_1_n_0;
  wire o_buzzer_pwm1_carry__1_i_2_n_0;
  wire o_buzzer_pwm1_carry__1_i_3_n_0;
  wire o_buzzer_pwm1_carry__1_i_4_n_0;
  wire o_buzzer_pwm1_carry__1_n_2;
  wire o_buzzer_pwm1_carry__1_n_3;
  wire o_buzzer_pwm1_carry_i_1_n_0;
  wire o_buzzer_pwm1_carry_i_2_n_0;
  wire o_buzzer_pwm1_carry_i_3_n_0;
  wire o_buzzer_pwm1_carry_i_4_n_0;
  wire o_buzzer_pwm1_carry_i_5_n_0;
  wire o_buzzer_pwm1_carry_i_6_n_0;
  wire o_buzzer_pwm1_carry_i_7_n_0;
  wire o_buzzer_pwm1_carry_i_8_n_0;
  wire o_buzzer_pwm1_carry_n_0;
  wire o_buzzer_pwm1_carry_n_1;
  wire o_buzzer_pwm1_carry_n_2;
  wire o_buzzer_pwm1_carry_n_3;
  wire [3:0]NLW_counter_pwm1_carry_O_UNCONNECTED;
  wire [3:0]NLW_counter_pwm1_carry__0_O_UNCONNECTED;
  wire [3:2]NLW_counter_pwm1_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_counter_pwm1_carry__1_O_UNCONNECTED;
  wire [3:3]\NLW_counter_pwm_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:0]NLW_o_buzzer_pwm1_carry_O_UNCONNECTED;
  wire [3:0]NLW_o_buzzer_pwm1_carry__0_O_UNCONNECTED;
  wire [3:2]NLW_o_buzzer_pwm1_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_o_buzzer_pwm1_carry__1_O_UNCONNECTED;

  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 counter_pwm1_carry
       (.CI(1'b0),
        .CO({counter_pwm1_carry_n_0,counter_pwm1_carry_n_1,counter_pwm1_carry_n_2,counter_pwm1_carry_n_3}),
        .CYINIT(1'b0),
        .DI({counter_pwm1_carry_i_1_n_0,counter_pwm1_carry_i_2_n_0,counter_pwm1_carry_i_3_n_0,counter_pwm1_carry_i_4_n_0}),
        .O(NLW_counter_pwm1_carry_O_UNCONNECTED[3:0]),
        .S({counter_pwm1_carry_i_5_n_0,counter_pwm1_carry_i_6_n_0,counter_pwm1_carry_i_7_n_0,counter_pwm1_carry_i_8_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 counter_pwm1_carry__0
       (.CI(counter_pwm1_carry_n_0),
        .CO({counter_pwm1_carry__0_n_0,counter_pwm1_carry__0_n_1,counter_pwm1_carry__0_n_2,counter_pwm1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({counter_pwm1_carry__0_i_1_n_0,counter_pwm1_carry__0_i_2_n_0,counter_pwm1_carry__0_i_3_n_0,counter_pwm1_carry__0_i_4_n_0}),
        .O(NLW_counter_pwm1_carry__0_O_UNCONNECTED[3:0]),
        .S({counter_pwm1_carry__0_i_5_n_0,counter_pwm1_carry__0_i_6_n_0,counter_pwm1_carry__0_i_7_n_0,counter_pwm1_carry__0_i_8_n_0}));
  LUT4 #(
    .INIT(16'h22B2)) 
    counter_pwm1_carry__0_i_1
       (.I0(i_period[15]),
        .I1(counter_pwm_reg[15]),
        .I2(i_period[14]),
        .I3(counter_pwm_reg[14]),
        .O(counter_pwm1_carry__0_i_1_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    counter_pwm1_carry__0_i_2
       (.I0(i_period[13]),
        .I1(counter_pwm_reg[13]),
        .I2(i_period[12]),
        .I3(counter_pwm_reg[12]),
        .O(counter_pwm1_carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    counter_pwm1_carry__0_i_3
       (.I0(i_period[11]),
        .I1(counter_pwm_reg[11]),
        .I2(i_period[10]),
        .I3(counter_pwm_reg[10]),
        .O(counter_pwm1_carry__0_i_3_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    counter_pwm1_carry__0_i_4
       (.I0(i_period[9]),
        .I1(counter_pwm_reg[9]),
        .I2(i_period[8]),
        .I3(counter_pwm_reg[8]),
        .O(counter_pwm1_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    counter_pwm1_carry__0_i_5
       (.I0(counter_pwm_reg[15]),
        .I1(i_period[15]),
        .I2(counter_pwm_reg[14]),
        .I3(i_period[14]),
        .O(counter_pwm1_carry__0_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    counter_pwm1_carry__0_i_6
       (.I0(counter_pwm_reg[13]),
        .I1(i_period[13]),
        .I2(counter_pwm_reg[12]),
        .I3(i_period[12]),
        .O(counter_pwm1_carry__0_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    counter_pwm1_carry__0_i_7
       (.I0(counter_pwm_reg[11]),
        .I1(i_period[11]),
        .I2(counter_pwm_reg[10]),
        .I3(i_period[10]),
        .O(counter_pwm1_carry__0_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    counter_pwm1_carry__0_i_8
       (.I0(counter_pwm_reg[9]),
        .I1(i_period[9]),
        .I2(counter_pwm_reg[8]),
        .I3(i_period[8]),
        .O(counter_pwm1_carry__0_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 counter_pwm1_carry__1
       (.CI(counter_pwm1_carry__0_n_0),
        .CO({NLW_counter_pwm1_carry__1_CO_UNCONNECTED[3:2],counter_pwm1,counter_pwm1_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,counter_pwm1_carry__1_i_1_n_0,counter_pwm1_carry__1_i_2_n_0}),
        .O(NLW_counter_pwm1_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,counter_pwm1_carry__1_i_3_n_0,counter_pwm1_carry__1_i_4_n_0}));
  LUT4 #(
    .INIT(16'h22B2)) 
    counter_pwm1_carry__1_i_1
       (.I0(i_period[19]),
        .I1(counter_pwm_reg[19]),
        .I2(i_period[18]),
        .I3(counter_pwm_reg[18]),
        .O(counter_pwm1_carry__1_i_1_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    counter_pwm1_carry__1_i_2
       (.I0(i_period[17]),
        .I1(counter_pwm_reg[17]),
        .I2(i_period[16]),
        .I3(counter_pwm_reg[16]),
        .O(counter_pwm1_carry__1_i_2_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    counter_pwm1_carry__1_i_3
       (.I0(counter_pwm_reg[19]),
        .I1(i_period[19]),
        .I2(counter_pwm_reg[18]),
        .I3(i_period[18]),
        .O(counter_pwm1_carry__1_i_3_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    counter_pwm1_carry__1_i_4
       (.I0(counter_pwm_reg[17]),
        .I1(i_period[17]),
        .I2(counter_pwm_reg[16]),
        .I3(i_period[16]),
        .O(counter_pwm1_carry__1_i_4_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    counter_pwm1_carry_i_1
       (.I0(i_period[7]),
        .I1(counter_pwm_reg[7]),
        .I2(i_period[6]),
        .I3(counter_pwm_reg[6]),
        .O(counter_pwm1_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    counter_pwm1_carry_i_2
       (.I0(i_period[5]),
        .I1(counter_pwm_reg[5]),
        .I2(i_period[4]),
        .I3(counter_pwm_reg[4]),
        .O(counter_pwm1_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    counter_pwm1_carry_i_3
       (.I0(i_period[3]),
        .I1(counter_pwm_reg[3]),
        .I2(i_period[2]),
        .I3(counter_pwm_reg[2]),
        .O(counter_pwm1_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    counter_pwm1_carry_i_4
       (.I0(i_period[1]),
        .I1(counter_pwm_reg[1]),
        .I2(i_period[0]),
        .I3(counter_pwm_reg[0]),
        .O(counter_pwm1_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    counter_pwm1_carry_i_5
       (.I0(counter_pwm_reg[7]),
        .I1(i_period[7]),
        .I2(counter_pwm_reg[6]),
        .I3(i_period[6]),
        .O(counter_pwm1_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    counter_pwm1_carry_i_6
       (.I0(counter_pwm_reg[5]),
        .I1(i_period[5]),
        .I2(counter_pwm_reg[4]),
        .I3(i_period[4]),
        .O(counter_pwm1_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    counter_pwm1_carry_i_7
       (.I0(counter_pwm_reg[3]),
        .I1(i_period[3]),
        .I2(counter_pwm_reg[2]),
        .I3(i_period[2]),
        .O(counter_pwm1_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    counter_pwm1_carry_i_8
       (.I0(counter_pwm_reg[1]),
        .I1(i_period[1]),
        .I2(counter_pwm_reg[0]),
        .I3(i_period[0]),
        .O(counter_pwm1_carry_i_8_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    \counter_pwm[0]_i_1 
       (.I0(\counter_pwm[0]_i_3_n_0 ),
        .I1(counter_pwm1),
        .O(\counter_pwm[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h10000000FFFFFFFF)) 
    \counter_pwm[0]_i_3 
       (.I0(i_period[1]),
        .I1(i_period[0]),
        .I2(\counter_pwm[0]_i_5_n_0 ),
        .I3(\counter_pwm[0]_i_6_n_0 ),
        .I4(\counter_pwm[0]_i_7_n_0 ),
        .I5(i_enable),
        .O(\counter_pwm[0]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \counter_pwm[0]_i_4 
       (.I0(counter_pwm_reg[0]),
        .O(\counter_pwm[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \counter_pwm[0]_i_5 
       (.I0(i_period[10]),
        .I1(i_period[11]),
        .I2(i_period[8]),
        .I3(i_period[9]),
        .I4(i_period[13]),
        .I5(i_period[12]),
        .O(\counter_pwm[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \counter_pwm[0]_i_6 
       (.I0(i_period[4]),
        .I1(i_period[5]),
        .I2(i_period[2]),
        .I3(i_period[3]),
        .I4(i_period[7]),
        .I5(i_period[6]),
        .O(\counter_pwm[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \counter_pwm[0]_i_7 
       (.I0(i_period[16]),
        .I1(i_period[17]),
        .I2(i_period[14]),
        .I3(i_period[15]),
        .I4(i_period[19]),
        .I5(i_period[18]),
        .O(\counter_pwm[0]_i_7_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \counter_pwm_reg[0] 
       (.C(clk_125mhz),
        .CE(1'b1),
        .D(\counter_pwm_reg[0]_i_2_n_7 ),
        .Q(counter_pwm_reg[0]),
        .R(\counter_pwm[0]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \counter_pwm_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\counter_pwm_reg[0]_i_2_n_0 ,\counter_pwm_reg[0]_i_2_n_1 ,\counter_pwm_reg[0]_i_2_n_2 ,\counter_pwm_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\counter_pwm_reg[0]_i_2_n_4 ,\counter_pwm_reg[0]_i_2_n_5 ,\counter_pwm_reg[0]_i_2_n_6 ,\counter_pwm_reg[0]_i_2_n_7 }),
        .S({counter_pwm_reg[3:1],\counter_pwm[0]_i_4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \counter_pwm_reg[10] 
       (.C(clk_125mhz),
        .CE(1'b1),
        .D(\counter_pwm_reg[8]_i_1_n_5 ),
        .Q(counter_pwm_reg[10]),
        .R(\counter_pwm[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \counter_pwm_reg[11] 
       (.C(clk_125mhz),
        .CE(1'b1),
        .D(\counter_pwm_reg[8]_i_1_n_4 ),
        .Q(counter_pwm_reg[11]),
        .R(\counter_pwm[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \counter_pwm_reg[12] 
       (.C(clk_125mhz),
        .CE(1'b1),
        .D(\counter_pwm_reg[12]_i_1_n_7 ),
        .Q(counter_pwm_reg[12]),
        .R(\counter_pwm[0]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \counter_pwm_reg[12]_i_1 
       (.CI(\counter_pwm_reg[8]_i_1_n_0 ),
        .CO({\counter_pwm_reg[12]_i_1_n_0 ,\counter_pwm_reg[12]_i_1_n_1 ,\counter_pwm_reg[12]_i_1_n_2 ,\counter_pwm_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\counter_pwm_reg[12]_i_1_n_4 ,\counter_pwm_reg[12]_i_1_n_5 ,\counter_pwm_reg[12]_i_1_n_6 ,\counter_pwm_reg[12]_i_1_n_7 }),
        .S(counter_pwm_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \counter_pwm_reg[13] 
       (.C(clk_125mhz),
        .CE(1'b1),
        .D(\counter_pwm_reg[12]_i_1_n_6 ),
        .Q(counter_pwm_reg[13]),
        .R(\counter_pwm[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \counter_pwm_reg[14] 
       (.C(clk_125mhz),
        .CE(1'b1),
        .D(\counter_pwm_reg[12]_i_1_n_5 ),
        .Q(counter_pwm_reg[14]),
        .R(\counter_pwm[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \counter_pwm_reg[15] 
       (.C(clk_125mhz),
        .CE(1'b1),
        .D(\counter_pwm_reg[12]_i_1_n_4 ),
        .Q(counter_pwm_reg[15]),
        .R(\counter_pwm[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \counter_pwm_reg[16] 
       (.C(clk_125mhz),
        .CE(1'b1),
        .D(\counter_pwm_reg[16]_i_1_n_7 ),
        .Q(counter_pwm_reg[16]),
        .R(\counter_pwm[0]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \counter_pwm_reg[16]_i_1 
       (.CI(\counter_pwm_reg[12]_i_1_n_0 ),
        .CO({\NLW_counter_pwm_reg[16]_i_1_CO_UNCONNECTED [3],\counter_pwm_reg[16]_i_1_n_1 ,\counter_pwm_reg[16]_i_1_n_2 ,\counter_pwm_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\counter_pwm_reg[16]_i_1_n_4 ,\counter_pwm_reg[16]_i_1_n_5 ,\counter_pwm_reg[16]_i_1_n_6 ,\counter_pwm_reg[16]_i_1_n_7 }),
        .S(counter_pwm_reg[19:16]));
  FDRE #(
    .INIT(1'b0)) 
    \counter_pwm_reg[17] 
       (.C(clk_125mhz),
        .CE(1'b1),
        .D(\counter_pwm_reg[16]_i_1_n_6 ),
        .Q(counter_pwm_reg[17]),
        .R(\counter_pwm[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \counter_pwm_reg[18] 
       (.C(clk_125mhz),
        .CE(1'b1),
        .D(\counter_pwm_reg[16]_i_1_n_5 ),
        .Q(counter_pwm_reg[18]),
        .R(\counter_pwm[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \counter_pwm_reg[19] 
       (.C(clk_125mhz),
        .CE(1'b1),
        .D(\counter_pwm_reg[16]_i_1_n_4 ),
        .Q(counter_pwm_reg[19]),
        .R(\counter_pwm[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \counter_pwm_reg[1] 
       (.C(clk_125mhz),
        .CE(1'b1),
        .D(\counter_pwm_reg[0]_i_2_n_6 ),
        .Q(counter_pwm_reg[1]),
        .R(\counter_pwm[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \counter_pwm_reg[2] 
       (.C(clk_125mhz),
        .CE(1'b1),
        .D(\counter_pwm_reg[0]_i_2_n_5 ),
        .Q(counter_pwm_reg[2]),
        .R(\counter_pwm[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \counter_pwm_reg[3] 
       (.C(clk_125mhz),
        .CE(1'b1),
        .D(\counter_pwm_reg[0]_i_2_n_4 ),
        .Q(counter_pwm_reg[3]),
        .R(\counter_pwm[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \counter_pwm_reg[4] 
       (.C(clk_125mhz),
        .CE(1'b1),
        .D(\counter_pwm_reg[4]_i_1_n_7 ),
        .Q(counter_pwm_reg[4]),
        .R(\counter_pwm[0]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \counter_pwm_reg[4]_i_1 
       (.CI(\counter_pwm_reg[0]_i_2_n_0 ),
        .CO({\counter_pwm_reg[4]_i_1_n_0 ,\counter_pwm_reg[4]_i_1_n_1 ,\counter_pwm_reg[4]_i_1_n_2 ,\counter_pwm_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\counter_pwm_reg[4]_i_1_n_4 ,\counter_pwm_reg[4]_i_1_n_5 ,\counter_pwm_reg[4]_i_1_n_6 ,\counter_pwm_reg[4]_i_1_n_7 }),
        .S(counter_pwm_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \counter_pwm_reg[5] 
       (.C(clk_125mhz),
        .CE(1'b1),
        .D(\counter_pwm_reg[4]_i_1_n_6 ),
        .Q(counter_pwm_reg[5]),
        .R(\counter_pwm[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \counter_pwm_reg[6] 
       (.C(clk_125mhz),
        .CE(1'b1),
        .D(\counter_pwm_reg[4]_i_1_n_5 ),
        .Q(counter_pwm_reg[6]),
        .R(\counter_pwm[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \counter_pwm_reg[7] 
       (.C(clk_125mhz),
        .CE(1'b1),
        .D(\counter_pwm_reg[4]_i_1_n_4 ),
        .Q(counter_pwm_reg[7]),
        .R(\counter_pwm[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \counter_pwm_reg[8] 
       (.C(clk_125mhz),
        .CE(1'b1),
        .D(\counter_pwm_reg[8]_i_1_n_7 ),
        .Q(counter_pwm_reg[8]),
        .R(\counter_pwm[0]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \counter_pwm_reg[8]_i_1 
       (.CI(\counter_pwm_reg[4]_i_1_n_0 ),
        .CO({\counter_pwm_reg[8]_i_1_n_0 ,\counter_pwm_reg[8]_i_1_n_1 ,\counter_pwm_reg[8]_i_1_n_2 ,\counter_pwm_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\counter_pwm_reg[8]_i_1_n_4 ,\counter_pwm_reg[8]_i_1_n_5 ,\counter_pwm_reg[8]_i_1_n_6 ,\counter_pwm_reg[8]_i_1_n_7 }),
        .S(counter_pwm_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \counter_pwm_reg[9] 
       (.C(clk_125mhz),
        .CE(1'b1),
        .D(\counter_pwm_reg[8]_i_1_n_6 ),
        .Q(counter_pwm_reg[9]),
        .R(\counter_pwm[0]_i_1_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 o_buzzer_pwm1_carry
       (.CI(1'b0),
        .CO({o_buzzer_pwm1_carry_n_0,o_buzzer_pwm1_carry_n_1,o_buzzer_pwm1_carry_n_2,o_buzzer_pwm1_carry_n_3}),
        .CYINIT(1'b0),
        .DI({o_buzzer_pwm1_carry_i_1_n_0,o_buzzer_pwm1_carry_i_2_n_0,o_buzzer_pwm1_carry_i_3_n_0,o_buzzer_pwm1_carry_i_4_n_0}),
        .O(NLW_o_buzzer_pwm1_carry_O_UNCONNECTED[3:0]),
        .S({o_buzzer_pwm1_carry_i_5_n_0,o_buzzer_pwm1_carry_i_6_n_0,o_buzzer_pwm1_carry_i_7_n_0,o_buzzer_pwm1_carry_i_8_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 o_buzzer_pwm1_carry__0
       (.CI(o_buzzer_pwm1_carry_n_0),
        .CO({o_buzzer_pwm1_carry__0_n_0,o_buzzer_pwm1_carry__0_n_1,o_buzzer_pwm1_carry__0_n_2,o_buzzer_pwm1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({o_buzzer_pwm1_carry__0_i_1_n_0,o_buzzer_pwm1_carry__0_i_2_n_0,o_buzzer_pwm1_carry__0_i_3_n_0,o_buzzer_pwm1_carry__0_i_4_n_0}),
        .O(NLW_o_buzzer_pwm1_carry__0_O_UNCONNECTED[3:0]),
        .S({o_buzzer_pwm1_carry__0_i_5_n_0,o_buzzer_pwm1_carry__0_i_6_n_0,o_buzzer_pwm1_carry__0_i_7_n_0,o_buzzer_pwm1_carry__0_i_8_n_0}));
  LUT4 #(
    .INIT(16'h22B2)) 
    o_buzzer_pwm1_carry__0_i_1
       (.I0(i_period[16]),
        .I1(counter_pwm_reg[15]),
        .I2(i_period[15]),
        .I3(counter_pwm_reg[14]),
        .O(o_buzzer_pwm1_carry__0_i_1_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    o_buzzer_pwm1_carry__0_i_2
       (.I0(i_period[14]),
        .I1(counter_pwm_reg[13]),
        .I2(i_period[13]),
        .I3(counter_pwm_reg[12]),
        .O(o_buzzer_pwm1_carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    o_buzzer_pwm1_carry__0_i_3
       (.I0(i_period[12]),
        .I1(counter_pwm_reg[11]),
        .I2(i_period[11]),
        .I3(counter_pwm_reg[10]),
        .O(o_buzzer_pwm1_carry__0_i_3_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    o_buzzer_pwm1_carry__0_i_4
       (.I0(i_period[10]),
        .I1(counter_pwm_reg[9]),
        .I2(i_period[9]),
        .I3(counter_pwm_reg[8]),
        .O(o_buzzer_pwm1_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    o_buzzer_pwm1_carry__0_i_5
       (.I0(counter_pwm_reg[15]),
        .I1(i_period[16]),
        .I2(counter_pwm_reg[14]),
        .I3(i_period[15]),
        .O(o_buzzer_pwm1_carry__0_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    o_buzzer_pwm1_carry__0_i_6
       (.I0(counter_pwm_reg[13]),
        .I1(i_period[14]),
        .I2(counter_pwm_reg[12]),
        .I3(i_period[13]),
        .O(o_buzzer_pwm1_carry__0_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    o_buzzer_pwm1_carry__0_i_7
       (.I0(counter_pwm_reg[11]),
        .I1(i_period[12]),
        .I2(counter_pwm_reg[10]),
        .I3(i_period[11]),
        .O(o_buzzer_pwm1_carry__0_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    o_buzzer_pwm1_carry__0_i_8
       (.I0(counter_pwm_reg[9]),
        .I1(i_period[10]),
        .I2(counter_pwm_reg[8]),
        .I3(i_period[9]),
        .O(o_buzzer_pwm1_carry__0_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 o_buzzer_pwm1_carry__1
       (.CI(o_buzzer_pwm1_carry__0_n_0),
        .CO({NLW_o_buzzer_pwm1_carry__1_CO_UNCONNECTED[3:2],o_buzzer_pwm1_carry__1_n_2,o_buzzer_pwm1_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,o_buzzer_pwm1_carry__1_i_1_n_0,o_buzzer_pwm1_carry__1_i_2_n_0}),
        .O(NLW_o_buzzer_pwm1_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,o_buzzer_pwm1_carry__1_i_3_n_0,o_buzzer_pwm1_carry__1_i_4_n_0}));
  LUT3 #(
    .INIT(8'h04)) 
    o_buzzer_pwm1_carry__1_i_1
       (.I0(counter_pwm_reg[19]),
        .I1(i_period[19]),
        .I2(counter_pwm_reg[18]),
        .O(o_buzzer_pwm1_carry__1_i_1_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    o_buzzer_pwm1_carry__1_i_2
       (.I0(i_period[18]),
        .I1(counter_pwm_reg[17]),
        .I2(i_period[17]),
        .I3(counter_pwm_reg[16]),
        .O(o_buzzer_pwm1_carry__1_i_2_n_0));
  LUT3 #(
    .INIT(8'h21)) 
    o_buzzer_pwm1_carry__1_i_3
       (.I0(counter_pwm_reg[18]),
        .I1(counter_pwm_reg[19]),
        .I2(i_period[19]),
        .O(o_buzzer_pwm1_carry__1_i_3_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    o_buzzer_pwm1_carry__1_i_4
       (.I0(counter_pwm_reg[17]),
        .I1(i_period[18]),
        .I2(counter_pwm_reg[16]),
        .I3(i_period[17]),
        .O(o_buzzer_pwm1_carry__1_i_4_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    o_buzzer_pwm1_carry_i_1
       (.I0(i_period[8]),
        .I1(counter_pwm_reg[7]),
        .I2(i_period[7]),
        .I3(counter_pwm_reg[6]),
        .O(o_buzzer_pwm1_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    o_buzzer_pwm1_carry_i_2
       (.I0(i_period[6]),
        .I1(counter_pwm_reg[5]),
        .I2(i_period[5]),
        .I3(counter_pwm_reg[4]),
        .O(o_buzzer_pwm1_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    o_buzzer_pwm1_carry_i_3
       (.I0(i_period[4]),
        .I1(counter_pwm_reg[3]),
        .I2(i_period[3]),
        .I3(counter_pwm_reg[2]),
        .O(o_buzzer_pwm1_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    o_buzzer_pwm1_carry_i_4
       (.I0(i_period[2]),
        .I1(counter_pwm_reg[1]),
        .I2(i_period[1]),
        .I3(counter_pwm_reg[0]),
        .O(o_buzzer_pwm1_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    o_buzzer_pwm1_carry_i_5
       (.I0(counter_pwm_reg[7]),
        .I1(i_period[8]),
        .I2(counter_pwm_reg[6]),
        .I3(i_period[7]),
        .O(o_buzzer_pwm1_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    o_buzzer_pwm1_carry_i_6
       (.I0(counter_pwm_reg[5]),
        .I1(i_period[6]),
        .I2(counter_pwm_reg[4]),
        .I3(i_period[5]),
        .O(o_buzzer_pwm1_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    o_buzzer_pwm1_carry_i_7
       (.I0(counter_pwm_reg[3]),
        .I1(i_period[4]),
        .I2(counter_pwm_reg[2]),
        .I3(i_period[3]),
        .O(o_buzzer_pwm1_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    o_buzzer_pwm1_carry_i_8
       (.I0(counter_pwm_reg[1]),
        .I1(i_period[2]),
        .I2(counter_pwm_reg[0]),
        .I3(i_period[1]),
        .O(o_buzzer_pwm1_carry_i_8_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    o_buzzer_pwm_INST_0
       (.I0(i_enable),
        .I1(o_buzzer_pwm1_carry__1_n_2),
        .O(o_buzzer_pwm));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
