# SOME DESCRIPTIVE TITLE.
# Copyright (C) 2003-2025, LLVM Project
# This file is distributed under the same license as the LLVM package.
# FIRST AUTHOR <EMAIL@ADDRESS>, YEAR.
#
#, fuzzy
msgid ""
msgstr ""
"Project-Id-Version: LLVM 14\n"
"Report-Msgid-Bugs-To: \n"
"POT-Creation-Date: 2025-10-07 18:12+0000\n"
"PO-Revision-Date: YEAR-MO-DA HO:MI+ZONE\n"
"Last-Translator: FULL NAME <EMAIL@ADDRESS>\n"
"Language-Team: LANGUAGE <LL@li.org>\n"
"Language: fr_FR\n"
"MIME-Version: 1.0\n"
"Content-Type: text/plain; charset=UTF-8\n"
"Content-Transfer-Encoding: 8bit\n"

#: ../../../AMDGPUModifierSyntax.rst:3
msgid "Syntax of AMDGPU Instruction Modifiers"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:9
msgid "Conventions"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:11
msgid "The following notation is used throughout this document:"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:14
msgid "Notation"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:14 ../../../AMDGPUModifierSyntax.rst:38
#: ../../../AMDGPUModifierSyntax.rst:63 ../../../AMDGPUModifierSyntax.rst:88
#: ../../../AMDGPUModifierSyntax.rst:114 ../../../AMDGPUModifierSyntax.rst:183
#: ../../../AMDGPUModifierSyntax.rst:201 ../../../AMDGPUModifierSyntax.rst:214
#: ../../../AMDGPUModifierSyntax.rst:227 ../../../AMDGPUModifierSyntax.rst:245
#: ../../../AMDGPUModifierSyntax.rst:269 ../../../AMDGPUModifierSyntax.rst:296
#: ../../../AMDGPUModifierSyntax.rst:323 ../../../AMDGPUModifierSyntax.rst:379
#: ../../../AMDGPUModifierSyntax.rst:420 ../../../AMDGPUModifierSyntax.rst:445
#: ../../../AMDGPUModifierSyntax.rst:465 ../../../AMDGPUModifierSyntax.rst:478
#: ../../../AMDGPUModifierSyntax.rst:491 ../../../AMDGPUModifierSyntax.rst:518
#: ../../../AMDGPUModifierSyntax.rst:533 ../../../AMDGPUModifierSyntax.rst:549
#: ../../../AMDGPUModifierSyntax.rst:581 ../../../AMDGPUModifierSyntax.rst:597
#: ../../../AMDGPUModifierSyntax.rst:610 ../../../AMDGPUModifierSyntax.rst:625
#: ../../../AMDGPUModifierSyntax.rst:641 ../../../AMDGPUModifierSyntax.rst:656
#: ../../../AMDGPUModifierSyntax.rst:676 ../../../AMDGPUModifierSyntax.rst:693
#: ../../../AMDGPUModifierSyntax.rst:709 ../../../AMDGPUModifierSyntax.rst:722
#: ../../../AMDGPUModifierSyntax.rst:771 ../../../AMDGPUModifierSyntax.rst:847
#: ../../../AMDGPUModifierSyntax.rst:998 ../../../AMDGPUModifierSyntax.rst:1027
#: ../../../AMDGPUModifierSyntax.rst:1051
#: ../../../AMDGPUModifierSyntax.rst:1078
#: ../../../AMDGPUModifierSyntax.rst:1119
#: ../../../AMDGPUModifierSyntax.rst:1156
#: ../../../AMDGPUModifierSyntax.rst:1198
#: ../../../AMDGPUModifierSyntax.rst:1225
#: ../../../AMDGPUModifierSyntax.rst:1256
#: ../../../AMDGPUModifierSyntax.rst:1283
#: ../../../AMDGPUModifierSyntax.rst:1303
#: ../../../AMDGPUModifierSyntax.rst:1339
#: ../../../AMDGPUModifierSyntax.rst:1360
#: ../../../AMDGPUModifierSyntax.rst:1375
#: ../../../AMDGPUModifierSyntax.rst:1394
#: ../../../AMDGPUModifierSyntax.rst:1435
#: ../../../AMDGPUModifierSyntax.rst:1469
#: ../../../AMDGPUModifierSyntax.rst:1499
#: ../../../AMDGPUModifierSyntax.rst:1536
#: ../../../AMDGPUModifierSyntax.rst:1558
#: ../../../AMDGPUModifierSyntax.rst:1591
#: ../../../AMDGPUModifierSyntax.rst:1619
#: ../../../AMDGPUModifierSyntax.rst:1677
#: ../../../AMDGPUModifierSyntax.rst:1710
#: ../../../AMDGPUModifierSyntax.rst:1748
#: ../../../AMDGPUModifierSyntax.rst:1786
#: ../../../AMDGPUModifierSyntax.rst:1840
#: ../../../AMDGPUModifierSyntax.rst:1872
#: ../../../AMDGPUModifierSyntax.rst:1915
#: ../../../AMDGPUModifierSyntax.rst:1932
#: ../../../AMDGPUModifierSyntax.rst:1949
msgid "Description"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:16
msgid "{0..N}"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:16
msgid "Any integer value in the range from 0 to N (inclusive)."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:17
msgid "<x>"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:17
msgid "Syntax and meaning of *x* is explained elsewhere."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:23
msgid "Modifiers"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:26
msgid "DS Modifiers"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:31
msgid "offset0"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:33
msgid "Specifies first 8-bit offset, in bytes. The default value is 0."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:35 ../../../AMDGPUModifierSyntax.rst:60
msgid "Used with DS instructions that expect two addresses."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:38 ../../../AMDGPUModifierSyntax.rst:63
#: ../../../AMDGPUModifierSyntax.rst:88 ../../../AMDGPUModifierSyntax.rst:114
#: ../../../AMDGPUModifierSyntax.rst:183 ../../../AMDGPUModifierSyntax.rst:201
#: ../../../AMDGPUModifierSyntax.rst:214 ../../../AMDGPUModifierSyntax.rst:227
#: ../../../AMDGPUModifierSyntax.rst:245 ../../../AMDGPUModifierSyntax.rst:269
#: ../../../AMDGPUModifierSyntax.rst:296 ../../../AMDGPUModifierSyntax.rst:323
#: ../../../AMDGPUModifierSyntax.rst:379 ../../../AMDGPUModifierSyntax.rst:420
#: ../../../AMDGPUModifierSyntax.rst:445 ../../../AMDGPUModifierSyntax.rst:465
#: ../../../AMDGPUModifierSyntax.rst:478 ../../../AMDGPUModifierSyntax.rst:491
#: ../../../AMDGPUModifierSyntax.rst:518 ../../../AMDGPUModifierSyntax.rst:533
#: ../../../AMDGPUModifierSyntax.rst:549 ../../../AMDGPUModifierSyntax.rst:581
#: ../../../AMDGPUModifierSyntax.rst:597 ../../../AMDGPUModifierSyntax.rst:610
#: ../../../AMDGPUModifierSyntax.rst:625 ../../../AMDGPUModifierSyntax.rst:641
#: ../../../AMDGPUModifierSyntax.rst:656 ../../../AMDGPUModifierSyntax.rst:676
#: ../../../AMDGPUModifierSyntax.rst:693 ../../../AMDGPUModifierSyntax.rst:709
#: ../../../AMDGPUModifierSyntax.rst:722 ../../../AMDGPUModifierSyntax.rst:771
#: ../../../AMDGPUModifierSyntax.rst:789 ../../../AMDGPUModifierSyntax.rst:814
#: ../../../AMDGPUModifierSyntax.rst:847 ../../../AMDGPUModifierSyntax.rst:866
#: ../../../AMDGPUModifierSyntax.rst:998 ../../../AMDGPUModifierSyntax.rst:1027
#: ../../../AMDGPUModifierSyntax.rst:1051
#: ../../../AMDGPUModifierSyntax.rst:1078
#: ../../../AMDGPUModifierSyntax.rst:1119
#: ../../../AMDGPUModifierSyntax.rst:1156
#: ../../../AMDGPUModifierSyntax.rst:1198
#: ../../../AMDGPUModifierSyntax.rst:1225
#: ../../../AMDGPUModifierSyntax.rst:1256
#: ../../../AMDGPUModifierSyntax.rst:1283
#: ../../../AMDGPUModifierSyntax.rst:1303
#: ../../../AMDGPUModifierSyntax.rst:1339
#: ../../../AMDGPUModifierSyntax.rst:1360
#: ../../../AMDGPUModifierSyntax.rst:1375
#: ../../../AMDGPUModifierSyntax.rst:1394
#: ../../../AMDGPUModifierSyntax.rst:1435
#: ../../../AMDGPUModifierSyntax.rst:1469
#: ../../../AMDGPUModifierSyntax.rst:1499
#: ../../../AMDGPUModifierSyntax.rst:1536
#: ../../../AMDGPUModifierSyntax.rst:1558
#: ../../../AMDGPUModifierSyntax.rst:1591
#: ../../../AMDGPUModifierSyntax.rst:1619
#: ../../../AMDGPUModifierSyntax.rst:1677
#: ../../../AMDGPUModifierSyntax.rst:1710
#: ../../../AMDGPUModifierSyntax.rst:1748
#: ../../../AMDGPUModifierSyntax.rst:1786
#: ../../../AMDGPUModifierSyntax.rst:1840
#: ../../../AMDGPUModifierSyntax.rst:1872
#: ../../../AMDGPUModifierSyntax.rst:1915
#: ../../../AMDGPUModifierSyntax.rst:1932
#: ../../../AMDGPUModifierSyntax.rst:1949
msgid "Syntax"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:40
msgid "offset0:{0..0xFF}"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:40 ../../../AMDGPUModifierSyntax.rst:65
msgid ""
"Specifies an unsigned 8-bit offset as a positive :ref:`integer number "
"<amdgpu_synid_integer_number>` or an :ref:`absolute "
"expression<amdgpu_synid_absolute_expression>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:45 ../../../AMDGPUModifierSyntax.rst:70
#: ../../../AMDGPUModifierSyntax.rst:95 ../../../AMDGPUModifierSyntax.rst:163
#: ../../../AMDGPUModifierSyntax.rst:252 ../../../AMDGPUModifierSyntax.rst:276
#: ../../../AMDGPUModifierSyntax.rst:303 ../../../AMDGPUModifierSyntax.rst:330
#: ../../../AMDGPUModifierSyntax.rst:404 ../../../AMDGPUModifierSyntax.rst:729
#: ../../../AMDGPUModifierSyntax.rst:827 ../../../AMDGPUModifierSyntax.rst:961
#: ../../../AMDGPUModifierSyntax.rst:1032
#: ../../../AMDGPUModifierSyntax.rst:1098
#: ../../../AMDGPUModifierSyntax.rst:1136
#: ../../../AMDGPUModifierSyntax.rst:1177
#: ../../../AMDGPUModifierSyntax.rst:1207
#: ../../../AMDGPUModifierSyntax.rst:1237
#: ../../../AMDGPUModifierSyntax.rst:1266
#: ../../../AMDGPUModifierSyntax.rst:1440
#: ../../../AMDGPUModifierSyntax.rst:1480
#: ../../../AMDGPUModifierSyntax.rst:1509
#: ../../../AMDGPUModifierSyntax.rst:1568
#: ../../../AMDGPUModifierSyntax.rst:1601
#: ../../../AMDGPUModifierSyntax.rst:1636
#: ../../../AMDGPUModifierSyntax.rst:1688
#: ../../../AMDGPUModifierSyntax.rst:1721
#: ../../../AMDGPUModifierSyntax.rst:1759
#: ../../../AMDGPUModifierSyntax.rst:1797
#: ../../../AMDGPUModifierSyntax.rst:1849
#: ../../../AMDGPUModifierSyntax.rst:1881
msgid "Examples:"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:56
msgid "offset1"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:58
msgid "Specifies second 8-bit offset, in bytes. The default value is 0."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:65
msgid "offset1:{0..0xFF}"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:81
msgid "offset"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:83
msgid "Specifies a 16-bit offset, in bytes. The default value is 0."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:85
msgid "Used with DS instructions that expect a single address."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:90 ../../../AMDGPUModifierSyntax.rst:116
msgid "offset:{0..0xFFFF}"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:90
msgid ""
"Specifies an unsigned 16-bit offset as a positive :ref:`integer number "
"<amdgpu_synid_integer_number>` or an :ref:`absolute "
"expression<amdgpu_synid_absolute_expression>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:106
msgid "swizzle pattern"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:108
msgid ""
"This is a special modifier which may be used with *ds_swizzle_b32* "
"instruction only. It specifies a swizzle pattern in numeric or symbolic "
"form. The default value is 0."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:111
msgid "See AMD documentation for more information."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:116
msgid "Specifies a 16-bit swizzle pattern."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:117
msgid "offset:swizzle(QUAD_PERM,{0..3},{0..3},{0..3},{0..3})"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:117
msgid "Specifies a quad permute mode pattern"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:119
msgid "Each number is a lane *id*."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:120
msgid "offset:swizzle(BITMASK_PERM, \"<mask>\")"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:120
msgid "Specifies a bitmask permute mode pattern."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:122
msgid ""
"The pattern converts a 5-bit lane *id* to another lane *id* with which the "
"lane interacts."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:125
msgid ""
"*mask* is a 5 character sequence which specifies how to transform the bits "
"of the lane *id*."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:129
msgid "The following characters are allowed:"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:131
msgid "\"0\" - set bit to 0."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:133
msgid "\"1\" - set bit to 1."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:135
msgid "\"p\" - preserve bit."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:137
msgid "\"i\" - inverse bit."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:139
msgid "offset:swizzle(BROADCAST,{2..32},{0..N})"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:139 ../../../AMDGPUModifierSyntax.rst:1912
msgid "Specifies a broadcast mode."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:141
msgid "Broadcasts the value of any particular lane to all lanes in its group."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:144
msgid ""
"The first numeric parameter is a group size and must be equal to 2, 4, 8, 16 "
"or 32."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:147
msgid "The second numeric parameter is an index of the lane being broadcasted."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:150
msgid "The index must not exceed group size."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:151
msgid "offset:swizzle(SWAP,{1..16})"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:151
msgid "Specifies a swap mode."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:153
msgid "Swaps the neighboring groups of 1, 2, 4, 8 or 16 lanes."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:155
msgid "offset:swizzle(REVERSE,{2..32})"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:155
msgid "Specifies a reverse mode."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:157
msgid "Reverses the lanes for groups of 2, 4, 8, 16 or 32 lanes."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:160 ../../../AMDGPUModifierSyntax.rst:1057
#: ../../../AMDGPUModifierSyntax.rst:1094
#: ../../../AMDGPUModifierSyntax.rst:1132
#: ../../../AMDGPUModifierSyntax.rst:1173
#: ../../../AMDGPUModifierSyntax.rst:1203
#: ../../../AMDGPUModifierSyntax.rst:1311
#: ../../../AMDGPUModifierSyntax.rst:1476
#: ../../../AMDGPUModifierSyntax.rst:1505
#: ../../../AMDGPUModifierSyntax.rst:1565
#: ../../../AMDGPUModifierSyntax.rst:1684
#: ../../../AMDGPUModifierSyntax.rst:1717
#: ../../../AMDGPUModifierSyntax.rst:1755
#: ../../../AMDGPUModifierSyntax.rst:1793
#: ../../../AMDGPUModifierSyntax.rst:1845
#: ../../../AMDGPUModifierSyntax.rst:1877
msgid ""
"Note: numeric values may be specified as either :ref:`integer "
"numbers<amdgpu_synid_integer_number>` or :ref:`absolute "
"expressions<amdgpu_synid_absolute_expression>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:178 ../../../AMDGPUModifierSyntax.rst:185
msgid "gds"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:180
msgid "Specifies whether to use GDS or LDS memory (LDS is the default)."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:185
msgid "Use GDS memory."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:190
msgid "EXP Modifiers"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:195 ../../../AMDGPUModifierSyntax.rst:203
msgid "done"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:197
msgid ""
"Specifies if this is the last export from the shader to the target. By "
"default, *exp* instruction does not finish an export sequence."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:203
msgid "Indicates the last export operation."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:209 ../../../AMDGPUModifierSyntax.rst:216
msgid "compr"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:211
msgid ""
"Indicates if the data are compressed (data are not compressed by default)."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:216
msgid "Data are compressed."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:222 ../../../AMDGPUModifierSyntax.rst:229
msgid "vm"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:224
msgid "Specifies valid mask flag state (off by default)."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:229
msgid "Set valid mask flag."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:233
msgid "FLAT Modifiers"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:238 ../../../AMDGPUModifierSyntax.rst:717
msgid "offset12"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:240 ../../../AMDGPUModifierSyntax.rst:719
msgid ""
"Specifies an immediate unsigned 12-bit offset, in bytes. The default value "
"is 0."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:242
msgid "Cannot be used with *global/scratch* opcodes. GFX9 only."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:247
msgid "offset:{0..4095}"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:247 ../../../AMDGPUModifierSyntax.rst:724
msgid ""
"Specifies a 12-bit unsigned offset as a positive :ref:`integer number "
"<amdgpu_synid_integer_number>` or an :ref:`absolute "
"expression<amdgpu_synid_absolute_expression>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:262
msgid "offset13s"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:264
msgid ""
"Specifies an immediate signed 13-bit offset, in bytes. The default value is "
"0."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:266
msgid "Can be used with *global/scratch* opcodes only. GFX9 only."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:271
msgid "offset:{-4096..4095}"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:271
msgid ""
"Specifies a 13-bit signed offset as an :ref:`integer number "
"<amdgpu_synid_integer_number>` or an :ref:`absolute "
"expression<amdgpu_synid_absolute_expression>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:287
msgid "offset12s"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:289
msgid ""
"Specifies an immediate signed 12-bit offset, in bytes. The default value is "
"0."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:291
msgid "Can be used with *global/scratch* opcodes only."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:293 ../../../AMDGPUModifierSyntax.rst:320
#: ../../../AMDGPUModifierSyntax.rst:530 ../../../AMDGPUModifierSyntax.rst:578
#: ../../../AMDGPUModifierSyntax.rst:1006
#: ../../../AMDGPUModifierSyntax.rst:1016
#: ../../../AMDGPUModifierSyntax.rst:1048
#: ../../../AMDGPUModifierSyntax.rst:1300
#: ../../../AMDGPUModifierSyntax.rst:1496
msgid "GFX10 only."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:298
msgid "offset:{-2048..2047}"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:298
msgid ""
"Specifies a 12-bit signed offset as an :ref:`integer number "
"<amdgpu_synid_integer_number>` or an :ref:`absolute "
"expression<amdgpu_synid_absolute_expression>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:314
msgid "offset11"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:316
msgid ""
"Specifies an immediate unsigned 11-bit offset, in bytes. The default value "
"is 0."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:318
msgid "Cannot be used with *global/scratch* opcodes."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:325
msgid "offset:{0..2047}"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:325
msgid ""
"Specifies an 11-bit unsigned offset as a positive :ref:`integer number "
"<amdgpu_synid_integer_number>` or an :ref:`absolute "
"expression<amdgpu_synid_absolute_expression>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:338 ../../../AMDGPUModifierSyntax.rst:562
#: ../../../AMDGPUModifierSyntax.rst:572 ../../../AMDGPUModifierSyntax.rst:583
#: ../../../AMDGPUModifierSyntax.rst:752 ../../../AMDGPUModifierSyntax.rst:982
msgid "dlc"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:340 ../../../AMDGPUModifierSyntax.rst:564
#: ../../../AMDGPUModifierSyntax.rst:754 ../../../AMDGPUModifierSyntax.rst:984
msgid "See a description :ref:`here<amdgpu_synid_dlc>`. GFX10 only."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:343 ../../../AMDGPUModifierSyntax.rst:426
#: ../../../AMDGPUModifierSyntax.rst:589 ../../../AMDGPUModifierSyntax.rst:599
#: ../../../AMDGPUModifierSyntax.rst:737 ../../../AMDGPUModifierSyntax.rst:972
msgid "glc"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:345 ../../../AMDGPUModifierSyntax.rst:428
#: ../../../AMDGPUModifierSyntax.rst:739 ../../../AMDGPUModifierSyntax.rst:974
msgid "See a description :ref:`here<amdgpu_synid_glc>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:348 ../../../AMDGPUModifierSyntax.rst:605
#: ../../../AMDGPUModifierSyntax.rst:612 ../../../AMDGPUModifierSyntax.rst:747
msgid "lds"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:350
msgid "See a description :ref:`here<amdgpu_synid_lds>`. GFX10 only."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:353 ../../../AMDGPUModifierSyntax.rst:431
#: ../../../AMDGPUModifierSyntax.rst:634 ../../../AMDGPUModifierSyntax.rst:643
#: ../../../AMDGPUModifierSyntax.rst:742
msgid "slc"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:355 ../../../AMDGPUModifierSyntax.rst:433
#: ../../../AMDGPUModifierSyntax.rst:744
msgid "See a description :ref:`here<amdgpu_synid_slc>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:358 ../../../AMDGPUModifierSyntax.rst:453
#: ../../../AMDGPUModifierSyntax.rst:649 ../../../AMDGPUModifierSyntax.rst:658
#: ../../../AMDGPUModifierSyntax.rst:757
msgid "tfe"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:360 ../../../AMDGPUModifierSyntax.rst:455
#: ../../../AMDGPUModifierSyntax.rst:759
msgid "See a description :ref:`here<amdgpu_synid_tfe>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:363 ../../../AMDGPUModifierSyntax.rst:618
#: ../../../AMDGPUModifierSyntax.rst:627 ../../../AMDGPUModifierSyntax.rst:977
msgid "nv"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:365
msgid "See a description :ref:`here<amdgpu_synid_nv>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:368
msgid "MIMG Modifiers"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:373
msgid "dmask"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:375
msgid ""
"Specifies which channels (image components) are used by the operation. By "
"default, no channels are used."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:381
msgid "dmask:{0..15}"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:381
msgid ""
"Specifies image channels as a positive :ref:`integer number "
"<amdgpu_synid_integer_number>` or an :ref:`absolute "
"expression<amdgpu_synid_absolute_expression>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:385
msgid "Each bit corresponds to one of 4 image components (RGBA)."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:387
msgid ""
"If the specified bit value is 0, the component is not used, value 1 means "
"that the component is used."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:391
msgid "This modifier has some limitations depending on instruction kind:"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:394
msgid "Instruction Kind"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:394
msgid "Valid dmask Values"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:396
msgid "32-bit atomic *cmpswap*"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:396 ../../../AMDGPUModifierSyntax.rst:399
msgid "0x3"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:397
msgid "32-bit atomic instructions except for *cmpswap*"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:397
msgid "0x1"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:398
msgid "64-bit atomic *cmpswap*"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:398
msgid "0xF"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:399
msgid "64-bit atomic instructions except for *cmpswap*"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:400
msgid "*gather4*"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:400
msgid "0x1, 0x2, 0x4, 0x8"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:401
msgid "Other instructions"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:401
msgid "any value"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:415 ../../../AMDGPUModifierSyntax.rst:422
msgid "unorm"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:417
msgid ""
"Specifies whether the address is normalized or not (the address is "
"normalized by default)."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:422
msgid "Force the address to be unnormalized."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:438 ../../../AMDGPUModifierSyntax.rst:447
msgid "r128"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:440
msgid "Specifies texture resource size. The default size is 256 bits."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:442
msgid "GFX7, GFX8 and GFX10 only."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:447
msgid "Specifies 128 bits texture resource size."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:450
msgid ""
"Using this modifier should decrease *rsrc* operand size from 8 to 4 dwords, "
"but assembler does not currently support this feature."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:460 ../../../AMDGPUModifierSyntax.rst:467
msgid "lwe"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:462
msgid "Specifies LOD warning status (LOD warning is disabled by default)."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:467
msgid "Enables LOD warning."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:473 ../../../AMDGPUModifierSyntax.rst:480
msgid "da"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:475
msgid ""
"Specifies if an array index must be sent to TA. By default, array index is "
"not sent."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:480
msgid "Send an array-index to TA."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:486 ../../../AMDGPUModifierSyntax.rst:493
msgid "d16"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:488
msgid ""
"Specifies data size: 16 or 32 bits (32 bits by default). Not supported by "
"GFX7."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:493
msgid "Enables 16-bits data mode."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:495
msgid ""
"On loads, convert data in memory to 16-bit format before storing it in VGPRs."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:498
msgid ""
"For stores, convert 16-bit data in VGPRs to 32 bits before going to memory."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:501
msgid ""
"Note that GFX8.0 does not support data packing. Each 16-bit data element "
"occupies 1 VGPR."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:504
msgid ""
"GFX8.1, GFX9 and GFX10 support data packing. Each pair of 16-bit data "
"elements occupies 1 VGPR."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:512 ../../../AMDGPUModifierSyntax.rst:520
msgid "a16"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:514
msgid ""
"Specifies size of image address components: 16 or 32 bits (32 bits by "
"default). GFX9 and GFX10 only."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:520
msgid "Enables 16-bits image address components."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:526
msgid "dim"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:528
msgid ""
"Specifies surface dimension. This is a mandatory modifier. There is no "
"default value."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:535
msgid "dim:1D"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:535 ../../../AMDGPUModifierSyntax.rst:551
msgid "One-dimensional image."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:536
msgid "dim:2D"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:536 ../../../AMDGPUModifierSyntax.rst:552
msgid "Two-dimensional image."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:537
msgid "dim:3D"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:537 ../../../AMDGPUModifierSyntax.rst:553
msgid "Three-dimensional image."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:538
msgid "dim:CUBE"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:538 ../../../AMDGPUModifierSyntax.rst:554
msgid "Cubemap array."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:539
msgid "dim:1D_ARRAY"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:539 ../../../AMDGPUModifierSyntax.rst:555
msgid "One-dimensional image array."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:540
msgid "dim:2D_ARRAY"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:540 ../../../AMDGPUModifierSyntax.rst:556
msgid "Two-dimensional image array."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:541
msgid "dim:2D_MSAA"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:541 ../../../AMDGPUModifierSyntax.rst:557
msgid "Two-dimensional multi-sample auto-aliasing image."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:542
msgid "dim:2D_MSAA_ARRAY"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:542 ../../../AMDGPUModifierSyntax.rst:558
msgid "Two-dimensional multi-sample auto-aliasing image array."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:545
msgid ""
"The following table defines an alternative syntax which is supported for "
"compatibility with SP3 assembler:"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:551
msgid "dim:SQ_RSRC_IMG_1D"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:552
msgid "dim:SQ_RSRC_IMG_2D"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:553
msgid "dim:SQ_RSRC_IMG_3D"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:554
msgid "dim:SQ_RSRC_IMG_CUBE"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:555
msgid "dim:SQ_RSRC_IMG_1D_ARRAY"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:556
msgid "dim:SQ_RSRC_IMG_2D_ARRAY"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:557
msgid "dim:SQ_RSRC_IMG_2D_MSAA"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:558
msgid "dim:SQ_RSRC_IMG_2D_MSAA_ARRAY"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:567
msgid "Miscellaneous Modifiers"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:574
msgid ""
"Controls device level cache policy for memory operations. Used for "
"synchronization. When specified, forces operation to bypass device level "
"cache making the operation device level coherent. By default, instructions "
"use device level cache."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:583
msgid "Bypass device level cache."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:591
msgid ""
"This modifier has different meaning for loads, stores, and atomic "
"operations. The default value is off (0)."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:594 ../../../AMDGPUModifierSyntax.rst:638
#: ../../../AMDGPUModifierSyntax.rst:653
msgid "See AMD documentation for details."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:599
msgid "Set glc bit to 1."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:607
msgid "Specifies where to store the result: VGPRs or LDS (VGPRs by default)."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:612
msgid "Store result in LDS."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:620
msgid ""
"Specifies if instruction is operating on non-volatile memory. By default, "
"memory is volatile."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:622
msgid "GFX9 only."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:627
msgid "Indicates that instruction operates on non-volatile memory."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:636
msgid "Specifies cache policy. The default value is off (0)."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:643
msgid "Set slc bit to 1."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:651
msgid ""
"Controls access to partially resident textures. The default value is off (0)."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:658
msgid "Set tfe bit to 1."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:662
msgid "MUBUF/MTBUF Modifiers"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:667 ../../../AMDGPUModifierSyntax.rst:678
msgid "idxen"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:669
msgid ""
"Specifies whether address components include an index. By default, no "
"components are used."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:671
msgid "Can be used together with :ref:`offen<amdgpu_synid_offen>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:673 ../../../AMDGPUModifierSyntax.rst:690
msgid "Cannot be used with :ref:`addr64<amdgpu_synid_addr64>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:678
msgid "Address components include an index."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:684 ../../../AMDGPUModifierSyntax.rst:695
msgid "offen"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:686
msgid ""
"Specifies whether address components include an offset. By default, no "
"components are used."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:688
msgid "Can be used together with :ref:`idxen<amdgpu_synid_idxen>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:695
msgid "Address components include an offset."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:701 ../../../AMDGPUModifierSyntax.rst:711
msgid "addr64"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:703
msgid ""
"Specifies whether a 64-bit address is used. By default, no address is used."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:705
msgid ""
"GFX7 only. Cannot be used with :ref:`offen<amdgpu_synid_offen>` and :ref:"
"`idxen<amdgpu_synid_idxen>` modifiers."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:711
msgid "A 64-bit address is used."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:724
msgid "offset:{0..0xFFF}"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:749
msgid "See a description :ref:`here<amdgpu_synid_lds>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:764
msgid "fmt"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:766
msgid ""
"Specifies data and numeric formats used by the operation. The default "
"numeric format is BUF_NUM_FORMAT_UNORM. The default data format is "
"BUF_DATA_FORMAT_8."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:773 ../../../AMDGPUModifierSyntax.rst:849
msgid "format:{0..127}"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:773
msgid ""
"Use format specified as either an :ref:`integer "
"number<amdgpu_synid_integer_number>` or an :ref:`absolute "
"expression<amdgpu_synid_absolute_expression>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:776
msgid "format:[<data format>]"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:776
msgid "Use the specified data format and default numeric format."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:778
msgid "format:[<numeric format>]"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:778
msgid "Use the specified numeric format and default data format."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:780
msgid "format:[<data format>, <numeric format>]"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:780 ../../../AMDGPUModifierSyntax.rst:781
msgid "Use the specified data and numeric formats."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:781
msgid "format:[<numeric format>, <data format>]"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:786
msgid "Supported data formats are defined in the following table:"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:789 ../../../AMDGPUModifierSyntax.rst:814
msgid "Note"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:791 ../../../AMDGPUModifierSyntax.rst:868
msgid "BUF_DATA_FORMAT_INVALID"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:792 ../../../AMDGPUModifierSyntax.rst:870
#: ../../../AMDGPUModifierSyntax.rst:871 ../../../AMDGPUModifierSyntax.rst:872
#: ../../../AMDGPUModifierSyntax.rst:873 ../../../AMDGPUModifierSyntax.rst:874
#: ../../../AMDGPUModifierSyntax.rst:875
msgid "BUF_DATA_FORMAT_8"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:792 ../../../AMDGPUModifierSyntax.rst:816
msgid "Default value."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:793 ../../../AMDGPUModifierSyntax.rst:877
#: ../../../AMDGPUModifierSyntax.rst:878 ../../../AMDGPUModifierSyntax.rst:879
#: ../../../AMDGPUModifierSyntax.rst:880 ../../../AMDGPUModifierSyntax.rst:881
#: ../../../AMDGPUModifierSyntax.rst:882 ../../../AMDGPUModifierSyntax.rst:883
msgid "BUF_DATA_FORMAT_16"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:794 ../../../AMDGPUModifierSyntax.rst:885
#: ../../../AMDGPUModifierSyntax.rst:886 ../../../AMDGPUModifierSyntax.rst:887
#: ../../../AMDGPUModifierSyntax.rst:888 ../../../AMDGPUModifierSyntax.rst:889
#: ../../../AMDGPUModifierSyntax.rst:890
msgid "BUF_DATA_FORMAT_8_8"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:795 ../../../AMDGPUModifierSyntax.rst:892
#: ../../../AMDGPUModifierSyntax.rst:893 ../../../AMDGPUModifierSyntax.rst:894
msgid "BUF_DATA_FORMAT_32"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:796 ../../../AMDGPUModifierSyntax.rst:896
#: ../../../AMDGPUModifierSyntax.rst:897 ../../../AMDGPUModifierSyntax.rst:898
#: ../../../AMDGPUModifierSyntax.rst:899 ../../../AMDGPUModifierSyntax.rst:900
#: ../../../AMDGPUModifierSyntax.rst:901 ../../../AMDGPUModifierSyntax.rst:902
msgid "BUF_DATA_FORMAT_16_16"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:797 ../../../AMDGPUModifierSyntax.rst:904
#: ../../../AMDGPUModifierSyntax.rst:905 ../../../AMDGPUModifierSyntax.rst:906
#: ../../../AMDGPUModifierSyntax.rst:907 ../../../AMDGPUModifierSyntax.rst:908
#: ../../../AMDGPUModifierSyntax.rst:909 ../../../AMDGPUModifierSyntax.rst:910
msgid "BUF_DATA_FORMAT_10_11_11"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:798 ../../../AMDGPUModifierSyntax.rst:912
#: ../../../AMDGPUModifierSyntax.rst:913 ../../../AMDGPUModifierSyntax.rst:914
#: ../../../AMDGPUModifierSyntax.rst:915 ../../../AMDGPUModifierSyntax.rst:916
#: ../../../AMDGPUModifierSyntax.rst:917 ../../../AMDGPUModifierSyntax.rst:918
msgid "BUF_DATA_FORMAT_11_11_10"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:799 ../../../AMDGPUModifierSyntax.rst:920
#: ../../../AMDGPUModifierSyntax.rst:921 ../../../AMDGPUModifierSyntax.rst:922
#: ../../../AMDGPUModifierSyntax.rst:923 ../../../AMDGPUModifierSyntax.rst:924
#: ../../../AMDGPUModifierSyntax.rst:925
msgid "BUF_DATA_FORMAT_10_10_10_2"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:800 ../../../AMDGPUModifierSyntax.rst:927
#: ../../../AMDGPUModifierSyntax.rst:928 ../../../AMDGPUModifierSyntax.rst:929
#: ../../../AMDGPUModifierSyntax.rst:930 ../../../AMDGPUModifierSyntax.rst:931
#: ../../../AMDGPUModifierSyntax.rst:932
msgid "BUF_DATA_FORMAT_2_10_10_10"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:801 ../../../AMDGPUModifierSyntax.rst:934
#: ../../../AMDGPUModifierSyntax.rst:935 ../../../AMDGPUModifierSyntax.rst:936
#: ../../../AMDGPUModifierSyntax.rst:937 ../../../AMDGPUModifierSyntax.rst:938
#: ../../../AMDGPUModifierSyntax.rst:939
msgid "BUF_DATA_FORMAT_8_8_8_8"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:802 ../../../AMDGPUModifierSyntax.rst:941
#: ../../../AMDGPUModifierSyntax.rst:942 ../../../AMDGPUModifierSyntax.rst:943
msgid "BUF_DATA_FORMAT_32_32"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:803 ../../../AMDGPUModifierSyntax.rst:945
#: ../../../AMDGPUModifierSyntax.rst:946 ../../../AMDGPUModifierSyntax.rst:947
#: ../../../AMDGPUModifierSyntax.rst:948 ../../../AMDGPUModifierSyntax.rst:949
#: ../../../AMDGPUModifierSyntax.rst:950 ../../../AMDGPUModifierSyntax.rst:951
msgid "BUF_DATA_FORMAT_16_16_16_16"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:804 ../../../AMDGPUModifierSyntax.rst:953
#: ../../../AMDGPUModifierSyntax.rst:954 ../../../AMDGPUModifierSyntax.rst:955
msgid "BUF_DATA_FORMAT_32_32_32"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:805 ../../../AMDGPUModifierSyntax.rst:956
#: ../../../AMDGPUModifierSyntax.rst:957 ../../../AMDGPUModifierSyntax.rst:958
msgid "BUF_DATA_FORMAT_32_32_32_32"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:806
msgid "BUF_DATA_FORMAT_RESERVED_15"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:811
msgid "Supported numeric formats are defined below:"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:816 ../../../AMDGPUModifierSyntax.rst:868
#: ../../../AMDGPUModifierSyntax.rst:870 ../../../AMDGPUModifierSyntax.rst:877
#: ../../../AMDGPUModifierSyntax.rst:885 ../../../AMDGPUModifierSyntax.rst:896
#: ../../../AMDGPUModifierSyntax.rst:904 ../../../AMDGPUModifierSyntax.rst:912
#: ../../../AMDGPUModifierSyntax.rst:920 ../../../AMDGPUModifierSyntax.rst:927
#: ../../../AMDGPUModifierSyntax.rst:934 ../../../AMDGPUModifierSyntax.rst:945
msgid "BUF_NUM_FORMAT_UNORM"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:817 ../../../AMDGPUModifierSyntax.rst:871
#: ../../../AMDGPUModifierSyntax.rst:878 ../../../AMDGPUModifierSyntax.rst:886
#: ../../../AMDGPUModifierSyntax.rst:897 ../../../AMDGPUModifierSyntax.rst:905
#: ../../../AMDGPUModifierSyntax.rst:913 ../../../AMDGPUModifierSyntax.rst:921
#: ../../../AMDGPUModifierSyntax.rst:928 ../../../AMDGPUModifierSyntax.rst:935
#: ../../../AMDGPUModifierSyntax.rst:946
msgid "BUF_NUM_FORMAT_SNORM"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:818 ../../../AMDGPUModifierSyntax.rst:872
#: ../../../AMDGPUModifierSyntax.rst:879 ../../../AMDGPUModifierSyntax.rst:887
#: ../../../AMDGPUModifierSyntax.rst:898 ../../../AMDGPUModifierSyntax.rst:906
#: ../../../AMDGPUModifierSyntax.rst:914 ../../../AMDGPUModifierSyntax.rst:922
#: ../../../AMDGPUModifierSyntax.rst:929 ../../../AMDGPUModifierSyntax.rst:936
#: ../../../AMDGPUModifierSyntax.rst:947
msgid "BUF_NUM_FORMAT_USCALED"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:819 ../../../AMDGPUModifierSyntax.rst:873
#: ../../../AMDGPUModifierSyntax.rst:880 ../../../AMDGPUModifierSyntax.rst:888
#: ../../../AMDGPUModifierSyntax.rst:899 ../../../AMDGPUModifierSyntax.rst:907
#: ../../../AMDGPUModifierSyntax.rst:915 ../../../AMDGPUModifierSyntax.rst:923
#: ../../../AMDGPUModifierSyntax.rst:930 ../../../AMDGPUModifierSyntax.rst:937
#: ../../../AMDGPUModifierSyntax.rst:948
msgid "BUF_NUM_FORMAT_SSCALED"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:820 ../../../AMDGPUModifierSyntax.rst:874
#: ../../../AMDGPUModifierSyntax.rst:881 ../../../AMDGPUModifierSyntax.rst:889
#: ../../../AMDGPUModifierSyntax.rst:892 ../../../AMDGPUModifierSyntax.rst:900
#: ../../../AMDGPUModifierSyntax.rst:908 ../../../AMDGPUModifierSyntax.rst:916
#: ../../../AMDGPUModifierSyntax.rst:924 ../../../AMDGPUModifierSyntax.rst:931
#: ../../../AMDGPUModifierSyntax.rst:938 ../../../AMDGPUModifierSyntax.rst:941
#: ../../../AMDGPUModifierSyntax.rst:949 ../../../AMDGPUModifierSyntax.rst:953
#: ../../../AMDGPUModifierSyntax.rst:956
msgid "BUF_NUM_FORMAT_UINT"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:821 ../../../AMDGPUModifierSyntax.rst:875
#: ../../../AMDGPUModifierSyntax.rst:882 ../../../AMDGPUModifierSyntax.rst:890
#: ../../../AMDGPUModifierSyntax.rst:893 ../../../AMDGPUModifierSyntax.rst:901
#: ../../../AMDGPUModifierSyntax.rst:909 ../../../AMDGPUModifierSyntax.rst:917
#: ../../../AMDGPUModifierSyntax.rst:925 ../../../AMDGPUModifierSyntax.rst:932
#: ../../../AMDGPUModifierSyntax.rst:939 ../../../AMDGPUModifierSyntax.rst:942
#: ../../../AMDGPUModifierSyntax.rst:950 ../../../AMDGPUModifierSyntax.rst:954
#: ../../../AMDGPUModifierSyntax.rst:957
msgid "BUF_NUM_FORMAT_SINT"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:822
msgid "BUF_NUM_FORMAT_SNORM_OGL"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:822
msgid "GFX7 only."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:823
msgid "BUF_NUM_FORMAT_RESERVED_6"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:823
msgid "GFX8 and GFX9 only."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:824 ../../../AMDGPUModifierSyntax.rst:883
#: ../../../AMDGPUModifierSyntax.rst:894 ../../../AMDGPUModifierSyntax.rst:902
#: ../../../AMDGPUModifierSyntax.rst:910 ../../../AMDGPUModifierSyntax.rst:918
#: ../../../AMDGPUModifierSyntax.rst:943 ../../../AMDGPUModifierSyntax.rst:951
#: ../../../AMDGPUModifierSyntax.rst:955 ../../../AMDGPUModifierSyntax.rst:958
msgid "BUF_NUM_FORMAT_FLOAT"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:840
msgid "ufmt"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:842
msgid ""
"Specifies a unified format used by the operation. The default format is "
"BUF_FMT_8_UNORM. GFX10 only."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:849
msgid ""
"Use unified format specified as either an :ref:`integer "
"number<amdgpu_synid_integer_number>` or an :ref:`absolute "
"expression<amdgpu_synid_absolute_expression>`. Note that unified format "
"numbers are not compatible with format numbers used for pre-GFX10 ISA."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:854
msgid "format:[<unified format>]"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:854
msgid "Use the specified unified format."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:857
msgid ""
"Unified format is a replacement for :ref:`data<amdgpu_synid_format_data>` "
"and :ref:`numeric<amdgpu_synid_format_num>` formats. For compatibility with "
"older ISA, :ref:`syntax with data and numeric formats<amdgpu_synid_fmt>` is "
"still accepted provided that the combination of formats can be mapped to a "
"unified format."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:862
msgid ""
"Supported unified formats and equivalent combinations of data and numeric "
"formats are defined below:"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:866
msgid "Equivalent Data Format"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:866
msgid "Equivalent Numeric Format"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:868
msgid "BUF_FMT_INVALID"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:870
msgid "BUF_FMT_8_UNORM"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:871
msgid "BUF_FMT_8_SNORM"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:872
msgid "BUF_FMT_8_USCALED"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:873
msgid "BUF_FMT_8_SSCALED"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:874
msgid "BUF_FMT_8_UINT"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:875
msgid "BUF_FMT_8_SINT"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:877
msgid "BUF_FMT_16_UNORM"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:878
msgid "BUF_FMT_16_SNORM"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:879
msgid "BUF_FMT_16_USCALED"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:880
msgid "BUF_FMT_16_SSCALED"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:881
msgid "BUF_FMT_16_UINT"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:882
msgid "BUF_FMT_16_SINT"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:883
msgid "BUF_FMT_16_FLOAT"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:885
msgid "BUF_FMT_8_8_UNORM"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:886
msgid "BUF_FMT_8_8_SNORM"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:887
msgid "BUF_FMT_8_8_USCALED"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:888
msgid "BUF_FMT_8_8_SSCALED"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:889
msgid "BUF_FMT_8_8_UINT"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:890
msgid "BUF_FMT_8_8_SINT"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:892
msgid "BUF_FMT_32_UINT"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:893
msgid "BUF_FMT_32_SINT"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:894
msgid "BUF_FMT_32_FLOAT"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:896
msgid "BUF_FMT_16_16_UNORM"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:897
msgid "BUF_FMT_16_16_SNORM"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:898
msgid "BUF_FMT_16_16_USCALED"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:899
msgid "BUF_FMT_16_16_SSCALED"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:900
msgid "BUF_FMT_16_16_UINT"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:901
msgid "BUF_FMT_16_16_SINT"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:902
msgid "BUF_FMT_16_16_FLOAT"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:904
msgid "BUF_FMT_10_11_11_UNORM"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:905
msgid "BUF_FMT_10_11_11_SNORM"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:906
msgid "BUF_FMT_10_11_11_USCALED"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:907
msgid "BUF_FMT_10_11_11_SSCALED"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:908
msgid "BUF_FMT_10_11_11_UINT"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:909
msgid "BUF_FMT_10_11_11_SINT"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:910
msgid "BUF_FMT_10_11_11_FLOAT"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:912
msgid "BUF_FMT_11_11_10_UNORM"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:913
msgid "BUF_FMT_11_11_10_SNORM"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:914
msgid "BUF_FMT_11_11_10_USCALED"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:915
msgid "BUF_FMT_11_11_10_SSCALED"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:916
msgid "BUF_FMT_11_11_10_UINT"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:917
msgid "BUF_FMT_11_11_10_SINT"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:918
msgid "BUF_FMT_11_11_10_FLOAT"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:920
msgid "BUF_FMT_10_10_10_2_UNORM"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:921
msgid "BUF_FMT_10_10_10_2_SNORM"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:922
msgid "BUF_FMT_10_10_10_2_USCALED"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:923
msgid "BUF_FMT_10_10_10_2_SSCALED"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:924
msgid "BUF_FMT_10_10_10_2_UINT"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:925
msgid "BUF_FMT_10_10_10_2_SINT"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:927
msgid "BUF_FMT_2_10_10_10_UNORM"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:928
msgid "BUF_FMT_2_10_10_10_SNORM"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:929
msgid "BUF_FMT_2_10_10_10_USCALED"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:930
msgid "BUF_FMT_2_10_10_10_SSCALED"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:931
msgid "BUF_FMT_2_10_10_10_UINT"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:932
msgid "BUF_FMT_2_10_10_10_SINT"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:934
msgid "BUF_FMT_8_8_8_8_UNORM"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:935
msgid "BUF_FMT_8_8_8_8_SNORM"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:936
msgid "BUF_FMT_8_8_8_8_USCALED"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:937
msgid "BUF_FMT_8_8_8_8_SSCALED"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:938
msgid "BUF_FMT_8_8_8_8_UINT"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:939
msgid "BUF_FMT_8_8_8_8_SINT"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:941
msgid "BUF_FMT_32_32_UINT"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:942
msgid "BUF_FMT_32_32_SINT"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:943
msgid "BUF_FMT_32_32_FLOAT"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:945
msgid "BUF_FMT_16_16_16_16_UNORM"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:946
msgid "BUF_FMT_16_16_16_16_SNORM"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:947
msgid "BUF_FMT_16_16_16_16_USCALED"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:948
msgid "BUF_FMT_16_16_16_16_SSCALED"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:949
msgid "BUF_FMT_16_16_16_16_UINT"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:950
msgid "BUF_FMT_16_16_16_16_SINT"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:951
msgid "BUF_FMT_16_16_16_16_FLOAT"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:953
msgid "BUF_FMT_32_32_32_UINT"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:954
msgid "BUF_FMT_32_32_32_SINT"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:955
msgid "BUF_FMT_32_32_32_FLOAT"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:956
msgid "BUF_FMT_32_32_32_32_UINT"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:957
msgid "BUF_FMT_32_32_32_32_SINT"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:958
msgid "BUF_FMT_32_32_32_32_FLOAT"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:969
msgid "SMRD/SMEM Modifiers"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:979
msgid "See a description :ref:`here<amdgpu_synid_nv>`. GFX9 only."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:987
msgid "VINTRP Modifiers"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:992 ../../../AMDGPUModifierSyntax.rst:1000
msgid "high"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:994
msgid ""
"Specifies which half of the LDS word to use. Low half of LDS word is used by "
"default. GFX9 and GFX10 only."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1000
msgid "Use high half of LDS word."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1004
msgid "DPP8 Modifiers"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1011
msgid "dpp8_sel"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1013
msgid ""
"Selects which lanes to pull data from, within a group of 8 lanes. This is a "
"mandatory modifier. There is no default value."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1018
msgid ""
"The *dpp8_sel* modifier must specify exactly 8 values. First value selects "
"which lane to read from to supply data into lane 0. Second value controls "
"lane 1 and so on."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1022
msgid ""
"Each value may be specified as either an :ref:`integer "
"number<amdgpu_synid_integer_number>` or an :ref:`absolute "
"expression<amdgpu_synid_absolute_expression>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1029
msgid "dpp8:[{0..7},{0..7},{0..7},{0..7},{0..7},{0..7},{0..7},{0..7}]"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1029
msgid "Select lanes to read from."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1042
#: ../../../AMDGPUModifierSyntax.rst:1294
msgid "fi"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1044
msgid ""
"Controls interaction with inactive lanes for *dpp8* instructions. The "
"default value is zero."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1046
#: ../../../AMDGPUModifierSyntax.rst:1298
msgid ""
"Note: *inactive* lanes are those whose :ref:`exec<amdgpu_synid_exec>` mask "
"bit is zero."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1053
#: ../../../AMDGPUModifierSyntax.rst:1305
msgid "fi:0"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1053
msgid "Fetch zero when accessing data from inactive lanes."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1054
#: ../../../AMDGPUModifierSyntax.rst:1308
msgid "fi:1"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1054
#: ../../../AMDGPUModifierSyntax.rst:1308
msgid "Fetch pre-exist values from inactive lanes."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1061
msgid "DPP Modifiers"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1063
#: ../../../AMDGPUModifierSyntax.rst:1317
#: ../../../AMDGPUModifierSyntax.rst:1412
msgid "GFX8, GFX9 and GFX10 only."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1068
msgid "dpp_ctrl"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1070
#: ../../../AMDGPUModifierSyntax.rst:1110
#: ../../../AMDGPUModifierSyntax.rst:1148
#: ../../../AMDGPUModifierSyntax.rst:1190
msgid ""
"Specifies how data are shared between threads. This is a mandatory modifier. "
"There is no default value."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1073
msgid ""
"GFX8 and GFX9 only. Use :ref:`dpp16_ctrl<amdgpu_synid_dpp16_ctrl>` for GFX10."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1075
#: ../../../AMDGPUModifierSyntax.rst:1153
#: ../../../AMDGPUModifierSyntax.rst:1195
msgid ""
"Note: the lanes of a wavefront are organized in four *rows* and four *banks*."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1080
#: ../../../AMDGPUModifierSyntax.rst:1121
#: ../../../AMDGPUModifierSyntax.rst:1158
msgid "quad_perm:[{0..3},{0..3},{0..3},{0..3}]"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1080
#: ../../../AMDGPUModifierSyntax.rst:1121
#: ../../../AMDGPUModifierSyntax.rst:1158
msgid "Full permute of 4 threads."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1081
#: ../../../AMDGPUModifierSyntax.rst:1122
#: ../../../AMDGPUModifierSyntax.rst:1159
msgid "row_mirror"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1081
#: ../../../AMDGPUModifierSyntax.rst:1122
#: ../../../AMDGPUModifierSyntax.rst:1159
msgid "Mirror threads within row."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1082
#: ../../../AMDGPUModifierSyntax.rst:1123
#: ../../../AMDGPUModifierSyntax.rst:1160
msgid "row_half_mirror"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1082
#: ../../../AMDGPUModifierSyntax.rst:1123
#: ../../../AMDGPUModifierSyntax.rst:1160
msgid "Mirror threads within 1/2 row (8 threads)."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1083
#: ../../../AMDGPUModifierSyntax.rst:1161
msgid "row_bcast:15"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1083
#: ../../../AMDGPUModifierSyntax.rst:1161
msgid "Broadcast 15th thread of each row to next row."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1084
#: ../../../AMDGPUModifierSyntax.rst:1162
msgid "row_bcast:31"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1084
#: ../../../AMDGPUModifierSyntax.rst:1162
msgid "Broadcast thread 31 to rows 2 and 3."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1085
#: ../../../AMDGPUModifierSyntax.rst:1163
msgid "wave_shl:1"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1085
#: ../../../AMDGPUModifierSyntax.rst:1163
msgid "Wavefront left shift by 1 thread."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1086
#: ../../../AMDGPUModifierSyntax.rst:1164
msgid "wave_rol:1"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1086
#: ../../../AMDGPUModifierSyntax.rst:1164
msgid "Wavefront left rotate by 1 thread."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1087
#: ../../../AMDGPUModifierSyntax.rst:1165
msgid "wave_shr:1"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1087
#: ../../../AMDGPUModifierSyntax.rst:1165
msgid "Wavefront right shift by 1 thread."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1088
#: ../../../AMDGPUModifierSyntax.rst:1166
msgid "wave_ror:1"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1088
#: ../../../AMDGPUModifierSyntax.rst:1166
msgid "Wavefront right rotate by 1 thread."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1089
#: ../../../AMDGPUModifierSyntax.rst:1127
#: ../../../AMDGPUModifierSyntax.rst:1167
msgid "row_shl:{1..15}"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1089
#: ../../../AMDGPUModifierSyntax.rst:1127
#: ../../../AMDGPUModifierSyntax.rst:1167
msgid "Row shift left by 1-15 threads."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1090
#: ../../../AMDGPUModifierSyntax.rst:1128
#: ../../../AMDGPUModifierSyntax.rst:1168
msgid "row_shr:{1..15}"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1090
#: ../../../AMDGPUModifierSyntax.rst:1128
#: ../../../AMDGPUModifierSyntax.rst:1168
msgid "Row shift right by 1-15 threads."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1091
#: ../../../AMDGPUModifierSyntax.rst:1129
#: ../../../AMDGPUModifierSyntax.rst:1169
msgid "row_ror:{1..15}"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1091
#: ../../../AMDGPUModifierSyntax.rst:1129
#: ../../../AMDGPUModifierSyntax.rst:1169
msgid "Row rotate right by 1-15 threads."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1108
msgid "dpp16_ctrl"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1113
msgid ""
"GFX10 only. Use :ref:`dpp_ctrl<amdgpu_synid_dpp_ctrl>` for GFX8 and GFX9."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1115
#: ../../../AMDGPUModifierSyntax.rst:1221
#: ../../../AMDGPUModifierSyntax.rst:1252
msgid ""
"Note: the lanes of a wavefront are organized in four *rows* and four "
"*banks*. (There are only two rows in *wave32* mode.)"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1124
msgid "row_share:{0..15}"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1124
msgid "Share the value from the specified lane with other lanes in the row."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1126
msgid "row_xmask:{0..15}"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1126
msgid "Fetch from XOR(current lane id, specified lane id)."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1146
msgid "dpp32_ctrl"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1151
msgid "May be used only with GFX90A 32-bit instructions."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1170
#: ../../../AMDGPUModifierSyntax.rst:1200
msgid "row_newbcast:{1..15}"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1170
#: ../../../AMDGPUModifierSyntax.rst:1200
msgid "Broadcast a thread within a row to the whole row."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1188
msgid "dpp64_ctrl"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1193
msgid "May be used only with GFX90A 64-bit instructions."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1217
msgid "row_mask"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1219
msgid ""
"Controls which rows are enabled for data sharing. By default, all rows are "
"enabled."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1227
msgid "row_mask:{0..15}"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1227
msgid ""
"Specifies a *row mask* as a positive :ref:`integer number "
"<amdgpu_synid_integer_number>` or an :ref:`absolute "
"expression<amdgpu_synid_absolute_expression>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1231
msgid ""
"Each of 4 bits in the mask controls one row (0 - disabled, 1 - enabled)."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1234
msgid "In *wave32* mode the values should be limited to 0..7."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1248
msgid "bank_mask"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1250
msgid ""
"Controls which banks are enabled for data sharing. By default, all banks are "
"enabled."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1258
msgid "bank_mask:{0..15}"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1258
msgid ""
"Specifies a *bank mask* as a positive :ref:`integer number "
"<amdgpu_synid_integer_number>` or an :ref:`absolute "
"expression<amdgpu_synid_absolute_expression>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1262
msgid ""
"Each of 4 bits in the mask controls one bank (0 - disabled, 1 - enabled)."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1277
msgid "bound_ctrl"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1279
msgid ""
"Controls data sharing when accessing an invalid lane. By default, data "
"sharing with invalid lanes is disabled."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1285
msgid "bound_ctrl:1"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1285
msgid "Enables data sharing with invalid lanes."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1287
msgid "Accessing data from an invalid lane will return zero."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1296
msgid ""
"Controls interaction with *inactive* lanes for *dpp16* instructions. The "
"default value is zero."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1305
msgid ""
"Interaction with inactive lanes is controlled by :ref:"
"`bound_ctrl<amdgpu_synid_bound_ctrl>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1315
msgid "SDWA Modifiers"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1320
#: ../../../AMDGPUModifierSyntax.rst:1518
#: ../../../AMDGPUModifierSyntax.rst:1538
#: ../../../AMDGPUModifierSyntax.rst:1805
#: ../../../AMDGPUModifierSyntax.rst:1898
msgid "clamp"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1322
#: ../../../AMDGPUModifierSyntax.rst:1807
#: ../../../AMDGPUModifierSyntax.rst:1900
msgid "See a description :ref:`here<amdgpu_synid_clamp>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1325
#: ../../../AMDGPUModifierSyntax.rst:1544
msgid "omod"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1327
msgid "See a description :ref:`here<amdgpu_synid_omod>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1329
#: ../../../AMDGPUModifierSyntax.rst:1466
#: ../../../AMDGPUModifierSyntax.rst:1660
#: ../../../AMDGPUModifierSyntax.rst:1820
msgid "GFX9 and GFX10 only."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1334
msgid "dst_sel"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1336
msgid ""
"Selects which bits in the destination are affected. By default, all bits are "
"affected."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1341
msgid "dst_sel:DWORD"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1341
#: ../../../AMDGPUModifierSyntax.rst:1377
#: ../../../AMDGPUModifierSyntax.rst:1396
msgid "Use bits 31:0."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1342
msgid "dst_sel:BYTE_0"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1342
#: ../../../AMDGPUModifierSyntax.rst:1378
#: ../../../AMDGPUModifierSyntax.rst:1397
msgid "Use bits 7:0."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1343
msgid "dst_sel:BYTE_1"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1343
#: ../../../AMDGPUModifierSyntax.rst:1379
#: ../../../AMDGPUModifierSyntax.rst:1398
msgid "Use bits 15:8."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1344
msgid "dst_sel:BYTE_2"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1344
#: ../../../AMDGPUModifierSyntax.rst:1380
#: ../../../AMDGPUModifierSyntax.rst:1399
msgid "Use bits 23:16."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1345
msgid "dst_sel:BYTE_3"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1345
#: ../../../AMDGPUModifierSyntax.rst:1381
#: ../../../AMDGPUModifierSyntax.rst:1400
msgid "Use bits 31:24."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1346
msgid "dst_sel:WORD_0"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1346
#: ../../../AMDGPUModifierSyntax.rst:1382
#: ../../../AMDGPUModifierSyntax.rst:1401
msgid "Use bits 15:0."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1347
msgid "dst_sel:WORD_1"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1347
#: ../../../AMDGPUModifierSyntax.rst:1383
#: ../../../AMDGPUModifierSyntax.rst:1402
msgid "Use bits 31:16."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1353
msgid "dst_unused"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1355
msgid ""
"Controls what to do with the bits in the destination which are not selected "
"by :ref:`dst_sel<amdgpu_synid_dst_sel>`. By default, unused bits are "
"preserved."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1362
msgid "dst_unused:UNUSED_PAD"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1362
msgid "Pad with zeros."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1363
msgid "dst_unused:UNUSED_SEXT"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1363
msgid "Sign-extend upper bits, zero lower bits."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1364
msgid "dst_unused:UNUSED_PRESERVE"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1364
msgid "Preserve bits."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1370
msgid "src0_sel"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1372
msgid ""
"Controls which bits in the src0 are used. By default, all bits are used."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1377
msgid "src0_sel:DWORD"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1378
msgid "src0_sel:BYTE_0"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1379
msgid "src0_sel:BYTE_1"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1380
msgid "src0_sel:BYTE_2"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1381
msgid "src0_sel:BYTE_3"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1382
msgid "src0_sel:WORD_0"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1383
msgid "src0_sel:WORD_1"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1389
msgid "src1_sel"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1391
msgid ""
"Controls which bits in the src1 are used. By default, all bits are used."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1396
msgid "src1_sel:DWORD"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1397
msgid "src1_sel:BYTE_0"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1398
msgid "src1_sel:BYTE_1"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1399
msgid "src1_sel:BYTE_2"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1400
msgid "src1_sel:BYTE_3"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1401
msgid "src1_sel:WORD_0"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1402
msgid "src1_sel:WORD_1"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1408
msgid "SDWA Operand Modifiers"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1410
#: ../../../AMDGPUModifierSyntax.rst:1580
msgid ""
"Operand modifiers are not used separately. They are applied to source "
"operands."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1415
#: ../../../AMDGPUModifierSyntax.rst:1585
#: ../../../AMDGPUModifierSyntax.rst:1888
msgid "abs"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1417
#: ../../../AMDGPUModifierSyntax.rst:1890
msgid "See a description :ref:`here<amdgpu_synid_abs>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1420
#: ../../../AMDGPUModifierSyntax.rst:1613
#: ../../../AMDGPUModifierSyntax.rst:1893
msgid "neg"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1422
#: ../../../AMDGPUModifierSyntax.rst:1895
msgid "See a description :ref:`here<amdgpu_synid_neg>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1427
msgid "sext"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1429
msgid ""
"Sign-extends value of a (sub-dword) operand to fill all 32 bits. Has no "
"effect for 32-bit operands."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1432
msgid "Valid for integer operands only."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1437
msgid "sext(<operand>)"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1437
msgid "Sign-extend operand value."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1448
msgid "VOP3 Modifiers"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1453
#: ../../../AMDGPUModifierSyntax.rst:1665
msgid "op_sel"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1455
msgid ""
"Selects the low [15:0] or high [31:16] operand bits for source and "
"destination operands. By default, low bits are used for all operands."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1458
msgid ""
"The number of values specified with the op_sel modifier must match the "
"number of instruction operands (both source and destination). First value "
"controls src0, second value controls src1 and so on, except that the last "
"value controls destination. The value 0 selects the low bits, while 1 "
"selects the high bits."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1463
msgid ""
"Note: op_sel modifier affects 16-bit operands only. For 32-bit operands the "
"value specified by op_sel must be 0."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1471
#: ../../../AMDGPUModifierSyntax.rst:1501
#: ../../../AMDGPUModifierSyntax.rst:1680
msgid "op_sel:[{0..1},{0..1}]"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1471
#: ../../../AMDGPUModifierSyntax.rst:1679
#: ../../../AMDGPUModifierSyntax.rst:1712
msgid "Select operand bits for instructions with 1 source operand."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1472
#: ../../../AMDGPUModifierSyntax.rst:1681
#: ../../../AMDGPUModifierSyntax.rst:1842
msgid "op_sel:[{0..1},{0..1},{0..1}]"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1472
#: ../../../AMDGPUModifierSyntax.rst:1680
#: ../../../AMDGPUModifierSyntax.rst:1713
msgid "Select operand bits for instructions with 2 source operands."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1473
msgid "op_sel:[{0..1},{0..1},{0..1},{0..1}]"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1473
#: ../../../AMDGPUModifierSyntax.rst:1681
#: ../../../AMDGPUModifierSyntax.rst:1714
msgid "Select operand bits for instructions with 3 source operands."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1490
msgid "dpp_op_sel"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1492
msgid ""
"Special version of *op_sel* used for *permlane* opcodes to specify dpp-like "
"mode bits - :ref:`fi<amdgpu_synid_fi16>` and :ref:"
"`bound_ctrl<amdgpu_synid_bound_ctrl>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1501
msgid ""
"First bit specifies :ref:`fi<amdgpu_synid_fi16>`, second bit specifies :ref:"
"`bound_ctrl<amdgpu_synid_bound_ctrl>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1520
msgid "Clamp meaning depends on instruction."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1522
msgid ""
"For *v_cmp* instructions, clamp modifier indicates that the compare signals "
"if a floating point exception occurs. By default, signaling is disabled. Not "
"supported by GFX7."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1526
msgid ""
"For integer operations, clamp modifier indicates that the result must be "
"clamped to the largest and smallest representable value. By default, there "
"is no clamping. Integer clamping is not supported by GFX7."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1530
msgid ""
"For floating point operations, clamp modifier indicates that the result must "
"be clamped to the range [0.0, 1.0]. By default, there is no clamping."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1533
msgid ""
"Note: clamp modifier is applied after :ref:`output "
"modifiers<amdgpu_synid_omod>` (if any)."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1538
msgid "Enables clamping (or signaling)."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1546
msgid ""
"Specifies if an output modifier must be applied to the result. By default, "
"no output modifiers are applied."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1549
msgid ""
"Note: output modifiers are applied before :ref:"
"`clamping<amdgpu_synid_clamp>` (if any)."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1551
msgid ""
"Output modifiers are valid for f32 and f64 floating point results only. They "
"must not be used with f16."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1554
msgid ""
"Note: *v_cvt_f16_f32* is an exception. This instruction produces f16 result "
"but accepts output modifiers."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1560
msgid "mul:2"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1560
msgid "Multiply the result by 2."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1561
msgid "mul:4"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1561
msgid "Multiply the result by 4."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1562
msgid "div:2"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1562
msgid "Multiply the result by 0.5."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1578
msgid "VOP3 Operand Modifiers"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1587
msgid ""
"Computes the absolute value of its operand. Must be applied before :ref:"
"`neg<amdgpu_synid_neg>` (if any). Valid for floating point operands only."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1593
msgid "abs(<operand>)"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1593
msgid "Get the absolute value of a floating-point operand."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1594
msgid "\\|<operand>|"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1594
#: ../../../AMDGPUModifierSyntax.rst:1624
msgid "The same as above (an SP3 syntax)."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1597
msgid ""
"Note: avoid using SP3 syntax with operands specified as expressions because "
"the trailing '|' may be misinterpreted. Such operands should be enclosed "
"into additional parentheses as shown in examples below."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1615
msgid ""
"Computes the negative value of its operand. Must be applied after :ref:"
"`abs<amdgpu_synid_abs>` (if any). Valid for floating point operands only."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1621
msgid "neg(<operand>)"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1621
msgid ""
"Get the negative value of a floating-point operand. The operand may include "
"an optional :ref:`abs<amdgpu_synid_abs>` modifier."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1624
msgid "-<operand>"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1627
msgid ""
"Note: SP3 syntax is supported with limitations because of a potential "
"ambiguity. Currently it is allowed in the following cases:"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1630
msgid "Before a register."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1631
msgid "Before an :ref:`abs<amdgpu_synid_abs>` modifier."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1632
msgid "Before an SP3 :ref:`abs<amdgpu_synid_abs>` modifier."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1634
msgid ""
"In all other cases \"-\" is handled as a part of an expression that follows "
"the sign."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1653
msgid "VOP3P Modifiers"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1655
msgid "This section describes modifiers of *regular* VOP3P instructions."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1657
msgid ""
"*v_mad_mix\\** and *v_fma_mix\\** instructions use these modifiers :ref:`in "
"a special manner<amdgpu_synid_mad_mix>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1667
msgid ""
"Selects the low [15:0] or high [31:16] operand bits as input to the "
"operation which results in the lower-half of the destination. By default, "
"low bits are used for all operands."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1671
#: ../../../AMDGPUModifierSyntax.rst:1832
msgid ""
"The number of values specified by the *op_sel* modifier must match the "
"number of source operands. First value controls src0, second value controls "
"src1 and so on."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1674
#: ../../../AMDGPUModifierSyntax.rst:1707
msgid "The value 0 selects the low bits, while 1 selects the high bits."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1679
msgid "op_sel:[{0..1}]"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1698
msgid "op_sel_hi"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1700
msgid ""
"Selects the low [15:0] or high [31:16] operand bits as input to the "
"operation which results in the upper-half of the destination. By default, "
"high bits are used for all operands."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1704
#: ../../../AMDGPUModifierSyntax.rst:1863
msgid ""
"The number of values specified by the *op_sel_hi* modifier must match the "
"number of source operands. First value controls src0, second value controls "
"src1 and so on."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1712
msgid "op_sel_hi:[{0..1}]"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1713
msgid "op_sel_hi:[{0..1},{0..1}]"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1714
#: ../../../AMDGPUModifierSyntax.rst:1874
msgid "op_sel_hi:[{0..1},{0..1},{0..1}]"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1731
msgid "neg_lo"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1733
msgid ""
"Specifies whether to change sign of operand values selected by :ref:"
"`op_sel<amdgpu_synid_op_sel>`. These values are then used as input to the "
"operation which results in the upper-half of the destination."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1737
#: ../../../AMDGPUModifierSyntax.rst:1775
msgid ""
"The number of values specified by this modifier must match the number of "
"source operands. First value controls src0, second value controls src1 and "
"so on."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1740
#: ../../../AMDGPUModifierSyntax.rst:1778
msgid ""
"The value 0 indicates that the corresponding operand value is used "
"unmodified, the value 1 indicates that negative value of the operand must be "
"used."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1743
#: ../../../AMDGPUModifierSyntax.rst:1781
msgid "By default, operand values are used unmodified."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1745
#: ../../../AMDGPUModifierSyntax.rst:1783
msgid "This modifier is valid for floating point operands only."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1750
msgid "neg_lo:[{0..1}]"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1750
#: ../../../AMDGPUModifierSyntax.rst:1788
msgid "Select affected operands for instructions with 1 source operand."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1751
msgid "neg_lo:[{0..1},{0..1}]"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1751
#: ../../../AMDGPUModifierSyntax.rst:1789
msgid "Select affected operands for instructions with 2 source operands."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1752
msgid "neg_lo:[{0..1},{0..1},{0..1}]"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1752
#: ../../../AMDGPUModifierSyntax.rst:1790
msgid "Select affected operands for instructions with 3 source operands."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1769
msgid "neg_hi"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1771
msgid ""
"Specifies whether to change sign of operand values selected by :ref:"
"`op_sel_hi<amdgpu_synid_op_sel_hi>`. These values are then used as input to "
"the operation which results in the upper-half of the destination."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1788
msgid "neg_hi:[{0..1}]"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1789
msgid "neg_hi:[{0..1},{0..1}]"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1790
msgid "neg_hi:[{0..1},{0..1},{0..1}]"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1812
msgid "VOP3P MAD_MIX/FMA_MIX Modifiers"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1814
msgid ""
"*v_mad_mix\\** and *v_fma_mix\\** instructions use *op_sel* and *op_sel_hi* "
"modifiers in a manner different from *regular* VOP3P instructions."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1818
msgid "See a description below."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1825
msgid "m_op_sel"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1827
msgid ""
"This operand has meaning only for 16-bit source operands as indicated by :"
"ref:`m_op_sel_hi<amdgpu_synid_mad_mix_op_sel_hi>`. It specifies to select "
"either the low [15:0] or high [31:16] operand bits as input to the operation."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1835
msgid ""
"The value 0 indicates the low bits, the value 1 indicates the high 16 bits."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1837
msgid "By default, low bits are used for all operands."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1842
msgid "Select location of each 16-bit source operand."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1858
msgid "m_op_sel_hi"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1860
msgid ""
"Selects the size of source operands: either 32 bits or 16 bits. By default, "
"32 bits are used for all source operands."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1866
msgid "The value 0 indicates 32 bits, the value 1 indicates 16 bits."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1868
msgid ""
"The location of 16 bits in the operand may be specified by :ref:"
"`m_op_sel<amdgpu_synid_mad_mix_op_sel>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1874
msgid "Select size of each source operand."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1903
msgid "VOP3P MFMA Modifiers"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1905
msgid "These modifiers may only be used with GFX908 and GFX90A."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1910
msgid "cbsz"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1917
msgid "cbsz:[{0..7}]"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1917
msgid "A broadcast mode."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1920
#: ../../../AMDGPUModifierSyntax.rst:1937
#: ../../../AMDGPUModifierSyntax.rst:1954
msgid ""
"Note: numeric value may be specified as either an :ref:`integer "
"number<amdgpu_synid_integer_number>` or an :ref:`absolute "
"expression<amdgpu_synid_absolute_expression>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1927
msgid "abid"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1929
msgid "Specifies matrix A group select."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1934
msgid "abid:[{0..15}]"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1934
msgid "Matrix A group select id."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1944
msgid "blgp"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1946
msgid "Specifies matrix B lane group pattern."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1951
msgid "blgp:[{0..7}]"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1951
msgid "Matrix B lane group pattern."
msgstr ""
