14:40:31 DEBUG : Logs will be stored at 'C:/Users/ruc1p/Coding/3.Git/FPGA_Project/Watch/Watch_Vitis/IDE.log'.
14:40:33 INFO  : Registering command handlers for Vitis TCF services
14:40:33 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\ruc1p\Coding\3.Git\FPGA_Project\Watch\Watch_Vitis\temp_xsdb_launch_script.tcl
14:40:34 INFO  : Platform repository initialization has completed.
14:40:37 INFO  : XSCT server has started successfully.
14:40:40 INFO  : plnx-install-location is set to ''
14:40:40 INFO  : Successfully done setting XSCT server connection channel  
14:40:40 INFO  : Successfully done query RDI_DATADIR 
14:40:40 INFO  : Successfully done setting workspace for the tool. 
14:41:29 INFO  : Result from executing command 'getProjects': design_1_wrapper
14:41:29 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
14:41:30 WARN  : An unexpected exception occurred in the module 'platform project logging'
14:41:31 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
14:41:38 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
14:45:12 INFO  : Result from executing command 'getProjects': design_1_wrapper
14:45:12 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|C:/Users/ruc1p/Coding/3.Git/FPGA_Project/Watch/Watch_Vitis/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm;xilinx_vck190_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
14:45:13 INFO  : Checking for BSP changes to sync application flags for project 'Watch_app'...
14:47:24 INFO  : Checking for BSP changes to sync application flags for project 'Watch_app'...
14:49:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:49:17 INFO  : Jtag cable 'Digilent Zybo Z7 210351B5BF40A' is selected.
14:49:17 INFO  : 'jtag frequency' command is executed.
14:49:17 INFO  : Context for 'APU' is selected.
14:49:17 INFO  : System reset is completed.
14:49:20 INFO  : 'after 3000' command is executed.
14:49:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B5BF40A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B5BF40A-23727093-0"}' command is executed.
14:49:22 INFO  : Device configured successfully with "C:/Users/ruc1p/Coding/3.Git/FPGA_Project/Watch/Watch_Vitis/Watch_app/_ide/bitstream/design_1_wrapper.bit"
14:49:22 INFO  : Context for 'APU' is selected.
14:49:22 INFO  : Hardware design and registers information is loaded from 'C:/Users/ruc1p/Coding/3.Git/FPGA_Project/Watch/Watch_Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:49:22 INFO  : 'configparams force-mem-access 1' command is executed.
14:49:22 INFO  : Context for 'APU' is selected.
14:49:22 INFO  : Sourcing of 'C:/Users/ruc1p/Coding/3.Git/FPGA_Project/Watch/Watch_Vitis/Watch_app/_ide/psinit/ps7_init.tcl' is done.
14:49:23 INFO  : 'ps7_init' command is executed.
14:49:23 INFO  : 'ps7_post_config' command is executed.
14:49:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:49:23 INFO  : The application 'C:/Users/ruc1p/Coding/3.Git/FPGA_Project/Watch/Watch_Vitis/Watch_app/Debug/Watch_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:49:23 INFO  : 'configparams force-mem-access 0' command is executed.
14:49:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B5BF40A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B5BF40A-23727093-0"}
fpga -file C:/Users/ruc1p/Coding/3.Git/FPGA_Project/Watch/Watch_Vitis/Watch_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/ruc1p/Coding/3.Git/FPGA_Project/Watch/Watch_Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/ruc1p/Coding/3.Git/FPGA_Project/Watch/Watch_Vitis/Watch_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/ruc1p/Coding/3.Git/FPGA_Project/Watch/Watch_Vitis/Watch_app/Debug/Watch_app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:49:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:49:23 INFO  : 'con' command is executed.
14:49:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:49:23 INFO  : Launch script is exported to file 'C:\Users\ruc1p\Coding\3.Git\FPGA_Project\Watch\Watch_Vitis\Watch_app_system\_ide\scripts\debugger_watch_app-default.tcl'
14:53:06 INFO  : Checking for BSP changes to sync application flags for project 'Watch_app'...
14:54:14 ERROR : Emulation support is not available for Windows OS. 
14:54:18 INFO  : Disconnected from the channel tcfchan#2.
14:54:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:54:20 INFO  : Jtag cable 'Digilent Zybo Z7 210351B5BF40A' is selected.
14:54:20 INFO  : 'jtag frequency' command is executed.
14:54:22 INFO  : Context for 'APU' is selected.
14:54:22 INFO  : System reset is completed.
14:54:25 INFO  : 'after 3000' command is executed.
14:54:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B5BF40A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B5BF40A-23727093-0"}' command is executed.
14:54:27 INFO  : Device configured successfully with "C:/Users/ruc1p/Coding/3.Git/FPGA_Project/Watch/Watch_Vitis/Watch_app/_ide/bitstream/design_1_wrapper.bit"
14:54:27 INFO  : Context for 'APU' is selected.
14:54:27 INFO  : Hardware design and registers information is loaded from 'C:/Users/ruc1p/Coding/3.Git/FPGA_Project/Watch/Watch_Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:54:27 INFO  : 'configparams force-mem-access 1' command is executed.
14:54:27 INFO  : Context for 'APU' is selected.
14:54:27 INFO  : Sourcing of 'C:/Users/ruc1p/Coding/3.Git/FPGA_Project/Watch/Watch_Vitis/Watch_app/_ide/psinit/ps7_init.tcl' is done.
14:54:27 INFO  : 'ps7_init' command is executed.
14:54:27 INFO  : 'ps7_post_config' command is executed.
14:54:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:54:28 INFO  : The application 'C:/Users/ruc1p/Coding/3.Git/FPGA_Project/Watch/Watch_Vitis/Watch_app/Debug/Watch_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:54:28 INFO  : 'configparams force-mem-access 0' command is executed.
14:54:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B5BF40A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B5BF40A-23727093-0"}
fpga -file C:/Users/ruc1p/Coding/3.Git/FPGA_Project/Watch/Watch_Vitis/Watch_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/ruc1p/Coding/3.Git/FPGA_Project/Watch/Watch_Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/ruc1p/Coding/3.Git/FPGA_Project/Watch/Watch_Vitis/Watch_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/ruc1p/Coding/3.Git/FPGA_Project/Watch/Watch_Vitis/Watch_app/Debug/Watch_app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:54:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:54:28 INFO  : 'con' command is executed.
14:54:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:54:28 INFO  : Launch script is exported to file 'C:\Users\ruc1p\Coding\3.Git\FPGA_Project\Watch\Watch_Vitis\Watch_app_system\_ide\scripts\debugger_watch_app-default.tcl'
14:55:33 INFO  : Checking for BSP changes to sync application flags for project 'Watch_app'...
14:55:52 INFO  : Disconnected from the channel tcfchan#3.
14:55:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:55:53 INFO  : Jtag cable 'Digilent Zybo Z7 210351B5BF40A' is selected.
14:55:53 ERROR : port closed
14:55:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:55:53 ERROR : port closed
14:56:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:56:07 INFO  : Jtag cable 'Digilent Zybo Z7 210351B5BF40A' is selected.
14:56:07 INFO  : 'jtag frequency' command is executed.
14:56:07 INFO  : Context for 'APU' is selected.
14:56:07 INFO  : System reset is completed.
14:56:10 INFO  : 'after 3000' command is executed.
14:56:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B5BF40A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B5BF40A-23727093-0"}' command is executed.
14:56:12 INFO  : Device configured successfully with "C:/Users/ruc1p/Coding/3.Git/FPGA_Project/Watch/Watch_Vitis/Watch_app/_ide/bitstream/design_1_wrapper.bit"
14:56:12 INFO  : Context for 'APU' is selected.
14:56:12 INFO  : Hardware design and registers information is loaded from 'C:/Users/ruc1p/Coding/3.Git/FPGA_Project/Watch/Watch_Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:56:12 INFO  : 'configparams force-mem-access 1' command is executed.
14:56:12 INFO  : Context for 'APU' is selected.
14:56:12 INFO  : Sourcing of 'C:/Users/ruc1p/Coding/3.Git/FPGA_Project/Watch/Watch_Vitis/Watch_app/_ide/psinit/ps7_init.tcl' is done.
14:56:12 INFO  : 'ps7_init' command is executed.
14:56:12 INFO  : 'ps7_post_config' command is executed.
14:56:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:56:13 INFO  : The application 'C:/Users/ruc1p/Coding/3.Git/FPGA_Project/Watch/Watch_Vitis/Watch_app/Debug/Watch_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:56:13 INFO  : 'configparams force-mem-access 0' command is executed.
14:56:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B5BF40A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B5BF40A-23727093-0"}
fpga -file C:/Users/ruc1p/Coding/3.Git/FPGA_Project/Watch/Watch_Vitis/Watch_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/ruc1p/Coding/3.Git/FPGA_Project/Watch/Watch_Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/ruc1p/Coding/3.Git/FPGA_Project/Watch/Watch_Vitis/Watch_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/ruc1p/Coding/3.Git/FPGA_Project/Watch/Watch_Vitis/Watch_app/Debug/Watch_app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:56:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:56:13 INFO  : 'con' command is executed.
14:56:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:56:13 INFO  : Launch script is exported to file 'C:\Users\ruc1p\Coding\3.Git\FPGA_Project\Watch\Watch_Vitis\Watch_app_system\_ide\scripts\debugger_watch_app-default.tcl'
15:01:58 INFO  : Checking for BSP changes to sync application flags for project 'Watch_app'...
15:02:21 INFO  : Disconnected from the channel tcfchan#4.
15:02:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:02:22 INFO  : Jtag cable 'Digilent Zybo Z7 210351B5BF40A' is selected.
15:02:22 ERROR : port closed
15:02:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:02:22 ERROR : port closed
15:02:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:02:29 INFO  : Jtag cable 'Digilent Zybo Z7 210351B5BF40A' is selected.
15:02:29 INFO  : 'jtag frequency' command is executed.
15:02:29 INFO  : Context for 'APU' is selected.
15:02:29 INFO  : System reset is completed.
15:02:32 INFO  : 'after 3000' command is executed.
15:02:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B5BF40A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B5BF40A-23727093-0"}' command is executed.
15:02:34 INFO  : Device configured successfully with "C:/Users/ruc1p/Coding/3.Git/FPGA_Project/Watch/Watch_Vitis/Watch_app/_ide/bitstream/design_1_wrapper.bit"
15:02:34 INFO  : Context for 'APU' is selected.
15:02:34 INFO  : Hardware design and registers information is loaded from 'C:/Users/ruc1p/Coding/3.Git/FPGA_Project/Watch/Watch_Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:02:34 INFO  : 'configparams force-mem-access 1' command is executed.
15:02:34 INFO  : Context for 'APU' is selected.
15:02:34 INFO  : Sourcing of 'C:/Users/ruc1p/Coding/3.Git/FPGA_Project/Watch/Watch_Vitis/Watch_app/_ide/psinit/ps7_init.tcl' is done.
15:02:34 INFO  : 'ps7_init' command is executed.
15:02:34 INFO  : 'ps7_post_config' command is executed.
15:02:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:02:34 INFO  : The application 'C:/Users/ruc1p/Coding/3.Git/FPGA_Project/Watch/Watch_Vitis/Watch_app/Debug/Watch_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:02:35 INFO  : 'configparams force-mem-access 0' command is executed.
15:02:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B5BF40A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B5BF40A-23727093-0"}
fpga -file C:/Users/ruc1p/Coding/3.Git/FPGA_Project/Watch/Watch_Vitis/Watch_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/ruc1p/Coding/3.Git/FPGA_Project/Watch/Watch_Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/ruc1p/Coding/3.Git/FPGA_Project/Watch/Watch_Vitis/Watch_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/ruc1p/Coding/3.Git/FPGA_Project/Watch/Watch_Vitis/Watch_app/Debug/Watch_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:02:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:02:35 INFO  : 'con' command is executed.
15:02:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:02:35 INFO  : Launch script is exported to file 'C:\Users\ruc1p\Coding\3.Git\FPGA_Project\Watch\Watch_Vitis\Watch_app_system\_ide\scripts\debugger_watch_app-default.tcl'
15:04:10 INFO  : Disconnected from the channel tcfchan#5.
15:04:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:04:11 INFO  : Jtag cable 'Digilent Zybo Z7 210351B5BF40A' is selected.
15:04:11 INFO  : 'jtag frequency' command is executed.
15:04:13 INFO  : Context for 'APU' is selected.
15:04:13 INFO  : System reset is completed.
15:04:16 INFO  : 'after 3000' command is executed.
15:04:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B5BF40A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B5BF40A-23727093-0"}' command is executed.
15:04:19 INFO  : Device configured successfully with "C:/Users/ruc1p/Coding/3.Git/FPGA_Project/Watch/Watch_Vitis/Watch_app/_ide/bitstream/design_1_wrapper.bit"
15:04:19 INFO  : Context for 'APU' is selected.
15:04:19 INFO  : Hardware design and registers information is loaded from 'C:/Users/ruc1p/Coding/3.Git/FPGA_Project/Watch/Watch_Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:04:19 INFO  : 'configparams force-mem-access 1' command is executed.
15:04:19 INFO  : Context for 'APU' is selected.
15:04:19 INFO  : Sourcing of 'C:/Users/ruc1p/Coding/3.Git/FPGA_Project/Watch/Watch_Vitis/Watch_app/_ide/psinit/ps7_init.tcl' is done.
15:04:19 INFO  : 'ps7_init' command is executed.
15:04:19 INFO  : 'ps7_post_config' command is executed.
15:04:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:04:19 INFO  : The application 'C:/Users/ruc1p/Coding/3.Git/FPGA_Project/Watch/Watch_Vitis/Watch_app/Debug/Watch_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:04:19 INFO  : 'configparams force-mem-access 0' command is executed.
15:04:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B5BF40A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B5BF40A-23727093-0"}
fpga -file C:/Users/ruc1p/Coding/3.Git/FPGA_Project/Watch/Watch_Vitis/Watch_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/ruc1p/Coding/3.Git/FPGA_Project/Watch/Watch_Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/ruc1p/Coding/3.Git/FPGA_Project/Watch/Watch_Vitis/Watch_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/ruc1p/Coding/3.Git/FPGA_Project/Watch/Watch_Vitis/Watch_app/Debug/Watch_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:04:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:04:19 INFO  : 'con' command is executed.
15:04:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:04:19 INFO  : Launch script is exported to file 'C:\Users\ruc1p\Coding\3.Git\FPGA_Project\Watch\Watch_Vitis\Watch_app_system\_ide\scripts\debugger_watch_app-default.tcl'
15:20:56 INFO  : Disconnected from the channel tcfchan#6.
