
Node2.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000122  00800100  00002786  0000281a  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00002786  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000002b  00800222  00800222  0000293c  2**0
                  ALLOC
  3 .debug_aranges 00000120  00000000  00000000  0000293c  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_pubnames 0000044a  00000000  00000000  00002a5c  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00000d97  00000000  00000000  00002ea6  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 000006e7  00000000  00000000  00003c3d  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00001016  00000000  00000000  00004324  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000380  00000000  00000000  0000533c  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    000004d1  00000000  00000000  000056bc  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 46 00 	jmp	0x8c	; 0x8c <__ctors_end>
       4:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
       8:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
       c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      10:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      14:	0c 94 dd 03 	jmp	0x7ba	; 0x7ba <__vector_5>
      18:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      1c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      20:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      24:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      28:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      2c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      30:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      34:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      38:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      3c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      40:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      44:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      48:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      4c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      50:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      54:	0c 94 0d 04 	jmp	0x81a	; 0x81a <__vector_21>
      58:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      5c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      60:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      64:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      68:	0c 94 1d 04 	jmp	0x83a	; 0x83a <__vector_26>
      6c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      70:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      74:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      78:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      7c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      80:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      84:	0c 94 4d 04 	jmp	0x89a	; 0x89a <__vector_33>
      88:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>

0000008c <__ctors_end>:
      8c:	11 24       	eor	r1, r1
      8e:	1f be       	out	0x3f, r1	; 63
      90:	cf ef       	ldi	r28, 0xFF	; 255
      92:	d0 e1       	ldi	r29, 0x10	; 16
      94:	de bf       	out	0x3e, r29	; 62
      96:	cd bf       	out	0x3d, r28	; 61

00000098 <__do_copy_data>:
      98:	12 e0       	ldi	r17, 0x02	; 2
      9a:	a0 e0       	ldi	r26, 0x00	; 0
      9c:	b1 e0       	ldi	r27, 0x01	; 1
      9e:	e6 e8       	ldi	r30, 0x86	; 134
      a0:	f7 e2       	ldi	r31, 0x27	; 39
      a2:	00 e0       	ldi	r16, 0x00	; 0
      a4:	0b bf       	out	0x3b, r16	; 59
      a6:	02 c0       	rjmp	.+4      	; 0xac <__do_copy_data+0x14>
      a8:	07 90       	elpm	r0, Z+
      aa:	0d 92       	st	X+, r0
      ac:	a2 32       	cpi	r26, 0x22	; 34
      ae:	b1 07       	cpc	r27, r17
      b0:	d9 f7       	brne	.-10     	; 0xa8 <__do_copy_data+0x10>

000000b2 <__do_clear_bss>:
      b2:	12 e0       	ldi	r17, 0x02	; 2
      b4:	a2 e2       	ldi	r26, 0x22	; 34
      b6:	b2 e0       	ldi	r27, 0x02	; 2
      b8:	01 c0       	rjmp	.+2      	; 0xbc <.do_clear_bss_start>

000000ba <.do_clear_bss_loop>:
      ba:	1d 92       	st	X+, r1

000000bc <.do_clear_bss_start>:
      bc:	ad 34       	cpi	r26, 0x4D	; 77
      be:	b1 07       	cpc	r27, r17
      c0:	e1 f7       	brne	.-8      	; 0xba <.do_clear_bss_loop>
      c2:	0e 94 c8 03 	call	0x790	; 0x790 <main>
      c6:	0c 94 c1 13 	jmp	0x2782	; 0x2782 <_exit>

000000ca <__bad_interrupt>:
      ca:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000ce <CAN_init>:
#include <util/delay.h>
#include <avr/interrupt.h>
#include <avr/io.h>

//Initialize the CAN bus
void CAN_init(void){
      ce:	df 93       	push	r29
      d0:	cf 93       	push	r28
      d2:	00 d0       	rcall	.+0      	; 0xd4 <CAN_init+0x6>
      d4:	cd b7       	in	r28, 0x3d	; 61
      d6:	de b7       	in	r29, 0x3e	; 62

	CAN_reset();
      d8:	0e 94 0c 02 	call	0x418	; 0x418 <CAN_reset>

	uint8_t data[2];

	//Acceptance mask for RXB0 (all 11 bits counts)
	//dette filteret blokkerer alt?!?
	data[0] = 0b11111111;
      dc:	8f ef       	ldi	r24, 0xFF	; 255
      de:	89 83       	std	Y+1, r24	; 0x01
	data[1] = 0b11100000;
      e0:	80 ee       	ldi	r24, 0xE0	; 224
      e2:	8a 83       	std	Y+2, r24	; 0x02
	CAN_write(data[0], MASK_RXF0);
      e4:	89 81       	ldd	r24, Y+1	; 0x01
      e6:	60 e2       	ldi	r22, 0x20	; 32
      e8:	0e 94 a7 02 	call	0x54e	; 0x54e <CAN_write>
	CAN_write(data[1], MASK_RXF0+1);
      ec:	8a 81       	ldd	r24, Y+2	; 0x02
      ee:	61 e2       	ldi	r22, 0x21	; 33
      f0:	0e 94 a7 02 	call	0x54e	; 0x54e <CAN_write>


	//RXF0
	//Receive filter 0 hits when id = 0x1F (exactly)	
	data[0] = 0b00000011;
      f4:	83 e0       	ldi	r24, 0x03	; 3
      f6:	89 83       	std	Y+1, r24	; 0x01
	data[1] = 0b11100000;
      f8:	80 ee       	ldi	r24, 0xE0	; 224
      fa:	8a 83       	std	Y+2, r24	; 0x02
	CAN_write(data[0], RXF0);
      fc:	89 81       	ldd	r24, Y+1	; 0x01
      fe:	60 e0       	ldi	r22, 0x00	; 0
     100:	0e 94 a7 02 	call	0x54e	; 0x54e <CAN_write>
	CAN_write(data[1], RXF0+1);
     104:	8a 81       	ldd	r24, Y+2	; 0x02
     106:	61 e0       	ldi	r22, 0x01	; 1
     108:	0e 94 a7 02 	call	0x54e	; 0x54e <CAN_write>
	data[1] = 0b01100000;
	CAN_write(data[0], RXF5);
	CAN_write(data[1], RXF5+1);*/


	CAN_bit_modify(CANCTRL, MASK_MODE, MODE_NORMAL); //set loopback mode
     10c:	8f e0       	ldi	r24, 0x0F	; 15
     10e:	60 ee       	ldi	r22, 0xE0	; 224
     110:	40 e0       	ldi	r20, 0x00	; 0
     112:	0e 94 53 03 	call	0x6a6	; 0x6a6 <CAN_bit_modify>
	CAN_bit_modify(RXB0CTRL, MASK_RECEIVE_ID_TYPE, ID_TYPE_STANDARD); // set no filter, set to 01 to accept only standard, 00 to accept accordig to filters
     116:	80 e6       	ldi	r24, 0x60	; 96
     118:	60 e6       	ldi	r22, 0x60	; 96
     11a:	40 e2       	ldi	r20, 0x20	; 32
     11c:	0e 94 53 03 	call	0x6a6	; 0x6a6 <CAN_bit_modify>
	CAN_bit_modify(CANINTE, 0x01, 0xff); //enable interrupt on receive
     120:	8b e2       	ldi	r24, 0x2B	; 43
     122:	61 e0       	ldi	r22, 0x01	; 1
     124:	4f ef       	ldi	r20, 0xFF	; 255
     126:	0e 94 53 03 	call	0x6a6	; 0x6a6 <CAN_bit_modify>
	CAN_init_interrupt();
     12a:	0e 94 6a 01 	call	0x2d4	; 0x2d4 <CAN_init_interrupt>
}
     12e:	0f 90       	pop	r0
     130:	0f 90       	pop	r0
     132:	cf 91       	pop	r28
     134:	df 91       	pop	r29
     136:	08 95       	ret

00000138 <CAN_test>:

// Test send and recieve in loopback mode, verify result from UART
int CAN_test(void){
     138:	df 93       	push	r29
     13a:	cf 93       	push	r28
     13c:	cd b7       	in	r28, 0x3d	; 61
     13e:	de b7       	in	r29, 0x3e	; 62
     140:	27 97       	sbiw	r28, 0x07	; 7
     142:	0f b6       	in	r0, 0x3f	; 63
     144:	f8 94       	cli
     146:	de bf       	out	0x3e, r29	; 62
     148:	0f be       	out	0x3f, r0	; 63
     14a:	cd bf       	out	0x3d, r28	; 61
//	printf("CAN_test started\n");
	int i;
	

	CAN_message message;
	message.id = 0;
     14c:	1c 82       	std	Y+4, r1	; 0x04
     14e:	1b 82       	std	Y+3, r1	; 0x03
	message.length = 8;
     150:	88 e0       	ldi	r24, 0x08	; 8
     152:	8d 83       	std	Y+5, r24	; 0x05
	message.data = " ";
     154:	80 e0       	ldi	r24, 0x00	; 0
     156:	91 e0       	ldi	r25, 0x01	; 1
     158:	9f 83       	std	Y+7, r25	; 0x07
     15a:	8e 83       	std	Y+6, r24	; 0x06
			return -1;
		}

		_delay_ms(800);
	}*/ 
	return 0;
     15c:	80 e0       	ldi	r24, 0x00	; 0
     15e:	90 e0       	ldi	r25, 0x00	; 0
}
     160:	27 96       	adiw	r28, 0x07	; 7
     162:	0f b6       	in	r0, 0x3f	; 63
     164:	f8 94       	cli
     166:	de bf       	out	0x3e, r29	; 62
     168:	0f be       	out	0x3f, r0	; 63
     16a:	cd bf       	out	0x3d, r28	; 61
     16c:	cf 91       	pop	r28
     16e:	df 91       	pop	r29
     170:	08 95       	ret

00000172 <CAN_send>:

// Send string using CAN bus
int CAN_send(char* str, int id){
     172:	df 93       	push	r29
     174:	cf 93       	push	r28
     176:	cd b7       	in	r28, 0x3d	; 61
     178:	de b7       	in	r29, 0x3e	; 62
     17a:	2e 97       	sbiw	r28, 0x0e	; 14
     17c:	0f b6       	in	r0, 0x3f	; 63
     17e:	f8 94       	cli
     180:	de bf       	out	0x3e, r29	; 62
     182:	0f be       	out	0x3f, r0	; 63
     184:	cd bf       	out	0x3d, r28	; 61
     186:	9a 87       	std	Y+10, r25	; 0x0a
     188:	89 87       	std	Y+9, r24	; 0x09
     18a:	7c 87       	std	Y+12, r23	; 0x0c
     18c:	6b 87       	std	Y+11, r22	; 0x0b
	
	unsigned int part, i;
	int done = 0;
     18e:	1c 82       	std	Y+4, r1	; 0x04
     190:	1b 82       	std	Y+3, r1	; 0x03

	char *messg = "\0\0\0\0\0\0\0";
     192:	82 e0       	ldi	r24, 0x02	; 2
     194:	91 e0       	ldi	r25, 0x01	; 1
     196:	9a 83       	std	Y+2, r25	; 0x02
     198:	89 83       	std	Y+1, r24	; 0x01
	for(i = 0; i < 8; i++){
     19a:	1e 82       	std	Y+6, r1	; 0x06
     19c:	1d 82       	std	Y+5, r1	; 0x05
     19e:	15 c0       	rjmp	.+42     	; 0x1ca <CAN_send+0x58>
		messg[i] = str[i];
     1a0:	29 81       	ldd	r18, Y+1	; 0x01
     1a2:	3a 81       	ldd	r19, Y+2	; 0x02
     1a4:	8d 81       	ldd	r24, Y+5	; 0x05
     1a6:	9e 81       	ldd	r25, Y+6	; 0x06
     1a8:	d9 01       	movw	r26, r18
     1aa:	a8 0f       	add	r26, r24
     1ac:	b9 1f       	adc	r27, r25
     1ae:	29 85       	ldd	r18, Y+9	; 0x09
     1b0:	3a 85       	ldd	r19, Y+10	; 0x0a
     1b2:	8d 81       	ldd	r24, Y+5	; 0x05
     1b4:	9e 81       	ldd	r25, Y+6	; 0x06
     1b6:	f9 01       	movw	r30, r18
     1b8:	e8 0f       	add	r30, r24
     1ba:	f9 1f       	adc	r31, r25
     1bc:	80 81       	ld	r24, Z
     1be:	8c 93       	st	X, r24
	
	unsigned int part, i;
	int done = 0;

	char *messg = "\0\0\0\0\0\0\0";
	for(i = 0; i < 8; i++){
     1c0:	8d 81       	ldd	r24, Y+5	; 0x05
     1c2:	9e 81       	ldd	r25, Y+6	; 0x06
     1c4:	01 96       	adiw	r24, 0x01	; 1
     1c6:	9e 83       	std	Y+6, r25	; 0x06
     1c8:	8d 83       	std	Y+5, r24	; 0x05
     1ca:	8d 81       	ldd	r24, Y+5	; 0x05
     1cc:	9e 81       	ldd	r25, Y+6	; 0x06
     1ce:	88 30       	cpi	r24, 0x08	; 8
     1d0:	91 05       	cpc	r25, r1
     1d2:	30 f3       	brcs	.-52     	; 0x1a0 <CAN_send+0x2e>
		/*if (messg[i] == '\0') {
			break;
		}*/
	}

	cli(); // disable interrupts, to protect SPI-communication 
     1d4:	f8 94       	cli

	CAN_bit_modify(TXB0SIDH, 0xFF, (id>>3)); //transmit buffer 0 id high
     1d6:	8b 85       	ldd	r24, Y+11	; 0x0b
     1d8:	9c 85       	ldd	r25, Y+12	; 0x0c
     1da:	95 95       	asr	r25
     1dc:	87 95       	ror	r24
     1de:	95 95       	asr	r25
     1e0:	87 95       	ror	r24
     1e2:	95 95       	asr	r25
     1e4:	87 95       	ror	r24
     1e6:	98 2f       	mov	r25, r24
     1e8:	81 e3       	ldi	r24, 0x31	; 49
     1ea:	6f ef       	ldi	r22, 0xFF	; 255
     1ec:	49 2f       	mov	r20, r25
     1ee:	0e 94 53 03 	call	0x6a6	; 0x6a6 <CAN_bit_modify>
	CAN_bit_modify(TXB0SIDL, MASK_SIDL, (id<<5));//transmit buffer 0 id low
     1f2:	8b 85       	ldd	r24, Y+11	; 0x0b
     1f4:	98 2f       	mov	r25, r24
     1f6:	92 95       	swap	r25
     1f8:	99 0f       	add	r25, r25
     1fa:	90 7e       	andi	r25, 0xE0	; 224
     1fc:	82 e3       	ldi	r24, 0x32	; 50
     1fe:	60 ee       	ldi	r22, 0xE0	; 224
     200:	49 2f       	mov	r20, r25
     202:	0e 94 53 03 	call	0x6a6	; 0x6a6 <CAN_bit_modify>
	//CAN_write((char)messg.length, TXB0DLC);	// data length
	CAN_write((char)8, TXB0DLC);	// data length
     206:	88 e0       	ldi	r24, 0x08	; 8
     208:	65 e3       	ldi	r22, 0x35	; 53
     20a:	0e 94 a7 02 	call	0x54e	; 0x54e <CAN_write>
	CAN_load_tx(messg, 0); //load transmit buffer from channel 0
     20e:	89 81       	ldd	r24, Y+1	; 0x01
     210:	9a 81       	ldd	r25, Y+2	; 0x02
     212:	60 e0       	ldi	r22, 0x00	; 0
     214:	0e 94 c4 02 	call	0x588	; 0x588 <CAN_load_tx>
	//printf("\n\n%s\n\n", messg.data);
	//_delay_ms(1);
	CAN_rts(0); //request to send
     218:	80 e0       	ldi	r24, 0x00	; 0
     21a:	0e 94 05 03 	call	0x60a	; 0x60a <CAN_rts>

	//wait for send OK ()
	for(i = 0; i < 0xffff; i++){
     21e:	1e 82       	std	Y+6, r1	; 0x06
     220:	1d 82       	std	Y+5, r1	; 0x05
     222:	0d c0       	rjmp	.+26     	; 0x23e <CAN_send+0xcc>
		if((CAN_read_status() & MASK_TXREQ0) == 0) break;
     224:	0e 94 29 03 	call	0x652	; 0x652 <CAN_read_status>
     228:	88 2f       	mov	r24, r24
     22a:	90 e0       	ldi	r25, 0x00	; 0
     22c:	84 70       	andi	r24, 0x04	; 4
     22e:	90 70       	andi	r25, 0x00	; 0
     230:	00 97       	sbiw	r24, 0x00	; 0
     232:	59 f0       	breq	.+22     	; 0x24a <CAN_send+0xd8>
	//printf("\n\n%s\n\n", messg.data);
	//_delay_ms(1);
	CAN_rts(0); //request to send

	//wait for send OK ()
	for(i = 0; i < 0xffff; i++){
     234:	8d 81       	ldd	r24, Y+5	; 0x05
     236:	9e 81       	ldd	r25, Y+6	; 0x06
     238:	01 96       	adiw	r24, 0x01	; 1
     23a:	9e 83       	std	Y+6, r25	; 0x06
     23c:	8d 83       	std	Y+5, r24	; 0x05
     23e:	8d 81       	ldd	r24, Y+5	; 0x05
     240:	9e 81       	ldd	r25, Y+6	; 0x06
     242:	2f ef       	ldi	r18, 0xFF	; 255
     244:	8f 3f       	cpi	r24, 0xFF	; 255
     246:	92 07       	cpc	r25, r18
     248:	69 f7       	brne	.-38     	; 0x224 <CAN_send+0xb2>
		if((CAN_read_status() & MASK_TXREQ0) == 0) break;
	}
	sei(); // enable interrupts again
     24a:	78 94       	sei
	if(i == 0xffff) return -1;
     24c:	8d 81       	ldd	r24, Y+5	; 0x05
     24e:	9e 81       	ldd	r25, Y+6	; 0x06
     250:	2f ef       	ldi	r18, 0xFF	; 255
     252:	8f 3f       	cpi	r24, 0xFF	; 255
     254:	92 07       	cpc	r25, r18
     256:	29 f4       	brne	.+10     	; 0x262 <CAN_send+0xf0>
     258:	8f ef       	ldi	r24, 0xFF	; 255
     25a:	9f ef       	ldi	r25, 0xFF	; 255
     25c:	9e 87       	std	Y+14, r25	; 0x0e
     25e:	8d 87       	std	Y+13, r24	; 0x0d
     260:	02 c0       	rjmp	.+4      	; 0x266 <CAN_send+0xf4>
			if(i == 0xffff) return -1;
		}

		if(str[i] == '\0') break;
*/
	return 0;
     262:	1e 86       	std	Y+14, r1	; 0x0e
     264:	1d 86       	std	Y+13, r1	; 0x0d
     266:	8d 85       	ldd	r24, Y+13	; 0x0d
     268:	9e 85       	ldd	r25, Y+14	; 0x0e
}
     26a:	2e 96       	adiw	r28, 0x0e	; 14
     26c:	0f b6       	in	r0, 0x3f	; 63
     26e:	f8 94       	cli
     270:	de bf       	out	0x3e, r29	; 62
     272:	0f be       	out	0x3f, r0	; 63
     274:	cd bf       	out	0x3d, r28	; 61
     276:	cf 91       	pop	r28
     278:	df 91       	pop	r29
     27a:	08 95       	ret

0000027c <CAN_receive>:

// Recieve string from CAN recieve buffer
int CAN_receive(CAN_message* msg, int rx){
     27c:	df 93       	push	r29
     27e:	cf 93       	push	r28
     280:	00 d0       	rcall	.+0      	; 0x282 <CAN_receive+0x6>
     282:	00 d0       	rcall	.+0      	; 0x284 <CAN_receive+0x8>
     284:	cd b7       	in	r28, 0x3d	; 61
     286:	de b7       	in	r29, 0x3e	; 62
     288:	9a 83       	std	Y+2, r25	; 0x02
     28a:	89 83       	std	Y+1, r24	; 0x01
     28c:	7c 83       	std	Y+4, r23	; 0x04
     28e:	6b 83       	std	Y+3, r22	; 0x03
	//FILHIT to check message type
	
	while((CAN_read_status() & MASK_CANINTF_RX0IF+2*rx) == 0); // loop until data received
     290:	0e 94 29 03 	call	0x652	; 0x652 <CAN_read_status>
     294:	28 2f       	mov	r18, r24
     296:	30 e0       	ldi	r19, 0x00	; 0
     298:	8b 81       	ldd	r24, Y+3	; 0x03
     29a:	9c 81       	ldd	r25, Y+4	; 0x04
     29c:	88 0f       	add	r24, r24
     29e:	99 1f       	adc	r25, r25
     2a0:	01 96       	adiw	r24, 0x01	; 1
     2a2:	82 23       	and	r24, r18
     2a4:	93 23       	and	r25, r19
     2a6:	00 97       	sbiw	r24, 0x00	; 0
     2a8:	99 f3       	breq	.-26     	; 0x290 <CAN_receive+0x14>
	CAN_read_rx(msg, rx);
     2aa:	2b 81       	ldd	r18, Y+3	; 0x03
     2ac:	89 81       	ldd	r24, Y+1	; 0x01
     2ae:	9a 81       	ldd	r25, Y+2	; 0x02
     2b0:	62 2f       	mov	r22, r18
     2b2:	0e 94 5c 02 	call	0x4b8	; 0x4b8 <CAN_read_rx>

	msg->id = 0x1F; //only id allowed
     2b6:	e9 81       	ldd	r30, Y+1	; 0x01
     2b8:	fa 81       	ldd	r31, Y+2	; 0x02
     2ba:	8f e1       	ldi	r24, 0x1F	; 31
     2bc:	90 e0       	ldi	r25, 0x00	; 0
     2be:	91 83       	std	Z+1, r25	; 0x01
     2c0:	80 83       	st	Z, r24
	
	return 0;
     2c2:	80 e0       	ldi	r24, 0x00	; 0
     2c4:	90 e0       	ldi	r25, 0x00	; 0

}
     2c6:	0f 90       	pop	r0
     2c8:	0f 90       	pop	r0
     2ca:	0f 90       	pop	r0
     2cc:	0f 90       	pop	r0
     2ce:	cf 91       	pop	r28
     2d0:	df 91       	pop	r29
     2d2:	08 95       	ret

000002d4 <CAN_init_interrupt>:





void CAN_init_interrupt(){
     2d4:	df 93       	push	r29
     2d6:	cf 93       	push	r28
     2d8:	cd b7       	in	r28, 0x3d	; 61
     2da:	de b7       	in	r29, 0x3e	; 62
	//interrupt init
	DDRE = DDRE & 	0b11101111;
     2dc:	a2 e2       	ldi	r26, 0x22	; 34
     2de:	b0 e0       	ldi	r27, 0x00	; 0
     2e0:	e2 e2       	ldi	r30, 0x22	; 34
     2e2:	f0 e0       	ldi	r31, 0x00	; 0
     2e4:	80 81       	ld	r24, Z
     2e6:	8f 7e       	andi	r24, 0xEF	; 239
     2e8:	8c 93       	st	X, r24
	PORTE = PORTE | 0b00010000;
     2ea:	a3 e2       	ldi	r26, 0x23	; 35
     2ec:	b0 e0       	ldi	r27, 0x00	; 0
     2ee:	e3 e2       	ldi	r30, 0x23	; 35
     2f0:	f0 e0       	ldi	r31, 0x00	; 0
     2f2:	80 81       	ld	r24, Z
     2f4:	80 61       	ori	r24, 0x10	; 16
     2f6:	8c 93       	st	X, r24
	EICRB = 0;// | (0<<ISC41) | (0<<ISC40); ////////////////fix: ikke or med 0
     2f8:	ea e5       	ldi	r30, 0x5A	; 90
     2fa:	f0 e0       	ldi	r31, 0x00	; 0
     2fc:	10 82       	st	Z, r1
	EIMSK = EIMSK | (1<<INT4);
     2fe:	a9 e5       	ldi	r26, 0x59	; 89
     300:	b0 e0       	ldi	r27, 0x00	; 0
     302:	e9 e5       	ldi	r30, 0x59	; 89
     304:	f0 e0       	ldi	r31, 0x00	; 0
     306:	80 81       	ld	r24, Z
     308:	80 61       	ori	r24, 0x10	; 16
     30a:	8c 93       	st	X, r24
}
     30c:	cf 91       	pop	r28
     30e:	df 91       	pop	r29
     310:	08 95       	ret

00000312 <sig_interrupt4>:


void sig_interrupt4() {
     312:	0f 93       	push	r16
     314:	1f 93       	push	r17
     316:	df 93       	push	r29
     318:	cf 93       	push	r28
     31a:	cd b7       	in	r28, 0x3d	; 61
     31c:	de b7       	in	r29, 0x3e	; 62
     31e:	62 97       	sbiw	r28, 0x12	; 18
     320:	0f b6       	in	r0, 0x3f	; 63
     322:	f8 94       	cli
     324:	de bf       	out	0x3e, r29	; 62
     326:	0f be       	out	0x3f, r0	; 63
     328:	cd bf       	out	0x3d, r28	; 61
char str[8];//////


	CAN_message received;
	received.data = "\0\0\0\0\0\0\0\0";
     32a:	8a e0       	ldi	r24, 0x0A	; 10
     32c:	91 e0       	ldi	r25, 0x01	; 1
     32e:	9d 87       	std	Y+13, r25	; 0x0d
     330:	8c 87       	std	Y+12, r24	; 0x0c

    CAN_receive(&received, 0);
     332:	ce 01       	movw	r24, r28
     334:	09 96       	adiw	r24, 0x09	; 9
     336:	60 e0       	ldi	r22, 0x00	; 0
     338:	70 e0       	ldi	r23, 0x00	; 0
     33a:	0e 94 3e 01 	call	0x27c	; 0x27c <CAN_receive>
//debug
	//CAN_send(received.data, 0x1F);
char msg[3];/////////

//feiler av en eller annen grunn :S
	if (received.data[0] == (unsigned char)15) { //receive packet starting with 15 (our group number)
     33e:	ec 85       	ldd	r30, Y+12	; 0x0c
     340:	fd 85       	ldd	r31, Y+13	; 0x0d
     342:	80 81       	ld	r24, Z
     344:	8f 30       	cpi	r24, 0x0F	; 15
     346:	09 f0       	breq	.+2      	; 0x34a <sig_interrupt4+0x38>
     348:	5c c0       	rjmp	.+184    	; 0x402 <sig_interrupt4+0xf0>
	
		switch (received.data[1]) {
     34a:	8c 85       	ldd	r24, Y+12	; 0x0c
     34c:	9d 85       	ldd	r25, Y+13	; 0x0d
     34e:	fc 01       	movw	r30, r24
     350:	31 96       	adiw	r30, 0x01	; 1
     352:	80 81       	ld	r24, Z
     354:	28 2f       	mov	r18, r24
     356:	30 e0       	ldi	r19, 0x00	; 0
     358:	3a 8b       	std	Y+18, r19	; 0x12
     35a:	29 8b       	std	Y+17, r18	; 0x11
     35c:	89 89       	ldd	r24, Y+17	; 0x11
     35e:	9a 89       	ldd	r25, Y+18	; 0x12
     360:	82 36       	cpi	r24, 0x62	; 98
     362:	91 05       	cpc	r25, r1
     364:	09 f4       	brne	.+2      	; 0x368 <sig_interrupt4+0x56>
     366:	4b c0       	rjmp	.+150    	; 0x3fe <sig_interrupt4+0xec>
     368:	29 89       	ldd	r18, Y+17	; 0x11
     36a:	3a 89       	ldd	r19, Y+18	; 0x12
     36c:	23 36       	cpi	r18, 0x63	; 99
     36e:	31 05       	cpc	r19, r1
     370:	34 f4       	brge	.+12     	; 0x37e <sig_interrupt4+0x6c>
     372:	89 89       	ldd	r24, Y+17	; 0x11
     374:	9a 89       	ldd	r25, Y+18	; 0x12
     376:	81 36       	cpi	r24, 0x61	; 97
     378:	91 05       	cpc	r25, r1
     37a:	e1 f0       	breq	.+56     	; 0x3b4 <sig_interrupt4+0xa2>
     37c:	42 c0       	rjmp	.+132    	; 0x402 <sig_interrupt4+0xf0>
     37e:	29 89       	ldd	r18, Y+17	; 0x11
     380:	3a 89       	ldd	r19, Y+18	; 0x12
     382:	28 37       	cpi	r18, 0x78	; 120
     384:	31 05       	cpc	r19, r1
     386:	31 f0       	breq	.+12     	; 0x394 <sig_interrupt4+0x82>
     388:	89 89       	ldd	r24, Y+17	; 0x11
     38a:	9a 89       	ldd	r25, Y+18	; 0x12
     38c:	89 37       	cpi	r24, 0x79	; 121
     38e:	91 05       	cpc	r25, r1
     390:	49 f0       	breq	.+18     	; 0x3a4 <sig_interrupt4+0x92>
     392:	37 c0       	rjmp	.+110    	; 0x402 <sig_interrupt4+0xf0>
			case 'x': //receive joystic x-axis data
				set_position((int8_t) received.data[2]);
     394:	8c 85       	ldd	r24, Y+12	; 0x0c
     396:	9d 85       	ldd	r25, Y+13	; 0x0d
     398:	fc 01       	movw	r30, r24
     39a:	32 96       	adiw	r30, 0x02	; 2
     39c:	80 81       	ld	r24, Z
     39e:	0e 94 98 04 	call	0x930	; 0x930 <set_position>
     3a2:	2f c0       	rjmp	.+94     	; 0x402 <sig_interrupt4+0xf0>

				TWI_Start_Transceiver_With_Data(msg, (unsigned char)3 );
				*/
				
				
				motor_set_reference((int8_t) received.data[2]);
     3a4:	8c 85       	ldd	r24, Y+12	; 0x0c
     3a6:	9d 85       	ldd	r25, Y+13	; 0x0d
     3a8:	fc 01       	movw	r30, r24
     3aa:	32 96       	adiw	r30, 0x02	; 2
     3ac:	80 81       	ld	r24, Z
     3ae:	0e 94 c4 07 	call	0xf88	; 0xf88 <motor_set_reference>
     3b2:	27 c0       	rjmp	.+78     	; 0x402 <sig_interrupt4+0xf0>
				break;
			case 'a': //read score
				sprintf(received.data, "%d", get_score());
     3b4:	0c 85       	ldd	r16, Y+12	; 0x0c
     3b6:	1d 85       	ldd	r17, Y+13	; 0x0d
     3b8:	0e 94 73 05 	call	0xae6	; 0xae6 <get_score>
     3bc:	9c 01       	movw	r18, r24
     3be:	00 d0       	rcall	.+0      	; 0x3c0 <sig_interrupt4+0xae>
     3c0:	00 d0       	rcall	.+0      	; 0x3c2 <sig_interrupt4+0xb0>
     3c2:	00 d0       	rcall	.+0      	; 0x3c4 <sig_interrupt4+0xb2>
     3c4:	ed b7       	in	r30, 0x3d	; 61
     3c6:	fe b7       	in	r31, 0x3e	; 62
     3c8:	31 96       	adiw	r30, 0x01	; 1
     3ca:	11 83       	std	Z+1, r17	; 0x01
     3cc:	00 83       	st	Z, r16
     3ce:	83 e1       	ldi	r24, 0x13	; 19
     3d0:	91 e0       	ldi	r25, 0x01	; 1
     3d2:	93 83       	std	Z+3, r25	; 0x03
     3d4:	82 83       	std	Z+2, r24	; 0x02
     3d6:	35 83       	std	Z+5, r19	; 0x05
     3d8:	24 83       	std	Z+4, r18	; 0x04
     3da:	0e 94 e9 10 	call	0x21d2	; 0x21d2 <sprintf>
     3de:	2d b7       	in	r18, 0x3d	; 61
     3e0:	3e b7       	in	r19, 0x3e	; 62
     3e2:	2a 5f       	subi	r18, 0xFA	; 250
     3e4:	3f 4f       	sbci	r19, 0xFF	; 255
     3e6:	0f b6       	in	r0, 0x3f	; 63
     3e8:	f8 94       	cli
     3ea:	3e bf       	out	0x3e, r19	; 62
     3ec:	0f be       	out	0x3f, r0	; 63
     3ee:	2d bf       	out	0x3d, r18	; 61
				CAN_send(received.data, 0x1F);
     3f0:	8c 85       	ldd	r24, Y+12	; 0x0c
     3f2:	9d 85       	ldd	r25, Y+13	; 0x0d
     3f4:	6f e1       	ldi	r22, 0x1F	; 31
     3f6:	70 e0       	ldi	r23, 0x00	; 0
     3f8:	0e 94 b9 00 	call	0x172	; 0x172 <CAN_send>
     3fc:	02 c0       	rjmp	.+4      	; 0x402 <sig_interrupt4+0xf0>
				
				//sprintf(str, "%d", (int)motor_get_position());
				//CAN_send(str, 0);
				
				
				trig_solenoid();
     3fe:	0e 94 13 06 	call	0xc26	; 0xc26 <trig_solenoid>
		}
	
	}


}
     402:	62 96       	adiw	r28, 0x12	; 18
     404:	0f b6       	in	r0, 0x3f	; 63
     406:	f8 94       	cli
     408:	de bf       	out	0x3e, r29	; 62
     40a:	0f be       	out	0x3f, r0	; 63
     40c:	cd bf       	out	0x3d, r28	; 61
     40e:	cf 91       	pop	r28
     410:	df 91       	pop	r29
     412:	1f 91       	pop	r17
     414:	0f 91       	pop	r16
     416:	08 95       	ret

00000418 <CAN_reset>:
#include "mcp2515.h"
#include "spi.h"

// Reset the CAN chip
void CAN_reset(void){
     418:	df 93       	push	r29
     41a:	cf 93       	push	r28
     41c:	cd b7       	in	r28, 0x3d	; 61
     41e:	de b7       	in	r29, 0x3e	; 62
	SPI_SelectSlave(SPI_CAN);
     420:	83 e7       	ldi	r24, 0x73	; 115
     422:	0e 94 a9 03 	call	0x752	; 0x752 <SPI_SelectSlave>
	SPI_MasterTransmit(INS_RESET);
     426:	80 ec       	ldi	r24, 0xC0	; 192
     428:	0e 94 84 03 	call	0x708	; 0x708 <SPI_MasterTransmit>
	SPI_NoSlave();
     42c:	0e 94 ba 03 	call	0x774	; 0x774 <SPI_NoSlave>
}
     430:	cf 91       	pop	r28
     432:	df 91       	pop	r29
     434:	08 95       	ret

00000436 <CAN_read>:

// Read
void CAN_read(char* data, uint8_t address , int data_count){
     436:	0f 93       	push	r16
     438:	1f 93       	push	r17
     43a:	df 93       	push	r29
     43c:	cf 93       	push	r28
     43e:	cd b7       	in	r28, 0x3d	; 61
     440:	de b7       	in	r29, 0x3e	; 62
     442:	27 97       	sbiw	r28, 0x07	; 7
     444:	0f b6       	in	r0, 0x3f	; 63
     446:	f8 94       	cli
     448:	de bf       	out	0x3e, r29	; 62
     44a:	0f be       	out	0x3f, r0	; 63
     44c:	cd bf       	out	0x3d, r28	; 61
     44e:	9c 83       	std	Y+4, r25	; 0x04
     450:	8b 83       	std	Y+3, r24	; 0x03
     452:	6d 83       	std	Y+5, r22	; 0x05
     454:	5f 83       	std	Y+7, r21	; 0x07
     456:	4e 83       	std	Y+6, r20	; 0x06
	int i;
	SPI_SelectSlave(SPI_CAN);	
     458:	83 e7       	ldi	r24, 0x73	; 115
     45a:	0e 94 a9 03 	call	0x752	; 0x752 <SPI_SelectSlave>

	SPI_MasterTransmit(INS_READ);
     45e:	83 e0       	ldi	r24, 0x03	; 3
     460:	0e 94 84 03 	call	0x708	; 0x708 <SPI_MasterTransmit>
	SPI_MasterTransmit((char)address);
     464:	8d 81       	ldd	r24, Y+5	; 0x05
     466:	0e 94 84 03 	call	0x708	; 0x708 <SPI_MasterTransmit>
	for(i = 0; i < data_count; i++){
     46a:	1a 82       	std	Y+2, r1	; 0x02
     46c:	19 82       	std	Y+1, r1	; 0x01
     46e:	10 c0       	rjmp	.+32     	; 0x490 <CAN_read+0x5a>
		data[i] = SPI_MasterReceive();
     470:	29 81       	ldd	r18, Y+1	; 0x01
     472:	3a 81       	ldd	r19, Y+2	; 0x02
     474:	8b 81       	ldd	r24, Y+3	; 0x03
     476:	9c 81       	ldd	r25, Y+4	; 0x04
     478:	8c 01       	movw	r16, r24
     47a:	02 0f       	add	r16, r18
     47c:	13 1f       	adc	r17, r19
     47e:	0e 94 97 03 	call	0x72e	; 0x72e <SPI_MasterReceive>
     482:	f8 01       	movw	r30, r16
     484:	80 83       	st	Z, r24
	int i;
	SPI_SelectSlave(SPI_CAN);	

	SPI_MasterTransmit(INS_READ);
	SPI_MasterTransmit((char)address);
	for(i = 0; i < data_count; i++){
     486:	89 81       	ldd	r24, Y+1	; 0x01
     488:	9a 81       	ldd	r25, Y+2	; 0x02
     48a:	01 96       	adiw	r24, 0x01	; 1
     48c:	9a 83       	std	Y+2, r25	; 0x02
     48e:	89 83       	std	Y+1, r24	; 0x01
     490:	29 81       	ldd	r18, Y+1	; 0x01
     492:	3a 81       	ldd	r19, Y+2	; 0x02
     494:	8e 81       	ldd	r24, Y+6	; 0x06
     496:	9f 81       	ldd	r25, Y+7	; 0x07
     498:	28 17       	cp	r18, r24
     49a:	39 07       	cpc	r19, r25
     49c:	4c f3       	brlt	.-46     	; 0x470 <CAN_read+0x3a>
		data[i] = SPI_MasterReceive();
	}

	SPI_NoSlave();
     49e:	0e 94 ba 03 	call	0x774	; 0x774 <SPI_NoSlave>

}
     4a2:	27 96       	adiw	r28, 0x07	; 7
     4a4:	0f b6       	in	r0, 0x3f	; 63
     4a6:	f8 94       	cli
     4a8:	de bf       	out	0x3e, r29	; 62
     4aa:	0f be       	out	0x3f, r0	; 63
     4ac:	cd bf       	out	0x3d, r28	; 61
     4ae:	cf 91       	pop	r28
     4b0:	df 91       	pop	r29
     4b2:	1f 91       	pop	r17
     4b4:	0f 91       	pop	r16
     4b6:	08 95       	ret

000004b8 <CAN_read_rx>:

void CAN_read_rx(CAN_message* msg, uint8_t rx){
     4b8:	0f 93       	push	r16
     4ba:	1f 93       	push	r17
     4bc:	df 93       	push	r29
     4be:	cf 93       	push	r28
     4c0:	00 d0       	rcall	.+0      	; 0x4c2 <CAN_read_rx+0xa>
     4c2:	00 d0       	rcall	.+0      	; 0x4c4 <CAN_read_rx+0xc>
     4c4:	0f 92       	push	r0
     4c6:	cd b7       	in	r28, 0x3d	; 61
     4c8:	de b7       	in	r29, 0x3e	; 62
     4ca:	9c 83       	std	Y+4, r25	; 0x04
     4cc:	8b 83       	std	Y+3, r24	; 0x03
     4ce:	6d 83       	std	Y+5, r22	; 0x05
	int i;
	if (rx>1)
     4d0:	8d 81       	ldd	r24, Y+5	; 0x05
     4d2:	82 30       	cpi	r24, 0x02	; 2
     4d4:	90 f5       	brcc	.+100    	; 0x53a <CAN_read_rx+0x82>
		return;
	if(rx == 0) rx = 1; //decode rx0 to word for "read from rxb0", standard frame
     4d6:	8d 81       	ldd	r24, Y+5	; 0x05
     4d8:	88 23       	and	r24, r24
     4da:	19 f4       	brne	.+6      	; 0x4e2 <CAN_read_rx+0x2a>
     4dc:	81 e0       	ldi	r24, 0x01	; 1
     4de:	8d 83       	std	Y+5, r24	; 0x05
     4e0:	05 c0       	rjmp	.+10     	; 0x4ec <CAN_read_rx+0x34>
	else if(rx == 1) rx = 3; //decode rx1 to intruction for "read from rxb1", standard frame
     4e2:	8d 81       	ldd	r24, Y+5	; 0x05
     4e4:	81 30       	cpi	r24, 0x01	; 1
     4e6:	11 f4       	brne	.+4      	; 0x4ec <CAN_read_rx+0x34>
     4e8:	83 e0       	ldi	r24, 0x03	; 3
     4ea:	8d 83       	std	Y+5, r24	; 0x05
	
	SPI_SelectSlave(SPI_CAN);	
     4ec:	83 e7       	ldi	r24, 0x73	; 115
     4ee:	0e 94 a9 03 	call	0x752	; 0x752 <SPI_SelectSlave>
	SPI_MasterTransmit(INS_READ_RX | (rx<<1));
     4f2:	8d 81       	ldd	r24, Y+5	; 0x05
     4f4:	88 2f       	mov	r24, r24
     4f6:	90 e0       	ldi	r25, 0x00	; 0
     4f8:	88 0f       	add	r24, r24
     4fa:	99 1f       	adc	r25, r25
     4fc:	80 69       	ori	r24, 0x90	; 144
     4fe:	0e 94 84 03 	call	0x708	; 0x708 <SPI_MasterTransmit>
	for (i = 0; i < 8; i++){
     502:	1a 82       	std	Y+2, r1	; 0x02
     504:	19 82       	std	Y+1, r1	; 0x01
     506:	12 c0       	rjmp	.+36     	; 0x52c <CAN_read_rx+0x74>
		msg->data[i] = SPI_MasterReceive();
     508:	eb 81       	ldd	r30, Y+3	; 0x03
     50a:	fc 81       	ldd	r31, Y+4	; 0x04
     50c:	23 81       	ldd	r18, Z+3	; 0x03
     50e:	34 81       	ldd	r19, Z+4	; 0x04
     510:	89 81       	ldd	r24, Y+1	; 0x01
     512:	9a 81       	ldd	r25, Y+2	; 0x02
     514:	89 01       	movw	r16, r18
     516:	08 0f       	add	r16, r24
     518:	19 1f       	adc	r17, r25
     51a:	0e 94 97 03 	call	0x72e	; 0x72e <SPI_MasterReceive>
     51e:	f8 01       	movw	r30, r16
     520:	80 83       	st	Z, r24
	if(rx == 0) rx = 1; //decode rx0 to word for "read from rxb0", standard frame
	else if(rx == 1) rx = 3; //decode rx1 to intruction for "read from rxb1", standard frame
	
	SPI_SelectSlave(SPI_CAN);	
	SPI_MasterTransmit(INS_READ_RX | (rx<<1));
	for (i = 0; i < 8; i++){
     522:	89 81       	ldd	r24, Y+1	; 0x01
     524:	9a 81       	ldd	r25, Y+2	; 0x02
     526:	01 96       	adiw	r24, 0x01	; 1
     528:	9a 83       	std	Y+2, r25	; 0x02
     52a:	89 83       	std	Y+1, r24	; 0x01
     52c:	89 81       	ldd	r24, Y+1	; 0x01
     52e:	9a 81       	ldd	r25, Y+2	; 0x02
     530:	88 30       	cpi	r24, 0x08	; 8
     532:	91 05       	cpc	r25, r1
     534:	4c f3       	brlt	.-46     	; 0x508 <CAN_read_rx+0x50>
		msg->data[i] = SPI_MasterReceive();
	}
	
	SPI_NoSlave();
     536:	0e 94 ba 03 	call	0x774	; 0x774 <SPI_NoSlave>
}
     53a:	0f 90       	pop	r0
     53c:	0f 90       	pop	r0
     53e:	0f 90       	pop	r0
     540:	0f 90       	pop	r0
     542:	0f 90       	pop	r0
     544:	cf 91       	pop	r28
     546:	df 91       	pop	r29
     548:	1f 91       	pop	r17
     54a:	0f 91       	pop	r16
     54c:	08 95       	ret

0000054e <CAN_write>:

void CAN_write(char data, uint8_t address){
     54e:	df 93       	push	r29
     550:	cf 93       	push	r28
     552:	00 d0       	rcall	.+0      	; 0x554 <CAN_write+0x6>
     554:	00 d0       	rcall	.+0      	; 0x556 <CAN_write+0x8>
     556:	cd b7       	in	r28, 0x3d	; 61
     558:	de b7       	in	r29, 0x3e	; 62
     55a:	8b 83       	std	Y+3, r24	; 0x03
     55c:	6c 83       	std	Y+4, r22	; 0x04
	int i;
	SPI_SelectSlave(SPI_CAN);	
     55e:	83 e7       	ldi	r24, 0x73	; 115
     560:	0e 94 a9 03 	call	0x752	; 0x752 <SPI_SelectSlave>

	SPI_MasterTransmit(INS_WRITE);
     564:	82 e0       	ldi	r24, 0x02	; 2
     566:	0e 94 84 03 	call	0x708	; 0x708 <SPI_MasterTransmit>
	SPI_MasterTransmit((char)address);
     56a:	8c 81       	ldd	r24, Y+4	; 0x04
     56c:	0e 94 84 03 	call	0x708	; 0x708 <SPI_MasterTransmit>
		SPI_MasterTransmit(data);
     570:	8b 81       	ldd	r24, Y+3	; 0x03
     572:	0e 94 84 03 	call	0x708	; 0x708 <SPI_MasterTransmit>

	SPI_NoSlave();
     576:	0e 94 ba 03 	call	0x774	; 0x774 <SPI_NoSlave>

}
     57a:	0f 90       	pop	r0
     57c:	0f 90       	pop	r0
     57e:	0f 90       	pop	r0
     580:	0f 90       	pop	r0
     582:	cf 91       	pop	r28
     584:	df 91       	pop	r29
     586:	08 95       	ret

00000588 <CAN_load_tx>:
//tx = "modul" (3 output "kanaler")
void CAN_load_tx(char* msg, uint8_t tx){
     588:	df 93       	push	r29
     58a:	cf 93       	push	r28
     58c:	00 d0       	rcall	.+0      	; 0x58e <CAN_load_tx+0x6>
     58e:	00 d0       	rcall	.+0      	; 0x590 <CAN_load_tx+0x8>
     590:	0f 92       	push	r0
     592:	cd b7       	in	r28, 0x3d	; 61
     594:	de b7       	in	r29, 0x3e	; 62
     596:	9c 83       	std	Y+4, r25	; 0x04
     598:	8b 83       	std	Y+3, r24	; 0x03
     59a:	6d 83       	std	Y+5, r22	; 0x05
	int i;
	if (tx>2)
     59c:	8d 81       	ldd	r24, Y+5	; 0x05
     59e:	83 30       	cpi	r24, 0x03	; 3
     5a0:	60 f5       	brcc	.+88     	; 0x5fa <CAN_load_tx+0x72>
		return;
	tx = (tx+1)*2 - 1; //convert to abc-format as explained in table 12-5
     5a2:	8d 81       	ldd	r24, Y+5	; 0x05
     5a4:	88 2f       	mov	r24, r24
     5a6:	90 e0       	ldi	r25, 0x00	; 0
     5a8:	01 96       	adiw	r24, 0x01	; 1
     5aa:	88 0f       	add	r24, r24
     5ac:	99 1f       	adc	r25, r25
     5ae:	81 50       	subi	r24, 0x01	; 1
     5b0:	8d 83       	std	Y+5, r24	; 0x05
	SPI_SelectSlave(SPI_CAN);
     5b2:	83 e7       	ldi	r24, 0x73	; 115
     5b4:	0e 94 a9 03 	call	0x752	; 0x752 <SPI_SelectSlave>
	
	SPI_MasterTransmit(INS_LOAD_TX | tx);
     5b8:	8d 81       	ldd	r24, Y+5	; 0x05
     5ba:	80 64       	ori	r24, 0x40	; 64
     5bc:	0e 94 84 03 	call	0x708	; 0x708 <SPI_MasterTransmit>
	for(i = 0; i < 8; i++){
     5c0:	1a 82       	std	Y+2, r1	; 0x02
     5c2:	19 82       	std	Y+1, r1	; 0x01
     5c4:	0f c0       	rjmp	.+30     	; 0x5e4 <CAN_load_tx+0x5c>
		//printf("%c", data[i]);
		SPI_MasterTransmit(msg[i]);
     5c6:	29 81       	ldd	r18, Y+1	; 0x01
     5c8:	3a 81       	ldd	r19, Y+2	; 0x02
     5ca:	8b 81       	ldd	r24, Y+3	; 0x03
     5cc:	9c 81       	ldd	r25, Y+4	; 0x04
     5ce:	fc 01       	movw	r30, r24
     5d0:	e2 0f       	add	r30, r18
     5d2:	f3 1f       	adc	r31, r19
     5d4:	80 81       	ld	r24, Z
     5d6:	0e 94 84 03 	call	0x708	; 0x708 <SPI_MasterTransmit>
		return;
	tx = (tx+1)*2 - 1; //convert to abc-format as explained in table 12-5
	SPI_SelectSlave(SPI_CAN);
	
	SPI_MasterTransmit(INS_LOAD_TX | tx);
	for(i = 0; i < 8; i++){
     5da:	89 81       	ldd	r24, Y+1	; 0x01
     5dc:	9a 81       	ldd	r25, Y+2	; 0x02
     5de:	01 96       	adiw	r24, 0x01	; 1
     5e0:	9a 83       	std	Y+2, r25	; 0x02
     5e2:	89 83       	std	Y+1, r24	; 0x01
     5e4:	89 81       	ldd	r24, Y+1	; 0x01
     5e6:	9a 81       	ldd	r25, Y+2	; 0x02
     5e8:	88 30       	cpi	r24, 0x08	; 8
     5ea:	91 05       	cpc	r25, r1
     5ec:	64 f3       	brlt	.-40     	; 0x5c6 <CAN_load_tx+0x3e>
		//printf("%c", data[i]);
		SPI_MasterTransmit(msg[i]);
	}

	SPI_NoSlave();
     5ee:	0e 94 ba 03 	call	0x774	; 0x774 <SPI_NoSlave>
	printf("\n");
     5f2:	8a e0       	ldi	r24, 0x0A	; 10
     5f4:	90 e0       	ldi	r25, 0x00	; 0
     5f6:	0e 94 e2 10 	call	0x21c4	; 0x21c4 <putchar>
}
     5fa:	0f 90       	pop	r0
     5fc:	0f 90       	pop	r0
     5fe:	0f 90       	pop	r0
     600:	0f 90       	pop	r0
     602:	0f 90       	pop	r0
     604:	cf 91       	pop	r28
     606:	df 91       	pop	r29
     608:	08 95       	ret

0000060a <CAN_rts>:

void CAN_rts(uint8_t tx){
     60a:	df 93       	push	r29
     60c:	cf 93       	push	r28
     60e:	0f 92       	push	r0
     610:	cd b7       	in	r28, 0x3d	; 61
     612:	de b7       	in	r29, 0x3e	; 62
     614:	89 83       	std	Y+1, r24	; 0x01
	if (tx == 0) tx = 1;
     616:	89 81       	ldd	r24, Y+1	; 0x01
     618:	88 23       	and	r24, r24
     61a:	19 f4       	brne	.+6      	; 0x622 <CAN_rts+0x18>
     61c:	81 e0       	ldi	r24, 0x01	; 1
     61e:	89 83       	std	Y+1, r24	; 0x01
     620:	0b c0       	rjmp	.+22     	; 0x638 <CAN_rts+0x2e>
	else if (tx == 1) tx = 2;
     622:	89 81       	ldd	r24, Y+1	; 0x01
     624:	81 30       	cpi	r24, 0x01	; 1
     626:	19 f4       	brne	.+6      	; 0x62e <CAN_rts+0x24>
     628:	82 e0       	ldi	r24, 0x02	; 2
     62a:	89 83       	std	Y+1, r24	; 0x01
     62c:	05 c0       	rjmp	.+10     	; 0x638 <CAN_rts+0x2e>
	else if (tx == 2) tx = 4;
     62e:	89 81       	ldd	r24, Y+1	; 0x01
     630:	82 30       	cpi	r24, 0x02	; 2
     632:	59 f4       	brne	.+22     	; 0x64a <CAN_rts+0x40>
     634:	84 e0       	ldi	r24, 0x04	; 4
     636:	89 83       	std	Y+1, r24	; 0x01
	else return;
	
	SPI_SelectSlave(SPI_CAN);
     638:	83 e7       	ldi	r24, 0x73	; 115
     63a:	0e 94 a9 03 	call	0x752	; 0x752 <SPI_SelectSlave>
	//printf("Rts: 0x%x\n", (INS_RTS | tx));
	SPI_MasterTransmit(INS_RTS | tx);
     63e:	89 81       	ldd	r24, Y+1	; 0x01
     640:	80 68       	ori	r24, 0x80	; 128
     642:	0e 94 84 03 	call	0x708	; 0x708 <SPI_MasterTransmit>

	SPI_NoSlave();
     646:	0e 94 ba 03 	call	0x774	; 0x774 <SPI_NoSlave>
}
     64a:	0f 90       	pop	r0
     64c:	cf 91       	pop	r28
     64e:	df 91       	pop	r29
     650:	08 95       	ret

00000652 <CAN_read_status>:

uint8_t CAN_read_status(void){
     652:	df 93       	push	r29
     654:	cf 93       	push	r28
     656:	0f 92       	push	r0
     658:	cd b7       	in	r28, 0x3d	; 61
     65a:	de b7       	in	r29, 0x3e	; 62
	char status;
	SPI_SelectSlave(SPI_CAN);
     65c:	83 e7       	ldi	r24, 0x73	; 115
     65e:	0e 94 a9 03 	call	0x752	; 0x752 <SPI_SelectSlave>

	SPI_MasterTransmit(INS_READ_STATUS);
     662:	80 ea       	ldi	r24, 0xA0	; 160
     664:	0e 94 84 03 	call	0x708	; 0x708 <SPI_MasterTransmit>
	status = SPI_MasterReceive();
     668:	0e 94 97 03 	call	0x72e	; 0x72e <SPI_MasterReceive>
     66c:	89 83       	std	Y+1, r24	; 0x01

	SPI_NoSlave();
     66e:	0e 94 ba 03 	call	0x774	; 0x774 <SPI_NoSlave>
	
	return (uint8_t) status;
     672:	89 81       	ldd	r24, Y+1	; 0x01

}
     674:	0f 90       	pop	r0
     676:	cf 91       	pop	r28
     678:	df 91       	pop	r29
     67a:	08 95       	ret

0000067c <CAN_rx_status>:

uint8_t CAN_rx_status(void){
     67c:	df 93       	push	r29
     67e:	cf 93       	push	r28
     680:	0f 92       	push	r0
     682:	cd b7       	in	r28, 0x3d	; 61
     684:	de b7       	in	r29, 0x3e	; 62

	char status;
	SPI_SelectSlave(SPI_CAN);
     686:	83 e7       	ldi	r24, 0x73	; 115
     688:	0e 94 a9 03 	call	0x752	; 0x752 <SPI_SelectSlave>

	SPI_MasterTransmit(INS_RX_STATUS);
     68c:	80 eb       	ldi	r24, 0xB0	; 176
     68e:	0e 94 84 03 	call	0x708	; 0x708 <SPI_MasterTransmit>
	status = SPI_MasterReceive();
     692:	0e 94 97 03 	call	0x72e	; 0x72e <SPI_MasterReceive>
     696:	89 83       	std	Y+1, r24	; 0x01

	SPI_NoSlave();
     698:	0e 94 ba 03 	call	0x774	; 0x774 <SPI_NoSlave>
	
	return (uint8_t) status;
     69c:	89 81       	ldd	r24, Y+1	; 0x01

}
     69e:	0f 90       	pop	r0
     6a0:	cf 91       	pop	r28
     6a2:	df 91       	pop	r29
     6a4:	08 95       	ret

000006a6 <CAN_bit_modify>:

void CAN_bit_modify(uint8_t address, uint8_t mask, uint8_t data){
     6a6:	df 93       	push	r29
     6a8:	cf 93       	push	r28
     6aa:	00 d0       	rcall	.+0      	; 0x6ac <CAN_bit_modify+0x6>
     6ac:	0f 92       	push	r0
     6ae:	cd b7       	in	r28, 0x3d	; 61
     6b0:	de b7       	in	r29, 0x3e	; 62
     6b2:	89 83       	std	Y+1, r24	; 0x01
     6b4:	6a 83       	std	Y+2, r22	; 0x02
     6b6:	4b 83       	std	Y+3, r20	; 0x03
	SPI_SelectSlave(SPI_CAN);
     6b8:	83 e7       	ldi	r24, 0x73	; 115
     6ba:	0e 94 a9 03 	call	0x752	; 0x752 <SPI_SelectSlave>


	SPI_MasterTransmit((char)INS_BIT_MODIFY);	
     6be:	85 e0       	ldi	r24, 0x05	; 5
     6c0:	0e 94 84 03 	call	0x708	; 0x708 <SPI_MasterTransmit>
	SPI_MasterTransmit((char)address);
     6c4:	89 81       	ldd	r24, Y+1	; 0x01
     6c6:	0e 94 84 03 	call	0x708	; 0x708 <SPI_MasterTransmit>
	SPI_MasterTransmit((char)mask);
     6ca:	8a 81       	ldd	r24, Y+2	; 0x02
     6cc:	0e 94 84 03 	call	0x708	; 0x708 <SPI_MasterTransmit>
	SPI_MasterTransmit((char)data);
     6d0:	8b 81       	ldd	r24, Y+3	; 0x03
     6d2:	0e 94 84 03 	call	0x708	; 0x708 <SPI_MasterTransmit>

	SPI_NoSlave();
     6d6:	0e 94 ba 03 	call	0x774	; 0x774 <SPI_NoSlave>
}
     6da:	0f 90       	pop	r0
     6dc:	0f 90       	pop	r0
     6de:	0f 90       	pop	r0
     6e0:	cf 91       	pop	r28
     6e2:	df 91       	pop	r29
     6e4:	08 95       	ret

000006e6 <SPI_MasterInit>:
#include <avr/interrupt.h>
#include "spi.h"

// Initialize the SPI Master interface
void SPI_MasterInit(void)
{
     6e6:	df 93       	push	r29
     6e8:	cf 93       	push	r28
     6ea:	cd b7       	in	r28, 0x3d	; 61
     6ec:	de b7       	in	r29, 0x3e	; 62
	/* Set MISO input, other pins output */
	DDRB = (0b11110111);;
     6ee:	e7 e3       	ldi	r30, 0x37	; 55
     6f0:	f0 e0       	ldi	r31, 0x00	; 0
     6f2:	87 ef       	ldi	r24, 0xF7	; 247
     6f4:	80 83       	st	Z, r24
	/* Enable SPI, Master, set clock rate fck/16 */
	SPCR = (1<<SPE)|(1<<MSTR)|(1<<SPR0);
     6f6:	ed e2       	ldi	r30, 0x2D	; 45
     6f8:	f0 e0       	ldi	r31, 0x00	; 0
     6fa:	81 e5       	ldi	r24, 0x51	; 81
     6fc:	80 83       	st	Z, r24
	SPI_NoSlave();
     6fe:	0e 94 ba 03 	call	0x774	; 0x774 <SPI_NoSlave>
}
     702:	cf 91       	pop	r28
     704:	df 91       	pop	r29
     706:	08 95       	ret

00000708 <SPI_MasterTransmit>:

// Transmit char over SPI
void SPI_MasterTransmit(char cData)
{
     708:	df 93       	push	r29
     70a:	cf 93       	push	r28
     70c:	0f 92       	push	r0
     70e:	cd b7       	in	r28, 0x3d	; 61
     710:	de b7       	in	r29, 0x3e	; 62
     712:	89 83       	std	Y+1, r24	; 0x01
	/* Start transmission */
	SPDR = cData;
     714:	ef e2       	ldi	r30, 0x2F	; 47
     716:	f0 e0       	ldi	r31, 0x00	; 0
     718:	89 81       	ldd	r24, Y+1	; 0x01
     71a:	80 83       	st	Z, r24
	/* Wait for transmission complete */
	while(!(SPSR & (1<<SPIF)));
     71c:	ee e2       	ldi	r30, 0x2E	; 46
     71e:	f0 e0       	ldi	r31, 0x00	; 0
     720:	80 81       	ld	r24, Z
     722:	88 23       	and	r24, r24
     724:	dc f7       	brge	.-10     	; 0x71c <SPI_MasterTransmit+0x14>
}
     726:	0f 90       	pop	r0
     728:	cf 91       	pop	r28
     72a:	df 91       	pop	r29
     72c:	08 95       	ret

0000072e <SPI_MasterReceive>:

// Recieve char over SPI
char SPI_MasterReceive(void)
{
     72e:	df 93       	push	r29
     730:	cf 93       	push	r28
     732:	cd b7       	in	r28, 0x3d	; 61
     734:	de b7       	in	r29, 0x3e	; 62
	//send dummy char, to shift the SPDR
	SPI_MasterTransmit('@');
     736:	80 e4       	ldi	r24, 0x40	; 64
     738:	0e 94 84 03 	call	0x708	; 0x708 <SPI_MasterTransmit>
	
	/* Wait for reception complete */
	while(!(SPSR & (1<<SPIF)));
     73c:	ee e2       	ldi	r30, 0x2E	; 46
     73e:	f0 e0       	ldi	r31, 0x00	; 0
     740:	80 81       	ld	r24, Z
     742:	88 23       	and	r24, r24
     744:	dc f7       	brge	.-10     	; 0x73c <SPI_MasterReceive+0xe>
	
	

	/* Return data register */
	return SPDR;
     746:	ef e2       	ldi	r30, 0x2F	; 47
     748:	f0 e0       	ldi	r31, 0x00	; 0
     74a:	80 81       	ld	r24, Z
}
     74c:	cf 91       	pop	r28
     74e:	df 91       	pop	r29
     750:	08 95       	ret

00000752 <SPI_SelectSlave>:

// Select SPI slave to send data to
void SPI_SelectSlave(char slave){ //remove argument!!
     752:	df 93       	push	r29
     754:	cf 93       	push	r28
     756:	0f 92       	push	r0
     758:	cd b7       	in	r28, 0x3d	; 61
     75a:	de b7       	in	r29, 0x3e	; 62
     75c:	89 83       	std	Y+1, r24	; 0x01
		PORTB = PORTB & ~(1<<DDB0) ; // set SS for CAN low 
     75e:	a8 e3       	ldi	r26, 0x38	; 56
     760:	b0 e0       	ldi	r27, 0x00	; 0
     762:	e8 e3       	ldi	r30, 0x38	; 56
     764:	f0 e0       	ldi	r31, 0x00	; 0
     766:	80 81       	ld	r24, Z
     768:	8e 7f       	andi	r24, 0xFE	; 254
     76a:	8c 93       	st	X, r24
}
     76c:	0f 90       	pop	r0
     76e:	cf 91       	pop	r28
     770:	df 91       	pop	r29
     772:	08 95       	ret

00000774 <SPI_NoSlave>:

// Disable chipselect on all SPI slaves (select no slave)
void SPI_NoSlave(void){
     774:	df 93       	push	r29
     776:	cf 93       	push	r28
     778:	cd b7       	in	r28, 0x3d	; 61
     77a:	de b7       	in	r29, 0x3e	; 62
	/* Set SS high */	
	PORTB = PORTB | (1<<DDB0);
     77c:	a8 e3       	ldi	r26, 0x38	; 56
     77e:	b0 e0       	ldi	r27, 0x00	; 0
     780:	e8 e3       	ldi	r30, 0x38	; 56
     782:	f0 e0       	ldi	r31, 0x00	; 0
     784:	80 81       	ld	r24, Z
     786:	81 60       	ori	r24, 0x01	; 1
     788:	8c 93       	st	X, r24
}
     78a:	cf 91       	pop	r28
     78c:	df 91       	pop	r29
     78e:	08 95       	ret

00000790 <main>:
#include "motor.h"
#include "TWI_master.h"



int main(void) {
     790:	df 93       	push	r29
     792:	cf 93       	push	r28
     794:	cd b7       	in	r28, 0x3d	; 61
     796:	de b7       	in	r29, 0x3e	; 62
	cli();
     798:	f8 94       	cli
	SPI_NoSlave();
     79a:	0e 94 ba 03 	call	0x774	; 0x774 <SPI_NoSlave>
	SPI_MasterInit();	
     79e:	0e 94 73 03 	call	0x6e6	; 0x6e6 <SPI_MasterInit>
	CAN_init();
     7a2:	0e 94 67 00 	call	0xce	; 0xce <CAN_init>
	servo_init();
     7a6:	0e 94 7d 04 	call	0x8fa	; 0x8fa <servo_init>
	ir_init();
     7aa:	0e 94 50 05 	call	0xaa0	; 0xaa0 <ir_init>
	solenoid_init();
     7ae:	0e 94 fe 05 	call	0xbfc	; 0xbfc <solenoid_init>
	motor_init(); //Henger uten motor tilkoblet
     7b2:	0e 94 a6 06 	call	0xd4c	; 0xd4c <motor_init>

	sei();
     7b6:	78 94       	sei
     7b8:	ff cf       	rjmp	.-2      	; 0x7b8 <main+0x28>

000007ba <__vector_5>:

	return 0;	
	
}

SIGNAL(SIG_INTERRUPT4) {
     7ba:	1f 92       	push	r1
     7bc:	0f 92       	push	r0
     7be:	0f b6       	in	r0, 0x3f	; 63
     7c0:	0f 92       	push	r0
     7c2:	00 90 5b 00 	lds	r0, 0x005B
     7c6:	0f 92       	push	r0
     7c8:	11 24       	eor	r1, r1
     7ca:	2f 93       	push	r18
     7cc:	3f 93       	push	r19
     7ce:	4f 93       	push	r20
     7d0:	5f 93       	push	r21
     7d2:	6f 93       	push	r22
     7d4:	7f 93       	push	r23
     7d6:	8f 93       	push	r24
     7d8:	9f 93       	push	r25
     7da:	af 93       	push	r26
     7dc:	bf 93       	push	r27
     7de:	ef 93       	push	r30
     7e0:	ff 93       	push	r31
     7e2:	df 93       	push	r29
     7e4:	cf 93       	push	r28
     7e6:	cd b7       	in	r28, 0x3d	; 61
     7e8:	de b7       	in	r29, 0x3e	; 62
	sig_interrupt4();
     7ea:	0e 94 89 01 	call	0x312	; 0x312 <sig_interrupt4>

}
     7ee:	cf 91       	pop	r28
     7f0:	df 91       	pop	r29
     7f2:	ff 91       	pop	r31
     7f4:	ef 91       	pop	r30
     7f6:	bf 91       	pop	r27
     7f8:	af 91       	pop	r26
     7fa:	9f 91       	pop	r25
     7fc:	8f 91       	pop	r24
     7fe:	7f 91       	pop	r23
     800:	6f 91       	pop	r22
     802:	5f 91       	pop	r21
     804:	4f 91       	pop	r20
     806:	3f 91       	pop	r19
     808:	2f 91       	pop	r18
     80a:	0f 90       	pop	r0
     80c:	00 92 5b 00 	sts	0x005B, r0
     810:	0f 90       	pop	r0
     812:	0f be       	out	0x3f, r0	; 63
     814:	0f 90       	pop	r0
     816:	1f 90       	pop	r1
     818:	18 95       	reti

0000081a <__vector_21>:


SIGNAL(SIG_ADC) {	//diode for ml
     81a:	1f 92       	push	r1
     81c:	0f 92       	push	r0
     81e:	0f b6       	in	r0, 0x3f	; 63
     820:	0f 92       	push	r0
     822:	11 24       	eor	r1, r1
     824:	df 93       	push	r29
     826:	cf 93       	push	r28
     828:	cd b7       	in	r28, 0x3d	; 61
     82a:	de b7       	in	r29, 0x3e	; 62
	//adc_interrupt();
}
     82c:	cf 91       	pop	r28
     82e:	df 91       	pop	r29
     830:	0f 90       	pop	r0
     832:	0f be       	out	0x3f, r0	; 63
     834:	0f 90       	pop	r0
     836:	1f 90       	pop	r1
     838:	18 95       	reti

0000083a <__vector_26>:


SIGNAL(SIG_OUTPUT_COMPARE3A) {
     83a:	1f 92       	push	r1
     83c:	0f 92       	push	r0
     83e:	0f b6       	in	r0, 0x3f	; 63
     840:	0f 92       	push	r0
     842:	00 90 5b 00 	lds	r0, 0x005B
     846:	0f 92       	push	r0
     848:	11 24       	eor	r1, r1
     84a:	2f 93       	push	r18
     84c:	3f 93       	push	r19
     84e:	4f 93       	push	r20
     850:	5f 93       	push	r21
     852:	6f 93       	push	r22
     854:	7f 93       	push	r23
     856:	8f 93       	push	r24
     858:	9f 93       	push	r25
     85a:	af 93       	push	r26
     85c:	bf 93       	push	r27
     85e:	ef 93       	push	r30
     860:	ff 93       	push	r31
     862:	df 93       	push	r29
     864:	cf 93       	push	r28
     866:	cd b7       	in	r28, 0x3d	; 61
     868:	de b7       	in	r29, 0x3e	; 62
	motor_regulator();
     86a:	0e 94 d6 07 	call	0xfac	; 0xfac <motor_regulator>
}
     86e:	cf 91       	pop	r28
     870:	df 91       	pop	r29
     872:	ff 91       	pop	r31
     874:	ef 91       	pop	r30
     876:	bf 91       	pop	r27
     878:	af 91       	pop	r26
     87a:	9f 91       	pop	r25
     87c:	8f 91       	pop	r24
     87e:	7f 91       	pop	r23
     880:	6f 91       	pop	r22
     882:	5f 91       	pop	r21
     884:	4f 91       	pop	r20
     886:	3f 91       	pop	r19
     888:	2f 91       	pop	r18
     88a:	0f 90       	pop	r0
     88c:	00 92 5b 00 	sts	0x005B, r0
     890:	0f 90       	pop	r0
     892:	0f be       	out	0x3f, r0	; 63
     894:	0f 90       	pop	r0
     896:	1f 90       	pop	r1
     898:	18 95       	reti

0000089a <__vector_33>:

SIGNAL(SIG_2WIRE_SERIAL){ //////////////////////////////flytt tilbake hvis det virker
     89a:	1f 92       	push	r1
     89c:	0f 92       	push	r0
     89e:	0f b6       	in	r0, 0x3f	; 63
     8a0:	0f 92       	push	r0
     8a2:	00 90 5b 00 	lds	r0, 0x005B
     8a6:	0f 92       	push	r0
     8a8:	11 24       	eor	r1, r1
     8aa:	2f 93       	push	r18
     8ac:	3f 93       	push	r19
     8ae:	4f 93       	push	r20
     8b0:	5f 93       	push	r21
     8b2:	6f 93       	push	r22
     8b4:	7f 93       	push	r23
     8b6:	8f 93       	push	r24
     8b8:	9f 93       	push	r25
     8ba:	af 93       	push	r26
     8bc:	bf 93       	push	r27
     8be:	ef 93       	push	r30
     8c0:	ff 93       	push	r31
     8c2:	df 93       	push	r29
     8c4:	cf 93       	push	r28
     8c6:	cd b7       	in	r28, 0x3d	; 61
     8c8:	de b7       	in	r29, 0x3e	; 62
	
	TWI_interrupt();
     8ca:	0e 94 78 09 	call	0x12f0	; 0x12f0 <TWI_interrupt>

}
     8ce:	cf 91       	pop	r28
     8d0:	df 91       	pop	r29
     8d2:	ff 91       	pop	r31
     8d4:	ef 91       	pop	r30
     8d6:	bf 91       	pop	r27
     8d8:	af 91       	pop	r26
     8da:	9f 91       	pop	r25
     8dc:	8f 91       	pop	r24
     8de:	7f 91       	pop	r23
     8e0:	6f 91       	pop	r22
     8e2:	5f 91       	pop	r21
     8e4:	4f 91       	pop	r20
     8e6:	3f 91       	pop	r19
     8e8:	2f 91       	pop	r18
     8ea:	0f 90       	pop	r0
     8ec:	00 92 5b 00 	sts	0x005B, r0
     8f0:	0f 90       	pop	r0
     8f2:	0f be       	out	0x3f, r0	; 63
     8f4:	0f 90       	pop	r0
     8f6:	1f 90       	pop	r1
     8f8:	18 95       	reti

000008fa <servo_init>:
#include "servo.h"
#include "can.h"
#include "ir.h"
#include "solenoid.h"

void servo_init(){
     8fa:	df 93       	push	r29
     8fc:	cf 93       	push	r28
     8fe:	cd b7       	in	r28, 0x3d	; 61
     900:	de b7       	in	r29, 0x3e	; 62
	TCCR1A = 0b00100010; //clear output on compare match, fast PWM - count to OCR
     902:	ef e4       	ldi	r30, 0x4F	; 79
     904:	f0 e0       	ldi	r31, 0x00	; 0
     906:	82 e2       	ldi	r24, 0x22	; 34
     908:	80 83       	st	Z, r24
	TCCR1B = 0b00011010; //fast PWM - count to OCR, prescaler: divide FCLK by 8 (counter 1 MHz)
     90a:	ee e4       	ldi	r30, 0x4E	; 78
     90c:	f0 e0       	ldi	r31, 0x00	; 0
     90e:	8a e1       	ldi	r24, 0x1A	; 26
     910:	80 83       	st	Z, r24
	
	OCR1B = 1500+55; //start in mid position (+ tuning)
     912:	e8 e4       	ldi	r30, 0x48	; 72
     914:	f0 e0       	ldi	r31, 0x00	; 0
     916:	83 e1       	ldi	r24, 0x13	; 19
     918:	96 e0       	ldi	r25, 0x06	; 6
     91a:	91 83       	std	Z+1, r25	; 0x01
     91c:	80 83       	st	Z, r24
	ICR1 = 20000+700; //count to 20000 (20 ms) (+ tuning)
     91e:	e6 e4       	ldi	r30, 0x46	; 70
     920:	f0 e0       	ldi	r31, 0x00	; 0
     922:	8c ed       	ldi	r24, 0xDC	; 220
     924:	90 e5       	ldi	r25, 0x50	; 80
     926:	91 83       	std	Z+1, r25	; 0x01
     928:	80 83       	st	Z, r24
}
     92a:	cf 91       	pop	r28
     92c:	df 91       	pop	r29
     92e:	08 95       	ret

00000930 <set_position>:

void set_position(int8_t position) {
     930:	ef 92       	push	r14
     932:	ff 92       	push	r15
     934:	0f 93       	push	r16
     936:	1f 93       	push	r17
     938:	df 93       	push	r29
     93a:	cf 93       	push	r28
     93c:	00 d0       	rcall	.+0      	; 0x93e <set_position+0xe>
     93e:	00 d0       	rcall	.+0      	; 0x940 <set_position+0x10>
     940:	0f 92       	push	r0
     942:	cd b7       	in	r28, 0x3d	; 61
     944:	de b7       	in	r29, 0x3e	; 62
     946:	8d 83       	std	Y+5, r24	; 0x05
	static float value = 0;
	float temp = (630.*position)/128;
     948:	8d 81       	ldd	r24, Y+5	; 0x05
     94a:	99 27       	eor	r25, r25
     94c:	87 fd       	sbrc	r24, 7
     94e:	90 95       	com	r25
     950:	a9 2f       	mov	r26, r25
     952:	b9 2f       	mov	r27, r25
     954:	bc 01       	movw	r22, r24
     956:	cd 01       	movw	r24, r26
     958:	0e 94 3b 0e 	call	0x1c76	; 0x1c76 <__floatsisf>
     95c:	dc 01       	movw	r26, r24
     95e:	cb 01       	movw	r24, r22
     960:	bc 01       	movw	r22, r24
     962:	cd 01       	movw	r24, r26
     964:	20 e0       	ldi	r18, 0x00	; 0
     966:	30 e8       	ldi	r19, 0x80	; 128
     968:	4d e1       	ldi	r20, 0x1D	; 29
     96a:	54 e4       	ldi	r21, 0x44	; 68
     96c:	0e 94 05 0c 	call	0x180a	; 0x180a <__mulsf3>
     970:	dc 01       	movw	r26, r24
     972:	cb 01       	movw	r24, r22
     974:	bc 01       	movw	r22, r24
     976:	cd 01       	movw	r24, r26
     978:	20 e0       	ldi	r18, 0x00	; 0
     97a:	30 e0       	ldi	r19, 0x00	; 0
     97c:	40 e0       	ldi	r20, 0x00	; 0
     97e:	53 e4       	ldi	r21, 0x43	; 67
     980:	0e 94 ff 0c 	call	0x19fe	; 0x19fe <__divsf3>
     984:	dc 01       	movw	r26, r24
     986:	cb 01       	movw	r24, r22
     988:	89 83       	std	Y+1, r24	; 0x01
     98a:	9a 83       	std	Y+2, r25	; 0x02
     98c:	ab 83       	std	Y+3, r26	; 0x03
     98e:	bc 83       	std	Y+4, r27	; 0x04
	temp += 1500+55;
     990:	69 81       	ldd	r22, Y+1	; 0x01
     992:	7a 81       	ldd	r23, Y+2	; 0x02
     994:	8b 81       	ldd	r24, Y+3	; 0x03
     996:	9c 81       	ldd	r25, Y+4	; 0x04
     998:	20 e0       	ldi	r18, 0x00	; 0
     99a:	30 e6       	ldi	r19, 0x60	; 96
     99c:	42 ec       	ldi	r20, 0xC2	; 194
     99e:	54 e4       	ldi	r21, 0x44	; 68
     9a0:	0e 94 d8 0b 	call	0x17b0	; 0x17b0 <__addsf3>
     9a4:	dc 01       	movw	r26, r24
     9a6:	cb 01       	movw	r24, r22
     9a8:	89 83       	std	Y+1, r24	; 0x01
     9aa:	9a 83       	std	Y+2, r25	; 0x02
     9ac:	ab 83       	std	Y+3, r26	; 0x03
     9ae:	bc 83       	std	Y+4, r27	; 0x04
	if(temp < 935)
     9b0:	69 81       	ldd	r22, Y+1	; 0x01
     9b2:	7a 81       	ldd	r23, Y+2	; 0x02
     9b4:	8b 81       	ldd	r24, Y+3	; 0x03
     9b6:	9c 81       	ldd	r25, Y+4	; 0x04
     9b8:	20 e0       	ldi	r18, 0x00	; 0
     9ba:	30 ec       	ldi	r19, 0xC0	; 192
     9bc:	49 e6       	ldi	r20, 0x69	; 105
     9be:	54 e4       	ldi	r21, 0x44	; 68
     9c0:	0e 94 0b 0e 	call	0x1c16	; 0x1c16 <__ltsf2>
     9c4:	88 23       	and	r24, r24
     9c6:	4c f4       	brge	.+18     	; 0x9da <set_position+0xaa>
		temp = 935;
     9c8:	80 e0       	ldi	r24, 0x00	; 0
     9ca:	90 ec       	ldi	r25, 0xC0	; 192
     9cc:	a9 e6       	ldi	r26, 0x69	; 105
     9ce:	b4 e4       	ldi	r27, 0x44	; 68
     9d0:	89 83       	std	Y+1, r24	; 0x01
     9d2:	9a 83       	std	Y+2, r25	; 0x02
     9d4:	ab 83       	std	Y+3, r26	; 0x03
     9d6:	bc 83       	std	Y+4, r27	; 0x04
     9d8:	14 c0       	rjmp	.+40     	; 0xa02 <set_position+0xd2>
	else if (temp > 2180)
     9da:	69 81       	ldd	r22, Y+1	; 0x01
     9dc:	7a 81       	ldd	r23, Y+2	; 0x02
     9de:	8b 81       	ldd	r24, Y+3	; 0x03
     9e0:	9c 81       	ldd	r25, Y+4	; 0x04
     9e2:	20 e0       	ldi	r18, 0x00	; 0
     9e4:	30 e4       	ldi	r19, 0x40	; 64
     9e6:	48 e0       	ldi	r20, 0x08	; 8
     9e8:	55 e4       	ldi	r21, 0x45	; 69
     9ea:	0e 94 ab 0d 	call	0x1b56	; 0x1b56 <__gtsf2>
     9ee:	18 16       	cp	r1, r24
     9f0:	44 f4       	brge	.+16     	; 0xa02 <set_position+0xd2>
		temp = 2180;
     9f2:	80 e0       	ldi	r24, 0x00	; 0
     9f4:	90 e4       	ldi	r25, 0x40	; 64
     9f6:	a8 e0       	ldi	r26, 0x08	; 8
     9f8:	b5 e4       	ldi	r27, 0x45	; 69
     9fa:	89 83       	std	Y+1, r24	; 0x01
     9fc:	9a 83       	std	Y+2, r25	; 0x02
     9fe:	ab 83       	std	Y+3, r26	; 0x03
     a00:	bc 83       	std	Y+4, r27	; 0x04

	value = value*A_SERVO_LP + temp*(1-A_SERVO_LP);
     a02:	80 91 22 02 	lds	r24, 0x0222
     a06:	90 91 23 02 	lds	r25, 0x0223
     a0a:	a0 91 24 02 	lds	r26, 0x0224
     a0e:	b0 91 25 02 	lds	r27, 0x0225
     a12:	bc 01       	movw	r22, r24
     a14:	cd 01       	movw	r24, r26
     a16:	2a e9       	ldi	r18, 0x9A	; 154
     a18:	39 e9       	ldi	r19, 0x99	; 153
     a1a:	49 e1       	ldi	r20, 0x19	; 25
     a1c:	5f e3       	ldi	r21, 0x3F	; 63
     a1e:	0e 94 05 0c 	call	0x180a	; 0x180a <__mulsf3>
     a22:	dc 01       	movw	r26, r24
     a24:	cb 01       	movw	r24, r22
     a26:	7c 01       	movw	r14, r24
     a28:	8d 01       	movw	r16, r26
     a2a:	69 81       	ldd	r22, Y+1	; 0x01
     a2c:	7a 81       	ldd	r23, Y+2	; 0x02
     a2e:	8b 81       	ldd	r24, Y+3	; 0x03
     a30:	9c 81       	ldd	r25, Y+4	; 0x04
     a32:	2c ec       	ldi	r18, 0xCC	; 204
     a34:	3c ec       	ldi	r19, 0xCC	; 204
     a36:	4c ec       	ldi	r20, 0xCC	; 204
     a38:	5e e3       	ldi	r21, 0x3E	; 62
     a3a:	0e 94 05 0c 	call	0x180a	; 0x180a <__mulsf3>
     a3e:	dc 01       	movw	r26, r24
     a40:	cb 01       	movw	r24, r22
     a42:	9c 01       	movw	r18, r24
     a44:	ad 01       	movw	r20, r26
     a46:	c8 01       	movw	r24, r16
     a48:	b7 01       	movw	r22, r14
     a4a:	0e 94 d8 0b 	call	0x17b0	; 0x17b0 <__addsf3>
     a4e:	dc 01       	movw	r26, r24
     a50:	cb 01       	movw	r24, r22
     a52:	80 93 22 02 	sts	0x0222, r24
     a56:	90 93 23 02 	sts	0x0223, r25
     a5a:	a0 93 24 02 	sts	0x0224, r26
     a5e:	b0 93 25 02 	sts	0x0225, r27
	
	OCR1B = (int)value;
     a62:	08 e4       	ldi	r16, 0x48	; 72
     a64:	10 e0       	ldi	r17, 0x00	; 0
     a66:	80 91 22 02 	lds	r24, 0x0222
     a6a:	90 91 23 02 	lds	r25, 0x0223
     a6e:	a0 91 24 02 	lds	r26, 0x0224
     a72:	b0 91 25 02 	lds	r27, 0x0225
     a76:	bc 01       	movw	r22, r24
     a78:	cd 01       	movw	r24, r26
     a7a:	0e 94 99 0e 	call	0x1d32	; 0x1d32 <__fixsfsi>
     a7e:	dc 01       	movw	r26, r24
     a80:	cb 01       	movw	r24, r22
     a82:	f8 01       	movw	r30, r16
     a84:	91 83       	std	Z+1, r25	; 0x01
     a86:	80 83       	st	Z, r24

}
     a88:	0f 90       	pop	r0
     a8a:	0f 90       	pop	r0
     a8c:	0f 90       	pop	r0
     a8e:	0f 90       	pop	r0
     a90:	0f 90       	pop	r0
     a92:	cf 91       	pop	r28
     a94:	df 91       	pop	r29
     a96:	1f 91       	pop	r17
     a98:	0f 91       	pop	r16
     a9a:	ff 90       	pop	r15
     a9c:	ef 90       	pop	r14
     a9e:	08 95       	ret

00000aa0 <ir_init>:

int ir_blocked = 0;
int score = 0;
int scoring_enabled = 0;

void ir_init(){
     aa0:	df 93       	push	r29
     aa2:	cf 93       	push	r28
     aa4:	cd b7       	in	r28, 0x3d	; 61
     aa6:	de b7       	in	r29, 0x3e	; 62
	ADMUX = 0b11100000; //internal vref, left adjust, ADC0 single ended
     aa8:	e7 e2       	ldi	r30, 0x27	; 39
     aaa:	f0 e0       	ldi	r31, 0x00	; 0
     aac:	80 ee       	ldi	r24, 0xE0	; 224
     aae:	80 83       	st	Z, r24
	ADCSRA = 0b11101111;//ACD enable, start conversion, free running, Interrupt flag, interrupt enable, prescaler 128
     ab0:	e6 e2       	ldi	r30, 0x26	; 38
     ab2:	f0 e0       	ldi	r31, 0x00	; 0
     ab4:	8f ee       	ldi	r24, 0xEF	; 239
     ab6:	80 83       	st	Z, r24
}
     ab8:	cf 91       	pop	r28
     aba:	df 91       	pop	r29
     abc:	08 95       	ret

00000abe <get_ir>:

uint8_t get_ir(){
     abe:	df 93       	push	r29
     ac0:	cf 93       	push	r28
     ac2:	0f 92       	push	r0
     ac4:	cd b7       	in	r28, 0x3d	; 61
     ac6:	de b7       	in	r29, 0x3e	; 62
	if (ir_blocked)
     ac8:	80 91 26 02 	lds	r24, 0x0226
     acc:	90 91 27 02 	lds	r25, 0x0227
     ad0:	00 97       	sbiw	r24, 0x00	; 0
     ad2:	11 f0       	breq	.+4      	; 0xad8 <get_ir+0x1a>
		return 0;
     ad4:	19 82       	std	Y+1, r1	; 0x01
     ad6:	02 c0       	rjmp	.+4      	; 0xadc <get_ir+0x1e>
	else 
		return 1;
     ad8:	81 e0       	ldi	r24, 0x01	; 1
     ada:	89 83       	std	Y+1, r24	; 0x01
     adc:	89 81       	ldd	r24, Y+1	; 0x01
}
     ade:	0f 90       	pop	r0
     ae0:	cf 91       	pop	r28
     ae2:	df 91       	pop	r29
     ae4:	08 95       	ret

00000ae6 <get_score>:

//returns score as counted by ir-module
int get_score(){
     ae6:	df 93       	push	r29
     ae8:	cf 93       	push	r28
     aea:	cd b7       	in	r28, 0x3d	; 61
     aec:	de b7       	in	r29, 0x3e	; 62
	return score;
     aee:	80 91 28 02 	lds	r24, 0x0228
     af2:	90 91 29 02 	lds	r25, 0x0229
}
     af6:	cf 91       	pop	r28
     af8:	df 91       	pop	r29
     afa:	08 95       	ret

00000afc <reset_score>:

void reset_score(){
     afc:	df 93       	push	r29
     afe:	cf 93       	push	r28
     b00:	cd b7       	in	r28, 0x3d	; 61
     b02:	de b7       	in	r29, 0x3e	; 62
	score = 0;
     b04:	10 92 29 02 	sts	0x0229, r1
     b08:	10 92 28 02 	sts	0x0228, r1
}
     b0c:	cf 91       	pop	r28
     b0e:	df 91       	pop	r29
     b10:	08 95       	ret

00000b12 <adc_interrupt>:
/*void enable_scoring(){
	scoring_enabled = 1;
}*/

//method called from interrupt routine whenever an ADC-sample is ready
void adc_interrupt(){
     b12:	df 93       	push	r29
     b14:	cf 93       	push	r28
     b16:	cd b7       	in	r28, 0x3d	; 61
     b18:	de b7       	in	r29, 0x3e	; 62
	
	static int i = 0; //average counter
	static int mean = 4; //number of samples for adc
	static int value = 0;
	
	value += ADCH;
     b1a:	e5 e2       	ldi	r30, 0x25	; 37
     b1c:	f0 e0       	ldi	r31, 0x00	; 0
     b1e:	80 81       	ld	r24, Z
     b20:	28 2f       	mov	r18, r24
     b22:	30 e0       	ldi	r19, 0x00	; 0
     b24:	80 91 2c 02 	lds	r24, 0x022C
     b28:	90 91 2d 02 	lds	r25, 0x022D
     b2c:	82 0f       	add	r24, r18
     b2e:	93 1f       	adc	r25, r19
     b30:	90 93 2d 02 	sts	0x022D, r25
     b34:	80 93 2c 02 	sts	0x022C, r24

	i++;
     b38:	80 91 2e 02 	lds	r24, 0x022E
     b3c:	90 91 2f 02 	lds	r25, 0x022F
     b40:	01 96       	adiw	r24, 0x01	; 1
     b42:	90 93 2f 02 	sts	0x022F, r25
     b46:	80 93 2e 02 	sts	0x022E, r24
	if (i >= mean){		
     b4a:	20 91 2e 02 	lds	r18, 0x022E
     b4e:	30 91 2f 02 	lds	r19, 0x022F
     b52:	80 91 16 01 	lds	r24, 0x0116
     b56:	90 91 17 01 	lds	r25, 0x0117
     b5a:	28 17       	cp	r18, r24
     b5c:	39 07       	cpc	r19, r25
     b5e:	0c f4       	brge	.+2      	; 0xb62 <adc_interrupt+0x50>
     b60:	4a c0       	rjmp	.+148    	; 0xbf6 <adc_interrupt+0xe4>

		if ((ir_blocked == 1) && (value > 6*mean)){
     b62:	80 91 26 02 	lds	r24, 0x0226
     b66:	90 91 27 02 	lds	r25, 0x0227
     b6a:	81 30       	cpi	r24, 0x01	; 1
     b6c:	91 05       	cpc	r25, r1
     b6e:	c1 f4       	brne	.+48     	; 0xba0 <adc_interrupt+0x8e>
     b70:	20 91 16 01 	lds	r18, 0x0116
     b74:	30 91 17 01 	lds	r19, 0x0117
     b78:	c9 01       	movw	r24, r18
     b7a:	88 0f       	add	r24, r24
     b7c:	99 1f       	adc	r25, r25
     b7e:	82 0f       	add	r24, r18
     b80:	93 1f       	adc	r25, r19
     b82:	88 0f       	add	r24, r24
     b84:	99 1f       	adc	r25, r25
     b86:	9c 01       	movw	r18, r24
     b88:	80 91 2c 02 	lds	r24, 0x022C
     b8c:	90 91 2d 02 	lds	r25, 0x022D
     b90:	28 17       	cp	r18, r24
     b92:	39 07       	cpc	r19, r25
     b94:	2c f4       	brge	.+10     	; 0xba0 <adc_interrupt+0x8e>
			ir_blocked = 0;			
     b96:	10 92 27 02 	sts	0x0227, r1
     b9a:	10 92 26 02 	sts	0x0226, r1
     b9e:	23 c0       	rjmp	.+70     	; 0xbe6 <adc_interrupt+0xd4>
		}
		else if ((ir_blocked == 0) && (value < 2*mean)){
     ba0:	80 91 26 02 	lds	r24, 0x0226
     ba4:	90 91 27 02 	lds	r25, 0x0227
     ba8:	00 97       	sbiw	r24, 0x00	; 0
     baa:	e9 f4       	brne	.+58     	; 0xbe6 <adc_interrupt+0xd4>
     bac:	80 91 16 01 	lds	r24, 0x0116
     bb0:	90 91 17 01 	lds	r25, 0x0117
     bb4:	9c 01       	movw	r18, r24
     bb6:	22 0f       	add	r18, r18
     bb8:	33 1f       	adc	r19, r19
     bba:	80 91 2c 02 	lds	r24, 0x022C
     bbe:	90 91 2d 02 	lds	r25, 0x022D
     bc2:	82 17       	cp	r24, r18
     bc4:	93 07       	cpc	r25, r19
     bc6:	7c f4       	brge	.+30     	; 0xbe6 <adc_interrupt+0xd4>
			ir_blocked = 1;
     bc8:	81 e0       	ldi	r24, 0x01	; 1
     bca:	90 e0       	ldi	r25, 0x00	; 0
     bcc:	90 93 27 02 	sts	0x0227, r25
     bd0:	80 93 26 02 	sts	0x0226, r24
			//if (scoring_enabled)
				score++;
     bd4:	80 91 28 02 	lds	r24, 0x0228
     bd8:	90 91 29 02 	lds	r25, 0x0229
     bdc:	01 96       	adiw	r24, 0x01	; 1
     bde:	90 93 29 02 	sts	0x0229, r25
     be2:	80 93 28 02 	sts	0x0228, r24
			//scoring_enabled = 0;
		}

		value = 0;
     be6:	10 92 2d 02 	sts	0x022D, r1
     bea:	10 92 2c 02 	sts	0x022C, r1
		i = 0;
     bee:	10 92 2f 02 	sts	0x022F, r1
     bf2:	10 92 2e 02 	sts	0x022E, r1
	}
}
     bf6:	cf 91       	pop	r28
     bf8:	df 91       	pop	r29
     bfa:	08 95       	ret

00000bfc <solenoid_init>:
#include "solenoid.h"
#include "settings.h"
#include <util/delay.h>
#include <avr/io.h>

void solenoid_init(){
     bfc:	df 93       	push	r29
     bfe:	cf 93       	push	r28
     c00:	cd b7       	in	r28, 0x3d	; 61
     c02:	de b7       	in	r29, 0x3e	; 62
	//PF1 out
	PORTF |= 0b00000010;
     c04:	a2 e6       	ldi	r26, 0x62	; 98
     c06:	b0 e0       	ldi	r27, 0x00	; 0
     c08:	e2 e6       	ldi	r30, 0x62	; 98
     c0a:	f0 e0       	ldi	r31, 0x00	; 0
     c0c:	80 81       	ld	r24, Z
     c0e:	82 60       	ori	r24, 0x02	; 2
     c10:	8c 93       	st	X, r24
	DDRF |= 0b00000010;	
     c12:	a1 e6       	ldi	r26, 0x61	; 97
     c14:	b0 e0       	ldi	r27, 0x00	; 0
     c16:	e1 e6       	ldi	r30, 0x61	; 97
     c18:	f0 e0       	ldi	r31, 0x00	; 0
     c1a:	80 81       	ld	r24, Z
     c1c:	82 60       	ori	r24, 0x02	; 2
     c1e:	8c 93       	st	X, r24
}
     c20:	cf 91       	pop	r28
     c22:	df 91       	pop	r29
     c24:	08 95       	ret

00000c26 <trig_solenoid>:

void trig_solenoid(){
     c26:	df 93       	push	r29
     c28:	cf 93       	push	r28
     c2a:	cd b7       	in	r28, 0x3d	; 61
     c2c:	de b7       	in	r29, 0x3e	; 62
     c2e:	2e 97       	sbiw	r28, 0x0e	; 14
     c30:	0f b6       	in	r0, 0x3f	; 63
     c32:	f8 94       	cli
     c34:	de bf       	out	0x3e, r29	; 62
     c36:	0f be       	out	0x3f, r0	; 63
     c38:	cd bf       	out	0x3d, r28	; 61
	PORTF &= 0b11111101;
     c3a:	a2 e6       	ldi	r26, 0x62	; 98
     c3c:	b0 e0       	ldi	r27, 0x00	; 0
     c3e:	e2 e6       	ldi	r30, 0x62	; 98
     c40:	f0 e0       	ldi	r31, 0x00	; 0
     c42:	80 81       	ld	r24, Z
     c44:	8d 7f       	andi	r24, 0xFD	; 253
     c46:	8c 93       	st	X, r24
     c48:	80 e0       	ldi	r24, 0x00	; 0
     c4a:	90 e0       	ldi	r25, 0x00	; 0
     c4c:	a0 e7       	ldi	r26, 0x70	; 112
     c4e:	b1 e4       	ldi	r27, 0x41	; 65
     c50:	8b 87       	std	Y+11, r24	; 0x0b
     c52:	9c 87       	std	Y+12, r25	; 0x0c
     c54:	ad 87       	std	Y+13, r26	; 0x0d
     c56:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
     c58:	6b 85       	ldd	r22, Y+11	; 0x0b
     c5a:	7c 85       	ldd	r23, Y+12	; 0x0c
     c5c:	8d 85       	ldd	r24, Y+13	; 0x0d
     c5e:	9e 85       	ldd	r25, Y+14	; 0x0e
     c60:	20 e0       	ldi	r18, 0x00	; 0
     c62:	30 e0       	ldi	r19, 0x00	; 0
     c64:	4a ef       	ldi	r20, 0xFA	; 250
     c66:	54 e4       	ldi	r21, 0x44	; 68
     c68:	0e 94 05 0c 	call	0x180a	; 0x180a <__mulsf3>
     c6c:	dc 01       	movw	r26, r24
     c6e:	cb 01       	movw	r24, r22
     c70:	8f 83       	std	Y+7, r24	; 0x07
     c72:	98 87       	std	Y+8, r25	; 0x08
     c74:	a9 87       	std	Y+9, r26	; 0x09
     c76:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
     c78:	6f 81       	ldd	r22, Y+7	; 0x07
     c7a:	78 85       	ldd	r23, Y+8	; 0x08
     c7c:	89 85       	ldd	r24, Y+9	; 0x09
     c7e:	9a 85       	ldd	r25, Y+10	; 0x0a
     c80:	20 e0       	ldi	r18, 0x00	; 0
     c82:	30 e0       	ldi	r19, 0x00	; 0
     c84:	40 e8       	ldi	r20, 0x80	; 128
     c86:	5f e3       	ldi	r21, 0x3F	; 63
     c88:	0e 94 0b 0e 	call	0x1c16	; 0x1c16 <__ltsf2>
     c8c:	88 23       	and	r24, r24
     c8e:	2c f4       	brge	.+10     	; 0xc9a <trig_solenoid+0x74>
		__ticks = 1;
     c90:	81 e0       	ldi	r24, 0x01	; 1
     c92:	90 e0       	ldi	r25, 0x00	; 0
     c94:	9e 83       	std	Y+6, r25	; 0x06
     c96:	8d 83       	std	Y+5, r24	; 0x05
     c98:	3f c0       	rjmp	.+126    	; 0xd18 <trig_solenoid+0xf2>
	else if (__tmp > 65535)
     c9a:	6f 81       	ldd	r22, Y+7	; 0x07
     c9c:	78 85       	ldd	r23, Y+8	; 0x08
     c9e:	89 85       	ldd	r24, Y+9	; 0x09
     ca0:	9a 85       	ldd	r25, Y+10	; 0x0a
     ca2:	20 e0       	ldi	r18, 0x00	; 0
     ca4:	3f ef       	ldi	r19, 0xFF	; 255
     ca6:	4f e7       	ldi	r20, 0x7F	; 127
     ca8:	57 e4       	ldi	r21, 0x47	; 71
     caa:	0e 94 ab 0d 	call	0x1b56	; 0x1b56 <__gtsf2>
     cae:	18 16       	cp	r1, r24
     cb0:	4c f5       	brge	.+82     	; 0xd04 <trig_solenoid+0xde>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     cb2:	6b 85       	ldd	r22, Y+11	; 0x0b
     cb4:	7c 85       	ldd	r23, Y+12	; 0x0c
     cb6:	8d 85       	ldd	r24, Y+13	; 0x0d
     cb8:	9e 85       	ldd	r25, Y+14	; 0x0e
     cba:	20 e0       	ldi	r18, 0x00	; 0
     cbc:	30 e0       	ldi	r19, 0x00	; 0
     cbe:	40 e2       	ldi	r20, 0x20	; 32
     cc0:	51 e4       	ldi	r21, 0x41	; 65
     cc2:	0e 94 05 0c 	call	0x180a	; 0x180a <__mulsf3>
     cc6:	dc 01       	movw	r26, r24
     cc8:	cb 01       	movw	r24, r22
     cca:	bc 01       	movw	r22, r24
     ccc:	cd 01       	movw	r24, r26
     cce:	0e 94 2f 0a 	call	0x145e	; 0x145e <__fixunssfsi>
     cd2:	dc 01       	movw	r26, r24
     cd4:	cb 01       	movw	r24, r22
     cd6:	9e 83       	std	Y+6, r25	; 0x06
     cd8:	8d 83       	std	Y+5, r24	; 0x05
     cda:	0f c0       	rjmp	.+30     	; 0xcfa <trig_solenoid+0xd4>
     cdc:	88 ec       	ldi	r24, 0xC8	; 200
     cde:	90 e0       	ldi	r25, 0x00	; 0
     ce0:	9c 83       	std	Y+4, r25	; 0x04
     ce2:	8b 83       	std	Y+3, r24	; 0x03
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
     ce4:	8b 81       	ldd	r24, Y+3	; 0x03
     ce6:	9c 81       	ldd	r25, Y+4	; 0x04
     ce8:	01 97       	sbiw	r24, 0x01	; 1
     cea:	f1 f7       	brne	.-4      	; 0xce8 <trig_solenoid+0xc2>
     cec:	9c 83       	std	Y+4, r25	; 0x04
     cee:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     cf0:	8d 81       	ldd	r24, Y+5	; 0x05
     cf2:	9e 81       	ldd	r25, Y+6	; 0x06
     cf4:	01 97       	sbiw	r24, 0x01	; 1
     cf6:	9e 83       	std	Y+6, r25	; 0x06
     cf8:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     cfa:	8d 81       	ldd	r24, Y+5	; 0x05
     cfc:	9e 81       	ldd	r25, Y+6	; 0x06
     cfe:	00 97       	sbiw	r24, 0x00	; 0
     d00:	69 f7       	brne	.-38     	; 0xcdc <trig_solenoid+0xb6>
     d02:	14 c0       	rjmp	.+40     	; 0xd2c <trig_solenoid+0x106>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     d04:	6f 81       	ldd	r22, Y+7	; 0x07
     d06:	78 85       	ldd	r23, Y+8	; 0x08
     d08:	89 85       	ldd	r24, Y+9	; 0x09
     d0a:	9a 85       	ldd	r25, Y+10	; 0x0a
     d0c:	0e 94 2f 0a 	call	0x145e	; 0x145e <__fixunssfsi>
     d10:	dc 01       	movw	r26, r24
     d12:	cb 01       	movw	r24, r22
     d14:	9e 83       	std	Y+6, r25	; 0x06
     d16:	8d 83       	std	Y+5, r24	; 0x05
     d18:	8d 81       	ldd	r24, Y+5	; 0x05
     d1a:	9e 81       	ldd	r25, Y+6	; 0x06
     d1c:	9a 83       	std	Y+2, r25	; 0x02
     d1e:	89 83       	std	Y+1, r24	; 0x01
     d20:	89 81       	ldd	r24, Y+1	; 0x01
     d22:	9a 81       	ldd	r25, Y+2	; 0x02
     d24:	01 97       	sbiw	r24, 0x01	; 1
     d26:	f1 f7       	brne	.-4      	; 0xd24 <trig_solenoid+0xfe>
     d28:	9a 83       	std	Y+2, r25	; 0x02
     d2a:	89 83       	std	Y+1, r24	; 0x01
	//_delay_ms(3);
	_delay_ms(15);
	PORTF |= 0b00000010;
     d2c:	a2 e6       	ldi	r26, 0x62	; 98
     d2e:	b0 e0       	ldi	r27, 0x00	; 0
     d30:	e2 e6       	ldi	r30, 0x62	; 98
     d32:	f0 e0       	ldi	r31, 0x00	; 0
     d34:	80 81       	ld	r24, Z
     d36:	82 60       	ori	r24, 0x02	; 2
     d38:	8c 93       	st	X, r24
}
     d3a:	2e 96       	adiw	r28, 0x0e	; 14
     d3c:	0f b6       	in	r0, 0x3f	; 63
     d3e:	f8 94       	cli
     d40:	de bf       	out	0x3e, r29	; 62
     d42:	0f be       	out	0x3f, r0	; 63
     d44:	cd bf       	out	0x3d, r28	; 61
     d46:	cf 91       	pop	r28
     d48:	df 91       	pop	r29
     d4a:	08 95       	ret

00000d4c <motor_init>:
#define I 0.1
#define ANTI_WIND_UP 127.

int position_ref = 0;

void motor_init(){
     d4c:	df 93       	push	r29
     d4e:	cf 93       	push	r28
     d50:	cd b7       	in	r28, 0x3d	; 61
     d52:	de b7       	in	r29, 0x3e	; 62
     d54:	28 97       	sbiw	r28, 0x08	; 8
     d56:	0f b6       	in	r0, 0x3f	; 63
     d58:	f8 94       	cli
     d5a:	de bf       	out	0x3e, r29	; 62
     d5c:	0f be       	out	0x3f, r0	; 63
     d5e:	cd bf       	out	0x3d, r28	; 61
	position_ref = 0;
     d60:	10 92 31 02 	sts	0x0231, r1
     d64:	10 92 30 02 	sts	0x0230, r1

	//initialize timer for motor regulator
	//no output, Fast PWN, top in OCR3A
	TCCR3A = 0b00000011;
     d68:	eb e8       	ldi	r30, 0x8B	; 139
     d6a:	f0 e0       	ldi	r31, 0x00	; 0
     d6c:	83 e0       	ldi	r24, 0x03	; 3
     d6e:	80 83       	st	Z, r24
	//no noise reduction or capturing, Fast PWN, top in OCR3A, FOSC/1024
	TCCR3B = 0b00011101;
     d70:	ea e8       	ldi	r30, 0x8A	; 138
     d72:	f0 e0       	ldi	r31, 0x00	; 0
     d74:	8d e1       	ldi	r24, 0x1D	; 29
     d76:	80 83       	st	Z, r24

	//set up TWI
	TWI_Master_Initialise();
     d78:	0e 94 bc 08 	call	0x1178	; 0x1178 <TWI_Master_Initialise>

	//Number to count to (here 40 ms, max 40-something)
	long long int count = 40*FOSC/(1000*1024);
     d7c:	84 e2       	ldi	r24, 0x24	; 36
     d7e:	89 83       	std	Y+1, r24	; 0x01
     d80:	8d ec       	ldi	r24, 0xCD	; 205
     d82:	8a 83       	std	Y+2, r24	; 0x02
     d84:	8f ef       	ldi	r24, 0xFF	; 255
     d86:	8b 83       	std	Y+3, r24	; 0x03
     d88:	8f ef       	ldi	r24, 0xFF	; 255
     d8a:	8c 83       	std	Y+4, r24	; 0x04
     d8c:	8f ef       	ldi	r24, 0xFF	; 255
     d8e:	8d 83       	std	Y+5, r24	; 0x05
     d90:	8f ef       	ldi	r24, 0xFF	; 255
     d92:	8e 83       	std	Y+6, r24	; 0x06
     d94:	8f ef       	ldi	r24, 0xFF	; 255
     d96:	8f 83       	std	Y+7, r24	; 0x07
     d98:	8f ef       	ldi	r24, 0xFF	; 255
     d9a:	88 87       	std	Y+8, r24	; 0x08

	OCR3A = (uint8_t) count;
     d9c:	e6 e8       	ldi	r30, 0x86	; 134
     d9e:	f0 e0       	ldi	r31, 0x00	; 0
     da0:	89 81       	ldd	r24, Y+1	; 0x01
     da2:	88 2f       	mov	r24, r24
     da4:	90 e0       	ldi	r25, 0x00	; 0
     da6:	91 83       	std	Z+1, r25	; 0x01
     da8:	80 83       	st	Z, r24
	

	//Enable interrupt on timer
	ETIMSK |= (1<<OCIE3A);
     daa:	ad e7       	ldi	r26, 0x7D	; 125
     dac:	b0 e0       	ldi	r27, 0x00	; 0
     dae:	ed e7       	ldi	r30, 0x7D	; 125
     db0:	f0 e0       	ldi	r31, 0x00	; 0
     db2:	80 81       	ld	r24, Z
     db4:	80 61       	ori	r24, 0x10	; 16
     db6:	8c 93       	st	X, r24

	//set up PortA/MJ1

	
	DDRA = 0xff;//output
     db8:	ea e3       	ldi	r30, 0x3A	; 58
     dba:	f0 e0       	ldi	r31, 0x00	; 0
     dbc:	8f ef       	ldi	r24, 0xFF	; 255
     dbe:	80 83       	st	Z, r24
	PORTA |= (1<<KVAD_OE) | (1<<KVAD_RST); //active low variables set high
     dc0:	ab e3       	ldi	r26, 0x3B	; 59
     dc2:	b0 e0       	ldi	r27, 0x00	; 0
     dc4:	eb e3       	ldi	r30, 0x3B	; 59
     dc6:	f0 e0       	ldi	r31, 0x00	; 0
     dc8:	80 81       	ld	r24, Z
     dca:	8c 60       	ori	r24, 0x0C	; 12
     dcc:	8c 93       	st	X, r24
	
	//set up PortC/MJ2

	DDRC = 0x0;//input
     dce:	e4 e3       	ldi	r30, 0x34	; 52
     dd0:	f0 e0       	ldi	r31, 0x00	; 0
     dd2:	10 82       	st	Z, r1
	PORTC = 0x00;
     dd4:	e5 e3       	ldi	r30, 0x35	; 53
     dd6:	f0 e0       	ldi	r31, 0x00	; 0
     dd8:	10 82       	st	Z, r1


	//reset kvadraturteller
	PORTA &= ~(1<<KVAD_RST); 
     dda:	ab e3       	ldi	r26, 0x3B	; 59
     ddc:	b0 e0       	ldi	r27, 0x00	; 0
     dde:	eb e3       	ldi	r30, 0x3B	; 59
     de0:	f0 e0       	ldi	r31, 0x00	; 0
     de2:	80 81       	ld	r24, Z
     de4:	87 7f       	andi	r24, 0xF7	; 247
     de6:	8c 93       	st	X, r24
	PORTA |= (1<<KVAD_RST);	
     de8:	ab e3       	ldi	r26, 0x3B	; 59
     dea:	b0 e0       	ldi	r27, 0x00	; 0
     dec:	eb e3       	ldi	r30, 0x3B	; 59
     dee:	f0 e0       	ldi	r31, 0x00	; 0
     df0:	80 81       	ld	r24, Z
     df2:	88 60       	ori	r24, 0x08	; 8
     df4:	8c 93       	st	X, r24

}
     df6:	28 96       	adiw	r28, 0x08	; 8
     df8:	0f b6       	in	r0, 0x3f	; 63
     dfa:	f8 94       	cli
     dfc:	de bf       	out	0x3e, r29	; 62
     dfe:	0f be       	out	0x3f, r0	; 63
     e00:	cd bf       	out	0x3d, r28	; 61
     e02:	cf 91       	pop	r28
     e04:	df 91       	pop	r29
     e06:	08 95       	ret

00000e08 <motor_reset>:

void motor_reset(){
     e08:	df 93       	push	r29
     e0a:	cf 93       	push	r28
     e0c:	cd b7       	in	r28, 0x3d	; 61
     e0e:	de b7       	in	r29, 0x3e	; 62

}
     e10:	cf 91       	pop	r28
     e12:	df 91       	pop	r29
     e14:	08 95       	ret

00000e16 <motor_set_input>:

void motor_set_input(int8_t output){
     e16:	df 93       	push	r29
     e18:	cf 93       	push	r28
     e1a:	00 d0       	rcall	.+0      	; 0xe1c <motor_set_input+0x6>
     e1c:	00 d0       	rcall	.+0      	; 0xe1e <motor_set_input+0x8>
     e1e:	cd b7       	in	r28, 0x3d	; 61
     e20:	de b7       	in	r29, 0x3e	; 62
     e22:	8c 83       	std	Y+4, r24	; 0x04
	static int i = 0;
	i++;
     e24:	80 91 32 02 	lds	r24, 0x0232
     e28:	90 91 33 02 	lds	r25, 0x0233
     e2c:	01 96       	adiw	r24, 0x01	; 1
     e2e:	90 93 33 02 	sts	0x0233, r25
     e32:	80 93 32 02 	sts	0x0232, r24
	
		i = 0;
	}*/

	//enable motor
	PORTA |= (1<<MOTOR_EN);
     e36:	ab e3       	ldi	r26, 0x3B	; 59
     e38:	b0 e0       	ldi	r27, 0x00	; 0
     e3a:	eb e3       	ldi	r30, 0x3B	; 59
     e3c:	f0 e0       	ldi	r31, 0x00	; 0
     e3e:	80 81       	ld	r24, Z
     e40:	80 62       	ori	r24, 0x20	; 32
     e42:	8c 93       	st	X, r24

	char msg[3];
	msg[0] = (char)0b01010000; //address: MAX520, ADC0, write
     e44:	80 e5       	ldi	r24, 0x50	; 80
     e46:	89 83       	std	Y+1, r24	; 0x01
	msg[1] = (char)0b00000000; //command: No reset, no power-down, ADC0
     e48:	1a 82       	std	Y+2, r1	; 0x02
	if(output >= 0){
     e4a:	8c 81       	ldd	r24, Y+4	; 0x04
     e4c:	88 23       	and	r24, r24
     e4e:	74 f0       	brlt	.+28     	; 0xe6c <motor_set_input+0x56>
		msg[2] = (char)output*2;
     e50:	8c 81       	ldd	r24, Y+4	; 0x04
     e52:	88 2f       	mov	r24, r24
     e54:	90 e0       	ldi	r25, 0x00	; 0
     e56:	88 0f       	add	r24, r24
     e58:	99 1f       	adc	r25, r25
     e5a:	8b 83       	std	Y+3, r24	; 0x03
		PORTA &= ~(1<<MOTOR_DIR);
     e5c:	ab e3       	ldi	r26, 0x3B	; 59
     e5e:	b0 e0       	ldi	r27, 0x00	; 0
     e60:	eb e3       	ldi	r30, 0x3B	; 59
     e62:	f0 e0       	ldi	r31, 0x00	; 0
     e64:	80 81       	ld	r24, Z
     e66:	8f 7b       	andi	r24, 0xBF	; 191
     e68:	8c 93       	st	X, r24
     e6a:	12 c0       	rjmp	.+36     	; 0xe90 <motor_set_input+0x7a>
		}
	else{
		msg[2] = (char)(-output*2)-1;
     e6c:	8c 81       	ldd	r24, Y+4	; 0x04
     e6e:	99 27       	eor	r25, r25
     e70:	87 fd       	sbrc	r24, 7
     e72:	90 95       	com	r25
     e74:	88 0f       	add	r24, r24
     e76:	99 1f       	adc	r25, r25
     e78:	90 95       	com	r25
     e7a:	81 95       	neg	r24
     e7c:	9f 4f       	sbci	r25, 0xFF	; 255
     e7e:	81 50       	subi	r24, 0x01	; 1
     e80:	8b 83       	std	Y+3, r24	; 0x03
		PORTA |= (1<<MOTOR_DIR);
     e82:	ab e3       	ldi	r26, 0x3B	; 59
     e84:	b0 e0       	ldi	r27, 0x00	; 0
     e86:	eb e3       	ldi	r30, 0x3B	; 59
     e88:	f0 e0       	ldi	r31, 0x00	; 0
     e8a:	80 81       	ld	r24, Z
     e8c:	80 64       	ori	r24, 0x40	; 64
     e8e:	8c 93       	st	X, r24
		else if(j == loop)
			TWI_Master_Initialise();//force done
	}

	while(TWI_Transceiver_Busy()); /////returnerer ikke; TWI interrupt er alts enablet. sending av siste feilet?*/
	TWI_Start_Transceiver_With_Data(msg, (unsigned char)3 );
     e90:	ce 01       	movw	r24, r28
     e92:	01 96       	adiw	r24, 0x01	; 1
     e94:	63 e0       	ldi	r22, 0x03	; 3
     e96:	0e 94 e7 08 	call	0x11ce	; 0x11ce <TWI_Start_Transceiver_With_Data>
}
     e9a:	0f 90       	pop	r0
     e9c:	0f 90       	pop	r0
     e9e:	0f 90       	pop	r0
     ea0:	0f 90       	pop	r0
     ea2:	cf 91       	pop	r28
     ea4:	df 91       	pop	r29
     ea6:	08 95       	ret

00000ea8 <motor_get_position>:

int8_t motor_get_position(){
     ea8:	df 93       	push	r29
     eaa:	cf 93       	push	r28
     eac:	00 d0       	rcall	.+0      	; 0xeae <motor_get_position+0x6>
     eae:	cd b7       	in	r28, 0x3d	; 61
     eb0:	de b7       	in	r29, 0x3e	; 62
	static long long int position_12_bits = 0;
	int value_read;

	PORTA &= ~(1<<KVAD_OE);
     eb2:	ab e3       	ldi	r26, 0x3B	; 59
     eb4:	b0 e0       	ldi	r27, 0x00	; 0
     eb6:	eb e3       	ldi	r30, 0x3B	; 59
     eb8:	f0 e0       	ldi	r31, 0x00	; 0
     eba:	80 81       	ld	r24, Z
     ebc:	8b 7f       	andi	r24, 0xFB	; 251
     ebe:	8c 93       	st	X, r24
	PORTA &= ~(1<<KVAD_SEL); //!OE and SEL set low
     ec0:	ab e3       	ldi	r26, 0x3B	; 59
     ec2:	b0 e0       	ldi	r27, 0x00	; 0
     ec4:	eb e3       	ldi	r30, 0x3B	; 59
     ec6:	f0 e0       	ldi	r31, 0x00	; 0
     ec8:	80 81       	ld	r24, Z
     eca:	8f 7e       	andi	r24, 0xEF	; 239
     ecc:	8c 93       	st	X, r24
	...
	asm("nop");
	asm("nop");
	asm("nop");
	asm("nop");

	value_read = ((int)PINC<<8); //read highest byte
     ed6:	e3 e3       	ldi	r30, 0x33	; 51
     ed8:	f0 e0       	ldi	r31, 0x00	; 0
     eda:	80 81       	ld	r24, Z
     edc:	88 2f       	mov	r24, r24
     ede:	90 e0       	ldi	r25, 0x00	; 0
     ee0:	98 2f       	mov	r25, r24
     ee2:	88 27       	eor	r24, r24
     ee4:	9a 83       	std	Y+2, r25	; 0x02
     ee6:	89 83       	std	Y+1, r24	; 0x01

	PORTA |= (1<<KVAD_SEL); //SEL high
     ee8:	ab e3       	ldi	r26, 0x3B	; 59
     eea:	b0 e0       	ldi	r27, 0x00	; 0
     eec:	eb e3       	ldi	r30, 0x3B	; 59
     eee:	f0 e0       	ldi	r31, 0x00	; 0
     ef0:	80 81       	ld	r24, Z
     ef2:	80 61       	ori	r24, 0x10	; 16
     ef4:	8c 93       	st	X, r24
	...
	asm("nop");
	asm("nop");
	asm("nop");

	//sign-extend value_read with the MSB of the 12-bit value
	if ((value_read>>11) && 1){
     efe:	89 81       	ldd	r24, Y+1	; 0x01
     f00:	9a 81       	ldd	r25, Y+2	; 0x02
     f02:	80 e2       	ldi	r24, 0x20	; 32
     f04:	98 02       	muls	r25, r24
     f06:	81 2d       	mov	r24, r1
     f08:	99 0b       	sbc	r25, r25
     f0a:	11 24       	eor	r1, r1
     f0c:	00 97       	sbiw	r24, 0x00	; 0
     f0e:	89 f0       	breq	.+34     	; 0xf32 <motor_get_position+0x8a>
		value_read |= 0xF000; //negative value, fill with 1's
     f10:	89 81       	ldd	r24, Y+1	; 0x01
     f12:	9a 81       	ldd	r25, Y+2	; 0x02
     f14:	90 6f       	ori	r25, 0xF0	; 240
     f16:	9a 83       	std	Y+2, r25	; 0x02
     f18:	89 83       	std	Y+1, r24	; 0x01
		value_read -= (unsigned char)PINC; //read and add lowest byte
     f1a:	e3 e3       	ldi	r30, 0x33	; 51
     f1c:	f0 e0       	ldi	r31, 0x00	; 0
     f1e:	80 81       	ld	r24, Z
     f20:	28 2f       	mov	r18, r24
     f22:	30 e0       	ldi	r19, 0x00	; 0
     f24:	89 81       	ldd	r24, Y+1	; 0x01
     f26:	9a 81       	ldd	r25, Y+2	; 0x02
     f28:	82 1b       	sub	r24, r18
     f2a:	93 0b       	sbc	r25, r19
     f2c:	9a 83       	std	Y+2, r25	; 0x02
     f2e:	89 83       	std	Y+1, r24	; 0x01
     f30:	10 c0       	rjmp	.+32     	; 0xf52 <motor_get_position+0xaa>
	}else{
		value_read &= 0x0FFF; //positive value, fill with 0's
     f32:	89 81       	ldd	r24, Y+1	; 0x01
     f34:	9a 81       	ldd	r25, Y+2	; 0x02
     f36:	9f 70       	andi	r25, 0x0F	; 15
     f38:	9a 83       	std	Y+2, r25	; 0x02
     f3a:	89 83       	std	Y+1, r24	; 0x01
		value_read += (unsigned char)PINC; //read and add lowest byte
     f3c:	e3 e3       	ldi	r30, 0x33	; 51
     f3e:	f0 e0       	ldi	r31, 0x00	; 0
     f40:	80 81       	ld	r24, Z
     f42:	28 2f       	mov	r18, r24
     f44:	30 e0       	ldi	r19, 0x00	; 0
     f46:	89 81       	ldd	r24, Y+1	; 0x01
     f48:	9a 81       	ldd	r25, Y+2	; 0x02
     f4a:	82 0f       	add	r24, r18
     f4c:	93 1f       	adc	r25, r19
     f4e:	9a 83       	std	Y+2, r25	; 0x02
     f50:	89 83       	std	Y+1, r24	; 0x01
	}	

	//reset
	PORTA &= ~(1<<KVAD_RST); 
     f52:	ab e3       	ldi	r26, 0x3B	; 59
     f54:	b0 e0       	ldi	r27, 0x00	; 0
     f56:	eb e3       	ldi	r30, 0x3B	; 59
     f58:	f0 e0       	ldi	r31, 0x00	; 0
     f5a:	80 81       	ld	r24, Z
     f5c:	87 7f       	andi	r24, 0xF7	; 247
     f5e:	8c 93       	st	X, r24
	PORTA |= (1<<KVAD_RST);		
     f60:	ab e3       	ldi	r26, 0x3B	; 59
     f62:	b0 e0       	ldi	r27, 0x00	; 0
     f64:	eb e3       	ldi	r30, 0x3B	; 59
     f66:	f0 e0       	ldi	r31, 0x00	; 0
     f68:	80 81       	ld	r24, Z
     f6a:	88 60       	ori	r24, 0x08	; 8
     f6c:	8c 93       	st	X, r24

	PORTA |= (1<<KVAD_OE); //output disable
     f6e:	ab e3       	ldi	r26, 0x3B	; 59
     f70:	b0 e0       	ldi	r27, 0x00	; 0
     f72:	eb e3       	ldi	r30, 0x3B	; 59
     f74:	f0 e0       	ldi	r31, 0x00	; 0
     f76:	80 81       	ld	r24, Z
     f78:	84 60       	ori	r24, 0x04	; 4
     f7a:	8c 93       	st	X, r24
	
	//return (int)((position_12_bits += value_read)>>8);
	return 0;		
     f7c:	80 e0       	ldi	r24, 0x00	; 0
}
     f7e:	0f 90       	pop	r0
     f80:	0f 90       	pop	r0
     f82:	cf 91       	pop	r28
     f84:	df 91       	pop	r29
     f86:	08 95       	ret

00000f88 <motor_set_reference>:

void motor_set_reference(int8_t ref){
     f88:	df 93       	push	r29
     f8a:	cf 93       	push	r28
     f8c:	0f 92       	push	r0
     f8e:	cd b7       	in	r28, 0x3d	; 61
     f90:	de b7       	in	r29, 0x3e	; 62
     f92:	89 83       	std	Y+1, r24	; 0x01
	position_ref = (int)ref; ////sign-extension?
     f94:	89 81       	ldd	r24, Y+1	; 0x01
     f96:	99 27       	eor	r25, r25
     f98:	87 fd       	sbrc	r24, 7
     f9a:	90 95       	com	r25
     f9c:	90 93 31 02 	sts	0x0231, r25
     fa0:	80 93 30 02 	sts	0x0230, r24
}
     fa4:	0f 90       	pop	r0
     fa6:	cf 91       	pop	r28
     fa8:	df 91       	pop	r29
     faa:	08 95       	ret

00000fac <motor_regulator>:

void motor_regulator() {
     fac:	0f 93       	push	r16
     fae:	1f 93       	push	r17
     fb0:	df 93       	push	r29
     fb2:	cf 93       	push	r28
     fb4:	00 d0       	rcall	.+0      	; 0xfb6 <motor_regulator+0xa>
     fb6:	00 d0       	rcall	.+0      	; 0xfb8 <motor_regulator+0xc>
     fb8:	cd b7       	in	r28, 0x3d	; 61
     fba:	de b7       	in	r29, 0x3e	; 62
	float p = 0;
     fbc:	80 e0       	ldi	r24, 0x00	; 0
     fbe:	90 e0       	ldi	r25, 0x00	; 0
     fc0:	a0 e0       	ldi	r26, 0x00	; 0
     fc2:	b0 e0       	ldi	r27, 0x00	; 0
     fc4:	89 83       	std	Y+1, r24	; 0x01
     fc6:	9a 83       	std	Y+2, r25	; 0x02
     fc8:	ab 83       	std	Y+3, r26	; 0x03
     fca:	bc 83       	std	Y+4, r27	; 0x04
	static float q = 0;

	//P-part:
	p = (position_ref - motor_get_position())*P;
     fcc:	00 91 30 02 	lds	r16, 0x0230
     fd0:	10 91 31 02 	lds	r17, 0x0231
     fd4:	0e 94 54 07 	call	0xea8	; 0xea8 <motor_get_position>
     fd8:	99 27       	eor	r25, r25
     fda:	87 fd       	sbrc	r24, 7
     fdc:	90 95       	com	r25
     fde:	98 01       	movw	r18, r16
     fe0:	28 1b       	sub	r18, r24
     fe2:	39 0b       	sbc	r19, r25
     fe4:	c9 01       	movw	r24, r18
     fe6:	aa 27       	eor	r26, r26
     fe8:	97 fd       	sbrc	r25, 7
     fea:	a0 95       	com	r26
     fec:	ba 2f       	mov	r27, r26
     fee:	bc 01       	movw	r22, r24
     ff0:	cd 01       	movw	r24, r26
     ff2:	0e 94 3b 0e 	call	0x1c76	; 0x1c76 <__floatsisf>
     ff6:	dc 01       	movw	r26, r24
     ff8:	cb 01       	movw	r24, r22
     ffa:	89 83       	std	Y+1, r24	; 0x01
     ffc:	9a 83       	std	Y+2, r25	; 0x02
     ffe:	ab 83       	std	Y+3, r26	; 0x03
    1000:	bc 83       	std	Y+4, r27	; 0x04
	
	//I-part
	q += (position_ref - motor_get_position())*I;
    1002:	00 91 30 02 	lds	r16, 0x0230
    1006:	10 91 31 02 	lds	r17, 0x0231
    100a:	0e 94 54 07 	call	0xea8	; 0xea8 <motor_get_position>
    100e:	99 27       	eor	r25, r25
    1010:	87 fd       	sbrc	r24, 7
    1012:	90 95       	com	r25
    1014:	98 01       	movw	r18, r16
    1016:	28 1b       	sub	r18, r24
    1018:	39 0b       	sbc	r19, r25
    101a:	c9 01       	movw	r24, r18
    101c:	aa 27       	eor	r26, r26
    101e:	97 fd       	sbrc	r25, 7
    1020:	a0 95       	com	r26
    1022:	ba 2f       	mov	r27, r26
    1024:	bc 01       	movw	r22, r24
    1026:	cd 01       	movw	r24, r26
    1028:	0e 94 3b 0e 	call	0x1c76	; 0x1c76 <__floatsisf>
    102c:	dc 01       	movw	r26, r24
    102e:	cb 01       	movw	r24, r22
    1030:	bc 01       	movw	r22, r24
    1032:	cd 01       	movw	r24, r26
    1034:	2d ec       	ldi	r18, 0xCD	; 205
    1036:	3c ec       	ldi	r19, 0xCC	; 204
    1038:	4c ec       	ldi	r20, 0xCC	; 204
    103a:	5d e3       	ldi	r21, 0x3D	; 61
    103c:	0e 94 05 0c 	call	0x180a	; 0x180a <__mulsf3>
    1040:	dc 01       	movw	r26, r24
    1042:	cb 01       	movw	r24, r22
    1044:	20 91 3c 02 	lds	r18, 0x023C
    1048:	30 91 3d 02 	lds	r19, 0x023D
    104c:	40 91 3e 02 	lds	r20, 0x023E
    1050:	50 91 3f 02 	lds	r21, 0x023F
    1054:	bc 01       	movw	r22, r24
    1056:	cd 01       	movw	r24, r26
    1058:	0e 94 d8 0b 	call	0x17b0	; 0x17b0 <__addsf3>
    105c:	dc 01       	movw	r26, r24
    105e:	cb 01       	movw	r24, r22
    1060:	80 93 3c 02 	sts	0x023C, r24
    1064:	90 93 3d 02 	sts	0x023D, r25
    1068:	a0 93 3e 02 	sts	0x023E, r26
    106c:	b0 93 3f 02 	sts	0x023F, r27
	//	CAN_send(aa, 0x1F);


	if(p+q > ANTI_WIND_UP)
    1070:	80 91 3c 02 	lds	r24, 0x023C
    1074:	90 91 3d 02 	lds	r25, 0x023D
    1078:	a0 91 3e 02 	lds	r26, 0x023E
    107c:	b0 91 3f 02 	lds	r27, 0x023F
    1080:	bc 01       	movw	r22, r24
    1082:	cd 01       	movw	r24, r26
    1084:	29 81       	ldd	r18, Y+1	; 0x01
    1086:	3a 81       	ldd	r19, Y+2	; 0x02
    1088:	4b 81       	ldd	r20, Y+3	; 0x03
    108a:	5c 81       	ldd	r21, Y+4	; 0x04
    108c:	0e 94 d8 0b 	call	0x17b0	; 0x17b0 <__addsf3>
    1090:	dc 01       	movw	r26, r24
    1092:	cb 01       	movw	r24, r22
    1094:	bc 01       	movw	r22, r24
    1096:	cd 01       	movw	r24, r26
    1098:	20 e0       	ldi	r18, 0x00	; 0
    109a:	30 e0       	ldi	r19, 0x00	; 0
    109c:	4e ef       	ldi	r20, 0xFE	; 254
    109e:	52 e4       	ldi	r21, 0x42	; 66
    10a0:	0e 94 ab 0d 	call	0x1b56	; 0x1b56 <__gtsf2>
    10a4:	18 16       	cp	r1, r24
    10a6:	ac f4       	brge	.+42     	; 0x10d2 <motor_regulator+0x126>
		q = ANTI_WIND_UP-p;
    10a8:	60 e0       	ldi	r22, 0x00	; 0
    10aa:	70 e0       	ldi	r23, 0x00	; 0
    10ac:	8e ef       	ldi	r24, 0xFE	; 254
    10ae:	92 e4       	ldi	r25, 0x42	; 66
    10b0:	29 81       	ldd	r18, Y+1	; 0x01
    10b2:	3a 81       	ldd	r19, Y+2	; 0x02
    10b4:	4b 81       	ldd	r20, Y+3	; 0x03
    10b6:	5c 81       	ldd	r21, Y+4	; 0x04
    10b8:	0e 94 a7 0b 	call	0x174e	; 0x174e <__subsf3>
    10bc:	dc 01       	movw	r26, r24
    10be:	cb 01       	movw	r24, r22
    10c0:	80 93 3c 02 	sts	0x023C, r24
    10c4:	90 93 3d 02 	sts	0x023D, r25
    10c8:	a0 93 3e 02 	sts	0x023E, r26
    10cc:	b0 93 3f 02 	sts	0x023F, r27
    10d0:	30 c0       	rjmp	.+96     	; 0x1132 <__stack+0x33>
	else if(p+q < -ANTI_WIND_UP-1)
    10d2:	80 91 3c 02 	lds	r24, 0x023C
    10d6:	90 91 3d 02 	lds	r25, 0x023D
    10da:	a0 91 3e 02 	lds	r26, 0x023E
    10de:	b0 91 3f 02 	lds	r27, 0x023F
    10e2:	bc 01       	movw	r22, r24
    10e4:	cd 01       	movw	r24, r26
    10e6:	29 81       	ldd	r18, Y+1	; 0x01
    10e8:	3a 81       	ldd	r19, Y+2	; 0x02
    10ea:	4b 81       	ldd	r20, Y+3	; 0x03
    10ec:	5c 81       	ldd	r21, Y+4	; 0x04
    10ee:	0e 94 d8 0b 	call	0x17b0	; 0x17b0 <__addsf3>
    10f2:	dc 01       	movw	r26, r24
    10f4:	cb 01       	movw	r24, r22
    10f6:	bc 01       	movw	r22, r24
    10f8:	cd 01       	movw	r24, r26
    10fa:	20 e0       	ldi	r18, 0x00	; 0
    10fc:	30 e0       	ldi	r19, 0x00	; 0
    10fe:	40 e0       	ldi	r20, 0x00	; 0
    1100:	53 ec       	ldi	r21, 0xC3	; 195
    1102:	0e 94 0b 0e 	call	0x1c16	; 0x1c16 <__ltsf2>
    1106:	88 23       	and	r24, r24
    1108:	a4 f4       	brge	.+40     	; 0x1132 <__stack+0x33>
		q = -ANTI_WIND_UP-1-p;
    110a:	60 e0       	ldi	r22, 0x00	; 0
    110c:	70 e0       	ldi	r23, 0x00	; 0
    110e:	80 e0       	ldi	r24, 0x00	; 0
    1110:	93 ec       	ldi	r25, 0xC3	; 195
    1112:	29 81       	ldd	r18, Y+1	; 0x01
    1114:	3a 81       	ldd	r19, Y+2	; 0x02
    1116:	4b 81       	ldd	r20, Y+3	; 0x03
    1118:	5c 81       	ldd	r21, Y+4	; 0x04
    111a:	0e 94 a7 0b 	call	0x174e	; 0x174e <__subsf3>
    111e:	dc 01       	movw	r26, r24
    1120:	cb 01       	movw	r24, r22
    1122:	80 93 3c 02 	sts	0x023C, r24
    1126:	90 93 3d 02 	sts	0x023D, r25
    112a:	a0 93 3e 02 	sts	0x023E, r26
    112e:	b0 93 3f 02 	sts	0x023F, r27

	motor_set_input((int8_t)(p + q));
    1132:	80 91 3c 02 	lds	r24, 0x023C
    1136:	90 91 3d 02 	lds	r25, 0x023D
    113a:	a0 91 3e 02 	lds	r26, 0x023E
    113e:	b0 91 3f 02 	lds	r27, 0x023F
    1142:	bc 01       	movw	r22, r24
    1144:	cd 01       	movw	r24, r26
    1146:	29 81       	ldd	r18, Y+1	; 0x01
    1148:	3a 81       	ldd	r19, Y+2	; 0x02
    114a:	4b 81       	ldd	r20, Y+3	; 0x03
    114c:	5c 81       	ldd	r21, Y+4	; 0x04
    114e:	0e 94 d8 0b 	call	0x17b0	; 0x17b0 <__addsf3>
    1152:	dc 01       	movw	r26, r24
    1154:	cb 01       	movw	r24, r22
    1156:	bc 01       	movw	r22, r24
    1158:	cd 01       	movw	r24, r26
    115a:	0e 94 99 0e 	call	0x1d32	; 0x1d32 <__fixsfsi>
    115e:	dc 01       	movw	r26, r24
    1160:	cb 01       	movw	r24, r22
    1162:	0e 94 0b 07 	call	0xe16	; 0xe16 <motor_set_input>


}
    1166:	0f 90       	pop	r0
    1168:	0f 90       	pop	r0
    116a:	0f 90       	pop	r0
    116c:	0f 90       	pop	r0
    116e:	cf 91       	pop	r28
    1170:	df 91       	pop	r29
    1172:	1f 91       	pop	r17
    1174:	0f 91       	pop	r16
    1176:	08 95       	ret

00001178 <TWI_Master_Initialise>:
/****************************************************************************
Call this function to set up the TWI master to its initial standby state.
Remember to enable interrupts from the main application after initializing the TWI.
****************************************************************************/
void TWI_Master_Initialise(void)
{
    1178:	df 93       	push	r29
    117a:	cf 93       	push	r28
    117c:	cd b7       	in	r28, 0x3d	; 61
    117e:	de b7       	in	r29, 0x3e	; 62
  TWBR = TWI_TWBR;                                  // Set bit rate register (Baudrate). Defined in header file.
    1180:	e0 e7       	ldi	r30, 0x70	; 112
    1182:	f0 e0       	ldi	r31, 0x00	; 0
    1184:	8c e0       	ldi	r24, 0x0C	; 12
    1186:	80 83       	st	Z, r24
// TWSR = TWI_TWPS;                                  // Not used. Driver presumes prescaler to be 00.
  TWDR = 0xFF;                                      // Default content = SDA released.
    1188:	e3 e7       	ldi	r30, 0x73	; 115
    118a:	f0 e0       	ldi	r31, 0x00	; 0
    118c:	8f ef       	ldi	r24, 0xFF	; 255
    118e:	80 83       	st	Z, r24
  TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins.
    1190:	e4 e7       	ldi	r30, 0x74	; 116
    1192:	f0 e0       	ldi	r31, 0x00	; 0
    1194:	84 e0       	ldi	r24, 0x04	; 4
    1196:	80 83       	st	Z, r24
         (0<<TWIE)|(0<<TWINT)|                      // Disable Interupt.
         (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests.
         (0<<TWWC);                                 //
}    
    1198:	cf 91       	pop	r28
    119a:	df 91       	pop	r29
    119c:	08 95       	ret

0000119e <TWI_Transceiver_Busy>:
    
/****************************************************************************
Call this function to test if the TWI_ISR is busy transmitting.
****************************************************************************/
unsigned char TWI_Transceiver_Busy( void )
{
    119e:	df 93       	push	r29
    11a0:	cf 93       	push	r28
    11a2:	cd b7       	in	r28, 0x3d	; 61
    11a4:	de b7       	in	r29, 0x3e	; 62
  return ( TWCR & (1<<TWIE) );                  // IF TWI Interrupt is enabled then the Transceiver is busy
    11a6:	e4 e7       	ldi	r30, 0x74	; 116
    11a8:	f0 e0       	ldi	r31, 0x00	; 0
    11aa:	80 81       	ld	r24, Z
    11ac:	81 70       	andi	r24, 0x01	; 1
}
    11ae:	cf 91       	pop	r28
    11b0:	df 91       	pop	r29
    11b2:	08 95       	ret

000011b4 <TWI_Get_State_Info>:
Call this function to fetch the state information of the previous operation. The function will hold execution (loop)
until the TWI_ISR has completed with the previous operation. If there was an error, then the function 
will return the TWI State code. 
****************************************************************************/
unsigned char TWI_Get_State_Info( void )
{
    11b4:	df 93       	push	r29
    11b6:	cf 93       	push	r28
    11b8:	cd b7       	in	r28, 0x3d	; 61
    11ba:	de b7       	in	r29, 0x3e	; 62
  while ( TWI_Transceiver_Busy() );             // Wait until TWI has completed the transmission.
    11bc:	0e 94 cf 08 	call	0x119e	; 0x119e <TWI_Transceiver_Busy>
    11c0:	88 23       	and	r24, r24
    11c2:	e1 f7       	brne	.-8      	; 0x11bc <TWI_Get_State_Info+0x8>
  return ( TWI_state );                         // Return error state.
    11c4:	80 91 18 01 	lds	r24, 0x0118
}
    11c8:	cf 91       	pop	r28
    11ca:	df 91       	pop	r29
    11cc:	08 95       	ret

000011ce <TWI_Start_Transceiver_With_Data>:
from the slave. Also include how many bytes that should be sent/read including the address byte.
The function will hold execution (loop) until the TWI_ISR has completed with the previous operation,
then initialize the next operation and return.
****************************************************************************/
void TWI_Start_Transceiver_With_Data( unsigned char *msg, unsigned char msgSize )
{
    11ce:	df 93       	push	r29
    11d0:	cf 93       	push	r28
    11d2:	00 d0       	rcall	.+0      	; 0x11d4 <TWI_Start_Transceiver_With_Data+0x6>
    11d4:	00 d0       	rcall	.+0      	; 0x11d6 <TWI_Start_Transceiver_With_Data+0x8>
    11d6:	cd b7       	in	r28, 0x3d	; 61
    11d8:	de b7       	in	r29, 0x3e	; 62
    11da:	9b 83       	std	Y+3, r25	; 0x03
    11dc:	8a 83       	std	Y+2, r24	; 0x02
    11de:	6c 83       	std	Y+4, r22	; 0x04
  unsigned char temp;

  while ( TWI_Transceiver_Busy() );             // Wait until TWI is ready for next transmission.
    11e0:	0e 94 cf 08 	call	0x119e	; 0x119e <TWI_Transceiver_Busy>
    11e4:	88 23       	and	r24, r24
    11e6:	e1 f7       	brne	.-8      	; 0x11e0 <TWI_Start_Transceiver_With_Data+0x12>

  TWI_msgSize = msgSize;                        // Number of data to transmit.
    11e8:	8c 81       	ldd	r24, Y+4	; 0x04
    11ea:	80 93 46 02 	sts	0x0246, r24
  TWI_buf[0]  = msg[0];                         // Store slave address with R/W setting.
    11ee:	ea 81       	ldd	r30, Y+2	; 0x02
    11f0:	fb 81       	ldd	r31, Y+3	; 0x03
    11f2:	80 81       	ld	r24, Z
    11f4:	80 93 42 02 	sts	0x0242, r24
  if (!( msg[0] & (TRUE<<TWI_READ_BIT) ))       // If it is a write operation, then also copy data.
    11f8:	ea 81       	ldd	r30, Y+2	; 0x02
    11fa:	fb 81       	ldd	r31, Y+3	; 0x03
    11fc:	80 81       	ld	r24, Z
    11fe:	88 2f       	mov	r24, r24
    1200:	90 e0       	ldi	r25, 0x00	; 0
    1202:	81 70       	andi	r24, 0x01	; 1
    1204:	90 70       	andi	r25, 0x00	; 0
    1206:	00 97       	sbiw	r24, 0x00	; 0
    1208:	d1 f4       	brne	.+52     	; 0x123e <TWI_Start_Transceiver_With_Data+0x70>
  {
    for ( temp = 1; temp < msgSize; temp++ )
    120a:	81 e0       	ldi	r24, 0x01	; 1
    120c:	89 83       	std	Y+1, r24	; 0x01
    120e:	13 c0       	rjmp	.+38     	; 0x1236 <TWI_Start_Transceiver_With_Data+0x68>
      TWI_buf[ temp ] = msg[ temp ];
    1210:	89 81       	ldd	r24, Y+1	; 0x01
    1212:	48 2f       	mov	r20, r24
    1214:	50 e0       	ldi	r21, 0x00	; 0
    1216:	89 81       	ldd	r24, Y+1	; 0x01
    1218:	28 2f       	mov	r18, r24
    121a:	30 e0       	ldi	r19, 0x00	; 0
    121c:	8a 81       	ldd	r24, Y+2	; 0x02
    121e:	9b 81       	ldd	r25, Y+3	; 0x03
    1220:	fc 01       	movw	r30, r24
    1222:	e2 0f       	add	r30, r18
    1224:	f3 1f       	adc	r31, r19
    1226:	80 81       	ld	r24, Z
    1228:	fa 01       	movw	r30, r20
    122a:	ee 5b       	subi	r30, 0xBE	; 190
    122c:	fd 4f       	sbci	r31, 0xFD	; 253
    122e:	80 83       	st	Z, r24

  TWI_msgSize = msgSize;                        // Number of data to transmit.
  TWI_buf[0]  = msg[0];                         // Store slave address with R/W setting.
  if (!( msg[0] & (TRUE<<TWI_READ_BIT) ))       // If it is a write operation, then also copy data.
  {
    for ( temp = 1; temp < msgSize; temp++ )
    1230:	89 81       	ldd	r24, Y+1	; 0x01
    1232:	8f 5f       	subi	r24, 0xFF	; 255
    1234:	89 83       	std	Y+1, r24	; 0x01
    1236:	99 81       	ldd	r25, Y+1	; 0x01
    1238:	8c 81       	ldd	r24, Y+4	; 0x04
    123a:	98 17       	cp	r25, r24
    123c:	48 f3       	brcs	.-46     	; 0x1210 <TWI_Start_Transceiver_With_Data+0x42>
      TWI_buf[ temp ] = msg[ temp ];
  }
  TWI_statusReg.all = 0;      
    123e:	10 92 40 02 	sts	0x0240, r1
  TWI_state         = TWI_NO_STATE ;
    1242:	88 ef       	ldi	r24, 0xF8	; 248
    1244:	80 93 18 01 	sts	0x0118, r24
  TWCR = (1<<TWEN)|                             // TWI Interface enabled.
    1248:	e4 e7       	ldi	r30, 0x74	; 116
    124a:	f0 e0       	ldi	r31, 0x00	; 0
    124c:	85 ea       	ldi	r24, 0xA5	; 165
    124e:	80 83       	st	Z, r24
         (1<<TWIE)|(1<<TWINT)|                  // Enable TWI Interupt and clear the flag.
         (0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|       // Initiate a START condition.
         (0<<TWWC);                             //
}
    1250:	0f 90       	pop	r0
    1252:	0f 90       	pop	r0
    1254:	0f 90       	pop	r0
    1256:	0f 90       	pop	r0
    1258:	cf 91       	pop	r28
    125a:	df 91       	pop	r29
    125c:	08 95       	ret

0000125e <TWI_Start_Transceiver>:
Call this function to resend the last message. The driver will reuse the data previously put in the transceiver buffers.
The function will hold execution (loop) until the TWI_ISR has completed with the previous operation,
then initialize the next operation and return.
****************************************************************************/
void TWI_Start_Transceiver( void )
{
    125e:	df 93       	push	r29
    1260:	cf 93       	push	r28
    1262:	cd b7       	in	r28, 0x3d	; 61
    1264:	de b7       	in	r29, 0x3e	; 62
  while ( TWI_Transceiver_Busy() );             // Wait until TWI is ready for next transmission.
    1266:	0e 94 cf 08 	call	0x119e	; 0x119e <TWI_Transceiver_Busy>
    126a:	88 23       	and	r24, r24
    126c:	e1 f7       	brne	.-8      	; 0x1266 <TWI_Start_Transceiver+0x8>
  TWI_statusReg.all = 0;      
    126e:	10 92 40 02 	sts	0x0240, r1
  TWI_state         = TWI_NO_STATE ;
    1272:	88 ef       	ldi	r24, 0xF8	; 248
    1274:	80 93 18 01 	sts	0x0118, r24
  TWCR = (1<<TWEN)|                             // TWI Interface enabled.
    1278:	e4 e7       	ldi	r30, 0x74	; 116
    127a:	f0 e0       	ldi	r31, 0x00	; 0
    127c:	85 ea       	ldi	r24, 0xA5	; 165
    127e:	80 83       	st	Z, r24
         (1<<TWIE)|(1<<TWINT)|                  // Enable TWI Interupt and clear the flag.
         (0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|       // Initiate a START condition.
         (0<<TWWC);                             //
}
    1280:	cf 91       	pop	r28
    1282:	df 91       	pop	r29
    1284:	08 95       	ret

00001286 <TWI_Get_Data_From_Transceiver>:
requested (including the address field) in the function call. The function will hold execution (loop)
until the TWI_ISR has completed with the previous operation, before reading out the data and returning.
If there was an error in the previous transmission the function will return the TWI error code.
****************************************************************************/
unsigned char TWI_Get_Data_From_Transceiver( unsigned char *msg, unsigned char msgSize )
{
    1286:	df 93       	push	r29
    1288:	cf 93       	push	r28
    128a:	00 d0       	rcall	.+0      	; 0x128c <TWI_Get_Data_From_Transceiver+0x6>
    128c:	00 d0       	rcall	.+0      	; 0x128e <TWI_Get_Data_From_Transceiver+0x8>
    128e:	cd b7       	in	r28, 0x3d	; 61
    1290:	de b7       	in	r29, 0x3e	; 62
    1292:	9b 83       	std	Y+3, r25	; 0x03
    1294:	8a 83       	std	Y+2, r24	; 0x02
    1296:	6c 83       	std	Y+4, r22	; 0x04
  unsigned char i;

  while ( TWI_Transceiver_Busy() );             // Wait until TWI is ready for next transmission.
    1298:	0e 94 cf 08 	call	0x119e	; 0x119e <TWI_Transceiver_Busy>
    129c:	88 23       	and	r24, r24
    129e:	e1 f7       	brne	.-8      	; 0x1298 <TWI_Get_Data_From_Transceiver+0x12>

  if( TWI_statusReg.lastTransOK )               // Last transmission competed successfully.              
    12a0:	80 91 40 02 	lds	r24, 0x0240
    12a4:	81 70       	andi	r24, 0x01	; 1
    12a6:	88 23       	and	r24, r24
    12a8:	c9 f0       	breq	.+50     	; 0x12dc <TWI_Get_Data_From_Transceiver+0x56>
  {                                             
    for ( i=0; i<msgSize; i++ )                 // Copy data from Transceiver buffer.
    12aa:	19 82       	std	Y+1, r1	; 0x01
    12ac:	13 c0       	rjmp	.+38     	; 0x12d4 <TWI_Get_Data_From_Transceiver+0x4e>
    {
      msg[ i ] = TWI_buf[ i ];
    12ae:	89 81       	ldd	r24, Y+1	; 0x01
    12b0:	28 2f       	mov	r18, r24
    12b2:	30 e0       	ldi	r19, 0x00	; 0
    12b4:	8a 81       	ldd	r24, Y+2	; 0x02
    12b6:	9b 81       	ldd	r25, Y+3	; 0x03
    12b8:	dc 01       	movw	r26, r24
    12ba:	a2 0f       	add	r26, r18
    12bc:	b3 1f       	adc	r27, r19
    12be:	89 81       	ldd	r24, Y+1	; 0x01
    12c0:	88 2f       	mov	r24, r24
    12c2:	90 e0       	ldi	r25, 0x00	; 0
    12c4:	fc 01       	movw	r30, r24
    12c6:	ee 5b       	subi	r30, 0xBE	; 190
    12c8:	fd 4f       	sbci	r31, 0xFD	; 253
    12ca:	80 81       	ld	r24, Z
    12cc:	8c 93       	st	X, r24

  while ( TWI_Transceiver_Busy() );             // Wait until TWI is ready for next transmission.

  if( TWI_statusReg.lastTransOK )               // Last transmission competed successfully.              
  {                                             
    for ( i=0; i<msgSize; i++ )                 // Copy data from Transceiver buffer.
    12ce:	89 81       	ldd	r24, Y+1	; 0x01
    12d0:	8f 5f       	subi	r24, 0xFF	; 255
    12d2:	89 83       	std	Y+1, r24	; 0x01
    12d4:	99 81       	ldd	r25, Y+1	; 0x01
    12d6:	8c 81       	ldd	r24, Y+4	; 0x04
    12d8:	98 17       	cp	r25, r24
    12da:	48 f3       	brcs	.-46     	; 0x12ae <TWI_Get_Data_From_Transceiver+0x28>
    {
      msg[ i ] = TWI_buf[ i ];
    }
  }
  return( TWI_statusReg.lastTransOK );                                   
    12dc:	80 91 40 02 	lds	r24, 0x0240
    12e0:	81 70       	andi	r24, 0x01	; 1
}
    12e2:	0f 90       	pop	r0
    12e4:	0f 90       	pop	r0
    12e6:	0f 90       	pop	r0
    12e8:	0f 90       	pop	r0
    12ea:	cf 91       	pop	r28
    12ec:	df 91       	pop	r29
    12ee:	08 95       	ret

000012f0 <TWI_interrupt>:
that is whenever a TWI event has occurred. This function should not be called directly from the main
application.
****************************************************************************/
/*#pragma vector=TWI_vect
__interrupt void TWI_ISR(void)*/
void TWI_interrupt(){
    12f0:	df 93       	push	r29
    12f2:	cf 93       	push	r28
    12f4:	00 d0       	rcall	.+0      	; 0x12f6 <TWI_interrupt+0x6>
    12f6:	cd b7       	in	r28, 0x3d	; 61
    12f8:	de b7       	in	r29, 0x3e	; 62
  static unsigned char TWI_bufPtr;
  
  switch (TWSR)
    12fa:	e1 e7       	ldi	r30, 0x71	; 113
    12fc:	f0 e0       	ldi	r31, 0x00	; 0
    12fe:	80 81       	ld	r24, Z
    1300:	28 2f       	mov	r18, r24
    1302:	30 e0       	ldi	r19, 0x00	; 0
    1304:	3a 83       	std	Y+2, r19	; 0x02
    1306:	29 83       	std	Y+1, r18	; 0x01
    1308:	89 81       	ldd	r24, Y+1	; 0x01
    130a:	9a 81       	ldd	r25, Y+2	; 0x02
    130c:	88 32       	cpi	r24, 0x28	; 40
    130e:	91 05       	cpc	r25, r1
    1310:	a9 f1       	breq	.+106    	; 0x137c <TWI_interrupt+0x8c>
    1312:	29 81       	ldd	r18, Y+1	; 0x01
    1314:	3a 81       	ldd	r19, Y+2	; 0x02
    1316:	29 32       	cpi	r18, 0x29	; 41
    1318:	31 05       	cpc	r19, r1
    131a:	84 f4       	brge	.+32     	; 0x133c <TWI_interrupt+0x4c>
    131c:	89 81       	ldd	r24, Y+1	; 0x01
    131e:	9a 81       	ldd	r25, Y+2	; 0x02
    1320:	80 31       	cpi	r24, 0x10	; 16
    1322:	91 05       	cpc	r25, r1
    1324:	49 f1       	breq	.+82     	; 0x1378 <TWI_interrupt+0x88>
    1326:	29 81       	ldd	r18, Y+1	; 0x01
    1328:	3a 81       	ldd	r19, Y+2	; 0x02
    132a:	28 31       	cpi	r18, 0x18	; 24
    132c:	31 05       	cpc	r19, r1
    132e:	31 f1       	breq	.+76     	; 0x137c <TWI_interrupt+0x8c>
    1330:	89 81       	ldd	r24, Y+1	; 0x01
    1332:	9a 81       	ldd	r25, Y+2	; 0x02
    1334:	88 30       	cpi	r24, 0x08	; 8
    1336:	91 05       	cpc	r25, r1
    1338:	f9 f0       	breq	.+62     	; 0x1378 <TWI_interrupt+0x88>
    133a:	83 c0       	rjmp	.+262    	; 0x1442 <TWI_interrupt+0x152>
    133c:	29 81       	ldd	r18, Y+1	; 0x01
    133e:	3a 81       	ldd	r19, Y+2	; 0x02
    1340:	20 34       	cpi	r18, 0x40	; 64
    1342:	31 05       	cpc	r19, r1
    1344:	09 f4       	brne	.+2      	; 0x1348 <TWI_interrupt+0x58>
    1346:	4d c0       	rjmp	.+154    	; 0x13e2 <TWI_interrupt+0xf2>
    1348:	89 81       	ldd	r24, Y+1	; 0x01
    134a:	9a 81       	ldd	r25, Y+2	; 0x02
    134c:	81 34       	cpi	r24, 0x41	; 65
    134e:	91 05       	cpc	r25, r1
    1350:	3c f4       	brge	.+14     	; 0x1360 <TWI_interrupt+0x70>
    1352:	29 81       	ldd	r18, Y+1	; 0x01
    1354:	3a 81       	ldd	r19, Y+2	; 0x02
    1356:	28 33       	cpi	r18, 0x38	; 56
    1358:	31 05       	cpc	r19, r1
    135a:	09 f4       	brne	.+2      	; 0x135e <TWI_interrupt+0x6e>
    135c:	6d c0       	rjmp	.+218    	; 0x1438 <TWI_interrupt+0x148>
    135e:	71 c0       	rjmp	.+226    	; 0x1442 <TWI_interrupt+0x152>
    1360:	89 81       	ldd	r24, Y+1	; 0x01
    1362:	9a 81       	ldd	r25, Y+2	; 0x02
    1364:	80 35       	cpi	r24, 0x50	; 80
    1366:	91 05       	cpc	r25, r1
    1368:	69 f1       	breq	.+90     	; 0x13c4 <TWI_interrupt+0xd4>
    136a:	29 81       	ldd	r18, Y+1	; 0x01
    136c:	3a 81       	ldd	r19, Y+2	; 0x02
    136e:	28 35       	cpi	r18, 0x58	; 88
    1370:	31 05       	cpc	r19, r1
    1372:	09 f4       	brne	.+2      	; 0x1376 <TWI_interrupt+0x86>
    1374:	4c c0       	rjmp	.+152    	; 0x140e <TWI_interrupt+0x11e>
    1376:	65 c0       	rjmp	.+202    	; 0x1442 <TWI_interrupt+0x152>
  {
    case TWI_START:             // START has been transmitted  
    case TWI_REP_START:         // Repeated START has been transmitted
      TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
    1378:	10 92 41 02 	sts	0x0241, r1
    case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
    case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
      if (TWI_bufPtr < TWI_msgSize)
    137c:	90 91 41 02 	lds	r25, 0x0241
    1380:	80 91 46 02 	lds	r24, 0x0246
    1384:	98 17       	cp	r25, r24
    1386:	a0 f4       	brcc	.+40     	; 0x13b0 <TWI_interrupt+0xc0>
      {
        TWDR = TWI_buf[TWI_bufPtr++];
    1388:	a3 e7       	ldi	r26, 0x73	; 115
    138a:	b0 e0       	ldi	r27, 0x00	; 0
    138c:	20 91 41 02 	lds	r18, 0x0241
    1390:	82 2f       	mov	r24, r18
    1392:	90 e0       	ldi	r25, 0x00	; 0
    1394:	fc 01       	movw	r30, r24
    1396:	ee 5b       	subi	r30, 0xBE	; 190
    1398:	fd 4f       	sbci	r31, 0xFD	; 253
    139a:	80 81       	ld	r24, Z
    139c:	8c 93       	st	X, r24
    139e:	82 2f       	mov	r24, r18
    13a0:	8f 5f       	subi	r24, 0xFF	; 255
    13a2:	80 93 41 02 	sts	0x0241, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
    13a6:	e4 e7       	ldi	r30, 0x74	; 116
    13a8:	f0 e0       	ldi	r31, 0x00	; 0
    13aa:	85 e8       	ldi	r24, 0x85	; 133
    13ac:	80 83       	st	Z, r24
    13ae:	52 c0       	rjmp	.+164    	; 0x1454 <TWI_interrupt+0x164>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to send byte
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           //
               (0<<TWWC);                                 //  
      }else                    // Send STOP after last byte
      {
        TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
    13b0:	80 91 40 02 	lds	r24, 0x0240
    13b4:	81 60       	ori	r24, 0x01	; 1
    13b6:	80 93 40 02 	sts	0x0240, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
    13ba:	e4 e7       	ldi	r30, 0x74	; 116
    13bc:	f0 e0       	ldi	r31, 0x00	; 0
    13be:	84 e9       	ldi	r24, 0x94	; 148
    13c0:	80 83       	st	Z, r24
    13c2:	48 c0       	rjmp	.+144    	; 0x1454 <TWI_interrupt+0x164>
               (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
               (0<<TWWC);                                 //
      }
      break;
    case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
      TWI_buf[TWI_bufPtr++] = TWDR;
    13c4:	30 91 41 02 	lds	r19, 0x0241
    13c8:	83 2f       	mov	r24, r19
    13ca:	90 e0       	ldi	r25, 0x00	; 0
    13cc:	e3 e7       	ldi	r30, 0x73	; 115
    13ce:	f0 e0       	ldi	r31, 0x00	; 0
    13d0:	20 81       	ld	r18, Z
    13d2:	fc 01       	movw	r30, r24
    13d4:	ee 5b       	subi	r30, 0xBE	; 190
    13d6:	fd 4f       	sbci	r31, 0xFD	; 253
    13d8:	20 83       	st	Z, r18
    13da:	83 2f       	mov	r24, r19
    13dc:	8f 5f       	subi	r24, 0xFF	; 255
    13de:	80 93 41 02 	sts	0x0241, r24
    case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
      if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
    13e2:	80 91 41 02 	lds	r24, 0x0241
    13e6:	28 2f       	mov	r18, r24
    13e8:	30 e0       	ldi	r19, 0x00	; 0
    13ea:	80 91 46 02 	lds	r24, 0x0246
    13ee:	88 2f       	mov	r24, r24
    13f0:	90 e0       	ldi	r25, 0x00	; 0
    13f2:	01 97       	sbiw	r24, 0x01	; 1
    13f4:	28 17       	cp	r18, r24
    13f6:	39 07       	cpc	r19, r25
    13f8:	2c f4       	brge	.+10     	; 0x1404 <TWI_interrupt+0x114>
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
    13fa:	e4 e7       	ldi	r30, 0x74	; 116
    13fc:	f0 e0       	ldi	r31, 0x00	; 0
    13fe:	85 ec       	ldi	r24, 0xC5	; 197
    1400:	80 83       	st	Z, r24
    1402:	28 c0       	rjmp	.+80     	; 0x1454 <TWI_interrupt+0x164>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
               (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
               (0<<TWWC);                                 //  
      }else                    // Send NACK after next reception
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
    1404:	e4 e7       	ldi	r30, 0x74	; 116
    1406:	f0 e0       	ldi	r31, 0x00	; 0
    1408:	85 e8       	ldi	r24, 0x85	; 133
    140a:	80 83       	st	Z, r24
    140c:	23 c0       	rjmp	.+70     	; 0x1454 <TWI_interrupt+0x164>
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
               (0<<TWWC);                                 // 
      }    
      break; 
    case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
      TWI_buf[TWI_bufPtr] = TWDR;
    140e:	80 91 41 02 	lds	r24, 0x0241
    1412:	88 2f       	mov	r24, r24
    1414:	90 e0       	ldi	r25, 0x00	; 0
    1416:	e3 e7       	ldi	r30, 0x73	; 115
    1418:	f0 e0       	ldi	r31, 0x00	; 0
    141a:	20 81       	ld	r18, Z
    141c:	fc 01       	movw	r30, r24
    141e:	ee 5b       	subi	r30, 0xBE	; 190
    1420:	fd 4f       	sbci	r31, 0xFD	; 253
    1422:	20 83       	st	Z, r18
      TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
    1424:	80 91 40 02 	lds	r24, 0x0240
    1428:	81 60       	ori	r24, 0x01	; 1
    142a:	80 93 40 02 	sts	0x0240, r24
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
    142e:	e4 e7       	ldi	r30, 0x74	; 116
    1430:	f0 e0       	ldi	r31, 0x00	; 0
    1432:	84 e9       	ldi	r24, 0x94	; 148
    1434:	80 83       	st	Z, r24
    1436:	0e c0       	rjmp	.+28     	; 0x1454 <TWI_interrupt+0x164>
             (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
             (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
             (0<<TWWC);                                 //
      break;      
    case TWI_ARB_LOST:          // Arbitration lost
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
    1438:	e4 e7       	ldi	r30, 0x74	; 116
    143a:	f0 e0       	ldi	r31, 0x00	; 0
    143c:	85 ea       	ldi	r24, 0xA5	; 165
    143e:	80 83       	st	Z, r24
    1440:	09 c0       	rjmp	.+18     	; 0x1454 <TWI_interrupt+0x164>
    case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received    
    case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
//    case TWI_NO_STATE              // No relevant state information available; TWINT = 0
    case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
    default:     
      TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
    1442:	e1 e7       	ldi	r30, 0x71	; 113
    1444:	f0 e0       	ldi	r31, 0x00	; 0
    1446:	80 81       	ld	r24, Z
    1448:	80 93 18 01 	sts	0x0118, r24
                                                        // Reset TWI Interface
      TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
    144c:	e4 e7       	ldi	r30, 0x74	; 116
    144e:	f0 e0       	ldi	r31, 0x00	; 0
    1450:	84 e0       	ldi	r24, 0x04	; 4
    1452:	80 83       	st	Z, r24
             (0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
             (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
             (0<<TWWC);                                 //
  }
}
    1454:	0f 90       	pop	r0
    1456:	0f 90       	pop	r0
    1458:	cf 91       	pop	r28
    145a:	df 91       	pop	r29
    145c:	08 95       	ret

0000145e <__fixunssfsi>:
    145e:	ef 92       	push	r14
    1460:	ff 92       	push	r15
    1462:	0f 93       	push	r16
    1464:	1f 93       	push	r17
    1466:	7b 01       	movw	r14, r22
    1468:	8c 01       	movw	r16, r24
    146a:	20 e0       	ldi	r18, 0x00	; 0
    146c:	30 e0       	ldi	r19, 0x00	; 0
    146e:	40 e0       	ldi	r20, 0x00	; 0
    1470:	5f e4       	ldi	r21, 0x4F	; 79
    1472:	0e 94 db 0d 	call	0x1bb6	; 0x1bb6 <__gesf2>
    1476:	88 23       	and	r24, r24
    1478:	8c f0       	brlt	.+34     	; 0x149c <__fixunssfsi+0x3e>
    147a:	c8 01       	movw	r24, r16
    147c:	b7 01       	movw	r22, r14
    147e:	20 e0       	ldi	r18, 0x00	; 0
    1480:	30 e0       	ldi	r19, 0x00	; 0
    1482:	40 e0       	ldi	r20, 0x00	; 0
    1484:	5f e4       	ldi	r21, 0x4F	; 79
    1486:	0e 94 a7 0b 	call	0x174e	; 0x174e <__subsf3>
    148a:	0e 94 99 0e 	call	0x1d32	; 0x1d32 <__fixsfsi>
    148e:	9b 01       	movw	r18, r22
    1490:	ac 01       	movw	r20, r24
    1492:	20 50       	subi	r18, 0x00	; 0
    1494:	30 40       	sbci	r19, 0x00	; 0
    1496:	40 40       	sbci	r20, 0x00	; 0
    1498:	50 48       	sbci	r21, 0x80	; 128
    149a:	06 c0       	rjmp	.+12     	; 0x14a8 <__fixunssfsi+0x4a>
    149c:	c8 01       	movw	r24, r16
    149e:	b7 01       	movw	r22, r14
    14a0:	0e 94 99 0e 	call	0x1d32	; 0x1d32 <__fixsfsi>
    14a4:	9b 01       	movw	r18, r22
    14a6:	ac 01       	movw	r20, r24
    14a8:	b9 01       	movw	r22, r18
    14aa:	ca 01       	movw	r24, r20
    14ac:	1f 91       	pop	r17
    14ae:	0f 91       	pop	r16
    14b0:	ff 90       	pop	r15
    14b2:	ef 90       	pop	r14
    14b4:	08 95       	ret

000014b6 <_fpadd_parts>:
    14b6:	a0 e0       	ldi	r26, 0x00	; 0
    14b8:	b0 e0       	ldi	r27, 0x00	; 0
    14ba:	e1 e6       	ldi	r30, 0x61	; 97
    14bc:	fa e0       	ldi	r31, 0x0A	; 10
    14be:	0c 94 8a 13 	jmp	0x2714	; 0x2714 <__prologue_saves__>
    14c2:	dc 01       	movw	r26, r24
    14c4:	2b 01       	movw	r4, r22
    14c6:	fa 01       	movw	r30, r20
    14c8:	9c 91       	ld	r25, X
    14ca:	92 30       	cpi	r25, 0x02	; 2
    14cc:	08 f4       	brcc	.+2      	; 0x14d0 <_fpadd_parts+0x1a>
    14ce:	39 c1       	rjmp	.+626    	; 0x1742 <_fpadd_parts+0x28c>
    14d0:	eb 01       	movw	r28, r22
    14d2:	88 81       	ld	r24, Y
    14d4:	82 30       	cpi	r24, 0x02	; 2
    14d6:	08 f4       	brcc	.+2      	; 0x14da <_fpadd_parts+0x24>
    14d8:	33 c1       	rjmp	.+614    	; 0x1740 <_fpadd_parts+0x28a>
    14da:	94 30       	cpi	r25, 0x04	; 4
    14dc:	69 f4       	brne	.+26     	; 0x14f8 <_fpadd_parts+0x42>
    14de:	84 30       	cpi	r24, 0x04	; 4
    14e0:	09 f0       	breq	.+2      	; 0x14e4 <_fpadd_parts+0x2e>
    14e2:	2f c1       	rjmp	.+606    	; 0x1742 <_fpadd_parts+0x28c>
    14e4:	11 96       	adiw	r26, 0x01	; 1
    14e6:	9c 91       	ld	r25, X
    14e8:	11 97       	sbiw	r26, 0x01	; 1
    14ea:	89 81       	ldd	r24, Y+1	; 0x01
    14ec:	98 17       	cp	r25, r24
    14ee:	09 f4       	brne	.+2      	; 0x14f2 <_fpadd_parts+0x3c>
    14f0:	28 c1       	rjmp	.+592    	; 0x1742 <_fpadd_parts+0x28c>
    14f2:	a9 e1       	ldi	r26, 0x19	; 25
    14f4:	b1 e0       	ldi	r27, 0x01	; 1
    14f6:	25 c1       	rjmp	.+586    	; 0x1742 <_fpadd_parts+0x28c>
    14f8:	84 30       	cpi	r24, 0x04	; 4
    14fa:	09 f4       	brne	.+2      	; 0x14fe <_fpadd_parts+0x48>
    14fc:	21 c1       	rjmp	.+578    	; 0x1740 <_fpadd_parts+0x28a>
    14fe:	82 30       	cpi	r24, 0x02	; 2
    1500:	a9 f4       	brne	.+42     	; 0x152c <_fpadd_parts+0x76>
    1502:	92 30       	cpi	r25, 0x02	; 2
    1504:	09 f0       	breq	.+2      	; 0x1508 <_fpadd_parts+0x52>
    1506:	1d c1       	rjmp	.+570    	; 0x1742 <_fpadd_parts+0x28c>
    1508:	9a 01       	movw	r18, r20
    150a:	ad 01       	movw	r20, r26
    150c:	88 e0       	ldi	r24, 0x08	; 8
    150e:	ea 01       	movw	r28, r20
    1510:	09 90       	ld	r0, Y+
    1512:	ae 01       	movw	r20, r28
    1514:	e9 01       	movw	r28, r18
    1516:	09 92       	st	Y+, r0
    1518:	9e 01       	movw	r18, r28
    151a:	81 50       	subi	r24, 0x01	; 1
    151c:	c1 f7       	brne	.-16     	; 0x150e <_fpadd_parts+0x58>
    151e:	e2 01       	movw	r28, r4
    1520:	89 81       	ldd	r24, Y+1	; 0x01
    1522:	11 96       	adiw	r26, 0x01	; 1
    1524:	9c 91       	ld	r25, X
    1526:	89 23       	and	r24, r25
    1528:	81 83       	std	Z+1, r24	; 0x01
    152a:	08 c1       	rjmp	.+528    	; 0x173c <_fpadd_parts+0x286>
    152c:	92 30       	cpi	r25, 0x02	; 2
    152e:	09 f4       	brne	.+2      	; 0x1532 <_fpadd_parts+0x7c>
    1530:	07 c1       	rjmp	.+526    	; 0x1740 <_fpadd_parts+0x28a>
    1532:	12 96       	adiw	r26, 0x02	; 2
    1534:	2d 90       	ld	r2, X+
    1536:	3c 90       	ld	r3, X
    1538:	13 97       	sbiw	r26, 0x03	; 3
    153a:	eb 01       	movw	r28, r22
    153c:	8a 81       	ldd	r24, Y+2	; 0x02
    153e:	9b 81       	ldd	r25, Y+3	; 0x03
    1540:	14 96       	adiw	r26, 0x04	; 4
    1542:	ad 90       	ld	r10, X+
    1544:	bd 90       	ld	r11, X+
    1546:	cd 90       	ld	r12, X+
    1548:	dc 90       	ld	r13, X
    154a:	17 97       	sbiw	r26, 0x07	; 7
    154c:	ec 80       	ldd	r14, Y+4	; 0x04
    154e:	fd 80       	ldd	r15, Y+5	; 0x05
    1550:	0e 81       	ldd	r16, Y+6	; 0x06
    1552:	1f 81       	ldd	r17, Y+7	; 0x07
    1554:	91 01       	movw	r18, r2
    1556:	28 1b       	sub	r18, r24
    1558:	39 0b       	sbc	r19, r25
    155a:	b9 01       	movw	r22, r18
    155c:	37 ff       	sbrs	r19, 7
    155e:	04 c0       	rjmp	.+8      	; 0x1568 <_fpadd_parts+0xb2>
    1560:	66 27       	eor	r22, r22
    1562:	77 27       	eor	r23, r23
    1564:	62 1b       	sub	r22, r18
    1566:	73 0b       	sbc	r23, r19
    1568:	60 32       	cpi	r22, 0x20	; 32
    156a:	71 05       	cpc	r23, r1
    156c:	0c f0       	brlt	.+2      	; 0x1570 <_fpadd_parts+0xba>
    156e:	61 c0       	rjmp	.+194    	; 0x1632 <_fpadd_parts+0x17c>
    1570:	12 16       	cp	r1, r18
    1572:	13 06       	cpc	r1, r19
    1574:	6c f5       	brge	.+90     	; 0x15d0 <_fpadd_parts+0x11a>
    1576:	37 01       	movw	r6, r14
    1578:	48 01       	movw	r8, r16
    157a:	06 2e       	mov	r0, r22
    157c:	04 c0       	rjmp	.+8      	; 0x1586 <_fpadd_parts+0xd0>
    157e:	96 94       	lsr	r9
    1580:	87 94       	ror	r8
    1582:	77 94       	ror	r7
    1584:	67 94       	ror	r6
    1586:	0a 94       	dec	r0
    1588:	d2 f7       	brpl	.-12     	; 0x157e <_fpadd_parts+0xc8>
    158a:	21 e0       	ldi	r18, 0x01	; 1
    158c:	30 e0       	ldi	r19, 0x00	; 0
    158e:	40 e0       	ldi	r20, 0x00	; 0
    1590:	50 e0       	ldi	r21, 0x00	; 0
    1592:	04 c0       	rjmp	.+8      	; 0x159c <_fpadd_parts+0xe6>
    1594:	22 0f       	add	r18, r18
    1596:	33 1f       	adc	r19, r19
    1598:	44 1f       	adc	r20, r20
    159a:	55 1f       	adc	r21, r21
    159c:	6a 95       	dec	r22
    159e:	d2 f7       	brpl	.-12     	; 0x1594 <_fpadd_parts+0xde>
    15a0:	21 50       	subi	r18, 0x01	; 1
    15a2:	30 40       	sbci	r19, 0x00	; 0
    15a4:	40 40       	sbci	r20, 0x00	; 0
    15a6:	50 40       	sbci	r21, 0x00	; 0
    15a8:	2e 21       	and	r18, r14
    15aa:	3f 21       	and	r19, r15
    15ac:	40 23       	and	r20, r16
    15ae:	51 23       	and	r21, r17
    15b0:	21 15       	cp	r18, r1
    15b2:	31 05       	cpc	r19, r1
    15b4:	41 05       	cpc	r20, r1
    15b6:	51 05       	cpc	r21, r1
    15b8:	21 f0       	breq	.+8      	; 0x15c2 <_fpadd_parts+0x10c>
    15ba:	21 e0       	ldi	r18, 0x01	; 1
    15bc:	30 e0       	ldi	r19, 0x00	; 0
    15be:	40 e0       	ldi	r20, 0x00	; 0
    15c0:	50 e0       	ldi	r21, 0x00	; 0
    15c2:	79 01       	movw	r14, r18
    15c4:	8a 01       	movw	r16, r20
    15c6:	e6 28       	or	r14, r6
    15c8:	f7 28       	or	r15, r7
    15ca:	08 29       	or	r16, r8
    15cc:	19 29       	or	r17, r9
    15ce:	3c c0       	rjmp	.+120    	; 0x1648 <_fpadd_parts+0x192>
    15d0:	23 2b       	or	r18, r19
    15d2:	d1 f1       	breq	.+116    	; 0x1648 <_fpadd_parts+0x192>
    15d4:	26 0e       	add	r2, r22
    15d6:	37 1e       	adc	r3, r23
    15d8:	35 01       	movw	r6, r10
    15da:	46 01       	movw	r8, r12
    15dc:	06 2e       	mov	r0, r22
    15de:	04 c0       	rjmp	.+8      	; 0x15e8 <_fpadd_parts+0x132>
    15e0:	96 94       	lsr	r9
    15e2:	87 94       	ror	r8
    15e4:	77 94       	ror	r7
    15e6:	67 94       	ror	r6
    15e8:	0a 94       	dec	r0
    15ea:	d2 f7       	brpl	.-12     	; 0x15e0 <_fpadd_parts+0x12a>
    15ec:	21 e0       	ldi	r18, 0x01	; 1
    15ee:	30 e0       	ldi	r19, 0x00	; 0
    15f0:	40 e0       	ldi	r20, 0x00	; 0
    15f2:	50 e0       	ldi	r21, 0x00	; 0
    15f4:	04 c0       	rjmp	.+8      	; 0x15fe <_fpadd_parts+0x148>
    15f6:	22 0f       	add	r18, r18
    15f8:	33 1f       	adc	r19, r19
    15fa:	44 1f       	adc	r20, r20
    15fc:	55 1f       	adc	r21, r21
    15fe:	6a 95       	dec	r22
    1600:	d2 f7       	brpl	.-12     	; 0x15f6 <_fpadd_parts+0x140>
    1602:	21 50       	subi	r18, 0x01	; 1
    1604:	30 40       	sbci	r19, 0x00	; 0
    1606:	40 40       	sbci	r20, 0x00	; 0
    1608:	50 40       	sbci	r21, 0x00	; 0
    160a:	2a 21       	and	r18, r10
    160c:	3b 21       	and	r19, r11
    160e:	4c 21       	and	r20, r12
    1610:	5d 21       	and	r21, r13
    1612:	21 15       	cp	r18, r1
    1614:	31 05       	cpc	r19, r1
    1616:	41 05       	cpc	r20, r1
    1618:	51 05       	cpc	r21, r1
    161a:	21 f0       	breq	.+8      	; 0x1624 <_fpadd_parts+0x16e>
    161c:	21 e0       	ldi	r18, 0x01	; 1
    161e:	30 e0       	ldi	r19, 0x00	; 0
    1620:	40 e0       	ldi	r20, 0x00	; 0
    1622:	50 e0       	ldi	r21, 0x00	; 0
    1624:	59 01       	movw	r10, r18
    1626:	6a 01       	movw	r12, r20
    1628:	a6 28       	or	r10, r6
    162a:	b7 28       	or	r11, r7
    162c:	c8 28       	or	r12, r8
    162e:	d9 28       	or	r13, r9
    1630:	0b c0       	rjmp	.+22     	; 0x1648 <_fpadd_parts+0x192>
    1632:	82 15       	cp	r24, r2
    1634:	93 05       	cpc	r25, r3
    1636:	2c f0       	brlt	.+10     	; 0x1642 <_fpadd_parts+0x18c>
    1638:	1c 01       	movw	r2, r24
    163a:	aa 24       	eor	r10, r10
    163c:	bb 24       	eor	r11, r11
    163e:	65 01       	movw	r12, r10
    1640:	03 c0       	rjmp	.+6      	; 0x1648 <_fpadd_parts+0x192>
    1642:	ee 24       	eor	r14, r14
    1644:	ff 24       	eor	r15, r15
    1646:	87 01       	movw	r16, r14
    1648:	11 96       	adiw	r26, 0x01	; 1
    164a:	9c 91       	ld	r25, X
    164c:	d2 01       	movw	r26, r4
    164e:	11 96       	adiw	r26, 0x01	; 1
    1650:	8c 91       	ld	r24, X
    1652:	98 17       	cp	r25, r24
    1654:	09 f4       	brne	.+2      	; 0x1658 <_fpadd_parts+0x1a2>
    1656:	45 c0       	rjmp	.+138    	; 0x16e2 <_fpadd_parts+0x22c>
    1658:	99 23       	and	r25, r25
    165a:	39 f0       	breq	.+14     	; 0x166a <_fpadd_parts+0x1b4>
    165c:	a8 01       	movw	r20, r16
    165e:	97 01       	movw	r18, r14
    1660:	2a 19       	sub	r18, r10
    1662:	3b 09       	sbc	r19, r11
    1664:	4c 09       	sbc	r20, r12
    1666:	5d 09       	sbc	r21, r13
    1668:	06 c0       	rjmp	.+12     	; 0x1676 <_fpadd_parts+0x1c0>
    166a:	a6 01       	movw	r20, r12
    166c:	95 01       	movw	r18, r10
    166e:	2e 19       	sub	r18, r14
    1670:	3f 09       	sbc	r19, r15
    1672:	40 0b       	sbc	r20, r16
    1674:	51 0b       	sbc	r21, r17
    1676:	57 fd       	sbrc	r21, 7
    1678:	08 c0       	rjmp	.+16     	; 0x168a <_fpadd_parts+0x1d4>
    167a:	11 82       	std	Z+1, r1	; 0x01
    167c:	33 82       	std	Z+3, r3	; 0x03
    167e:	22 82       	std	Z+2, r2	; 0x02
    1680:	24 83       	std	Z+4, r18	; 0x04
    1682:	35 83       	std	Z+5, r19	; 0x05
    1684:	46 83       	std	Z+6, r20	; 0x06
    1686:	57 83       	std	Z+7, r21	; 0x07
    1688:	1d c0       	rjmp	.+58     	; 0x16c4 <_fpadd_parts+0x20e>
    168a:	81 e0       	ldi	r24, 0x01	; 1
    168c:	81 83       	std	Z+1, r24	; 0x01
    168e:	33 82       	std	Z+3, r3	; 0x03
    1690:	22 82       	std	Z+2, r2	; 0x02
    1692:	88 27       	eor	r24, r24
    1694:	99 27       	eor	r25, r25
    1696:	dc 01       	movw	r26, r24
    1698:	82 1b       	sub	r24, r18
    169a:	93 0b       	sbc	r25, r19
    169c:	a4 0b       	sbc	r26, r20
    169e:	b5 0b       	sbc	r27, r21
    16a0:	84 83       	std	Z+4, r24	; 0x04
    16a2:	95 83       	std	Z+5, r25	; 0x05
    16a4:	a6 83       	std	Z+6, r26	; 0x06
    16a6:	b7 83       	std	Z+7, r27	; 0x07
    16a8:	0d c0       	rjmp	.+26     	; 0x16c4 <_fpadd_parts+0x20e>
    16aa:	22 0f       	add	r18, r18
    16ac:	33 1f       	adc	r19, r19
    16ae:	44 1f       	adc	r20, r20
    16b0:	55 1f       	adc	r21, r21
    16b2:	24 83       	std	Z+4, r18	; 0x04
    16b4:	35 83       	std	Z+5, r19	; 0x05
    16b6:	46 83       	std	Z+6, r20	; 0x06
    16b8:	57 83       	std	Z+7, r21	; 0x07
    16ba:	82 81       	ldd	r24, Z+2	; 0x02
    16bc:	93 81       	ldd	r25, Z+3	; 0x03
    16be:	01 97       	sbiw	r24, 0x01	; 1
    16c0:	93 83       	std	Z+3, r25	; 0x03
    16c2:	82 83       	std	Z+2, r24	; 0x02
    16c4:	24 81       	ldd	r18, Z+4	; 0x04
    16c6:	35 81       	ldd	r19, Z+5	; 0x05
    16c8:	46 81       	ldd	r20, Z+6	; 0x06
    16ca:	57 81       	ldd	r21, Z+7	; 0x07
    16cc:	da 01       	movw	r26, r20
    16ce:	c9 01       	movw	r24, r18
    16d0:	01 97       	sbiw	r24, 0x01	; 1
    16d2:	a1 09       	sbc	r26, r1
    16d4:	b1 09       	sbc	r27, r1
    16d6:	8f 5f       	subi	r24, 0xFF	; 255
    16d8:	9f 4f       	sbci	r25, 0xFF	; 255
    16da:	af 4f       	sbci	r26, 0xFF	; 255
    16dc:	bf 43       	sbci	r27, 0x3F	; 63
    16de:	28 f3       	brcs	.-54     	; 0x16aa <_fpadd_parts+0x1f4>
    16e0:	0b c0       	rjmp	.+22     	; 0x16f8 <_fpadd_parts+0x242>
    16e2:	91 83       	std	Z+1, r25	; 0x01
    16e4:	33 82       	std	Z+3, r3	; 0x03
    16e6:	22 82       	std	Z+2, r2	; 0x02
    16e8:	ea 0c       	add	r14, r10
    16ea:	fb 1c       	adc	r15, r11
    16ec:	0c 1d       	adc	r16, r12
    16ee:	1d 1d       	adc	r17, r13
    16f0:	e4 82       	std	Z+4, r14	; 0x04
    16f2:	f5 82       	std	Z+5, r15	; 0x05
    16f4:	06 83       	std	Z+6, r16	; 0x06
    16f6:	17 83       	std	Z+7, r17	; 0x07
    16f8:	83 e0       	ldi	r24, 0x03	; 3
    16fa:	80 83       	st	Z, r24
    16fc:	24 81       	ldd	r18, Z+4	; 0x04
    16fe:	35 81       	ldd	r19, Z+5	; 0x05
    1700:	46 81       	ldd	r20, Z+6	; 0x06
    1702:	57 81       	ldd	r21, Z+7	; 0x07
    1704:	57 ff       	sbrs	r21, 7
    1706:	1a c0       	rjmp	.+52     	; 0x173c <_fpadd_parts+0x286>
    1708:	c9 01       	movw	r24, r18
    170a:	aa 27       	eor	r26, r26
    170c:	97 fd       	sbrc	r25, 7
    170e:	a0 95       	com	r26
    1710:	ba 2f       	mov	r27, r26
    1712:	81 70       	andi	r24, 0x01	; 1
    1714:	90 70       	andi	r25, 0x00	; 0
    1716:	a0 70       	andi	r26, 0x00	; 0
    1718:	b0 70       	andi	r27, 0x00	; 0
    171a:	56 95       	lsr	r21
    171c:	47 95       	ror	r20
    171e:	37 95       	ror	r19
    1720:	27 95       	ror	r18
    1722:	82 2b       	or	r24, r18
    1724:	93 2b       	or	r25, r19
    1726:	a4 2b       	or	r26, r20
    1728:	b5 2b       	or	r27, r21
    172a:	84 83       	std	Z+4, r24	; 0x04
    172c:	95 83       	std	Z+5, r25	; 0x05
    172e:	a6 83       	std	Z+6, r26	; 0x06
    1730:	b7 83       	std	Z+7, r27	; 0x07
    1732:	82 81       	ldd	r24, Z+2	; 0x02
    1734:	93 81       	ldd	r25, Z+3	; 0x03
    1736:	01 96       	adiw	r24, 0x01	; 1
    1738:	93 83       	std	Z+3, r25	; 0x03
    173a:	82 83       	std	Z+2, r24	; 0x02
    173c:	df 01       	movw	r26, r30
    173e:	01 c0       	rjmp	.+2      	; 0x1742 <_fpadd_parts+0x28c>
    1740:	d2 01       	movw	r26, r4
    1742:	cd 01       	movw	r24, r26
    1744:	cd b7       	in	r28, 0x3d	; 61
    1746:	de b7       	in	r29, 0x3e	; 62
    1748:	e2 e1       	ldi	r30, 0x12	; 18
    174a:	0c 94 a6 13 	jmp	0x274c	; 0x274c <__epilogue_restores__>

0000174e <__subsf3>:
    174e:	a0 e2       	ldi	r26, 0x20	; 32
    1750:	b0 e0       	ldi	r27, 0x00	; 0
    1752:	ed ea       	ldi	r30, 0xAD	; 173
    1754:	fb e0       	ldi	r31, 0x0B	; 11
    1756:	0c 94 96 13 	jmp	0x272c	; 0x272c <__prologue_saves__+0x18>
    175a:	69 83       	std	Y+1, r22	; 0x01
    175c:	7a 83       	std	Y+2, r23	; 0x02
    175e:	8b 83       	std	Y+3, r24	; 0x03
    1760:	9c 83       	std	Y+4, r25	; 0x04
    1762:	2d 83       	std	Y+5, r18	; 0x05
    1764:	3e 83       	std	Y+6, r19	; 0x06
    1766:	4f 83       	std	Y+7, r20	; 0x07
    1768:	58 87       	std	Y+8, r21	; 0x08
    176a:	e9 e0       	ldi	r30, 0x09	; 9
    176c:	ee 2e       	mov	r14, r30
    176e:	f1 2c       	mov	r15, r1
    1770:	ec 0e       	add	r14, r28
    1772:	fd 1e       	adc	r15, r29
    1774:	ce 01       	movw	r24, r28
    1776:	01 96       	adiw	r24, 0x01	; 1
    1778:	b7 01       	movw	r22, r14
    177a:	0e 94 11 10 	call	0x2022	; 0x2022 <__unpack_f>
    177e:	8e 01       	movw	r16, r28
    1780:	0f 5e       	subi	r16, 0xEF	; 239
    1782:	1f 4f       	sbci	r17, 0xFF	; 255
    1784:	ce 01       	movw	r24, r28
    1786:	05 96       	adiw	r24, 0x05	; 5
    1788:	b8 01       	movw	r22, r16
    178a:	0e 94 11 10 	call	0x2022	; 0x2022 <__unpack_f>
    178e:	8a 89       	ldd	r24, Y+18	; 0x12
    1790:	91 e0       	ldi	r25, 0x01	; 1
    1792:	89 27       	eor	r24, r25
    1794:	8a 8b       	std	Y+18, r24	; 0x12
    1796:	c7 01       	movw	r24, r14
    1798:	b8 01       	movw	r22, r16
    179a:	ae 01       	movw	r20, r28
    179c:	47 5e       	subi	r20, 0xE7	; 231
    179e:	5f 4f       	sbci	r21, 0xFF	; 255
    17a0:	0e 94 5b 0a 	call	0x14b6	; 0x14b6 <_fpadd_parts>
    17a4:	0e 94 3c 0f 	call	0x1e78	; 0x1e78 <__pack_f>
    17a8:	a0 96       	adiw	r28, 0x20	; 32
    17aa:	e6 e0       	ldi	r30, 0x06	; 6
    17ac:	0c 94 b2 13 	jmp	0x2764	; 0x2764 <__epilogue_restores__+0x18>

000017b0 <__addsf3>:
    17b0:	a0 e2       	ldi	r26, 0x20	; 32
    17b2:	b0 e0       	ldi	r27, 0x00	; 0
    17b4:	ee ed       	ldi	r30, 0xDE	; 222
    17b6:	fb e0       	ldi	r31, 0x0B	; 11
    17b8:	0c 94 96 13 	jmp	0x272c	; 0x272c <__prologue_saves__+0x18>
    17bc:	69 83       	std	Y+1, r22	; 0x01
    17be:	7a 83       	std	Y+2, r23	; 0x02
    17c0:	8b 83       	std	Y+3, r24	; 0x03
    17c2:	9c 83       	std	Y+4, r25	; 0x04
    17c4:	2d 83       	std	Y+5, r18	; 0x05
    17c6:	3e 83       	std	Y+6, r19	; 0x06
    17c8:	4f 83       	std	Y+7, r20	; 0x07
    17ca:	58 87       	std	Y+8, r21	; 0x08
    17cc:	f9 e0       	ldi	r31, 0x09	; 9
    17ce:	ef 2e       	mov	r14, r31
    17d0:	f1 2c       	mov	r15, r1
    17d2:	ec 0e       	add	r14, r28
    17d4:	fd 1e       	adc	r15, r29
    17d6:	ce 01       	movw	r24, r28
    17d8:	01 96       	adiw	r24, 0x01	; 1
    17da:	b7 01       	movw	r22, r14
    17dc:	0e 94 11 10 	call	0x2022	; 0x2022 <__unpack_f>
    17e0:	8e 01       	movw	r16, r28
    17e2:	0f 5e       	subi	r16, 0xEF	; 239
    17e4:	1f 4f       	sbci	r17, 0xFF	; 255
    17e6:	ce 01       	movw	r24, r28
    17e8:	05 96       	adiw	r24, 0x05	; 5
    17ea:	b8 01       	movw	r22, r16
    17ec:	0e 94 11 10 	call	0x2022	; 0x2022 <__unpack_f>
    17f0:	c7 01       	movw	r24, r14
    17f2:	b8 01       	movw	r22, r16
    17f4:	ae 01       	movw	r20, r28
    17f6:	47 5e       	subi	r20, 0xE7	; 231
    17f8:	5f 4f       	sbci	r21, 0xFF	; 255
    17fa:	0e 94 5b 0a 	call	0x14b6	; 0x14b6 <_fpadd_parts>
    17fe:	0e 94 3c 0f 	call	0x1e78	; 0x1e78 <__pack_f>
    1802:	a0 96       	adiw	r28, 0x20	; 32
    1804:	e6 e0       	ldi	r30, 0x06	; 6
    1806:	0c 94 b2 13 	jmp	0x2764	; 0x2764 <__epilogue_restores__+0x18>

0000180a <__mulsf3>:
    180a:	a0 e2       	ldi	r26, 0x20	; 32
    180c:	b0 e0       	ldi	r27, 0x00	; 0
    180e:	eb e0       	ldi	r30, 0x0B	; 11
    1810:	fc e0       	ldi	r31, 0x0C	; 12
    1812:	0c 94 8a 13 	jmp	0x2714	; 0x2714 <__prologue_saves__>
    1816:	69 83       	std	Y+1, r22	; 0x01
    1818:	7a 83       	std	Y+2, r23	; 0x02
    181a:	8b 83       	std	Y+3, r24	; 0x03
    181c:	9c 83       	std	Y+4, r25	; 0x04
    181e:	2d 83       	std	Y+5, r18	; 0x05
    1820:	3e 83       	std	Y+6, r19	; 0x06
    1822:	4f 83       	std	Y+7, r20	; 0x07
    1824:	58 87       	std	Y+8, r21	; 0x08
    1826:	ce 01       	movw	r24, r28
    1828:	01 96       	adiw	r24, 0x01	; 1
    182a:	be 01       	movw	r22, r28
    182c:	67 5f       	subi	r22, 0xF7	; 247
    182e:	7f 4f       	sbci	r23, 0xFF	; 255
    1830:	0e 94 11 10 	call	0x2022	; 0x2022 <__unpack_f>
    1834:	ce 01       	movw	r24, r28
    1836:	05 96       	adiw	r24, 0x05	; 5
    1838:	be 01       	movw	r22, r28
    183a:	6f 5e       	subi	r22, 0xEF	; 239
    183c:	7f 4f       	sbci	r23, 0xFF	; 255
    183e:	0e 94 11 10 	call	0x2022	; 0x2022 <__unpack_f>
    1842:	99 85       	ldd	r25, Y+9	; 0x09
    1844:	92 30       	cpi	r25, 0x02	; 2
    1846:	88 f0       	brcs	.+34     	; 0x186a <__mulsf3+0x60>
    1848:	89 89       	ldd	r24, Y+17	; 0x11
    184a:	82 30       	cpi	r24, 0x02	; 2
    184c:	c8 f0       	brcs	.+50     	; 0x1880 <__mulsf3+0x76>
    184e:	94 30       	cpi	r25, 0x04	; 4
    1850:	19 f4       	brne	.+6      	; 0x1858 <__mulsf3+0x4e>
    1852:	82 30       	cpi	r24, 0x02	; 2
    1854:	51 f4       	brne	.+20     	; 0x186a <__mulsf3+0x60>
    1856:	04 c0       	rjmp	.+8      	; 0x1860 <__mulsf3+0x56>
    1858:	84 30       	cpi	r24, 0x04	; 4
    185a:	29 f4       	brne	.+10     	; 0x1866 <__mulsf3+0x5c>
    185c:	92 30       	cpi	r25, 0x02	; 2
    185e:	81 f4       	brne	.+32     	; 0x1880 <__mulsf3+0x76>
    1860:	89 e1       	ldi	r24, 0x19	; 25
    1862:	91 e0       	ldi	r25, 0x01	; 1
    1864:	c6 c0       	rjmp	.+396    	; 0x19f2 <__mulsf3+0x1e8>
    1866:	92 30       	cpi	r25, 0x02	; 2
    1868:	49 f4       	brne	.+18     	; 0x187c <__mulsf3+0x72>
    186a:	20 e0       	ldi	r18, 0x00	; 0
    186c:	9a 85       	ldd	r25, Y+10	; 0x0a
    186e:	8a 89       	ldd	r24, Y+18	; 0x12
    1870:	98 13       	cpse	r25, r24
    1872:	21 e0       	ldi	r18, 0x01	; 1
    1874:	2a 87       	std	Y+10, r18	; 0x0a
    1876:	ce 01       	movw	r24, r28
    1878:	09 96       	adiw	r24, 0x09	; 9
    187a:	bb c0       	rjmp	.+374    	; 0x19f2 <__mulsf3+0x1e8>
    187c:	82 30       	cpi	r24, 0x02	; 2
    187e:	49 f4       	brne	.+18     	; 0x1892 <__mulsf3+0x88>
    1880:	20 e0       	ldi	r18, 0x00	; 0
    1882:	9a 85       	ldd	r25, Y+10	; 0x0a
    1884:	8a 89       	ldd	r24, Y+18	; 0x12
    1886:	98 13       	cpse	r25, r24
    1888:	21 e0       	ldi	r18, 0x01	; 1
    188a:	2a 8b       	std	Y+18, r18	; 0x12
    188c:	ce 01       	movw	r24, r28
    188e:	41 96       	adiw	r24, 0x11	; 17
    1890:	b0 c0       	rjmp	.+352    	; 0x19f2 <__mulsf3+0x1e8>
    1892:	2d 84       	ldd	r2, Y+13	; 0x0d
    1894:	3e 84       	ldd	r3, Y+14	; 0x0e
    1896:	4f 84       	ldd	r4, Y+15	; 0x0f
    1898:	58 88       	ldd	r5, Y+16	; 0x10
    189a:	6d 88       	ldd	r6, Y+21	; 0x15
    189c:	7e 88       	ldd	r7, Y+22	; 0x16
    189e:	8f 88       	ldd	r8, Y+23	; 0x17
    18a0:	98 8c       	ldd	r9, Y+24	; 0x18
    18a2:	ee 24       	eor	r14, r14
    18a4:	ff 24       	eor	r15, r15
    18a6:	87 01       	movw	r16, r14
    18a8:	aa 24       	eor	r10, r10
    18aa:	bb 24       	eor	r11, r11
    18ac:	65 01       	movw	r12, r10
    18ae:	40 e0       	ldi	r20, 0x00	; 0
    18b0:	50 e0       	ldi	r21, 0x00	; 0
    18b2:	60 e0       	ldi	r22, 0x00	; 0
    18b4:	70 e0       	ldi	r23, 0x00	; 0
    18b6:	e0 e0       	ldi	r30, 0x00	; 0
    18b8:	f0 e0       	ldi	r31, 0x00	; 0
    18ba:	c1 01       	movw	r24, r2
    18bc:	81 70       	andi	r24, 0x01	; 1
    18be:	90 70       	andi	r25, 0x00	; 0
    18c0:	89 2b       	or	r24, r25
    18c2:	e9 f0       	breq	.+58     	; 0x18fe <__mulsf3+0xf4>
    18c4:	e6 0c       	add	r14, r6
    18c6:	f7 1c       	adc	r15, r7
    18c8:	08 1d       	adc	r16, r8
    18ca:	19 1d       	adc	r17, r9
    18cc:	9a 01       	movw	r18, r20
    18ce:	ab 01       	movw	r20, r22
    18d0:	2a 0d       	add	r18, r10
    18d2:	3b 1d       	adc	r19, r11
    18d4:	4c 1d       	adc	r20, r12
    18d6:	5d 1d       	adc	r21, r13
    18d8:	80 e0       	ldi	r24, 0x00	; 0
    18da:	90 e0       	ldi	r25, 0x00	; 0
    18dc:	a0 e0       	ldi	r26, 0x00	; 0
    18de:	b0 e0       	ldi	r27, 0x00	; 0
    18e0:	e6 14       	cp	r14, r6
    18e2:	f7 04       	cpc	r15, r7
    18e4:	08 05       	cpc	r16, r8
    18e6:	19 05       	cpc	r17, r9
    18e8:	20 f4       	brcc	.+8      	; 0x18f2 <__mulsf3+0xe8>
    18ea:	81 e0       	ldi	r24, 0x01	; 1
    18ec:	90 e0       	ldi	r25, 0x00	; 0
    18ee:	a0 e0       	ldi	r26, 0x00	; 0
    18f0:	b0 e0       	ldi	r27, 0x00	; 0
    18f2:	ba 01       	movw	r22, r20
    18f4:	a9 01       	movw	r20, r18
    18f6:	48 0f       	add	r20, r24
    18f8:	59 1f       	adc	r21, r25
    18fa:	6a 1f       	adc	r22, r26
    18fc:	7b 1f       	adc	r23, r27
    18fe:	aa 0c       	add	r10, r10
    1900:	bb 1c       	adc	r11, r11
    1902:	cc 1c       	adc	r12, r12
    1904:	dd 1c       	adc	r13, r13
    1906:	97 fe       	sbrs	r9, 7
    1908:	08 c0       	rjmp	.+16     	; 0x191a <__mulsf3+0x110>
    190a:	81 e0       	ldi	r24, 0x01	; 1
    190c:	90 e0       	ldi	r25, 0x00	; 0
    190e:	a0 e0       	ldi	r26, 0x00	; 0
    1910:	b0 e0       	ldi	r27, 0x00	; 0
    1912:	a8 2a       	or	r10, r24
    1914:	b9 2a       	or	r11, r25
    1916:	ca 2a       	or	r12, r26
    1918:	db 2a       	or	r13, r27
    191a:	31 96       	adiw	r30, 0x01	; 1
    191c:	e0 32       	cpi	r30, 0x20	; 32
    191e:	f1 05       	cpc	r31, r1
    1920:	49 f0       	breq	.+18     	; 0x1934 <__mulsf3+0x12a>
    1922:	66 0c       	add	r6, r6
    1924:	77 1c       	adc	r7, r7
    1926:	88 1c       	adc	r8, r8
    1928:	99 1c       	adc	r9, r9
    192a:	56 94       	lsr	r5
    192c:	47 94       	ror	r4
    192e:	37 94       	ror	r3
    1930:	27 94       	ror	r2
    1932:	c3 cf       	rjmp	.-122    	; 0x18ba <__mulsf3+0xb0>
    1934:	fa 85       	ldd	r31, Y+10	; 0x0a
    1936:	ea 89       	ldd	r30, Y+18	; 0x12
    1938:	2b 89       	ldd	r18, Y+19	; 0x13
    193a:	3c 89       	ldd	r19, Y+20	; 0x14
    193c:	8b 85       	ldd	r24, Y+11	; 0x0b
    193e:	9c 85       	ldd	r25, Y+12	; 0x0c
    1940:	28 0f       	add	r18, r24
    1942:	39 1f       	adc	r19, r25
    1944:	2e 5f       	subi	r18, 0xFE	; 254
    1946:	3f 4f       	sbci	r19, 0xFF	; 255
    1948:	17 c0       	rjmp	.+46     	; 0x1978 <__mulsf3+0x16e>
    194a:	ca 01       	movw	r24, r20
    194c:	81 70       	andi	r24, 0x01	; 1
    194e:	90 70       	andi	r25, 0x00	; 0
    1950:	89 2b       	or	r24, r25
    1952:	61 f0       	breq	.+24     	; 0x196c <__mulsf3+0x162>
    1954:	16 95       	lsr	r17
    1956:	07 95       	ror	r16
    1958:	f7 94       	ror	r15
    195a:	e7 94       	ror	r14
    195c:	80 e0       	ldi	r24, 0x00	; 0
    195e:	90 e0       	ldi	r25, 0x00	; 0
    1960:	a0 e0       	ldi	r26, 0x00	; 0
    1962:	b0 e8       	ldi	r27, 0x80	; 128
    1964:	e8 2a       	or	r14, r24
    1966:	f9 2a       	or	r15, r25
    1968:	0a 2b       	or	r16, r26
    196a:	1b 2b       	or	r17, r27
    196c:	76 95       	lsr	r23
    196e:	67 95       	ror	r22
    1970:	57 95       	ror	r21
    1972:	47 95       	ror	r20
    1974:	2f 5f       	subi	r18, 0xFF	; 255
    1976:	3f 4f       	sbci	r19, 0xFF	; 255
    1978:	77 fd       	sbrc	r23, 7
    197a:	e7 cf       	rjmp	.-50     	; 0x194a <__mulsf3+0x140>
    197c:	0c c0       	rjmp	.+24     	; 0x1996 <__mulsf3+0x18c>
    197e:	44 0f       	add	r20, r20
    1980:	55 1f       	adc	r21, r21
    1982:	66 1f       	adc	r22, r22
    1984:	77 1f       	adc	r23, r23
    1986:	17 fd       	sbrc	r17, 7
    1988:	41 60       	ori	r20, 0x01	; 1
    198a:	ee 0c       	add	r14, r14
    198c:	ff 1c       	adc	r15, r15
    198e:	00 1f       	adc	r16, r16
    1990:	11 1f       	adc	r17, r17
    1992:	21 50       	subi	r18, 0x01	; 1
    1994:	30 40       	sbci	r19, 0x00	; 0
    1996:	40 30       	cpi	r20, 0x00	; 0
    1998:	90 e0       	ldi	r25, 0x00	; 0
    199a:	59 07       	cpc	r21, r25
    199c:	90 e0       	ldi	r25, 0x00	; 0
    199e:	69 07       	cpc	r22, r25
    19a0:	90 e4       	ldi	r25, 0x40	; 64
    19a2:	79 07       	cpc	r23, r25
    19a4:	60 f3       	brcs	.-40     	; 0x197e <__mulsf3+0x174>
    19a6:	2b 8f       	std	Y+27, r18	; 0x1b
    19a8:	3c 8f       	std	Y+28, r19	; 0x1c
    19aa:	db 01       	movw	r26, r22
    19ac:	ca 01       	movw	r24, r20
    19ae:	8f 77       	andi	r24, 0x7F	; 127
    19b0:	90 70       	andi	r25, 0x00	; 0
    19b2:	a0 70       	andi	r26, 0x00	; 0
    19b4:	b0 70       	andi	r27, 0x00	; 0
    19b6:	80 34       	cpi	r24, 0x40	; 64
    19b8:	91 05       	cpc	r25, r1
    19ba:	a1 05       	cpc	r26, r1
    19bc:	b1 05       	cpc	r27, r1
    19be:	61 f4       	brne	.+24     	; 0x19d8 <__mulsf3+0x1ce>
    19c0:	47 fd       	sbrc	r20, 7
    19c2:	0a c0       	rjmp	.+20     	; 0x19d8 <__mulsf3+0x1ce>
    19c4:	e1 14       	cp	r14, r1
    19c6:	f1 04       	cpc	r15, r1
    19c8:	01 05       	cpc	r16, r1
    19ca:	11 05       	cpc	r17, r1
    19cc:	29 f0       	breq	.+10     	; 0x19d8 <__mulsf3+0x1ce>
    19ce:	40 5c       	subi	r20, 0xC0	; 192
    19d0:	5f 4f       	sbci	r21, 0xFF	; 255
    19d2:	6f 4f       	sbci	r22, 0xFF	; 255
    19d4:	7f 4f       	sbci	r23, 0xFF	; 255
    19d6:	40 78       	andi	r20, 0x80	; 128
    19d8:	1a 8e       	std	Y+26, r1	; 0x1a
    19da:	fe 17       	cp	r31, r30
    19dc:	11 f0       	breq	.+4      	; 0x19e2 <__mulsf3+0x1d8>
    19de:	81 e0       	ldi	r24, 0x01	; 1
    19e0:	8a 8f       	std	Y+26, r24	; 0x1a
    19e2:	4d 8f       	std	Y+29, r20	; 0x1d
    19e4:	5e 8f       	std	Y+30, r21	; 0x1e
    19e6:	6f 8f       	std	Y+31, r22	; 0x1f
    19e8:	78 a3       	std	Y+32, r23	; 0x20
    19ea:	83 e0       	ldi	r24, 0x03	; 3
    19ec:	89 8f       	std	Y+25, r24	; 0x19
    19ee:	ce 01       	movw	r24, r28
    19f0:	49 96       	adiw	r24, 0x19	; 25
    19f2:	0e 94 3c 0f 	call	0x1e78	; 0x1e78 <__pack_f>
    19f6:	a0 96       	adiw	r28, 0x20	; 32
    19f8:	e2 e1       	ldi	r30, 0x12	; 18
    19fa:	0c 94 a6 13 	jmp	0x274c	; 0x274c <__epilogue_restores__>

000019fe <__divsf3>:
    19fe:	a8 e1       	ldi	r26, 0x18	; 24
    1a00:	b0 e0       	ldi	r27, 0x00	; 0
    1a02:	e5 e0       	ldi	r30, 0x05	; 5
    1a04:	fd e0       	ldi	r31, 0x0D	; 13
    1a06:	0c 94 92 13 	jmp	0x2724	; 0x2724 <__prologue_saves__+0x10>
    1a0a:	69 83       	std	Y+1, r22	; 0x01
    1a0c:	7a 83       	std	Y+2, r23	; 0x02
    1a0e:	8b 83       	std	Y+3, r24	; 0x03
    1a10:	9c 83       	std	Y+4, r25	; 0x04
    1a12:	2d 83       	std	Y+5, r18	; 0x05
    1a14:	3e 83       	std	Y+6, r19	; 0x06
    1a16:	4f 83       	std	Y+7, r20	; 0x07
    1a18:	58 87       	std	Y+8, r21	; 0x08
    1a1a:	b9 e0       	ldi	r27, 0x09	; 9
    1a1c:	eb 2e       	mov	r14, r27
    1a1e:	f1 2c       	mov	r15, r1
    1a20:	ec 0e       	add	r14, r28
    1a22:	fd 1e       	adc	r15, r29
    1a24:	ce 01       	movw	r24, r28
    1a26:	01 96       	adiw	r24, 0x01	; 1
    1a28:	b7 01       	movw	r22, r14
    1a2a:	0e 94 11 10 	call	0x2022	; 0x2022 <__unpack_f>
    1a2e:	8e 01       	movw	r16, r28
    1a30:	0f 5e       	subi	r16, 0xEF	; 239
    1a32:	1f 4f       	sbci	r17, 0xFF	; 255
    1a34:	ce 01       	movw	r24, r28
    1a36:	05 96       	adiw	r24, 0x05	; 5
    1a38:	b8 01       	movw	r22, r16
    1a3a:	0e 94 11 10 	call	0x2022	; 0x2022 <__unpack_f>
    1a3e:	29 85       	ldd	r18, Y+9	; 0x09
    1a40:	22 30       	cpi	r18, 0x02	; 2
    1a42:	08 f4       	brcc	.+2      	; 0x1a46 <__divsf3+0x48>
    1a44:	7e c0       	rjmp	.+252    	; 0x1b42 <__divsf3+0x144>
    1a46:	39 89       	ldd	r19, Y+17	; 0x11
    1a48:	32 30       	cpi	r19, 0x02	; 2
    1a4a:	10 f4       	brcc	.+4      	; 0x1a50 <__divsf3+0x52>
    1a4c:	b8 01       	movw	r22, r16
    1a4e:	7c c0       	rjmp	.+248    	; 0x1b48 <__divsf3+0x14a>
    1a50:	8a 85       	ldd	r24, Y+10	; 0x0a
    1a52:	9a 89       	ldd	r25, Y+18	; 0x12
    1a54:	89 27       	eor	r24, r25
    1a56:	8a 87       	std	Y+10, r24	; 0x0a
    1a58:	24 30       	cpi	r18, 0x04	; 4
    1a5a:	11 f0       	breq	.+4      	; 0x1a60 <__divsf3+0x62>
    1a5c:	22 30       	cpi	r18, 0x02	; 2
    1a5e:	31 f4       	brne	.+12     	; 0x1a6c <__divsf3+0x6e>
    1a60:	23 17       	cp	r18, r19
    1a62:	09 f0       	breq	.+2      	; 0x1a66 <__divsf3+0x68>
    1a64:	6e c0       	rjmp	.+220    	; 0x1b42 <__divsf3+0x144>
    1a66:	69 e1       	ldi	r22, 0x19	; 25
    1a68:	71 e0       	ldi	r23, 0x01	; 1
    1a6a:	6e c0       	rjmp	.+220    	; 0x1b48 <__divsf3+0x14a>
    1a6c:	34 30       	cpi	r19, 0x04	; 4
    1a6e:	39 f4       	brne	.+14     	; 0x1a7e <__divsf3+0x80>
    1a70:	1d 86       	std	Y+13, r1	; 0x0d
    1a72:	1e 86       	std	Y+14, r1	; 0x0e
    1a74:	1f 86       	std	Y+15, r1	; 0x0f
    1a76:	18 8a       	std	Y+16, r1	; 0x10
    1a78:	1c 86       	std	Y+12, r1	; 0x0c
    1a7a:	1b 86       	std	Y+11, r1	; 0x0b
    1a7c:	04 c0       	rjmp	.+8      	; 0x1a86 <__divsf3+0x88>
    1a7e:	32 30       	cpi	r19, 0x02	; 2
    1a80:	21 f4       	brne	.+8      	; 0x1a8a <__divsf3+0x8c>
    1a82:	84 e0       	ldi	r24, 0x04	; 4
    1a84:	89 87       	std	Y+9, r24	; 0x09
    1a86:	b7 01       	movw	r22, r14
    1a88:	5f c0       	rjmp	.+190    	; 0x1b48 <__divsf3+0x14a>
    1a8a:	2b 85       	ldd	r18, Y+11	; 0x0b
    1a8c:	3c 85       	ldd	r19, Y+12	; 0x0c
    1a8e:	8b 89       	ldd	r24, Y+19	; 0x13
    1a90:	9c 89       	ldd	r25, Y+20	; 0x14
    1a92:	28 1b       	sub	r18, r24
    1a94:	39 0b       	sbc	r19, r25
    1a96:	3c 87       	std	Y+12, r19	; 0x0c
    1a98:	2b 87       	std	Y+11, r18	; 0x0b
    1a9a:	ed 84       	ldd	r14, Y+13	; 0x0d
    1a9c:	fe 84       	ldd	r15, Y+14	; 0x0e
    1a9e:	0f 85       	ldd	r16, Y+15	; 0x0f
    1aa0:	18 89       	ldd	r17, Y+16	; 0x10
    1aa2:	ad 88       	ldd	r10, Y+21	; 0x15
    1aa4:	be 88       	ldd	r11, Y+22	; 0x16
    1aa6:	cf 88       	ldd	r12, Y+23	; 0x17
    1aa8:	d8 8c       	ldd	r13, Y+24	; 0x18
    1aaa:	ea 14       	cp	r14, r10
    1aac:	fb 04       	cpc	r15, r11
    1aae:	0c 05       	cpc	r16, r12
    1ab0:	1d 05       	cpc	r17, r13
    1ab2:	40 f4       	brcc	.+16     	; 0x1ac4 <__divsf3+0xc6>
    1ab4:	ee 0c       	add	r14, r14
    1ab6:	ff 1c       	adc	r15, r15
    1ab8:	00 1f       	adc	r16, r16
    1aba:	11 1f       	adc	r17, r17
    1abc:	21 50       	subi	r18, 0x01	; 1
    1abe:	30 40       	sbci	r19, 0x00	; 0
    1ac0:	3c 87       	std	Y+12, r19	; 0x0c
    1ac2:	2b 87       	std	Y+11, r18	; 0x0b
    1ac4:	20 e0       	ldi	r18, 0x00	; 0
    1ac6:	30 e0       	ldi	r19, 0x00	; 0
    1ac8:	40 e0       	ldi	r20, 0x00	; 0
    1aca:	50 e0       	ldi	r21, 0x00	; 0
    1acc:	80 e0       	ldi	r24, 0x00	; 0
    1ace:	90 e0       	ldi	r25, 0x00	; 0
    1ad0:	a0 e0       	ldi	r26, 0x00	; 0
    1ad2:	b0 e4       	ldi	r27, 0x40	; 64
    1ad4:	60 e0       	ldi	r22, 0x00	; 0
    1ad6:	70 e0       	ldi	r23, 0x00	; 0
    1ad8:	ea 14       	cp	r14, r10
    1ada:	fb 04       	cpc	r15, r11
    1adc:	0c 05       	cpc	r16, r12
    1ade:	1d 05       	cpc	r17, r13
    1ae0:	40 f0       	brcs	.+16     	; 0x1af2 <__divsf3+0xf4>
    1ae2:	28 2b       	or	r18, r24
    1ae4:	39 2b       	or	r19, r25
    1ae6:	4a 2b       	or	r20, r26
    1ae8:	5b 2b       	or	r21, r27
    1aea:	ea 18       	sub	r14, r10
    1aec:	fb 08       	sbc	r15, r11
    1aee:	0c 09       	sbc	r16, r12
    1af0:	1d 09       	sbc	r17, r13
    1af2:	b6 95       	lsr	r27
    1af4:	a7 95       	ror	r26
    1af6:	97 95       	ror	r25
    1af8:	87 95       	ror	r24
    1afa:	ee 0c       	add	r14, r14
    1afc:	ff 1c       	adc	r15, r15
    1afe:	00 1f       	adc	r16, r16
    1b00:	11 1f       	adc	r17, r17
    1b02:	6f 5f       	subi	r22, 0xFF	; 255
    1b04:	7f 4f       	sbci	r23, 0xFF	; 255
    1b06:	6f 31       	cpi	r22, 0x1F	; 31
    1b08:	71 05       	cpc	r23, r1
    1b0a:	31 f7       	brne	.-52     	; 0x1ad8 <__divsf3+0xda>
    1b0c:	da 01       	movw	r26, r20
    1b0e:	c9 01       	movw	r24, r18
    1b10:	8f 77       	andi	r24, 0x7F	; 127
    1b12:	90 70       	andi	r25, 0x00	; 0
    1b14:	a0 70       	andi	r26, 0x00	; 0
    1b16:	b0 70       	andi	r27, 0x00	; 0
    1b18:	80 34       	cpi	r24, 0x40	; 64
    1b1a:	91 05       	cpc	r25, r1
    1b1c:	a1 05       	cpc	r26, r1
    1b1e:	b1 05       	cpc	r27, r1
    1b20:	61 f4       	brne	.+24     	; 0x1b3a <__divsf3+0x13c>
    1b22:	27 fd       	sbrc	r18, 7
    1b24:	0a c0       	rjmp	.+20     	; 0x1b3a <__divsf3+0x13c>
    1b26:	e1 14       	cp	r14, r1
    1b28:	f1 04       	cpc	r15, r1
    1b2a:	01 05       	cpc	r16, r1
    1b2c:	11 05       	cpc	r17, r1
    1b2e:	29 f0       	breq	.+10     	; 0x1b3a <__divsf3+0x13c>
    1b30:	20 5c       	subi	r18, 0xC0	; 192
    1b32:	3f 4f       	sbci	r19, 0xFF	; 255
    1b34:	4f 4f       	sbci	r20, 0xFF	; 255
    1b36:	5f 4f       	sbci	r21, 0xFF	; 255
    1b38:	20 78       	andi	r18, 0x80	; 128
    1b3a:	2d 87       	std	Y+13, r18	; 0x0d
    1b3c:	3e 87       	std	Y+14, r19	; 0x0e
    1b3e:	4f 87       	std	Y+15, r20	; 0x0f
    1b40:	58 8b       	std	Y+16, r21	; 0x10
    1b42:	be 01       	movw	r22, r28
    1b44:	67 5f       	subi	r22, 0xF7	; 247
    1b46:	7f 4f       	sbci	r23, 0xFF	; 255
    1b48:	cb 01       	movw	r24, r22
    1b4a:	0e 94 3c 0f 	call	0x1e78	; 0x1e78 <__pack_f>
    1b4e:	68 96       	adiw	r28, 0x18	; 24
    1b50:	ea e0       	ldi	r30, 0x0A	; 10
    1b52:	0c 94 ae 13 	jmp	0x275c	; 0x275c <__epilogue_restores__+0x10>

00001b56 <__gtsf2>:
    1b56:	a8 e1       	ldi	r26, 0x18	; 24
    1b58:	b0 e0       	ldi	r27, 0x00	; 0
    1b5a:	e1 eb       	ldi	r30, 0xB1	; 177
    1b5c:	fd e0       	ldi	r31, 0x0D	; 13
    1b5e:	0c 94 96 13 	jmp	0x272c	; 0x272c <__prologue_saves__+0x18>
    1b62:	69 83       	std	Y+1, r22	; 0x01
    1b64:	7a 83       	std	Y+2, r23	; 0x02
    1b66:	8b 83       	std	Y+3, r24	; 0x03
    1b68:	9c 83       	std	Y+4, r25	; 0x04
    1b6a:	2d 83       	std	Y+5, r18	; 0x05
    1b6c:	3e 83       	std	Y+6, r19	; 0x06
    1b6e:	4f 83       	std	Y+7, r20	; 0x07
    1b70:	58 87       	std	Y+8, r21	; 0x08
    1b72:	89 e0       	ldi	r24, 0x09	; 9
    1b74:	e8 2e       	mov	r14, r24
    1b76:	f1 2c       	mov	r15, r1
    1b78:	ec 0e       	add	r14, r28
    1b7a:	fd 1e       	adc	r15, r29
    1b7c:	ce 01       	movw	r24, r28
    1b7e:	01 96       	adiw	r24, 0x01	; 1
    1b80:	b7 01       	movw	r22, r14
    1b82:	0e 94 11 10 	call	0x2022	; 0x2022 <__unpack_f>
    1b86:	8e 01       	movw	r16, r28
    1b88:	0f 5e       	subi	r16, 0xEF	; 239
    1b8a:	1f 4f       	sbci	r17, 0xFF	; 255
    1b8c:	ce 01       	movw	r24, r28
    1b8e:	05 96       	adiw	r24, 0x05	; 5
    1b90:	b8 01       	movw	r22, r16
    1b92:	0e 94 11 10 	call	0x2022	; 0x2022 <__unpack_f>
    1b96:	89 85       	ldd	r24, Y+9	; 0x09
    1b98:	82 30       	cpi	r24, 0x02	; 2
    1b9a:	40 f0       	brcs	.+16     	; 0x1bac <__gtsf2+0x56>
    1b9c:	89 89       	ldd	r24, Y+17	; 0x11
    1b9e:	82 30       	cpi	r24, 0x02	; 2
    1ba0:	28 f0       	brcs	.+10     	; 0x1bac <__gtsf2+0x56>
    1ba2:	c7 01       	movw	r24, r14
    1ba4:	b8 01       	movw	r22, r16
    1ba6:	0e 94 89 10 	call	0x2112	; 0x2112 <__fpcmp_parts_f>
    1baa:	01 c0       	rjmp	.+2      	; 0x1bae <__gtsf2+0x58>
    1bac:	8f ef       	ldi	r24, 0xFF	; 255
    1bae:	68 96       	adiw	r28, 0x18	; 24
    1bb0:	e6 e0       	ldi	r30, 0x06	; 6
    1bb2:	0c 94 b2 13 	jmp	0x2764	; 0x2764 <__epilogue_restores__+0x18>

00001bb6 <__gesf2>:
    1bb6:	a8 e1       	ldi	r26, 0x18	; 24
    1bb8:	b0 e0       	ldi	r27, 0x00	; 0
    1bba:	e1 ee       	ldi	r30, 0xE1	; 225
    1bbc:	fd e0       	ldi	r31, 0x0D	; 13
    1bbe:	0c 94 96 13 	jmp	0x272c	; 0x272c <__prologue_saves__+0x18>
    1bc2:	69 83       	std	Y+1, r22	; 0x01
    1bc4:	7a 83       	std	Y+2, r23	; 0x02
    1bc6:	8b 83       	std	Y+3, r24	; 0x03
    1bc8:	9c 83       	std	Y+4, r25	; 0x04
    1bca:	2d 83       	std	Y+5, r18	; 0x05
    1bcc:	3e 83       	std	Y+6, r19	; 0x06
    1bce:	4f 83       	std	Y+7, r20	; 0x07
    1bd0:	58 87       	std	Y+8, r21	; 0x08
    1bd2:	89 e0       	ldi	r24, 0x09	; 9
    1bd4:	e8 2e       	mov	r14, r24
    1bd6:	f1 2c       	mov	r15, r1
    1bd8:	ec 0e       	add	r14, r28
    1bda:	fd 1e       	adc	r15, r29
    1bdc:	ce 01       	movw	r24, r28
    1bde:	01 96       	adiw	r24, 0x01	; 1
    1be0:	b7 01       	movw	r22, r14
    1be2:	0e 94 11 10 	call	0x2022	; 0x2022 <__unpack_f>
    1be6:	8e 01       	movw	r16, r28
    1be8:	0f 5e       	subi	r16, 0xEF	; 239
    1bea:	1f 4f       	sbci	r17, 0xFF	; 255
    1bec:	ce 01       	movw	r24, r28
    1bee:	05 96       	adiw	r24, 0x05	; 5
    1bf0:	b8 01       	movw	r22, r16
    1bf2:	0e 94 11 10 	call	0x2022	; 0x2022 <__unpack_f>
    1bf6:	89 85       	ldd	r24, Y+9	; 0x09
    1bf8:	82 30       	cpi	r24, 0x02	; 2
    1bfa:	40 f0       	brcs	.+16     	; 0x1c0c <__gesf2+0x56>
    1bfc:	89 89       	ldd	r24, Y+17	; 0x11
    1bfe:	82 30       	cpi	r24, 0x02	; 2
    1c00:	28 f0       	brcs	.+10     	; 0x1c0c <__gesf2+0x56>
    1c02:	c7 01       	movw	r24, r14
    1c04:	b8 01       	movw	r22, r16
    1c06:	0e 94 89 10 	call	0x2112	; 0x2112 <__fpcmp_parts_f>
    1c0a:	01 c0       	rjmp	.+2      	; 0x1c0e <__gesf2+0x58>
    1c0c:	8f ef       	ldi	r24, 0xFF	; 255
    1c0e:	68 96       	adiw	r28, 0x18	; 24
    1c10:	e6 e0       	ldi	r30, 0x06	; 6
    1c12:	0c 94 b2 13 	jmp	0x2764	; 0x2764 <__epilogue_restores__+0x18>

00001c16 <__ltsf2>:
    1c16:	a8 e1       	ldi	r26, 0x18	; 24
    1c18:	b0 e0       	ldi	r27, 0x00	; 0
    1c1a:	e1 e1       	ldi	r30, 0x11	; 17
    1c1c:	fe e0       	ldi	r31, 0x0E	; 14
    1c1e:	0c 94 96 13 	jmp	0x272c	; 0x272c <__prologue_saves__+0x18>
    1c22:	69 83       	std	Y+1, r22	; 0x01
    1c24:	7a 83       	std	Y+2, r23	; 0x02
    1c26:	8b 83       	std	Y+3, r24	; 0x03
    1c28:	9c 83       	std	Y+4, r25	; 0x04
    1c2a:	2d 83       	std	Y+5, r18	; 0x05
    1c2c:	3e 83       	std	Y+6, r19	; 0x06
    1c2e:	4f 83       	std	Y+7, r20	; 0x07
    1c30:	58 87       	std	Y+8, r21	; 0x08
    1c32:	89 e0       	ldi	r24, 0x09	; 9
    1c34:	e8 2e       	mov	r14, r24
    1c36:	f1 2c       	mov	r15, r1
    1c38:	ec 0e       	add	r14, r28
    1c3a:	fd 1e       	adc	r15, r29
    1c3c:	ce 01       	movw	r24, r28
    1c3e:	01 96       	adiw	r24, 0x01	; 1
    1c40:	b7 01       	movw	r22, r14
    1c42:	0e 94 11 10 	call	0x2022	; 0x2022 <__unpack_f>
    1c46:	8e 01       	movw	r16, r28
    1c48:	0f 5e       	subi	r16, 0xEF	; 239
    1c4a:	1f 4f       	sbci	r17, 0xFF	; 255
    1c4c:	ce 01       	movw	r24, r28
    1c4e:	05 96       	adiw	r24, 0x05	; 5
    1c50:	b8 01       	movw	r22, r16
    1c52:	0e 94 11 10 	call	0x2022	; 0x2022 <__unpack_f>
    1c56:	89 85       	ldd	r24, Y+9	; 0x09
    1c58:	82 30       	cpi	r24, 0x02	; 2
    1c5a:	40 f0       	brcs	.+16     	; 0x1c6c <__ltsf2+0x56>
    1c5c:	89 89       	ldd	r24, Y+17	; 0x11
    1c5e:	82 30       	cpi	r24, 0x02	; 2
    1c60:	28 f0       	brcs	.+10     	; 0x1c6c <__ltsf2+0x56>
    1c62:	c7 01       	movw	r24, r14
    1c64:	b8 01       	movw	r22, r16
    1c66:	0e 94 89 10 	call	0x2112	; 0x2112 <__fpcmp_parts_f>
    1c6a:	01 c0       	rjmp	.+2      	; 0x1c6e <__ltsf2+0x58>
    1c6c:	81 e0       	ldi	r24, 0x01	; 1
    1c6e:	68 96       	adiw	r28, 0x18	; 24
    1c70:	e6 e0       	ldi	r30, 0x06	; 6
    1c72:	0c 94 b2 13 	jmp	0x2764	; 0x2764 <__epilogue_restores__+0x18>

00001c76 <__floatsisf>:
    1c76:	a8 e0       	ldi	r26, 0x08	; 8
    1c78:	b0 e0       	ldi	r27, 0x00	; 0
    1c7a:	e1 e4       	ldi	r30, 0x41	; 65
    1c7c:	fe e0       	ldi	r31, 0x0E	; 14
    1c7e:	0c 94 93 13 	jmp	0x2726	; 0x2726 <__prologue_saves__+0x12>
    1c82:	9b 01       	movw	r18, r22
    1c84:	ac 01       	movw	r20, r24
    1c86:	83 e0       	ldi	r24, 0x03	; 3
    1c88:	89 83       	std	Y+1, r24	; 0x01
    1c8a:	da 01       	movw	r26, r20
    1c8c:	c9 01       	movw	r24, r18
    1c8e:	88 27       	eor	r24, r24
    1c90:	b7 fd       	sbrc	r27, 7
    1c92:	83 95       	inc	r24
    1c94:	99 27       	eor	r25, r25
    1c96:	aa 27       	eor	r26, r26
    1c98:	bb 27       	eor	r27, r27
    1c9a:	b8 2e       	mov	r11, r24
    1c9c:	21 15       	cp	r18, r1
    1c9e:	31 05       	cpc	r19, r1
    1ca0:	41 05       	cpc	r20, r1
    1ca2:	51 05       	cpc	r21, r1
    1ca4:	19 f4       	brne	.+6      	; 0x1cac <__floatsisf+0x36>
    1ca6:	82 e0       	ldi	r24, 0x02	; 2
    1ca8:	89 83       	std	Y+1, r24	; 0x01
    1caa:	3a c0       	rjmp	.+116    	; 0x1d20 <__floatsisf+0xaa>
    1cac:	88 23       	and	r24, r24
    1cae:	a9 f0       	breq	.+42     	; 0x1cda <__floatsisf+0x64>
    1cb0:	20 30       	cpi	r18, 0x00	; 0
    1cb2:	80 e0       	ldi	r24, 0x00	; 0
    1cb4:	38 07       	cpc	r19, r24
    1cb6:	80 e0       	ldi	r24, 0x00	; 0
    1cb8:	48 07       	cpc	r20, r24
    1cba:	80 e8       	ldi	r24, 0x80	; 128
    1cbc:	58 07       	cpc	r21, r24
    1cbe:	29 f4       	brne	.+10     	; 0x1cca <__floatsisf+0x54>
    1cc0:	60 e0       	ldi	r22, 0x00	; 0
    1cc2:	70 e0       	ldi	r23, 0x00	; 0
    1cc4:	80 e0       	ldi	r24, 0x00	; 0
    1cc6:	9f ec       	ldi	r25, 0xCF	; 207
    1cc8:	30 c0       	rjmp	.+96     	; 0x1d2a <__floatsisf+0xb4>
    1cca:	ee 24       	eor	r14, r14
    1ccc:	ff 24       	eor	r15, r15
    1cce:	87 01       	movw	r16, r14
    1cd0:	e2 1a       	sub	r14, r18
    1cd2:	f3 0a       	sbc	r15, r19
    1cd4:	04 0b       	sbc	r16, r20
    1cd6:	15 0b       	sbc	r17, r21
    1cd8:	02 c0       	rjmp	.+4      	; 0x1cde <__floatsisf+0x68>
    1cda:	79 01       	movw	r14, r18
    1cdc:	8a 01       	movw	r16, r20
    1cde:	8e e1       	ldi	r24, 0x1E	; 30
    1ce0:	c8 2e       	mov	r12, r24
    1ce2:	d1 2c       	mov	r13, r1
    1ce4:	dc 82       	std	Y+4, r13	; 0x04
    1ce6:	cb 82       	std	Y+3, r12	; 0x03
    1ce8:	ed 82       	std	Y+5, r14	; 0x05
    1cea:	fe 82       	std	Y+6, r15	; 0x06
    1cec:	0f 83       	std	Y+7, r16	; 0x07
    1cee:	18 87       	std	Y+8, r17	; 0x08
    1cf0:	c8 01       	movw	r24, r16
    1cf2:	b7 01       	movw	r22, r14
    1cf4:	0e 94 ed 0e 	call	0x1dda	; 0x1dda <__clzsi2>
    1cf8:	01 97       	sbiw	r24, 0x01	; 1
    1cfa:	18 16       	cp	r1, r24
    1cfc:	19 06       	cpc	r1, r25
    1cfe:	84 f4       	brge	.+32     	; 0x1d20 <__floatsisf+0xaa>
    1d00:	08 2e       	mov	r0, r24
    1d02:	04 c0       	rjmp	.+8      	; 0x1d0c <__floatsisf+0x96>
    1d04:	ee 0c       	add	r14, r14
    1d06:	ff 1c       	adc	r15, r15
    1d08:	00 1f       	adc	r16, r16
    1d0a:	11 1f       	adc	r17, r17
    1d0c:	0a 94       	dec	r0
    1d0e:	d2 f7       	brpl	.-12     	; 0x1d04 <__floatsisf+0x8e>
    1d10:	ed 82       	std	Y+5, r14	; 0x05
    1d12:	fe 82       	std	Y+6, r15	; 0x06
    1d14:	0f 83       	std	Y+7, r16	; 0x07
    1d16:	18 87       	std	Y+8, r17	; 0x08
    1d18:	c8 1a       	sub	r12, r24
    1d1a:	d9 0a       	sbc	r13, r25
    1d1c:	dc 82       	std	Y+4, r13	; 0x04
    1d1e:	cb 82       	std	Y+3, r12	; 0x03
    1d20:	ba 82       	std	Y+2, r11	; 0x02
    1d22:	ce 01       	movw	r24, r28
    1d24:	01 96       	adiw	r24, 0x01	; 1
    1d26:	0e 94 3c 0f 	call	0x1e78	; 0x1e78 <__pack_f>
    1d2a:	28 96       	adiw	r28, 0x08	; 8
    1d2c:	e9 e0       	ldi	r30, 0x09	; 9
    1d2e:	0c 94 af 13 	jmp	0x275e	; 0x275e <__epilogue_restores__+0x12>

00001d32 <__fixsfsi>:
    1d32:	ac e0       	ldi	r26, 0x0C	; 12
    1d34:	b0 e0       	ldi	r27, 0x00	; 0
    1d36:	ef e9       	ldi	r30, 0x9F	; 159
    1d38:	fe e0       	ldi	r31, 0x0E	; 14
    1d3a:	0c 94 9a 13 	jmp	0x2734	; 0x2734 <__prologue_saves__+0x20>
    1d3e:	69 83       	std	Y+1, r22	; 0x01
    1d40:	7a 83       	std	Y+2, r23	; 0x02
    1d42:	8b 83       	std	Y+3, r24	; 0x03
    1d44:	9c 83       	std	Y+4, r25	; 0x04
    1d46:	ce 01       	movw	r24, r28
    1d48:	01 96       	adiw	r24, 0x01	; 1
    1d4a:	be 01       	movw	r22, r28
    1d4c:	6b 5f       	subi	r22, 0xFB	; 251
    1d4e:	7f 4f       	sbci	r23, 0xFF	; 255
    1d50:	0e 94 11 10 	call	0x2022	; 0x2022 <__unpack_f>
    1d54:	8d 81       	ldd	r24, Y+5	; 0x05
    1d56:	82 30       	cpi	r24, 0x02	; 2
    1d58:	61 f1       	breq	.+88     	; 0x1db2 <__fixsfsi+0x80>
    1d5a:	82 30       	cpi	r24, 0x02	; 2
    1d5c:	50 f1       	brcs	.+84     	; 0x1db2 <__fixsfsi+0x80>
    1d5e:	84 30       	cpi	r24, 0x04	; 4
    1d60:	21 f4       	brne	.+8      	; 0x1d6a <__fixsfsi+0x38>
    1d62:	8e 81       	ldd	r24, Y+6	; 0x06
    1d64:	88 23       	and	r24, r24
    1d66:	51 f1       	breq	.+84     	; 0x1dbc <__fixsfsi+0x8a>
    1d68:	2e c0       	rjmp	.+92     	; 0x1dc6 <__fixsfsi+0x94>
    1d6a:	2f 81       	ldd	r18, Y+7	; 0x07
    1d6c:	38 85       	ldd	r19, Y+8	; 0x08
    1d6e:	37 fd       	sbrc	r19, 7
    1d70:	20 c0       	rjmp	.+64     	; 0x1db2 <__fixsfsi+0x80>
    1d72:	6e 81       	ldd	r22, Y+6	; 0x06
    1d74:	2f 31       	cpi	r18, 0x1F	; 31
    1d76:	31 05       	cpc	r19, r1
    1d78:	1c f0       	brlt	.+6      	; 0x1d80 <__fixsfsi+0x4e>
    1d7a:	66 23       	and	r22, r22
    1d7c:	f9 f0       	breq	.+62     	; 0x1dbc <__fixsfsi+0x8a>
    1d7e:	23 c0       	rjmp	.+70     	; 0x1dc6 <__fixsfsi+0x94>
    1d80:	8e e1       	ldi	r24, 0x1E	; 30
    1d82:	90 e0       	ldi	r25, 0x00	; 0
    1d84:	82 1b       	sub	r24, r18
    1d86:	93 0b       	sbc	r25, r19
    1d88:	29 85       	ldd	r18, Y+9	; 0x09
    1d8a:	3a 85       	ldd	r19, Y+10	; 0x0a
    1d8c:	4b 85       	ldd	r20, Y+11	; 0x0b
    1d8e:	5c 85       	ldd	r21, Y+12	; 0x0c
    1d90:	04 c0       	rjmp	.+8      	; 0x1d9a <__fixsfsi+0x68>
    1d92:	56 95       	lsr	r21
    1d94:	47 95       	ror	r20
    1d96:	37 95       	ror	r19
    1d98:	27 95       	ror	r18
    1d9a:	8a 95       	dec	r24
    1d9c:	d2 f7       	brpl	.-12     	; 0x1d92 <__fixsfsi+0x60>
    1d9e:	66 23       	and	r22, r22
    1da0:	b1 f0       	breq	.+44     	; 0x1dce <__fixsfsi+0x9c>
    1da2:	50 95       	com	r21
    1da4:	40 95       	com	r20
    1da6:	30 95       	com	r19
    1da8:	21 95       	neg	r18
    1daa:	3f 4f       	sbci	r19, 0xFF	; 255
    1dac:	4f 4f       	sbci	r20, 0xFF	; 255
    1dae:	5f 4f       	sbci	r21, 0xFF	; 255
    1db0:	0e c0       	rjmp	.+28     	; 0x1dce <__fixsfsi+0x9c>
    1db2:	20 e0       	ldi	r18, 0x00	; 0
    1db4:	30 e0       	ldi	r19, 0x00	; 0
    1db6:	40 e0       	ldi	r20, 0x00	; 0
    1db8:	50 e0       	ldi	r21, 0x00	; 0
    1dba:	09 c0       	rjmp	.+18     	; 0x1dce <__fixsfsi+0x9c>
    1dbc:	2f ef       	ldi	r18, 0xFF	; 255
    1dbe:	3f ef       	ldi	r19, 0xFF	; 255
    1dc0:	4f ef       	ldi	r20, 0xFF	; 255
    1dc2:	5f e7       	ldi	r21, 0x7F	; 127
    1dc4:	04 c0       	rjmp	.+8      	; 0x1dce <__fixsfsi+0x9c>
    1dc6:	20 e0       	ldi	r18, 0x00	; 0
    1dc8:	30 e0       	ldi	r19, 0x00	; 0
    1dca:	40 e0       	ldi	r20, 0x00	; 0
    1dcc:	50 e8       	ldi	r21, 0x80	; 128
    1dce:	b9 01       	movw	r22, r18
    1dd0:	ca 01       	movw	r24, r20
    1dd2:	2c 96       	adiw	r28, 0x0c	; 12
    1dd4:	e2 e0       	ldi	r30, 0x02	; 2
    1dd6:	0c 94 b6 13 	jmp	0x276c	; 0x276c <__epilogue_restores__+0x20>

00001dda <__clzsi2>:
    1dda:	ef 92       	push	r14
    1ddc:	ff 92       	push	r15
    1dde:	0f 93       	push	r16
    1de0:	1f 93       	push	r17
    1de2:	7b 01       	movw	r14, r22
    1de4:	8c 01       	movw	r16, r24
    1de6:	80 e0       	ldi	r24, 0x00	; 0
    1de8:	e8 16       	cp	r14, r24
    1dea:	80 e0       	ldi	r24, 0x00	; 0
    1dec:	f8 06       	cpc	r15, r24
    1dee:	81 e0       	ldi	r24, 0x01	; 1
    1df0:	08 07       	cpc	r16, r24
    1df2:	80 e0       	ldi	r24, 0x00	; 0
    1df4:	18 07       	cpc	r17, r24
    1df6:	88 f4       	brcc	.+34     	; 0x1e1a <__clzsi2+0x40>
    1df8:	8f ef       	ldi	r24, 0xFF	; 255
    1dfa:	e8 16       	cp	r14, r24
    1dfc:	f1 04       	cpc	r15, r1
    1dfe:	01 05       	cpc	r16, r1
    1e00:	11 05       	cpc	r17, r1
    1e02:	31 f0       	breq	.+12     	; 0x1e10 <__clzsi2+0x36>
    1e04:	28 f0       	brcs	.+10     	; 0x1e10 <__clzsi2+0x36>
    1e06:	88 e0       	ldi	r24, 0x08	; 8
    1e08:	90 e0       	ldi	r25, 0x00	; 0
    1e0a:	a0 e0       	ldi	r26, 0x00	; 0
    1e0c:	b0 e0       	ldi	r27, 0x00	; 0
    1e0e:	17 c0       	rjmp	.+46     	; 0x1e3e <__clzsi2+0x64>
    1e10:	80 e0       	ldi	r24, 0x00	; 0
    1e12:	90 e0       	ldi	r25, 0x00	; 0
    1e14:	a0 e0       	ldi	r26, 0x00	; 0
    1e16:	b0 e0       	ldi	r27, 0x00	; 0
    1e18:	12 c0       	rjmp	.+36     	; 0x1e3e <__clzsi2+0x64>
    1e1a:	80 e0       	ldi	r24, 0x00	; 0
    1e1c:	e8 16       	cp	r14, r24
    1e1e:	80 e0       	ldi	r24, 0x00	; 0
    1e20:	f8 06       	cpc	r15, r24
    1e22:	80 e0       	ldi	r24, 0x00	; 0
    1e24:	08 07       	cpc	r16, r24
    1e26:	81 e0       	ldi	r24, 0x01	; 1
    1e28:	18 07       	cpc	r17, r24
    1e2a:	28 f0       	brcs	.+10     	; 0x1e36 <__clzsi2+0x5c>
    1e2c:	88 e1       	ldi	r24, 0x18	; 24
    1e2e:	90 e0       	ldi	r25, 0x00	; 0
    1e30:	a0 e0       	ldi	r26, 0x00	; 0
    1e32:	b0 e0       	ldi	r27, 0x00	; 0
    1e34:	04 c0       	rjmp	.+8      	; 0x1e3e <__clzsi2+0x64>
    1e36:	80 e1       	ldi	r24, 0x10	; 16
    1e38:	90 e0       	ldi	r25, 0x00	; 0
    1e3a:	a0 e0       	ldi	r26, 0x00	; 0
    1e3c:	b0 e0       	ldi	r27, 0x00	; 0
    1e3e:	20 e2       	ldi	r18, 0x20	; 32
    1e40:	30 e0       	ldi	r19, 0x00	; 0
    1e42:	40 e0       	ldi	r20, 0x00	; 0
    1e44:	50 e0       	ldi	r21, 0x00	; 0
    1e46:	28 1b       	sub	r18, r24
    1e48:	39 0b       	sbc	r19, r25
    1e4a:	4a 0b       	sbc	r20, r26
    1e4c:	5b 0b       	sbc	r21, r27
    1e4e:	04 c0       	rjmp	.+8      	; 0x1e58 <__clzsi2+0x7e>
    1e50:	16 95       	lsr	r17
    1e52:	07 95       	ror	r16
    1e54:	f7 94       	ror	r15
    1e56:	e7 94       	ror	r14
    1e58:	8a 95       	dec	r24
    1e5a:	d2 f7       	brpl	.-12     	; 0x1e50 <__clzsi2+0x76>
    1e5c:	f7 01       	movw	r30, r14
    1e5e:	ef 5d       	subi	r30, 0xDF	; 223
    1e60:	fe 4f       	sbci	r31, 0xFE	; 254
    1e62:	80 81       	ld	r24, Z
    1e64:	28 1b       	sub	r18, r24
    1e66:	31 09       	sbc	r19, r1
    1e68:	41 09       	sbc	r20, r1
    1e6a:	51 09       	sbc	r21, r1
    1e6c:	c9 01       	movw	r24, r18
    1e6e:	1f 91       	pop	r17
    1e70:	0f 91       	pop	r16
    1e72:	ff 90       	pop	r15
    1e74:	ef 90       	pop	r14
    1e76:	08 95       	ret

00001e78 <__pack_f>:
    1e78:	df 92       	push	r13
    1e7a:	ef 92       	push	r14
    1e7c:	ff 92       	push	r15
    1e7e:	0f 93       	push	r16
    1e80:	1f 93       	push	r17
    1e82:	fc 01       	movw	r30, r24
    1e84:	e4 80       	ldd	r14, Z+4	; 0x04
    1e86:	f5 80       	ldd	r15, Z+5	; 0x05
    1e88:	06 81       	ldd	r16, Z+6	; 0x06
    1e8a:	17 81       	ldd	r17, Z+7	; 0x07
    1e8c:	d1 80       	ldd	r13, Z+1	; 0x01
    1e8e:	80 81       	ld	r24, Z
    1e90:	82 30       	cpi	r24, 0x02	; 2
    1e92:	48 f4       	brcc	.+18     	; 0x1ea6 <__pack_f+0x2e>
    1e94:	80 e0       	ldi	r24, 0x00	; 0
    1e96:	90 e0       	ldi	r25, 0x00	; 0
    1e98:	a0 e1       	ldi	r26, 0x10	; 16
    1e9a:	b0 e0       	ldi	r27, 0x00	; 0
    1e9c:	e8 2a       	or	r14, r24
    1e9e:	f9 2a       	or	r15, r25
    1ea0:	0a 2b       	or	r16, r26
    1ea2:	1b 2b       	or	r17, r27
    1ea4:	a5 c0       	rjmp	.+330    	; 0x1ff0 <__pack_f+0x178>
    1ea6:	84 30       	cpi	r24, 0x04	; 4
    1ea8:	09 f4       	brne	.+2      	; 0x1eac <__pack_f+0x34>
    1eaa:	9f c0       	rjmp	.+318    	; 0x1fea <__pack_f+0x172>
    1eac:	82 30       	cpi	r24, 0x02	; 2
    1eae:	21 f4       	brne	.+8      	; 0x1eb8 <__pack_f+0x40>
    1eb0:	ee 24       	eor	r14, r14
    1eb2:	ff 24       	eor	r15, r15
    1eb4:	87 01       	movw	r16, r14
    1eb6:	05 c0       	rjmp	.+10     	; 0x1ec2 <__pack_f+0x4a>
    1eb8:	e1 14       	cp	r14, r1
    1eba:	f1 04       	cpc	r15, r1
    1ebc:	01 05       	cpc	r16, r1
    1ebe:	11 05       	cpc	r17, r1
    1ec0:	19 f4       	brne	.+6      	; 0x1ec8 <__pack_f+0x50>
    1ec2:	e0 e0       	ldi	r30, 0x00	; 0
    1ec4:	f0 e0       	ldi	r31, 0x00	; 0
    1ec6:	96 c0       	rjmp	.+300    	; 0x1ff4 <__pack_f+0x17c>
    1ec8:	62 81       	ldd	r22, Z+2	; 0x02
    1eca:	73 81       	ldd	r23, Z+3	; 0x03
    1ecc:	9f ef       	ldi	r25, 0xFF	; 255
    1ece:	62 38       	cpi	r22, 0x82	; 130
    1ed0:	79 07       	cpc	r23, r25
    1ed2:	0c f0       	brlt	.+2      	; 0x1ed6 <__pack_f+0x5e>
    1ed4:	5b c0       	rjmp	.+182    	; 0x1f8c <__pack_f+0x114>
    1ed6:	22 e8       	ldi	r18, 0x82	; 130
    1ed8:	3f ef       	ldi	r19, 0xFF	; 255
    1eda:	26 1b       	sub	r18, r22
    1edc:	37 0b       	sbc	r19, r23
    1ede:	2a 31       	cpi	r18, 0x1A	; 26
    1ee0:	31 05       	cpc	r19, r1
    1ee2:	2c f0       	brlt	.+10     	; 0x1eee <__pack_f+0x76>
    1ee4:	20 e0       	ldi	r18, 0x00	; 0
    1ee6:	30 e0       	ldi	r19, 0x00	; 0
    1ee8:	40 e0       	ldi	r20, 0x00	; 0
    1eea:	50 e0       	ldi	r21, 0x00	; 0
    1eec:	2a c0       	rjmp	.+84     	; 0x1f42 <__pack_f+0xca>
    1eee:	b8 01       	movw	r22, r16
    1ef0:	a7 01       	movw	r20, r14
    1ef2:	02 2e       	mov	r0, r18
    1ef4:	04 c0       	rjmp	.+8      	; 0x1efe <__pack_f+0x86>
    1ef6:	76 95       	lsr	r23
    1ef8:	67 95       	ror	r22
    1efa:	57 95       	ror	r21
    1efc:	47 95       	ror	r20
    1efe:	0a 94       	dec	r0
    1f00:	d2 f7       	brpl	.-12     	; 0x1ef6 <__pack_f+0x7e>
    1f02:	81 e0       	ldi	r24, 0x01	; 1
    1f04:	90 e0       	ldi	r25, 0x00	; 0
    1f06:	a0 e0       	ldi	r26, 0x00	; 0
    1f08:	b0 e0       	ldi	r27, 0x00	; 0
    1f0a:	04 c0       	rjmp	.+8      	; 0x1f14 <__pack_f+0x9c>
    1f0c:	88 0f       	add	r24, r24
    1f0e:	99 1f       	adc	r25, r25
    1f10:	aa 1f       	adc	r26, r26
    1f12:	bb 1f       	adc	r27, r27
    1f14:	2a 95       	dec	r18
    1f16:	d2 f7       	brpl	.-12     	; 0x1f0c <__pack_f+0x94>
    1f18:	01 97       	sbiw	r24, 0x01	; 1
    1f1a:	a1 09       	sbc	r26, r1
    1f1c:	b1 09       	sbc	r27, r1
    1f1e:	8e 21       	and	r24, r14
    1f20:	9f 21       	and	r25, r15
    1f22:	a0 23       	and	r26, r16
    1f24:	b1 23       	and	r27, r17
    1f26:	00 97       	sbiw	r24, 0x00	; 0
    1f28:	a1 05       	cpc	r26, r1
    1f2a:	b1 05       	cpc	r27, r1
    1f2c:	21 f0       	breq	.+8      	; 0x1f36 <__pack_f+0xbe>
    1f2e:	81 e0       	ldi	r24, 0x01	; 1
    1f30:	90 e0       	ldi	r25, 0x00	; 0
    1f32:	a0 e0       	ldi	r26, 0x00	; 0
    1f34:	b0 e0       	ldi	r27, 0x00	; 0
    1f36:	9a 01       	movw	r18, r20
    1f38:	ab 01       	movw	r20, r22
    1f3a:	28 2b       	or	r18, r24
    1f3c:	39 2b       	or	r19, r25
    1f3e:	4a 2b       	or	r20, r26
    1f40:	5b 2b       	or	r21, r27
    1f42:	da 01       	movw	r26, r20
    1f44:	c9 01       	movw	r24, r18
    1f46:	8f 77       	andi	r24, 0x7F	; 127
    1f48:	90 70       	andi	r25, 0x00	; 0
    1f4a:	a0 70       	andi	r26, 0x00	; 0
    1f4c:	b0 70       	andi	r27, 0x00	; 0
    1f4e:	80 34       	cpi	r24, 0x40	; 64
    1f50:	91 05       	cpc	r25, r1
    1f52:	a1 05       	cpc	r26, r1
    1f54:	b1 05       	cpc	r27, r1
    1f56:	39 f4       	brne	.+14     	; 0x1f66 <__pack_f+0xee>
    1f58:	27 ff       	sbrs	r18, 7
    1f5a:	09 c0       	rjmp	.+18     	; 0x1f6e <__pack_f+0xf6>
    1f5c:	20 5c       	subi	r18, 0xC0	; 192
    1f5e:	3f 4f       	sbci	r19, 0xFF	; 255
    1f60:	4f 4f       	sbci	r20, 0xFF	; 255
    1f62:	5f 4f       	sbci	r21, 0xFF	; 255
    1f64:	04 c0       	rjmp	.+8      	; 0x1f6e <__pack_f+0xf6>
    1f66:	21 5c       	subi	r18, 0xC1	; 193
    1f68:	3f 4f       	sbci	r19, 0xFF	; 255
    1f6a:	4f 4f       	sbci	r20, 0xFF	; 255
    1f6c:	5f 4f       	sbci	r21, 0xFF	; 255
    1f6e:	e0 e0       	ldi	r30, 0x00	; 0
    1f70:	f0 e0       	ldi	r31, 0x00	; 0
    1f72:	20 30       	cpi	r18, 0x00	; 0
    1f74:	a0 e0       	ldi	r26, 0x00	; 0
    1f76:	3a 07       	cpc	r19, r26
    1f78:	a0 e0       	ldi	r26, 0x00	; 0
    1f7a:	4a 07       	cpc	r20, r26
    1f7c:	a0 e4       	ldi	r26, 0x40	; 64
    1f7e:	5a 07       	cpc	r21, r26
    1f80:	10 f0       	brcs	.+4      	; 0x1f86 <__pack_f+0x10e>
    1f82:	e1 e0       	ldi	r30, 0x01	; 1
    1f84:	f0 e0       	ldi	r31, 0x00	; 0
    1f86:	79 01       	movw	r14, r18
    1f88:	8a 01       	movw	r16, r20
    1f8a:	27 c0       	rjmp	.+78     	; 0x1fda <__pack_f+0x162>
    1f8c:	60 38       	cpi	r22, 0x80	; 128
    1f8e:	71 05       	cpc	r23, r1
    1f90:	64 f5       	brge	.+88     	; 0x1fea <__pack_f+0x172>
    1f92:	fb 01       	movw	r30, r22
    1f94:	e1 58       	subi	r30, 0x81	; 129
    1f96:	ff 4f       	sbci	r31, 0xFF	; 255
    1f98:	d8 01       	movw	r26, r16
    1f9a:	c7 01       	movw	r24, r14
    1f9c:	8f 77       	andi	r24, 0x7F	; 127
    1f9e:	90 70       	andi	r25, 0x00	; 0
    1fa0:	a0 70       	andi	r26, 0x00	; 0
    1fa2:	b0 70       	andi	r27, 0x00	; 0
    1fa4:	80 34       	cpi	r24, 0x40	; 64
    1fa6:	91 05       	cpc	r25, r1
    1fa8:	a1 05       	cpc	r26, r1
    1faa:	b1 05       	cpc	r27, r1
    1fac:	39 f4       	brne	.+14     	; 0x1fbc <__pack_f+0x144>
    1fae:	e7 fe       	sbrs	r14, 7
    1fb0:	0d c0       	rjmp	.+26     	; 0x1fcc <__pack_f+0x154>
    1fb2:	80 e4       	ldi	r24, 0x40	; 64
    1fb4:	90 e0       	ldi	r25, 0x00	; 0
    1fb6:	a0 e0       	ldi	r26, 0x00	; 0
    1fb8:	b0 e0       	ldi	r27, 0x00	; 0
    1fba:	04 c0       	rjmp	.+8      	; 0x1fc4 <__pack_f+0x14c>
    1fbc:	8f e3       	ldi	r24, 0x3F	; 63
    1fbe:	90 e0       	ldi	r25, 0x00	; 0
    1fc0:	a0 e0       	ldi	r26, 0x00	; 0
    1fc2:	b0 e0       	ldi	r27, 0x00	; 0
    1fc4:	e8 0e       	add	r14, r24
    1fc6:	f9 1e       	adc	r15, r25
    1fc8:	0a 1f       	adc	r16, r26
    1fca:	1b 1f       	adc	r17, r27
    1fcc:	17 ff       	sbrs	r17, 7
    1fce:	05 c0       	rjmp	.+10     	; 0x1fda <__pack_f+0x162>
    1fd0:	16 95       	lsr	r17
    1fd2:	07 95       	ror	r16
    1fd4:	f7 94       	ror	r15
    1fd6:	e7 94       	ror	r14
    1fd8:	31 96       	adiw	r30, 0x01	; 1
    1fda:	87 e0       	ldi	r24, 0x07	; 7
    1fdc:	16 95       	lsr	r17
    1fde:	07 95       	ror	r16
    1fe0:	f7 94       	ror	r15
    1fe2:	e7 94       	ror	r14
    1fe4:	8a 95       	dec	r24
    1fe6:	d1 f7       	brne	.-12     	; 0x1fdc <__pack_f+0x164>
    1fe8:	05 c0       	rjmp	.+10     	; 0x1ff4 <__pack_f+0x17c>
    1fea:	ee 24       	eor	r14, r14
    1fec:	ff 24       	eor	r15, r15
    1fee:	87 01       	movw	r16, r14
    1ff0:	ef ef       	ldi	r30, 0xFF	; 255
    1ff2:	f0 e0       	ldi	r31, 0x00	; 0
    1ff4:	6e 2f       	mov	r22, r30
    1ff6:	67 95       	ror	r22
    1ff8:	66 27       	eor	r22, r22
    1ffa:	67 95       	ror	r22
    1ffc:	90 2f       	mov	r25, r16
    1ffe:	9f 77       	andi	r25, 0x7F	; 127
    2000:	d7 94       	ror	r13
    2002:	dd 24       	eor	r13, r13
    2004:	d7 94       	ror	r13
    2006:	8e 2f       	mov	r24, r30
    2008:	86 95       	lsr	r24
    200a:	49 2f       	mov	r20, r25
    200c:	46 2b       	or	r20, r22
    200e:	58 2f       	mov	r21, r24
    2010:	5d 29       	or	r21, r13
    2012:	b7 01       	movw	r22, r14
    2014:	ca 01       	movw	r24, r20
    2016:	1f 91       	pop	r17
    2018:	0f 91       	pop	r16
    201a:	ff 90       	pop	r15
    201c:	ef 90       	pop	r14
    201e:	df 90       	pop	r13
    2020:	08 95       	ret

00002022 <__unpack_f>:
    2022:	fc 01       	movw	r30, r24
    2024:	db 01       	movw	r26, r22
    2026:	40 81       	ld	r20, Z
    2028:	51 81       	ldd	r21, Z+1	; 0x01
    202a:	22 81       	ldd	r18, Z+2	; 0x02
    202c:	62 2f       	mov	r22, r18
    202e:	6f 77       	andi	r22, 0x7F	; 127
    2030:	70 e0       	ldi	r23, 0x00	; 0
    2032:	22 1f       	adc	r18, r18
    2034:	22 27       	eor	r18, r18
    2036:	22 1f       	adc	r18, r18
    2038:	93 81       	ldd	r25, Z+3	; 0x03
    203a:	89 2f       	mov	r24, r25
    203c:	88 0f       	add	r24, r24
    203e:	82 2b       	or	r24, r18
    2040:	28 2f       	mov	r18, r24
    2042:	30 e0       	ldi	r19, 0x00	; 0
    2044:	99 1f       	adc	r25, r25
    2046:	99 27       	eor	r25, r25
    2048:	99 1f       	adc	r25, r25
    204a:	11 96       	adiw	r26, 0x01	; 1
    204c:	9c 93       	st	X, r25
    204e:	11 97       	sbiw	r26, 0x01	; 1
    2050:	21 15       	cp	r18, r1
    2052:	31 05       	cpc	r19, r1
    2054:	a9 f5       	brne	.+106    	; 0x20c0 <__unpack_f+0x9e>
    2056:	41 15       	cp	r20, r1
    2058:	51 05       	cpc	r21, r1
    205a:	61 05       	cpc	r22, r1
    205c:	71 05       	cpc	r23, r1
    205e:	11 f4       	brne	.+4      	; 0x2064 <__unpack_f+0x42>
    2060:	82 e0       	ldi	r24, 0x02	; 2
    2062:	37 c0       	rjmp	.+110    	; 0x20d2 <__unpack_f+0xb0>
    2064:	82 e8       	ldi	r24, 0x82	; 130
    2066:	9f ef       	ldi	r25, 0xFF	; 255
    2068:	13 96       	adiw	r26, 0x03	; 3
    206a:	9c 93       	st	X, r25
    206c:	8e 93       	st	-X, r24
    206e:	12 97       	sbiw	r26, 0x02	; 2
    2070:	9a 01       	movw	r18, r20
    2072:	ab 01       	movw	r20, r22
    2074:	67 e0       	ldi	r22, 0x07	; 7
    2076:	22 0f       	add	r18, r18
    2078:	33 1f       	adc	r19, r19
    207a:	44 1f       	adc	r20, r20
    207c:	55 1f       	adc	r21, r21
    207e:	6a 95       	dec	r22
    2080:	d1 f7       	brne	.-12     	; 0x2076 <__unpack_f+0x54>
    2082:	83 e0       	ldi	r24, 0x03	; 3
    2084:	8c 93       	st	X, r24
    2086:	0d c0       	rjmp	.+26     	; 0x20a2 <__unpack_f+0x80>
    2088:	22 0f       	add	r18, r18
    208a:	33 1f       	adc	r19, r19
    208c:	44 1f       	adc	r20, r20
    208e:	55 1f       	adc	r21, r21
    2090:	12 96       	adiw	r26, 0x02	; 2
    2092:	8d 91       	ld	r24, X+
    2094:	9c 91       	ld	r25, X
    2096:	13 97       	sbiw	r26, 0x03	; 3
    2098:	01 97       	sbiw	r24, 0x01	; 1
    209a:	13 96       	adiw	r26, 0x03	; 3
    209c:	9c 93       	st	X, r25
    209e:	8e 93       	st	-X, r24
    20a0:	12 97       	sbiw	r26, 0x02	; 2
    20a2:	20 30       	cpi	r18, 0x00	; 0
    20a4:	80 e0       	ldi	r24, 0x00	; 0
    20a6:	38 07       	cpc	r19, r24
    20a8:	80 e0       	ldi	r24, 0x00	; 0
    20aa:	48 07       	cpc	r20, r24
    20ac:	80 e4       	ldi	r24, 0x40	; 64
    20ae:	58 07       	cpc	r21, r24
    20b0:	58 f3       	brcs	.-42     	; 0x2088 <__unpack_f+0x66>
    20b2:	14 96       	adiw	r26, 0x04	; 4
    20b4:	2d 93       	st	X+, r18
    20b6:	3d 93       	st	X+, r19
    20b8:	4d 93       	st	X+, r20
    20ba:	5c 93       	st	X, r21
    20bc:	17 97       	sbiw	r26, 0x07	; 7
    20be:	08 95       	ret
    20c0:	2f 3f       	cpi	r18, 0xFF	; 255
    20c2:	31 05       	cpc	r19, r1
    20c4:	79 f4       	brne	.+30     	; 0x20e4 <__unpack_f+0xc2>
    20c6:	41 15       	cp	r20, r1
    20c8:	51 05       	cpc	r21, r1
    20ca:	61 05       	cpc	r22, r1
    20cc:	71 05       	cpc	r23, r1
    20ce:	19 f4       	brne	.+6      	; 0x20d6 <__unpack_f+0xb4>
    20d0:	84 e0       	ldi	r24, 0x04	; 4
    20d2:	8c 93       	st	X, r24
    20d4:	08 95       	ret
    20d6:	64 ff       	sbrs	r22, 4
    20d8:	03 c0       	rjmp	.+6      	; 0x20e0 <__unpack_f+0xbe>
    20da:	81 e0       	ldi	r24, 0x01	; 1
    20dc:	8c 93       	st	X, r24
    20de:	12 c0       	rjmp	.+36     	; 0x2104 <__unpack_f+0xe2>
    20e0:	1c 92       	st	X, r1
    20e2:	10 c0       	rjmp	.+32     	; 0x2104 <__unpack_f+0xe2>
    20e4:	2f 57       	subi	r18, 0x7F	; 127
    20e6:	30 40       	sbci	r19, 0x00	; 0
    20e8:	13 96       	adiw	r26, 0x03	; 3
    20ea:	3c 93       	st	X, r19
    20ec:	2e 93       	st	-X, r18
    20ee:	12 97       	sbiw	r26, 0x02	; 2
    20f0:	83 e0       	ldi	r24, 0x03	; 3
    20f2:	8c 93       	st	X, r24
    20f4:	87 e0       	ldi	r24, 0x07	; 7
    20f6:	44 0f       	add	r20, r20
    20f8:	55 1f       	adc	r21, r21
    20fa:	66 1f       	adc	r22, r22
    20fc:	77 1f       	adc	r23, r23
    20fe:	8a 95       	dec	r24
    2100:	d1 f7       	brne	.-12     	; 0x20f6 <__unpack_f+0xd4>
    2102:	70 64       	ori	r23, 0x40	; 64
    2104:	14 96       	adiw	r26, 0x04	; 4
    2106:	4d 93       	st	X+, r20
    2108:	5d 93       	st	X+, r21
    210a:	6d 93       	st	X+, r22
    210c:	7c 93       	st	X, r23
    210e:	17 97       	sbiw	r26, 0x07	; 7
    2110:	08 95       	ret

00002112 <__fpcmp_parts_f>:
    2112:	1f 93       	push	r17
    2114:	dc 01       	movw	r26, r24
    2116:	fb 01       	movw	r30, r22
    2118:	9c 91       	ld	r25, X
    211a:	92 30       	cpi	r25, 0x02	; 2
    211c:	08 f4       	brcc	.+2      	; 0x2120 <__fpcmp_parts_f+0xe>
    211e:	47 c0       	rjmp	.+142    	; 0x21ae <__fpcmp_parts_f+0x9c>
    2120:	80 81       	ld	r24, Z
    2122:	82 30       	cpi	r24, 0x02	; 2
    2124:	08 f4       	brcc	.+2      	; 0x2128 <__fpcmp_parts_f+0x16>
    2126:	43 c0       	rjmp	.+134    	; 0x21ae <__fpcmp_parts_f+0x9c>
    2128:	94 30       	cpi	r25, 0x04	; 4
    212a:	51 f4       	brne	.+20     	; 0x2140 <__fpcmp_parts_f+0x2e>
    212c:	11 96       	adiw	r26, 0x01	; 1
    212e:	1c 91       	ld	r17, X
    2130:	84 30       	cpi	r24, 0x04	; 4
    2132:	99 f5       	brne	.+102    	; 0x219a <__fpcmp_parts_f+0x88>
    2134:	81 81       	ldd	r24, Z+1	; 0x01
    2136:	68 2f       	mov	r22, r24
    2138:	70 e0       	ldi	r23, 0x00	; 0
    213a:	61 1b       	sub	r22, r17
    213c:	71 09       	sbc	r23, r1
    213e:	3f c0       	rjmp	.+126    	; 0x21be <__fpcmp_parts_f+0xac>
    2140:	84 30       	cpi	r24, 0x04	; 4
    2142:	21 f0       	breq	.+8      	; 0x214c <__fpcmp_parts_f+0x3a>
    2144:	92 30       	cpi	r25, 0x02	; 2
    2146:	31 f4       	brne	.+12     	; 0x2154 <__fpcmp_parts_f+0x42>
    2148:	82 30       	cpi	r24, 0x02	; 2
    214a:	b9 f1       	breq	.+110    	; 0x21ba <__fpcmp_parts_f+0xa8>
    214c:	81 81       	ldd	r24, Z+1	; 0x01
    214e:	88 23       	and	r24, r24
    2150:	89 f1       	breq	.+98     	; 0x21b4 <__fpcmp_parts_f+0xa2>
    2152:	2d c0       	rjmp	.+90     	; 0x21ae <__fpcmp_parts_f+0x9c>
    2154:	11 96       	adiw	r26, 0x01	; 1
    2156:	1c 91       	ld	r17, X
    2158:	11 97       	sbiw	r26, 0x01	; 1
    215a:	82 30       	cpi	r24, 0x02	; 2
    215c:	f1 f0       	breq	.+60     	; 0x219a <__fpcmp_parts_f+0x88>
    215e:	81 81       	ldd	r24, Z+1	; 0x01
    2160:	18 17       	cp	r17, r24
    2162:	d9 f4       	brne	.+54     	; 0x219a <__fpcmp_parts_f+0x88>
    2164:	12 96       	adiw	r26, 0x02	; 2
    2166:	2d 91       	ld	r18, X+
    2168:	3c 91       	ld	r19, X
    216a:	13 97       	sbiw	r26, 0x03	; 3
    216c:	82 81       	ldd	r24, Z+2	; 0x02
    216e:	93 81       	ldd	r25, Z+3	; 0x03
    2170:	82 17       	cp	r24, r18
    2172:	93 07       	cpc	r25, r19
    2174:	94 f0       	brlt	.+36     	; 0x219a <__fpcmp_parts_f+0x88>
    2176:	28 17       	cp	r18, r24
    2178:	39 07       	cpc	r19, r25
    217a:	bc f0       	brlt	.+46     	; 0x21aa <__fpcmp_parts_f+0x98>
    217c:	14 96       	adiw	r26, 0x04	; 4
    217e:	8d 91       	ld	r24, X+
    2180:	9d 91       	ld	r25, X+
    2182:	0d 90       	ld	r0, X+
    2184:	bc 91       	ld	r27, X
    2186:	a0 2d       	mov	r26, r0
    2188:	24 81       	ldd	r18, Z+4	; 0x04
    218a:	35 81       	ldd	r19, Z+5	; 0x05
    218c:	46 81       	ldd	r20, Z+6	; 0x06
    218e:	57 81       	ldd	r21, Z+7	; 0x07
    2190:	28 17       	cp	r18, r24
    2192:	39 07       	cpc	r19, r25
    2194:	4a 07       	cpc	r20, r26
    2196:	5b 07       	cpc	r21, r27
    2198:	18 f4       	brcc	.+6      	; 0x21a0 <__fpcmp_parts_f+0x8e>
    219a:	11 23       	and	r17, r17
    219c:	41 f0       	breq	.+16     	; 0x21ae <__fpcmp_parts_f+0x9c>
    219e:	0a c0       	rjmp	.+20     	; 0x21b4 <__fpcmp_parts_f+0xa2>
    21a0:	82 17       	cp	r24, r18
    21a2:	93 07       	cpc	r25, r19
    21a4:	a4 07       	cpc	r26, r20
    21a6:	b5 07       	cpc	r27, r21
    21a8:	40 f4       	brcc	.+16     	; 0x21ba <__fpcmp_parts_f+0xa8>
    21aa:	11 23       	and	r17, r17
    21ac:	19 f0       	breq	.+6      	; 0x21b4 <__fpcmp_parts_f+0xa2>
    21ae:	61 e0       	ldi	r22, 0x01	; 1
    21b0:	70 e0       	ldi	r23, 0x00	; 0
    21b2:	05 c0       	rjmp	.+10     	; 0x21be <__fpcmp_parts_f+0xac>
    21b4:	6f ef       	ldi	r22, 0xFF	; 255
    21b6:	7f ef       	ldi	r23, 0xFF	; 255
    21b8:	02 c0       	rjmp	.+4      	; 0x21be <__fpcmp_parts_f+0xac>
    21ba:	60 e0       	ldi	r22, 0x00	; 0
    21bc:	70 e0       	ldi	r23, 0x00	; 0
    21be:	cb 01       	movw	r24, r22
    21c0:	1f 91       	pop	r17
    21c2:	08 95       	ret

000021c4 <putchar>:
    21c4:	60 91 49 02 	lds	r22, 0x0249
    21c8:	70 91 4a 02 	lds	r23, 0x024A
    21cc:	0e 94 00 13 	call	0x2600	; 0x2600 <fputc>
    21d0:	08 95       	ret

000021d2 <sprintf>:
    21d2:	ae e0       	ldi	r26, 0x0E	; 14
    21d4:	b0 e0       	ldi	r27, 0x00	; 0
    21d6:	ef ee       	ldi	r30, 0xEF	; 239
    21d8:	f0 e1       	ldi	r31, 0x10	; 16
    21da:	0c 94 98 13 	jmp	0x2730	; 0x2730 <__prologue_saves__+0x1c>
    21de:	0d 89       	ldd	r16, Y+21	; 0x15
    21e0:	1e 89       	ldd	r17, Y+22	; 0x16
    21e2:	86 e0       	ldi	r24, 0x06	; 6
    21e4:	8c 83       	std	Y+4, r24	; 0x04
    21e6:	1a 83       	std	Y+2, r17	; 0x02
    21e8:	09 83       	std	Y+1, r16	; 0x01
    21ea:	8f ef       	ldi	r24, 0xFF	; 255
    21ec:	9f e7       	ldi	r25, 0x7F	; 127
    21ee:	9e 83       	std	Y+6, r25	; 0x06
    21f0:	8d 83       	std	Y+5, r24	; 0x05
    21f2:	9e 01       	movw	r18, r28
    21f4:	27 5e       	subi	r18, 0xE7	; 231
    21f6:	3f 4f       	sbci	r19, 0xFF	; 255
    21f8:	ce 01       	movw	r24, r28
    21fa:	01 96       	adiw	r24, 0x01	; 1
    21fc:	6f 89       	ldd	r22, Y+23	; 0x17
    21fe:	78 8d       	ldd	r23, Y+24	; 0x18
    2200:	a9 01       	movw	r20, r18
    2202:	0e 94 0d 11 	call	0x221a	; 0x221a <vfprintf>
    2206:	2f 81       	ldd	r18, Y+7	; 0x07
    2208:	38 85       	ldd	r19, Y+8	; 0x08
    220a:	02 0f       	add	r16, r18
    220c:	13 1f       	adc	r17, r19
    220e:	f8 01       	movw	r30, r16
    2210:	10 82       	st	Z, r1
    2212:	2e 96       	adiw	r28, 0x0e	; 14
    2214:	e4 e0       	ldi	r30, 0x04	; 4
    2216:	0c 94 b4 13 	jmp	0x2768	; 0x2768 <__epilogue_restores__+0x1c>

0000221a <vfprintf>:
    221a:	ab e0       	ldi	r26, 0x0B	; 11
    221c:	b0 e0       	ldi	r27, 0x00	; 0
    221e:	e3 e1       	ldi	r30, 0x13	; 19
    2220:	f1 e1       	ldi	r31, 0x11	; 17
    2222:	0c 94 8a 13 	jmp	0x2714	; 0x2714 <__prologue_saves__>
    2226:	3c 01       	movw	r6, r24
    2228:	2b 01       	movw	r4, r22
    222a:	5a 01       	movw	r10, r20
    222c:	fc 01       	movw	r30, r24
    222e:	17 82       	std	Z+7, r1	; 0x07
    2230:	16 82       	std	Z+6, r1	; 0x06
    2232:	83 81       	ldd	r24, Z+3	; 0x03
    2234:	81 fd       	sbrc	r24, 1
    2236:	03 c0       	rjmp	.+6      	; 0x223e <vfprintf+0x24>
    2238:	6f ef       	ldi	r22, 0xFF	; 255
    223a:	7f ef       	ldi	r23, 0xFF	; 255
    223c:	c6 c1       	rjmp	.+908    	; 0x25ca <vfprintf+0x3b0>
    223e:	9a e0       	ldi	r25, 0x0A	; 10
    2240:	89 2e       	mov	r8, r25
    2242:	1e 01       	movw	r2, r28
    2244:	08 94       	sec
    2246:	21 1c       	adc	r2, r1
    2248:	31 1c       	adc	r3, r1
    224a:	f3 01       	movw	r30, r6
    224c:	23 81       	ldd	r18, Z+3	; 0x03
    224e:	f2 01       	movw	r30, r4
    2250:	23 fd       	sbrc	r18, 3
    2252:	85 91       	lpm	r24, Z+
    2254:	23 ff       	sbrs	r18, 3
    2256:	81 91       	ld	r24, Z+
    2258:	2f 01       	movw	r4, r30
    225a:	88 23       	and	r24, r24
    225c:	09 f4       	brne	.+2      	; 0x2260 <vfprintf+0x46>
    225e:	b2 c1       	rjmp	.+868    	; 0x25c4 <vfprintf+0x3aa>
    2260:	85 32       	cpi	r24, 0x25	; 37
    2262:	39 f4       	brne	.+14     	; 0x2272 <vfprintf+0x58>
    2264:	23 fd       	sbrc	r18, 3
    2266:	85 91       	lpm	r24, Z+
    2268:	23 ff       	sbrs	r18, 3
    226a:	81 91       	ld	r24, Z+
    226c:	2f 01       	movw	r4, r30
    226e:	85 32       	cpi	r24, 0x25	; 37
    2270:	29 f4       	brne	.+10     	; 0x227c <vfprintf+0x62>
    2272:	90 e0       	ldi	r25, 0x00	; 0
    2274:	b3 01       	movw	r22, r6
    2276:	0e 94 00 13 	call	0x2600	; 0x2600 <fputc>
    227a:	e7 cf       	rjmp	.-50     	; 0x224a <vfprintf+0x30>
    227c:	98 2f       	mov	r25, r24
    227e:	ff 24       	eor	r15, r15
    2280:	ee 24       	eor	r14, r14
    2282:	99 24       	eor	r9, r9
    2284:	ff e1       	ldi	r31, 0x1F	; 31
    2286:	ff 15       	cp	r31, r15
    2288:	d0 f0       	brcs	.+52     	; 0x22be <vfprintf+0xa4>
    228a:	9b 32       	cpi	r25, 0x2B	; 43
    228c:	69 f0       	breq	.+26     	; 0x22a8 <vfprintf+0x8e>
    228e:	9c 32       	cpi	r25, 0x2C	; 44
    2290:	28 f4       	brcc	.+10     	; 0x229c <vfprintf+0x82>
    2292:	90 32       	cpi	r25, 0x20	; 32
    2294:	59 f0       	breq	.+22     	; 0x22ac <vfprintf+0x92>
    2296:	93 32       	cpi	r25, 0x23	; 35
    2298:	91 f4       	brne	.+36     	; 0x22be <vfprintf+0xa4>
    229a:	0e c0       	rjmp	.+28     	; 0x22b8 <vfprintf+0x9e>
    229c:	9d 32       	cpi	r25, 0x2D	; 45
    229e:	49 f0       	breq	.+18     	; 0x22b2 <vfprintf+0x98>
    22a0:	90 33       	cpi	r25, 0x30	; 48
    22a2:	69 f4       	brne	.+26     	; 0x22be <vfprintf+0xa4>
    22a4:	41 e0       	ldi	r20, 0x01	; 1
    22a6:	24 c0       	rjmp	.+72     	; 0x22f0 <vfprintf+0xd6>
    22a8:	52 e0       	ldi	r21, 0x02	; 2
    22aa:	f5 2a       	or	r15, r21
    22ac:	84 e0       	ldi	r24, 0x04	; 4
    22ae:	f8 2a       	or	r15, r24
    22b0:	28 c0       	rjmp	.+80     	; 0x2302 <vfprintf+0xe8>
    22b2:	98 e0       	ldi	r25, 0x08	; 8
    22b4:	f9 2a       	or	r15, r25
    22b6:	25 c0       	rjmp	.+74     	; 0x2302 <vfprintf+0xe8>
    22b8:	e0 e1       	ldi	r30, 0x10	; 16
    22ba:	fe 2a       	or	r15, r30
    22bc:	22 c0       	rjmp	.+68     	; 0x2302 <vfprintf+0xe8>
    22be:	f7 fc       	sbrc	r15, 7
    22c0:	29 c0       	rjmp	.+82     	; 0x2314 <vfprintf+0xfa>
    22c2:	89 2f       	mov	r24, r25
    22c4:	80 53       	subi	r24, 0x30	; 48
    22c6:	8a 30       	cpi	r24, 0x0A	; 10
    22c8:	70 f4       	brcc	.+28     	; 0x22e6 <vfprintf+0xcc>
    22ca:	f6 fe       	sbrs	r15, 6
    22cc:	05 c0       	rjmp	.+10     	; 0x22d8 <vfprintf+0xbe>
    22ce:	98 9c       	mul	r9, r8
    22d0:	90 2c       	mov	r9, r0
    22d2:	11 24       	eor	r1, r1
    22d4:	98 0e       	add	r9, r24
    22d6:	15 c0       	rjmp	.+42     	; 0x2302 <vfprintf+0xe8>
    22d8:	e8 9c       	mul	r14, r8
    22da:	e0 2c       	mov	r14, r0
    22dc:	11 24       	eor	r1, r1
    22de:	e8 0e       	add	r14, r24
    22e0:	f0 e2       	ldi	r31, 0x20	; 32
    22e2:	ff 2a       	or	r15, r31
    22e4:	0e c0       	rjmp	.+28     	; 0x2302 <vfprintf+0xe8>
    22e6:	9e 32       	cpi	r25, 0x2E	; 46
    22e8:	29 f4       	brne	.+10     	; 0x22f4 <vfprintf+0xda>
    22ea:	f6 fc       	sbrc	r15, 6
    22ec:	6b c1       	rjmp	.+726    	; 0x25c4 <vfprintf+0x3aa>
    22ee:	40 e4       	ldi	r20, 0x40	; 64
    22f0:	f4 2a       	or	r15, r20
    22f2:	07 c0       	rjmp	.+14     	; 0x2302 <vfprintf+0xe8>
    22f4:	9c 36       	cpi	r25, 0x6C	; 108
    22f6:	19 f4       	brne	.+6      	; 0x22fe <vfprintf+0xe4>
    22f8:	50 e8       	ldi	r21, 0x80	; 128
    22fa:	f5 2a       	or	r15, r21
    22fc:	02 c0       	rjmp	.+4      	; 0x2302 <vfprintf+0xe8>
    22fe:	98 36       	cpi	r25, 0x68	; 104
    2300:	49 f4       	brne	.+18     	; 0x2314 <vfprintf+0xfa>
    2302:	f2 01       	movw	r30, r4
    2304:	23 fd       	sbrc	r18, 3
    2306:	95 91       	lpm	r25, Z+
    2308:	23 ff       	sbrs	r18, 3
    230a:	91 91       	ld	r25, Z+
    230c:	2f 01       	movw	r4, r30
    230e:	99 23       	and	r25, r25
    2310:	09 f0       	breq	.+2      	; 0x2314 <vfprintf+0xfa>
    2312:	b8 cf       	rjmp	.-144    	; 0x2284 <vfprintf+0x6a>
    2314:	89 2f       	mov	r24, r25
    2316:	85 54       	subi	r24, 0x45	; 69
    2318:	83 30       	cpi	r24, 0x03	; 3
    231a:	18 f0       	brcs	.+6      	; 0x2322 <vfprintf+0x108>
    231c:	80 52       	subi	r24, 0x20	; 32
    231e:	83 30       	cpi	r24, 0x03	; 3
    2320:	38 f4       	brcc	.+14     	; 0x2330 <vfprintf+0x116>
    2322:	44 e0       	ldi	r20, 0x04	; 4
    2324:	50 e0       	ldi	r21, 0x00	; 0
    2326:	a4 0e       	add	r10, r20
    2328:	b5 1e       	adc	r11, r21
    232a:	5f e3       	ldi	r21, 0x3F	; 63
    232c:	59 83       	std	Y+1, r21	; 0x01
    232e:	0f c0       	rjmp	.+30     	; 0x234e <vfprintf+0x134>
    2330:	93 36       	cpi	r25, 0x63	; 99
    2332:	31 f0       	breq	.+12     	; 0x2340 <vfprintf+0x126>
    2334:	93 37       	cpi	r25, 0x73	; 115
    2336:	79 f0       	breq	.+30     	; 0x2356 <vfprintf+0x13c>
    2338:	93 35       	cpi	r25, 0x53	; 83
    233a:	09 f0       	breq	.+2      	; 0x233e <vfprintf+0x124>
    233c:	56 c0       	rjmp	.+172    	; 0x23ea <vfprintf+0x1d0>
    233e:	20 c0       	rjmp	.+64     	; 0x2380 <vfprintf+0x166>
    2340:	f5 01       	movw	r30, r10
    2342:	80 81       	ld	r24, Z
    2344:	89 83       	std	Y+1, r24	; 0x01
    2346:	42 e0       	ldi	r20, 0x02	; 2
    2348:	50 e0       	ldi	r21, 0x00	; 0
    234a:	a4 0e       	add	r10, r20
    234c:	b5 1e       	adc	r11, r21
    234e:	61 01       	movw	r12, r2
    2350:	01 e0       	ldi	r16, 0x01	; 1
    2352:	10 e0       	ldi	r17, 0x00	; 0
    2354:	12 c0       	rjmp	.+36     	; 0x237a <vfprintf+0x160>
    2356:	f5 01       	movw	r30, r10
    2358:	c0 80       	ld	r12, Z
    235a:	d1 80       	ldd	r13, Z+1	; 0x01
    235c:	f6 fc       	sbrc	r15, 6
    235e:	03 c0       	rjmp	.+6      	; 0x2366 <vfprintf+0x14c>
    2360:	6f ef       	ldi	r22, 0xFF	; 255
    2362:	7f ef       	ldi	r23, 0xFF	; 255
    2364:	02 c0       	rjmp	.+4      	; 0x236a <vfprintf+0x150>
    2366:	69 2d       	mov	r22, r9
    2368:	70 e0       	ldi	r23, 0x00	; 0
    236a:	42 e0       	ldi	r20, 0x02	; 2
    236c:	50 e0       	ldi	r21, 0x00	; 0
    236e:	a4 0e       	add	r10, r20
    2370:	b5 1e       	adc	r11, r21
    2372:	c6 01       	movw	r24, r12
    2374:	0e 94 f5 12 	call	0x25ea	; 0x25ea <strnlen>
    2378:	8c 01       	movw	r16, r24
    237a:	5f e7       	ldi	r21, 0x7F	; 127
    237c:	f5 22       	and	r15, r21
    237e:	14 c0       	rjmp	.+40     	; 0x23a8 <vfprintf+0x18e>
    2380:	f5 01       	movw	r30, r10
    2382:	c0 80       	ld	r12, Z
    2384:	d1 80       	ldd	r13, Z+1	; 0x01
    2386:	f6 fc       	sbrc	r15, 6
    2388:	03 c0       	rjmp	.+6      	; 0x2390 <vfprintf+0x176>
    238a:	6f ef       	ldi	r22, 0xFF	; 255
    238c:	7f ef       	ldi	r23, 0xFF	; 255
    238e:	02 c0       	rjmp	.+4      	; 0x2394 <vfprintf+0x17a>
    2390:	69 2d       	mov	r22, r9
    2392:	70 e0       	ldi	r23, 0x00	; 0
    2394:	42 e0       	ldi	r20, 0x02	; 2
    2396:	50 e0       	ldi	r21, 0x00	; 0
    2398:	a4 0e       	add	r10, r20
    239a:	b5 1e       	adc	r11, r21
    239c:	c6 01       	movw	r24, r12
    239e:	0e 94 ea 12 	call	0x25d4	; 0x25d4 <strnlen_P>
    23a2:	8c 01       	movw	r16, r24
    23a4:	50 e8       	ldi	r21, 0x80	; 128
    23a6:	f5 2a       	or	r15, r21
    23a8:	f3 fe       	sbrs	r15, 3
    23aa:	07 c0       	rjmp	.+14     	; 0x23ba <vfprintf+0x1a0>
    23ac:	1a c0       	rjmp	.+52     	; 0x23e2 <vfprintf+0x1c8>
    23ae:	80 e2       	ldi	r24, 0x20	; 32
    23b0:	90 e0       	ldi	r25, 0x00	; 0
    23b2:	b3 01       	movw	r22, r6
    23b4:	0e 94 00 13 	call	0x2600	; 0x2600 <fputc>
    23b8:	ea 94       	dec	r14
    23ba:	8e 2d       	mov	r24, r14
    23bc:	90 e0       	ldi	r25, 0x00	; 0
    23be:	08 17       	cp	r16, r24
    23c0:	19 07       	cpc	r17, r25
    23c2:	a8 f3       	brcs	.-22     	; 0x23ae <vfprintf+0x194>
    23c4:	0e c0       	rjmp	.+28     	; 0x23e2 <vfprintf+0x1c8>
    23c6:	f6 01       	movw	r30, r12
    23c8:	f7 fc       	sbrc	r15, 7
    23ca:	85 91       	lpm	r24, Z+
    23cc:	f7 fe       	sbrs	r15, 7
    23ce:	81 91       	ld	r24, Z+
    23d0:	6f 01       	movw	r12, r30
    23d2:	90 e0       	ldi	r25, 0x00	; 0
    23d4:	b3 01       	movw	r22, r6
    23d6:	0e 94 00 13 	call	0x2600	; 0x2600 <fputc>
    23da:	e1 10       	cpse	r14, r1
    23dc:	ea 94       	dec	r14
    23de:	01 50       	subi	r16, 0x01	; 1
    23e0:	10 40       	sbci	r17, 0x00	; 0
    23e2:	01 15       	cp	r16, r1
    23e4:	11 05       	cpc	r17, r1
    23e6:	79 f7       	brne	.-34     	; 0x23c6 <vfprintf+0x1ac>
    23e8:	ea c0       	rjmp	.+468    	; 0x25be <vfprintf+0x3a4>
    23ea:	94 36       	cpi	r25, 0x64	; 100
    23ec:	11 f0       	breq	.+4      	; 0x23f2 <vfprintf+0x1d8>
    23ee:	99 36       	cpi	r25, 0x69	; 105
    23f0:	69 f5       	brne	.+90     	; 0x244c <vfprintf+0x232>
    23f2:	f7 fe       	sbrs	r15, 7
    23f4:	08 c0       	rjmp	.+16     	; 0x2406 <vfprintf+0x1ec>
    23f6:	f5 01       	movw	r30, r10
    23f8:	20 81       	ld	r18, Z
    23fa:	31 81       	ldd	r19, Z+1	; 0x01
    23fc:	42 81       	ldd	r20, Z+2	; 0x02
    23fe:	53 81       	ldd	r21, Z+3	; 0x03
    2400:	84 e0       	ldi	r24, 0x04	; 4
    2402:	90 e0       	ldi	r25, 0x00	; 0
    2404:	0a c0       	rjmp	.+20     	; 0x241a <vfprintf+0x200>
    2406:	f5 01       	movw	r30, r10
    2408:	80 81       	ld	r24, Z
    240a:	91 81       	ldd	r25, Z+1	; 0x01
    240c:	9c 01       	movw	r18, r24
    240e:	44 27       	eor	r20, r20
    2410:	37 fd       	sbrc	r19, 7
    2412:	40 95       	com	r20
    2414:	54 2f       	mov	r21, r20
    2416:	82 e0       	ldi	r24, 0x02	; 2
    2418:	90 e0       	ldi	r25, 0x00	; 0
    241a:	a8 0e       	add	r10, r24
    241c:	b9 1e       	adc	r11, r25
    241e:	9f e6       	ldi	r25, 0x6F	; 111
    2420:	f9 22       	and	r15, r25
    2422:	57 ff       	sbrs	r21, 7
    2424:	09 c0       	rjmp	.+18     	; 0x2438 <vfprintf+0x21e>
    2426:	50 95       	com	r21
    2428:	40 95       	com	r20
    242a:	30 95       	com	r19
    242c:	21 95       	neg	r18
    242e:	3f 4f       	sbci	r19, 0xFF	; 255
    2430:	4f 4f       	sbci	r20, 0xFF	; 255
    2432:	5f 4f       	sbci	r21, 0xFF	; 255
    2434:	e0 e8       	ldi	r30, 0x80	; 128
    2436:	fe 2a       	or	r15, r30
    2438:	ca 01       	movw	r24, r20
    243a:	b9 01       	movw	r22, r18
    243c:	a1 01       	movw	r20, r2
    243e:	2a e0       	ldi	r18, 0x0A	; 10
    2440:	30 e0       	ldi	r19, 0x00	; 0
    2442:	0e 94 2c 13 	call	0x2658	; 0x2658 <__ultoa_invert>
    2446:	d8 2e       	mov	r13, r24
    2448:	d2 18       	sub	r13, r2
    244a:	40 c0       	rjmp	.+128    	; 0x24cc <vfprintf+0x2b2>
    244c:	95 37       	cpi	r25, 0x75	; 117
    244e:	29 f4       	brne	.+10     	; 0x245a <vfprintf+0x240>
    2450:	1f 2d       	mov	r17, r15
    2452:	1f 7e       	andi	r17, 0xEF	; 239
    2454:	2a e0       	ldi	r18, 0x0A	; 10
    2456:	30 e0       	ldi	r19, 0x00	; 0
    2458:	1d c0       	rjmp	.+58     	; 0x2494 <vfprintf+0x27a>
    245a:	1f 2d       	mov	r17, r15
    245c:	19 7f       	andi	r17, 0xF9	; 249
    245e:	9f 36       	cpi	r25, 0x6F	; 111
    2460:	61 f0       	breq	.+24     	; 0x247a <vfprintf+0x260>
    2462:	90 37       	cpi	r25, 0x70	; 112
    2464:	20 f4       	brcc	.+8      	; 0x246e <vfprintf+0x254>
    2466:	98 35       	cpi	r25, 0x58	; 88
    2468:	09 f0       	breq	.+2      	; 0x246c <vfprintf+0x252>
    246a:	ac c0       	rjmp	.+344    	; 0x25c4 <vfprintf+0x3aa>
    246c:	0f c0       	rjmp	.+30     	; 0x248c <vfprintf+0x272>
    246e:	90 37       	cpi	r25, 0x70	; 112
    2470:	39 f0       	breq	.+14     	; 0x2480 <vfprintf+0x266>
    2472:	98 37       	cpi	r25, 0x78	; 120
    2474:	09 f0       	breq	.+2      	; 0x2478 <vfprintf+0x25e>
    2476:	a6 c0       	rjmp	.+332    	; 0x25c4 <vfprintf+0x3aa>
    2478:	04 c0       	rjmp	.+8      	; 0x2482 <vfprintf+0x268>
    247a:	28 e0       	ldi	r18, 0x08	; 8
    247c:	30 e0       	ldi	r19, 0x00	; 0
    247e:	0a c0       	rjmp	.+20     	; 0x2494 <vfprintf+0x27a>
    2480:	10 61       	ori	r17, 0x10	; 16
    2482:	14 fd       	sbrc	r17, 4
    2484:	14 60       	ori	r17, 0x04	; 4
    2486:	20 e1       	ldi	r18, 0x10	; 16
    2488:	30 e0       	ldi	r19, 0x00	; 0
    248a:	04 c0       	rjmp	.+8      	; 0x2494 <vfprintf+0x27a>
    248c:	14 fd       	sbrc	r17, 4
    248e:	16 60       	ori	r17, 0x06	; 6
    2490:	20 e1       	ldi	r18, 0x10	; 16
    2492:	32 e0       	ldi	r19, 0x02	; 2
    2494:	17 ff       	sbrs	r17, 7
    2496:	08 c0       	rjmp	.+16     	; 0x24a8 <vfprintf+0x28e>
    2498:	f5 01       	movw	r30, r10
    249a:	60 81       	ld	r22, Z
    249c:	71 81       	ldd	r23, Z+1	; 0x01
    249e:	82 81       	ldd	r24, Z+2	; 0x02
    24a0:	93 81       	ldd	r25, Z+3	; 0x03
    24a2:	44 e0       	ldi	r20, 0x04	; 4
    24a4:	50 e0       	ldi	r21, 0x00	; 0
    24a6:	08 c0       	rjmp	.+16     	; 0x24b8 <vfprintf+0x29e>
    24a8:	f5 01       	movw	r30, r10
    24aa:	80 81       	ld	r24, Z
    24ac:	91 81       	ldd	r25, Z+1	; 0x01
    24ae:	bc 01       	movw	r22, r24
    24b0:	80 e0       	ldi	r24, 0x00	; 0
    24b2:	90 e0       	ldi	r25, 0x00	; 0
    24b4:	42 e0       	ldi	r20, 0x02	; 2
    24b6:	50 e0       	ldi	r21, 0x00	; 0
    24b8:	a4 0e       	add	r10, r20
    24ba:	b5 1e       	adc	r11, r21
    24bc:	a1 01       	movw	r20, r2
    24be:	0e 94 2c 13 	call	0x2658	; 0x2658 <__ultoa_invert>
    24c2:	d8 2e       	mov	r13, r24
    24c4:	d2 18       	sub	r13, r2
    24c6:	8f e7       	ldi	r24, 0x7F	; 127
    24c8:	f8 2e       	mov	r15, r24
    24ca:	f1 22       	and	r15, r17
    24cc:	f6 fe       	sbrs	r15, 6
    24ce:	0b c0       	rjmp	.+22     	; 0x24e6 <vfprintf+0x2cc>
    24d0:	5e ef       	ldi	r21, 0xFE	; 254
    24d2:	f5 22       	and	r15, r21
    24d4:	d9 14       	cp	r13, r9
    24d6:	38 f4       	brcc	.+14     	; 0x24e6 <vfprintf+0x2cc>
    24d8:	f4 fe       	sbrs	r15, 4
    24da:	07 c0       	rjmp	.+14     	; 0x24ea <vfprintf+0x2d0>
    24dc:	f2 fc       	sbrc	r15, 2
    24de:	05 c0       	rjmp	.+10     	; 0x24ea <vfprintf+0x2d0>
    24e0:	8f ee       	ldi	r24, 0xEF	; 239
    24e2:	f8 22       	and	r15, r24
    24e4:	02 c0       	rjmp	.+4      	; 0x24ea <vfprintf+0x2d0>
    24e6:	1d 2d       	mov	r17, r13
    24e8:	01 c0       	rjmp	.+2      	; 0x24ec <vfprintf+0x2d2>
    24ea:	19 2d       	mov	r17, r9
    24ec:	f4 fe       	sbrs	r15, 4
    24ee:	0d c0       	rjmp	.+26     	; 0x250a <vfprintf+0x2f0>
    24f0:	fe 01       	movw	r30, r28
    24f2:	ed 0d       	add	r30, r13
    24f4:	f1 1d       	adc	r31, r1
    24f6:	80 81       	ld	r24, Z
    24f8:	80 33       	cpi	r24, 0x30	; 48
    24fa:	19 f4       	brne	.+6      	; 0x2502 <vfprintf+0x2e8>
    24fc:	99 ee       	ldi	r25, 0xE9	; 233
    24fe:	f9 22       	and	r15, r25
    2500:	08 c0       	rjmp	.+16     	; 0x2512 <vfprintf+0x2f8>
    2502:	1f 5f       	subi	r17, 0xFF	; 255
    2504:	f2 fe       	sbrs	r15, 2
    2506:	05 c0       	rjmp	.+10     	; 0x2512 <vfprintf+0x2f8>
    2508:	03 c0       	rjmp	.+6      	; 0x2510 <vfprintf+0x2f6>
    250a:	8f 2d       	mov	r24, r15
    250c:	86 78       	andi	r24, 0x86	; 134
    250e:	09 f0       	breq	.+2      	; 0x2512 <vfprintf+0x2f8>
    2510:	1f 5f       	subi	r17, 0xFF	; 255
    2512:	0f 2d       	mov	r16, r15
    2514:	f3 fc       	sbrc	r15, 3
    2516:	14 c0       	rjmp	.+40     	; 0x2540 <vfprintf+0x326>
    2518:	f0 fe       	sbrs	r15, 0
    251a:	0f c0       	rjmp	.+30     	; 0x253a <vfprintf+0x320>
    251c:	1e 15       	cp	r17, r14
    251e:	10 f0       	brcs	.+4      	; 0x2524 <vfprintf+0x30a>
    2520:	9d 2c       	mov	r9, r13
    2522:	0b c0       	rjmp	.+22     	; 0x253a <vfprintf+0x320>
    2524:	9d 2c       	mov	r9, r13
    2526:	9e 0c       	add	r9, r14
    2528:	91 1a       	sub	r9, r17
    252a:	1e 2d       	mov	r17, r14
    252c:	06 c0       	rjmp	.+12     	; 0x253a <vfprintf+0x320>
    252e:	80 e2       	ldi	r24, 0x20	; 32
    2530:	90 e0       	ldi	r25, 0x00	; 0
    2532:	b3 01       	movw	r22, r6
    2534:	0e 94 00 13 	call	0x2600	; 0x2600 <fputc>
    2538:	1f 5f       	subi	r17, 0xFF	; 255
    253a:	1e 15       	cp	r17, r14
    253c:	c0 f3       	brcs	.-16     	; 0x252e <vfprintf+0x314>
    253e:	04 c0       	rjmp	.+8      	; 0x2548 <vfprintf+0x32e>
    2540:	1e 15       	cp	r17, r14
    2542:	10 f4       	brcc	.+4      	; 0x2548 <vfprintf+0x32e>
    2544:	e1 1a       	sub	r14, r17
    2546:	01 c0       	rjmp	.+2      	; 0x254a <vfprintf+0x330>
    2548:	ee 24       	eor	r14, r14
    254a:	04 ff       	sbrs	r16, 4
    254c:	0f c0       	rjmp	.+30     	; 0x256c <vfprintf+0x352>
    254e:	80 e3       	ldi	r24, 0x30	; 48
    2550:	90 e0       	ldi	r25, 0x00	; 0
    2552:	b3 01       	movw	r22, r6
    2554:	0e 94 00 13 	call	0x2600	; 0x2600 <fputc>
    2558:	02 ff       	sbrs	r16, 2
    255a:	1d c0       	rjmp	.+58     	; 0x2596 <vfprintf+0x37c>
    255c:	01 fd       	sbrc	r16, 1
    255e:	03 c0       	rjmp	.+6      	; 0x2566 <vfprintf+0x34c>
    2560:	88 e7       	ldi	r24, 0x78	; 120
    2562:	90 e0       	ldi	r25, 0x00	; 0
    2564:	0e c0       	rjmp	.+28     	; 0x2582 <vfprintf+0x368>
    2566:	88 e5       	ldi	r24, 0x58	; 88
    2568:	90 e0       	ldi	r25, 0x00	; 0
    256a:	0b c0       	rjmp	.+22     	; 0x2582 <vfprintf+0x368>
    256c:	80 2f       	mov	r24, r16
    256e:	86 78       	andi	r24, 0x86	; 134
    2570:	91 f0       	breq	.+36     	; 0x2596 <vfprintf+0x37c>
    2572:	01 ff       	sbrs	r16, 1
    2574:	02 c0       	rjmp	.+4      	; 0x257a <vfprintf+0x360>
    2576:	8b e2       	ldi	r24, 0x2B	; 43
    2578:	01 c0       	rjmp	.+2      	; 0x257c <vfprintf+0x362>
    257a:	80 e2       	ldi	r24, 0x20	; 32
    257c:	f7 fc       	sbrc	r15, 7
    257e:	8d e2       	ldi	r24, 0x2D	; 45
    2580:	90 e0       	ldi	r25, 0x00	; 0
    2582:	b3 01       	movw	r22, r6
    2584:	0e 94 00 13 	call	0x2600	; 0x2600 <fputc>
    2588:	06 c0       	rjmp	.+12     	; 0x2596 <vfprintf+0x37c>
    258a:	80 e3       	ldi	r24, 0x30	; 48
    258c:	90 e0       	ldi	r25, 0x00	; 0
    258e:	b3 01       	movw	r22, r6
    2590:	0e 94 00 13 	call	0x2600	; 0x2600 <fputc>
    2594:	9a 94       	dec	r9
    2596:	d9 14       	cp	r13, r9
    2598:	c0 f3       	brcs	.-16     	; 0x258a <vfprintf+0x370>
    259a:	da 94       	dec	r13
    259c:	f1 01       	movw	r30, r2
    259e:	ed 0d       	add	r30, r13
    25a0:	f1 1d       	adc	r31, r1
    25a2:	80 81       	ld	r24, Z
    25a4:	90 e0       	ldi	r25, 0x00	; 0
    25a6:	b3 01       	movw	r22, r6
    25a8:	0e 94 00 13 	call	0x2600	; 0x2600 <fputc>
    25ac:	dd 20       	and	r13, r13
    25ae:	a9 f7       	brne	.-22     	; 0x259a <vfprintf+0x380>
    25b0:	06 c0       	rjmp	.+12     	; 0x25be <vfprintf+0x3a4>
    25b2:	80 e2       	ldi	r24, 0x20	; 32
    25b4:	90 e0       	ldi	r25, 0x00	; 0
    25b6:	b3 01       	movw	r22, r6
    25b8:	0e 94 00 13 	call	0x2600	; 0x2600 <fputc>
    25bc:	ea 94       	dec	r14
    25be:	ee 20       	and	r14, r14
    25c0:	c1 f7       	brne	.-16     	; 0x25b2 <vfprintf+0x398>
    25c2:	43 ce       	rjmp	.-890    	; 0x224a <vfprintf+0x30>
    25c4:	f3 01       	movw	r30, r6
    25c6:	66 81       	ldd	r22, Z+6	; 0x06
    25c8:	77 81       	ldd	r23, Z+7	; 0x07
    25ca:	cb 01       	movw	r24, r22
    25cc:	2b 96       	adiw	r28, 0x0b	; 11
    25ce:	e2 e1       	ldi	r30, 0x12	; 18
    25d0:	0c 94 a6 13 	jmp	0x274c	; 0x274c <__epilogue_restores__>

000025d4 <strnlen_P>:
    25d4:	fc 01       	movw	r30, r24
    25d6:	05 90       	lpm	r0, Z+
    25d8:	61 50       	subi	r22, 0x01	; 1
    25da:	70 40       	sbci	r23, 0x00	; 0
    25dc:	01 10       	cpse	r0, r1
    25de:	d8 f7       	brcc	.-10     	; 0x25d6 <strnlen_P+0x2>
    25e0:	80 95       	com	r24
    25e2:	90 95       	com	r25
    25e4:	8e 0f       	add	r24, r30
    25e6:	9f 1f       	adc	r25, r31
    25e8:	08 95       	ret

000025ea <strnlen>:
    25ea:	fc 01       	movw	r30, r24
    25ec:	61 50       	subi	r22, 0x01	; 1
    25ee:	70 40       	sbci	r23, 0x00	; 0
    25f0:	01 90       	ld	r0, Z+
    25f2:	01 10       	cpse	r0, r1
    25f4:	d8 f7       	brcc	.-10     	; 0x25ec <strnlen+0x2>
    25f6:	80 95       	com	r24
    25f8:	90 95       	com	r25
    25fa:	8e 0f       	add	r24, r30
    25fc:	9f 1f       	adc	r25, r31
    25fe:	08 95       	ret

00002600 <fputc>:
    2600:	0f 93       	push	r16
    2602:	1f 93       	push	r17
    2604:	cf 93       	push	r28
    2606:	df 93       	push	r29
    2608:	8c 01       	movw	r16, r24
    260a:	eb 01       	movw	r28, r22
    260c:	8b 81       	ldd	r24, Y+3	; 0x03
    260e:	81 ff       	sbrs	r24, 1
    2610:	1b c0       	rjmp	.+54     	; 0x2648 <fputc+0x48>
    2612:	82 ff       	sbrs	r24, 2
    2614:	0d c0       	rjmp	.+26     	; 0x2630 <fputc+0x30>
    2616:	2e 81       	ldd	r18, Y+6	; 0x06
    2618:	3f 81       	ldd	r19, Y+7	; 0x07
    261a:	8c 81       	ldd	r24, Y+4	; 0x04
    261c:	9d 81       	ldd	r25, Y+5	; 0x05
    261e:	28 17       	cp	r18, r24
    2620:	39 07       	cpc	r19, r25
    2622:	64 f4       	brge	.+24     	; 0x263c <fputc+0x3c>
    2624:	e8 81       	ld	r30, Y
    2626:	f9 81       	ldd	r31, Y+1	; 0x01
    2628:	01 93       	st	Z+, r16
    262a:	f9 83       	std	Y+1, r31	; 0x01
    262c:	e8 83       	st	Y, r30
    262e:	06 c0       	rjmp	.+12     	; 0x263c <fputc+0x3c>
    2630:	e8 85       	ldd	r30, Y+8	; 0x08
    2632:	f9 85       	ldd	r31, Y+9	; 0x09
    2634:	80 2f       	mov	r24, r16
    2636:	09 95       	icall
    2638:	89 2b       	or	r24, r25
    263a:	31 f4       	brne	.+12     	; 0x2648 <fputc+0x48>
    263c:	8e 81       	ldd	r24, Y+6	; 0x06
    263e:	9f 81       	ldd	r25, Y+7	; 0x07
    2640:	01 96       	adiw	r24, 0x01	; 1
    2642:	9f 83       	std	Y+7, r25	; 0x07
    2644:	8e 83       	std	Y+6, r24	; 0x06
    2646:	02 c0       	rjmp	.+4      	; 0x264c <fputc+0x4c>
    2648:	0f ef       	ldi	r16, 0xFF	; 255
    264a:	1f ef       	ldi	r17, 0xFF	; 255
    264c:	c8 01       	movw	r24, r16
    264e:	df 91       	pop	r29
    2650:	cf 91       	pop	r28
    2652:	1f 91       	pop	r17
    2654:	0f 91       	pop	r16
    2656:	08 95       	ret

00002658 <__ultoa_invert>:
    2658:	fa 01       	movw	r30, r20
    265a:	aa 27       	eor	r26, r26
    265c:	28 30       	cpi	r18, 0x08	; 8
    265e:	51 f1       	breq	.+84     	; 0x26b4 <__ultoa_invert+0x5c>
    2660:	20 31       	cpi	r18, 0x10	; 16
    2662:	81 f1       	breq	.+96     	; 0x26c4 <__ultoa_invert+0x6c>
    2664:	e8 94       	clt
    2666:	6f 93       	push	r22
    2668:	6e 7f       	andi	r22, 0xFE	; 254
    266a:	6e 5f       	subi	r22, 0xFE	; 254
    266c:	7f 4f       	sbci	r23, 0xFF	; 255
    266e:	8f 4f       	sbci	r24, 0xFF	; 255
    2670:	9f 4f       	sbci	r25, 0xFF	; 255
    2672:	af 4f       	sbci	r26, 0xFF	; 255
    2674:	b1 e0       	ldi	r27, 0x01	; 1
    2676:	3e d0       	rcall	.+124    	; 0x26f4 <__ultoa_invert+0x9c>
    2678:	b4 e0       	ldi	r27, 0x04	; 4
    267a:	3c d0       	rcall	.+120    	; 0x26f4 <__ultoa_invert+0x9c>
    267c:	67 0f       	add	r22, r23
    267e:	78 1f       	adc	r23, r24
    2680:	89 1f       	adc	r24, r25
    2682:	9a 1f       	adc	r25, r26
    2684:	a1 1d       	adc	r26, r1
    2686:	68 0f       	add	r22, r24
    2688:	79 1f       	adc	r23, r25
    268a:	8a 1f       	adc	r24, r26
    268c:	91 1d       	adc	r25, r1
    268e:	a1 1d       	adc	r26, r1
    2690:	6a 0f       	add	r22, r26
    2692:	71 1d       	adc	r23, r1
    2694:	81 1d       	adc	r24, r1
    2696:	91 1d       	adc	r25, r1
    2698:	a1 1d       	adc	r26, r1
    269a:	20 d0       	rcall	.+64     	; 0x26dc <__ultoa_invert+0x84>
    269c:	09 f4       	brne	.+2      	; 0x26a0 <__ultoa_invert+0x48>
    269e:	68 94       	set
    26a0:	3f 91       	pop	r19
    26a2:	2a e0       	ldi	r18, 0x0A	; 10
    26a4:	26 9f       	mul	r18, r22
    26a6:	11 24       	eor	r1, r1
    26a8:	30 19       	sub	r19, r0
    26aa:	30 5d       	subi	r19, 0xD0	; 208
    26ac:	31 93       	st	Z+, r19
    26ae:	de f6       	brtc	.-74     	; 0x2666 <__ultoa_invert+0xe>
    26b0:	cf 01       	movw	r24, r30
    26b2:	08 95       	ret
    26b4:	46 2f       	mov	r20, r22
    26b6:	47 70       	andi	r20, 0x07	; 7
    26b8:	40 5d       	subi	r20, 0xD0	; 208
    26ba:	41 93       	st	Z+, r20
    26bc:	b3 e0       	ldi	r27, 0x03	; 3
    26be:	0f d0       	rcall	.+30     	; 0x26de <__ultoa_invert+0x86>
    26c0:	c9 f7       	brne	.-14     	; 0x26b4 <__ultoa_invert+0x5c>
    26c2:	f6 cf       	rjmp	.-20     	; 0x26b0 <__ultoa_invert+0x58>
    26c4:	46 2f       	mov	r20, r22
    26c6:	4f 70       	andi	r20, 0x0F	; 15
    26c8:	40 5d       	subi	r20, 0xD0	; 208
    26ca:	4a 33       	cpi	r20, 0x3A	; 58
    26cc:	18 f0       	brcs	.+6      	; 0x26d4 <__ultoa_invert+0x7c>
    26ce:	49 5d       	subi	r20, 0xD9	; 217
    26d0:	31 fd       	sbrc	r19, 1
    26d2:	40 52       	subi	r20, 0x20	; 32
    26d4:	41 93       	st	Z+, r20
    26d6:	02 d0       	rcall	.+4      	; 0x26dc <__ultoa_invert+0x84>
    26d8:	a9 f7       	brne	.-22     	; 0x26c4 <__ultoa_invert+0x6c>
    26da:	ea cf       	rjmp	.-44     	; 0x26b0 <__ultoa_invert+0x58>
    26dc:	b4 e0       	ldi	r27, 0x04	; 4
    26de:	a6 95       	lsr	r26
    26e0:	97 95       	ror	r25
    26e2:	87 95       	ror	r24
    26e4:	77 95       	ror	r23
    26e6:	67 95       	ror	r22
    26e8:	ba 95       	dec	r27
    26ea:	c9 f7       	brne	.-14     	; 0x26de <__ultoa_invert+0x86>
    26ec:	00 97       	sbiw	r24, 0x00	; 0
    26ee:	61 05       	cpc	r22, r1
    26f0:	71 05       	cpc	r23, r1
    26f2:	08 95       	ret
    26f4:	9b 01       	movw	r18, r22
    26f6:	ac 01       	movw	r20, r24
    26f8:	0a 2e       	mov	r0, r26
    26fa:	06 94       	lsr	r0
    26fc:	57 95       	ror	r21
    26fe:	47 95       	ror	r20
    2700:	37 95       	ror	r19
    2702:	27 95       	ror	r18
    2704:	ba 95       	dec	r27
    2706:	c9 f7       	brne	.-14     	; 0x26fa <__ultoa_invert+0xa2>
    2708:	62 0f       	add	r22, r18
    270a:	73 1f       	adc	r23, r19
    270c:	84 1f       	adc	r24, r20
    270e:	95 1f       	adc	r25, r21
    2710:	a0 1d       	adc	r26, r0
    2712:	08 95       	ret

00002714 <__prologue_saves__>:
    2714:	2f 92       	push	r2
    2716:	3f 92       	push	r3
    2718:	4f 92       	push	r4
    271a:	5f 92       	push	r5
    271c:	6f 92       	push	r6
    271e:	7f 92       	push	r7
    2720:	8f 92       	push	r8
    2722:	9f 92       	push	r9
    2724:	af 92       	push	r10
    2726:	bf 92       	push	r11
    2728:	cf 92       	push	r12
    272a:	df 92       	push	r13
    272c:	ef 92       	push	r14
    272e:	ff 92       	push	r15
    2730:	0f 93       	push	r16
    2732:	1f 93       	push	r17
    2734:	cf 93       	push	r28
    2736:	df 93       	push	r29
    2738:	cd b7       	in	r28, 0x3d	; 61
    273a:	de b7       	in	r29, 0x3e	; 62
    273c:	ca 1b       	sub	r28, r26
    273e:	db 0b       	sbc	r29, r27
    2740:	0f b6       	in	r0, 0x3f	; 63
    2742:	f8 94       	cli
    2744:	de bf       	out	0x3e, r29	; 62
    2746:	0f be       	out	0x3f, r0	; 63
    2748:	cd bf       	out	0x3d, r28	; 61
    274a:	09 94       	ijmp

0000274c <__epilogue_restores__>:
    274c:	2a 88       	ldd	r2, Y+18	; 0x12
    274e:	39 88       	ldd	r3, Y+17	; 0x11
    2750:	48 88       	ldd	r4, Y+16	; 0x10
    2752:	5f 84       	ldd	r5, Y+15	; 0x0f
    2754:	6e 84       	ldd	r6, Y+14	; 0x0e
    2756:	7d 84       	ldd	r7, Y+13	; 0x0d
    2758:	8c 84       	ldd	r8, Y+12	; 0x0c
    275a:	9b 84       	ldd	r9, Y+11	; 0x0b
    275c:	aa 84       	ldd	r10, Y+10	; 0x0a
    275e:	b9 84       	ldd	r11, Y+9	; 0x09
    2760:	c8 84       	ldd	r12, Y+8	; 0x08
    2762:	df 80       	ldd	r13, Y+7	; 0x07
    2764:	ee 80       	ldd	r14, Y+6	; 0x06
    2766:	fd 80       	ldd	r15, Y+5	; 0x05
    2768:	0c 81       	ldd	r16, Y+4	; 0x04
    276a:	1b 81       	ldd	r17, Y+3	; 0x03
    276c:	aa 81       	ldd	r26, Y+2	; 0x02
    276e:	b9 81       	ldd	r27, Y+1	; 0x01
    2770:	ce 0f       	add	r28, r30
    2772:	d1 1d       	adc	r29, r1
    2774:	0f b6       	in	r0, 0x3f	; 63
    2776:	f8 94       	cli
    2778:	de bf       	out	0x3e, r29	; 62
    277a:	0f be       	out	0x3f, r0	; 63
    277c:	cd bf       	out	0x3d, r28	; 61
    277e:	ed 01       	movw	r28, r26
    2780:	08 95       	ret

00002782 <_exit>:
    2782:	f8 94       	cli

00002784 <__stop_program>:
    2784:	ff cf       	rjmp	.-2      	; 0x2784 <__stop_program>
