
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 6400 MT/s
CPU 0 runs traces/SPEC2017/641.leela_s-1083B.champsimtrace.xz
.xz
CPU 0 Bimodal branch predictor
BTB has LRU replacement policy
ITLB has LRU replacement policy
DTLB has LRU replacement policy
STLB has LRU replacement policy
L1I has LRU replacement policy
IP Table Entries: 256
L1D has LRU replacement policy
IP_Table L2 entries: 256
L2C has LRU replacement policy
LLC has LRU replacement policy
Heartbeat CPU 0 instructions: 10000000 cycles: 3150377 heartbeat IPC: 3.17422 cumulative IPC: 3.17422 (Simulation time: 0 hr 22 min 15 sec) 

Warmup complete CPU 0 instructions: 10000001 cycles: 3150383 (Simulation time: 0 hr 22 min 15 sec) 

Heartbeat CPU 0 instructions: 20000002 cycles: 33036116 heartbeat IPC: 0.334608 cumulative IPC: 0.334608 (Simulation time: 0 hr 40 min 59 sec) 
Heartbeat CPU 0 instructions: 30000000 cycles: 63394065 heartbeat IPC: 0.329403 cumulative IPC: 0.331985 (Simulation time: 0 hr 59 min 59 sec) 
Heartbeat CPU 0 instructions: 40000003 cycles: 93413847 heartbeat IPC: 0.333114 cumulative IPC: 0.33236 (Simulation time: 1 hr 18 min 43 sec) 
