From 6a3ce62778fab03a6977ba8be886d55225672e27 Mon Sep 17 00:00:00 2001
From: Steve deRosier <steve.derosier@lairdtech.com>
Date: Thu, 19 Nov 2015 15:20:28 -0800
Subject: [PATCH] laird: wb50: Add wb50 board over the sama5d3xek

Bug: 8626
---
 board/sama5d3xek/board.mk                     |   4 +
 board/sama5d3xek/sama5d3xek.c                 | 179 +++++++++-----------------
 board/sama5d3xek/sama5d3xeknf_uboot_defconfig |   7 +-
 3 files changed, 73 insertions(+), 117 deletions(-)

diff --git a/board/sama5d3xek/board.mk b/board/sama5d3xek/board.mk
index 8e31c58..bd8c531 100644
--- a/board/sama5d3xek/board.mk
+++ b/board/sama5d3xek/board.mk
@@ -15,3 +15,7 @@ ASFLAGS += \
 	-DCONFIG_SAMA5D3XEK \
 	-mcpu=cortex-a5
 endif
+
+ifeq ($(CPU_HAS_PMECC),y)
+	PMECC_HEADER := "board/pmecc_header.bin"
+endif
diff --git a/board/sama5d3xek/sama5d3xek.c b/board/sama5d3xek/sama5d3xek.c
index b80e94a..6ecd778 100644
--- a/board/sama5d3xek/sama5d3xek.c
+++ b/board/sama5d3xek/sama5d3xek.c
@@ -44,8 +44,19 @@
 #include "arch/sama5_smc.h"
 #include "arch/at91_pio.h"
 #include "arch/at91_ddrsdrc.h"
+#include "arch/at91_sfr.h"
 #include "sama5d3xek.h"
 
+#define LED0 (12)
+#define LED1 (24)
+#define LED2 (26)  // Using LED2 for SDA
+#define LED3 (22)
+#define LED4 (28)
+#define BITOUT (10)
+
+#define LED_ON (x) 	pio_set_value( (x), 0);
+#define LED_OFF (x) 	pio_set_value( (x), 1);
+
 #ifdef CONFIG_USER_HW_INIT
 extern void hw_init_hook(void);
 #endif
@@ -73,24 +84,26 @@ static void initialize_dbgu(void)
 	usart_init(BAUDRATE(MASTER_CLOCK, 115200));
 }
 
-#ifdef CONFIG_DDR2
+#ifdef CONFIG_DDR2 /* This is defined */
 static void ddramc_reg_config(struct ddramc_register *ddramc_config)
 {
 	ddramc_config->mdr = (AT91C_DDRC2_DBW_32_BITS
-				| AT91C_DDRC2_MD_DDR2_SDRAM);
+				| AT91C_DDRC2_MD_LP_DDR_SDRAM);
 
-	ddramc_config->cr = (AT91C_DDRC2_NC_DDR10_SDR9
-				| AT91C_DDRC2_NR_14
+	ddramc_config->cr = (AT91C_DDRC2_NC_DDR9_SDR8
+				| AT91C_DDRC2_NR_13
 				| AT91C_DDRC2_CAS_3
 				| AT91C_DDRC2_DLL_RESET_DISABLED /* DLL not reset */
-				| AT91C_DDRC2_DIS_DLL_DISABLED   /* DLL not disabled */
-				| AT91C_DDRC2_ENRDM_ENABLE       /* Phase error correction is enabled */
-				| AT91C_DDRC2_NB_BANKS_8
-				| AT91C_DDRC2_NDQS_DISABLED      /* NDQS disabled (check on schematics) */
-				| AT91C_DDRC2_DECOD_INTERLEAVED  /* Interleaved decoding */
-				| AT91C_DDRC2_UNAL_SUPPORTED);   /* Unaligned access is supported */
-
-#if defined(CONFIG_BUS_SPEED_133MHZ)
+				| AT91C_DDRC2_DQMS_NOT_SHARED
+				| AT91C_DDRC2_ENRDM_DISABLE
+				| AT91C_DDRC2_NB_BANKS_4
+				| AT91C_DDRC2_NDQS_DISABLED
+				| AT91C_DDRC2_UNAL_SUPPORTED
+				| AT91C_DDRC2_DECOD_INTERLEAVED /* Interleaved decoding */
+				| AT91C_DDRC2_OCD_EXIT	/* OCD(0) */
+				);   /* Unaligned access is NOT supported */
+
+#if defined(CONFIG_BUS_SPEED_133MHZ)  /* This is defined */
 	/*
 	 * The DDR2-SDRAM device requires a refresh every 15.625 us or 7.81 us.
 	 * With a 133 MHz frequency, the refresh timer count register must to be
@@ -111,14 +124,14 @@ static void ddramc_reg_config(struct ddramc_register *ddramc_config)
 
 	ddramc_config->t1pr = (AT91C_DDRC2_TXP_(2)	/*  2 clock cycles */
 			| AT91C_DDRC2_TXSRD_(200)	/* 200 clock cycles */
-			| AT91C_DDRC2_TXSNR_(28)	/* 195 + 10 = 205ns ==> 28 * 7.5 = 210 ns*/
-			| AT91C_DDRC2_TRFC_(26));	/* 26 * 7.5 = 195 ns */
+			| AT91C_DDRC2_TXSNR_(19)	/* 195 + 10 = 205ns ==> 28 * 7.5 = 210 ns*/
+			| AT91C_DDRC2_TRFC_(18));	/* 26 * 7.5 = 195 ns */
 
 	ddramc_config->t2pr = (AT91C_DDRC2_TFAW_(7)	/* 7 * 7.5 = 52.5 ns */
 			| AT91C_DDRC2_TRTP_(2)		/* 2 clock cycles min */
-			| AT91C_DDRC2_TRPA_(2)		/* 2 * 7.5 = 15 ns */
+			| AT91C_DDRC2_TRPA_(3)		/* 2 * 7.5 = 15 ns */
 			| AT91C_DDRC2_TXARDS_(7)	/* 7 clock cycles */
-			| AT91C_DDRC2_TXARD_(8));	/* MR12 = 1 : slow exit power down */
+			| AT91C_DDRC2_TXARD_(2));	/* MR12 = 1 : slow exit power down */
 
 #elif defined(CONFIG_BUS_SPEED_148MHZ)
 
@@ -182,13 +195,22 @@ static void ddramc_init(void)
 {
 	struct ddramc_register ddramc_reg;
 	unsigned int reg;
+	unsigned int old_io_cal_reg;
 
+	/* Setup the parameters we'll pass to the register later */
 	ddramc_reg_config(&ddramc_reg);
 
+	/* For lpddr1, DQ and DQS input buffers must always be set on */
+	writel( SFR_DDRCFG_FDQIEN | SFR_DDRCFG_FDQSIEN, (AT91C_BASE_SFR + SFR_DDRCFG));
+
 	/* enable ddr2 clock */
 	pmc_enable_periph_clock(AT91C_ID_MPDDRC);
 	pmc_enable_system_clock(AT91C_PMC_DDR);
 
+	writel( AT91C_DDRC2_EN_CALIB, (AT91C_BASE_MPDDRC + MPDDRC_HS));
+
+	/* TODO: don't know what the DLL slave and master offsets should be! */
+
 	/* Init the special register for sama5d3x */
 	/* MPDDRC DLL Slave Offset Register: DDR2 configuration */
 	reg = AT91C_MPDDRC_S0OFF_1
@@ -200,104 +222,43 @@ static void ddramc_init(void)
 	/* write master + clk90 offset */
 	reg = AT91C_MPDDRC_MOFF_7
 		| AT91C_MPDDRC_CLK90OFF_31
-		| AT91C_MPDDRC_SELOFF_ENABLED | AT91C_MPDDRC_KEY;
+		| AT91C_MPDDRC_SELOFF_ENABLED;
 	writel(reg, (AT91C_BASE_MPDDRC + MPDDRC_DLL_MOR));
 
-	/* MPDDRC I/O Calibration Register */
-	/* DDR2 RZQ = 50 Ohm */
-	/* TZQIO = 4 */
-	reg = AT91C_MPDDRC_RDIV_DDR2_RZQ_50
-		| AT91C_MPDDRC_TZQIO_4;
-	writel(reg, (AT91C_BASE_MPDDRC + MPDDRC_IO_CALIBR));
+	/* setting the LPR to 0 is done before the calibration stuff in the sam-ba code, lets do that */
+	writel(0, (AT91C_BASE_MPDDRC + HDDRSDRC2_LPR));
 
-	/* DDRAM2 Controller initialize */
-	ddram_initialize(AT91C_BASE_MPDDRC, AT91C_BASE_DDRCS, &ddramc_reg);
-}
-
-#elif defined(CONFIG_LPDDR2)
-
-static void lpddr2_reg_config(struct ddramc_register *ddramc_config)
-{
-	ddramc_config->mdr = (AT91C_DDRC2_DBW_32_BITS
-				| AT91C_DDRC2_MD_LPDDR2_SDRAM);
-
-	ddramc_config->cr = (AT91C_DDRC2_NC_DDR10_SDR9
-				| AT91C_DDRC2_NR_14
-				| AT91C_DDRC2_CAS_3
-				| AT91C_DDRC2_ZQ_SHORT
-				| AT91C_DDRC2_NB_BANKS_8
-				| AT91C_DDRC2_UNAL_SUPPORTED);
-
-	ddramc_config->lpddr2_lpr = AT91C_LPDDRC2_DS(0x03);
-
-	/*
-	 * The MT42128M32 refresh window: 32ms
-	 * Required number of REFRESH commands(MIN): 8192
-	 * (32ms / 8192) * 132MHz = 514 i.e. 0x202
+	/* TODO: verify right values of calibration?
+	 * And what do we do with said calibration?
 	 */
-	ddramc_config->rtr = 0x202;
-	ddramc_config->tim_calr = 12;
-
-	ddramc_config->t0pr = (AT91C_DDRC2_TRAS_(6)
-			| AT91C_DDRC2_TRCD_(2)
-			| AT91C_DDRC2_TWR_(3)
-			| AT91C_DDRC2_TRC_(8)
-			| AT91C_DDRC2_TRP_(2)
-			| AT91C_DDRC2_TRRD_(2)
-			| AT91C_DDRC2_TWTR_(2)
-			| AT91C_DDRC2_TMRD_(3));
-
-	ddramc_config->t1pr = (AT91C_DDRC2_TXP_(2)
-			| AT91C_DDRC2_TXSNR_(18)
-			| AT91C_DDRC2_TRFC_(17));
-
-	ddramc_config->t2pr = (AT91C_DDRC2_TFAW_(8)
-			| AT91C_DDRC2_TRTP_(2)
-			| AT91C_DDRC2_TRPA_(3)
-			| AT91C_DDRC2_TXARDS_(1)
-			| AT91C_DDRC2_TXARD_(1));
-}
-
-static void lpddr2_init(void)
-{
-	struct ddramc_register ddramc_reg;
-	unsigned int reg;
-
-	lpddr2_reg_config(&ddramc_reg);
-
-	/* enable ddr2 clock */
-	pmc_enable_periph_clock(AT91C_ID_MPDDRC);
-	pmc_enable_system_clock(AT91C_PMC_DDR);
-
-	/* Init the special register for sama5d3x */
-	/* MPDDRC DLL Slave Offset Register: DDR2 configuration */
-	reg = AT91C_MPDDRC_S0OFF(0x04)
-		| AT91C_MPDDRC_S1OFF(0x03)
-		| AT91C_MPDDRC_S2OFF(0x04)
-		| AT91C_MPDDRC_S3OFF(0x04);
-	writel(reg, (AT91C_BASE_MPDDRC + MPDDRC_DLL_SOR));
-
-	/* MPDDRC DLL Master Offset Register */
-	/* write master + clk90 offset */
-	reg = AT91C_MPDDRC_MOFF(7)
-		| AT91C_MPDDRC_CLK90OFF(0x1F)
-		| AT91C_MPDDRC_SELOFF_ENABLED | AT91C_MPDDRC_KEY;
-	writel(reg, (AT91C_BASE_MPDDRC + MPDDRC_DLL_MOR));
-
 	/* MPDDRC I/O Calibration Register */
-	/* DDR2 RZQ = 50 Ohm */
-	/* TZQIO = 4 */
+	/* DDR2 RZQ = 48 Ohm */
+	/* TZQIO = (133 * 10^6) * (20 * 10^-9) + 1 = 3.66 == 4 */
 	reg = readl(AT91C_BASE_MPDDRC + MPDDRC_IO_CALIBR);
+	old_io_cal_reg = reg;
 	reg &= ~AT91C_MPDDRC_RDIV;
 	reg &= ~AT91C_MPDDRC_TZQIO;
-	reg |= AT91C_MPDDRC_RDIV_DDR2_RZQ_50;
+	reg |= AT91C_MPDDRC_RDIV_DDR2_RZQ_66_7;
 	reg |= AT91C_MPDDRC_TZQIO_3;
 	writel(reg, (AT91C_BASE_MPDDRC + MPDDRC_IO_CALIBR));
 
+	/* SAM-BA does this before the above, but the app note
+	 * "Atmel-11172B-ATARM-Implementation-of-DDR2-and-LPDDR2-on-SAMA5D3x-Devices"
+	 * says do this afterwards, so... there you go. */
+	reg = readl(AT91C_BASE_MPDDRC + MPDDRC_HS);
+	reg |= AT91C_DDRC2_EN_CALIB; /* Don't disturb the rest of the bits */
+	writel(reg, (AT91C_BASE_MPDDRC + MPDDRC_HS));
+
 	/* DDRAM2 Controller initialize */
-	lpddr2_sdram_initialize(AT91C_BASE_MPDDRC,
-				AT91C_BASE_DDRCS, &ddramc_reg);
+	lpddram1_initialize(AT91C_BASE_MPDDRC, AT91C_BASE_DDRCS, &ddramc_reg);
+
+	dbg_very_loud("Orig value MPDDRC_IO_CALBR: %d\n", old_io_cal_reg);
+	ddramc_print_config_regs(AT91C_BASE_MPDDRC);
+
+	dbg_very_loud("End ddram init\n");
+
 }
+
 #else
 #error "No right DDR-SDRAM device type provided"
 #endif /* #ifdef CONFIG_DDR2 */
@@ -371,19 +332,6 @@ static void at91_special_pio_output_low(void)
 	writel(value, base + PIO_REG_CODR);	/* PIO_CODR */
 }
 
-static void HDMI_Qt1070_workaround(void)
-{
-	/* For the HDMI and QT1070 shar the irq line
-	 * if the HDMI does not initialize, the irq line is pulled down by HDMI,
-	 * so, the irq line can not used by QT1070
-	 */
-	pio_set_gpio_output(AT91C_PIN_PC(31), 1);
-	udelay(33000);
-	pio_set_gpio_output(AT91C_PIN_PC(31), 0);
-	udelay(33000);
-	pio_set_gpio_output(AT91C_PIN_PC(31), 1);
-}
-
 #ifdef CONFIG_HW_INIT
 void hw_init(void)
 {
@@ -424,6 +372,7 @@ void hw_init(void)
 #ifdef CONFIG_DDR2
 	ddramc_init();
 #elif defined(CONFIG_LPDDR2)
+#error lpddr2
 	lpddr2_init();
 #endif
 	/* load one wire information */
@@ -432,7 +381,6 @@ void hw_init(void)
 #ifdef CONFIG_USER_HW_INIT
 	hw_init_hook();
 #endif
-	HDMI_Qt1070_workaround();
 
 #if defined(CONFIG_NANDFLASH_RECOVERY) || defined(CONFIG_DATAFLASH_RECOVERY)
 	/* Init the recovery buttons pins */
@@ -606,6 +554,7 @@ void nandflash_hw_init(void)
 	const struct pio_desc nand_pins[] = {
 		{"NANDALE", AT91C_PIN_PE(21), 0, PIO_PULLUP, PIO_PERIPH_A},
 		{"NANDCLE", AT91C_PIN_PE(22), 0, PIO_PULLUP, PIO_PERIPH_A},
+		{"NWP", AT91C_PIN_PE(14), 0, PIO_PULLUP, PIO_OUTPUT},
 		{(char *)0, 0, 0, PIO_DEFAULT, PIO_PERIPH_A},
 	};
 
diff --git a/board/sama5d3xek/sama5d3xeknf_uboot_defconfig b/board/sama5d3xek/sama5d3xeknf_uboot_defconfig
index a0f0c9b..68e32f1 100644
--- a/board/sama5d3xek/sama5d3xeknf_uboot_defconfig
+++ b/board/sama5d3xek/sama5d3xeknf_uboot_defconfig
@@ -1,9 +1,12 @@
 CONFIG_SAMA5D3XEK=y
 CONFIG_CPU_CLK_528MHZ=y
-CONFIG_RAM_512MB=y
 CONFIG_NANDFLASH=y
 # CONFIG_PMECC_AUTO_DETECT is not set
 CONFIG_PMECC_CORRECT_BITS_4=y
+# CONFIG_USE_ON_DIE_ECC_SUPPORT is not set
+CONFIG_IMG_ADDRESS="0x00020000"
+CONFIG_JUMP_ADDR="0x23f00000"
+CONFIG_MEMTEST=y
 CONFIG_DEBUG=y
 CONFIG_SCLK=y
-CONFIG_LOAD_ONE_WIRE=y
+# CONFIG_LOAD_ONE_WIRE is not set
-- 
1.9.1

