#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x120705240 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x12070f190 .scope module, "pq_tb" "pq_tb" 3 4;
 .timescale -9 -12;
v0x120728450_0 .var "clk_in", 0 0;
v0x120728530_0 .net "data_out", 31 0, v0x1207275f0_0;  1 drivers
v0x1207285c0_0 .var "deq_in", 0 0;
v0x120728650_0 .net "empty_out", 0 0, v0x120727760_0;  1 drivers
v0x120728700_0 .var "enq_data_in", 31 0;
v0x1207287d0_0 .var "enq_in", 0 0;
v0x120728880_0 .var "enq_tag_in", 15 0;
v0x120728930_0 .net "full_out", 0 0, v0x120727a60_0;  1 drivers
v0x1207289e0_0 .var "rst_in", 0 0;
v0x120728af0_0 .net "size_out", 3 0, v0x120727ee0_0;  1 drivers
v0x120728b80_0 .net "tag_out", 15 0, v0x120727f70_0;  1 drivers
v0x120728c30_0 .net "valid_out", 0 0, v0x120728260_0;  1 drivers
S_0x12070f300 .scope module, "Q" "PriorityQueue" 3 21, 4 4 0, S_0x12070f190;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 1 "deq_in";
    .port_info 3 /INPUT 32 "enq_data_in";
    .port_info 4 /INPUT 16 "enq_tag_in";
    .port_info 5 /INPUT 1 "enq_in";
    .port_info 6 /OUTPUT 1 "full_out";
    .port_info 7 /OUTPUT 32 "data_out";
    .port_info 8 /OUTPUT 16 "tag_out";
    .port_info 9 /OUTPUT 4 "size_out";
    .port_info 10 /OUTPUT 1 "empty_out";
    .port_info 11 /OUTPUT 1 "valid_out";
P_0x1207164f0 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000100000>;
P_0x120716530 .param/l "DEPTH" 0 4 4, +C4<00000000000000000000000000001000>;
P_0x120716570 .param/l "TAG_WIDTH" 0 4 4, +C4<00000000000000000000000000010000>;
v0x120727410 .array "Q_data", 0 7, 31 0;
v0x1207274c0_0 .net "clk_in", 0 0, v0x120728450_0;  1 drivers
v0x120727560_0 .var "curval", 31 0;
v0x1207275f0_0 .var "data_out", 31 0;
v0x120727680_0 .net "deq_in", 0 0, v0x1207285c0_0;  1 drivers
v0x120727760_0 .var "empty_out", 0 0;
v0x120727800_0 .net "enq_data_in", 31 0, v0x120728700_0;  1 drivers
v0x1207278b0_0 .net "enq_in", 0 0, v0x1207287d0_0;  1 drivers
v0x120727950_0 .net "enq_tag_in", 15 0, v0x120728880_0;  1 drivers
v0x120727a60_0 .var "full_out", 0 0;
v0x120727b00_0 .var "push_lru", 0 0;
v0x120727bb0 .array "queue", 0 7, 15 0;
v0x120727cc0_0 .var "read_ptr", 3 0;
v0x120727d80_0 .var "rem_lru", 0 0;
v0x120727e30_0 .net "rst_in", 0 0, v0x1207289e0_0;  1 drivers
v0x120727ee0_0 .var "size_out", 3 0;
v0x120727f70_0 .var "tag_out", 15 0;
v0x120728110 .array "valid", 0 7, 0 0;
v0x120728260_0 .var "valid_out", 0 0;
v0x120728300_0 .net "write_ptr", 3 0, v0x120726a10_0;  1 drivers
v0x120728110_0 .array/port v0x120728110, 0;
v0x120728110_1 .array/port v0x120728110, 1;
v0x120728110_2 .array/port v0x120728110, 2;
E_0x120705b70/0 .event anyedge, v0x120727ee0_0, v0x120728110_0, v0x120728110_1, v0x120728110_2;
v0x120728110_3 .array/port v0x120728110, 3;
v0x120728110_4 .array/port v0x120728110, 4;
v0x120728110_5 .array/port v0x120728110, 5;
v0x120728110_6 .array/port v0x120728110, 6;
E_0x120705b70/1 .event anyedge, v0x120728110_3, v0x120728110_4, v0x120728110_5, v0x120728110_6;
v0x120728110_7 .array/port v0x120728110, 7;
v0x120727bb0_0 .array/port v0x120727bb0, 0;
v0x120727bb0_1 .array/port v0x120727bb0, 1;
v0x120727bb0_2 .array/port v0x120727bb0, 2;
E_0x120705b70/2 .event anyedge, v0x120728110_7, v0x120727bb0_0, v0x120727bb0_1, v0x120727bb0_2;
v0x120727bb0_3 .array/port v0x120727bb0, 3;
v0x120727bb0_4 .array/port v0x120727bb0, 4;
v0x120727bb0_5 .array/port v0x120727bb0, 5;
v0x120727bb0_6 .array/port v0x120727bb0, 6;
E_0x120705b70/3 .event anyedge, v0x120727bb0_3, v0x120727bb0_4, v0x120727bb0_5, v0x120727bb0_6;
v0x120727bb0_7 .array/port v0x120727bb0, 7;
E_0x120705b70/4 .event anyedge, v0x120727bb0_7;
E_0x120705b70 .event/or E_0x120705b70/0, E_0x120705b70/1, E_0x120705b70/2, E_0x120705b70/3, E_0x120705b70/4;
S_0x1207166d0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 4 39, 4 39 0, S_0x12070f300;
 .timescale -9 -12;
v0x12070f680_0 .var/2s "i", 31 0;
S_0x120725ed0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 4 62, 4 62 0, S_0x12070f300;
 .timescale -9 -12;
v0x1207260a0_0 .var/2s "i", 31 0;
S_0x120726130 .scope module, "lru_cache" "PQ_FIFO" 4 48, 4 104 0, S_0x12070f300;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 1 "deq_in";
    .port_info 3 /INPUT 4 "enq_data_in";
    .port_info 4 /INPUT 1 "enq_in";
    .port_info 5 /OUTPUT 1 "full_out";
    .port_info 6 /OUTPUT 4 "data_out";
    .port_info 7 /OUTPUT 1 "empty_out";
    .port_info 8 /OUTPUT 1 "valid_out";
P_0x1207262c0 .param/l "DATA_WIDTH" 0 4 104, +C4<000000000000000000000000000000100>;
P_0x120726300 .param/l "DEPTH" 0 4 104, +C4<00000000000000000000000000001000>;
v0x120726960_0 .net "clk_in", 0 0, v0x120728450_0;  alias, 1 drivers
v0x120726a10_0 .var "data_out", 3 0;
v0x120726ab0_0 .net "deq_in", 0 0, v0x120727d80_0;  1 drivers
v0x120726b40_0 .var "empty_out", 0 0;
v0x120726bd0_0 .net "enq_data_in", 3 0, v0x120727cc0_0;  1 drivers
v0x120726c80_0 .net "enq_in", 0 0, v0x120727b00_0;  1 drivers
v0x120726d20_0 .var "full_out", 0 0;
v0x120726dc0 .array "queue", 0 7, 3 0;
v0x120726f20_0 .var "read_ptr", 3 0;
v0x120727030_0 .net "rst_in", 0 0, v0x1207289e0_0;  alias, 1 drivers
v0x1207270d0 .array "valid", 0 7, 0 0;
v0x1207271e0_0 .var "valid_out", 0 0;
v0x120727280_0 .var "write_ptr", 3 0;
E_0x1207263d0 .event posedge, v0x120726960_0;
v0x1207270d0_0 .array/port v0x1207270d0, 0;
v0x1207270d0_1 .array/port v0x1207270d0, 1;
E_0x120726600/0 .event anyedge, v0x120726f20_0, v0x120727280_0, v0x1207270d0_0, v0x1207270d0_1;
v0x1207270d0_2 .array/port v0x1207270d0, 2;
v0x1207270d0_3 .array/port v0x1207270d0, 3;
v0x1207270d0_4 .array/port v0x1207270d0, 4;
v0x1207270d0_5 .array/port v0x1207270d0, 5;
E_0x120726600/1 .event anyedge, v0x1207270d0_2, v0x1207270d0_3, v0x1207270d0_4, v0x1207270d0_5;
v0x1207270d0_6 .array/port v0x1207270d0, 6;
v0x1207270d0_7 .array/port v0x1207270d0, 7;
v0x120726dc0_0 .array/port v0x120726dc0, 0;
v0x120726dc0_1 .array/port v0x120726dc0, 1;
E_0x120726600/2 .event anyedge, v0x1207270d0_6, v0x1207270d0_7, v0x120726dc0_0, v0x120726dc0_1;
v0x120726dc0_2 .array/port v0x120726dc0, 2;
v0x120726dc0_3 .array/port v0x120726dc0, 3;
v0x120726dc0_4 .array/port v0x120726dc0, 4;
v0x120726dc0_5 .array/port v0x120726dc0, 5;
E_0x120726600/3 .event anyedge, v0x120726dc0_2, v0x120726dc0_3, v0x120726dc0_4, v0x120726dc0_5;
v0x120726dc0_6 .array/port v0x120726dc0, 6;
v0x120726dc0_7 .array/port v0x120726dc0, 7;
E_0x120726600/4 .event anyedge, v0x120726dc0_6, v0x120726dc0_7;
E_0x120726600 .event/or E_0x120726600/0, E_0x120726600/1, E_0x120726600/2, E_0x120726600/3, E_0x120726600/4;
S_0x1207266d0 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 4 131, 4 131 0, S_0x120726130;
 .timescale -9 -12;
v0x1207268a0_0 .var/2s "i", 31 0;
    .scope S_0x120726130;
T_0 ;
Ewait_0 .event/or E_0x120726600, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x120726f20_0;
    %load/vec4 v0x120727280_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_0.0, 4;
    %load/vec4 v0x120726f20_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x1207270d0, 4;
    %nor/r;
    %and;
T_0.0;
    %store/vec4 v0x120726b40_0, 0, 1;
    %load/vec4 v0x120726f20_0;
    %load/vec4 v0x120727280_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_0.1, 4;
    %load/vec4 v0x120726f20_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x1207270d0, 4;
    %and;
T_0.1;
    %store/vec4 v0x120726d20_0, 0, 1;
    %load/vec4 v0x120726f20_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x120726dc0, 4;
    %store/vec4 v0x120726a10_0, 0, 4;
    %load/vec4 v0x120726f20_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x1207270d0, 4;
    %store/vec4 v0x1207271e0_0, 0, 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x120726130;
T_1 ;
    %wait E_0x1207263d0;
    %load/vec4 v0x120727030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %fork t_1, S_0x1207266d0;
    %jmp t_0;
    .scope S_0x1207266d0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1207268a0_0, 0, 32;
T_1.2 ;
    %load/vec4 v0x1207268a0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_1.3, 5;
    %load/vec4 v0x1207268a0_0;
    %pad/s 4;
    %ix/getv/s 3, v0x1207268a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x120726dc0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 3, v0x1207268a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1207270d0, 0, 4;
    %load/vec4 v0x1207268a0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x1207268a0_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %end;
    .scope S_0x120726130;
t_0 %join;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x120726a10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x120726d20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x120726b40_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x120726f20_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x120727280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1207271e0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x120726ab0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_1.7, 10;
    %load/vec4 v0x120726b40_0;
    %nor/r;
    %and;
T_1.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.6, 9;
    %load/vec4 v0x120726f20_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x1207270d0, 4;
    %and;
T_1.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x120726f20_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1207270d0, 0, 4;
    %load/vec4 v0x120726f20_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_1.8, 8;
    %load/vec4 v0x120726f20_0;
    %addi 1, 0, 4;
    %jmp/1 T_1.9, 8;
T_1.8 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_1.9, 8;
 ; End of false expr.
    %blend;
T_1.9;
    %assign/vec4 v0x120726f20_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1207271e0_0, 0;
T_1.5 ;
    %load/vec4 v0x120726c80_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_1.13, 10;
    %load/vec4 v0x120726d20_0;
    %nor/r;
    %and;
T_1.13;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.12, 9;
    %load/vec4 v0x120727280_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x1207270d0, 4;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_1.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.10, 8;
    %load/vec4 v0x120726bd0_0;
    %load/vec4 v0x120727280_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x120726dc0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x120727280_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1207270d0, 0, 4;
    %load/vec4 v0x120727280_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_1.14, 8;
    %load/vec4 v0x120727280_0;
    %addi 1, 0, 4;
    %jmp/1 T_1.15, 8;
T_1.14 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_1.15, 8;
 ; End of false expr.
    %blend;
T_1.15;
    %assign/vec4 v0x120727280_0, 0;
T_1.10 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x12070f300;
T_2 ;
Ewait_1 .event/or E_0x120705b70, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0x120727ee0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x120727760_0, 0, 1;
    %load/vec4 v0x120727ee0_0;
    %pad/u 32;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x120727a60_0, 0, 1;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x120727560_0, 0, 32;
    %fork t_3, S_0x1207166d0;
    %jmp t_2;
    .scope S_0x1207166d0;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12070f680_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x12070f680_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_2.1, 5;
    %ix/getv/s 4, v0x12070f680_0;
    %load/vec4a v0x120728110, 4;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %ix/getv/s 4, v0x12070f680_0;
    %load/vec4a v0x120727bb0, 4;
    %pad/u 32;
    %load/vec4 v0x120727560_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x12070f680_0;
    %pad/s 4;
    %store/vec4 v0x120727cc0_0, 0, 4;
    %ix/getv/s 4, v0x12070f680_0;
    %load/vec4a v0x120727bb0, 4;
    %pad/u 32;
    %store/vec4 v0x120727560_0, 0, 32;
T_2.2 ;
    %load/vec4 v0x12070f680_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x12070f680_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %end;
    .scope S_0x12070f300;
t_2 %join;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x12070f300;
T_3 ;
    %wait E_0x1207263d0;
    %load/vec4 v0x120727e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %fork t_5, S_0x120725ed0;
    %jmp t_4;
    .scope S_0x120725ed0;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1207260a0_0, 0, 32;
T_3.2 ;
    %load/vec4 v0x1207260a0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x1207260a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x120727bb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x1207260a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x120727410, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x1207260a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x120728110, 0, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x120727cc0_0, 0;
    %load/vec4 v0x1207260a0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x1207260a0_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %end;
    .scope S_0x12070f300;
t_4 %join;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1207275f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x120727a60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x120727760_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x120728260_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x120727ee0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x120727680_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_3.7, 10;
    %load/vec4 v0x120727760_0;
    %nor/r;
    %and;
T_3.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.6, 9;
    %load/vec4 v0x120727cc0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x120728110, 4;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x120727cc0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x120727410, 4;
    %assign/vec4 v0x1207275f0_0, 0;
    %load/vec4 v0x120727cc0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x120727bb0, 4;
    %assign/vec4 v0x120727f70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x120727b00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x120728260_0, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x120727cc0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x120728110, 0, 4;
    %load/vec4 v0x120727cc0_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_3.8, 8;
    %load/vec4 v0x120727cc0_0;
    %addi 1, 0, 4;
    %jmp/1 T_3.9, 8;
T_3.8 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_3.9, 8;
 ; End of false expr.
    %blend;
T_3.9;
    %assign/vec4 v0x120727cc0_0, 0;
    %load/vec4 v0x120727ee0_0;
    %subi 1, 0, 4;
    %assign/vec4 v0x120727ee0_0, 0;
    %jmp T_3.5;
T_3.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x120728260_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x120727b00_0, 0;
T_3.5 ;
    %load/vec4 v0x1207278b0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_3.13, 10;
    %load/vec4 v0x120727a60_0;
    %nor/r;
    %and;
T_3.13;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.12, 9;
    %load/vec4 v0x120728300_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x120728110, 4;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_3.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.10, 8;
    %load/vec4 v0x120727ee0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x120727ee0_0, 0;
    %load/vec4 v0x120727800_0;
    %load/vec4 v0x120728300_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x120727410, 0, 4;
    %load/vec4 v0x120727950_0;
    %load/vec4 v0x120728300_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x120727bb0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x120727d80_0, 0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x120728300_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x120728110, 0, 4;
    %jmp T_3.11;
T_3.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x120727d80_0, 0;
T_3.11 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x12070f190;
T_4 ;
    %delay 5000, 0;
    %load/vec4 v0x120728450_0;
    %nor/r;
    %store/vec4 v0x120728450_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0x12070f190;
T_5 ;
    %vpi_call/w 3 44 "$dumpfile", "pq_tb.vcd" {0 0 0};
    %vpi_call/w 3 45 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x12070f190 {0 0 0};
    %vpi_call/w 3 46 "$display", "Starting Sim" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x120728450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1207289e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1207285c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1207287d0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x120728700_0, 0, 32;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x120728880_0, 0, 16;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1207289e0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1207289e0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x120728700_0, 0, 32;
    %pushi/vec4 14, 0, 16;
    %store/vec4 v0x120728880_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1207287d0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1207287d0_0, 0, 1;
    %delay 30000, 0;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x120728700_0, 0, 32;
    %pushi/vec4 35, 0, 16;
    %store/vec4 v0x120728880_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1207287d0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1207287d0_0, 0, 1;
    %delay 30000, 0;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x120728700_0, 0, 32;
    %pushi/vec4 3, 0, 16;
    %store/vec4 v0x120728880_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1207287d0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1207287d0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1207285c0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1207285c0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x120728700_0, 0, 32;
    %pushi/vec4 75, 0, 16;
    %store/vec4 v0x120728880_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1207287d0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1207287d0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x120728700_0, 0, 32;
    %pushi/vec4 12, 0, 16;
    %store/vec4 v0x120728880_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1207287d0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1207287d0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x120728700_0, 0, 32;
    %pushi/vec4 27, 0, 16;
    %store/vec4 v0x120728880_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1207287d0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1207287d0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1207285c0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1207285c0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1207285c0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1207285c0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1207285c0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1207285c0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1207285c0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1207285c0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1207285c0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1207285c0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 6, 0, 32;
    %store/vec4 v0x120728700_0, 0, 32;
    %pushi/vec4 15, 0, 16;
    %store/vec4 v0x120728880_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1207287d0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1207287d0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1207285c0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1207285c0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0x120728700_0, 0, 32;
    %pushi/vec4 189, 0, 16;
    %store/vec4 v0x120728880_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1207287d0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1207287d0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x120728700_0, 0, 32;
    %pushi/vec4 720, 0, 16;
    %store/vec4 v0x120728880_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1207287d0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1207287d0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1207285c0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1207285c0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1207285c0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1207285c0_0, 0, 1;
    %delay 200000, 0;
    %vpi_call/w 3 157 "$display", "Simulation finished" {0 0 0};
    %vpi_call/w 3 158 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "sim/pq_tb.sv";
    "hdl/pq.sv";
