// Seed: 1626474472
module module_0 (
    output uwire id_0,
    input  tri0  id_1,
    input  wand  id_2
);
  wire id_4;
  assign module_1.id_7 = 0;
endmodule
module module_1 (
    output tri id_0,
    output wor id_1,
    input wand id_2,
    input supply1 id_3,
    output uwire id_4,
    output logic id_5
    , id_7
);
  assign id_1 = (id_7);
  always @(posedge 1 or 1) begin : LABEL_0
    #(id_3);
    id_5 <= 1;
    if (id_7) id_7 = 1 + id_2;
  end
  wire id_8;
  module_0 modCall_1 (
      id_1,
      id_7,
      id_7
  );
  wire id_9;
endmodule
