<stg><name>AXI_zeros</name>


<trans_list>

<trans id="26" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="31" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="32" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="last_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="33" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="last_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_3

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:1 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %in_zeros

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in_zeros, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0" op_19_bw="0">
<![CDATA[
:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_stream_V_data_V, i8 %out_stream_V_keep_V, i8 %out_stream_V_strb_V, i1 %out_stream_V_last_V, void @empty_1, i32 1, i32 1, void @empty_2, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %out_stream_V_data_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %out_stream_V_keep_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:6 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %out_stream_V_strb_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:7 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %out_stream_V_last_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8 %in_zeros_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %in_zeros

]]></Node>
<StgValue><ssdm name="in_zeros_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0">
<![CDATA[
:9 %br_ln9 = br void

]]></Node>
<StgValue><ssdm name="br_ln9"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0 %inc50 = phi i32 0, void, i32 %add_ln21, void

]]></Node>
<StgValue><ssdm name="inc50"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:1 %last = phi i1 0, void, i1 %last_1, void

]]></Node>
<StgValue><ssdm name="last"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %add_ln21 = add i32 %inc50, i32 1

]]></Node>
<StgValue><ssdm name="add_ln21"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5 %tmp_last_V = icmp_eq  i32 %inc50, i32 255

]]></Node>
<StgValue><ssdm name="tmp_last_V"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1" op_5_bw="64" op_6_bw="8" op_7_bw="8" op_8_bw="1">
<![CDATA[
:6 %write_ln304 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A, i64 %out_stream_V_data_V, i8 %out_stream_V_keep_V, i8 %out_stream_V_strb_V, i1 %out_stream_V_last_V, i64 %in_zeros_read, i8 255, i8 0, i1 %tmp_last_V

]]></Node>
<StgValue><ssdm name="write_ln304"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:7 %last_1 = or i1 %tmp_last_V, i1 %last

]]></Node>
<StgValue><ssdm name="last_1"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8 %br_ln25 = br i1 %last_1, void, void

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="22" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3 %specpipeline_ln8 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln8"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:4 %specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln8"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1" op_5_bw="64" op_6_bw="8" op_7_bw="8" op_8_bw="1">
<![CDATA[
:6 %write_ln304 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A, i64 %out_stream_V_data_V, i8 %out_stream_V_keep_V, i8 %out_stream_V_strb_V, i1 %out_stream_V_last_V, i64 %in_zeros_read, i8 255, i8 0, i1 %tmp_last_V

]]></Node>
<StgValue><ssdm name="write_ln304"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="25" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0">
<![CDATA[
:0 %ret_ln27 = ret

]]></Node>
<StgValue><ssdm name="ret_ln27"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="34" name="in_zeros" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="in_zeros"/></StgValue>
</port>
<port id="35" name="out_stream_V_data_V" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="out_stream_V_data_V"/></StgValue>
</port>
<port id="36" name="out_stream_V_keep_V" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="out_stream_V_keep_V"/></StgValue>
</port>
<port id="37" name="out_stream_V_strb_V" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="out_stream_V_strb_V"/></StgValue>
</port>
<port id="38" name="out_stream_V_last_V" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="out_stream_V_last_V"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="40" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln0" fromId="39" toId="5">
</dataflow>
<dataflow id="42" from="empty_3" to="spectopmodule_ln0" fromId="41" toId="5">
</dataflow>
<dataflow id="44" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="43" toId="6">
</dataflow>
<dataflow id="45" from="in_zeros" to="specbitsmap_ln0" fromId="34" toId="6">
</dataflow>
<dataflow id="47" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="46" toId="7">
</dataflow>
<dataflow id="48" from="in_zeros" to="specinterface_ln0" fromId="34" toId="7">
</dataflow>
<dataflow id="50" from="empty" to="specinterface_ln0" fromId="49" toId="7">
</dataflow>
<dataflow id="52" from="StgValue_51" to="specinterface_ln0" fromId="51" toId="7">
</dataflow>
<dataflow id="53" from="StgValue_51" to="specinterface_ln0" fromId="51" toId="7">
</dataflow>
<dataflow id="55" from="empty_0" to="specinterface_ln0" fromId="54" toId="7">
</dataflow>
<dataflow id="56" from="StgValue_51" to="specinterface_ln0" fromId="51" toId="7">
</dataflow>
<dataflow id="57" from="StgValue_51" to="specinterface_ln0" fromId="51" toId="7">
</dataflow>
<dataflow id="58" from="empty_0" to="specinterface_ln0" fromId="54" toId="7">
</dataflow>
<dataflow id="59" from="empty_0" to="specinterface_ln0" fromId="54" toId="7">
</dataflow>
<dataflow id="60" from="empty_0" to="specinterface_ln0" fromId="54" toId="7">
</dataflow>
<dataflow id="61" from="StgValue_51" to="specinterface_ln0" fromId="51" toId="7">
</dataflow>
<dataflow id="62" from="StgValue_51" to="specinterface_ln0" fromId="51" toId="7">
</dataflow>
<dataflow id="63" from="StgValue_51" to="specinterface_ln0" fromId="51" toId="7">
</dataflow>
<dataflow id="64" from="StgValue_51" to="specinterface_ln0" fromId="51" toId="7">
</dataflow>
<dataflow id="65" from="empty_0" to="specinterface_ln0" fromId="54" toId="7">
</dataflow>
<dataflow id="66" from="empty_0" to="specinterface_ln0" fromId="54" toId="7">
</dataflow>
<dataflow id="67" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="46" toId="8">
</dataflow>
<dataflow id="68" from="out_stream_V_data_V" to="specinterface_ln0" fromId="35" toId="8">
</dataflow>
<dataflow id="69" from="out_stream_V_keep_V" to="specinterface_ln0" fromId="36" toId="8">
</dataflow>
<dataflow id="70" from="out_stream_V_strb_V" to="specinterface_ln0" fromId="37" toId="8">
</dataflow>
<dataflow id="71" from="out_stream_V_last_V" to="specinterface_ln0" fromId="38" toId="8">
</dataflow>
<dataflow id="73" from="empty_1" to="specinterface_ln0" fromId="72" toId="8">
</dataflow>
<dataflow id="75" from="StgValue_74" to="specinterface_ln0" fromId="74" toId="8">
</dataflow>
<dataflow id="76" from="StgValue_74" to="specinterface_ln0" fromId="74" toId="8">
</dataflow>
<dataflow id="78" from="empty_2" to="specinterface_ln0" fromId="77" toId="8">
</dataflow>
<dataflow id="79" from="StgValue_51" to="specinterface_ln0" fromId="51" toId="8">
</dataflow>
<dataflow id="80" from="StgValue_51" to="specinterface_ln0" fromId="51" toId="8">
</dataflow>
<dataflow id="81" from="empty_0" to="specinterface_ln0" fromId="54" toId="8">
</dataflow>
<dataflow id="82" from="empty_0" to="specinterface_ln0" fromId="54" toId="8">
</dataflow>
<dataflow id="83" from="empty_0" to="specinterface_ln0" fromId="54" toId="8">
</dataflow>
<dataflow id="84" from="StgValue_51" to="specinterface_ln0" fromId="51" toId="8">
</dataflow>
<dataflow id="85" from="StgValue_51" to="specinterface_ln0" fromId="51" toId="8">
</dataflow>
<dataflow id="86" from="StgValue_51" to="specinterface_ln0" fromId="51" toId="8">
</dataflow>
<dataflow id="87" from="StgValue_51" to="specinterface_ln0" fromId="51" toId="8">
</dataflow>
<dataflow id="88" from="empty_0" to="specinterface_ln0" fromId="54" toId="8">
</dataflow>
<dataflow id="89" from="empty_0" to="specinterface_ln0" fromId="54" toId="8">
</dataflow>
<dataflow id="90" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="43" toId="9">
</dataflow>
<dataflow id="91" from="out_stream_V_data_V" to="specbitsmap_ln0" fromId="35" toId="9">
</dataflow>
<dataflow id="92" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="43" toId="10">
</dataflow>
<dataflow id="93" from="out_stream_V_keep_V" to="specbitsmap_ln0" fromId="36" toId="10">
</dataflow>
<dataflow id="94" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="43" toId="11">
</dataflow>
<dataflow id="95" from="out_stream_V_strb_V" to="specbitsmap_ln0" fromId="37" toId="11">
</dataflow>
<dataflow id="96" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="43" toId="12">
</dataflow>
<dataflow id="97" from="out_stream_V_last_V" to="specbitsmap_ln0" fromId="38" toId="12">
</dataflow>
<dataflow id="99" from="_ssdm_op_Read.ap_auto.i64" to="in_zeros_read" fromId="98" toId="13">
</dataflow>
<dataflow id="100" from="in_zeros" to="in_zeros_read" fromId="34" toId="13">
</dataflow>
<dataflow id="101" from="StgValue_51" to="inc50" fromId="51" toId="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="102" from="br_ln9" to="inc50" fromId="14" toId="15">
</dataflow>
<dataflow id="103" from="add_ln21" to="inc50" fromId="17" toId="15">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="last_1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="104" from="br_ln25" to="inc50" fromId="21" toId="15">
<BackEdge/>
</dataflow>
<dataflow id="106" from="StgValue_105" to="last" fromId="105" toId="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="107" from="br_ln9" to="last" fromId="14" toId="16">
</dataflow>
<dataflow id="108" from="last_1" to="last" fromId="20" toId="16">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="last_1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="109" from="br_ln25" to="last" fromId="21" toId="16">
<BackEdge/>
</dataflow>
<dataflow id="110" from="inc50" to="add_ln21" fromId="15" toId="17">
</dataflow>
<dataflow id="111" from="StgValue_74" to="add_ln21" fromId="74" toId="17">
</dataflow>
<dataflow id="112" from="inc50" to="tmp_last_V" fromId="15" toId="18">
</dataflow>
<dataflow id="114" from="StgValue_113" to="tmp_last_V" fromId="113" toId="18">
</dataflow>
<dataflow id="116" from="_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A" to="write_ln304" fromId="115" toId="19">
</dataflow>
<dataflow id="117" from="out_stream_V_data_V" to="write_ln304" fromId="35" toId="19">
</dataflow>
<dataflow id="118" from="out_stream_V_keep_V" to="write_ln304" fromId="36" toId="19">
</dataflow>
<dataflow id="119" from="out_stream_V_strb_V" to="write_ln304" fromId="37" toId="19">
</dataflow>
<dataflow id="120" from="out_stream_V_last_V" to="write_ln304" fromId="38" toId="19">
</dataflow>
<dataflow id="121" from="in_zeros_read" to="write_ln304" fromId="13" toId="19">
</dataflow>
<dataflow id="123" from="StgValue_122" to="write_ln304" fromId="122" toId="19">
</dataflow>
<dataflow id="125" from="StgValue_124" to="write_ln304" fromId="124" toId="19">
</dataflow>
<dataflow id="126" from="tmp_last_V" to="write_ln304" fromId="18" toId="19">
</dataflow>
<dataflow id="127" from="tmp_last_V" to="last_1" fromId="18" toId="20">
</dataflow>
<dataflow id="128" from="last" to="last_1" fromId="16" toId="20">
</dataflow>
<dataflow id="129" from="last_1" to="br_ln25" fromId="20" toId="21">
</dataflow>
<dataflow id="131" from="_ssdm_op_SpecPipeline" to="specpipeline_ln8" fromId="130" toId="22">
</dataflow>
<dataflow id="132" from="StgValue_74" to="specpipeline_ln8" fromId="74" toId="22">
</dataflow>
<dataflow id="133" from="StgValue_51" to="specpipeline_ln8" fromId="51" toId="22">
</dataflow>
<dataflow id="134" from="StgValue_51" to="specpipeline_ln8" fromId="51" toId="22">
</dataflow>
<dataflow id="135" from="StgValue_51" to="specpipeline_ln8" fromId="51" toId="22">
</dataflow>
<dataflow id="136" from="empty_0" to="specpipeline_ln8" fromId="54" toId="22">
</dataflow>
<dataflow id="138" from="_ssdm_op_SpecLoopName" to="specloopname_ln8" fromId="137" toId="23">
</dataflow>
<dataflow id="140" from="empty_4" to="specloopname_ln8" fromId="139" toId="23">
</dataflow>
<dataflow id="141" from="_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A" to="write_ln304" fromId="115" toId="24">
</dataflow>
<dataflow id="142" from="out_stream_V_data_V" to="write_ln304" fromId="35" toId="24">
</dataflow>
<dataflow id="143" from="out_stream_V_keep_V" to="write_ln304" fromId="36" toId="24">
</dataflow>
<dataflow id="144" from="out_stream_V_strb_V" to="write_ln304" fromId="37" toId="24">
</dataflow>
<dataflow id="145" from="out_stream_V_last_V" to="write_ln304" fromId="38" toId="24">
</dataflow>
<dataflow id="146" from="in_zeros_read" to="write_ln304" fromId="13" toId="24">
</dataflow>
<dataflow id="147" from="StgValue_122" to="write_ln304" fromId="122" toId="24">
</dataflow>
<dataflow id="148" from="StgValue_124" to="write_ln304" fromId="124" toId="24">
</dataflow>
<dataflow id="149" from="tmp_last_V" to="write_ln304" fromId="18" toId="24">
</dataflow>
<dataflow id="150" from="last_1" to="StgValue_3" fromId="20" toId="3">
</dataflow>
<dataflow id="151" from="last_1" to="StgValue_2" fromId="20" toId="2">
</dataflow>
</dataflows>


</stg>
