# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_5.srcs/sources_1/imports/Lab5/DEBOUNCE.vhd" \
"../../../../project_5.srcs/sources_1/imports/Lab5/DISP_7_SEG_LAB5.vhd" \
"../../../../project_5.srcs/sources_1/imports/Lab5/PULSE_GEN.vhd" \
"../../../../project_5.srcs/sources_1/imports/Lab5/TRAFIC_LIGHT.vhd" \
"../../../../project_5.srcs/sources_1/new/CompletFeu.vhd" \

# Do not sort compile order
nosort
