
proj.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009aa0  080001c0  080001c0  000011c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000220  08009c60  08009c60  0000ac60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009e80  08009e80  0000b0cc  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08009e80  08009e80  0000ae80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009e88  08009e88  0000b0cc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009e88  08009e88  0000ae88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009e8c  08009e8c  0000ae8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000cc  20040000  08009e90  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000004e8  200400cc  08009f5c  0000b0cc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200405b4  08009f5c  0000b5b4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b0cc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001286b  00000000  00000000  0000b0fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002c38  00000000  00000000  0001d967  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001080  00000000  00000000  000205a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000ce6  00000000  00000000  00021620  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002abca  00000000  00000000  00022306  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00012d69  00000000  00000000  0004ced0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001060cf  00000000  00000000  0005fc39  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00165d08  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004b5c  00000000  00000000  00165d4c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000070  00000000  00000000  0016a8a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	@ (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	@ (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	@ (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	200400cc 	.word	0x200400cc
 80001dc:	00000000 	.word	0x00000000
 80001e0:	08009c48 	.word	0x08009c48

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	@ (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	@ (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	@ (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	200400d0 	.word	0x200400d0
 80001fc:	08009c48 	.word	0x08009c48

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_uldivmod>:
 80002a0:	b953      	cbnz	r3, 80002b8 <__aeabi_uldivmod+0x18>
 80002a2:	b94a      	cbnz	r2, 80002b8 <__aeabi_uldivmod+0x18>
 80002a4:	2900      	cmp	r1, #0
 80002a6:	bf08      	it	eq
 80002a8:	2800      	cmpeq	r0, #0
 80002aa:	bf1c      	itt	ne
 80002ac:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80002b0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80002b4:	f000 b988 	b.w	80005c8 <__aeabi_idiv0>
 80002b8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002bc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002c0:	f000 f806 	bl	80002d0 <__udivmoddi4>
 80002c4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002cc:	b004      	add	sp, #16
 80002ce:	4770      	bx	lr

080002d0 <__udivmoddi4>:
 80002d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002d4:	9d08      	ldr	r5, [sp, #32]
 80002d6:	468e      	mov	lr, r1
 80002d8:	4604      	mov	r4, r0
 80002da:	4688      	mov	r8, r1
 80002dc:	2b00      	cmp	r3, #0
 80002de:	d14a      	bne.n	8000376 <__udivmoddi4+0xa6>
 80002e0:	428a      	cmp	r2, r1
 80002e2:	4617      	mov	r7, r2
 80002e4:	d962      	bls.n	80003ac <__udivmoddi4+0xdc>
 80002e6:	fab2 f682 	clz	r6, r2
 80002ea:	b14e      	cbz	r6, 8000300 <__udivmoddi4+0x30>
 80002ec:	f1c6 0320 	rsb	r3, r6, #32
 80002f0:	fa01 f806 	lsl.w	r8, r1, r6
 80002f4:	fa20 f303 	lsr.w	r3, r0, r3
 80002f8:	40b7      	lsls	r7, r6
 80002fa:	ea43 0808 	orr.w	r8, r3, r8
 80002fe:	40b4      	lsls	r4, r6
 8000300:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000304:	fa1f fc87 	uxth.w	ip, r7
 8000308:	fbb8 f1fe 	udiv	r1, r8, lr
 800030c:	0c23      	lsrs	r3, r4, #16
 800030e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000312:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000316:	fb01 f20c 	mul.w	r2, r1, ip
 800031a:	429a      	cmp	r2, r3
 800031c:	d909      	bls.n	8000332 <__udivmoddi4+0x62>
 800031e:	18fb      	adds	r3, r7, r3
 8000320:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000324:	f080 80ea 	bcs.w	80004fc <__udivmoddi4+0x22c>
 8000328:	429a      	cmp	r2, r3
 800032a:	f240 80e7 	bls.w	80004fc <__udivmoddi4+0x22c>
 800032e:	3902      	subs	r1, #2
 8000330:	443b      	add	r3, r7
 8000332:	1a9a      	subs	r2, r3, r2
 8000334:	b2a3      	uxth	r3, r4
 8000336:	fbb2 f0fe 	udiv	r0, r2, lr
 800033a:	fb0e 2210 	mls	r2, lr, r0, r2
 800033e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000342:	fb00 fc0c 	mul.w	ip, r0, ip
 8000346:	459c      	cmp	ip, r3
 8000348:	d909      	bls.n	800035e <__udivmoddi4+0x8e>
 800034a:	18fb      	adds	r3, r7, r3
 800034c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000350:	f080 80d6 	bcs.w	8000500 <__udivmoddi4+0x230>
 8000354:	459c      	cmp	ip, r3
 8000356:	f240 80d3 	bls.w	8000500 <__udivmoddi4+0x230>
 800035a:	443b      	add	r3, r7
 800035c:	3802      	subs	r0, #2
 800035e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000362:	eba3 030c 	sub.w	r3, r3, ip
 8000366:	2100      	movs	r1, #0
 8000368:	b11d      	cbz	r5, 8000372 <__udivmoddi4+0xa2>
 800036a:	40f3      	lsrs	r3, r6
 800036c:	2200      	movs	r2, #0
 800036e:	e9c5 3200 	strd	r3, r2, [r5]
 8000372:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000376:	428b      	cmp	r3, r1
 8000378:	d905      	bls.n	8000386 <__udivmoddi4+0xb6>
 800037a:	b10d      	cbz	r5, 8000380 <__udivmoddi4+0xb0>
 800037c:	e9c5 0100 	strd	r0, r1, [r5]
 8000380:	2100      	movs	r1, #0
 8000382:	4608      	mov	r0, r1
 8000384:	e7f5      	b.n	8000372 <__udivmoddi4+0xa2>
 8000386:	fab3 f183 	clz	r1, r3
 800038a:	2900      	cmp	r1, #0
 800038c:	d146      	bne.n	800041c <__udivmoddi4+0x14c>
 800038e:	4573      	cmp	r3, lr
 8000390:	d302      	bcc.n	8000398 <__udivmoddi4+0xc8>
 8000392:	4282      	cmp	r2, r0
 8000394:	f200 8105 	bhi.w	80005a2 <__udivmoddi4+0x2d2>
 8000398:	1a84      	subs	r4, r0, r2
 800039a:	eb6e 0203 	sbc.w	r2, lr, r3
 800039e:	2001      	movs	r0, #1
 80003a0:	4690      	mov	r8, r2
 80003a2:	2d00      	cmp	r5, #0
 80003a4:	d0e5      	beq.n	8000372 <__udivmoddi4+0xa2>
 80003a6:	e9c5 4800 	strd	r4, r8, [r5]
 80003aa:	e7e2      	b.n	8000372 <__udivmoddi4+0xa2>
 80003ac:	2a00      	cmp	r2, #0
 80003ae:	f000 8090 	beq.w	80004d2 <__udivmoddi4+0x202>
 80003b2:	fab2 f682 	clz	r6, r2
 80003b6:	2e00      	cmp	r6, #0
 80003b8:	f040 80a4 	bne.w	8000504 <__udivmoddi4+0x234>
 80003bc:	1a8a      	subs	r2, r1, r2
 80003be:	0c03      	lsrs	r3, r0, #16
 80003c0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003c4:	b280      	uxth	r0, r0
 80003c6:	b2bc      	uxth	r4, r7
 80003c8:	2101      	movs	r1, #1
 80003ca:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ce:	fb0e 221c 	mls	r2, lr, ip, r2
 80003d2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003d6:	fb04 f20c 	mul.w	r2, r4, ip
 80003da:	429a      	cmp	r2, r3
 80003dc:	d907      	bls.n	80003ee <__udivmoddi4+0x11e>
 80003de:	18fb      	adds	r3, r7, r3
 80003e0:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 80003e4:	d202      	bcs.n	80003ec <__udivmoddi4+0x11c>
 80003e6:	429a      	cmp	r2, r3
 80003e8:	f200 80e0 	bhi.w	80005ac <__udivmoddi4+0x2dc>
 80003ec:	46c4      	mov	ip, r8
 80003ee:	1a9b      	subs	r3, r3, r2
 80003f0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003f4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003f8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003fc:	fb02 f404 	mul.w	r4, r2, r4
 8000400:	429c      	cmp	r4, r3
 8000402:	d907      	bls.n	8000414 <__udivmoddi4+0x144>
 8000404:	18fb      	adds	r3, r7, r3
 8000406:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 800040a:	d202      	bcs.n	8000412 <__udivmoddi4+0x142>
 800040c:	429c      	cmp	r4, r3
 800040e:	f200 80ca 	bhi.w	80005a6 <__udivmoddi4+0x2d6>
 8000412:	4602      	mov	r2, r0
 8000414:	1b1b      	subs	r3, r3, r4
 8000416:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800041a:	e7a5      	b.n	8000368 <__udivmoddi4+0x98>
 800041c:	f1c1 0620 	rsb	r6, r1, #32
 8000420:	408b      	lsls	r3, r1
 8000422:	fa22 f706 	lsr.w	r7, r2, r6
 8000426:	431f      	orrs	r7, r3
 8000428:	fa0e f401 	lsl.w	r4, lr, r1
 800042c:	fa20 f306 	lsr.w	r3, r0, r6
 8000430:	fa2e fe06 	lsr.w	lr, lr, r6
 8000434:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000438:	4323      	orrs	r3, r4
 800043a:	fa00 f801 	lsl.w	r8, r0, r1
 800043e:	fa1f fc87 	uxth.w	ip, r7
 8000442:	fbbe f0f9 	udiv	r0, lr, r9
 8000446:	0c1c      	lsrs	r4, r3, #16
 8000448:	fb09 ee10 	mls	lr, r9, r0, lr
 800044c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000450:	fb00 fe0c 	mul.w	lr, r0, ip
 8000454:	45a6      	cmp	lr, r4
 8000456:	fa02 f201 	lsl.w	r2, r2, r1
 800045a:	d909      	bls.n	8000470 <__udivmoddi4+0x1a0>
 800045c:	193c      	adds	r4, r7, r4
 800045e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000462:	f080 809c 	bcs.w	800059e <__udivmoddi4+0x2ce>
 8000466:	45a6      	cmp	lr, r4
 8000468:	f240 8099 	bls.w	800059e <__udivmoddi4+0x2ce>
 800046c:	3802      	subs	r0, #2
 800046e:	443c      	add	r4, r7
 8000470:	eba4 040e 	sub.w	r4, r4, lr
 8000474:	fa1f fe83 	uxth.w	lr, r3
 8000478:	fbb4 f3f9 	udiv	r3, r4, r9
 800047c:	fb09 4413 	mls	r4, r9, r3, r4
 8000480:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000484:	fb03 fc0c 	mul.w	ip, r3, ip
 8000488:	45a4      	cmp	ip, r4
 800048a:	d908      	bls.n	800049e <__udivmoddi4+0x1ce>
 800048c:	193c      	adds	r4, r7, r4
 800048e:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000492:	f080 8082 	bcs.w	800059a <__udivmoddi4+0x2ca>
 8000496:	45a4      	cmp	ip, r4
 8000498:	d97f      	bls.n	800059a <__udivmoddi4+0x2ca>
 800049a:	3b02      	subs	r3, #2
 800049c:	443c      	add	r4, r7
 800049e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004a2:	eba4 040c 	sub.w	r4, r4, ip
 80004a6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004aa:	4564      	cmp	r4, ip
 80004ac:	4673      	mov	r3, lr
 80004ae:	46e1      	mov	r9, ip
 80004b0:	d362      	bcc.n	8000578 <__udivmoddi4+0x2a8>
 80004b2:	d05f      	beq.n	8000574 <__udivmoddi4+0x2a4>
 80004b4:	b15d      	cbz	r5, 80004ce <__udivmoddi4+0x1fe>
 80004b6:	ebb8 0203 	subs.w	r2, r8, r3
 80004ba:	eb64 0409 	sbc.w	r4, r4, r9
 80004be:	fa04 f606 	lsl.w	r6, r4, r6
 80004c2:	fa22 f301 	lsr.w	r3, r2, r1
 80004c6:	431e      	orrs	r6, r3
 80004c8:	40cc      	lsrs	r4, r1
 80004ca:	e9c5 6400 	strd	r6, r4, [r5]
 80004ce:	2100      	movs	r1, #0
 80004d0:	e74f      	b.n	8000372 <__udivmoddi4+0xa2>
 80004d2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004d6:	0c01      	lsrs	r1, r0, #16
 80004d8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004dc:	b280      	uxth	r0, r0
 80004de:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004e2:	463b      	mov	r3, r7
 80004e4:	4638      	mov	r0, r7
 80004e6:	463c      	mov	r4, r7
 80004e8:	46b8      	mov	r8, r7
 80004ea:	46be      	mov	lr, r7
 80004ec:	2620      	movs	r6, #32
 80004ee:	fbb1 f1f7 	udiv	r1, r1, r7
 80004f2:	eba2 0208 	sub.w	r2, r2, r8
 80004f6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004fa:	e766      	b.n	80003ca <__udivmoddi4+0xfa>
 80004fc:	4601      	mov	r1, r0
 80004fe:	e718      	b.n	8000332 <__udivmoddi4+0x62>
 8000500:	4610      	mov	r0, r2
 8000502:	e72c      	b.n	800035e <__udivmoddi4+0x8e>
 8000504:	f1c6 0220 	rsb	r2, r6, #32
 8000508:	fa2e f302 	lsr.w	r3, lr, r2
 800050c:	40b7      	lsls	r7, r6
 800050e:	40b1      	lsls	r1, r6
 8000510:	fa20 f202 	lsr.w	r2, r0, r2
 8000514:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000518:	430a      	orrs	r2, r1
 800051a:	fbb3 f8fe 	udiv	r8, r3, lr
 800051e:	b2bc      	uxth	r4, r7
 8000520:	fb0e 3318 	mls	r3, lr, r8, r3
 8000524:	0c11      	lsrs	r1, r2, #16
 8000526:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800052a:	fb08 f904 	mul.w	r9, r8, r4
 800052e:	40b0      	lsls	r0, r6
 8000530:	4589      	cmp	r9, r1
 8000532:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000536:	b280      	uxth	r0, r0
 8000538:	d93e      	bls.n	80005b8 <__udivmoddi4+0x2e8>
 800053a:	1879      	adds	r1, r7, r1
 800053c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000540:	d201      	bcs.n	8000546 <__udivmoddi4+0x276>
 8000542:	4589      	cmp	r9, r1
 8000544:	d81f      	bhi.n	8000586 <__udivmoddi4+0x2b6>
 8000546:	eba1 0109 	sub.w	r1, r1, r9
 800054a:	fbb1 f9fe 	udiv	r9, r1, lr
 800054e:	fb09 f804 	mul.w	r8, r9, r4
 8000552:	fb0e 1119 	mls	r1, lr, r9, r1
 8000556:	b292      	uxth	r2, r2
 8000558:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800055c:	4542      	cmp	r2, r8
 800055e:	d229      	bcs.n	80005b4 <__udivmoddi4+0x2e4>
 8000560:	18ba      	adds	r2, r7, r2
 8000562:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000566:	d2c4      	bcs.n	80004f2 <__udivmoddi4+0x222>
 8000568:	4542      	cmp	r2, r8
 800056a:	d2c2      	bcs.n	80004f2 <__udivmoddi4+0x222>
 800056c:	f1a9 0102 	sub.w	r1, r9, #2
 8000570:	443a      	add	r2, r7
 8000572:	e7be      	b.n	80004f2 <__udivmoddi4+0x222>
 8000574:	45f0      	cmp	r8, lr
 8000576:	d29d      	bcs.n	80004b4 <__udivmoddi4+0x1e4>
 8000578:	ebbe 0302 	subs.w	r3, lr, r2
 800057c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000580:	3801      	subs	r0, #1
 8000582:	46e1      	mov	r9, ip
 8000584:	e796      	b.n	80004b4 <__udivmoddi4+0x1e4>
 8000586:	eba7 0909 	sub.w	r9, r7, r9
 800058a:	4449      	add	r1, r9
 800058c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000590:	fbb1 f9fe 	udiv	r9, r1, lr
 8000594:	fb09 f804 	mul.w	r8, r9, r4
 8000598:	e7db      	b.n	8000552 <__udivmoddi4+0x282>
 800059a:	4673      	mov	r3, lr
 800059c:	e77f      	b.n	800049e <__udivmoddi4+0x1ce>
 800059e:	4650      	mov	r0, sl
 80005a0:	e766      	b.n	8000470 <__udivmoddi4+0x1a0>
 80005a2:	4608      	mov	r0, r1
 80005a4:	e6fd      	b.n	80003a2 <__udivmoddi4+0xd2>
 80005a6:	443b      	add	r3, r7
 80005a8:	3a02      	subs	r2, #2
 80005aa:	e733      	b.n	8000414 <__udivmoddi4+0x144>
 80005ac:	f1ac 0c02 	sub.w	ip, ip, #2
 80005b0:	443b      	add	r3, r7
 80005b2:	e71c      	b.n	80003ee <__udivmoddi4+0x11e>
 80005b4:	4649      	mov	r1, r9
 80005b6:	e79c      	b.n	80004f2 <__udivmoddi4+0x222>
 80005b8:	eba1 0109 	sub.w	r1, r1, r9
 80005bc:	46c4      	mov	ip, r8
 80005be:	fbb1 f9fe 	udiv	r9, r1, lr
 80005c2:	fb09 f804 	mul.w	r8, r9, r4
 80005c6:	e7c4      	b.n	8000552 <__udivmoddi4+0x282>

080005c8 <__aeabi_idiv0>:
 80005c8:	4770      	bx	lr
 80005ca:	bf00      	nop

080005cc <default_ip_assign>:

/* Parse message as OFFER and ACK and NACK from DHCP server.*/
int8_t   parseDHCPCMSG(void);

/* The default handler of ip assign first */
void default_ip_assign(void) {
 80005cc:	b580      	push	{r7, lr}
 80005ce:	af00      	add	r7, sp, #0
    setSIPR(DHCP_allocated_ip);
 80005d0:	2204      	movs	r2, #4
 80005d2:	4909      	ldr	r1, [pc, #36]	@ (80005f8 <default_ip_assign+0x2c>)
 80005d4:	f44f 6070 	mov.w	r0, #3840	@ 0xf00
 80005d8:	f003 fd42 	bl	8004060 <WIZCHIP_WRITE_BUF>
    setSUBR(DHCP_allocated_sn);
 80005dc:	2204      	movs	r2, #4
 80005de:	4907      	ldr	r1, [pc, #28]	@ (80005fc <default_ip_assign+0x30>)
 80005e0:	f44f 60a0 	mov.w	r0, #1280	@ 0x500
 80005e4:	f003 fd3c 	bl	8004060 <WIZCHIP_WRITE_BUF>
    setGAR (DHCP_allocated_gw);
 80005e8:	2204      	movs	r2, #4
 80005ea:	4905      	ldr	r1, [pc, #20]	@ (8000600 <default_ip_assign+0x34>)
 80005ec:	f44f 7080 	mov.w	r0, #256	@ 0x100
 80005f0:	f003 fd36 	bl	8004060 <WIZCHIP_WRITE_BUF>
}
 80005f4:	bf00      	nop
 80005f6:	bd80      	pop	{r7, pc}
 80005f8:	200400f8 	.word	0x200400f8
 80005fc:	20040100 	.word	0x20040100
 8000600:	200400fc 	.word	0x200400fc

08000604 <default_ip_update>:

/* The default handler of ip changed */
void default_ip_update(void) {
 8000604:	b580      	push	{r7, lr}
 8000606:	af00      	add	r7, sp, #0
    CHIPUNLOCK();
    setSYCR0(SYCR0_RST);
    CHIPLOCK();
    getSYSR();
#else
    setMR(MR_RST);
 8000608:	2180      	movs	r1, #128	@ 0x80
 800060a:	2000      	movs	r0, #0
 800060c:	f003 fc7a 	bl	8003f04 <WIZCHIP_WRITE>
    getMR(); // for delay
 8000610:	2000      	movs	r0, #0
 8000612:	f003 fc2b 	bl	8003e6c <WIZCHIP_READ>
#endif
#else
    setMR(MR_RST);
    getMR(); // for delay
#endif
    default_ip_assign();
 8000616:	f7ff ffd9 	bl	80005cc <default_ip_assign>
#if _WIZCHIP_ == W6100
    NETUNLOCK();
    setSHAR(DHCP_CHADDR);
    NETLOCK();
#else
    setSHAR(DHCP_CHADDR);
 800061a:	2206      	movs	r2, #6
 800061c:	4903      	ldr	r1, [pc, #12]	@ (800062c <default_ip_update+0x28>)
 800061e:	f44f 6010 	mov.w	r0, #2304	@ 0x900
 8000622:	f003 fd1d 	bl	8004060 <WIZCHIP_WRITE_BUF>
#endif
}
 8000626:	bf00      	nop
 8000628:	bd80      	pop	{r7, pc}
 800062a:	bf00      	nop
 800062c:	20040118 	.word	0x20040118

08000630 <default_ip_conflict>:

/* The default handler of ip changed */
void default_ip_conflict(void) {
 8000630:	b580      	push	{r7, lr}
 8000632:	af00      	add	r7, sp, #0
    CHIPUNLOCK();
    setSYCR0(SYCR0_RST);
    CHIPLOCK();
    getSYSR();
#else
    setMR(MR_RST);
 8000634:	2180      	movs	r1, #128	@ 0x80
 8000636:	2000      	movs	r0, #0
 8000638:	f003 fc64 	bl	8003f04 <WIZCHIP_WRITE>
    getMR(); // for delay
 800063c:	2000      	movs	r0, #0
 800063e:	f003 fc15 	bl	8003e6c <WIZCHIP_READ>
#if _WIZCHIP_ == W6100
    NETUNLOCK();
    setSHAR(DHCP_CHADDR);
    NETLOCK();
#else
    setSHAR(DHCP_CHADDR);
 8000642:	2206      	movs	r2, #6
 8000644:	4903      	ldr	r1, [pc, #12]	@ (8000654 <default_ip_conflict+0x24>)
 8000646:	f44f 6010 	mov.w	r0, #2304	@ 0x900
 800064a:	f003 fd09 	bl	8004060 <WIZCHIP_WRITE_BUF>
#endif
}
 800064e:	bf00      	nop
 8000650:	bd80      	pop	{r7, pc}
 8000652:	bf00      	nop
 8000654:	20040118 	.word	0x20040118

08000658 <makeDHCPMSG>:
        dhcp_ip_conflict = ip_conflict;
    }
}

/* make the common DHCP message */
void makeDHCPMSG(void) {
 8000658:	b580      	push	{r7, lr}
 800065a:	b084      	sub	sp, #16
 800065c:	af00      	add	r7, sp, #0
    uint8_t  bk_mac[6];
    uint8_t* ptmp;
    uint8_t  i;
    getSHAR(bk_mac);
 800065e:	463b      	mov	r3, r7
 8000660:	2206      	movs	r2, #6
 8000662:	4619      	mov	r1, r3
 8000664:	f44f 6010 	mov.w	r0, #2304	@ 0x900
 8000668:	f003 fc9a 	bl	8003fa0 <WIZCHIP_READ_BUF>
    pDHCPMSG->op      = DHCP_BOOTREQUEST;
 800066c:	4b72      	ldr	r3, [pc, #456]	@ (8000838 <makeDHCPMSG+0x1e0>)
 800066e:	681b      	ldr	r3, [r3, #0]
 8000670:	2201      	movs	r2, #1
 8000672:	701a      	strb	r2, [r3, #0]
    pDHCPMSG->htype   = DHCP_HTYPE10MB;
 8000674:	4b70      	ldr	r3, [pc, #448]	@ (8000838 <makeDHCPMSG+0x1e0>)
 8000676:	681b      	ldr	r3, [r3, #0]
 8000678:	2201      	movs	r2, #1
 800067a:	705a      	strb	r2, [r3, #1]
    pDHCPMSG->hlen    = DHCP_HLENETHERNET;
 800067c:	4b6e      	ldr	r3, [pc, #440]	@ (8000838 <makeDHCPMSG+0x1e0>)
 800067e:	681b      	ldr	r3, [r3, #0]
 8000680:	2206      	movs	r2, #6
 8000682:	709a      	strb	r2, [r3, #2]
    pDHCPMSG->hops    = DHCP_HOPS;
 8000684:	4b6c      	ldr	r3, [pc, #432]	@ (8000838 <makeDHCPMSG+0x1e0>)
 8000686:	681b      	ldr	r3, [r3, #0]
 8000688:	2200      	movs	r2, #0
 800068a:	70da      	strb	r2, [r3, #3]
    ptmp              = (uint8_t*)(&pDHCPMSG->xid);
 800068c:	4b6a      	ldr	r3, [pc, #424]	@ (8000838 <makeDHCPMSG+0x1e0>)
 800068e:	681b      	ldr	r3, [r3, #0]
 8000690:	3304      	adds	r3, #4
 8000692:	60bb      	str	r3, [r7, #8]
    *(ptmp + 0)         = (uint8_t)((DHCP_XID & 0xFF000000) >> 24);
 8000694:	4b69      	ldr	r3, [pc, #420]	@ (800083c <makeDHCPMSG+0x1e4>)
 8000696:	681b      	ldr	r3, [r3, #0]
 8000698:	0e1b      	lsrs	r3, r3, #24
 800069a:	b2da      	uxtb	r2, r3
 800069c:	68bb      	ldr	r3, [r7, #8]
 800069e:	701a      	strb	r2, [r3, #0]
    *(ptmp + 1)         = (uint8_t)((DHCP_XID & 0x00FF0000) >> 16);
 80006a0:	4b66      	ldr	r3, [pc, #408]	@ (800083c <makeDHCPMSG+0x1e4>)
 80006a2:	681b      	ldr	r3, [r3, #0]
 80006a4:	0c1a      	lsrs	r2, r3, #16
 80006a6:	68bb      	ldr	r3, [r7, #8]
 80006a8:	3301      	adds	r3, #1
 80006aa:	b2d2      	uxtb	r2, r2
 80006ac:	701a      	strb	r2, [r3, #0]
    *(ptmp + 2)         = (uint8_t)((DHCP_XID & 0x0000FF00) >>  8);
 80006ae:	4b63      	ldr	r3, [pc, #396]	@ (800083c <makeDHCPMSG+0x1e4>)
 80006b0:	681b      	ldr	r3, [r3, #0]
 80006b2:	0a1a      	lsrs	r2, r3, #8
 80006b4:	68bb      	ldr	r3, [r7, #8]
 80006b6:	3302      	adds	r3, #2
 80006b8:	b2d2      	uxtb	r2, r2
 80006ba:	701a      	strb	r2, [r3, #0]
    *(ptmp + 3)         = (uint8_t)((DHCP_XID & 0x000000FF) >>  0);
 80006bc:	4b5f      	ldr	r3, [pc, #380]	@ (800083c <makeDHCPMSG+0x1e4>)
 80006be:	681a      	ldr	r2, [r3, #0]
 80006c0:	68bb      	ldr	r3, [r7, #8]
 80006c2:	3303      	adds	r3, #3
 80006c4:	b2d2      	uxtb	r2, r2
 80006c6:	701a      	strb	r2, [r3, #0]
    pDHCPMSG->secs    = DHCP_SECS;
 80006c8:	4b5b      	ldr	r3, [pc, #364]	@ (8000838 <makeDHCPMSG+0x1e0>)
 80006ca:	681b      	ldr	r3, [r3, #0]
 80006cc:	2200      	movs	r2, #0
 80006ce:	811a      	strh	r2, [r3, #8]
    ptmp              = (uint8_t*)(&pDHCPMSG->flags);
 80006d0:	4b59      	ldr	r3, [pc, #356]	@ (8000838 <makeDHCPMSG+0x1e0>)
 80006d2:	681b      	ldr	r3, [r3, #0]
 80006d4:	330a      	adds	r3, #10
 80006d6:	60bb      	str	r3, [r7, #8]
    *(ptmp + 0)         = (uint8_t)((DHCP_FLAGSBROADCAST & 0xFF00) >> 8);
 80006d8:	68bb      	ldr	r3, [r7, #8]
 80006da:	2280      	movs	r2, #128	@ 0x80
 80006dc:	701a      	strb	r2, [r3, #0]
    *(ptmp + 1)         = (uint8_t)((DHCP_FLAGSBROADCAST & 0x00FF) >> 0);
 80006de:	68bb      	ldr	r3, [r7, #8]
 80006e0:	3301      	adds	r3, #1
 80006e2:	2200      	movs	r2, #0
 80006e4:	701a      	strb	r2, [r3, #0]

    pDHCPMSG->ciaddr[0] = 0;
 80006e6:	4b54      	ldr	r3, [pc, #336]	@ (8000838 <makeDHCPMSG+0x1e0>)
 80006e8:	681b      	ldr	r3, [r3, #0]
 80006ea:	2200      	movs	r2, #0
 80006ec:	731a      	strb	r2, [r3, #12]
    pDHCPMSG->ciaddr[1] = 0;
 80006ee:	4b52      	ldr	r3, [pc, #328]	@ (8000838 <makeDHCPMSG+0x1e0>)
 80006f0:	681b      	ldr	r3, [r3, #0]
 80006f2:	2200      	movs	r2, #0
 80006f4:	735a      	strb	r2, [r3, #13]
    pDHCPMSG->ciaddr[2] = 0;
 80006f6:	4b50      	ldr	r3, [pc, #320]	@ (8000838 <makeDHCPMSG+0x1e0>)
 80006f8:	681b      	ldr	r3, [r3, #0]
 80006fa:	2200      	movs	r2, #0
 80006fc:	739a      	strb	r2, [r3, #14]
    pDHCPMSG->ciaddr[3] = 0;
 80006fe:	4b4e      	ldr	r3, [pc, #312]	@ (8000838 <makeDHCPMSG+0x1e0>)
 8000700:	681b      	ldr	r3, [r3, #0]
 8000702:	2200      	movs	r2, #0
 8000704:	73da      	strb	r2, [r3, #15]

    pDHCPMSG->yiaddr[0] = 0;
 8000706:	4b4c      	ldr	r3, [pc, #304]	@ (8000838 <makeDHCPMSG+0x1e0>)
 8000708:	681b      	ldr	r3, [r3, #0]
 800070a:	2200      	movs	r2, #0
 800070c:	741a      	strb	r2, [r3, #16]
    pDHCPMSG->yiaddr[1] = 0;
 800070e:	4b4a      	ldr	r3, [pc, #296]	@ (8000838 <makeDHCPMSG+0x1e0>)
 8000710:	681b      	ldr	r3, [r3, #0]
 8000712:	2200      	movs	r2, #0
 8000714:	745a      	strb	r2, [r3, #17]
    pDHCPMSG->yiaddr[2] = 0;
 8000716:	4b48      	ldr	r3, [pc, #288]	@ (8000838 <makeDHCPMSG+0x1e0>)
 8000718:	681b      	ldr	r3, [r3, #0]
 800071a:	2200      	movs	r2, #0
 800071c:	749a      	strb	r2, [r3, #18]
    pDHCPMSG->yiaddr[3] = 0;
 800071e:	4b46      	ldr	r3, [pc, #280]	@ (8000838 <makeDHCPMSG+0x1e0>)
 8000720:	681b      	ldr	r3, [r3, #0]
 8000722:	2200      	movs	r2, #0
 8000724:	74da      	strb	r2, [r3, #19]

    pDHCPMSG->siaddr[0] = 0;
 8000726:	4b44      	ldr	r3, [pc, #272]	@ (8000838 <makeDHCPMSG+0x1e0>)
 8000728:	681b      	ldr	r3, [r3, #0]
 800072a:	2200      	movs	r2, #0
 800072c:	751a      	strb	r2, [r3, #20]
    pDHCPMSG->siaddr[1] = 0;
 800072e:	4b42      	ldr	r3, [pc, #264]	@ (8000838 <makeDHCPMSG+0x1e0>)
 8000730:	681b      	ldr	r3, [r3, #0]
 8000732:	2200      	movs	r2, #0
 8000734:	755a      	strb	r2, [r3, #21]
    pDHCPMSG->siaddr[2] = 0;
 8000736:	4b40      	ldr	r3, [pc, #256]	@ (8000838 <makeDHCPMSG+0x1e0>)
 8000738:	681b      	ldr	r3, [r3, #0]
 800073a:	2200      	movs	r2, #0
 800073c:	759a      	strb	r2, [r3, #22]
    pDHCPMSG->siaddr[3] = 0;
 800073e:	4b3e      	ldr	r3, [pc, #248]	@ (8000838 <makeDHCPMSG+0x1e0>)
 8000740:	681b      	ldr	r3, [r3, #0]
 8000742:	2200      	movs	r2, #0
 8000744:	75da      	strb	r2, [r3, #23]

    pDHCPMSG->giaddr[0] = 0;
 8000746:	4b3c      	ldr	r3, [pc, #240]	@ (8000838 <makeDHCPMSG+0x1e0>)
 8000748:	681b      	ldr	r3, [r3, #0]
 800074a:	2200      	movs	r2, #0
 800074c:	761a      	strb	r2, [r3, #24]
    pDHCPMSG->giaddr[1] = 0;
 800074e:	4b3a      	ldr	r3, [pc, #232]	@ (8000838 <makeDHCPMSG+0x1e0>)
 8000750:	681b      	ldr	r3, [r3, #0]
 8000752:	2200      	movs	r2, #0
 8000754:	765a      	strb	r2, [r3, #25]
    pDHCPMSG->giaddr[2] = 0;
 8000756:	4b38      	ldr	r3, [pc, #224]	@ (8000838 <makeDHCPMSG+0x1e0>)
 8000758:	681b      	ldr	r3, [r3, #0]
 800075a:	2200      	movs	r2, #0
 800075c:	769a      	strb	r2, [r3, #26]
    pDHCPMSG->giaddr[3] = 0;
 800075e:	4b36      	ldr	r3, [pc, #216]	@ (8000838 <makeDHCPMSG+0x1e0>)
 8000760:	681b      	ldr	r3, [r3, #0]
 8000762:	2200      	movs	r2, #0
 8000764:	76da      	strb	r2, [r3, #27]

    pDHCPMSG->chaddr[0] = DHCP_CHADDR[0];
 8000766:	4b34      	ldr	r3, [pc, #208]	@ (8000838 <makeDHCPMSG+0x1e0>)
 8000768:	681b      	ldr	r3, [r3, #0]
 800076a:	4a35      	ldr	r2, [pc, #212]	@ (8000840 <makeDHCPMSG+0x1e8>)
 800076c:	7812      	ldrb	r2, [r2, #0]
 800076e:	771a      	strb	r2, [r3, #28]
    pDHCPMSG->chaddr[1] = DHCP_CHADDR[1];
 8000770:	4b31      	ldr	r3, [pc, #196]	@ (8000838 <makeDHCPMSG+0x1e0>)
 8000772:	681b      	ldr	r3, [r3, #0]
 8000774:	4a32      	ldr	r2, [pc, #200]	@ (8000840 <makeDHCPMSG+0x1e8>)
 8000776:	7852      	ldrb	r2, [r2, #1]
 8000778:	775a      	strb	r2, [r3, #29]
    pDHCPMSG->chaddr[2] = DHCP_CHADDR[2];
 800077a:	4b2f      	ldr	r3, [pc, #188]	@ (8000838 <makeDHCPMSG+0x1e0>)
 800077c:	681b      	ldr	r3, [r3, #0]
 800077e:	4a30      	ldr	r2, [pc, #192]	@ (8000840 <makeDHCPMSG+0x1e8>)
 8000780:	7892      	ldrb	r2, [r2, #2]
 8000782:	779a      	strb	r2, [r3, #30]
    pDHCPMSG->chaddr[3] = DHCP_CHADDR[3];
 8000784:	4b2c      	ldr	r3, [pc, #176]	@ (8000838 <makeDHCPMSG+0x1e0>)
 8000786:	681b      	ldr	r3, [r3, #0]
 8000788:	4a2d      	ldr	r2, [pc, #180]	@ (8000840 <makeDHCPMSG+0x1e8>)
 800078a:	78d2      	ldrb	r2, [r2, #3]
 800078c:	77da      	strb	r2, [r3, #31]
    pDHCPMSG->chaddr[4] = DHCP_CHADDR[4];
 800078e:	4b2a      	ldr	r3, [pc, #168]	@ (8000838 <makeDHCPMSG+0x1e0>)
 8000790:	681b      	ldr	r3, [r3, #0]
 8000792:	4a2b      	ldr	r2, [pc, #172]	@ (8000840 <makeDHCPMSG+0x1e8>)
 8000794:	7912      	ldrb	r2, [r2, #4]
 8000796:	f883 2020 	strb.w	r2, [r3, #32]
    pDHCPMSG->chaddr[5] = DHCP_CHADDR[5];
 800079a:	4b27      	ldr	r3, [pc, #156]	@ (8000838 <makeDHCPMSG+0x1e0>)
 800079c:	681b      	ldr	r3, [r3, #0]
 800079e:	4a28      	ldr	r2, [pc, #160]	@ (8000840 <makeDHCPMSG+0x1e8>)
 80007a0:	7952      	ldrb	r2, [r2, #5]
 80007a2:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    for (i = 6; i < 16; i++) {
 80007a6:	2306      	movs	r3, #6
 80007a8:	73fb      	strb	r3, [r7, #15]
 80007aa:	e008      	b.n	80007be <makeDHCPMSG+0x166>
        pDHCPMSG->chaddr[i] = 0;
 80007ac:	4b22      	ldr	r3, [pc, #136]	@ (8000838 <makeDHCPMSG+0x1e0>)
 80007ae:	681a      	ldr	r2, [r3, #0]
 80007b0:	7bfb      	ldrb	r3, [r7, #15]
 80007b2:	4413      	add	r3, r2
 80007b4:	2200      	movs	r2, #0
 80007b6:	771a      	strb	r2, [r3, #28]
    for (i = 6; i < 16; i++) {
 80007b8:	7bfb      	ldrb	r3, [r7, #15]
 80007ba:	3301      	adds	r3, #1
 80007bc:	73fb      	strb	r3, [r7, #15]
 80007be:	7bfb      	ldrb	r3, [r7, #15]
 80007c0:	2b0f      	cmp	r3, #15
 80007c2:	d9f3      	bls.n	80007ac <makeDHCPMSG+0x154>
    }
    for (i = 0; i < 64; i++) {
 80007c4:	2300      	movs	r3, #0
 80007c6:	73fb      	strb	r3, [r7, #15]
 80007c8:	e009      	b.n	80007de <makeDHCPMSG+0x186>
        pDHCPMSG->sname[i]  = 0;
 80007ca:	4b1b      	ldr	r3, [pc, #108]	@ (8000838 <makeDHCPMSG+0x1e0>)
 80007cc:	681a      	ldr	r2, [r3, #0]
 80007ce:	7bfb      	ldrb	r3, [r7, #15]
 80007d0:	4413      	add	r3, r2
 80007d2:	2200      	movs	r2, #0
 80007d4:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
    for (i = 0; i < 64; i++) {
 80007d8:	7bfb      	ldrb	r3, [r7, #15]
 80007da:	3301      	adds	r3, #1
 80007dc:	73fb      	strb	r3, [r7, #15]
 80007de:	7bfb      	ldrb	r3, [r7, #15]
 80007e0:	2b3f      	cmp	r3, #63	@ 0x3f
 80007e2:	d9f2      	bls.n	80007ca <makeDHCPMSG+0x172>
    }
    for (i = 0; i < 128; i++) {
 80007e4:	2300      	movs	r3, #0
 80007e6:	73fb      	strb	r3, [r7, #15]
 80007e8:	e009      	b.n	80007fe <makeDHCPMSG+0x1a6>
        pDHCPMSG->file[i]   = 0;
 80007ea:	4b13      	ldr	r3, [pc, #76]	@ (8000838 <makeDHCPMSG+0x1e0>)
 80007ec:	681a      	ldr	r2, [r3, #0]
 80007ee:	7bfb      	ldrb	r3, [r7, #15]
 80007f0:	4413      	add	r3, r2
 80007f2:	2200      	movs	r2, #0
 80007f4:	f883 206c 	strb.w	r2, [r3, #108]	@ 0x6c
    for (i = 0; i < 128; i++) {
 80007f8:	7bfb      	ldrb	r3, [r7, #15]
 80007fa:	3301      	adds	r3, #1
 80007fc:	73fb      	strb	r3, [r7, #15]
 80007fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000802:	2b00      	cmp	r3, #0
 8000804:	daf1      	bge.n	80007ea <makeDHCPMSG+0x192>
    }

    // MAGIC_COOKIE
    pDHCPMSG->OPT[0] = (uint8_t)((MAGIC_COOKIE & 0xFF000000) >> 24);
 8000806:	4b0c      	ldr	r3, [pc, #48]	@ (8000838 <makeDHCPMSG+0x1e0>)
 8000808:	681b      	ldr	r3, [r3, #0]
 800080a:	2263      	movs	r2, #99	@ 0x63
 800080c:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
    pDHCPMSG->OPT[1] = (uint8_t)((MAGIC_COOKIE & 0x00FF0000) >> 16);
 8000810:	4b09      	ldr	r3, [pc, #36]	@ (8000838 <makeDHCPMSG+0x1e0>)
 8000812:	681b      	ldr	r3, [r3, #0]
 8000814:	2282      	movs	r2, #130	@ 0x82
 8000816:	f883 20ed 	strb.w	r2, [r3, #237]	@ 0xed
    pDHCPMSG->OPT[2] = (uint8_t)((MAGIC_COOKIE & 0x0000FF00) >>  8);
 800081a:	4b07      	ldr	r3, [pc, #28]	@ (8000838 <makeDHCPMSG+0x1e0>)
 800081c:	681b      	ldr	r3, [r3, #0]
 800081e:	2253      	movs	r2, #83	@ 0x53
 8000820:	f883 20ee 	strb.w	r2, [r3, #238]	@ 0xee
    pDHCPMSG->OPT[3] = (uint8_t) (MAGIC_COOKIE & 0x000000FF) >>  0;
 8000824:	4b04      	ldr	r3, [pc, #16]	@ (8000838 <makeDHCPMSG+0x1e0>)
 8000826:	681b      	ldr	r3, [r3, #0]
 8000828:	2263      	movs	r2, #99	@ 0x63
 800082a:	f883 20ef 	strb.w	r2, [r3, #239]	@ 0xef
}
 800082e:	bf00      	nop
 8000830:	3710      	adds	r7, #16
 8000832:	46bd      	mov	sp, r7
 8000834:	bd80      	pop	{r7, pc}
 8000836:	bf00      	nop
 8000838:	20040114 	.word	0x20040114
 800083c:	20040110 	.word	0x20040110
 8000840:	20040118 	.word	0x20040118

08000844 <send_DHCP_DISCOVER>:

/* SEND DHCP DISCOVER */
void send_DHCP_DISCOVER(void) {
 8000844:	b5b0      	push	{r4, r5, r7, lr}
 8000846:	b084      	sub	sp, #16
 8000848:	af02      	add	r7, sp, #8
    uint16_t i;
    uint8_t ip[4];
    uint16_t k = 0;
 800084a:	2300      	movs	r3, #0
 800084c:	80bb      	strh	r3, [r7, #4]

    makeDHCPMSG();
 800084e:	f7ff ff03 	bl	8000658 <makeDHCPMSG>
    DHCP_SIP[0] = 0;
 8000852:	4b56      	ldr	r3, [pc, #344]	@ (80009ac <send_DHCP_DISCOVER+0x168>)
 8000854:	2200      	movs	r2, #0
 8000856:	701a      	strb	r2, [r3, #0]
    DHCP_SIP[1] = 0;
 8000858:	4b54      	ldr	r3, [pc, #336]	@ (80009ac <send_DHCP_DISCOVER+0x168>)
 800085a:	2200      	movs	r2, #0
 800085c:	705a      	strb	r2, [r3, #1]
    DHCP_SIP[2] = 0;
 800085e:	4b53      	ldr	r3, [pc, #332]	@ (80009ac <send_DHCP_DISCOVER+0x168>)
 8000860:	2200      	movs	r2, #0
 8000862:	709a      	strb	r2, [r3, #2]
    DHCP_SIP[3] = 0;
 8000864:	4b51      	ldr	r3, [pc, #324]	@ (80009ac <send_DHCP_DISCOVER+0x168>)
 8000866:	2200      	movs	r2, #0
 8000868:	70da      	strb	r2, [r3, #3]
    DHCP_REAL_SIP[0] = 0;
 800086a:	4b51      	ldr	r3, [pc, #324]	@ (80009b0 <send_DHCP_DISCOVER+0x16c>)
 800086c:	2200      	movs	r2, #0
 800086e:	701a      	strb	r2, [r3, #0]
    DHCP_REAL_SIP[1] = 0;
 8000870:	4b4f      	ldr	r3, [pc, #316]	@ (80009b0 <send_DHCP_DISCOVER+0x16c>)
 8000872:	2200      	movs	r2, #0
 8000874:	705a      	strb	r2, [r3, #1]
    DHCP_REAL_SIP[2] = 0;
 8000876:	4b4e      	ldr	r3, [pc, #312]	@ (80009b0 <send_DHCP_DISCOVER+0x16c>)
 8000878:	2200      	movs	r2, #0
 800087a:	709a      	strb	r2, [r3, #2]
    DHCP_REAL_SIP[3] = 0;
 800087c:	4b4c      	ldr	r3, [pc, #304]	@ (80009b0 <send_DHCP_DISCOVER+0x16c>)
 800087e:	2200      	movs	r2, #0
 8000880:	70da      	strb	r2, [r3, #3]

    k = 4;     // because MAGIC_COOKIE already made by makeDHCPMSG()
 8000882:	2304      	movs	r3, #4
 8000884:	80bb      	strh	r3, [r7, #4]

    // Option Request Param
    pDHCPMSG->OPT[k++] = dhcpMessageType;
 8000886:	4b4b      	ldr	r3, [pc, #300]	@ (80009b4 <send_DHCP_DISCOVER+0x170>)
 8000888:	681a      	ldr	r2, [r3, #0]
 800088a:	88bb      	ldrh	r3, [r7, #4]
 800088c:	1c59      	adds	r1, r3, #1
 800088e:	80b9      	strh	r1, [r7, #4]
 8000890:	4413      	add	r3, r2
 8000892:	2235      	movs	r2, #53	@ 0x35
 8000894:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
    pDHCPMSG->OPT[k++] = 0x01;
 8000898:	4b46      	ldr	r3, [pc, #280]	@ (80009b4 <send_DHCP_DISCOVER+0x170>)
 800089a:	681a      	ldr	r2, [r3, #0]
 800089c:	88bb      	ldrh	r3, [r7, #4]
 800089e:	1c59      	adds	r1, r3, #1
 80008a0:	80b9      	strh	r1, [r7, #4]
 80008a2:	4413      	add	r3, r2
 80008a4:	2201      	movs	r2, #1
 80008a6:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
    pDHCPMSG->OPT[k++] = DHCP_DISCOVER;
 80008aa:	4b42      	ldr	r3, [pc, #264]	@ (80009b4 <send_DHCP_DISCOVER+0x170>)
 80008ac:	681a      	ldr	r2, [r3, #0]
 80008ae:	88bb      	ldrh	r3, [r7, #4]
 80008b0:	1c59      	adds	r1, r3, #1
 80008b2:	80b9      	strh	r1, [r7, #4]
 80008b4:	4413      	add	r3, r2
 80008b6:	2201      	movs	r2, #1
 80008b8:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec

    // Client identifier
    pDHCPMSG->OPT[k++] = dhcpClientIdentifier;
 80008bc:	4b3d      	ldr	r3, [pc, #244]	@ (80009b4 <send_DHCP_DISCOVER+0x170>)
 80008be:	681a      	ldr	r2, [r3, #0]
 80008c0:	88bb      	ldrh	r3, [r7, #4]
 80008c2:	1c59      	adds	r1, r3, #1
 80008c4:	80b9      	strh	r1, [r7, #4]
 80008c6:	4413      	add	r3, r2
 80008c8:	223d      	movs	r2, #61	@ 0x3d
 80008ca:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
    pDHCPMSG->OPT[k++] = 0x07;
 80008ce:	4b39      	ldr	r3, [pc, #228]	@ (80009b4 <send_DHCP_DISCOVER+0x170>)
 80008d0:	681a      	ldr	r2, [r3, #0]
 80008d2:	88bb      	ldrh	r3, [r7, #4]
 80008d4:	1c59      	adds	r1, r3, #1
 80008d6:	80b9      	strh	r1, [r7, #4]
 80008d8:	4413      	add	r3, r2
 80008da:	2207      	movs	r2, #7
 80008dc:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
    pDHCPMSG->OPT[k++] = 0x01;
 80008e0:	4b34      	ldr	r3, [pc, #208]	@ (80009b4 <send_DHCP_DISCOVER+0x170>)
 80008e2:	681a      	ldr	r2, [r3, #0]
 80008e4:	88bb      	ldrh	r3, [r7, #4]
 80008e6:	1c59      	adds	r1, r3, #1
 80008e8:	80b9      	strh	r1, [r7, #4]
 80008ea:	4413      	add	r3, r2
 80008ec:	2201      	movs	r2, #1
 80008ee:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
    pDHCPMSG->OPT[k++] = DHCP_CHADDR[0];
 80008f2:	4b30      	ldr	r3, [pc, #192]	@ (80009b4 <send_DHCP_DISCOVER+0x170>)
 80008f4:	681a      	ldr	r2, [r3, #0]
 80008f6:	88bb      	ldrh	r3, [r7, #4]
 80008f8:	1c59      	adds	r1, r3, #1
 80008fa:	80b9      	strh	r1, [r7, #4]
 80008fc:	4618      	mov	r0, r3
 80008fe:	4b2e      	ldr	r3, [pc, #184]	@ (80009b8 <send_DHCP_DISCOVER+0x174>)
 8000900:	7819      	ldrb	r1, [r3, #0]
 8000902:	1813      	adds	r3, r2, r0
 8000904:	460a      	mov	r2, r1
 8000906:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
    pDHCPMSG->OPT[k++] = DHCP_CHADDR[1];
 800090a:	4b2a      	ldr	r3, [pc, #168]	@ (80009b4 <send_DHCP_DISCOVER+0x170>)
 800090c:	681a      	ldr	r2, [r3, #0]
 800090e:	88bb      	ldrh	r3, [r7, #4]
 8000910:	1c59      	adds	r1, r3, #1
 8000912:	80b9      	strh	r1, [r7, #4]
 8000914:	4618      	mov	r0, r3
 8000916:	4b28      	ldr	r3, [pc, #160]	@ (80009b8 <send_DHCP_DISCOVER+0x174>)
 8000918:	7859      	ldrb	r1, [r3, #1]
 800091a:	1813      	adds	r3, r2, r0
 800091c:	460a      	mov	r2, r1
 800091e:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
    pDHCPMSG->OPT[k++] = DHCP_CHADDR[2];
 8000922:	4b24      	ldr	r3, [pc, #144]	@ (80009b4 <send_DHCP_DISCOVER+0x170>)
 8000924:	681a      	ldr	r2, [r3, #0]
 8000926:	88bb      	ldrh	r3, [r7, #4]
 8000928:	1c59      	adds	r1, r3, #1
 800092a:	80b9      	strh	r1, [r7, #4]
 800092c:	4618      	mov	r0, r3
 800092e:	4b22      	ldr	r3, [pc, #136]	@ (80009b8 <send_DHCP_DISCOVER+0x174>)
 8000930:	7899      	ldrb	r1, [r3, #2]
 8000932:	1813      	adds	r3, r2, r0
 8000934:	460a      	mov	r2, r1
 8000936:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
    pDHCPMSG->OPT[k++] = DHCP_CHADDR[3];
 800093a:	4b1e      	ldr	r3, [pc, #120]	@ (80009b4 <send_DHCP_DISCOVER+0x170>)
 800093c:	681a      	ldr	r2, [r3, #0]
 800093e:	88bb      	ldrh	r3, [r7, #4]
 8000940:	1c59      	adds	r1, r3, #1
 8000942:	80b9      	strh	r1, [r7, #4]
 8000944:	4618      	mov	r0, r3
 8000946:	4b1c      	ldr	r3, [pc, #112]	@ (80009b8 <send_DHCP_DISCOVER+0x174>)
 8000948:	78d9      	ldrb	r1, [r3, #3]
 800094a:	1813      	adds	r3, r2, r0
 800094c:	460a      	mov	r2, r1
 800094e:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
    pDHCPMSG->OPT[k++] = DHCP_CHADDR[4];
 8000952:	4b18      	ldr	r3, [pc, #96]	@ (80009b4 <send_DHCP_DISCOVER+0x170>)
 8000954:	681a      	ldr	r2, [r3, #0]
 8000956:	88bb      	ldrh	r3, [r7, #4]
 8000958:	1c59      	adds	r1, r3, #1
 800095a:	80b9      	strh	r1, [r7, #4]
 800095c:	4618      	mov	r0, r3
 800095e:	4b16      	ldr	r3, [pc, #88]	@ (80009b8 <send_DHCP_DISCOVER+0x174>)
 8000960:	7919      	ldrb	r1, [r3, #4]
 8000962:	1813      	adds	r3, r2, r0
 8000964:	460a      	mov	r2, r1
 8000966:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
    pDHCPMSG->OPT[k++] = DHCP_CHADDR[5];
 800096a:	4b12      	ldr	r3, [pc, #72]	@ (80009b4 <send_DHCP_DISCOVER+0x170>)
 800096c:	681a      	ldr	r2, [r3, #0]
 800096e:	88bb      	ldrh	r3, [r7, #4]
 8000970:	1c59      	adds	r1, r3, #1
 8000972:	80b9      	strh	r1, [r7, #4]
 8000974:	4618      	mov	r0, r3
 8000976:	4b10      	ldr	r3, [pc, #64]	@ (80009b8 <send_DHCP_DISCOVER+0x174>)
 8000978:	7959      	ldrb	r1, [r3, #5]
 800097a:	1813      	adds	r3, r2, r0
 800097c:	460a      	mov	r2, r1
 800097e:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec

    // host name
    pDHCPMSG->OPT[k++] = hostName;
 8000982:	4b0c      	ldr	r3, [pc, #48]	@ (80009b4 <send_DHCP_DISCOVER+0x170>)
 8000984:	681a      	ldr	r2, [r3, #0]
 8000986:	88bb      	ldrh	r3, [r7, #4]
 8000988:	1c59      	adds	r1, r3, #1
 800098a:	80b9      	strh	r1, [r7, #4]
 800098c:	4413      	add	r3, r2
 800098e:	220c      	movs	r2, #12
 8000990:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
    pDHCPMSG->OPT[k++] = 0;          // fill zero length of hostname
 8000994:	4b07      	ldr	r3, [pc, #28]	@ (80009b4 <send_DHCP_DISCOVER+0x170>)
 8000996:	681a      	ldr	r2, [r3, #0]
 8000998:	88bb      	ldrh	r3, [r7, #4]
 800099a:	1c59      	adds	r1, r3, #1
 800099c:	80b9      	strh	r1, [r7, #4]
 800099e:	4413      	add	r3, r2
 80009a0:	2200      	movs	r2, #0
 80009a2:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
    for (i = 0 ; HOST_NAME[i] != 0; i++) {
 80009a6:	2300      	movs	r3, #0
 80009a8:	80fb      	strh	r3, [r7, #6]
 80009aa:	e017      	b.n	80009dc <send_DHCP_DISCOVER+0x198>
 80009ac:	200400ec 	.word	0x200400ec
 80009b0:	200400f0 	.word	0x200400f0
 80009b4:	20040114 	.word	0x20040114
 80009b8:	20040118 	.word	0x20040118
        pDHCPMSG->OPT[k++] = HOST_NAME[i];
 80009bc:	88f9      	ldrh	r1, [r7, #6]
 80009be:	4b80      	ldr	r3, [pc, #512]	@ (8000bc0 <send_DHCP_DISCOVER+0x37c>)
 80009c0:	681a      	ldr	r2, [r3, #0]
 80009c2:	88bb      	ldrh	r3, [r7, #4]
 80009c4:	1c58      	adds	r0, r3, #1
 80009c6:	80b8      	strh	r0, [r7, #4]
 80009c8:	4618      	mov	r0, r3
 80009ca:	4b7e      	ldr	r3, [pc, #504]	@ (8000bc4 <send_DHCP_DISCOVER+0x380>)
 80009cc:	5c59      	ldrb	r1, [r3, r1]
 80009ce:	1813      	adds	r3, r2, r0
 80009d0:	460a      	mov	r2, r1
 80009d2:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
    for (i = 0 ; HOST_NAME[i] != 0; i++) {
 80009d6:	88fb      	ldrh	r3, [r7, #6]
 80009d8:	3301      	adds	r3, #1
 80009da:	80fb      	strh	r3, [r7, #6]
 80009dc:	88fb      	ldrh	r3, [r7, #6]
 80009de:	4a79      	ldr	r2, [pc, #484]	@ (8000bc4 <send_DHCP_DISCOVER+0x380>)
 80009e0:	5cd3      	ldrb	r3, [r2, r3]
 80009e2:	2b00      	cmp	r3, #0
 80009e4:	d1ea      	bne.n	80009bc <send_DHCP_DISCOVER+0x178>
    }
    pDHCPMSG->OPT[k++] = NibbleToHex(DHCP_CHADDR[3] >> 4);
 80009e6:	4b78      	ldr	r3, [pc, #480]	@ (8000bc8 <send_DHCP_DISCOVER+0x384>)
 80009e8:	78db      	ldrb	r3, [r3, #3]
 80009ea:	091b      	lsrs	r3, r3, #4
 80009ec:	b2da      	uxtb	r2, r3
 80009ee:	4b74      	ldr	r3, [pc, #464]	@ (8000bc0 <send_DHCP_DISCOVER+0x37c>)
 80009f0:	681c      	ldr	r4, [r3, #0]
 80009f2:	88bb      	ldrh	r3, [r7, #4]
 80009f4:	1c59      	adds	r1, r3, #1
 80009f6:	80b9      	strh	r1, [r7, #4]
 80009f8:	461d      	mov	r5, r3
 80009fa:	4610      	mov	r0, r2
 80009fc:	f001 f952 	bl	8001ca4 <NibbleToHex>
 8000a00:	4603      	mov	r3, r0
 8000a02:	461a      	mov	r2, r3
 8000a04:	1963      	adds	r3, r4, r5
 8000a06:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
    pDHCPMSG->OPT[k++] = NibbleToHex(DHCP_CHADDR[3]);
 8000a0a:	4b6f      	ldr	r3, [pc, #444]	@ (8000bc8 <send_DHCP_DISCOVER+0x384>)
 8000a0c:	78da      	ldrb	r2, [r3, #3]
 8000a0e:	4b6c      	ldr	r3, [pc, #432]	@ (8000bc0 <send_DHCP_DISCOVER+0x37c>)
 8000a10:	681c      	ldr	r4, [r3, #0]
 8000a12:	88bb      	ldrh	r3, [r7, #4]
 8000a14:	1c59      	adds	r1, r3, #1
 8000a16:	80b9      	strh	r1, [r7, #4]
 8000a18:	461d      	mov	r5, r3
 8000a1a:	4610      	mov	r0, r2
 8000a1c:	f001 f942 	bl	8001ca4 <NibbleToHex>
 8000a20:	4603      	mov	r3, r0
 8000a22:	461a      	mov	r2, r3
 8000a24:	1963      	adds	r3, r4, r5
 8000a26:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
    pDHCPMSG->OPT[k++] = NibbleToHex(DHCP_CHADDR[4] >> 4);
 8000a2a:	4b67      	ldr	r3, [pc, #412]	@ (8000bc8 <send_DHCP_DISCOVER+0x384>)
 8000a2c:	791b      	ldrb	r3, [r3, #4]
 8000a2e:	091b      	lsrs	r3, r3, #4
 8000a30:	b2da      	uxtb	r2, r3
 8000a32:	4b63      	ldr	r3, [pc, #396]	@ (8000bc0 <send_DHCP_DISCOVER+0x37c>)
 8000a34:	681c      	ldr	r4, [r3, #0]
 8000a36:	88bb      	ldrh	r3, [r7, #4]
 8000a38:	1c59      	adds	r1, r3, #1
 8000a3a:	80b9      	strh	r1, [r7, #4]
 8000a3c:	461d      	mov	r5, r3
 8000a3e:	4610      	mov	r0, r2
 8000a40:	f001 f930 	bl	8001ca4 <NibbleToHex>
 8000a44:	4603      	mov	r3, r0
 8000a46:	461a      	mov	r2, r3
 8000a48:	1963      	adds	r3, r4, r5
 8000a4a:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
    pDHCPMSG->OPT[k++] = NibbleToHex(DHCP_CHADDR[4]);
 8000a4e:	4b5e      	ldr	r3, [pc, #376]	@ (8000bc8 <send_DHCP_DISCOVER+0x384>)
 8000a50:	791a      	ldrb	r2, [r3, #4]
 8000a52:	4b5b      	ldr	r3, [pc, #364]	@ (8000bc0 <send_DHCP_DISCOVER+0x37c>)
 8000a54:	681c      	ldr	r4, [r3, #0]
 8000a56:	88bb      	ldrh	r3, [r7, #4]
 8000a58:	1c59      	adds	r1, r3, #1
 8000a5a:	80b9      	strh	r1, [r7, #4]
 8000a5c:	461d      	mov	r5, r3
 8000a5e:	4610      	mov	r0, r2
 8000a60:	f001 f920 	bl	8001ca4 <NibbleToHex>
 8000a64:	4603      	mov	r3, r0
 8000a66:	461a      	mov	r2, r3
 8000a68:	1963      	adds	r3, r4, r5
 8000a6a:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
    pDHCPMSG->OPT[k++] = NibbleToHex(DHCP_CHADDR[5] >> 4);
 8000a6e:	4b56      	ldr	r3, [pc, #344]	@ (8000bc8 <send_DHCP_DISCOVER+0x384>)
 8000a70:	795b      	ldrb	r3, [r3, #5]
 8000a72:	091b      	lsrs	r3, r3, #4
 8000a74:	b2da      	uxtb	r2, r3
 8000a76:	4b52      	ldr	r3, [pc, #328]	@ (8000bc0 <send_DHCP_DISCOVER+0x37c>)
 8000a78:	681c      	ldr	r4, [r3, #0]
 8000a7a:	88bb      	ldrh	r3, [r7, #4]
 8000a7c:	1c59      	adds	r1, r3, #1
 8000a7e:	80b9      	strh	r1, [r7, #4]
 8000a80:	461d      	mov	r5, r3
 8000a82:	4610      	mov	r0, r2
 8000a84:	f001 f90e 	bl	8001ca4 <NibbleToHex>
 8000a88:	4603      	mov	r3, r0
 8000a8a:	461a      	mov	r2, r3
 8000a8c:	1963      	adds	r3, r4, r5
 8000a8e:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
    pDHCPMSG->OPT[k++] = NibbleToHex(DHCP_CHADDR[5]);
 8000a92:	4b4d      	ldr	r3, [pc, #308]	@ (8000bc8 <send_DHCP_DISCOVER+0x384>)
 8000a94:	795a      	ldrb	r2, [r3, #5]
 8000a96:	4b4a      	ldr	r3, [pc, #296]	@ (8000bc0 <send_DHCP_DISCOVER+0x37c>)
 8000a98:	681c      	ldr	r4, [r3, #0]
 8000a9a:	88bb      	ldrh	r3, [r7, #4]
 8000a9c:	1c59      	adds	r1, r3, #1
 8000a9e:	80b9      	strh	r1, [r7, #4]
 8000aa0:	461d      	mov	r5, r3
 8000aa2:	4610      	mov	r0, r2
 8000aa4:	f001 f8fe 	bl	8001ca4 <NibbleToHex>
 8000aa8:	4603      	mov	r3, r0
 8000aaa:	461a      	mov	r2, r3
 8000aac:	1963      	adds	r3, r4, r5
 8000aae:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
    pDHCPMSG->OPT[k - (i + 6 + 1)] = i + 6; // length of hostname
 8000ab2:	88fb      	ldrh	r3, [r7, #6]
 8000ab4:	b2d9      	uxtb	r1, r3
 8000ab6:	4b42      	ldr	r3, [pc, #264]	@ (8000bc0 <send_DHCP_DISCOVER+0x37c>)
 8000ab8:	681a      	ldr	r2, [r3, #0]
 8000aba:	88b8      	ldrh	r0, [r7, #4]
 8000abc:	88fb      	ldrh	r3, [r7, #6]
 8000abe:	3307      	adds	r3, #7
 8000ac0:	1ac3      	subs	r3, r0, r3
 8000ac2:	3106      	adds	r1, #6
 8000ac4:	b2c9      	uxtb	r1, r1
 8000ac6:	4413      	add	r3, r2
 8000ac8:	460a      	mov	r2, r1
 8000aca:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec

    pDHCPMSG->OPT[k++] = dhcpParamRequest;
 8000ace:	4b3c      	ldr	r3, [pc, #240]	@ (8000bc0 <send_DHCP_DISCOVER+0x37c>)
 8000ad0:	681a      	ldr	r2, [r3, #0]
 8000ad2:	88bb      	ldrh	r3, [r7, #4]
 8000ad4:	1c59      	adds	r1, r3, #1
 8000ad6:	80b9      	strh	r1, [r7, #4]
 8000ad8:	4413      	add	r3, r2
 8000ada:	2237      	movs	r2, #55	@ 0x37
 8000adc:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
    pDHCPMSG->OPT[k++] = 0x06;	// length of request
 8000ae0:	4b37      	ldr	r3, [pc, #220]	@ (8000bc0 <send_DHCP_DISCOVER+0x37c>)
 8000ae2:	681a      	ldr	r2, [r3, #0]
 8000ae4:	88bb      	ldrh	r3, [r7, #4]
 8000ae6:	1c59      	adds	r1, r3, #1
 8000ae8:	80b9      	strh	r1, [r7, #4]
 8000aea:	4413      	add	r3, r2
 8000aec:	2206      	movs	r2, #6
 8000aee:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
    pDHCPMSG->OPT[k++] = subnetMask;
 8000af2:	4b33      	ldr	r3, [pc, #204]	@ (8000bc0 <send_DHCP_DISCOVER+0x37c>)
 8000af4:	681a      	ldr	r2, [r3, #0]
 8000af6:	88bb      	ldrh	r3, [r7, #4]
 8000af8:	1c59      	adds	r1, r3, #1
 8000afa:	80b9      	strh	r1, [r7, #4]
 8000afc:	4413      	add	r3, r2
 8000afe:	2201      	movs	r2, #1
 8000b00:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
    pDHCPMSG->OPT[k++] = routersOnSubnet;
 8000b04:	4b2e      	ldr	r3, [pc, #184]	@ (8000bc0 <send_DHCP_DISCOVER+0x37c>)
 8000b06:	681a      	ldr	r2, [r3, #0]
 8000b08:	88bb      	ldrh	r3, [r7, #4]
 8000b0a:	1c59      	adds	r1, r3, #1
 8000b0c:	80b9      	strh	r1, [r7, #4]
 8000b0e:	4413      	add	r3, r2
 8000b10:	2203      	movs	r2, #3
 8000b12:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
    pDHCPMSG->OPT[k++] = dns;
 8000b16:	4b2a      	ldr	r3, [pc, #168]	@ (8000bc0 <send_DHCP_DISCOVER+0x37c>)
 8000b18:	681a      	ldr	r2, [r3, #0]
 8000b1a:	88bb      	ldrh	r3, [r7, #4]
 8000b1c:	1c59      	adds	r1, r3, #1
 8000b1e:	80b9      	strh	r1, [r7, #4]
 8000b20:	4413      	add	r3, r2
 8000b22:	2206      	movs	r2, #6
 8000b24:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
    pDHCPMSG->OPT[k++] = domainName;
 8000b28:	4b25      	ldr	r3, [pc, #148]	@ (8000bc0 <send_DHCP_DISCOVER+0x37c>)
 8000b2a:	681a      	ldr	r2, [r3, #0]
 8000b2c:	88bb      	ldrh	r3, [r7, #4]
 8000b2e:	1c59      	adds	r1, r3, #1
 8000b30:	80b9      	strh	r1, [r7, #4]
 8000b32:	4413      	add	r3, r2
 8000b34:	220f      	movs	r2, #15
 8000b36:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
    pDHCPMSG->OPT[k++] = dhcpT1value;
 8000b3a:	4b21      	ldr	r3, [pc, #132]	@ (8000bc0 <send_DHCP_DISCOVER+0x37c>)
 8000b3c:	681a      	ldr	r2, [r3, #0]
 8000b3e:	88bb      	ldrh	r3, [r7, #4]
 8000b40:	1c59      	adds	r1, r3, #1
 8000b42:	80b9      	strh	r1, [r7, #4]
 8000b44:	4413      	add	r3, r2
 8000b46:	223a      	movs	r2, #58	@ 0x3a
 8000b48:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
    pDHCPMSG->OPT[k++] = dhcpT2value;
 8000b4c:	4b1c      	ldr	r3, [pc, #112]	@ (8000bc0 <send_DHCP_DISCOVER+0x37c>)
 8000b4e:	681a      	ldr	r2, [r3, #0]
 8000b50:	88bb      	ldrh	r3, [r7, #4]
 8000b52:	1c59      	adds	r1, r3, #1
 8000b54:	80b9      	strh	r1, [r7, #4]
 8000b56:	4413      	add	r3, r2
 8000b58:	223b      	movs	r2, #59	@ 0x3b
 8000b5a:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
    pDHCPMSG->OPT[k++] = endOption;
 8000b5e:	4b18      	ldr	r3, [pc, #96]	@ (8000bc0 <send_DHCP_DISCOVER+0x37c>)
 8000b60:	681a      	ldr	r2, [r3, #0]
 8000b62:	88bb      	ldrh	r3, [r7, #4]
 8000b64:	1c59      	adds	r1, r3, #1
 8000b66:	80b9      	strh	r1, [r7, #4]
 8000b68:	4413      	add	r3, r2
 8000b6a:	22ff      	movs	r2, #255	@ 0xff
 8000b6c:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec

    for (i = k; i < OPT_SIZE; i++) {
 8000b70:	88bb      	ldrh	r3, [r7, #4]
 8000b72:	80fb      	strh	r3, [r7, #6]
 8000b74:	e009      	b.n	8000b8a <send_DHCP_DISCOVER+0x346>
        pDHCPMSG->OPT[i] = 0;
 8000b76:	4b12      	ldr	r3, [pc, #72]	@ (8000bc0 <send_DHCP_DISCOVER+0x37c>)
 8000b78:	681a      	ldr	r2, [r3, #0]
 8000b7a:	88fb      	ldrh	r3, [r7, #6]
 8000b7c:	4413      	add	r3, r2
 8000b7e:	2200      	movs	r2, #0
 8000b80:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
    for (i = k; i < OPT_SIZE; i++) {
 8000b84:	88fb      	ldrh	r3, [r7, #6]
 8000b86:	3301      	adds	r3, #1
 8000b88:	80fb      	strh	r3, [r7, #6]
 8000b8a:	88fb      	ldrh	r3, [r7, #6]
 8000b8c:	f5b3 7f9c 	cmp.w	r3, #312	@ 0x138
 8000b90:	d3f1      	bcc.n	8000b76 <send_DHCP_DISCOVER+0x332>
    }

    // send broadcasting packet
    ip[0] = 255;
 8000b92:	23ff      	movs	r3, #255	@ 0xff
 8000b94:	703b      	strb	r3, [r7, #0]
    ip[1] = 255;
 8000b96:	23ff      	movs	r3, #255	@ 0xff
 8000b98:	707b      	strb	r3, [r7, #1]
    ip[2] = 255;
 8000b9a:	23ff      	movs	r3, #255	@ 0xff
 8000b9c:	70bb      	strb	r3, [r7, #2]
    ip[3] = 255;
 8000b9e:	23ff      	movs	r3, #255	@ 0xff
 8000ba0:	70fb      	strb	r3, [r7, #3]
#if 1
    // 20231016 taylor//teddy 240122
#if ((_WIZCHIP_ == 6100)|| (_WIZCHIP_ == 6300))
    sendto(DHCP_SOCKET, (uint8_t *)pDHCPMSG, RIP_MSG_SIZE, ip, DHCP_SERVER_PORT, 4);
#else
    sendto(DHCP_SOCKET, (uint8_t *)pDHCPMSG, RIP_MSG_SIZE, ip, DHCP_SERVER_PORT);
 8000ba2:	4b0a      	ldr	r3, [pc, #40]	@ (8000bcc <send_DHCP_DISCOVER+0x388>)
 8000ba4:	7818      	ldrb	r0, [r3, #0]
 8000ba6:	4b06      	ldr	r3, [pc, #24]	@ (8000bc0 <send_DHCP_DISCOVER+0x37c>)
 8000ba8:	6819      	ldr	r1, [r3, #0]
 8000baa:	463b      	mov	r3, r7
 8000bac:	2243      	movs	r2, #67	@ 0x43
 8000bae:	9200      	str	r2, [sp, #0]
 8000bb0:	f44f 7209 	mov.w	r2, #548	@ 0x224
 8000bb4:	f002 fbea 	bl	800338c <sendto_W5x00>
#endif
#else
    sendto(DHCP_SOCKET, (uint8_t *)pDHCPMSG, RIP_MSG_SIZE, ip, DHCP_SERVER_PORT);
#endif
}
 8000bb8:	bf00      	nop
 8000bba:	3708      	adds	r7, #8
 8000bbc:	46bd      	mov	sp, r7
 8000bbe:	bdb0      	pop	{r4, r5, r7, pc}
 8000bc0:	20040114 	.word	0x20040114
 8000bc4:	20040008 	.word	0x20040008
 8000bc8:	20040118 	.word	0x20040118
 8000bcc:	200400e8 	.word	0x200400e8

08000bd0 <send_DHCP_REQUEST>:

/* SEND DHCP REQUEST */
void send_DHCP_REQUEST(void) {
 8000bd0:	b5b0      	push	{r4, r5, r7, lr}
 8000bd2:	b086      	sub	sp, #24
 8000bd4:	af02      	add	r7, sp, #8
    int i;
    uint8_t ip[4];
    uint16_t k = 0;
 8000bd6:	2300      	movs	r3, #0
 8000bd8:	817b      	strh	r3, [r7, #10]

    makeDHCPMSG();
 8000bda:	f7ff fd3d 	bl	8000658 <makeDHCPMSG>

    if (dhcp_state == STATE_DHCP_LEASED || dhcp_state == STATE_DHCP_REREQUEST) {
 8000bde:	4b1b      	ldr	r3, [pc, #108]	@ (8000c4c <send_DHCP_REQUEST+0x7c>)
 8000be0:	f993 3000 	ldrsb.w	r3, [r3]
 8000be4:	2b03      	cmp	r3, #3
 8000be6:	d004      	beq.n	8000bf2 <send_DHCP_REQUEST+0x22>
 8000be8:	4b18      	ldr	r3, [pc, #96]	@ (8000c4c <send_DHCP_REQUEST+0x7c>)
 8000bea:	f993 3000 	ldrsb.w	r3, [r3]
 8000bee:	2b04      	cmp	r3, #4
 8000bf0:	d134      	bne.n	8000c5c <send_DHCP_REQUEST+0x8c>
        *((uint8_t*)(&pDHCPMSG->flags))   = ((DHCP_FLAGSUNICAST & 0xFF00) >> 8);
 8000bf2:	4b17      	ldr	r3, [pc, #92]	@ (8000c50 <send_DHCP_REQUEST+0x80>)
 8000bf4:	681b      	ldr	r3, [r3, #0]
 8000bf6:	330a      	adds	r3, #10
 8000bf8:	2200      	movs	r2, #0
 8000bfa:	701a      	strb	r2, [r3, #0]
        *((uint8_t*)(&pDHCPMSG->flags) +1) = (DHCP_FLAGSUNICAST & 0x00FF);
 8000bfc:	4b14      	ldr	r3, [pc, #80]	@ (8000c50 <send_DHCP_REQUEST+0x80>)
 8000bfe:	681b      	ldr	r3, [r3, #0]
 8000c00:	330a      	adds	r3, #10
 8000c02:	3301      	adds	r3, #1
 8000c04:	2200      	movs	r2, #0
 8000c06:	701a      	strb	r2, [r3, #0]
        pDHCPMSG->ciaddr[0] = DHCP_allocated_ip[0];
 8000c08:	4b11      	ldr	r3, [pc, #68]	@ (8000c50 <send_DHCP_REQUEST+0x80>)
 8000c0a:	681b      	ldr	r3, [r3, #0]
 8000c0c:	4a11      	ldr	r2, [pc, #68]	@ (8000c54 <send_DHCP_REQUEST+0x84>)
 8000c0e:	7812      	ldrb	r2, [r2, #0]
 8000c10:	731a      	strb	r2, [r3, #12]
        pDHCPMSG->ciaddr[1] = DHCP_allocated_ip[1];
 8000c12:	4b0f      	ldr	r3, [pc, #60]	@ (8000c50 <send_DHCP_REQUEST+0x80>)
 8000c14:	681b      	ldr	r3, [r3, #0]
 8000c16:	4a0f      	ldr	r2, [pc, #60]	@ (8000c54 <send_DHCP_REQUEST+0x84>)
 8000c18:	7852      	ldrb	r2, [r2, #1]
 8000c1a:	735a      	strb	r2, [r3, #13]
        pDHCPMSG->ciaddr[2] = DHCP_allocated_ip[2];
 8000c1c:	4b0c      	ldr	r3, [pc, #48]	@ (8000c50 <send_DHCP_REQUEST+0x80>)
 8000c1e:	681b      	ldr	r3, [r3, #0]
 8000c20:	4a0c      	ldr	r2, [pc, #48]	@ (8000c54 <send_DHCP_REQUEST+0x84>)
 8000c22:	7892      	ldrb	r2, [r2, #2]
 8000c24:	739a      	strb	r2, [r3, #14]
        pDHCPMSG->ciaddr[3] = DHCP_allocated_ip[3];
 8000c26:	4b0a      	ldr	r3, [pc, #40]	@ (8000c50 <send_DHCP_REQUEST+0x80>)
 8000c28:	681b      	ldr	r3, [r3, #0]
 8000c2a:	4a0a      	ldr	r2, [pc, #40]	@ (8000c54 <send_DHCP_REQUEST+0x84>)
 8000c2c:	78d2      	ldrb	r2, [r2, #3]
 8000c2e:	73da      	strb	r2, [r3, #15]
        ip[0] = DHCP_SIP[0];
 8000c30:	4b09      	ldr	r3, [pc, #36]	@ (8000c58 <send_DHCP_REQUEST+0x88>)
 8000c32:	781b      	ldrb	r3, [r3, #0]
 8000c34:	713b      	strb	r3, [r7, #4]
        ip[1] = DHCP_SIP[1];
 8000c36:	4b08      	ldr	r3, [pc, #32]	@ (8000c58 <send_DHCP_REQUEST+0x88>)
 8000c38:	785b      	ldrb	r3, [r3, #1]
 8000c3a:	717b      	strb	r3, [r7, #5]
        ip[2] = DHCP_SIP[2];
 8000c3c:	4b06      	ldr	r3, [pc, #24]	@ (8000c58 <send_DHCP_REQUEST+0x88>)
 8000c3e:	789b      	ldrb	r3, [r3, #2]
 8000c40:	71bb      	strb	r3, [r7, #6]
        ip[3] = DHCP_SIP[3];
 8000c42:	4b05      	ldr	r3, [pc, #20]	@ (8000c58 <send_DHCP_REQUEST+0x88>)
 8000c44:	78db      	ldrb	r3, [r3, #3]
 8000c46:	71fb      	strb	r3, [r7, #7]
 8000c48:	e010      	b.n	8000c6c <send_DHCP_REQUEST+0x9c>
 8000c4a:	bf00      	nop
 8000c4c:	20040108 	.word	0x20040108
 8000c50:	20040114 	.word	0x20040114
 8000c54:	200400f8 	.word	0x200400f8
 8000c58:	200400ec 	.word	0x200400ec
    } else {
        ip[0] = 255;
 8000c5c:	23ff      	movs	r3, #255	@ 0xff
 8000c5e:	713b      	strb	r3, [r7, #4]
        ip[1] = 255;
 8000c60:	23ff      	movs	r3, #255	@ 0xff
 8000c62:	717b      	strb	r3, [r7, #5]
        ip[2] = 255;
 8000c64:	23ff      	movs	r3, #255	@ 0xff
 8000c66:	71bb      	strb	r3, [r7, #6]
        ip[3] = 255;
 8000c68:	23ff      	movs	r3, #255	@ 0xff
 8000c6a:	71fb      	strb	r3, [r7, #7]
    }

    k = 4;      // because MAGIC_COOKIE already made by makeDHCPMSG()
 8000c6c:	2304      	movs	r3, #4
 8000c6e:	817b      	strh	r3, [r7, #10]

    // Option Request Param.
    pDHCPMSG->OPT[k++] = dhcpMessageType;
 8000c70:	4b8d      	ldr	r3, [pc, #564]	@ (8000ea8 <send_DHCP_REQUEST+0x2d8>)
 8000c72:	681a      	ldr	r2, [r3, #0]
 8000c74:	897b      	ldrh	r3, [r7, #10]
 8000c76:	1c59      	adds	r1, r3, #1
 8000c78:	8179      	strh	r1, [r7, #10]
 8000c7a:	4413      	add	r3, r2
 8000c7c:	2235      	movs	r2, #53	@ 0x35
 8000c7e:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
    pDHCPMSG->OPT[k++] = 0x01;
 8000c82:	4b89      	ldr	r3, [pc, #548]	@ (8000ea8 <send_DHCP_REQUEST+0x2d8>)
 8000c84:	681a      	ldr	r2, [r3, #0]
 8000c86:	897b      	ldrh	r3, [r7, #10]
 8000c88:	1c59      	adds	r1, r3, #1
 8000c8a:	8179      	strh	r1, [r7, #10]
 8000c8c:	4413      	add	r3, r2
 8000c8e:	2201      	movs	r2, #1
 8000c90:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
    pDHCPMSG->OPT[k++] = DHCP_REQUEST;
 8000c94:	4b84      	ldr	r3, [pc, #528]	@ (8000ea8 <send_DHCP_REQUEST+0x2d8>)
 8000c96:	681a      	ldr	r2, [r3, #0]
 8000c98:	897b      	ldrh	r3, [r7, #10]
 8000c9a:	1c59      	adds	r1, r3, #1
 8000c9c:	8179      	strh	r1, [r7, #10]
 8000c9e:	4413      	add	r3, r2
 8000ca0:	2203      	movs	r2, #3
 8000ca2:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec

    pDHCPMSG->OPT[k++] = dhcpClientIdentifier;
 8000ca6:	4b80      	ldr	r3, [pc, #512]	@ (8000ea8 <send_DHCP_REQUEST+0x2d8>)
 8000ca8:	681a      	ldr	r2, [r3, #0]
 8000caa:	897b      	ldrh	r3, [r7, #10]
 8000cac:	1c59      	adds	r1, r3, #1
 8000cae:	8179      	strh	r1, [r7, #10]
 8000cb0:	4413      	add	r3, r2
 8000cb2:	223d      	movs	r2, #61	@ 0x3d
 8000cb4:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
    pDHCPMSG->OPT[k++] = 0x07;
 8000cb8:	4b7b      	ldr	r3, [pc, #492]	@ (8000ea8 <send_DHCP_REQUEST+0x2d8>)
 8000cba:	681a      	ldr	r2, [r3, #0]
 8000cbc:	897b      	ldrh	r3, [r7, #10]
 8000cbe:	1c59      	adds	r1, r3, #1
 8000cc0:	8179      	strh	r1, [r7, #10]
 8000cc2:	4413      	add	r3, r2
 8000cc4:	2207      	movs	r2, #7
 8000cc6:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
    pDHCPMSG->OPT[k++] = 0x01;
 8000cca:	4b77      	ldr	r3, [pc, #476]	@ (8000ea8 <send_DHCP_REQUEST+0x2d8>)
 8000ccc:	681a      	ldr	r2, [r3, #0]
 8000cce:	897b      	ldrh	r3, [r7, #10]
 8000cd0:	1c59      	adds	r1, r3, #1
 8000cd2:	8179      	strh	r1, [r7, #10]
 8000cd4:	4413      	add	r3, r2
 8000cd6:	2201      	movs	r2, #1
 8000cd8:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
    pDHCPMSG->OPT[k++] = DHCP_CHADDR[0];
 8000cdc:	4b72      	ldr	r3, [pc, #456]	@ (8000ea8 <send_DHCP_REQUEST+0x2d8>)
 8000cde:	681a      	ldr	r2, [r3, #0]
 8000ce0:	897b      	ldrh	r3, [r7, #10]
 8000ce2:	1c59      	adds	r1, r3, #1
 8000ce4:	8179      	strh	r1, [r7, #10]
 8000ce6:	4618      	mov	r0, r3
 8000ce8:	4b70      	ldr	r3, [pc, #448]	@ (8000eac <send_DHCP_REQUEST+0x2dc>)
 8000cea:	7819      	ldrb	r1, [r3, #0]
 8000cec:	1813      	adds	r3, r2, r0
 8000cee:	460a      	mov	r2, r1
 8000cf0:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
    pDHCPMSG->OPT[k++] = DHCP_CHADDR[1];
 8000cf4:	4b6c      	ldr	r3, [pc, #432]	@ (8000ea8 <send_DHCP_REQUEST+0x2d8>)
 8000cf6:	681a      	ldr	r2, [r3, #0]
 8000cf8:	897b      	ldrh	r3, [r7, #10]
 8000cfa:	1c59      	adds	r1, r3, #1
 8000cfc:	8179      	strh	r1, [r7, #10]
 8000cfe:	4618      	mov	r0, r3
 8000d00:	4b6a      	ldr	r3, [pc, #424]	@ (8000eac <send_DHCP_REQUEST+0x2dc>)
 8000d02:	7859      	ldrb	r1, [r3, #1]
 8000d04:	1813      	adds	r3, r2, r0
 8000d06:	460a      	mov	r2, r1
 8000d08:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
    pDHCPMSG->OPT[k++] = DHCP_CHADDR[2];
 8000d0c:	4b66      	ldr	r3, [pc, #408]	@ (8000ea8 <send_DHCP_REQUEST+0x2d8>)
 8000d0e:	681a      	ldr	r2, [r3, #0]
 8000d10:	897b      	ldrh	r3, [r7, #10]
 8000d12:	1c59      	adds	r1, r3, #1
 8000d14:	8179      	strh	r1, [r7, #10]
 8000d16:	4618      	mov	r0, r3
 8000d18:	4b64      	ldr	r3, [pc, #400]	@ (8000eac <send_DHCP_REQUEST+0x2dc>)
 8000d1a:	7899      	ldrb	r1, [r3, #2]
 8000d1c:	1813      	adds	r3, r2, r0
 8000d1e:	460a      	mov	r2, r1
 8000d20:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
    pDHCPMSG->OPT[k++] = DHCP_CHADDR[3];
 8000d24:	4b60      	ldr	r3, [pc, #384]	@ (8000ea8 <send_DHCP_REQUEST+0x2d8>)
 8000d26:	681a      	ldr	r2, [r3, #0]
 8000d28:	897b      	ldrh	r3, [r7, #10]
 8000d2a:	1c59      	adds	r1, r3, #1
 8000d2c:	8179      	strh	r1, [r7, #10]
 8000d2e:	4618      	mov	r0, r3
 8000d30:	4b5e      	ldr	r3, [pc, #376]	@ (8000eac <send_DHCP_REQUEST+0x2dc>)
 8000d32:	78d9      	ldrb	r1, [r3, #3]
 8000d34:	1813      	adds	r3, r2, r0
 8000d36:	460a      	mov	r2, r1
 8000d38:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
    pDHCPMSG->OPT[k++] = DHCP_CHADDR[4];
 8000d3c:	4b5a      	ldr	r3, [pc, #360]	@ (8000ea8 <send_DHCP_REQUEST+0x2d8>)
 8000d3e:	681a      	ldr	r2, [r3, #0]
 8000d40:	897b      	ldrh	r3, [r7, #10]
 8000d42:	1c59      	adds	r1, r3, #1
 8000d44:	8179      	strh	r1, [r7, #10]
 8000d46:	4618      	mov	r0, r3
 8000d48:	4b58      	ldr	r3, [pc, #352]	@ (8000eac <send_DHCP_REQUEST+0x2dc>)
 8000d4a:	7919      	ldrb	r1, [r3, #4]
 8000d4c:	1813      	adds	r3, r2, r0
 8000d4e:	460a      	mov	r2, r1
 8000d50:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
    pDHCPMSG->OPT[k++] = DHCP_CHADDR[5];
 8000d54:	4b54      	ldr	r3, [pc, #336]	@ (8000ea8 <send_DHCP_REQUEST+0x2d8>)
 8000d56:	681a      	ldr	r2, [r3, #0]
 8000d58:	897b      	ldrh	r3, [r7, #10]
 8000d5a:	1c59      	adds	r1, r3, #1
 8000d5c:	8179      	strh	r1, [r7, #10]
 8000d5e:	4618      	mov	r0, r3
 8000d60:	4b52      	ldr	r3, [pc, #328]	@ (8000eac <send_DHCP_REQUEST+0x2dc>)
 8000d62:	7959      	ldrb	r1, [r3, #5]
 8000d64:	1813      	adds	r3, r2, r0
 8000d66:	460a      	mov	r2, r1
 8000d68:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec

    if (ip[3] == 255) { // if(dchp_state == STATE_DHCP_LEASED || dchp_state == DHCP_REREQUEST_STATE)
 8000d6c:	79fb      	ldrb	r3, [r7, #7]
 8000d6e:	2bff      	cmp	r3, #255	@ 0xff
 8000d70:	f040 8084 	bne.w	8000e7c <send_DHCP_REQUEST+0x2ac>
        pDHCPMSG->OPT[k++] = dhcpRequestedIPaddr;
 8000d74:	4b4c      	ldr	r3, [pc, #304]	@ (8000ea8 <send_DHCP_REQUEST+0x2d8>)
 8000d76:	681a      	ldr	r2, [r3, #0]
 8000d78:	897b      	ldrh	r3, [r7, #10]
 8000d7a:	1c59      	adds	r1, r3, #1
 8000d7c:	8179      	strh	r1, [r7, #10]
 8000d7e:	4413      	add	r3, r2
 8000d80:	2232      	movs	r2, #50	@ 0x32
 8000d82:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
        pDHCPMSG->OPT[k++] = 0x04;
 8000d86:	4b48      	ldr	r3, [pc, #288]	@ (8000ea8 <send_DHCP_REQUEST+0x2d8>)
 8000d88:	681a      	ldr	r2, [r3, #0]
 8000d8a:	897b      	ldrh	r3, [r7, #10]
 8000d8c:	1c59      	adds	r1, r3, #1
 8000d8e:	8179      	strh	r1, [r7, #10]
 8000d90:	4413      	add	r3, r2
 8000d92:	2204      	movs	r2, #4
 8000d94:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
        pDHCPMSG->OPT[k++] = DHCP_allocated_ip[0];
 8000d98:	4b43      	ldr	r3, [pc, #268]	@ (8000ea8 <send_DHCP_REQUEST+0x2d8>)
 8000d9a:	681a      	ldr	r2, [r3, #0]
 8000d9c:	897b      	ldrh	r3, [r7, #10]
 8000d9e:	1c59      	adds	r1, r3, #1
 8000da0:	8179      	strh	r1, [r7, #10]
 8000da2:	4618      	mov	r0, r3
 8000da4:	4b42      	ldr	r3, [pc, #264]	@ (8000eb0 <send_DHCP_REQUEST+0x2e0>)
 8000da6:	7819      	ldrb	r1, [r3, #0]
 8000da8:	1813      	adds	r3, r2, r0
 8000daa:	460a      	mov	r2, r1
 8000dac:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
        pDHCPMSG->OPT[k++] = DHCP_allocated_ip[1];
 8000db0:	4b3d      	ldr	r3, [pc, #244]	@ (8000ea8 <send_DHCP_REQUEST+0x2d8>)
 8000db2:	681a      	ldr	r2, [r3, #0]
 8000db4:	897b      	ldrh	r3, [r7, #10]
 8000db6:	1c59      	adds	r1, r3, #1
 8000db8:	8179      	strh	r1, [r7, #10]
 8000dba:	4618      	mov	r0, r3
 8000dbc:	4b3c      	ldr	r3, [pc, #240]	@ (8000eb0 <send_DHCP_REQUEST+0x2e0>)
 8000dbe:	7859      	ldrb	r1, [r3, #1]
 8000dc0:	1813      	adds	r3, r2, r0
 8000dc2:	460a      	mov	r2, r1
 8000dc4:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
        pDHCPMSG->OPT[k++] = DHCP_allocated_ip[2];
 8000dc8:	4b37      	ldr	r3, [pc, #220]	@ (8000ea8 <send_DHCP_REQUEST+0x2d8>)
 8000dca:	681a      	ldr	r2, [r3, #0]
 8000dcc:	897b      	ldrh	r3, [r7, #10]
 8000dce:	1c59      	adds	r1, r3, #1
 8000dd0:	8179      	strh	r1, [r7, #10]
 8000dd2:	4618      	mov	r0, r3
 8000dd4:	4b36      	ldr	r3, [pc, #216]	@ (8000eb0 <send_DHCP_REQUEST+0x2e0>)
 8000dd6:	7899      	ldrb	r1, [r3, #2]
 8000dd8:	1813      	adds	r3, r2, r0
 8000dda:	460a      	mov	r2, r1
 8000ddc:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
        pDHCPMSG->OPT[k++] = DHCP_allocated_ip[3];
 8000de0:	4b31      	ldr	r3, [pc, #196]	@ (8000ea8 <send_DHCP_REQUEST+0x2d8>)
 8000de2:	681a      	ldr	r2, [r3, #0]
 8000de4:	897b      	ldrh	r3, [r7, #10]
 8000de6:	1c59      	adds	r1, r3, #1
 8000de8:	8179      	strh	r1, [r7, #10]
 8000dea:	4618      	mov	r0, r3
 8000dec:	4b30      	ldr	r3, [pc, #192]	@ (8000eb0 <send_DHCP_REQUEST+0x2e0>)
 8000dee:	78d9      	ldrb	r1, [r3, #3]
 8000df0:	1813      	adds	r3, r2, r0
 8000df2:	460a      	mov	r2, r1
 8000df4:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec

        pDHCPMSG->OPT[k++] = dhcpServerIdentifier;
 8000df8:	4b2b      	ldr	r3, [pc, #172]	@ (8000ea8 <send_DHCP_REQUEST+0x2d8>)
 8000dfa:	681a      	ldr	r2, [r3, #0]
 8000dfc:	897b      	ldrh	r3, [r7, #10]
 8000dfe:	1c59      	adds	r1, r3, #1
 8000e00:	8179      	strh	r1, [r7, #10]
 8000e02:	4413      	add	r3, r2
 8000e04:	2236      	movs	r2, #54	@ 0x36
 8000e06:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
        pDHCPMSG->OPT[k++] = 0x04;
 8000e0a:	4b27      	ldr	r3, [pc, #156]	@ (8000ea8 <send_DHCP_REQUEST+0x2d8>)
 8000e0c:	681a      	ldr	r2, [r3, #0]
 8000e0e:	897b      	ldrh	r3, [r7, #10]
 8000e10:	1c59      	adds	r1, r3, #1
 8000e12:	8179      	strh	r1, [r7, #10]
 8000e14:	4413      	add	r3, r2
 8000e16:	2204      	movs	r2, #4
 8000e18:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
        pDHCPMSG->OPT[k++] = DHCP_SIP[0];
 8000e1c:	4b22      	ldr	r3, [pc, #136]	@ (8000ea8 <send_DHCP_REQUEST+0x2d8>)
 8000e1e:	681a      	ldr	r2, [r3, #0]
 8000e20:	897b      	ldrh	r3, [r7, #10]
 8000e22:	1c59      	adds	r1, r3, #1
 8000e24:	8179      	strh	r1, [r7, #10]
 8000e26:	4618      	mov	r0, r3
 8000e28:	4b22      	ldr	r3, [pc, #136]	@ (8000eb4 <send_DHCP_REQUEST+0x2e4>)
 8000e2a:	7819      	ldrb	r1, [r3, #0]
 8000e2c:	1813      	adds	r3, r2, r0
 8000e2e:	460a      	mov	r2, r1
 8000e30:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
        pDHCPMSG->OPT[k++] = DHCP_SIP[1];
 8000e34:	4b1c      	ldr	r3, [pc, #112]	@ (8000ea8 <send_DHCP_REQUEST+0x2d8>)
 8000e36:	681a      	ldr	r2, [r3, #0]
 8000e38:	897b      	ldrh	r3, [r7, #10]
 8000e3a:	1c59      	adds	r1, r3, #1
 8000e3c:	8179      	strh	r1, [r7, #10]
 8000e3e:	4618      	mov	r0, r3
 8000e40:	4b1c      	ldr	r3, [pc, #112]	@ (8000eb4 <send_DHCP_REQUEST+0x2e4>)
 8000e42:	7859      	ldrb	r1, [r3, #1]
 8000e44:	1813      	adds	r3, r2, r0
 8000e46:	460a      	mov	r2, r1
 8000e48:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
        pDHCPMSG->OPT[k++] = DHCP_SIP[2];
 8000e4c:	4b16      	ldr	r3, [pc, #88]	@ (8000ea8 <send_DHCP_REQUEST+0x2d8>)
 8000e4e:	681a      	ldr	r2, [r3, #0]
 8000e50:	897b      	ldrh	r3, [r7, #10]
 8000e52:	1c59      	adds	r1, r3, #1
 8000e54:	8179      	strh	r1, [r7, #10]
 8000e56:	4618      	mov	r0, r3
 8000e58:	4b16      	ldr	r3, [pc, #88]	@ (8000eb4 <send_DHCP_REQUEST+0x2e4>)
 8000e5a:	7899      	ldrb	r1, [r3, #2]
 8000e5c:	1813      	adds	r3, r2, r0
 8000e5e:	460a      	mov	r2, r1
 8000e60:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
        pDHCPMSG->OPT[k++] = DHCP_SIP[3];
 8000e64:	4b10      	ldr	r3, [pc, #64]	@ (8000ea8 <send_DHCP_REQUEST+0x2d8>)
 8000e66:	681a      	ldr	r2, [r3, #0]
 8000e68:	897b      	ldrh	r3, [r7, #10]
 8000e6a:	1c59      	adds	r1, r3, #1
 8000e6c:	8179      	strh	r1, [r7, #10]
 8000e6e:	4618      	mov	r0, r3
 8000e70:	4b10      	ldr	r3, [pc, #64]	@ (8000eb4 <send_DHCP_REQUEST+0x2e4>)
 8000e72:	78d9      	ldrb	r1, [r3, #3]
 8000e74:	1813      	adds	r3, r2, r0
 8000e76:	460a      	mov	r2, r1
 8000e78:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
    }

    // host name
    pDHCPMSG->OPT[k++] = hostName;
 8000e7c:	4b0a      	ldr	r3, [pc, #40]	@ (8000ea8 <send_DHCP_REQUEST+0x2d8>)
 8000e7e:	681a      	ldr	r2, [r3, #0]
 8000e80:	897b      	ldrh	r3, [r7, #10]
 8000e82:	1c59      	adds	r1, r3, #1
 8000e84:	8179      	strh	r1, [r7, #10]
 8000e86:	4413      	add	r3, r2
 8000e88:	220c      	movs	r2, #12
 8000e8a:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
    pDHCPMSG->OPT[k++] = 0; // length of hostname
 8000e8e:	4b06      	ldr	r3, [pc, #24]	@ (8000ea8 <send_DHCP_REQUEST+0x2d8>)
 8000e90:	681a      	ldr	r2, [r3, #0]
 8000e92:	897b      	ldrh	r3, [r7, #10]
 8000e94:	1c59      	adds	r1, r3, #1
 8000e96:	8179      	strh	r1, [r7, #10]
 8000e98:	4413      	add	r3, r2
 8000e9a:	2200      	movs	r2, #0
 8000e9c:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
    for (i = 0 ; HOST_NAME[i] != 0; i++) {
 8000ea0:	2300      	movs	r3, #0
 8000ea2:	60fb      	str	r3, [r7, #12]
 8000ea4:	e019      	b.n	8000eda <send_DHCP_REQUEST+0x30a>
 8000ea6:	bf00      	nop
 8000ea8:	20040114 	.word	0x20040114
 8000eac:	20040118 	.word	0x20040118
 8000eb0:	200400f8 	.word	0x200400f8
 8000eb4:	200400ec 	.word	0x200400ec
        pDHCPMSG->OPT[k++] = HOST_NAME[i];
 8000eb8:	4b86      	ldr	r3, [pc, #536]	@ (80010d4 <send_DHCP_REQUEST+0x504>)
 8000eba:	681a      	ldr	r2, [r3, #0]
 8000ebc:	897b      	ldrh	r3, [r7, #10]
 8000ebe:	1c59      	adds	r1, r3, #1
 8000ec0:	8179      	strh	r1, [r7, #10]
 8000ec2:	4618      	mov	r0, r3
 8000ec4:	4984      	ldr	r1, [pc, #528]	@ (80010d8 <send_DHCP_REQUEST+0x508>)
 8000ec6:	68fb      	ldr	r3, [r7, #12]
 8000ec8:	440b      	add	r3, r1
 8000eca:	7819      	ldrb	r1, [r3, #0]
 8000ecc:	1813      	adds	r3, r2, r0
 8000ece:	460a      	mov	r2, r1
 8000ed0:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
    for (i = 0 ; HOST_NAME[i] != 0; i++) {
 8000ed4:	68fb      	ldr	r3, [r7, #12]
 8000ed6:	3301      	adds	r3, #1
 8000ed8:	60fb      	str	r3, [r7, #12]
 8000eda:	4a7f      	ldr	r2, [pc, #508]	@ (80010d8 <send_DHCP_REQUEST+0x508>)
 8000edc:	68fb      	ldr	r3, [r7, #12]
 8000ede:	4413      	add	r3, r2
 8000ee0:	781b      	ldrb	r3, [r3, #0]
 8000ee2:	2b00      	cmp	r3, #0
 8000ee4:	d1e8      	bne.n	8000eb8 <send_DHCP_REQUEST+0x2e8>
    }
    pDHCPMSG->OPT[k++] = NibbleToHex(DHCP_CHADDR[3] >> 4);
 8000ee6:	4b7d      	ldr	r3, [pc, #500]	@ (80010dc <send_DHCP_REQUEST+0x50c>)
 8000ee8:	78db      	ldrb	r3, [r3, #3]
 8000eea:	091b      	lsrs	r3, r3, #4
 8000eec:	b2da      	uxtb	r2, r3
 8000eee:	4b79      	ldr	r3, [pc, #484]	@ (80010d4 <send_DHCP_REQUEST+0x504>)
 8000ef0:	681c      	ldr	r4, [r3, #0]
 8000ef2:	897b      	ldrh	r3, [r7, #10]
 8000ef4:	1c59      	adds	r1, r3, #1
 8000ef6:	8179      	strh	r1, [r7, #10]
 8000ef8:	461d      	mov	r5, r3
 8000efa:	4610      	mov	r0, r2
 8000efc:	f000 fed2 	bl	8001ca4 <NibbleToHex>
 8000f00:	4603      	mov	r3, r0
 8000f02:	461a      	mov	r2, r3
 8000f04:	1963      	adds	r3, r4, r5
 8000f06:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
    pDHCPMSG->OPT[k++] = NibbleToHex(DHCP_CHADDR[3]);
 8000f0a:	4b74      	ldr	r3, [pc, #464]	@ (80010dc <send_DHCP_REQUEST+0x50c>)
 8000f0c:	78da      	ldrb	r2, [r3, #3]
 8000f0e:	4b71      	ldr	r3, [pc, #452]	@ (80010d4 <send_DHCP_REQUEST+0x504>)
 8000f10:	681c      	ldr	r4, [r3, #0]
 8000f12:	897b      	ldrh	r3, [r7, #10]
 8000f14:	1c59      	adds	r1, r3, #1
 8000f16:	8179      	strh	r1, [r7, #10]
 8000f18:	461d      	mov	r5, r3
 8000f1a:	4610      	mov	r0, r2
 8000f1c:	f000 fec2 	bl	8001ca4 <NibbleToHex>
 8000f20:	4603      	mov	r3, r0
 8000f22:	461a      	mov	r2, r3
 8000f24:	1963      	adds	r3, r4, r5
 8000f26:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
    pDHCPMSG->OPT[k++] = NibbleToHex(DHCP_CHADDR[4] >> 4);
 8000f2a:	4b6c      	ldr	r3, [pc, #432]	@ (80010dc <send_DHCP_REQUEST+0x50c>)
 8000f2c:	791b      	ldrb	r3, [r3, #4]
 8000f2e:	091b      	lsrs	r3, r3, #4
 8000f30:	b2da      	uxtb	r2, r3
 8000f32:	4b68      	ldr	r3, [pc, #416]	@ (80010d4 <send_DHCP_REQUEST+0x504>)
 8000f34:	681c      	ldr	r4, [r3, #0]
 8000f36:	897b      	ldrh	r3, [r7, #10]
 8000f38:	1c59      	adds	r1, r3, #1
 8000f3a:	8179      	strh	r1, [r7, #10]
 8000f3c:	461d      	mov	r5, r3
 8000f3e:	4610      	mov	r0, r2
 8000f40:	f000 feb0 	bl	8001ca4 <NibbleToHex>
 8000f44:	4603      	mov	r3, r0
 8000f46:	461a      	mov	r2, r3
 8000f48:	1963      	adds	r3, r4, r5
 8000f4a:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
    pDHCPMSG->OPT[k++] = NibbleToHex(DHCP_CHADDR[4]);
 8000f4e:	4b63      	ldr	r3, [pc, #396]	@ (80010dc <send_DHCP_REQUEST+0x50c>)
 8000f50:	791a      	ldrb	r2, [r3, #4]
 8000f52:	4b60      	ldr	r3, [pc, #384]	@ (80010d4 <send_DHCP_REQUEST+0x504>)
 8000f54:	681c      	ldr	r4, [r3, #0]
 8000f56:	897b      	ldrh	r3, [r7, #10]
 8000f58:	1c59      	adds	r1, r3, #1
 8000f5a:	8179      	strh	r1, [r7, #10]
 8000f5c:	461d      	mov	r5, r3
 8000f5e:	4610      	mov	r0, r2
 8000f60:	f000 fea0 	bl	8001ca4 <NibbleToHex>
 8000f64:	4603      	mov	r3, r0
 8000f66:	461a      	mov	r2, r3
 8000f68:	1963      	adds	r3, r4, r5
 8000f6a:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
    pDHCPMSG->OPT[k++] = NibbleToHex(DHCP_CHADDR[5] >> 4);
 8000f6e:	4b5b      	ldr	r3, [pc, #364]	@ (80010dc <send_DHCP_REQUEST+0x50c>)
 8000f70:	795b      	ldrb	r3, [r3, #5]
 8000f72:	091b      	lsrs	r3, r3, #4
 8000f74:	b2da      	uxtb	r2, r3
 8000f76:	4b57      	ldr	r3, [pc, #348]	@ (80010d4 <send_DHCP_REQUEST+0x504>)
 8000f78:	681c      	ldr	r4, [r3, #0]
 8000f7a:	897b      	ldrh	r3, [r7, #10]
 8000f7c:	1c59      	adds	r1, r3, #1
 8000f7e:	8179      	strh	r1, [r7, #10]
 8000f80:	461d      	mov	r5, r3
 8000f82:	4610      	mov	r0, r2
 8000f84:	f000 fe8e 	bl	8001ca4 <NibbleToHex>
 8000f88:	4603      	mov	r3, r0
 8000f8a:	461a      	mov	r2, r3
 8000f8c:	1963      	adds	r3, r4, r5
 8000f8e:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
    pDHCPMSG->OPT[k++] = NibbleToHex(DHCP_CHADDR[5]);
 8000f92:	4b52      	ldr	r3, [pc, #328]	@ (80010dc <send_DHCP_REQUEST+0x50c>)
 8000f94:	795a      	ldrb	r2, [r3, #5]
 8000f96:	4b4f      	ldr	r3, [pc, #316]	@ (80010d4 <send_DHCP_REQUEST+0x504>)
 8000f98:	681c      	ldr	r4, [r3, #0]
 8000f9a:	897b      	ldrh	r3, [r7, #10]
 8000f9c:	1c59      	adds	r1, r3, #1
 8000f9e:	8179      	strh	r1, [r7, #10]
 8000fa0:	461d      	mov	r5, r3
 8000fa2:	4610      	mov	r0, r2
 8000fa4:	f000 fe7e 	bl	8001ca4 <NibbleToHex>
 8000fa8:	4603      	mov	r3, r0
 8000faa:	461a      	mov	r2, r3
 8000fac:	1963      	adds	r3, r4, r5
 8000fae:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
    pDHCPMSG->OPT[k - (i + 6 + 1)] = i + 6; // length of hostname
 8000fb2:	68fb      	ldr	r3, [r7, #12]
 8000fb4:	b2d9      	uxtb	r1, r3
 8000fb6:	4b47      	ldr	r3, [pc, #284]	@ (80010d4 <send_DHCP_REQUEST+0x504>)
 8000fb8:	681a      	ldr	r2, [r3, #0]
 8000fba:	8978      	ldrh	r0, [r7, #10]
 8000fbc:	68fb      	ldr	r3, [r7, #12]
 8000fbe:	3307      	adds	r3, #7
 8000fc0:	1ac3      	subs	r3, r0, r3
 8000fc2:	3106      	adds	r1, #6
 8000fc4:	b2c9      	uxtb	r1, r1
 8000fc6:	4413      	add	r3, r2
 8000fc8:	460a      	mov	r2, r1
 8000fca:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec

    pDHCPMSG->OPT[k++] = dhcpParamRequest;
 8000fce:	4b41      	ldr	r3, [pc, #260]	@ (80010d4 <send_DHCP_REQUEST+0x504>)
 8000fd0:	681a      	ldr	r2, [r3, #0]
 8000fd2:	897b      	ldrh	r3, [r7, #10]
 8000fd4:	1c59      	adds	r1, r3, #1
 8000fd6:	8179      	strh	r1, [r7, #10]
 8000fd8:	4413      	add	r3, r2
 8000fda:	2237      	movs	r2, #55	@ 0x37
 8000fdc:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
    pDHCPMSG->OPT[k++] = 0x08;
 8000fe0:	4b3c      	ldr	r3, [pc, #240]	@ (80010d4 <send_DHCP_REQUEST+0x504>)
 8000fe2:	681a      	ldr	r2, [r3, #0]
 8000fe4:	897b      	ldrh	r3, [r7, #10]
 8000fe6:	1c59      	adds	r1, r3, #1
 8000fe8:	8179      	strh	r1, [r7, #10]
 8000fea:	4413      	add	r3, r2
 8000fec:	2208      	movs	r2, #8
 8000fee:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
    pDHCPMSG->OPT[k++] = subnetMask;
 8000ff2:	4b38      	ldr	r3, [pc, #224]	@ (80010d4 <send_DHCP_REQUEST+0x504>)
 8000ff4:	681a      	ldr	r2, [r3, #0]
 8000ff6:	897b      	ldrh	r3, [r7, #10]
 8000ff8:	1c59      	adds	r1, r3, #1
 8000ffa:	8179      	strh	r1, [r7, #10]
 8000ffc:	4413      	add	r3, r2
 8000ffe:	2201      	movs	r2, #1
 8001000:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
    pDHCPMSG->OPT[k++] = routersOnSubnet;
 8001004:	4b33      	ldr	r3, [pc, #204]	@ (80010d4 <send_DHCP_REQUEST+0x504>)
 8001006:	681a      	ldr	r2, [r3, #0]
 8001008:	897b      	ldrh	r3, [r7, #10]
 800100a:	1c59      	adds	r1, r3, #1
 800100c:	8179      	strh	r1, [r7, #10]
 800100e:	4413      	add	r3, r2
 8001010:	2203      	movs	r2, #3
 8001012:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
    pDHCPMSG->OPT[k++] = dns;
 8001016:	4b2f      	ldr	r3, [pc, #188]	@ (80010d4 <send_DHCP_REQUEST+0x504>)
 8001018:	681a      	ldr	r2, [r3, #0]
 800101a:	897b      	ldrh	r3, [r7, #10]
 800101c:	1c59      	adds	r1, r3, #1
 800101e:	8179      	strh	r1, [r7, #10]
 8001020:	4413      	add	r3, r2
 8001022:	2206      	movs	r2, #6
 8001024:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
    pDHCPMSG->OPT[k++] = domainName;
 8001028:	4b2a      	ldr	r3, [pc, #168]	@ (80010d4 <send_DHCP_REQUEST+0x504>)
 800102a:	681a      	ldr	r2, [r3, #0]
 800102c:	897b      	ldrh	r3, [r7, #10]
 800102e:	1c59      	adds	r1, r3, #1
 8001030:	8179      	strh	r1, [r7, #10]
 8001032:	4413      	add	r3, r2
 8001034:	220f      	movs	r2, #15
 8001036:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
    pDHCPMSG->OPT[k++] = dhcpT1value;
 800103a:	4b26      	ldr	r3, [pc, #152]	@ (80010d4 <send_DHCP_REQUEST+0x504>)
 800103c:	681a      	ldr	r2, [r3, #0]
 800103e:	897b      	ldrh	r3, [r7, #10]
 8001040:	1c59      	adds	r1, r3, #1
 8001042:	8179      	strh	r1, [r7, #10]
 8001044:	4413      	add	r3, r2
 8001046:	223a      	movs	r2, #58	@ 0x3a
 8001048:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
    pDHCPMSG->OPT[k++] = dhcpT2value;
 800104c:	4b21      	ldr	r3, [pc, #132]	@ (80010d4 <send_DHCP_REQUEST+0x504>)
 800104e:	681a      	ldr	r2, [r3, #0]
 8001050:	897b      	ldrh	r3, [r7, #10]
 8001052:	1c59      	adds	r1, r3, #1
 8001054:	8179      	strh	r1, [r7, #10]
 8001056:	4413      	add	r3, r2
 8001058:	223b      	movs	r2, #59	@ 0x3b
 800105a:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
    pDHCPMSG->OPT[k++] = performRouterDiscovery;
 800105e:	4b1d      	ldr	r3, [pc, #116]	@ (80010d4 <send_DHCP_REQUEST+0x504>)
 8001060:	681a      	ldr	r2, [r3, #0]
 8001062:	897b      	ldrh	r3, [r7, #10]
 8001064:	1c59      	adds	r1, r3, #1
 8001066:	8179      	strh	r1, [r7, #10]
 8001068:	4413      	add	r3, r2
 800106a:	221f      	movs	r2, #31
 800106c:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
    pDHCPMSG->OPT[k++] = staticRoute;
 8001070:	4b18      	ldr	r3, [pc, #96]	@ (80010d4 <send_DHCP_REQUEST+0x504>)
 8001072:	681a      	ldr	r2, [r3, #0]
 8001074:	897b      	ldrh	r3, [r7, #10]
 8001076:	1c59      	adds	r1, r3, #1
 8001078:	8179      	strh	r1, [r7, #10]
 800107a:	4413      	add	r3, r2
 800107c:	2221      	movs	r2, #33	@ 0x21
 800107e:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
    pDHCPMSG->OPT[k++] = endOption;
 8001082:	4b14      	ldr	r3, [pc, #80]	@ (80010d4 <send_DHCP_REQUEST+0x504>)
 8001084:	681a      	ldr	r2, [r3, #0]
 8001086:	897b      	ldrh	r3, [r7, #10]
 8001088:	1c59      	adds	r1, r3, #1
 800108a:	8179      	strh	r1, [r7, #10]
 800108c:	4413      	add	r3, r2
 800108e:	22ff      	movs	r2, #255	@ 0xff
 8001090:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec

    for (i = k; i < OPT_SIZE; i++) {
 8001094:	897b      	ldrh	r3, [r7, #10]
 8001096:	60fb      	str	r3, [r7, #12]
 8001098:	e009      	b.n	80010ae <send_DHCP_REQUEST+0x4de>
        pDHCPMSG->OPT[i] = 0;
 800109a:	4b0e      	ldr	r3, [pc, #56]	@ (80010d4 <send_DHCP_REQUEST+0x504>)
 800109c:	681a      	ldr	r2, [r3, #0]
 800109e:	68fb      	ldr	r3, [r7, #12]
 80010a0:	4413      	add	r3, r2
 80010a2:	33ec      	adds	r3, #236	@ 0xec
 80010a4:	2200      	movs	r2, #0
 80010a6:	701a      	strb	r2, [r3, #0]
    for (i = k; i < OPT_SIZE; i++) {
 80010a8:	68fb      	ldr	r3, [r7, #12]
 80010aa:	3301      	adds	r3, #1
 80010ac:	60fb      	str	r3, [r7, #12]
 80010ae:	68fb      	ldr	r3, [r7, #12]
 80010b0:	f5b3 7f9c 	cmp.w	r3, #312	@ 0x138
 80010b4:	dbf1      	blt.n	800109a <send_DHCP_REQUEST+0x4ca>
#if 1
    // 20231016 taylor//teddy 240122
#if ((_WIZCHIP_ == 6100) || (_WIZCHIP_ == 6300))
    sendto(DHCP_SOCKET, (uint8_t *)pDHCPMSG, RIP_MSG_SIZE, ip, DHCP_SERVER_PORT, 4);
#else
    sendto(DHCP_SOCKET, (uint8_t *)pDHCPMSG, RIP_MSG_SIZE, ip, DHCP_SERVER_PORT);
 80010b6:	4b0a      	ldr	r3, [pc, #40]	@ (80010e0 <send_DHCP_REQUEST+0x510>)
 80010b8:	7818      	ldrb	r0, [r3, #0]
 80010ba:	4b06      	ldr	r3, [pc, #24]	@ (80010d4 <send_DHCP_REQUEST+0x504>)
 80010bc:	6819      	ldr	r1, [r3, #0]
 80010be:	1d3b      	adds	r3, r7, #4
 80010c0:	2243      	movs	r2, #67	@ 0x43
 80010c2:	9200      	str	r2, [sp, #0]
 80010c4:	f44f 7209 	mov.w	r2, #548	@ 0x224
 80010c8:	f002 f960 	bl	800338c <sendto_W5x00>
#endif
#else
    sendto(DHCP_SOCKET, (uint8_t *)pDHCPMSG, RIP_MSG_SIZE, ip, DHCP_SERVER_PORT);
#endif

}
 80010cc:	bf00      	nop
 80010ce:	3710      	adds	r7, #16
 80010d0:	46bd      	mov	sp, r7
 80010d2:	bdb0      	pop	{r4, r5, r7, pc}
 80010d4:	20040114 	.word	0x20040114
 80010d8:	20040008 	.word	0x20040008
 80010dc:	20040118 	.word	0x20040118
 80010e0:	200400e8 	.word	0x200400e8

080010e4 <send_DHCP_DECLINE>:

/* SEND DHCP DHCPDECLINE */
void send_DHCP_DECLINE(void) {
 80010e4:	b580      	push	{r7, lr}
 80010e6:	b086      	sub	sp, #24
 80010e8:	af02      	add	r7, sp, #8
    int i;
    uint8_t ip[4];
    uint16_t k = 0;
 80010ea:	2300      	movs	r3, #0
 80010ec:	817b      	strh	r3, [r7, #10]

    makeDHCPMSG();
 80010ee:	f7ff fab3 	bl	8000658 <makeDHCPMSG>

    k = 4;      // because MAGIC_COOKIE already made by makeDHCPMSG()
 80010f2:	2304      	movs	r3, #4
 80010f4:	817b      	strh	r3, [r7, #10]

    *((uint8_t*)(&pDHCPMSG->flags))   = ((DHCP_FLAGSUNICAST & 0xFF00) >> 8);
 80010f6:	4b9f      	ldr	r3, [pc, #636]	@ (8001374 <send_DHCP_DECLINE+0x290>)
 80010f8:	681b      	ldr	r3, [r3, #0]
 80010fa:	330a      	adds	r3, #10
 80010fc:	2200      	movs	r2, #0
 80010fe:	701a      	strb	r2, [r3, #0]
    *((uint8_t*)(&pDHCPMSG->flags) +1) = (DHCP_FLAGSUNICAST & 0x00FF);
 8001100:	4b9c      	ldr	r3, [pc, #624]	@ (8001374 <send_DHCP_DECLINE+0x290>)
 8001102:	681b      	ldr	r3, [r3, #0]
 8001104:	330a      	adds	r3, #10
 8001106:	3301      	adds	r3, #1
 8001108:	2200      	movs	r2, #0
 800110a:	701a      	strb	r2, [r3, #0]

    // Option Request Param.
    pDHCPMSG->OPT[k++] = dhcpMessageType;
 800110c:	4b99      	ldr	r3, [pc, #612]	@ (8001374 <send_DHCP_DECLINE+0x290>)
 800110e:	681a      	ldr	r2, [r3, #0]
 8001110:	897b      	ldrh	r3, [r7, #10]
 8001112:	1c59      	adds	r1, r3, #1
 8001114:	8179      	strh	r1, [r7, #10]
 8001116:	4413      	add	r3, r2
 8001118:	2235      	movs	r2, #53	@ 0x35
 800111a:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
    pDHCPMSG->OPT[k++] = 0x01;
 800111e:	4b95      	ldr	r3, [pc, #596]	@ (8001374 <send_DHCP_DECLINE+0x290>)
 8001120:	681a      	ldr	r2, [r3, #0]
 8001122:	897b      	ldrh	r3, [r7, #10]
 8001124:	1c59      	adds	r1, r3, #1
 8001126:	8179      	strh	r1, [r7, #10]
 8001128:	4413      	add	r3, r2
 800112a:	2201      	movs	r2, #1
 800112c:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
    pDHCPMSG->OPT[k++] = DHCP_DECLINE;
 8001130:	4b90      	ldr	r3, [pc, #576]	@ (8001374 <send_DHCP_DECLINE+0x290>)
 8001132:	681a      	ldr	r2, [r3, #0]
 8001134:	897b      	ldrh	r3, [r7, #10]
 8001136:	1c59      	adds	r1, r3, #1
 8001138:	8179      	strh	r1, [r7, #10]
 800113a:	4413      	add	r3, r2
 800113c:	2204      	movs	r2, #4
 800113e:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec

    pDHCPMSG->OPT[k++] = dhcpClientIdentifier;
 8001142:	4b8c      	ldr	r3, [pc, #560]	@ (8001374 <send_DHCP_DECLINE+0x290>)
 8001144:	681a      	ldr	r2, [r3, #0]
 8001146:	897b      	ldrh	r3, [r7, #10]
 8001148:	1c59      	adds	r1, r3, #1
 800114a:	8179      	strh	r1, [r7, #10]
 800114c:	4413      	add	r3, r2
 800114e:	223d      	movs	r2, #61	@ 0x3d
 8001150:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
    pDHCPMSG->OPT[k++] = 0x07;
 8001154:	4b87      	ldr	r3, [pc, #540]	@ (8001374 <send_DHCP_DECLINE+0x290>)
 8001156:	681a      	ldr	r2, [r3, #0]
 8001158:	897b      	ldrh	r3, [r7, #10]
 800115a:	1c59      	adds	r1, r3, #1
 800115c:	8179      	strh	r1, [r7, #10]
 800115e:	4413      	add	r3, r2
 8001160:	2207      	movs	r2, #7
 8001162:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
    pDHCPMSG->OPT[k++] = 0x01;
 8001166:	4b83      	ldr	r3, [pc, #524]	@ (8001374 <send_DHCP_DECLINE+0x290>)
 8001168:	681a      	ldr	r2, [r3, #0]
 800116a:	897b      	ldrh	r3, [r7, #10]
 800116c:	1c59      	adds	r1, r3, #1
 800116e:	8179      	strh	r1, [r7, #10]
 8001170:	4413      	add	r3, r2
 8001172:	2201      	movs	r2, #1
 8001174:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
    pDHCPMSG->OPT[k++] = DHCP_CHADDR[0];
 8001178:	4b7e      	ldr	r3, [pc, #504]	@ (8001374 <send_DHCP_DECLINE+0x290>)
 800117a:	681a      	ldr	r2, [r3, #0]
 800117c:	897b      	ldrh	r3, [r7, #10]
 800117e:	1c59      	adds	r1, r3, #1
 8001180:	8179      	strh	r1, [r7, #10]
 8001182:	4618      	mov	r0, r3
 8001184:	4b7c      	ldr	r3, [pc, #496]	@ (8001378 <send_DHCP_DECLINE+0x294>)
 8001186:	7819      	ldrb	r1, [r3, #0]
 8001188:	1813      	adds	r3, r2, r0
 800118a:	460a      	mov	r2, r1
 800118c:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
    pDHCPMSG->OPT[k++] = DHCP_CHADDR[1];
 8001190:	4b78      	ldr	r3, [pc, #480]	@ (8001374 <send_DHCP_DECLINE+0x290>)
 8001192:	681a      	ldr	r2, [r3, #0]
 8001194:	897b      	ldrh	r3, [r7, #10]
 8001196:	1c59      	adds	r1, r3, #1
 8001198:	8179      	strh	r1, [r7, #10]
 800119a:	4618      	mov	r0, r3
 800119c:	4b76      	ldr	r3, [pc, #472]	@ (8001378 <send_DHCP_DECLINE+0x294>)
 800119e:	7859      	ldrb	r1, [r3, #1]
 80011a0:	1813      	adds	r3, r2, r0
 80011a2:	460a      	mov	r2, r1
 80011a4:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
    pDHCPMSG->OPT[k++] = DHCP_CHADDR[2];
 80011a8:	4b72      	ldr	r3, [pc, #456]	@ (8001374 <send_DHCP_DECLINE+0x290>)
 80011aa:	681a      	ldr	r2, [r3, #0]
 80011ac:	897b      	ldrh	r3, [r7, #10]
 80011ae:	1c59      	adds	r1, r3, #1
 80011b0:	8179      	strh	r1, [r7, #10]
 80011b2:	4618      	mov	r0, r3
 80011b4:	4b70      	ldr	r3, [pc, #448]	@ (8001378 <send_DHCP_DECLINE+0x294>)
 80011b6:	7899      	ldrb	r1, [r3, #2]
 80011b8:	1813      	adds	r3, r2, r0
 80011ba:	460a      	mov	r2, r1
 80011bc:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
    pDHCPMSG->OPT[k++] = DHCP_CHADDR[3];
 80011c0:	4b6c      	ldr	r3, [pc, #432]	@ (8001374 <send_DHCP_DECLINE+0x290>)
 80011c2:	681a      	ldr	r2, [r3, #0]
 80011c4:	897b      	ldrh	r3, [r7, #10]
 80011c6:	1c59      	adds	r1, r3, #1
 80011c8:	8179      	strh	r1, [r7, #10]
 80011ca:	4618      	mov	r0, r3
 80011cc:	4b6a      	ldr	r3, [pc, #424]	@ (8001378 <send_DHCP_DECLINE+0x294>)
 80011ce:	78d9      	ldrb	r1, [r3, #3]
 80011d0:	1813      	adds	r3, r2, r0
 80011d2:	460a      	mov	r2, r1
 80011d4:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
    pDHCPMSG->OPT[k++] = DHCP_CHADDR[4];
 80011d8:	4b66      	ldr	r3, [pc, #408]	@ (8001374 <send_DHCP_DECLINE+0x290>)
 80011da:	681a      	ldr	r2, [r3, #0]
 80011dc:	897b      	ldrh	r3, [r7, #10]
 80011de:	1c59      	adds	r1, r3, #1
 80011e0:	8179      	strh	r1, [r7, #10]
 80011e2:	4618      	mov	r0, r3
 80011e4:	4b64      	ldr	r3, [pc, #400]	@ (8001378 <send_DHCP_DECLINE+0x294>)
 80011e6:	7919      	ldrb	r1, [r3, #4]
 80011e8:	1813      	adds	r3, r2, r0
 80011ea:	460a      	mov	r2, r1
 80011ec:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
    pDHCPMSG->OPT[k++] = DHCP_CHADDR[5];
 80011f0:	4b60      	ldr	r3, [pc, #384]	@ (8001374 <send_DHCP_DECLINE+0x290>)
 80011f2:	681a      	ldr	r2, [r3, #0]
 80011f4:	897b      	ldrh	r3, [r7, #10]
 80011f6:	1c59      	adds	r1, r3, #1
 80011f8:	8179      	strh	r1, [r7, #10]
 80011fa:	4618      	mov	r0, r3
 80011fc:	4b5e      	ldr	r3, [pc, #376]	@ (8001378 <send_DHCP_DECLINE+0x294>)
 80011fe:	7959      	ldrb	r1, [r3, #5]
 8001200:	1813      	adds	r3, r2, r0
 8001202:	460a      	mov	r2, r1
 8001204:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec

    pDHCPMSG->OPT[k++] = dhcpRequestedIPaddr;
 8001208:	4b5a      	ldr	r3, [pc, #360]	@ (8001374 <send_DHCP_DECLINE+0x290>)
 800120a:	681a      	ldr	r2, [r3, #0]
 800120c:	897b      	ldrh	r3, [r7, #10]
 800120e:	1c59      	adds	r1, r3, #1
 8001210:	8179      	strh	r1, [r7, #10]
 8001212:	4413      	add	r3, r2
 8001214:	2232      	movs	r2, #50	@ 0x32
 8001216:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
    pDHCPMSG->OPT[k++] = 0x04;
 800121a:	4b56      	ldr	r3, [pc, #344]	@ (8001374 <send_DHCP_DECLINE+0x290>)
 800121c:	681a      	ldr	r2, [r3, #0]
 800121e:	897b      	ldrh	r3, [r7, #10]
 8001220:	1c59      	adds	r1, r3, #1
 8001222:	8179      	strh	r1, [r7, #10]
 8001224:	4413      	add	r3, r2
 8001226:	2204      	movs	r2, #4
 8001228:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
    pDHCPMSG->OPT[k++] = DHCP_allocated_ip[0];
 800122c:	4b51      	ldr	r3, [pc, #324]	@ (8001374 <send_DHCP_DECLINE+0x290>)
 800122e:	681a      	ldr	r2, [r3, #0]
 8001230:	897b      	ldrh	r3, [r7, #10]
 8001232:	1c59      	adds	r1, r3, #1
 8001234:	8179      	strh	r1, [r7, #10]
 8001236:	4618      	mov	r0, r3
 8001238:	4b50      	ldr	r3, [pc, #320]	@ (800137c <send_DHCP_DECLINE+0x298>)
 800123a:	7819      	ldrb	r1, [r3, #0]
 800123c:	1813      	adds	r3, r2, r0
 800123e:	460a      	mov	r2, r1
 8001240:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
    pDHCPMSG->OPT[k++] = DHCP_allocated_ip[1];
 8001244:	4b4b      	ldr	r3, [pc, #300]	@ (8001374 <send_DHCP_DECLINE+0x290>)
 8001246:	681a      	ldr	r2, [r3, #0]
 8001248:	897b      	ldrh	r3, [r7, #10]
 800124a:	1c59      	adds	r1, r3, #1
 800124c:	8179      	strh	r1, [r7, #10]
 800124e:	4618      	mov	r0, r3
 8001250:	4b4a      	ldr	r3, [pc, #296]	@ (800137c <send_DHCP_DECLINE+0x298>)
 8001252:	7859      	ldrb	r1, [r3, #1]
 8001254:	1813      	adds	r3, r2, r0
 8001256:	460a      	mov	r2, r1
 8001258:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
    pDHCPMSG->OPT[k++] = DHCP_allocated_ip[2];
 800125c:	4b45      	ldr	r3, [pc, #276]	@ (8001374 <send_DHCP_DECLINE+0x290>)
 800125e:	681a      	ldr	r2, [r3, #0]
 8001260:	897b      	ldrh	r3, [r7, #10]
 8001262:	1c59      	adds	r1, r3, #1
 8001264:	8179      	strh	r1, [r7, #10]
 8001266:	4618      	mov	r0, r3
 8001268:	4b44      	ldr	r3, [pc, #272]	@ (800137c <send_DHCP_DECLINE+0x298>)
 800126a:	7899      	ldrb	r1, [r3, #2]
 800126c:	1813      	adds	r3, r2, r0
 800126e:	460a      	mov	r2, r1
 8001270:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
    pDHCPMSG->OPT[k++] = DHCP_allocated_ip[3];
 8001274:	4b3f      	ldr	r3, [pc, #252]	@ (8001374 <send_DHCP_DECLINE+0x290>)
 8001276:	681a      	ldr	r2, [r3, #0]
 8001278:	897b      	ldrh	r3, [r7, #10]
 800127a:	1c59      	adds	r1, r3, #1
 800127c:	8179      	strh	r1, [r7, #10]
 800127e:	4618      	mov	r0, r3
 8001280:	4b3e      	ldr	r3, [pc, #248]	@ (800137c <send_DHCP_DECLINE+0x298>)
 8001282:	78d9      	ldrb	r1, [r3, #3]
 8001284:	1813      	adds	r3, r2, r0
 8001286:	460a      	mov	r2, r1
 8001288:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec

    pDHCPMSG->OPT[k++] = dhcpServerIdentifier;
 800128c:	4b39      	ldr	r3, [pc, #228]	@ (8001374 <send_DHCP_DECLINE+0x290>)
 800128e:	681a      	ldr	r2, [r3, #0]
 8001290:	897b      	ldrh	r3, [r7, #10]
 8001292:	1c59      	adds	r1, r3, #1
 8001294:	8179      	strh	r1, [r7, #10]
 8001296:	4413      	add	r3, r2
 8001298:	2236      	movs	r2, #54	@ 0x36
 800129a:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
    pDHCPMSG->OPT[k++] = 0x04;
 800129e:	4b35      	ldr	r3, [pc, #212]	@ (8001374 <send_DHCP_DECLINE+0x290>)
 80012a0:	681a      	ldr	r2, [r3, #0]
 80012a2:	897b      	ldrh	r3, [r7, #10]
 80012a4:	1c59      	adds	r1, r3, #1
 80012a6:	8179      	strh	r1, [r7, #10]
 80012a8:	4413      	add	r3, r2
 80012aa:	2204      	movs	r2, #4
 80012ac:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
    pDHCPMSG->OPT[k++] = DHCP_SIP[0];
 80012b0:	4b30      	ldr	r3, [pc, #192]	@ (8001374 <send_DHCP_DECLINE+0x290>)
 80012b2:	681a      	ldr	r2, [r3, #0]
 80012b4:	897b      	ldrh	r3, [r7, #10]
 80012b6:	1c59      	adds	r1, r3, #1
 80012b8:	8179      	strh	r1, [r7, #10]
 80012ba:	4618      	mov	r0, r3
 80012bc:	4b30      	ldr	r3, [pc, #192]	@ (8001380 <send_DHCP_DECLINE+0x29c>)
 80012be:	7819      	ldrb	r1, [r3, #0]
 80012c0:	1813      	adds	r3, r2, r0
 80012c2:	460a      	mov	r2, r1
 80012c4:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
    pDHCPMSG->OPT[k++] = DHCP_SIP[1];
 80012c8:	4b2a      	ldr	r3, [pc, #168]	@ (8001374 <send_DHCP_DECLINE+0x290>)
 80012ca:	681a      	ldr	r2, [r3, #0]
 80012cc:	897b      	ldrh	r3, [r7, #10]
 80012ce:	1c59      	adds	r1, r3, #1
 80012d0:	8179      	strh	r1, [r7, #10]
 80012d2:	4618      	mov	r0, r3
 80012d4:	4b2a      	ldr	r3, [pc, #168]	@ (8001380 <send_DHCP_DECLINE+0x29c>)
 80012d6:	7859      	ldrb	r1, [r3, #1]
 80012d8:	1813      	adds	r3, r2, r0
 80012da:	460a      	mov	r2, r1
 80012dc:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
    pDHCPMSG->OPT[k++] = DHCP_SIP[2];
 80012e0:	4b24      	ldr	r3, [pc, #144]	@ (8001374 <send_DHCP_DECLINE+0x290>)
 80012e2:	681a      	ldr	r2, [r3, #0]
 80012e4:	897b      	ldrh	r3, [r7, #10]
 80012e6:	1c59      	adds	r1, r3, #1
 80012e8:	8179      	strh	r1, [r7, #10]
 80012ea:	4618      	mov	r0, r3
 80012ec:	4b24      	ldr	r3, [pc, #144]	@ (8001380 <send_DHCP_DECLINE+0x29c>)
 80012ee:	7899      	ldrb	r1, [r3, #2]
 80012f0:	1813      	adds	r3, r2, r0
 80012f2:	460a      	mov	r2, r1
 80012f4:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
    pDHCPMSG->OPT[k++] = DHCP_SIP[3];
 80012f8:	4b1e      	ldr	r3, [pc, #120]	@ (8001374 <send_DHCP_DECLINE+0x290>)
 80012fa:	681a      	ldr	r2, [r3, #0]
 80012fc:	897b      	ldrh	r3, [r7, #10]
 80012fe:	1c59      	adds	r1, r3, #1
 8001300:	8179      	strh	r1, [r7, #10]
 8001302:	4618      	mov	r0, r3
 8001304:	4b1e      	ldr	r3, [pc, #120]	@ (8001380 <send_DHCP_DECLINE+0x29c>)
 8001306:	78d9      	ldrb	r1, [r3, #3]
 8001308:	1813      	adds	r3, r2, r0
 800130a:	460a      	mov	r2, r1
 800130c:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec

    pDHCPMSG->OPT[k++] = endOption;
 8001310:	4b18      	ldr	r3, [pc, #96]	@ (8001374 <send_DHCP_DECLINE+0x290>)
 8001312:	681a      	ldr	r2, [r3, #0]
 8001314:	897b      	ldrh	r3, [r7, #10]
 8001316:	1c59      	adds	r1, r3, #1
 8001318:	8179      	strh	r1, [r7, #10]
 800131a:	4413      	add	r3, r2
 800131c:	22ff      	movs	r2, #255	@ 0xff
 800131e:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec

    for (i = k; i < OPT_SIZE; i++) {
 8001322:	897b      	ldrh	r3, [r7, #10]
 8001324:	60fb      	str	r3, [r7, #12]
 8001326:	e009      	b.n	800133c <send_DHCP_DECLINE+0x258>
        pDHCPMSG->OPT[i] = 0;
 8001328:	4b12      	ldr	r3, [pc, #72]	@ (8001374 <send_DHCP_DECLINE+0x290>)
 800132a:	681a      	ldr	r2, [r3, #0]
 800132c:	68fb      	ldr	r3, [r7, #12]
 800132e:	4413      	add	r3, r2
 8001330:	33ec      	adds	r3, #236	@ 0xec
 8001332:	2200      	movs	r2, #0
 8001334:	701a      	strb	r2, [r3, #0]
    for (i = k; i < OPT_SIZE; i++) {
 8001336:	68fb      	ldr	r3, [r7, #12]
 8001338:	3301      	adds	r3, #1
 800133a:	60fb      	str	r3, [r7, #12]
 800133c:	68fb      	ldr	r3, [r7, #12]
 800133e:	f5b3 7f9c 	cmp.w	r3, #312	@ 0x138
 8001342:	dbf1      	blt.n	8001328 <send_DHCP_DECLINE+0x244>
    }

    //send broadcasting packet
    ip[0] = 0xFF;
 8001344:	23ff      	movs	r3, #255	@ 0xff
 8001346:	713b      	strb	r3, [r7, #4]
    ip[1] = 0xFF;
 8001348:	23ff      	movs	r3, #255	@ 0xff
 800134a:	717b      	strb	r3, [r7, #5]
    ip[2] = 0xFF;
 800134c:	23ff      	movs	r3, #255	@ 0xff
 800134e:	71bb      	strb	r3, [r7, #6]
    ip[3] = 0xFF;
 8001350:	23ff      	movs	r3, #255	@ 0xff
 8001352:	71fb      	strb	r3, [r7, #7]
#if 1
    // 20231016 taylor//teddy 240122
#if ((_WIZCHIP_ == 6100) || (_WIZCHIP_ == 6300))
    sendto(DHCP_SOCKET, (uint8_t *)pDHCPMSG, RIP_MSG_SIZE, ip, DHCP_SERVER_PORT, 4);
#else
    sendto(DHCP_SOCKET, (uint8_t *)pDHCPMSG, RIP_MSG_SIZE, ip, DHCP_SERVER_PORT);
 8001354:	4b0b      	ldr	r3, [pc, #44]	@ (8001384 <send_DHCP_DECLINE+0x2a0>)
 8001356:	7818      	ldrb	r0, [r3, #0]
 8001358:	4b06      	ldr	r3, [pc, #24]	@ (8001374 <send_DHCP_DECLINE+0x290>)
 800135a:	6819      	ldr	r1, [r3, #0]
 800135c:	1d3b      	adds	r3, r7, #4
 800135e:	2243      	movs	r2, #67	@ 0x43
 8001360:	9200      	str	r2, [sp, #0]
 8001362:	f44f 7209 	mov.w	r2, #548	@ 0x224
 8001366:	f002 f811 	bl	800338c <sendto_W5x00>
#endif
#else
    sendto(DHCP_SOCKET, (uint8_t *)pDHCPMSG, RIP_MSG_SIZE, ip, DHCP_SERVER_PORT);
#endif
}
 800136a:	bf00      	nop
 800136c:	3710      	adds	r7, #16
 800136e:	46bd      	mov	sp, r7
 8001370:	bd80      	pop	{r7, pc}
 8001372:	bf00      	nop
 8001374:	20040114 	.word	0x20040114
 8001378:	20040118 	.word	0x20040118
 800137c:	200400f8 	.word	0x200400f8
 8001380:	200400ec 	.word	0x200400ec
 8001384:	200400e8 	.word	0x200400e8

08001388 <parseDHCPMSG>:

/* PARSE REPLY pDHCPMSG */
int8_t parseDHCPMSG(void) {
 8001388:	b590      	push	{r4, r7, lr}
 800138a:	b089      	sub	sp, #36	@ 0x24
 800138c:	af02      	add	r7, sp, #8
    uint16_t  svr_port;
    uint16_t len;

    uint8_t * p;
    uint8_t * e;
    uint8_t type = 0;
 800138e:	2300      	movs	r3, #0
 8001390:	74fb      	strb	r3, [r7, #19]
#if 1
    // 20231019 taylor
    uint8_t addr_len;
#endif

    if ((len = getSn_RX_RSR(DHCP_SOCKET)) > 0) {
 8001392:	4ba1      	ldr	r3, [pc, #644]	@ (8001618 <parseDHCPMSG+0x290>)
 8001394:	781b      	ldrb	r3, [r3, #0]
 8001396:	4618      	mov	r0, r3
 8001398:	f002 ff0b 	bl	80041b2 <getSn_RX_RSR>
 800139c:	4603      	mov	r3, r0
 800139e:	823b      	strh	r3, [r7, #16]
 80013a0:	8a3b      	ldrh	r3, [r7, #16]
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d011      	beq.n	80013ca <parseDHCPMSG+0x42>
#if 1
        // 20231019 taylor//teddy 240122
#if ((_WIZCHIP_ == 6100) || (_WIZCHIP_ == 6300))
        len = recvfrom(DHCP_SOCKET, (uint8_t *)pDHCPMSG, len, svr_addr, &svr_port, &addr_len);
#else
        len = recvfrom(DHCP_SOCKET, (uint8_t *)pDHCPMSG, len, svr_addr, &svr_port);
 80013a6:	4b9c      	ldr	r3, [pc, #624]	@ (8001618 <parseDHCPMSG+0x290>)
 80013a8:	7818      	ldrb	r0, [r3, #0]
 80013aa:	4b9c      	ldr	r3, [pc, #624]	@ (800161c <parseDHCPMSG+0x294>)
 80013ac:	6819      	ldr	r1, [r3, #0]
 80013ae:	1d3c      	adds	r4, r7, #4
 80013b0:	8a3a      	ldrh	r2, [r7, #16]
 80013b2:	1cbb      	adds	r3, r7, #2
 80013b4:	9300      	str	r3, [sp, #0]
 80013b6:	4623      	mov	r3, r4
 80013b8:	f002 f994 	bl	80036e4 <recvfrom_W5x00>
 80013bc:	4603      	mov	r3, r0
 80013be:	823b      	strh	r3, [r7, #16]
        printf("DHCP message : %d.%d.%d.%d(%d) %d received. \r\n", svr_addr[0], svr_addr[1], svr_addr[2], svr_addr[3], svr_port, len);
#endif
    } else {
        return 0;
    }
    if (svr_port == DHCP_SERVER_PORT) {
 80013c0:	887b      	ldrh	r3, [r7, #2]
 80013c2:	2b43      	cmp	r3, #67	@ 0x43
 80013c4:	f040 81ed 	bne.w	80017a2 <parseDHCPMSG+0x41a>
 80013c8:	e001      	b.n	80013ce <parseDHCPMSG+0x46>
        return 0;
 80013ca:	2300      	movs	r3, #0
 80013cc:	e1eb      	b.n	80017a6 <parseDHCPMSG+0x41e>
        // compare mac address
        if ((pDHCPMSG->chaddr[0] != DHCP_CHADDR[0]) || (pDHCPMSG->chaddr[1] != DHCP_CHADDR[1]) ||
 80013ce:	4b93      	ldr	r3, [pc, #588]	@ (800161c <parseDHCPMSG+0x294>)
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	7f1a      	ldrb	r2, [r3, #28]
 80013d4:	4b92      	ldr	r3, [pc, #584]	@ (8001620 <parseDHCPMSG+0x298>)
 80013d6:	781b      	ldrb	r3, [r3, #0]
 80013d8:	429a      	cmp	r2, r3
 80013da:	d124      	bne.n	8001426 <parseDHCPMSG+0x9e>
 80013dc:	4b8f      	ldr	r3, [pc, #572]	@ (800161c <parseDHCPMSG+0x294>)
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	7f5a      	ldrb	r2, [r3, #29]
 80013e2:	4b8f      	ldr	r3, [pc, #572]	@ (8001620 <parseDHCPMSG+0x298>)
 80013e4:	785b      	ldrb	r3, [r3, #1]
 80013e6:	429a      	cmp	r2, r3
 80013e8:	d11d      	bne.n	8001426 <parseDHCPMSG+0x9e>
                (pDHCPMSG->chaddr[2] != DHCP_CHADDR[2]) || (pDHCPMSG->chaddr[3] != DHCP_CHADDR[3]) ||
 80013ea:	4b8c      	ldr	r3, [pc, #560]	@ (800161c <parseDHCPMSG+0x294>)
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	7f9a      	ldrb	r2, [r3, #30]
 80013f0:	4b8b      	ldr	r3, [pc, #556]	@ (8001620 <parseDHCPMSG+0x298>)
 80013f2:	789b      	ldrb	r3, [r3, #2]
        if ((pDHCPMSG->chaddr[0] != DHCP_CHADDR[0]) || (pDHCPMSG->chaddr[1] != DHCP_CHADDR[1]) ||
 80013f4:	429a      	cmp	r2, r3
 80013f6:	d116      	bne.n	8001426 <parseDHCPMSG+0x9e>
                (pDHCPMSG->chaddr[2] != DHCP_CHADDR[2]) || (pDHCPMSG->chaddr[3] != DHCP_CHADDR[3]) ||
 80013f8:	4b88      	ldr	r3, [pc, #544]	@ (800161c <parseDHCPMSG+0x294>)
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	7fda      	ldrb	r2, [r3, #31]
 80013fe:	4b88      	ldr	r3, [pc, #544]	@ (8001620 <parseDHCPMSG+0x298>)
 8001400:	78db      	ldrb	r3, [r3, #3]
 8001402:	429a      	cmp	r2, r3
 8001404:	d10f      	bne.n	8001426 <parseDHCPMSG+0x9e>
                (pDHCPMSG->chaddr[4] != DHCP_CHADDR[4]) || (pDHCPMSG->chaddr[5] != DHCP_CHADDR[5])) {
 8001406:	4b85      	ldr	r3, [pc, #532]	@ (800161c <parseDHCPMSG+0x294>)
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	f893 2020 	ldrb.w	r2, [r3, #32]
 800140e:	4b84      	ldr	r3, [pc, #528]	@ (8001620 <parseDHCPMSG+0x298>)
 8001410:	791b      	ldrb	r3, [r3, #4]
                (pDHCPMSG->chaddr[2] != DHCP_CHADDR[2]) || (pDHCPMSG->chaddr[3] != DHCP_CHADDR[3]) ||
 8001412:	429a      	cmp	r2, r3
 8001414:	d107      	bne.n	8001426 <parseDHCPMSG+0x9e>
                (pDHCPMSG->chaddr[4] != DHCP_CHADDR[4]) || (pDHCPMSG->chaddr[5] != DHCP_CHADDR[5])) {
 8001416:	4b81      	ldr	r3, [pc, #516]	@ (800161c <parseDHCPMSG+0x294>)
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	f893 2021 	ldrb.w	r2, [r3, #33]	@ 0x21
 800141e:	4b80      	ldr	r3, [pc, #512]	@ (8001620 <parseDHCPMSG+0x298>)
 8001420:	795b      	ldrb	r3, [r3, #5]
 8001422:	429a      	cmp	r2, r3
 8001424:	d001      	beq.n	800142a <parseDHCPMSG+0xa2>
#ifdef _DHCP_DEBUG_
            printf("No My DHCP Message. This message is ignored.\r\n");
#endif
            return 0;
 8001426:	2300      	movs	r3, #0
 8001428:	e1bd      	b.n	80017a6 <parseDHCPMSG+0x41e>
        }
        //compare DHCP server ip address
        if ((DHCP_SIP[0] != 0) || (DHCP_SIP[1] != 0) || (DHCP_SIP[2] != 0) || (DHCP_SIP[3] != 0)) {
 800142a:	4b7e      	ldr	r3, [pc, #504]	@ (8001624 <parseDHCPMSG+0x29c>)
 800142c:	781b      	ldrb	r3, [r3, #0]
 800142e:	2b00      	cmp	r3, #0
 8001430:	d10b      	bne.n	800144a <parseDHCPMSG+0xc2>
 8001432:	4b7c      	ldr	r3, [pc, #496]	@ (8001624 <parseDHCPMSG+0x29c>)
 8001434:	785b      	ldrb	r3, [r3, #1]
 8001436:	2b00      	cmp	r3, #0
 8001438:	d107      	bne.n	800144a <parseDHCPMSG+0xc2>
 800143a:	4b7a      	ldr	r3, [pc, #488]	@ (8001624 <parseDHCPMSG+0x29c>)
 800143c:	789b      	ldrb	r3, [r3, #2]
 800143e:	2b00      	cmp	r3, #0
 8001440:	d103      	bne.n	800144a <parseDHCPMSG+0xc2>
 8001442:	4b78      	ldr	r3, [pc, #480]	@ (8001624 <parseDHCPMSG+0x29c>)
 8001444:	78db      	ldrb	r3, [r3, #3]
 8001446:	2b00      	cmp	r3, #0
 8001448:	d029      	beq.n	800149e <parseDHCPMSG+0x116>
            if (((svr_addr[0] != DHCP_SIP[0]) || (svr_addr[1] != DHCP_SIP[1]) || (svr_addr[2] != DHCP_SIP[2]) || (svr_addr[3] != DHCP_SIP[3])) &&
 800144a:	793a      	ldrb	r2, [r7, #4]
 800144c:	4b75      	ldr	r3, [pc, #468]	@ (8001624 <parseDHCPMSG+0x29c>)
 800144e:	781b      	ldrb	r3, [r3, #0]
 8001450:	429a      	cmp	r2, r3
 8001452:	d10e      	bne.n	8001472 <parseDHCPMSG+0xea>
 8001454:	797a      	ldrb	r2, [r7, #5]
 8001456:	4b73      	ldr	r3, [pc, #460]	@ (8001624 <parseDHCPMSG+0x29c>)
 8001458:	785b      	ldrb	r3, [r3, #1]
 800145a:	429a      	cmp	r2, r3
 800145c:	d109      	bne.n	8001472 <parseDHCPMSG+0xea>
 800145e:	79ba      	ldrb	r2, [r7, #6]
 8001460:	4b70      	ldr	r3, [pc, #448]	@ (8001624 <parseDHCPMSG+0x29c>)
 8001462:	789b      	ldrb	r3, [r3, #2]
 8001464:	429a      	cmp	r2, r3
 8001466:	d104      	bne.n	8001472 <parseDHCPMSG+0xea>
 8001468:	79fa      	ldrb	r2, [r7, #7]
 800146a:	4b6e      	ldr	r3, [pc, #440]	@ (8001624 <parseDHCPMSG+0x29c>)
 800146c:	78db      	ldrb	r3, [r3, #3]
 800146e:	429a      	cmp	r2, r3
 8001470:	d015      	beq.n	800149e <parseDHCPMSG+0x116>
                    ((svr_addr[0] != DHCP_REAL_SIP[0]) || (svr_addr[1] != DHCP_REAL_SIP[1]) || (svr_addr[2] != DHCP_REAL_SIP[2]) || (svr_addr[3] != DHCP_REAL_SIP[3]))) {
 8001472:	793a      	ldrb	r2, [r7, #4]
 8001474:	4b6c      	ldr	r3, [pc, #432]	@ (8001628 <parseDHCPMSG+0x2a0>)
 8001476:	781b      	ldrb	r3, [r3, #0]
            if (((svr_addr[0] != DHCP_SIP[0]) || (svr_addr[1] != DHCP_SIP[1]) || (svr_addr[2] != DHCP_SIP[2]) || (svr_addr[3] != DHCP_SIP[3])) &&
 8001478:	429a      	cmp	r2, r3
 800147a:	d10e      	bne.n	800149a <parseDHCPMSG+0x112>
                    ((svr_addr[0] != DHCP_REAL_SIP[0]) || (svr_addr[1] != DHCP_REAL_SIP[1]) || (svr_addr[2] != DHCP_REAL_SIP[2]) || (svr_addr[3] != DHCP_REAL_SIP[3]))) {
 800147c:	797a      	ldrb	r2, [r7, #5]
 800147e:	4b6a      	ldr	r3, [pc, #424]	@ (8001628 <parseDHCPMSG+0x2a0>)
 8001480:	785b      	ldrb	r3, [r3, #1]
 8001482:	429a      	cmp	r2, r3
 8001484:	d109      	bne.n	800149a <parseDHCPMSG+0x112>
 8001486:	79ba      	ldrb	r2, [r7, #6]
 8001488:	4b67      	ldr	r3, [pc, #412]	@ (8001628 <parseDHCPMSG+0x2a0>)
 800148a:	789b      	ldrb	r3, [r3, #2]
 800148c:	429a      	cmp	r2, r3
 800148e:	d104      	bne.n	800149a <parseDHCPMSG+0x112>
 8001490:	79fa      	ldrb	r2, [r7, #7]
 8001492:	4b65      	ldr	r3, [pc, #404]	@ (8001628 <parseDHCPMSG+0x2a0>)
 8001494:	78db      	ldrb	r3, [r3, #3]
 8001496:	429a      	cmp	r2, r3
 8001498:	d001      	beq.n	800149e <parseDHCPMSG+0x116>
#ifdef _DHCP_DEBUG_
                printf("Another DHCP sever send a response message. This is ignored.\r\n");
#endif
                return 0;
 800149a:	2300      	movs	r3, #0
 800149c:	e183      	b.n	80017a6 <parseDHCPMSG+0x41e>
            }
        }
        p = (uint8_t *)(&pDHCPMSG->op);
 800149e:	4b5f      	ldr	r3, [pc, #380]	@ (800161c <parseDHCPMSG+0x294>)
 80014a0:	681b      	ldr	r3, [r3, #0]
 80014a2:	617b      	str	r3, [r7, #20]
        p = p + 240;      // 240 = sizeof(RIP_MSG) + MAGIC_COOKIE size in RIP_MSG.opt - sizeof(RIP_MSG.opt)
 80014a4:	697b      	ldr	r3, [r7, #20]
 80014a6:	33f0      	adds	r3, #240	@ 0xf0
 80014a8:	617b      	str	r3, [r7, #20]
        e = p + (len - 240);
 80014aa:	8a3b      	ldrh	r3, [r7, #16]
 80014ac:	3bf0      	subs	r3, #240	@ 0xf0
 80014ae:	697a      	ldr	r2, [r7, #20]
 80014b0:	4413      	add	r3, r2
 80014b2:	60fb      	str	r3, [r7, #12]

        while (p < e) {
 80014b4:	e170      	b.n	8001798 <parseDHCPMSG+0x410>

            switch (*p) {
 80014b6:	697b      	ldr	r3, [r7, #20]
 80014b8:	781b      	ldrb	r3, [r3, #0]
 80014ba:	2b36      	cmp	r3, #54	@ 0x36
 80014bc:	dc76      	bgt.n	80015ac <parseDHCPMSG+0x224>
 80014be:	2b00      	cmp	r3, #0
 80014c0:	f2c0 815d 	blt.w	800177e <parseDHCPMSG+0x3f6>
 80014c4:	2b36      	cmp	r3, #54	@ 0x36
 80014c6:	f200 815a 	bhi.w	800177e <parseDHCPMSG+0x3f6>
 80014ca:	a201      	add	r2, pc, #4	@ (adr r2, 80014d0 <parseDHCPMSG+0x148>)
 80014cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80014d0:	080015b9 	.word	0x080015b9
 80014d4:	080015d9 	.word	0x080015d9
 80014d8:	0800177f 	.word	0x0800177f
 80014dc:	08001631 	.word	0x08001631
 80014e0:	0800177f 	.word	0x0800177f
 80014e4:	0800177f 	.word	0x0800177f
 80014e8:	0800167d 	.word	0x0800167d
 80014ec:	0800177f 	.word	0x0800177f
 80014f0:	0800177f 	.word	0x0800177f
 80014f4:	0800177f 	.word	0x0800177f
 80014f8:	0800177f 	.word	0x0800177f
 80014fc:	0800177f 	.word	0x0800177f
 8001500:	0800177f 	.word	0x0800177f
 8001504:	0800177f 	.word	0x0800177f
 8001508:	0800177f 	.word	0x0800177f
 800150c:	0800177f 	.word	0x0800177f
 8001510:	0800177f 	.word	0x0800177f
 8001514:	0800177f 	.word	0x0800177f
 8001518:	0800177f 	.word	0x0800177f
 800151c:	0800177f 	.word	0x0800177f
 8001520:	0800177f 	.word	0x0800177f
 8001524:	0800177f 	.word	0x0800177f
 8001528:	0800177f 	.word	0x0800177f
 800152c:	0800177f 	.word	0x0800177f
 8001530:	0800177f 	.word	0x0800177f
 8001534:	0800177f 	.word	0x0800177f
 8001538:	0800177f 	.word	0x0800177f
 800153c:	0800177f 	.word	0x0800177f
 8001540:	0800177f 	.word	0x0800177f
 8001544:	0800177f 	.word	0x0800177f
 8001548:	0800177f 	.word	0x0800177f
 800154c:	0800177f 	.word	0x0800177f
 8001550:	0800177f 	.word	0x0800177f
 8001554:	0800177f 	.word	0x0800177f
 8001558:	0800177f 	.word	0x0800177f
 800155c:	0800177f 	.word	0x0800177f
 8001560:	0800177f 	.word	0x0800177f
 8001564:	0800177f 	.word	0x0800177f
 8001568:	0800177f 	.word	0x0800177f
 800156c:	0800177f 	.word	0x0800177f
 8001570:	0800177f 	.word	0x0800177f
 8001574:	0800177f 	.word	0x0800177f
 8001578:	0800177f 	.word	0x0800177f
 800157c:	0800177f 	.word	0x0800177f
 8001580:	0800177f 	.word	0x0800177f
 8001584:	0800177f 	.word	0x0800177f
 8001588:	0800177f 	.word	0x0800177f
 800158c:	0800177f 	.word	0x0800177f
 8001590:	0800177f 	.word	0x0800177f
 8001594:	0800177f 	.word	0x0800177f
 8001598:	0800177f 	.word	0x0800177f
 800159c:	080016c9 	.word	0x080016c9
 80015a0:	0800177f 	.word	0x0800177f
 80015a4:	080015c1 	.word	0x080015c1
 80015a8:	08001725 	.word	0x08001725
 80015ac:	2bff      	cmp	r3, #255	@ 0xff
 80015ae:	f040 80e6 	bne.w	800177e <parseDHCPMSG+0x3f6>

            case endOption :
                p = e;   // for break while(p < e)
 80015b2:	68fb      	ldr	r3, [r7, #12]
 80015b4:	617b      	str	r3, [r7, #20]
                break;
 80015b6:	e0ef      	b.n	8001798 <parseDHCPMSG+0x410>
            case padOption :
                p++;
 80015b8:	697b      	ldr	r3, [r7, #20]
 80015ba:	3301      	adds	r3, #1
 80015bc:	617b      	str	r3, [r7, #20]
                break;
 80015be:	e0eb      	b.n	8001798 <parseDHCPMSG+0x410>
            case dhcpMessageType :
                p++;
 80015c0:	697b      	ldr	r3, [r7, #20]
 80015c2:	3301      	adds	r3, #1
 80015c4:	617b      	str	r3, [r7, #20]
                p++;
 80015c6:	697b      	ldr	r3, [r7, #20]
 80015c8:	3301      	adds	r3, #1
 80015ca:	617b      	str	r3, [r7, #20]
                type = *p++;
 80015cc:	697b      	ldr	r3, [r7, #20]
 80015ce:	1c5a      	adds	r2, r3, #1
 80015d0:	617a      	str	r2, [r7, #20]
 80015d2:	781b      	ldrb	r3, [r3, #0]
 80015d4:	74fb      	strb	r3, [r7, #19]
                break;
 80015d6:	e0df      	b.n	8001798 <parseDHCPMSG+0x410>
            case subnetMask :
                p++;
 80015d8:	697b      	ldr	r3, [r7, #20]
 80015da:	3301      	adds	r3, #1
 80015dc:	617b      	str	r3, [r7, #20]
                p++;
 80015de:	697b      	ldr	r3, [r7, #20]
 80015e0:	3301      	adds	r3, #1
 80015e2:	617b      	str	r3, [r7, #20]
                DHCP_allocated_sn[0] = *p++;
 80015e4:	697b      	ldr	r3, [r7, #20]
 80015e6:	1c5a      	adds	r2, r3, #1
 80015e8:	617a      	str	r2, [r7, #20]
 80015ea:	781a      	ldrb	r2, [r3, #0]
 80015ec:	4b0f      	ldr	r3, [pc, #60]	@ (800162c <parseDHCPMSG+0x2a4>)
 80015ee:	701a      	strb	r2, [r3, #0]
                DHCP_allocated_sn[1] = *p++;
 80015f0:	697b      	ldr	r3, [r7, #20]
 80015f2:	1c5a      	adds	r2, r3, #1
 80015f4:	617a      	str	r2, [r7, #20]
 80015f6:	781a      	ldrb	r2, [r3, #0]
 80015f8:	4b0c      	ldr	r3, [pc, #48]	@ (800162c <parseDHCPMSG+0x2a4>)
 80015fa:	705a      	strb	r2, [r3, #1]
                DHCP_allocated_sn[2] = *p++;
 80015fc:	697b      	ldr	r3, [r7, #20]
 80015fe:	1c5a      	adds	r2, r3, #1
 8001600:	617a      	str	r2, [r7, #20]
 8001602:	781a      	ldrb	r2, [r3, #0]
 8001604:	4b09      	ldr	r3, [pc, #36]	@ (800162c <parseDHCPMSG+0x2a4>)
 8001606:	709a      	strb	r2, [r3, #2]
                DHCP_allocated_sn[3] = *p++;
 8001608:	697b      	ldr	r3, [r7, #20]
 800160a:	1c5a      	adds	r2, r3, #1
 800160c:	617a      	str	r2, [r7, #20]
 800160e:	781a      	ldrb	r2, [r3, #0]
 8001610:	4b06      	ldr	r3, [pc, #24]	@ (800162c <parseDHCPMSG+0x2a4>)
 8001612:	70da      	strb	r2, [r3, #3]
                break;
 8001614:	e0c0      	b.n	8001798 <parseDHCPMSG+0x410>
 8001616:	bf00      	nop
 8001618:	200400e8 	.word	0x200400e8
 800161c:	20040114 	.word	0x20040114
 8001620:	20040118 	.word	0x20040118
 8001624:	200400ec 	.word	0x200400ec
 8001628:	200400f0 	.word	0x200400f0
 800162c:	20040100 	.word	0x20040100
            case routersOnSubnet :
                p++;
 8001630:	697b      	ldr	r3, [r7, #20]
 8001632:	3301      	adds	r3, #1
 8001634:	617b      	str	r3, [r7, #20]
                opt_len = *p++;
 8001636:	697b      	ldr	r3, [r7, #20]
 8001638:	1c5a      	adds	r2, r3, #1
 800163a:	617a      	str	r2, [r7, #20]
 800163c:	781b      	ldrb	r3, [r3, #0]
 800163e:	72fb      	strb	r3, [r7, #11]
                DHCP_allocated_gw[0] = *p++;
 8001640:	697b      	ldr	r3, [r7, #20]
 8001642:	1c5a      	adds	r2, r3, #1
 8001644:	617a      	str	r2, [r7, #20]
 8001646:	781a      	ldrb	r2, [r3, #0]
 8001648:	4b59      	ldr	r3, [pc, #356]	@ (80017b0 <parseDHCPMSG+0x428>)
 800164a:	701a      	strb	r2, [r3, #0]
                DHCP_allocated_gw[1] = *p++;
 800164c:	697b      	ldr	r3, [r7, #20]
 800164e:	1c5a      	adds	r2, r3, #1
 8001650:	617a      	str	r2, [r7, #20]
 8001652:	781a      	ldrb	r2, [r3, #0]
 8001654:	4b56      	ldr	r3, [pc, #344]	@ (80017b0 <parseDHCPMSG+0x428>)
 8001656:	705a      	strb	r2, [r3, #1]
                DHCP_allocated_gw[2] = *p++;
 8001658:	697b      	ldr	r3, [r7, #20]
 800165a:	1c5a      	adds	r2, r3, #1
 800165c:	617a      	str	r2, [r7, #20]
 800165e:	781a      	ldrb	r2, [r3, #0]
 8001660:	4b53      	ldr	r3, [pc, #332]	@ (80017b0 <parseDHCPMSG+0x428>)
 8001662:	709a      	strb	r2, [r3, #2]
                DHCP_allocated_gw[3] = *p++;
 8001664:	697b      	ldr	r3, [r7, #20]
 8001666:	1c5a      	adds	r2, r3, #1
 8001668:	617a      	str	r2, [r7, #20]
 800166a:	781a      	ldrb	r2, [r3, #0]
 800166c:	4b50      	ldr	r3, [pc, #320]	@ (80017b0 <parseDHCPMSG+0x428>)
 800166e:	70da      	strb	r2, [r3, #3]
                p = p + (opt_len - 4);
 8001670:	7afb      	ldrb	r3, [r7, #11]
 8001672:	3b04      	subs	r3, #4
 8001674:	697a      	ldr	r2, [r7, #20]
 8001676:	4413      	add	r3, r2
 8001678:	617b      	str	r3, [r7, #20]
                break;
 800167a:	e08d      	b.n	8001798 <parseDHCPMSG+0x410>
            case dns :
                p++;
 800167c:	697b      	ldr	r3, [r7, #20]
 800167e:	3301      	adds	r3, #1
 8001680:	617b      	str	r3, [r7, #20]
                opt_len = *p++;
 8001682:	697b      	ldr	r3, [r7, #20]
 8001684:	1c5a      	adds	r2, r3, #1
 8001686:	617a      	str	r2, [r7, #20]
 8001688:	781b      	ldrb	r3, [r3, #0]
 800168a:	72fb      	strb	r3, [r7, #11]
                DHCP_allocated_dns[0] = *p++;
 800168c:	697b      	ldr	r3, [r7, #20]
 800168e:	1c5a      	adds	r2, r3, #1
 8001690:	617a      	str	r2, [r7, #20]
 8001692:	781a      	ldrb	r2, [r3, #0]
 8001694:	4b47      	ldr	r3, [pc, #284]	@ (80017b4 <parseDHCPMSG+0x42c>)
 8001696:	701a      	strb	r2, [r3, #0]
                DHCP_allocated_dns[1] = *p++;
 8001698:	697b      	ldr	r3, [r7, #20]
 800169a:	1c5a      	adds	r2, r3, #1
 800169c:	617a      	str	r2, [r7, #20]
 800169e:	781a      	ldrb	r2, [r3, #0]
 80016a0:	4b44      	ldr	r3, [pc, #272]	@ (80017b4 <parseDHCPMSG+0x42c>)
 80016a2:	705a      	strb	r2, [r3, #1]
                DHCP_allocated_dns[2] = *p++;
 80016a4:	697b      	ldr	r3, [r7, #20]
 80016a6:	1c5a      	adds	r2, r3, #1
 80016a8:	617a      	str	r2, [r7, #20]
 80016aa:	781a      	ldrb	r2, [r3, #0]
 80016ac:	4b41      	ldr	r3, [pc, #260]	@ (80017b4 <parseDHCPMSG+0x42c>)
 80016ae:	709a      	strb	r2, [r3, #2]
                DHCP_allocated_dns[3] = *p++;
 80016b0:	697b      	ldr	r3, [r7, #20]
 80016b2:	1c5a      	adds	r2, r3, #1
 80016b4:	617a      	str	r2, [r7, #20]
 80016b6:	781a      	ldrb	r2, [r3, #0]
 80016b8:	4b3e      	ldr	r3, [pc, #248]	@ (80017b4 <parseDHCPMSG+0x42c>)
 80016ba:	70da      	strb	r2, [r3, #3]
                p = p + (opt_len - 4);
 80016bc:	7afb      	ldrb	r3, [r7, #11]
 80016be:	3b04      	subs	r3, #4
 80016c0:	697a      	ldr	r2, [r7, #20]
 80016c2:	4413      	add	r3, r2
 80016c4:	617b      	str	r3, [r7, #20]
                break;
 80016c6:	e067      	b.n	8001798 <parseDHCPMSG+0x410>
            case dhcpIPaddrLeaseTime :
                p++;
 80016c8:	697b      	ldr	r3, [r7, #20]
 80016ca:	3301      	adds	r3, #1
 80016cc:	617b      	str	r3, [r7, #20]
                opt_len = *p++;
 80016ce:	697b      	ldr	r3, [r7, #20]
 80016d0:	1c5a      	adds	r2, r3, #1
 80016d2:	617a      	str	r2, [r7, #20]
 80016d4:	781b      	ldrb	r3, [r3, #0]
 80016d6:	72fb      	strb	r3, [r7, #11]
                dhcp_lease_time  = *p++;
 80016d8:	697b      	ldr	r3, [r7, #20]
 80016da:	1c5a      	adds	r2, r3, #1
 80016dc:	617a      	str	r2, [r7, #20]
 80016de:	781b      	ldrb	r3, [r3, #0]
 80016e0:	461a      	mov	r2, r3
 80016e2:	4b35      	ldr	r3, [pc, #212]	@ (80017b8 <parseDHCPMSG+0x430>)
 80016e4:	601a      	str	r2, [r3, #0]
                dhcp_lease_time  = (dhcp_lease_time << 8) + *p++;
 80016e6:	4b34      	ldr	r3, [pc, #208]	@ (80017b8 <parseDHCPMSG+0x430>)
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	021a      	lsls	r2, r3, #8
 80016ec:	697b      	ldr	r3, [r7, #20]
 80016ee:	1c59      	adds	r1, r3, #1
 80016f0:	6179      	str	r1, [r7, #20]
 80016f2:	781b      	ldrb	r3, [r3, #0]
 80016f4:	4413      	add	r3, r2
 80016f6:	4a30      	ldr	r2, [pc, #192]	@ (80017b8 <parseDHCPMSG+0x430>)
 80016f8:	6013      	str	r3, [r2, #0]
                dhcp_lease_time  = (dhcp_lease_time << 8) + *p++;
 80016fa:	4b2f      	ldr	r3, [pc, #188]	@ (80017b8 <parseDHCPMSG+0x430>)
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	021a      	lsls	r2, r3, #8
 8001700:	697b      	ldr	r3, [r7, #20]
 8001702:	1c59      	adds	r1, r3, #1
 8001704:	6179      	str	r1, [r7, #20]
 8001706:	781b      	ldrb	r3, [r3, #0]
 8001708:	4413      	add	r3, r2
 800170a:	4a2b      	ldr	r2, [pc, #172]	@ (80017b8 <parseDHCPMSG+0x430>)
 800170c:	6013      	str	r3, [r2, #0]
                dhcp_lease_time  = (dhcp_lease_time << 8) + *p++;
 800170e:	4b2a      	ldr	r3, [pc, #168]	@ (80017b8 <parseDHCPMSG+0x430>)
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	021a      	lsls	r2, r3, #8
 8001714:	697b      	ldr	r3, [r7, #20]
 8001716:	1c59      	adds	r1, r3, #1
 8001718:	6179      	str	r1, [r7, #20]
 800171a:	781b      	ldrb	r3, [r3, #0]
 800171c:	4413      	add	r3, r2
 800171e:	4a26      	ldr	r2, [pc, #152]	@ (80017b8 <parseDHCPMSG+0x430>)
 8001720:	6013      	str	r3, [r2, #0]
#ifdef _DHCP_DEBUG_
                dhcp_lease_time = 10;
#endif
                break;
 8001722:	e039      	b.n	8001798 <parseDHCPMSG+0x410>
            case dhcpServerIdentifier :
                p++;
 8001724:	697b      	ldr	r3, [r7, #20]
 8001726:	3301      	adds	r3, #1
 8001728:	617b      	str	r3, [r7, #20]
                opt_len = *p++;
 800172a:	697b      	ldr	r3, [r7, #20]
 800172c:	1c5a      	adds	r2, r3, #1
 800172e:	617a      	str	r2, [r7, #20]
 8001730:	781b      	ldrb	r3, [r3, #0]
 8001732:	72fb      	strb	r3, [r7, #11]
                DHCP_SIP[0] = *p++;
 8001734:	697b      	ldr	r3, [r7, #20]
 8001736:	1c5a      	adds	r2, r3, #1
 8001738:	617a      	str	r2, [r7, #20]
 800173a:	781a      	ldrb	r2, [r3, #0]
 800173c:	4b1f      	ldr	r3, [pc, #124]	@ (80017bc <parseDHCPMSG+0x434>)
 800173e:	701a      	strb	r2, [r3, #0]
                DHCP_SIP[1] = *p++;
 8001740:	697b      	ldr	r3, [r7, #20]
 8001742:	1c5a      	adds	r2, r3, #1
 8001744:	617a      	str	r2, [r7, #20]
 8001746:	781a      	ldrb	r2, [r3, #0]
 8001748:	4b1c      	ldr	r3, [pc, #112]	@ (80017bc <parseDHCPMSG+0x434>)
 800174a:	705a      	strb	r2, [r3, #1]
                DHCP_SIP[2] = *p++;
 800174c:	697b      	ldr	r3, [r7, #20]
 800174e:	1c5a      	adds	r2, r3, #1
 8001750:	617a      	str	r2, [r7, #20]
 8001752:	781a      	ldrb	r2, [r3, #0]
 8001754:	4b19      	ldr	r3, [pc, #100]	@ (80017bc <parseDHCPMSG+0x434>)
 8001756:	709a      	strb	r2, [r3, #2]
                DHCP_SIP[3] = *p++;
 8001758:	697b      	ldr	r3, [r7, #20]
 800175a:	1c5a      	adds	r2, r3, #1
 800175c:	617a      	str	r2, [r7, #20]
 800175e:	781a      	ldrb	r2, [r3, #0]
 8001760:	4b16      	ldr	r3, [pc, #88]	@ (80017bc <parseDHCPMSG+0x434>)
 8001762:	70da      	strb	r2, [r3, #3]
                DHCP_REAL_SIP[0] = svr_addr[0];
 8001764:	793a      	ldrb	r2, [r7, #4]
 8001766:	4b16      	ldr	r3, [pc, #88]	@ (80017c0 <parseDHCPMSG+0x438>)
 8001768:	701a      	strb	r2, [r3, #0]
                DHCP_REAL_SIP[1] = svr_addr[1];
 800176a:	797a      	ldrb	r2, [r7, #5]
 800176c:	4b14      	ldr	r3, [pc, #80]	@ (80017c0 <parseDHCPMSG+0x438>)
 800176e:	705a      	strb	r2, [r3, #1]
                DHCP_REAL_SIP[2] = svr_addr[2];
 8001770:	79ba      	ldrb	r2, [r7, #6]
 8001772:	4b13      	ldr	r3, [pc, #76]	@ (80017c0 <parseDHCPMSG+0x438>)
 8001774:	709a      	strb	r2, [r3, #2]
                DHCP_REAL_SIP[3] = svr_addr[3];
 8001776:	79fa      	ldrb	r2, [r7, #7]
 8001778:	4b11      	ldr	r3, [pc, #68]	@ (80017c0 <parseDHCPMSG+0x438>)
 800177a:	70da      	strb	r2, [r3, #3]
                break;
 800177c:	e00c      	b.n	8001798 <parseDHCPMSG+0x410>
            default :
                p++;
 800177e:	697b      	ldr	r3, [r7, #20]
 8001780:	3301      	adds	r3, #1
 8001782:	617b      	str	r3, [r7, #20]
                opt_len = *p++;
 8001784:	697b      	ldr	r3, [r7, #20]
 8001786:	1c5a      	adds	r2, r3, #1
 8001788:	617a      	str	r2, [r7, #20]
 800178a:	781b      	ldrb	r3, [r3, #0]
 800178c:	72fb      	strb	r3, [r7, #11]
                p += opt_len;
 800178e:	7afb      	ldrb	r3, [r7, #11]
 8001790:	697a      	ldr	r2, [r7, #20]
 8001792:	4413      	add	r3, r2
 8001794:	617b      	str	r3, [r7, #20]
                break;
 8001796:	bf00      	nop
        while (p < e) {
 8001798:	697a      	ldr	r2, [r7, #20]
 800179a:	68fb      	ldr	r3, [r7, #12]
 800179c:	429a      	cmp	r2, r3
 800179e:	f4ff ae8a 	bcc.w	80014b6 <parseDHCPMSG+0x12e>
            } // switch
        } // while
    } // if
    return	type;
 80017a2:	f997 3013 	ldrsb.w	r3, [r7, #19]
}
 80017a6:	4618      	mov	r0, r3
 80017a8:	371c      	adds	r7, #28
 80017aa:	46bd      	mov	sp, r7
 80017ac:	bd90      	pop	{r4, r7, pc}
 80017ae:	bf00      	nop
 80017b0:	200400fc 	.word	0x200400fc
 80017b4:	20040104 	.word	0x20040104
 80017b8:	20040000 	.word	0x20040000
 80017bc:	200400ec 	.word	0x200400ec
 80017c0:	200400f0 	.word	0x200400f0

080017c4 <DHCP_run>:

uint8_t DHCP_run(void) {
 80017c4:	b580      	push	{r7, lr}
 80017c6:	b082      	sub	sp, #8
 80017c8:	af00      	add	r7, sp, #0
    uint8_t  type;
    uint8_t  ret;

    if (dhcp_state == STATE_DHCP_STOP) {
 80017ca:	4b7f      	ldr	r3, [pc, #508]	@ (80019c8 <DHCP_run+0x204>)
 80017cc:	f993 3000 	ldrsb.w	r3, [r3]
 80017d0:	2b06      	cmp	r3, #6
 80017d2:	d101      	bne.n	80017d8 <DHCP_run+0x14>
        return DHCP_STOPPED;
 80017d4:	2305      	movs	r3, #5
 80017d6:	e0f3      	b.n	80019c0 <DHCP_run+0x1fc>
    }

    if (getSn_SR(DHCP_SOCKET) != SOCK_UDP) {
 80017d8:	4b7c      	ldr	r3, [pc, #496]	@ (80019cc <DHCP_run+0x208>)
 80017da:	781b      	ldrb	r3, [r3, #0]
 80017dc:	009b      	lsls	r3, r3, #2
 80017de:	3301      	adds	r3, #1
 80017e0:	00db      	lsls	r3, r3, #3
 80017e2:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 80017e6:	4618      	mov	r0, r3
 80017e8:	f002 fb40 	bl	8003e6c <WIZCHIP_READ>
 80017ec:	4603      	mov	r3, r0
 80017ee:	2b22      	cmp	r3, #34	@ 0x22
 80017f0:	d006      	beq.n	8001800 <DHCP_run+0x3c>
        socket(DHCP_SOCKET, Sn_MR_UDP, DHCP_CLIENT_PORT, 0x00);
 80017f2:	4b76      	ldr	r3, [pc, #472]	@ (80019cc <DHCP_run+0x208>)
 80017f4:	7818      	ldrb	r0, [r3, #0]
 80017f6:	2300      	movs	r3, #0
 80017f8:	2244      	movs	r2, #68	@ 0x44
 80017fa:	2102      	movs	r1, #2
 80017fc:	f001 f942 	bl	8002a84 <socket>
    }

    ret = DHCP_RUNNING;
 8001800:	2301      	movs	r3, #1
 8001802:	71fb      	strb	r3, [r7, #7]
    type = parseDHCPMSG();
 8001804:	f7ff fdc0 	bl	8001388 <parseDHCPMSG>
 8001808:	4603      	mov	r3, r0
 800180a:	71bb      	strb	r3, [r7, #6]

    switch (dhcp_state) {
 800180c:	4b6e      	ldr	r3, [pc, #440]	@ (80019c8 <DHCP_run+0x204>)
 800180e:	f993 3000 	ldrsb.w	r3, [r3]
 8001812:	2b04      	cmp	r3, #4
 8001814:	f200 80d0 	bhi.w	80019b8 <DHCP_run+0x1f4>
 8001818:	a201      	add	r2, pc, #4	@ (adr r2, 8001820 <DHCP_run+0x5c>)
 800181a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800181e:	bf00      	nop
 8001820:	08001835 	.word	0x08001835
 8001824:	08001859 	.word	0x08001859
 8001828:	0800189d 	.word	0x0800189d
 800182c:	080018ed 	.word	0x080018ed
 8001830:	08001947 	.word	0x08001947
    case STATE_DHCP_INIT     :
        DHCP_allocated_ip[0] = 0;
 8001834:	4b66      	ldr	r3, [pc, #408]	@ (80019d0 <DHCP_run+0x20c>)
 8001836:	2200      	movs	r2, #0
 8001838:	701a      	strb	r2, [r3, #0]
        DHCP_allocated_ip[1] = 0;
 800183a:	4b65      	ldr	r3, [pc, #404]	@ (80019d0 <DHCP_run+0x20c>)
 800183c:	2200      	movs	r2, #0
 800183e:	705a      	strb	r2, [r3, #1]
        DHCP_allocated_ip[2] = 0;
 8001840:	4b63      	ldr	r3, [pc, #396]	@ (80019d0 <DHCP_run+0x20c>)
 8001842:	2200      	movs	r2, #0
 8001844:	709a      	strb	r2, [r3, #2]
        DHCP_allocated_ip[3] = 0;
 8001846:	4b62      	ldr	r3, [pc, #392]	@ (80019d0 <DHCP_run+0x20c>)
 8001848:	2200      	movs	r2, #0
 800184a:	70da      	strb	r2, [r3, #3]
        send_DHCP_DISCOVER();
 800184c:	f7fe fffa 	bl	8000844 <send_DHCP_DISCOVER>
        dhcp_state = STATE_DHCP_DISCOVER;
 8001850:	4b5d      	ldr	r3, [pc, #372]	@ (80019c8 <DHCP_run+0x204>)
 8001852:	2201      	movs	r2, #1
 8001854:	701a      	strb	r2, [r3, #0]
        break;
 8001856:	e0b2      	b.n	80019be <DHCP_run+0x1fa>
    case STATE_DHCP_DISCOVER :
        if (type == DHCP_OFFER) {
 8001858:	79bb      	ldrb	r3, [r7, #6]
 800185a:	2b02      	cmp	r3, #2
 800185c:	d119      	bne.n	8001892 <DHCP_run+0xce>
#ifdef _DHCP_DEBUG_
            printf("> Receive DHCP_OFFER\r\n");
#endif
            DHCP_allocated_ip[0] = pDHCPMSG->yiaddr[0];
 800185e:	4b5d      	ldr	r3, [pc, #372]	@ (80019d4 <DHCP_run+0x210>)
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	7c1a      	ldrb	r2, [r3, #16]
 8001864:	4b5a      	ldr	r3, [pc, #360]	@ (80019d0 <DHCP_run+0x20c>)
 8001866:	701a      	strb	r2, [r3, #0]
            DHCP_allocated_ip[1] = pDHCPMSG->yiaddr[1];
 8001868:	4b5a      	ldr	r3, [pc, #360]	@ (80019d4 <DHCP_run+0x210>)
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	7c5a      	ldrb	r2, [r3, #17]
 800186e:	4b58      	ldr	r3, [pc, #352]	@ (80019d0 <DHCP_run+0x20c>)
 8001870:	705a      	strb	r2, [r3, #1]
            DHCP_allocated_ip[2] = pDHCPMSG->yiaddr[2];
 8001872:	4b58      	ldr	r3, [pc, #352]	@ (80019d4 <DHCP_run+0x210>)
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	7c9a      	ldrb	r2, [r3, #18]
 8001878:	4b55      	ldr	r3, [pc, #340]	@ (80019d0 <DHCP_run+0x20c>)
 800187a:	709a      	strb	r2, [r3, #2]
            DHCP_allocated_ip[3] = pDHCPMSG->yiaddr[3];
 800187c:	4b55      	ldr	r3, [pc, #340]	@ (80019d4 <DHCP_run+0x210>)
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	7cda      	ldrb	r2, [r3, #19]
 8001882:	4b53      	ldr	r3, [pc, #332]	@ (80019d0 <DHCP_run+0x20c>)
 8001884:	70da      	strb	r2, [r3, #3]

            send_DHCP_REQUEST();
 8001886:	f7ff f9a3 	bl	8000bd0 <send_DHCP_REQUEST>
            dhcp_state = STATE_DHCP_REQUEST;
 800188a:	4b4f      	ldr	r3, [pc, #316]	@ (80019c8 <DHCP_run+0x204>)
 800188c:	2202      	movs	r2, #2
 800188e:	701a      	strb	r2, [r3, #0]
        } else {
            ret = check_DHCP_timeout();
        }
        break;
 8001890:	e095      	b.n	80019be <DHCP_run+0x1fa>
            ret = check_DHCP_timeout();
 8001892:	f000 f8b1 	bl	80019f8 <check_DHCP_timeout>
 8001896:	4603      	mov	r3, r0
 8001898:	71fb      	strb	r3, [r7, #7]
        break;
 800189a:	e090      	b.n	80019be <DHCP_run+0x1fa>

    case STATE_DHCP_REQUEST :
        if (type == DHCP_ACK) {
 800189c:	79bb      	ldrb	r3, [r7, #6]
 800189e:	2b05      	cmp	r3, #5
 80018a0:	d116      	bne.n	80018d0 <DHCP_run+0x10c>

#ifdef _DHCP_DEBUG_
            printf("> Receive DHCP_ACK\r\n");
#endif
            if (check_DHCP_leasedIP()) {
 80018a2:	f000 f909 	bl	8001ab8 <check_DHCP_leasedIP>
 80018a6:	4603      	mov	r3, r0
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	d008      	beq.n	80018be <DHCP_run+0xfa>
                // Network info assignment from DHCP
                dhcp_ip_assign();
 80018ac:	4b4a      	ldr	r3, [pc, #296]	@ (80019d8 <DHCP_run+0x214>)
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	4798      	blx	r3
                reset_DHCP_timeout();
 80018b2:	f000 f9d3 	bl	8001c5c <reset_DHCP_timeout>

                dhcp_state = STATE_DHCP_LEASED;
 80018b6:	4b44      	ldr	r3, [pc, #272]	@ (80019c8 <DHCP_run+0x204>)
 80018b8:	2203      	movs	r2, #3
 80018ba:	701a      	strb	r2, [r3, #0]

            dhcp_state = STATE_DHCP_DISCOVER;
        } else {
            ret = check_DHCP_timeout();
        }
        break;
 80018bc:	e07f      	b.n	80019be <DHCP_run+0x1fa>
                reset_DHCP_timeout();
 80018be:	f000 f9cd 	bl	8001c5c <reset_DHCP_timeout>
                dhcp_ip_conflict();
 80018c2:	4b46      	ldr	r3, [pc, #280]	@ (80019dc <DHCP_run+0x218>)
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	4798      	blx	r3
                dhcp_state = STATE_DHCP_INIT;
 80018c8:	4b3f      	ldr	r3, [pc, #252]	@ (80019c8 <DHCP_run+0x204>)
 80018ca:	2200      	movs	r2, #0
 80018cc:	701a      	strb	r2, [r3, #0]
        break;
 80018ce:	e076      	b.n	80019be <DHCP_run+0x1fa>
        } else if (type == DHCP_NAK) {
 80018d0:	79bb      	ldrb	r3, [r7, #6]
 80018d2:	2b06      	cmp	r3, #6
 80018d4:	d105      	bne.n	80018e2 <DHCP_run+0x11e>
            reset_DHCP_timeout();
 80018d6:	f000 f9c1 	bl	8001c5c <reset_DHCP_timeout>
            dhcp_state = STATE_DHCP_DISCOVER;
 80018da:	4b3b      	ldr	r3, [pc, #236]	@ (80019c8 <DHCP_run+0x204>)
 80018dc:	2201      	movs	r2, #1
 80018de:	701a      	strb	r2, [r3, #0]
        break;
 80018e0:	e06d      	b.n	80019be <DHCP_run+0x1fa>
            ret = check_DHCP_timeout();
 80018e2:	f000 f889 	bl	80019f8 <check_DHCP_timeout>
 80018e6:	4603      	mov	r3, r0
 80018e8:	71fb      	strb	r3, [r7, #7]
        break;
 80018ea:	e068      	b.n	80019be <DHCP_run+0x1fa>

    case STATE_DHCP_LEASED :
        ret = DHCP_IP_LEASED;
 80018ec:	2304      	movs	r3, #4
 80018ee:	71fb      	strb	r3, [r7, #7]
        if ((dhcp_lease_time != INFINITE_LEASETIME) && ((dhcp_lease_time / 2) < dhcp_tick_1s)) {
 80018f0:	4b3b      	ldr	r3, [pc, #236]	@ (80019e0 <DHCP_run+0x21c>)
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80018f8:	d060      	beq.n	80019bc <DHCP_run+0x1f8>
 80018fa:	4b39      	ldr	r3, [pc, #228]	@ (80019e0 <DHCP_run+0x21c>)
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	085a      	lsrs	r2, r3, #1
 8001900:	4b38      	ldr	r3, [pc, #224]	@ (80019e4 <DHCP_run+0x220>)
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	429a      	cmp	r2, r3
 8001906:	d259      	bcs.n	80019bc <DHCP_run+0x1f8>

#ifdef _DHCP_DEBUG_
            printf("> Maintains the IP address \r\n");
#endif

            type = 0;
 8001908:	2300      	movs	r3, #0
 800190a:	71bb      	strb	r3, [r7, #6]
            OLD_allocated_ip[0] = DHCP_allocated_ip[0];
 800190c:	4b30      	ldr	r3, [pc, #192]	@ (80019d0 <DHCP_run+0x20c>)
 800190e:	781a      	ldrb	r2, [r3, #0]
 8001910:	4b35      	ldr	r3, [pc, #212]	@ (80019e8 <DHCP_run+0x224>)
 8001912:	701a      	strb	r2, [r3, #0]
            OLD_allocated_ip[1] = DHCP_allocated_ip[1];
 8001914:	4b2e      	ldr	r3, [pc, #184]	@ (80019d0 <DHCP_run+0x20c>)
 8001916:	785a      	ldrb	r2, [r3, #1]
 8001918:	4b33      	ldr	r3, [pc, #204]	@ (80019e8 <DHCP_run+0x224>)
 800191a:	705a      	strb	r2, [r3, #1]
            OLD_allocated_ip[2] = DHCP_allocated_ip[2];
 800191c:	4b2c      	ldr	r3, [pc, #176]	@ (80019d0 <DHCP_run+0x20c>)
 800191e:	789a      	ldrb	r2, [r3, #2]
 8001920:	4b31      	ldr	r3, [pc, #196]	@ (80019e8 <DHCP_run+0x224>)
 8001922:	709a      	strb	r2, [r3, #2]
            OLD_allocated_ip[3] = DHCP_allocated_ip[3];
 8001924:	4b2a      	ldr	r3, [pc, #168]	@ (80019d0 <DHCP_run+0x20c>)
 8001926:	78da      	ldrb	r2, [r3, #3]
 8001928:	4b2f      	ldr	r3, [pc, #188]	@ (80019e8 <DHCP_run+0x224>)
 800192a:	70da      	strb	r2, [r3, #3]

            DHCP_XID++;
 800192c:	4b2f      	ldr	r3, [pc, #188]	@ (80019ec <DHCP_run+0x228>)
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	3301      	adds	r3, #1
 8001932:	4a2e      	ldr	r2, [pc, #184]	@ (80019ec <DHCP_run+0x228>)
 8001934:	6013      	str	r3, [r2, #0]

            send_DHCP_REQUEST();
 8001936:	f7ff f94b 	bl	8000bd0 <send_DHCP_REQUEST>

            reset_DHCP_timeout();
 800193a:	f000 f98f 	bl	8001c5c <reset_DHCP_timeout>

            dhcp_state = STATE_DHCP_REREQUEST;
 800193e:	4b22      	ldr	r3, [pc, #136]	@ (80019c8 <DHCP_run+0x204>)
 8001940:	2204      	movs	r2, #4
 8001942:	701a      	strb	r2, [r3, #0]
        }
        break;
 8001944:	e03a      	b.n	80019bc <DHCP_run+0x1f8>

    case STATE_DHCP_REREQUEST :
        ret = DHCP_IP_LEASED;
 8001946:	2304      	movs	r3, #4
 8001948:	71fb      	strb	r3, [r7, #7]
        if (type == DHCP_ACK) {
 800194a:	79bb      	ldrb	r3, [r7, #6]
 800194c:	2b05      	cmp	r3, #5
 800194e:	d125      	bne.n	800199c <DHCP_run+0x1d8>
            dhcp_retry_count = 0;
 8001950:	4b27      	ldr	r3, [pc, #156]	@ (80019f0 <DHCP_run+0x22c>)
 8001952:	2200      	movs	r2, #0
 8001954:	701a      	strb	r2, [r3, #0]
            if (OLD_allocated_ip[0] != DHCP_allocated_ip[0] ||
 8001956:	4b24      	ldr	r3, [pc, #144]	@ (80019e8 <DHCP_run+0x224>)
 8001958:	781a      	ldrb	r2, [r3, #0]
 800195a:	4b1d      	ldr	r3, [pc, #116]	@ (80019d0 <DHCP_run+0x20c>)
 800195c:	781b      	ldrb	r3, [r3, #0]
 800195e:	429a      	cmp	r2, r3
 8001960:	d111      	bne.n	8001986 <DHCP_run+0x1c2>
                    OLD_allocated_ip[1] != DHCP_allocated_ip[1] ||
 8001962:	4b21      	ldr	r3, [pc, #132]	@ (80019e8 <DHCP_run+0x224>)
 8001964:	785a      	ldrb	r2, [r3, #1]
 8001966:	4b1a      	ldr	r3, [pc, #104]	@ (80019d0 <DHCP_run+0x20c>)
 8001968:	785b      	ldrb	r3, [r3, #1]
            if (OLD_allocated_ip[0] != DHCP_allocated_ip[0] ||
 800196a:	429a      	cmp	r2, r3
 800196c:	d10b      	bne.n	8001986 <DHCP_run+0x1c2>
                    OLD_allocated_ip[2] != DHCP_allocated_ip[2] ||
 800196e:	4b1e      	ldr	r3, [pc, #120]	@ (80019e8 <DHCP_run+0x224>)
 8001970:	789a      	ldrb	r2, [r3, #2]
 8001972:	4b17      	ldr	r3, [pc, #92]	@ (80019d0 <DHCP_run+0x20c>)
 8001974:	789b      	ldrb	r3, [r3, #2]
                    OLD_allocated_ip[1] != DHCP_allocated_ip[1] ||
 8001976:	429a      	cmp	r2, r3
 8001978:	d105      	bne.n	8001986 <DHCP_run+0x1c2>
                    OLD_allocated_ip[3] != DHCP_allocated_ip[3]) {
 800197a:	4b1b      	ldr	r3, [pc, #108]	@ (80019e8 <DHCP_run+0x224>)
 800197c:	78da      	ldrb	r2, [r3, #3]
 800197e:	4b14      	ldr	r3, [pc, #80]	@ (80019d0 <DHCP_run+0x20c>)
 8001980:	78db      	ldrb	r3, [r3, #3]
                    OLD_allocated_ip[2] != DHCP_allocated_ip[2] ||
 8001982:	429a      	cmp	r2, r3
 8001984:	d004      	beq.n	8001990 <DHCP_run+0x1cc>
                ret = DHCP_IP_CHANGED;
 8001986:	2303      	movs	r3, #3
 8001988:	71fb      	strb	r3, [r7, #7]
                dhcp_ip_update();
 800198a:	4b1a      	ldr	r3, [pc, #104]	@ (80019f4 <DHCP_run+0x230>)
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	4798      	blx	r3
#ifdef _DHCP_DEBUG_
            else {
                printf(">IP is continued.\r\n");
            }
#endif
            reset_DHCP_timeout();
 8001990:	f000 f964 	bl	8001c5c <reset_DHCP_timeout>
            dhcp_state = STATE_DHCP_LEASED;
 8001994:	4b0c      	ldr	r3, [pc, #48]	@ (80019c8 <DHCP_run+0x204>)
 8001996:	2203      	movs	r2, #3
 8001998:	701a      	strb	r2, [r3, #0]

            dhcp_state = STATE_DHCP_DISCOVER;
        } else {
            ret = check_DHCP_timeout();
        }
        break;
 800199a:	e010      	b.n	80019be <DHCP_run+0x1fa>
        } else if (type == DHCP_NAK) {
 800199c:	79bb      	ldrb	r3, [r7, #6]
 800199e:	2b06      	cmp	r3, #6
 80019a0:	d105      	bne.n	80019ae <DHCP_run+0x1ea>
            reset_DHCP_timeout();
 80019a2:	f000 f95b 	bl	8001c5c <reset_DHCP_timeout>
            dhcp_state = STATE_DHCP_DISCOVER;
 80019a6:	4b08      	ldr	r3, [pc, #32]	@ (80019c8 <DHCP_run+0x204>)
 80019a8:	2201      	movs	r2, #1
 80019aa:	701a      	strb	r2, [r3, #0]
        break;
 80019ac:	e007      	b.n	80019be <DHCP_run+0x1fa>
            ret = check_DHCP_timeout();
 80019ae:	f000 f823 	bl	80019f8 <check_DHCP_timeout>
 80019b2:	4603      	mov	r3, r0
 80019b4:	71fb      	strb	r3, [r7, #7]
        break;
 80019b6:	e002      	b.n	80019be <DHCP_run+0x1fa>
    default :
        break;
 80019b8:	bf00      	nop
 80019ba:	e000      	b.n	80019be <DHCP_run+0x1fa>
        break;
 80019bc:	bf00      	nop
    }

    return ret;
 80019be:	79fb      	ldrb	r3, [r7, #7]
}
 80019c0:	4618      	mov	r0, r3
 80019c2:	3708      	adds	r7, #8
 80019c4:	46bd      	mov	sp, r7
 80019c6:	bd80      	pop	{r7, pc}
 80019c8:	20040108 	.word	0x20040108
 80019cc:	200400e8 	.word	0x200400e8
 80019d0:	200400f8 	.word	0x200400f8
 80019d4:	20040114 	.word	0x20040114
 80019d8:	20040010 	.word	0x20040010
 80019dc:	20040018 	.word	0x20040018
 80019e0:	20040000 	.word	0x20040000
 80019e4:	2004010c 	.word	0x2004010c
 80019e8:	200400f4 	.word	0x200400f4
 80019ec:	20040110 	.word	0x20040110
 80019f0:	20040109 	.word	0x20040109
 80019f4:	20040014 	.word	0x20040014

080019f8 <check_DHCP_timeout>:
void    DHCP_stop(void) {
    close(DHCP_SOCKET);
    dhcp_state = STATE_DHCP_STOP;
}

uint8_t check_DHCP_timeout(void) {
 80019f8:	b580      	push	{r7, lr}
 80019fa:	b082      	sub	sp, #8
 80019fc:	af00      	add	r7, sp, #0
    uint8_t ret = DHCP_RUNNING;
 80019fe:	2301      	movs	r3, #1
 8001a00:	71fb      	strb	r3, [r7, #7]

    if (dhcp_retry_count < MAX_DHCP_RETRY) {
 8001a02:	4b29      	ldr	r3, [pc, #164]	@ (8001aa8 <check_DHCP_timeout+0xb0>)
 8001a04:	f993 3000 	ldrsb.w	r3, [r3]
 8001a08:	2b01      	cmp	r3, #1
 8001a0a:	dc2d      	bgt.n	8001a68 <check_DHCP_timeout+0x70>
        if (dhcp_tick_next < dhcp_tick_1s) {
 8001a0c:	4b27      	ldr	r3, [pc, #156]	@ (8001aac <check_DHCP_timeout+0xb4>)
 8001a0e:	681a      	ldr	r2, [r3, #0]
 8001a10:	4b27      	ldr	r3, [pc, #156]	@ (8001ab0 <check_DHCP_timeout+0xb8>)
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	429a      	cmp	r2, r3
 8001a16:	d242      	bcs.n	8001a9e <check_DHCP_timeout+0xa6>

            switch (dhcp_state) {
 8001a18:	4b26      	ldr	r3, [pc, #152]	@ (8001ab4 <check_DHCP_timeout+0xbc>)
 8001a1a:	f993 3000 	ldrsb.w	r3, [r3]
 8001a1e:	2b04      	cmp	r3, #4
 8001a20:	d00c      	beq.n	8001a3c <check_DHCP_timeout+0x44>
 8001a22:	2b04      	cmp	r3, #4
 8001a24:	dc0d      	bgt.n	8001a42 <check_DHCP_timeout+0x4a>
 8001a26:	2b01      	cmp	r3, #1
 8001a28:	d002      	beq.n	8001a30 <check_DHCP_timeout+0x38>
 8001a2a:	2b02      	cmp	r3, #2
 8001a2c:	d003      	beq.n	8001a36 <check_DHCP_timeout+0x3e>

                send_DHCP_REQUEST();
                break;

            default :
                break;
 8001a2e:	e008      	b.n	8001a42 <check_DHCP_timeout+0x4a>
                send_DHCP_DISCOVER();
 8001a30:	f7fe ff08 	bl	8000844 <send_DHCP_DISCOVER>
                break;
 8001a34:	e006      	b.n	8001a44 <check_DHCP_timeout+0x4c>
                send_DHCP_REQUEST();
 8001a36:	f7ff f8cb 	bl	8000bd0 <send_DHCP_REQUEST>
                break;
 8001a3a:	e003      	b.n	8001a44 <check_DHCP_timeout+0x4c>
                send_DHCP_REQUEST();
 8001a3c:	f7ff f8c8 	bl	8000bd0 <send_DHCP_REQUEST>
                break;
 8001a40:	e000      	b.n	8001a44 <check_DHCP_timeout+0x4c>
                break;
 8001a42:	bf00      	nop
            }

            dhcp_tick_1s = 0;
 8001a44:	4b1a      	ldr	r3, [pc, #104]	@ (8001ab0 <check_DHCP_timeout+0xb8>)
 8001a46:	2200      	movs	r2, #0
 8001a48:	601a      	str	r2, [r3, #0]
            dhcp_tick_next = dhcp_tick_1s + DHCP_WAIT_TIME;
 8001a4a:	4b19      	ldr	r3, [pc, #100]	@ (8001ab0 <check_DHCP_timeout+0xb8>)
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	330a      	adds	r3, #10
 8001a50:	4a16      	ldr	r2, [pc, #88]	@ (8001aac <check_DHCP_timeout+0xb4>)
 8001a52:	6013      	str	r3, [r2, #0]
            dhcp_retry_count++;
 8001a54:	4b14      	ldr	r3, [pc, #80]	@ (8001aa8 <check_DHCP_timeout+0xb0>)
 8001a56:	f993 3000 	ldrsb.w	r3, [r3]
 8001a5a:	b2db      	uxtb	r3, r3
 8001a5c:	3301      	adds	r3, #1
 8001a5e:	b2db      	uxtb	r3, r3
 8001a60:	b25a      	sxtb	r2, r3
 8001a62:	4b11      	ldr	r3, [pc, #68]	@ (8001aa8 <check_DHCP_timeout+0xb0>)
 8001a64:	701a      	strb	r2, [r3, #0]
 8001a66:	e01a      	b.n	8001a9e <check_DHCP_timeout+0xa6>
        }
    } else { // timeout occurred

        switch (dhcp_state) {
 8001a68:	4b12      	ldr	r3, [pc, #72]	@ (8001ab4 <check_DHCP_timeout+0xbc>)
 8001a6a:	f993 3000 	ldrsb.w	r3, [r3]
 8001a6e:	2b04      	cmp	r3, #4
 8001a70:	d00c      	beq.n	8001a8c <check_DHCP_timeout+0x94>
 8001a72:	2b04      	cmp	r3, #4
 8001a74:	dc10      	bgt.n	8001a98 <check_DHCP_timeout+0xa0>
 8001a76:	2b01      	cmp	r3, #1
 8001a78:	d002      	beq.n	8001a80 <check_DHCP_timeout+0x88>
 8001a7a:	2b02      	cmp	r3, #2
 8001a7c:	d006      	beq.n	8001a8c <check_DHCP_timeout+0x94>
        case STATE_DHCP_REREQUEST:
            send_DHCP_DISCOVER();
            dhcp_state = STATE_DHCP_DISCOVER;
            break;
        default :
            break;
 8001a7e:	e00b      	b.n	8001a98 <check_DHCP_timeout+0xa0>
            dhcp_state = STATE_DHCP_INIT;
 8001a80:	4b0c      	ldr	r3, [pc, #48]	@ (8001ab4 <check_DHCP_timeout+0xbc>)
 8001a82:	2200      	movs	r2, #0
 8001a84:	701a      	strb	r2, [r3, #0]
            ret = DHCP_FAILED;
 8001a86:	2300      	movs	r3, #0
 8001a88:	71fb      	strb	r3, [r7, #7]
            break;
 8001a8a:	e006      	b.n	8001a9a <check_DHCP_timeout+0xa2>
            send_DHCP_DISCOVER();
 8001a8c:	f7fe feda 	bl	8000844 <send_DHCP_DISCOVER>
            dhcp_state = STATE_DHCP_DISCOVER;
 8001a90:	4b08      	ldr	r3, [pc, #32]	@ (8001ab4 <check_DHCP_timeout+0xbc>)
 8001a92:	2201      	movs	r2, #1
 8001a94:	701a      	strb	r2, [r3, #0]
            break;
 8001a96:	e000      	b.n	8001a9a <check_DHCP_timeout+0xa2>
            break;
 8001a98:	bf00      	nop
        }
        reset_DHCP_timeout();
 8001a9a:	f000 f8df 	bl	8001c5c <reset_DHCP_timeout>
    }
    return ret;
 8001a9e:	79fb      	ldrb	r3, [r7, #7]
}
 8001aa0:	4618      	mov	r0, r3
 8001aa2:	3708      	adds	r7, #8
 8001aa4:	46bd      	mov	sp, r7
 8001aa6:	bd80      	pop	{r7, pc}
 8001aa8:	20040109 	.word	0x20040109
 8001aac:	20040004 	.word	0x20040004
 8001ab0:	2004010c 	.word	0x2004010c
 8001ab4:	20040108 	.word	0x20040108

08001ab8 <check_DHCP_leasedIP>:

int8_t check_DHCP_leasedIP(void) {
 8001ab8:	b580      	push	{r7, lr}
 8001aba:	b084      	sub	sp, #16
 8001abc:	af02      	add	r7, sp, #8
    uint8_t tmp;
    int32_t ret;

    //WIZchip RCR value changed for ARP Timeout count control
    tmp = getRCR();
 8001abe:	f44f 50d8 	mov.w	r0, #6912	@ 0x1b00
 8001ac2:	f002 f9d3 	bl	8003e6c <WIZCHIP_READ>
 8001ac6:	4603      	mov	r3, r0
 8001ac8:	71fb      	strb	r3, [r7, #7]
    setRCR(0x03);
 8001aca:	2103      	movs	r1, #3
 8001acc:	f44f 50d8 	mov.w	r0, #6912	@ 0x1b00
 8001ad0:	f002 fa18 	bl	8003f04 <WIZCHIP_WRITE>
#if 1
    // 20231016 taylor//teddy 240122
#if ((_WIZCHIP_ == 6100) || (_WIZCHIP_ == 6300))
    ret = sendto(DHCP_SOCKET, (uint8_t *)"CHECK_IP_CONFLICT", 17, DHCP_allocated_ip, 5000, 4);
#else
    ret = sendto(DHCP_SOCKET, (uint8_t *)"CHECK_IP_CONFLICT", 17, DHCP_allocated_ip, 5000);
 8001ad4:	4b13      	ldr	r3, [pc, #76]	@ (8001b24 <check_DHCP_leasedIP+0x6c>)
 8001ad6:	7818      	ldrb	r0, [r3, #0]
 8001ad8:	f241 3388 	movw	r3, #5000	@ 0x1388
 8001adc:	9300      	str	r3, [sp, #0]
 8001ade:	4b12      	ldr	r3, [pc, #72]	@ (8001b28 <check_DHCP_leasedIP+0x70>)
 8001ae0:	2211      	movs	r2, #17
 8001ae2:	4912      	ldr	r1, [pc, #72]	@ (8001b2c <check_DHCP_leasedIP+0x74>)
 8001ae4:	f001 fc52 	bl	800338c <sendto_W5x00>
 8001ae8:	6038      	str	r0, [r7, #0]
#else
    ret = sendto(DHCP_SOCKET, (uint8_t *)"CHECK_IP_CONFLICT", 17, DHCP_allocated_ip, 5000);
#endif

    // RCR value restore
    setRCR(tmp);
 8001aea:	79fb      	ldrb	r3, [r7, #7]
 8001aec:	4619      	mov	r1, r3
 8001aee:	f44f 50d8 	mov.w	r0, #6912	@ 0x1b00
 8001af2:	f002 fa07 	bl	8003f04 <WIZCHIP_WRITE>

    if (ret == SOCKERR_TIMEOUT) {
 8001af6:	683b      	ldr	r3, [r7, #0]
 8001af8:	f113 0f0d 	cmn.w	r3, #13
 8001afc:	d101      	bne.n	8001b02 <check_DHCP_leasedIP+0x4a>

#ifdef _DHCP_DEBUG_
        printf("\r\n> Check leased IP - OK\r\n");
#endif

        return 1;
 8001afe:	2301      	movs	r3, #1
 8001b00:	e00c      	b.n	8001b1c <check_DHCP_leasedIP+0x64>
    } else {
        // Received ARP reply or etc : IP address conflict occur, DHCP Failed
        send_DHCP_DECLINE();
 8001b02:	f7ff faef 	bl	80010e4 <send_DHCP_DECLINE>

        ret = dhcp_tick_1s;
 8001b06:	4b0a      	ldr	r3, [pc, #40]	@ (8001b30 <check_DHCP_leasedIP+0x78>)
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	603b      	str	r3, [r7, #0]
        while ((dhcp_tick_1s - ret) < 2) ;  // wait for 1s over; wait to complete to send DECLINE message;
 8001b0c:	bf00      	nop
 8001b0e:	4b08      	ldr	r3, [pc, #32]	@ (8001b30 <check_DHCP_leasedIP+0x78>)
 8001b10:	681a      	ldr	r2, [r3, #0]
 8001b12:	683b      	ldr	r3, [r7, #0]
 8001b14:	1ad3      	subs	r3, r2, r3
 8001b16:	2b01      	cmp	r3, #1
 8001b18:	d9f9      	bls.n	8001b0e <check_DHCP_leasedIP+0x56>

        return 0;
 8001b1a:	2300      	movs	r3, #0
    }
}
 8001b1c:	4618      	mov	r0, r3
 8001b1e:	3708      	adds	r7, #8
 8001b20:	46bd      	mov	sp, r7
 8001b22:	bd80      	pop	{r7, pc}
 8001b24:	200400e8 	.word	0x200400e8
 8001b28:	200400f8 	.word	0x200400f8
 8001b2c:	08009c60 	.word	0x08009c60
 8001b30:	2004010c 	.word	0x2004010c

08001b34 <DHCP_init>:

void DHCP_init(uint8_t s, uint8_t * buf) {
 8001b34:	b580      	push	{r7, lr}
 8001b36:	b084      	sub	sp, #16
 8001b38:	af00      	add	r7, sp, #0
 8001b3a:	4603      	mov	r3, r0
 8001b3c:	6039      	str	r1, [r7, #0]
 8001b3e:	71fb      	strb	r3, [r7, #7]
    uint8_t zeroip[4] = {0, 0, 0, 0};
 8001b40:	2300      	movs	r3, #0
 8001b42:	60fb      	str	r3, [r7, #12]
    getSHAR(DHCP_CHADDR);
 8001b44:	2206      	movs	r2, #6
 8001b46:	493f      	ldr	r1, [pc, #252]	@ (8001c44 <DHCP_init+0x110>)
 8001b48:	f44f 6010 	mov.w	r0, #2304	@ 0x900
 8001b4c:	f002 fa28 	bl	8003fa0 <WIZCHIP_READ_BUF>
    if ((DHCP_CHADDR[0] | DHCP_CHADDR[1]  | DHCP_CHADDR[2] | DHCP_CHADDR[3] | DHCP_CHADDR[4] | DHCP_CHADDR[5]) == 0x00) {
 8001b50:	4b3c      	ldr	r3, [pc, #240]	@ (8001c44 <DHCP_init+0x110>)
 8001b52:	781a      	ldrb	r2, [r3, #0]
 8001b54:	4b3b      	ldr	r3, [pc, #236]	@ (8001c44 <DHCP_init+0x110>)
 8001b56:	785b      	ldrb	r3, [r3, #1]
 8001b58:	4313      	orrs	r3, r2
 8001b5a:	b2da      	uxtb	r2, r3
 8001b5c:	4b39      	ldr	r3, [pc, #228]	@ (8001c44 <DHCP_init+0x110>)
 8001b5e:	789b      	ldrb	r3, [r3, #2]
 8001b60:	4313      	orrs	r3, r2
 8001b62:	b2da      	uxtb	r2, r3
 8001b64:	4b37      	ldr	r3, [pc, #220]	@ (8001c44 <DHCP_init+0x110>)
 8001b66:	78db      	ldrb	r3, [r3, #3]
 8001b68:	4313      	orrs	r3, r2
 8001b6a:	b2da      	uxtb	r2, r3
 8001b6c:	4b35      	ldr	r3, [pc, #212]	@ (8001c44 <DHCP_init+0x110>)
 8001b6e:	791b      	ldrb	r3, [r3, #4]
 8001b70:	4313      	orrs	r3, r2
 8001b72:	b2da      	uxtb	r2, r3
 8001b74:	4b33      	ldr	r3, [pc, #204]	@ (8001c44 <DHCP_init+0x110>)
 8001b76:	795b      	ldrb	r3, [r3, #5]
 8001b78:	4313      	orrs	r3, r2
 8001b7a:	b2db      	uxtb	r3, r3
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d117      	bne.n	8001bb0 <DHCP_init+0x7c>
        // assigning temporary mac address, you should be set SHAR before call this function.
        DHCP_CHADDR[0] = 0x00;
 8001b80:	4b30      	ldr	r3, [pc, #192]	@ (8001c44 <DHCP_init+0x110>)
 8001b82:	2200      	movs	r2, #0
 8001b84:	701a      	strb	r2, [r3, #0]
        DHCP_CHADDR[1] = 0x08;
 8001b86:	4b2f      	ldr	r3, [pc, #188]	@ (8001c44 <DHCP_init+0x110>)
 8001b88:	2208      	movs	r2, #8
 8001b8a:	705a      	strb	r2, [r3, #1]
        DHCP_CHADDR[2] = 0xdc;
 8001b8c:	4b2d      	ldr	r3, [pc, #180]	@ (8001c44 <DHCP_init+0x110>)
 8001b8e:	22dc      	movs	r2, #220	@ 0xdc
 8001b90:	709a      	strb	r2, [r3, #2]
        DHCP_CHADDR[3] = 0x00;
 8001b92:	4b2c      	ldr	r3, [pc, #176]	@ (8001c44 <DHCP_init+0x110>)
 8001b94:	2200      	movs	r2, #0
 8001b96:	70da      	strb	r2, [r3, #3]
        DHCP_CHADDR[4] = 0x00;
 8001b98:	4b2a      	ldr	r3, [pc, #168]	@ (8001c44 <DHCP_init+0x110>)
 8001b9a:	2200      	movs	r2, #0
 8001b9c:	711a      	strb	r2, [r3, #4]
        DHCP_CHADDR[5] = 0x00;
 8001b9e:	4b29      	ldr	r3, [pc, #164]	@ (8001c44 <DHCP_init+0x110>)
 8001ba0:	2200      	movs	r2, #0
 8001ba2:	715a      	strb	r2, [r3, #5]
#if _WIZCHIP_ == W6100
        NETUNLOCK();
        setSHAR(DHCP_CHADDR);
        NETLOCK();
#else
        setSHAR(DHCP_CHADDR);
 8001ba4:	2206      	movs	r2, #6
 8001ba6:	4927      	ldr	r1, [pc, #156]	@ (8001c44 <DHCP_init+0x110>)
 8001ba8:	f44f 6010 	mov.w	r0, #2304	@ 0x900
 8001bac:	f002 fa58 	bl	8004060 <WIZCHIP_WRITE_BUF>
#endif
    }

    DHCP_SOCKET = s; // SOCK_DHCP
 8001bb0:	4a25      	ldr	r2, [pc, #148]	@ (8001c48 <DHCP_init+0x114>)
 8001bb2:	79fb      	ldrb	r3, [r7, #7]
 8001bb4:	7013      	strb	r3, [r2, #0]
    pDHCPMSG = (RIP_MSG*)buf;
 8001bb6:	4a25      	ldr	r2, [pc, #148]	@ (8001c4c <DHCP_init+0x118>)
 8001bb8:	683b      	ldr	r3, [r7, #0]
 8001bba:	6013      	str	r3, [r2, #0]
    DHCP_XID = 0x12345678;
 8001bbc:	4b24      	ldr	r3, [pc, #144]	@ (8001c50 <DHCP_init+0x11c>)
 8001bbe:	4a25      	ldr	r2, [pc, #148]	@ (8001c54 <DHCP_init+0x120>)
 8001bc0:	601a      	str	r2, [r3, #0]
    {
        DHCP_XID += DHCP_CHADDR[3];
 8001bc2:	4b20      	ldr	r3, [pc, #128]	@ (8001c44 <DHCP_init+0x110>)
 8001bc4:	78db      	ldrb	r3, [r3, #3]
 8001bc6:	461a      	mov	r2, r3
 8001bc8:	4b21      	ldr	r3, [pc, #132]	@ (8001c50 <DHCP_init+0x11c>)
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	4413      	add	r3, r2
 8001bce:	4a20      	ldr	r2, [pc, #128]	@ (8001c50 <DHCP_init+0x11c>)
 8001bd0:	6013      	str	r3, [r2, #0]
        DHCP_XID += DHCP_CHADDR[4];
 8001bd2:	4b1c      	ldr	r3, [pc, #112]	@ (8001c44 <DHCP_init+0x110>)
 8001bd4:	791b      	ldrb	r3, [r3, #4]
 8001bd6:	461a      	mov	r2, r3
 8001bd8:	4b1d      	ldr	r3, [pc, #116]	@ (8001c50 <DHCP_init+0x11c>)
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	4413      	add	r3, r2
 8001bde:	4a1c      	ldr	r2, [pc, #112]	@ (8001c50 <DHCP_init+0x11c>)
 8001be0:	6013      	str	r3, [r2, #0]
        DHCP_XID += DHCP_CHADDR[5];
 8001be2:	4b18      	ldr	r3, [pc, #96]	@ (8001c44 <DHCP_init+0x110>)
 8001be4:	795b      	ldrb	r3, [r3, #5]
 8001be6:	461a      	mov	r2, r3
 8001be8:	4b19      	ldr	r3, [pc, #100]	@ (8001c50 <DHCP_init+0x11c>)
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	4413      	add	r3, r2
 8001bee:	4a18      	ldr	r2, [pc, #96]	@ (8001c50 <DHCP_init+0x11c>)
 8001bf0:	6013      	str	r3, [r2, #0]
        DHCP_XID += (DHCP_CHADDR[3] ^ DHCP_CHADDR[4] ^ DHCP_CHADDR[5]);
 8001bf2:	4b14      	ldr	r3, [pc, #80]	@ (8001c44 <DHCP_init+0x110>)
 8001bf4:	78da      	ldrb	r2, [r3, #3]
 8001bf6:	4b13      	ldr	r3, [pc, #76]	@ (8001c44 <DHCP_init+0x110>)
 8001bf8:	791b      	ldrb	r3, [r3, #4]
 8001bfa:	4053      	eors	r3, r2
 8001bfc:	b2da      	uxtb	r2, r3
 8001bfe:	4b11      	ldr	r3, [pc, #68]	@ (8001c44 <DHCP_init+0x110>)
 8001c00:	795b      	ldrb	r3, [r3, #5]
 8001c02:	4053      	eors	r3, r2
 8001c04:	b2db      	uxtb	r3, r3
 8001c06:	461a      	mov	r2, r3
 8001c08:	4b11      	ldr	r3, [pc, #68]	@ (8001c50 <DHCP_init+0x11c>)
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	4413      	add	r3, r2
 8001c0e:	4a10      	ldr	r2, [pc, #64]	@ (8001c50 <DHCP_init+0x11c>)
 8001c10:	6013      	str	r3, [r2, #0]
    }
    // WIZchip Netinfo Clear
    setSIPR(zeroip);
 8001c12:	f107 030c 	add.w	r3, r7, #12
 8001c16:	2204      	movs	r2, #4
 8001c18:	4619      	mov	r1, r3
 8001c1a:	f44f 6070 	mov.w	r0, #3840	@ 0xf00
 8001c1e:	f002 fa1f 	bl	8004060 <WIZCHIP_WRITE_BUF>
    setGAR(zeroip);
 8001c22:	f107 030c 	add.w	r3, r7, #12
 8001c26:	2204      	movs	r2, #4
 8001c28:	4619      	mov	r1, r3
 8001c2a:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8001c2e:	f002 fa17 	bl	8004060 <WIZCHIP_WRITE_BUF>

    reset_DHCP_timeout();
 8001c32:	f000 f813 	bl	8001c5c <reset_DHCP_timeout>
    dhcp_state = STATE_DHCP_INIT;
 8001c36:	4b08      	ldr	r3, [pc, #32]	@ (8001c58 <DHCP_init+0x124>)
 8001c38:	2200      	movs	r2, #0
 8001c3a:	701a      	strb	r2, [r3, #0]
}
 8001c3c:	bf00      	nop
 8001c3e:	3710      	adds	r7, #16
 8001c40:	46bd      	mov	sp, r7
 8001c42:	bd80      	pop	{r7, pc}
 8001c44:	20040118 	.word	0x20040118
 8001c48:	200400e8 	.word	0x200400e8
 8001c4c:	20040114 	.word	0x20040114
 8001c50:	20040110 	.word	0x20040110
 8001c54:	12345678 	.word	0x12345678
 8001c58:	20040108 	.word	0x20040108

08001c5c <reset_DHCP_timeout>:


/* Reset the DHCP timeout count and retry count. */
void reset_DHCP_timeout(void) {
 8001c5c:	b480      	push	{r7}
 8001c5e:	af00      	add	r7, sp, #0
    dhcp_tick_1s = 0;
 8001c60:	4b06      	ldr	r3, [pc, #24]	@ (8001c7c <reset_DHCP_timeout+0x20>)
 8001c62:	2200      	movs	r2, #0
 8001c64:	601a      	str	r2, [r3, #0]
    dhcp_tick_next = DHCP_WAIT_TIME;
 8001c66:	4b06      	ldr	r3, [pc, #24]	@ (8001c80 <reset_DHCP_timeout+0x24>)
 8001c68:	220a      	movs	r2, #10
 8001c6a:	601a      	str	r2, [r3, #0]
    dhcp_retry_count = 0;
 8001c6c:	4b05      	ldr	r3, [pc, #20]	@ (8001c84 <reset_DHCP_timeout+0x28>)
 8001c6e:	2200      	movs	r2, #0
 8001c70:	701a      	strb	r2, [r3, #0]
}
 8001c72:	bf00      	nop
 8001c74:	46bd      	mov	sp, r7
 8001c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c7a:	4770      	bx	lr
 8001c7c:	2004010c 	.word	0x2004010c
 8001c80:	20040004 	.word	0x20040004
 8001c84:	20040109 	.word	0x20040109

08001c88 <DHCP_time_handler>:

void DHCP_time_handler(void) {
 8001c88:	b480      	push	{r7}
 8001c8a:	af00      	add	r7, sp, #0
    dhcp_tick_1s++;
 8001c8c:	4b04      	ldr	r3, [pc, #16]	@ (8001ca0 <DHCP_time_handler+0x18>)
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	3301      	adds	r3, #1
 8001c92:	4a03      	ldr	r2, [pc, #12]	@ (8001ca0 <DHCP_time_handler+0x18>)
 8001c94:	6013      	str	r3, [r2, #0]
}
 8001c96:	bf00      	nop
 8001c98:	46bd      	mov	sp, r7
 8001c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c9e:	4770      	bx	lr
 8001ca0:	2004010c 	.word	0x2004010c

08001ca4 <NibbleToHex>:

uint32_t getDHCPLeasetime(void) {
    return dhcp_lease_time;
}

char NibbleToHex(uint8_t nibble) {
 8001ca4:	b480      	push	{r7}
 8001ca6:	b083      	sub	sp, #12
 8001ca8:	af00      	add	r7, sp, #0
 8001caa:	4603      	mov	r3, r0
 8001cac:	71fb      	strb	r3, [r7, #7]
    nibble &= 0x0F;
 8001cae:	79fb      	ldrb	r3, [r7, #7]
 8001cb0:	f003 030f 	and.w	r3, r3, #15
 8001cb4:	71fb      	strb	r3, [r7, #7]
    if (nibble <= 9) {
 8001cb6:	79fb      	ldrb	r3, [r7, #7]
 8001cb8:	2b09      	cmp	r3, #9
 8001cba:	d803      	bhi.n	8001cc4 <NibbleToHex+0x20>
        return nibble + '0';
 8001cbc:	79fb      	ldrb	r3, [r7, #7]
 8001cbe:	3330      	adds	r3, #48	@ 0x30
 8001cc0:	b2db      	uxtb	r3, r3
 8001cc2:	e002      	b.n	8001cca <NibbleToHex+0x26>
    } else {
        return nibble + ('A' - 0x0A);
 8001cc4:	79fb      	ldrb	r3, [r7, #7]
 8001cc6:	3337      	adds	r3, #55	@ 0x37
 8001cc8:	b2db      	uxtb	r3, r3
    }
}
 8001cca:	4618      	mov	r0, r3
 8001ccc:	370c      	adds	r7, #12
 8001cce:	46bd      	mov	sp, r7
 8001cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd4:	4770      	bx	lr
	...

08001cd8 <W5500_Select>:

#define W5500_COMMON_BLOCK   0x00  // BSB for common regs
#define W5500_OM_VDM         0x00  // variable data length mode
#define W5500_RWB_READ       0x01  // <-- note: this bit position depends on datasheet bitfield; see note below

static inline void W5500_Select(void)   { HAL_GPIO_WritePin(W5500_CS_GPIO_Port, W5500_CS_Pin, GPIO_PIN_RESET); }
 8001cd8:	b580      	push	{r7, lr}
 8001cda:	af00      	add	r7, sp, #0
 8001cdc:	2200      	movs	r2, #0
 8001cde:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001ce2:	4802      	ldr	r0, [pc, #8]	@ (8001cec <W5500_Select+0x14>)
 8001ce4:	f003 fd0a 	bl	80056fc <HAL_GPIO_WritePin>
 8001ce8:	bf00      	nop
 8001cea:	bd80      	pop	{r7, pc}
 8001cec:	48000c00 	.word	0x48000c00

08001cf0 <W5500_Deselect>:
static inline void W5500_Deselect(void) { HAL_GPIO_WritePin(W5500_CS_GPIO_Port, W5500_CS_Pin, GPIO_PIN_SET); }
 8001cf0:	b580      	push	{r7, lr}
 8001cf2:	af00      	add	r7, sp, #0
 8001cf4:	2201      	movs	r2, #1
 8001cf6:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001cfa:	4802      	ldr	r0, [pc, #8]	@ (8001d04 <W5500_Deselect+0x14>)
 8001cfc:	f003 fcfe 	bl	80056fc <HAL_GPIO_WritePin>
 8001d00:	bf00      	nop
 8001d02:	bd80      	pop	{r7, pc}
 8001d04:	48000c00 	.word	0x48000c00

08001d08 <spi_txrx1>:
/* USER CODE BEGIN 0 */



// 1-byte SPI xfer helper
static uint8_t spi_txrx1(uint8_t v) {
 8001d08:	b580      	push	{r7, lr}
 8001d0a:	b086      	sub	sp, #24
 8001d0c:	af02      	add	r7, sp, #8
 8001d0e:	4603      	mov	r3, r0
 8001d10:	71fb      	strb	r3, [r7, #7]
  uint8_t rx;
  HAL_SPI_TransmitReceive(&hspi1, &v, &rx, 1, HAL_MAX_DELAY);
 8001d12:	f107 020f 	add.w	r2, r7, #15
 8001d16:	1df9      	adds	r1, r7, #7
 8001d18:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001d1c:	9300      	str	r3, [sp, #0]
 8001d1e:	2301      	movs	r3, #1
 8001d20:	4803      	ldr	r0, [pc, #12]	@ (8001d30 <spi_txrx1+0x28>)
 8001d22:	f005 fd30 	bl	8007786 <HAL_SPI_TransmitReceive>
  return rx;
 8001d26:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d28:	4618      	mov	r0, r3
 8001d2a:	3710      	adds	r7, #16
 8001d2c:	46bd      	mov	sp, r7
 8001d2e:	bd80      	pop	{r7, pc}
 8001d30:	200401b4 	.word	0x200401b4

08001d34 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8001d34:	b580      	push	{r7, lr}
 8001d36:	b082      	sub	sp, #8
 8001d38:	af00      	add	r7, sp, #0
 8001d3a:	4603      	mov	r3, r0
 8001d3c:	80fb      	strh	r3, [r7, #6]
  if (GPIO_Pin == W5500_INT_Pin) {
 8001d3e:	88fb      	ldrh	r3, [r7, #6]
 8001d40:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001d44:	d101      	bne.n	8001d4a <HAL_GPIO_EXTI_Callback+0x16>
    net_w5500_irq_handler();
 8001d46:	f000 fe5a 	bl	80029fe <net_w5500_irq_handler>
  }
}
 8001d4a:	bf00      	nop
 8001d4c:	3708      	adds	r7, #8
 8001d4e:	46bd      	mov	sp, r7
 8001d50:	bd80      	pop	{r7, pc}

08001d52 <W5500_ReadVersion>:
//
//uint8_t W5500_ReadVersion(void) {
//    return w5500_read_reg(W5500_VERSIONR, W5500_BSB_COMMON);
//}

uint8_t W5500_ReadVersion(void) {
 8001d52:	b580      	push	{r7, lr}
 8001d54:	b082      	sub	sp, #8
 8001d56:	af00      	add	r7, sp, #0
  uint8_t ver;
  W5500_Select();
 8001d58:	f7ff ffbe 	bl	8001cd8 <W5500_Select>
  spi_txrx1(0x00); // Address High (VERSIONR = 0x0039)
 8001d5c:	2000      	movs	r0, #0
 8001d5e:	f7ff ffd3 	bl	8001d08 <spi_txrx1>
  spi_txrx1(0x39); // Address Low
 8001d62:	2039      	movs	r0, #57	@ 0x39
 8001d64:	f7ff ffd0 	bl	8001d08 <spi_txrx1>
  spi_txrx1(0x00); // Control: Common Block, Read, VDM Mode
 8001d68:	2000      	movs	r0, #0
 8001d6a:	f7ff ffcd 	bl	8001d08 <spi_txrx1>
  ver = spi_txrx1(0x00); // Dummy byte to clock in the data
 8001d6e:	2000      	movs	r0, #0
 8001d70:	f7ff ffca 	bl	8001d08 <spi_txrx1>
 8001d74:	4603      	mov	r3, r0
 8001d76:	71fb      	strb	r3, [r7, #7]
  W5500_Deselect();
 8001d78:	f7ff ffba 	bl	8001cf0 <W5500_Deselect>
  return ver;
 8001d7c:	79fb      	ldrb	r3, [r7, #7]
}
 8001d7e:	4618      	mov	r0, r3
 8001d80:	3708      	adds	r7, #8
 8001d82:	46bd      	mov	sp, r7
 8001d84:	bd80      	pop	{r7, pc}
	...

08001d88 <_write>:


int _write(int file, char *ptr, int len)
{
 8001d88:	b580      	push	{r7, lr}
 8001d8a:	b084      	sub	sp, #16
 8001d8c:	af00      	add	r7, sp, #0
 8001d8e:	60f8      	str	r0, [r7, #12]
 8001d90:	60b9      	str	r1, [r7, #8]
 8001d92:	607a      	str	r2, [r7, #4]
  (void)file;
  HAL_UART_Transmit(&hlpuart1, (uint8_t *)ptr, len, HAL_MAX_DELAY);
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	b29a      	uxth	r2, r3
 8001d98:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001d9c:	68b9      	ldr	r1, [r7, #8]
 8001d9e:	4804      	ldr	r0, [pc, #16]	@ (8001db0 <_write+0x28>)
 8001da0:	f006 f91c 	bl	8007fdc <HAL_UART_Transmit>
  return len;
 8001da4:	687b      	ldr	r3, [r7, #4]
}
 8001da6:	4618      	mov	r0, r3
 8001da8:	3710      	adds	r7, #16
 8001daa:	46bd      	mov	sp, r7
 8001dac:	bd80      	pop	{r7, pc}
 8001dae:	bf00      	nop
 8001db0:	20040120 	.word	0x20040120

08001db4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001db4:	b580      	push	{r7, lr}
 8001db6:	b082      	sub	sp, #8
 8001db8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001dba:	f003 f962 	bl	8005082 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001dbe:	f000 f861 	bl	8001e84 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001dc2:	f000 f939 	bl	8002038 <MX_GPIO_Init>
  MX_SPI1_Init();
 8001dc6:	f000 f8ef 	bl	8001fa8 <MX_SPI1_Init>
  MX_LPUART1_UART_Init();
 8001dca:	f000 f8a1 	bl	8001f10 <MX_LPUART1_UART_Init>
  /* USER CODE BEGIN 2 */


  HAL_Delay(50); // Keep low for at least 500us
 8001dce:	2032      	movs	r0, #50	@ 0x32
 8001dd0:	f003 f9cc 	bl	800516c <HAL_Delay>
  HAL_GPIO_WritePin(W5500_RST_GPIO_Port, W5500_RST_Pin, GPIO_PIN_RESET);
 8001dd4:	2200      	movs	r2, #0
 8001dd6:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001dda:	4826      	ldr	r0, [pc, #152]	@ (8001e74 <main+0xc0>)
 8001ddc:	f003 fc8e 	bl	80056fc <HAL_GPIO_WritePin>
  HAL_Delay(50); // Keep low for at least 500us
 8001de0:	2032      	movs	r0, #50	@ 0x32
 8001de2:	f003 f9c3 	bl	800516c <HAL_Delay>
  HAL_GPIO_WritePin(W5500_RST_GPIO_Port, W5500_RST_Pin, GPIO_PIN_SET);
 8001de6:	2201      	movs	r2, #1
 8001de8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001dec:	4821      	ldr	r0, [pc, #132]	@ (8001e74 <main+0xc0>)
 8001dee:	f003 fc85 	bl	80056fc <HAL_GPIO_WritePin>
  HAL_Delay(500); // Allow time for W5500 PLL to lock
 8001df2:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001df6:	f003 f9b9 	bl	800516c <HAL_Delay>


  W5500_Select();
 8001dfa:	f7ff ff6d 	bl	8001cd8 <W5500_Select>
  spi_txrx1(0x00); // Addr High
 8001dfe:	2000      	movs	r0, #0
 8001e00:	f7ff ff82 	bl	8001d08 <spi_txrx1>
  spi_txrx1(0x01); // Addr Low (GAR0)
 8001e04:	2001      	movs	r0, #1
 8001e06:	f7ff ff7f 	bl	8001d08 <spi_txrx1>
  spi_txrx1(0x04); // Control: Common, WRITE, VDM (00000 1 00 -> 0x04)
 8001e0a:	2004      	movs	r0, #4
 8001e0c:	f7ff ff7c 	bl	8001d08 <spi_txrx1>
  spi_txrx1(0xAB); // Write data
 8001e10:	20ab      	movs	r0, #171	@ 0xab
 8001e12:	f7ff ff79 	bl	8001d08 <spi_txrx1>
  W5500_Deselect();
 8001e16:	f7ff ff6b 	bl	8001cf0 <W5500_Deselect>

  HAL_Delay(10);
 8001e1a:	200a      	movs	r0, #10
 8001e1c:	f003 f9a6 	bl	800516c <HAL_Delay>

  // TEST: Read it back
  uint8_t test_val;
  W5500_Select();
 8001e20:	f7ff ff5a 	bl	8001cd8 <W5500_Select>
  spi_txrx1(0x00); // Addr High
 8001e24:	2000      	movs	r0, #0
 8001e26:	f7ff ff6f 	bl	8001d08 <spi_txrx1>
  spi_txrx1(0x01); // Addr Low (GAR0)
 8001e2a:	2001      	movs	r0, #1
 8001e2c:	f7ff ff6c 	bl	8001d08 <spi_txrx1>
  spi_txrx1(0x00); // Control: Common, READ, VDM
 8001e30:	2000      	movs	r0, #0
 8001e32:	f7ff ff69 	bl	8001d08 <spi_txrx1>
  test_val = spi_txrx1(0x00); // Clock data in
 8001e36:	2000      	movs	r0, #0
 8001e38:	f7ff ff66 	bl	8001d08 <spi_txrx1>
 8001e3c:	4603      	mov	r3, r0
 8001e3e:	71fb      	strb	r3, [r7, #7]
  W5500_Deselect();
 8001e40:	f7ff ff56 	bl	8001cf0 <W5500_Deselect>

  printf("Test Read: 0x%02X (expected 0xAB)\r\n", test_val);
 8001e44:	79fb      	ldrb	r3, [r7, #7]
 8001e46:	4619      	mov	r1, r3
 8001e48:	480b      	ldr	r0, [pc, #44]	@ (8001e78 <main+0xc4>)
 8001e4a:	f007 f835 	bl	8008eb8 <iprintf>
  printf("W5500 ver: 0x%02X\r\n", W5500_ReadVersion());
 8001e4e:	f7ff ff80 	bl	8001d52 <W5500_ReadVersion>
 8001e52:	4603      	mov	r3, r0
 8001e54:	4619      	mov	r1, r3
 8001e56:	4809      	ldr	r0, [pc, #36]	@ (8001e7c <main+0xc8>)
 8001e58:	f007 f82e 	bl	8008eb8 <iprintf>


//  printf("W5500 ver: 0x%02X\r\n", W5500_ReadVersion());

  ethernet_start();            // DHCP  static fallback
 8001e5c:	f000 fcc8 	bl	80027f0 <ethernet_start>
  printf("Echo server on :5000\r\n");
 8001e60:	4807      	ldr	r0, [pc, #28]	@ (8001e80 <main+0xcc>)
 8001e62:	f007 f891 	bl	8008f88 <puts>

  for (;;) {
    tcp_echo_task();           // keep it spinning
 8001e66:	f000 fd27 	bl	80028b8 <tcp_echo_task>
    HAL_Delay(1);              // tiny yield
 8001e6a:	2001      	movs	r0, #1
 8001e6c:	f003 f97e 	bl	800516c <HAL_Delay>
    tcp_echo_task();           // keep it spinning
 8001e70:	bf00      	nop
 8001e72:	e7f8      	b.n	8001e66 <main+0xb2>
 8001e74:	48000c00 	.word	0x48000c00
 8001e78:	08009c74 	.word	0x08009c74
 8001e7c:	08009c98 	.word	0x08009c98
 8001e80:	08009cac 	.word	0x08009cac

08001e84 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001e84:	b580      	push	{r7, lr}
 8001e86:	b096      	sub	sp, #88	@ 0x58
 8001e88:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001e8a:	f107 0314 	add.w	r3, r7, #20
 8001e8e:	2244      	movs	r2, #68	@ 0x44
 8001e90:	2100      	movs	r1, #0
 8001e92:	4618      	mov	r0, r3
 8001e94:	f007 f880 	bl	8008f98 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001e98:	463b      	mov	r3, r7
 8001e9a:	2200      	movs	r2, #0
 8001e9c:	601a      	str	r2, [r3, #0]
 8001e9e:	605a      	str	r2, [r3, #4]
 8001ea0:	609a      	str	r2, [r3, #8]
 8001ea2:	60da      	str	r2, [r3, #12]
 8001ea4:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001ea6:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8001eaa:	f003 fc77 	bl	800579c <HAL_PWREx_ControlVoltageScaling>
 8001eae:	4603      	mov	r3, r0
 8001eb0:	2b00      	cmp	r3, #0
 8001eb2:	d001      	beq.n	8001eb8 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8001eb4:	f000 fb38 	bl	8002528 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8001eb8:	2310      	movs	r3, #16
 8001eba:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001ebc:	2301      	movs	r3, #1
 8001ebe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8001ec0:	2300      	movs	r3, #0
 8001ec2:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8001ec4:	2360      	movs	r3, #96	@ 0x60
 8001ec6:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001ec8:	2300      	movs	r3, #0
 8001eca:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001ecc:	f107 0314 	add.w	r3, r7, #20
 8001ed0:	4618      	mov	r0, r3
 8001ed2:	f003 fd17 	bl	8005904 <HAL_RCC_OscConfig>
 8001ed6:	4603      	mov	r3, r0
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d001      	beq.n	8001ee0 <SystemClock_Config+0x5c>
  {
    Error_Handler();
 8001edc:	f000 fb24 	bl	8002528 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001ee0:	230f      	movs	r3, #15
 8001ee2:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8001ee4:	2300      	movs	r3, #0
 8001ee6:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001ee8:	2300      	movs	r3, #0
 8001eea:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001eec:	2300      	movs	r3, #0
 8001eee:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001ef0:	2300      	movs	r3, #0
 8001ef2:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001ef4:	463b      	mov	r3, r7
 8001ef6:	2100      	movs	r1, #0
 8001ef8:	4618      	mov	r0, r3
 8001efa:	f004 f91d 	bl	8006138 <HAL_RCC_ClockConfig>
 8001efe:	4603      	mov	r3, r0
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d001      	beq.n	8001f08 <SystemClock_Config+0x84>
  {
    Error_Handler();
 8001f04:	f000 fb10 	bl	8002528 <Error_Handler>
  }
}
 8001f08:	bf00      	nop
 8001f0a:	3758      	adds	r7, #88	@ 0x58
 8001f0c:	46bd      	mov	sp, r7
 8001f0e:	bd80      	pop	{r7, pc}

08001f10 <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 8001f10:	b580      	push	{r7, lr}
 8001f12:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8001f14:	4b22      	ldr	r3, [pc, #136]	@ (8001fa0 <MX_LPUART1_UART_Init+0x90>)
 8001f16:	4a23      	ldr	r2, [pc, #140]	@ (8001fa4 <MX_LPUART1_UART_Init+0x94>)
 8001f18:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 8001f1a:	4b21      	ldr	r3, [pc, #132]	@ (8001fa0 <MX_LPUART1_UART_Init+0x90>)
 8001f1c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001f20:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001f22:	4b1f      	ldr	r3, [pc, #124]	@ (8001fa0 <MX_LPUART1_UART_Init+0x90>)
 8001f24:	2200      	movs	r2, #0
 8001f26:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8001f28:	4b1d      	ldr	r3, [pc, #116]	@ (8001fa0 <MX_LPUART1_UART_Init+0x90>)
 8001f2a:	2200      	movs	r2, #0
 8001f2c:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8001f2e:	4b1c      	ldr	r3, [pc, #112]	@ (8001fa0 <MX_LPUART1_UART_Init+0x90>)
 8001f30:	2200      	movs	r2, #0
 8001f32:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8001f34:	4b1a      	ldr	r3, [pc, #104]	@ (8001fa0 <MX_LPUART1_UART_Init+0x90>)
 8001f36:	220c      	movs	r2, #12
 8001f38:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001f3a:	4b19      	ldr	r3, [pc, #100]	@ (8001fa0 <MX_LPUART1_UART_Init+0x90>)
 8001f3c:	2200      	movs	r2, #0
 8001f3e:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001f40:	4b17      	ldr	r3, [pc, #92]	@ (8001fa0 <MX_LPUART1_UART_Init+0x90>)
 8001f42:	2200      	movs	r2, #0
 8001f44:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001f46:	4b16      	ldr	r3, [pc, #88]	@ (8001fa0 <MX_LPUART1_UART_Init+0x90>)
 8001f48:	2200      	movs	r2, #0
 8001f4a:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001f4c:	4b14      	ldr	r3, [pc, #80]	@ (8001fa0 <MX_LPUART1_UART_Init+0x90>)
 8001f4e:	2200      	movs	r2, #0
 8001f50:	629a      	str	r2, [r3, #40]	@ 0x28
  hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 8001f52:	4b13      	ldr	r3, [pc, #76]	@ (8001fa0 <MX_LPUART1_UART_Init+0x90>)
 8001f54:	2200      	movs	r2, #0
 8001f56:	665a      	str	r2, [r3, #100]	@ 0x64
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8001f58:	4811      	ldr	r0, [pc, #68]	@ (8001fa0 <MX_LPUART1_UART_Init+0x90>)
 8001f5a:	f005 ffef 	bl	8007f3c <HAL_UART_Init>
 8001f5e:	4603      	mov	r3, r0
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d001      	beq.n	8001f68 <MX_LPUART1_UART_Init+0x58>
  {
    Error_Handler();
 8001f64:	f000 fae0 	bl	8002528 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001f68:	2100      	movs	r1, #0
 8001f6a:	480d      	ldr	r0, [pc, #52]	@ (8001fa0 <MX_LPUART1_UART_Init+0x90>)
 8001f6c:	f006 fe18 	bl	8008ba0 <HAL_UARTEx_SetTxFifoThreshold>
 8001f70:	4603      	mov	r3, r0
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d001      	beq.n	8001f7a <MX_LPUART1_UART_Init+0x6a>
  {
    Error_Handler();
 8001f76:	f000 fad7 	bl	8002528 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001f7a:	2100      	movs	r1, #0
 8001f7c:	4808      	ldr	r0, [pc, #32]	@ (8001fa0 <MX_LPUART1_UART_Init+0x90>)
 8001f7e:	f006 fe4d 	bl	8008c1c <HAL_UARTEx_SetRxFifoThreshold>
 8001f82:	4603      	mov	r3, r0
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	d001      	beq.n	8001f8c <MX_LPUART1_UART_Init+0x7c>
  {
    Error_Handler();
 8001f88:	f000 face 	bl	8002528 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8001f8c:	4804      	ldr	r0, [pc, #16]	@ (8001fa0 <MX_LPUART1_UART_Init+0x90>)
 8001f8e:	f006 fdce 	bl	8008b2e <HAL_UARTEx_DisableFifoMode>
 8001f92:	4603      	mov	r3, r0
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	d001      	beq.n	8001f9c <MX_LPUART1_UART_Init+0x8c>
  {
    Error_Handler();
 8001f98:	f000 fac6 	bl	8002528 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8001f9c:	bf00      	nop
 8001f9e:	bd80      	pop	{r7, pc}
 8001fa0:	20040120 	.word	0x20040120
 8001fa4:	40008000 	.word	0x40008000

08001fa8 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001fa8:	b580      	push	{r7, lr}
 8001faa:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001fac:	4b20      	ldr	r3, [pc, #128]	@ (8002030 <MX_SPI1_Init+0x88>)
 8001fae:	4a21      	ldr	r2, [pc, #132]	@ (8002034 <MX_SPI1_Init+0x8c>)
 8001fb0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001fb2:	4b1f      	ldr	r3, [pc, #124]	@ (8002030 <MX_SPI1_Init+0x88>)
 8001fb4:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001fb8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001fba:	4b1d      	ldr	r3, [pc, #116]	@ (8002030 <MX_SPI1_Init+0x88>)
 8001fbc:	2200      	movs	r2, #0
 8001fbe:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001fc0:	4b1b      	ldr	r3, [pc, #108]	@ (8002030 <MX_SPI1_Init+0x88>)
 8001fc2:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8001fc6:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001fc8:	4b19      	ldr	r3, [pc, #100]	@ (8002030 <MX_SPI1_Init+0x88>)
 8001fca:	2200      	movs	r2, #0
 8001fcc:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001fce:	4b18      	ldr	r3, [pc, #96]	@ (8002030 <MX_SPI1_Init+0x88>)
 8001fd0:	2200      	movs	r2, #0
 8001fd2:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001fd4:	4b16      	ldr	r3, [pc, #88]	@ (8002030 <MX_SPI1_Init+0x88>)
 8001fd6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001fda:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8001fdc:	4b14      	ldr	r3, [pc, #80]	@ (8002030 <MX_SPI1_Init+0x88>)
 8001fde:	2238      	movs	r2, #56	@ 0x38
 8001fe0:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001fe2:	4b13      	ldr	r3, [pc, #76]	@ (8002030 <MX_SPI1_Init+0x88>)
 8001fe4:	2200      	movs	r2, #0
 8001fe6:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001fe8:	4b11      	ldr	r3, [pc, #68]	@ (8002030 <MX_SPI1_Init+0x88>)
 8001fea:	2200      	movs	r2, #0
 8001fec:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001fee:	4b10      	ldr	r3, [pc, #64]	@ (8002030 <MX_SPI1_Init+0x88>)
 8001ff0:	2200      	movs	r2, #0
 8001ff2:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8001ff4:	4b0e      	ldr	r3, [pc, #56]	@ (8002030 <MX_SPI1_Init+0x88>)
 8001ff6:	2207      	movs	r2, #7
 8001ff8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001ffa:	4b0d      	ldr	r3, [pc, #52]	@ (8002030 <MX_SPI1_Init+0x88>)
 8001ffc:	2200      	movs	r2, #0
 8001ffe:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8002000:	4b0b      	ldr	r3, [pc, #44]	@ (8002030 <MX_SPI1_Init+0x88>)
 8002002:	2200      	movs	r2, #0
 8002004:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002006:	480a      	ldr	r0, [pc, #40]	@ (8002030 <MX_SPI1_Init+0x88>)
 8002008:	f005 f86c 	bl	80070e4 <HAL_SPI_Init>
 800200c:	4603      	mov	r3, r0
 800200e:	2b00      	cmp	r3, #0
 8002010:	d001      	beq.n	8002016 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8002012:	f000 fa89 	bl	8002528 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8002016:	4b06      	ldr	r3, [pc, #24]	@ (8002030 <MX_SPI1_Init+0x88>)
 8002018:	2238      	movs	r2, #56	@ 0x38
 800201a:	61da      	str	r2, [r3, #28]
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800201c:	4804      	ldr	r0, [pc, #16]	@ (8002030 <MX_SPI1_Init+0x88>)
 800201e:	f005 f861 	bl	80070e4 <HAL_SPI_Init>
 8002022:	4603      	mov	r3, r0
 8002024:	2b00      	cmp	r3, #0
 8002026:	d001      	beq.n	800202c <MX_SPI1_Init+0x84>
  {
    Error_Handler();
 8002028:	f000 fa7e 	bl	8002528 <Error_Handler>
  }
  /* USER CODE END SPI1_Init 2 */

}
 800202c:	bf00      	nop
 800202e:	bd80      	pop	{r7, pc}
 8002030:	200401b4 	.word	0x200401b4
 8002034:	40013000 	.word	0x40013000

08002038 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002038:	b580      	push	{r7, lr}
 800203a:	b08e      	sub	sp, #56	@ 0x38
 800203c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800203e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002042:	2200      	movs	r2, #0
 8002044:	601a      	str	r2, [r3, #0]
 8002046:	605a      	str	r2, [r3, #4]
 8002048:	609a      	str	r2, [r3, #8]
 800204a:	60da      	str	r2, [r3, #12]
 800204c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800204e:	4bb3      	ldr	r3, [pc, #716]	@ (800231c <MX_GPIO_Init+0x2e4>)
 8002050:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002052:	4ab2      	ldr	r2, [pc, #712]	@ (800231c <MX_GPIO_Init+0x2e4>)
 8002054:	f043 0310 	orr.w	r3, r3, #16
 8002058:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800205a:	4bb0      	ldr	r3, [pc, #704]	@ (800231c <MX_GPIO_Init+0x2e4>)
 800205c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800205e:	f003 0310 	and.w	r3, r3, #16
 8002062:	623b      	str	r3, [r7, #32]
 8002064:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002066:	4bad      	ldr	r3, [pc, #692]	@ (800231c <MX_GPIO_Init+0x2e4>)
 8002068:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800206a:	4aac      	ldr	r2, [pc, #688]	@ (800231c <MX_GPIO_Init+0x2e4>)
 800206c:	f043 0304 	orr.w	r3, r3, #4
 8002070:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002072:	4baa      	ldr	r3, [pc, #680]	@ (800231c <MX_GPIO_Init+0x2e4>)
 8002074:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002076:	f003 0304 	and.w	r3, r3, #4
 800207a:	61fb      	str	r3, [r7, #28]
 800207c:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800207e:	4ba7      	ldr	r3, [pc, #668]	@ (800231c <MX_GPIO_Init+0x2e4>)
 8002080:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002082:	4aa6      	ldr	r2, [pc, #664]	@ (800231c <MX_GPIO_Init+0x2e4>)
 8002084:	f043 0320 	orr.w	r3, r3, #32
 8002088:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800208a:	4ba4      	ldr	r3, [pc, #656]	@ (800231c <MX_GPIO_Init+0x2e4>)
 800208c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800208e:	f003 0320 	and.w	r3, r3, #32
 8002092:	61bb      	str	r3, [r7, #24]
 8002094:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002096:	4ba1      	ldr	r3, [pc, #644]	@ (800231c <MX_GPIO_Init+0x2e4>)
 8002098:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800209a:	4aa0      	ldr	r2, [pc, #640]	@ (800231c <MX_GPIO_Init+0x2e4>)
 800209c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80020a0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80020a2:	4b9e      	ldr	r3, [pc, #632]	@ (800231c <MX_GPIO_Init+0x2e4>)
 80020a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80020a6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80020aa:	617b      	str	r3, [r7, #20]
 80020ac:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80020ae:	4b9b      	ldr	r3, [pc, #620]	@ (800231c <MX_GPIO_Init+0x2e4>)
 80020b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80020b2:	4a9a      	ldr	r2, [pc, #616]	@ (800231c <MX_GPIO_Init+0x2e4>)
 80020b4:	f043 0301 	orr.w	r3, r3, #1
 80020b8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80020ba:	4b98      	ldr	r3, [pc, #608]	@ (800231c <MX_GPIO_Init+0x2e4>)
 80020bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80020be:	f003 0301 	and.w	r3, r3, #1
 80020c2:	613b      	str	r3, [r7, #16]
 80020c4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80020c6:	4b95      	ldr	r3, [pc, #596]	@ (800231c <MX_GPIO_Init+0x2e4>)
 80020c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80020ca:	4a94      	ldr	r2, [pc, #592]	@ (800231c <MX_GPIO_Init+0x2e4>)
 80020cc:	f043 0302 	orr.w	r3, r3, #2
 80020d0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80020d2:	4b92      	ldr	r3, [pc, #584]	@ (800231c <MX_GPIO_Init+0x2e4>)
 80020d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80020d6:	f003 0302 	and.w	r3, r3, #2
 80020da:	60fb      	str	r3, [r7, #12]
 80020dc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80020de:	4b8f      	ldr	r3, [pc, #572]	@ (800231c <MX_GPIO_Init+0x2e4>)
 80020e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80020e2:	4a8e      	ldr	r2, [pc, #568]	@ (800231c <MX_GPIO_Init+0x2e4>)
 80020e4:	f043 0308 	orr.w	r3, r3, #8
 80020e8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80020ea:	4b8c      	ldr	r3, [pc, #560]	@ (800231c <MX_GPIO_Init+0x2e4>)
 80020ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80020ee:	f003 0308 	and.w	r3, r3, #8
 80020f2:	60bb      	str	r3, [r7, #8]
 80020f4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80020f6:	4b89      	ldr	r3, [pc, #548]	@ (800231c <MX_GPIO_Init+0x2e4>)
 80020f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80020fa:	4a88      	ldr	r2, [pc, #544]	@ (800231c <MX_GPIO_Init+0x2e4>)
 80020fc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002100:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002102:	4b86      	ldr	r3, [pc, #536]	@ (800231c <MX_GPIO_Init+0x2e4>)
 8002104:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002106:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800210a:	607b      	str	r3, [r7, #4]
 800210c:	687b      	ldr	r3, [r7, #4]
  HAL_PWREx_EnableVddIO2();
 800210e:	f003 fbe9 	bl	80058e4 <HAL_PWREx_EnableVddIO2>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_14, GPIO_PIN_SET);
 8002112:	2201      	movs	r2, #1
 8002114:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002118:	4881      	ldr	r0, [pc, #516]	@ (8002320 <MX_GPIO_Init+0x2e8>)
 800211a:	f003 faef 	bl	80056fc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_SET);
 800211e:	2201      	movs	r2, #1
 8002120:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002124:	487f      	ldr	r0, [pc, #508]	@ (8002324 <MX_GPIO_Init+0x2ec>)
 8002126:	f003 fae9 	bl	80056fc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_15, GPIO_PIN_RESET);
 800212a:	2200      	movs	r2, #0
 800212c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002130:	487c      	ldr	r0, [pc, #496]	@ (8002324 <MX_GPIO_Init+0x2ec>)
 8002132:	f003 fae3 	bl	80056fc <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE2 PE3 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002136:	230c      	movs	r3, #12
 8002138:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800213a:	2302      	movs	r3, #2
 800213c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800213e:	2300      	movs	r3, #0
 8002140:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002142:	2300      	movs	r3, #0
 8002144:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 8002146:	230d      	movs	r3, #13
 8002148:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800214a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800214e:	4619      	mov	r1, r3
 8002150:	4875      	ldr	r0, [pc, #468]	@ (8002328 <MX_GPIO_Init+0x2f0>)
 8002152:	f003 f941 	bl	80053d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PF0 PF1 PF2 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 8002156:	2307      	movs	r3, #7
 8002158:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800215a:	2312      	movs	r3, #18
 800215c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800215e:	2300      	movs	r3, #0
 8002160:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002162:	2303      	movs	r3, #3
 8002164:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8002166:	2304      	movs	r3, #4
 8002168:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800216a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800216e:	4619      	mov	r1, r3
 8002170:	486b      	ldr	r0, [pc, #428]	@ (8002320 <MX_GPIO_Init+0x2e8>)
 8002172:	f003 f931 	bl	80053d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PF7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8002176:	2380      	movs	r3, #128	@ 0x80
 8002178:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800217a:	2302      	movs	r3, #2
 800217c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800217e:	2300      	movs	r3, #0
 8002180:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002182:	2300      	movs	r3, #0
 8002184:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 8002186:	230d      	movs	r3, #13
 8002188:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800218a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800218e:	4619      	mov	r1, r3
 8002190:	4863      	ldr	r0, [pc, #396]	@ (8002320 <MX_GPIO_Init+0x2e8>)
 8002192:	f003 f921 	bl	80053d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PC1 PC2 PC3
                           PC4 PC5 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8002196:	233f      	movs	r3, #63	@ 0x3f
 8002198:	627b      	str	r3, [r7, #36]	@ 0x24
                          |GPIO_PIN_4|GPIO_PIN_5;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 800219a:	230b      	movs	r3, #11
 800219c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800219e:	2300      	movs	r3, #0
 80021a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80021a2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80021a6:	4619      	mov	r1, r3
 80021a8:	4860      	ldr	r0, [pc, #384]	@ (800232c <MX_GPIO_Init+0x2f4>)
 80021aa:	f003 f915 	bl	80053d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80021ae:	2301      	movs	r3, #1
 80021b0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021b2:	2302      	movs	r3, #2
 80021b4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021b6:	2300      	movs	r3, #0
 80021b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021ba:	2300      	movs	r3, #0
 80021bc:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80021be:	2301      	movs	r3, #1
 80021c0:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021c2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80021c6:	4619      	mov	r1, r3
 80021c8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80021cc:	f003 f904 	bl	80053d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_3;
 80021d0:	230a      	movs	r3, #10
 80021d2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80021d4:	230b      	movs	r3, #11
 80021d6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021d8:	2300      	movs	r3, #0
 80021da:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021dc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80021e0:	4619      	mov	r1, r3
 80021e2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80021e6:	f003 f8f7 	bl	80053d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80021ea:	2301      	movs	r3, #1
 80021ec:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021ee:	2302      	movs	r3, #2
 80021f0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021f2:	2300      	movs	r3, #0
 80021f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021f6:	2300      	movs	r3, #0
 80021f8:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80021fa:	2302      	movs	r3, #2
 80021fc:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80021fe:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002202:	4619      	mov	r1, r3
 8002204:	484a      	ldr	r0, [pc, #296]	@ (8002330 <MX_GPIO_Init+0x2f8>)
 8002206:	f003 f8e7 	bl	80053d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 800220a:	2302      	movs	r3, #2
 800220c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 800220e:	230b      	movs	r3, #11
 8002210:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002212:	2300      	movs	r3, #0
 8002214:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002216:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800221a:	4619      	mov	r1, r3
 800221c:	4844      	ldr	r0, [pc, #272]	@ (8002330 <MX_GPIO_Init+0x2f8>)
 800221e:	f003 f8db 	bl	80053d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB2 PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_6;
 8002222:	2344      	movs	r3, #68	@ 0x44
 8002224:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002226:	2303      	movs	r3, #3
 8002228:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800222a:	2300      	movs	r3, #0
 800222c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800222e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002232:	4619      	mov	r1, r3
 8002234:	483e      	ldr	r0, [pc, #248]	@ (8002330 <MX_GPIO_Init+0x2f8>)
 8002236:	f003 f8cf 	bl	80053d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PF14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 800223a:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800223e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002240:	2301      	movs	r3, #1
 8002242:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002244:	2300      	movs	r3, #0
 8002246:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002248:	2300      	movs	r3, #0
 800224a:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800224c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002250:	4619      	mov	r1, r3
 8002252:	4833      	ldr	r0, [pc, #204]	@ (8002320 <MX_GPIO_Init+0x2e8>)
 8002254:	f003 f8c0 	bl	80053d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PF15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8002258:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800225c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800225e:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8002262:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002264:	2300      	movs	r3, #0
 8002266:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002268:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800226c:	4619      	mov	r1, r3
 800226e:	482c      	ldr	r0, [pc, #176]	@ (8002320 <MX_GPIO_Init+0x2e8>)
 8002270:	f003 f8b2 	bl	80053d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PE7 PE8 PE9 PE10
                           PE11 PE12 PE13 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 8002274:	f44f 537e 	mov.w	r3, #16256	@ 0x3f80
 8002278:	627b      	str	r3, [r7, #36]	@ 0x24
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800227a:	2302      	movs	r3, #2
 800227c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800227e:	2300      	movs	r3, #0
 8002280:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002282:	2300      	movs	r3, #0
 8002284:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002286:	2301      	movs	r3, #1
 8002288:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800228a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800228e:	4619      	mov	r1, r3
 8002290:	4825      	ldr	r0, [pc, #148]	@ (8002328 <MX_GPIO_Init+0x2f0>)
 8002292:	f003 f8a1 	bl	80053d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PE14 PE15 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8002296:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 800229a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800229c:	2302      	movs	r3, #2
 800229e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022a0:	2300      	movs	r3, #0
 80022a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022a4:	2300      	movs	r3, #0
 80022a6:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF3_TIM1_COMP1;
 80022a8:	2303      	movs	r3, #3
 80022aa:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80022ac:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80022b0:	4619      	mov	r1, r3
 80022b2:	481d      	ldr	r0, [pc, #116]	@ (8002328 <MX_GPIO_Init+0x2f0>)
 80022b4:	f003 f890 	bl	80053d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 80022b8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80022bc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022be:	2302      	movs	r3, #2
 80022c0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022c2:	2300      	movs	r3, #0
 80022c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022c6:	2300      	movs	r3, #0
 80022c8:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80022ca:	2301      	movs	r3, #1
 80022cc:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80022ce:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80022d2:	4619      	mov	r1, r3
 80022d4:	4816      	ldr	r0, [pc, #88]	@ (8002330 <MX_GPIO_Init+0x2f8>)
 80022d6:	f003 f87f 	bl	80053d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB12 PB13 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_15;
 80022da:	f44f 4330 	mov.w	r3, #45056	@ 0xb000
 80022de:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022e0:	2302      	movs	r3, #2
 80022e2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022e4:	2300      	movs	r3, #0
 80022e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022e8:	2300      	movs	r3, #0
 80022ea:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI2;
 80022ec:	230d      	movs	r3, #13
 80022ee:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80022f0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80022f4:	4619      	mov	r1, r3
 80022f6:	480e      	ldr	r0, [pc, #56]	@ (8002330 <MX_GPIO_Init+0x2f8>)
 80022f8:	f003 f86e 	bl	80053d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 80022fc:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002300:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002302:	2302      	movs	r3, #2
 8002304:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002306:	2300      	movs	r3, #0
 8002308:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800230a:	2300      	movs	r3, #0
 800230c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF14_TIM15;
 800230e:	230e      	movs	r3, #14
 8002310:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002312:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002316:	4619      	mov	r1, r3
 8002318:	e00c      	b.n	8002334 <MX_GPIO_Init+0x2fc>
 800231a:	bf00      	nop
 800231c:	40021000 	.word	0x40021000
 8002320:	48001400 	.word	0x48001400
 8002324:	48000c00 	.word	0x48000c00
 8002328:	48001000 	.word	0x48001000
 800232c:	48000800 	.word	0x48000800
 8002330:	48000400 	.word	0x48000400
 8002334:	4878      	ldr	r0, [pc, #480]	@ (8002518 <MX_GPIO_Init+0x4e0>)
 8002336:	f003 f84f 	bl	80053d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD8 PD9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800233a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800233e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002340:	2302      	movs	r3, #2
 8002342:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002344:	2300      	movs	r3, #0
 8002346:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002348:	2303      	movs	r3, #3
 800234a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800234c:	2307      	movs	r3, #7
 800234e:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002350:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002354:	4619      	mov	r1, r3
 8002356:	4871      	ldr	r0, [pc, #452]	@ (800251c <MX_GPIO_Init+0x4e4>)
 8002358:	f003 f83e 	bl	80053d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD14 PD15 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 800235c:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8002360:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002362:	2301      	movs	r3, #1
 8002364:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002366:	2300      	movs	r3, #0
 8002368:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800236a:	2302      	movs	r3, #2
 800236c:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800236e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002372:	4619      	mov	r1, r3
 8002374:	4869      	ldr	r0, [pc, #420]	@ (800251c <MX_GPIO_Init+0x4e4>)
 8002376:	f003 f82f 	bl	80053d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 800237a:	2340      	movs	r3, #64	@ 0x40
 800237c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800237e:	2302      	movs	r3, #2
 8002380:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002382:	2300      	movs	r3, #0
 8002384:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002386:	2300      	movs	r3, #0
 8002388:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI2;
 800238a:	230d      	movs	r3, #13
 800238c:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800238e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002392:	4619      	mov	r1, r3
 8002394:	4862      	ldr	r0, [pc, #392]	@ (8002520 <MX_GPIO_Init+0x4e8>)
 8002396:	f003 f81f 	bl	80053d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 800239a:	2380      	movs	r3, #128	@ 0x80
 800239c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800239e:	2302      	movs	r3, #2
 80023a0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023a2:	2300      	movs	r3, #0
 80023a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023a6:	2300      	movs	r3, #0
 80023a8:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80023aa:	2302      	movs	r3, #2
 80023ac:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80023ae:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80023b2:	4619      	mov	r1, r3
 80023b4:	485a      	ldr	r0, [pc, #360]	@ (8002520 <MX_GPIO_Init+0x4e8>)
 80023b6:	f003 f80f 	bl	80053d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC8 PC9 PC10 PC11
                           PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 80023ba:	f44f 53f8 	mov.w	r3, #7936	@ 0x1f00
 80023be:	627b      	str	r3, [r7, #36]	@ 0x24
                          |GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023c0:	2302      	movs	r3, #2
 80023c2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023c4:	2300      	movs	r3, #0
 80023c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80023c8:	2303      	movs	r3, #3
 80023ca:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 80023cc:	230c      	movs	r3, #12
 80023ce:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80023d0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80023d4:	4619      	mov	r1, r3
 80023d6:	4852      	ldr	r0, [pc, #328]	@ (8002520 <MX_GPIO_Init+0x4e8>)
 80023d8:	f002 fffe 	bl	80053d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_10;
 80023dc:	f44f 63a0 	mov.w	r3, #1280	@ 0x500
 80023e0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023e2:	2302      	movs	r3, #2
 80023e4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023e6:	2300      	movs	r3, #0
 80023e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80023ea:	2303      	movs	r3, #3
 80023ec:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80023ee:	230a      	movs	r3, #10
 80023f0:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023f2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80023f6:	4619      	mov	r1, r3
 80023f8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80023fc:	f002 ffec 	bl	80053d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002400:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002404:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002406:	2300      	movs	r3, #0
 8002408:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800240a:	2300      	movs	r3, #0
 800240c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800240e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002412:	4619      	mov	r1, r3
 8002414:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002418:	f002 ffde 	bl	80053d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 800241c:	2301      	movs	r3, #1
 800241e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002420:	2302      	movs	r3, #2
 8002422:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002424:	2300      	movs	r3, #0
 8002426:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002428:	2303      	movs	r3, #3
 800242a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 800242c:	2309      	movs	r3, #9
 800242e:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002430:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002434:	4619      	mov	r1, r3
 8002436:	4839      	ldr	r0, [pc, #228]	@ (800251c <MX_GPIO_Init+0x4e4>)
 8002438:	f002 ffce 	bl	80053d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 800243c:	2304      	movs	r3, #4
 800243e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002440:	2302      	movs	r3, #2
 8002442:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002444:	2300      	movs	r3, #0
 8002446:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002448:	2303      	movs	r3, #3
 800244a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 800244c:	230c      	movs	r3, #12
 800244e:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002450:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002454:	4619      	mov	r1, r3
 8002456:	4831      	ldr	r0, [pc, #196]	@ (800251c <MX_GPIO_Init+0x4e4>)
 8002458:	f002 ffbe 	bl	80053d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD3 PD4 PD5 PD6 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 800245c:	2378      	movs	r3, #120	@ 0x78
 800245e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002460:	2302      	movs	r3, #2
 8002462:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002464:	2300      	movs	r3, #0
 8002466:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002468:	2303      	movs	r3, #3
 800246a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800246c:	2307      	movs	r3, #7
 800246e:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002470:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002474:	4619      	mov	r1, r3
 8002476:	4829      	ldr	r0, [pc, #164]	@ (800251c <MX_GPIO_Init+0x4e4>)
 8002478:	f002 ffae 	bl	80053d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB3 PB4 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 800247c:	2338      	movs	r3, #56	@ 0x38
 800247e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002480:	2302      	movs	r3, #2
 8002482:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002484:	2300      	movs	r3, #0
 8002486:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002488:	2303      	movs	r3, #3
 800248a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800248c:	2306      	movs	r3, #6
 800248e:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002490:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002494:	4619      	mov	r1, r3
 8002496:	4820      	ldr	r0, [pc, #128]	@ (8002518 <MX_GPIO_Init+0x4e0>)
 8002498:	f002 ff9e 	bl	80053d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800249c:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80024a0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80024a2:	2312      	movs	r3, #18
 80024a4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024a6:	2300      	movs	r3, #0
 80024a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80024aa:	2303      	movs	r3, #3
 80024ac:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80024ae:	2304      	movs	r3, #4
 80024b0:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80024b2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80024b6:	4619      	mov	r1, r3
 80024b8:	4817      	ldr	r0, [pc, #92]	@ (8002518 <MX_GPIO_Init+0x4e0>)
 80024ba:	f002 ff8d 	bl	80053d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80024be:	2301      	movs	r3, #1
 80024c0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024c2:	2302      	movs	r3, #2
 80024c4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024c6:	2300      	movs	r3, #0
 80024c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024ca:	2300      	movs	r3, #0
 80024cc:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80024ce:	2302      	movs	r3, #2
 80024d0:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80024d2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80024d6:	4619      	mov	r1, r3
 80024d8:	4812      	ldr	r0, [pc, #72]	@ (8002524 <MX_GPIO_Init+0x4ec>)
 80024da:	f002 ff7d 	bl	80053d8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80024de:	2200      	movs	r2, #0
 80024e0:	2100      	movs	r1, #0
 80024e2:	2028      	movs	r0, #40	@ 0x28
 80024e4:	f002 ff41 	bl	800536a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80024e8:	2028      	movs	r0, #40	@ 0x28
 80024ea:	f002 ff5a 	bl	80053a2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN MX_GPIO_Init_2 */


  // MARK- my code
  // configure PA5/6/7 for SPI
  GPIO_InitStruct.Pin = GPIO_PIN_5 | GPIO_PIN_6 | GPIO_PIN_7;
 80024ee:	23e0      	movs	r3, #224	@ 0xe0
 80024f0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024f2:	2302      	movs	r3, #2
 80024f4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024f6:	2300      	movs	r3, #0
 80024f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80024fa:	2303      	movs	r3, #3
 80024fc:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80024fe:	2305      	movs	r3, #5
 8002500:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002502:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002506:	4619      	mov	r1, r3
 8002508:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800250c:	f002 ff64 	bl	80053d8 <HAL_GPIO_Init>
  /* USER CODE END MX_GPIO_Init_2 */
}
 8002510:	bf00      	nop
 8002512:	3738      	adds	r7, #56	@ 0x38
 8002514:	46bd      	mov	sp, r7
 8002516:	bd80      	pop	{r7, pc}
 8002518:	48000400 	.word	0x48000400
 800251c:	48000c00 	.word	0x48000c00
 8002520:	48000800 	.word	0x48000800
 8002524:	48001000 	.word	0x48001000

08002528 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002528:	b480      	push	{r7}
 800252a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800252c:	b672      	cpsid	i
}
 800252e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002530:	bf00      	nop
 8002532:	e7fd      	b.n	8002530 <Error_Handler+0x8>

08002534 <wizchip_select>:
extern UART_HandleTypeDef hlpuart1;

/* ===== SPI  W5500 glue (single and burst I/O, CS) ===== */

static inline void wizchip_select(void)
{
 8002534:	b580      	push	{r7, lr}
 8002536:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(W5500_CS_GPIO_Port, W5500_CS_Pin, GPIO_PIN_RESET);
 8002538:	2200      	movs	r2, #0
 800253a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800253e:	4802      	ldr	r0, [pc, #8]	@ (8002548 <wizchip_select+0x14>)
 8002540:	f003 f8dc 	bl	80056fc <HAL_GPIO_WritePin>
}
 8002544:	bf00      	nop
 8002546:	bd80      	pop	{r7, pc}
 8002548:	48000c00 	.word	0x48000c00

0800254c <wizchip_deselect>:

static inline void wizchip_deselect(void)
{
 800254c:	b580      	push	{r7, lr}
 800254e:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(W5500_CS_GPIO_Port, W5500_CS_Pin, GPIO_PIN_SET);
 8002550:	2201      	movs	r2, #1
 8002552:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002556:	4802      	ldr	r0, [pc, #8]	@ (8002560 <wizchip_deselect+0x14>)
 8002558:	f003 f8d0 	bl	80056fc <HAL_GPIO_WritePin>
}
 800255c:	bf00      	nop
 800255e:	bd80      	pop	{r7, pc}
 8002560:	48000c00 	.word	0x48000c00

08002564 <wizchip_read>:

static uint8_t wizchip_read(void)
{
 8002564:	b580      	push	{r7, lr}
 8002566:	b084      	sub	sp, #16
 8002568:	af02      	add	r7, sp, #8
  uint8_t tx = 0xFF, rx = 0x00;
 800256a:	23ff      	movs	r3, #255	@ 0xff
 800256c:	71fb      	strb	r3, [r7, #7]
 800256e:	2300      	movs	r3, #0
 8002570:	71bb      	strb	r3, [r7, #6]
  HAL_SPI_TransmitReceive(&hspi1, &tx, &rx, 1, HAL_MAX_DELAY);
 8002572:	1dba      	adds	r2, r7, #6
 8002574:	1df9      	adds	r1, r7, #7
 8002576:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800257a:	9300      	str	r3, [sp, #0]
 800257c:	2301      	movs	r3, #1
 800257e:	4804      	ldr	r0, [pc, #16]	@ (8002590 <wizchip_read+0x2c>)
 8002580:	f005 f901 	bl	8007786 <HAL_SPI_TransmitReceive>
  return rx;
 8002584:	79bb      	ldrb	r3, [r7, #6]
}
 8002586:	4618      	mov	r0, r3
 8002588:	3708      	adds	r7, #8
 800258a:	46bd      	mov	sp, r7
 800258c:	bd80      	pop	{r7, pc}
 800258e:	bf00      	nop
 8002590:	200401b4 	.word	0x200401b4

08002594 <wizchip_write>:

static void wizchip_write(uint8_t wb)
{
 8002594:	b580      	push	{r7, lr}
 8002596:	b086      	sub	sp, #24
 8002598:	af02      	add	r7, sp, #8
 800259a:	4603      	mov	r3, r0
 800259c:	71fb      	strb	r3, [r7, #7]
  uint8_t dummy;
  HAL_SPI_TransmitReceive(&hspi1, &wb, &dummy, 1, HAL_MAX_DELAY);
 800259e:	f107 020f 	add.w	r2, r7, #15
 80025a2:	1df9      	adds	r1, r7, #7
 80025a4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80025a8:	9300      	str	r3, [sp, #0]
 80025aa:	2301      	movs	r3, #1
 80025ac:	4803      	ldr	r0, [pc, #12]	@ (80025bc <wizchip_write+0x28>)
 80025ae:	f005 f8ea 	bl	8007786 <HAL_SPI_TransmitReceive>
}
 80025b2:	bf00      	nop
 80025b4:	3710      	adds	r7, #16
 80025b6:	46bd      	mov	sp, r7
 80025b8:	bd80      	pop	{r7, pc}
 80025ba:	bf00      	nop
 80025bc:	200401b4 	.word	0x200401b4

080025c0 <wizchip_readburst>:

static void wizchip_readburst(uint8_t *pBuf, uint16_t len)
{
 80025c0:	b580      	push	{r7, lr}
 80025c2:	b082      	sub	sp, #8
 80025c4:	af00      	add	r7, sp, #0
 80025c6:	6078      	str	r0, [r7, #4]
 80025c8:	460b      	mov	r3, r1
 80025ca:	807b      	strh	r3, [r7, #2]
  HAL_SPI_Receive(&hspi1, pBuf, len, HAL_MAX_DELAY);
 80025cc:	887a      	ldrh	r2, [r7, #2]
 80025ce:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80025d2:	6879      	ldr	r1, [r7, #4]
 80025d4:	4803      	ldr	r0, [pc, #12]	@ (80025e4 <wizchip_readburst+0x24>)
 80025d6:	f004 ff9e 	bl	8007516 <HAL_SPI_Receive>
}
 80025da:	bf00      	nop
 80025dc:	3708      	adds	r7, #8
 80025de:	46bd      	mov	sp, r7
 80025e0:	bd80      	pop	{r7, pc}
 80025e2:	bf00      	nop
 80025e4:	200401b4 	.word	0x200401b4

080025e8 <wizchip_writeburst>:

static void wizchip_writeburst(uint8_t *pBuf, uint16_t len)
{
 80025e8:	b580      	push	{r7, lr}
 80025ea:	b082      	sub	sp, #8
 80025ec:	af00      	add	r7, sp, #0
 80025ee:	6078      	str	r0, [r7, #4]
 80025f0:	460b      	mov	r3, r1
 80025f2:	807b      	strh	r3, [r7, #2]
  HAL_SPI_Transmit(&hspi1, pBuf, len, HAL_MAX_DELAY);
 80025f4:	887a      	ldrh	r2, [r7, #2]
 80025f6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80025fa:	6879      	ldr	r1, [r7, #4]
 80025fc:	4803      	ldr	r0, [pc, #12]	@ (800260c <wizchip_writeburst+0x24>)
 80025fe:	f004 fe14 	bl	800722a <HAL_SPI_Transmit>
}
 8002602:	bf00      	nop
 8002604:	3708      	adds	r7, #8
 8002606:	46bd      	mov	sp, r7
 8002608:	bd80      	pop	{r7, pc}
 800260a:	bf00      	nop
 800260c:	200401b4 	.word	0x200401b4

08002610 <wizchip_hw_reset>:

static void wizchip_hw_reset(void)
{
 8002610:	b580      	push	{r7, lr}
 8002612:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(W5500_RST_GPIO_Port, W5500_RST_Pin, GPIO_PIN_RESET);
 8002614:	2200      	movs	r2, #0
 8002616:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800261a:	4808      	ldr	r0, [pc, #32]	@ (800263c <wizchip_hw_reset+0x2c>)
 800261c:	f003 f86e 	bl	80056fc <HAL_GPIO_WritePin>
  HAL_Delay(2);   // >= 500 us
 8002620:	2002      	movs	r0, #2
 8002622:	f002 fda3 	bl	800516c <HAL_Delay>
  HAL_GPIO_WritePin(W5500_RST_GPIO_Port, W5500_RST_Pin, GPIO_PIN_SET);
 8002626:	2201      	movs	r2, #1
 8002628:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800262c:	4803      	ldr	r0, [pc, #12]	@ (800263c <wizchip_hw_reset+0x2c>)
 800262e:	f003 f865 	bl	80056fc <HAL_GPIO_WritePin>
  HAL_Delay(50);  // allow PLL/PHY settle
 8002632:	2032      	movs	r0, #50	@ 0x32
 8002634:	f002 fd9a 	bl	800516c <HAL_Delay>
}
 8002638:	bf00      	nop
 800263a:	bd80      	pop	{r7, pc}
 800263c:	48000c00 	.word	0x48000c00

08002640 <w5500_chip_init>:

/* ===== Basic bring-up ===== */

int w5500_chip_init(void)
{
 8002640:	b590      	push	{r4, r7, lr}
 8002642:	b085      	sub	sp, #20
 8002644:	af00      	add	r7, sp, #0
  uint8_t memsize[2][8] = {
 8002646:	4b1b      	ldr	r3, [pc, #108]	@ (80026b4 <w5500_chip_init+0x74>)
 8002648:	463c      	mov	r4, r7
 800264a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800264c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    /*   S0 S1 S2 S3 S4 S5 S6 S7  */
    {2,  2,  2,  2,  2,  2,  2,  2},  /* TX: 2 KB per socket */
    {2,  2,  2,  2,  2,  2,  2,  2}   /* RX: 2 KB per socket */
  };

  wizchip_hw_reset();
 8002650:	f7ff ffde 	bl	8002610 <wizchip_hw_reset>

  /* Register SPI/CS callbacks */
  reg_wizchip_cs_cbfunc(wizchip_select, wizchip_deselect);
 8002654:	4918      	ldr	r1, [pc, #96]	@ (80026b8 <w5500_chip_init+0x78>)
 8002656:	4819      	ldr	r0, [pc, #100]	@ (80026bc <w5500_chip_init+0x7c>)
 8002658:	f001 ff7a 	bl	8004550 <reg_wizchip_cs_cbfunc>
  reg_wizchip_spi_cbfunc(wizchip_read, wizchip_write);
 800265c:	4918      	ldr	r1, [pc, #96]	@ (80026c0 <w5500_chip_init+0x80>)
 800265e:	4819      	ldr	r0, [pc, #100]	@ (80026c4 <w5500_chip_init+0x84>)
 8002660:	f001 ff9c 	bl	800459c <reg_wizchip_spi_cbfunc>
  reg_wizchip_spiburst_cbfunc(wizchip_readburst, wizchip_writeburst);
 8002664:	4918      	ldr	r1, [pc, #96]	@ (80026c8 <w5500_chip_init+0x88>)
 8002666:	4819      	ldr	r0, [pc, #100]	@ (80026cc <w5500_chip_init+0x8c>)
 8002668:	f001 ffc4 	bl	80045f4 <reg_wizchip_spiburst_cbfunc>

  /* Initialize internal buffers */
  if (ctlwizchip(CW_INIT_WIZCHIP, (void*)memsize) != RET_OK) {
 800266c:	463b      	mov	r3, r7
 800266e:	4619      	mov	r1, r3
 8002670:	2004      	movs	r0, #4
 8002672:	f001 ffeb 	bl	800464c <ctlwizchip>
 8002676:	4603      	mov	r3, r0
 8002678:	2b00      	cmp	r3, #0
 800267a:	d005      	beq.n	8002688 <w5500_chip_init+0x48>
    printf("CW_INIT_WIZCHIP failed\r\n");
 800267c:	4814      	ldr	r0, [pc, #80]	@ (80026d0 <w5500_chip_init+0x90>)
 800267e:	f006 fc83 	bl	8008f88 <puts>
    return -1;
 8002682:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002686:	e010      	b.n	80026aa <w5500_chip_init+0x6a>
  }

  /* Optional: verify the chip version register (0x39) is 0x04. */
  if (getVERSIONR() != 0x04) {
 8002688:	f44f 5064 	mov.w	r0, #14592	@ 0x3900
 800268c:	f001 fbee 	bl	8003e6c <WIZCHIP_READ>
 8002690:	4603      	mov	r3, r0
 8002692:	2b04      	cmp	r3, #4
 8002694:	d008      	beq.n	80026a8 <w5500_chip_init+0x68>
    printf("Unexpected W5500 VERSIONR: 0x%02X\r\n", getVERSIONR());
 8002696:	f44f 5064 	mov.w	r0, #14592	@ 0x3900
 800269a:	f001 fbe7 	bl	8003e6c <WIZCHIP_READ>
 800269e:	4603      	mov	r3, r0
 80026a0:	4619      	mov	r1, r3
 80026a2:	480c      	ldr	r0, [pc, #48]	@ (80026d4 <w5500_chip_init+0x94>)
 80026a4:	f006 fc08 	bl	8008eb8 <iprintf>
    /* Not fatal, but worth noting */
  }

  return 0;
 80026a8:	2300      	movs	r3, #0
}
 80026aa:	4618      	mov	r0, r3
 80026ac:	3714      	adds	r7, #20
 80026ae:	46bd      	mov	sp, r7
 80026b0:	bd90      	pop	{r4, r7, pc}
 80026b2:	bf00      	nop
 80026b4:	08009d00 	.word	0x08009d00
 80026b8:	0800254d 	.word	0x0800254d
 80026bc:	08002535 	.word	0x08002535
 80026c0:	08002595 	.word	0x08002595
 80026c4:	08002565 	.word	0x08002565
 80026c8:	080025e9 	.word	0x080025e9
 80026cc:	080025c1 	.word	0x080025c1
 80026d0:	08009cc4 	.word	0x08009cc4
 80026d4:	08009cdc 	.word	0x08009cdc

080026d8 <net_print_info>:
  .dns  = {8,8,8,8},
  .dhcp = NETINFO_STATIC
};

void net_print_info(void)
{
 80026d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80026dc:	b0a0      	sub	sp, #128	@ 0x80
 80026de:	af10      	add	r7, sp, #64	@ 0x40
  wiz_NetInfo cur;
  ctlnetwork(CN_GET_NETINFO, &cur);
 80026e0:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80026e4:	4619      	mov	r1, r3
 80026e6:	2001      	movs	r0, #1
 80026e8:	f002 f8a0 	bl	800482c <ctlnetwork>
  printf("MAC %02X:%02X:%02X:%02X:%02X:%02X  "
         "IP %d.%d.%d.%d  GW %d.%d.%d.%d  SN %d.%d.%d.%d  %s\r\n",
         cur.mac[0],cur.mac[1],cur.mac[2],cur.mac[3],cur.mac[4],cur.mac[5],
 80026ec:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
  printf("MAC %02X:%02X:%02X:%02X:%02X:%02X  "
 80026f0:	469c      	mov	ip, r3
         cur.mac[0],cur.mac[1],cur.mac[2],cur.mac[3],cur.mac[4],cur.mac[5],
 80026f2:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
  printf("MAC %02X:%02X:%02X:%02X:%02X:%02X  "
 80026f6:	469e      	mov	lr, r3
         cur.mac[0],cur.mac[1],cur.mac[2],cur.mac[3],cur.mac[4],cur.mac[5],
 80026f8:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
  printf("MAC %02X:%02X:%02X:%02X:%02X:%02X  "
 80026fc:	4698      	mov	r8, r3
         cur.mac[0],cur.mac[1],cur.mac[2],cur.mac[3],cur.mac[4],cur.mac[5],
 80026fe:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
  printf("MAC %02X:%02X:%02X:%02X:%02X:%02X  "
 8002702:	461e      	mov	r6, r3
         cur.mac[0],cur.mac[1],cur.mac[2],cur.mac[3],cur.mac[4],cur.mac[5],
 8002704:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
  printf("MAC %02X:%02X:%02X:%02X:%02X:%02X  "
 8002708:	627b      	str	r3, [r7, #36]	@ 0x24
         cur.mac[0],cur.mac[1],cur.mac[2],cur.mac[3],cur.mac[4],cur.mac[5],
 800270a:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
  printf("MAC %02X:%02X:%02X:%02X:%02X:%02X  "
 800270e:	623b      	str	r3, [r7, #32]
         cur.ip[0],cur.ip[1],cur.ip[2],cur.ip[3],
 8002710:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
  printf("MAC %02X:%02X:%02X:%02X:%02X:%02X  "
 8002714:	61fb      	str	r3, [r7, #28]
         cur.ip[0],cur.ip[1],cur.ip[2],cur.ip[3],
 8002716:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
  printf("MAC %02X:%02X:%02X:%02X:%02X:%02X  "
 800271a:	61bb      	str	r3, [r7, #24]
         cur.ip[0],cur.ip[1],cur.ip[2],cur.ip[3],
 800271c:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
  printf("MAC %02X:%02X:%02X:%02X:%02X:%02X  "
 8002720:	617b      	str	r3, [r7, #20]
         cur.ip[0],cur.ip[1],cur.ip[2],cur.ip[3],
 8002722:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
  printf("MAC %02X:%02X:%02X:%02X:%02X:%02X  "
 8002726:	613b      	str	r3, [r7, #16]
         cur.gw[0],cur.gw[1],cur.gw[2],cur.gw[3],
 8002728:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
  printf("MAC %02X:%02X:%02X:%02X:%02X:%02X  "
 800272c:	60fb      	str	r3, [r7, #12]
         cur.gw[0],cur.gw[1],cur.gw[2],cur.gw[3],
 800272e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
  printf("MAC %02X:%02X:%02X:%02X:%02X:%02X  "
 8002732:	60bb      	str	r3, [r7, #8]
         cur.gw[0],cur.gw[1],cur.gw[2],cur.gw[3],
 8002734:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
  printf("MAC %02X:%02X:%02X:%02X:%02X:%02X  "
 8002738:	607b      	str	r3, [r7, #4]
         cur.gw[0],cur.gw[1],cur.gw[2],cur.gw[3],
 800273a:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
  printf("MAC %02X:%02X:%02X:%02X:%02X:%02X  "
 800273e:	461d      	mov	r5, r3
         cur.sn[0],cur.sn[1],cur.sn[2],cur.sn[3],
 8002740:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
  printf("MAC %02X:%02X:%02X:%02X:%02X:%02X  "
 8002744:	461c      	mov	r4, r3
         cur.sn[0],cur.sn[1],cur.sn[2],cur.sn[3],
 8002746:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
  printf("MAC %02X:%02X:%02X:%02X:%02X:%02X  "
 800274a:	4618      	mov	r0, r3
         cur.sn[0],cur.sn[1],cur.sn[2],cur.sn[3],
 800274c:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
  printf("MAC %02X:%02X:%02X:%02X:%02X:%02X  "
 8002750:	4619      	mov	r1, r3
         cur.sn[0],cur.sn[1],cur.sn[2],cur.sn[3],
 8002752:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
  printf("MAC %02X:%02X:%02X:%02X:%02X:%02X  "
 8002756:	461a      	mov	r2, r3
         (cur.dhcp==NETINFO_DHCP) ? "DHCP" : "STATIC");
 8002758:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
  printf("MAC %02X:%02X:%02X:%02X:%02X:%02X  "
 800275c:	2b02      	cmp	r3, #2
 800275e:	d101      	bne.n	8002764 <net_print_info+0x8c>
 8002760:	4b13      	ldr	r3, [pc, #76]	@ (80027b0 <net_print_info+0xd8>)
 8002762:	e000      	b.n	8002766 <net_print_info+0x8e>
 8002764:	4b13      	ldr	r3, [pc, #76]	@ (80027b4 <net_print_info+0xdc>)
 8002766:	930f      	str	r3, [sp, #60]	@ 0x3c
 8002768:	920e      	str	r2, [sp, #56]	@ 0x38
 800276a:	910d      	str	r1, [sp, #52]	@ 0x34
 800276c:	900c      	str	r0, [sp, #48]	@ 0x30
 800276e:	940b      	str	r4, [sp, #44]	@ 0x2c
 8002770:	950a      	str	r5, [sp, #40]	@ 0x28
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	9309      	str	r3, [sp, #36]	@ 0x24
 8002776:	68bb      	ldr	r3, [r7, #8]
 8002778:	9308      	str	r3, [sp, #32]
 800277a:	68fb      	ldr	r3, [r7, #12]
 800277c:	9307      	str	r3, [sp, #28]
 800277e:	693b      	ldr	r3, [r7, #16]
 8002780:	9306      	str	r3, [sp, #24]
 8002782:	697b      	ldr	r3, [r7, #20]
 8002784:	9305      	str	r3, [sp, #20]
 8002786:	69bb      	ldr	r3, [r7, #24]
 8002788:	9304      	str	r3, [sp, #16]
 800278a:	69fb      	ldr	r3, [r7, #28]
 800278c:	9303      	str	r3, [sp, #12]
 800278e:	6a3b      	ldr	r3, [r7, #32]
 8002790:	9302      	str	r3, [sp, #8]
 8002792:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002794:	9301      	str	r3, [sp, #4]
 8002796:	9600      	str	r6, [sp, #0]
 8002798:	4643      	mov	r3, r8
 800279a:	4672      	mov	r2, lr
 800279c:	4661      	mov	r1, ip
 800279e:	4806      	ldr	r0, [pc, #24]	@ (80027b8 <net_print_info+0xe0>)
 80027a0:	f006 fb8a 	bl	8008eb8 <iprintf>
}
 80027a4:	bf00      	nop
 80027a6:	3740      	adds	r7, #64	@ 0x40
 80027a8:	46bd      	mov	sp, r7
 80027aa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80027ae:	bf00      	nop
 80027b0:	08009d10 	.word	0x08009d10
 80027b4:	08009d18 	.word	0x08009d18
 80027b8:	08009d20 	.word	0x08009d20

080027bc <dhcp_tick_if_needed>:

/* DHCP_time_handler() must be called periodically (1 s) */
static inline void dhcp_tick_if_needed(uint32_t *last_ms)
{
 80027bc:	b580      	push	{r7, lr}
 80027be:	b084      	sub	sp, #16
 80027c0:	af00      	add	r7, sp, #0
 80027c2:	6078      	str	r0, [r7, #4]
  uint32_t now = HAL_GetTick();
 80027c4:	f002 fcc6 	bl	8005154 <HAL_GetTick>
 80027c8:	60f8      	str	r0, [r7, #12]
  if (now - *last_ms >= 1000U) {
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	68fa      	ldr	r2, [r7, #12]
 80027d0:	1ad3      	subs	r3, r2, r3
 80027d2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80027d6:	d307      	bcc.n	80027e8 <dhcp_tick_if_needed+0x2c>
    DHCP_time_handler();
 80027d8:	f7ff fa56 	bl	8001c88 <DHCP_time_handler>
    *last_ms += 1000U;
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	f503 727a 	add.w	r2, r3, #1000	@ 0x3e8
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	601a      	str	r2, [r3, #0]
  }
}
 80027e8:	bf00      	nop
 80027ea:	3710      	adds	r7, #16
 80027ec:	46bd      	mov	sp, r7
 80027ee:	bd80      	pop	{r7, pc}

080027f0 <ethernet_start>:

void ethernet_start(void)
{
 80027f0:	b580      	push	{r7, lr}
 80027f2:	b084      	sub	sp, #16
 80027f4:	af00      	add	r7, sp, #0
  if (w5500_chip_init() != 0) {
 80027f6:	f7ff ff23 	bl	8002640 <w5500_chip_init>
 80027fa:	4603      	mov	r3, r0
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d003      	beq.n	8002808 <ethernet_start+0x18>
    printf("wizchip init failed\r\n");
 8002800:	4827      	ldr	r0, [pc, #156]	@ (80028a0 <ethernet_start+0xb0>)
 8002802:	f006 fbc1 	bl	8008f88 <puts>
 8002806:	e048      	b.n	800289a <ethernet_start+0xaa>
    return;
  }

  /* Set initial network info (at least MAC) */
  ctlnetwork(CN_SET_NETINFO, &g_netinfo);
 8002808:	4926      	ldr	r1, [pc, #152]	@ (80028a4 <ethernet_start+0xb4>)
 800280a:	2000      	movs	r0, #0
 800280c:	f002 f80e 	bl	800482c <ctlnetwork>

  /* Try DHCP on socket 0 */
  printf("DHCP...\r\n");
 8002810:	4825      	ldr	r0, [pc, #148]	@ (80028a8 <ethernet_start+0xb8>)
 8002812:	f006 fbb9 	bl	8008f88 <puts>
  DHCP_init(0, dhcp_workbuf);
 8002816:	4925      	ldr	r1, [pc, #148]	@ (80028ac <ethernet_start+0xbc>)
 8002818:	2000      	movs	r0, #0
 800281a:	f7ff f98b 	bl	8001b34 <DHCP_init>

  uint32_t start = HAL_GetTick();
 800281e:	f002 fc99 	bl	8005154 <HAL_GetTick>
 8002822:	60b8      	str	r0, [r7, #8]
  uint32_t last_tick = start;
 8002824:	68bb      	ldr	r3, [r7, #8]
 8002826:	607b      	str	r3, [r7, #4]
  int leased = 0;
 8002828:	2300      	movs	r3, #0
 800282a:	60fb      	str	r3, [r7, #12]

  while ((HAL_GetTick() - start) < 15000U) {   /* 15 s window */
 800282c:	e01b      	b.n	8002866 <ethernet_start+0x76>
    dhcp_tick_if_needed(&last_tick);
 800282e:	1d3b      	adds	r3, r7, #4
 8002830:	4618      	mov	r0, r3
 8002832:	f7ff ffc3 	bl	80027bc <dhcp_tick_if_needed>

    switch (DHCP_run()) {
 8002836:	f7fe ffc5 	bl	80017c4 <DHCP_run>
 800283a:	4603      	mov	r3, r0
 800283c:	2b05      	cmp	r3, #5
 800283e:	d008      	beq.n	8002852 <ethernet_start+0x62>
 8002840:	2b05      	cmp	r3, #5
 8002842:	dc09      	bgt.n	8002858 <ethernet_start+0x68>
 8002844:	2b00      	cmp	r3, #0
 8002846:	d004      	beq.n	8002852 <ethernet_start+0x62>
 8002848:	2b04      	cmp	r3, #4
 800284a:	d105      	bne.n	8002858 <ethernet_start+0x68>
      case DHCP_IP_LEASED:
        leased = 1;
 800284c:	2301      	movs	r3, #1
 800284e:	60fb      	str	r3, [r7, #12]
        break;
 8002850:	e003      	b.n	800285a <ethernet_start+0x6a>
      case DHCP_FAILED:
      case DHCP_STOPPED:
        leased = 0;
 8002852:	2300      	movs	r3, #0
 8002854:	60fb      	str	r3, [r7, #12]
        break;
 8002856:	e000      	b.n	800285a <ethernet_start+0x6a>
      default:
        break;
 8002858:	bf00      	nop
    }

    if (leased) break;
 800285a:	68fb      	ldr	r3, [r7, #12]
 800285c:	2b00      	cmp	r3, #0
 800285e:	d10c      	bne.n	800287a <ethernet_start+0x8a>
    HAL_Delay(50);
 8002860:	2032      	movs	r0, #50	@ 0x32
 8002862:	f002 fc83 	bl	800516c <HAL_Delay>
  while ((HAL_GetTick() - start) < 15000U) {   /* 15 s window */
 8002866:	f002 fc75 	bl	8005154 <HAL_GetTick>
 800286a:	4602      	mov	r2, r0
 800286c:	68bb      	ldr	r3, [r7, #8]
 800286e:	1ad3      	subs	r3, r2, r3
 8002870:	f643 2297 	movw	r2, #14999	@ 0x3a97
 8002874:	4293      	cmp	r3, r2
 8002876:	d9da      	bls.n	800282e <ethernet_start+0x3e>
 8002878:	e000      	b.n	800287c <ethernet_start+0x8c>
    if (leased) break;
 800287a:	bf00      	nop
  }

  if (leased) {
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	2b00      	cmp	r3, #0
 8002880:	d002      	beq.n	8002888 <ethernet_start+0x98>
    /* ioLibrary already applied the lease to chip; fetch+print */
    net_print_info();
 8002882:	f7ff ff29 	bl	80026d8 <net_print_info>
 8002886:	e008      	b.n	800289a <ethernet_start+0xaa>
  } else {
    printf("DHCP failed  using static fallback\r\n");
 8002888:	4809      	ldr	r0, [pc, #36]	@ (80028b0 <ethernet_start+0xc0>)
 800288a:	f006 fb7d 	bl	8008f88 <puts>
    ctlnetwork(CN_SET_NETINFO, (void*)&g_static_fallback);
 800288e:	4909      	ldr	r1, [pc, #36]	@ (80028b4 <ethernet_start+0xc4>)
 8002890:	2000      	movs	r0, #0
 8002892:	f001 ffcb 	bl	800482c <ctlnetwork>
    net_print_info();
 8002896:	f7ff ff1f 	bl	80026d8 <net_print_info>
  }
}
 800289a:	3710      	adds	r7, #16
 800289c:	46bd      	mov	sp, r7
 800289e:	bd80      	pop	{r7, pc}
 80028a0:	08009d78 	.word	0x08009d78
 80028a4:	2004001c 	.word	0x2004001c
 80028a8:	08009d90 	.word	0x08009d90
 80028ac:	20040218 	.word	0x20040218
 80028b0:	08009d9c 	.word	0x08009d9c
 80028b4:	08009dc4 	.word	0x08009dc4

080028b8 <tcp_echo_task>:

/* ===== Minimal TCP echo server on :5000 ===== */

void tcp_echo_task(void)
{
 80028b8:	b580      	push	{r7, lr}
 80028ba:	f5ad 6d82 	sub.w	sp, sp, #1040	@ 0x410
 80028be:	af00      	add	r7, sp, #0
  const uint8_t  s     = 1;      /* socket index for echo */
 80028c0:	2301      	movs	r3, #1
 80028c2:	f887 340b 	strb.w	r3, [r7, #1035]	@ 0x40b
  const uint16_t port  = 5000;
 80028c6:	f241 3388 	movw	r3, #5000	@ 0x1388
 80028ca:	f8a7 3408 	strh.w	r3, [r7, #1032]	@ 0x408
  uint8_t buf[1024];

  /* Ensure the socket is opened and listening */
  if (getSn_SR(s) == SOCK_CLOSED) {
 80028ce:	f897 340b 	ldrb.w	r3, [r7, #1035]	@ 0x40b
 80028d2:	009b      	lsls	r3, r3, #2
 80028d4:	3301      	adds	r3, #1
 80028d6:	00db      	lsls	r3, r3, #3
 80028d8:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 80028dc:	4618      	mov	r0, r3
 80028de:	f001 fac5 	bl	8003e6c <WIZCHIP_READ>
 80028e2:	4603      	mov	r3, r0
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	d117      	bne.n	8002918 <tcp_echo_task+0x60>
    if (socket(s, Sn_MR_TCP, port, 0) != s) {
 80028e8:	f8b7 2408 	ldrh.w	r2, [r7, #1032]	@ 0x408
 80028ec:	f897 040b 	ldrb.w	r0, [r7, #1035]	@ 0x40b
 80028f0:	2300      	movs	r3, #0
 80028f2:	2101      	movs	r1, #1
 80028f4:	f000 f8c6 	bl	8002a84 <socket>
 80028f8:	4603      	mov	r3, r0
 80028fa:	461a      	mov	r2, r3
 80028fc:	f897 340b 	ldrb.w	r3, [r7, #1035]	@ 0x40b
 8002900:	429a      	cmp	r2, r3
 8002902:	d003      	beq.n	800290c <tcp_echo_task+0x54>
      /* couldn't open socket; try again later */
      HAL_Delay(5);
 8002904:	2005      	movs	r0, #5
 8002906:	f002 fc31 	bl	800516c <HAL_Delay>
      return;
 800290a:	e074      	b.n	80029f6 <tcp_echo_task+0x13e>
    }
    listen(s);
 800290c:	f897 340b 	ldrb.w	r3, [r7, #1035]	@ 0x40b
 8002910:	4618      	mov	r0, r3
 8002912:	f000 fa59 	bl	8002dc8 <listen>
    return;  /* let main loop spin; we'll come back */
 8002916:	e06e      	b.n	80029f6 <tcp_echo_task+0x13e>
  }

  switch (getSn_SR(s)) {
 8002918:	f897 340b 	ldrb.w	r3, [r7, #1035]	@ 0x40b
 800291c:	009b      	lsls	r3, r3, #2
 800291e:	3301      	adds	r3, #1
 8002920:	00db      	lsls	r3, r3, #3
 8002922:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 8002926:	4618      	mov	r0, r3
 8002928:	f001 faa0 	bl	8003e6c <WIZCHIP_READ>
 800292c:	4603      	mov	r3, r0
 800292e:	2b1c      	cmp	r3, #28
 8002930:	d04d      	beq.n	80029ce <tcp_echo_task+0x116>
 8002932:	2b1c      	cmp	r3, #28
 8002934:	dc5c      	bgt.n	80029f0 <tcp_echo_task+0x138>
 8002936:	2b13      	cmp	r3, #19
 8002938:	d054      	beq.n	80029e4 <tcp_echo_task+0x12c>
 800293a:	2b17      	cmp	r3, #23
 800293c:	d158      	bne.n	80029f0 <tcp_echo_task+0x138>
    case SOCK_ESTABLISHED: {
      int32_t r = recv(s, buf, sizeof buf);
 800293e:	4639      	mov	r1, r7
 8002940:	f897 340b 	ldrb.w	r3, [r7, #1035]	@ 0x40b
 8002944:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002948:	4618      	mov	r0, r3
 800294a:	f000 fc6d 	bl	8003228 <recv>
 800294e:	f8c7 0404 	str.w	r0, [r7, #1028]	@ 0x404
      if (r > 0) {
 8002952:	f8d7 3404 	ldr.w	r3, [r7, #1028]	@ 0x404
 8002956:	2b00      	cmp	r3, #0
 8002958:	dd28      	ble.n	80029ac <tcp_echo_task+0xf4>
        /* Echo back exactly what we got. */
        int32_t sent = 0;
 800295a:	2300      	movs	r3, #0
 800295c:	f8c7 340c 	str.w	r3, [r7, #1036]	@ 0x40c
        while (sent < r) {
 8002960:	e01d      	b.n	800299e <tcp_echo_task+0xe6>
          int32_t n = send(s, buf + sent, (uint16_t)(r - sent));
 8002962:	f8d7 340c 	ldr.w	r3, [r7, #1036]	@ 0x40c
 8002966:	463a      	mov	r2, r7
 8002968:	18d1      	adds	r1, r2, r3
 800296a:	f8d7 3404 	ldr.w	r3, [r7, #1028]	@ 0x404
 800296e:	b29a      	uxth	r2, r3
 8002970:	f8d7 340c 	ldr.w	r3, [r7, #1036]	@ 0x40c
 8002974:	b29b      	uxth	r3, r3
 8002976:	1ad3      	subs	r3, r2, r3
 8002978:	b29a      	uxth	r2, r3
 800297a:	f897 340b 	ldrb.w	r3, [r7, #1035]	@ 0x40b
 800297e:	4618      	mov	r0, r3
 8002980:	f000 fafe 	bl	8002f80 <send>
 8002984:	f8c7 0400 	str.w	r0, [r7, #1024]	@ 0x400
          if (n < 0) break;
 8002988:	f8d7 3400 	ldr.w	r3, [r7, #1024]	@ 0x400
 800298c:	2b00      	cmp	r3, #0
 800298e:	db1c      	blt.n	80029ca <tcp_echo_task+0x112>
          sent += n;
 8002990:	f8d7 240c 	ldr.w	r2, [r7, #1036]	@ 0x40c
 8002994:	f8d7 3400 	ldr.w	r3, [r7, #1024]	@ 0x400
 8002998:	4413      	add	r3, r2
 800299a:	f8c7 340c 	str.w	r3, [r7, #1036]	@ 0x40c
        while (sent < r) {
 800299e:	f8d7 240c 	ldr.w	r2, [r7, #1036]	@ 0x40c
 80029a2:	f8d7 3404 	ldr.w	r3, [r7, #1028]	@ 0x404
 80029a6:	429a      	cmp	r2, r3
 80029a8:	dbdb      	blt.n	8002962 <tcp_echo_task+0xaa>
      } else if (r < 0) {
        /* Error  close and reopen next time */
        disconnect(s);
        close(s);
      }
    } break;
 80029aa:	e023      	b.n	80029f4 <tcp_echo_task+0x13c>
      } else if (r < 0) {
 80029ac:	f8d7 3404 	ldr.w	r3, [r7, #1028]	@ 0x404
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	da1f      	bge.n	80029f4 <tcp_echo_task+0x13c>
        disconnect(s);
 80029b4:	f897 340b 	ldrb.w	r3, [r7, #1035]	@ 0x40b
 80029b8:	4618      	mov	r0, r3
 80029ba:	f000 fa5f 	bl	8002e7c <disconnect>
        close(s);
 80029be:	f897 340b 	ldrb.w	r3, [r7, #1035]	@ 0x40b
 80029c2:	4618      	mov	r0, r3
 80029c4:	f000 f992 	bl	8002cec <close>
    } break;
 80029c8:	e014      	b.n	80029f4 <tcp_echo_task+0x13c>
          if (n < 0) break;
 80029ca:	bf00      	nop
    } break;
 80029cc:	e012      	b.n	80029f4 <tcp_echo_task+0x13c>

    case SOCK_CLOSE_WAIT:
      /* Peer closed; finish and close */
      disconnect(s);
 80029ce:	f897 340b 	ldrb.w	r3, [r7, #1035]	@ 0x40b
 80029d2:	4618      	mov	r0, r3
 80029d4:	f000 fa52 	bl	8002e7c <disconnect>
      close(s);
 80029d8:	f897 340b 	ldrb.w	r3, [r7, #1035]	@ 0x40b
 80029dc:	4618      	mov	r0, r3
 80029de:	f000 f985 	bl	8002cec <close>
      break;
 80029e2:	e008      	b.n	80029f6 <tcp_echo_task+0x13e>

    case SOCK_INIT:
      listen(s);
 80029e4:	f897 340b 	ldrb.w	r3, [r7, #1035]	@ 0x40b
 80029e8:	4618      	mov	r0, r3
 80029ea:	f000 f9ed 	bl	8002dc8 <listen>
      break;
 80029ee:	e002      	b.n	80029f6 <tcp_echo_task+0x13e>

    case SOCK_LISTEN:
    case SOCK_SYNRECV:
    default:
      /* nothing to do */
      break;
 80029f0:	bf00      	nop
 80029f2:	e000      	b.n	80029f6 <tcp_echo_task+0x13e>
    } break;
 80029f4:	bf00      	nop
  }
}
 80029f6:	f507 6782 	add.w	r7, r7, #1040	@ 0x410
 80029fa:	46bd      	mov	sp, r7
 80029fc:	bd80      	pop	{r7, pc}

080029fe <net_w5500_irq_handler>:
/* ===== Interrupt hook (optional but recommended) =====
 * Call this from HAL_GPIO_EXTI_Callback when (GPIO_Pin == W5500_INT_Pin).
 * We just clear all per-socket interrupt flags; your app can expand this
 * to react to specific events (CONNECT, DISCON, RECV, SENDOK, TIMEOUT). */
void net_w5500_irq_handler(void)
{
 80029fe:	b580      	push	{r7, lr}
 8002a00:	b082      	sub	sp, #8
 8002a02:	af00      	add	r7, sp, #0
  for (uint8_t s = 0; s < 8; s++) {
 8002a04:	2300      	movs	r3, #0
 8002a06:	71fb      	strb	r3, [r7, #7]
 8002a08:	e021      	b.n	8002a4e <net_w5500_irq_handler+0x50>
    uint8_t sir = getSn_IR(s);
 8002a0a:	79fb      	ldrb	r3, [r7, #7]
 8002a0c:	009b      	lsls	r3, r3, #2
 8002a0e:	3301      	adds	r3, #1
 8002a10:	00db      	lsls	r3, r3, #3
 8002a12:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8002a16:	4618      	mov	r0, r3
 8002a18:	f001 fa28 	bl	8003e6c <WIZCHIP_READ>
 8002a1c:	4603      	mov	r3, r0
 8002a1e:	f003 031f 	and.w	r3, r3, #31
 8002a22:	717b      	strb	r3, [r7, #5]
    if (sir) {
 8002a24:	797b      	ldrb	r3, [r7, #5]
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d00e      	beq.n	8002a48 <net_w5500_irq_handler+0x4a>
      /* Write-1-to-clear */
      setSn_IR(s, sir);
 8002a2a:	79fb      	ldrb	r3, [r7, #7]
 8002a2c:	009b      	lsls	r3, r3, #2
 8002a2e:	3301      	adds	r3, #1
 8002a30:	00db      	lsls	r3, r3, #3
 8002a32:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8002a36:	461a      	mov	r2, r3
 8002a38:	797b      	ldrb	r3, [r7, #5]
 8002a3a:	f003 031f 	and.w	r3, r3, #31
 8002a3e:	b2db      	uxtb	r3, r3
 8002a40:	4619      	mov	r1, r3
 8002a42:	4610      	mov	r0, r2
 8002a44:	f001 fa5e 	bl	8003f04 <WIZCHIP_WRITE>
  for (uint8_t s = 0; s < 8; s++) {
 8002a48:	79fb      	ldrb	r3, [r7, #7]
 8002a4a:	3301      	adds	r3, #1
 8002a4c:	71fb      	strb	r3, [r7, #7]
 8002a4e:	79fb      	ldrb	r3, [r7, #7]
 8002a50:	2b07      	cmp	r3, #7
 8002a52:	d9da      	bls.n	8002a0a <net_w5500_irq_handler+0xc>
    }
  }
  /* Clear common IR too (if any has fired) */
  uint8_t cir = getIR();
 8002a54:	f44f 50a8 	mov.w	r0, #5376	@ 0x1500
 8002a58:	f001 fa08 	bl	8003e6c <WIZCHIP_READ>
 8002a5c:	4603      	mov	r3, r0
 8002a5e:	f023 030f 	bic.w	r3, r3, #15
 8002a62:	71bb      	strb	r3, [r7, #6]
  if (cir) setIR(cir);
 8002a64:	79bb      	ldrb	r3, [r7, #6]
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d008      	beq.n	8002a7c <net_w5500_irq_handler+0x7e>
 8002a6a:	79bb      	ldrb	r3, [r7, #6]
 8002a6c:	f023 030f 	bic.w	r3, r3, #15
 8002a70:	b2db      	uxtb	r3, r3
 8002a72:	4619      	mov	r1, r3
 8002a74:	f44f 50a8 	mov.w	r0, #5376	@ 0x1500
 8002a78:	f001 fa44 	bl	8003f04 <WIZCHIP_WRITE>
}
 8002a7c:	bf00      	nop
 8002a7e:	3708      	adds	r7, #8
 8002a80:	46bd      	mov	sp, r7
 8002a82:	bd80      	pop	{r7, pc}

08002a84 <socket>:
#endif




int8_t socket(uint8_t sn, uint8_t protocol, uint16_t port, uint8_t flag) {
 8002a84:	b590      	push	{r4, r7, lr}
 8002a86:	b089      	sub	sp, #36	@ 0x24
 8002a88:	af00      	add	r7, sp, #0
 8002a8a:	4604      	mov	r4, r0
 8002a8c:	4608      	mov	r0, r1
 8002a8e:	4611      	mov	r1, r2
 8002a90:	461a      	mov	r2, r3
 8002a92:	4623      	mov	r3, r4
 8002a94:	71fb      	strb	r3, [r7, #7]
 8002a96:	4603      	mov	r3, r0
 8002a98:	71bb      	strb	r3, [r7, #6]
 8002a9a:	460b      	mov	r3, r1
 8002a9c:	80bb      	strh	r3, [r7, #4]
 8002a9e:	4613      	mov	r3, r2
 8002aa0:	70fb      	strb	r3, [r7, #3]

    uint8_t taddr[16];
    uint16_t local_port = 0;
 8002aa2:	2300      	movs	r3, #0
 8002aa4:	83fb      	strh	r3, [r7, #30]
    CHECK_SOCKNUM();
 8002aa6:	79fb      	ldrb	r3, [r7, #7]
 8002aa8:	2b07      	cmp	r3, #7
 8002aaa:	d902      	bls.n	8002ab2 <socket+0x2e>
 8002aac:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002ab0:	e10d      	b.n	8002cce <socket+0x24a>
    switch (protocol & 0x0F) {
 8002ab2:	79bb      	ldrb	r3, [r7, #6]
 8002ab4:	f003 030f 	and.w	r3, r3, #15
 8002ab8:	3b01      	subs	r3, #1
 8002aba:	2b0d      	cmp	r3, #13
 8002abc:	d82c      	bhi.n	8002b18 <socket+0x94>
 8002abe:	a201      	add	r2, pc, #4	@ (adr r2, 8002ac4 <socket+0x40>)
 8002ac0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ac4:	08002afd 	.word	0x08002afd
 8002ac8:	08002b1f 	.word	0x08002b1f
 8002acc:	08002b1f 	.word	0x08002b1f
 8002ad0:	08002b1f 	.word	0x08002b1f
 8002ad4:	08002b19 	.word	0x08002b19
 8002ad8:	08002b19 	.word	0x08002b19
 8002adc:	08002b19 	.word	0x08002b19
 8002ae0:	08002b19 	.word	0x08002b19
 8002ae4:	08002b19 	.word	0x08002b19
 8002ae8:	08002b1f 	.word	0x08002b1f
 8002aec:	08002b1f 	.word	0x08002b1f
 8002af0:	08002b19 	.word	0x08002b19
 8002af4:	08002b19 	.word	0x08002b19
 8002af8:	08002b1f 	.word	0x08002b1f
        /*
            uint8_t taddr[4];
            getSIPR(taddr);
        */
        uint32_t taddr;
        getSIPR((uint8_t*)&taddr);
 8002afc:	f107 0308 	add.w	r3, r7, #8
 8002b00:	2204      	movs	r2, #4
 8002b02:	4619      	mov	r1, r3
 8002b04:	f44f 6070 	mov.w	r0, #3840	@ 0xf00
 8002b08:	f001 fa4a 	bl	8003fa0 <WIZCHIP_READ_BUF>
        if (taddr == 0) {
 8002b0c:	68bb      	ldr	r3, [r7, #8]
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d107      	bne.n	8002b22 <socket+0x9e>
            return SOCKERR_SOCKINIT;
 8002b12:	f06f 0302 	mvn.w	r3, #2
 8002b16:	e0da      	b.n	8002cce <socket+0x24a>
#if ( _WIZCHIP_ < 5200 )
    case Sn_MR_PPPoE :
        break;
#endif
    default :
        return SOCKERR_SOCKMODE;
 8002b18:	f06f 0304 	mvn.w	r3, #4
 8002b1c:	e0d7      	b.n	8002cce <socket+0x24a>
        break;
 8002b1e:	bf00      	nop
 8002b20:	e000      	b.n	8002b24 <socket+0xa0>
        break;
 8002b22:	bf00      	nop
    }
    //M20150601 : For SF_TCP_ALIGN & W5300
    //if((flag & 0x06) != 0) return SOCKERR_SOCKFLAG;
    if ((flag & 0x04) != 0) {
 8002b24:	78fb      	ldrb	r3, [r7, #3]
 8002b26:	f003 0304 	and.w	r3, r3, #4
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d002      	beq.n	8002b34 <socket+0xb0>
        return SOCKERR_SOCKFLAG;
 8002b2e:	f06f 0305 	mvn.w	r3, #5
 8002b32:	e0cc      	b.n	8002cce <socket+0x24a>
    if (flag & 0x10) {
        return SOCKERR_SOCKFLAG;
    }
#endif

    if (flag != 0) {
 8002b34:	78fb      	ldrb	r3, [r7, #3]
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d028      	beq.n	8002b8c <socket+0x108>
        switch (protocol) {
 8002b3a:	79bb      	ldrb	r3, [r7, #6]
 8002b3c:	2b01      	cmp	r3, #1
 8002b3e:	d002      	beq.n	8002b46 <socket+0xc2>
 8002b40:	2b02      	cmp	r3, #2
 8002b42:	d008      	beq.n	8002b56 <socket+0xd2>
            break;

#endif

        default:
            break;
 8002b44:	e022      	b.n	8002b8c <socket+0x108>
            if ((flag & (SF_TCP_NODELAY | SF_IO_NONBLOCK)) == 0) {
 8002b46:	78fb      	ldrb	r3, [r7, #3]
 8002b48:	f003 0321 	and.w	r3, r3, #33	@ 0x21
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d11a      	bne.n	8002b86 <socket+0x102>
                return SOCKERR_SOCKFLAG;
 8002b50:	f06f 0305 	mvn.w	r3, #5
 8002b54:	e0bb      	b.n	8002cce <socket+0x24a>
            if (flag & SF_IGMP_VER2) {
 8002b56:	78fb      	ldrb	r3, [r7, #3]
 8002b58:	f003 0320 	and.w	r3, r3, #32
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d006      	beq.n	8002b6e <socket+0xea>
                if ((flag & SF_MULTI_ENABLE) == 0) {
 8002b60:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	db02      	blt.n	8002b6e <socket+0xea>
                    return SOCKERR_SOCKFLAG;
 8002b68:	f06f 0305 	mvn.w	r3, #5
 8002b6c:	e0af      	b.n	8002cce <socket+0x24a>
            if (flag & SF_UNI_BLOCK) {
 8002b6e:	78fb      	ldrb	r3, [r7, #3]
 8002b70:	f003 0310 	and.w	r3, r3, #16
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d008      	beq.n	8002b8a <socket+0x106>
                if ((flag & SF_MULTI_ENABLE) == 0) {
 8002b78:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	db04      	blt.n	8002b8a <socket+0x106>
                    return SOCKERR_SOCKFLAG;
 8002b80:	f06f 0305 	mvn.w	r3, #5
 8002b84:	e0a3      	b.n	8002cce <socket+0x24a>
            break;
 8002b86:	bf00      	nop
 8002b88:	e000      	b.n	8002b8c <socket+0x108>
            break;
 8002b8a:	bf00      	nop
        }
    }
    close(sn);
 8002b8c:	79fb      	ldrb	r3, [r7, #7]
 8002b8e:	4618      	mov	r0, r3
 8002b90:	f000 f8ac 	bl	8002cec <close>
    //M20150601
#if _WIZCHIP_ == 5300
    setSn_MR(sn, ((uint16_t)(protocol | (flag & 0xF0))) | (((uint16_t)(flag & 0x02)) << 7));
#else
    setSn_MR(sn, (protocol | (flag & 0xF0)));
 8002b94:	79fb      	ldrb	r3, [r7, #7]
 8002b96:	009b      	lsls	r3, r3, #2
 8002b98:	3301      	adds	r3, #1
 8002b9a:	00d8      	lsls	r0, r3, #3
 8002b9c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002ba0:	f023 030f 	bic.w	r3, r3, #15
 8002ba4:	b25a      	sxtb	r2, r3
 8002ba6:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8002baa:	4313      	orrs	r3, r2
 8002bac:	b25b      	sxtb	r3, r3
 8002bae:	b2db      	uxtb	r3, r3
 8002bb0:	4619      	mov	r1, r3
 8002bb2:	f001 f9a7 	bl	8003f04 <WIZCHIP_WRITE>
#endif
#ifdef IPV6_AVAILABLE
    setSn_MR2(sn, flag & 0x03);
#endif
    if (!port) {
 8002bb6:	88bb      	ldrh	r3, [r7, #4]
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d110      	bne.n	8002bde <socket+0x15a>
        port = sock_any_port++;
 8002bbc:	4b46      	ldr	r3, [pc, #280]	@ (8002cd8 <socket+0x254>)
 8002bbe:	881b      	ldrh	r3, [r3, #0]
 8002bc0:	1c5a      	adds	r2, r3, #1
 8002bc2:	b291      	uxth	r1, r2
 8002bc4:	4a44      	ldr	r2, [pc, #272]	@ (8002cd8 <socket+0x254>)
 8002bc6:	8011      	strh	r1, [r2, #0]
 8002bc8:	80bb      	strh	r3, [r7, #4]
        if (sock_any_port == 0xFFF0) {
 8002bca:	4b43      	ldr	r3, [pc, #268]	@ (8002cd8 <socket+0x254>)
 8002bcc:	881b      	ldrh	r3, [r3, #0]
 8002bce:	f64f 72f0 	movw	r2, #65520	@ 0xfff0
 8002bd2:	4293      	cmp	r3, r2
 8002bd4:	d103      	bne.n	8002bde <socket+0x15a>
            sock_any_port = SOCK_ANY_PORT_NUM;
 8002bd6:	4b40      	ldr	r3, [pc, #256]	@ (8002cd8 <socket+0x254>)
 8002bd8:	f44f 4240 	mov.w	r2, #49152	@ 0xc000
 8002bdc:	801a      	strh	r2, [r3, #0]
        }
    }
    setSn_PORTR(sn, port);
 8002bde:	79fb      	ldrb	r3, [r7, #7]
 8002be0:	009b      	lsls	r3, r3, #2
 8002be2:	3301      	adds	r3, #1
 8002be4:	00db      	lsls	r3, r3, #3
 8002be6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8002bea:	461a      	mov	r2, r3
 8002bec:	88bb      	ldrh	r3, [r7, #4]
 8002bee:	0a1b      	lsrs	r3, r3, #8
 8002bf0:	b29b      	uxth	r3, r3
 8002bf2:	b2db      	uxtb	r3, r3
 8002bf4:	4619      	mov	r1, r3
 8002bf6:	4610      	mov	r0, r2
 8002bf8:	f001 f984 	bl	8003f04 <WIZCHIP_WRITE>
 8002bfc:	79fb      	ldrb	r3, [r7, #7]
 8002bfe:	009b      	lsls	r3, r3, #2
 8002c00:	3301      	adds	r3, #1
 8002c02:	00db      	lsls	r3, r3, #3
 8002c04:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002c08:	461a      	mov	r2, r3
 8002c0a:	88bb      	ldrh	r3, [r7, #4]
 8002c0c:	b2db      	uxtb	r3, r3
 8002c0e:	4619      	mov	r1, r3
 8002c10:	4610      	mov	r0, r2
 8002c12:	f001 f977 	bl	8003f04 <WIZCHIP_WRITE>
    setSn_CR(sn, Sn_CR_OPEN);
 8002c16:	79fb      	ldrb	r3, [r7, #7]
 8002c18:	009b      	lsls	r3, r3, #2
 8002c1a:	3301      	adds	r3, #1
 8002c1c:	00db      	lsls	r3, r3, #3
 8002c1e:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8002c22:	2101      	movs	r1, #1
 8002c24:	4618      	mov	r0, r3
 8002c26:	f001 f96d 	bl	8003f04 <WIZCHIP_WRITE>
    while (getSn_CR(sn));
 8002c2a:	bf00      	nop
 8002c2c:	79fb      	ldrb	r3, [r7, #7]
 8002c2e:	009b      	lsls	r3, r3, #2
 8002c30:	3301      	adds	r3, #1
 8002c32:	00db      	lsls	r3, r3, #3
 8002c34:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8002c38:	4618      	mov	r0, r3
 8002c3a:	f001 f917 	bl	8003e6c <WIZCHIP_READ>
 8002c3e:	4603      	mov	r3, r0
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	d1f3      	bne.n	8002c2c <socket+0x1a8>
    //A20150401 : For release the previous sock_io_mode
    sock_io_mode &= ~(1 << sn);
 8002c44:	79fb      	ldrb	r3, [r7, #7]
 8002c46:	2201      	movs	r2, #1
 8002c48:	fa02 f303 	lsl.w	r3, r2, r3
 8002c4c:	b21b      	sxth	r3, r3
 8002c4e:	43db      	mvns	r3, r3
 8002c50:	b21a      	sxth	r2, r3
 8002c52:	4b22      	ldr	r3, [pc, #136]	@ (8002cdc <socket+0x258>)
 8002c54:	881b      	ldrh	r3, [r3, #0]
 8002c56:	b21b      	sxth	r3, r3
 8002c58:	4013      	ands	r3, r2
 8002c5a:	b21b      	sxth	r3, r3
 8002c5c:	b29a      	uxth	r2, r3
 8002c5e:	4b1f      	ldr	r3, [pc, #124]	@ (8002cdc <socket+0x258>)
 8002c60:	801a      	strh	r2, [r3, #0]
    //
#ifndef IPV6_AVAILABLE
    sock_io_mode |= ((flag & SF_IO_NONBLOCK) << sn);
 8002c62:	78fb      	ldrb	r3, [r7, #3]
 8002c64:	f003 0201 	and.w	r2, r3, #1
 8002c68:	79fb      	ldrb	r3, [r7, #7]
 8002c6a:	fa02 f303 	lsl.w	r3, r2, r3
 8002c6e:	b21a      	sxth	r2, r3
 8002c70:	4b1a      	ldr	r3, [pc, #104]	@ (8002cdc <socket+0x258>)
 8002c72:	881b      	ldrh	r3, [r3, #0]
 8002c74:	b21b      	sxth	r3, r3
 8002c76:	4313      	orrs	r3, r2
 8002c78:	b21b      	sxth	r3, r3
 8002c7a:	b29a      	uxth	r2, r3
 8002c7c:	4b17      	ldr	r3, [pc, #92]	@ (8002cdc <socket+0x258>)
 8002c7e:	801a      	strh	r2, [r3, #0]
#else
    sock_io_mode |= ((flag & (SF_IO_NONBLOCK >> 3)) << sn);
#endif
    sock_is_sending &= ~(1 << sn);
 8002c80:	79fb      	ldrb	r3, [r7, #7]
 8002c82:	2201      	movs	r2, #1
 8002c84:	fa02 f303 	lsl.w	r3, r2, r3
 8002c88:	b21b      	sxth	r3, r3
 8002c8a:	43db      	mvns	r3, r3
 8002c8c:	b21a      	sxth	r2, r3
 8002c8e:	4b14      	ldr	r3, [pc, #80]	@ (8002ce0 <socket+0x25c>)
 8002c90:	881b      	ldrh	r3, [r3, #0]
 8002c92:	b21b      	sxth	r3, r3
 8002c94:	4013      	ands	r3, r2
 8002c96:	b21b      	sxth	r3, r3
 8002c98:	b29a      	uxth	r2, r3
 8002c9a:	4b11      	ldr	r3, [pc, #68]	@ (8002ce0 <socket+0x25c>)
 8002c9c:	801a      	strh	r2, [r3, #0]
    sock_remained_size[sn] = 0;
 8002c9e:	79fb      	ldrb	r3, [r7, #7]
 8002ca0:	4a10      	ldr	r2, [pc, #64]	@ (8002ce4 <socket+0x260>)
 8002ca2:	2100      	movs	r1, #0
 8002ca4:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    //M20150601 : repalce 0 with PACK_COMPLETED
    //sock_pack_info[sn] = 0;
    sock_pack_info[sn] = PACK_COMPLETED;//PACK_COMPLETED //TODO::need verify:LINAN 20250421
 8002ca8:	79fb      	ldrb	r3, [r7, #7]
 8002caa:	4a0f      	ldr	r2, [pc, #60]	@ (8002ce8 <socket+0x264>)
 8002cac:	2100      	movs	r1, #0
 8002cae:	54d1      	strb	r1, [r2, r3]
    //
    while (getSn_SR(sn) == SOCK_CLOSED);
 8002cb0:	bf00      	nop
 8002cb2:	79fb      	ldrb	r3, [r7, #7]
 8002cb4:	009b      	lsls	r3, r3, #2
 8002cb6:	3301      	adds	r3, #1
 8002cb8:	00db      	lsls	r3, r3, #3
 8002cba:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 8002cbe:	4618      	mov	r0, r3
 8002cc0:	f001 f8d4 	bl	8003e6c <WIZCHIP_READ>
 8002cc4:	4603      	mov	r3, r0
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d0f3      	beq.n	8002cb2 <socket+0x22e>
    return (int8_t)sn;
 8002cca:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 8002cce:	4618      	mov	r0, r3
 8002cd0:	3724      	adds	r7, #36	@ 0x24
 8002cd2:	46bd      	mov	sp, r7
 8002cd4:	bd90      	pop	{r4, r7, pc}
 8002cd6:	bf00      	nop
 8002cd8:	20040034 	.word	0x20040034
 8002cdc:	2004043c 	.word	0x2004043c
 8002ce0:	2004043e 	.word	0x2004043e
 8002ce4:	20040440 	.word	0x20040440
 8002ce8:	20040450 	.word	0x20040450

08002cec <close>:

int8_t close(uint8_t sn) {
 8002cec:	b580      	push	{r7, lr}
 8002cee:	b082      	sub	sp, #8
 8002cf0:	af00      	add	r7, sp, #0
 8002cf2:	4603      	mov	r3, r0
 8002cf4:	71fb      	strb	r3, [r7, #7]
    CHECK_SOCKNUM();
 8002cf6:	79fb      	ldrb	r3, [r7, #7]
 8002cf8:	2b07      	cmp	r3, #7
 8002cfa:	d902      	bls.n	8002d02 <close+0x16>
 8002cfc:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002d00:	e055      	b.n	8002dae <close+0xc2>
        while (getSn_CR(sn) != 0);
        while (getSn_SR(sn) != SOCK_UDP);
        sendto(sn, destip, 1, destip, 0x3000); // send the dummy data to an unknown destination(0.0.0.1).
    };
#endif
    setSn_CR(sn, Sn_CR_CLOSE);
 8002d02:	79fb      	ldrb	r3, [r7, #7]
 8002d04:	009b      	lsls	r3, r3, #2
 8002d06:	3301      	adds	r3, #1
 8002d08:	00db      	lsls	r3, r3, #3
 8002d0a:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8002d0e:	2110      	movs	r1, #16
 8002d10:	4618      	mov	r0, r3
 8002d12:	f001 f8f7 	bl	8003f04 <WIZCHIP_WRITE>
    /* wait to process the command... */
    while (getSn_CR(sn));
 8002d16:	bf00      	nop
 8002d18:	79fb      	ldrb	r3, [r7, #7]
 8002d1a:	009b      	lsls	r3, r3, #2
 8002d1c:	3301      	adds	r3, #1
 8002d1e:	00db      	lsls	r3, r3, #3
 8002d20:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8002d24:	4618      	mov	r0, r3
 8002d26:	f001 f8a1 	bl	8003e6c <WIZCHIP_READ>
 8002d2a:	4603      	mov	r3, r0
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d1f3      	bne.n	8002d18 <close+0x2c>
    /* clear all interrupt of SOCKETn. */
    setSn_IR(sn, 0xFF);
 8002d30:	79fb      	ldrb	r3, [r7, #7]
 8002d32:	009b      	lsls	r3, r3, #2
 8002d34:	3301      	adds	r3, #1
 8002d36:	00db      	lsls	r3, r3, #3
 8002d38:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8002d3c:	211f      	movs	r1, #31
 8002d3e:	4618      	mov	r0, r3
 8002d40:	f001 f8e0 	bl	8003f04 <WIZCHIP_WRITE>
    //A20150401 : Release the sock_io_mode of socket n.
    sock_io_mode &= ~(1 << sn);
 8002d44:	79fb      	ldrb	r3, [r7, #7]
 8002d46:	2201      	movs	r2, #1
 8002d48:	fa02 f303 	lsl.w	r3, r2, r3
 8002d4c:	b21b      	sxth	r3, r3
 8002d4e:	43db      	mvns	r3, r3
 8002d50:	b21a      	sxth	r2, r3
 8002d52:	4b19      	ldr	r3, [pc, #100]	@ (8002db8 <close+0xcc>)
 8002d54:	881b      	ldrh	r3, [r3, #0]
 8002d56:	b21b      	sxth	r3, r3
 8002d58:	4013      	ands	r3, r2
 8002d5a:	b21b      	sxth	r3, r3
 8002d5c:	b29a      	uxth	r2, r3
 8002d5e:	4b16      	ldr	r3, [pc, #88]	@ (8002db8 <close+0xcc>)
 8002d60:	801a      	strh	r2, [r3, #0]
    //
    sock_is_sending &= ~(1 << sn);
 8002d62:	79fb      	ldrb	r3, [r7, #7]
 8002d64:	2201      	movs	r2, #1
 8002d66:	fa02 f303 	lsl.w	r3, r2, r3
 8002d6a:	b21b      	sxth	r3, r3
 8002d6c:	43db      	mvns	r3, r3
 8002d6e:	b21a      	sxth	r2, r3
 8002d70:	4b12      	ldr	r3, [pc, #72]	@ (8002dbc <close+0xd0>)
 8002d72:	881b      	ldrh	r3, [r3, #0]
 8002d74:	b21b      	sxth	r3, r3
 8002d76:	4013      	ands	r3, r2
 8002d78:	b21b      	sxth	r3, r3
 8002d7a:	b29a      	uxth	r2, r3
 8002d7c:	4b0f      	ldr	r3, [pc, #60]	@ (8002dbc <close+0xd0>)
 8002d7e:	801a      	strh	r2, [r3, #0]
    sock_remained_size[sn] = 0;
 8002d80:	79fb      	ldrb	r3, [r7, #7]
 8002d82:	4a0f      	ldr	r2, [pc, #60]	@ (8002dc0 <close+0xd4>)
 8002d84:	2100      	movs	r1, #0
 8002d86:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    sock_pack_info[sn] = PACK_NONE;
 8002d8a:	79fb      	ldrb	r3, [r7, #7]
 8002d8c:	4a0d      	ldr	r2, [pc, #52]	@ (8002dc4 <close+0xd8>)
 8002d8e:	2100      	movs	r1, #0
 8002d90:	54d1      	strb	r1, [r2, r3]
    while (getSn_SR(sn) != SOCK_CLOSED);
 8002d92:	bf00      	nop
 8002d94:	79fb      	ldrb	r3, [r7, #7]
 8002d96:	009b      	lsls	r3, r3, #2
 8002d98:	3301      	adds	r3, #1
 8002d9a:	00db      	lsls	r3, r3, #3
 8002d9c:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 8002da0:	4618      	mov	r0, r3
 8002da2:	f001 f863 	bl	8003e6c <WIZCHIP_READ>
 8002da6:	4603      	mov	r3, r0
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d1f3      	bne.n	8002d94 <close+0xa8>
    return SOCK_OK;
 8002dac:	2301      	movs	r3, #1
}
 8002dae:	4618      	mov	r0, r3
 8002db0:	3708      	adds	r7, #8
 8002db2:	46bd      	mov	sp, r7
 8002db4:	bd80      	pop	{r7, pc}
 8002db6:	bf00      	nop
 8002db8:	2004043c 	.word	0x2004043c
 8002dbc:	2004043e 	.word	0x2004043e
 8002dc0:	20040440 	.word	0x20040440
 8002dc4:	20040450 	.word	0x20040450

08002dc8 <listen>:

int8_t listen(uint8_t sn) {
 8002dc8:	b580      	push	{r7, lr}
 8002dca:	b082      	sub	sp, #8
 8002dcc:	af00      	add	r7, sp, #0
 8002dce:	4603      	mov	r3, r0
 8002dd0:	71fb      	strb	r3, [r7, #7]
    CHECK_SOCKNUM();
 8002dd2:	79fb      	ldrb	r3, [r7, #7]
 8002dd4:	2b07      	cmp	r3, #7
 8002dd6:	d902      	bls.n	8002dde <listen+0x16>
 8002dd8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002ddc:	e049      	b.n	8002e72 <listen+0xaa>
    CHECK_TCPMODE();
 8002dde:	79fb      	ldrb	r3, [r7, #7]
 8002de0:	009b      	lsls	r3, r3, #2
 8002de2:	3301      	adds	r3, #1
 8002de4:	00db      	lsls	r3, r3, #3
 8002de6:	4618      	mov	r0, r3
 8002de8:	f001 f840 	bl	8003e6c <WIZCHIP_READ>
 8002dec:	4603      	mov	r3, r0
 8002dee:	f003 0303 	and.w	r3, r3, #3
 8002df2:	2b01      	cmp	r3, #1
 8002df4:	d002      	beq.n	8002dfc <listen+0x34>
 8002df6:	f06f 0304 	mvn.w	r3, #4
 8002dfa:	e03a      	b.n	8002e72 <listen+0xaa>
    CHECK_SOCKINIT();
 8002dfc:	79fb      	ldrb	r3, [r7, #7]
 8002dfe:	009b      	lsls	r3, r3, #2
 8002e00:	3301      	adds	r3, #1
 8002e02:	00db      	lsls	r3, r3, #3
 8002e04:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 8002e08:	4618      	mov	r0, r3
 8002e0a:	f001 f82f 	bl	8003e6c <WIZCHIP_READ>
 8002e0e:	4603      	mov	r3, r0
 8002e10:	2b13      	cmp	r3, #19
 8002e12:	d002      	beq.n	8002e1a <listen+0x52>
 8002e14:	f06f 0302 	mvn.w	r3, #2
 8002e18:	e02b      	b.n	8002e72 <listen+0xaa>
    setSn_CR(sn, Sn_CR_LISTEN);
 8002e1a:	79fb      	ldrb	r3, [r7, #7]
 8002e1c:	009b      	lsls	r3, r3, #2
 8002e1e:	3301      	adds	r3, #1
 8002e20:	00db      	lsls	r3, r3, #3
 8002e22:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8002e26:	2102      	movs	r1, #2
 8002e28:	4618      	mov	r0, r3
 8002e2a:	f001 f86b 	bl	8003f04 <WIZCHIP_WRITE>
    while (getSn_CR(sn));
 8002e2e:	bf00      	nop
 8002e30:	79fb      	ldrb	r3, [r7, #7]
 8002e32:	009b      	lsls	r3, r3, #2
 8002e34:	3301      	adds	r3, #1
 8002e36:	00db      	lsls	r3, r3, #3
 8002e38:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8002e3c:	4618      	mov	r0, r3
 8002e3e:	f001 f815 	bl	8003e6c <WIZCHIP_READ>
 8002e42:	4603      	mov	r3, r0
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d1f3      	bne.n	8002e30 <listen+0x68>
    while (getSn_SR(sn) != SOCK_LISTEN) {
 8002e48:	e006      	b.n	8002e58 <listen+0x90>
        close(sn);
 8002e4a:	79fb      	ldrb	r3, [r7, #7]
 8002e4c:	4618      	mov	r0, r3
 8002e4e:	f7ff ff4d 	bl	8002cec <close>
        return SOCKERR_SOCKCLOSED;
 8002e52:	f06f 0303 	mvn.w	r3, #3
 8002e56:	e00c      	b.n	8002e72 <listen+0xaa>
    while (getSn_SR(sn) != SOCK_LISTEN) {
 8002e58:	79fb      	ldrb	r3, [r7, #7]
 8002e5a:	009b      	lsls	r3, r3, #2
 8002e5c:	3301      	adds	r3, #1
 8002e5e:	00db      	lsls	r3, r3, #3
 8002e60:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 8002e64:	4618      	mov	r0, r3
 8002e66:	f001 f801 	bl	8003e6c <WIZCHIP_READ>
 8002e6a:	4603      	mov	r3, r0
 8002e6c:	2b14      	cmp	r3, #20
 8002e6e:	d1ec      	bne.n	8002e4a <listen+0x82>
    }
    return SOCK_OK;
 8002e70:	2301      	movs	r3, #1
}
 8002e72:	4618      	mov	r0, r3
 8002e74:	3708      	adds	r7, #8
 8002e76:	46bd      	mov	sp, r7
 8002e78:	bd80      	pop	{r7, pc}
	...

08002e7c <disconnect>:
    }

    return SOCK_OK;
}

int8_t disconnect(uint8_t sn) {
 8002e7c:	b580      	push	{r7, lr}
 8002e7e:	b082      	sub	sp, #8
 8002e80:	af00      	add	r7, sp, #0
 8002e82:	4603      	mov	r3, r0
 8002e84:	71fb      	strb	r3, [r7, #7]
    CHECK_SOCKNUM();
 8002e86:	79fb      	ldrb	r3, [r7, #7]
 8002e88:	2b07      	cmp	r3, #7
 8002e8a:	d902      	bls.n	8002e92 <disconnect+0x16>
 8002e8c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002e90:	e06e      	b.n	8002f70 <disconnect+0xf4>
    CHECK_TCPMODE();
 8002e92:	79fb      	ldrb	r3, [r7, #7]
 8002e94:	009b      	lsls	r3, r3, #2
 8002e96:	3301      	adds	r3, #1
 8002e98:	00db      	lsls	r3, r3, #3
 8002e9a:	4618      	mov	r0, r3
 8002e9c:	f000 ffe6 	bl	8003e6c <WIZCHIP_READ>
 8002ea0:	4603      	mov	r3, r0
 8002ea2:	f003 0303 	and.w	r3, r3, #3
 8002ea6:	2b01      	cmp	r3, #1
 8002ea8:	d002      	beq.n	8002eb0 <disconnect+0x34>
 8002eaa:	f06f 0304 	mvn.w	r3, #4
 8002eae:	e05f      	b.n	8002f70 <disconnect+0xf4>
    if (getSn_SR(sn) != SOCK_CLOSED) {
 8002eb0:	79fb      	ldrb	r3, [r7, #7]
 8002eb2:	009b      	lsls	r3, r3, #2
 8002eb4:	3301      	adds	r3, #1
 8002eb6:	00db      	lsls	r3, r3, #3
 8002eb8:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 8002ebc:	4618      	mov	r0, r3
 8002ebe:	f000 ffd5 	bl	8003e6c <WIZCHIP_READ>
 8002ec2:	4603      	mov	r3, r0
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d052      	beq.n	8002f6e <disconnect+0xf2>
        setSn_CR(sn, Sn_CR_DISCON);
 8002ec8:	79fb      	ldrb	r3, [r7, #7]
 8002eca:	009b      	lsls	r3, r3, #2
 8002ecc:	3301      	adds	r3, #1
 8002ece:	00db      	lsls	r3, r3, #3
 8002ed0:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8002ed4:	2108      	movs	r1, #8
 8002ed6:	4618      	mov	r0, r3
 8002ed8:	f001 f814 	bl	8003f04 <WIZCHIP_WRITE>
        /* wait to process the command... */
        while (getSn_CR(sn));
 8002edc:	bf00      	nop
 8002ede:	79fb      	ldrb	r3, [r7, #7]
 8002ee0:	009b      	lsls	r3, r3, #2
 8002ee2:	3301      	adds	r3, #1
 8002ee4:	00db      	lsls	r3, r3, #3
 8002ee6:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8002eea:	4618      	mov	r0, r3
 8002eec:	f000 ffbe 	bl	8003e6c <WIZCHIP_READ>
 8002ef0:	4603      	mov	r3, r0
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d1f3      	bne.n	8002ede <disconnect+0x62>
        sock_is_sending &= ~(1 << sn);
 8002ef6:	79fb      	ldrb	r3, [r7, #7]
 8002ef8:	2201      	movs	r2, #1
 8002efa:	fa02 f303 	lsl.w	r3, r2, r3
 8002efe:	b21b      	sxth	r3, r3
 8002f00:	43db      	mvns	r3, r3
 8002f02:	b21a      	sxth	r2, r3
 8002f04:	4b1c      	ldr	r3, [pc, #112]	@ (8002f78 <disconnect+0xfc>)
 8002f06:	881b      	ldrh	r3, [r3, #0]
 8002f08:	b21b      	sxth	r3, r3
 8002f0a:	4013      	ands	r3, r2
 8002f0c:	b21b      	sxth	r3, r3
 8002f0e:	b29a      	uxth	r2, r3
 8002f10:	4b19      	ldr	r3, [pc, #100]	@ (8002f78 <disconnect+0xfc>)
 8002f12:	801a      	strh	r2, [r3, #0]
        if (sock_io_mode & (1 << sn)) {
 8002f14:	4b19      	ldr	r3, [pc, #100]	@ (8002f7c <disconnect+0x100>)
 8002f16:	881b      	ldrh	r3, [r3, #0]
 8002f18:	461a      	mov	r2, r3
 8002f1a:	79fb      	ldrb	r3, [r7, #7]
 8002f1c:	fa42 f303 	asr.w	r3, r2, r3
 8002f20:	f003 0301 	and.w	r3, r3, #1
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d016      	beq.n	8002f56 <disconnect+0xda>
            return SOCK_BUSY;
 8002f28:	2300      	movs	r3, #0
 8002f2a:	e021      	b.n	8002f70 <disconnect+0xf4>
        }
        while (getSn_SR(sn) != SOCK_CLOSED) {
            if (getSn_IR(sn) & Sn_IR_TIMEOUT) {
 8002f2c:	79fb      	ldrb	r3, [r7, #7]
 8002f2e:	009b      	lsls	r3, r3, #2
 8002f30:	3301      	adds	r3, #1
 8002f32:	00db      	lsls	r3, r3, #3
 8002f34:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8002f38:	4618      	mov	r0, r3
 8002f3a:	f000 ff97 	bl	8003e6c <WIZCHIP_READ>
 8002f3e:	4603      	mov	r3, r0
 8002f40:	f003 0308 	and.w	r3, r3, #8
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	d006      	beq.n	8002f56 <disconnect+0xda>
                close(sn);
 8002f48:	79fb      	ldrb	r3, [r7, #7]
 8002f4a:	4618      	mov	r0, r3
 8002f4c:	f7ff fece 	bl	8002cec <close>
                return SOCKERR_TIMEOUT;
 8002f50:	f06f 030c 	mvn.w	r3, #12
 8002f54:	e00c      	b.n	8002f70 <disconnect+0xf4>
        while (getSn_SR(sn) != SOCK_CLOSED) {
 8002f56:	79fb      	ldrb	r3, [r7, #7]
 8002f58:	009b      	lsls	r3, r3, #2
 8002f5a:	3301      	adds	r3, #1
 8002f5c:	00db      	lsls	r3, r3, #3
 8002f5e:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 8002f62:	4618      	mov	r0, r3
 8002f64:	f000 ff82 	bl	8003e6c <WIZCHIP_READ>
 8002f68:	4603      	mov	r3, r0
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d1de      	bne.n	8002f2c <disconnect+0xb0>
            }
        }
    }
    return SOCK_OK;
 8002f6e:	2301      	movs	r3, #1
}
 8002f70:	4618      	mov	r0, r3
 8002f72:	3708      	adds	r7, #8
 8002f74:	46bd      	mov	sp, r7
 8002f76:	bd80      	pop	{r7, pc}
 8002f78:	2004043e 	.word	0x2004043e
 8002f7c:	2004043c 	.word	0x2004043c

08002f80 <send>:


#if 1
int32_t send(uint8_t sn, uint8_t * buf, uint16_t len) {
 8002f80:	b580      	push	{r7, lr}
 8002f82:	b084      	sub	sp, #16
 8002f84:	af00      	add	r7, sp, #0
 8002f86:	4603      	mov	r3, r0
 8002f88:	6039      	str	r1, [r7, #0]
 8002f8a:	71fb      	strb	r3, [r7, #7]
 8002f8c:	4613      	mov	r3, r2
 8002f8e:	80bb      	strh	r3, [r7, #4]
    uint8_t tmp = 0;
 8002f90:	2300      	movs	r3, #0
 8002f92:	73fb      	strb	r3, [r7, #15]
    uint16_t freesize = 0;
 8002f94:	2300      	movs	r3, #0
 8002f96:	81bb      	strh	r3, [r7, #12]
    */
    //CHECK_SOCKNUM();
    //CHECK_TCPMODE(Sn_MR_TCP4);
    /************/
#ifndef IPV6_AVAILABLE
    CHECK_SOCKNUM();
 8002f98:	79fb      	ldrb	r3, [r7, #7]
 8002f9a:	2b07      	cmp	r3, #7
 8002f9c:	d902      	bls.n	8002fa4 <send+0x24>
 8002f9e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002fa2:	e138      	b.n	8003216 <send+0x296>
    CHECK_SOCKMODE(Sn_MR_TCP);
 8002fa4:	79fb      	ldrb	r3, [r7, #7]
 8002fa6:	009b      	lsls	r3, r3, #2
 8002fa8:	3301      	adds	r3, #1
 8002faa:	00db      	lsls	r3, r3, #3
 8002fac:	4618      	mov	r0, r3
 8002fae:	f000 ff5d 	bl	8003e6c <WIZCHIP_READ>
 8002fb2:	4603      	mov	r3, r0
 8002fb4:	f003 030f 	and.w	r3, r3, #15
 8002fb8:	2b01      	cmp	r3, #1
 8002fba:	d002      	beq.n	8002fc2 <send+0x42>
 8002fbc:	f06f 0304 	mvn.w	r3, #4
 8002fc0:	e129      	b.n	8003216 <send+0x296>
    CHECK_SOCKDATA();
 8002fc2:	88bb      	ldrh	r3, [r7, #4]
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d102      	bne.n	8002fce <send+0x4e>
 8002fc8:	f06f 030d 	mvn.w	r3, #13
 8002fcc:	e123      	b.n	8003216 <send+0x296>
    tmp = getSn_SR(sn);
 8002fce:	79fb      	ldrb	r3, [r7, #7]
 8002fd0:	009b      	lsls	r3, r3, #2
 8002fd2:	3301      	adds	r3, #1
 8002fd4:	00db      	lsls	r3, r3, #3
 8002fd6:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 8002fda:	4618      	mov	r0, r3
 8002fdc:	f000 ff46 	bl	8003e6c <WIZCHIP_READ>
 8002fe0:	4603      	mov	r3, r0
 8002fe2:	73fb      	strb	r3, [r7, #15]
    if (tmp != SOCK_ESTABLISHED && tmp != SOCK_CLOSE_WAIT) {
 8002fe4:	7bfb      	ldrb	r3, [r7, #15]
 8002fe6:	2b17      	cmp	r3, #23
 8002fe8:	d005      	beq.n	8002ff6 <send+0x76>
 8002fea:	7bfb      	ldrb	r3, [r7, #15]
 8002fec:	2b1c      	cmp	r3, #28
 8002fee:	d002      	beq.n	8002ff6 <send+0x76>
        return SOCKERR_SOCKSTATUS;
 8002ff0:	f06f 0306 	mvn.w	r3, #6
 8002ff4:	e10f      	b.n	8003216 <send+0x296>
    }
    if (sock_is_sending & (1 << sn)) {
 8002ff6:	4b8a      	ldr	r3, [pc, #552]	@ (8003220 <send+0x2a0>)
 8002ff8:	881b      	ldrh	r3, [r3, #0]
 8002ffa:	461a      	mov	r2, r3
 8002ffc:	79fb      	ldrb	r3, [r7, #7]
 8002ffe:	fa42 f303 	asr.w	r3, r2, r3
 8003002:	f003 0301 	and.w	r3, r3, #1
 8003006:	2b00      	cmp	r3, #0
 8003008:	d039      	beq.n	800307e <send+0xfe>
        tmp = getSn_IR(sn);
 800300a:	79fb      	ldrb	r3, [r7, #7]
 800300c:	009b      	lsls	r3, r3, #2
 800300e:	3301      	adds	r3, #1
 8003010:	00db      	lsls	r3, r3, #3
 8003012:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8003016:	4618      	mov	r0, r3
 8003018:	f000 ff28 	bl	8003e6c <WIZCHIP_READ>
 800301c:	4603      	mov	r3, r0
 800301e:	f003 031f 	and.w	r3, r3, #31
 8003022:	73fb      	strb	r3, [r7, #15]
        if (tmp & Sn_IR_SENDOK) {
 8003024:	7bfb      	ldrb	r3, [r7, #15]
 8003026:	f003 0310 	and.w	r3, r3, #16
 800302a:	2b00      	cmp	r3, #0
 800302c:	d019      	beq.n	8003062 <send+0xe2>
            setSn_IR(sn, Sn_IR_SENDOK);
 800302e:	79fb      	ldrb	r3, [r7, #7]
 8003030:	009b      	lsls	r3, r3, #2
 8003032:	3301      	adds	r3, #1
 8003034:	00db      	lsls	r3, r3, #3
 8003036:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 800303a:	2110      	movs	r1, #16
 800303c:	4618      	mov	r0, r3
 800303e:	f000 ff61 	bl	8003f04 <WIZCHIP_WRITE>
                setSn_CR(sn, Sn_CR_SEND);
                while (getSn_CR(sn));
                return SOCK_BUSY;
            }
#endif
            sock_is_sending &= ~(1 << sn);
 8003042:	79fb      	ldrb	r3, [r7, #7]
 8003044:	2201      	movs	r2, #1
 8003046:	fa02 f303 	lsl.w	r3, r2, r3
 800304a:	b21b      	sxth	r3, r3
 800304c:	43db      	mvns	r3, r3
 800304e:	b21a      	sxth	r2, r3
 8003050:	4b73      	ldr	r3, [pc, #460]	@ (8003220 <send+0x2a0>)
 8003052:	881b      	ldrh	r3, [r3, #0]
 8003054:	b21b      	sxth	r3, r3
 8003056:	4013      	ands	r3, r2
 8003058:	b21b      	sxth	r3, r3
 800305a:	b29a      	uxth	r2, r3
 800305c:	4b70      	ldr	r3, [pc, #448]	@ (8003220 <send+0x2a0>)
 800305e:	801a      	strh	r2, [r3, #0]
 8003060:	e00d      	b.n	800307e <send+0xfe>
        } else if (tmp & Sn_IR_TIMEOUT) {
 8003062:	7bfb      	ldrb	r3, [r7, #15]
 8003064:	f003 0308 	and.w	r3, r3, #8
 8003068:	2b00      	cmp	r3, #0
 800306a:	d006      	beq.n	800307a <send+0xfa>
            close(sn);
 800306c:	79fb      	ldrb	r3, [r7, #7]
 800306e:	4618      	mov	r0, r3
 8003070:	f7ff fe3c 	bl	8002cec <close>
            return SOCKERR_TIMEOUT;
 8003074:	f06f 030c 	mvn.w	r3, #12
 8003078:	e0cd      	b.n	8003216 <send+0x296>
        } else {
            return SOCK_BUSY;
 800307a:	2300      	movs	r3, #0
 800307c:	e0cb      	b.n	8003216 <send+0x296>
        }
    }
#endif
    freesize = getSn_TxMAX(sn);
 800307e:	79fb      	ldrb	r3, [r7, #7]
 8003080:	009b      	lsls	r3, r3, #2
 8003082:	3301      	adds	r3, #1
 8003084:	00db      	lsls	r3, r3, #3
 8003086:	f503 53f8 	add.w	r3, r3, #7936	@ 0x1f00
 800308a:	4618      	mov	r0, r3
 800308c:	f000 feee 	bl	8003e6c <WIZCHIP_READ>
 8003090:	4603      	mov	r3, r0
 8003092:	029b      	lsls	r3, r3, #10
 8003094:	81bb      	strh	r3, [r7, #12]
    if (len > freesize) {
 8003096:	88ba      	ldrh	r2, [r7, #4]
 8003098:	89bb      	ldrh	r3, [r7, #12]
 800309a:	429a      	cmp	r2, r3
 800309c:	d901      	bls.n	80030a2 <send+0x122>
        len = freesize;    // check size not to exceed MAX size.
 800309e:	89bb      	ldrh	r3, [r7, #12]
 80030a0:	80bb      	strh	r3, [r7, #4]
    }
    while (1) {
        freesize = (uint16_t)getSn_TX_FSR(sn);
 80030a2:	79fb      	ldrb	r3, [r7, #7]
 80030a4:	4618      	mov	r0, r3
 80030a6:	f001 f83b 	bl	8004120 <getSn_TX_FSR>
 80030aa:	4603      	mov	r3, r0
 80030ac:	81bb      	strh	r3, [r7, #12]
        tmp = getSn_SR(sn);
 80030ae:	79fb      	ldrb	r3, [r7, #7]
 80030b0:	009b      	lsls	r3, r3, #2
 80030b2:	3301      	adds	r3, #1
 80030b4:	00db      	lsls	r3, r3, #3
 80030b6:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 80030ba:	4618      	mov	r0, r3
 80030bc:	f000 fed6 	bl	8003e6c <WIZCHIP_READ>
 80030c0:	4603      	mov	r3, r0
 80030c2:	73fb      	strb	r3, [r7, #15]
        if ((tmp != SOCK_ESTABLISHED) && (tmp != SOCK_CLOSE_WAIT)) {
 80030c4:	7bfb      	ldrb	r3, [r7, #15]
 80030c6:	2b17      	cmp	r3, #23
 80030c8:	d00c      	beq.n	80030e4 <send+0x164>
 80030ca:	7bfb      	ldrb	r3, [r7, #15]
 80030cc:	2b1c      	cmp	r3, #28
 80030ce:	d009      	beq.n	80030e4 <send+0x164>
            if (tmp == SOCK_CLOSED) {
 80030d0:	7bfb      	ldrb	r3, [r7, #15]
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d103      	bne.n	80030de <send+0x15e>
                close(sn);
 80030d6:	79fb      	ldrb	r3, [r7, #7]
 80030d8:	4618      	mov	r0, r3
 80030da:	f7ff fe07 	bl	8002cec <close>
            }
            return SOCKERR_SOCKSTATUS;
 80030de:	f06f 0306 	mvn.w	r3, #6
 80030e2:	e098      	b.n	8003216 <send+0x296>
        }
        if ((sock_io_mode & (1 << sn)) && (len > freesize)) {
 80030e4:	4b4f      	ldr	r3, [pc, #316]	@ (8003224 <send+0x2a4>)
 80030e6:	881b      	ldrh	r3, [r3, #0]
 80030e8:	461a      	mov	r2, r3
 80030ea:	79fb      	ldrb	r3, [r7, #7]
 80030ec:	fa42 f303 	asr.w	r3, r2, r3
 80030f0:	f003 0301 	and.w	r3, r3, #1
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d005      	beq.n	8003104 <send+0x184>
 80030f8:	88ba      	ldrh	r2, [r7, #4]
 80030fa:	89bb      	ldrh	r3, [r7, #12]
 80030fc:	429a      	cmp	r2, r3
 80030fe:	d901      	bls.n	8003104 <send+0x184>
            return SOCK_BUSY;    //TODO::need verify:LINAN 20250421
 8003100:	2300      	movs	r3, #0
 8003102:	e088      	b.n	8003216 <send+0x296>
        }
        // if( sock_io_mode & (1<<sn) ) return SOCK_BUSY;  //TODO::need verify:LINAN 20250421
        if (len <= freesize) {
 8003104:	88ba      	ldrh	r2, [r7, #4]
 8003106:	89bb      	ldrh	r3, [r7, #12]
 8003108:	429a      	cmp	r2, r3
 800310a:	d900      	bls.n	800310e <send+0x18e>
        freesize = (uint16_t)getSn_TX_FSR(sn);
 800310c:	e7c9      	b.n	80030a2 <send+0x122>
            break;
 800310e:	bf00      	nop
        }
    }
    wiz_send_data(sn, buf, len);
 8003110:	88ba      	ldrh	r2, [r7, #4]
 8003112:	79fb      	ldrb	r3, [r7, #7]
 8003114:	6839      	ldr	r1, [r7, #0]
 8003116:	4618      	mov	r0, r3
 8003118:	f001 f894 	bl	8004244 <wiz_send_data>
#endif

#if _WIZCHIP_ == 5300
    setSn_TX_WRSR(sn, len);
#endif
    if (sock_is_sending & (1 << sn)) {
 800311c:	4b40      	ldr	r3, [pc, #256]	@ (8003220 <send+0x2a0>)
 800311e:	881b      	ldrh	r3, [r3, #0]
 8003120:	461a      	mov	r2, r3
 8003122:	79fb      	ldrb	r3, [r7, #7]
 8003124:	fa42 f303 	asr.w	r3, r2, r3
 8003128:	f003 0301 	and.w	r3, r3, #1
 800312c:	2b00      	cmp	r3, #0
 800312e:	d04d      	beq.n	80031cc <send+0x24c>
        while (!(getSn_IR(sn) & Sn_IR_SENDOK)) {
 8003130:	e034      	b.n	800319c <send+0x21c>
            tmp = getSn_SR(sn);
 8003132:	79fb      	ldrb	r3, [r7, #7]
 8003134:	009b      	lsls	r3, r3, #2
 8003136:	3301      	adds	r3, #1
 8003138:	00db      	lsls	r3, r3, #3
 800313a:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 800313e:	4618      	mov	r0, r3
 8003140:	f000 fe94 	bl	8003e6c <WIZCHIP_READ>
 8003144:	4603      	mov	r3, r0
 8003146:	73fb      	strb	r3, [r7, #15]
            if ((tmp != SOCK_ESTABLISHED) && (tmp != SOCK_CLOSE_WAIT)) {
 8003148:	7bfb      	ldrb	r3, [r7, #15]
 800314a:	2b17      	cmp	r3, #23
 800314c:	d01a      	beq.n	8003184 <send+0x204>
 800314e:	7bfb      	ldrb	r3, [r7, #15]
 8003150:	2b1c      	cmp	r3, #28
 8003152:	d017      	beq.n	8003184 <send+0x204>
                if ((tmp == SOCK_CLOSED) || (getSn_IR(sn) & Sn_IR_TIMEOUT)) {
 8003154:	7bfb      	ldrb	r3, [r7, #15]
 8003156:	2b00      	cmp	r3, #0
 8003158:	d00d      	beq.n	8003176 <send+0x1f6>
 800315a:	79fb      	ldrb	r3, [r7, #7]
 800315c:	009b      	lsls	r3, r3, #2
 800315e:	3301      	adds	r3, #1
 8003160:	00db      	lsls	r3, r3, #3
 8003162:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8003166:	4618      	mov	r0, r3
 8003168:	f000 fe80 	bl	8003e6c <WIZCHIP_READ>
 800316c:	4603      	mov	r3, r0
 800316e:	f003 0308 	and.w	r3, r3, #8
 8003172:	2b00      	cmp	r3, #0
 8003174:	d003      	beq.n	800317e <send+0x1fe>
                    close(sn);
 8003176:	79fb      	ldrb	r3, [r7, #7]
 8003178:	4618      	mov	r0, r3
 800317a:	f7ff fdb7 	bl	8002cec <close>
                }
                return SOCKERR_SOCKSTATUS;
 800317e:	f06f 0306 	mvn.w	r3, #6
 8003182:	e048      	b.n	8003216 <send+0x296>
            }
            if (sock_io_mode & (1 << sn)) {
 8003184:	4b27      	ldr	r3, [pc, #156]	@ (8003224 <send+0x2a4>)
 8003186:	881b      	ldrh	r3, [r3, #0]
 8003188:	461a      	mov	r2, r3
 800318a:	79fb      	ldrb	r3, [r7, #7]
 800318c:	fa42 f303 	asr.w	r3, r2, r3
 8003190:	f003 0301 	and.w	r3, r3, #1
 8003194:	2b00      	cmp	r3, #0
 8003196:	d001      	beq.n	800319c <send+0x21c>
                return SOCK_BUSY;
 8003198:	2300      	movs	r3, #0
 800319a:	e03c      	b.n	8003216 <send+0x296>
        while (!(getSn_IR(sn) & Sn_IR_SENDOK)) {
 800319c:	79fb      	ldrb	r3, [r7, #7]
 800319e:	009b      	lsls	r3, r3, #2
 80031a0:	3301      	adds	r3, #1
 80031a2:	00db      	lsls	r3, r3, #3
 80031a4:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 80031a8:	4618      	mov	r0, r3
 80031aa:	f000 fe5f 	bl	8003e6c <WIZCHIP_READ>
 80031ae:	4603      	mov	r3, r0
 80031b0:	f003 0310 	and.w	r3, r3, #16
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	d0bc      	beq.n	8003132 <send+0x1b2>
            }
        }
        setSn_IR(sn, Sn_IR_SENDOK);
 80031b8:	79fb      	ldrb	r3, [r7, #7]
 80031ba:	009b      	lsls	r3, r3, #2
 80031bc:	3301      	adds	r3, #1
 80031be:	00db      	lsls	r3, r3, #3
 80031c0:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 80031c4:	2110      	movs	r1, #16
 80031c6:	4618      	mov	r0, r3
 80031c8:	f000 fe9c 	bl	8003f04 <WIZCHIP_WRITE>
    }
    setSn_CR(sn, Sn_CR_SEND);
 80031cc:	79fb      	ldrb	r3, [r7, #7]
 80031ce:	009b      	lsls	r3, r3, #2
 80031d0:	3301      	adds	r3, #1
 80031d2:	00db      	lsls	r3, r3, #3
 80031d4:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 80031d8:	2120      	movs	r1, #32
 80031da:	4618      	mov	r0, r3
 80031dc:	f000 fe92 	bl	8003f04 <WIZCHIP_WRITE>

    while (getSn_CR(sn));  // wait to process the command...
 80031e0:	bf00      	nop
 80031e2:	79fb      	ldrb	r3, [r7, #7]
 80031e4:	009b      	lsls	r3, r3, #2
 80031e6:	3301      	adds	r3, #1
 80031e8:	00db      	lsls	r3, r3, #3
 80031ea:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 80031ee:	4618      	mov	r0, r3
 80031f0:	f000 fe3c 	bl	8003e6c <WIZCHIP_READ>
 80031f4:	4603      	mov	r3, r0
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d1f3      	bne.n	80031e2 <send+0x262>
    sock_is_sending |= (1 << sn);
 80031fa:	79fb      	ldrb	r3, [r7, #7]
 80031fc:	2201      	movs	r2, #1
 80031fe:	fa02 f303 	lsl.w	r3, r2, r3
 8003202:	b21a      	sxth	r2, r3
 8003204:	4b06      	ldr	r3, [pc, #24]	@ (8003220 <send+0x2a0>)
 8003206:	881b      	ldrh	r3, [r3, #0]
 8003208:	b21b      	sxth	r3, r3
 800320a:	4313      	orrs	r3, r2
 800320c:	b21b      	sxth	r3, r3
 800320e:	b29a      	uxth	r2, r3
 8003210:	4b03      	ldr	r3, [pc, #12]	@ (8003220 <send+0x2a0>)
 8003212:	801a      	strh	r2, [r3, #0]

    return len;
 8003214:	88bb      	ldrh	r3, [r7, #4]
}
 8003216:	4618      	mov	r0, r3
 8003218:	3710      	adds	r7, #16
 800321a:	46bd      	mov	sp, r7
 800321c:	bd80      	pop	{r7, pc}
 800321e:	bf00      	nop
 8003220:	2004043e 	.word	0x2004043e
 8003224:	2004043c 	.word	0x2004043c

08003228 <recv>:
    sock_is_sending |= (1 << sn);

    return len;
}
#endif
int32_t recv(uint8_t sn, uint8_t * buf, uint16_t len) { //lihan
 8003228:	b590      	push	{r4, r7, lr}
 800322a:	b085      	sub	sp, #20
 800322c:	af00      	add	r7, sp, #0
 800322e:	4603      	mov	r3, r0
 8003230:	6039      	str	r1, [r7, #0]
 8003232:	71fb      	strb	r3, [r7, #7]
 8003234:	4613      	mov	r3, r2
 8003236:	80bb      	strh	r3, [r7, #4]
    uint8_t  tmp = 0;
 8003238:	2300      	movs	r3, #0
 800323a:	73fb      	strb	r3, [r7, #15]
    uint16_t recvsize = 0;
 800323c:	2300      	movs	r3, #0
 800323e:	81bb      	strh	r3, [r7, #12]
#if   _WIZCHIP_ == 5300
    uint8_t head[2];
    uint16_t mr;
#endif
    //
    CHECK_SOCKNUM();
 8003240:	79fb      	ldrb	r3, [r7, #7]
 8003242:	2b07      	cmp	r3, #7
 8003244:	d902      	bls.n	800324c <recv+0x24>
 8003246:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800324a:	e098      	b.n	800337e <recv+0x156>
    CHECK_SOCKMODE(Sn_MR_TCP);
 800324c:	79fb      	ldrb	r3, [r7, #7]
 800324e:	009b      	lsls	r3, r3, #2
 8003250:	3301      	adds	r3, #1
 8003252:	00db      	lsls	r3, r3, #3
 8003254:	4618      	mov	r0, r3
 8003256:	f000 fe09 	bl	8003e6c <WIZCHIP_READ>
 800325a:	4603      	mov	r3, r0
 800325c:	f003 030f 	and.w	r3, r3, #15
 8003260:	2b01      	cmp	r3, #1
 8003262:	d002      	beq.n	800326a <recv+0x42>
 8003264:	f06f 0304 	mvn.w	r3, #4
 8003268:	e089      	b.n	800337e <recv+0x156>
    CHECK_SOCKDATA();
 800326a:	88bb      	ldrh	r3, [r7, #4]
 800326c:	2b00      	cmp	r3, #0
 800326e:	d102      	bne.n	8003276 <recv+0x4e>
 8003270:	f06f 030d 	mvn.w	r3, #13
 8003274:	e083      	b.n	800337e <recv+0x156>

    recvsize = getSn_RxMAX(sn);
 8003276:	79fb      	ldrb	r3, [r7, #7]
 8003278:	009b      	lsls	r3, r3, #2
 800327a:	3301      	adds	r3, #1
 800327c:	00db      	lsls	r3, r3, #3
 800327e:	f503 53f0 	add.w	r3, r3, #7680	@ 0x1e00
 8003282:	4618      	mov	r0, r3
 8003284:	f000 fdf2 	bl	8003e6c <WIZCHIP_READ>
 8003288:	4603      	mov	r3, r0
 800328a:	029b      	lsls	r3, r3, #10
 800328c:	81bb      	strh	r3, [r7, #12]
    if (recvsize < len) {
 800328e:	89ba      	ldrh	r2, [r7, #12]
 8003290:	88bb      	ldrh	r3, [r7, #4]
 8003292:	429a      	cmp	r2, r3
 8003294:	d201      	bcs.n	800329a <recv+0x72>
        len = recvsize;
 8003296:	89bb      	ldrh	r3, [r7, #12]
 8003298:	80bb      	strh	r3, [r7, #4]
    //sock_pack_info[sn] = PACK_COMPLETED;    // for clear
    if (sock_remained_size[sn] == 0) {
#endif
        //
        while (1) {
            recvsize = (uint16_t)getSn_RX_RSR(sn);
 800329a:	79fb      	ldrb	r3, [r7, #7]
 800329c:	4618      	mov	r0, r3
 800329e:	f000 ff88 	bl	80041b2 <getSn_RX_RSR>
 80032a2:	4603      	mov	r3, r0
 80032a4:	81bb      	strh	r3, [r7, #12]
            tmp = getSn_SR(sn);
 80032a6:	79fb      	ldrb	r3, [r7, #7]
 80032a8:	009b      	lsls	r3, r3, #2
 80032aa:	3301      	adds	r3, #1
 80032ac:	00db      	lsls	r3, r3, #3
 80032ae:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 80032b2:	4618      	mov	r0, r3
 80032b4:	f000 fdda 	bl	8003e6c <WIZCHIP_READ>
 80032b8:	4603      	mov	r3, r0
 80032ba:	73fb      	strb	r3, [r7, #15]
            if (tmp != SOCK_ESTABLISHED) {
 80032bc:	7bfb      	ldrb	r3, [r7, #15]
 80032be:	2b17      	cmp	r3, #23
 80032c0:	d026      	beq.n	8003310 <recv+0xe8>
                if (tmp == SOCK_CLOSE_WAIT) {
 80032c2:	7bfb      	ldrb	r3, [r7, #15]
 80032c4:	2b1c      	cmp	r3, #28
 80032c6:	d11c      	bne.n	8003302 <recv+0xda>
                    if (recvsize != 0) {
 80032c8:	89bb      	ldrh	r3, [r7, #12]
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d130      	bne.n	8003330 <recv+0x108>
                        break;
                    } else if (getSn_TX_FSR(sn) == getSn_TxMAX(sn)) {
 80032ce:	79fb      	ldrb	r3, [r7, #7]
 80032d0:	4618      	mov	r0, r3
 80032d2:	f000 ff25 	bl	8004120 <getSn_TX_FSR>
 80032d6:	4603      	mov	r3, r0
 80032d8:	461c      	mov	r4, r3
 80032da:	79fb      	ldrb	r3, [r7, #7]
 80032dc:	009b      	lsls	r3, r3, #2
 80032de:	3301      	adds	r3, #1
 80032e0:	00db      	lsls	r3, r3, #3
 80032e2:	f503 53f8 	add.w	r3, r3, #7936	@ 0x1f00
 80032e6:	4618      	mov	r0, r3
 80032e8:	f000 fdc0 	bl	8003e6c <WIZCHIP_READ>
 80032ec:	4603      	mov	r3, r0
 80032ee:	029b      	lsls	r3, r3, #10
 80032f0:	429c      	cmp	r4, r3
 80032f2:	d10d      	bne.n	8003310 <recv+0xe8>
                        close(sn);
 80032f4:	79fb      	ldrb	r3, [r7, #7]
 80032f6:	4618      	mov	r0, r3
 80032f8:	f7ff fcf8 	bl	8002cec <close>
                        return SOCKERR_SOCKSTATUS;
 80032fc:	f06f 0306 	mvn.w	r3, #6
 8003300:	e03d      	b.n	800337e <recv+0x156>
                    }
                } else {
                    close(sn);
 8003302:	79fb      	ldrb	r3, [r7, #7]
 8003304:	4618      	mov	r0, r3
 8003306:	f7ff fcf1 	bl	8002cec <close>
                    return SOCKERR_SOCKSTATUS;
 800330a:	f06f 0306 	mvn.w	r3, #6
 800330e:	e036      	b.n	800337e <recv+0x156>
            }
            if (sock_io_mode & (1 << sn)) {
                return SOCK_BUSY;
            }
#else
            if (sock_io_mode & (1 << sn)) {
 8003310:	4b1d      	ldr	r3, [pc, #116]	@ (8003388 <recv+0x160>)
 8003312:	881b      	ldrh	r3, [r3, #0]
 8003314:	461a      	mov	r2, r3
 8003316:	79fb      	ldrb	r3, [r7, #7]
 8003318:	fa42 f303 	asr.w	r3, r2, r3
 800331c:	f003 0301 	and.w	r3, r3, #1
 8003320:	2b00      	cmp	r3, #0
 8003322:	d001      	beq.n	8003328 <recv+0x100>
                return SOCK_BUSY;
 8003324:	2300      	movs	r3, #0
 8003326:	e02a      	b.n	800337e <recv+0x156>
            }
            if (recvsize != 0) {
 8003328:	89bb      	ldrh	r3, [r7, #12]
 800332a:	2b00      	cmp	r3, #0
 800332c:	d102      	bne.n	8003334 <recv+0x10c>
            recvsize = (uint16_t)getSn_RX_RSR(sn);
 800332e:	e7b4      	b.n	800329a <recv+0x72>
                        break;
 8003330:	bf00      	nop
 8003332:	e000      	b.n	8003336 <recv+0x10e>
                break;
 8003334:	bf00      	nop
    if (getSn_MR(sn) & Sn_MR_ALIGN) {
        sock_remained_size[sn] = 0;
    }
    //len = recvsize;
#else
    if (recvsize < len) {
 8003336:	89ba      	ldrh	r2, [r7, #12]
 8003338:	88bb      	ldrh	r3, [r7, #4]
 800333a:	429a      	cmp	r2, r3
 800333c:	d201      	bcs.n	8003342 <recv+0x11a>
        len = recvsize;
 800333e:	89bb      	ldrh	r3, [r7, #12]
 8003340:	80bb      	strh	r3, [r7, #4]
    }
    wiz_recv_data(sn, buf, len);
 8003342:	88ba      	ldrh	r2, [r7, #4]
 8003344:	79fb      	ldrb	r3, [r7, #7]
 8003346:	6839      	ldr	r1, [r7, #0]
 8003348:	4618      	mov	r0, r3
 800334a:	f000 ffd5 	bl	80042f8 <wiz_recv_data>
    setSn_CR(sn, Sn_CR_RECV);
 800334e:	79fb      	ldrb	r3, [r7, #7]
 8003350:	009b      	lsls	r3, r3, #2
 8003352:	3301      	adds	r3, #1
 8003354:	00db      	lsls	r3, r3, #3
 8003356:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 800335a:	2140      	movs	r1, #64	@ 0x40
 800335c:	4618      	mov	r0, r3
 800335e:	f000 fdd1 	bl	8003f04 <WIZCHIP_WRITE>
    while (getSn_CR(sn));
 8003362:	bf00      	nop
 8003364:	79fb      	ldrb	r3, [r7, #7]
 8003366:	009b      	lsls	r3, r3, #2
 8003368:	3301      	adds	r3, #1
 800336a:	00db      	lsls	r3, r3, #3
 800336c:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8003370:	4618      	mov	r0, r3
 8003372:	f000 fd7b 	bl	8003e6c <WIZCHIP_READ>
 8003376:	4603      	mov	r3, r0
 8003378:	2b00      	cmp	r3, #0
 800337a:	d1f3      	bne.n	8003364 <recv+0x13c>
#endif

    //M20150409 : Explicit Type Casting
    //return len;
    return (int32_t)len;
 800337c:	88bb      	ldrh	r3, [r7, #4]
}
 800337e:	4618      	mov	r0, r3
 8003380:	3714      	adds	r7, #20
 8003382:	46bd      	mov	sp, r7
 8003384:	bd90      	pop	{r4, r7, pc}
 8003386:	bf00      	nop
 8003388:	2004043c 	.word	0x2004043c

0800338c <sendto_W5x00>:


int32_t sendto_W5x00(uint8_t sn, uint8_t * buf, uint16_t len, uint8_t * addr, uint16_t port) {
 800338c:	b580      	push	{r7, lr}
 800338e:	b086      	sub	sp, #24
 8003390:	af02      	add	r7, sp, #8
 8003392:	60b9      	str	r1, [r7, #8]
 8003394:	607b      	str	r3, [r7, #4]
 8003396:	4603      	mov	r3, r0
 8003398:	73fb      	strb	r3, [r7, #15]
 800339a:	4613      	mov	r3, r2
 800339c:	81bb      	strh	r3, [r7, #12]
    //static int32_t sendto_IO_6(uint8_t sn, uint8_t * buf, uint16_t len, uint8_t * addr, uint16_t port)
    // printf("sendto_W5x00\r\n" ) ;
    return sendto_IO_6(sn,   buf,  len,   addr,  port, 4);
 800339e:	89ba      	ldrh	r2, [r7, #12]
 80033a0:	7bf8      	ldrb	r0, [r7, #15]
 80033a2:	2304      	movs	r3, #4
 80033a4:	9301      	str	r3, [sp, #4]
 80033a6:	8b3b      	ldrh	r3, [r7, #24]
 80033a8:	9300      	str	r3, [sp, #0]
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	68b9      	ldr	r1, [r7, #8]
 80033ae:	f000 f805 	bl	80033bc <sendto_IO_6>
 80033b2:	4603      	mov	r3, r0
}
 80033b4:	4618      	mov	r0, r3
 80033b6:	3710      	adds	r7, #16
 80033b8:	46bd      	mov	sp, r7
 80033ba:	bd80      	pop	{r7, pc}

080033bc <sendto_IO_6>:
    // printf("sendto_W6x00\r\n" ) ;
    //static int32_t sendto_IO_6(uint8_t sn, uint8_t * buf, uint16_t len, uint8_t * addr, uint16_t port)
    return sendto_IO_6(sn,  buf,  len,   addr,  port, addrlen);
}

static int32_t sendto_IO_6(uint8_t sn, uint8_t * buf, uint16_t len, uint8_t * addr, uint16_t port, uint8_t addrlen) {
 80033bc:	b580      	push	{r7, lr}
 80033be:	b086      	sub	sp, #24
 80033c0:	af00      	add	r7, sp, #0
 80033c2:	60b9      	str	r1, [r7, #8]
 80033c4:	607b      	str	r3, [r7, #4]
 80033c6:	4603      	mov	r3, r0
 80033c8:	73fb      	strb	r3, [r7, #15]
 80033ca:	4613      	mov	r3, r2
 80033cc:	81bb      	strh	r3, [r7, #12]
    uint8_t tmp = 0;
 80033ce:	2300      	movs	r3, #0
 80033d0:	75fb      	strb	r3, [r7, #23]
    uint8_t tcmd = Sn_CR_SEND;
 80033d2:	2320      	movs	r3, #32
 80033d4:	75bb      	strb	r3, [r7, #22]
    uint16_t freesize = 0;
 80033d6:	2300      	movs	r3, #0
 80033d8:	82bb      	strh	r3, [r7, #20]
    uint32_t taddr;

    /*
        The below codes can be omitted for optmization of speed
    */
    CHECK_SOCKNUM();
 80033da:	7bfb      	ldrb	r3, [r7, #15]
 80033dc:	2b07      	cmp	r3, #7
 80033de:	d902      	bls.n	80033e6 <sendto_IO_6+0x2a>
 80033e0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80033e4:	e177      	b.n	80036d6 <sendto_IO_6+0x31a>
    //CHECK_DGRAMMODE();
    /************/
    switch (getSn_MR(sn) & 0x0F) {
 80033e6:	7bfb      	ldrb	r3, [r7, #15]
 80033e8:	009b      	lsls	r3, r3, #2
 80033ea:	3301      	adds	r3, #1
 80033ec:	00db      	lsls	r3, r3, #3
 80033ee:	4618      	mov	r0, r3
 80033f0:	f000 fd3c 	bl	8003e6c <WIZCHIP_READ>
 80033f4:	4603      	mov	r3, r0
 80033f6:	f003 030f 	and.w	r3, r3, #15
 80033fa:	2b04      	cmp	r3, #4
 80033fc:	dc02      	bgt.n	8003404 <sendto_IO_6+0x48>
 80033fe:	2b02      	cmp	r3, #2
 8003400:	da05      	bge.n	800340e <sendto_IO_6+0x52>
 8003402:	e001      	b.n	8003408 <sendto_IO_6+0x4c>
 8003404:	2b0b      	cmp	r3, #11
 8003406:	d002      	beq.n	800340e <sendto_IO_6+0x52>
    case Sn_MR_IPRAW:
    case Sn_MR_IPRAW6:
        break;
    //   #endif
    default:
        return SOCKERR_SOCKMODE;
 8003408:	f06f 0304 	mvn.w	r3, #4
 800340c:	e163      	b.n	80036d6 <sendto_IO_6+0x31a>
        break;
 800340e:	bf00      	nop
    }
    tmp = getSn_MR(sn);
 8003410:	7bfb      	ldrb	r3, [r7, #15]
 8003412:	009b      	lsls	r3, r3, #2
 8003414:	3301      	adds	r3, #1
 8003416:	00db      	lsls	r3, r3, #3
 8003418:	4618      	mov	r0, r3
 800341a:	f000 fd27 	bl	8003e6c <WIZCHIP_READ>
 800341e:	4603      	mov	r3, r0
 8003420:	75fb      	strb	r3, [r7, #23]
    if (tmp != Sn_MR_MACRAW) {
 8003422:	7dfb      	ldrb	r3, [r7, #23]
 8003424:	2b04      	cmp	r3, #4
 8003426:	d024      	beq.n	8003472 <sendto_IO_6+0xb6>
        if (addrlen == 16) {    // addrlen=16, Sn_MR_UDP6(1010), Sn_MR_UDPD(1110)), IPRAW6(1011)
 8003428:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800342c:	2b10      	cmp	r3, #16
 800342e:	d102      	bne.n	8003436 <sendto_IO_6+0x7a>
            if (tmp & 0x08) {
                setSn_DIP6R(sn, addr);
                tcmd = Sn_CR_SEND6;
            } else
#endif
                return SOCKERR_SOCKMODE;
 8003430:	f06f 0304 	mvn.w	r3, #4
 8003434:	e14f      	b.n	80036d6 <sendto_IO_6+0x31a>
        } else if (addrlen == 4) { // addrlen=4, Sn_MR_UDP4(0010), Sn_MR_UDPD(1110), IPRAW4(0011)
 8003436:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800343a:	2b04      	cmp	r3, #4
 800343c:	d116      	bne.n	800346c <sendto_IO_6+0xb0>
            if (tmp == Sn_MR_UDP6 || tmp == Sn_MR_IPRAW6) {
 800343e:	7dfb      	ldrb	r3, [r7, #23]
 8003440:	2b0a      	cmp	r3, #10
 8003442:	d002      	beq.n	800344a <sendto_IO_6+0x8e>
 8003444:	7dfb      	ldrb	r3, [r7, #23]
 8003446:	2b0b      	cmp	r3, #11
 8003448:	d102      	bne.n	8003450 <sendto_IO_6+0x94>
                return SOCKERR_SOCKMODE;
 800344a:	f06f 0304 	mvn.w	r3, #4
 800344e:	e142      	b.n	80036d6 <sendto_IO_6+0x31a>
            }
            setSn_DIPR(sn, addr);
 8003450:	7bfb      	ldrb	r3, [r7, #15]
 8003452:	009b      	lsls	r3, r3, #2
 8003454:	3301      	adds	r3, #1
 8003456:	00db      	lsls	r3, r3, #3
 8003458:	f503 6340 	add.w	r3, r3, #3072	@ 0xc00
 800345c:	2204      	movs	r2, #4
 800345e:	6879      	ldr	r1, [r7, #4]
 8003460:	4618      	mov	r0, r3
 8003462:	f000 fdfd 	bl	8004060 <WIZCHIP_WRITE_BUF>
            tcmd = Sn_CR_SEND;
 8003466:	2320      	movs	r3, #32
 8003468:	75bb      	strb	r3, [r7, #22]
 800346a:	e002      	b.n	8003472 <sendto_IO_6+0xb6>
        } else {
            return SOCKERR_IPINVALID;
 800346c:	f06f 030b 	mvn.w	r3, #11
 8003470:	e131      	b.n	80036d6 <sendto_IO_6+0x31a>
        }
    }
    if ((tmp & 0x03) == 0x02) { // Sn_MR_UPD4(0010), Sn_MR_UDP6(1010), Sn_MR_UDPD(1110)
 8003472:	7dfb      	ldrb	r3, [r7, #23]
 8003474:	f003 0303 	and.w	r3, r3, #3
 8003478:	2b02      	cmp	r3, #2
 800347a:	d122      	bne.n	80034c2 <sendto_IO_6+0x106>
        if (port) {
 800347c:	8c3b      	ldrh	r3, [r7, #32]
 800347e:	2b00      	cmp	r3, #0
 8003480:	d01c      	beq.n	80034bc <sendto_IO_6+0x100>
            setSn_DPORTR(sn, port);
 8003482:	7bfb      	ldrb	r3, [r7, #15]
 8003484:	009b      	lsls	r3, r3, #2
 8003486:	3301      	adds	r3, #1
 8003488:	00db      	lsls	r3, r3, #3
 800348a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800348e:	461a      	mov	r2, r3
 8003490:	8c3b      	ldrh	r3, [r7, #32]
 8003492:	0a1b      	lsrs	r3, r3, #8
 8003494:	b29b      	uxth	r3, r3
 8003496:	b2db      	uxtb	r3, r3
 8003498:	4619      	mov	r1, r3
 800349a:	4610      	mov	r0, r2
 800349c:	f000 fd32 	bl	8003f04 <WIZCHIP_WRITE>
 80034a0:	7bfb      	ldrb	r3, [r7, #15]
 80034a2:	009b      	lsls	r3, r3, #2
 80034a4:	3301      	adds	r3, #1
 80034a6:	00db      	lsls	r3, r3, #3
 80034a8:	f503 5388 	add.w	r3, r3, #4352	@ 0x1100
 80034ac:	461a      	mov	r2, r3
 80034ae:	8c3b      	ldrh	r3, [r7, #32]
 80034b0:	b2db      	uxtb	r3, r3
 80034b2:	4619      	mov	r1, r3
 80034b4:	4610      	mov	r0, r2
 80034b6:	f000 fd25 	bl	8003f04 <WIZCHIP_WRITE>
 80034ba:	e002      	b.n	80034c2 <sendto_IO_6+0x106>
        } else {
            return SOCKERR_PORTZERO;
 80034bc:	f06f 030a 	mvn.w	r3, #10
 80034c0:	e109      	b.n	80036d6 <sendto_IO_6+0x31a>
        }
    }
#ifndef IPV6_AVAILABLE
    CHECK_SOCKDATA();
 80034c2:	89bb      	ldrh	r3, [r7, #12]
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	d102      	bne.n	80034ce <sendto_IO_6+0x112>
 80034c8:	f06f 030d 	mvn.w	r3, #13
 80034cc:	e103      	b.n	80036d6 <sendto_IO_6+0x31a>
    //M20140501 : For avoiding fatal error on memory align mismatched
    //if(*((uint32_t*)addr) == 0) return SOCKERR_IPINVALID;
    //{
    //uint32_t taddr;
    taddr = ((uint32_t)addr[0]) & 0x000000FF;
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	781b      	ldrb	r3, [r3, #0]
 80034d2:	613b      	str	r3, [r7, #16]
    taddr = (taddr << 8) + ((uint32_t)addr[1] & 0x000000FF);
 80034d4:	693b      	ldr	r3, [r7, #16]
 80034d6:	021b      	lsls	r3, r3, #8
 80034d8:	687a      	ldr	r2, [r7, #4]
 80034da:	3201      	adds	r2, #1
 80034dc:	7812      	ldrb	r2, [r2, #0]
 80034de:	4413      	add	r3, r2
 80034e0:	613b      	str	r3, [r7, #16]
    taddr = (taddr << 8) + ((uint32_t)addr[2] & 0x000000FF);
 80034e2:	693b      	ldr	r3, [r7, #16]
 80034e4:	021b      	lsls	r3, r3, #8
 80034e6:	687a      	ldr	r2, [r7, #4]
 80034e8:	3202      	adds	r2, #2
 80034ea:	7812      	ldrb	r2, [r2, #0]
 80034ec:	4413      	add	r3, r2
 80034ee:	613b      	str	r3, [r7, #16]
    taddr = (taddr << 8) + ((uint32_t)addr[3] & 0x000000FF);
 80034f0:	693b      	ldr	r3, [r7, #16]
 80034f2:	021b      	lsls	r3, r3, #8
 80034f4:	687a      	ldr	r2, [r7, #4]
 80034f6:	3203      	adds	r2, #3
 80034f8:	7812      	ldrb	r2, [r2, #0]
 80034fa:	4413      	add	r3, r2
 80034fc:	613b      	str	r3, [r7, #16]
    //}
    //
    //if(*((uint32_t*)addr) == 0) return SOCKERR_IPINVALID;
    if ((taddr == 0) && ((getSn_MR(sn)&Sn_MR_MACRAW) != Sn_MR_MACRAW)) {
 80034fe:	693b      	ldr	r3, [r7, #16]
 8003500:	2b00      	cmp	r3, #0
 8003502:	d10e      	bne.n	8003522 <sendto_IO_6+0x166>
 8003504:	7bfb      	ldrb	r3, [r7, #15]
 8003506:	009b      	lsls	r3, r3, #2
 8003508:	3301      	adds	r3, #1
 800350a:	00db      	lsls	r3, r3, #3
 800350c:	4618      	mov	r0, r3
 800350e:	f000 fcad 	bl	8003e6c <WIZCHIP_READ>
 8003512:	4603      	mov	r3, r0
 8003514:	f003 0304 	and.w	r3, r3, #4
 8003518:	2b04      	cmp	r3, #4
 800351a:	d002      	beq.n	8003522 <sendto_IO_6+0x166>
        return SOCKERR_IPINVALID;
 800351c:	f06f 030b 	mvn.w	r3, #11
 8003520:	e0d9      	b.n	80036d6 <sendto_IO_6+0x31a>
    }
    if ((port  == 0) && ((getSn_MR(sn)&Sn_MR_MACRAW) != Sn_MR_MACRAW)) {
 8003522:	8c3b      	ldrh	r3, [r7, #32]
 8003524:	2b00      	cmp	r3, #0
 8003526:	d10e      	bne.n	8003546 <sendto_IO_6+0x18a>
 8003528:	7bfb      	ldrb	r3, [r7, #15]
 800352a:	009b      	lsls	r3, r3, #2
 800352c:	3301      	adds	r3, #1
 800352e:	00db      	lsls	r3, r3, #3
 8003530:	4618      	mov	r0, r3
 8003532:	f000 fc9b 	bl	8003e6c <WIZCHIP_READ>
 8003536:	4603      	mov	r3, r0
 8003538:	f003 0304 	and.w	r3, r3, #4
 800353c:	2b04      	cmp	r3, #4
 800353e:	d002      	beq.n	8003546 <sendto_IO_6+0x18a>
        return SOCKERR_PORTZERO;
 8003540:	f06f 030a 	mvn.w	r3, #10
 8003544:	e0c7      	b.n	80036d6 <sendto_IO_6+0x31a>
    }
    tmp = getSn_SR(sn);
 8003546:	7bfb      	ldrb	r3, [r7, #15]
 8003548:	009b      	lsls	r3, r3, #2
 800354a:	3301      	adds	r3, #1
 800354c:	00db      	lsls	r3, r3, #3
 800354e:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 8003552:	4618      	mov	r0, r3
 8003554:	f000 fc8a 	bl	8003e6c <WIZCHIP_READ>
 8003558:	4603      	mov	r3, r0
 800355a:	75fb      	strb	r3, [r7, #23]
    //#if ( _WIZCHIP_ < 5200 )
    if ((tmp != SOCK_MACRAW) && (tmp != SOCK_UDP) && (tmp != SOCK_IPRAW)) {
 800355c:	7dfb      	ldrb	r3, [r7, #23]
 800355e:	2b42      	cmp	r3, #66	@ 0x42
 8003560:	d008      	beq.n	8003574 <sendto_IO_6+0x1b8>
 8003562:	7dfb      	ldrb	r3, [r7, #23]
 8003564:	2b22      	cmp	r3, #34	@ 0x22
 8003566:	d005      	beq.n	8003574 <sendto_IO_6+0x1b8>
 8003568:	7dfb      	ldrb	r3, [r7, #23]
 800356a:	2b32      	cmp	r3, #50	@ 0x32
 800356c:	d002      	beq.n	8003574 <sendto_IO_6+0x1b8>
        return SOCKERR_SOCKSTATUS;
 800356e:	f06f 0306 	mvn.w	r3, #6
 8003572:	e0b0      	b.n	80036d6 <sendto_IO_6+0x31a>
    }
    //#else
    //   if(tmp != SOCK_MACRAW && tmp != SOCK_UDP) return SOCKERR_SOCKSTATUS;
    //#endif

    setSn_DIPR(sn, addr);
 8003574:	7bfb      	ldrb	r3, [r7, #15]
 8003576:	009b      	lsls	r3, r3, #2
 8003578:	3301      	adds	r3, #1
 800357a:	00db      	lsls	r3, r3, #3
 800357c:	f503 6340 	add.w	r3, r3, #3072	@ 0xc00
 8003580:	2204      	movs	r2, #4
 8003582:	6879      	ldr	r1, [r7, #4]
 8003584:	4618      	mov	r0, r3
 8003586:	f000 fd6b 	bl	8004060 <WIZCHIP_WRITE_BUF>
    setSn_DPORT(sn, port);
 800358a:	7bfb      	ldrb	r3, [r7, #15]
 800358c:	009b      	lsls	r3, r3, #2
 800358e:	3301      	adds	r3, #1
 8003590:	00db      	lsls	r3, r3, #3
 8003592:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003596:	461a      	mov	r2, r3
 8003598:	8c3b      	ldrh	r3, [r7, #32]
 800359a:	0a1b      	lsrs	r3, r3, #8
 800359c:	b29b      	uxth	r3, r3
 800359e:	b2db      	uxtb	r3, r3
 80035a0:	4619      	mov	r1, r3
 80035a2:	4610      	mov	r0, r2
 80035a4:	f000 fcae 	bl	8003f04 <WIZCHIP_WRITE>
 80035a8:	7bfb      	ldrb	r3, [r7, #15]
 80035aa:	009b      	lsls	r3, r3, #2
 80035ac:	3301      	adds	r3, #1
 80035ae:	00db      	lsls	r3, r3, #3
 80035b0:	f503 5388 	add.w	r3, r3, #4352	@ 0x1100
 80035b4:	461a      	mov	r2, r3
 80035b6:	8c3b      	ldrh	r3, [r7, #32]
 80035b8:	b2db      	uxtb	r3, r3
 80035ba:	4619      	mov	r1, r3
 80035bc:	4610      	mov	r0, r2
 80035be:	f000 fca1 	bl	8003f04 <WIZCHIP_WRITE>
#endif

    freesize = getSn_TxMAX(sn);
 80035c2:	7bfb      	ldrb	r3, [r7, #15]
 80035c4:	009b      	lsls	r3, r3, #2
 80035c6:	3301      	adds	r3, #1
 80035c8:	00db      	lsls	r3, r3, #3
 80035ca:	f503 53f8 	add.w	r3, r3, #7936	@ 0x1f00
 80035ce:	4618      	mov	r0, r3
 80035d0:	f000 fc4c 	bl	8003e6c <WIZCHIP_READ>
 80035d4:	4603      	mov	r3, r0
 80035d6:	029b      	lsls	r3, r3, #10
 80035d8:	82bb      	strh	r3, [r7, #20]
    if (len > freesize) {
 80035da:	89ba      	ldrh	r2, [r7, #12]
 80035dc:	8abb      	ldrh	r3, [r7, #20]
 80035de:	429a      	cmp	r2, r3
 80035e0:	d901      	bls.n	80035e6 <sendto_IO_6+0x22a>
        len = freesize;    // check size not to exceed MAX size.
 80035e2:	8abb      	ldrh	r3, [r7, #20]
 80035e4:	81bb      	strh	r3, [r7, #12]
    }

    while (1) {
        freesize = getSn_TX_FSR(sn);
 80035e6:	7bfb      	ldrb	r3, [r7, #15]
 80035e8:	4618      	mov	r0, r3
 80035ea:	f000 fd99 	bl	8004120 <getSn_TX_FSR>
 80035ee:	4603      	mov	r3, r0
 80035f0:	82bb      	strh	r3, [r7, #20]
        if (getSn_SR(sn) == SOCK_CLOSED) {
 80035f2:	7bfb      	ldrb	r3, [r7, #15]
 80035f4:	009b      	lsls	r3, r3, #2
 80035f6:	3301      	adds	r3, #1
 80035f8:	00db      	lsls	r3, r3, #3
 80035fa:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 80035fe:	4618      	mov	r0, r3
 8003600:	f000 fc34 	bl	8003e6c <WIZCHIP_READ>
 8003604:	4603      	mov	r3, r0
 8003606:	2b00      	cmp	r3, #0
 8003608:	d102      	bne.n	8003610 <sendto_IO_6+0x254>
            return SOCKERR_SOCKCLOSED;
 800360a:	f06f 0303 	mvn.w	r3, #3
 800360e:	e062      	b.n	80036d6 <sendto_IO_6+0x31a>
        }
        if ((sock_io_mode & (1 << sn)) && (len > freesize)) {
 8003610:	4b33      	ldr	r3, [pc, #204]	@ (80036e0 <sendto_IO_6+0x324>)
 8003612:	881b      	ldrh	r3, [r3, #0]
 8003614:	461a      	mov	r2, r3
 8003616:	7bfb      	ldrb	r3, [r7, #15]
 8003618:	fa42 f303 	asr.w	r3, r2, r3
 800361c:	f003 0301 	and.w	r3, r3, #1
 8003620:	2b00      	cmp	r3, #0
 8003622:	d005      	beq.n	8003630 <sendto_IO_6+0x274>
 8003624:	89ba      	ldrh	r2, [r7, #12]
 8003626:	8abb      	ldrh	r3, [r7, #20]
 8003628:	429a      	cmp	r2, r3
 800362a:	d901      	bls.n	8003630 <sendto_IO_6+0x274>
            return SOCK_BUSY;
 800362c:	2300      	movs	r3, #0
 800362e:	e052      	b.n	80036d6 <sendto_IO_6+0x31a>
        }
        if (len <= freesize) {
 8003630:	89ba      	ldrh	r2, [r7, #12]
 8003632:	8abb      	ldrh	r3, [r7, #20]
 8003634:	429a      	cmp	r2, r3
 8003636:	d900      	bls.n	800363a <sendto_IO_6+0x27e>
        freesize = getSn_TX_FSR(sn);
 8003638:	e7d5      	b.n	80035e6 <sendto_IO_6+0x22a>
            break;
 800363a:	bf00      	nop
        }
    };
    wiz_send_data(sn, buf, len);
 800363c:	89ba      	ldrh	r2, [r7, #12]
 800363e:	7bfb      	ldrb	r3, [r7, #15]
 8003640:	68b9      	ldr	r1, [r7, #8]
 8003642:	4618      	mov	r0, r3
 8003644:	f000 fdfe 	bl	8004244 <wiz_send_data>
    //A20150601 : For W5300
#if _WIZCHIP_ == 5300
    setSn_TX_WRSR(sn, len);
#endif
    //
    setSn_CR(sn, Sn_CR_SEND);
 8003648:	7bfb      	ldrb	r3, [r7, #15]
 800364a:	009b      	lsls	r3, r3, #2
 800364c:	3301      	adds	r3, #1
 800364e:	00db      	lsls	r3, r3, #3
 8003650:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8003654:	2120      	movs	r1, #32
 8003656:	4618      	mov	r0, r3
 8003658:	f000 fc54 	bl	8003f04 <WIZCHIP_WRITE>
#endif
    /* wait to process the command... */
    while (getSn_CR(sn));
 800365c:	bf00      	nop
 800365e:	7bfb      	ldrb	r3, [r7, #15]
 8003660:	009b      	lsls	r3, r3, #2
 8003662:	3301      	adds	r3, #1
 8003664:	00db      	lsls	r3, r3, #3
 8003666:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 800366a:	4618      	mov	r0, r3
 800366c:	f000 fbfe 	bl	8003e6c <WIZCHIP_READ>
 8003670:	4603      	mov	r3, r0
 8003672:	2b00      	cmp	r3, #0
 8003674:	d1f3      	bne.n	800365e <sendto_IO_6+0x2a2>
    while (1) {
        tmp = getSn_IR(sn);
 8003676:	7bfb      	ldrb	r3, [r7, #15]
 8003678:	009b      	lsls	r3, r3, #2
 800367a:	3301      	adds	r3, #1
 800367c:	00db      	lsls	r3, r3, #3
 800367e:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8003682:	4618      	mov	r0, r3
 8003684:	f000 fbf2 	bl	8003e6c <WIZCHIP_READ>
 8003688:	4603      	mov	r3, r0
 800368a:	f003 031f 	and.w	r3, r3, #31
 800368e:	75fb      	strb	r3, [r7, #23]
        if (tmp & Sn_IR_SENDOK) {
 8003690:	7dfb      	ldrb	r3, [r7, #23]
 8003692:	f003 0310 	and.w	r3, r3, #16
 8003696:	2b00      	cmp	r3, #0
 8003698:	d00c      	beq.n	80036b4 <sendto_IO_6+0x2f8>
            setSn_IR(sn, Sn_IR_SENDOK);
 800369a:	7bfb      	ldrb	r3, [r7, #15]
 800369c:	009b      	lsls	r3, r3, #2
 800369e:	3301      	adds	r3, #1
 80036a0:	00db      	lsls	r3, r3, #3
 80036a2:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 80036a6:	2110      	movs	r1, #16
 80036a8:	4618      	mov	r0, r3
 80036aa:	f000 fc2b 	bl	8003f04 <WIZCHIP_WRITE>
            break;
 80036ae:	bf00      	nop
        setSUBR((uint8_t*)&taddr);
    }
#endif
    //M20150409 : Explicit Type Casting
    //return len;
    return (int32_t)len;
 80036b0:	89bb      	ldrh	r3, [r7, #12]
 80036b2:	e010      	b.n	80036d6 <sendto_IO_6+0x31a>
        else if (tmp & Sn_IR_TIMEOUT) {
 80036b4:	7dfb      	ldrb	r3, [r7, #23]
 80036b6:	f003 0308 	and.w	r3, r3, #8
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d0db      	beq.n	8003676 <sendto_IO_6+0x2ba>
            setSn_IR(sn, Sn_IR_TIMEOUT);
 80036be:	7bfb      	ldrb	r3, [r7, #15]
 80036c0:	009b      	lsls	r3, r3, #2
 80036c2:	3301      	adds	r3, #1
 80036c4:	00db      	lsls	r3, r3, #3
 80036c6:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 80036ca:	2108      	movs	r1, #8
 80036cc:	4618      	mov	r0, r3
 80036ce:	f000 fc19 	bl	8003f04 <WIZCHIP_WRITE>
            return SOCKERR_TIMEOUT;
 80036d2:	f06f 030c 	mvn.w	r3, #12
}
 80036d6:	4618      	mov	r0, r3
 80036d8:	3718      	adds	r7, #24
 80036da:	46bd      	mov	sp, r7
 80036dc:	bd80      	pop	{r7, pc}
 80036de:	bf00      	nop
 80036e0:	2004043c 	.word	0x2004043c

080036e4 <recvfrom_W5x00>:



int32_t recvfrom_W5x00(uint8_t sn, uint8_t * buf, uint16_t len, uint8_t * addr, uint16_t *port) {
 80036e4:	b580      	push	{r7, lr}
 80036e6:	b088      	sub	sp, #32
 80036e8:	af02      	add	r7, sp, #8
 80036ea:	60b9      	str	r1, [r7, #8]
 80036ec:	607b      	str	r3, [r7, #4]
 80036ee:	4603      	mov	r3, r0
 80036f0:	73fb      	strb	r3, [r7, #15]
 80036f2:	4613      	mov	r3, r2
 80036f4:	81bb      	strh	r3, [r7, #12]
    //int32_t recvfrom_IO_6(uint8_t sn, uint8_t * buf, uint16_t len, uint8_t * addr, uint16_t *port)
    // printf("recvfrom_W5x00\r\n" ) ;
    uint8_t addrlen = 4; //M20150601 : For W5300
 80036f6:	2304      	movs	r3, #4
 80036f8:	74fb      	strb	r3, [r7, #19]
    uint8_t *dummy = &addrlen;
 80036fa:	f107 0313 	add.w	r3, r7, #19
 80036fe:	617b      	str	r3, [r7, #20]
    return recvfrom_IO_6(sn,   buf,  len,   addr,  port, dummy);
 8003700:	89ba      	ldrh	r2, [r7, #12]
 8003702:	7bf8      	ldrb	r0, [r7, #15]
 8003704:	697b      	ldr	r3, [r7, #20]
 8003706:	9301      	str	r3, [sp, #4]
 8003708:	6a3b      	ldr	r3, [r7, #32]
 800370a:	9300      	str	r3, [sp, #0]
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	68b9      	ldr	r1, [r7, #8]
 8003710:	f000 f806 	bl	8003720 <recvfrom_IO_6>
 8003714:	4603      	mov	r3, r0
}
 8003716:	4618      	mov	r0, r3
 8003718:	3718      	adds	r7, #24
 800371a:	46bd      	mov	sp, r7
 800371c:	bd80      	pop	{r7, pc}
	...

08003720 <recvfrom_IO_6>:
int32_t recvfrom_W6x00(uint8_t sn, uint8_t * buf, uint16_t len, uint8_t * addr, uint16_t *port, uint8_t *addrlen) {
    // printf("recvfrom_W6x00\r\n" ) ;
    //int32_t recvfrom_IO_6(uint8_t sn, uint8_t * buf, uint16_t len, uint8_t * addr, uint16_t *port)
    return recvfrom_IO_6(sn,  buf,  len,   addr,  port, addrlen);
}
static int32_t recvfrom_IO_6(uint8_t sn, uint8_t * buf, uint16_t len, uint8_t * addr, uint16_t *port, uint8_t *addrlen) { //TODO : WILL BE IMPROVED
 8003720:	b580      	push	{r7, lr}
 8003722:	b088      	sub	sp, #32
 8003724:	af00      	add	r7, sp, #0
 8003726:	60b9      	str	r1, [r7, #8]
 8003728:	607b      	str	r3, [r7, #4]
 800372a:	4603      	mov	r3, r0
 800372c:	73fb      	strb	r3, [r7, #15]
 800372e:	4613      	mov	r3, r2
 8003730:	81bb      	strh	r3, [r7, #12]
#else
    uint8_t  mr;
#endif
    //
    uint8_t  head[8];
    uint16_t pack_len = 0;
 8003732:	2300      	movs	r3, #0
 8003734:	83fb      	strh	r3, [r7, #30]

    /*
        The below codes can be omitted for optmization of speed
    */
    CHECK_SOCKNUM();
 8003736:	7bfb      	ldrb	r3, [r7, #15]
 8003738:	2b07      	cmp	r3, #7
 800373a:	d902      	bls.n	8003742 <recvfrom_IO_6+0x22>
 800373c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003740:	e1f5      	b.n	8003b2e <recvfrom_IO_6+0x40e>
    //A20150601
#if _WIZCHIP_ == 5300
    mr1 = getMR();
#endif

    switch ((mr = getSn_MR(sn)) & 0x0F) {
 8003742:	7bfb      	ldrb	r3, [r7, #15]
 8003744:	009b      	lsls	r3, r3, #2
 8003746:	3301      	adds	r3, #1
 8003748:	00db      	lsls	r3, r3, #3
 800374a:	4618      	mov	r0, r3
 800374c:	f000 fb8e 	bl	8003e6c <WIZCHIP_READ>
 8003750:	4603      	mov	r3, r0
 8003752:	777b      	strb	r3, [r7, #29]
 8003754:	7f7b      	ldrb	r3, [r7, #29]
 8003756:	f003 030f 	and.w	r3, r3, #15
 800375a:	2b04      	cmp	r3, #4
 800375c:	dc02      	bgt.n	8003764 <recvfrom_IO_6+0x44>
 800375e:	2b02      	cmp	r3, #2
 8003760:	da05      	bge.n	800376e <recvfrom_IO_6+0x4e>
 8003762:	e001      	b.n	8003768 <recvfrom_IO_6+0x48>
 8003764:	2b0b      	cmp	r3, #11
 8003766:	d002      	beq.n	800376e <recvfrom_IO_6+0x4e>
#if ( _WIZCHIP_ < 5200 )
    case Sn_MR_PPPoE:
        break;
#endif
    default:
        return SOCKERR_SOCKMODE;
 8003768:	f06f 0304 	mvn.w	r3, #4
 800376c:	e1df      	b.n	8003b2e <recvfrom_IO_6+0x40e>
        break;
 800376e:	bf00      	nop
    }
    CHECK_SOCKDATA();
 8003770:	89bb      	ldrh	r3, [r7, #12]
 8003772:	2b00      	cmp	r3, #0
 8003774:	d102      	bne.n	800377c <recvfrom_IO_6+0x5c>
 8003776:	f06f 030d 	mvn.w	r3, #13
 800377a:	e1d8      	b.n	8003b2e <recvfrom_IO_6+0x40e>
    if (sock_remained_size[sn] == 0) {
 800377c:	7bfb      	ldrb	r3, [r7, #15]
 800377e:	4a96      	ldr	r2, [pc, #600]	@ (80039d8 <recvfrom_IO_6+0x2b8>)
 8003780:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003784:	2b00      	cmp	r3, #0
 8003786:	d128      	bne.n	80037da <recvfrom_IO_6+0xba>
        while (1) {
            pack_len = getSn_RX_RSR(sn);
 8003788:	7bfb      	ldrb	r3, [r7, #15]
 800378a:	4618      	mov	r0, r3
 800378c:	f000 fd11 	bl	80041b2 <getSn_RX_RSR>
 8003790:	4603      	mov	r3, r0
 8003792:	83fb      	strh	r3, [r7, #30]
            if (getSn_SR(sn) == SOCK_CLOSED) {
 8003794:	7bfb      	ldrb	r3, [r7, #15]
 8003796:	009b      	lsls	r3, r3, #2
 8003798:	3301      	adds	r3, #1
 800379a:	00db      	lsls	r3, r3, #3
 800379c:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 80037a0:	4618      	mov	r0, r3
 80037a2:	f000 fb63 	bl	8003e6c <WIZCHIP_READ>
 80037a6:	4603      	mov	r3, r0
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d102      	bne.n	80037b2 <recvfrom_IO_6+0x92>
                return SOCKERR_SOCKCLOSED;
 80037ac:	f06f 0303 	mvn.w	r3, #3
 80037b0:	e1bd      	b.n	8003b2e <recvfrom_IO_6+0x40e>
            }
#ifndef IPV6_AVAILABLE
            if ((sock_io_mode & (1 << sn)) && (pack_len == 0)) {
 80037b2:	4b8a      	ldr	r3, [pc, #552]	@ (80039dc <recvfrom_IO_6+0x2bc>)
 80037b4:	881b      	ldrh	r3, [r3, #0]
 80037b6:	461a      	mov	r2, r3
 80037b8:	7bfb      	ldrb	r3, [r7, #15]
 80037ba:	fa42 f303 	asr.w	r3, r2, r3
 80037be:	f003 0301 	and.w	r3, r3, #1
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d004      	beq.n	80037d0 <recvfrom_IO_6+0xb0>
 80037c6:	8bfb      	ldrh	r3, [r7, #30]
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d101      	bne.n	80037d0 <recvfrom_IO_6+0xb0>
                return SOCK_BUSY;
 80037cc:	2300      	movs	r3, #0
 80037ce:	e1ae      	b.n	8003b2e <recvfrom_IO_6+0x40e>
            }
            if (pack_len != 0) {
 80037d0:	8bfb      	ldrh	r3, [r7, #30]
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d100      	bne.n	80037d8 <recvfrom_IO_6+0xb8>
            pack_len = getSn_RX_RSR(sn);
 80037d6:	e7d7      	b.n	8003788 <recvfrom_IO_6+0x68>
                break;
 80037d8:	bf00      	nop
    pack_len = head[0] & 0x07;
    pack_len = (pack_len << 8) + head[1];
#endif
    //D20150601 : Move it to bottom
    // sock_pack_info[sn] = PACK_COMPLETED;
    switch (mr & 0x07) {
 80037da:	7f7b      	ldrb	r3, [r7, #29]
 80037dc:	f003 0307 	and.w	r3, r3, #7
 80037e0:	2b0e      	cmp	r3, #14
 80037e2:	bf8c      	ite	hi
 80037e4:	2201      	movhi	r2, #1
 80037e6:	2200      	movls	r2, #0
 80037e8:	b2d2      	uxtb	r2, r2
 80037ea:	2a00      	cmp	r2, #0
 80037ec:	f040 815b 	bne.w	8003aa6 <recvfrom_IO_6+0x386>
 80037f0:	2201      	movs	r2, #1
 80037f2:	fa02 f303 	lsl.w	r3, r2, r3
 80037f6:	f244 4204 	movw	r2, #17412	@ 0x4404
 80037fa:	401a      	ands	r2, r3
 80037fc:	2a00      	cmp	r2, #0
 80037fe:	bf14      	ite	ne
 8003800:	2201      	movne	r2, #1
 8003802:	2200      	moveq	r2, #0
 8003804:	b2d2      	uxtb	r2, r2
 8003806:	2a00      	cmp	r2, #0
 8003808:	d114      	bne.n	8003834 <recvfrom_IO_6+0x114>
 800380a:	f640 0208 	movw	r2, #2056	@ 0x808
 800380e:	401a      	ands	r2, r3
 8003810:	2a00      	cmp	r2, #0
 8003812:	bf14      	ite	ne
 8003814:	2201      	movne	r2, #1
 8003816:	2200      	moveq	r2, #0
 8003818:	b2d2      	uxtb	r2, r2
 800381a:	2a00      	cmp	r2, #0
 800381c:	f040 80e2 	bne.w	80039e4 <recvfrom_IO_6+0x2c4>
 8003820:	f003 0310 	and.w	r3, r3, #16
 8003824:	2b00      	cmp	r3, #0
 8003826:	bf14      	ite	ne
 8003828:	2301      	movne	r3, #1
 800382a:	2300      	moveq	r3, #0
 800382c:	b2db      	uxtb	r3, r3
 800382e:	2b00      	cmp	r3, #0
 8003830:	d170      	bne.n	8003914 <recvfrom_IO_6+0x1f4>
 8003832:	e138      	b.n	8003aa6 <recvfrom_IO_6+0x386>
        setSn_CR(sn, Sn_CR_RECV);

        while (getSn_CR(sn));

#else
        if (sock_remained_size[sn] == 0) {
 8003834:	7bfb      	ldrb	r3, [r7, #15]
 8003836:	4a68      	ldr	r2, [pc, #416]	@ (80039d8 <recvfrom_IO_6+0x2b8>)
 8003838:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800383c:	2b00      	cmp	r3, #0
 800383e:	d151      	bne.n	80038e4 <recvfrom_IO_6+0x1c4>
            wiz_recv_data(sn, head, 8);
 8003840:	f107 0114 	add.w	r1, r7, #20
 8003844:	7bfb      	ldrb	r3, [r7, #15]
 8003846:	2208      	movs	r2, #8
 8003848:	4618      	mov	r0, r3
 800384a:	f000 fd55 	bl	80042f8 <wiz_recv_data>
            setSn_CR(sn, Sn_CR_RECV);
 800384e:	7bfb      	ldrb	r3, [r7, #15]
 8003850:	009b      	lsls	r3, r3, #2
 8003852:	3301      	adds	r3, #1
 8003854:	00db      	lsls	r3, r3, #3
 8003856:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 800385a:	2140      	movs	r1, #64	@ 0x40
 800385c:	4618      	mov	r0, r3
 800385e:	f000 fb51 	bl	8003f04 <WIZCHIP_WRITE>
            while (getSn_CR(sn));
 8003862:	bf00      	nop
 8003864:	7bfb      	ldrb	r3, [r7, #15]
 8003866:	009b      	lsls	r3, r3, #2
 8003868:	3301      	adds	r3, #1
 800386a:	00db      	lsls	r3, r3, #3
 800386c:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8003870:	4618      	mov	r0, r3
 8003872:	f000 fafb 	bl	8003e6c <WIZCHIP_READ>
 8003876:	4603      	mov	r3, r0
 8003878:	2b00      	cmp	r3, #0
 800387a:	d1f3      	bne.n	8003864 <recvfrom_IO_6+0x144>
                *port = (*port << 8) + head[4];
                sock_remained_size[sn] = head[7];
                sock_remained_size[sn] = (sock_remained_size[sn] << 8) + head[6];
            } else {
#endif
                addr[0] = head[0];
 800387c:	7d3a      	ldrb	r2, [r7, #20]
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	701a      	strb	r2, [r3, #0]
                addr[1] = head[1];
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	3301      	adds	r3, #1
 8003886:	7d7a      	ldrb	r2, [r7, #21]
 8003888:	701a      	strb	r2, [r3, #0]
                addr[2] = head[2];
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	3302      	adds	r3, #2
 800388e:	7dba      	ldrb	r2, [r7, #22]
 8003890:	701a      	strb	r2, [r3, #0]
                addr[3] = head[3];
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	3303      	adds	r3, #3
 8003896:	7dfa      	ldrb	r2, [r7, #23]
 8003898:	701a      	strb	r2, [r3, #0]
                *port = head[4];
 800389a:	7e3b      	ldrb	r3, [r7, #24]
 800389c:	461a      	mov	r2, r3
 800389e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80038a0:	801a      	strh	r2, [r3, #0]
                *port = (*port << 8) + head[5];
 80038a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80038a4:	881b      	ldrh	r3, [r3, #0]
 80038a6:	021b      	lsls	r3, r3, #8
 80038a8:	b29b      	uxth	r3, r3
 80038aa:	7e7a      	ldrb	r2, [r7, #25]
 80038ac:	4413      	add	r3, r2
 80038ae:	b29a      	uxth	r2, r3
 80038b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80038b2:	801a      	strh	r2, [r3, #0]
                sock_remained_size[sn] = head[6];
 80038b4:	7eba      	ldrb	r2, [r7, #26]
 80038b6:	7bfb      	ldrb	r3, [r7, #15]
 80038b8:	4611      	mov	r1, r2
 80038ba:	4a47      	ldr	r2, [pc, #284]	@ (80039d8 <recvfrom_IO_6+0x2b8>)
 80038bc:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
                sock_remained_size[sn] = (sock_remained_size[sn] << 8) + head[7];
 80038c0:	7bfb      	ldrb	r3, [r7, #15]
 80038c2:	4a45      	ldr	r2, [pc, #276]	@ (80039d8 <recvfrom_IO_6+0x2b8>)
 80038c4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80038c8:	021b      	lsls	r3, r3, #8
 80038ca:	b29a      	uxth	r2, r3
 80038cc:	7efb      	ldrb	r3, [r7, #27]
 80038ce:	4619      	mov	r1, r3
 80038d0:	7bfb      	ldrb	r3, [r7, #15]
 80038d2:	440a      	add	r2, r1
 80038d4:	b291      	uxth	r1, r2
 80038d6:	4a40      	ldr	r2, [pc, #256]	@ (80039d8 <recvfrom_IO_6+0x2b8>)
 80038d8:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
#if _WIZCHIP_ == 5300
            }
#endif
            sock_pack_info[sn] = PACK_FIRST;
 80038dc:	7bfb      	ldrb	r3, [r7, #15]
 80038de:	4a40      	ldr	r2, [pc, #256]	@ (80039e0 <recvfrom_IO_6+0x2c0>)
 80038e0:	2180      	movs	r1, #128	@ 0x80
 80038e2:	54d1      	strb	r1, [r2, r3]
        }
        if (len < sock_remained_size[sn]) {
 80038e4:	7bfb      	ldrb	r3, [r7, #15]
 80038e6:	4a3c      	ldr	r2, [pc, #240]	@ (80039d8 <recvfrom_IO_6+0x2b8>)
 80038e8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80038ec:	89ba      	ldrh	r2, [r7, #12]
 80038ee:	429a      	cmp	r2, r3
 80038f0:	d202      	bcs.n	80038f8 <recvfrom_IO_6+0x1d8>
            pack_len = len;
 80038f2:	89bb      	ldrh	r3, [r7, #12]
 80038f4:	83fb      	strh	r3, [r7, #30]
 80038f6:	e004      	b.n	8003902 <recvfrom_IO_6+0x1e2>
        } else {
            pack_len = sock_remained_size[sn];
 80038f8:	7bfb      	ldrb	r3, [r7, #15]
 80038fa:	4a37      	ldr	r2, [pc, #220]	@ (80039d8 <recvfrom_IO_6+0x2b8>)
 80038fc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003900:	83fb      	strh	r3, [r7, #30]
        }
        //A20150601 : For W5300
        len = pack_len;
 8003902:	8bfb      	ldrh	r3, [r7, #30]
 8003904:	81bb      	strh	r3, [r7, #12]
        }
#endif
        //
        // Need to packet length check (default 1472)
        //
        wiz_recv_data(sn, buf, pack_len); // data copy.
 8003906:	8bfa      	ldrh	r2, [r7, #30]
 8003908:	7bfb      	ldrb	r3, [r7, #15]
 800390a:	68b9      	ldr	r1, [r7, #8]
 800390c:	4618      	mov	r0, r3
 800390e:	f000 fcf3 	bl	80042f8 <wiz_recv_data>
#endif
        break;
 8003912:	e0d5      	b.n	8003ac0 <recvfrom_IO_6+0x3a0>
    case Sn_MR_MACRAW :
        if (sock_remained_size[sn] == 0) {
 8003914:	7bfb      	ldrb	r3, [r7, #15]
 8003916:	4a30      	ldr	r2, [pc, #192]	@ (80039d8 <recvfrom_IO_6+0x2b8>)
 8003918:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800391c:	2b00      	cmp	r3, #0
 800391e:	d145      	bne.n	80039ac <recvfrom_IO_6+0x28c>
#ifndef IPV6_AVAILABLE
            wiz_recv_data(sn, head, 2);
 8003920:	f107 0114 	add.w	r1, r7, #20
 8003924:	7bfb      	ldrb	r3, [r7, #15]
 8003926:	2202      	movs	r2, #2
 8003928:	4618      	mov	r0, r3
 800392a:	f000 fce5 	bl	80042f8 <wiz_recv_data>
            setSn_CR(sn, Sn_CR_RECV);
 800392e:	7bfb      	ldrb	r3, [r7, #15]
 8003930:	009b      	lsls	r3, r3, #2
 8003932:	3301      	adds	r3, #1
 8003934:	00db      	lsls	r3, r3, #3
 8003936:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 800393a:	2140      	movs	r1, #64	@ 0x40
 800393c:	4618      	mov	r0, r3
 800393e:	f000 fae1 	bl	8003f04 <WIZCHIP_WRITE>
            while (getSn_CR(sn));
 8003942:	bf00      	nop
 8003944:	7bfb      	ldrb	r3, [r7, #15]
 8003946:	009b      	lsls	r3, r3, #2
 8003948:	3301      	adds	r3, #1
 800394a:	00db      	lsls	r3, r3, #3
 800394c:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8003950:	4618      	mov	r0, r3
 8003952:	f000 fa8b 	bl	8003e6c <WIZCHIP_READ>
 8003956:	4603      	mov	r3, r0
 8003958:	2b00      	cmp	r3, #0
 800395a:	d1f3      	bne.n	8003944 <recvfrom_IO_6+0x224>
#endif
            // read peer's IP address, port number & packet length
            sock_remained_size[sn] = head[0];
 800395c:	7d3a      	ldrb	r2, [r7, #20]
 800395e:	7bfb      	ldrb	r3, [r7, #15]
 8003960:	4611      	mov	r1, r2
 8003962:	4a1d      	ldr	r2, [pc, #116]	@ (80039d8 <recvfrom_IO_6+0x2b8>)
 8003964:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
            sock_remained_size[sn] = (sock_remained_size[sn] << 8) + head[1] - 2;
 8003968:	7bfb      	ldrb	r3, [r7, #15]
 800396a:	4a1b      	ldr	r2, [pc, #108]	@ (80039d8 <recvfrom_IO_6+0x2b8>)
 800396c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003970:	021b      	lsls	r3, r3, #8
 8003972:	b29b      	uxth	r3, r3
 8003974:	7d7a      	ldrb	r2, [r7, #21]
 8003976:	4413      	add	r3, r2
 8003978:	b29a      	uxth	r2, r3
 800397a:	7bfb      	ldrb	r3, [r7, #15]
 800397c:	3a02      	subs	r2, #2
 800397e:	b291      	uxth	r1, r2
 8003980:	4a15      	ldr	r2, [pc, #84]	@ (80039d8 <recvfrom_IO_6+0x2b8>)
 8003982:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
                sock_remained_size[sn] = sock_remained_size[sn] + 1 - 4;
            } else {
                sock_remained_size[sn] -= 4;
            }
#endif
            if (sock_remained_size[sn] > 1514) {
 8003986:	7bfb      	ldrb	r3, [r7, #15]
 8003988:	4a13      	ldr	r2, [pc, #76]	@ (80039d8 <recvfrom_IO_6+0x2b8>)
 800398a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800398e:	f240 52ea 	movw	r2, #1514	@ 0x5ea
 8003992:	4293      	cmp	r3, r2
 8003994:	d906      	bls.n	80039a4 <recvfrom_IO_6+0x284>
                close(sn);
 8003996:	7bfb      	ldrb	r3, [r7, #15]
 8003998:	4618      	mov	r0, r3
 800399a:	f7ff f9a7 	bl	8002cec <close>
                return SOCKFATAL_PACKLEN;
 800399e:	f46f 737a 	mvn.w	r3, #1000	@ 0x3e8
 80039a2:	e0c4      	b.n	8003b2e <recvfrom_IO_6+0x40e>
            }
            sock_pack_info[sn] = PACK_FIRST;
 80039a4:	7bfb      	ldrb	r3, [r7, #15]
 80039a6:	4a0e      	ldr	r2, [pc, #56]	@ (80039e0 <recvfrom_IO_6+0x2c0>)
 80039a8:	2180      	movs	r1, #128	@ 0x80
 80039aa:	54d1      	strb	r1, [r2, r3]
        }
        if (len < sock_remained_size[sn]) {
 80039ac:	7bfb      	ldrb	r3, [r7, #15]
 80039ae:	4a0a      	ldr	r2, [pc, #40]	@ (80039d8 <recvfrom_IO_6+0x2b8>)
 80039b0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80039b4:	89ba      	ldrh	r2, [r7, #12]
 80039b6:	429a      	cmp	r2, r3
 80039b8:	d202      	bcs.n	80039c0 <recvfrom_IO_6+0x2a0>
            pack_len = len;
 80039ba:	89bb      	ldrh	r3, [r7, #12]
 80039bc:	83fb      	strh	r3, [r7, #30]
 80039be:	e004      	b.n	80039ca <recvfrom_IO_6+0x2aa>
        } else {
            pack_len = sock_remained_size[sn];
 80039c0:	7bfb      	ldrb	r3, [r7, #15]
 80039c2:	4a05      	ldr	r2, [pc, #20]	@ (80039d8 <recvfrom_IO_6+0x2b8>)
 80039c4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80039c8:	83fb      	strh	r3, [r7, #30]
        }
        wiz_recv_data(sn, buf, pack_len);
 80039ca:	8bfa      	ldrh	r2, [r7, #30]
 80039cc:	7bfb      	ldrb	r3, [r7, #15]
 80039ce:	68b9      	ldr	r1, [r7, #8]
 80039d0:	4618      	mov	r0, r3
 80039d2:	f000 fc91 	bl	80042f8 <wiz_recv_data>
        break;
 80039d6:	e073      	b.n	8003ac0 <recvfrom_IO_6+0x3a0>
 80039d8:	20040440 	.word	0x20040440
 80039dc:	2004043c 	.word	0x2004043c
 80039e0:	20040450 	.word	0x20040450
    //#if ( _WIZCHIP_ < 5200 )
    case Sn_MR_IPRAW6:
    case Sn_MR_IPRAW4 :
        if (sock_remained_size[sn] == 0) {
 80039e4:	7bfb      	ldrb	r3, [r7, #15]
 80039e6:	4a54      	ldr	r2, [pc, #336]	@ (8003b38 <recvfrom_IO_6+0x418>)
 80039e8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d166      	bne.n	8003abe <recvfrom_IO_6+0x39e>
#ifndef IPV6_AVAILABLE
            wiz_recv_data(sn, head, 6);
 80039f0:	f107 0114 	add.w	r1, r7, #20
 80039f4:	7bfb      	ldrb	r3, [r7, #15]
 80039f6:	2206      	movs	r2, #6
 80039f8:	4618      	mov	r0, r3
 80039fa:	f000 fc7d 	bl	80042f8 <wiz_recv_data>
            setSn_CR(sn, Sn_CR_RECV);
 80039fe:	7bfb      	ldrb	r3, [r7, #15]
 8003a00:	009b      	lsls	r3, r3, #2
 8003a02:	3301      	adds	r3, #1
 8003a04:	00db      	lsls	r3, r3, #3
 8003a06:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8003a0a:	2140      	movs	r1, #64	@ 0x40
 8003a0c:	4618      	mov	r0, r3
 8003a0e:	f000 fa79 	bl	8003f04 <WIZCHIP_WRITE>
            while (getSn_CR(sn));
 8003a12:	bf00      	nop
 8003a14:	7bfb      	ldrb	r3, [r7, #15]
 8003a16:	009b      	lsls	r3, r3, #2
 8003a18:	3301      	adds	r3, #1
 8003a1a:	00db      	lsls	r3, r3, #3
 8003a1c:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8003a20:	4618      	mov	r0, r3
 8003a22:	f000 fa23 	bl	8003e6c <WIZCHIP_READ>
 8003a26:	4603      	mov	r3, r0
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	d1f3      	bne.n	8003a14 <recvfrom_IO_6+0x2f4>
            addr[0] = head[0];
 8003a2c:	7d3a      	ldrb	r2, [r7, #20]
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	701a      	strb	r2, [r3, #0]
            addr[1] = head[1];
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	3301      	adds	r3, #1
 8003a36:	7d7a      	ldrb	r2, [r7, #21]
 8003a38:	701a      	strb	r2, [r3, #0]
            addr[2] = head[2];
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	3302      	adds	r3, #2
 8003a3e:	7dba      	ldrb	r2, [r7, #22]
 8003a40:	701a      	strb	r2, [r3, #0]
            addr[3] = head[3];
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	3303      	adds	r3, #3
 8003a46:	7dfa      	ldrb	r2, [r7, #23]
 8003a48:	701a      	strb	r2, [r3, #0]
            sock_remained_size[sn] = head[4];
 8003a4a:	7e3a      	ldrb	r2, [r7, #24]
 8003a4c:	7bfb      	ldrb	r3, [r7, #15]
 8003a4e:	4611      	mov	r1, r2
 8003a50:	4a39      	ldr	r2, [pc, #228]	@ (8003b38 <recvfrom_IO_6+0x418>)
 8003a52:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
            //M20150401 : For Typing Error
            //sock_remaiend_size[sn] = (sock_remained_size[sn] << 8) + head[5];
            sock_remained_size[sn] = (sock_remained_size[sn] << 8) + head[5];
 8003a56:	7bfb      	ldrb	r3, [r7, #15]
 8003a58:	4a37      	ldr	r2, [pc, #220]	@ (8003b38 <recvfrom_IO_6+0x418>)
 8003a5a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003a5e:	021b      	lsls	r3, r3, #8
 8003a60:	b29a      	uxth	r2, r3
 8003a62:	7e7b      	ldrb	r3, [r7, #25]
 8003a64:	4619      	mov	r1, r3
 8003a66:	7bfb      	ldrb	r3, [r7, #15]
 8003a68:	440a      	add	r2, r1
 8003a6a:	b291      	uxth	r1, r2
 8003a6c:	4a32      	ldr	r2, [pc, #200]	@ (8003b38 <recvfrom_IO_6+0x418>)
 8003a6e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
            sock_pack_info[sn] = PACK_FIRST;
 8003a72:	7bfb      	ldrb	r3, [r7, #15]
 8003a74:	4a31      	ldr	r2, [pc, #196]	@ (8003b3c <recvfrom_IO_6+0x41c>)
 8003a76:	2180      	movs	r1, #128	@ 0x80
 8003a78:	54d1      	strb	r1, [r2, r3]
            //
            // Need to packet length check
            //
            if (len < sock_remained_size[sn]) {
 8003a7a:	7bfb      	ldrb	r3, [r7, #15]
 8003a7c:	4a2e      	ldr	r2, [pc, #184]	@ (8003b38 <recvfrom_IO_6+0x418>)
 8003a7e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003a82:	89ba      	ldrh	r2, [r7, #12]
 8003a84:	429a      	cmp	r2, r3
 8003a86:	d202      	bcs.n	8003a8e <recvfrom_IO_6+0x36e>
                pack_len = len;
 8003a88:	89bb      	ldrh	r3, [r7, #12]
 8003a8a:	83fb      	strh	r3, [r7, #30]
 8003a8c:	e004      	b.n	8003a98 <recvfrom_IO_6+0x378>
            } else {
                pack_len = sock_remained_size[sn];
 8003a8e:	7bfb      	ldrb	r3, [r7, #15]
 8003a90:	4a29      	ldr	r2, [pc, #164]	@ (8003b38 <recvfrom_IO_6+0x418>)
 8003a92:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003a96:	83fb      	strh	r3, [r7, #30]
            }
            wiz_recv_data(sn, buf, pack_len); // data copy.
 8003a98:	8bfa      	ldrh	r2, [r7, #30]
 8003a9a:	7bfb      	ldrb	r3, [r7, #15]
 8003a9c:	68b9      	ldr	r1, [r7, #8]
 8003a9e:	4618      	mov	r0, r3
 8003aa0:	f000 fc2a 	bl	80042f8 <wiz_recv_data>
            setSn_CR(sn, Sn_CR_RECV);
            while (getSn_CR(sn));

#endif
        }
        break;
 8003aa4:	e00b      	b.n	8003abe <recvfrom_IO_6+0x39e>
    default:
        wiz_recv_ignore(sn, pack_len); // data copy.
 8003aa6:	8bfa      	ldrh	r2, [r7, #30]
 8003aa8:	7bfb      	ldrb	r3, [r7, #15]
 8003aaa:	4611      	mov	r1, r2
 8003aac:	4618      	mov	r0, r3
 8003aae:	f000 fc7d 	bl	80043ac <wiz_recv_ignore>
        sock_remained_size[sn] = pack_len;
 8003ab2:	7bfb      	ldrb	r3, [r7, #15]
 8003ab4:	4920      	ldr	r1, [pc, #128]	@ (8003b38 <recvfrom_IO_6+0x418>)
 8003ab6:	8bfa      	ldrh	r2, [r7, #30]
 8003ab8:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
        break;
 8003abc:	e000      	b.n	8003ac0 <recvfrom_IO_6+0x3a0>
        break;
 8003abe:	bf00      	nop
    } else {
        sock_pack_info[sn] |= PACK_COMPLETED;
    }

#else
    setSn_CR(sn, Sn_CR_RECV);
 8003ac0:	7bfb      	ldrb	r3, [r7, #15]
 8003ac2:	009b      	lsls	r3, r3, #2
 8003ac4:	3301      	adds	r3, #1
 8003ac6:	00db      	lsls	r3, r3, #3
 8003ac8:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8003acc:	2140      	movs	r1, #64	@ 0x40
 8003ace:	4618      	mov	r0, r3
 8003ad0:	f000 fa18 	bl	8003f04 <WIZCHIP_WRITE>
    /* wait to process the command... */
    while (getSn_CR(sn)) ;
 8003ad4:	bf00      	nop
 8003ad6:	7bfb      	ldrb	r3, [r7, #15]
 8003ad8:	009b      	lsls	r3, r3, #2
 8003ada:	3301      	adds	r3, #1
 8003adc:	00db      	lsls	r3, r3, #3
 8003ade:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8003ae2:	4618      	mov	r0, r3
 8003ae4:	f000 f9c2 	bl	8003e6c <WIZCHIP_READ>
 8003ae8:	4603      	mov	r3, r0
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d1f3      	bne.n	8003ad6 <recvfrom_IO_6+0x3b6>
    sock_remained_size[sn] -= pack_len;
 8003aee:	7bfb      	ldrb	r3, [r7, #15]
 8003af0:	4a11      	ldr	r2, [pc, #68]	@ (8003b38 <recvfrom_IO_6+0x418>)
 8003af2:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 8003af6:	7bfb      	ldrb	r3, [r7, #15]
 8003af8:	8bfa      	ldrh	r2, [r7, #30]
 8003afa:	1a8a      	subs	r2, r1, r2
 8003afc:	b291      	uxth	r1, r2
 8003afe:	4a0e      	ldr	r2, [pc, #56]	@ (8003b38 <recvfrom_IO_6+0x418>)
 8003b00:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    //M20150601 :
    //if(sock_remained_size[sn] != 0) sock_pack_info[sn] |= 0x01;
    if (sock_remained_size[sn] != 0) {
 8003b04:	7bfb      	ldrb	r3, [r7, #15]
 8003b06:	4a0c      	ldr	r2, [pc, #48]	@ (8003b38 <recvfrom_IO_6+0x418>)
 8003b08:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d009      	beq.n	8003b24 <recvfrom_IO_6+0x404>
        sock_pack_info[sn] |= PACK_REMAINED;
 8003b10:	7bfb      	ldrb	r3, [r7, #15]
 8003b12:	4a0a      	ldr	r2, [pc, #40]	@ (8003b3c <recvfrom_IO_6+0x41c>)
 8003b14:	5cd2      	ldrb	r2, [r2, r3]
 8003b16:	7bfb      	ldrb	r3, [r7, #15]
 8003b18:	f042 0201 	orr.w	r2, r2, #1
 8003b1c:	b2d1      	uxtb	r1, r2
 8003b1e:	4a07      	ldr	r2, [pc, #28]	@ (8003b3c <recvfrom_IO_6+0x41c>)
 8003b20:	54d1      	strb	r1, [r2, r3]
 8003b22:	e003      	b.n	8003b2c <recvfrom_IO_6+0x40c>
        if (pack_len & 0x01) {
            sock_pack_info[sn] |= PACK_FIFOBYTE;
        }
#endif
    } else {
        sock_pack_info[sn] = PACK_COMPLETED;
 8003b24:	7bfb      	ldrb	r3, [r7, #15]
 8003b26:	4a05      	ldr	r2, [pc, #20]	@ (8003b3c <recvfrom_IO_6+0x41c>)
 8003b28:	2100      	movs	r1, #0
 8003b2a:	54d1      	strb	r1, [r2, r3]
#endif
    //
    //M20150409 : Explicit Type Casting
    //return pack_len;
#endif
    return (int32_t)pack_len;
 8003b2c:	8bfb      	ldrh	r3, [r7, #30]
}
 8003b2e:	4618      	mov	r0, r3
 8003b30:	3720      	adds	r7, #32
 8003b32:	46bd      	mov	sp, r7
 8003b34:	bd80      	pop	{r7, pc}
 8003b36:	bf00      	nop
 8003b38:	20040440 	.word	0x20040440
 8003b3c:	20040450 	.word	0x20040450

08003b40 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003b40:	b480      	push	{r7}
 8003b42:	b083      	sub	sp, #12
 8003b44:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003b46:	4b0f      	ldr	r3, [pc, #60]	@ (8003b84 <HAL_MspInit+0x44>)
 8003b48:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003b4a:	4a0e      	ldr	r2, [pc, #56]	@ (8003b84 <HAL_MspInit+0x44>)
 8003b4c:	f043 0301 	orr.w	r3, r3, #1
 8003b50:	6613      	str	r3, [r2, #96]	@ 0x60
 8003b52:	4b0c      	ldr	r3, [pc, #48]	@ (8003b84 <HAL_MspInit+0x44>)
 8003b54:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003b56:	f003 0301 	and.w	r3, r3, #1
 8003b5a:	607b      	str	r3, [r7, #4]
 8003b5c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003b5e:	4b09      	ldr	r3, [pc, #36]	@ (8003b84 <HAL_MspInit+0x44>)
 8003b60:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b62:	4a08      	ldr	r2, [pc, #32]	@ (8003b84 <HAL_MspInit+0x44>)
 8003b64:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003b68:	6593      	str	r3, [r2, #88]	@ 0x58
 8003b6a:	4b06      	ldr	r3, [pc, #24]	@ (8003b84 <HAL_MspInit+0x44>)
 8003b6c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b6e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003b72:	603b      	str	r3, [r7, #0]
 8003b74:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003b76:	bf00      	nop
 8003b78:	370c      	adds	r7, #12
 8003b7a:	46bd      	mov	sp, r7
 8003b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b80:	4770      	bx	lr
 8003b82:	bf00      	nop
 8003b84:	40021000 	.word	0x40021000

08003b88 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003b88:	b580      	push	{r7, lr}
 8003b8a:	b0ae      	sub	sp, #184	@ 0xb8
 8003b8c:	af00      	add	r7, sp, #0
 8003b8e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003b90:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8003b94:	2200      	movs	r2, #0
 8003b96:	601a      	str	r2, [r3, #0]
 8003b98:	605a      	str	r2, [r3, #4]
 8003b9a:	609a      	str	r2, [r3, #8]
 8003b9c:	60da      	str	r2, [r3, #12]
 8003b9e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003ba0:	f107 0310 	add.w	r3, r7, #16
 8003ba4:	2294      	movs	r2, #148	@ 0x94
 8003ba6:	2100      	movs	r1, #0
 8003ba8:	4618      	mov	r0, r3
 8003baa:	f005 f9f5 	bl	8008f98 <memset>
  if(huart->Instance==LPUART1)
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	4a22      	ldr	r2, [pc, #136]	@ (8003c3c <HAL_UART_MspInit+0xb4>)
 8003bb4:	4293      	cmp	r3, r2
 8003bb6:	d13d      	bne.n	8003c34 <HAL_UART_MspInit+0xac>

    /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8003bb8:	2320      	movs	r3, #32
 8003bba:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8003bbc:	2300      	movs	r3, #0
 8003bbe:	663b      	str	r3, [r7, #96]	@ 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003bc0:	f107 0310 	add.w	r3, r7, #16
 8003bc4:	4618      	mov	r0, r3
 8003bc6:	f002 fd75 	bl	80066b4 <HAL_RCCEx_PeriphCLKConfig>
 8003bca:	4603      	mov	r3, r0
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d001      	beq.n	8003bd4 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8003bd0:	f7fe fcaa 	bl	8002528 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8003bd4:	4b1a      	ldr	r3, [pc, #104]	@ (8003c40 <HAL_UART_MspInit+0xb8>)
 8003bd6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003bd8:	4a19      	ldr	r2, [pc, #100]	@ (8003c40 <HAL_UART_MspInit+0xb8>)
 8003bda:	f043 0301 	orr.w	r3, r3, #1
 8003bde:	65d3      	str	r3, [r2, #92]	@ 0x5c
 8003be0:	4b17      	ldr	r3, [pc, #92]	@ (8003c40 <HAL_UART_MspInit+0xb8>)
 8003be2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003be4:	f003 0301 	and.w	r3, r3, #1
 8003be8:	60fb      	str	r3, [r7, #12]
 8003bea:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 8003bec:	4b14      	ldr	r3, [pc, #80]	@ (8003c40 <HAL_UART_MspInit+0xb8>)
 8003bee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003bf0:	4a13      	ldr	r2, [pc, #76]	@ (8003c40 <HAL_UART_MspInit+0xb8>)
 8003bf2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003bf6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003bf8:	4b11      	ldr	r3, [pc, #68]	@ (8003c40 <HAL_UART_MspInit+0xb8>)
 8003bfa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003bfc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003c00:	60bb      	str	r3, [r7, #8]
 8003c02:	68bb      	ldr	r3, [r7, #8]
    HAL_PWREx_EnableVddIO2();
 8003c04:	f001 fe6e 	bl	80058e4 <HAL_PWREx_EnableVddIO2>
    /**LPUART1 GPIO Configuration
    PG7     ------> LPUART1_TX
    PG8     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8003c08:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8003c0c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003c10:	2302      	movs	r3, #2
 8003c12:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c16:	2300      	movs	r3, #0
 8003c18:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003c1c:	2303      	movs	r3, #3
 8003c1e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8003c22:	2308      	movs	r3, #8
 8003c24:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8003c28:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8003c2c:	4619      	mov	r1, r3
 8003c2e:	4805      	ldr	r0, [pc, #20]	@ (8003c44 <HAL_UART_MspInit+0xbc>)
 8003c30:	f001 fbd2 	bl	80053d8 <HAL_GPIO_Init>

    /* USER CODE END LPUART1_MspInit 1 */

  }

}
 8003c34:	bf00      	nop
 8003c36:	37b8      	adds	r7, #184	@ 0xb8
 8003c38:	46bd      	mov	sp, r7
 8003c3a:	bd80      	pop	{r7, pc}
 8003c3c:	40008000 	.word	0x40008000
 8003c40:	40021000 	.word	0x40021000
 8003c44:	48001800 	.word	0x48001800

08003c48 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003c48:	b580      	push	{r7, lr}
 8003c4a:	b08a      	sub	sp, #40	@ 0x28
 8003c4c:	af00      	add	r7, sp, #0
 8003c4e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003c50:	f107 0314 	add.w	r3, r7, #20
 8003c54:	2200      	movs	r2, #0
 8003c56:	601a      	str	r2, [r3, #0]
 8003c58:	605a      	str	r2, [r3, #4]
 8003c5a:	609a      	str	r2, [r3, #8]
 8003c5c:	60da      	str	r2, [r3, #12]
 8003c5e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	4a17      	ldr	r2, [pc, #92]	@ (8003cc4 <HAL_SPI_MspInit+0x7c>)
 8003c66:	4293      	cmp	r3, r2
 8003c68:	d128      	bne.n	8003cbc <HAL_SPI_MspInit+0x74>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8003c6a:	4b17      	ldr	r3, [pc, #92]	@ (8003cc8 <HAL_SPI_MspInit+0x80>)
 8003c6c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003c6e:	4a16      	ldr	r2, [pc, #88]	@ (8003cc8 <HAL_SPI_MspInit+0x80>)
 8003c70:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8003c74:	6613      	str	r3, [r2, #96]	@ 0x60
 8003c76:	4b14      	ldr	r3, [pc, #80]	@ (8003cc8 <HAL_SPI_MspInit+0x80>)
 8003c78:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003c7a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003c7e:	613b      	str	r3, [r7, #16]
 8003c80:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003c82:	4b11      	ldr	r3, [pc, #68]	@ (8003cc8 <HAL_SPI_MspInit+0x80>)
 8003c84:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c86:	4a10      	ldr	r2, [pc, #64]	@ (8003cc8 <HAL_SPI_MspInit+0x80>)
 8003c88:	f043 0301 	orr.w	r3, r3, #1
 8003c8c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003c8e:	4b0e      	ldr	r3, [pc, #56]	@ (8003cc8 <HAL_SPI_MspInit+0x80>)
 8003c90:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c92:	f003 0301 	and.w	r3, r3, #1
 8003c96:	60fb      	str	r3, [r7, #12]
 8003c98:	68fb      	ldr	r3, [r7, #12]
    PA4     ------> SPI1_NSS
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8003c9a:	23f0      	movs	r3, #240	@ 0xf0
 8003c9c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003c9e:	2302      	movs	r3, #2
 8003ca0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ca2:	2300      	movs	r3, #0
 8003ca4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003ca6:	2303      	movs	r3, #3
 8003ca8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003caa:	2305      	movs	r3, #5
 8003cac:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003cae:	f107 0314 	add.w	r3, r7, #20
 8003cb2:	4619      	mov	r1, r3
 8003cb4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003cb8:	f001 fb8e 	bl	80053d8 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8003cbc:	bf00      	nop
 8003cbe:	3728      	adds	r7, #40	@ 0x28
 8003cc0:	46bd      	mov	sp, r7
 8003cc2:	bd80      	pop	{r7, pc}
 8003cc4:	40013000 	.word	0x40013000
 8003cc8:	40021000 	.word	0x40021000

08003ccc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003ccc:	b480      	push	{r7}
 8003cce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003cd0:	bf00      	nop
 8003cd2:	e7fd      	b.n	8003cd0 <NMI_Handler+0x4>

08003cd4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003cd4:	b480      	push	{r7}
 8003cd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003cd8:	bf00      	nop
 8003cda:	e7fd      	b.n	8003cd8 <HardFault_Handler+0x4>

08003cdc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003cdc:	b480      	push	{r7}
 8003cde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003ce0:	bf00      	nop
 8003ce2:	e7fd      	b.n	8003ce0 <MemManage_Handler+0x4>

08003ce4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003ce4:	b480      	push	{r7}
 8003ce6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003ce8:	bf00      	nop
 8003cea:	e7fd      	b.n	8003ce8 <BusFault_Handler+0x4>

08003cec <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003cec:	b480      	push	{r7}
 8003cee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003cf0:	bf00      	nop
 8003cf2:	e7fd      	b.n	8003cf0 <UsageFault_Handler+0x4>

08003cf4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003cf4:	b480      	push	{r7}
 8003cf6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003cf8:	bf00      	nop
 8003cfa:	46bd      	mov	sp, r7
 8003cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d00:	4770      	bx	lr

08003d02 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003d02:	b480      	push	{r7}
 8003d04:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003d06:	bf00      	nop
 8003d08:	46bd      	mov	sp, r7
 8003d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d0e:	4770      	bx	lr

08003d10 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003d10:	b480      	push	{r7}
 8003d12:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003d14:	bf00      	nop
 8003d16:	46bd      	mov	sp, r7
 8003d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d1c:	4770      	bx	lr

08003d1e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003d1e:	b580      	push	{r7, lr}
 8003d20:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003d22:	f001 fa03 	bl	800512c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003d26:	bf00      	nop
 8003d28:	bd80      	pop	{r7, pc}

08003d2a <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8003d2a:	b580      	push	{r7, lr}
 8003d2c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 8003d2e:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8003d32:	f001 fcfb 	bl	800572c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8003d36:	bf00      	nop
 8003d38:	bd80      	pop	{r7, pc}

08003d3a <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003d3a:	b580      	push	{r7, lr}
 8003d3c:	b086      	sub	sp, #24
 8003d3e:	af00      	add	r7, sp, #0
 8003d40:	60f8      	str	r0, [r7, #12]
 8003d42:	60b9      	str	r1, [r7, #8]
 8003d44:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003d46:	2300      	movs	r3, #0
 8003d48:	617b      	str	r3, [r7, #20]
 8003d4a:	e00a      	b.n	8003d62 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003d4c:	f3af 8000 	nop.w
 8003d50:	4601      	mov	r1, r0
 8003d52:	68bb      	ldr	r3, [r7, #8]
 8003d54:	1c5a      	adds	r2, r3, #1
 8003d56:	60ba      	str	r2, [r7, #8]
 8003d58:	b2ca      	uxtb	r2, r1
 8003d5a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003d5c:	697b      	ldr	r3, [r7, #20]
 8003d5e:	3301      	adds	r3, #1
 8003d60:	617b      	str	r3, [r7, #20]
 8003d62:	697a      	ldr	r2, [r7, #20]
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	429a      	cmp	r2, r3
 8003d68:	dbf0      	blt.n	8003d4c <_read+0x12>
  }

  return len;
 8003d6a:	687b      	ldr	r3, [r7, #4]
}
 8003d6c:	4618      	mov	r0, r3
 8003d6e:	3718      	adds	r7, #24
 8003d70:	46bd      	mov	sp, r7
 8003d72:	bd80      	pop	{r7, pc}

08003d74 <_close>:
  }
  return len;
}

int _close(int file)
{
 8003d74:	b480      	push	{r7}
 8003d76:	b083      	sub	sp, #12
 8003d78:	af00      	add	r7, sp, #0
 8003d7a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003d7c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8003d80:	4618      	mov	r0, r3
 8003d82:	370c      	adds	r7, #12
 8003d84:	46bd      	mov	sp, r7
 8003d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d8a:	4770      	bx	lr

08003d8c <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003d8c:	b480      	push	{r7}
 8003d8e:	b083      	sub	sp, #12
 8003d90:	af00      	add	r7, sp, #0
 8003d92:	6078      	str	r0, [r7, #4]
 8003d94:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003d96:	683b      	ldr	r3, [r7, #0]
 8003d98:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003d9c:	605a      	str	r2, [r3, #4]
  return 0;
 8003d9e:	2300      	movs	r3, #0
}
 8003da0:	4618      	mov	r0, r3
 8003da2:	370c      	adds	r7, #12
 8003da4:	46bd      	mov	sp, r7
 8003da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003daa:	4770      	bx	lr

08003dac <_isatty>:

int _isatty(int file)
{
 8003dac:	b480      	push	{r7}
 8003dae:	b083      	sub	sp, #12
 8003db0:	af00      	add	r7, sp, #0
 8003db2:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003db4:	2301      	movs	r3, #1
}
 8003db6:	4618      	mov	r0, r3
 8003db8:	370c      	adds	r7, #12
 8003dba:	46bd      	mov	sp, r7
 8003dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dc0:	4770      	bx	lr

08003dc2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003dc2:	b480      	push	{r7}
 8003dc4:	b085      	sub	sp, #20
 8003dc6:	af00      	add	r7, sp, #0
 8003dc8:	60f8      	str	r0, [r7, #12]
 8003dca:	60b9      	str	r1, [r7, #8]
 8003dcc:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003dce:	2300      	movs	r3, #0
}
 8003dd0:	4618      	mov	r0, r3
 8003dd2:	3714      	adds	r7, #20
 8003dd4:	46bd      	mov	sp, r7
 8003dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dda:	4770      	bx	lr

08003ddc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003ddc:	b580      	push	{r7, lr}
 8003dde:	b086      	sub	sp, #24
 8003de0:	af00      	add	r7, sp, #0
 8003de2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003de4:	4a14      	ldr	r2, [pc, #80]	@ (8003e38 <_sbrk+0x5c>)
 8003de6:	4b15      	ldr	r3, [pc, #84]	@ (8003e3c <_sbrk+0x60>)
 8003de8:	1ad3      	subs	r3, r2, r3
 8003dea:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003dec:	697b      	ldr	r3, [r7, #20]
 8003dee:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003df0:	4b13      	ldr	r3, [pc, #76]	@ (8003e40 <_sbrk+0x64>)
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d102      	bne.n	8003dfe <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003df8:	4b11      	ldr	r3, [pc, #68]	@ (8003e40 <_sbrk+0x64>)
 8003dfa:	4a12      	ldr	r2, [pc, #72]	@ (8003e44 <_sbrk+0x68>)
 8003dfc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003dfe:	4b10      	ldr	r3, [pc, #64]	@ (8003e40 <_sbrk+0x64>)
 8003e00:	681a      	ldr	r2, [r3, #0]
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	4413      	add	r3, r2
 8003e06:	693a      	ldr	r2, [r7, #16]
 8003e08:	429a      	cmp	r2, r3
 8003e0a:	d207      	bcs.n	8003e1c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003e0c:	f005 f8cc 	bl	8008fa8 <__errno>
 8003e10:	4603      	mov	r3, r0
 8003e12:	220c      	movs	r2, #12
 8003e14:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003e16:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003e1a:	e009      	b.n	8003e30 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003e1c:	4b08      	ldr	r3, [pc, #32]	@ (8003e40 <_sbrk+0x64>)
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003e22:	4b07      	ldr	r3, [pc, #28]	@ (8003e40 <_sbrk+0x64>)
 8003e24:	681a      	ldr	r2, [r3, #0]
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	4413      	add	r3, r2
 8003e2a:	4a05      	ldr	r2, [pc, #20]	@ (8003e40 <_sbrk+0x64>)
 8003e2c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003e2e:	68fb      	ldr	r3, [r7, #12]
}
 8003e30:	4618      	mov	r0, r3
 8003e32:	3718      	adds	r7, #24
 8003e34:	46bd      	mov	sp, r7
 8003e36:	bd80      	pop	{r7, pc}
 8003e38:	200a0000 	.word	0x200a0000
 8003e3c:	00000400 	.word	0x00000400
 8003e40:	20040458 	.word	0x20040458
 8003e44:	200405b8 	.word	0x200405b8

08003e48 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8003e48:	b480      	push	{r7}
 8003e4a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8003e4c:	4b06      	ldr	r3, [pc, #24]	@ (8003e68 <SystemInit+0x20>)
 8003e4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e52:	4a05      	ldr	r2, [pc, #20]	@ (8003e68 <SystemInit+0x20>)
 8003e54:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003e58:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8003e5c:	bf00      	nop
 8003e5e:	46bd      	mov	sp, r7
 8003e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e64:	4770      	bx	lr
 8003e66:	bf00      	nop
 8003e68:	e000ed00 	.word	0xe000ed00

08003e6c <WIZCHIP_READ>:
#define _W5500_SPI_FDM_OP_LEN4_     0x03

#if   (_WIZCHIP_ == 5500)
////////////////////////////////////////////////////

uint8_t  WIZCHIP_READ(uint32_t AddrSel) {
 8003e6c:	b580      	push	{r7, lr}
 8003e6e:	b084      	sub	sp, #16
 8003e70:	af00      	add	r7, sp, #0
 8003e72:	6078      	str	r0, [r7, #4]
    uint8_t ret;
    uint8_t spi_data[3];

    WIZCHIP_CRITICAL_ENTER();
 8003e74:	4b22      	ldr	r3, [pc, #136]	@ (8003f00 <WIZCHIP_READ+0x94>)
 8003e76:	68db      	ldr	r3, [r3, #12]
 8003e78:	4798      	blx	r3
    WIZCHIP.CS._select();
 8003e7a:	4b21      	ldr	r3, [pc, #132]	@ (8003f00 <WIZCHIP_READ+0x94>)
 8003e7c:	695b      	ldr	r3, [r3, #20]
 8003e7e:	4798      	blx	r3

    AddrSel |= (_W5500_SPI_READ_ | _W5500_SPI_VDM_OP_);

    if (!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) {	// byte operation
 8003e80:	4b1f      	ldr	r3, [pc, #124]	@ (8003f00 <WIZCHIP_READ+0x94>)
 8003e82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	d003      	beq.n	8003e90 <WIZCHIP_READ+0x24>
 8003e88:	4b1d      	ldr	r3, [pc, #116]	@ (8003f00 <WIZCHIP_READ+0x94>)
 8003e8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d114      	bne.n	8003eba <WIZCHIP_READ+0x4e>
        WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 8003e90:	4b1b      	ldr	r3, [pc, #108]	@ (8003f00 <WIZCHIP_READ+0x94>)
 8003e92:	6a1b      	ldr	r3, [r3, #32]
 8003e94:	687a      	ldr	r2, [r7, #4]
 8003e96:	0c12      	lsrs	r2, r2, #16
 8003e98:	b2d2      	uxtb	r2, r2
 8003e9a:	4610      	mov	r0, r2
 8003e9c:	4798      	blx	r3
        WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 8003e9e:	4b18      	ldr	r3, [pc, #96]	@ (8003f00 <WIZCHIP_READ+0x94>)
 8003ea0:	6a1b      	ldr	r3, [r3, #32]
 8003ea2:	687a      	ldr	r2, [r7, #4]
 8003ea4:	0a12      	lsrs	r2, r2, #8
 8003ea6:	b2d2      	uxtb	r2, r2
 8003ea8:	4610      	mov	r0, r2
 8003eaa:	4798      	blx	r3
        WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 8003eac:	4b14      	ldr	r3, [pc, #80]	@ (8003f00 <WIZCHIP_READ+0x94>)
 8003eae:	6a1b      	ldr	r3, [r3, #32]
 8003eb0:	687a      	ldr	r2, [r7, #4]
 8003eb2:	b2d2      	uxtb	r2, r2
 8003eb4:	4610      	mov	r0, r2
 8003eb6:	4798      	blx	r3
 8003eb8:	e011      	b.n	8003ede <WIZCHIP_READ+0x72>
    } else {															// burst operation
        spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	0c1b      	lsrs	r3, r3, #16
 8003ebe:	b2db      	uxtb	r3, r3
 8003ec0:	733b      	strb	r3, [r7, #12]
        spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	0a1b      	lsrs	r3, r3, #8
 8003ec6:	b2db      	uxtb	r3, r3
 8003ec8:	737b      	strb	r3, [r7, #13]
        spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	b2db      	uxtb	r3, r3
 8003ece:	73bb      	strb	r3, [r7, #14]
        WIZCHIP.IF.SPI._write_burst(spi_data, 3);
 8003ed0:	4b0b      	ldr	r3, [pc, #44]	@ (8003f00 <WIZCHIP_READ+0x94>)
 8003ed2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ed4:	f107 020c 	add.w	r2, r7, #12
 8003ed8:	2103      	movs	r1, #3
 8003eda:	4610      	mov	r0, r2
 8003edc:	4798      	blx	r3
    }
    ret = WIZCHIP.IF.SPI._read_byte();
 8003ede:	4b08      	ldr	r3, [pc, #32]	@ (8003f00 <WIZCHIP_READ+0x94>)
 8003ee0:	69db      	ldr	r3, [r3, #28]
 8003ee2:	4798      	blx	r3
 8003ee4:	4603      	mov	r3, r0
 8003ee6:	73fb      	strb	r3, [r7, #15]

    WIZCHIP.CS._deselect();
 8003ee8:	4b05      	ldr	r3, [pc, #20]	@ (8003f00 <WIZCHIP_READ+0x94>)
 8003eea:	699b      	ldr	r3, [r3, #24]
 8003eec:	4798      	blx	r3
    WIZCHIP_CRITICAL_EXIT();
 8003eee:	4b04      	ldr	r3, [pc, #16]	@ (8003f00 <WIZCHIP_READ+0x94>)
 8003ef0:	691b      	ldr	r3, [r3, #16]
 8003ef2:	4798      	blx	r3
    return ret;
 8003ef4:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ef6:	4618      	mov	r0, r3
 8003ef8:	3710      	adds	r7, #16
 8003efa:	46bd      	mov	sp, r7
 8003efc:	bd80      	pop	{r7, pc}
 8003efe:	bf00      	nop
 8003f00:	2004003c 	.word	0x2004003c

08003f04 <WIZCHIP_WRITE>:

void     WIZCHIP_WRITE(uint32_t AddrSel, uint8_t wb) {
 8003f04:	b580      	push	{r7, lr}
 8003f06:	b084      	sub	sp, #16
 8003f08:	af00      	add	r7, sp, #0
 8003f0a:	6078      	str	r0, [r7, #4]
 8003f0c:	460b      	mov	r3, r1
 8003f0e:	70fb      	strb	r3, [r7, #3]
    uint8_t spi_data[4];

    WIZCHIP_CRITICAL_ENTER();
 8003f10:	4b22      	ldr	r3, [pc, #136]	@ (8003f9c <WIZCHIP_WRITE+0x98>)
 8003f12:	68db      	ldr	r3, [r3, #12]
 8003f14:	4798      	blx	r3
    WIZCHIP.CS._select();
 8003f16:	4b21      	ldr	r3, [pc, #132]	@ (8003f9c <WIZCHIP_WRITE+0x98>)
 8003f18:	695b      	ldr	r3, [r3, #20]
 8003f1a:	4798      	blx	r3

    AddrSel |= (_W5500_SPI_WRITE_ | _W5500_SPI_VDM_OP_);
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	f043 0304 	orr.w	r3, r3, #4
 8003f22:	607b      	str	r3, [r7, #4]

    //if(!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) 	// byte operation
    if (!WIZCHIP.IF.SPI._write_burst) {	// byte operation
 8003f24:	4b1d      	ldr	r3, [pc, #116]	@ (8003f9c <WIZCHIP_WRITE+0x98>)
 8003f26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	d119      	bne.n	8003f60 <WIZCHIP_WRITE+0x5c>
        WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 8003f2c:	4b1b      	ldr	r3, [pc, #108]	@ (8003f9c <WIZCHIP_WRITE+0x98>)
 8003f2e:	6a1b      	ldr	r3, [r3, #32]
 8003f30:	687a      	ldr	r2, [r7, #4]
 8003f32:	0c12      	lsrs	r2, r2, #16
 8003f34:	b2d2      	uxtb	r2, r2
 8003f36:	4610      	mov	r0, r2
 8003f38:	4798      	blx	r3
        WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 8003f3a:	4b18      	ldr	r3, [pc, #96]	@ (8003f9c <WIZCHIP_WRITE+0x98>)
 8003f3c:	6a1b      	ldr	r3, [r3, #32]
 8003f3e:	687a      	ldr	r2, [r7, #4]
 8003f40:	0a12      	lsrs	r2, r2, #8
 8003f42:	b2d2      	uxtb	r2, r2
 8003f44:	4610      	mov	r0, r2
 8003f46:	4798      	blx	r3
        WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 8003f48:	4b14      	ldr	r3, [pc, #80]	@ (8003f9c <WIZCHIP_WRITE+0x98>)
 8003f4a:	6a1b      	ldr	r3, [r3, #32]
 8003f4c:	687a      	ldr	r2, [r7, #4]
 8003f4e:	b2d2      	uxtb	r2, r2
 8003f50:	4610      	mov	r0, r2
 8003f52:	4798      	blx	r3
        WIZCHIP.IF.SPI._write_byte(wb);
 8003f54:	4b11      	ldr	r3, [pc, #68]	@ (8003f9c <WIZCHIP_WRITE+0x98>)
 8003f56:	6a1b      	ldr	r3, [r3, #32]
 8003f58:	78fa      	ldrb	r2, [r7, #3]
 8003f5a:	4610      	mov	r0, r2
 8003f5c:	4798      	blx	r3
 8003f5e:	e013      	b.n	8003f88 <WIZCHIP_WRITE+0x84>
    } else {								// burst operation
        spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	0c1b      	lsrs	r3, r3, #16
 8003f64:	b2db      	uxtb	r3, r3
 8003f66:	733b      	strb	r3, [r7, #12]
        spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	0a1b      	lsrs	r3, r3, #8
 8003f6c:	b2db      	uxtb	r3, r3
 8003f6e:	737b      	strb	r3, [r7, #13]
        spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	b2db      	uxtb	r3, r3
 8003f74:	73bb      	strb	r3, [r7, #14]
        spi_data[3] = wb;
 8003f76:	78fb      	ldrb	r3, [r7, #3]
 8003f78:	73fb      	strb	r3, [r7, #15]
        WIZCHIP.IF.SPI._write_burst(spi_data, 4);
 8003f7a:	4b08      	ldr	r3, [pc, #32]	@ (8003f9c <WIZCHIP_WRITE+0x98>)
 8003f7c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f7e:	f107 020c 	add.w	r2, r7, #12
 8003f82:	2104      	movs	r1, #4
 8003f84:	4610      	mov	r0, r2
 8003f86:	4798      	blx	r3
    }

    WIZCHIP.CS._deselect();
 8003f88:	4b04      	ldr	r3, [pc, #16]	@ (8003f9c <WIZCHIP_WRITE+0x98>)
 8003f8a:	699b      	ldr	r3, [r3, #24]
 8003f8c:	4798      	blx	r3
    WIZCHIP_CRITICAL_EXIT();
 8003f8e:	4b03      	ldr	r3, [pc, #12]	@ (8003f9c <WIZCHIP_WRITE+0x98>)
 8003f90:	691b      	ldr	r3, [r3, #16]
 8003f92:	4798      	blx	r3
}
 8003f94:	bf00      	nop
 8003f96:	3710      	adds	r7, #16
 8003f98:	46bd      	mov	sp, r7
 8003f9a:	bd80      	pop	{r7, pc}
 8003f9c:	2004003c 	.word	0x2004003c

08003fa0 <WIZCHIP_READ_BUF>:

void     WIZCHIP_READ_BUF(uint32_t AddrSel, uint8_t* pBuf, uint16_t len) {
 8003fa0:	b590      	push	{r4, r7, lr}
 8003fa2:	b087      	sub	sp, #28
 8003fa4:	af00      	add	r7, sp, #0
 8003fa6:	60f8      	str	r0, [r7, #12]
 8003fa8:	60b9      	str	r1, [r7, #8]
 8003faa:	4613      	mov	r3, r2
 8003fac:	80fb      	strh	r3, [r7, #6]
    uint8_t spi_data[3];
    uint16_t i;

    WIZCHIP_CRITICAL_ENTER();
 8003fae:	4b2b      	ldr	r3, [pc, #172]	@ (800405c <WIZCHIP_READ_BUF+0xbc>)
 8003fb0:	68db      	ldr	r3, [r3, #12]
 8003fb2:	4798      	blx	r3
    WIZCHIP.CS._select();
 8003fb4:	4b29      	ldr	r3, [pc, #164]	@ (800405c <WIZCHIP_READ_BUF+0xbc>)
 8003fb6:	695b      	ldr	r3, [r3, #20]
 8003fb8:	4798      	blx	r3

    AddrSel |= (_W5500_SPI_READ_ | _W5500_SPI_VDM_OP_);

    if (!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) {	// byte operation
 8003fba:	4b28      	ldr	r3, [pc, #160]	@ (800405c <WIZCHIP_READ_BUF+0xbc>)
 8003fbc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d003      	beq.n	8003fca <WIZCHIP_READ_BUF+0x2a>
 8003fc2:	4b26      	ldr	r3, [pc, #152]	@ (800405c <WIZCHIP_READ_BUF+0xbc>)
 8003fc4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d126      	bne.n	8004018 <WIZCHIP_READ_BUF+0x78>
        WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 8003fca:	4b24      	ldr	r3, [pc, #144]	@ (800405c <WIZCHIP_READ_BUF+0xbc>)
 8003fcc:	6a1b      	ldr	r3, [r3, #32]
 8003fce:	68fa      	ldr	r2, [r7, #12]
 8003fd0:	0c12      	lsrs	r2, r2, #16
 8003fd2:	b2d2      	uxtb	r2, r2
 8003fd4:	4610      	mov	r0, r2
 8003fd6:	4798      	blx	r3
        WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 8003fd8:	4b20      	ldr	r3, [pc, #128]	@ (800405c <WIZCHIP_READ_BUF+0xbc>)
 8003fda:	6a1b      	ldr	r3, [r3, #32]
 8003fdc:	68fa      	ldr	r2, [r7, #12]
 8003fde:	0a12      	lsrs	r2, r2, #8
 8003fe0:	b2d2      	uxtb	r2, r2
 8003fe2:	4610      	mov	r0, r2
 8003fe4:	4798      	blx	r3
        WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 8003fe6:	4b1d      	ldr	r3, [pc, #116]	@ (800405c <WIZCHIP_READ_BUF+0xbc>)
 8003fe8:	6a1b      	ldr	r3, [r3, #32]
 8003fea:	68fa      	ldr	r2, [r7, #12]
 8003fec:	b2d2      	uxtb	r2, r2
 8003fee:	4610      	mov	r0, r2
 8003ff0:	4798      	blx	r3
        for (i = 0; i < len; i++) {
 8003ff2:	2300      	movs	r3, #0
 8003ff4:	82fb      	strh	r3, [r7, #22]
 8003ff6:	e00a      	b.n	800400e <WIZCHIP_READ_BUF+0x6e>
            pBuf[i] = WIZCHIP.IF.SPI._read_byte();
 8003ff8:	4b18      	ldr	r3, [pc, #96]	@ (800405c <WIZCHIP_READ_BUF+0xbc>)
 8003ffa:	69db      	ldr	r3, [r3, #28]
 8003ffc:	8afa      	ldrh	r2, [r7, #22]
 8003ffe:	68b9      	ldr	r1, [r7, #8]
 8004000:	188c      	adds	r4, r1, r2
 8004002:	4798      	blx	r3
 8004004:	4603      	mov	r3, r0
 8004006:	7023      	strb	r3, [r4, #0]
        for (i = 0; i < len; i++) {
 8004008:	8afb      	ldrh	r3, [r7, #22]
 800400a:	3301      	adds	r3, #1
 800400c:	82fb      	strh	r3, [r7, #22]
 800400e:	8afa      	ldrh	r2, [r7, #22]
 8004010:	88fb      	ldrh	r3, [r7, #6]
 8004012:	429a      	cmp	r2, r3
 8004014:	d3f0      	bcc.n	8003ff8 <WIZCHIP_READ_BUF+0x58>
    if (!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) {	// byte operation
 8004016:	e017      	b.n	8004048 <WIZCHIP_READ_BUF+0xa8>
        }
    } else {															// burst operation
        spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	0c1b      	lsrs	r3, r3, #16
 800401c:	b2db      	uxtb	r3, r3
 800401e:	743b      	strb	r3, [r7, #16]
        spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	0a1b      	lsrs	r3, r3, #8
 8004024:	b2db      	uxtb	r3, r3
 8004026:	747b      	strb	r3, [r7, #17]
        spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	b2db      	uxtb	r3, r3
 800402c:	74bb      	strb	r3, [r7, #18]
        WIZCHIP.IF.SPI._write_burst(spi_data, 3);
 800402e:	4b0b      	ldr	r3, [pc, #44]	@ (800405c <WIZCHIP_READ_BUF+0xbc>)
 8004030:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004032:	f107 0210 	add.w	r2, r7, #16
 8004036:	2103      	movs	r1, #3
 8004038:	4610      	mov	r0, r2
 800403a:	4798      	blx	r3
        WIZCHIP.IF.SPI._read_burst(pBuf, len);
 800403c:	4b07      	ldr	r3, [pc, #28]	@ (800405c <WIZCHIP_READ_BUF+0xbc>)
 800403e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004040:	88fa      	ldrh	r2, [r7, #6]
 8004042:	4611      	mov	r1, r2
 8004044:	68b8      	ldr	r0, [r7, #8]
 8004046:	4798      	blx	r3
    }

    WIZCHIP.CS._deselect();
 8004048:	4b04      	ldr	r3, [pc, #16]	@ (800405c <WIZCHIP_READ_BUF+0xbc>)
 800404a:	699b      	ldr	r3, [r3, #24]
 800404c:	4798      	blx	r3
    WIZCHIP_CRITICAL_EXIT();
 800404e:	4b03      	ldr	r3, [pc, #12]	@ (800405c <WIZCHIP_READ_BUF+0xbc>)
 8004050:	691b      	ldr	r3, [r3, #16]
 8004052:	4798      	blx	r3
}
 8004054:	bf00      	nop
 8004056:	371c      	adds	r7, #28
 8004058:	46bd      	mov	sp, r7
 800405a:	bd90      	pop	{r4, r7, pc}
 800405c:	2004003c 	.word	0x2004003c

08004060 <WIZCHIP_WRITE_BUF>:

void     WIZCHIP_WRITE_BUF(uint32_t AddrSel, uint8_t* pBuf, uint16_t len) {
 8004060:	b580      	push	{r7, lr}
 8004062:	b086      	sub	sp, #24
 8004064:	af00      	add	r7, sp, #0
 8004066:	60f8      	str	r0, [r7, #12]
 8004068:	60b9      	str	r1, [r7, #8]
 800406a:	4613      	mov	r3, r2
 800406c:	80fb      	strh	r3, [r7, #6]
    uint8_t spi_data[3];
    uint16_t i;

    WIZCHIP_CRITICAL_ENTER();
 800406e:	4b2b      	ldr	r3, [pc, #172]	@ (800411c <WIZCHIP_WRITE_BUF+0xbc>)
 8004070:	68db      	ldr	r3, [r3, #12]
 8004072:	4798      	blx	r3
    WIZCHIP.CS._select();
 8004074:	4b29      	ldr	r3, [pc, #164]	@ (800411c <WIZCHIP_WRITE_BUF+0xbc>)
 8004076:	695b      	ldr	r3, [r3, #20]
 8004078:	4798      	blx	r3

    AddrSel |= (_W5500_SPI_WRITE_ | _W5500_SPI_VDM_OP_);
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	f043 0304 	orr.w	r3, r3, #4
 8004080:	60fb      	str	r3, [r7, #12]

    if (!WIZCHIP.IF.SPI._write_burst) {	// byte operation
 8004082:	4b26      	ldr	r3, [pc, #152]	@ (800411c <WIZCHIP_WRITE_BUF+0xbc>)
 8004084:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004086:	2b00      	cmp	r3, #0
 8004088:	d126      	bne.n	80040d8 <WIZCHIP_WRITE_BUF+0x78>
        WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 800408a:	4b24      	ldr	r3, [pc, #144]	@ (800411c <WIZCHIP_WRITE_BUF+0xbc>)
 800408c:	6a1b      	ldr	r3, [r3, #32]
 800408e:	68fa      	ldr	r2, [r7, #12]
 8004090:	0c12      	lsrs	r2, r2, #16
 8004092:	b2d2      	uxtb	r2, r2
 8004094:	4610      	mov	r0, r2
 8004096:	4798      	blx	r3
        WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 8004098:	4b20      	ldr	r3, [pc, #128]	@ (800411c <WIZCHIP_WRITE_BUF+0xbc>)
 800409a:	6a1b      	ldr	r3, [r3, #32]
 800409c:	68fa      	ldr	r2, [r7, #12]
 800409e:	0a12      	lsrs	r2, r2, #8
 80040a0:	b2d2      	uxtb	r2, r2
 80040a2:	4610      	mov	r0, r2
 80040a4:	4798      	blx	r3
        WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 80040a6:	4b1d      	ldr	r3, [pc, #116]	@ (800411c <WIZCHIP_WRITE_BUF+0xbc>)
 80040a8:	6a1b      	ldr	r3, [r3, #32]
 80040aa:	68fa      	ldr	r2, [r7, #12]
 80040ac:	b2d2      	uxtb	r2, r2
 80040ae:	4610      	mov	r0, r2
 80040b0:	4798      	blx	r3
        for (i = 0; i < len; i++) {
 80040b2:	2300      	movs	r3, #0
 80040b4:	82fb      	strh	r3, [r7, #22]
 80040b6:	e00a      	b.n	80040ce <WIZCHIP_WRITE_BUF+0x6e>
            WIZCHIP.IF.SPI._write_byte(pBuf[i]);
 80040b8:	4b18      	ldr	r3, [pc, #96]	@ (800411c <WIZCHIP_WRITE_BUF+0xbc>)
 80040ba:	6a1b      	ldr	r3, [r3, #32]
 80040bc:	8afa      	ldrh	r2, [r7, #22]
 80040be:	68b9      	ldr	r1, [r7, #8]
 80040c0:	440a      	add	r2, r1
 80040c2:	7812      	ldrb	r2, [r2, #0]
 80040c4:	4610      	mov	r0, r2
 80040c6:	4798      	blx	r3
        for (i = 0; i < len; i++) {
 80040c8:	8afb      	ldrh	r3, [r7, #22]
 80040ca:	3301      	adds	r3, #1
 80040cc:	82fb      	strh	r3, [r7, #22]
 80040ce:	8afa      	ldrh	r2, [r7, #22]
 80040d0:	88fb      	ldrh	r3, [r7, #6]
 80040d2:	429a      	cmp	r2, r3
 80040d4:	d3f0      	bcc.n	80040b8 <WIZCHIP_WRITE_BUF+0x58>
 80040d6:	e017      	b.n	8004108 <WIZCHIP_WRITE_BUF+0xa8>
        }
    } else {								// burst operation
        spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	0c1b      	lsrs	r3, r3, #16
 80040dc:	b2db      	uxtb	r3, r3
 80040de:	743b      	strb	r3, [r7, #16]
        spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	0a1b      	lsrs	r3, r3, #8
 80040e4:	b2db      	uxtb	r3, r3
 80040e6:	747b      	strb	r3, [r7, #17]
        spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	b2db      	uxtb	r3, r3
 80040ec:	74bb      	strb	r3, [r7, #18]
        WIZCHIP.IF.SPI._write_burst(spi_data, 3);
 80040ee:	4b0b      	ldr	r3, [pc, #44]	@ (800411c <WIZCHIP_WRITE_BUF+0xbc>)
 80040f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80040f2:	f107 0210 	add.w	r2, r7, #16
 80040f6:	2103      	movs	r1, #3
 80040f8:	4610      	mov	r0, r2
 80040fa:	4798      	blx	r3
        WIZCHIP.IF.SPI._write_burst(pBuf, len);
 80040fc:	4b07      	ldr	r3, [pc, #28]	@ (800411c <WIZCHIP_WRITE_BUF+0xbc>)
 80040fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004100:	88fa      	ldrh	r2, [r7, #6]
 8004102:	4611      	mov	r1, r2
 8004104:	68b8      	ldr	r0, [r7, #8]
 8004106:	4798      	blx	r3
    }

    WIZCHIP.CS._deselect();
 8004108:	4b04      	ldr	r3, [pc, #16]	@ (800411c <WIZCHIP_WRITE_BUF+0xbc>)
 800410a:	699b      	ldr	r3, [r3, #24]
 800410c:	4798      	blx	r3
    WIZCHIP_CRITICAL_EXIT();
 800410e:	4b03      	ldr	r3, [pc, #12]	@ (800411c <WIZCHIP_WRITE_BUF+0xbc>)
 8004110:	691b      	ldr	r3, [r3, #16]
 8004112:	4798      	blx	r3
}
 8004114:	bf00      	nop
 8004116:	3718      	adds	r7, #24
 8004118:	46bd      	mov	sp, r7
 800411a:	bd80      	pop	{r7, pc}
 800411c:	2004003c 	.word	0x2004003c

08004120 <getSn_TX_FSR>:


uint16_t getSn_TX_FSR(uint8_t sn) {
 8004120:	b590      	push	{r4, r7, lr}
 8004122:	b085      	sub	sp, #20
 8004124:	af00      	add	r7, sp, #0
 8004126:	4603      	mov	r3, r0
 8004128:	71fb      	strb	r3, [r7, #7]
    uint16_t val = 0, val1 = 0;
 800412a:	2300      	movs	r3, #0
 800412c:	81fb      	strh	r3, [r7, #14]
 800412e:	2300      	movs	r3, #0
 8004130:	81bb      	strh	r3, [r7, #12]

    do {
        val1 = WIZCHIP_READ(Sn_TX_FSR(sn));
 8004132:	79fb      	ldrb	r3, [r7, #7]
 8004134:	009b      	lsls	r3, r3, #2
 8004136:	3301      	adds	r3, #1
 8004138:	00db      	lsls	r3, r3, #3
 800413a:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800413e:	4618      	mov	r0, r3
 8004140:	f7ff fe94 	bl	8003e6c <WIZCHIP_READ>
 8004144:	4603      	mov	r3, r0
 8004146:	81bb      	strh	r3, [r7, #12]
        val1 = (val1 << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_TX_FSR(sn), 1));
 8004148:	89bb      	ldrh	r3, [r7, #12]
 800414a:	021b      	lsls	r3, r3, #8
 800414c:	b29c      	uxth	r4, r3
 800414e:	79fb      	ldrb	r3, [r7, #7]
 8004150:	009b      	lsls	r3, r3, #2
 8004152:	3301      	adds	r3, #1
 8004154:	00db      	lsls	r3, r3, #3
 8004156:	f503 5304 	add.w	r3, r3, #8448	@ 0x2100
 800415a:	4618      	mov	r0, r3
 800415c:	f7ff fe86 	bl	8003e6c <WIZCHIP_READ>
 8004160:	4603      	mov	r3, r0
 8004162:	4423      	add	r3, r4
 8004164:	81bb      	strh	r3, [r7, #12]
        if (val1 != 0) {
 8004166:	89bb      	ldrh	r3, [r7, #12]
 8004168:	2b00      	cmp	r3, #0
 800416a:	d019      	beq.n	80041a0 <getSn_TX_FSR+0x80>
            val = WIZCHIP_READ(Sn_TX_FSR(sn));
 800416c:	79fb      	ldrb	r3, [r7, #7]
 800416e:	009b      	lsls	r3, r3, #2
 8004170:	3301      	adds	r3, #1
 8004172:	00db      	lsls	r3, r3, #3
 8004174:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8004178:	4618      	mov	r0, r3
 800417a:	f7ff fe77 	bl	8003e6c <WIZCHIP_READ>
 800417e:	4603      	mov	r3, r0
 8004180:	81fb      	strh	r3, [r7, #14]
            val = (val << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_TX_FSR(sn), 1));
 8004182:	89fb      	ldrh	r3, [r7, #14]
 8004184:	021b      	lsls	r3, r3, #8
 8004186:	b29c      	uxth	r4, r3
 8004188:	79fb      	ldrb	r3, [r7, #7]
 800418a:	009b      	lsls	r3, r3, #2
 800418c:	3301      	adds	r3, #1
 800418e:	00db      	lsls	r3, r3, #3
 8004190:	f503 5304 	add.w	r3, r3, #8448	@ 0x2100
 8004194:	4618      	mov	r0, r3
 8004196:	f7ff fe69 	bl	8003e6c <WIZCHIP_READ>
 800419a:	4603      	mov	r3, r0
 800419c:	4423      	add	r3, r4
 800419e:	81fb      	strh	r3, [r7, #14]
        }
    } while (val != val1);
 80041a0:	89fa      	ldrh	r2, [r7, #14]
 80041a2:	89bb      	ldrh	r3, [r7, #12]
 80041a4:	429a      	cmp	r2, r3
 80041a6:	d1c4      	bne.n	8004132 <getSn_TX_FSR+0x12>
    return val;
 80041a8:	89fb      	ldrh	r3, [r7, #14]
}
 80041aa:	4618      	mov	r0, r3
 80041ac:	3714      	adds	r7, #20
 80041ae:	46bd      	mov	sp, r7
 80041b0:	bd90      	pop	{r4, r7, pc}

080041b2 <getSn_RX_RSR>:


uint16_t getSn_RX_RSR(uint8_t sn) {
 80041b2:	b590      	push	{r4, r7, lr}
 80041b4:	b085      	sub	sp, #20
 80041b6:	af00      	add	r7, sp, #0
 80041b8:	4603      	mov	r3, r0
 80041ba:	71fb      	strb	r3, [r7, #7]
    uint16_t val = 0, val1 = 0;
 80041bc:	2300      	movs	r3, #0
 80041be:	81fb      	strh	r3, [r7, #14]
 80041c0:	2300      	movs	r3, #0
 80041c2:	81bb      	strh	r3, [r7, #12]

    do {
        val1 = WIZCHIP_READ(Sn_RX_RSR(sn));
 80041c4:	79fb      	ldrb	r3, [r7, #7]
 80041c6:	009b      	lsls	r3, r3, #2
 80041c8:	3301      	adds	r3, #1
 80041ca:	00db      	lsls	r3, r3, #3
 80041cc:	f503 5318 	add.w	r3, r3, #9728	@ 0x2600
 80041d0:	4618      	mov	r0, r3
 80041d2:	f7ff fe4b 	bl	8003e6c <WIZCHIP_READ>
 80041d6:	4603      	mov	r3, r0
 80041d8:	81bb      	strh	r3, [r7, #12]
        val1 = (val1 << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_RX_RSR(sn), 1));
 80041da:	89bb      	ldrh	r3, [r7, #12]
 80041dc:	021b      	lsls	r3, r3, #8
 80041de:	b29c      	uxth	r4, r3
 80041e0:	79fb      	ldrb	r3, [r7, #7]
 80041e2:	009b      	lsls	r3, r3, #2
 80041e4:	3301      	adds	r3, #1
 80041e6:	00db      	lsls	r3, r3, #3
 80041e8:	f503 531c 	add.w	r3, r3, #9984	@ 0x2700
 80041ec:	4618      	mov	r0, r3
 80041ee:	f7ff fe3d 	bl	8003e6c <WIZCHIP_READ>
 80041f2:	4603      	mov	r3, r0
 80041f4:	4423      	add	r3, r4
 80041f6:	81bb      	strh	r3, [r7, #12]
        if (val1 != 0) {
 80041f8:	89bb      	ldrh	r3, [r7, #12]
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d019      	beq.n	8004232 <getSn_RX_RSR+0x80>
            val = WIZCHIP_READ(Sn_RX_RSR(sn));
 80041fe:	79fb      	ldrb	r3, [r7, #7]
 8004200:	009b      	lsls	r3, r3, #2
 8004202:	3301      	adds	r3, #1
 8004204:	00db      	lsls	r3, r3, #3
 8004206:	f503 5318 	add.w	r3, r3, #9728	@ 0x2600
 800420a:	4618      	mov	r0, r3
 800420c:	f7ff fe2e 	bl	8003e6c <WIZCHIP_READ>
 8004210:	4603      	mov	r3, r0
 8004212:	81fb      	strh	r3, [r7, #14]
            val = (val << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_RX_RSR(sn), 1));
 8004214:	89fb      	ldrh	r3, [r7, #14]
 8004216:	021b      	lsls	r3, r3, #8
 8004218:	b29c      	uxth	r4, r3
 800421a:	79fb      	ldrb	r3, [r7, #7]
 800421c:	009b      	lsls	r3, r3, #2
 800421e:	3301      	adds	r3, #1
 8004220:	00db      	lsls	r3, r3, #3
 8004222:	f503 531c 	add.w	r3, r3, #9984	@ 0x2700
 8004226:	4618      	mov	r0, r3
 8004228:	f7ff fe20 	bl	8003e6c <WIZCHIP_READ>
 800422c:	4603      	mov	r3, r0
 800422e:	4423      	add	r3, r4
 8004230:	81fb      	strh	r3, [r7, #14]
        }
    } while (val != val1);
 8004232:	89fa      	ldrh	r2, [r7, #14]
 8004234:	89bb      	ldrh	r3, [r7, #12]
 8004236:	429a      	cmp	r2, r3
 8004238:	d1c4      	bne.n	80041c4 <getSn_RX_RSR+0x12>
    return val;
 800423a:	89fb      	ldrh	r3, [r7, #14]
}
 800423c:	4618      	mov	r0, r3
 800423e:	3714      	adds	r7, #20
 8004240:	46bd      	mov	sp, r7
 8004242:	bd90      	pop	{r4, r7, pc}

08004244 <wiz_send_data>:

void wiz_send_data(uint8_t sn, uint8_t *wizdata, uint16_t len) {
 8004244:	b590      	push	{r4, r7, lr}
 8004246:	b085      	sub	sp, #20
 8004248:	af00      	add	r7, sp, #0
 800424a:	4603      	mov	r3, r0
 800424c:	6039      	str	r1, [r7, #0]
 800424e:	71fb      	strb	r3, [r7, #7]
 8004250:	4613      	mov	r3, r2
 8004252:	80bb      	strh	r3, [r7, #4]
    uint16_t ptr = 0;
 8004254:	2300      	movs	r3, #0
 8004256:	81fb      	strh	r3, [r7, #14]
    uint32_t addrsel = 0;
 8004258:	2300      	movs	r3, #0
 800425a:	60bb      	str	r3, [r7, #8]

    if (len == 0) {
 800425c:	88bb      	ldrh	r3, [r7, #4]
 800425e:	2b00      	cmp	r3, #0
 8004260:	d046      	beq.n	80042f0 <wiz_send_data+0xac>
        return;
    }
    ptr = getSn_TX_WR(sn);
 8004262:	79fb      	ldrb	r3, [r7, #7]
 8004264:	009b      	lsls	r3, r3, #2
 8004266:	3301      	adds	r3, #1
 8004268:	00db      	lsls	r3, r3, #3
 800426a:	f503 5310 	add.w	r3, r3, #9216	@ 0x2400
 800426e:	4618      	mov	r0, r3
 8004270:	f7ff fdfc 	bl	8003e6c <WIZCHIP_READ>
 8004274:	4603      	mov	r3, r0
 8004276:	021b      	lsls	r3, r3, #8
 8004278:	b29c      	uxth	r4, r3
 800427a:	79fb      	ldrb	r3, [r7, #7]
 800427c:	009b      	lsls	r3, r3, #2
 800427e:	3301      	adds	r3, #1
 8004280:	00db      	lsls	r3, r3, #3
 8004282:	f503 5314 	add.w	r3, r3, #9472	@ 0x2500
 8004286:	4618      	mov	r0, r3
 8004288:	f7ff fdf0 	bl	8003e6c <WIZCHIP_READ>
 800428c:	4603      	mov	r3, r0
 800428e:	4423      	add	r3, r4
 8004290:	81fb      	strh	r3, [r7, #14]
    //M20140501 : implict type casting -> explict type casting
    //addrsel = (ptr << 8) + (WIZCHIP_TXBUF_BLOCK(sn) << 3);
    addrsel = ((uint32_t)ptr << 8) + (WIZCHIP_TXBUF_BLOCK(sn) << 3);
 8004292:	89fb      	ldrh	r3, [r7, #14]
 8004294:	021a      	lsls	r2, r3, #8
 8004296:	79fb      	ldrb	r3, [r7, #7]
 8004298:	009b      	lsls	r3, r3, #2
 800429a:	3302      	adds	r3, #2
 800429c:	00db      	lsls	r3, r3, #3
 800429e:	4413      	add	r3, r2
 80042a0:	60bb      	str	r3, [r7, #8]
    //
    WIZCHIP_WRITE_BUF(addrsel, wizdata, len);
 80042a2:	88bb      	ldrh	r3, [r7, #4]
 80042a4:	461a      	mov	r2, r3
 80042a6:	6839      	ldr	r1, [r7, #0]
 80042a8:	68b8      	ldr	r0, [r7, #8]
 80042aa:	f7ff fed9 	bl	8004060 <WIZCHIP_WRITE_BUF>

    ptr += len;
 80042ae:	89fa      	ldrh	r2, [r7, #14]
 80042b0:	88bb      	ldrh	r3, [r7, #4]
 80042b2:	4413      	add	r3, r2
 80042b4:	81fb      	strh	r3, [r7, #14]
    setSn_TX_WR(sn, ptr);
 80042b6:	79fb      	ldrb	r3, [r7, #7]
 80042b8:	009b      	lsls	r3, r3, #2
 80042ba:	3301      	adds	r3, #1
 80042bc:	00db      	lsls	r3, r3, #3
 80042be:	f503 5310 	add.w	r3, r3, #9216	@ 0x2400
 80042c2:	461a      	mov	r2, r3
 80042c4:	89fb      	ldrh	r3, [r7, #14]
 80042c6:	0a1b      	lsrs	r3, r3, #8
 80042c8:	b29b      	uxth	r3, r3
 80042ca:	b2db      	uxtb	r3, r3
 80042cc:	4619      	mov	r1, r3
 80042ce:	4610      	mov	r0, r2
 80042d0:	f7ff fe18 	bl	8003f04 <WIZCHIP_WRITE>
 80042d4:	79fb      	ldrb	r3, [r7, #7]
 80042d6:	009b      	lsls	r3, r3, #2
 80042d8:	3301      	adds	r3, #1
 80042da:	00db      	lsls	r3, r3, #3
 80042dc:	f503 5314 	add.w	r3, r3, #9472	@ 0x2500
 80042e0:	461a      	mov	r2, r3
 80042e2:	89fb      	ldrh	r3, [r7, #14]
 80042e4:	b2db      	uxtb	r3, r3
 80042e6:	4619      	mov	r1, r3
 80042e8:	4610      	mov	r0, r2
 80042ea:	f7ff fe0b 	bl	8003f04 <WIZCHIP_WRITE>
 80042ee:	e000      	b.n	80042f2 <wiz_send_data+0xae>
        return;
 80042f0:	bf00      	nop
}
 80042f2:	3714      	adds	r7, #20
 80042f4:	46bd      	mov	sp, r7
 80042f6:	bd90      	pop	{r4, r7, pc}

080042f8 <wiz_recv_data>:

void wiz_recv_data(uint8_t sn, uint8_t *wizdata, uint16_t len) {
 80042f8:	b590      	push	{r4, r7, lr}
 80042fa:	b085      	sub	sp, #20
 80042fc:	af00      	add	r7, sp, #0
 80042fe:	4603      	mov	r3, r0
 8004300:	6039      	str	r1, [r7, #0]
 8004302:	71fb      	strb	r3, [r7, #7]
 8004304:	4613      	mov	r3, r2
 8004306:	80bb      	strh	r3, [r7, #4]
    uint16_t ptr = 0;
 8004308:	2300      	movs	r3, #0
 800430a:	81fb      	strh	r3, [r7, #14]
    uint32_t addrsel = 0;
 800430c:	2300      	movs	r3, #0
 800430e:	60bb      	str	r3, [r7, #8]

    if (len == 0) {
 8004310:	88bb      	ldrh	r3, [r7, #4]
 8004312:	2b00      	cmp	r3, #0
 8004314:	d046      	beq.n	80043a4 <wiz_recv_data+0xac>
        return;
    }
    ptr = getSn_RX_RD(sn);
 8004316:	79fb      	ldrb	r3, [r7, #7]
 8004318:	009b      	lsls	r3, r3, #2
 800431a:	3301      	adds	r3, #1
 800431c:	00db      	lsls	r3, r3, #3
 800431e:	f503 5320 	add.w	r3, r3, #10240	@ 0x2800
 8004322:	4618      	mov	r0, r3
 8004324:	f7ff fda2 	bl	8003e6c <WIZCHIP_READ>
 8004328:	4603      	mov	r3, r0
 800432a:	021b      	lsls	r3, r3, #8
 800432c:	b29c      	uxth	r4, r3
 800432e:	79fb      	ldrb	r3, [r7, #7]
 8004330:	009b      	lsls	r3, r3, #2
 8004332:	3301      	adds	r3, #1
 8004334:	00db      	lsls	r3, r3, #3
 8004336:	f503 5324 	add.w	r3, r3, #10496	@ 0x2900
 800433a:	4618      	mov	r0, r3
 800433c:	f7ff fd96 	bl	8003e6c <WIZCHIP_READ>
 8004340:	4603      	mov	r3, r0
 8004342:	4423      	add	r3, r4
 8004344:	81fb      	strh	r3, [r7, #14]
    //M20140501 : implict type casting -> explict type casting
    //addrsel = ((ptr << 8) + (WIZCHIP_RXBUF_BLOCK(sn) << 3);
    addrsel = ((uint32_t)ptr << 8) + (WIZCHIP_RXBUF_BLOCK(sn) << 3);
 8004346:	89fb      	ldrh	r3, [r7, #14]
 8004348:	021a      	lsls	r2, r3, #8
 800434a:	79fb      	ldrb	r3, [r7, #7]
 800434c:	009b      	lsls	r3, r3, #2
 800434e:	3303      	adds	r3, #3
 8004350:	00db      	lsls	r3, r3, #3
 8004352:	4413      	add	r3, r2
 8004354:	60bb      	str	r3, [r7, #8]
    //
    WIZCHIP_READ_BUF(addrsel, wizdata, len);
 8004356:	88bb      	ldrh	r3, [r7, #4]
 8004358:	461a      	mov	r2, r3
 800435a:	6839      	ldr	r1, [r7, #0]
 800435c:	68b8      	ldr	r0, [r7, #8]
 800435e:	f7ff fe1f 	bl	8003fa0 <WIZCHIP_READ_BUF>
    ptr += len;
 8004362:	89fa      	ldrh	r2, [r7, #14]
 8004364:	88bb      	ldrh	r3, [r7, #4]
 8004366:	4413      	add	r3, r2
 8004368:	81fb      	strh	r3, [r7, #14]

    setSn_RX_RD(sn, ptr);
 800436a:	79fb      	ldrb	r3, [r7, #7]
 800436c:	009b      	lsls	r3, r3, #2
 800436e:	3301      	adds	r3, #1
 8004370:	00db      	lsls	r3, r3, #3
 8004372:	f503 5320 	add.w	r3, r3, #10240	@ 0x2800
 8004376:	461a      	mov	r2, r3
 8004378:	89fb      	ldrh	r3, [r7, #14]
 800437a:	0a1b      	lsrs	r3, r3, #8
 800437c:	b29b      	uxth	r3, r3
 800437e:	b2db      	uxtb	r3, r3
 8004380:	4619      	mov	r1, r3
 8004382:	4610      	mov	r0, r2
 8004384:	f7ff fdbe 	bl	8003f04 <WIZCHIP_WRITE>
 8004388:	79fb      	ldrb	r3, [r7, #7]
 800438a:	009b      	lsls	r3, r3, #2
 800438c:	3301      	adds	r3, #1
 800438e:	00db      	lsls	r3, r3, #3
 8004390:	f503 5324 	add.w	r3, r3, #10496	@ 0x2900
 8004394:	461a      	mov	r2, r3
 8004396:	89fb      	ldrh	r3, [r7, #14]
 8004398:	b2db      	uxtb	r3, r3
 800439a:	4619      	mov	r1, r3
 800439c:	4610      	mov	r0, r2
 800439e:	f7ff fdb1 	bl	8003f04 <WIZCHIP_WRITE>
 80043a2:	e000      	b.n	80043a6 <wiz_recv_data+0xae>
        return;
 80043a4:	bf00      	nop
}
 80043a6:	3714      	adds	r7, #20
 80043a8:	46bd      	mov	sp, r7
 80043aa:	bd90      	pop	{r4, r7, pc}

080043ac <wiz_recv_ignore>:


void wiz_recv_ignore(uint8_t sn, uint16_t len) {
 80043ac:	b590      	push	{r4, r7, lr}
 80043ae:	b085      	sub	sp, #20
 80043b0:	af00      	add	r7, sp, #0
 80043b2:	4603      	mov	r3, r0
 80043b4:	460a      	mov	r2, r1
 80043b6:	71fb      	strb	r3, [r7, #7]
 80043b8:	4613      	mov	r3, r2
 80043ba:	80bb      	strh	r3, [r7, #4]
    uint16_t ptr = 0;
 80043bc:	2300      	movs	r3, #0
 80043be:	81fb      	strh	r3, [r7, #14]

    ptr = getSn_RX_RD(sn);
 80043c0:	79fb      	ldrb	r3, [r7, #7]
 80043c2:	009b      	lsls	r3, r3, #2
 80043c4:	3301      	adds	r3, #1
 80043c6:	00db      	lsls	r3, r3, #3
 80043c8:	f503 5320 	add.w	r3, r3, #10240	@ 0x2800
 80043cc:	4618      	mov	r0, r3
 80043ce:	f7ff fd4d 	bl	8003e6c <WIZCHIP_READ>
 80043d2:	4603      	mov	r3, r0
 80043d4:	021b      	lsls	r3, r3, #8
 80043d6:	b29c      	uxth	r4, r3
 80043d8:	79fb      	ldrb	r3, [r7, #7]
 80043da:	009b      	lsls	r3, r3, #2
 80043dc:	3301      	adds	r3, #1
 80043de:	00db      	lsls	r3, r3, #3
 80043e0:	f503 5324 	add.w	r3, r3, #10496	@ 0x2900
 80043e4:	4618      	mov	r0, r3
 80043e6:	f7ff fd41 	bl	8003e6c <WIZCHIP_READ>
 80043ea:	4603      	mov	r3, r0
 80043ec:	4423      	add	r3, r4
 80043ee:	81fb      	strh	r3, [r7, #14]
    ptr += len;
 80043f0:	89fa      	ldrh	r2, [r7, #14]
 80043f2:	88bb      	ldrh	r3, [r7, #4]
 80043f4:	4413      	add	r3, r2
 80043f6:	81fb      	strh	r3, [r7, #14]
    setSn_RX_RD(sn, ptr);
 80043f8:	79fb      	ldrb	r3, [r7, #7]
 80043fa:	009b      	lsls	r3, r3, #2
 80043fc:	3301      	adds	r3, #1
 80043fe:	00db      	lsls	r3, r3, #3
 8004400:	f503 5320 	add.w	r3, r3, #10240	@ 0x2800
 8004404:	461a      	mov	r2, r3
 8004406:	89fb      	ldrh	r3, [r7, #14]
 8004408:	0a1b      	lsrs	r3, r3, #8
 800440a:	b29b      	uxth	r3, r3
 800440c:	b2db      	uxtb	r3, r3
 800440e:	4619      	mov	r1, r3
 8004410:	4610      	mov	r0, r2
 8004412:	f7ff fd77 	bl	8003f04 <WIZCHIP_WRITE>
 8004416:	79fb      	ldrb	r3, [r7, #7]
 8004418:	009b      	lsls	r3, r3, #2
 800441a:	3301      	adds	r3, #1
 800441c:	00db      	lsls	r3, r3, #3
 800441e:	f503 5324 	add.w	r3, r3, #10496	@ 0x2900
 8004422:	461a      	mov	r2, r3
 8004424:	89fb      	ldrh	r3, [r7, #14]
 8004426:	b2db      	uxtb	r3, r3
 8004428:	4619      	mov	r1, r3
 800442a:	4610      	mov	r0, r2
 800442c:	f7ff fd6a 	bl	8003f04 <WIZCHIP_WRITE>
}
 8004430:	bf00      	nop
 8004432:	3714      	adds	r7, #20
 8004434:	46bd      	mov	sp, r7
 8004436:	bd90      	pop	{r4, r7, pc}

08004438 <wizchip_cris_enter>:
    @brief Default function to enable interrupt.
    @note This function help not to access wrong address. If you do not describe this function or register any functions,
    null function is called.
*/
//void 	  wizchip_cris_enter(void)           {};
void 	  wizchip_cris_enter(void)           {}
 8004438:	b480      	push	{r7}
 800443a:	af00      	add	r7, sp, #0
 800443c:	bf00      	nop
 800443e:	46bd      	mov	sp, r7
 8004440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004444:	4770      	bx	lr

08004446 <wizchip_cris_exit>:
    @brief Default function to disable interrupt.
    @note This function help not to access wrong address. If you do not describe this function or register any functions,
    null function is called.
*/
//void 	  wizchip_cris_exit(void)          {};
void 	  wizchip_cris_exit(void)          {}
 8004446:	b480      	push	{r7}
 8004448:	af00      	add	r7, sp, #0
 800444a:	bf00      	nop
 800444c:	46bd      	mov	sp, r7
 800444e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004452:	4770      	bx	lr

08004454 <wizchip_cs_select>:
    @brief Default function to select chip.
    @note This function help not to access wrong address. If you do not describe this function or register any functions,
    null function is called.
*/
//void 	wizchip_cs_select(void)            {};
void 	wizchip_cs_select(void)            {}
 8004454:	b480      	push	{r7}
 8004456:	af00      	add	r7, sp, #0
 8004458:	bf00      	nop
 800445a:	46bd      	mov	sp, r7
 800445c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004460:	4770      	bx	lr

08004462 <wizchip_cs_deselect>:
    @brief Default function to deselect chip.
    @note This function help not to access wrong address. If you do not describe this function or register any functions,
    null function is called.
*/
//void 	wizchip_cs_deselect(void)          {};
void 	wizchip_cs_deselect(void)          {}
 8004462:	b480      	push	{r7}
 8004464:	af00      	add	r7, sp, #0
 8004466:	bf00      	nop
 8004468:	46bd      	mov	sp, r7
 800446a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800446e:	4770      	bx	lr

08004470 <wizchip_bus_readdata>:
    @note This function help not to access wrong address. If you do not describe this function or register any functions,
    null function is called.
*/
//M20150601 : Rename the function for integrating with W5300
//uint8_t wizchip_bus_readbyte(uint32_t AddrSel) { return * ((volatile uint8_t *)((ptrdiff_t) AddrSel)); }
iodata_t wizchip_bus_readdata(uint32_t AddrSel) {
 8004470:	b480      	push	{r7}
 8004472:	b083      	sub	sp, #12
 8004474:	af00      	add	r7, sp, #0
 8004476:	6078      	str	r0, [r7, #4]
    return * ((volatile iodata_t *)((ptrdiff_t) AddrSel));
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	781b      	ldrb	r3, [r3, #0]
 800447c:	b2db      	uxtb	r3, r3
}
 800447e:	4618      	mov	r0, r3
 8004480:	370c      	adds	r7, #12
 8004482:	46bd      	mov	sp, r7
 8004484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004488:	4770      	bx	lr

0800448a <wizchip_bus_writedata>:
    @note This function help not to access wrong address. If you do not describe this function or register any functions,
    null function is called.
*/
//M20150601 : Rename the function for integrating with W5300
//void 	wizchip_bus_writebyte(uint32_t AddrSel, uint8_t wb)  { *((volatile uint8_t*)((ptrdiff_t)AddrSel)) = wb; }
void 	wizchip_bus_writedata(uint32_t AddrSel, iodata_t wb)  {
 800448a:	b480      	push	{r7}
 800448c:	b083      	sub	sp, #12
 800448e:	af00      	add	r7, sp, #0
 8004490:	6078      	str	r0, [r7, #4]
 8004492:	460b      	mov	r3, r1
 8004494:	70fb      	strb	r3, [r7, #3]
    *((volatile iodata_t*)((ptrdiff_t)AddrSel)) = wb;
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	78fa      	ldrb	r2, [r7, #3]
 800449a:	701a      	strb	r2, [r3, #0]
}
 800449c:	bf00      	nop
 800449e:	370c      	adds	r7, #12
 80044a0:	46bd      	mov	sp, r7
 80044a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044a6:	4770      	bx	lr

080044a8 <wizchip_spi_readbyte>:
    @brief Default function to read in SPI interface.
    @note This function help not to access wrong address. If you do not describe this function or register any functions,
    null function is called.
*/
//uint8_t wizchip_spi_readbyte(void)        {return 0;};
uint8_t wizchip_spi_readbyte(void)        {
 80044a8:	b480      	push	{r7}
 80044aa:	af00      	add	r7, sp, #0
    return 0;
 80044ac:	2300      	movs	r3, #0
}
 80044ae:	4618      	mov	r0, r3
 80044b0:	46bd      	mov	sp, r7
 80044b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044b6:	4770      	bx	lr

080044b8 <wizchip_spi_writebyte>:
    @brief Default function to write in SPI interface.
    @note This function help not to access wrong address. If you do not describe this function or register any functions,
    null function is called.
*/
//void 	wizchip_spi_writebyte(uint8_t wb) {};
void 	wizchip_spi_writebyte(uint8_t wb) {}
 80044b8:	b480      	push	{r7}
 80044ba:	b083      	sub	sp, #12
 80044bc:	af00      	add	r7, sp, #0
 80044be:	4603      	mov	r3, r0
 80044c0:	71fb      	strb	r3, [r7, #7]
 80044c2:	bf00      	nop
 80044c4:	370c      	adds	r7, #12
 80044c6:	46bd      	mov	sp, r7
 80044c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044cc:	4770      	bx	lr
	...

080044d0 <wizchip_spi_readburst>:
    null function is called.
*/
//void 	wizchip_spi_readburst(uint8_t* pBuf, uint16_t len) 	{};
#if 1
// 20231018 taylor
void 	wizchip_spi_readburst(uint8_t* pBuf, uint16_t len) {
 80044d0:	b590      	push	{r4, r7, lr}
 80044d2:	b085      	sub	sp, #20
 80044d4:	af00      	add	r7, sp, #0
 80044d6:	6078      	str	r0, [r7, #4]
 80044d8:	460b      	mov	r3, r1
 80044da:	807b      	strh	r3, [r7, #2]
    for (uint16_t i = 0; i < len; i++) {
 80044dc:	2300      	movs	r3, #0
 80044de:	81fb      	strh	r3, [r7, #14]
 80044e0:	e00a      	b.n	80044f8 <wizchip_spi_readburst+0x28>
        *pBuf++ = WIZCHIP.IF.SPI._read_byte();
 80044e2:	4b0a      	ldr	r3, [pc, #40]	@ (800450c <wizchip_spi_readburst+0x3c>)
 80044e4:	69db      	ldr	r3, [r3, #28]
 80044e6:	687c      	ldr	r4, [r7, #4]
 80044e8:	1c62      	adds	r2, r4, #1
 80044ea:	607a      	str	r2, [r7, #4]
 80044ec:	4798      	blx	r3
 80044ee:	4603      	mov	r3, r0
 80044f0:	7023      	strb	r3, [r4, #0]
    for (uint16_t i = 0; i < len; i++) {
 80044f2:	89fb      	ldrh	r3, [r7, #14]
 80044f4:	3301      	adds	r3, #1
 80044f6:	81fb      	strh	r3, [r7, #14]
 80044f8:	89fa      	ldrh	r2, [r7, #14]
 80044fa:	887b      	ldrh	r3, [r7, #2]
 80044fc:	429a      	cmp	r2, r3
 80044fe:	d3f0      	bcc.n	80044e2 <wizchip_spi_readburst+0x12>
    }
}
 8004500:	bf00      	nop
 8004502:	bf00      	nop
 8004504:	3714      	adds	r7, #20
 8004506:	46bd      	mov	sp, r7
 8004508:	bd90      	pop	{r4, r7, pc}
 800450a:	bf00      	nop
 800450c:	2004003c 	.word	0x2004003c

08004510 <wizchip_spi_writeburst>:
    null function is called.
*/
//void 	wizchip_spi_writeburst(uint8_t* pBuf, uint16_t len) {};
#if 1
// 20231018 taylor
void 	wizchip_spi_writeburst(uint8_t* pBuf, uint16_t len) {
 8004510:	b580      	push	{r7, lr}
 8004512:	b084      	sub	sp, #16
 8004514:	af00      	add	r7, sp, #0
 8004516:	6078      	str	r0, [r7, #4]
 8004518:	460b      	mov	r3, r1
 800451a:	807b      	strh	r3, [r7, #2]
    for (uint16_t i = 0; i < len; i++) {
 800451c:	2300      	movs	r3, #0
 800451e:	81fb      	strh	r3, [r7, #14]
 8004520:	e00a      	b.n	8004538 <wizchip_spi_writeburst+0x28>
        WIZCHIP.IF.SPI._write_byte(*pBuf++);
 8004522:	4b0a      	ldr	r3, [pc, #40]	@ (800454c <wizchip_spi_writeburst+0x3c>)
 8004524:	6a1a      	ldr	r2, [r3, #32]
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	1c59      	adds	r1, r3, #1
 800452a:	6079      	str	r1, [r7, #4]
 800452c:	781b      	ldrb	r3, [r3, #0]
 800452e:	4618      	mov	r0, r3
 8004530:	4790      	blx	r2
    for (uint16_t i = 0; i < len; i++) {
 8004532:	89fb      	ldrh	r3, [r7, #14]
 8004534:	3301      	adds	r3, #1
 8004536:	81fb      	strh	r3, [r7, #14]
 8004538:	89fa      	ldrh	r2, [r7, #14]
 800453a:	887b      	ldrh	r3, [r7, #2]
 800453c:	429a      	cmp	r2, r3
 800453e:	d3f0      	bcc.n	8004522 <wizchip_spi_writeburst+0x12>
    }
}
 8004540:	bf00      	nop
 8004542:	bf00      	nop
 8004544:	3710      	adds	r7, #16
 8004546:	46bd      	mov	sp, r7
 8004548:	bd80      	pop	{r7, pc}
 800454a:	bf00      	nop
 800454c:	2004003c 	.word	0x2004003c

08004550 <reg_wizchip_cs_cbfunc>:
        WIZCHIP.CRIS._enter = cris_en;
        WIZCHIP.CRIS._exit  = cris_ex;
    }
}

void reg_wizchip_cs_cbfunc(void(*cs_sel)(void), void(*cs_desel)(void)) {
 8004550:	b480      	push	{r7}
 8004552:	b083      	sub	sp, #12
 8004554:	af00      	add	r7, sp, #0
 8004556:	6078      	str	r0, [r7, #4]
 8004558:	6039      	str	r1, [r7, #0]
    if (!cs_sel || !cs_desel) {
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	2b00      	cmp	r3, #0
 800455e:	d002      	beq.n	8004566 <reg_wizchip_cs_cbfunc+0x16>
 8004560:	683b      	ldr	r3, [r7, #0]
 8004562:	2b00      	cmp	r3, #0
 8004564:	d106      	bne.n	8004574 <reg_wizchip_cs_cbfunc+0x24>
        WIZCHIP.CS._select   = wizchip_cs_select;
 8004566:	4b0a      	ldr	r3, [pc, #40]	@ (8004590 <reg_wizchip_cs_cbfunc+0x40>)
 8004568:	4a0a      	ldr	r2, [pc, #40]	@ (8004594 <reg_wizchip_cs_cbfunc+0x44>)
 800456a:	615a      	str	r2, [r3, #20]
        WIZCHIP.CS._deselect = wizchip_cs_deselect;
 800456c:	4b08      	ldr	r3, [pc, #32]	@ (8004590 <reg_wizchip_cs_cbfunc+0x40>)
 800456e:	4a0a      	ldr	r2, [pc, #40]	@ (8004598 <reg_wizchip_cs_cbfunc+0x48>)
 8004570:	619a      	str	r2, [r3, #24]
 8004572:	e006      	b.n	8004582 <reg_wizchip_cs_cbfunc+0x32>
    } else {
        WIZCHIP.CS._select   = cs_sel;
 8004574:	4a06      	ldr	r2, [pc, #24]	@ (8004590 <reg_wizchip_cs_cbfunc+0x40>)
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	6153      	str	r3, [r2, #20]
        WIZCHIP.CS._deselect = cs_desel;
 800457a:	4a05      	ldr	r2, [pc, #20]	@ (8004590 <reg_wizchip_cs_cbfunc+0x40>)
 800457c:	683b      	ldr	r3, [r7, #0]
 800457e:	6193      	str	r3, [r2, #24]
    }
}
 8004580:	bf00      	nop
 8004582:	bf00      	nop
 8004584:	370c      	adds	r7, #12
 8004586:	46bd      	mov	sp, r7
 8004588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800458c:	4770      	bx	lr
 800458e:	bf00      	nop
 8004590:	2004003c 	.word	0x2004003c
 8004594:	08004455 	.word	0x08004455
 8004598:	08004463 	.word	0x08004463

0800459c <reg_wizchip_spi_cbfunc>:
        WIZCHIP.IF.SPI._write_burst = spi_wbuf;
    }
}
#else

void reg_wizchip_spi_cbfunc(uint8_t (*spi_rb)(void), void (*spi_wb)(uint8_t wb)) {
 800459c:	b480      	push	{r7}
 800459e:	b083      	sub	sp, #12
 80045a0:	af00      	add	r7, sp, #0
 80045a2:	6078      	str	r0, [r7, #4]
 80045a4:	6039      	str	r1, [r7, #0]
    while (!(WIZCHIP.if_mode & _WIZCHIP_IO_MODE_SPI_));
 80045a6:	bf00      	nop
 80045a8:	4b0f      	ldr	r3, [pc, #60]	@ (80045e8 <reg_wizchip_spi_cbfunc+0x4c>)
 80045aa:	881b      	ldrh	r3, [r3, #0]
 80045ac:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	d0f9      	beq.n	80045a8 <reg_wizchip_spi_cbfunc+0xc>

    if (!spi_rb || !spi_wb) {
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d002      	beq.n	80045c0 <reg_wizchip_spi_cbfunc+0x24>
 80045ba:	683b      	ldr	r3, [r7, #0]
 80045bc:	2b00      	cmp	r3, #0
 80045be:	d106      	bne.n	80045ce <reg_wizchip_spi_cbfunc+0x32>
        WIZCHIP.IF.SPI._read_byte   = wizchip_spi_readbyte;
 80045c0:	4b09      	ldr	r3, [pc, #36]	@ (80045e8 <reg_wizchip_spi_cbfunc+0x4c>)
 80045c2:	4a0a      	ldr	r2, [pc, #40]	@ (80045ec <reg_wizchip_spi_cbfunc+0x50>)
 80045c4:	61da      	str	r2, [r3, #28]
        WIZCHIP.IF.SPI._write_byte  = wizchip_spi_writebyte;
 80045c6:	4b08      	ldr	r3, [pc, #32]	@ (80045e8 <reg_wizchip_spi_cbfunc+0x4c>)
 80045c8:	4a09      	ldr	r2, [pc, #36]	@ (80045f0 <reg_wizchip_spi_cbfunc+0x54>)
 80045ca:	621a      	str	r2, [r3, #32]
 80045cc:	e006      	b.n	80045dc <reg_wizchip_spi_cbfunc+0x40>
    } else {
        WIZCHIP.IF.SPI._read_byte   = spi_rb;
 80045ce:	4a06      	ldr	r2, [pc, #24]	@ (80045e8 <reg_wizchip_spi_cbfunc+0x4c>)
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	61d3      	str	r3, [r2, #28]
        WIZCHIP.IF.SPI._write_byte  = spi_wb;
 80045d4:	4a04      	ldr	r2, [pc, #16]	@ (80045e8 <reg_wizchip_spi_cbfunc+0x4c>)
 80045d6:	683b      	ldr	r3, [r7, #0]
 80045d8:	6213      	str	r3, [r2, #32]
    }
}
 80045da:	bf00      	nop
 80045dc:	bf00      	nop
 80045de:	370c      	adds	r7, #12
 80045e0:	46bd      	mov	sp, r7
 80045e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045e6:	4770      	bx	lr
 80045e8:	2004003c 	.word	0x2004003c
 80045ec:	080044a9 	.word	0x080044a9
 80045f0:	080044b9 	.word	0x080044b9

080045f4 <reg_wizchip_spiburst_cbfunc>:
#endif

// 20140626 Eric Added for SPI burst operations
void reg_wizchip_spiburst_cbfunc(void (*spi_rb)(uint8_t* pBuf, uint16_t len), void (*spi_wb)(uint8_t* pBuf, uint16_t len)) {
 80045f4:	b480      	push	{r7}
 80045f6:	b083      	sub	sp, #12
 80045f8:	af00      	add	r7, sp, #0
 80045fa:	6078      	str	r0, [r7, #4]
 80045fc:	6039      	str	r1, [r7, #0]
    while (!(WIZCHIP.if_mode & _WIZCHIP_IO_MODE_SPI_));
 80045fe:	bf00      	nop
 8004600:	4b0f      	ldr	r3, [pc, #60]	@ (8004640 <reg_wizchip_spiburst_cbfunc+0x4c>)
 8004602:	881b      	ldrh	r3, [r3, #0]
 8004604:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004608:	2b00      	cmp	r3, #0
 800460a:	d0f9      	beq.n	8004600 <reg_wizchip_spiburst_cbfunc+0xc>

    if (!spi_rb || !spi_wb) {
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	2b00      	cmp	r3, #0
 8004610:	d002      	beq.n	8004618 <reg_wizchip_spiburst_cbfunc+0x24>
 8004612:	683b      	ldr	r3, [r7, #0]
 8004614:	2b00      	cmp	r3, #0
 8004616:	d106      	bne.n	8004626 <reg_wizchip_spiburst_cbfunc+0x32>
        WIZCHIP.IF.SPI._read_burst   = wizchip_spi_readburst;
 8004618:	4b09      	ldr	r3, [pc, #36]	@ (8004640 <reg_wizchip_spiburst_cbfunc+0x4c>)
 800461a:	4a0a      	ldr	r2, [pc, #40]	@ (8004644 <reg_wizchip_spiburst_cbfunc+0x50>)
 800461c:	625a      	str	r2, [r3, #36]	@ 0x24
        WIZCHIP.IF.SPI._write_burst  = wizchip_spi_writeburst;
 800461e:	4b08      	ldr	r3, [pc, #32]	@ (8004640 <reg_wizchip_spiburst_cbfunc+0x4c>)
 8004620:	4a09      	ldr	r2, [pc, #36]	@ (8004648 <reg_wizchip_spiburst_cbfunc+0x54>)
 8004622:	629a      	str	r2, [r3, #40]	@ 0x28
 8004624:	e006      	b.n	8004634 <reg_wizchip_spiburst_cbfunc+0x40>
    } else {
        WIZCHIP.IF.SPI._read_burst   = spi_rb;
 8004626:	4a06      	ldr	r2, [pc, #24]	@ (8004640 <reg_wizchip_spiburst_cbfunc+0x4c>)
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	6253      	str	r3, [r2, #36]	@ 0x24
        WIZCHIP.IF.SPI._write_burst  = spi_wb;
 800462c:	4a04      	ldr	r2, [pc, #16]	@ (8004640 <reg_wizchip_spiburst_cbfunc+0x4c>)
 800462e:	683b      	ldr	r3, [r7, #0]
 8004630:	6293      	str	r3, [r2, #40]	@ 0x28
    }
}
 8004632:	bf00      	nop
 8004634:	bf00      	nop
 8004636:	370c      	adds	r7, #12
 8004638:	46bd      	mov	sp, r7
 800463a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800463e:	4770      	bx	lr
 8004640:	2004003c 	.word	0x2004003c
 8004644:	080044d1 	.word	0x080044d1
 8004648:	08004511 	.word	0x08004511

0800464c <ctlwizchip>:
        WIZCHIP.IF.QSPI._write_qspi  = qspi_wb;
    }
}
#endif

int8_t ctlwizchip(ctlwizchip_type cwtype, void* arg) {
 800464c:	b590      	push	{r4, r7, lr}
 800464e:	b087      	sub	sp, #28
 8004650:	af00      	add	r7, sp, #0
 8004652:	4603      	mov	r3, r0
 8004654:	6039      	str	r1, [r7, #0]
 8004656:	71fb      	strb	r3, [r7, #7]
    //teddy 240122
#if	_WIZCHIP_ == W5100S || _WIZCHIP_ == W5200 || _WIZCHIP_ == W5500 || _WIZCHIP_ == W6100 || _WIZCHIP_ == W6300
    uint8_t tmp = *(uint8_t*) arg;
 8004658:	683b      	ldr	r3, [r7, #0]
 800465a:	781b      	ldrb	r3, [r3, #0]
 800465c:	75fb      	strb	r3, [r7, #23]
#endif
    uint8_t* ptmp[2] = {0, 0};
 800465e:	2300      	movs	r3, #0
 8004660:	60fb      	str	r3, [r7, #12]
 8004662:	2300      	movs	r3, #0
 8004664:	613b      	str	r3, [r7, #16]
    switch (cwtype) {
 8004666:	79fb      	ldrb	r3, [r7, #7]
 8004668:	3b03      	subs	r3, #3
 800466a:	2b14      	cmp	r3, #20
 800466c:	f200 80d3 	bhi.w	8004816 <ctlwizchip+0x1ca>
 8004670:	a201      	add	r2, pc, #4	@ (adr r2, 8004678 <ctlwizchip+0x2c>)
 8004672:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004676:	bf00      	nop
 8004678:	080046cd 	.word	0x080046cd
 800467c:	080046d3 	.word	0x080046d3
 8004680:	080046ff 	.word	0x080046ff
 8004684:	080046f3 	.word	0x080046f3
 8004688:	0800470d 	.word	0x0800470d
 800468c:	08004719 	.word	0x08004719
 8004690:	08004727 	.word	0x08004727
 8004694:	0800474d 	.word	0x0800474d
 8004698:	08004817 	.word	0x08004817
 800469c:	08004817 	.word	0x08004817
 80046a0:	0800476f 	.word	0x0800476f
 80046a4:	08004817 	.word	0x08004817
 80046a8:	08004817 	.word	0x08004817
 80046ac:	08004817 	.word	0x08004817
 80046b0:	080047b3 	.word	0x080047b3
 80046b4:	080047b9 	.word	0x080047b9
 80046b8:	080047c1 	.word	0x080047c1
 80046bc:	080047c9 	.word	0x080047c9
 80046c0:	080047d1 	.word	0x080047d1
 80046c4:	080047df 	.word	0x080047df
 80046c8:	080047fb 	.word	0x080047fb
    case CW_GET_SYSLOCK:
        *(uint8_t*)arg = getSYSR() >> 5;
        break;
#endif
    case CW_RESET_WIZCHIP:
        wizchip_sw_reset();
 80046cc:	f000 f8ec 	bl	80048a8 <wizchip_sw_reset>
        break;
 80046d0:	e0a4      	b.n	800481c <ctlwizchip+0x1d0>
    case CW_INIT_WIZCHIP:
        if (arg != 0) {
 80046d2:	683b      	ldr	r3, [r7, #0]
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d004      	beq.n	80046e2 <ctlwizchip+0x96>
            ptmp[0] = (uint8_t*)arg;
 80046d8:	683b      	ldr	r3, [r7, #0]
 80046da:	60fb      	str	r3, [r7, #12]
            ptmp[1] = ptmp[0] + _WIZCHIP_SOCK_NUM_;
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	3308      	adds	r3, #8
 80046e0:	613b      	str	r3, [r7, #16]
        }
        return wizchip_init(ptmp[0], ptmp[1]);
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	693a      	ldr	r2, [r7, #16]
 80046e6:	4611      	mov	r1, r2
 80046e8:	4618      	mov	r0, r3
 80046ea:	f000 f929 	bl	8004940 <wizchip_init>
 80046ee:	4603      	mov	r3, r0
 80046f0:	e095      	b.n	800481e <ctlwizchip+0x1d2>
    case CW_CLR_INTERRUPT:
        wizchip_clrinterrupt(*((intr_kind*)arg));
 80046f2:	683b      	ldr	r3, [r7, #0]
 80046f4:	881b      	ldrh	r3, [r3, #0]
 80046f6:	4618      	mov	r0, r3
 80046f8:	f000 f9ae 	bl	8004a58 <wizchip_clrinterrupt>
        break;
 80046fc:	e08e      	b.n	800481c <ctlwizchip+0x1d0>
    case CW_GET_INTERRUPT:
        *((intr_kind*)arg) = wizchip_getinterrupt();
 80046fe:	f000 f9df 	bl	8004ac0 <wizchip_getinterrupt>
 8004702:	4603      	mov	r3, r0
 8004704:	461a      	mov	r2, r3
 8004706:	683b      	ldr	r3, [r7, #0]
 8004708:	801a      	strh	r2, [r3, #0]
        break;
 800470a:	e087      	b.n	800481c <ctlwizchip+0x1d0>
    case CW_SET_INTRMASK:
        wizchip_setinterruptmask(*((intr_kind*)arg));
 800470c:	683b      	ldr	r3, [r7, #0]
 800470e:	881b      	ldrh	r3, [r3, #0]
 8004710:	4618      	mov	r0, r3
 8004712:	f000 f9f9 	bl	8004b08 <wizchip_setinterruptmask>
        break;
 8004716:	e081      	b.n	800481c <ctlwizchip+0x1d0>
    case CW_GET_INTRMASK:
        *((intr_kind*)arg) = wizchip_getinterruptmask();
 8004718:	f000 fa11 	bl	8004b3e <wizchip_getinterruptmask>
 800471c:	4603      	mov	r3, r0
 800471e:	461a      	mov	r2, r3
 8004720:	683b      	ldr	r3, [r7, #0]
 8004722:	801a      	strh	r2, [r3, #0]
        break;
 8004724:	e07a      	b.n	800481c <ctlwizchip+0x1d0>
        //M20150601 : This can be supported by W5200, W5500
        //#if _WIZCHIP_ > W5100
#if (_WIZCHIP_ == W5200 || _WIZCHIP_ == W5500)
    case CW_SET_INTRTIME:
        setINTLEVEL(*(uint16_t*)arg);
 8004726:	683b      	ldr	r3, [r7, #0]
 8004728:	881b      	ldrh	r3, [r3, #0]
 800472a:	0a1b      	lsrs	r3, r3, #8
 800472c:	b29b      	uxth	r3, r3
 800472e:	b2db      	uxtb	r3, r3
 8004730:	4619      	mov	r1, r3
 8004732:	f44f 5098 	mov.w	r0, #4864	@ 0x1300
 8004736:	f7ff fbe5 	bl	8003f04 <WIZCHIP_WRITE>
 800473a:	683b      	ldr	r3, [r7, #0]
 800473c:	881b      	ldrh	r3, [r3, #0]
 800473e:	b2db      	uxtb	r3, r3
 8004740:	4619      	mov	r1, r3
 8004742:	f44f 50a0 	mov.w	r0, #5120	@ 0x1400
 8004746:	f7ff fbdd 	bl	8003f04 <WIZCHIP_WRITE>
        break;
 800474a:	e067      	b.n	800481c <ctlwizchip+0x1d0>
    case CW_GET_INTRTIME:
        *(uint16_t*)arg = getINTLEVEL();
 800474c:	f44f 5098 	mov.w	r0, #4864	@ 0x1300
 8004750:	f7ff fb8c 	bl	8003e6c <WIZCHIP_READ>
 8004754:	4603      	mov	r3, r0
 8004756:	021b      	lsls	r3, r3, #8
 8004758:	b29c      	uxth	r4, r3
 800475a:	f44f 50a0 	mov.w	r0, #5120	@ 0x1400
 800475e:	f7ff fb85 	bl	8003e6c <WIZCHIP_READ>
 8004762:	4603      	mov	r3, r0
 8004764:	4423      	add	r3, r4
 8004766:	b29a      	uxth	r2, r3
 8004768:	683b      	ldr	r3, [r7, #0]
 800476a:	801a      	strh	r2, [r3, #0]
        break;
 800476c:	e056      	b.n	800481c <ctlwizchip+0x1d0>
    case CW_GET_INTRTIME:
        *(uint16_t*)arg = getINTPTMR();
        break;
#endif
    case CW_GET_ID:
        ((uint8_t*)arg)[0] = WIZCHIP.id[0];
 800476e:	4b2e      	ldr	r3, [pc, #184]	@ (8004828 <ctlwizchip+0x1dc>)
 8004770:	789a      	ldrb	r2, [r3, #2]
 8004772:	683b      	ldr	r3, [r7, #0]
 8004774:	701a      	strb	r2, [r3, #0]
        ((uint8_t*)arg)[1] = WIZCHIP.id[1];
 8004776:	683b      	ldr	r3, [r7, #0]
 8004778:	3301      	adds	r3, #1
 800477a:	4a2b      	ldr	r2, [pc, #172]	@ (8004828 <ctlwizchip+0x1dc>)
 800477c:	78d2      	ldrb	r2, [r2, #3]
 800477e:	701a      	strb	r2, [r3, #0]
        ((uint8_t*)arg)[2] = WIZCHIP.id[2];
 8004780:	683b      	ldr	r3, [r7, #0]
 8004782:	3302      	adds	r3, #2
 8004784:	4a28      	ldr	r2, [pc, #160]	@ (8004828 <ctlwizchip+0x1dc>)
 8004786:	7912      	ldrb	r2, [r2, #4]
 8004788:	701a      	strb	r2, [r3, #0]
        ((uint8_t*)arg)[3] = WIZCHIP.id[3];
 800478a:	683b      	ldr	r3, [r7, #0]
 800478c:	3303      	adds	r3, #3
 800478e:	4a26      	ldr	r2, [pc, #152]	@ (8004828 <ctlwizchip+0x1dc>)
 8004790:	7952      	ldrb	r2, [r2, #5]
 8004792:	701a      	strb	r2, [r3, #0]
        ((uint8_t*)arg)[4] = WIZCHIP.id[4];
 8004794:	683b      	ldr	r3, [r7, #0]
 8004796:	3304      	adds	r3, #4
 8004798:	4a23      	ldr	r2, [pc, #140]	@ (8004828 <ctlwizchip+0x1dc>)
 800479a:	7992      	ldrb	r2, [r2, #6]
 800479c:	701a      	strb	r2, [r3, #0]
        ((uint8_t*)arg)[5] = WIZCHIP.id[5];
 800479e:	683b      	ldr	r3, [r7, #0]
 80047a0:	3305      	adds	r3, #5
 80047a2:	4a21      	ldr	r2, [pc, #132]	@ (8004828 <ctlwizchip+0x1dc>)
 80047a4:	79d2      	ldrb	r2, [r2, #7]
 80047a6:	701a      	strb	r2, [r3, #0]
        ((uint8_t*)arg)[6] = 0;
 80047a8:	683b      	ldr	r3, [r7, #0]
 80047aa:	3306      	adds	r3, #6
 80047ac:	2200      	movs	r2, #0
 80047ae:	701a      	strb	r2, [r3, #0]
        break;
 80047b0:	e034      	b.n	800481c <ctlwizchip+0x1d0>
#endif
#endif
        //teddy 240122
#if _WIZCHIP_ == W5100S || _WIZCHIP_ == W5500 || _WIZCHIP_ == W6100 || _WIZCHIP_ == W6300
    case CW_RESET_PHY:
        wizphy_reset();
 80047b2:	f000 fa15 	bl	8004be0 <wizphy_reset>
        break;
 80047b6:	e031      	b.n	800481c <ctlwizchip+0x1d0>
    case CW_SET_PHYCONF:
        wizphy_setphyconf((wiz_PhyConf*)arg);
 80047b8:	6838      	ldr	r0, [r7, #0]
 80047ba:	f000 fa38 	bl	8004c2e <wizphy_setphyconf>
        break;
 80047be:	e02d      	b.n	800481c <ctlwizchip+0x1d0>
    case CW_GET_PHYCONF:
        wizphy_getphyconf((wiz_PhyConf*)arg);
 80047c0:	6838      	ldr	r0, [r7, #0]
 80047c2:	f000 fa77 	bl	8004cb4 <wizphy_getphyconf>
        break;
 80047c6:	e029      	b.n	800481c <ctlwizchip+0x1d0>
    case CW_GET_PHYSTATUS:
#if 1
        // 20231012 taylor
#if _WIZCHIP_ == W5500
        wizphy_getphystat((wiz_PhyConf*)arg);
 80047c8:	6838      	ldr	r0, [r7, #0]
 80047ca:	f000 fadd 	bl	8004d88 <wizphy_getphystat>
#endif
#else
        wizphy_getphystat((wiz_PhyConf*)arg);
#endif
        break;
 80047ce:	e025      	b.n	800481c <ctlwizchip+0x1d0>
        //teddy 240122
#if _WIZCHIP_ == W6100 ||_WIZCHIP_ == W6300
        wizphy_setphypmode(*(uint8_t*)arg);
        break;
#else
        return wizphy_setphypmode(*(uint8_t*)arg);
 80047d0:	683b      	ldr	r3, [r7, #0]
 80047d2:	781b      	ldrb	r3, [r3, #0]
 80047d4:	4618      	mov	r0, r3
 80047d6:	f000 faf5 	bl	8004dc4 <wizphy_setphypmode>
 80047da:	4603      	mov	r3, r0
 80047dc:	e01f      	b.n	800481e <ctlwizchip+0x1d2>
#endif
#endif
        //teddy 240122
#if _WIZCHIP_ == W5100S || _WIZCHIP_ == W5200 || _WIZCHIP_ == W5500 || _WIZCHIP_ == W6100 || _WIZCHIP_ == W6300
    case CW_GET_PHYPOWMODE:
        tmp = wizphy_getphypmode();
 80047de:	f000 f9e6 	bl	8004bae <wizphy_getphypmode>
 80047e2:	4603      	mov	r3, r0
 80047e4:	75fb      	strb	r3, [r7, #23]
        if ((int8_t)tmp == -1) {
 80047e6:	7dfb      	ldrb	r3, [r7, #23]
 80047e8:	2bff      	cmp	r3, #255	@ 0xff
 80047ea:	d102      	bne.n	80047f2 <ctlwizchip+0x1a6>
            return -1;
 80047ec:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80047f0:	e015      	b.n	800481e <ctlwizchip+0x1d2>
        }
        *(uint8_t*)arg = tmp;
 80047f2:	683b      	ldr	r3, [r7, #0]
 80047f4:	7dfa      	ldrb	r2, [r7, #23]
 80047f6:	701a      	strb	r2, [r3, #0]
        break;
 80047f8:	e010      	b.n	800481c <ctlwizchip+0x1d0>
    case CW_GET_PHYLINK:
        tmp = wizphy_getphylink();
 80047fa:	f000 f9c2 	bl	8004b82 <wizphy_getphylink>
 80047fe:	4603      	mov	r3, r0
 8004800:	75fb      	strb	r3, [r7, #23]
        if ((int8_t)tmp == -1) {
 8004802:	7dfb      	ldrb	r3, [r7, #23]
 8004804:	2bff      	cmp	r3, #255	@ 0xff
 8004806:	d102      	bne.n	800480e <ctlwizchip+0x1c2>
            return -1;
 8004808:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800480c:	e007      	b.n	800481e <ctlwizchip+0x1d2>
        }
        *(uint8_t*)arg = tmp;
 800480e:	683b      	ldr	r3, [r7, #0]
 8004810:	7dfa      	ldrb	r2, [r7, #23]
 8004812:	701a      	strb	r2, [r3, #0]
        break;
 8004814:	e002      	b.n	800481c <ctlwizchip+0x1d0>
#endif
    default:
        return -1;
 8004816:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800481a:	e000      	b.n	800481e <ctlwizchip+0x1d2>
    }
    return 0;
 800481c:	2300      	movs	r3, #0
}
 800481e:	4618      	mov	r0, r3
 8004820:	371c      	adds	r7, #28
 8004822:	46bd      	mov	sp, r7
 8004824:	bd90      	pop	{r4, r7, pc}
 8004826:	bf00      	nop
 8004828:	2004003c 	.word	0x2004003c

0800482c <ctlnetwork>:


int8_t ctlnetwork(ctlnetwork_type cntype, void* arg) {
 800482c:	b580      	push	{r7, lr}
 800482e:	b082      	sub	sp, #8
 8004830:	af00      	add	r7, sp, #0
 8004832:	4603      	mov	r3, r0
 8004834:	6039      	str	r1, [r7, #0]
 8004836:	71fb      	strb	r3, [r7, #7]

    switch (cntype) {
 8004838:	79fb      	ldrb	r3, [r7, #7]
 800483a:	2b05      	cmp	r3, #5
 800483c:	d82c      	bhi.n	8004898 <ctlnetwork+0x6c>
 800483e:	a201      	add	r2, pc, #4	@ (adr r2, 8004844 <ctlnetwork+0x18>)
 8004840:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004844:	0800485d 	.word	0x0800485d
 8004848:	08004865 	.word	0x08004865
 800484c:	0800486d 	.word	0x0800486d
 8004850:	0800487b 	.word	0x0800487b
 8004854:	08004889 	.word	0x08004889
 8004858:	08004891 	.word	0x08004891
    case CN_SET_NETINFO:
        wizchip_setnetinfo((wiz_NetInfo*)arg);
 800485c:	6838      	ldr	r0, [r7, #0]
 800485e:	f000 fafb 	bl	8004e58 <wizchip_setnetinfo>
        break;
 8004862:	e01c      	b.n	800489e <ctlnetwork+0x72>
    case CN_GET_NETINFO:
        wizchip_getnetinfo((wiz_NetInfo*)arg);
 8004864:	6838      	ldr	r0, [r7, #0]
 8004866:	f000 fb37 	bl	8004ed8 <wizchip_getnetinfo>
        break;
 800486a:	e018      	b.n	800489e <ctlnetwork+0x72>
    case CN_SET_NETMODE:
#if (_WIZCHIP_ == W5100 || _WIZCHIP_ == W5100S || _WIZCHIP_ == W5200 || _WIZCHIP_ == W5300 || _WIZCHIP_ == W5500)
        return wizchip_setnetmode(*(netmode_type*)arg);
 800486c:	683b      	ldr	r3, [r7, #0]
 800486e:	781b      	ldrb	r3, [r3, #0]
 8004870:	4618      	mov	r0, r3
 8004872:	f000 fb71 	bl	8004f58 <wizchip_setnetmode>
 8004876:	4603      	mov	r3, r0
 8004878:	e012      	b.n	80048a0 <ctlnetwork+0x74>
        //teddy 240122
#elif ((_WIZCHIP_ == 6100)||(_WIZCHIP_ == W6300))
        wizchip_setnetmode(*(netmode_type*)arg);
#endif
    case CN_GET_NETMODE:
        *(netmode_type*)arg = wizchip_getnetmode();
 800487a:	f000 fb8f 	bl	8004f9c <wizchip_getnetmode>
 800487e:	4603      	mov	r3, r0
 8004880:	461a      	mov	r2, r3
 8004882:	683b      	ldr	r3, [r7, #0]
 8004884:	701a      	strb	r2, [r3, #0]
        break;
 8004886:	e00a      	b.n	800489e <ctlnetwork+0x72>
    case CN_SET_TIMEOUT:
        wizchip_settimeout((wiz_NetTimeout*)arg);
 8004888:	6838      	ldr	r0, [r7, #0]
 800488a:	f000 fb8f 	bl	8004fac <wizchip_settimeout>
        break;
 800488e:	e006      	b.n	800489e <ctlnetwork+0x72>
    case CN_GET_TIMEOUT:
        wizchip_gettimeout((wiz_NetTimeout*)arg);
 8004890:	6838      	ldr	r0, [r7, #0]
 8004892:	f000 fbac 	bl	8004fee <wizchip_gettimeout>
        break;
 8004896:	e002      	b.n	800489e <ctlnetwork+0x72>
    case CN_GET_PREFER:
        *(uint8_t*)arg = getSLPSR();
        break;
#endif
    default:
        return -1;
 8004898:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800489c:	e000      	b.n	80048a0 <ctlnetwork+0x74>
    }
    return 0;
 800489e:	2300      	movs	r3, #0
}
 80048a0:	4618      	mov	r0, r3
 80048a2:	3708      	adds	r7, #8
 80048a4:	46bd      	mov	sp, r7
 80048a6:	bd80      	pop	{r7, pc}

080048a8 <wizchip_sw_reset>:

void wizchip_sw_reset(void) {
 80048a8:	b580      	push	{r7, lr}
 80048aa:	b086      	sub	sp, #24
 80048ac:	af00      	add	r7, sp, #0
#if _WIZCHIP_IO_MODE_  == _WIZCHIP_IO_MODE_BUS_INDIR_
    uint16_t mr = (uint16_t)getMR();
    setMR(mr | MR_IND);
#endif
    //
    getSHAR(mac);
 80048ae:	1d3b      	adds	r3, r7, #4
 80048b0:	2206      	movs	r2, #6
 80048b2:	4619      	mov	r1, r3
 80048b4:	f44f 6010 	mov.w	r0, #2304	@ 0x900
 80048b8:	f7ff fb72 	bl	8003fa0 <WIZCHIP_READ_BUF>
    getGAR(gw);  getSUBR(sn);  getSIPR(sip);
 80048bc:	f107 0314 	add.w	r3, r7, #20
 80048c0:	2204      	movs	r2, #4
 80048c2:	4619      	mov	r1, r3
 80048c4:	f44f 7080 	mov.w	r0, #256	@ 0x100
 80048c8:	f7ff fb6a 	bl	8003fa0 <WIZCHIP_READ_BUF>
 80048cc:	f107 0310 	add.w	r3, r7, #16
 80048d0:	2204      	movs	r2, #4
 80048d2:	4619      	mov	r1, r3
 80048d4:	f44f 60a0 	mov.w	r0, #1280	@ 0x500
 80048d8:	f7ff fb62 	bl	8003fa0 <WIZCHIP_READ_BUF>
 80048dc:	f107 030c 	add.w	r3, r7, #12
 80048e0:	2204      	movs	r2, #4
 80048e2:	4619      	mov	r1, r3
 80048e4:	f44f 6070 	mov.w	r0, #3840	@ 0xf00
 80048e8:	f7ff fb5a 	bl	8003fa0 <WIZCHIP_READ_BUF>
    setMR(MR_RST);
 80048ec:	2180      	movs	r1, #128	@ 0x80
 80048ee:	2000      	movs	r0, #0
 80048f0:	f7ff fb08 	bl	8003f04 <WIZCHIP_WRITE>
    getMR(); // for delay
 80048f4:	2000      	movs	r0, #0
 80048f6:	f7ff fab9 	bl	8003e6c <WIZCHIP_READ>
    //A2015051 : For indirect bus mode
#if _WIZCHIP_IO_MODE_  == _WIZCHIP_IO_MODE_BUS_INDIR_
    setMR(mr | MR_IND);
#endif
    //
    setSHAR(mac);
 80048fa:	1d3b      	adds	r3, r7, #4
 80048fc:	2206      	movs	r2, #6
 80048fe:	4619      	mov	r1, r3
 8004900:	f44f 6010 	mov.w	r0, #2304	@ 0x900
 8004904:	f7ff fbac 	bl	8004060 <WIZCHIP_WRITE_BUF>
    setGAR(gw);
 8004908:	f107 0314 	add.w	r3, r7, #20
 800490c:	2204      	movs	r2, #4
 800490e:	4619      	mov	r1, r3
 8004910:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8004914:	f7ff fba4 	bl	8004060 <WIZCHIP_WRITE_BUF>
    setSUBR(sn);
 8004918:	f107 0310 	add.w	r3, r7, #16
 800491c:	2204      	movs	r2, #4
 800491e:	4619      	mov	r1, r3
 8004920:	f44f 60a0 	mov.w	r0, #1280	@ 0x500
 8004924:	f7ff fb9c 	bl	8004060 <WIZCHIP_WRITE_BUF>
    setSIPR(sip);
 8004928:	f107 030c 	add.w	r3, r7, #12
 800492c:	2204      	movs	r2, #4
 800492e:	4619      	mov	r1, r3
 8004930:	f44f 6070 	mov.w	r0, #3840	@ 0xf00
 8004934:	f7ff fb94 	bl	8004060 <WIZCHIP_WRITE_BUF>
    }
    if (islock & SYSR_NETL) {
        NETLOCK();
    }
#endif
}
 8004938:	bf00      	nop
 800493a:	3718      	adds	r7, #24
 800493c:	46bd      	mov	sp, r7
 800493e:	bd80      	pop	{r7, pc}

08004940 <wizchip_init>:

int8_t wizchip_init(uint8_t* txsize, uint8_t* rxsize) {
 8004940:	b580      	push	{r7, lr}
 8004942:	b084      	sub	sp, #16
 8004944:	af00      	add	r7, sp, #0
 8004946:	6078      	str	r0, [r7, #4]
 8004948:	6039      	str	r1, [r7, #0]
    int8_t i;
#if _WIZCHIP_ < W5200
    int8_t j;
#endif
    int8_t tmp = 0;
 800494a:	2300      	movs	r3, #0
 800494c:	73bb      	strb	r3, [r7, #14]
    wizchip_sw_reset();
 800494e:	f7ff ffab 	bl	80048a8 <wizchip_sw_reset>
    if (txsize) {
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	2b00      	cmp	r3, #0
 8004956:	d03b      	beq.n	80049d0 <wizchip_init+0x90>
        tmp = 0;
 8004958:	2300      	movs	r3, #0
 800495a:	73bb      	strb	r3, [r7, #14]
        }
        if (tmp % 8) {
            return -1;
        }
#else
        for (i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++) {
 800495c:	2300      	movs	r3, #0
 800495e:	73fb      	strb	r3, [r7, #15]
 8004960:	e015      	b.n	800498e <wizchip_init+0x4e>
            tmp += txsize[i];
 8004962:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004966:	687a      	ldr	r2, [r7, #4]
 8004968:	4413      	add	r3, r2
 800496a:	781a      	ldrb	r2, [r3, #0]
 800496c:	7bbb      	ldrb	r3, [r7, #14]
 800496e:	4413      	add	r3, r2
 8004970:	b2db      	uxtb	r3, r3
 8004972:	73bb      	strb	r3, [r7, #14]
#elif  _WIZCHIP_ == W6300
            if (tmp > 32) {
                return -1;
            }
#else
            if (tmp > 16) {
 8004974:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8004978:	2b10      	cmp	r3, #16
 800497a:	dd02      	ble.n	8004982 <wizchip_init+0x42>
                return -1;
 800497c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8004980:	e066      	b.n	8004a50 <wizchip_init+0x110>
        for (i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++) {
 8004982:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004986:	b2db      	uxtb	r3, r3
 8004988:	3301      	adds	r3, #1
 800498a:	b2db      	uxtb	r3, r3
 800498c:	73fb      	strb	r3, [r7, #15]
 800498e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004992:	2b07      	cmp	r3, #7
 8004994:	dde5      	ble.n	8004962 <wizchip_init+0x22>
            }
#endif
        }
#endif
        for (i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++) {
 8004996:	2300      	movs	r3, #0
 8004998:	73fb      	strb	r3, [r7, #15]
 800499a:	e015      	b.n	80049c8 <wizchip_init+0x88>
            while ((txsize[i] >> j != 1) && (txsize[i] != 0)) {
                j++;
            }
            setSn_TXBUF_SIZE(i, j);
#else
            setSn_TXBUF_SIZE(i, txsize[i]);
 800499c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80049a0:	009b      	lsls	r3, r3, #2
 80049a2:	3301      	adds	r3, #1
 80049a4:	00db      	lsls	r3, r3, #3
 80049a6:	f503 53f8 	add.w	r3, r3, #7936	@ 0x1f00
 80049aa:	4618      	mov	r0, r3
 80049ac:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80049b0:	687a      	ldr	r2, [r7, #4]
 80049b2:	4413      	add	r3, r2
 80049b4:	781b      	ldrb	r3, [r3, #0]
 80049b6:	4619      	mov	r1, r3
 80049b8:	f7ff faa4 	bl	8003f04 <WIZCHIP_WRITE>
        for (i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++) {
 80049bc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80049c0:	b2db      	uxtb	r3, r3
 80049c2:	3301      	adds	r3, #1
 80049c4:	b2db      	uxtb	r3, r3
 80049c6:	73fb      	strb	r3, [r7, #15]
 80049c8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80049cc:	2b07      	cmp	r3, #7
 80049ce:	dde5      	ble.n	800499c <wizchip_init+0x5c>
#endif
        }
    }

    if (rxsize) {
 80049d0:	683b      	ldr	r3, [r7, #0]
 80049d2:	2b00      	cmp	r3, #0
 80049d4:	d03b      	beq.n	8004a4e <wizchip_init+0x10e>
        tmp = 0;
 80049d6:	2300      	movs	r3, #0
 80049d8:	73bb      	strb	r3, [r7, #14]
        }
        if (tmp % 8) {
            return -1;
        }
#else
        for (i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++) {
 80049da:	2300      	movs	r3, #0
 80049dc:	73fb      	strb	r3, [r7, #15]
 80049de:	e015      	b.n	8004a0c <wizchip_init+0xcc>
            tmp += rxsize[i];
 80049e0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80049e4:	683a      	ldr	r2, [r7, #0]
 80049e6:	4413      	add	r3, r2
 80049e8:	781a      	ldrb	r2, [r3, #0]
 80049ea:	7bbb      	ldrb	r3, [r7, #14]
 80049ec:	4413      	add	r3, r2
 80049ee:	b2db      	uxtb	r3, r3
 80049f0:	73bb      	strb	r3, [r7, #14]
#elif  _WIZCHIP_ == W6300
            if (tmp > 32) {
                return -1;
            }
#else
            if (tmp > 16) {
 80049f2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80049f6:	2b10      	cmp	r3, #16
 80049f8:	dd02      	ble.n	8004a00 <wizchip_init+0xc0>
                return -1;
 80049fa:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80049fe:	e027      	b.n	8004a50 <wizchip_init+0x110>
        for (i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++) {
 8004a00:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004a04:	b2db      	uxtb	r3, r3
 8004a06:	3301      	adds	r3, #1
 8004a08:	b2db      	uxtb	r3, r3
 8004a0a:	73fb      	strb	r3, [r7, #15]
 8004a0c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004a10:	2b07      	cmp	r3, #7
 8004a12:	dde5      	ble.n	80049e0 <wizchip_init+0xa0>
            }
#endif
        }
#endif
        for (i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++) {
 8004a14:	2300      	movs	r3, #0
 8004a16:	73fb      	strb	r3, [r7, #15]
 8004a18:	e015      	b.n	8004a46 <wizchip_init+0x106>
            while ((rxsize[i] >> j != 1) && (txsize[i] != 0)) {
                j++;
            }
            setSn_RXBUF_SIZE(i, j);
#else
            setSn_RXBUF_SIZE(i, rxsize[i]);
 8004a1a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004a1e:	009b      	lsls	r3, r3, #2
 8004a20:	3301      	adds	r3, #1
 8004a22:	00db      	lsls	r3, r3, #3
 8004a24:	f503 53f0 	add.w	r3, r3, #7680	@ 0x1e00
 8004a28:	4618      	mov	r0, r3
 8004a2a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004a2e:	683a      	ldr	r2, [r7, #0]
 8004a30:	4413      	add	r3, r2
 8004a32:	781b      	ldrb	r3, [r3, #0]
 8004a34:	4619      	mov	r1, r3
 8004a36:	f7ff fa65 	bl	8003f04 <WIZCHIP_WRITE>
        for (i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++) {
 8004a3a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004a3e:	b2db      	uxtb	r3, r3
 8004a40:	3301      	adds	r3, #1
 8004a42:	b2db      	uxtb	r3, r3
 8004a44:	73fb      	strb	r3, [r7, #15]
 8004a46:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004a4a:	2b07      	cmp	r3, #7
 8004a4c:	dde5      	ble.n	8004a1a <wizchip_init+0xda>
#endif
        }
    }
    return 0;
 8004a4e:	2300      	movs	r3, #0
}
 8004a50:	4618      	mov	r0, r3
 8004a52:	3710      	adds	r7, #16
 8004a54:	46bd      	mov	sp, r7
 8004a56:	bd80      	pop	{r7, pc}

08004a58 <wizchip_clrinterrupt>:

void wizchip_clrinterrupt(intr_kind intr) {
 8004a58:	b580      	push	{r7, lr}
 8004a5a:	b084      	sub	sp, #16
 8004a5c:	af00      	add	r7, sp, #0
 8004a5e:	4603      	mov	r3, r0
 8004a60:	80fb      	strh	r3, [r7, #6]
    uint8_t ir  = (uint8_t)intr;
 8004a62:	88fb      	ldrh	r3, [r7, #6]
 8004a64:	73fb      	strb	r3, [r7, #15]
    uint8_t sir = (uint8_t)((uint16_t)intr >> 8);
 8004a66:	88fb      	ldrh	r3, [r7, #6]
 8004a68:	0a1b      	lsrs	r3, r3, #8
 8004a6a:	b29b      	uxth	r3, r3
 8004a6c:	73bb      	strb	r3, [r7, #14]
    setIR(ir);
    //A20150601 : For integrating with W5300
#elif _WIZCHIP_ == W5300
    setIR(((((uint16_t)ir) << 8) | (((uint16_t)sir) & 0x00FF)));
#else
    setIR(ir);
 8004a6e:	7bfb      	ldrb	r3, [r7, #15]
 8004a70:	f023 030f 	bic.w	r3, r3, #15
 8004a74:	b2db      	uxtb	r3, r3
 8004a76:	4619      	mov	r1, r3
 8004a78:	f44f 50a8 	mov.w	r0, #5376	@ 0x1500
 8004a7c:	f7ff fa42 	bl	8003f04 <WIZCHIP_WRITE>
    //M20200227 : For clear
    //setSIR(sir);
    for (ir = 0; ir < 8; ir++) {
 8004a80:	2300      	movs	r3, #0
 8004a82:	73fb      	strb	r3, [r7, #15]
 8004a84:	e014      	b.n	8004ab0 <wizchip_clrinterrupt+0x58>
        if (sir & (0x01 << ir)) {
 8004a86:	7bba      	ldrb	r2, [r7, #14]
 8004a88:	7bfb      	ldrb	r3, [r7, #15]
 8004a8a:	fa42 f303 	asr.w	r3, r2, r3
 8004a8e:	f003 0301 	and.w	r3, r3, #1
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d009      	beq.n	8004aaa <wizchip_clrinterrupt+0x52>
            setSn_IR(ir, 0xff);
 8004a96:	7bfb      	ldrb	r3, [r7, #15]
 8004a98:	009b      	lsls	r3, r3, #2
 8004a9a:	3301      	adds	r3, #1
 8004a9c:	00db      	lsls	r3, r3, #3
 8004a9e:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8004aa2:	211f      	movs	r1, #31
 8004aa4:	4618      	mov	r0, r3
 8004aa6:	f7ff fa2d 	bl	8003f04 <WIZCHIP_WRITE>
    for (ir = 0; ir < 8; ir++) {
 8004aaa:	7bfb      	ldrb	r3, [r7, #15]
 8004aac:	3301      	adds	r3, #1
 8004aae:	73fb      	strb	r3, [r7, #15]
 8004ab0:	7bfb      	ldrb	r3, [r7, #15]
 8004ab2:	2b07      	cmp	r3, #7
 8004ab4:	d9e7      	bls.n	8004a86 <wizchip_clrinterrupt+0x2e>
        }
    }

#endif
}
 8004ab6:	bf00      	nop
 8004ab8:	bf00      	nop
 8004aba:	3710      	adds	r7, #16
 8004abc:	46bd      	mov	sp, r7
 8004abe:	bd80      	pop	{r7, pc}

08004ac0 <wizchip_getinterrupt>:

intr_kind wizchip_getinterrupt(void) {
 8004ac0:	b580      	push	{r7, lr}
 8004ac2:	b082      	sub	sp, #8
 8004ac4:	af00      	add	r7, sp, #0
    uint8_t ir  = 0;
 8004ac6:	2300      	movs	r3, #0
 8004ac8:	71fb      	strb	r3, [r7, #7]
    uint8_t sir = 0;
 8004aca:	2300      	movs	r3, #0
 8004acc:	71bb      	strb	r3, [r7, #6]
    uint32_t ret = 0;
 8004ace:	2300      	movs	r3, #0
 8004ad0:	603b      	str	r3, [r7, #0]
#elif _WIZCHIP_  == W5300
    ret = getIR();
    ir = (uint8_t)(ret >> 8);
    sir = (uint8_t)ret;
#else
    ir  = getIR();
 8004ad2:	f44f 50a8 	mov.w	r0, #5376	@ 0x1500
 8004ad6:	f7ff f9c9 	bl	8003e6c <WIZCHIP_READ>
 8004ada:	4603      	mov	r3, r0
 8004adc:	f023 030f 	bic.w	r3, r3, #15
 8004ae0:	71fb      	strb	r3, [r7, #7]
    sir = getSIR();
 8004ae2:	f44f 50b8 	mov.w	r0, #5888	@ 0x1700
 8004ae6:	f7ff f9c1 	bl	8003e6c <WIZCHIP_READ>
 8004aea:	4603      	mov	r3, r0
 8004aec:	71bb      	strb	r3, [r7, #6]
    ir &= ~(1 << 4); // IK_WOL
#endif
#if _WIZCHIP_ == W5200
    ir &= ~(1 << 6);
#endif
    ret = sir;
 8004aee:	79bb      	ldrb	r3, [r7, #6]
 8004af0:	603b      	str	r3, [r7, #0]
    ret = (ret << 8) + ir;
 8004af2:	683b      	ldr	r3, [r7, #0]
 8004af4:	021a      	lsls	r2, r3, #8
 8004af6:	79fb      	ldrb	r3, [r7, #7]
 8004af8:	4413      	add	r3, r2
 8004afa:	603b      	str	r3, [r7, #0]
    //teddy 240122
#if _WIZCHIP_ == W6100 || _WIZCHIP_ == W6300
    ret = (((uint32_t)getSLIR()) << 16) | ret;
#endif

    return (intr_kind)ret;
 8004afc:	683b      	ldr	r3, [r7, #0]
 8004afe:	b29b      	uxth	r3, r3
}
 8004b00:	4618      	mov	r0, r3
 8004b02:	3708      	adds	r7, #8
 8004b04:	46bd      	mov	sp, r7
 8004b06:	bd80      	pop	{r7, pc}

08004b08 <wizchip_setinterruptmask>:

void wizchip_setinterruptmask(intr_kind intr) {
 8004b08:	b580      	push	{r7, lr}
 8004b0a:	b084      	sub	sp, #16
 8004b0c:	af00      	add	r7, sp, #0
 8004b0e:	4603      	mov	r3, r0
 8004b10:	80fb      	strh	r3, [r7, #6]
    uint8_t imr  = (uint8_t)intr;
 8004b12:	88fb      	ldrh	r3, [r7, #6]
 8004b14:	73fb      	strb	r3, [r7, #15]
    uint8_t simr = (uint8_t)((uint16_t)intr >> 8);
 8004b16:	88fb      	ldrh	r3, [r7, #6]
 8004b18:	0a1b      	lsrs	r3, r3, #8
 8004b1a:	b29b      	uxth	r3, r3
 8004b1c:	73bb      	strb	r3, [r7, #14]
    setIMR(imr);
    //A20150601 : For integrating with W5300
#elif _WIZCHIP_ == W5300
    setIMR(((((uint16_t)imr) << 8) | (((uint16_t)simr) & 0x00FF)));
#else
    setIMR(imr);
 8004b1e:	7bfb      	ldrb	r3, [r7, #15]
 8004b20:	4619      	mov	r1, r3
 8004b22:	f44f 50b0 	mov.w	r0, #5632	@ 0x1600
 8004b26:	f7ff f9ed 	bl	8003f04 <WIZCHIP_WRITE>
    setSIMR(simr);
 8004b2a:	7bbb      	ldrb	r3, [r7, #14]
 8004b2c:	4619      	mov	r1, r3
 8004b2e:	f44f 50c0 	mov.w	r0, #6144	@ 0x1800
 8004b32:	f7ff f9e7 	bl	8003f04 <WIZCHIP_WRITE>
#if _WIZCHIP_ == W6100 || _WIZCHIP_ == W6300
    uint8_t slimr = (uint8_t)((uint32_t)intr >> 16);
    setSLIMR(slimr);
#endif
#endif
}
 8004b36:	bf00      	nop
 8004b38:	3710      	adds	r7, #16
 8004b3a:	46bd      	mov	sp, r7
 8004b3c:	bd80      	pop	{r7, pc}

08004b3e <wizchip_getinterruptmask>:

intr_kind wizchip_getinterruptmask(void) {
 8004b3e:	b580      	push	{r7, lr}
 8004b40:	b082      	sub	sp, #8
 8004b42:	af00      	add	r7, sp, #0
    uint8_t imr  = 0;
 8004b44:	2300      	movs	r3, #0
 8004b46:	71fb      	strb	r3, [r7, #7]
    uint8_t simr = 0;
 8004b48:	2300      	movs	r3, #0
 8004b4a:	71bb      	strb	r3, [r7, #6]
    uint32_t ret = 0;
 8004b4c:	2300      	movs	r3, #0
 8004b4e:	603b      	str	r3, [r7, #0]
#elif _WIZCHIP_ == W5300
    ret = getIMR();
    imr = (uint8_t)(ret >> 8);
    simr = (uint8_t)ret;
#else
    imr  = getIMR();
 8004b50:	f44f 50b0 	mov.w	r0, #5632	@ 0x1600
 8004b54:	f7ff f98a 	bl	8003e6c <WIZCHIP_READ>
 8004b58:	4603      	mov	r3, r0
 8004b5a:	71fb      	strb	r3, [r7, #7]
    simr = getSIMR();
 8004b5c:	f44f 50c0 	mov.w	r0, #6144	@ 0x1800
 8004b60:	f7ff f984 	bl	8003e6c <WIZCHIP_READ>
 8004b64:	4603      	mov	r3, r0
 8004b66:	71bb      	strb	r3, [r7, #6]
    imr &= ~(1 << 4); // IK_WOL
#endif
#if _WIZCHIP_ == W5200
    imr &= ~(1 << 6);  // IK_DEST_UNREACH
#endif
    ret = simr;
 8004b68:	79bb      	ldrb	r3, [r7, #6]
 8004b6a:	603b      	str	r3, [r7, #0]
    ret = (ret << 8) + imr;
 8004b6c:	683b      	ldr	r3, [r7, #0]
 8004b6e:	021a      	lsls	r2, r3, #8
 8004b70:	79fb      	ldrb	r3, [r7, #7]
 8004b72:	4413      	add	r3, r2
 8004b74:	603b      	str	r3, [r7, #0]
    //teddy 240122
#if _WIZCHIP_ == W6100 || _WIZCHIP_ == W6300
    ret = (((uint32_t)getSLIMR()) << 16) | ret;
#endif

    return (intr_kind)ret;
 8004b76:	683b      	ldr	r3, [r7, #0]
 8004b78:	b29b      	uxth	r3, r3
}
 8004b7a:	4618      	mov	r0, r3
 8004b7c:	3708      	adds	r7, #8
 8004b7e:	46bd      	mov	sp, r7
 8004b80:	bd80      	pop	{r7, pc}

08004b82 <wizphy_getphylink>:

int8_t wizphy_getphylink(void) {
 8004b82:	b580      	push	{r7, lr}
 8004b84:	b082      	sub	sp, #8
 8004b86:	af00      	add	r7, sp, #0
    int8_t tmp = PHY_LINK_OFF;
 8004b88:	2300      	movs	r3, #0
 8004b8a:	71fb      	strb	r3, [r7, #7]
#elif   _WIZCHIP_ == W5200
    if (getPHYSTATUS() & PHYSTATUS_LINK) {
        tmp = PHY_LINK_ON;
    }
#elif _WIZCHIP_ == W5500
    if (getPHYCFGR() & PHYCFGR_LNK_ON) {
 8004b8c:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 8004b90:	f7ff f96c 	bl	8003e6c <WIZCHIP_READ>
 8004b94:	4603      	mov	r3, r0
 8004b96:	f003 0301 	and.w	r3, r3, #1
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d001      	beq.n	8004ba2 <wizphy_getphylink+0x20>
        tmp = PHY_LINK_ON;
 8004b9e:	2301      	movs	r3, #1
 8004ba0:	71fb      	strb	r3, [r7, #7]
#endif

#else
    tmp = -1;
#endif
    return tmp;
 8004ba2:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 8004ba6:	4618      	mov	r0, r3
 8004ba8:	3708      	adds	r7, #8
 8004baa:	46bd      	mov	sp, r7
 8004bac:	bd80      	pop	{r7, pc}

08004bae <wizphy_getphypmode>:

#if _WIZCHIP_ > W5100

int8_t wizphy_getphypmode(void) {
 8004bae:	b580      	push	{r7, lr}
 8004bb0:	b082      	sub	sp, #8
 8004bb2:	af00      	add	r7, sp, #0
    int8_t tmp = 0;
 8004bb4:	2300      	movs	r3, #0
 8004bb6:	71fb      	strb	r3, [r7, #7]
        tmp = PHY_POWER_DOWN;
    } else {
        tmp = PHY_POWER_NORM;
    }
#elif _WIZCHIP_ == 5500
    if ((getPHYCFGR() & PHYCFGR_OPMDC_ALLA) == PHYCFGR_OPMDC_PDOWN) {
 8004bb8:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 8004bbc:	f7ff f956 	bl	8003e6c <WIZCHIP_READ>
 8004bc0:	4603      	mov	r3, r0
 8004bc2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004bc6:	2b30      	cmp	r3, #48	@ 0x30
 8004bc8:	d102      	bne.n	8004bd0 <wizphy_getphypmode+0x22>
        tmp = PHY_POWER_DOWN;
 8004bca:	2301      	movs	r3, #1
 8004bcc:	71fb      	strb	r3, [r7, #7]
 8004bce:	e001      	b.n	8004bd4 <wizphy_getphypmode+0x26>
    } else {
        tmp = PHY_POWER_NORM;
 8004bd0:	2300      	movs	r3, #0
 8004bd2:	71fb      	strb	r3, [r7, #7]
#endif
    return PHY_POWER_NORM;
#else
    tmp = -1;
#endif
    return tmp;
 8004bd4:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 8004bd8:	4618      	mov	r0, r3
 8004bda:	3708      	adds	r7, #8
 8004bdc:	46bd      	mov	sp, r7
 8004bde:	bd80      	pop	{r7, pc}

08004be0 <wizphy_reset>:
    }
    return -1;
}

#elif _WIZCHIP_ == W5500
void wizphy_reset(void) {
 8004be0:	b580      	push	{r7, lr}
 8004be2:	b082      	sub	sp, #8
 8004be4:	af00      	add	r7, sp, #0
    uint8_t tmp = getPHYCFGR();
 8004be6:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 8004bea:	f7ff f93f 	bl	8003e6c <WIZCHIP_READ>
 8004bee:	4603      	mov	r3, r0
 8004bf0:	71fb      	strb	r3, [r7, #7]
    tmp &= PHYCFGR_RST;
 8004bf2:	79fb      	ldrb	r3, [r7, #7]
 8004bf4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004bf8:	71fb      	strb	r3, [r7, #7]
    setPHYCFGR(tmp);
 8004bfa:	79fb      	ldrb	r3, [r7, #7]
 8004bfc:	4619      	mov	r1, r3
 8004bfe:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 8004c02:	f7ff f97f 	bl	8003f04 <WIZCHIP_WRITE>
    tmp = getPHYCFGR();
 8004c06:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 8004c0a:	f7ff f92f 	bl	8003e6c <WIZCHIP_READ>
 8004c0e:	4603      	mov	r3, r0
 8004c10:	71fb      	strb	r3, [r7, #7]
    tmp |= ~PHYCFGR_RST;
 8004c12:	79fb      	ldrb	r3, [r7, #7]
 8004c14:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8004c18:	71fb      	strb	r3, [r7, #7]
    setPHYCFGR(tmp);
 8004c1a:	79fb      	ldrb	r3, [r7, #7]
 8004c1c:	4619      	mov	r1, r3
 8004c1e:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 8004c22:	f7ff f96f 	bl	8003f04 <WIZCHIP_WRITE>
}
 8004c26:	bf00      	nop
 8004c28:	3708      	adds	r7, #8
 8004c2a:	46bd      	mov	sp, r7
 8004c2c:	bd80      	pop	{r7, pc}

08004c2e <wizphy_setphyconf>:

void wizphy_setphyconf(wiz_PhyConf* phyconf) {
 8004c2e:	b580      	push	{r7, lr}
 8004c30:	b084      	sub	sp, #16
 8004c32:	af00      	add	r7, sp, #0
 8004c34:	6078      	str	r0, [r7, #4]
    uint8_t tmp = 0;
 8004c36:	2300      	movs	r3, #0
 8004c38:	73fb      	strb	r3, [r7, #15]
    if (phyconf->by == PHY_CONFBY_SW) {
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	781b      	ldrb	r3, [r3, #0]
 8004c3e:	2b01      	cmp	r3, #1
 8004c40:	d104      	bne.n	8004c4c <wizphy_setphyconf+0x1e>
        tmp |= PHYCFGR_OPMD;
 8004c42:	7bfb      	ldrb	r3, [r7, #15]
 8004c44:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004c48:	73fb      	strb	r3, [r7, #15]
 8004c4a:	e003      	b.n	8004c54 <wizphy_setphyconf+0x26>
    } else {
        tmp &= ~PHYCFGR_OPMD;
 8004c4c:	7bfb      	ldrb	r3, [r7, #15]
 8004c4e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004c52:	73fb      	strb	r3, [r7, #15]
    }
    if (phyconf->mode == PHY_MODE_AUTONEGO) {
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	785b      	ldrb	r3, [r3, #1]
 8004c58:	2b01      	cmp	r3, #1
 8004c5a:	d104      	bne.n	8004c66 <wizphy_setphyconf+0x38>
        tmp |= PHYCFGR_OPMDC_ALLA;
 8004c5c:	7bfb      	ldrb	r3, [r7, #15]
 8004c5e:	f043 0338 	orr.w	r3, r3, #56	@ 0x38
 8004c62:	73fb      	strb	r3, [r7, #15]
 8004c64:	e019      	b.n	8004c9a <wizphy_setphyconf+0x6c>
    } else {
        if (phyconf->duplex == PHY_DUPLEX_FULL) {
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	78db      	ldrb	r3, [r3, #3]
 8004c6a:	2b01      	cmp	r3, #1
 8004c6c:	d10d      	bne.n	8004c8a <wizphy_setphyconf+0x5c>
            if (phyconf->speed == PHY_SPEED_100) {
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	789b      	ldrb	r3, [r3, #2]
 8004c72:	2b01      	cmp	r3, #1
 8004c74:	d104      	bne.n	8004c80 <wizphy_setphyconf+0x52>
                tmp |= PHYCFGR_OPMDC_100F;
 8004c76:	7bfb      	ldrb	r3, [r7, #15]
 8004c78:	f043 0318 	orr.w	r3, r3, #24
 8004c7c:	73fb      	strb	r3, [r7, #15]
 8004c7e:	e00c      	b.n	8004c9a <wizphy_setphyconf+0x6c>
            } else {
                tmp |= PHYCFGR_OPMDC_10F;
 8004c80:	7bfb      	ldrb	r3, [r7, #15]
 8004c82:	f043 0308 	orr.w	r3, r3, #8
 8004c86:	73fb      	strb	r3, [r7, #15]
 8004c88:	e007      	b.n	8004c9a <wizphy_setphyconf+0x6c>
            }
        } else {
            if (phyconf->speed == PHY_SPEED_100) {
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	789b      	ldrb	r3, [r3, #2]
 8004c8e:	2b01      	cmp	r3, #1
 8004c90:	d103      	bne.n	8004c9a <wizphy_setphyconf+0x6c>
                tmp |= PHYCFGR_OPMDC_100H;
 8004c92:	7bfb      	ldrb	r3, [r7, #15]
 8004c94:	f043 0310 	orr.w	r3, r3, #16
 8004c98:	73fb      	strb	r3, [r7, #15]
            } else {
                tmp |= PHYCFGR_OPMDC_10H;
            }
        }
    }
    setPHYCFGR(tmp);
 8004c9a:	7bfb      	ldrb	r3, [r7, #15]
 8004c9c:	4619      	mov	r1, r3
 8004c9e:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 8004ca2:	f7ff f92f 	bl	8003f04 <WIZCHIP_WRITE>
    wizphy_reset();
 8004ca6:	f7ff ff9b 	bl	8004be0 <wizphy_reset>
}
 8004caa:	bf00      	nop
 8004cac:	3710      	adds	r7, #16
 8004cae:	46bd      	mov	sp, r7
 8004cb0:	bd80      	pop	{r7, pc}
	...

08004cb4 <wizphy_getphyconf>:

void wizphy_getphyconf(wiz_PhyConf* phyconf) {
 8004cb4:	b580      	push	{r7, lr}
 8004cb6:	b084      	sub	sp, #16
 8004cb8:	af00      	add	r7, sp, #0
 8004cba:	6078      	str	r0, [r7, #4]
    uint8_t tmp = 0;
 8004cbc:	2300      	movs	r3, #0
 8004cbe:	73fb      	strb	r3, [r7, #15]
    tmp = getPHYCFGR();
 8004cc0:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 8004cc4:	f7ff f8d2 	bl	8003e6c <WIZCHIP_READ>
 8004cc8:	4603      	mov	r3, r0
 8004cca:	73fb      	strb	r3, [r7, #15]
    phyconf->by   = (tmp & PHYCFGR_OPMD) ? PHY_CONFBY_SW : PHY_CONFBY_HW;
 8004ccc:	7bfb      	ldrb	r3, [r7, #15]
 8004cce:	119b      	asrs	r3, r3, #6
 8004cd0:	b2db      	uxtb	r3, r3
 8004cd2:	f003 0301 	and.w	r3, r3, #1
 8004cd6:	b2da      	uxtb	r2, r3
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	701a      	strb	r2, [r3, #0]
    switch (tmp & PHYCFGR_OPMDC_ALLA) {
 8004cdc:	7bfb      	ldrb	r3, [r7, #15]
 8004cde:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004ce2:	2b20      	cmp	r3, #32
 8004ce4:	d001      	beq.n	8004cea <wizphy_getphyconf+0x36>
 8004ce6:	2b38      	cmp	r3, #56	@ 0x38
 8004ce8:	d103      	bne.n	8004cf2 <wizphy_getphyconf+0x3e>
    case PHYCFGR_OPMDC_ALLA:
    case PHYCFGR_OPMDC_100FA:
        phyconf->mode = PHY_MODE_AUTONEGO;
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	2201      	movs	r2, #1
 8004cee:	705a      	strb	r2, [r3, #1]
        break;
 8004cf0:	e003      	b.n	8004cfa <wizphy_getphyconf+0x46>
    default:
        phyconf->mode = PHY_MODE_MANUAL;
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	2200      	movs	r2, #0
 8004cf6:	705a      	strb	r2, [r3, #1]
        break;
 8004cf8:	bf00      	nop
    }
    switch (tmp & PHYCFGR_OPMDC_ALLA) {
 8004cfa:	7bfb      	ldrb	r3, [r7, #15]
 8004cfc:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004d00:	3b10      	subs	r3, #16
 8004d02:	2b10      	cmp	r3, #16
 8004d04:	bf8c      	ite	hi
 8004d06:	2201      	movhi	r2, #1
 8004d08:	2200      	movls	r2, #0
 8004d0a:	b2d2      	uxtb	r2, r2
 8004d0c:	2a00      	cmp	r2, #0
 8004d0e:	d10f      	bne.n	8004d30 <wizphy_getphyconf+0x7c>
 8004d10:	4a1b      	ldr	r2, [pc, #108]	@ (8004d80 <wizphy_getphyconf+0xcc>)
 8004d12:	fa22 f303 	lsr.w	r3, r2, r3
 8004d16:	f003 0301 	and.w	r3, r3, #1
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	bf14      	ite	ne
 8004d1e:	2301      	movne	r3, #1
 8004d20:	2300      	moveq	r3, #0
 8004d22:	b2db      	uxtb	r3, r3
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	d003      	beq.n	8004d30 <wizphy_getphyconf+0x7c>
    case PHYCFGR_OPMDC_100FA:
    case PHYCFGR_OPMDC_100F:
    case PHYCFGR_OPMDC_100H:
        phyconf->speed = PHY_SPEED_100;
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	2201      	movs	r2, #1
 8004d2c:	709a      	strb	r2, [r3, #2]
        break;
 8004d2e:	e003      	b.n	8004d38 <wizphy_getphyconf+0x84>
    default:
        phyconf->speed = PHY_SPEED_10;
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	2200      	movs	r2, #0
 8004d34:	709a      	strb	r2, [r3, #2]
        break;
 8004d36:	bf00      	nop
    }
    switch (tmp & PHYCFGR_OPMDC_ALLA) {
 8004d38:	7bfb      	ldrb	r3, [r7, #15]
 8004d3a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004d3e:	3b08      	subs	r3, #8
 8004d40:	2b18      	cmp	r3, #24
 8004d42:	bf8c      	ite	hi
 8004d44:	2201      	movhi	r2, #1
 8004d46:	2200      	movls	r2, #0
 8004d48:	b2d2      	uxtb	r2, r2
 8004d4a:	2a00      	cmp	r2, #0
 8004d4c:	d10f      	bne.n	8004d6e <wizphy_getphyconf+0xba>
 8004d4e:	4a0d      	ldr	r2, [pc, #52]	@ (8004d84 <wizphy_getphyconf+0xd0>)
 8004d50:	fa22 f303 	lsr.w	r3, r2, r3
 8004d54:	f003 0301 	and.w	r3, r3, #1
 8004d58:	2b00      	cmp	r3, #0
 8004d5a:	bf14      	ite	ne
 8004d5c:	2301      	movne	r3, #1
 8004d5e:	2300      	moveq	r3, #0
 8004d60:	b2db      	uxtb	r3, r3
 8004d62:	2b00      	cmp	r3, #0
 8004d64:	d003      	beq.n	8004d6e <wizphy_getphyconf+0xba>
    case PHYCFGR_OPMDC_100FA:
    case PHYCFGR_OPMDC_100F:
    case PHYCFGR_OPMDC_10F:
        phyconf->duplex = PHY_DUPLEX_FULL;
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	2201      	movs	r2, #1
 8004d6a:	70da      	strb	r2, [r3, #3]
        break;
 8004d6c:	e003      	b.n	8004d76 <wizphy_getphyconf+0xc2>
    default:
        phyconf->duplex = PHY_DUPLEX_HALF;
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	2200      	movs	r2, #0
 8004d72:	70da      	strb	r2, [r3, #3]
        break;
 8004d74:	bf00      	nop
    }
}
 8004d76:	bf00      	nop
 8004d78:	3710      	adds	r7, #16
 8004d7a:	46bd      	mov	sp, r7
 8004d7c:	bd80      	pop	{r7, pc}
 8004d7e:	bf00      	nop
 8004d80:	00010101 	.word	0x00010101
 8004d84:	01010001 	.word	0x01010001

08004d88 <wizphy_getphystat>:

void wizphy_getphystat(wiz_PhyConf* phyconf) {
 8004d88:	b580      	push	{r7, lr}
 8004d8a:	b084      	sub	sp, #16
 8004d8c:	af00      	add	r7, sp, #0
 8004d8e:	6078      	str	r0, [r7, #4]
    uint8_t tmp = getPHYCFGR();
 8004d90:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 8004d94:	f7ff f86a 	bl	8003e6c <WIZCHIP_READ>
 8004d98:	4603      	mov	r3, r0
 8004d9a:	73fb      	strb	r3, [r7, #15]
    phyconf->duplex = (tmp & PHYCFGR_DPX_FULL) ? PHY_DUPLEX_FULL : PHY_DUPLEX_HALF;
 8004d9c:	7bfb      	ldrb	r3, [r7, #15]
 8004d9e:	109b      	asrs	r3, r3, #2
 8004da0:	b2db      	uxtb	r3, r3
 8004da2:	f003 0301 	and.w	r3, r3, #1
 8004da6:	b2da      	uxtb	r2, r3
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	70da      	strb	r2, [r3, #3]
    phyconf->speed  = (tmp & PHYCFGR_SPD_100) ? PHY_SPEED_100 : PHY_SPEED_10;
 8004dac:	7bfb      	ldrb	r3, [r7, #15]
 8004dae:	105b      	asrs	r3, r3, #1
 8004db0:	b2db      	uxtb	r3, r3
 8004db2:	f003 0301 	and.w	r3, r3, #1
 8004db6:	b2da      	uxtb	r2, r3
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	709a      	strb	r2, [r3, #2]
}
 8004dbc:	bf00      	nop
 8004dbe:	3710      	adds	r7, #16
 8004dc0:	46bd      	mov	sp, r7
 8004dc2:	bd80      	pop	{r7, pc}

08004dc4 <wizphy_setphypmode>:

int8_t wizphy_setphypmode(uint8_t pmode) {
 8004dc4:	b580      	push	{r7, lr}
 8004dc6:	b084      	sub	sp, #16
 8004dc8:	af00      	add	r7, sp, #0
 8004dca:	4603      	mov	r3, r0
 8004dcc:	71fb      	strb	r3, [r7, #7]
    uint8_t tmp = 0;
 8004dce:	2300      	movs	r3, #0
 8004dd0:	73fb      	strb	r3, [r7, #15]
    tmp = getPHYCFGR();
 8004dd2:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 8004dd6:	f7ff f849 	bl	8003e6c <WIZCHIP_READ>
 8004dda:	4603      	mov	r3, r0
 8004ddc:	73fb      	strb	r3, [r7, #15]
    if ((tmp & PHYCFGR_OPMD) == 0) {
 8004dde:	7bfb      	ldrb	r3, [r7, #15]
 8004de0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004de4:	2b00      	cmp	r3, #0
 8004de6:	d102      	bne.n	8004dee <wizphy_setphypmode+0x2a>
        return -1;
 8004de8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8004dec:	e030      	b.n	8004e50 <wizphy_setphypmode+0x8c>
    }
    tmp &= ~PHYCFGR_OPMDC_ALLA;
 8004dee:	7bfb      	ldrb	r3, [r7, #15]
 8004df0:	f023 0338 	bic.w	r3, r3, #56	@ 0x38
 8004df4:	73fb      	strb	r3, [r7, #15]
    if (pmode == PHY_POWER_DOWN) {
 8004df6:	79fb      	ldrb	r3, [r7, #7]
 8004df8:	2b01      	cmp	r3, #1
 8004dfa:	d104      	bne.n	8004e06 <wizphy_setphypmode+0x42>
        tmp |= PHYCFGR_OPMDC_PDOWN;
 8004dfc:	7bfb      	ldrb	r3, [r7, #15]
 8004dfe:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 8004e02:	73fb      	strb	r3, [r7, #15]
 8004e04:	e003      	b.n	8004e0e <wizphy_setphypmode+0x4a>
    } else {
        tmp |= PHYCFGR_OPMDC_ALLA;
 8004e06:	7bfb      	ldrb	r3, [r7, #15]
 8004e08:	f043 0338 	orr.w	r3, r3, #56	@ 0x38
 8004e0c:	73fb      	strb	r3, [r7, #15]
    }
    setPHYCFGR(tmp);
 8004e0e:	7bfb      	ldrb	r3, [r7, #15]
 8004e10:	4619      	mov	r1, r3
 8004e12:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 8004e16:	f7ff f875 	bl	8003f04 <WIZCHIP_WRITE>
    wizphy_reset();
 8004e1a:	f7ff fee1 	bl	8004be0 <wizphy_reset>
    tmp = getPHYCFGR();
 8004e1e:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 8004e22:	f7ff f823 	bl	8003e6c <WIZCHIP_READ>
 8004e26:	4603      	mov	r3, r0
 8004e28:	73fb      	strb	r3, [r7, #15]
    if (pmode == PHY_POWER_DOWN) {
 8004e2a:	79fb      	ldrb	r3, [r7, #7]
 8004e2c:	2b01      	cmp	r3, #1
 8004e2e:	d106      	bne.n	8004e3e <wizphy_setphypmode+0x7a>
        if (tmp & PHYCFGR_OPMDC_PDOWN) {
 8004e30:	7bfb      	ldrb	r3, [r7, #15]
 8004e32:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	d008      	beq.n	8004e4c <wizphy_setphypmode+0x88>
            return 0;
 8004e3a:	2300      	movs	r3, #0
 8004e3c:	e008      	b.n	8004e50 <wizphy_setphypmode+0x8c>
        }
    } else {
        if (tmp & PHYCFGR_OPMDC_ALLA) {
 8004e3e:	7bfb      	ldrb	r3, [r7, #15]
 8004e40:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004e44:	2b00      	cmp	r3, #0
 8004e46:	d001      	beq.n	8004e4c <wizphy_setphypmode+0x88>
            return 0;
 8004e48:	2300      	movs	r3, #0
 8004e4a:	e001      	b.n	8004e50 <wizphy_setphypmode+0x8c>
        }
    }
    return -1;
 8004e4c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8004e50:	4618      	mov	r0, r3
 8004e52:	3710      	adds	r7, #16
 8004e54:	46bd      	mov	sp, r7
 8004e56:	bd80      	pop	{r7, pc}

08004e58 <wizchip_setnetinfo>:


#endif

#if (_WIZCHIP_ == W5100 || _WIZCHIP_ == W5100S || _WIZCHIP_ == W5200 || _WIZCHIP_ == W5300 || _WIZCHIP_ == W5500)
void wizchip_setnetinfo(wiz_NetInfo* pnetinfo) {
 8004e58:	b580      	push	{r7, lr}
 8004e5a:	b082      	sub	sp, #8
 8004e5c:	af00      	add	r7, sp, #0
 8004e5e:	6078      	str	r0, [r7, #4]
    setSHAR(pnetinfo->mac);
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	2206      	movs	r2, #6
 8004e64:	4619      	mov	r1, r3
 8004e66:	f44f 6010 	mov.w	r0, #2304	@ 0x900
 8004e6a:	f7ff f8f9 	bl	8004060 <WIZCHIP_WRITE_BUF>
    setGAR(pnetinfo->gw);
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	330e      	adds	r3, #14
 8004e72:	2204      	movs	r2, #4
 8004e74:	4619      	mov	r1, r3
 8004e76:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8004e7a:	f7ff f8f1 	bl	8004060 <WIZCHIP_WRITE_BUF>
    setSUBR(pnetinfo->sn);
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	330a      	adds	r3, #10
 8004e82:	2204      	movs	r2, #4
 8004e84:	4619      	mov	r1, r3
 8004e86:	f44f 60a0 	mov.w	r0, #1280	@ 0x500
 8004e8a:	f7ff f8e9 	bl	8004060 <WIZCHIP_WRITE_BUF>
    setSIPR(pnetinfo->ip);
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	3306      	adds	r3, #6
 8004e92:	2204      	movs	r2, #4
 8004e94:	4619      	mov	r1, r3
 8004e96:	f44f 6070 	mov.w	r0, #3840	@ 0xf00
 8004e9a:	f7ff f8e1 	bl	8004060 <WIZCHIP_WRITE_BUF>
    _DNS_[0] = pnetinfo->dns[0];
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	7c9a      	ldrb	r2, [r3, #18]
 8004ea2:	4b0b      	ldr	r3, [pc, #44]	@ (8004ed0 <wizchip_setnetinfo+0x78>)
 8004ea4:	701a      	strb	r2, [r3, #0]
    _DNS_[1] = pnetinfo->dns[1];
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	7cda      	ldrb	r2, [r3, #19]
 8004eaa:	4b09      	ldr	r3, [pc, #36]	@ (8004ed0 <wizchip_setnetinfo+0x78>)
 8004eac:	705a      	strb	r2, [r3, #1]
    _DNS_[2] = pnetinfo->dns[2];
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	7d1a      	ldrb	r2, [r3, #20]
 8004eb2:	4b07      	ldr	r3, [pc, #28]	@ (8004ed0 <wizchip_setnetinfo+0x78>)
 8004eb4:	709a      	strb	r2, [r3, #2]
    _DNS_[3] = pnetinfo->dns[3];
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	7d5a      	ldrb	r2, [r3, #21]
 8004eba:	4b05      	ldr	r3, [pc, #20]	@ (8004ed0 <wizchip_setnetinfo+0x78>)
 8004ebc:	70da      	strb	r2, [r3, #3]
    _DHCP_   = pnetinfo->dhcp;
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	7d9a      	ldrb	r2, [r3, #22]
 8004ec2:	4b04      	ldr	r3, [pc, #16]	@ (8004ed4 <wizchip_setnetinfo+0x7c>)
 8004ec4:	701a      	strb	r2, [r3, #0]
}
 8004ec6:	bf00      	nop
 8004ec8:	3708      	adds	r7, #8
 8004eca:	46bd      	mov	sp, r7
 8004ecc:	bd80      	pop	{r7, pc}
 8004ece:	bf00      	nop
 8004ed0:	2004045c 	.word	0x2004045c
 8004ed4:	20040460 	.word	0x20040460

08004ed8 <wizchip_getnetinfo>:

void wizchip_getnetinfo(wiz_NetInfo* pnetinfo) {
 8004ed8:	b580      	push	{r7, lr}
 8004eda:	b082      	sub	sp, #8
 8004edc:	af00      	add	r7, sp, #0
 8004ede:	6078      	str	r0, [r7, #4]
    getSHAR(pnetinfo->mac);
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	2206      	movs	r2, #6
 8004ee4:	4619      	mov	r1, r3
 8004ee6:	f44f 6010 	mov.w	r0, #2304	@ 0x900
 8004eea:	f7ff f859 	bl	8003fa0 <WIZCHIP_READ_BUF>
    getGAR(pnetinfo->gw);
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	330e      	adds	r3, #14
 8004ef2:	2204      	movs	r2, #4
 8004ef4:	4619      	mov	r1, r3
 8004ef6:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8004efa:	f7ff f851 	bl	8003fa0 <WIZCHIP_READ_BUF>
    getSUBR(pnetinfo->sn);
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	330a      	adds	r3, #10
 8004f02:	2204      	movs	r2, #4
 8004f04:	4619      	mov	r1, r3
 8004f06:	f44f 60a0 	mov.w	r0, #1280	@ 0x500
 8004f0a:	f7ff f849 	bl	8003fa0 <WIZCHIP_READ_BUF>
    getSIPR(pnetinfo->ip);
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	3306      	adds	r3, #6
 8004f12:	2204      	movs	r2, #4
 8004f14:	4619      	mov	r1, r3
 8004f16:	f44f 6070 	mov.w	r0, #3840	@ 0xf00
 8004f1a:	f7ff f841 	bl	8003fa0 <WIZCHIP_READ_BUF>
    pnetinfo->dns[0] = _DNS_[0];
 8004f1e:	4b0c      	ldr	r3, [pc, #48]	@ (8004f50 <wizchip_getnetinfo+0x78>)
 8004f20:	781a      	ldrb	r2, [r3, #0]
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	749a      	strb	r2, [r3, #18]
    pnetinfo->dns[1] = _DNS_[1];
 8004f26:	4b0a      	ldr	r3, [pc, #40]	@ (8004f50 <wizchip_getnetinfo+0x78>)
 8004f28:	785a      	ldrb	r2, [r3, #1]
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	74da      	strb	r2, [r3, #19]
    pnetinfo->dns[2] = _DNS_[2];
 8004f2e:	4b08      	ldr	r3, [pc, #32]	@ (8004f50 <wizchip_getnetinfo+0x78>)
 8004f30:	789a      	ldrb	r2, [r3, #2]
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	751a      	strb	r2, [r3, #20]
    pnetinfo->dns[3] = _DNS_[3];
 8004f36:	4b06      	ldr	r3, [pc, #24]	@ (8004f50 <wizchip_getnetinfo+0x78>)
 8004f38:	78da      	ldrb	r2, [r3, #3]
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	755a      	strb	r2, [r3, #21]
    pnetinfo->dhcp  = _DHCP_;
 8004f3e:	4b05      	ldr	r3, [pc, #20]	@ (8004f54 <wizchip_getnetinfo+0x7c>)
 8004f40:	781a      	ldrb	r2, [r3, #0]
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	759a      	strb	r2, [r3, #22]
}
 8004f46:	bf00      	nop
 8004f48:	3708      	adds	r7, #8
 8004f4a:	46bd      	mov	sp, r7
 8004f4c:	bd80      	pop	{r7, pc}
 8004f4e:	bf00      	nop
 8004f50:	2004045c 	.word	0x2004045c
 8004f54:	20040460 	.word	0x20040460

08004f58 <wizchip_setnetmode>:

int8_t wizchip_setnetmode(netmode_type netmode) {
 8004f58:	b580      	push	{r7, lr}
 8004f5a:	b084      	sub	sp, #16
 8004f5c:	af00      	add	r7, sp, #0
 8004f5e:	4603      	mov	r3, r0
 8004f60:	71fb      	strb	r3, [r7, #7]
    uint8_t tmp = 0;
 8004f62:	2300      	movs	r3, #0
 8004f64:	73fb      	strb	r3, [r7, #15]
#if _WIZCHIP_ != W5500
    if (netmode & ~(NM_WAKEONLAN | NM_PPPOE | NM_PINGBLOCK)) {
        return -1;
    }
#else
    if (netmode & ~(NM_WAKEONLAN | NM_PPPOE | NM_PINGBLOCK | NM_FORCEARP)) {
 8004f66:	79fb      	ldrb	r3, [r7, #7]
 8004f68:	f023 033a 	bic.w	r3, r3, #58	@ 0x3a
 8004f6c:	2b00      	cmp	r3, #0
 8004f6e:	d002      	beq.n	8004f76 <wizchip_setnetmode+0x1e>
        return -1;
 8004f70:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8004f74:	e00e      	b.n	8004f94 <wizchip_setnetmode+0x3c>
    }
#endif
    tmp = getMR();
 8004f76:	2000      	movs	r0, #0
 8004f78:	f7fe ff78 	bl	8003e6c <WIZCHIP_READ>
 8004f7c:	4603      	mov	r3, r0
 8004f7e:	73fb      	strb	r3, [r7, #15]
    tmp |= (uint8_t)netmode;
 8004f80:	7bfa      	ldrb	r2, [r7, #15]
 8004f82:	79fb      	ldrb	r3, [r7, #7]
 8004f84:	4313      	orrs	r3, r2
 8004f86:	73fb      	strb	r3, [r7, #15]
    setMR(tmp);
 8004f88:	7bfb      	ldrb	r3, [r7, #15]
 8004f8a:	4619      	mov	r1, r3
 8004f8c:	2000      	movs	r0, #0
 8004f8e:	f7fe ffb9 	bl	8003f04 <WIZCHIP_WRITE>
    return 0;
 8004f92:	2300      	movs	r3, #0
}
 8004f94:	4618      	mov	r0, r3
 8004f96:	3710      	adds	r7, #16
 8004f98:	46bd      	mov	sp, r7
 8004f9a:	bd80      	pop	{r7, pc}

08004f9c <wizchip_getnetmode>:

netmode_type wizchip_getnetmode(void) {
 8004f9c:	b580      	push	{r7, lr}
 8004f9e:	af00      	add	r7, sp, #0
    return (netmode_type) getMR();
 8004fa0:	2000      	movs	r0, #0
 8004fa2:	f7fe ff63 	bl	8003e6c <WIZCHIP_READ>
 8004fa6:	4603      	mov	r3, r0
}
 8004fa8:	4618      	mov	r0, r3
 8004faa:	bd80      	pop	{r7, pc}

08004fac <wizchip_settimeout>:

void wizchip_settimeout(wiz_NetTimeout* nettime) {
 8004fac:	b580      	push	{r7, lr}
 8004fae:	b082      	sub	sp, #8
 8004fb0:	af00      	add	r7, sp, #0
 8004fb2:	6078      	str	r0, [r7, #4]
    setRCR(nettime->retry_cnt);
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	781b      	ldrb	r3, [r3, #0]
 8004fb8:	4619      	mov	r1, r3
 8004fba:	f44f 50d8 	mov.w	r0, #6912	@ 0x1b00
 8004fbe:	f7fe ffa1 	bl	8003f04 <WIZCHIP_WRITE>
    setRTR(nettime->time_100us);
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	885b      	ldrh	r3, [r3, #2]
 8004fc6:	0a1b      	lsrs	r3, r3, #8
 8004fc8:	b29b      	uxth	r3, r3
 8004fca:	b2db      	uxtb	r3, r3
 8004fcc:	4619      	mov	r1, r3
 8004fce:	f44f 50c8 	mov.w	r0, #6400	@ 0x1900
 8004fd2:	f7fe ff97 	bl	8003f04 <WIZCHIP_WRITE>
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	885b      	ldrh	r3, [r3, #2]
 8004fda:	b2db      	uxtb	r3, r3
 8004fdc:	4619      	mov	r1, r3
 8004fde:	f44f 50d0 	mov.w	r0, #6656	@ 0x1a00
 8004fe2:	f7fe ff8f 	bl	8003f04 <WIZCHIP_WRITE>
}
 8004fe6:	bf00      	nop
 8004fe8:	3708      	adds	r7, #8
 8004fea:	46bd      	mov	sp, r7
 8004fec:	bd80      	pop	{r7, pc}

08004fee <wizchip_gettimeout>:

void wizchip_gettimeout(wiz_NetTimeout* nettime) {
 8004fee:	b590      	push	{r4, r7, lr}
 8004ff0:	b083      	sub	sp, #12
 8004ff2:	af00      	add	r7, sp, #0
 8004ff4:	6078      	str	r0, [r7, #4]
    nettime->retry_cnt = getRCR();
 8004ff6:	f44f 50d8 	mov.w	r0, #6912	@ 0x1b00
 8004ffa:	f7fe ff37 	bl	8003e6c <WIZCHIP_READ>
 8004ffe:	4603      	mov	r3, r0
 8005000:	461a      	mov	r2, r3
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	701a      	strb	r2, [r3, #0]
    nettime->time_100us = getRTR();
 8005006:	f44f 50c8 	mov.w	r0, #6400	@ 0x1900
 800500a:	f7fe ff2f 	bl	8003e6c <WIZCHIP_READ>
 800500e:	4603      	mov	r3, r0
 8005010:	021b      	lsls	r3, r3, #8
 8005012:	b29c      	uxth	r4, r3
 8005014:	f44f 50d0 	mov.w	r0, #6656	@ 0x1a00
 8005018:	f7fe ff28 	bl	8003e6c <WIZCHIP_READ>
 800501c:	4603      	mov	r3, r0
 800501e:	4423      	add	r3, r4
 8005020:	b29a      	uxth	r2, r3
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	805a      	strh	r2, [r3, #2]
}
 8005026:	bf00      	nop
 8005028:	370c      	adds	r7, #12
 800502a:	46bd      	mov	sp, r7
 800502c:	bd90      	pop	{r4, r7, pc}
	...

08005030 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8005030:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8005068 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8005034:	f7fe ff08 	bl	8003e48 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8005038:	480c      	ldr	r0, [pc, #48]	@ (800506c <LoopForever+0x6>)
  ldr r1, =_edata
 800503a:	490d      	ldr	r1, [pc, #52]	@ (8005070 <LoopForever+0xa>)
  ldr r2, =_sidata
 800503c:	4a0d      	ldr	r2, [pc, #52]	@ (8005074 <LoopForever+0xe>)
  movs r3, #0
 800503e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8005040:	e002      	b.n	8005048 <LoopCopyDataInit>

08005042 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8005042:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005044:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8005046:	3304      	adds	r3, #4

08005048 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005048:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800504a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800504c:	d3f9      	bcc.n	8005042 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800504e:	4a0a      	ldr	r2, [pc, #40]	@ (8005078 <LoopForever+0x12>)
  ldr r4, =_ebss
 8005050:	4c0a      	ldr	r4, [pc, #40]	@ (800507c <LoopForever+0x16>)
  movs r3, #0
 8005052:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005054:	e001      	b.n	800505a <LoopFillZerobss>

08005056 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8005056:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005058:	3204      	adds	r2, #4

0800505a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800505a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800505c:	d3fb      	bcc.n	8005056 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800505e:	f003 ffa9 	bl	8008fb4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8005062:	f7fc fea7 	bl	8001db4 <main>

08005066 <LoopForever>:

LoopForever:
    b LoopForever
 8005066:	e7fe      	b.n	8005066 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8005068:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 800506c:	20040000 	.word	0x20040000
  ldr r1, =_edata
 8005070:	200400cc 	.word	0x200400cc
  ldr r2, =_sidata
 8005074:	08009e90 	.word	0x08009e90
  ldr r2, =_sbss
 8005078:	200400cc 	.word	0x200400cc
  ldr r4, =_ebss
 800507c:	200405b4 	.word	0x200405b4

08005080 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8005080:	e7fe      	b.n	8005080 <ADC1_IRQHandler>

08005082 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005082:	b580      	push	{r7, lr}
 8005084:	b082      	sub	sp, #8
 8005086:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8005088:	2300      	movs	r3, #0
 800508a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800508c:	2003      	movs	r0, #3
 800508e:	f000 f961 	bl	8005354 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8005092:	2000      	movs	r0, #0
 8005094:	f000 f80e 	bl	80050b4 <HAL_InitTick>
 8005098:	4603      	mov	r3, r0
 800509a:	2b00      	cmp	r3, #0
 800509c:	d002      	beq.n	80050a4 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800509e:	2301      	movs	r3, #1
 80050a0:	71fb      	strb	r3, [r7, #7]
 80050a2:	e001      	b.n	80050a8 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80050a4:	f7fe fd4c 	bl	8003b40 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80050a8:	79fb      	ldrb	r3, [r7, #7]
}
 80050aa:	4618      	mov	r0, r3
 80050ac:	3708      	adds	r7, #8
 80050ae:	46bd      	mov	sp, r7
 80050b0:	bd80      	pop	{r7, pc}
	...

080050b4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80050b4:	b580      	push	{r7, lr}
 80050b6:	b084      	sub	sp, #16
 80050b8:	af00      	add	r7, sp, #0
 80050ba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80050bc:	2300      	movs	r3, #0
 80050be:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80050c0:	4b17      	ldr	r3, [pc, #92]	@ (8005120 <HAL_InitTick+0x6c>)
 80050c2:	781b      	ldrb	r3, [r3, #0]
 80050c4:	2b00      	cmp	r3, #0
 80050c6:	d023      	beq.n	8005110 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80050c8:	4b16      	ldr	r3, [pc, #88]	@ (8005124 <HAL_InitTick+0x70>)
 80050ca:	681a      	ldr	r2, [r3, #0]
 80050cc:	4b14      	ldr	r3, [pc, #80]	@ (8005120 <HAL_InitTick+0x6c>)
 80050ce:	781b      	ldrb	r3, [r3, #0]
 80050d0:	4619      	mov	r1, r3
 80050d2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80050d6:	fbb3 f3f1 	udiv	r3, r3, r1
 80050da:	fbb2 f3f3 	udiv	r3, r2, r3
 80050de:	4618      	mov	r0, r3
 80050e0:	f000 f96d 	bl	80053be <HAL_SYSTICK_Config>
 80050e4:	4603      	mov	r3, r0
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	d10f      	bne.n	800510a <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	2b0f      	cmp	r3, #15
 80050ee:	d809      	bhi.n	8005104 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80050f0:	2200      	movs	r2, #0
 80050f2:	6879      	ldr	r1, [r7, #4]
 80050f4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80050f8:	f000 f937 	bl	800536a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80050fc:	4a0a      	ldr	r2, [pc, #40]	@ (8005128 <HAL_InitTick+0x74>)
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	6013      	str	r3, [r2, #0]
 8005102:	e007      	b.n	8005114 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8005104:	2301      	movs	r3, #1
 8005106:	73fb      	strb	r3, [r7, #15]
 8005108:	e004      	b.n	8005114 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800510a:	2301      	movs	r3, #1
 800510c:	73fb      	strb	r3, [r7, #15]
 800510e:	e001      	b.n	8005114 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8005110:	2301      	movs	r3, #1
 8005112:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8005114:	7bfb      	ldrb	r3, [r7, #15]
}
 8005116:	4618      	mov	r0, r3
 8005118:	3710      	adds	r7, #16
 800511a:	46bd      	mov	sp, r7
 800511c:	bd80      	pop	{r7, pc}
 800511e:	bf00      	nop
 8005120:	2004006c 	.word	0x2004006c
 8005124:	20040038 	.word	0x20040038
 8005128:	20040068 	.word	0x20040068

0800512c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800512c:	b480      	push	{r7}
 800512e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8005130:	4b06      	ldr	r3, [pc, #24]	@ (800514c <HAL_IncTick+0x20>)
 8005132:	781b      	ldrb	r3, [r3, #0]
 8005134:	461a      	mov	r2, r3
 8005136:	4b06      	ldr	r3, [pc, #24]	@ (8005150 <HAL_IncTick+0x24>)
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	4413      	add	r3, r2
 800513c:	4a04      	ldr	r2, [pc, #16]	@ (8005150 <HAL_IncTick+0x24>)
 800513e:	6013      	str	r3, [r2, #0]
}
 8005140:	bf00      	nop
 8005142:	46bd      	mov	sp, r7
 8005144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005148:	4770      	bx	lr
 800514a:	bf00      	nop
 800514c:	2004006c 	.word	0x2004006c
 8005150:	20040464 	.word	0x20040464

08005154 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005154:	b480      	push	{r7}
 8005156:	af00      	add	r7, sp, #0
  return uwTick;
 8005158:	4b03      	ldr	r3, [pc, #12]	@ (8005168 <HAL_GetTick+0x14>)
 800515a:	681b      	ldr	r3, [r3, #0]
}
 800515c:	4618      	mov	r0, r3
 800515e:	46bd      	mov	sp, r7
 8005160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005164:	4770      	bx	lr
 8005166:	bf00      	nop
 8005168:	20040464 	.word	0x20040464

0800516c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800516c:	b580      	push	{r7, lr}
 800516e:	b084      	sub	sp, #16
 8005170:	af00      	add	r7, sp, #0
 8005172:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005174:	f7ff ffee 	bl	8005154 <HAL_GetTick>
 8005178:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005184:	d005      	beq.n	8005192 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8005186:	4b0a      	ldr	r3, [pc, #40]	@ (80051b0 <HAL_Delay+0x44>)
 8005188:	781b      	ldrb	r3, [r3, #0]
 800518a:	461a      	mov	r2, r3
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	4413      	add	r3, r2
 8005190:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8005192:	bf00      	nop
 8005194:	f7ff ffde 	bl	8005154 <HAL_GetTick>
 8005198:	4602      	mov	r2, r0
 800519a:	68bb      	ldr	r3, [r7, #8]
 800519c:	1ad3      	subs	r3, r2, r3
 800519e:	68fa      	ldr	r2, [r7, #12]
 80051a0:	429a      	cmp	r2, r3
 80051a2:	d8f7      	bhi.n	8005194 <HAL_Delay+0x28>
  {
  }
}
 80051a4:	bf00      	nop
 80051a6:	bf00      	nop
 80051a8:	3710      	adds	r7, #16
 80051aa:	46bd      	mov	sp, r7
 80051ac:	bd80      	pop	{r7, pc}
 80051ae:	bf00      	nop
 80051b0:	2004006c 	.word	0x2004006c

080051b4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80051b4:	b480      	push	{r7}
 80051b6:	b085      	sub	sp, #20
 80051b8:	af00      	add	r7, sp, #0
 80051ba:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	f003 0307 	and.w	r3, r3, #7
 80051c2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80051c4:	4b0c      	ldr	r3, [pc, #48]	@ (80051f8 <__NVIC_SetPriorityGrouping+0x44>)
 80051c6:	68db      	ldr	r3, [r3, #12]
 80051c8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80051ca:	68ba      	ldr	r2, [r7, #8]
 80051cc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80051d0:	4013      	ands	r3, r2
 80051d2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80051d8:	68bb      	ldr	r3, [r7, #8]
 80051da:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80051dc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80051e0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80051e4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80051e6:	4a04      	ldr	r2, [pc, #16]	@ (80051f8 <__NVIC_SetPriorityGrouping+0x44>)
 80051e8:	68bb      	ldr	r3, [r7, #8]
 80051ea:	60d3      	str	r3, [r2, #12]
}
 80051ec:	bf00      	nop
 80051ee:	3714      	adds	r7, #20
 80051f0:	46bd      	mov	sp, r7
 80051f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051f6:	4770      	bx	lr
 80051f8:	e000ed00 	.word	0xe000ed00

080051fc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80051fc:	b480      	push	{r7}
 80051fe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005200:	4b04      	ldr	r3, [pc, #16]	@ (8005214 <__NVIC_GetPriorityGrouping+0x18>)
 8005202:	68db      	ldr	r3, [r3, #12]
 8005204:	0a1b      	lsrs	r3, r3, #8
 8005206:	f003 0307 	and.w	r3, r3, #7
}
 800520a:	4618      	mov	r0, r3
 800520c:	46bd      	mov	sp, r7
 800520e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005212:	4770      	bx	lr
 8005214:	e000ed00 	.word	0xe000ed00

08005218 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005218:	b480      	push	{r7}
 800521a:	b083      	sub	sp, #12
 800521c:	af00      	add	r7, sp, #0
 800521e:	4603      	mov	r3, r0
 8005220:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005222:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005226:	2b00      	cmp	r3, #0
 8005228:	db0b      	blt.n	8005242 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800522a:	79fb      	ldrb	r3, [r7, #7]
 800522c:	f003 021f 	and.w	r2, r3, #31
 8005230:	4907      	ldr	r1, [pc, #28]	@ (8005250 <__NVIC_EnableIRQ+0x38>)
 8005232:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005236:	095b      	lsrs	r3, r3, #5
 8005238:	2001      	movs	r0, #1
 800523a:	fa00 f202 	lsl.w	r2, r0, r2
 800523e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8005242:	bf00      	nop
 8005244:	370c      	adds	r7, #12
 8005246:	46bd      	mov	sp, r7
 8005248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800524c:	4770      	bx	lr
 800524e:	bf00      	nop
 8005250:	e000e100 	.word	0xe000e100

08005254 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005254:	b480      	push	{r7}
 8005256:	b083      	sub	sp, #12
 8005258:	af00      	add	r7, sp, #0
 800525a:	4603      	mov	r3, r0
 800525c:	6039      	str	r1, [r7, #0]
 800525e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005260:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005264:	2b00      	cmp	r3, #0
 8005266:	db0a      	blt.n	800527e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005268:	683b      	ldr	r3, [r7, #0]
 800526a:	b2da      	uxtb	r2, r3
 800526c:	490c      	ldr	r1, [pc, #48]	@ (80052a0 <__NVIC_SetPriority+0x4c>)
 800526e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005272:	0112      	lsls	r2, r2, #4
 8005274:	b2d2      	uxtb	r2, r2
 8005276:	440b      	add	r3, r1
 8005278:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800527c:	e00a      	b.n	8005294 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800527e:	683b      	ldr	r3, [r7, #0]
 8005280:	b2da      	uxtb	r2, r3
 8005282:	4908      	ldr	r1, [pc, #32]	@ (80052a4 <__NVIC_SetPriority+0x50>)
 8005284:	79fb      	ldrb	r3, [r7, #7]
 8005286:	f003 030f 	and.w	r3, r3, #15
 800528a:	3b04      	subs	r3, #4
 800528c:	0112      	lsls	r2, r2, #4
 800528e:	b2d2      	uxtb	r2, r2
 8005290:	440b      	add	r3, r1
 8005292:	761a      	strb	r2, [r3, #24]
}
 8005294:	bf00      	nop
 8005296:	370c      	adds	r7, #12
 8005298:	46bd      	mov	sp, r7
 800529a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800529e:	4770      	bx	lr
 80052a0:	e000e100 	.word	0xe000e100
 80052a4:	e000ed00 	.word	0xe000ed00

080052a8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80052a8:	b480      	push	{r7}
 80052aa:	b089      	sub	sp, #36	@ 0x24
 80052ac:	af00      	add	r7, sp, #0
 80052ae:	60f8      	str	r0, [r7, #12]
 80052b0:	60b9      	str	r1, [r7, #8]
 80052b2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	f003 0307 	and.w	r3, r3, #7
 80052ba:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80052bc:	69fb      	ldr	r3, [r7, #28]
 80052be:	f1c3 0307 	rsb	r3, r3, #7
 80052c2:	2b04      	cmp	r3, #4
 80052c4:	bf28      	it	cs
 80052c6:	2304      	movcs	r3, #4
 80052c8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80052ca:	69fb      	ldr	r3, [r7, #28]
 80052cc:	3304      	adds	r3, #4
 80052ce:	2b06      	cmp	r3, #6
 80052d0:	d902      	bls.n	80052d8 <NVIC_EncodePriority+0x30>
 80052d2:	69fb      	ldr	r3, [r7, #28]
 80052d4:	3b03      	subs	r3, #3
 80052d6:	e000      	b.n	80052da <NVIC_EncodePriority+0x32>
 80052d8:	2300      	movs	r3, #0
 80052da:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80052dc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80052e0:	69bb      	ldr	r3, [r7, #24]
 80052e2:	fa02 f303 	lsl.w	r3, r2, r3
 80052e6:	43da      	mvns	r2, r3
 80052e8:	68bb      	ldr	r3, [r7, #8]
 80052ea:	401a      	ands	r2, r3
 80052ec:	697b      	ldr	r3, [r7, #20]
 80052ee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80052f0:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80052f4:	697b      	ldr	r3, [r7, #20]
 80052f6:	fa01 f303 	lsl.w	r3, r1, r3
 80052fa:	43d9      	mvns	r1, r3
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005300:	4313      	orrs	r3, r2
         );
}
 8005302:	4618      	mov	r0, r3
 8005304:	3724      	adds	r7, #36	@ 0x24
 8005306:	46bd      	mov	sp, r7
 8005308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800530c:	4770      	bx	lr
	...

08005310 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005310:	b580      	push	{r7, lr}
 8005312:	b082      	sub	sp, #8
 8005314:	af00      	add	r7, sp, #0
 8005316:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	3b01      	subs	r3, #1
 800531c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005320:	d301      	bcc.n	8005326 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005322:	2301      	movs	r3, #1
 8005324:	e00f      	b.n	8005346 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005326:	4a0a      	ldr	r2, [pc, #40]	@ (8005350 <SysTick_Config+0x40>)
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	3b01      	subs	r3, #1
 800532c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800532e:	210f      	movs	r1, #15
 8005330:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005334:	f7ff ff8e 	bl	8005254 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005338:	4b05      	ldr	r3, [pc, #20]	@ (8005350 <SysTick_Config+0x40>)
 800533a:	2200      	movs	r2, #0
 800533c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800533e:	4b04      	ldr	r3, [pc, #16]	@ (8005350 <SysTick_Config+0x40>)
 8005340:	2207      	movs	r2, #7
 8005342:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005344:	2300      	movs	r3, #0
}
 8005346:	4618      	mov	r0, r3
 8005348:	3708      	adds	r7, #8
 800534a:	46bd      	mov	sp, r7
 800534c:	bd80      	pop	{r7, pc}
 800534e:	bf00      	nop
 8005350:	e000e010 	.word	0xe000e010

08005354 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005354:	b580      	push	{r7, lr}
 8005356:	b082      	sub	sp, #8
 8005358:	af00      	add	r7, sp, #0
 800535a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800535c:	6878      	ldr	r0, [r7, #4]
 800535e:	f7ff ff29 	bl	80051b4 <__NVIC_SetPriorityGrouping>
}
 8005362:	bf00      	nop
 8005364:	3708      	adds	r7, #8
 8005366:	46bd      	mov	sp, r7
 8005368:	bd80      	pop	{r7, pc}

0800536a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800536a:	b580      	push	{r7, lr}
 800536c:	b086      	sub	sp, #24
 800536e:	af00      	add	r7, sp, #0
 8005370:	4603      	mov	r3, r0
 8005372:	60b9      	str	r1, [r7, #8]
 8005374:	607a      	str	r2, [r7, #4]
 8005376:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8005378:	2300      	movs	r3, #0
 800537a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800537c:	f7ff ff3e 	bl	80051fc <__NVIC_GetPriorityGrouping>
 8005380:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005382:	687a      	ldr	r2, [r7, #4]
 8005384:	68b9      	ldr	r1, [r7, #8]
 8005386:	6978      	ldr	r0, [r7, #20]
 8005388:	f7ff ff8e 	bl	80052a8 <NVIC_EncodePriority>
 800538c:	4602      	mov	r2, r0
 800538e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005392:	4611      	mov	r1, r2
 8005394:	4618      	mov	r0, r3
 8005396:	f7ff ff5d 	bl	8005254 <__NVIC_SetPriority>
}
 800539a:	bf00      	nop
 800539c:	3718      	adds	r7, #24
 800539e:	46bd      	mov	sp, r7
 80053a0:	bd80      	pop	{r7, pc}

080053a2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80053a2:	b580      	push	{r7, lr}
 80053a4:	b082      	sub	sp, #8
 80053a6:	af00      	add	r7, sp, #0
 80053a8:	4603      	mov	r3, r0
 80053aa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80053ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80053b0:	4618      	mov	r0, r3
 80053b2:	f7ff ff31 	bl	8005218 <__NVIC_EnableIRQ>
}
 80053b6:	bf00      	nop
 80053b8:	3708      	adds	r7, #8
 80053ba:	46bd      	mov	sp, r7
 80053bc:	bd80      	pop	{r7, pc}

080053be <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80053be:	b580      	push	{r7, lr}
 80053c0:	b082      	sub	sp, #8
 80053c2:	af00      	add	r7, sp, #0
 80053c4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80053c6:	6878      	ldr	r0, [r7, #4]
 80053c8:	f7ff ffa2 	bl	8005310 <SysTick_Config>
 80053cc:	4603      	mov	r3, r0
}
 80053ce:	4618      	mov	r0, r3
 80053d0:	3708      	adds	r7, #8
 80053d2:	46bd      	mov	sp, r7
 80053d4:	bd80      	pop	{r7, pc}
	...

080053d8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80053d8:	b480      	push	{r7}
 80053da:	b087      	sub	sp, #28
 80053dc:	af00      	add	r7, sp, #0
 80053de:	6078      	str	r0, [r7, #4]
 80053e0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80053e2:	2300      	movs	r3, #0
 80053e4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80053e6:	e166      	b.n	80056b6 <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80053e8:	683b      	ldr	r3, [r7, #0]
 80053ea:	681a      	ldr	r2, [r3, #0]
 80053ec:	2101      	movs	r1, #1
 80053ee:	697b      	ldr	r3, [r7, #20]
 80053f0:	fa01 f303 	lsl.w	r3, r1, r3
 80053f4:	4013      	ands	r3, r2
 80053f6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	f000 8158 	beq.w	80056b0 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005400:	683b      	ldr	r3, [r7, #0]
 8005402:	685b      	ldr	r3, [r3, #4]
 8005404:	f003 0303 	and.w	r3, r3, #3
 8005408:	2b01      	cmp	r3, #1
 800540a:	d005      	beq.n	8005418 <HAL_GPIO_Init+0x40>
 800540c:	683b      	ldr	r3, [r7, #0]
 800540e:	685b      	ldr	r3, [r3, #4]
 8005410:	f003 0303 	and.w	r3, r3, #3
 8005414:	2b02      	cmp	r3, #2
 8005416:	d130      	bne.n	800547a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	689b      	ldr	r3, [r3, #8]
 800541c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800541e:	697b      	ldr	r3, [r7, #20]
 8005420:	005b      	lsls	r3, r3, #1
 8005422:	2203      	movs	r2, #3
 8005424:	fa02 f303 	lsl.w	r3, r2, r3
 8005428:	43db      	mvns	r3, r3
 800542a:	693a      	ldr	r2, [r7, #16]
 800542c:	4013      	ands	r3, r2
 800542e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8005430:	683b      	ldr	r3, [r7, #0]
 8005432:	68da      	ldr	r2, [r3, #12]
 8005434:	697b      	ldr	r3, [r7, #20]
 8005436:	005b      	lsls	r3, r3, #1
 8005438:	fa02 f303 	lsl.w	r3, r2, r3
 800543c:	693a      	ldr	r2, [r7, #16]
 800543e:	4313      	orrs	r3, r2
 8005440:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	693a      	ldr	r2, [r7, #16]
 8005446:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	685b      	ldr	r3, [r3, #4]
 800544c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800544e:	2201      	movs	r2, #1
 8005450:	697b      	ldr	r3, [r7, #20]
 8005452:	fa02 f303 	lsl.w	r3, r2, r3
 8005456:	43db      	mvns	r3, r3
 8005458:	693a      	ldr	r2, [r7, #16]
 800545a:	4013      	ands	r3, r2
 800545c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800545e:	683b      	ldr	r3, [r7, #0]
 8005460:	685b      	ldr	r3, [r3, #4]
 8005462:	091b      	lsrs	r3, r3, #4
 8005464:	f003 0201 	and.w	r2, r3, #1
 8005468:	697b      	ldr	r3, [r7, #20]
 800546a:	fa02 f303 	lsl.w	r3, r2, r3
 800546e:	693a      	ldr	r2, [r7, #16]
 8005470:	4313      	orrs	r3, r2
 8005472:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	693a      	ldr	r2, [r7, #16]
 8005478:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800547a:	683b      	ldr	r3, [r7, #0]
 800547c:	685b      	ldr	r3, [r3, #4]
 800547e:	f003 0303 	and.w	r3, r3, #3
 8005482:	2b03      	cmp	r3, #3
 8005484:	d017      	beq.n	80054b6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	68db      	ldr	r3, [r3, #12]
 800548a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800548c:	697b      	ldr	r3, [r7, #20]
 800548e:	005b      	lsls	r3, r3, #1
 8005490:	2203      	movs	r2, #3
 8005492:	fa02 f303 	lsl.w	r3, r2, r3
 8005496:	43db      	mvns	r3, r3
 8005498:	693a      	ldr	r2, [r7, #16]
 800549a:	4013      	ands	r3, r2
 800549c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800549e:	683b      	ldr	r3, [r7, #0]
 80054a0:	689a      	ldr	r2, [r3, #8]
 80054a2:	697b      	ldr	r3, [r7, #20]
 80054a4:	005b      	lsls	r3, r3, #1
 80054a6:	fa02 f303 	lsl.w	r3, r2, r3
 80054aa:	693a      	ldr	r2, [r7, #16]
 80054ac:	4313      	orrs	r3, r2
 80054ae:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	693a      	ldr	r2, [r7, #16]
 80054b4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80054b6:	683b      	ldr	r3, [r7, #0]
 80054b8:	685b      	ldr	r3, [r3, #4]
 80054ba:	f003 0303 	and.w	r3, r3, #3
 80054be:	2b02      	cmp	r3, #2
 80054c0:	d123      	bne.n	800550a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80054c2:	697b      	ldr	r3, [r7, #20]
 80054c4:	08da      	lsrs	r2, r3, #3
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	3208      	adds	r2, #8
 80054ca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80054ce:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80054d0:	697b      	ldr	r3, [r7, #20]
 80054d2:	f003 0307 	and.w	r3, r3, #7
 80054d6:	009b      	lsls	r3, r3, #2
 80054d8:	220f      	movs	r2, #15
 80054da:	fa02 f303 	lsl.w	r3, r2, r3
 80054de:	43db      	mvns	r3, r3
 80054e0:	693a      	ldr	r2, [r7, #16]
 80054e2:	4013      	ands	r3, r2
 80054e4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80054e6:	683b      	ldr	r3, [r7, #0]
 80054e8:	691a      	ldr	r2, [r3, #16]
 80054ea:	697b      	ldr	r3, [r7, #20]
 80054ec:	f003 0307 	and.w	r3, r3, #7
 80054f0:	009b      	lsls	r3, r3, #2
 80054f2:	fa02 f303 	lsl.w	r3, r2, r3
 80054f6:	693a      	ldr	r2, [r7, #16]
 80054f8:	4313      	orrs	r3, r2
 80054fa:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80054fc:	697b      	ldr	r3, [r7, #20]
 80054fe:	08da      	lsrs	r2, r3, #3
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	3208      	adds	r2, #8
 8005504:	6939      	ldr	r1, [r7, #16]
 8005506:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8005510:	697b      	ldr	r3, [r7, #20]
 8005512:	005b      	lsls	r3, r3, #1
 8005514:	2203      	movs	r2, #3
 8005516:	fa02 f303 	lsl.w	r3, r2, r3
 800551a:	43db      	mvns	r3, r3
 800551c:	693a      	ldr	r2, [r7, #16]
 800551e:	4013      	ands	r3, r2
 8005520:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8005522:	683b      	ldr	r3, [r7, #0]
 8005524:	685b      	ldr	r3, [r3, #4]
 8005526:	f003 0203 	and.w	r2, r3, #3
 800552a:	697b      	ldr	r3, [r7, #20]
 800552c:	005b      	lsls	r3, r3, #1
 800552e:	fa02 f303 	lsl.w	r3, r2, r3
 8005532:	693a      	ldr	r2, [r7, #16]
 8005534:	4313      	orrs	r3, r2
 8005536:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	693a      	ldr	r2, [r7, #16]
 800553c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800553e:	683b      	ldr	r3, [r7, #0]
 8005540:	685b      	ldr	r3, [r3, #4]
 8005542:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8005546:	2b00      	cmp	r3, #0
 8005548:	f000 80b2 	beq.w	80056b0 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800554c:	4b61      	ldr	r3, [pc, #388]	@ (80056d4 <HAL_GPIO_Init+0x2fc>)
 800554e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005550:	4a60      	ldr	r2, [pc, #384]	@ (80056d4 <HAL_GPIO_Init+0x2fc>)
 8005552:	f043 0301 	orr.w	r3, r3, #1
 8005556:	6613      	str	r3, [r2, #96]	@ 0x60
 8005558:	4b5e      	ldr	r3, [pc, #376]	@ (80056d4 <HAL_GPIO_Init+0x2fc>)
 800555a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800555c:	f003 0301 	and.w	r3, r3, #1
 8005560:	60bb      	str	r3, [r7, #8]
 8005562:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8005564:	4a5c      	ldr	r2, [pc, #368]	@ (80056d8 <HAL_GPIO_Init+0x300>)
 8005566:	697b      	ldr	r3, [r7, #20]
 8005568:	089b      	lsrs	r3, r3, #2
 800556a:	3302      	adds	r3, #2
 800556c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005570:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8005572:	697b      	ldr	r3, [r7, #20]
 8005574:	f003 0303 	and.w	r3, r3, #3
 8005578:	009b      	lsls	r3, r3, #2
 800557a:	220f      	movs	r2, #15
 800557c:	fa02 f303 	lsl.w	r3, r2, r3
 8005580:	43db      	mvns	r3, r3
 8005582:	693a      	ldr	r2, [r7, #16]
 8005584:	4013      	ands	r3, r2
 8005586:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800558e:	d02b      	beq.n	80055e8 <HAL_GPIO_Init+0x210>
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	4a52      	ldr	r2, [pc, #328]	@ (80056dc <HAL_GPIO_Init+0x304>)
 8005594:	4293      	cmp	r3, r2
 8005596:	d025      	beq.n	80055e4 <HAL_GPIO_Init+0x20c>
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	4a51      	ldr	r2, [pc, #324]	@ (80056e0 <HAL_GPIO_Init+0x308>)
 800559c:	4293      	cmp	r3, r2
 800559e:	d01f      	beq.n	80055e0 <HAL_GPIO_Init+0x208>
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	4a50      	ldr	r2, [pc, #320]	@ (80056e4 <HAL_GPIO_Init+0x30c>)
 80055a4:	4293      	cmp	r3, r2
 80055a6:	d019      	beq.n	80055dc <HAL_GPIO_Init+0x204>
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	4a4f      	ldr	r2, [pc, #316]	@ (80056e8 <HAL_GPIO_Init+0x310>)
 80055ac:	4293      	cmp	r3, r2
 80055ae:	d013      	beq.n	80055d8 <HAL_GPIO_Init+0x200>
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	4a4e      	ldr	r2, [pc, #312]	@ (80056ec <HAL_GPIO_Init+0x314>)
 80055b4:	4293      	cmp	r3, r2
 80055b6:	d00d      	beq.n	80055d4 <HAL_GPIO_Init+0x1fc>
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	4a4d      	ldr	r2, [pc, #308]	@ (80056f0 <HAL_GPIO_Init+0x318>)
 80055bc:	4293      	cmp	r3, r2
 80055be:	d007      	beq.n	80055d0 <HAL_GPIO_Init+0x1f8>
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	4a4c      	ldr	r2, [pc, #304]	@ (80056f4 <HAL_GPIO_Init+0x31c>)
 80055c4:	4293      	cmp	r3, r2
 80055c6:	d101      	bne.n	80055cc <HAL_GPIO_Init+0x1f4>
 80055c8:	2307      	movs	r3, #7
 80055ca:	e00e      	b.n	80055ea <HAL_GPIO_Init+0x212>
 80055cc:	2308      	movs	r3, #8
 80055ce:	e00c      	b.n	80055ea <HAL_GPIO_Init+0x212>
 80055d0:	2306      	movs	r3, #6
 80055d2:	e00a      	b.n	80055ea <HAL_GPIO_Init+0x212>
 80055d4:	2305      	movs	r3, #5
 80055d6:	e008      	b.n	80055ea <HAL_GPIO_Init+0x212>
 80055d8:	2304      	movs	r3, #4
 80055da:	e006      	b.n	80055ea <HAL_GPIO_Init+0x212>
 80055dc:	2303      	movs	r3, #3
 80055de:	e004      	b.n	80055ea <HAL_GPIO_Init+0x212>
 80055e0:	2302      	movs	r3, #2
 80055e2:	e002      	b.n	80055ea <HAL_GPIO_Init+0x212>
 80055e4:	2301      	movs	r3, #1
 80055e6:	e000      	b.n	80055ea <HAL_GPIO_Init+0x212>
 80055e8:	2300      	movs	r3, #0
 80055ea:	697a      	ldr	r2, [r7, #20]
 80055ec:	f002 0203 	and.w	r2, r2, #3
 80055f0:	0092      	lsls	r2, r2, #2
 80055f2:	4093      	lsls	r3, r2
 80055f4:	693a      	ldr	r2, [r7, #16]
 80055f6:	4313      	orrs	r3, r2
 80055f8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80055fa:	4937      	ldr	r1, [pc, #220]	@ (80056d8 <HAL_GPIO_Init+0x300>)
 80055fc:	697b      	ldr	r3, [r7, #20]
 80055fe:	089b      	lsrs	r3, r3, #2
 8005600:	3302      	adds	r3, #2
 8005602:	693a      	ldr	r2, [r7, #16]
 8005604:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8005608:	4b3b      	ldr	r3, [pc, #236]	@ (80056f8 <HAL_GPIO_Init+0x320>)
 800560a:	689b      	ldr	r3, [r3, #8]
 800560c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	43db      	mvns	r3, r3
 8005612:	693a      	ldr	r2, [r7, #16]
 8005614:	4013      	ands	r3, r2
 8005616:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8005618:	683b      	ldr	r3, [r7, #0]
 800561a:	685b      	ldr	r3, [r3, #4]
 800561c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005620:	2b00      	cmp	r3, #0
 8005622:	d003      	beq.n	800562c <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8005624:	693a      	ldr	r2, [r7, #16]
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	4313      	orrs	r3, r2
 800562a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800562c:	4a32      	ldr	r2, [pc, #200]	@ (80056f8 <HAL_GPIO_Init+0x320>)
 800562e:	693b      	ldr	r3, [r7, #16]
 8005630:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8005632:	4b31      	ldr	r3, [pc, #196]	@ (80056f8 <HAL_GPIO_Init+0x320>)
 8005634:	68db      	ldr	r3, [r3, #12]
 8005636:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	43db      	mvns	r3, r3
 800563c:	693a      	ldr	r2, [r7, #16]
 800563e:	4013      	ands	r3, r2
 8005640:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8005642:	683b      	ldr	r3, [r7, #0]
 8005644:	685b      	ldr	r3, [r3, #4]
 8005646:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800564a:	2b00      	cmp	r3, #0
 800564c:	d003      	beq.n	8005656 <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 800564e:	693a      	ldr	r2, [r7, #16]
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	4313      	orrs	r3, r2
 8005654:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8005656:	4a28      	ldr	r2, [pc, #160]	@ (80056f8 <HAL_GPIO_Init+0x320>)
 8005658:	693b      	ldr	r3, [r7, #16]
 800565a:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800565c:	4b26      	ldr	r3, [pc, #152]	@ (80056f8 <HAL_GPIO_Init+0x320>)
 800565e:	685b      	ldr	r3, [r3, #4]
 8005660:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	43db      	mvns	r3, r3
 8005666:	693a      	ldr	r2, [r7, #16]
 8005668:	4013      	ands	r3, r2
 800566a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800566c:	683b      	ldr	r3, [r7, #0]
 800566e:	685b      	ldr	r3, [r3, #4]
 8005670:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005674:	2b00      	cmp	r3, #0
 8005676:	d003      	beq.n	8005680 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8005678:	693a      	ldr	r2, [r7, #16]
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	4313      	orrs	r3, r2
 800567e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8005680:	4a1d      	ldr	r2, [pc, #116]	@ (80056f8 <HAL_GPIO_Init+0x320>)
 8005682:	693b      	ldr	r3, [r7, #16]
 8005684:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8005686:	4b1c      	ldr	r3, [pc, #112]	@ (80056f8 <HAL_GPIO_Init+0x320>)
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	43db      	mvns	r3, r3
 8005690:	693a      	ldr	r2, [r7, #16]
 8005692:	4013      	ands	r3, r2
 8005694:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8005696:	683b      	ldr	r3, [r7, #0]
 8005698:	685b      	ldr	r3, [r3, #4]
 800569a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800569e:	2b00      	cmp	r3, #0
 80056a0:	d003      	beq.n	80056aa <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 80056a2:	693a      	ldr	r2, [r7, #16]
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	4313      	orrs	r3, r2
 80056a8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80056aa:	4a13      	ldr	r2, [pc, #76]	@ (80056f8 <HAL_GPIO_Init+0x320>)
 80056ac:	693b      	ldr	r3, [r7, #16]
 80056ae:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80056b0:	697b      	ldr	r3, [r7, #20]
 80056b2:	3301      	adds	r3, #1
 80056b4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80056b6:	683b      	ldr	r3, [r7, #0]
 80056b8:	681a      	ldr	r2, [r3, #0]
 80056ba:	697b      	ldr	r3, [r7, #20]
 80056bc:	fa22 f303 	lsr.w	r3, r2, r3
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	f47f ae91 	bne.w	80053e8 <HAL_GPIO_Init+0x10>
  }
}
 80056c6:	bf00      	nop
 80056c8:	bf00      	nop
 80056ca:	371c      	adds	r7, #28
 80056cc:	46bd      	mov	sp, r7
 80056ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056d2:	4770      	bx	lr
 80056d4:	40021000 	.word	0x40021000
 80056d8:	40010000 	.word	0x40010000
 80056dc:	48000400 	.word	0x48000400
 80056e0:	48000800 	.word	0x48000800
 80056e4:	48000c00 	.word	0x48000c00
 80056e8:	48001000 	.word	0x48001000
 80056ec:	48001400 	.word	0x48001400
 80056f0:	48001800 	.word	0x48001800
 80056f4:	48001c00 	.word	0x48001c00
 80056f8:	40010400 	.word	0x40010400

080056fc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80056fc:	b480      	push	{r7}
 80056fe:	b083      	sub	sp, #12
 8005700:	af00      	add	r7, sp, #0
 8005702:	6078      	str	r0, [r7, #4]
 8005704:	460b      	mov	r3, r1
 8005706:	807b      	strh	r3, [r7, #2]
 8005708:	4613      	mov	r3, r2
 800570a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800570c:	787b      	ldrb	r3, [r7, #1]
 800570e:	2b00      	cmp	r3, #0
 8005710:	d003      	beq.n	800571a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8005712:	887a      	ldrh	r2, [r7, #2]
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8005718:	e002      	b.n	8005720 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800571a:	887a      	ldrh	r2, [r7, #2]
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8005720:	bf00      	nop
 8005722:	370c      	adds	r7, #12
 8005724:	46bd      	mov	sp, r7
 8005726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800572a:	4770      	bx	lr

0800572c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800572c:	b580      	push	{r7, lr}
 800572e:	b082      	sub	sp, #8
 8005730:	af00      	add	r7, sp, #0
 8005732:	4603      	mov	r3, r0
 8005734:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8005736:	4b08      	ldr	r3, [pc, #32]	@ (8005758 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005738:	695a      	ldr	r2, [r3, #20]
 800573a:	88fb      	ldrh	r3, [r7, #6]
 800573c:	4013      	ands	r3, r2
 800573e:	2b00      	cmp	r3, #0
 8005740:	d006      	beq.n	8005750 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8005742:	4a05      	ldr	r2, [pc, #20]	@ (8005758 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005744:	88fb      	ldrh	r3, [r7, #6]
 8005746:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005748:	88fb      	ldrh	r3, [r7, #6]
 800574a:	4618      	mov	r0, r3
 800574c:	f7fc faf2 	bl	8001d34 <HAL_GPIO_EXTI_Callback>
  }
}
 8005750:	bf00      	nop
 8005752:	3708      	adds	r7, #8
 8005754:	46bd      	mov	sp, r7
 8005756:	bd80      	pop	{r7, pc}
 8005758:	40010400 	.word	0x40010400

0800575c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800575c:	b480      	push	{r7}
 800575e:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8005760:	4b0d      	ldr	r3, [pc, #52]	@ (8005798 <HAL_PWREx_GetVoltageRange+0x3c>)
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8005768:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800576c:	d102      	bne.n	8005774 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 800576e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005772:	e00b      	b.n	800578c <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 8005774:	4b08      	ldr	r3, [pc, #32]	@ (8005798 <HAL_PWREx_GetVoltageRange+0x3c>)
 8005776:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800577a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800577e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005782:	d102      	bne.n	800578a <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 8005784:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005788:	e000      	b.n	800578c <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 800578a:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 800578c:	4618      	mov	r0, r3
 800578e:	46bd      	mov	sp, r7
 8005790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005794:	4770      	bx	lr
 8005796:	bf00      	nop
 8005798:	40007000 	.word	0x40007000

0800579c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800579c:	b480      	push	{r7}
 800579e:	b085      	sub	sp, #20
 80057a0:	af00      	add	r7, sp, #0
 80057a2:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	d141      	bne.n	800582e <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80057aa:	4b4b      	ldr	r3, [pc, #300]	@ (80058d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80057b2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80057b6:	d131      	bne.n	800581c <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80057b8:	4b47      	ldr	r3, [pc, #284]	@ (80058d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80057ba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80057be:	4a46      	ldr	r2, [pc, #280]	@ (80058d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80057c0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80057c4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80057c8:	4b43      	ldr	r3, [pc, #268]	@ (80058d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80057d0:	4a41      	ldr	r2, [pc, #260]	@ (80058d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80057d2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80057d6:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 80057d8:	4b40      	ldr	r3, [pc, #256]	@ (80058dc <HAL_PWREx_ControlVoltageScaling+0x140>)
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	2232      	movs	r2, #50	@ 0x32
 80057de:	fb02 f303 	mul.w	r3, r2, r3
 80057e2:	4a3f      	ldr	r2, [pc, #252]	@ (80058e0 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80057e4:	fba2 2303 	umull	r2, r3, r2, r3
 80057e8:	0c9b      	lsrs	r3, r3, #18
 80057ea:	3301      	adds	r3, #1
 80057ec:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80057ee:	e002      	b.n	80057f6 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	3b01      	subs	r3, #1
 80057f4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80057f6:	4b38      	ldr	r3, [pc, #224]	@ (80058d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80057f8:	695b      	ldr	r3, [r3, #20]
 80057fa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80057fe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005802:	d102      	bne.n	800580a <HAL_PWREx_ControlVoltageScaling+0x6e>
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	2b00      	cmp	r3, #0
 8005808:	d1f2      	bne.n	80057f0 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800580a:	4b33      	ldr	r3, [pc, #204]	@ (80058d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800580c:	695b      	ldr	r3, [r3, #20]
 800580e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005812:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005816:	d158      	bne.n	80058ca <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8005818:	2303      	movs	r3, #3
 800581a:	e057      	b.n	80058cc <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800581c:	4b2e      	ldr	r3, [pc, #184]	@ (80058d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800581e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005822:	4a2d      	ldr	r2, [pc, #180]	@ (80058d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005824:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005828:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800582c:	e04d      	b.n	80058ca <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005834:	d141      	bne.n	80058ba <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8005836:	4b28      	ldr	r3, [pc, #160]	@ (80058d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800583e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005842:	d131      	bne.n	80058a8 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005844:	4b24      	ldr	r3, [pc, #144]	@ (80058d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005846:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800584a:	4a23      	ldr	r2, [pc, #140]	@ (80058d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800584c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005850:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005854:	4b20      	ldr	r3, [pc, #128]	@ (80058d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800585c:	4a1e      	ldr	r2, [pc, #120]	@ (80058d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800585e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005862:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8005864:	4b1d      	ldr	r3, [pc, #116]	@ (80058dc <HAL_PWREx_ControlVoltageScaling+0x140>)
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	2232      	movs	r2, #50	@ 0x32
 800586a:	fb02 f303 	mul.w	r3, r2, r3
 800586e:	4a1c      	ldr	r2, [pc, #112]	@ (80058e0 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8005870:	fba2 2303 	umull	r2, r3, r2, r3
 8005874:	0c9b      	lsrs	r3, r3, #18
 8005876:	3301      	adds	r3, #1
 8005878:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800587a:	e002      	b.n	8005882 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	3b01      	subs	r3, #1
 8005880:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005882:	4b15      	ldr	r3, [pc, #84]	@ (80058d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005884:	695b      	ldr	r3, [r3, #20]
 8005886:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800588a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800588e:	d102      	bne.n	8005896 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	2b00      	cmp	r3, #0
 8005894:	d1f2      	bne.n	800587c <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8005896:	4b10      	ldr	r3, [pc, #64]	@ (80058d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005898:	695b      	ldr	r3, [r3, #20]
 800589a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800589e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80058a2:	d112      	bne.n	80058ca <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80058a4:	2303      	movs	r3, #3
 80058a6:	e011      	b.n	80058cc <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80058a8:	4b0b      	ldr	r3, [pc, #44]	@ (80058d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80058aa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80058ae:	4a0a      	ldr	r2, [pc, #40]	@ (80058d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80058b0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80058b4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80058b8:	e007      	b.n	80058ca <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80058ba:	4b07      	ldr	r3, [pc, #28]	@ (80058d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80058c2:	4a05      	ldr	r2, [pc, #20]	@ (80058d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80058c4:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80058c8:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80058ca:	2300      	movs	r3, #0
}
 80058cc:	4618      	mov	r0, r3
 80058ce:	3714      	adds	r7, #20
 80058d0:	46bd      	mov	sp, r7
 80058d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058d6:	4770      	bx	lr
 80058d8:	40007000 	.word	0x40007000
 80058dc:	20040038 	.word	0x20040038
 80058e0:	431bde83 	.word	0x431bde83

080058e4 <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 80058e4:	b480      	push	{r7}
 80058e6:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 80058e8:	4b05      	ldr	r3, [pc, #20]	@ (8005900 <HAL_PWREx_EnableVddIO2+0x1c>)
 80058ea:	685b      	ldr	r3, [r3, #4]
 80058ec:	4a04      	ldr	r2, [pc, #16]	@ (8005900 <HAL_PWREx_EnableVddIO2+0x1c>)
 80058ee:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80058f2:	6053      	str	r3, [r2, #4]
}
 80058f4:	bf00      	nop
 80058f6:	46bd      	mov	sp, r7
 80058f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058fc:	4770      	bx	lr
 80058fe:	bf00      	nop
 8005900:	40007000 	.word	0x40007000

08005904 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005904:	b580      	push	{r7, lr}
 8005906:	b088      	sub	sp, #32
 8005908:	af00      	add	r7, sp, #0
 800590a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	2b00      	cmp	r3, #0
 8005910:	d102      	bne.n	8005918 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8005912:	2301      	movs	r3, #1
 8005914:	f000 bc08 	b.w	8006128 <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005918:	4b96      	ldr	r3, [pc, #600]	@ (8005b74 <HAL_RCC_OscConfig+0x270>)
 800591a:	689b      	ldr	r3, [r3, #8]
 800591c:	f003 030c 	and.w	r3, r3, #12
 8005920:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005922:	4b94      	ldr	r3, [pc, #592]	@ (8005b74 <HAL_RCC_OscConfig+0x270>)
 8005924:	68db      	ldr	r3, [r3, #12]
 8005926:	f003 0303 	and.w	r3, r3, #3
 800592a:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	f003 0310 	and.w	r3, r3, #16
 8005934:	2b00      	cmp	r3, #0
 8005936:	f000 80e4 	beq.w	8005b02 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800593a:	69bb      	ldr	r3, [r7, #24]
 800593c:	2b00      	cmp	r3, #0
 800593e:	d007      	beq.n	8005950 <HAL_RCC_OscConfig+0x4c>
 8005940:	69bb      	ldr	r3, [r7, #24]
 8005942:	2b0c      	cmp	r3, #12
 8005944:	f040 808b 	bne.w	8005a5e <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8005948:	697b      	ldr	r3, [r7, #20]
 800594a:	2b01      	cmp	r3, #1
 800594c:	f040 8087 	bne.w	8005a5e <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8005950:	4b88      	ldr	r3, [pc, #544]	@ (8005b74 <HAL_RCC_OscConfig+0x270>)
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	f003 0302 	and.w	r3, r3, #2
 8005958:	2b00      	cmp	r3, #0
 800595a:	d005      	beq.n	8005968 <HAL_RCC_OscConfig+0x64>
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	699b      	ldr	r3, [r3, #24]
 8005960:	2b00      	cmp	r3, #0
 8005962:	d101      	bne.n	8005968 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8005964:	2301      	movs	r3, #1
 8005966:	e3df      	b.n	8006128 <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	6a1a      	ldr	r2, [r3, #32]
 800596c:	4b81      	ldr	r3, [pc, #516]	@ (8005b74 <HAL_RCC_OscConfig+0x270>)
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	f003 0308 	and.w	r3, r3, #8
 8005974:	2b00      	cmp	r3, #0
 8005976:	d004      	beq.n	8005982 <HAL_RCC_OscConfig+0x7e>
 8005978:	4b7e      	ldr	r3, [pc, #504]	@ (8005b74 <HAL_RCC_OscConfig+0x270>)
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005980:	e005      	b.n	800598e <HAL_RCC_OscConfig+0x8a>
 8005982:	4b7c      	ldr	r3, [pc, #496]	@ (8005b74 <HAL_RCC_OscConfig+0x270>)
 8005984:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005988:	091b      	lsrs	r3, r3, #4
 800598a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800598e:	4293      	cmp	r3, r2
 8005990:	d223      	bcs.n	80059da <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	6a1b      	ldr	r3, [r3, #32]
 8005996:	4618      	mov	r0, r3
 8005998:	f000 fdcc 	bl	8006534 <RCC_SetFlashLatencyFromMSIRange>
 800599c:	4603      	mov	r3, r0
 800599e:	2b00      	cmp	r3, #0
 80059a0:	d001      	beq.n	80059a6 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 80059a2:	2301      	movs	r3, #1
 80059a4:	e3c0      	b.n	8006128 <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80059a6:	4b73      	ldr	r3, [pc, #460]	@ (8005b74 <HAL_RCC_OscConfig+0x270>)
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	4a72      	ldr	r2, [pc, #456]	@ (8005b74 <HAL_RCC_OscConfig+0x270>)
 80059ac:	f043 0308 	orr.w	r3, r3, #8
 80059b0:	6013      	str	r3, [r2, #0]
 80059b2:	4b70      	ldr	r3, [pc, #448]	@ (8005b74 <HAL_RCC_OscConfig+0x270>)
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	6a1b      	ldr	r3, [r3, #32]
 80059be:	496d      	ldr	r1, [pc, #436]	@ (8005b74 <HAL_RCC_OscConfig+0x270>)
 80059c0:	4313      	orrs	r3, r2
 80059c2:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80059c4:	4b6b      	ldr	r3, [pc, #428]	@ (8005b74 <HAL_RCC_OscConfig+0x270>)
 80059c6:	685b      	ldr	r3, [r3, #4]
 80059c8:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	69db      	ldr	r3, [r3, #28]
 80059d0:	021b      	lsls	r3, r3, #8
 80059d2:	4968      	ldr	r1, [pc, #416]	@ (8005b74 <HAL_RCC_OscConfig+0x270>)
 80059d4:	4313      	orrs	r3, r2
 80059d6:	604b      	str	r3, [r1, #4]
 80059d8:	e025      	b.n	8005a26 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80059da:	4b66      	ldr	r3, [pc, #408]	@ (8005b74 <HAL_RCC_OscConfig+0x270>)
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	4a65      	ldr	r2, [pc, #404]	@ (8005b74 <HAL_RCC_OscConfig+0x270>)
 80059e0:	f043 0308 	orr.w	r3, r3, #8
 80059e4:	6013      	str	r3, [r2, #0]
 80059e6:	4b63      	ldr	r3, [pc, #396]	@ (8005b74 <HAL_RCC_OscConfig+0x270>)
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	6a1b      	ldr	r3, [r3, #32]
 80059f2:	4960      	ldr	r1, [pc, #384]	@ (8005b74 <HAL_RCC_OscConfig+0x270>)
 80059f4:	4313      	orrs	r3, r2
 80059f6:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80059f8:	4b5e      	ldr	r3, [pc, #376]	@ (8005b74 <HAL_RCC_OscConfig+0x270>)
 80059fa:	685b      	ldr	r3, [r3, #4]
 80059fc:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	69db      	ldr	r3, [r3, #28]
 8005a04:	021b      	lsls	r3, r3, #8
 8005a06:	495b      	ldr	r1, [pc, #364]	@ (8005b74 <HAL_RCC_OscConfig+0x270>)
 8005a08:	4313      	orrs	r3, r2
 8005a0a:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005a0c:	69bb      	ldr	r3, [r7, #24]
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	d109      	bne.n	8005a26 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	6a1b      	ldr	r3, [r3, #32]
 8005a16:	4618      	mov	r0, r3
 8005a18:	f000 fd8c 	bl	8006534 <RCC_SetFlashLatencyFromMSIRange>
 8005a1c:	4603      	mov	r3, r0
 8005a1e:	2b00      	cmp	r3, #0
 8005a20:	d001      	beq.n	8005a26 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8005a22:	2301      	movs	r3, #1
 8005a24:	e380      	b.n	8006128 <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005a26:	f000 fcc1 	bl	80063ac <HAL_RCC_GetSysClockFreq>
 8005a2a:	4602      	mov	r2, r0
 8005a2c:	4b51      	ldr	r3, [pc, #324]	@ (8005b74 <HAL_RCC_OscConfig+0x270>)
 8005a2e:	689b      	ldr	r3, [r3, #8]
 8005a30:	091b      	lsrs	r3, r3, #4
 8005a32:	f003 030f 	and.w	r3, r3, #15
 8005a36:	4950      	ldr	r1, [pc, #320]	@ (8005b78 <HAL_RCC_OscConfig+0x274>)
 8005a38:	5ccb      	ldrb	r3, [r1, r3]
 8005a3a:	f003 031f 	and.w	r3, r3, #31
 8005a3e:	fa22 f303 	lsr.w	r3, r2, r3
 8005a42:	4a4e      	ldr	r2, [pc, #312]	@ (8005b7c <HAL_RCC_OscConfig+0x278>)
 8005a44:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8005a46:	4b4e      	ldr	r3, [pc, #312]	@ (8005b80 <HAL_RCC_OscConfig+0x27c>)
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	4618      	mov	r0, r3
 8005a4c:	f7ff fb32 	bl	80050b4 <HAL_InitTick>
 8005a50:	4603      	mov	r3, r0
 8005a52:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8005a54:	7bfb      	ldrb	r3, [r7, #15]
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	d052      	beq.n	8005b00 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8005a5a:	7bfb      	ldrb	r3, [r7, #15]
 8005a5c:	e364      	b.n	8006128 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	699b      	ldr	r3, [r3, #24]
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	d032      	beq.n	8005acc <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8005a66:	4b43      	ldr	r3, [pc, #268]	@ (8005b74 <HAL_RCC_OscConfig+0x270>)
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	4a42      	ldr	r2, [pc, #264]	@ (8005b74 <HAL_RCC_OscConfig+0x270>)
 8005a6c:	f043 0301 	orr.w	r3, r3, #1
 8005a70:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8005a72:	f7ff fb6f 	bl	8005154 <HAL_GetTick>
 8005a76:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005a78:	e008      	b.n	8005a8c <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005a7a:	f7ff fb6b 	bl	8005154 <HAL_GetTick>
 8005a7e:	4602      	mov	r2, r0
 8005a80:	693b      	ldr	r3, [r7, #16]
 8005a82:	1ad3      	subs	r3, r2, r3
 8005a84:	2b02      	cmp	r3, #2
 8005a86:	d901      	bls.n	8005a8c <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8005a88:	2303      	movs	r3, #3
 8005a8a:	e34d      	b.n	8006128 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005a8c:	4b39      	ldr	r3, [pc, #228]	@ (8005b74 <HAL_RCC_OscConfig+0x270>)
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	f003 0302 	and.w	r3, r3, #2
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	d0f0      	beq.n	8005a7a <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005a98:	4b36      	ldr	r3, [pc, #216]	@ (8005b74 <HAL_RCC_OscConfig+0x270>)
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	4a35      	ldr	r2, [pc, #212]	@ (8005b74 <HAL_RCC_OscConfig+0x270>)
 8005a9e:	f043 0308 	orr.w	r3, r3, #8
 8005aa2:	6013      	str	r3, [r2, #0]
 8005aa4:	4b33      	ldr	r3, [pc, #204]	@ (8005b74 <HAL_RCC_OscConfig+0x270>)
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	6a1b      	ldr	r3, [r3, #32]
 8005ab0:	4930      	ldr	r1, [pc, #192]	@ (8005b74 <HAL_RCC_OscConfig+0x270>)
 8005ab2:	4313      	orrs	r3, r2
 8005ab4:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005ab6:	4b2f      	ldr	r3, [pc, #188]	@ (8005b74 <HAL_RCC_OscConfig+0x270>)
 8005ab8:	685b      	ldr	r3, [r3, #4]
 8005aba:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	69db      	ldr	r3, [r3, #28]
 8005ac2:	021b      	lsls	r3, r3, #8
 8005ac4:	492b      	ldr	r1, [pc, #172]	@ (8005b74 <HAL_RCC_OscConfig+0x270>)
 8005ac6:	4313      	orrs	r3, r2
 8005ac8:	604b      	str	r3, [r1, #4]
 8005aca:	e01a      	b.n	8005b02 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8005acc:	4b29      	ldr	r3, [pc, #164]	@ (8005b74 <HAL_RCC_OscConfig+0x270>)
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	4a28      	ldr	r2, [pc, #160]	@ (8005b74 <HAL_RCC_OscConfig+0x270>)
 8005ad2:	f023 0301 	bic.w	r3, r3, #1
 8005ad6:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8005ad8:	f7ff fb3c 	bl	8005154 <HAL_GetTick>
 8005adc:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8005ade:	e008      	b.n	8005af2 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005ae0:	f7ff fb38 	bl	8005154 <HAL_GetTick>
 8005ae4:	4602      	mov	r2, r0
 8005ae6:	693b      	ldr	r3, [r7, #16]
 8005ae8:	1ad3      	subs	r3, r2, r3
 8005aea:	2b02      	cmp	r3, #2
 8005aec:	d901      	bls.n	8005af2 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8005aee:	2303      	movs	r3, #3
 8005af0:	e31a      	b.n	8006128 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8005af2:	4b20      	ldr	r3, [pc, #128]	@ (8005b74 <HAL_RCC_OscConfig+0x270>)
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	f003 0302 	and.w	r3, r3, #2
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	d1f0      	bne.n	8005ae0 <HAL_RCC_OscConfig+0x1dc>
 8005afe:	e000      	b.n	8005b02 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8005b00:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	f003 0301 	and.w	r3, r3, #1
 8005b0a:	2b00      	cmp	r3, #0
 8005b0c:	d073      	beq.n	8005bf6 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8005b0e:	69bb      	ldr	r3, [r7, #24]
 8005b10:	2b08      	cmp	r3, #8
 8005b12:	d005      	beq.n	8005b20 <HAL_RCC_OscConfig+0x21c>
 8005b14:	69bb      	ldr	r3, [r7, #24]
 8005b16:	2b0c      	cmp	r3, #12
 8005b18:	d10e      	bne.n	8005b38 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8005b1a:	697b      	ldr	r3, [r7, #20]
 8005b1c:	2b03      	cmp	r3, #3
 8005b1e:	d10b      	bne.n	8005b38 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005b20:	4b14      	ldr	r3, [pc, #80]	@ (8005b74 <HAL_RCC_OscConfig+0x270>)
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005b28:	2b00      	cmp	r3, #0
 8005b2a:	d063      	beq.n	8005bf4 <HAL_RCC_OscConfig+0x2f0>
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	685b      	ldr	r3, [r3, #4]
 8005b30:	2b00      	cmp	r3, #0
 8005b32:	d15f      	bne.n	8005bf4 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8005b34:	2301      	movs	r3, #1
 8005b36:	e2f7      	b.n	8006128 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	685b      	ldr	r3, [r3, #4]
 8005b3c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005b40:	d106      	bne.n	8005b50 <HAL_RCC_OscConfig+0x24c>
 8005b42:	4b0c      	ldr	r3, [pc, #48]	@ (8005b74 <HAL_RCC_OscConfig+0x270>)
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	4a0b      	ldr	r2, [pc, #44]	@ (8005b74 <HAL_RCC_OscConfig+0x270>)
 8005b48:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005b4c:	6013      	str	r3, [r2, #0]
 8005b4e:	e025      	b.n	8005b9c <HAL_RCC_OscConfig+0x298>
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	685b      	ldr	r3, [r3, #4]
 8005b54:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005b58:	d114      	bne.n	8005b84 <HAL_RCC_OscConfig+0x280>
 8005b5a:	4b06      	ldr	r3, [pc, #24]	@ (8005b74 <HAL_RCC_OscConfig+0x270>)
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	4a05      	ldr	r2, [pc, #20]	@ (8005b74 <HAL_RCC_OscConfig+0x270>)
 8005b60:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005b64:	6013      	str	r3, [r2, #0]
 8005b66:	4b03      	ldr	r3, [pc, #12]	@ (8005b74 <HAL_RCC_OscConfig+0x270>)
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	4a02      	ldr	r2, [pc, #8]	@ (8005b74 <HAL_RCC_OscConfig+0x270>)
 8005b6c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005b70:	6013      	str	r3, [r2, #0]
 8005b72:	e013      	b.n	8005b9c <HAL_RCC_OscConfig+0x298>
 8005b74:	40021000 	.word	0x40021000
 8005b78:	08009ddc 	.word	0x08009ddc
 8005b7c:	20040038 	.word	0x20040038
 8005b80:	20040068 	.word	0x20040068
 8005b84:	4ba0      	ldr	r3, [pc, #640]	@ (8005e08 <HAL_RCC_OscConfig+0x504>)
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	4a9f      	ldr	r2, [pc, #636]	@ (8005e08 <HAL_RCC_OscConfig+0x504>)
 8005b8a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005b8e:	6013      	str	r3, [r2, #0]
 8005b90:	4b9d      	ldr	r3, [pc, #628]	@ (8005e08 <HAL_RCC_OscConfig+0x504>)
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	4a9c      	ldr	r2, [pc, #624]	@ (8005e08 <HAL_RCC_OscConfig+0x504>)
 8005b96:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005b9a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	685b      	ldr	r3, [r3, #4]
 8005ba0:	2b00      	cmp	r3, #0
 8005ba2:	d013      	beq.n	8005bcc <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005ba4:	f7ff fad6 	bl	8005154 <HAL_GetTick>
 8005ba8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005baa:	e008      	b.n	8005bbe <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005bac:	f7ff fad2 	bl	8005154 <HAL_GetTick>
 8005bb0:	4602      	mov	r2, r0
 8005bb2:	693b      	ldr	r3, [r7, #16]
 8005bb4:	1ad3      	subs	r3, r2, r3
 8005bb6:	2b64      	cmp	r3, #100	@ 0x64
 8005bb8:	d901      	bls.n	8005bbe <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8005bba:	2303      	movs	r3, #3
 8005bbc:	e2b4      	b.n	8006128 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005bbe:	4b92      	ldr	r3, [pc, #584]	@ (8005e08 <HAL_RCC_OscConfig+0x504>)
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	d0f0      	beq.n	8005bac <HAL_RCC_OscConfig+0x2a8>
 8005bca:	e014      	b.n	8005bf6 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005bcc:	f7ff fac2 	bl	8005154 <HAL_GetTick>
 8005bd0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005bd2:	e008      	b.n	8005be6 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005bd4:	f7ff fabe 	bl	8005154 <HAL_GetTick>
 8005bd8:	4602      	mov	r2, r0
 8005bda:	693b      	ldr	r3, [r7, #16]
 8005bdc:	1ad3      	subs	r3, r2, r3
 8005bde:	2b64      	cmp	r3, #100	@ 0x64
 8005be0:	d901      	bls.n	8005be6 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8005be2:	2303      	movs	r3, #3
 8005be4:	e2a0      	b.n	8006128 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005be6:	4b88      	ldr	r3, [pc, #544]	@ (8005e08 <HAL_RCC_OscConfig+0x504>)
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	d1f0      	bne.n	8005bd4 <HAL_RCC_OscConfig+0x2d0>
 8005bf2:	e000      	b.n	8005bf6 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005bf4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	f003 0302 	and.w	r3, r3, #2
 8005bfe:	2b00      	cmp	r3, #0
 8005c00:	d060      	beq.n	8005cc4 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8005c02:	69bb      	ldr	r3, [r7, #24]
 8005c04:	2b04      	cmp	r3, #4
 8005c06:	d005      	beq.n	8005c14 <HAL_RCC_OscConfig+0x310>
 8005c08:	69bb      	ldr	r3, [r7, #24]
 8005c0a:	2b0c      	cmp	r3, #12
 8005c0c:	d119      	bne.n	8005c42 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8005c0e:	697b      	ldr	r3, [r7, #20]
 8005c10:	2b02      	cmp	r3, #2
 8005c12:	d116      	bne.n	8005c42 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005c14:	4b7c      	ldr	r3, [pc, #496]	@ (8005e08 <HAL_RCC_OscConfig+0x504>)
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005c1c:	2b00      	cmp	r3, #0
 8005c1e:	d005      	beq.n	8005c2c <HAL_RCC_OscConfig+0x328>
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	68db      	ldr	r3, [r3, #12]
 8005c24:	2b00      	cmp	r3, #0
 8005c26:	d101      	bne.n	8005c2c <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8005c28:	2301      	movs	r3, #1
 8005c2a:	e27d      	b.n	8006128 <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005c2c:	4b76      	ldr	r3, [pc, #472]	@ (8005e08 <HAL_RCC_OscConfig+0x504>)
 8005c2e:	685b      	ldr	r3, [r3, #4]
 8005c30:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	691b      	ldr	r3, [r3, #16]
 8005c38:	061b      	lsls	r3, r3, #24
 8005c3a:	4973      	ldr	r1, [pc, #460]	@ (8005e08 <HAL_RCC_OscConfig+0x504>)
 8005c3c:	4313      	orrs	r3, r2
 8005c3e:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005c40:	e040      	b.n	8005cc4 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	68db      	ldr	r3, [r3, #12]
 8005c46:	2b00      	cmp	r3, #0
 8005c48:	d023      	beq.n	8005c92 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005c4a:	4b6f      	ldr	r3, [pc, #444]	@ (8005e08 <HAL_RCC_OscConfig+0x504>)
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	4a6e      	ldr	r2, [pc, #440]	@ (8005e08 <HAL_RCC_OscConfig+0x504>)
 8005c50:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005c54:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005c56:	f7ff fa7d 	bl	8005154 <HAL_GetTick>
 8005c5a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005c5c:	e008      	b.n	8005c70 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005c5e:	f7ff fa79 	bl	8005154 <HAL_GetTick>
 8005c62:	4602      	mov	r2, r0
 8005c64:	693b      	ldr	r3, [r7, #16]
 8005c66:	1ad3      	subs	r3, r2, r3
 8005c68:	2b02      	cmp	r3, #2
 8005c6a:	d901      	bls.n	8005c70 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8005c6c:	2303      	movs	r3, #3
 8005c6e:	e25b      	b.n	8006128 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005c70:	4b65      	ldr	r3, [pc, #404]	@ (8005e08 <HAL_RCC_OscConfig+0x504>)
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005c78:	2b00      	cmp	r3, #0
 8005c7a:	d0f0      	beq.n	8005c5e <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005c7c:	4b62      	ldr	r3, [pc, #392]	@ (8005e08 <HAL_RCC_OscConfig+0x504>)
 8005c7e:	685b      	ldr	r3, [r3, #4]
 8005c80:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	691b      	ldr	r3, [r3, #16]
 8005c88:	061b      	lsls	r3, r3, #24
 8005c8a:	495f      	ldr	r1, [pc, #380]	@ (8005e08 <HAL_RCC_OscConfig+0x504>)
 8005c8c:	4313      	orrs	r3, r2
 8005c8e:	604b      	str	r3, [r1, #4]
 8005c90:	e018      	b.n	8005cc4 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005c92:	4b5d      	ldr	r3, [pc, #372]	@ (8005e08 <HAL_RCC_OscConfig+0x504>)
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	4a5c      	ldr	r2, [pc, #368]	@ (8005e08 <HAL_RCC_OscConfig+0x504>)
 8005c98:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005c9c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005c9e:	f7ff fa59 	bl	8005154 <HAL_GetTick>
 8005ca2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005ca4:	e008      	b.n	8005cb8 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005ca6:	f7ff fa55 	bl	8005154 <HAL_GetTick>
 8005caa:	4602      	mov	r2, r0
 8005cac:	693b      	ldr	r3, [r7, #16]
 8005cae:	1ad3      	subs	r3, r2, r3
 8005cb0:	2b02      	cmp	r3, #2
 8005cb2:	d901      	bls.n	8005cb8 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8005cb4:	2303      	movs	r3, #3
 8005cb6:	e237      	b.n	8006128 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005cb8:	4b53      	ldr	r3, [pc, #332]	@ (8005e08 <HAL_RCC_OscConfig+0x504>)
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005cc0:	2b00      	cmp	r3, #0
 8005cc2:	d1f0      	bne.n	8005ca6 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	f003 0308 	and.w	r3, r3, #8
 8005ccc:	2b00      	cmp	r3, #0
 8005cce:	d03c      	beq.n	8005d4a <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	695b      	ldr	r3, [r3, #20]
 8005cd4:	2b00      	cmp	r3, #0
 8005cd6:	d01c      	beq.n	8005d12 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005cd8:	4b4b      	ldr	r3, [pc, #300]	@ (8005e08 <HAL_RCC_OscConfig+0x504>)
 8005cda:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005cde:	4a4a      	ldr	r2, [pc, #296]	@ (8005e08 <HAL_RCC_OscConfig+0x504>)
 8005ce0:	f043 0301 	orr.w	r3, r3, #1
 8005ce4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005ce8:	f7ff fa34 	bl	8005154 <HAL_GetTick>
 8005cec:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005cee:	e008      	b.n	8005d02 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005cf0:	f7ff fa30 	bl	8005154 <HAL_GetTick>
 8005cf4:	4602      	mov	r2, r0
 8005cf6:	693b      	ldr	r3, [r7, #16]
 8005cf8:	1ad3      	subs	r3, r2, r3
 8005cfa:	2b02      	cmp	r3, #2
 8005cfc:	d901      	bls.n	8005d02 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8005cfe:	2303      	movs	r3, #3
 8005d00:	e212      	b.n	8006128 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005d02:	4b41      	ldr	r3, [pc, #260]	@ (8005e08 <HAL_RCC_OscConfig+0x504>)
 8005d04:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005d08:	f003 0302 	and.w	r3, r3, #2
 8005d0c:	2b00      	cmp	r3, #0
 8005d0e:	d0ef      	beq.n	8005cf0 <HAL_RCC_OscConfig+0x3ec>
 8005d10:	e01b      	b.n	8005d4a <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005d12:	4b3d      	ldr	r3, [pc, #244]	@ (8005e08 <HAL_RCC_OscConfig+0x504>)
 8005d14:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005d18:	4a3b      	ldr	r2, [pc, #236]	@ (8005e08 <HAL_RCC_OscConfig+0x504>)
 8005d1a:	f023 0301 	bic.w	r3, r3, #1
 8005d1e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005d22:	f7ff fa17 	bl	8005154 <HAL_GetTick>
 8005d26:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005d28:	e008      	b.n	8005d3c <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005d2a:	f7ff fa13 	bl	8005154 <HAL_GetTick>
 8005d2e:	4602      	mov	r2, r0
 8005d30:	693b      	ldr	r3, [r7, #16]
 8005d32:	1ad3      	subs	r3, r2, r3
 8005d34:	2b02      	cmp	r3, #2
 8005d36:	d901      	bls.n	8005d3c <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8005d38:	2303      	movs	r3, #3
 8005d3a:	e1f5      	b.n	8006128 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005d3c:	4b32      	ldr	r3, [pc, #200]	@ (8005e08 <HAL_RCC_OscConfig+0x504>)
 8005d3e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005d42:	f003 0302 	and.w	r3, r3, #2
 8005d46:	2b00      	cmp	r3, #0
 8005d48:	d1ef      	bne.n	8005d2a <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	f003 0304 	and.w	r3, r3, #4
 8005d52:	2b00      	cmp	r3, #0
 8005d54:	f000 80a6 	beq.w	8005ea4 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005d58:	2300      	movs	r3, #0
 8005d5a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8005d5c:	4b2a      	ldr	r3, [pc, #168]	@ (8005e08 <HAL_RCC_OscConfig+0x504>)
 8005d5e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005d60:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	d10d      	bne.n	8005d84 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005d68:	4b27      	ldr	r3, [pc, #156]	@ (8005e08 <HAL_RCC_OscConfig+0x504>)
 8005d6a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005d6c:	4a26      	ldr	r2, [pc, #152]	@ (8005e08 <HAL_RCC_OscConfig+0x504>)
 8005d6e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005d72:	6593      	str	r3, [r2, #88]	@ 0x58
 8005d74:	4b24      	ldr	r3, [pc, #144]	@ (8005e08 <HAL_RCC_OscConfig+0x504>)
 8005d76:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005d78:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005d7c:	60bb      	str	r3, [r7, #8]
 8005d7e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005d80:	2301      	movs	r3, #1
 8005d82:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005d84:	4b21      	ldr	r3, [pc, #132]	@ (8005e0c <HAL_RCC_OscConfig+0x508>)
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005d8c:	2b00      	cmp	r3, #0
 8005d8e:	d118      	bne.n	8005dc2 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005d90:	4b1e      	ldr	r3, [pc, #120]	@ (8005e0c <HAL_RCC_OscConfig+0x508>)
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	4a1d      	ldr	r2, [pc, #116]	@ (8005e0c <HAL_RCC_OscConfig+0x508>)
 8005d96:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005d9a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005d9c:	f7ff f9da 	bl	8005154 <HAL_GetTick>
 8005da0:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005da2:	e008      	b.n	8005db6 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005da4:	f7ff f9d6 	bl	8005154 <HAL_GetTick>
 8005da8:	4602      	mov	r2, r0
 8005daa:	693b      	ldr	r3, [r7, #16]
 8005dac:	1ad3      	subs	r3, r2, r3
 8005dae:	2b02      	cmp	r3, #2
 8005db0:	d901      	bls.n	8005db6 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8005db2:	2303      	movs	r3, #3
 8005db4:	e1b8      	b.n	8006128 <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005db6:	4b15      	ldr	r3, [pc, #84]	@ (8005e0c <HAL_RCC_OscConfig+0x508>)
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005dbe:	2b00      	cmp	r3, #0
 8005dc0:	d0f0      	beq.n	8005da4 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	689b      	ldr	r3, [r3, #8]
 8005dc6:	2b01      	cmp	r3, #1
 8005dc8:	d108      	bne.n	8005ddc <HAL_RCC_OscConfig+0x4d8>
 8005dca:	4b0f      	ldr	r3, [pc, #60]	@ (8005e08 <HAL_RCC_OscConfig+0x504>)
 8005dcc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005dd0:	4a0d      	ldr	r2, [pc, #52]	@ (8005e08 <HAL_RCC_OscConfig+0x504>)
 8005dd2:	f043 0301 	orr.w	r3, r3, #1
 8005dd6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005dda:	e029      	b.n	8005e30 <HAL_RCC_OscConfig+0x52c>
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	689b      	ldr	r3, [r3, #8]
 8005de0:	2b05      	cmp	r3, #5
 8005de2:	d115      	bne.n	8005e10 <HAL_RCC_OscConfig+0x50c>
 8005de4:	4b08      	ldr	r3, [pc, #32]	@ (8005e08 <HAL_RCC_OscConfig+0x504>)
 8005de6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005dea:	4a07      	ldr	r2, [pc, #28]	@ (8005e08 <HAL_RCC_OscConfig+0x504>)
 8005dec:	f043 0304 	orr.w	r3, r3, #4
 8005df0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005df4:	4b04      	ldr	r3, [pc, #16]	@ (8005e08 <HAL_RCC_OscConfig+0x504>)
 8005df6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005dfa:	4a03      	ldr	r2, [pc, #12]	@ (8005e08 <HAL_RCC_OscConfig+0x504>)
 8005dfc:	f043 0301 	orr.w	r3, r3, #1
 8005e00:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005e04:	e014      	b.n	8005e30 <HAL_RCC_OscConfig+0x52c>
 8005e06:	bf00      	nop
 8005e08:	40021000 	.word	0x40021000
 8005e0c:	40007000 	.word	0x40007000
 8005e10:	4b9d      	ldr	r3, [pc, #628]	@ (8006088 <HAL_RCC_OscConfig+0x784>)
 8005e12:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005e16:	4a9c      	ldr	r2, [pc, #624]	@ (8006088 <HAL_RCC_OscConfig+0x784>)
 8005e18:	f023 0301 	bic.w	r3, r3, #1
 8005e1c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005e20:	4b99      	ldr	r3, [pc, #612]	@ (8006088 <HAL_RCC_OscConfig+0x784>)
 8005e22:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005e26:	4a98      	ldr	r2, [pc, #608]	@ (8006088 <HAL_RCC_OscConfig+0x784>)
 8005e28:	f023 0304 	bic.w	r3, r3, #4
 8005e2c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	689b      	ldr	r3, [r3, #8]
 8005e34:	2b00      	cmp	r3, #0
 8005e36:	d016      	beq.n	8005e66 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005e38:	f7ff f98c 	bl	8005154 <HAL_GetTick>
 8005e3c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005e3e:	e00a      	b.n	8005e56 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005e40:	f7ff f988 	bl	8005154 <HAL_GetTick>
 8005e44:	4602      	mov	r2, r0
 8005e46:	693b      	ldr	r3, [r7, #16]
 8005e48:	1ad3      	subs	r3, r2, r3
 8005e4a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005e4e:	4293      	cmp	r3, r2
 8005e50:	d901      	bls.n	8005e56 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8005e52:	2303      	movs	r3, #3
 8005e54:	e168      	b.n	8006128 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005e56:	4b8c      	ldr	r3, [pc, #560]	@ (8006088 <HAL_RCC_OscConfig+0x784>)
 8005e58:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005e5c:	f003 0302 	and.w	r3, r3, #2
 8005e60:	2b00      	cmp	r3, #0
 8005e62:	d0ed      	beq.n	8005e40 <HAL_RCC_OscConfig+0x53c>
 8005e64:	e015      	b.n	8005e92 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005e66:	f7ff f975 	bl	8005154 <HAL_GetTick>
 8005e6a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005e6c:	e00a      	b.n	8005e84 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005e6e:	f7ff f971 	bl	8005154 <HAL_GetTick>
 8005e72:	4602      	mov	r2, r0
 8005e74:	693b      	ldr	r3, [r7, #16]
 8005e76:	1ad3      	subs	r3, r2, r3
 8005e78:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005e7c:	4293      	cmp	r3, r2
 8005e7e:	d901      	bls.n	8005e84 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8005e80:	2303      	movs	r3, #3
 8005e82:	e151      	b.n	8006128 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005e84:	4b80      	ldr	r3, [pc, #512]	@ (8006088 <HAL_RCC_OscConfig+0x784>)
 8005e86:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005e8a:	f003 0302 	and.w	r3, r3, #2
 8005e8e:	2b00      	cmp	r3, #0
 8005e90:	d1ed      	bne.n	8005e6e <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005e92:	7ffb      	ldrb	r3, [r7, #31]
 8005e94:	2b01      	cmp	r3, #1
 8005e96:	d105      	bne.n	8005ea4 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005e98:	4b7b      	ldr	r3, [pc, #492]	@ (8006088 <HAL_RCC_OscConfig+0x784>)
 8005e9a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005e9c:	4a7a      	ldr	r2, [pc, #488]	@ (8006088 <HAL_RCC_OscConfig+0x784>)
 8005e9e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005ea2:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	f003 0320 	and.w	r3, r3, #32
 8005eac:	2b00      	cmp	r3, #0
 8005eae:	d03c      	beq.n	8005f2a <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005eb4:	2b00      	cmp	r3, #0
 8005eb6:	d01c      	beq.n	8005ef2 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8005eb8:	4b73      	ldr	r3, [pc, #460]	@ (8006088 <HAL_RCC_OscConfig+0x784>)
 8005eba:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005ebe:	4a72      	ldr	r2, [pc, #456]	@ (8006088 <HAL_RCC_OscConfig+0x784>)
 8005ec0:	f043 0301 	orr.w	r3, r3, #1
 8005ec4:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005ec8:	f7ff f944 	bl	8005154 <HAL_GetTick>
 8005ecc:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005ece:	e008      	b.n	8005ee2 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005ed0:	f7ff f940 	bl	8005154 <HAL_GetTick>
 8005ed4:	4602      	mov	r2, r0
 8005ed6:	693b      	ldr	r3, [r7, #16]
 8005ed8:	1ad3      	subs	r3, r2, r3
 8005eda:	2b02      	cmp	r3, #2
 8005edc:	d901      	bls.n	8005ee2 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8005ede:	2303      	movs	r3, #3
 8005ee0:	e122      	b.n	8006128 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005ee2:	4b69      	ldr	r3, [pc, #420]	@ (8006088 <HAL_RCC_OscConfig+0x784>)
 8005ee4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005ee8:	f003 0302 	and.w	r3, r3, #2
 8005eec:	2b00      	cmp	r3, #0
 8005eee:	d0ef      	beq.n	8005ed0 <HAL_RCC_OscConfig+0x5cc>
 8005ef0:	e01b      	b.n	8005f2a <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8005ef2:	4b65      	ldr	r3, [pc, #404]	@ (8006088 <HAL_RCC_OscConfig+0x784>)
 8005ef4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005ef8:	4a63      	ldr	r2, [pc, #396]	@ (8006088 <HAL_RCC_OscConfig+0x784>)
 8005efa:	f023 0301 	bic.w	r3, r3, #1
 8005efe:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005f02:	f7ff f927 	bl	8005154 <HAL_GetTick>
 8005f06:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005f08:	e008      	b.n	8005f1c <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005f0a:	f7ff f923 	bl	8005154 <HAL_GetTick>
 8005f0e:	4602      	mov	r2, r0
 8005f10:	693b      	ldr	r3, [r7, #16]
 8005f12:	1ad3      	subs	r3, r2, r3
 8005f14:	2b02      	cmp	r3, #2
 8005f16:	d901      	bls.n	8005f1c <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8005f18:	2303      	movs	r3, #3
 8005f1a:	e105      	b.n	8006128 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005f1c:	4b5a      	ldr	r3, [pc, #360]	@ (8006088 <HAL_RCC_OscConfig+0x784>)
 8005f1e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005f22:	f003 0302 	and.w	r3, r3, #2
 8005f26:	2b00      	cmp	r3, #0
 8005f28:	d1ef      	bne.n	8005f0a <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	f000 80f9 	beq.w	8006126 <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f38:	2b02      	cmp	r3, #2
 8005f3a:	f040 80cf 	bne.w	80060dc <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8005f3e:	4b52      	ldr	r3, [pc, #328]	@ (8006088 <HAL_RCC_OscConfig+0x784>)
 8005f40:	68db      	ldr	r3, [r3, #12]
 8005f42:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005f44:	697b      	ldr	r3, [r7, #20]
 8005f46:	f003 0203 	and.w	r2, r3, #3
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f4e:	429a      	cmp	r2, r3
 8005f50:	d12c      	bne.n	8005fac <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005f52:	697b      	ldr	r3, [r7, #20]
 8005f54:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005f5c:	3b01      	subs	r3, #1
 8005f5e:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005f60:	429a      	cmp	r2, r3
 8005f62:	d123      	bne.n	8005fac <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005f64:	697b      	ldr	r3, [r7, #20]
 8005f66:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005f6e:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005f70:	429a      	cmp	r2, r3
 8005f72:	d11b      	bne.n	8005fac <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005f74:	697b      	ldr	r3, [r7, #20]
 8005f76:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f7e:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005f80:	429a      	cmp	r2, r3
 8005f82:	d113      	bne.n	8005fac <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005f84:	697b      	ldr	r3, [r7, #20]
 8005f86:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005f8e:	085b      	lsrs	r3, r3, #1
 8005f90:	3b01      	subs	r3, #1
 8005f92:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005f94:	429a      	cmp	r2, r3
 8005f96:	d109      	bne.n	8005fac <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8005f98:	697b      	ldr	r3, [r7, #20]
 8005f9a:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005fa2:	085b      	lsrs	r3, r3, #1
 8005fa4:	3b01      	subs	r3, #1
 8005fa6:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005fa8:	429a      	cmp	r2, r3
 8005faa:	d071      	beq.n	8006090 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005fac:	69bb      	ldr	r3, [r7, #24]
 8005fae:	2b0c      	cmp	r3, #12
 8005fb0:	d068      	beq.n	8006084 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8005fb2:	4b35      	ldr	r3, [pc, #212]	@ (8006088 <HAL_RCC_OscConfig+0x784>)
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8005fba:	2b00      	cmp	r3, #0
 8005fbc:	d105      	bne.n	8005fca <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8005fbe:	4b32      	ldr	r3, [pc, #200]	@ (8006088 <HAL_RCC_OscConfig+0x784>)
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	d001      	beq.n	8005fce <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 8005fca:	2301      	movs	r3, #1
 8005fcc:	e0ac      	b.n	8006128 <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8005fce:	4b2e      	ldr	r3, [pc, #184]	@ (8006088 <HAL_RCC_OscConfig+0x784>)
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	4a2d      	ldr	r2, [pc, #180]	@ (8006088 <HAL_RCC_OscConfig+0x784>)
 8005fd4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005fd8:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8005fda:	f7ff f8bb 	bl	8005154 <HAL_GetTick>
 8005fde:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005fe0:	e008      	b.n	8005ff4 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005fe2:	f7ff f8b7 	bl	8005154 <HAL_GetTick>
 8005fe6:	4602      	mov	r2, r0
 8005fe8:	693b      	ldr	r3, [r7, #16]
 8005fea:	1ad3      	subs	r3, r2, r3
 8005fec:	2b02      	cmp	r3, #2
 8005fee:	d901      	bls.n	8005ff4 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8005ff0:	2303      	movs	r3, #3
 8005ff2:	e099      	b.n	8006128 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005ff4:	4b24      	ldr	r3, [pc, #144]	@ (8006088 <HAL_RCC_OscConfig+0x784>)
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005ffc:	2b00      	cmp	r3, #0
 8005ffe:	d1f0      	bne.n	8005fe2 <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006000:	4b21      	ldr	r3, [pc, #132]	@ (8006088 <HAL_RCC_OscConfig+0x784>)
 8006002:	68da      	ldr	r2, [r3, #12]
 8006004:	4b21      	ldr	r3, [pc, #132]	@ (800608c <HAL_RCC_OscConfig+0x788>)
 8006006:	4013      	ands	r3, r2
 8006008:	687a      	ldr	r2, [r7, #4]
 800600a:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 800600c:	687a      	ldr	r2, [r7, #4]
 800600e:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8006010:	3a01      	subs	r2, #1
 8006012:	0112      	lsls	r2, r2, #4
 8006014:	4311      	orrs	r1, r2
 8006016:	687a      	ldr	r2, [r7, #4]
 8006018:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800601a:	0212      	lsls	r2, r2, #8
 800601c:	4311      	orrs	r1, r2
 800601e:	687a      	ldr	r2, [r7, #4]
 8006020:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8006022:	0852      	lsrs	r2, r2, #1
 8006024:	3a01      	subs	r2, #1
 8006026:	0552      	lsls	r2, r2, #21
 8006028:	4311      	orrs	r1, r2
 800602a:	687a      	ldr	r2, [r7, #4]
 800602c:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800602e:	0852      	lsrs	r2, r2, #1
 8006030:	3a01      	subs	r2, #1
 8006032:	0652      	lsls	r2, r2, #25
 8006034:	4311      	orrs	r1, r2
 8006036:	687a      	ldr	r2, [r7, #4]
 8006038:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800603a:	06d2      	lsls	r2, r2, #27
 800603c:	430a      	orrs	r2, r1
 800603e:	4912      	ldr	r1, [pc, #72]	@ (8006088 <HAL_RCC_OscConfig+0x784>)
 8006040:	4313      	orrs	r3, r2
 8006042:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8006044:	4b10      	ldr	r3, [pc, #64]	@ (8006088 <HAL_RCC_OscConfig+0x784>)
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	4a0f      	ldr	r2, [pc, #60]	@ (8006088 <HAL_RCC_OscConfig+0x784>)
 800604a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800604e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8006050:	4b0d      	ldr	r3, [pc, #52]	@ (8006088 <HAL_RCC_OscConfig+0x784>)
 8006052:	68db      	ldr	r3, [r3, #12]
 8006054:	4a0c      	ldr	r2, [pc, #48]	@ (8006088 <HAL_RCC_OscConfig+0x784>)
 8006056:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800605a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800605c:	f7ff f87a 	bl	8005154 <HAL_GetTick>
 8006060:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006062:	e008      	b.n	8006076 <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006064:	f7ff f876 	bl	8005154 <HAL_GetTick>
 8006068:	4602      	mov	r2, r0
 800606a:	693b      	ldr	r3, [r7, #16]
 800606c:	1ad3      	subs	r3, r2, r3
 800606e:	2b02      	cmp	r3, #2
 8006070:	d901      	bls.n	8006076 <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 8006072:	2303      	movs	r3, #3
 8006074:	e058      	b.n	8006128 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006076:	4b04      	ldr	r3, [pc, #16]	@ (8006088 <HAL_RCC_OscConfig+0x784>)
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800607e:	2b00      	cmp	r3, #0
 8006080:	d0f0      	beq.n	8006064 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8006082:	e050      	b.n	8006126 <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8006084:	2301      	movs	r3, #1
 8006086:	e04f      	b.n	8006128 <HAL_RCC_OscConfig+0x824>
 8006088:	40021000 	.word	0x40021000
 800608c:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006090:	4b27      	ldr	r3, [pc, #156]	@ (8006130 <HAL_RCC_OscConfig+0x82c>)
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006098:	2b00      	cmp	r3, #0
 800609a:	d144      	bne.n	8006126 <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800609c:	4b24      	ldr	r3, [pc, #144]	@ (8006130 <HAL_RCC_OscConfig+0x82c>)
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	4a23      	ldr	r2, [pc, #140]	@ (8006130 <HAL_RCC_OscConfig+0x82c>)
 80060a2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80060a6:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80060a8:	4b21      	ldr	r3, [pc, #132]	@ (8006130 <HAL_RCC_OscConfig+0x82c>)
 80060aa:	68db      	ldr	r3, [r3, #12]
 80060ac:	4a20      	ldr	r2, [pc, #128]	@ (8006130 <HAL_RCC_OscConfig+0x82c>)
 80060ae:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80060b2:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80060b4:	f7ff f84e 	bl	8005154 <HAL_GetTick>
 80060b8:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80060ba:	e008      	b.n	80060ce <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80060bc:	f7ff f84a 	bl	8005154 <HAL_GetTick>
 80060c0:	4602      	mov	r2, r0
 80060c2:	693b      	ldr	r3, [r7, #16]
 80060c4:	1ad3      	subs	r3, r2, r3
 80060c6:	2b02      	cmp	r3, #2
 80060c8:	d901      	bls.n	80060ce <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 80060ca:	2303      	movs	r3, #3
 80060cc:	e02c      	b.n	8006128 <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80060ce:	4b18      	ldr	r3, [pc, #96]	@ (8006130 <HAL_RCC_OscConfig+0x82c>)
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80060d6:	2b00      	cmp	r3, #0
 80060d8:	d0f0      	beq.n	80060bc <HAL_RCC_OscConfig+0x7b8>
 80060da:	e024      	b.n	8006126 <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80060dc:	69bb      	ldr	r3, [r7, #24]
 80060de:	2b0c      	cmp	r3, #12
 80060e0:	d01f      	beq.n	8006122 <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80060e2:	4b13      	ldr	r3, [pc, #76]	@ (8006130 <HAL_RCC_OscConfig+0x82c>)
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	4a12      	ldr	r2, [pc, #72]	@ (8006130 <HAL_RCC_OscConfig+0x82c>)
 80060e8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80060ec:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80060ee:	f7ff f831 	bl	8005154 <HAL_GetTick>
 80060f2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80060f4:	e008      	b.n	8006108 <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80060f6:	f7ff f82d 	bl	8005154 <HAL_GetTick>
 80060fa:	4602      	mov	r2, r0
 80060fc:	693b      	ldr	r3, [r7, #16]
 80060fe:	1ad3      	subs	r3, r2, r3
 8006100:	2b02      	cmp	r3, #2
 8006102:	d901      	bls.n	8006108 <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 8006104:	2303      	movs	r3, #3
 8006106:	e00f      	b.n	8006128 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006108:	4b09      	ldr	r3, [pc, #36]	@ (8006130 <HAL_RCC_OscConfig+0x82c>)
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006110:	2b00      	cmp	r3, #0
 8006112:	d1f0      	bne.n	80060f6 <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8006114:	4b06      	ldr	r3, [pc, #24]	@ (8006130 <HAL_RCC_OscConfig+0x82c>)
 8006116:	68da      	ldr	r2, [r3, #12]
 8006118:	4905      	ldr	r1, [pc, #20]	@ (8006130 <HAL_RCC_OscConfig+0x82c>)
 800611a:	4b06      	ldr	r3, [pc, #24]	@ (8006134 <HAL_RCC_OscConfig+0x830>)
 800611c:	4013      	ands	r3, r2
 800611e:	60cb      	str	r3, [r1, #12]
 8006120:	e001      	b.n	8006126 <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8006122:	2301      	movs	r3, #1
 8006124:	e000      	b.n	8006128 <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 8006126:	2300      	movs	r3, #0
}
 8006128:	4618      	mov	r0, r3
 800612a:	3720      	adds	r7, #32
 800612c:	46bd      	mov	sp, r7
 800612e:	bd80      	pop	{r7, pc}
 8006130:	40021000 	.word	0x40021000
 8006134:	feeefffc 	.word	0xfeeefffc

08006138 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006138:	b580      	push	{r7, lr}
 800613a:	b086      	sub	sp, #24
 800613c:	af00      	add	r7, sp, #0
 800613e:	6078      	str	r0, [r7, #4]
 8006140:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8006142:	2300      	movs	r3, #0
 8006144:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	2b00      	cmp	r3, #0
 800614a:	d101      	bne.n	8006150 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800614c:	2301      	movs	r3, #1
 800614e:	e11d      	b.n	800638c <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006150:	4b90      	ldr	r3, [pc, #576]	@ (8006394 <HAL_RCC_ClockConfig+0x25c>)
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	f003 030f 	and.w	r3, r3, #15
 8006158:	683a      	ldr	r2, [r7, #0]
 800615a:	429a      	cmp	r2, r3
 800615c:	d910      	bls.n	8006180 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800615e:	4b8d      	ldr	r3, [pc, #564]	@ (8006394 <HAL_RCC_ClockConfig+0x25c>)
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	f023 020f 	bic.w	r2, r3, #15
 8006166:	498b      	ldr	r1, [pc, #556]	@ (8006394 <HAL_RCC_ClockConfig+0x25c>)
 8006168:	683b      	ldr	r3, [r7, #0]
 800616a:	4313      	orrs	r3, r2
 800616c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800616e:	4b89      	ldr	r3, [pc, #548]	@ (8006394 <HAL_RCC_ClockConfig+0x25c>)
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	f003 030f 	and.w	r3, r3, #15
 8006176:	683a      	ldr	r2, [r7, #0]
 8006178:	429a      	cmp	r2, r3
 800617a:	d001      	beq.n	8006180 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800617c:	2301      	movs	r3, #1
 800617e:	e105      	b.n	800638c <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	f003 0302 	and.w	r3, r3, #2
 8006188:	2b00      	cmp	r3, #0
 800618a:	d010      	beq.n	80061ae <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	689a      	ldr	r2, [r3, #8]
 8006190:	4b81      	ldr	r3, [pc, #516]	@ (8006398 <HAL_RCC_ClockConfig+0x260>)
 8006192:	689b      	ldr	r3, [r3, #8]
 8006194:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006198:	429a      	cmp	r2, r3
 800619a:	d908      	bls.n	80061ae <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800619c:	4b7e      	ldr	r3, [pc, #504]	@ (8006398 <HAL_RCC_ClockConfig+0x260>)
 800619e:	689b      	ldr	r3, [r3, #8]
 80061a0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	689b      	ldr	r3, [r3, #8]
 80061a8:	497b      	ldr	r1, [pc, #492]	@ (8006398 <HAL_RCC_ClockConfig+0x260>)
 80061aa:	4313      	orrs	r3, r2
 80061ac:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	f003 0301 	and.w	r3, r3, #1
 80061b6:	2b00      	cmp	r3, #0
 80061b8:	d079      	beq.n	80062ae <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	685b      	ldr	r3, [r3, #4]
 80061be:	2b03      	cmp	r3, #3
 80061c0:	d11e      	bne.n	8006200 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80061c2:	4b75      	ldr	r3, [pc, #468]	@ (8006398 <HAL_RCC_ClockConfig+0x260>)
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80061ca:	2b00      	cmp	r3, #0
 80061cc:	d101      	bne.n	80061d2 <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 80061ce:	2301      	movs	r3, #1
 80061d0:	e0dc      	b.n	800638c <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 80061d2:	f000 fa09 	bl	80065e8 <RCC_GetSysClockFreqFromPLLSource>
 80061d6:	4603      	mov	r3, r0
 80061d8:	4a70      	ldr	r2, [pc, #448]	@ (800639c <HAL_RCC_ClockConfig+0x264>)
 80061da:	4293      	cmp	r3, r2
 80061dc:	d946      	bls.n	800626c <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 80061de:	4b6e      	ldr	r3, [pc, #440]	@ (8006398 <HAL_RCC_ClockConfig+0x260>)
 80061e0:	689b      	ldr	r3, [r3, #8]
 80061e2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80061e6:	2b00      	cmp	r3, #0
 80061e8:	d140      	bne.n	800626c <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80061ea:	4b6b      	ldr	r3, [pc, #428]	@ (8006398 <HAL_RCC_ClockConfig+0x260>)
 80061ec:	689b      	ldr	r3, [r3, #8]
 80061ee:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80061f2:	4a69      	ldr	r2, [pc, #420]	@ (8006398 <HAL_RCC_ClockConfig+0x260>)
 80061f4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80061f8:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80061fa:	2380      	movs	r3, #128	@ 0x80
 80061fc:	617b      	str	r3, [r7, #20]
 80061fe:	e035      	b.n	800626c <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	685b      	ldr	r3, [r3, #4]
 8006204:	2b02      	cmp	r3, #2
 8006206:	d107      	bne.n	8006218 <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006208:	4b63      	ldr	r3, [pc, #396]	@ (8006398 <HAL_RCC_ClockConfig+0x260>)
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006210:	2b00      	cmp	r3, #0
 8006212:	d115      	bne.n	8006240 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8006214:	2301      	movs	r3, #1
 8006216:	e0b9      	b.n	800638c <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	685b      	ldr	r3, [r3, #4]
 800621c:	2b00      	cmp	r3, #0
 800621e:	d107      	bne.n	8006230 <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8006220:	4b5d      	ldr	r3, [pc, #372]	@ (8006398 <HAL_RCC_ClockConfig+0x260>)
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	f003 0302 	and.w	r3, r3, #2
 8006228:	2b00      	cmp	r3, #0
 800622a:	d109      	bne.n	8006240 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 800622c:	2301      	movs	r3, #1
 800622e:	e0ad      	b.n	800638c <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006230:	4b59      	ldr	r3, [pc, #356]	@ (8006398 <HAL_RCC_ClockConfig+0x260>)
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006238:	2b00      	cmp	r3, #0
 800623a:	d101      	bne.n	8006240 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 800623c:	2301      	movs	r3, #1
 800623e:	e0a5      	b.n	800638c <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 8006240:	f000 f8b4 	bl	80063ac <HAL_RCC_GetSysClockFreq>
 8006244:	4603      	mov	r3, r0
 8006246:	4a55      	ldr	r2, [pc, #340]	@ (800639c <HAL_RCC_ClockConfig+0x264>)
 8006248:	4293      	cmp	r3, r2
 800624a:	d90f      	bls.n	800626c <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 800624c:	4b52      	ldr	r3, [pc, #328]	@ (8006398 <HAL_RCC_ClockConfig+0x260>)
 800624e:	689b      	ldr	r3, [r3, #8]
 8006250:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006254:	2b00      	cmp	r3, #0
 8006256:	d109      	bne.n	800626c <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8006258:	4b4f      	ldr	r3, [pc, #316]	@ (8006398 <HAL_RCC_ClockConfig+0x260>)
 800625a:	689b      	ldr	r3, [r3, #8]
 800625c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006260:	4a4d      	ldr	r2, [pc, #308]	@ (8006398 <HAL_RCC_ClockConfig+0x260>)
 8006262:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006266:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8006268:	2380      	movs	r3, #128	@ 0x80
 800626a:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800626c:	4b4a      	ldr	r3, [pc, #296]	@ (8006398 <HAL_RCC_ClockConfig+0x260>)
 800626e:	689b      	ldr	r3, [r3, #8]
 8006270:	f023 0203 	bic.w	r2, r3, #3
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	685b      	ldr	r3, [r3, #4]
 8006278:	4947      	ldr	r1, [pc, #284]	@ (8006398 <HAL_RCC_ClockConfig+0x260>)
 800627a:	4313      	orrs	r3, r2
 800627c:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800627e:	f7fe ff69 	bl	8005154 <HAL_GetTick>
 8006282:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006284:	e00a      	b.n	800629c <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006286:	f7fe ff65 	bl	8005154 <HAL_GetTick>
 800628a:	4602      	mov	r2, r0
 800628c:	693b      	ldr	r3, [r7, #16]
 800628e:	1ad3      	subs	r3, r2, r3
 8006290:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006294:	4293      	cmp	r3, r2
 8006296:	d901      	bls.n	800629c <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 8006298:	2303      	movs	r3, #3
 800629a:	e077      	b.n	800638c <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800629c:	4b3e      	ldr	r3, [pc, #248]	@ (8006398 <HAL_RCC_ClockConfig+0x260>)
 800629e:	689b      	ldr	r3, [r3, #8]
 80062a0:	f003 020c 	and.w	r2, r3, #12
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	685b      	ldr	r3, [r3, #4]
 80062a8:	009b      	lsls	r3, r3, #2
 80062aa:	429a      	cmp	r2, r3
 80062ac:	d1eb      	bne.n	8006286 <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 80062ae:	697b      	ldr	r3, [r7, #20]
 80062b0:	2b80      	cmp	r3, #128	@ 0x80
 80062b2:	d105      	bne.n	80062c0 <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80062b4:	4b38      	ldr	r3, [pc, #224]	@ (8006398 <HAL_RCC_ClockConfig+0x260>)
 80062b6:	689b      	ldr	r3, [r3, #8]
 80062b8:	4a37      	ldr	r2, [pc, #220]	@ (8006398 <HAL_RCC_ClockConfig+0x260>)
 80062ba:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80062be:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	f003 0302 	and.w	r3, r3, #2
 80062c8:	2b00      	cmp	r3, #0
 80062ca:	d010      	beq.n	80062ee <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	689a      	ldr	r2, [r3, #8]
 80062d0:	4b31      	ldr	r3, [pc, #196]	@ (8006398 <HAL_RCC_ClockConfig+0x260>)
 80062d2:	689b      	ldr	r3, [r3, #8]
 80062d4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80062d8:	429a      	cmp	r2, r3
 80062da:	d208      	bcs.n	80062ee <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80062dc:	4b2e      	ldr	r3, [pc, #184]	@ (8006398 <HAL_RCC_ClockConfig+0x260>)
 80062de:	689b      	ldr	r3, [r3, #8]
 80062e0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	689b      	ldr	r3, [r3, #8]
 80062e8:	492b      	ldr	r1, [pc, #172]	@ (8006398 <HAL_RCC_ClockConfig+0x260>)
 80062ea:	4313      	orrs	r3, r2
 80062ec:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80062ee:	4b29      	ldr	r3, [pc, #164]	@ (8006394 <HAL_RCC_ClockConfig+0x25c>)
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	f003 030f 	and.w	r3, r3, #15
 80062f6:	683a      	ldr	r2, [r7, #0]
 80062f8:	429a      	cmp	r2, r3
 80062fa:	d210      	bcs.n	800631e <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80062fc:	4b25      	ldr	r3, [pc, #148]	@ (8006394 <HAL_RCC_ClockConfig+0x25c>)
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	f023 020f 	bic.w	r2, r3, #15
 8006304:	4923      	ldr	r1, [pc, #140]	@ (8006394 <HAL_RCC_ClockConfig+0x25c>)
 8006306:	683b      	ldr	r3, [r7, #0]
 8006308:	4313      	orrs	r3, r2
 800630a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800630c:	4b21      	ldr	r3, [pc, #132]	@ (8006394 <HAL_RCC_ClockConfig+0x25c>)
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	f003 030f 	and.w	r3, r3, #15
 8006314:	683a      	ldr	r2, [r7, #0]
 8006316:	429a      	cmp	r2, r3
 8006318:	d001      	beq.n	800631e <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 800631a:	2301      	movs	r3, #1
 800631c:	e036      	b.n	800638c <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	f003 0304 	and.w	r3, r3, #4
 8006326:	2b00      	cmp	r3, #0
 8006328:	d008      	beq.n	800633c <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800632a:	4b1b      	ldr	r3, [pc, #108]	@ (8006398 <HAL_RCC_ClockConfig+0x260>)
 800632c:	689b      	ldr	r3, [r3, #8]
 800632e:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	68db      	ldr	r3, [r3, #12]
 8006336:	4918      	ldr	r1, [pc, #96]	@ (8006398 <HAL_RCC_ClockConfig+0x260>)
 8006338:	4313      	orrs	r3, r2
 800633a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	f003 0308 	and.w	r3, r3, #8
 8006344:	2b00      	cmp	r3, #0
 8006346:	d009      	beq.n	800635c <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006348:	4b13      	ldr	r3, [pc, #76]	@ (8006398 <HAL_RCC_ClockConfig+0x260>)
 800634a:	689b      	ldr	r3, [r3, #8]
 800634c:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	691b      	ldr	r3, [r3, #16]
 8006354:	00db      	lsls	r3, r3, #3
 8006356:	4910      	ldr	r1, [pc, #64]	@ (8006398 <HAL_RCC_ClockConfig+0x260>)
 8006358:	4313      	orrs	r3, r2
 800635a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800635c:	f000 f826 	bl	80063ac <HAL_RCC_GetSysClockFreq>
 8006360:	4602      	mov	r2, r0
 8006362:	4b0d      	ldr	r3, [pc, #52]	@ (8006398 <HAL_RCC_ClockConfig+0x260>)
 8006364:	689b      	ldr	r3, [r3, #8]
 8006366:	091b      	lsrs	r3, r3, #4
 8006368:	f003 030f 	and.w	r3, r3, #15
 800636c:	490c      	ldr	r1, [pc, #48]	@ (80063a0 <HAL_RCC_ClockConfig+0x268>)
 800636e:	5ccb      	ldrb	r3, [r1, r3]
 8006370:	f003 031f 	and.w	r3, r3, #31
 8006374:	fa22 f303 	lsr.w	r3, r2, r3
 8006378:	4a0a      	ldr	r2, [pc, #40]	@ (80063a4 <HAL_RCC_ClockConfig+0x26c>)
 800637a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800637c:	4b0a      	ldr	r3, [pc, #40]	@ (80063a8 <HAL_RCC_ClockConfig+0x270>)
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	4618      	mov	r0, r3
 8006382:	f7fe fe97 	bl	80050b4 <HAL_InitTick>
 8006386:	4603      	mov	r3, r0
 8006388:	73fb      	strb	r3, [r7, #15]

  return status;
 800638a:	7bfb      	ldrb	r3, [r7, #15]
}
 800638c:	4618      	mov	r0, r3
 800638e:	3718      	adds	r7, #24
 8006390:	46bd      	mov	sp, r7
 8006392:	bd80      	pop	{r7, pc}
 8006394:	40022000 	.word	0x40022000
 8006398:	40021000 	.word	0x40021000
 800639c:	04c4b400 	.word	0x04c4b400
 80063a0:	08009ddc 	.word	0x08009ddc
 80063a4:	20040038 	.word	0x20040038
 80063a8:	20040068 	.word	0x20040068

080063ac <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80063ac:	b480      	push	{r7}
 80063ae:	b089      	sub	sp, #36	@ 0x24
 80063b0:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80063b2:	2300      	movs	r3, #0
 80063b4:	61fb      	str	r3, [r7, #28]
 80063b6:	2300      	movs	r3, #0
 80063b8:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80063ba:	4b3e      	ldr	r3, [pc, #248]	@ (80064b4 <HAL_RCC_GetSysClockFreq+0x108>)
 80063bc:	689b      	ldr	r3, [r3, #8]
 80063be:	f003 030c 	and.w	r3, r3, #12
 80063c2:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80063c4:	4b3b      	ldr	r3, [pc, #236]	@ (80064b4 <HAL_RCC_GetSysClockFreq+0x108>)
 80063c6:	68db      	ldr	r3, [r3, #12]
 80063c8:	f003 0303 	and.w	r3, r3, #3
 80063cc:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80063ce:	693b      	ldr	r3, [r7, #16]
 80063d0:	2b00      	cmp	r3, #0
 80063d2:	d005      	beq.n	80063e0 <HAL_RCC_GetSysClockFreq+0x34>
 80063d4:	693b      	ldr	r3, [r7, #16]
 80063d6:	2b0c      	cmp	r3, #12
 80063d8:	d121      	bne.n	800641e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	2b01      	cmp	r3, #1
 80063de:	d11e      	bne.n	800641e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80063e0:	4b34      	ldr	r3, [pc, #208]	@ (80064b4 <HAL_RCC_GetSysClockFreq+0x108>)
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	f003 0308 	and.w	r3, r3, #8
 80063e8:	2b00      	cmp	r3, #0
 80063ea:	d107      	bne.n	80063fc <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80063ec:	4b31      	ldr	r3, [pc, #196]	@ (80064b4 <HAL_RCC_GetSysClockFreq+0x108>)
 80063ee:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80063f2:	0a1b      	lsrs	r3, r3, #8
 80063f4:	f003 030f 	and.w	r3, r3, #15
 80063f8:	61fb      	str	r3, [r7, #28]
 80063fa:	e005      	b.n	8006408 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80063fc:	4b2d      	ldr	r3, [pc, #180]	@ (80064b4 <HAL_RCC_GetSysClockFreq+0x108>)
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	091b      	lsrs	r3, r3, #4
 8006402:	f003 030f 	and.w	r3, r3, #15
 8006406:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8006408:	4a2b      	ldr	r2, [pc, #172]	@ (80064b8 <HAL_RCC_GetSysClockFreq+0x10c>)
 800640a:	69fb      	ldr	r3, [r7, #28]
 800640c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006410:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8006412:	693b      	ldr	r3, [r7, #16]
 8006414:	2b00      	cmp	r3, #0
 8006416:	d10d      	bne.n	8006434 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8006418:	69fb      	ldr	r3, [r7, #28]
 800641a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800641c:	e00a      	b.n	8006434 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800641e:	693b      	ldr	r3, [r7, #16]
 8006420:	2b04      	cmp	r3, #4
 8006422:	d102      	bne.n	800642a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8006424:	4b25      	ldr	r3, [pc, #148]	@ (80064bc <HAL_RCC_GetSysClockFreq+0x110>)
 8006426:	61bb      	str	r3, [r7, #24]
 8006428:	e004      	b.n	8006434 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800642a:	693b      	ldr	r3, [r7, #16]
 800642c:	2b08      	cmp	r3, #8
 800642e:	d101      	bne.n	8006434 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8006430:	4b23      	ldr	r3, [pc, #140]	@ (80064c0 <HAL_RCC_GetSysClockFreq+0x114>)
 8006432:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8006434:	693b      	ldr	r3, [r7, #16]
 8006436:	2b0c      	cmp	r3, #12
 8006438:	d134      	bne.n	80064a4 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800643a:	4b1e      	ldr	r3, [pc, #120]	@ (80064b4 <HAL_RCC_GetSysClockFreq+0x108>)
 800643c:	68db      	ldr	r3, [r3, #12]
 800643e:	f003 0303 	and.w	r3, r3, #3
 8006442:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8006444:	68bb      	ldr	r3, [r7, #8]
 8006446:	2b02      	cmp	r3, #2
 8006448:	d003      	beq.n	8006452 <HAL_RCC_GetSysClockFreq+0xa6>
 800644a:	68bb      	ldr	r3, [r7, #8]
 800644c:	2b03      	cmp	r3, #3
 800644e:	d003      	beq.n	8006458 <HAL_RCC_GetSysClockFreq+0xac>
 8006450:	e005      	b.n	800645e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8006452:	4b1a      	ldr	r3, [pc, #104]	@ (80064bc <HAL_RCC_GetSysClockFreq+0x110>)
 8006454:	617b      	str	r3, [r7, #20]
      break;
 8006456:	e005      	b.n	8006464 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8006458:	4b19      	ldr	r3, [pc, #100]	@ (80064c0 <HAL_RCC_GetSysClockFreq+0x114>)
 800645a:	617b      	str	r3, [r7, #20]
      break;
 800645c:	e002      	b.n	8006464 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800645e:	69fb      	ldr	r3, [r7, #28]
 8006460:	617b      	str	r3, [r7, #20]
      break;
 8006462:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8006464:	4b13      	ldr	r3, [pc, #76]	@ (80064b4 <HAL_RCC_GetSysClockFreq+0x108>)
 8006466:	68db      	ldr	r3, [r3, #12]
 8006468:	091b      	lsrs	r3, r3, #4
 800646a:	f003 030f 	and.w	r3, r3, #15
 800646e:	3301      	adds	r3, #1
 8006470:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8006472:	4b10      	ldr	r3, [pc, #64]	@ (80064b4 <HAL_RCC_GetSysClockFreq+0x108>)
 8006474:	68db      	ldr	r3, [r3, #12]
 8006476:	0a1b      	lsrs	r3, r3, #8
 8006478:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800647c:	697a      	ldr	r2, [r7, #20]
 800647e:	fb03 f202 	mul.w	r2, r3, r2
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	fbb2 f3f3 	udiv	r3, r2, r3
 8006488:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800648a:	4b0a      	ldr	r3, [pc, #40]	@ (80064b4 <HAL_RCC_GetSysClockFreq+0x108>)
 800648c:	68db      	ldr	r3, [r3, #12]
 800648e:	0e5b      	lsrs	r3, r3, #25
 8006490:	f003 0303 	and.w	r3, r3, #3
 8006494:	3301      	adds	r3, #1
 8006496:	005b      	lsls	r3, r3, #1
 8006498:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800649a:	697a      	ldr	r2, [r7, #20]
 800649c:	683b      	ldr	r3, [r7, #0]
 800649e:	fbb2 f3f3 	udiv	r3, r2, r3
 80064a2:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80064a4:	69bb      	ldr	r3, [r7, #24]
}
 80064a6:	4618      	mov	r0, r3
 80064a8:	3724      	adds	r7, #36	@ 0x24
 80064aa:	46bd      	mov	sp, r7
 80064ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064b0:	4770      	bx	lr
 80064b2:	bf00      	nop
 80064b4:	40021000 	.word	0x40021000
 80064b8:	08009df4 	.word	0x08009df4
 80064bc:	00f42400 	.word	0x00f42400
 80064c0:	007a1200 	.word	0x007a1200

080064c4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80064c4:	b480      	push	{r7}
 80064c6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80064c8:	4b03      	ldr	r3, [pc, #12]	@ (80064d8 <HAL_RCC_GetHCLKFreq+0x14>)
 80064ca:	681b      	ldr	r3, [r3, #0]
}
 80064cc:	4618      	mov	r0, r3
 80064ce:	46bd      	mov	sp, r7
 80064d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064d4:	4770      	bx	lr
 80064d6:	bf00      	nop
 80064d8:	20040038 	.word	0x20040038

080064dc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80064dc:	b580      	push	{r7, lr}
 80064de:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80064e0:	f7ff fff0 	bl	80064c4 <HAL_RCC_GetHCLKFreq>
 80064e4:	4602      	mov	r2, r0
 80064e6:	4b06      	ldr	r3, [pc, #24]	@ (8006500 <HAL_RCC_GetPCLK1Freq+0x24>)
 80064e8:	689b      	ldr	r3, [r3, #8]
 80064ea:	0a1b      	lsrs	r3, r3, #8
 80064ec:	f003 0307 	and.w	r3, r3, #7
 80064f0:	4904      	ldr	r1, [pc, #16]	@ (8006504 <HAL_RCC_GetPCLK1Freq+0x28>)
 80064f2:	5ccb      	ldrb	r3, [r1, r3]
 80064f4:	f003 031f 	and.w	r3, r3, #31
 80064f8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80064fc:	4618      	mov	r0, r3
 80064fe:	bd80      	pop	{r7, pc}
 8006500:	40021000 	.word	0x40021000
 8006504:	08009dec 	.word	0x08009dec

08006508 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006508:	b580      	push	{r7, lr}
 800650a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800650c:	f7ff ffda 	bl	80064c4 <HAL_RCC_GetHCLKFreq>
 8006510:	4602      	mov	r2, r0
 8006512:	4b06      	ldr	r3, [pc, #24]	@ (800652c <HAL_RCC_GetPCLK2Freq+0x24>)
 8006514:	689b      	ldr	r3, [r3, #8]
 8006516:	0adb      	lsrs	r3, r3, #11
 8006518:	f003 0307 	and.w	r3, r3, #7
 800651c:	4904      	ldr	r1, [pc, #16]	@ (8006530 <HAL_RCC_GetPCLK2Freq+0x28>)
 800651e:	5ccb      	ldrb	r3, [r1, r3]
 8006520:	f003 031f 	and.w	r3, r3, #31
 8006524:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006528:	4618      	mov	r0, r3
 800652a:	bd80      	pop	{r7, pc}
 800652c:	40021000 	.word	0x40021000
 8006530:	08009dec 	.word	0x08009dec

08006534 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8006534:	b580      	push	{r7, lr}
 8006536:	b086      	sub	sp, #24
 8006538:	af00      	add	r7, sp, #0
 800653a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800653c:	2300      	movs	r3, #0
 800653e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8006540:	4b27      	ldr	r3, [pc, #156]	@ (80065e0 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8006542:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006544:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006548:	2b00      	cmp	r3, #0
 800654a:	d003      	beq.n	8006554 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800654c:	f7ff f906 	bl	800575c <HAL_PWREx_GetVoltageRange>
 8006550:	6178      	str	r0, [r7, #20]
 8006552:	e014      	b.n	800657e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8006554:	4b22      	ldr	r3, [pc, #136]	@ (80065e0 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8006556:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006558:	4a21      	ldr	r2, [pc, #132]	@ (80065e0 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800655a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800655e:	6593      	str	r3, [r2, #88]	@ 0x58
 8006560:	4b1f      	ldr	r3, [pc, #124]	@ (80065e0 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8006562:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006564:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006568:	60fb      	str	r3, [r7, #12]
 800656a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800656c:	f7ff f8f6 	bl	800575c <HAL_PWREx_GetVoltageRange>
 8006570:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8006572:	4b1b      	ldr	r3, [pc, #108]	@ (80065e0 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8006574:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006576:	4a1a      	ldr	r2, [pc, #104]	@ (80065e0 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8006578:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800657c:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800657e:	697b      	ldr	r3, [r7, #20]
 8006580:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006584:	d10b      	bne.n	800659e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	2b80      	cmp	r3, #128	@ 0x80
 800658a:	d913      	bls.n	80065b4 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	2ba0      	cmp	r3, #160	@ 0xa0
 8006590:	d902      	bls.n	8006598 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8006592:	2302      	movs	r3, #2
 8006594:	613b      	str	r3, [r7, #16]
 8006596:	e00d      	b.n	80065b4 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8006598:	2301      	movs	r3, #1
 800659a:	613b      	str	r3, [r7, #16]
 800659c:	e00a      	b.n	80065b4 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	2b7f      	cmp	r3, #127	@ 0x7f
 80065a2:	d902      	bls.n	80065aa <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 80065a4:	2302      	movs	r3, #2
 80065a6:	613b      	str	r3, [r7, #16]
 80065a8:	e004      	b.n	80065b4 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	2b70      	cmp	r3, #112	@ 0x70
 80065ae:	d101      	bne.n	80065b4 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80065b0:	2301      	movs	r3, #1
 80065b2:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80065b4:	4b0b      	ldr	r3, [pc, #44]	@ (80065e4 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	f023 020f 	bic.w	r2, r3, #15
 80065bc:	4909      	ldr	r1, [pc, #36]	@ (80065e4 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 80065be:	693b      	ldr	r3, [r7, #16]
 80065c0:	4313      	orrs	r3, r2
 80065c2:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80065c4:	4b07      	ldr	r3, [pc, #28]	@ (80065e4 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	f003 030f 	and.w	r3, r3, #15
 80065cc:	693a      	ldr	r2, [r7, #16]
 80065ce:	429a      	cmp	r2, r3
 80065d0:	d001      	beq.n	80065d6 <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 80065d2:	2301      	movs	r3, #1
 80065d4:	e000      	b.n	80065d8 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 80065d6:	2300      	movs	r3, #0
}
 80065d8:	4618      	mov	r0, r3
 80065da:	3718      	adds	r7, #24
 80065dc:	46bd      	mov	sp, r7
 80065de:	bd80      	pop	{r7, pc}
 80065e0:	40021000 	.word	0x40021000
 80065e4:	40022000 	.word	0x40022000

080065e8 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80065e8:	b480      	push	{r7}
 80065ea:	b087      	sub	sp, #28
 80065ec:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80065ee:	4b2d      	ldr	r3, [pc, #180]	@ (80066a4 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80065f0:	68db      	ldr	r3, [r3, #12]
 80065f2:	f003 0303 	and.w	r3, r3, #3
 80065f6:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80065f8:	68fb      	ldr	r3, [r7, #12]
 80065fa:	2b03      	cmp	r3, #3
 80065fc:	d00b      	beq.n	8006616 <RCC_GetSysClockFreqFromPLLSource+0x2e>
 80065fe:	68fb      	ldr	r3, [r7, #12]
 8006600:	2b03      	cmp	r3, #3
 8006602:	d825      	bhi.n	8006650 <RCC_GetSysClockFreqFromPLLSource+0x68>
 8006604:	68fb      	ldr	r3, [r7, #12]
 8006606:	2b01      	cmp	r3, #1
 8006608:	d008      	beq.n	800661c <RCC_GetSysClockFreqFromPLLSource+0x34>
 800660a:	68fb      	ldr	r3, [r7, #12]
 800660c:	2b02      	cmp	r3, #2
 800660e:	d11f      	bne.n	8006650 <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 8006610:	4b25      	ldr	r3, [pc, #148]	@ (80066a8 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8006612:	613b      	str	r3, [r7, #16]
    break;
 8006614:	e01f      	b.n	8006656 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 8006616:	4b25      	ldr	r3, [pc, #148]	@ (80066ac <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 8006618:	613b      	str	r3, [r7, #16]
    break;
 800661a:	e01c      	b.n	8006656 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800661c:	4b21      	ldr	r3, [pc, #132]	@ (80066a4 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	f003 0308 	and.w	r3, r3, #8
 8006624:	2b00      	cmp	r3, #0
 8006626:	d107      	bne.n	8006638 <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8006628:	4b1e      	ldr	r3, [pc, #120]	@ (80066a4 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800662a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800662e:	0a1b      	lsrs	r3, r3, #8
 8006630:	f003 030f 	and.w	r3, r3, #15
 8006634:	617b      	str	r3, [r7, #20]
 8006636:	e005      	b.n	8006644 <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8006638:	4b1a      	ldr	r3, [pc, #104]	@ (80066a4 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	091b      	lsrs	r3, r3, #4
 800663e:	f003 030f 	and.w	r3, r3, #15
 8006642:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 8006644:	4a1a      	ldr	r2, [pc, #104]	@ (80066b0 <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 8006646:	697b      	ldr	r3, [r7, #20]
 8006648:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800664c:	613b      	str	r3, [r7, #16]
    break;
 800664e:	e002      	b.n	8006656 <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 8006650:	2300      	movs	r3, #0
 8006652:	613b      	str	r3, [r7, #16]
    break;
 8006654:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8006656:	4b13      	ldr	r3, [pc, #76]	@ (80066a4 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8006658:	68db      	ldr	r3, [r3, #12]
 800665a:	091b      	lsrs	r3, r3, #4
 800665c:	f003 030f 	and.w	r3, r3, #15
 8006660:	3301      	adds	r3, #1
 8006662:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8006664:	4b0f      	ldr	r3, [pc, #60]	@ (80066a4 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8006666:	68db      	ldr	r3, [r3, #12]
 8006668:	0a1b      	lsrs	r3, r3, #8
 800666a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800666e:	693a      	ldr	r2, [r7, #16]
 8006670:	fb03 f202 	mul.w	r2, r3, r2
 8006674:	68bb      	ldr	r3, [r7, #8]
 8006676:	fbb2 f3f3 	udiv	r3, r2, r3
 800667a:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800667c:	4b09      	ldr	r3, [pc, #36]	@ (80066a4 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800667e:	68db      	ldr	r3, [r3, #12]
 8006680:	0e5b      	lsrs	r3, r3, #25
 8006682:	f003 0303 	and.w	r3, r3, #3
 8006686:	3301      	adds	r3, #1
 8006688:	005b      	lsls	r3, r3, #1
 800668a:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 800668c:	693a      	ldr	r2, [r7, #16]
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	fbb2 f3f3 	udiv	r3, r2, r3
 8006694:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 8006696:	683b      	ldr	r3, [r7, #0]
}
 8006698:	4618      	mov	r0, r3
 800669a:	371c      	adds	r7, #28
 800669c:	46bd      	mov	sp, r7
 800669e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066a2:	4770      	bx	lr
 80066a4:	40021000 	.word	0x40021000
 80066a8:	00f42400 	.word	0x00f42400
 80066ac:	007a1200 	.word	0x007a1200
 80066b0:	08009df4 	.word	0x08009df4

080066b4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80066b4:	b580      	push	{r7, lr}
 80066b6:	b086      	sub	sp, #24
 80066b8:	af00      	add	r7, sp, #0
 80066ba:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80066bc:	2300      	movs	r3, #0
 80066be:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80066c0:	2300      	movs	r3, #0
 80066c2:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80066cc:	2b00      	cmp	r3, #0
 80066ce:	d040      	beq.n	8006752 <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80066d4:	2b80      	cmp	r3, #128	@ 0x80
 80066d6:	d02a      	beq.n	800672e <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80066d8:	2b80      	cmp	r3, #128	@ 0x80
 80066da:	d825      	bhi.n	8006728 <HAL_RCCEx_PeriphCLKConfig+0x74>
 80066dc:	2b60      	cmp	r3, #96	@ 0x60
 80066de:	d026      	beq.n	800672e <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80066e0:	2b60      	cmp	r3, #96	@ 0x60
 80066e2:	d821      	bhi.n	8006728 <HAL_RCCEx_PeriphCLKConfig+0x74>
 80066e4:	2b40      	cmp	r3, #64	@ 0x40
 80066e6:	d006      	beq.n	80066f6 <HAL_RCCEx_PeriphCLKConfig+0x42>
 80066e8:	2b40      	cmp	r3, #64	@ 0x40
 80066ea:	d81d      	bhi.n	8006728 <HAL_RCCEx_PeriphCLKConfig+0x74>
 80066ec:	2b00      	cmp	r3, #0
 80066ee:	d009      	beq.n	8006704 <HAL_RCCEx_PeriphCLKConfig+0x50>
 80066f0:	2b20      	cmp	r3, #32
 80066f2:	d010      	beq.n	8006716 <HAL_RCCEx_PeriphCLKConfig+0x62>
 80066f4:	e018      	b.n	8006728 <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80066f6:	4b89      	ldr	r3, [pc, #548]	@ (800691c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80066f8:	68db      	ldr	r3, [r3, #12]
 80066fa:	4a88      	ldr	r2, [pc, #544]	@ (800691c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80066fc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006700:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8006702:	e015      	b.n	8006730 <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	3304      	adds	r3, #4
 8006708:	2100      	movs	r1, #0
 800670a:	4618      	mov	r0, r3
 800670c:	f000 fb02 	bl	8006d14 <RCCEx_PLLSAI1_Config>
 8006710:	4603      	mov	r3, r0
 8006712:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8006714:	e00c      	b.n	8006730 <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	3320      	adds	r3, #32
 800671a:	2100      	movs	r1, #0
 800671c:	4618      	mov	r0, r3
 800671e:	f000 fbed 	bl	8006efc <RCCEx_PLLSAI2_Config>
 8006722:	4603      	mov	r3, r0
 8006724:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8006726:	e003      	b.n	8006730 <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006728:	2301      	movs	r3, #1
 800672a:	74fb      	strb	r3, [r7, #19]
      break;
 800672c:	e000      	b.n	8006730 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 800672e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006730:	7cfb      	ldrb	r3, [r7, #19]
 8006732:	2b00      	cmp	r3, #0
 8006734:	d10b      	bne.n	800674e <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006736:	4b79      	ldr	r3, [pc, #484]	@ (800691c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006738:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800673c:	f023 02e0 	bic.w	r2, r3, #224	@ 0xe0
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006744:	4975      	ldr	r1, [pc, #468]	@ (800691c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006746:	4313      	orrs	r3, r2
 8006748:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 800674c:	e001      	b.n	8006752 <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800674e:	7cfb      	ldrb	r3, [r7, #19]
 8006750:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800675a:	2b00      	cmp	r3, #0
 800675c:	d047      	beq.n	80067ee <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006762:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006766:	d030      	beq.n	80067ca <HAL_RCCEx_PeriphCLKConfig+0x116>
 8006768:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800676c:	d82a      	bhi.n	80067c4 <HAL_RCCEx_PeriphCLKConfig+0x110>
 800676e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006772:	d02a      	beq.n	80067ca <HAL_RCCEx_PeriphCLKConfig+0x116>
 8006774:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006778:	d824      	bhi.n	80067c4 <HAL_RCCEx_PeriphCLKConfig+0x110>
 800677a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800677e:	d008      	beq.n	8006792 <HAL_RCCEx_PeriphCLKConfig+0xde>
 8006780:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006784:	d81e      	bhi.n	80067c4 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8006786:	2b00      	cmp	r3, #0
 8006788:	d00a      	beq.n	80067a0 <HAL_RCCEx_PeriphCLKConfig+0xec>
 800678a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800678e:	d010      	beq.n	80067b2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8006790:	e018      	b.n	80067c4 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8006792:	4b62      	ldr	r3, [pc, #392]	@ (800691c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006794:	68db      	ldr	r3, [r3, #12]
 8006796:	4a61      	ldr	r2, [pc, #388]	@ (800691c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006798:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800679c:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800679e:	e015      	b.n	80067cc <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	3304      	adds	r3, #4
 80067a4:	2100      	movs	r1, #0
 80067a6:	4618      	mov	r0, r3
 80067a8:	f000 fab4 	bl	8006d14 <RCCEx_PLLSAI1_Config>
 80067ac:	4603      	mov	r3, r0
 80067ae:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80067b0:	e00c      	b.n	80067cc <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	3320      	adds	r3, #32
 80067b6:	2100      	movs	r1, #0
 80067b8:	4618      	mov	r0, r3
 80067ba:	f000 fb9f 	bl	8006efc <RCCEx_PLLSAI2_Config>
 80067be:	4603      	mov	r3, r0
 80067c0:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80067c2:	e003      	b.n	80067cc <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80067c4:	2301      	movs	r3, #1
 80067c6:	74fb      	strb	r3, [r7, #19]
      break;
 80067c8:	e000      	b.n	80067cc <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 80067ca:	bf00      	nop
    }

    if(ret == HAL_OK)
 80067cc:	7cfb      	ldrb	r3, [r7, #19]
 80067ce:	2b00      	cmp	r3, #0
 80067d0:	d10b      	bne.n	80067ea <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80067d2:	4b52      	ldr	r3, [pc, #328]	@ (800691c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80067d4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80067d8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80067e0:	494e      	ldr	r1, [pc, #312]	@ (800691c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80067e2:	4313      	orrs	r3, r2
 80067e4:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 80067e8:	e001      	b.n	80067ee <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80067ea:	7cfb      	ldrb	r3, [r7, #19]
 80067ec:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80067f6:	2b00      	cmp	r3, #0
 80067f8:	f000 809f 	beq.w	800693a <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 80067fc:	2300      	movs	r3, #0
 80067fe:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8006800:	4b46      	ldr	r3, [pc, #280]	@ (800691c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006802:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006804:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006808:	2b00      	cmp	r3, #0
 800680a:	d101      	bne.n	8006810 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 800680c:	2301      	movs	r3, #1
 800680e:	e000      	b.n	8006812 <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8006810:	2300      	movs	r3, #0
 8006812:	2b00      	cmp	r3, #0
 8006814:	d00d      	beq.n	8006832 <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006816:	4b41      	ldr	r3, [pc, #260]	@ (800691c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006818:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800681a:	4a40      	ldr	r2, [pc, #256]	@ (800691c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800681c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006820:	6593      	str	r3, [r2, #88]	@ 0x58
 8006822:	4b3e      	ldr	r3, [pc, #248]	@ (800691c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006824:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006826:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800682a:	60bb      	str	r3, [r7, #8]
 800682c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800682e:	2301      	movs	r3, #1
 8006830:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006832:	4b3b      	ldr	r3, [pc, #236]	@ (8006920 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	4a3a      	ldr	r2, [pc, #232]	@ (8006920 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8006838:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800683c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800683e:	f7fe fc89 	bl	8005154 <HAL_GetTick>
 8006842:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8006844:	e009      	b.n	800685a <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006846:	f7fe fc85 	bl	8005154 <HAL_GetTick>
 800684a:	4602      	mov	r2, r0
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	1ad3      	subs	r3, r2, r3
 8006850:	2b02      	cmp	r3, #2
 8006852:	d902      	bls.n	800685a <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 8006854:	2303      	movs	r3, #3
 8006856:	74fb      	strb	r3, [r7, #19]
        break;
 8006858:	e005      	b.n	8006866 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800685a:	4b31      	ldr	r3, [pc, #196]	@ (8006920 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006862:	2b00      	cmp	r3, #0
 8006864:	d0ef      	beq.n	8006846 <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 8006866:	7cfb      	ldrb	r3, [r7, #19]
 8006868:	2b00      	cmp	r3, #0
 800686a:	d15b      	bne.n	8006924 <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800686c:	4b2b      	ldr	r3, [pc, #172]	@ (800691c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800686e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006872:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006876:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8006878:	697b      	ldr	r3, [r7, #20]
 800687a:	2b00      	cmp	r3, #0
 800687c:	d01f      	beq.n	80068be <HAL_RCCEx_PeriphCLKConfig+0x20a>
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006884:	697a      	ldr	r2, [r7, #20]
 8006886:	429a      	cmp	r2, r3
 8006888:	d019      	beq.n	80068be <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800688a:	4b24      	ldr	r3, [pc, #144]	@ (800691c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800688c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006890:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006894:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8006896:	4b21      	ldr	r3, [pc, #132]	@ (800691c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006898:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800689c:	4a1f      	ldr	r2, [pc, #124]	@ (800691c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800689e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80068a2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80068a6:	4b1d      	ldr	r3, [pc, #116]	@ (800691c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80068a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80068ac:	4a1b      	ldr	r2, [pc, #108]	@ (800691c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80068ae:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80068b2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80068b6:	4a19      	ldr	r2, [pc, #100]	@ (800691c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80068b8:	697b      	ldr	r3, [r7, #20]
 80068ba:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80068be:	697b      	ldr	r3, [r7, #20]
 80068c0:	f003 0301 	and.w	r3, r3, #1
 80068c4:	2b00      	cmp	r3, #0
 80068c6:	d016      	beq.n	80068f6 <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80068c8:	f7fe fc44 	bl	8005154 <HAL_GetTick>
 80068cc:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80068ce:	e00b      	b.n	80068e8 <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80068d0:	f7fe fc40 	bl	8005154 <HAL_GetTick>
 80068d4:	4602      	mov	r2, r0
 80068d6:	68fb      	ldr	r3, [r7, #12]
 80068d8:	1ad3      	subs	r3, r2, r3
 80068da:	f241 3288 	movw	r2, #5000	@ 0x1388
 80068de:	4293      	cmp	r3, r2
 80068e0:	d902      	bls.n	80068e8 <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 80068e2:	2303      	movs	r3, #3
 80068e4:	74fb      	strb	r3, [r7, #19]
            break;
 80068e6:	e006      	b.n	80068f6 <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80068e8:	4b0c      	ldr	r3, [pc, #48]	@ (800691c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80068ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80068ee:	f003 0302 	and.w	r3, r3, #2
 80068f2:	2b00      	cmp	r3, #0
 80068f4:	d0ec      	beq.n	80068d0 <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 80068f6:	7cfb      	ldrb	r3, [r7, #19]
 80068f8:	2b00      	cmp	r3, #0
 80068fa:	d10c      	bne.n	8006916 <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80068fc:	4b07      	ldr	r3, [pc, #28]	@ (800691c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80068fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006902:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800690c:	4903      	ldr	r1, [pc, #12]	@ (800691c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800690e:	4313      	orrs	r3, r2
 8006910:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8006914:	e008      	b.n	8006928 <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8006916:	7cfb      	ldrb	r3, [r7, #19]
 8006918:	74bb      	strb	r3, [r7, #18]
 800691a:	e005      	b.n	8006928 <HAL_RCCEx_PeriphCLKConfig+0x274>
 800691c:	40021000 	.word	0x40021000
 8006920:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006924:	7cfb      	ldrb	r3, [r7, #19]
 8006926:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006928:	7c7b      	ldrb	r3, [r7, #17]
 800692a:	2b01      	cmp	r3, #1
 800692c:	d105      	bne.n	800693a <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800692e:	4ba0      	ldr	r3, [pc, #640]	@ (8006bb0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006930:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006932:	4a9f      	ldr	r2, [pc, #636]	@ (8006bb0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006934:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006938:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	f003 0301 	and.w	r3, r3, #1
 8006942:	2b00      	cmp	r3, #0
 8006944:	d00a      	beq.n	800695c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006946:	4b9a      	ldr	r3, [pc, #616]	@ (8006bb0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006948:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800694c:	f023 0203 	bic.w	r2, r3, #3
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006954:	4996      	ldr	r1, [pc, #600]	@ (8006bb0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006956:	4313      	orrs	r3, r2
 8006958:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	f003 0302 	and.w	r3, r3, #2
 8006964:	2b00      	cmp	r3, #0
 8006966:	d00a      	beq.n	800697e <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006968:	4b91      	ldr	r3, [pc, #580]	@ (8006bb0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800696a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800696e:	f023 020c 	bic.w	r2, r3, #12
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006976:	498e      	ldr	r1, [pc, #568]	@ (8006bb0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006978:	4313      	orrs	r3, r2
 800697a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	f003 0304 	and.w	r3, r3, #4
 8006986:	2b00      	cmp	r3, #0
 8006988:	d00a      	beq.n	80069a0 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800698a:	4b89      	ldr	r3, [pc, #548]	@ (8006bb0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800698c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006990:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006998:	4985      	ldr	r1, [pc, #532]	@ (8006bb0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800699a:	4313      	orrs	r3, r2
 800699c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	f003 0308 	and.w	r3, r3, #8
 80069a8:	2b00      	cmp	r3, #0
 80069aa:	d00a      	beq.n	80069c2 <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80069ac:	4b80      	ldr	r3, [pc, #512]	@ (8006bb0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80069ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80069b2:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80069ba:	497d      	ldr	r1, [pc, #500]	@ (8006bb0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80069bc:	4313      	orrs	r3, r2
 80069be:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	f003 0310 	and.w	r3, r3, #16
 80069ca:	2b00      	cmp	r3, #0
 80069cc:	d00a      	beq.n	80069e4 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80069ce:	4b78      	ldr	r3, [pc, #480]	@ (8006bb0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80069d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80069d4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80069dc:	4974      	ldr	r1, [pc, #464]	@ (8006bb0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80069de:	4313      	orrs	r3, r2
 80069e0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	f003 0320 	and.w	r3, r3, #32
 80069ec:	2b00      	cmp	r3, #0
 80069ee:	d00a      	beq.n	8006a06 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80069f0:	4b6f      	ldr	r3, [pc, #444]	@ (8006bb0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80069f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80069f6:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80069fe:	496c      	ldr	r1, [pc, #432]	@ (8006bb0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006a00:	4313      	orrs	r3, r2
 8006a02:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006a0e:	2b00      	cmp	r3, #0
 8006a10:	d00a      	beq.n	8006a28 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006a12:	4b67      	ldr	r3, [pc, #412]	@ (8006bb0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006a14:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006a18:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006a20:	4963      	ldr	r1, [pc, #396]	@ (8006bb0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006a22:	4313      	orrs	r3, r2
 8006a24:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006a30:	2b00      	cmp	r3, #0
 8006a32:	d00a      	beq.n	8006a4a <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8006a34:	4b5e      	ldr	r3, [pc, #376]	@ (8006bb0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006a36:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006a3a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006a42:	495b      	ldr	r1, [pc, #364]	@ (8006bb0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006a44:	4313      	orrs	r3, r2
 8006a46:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006a52:	2b00      	cmp	r3, #0
 8006a54:	d00a      	beq.n	8006a6c <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006a56:	4b56      	ldr	r3, [pc, #344]	@ (8006bb0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006a58:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006a5c:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006a64:	4952      	ldr	r1, [pc, #328]	@ (8006bb0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006a66:	4313      	orrs	r3, r2
 8006a68:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006a74:	2b00      	cmp	r3, #0
 8006a76:	d00a      	beq.n	8006a8e <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8006a78:	4b4d      	ldr	r3, [pc, #308]	@ (8006bb0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006a7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006a7e:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006a86:	494a      	ldr	r1, [pc, #296]	@ (8006bb0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006a88:	4313      	orrs	r3, r2
 8006a8a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006a96:	2b00      	cmp	r3, #0
 8006a98:	d00a      	beq.n	8006ab0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8006a9a:	4b45      	ldr	r3, [pc, #276]	@ (8006bb0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006a9c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006aa0:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006aa8:	4941      	ldr	r1, [pc, #260]	@ (8006bb0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006aaa:	4313      	orrs	r3, r2
 8006aac:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006ab8:	2b00      	cmp	r3, #0
 8006aba:	d00a      	beq.n	8006ad2 <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8006abc:	4b3c      	ldr	r3, [pc, #240]	@ (8006bb0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006abe:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006ac2:	f023 0203 	bic.w	r2, r3, #3
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006aca:	4939      	ldr	r1, [pc, #228]	@ (8006bb0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006acc:	4313      	orrs	r3, r2
 8006ace:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006ada:	2b00      	cmp	r3, #0
 8006adc:	d028      	beq.n	8006b30 <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006ade:	4b34      	ldr	r3, [pc, #208]	@ (8006bb0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006ae0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006ae4:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006aec:	4930      	ldr	r1, [pc, #192]	@ (8006bb0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006aee:	4313      	orrs	r3, r2
 8006af0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006af8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006afc:	d106      	bne.n	8006b0c <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006afe:	4b2c      	ldr	r3, [pc, #176]	@ (8006bb0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006b00:	68db      	ldr	r3, [r3, #12]
 8006b02:	4a2b      	ldr	r2, [pc, #172]	@ (8006bb0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006b04:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006b08:	60d3      	str	r3, [r2, #12]
 8006b0a:	e011      	b.n	8006b30 <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006b10:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006b14:	d10c      	bne.n	8006b30 <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	3304      	adds	r3, #4
 8006b1a:	2101      	movs	r1, #1
 8006b1c:	4618      	mov	r0, r3
 8006b1e:	f000 f8f9 	bl	8006d14 <RCCEx_PLLSAI1_Config>
 8006b22:	4603      	mov	r3, r0
 8006b24:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8006b26:	7cfb      	ldrb	r3, [r7, #19]
 8006b28:	2b00      	cmp	r3, #0
 8006b2a:	d001      	beq.n	8006b30 <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 8006b2c:	7cfb      	ldrb	r3, [r7, #19]
 8006b2e:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006b38:	2b00      	cmp	r3, #0
 8006b3a:	d04d      	beq.n	8006bd8 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006b40:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006b44:	d108      	bne.n	8006b58 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 8006b46:	4b1a      	ldr	r3, [pc, #104]	@ (8006bb0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006b48:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006b4c:	4a18      	ldr	r2, [pc, #96]	@ (8006bb0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006b4e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8006b52:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8006b56:	e012      	b.n	8006b7e <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 8006b58:	4b15      	ldr	r3, [pc, #84]	@ (8006bb0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006b5a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006b5e:	4a14      	ldr	r2, [pc, #80]	@ (8006bb0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006b60:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006b64:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8006b68:	4b11      	ldr	r3, [pc, #68]	@ (8006bb0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006b6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006b6e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006b76:	490e      	ldr	r1, [pc, #56]	@ (8006bb0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006b78:	4313      	orrs	r3, r2
 8006b7a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006b82:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006b86:	d106      	bne.n	8006b96 <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006b88:	4b09      	ldr	r3, [pc, #36]	@ (8006bb0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006b8a:	68db      	ldr	r3, [r3, #12]
 8006b8c:	4a08      	ldr	r2, [pc, #32]	@ (8006bb0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006b8e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006b92:	60d3      	str	r3, [r2, #12]
 8006b94:	e020      	b.n	8006bd8 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006b9a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006b9e:	d109      	bne.n	8006bb4 <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8006ba0:	4b03      	ldr	r3, [pc, #12]	@ (8006bb0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006ba2:	68db      	ldr	r3, [r3, #12]
 8006ba4:	4a02      	ldr	r2, [pc, #8]	@ (8006bb0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006ba6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006baa:	60d3      	str	r3, [r2, #12]
 8006bac:	e014      	b.n	8006bd8 <HAL_RCCEx_PeriphCLKConfig+0x524>
 8006bae:	bf00      	nop
 8006bb0:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006bb8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006bbc:	d10c      	bne.n	8006bd8 <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	3304      	adds	r3, #4
 8006bc2:	2101      	movs	r1, #1
 8006bc4:	4618      	mov	r0, r3
 8006bc6:	f000 f8a5 	bl	8006d14 <RCCEx_PLLSAI1_Config>
 8006bca:	4603      	mov	r3, r0
 8006bcc:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8006bce:	7cfb      	ldrb	r3, [r7, #19]
 8006bd0:	2b00      	cmp	r3, #0
 8006bd2:	d001      	beq.n	8006bd8 <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 8006bd4:	7cfb      	ldrb	r3, [r7, #19]
 8006bd6:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006be0:	2b00      	cmp	r3, #0
 8006be2:	d028      	beq.n	8006c36 <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8006be4:	4b4a      	ldr	r3, [pc, #296]	@ (8006d10 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006be6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006bea:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006bf2:	4947      	ldr	r1, [pc, #284]	@ (8006d10 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006bf4:	4313      	orrs	r3, r2
 8006bf6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006bfe:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006c02:	d106      	bne.n	8006c12 <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006c04:	4b42      	ldr	r3, [pc, #264]	@ (8006d10 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006c06:	68db      	ldr	r3, [r3, #12]
 8006c08:	4a41      	ldr	r2, [pc, #260]	@ (8006d10 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006c0a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006c0e:	60d3      	str	r3, [r2, #12]
 8006c10:	e011      	b.n	8006c36 <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006c16:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006c1a:	d10c      	bne.n	8006c36 <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	3304      	adds	r3, #4
 8006c20:	2101      	movs	r1, #1
 8006c22:	4618      	mov	r0, r3
 8006c24:	f000 f876 	bl	8006d14 <RCCEx_PLLSAI1_Config>
 8006c28:	4603      	mov	r3, r0
 8006c2a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8006c2c:	7cfb      	ldrb	r3, [r7, #19]
 8006c2e:	2b00      	cmp	r3, #0
 8006c30:	d001      	beq.n	8006c36 <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 8006c32:	7cfb      	ldrb	r3, [r7, #19]
 8006c34:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006c3e:	2b00      	cmp	r3, #0
 8006c40:	d01e      	beq.n	8006c80 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8006c42:	4b33      	ldr	r3, [pc, #204]	@ (8006d10 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006c44:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006c48:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006c52:	492f      	ldr	r1, [pc, #188]	@ (8006d10 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006c54:	4313      	orrs	r3, r2
 8006c56:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006c60:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006c64:	d10c      	bne.n	8006c80 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	3304      	adds	r3, #4
 8006c6a:	2102      	movs	r1, #2
 8006c6c:	4618      	mov	r0, r3
 8006c6e:	f000 f851 	bl	8006d14 <RCCEx_PLLSAI1_Config>
 8006c72:	4603      	mov	r3, r0
 8006c74:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8006c76:	7cfb      	ldrb	r3, [r7, #19]
 8006c78:	2b00      	cmp	r3, #0
 8006c7a:	d001      	beq.n	8006c80 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 8006c7c:	7cfb      	ldrb	r3, [r7, #19]
 8006c7e:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006c88:	2b00      	cmp	r3, #0
 8006c8a:	d00b      	beq.n	8006ca4 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8006c8c:	4b20      	ldr	r3, [pc, #128]	@ (8006d10 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006c8e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006c92:	f023 0204 	bic.w	r2, r3, #4
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006c9c:	491c      	ldr	r1, [pc, #112]	@ (8006d10 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006c9e:	4313      	orrs	r3, r2
 8006ca0:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006cac:	2b00      	cmp	r3, #0
 8006cae:	d00b      	beq.n	8006cc8 <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8006cb0:	4b17      	ldr	r3, [pc, #92]	@ (8006d10 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006cb2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006cb6:	f023 0218 	bic.w	r2, r3, #24
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006cc0:	4913      	ldr	r1, [pc, #76]	@ (8006d10 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006cc2:	4313      	orrs	r3, r2
 8006cc4:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006cd0:	2b00      	cmp	r3, #0
 8006cd2:	d017      	beq.n	8006d04 <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8006cd4:	4b0e      	ldr	r3, [pc, #56]	@ (8006d10 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006cd6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006cda:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006ce4:	490a      	ldr	r1, [pc, #40]	@ (8006d10 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006ce6:	4313      	orrs	r3, r2
 8006ce8:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006cf2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006cf6:	d105      	bne.n	8006d04 <HAL_RCCEx_PeriphCLKConfig+0x650>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006cf8:	4b05      	ldr	r3, [pc, #20]	@ (8006d10 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006cfa:	68db      	ldr	r3, [r3, #12]
 8006cfc:	4a04      	ldr	r2, [pc, #16]	@ (8006d10 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006cfe:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006d02:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8006d04:	7cbb      	ldrb	r3, [r7, #18]
}
 8006d06:	4618      	mov	r0, r3
 8006d08:	3718      	adds	r7, #24
 8006d0a:	46bd      	mov	sp, r7
 8006d0c:	bd80      	pop	{r7, pc}
 8006d0e:	bf00      	nop
 8006d10:	40021000 	.word	0x40021000

08006d14 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8006d14:	b580      	push	{r7, lr}
 8006d16:	b084      	sub	sp, #16
 8006d18:	af00      	add	r7, sp, #0
 8006d1a:	6078      	str	r0, [r7, #4]
 8006d1c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006d1e:	2300      	movs	r3, #0
 8006d20:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8006d22:	4b72      	ldr	r3, [pc, #456]	@ (8006eec <RCCEx_PLLSAI1_Config+0x1d8>)
 8006d24:	68db      	ldr	r3, [r3, #12]
 8006d26:	f003 0303 	and.w	r3, r3, #3
 8006d2a:	2b00      	cmp	r3, #0
 8006d2c:	d00e      	beq.n	8006d4c <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8006d2e:	4b6f      	ldr	r3, [pc, #444]	@ (8006eec <RCCEx_PLLSAI1_Config+0x1d8>)
 8006d30:	68db      	ldr	r3, [r3, #12]
 8006d32:	f003 0203 	and.w	r2, r3, #3
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	681b      	ldr	r3, [r3, #0]
 8006d3a:	429a      	cmp	r2, r3
 8006d3c:	d103      	bne.n	8006d46 <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	681b      	ldr	r3, [r3, #0]
       ||
 8006d42:	2b00      	cmp	r3, #0
 8006d44:	d142      	bne.n	8006dcc <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 8006d46:	2301      	movs	r3, #1
 8006d48:	73fb      	strb	r3, [r7, #15]
 8006d4a:	e03f      	b.n	8006dcc <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	2b03      	cmp	r3, #3
 8006d52:	d018      	beq.n	8006d86 <RCCEx_PLLSAI1_Config+0x72>
 8006d54:	2b03      	cmp	r3, #3
 8006d56:	d825      	bhi.n	8006da4 <RCCEx_PLLSAI1_Config+0x90>
 8006d58:	2b01      	cmp	r3, #1
 8006d5a:	d002      	beq.n	8006d62 <RCCEx_PLLSAI1_Config+0x4e>
 8006d5c:	2b02      	cmp	r3, #2
 8006d5e:	d009      	beq.n	8006d74 <RCCEx_PLLSAI1_Config+0x60>
 8006d60:	e020      	b.n	8006da4 <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8006d62:	4b62      	ldr	r3, [pc, #392]	@ (8006eec <RCCEx_PLLSAI1_Config+0x1d8>)
 8006d64:	681b      	ldr	r3, [r3, #0]
 8006d66:	f003 0302 	and.w	r3, r3, #2
 8006d6a:	2b00      	cmp	r3, #0
 8006d6c:	d11d      	bne.n	8006daa <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 8006d6e:	2301      	movs	r3, #1
 8006d70:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006d72:	e01a      	b.n	8006daa <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8006d74:	4b5d      	ldr	r3, [pc, #372]	@ (8006eec <RCCEx_PLLSAI1_Config+0x1d8>)
 8006d76:	681b      	ldr	r3, [r3, #0]
 8006d78:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006d7c:	2b00      	cmp	r3, #0
 8006d7e:	d116      	bne.n	8006dae <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 8006d80:	2301      	movs	r3, #1
 8006d82:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006d84:	e013      	b.n	8006dae <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8006d86:	4b59      	ldr	r3, [pc, #356]	@ (8006eec <RCCEx_PLLSAI1_Config+0x1d8>)
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006d8e:	2b00      	cmp	r3, #0
 8006d90:	d10f      	bne.n	8006db2 <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8006d92:	4b56      	ldr	r3, [pc, #344]	@ (8006eec <RCCEx_PLLSAI1_Config+0x1d8>)
 8006d94:	681b      	ldr	r3, [r3, #0]
 8006d96:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006d9a:	2b00      	cmp	r3, #0
 8006d9c:	d109      	bne.n	8006db2 <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 8006d9e:	2301      	movs	r3, #1
 8006da0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8006da2:	e006      	b.n	8006db2 <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 8006da4:	2301      	movs	r3, #1
 8006da6:	73fb      	strb	r3, [r7, #15]
      break;
 8006da8:	e004      	b.n	8006db4 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8006daa:	bf00      	nop
 8006dac:	e002      	b.n	8006db4 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8006dae:	bf00      	nop
 8006db0:	e000      	b.n	8006db4 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8006db2:	bf00      	nop
    }

    if(status == HAL_OK)
 8006db4:	7bfb      	ldrb	r3, [r7, #15]
 8006db6:	2b00      	cmp	r3, #0
 8006db8:	d108      	bne.n	8006dcc <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 8006dba:	4b4c      	ldr	r3, [pc, #304]	@ (8006eec <RCCEx_PLLSAI1_Config+0x1d8>)
 8006dbc:	68db      	ldr	r3, [r3, #12]
 8006dbe:	f023 0203 	bic.w	r2, r3, #3
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	681b      	ldr	r3, [r3, #0]
 8006dc6:	4949      	ldr	r1, [pc, #292]	@ (8006eec <RCCEx_PLLSAI1_Config+0x1d8>)
 8006dc8:	4313      	orrs	r3, r2
 8006dca:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8006dcc:	7bfb      	ldrb	r3, [r7, #15]
 8006dce:	2b00      	cmp	r3, #0
 8006dd0:	f040 8086 	bne.w	8006ee0 <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8006dd4:	4b45      	ldr	r3, [pc, #276]	@ (8006eec <RCCEx_PLLSAI1_Config+0x1d8>)
 8006dd6:	681b      	ldr	r3, [r3, #0]
 8006dd8:	4a44      	ldr	r2, [pc, #272]	@ (8006eec <RCCEx_PLLSAI1_Config+0x1d8>)
 8006dda:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8006dde:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006de0:	f7fe f9b8 	bl	8005154 <HAL_GetTick>
 8006de4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8006de6:	e009      	b.n	8006dfc <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8006de8:	f7fe f9b4 	bl	8005154 <HAL_GetTick>
 8006dec:	4602      	mov	r2, r0
 8006dee:	68bb      	ldr	r3, [r7, #8]
 8006df0:	1ad3      	subs	r3, r2, r3
 8006df2:	2b02      	cmp	r3, #2
 8006df4:	d902      	bls.n	8006dfc <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8006df6:	2303      	movs	r3, #3
 8006df8:	73fb      	strb	r3, [r7, #15]
        break;
 8006dfa:	e005      	b.n	8006e08 <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8006dfc:	4b3b      	ldr	r3, [pc, #236]	@ (8006eec <RCCEx_PLLSAI1_Config+0x1d8>)
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006e04:	2b00      	cmp	r3, #0
 8006e06:	d1ef      	bne.n	8006de8 <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8006e08:	7bfb      	ldrb	r3, [r7, #15]
 8006e0a:	2b00      	cmp	r3, #0
 8006e0c:	d168      	bne.n	8006ee0 <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8006e0e:	683b      	ldr	r3, [r7, #0]
 8006e10:	2b00      	cmp	r3, #0
 8006e12:	d113      	bne.n	8006e3c <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8006e14:	4b35      	ldr	r3, [pc, #212]	@ (8006eec <RCCEx_PLLSAI1_Config+0x1d8>)
 8006e16:	691a      	ldr	r2, [r3, #16]
 8006e18:	4b35      	ldr	r3, [pc, #212]	@ (8006ef0 <RCCEx_PLLSAI1_Config+0x1dc>)
 8006e1a:	4013      	ands	r3, r2
 8006e1c:	687a      	ldr	r2, [r7, #4]
 8006e1e:	6892      	ldr	r2, [r2, #8]
 8006e20:	0211      	lsls	r1, r2, #8
 8006e22:	687a      	ldr	r2, [r7, #4]
 8006e24:	68d2      	ldr	r2, [r2, #12]
 8006e26:	06d2      	lsls	r2, r2, #27
 8006e28:	4311      	orrs	r1, r2
 8006e2a:	687a      	ldr	r2, [r7, #4]
 8006e2c:	6852      	ldr	r2, [r2, #4]
 8006e2e:	3a01      	subs	r2, #1
 8006e30:	0112      	lsls	r2, r2, #4
 8006e32:	430a      	orrs	r2, r1
 8006e34:	492d      	ldr	r1, [pc, #180]	@ (8006eec <RCCEx_PLLSAI1_Config+0x1d8>)
 8006e36:	4313      	orrs	r3, r2
 8006e38:	610b      	str	r3, [r1, #16]
 8006e3a:	e02d      	b.n	8006e98 <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8006e3c:	683b      	ldr	r3, [r7, #0]
 8006e3e:	2b01      	cmp	r3, #1
 8006e40:	d115      	bne.n	8006e6e <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8006e42:	4b2a      	ldr	r3, [pc, #168]	@ (8006eec <RCCEx_PLLSAI1_Config+0x1d8>)
 8006e44:	691a      	ldr	r2, [r3, #16]
 8006e46:	4b2b      	ldr	r3, [pc, #172]	@ (8006ef4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006e48:	4013      	ands	r3, r2
 8006e4a:	687a      	ldr	r2, [r7, #4]
 8006e4c:	6892      	ldr	r2, [r2, #8]
 8006e4e:	0211      	lsls	r1, r2, #8
 8006e50:	687a      	ldr	r2, [r7, #4]
 8006e52:	6912      	ldr	r2, [r2, #16]
 8006e54:	0852      	lsrs	r2, r2, #1
 8006e56:	3a01      	subs	r2, #1
 8006e58:	0552      	lsls	r2, r2, #21
 8006e5a:	4311      	orrs	r1, r2
 8006e5c:	687a      	ldr	r2, [r7, #4]
 8006e5e:	6852      	ldr	r2, [r2, #4]
 8006e60:	3a01      	subs	r2, #1
 8006e62:	0112      	lsls	r2, r2, #4
 8006e64:	430a      	orrs	r2, r1
 8006e66:	4921      	ldr	r1, [pc, #132]	@ (8006eec <RCCEx_PLLSAI1_Config+0x1d8>)
 8006e68:	4313      	orrs	r3, r2
 8006e6a:	610b      	str	r3, [r1, #16]
 8006e6c:	e014      	b.n	8006e98 <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8006e6e:	4b1f      	ldr	r3, [pc, #124]	@ (8006eec <RCCEx_PLLSAI1_Config+0x1d8>)
 8006e70:	691a      	ldr	r2, [r3, #16]
 8006e72:	4b21      	ldr	r3, [pc, #132]	@ (8006ef8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006e74:	4013      	ands	r3, r2
 8006e76:	687a      	ldr	r2, [r7, #4]
 8006e78:	6892      	ldr	r2, [r2, #8]
 8006e7a:	0211      	lsls	r1, r2, #8
 8006e7c:	687a      	ldr	r2, [r7, #4]
 8006e7e:	6952      	ldr	r2, [r2, #20]
 8006e80:	0852      	lsrs	r2, r2, #1
 8006e82:	3a01      	subs	r2, #1
 8006e84:	0652      	lsls	r2, r2, #25
 8006e86:	4311      	orrs	r1, r2
 8006e88:	687a      	ldr	r2, [r7, #4]
 8006e8a:	6852      	ldr	r2, [r2, #4]
 8006e8c:	3a01      	subs	r2, #1
 8006e8e:	0112      	lsls	r2, r2, #4
 8006e90:	430a      	orrs	r2, r1
 8006e92:	4916      	ldr	r1, [pc, #88]	@ (8006eec <RCCEx_PLLSAI1_Config+0x1d8>)
 8006e94:	4313      	orrs	r3, r2
 8006e96:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8006e98:	4b14      	ldr	r3, [pc, #80]	@ (8006eec <RCCEx_PLLSAI1_Config+0x1d8>)
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	4a13      	ldr	r2, [pc, #76]	@ (8006eec <RCCEx_PLLSAI1_Config+0x1d8>)
 8006e9e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8006ea2:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006ea4:	f7fe f956 	bl	8005154 <HAL_GetTick>
 8006ea8:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8006eaa:	e009      	b.n	8006ec0 <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8006eac:	f7fe f952 	bl	8005154 <HAL_GetTick>
 8006eb0:	4602      	mov	r2, r0
 8006eb2:	68bb      	ldr	r3, [r7, #8]
 8006eb4:	1ad3      	subs	r3, r2, r3
 8006eb6:	2b02      	cmp	r3, #2
 8006eb8:	d902      	bls.n	8006ec0 <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8006eba:	2303      	movs	r3, #3
 8006ebc:	73fb      	strb	r3, [r7, #15]
          break;
 8006ebe:	e005      	b.n	8006ecc <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8006ec0:	4b0a      	ldr	r3, [pc, #40]	@ (8006eec <RCCEx_PLLSAI1_Config+0x1d8>)
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006ec8:	2b00      	cmp	r3, #0
 8006eca:	d0ef      	beq.n	8006eac <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8006ecc:	7bfb      	ldrb	r3, [r7, #15]
 8006ece:	2b00      	cmp	r3, #0
 8006ed0:	d106      	bne.n	8006ee0 <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8006ed2:	4b06      	ldr	r3, [pc, #24]	@ (8006eec <RCCEx_PLLSAI1_Config+0x1d8>)
 8006ed4:	691a      	ldr	r2, [r3, #16]
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	699b      	ldr	r3, [r3, #24]
 8006eda:	4904      	ldr	r1, [pc, #16]	@ (8006eec <RCCEx_PLLSAI1_Config+0x1d8>)
 8006edc:	4313      	orrs	r3, r2
 8006ede:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8006ee0:	7bfb      	ldrb	r3, [r7, #15]
}
 8006ee2:	4618      	mov	r0, r3
 8006ee4:	3710      	adds	r7, #16
 8006ee6:	46bd      	mov	sp, r7
 8006ee8:	bd80      	pop	{r7, pc}
 8006eea:	bf00      	nop
 8006eec:	40021000 	.word	0x40021000
 8006ef0:	07ff800f 	.word	0x07ff800f
 8006ef4:	ff9f800f 	.word	0xff9f800f
 8006ef8:	f9ff800f 	.word	0xf9ff800f

08006efc <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8006efc:	b580      	push	{r7, lr}
 8006efe:	b084      	sub	sp, #16
 8006f00:	af00      	add	r7, sp, #0
 8006f02:	6078      	str	r0, [r7, #4]
 8006f04:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006f06:	2300      	movs	r3, #0
 8006f08:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8006f0a:	4b72      	ldr	r3, [pc, #456]	@ (80070d4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006f0c:	68db      	ldr	r3, [r3, #12]
 8006f0e:	f003 0303 	and.w	r3, r3, #3
 8006f12:	2b00      	cmp	r3, #0
 8006f14:	d00e      	beq.n	8006f34 <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8006f16:	4b6f      	ldr	r3, [pc, #444]	@ (80070d4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006f18:	68db      	ldr	r3, [r3, #12]
 8006f1a:	f003 0203 	and.w	r2, r3, #3
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	681b      	ldr	r3, [r3, #0]
 8006f22:	429a      	cmp	r2, r3
 8006f24:	d103      	bne.n	8006f2e <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	681b      	ldr	r3, [r3, #0]
       ||
 8006f2a:	2b00      	cmp	r3, #0
 8006f2c:	d142      	bne.n	8006fb4 <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 8006f2e:	2301      	movs	r3, #1
 8006f30:	73fb      	strb	r3, [r7, #15]
 8006f32:	e03f      	b.n	8006fb4 <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	2b03      	cmp	r3, #3
 8006f3a:	d018      	beq.n	8006f6e <RCCEx_PLLSAI2_Config+0x72>
 8006f3c:	2b03      	cmp	r3, #3
 8006f3e:	d825      	bhi.n	8006f8c <RCCEx_PLLSAI2_Config+0x90>
 8006f40:	2b01      	cmp	r3, #1
 8006f42:	d002      	beq.n	8006f4a <RCCEx_PLLSAI2_Config+0x4e>
 8006f44:	2b02      	cmp	r3, #2
 8006f46:	d009      	beq.n	8006f5c <RCCEx_PLLSAI2_Config+0x60>
 8006f48:	e020      	b.n	8006f8c <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8006f4a:	4b62      	ldr	r3, [pc, #392]	@ (80070d4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006f4c:	681b      	ldr	r3, [r3, #0]
 8006f4e:	f003 0302 	and.w	r3, r3, #2
 8006f52:	2b00      	cmp	r3, #0
 8006f54:	d11d      	bne.n	8006f92 <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 8006f56:	2301      	movs	r3, #1
 8006f58:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006f5a:	e01a      	b.n	8006f92 <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8006f5c:	4b5d      	ldr	r3, [pc, #372]	@ (80070d4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006f64:	2b00      	cmp	r3, #0
 8006f66:	d116      	bne.n	8006f96 <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 8006f68:	2301      	movs	r3, #1
 8006f6a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006f6c:	e013      	b.n	8006f96 <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8006f6e:	4b59      	ldr	r3, [pc, #356]	@ (80070d4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006f76:	2b00      	cmp	r3, #0
 8006f78:	d10f      	bne.n	8006f9a <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8006f7a:	4b56      	ldr	r3, [pc, #344]	@ (80070d4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006f7c:	681b      	ldr	r3, [r3, #0]
 8006f7e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006f82:	2b00      	cmp	r3, #0
 8006f84:	d109      	bne.n	8006f9a <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 8006f86:	2301      	movs	r3, #1
 8006f88:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8006f8a:	e006      	b.n	8006f9a <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 8006f8c:	2301      	movs	r3, #1
 8006f8e:	73fb      	strb	r3, [r7, #15]
      break;
 8006f90:	e004      	b.n	8006f9c <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8006f92:	bf00      	nop
 8006f94:	e002      	b.n	8006f9c <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8006f96:	bf00      	nop
 8006f98:	e000      	b.n	8006f9c <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8006f9a:	bf00      	nop
    }

    if(status == HAL_OK)
 8006f9c:	7bfb      	ldrb	r3, [r7, #15]
 8006f9e:	2b00      	cmp	r3, #0
 8006fa0:	d108      	bne.n	8006fb4 <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 8006fa2:	4b4c      	ldr	r3, [pc, #304]	@ (80070d4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006fa4:	68db      	ldr	r3, [r3, #12]
 8006fa6:	f023 0203 	bic.w	r2, r3, #3
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	681b      	ldr	r3, [r3, #0]
 8006fae:	4949      	ldr	r1, [pc, #292]	@ (80070d4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006fb0:	4313      	orrs	r3, r2
 8006fb2:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8006fb4:	7bfb      	ldrb	r3, [r7, #15]
 8006fb6:	2b00      	cmp	r3, #0
 8006fb8:	f040 8086 	bne.w	80070c8 <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8006fbc:	4b45      	ldr	r3, [pc, #276]	@ (80070d4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	4a44      	ldr	r2, [pc, #272]	@ (80070d4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006fc2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006fc6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006fc8:	f7fe f8c4 	bl	8005154 <HAL_GetTick>
 8006fcc:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8006fce:	e009      	b.n	8006fe4 <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8006fd0:	f7fe f8c0 	bl	8005154 <HAL_GetTick>
 8006fd4:	4602      	mov	r2, r0
 8006fd6:	68bb      	ldr	r3, [r7, #8]
 8006fd8:	1ad3      	subs	r3, r2, r3
 8006fda:	2b02      	cmp	r3, #2
 8006fdc:	d902      	bls.n	8006fe4 <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8006fde:	2303      	movs	r3, #3
 8006fe0:	73fb      	strb	r3, [r7, #15]
        break;
 8006fe2:	e005      	b.n	8006ff0 <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8006fe4:	4b3b      	ldr	r3, [pc, #236]	@ (80070d4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006fe6:	681b      	ldr	r3, [r3, #0]
 8006fe8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006fec:	2b00      	cmp	r3, #0
 8006fee:	d1ef      	bne.n	8006fd0 <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8006ff0:	7bfb      	ldrb	r3, [r7, #15]
 8006ff2:	2b00      	cmp	r3, #0
 8006ff4:	d168      	bne.n	80070c8 <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8006ff6:	683b      	ldr	r3, [r7, #0]
 8006ff8:	2b00      	cmp	r3, #0
 8006ffa:	d113      	bne.n	8007024 <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8006ffc:	4b35      	ldr	r3, [pc, #212]	@ (80070d4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006ffe:	695a      	ldr	r2, [r3, #20]
 8007000:	4b35      	ldr	r3, [pc, #212]	@ (80070d8 <RCCEx_PLLSAI2_Config+0x1dc>)
 8007002:	4013      	ands	r3, r2
 8007004:	687a      	ldr	r2, [r7, #4]
 8007006:	6892      	ldr	r2, [r2, #8]
 8007008:	0211      	lsls	r1, r2, #8
 800700a:	687a      	ldr	r2, [r7, #4]
 800700c:	68d2      	ldr	r2, [r2, #12]
 800700e:	06d2      	lsls	r2, r2, #27
 8007010:	4311      	orrs	r1, r2
 8007012:	687a      	ldr	r2, [r7, #4]
 8007014:	6852      	ldr	r2, [r2, #4]
 8007016:	3a01      	subs	r2, #1
 8007018:	0112      	lsls	r2, r2, #4
 800701a:	430a      	orrs	r2, r1
 800701c:	492d      	ldr	r1, [pc, #180]	@ (80070d4 <RCCEx_PLLSAI2_Config+0x1d8>)
 800701e:	4313      	orrs	r3, r2
 8007020:	614b      	str	r3, [r1, #20]
 8007022:	e02d      	b.n	8007080 <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 8007024:	683b      	ldr	r3, [r7, #0]
 8007026:	2b01      	cmp	r3, #1
 8007028:	d115      	bne.n	8007056 <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800702a:	4b2a      	ldr	r3, [pc, #168]	@ (80070d4 <RCCEx_PLLSAI2_Config+0x1d8>)
 800702c:	695a      	ldr	r2, [r3, #20]
 800702e:	4b2b      	ldr	r3, [pc, #172]	@ (80070dc <RCCEx_PLLSAI2_Config+0x1e0>)
 8007030:	4013      	ands	r3, r2
 8007032:	687a      	ldr	r2, [r7, #4]
 8007034:	6892      	ldr	r2, [r2, #8]
 8007036:	0211      	lsls	r1, r2, #8
 8007038:	687a      	ldr	r2, [r7, #4]
 800703a:	6912      	ldr	r2, [r2, #16]
 800703c:	0852      	lsrs	r2, r2, #1
 800703e:	3a01      	subs	r2, #1
 8007040:	0552      	lsls	r2, r2, #21
 8007042:	4311      	orrs	r1, r2
 8007044:	687a      	ldr	r2, [r7, #4]
 8007046:	6852      	ldr	r2, [r2, #4]
 8007048:	3a01      	subs	r2, #1
 800704a:	0112      	lsls	r2, r2, #4
 800704c:	430a      	orrs	r2, r1
 800704e:	4921      	ldr	r1, [pc, #132]	@ (80070d4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007050:	4313      	orrs	r3, r2
 8007052:	614b      	str	r3, [r1, #20]
 8007054:	e014      	b.n	8007080 <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8007056:	4b1f      	ldr	r3, [pc, #124]	@ (80070d4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007058:	695a      	ldr	r2, [r3, #20]
 800705a:	4b21      	ldr	r3, [pc, #132]	@ (80070e0 <RCCEx_PLLSAI2_Config+0x1e4>)
 800705c:	4013      	ands	r3, r2
 800705e:	687a      	ldr	r2, [r7, #4]
 8007060:	6892      	ldr	r2, [r2, #8]
 8007062:	0211      	lsls	r1, r2, #8
 8007064:	687a      	ldr	r2, [r7, #4]
 8007066:	6952      	ldr	r2, [r2, #20]
 8007068:	0852      	lsrs	r2, r2, #1
 800706a:	3a01      	subs	r2, #1
 800706c:	0652      	lsls	r2, r2, #25
 800706e:	4311      	orrs	r1, r2
 8007070:	687a      	ldr	r2, [r7, #4]
 8007072:	6852      	ldr	r2, [r2, #4]
 8007074:	3a01      	subs	r2, #1
 8007076:	0112      	lsls	r2, r2, #4
 8007078:	430a      	orrs	r2, r1
 800707a:	4916      	ldr	r1, [pc, #88]	@ (80070d4 <RCCEx_PLLSAI2_Config+0x1d8>)
 800707c:	4313      	orrs	r3, r2
 800707e:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8007080:	4b14      	ldr	r3, [pc, #80]	@ (80070d4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007082:	681b      	ldr	r3, [r3, #0]
 8007084:	4a13      	ldr	r2, [pc, #76]	@ (80070d4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007086:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800708a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800708c:	f7fe f862 	bl	8005154 <HAL_GetTick>
 8007090:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8007092:	e009      	b.n	80070a8 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8007094:	f7fe f85e 	bl	8005154 <HAL_GetTick>
 8007098:	4602      	mov	r2, r0
 800709a:	68bb      	ldr	r3, [r7, #8]
 800709c:	1ad3      	subs	r3, r2, r3
 800709e:	2b02      	cmp	r3, #2
 80070a0:	d902      	bls.n	80070a8 <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 80070a2:	2303      	movs	r3, #3
 80070a4:	73fb      	strb	r3, [r7, #15]
          break;
 80070a6:	e005      	b.n	80070b4 <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80070a8:	4b0a      	ldr	r3, [pc, #40]	@ (80070d4 <RCCEx_PLLSAI2_Config+0x1d8>)
 80070aa:	681b      	ldr	r3, [r3, #0]
 80070ac:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80070b0:	2b00      	cmp	r3, #0
 80070b2:	d0ef      	beq.n	8007094 <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 80070b4:	7bfb      	ldrb	r3, [r7, #15]
 80070b6:	2b00      	cmp	r3, #0
 80070b8:	d106      	bne.n	80070c8 <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80070ba:	4b06      	ldr	r3, [pc, #24]	@ (80070d4 <RCCEx_PLLSAI2_Config+0x1d8>)
 80070bc:	695a      	ldr	r2, [r3, #20]
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	699b      	ldr	r3, [r3, #24]
 80070c2:	4904      	ldr	r1, [pc, #16]	@ (80070d4 <RCCEx_PLLSAI2_Config+0x1d8>)
 80070c4:	4313      	orrs	r3, r2
 80070c6:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80070c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80070ca:	4618      	mov	r0, r3
 80070cc:	3710      	adds	r7, #16
 80070ce:	46bd      	mov	sp, r7
 80070d0:	bd80      	pop	{r7, pc}
 80070d2:	bf00      	nop
 80070d4:	40021000 	.word	0x40021000
 80070d8:	07ff800f 	.word	0x07ff800f
 80070dc:	ff9f800f 	.word	0xff9f800f
 80070e0:	f9ff800f 	.word	0xf9ff800f

080070e4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80070e4:	b580      	push	{r7, lr}
 80070e6:	b084      	sub	sp, #16
 80070e8:	af00      	add	r7, sp, #0
 80070ea:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	2b00      	cmp	r3, #0
 80070f0:	d101      	bne.n	80070f6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80070f2:	2301      	movs	r3, #1
 80070f4:	e095      	b.n	8007222 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80070fa:	2b00      	cmp	r3, #0
 80070fc:	d108      	bne.n	8007110 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	685b      	ldr	r3, [r3, #4]
 8007102:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007106:	d009      	beq.n	800711c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	2200      	movs	r2, #0
 800710c:	61da      	str	r2, [r3, #28]
 800710e:	e005      	b.n	800711c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	2200      	movs	r2, #0
 8007114:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	2200      	movs	r2, #0
 800711a:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	2200      	movs	r2, #0
 8007120:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8007128:	b2db      	uxtb	r3, r3
 800712a:	2b00      	cmp	r3, #0
 800712c:	d106      	bne.n	800713c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	2200      	movs	r2, #0
 8007132:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8007136:	6878      	ldr	r0, [r7, #4]
 8007138:	f7fc fd86 	bl	8003c48 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	2202      	movs	r2, #2
 8007140:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	681b      	ldr	r3, [r3, #0]
 8007148:	681a      	ldr	r2, [r3, #0]
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007152:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	68db      	ldr	r3, [r3, #12]
 8007158:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800715c:	d902      	bls.n	8007164 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800715e:	2300      	movs	r3, #0
 8007160:	60fb      	str	r3, [r7, #12]
 8007162:	e002      	b.n	800716a <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8007164:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8007168:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	68db      	ldr	r3, [r3, #12]
 800716e:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8007172:	d007      	beq.n	8007184 <HAL_SPI_Init+0xa0>
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	68db      	ldr	r3, [r3, #12]
 8007178:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800717c:	d002      	beq.n	8007184 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	2200      	movs	r2, #0
 8007182:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	685b      	ldr	r3, [r3, #4]
 8007188:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	689b      	ldr	r3, [r3, #8]
 8007190:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8007194:	431a      	orrs	r2, r3
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	691b      	ldr	r3, [r3, #16]
 800719a:	f003 0302 	and.w	r3, r3, #2
 800719e:	431a      	orrs	r2, r3
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	695b      	ldr	r3, [r3, #20]
 80071a4:	f003 0301 	and.w	r3, r3, #1
 80071a8:	431a      	orrs	r2, r3
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	699b      	ldr	r3, [r3, #24]
 80071ae:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80071b2:	431a      	orrs	r2, r3
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	69db      	ldr	r3, [r3, #28]
 80071b8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80071bc:	431a      	orrs	r2, r3
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	6a1b      	ldr	r3, [r3, #32]
 80071c2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80071c6:	ea42 0103 	orr.w	r1, r2, r3
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80071ce:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	681b      	ldr	r3, [r3, #0]
 80071d6:	430a      	orrs	r2, r1
 80071d8:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	699b      	ldr	r3, [r3, #24]
 80071de:	0c1b      	lsrs	r3, r3, #16
 80071e0:	f003 0204 	and.w	r2, r3, #4
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80071e8:	f003 0310 	and.w	r3, r3, #16
 80071ec:	431a      	orrs	r2, r3
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80071f2:	f003 0308 	and.w	r3, r3, #8
 80071f6:	431a      	orrs	r2, r3
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	68db      	ldr	r3, [r3, #12]
 80071fc:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8007200:	ea42 0103 	orr.w	r1, r2, r3
 8007204:	68fb      	ldr	r3, [r7, #12]
 8007206:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	430a      	orrs	r2, r1
 8007210:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	2200      	movs	r2, #0
 8007216:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	2201      	movs	r2, #1
 800721c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8007220:	2300      	movs	r3, #0
}
 8007222:	4618      	mov	r0, r3
 8007224:	3710      	adds	r7, #16
 8007226:	46bd      	mov	sp, r7
 8007228:	bd80      	pop	{r7, pc}

0800722a <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800722a:	b580      	push	{r7, lr}
 800722c:	b088      	sub	sp, #32
 800722e:	af00      	add	r7, sp, #0
 8007230:	60f8      	str	r0, [r7, #12]
 8007232:	60b9      	str	r1, [r7, #8]
 8007234:	603b      	str	r3, [r7, #0]
 8007236:	4613      	mov	r3, r2
 8007238:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800723a:	f7fd ff8b 	bl	8005154 <HAL_GetTick>
 800723e:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8007240:	88fb      	ldrh	r3, [r7, #6]
 8007242:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8007244:	68fb      	ldr	r3, [r7, #12]
 8007246:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800724a:	b2db      	uxtb	r3, r3
 800724c:	2b01      	cmp	r3, #1
 800724e:	d001      	beq.n	8007254 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8007250:	2302      	movs	r3, #2
 8007252:	e15c      	b.n	800750e <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 8007254:	68bb      	ldr	r3, [r7, #8]
 8007256:	2b00      	cmp	r3, #0
 8007258:	d002      	beq.n	8007260 <HAL_SPI_Transmit+0x36>
 800725a:	88fb      	ldrh	r3, [r7, #6]
 800725c:	2b00      	cmp	r3, #0
 800725e:	d101      	bne.n	8007264 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8007260:	2301      	movs	r3, #1
 8007262:	e154      	b.n	800750e <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007264:	68fb      	ldr	r3, [r7, #12]
 8007266:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800726a:	2b01      	cmp	r3, #1
 800726c:	d101      	bne.n	8007272 <HAL_SPI_Transmit+0x48>
 800726e:	2302      	movs	r3, #2
 8007270:	e14d      	b.n	800750e <HAL_SPI_Transmit+0x2e4>
 8007272:	68fb      	ldr	r3, [r7, #12]
 8007274:	2201      	movs	r2, #1
 8007276:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800727a:	68fb      	ldr	r3, [r7, #12]
 800727c:	2203      	movs	r2, #3
 800727e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007282:	68fb      	ldr	r3, [r7, #12]
 8007284:	2200      	movs	r2, #0
 8007286:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8007288:	68fb      	ldr	r3, [r7, #12]
 800728a:	68ba      	ldr	r2, [r7, #8]
 800728c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 800728e:	68fb      	ldr	r3, [r7, #12]
 8007290:	88fa      	ldrh	r2, [r7, #6]
 8007292:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8007294:	68fb      	ldr	r3, [r7, #12]
 8007296:	88fa      	ldrh	r2, [r7, #6]
 8007298:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800729a:	68fb      	ldr	r3, [r7, #12]
 800729c:	2200      	movs	r2, #0
 800729e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 80072a0:	68fb      	ldr	r3, [r7, #12]
 80072a2:	2200      	movs	r2, #0
 80072a4:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 80072a8:	68fb      	ldr	r3, [r7, #12]
 80072aa:	2200      	movs	r2, #0
 80072ac:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 80072b0:	68fb      	ldr	r3, [r7, #12]
 80072b2:	2200      	movs	r2, #0
 80072b4:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 80072b6:	68fb      	ldr	r3, [r7, #12]
 80072b8:	2200      	movs	r2, #0
 80072ba:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80072bc:	68fb      	ldr	r3, [r7, #12]
 80072be:	689b      	ldr	r3, [r3, #8]
 80072c0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80072c4:	d10f      	bne.n	80072e6 <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80072c6:	68fb      	ldr	r3, [r7, #12]
 80072c8:	681b      	ldr	r3, [r3, #0]
 80072ca:	681a      	ldr	r2, [r3, #0]
 80072cc:	68fb      	ldr	r3, [r7, #12]
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80072d4:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80072d6:	68fb      	ldr	r3, [r7, #12]
 80072d8:	681b      	ldr	r3, [r3, #0]
 80072da:	681a      	ldr	r2, [r3, #0]
 80072dc:	68fb      	ldr	r3, [r7, #12]
 80072de:	681b      	ldr	r3, [r3, #0]
 80072e0:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80072e4:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80072e6:	68fb      	ldr	r3, [r7, #12]
 80072e8:	681b      	ldr	r3, [r3, #0]
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80072f0:	2b40      	cmp	r3, #64	@ 0x40
 80072f2:	d007      	beq.n	8007304 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80072f4:	68fb      	ldr	r3, [r7, #12]
 80072f6:	681b      	ldr	r3, [r3, #0]
 80072f8:	681a      	ldr	r2, [r3, #0]
 80072fa:	68fb      	ldr	r3, [r7, #12]
 80072fc:	681b      	ldr	r3, [r3, #0]
 80072fe:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007302:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007304:	68fb      	ldr	r3, [r7, #12]
 8007306:	68db      	ldr	r3, [r3, #12]
 8007308:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800730c:	d952      	bls.n	80073b4 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800730e:	68fb      	ldr	r3, [r7, #12]
 8007310:	685b      	ldr	r3, [r3, #4]
 8007312:	2b00      	cmp	r3, #0
 8007314:	d002      	beq.n	800731c <HAL_SPI_Transmit+0xf2>
 8007316:	8b7b      	ldrh	r3, [r7, #26]
 8007318:	2b01      	cmp	r3, #1
 800731a:	d145      	bne.n	80073a8 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800731c:	68fb      	ldr	r3, [r7, #12]
 800731e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007320:	881a      	ldrh	r2, [r3, #0]
 8007322:	68fb      	ldr	r3, [r7, #12]
 8007324:	681b      	ldr	r3, [r3, #0]
 8007326:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007328:	68fb      	ldr	r3, [r7, #12]
 800732a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800732c:	1c9a      	adds	r2, r3, #2
 800732e:	68fb      	ldr	r3, [r7, #12]
 8007330:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8007332:	68fb      	ldr	r3, [r7, #12]
 8007334:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007336:	b29b      	uxth	r3, r3
 8007338:	3b01      	subs	r3, #1
 800733a:	b29a      	uxth	r2, r3
 800733c:	68fb      	ldr	r3, [r7, #12]
 800733e:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8007340:	e032      	b.n	80073a8 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007342:	68fb      	ldr	r3, [r7, #12]
 8007344:	681b      	ldr	r3, [r3, #0]
 8007346:	689b      	ldr	r3, [r3, #8]
 8007348:	f003 0302 	and.w	r3, r3, #2
 800734c:	2b02      	cmp	r3, #2
 800734e:	d112      	bne.n	8007376 <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007350:	68fb      	ldr	r3, [r7, #12]
 8007352:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007354:	881a      	ldrh	r2, [r3, #0]
 8007356:	68fb      	ldr	r3, [r7, #12]
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800735c:	68fb      	ldr	r3, [r7, #12]
 800735e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007360:	1c9a      	adds	r2, r3, #2
 8007362:	68fb      	ldr	r3, [r7, #12]
 8007364:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8007366:	68fb      	ldr	r3, [r7, #12]
 8007368:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800736a:	b29b      	uxth	r3, r3
 800736c:	3b01      	subs	r3, #1
 800736e:	b29a      	uxth	r2, r3
 8007370:	68fb      	ldr	r3, [r7, #12]
 8007372:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8007374:	e018      	b.n	80073a8 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007376:	f7fd feed 	bl	8005154 <HAL_GetTick>
 800737a:	4602      	mov	r2, r0
 800737c:	69fb      	ldr	r3, [r7, #28]
 800737e:	1ad3      	subs	r3, r2, r3
 8007380:	683a      	ldr	r2, [r7, #0]
 8007382:	429a      	cmp	r2, r3
 8007384:	d803      	bhi.n	800738e <HAL_SPI_Transmit+0x164>
 8007386:	683b      	ldr	r3, [r7, #0]
 8007388:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800738c:	d102      	bne.n	8007394 <HAL_SPI_Transmit+0x16a>
 800738e:	683b      	ldr	r3, [r7, #0]
 8007390:	2b00      	cmp	r3, #0
 8007392:	d109      	bne.n	80073a8 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8007394:	68fb      	ldr	r3, [r7, #12]
 8007396:	2201      	movs	r2, #1
 8007398:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800739c:	68fb      	ldr	r3, [r7, #12]
 800739e:	2200      	movs	r2, #0
 80073a0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 80073a4:	2303      	movs	r3, #3
 80073a6:	e0b2      	b.n	800750e <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 80073a8:	68fb      	ldr	r3, [r7, #12]
 80073aa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80073ac:	b29b      	uxth	r3, r3
 80073ae:	2b00      	cmp	r3, #0
 80073b0:	d1c7      	bne.n	8007342 <HAL_SPI_Transmit+0x118>
 80073b2:	e083      	b.n	80074bc <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80073b4:	68fb      	ldr	r3, [r7, #12]
 80073b6:	685b      	ldr	r3, [r3, #4]
 80073b8:	2b00      	cmp	r3, #0
 80073ba:	d002      	beq.n	80073c2 <HAL_SPI_Transmit+0x198>
 80073bc:	8b7b      	ldrh	r3, [r7, #26]
 80073be:	2b01      	cmp	r3, #1
 80073c0:	d177      	bne.n	80074b2 <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 80073c2:	68fb      	ldr	r3, [r7, #12]
 80073c4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80073c6:	b29b      	uxth	r3, r3
 80073c8:	2b01      	cmp	r3, #1
 80073ca:	d912      	bls.n	80073f2 <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80073cc:	68fb      	ldr	r3, [r7, #12]
 80073ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80073d0:	881a      	ldrh	r2, [r3, #0]
 80073d2:	68fb      	ldr	r3, [r7, #12]
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80073d8:	68fb      	ldr	r3, [r7, #12]
 80073da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80073dc:	1c9a      	adds	r2, r3, #2
 80073de:	68fb      	ldr	r3, [r7, #12]
 80073e0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 80073e2:	68fb      	ldr	r3, [r7, #12]
 80073e4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80073e6:	b29b      	uxth	r3, r3
 80073e8:	3b02      	subs	r3, #2
 80073ea:	b29a      	uxth	r2, r3
 80073ec:	68fb      	ldr	r3, [r7, #12]
 80073ee:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80073f0:	e05f      	b.n	80074b2 <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80073f2:	68fb      	ldr	r3, [r7, #12]
 80073f4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80073f6:	68fb      	ldr	r3, [r7, #12]
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	330c      	adds	r3, #12
 80073fc:	7812      	ldrb	r2, [r2, #0]
 80073fe:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8007400:	68fb      	ldr	r3, [r7, #12]
 8007402:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007404:	1c5a      	adds	r2, r3, #1
 8007406:	68fb      	ldr	r3, [r7, #12]
 8007408:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800740a:	68fb      	ldr	r3, [r7, #12]
 800740c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800740e:	b29b      	uxth	r3, r3
 8007410:	3b01      	subs	r3, #1
 8007412:	b29a      	uxth	r2, r3
 8007414:	68fb      	ldr	r3, [r7, #12]
 8007416:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8007418:	e04b      	b.n	80074b2 <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800741a:	68fb      	ldr	r3, [r7, #12]
 800741c:	681b      	ldr	r3, [r3, #0]
 800741e:	689b      	ldr	r3, [r3, #8]
 8007420:	f003 0302 	and.w	r3, r3, #2
 8007424:	2b02      	cmp	r3, #2
 8007426:	d12b      	bne.n	8007480 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 8007428:	68fb      	ldr	r3, [r7, #12]
 800742a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800742c:	b29b      	uxth	r3, r3
 800742e:	2b01      	cmp	r3, #1
 8007430:	d912      	bls.n	8007458 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007432:	68fb      	ldr	r3, [r7, #12]
 8007434:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007436:	881a      	ldrh	r2, [r3, #0]
 8007438:	68fb      	ldr	r3, [r7, #12]
 800743a:	681b      	ldr	r3, [r3, #0]
 800743c:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800743e:	68fb      	ldr	r3, [r7, #12]
 8007440:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007442:	1c9a      	adds	r2, r3, #2
 8007444:	68fb      	ldr	r3, [r7, #12]
 8007446:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8007448:	68fb      	ldr	r3, [r7, #12]
 800744a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800744c:	b29b      	uxth	r3, r3
 800744e:	3b02      	subs	r3, #2
 8007450:	b29a      	uxth	r2, r3
 8007452:	68fb      	ldr	r3, [r7, #12]
 8007454:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8007456:	e02c      	b.n	80074b2 <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8007458:	68fb      	ldr	r3, [r7, #12]
 800745a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800745c:	68fb      	ldr	r3, [r7, #12]
 800745e:	681b      	ldr	r3, [r3, #0]
 8007460:	330c      	adds	r3, #12
 8007462:	7812      	ldrb	r2, [r2, #0]
 8007464:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8007466:	68fb      	ldr	r3, [r7, #12]
 8007468:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800746a:	1c5a      	adds	r2, r3, #1
 800746c:	68fb      	ldr	r3, [r7, #12]
 800746e:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8007470:	68fb      	ldr	r3, [r7, #12]
 8007472:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007474:	b29b      	uxth	r3, r3
 8007476:	3b01      	subs	r3, #1
 8007478:	b29a      	uxth	r2, r3
 800747a:	68fb      	ldr	r3, [r7, #12]
 800747c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800747e:	e018      	b.n	80074b2 <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007480:	f7fd fe68 	bl	8005154 <HAL_GetTick>
 8007484:	4602      	mov	r2, r0
 8007486:	69fb      	ldr	r3, [r7, #28]
 8007488:	1ad3      	subs	r3, r2, r3
 800748a:	683a      	ldr	r2, [r7, #0]
 800748c:	429a      	cmp	r2, r3
 800748e:	d803      	bhi.n	8007498 <HAL_SPI_Transmit+0x26e>
 8007490:	683b      	ldr	r3, [r7, #0]
 8007492:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007496:	d102      	bne.n	800749e <HAL_SPI_Transmit+0x274>
 8007498:	683b      	ldr	r3, [r7, #0]
 800749a:	2b00      	cmp	r3, #0
 800749c:	d109      	bne.n	80074b2 <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800749e:	68fb      	ldr	r3, [r7, #12]
 80074a0:	2201      	movs	r2, #1
 80074a2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 80074a6:	68fb      	ldr	r3, [r7, #12]
 80074a8:	2200      	movs	r2, #0
 80074aa:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 80074ae:	2303      	movs	r3, #3
 80074b0:	e02d      	b.n	800750e <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 80074b2:	68fb      	ldr	r3, [r7, #12]
 80074b4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80074b6:	b29b      	uxth	r3, r3
 80074b8:	2b00      	cmp	r3, #0
 80074ba:	d1ae      	bne.n	800741a <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80074bc:	69fa      	ldr	r2, [r7, #28]
 80074be:	6839      	ldr	r1, [r7, #0]
 80074c0:	68f8      	ldr	r0, [r7, #12]
 80074c2:	f000 fcf5 	bl	8007eb0 <SPI_EndRxTxTransaction>
 80074c6:	4603      	mov	r3, r0
 80074c8:	2b00      	cmp	r3, #0
 80074ca:	d002      	beq.n	80074d2 <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80074cc:	68fb      	ldr	r3, [r7, #12]
 80074ce:	2220      	movs	r2, #32
 80074d0:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80074d2:	68fb      	ldr	r3, [r7, #12]
 80074d4:	689b      	ldr	r3, [r3, #8]
 80074d6:	2b00      	cmp	r3, #0
 80074d8:	d10a      	bne.n	80074f0 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80074da:	2300      	movs	r3, #0
 80074dc:	617b      	str	r3, [r7, #20]
 80074de:	68fb      	ldr	r3, [r7, #12]
 80074e0:	681b      	ldr	r3, [r3, #0]
 80074e2:	68db      	ldr	r3, [r3, #12]
 80074e4:	617b      	str	r3, [r7, #20]
 80074e6:	68fb      	ldr	r3, [r7, #12]
 80074e8:	681b      	ldr	r3, [r3, #0]
 80074ea:	689b      	ldr	r3, [r3, #8]
 80074ec:	617b      	str	r3, [r7, #20]
 80074ee:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80074f0:	68fb      	ldr	r3, [r7, #12]
 80074f2:	2201      	movs	r2, #1
 80074f4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80074f8:	68fb      	ldr	r3, [r7, #12]
 80074fa:	2200      	movs	r2, #0
 80074fc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007500:	68fb      	ldr	r3, [r7, #12]
 8007502:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007504:	2b00      	cmp	r3, #0
 8007506:	d001      	beq.n	800750c <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 8007508:	2301      	movs	r3, #1
 800750a:	e000      	b.n	800750e <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 800750c:	2300      	movs	r3, #0
  }
}
 800750e:	4618      	mov	r0, r3
 8007510:	3720      	adds	r7, #32
 8007512:	46bd      	mov	sp, r7
 8007514:	bd80      	pop	{r7, pc}

08007516 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007516:	b580      	push	{r7, lr}
 8007518:	b088      	sub	sp, #32
 800751a:	af02      	add	r7, sp, #8
 800751c:	60f8      	str	r0, [r7, #12]
 800751e:	60b9      	str	r1, [r7, #8]
 8007520:	603b      	str	r3, [r7, #0]
 8007522:	4613      	mov	r3, r2
 8007524:	80fb      	strh	r3, [r7, #6]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8007526:	68fb      	ldr	r3, [r7, #12]
 8007528:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800752c:	b2db      	uxtb	r3, r3
 800752e:	2b01      	cmp	r3, #1
 8007530:	d001      	beq.n	8007536 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8007532:	2302      	movs	r3, #2
 8007534:	e123      	b.n	800777e <HAL_SPI_Receive+0x268>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8007536:	68fb      	ldr	r3, [r7, #12]
 8007538:	685b      	ldr	r3, [r3, #4]
 800753a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800753e:	d112      	bne.n	8007566 <HAL_SPI_Receive+0x50>
 8007540:	68fb      	ldr	r3, [r7, #12]
 8007542:	689b      	ldr	r3, [r3, #8]
 8007544:	2b00      	cmp	r3, #0
 8007546:	d10e      	bne.n	8007566 <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8007548:	68fb      	ldr	r3, [r7, #12]
 800754a:	2204      	movs	r2, #4
 800754c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8007550:	88fa      	ldrh	r2, [r7, #6]
 8007552:	683b      	ldr	r3, [r7, #0]
 8007554:	9300      	str	r3, [sp, #0]
 8007556:	4613      	mov	r3, r2
 8007558:	68ba      	ldr	r2, [r7, #8]
 800755a:	68b9      	ldr	r1, [r7, #8]
 800755c:	68f8      	ldr	r0, [r7, #12]
 800755e:	f000 f912 	bl	8007786 <HAL_SPI_TransmitReceive>
 8007562:	4603      	mov	r3, r0
 8007564:	e10b      	b.n	800777e <HAL_SPI_Receive+0x268>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007566:	f7fd fdf5 	bl	8005154 <HAL_GetTick>
 800756a:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 800756c:	68bb      	ldr	r3, [r7, #8]
 800756e:	2b00      	cmp	r3, #0
 8007570:	d002      	beq.n	8007578 <HAL_SPI_Receive+0x62>
 8007572:	88fb      	ldrh	r3, [r7, #6]
 8007574:	2b00      	cmp	r3, #0
 8007576:	d101      	bne.n	800757c <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 8007578:	2301      	movs	r3, #1
 800757a:	e100      	b.n	800777e <HAL_SPI_Receive+0x268>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800757c:	68fb      	ldr	r3, [r7, #12]
 800757e:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8007582:	2b01      	cmp	r3, #1
 8007584:	d101      	bne.n	800758a <HAL_SPI_Receive+0x74>
 8007586:	2302      	movs	r3, #2
 8007588:	e0f9      	b.n	800777e <HAL_SPI_Receive+0x268>
 800758a:	68fb      	ldr	r3, [r7, #12]
 800758c:	2201      	movs	r2, #1
 800758e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8007592:	68fb      	ldr	r3, [r7, #12]
 8007594:	2204      	movs	r2, #4
 8007596:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800759a:	68fb      	ldr	r3, [r7, #12]
 800759c:	2200      	movs	r2, #0
 800759e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80075a0:	68fb      	ldr	r3, [r7, #12]
 80075a2:	68ba      	ldr	r2, [r7, #8]
 80075a4:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 80075a6:	68fb      	ldr	r3, [r7, #12]
 80075a8:	88fa      	ldrh	r2, [r7, #6]
 80075aa:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 80075ae:	68fb      	ldr	r3, [r7, #12]
 80075b0:	88fa      	ldrh	r2, [r7, #6]
 80075b2:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80075b6:	68fb      	ldr	r3, [r7, #12]
 80075b8:	2200      	movs	r2, #0
 80075ba:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 80075bc:	68fb      	ldr	r3, [r7, #12]
 80075be:	2200      	movs	r2, #0
 80075c0:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 80075c2:	68fb      	ldr	r3, [r7, #12]
 80075c4:	2200      	movs	r2, #0
 80075c6:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 80075c8:	68fb      	ldr	r3, [r7, #12]
 80075ca:	2200      	movs	r2, #0
 80075cc:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 80075ce:	68fb      	ldr	r3, [r7, #12]
 80075d0:	2200      	movs	r2, #0
 80075d2:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80075d4:	68fb      	ldr	r3, [r7, #12]
 80075d6:	68db      	ldr	r3, [r3, #12]
 80075d8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80075dc:	d908      	bls.n	80075f0 <HAL_SPI_Receive+0xda>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80075de:	68fb      	ldr	r3, [r7, #12]
 80075e0:	681b      	ldr	r3, [r3, #0]
 80075e2:	685a      	ldr	r2, [r3, #4]
 80075e4:	68fb      	ldr	r3, [r7, #12]
 80075e6:	681b      	ldr	r3, [r3, #0]
 80075e8:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80075ec:	605a      	str	r2, [r3, #4]
 80075ee:	e007      	b.n	8007600 <HAL_SPI_Receive+0xea>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80075f0:	68fb      	ldr	r3, [r7, #12]
 80075f2:	681b      	ldr	r3, [r3, #0]
 80075f4:	685a      	ldr	r2, [r3, #4]
 80075f6:	68fb      	ldr	r3, [r7, #12]
 80075f8:	681b      	ldr	r3, [r3, #0]
 80075fa:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80075fe:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007600:	68fb      	ldr	r3, [r7, #12]
 8007602:	689b      	ldr	r3, [r3, #8]
 8007604:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007608:	d10f      	bne.n	800762a <HAL_SPI_Receive+0x114>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800760a:	68fb      	ldr	r3, [r7, #12]
 800760c:	681b      	ldr	r3, [r3, #0]
 800760e:	681a      	ldr	r2, [r3, #0]
 8007610:	68fb      	ldr	r3, [r7, #12]
 8007612:	681b      	ldr	r3, [r3, #0]
 8007614:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007618:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800761a:	68fb      	ldr	r3, [r7, #12]
 800761c:	681b      	ldr	r3, [r3, #0]
 800761e:	681a      	ldr	r2, [r3, #0]
 8007620:	68fb      	ldr	r3, [r7, #12]
 8007622:	681b      	ldr	r3, [r3, #0]
 8007624:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8007628:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800762a:	68fb      	ldr	r3, [r7, #12]
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	681b      	ldr	r3, [r3, #0]
 8007630:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007634:	2b40      	cmp	r3, #64	@ 0x40
 8007636:	d007      	beq.n	8007648 <HAL_SPI_Receive+0x132>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007638:	68fb      	ldr	r3, [r7, #12]
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	681a      	ldr	r2, [r3, #0]
 800763e:	68fb      	ldr	r3, [r7, #12]
 8007640:	681b      	ldr	r3, [r3, #0]
 8007642:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007646:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8007648:	68fb      	ldr	r3, [r7, #12]
 800764a:	68db      	ldr	r3, [r3, #12]
 800764c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007650:	d875      	bhi.n	800773e <HAL_SPI_Receive+0x228>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8007652:	e037      	b.n	80076c4 <HAL_SPI_Receive+0x1ae>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8007654:	68fb      	ldr	r3, [r7, #12]
 8007656:	681b      	ldr	r3, [r3, #0]
 8007658:	689b      	ldr	r3, [r3, #8]
 800765a:	f003 0301 	and.w	r3, r3, #1
 800765e:	2b01      	cmp	r3, #1
 8007660:	d117      	bne.n	8007692 <HAL_SPI_Receive+0x17c>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8007662:	68fb      	ldr	r3, [r7, #12]
 8007664:	681b      	ldr	r3, [r3, #0]
 8007666:	f103 020c 	add.w	r2, r3, #12
 800766a:	68fb      	ldr	r3, [r7, #12]
 800766c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800766e:	7812      	ldrb	r2, [r2, #0]
 8007670:	b2d2      	uxtb	r2, r2
 8007672:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8007674:	68fb      	ldr	r3, [r7, #12]
 8007676:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007678:	1c5a      	adds	r2, r3, #1
 800767a:	68fb      	ldr	r3, [r7, #12]
 800767c:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800767e:	68fb      	ldr	r3, [r7, #12]
 8007680:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007684:	b29b      	uxth	r3, r3
 8007686:	3b01      	subs	r3, #1
 8007688:	b29a      	uxth	r2, r3
 800768a:	68fb      	ldr	r3, [r7, #12]
 800768c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8007690:	e018      	b.n	80076c4 <HAL_SPI_Receive+0x1ae>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007692:	f7fd fd5f 	bl	8005154 <HAL_GetTick>
 8007696:	4602      	mov	r2, r0
 8007698:	697b      	ldr	r3, [r7, #20]
 800769a:	1ad3      	subs	r3, r2, r3
 800769c:	683a      	ldr	r2, [r7, #0]
 800769e:	429a      	cmp	r2, r3
 80076a0:	d803      	bhi.n	80076aa <HAL_SPI_Receive+0x194>
 80076a2:	683b      	ldr	r3, [r7, #0]
 80076a4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80076a8:	d102      	bne.n	80076b0 <HAL_SPI_Receive+0x19a>
 80076aa:	683b      	ldr	r3, [r7, #0]
 80076ac:	2b00      	cmp	r3, #0
 80076ae:	d109      	bne.n	80076c4 <HAL_SPI_Receive+0x1ae>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80076b0:	68fb      	ldr	r3, [r7, #12]
 80076b2:	2201      	movs	r2, #1
 80076b4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 80076b8:	68fb      	ldr	r3, [r7, #12]
 80076ba:	2200      	movs	r2, #0
 80076bc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 80076c0:	2303      	movs	r3, #3
 80076c2:	e05c      	b.n	800777e <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 80076c4:	68fb      	ldr	r3, [r7, #12]
 80076c6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80076ca:	b29b      	uxth	r3, r3
 80076cc:	2b00      	cmp	r3, #0
 80076ce:	d1c1      	bne.n	8007654 <HAL_SPI_Receive+0x13e>
 80076d0:	e03b      	b.n	800774a <HAL_SPI_Receive+0x234>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80076d2:	68fb      	ldr	r3, [r7, #12]
 80076d4:	681b      	ldr	r3, [r3, #0]
 80076d6:	689b      	ldr	r3, [r3, #8]
 80076d8:	f003 0301 	and.w	r3, r3, #1
 80076dc:	2b01      	cmp	r3, #1
 80076de:	d115      	bne.n	800770c <HAL_SPI_Receive+0x1f6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80076e0:	68fb      	ldr	r3, [r7, #12]
 80076e2:	681b      	ldr	r3, [r3, #0]
 80076e4:	68da      	ldr	r2, [r3, #12]
 80076e6:	68fb      	ldr	r3, [r7, #12]
 80076e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80076ea:	b292      	uxth	r2, r2
 80076ec:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80076ee:	68fb      	ldr	r3, [r7, #12]
 80076f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80076f2:	1c9a      	adds	r2, r3, #2
 80076f4:	68fb      	ldr	r3, [r7, #12]
 80076f6:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 80076f8:	68fb      	ldr	r3, [r7, #12]
 80076fa:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80076fe:	b29b      	uxth	r3, r3
 8007700:	3b01      	subs	r3, #1
 8007702:	b29a      	uxth	r2, r3
 8007704:	68fb      	ldr	r3, [r7, #12]
 8007706:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 800770a:	e018      	b.n	800773e <HAL_SPI_Receive+0x228>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800770c:	f7fd fd22 	bl	8005154 <HAL_GetTick>
 8007710:	4602      	mov	r2, r0
 8007712:	697b      	ldr	r3, [r7, #20]
 8007714:	1ad3      	subs	r3, r2, r3
 8007716:	683a      	ldr	r2, [r7, #0]
 8007718:	429a      	cmp	r2, r3
 800771a:	d803      	bhi.n	8007724 <HAL_SPI_Receive+0x20e>
 800771c:	683b      	ldr	r3, [r7, #0]
 800771e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007722:	d102      	bne.n	800772a <HAL_SPI_Receive+0x214>
 8007724:	683b      	ldr	r3, [r7, #0]
 8007726:	2b00      	cmp	r3, #0
 8007728:	d109      	bne.n	800773e <HAL_SPI_Receive+0x228>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800772a:	68fb      	ldr	r3, [r7, #12]
 800772c:	2201      	movs	r2, #1
 800772e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8007732:	68fb      	ldr	r3, [r7, #12]
 8007734:	2200      	movs	r2, #0
 8007736:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800773a:	2303      	movs	r3, #3
 800773c:	e01f      	b.n	800777e <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 800773e:	68fb      	ldr	r3, [r7, #12]
 8007740:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007744:	b29b      	uxth	r3, r3
 8007746:	2b00      	cmp	r3, #0
 8007748:	d1c3      	bne.n	80076d2 <HAL_SPI_Receive+0x1bc>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800774a:	697a      	ldr	r2, [r7, #20]
 800774c:	6839      	ldr	r1, [r7, #0]
 800774e:	68f8      	ldr	r0, [r7, #12]
 8007750:	f000 fb56 	bl	8007e00 <SPI_EndRxTransaction>
 8007754:	4603      	mov	r3, r0
 8007756:	2b00      	cmp	r3, #0
 8007758:	d002      	beq.n	8007760 <HAL_SPI_Receive+0x24a>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800775a:	68fb      	ldr	r3, [r7, #12]
 800775c:	2220      	movs	r2, #32
 800775e:	661a      	str	r2, [r3, #96]	@ 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8007760:	68fb      	ldr	r3, [r7, #12]
 8007762:	2201      	movs	r2, #1
 8007764:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8007768:	68fb      	ldr	r3, [r7, #12]
 800776a:	2200      	movs	r2, #0
 800776c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007770:	68fb      	ldr	r3, [r7, #12]
 8007772:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007774:	2b00      	cmp	r3, #0
 8007776:	d001      	beq.n	800777c <HAL_SPI_Receive+0x266>
  {
    return HAL_ERROR;
 8007778:	2301      	movs	r3, #1
 800777a:	e000      	b.n	800777e <HAL_SPI_Receive+0x268>
  }
  else
  {
    return HAL_OK;
 800777c:	2300      	movs	r3, #0
  }
}
 800777e:	4618      	mov	r0, r3
 8007780:	3718      	adds	r7, #24
 8007782:	46bd      	mov	sp, r7
 8007784:	bd80      	pop	{r7, pc}

08007786 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8007786:	b580      	push	{r7, lr}
 8007788:	b08a      	sub	sp, #40	@ 0x28
 800778a:	af00      	add	r7, sp, #0
 800778c:	60f8      	str	r0, [r7, #12]
 800778e:	60b9      	str	r1, [r7, #8]
 8007790:	607a      	str	r2, [r7, #4]
 8007792:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8007794:	2301      	movs	r3, #1
 8007796:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007798:	f7fd fcdc 	bl	8005154 <HAL_GetTick>
 800779c:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800779e:	68fb      	ldr	r3, [r7, #12]
 80077a0:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80077a4:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 80077a6:	68fb      	ldr	r3, [r7, #12]
 80077a8:	685b      	ldr	r3, [r3, #4]
 80077aa:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 80077ac:	887b      	ldrh	r3, [r7, #2]
 80077ae:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 80077b0:	887b      	ldrh	r3, [r7, #2]
 80077b2:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80077b4:	7ffb      	ldrb	r3, [r7, #31]
 80077b6:	2b01      	cmp	r3, #1
 80077b8:	d00c      	beq.n	80077d4 <HAL_SPI_TransmitReceive+0x4e>
 80077ba:	69bb      	ldr	r3, [r7, #24]
 80077bc:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80077c0:	d106      	bne.n	80077d0 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 80077c2:	68fb      	ldr	r3, [r7, #12]
 80077c4:	689b      	ldr	r3, [r3, #8]
 80077c6:	2b00      	cmp	r3, #0
 80077c8:	d102      	bne.n	80077d0 <HAL_SPI_TransmitReceive+0x4a>
 80077ca:	7ffb      	ldrb	r3, [r7, #31]
 80077cc:	2b04      	cmp	r3, #4
 80077ce:	d001      	beq.n	80077d4 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 80077d0:	2302      	movs	r3, #2
 80077d2:	e1f3      	b.n	8007bbc <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80077d4:	68bb      	ldr	r3, [r7, #8]
 80077d6:	2b00      	cmp	r3, #0
 80077d8:	d005      	beq.n	80077e6 <HAL_SPI_TransmitReceive+0x60>
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	2b00      	cmp	r3, #0
 80077de:	d002      	beq.n	80077e6 <HAL_SPI_TransmitReceive+0x60>
 80077e0:	887b      	ldrh	r3, [r7, #2]
 80077e2:	2b00      	cmp	r3, #0
 80077e4:	d101      	bne.n	80077ea <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 80077e6:	2301      	movs	r3, #1
 80077e8:	e1e8      	b.n	8007bbc <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80077ea:	68fb      	ldr	r3, [r7, #12]
 80077ec:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80077f0:	2b01      	cmp	r3, #1
 80077f2:	d101      	bne.n	80077f8 <HAL_SPI_TransmitReceive+0x72>
 80077f4:	2302      	movs	r3, #2
 80077f6:	e1e1      	b.n	8007bbc <HAL_SPI_TransmitReceive+0x436>
 80077f8:	68fb      	ldr	r3, [r7, #12]
 80077fa:	2201      	movs	r2, #1
 80077fc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8007800:	68fb      	ldr	r3, [r7, #12]
 8007802:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8007806:	b2db      	uxtb	r3, r3
 8007808:	2b04      	cmp	r3, #4
 800780a:	d003      	beq.n	8007814 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800780c:	68fb      	ldr	r3, [r7, #12]
 800780e:	2205      	movs	r2, #5
 8007810:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007814:	68fb      	ldr	r3, [r7, #12]
 8007816:	2200      	movs	r2, #0
 8007818:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800781a:	68fb      	ldr	r3, [r7, #12]
 800781c:	687a      	ldr	r2, [r7, #4]
 800781e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8007820:	68fb      	ldr	r3, [r7, #12]
 8007822:	887a      	ldrh	r2, [r7, #2]
 8007824:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8007828:	68fb      	ldr	r3, [r7, #12]
 800782a:	887a      	ldrh	r2, [r7, #2]
 800782c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8007830:	68fb      	ldr	r3, [r7, #12]
 8007832:	68ba      	ldr	r2, [r7, #8]
 8007834:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8007836:	68fb      	ldr	r3, [r7, #12]
 8007838:	887a      	ldrh	r2, [r7, #2]
 800783a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 800783c:	68fb      	ldr	r3, [r7, #12]
 800783e:	887a      	ldrh	r2, [r7, #2]
 8007840:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8007842:	68fb      	ldr	r3, [r7, #12]
 8007844:	2200      	movs	r2, #0
 8007846:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8007848:	68fb      	ldr	r3, [r7, #12]
 800784a:	2200      	movs	r2, #0
 800784c:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800784e:	68fb      	ldr	r3, [r7, #12]
 8007850:	68db      	ldr	r3, [r3, #12]
 8007852:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007856:	d802      	bhi.n	800785e <HAL_SPI_TransmitReceive+0xd8>
 8007858:	8abb      	ldrh	r3, [r7, #20]
 800785a:	2b01      	cmp	r3, #1
 800785c:	d908      	bls.n	8007870 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800785e:	68fb      	ldr	r3, [r7, #12]
 8007860:	681b      	ldr	r3, [r3, #0]
 8007862:	685a      	ldr	r2, [r3, #4]
 8007864:	68fb      	ldr	r3, [r7, #12]
 8007866:	681b      	ldr	r3, [r3, #0]
 8007868:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800786c:	605a      	str	r2, [r3, #4]
 800786e:	e007      	b.n	8007880 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007870:	68fb      	ldr	r3, [r7, #12]
 8007872:	681b      	ldr	r3, [r3, #0]
 8007874:	685a      	ldr	r2, [r3, #4]
 8007876:	68fb      	ldr	r3, [r7, #12]
 8007878:	681b      	ldr	r3, [r3, #0]
 800787a:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800787e:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007880:	68fb      	ldr	r3, [r7, #12]
 8007882:	681b      	ldr	r3, [r3, #0]
 8007884:	681b      	ldr	r3, [r3, #0]
 8007886:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800788a:	2b40      	cmp	r3, #64	@ 0x40
 800788c:	d007      	beq.n	800789e <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800788e:	68fb      	ldr	r3, [r7, #12]
 8007890:	681b      	ldr	r3, [r3, #0]
 8007892:	681a      	ldr	r2, [r3, #0]
 8007894:	68fb      	ldr	r3, [r7, #12]
 8007896:	681b      	ldr	r3, [r3, #0]
 8007898:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800789c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800789e:	68fb      	ldr	r3, [r7, #12]
 80078a0:	68db      	ldr	r3, [r3, #12]
 80078a2:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80078a6:	f240 8083 	bls.w	80079b0 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80078aa:	68fb      	ldr	r3, [r7, #12]
 80078ac:	685b      	ldr	r3, [r3, #4]
 80078ae:	2b00      	cmp	r3, #0
 80078b0:	d002      	beq.n	80078b8 <HAL_SPI_TransmitReceive+0x132>
 80078b2:	8afb      	ldrh	r3, [r7, #22]
 80078b4:	2b01      	cmp	r3, #1
 80078b6:	d16f      	bne.n	8007998 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80078b8:	68fb      	ldr	r3, [r7, #12]
 80078ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80078bc:	881a      	ldrh	r2, [r3, #0]
 80078be:	68fb      	ldr	r3, [r7, #12]
 80078c0:	681b      	ldr	r3, [r3, #0]
 80078c2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80078c4:	68fb      	ldr	r3, [r7, #12]
 80078c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80078c8:	1c9a      	adds	r2, r3, #2
 80078ca:	68fb      	ldr	r3, [r7, #12]
 80078cc:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80078ce:	68fb      	ldr	r3, [r7, #12]
 80078d0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80078d2:	b29b      	uxth	r3, r3
 80078d4:	3b01      	subs	r3, #1
 80078d6:	b29a      	uxth	r2, r3
 80078d8:	68fb      	ldr	r3, [r7, #12]
 80078da:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80078dc:	e05c      	b.n	8007998 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80078de:	68fb      	ldr	r3, [r7, #12]
 80078e0:	681b      	ldr	r3, [r3, #0]
 80078e2:	689b      	ldr	r3, [r3, #8]
 80078e4:	f003 0302 	and.w	r3, r3, #2
 80078e8:	2b02      	cmp	r3, #2
 80078ea:	d11b      	bne.n	8007924 <HAL_SPI_TransmitReceive+0x19e>
 80078ec:	68fb      	ldr	r3, [r7, #12]
 80078ee:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80078f0:	b29b      	uxth	r3, r3
 80078f2:	2b00      	cmp	r3, #0
 80078f4:	d016      	beq.n	8007924 <HAL_SPI_TransmitReceive+0x19e>
 80078f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80078f8:	2b01      	cmp	r3, #1
 80078fa:	d113      	bne.n	8007924 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80078fc:	68fb      	ldr	r3, [r7, #12]
 80078fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007900:	881a      	ldrh	r2, [r3, #0]
 8007902:	68fb      	ldr	r3, [r7, #12]
 8007904:	681b      	ldr	r3, [r3, #0]
 8007906:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007908:	68fb      	ldr	r3, [r7, #12]
 800790a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800790c:	1c9a      	adds	r2, r3, #2
 800790e:	68fb      	ldr	r3, [r7, #12]
 8007910:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8007912:	68fb      	ldr	r3, [r7, #12]
 8007914:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007916:	b29b      	uxth	r3, r3
 8007918:	3b01      	subs	r3, #1
 800791a:	b29a      	uxth	r2, r3
 800791c:	68fb      	ldr	r3, [r7, #12]
 800791e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007920:	2300      	movs	r3, #0
 8007922:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007924:	68fb      	ldr	r3, [r7, #12]
 8007926:	681b      	ldr	r3, [r3, #0]
 8007928:	689b      	ldr	r3, [r3, #8]
 800792a:	f003 0301 	and.w	r3, r3, #1
 800792e:	2b01      	cmp	r3, #1
 8007930:	d11c      	bne.n	800796c <HAL_SPI_TransmitReceive+0x1e6>
 8007932:	68fb      	ldr	r3, [r7, #12]
 8007934:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007938:	b29b      	uxth	r3, r3
 800793a:	2b00      	cmp	r3, #0
 800793c:	d016      	beq.n	800796c <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800793e:	68fb      	ldr	r3, [r7, #12]
 8007940:	681b      	ldr	r3, [r3, #0]
 8007942:	68da      	ldr	r2, [r3, #12]
 8007944:	68fb      	ldr	r3, [r7, #12]
 8007946:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007948:	b292      	uxth	r2, r2
 800794a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800794c:	68fb      	ldr	r3, [r7, #12]
 800794e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007950:	1c9a      	adds	r2, r3, #2
 8007952:	68fb      	ldr	r3, [r7, #12]
 8007954:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8007956:	68fb      	ldr	r3, [r7, #12]
 8007958:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800795c:	b29b      	uxth	r3, r3
 800795e:	3b01      	subs	r3, #1
 8007960:	b29a      	uxth	r2, r3
 8007962:	68fb      	ldr	r3, [r7, #12]
 8007964:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007968:	2301      	movs	r3, #1
 800796a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800796c:	f7fd fbf2 	bl	8005154 <HAL_GetTick>
 8007970:	4602      	mov	r2, r0
 8007972:	6a3b      	ldr	r3, [r7, #32]
 8007974:	1ad3      	subs	r3, r2, r3
 8007976:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007978:	429a      	cmp	r2, r3
 800797a:	d80d      	bhi.n	8007998 <HAL_SPI_TransmitReceive+0x212>
 800797c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800797e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007982:	d009      	beq.n	8007998 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8007984:	68fb      	ldr	r3, [r7, #12]
 8007986:	2201      	movs	r2, #1
 8007988:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 800798c:	68fb      	ldr	r3, [r7, #12]
 800798e:	2200      	movs	r2, #0
 8007990:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8007994:	2303      	movs	r3, #3
 8007996:	e111      	b.n	8007bbc <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007998:	68fb      	ldr	r3, [r7, #12]
 800799a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800799c:	b29b      	uxth	r3, r3
 800799e:	2b00      	cmp	r3, #0
 80079a0:	d19d      	bne.n	80078de <HAL_SPI_TransmitReceive+0x158>
 80079a2:	68fb      	ldr	r3, [r7, #12]
 80079a4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80079a8:	b29b      	uxth	r3, r3
 80079aa:	2b00      	cmp	r3, #0
 80079ac:	d197      	bne.n	80078de <HAL_SPI_TransmitReceive+0x158>
 80079ae:	e0e5      	b.n	8007b7c <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80079b0:	68fb      	ldr	r3, [r7, #12]
 80079b2:	685b      	ldr	r3, [r3, #4]
 80079b4:	2b00      	cmp	r3, #0
 80079b6:	d003      	beq.n	80079c0 <HAL_SPI_TransmitReceive+0x23a>
 80079b8:	8afb      	ldrh	r3, [r7, #22]
 80079ba:	2b01      	cmp	r3, #1
 80079bc:	f040 80d1 	bne.w	8007b62 <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 80079c0:	68fb      	ldr	r3, [r7, #12]
 80079c2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80079c4:	b29b      	uxth	r3, r3
 80079c6:	2b01      	cmp	r3, #1
 80079c8:	d912      	bls.n	80079f0 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80079ca:	68fb      	ldr	r3, [r7, #12]
 80079cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80079ce:	881a      	ldrh	r2, [r3, #0]
 80079d0:	68fb      	ldr	r3, [r7, #12]
 80079d2:	681b      	ldr	r3, [r3, #0]
 80079d4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80079d6:	68fb      	ldr	r3, [r7, #12]
 80079d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80079da:	1c9a      	adds	r2, r3, #2
 80079dc:	68fb      	ldr	r3, [r7, #12]
 80079de:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 80079e0:	68fb      	ldr	r3, [r7, #12]
 80079e2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80079e4:	b29b      	uxth	r3, r3
 80079e6:	3b02      	subs	r3, #2
 80079e8:	b29a      	uxth	r2, r3
 80079ea:	68fb      	ldr	r3, [r7, #12]
 80079ec:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80079ee:	e0b8      	b.n	8007b62 <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80079f0:	68fb      	ldr	r3, [r7, #12]
 80079f2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80079f4:	68fb      	ldr	r3, [r7, #12]
 80079f6:	681b      	ldr	r3, [r3, #0]
 80079f8:	330c      	adds	r3, #12
 80079fa:	7812      	ldrb	r2, [r2, #0]
 80079fc:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80079fe:	68fb      	ldr	r3, [r7, #12]
 8007a00:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007a02:	1c5a      	adds	r2, r3, #1
 8007a04:	68fb      	ldr	r3, [r7, #12]
 8007a06:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8007a08:	68fb      	ldr	r3, [r7, #12]
 8007a0a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007a0c:	b29b      	uxth	r3, r3
 8007a0e:	3b01      	subs	r3, #1
 8007a10:	b29a      	uxth	r2, r3
 8007a12:	68fb      	ldr	r3, [r7, #12]
 8007a14:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007a16:	e0a4      	b.n	8007b62 <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007a18:	68fb      	ldr	r3, [r7, #12]
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	689b      	ldr	r3, [r3, #8]
 8007a1e:	f003 0302 	and.w	r3, r3, #2
 8007a22:	2b02      	cmp	r3, #2
 8007a24:	d134      	bne.n	8007a90 <HAL_SPI_TransmitReceive+0x30a>
 8007a26:	68fb      	ldr	r3, [r7, #12]
 8007a28:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007a2a:	b29b      	uxth	r3, r3
 8007a2c:	2b00      	cmp	r3, #0
 8007a2e:	d02f      	beq.n	8007a90 <HAL_SPI_TransmitReceive+0x30a>
 8007a30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a32:	2b01      	cmp	r3, #1
 8007a34:	d12c      	bne.n	8007a90 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8007a36:	68fb      	ldr	r3, [r7, #12]
 8007a38:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007a3a:	b29b      	uxth	r3, r3
 8007a3c:	2b01      	cmp	r3, #1
 8007a3e:	d912      	bls.n	8007a66 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007a40:	68fb      	ldr	r3, [r7, #12]
 8007a42:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007a44:	881a      	ldrh	r2, [r3, #0]
 8007a46:	68fb      	ldr	r3, [r7, #12]
 8007a48:	681b      	ldr	r3, [r3, #0]
 8007a4a:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8007a4c:	68fb      	ldr	r3, [r7, #12]
 8007a4e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007a50:	1c9a      	adds	r2, r3, #2
 8007a52:	68fb      	ldr	r3, [r7, #12]
 8007a54:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8007a56:	68fb      	ldr	r3, [r7, #12]
 8007a58:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007a5a:	b29b      	uxth	r3, r3
 8007a5c:	3b02      	subs	r3, #2
 8007a5e:	b29a      	uxth	r2, r3
 8007a60:	68fb      	ldr	r3, [r7, #12]
 8007a62:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8007a64:	e012      	b.n	8007a8c <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8007a66:	68fb      	ldr	r3, [r7, #12]
 8007a68:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007a6a:	68fb      	ldr	r3, [r7, #12]
 8007a6c:	681b      	ldr	r3, [r3, #0]
 8007a6e:	330c      	adds	r3, #12
 8007a70:	7812      	ldrb	r2, [r2, #0]
 8007a72:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8007a74:	68fb      	ldr	r3, [r7, #12]
 8007a76:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007a78:	1c5a      	adds	r2, r3, #1
 8007a7a:	68fb      	ldr	r3, [r7, #12]
 8007a7c:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8007a7e:	68fb      	ldr	r3, [r7, #12]
 8007a80:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007a82:	b29b      	uxth	r3, r3
 8007a84:	3b01      	subs	r3, #1
 8007a86:	b29a      	uxth	r2, r3
 8007a88:	68fb      	ldr	r3, [r7, #12]
 8007a8a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007a8c:	2300      	movs	r3, #0
 8007a8e:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007a90:	68fb      	ldr	r3, [r7, #12]
 8007a92:	681b      	ldr	r3, [r3, #0]
 8007a94:	689b      	ldr	r3, [r3, #8]
 8007a96:	f003 0301 	and.w	r3, r3, #1
 8007a9a:	2b01      	cmp	r3, #1
 8007a9c:	d148      	bne.n	8007b30 <HAL_SPI_TransmitReceive+0x3aa>
 8007a9e:	68fb      	ldr	r3, [r7, #12]
 8007aa0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007aa4:	b29b      	uxth	r3, r3
 8007aa6:	2b00      	cmp	r3, #0
 8007aa8:	d042      	beq.n	8007b30 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8007aaa:	68fb      	ldr	r3, [r7, #12]
 8007aac:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007ab0:	b29b      	uxth	r3, r3
 8007ab2:	2b01      	cmp	r3, #1
 8007ab4:	d923      	bls.n	8007afe <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007ab6:	68fb      	ldr	r3, [r7, #12]
 8007ab8:	681b      	ldr	r3, [r3, #0]
 8007aba:	68da      	ldr	r2, [r3, #12]
 8007abc:	68fb      	ldr	r3, [r7, #12]
 8007abe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007ac0:	b292      	uxth	r2, r2
 8007ac2:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8007ac4:	68fb      	ldr	r3, [r7, #12]
 8007ac6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007ac8:	1c9a      	adds	r2, r3, #2
 8007aca:	68fb      	ldr	r3, [r7, #12]
 8007acc:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8007ace:	68fb      	ldr	r3, [r7, #12]
 8007ad0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007ad4:	b29b      	uxth	r3, r3
 8007ad6:	3b02      	subs	r3, #2
 8007ad8:	b29a      	uxth	r2, r3
 8007ada:	68fb      	ldr	r3, [r7, #12]
 8007adc:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8007ae0:	68fb      	ldr	r3, [r7, #12]
 8007ae2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007ae6:	b29b      	uxth	r3, r3
 8007ae8:	2b01      	cmp	r3, #1
 8007aea:	d81f      	bhi.n	8007b2c <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007aec:	68fb      	ldr	r3, [r7, #12]
 8007aee:	681b      	ldr	r3, [r3, #0]
 8007af0:	685a      	ldr	r2, [r3, #4]
 8007af2:	68fb      	ldr	r3, [r7, #12]
 8007af4:	681b      	ldr	r3, [r3, #0]
 8007af6:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8007afa:	605a      	str	r2, [r3, #4]
 8007afc:	e016      	b.n	8007b2c <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8007afe:	68fb      	ldr	r3, [r7, #12]
 8007b00:	681b      	ldr	r3, [r3, #0]
 8007b02:	f103 020c 	add.w	r2, r3, #12
 8007b06:	68fb      	ldr	r3, [r7, #12]
 8007b08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b0a:	7812      	ldrb	r2, [r2, #0]
 8007b0c:	b2d2      	uxtb	r2, r2
 8007b0e:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8007b10:	68fb      	ldr	r3, [r7, #12]
 8007b12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b14:	1c5a      	adds	r2, r3, #1
 8007b16:	68fb      	ldr	r3, [r7, #12]
 8007b18:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8007b1a:	68fb      	ldr	r3, [r7, #12]
 8007b1c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007b20:	b29b      	uxth	r3, r3
 8007b22:	3b01      	subs	r3, #1
 8007b24:	b29a      	uxth	r2, r3
 8007b26:	68fb      	ldr	r3, [r7, #12]
 8007b28:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007b2c:	2301      	movs	r3, #1
 8007b2e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8007b30:	f7fd fb10 	bl	8005154 <HAL_GetTick>
 8007b34:	4602      	mov	r2, r0
 8007b36:	6a3b      	ldr	r3, [r7, #32]
 8007b38:	1ad3      	subs	r3, r2, r3
 8007b3a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007b3c:	429a      	cmp	r2, r3
 8007b3e:	d803      	bhi.n	8007b48 <HAL_SPI_TransmitReceive+0x3c2>
 8007b40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b42:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007b46:	d102      	bne.n	8007b4e <HAL_SPI_TransmitReceive+0x3c8>
 8007b48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b4a:	2b00      	cmp	r3, #0
 8007b4c:	d109      	bne.n	8007b62 <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8007b4e:	68fb      	ldr	r3, [r7, #12]
 8007b50:	2201      	movs	r2, #1
 8007b52:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8007b56:	68fb      	ldr	r3, [r7, #12]
 8007b58:	2200      	movs	r2, #0
 8007b5a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8007b5e:	2303      	movs	r3, #3
 8007b60:	e02c      	b.n	8007bbc <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007b62:	68fb      	ldr	r3, [r7, #12]
 8007b64:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007b66:	b29b      	uxth	r3, r3
 8007b68:	2b00      	cmp	r3, #0
 8007b6a:	f47f af55 	bne.w	8007a18 <HAL_SPI_TransmitReceive+0x292>
 8007b6e:	68fb      	ldr	r3, [r7, #12]
 8007b70:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007b74:	b29b      	uxth	r3, r3
 8007b76:	2b00      	cmp	r3, #0
 8007b78:	f47f af4e 	bne.w	8007a18 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007b7c:	6a3a      	ldr	r2, [r7, #32]
 8007b7e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8007b80:	68f8      	ldr	r0, [r7, #12]
 8007b82:	f000 f995 	bl	8007eb0 <SPI_EndRxTxTransaction>
 8007b86:	4603      	mov	r3, r0
 8007b88:	2b00      	cmp	r3, #0
 8007b8a:	d008      	beq.n	8007b9e <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007b8c:	68fb      	ldr	r3, [r7, #12]
 8007b8e:	2220      	movs	r2, #32
 8007b90:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 8007b92:	68fb      	ldr	r3, [r7, #12]
 8007b94:	2200      	movs	r2, #0
 8007b96:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8007b9a:	2301      	movs	r3, #1
 8007b9c:	e00e      	b.n	8007bbc <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 8007b9e:	68fb      	ldr	r3, [r7, #12]
 8007ba0:	2201      	movs	r2, #1
 8007ba2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8007ba6:	68fb      	ldr	r3, [r7, #12]
 8007ba8:	2200      	movs	r2, #0
 8007baa:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007bae:	68fb      	ldr	r3, [r7, #12]
 8007bb0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007bb2:	2b00      	cmp	r3, #0
 8007bb4:	d001      	beq.n	8007bba <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 8007bb6:	2301      	movs	r3, #1
 8007bb8:	e000      	b.n	8007bbc <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 8007bba:	2300      	movs	r3, #0
  }
}
 8007bbc:	4618      	mov	r0, r3
 8007bbe:	3728      	adds	r7, #40	@ 0x28
 8007bc0:	46bd      	mov	sp, r7
 8007bc2:	bd80      	pop	{r7, pc}

08007bc4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007bc4:	b580      	push	{r7, lr}
 8007bc6:	b088      	sub	sp, #32
 8007bc8:	af00      	add	r7, sp, #0
 8007bca:	60f8      	str	r0, [r7, #12]
 8007bcc:	60b9      	str	r1, [r7, #8]
 8007bce:	603b      	str	r3, [r7, #0]
 8007bd0:	4613      	mov	r3, r2
 8007bd2:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8007bd4:	f7fd fabe 	bl	8005154 <HAL_GetTick>
 8007bd8:	4602      	mov	r2, r0
 8007bda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007bdc:	1a9b      	subs	r3, r3, r2
 8007bde:	683a      	ldr	r2, [r7, #0]
 8007be0:	4413      	add	r3, r2
 8007be2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8007be4:	f7fd fab6 	bl	8005154 <HAL_GetTick>
 8007be8:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8007bea:	4b39      	ldr	r3, [pc, #228]	@ (8007cd0 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8007bec:	681b      	ldr	r3, [r3, #0]
 8007bee:	015b      	lsls	r3, r3, #5
 8007bf0:	0d1b      	lsrs	r3, r3, #20
 8007bf2:	69fa      	ldr	r2, [r7, #28]
 8007bf4:	fb02 f303 	mul.w	r3, r2, r3
 8007bf8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007bfa:	e054      	b.n	8007ca6 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8007bfc:	683b      	ldr	r3, [r7, #0]
 8007bfe:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007c02:	d050      	beq.n	8007ca6 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007c04:	f7fd faa6 	bl	8005154 <HAL_GetTick>
 8007c08:	4602      	mov	r2, r0
 8007c0a:	69bb      	ldr	r3, [r7, #24]
 8007c0c:	1ad3      	subs	r3, r2, r3
 8007c0e:	69fa      	ldr	r2, [r7, #28]
 8007c10:	429a      	cmp	r2, r3
 8007c12:	d902      	bls.n	8007c1a <SPI_WaitFlagStateUntilTimeout+0x56>
 8007c14:	69fb      	ldr	r3, [r7, #28]
 8007c16:	2b00      	cmp	r3, #0
 8007c18:	d13d      	bne.n	8007c96 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007c1a:	68fb      	ldr	r3, [r7, #12]
 8007c1c:	681b      	ldr	r3, [r3, #0]
 8007c1e:	685a      	ldr	r2, [r3, #4]
 8007c20:	68fb      	ldr	r3, [r7, #12]
 8007c22:	681b      	ldr	r3, [r3, #0]
 8007c24:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8007c28:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007c2a:	68fb      	ldr	r3, [r7, #12]
 8007c2c:	685b      	ldr	r3, [r3, #4]
 8007c2e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007c32:	d111      	bne.n	8007c58 <SPI_WaitFlagStateUntilTimeout+0x94>
 8007c34:	68fb      	ldr	r3, [r7, #12]
 8007c36:	689b      	ldr	r3, [r3, #8]
 8007c38:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007c3c:	d004      	beq.n	8007c48 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007c3e:	68fb      	ldr	r3, [r7, #12]
 8007c40:	689b      	ldr	r3, [r3, #8]
 8007c42:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007c46:	d107      	bne.n	8007c58 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007c48:	68fb      	ldr	r3, [r7, #12]
 8007c4a:	681b      	ldr	r3, [r3, #0]
 8007c4c:	681a      	ldr	r2, [r3, #0]
 8007c4e:	68fb      	ldr	r3, [r7, #12]
 8007c50:	681b      	ldr	r3, [r3, #0]
 8007c52:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007c56:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007c58:	68fb      	ldr	r3, [r7, #12]
 8007c5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c5c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007c60:	d10f      	bne.n	8007c82 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8007c62:	68fb      	ldr	r3, [r7, #12]
 8007c64:	681b      	ldr	r3, [r3, #0]
 8007c66:	681a      	ldr	r2, [r3, #0]
 8007c68:	68fb      	ldr	r3, [r7, #12]
 8007c6a:	681b      	ldr	r3, [r3, #0]
 8007c6c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007c70:	601a      	str	r2, [r3, #0]
 8007c72:	68fb      	ldr	r3, [r7, #12]
 8007c74:	681b      	ldr	r3, [r3, #0]
 8007c76:	681a      	ldr	r2, [r3, #0]
 8007c78:	68fb      	ldr	r3, [r7, #12]
 8007c7a:	681b      	ldr	r3, [r3, #0]
 8007c7c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007c80:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007c82:	68fb      	ldr	r3, [r7, #12]
 8007c84:	2201      	movs	r2, #1
 8007c86:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007c8a:	68fb      	ldr	r3, [r7, #12]
 8007c8c:	2200      	movs	r2, #0
 8007c8e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8007c92:	2303      	movs	r3, #3
 8007c94:	e017      	b.n	8007cc6 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8007c96:	697b      	ldr	r3, [r7, #20]
 8007c98:	2b00      	cmp	r3, #0
 8007c9a:	d101      	bne.n	8007ca0 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8007c9c:	2300      	movs	r3, #0
 8007c9e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8007ca0:	697b      	ldr	r3, [r7, #20]
 8007ca2:	3b01      	subs	r3, #1
 8007ca4:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007ca6:	68fb      	ldr	r3, [r7, #12]
 8007ca8:	681b      	ldr	r3, [r3, #0]
 8007caa:	689a      	ldr	r2, [r3, #8]
 8007cac:	68bb      	ldr	r3, [r7, #8]
 8007cae:	4013      	ands	r3, r2
 8007cb0:	68ba      	ldr	r2, [r7, #8]
 8007cb2:	429a      	cmp	r2, r3
 8007cb4:	bf0c      	ite	eq
 8007cb6:	2301      	moveq	r3, #1
 8007cb8:	2300      	movne	r3, #0
 8007cba:	b2db      	uxtb	r3, r3
 8007cbc:	461a      	mov	r2, r3
 8007cbe:	79fb      	ldrb	r3, [r7, #7]
 8007cc0:	429a      	cmp	r2, r3
 8007cc2:	d19b      	bne.n	8007bfc <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8007cc4:	2300      	movs	r3, #0
}
 8007cc6:	4618      	mov	r0, r3
 8007cc8:	3720      	adds	r7, #32
 8007cca:	46bd      	mov	sp, r7
 8007ccc:	bd80      	pop	{r7, pc}
 8007cce:	bf00      	nop
 8007cd0:	20040038 	.word	0x20040038

08007cd4 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007cd4:	b580      	push	{r7, lr}
 8007cd6:	b08a      	sub	sp, #40	@ 0x28
 8007cd8:	af00      	add	r7, sp, #0
 8007cda:	60f8      	str	r0, [r7, #12]
 8007cdc:	60b9      	str	r1, [r7, #8]
 8007cde:	607a      	str	r2, [r7, #4]
 8007ce0:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8007ce2:	2300      	movs	r3, #0
 8007ce4:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8007ce6:	f7fd fa35 	bl	8005154 <HAL_GetTick>
 8007cea:	4602      	mov	r2, r0
 8007cec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007cee:	1a9b      	subs	r3, r3, r2
 8007cf0:	683a      	ldr	r2, [r7, #0]
 8007cf2:	4413      	add	r3, r2
 8007cf4:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8007cf6:	f7fd fa2d 	bl	8005154 <HAL_GetTick>
 8007cfa:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8007cfc:	68fb      	ldr	r3, [r7, #12]
 8007cfe:	681b      	ldr	r3, [r3, #0]
 8007d00:	330c      	adds	r3, #12
 8007d02:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8007d04:	4b3d      	ldr	r3, [pc, #244]	@ (8007dfc <SPI_WaitFifoStateUntilTimeout+0x128>)
 8007d06:	681a      	ldr	r2, [r3, #0]
 8007d08:	4613      	mov	r3, r2
 8007d0a:	009b      	lsls	r3, r3, #2
 8007d0c:	4413      	add	r3, r2
 8007d0e:	00da      	lsls	r2, r3, #3
 8007d10:	1ad3      	subs	r3, r2, r3
 8007d12:	0d1b      	lsrs	r3, r3, #20
 8007d14:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007d16:	fb02 f303 	mul.w	r3, r2, r3
 8007d1a:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8007d1c:	e060      	b.n	8007de0 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8007d1e:	68bb      	ldr	r3, [r7, #8]
 8007d20:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8007d24:	d107      	bne.n	8007d36 <SPI_WaitFifoStateUntilTimeout+0x62>
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	2b00      	cmp	r3, #0
 8007d2a:	d104      	bne.n	8007d36 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8007d2c:	69fb      	ldr	r3, [r7, #28]
 8007d2e:	781b      	ldrb	r3, [r3, #0]
 8007d30:	b2db      	uxtb	r3, r3
 8007d32:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8007d34:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8007d36:	683b      	ldr	r3, [r7, #0]
 8007d38:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007d3c:	d050      	beq.n	8007de0 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007d3e:	f7fd fa09 	bl	8005154 <HAL_GetTick>
 8007d42:	4602      	mov	r2, r0
 8007d44:	6a3b      	ldr	r3, [r7, #32]
 8007d46:	1ad3      	subs	r3, r2, r3
 8007d48:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007d4a:	429a      	cmp	r2, r3
 8007d4c:	d902      	bls.n	8007d54 <SPI_WaitFifoStateUntilTimeout+0x80>
 8007d4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d50:	2b00      	cmp	r3, #0
 8007d52:	d13d      	bne.n	8007dd0 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007d54:	68fb      	ldr	r3, [r7, #12]
 8007d56:	681b      	ldr	r3, [r3, #0]
 8007d58:	685a      	ldr	r2, [r3, #4]
 8007d5a:	68fb      	ldr	r3, [r7, #12]
 8007d5c:	681b      	ldr	r3, [r3, #0]
 8007d5e:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8007d62:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007d64:	68fb      	ldr	r3, [r7, #12]
 8007d66:	685b      	ldr	r3, [r3, #4]
 8007d68:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007d6c:	d111      	bne.n	8007d92 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8007d6e:	68fb      	ldr	r3, [r7, #12]
 8007d70:	689b      	ldr	r3, [r3, #8]
 8007d72:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007d76:	d004      	beq.n	8007d82 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007d78:	68fb      	ldr	r3, [r7, #12]
 8007d7a:	689b      	ldr	r3, [r3, #8]
 8007d7c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007d80:	d107      	bne.n	8007d92 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007d82:	68fb      	ldr	r3, [r7, #12]
 8007d84:	681b      	ldr	r3, [r3, #0]
 8007d86:	681a      	ldr	r2, [r3, #0]
 8007d88:	68fb      	ldr	r3, [r7, #12]
 8007d8a:	681b      	ldr	r3, [r3, #0]
 8007d8c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007d90:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007d92:	68fb      	ldr	r3, [r7, #12]
 8007d94:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007d96:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007d9a:	d10f      	bne.n	8007dbc <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8007d9c:	68fb      	ldr	r3, [r7, #12]
 8007d9e:	681b      	ldr	r3, [r3, #0]
 8007da0:	681a      	ldr	r2, [r3, #0]
 8007da2:	68fb      	ldr	r3, [r7, #12]
 8007da4:	681b      	ldr	r3, [r3, #0]
 8007da6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007daa:	601a      	str	r2, [r3, #0]
 8007dac:	68fb      	ldr	r3, [r7, #12]
 8007dae:	681b      	ldr	r3, [r3, #0]
 8007db0:	681a      	ldr	r2, [r3, #0]
 8007db2:	68fb      	ldr	r3, [r7, #12]
 8007db4:	681b      	ldr	r3, [r3, #0]
 8007db6:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007dba:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007dbc:	68fb      	ldr	r3, [r7, #12]
 8007dbe:	2201      	movs	r2, #1
 8007dc0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007dc4:	68fb      	ldr	r3, [r7, #12]
 8007dc6:	2200      	movs	r2, #0
 8007dc8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8007dcc:	2303      	movs	r3, #3
 8007dce:	e010      	b.n	8007df2 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8007dd0:	69bb      	ldr	r3, [r7, #24]
 8007dd2:	2b00      	cmp	r3, #0
 8007dd4:	d101      	bne.n	8007dda <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8007dd6:	2300      	movs	r3, #0
 8007dd8:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8007dda:	69bb      	ldr	r3, [r7, #24]
 8007ddc:	3b01      	subs	r3, #1
 8007dde:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8007de0:	68fb      	ldr	r3, [r7, #12]
 8007de2:	681b      	ldr	r3, [r3, #0]
 8007de4:	689a      	ldr	r2, [r3, #8]
 8007de6:	68bb      	ldr	r3, [r7, #8]
 8007de8:	4013      	ands	r3, r2
 8007dea:	687a      	ldr	r2, [r7, #4]
 8007dec:	429a      	cmp	r2, r3
 8007dee:	d196      	bne.n	8007d1e <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8007df0:	2300      	movs	r3, #0
}
 8007df2:	4618      	mov	r0, r3
 8007df4:	3728      	adds	r7, #40	@ 0x28
 8007df6:	46bd      	mov	sp, r7
 8007df8:	bd80      	pop	{r7, pc}
 8007dfa:	bf00      	nop
 8007dfc:	20040038 	.word	0x20040038

08007e00 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8007e00:	b580      	push	{r7, lr}
 8007e02:	b086      	sub	sp, #24
 8007e04:	af02      	add	r7, sp, #8
 8007e06:	60f8      	str	r0, [r7, #12]
 8007e08:	60b9      	str	r1, [r7, #8]
 8007e0a:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007e0c:	68fb      	ldr	r3, [r7, #12]
 8007e0e:	685b      	ldr	r3, [r3, #4]
 8007e10:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007e14:	d111      	bne.n	8007e3a <SPI_EndRxTransaction+0x3a>
 8007e16:	68fb      	ldr	r3, [r7, #12]
 8007e18:	689b      	ldr	r3, [r3, #8]
 8007e1a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007e1e:	d004      	beq.n	8007e2a <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007e20:	68fb      	ldr	r3, [r7, #12]
 8007e22:	689b      	ldr	r3, [r3, #8]
 8007e24:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007e28:	d107      	bne.n	8007e3a <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8007e2a:	68fb      	ldr	r3, [r7, #12]
 8007e2c:	681b      	ldr	r3, [r3, #0]
 8007e2e:	681a      	ldr	r2, [r3, #0]
 8007e30:	68fb      	ldr	r3, [r7, #12]
 8007e32:	681b      	ldr	r3, [r3, #0]
 8007e34:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007e38:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	9300      	str	r3, [sp, #0]
 8007e3e:	68bb      	ldr	r3, [r7, #8]
 8007e40:	2200      	movs	r2, #0
 8007e42:	2180      	movs	r1, #128	@ 0x80
 8007e44:	68f8      	ldr	r0, [r7, #12]
 8007e46:	f7ff febd 	bl	8007bc4 <SPI_WaitFlagStateUntilTimeout>
 8007e4a:	4603      	mov	r3, r0
 8007e4c:	2b00      	cmp	r3, #0
 8007e4e:	d007      	beq.n	8007e60 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007e50:	68fb      	ldr	r3, [r7, #12]
 8007e52:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007e54:	f043 0220 	orr.w	r2, r3, #32
 8007e58:	68fb      	ldr	r3, [r7, #12]
 8007e5a:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8007e5c:	2303      	movs	r3, #3
 8007e5e:	e023      	b.n	8007ea8 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007e60:	68fb      	ldr	r3, [r7, #12]
 8007e62:	685b      	ldr	r3, [r3, #4]
 8007e64:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007e68:	d11d      	bne.n	8007ea6 <SPI_EndRxTransaction+0xa6>
 8007e6a:	68fb      	ldr	r3, [r7, #12]
 8007e6c:	689b      	ldr	r3, [r3, #8]
 8007e6e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007e72:	d004      	beq.n	8007e7e <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007e74:	68fb      	ldr	r3, [r7, #12]
 8007e76:	689b      	ldr	r3, [r3, #8]
 8007e78:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007e7c:	d113      	bne.n	8007ea6 <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	9300      	str	r3, [sp, #0]
 8007e82:	68bb      	ldr	r3, [r7, #8]
 8007e84:	2200      	movs	r2, #0
 8007e86:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8007e8a:	68f8      	ldr	r0, [r7, #12]
 8007e8c:	f7ff ff22 	bl	8007cd4 <SPI_WaitFifoStateUntilTimeout>
 8007e90:	4603      	mov	r3, r0
 8007e92:	2b00      	cmp	r3, #0
 8007e94:	d007      	beq.n	8007ea6 <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007e96:	68fb      	ldr	r3, [r7, #12]
 8007e98:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007e9a:	f043 0220 	orr.w	r2, r3, #32
 8007e9e:	68fb      	ldr	r3, [r7, #12]
 8007ea0:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 8007ea2:	2303      	movs	r3, #3
 8007ea4:	e000      	b.n	8007ea8 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 8007ea6:	2300      	movs	r3, #0
}
 8007ea8:	4618      	mov	r0, r3
 8007eaa:	3710      	adds	r7, #16
 8007eac:	46bd      	mov	sp, r7
 8007eae:	bd80      	pop	{r7, pc}

08007eb0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8007eb0:	b580      	push	{r7, lr}
 8007eb2:	b086      	sub	sp, #24
 8007eb4:	af02      	add	r7, sp, #8
 8007eb6:	60f8      	str	r0, [r7, #12]
 8007eb8:	60b9      	str	r1, [r7, #8]
 8007eba:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	9300      	str	r3, [sp, #0]
 8007ec0:	68bb      	ldr	r3, [r7, #8]
 8007ec2:	2200      	movs	r2, #0
 8007ec4:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8007ec8:	68f8      	ldr	r0, [r7, #12]
 8007eca:	f7ff ff03 	bl	8007cd4 <SPI_WaitFifoStateUntilTimeout>
 8007ece:	4603      	mov	r3, r0
 8007ed0:	2b00      	cmp	r3, #0
 8007ed2:	d007      	beq.n	8007ee4 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007ed4:	68fb      	ldr	r3, [r7, #12]
 8007ed6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007ed8:	f043 0220 	orr.w	r2, r3, #32
 8007edc:	68fb      	ldr	r3, [r7, #12]
 8007ede:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8007ee0:	2303      	movs	r3, #3
 8007ee2:	e027      	b.n	8007f34 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	9300      	str	r3, [sp, #0]
 8007ee8:	68bb      	ldr	r3, [r7, #8]
 8007eea:	2200      	movs	r2, #0
 8007eec:	2180      	movs	r1, #128	@ 0x80
 8007eee:	68f8      	ldr	r0, [r7, #12]
 8007ef0:	f7ff fe68 	bl	8007bc4 <SPI_WaitFlagStateUntilTimeout>
 8007ef4:	4603      	mov	r3, r0
 8007ef6:	2b00      	cmp	r3, #0
 8007ef8:	d007      	beq.n	8007f0a <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007efa:	68fb      	ldr	r3, [r7, #12]
 8007efc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007efe:	f043 0220 	orr.w	r2, r3, #32
 8007f02:	68fb      	ldr	r3, [r7, #12]
 8007f04:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8007f06:	2303      	movs	r3, #3
 8007f08:	e014      	b.n	8007f34 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	9300      	str	r3, [sp, #0]
 8007f0e:	68bb      	ldr	r3, [r7, #8]
 8007f10:	2200      	movs	r2, #0
 8007f12:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8007f16:	68f8      	ldr	r0, [r7, #12]
 8007f18:	f7ff fedc 	bl	8007cd4 <SPI_WaitFifoStateUntilTimeout>
 8007f1c:	4603      	mov	r3, r0
 8007f1e:	2b00      	cmp	r3, #0
 8007f20:	d007      	beq.n	8007f32 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007f22:	68fb      	ldr	r3, [r7, #12]
 8007f24:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007f26:	f043 0220 	orr.w	r2, r3, #32
 8007f2a:	68fb      	ldr	r3, [r7, #12]
 8007f2c:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8007f2e:	2303      	movs	r3, #3
 8007f30:	e000      	b.n	8007f34 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8007f32:	2300      	movs	r3, #0
}
 8007f34:	4618      	mov	r0, r3
 8007f36:	3710      	adds	r7, #16
 8007f38:	46bd      	mov	sp, r7
 8007f3a:	bd80      	pop	{r7, pc}

08007f3c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007f3c:	b580      	push	{r7, lr}
 8007f3e:	b082      	sub	sp, #8
 8007f40:	af00      	add	r7, sp, #0
 8007f42:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	2b00      	cmp	r3, #0
 8007f48:	d101      	bne.n	8007f4e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007f4a:	2301      	movs	r3, #1
 8007f4c:	e042      	b.n	8007fd4 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007f54:	2b00      	cmp	r3, #0
 8007f56:	d106      	bne.n	8007f66 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	2200      	movs	r2, #0
 8007f5c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007f60:	6878      	ldr	r0, [r7, #4]
 8007f62:	f7fb fe11 	bl	8003b88 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	2224      	movs	r2, #36	@ 0x24
 8007f6a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	681b      	ldr	r3, [r3, #0]
 8007f72:	681a      	ldr	r2, [r3, #0]
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	681b      	ldr	r3, [r3, #0]
 8007f78:	f022 0201 	bic.w	r2, r2, #1
 8007f7c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007f82:	2b00      	cmp	r3, #0
 8007f84:	d002      	beq.n	8007f8c <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8007f86:	6878      	ldr	r0, [r7, #4]
 8007f88:	f000 fbb2 	bl	80086f0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007f8c:	6878      	ldr	r0, [r7, #4]
 8007f8e:	f000 f8b3 	bl	80080f8 <UART_SetConfig>
 8007f92:	4603      	mov	r3, r0
 8007f94:	2b01      	cmp	r3, #1
 8007f96:	d101      	bne.n	8007f9c <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8007f98:	2301      	movs	r3, #1
 8007f9a:	e01b      	b.n	8007fd4 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	681b      	ldr	r3, [r3, #0]
 8007fa0:	685a      	ldr	r2, [r3, #4]
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	681b      	ldr	r3, [r3, #0]
 8007fa6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8007faa:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	681b      	ldr	r3, [r3, #0]
 8007fb0:	689a      	ldr	r2, [r3, #8]
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	681b      	ldr	r3, [r3, #0]
 8007fb6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007fba:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	681b      	ldr	r3, [r3, #0]
 8007fc0:	681a      	ldr	r2, [r3, #0]
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	681b      	ldr	r3, [r3, #0]
 8007fc6:	f042 0201 	orr.w	r2, r2, #1
 8007fca:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007fcc:	6878      	ldr	r0, [r7, #4]
 8007fce:	f000 fc31 	bl	8008834 <UART_CheckIdleState>
 8007fd2:	4603      	mov	r3, r0
}
 8007fd4:	4618      	mov	r0, r3
 8007fd6:	3708      	adds	r7, #8
 8007fd8:	46bd      	mov	sp, r7
 8007fda:	bd80      	pop	{r7, pc}

08007fdc <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007fdc:	b580      	push	{r7, lr}
 8007fde:	b08a      	sub	sp, #40	@ 0x28
 8007fe0:	af02      	add	r7, sp, #8
 8007fe2:	60f8      	str	r0, [r7, #12]
 8007fe4:	60b9      	str	r1, [r7, #8]
 8007fe6:	603b      	str	r3, [r7, #0]
 8007fe8:	4613      	mov	r3, r2
 8007fea:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007fec:	68fb      	ldr	r3, [r7, #12]
 8007fee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007ff2:	2b20      	cmp	r3, #32
 8007ff4:	d17b      	bne.n	80080ee <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8007ff6:	68bb      	ldr	r3, [r7, #8]
 8007ff8:	2b00      	cmp	r3, #0
 8007ffa:	d002      	beq.n	8008002 <HAL_UART_Transmit+0x26>
 8007ffc:	88fb      	ldrh	r3, [r7, #6]
 8007ffe:	2b00      	cmp	r3, #0
 8008000:	d101      	bne.n	8008006 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8008002:	2301      	movs	r3, #1
 8008004:	e074      	b.n	80080f0 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008006:	68fb      	ldr	r3, [r7, #12]
 8008008:	2200      	movs	r2, #0
 800800a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800800e:	68fb      	ldr	r3, [r7, #12]
 8008010:	2221      	movs	r2, #33	@ 0x21
 8008012:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8008016:	f7fd f89d 	bl	8005154 <HAL_GetTick>
 800801a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800801c:	68fb      	ldr	r3, [r7, #12]
 800801e:	88fa      	ldrh	r2, [r7, #6]
 8008020:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8008024:	68fb      	ldr	r3, [r7, #12]
 8008026:	88fa      	ldrh	r2, [r7, #6]
 8008028:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800802c:	68fb      	ldr	r3, [r7, #12]
 800802e:	689b      	ldr	r3, [r3, #8]
 8008030:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008034:	d108      	bne.n	8008048 <HAL_UART_Transmit+0x6c>
 8008036:	68fb      	ldr	r3, [r7, #12]
 8008038:	691b      	ldr	r3, [r3, #16]
 800803a:	2b00      	cmp	r3, #0
 800803c:	d104      	bne.n	8008048 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800803e:	2300      	movs	r3, #0
 8008040:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8008042:	68bb      	ldr	r3, [r7, #8]
 8008044:	61bb      	str	r3, [r7, #24]
 8008046:	e003      	b.n	8008050 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8008048:	68bb      	ldr	r3, [r7, #8]
 800804a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800804c:	2300      	movs	r3, #0
 800804e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8008050:	e030      	b.n	80080b4 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008052:	683b      	ldr	r3, [r7, #0]
 8008054:	9300      	str	r3, [sp, #0]
 8008056:	697b      	ldr	r3, [r7, #20]
 8008058:	2200      	movs	r2, #0
 800805a:	2180      	movs	r1, #128	@ 0x80
 800805c:	68f8      	ldr	r0, [r7, #12]
 800805e:	f000 fc93 	bl	8008988 <UART_WaitOnFlagUntilTimeout>
 8008062:	4603      	mov	r3, r0
 8008064:	2b00      	cmp	r3, #0
 8008066:	d005      	beq.n	8008074 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8008068:	68fb      	ldr	r3, [r7, #12]
 800806a:	2220      	movs	r2, #32
 800806c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8008070:	2303      	movs	r3, #3
 8008072:	e03d      	b.n	80080f0 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8008074:	69fb      	ldr	r3, [r7, #28]
 8008076:	2b00      	cmp	r3, #0
 8008078:	d10b      	bne.n	8008092 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800807a:	69bb      	ldr	r3, [r7, #24]
 800807c:	881a      	ldrh	r2, [r3, #0]
 800807e:	68fb      	ldr	r3, [r7, #12]
 8008080:	681b      	ldr	r3, [r3, #0]
 8008082:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008086:	b292      	uxth	r2, r2
 8008088:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800808a:	69bb      	ldr	r3, [r7, #24]
 800808c:	3302      	adds	r3, #2
 800808e:	61bb      	str	r3, [r7, #24]
 8008090:	e007      	b.n	80080a2 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8008092:	69fb      	ldr	r3, [r7, #28]
 8008094:	781a      	ldrb	r2, [r3, #0]
 8008096:	68fb      	ldr	r3, [r7, #12]
 8008098:	681b      	ldr	r3, [r3, #0]
 800809a:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800809c:	69fb      	ldr	r3, [r7, #28]
 800809e:	3301      	adds	r3, #1
 80080a0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80080a2:	68fb      	ldr	r3, [r7, #12]
 80080a4:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80080a8:	b29b      	uxth	r3, r3
 80080aa:	3b01      	subs	r3, #1
 80080ac:	b29a      	uxth	r2, r3
 80080ae:	68fb      	ldr	r3, [r7, #12]
 80080b0:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 80080b4:	68fb      	ldr	r3, [r7, #12]
 80080b6:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80080ba:	b29b      	uxth	r3, r3
 80080bc:	2b00      	cmp	r3, #0
 80080be:	d1c8      	bne.n	8008052 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80080c0:	683b      	ldr	r3, [r7, #0]
 80080c2:	9300      	str	r3, [sp, #0]
 80080c4:	697b      	ldr	r3, [r7, #20]
 80080c6:	2200      	movs	r2, #0
 80080c8:	2140      	movs	r1, #64	@ 0x40
 80080ca:	68f8      	ldr	r0, [r7, #12]
 80080cc:	f000 fc5c 	bl	8008988 <UART_WaitOnFlagUntilTimeout>
 80080d0:	4603      	mov	r3, r0
 80080d2:	2b00      	cmp	r3, #0
 80080d4:	d005      	beq.n	80080e2 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 80080d6:	68fb      	ldr	r3, [r7, #12]
 80080d8:	2220      	movs	r2, #32
 80080da:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 80080de:	2303      	movs	r3, #3
 80080e0:	e006      	b.n	80080f0 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80080e2:	68fb      	ldr	r3, [r7, #12]
 80080e4:	2220      	movs	r2, #32
 80080e6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 80080ea:	2300      	movs	r3, #0
 80080ec:	e000      	b.n	80080f0 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 80080ee:	2302      	movs	r3, #2
  }
}
 80080f0:	4618      	mov	r0, r3
 80080f2:	3720      	adds	r7, #32
 80080f4:	46bd      	mov	sp, r7
 80080f6:	bd80      	pop	{r7, pc}

080080f8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80080f8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80080fc:	b08c      	sub	sp, #48	@ 0x30
 80080fe:	af00      	add	r7, sp, #0
 8008100:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8008102:	2300      	movs	r3, #0
 8008104:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008108:	697b      	ldr	r3, [r7, #20]
 800810a:	689a      	ldr	r2, [r3, #8]
 800810c:	697b      	ldr	r3, [r7, #20]
 800810e:	691b      	ldr	r3, [r3, #16]
 8008110:	431a      	orrs	r2, r3
 8008112:	697b      	ldr	r3, [r7, #20]
 8008114:	695b      	ldr	r3, [r3, #20]
 8008116:	431a      	orrs	r2, r3
 8008118:	697b      	ldr	r3, [r7, #20]
 800811a:	69db      	ldr	r3, [r3, #28]
 800811c:	4313      	orrs	r3, r2
 800811e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008120:	697b      	ldr	r3, [r7, #20]
 8008122:	681b      	ldr	r3, [r3, #0]
 8008124:	681a      	ldr	r2, [r3, #0]
 8008126:	4baa      	ldr	r3, [pc, #680]	@ (80083d0 <UART_SetConfig+0x2d8>)
 8008128:	4013      	ands	r3, r2
 800812a:	697a      	ldr	r2, [r7, #20]
 800812c:	6812      	ldr	r2, [r2, #0]
 800812e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008130:	430b      	orrs	r3, r1
 8008132:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008134:	697b      	ldr	r3, [r7, #20]
 8008136:	681b      	ldr	r3, [r3, #0]
 8008138:	685b      	ldr	r3, [r3, #4]
 800813a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800813e:	697b      	ldr	r3, [r7, #20]
 8008140:	68da      	ldr	r2, [r3, #12]
 8008142:	697b      	ldr	r3, [r7, #20]
 8008144:	681b      	ldr	r3, [r3, #0]
 8008146:	430a      	orrs	r2, r1
 8008148:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800814a:	697b      	ldr	r3, [r7, #20]
 800814c:	699b      	ldr	r3, [r3, #24]
 800814e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8008150:	697b      	ldr	r3, [r7, #20]
 8008152:	681b      	ldr	r3, [r3, #0]
 8008154:	4a9f      	ldr	r2, [pc, #636]	@ (80083d4 <UART_SetConfig+0x2dc>)
 8008156:	4293      	cmp	r3, r2
 8008158:	d004      	beq.n	8008164 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800815a:	697b      	ldr	r3, [r7, #20]
 800815c:	6a1b      	ldr	r3, [r3, #32]
 800815e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008160:	4313      	orrs	r3, r2
 8008162:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008164:	697b      	ldr	r3, [r7, #20]
 8008166:	681b      	ldr	r3, [r3, #0]
 8008168:	689b      	ldr	r3, [r3, #8]
 800816a:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800816e:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8008172:	697a      	ldr	r2, [r7, #20]
 8008174:	6812      	ldr	r2, [r2, #0]
 8008176:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008178:	430b      	orrs	r3, r1
 800817a:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800817c:	697b      	ldr	r3, [r7, #20]
 800817e:	681b      	ldr	r3, [r3, #0]
 8008180:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008182:	f023 010f 	bic.w	r1, r3, #15
 8008186:	697b      	ldr	r3, [r7, #20]
 8008188:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800818a:	697b      	ldr	r3, [r7, #20]
 800818c:	681b      	ldr	r3, [r3, #0]
 800818e:	430a      	orrs	r2, r1
 8008190:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008192:	697b      	ldr	r3, [r7, #20]
 8008194:	681b      	ldr	r3, [r3, #0]
 8008196:	4a90      	ldr	r2, [pc, #576]	@ (80083d8 <UART_SetConfig+0x2e0>)
 8008198:	4293      	cmp	r3, r2
 800819a:	d125      	bne.n	80081e8 <UART_SetConfig+0xf0>
 800819c:	4b8f      	ldr	r3, [pc, #572]	@ (80083dc <UART_SetConfig+0x2e4>)
 800819e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80081a2:	f003 0303 	and.w	r3, r3, #3
 80081a6:	2b03      	cmp	r3, #3
 80081a8:	d81a      	bhi.n	80081e0 <UART_SetConfig+0xe8>
 80081aa:	a201      	add	r2, pc, #4	@ (adr r2, 80081b0 <UART_SetConfig+0xb8>)
 80081ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80081b0:	080081c1 	.word	0x080081c1
 80081b4:	080081d1 	.word	0x080081d1
 80081b8:	080081c9 	.word	0x080081c9
 80081bc:	080081d9 	.word	0x080081d9
 80081c0:	2301      	movs	r3, #1
 80081c2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80081c6:	e116      	b.n	80083f6 <UART_SetConfig+0x2fe>
 80081c8:	2302      	movs	r3, #2
 80081ca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80081ce:	e112      	b.n	80083f6 <UART_SetConfig+0x2fe>
 80081d0:	2304      	movs	r3, #4
 80081d2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80081d6:	e10e      	b.n	80083f6 <UART_SetConfig+0x2fe>
 80081d8:	2308      	movs	r3, #8
 80081da:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80081de:	e10a      	b.n	80083f6 <UART_SetConfig+0x2fe>
 80081e0:	2310      	movs	r3, #16
 80081e2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80081e6:	e106      	b.n	80083f6 <UART_SetConfig+0x2fe>
 80081e8:	697b      	ldr	r3, [r7, #20]
 80081ea:	681b      	ldr	r3, [r3, #0]
 80081ec:	4a7c      	ldr	r2, [pc, #496]	@ (80083e0 <UART_SetConfig+0x2e8>)
 80081ee:	4293      	cmp	r3, r2
 80081f0:	d138      	bne.n	8008264 <UART_SetConfig+0x16c>
 80081f2:	4b7a      	ldr	r3, [pc, #488]	@ (80083dc <UART_SetConfig+0x2e4>)
 80081f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80081f8:	f003 030c 	and.w	r3, r3, #12
 80081fc:	2b0c      	cmp	r3, #12
 80081fe:	d82d      	bhi.n	800825c <UART_SetConfig+0x164>
 8008200:	a201      	add	r2, pc, #4	@ (adr r2, 8008208 <UART_SetConfig+0x110>)
 8008202:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008206:	bf00      	nop
 8008208:	0800823d 	.word	0x0800823d
 800820c:	0800825d 	.word	0x0800825d
 8008210:	0800825d 	.word	0x0800825d
 8008214:	0800825d 	.word	0x0800825d
 8008218:	0800824d 	.word	0x0800824d
 800821c:	0800825d 	.word	0x0800825d
 8008220:	0800825d 	.word	0x0800825d
 8008224:	0800825d 	.word	0x0800825d
 8008228:	08008245 	.word	0x08008245
 800822c:	0800825d 	.word	0x0800825d
 8008230:	0800825d 	.word	0x0800825d
 8008234:	0800825d 	.word	0x0800825d
 8008238:	08008255 	.word	0x08008255
 800823c:	2300      	movs	r3, #0
 800823e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008242:	e0d8      	b.n	80083f6 <UART_SetConfig+0x2fe>
 8008244:	2302      	movs	r3, #2
 8008246:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800824a:	e0d4      	b.n	80083f6 <UART_SetConfig+0x2fe>
 800824c:	2304      	movs	r3, #4
 800824e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008252:	e0d0      	b.n	80083f6 <UART_SetConfig+0x2fe>
 8008254:	2308      	movs	r3, #8
 8008256:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800825a:	e0cc      	b.n	80083f6 <UART_SetConfig+0x2fe>
 800825c:	2310      	movs	r3, #16
 800825e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008262:	e0c8      	b.n	80083f6 <UART_SetConfig+0x2fe>
 8008264:	697b      	ldr	r3, [r7, #20]
 8008266:	681b      	ldr	r3, [r3, #0]
 8008268:	4a5e      	ldr	r2, [pc, #376]	@ (80083e4 <UART_SetConfig+0x2ec>)
 800826a:	4293      	cmp	r3, r2
 800826c:	d125      	bne.n	80082ba <UART_SetConfig+0x1c2>
 800826e:	4b5b      	ldr	r3, [pc, #364]	@ (80083dc <UART_SetConfig+0x2e4>)
 8008270:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008274:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8008278:	2b30      	cmp	r3, #48	@ 0x30
 800827a:	d016      	beq.n	80082aa <UART_SetConfig+0x1b2>
 800827c:	2b30      	cmp	r3, #48	@ 0x30
 800827e:	d818      	bhi.n	80082b2 <UART_SetConfig+0x1ba>
 8008280:	2b20      	cmp	r3, #32
 8008282:	d00a      	beq.n	800829a <UART_SetConfig+0x1a2>
 8008284:	2b20      	cmp	r3, #32
 8008286:	d814      	bhi.n	80082b2 <UART_SetConfig+0x1ba>
 8008288:	2b00      	cmp	r3, #0
 800828a:	d002      	beq.n	8008292 <UART_SetConfig+0x19a>
 800828c:	2b10      	cmp	r3, #16
 800828e:	d008      	beq.n	80082a2 <UART_SetConfig+0x1aa>
 8008290:	e00f      	b.n	80082b2 <UART_SetConfig+0x1ba>
 8008292:	2300      	movs	r3, #0
 8008294:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008298:	e0ad      	b.n	80083f6 <UART_SetConfig+0x2fe>
 800829a:	2302      	movs	r3, #2
 800829c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80082a0:	e0a9      	b.n	80083f6 <UART_SetConfig+0x2fe>
 80082a2:	2304      	movs	r3, #4
 80082a4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80082a8:	e0a5      	b.n	80083f6 <UART_SetConfig+0x2fe>
 80082aa:	2308      	movs	r3, #8
 80082ac:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80082b0:	e0a1      	b.n	80083f6 <UART_SetConfig+0x2fe>
 80082b2:	2310      	movs	r3, #16
 80082b4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80082b8:	e09d      	b.n	80083f6 <UART_SetConfig+0x2fe>
 80082ba:	697b      	ldr	r3, [r7, #20]
 80082bc:	681b      	ldr	r3, [r3, #0]
 80082be:	4a4a      	ldr	r2, [pc, #296]	@ (80083e8 <UART_SetConfig+0x2f0>)
 80082c0:	4293      	cmp	r3, r2
 80082c2:	d125      	bne.n	8008310 <UART_SetConfig+0x218>
 80082c4:	4b45      	ldr	r3, [pc, #276]	@ (80083dc <UART_SetConfig+0x2e4>)
 80082c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80082ca:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80082ce:	2bc0      	cmp	r3, #192	@ 0xc0
 80082d0:	d016      	beq.n	8008300 <UART_SetConfig+0x208>
 80082d2:	2bc0      	cmp	r3, #192	@ 0xc0
 80082d4:	d818      	bhi.n	8008308 <UART_SetConfig+0x210>
 80082d6:	2b80      	cmp	r3, #128	@ 0x80
 80082d8:	d00a      	beq.n	80082f0 <UART_SetConfig+0x1f8>
 80082da:	2b80      	cmp	r3, #128	@ 0x80
 80082dc:	d814      	bhi.n	8008308 <UART_SetConfig+0x210>
 80082de:	2b00      	cmp	r3, #0
 80082e0:	d002      	beq.n	80082e8 <UART_SetConfig+0x1f0>
 80082e2:	2b40      	cmp	r3, #64	@ 0x40
 80082e4:	d008      	beq.n	80082f8 <UART_SetConfig+0x200>
 80082e6:	e00f      	b.n	8008308 <UART_SetConfig+0x210>
 80082e8:	2300      	movs	r3, #0
 80082ea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80082ee:	e082      	b.n	80083f6 <UART_SetConfig+0x2fe>
 80082f0:	2302      	movs	r3, #2
 80082f2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80082f6:	e07e      	b.n	80083f6 <UART_SetConfig+0x2fe>
 80082f8:	2304      	movs	r3, #4
 80082fa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80082fe:	e07a      	b.n	80083f6 <UART_SetConfig+0x2fe>
 8008300:	2308      	movs	r3, #8
 8008302:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008306:	e076      	b.n	80083f6 <UART_SetConfig+0x2fe>
 8008308:	2310      	movs	r3, #16
 800830a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800830e:	e072      	b.n	80083f6 <UART_SetConfig+0x2fe>
 8008310:	697b      	ldr	r3, [r7, #20]
 8008312:	681b      	ldr	r3, [r3, #0]
 8008314:	4a35      	ldr	r2, [pc, #212]	@ (80083ec <UART_SetConfig+0x2f4>)
 8008316:	4293      	cmp	r3, r2
 8008318:	d12a      	bne.n	8008370 <UART_SetConfig+0x278>
 800831a:	4b30      	ldr	r3, [pc, #192]	@ (80083dc <UART_SetConfig+0x2e4>)
 800831c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008320:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008324:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008328:	d01a      	beq.n	8008360 <UART_SetConfig+0x268>
 800832a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800832e:	d81b      	bhi.n	8008368 <UART_SetConfig+0x270>
 8008330:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008334:	d00c      	beq.n	8008350 <UART_SetConfig+0x258>
 8008336:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800833a:	d815      	bhi.n	8008368 <UART_SetConfig+0x270>
 800833c:	2b00      	cmp	r3, #0
 800833e:	d003      	beq.n	8008348 <UART_SetConfig+0x250>
 8008340:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008344:	d008      	beq.n	8008358 <UART_SetConfig+0x260>
 8008346:	e00f      	b.n	8008368 <UART_SetConfig+0x270>
 8008348:	2300      	movs	r3, #0
 800834a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800834e:	e052      	b.n	80083f6 <UART_SetConfig+0x2fe>
 8008350:	2302      	movs	r3, #2
 8008352:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008356:	e04e      	b.n	80083f6 <UART_SetConfig+0x2fe>
 8008358:	2304      	movs	r3, #4
 800835a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800835e:	e04a      	b.n	80083f6 <UART_SetConfig+0x2fe>
 8008360:	2308      	movs	r3, #8
 8008362:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008366:	e046      	b.n	80083f6 <UART_SetConfig+0x2fe>
 8008368:	2310      	movs	r3, #16
 800836a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800836e:	e042      	b.n	80083f6 <UART_SetConfig+0x2fe>
 8008370:	697b      	ldr	r3, [r7, #20]
 8008372:	681b      	ldr	r3, [r3, #0]
 8008374:	4a17      	ldr	r2, [pc, #92]	@ (80083d4 <UART_SetConfig+0x2dc>)
 8008376:	4293      	cmp	r3, r2
 8008378:	d13a      	bne.n	80083f0 <UART_SetConfig+0x2f8>
 800837a:	4b18      	ldr	r3, [pc, #96]	@ (80083dc <UART_SetConfig+0x2e4>)
 800837c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008380:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8008384:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8008388:	d01a      	beq.n	80083c0 <UART_SetConfig+0x2c8>
 800838a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800838e:	d81b      	bhi.n	80083c8 <UART_SetConfig+0x2d0>
 8008390:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008394:	d00c      	beq.n	80083b0 <UART_SetConfig+0x2b8>
 8008396:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800839a:	d815      	bhi.n	80083c8 <UART_SetConfig+0x2d0>
 800839c:	2b00      	cmp	r3, #0
 800839e:	d003      	beq.n	80083a8 <UART_SetConfig+0x2b0>
 80083a0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80083a4:	d008      	beq.n	80083b8 <UART_SetConfig+0x2c0>
 80083a6:	e00f      	b.n	80083c8 <UART_SetConfig+0x2d0>
 80083a8:	2300      	movs	r3, #0
 80083aa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80083ae:	e022      	b.n	80083f6 <UART_SetConfig+0x2fe>
 80083b0:	2302      	movs	r3, #2
 80083b2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80083b6:	e01e      	b.n	80083f6 <UART_SetConfig+0x2fe>
 80083b8:	2304      	movs	r3, #4
 80083ba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80083be:	e01a      	b.n	80083f6 <UART_SetConfig+0x2fe>
 80083c0:	2308      	movs	r3, #8
 80083c2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80083c6:	e016      	b.n	80083f6 <UART_SetConfig+0x2fe>
 80083c8:	2310      	movs	r3, #16
 80083ca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80083ce:	e012      	b.n	80083f6 <UART_SetConfig+0x2fe>
 80083d0:	cfff69f3 	.word	0xcfff69f3
 80083d4:	40008000 	.word	0x40008000
 80083d8:	40013800 	.word	0x40013800
 80083dc:	40021000 	.word	0x40021000
 80083e0:	40004400 	.word	0x40004400
 80083e4:	40004800 	.word	0x40004800
 80083e8:	40004c00 	.word	0x40004c00
 80083ec:	40005000 	.word	0x40005000
 80083f0:	2310      	movs	r3, #16
 80083f2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80083f6:	697b      	ldr	r3, [r7, #20]
 80083f8:	681b      	ldr	r3, [r3, #0]
 80083fa:	4aae      	ldr	r2, [pc, #696]	@ (80086b4 <UART_SetConfig+0x5bc>)
 80083fc:	4293      	cmp	r3, r2
 80083fe:	f040 8097 	bne.w	8008530 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8008402:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8008406:	2b08      	cmp	r3, #8
 8008408:	d823      	bhi.n	8008452 <UART_SetConfig+0x35a>
 800840a:	a201      	add	r2, pc, #4	@ (adr r2, 8008410 <UART_SetConfig+0x318>)
 800840c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008410:	08008435 	.word	0x08008435
 8008414:	08008453 	.word	0x08008453
 8008418:	0800843d 	.word	0x0800843d
 800841c:	08008453 	.word	0x08008453
 8008420:	08008443 	.word	0x08008443
 8008424:	08008453 	.word	0x08008453
 8008428:	08008453 	.word	0x08008453
 800842c:	08008453 	.word	0x08008453
 8008430:	0800844b 	.word	0x0800844b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008434:	f7fe f852 	bl	80064dc <HAL_RCC_GetPCLK1Freq>
 8008438:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800843a:	e010      	b.n	800845e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800843c:	4b9e      	ldr	r3, [pc, #632]	@ (80086b8 <UART_SetConfig+0x5c0>)
 800843e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008440:	e00d      	b.n	800845e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008442:	f7fd ffb3 	bl	80063ac <HAL_RCC_GetSysClockFreq>
 8008446:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008448:	e009      	b.n	800845e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800844a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800844e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008450:	e005      	b.n	800845e <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8008452:	2300      	movs	r3, #0
 8008454:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8008456:	2301      	movs	r3, #1
 8008458:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800845c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800845e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008460:	2b00      	cmp	r3, #0
 8008462:	f000 8130 	beq.w	80086c6 <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8008466:	697b      	ldr	r3, [r7, #20]
 8008468:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800846a:	4a94      	ldr	r2, [pc, #592]	@ (80086bc <UART_SetConfig+0x5c4>)
 800846c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008470:	461a      	mov	r2, r3
 8008472:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008474:	fbb3 f3f2 	udiv	r3, r3, r2
 8008478:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800847a:	697b      	ldr	r3, [r7, #20]
 800847c:	685a      	ldr	r2, [r3, #4]
 800847e:	4613      	mov	r3, r2
 8008480:	005b      	lsls	r3, r3, #1
 8008482:	4413      	add	r3, r2
 8008484:	69ba      	ldr	r2, [r7, #24]
 8008486:	429a      	cmp	r2, r3
 8008488:	d305      	bcc.n	8008496 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800848a:	697b      	ldr	r3, [r7, #20]
 800848c:	685b      	ldr	r3, [r3, #4]
 800848e:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008490:	69ba      	ldr	r2, [r7, #24]
 8008492:	429a      	cmp	r2, r3
 8008494:	d903      	bls.n	800849e <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8008496:	2301      	movs	r3, #1
 8008498:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800849c:	e113      	b.n	80086c6 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800849e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80084a0:	2200      	movs	r2, #0
 80084a2:	60bb      	str	r3, [r7, #8]
 80084a4:	60fa      	str	r2, [r7, #12]
 80084a6:	697b      	ldr	r3, [r7, #20]
 80084a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80084aa:	4a84      	ldr	r2, [pc, #528]	@ (80086bc <UART_SetConfig+0x5c4>)
 80084ac:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80084b0:	b29b      	uxth	r3, r3
 80084b2:	2200      	movs	r2, #0
 80084b4:	603b      	str	r3, [r7, #0]
 80084b6:	607a      	str	r2, [r7, #4]
 80084b8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80084bc:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80084c0:	f7f7 feee 	bl	80002a0 <__aeabi_uldivmod>
 80084c4:	4602      	mov	r2, r0
 80084c6:	460b      	mov	r3, r1
 80084c8:	4610      	mov	r0, r2
 80084ca:	4619      	mov	r1, r3
 80084cc:	f04f 0200 	mov.w	r2, #0
 80084d0:	f04f 0300 	mov.w	r3, #0
 80084d4:	020b      	lsls	r3, r1, #8
 80084d6:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80084da:	0202      	lsls	r2, r0, #8
 80084dc:	6979      	ldr	r1, [r7, #20]
 80084de:	6849      	ldr	r1, [r1, #4]
 80084e0:	0849      	lsrs	r1, r1, #1
 80084e2:	2000      	movs	r0, #0
 80084e4:	460c      	mov	r4, r1
 80084e6:	4605      	mov	r5, r0
 80084e8:	eb12 0804 	adds.w	r8, r2, r4
 80084ec:	eb43 0905 	adc.w	r9, r3, r5
 80084f0:	697b      	ldr	r3, [r7, #20]
 80084f2:	685b      	ldr	r3, [r3, #4]
 80084f4:	2200      	movs	r2, #0
 80084f6:	469a      	mov	sl, r3
 80084f8:	4693      	mov	fp, r2
 80084fa:	4652      	mov	r2, sl
 80084fc:	465b      	mov	r3, fp
 80084fe:	4640      	mov	r0, r8
 8008500:	4649      	mov	r1, r9
 8008502:	f7f7 fecd 	bl	80002a0 <__aeabi_uldivmod>
 8008506:	4602      	mov	r2, r0
 8008508:	460b      	mov	r3, r1
 800850a:	4613      	mov	r3, r2
 800850c:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800850e:	6a3b      	ldr	r3, [r7, #32]
 8008510:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008514:	d308      	bcc.n	8008528 <UART_SetConfig+0x430>
 8008516:	6a3b      	ldr	r3, [r7, #32]
 8008518:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800851c:	d204      	bcs.n	8008528 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 800851e:	697b      	ldr	r3, [r7, #20]
 8008520:	681b      	ldr	r3, [r3, #0]
 8008522:	6a3a      	ldr	r2, [r7, #32]
 8008524:	60da      	str	r2, [r3, #12]
 8008526:	e0ce      	b.n	80086c6 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8008528:	2301      	movs	r3, #1
 800852a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800852e:	e0ca      	b.n	80086c6 <UART_SetConfig+0x5ce>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008530:	697b      	ldr	r3, [r7, #20]
 8008532:	69db      	ldr	r3, [r3, #28]
 8008534:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008538:	d166      	bne.n	8008608 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 800853a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800853e:	2b08      	cmp	r3, #8
 8008540:	d827      	bhi.n	8008592 <UART_SetConfig+0x49a>
 8008542:	a201      	add	r2, pc, #4	@ (adr r2, 8008548 <UART_SetConfig+0x450>)
 8008544:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008548:	0800856d 	.word	0x0800856d
 800854c:	08008575 	.word	0x08008575
 8008550:	0800857d 	.word	0x0800857d
 8008554:	08008593 	.word	0x08008593
 8008558:	08008583 	.word	0x08008583
 800855c:	08008593 	.word	0x08008593
 8008560:	08008593 	.word	0x08008593
 8008564:	08008593 	.word	0x08008593
 8008568:	0800858b 	.word	0x0800858b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800856c:	f7fd ffb6 	bl	80064dc <HAL_RCC_GetPCLK1Freq>
 8008570:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008572:	e014      	b.n	800859e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008574:	f7fd ffc8 	bl	8006508 <HAL_RCC_GetPCLK2Freq>
 8008578:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800857a:	e010      	b.n	800859e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800857c:	4b4e      	ldr	r3, [pc, #312]	@ (80086b8 <UART_SetConfig+0x5c0>)
 800857e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008580:	e00d      	b.n	800859e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008582:	f7fd ff13 	bl	80063ac <HAL_RCC_GetSysClockFreq>
 8008586:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008588:	e009      	b.n	800859e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800858a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800858e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008590:	e005      	b.n	800859e <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8008592:	2300      	movs	r3, #0
 8008594:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8008596:	2301      	movs	r3, #1
 8008598:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800859c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800859e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80085a0:	2b00      	cmp	r3, #0
 80085a2:	f000 8090 	beq.w	80086c6 <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80085a6:	697b      	ldr	r3, [r7, #20]
 80085a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80085aa:	4a44      	ldr	r2, [pc, #272]	@ (80086bc <UART_SetConfig+0x5c4>)
 80085ac:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80085b0:	461a      	mov	r2, r3
 80085b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80085b4:	fbb3 f3f2 	udiv	r3, r3, r2
 80085b8:	005a      	lsls	r2, r3, #1
 80085ba:	697b      	ldr	r3, [r7, #20]
 80085bc:	685b      	ldr	r3, [r3, #4]
 80085be:	085b      	lsrs	r3, r3, #1
 80085c0:	441a      	add	r2, r3
 80085c2:	697b      	ldr	r3, [r7, #20]
 80085c4:	685b      	ldr	r3, [r3, #4]
 80085c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80085ca:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80085cc:	6a3b      	ldr	r3, [r7, #32]
 80085ce:	2b0f      	cmp	r3, #15
 80085d0:	d916      	bls.n	8008600 <UART_SetConfig+0x508>
 80085d2:	6a3b      	ldr	r3, [r7, #32]
 80085d4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80085d8:	d212      	bcs.n	8008600 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80085da:	6a3b      	ldr	r3, [r7, #32]
 80085dc:	b29b      	uxth	r3, r3
 80085de:	f023 030f 	bic.w	r3, r3, #15
 80085e2:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80085e4:	6a3b      	ldr	r3, [r7, #32]
 80085e6:	085b      	lsrs	r3, r3, #1
 80085e8:	b29b      	uxth	r3, r3
 80085ea:	f003 0307 	and.w	r3, r3, #7
 80085ee:	b29a      	uxth	r2, r3
 80085f0:	8bfb      	ldrh	r3, [r7, #30]
 80085f2:	4313      	orrs	r3, r2
 80085f4:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 80085f6:	697b      	ldr	r3, [r7, #20]
 80085f8:	681b      	ldr	r3, [r3, #0]
 80085fa:	8bfa      	ldrh	r2, [r7, #30]
 80085fc:	60da      	str	r2, [r3, #12]
 80085fe:	e062      	b.n	80086c6 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8008600:	2301      	movs	r3, #1
 8008602:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8008606:	e05e      	b.n	80086c6 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8008608:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800860c:	2b08      	cmp	r3, #8
 800860e:	d828      	bhi.n	8008662 <UART_SetConfig+0x56a>
 8008610:	a201      	add	r2, pc, #4	@ (adr r2, 8008618 <UART_SetConfig+0x520>)
 8008612:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008616:	bf00      	nop
 8008618:	0800863d 	.word	0x0800863d
 800861c:	08008645 	.word	0x08008645
 8008620:	0800864d 	.word	0x0800864d
 8008624:	08008663 	.word	0x08008663
 8008628:	08008653 	.word	0x08008653
 800862c:	08008663 	.word	0x08008663
 8008630:	08008663 	.word	0x08008663
 8008634:	08008663 	.word	0x08008663
 8008638:	0800865b 	.word	0x0800865b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800863c:	f7fd ff4e 	bl	80064dc <HAL_RCC_GetPCLK1Freq>
 8008640:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008642:	e014      	b.n	800866e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008644:	f7fd ff60 	bl	8006508 <HAL_RCC_GetPCLK2Freq>
 8008648:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800864a:	e010      	b.n	800866e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800864c:	4b1a      	ldr	r3, [pc, #104]	@ (80086b8 <UART_SetConfig+0x5c0>)
 800864e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008650:	e00d      	b.n	800866e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008652:	f7fd feab 	bl	80063ac <HAL_RCC_GetSysClockFreq>
 8008656:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008658:	e009      	b.n	800866e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800865a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800865e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008660:	e005      	b.n	800866e <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8008662:	2300      	movs	r3, #0
 8008664:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8008666:	2301      	movs	r3, #1
 8008668:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800866c:	bf00      	nop
    }

    if (pclk != 0U)
 800866e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008670:	2b00      	cmp	r3, #0
 8008672:	d028      	beq.n	80086c6 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008674:	697b      	ldr	r3, [r7, #20]
 8008676:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008678:	4a10      	ldr	r2, [pc, #64]	@ (80086bc <UART_SetConfig+0x5c4>)
 800867a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800867e:	461a      	mov	r2, r3
 8008680:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008682:	fbb3 f2f2 	udiv	r2, r3, r2
 8008686:	697b      	ldr	r3, [r7, #20]
 8008688:	685b      	ldr	r3, [r3, #4]
 800868a:	085b      	lsrs	r3, r3, #1
 800868c:	441a      	add	r2, r3
 800868e:	697b      	ldr	r3, [r7, #20]
 8008690:	685b      	ldr	r3, [r3, #4]
 8008692:	fbb2 f3f3 	udiv	r3, r2, r3
 8008696:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008698:	6a3b      	ldr	r3, [r7, #32]
 800869a:	2b0f      	cmp	r3, #15
 800869c:	d910      	bls.n	80086c0 <UART_SetConfig+0x5c8>
 800869e:	6a3b      	ldr	r3, [r7, #32]
 80086a0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80086a4:	d20c      	bcs.n	80086c0 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80086a6:	6a3b      	ldr	r3, [r7, #32]
 80086a8:	b29a      	uxth	r2, r3
 80086aa:	697b      	ldr	r3, [r7, #20]
 80086ac:	681b      	ldr	r3, [r3, #0]
 80086ae:	60da      	str	r2, [r3, #12]
 80086b0:	e009      	b.n	80086c6 <UART_SetConfig+0x5ce>
 80086b2:	bf00      	nop
 80086b4:	40008000 	.word	0x40008000
 80086b8:	00f42400 	.word	0x00f42400
 80086bc:	08009e24 	.word	0x08009e24
      }
      else
      {
        ret = HAL_ERROR;
 80086c0:	2301      	movs	r3, #1
 80086c2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80086c6:	697b      	ldr	r3, [r7, #20]
 80086c8:	2201      	movs	r2, #1
 80086ca:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 80086ce:	697b      	ldr	r3, [r7, #20]
 80086d0:	2201      	movs	r2, #1
 80086d2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80086d6:	697b      	ldr	r3, [r7, #20]
 80086d8:	2200      	movs	r2, #0
 80086da:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80086dc:	697b      	ldr	r3, [r7, #20]
 80086de:	2200      	movs	r2, #0
 80086e0:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80086e2:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 80086e6:	4618      	mov	r0, r3
 80086e8:	3730      	adds	r7, #48	@ 0x30
 80086ea:	46bd      	mov	sp, r7
 80086ec:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

080086f0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80086f0:	b480      	push	{r7}
 80086f2:	b083      	sub	sp, #12
 80086f4:	af00      	add	r7, sp, #0
 80086f6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80086fc:	f003 0308 	and.w	r3, r3, #8
 8008700:	2b00      	cmp	r3, #0
 8008702:	d00a      	beq.n	800871a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	681b      	ldr	r3, [r3, #0]
 8008708:	685b      	ldr	r3, [r3, #4]
 800870a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	681b      	ldr	r3, [r3, #0]
 8008716:	430a      	orrs	r2, r1
 8008718:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800871e:	f003 0301 	and.w	r3, r3, #1
 8008722:	2b00      	cmp	r3, #0
 8008724:	d00a      	beq.n	800873c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	681b      	ldr	r3, [r3, #0]
 800872a:	685b      	ldr	r3, [r3, #4]
 800872c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	681b      	ldr	r3, [r3, #0]
 8008738:	430a      	orrs	r2, r1
 800873a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008740:	f003 0302 	and.w	r3, r3, #2
 8008744:	2b00      	cmp	r3, #0
 8008746:	d00a      	beq.n	800875e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	681b      	ldr	r3, [r3, #0]
 800874c:	685b      	ldr	r3, [r3, #4]
 800874e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	681b      	ldr	r3, [r3, #0]
 800875a:	430a      	orrs	r2, r1
 800875c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008762:	f003 0304 	and.w	r3, r3, #4
 8008766:	2b00      	cmp	r3, #0
 8008768:	d00a      	beq.n	8008780 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	681b      	ldr	r3, [r3, #0]
 800876e:	685b      	ldr	r3, [r3, #4]
 8008770:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	681b      	ldr	r3, [r3, #0]
 800877c:	430a      	orrs	r2, r1
 800877e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008784:	f003 0310 	and.w	r3, r3, #16
 8008788:	2b00      	cmp	r3, #0
 800878a:	d00a      	beq.n	80087a2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	681b      	ldr	r3, [r3, #0]
 8008790:	689b      	ldr	r3, [r3, #8]
 8008792:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8008796:	687b      	ldr	r3, [r7, #4]
 8008798:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	681b      	ldr	r3, [r3, #0]
 800879e:	430a      	orrs	r2, r1
 80087a0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80087a6:	f003 0320 	and.w	r3, r3, #32
 80087aa:	2b00      	cmp	r3, #0
 80087ac:	d00a      	beq.n	80087c4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80087ae:	687b      	ldr	r3, [r7, #4]
 80087b0:	681b      	ldr	r3, [r3, #0]
 80087b2:	689b      	ldr	r3, [r3, #8]
 80087b4:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80087bc:	687b      	ldr	r3, [r7, #4]
 80087be:	681b      	ldr	r3, [r3, #0]
 80087c0:	430a      	orrs	r2, r1
 80087c2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80087c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80087cc:	2b00      	cmp	r3, #0
 80087ce:	d01a      	beq.n	8008806 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	681b      	ldr	r3, [r3, #0]
 80087d4:	685b      	ldr	r3, [r3, #4]
 80087d6:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	681b      	ldr	r3, [r3, #0]
 80087e2:	430a      	orrs	r2, r1
 80087e4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80087ea:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80087ee:	d10a      	bne.n	8008806 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	681b      	ldr	r3, [r3, #0]
 80087f4:	685b      	ldr	r3, [r3, #4]
 80087f6:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80087fe:	687b      	ldr	r3, [r7, #4]
 8008800:	681b      	ldr	r3, [r3, #0]
 8008802:	430a      	orrs	r2, r1
 8008804:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800880a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800880e:	2b00      	cmp	r3, #0
 8008810:	d00a      	beq.n	8008828 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	681b      	ldr	r3, [r3, #0]
 8008816:	685b      	ldr	r3, [r3, #4]
 8008818:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	681b      	ldr	r3, [r3, #0]
 8008824:	430a      	orrs	r2, r1
 8008826:	605a      	str	r2, [r3, #4]
  }
}
 8008828:	bf00      	nop
 800882a:	370c      	adds	r7, #12
 800882c:	46bd      	mov	sp, r7
 800882e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008832:	4770      	bx	lr

08008834 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008834:	b580      	push	{r7, lr}
 8008836:	b098      	sub	sp, #96	@ 0x60
 8008838:	af02      	add	r7, sp, #8
 800883a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	2200      	movs	r2, #0
 8008840:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008844:	f7fc fc86 	bl	8005154 <HAL_GetTick>
 8008848:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800884a:	687b      	ldr	r3, [r7, #4]
 800884c:	681b      	ldr	r3, [r3, #0]
 800884e:	681b      	ldr	r3, [r3, #0]
 8008850:	f003 0308 	and.w	r3, r3, #8
 8008854:	2b08      	cmp	r3, #8
 8008856:	d12f      	bne.n	80088b8 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008858:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800885c:	9300      	str	r3, [sp, #0]
 800885e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008860:	2200      	movs	r2, #0
 8008862:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8008866:	6878      	ldr	r0, [r7, #4]
 8008868:	f000 f88e 	bl	8008988 <UART_WaitOnFlagUntilTimeout>
 800886c:	4603      	mov	r3, r0
 800886e:	2b00      	cmp	r3, #0
 8008870:	d022      	beq.n	80088b8 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	681b      	ldr	r3, [r3, #0]
 8008876:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008878:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800887a:	e853 3f00 	ldrex	r3, [r3]
 800887e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008880:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008882:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008886:	653b      	str	r3, [r7, #80]	@ 0x50
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	681b      	ldr	r3, [r3, #0]
 800888c:	461a      	mov	r2, r3
 800888e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008890:	647b      	str	r3, [r7, #68]	@ 0x44
 8008892:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008894:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008896:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008898:	e841 2300 	strex	r3, r2, [r1]
 800889c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800889e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80088a0:	2b00      	cmp	r3, #0
 80088a2:	d1e6      	bne.n	8008872 <UART_CheckIdleState+0x3e>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	2220      	movs	r2, #32
 80088a8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	2200      	movs	r2, #0
 80088b0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80088b4:	2303      	movs	r3, #3
 80088b6:	e063      	b.n	8008980 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	681b      	ldr	r3, [r3, #0]
 80088bc:	681b      	ldr	r3, [r3, #0]
 80088be:	f003 0304 	and.w	r3, r3, #4
 80088c2:	2b04      	cmp	r3, #4
 80088c4:	d149      	bne.n	800895a <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80088c6:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80088ca:	9300      	str	r3, [sp, #0]
 80088cc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80088ce:	2200      	movs	r2, #0
 80088d0:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80088d4:	6878      	ldr	r0, [r7, #4]
 80088d6:	f000 f857 	bl	8008988 <UART_WaitOnFlagUntilTimeout>
 80088da:	4603      	mov	r3, r0
 80088dc:	2b00      	cmp	r3, #0
 80088de:	d03c      	beq.n	800895a <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	681b      	ldr	r3, [r3, #0]
 80088e4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80088e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80088e8:	e853 3f00 	ldrex	r3, [r3]
 80088ec:	623b      	str	r3, [r7, #32]
   return(result);
 80088ee:	6a3b      	ldr	r3, [r7, #32]
 80088f0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80088f4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80088f6:	687b      	ldr	r3, [r7, #4]
 80088f8:	681b      	ldr	r3, [r3, #0]
 80088fa:	461a      	mov	r2, r3
 80088fc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80088fe:	633b      	str	r3, [r7, #48]	@ 0x30
 8008900:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008902:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008904:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008906:	e841 2300 	strex	r3, r2, [r1]
 800890a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800890c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800890e:	2b00      	cmp	r3, #0
 8008910:	d1e6      	bne.n	80088e0 <UART_CheckIdleState+0xac>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	681b      	ldr	r3, [r3, #0]
 8008916:	3308      	adds	r3, #8
 8008918:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800891a:	693b      	ldr	r3, [r7, #16]
 800891c:	e853 3f00 	ldrex	r3, [r3]
 8008920:	60fb      	str	r3, [r7, #12]
   return(result);
 8008922:	68fb      	ldr	r3, [r7, #12]
 8008924:	f023 0301 	bic.w	r3, r3, #1
 8008928:	64bb      	str	r3, [r7, #72]	@ 0x48
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	681b      	ldr	r3, [r3, #0]
 800892e:	3308      	adds	r3, #8
 8008930:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008932:	61fa      	str	r2, [r7, #28]
 8008934:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008936:	69b9      	ldr	r1, [r7, #24]
 8008938:	69fa      	ldr	r2, [r7, #28]
 800893a:	e841 2300 	strex	r3, r2, [r1]
 800893e:	617b      	str	r3, [r7, #20]
   return(result);
 8008940:	697b      	ldr	r3, [r7, #20]
 8008942:	2b00      	cmp	r3, #0
 8008944:	d1e5      	bne.n	8008912 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	2220      	movs	r2, #32
 800894a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	2200      	movs	r2, #0
 8008952:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008956:	2303      	movs	r3, #3
 8008958:	e012      	b.n	8008980 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	2220      	movs	r2, #32
 800895e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	2220      	movs	r2, #32
 8008966:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	2200      	movs	r2, #0
 800896e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	2200      	movs	r2, #0
 8008974:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	2200      	movs	r2, #0
 800897a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800897e:	2300      	movs	r3, #0
}
 8008980:	4618      	mov	r0, r3
 8008982:	3758      	adds	r7, #88	@ 0x58
 8008984:	46bd      	mov	sp, r7
 8008986:	bd80      	pop	{r7, pc}

08008988 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008988:	b580      	push	{r7, lr}
 800898a:	b084      	sub	sp, #16
 800898c:	af00      	add	r7, sp, #0
 800898e:	60f8      	str	r0, [r7, #12]
 8008990:	60b9      	str	r1, [r7, #8]
 8008992:	603b      	str	r3, [r7, #0]
 8008994:	4613      	mov	r3, r2
 8008996:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008998:	e04f      	b.n	8008a3a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800899a:	69bb      	ldr	r3, [r7, #24]
 800899c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80089a0:	d04b      	beq.n	8008a3a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80089a2:	f7fc fbd7 	bl	8005154 <HAL_GetTick>
 80089a6:	4602      	mov	r2, r0
 80089a8:	683b      	ldr	r3, [r7, #0]
 80089aa:	1ad3      	subs	r3, r2, r3
 80089ac:	69ba      	ldr	r2, [r7, #24]
 80089ae:	429a      	cmp	r2, r3
 80089b0:	d302      	bcc.n	80089b8 <UART_WaitOnFlagUntilTimeout+0x30>
 80089b2:	69bb      	ldr	r3, [r7, #24]
 80089b4:	2b00      	cmp	r3, #0
 80089b6:	d101      	bne.n	80089bc <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80089b8:	2303      	movs	r3, #3
 80089ba:	e04e      	b.n	8008a5a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80089bc:	68fb      	ldr	r3, [r7, #12]
 80089be:	681b      	ldr	r3, [r3, #0]
 80089c0:	681b      	ldr	r3, [r3, #0]
 80089c2:	f003 0304 	and.w	r3, r3, #4
 80089c6:	2b00      	cmp	r3, #0
 80089c8:	d037      	beq.n	8008a3a <UART_WaitOnFlagUntilTimeout+0xb2>
 80089ca:	68bb      	ldr	r3, [r7, #8]
 80089cc:	2b80      	cmp	r3, #128	@ 0x80
 80089ce:	d034      	beq.n	8008a3a <UART_WaitOnFlagUntilTimeout+0xb2>
 80089d0:	68bb      	ldr	r3, [r7, #8]
 80089d2:	2b40      	cmp	r3, #64	@ 0x40
 80089d4:	d031      	beq.n	8008a3a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80089d6:	68fb      	ldr	r3, [r7, #12]
 80089d8:	681b      	ldr	r3, [r3, #0]
 80089da:	69db      	ldr	r3, [r3, #28]
 80089dc:	f003 0308 	and.w	r3, r3, #8
 80089e0:	2b08      	cmp	r3, #8
 80089e2:	d110      	bne.n	8008a06 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80089e4:	68fb      	ldr	r3, [r7, #12]
 80089e6:	681b      	ldr	r3, [r3, #0]
 80089e8:	2208      	movs	r2, #8
 80089ea:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80089ec:	68f8      	ldr	r0, [r7, #12]
 80089ee:	f000 f838 	bl	8008a62 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80089f2:	68fb      	ldr	r3, [r7, #12]
 80089f4:	2208      	movs	r2, #8
 80089f6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80089fa:	68fb      	ldr	r3, [r7, #12]
 80089fc:	2200      	movs	r2, #0
 80089fe:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8008a02:	2301      	movs	r3, #1
 8008a04:	e029      	b.n	8008a5a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008a06:	68fb      	ldr	r3, [r7, #12]
 8008a08:	681b      	ldr	r3, [r3, #0]
 8008a0a:	69db      	ldr	r3, [r3, #28]
 8008a0c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008a10:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008a14:	d111      	bne.n	8008a3a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008a16:	68fb      	ldr	r3, [r7, #12]
 8008a18:	681b      	ldr	r3, [r3, #0]
 8008a1a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8008a1e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008a20:	68f8      	ldr	r0, [r7, #12]
 8008a22:	f000 f81e 	bl	8008a62 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008a26:	68fb      	ldr	r3, [r7, #12]
 8008a28:	2220      	movs	r2, #32
 8008a2a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008a2e:	68fb      	ldr	r3, [r7, #12]
 8008a30:	2200      	movs	r2, #0
 8008a32:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8008a36:	2303      	movs	r3, #3
 8008a38:	e00f      	b.n	8008a5a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008a3a:	68fb      	ldr	r3, [r7, #12]
 8008a3c:	681b      	ldr	r3, [r3, #0]
 8008a3e:	69da      	ldr	r2, [r3, #28]
 8008a40:	68bb      	ldr	r3, [r7, #8]
 8008a42:	4013      	ands	r3, r2
 8008a44:	68ba      	ldr	r2, [r7, #8]
 8008a46:	429a      	cmp	r2, r3
 8008a48:	bf0c      	ite	eq
 8008a4a:	2301      	moveq	r3, #1
 8008a4c:	2300      	movne	r3, #0
 8008a4e:	b2db      	uxtb	r3, r3
 8008a50:	461a      	mov	r2, r3
 8008a52:	79fb      	ldrb	r3, [r7, #7]
 8008a54:	429a      	cmp	r2, r3
 8008a56:	d0a0      	beq.n	800899a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008a58:	2300      	movs	r3, #0
}
 8008a5a:	4618      	mov	r0, r3
 8008a5c:	3710      	adds	r7, #16
 8008a5e:	46bd      	mov	sp, r7
 8008a60:	bd80      	pop	{r7, pc}

08008a62 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008a62:	b480      	push	{r7}
 8008a64:	b095      	sub	sp, #84	@ 0x54
 8008a66:	af00      	add	r7, sp, #0
 8008a68:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	681b      	ldr	r3, [r3, #0]
 8008a6e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a70:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008a72:	e853 3f00 	ldrex	r3, [r3]
 8008a76:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008a78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a7a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008a7e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008a80:	687b      	ldr	r3, [r7, #4]
 8008a82:	681b      	ldr	r3, [r3, #0]
 8008a84:	461a      	mov	r2, r3
 8008a86:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008a88:	643b      	str	r3, [r7, #64]	@ 0x40
 8008a8a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a8c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008a8e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008a90:	e841 2300 	strex	r3, r2, [r1]
 8008a94:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008a96:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a98:	2b00      	cmp	r3, #0
 8008a9a:	d1e6      	bne.n	8008a6a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008a9c:	687b      	ldr	r3, [r7, #4]
 8008a9e:	681b      	ldr	r3, [r3, #0]
 8008aa0:	3308      	adds	r3, #8
 8008aa2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008aa4:	6a3b      	ldr	r3, [r7, #32]
 8008aa6:	e853 3f00 	ldrex	r3, [r3]
 8008aaa:	61fb      	str	r3, [r7, #28]
   return(result);
 8008aac:	69fb      	ldr	r3, [r7, #28]
 8008aae:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008ab2:	f023 0301 	bic.w	r3, r3, #1
 8008ab6:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	681b      	ldr	r3, [r3, #0]
 8008abc:	3308      	adds	r3, #8
 8008abe:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008ac0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008ac2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ac4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008ac6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008ac8:	e841 2300 	strex	r3, r2, [r1]
 8008acc:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008ace:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ad0:	2b00      	cmp	r3, #0
 8008ad2:	d1e3      	bne.n	8008a9c <UART_EndRxTransfer+0x3a>
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008ad8:	2b01      	cmp	r3, #1
 8008ada:	d118      	bne.n	8008b0e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	681b      	ldr	r3, [r3, #0]
 8008ae0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ae2:	68fb      	ldr	r3, [r7, #12]
 8008ae4:	e853 3f00 	ldrex	r3, [r3]
 8008ae8:	60bb      	str	r3, [r7, #8]
   return(result);
 8008aea:	68bb      	ldr	r3, [r7, #8]
 8008aec:	f023 0310 	bic.w	r3, r3, #16
 8008af0:	647b      	str	r3, [r7, #68]	@ 0x44
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	681b      	ldr	r3, [r3, #0]
 8008af6:	461a      	mov	r2, r3
 8008af8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008afa:	61bb      	str	r3, [r7, #24]
 8008afc:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008afe:	6979      	ldr	r1, [r7, #20]
 8008b00:	69ba      	ldr	r2, [r7, #24]
 8008b02:	e841 2300 	strex	r3, r2, [r1]
 8008b06:	613b      	str	r3, [r7, #16]
   return(result);
 8008b08:	693b      	ldr	r3, [r7, #16]
 8008b0a:	2b00      	cmp	r3, #0
 8008b0c:	d1e6      	bne.n	8008adc <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	2220      	movs	r2, #32
 8008b12:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	2200      	movs	r2, #0
 8008b1a:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	2200      	movs	r2, #0
 8008b20:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8008b22:	bf00      	nop
 8008b24:	3754      	adds	r7, #84	@ 0x54
 8008b26:	46bd      	mov	sp, r7
 8008b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b2c:	4770      	bx	lr

08008b2e <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8008b2e:	b480      	push	{r7}
 8008b30:	b085      	sub	sp, #20
 8008b32:	af00      	add	r7, sp, #0
 8008b34:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008b3c:	2b01      	cmp	r3, #1
 8008b3e:	d101      	bne.n	8008b44 <HAL_UARTEx_DisableFifoMode+0x16>
 8008b40:	2302      	movs	r3, #2
 8008b42:	e027      	b.n	8008b94 <HAL_UARTEx_DisableFifoMode+0x66>
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	2201      	movs	r2, #1
 8008b48:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	2224      	movs	r2, #36	@ 0x24
 8008b50:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	681b      	ldr	r3, [r3, #0]
 8008b58:	681b      	ldr	r3, [r3, #0]
 8008b5a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	681b      	ldr	r3, [r3, #0]
 8008b60:	681a      	ldr	r2, [r3, #0]
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	681b      	ldr	r3, [r3, #0]
 8008b66:	f022 0201 	bic.w	r2, r2, #1
 8008b6a:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8008b6c:	68fb      	ldr	r3, [r7, #12]
 8008b6e:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8008b72:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	2200      	movs	r2, #0
 8008b78:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008b7a:	687b      	ldr	r3, [r7, #4]
 8008b7c:	681b      	ldr	r3, [r3, #0]
 8008b7e:	68fa      	ldr	r2, [r7, #12]
 8008b80:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	2220      	movs	r2, #32
 8008b86:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	2200      	movs	r2, #0
 8008b8e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008b92:	2300      	movs	r3, #0
}
 8008b94:	4618      	mov	r0, r3
 8008b96:	3714      	adds	r7, #20
 8008b98:	46bd      	mov	sp, r7
 8008b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b9e:	4770      	bx	lr

08008ba0 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008ba0:	b580      	push	{r7, lr}
 8008ba2:	b084      	sub	sp, #16
 8008ba4:	af00      	add	r7, sp, #0
 8008ba6:	6078      	str	r0, [r7, #4]
 8008ba8:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008bb0:	2b01      	cmp	r3, #1
 8008bb2:	d101      	bne.n	8008bb8 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8008bb4:	2302      	movs	r3, #2
 8008bb6:	e02d      	b.n	8008c14 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	2201      	movs	r2, #1
 8008bbc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	2224      	movs	r2, #36	@ 0x24
 8008bc4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008bc8:	687b      	ldr	r3, [r7, #4]
 8008bca:	681b      	ldr	r3, [r3, #0]
 8008bcc:	681b      	ldr	r3, [r3, #0]
 8008bce:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	681b      	ldr	r3, [r3, #0]
 8008bd4:	681a      	ldr	r2, [r3, #0]
 8008bd6:	687b      	ldr	r3, [r7, #4]
 8008bd8:	681b      	ldr	r3, [r3, #0]
 8008bda:	f022 0201 	bic.w	r2, r2, #1
 8008bde:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	681b      	ldr	r3, [r3, #0]
 8008be4:	689b      	ldr	r3, [r3, #8]
 8008be6:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	681b      	ldr	r3, [r3, #0]
 8008bee:	683a      	ldr	r2, [r7, #0]
 8008bf0:	430a      	orrs	r2, r1
 8008bf2:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008bf4:	6878      	ldr	r0, [r7, #4]
 8008bf6:	f000 f84f 	bl	8008c98 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008bfa:	687b      	ldr	r3, [r7, #4]
 8008bfc:	681b      	ldr	r3, [r3, #0]
 8008bfe:	68fa      	ldr	r2, [r7, #12]
 8008c00:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008c02:	687b      	ldr	r3, [r7, #4]
 8008c04:	2220      	movs	r2, #32
 8008c06:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008c0a:	687b      	ldr	r3, [r7, #4]
 8008c0c:	2200      	movs	r2, #0
 8008c0e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008c12:	2300      	movs	r3, #0
}
 8008c14:	4618      	mov	r0, r3
 8008c16:	3710      	adds	r7, #16
 8008c18:	46bd      	mov	sp, r7
 8008c1a:	bd80      	pop	{r7, pc}

08008c1c <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008c1c:	b580      	push	{r7, lr}
 8008c1e:	b084      	sub	sp, #16
 8008c20:	af00      	add	r7, sp, #0
 8008c22:	6078      	str	r0, [r7, #4]
 8008c24:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008c2c:	2b01      	cmp	r3, #1
 8008c2e:	d101      	bne.n	8008c34 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8008c30:	2302      	movs	r3, #2
 8008c32:	e02d      	b.n	8008c90 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	2201      	movs	r2, #1
 8008c38:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008c3c:	687b      	ldr	r3, [r7, #4]
 8008c3e:	2224      	movs	r2, #36	@ 0x24
 8008c40:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	681b      	ldr	r3, [r3, #0]
 8008c48:	681b      	ldr	r3, [r3, #0]
 8008c4a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	681b      	ldr	r3, [r3, #0]
 8008c50:	681a      	ldr	r2, [r3, #0]
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	681b      	ldr	r3, [r3, #0]
 8008c56:	f022 0201 	bic.w	r2, r2, #1
 8008c5a:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	681b      	ldr	r3, [r3, #0]
 8008c60:	689b      	ldr	r3, [r3, #8]
 8008c62:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8008c66:	687b      	ldr	r3, [r7, #4]
 8008c68:	681b      	ldr	r3, [r3, #0]
 8008c6a:	683a      	ldr	r2, [r7, #0]
 8008c6c:	430a      	orrs	r2, r1
 8008c6e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008c70:	6878      	ldr	r0, [r7, #4]
 8008c72:	f000 f811 	bl	8008c98 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	681b      	ldr	r3, [r3, #0]
 8008c7a:	68fa      	ldr	r2, [r7, #12]
 8008c7c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	2220      	movs	r2, #32
 8008c82:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	2200      	movs	r2, #0
 8008c8a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008c8e:	2300      	movs	r3, #0
}
 8008c90:	4618      	mov	r0, r3
 8008c92:	3710      	adds	r7, #16
 8008c94:	46bd      	mov	sp, r7
 8008c96:	bd80      	pop	{r7, pc}

08008c98 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8008c98:	b480      	push	{r7}
 8008c9a:	b085      	sub	sp, #20
 8008c9c:	af00      	add	r7, sp, #0
 8008c9e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008ca4:	2b00      	cmp	r3, #0
 8008ca6:	d108      	bne.n	8008cba <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8008ca8:	687b      	ldr	r3, [r7, #4]
 8008caa:	2201      	movs	r2, #1
 8008cac:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	2201      	movs	r2, #1
 8008cb4:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8008cb8:	e031      	b.n	8008d1e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8008cba:	2308      	movs	r3, #8
 8008cbc:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8008cbe:	2308      	movs	r3, #8
 8008cc0:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	681b      	ldr	r3, [r3, #0]
 8008cc6:	689b      	ldr	r3, [r3, #8]
 8008cc8:	0e5b      	lsrs	r3, r3, #25
 8008cca:	b2db      	uxtb	r3, r3
 8008ccc:	f003 0307 	and.w	r3, r3, #7
 8008cd0:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8008cd2:	687b      	ldr	r3, [r7, #4]
 8008cd4:	681b      	ldr	r3, [r3, #0]
 8008cd6:	689b      	ldr	r3, [r3, #8]
 8008cd8:	0f5b      	lsrs	r3, r3, #29
 8008cda:	b2db      	uxtb	r3, r3
 8008cdc:	f003 0307 	and.w	r3, r3, #7
 8008ce0:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008ce2:	7bbb      	ldrb	r3, [r7, #14]
 8008ce4:	7b3a      	ldrb	r2, [r7, #12]
 8008ce6:	4911      	ldr	r1, [pc, #68]	@ (8008d2c <UARTEx_SetNbDataToProcess+0x94>)
 8008ce8:	5c8a      	ldrb	r2, [r1, r2]
 8008cea:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8008cee:	7b3a      	ldrb	r2, [r7, #12]
 8008cf0:	490f      	ldr	r1, [pc, #60]	@ (8008d30 <UARTEx_SetNbDataToProcess+0x98>)
 8008cf2:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008cf4:	fb93 f3f2 	sdiv	r3, r3, r2
 8008cf8:	b29a      	uxth	r2, r3
 8008cfa:	687b      	ldr	r3, [r7, #4]
 8008cfc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008d00:	7bfb      	ldrb	r3, [r7, #15]
 8008d02:	7b7a      	ldrb	r2, [r7, #13]
 8008d04:	4909      	ldr	r1, [pc, #36]	@ (8008d2c <UARTEx_SetNbDataToProcess+0x94>)
 8008d06:	5c8a      	ldrb	r2, [r1, r2]
 8008d08:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8008d0c:	7b7a      	ldrb	r2, [r7, #13]
 8008d0e:	4908      	ldr	r1, [pc, #32]	@ (8008d30 <UARTEx_SetNbDataToProcess+0x98>)
 8008d10:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008d12:	fb93 f3f2 	sdiv	r3, r3, r2
 8008d16:	b29a      	uxth	r2, r3
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8008d1e:	bf00      	nop
 8008d20:	3714      	adds	r7, #20
 8008d22:	46bd      	mov	sp, r7
 8008d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d28:	4770      	bx	lr
 8008d2a:	bf00      	nop
 8008d2c:	08009e3c 	.word	0x08009e3c
 8008d30:	08009e44 	.word	0x08009e44

08008d34 <std>:
 8008d34:	2300      	movs	r3, #0
 8008d36:	b510      	push	{r4, lr}
 8008d38:	4604      	mov	r4, r0
 8008d3a:	e9c0 3300 	strd	r3, r3, [r0]
 8008d3e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008d42:	6083      	str	r3, [r0, #8]
 8008d44:	8181      	strh	r1, [r0, #12]
 8008d46:	6643      	str	r3, [r0, #100]	@ 0x64
 8008d48:	81c2      	strh	r2, [r0, #14]
 8008d4a:	6183      	str	r3, [r0, #24]
 8008d4c:	4619      	mov	r1, r3
 8008d4e:	2208      	movs	r2, #8
 8008d50:	305c      	adds	r0, #92	@ 0x5c
 8008d52:	f000 f921 	bl	8008f98 <memset>
 8008d56:	4b0d      	ldr	r3, [pc, #52]	@ (8008d8c <std+0x58>)
 8008d58:	6263      	str	r3, [r4, #36]	@ 0x24
 8008d5a:	4b0d      	ldr	r3, [pc, #52]	@ (8008d90 <std+0x5c>)
 8008d5c:	62a3      	str	r3, [r4, #40]	@ 0x28
 8008d5e:	4b0d      	ldr	r3, [pc, #52]	@ (8008d94 <std+0x60>)
 8008d60:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8008d62:	4b0d      	ldr	r3, [pc, #52]	@ (8008d98 <std+0x64>)
 8008d64:	6323      	str	r3, [r4, #48]	@ 0x30
 8008d66:	4b0d      	ldr	r3, [pc, #52]	@ (8008d9c <std+0x68>)
 8008d68:	6224      	str	r4, [r4, #32]
 8008d6a:	429c      	cmp	r4, r3
 8008d6c:	d006      	beq.n	8008d7c <std+0x48>
 8008d6e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8008d72:	4294      	cmp	r4, r2
 8008d74:	d002      	beq.n	8008d7c <std+0x48>
 8008d76:	33d0      	adds	r3, #208	@ 0xd0
 8008d78:	429c      	cmp	r4, r3
 8008d7a:	d105      	bne.n	8008d88 <std+0x54>
 8008d7c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8008d80:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008d84:	f000 b93a 	b.w	8008ffc <__retarget_lock_init_recursive>
 8008d88:	bd10      	pop	{r4, pc}
 8008d8a:	bf00      	nop
 8008d8c:	08009851 	.word	0x08009851
 8008d90:	08009873 	.word	0x08009873
 8008d94:	080098ab 	.word	0x080098ab
 8008d98:	080098cf 	.word	0x080098cf
 8008d9c:	20040468 	.word	0x20040468

08008da0 <stdio_exit_handler>:
 8008da0:	4a02      	ldr	r2, [pc, #8]	@ (8008dac <stdio_exit_handler+0xc>)
 8008da2:	4903      	ldr	r1, [pc, #12]	@ (8008db0 <stdio_exit_handler+0x10>)
 8008da4:	4803      	ldr	r0, [pc, #12]	@ (8008db4 <stdio_exit_handler+0x14>)
 8008da6:	f000 b869 	b.w	8008e7c <_fwalk_sglue>
 8008daa:	bf00      	nop
 8008dac:	20040070 	.word	0x20040070
 8008db0:	080097e9 	.word	0x080097e9
 8008db4:	20040080 	.word	0x20040080

08008db8 <cleanup_stdio>:
 8008db8:	6841      	ldr	r1, [r0, #4]
 8008dba:	4b0c      	ldr	r3, [pc, #48]	@ (8008dec <cleanup_stdio+0x34>)
 8008dbc:	4299      	cmp	r1, r3
 8008dbe:	b510      	push	{r4, lr}
 8008dc0:	4604      	mov	r4, r0
 8008dc2:	d001      	beq.n	8008dc8 <cleanup_stdio+0x10>
 8008dc4:	f000 fd10 	bl	80097e8 <_fflush_r>
 8008dc8:	68a1      	ldr	r1, [r4, #8]
 8008dca:	4b09      	ldr	r3, [pc, #36]	@ (8008df0 <cleanup_stdio+0x38>)
 8008dcc:	4299      	cmp	r1, r3
 8008dce:	d002      	beq.n	8008dd6 <cleanup_stdio+0x1e>
 8008dd0:	4620      	mov	r0, r4
 8008dd2:	f000 fd09 	bl	80097e8 <_fflush_r>
 8008dd6:	68e1      	ldr	r1, [r4, #12]
 8008dd8:	4b06      	ldr	r3, [pc, #24]	@ (8008df4 <cleanup_stdio+0x3c>)
 8008dda:	4299      	cmp	r1, r3
 8008ddc:	d004      	beq.n	8008de8 <cleanup_stdio+0x30>
 8008dde:	4620      	mov	r0, r4
 8008de0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008de4:	f000 bd00 	b.w	80097e8 <_fflush_r>
 8008de8:	bd10      	pop	{r4, pc}
 8008dea:	bf00      	nop
 8008dec:	20040468 	.word	0x20040468
 8008df0:	200404d0 	.word	0x200404d0
 8008df4:	20040538 	.word	0x20040538

08008df8 <global_stdio_init.part.0>:
 8008df8:	b510      	push	{r4, lr}
 8008dfa:	4b0b      	ldr	r3, [pc, #44]	@ (8008e28 <global_stdio_init.part.0+0x30>)
 8008dfc:	4c0b      	ldr	r4, [pc, #44]	@ (8008e2c <global_stdio_init.part.0+0x34>)
 8008dfe:	4a0c      	ldr	r2, [pc, #48]	@ (8008e30 <global_stdio_init.part.0+0x38>)
 8008e00:	601a      	str	r2, [r3, #0]
 8008e02:	4620      	mov	r0, r4
 8008e04:	2200      	movs	r2, #0
 8008e06:	2104      	movs	r1, #4
 8008e08:	f7ff ff94 	bl	8008d34 <std>
 8008e0c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8008e10:	2201      	movs	r2, #1
 8008e12:	2109      	movs	r1, #9
 8008e14:	f7ff ff8e 	bl	8008d34 <std>
 8008e18:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8008e1c:	2202      	movs	r2, #2
 8008e1e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008e22:	2112      	movs	r1, #18
 8008e24:	f7ff bf86 	b.w	8008d34 <std>
 8008e28:	200405a0 	.word	0x200405a0
 8008e2c:	20040468 	.word	0x20040468
 8008e30:	08008da1 	.word	0x08008da1

08008e34 <__sfp_lock_acquire>:
 8008e34:	4801      	ldr	r0, [pc, #4]	@ (8008e3c <__sfp_lock_acquire+0x8>)
 8008e36:	f000 b8e2 	b.w	8008ffe <__retarget_lock_acquire_recursive>
 8008e3a:	bf00      	nop
 8008e3c:	200405a5 	.word	0x200405a5

08008e40 <__sfp_lock_release>:
 8008e40:	4801      	ldr	r0, [pc, #4]	@ (8008e48 <__sfp_lock_release+0x8>)
 8008e42:	f000 b8dd 	b.w	8009000 <__retarget_lock_release_recursive>
 8008e46:	bf00      	nop
 8008e48:	200405a5 	.word	0x200405a5

08008e4c <__sinit>:
 8008e4c:	b510      	push	{r4, lr}
 8008e4e:	4604      	mov	r4, r0
 8008e50:	f7ff fff0 	bl	8008e34 <__sfp_lock_acquire>
 8008e54:	6a23      	ldr	r3, [r4, #32]
 8008e56:	b11b      	cbz	r3, 8008e60 <__sinit+0x14>
 8008e58:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008e5c:	f7ff bff0 	b.w	8008e40 <__sfp_lock_release>
 8008e60:	4b04      	ldr	r3, [pc, #16]	@ (8008e74 <__sinit+0x28>)
 8008e62:	6223      	str	r3, [r4, #32]
 8008e64:	4b04      	ldr	r3, [pc, #16]	@ (8008e78 <__sinit+0x2c>)
 8008e66:	681b      	ldr	r3, [r3, #0]
 8008e68:	2b00      	cmp	r3, #0
 8008e6a:	d1f5      	bne.n	8008e58 <__sinit+0xc>
 8008e6c:	f7ff ffc4 	bl	8008df8 <global_stdio_init.part.0>
 8008e70:	e7f2      	b.n	8008e58 <__sinit+0xc>
 8008e72:	bf00      	nop
 8008e74:	08008db9 	.word	0x08008db9
 8008e78:	200405a0 	.word	0x200405a0

08008e7c <_fwalk_sglue>:
 8008e7c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008e80:	4607      	mov	r7, r0
 8008e82:	4688      	mov	r8, r1
 8008e84:	4614      	mov	r4, r2
 8008e86:	2600      	movs	r6, #0
 8008e88:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008e8c:	f1b9 0901 	subs.w	r9, r9, #1
 8008e90:	d505      	bpl.n	8008e9e <_fwalk_sglue+0x22>
 8008e92:	6824      	ldr	r4, [r4, #0]
 8008e94:	2c00      	cmp	r4, #0
 8008e96:	d1f7      	bne.n	8008e88 <_fwalk_sglue+0xc>
 8008e98:	4630      	mov	r0, r6
 8008e9a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008e9e:	89ab      	ldrh	r3, [r5, #12]
 8008ea0:	2b01      	cmp	r3, #1
 8008ea2:	d907      	bls.n	8008eb4 <_fwalk_sglue+0x38>
 8008ea4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008ea8:	3301      	adds	r3, #1
 8008eaa:	d003      	beq.n	8008eb4 <_fwalk_sglue+0x38>
 8008eac:	4629      	mov	r1, r5
 8008eae:	4638      	mov	r0, r7
 8008eb0:	47c0      	blx	r8
 8008eb2:	4306      	orrs	r6, r0
 8008eb4:	3568      	adds	r5, #104	@ 0x68
 8008eb6:	e7e9      	b.n	8008e8c <_fwalk_sglue+0x10>

08008eb8 <iprintf>:
 8008eb8:	b40f      	push	{r0, r1, r2, r3}
 8008eba:	b507      	push	{r0, r1, r2, lr}
 8008ebc:	4906      	ldr	r1, [pc, #24]	@ (8008ed8 <iprintf+0x20>)
 8008ebe:	ab04      	add	r3, sp, #16
 8008ec0:	6808      	ldr	r0, [r1, #0]
 8008ec2:	f853 2b04 	ldr.w	r2, [r3], #4
 8008ec6:	6881      	ldr	r1, [r0, #8]
 8008ec8:	9301      	str	r3, [sp, #4]
 8008eca:	f000 f8c3 	bl	8009054 <_vfiprintf_r>
 8008ece:	b003      	add	sp, #12
 8008ed0:	f85d eb04 	ldr.w	lr, [sp], #4
 8008ed4:	b004      	add	sp, #16
 8008ed6:	4770      	bx	lr
 8008ed8:	2004007c 	.word	0x2004007c

08008edc <_puts_r>:
 8008edc:	6a03      	ldr	r3, [r0, #32]
 8008ede:	b570      	push	{r4, r5, r6, lr}
 8008ee0:	6884      	ldr	r4, [r0, #8]
 8008ee2:	4605      	mov	r5, r0
 8008ee4:	460e      	mov	r6, r1
 8008ee6:	b90b      	cbnz	r3, 8008eec <_puts_r+0x10>
 8008ee8:	f7ff ffb0 	bl	8008e4c <__sinit>
 8008eec:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008eee:	07db      	lsls	r3, r3, #31
 8008ef0:	d405      	bmi.n	8008efe <_puts_r+0x22>
 8008ef2:	89a3      	ldrh	r3, [r4, #12]
 8008ef4:	0598      	lsls	r0, r3, #22
 8008ef6:	d402      	bmi.n	8008efe <_puts_r+0x22>
 8008ef8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008efa:	f000 f880 	bl	8008ffe <__retarget_lock_acquire_recursive>
 8008efe:	89a3      	ldrh	r3, [r4, #12]
 8008f00:	0719      	lsls	r1, r3, #28
 8008f02:	d502      	bpl.n	8008f0a <_puts_r+0x2e>
 8008f04:	6923      	ldr	r3, [r4, #16]
 8008f06:	2b00      	cmp	r3, #0
 8008f08:	d135      	bne.n	8008f76 <_puts_r+0x9a>
 8008f0a:	4621      	mov	r1, r4
 8008f0c:	4628      	mov	r0, r5
 8008f0e:	f000 fd21 	bl	8009954 <__swsetup_r>
 8008f12:	b380      	cbz	r0, 8008f76 <_puts_r+0x9a>
 8008f14:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 8008f18:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008f1a:	07da      	lsls	r2, r3, #31
 8008f1c:	d405      	bmi.n	8008f2a <_puts_r+0x4e>
 8008f1e:	89a3      	ldrh	r3, [r4, #12]
 8008f20:	059b      	lsls	r3, r3, #22
 8008f22:	d402      	bmi.n	8008f2a <_puts_r+0x4e>
 8008f24:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008f26:	f000 f86b 	bl	8009000 <__retarget_lock_release_recursive>
 8008f2a:	4628      	mov	r0, r5
 8008f2c:	bd70      	pop	{r4, r5, r6, pc}
 8008f2e:	2b00      	cmp	r3, #0
 8008f30:	da04      	bge.n	8008f3c <_puts_r+0x60>
 8008f32:	69a2      	ldr	r2, [r4, #24]
 8008f34:	429a      	cmp	r2, r3
 8008f36:	dc17      	bgt.n	8008f68 <_puts_r+0x8c>
 8008f38:	290a      	cmp	r1, #10
 8008f3a:	d015      	beq.n	8008f68 <_puts_r+0x8c>
 8008f3c:	6823      	ldr	r3, [r4, #0]
 8008f3e:	1c5a      	adds	r2, r3, #1
 8008f40:	6022      	str	r2, [r4, #0]
 8008f42:	7019      	strb	r1, [r3, #0]
 8008f44:	68a3      	ldr	r3, [r4, #8]
 8008f46:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8008f4a:	3b01      	subs	r3, #1
 8008f4c:	60a3      	str	r3, [r4, #8]
 8008f4e:	2900      	cmp	r1, #0
 8008f50:	d1ed      	bne.n	8008f2e <_puts_r+0x52>
 8008f52:	2b00      	cmp	r3, #0
 8008f54:	da11      	bge.n	8008f7a <_puts_r+0x9e>
 8008f56:	4622      	mov	r2, r4
 8008f58:	210a      	movs	r1, #10
 8008f5a:	4628      	mov	r0, r5
 8008f5c:	f000 fcbb 	bl	80098d6 <__swbuf_r>
 8008f60:	3001      	adds	r0, #1
 8008f62:	d0d7      	beq.n	8008f14 <_puts_r+0x38>
 8008f64:	250a      	movs	r5, #10
 8008f66:	e7d7      	b.n	8008f18 <_puts_r+0x3c>
 8008f68:	4622      	mov	r2, r4
 8008f6a:	4628      	mov	r0, r5
 8008f6c:	f000 fcb3 	bl	80098d6 <__swbuf_r>
 8008f70:	3001      	adds	r0, #1
 8008f72:	d1e7      	bne.n	8008f44 <_puts_r+0x68>
 8008f74:	e7ce      	b.n	8008f14 <_puts_r+0x38>
 8008f76:	3e01      	subs	r6, #1
 8008f78:	e7e4      	b.n	8008f44 <_puts_r+0x68>
 8008f7a:	6823      	ldr	r3, [r4, #0]
 8008f7c:	1c5a      	adds	r2, r3, #1
 8008f7e:	6022      	str	r2, [r4, #0]
 8008f80:	220a      	movs	r2, #10
 8008f82:	701a      	strb	r2, [r3, #0]
 8008f84:	e7ee      	b.n	8008f64 <_puts_r+0x88>
	...

08008f88 <puts>:
 8008f88:	4b02      	ldr	r3, [pc, #8]	@ (8008f94 <puts+0xc>)
 8008f8a:	4601      	mov	r1, r0
 8008f8c:	6818      	ldr	r0, [r3, #0]
 8008f8e:	f7ff bfa5 	b.w	8008edc <_puts_r>
 8008f92:	bf00      	nop
 8008f94:	2004007c 	.word	0x2004007c

08008f98 <memset>:
 8008f98:	4402      	add	r2, r0
 8008f9a:	4603      	mov	r3, r0
 8008f9c:	4293      	cmp	r3, r2
 8008f9e:	d100      	bne.n	8008fa2 <memset+0xa>
 8008fa0:	4770      	bx	lr
 8008fa2:	f803 1b01 	strb.w	r1, [r3], #1
 8008fa6:	e7f9      	b.n	8008f9c <memset+0x4>

08008fa8 <__errno>:
 8008fa8:	4b01      	ldr	r3, [pc, #4]	@ (8008fb0 <__errno+0x8>)
 8008faa:	6818      	ldr	r0, [r3, #0]
 8008fac:	4770      	bx	lr
 8008fae:	bf00      	nop
 8008fb0:	2004007c 	.word	0x2004007c

08008fb4 <__libc_init_array>:
 8008fb4:	b570      	push	{r4, r5, r6, lr}
 8008fb6:	4d0d      	ldr	r5, [pc, #52]	@ (8008fec <__libc_init_array+0x38>)
 8008fb8:	4c0d      	ldr	r4, [pc, #52]	@ (8008ff0 <__libc_init_array+0x3c>)
 8008fba:	1b64      	subs	r4, r4, r5
 8008fbc:	10a4      	asrs	r4, r4, #2
 8008fbe:	2600      	movs	r6, #0
 8008fc0:	42a6      	cmp	r6, r4
 8008fc2:	d109      	bne.n	8008fd8 <__libc_init_array+0x24>
 8008fc4:	4d0b      	ldr	r5, [pc, #44]	@ (8008ff4 <__libc_init_array+0x40>)
 8008fc6:	4c0c      	ldr	r4, [pc, #48]	@ (8008ff8 <__libc_init_array+0x44>)
 8008fc8:	f000 fe3e 	bl	8009c48 <_init>
 8008fcc:	1b64      	subs	r4, r4, r5
 8008fce:	10a4      	asrs	r4, r4, #2
 8008fd0:	2600      	movs	r6, #0
 8008fd2:	42a6      	cmp	r6, r4
 8008fd4:	d105      	bne.n	8008fe2 <__libc_init_array+0x2e>
 8008fd6:	bd70      	pop	{r4, r5, r6, pc}
 8008fd8:	f855 3b04 	ldr.w	r3, [r5], #4
 8008fdc:	4798      	blx	r3
 8008fde:	3601      	adds	r6, #1
 8008fe0:	e7ee      	b.n	8008fc0 <__libc_init_array+0xc>
 8008fe2:	f855 3b04 	ldr.w	r3, [r5], #4
 8008fe6:	4798      	blx	r3
 8008fe8:	3601      	adds	r6, #1
 8008fea:	e7f2      	b.n	8008fd2 <__libc_init_array+0x1e>
 8008fec:	08009e88 	.word	0x08009e88
 8008ff0:	08009e88 	.word	0x08009e88
 8008ff4:	08009e88 	.word	0x08009e88
 8008ff8:	08009e8c 	.word	0x08009e8c

08008ffc <__retarget_lock_init_recursive>:
 8008ffc:	4770      	bx	lr

08008ffe <__retarget_lock_acquire_recursive>:
 8008ffe:	4770      	bx	lr

08009000 <__retarget_lock_release_recursive>:
 8009000:	4770      	bx	lr

08009002 <__sfputc_r>:
 8009002:	6893      	ldr	r3, [r2, #8]
 8009004:	3b01      	subs	r3, #1
 8009006:	2b00      	cmp	r3, #0
 8009008:	b410      	push	{r4}
 800900a:	6093      	str	r3, [r2, #8]
 800900c:	da08      	bge.n	8009020 <__sfputc_r+0x1e>
 800900e:	6994      	ldr	r4, [r2, #24]
 8009010:	42a3      	cmp	r3, r4
 8009012:	db01      	blt.n	8009018 <__sfputc_r+0x16>
 8009014:	290a      	cmp	r1, #10
 8009016:	d103      	bne.n	8009020 <__sfputc_r+0x1e>
 8009018:	f85d 4b04 	ldr.w	r4, [sp], #4
 800901c:	f000 bc5b 	b.w	80098d6 <__swbuf_r>
 8009020:	6813      	ldr	r3, [r2, #0]
 8009022:	1c58      	adds	r0, r3, #1
 8009024:	6010      	str	r0, [r2, #0]
 8009026:	7019      	strb	r1, [r3, #0]
 8009028:	4608      	mov	r0, r1
 800902a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800902e:	4770      	bx	lr

08009030 <__sfputs_r>:
 8009030:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009032:	4606      	mov	r6, r0
 8009034:	460f      	mov	r7, r1
 8009036:	4614      	mov	r4, r2
 8009038:	18d5      	adds	r5, r2, r3
 800903a:	42ac      	cmp	r4, r5
 800903c:	d101      	bne.n	8009042 <__sfputs_r+0x12>
 800903e:	2000      	movs	r0, #0
 8009040:	e007      	b.n	8009052 <__sfputs_r+0x22>
 8009042:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009046:	463a      	mov	r2, r7
 8009048:	4630      	mov	r0, r6
 800904a:	f7ff ffda 	bl	8009002 <__sfputc_r>
 800904e:	1c43      	adds	r3, r0, #1
 8009050:	d1f3      	bne.n	800903a <__sfputs_r+0xa>
 8009052:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08009054 <_vfiprintf_r>:
 8009054:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009058:	460d      	mov	r5, r1
 800905a:	b09d      	sub	sp, #116	@ 0x74
 800905c:	4614      	mov	r4, r2
 800905e:	4698      	mov	r8, r3
 8009060:	4606      	mov	r6, r0
 8009062:	b118      	cbz	r0, 800906c <_vfiprintf_r+0x18>
 8009064:	6a03      	ldr	r3, [r0, #32]
 8009066:	b90b      	cbnz	r3, 800906c <_vfiprintf_r+0x18>
 8009068:	f7ff fef0 	bl	8008e4c <__sinit>
 800906c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800906e:	07d9      	lsls	r1, r3, #31
 8009070:	d405      	bmi.n	800907e <_vfiprintf_r+0x2a>
 8009072:	89ab      	ldrh	r3, [r5, #12]
 8009074:	059a      	lsls	r2, r3, #22
 8009076:	d402      	bmi.n	800907e <_vfiprintf_r+0x2a>
 8009078:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800907a:	f7ff ffc0 	bl	8008ffe <__retarget_lock_acquire_recursive>
 800907e:	89ab      	ldrh	r3, [r5, #12]
 8009080:	071b      	lsls	r3, r3, #28
 8009082:	d501      	bpl.n	8009088 <_vfiprintf_r+0x34>
 8009084:	692b      	ldr	r3, [r5, #16]
 8009086:	b99b      	cbnz	r3, 80090b0 <_vfiprintf_r+0x5c>
 8009088:	4629      	mov	r1, r5
 800908a:	4630      	mov	r0, r6
 800908c:	f000 fc62 	bl	8009954 <__swsetup_r>
 8009090:	b170      	cbz	r0, 80090b0 <_vfiprintf_r+0x5c>
 8009092:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009094:	07dc      	lsls	r4, r3, #31
 8009096:	d504      	bpl.n	80090a2 <_vfiprintf_r+0x4e>
 8009098:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800909c:	b01d      	add	sp, #116	@ 0x74
 800909e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80090a2:	89ab      	ldrh	r3, [r5, #12]
 80090a4:	0598      	lsls	r0, r3, #22
 80090a6:	d4f7      	bmi.n	8009098 <_vfiprintf_r+0x44>
 80090a8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80090aa:	f7ff ffa9 	bl	8009000 <__retarget_lock_release_recursive>
 80090ae:	e7f3      	b.n	8009098 <_vfiprintf_r+0x44>
 80090b0:	2300      	movs	r3, #0
 80090b2:	9309      	str	r3, [sp, #36]	@ 0x24
 80090b4:	2320      	movs	r3, #32
 80090b6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80090ba:	f8cd 800c 	str.w	r8, [sp, #12]
 80090be:	2330      	movs	r3, #48	@ 0x30
 80090c0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8009270 <_vfiprintf_r+0x21c>
 80090c4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80090c8:	f04f 0901 	mov.w	r9, #1
 80090cc:	4623      	mov	r3, r4
 80090ce:	469a      	mov	sl, r3
 80090d0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80090d4:	b10a      	cbz	r2, 80090da <_vfiprintf_r+0x86>
 80090d6:	2a25      	cmp	r2, #37	@ 0x25
 80090d8:	d1f9      	bne.n	80090ce <_vfiprintf_r+0x7a>
 80090da:	ebba 0b04 	subs.w	fp, sl, r4
 80090de:	d00b      	beq.n	80090f8 <_vfiprintf_r+0xa4>
 80090e0:	465b      	mov	r3, fp
 80090e2:	4622      	mov	r2, r4
 80090e4:	4629      	mov	r1, r5
 80090e6:	4630      	mov	r0, r6
 80090e8:	f7ff ffa2 	bl	8009030 <__sfputs_r>
 80090ec:	3001      	adds	r0, #1
 80090ee:	f000 80a7 	beq.w	8009240 <_vfiprintf_r+0x1ec>
 80090f2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80090f4:	445a      	add	r2, fp
 80090f6:	9209      	str	r2, [sp, #36]	@ 0x24
 80090f8:	f89a 3000 	ldrb.w	r3, [sl]
 80090fc:	2b00      	cmp	r3, #0
 80090fe:	f000 809f 	beq.w	8009240 <_vfiprintf_r+0x1ec>
 8009102:	2300      	movs	r3, #0
 8009104:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009108:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800910c:	f10a 0a01 	add.w	sl, sl, #1
 8009110:	9304      	str	r3, [sp, #16]
 8009112:	9307      	str	r3, [sp, #28]
 8009114:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009118:	931a      	str	r3, [sp, #104]	@ 0x68
 800911a:	4654      	mov	r4, sl
 800911c:	2205      	movs	r2, #5
 800911e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009122:	4853      	ldr	r0, [pc, #332]	@ (8009270 <_vfiprintf_r+0x21c>)
 8009124:	f7f7 f86c 	bl	8000200 <memchr>
 8009128:	9a04      	ldr	r2, [sp, #16]
 800912a:	b9d8      	cbnz	r0, 8009164 <_vfiprintf_r+0x110>
 800912c:	06d1      	lsls	r1, r2, #27
 800912e:	bf44      	itt	mi
 8009130:	2320      	movmi	r3, #32
 8009132:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009136:	0713      	lsls	r3, r2, #28
 8009138:	bf44      	itt	mi
 800913a:	232b      	movmi	r3, #43	@ 0x2b
 800913c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009140:	f89a 3000 	ldrb.w	r3, [sl]
 8009144:	2b2a      	cmp	r3, #42	@ 0x2a
 8009146:	d015      	beq.n	8009174 <_vfiprintf_r+0x120>
 8009148:	9a07      	ldr	r2, [sp, #28]
 800914a:	4654      	mov	r4, sl
 800914c:	2000      	movs	r0, #0
 800914e:	f04f 0c0a 	mov.w	ip, #10
 8009152:	4621      	mov	r1, r4
 8009154:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009158:	3b30      	subs	r3, #48	@ 0x30
 800915a:	2b09      	cmp	r3, #9
 800915c:	d94b      	bls.n	80091f6 <_vfiprintf_r+0x1a2>
 800915e:	b1b0      	cbz	r0, 800918e <_vfiprintf_r+0x13a>
 8009160:	9207      	str	r2, [sp, #28]
 8009162:	e014      	b.n	800918e <_vfiprintf_r+0x13a>
 8009164:	eba0 0308 	sub.w	r3, r0, r8
 8009168:	fa09 f303 	lsl.w	r3, r9, r3
 800916c:	4313      	orrs	r3, r2
 800916e:	9304      	str	r3, [sp, #16]
 8009170:	46a2      	mov	sl, r4
 8009172:	e7d2      	b.n	800911a <_vfiprintf_r+0xc6>
 8009174:	9b03      	ldr	r3, [sp, #12]
 8009176:	1d19      	adds	r1, r3, #4
 8009178:	681b      	ldr	r3, [r3, #0]
 800917a:	9103      	str	r1, [sp, #12]
 800917c:	2b00      	cmp	r3, #0
 800917e:	bfbb      	ittet	lt
 8009180:	425b      	neglt	r3, r3
 8009182:	f042 0202 	orrlt.w	r2, r2, #2
 8009186:	9307      	strge	r3, [sp, #28]
 8009188:	9307      	strlt	r3, [sp, #28]
 800918a:	bfb8      	it	lt
 800918c:	9204      	strlt	r2, [sp, #16]
 800918e:	7823      	ldrb	r3, [r4, #0]
 8009190:	2b2e      	cmp	r3, #46	@ 0x2e
 8009192:	d10a      	bne.n	80091aa <_vfiprintf_r+0x156>
 8009194:	7863      	ldrb	r3, [r4, #1]
 8009196:	2b2a      	cmp	r3, #42	@ 0x2a
 8009198:	d132      	bne.n	8009200 <_vfiprintf_r+0x1ac>
 800919a:	9b03      	ldr	r3, [sp, #12]
 800919c:	1d1a      	adds	r2, r3, #4
 800919e:	681b      	ldr	r3, [r3, #0]
 80091a0:	9203      	str	r2, [sp, #12]
 80091a2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80091a6:	3402      	adds	r4, #2
 80091a8:	9305      	str	r3, [sp, #20]
 80091aa:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8009280 <_vfiprintf_r+0x22c>
 80091ae:	7821      	ldrb	r1, [r4, #0]
 80091b0:	2203      	movs	r2, #3
 80091b2:	4650      	mov	r0, sl
 80091b4:	f7f7 f824 	bl	8000200 <memchr>
 80091b8:	b138      	cbz	r0, 80091ca <_vfiprintf_r+0x176>
 80091ba:	9b04      	ldr	r3, [sp, #16]
 80091bc:	eba0 000a 	sub.w	r0, r0, sl
 80091c0:	2240      	movs	r2, #64	@ 0x40
 80091c2:	4082      	lsls	r2, r0
 80091c4:	4313      	orrs	r3, r2
 80091c6:	3401      	adds	r4, #1
 80091c8:	9304      	str	r3, [sp, #16]
 80091ca:	f814 1b01 	ldrb.w	r1, [r4], #1
 80091ce:	4829      	ldr	r0, [pc, #164]	@ (8009274 <_vfiprintf_r+0x220>)
 80091d0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80091d4:	2206      	movs	r2, #6
 80091d6:	f7f7 f813 	bl	8000200 <memchr>
 80091da:	2800      	cmp	r0, #0
 80091dc:	d03f      	beq.n	800925e <_vfiprintf_r+0x20a>
 80091de:	4b26      	ldr	r3, [pc, #152]	@ (8009278 <_vfiprintf_r+0x224>)
 80091e0:	bb1b      	cbnz	r3, 800922a <_vfiprintf_r+0x1d6>
 80091e2:	9b03      	ldr	r3, [sp, #12]
 80091e4:	3307      	adds	r3, #7
 80091e6:	f023 0307 	bic.w	r3, r3, #7
 80091ea:	3308      	adds	r3, #8
 80091ec:	9303      	str	r3, [sp, #12]
 80091ee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80091f0:	443b      	add	r3, r7
 80091f2:	9309      	str	r3, [sp, #36]	@ 0x24
 80091f4:	e76a      	b.n	80090cc <_vfiprintf_r+0x78>
 80091f6:	fb0c 3202 	mla	r2, ip, r2, r3
 80091fa:	460c      	mov	r4, r1
 80091fc:	2001      	movs	r0, #1
 80091fe:	e7a8      	b.n	8009152 <_vfiprintf_r+0xfe>
 8009200:	2300      	movs	r3, #0
 8009202:	3401      	adds	r4, #1
 8009204:	9305      	str	r3, [sp, #20]
 8009206:	4619      	mov	r1, r3
 8009208:	f04f 0c0a 	mov.w	ip, #10
 800920c:	4620      	mov	r0, r4
 800920e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009212:	3a30      	subs	r2, #48	@ 0x30
 8009214:	2a09      	cmp	r2, #9
 8009216:	d903      	bls.n	8009220 <_vfiprintf_r+0x1cc>
 8009218:	2b00      	cmp	r3, #0
 800921a:	d0c6      	beq.n	80091aa <_vfiprintf_r+0x156>
 800921c:	9105      	str	r1, [sp, #20]
 800921e:	e7c4      	b.n	80091aa <_vfiprintf_r+0x156>
 8009220:	fb0c 2101 	mla	r1, ip, r1, r2
 8009224:	4604      	mov	r4, r0
 8009226:	2301      	movs	r3, #1
 8009228:	e7f0      	b.n	800920c <_vfiprintf_r+0x1b8>
 800922a:	ab03      	add	r3, sp, #12
 800922c:	9300      	str	r3, [sp, #0]
 800922e:	462a      	mov	r2, r5
 8009230:	4b12      	ldr	r3, [pc, #72]	@ (800927c <_vfiprintf_r+0x228>)
 8009232:	a904      	add	r1, sp, #16
 8009234:	4630      	mov	r0, r6
 8009236:	f3af 8000 	nop.w
 800923a:	4607      	mov	r7, r0
 800923c:	1c78      	adds	r0, r7, #1
 800923e:	d1d6      	bne.n	80091ee <_vfiprintf_r+0x19a>
 8009240:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009242:	07d9      	lsls	r1, r3, #31
 8009244:	d405      	bmi.n	8009252 <_vfiprintf_r+0x1fe>
 8009246:	89ab      	ldrh	r3, [r5, #12]
 8009248:	059a      	lsls	r2, r3, #22
 800924a:	d402      	bmi.n	8009252 <_vfiprintf_r+0x1fe>
 800924c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800924e:	f7ff fed7 	bl	8009000 <__retarget_lock_release_recursive>
 8009252:	89ab      	ldrh	r3, [r5, #12]
 8009254:	065b      	lsls	r3, r3, #25
 8009256:	f53f af1f 	bmi.w	8009098 <_vfiprintf_r+0x44>
 800925a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800925c:	e71e      	b.n	800909c <_vfiprintf_r+0x48>
 800925e:	ab03      	add	r3, sp, #12
 8009260:	9300      	str	r3, [sp, #0]
 8009262:	462a      	mov	r2, r5
 8009264:	4b05      	ldr	r3, [pc, #20]	@ (800927c <_vfiprintf_r+0x228>)
 8009266:	a904      	add	r1, sp, #16
 8009268:	4630      	mov	r0, r6
 800926a:	f000 f91b 	bl	80094a4 <_printf_i>
 800926e:	e7e4      	b.n	800923a <_vfiprintf_r+0x1e6>
 8009270:	08009e4c 	.word	0x08009e4c
 8009274:	08009e56 	.word	0x08009e56
 8009278:	00000000 	.word	0x00000000
 800927c:	08009031 	.word	0x08009031
 8009280:	08009e52 	.word	0x08009e52

08009284 <sbrk_aligned>:
 8009284:	b570      	push	{r4, r5, r6, lr}
 8009286:	4e0f      	ldr	r6, [pc, #60]	@ (80092c4 <sbrk_aligned+0x40>)
 8009288:	460c      	mov	r4, r1
 800928a:	6831      	ldr	r1, [r6, #0]
 800928c:	4605      	mov	r5, r0
 800928e:	b911      	cbnz	r1, 8009296 <sbrk_aligned+0x12>
 8009290:	f000 fc4c 	bl	8009b2c <_sbrk_r>
 8009294:	6030      	str	r0, [r6, #0]
 8009296:	4621      	mov	r1, r4
 8009298:	4628      	mov	r0, r5
 800929a:	f000 fc47 	bl	8009b2c <_sbrk_r>
 800929e:	1c43      	adds	r3, r0, #1
 80092a0:	d103      	bne.n	80092aa <sbrk_aligned+0x26>
 80092a2:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 80092a6:	4620      	mov	r0, r4
 80092a8:	bd70      	pop	{r4, r5, r6, pc}
 80092aa:	1cc4      	adds	r4, r0, #3
 80092ac:	f024 0403 	bic.w	r4, r4, #3
 80092b0:	42a0      	cmp	r0, r4
 80092b2:	d0f8      	beq.n	80092a6 <sbrk_aligned+0x22>
 80092b4:	1a21      	subs	r1, r4, r0
 80092b6:	4628      	mov	r0, r5
 80092b8:	f000 fc38 	bl	8009b2c <_sbrk_r>
 80092bc:	3001      	adds	r0, #1
 80092be:	d1f2      	bne.n	80092a6 <sbrk_aligned+0x22>
 80092c0:	e7ef      	b.n	80092a2 <sbrk_aligned+0x1e>
 80092c2:	bf00      	nop
 80092c4:	200405a8 	.word	0x200405a8

080092c8 <_malloc_r>:
 80092c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80092cc:	1ccd      	adds	r5, r1, #3
 80092ce:	f025 0503 	bic.w	r5, r5, #3
 80092d2:	3508      	adds	r5, #8
 80092d4:	2d0c      	cmp	r5, #12
 80092d6:	bf38      	it	cc
 80092d8:	250c      	movcc	r5, #12
 80092da:	2d00      	cmp	r5, #0
 80092dc:	4606      	mov	r6, r0
 80092de:	db01      	blt.n	80092e4 <_malloc_r+0x1c>
 80092e0:	42a9      	cmp	r1, r5
 80092e2:	d904      	bls.n	80092ee <_malloc_r+0x26>
 80092e4:	230c      	movs	r3, #12
 80092e6:	6033      	str	r3, [r6, #0]
 80092e8:	2000      	movs	r0, #0
 80092ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80092ee:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80093c4 <_malloc_r+0xfc>
 80092f2:	f000 faa1 	bl	8009838 <__malloc_lock>
 80092f6:	f8d8 3000 	ldr.w	r3, [r8]
 80092fa:	461c      	mov	r4, r3
 80092fc:	bb44      	cbnz	r4, 8009350 <_malloc_r+0x88>
 80092fe:	4629      	mov	r1, r5
 8009300:	4630      	mov	r0, r6
 8009302:	f7ff ffbf 	bl	8009284 <sbrk_aligned>
 8009306:	1c43      	adds	r3, r0, #1
 8009308:	4604      	mov	r4, r0
 800930a:	d158      	bne.n	80093be <_malloc_r+0xf6>
 800930c:	f8d8 4000 	ldr.w	r4, [r8]
 8009310:	4627      	mov	r7, r4
 8009312:	2f00      	cmp	r7, #0
 8009314:	d143      	bne.n	800939e <_malloc_r+0xd6>
 8009316:	2c00      	cmp	r4, #0
 8009318:	d04b      	beq.n	80093b2 <_malloc_r+0xea>
 800931a:	6823      	ldr	r3, [r4, #0]
 800931c:	4639      	mov	r1, r7
 800931e:	4630      	mov	r0, r6
 8009320:	eb04 0903 	add.w	r9, r4, r3
 8009324:	f000 fc02 	bl	8009b2c <_sbrk_r>
 8009328:	4581      	cmp	r9, r0
 800932a:	d142      	bne.n	80093b2 <_malloc_r+0xea>
 800932c:	6821      	ldr	r1, [r4, #0]
 800932e:	1a6d      	subs	r5, r5, r1
 8009330:	4629      	mov	r1, r5
 8009332:	4630      	mov	r0, r6
 8009334:	f7ff ffa6 	bl	8009284 <sbrk_aligned>
 8009338:	3001      	adds	r0, #1
 800933a:	d03a      	beq.n	80093b2 <_malloc_r+0xea>
 800933c:	6823      	ldr	r3, [r4, #0]
 800933e:	442b      	add	r3, r5
 8009340:	6023      	str	r3, [r4, #0]
 8009342:	f8d8 3000 	ldr.w	r3, [r8]
 8009346:	685a      	ldr	r2, [r3, #4]
 8009348:	bb62      	cbnz	r2, 80093a4 <_malloc_r+0xdc>
 800934a:	f8c8 7000 	str.w	r7, [r8]
 800934e:	e00f      	b.n	8009370 <_malloc_r+0xa8>
 8009350:	6822      	ldr	r2, [r4, #0]
 8009352:	1b52      	subs	r2, r2, r5
 8009354:	d420      	bmi.n	8009398 <_malloc_r+0xd0>
 8009356:	2a0b      	cmp	r2, #11
 8009358:	d917      	bls.n	800938a <_malloc_r+0xc2>
 800935a:	1961      	adds	r1, r4, r5
 800935c:	42a3      	cmp	r3, r4
 800935e:	6025      	str	r5, [r4, #0]
 8009360:	bf18      	it	ne
 8009362:	6059      	strne	r1, [r3, #4]
 8009364:	6863      	ldr	r3, [r4, #4]
 8009366:	bf08      	it	eq
 8009368:	f8c8 1000 	streq.w	r1, [r8]
 800936c:	5162      	str	r2, [r4, r5]
 800936e:	604b      	str	r3, [r1, #4]
 8009370:	4630      	mov	r0, r6
 8009372:	f000 fa67 	bl	8009844 <__malloc_unlock>
 8009376:	f104 000b 	add.w	r0, r4, #11
 800937a:	1d23      	adds	r3, r4, #4
 800937c:	f020 0007 	bic.w	r0, r0, #7
 8009380:	1ac2      	subs	r2, r0, r3
 8009382:	bf1c      	itt	ne
 8009384:	1a1b      	subne	r3, r3, r0
 8009386:	50a3      	strne	r3, [r4, r2]
 8009388:	e7af      	b.n	80092ea <_malloc_r+0x22>
 800938a:	6862      	ldr	r2, [r4, #4]
 800938c:	42a3      	cmp	r3, r4
 800938e:	bf0c      	ite	eq
 8009390:	f8c8 2000 	streq.w	r2, [r8]
 8009394:	605a      	strne	r2, [r3, #4]
 8009396:	e7eb      	b.n	8009370 <_malloc_r+0xa8>
 8009398:	4623      	mov	r3, r4
 800939a:	6864      	ldr	r4, [r4, #4]
 800939c:	e7ae      	b.n	80092fc <_malloc_r+0x34>
 800939e:	463c      	mov	r4, r7
 80093a0:	687f      	ldr	r7, [r7, #4]
 80093a2:	e7b6      	b.n	8009312 <_malloc_r+0x4a>
 80093a4:	461a      	mov	r2, r3
 80093a6:	685b      	ldr	r3, [r3, #4]
 80093a8:	42a3      	cmp	r3, r4
 80093aa:	d1fb      	bne.n	80093a4 <_malloc_r+0xdc>
 80093ac:	2300      	movs	r3, #0
 80093ae:	6053      	str	r3, [r2, #4]
 80093b0:	e7de      	b.n	8009370 <_malloc_r+0xa8>
 80093b2:	230c      	movs	r3, #12
 80093b4:	6033      	str	r3, [r6, #0]
 80093b6:	4630      	mov	r0, r6
 80093b8:	f000 fa44 	bl	8009844 <__malloc_unlock>
 80093bc:	e794      	b.n	80092e8 <_malloc_r+0x20>
 80093be:	6005      	str	r5, [r0, #0]
 80093c0:	e7d6      	b.n	8009370 <_malloc_r+0xa8>
 80093c2:	bf00      	nop
 80093c4:	200405ac 	.word	0x200405ac

080093c8 <_printf_common>:
 80093c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80093cc:	4616      	mov	r6, r2
 80093ce:	4698      	mov	r8, r3
 80093d0:	688a      	ldr	r2, [r1, #8]
 80093d2:	690b      	ldr	r3, [r1, #16]
 80093d4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80093d8:	4293      	cmp	r3, r2
 80093da:	bfb8      	it	lt
 80093dc:	4613      	movlt	r3, r2
 80093de:	6033      	str	r3, [r6, #0]
 80093e0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80093e4:	4607      	mov	r7, r0
 80093e6:	460c      	mov	r4, r1
 80093e8:	b10a      	cbz	r2, 80093ee <_printf_common+0x26>
 80093ea:	3301      	adds	r3, #1
 80093ec:	6033      	str	r3, [r6, #0]
 80093ee:	6823      	ldr	r3, [r4, #0]
 80093f0:	0699      	lsls	r1, r3, #26
 80093f2:	bf42      	ittt	mi
 80093f4:	6833      	ldrmi	r3, [r6, #0]
 80093f6:	3302      	addmi	r3, #2
 80093f8:	6033      	strmi	r3, [r6, #0]
 80093fa:	6825      	ldr	r5, [r4, #0]
 80093fc:	f015 0506 	ands.w	r5, r5, #6
 8009400:	d106      	bne.n	8009410 <_printf_common+0x48>
 8009402:	f104 0a19 	add.w	sl, r4, #25
 8009406:	68e3      	ldr	r3, [r4, #12]
 8009408:	6832      	ldr	r2, [r6, #0]
 800940a:	1a9b      	subs	r3, r3, r2
 800940c:	42ab      	cmp	r3, r5
 800940e:	dc26      	bgt.n	800945e <_printf_common+0x96>
 8009410:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8009414:	6822      	ldr	r2, [r4, #0]
 8009416:	3b00      	subs	r3, #0
 8009418:	bf18      	it	ne
 800941a:	2301      	movne	r3, #1
 800941c:	0692      	lsls	r2, r2, #26
 800941e:	d42b      	bmi.n	8009478 <_printf_common+0xb0>
 8009420:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8009424:	4641      	mov	r1, r8
 8009426:	4638      	mov	r0, r7
 8009428:	47c8      	blx	r9
 800942a:	3001      	adds	r0, #1
 800942c:	d01e      	beq.n	800946c <_printf_common+0xa4>
 800942e:	6823      	ldr	r3, [r4, #0]
 8009430:	6922      	ldr	r2, [r4, #16]
 8009432:	f003 0306 	and.w	r3, r3, #6
 8009436:	2b04      	cmp	r3, #4
 8009438:	bf02      	ittt	eq
 800943a:	68e5      	ldreq	r5, [r4, #12]
 800943c:	6833      	ldreq	r3, [r6, #0]
 800943e:	1aed      	subeq	r5, r5, r3
 8009440:	68a3      	ldr	r3, [r4, #8]
 8009442:	bf0c      	ite	eq
 8009444:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009448:	2500      	movne	r5, #0
 800944a:	4293      	cmp	r3, r2
 800944c:	bfc4      	itt	gt
 800944e:	1a9b      	subgt	r3, r3, r2
 8009450:	18ed      	addgt	r5, r5, r3
 8009452:	2600      	movs	r6, #0
 8009454:	341a      	adds	r4, #26
 8009456:	42b5      	cmp	r5, r6
 8009458:	d11a      	bne.n	8009490 <_printf_common+0xc8>
 800945a:	2000      	movs	r0, #0
 800945c:	e008      	b.n	8009470 <_printf_common+0xa8>
 800945e:	2301      	movs	r3, #1
 8009460:	4652      	mov	r2, sl
 8009462:	4641      	mov	r1, r8
 8009464:	4638      	mov	r0, r7
 8009466:	47c8      	blx	r9
 8009468:	3001      	adds	r0, #1
 800946a:	d103      	bne.n	8009474 <_printf_common+0xac>
 800946c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009470:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009474:	3501      	adds	r5, #1
 8009476:	e7c6      	b.n	8009406 <_printf_common+0x3e>
 8009478:	18e1      	adds	r1, r4, r3
 800947a:	1c5a      	adds	r2, r3, #1
 800947c:	2030      	movs	r0, #48	@ 0x30
 800947e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8009482:	4422      	add	r2, r4
 8009484:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8009488:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800948c:	3302      	adds	r3, #2
 800948e:	e7c7      	b.n	8009420 <_printf_common+0x58>
 8009490:	2301      	movs	r3, #1
 8009492:	4622      	mov	r2, r4
 8009494:	4641      	mov	r1, r8
 8009496:	4638      	mov	r0, r7
 8009498:	47c8      	blx	r9
 800949a:	3001      	adds	r0, #1
 800949c:	d0e6      	beq.n	800946c <_printf_common+0xa4>
 800949e:	3601      	adds	r6, #1
 80094a0:	e7d9      	b.n	8009456 <_printf_common+0x8e>
	...

080094a4 <_printf_i>:
 80094a4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80094a8:	7e0f      	ldrb	r7, [r1, #24]
 80094aa:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80094ac:	2f78      	cmp	r7, #120	@ 0x78
 80094ae:	4691      	mov	r9, r2
 80094b0:	4680      	mov	r8, r0
 80094b2:	460c      	mov	r4, r1
 80094b4:	469a      	mov	sl, r3
 80094b6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80094ba:	d807      	bhi.n	80094cc <_printf_i+0x28>
 80094bc:	2f62      	cmp	r7, #98	@ 0x62
 80094be:	d80a      	bhi.n	80094d6 <_printf_i+0x32>
 80094c0:	2f00      	cmp	r7, #0
 80094c2:	f000 80d1 	beq.w	8009668 <_printf_i+0x1c4>
 80094c6:	2f58      	cmp	r7, #88	@ 0x58
 80094c8:	f000 80b8 	beq.w	800963c <_printf_i+0x198>
 80094cc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80094d0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80094d4:	e03a      	b.n	800954c <_printf_i+0xa8>
 80094d6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80094da:	2b15      	cmp	r3, #21
 80094dc:	d8f6      	bhi.n	80094cc <_printf_i+0x28>
 80094de:	a101      	add	r1, pc, #4	@ (adr r1, 80094e4 <_printf_i+0x40>)
 80094e0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80094e4:	0800953d 	.word	0x0800953d
 80094e8:	08009551 	.word	0x08009551
 80094ec:	080094cd 	.word	0x080094cd
 80094f0:	080094cd 	.word	0x080094cd
 80094f4:	080094cd 	.word	0x080094cd
 80094f8:	080094cd 	.word	0x080094cd
 80094fc:	08009551 	.word	0x08009551
 8009500:	080094cd 	.word	0x080094cd
 8009504:	080094cd 	.word	0x080094cd
 8009508:	080094cd 	.word	0x080094cd
 800950c:	080094cd 	.word	0x080094cd
 8009510:	0800964f 	.word	0x0800964f
 8009514:	0800957b 	.word	0x0800957b
 8009518:	08009609 	.word	0x08009609
 800951c:	080094cd 	.word	0x080094cd
 8009520:	080094cd 	.word	0x080094cd
 8009524:	08009671 	.word	0x08009671
 8009528:	080094cd 	.word	0x080094cd
 800952c:	0800957b 	.word	0x0800957b
 8009530:	080094cd 	.word	0x080094cd
 8009534:	080094cd 	.word	0x080094cd
 8009538:	08009611 	.word	0x08009611
 800953c:	6833      	ldr	r3, [r6, #0]
 800953e:	1d1a      	adds	r2, r3, #4
 8009540:	681b      	ldr	r3, [r3, #0]
 8009542:	6032      	str	r2, [r6, #0]
 8009544:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009548:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800954c:	2301      	movs	r3, #1
 800954e:	e09c      	b.n	800968a <_printf_i+0x1e6>
 8009550:	6833      	ldr	r3, [r6, #0]
 8009552:	6820      	ldr	r0, [r4, #0]
 8009554:	1d19      	adds	r1, r3, #4
 8009556:	6031      	str	r1, [r6, #0]
 8009558:	0606      	lsls	r6, r0, #24
 800955a:	d501      	bpl.n	8009560 <_printf_i+0xbc>
 800955c:	681d      	ldr	r5, [r3, #0]
 800955e:	e003      	b.n	8009568 <_printf_i+0xc4>
 8009560:	0645      	lsls	r5, r0, #25
 8009562:	d5fb      	bpl.n	800955c <_printf_i+0xb8>
 8009564:	f9b3 5000 	ldrsh.w	r5, [r3]
 8009568:	2d00      	cmp	r5, #0
 800956a:	da03      	bge.n	8009574 <_printf_i+0xd0>
 800956c:	232d      	movs	r3, #45	@ 0x2d
 800956e:	426d      	negs	r5, r5
 8009570:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009574:	4858      	ldr	r0, [pc, #352]	@ (80096d8 <_printf_i+0x234>)
 8009576:	230a      	movs	r3, #10
 8009578:	e011      	b.n	800959e <_printf_i+0xfa>
 800957a:	6821      	ldr	r1, [r4, #0]
 800957c:	6833      	ldr	r3, [r6, #0]
 800957e:	0608      	lsls	r0, r1, #24
 8009580:	f853 5b04 	ldr.w	r5, [r3], #4
 8009584:	d402      	bmi.n	800958c <_printf_i+0xe8>
 8009586:	0649      	lsls	r1, r1, #25
 8009588:	bf48      	it	mi
 800958a:	b2ad      	uxthmi	r5, r5
 800958c:	2f6f      	cmp	r7, #111	@ 0x6f
 800958e:	4852      	ldr	r0, [pc, #328]	@ (80096d8 <_printf_i+0x234>)
 8009590:	6033      	str	r3, [r6, #0]
 8009592:	bf14      	ite	ne
 8009594:	230a      	movne	r3, #10
 8009596:	2308      	moveq	r3, #8
 8009598:	2100      	movs	r1, #0
 800959a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800959e:	6866      	ldr	r6, [r4, #4]
 80095a0:	60a6      	str	r6, [r4, #8]
 80095a2:	2e00      	cmp	r6, #0
 80095a4:	db05      	blt.n	80095b2 <_printf_i+0x10e>
 80095a6:	6821      	ldr	r1, [r4, #0]
 80095a8:	432e      	orrs	r6, r5
 80095aa:	f021 0104 	bic.w	r1, r1, #4
 80095ae:	6021      	str	r1, [r4, #0]
 80095b0:	d04b      	beq.n	800964a <_printf_i+0x1a6>
 80095b2:	4616      	mov	r6, r2
 80095b4:	fbb5 f1f3 	udiv	r1, r5, r3
 80095b8:	fb03 5711 	mls	r7, r3, r1, r5
 80095bc:	5dc7      	ldrb	r7, [r0, r7]
 80095be:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80095c2:	462f      	mov	r7, r5
 80095c4:	42bb      	cmp	r3, r7
 80095c6:	460d      	mov	r5, r1
 80095c8:	d9f4      	bls.n	80095b4 <_printf_i+0x110>
 80095ca:	2b08      	cmp	r3, #8
 80095cc:	d10b      	bne.n	80095e6 <_printf_i+0x142>
 80095ce:	6823      	ldr	r3, [r4, #0]
 80095d0:	07df      	lsls	r7, r3, #31
 80095d2:	d508      	bpl.n	80095e6 <_printf_i+0x142>
 80095d4:	6923      	ldr	r3, [r4, #16]
 80095d6:	6861      	ldr	r1, [r4, #4]
 80095d8:	4299      	cmp	r1, r3
 80095da:	bfde      	ittt	le
 80095dc:	2330      	movle	r3, #48	@ 0x30
 80095de:	f806 3c01 	strble.w	r3, [r6, #-1]
 80095e2:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 80095e6:	1b92      	subs	r2, r2, r6
 80095e8:	6122      	str	r2, [r4, #16]
 80095ea:	f8cd a000 	str.w	sl, [sp]
 80095ee:	464b      	mov	r3, r9
 80095f0:	aa03      	add	r2, sp, #12
 80095f2:	4621      	mov	r1, r4
 80095f4:	4640      	mov	r0, r8
 80095f6:	f7ff fee7 	bl	80093c8 <_printf_common>
 80095fa:	3001      	adds	r0, #1
 80095fc:	d14a      	bne.n	8009694 <_printf_i+0x1f0>
 80095fe:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009602:	b004      	add	sp, #16
 8009604:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009608:	6823      	ldr	r3, [r4, #0]
 800960a:	f043 0320 	orr.w	r3, r3, #32
 800960e:	6023      	str	r3, [r4, #0]
 8009610:	4832      	ldr	r0, [pc, #200]	@ (80096dc <_printf_i+0x238>)
 8009612:	2778      	movs	r7, #120	@ 0x78
 8009614:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8009618:	6823      	ldr	r3, [r4, #0]
 800961a:	6831      	ldr	r1, [r6, #0]
 800961c:	061f      	lsls	r7, r3, #24
 800961e:	f851 5b04 	ldr.w	r5, [r1], #4
 8009622:	d402      	bmi.n	800962a <_printf_i+0x186>
 8009624:	065f      	lsls	r7, r3, #25
 8009626:	bf48      	it	mi
 8009628:	b2ad      	uxthmi	r5, r5
 800962a:	6031      	str	r1, [r6, #0]
 800962c:	07d9      	lsls	r1, r3, #31
 800962e:	bf44      	itt	mi
 8009630:	f043 0320 	orrmi.w	r3, r3, #32
 8009634:	6023      	strmi	r3, [r4, #0]
 8009636:	b11d      	cbz	r5, 8009640 <_printf_i+0x19c>
 8009638:	2310      	movs	r3, #16
 800963a:	e7ad      	b.n	8009598 <_printf_i+0xf4>
 800963c:	4826      	ldr	r0, [pc, #152]	@ (80096d8 <_printf_i+0x234>)
 800963e:	e7e9      	b.n	8009614 <_printf_i+0x170>
 8009640:	6823      	ldr	r3, [r4, #0]
 8009642:	f023 0320 	bic.w	r3, r3, #32
 8009646:	6023      	str	r3, [r4, #0]
 8009648:	e7f6      	b.n	8009638 <_printf_i+0x194>
 800964a:	4616      	mov	r6, r2
 800964c:	e7bd      	b.n	80095ca <_printf_i+0x126>
 800964e:	6833      	ldr	r3, [r6, #0]
 8009650:	6825      	ldr	r5, [r4, #0]
 8009652:	6961      	ldr	r1, [r4, #20]
 8009654:	1d18      	adds	r0, r3, #4
 8009656:	6030      	str	r0, [r6, #0]
 8009658:	062e      	lsls	r6, r5, #24
 800965a:	681b      	ldr	r3, [r3, #0]
 800965c:	d501      	bpl.n	8009662 <_printf_i+0x1be>
 800965e:	6019      	str	r1, [r3, #0]
 8009660:	e002      	b.n	8009668 <_printf_i+0x1c4>
 8009662:	0668      	lsls	r0, r5, #25
 8009664:	d5fb      	bpl.n	800965e <_printf_i+0x1ba>
 8009666:	8019      	strh	r1, [r3, #0]
 8009668:	2300      	movs	r3, #0
 800966a:	6123      	str	r3, [r4, #16]
 800966c:	4616      	mov	r6, r2
 800966e:	e7bc      	b.n	80095ea <_printf_i+0x146>
 8009670:	6833      	ldr	r3, [r6, #0]
 8009672:	1d1a      	adds	r2, r3, #4
 8009674:	6032      	str	r2, [r6, #0]
 8009676:	681e      	ldr	r6, [r3, #0]
 8009678:	6862      	ldr	r2, [r4, #4]
 800967a:	2100      	movs	r1, #0
 800967c:	4630      	mov	r0, r6
 800967e:	f7f6 fdbf 	bl	8000200 <memchr>
 8009682:	b108      	cbz	r0, 8009688 <_printf_i+0x1e4>
 8009684:	1b80      	subs	r0, r0, r6
 8009686:	6060      	str	r0, [r4, #4]
 8009688:	6863      	ldr	r3, [r4, #4]
 800968a:	6123      	str	r3, [r4, #16]
 800968c:	2300      	movs	r3, #0
 800968e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009692:	e7aa      	b.n	80095ea <_printf_i+0x146>
 8009694:	6923      	ldr	r3, [r4, #16]
 8009696:	4632      	mov	r2, r6
 8009698:	4649      	mov	r1, r9
 800969a:	4640      	mov	r0, r8
 800969c:	47d0      	blx	sl
 800969e:	3001      	adds	r0, #1
 80096a0:	d0ad      	beq.n	80095fe <_printf_i+0x15a>
 80096a2:	6823      	ldr	r3, [r4, #0]
 80096a4:	079b      	lsls	r3, r3, #30
 80096a6:	d413      	bmi.n	80096d0 <_printf_i+0x22c>
 80096a8:	68e0      	ldr	r0, [r4, #12]
 80096aa:	9b03      	ldr	r3, [sp, #12]
 80096ac:	4298      	cmp	r0, r3
 80096ae:	bfb8      	it	lt
 80096b0:	4618      	movlt	r0, r3
 80096b2:	e7a6      	b.n	8009602 <_printf_i+0x15e>
 80096b4:	2301      	movs	r3, #1
 80096b6:	4632      	mov	r2, r6
 80096b8:	4649      	mov	r1, r9
 80096ba:	4640      	mov	r0, r8
 80096bc:	47d0      	blx	sl
 80096be:	3001      	adds	r0, #1
 80096c0:	d09d      	beq.n	80095fe <_printf_i+0x15a>
 80096c2:	3501      	adds	r5, #1
 80096c4:	68e3      	ldr	r3, [r4, #12]
 80096c6:	9903      	ldr	r1, [sp, #12]
 80096c8:	1a5b      	subs	r3, r3, r1
 80096ca:	42ab      	cmp	r3, r5
 80096cc:	dcf2      	bgt.n	80096b4 <_printf_i+0x210>
 80096ce:	e7eb      	b.n	80096a8 <_printf_i+0x204>
 80096d0:	2500      	movs	r5, #0
 80096d2:	f104 0619 	add.w	r6, r4, #25
 80096d6:	e7f5      	b.n	80096c4 <_printf_i+0x220>
 80096d8:	08009e5d 	.word	0x08009e5d
 80096dc:	08009e6e 	.word	0x08009e6e

080096e0 <__sflush_r>:
 80096e0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80096e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80096e8:	0716      	lsls	r6, r2, #28
 80096ea:	4605      	mov	r5, r0
 80096ec:	460c      	mov	r4, r1
 80096ee:	d454      	bmi.n	800979a <__sflush_r+0xba>
 80096f0:	684b      	ldr	r3, [r1, #4]
 80096f2:	2b00      	cmp	r3, #0
 80096f4:	dc02      	bgt.n	80096fc <__sflush_r+0x1c>
 80096f6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80096f8:	2b00      	cmp	r3, #0
 80096fa:	dd48      	ble.n	800978e <__sflush_r+0xae>
 80096fc:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80096fe:	2e00      	cmp	r6, #0
 8009700:	d045      	beq.n	800978e <__sflush_r+0xae>
 8009702:	2300      	movs	r3, #0
 8009704:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8009708:	682f      	ldr	r7, [r5, #0]
 800970a:	6a21      	ldr	r1, [r4, #32]
 800970c:	602b      	str	r3, [r5, #0]
 800970e:	d030      	beq.n	8009772 <__sflush_r+0x92>
 8009710:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8009712:	89a3      	ldrh	r3, [r4, #12]
 8009714:	0759      	lsls	r1, r3, #29
 8009716:	d505      	bpl.n	8009724 <__sflush_r+0x44>
 8009718:	6863      	ldr	r3, [r4, #4]
 800971a:	1ad2      	subs	r2, r2, r3
 800971c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800971e:	b10b      	cbz	r3, 8009724 <__sflush_r+0x44>
 8009720:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8009722:	1ad2      	subs	r2, r2, r3
 8009724:	2300      	movs	r3, #0
 8009726:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009728:	6a21      	ldr	r1, [r4, #32]
 800972a:	4628      	mov	r0, r5
 800972c:	47b0      	blx	r6
 800972e:	1c43      	adds	r3, r0, #1
 8009730:	89a3      	ldrh	r3, [r4, #12]
 8009732:	d106      	bne.n	8009742 <__sflush_r+0x62>
 8009734:	6829      	ldr	r1, [r5, #0]
 8009736:	291d      	cmp	r1, #29
 8009738:	d82b      	bhi.n	8009792 <__sflush_r+0xb2>
 800973a:	4a2a      	ldr	r2, [pc, #168]	@ (80097e4 <__sflush_r+0x104>)
 800973c:	40ca      	lsrs	r2, r1
 800973e:	07d6      	lsls	r6, r2, #31
 8009740:	d527      	bpl.n	8009792 <__sflush_r+0xb2>
 8009742:	2200      	movs	r2, #0
 8009744:	6062      	str	r2, [r4, #4]
 8009746:	04d9      	lsls	r1, r3, #19
 8009748:	6922      	ldr	r2, [r4, #16]
 800974a:	6022      	str	r2, [r4, #0]
 800974c:	d504      	bpl.n	8009758 <__sflush_r+0x78>
 800974e:	1c42      	adds	r2, r0, #1
 8009750:	d101      	bne.n	8009756 <__sflush_r+0x76>
 8009752:	682b      	ldr	r3, [r5, #0]
 8009754:	b903      	cbnz	r3, 8009758 <__sflush_r+0x78>
 8009756:	6560      	str	r0, [r4, #84]	@ 0x54
 8009758:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800975a:	602f      	str	r7, [r5, #0]
 800975c:	b1b9      	cbz	r1, 800978e <__sflush_r+0xae>
 800975e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009762:	4299      	cmp	r1, r3
 8009764:	d002      	beq.n	800976c <__sflush_r+0x8c>
 8009766:	4628      	mov	r0, r5
 8009768:	f000 fa24 	bl	8009bb4 <_free_r>
 800976c:	2300      	movs	r3, #0
 800976e:	6363      	str	r3, [r4, #52]	@ 0x34
 8009770:	e00d      	b.n	800978e <__sflush_r+0xae>
 8009772:	2301      	movs	r3, #1
 8009774:	4628      	mov	r0, r5
 8009776:	47b0      	blx	r6
 8009778:	4602      	mov	r2, r0
 800977a:	1c50      	adds	r0, r2, #1
 800977c:	d1c9      	bne.n	8009712 <__sflush_r+0x32>
 800977e:	682b      	ldr	r3, [r5, #0]
 8009780:	2b00      	cmp	r3, #0
 8009782:	d0c6      	beq.n	8009712 <__sflush_r+0x32>
 8009784:	2b1d      	cmp	r3, #29
 8009786:	d001      	beq.n	800978c <__sflush_r+0xac>
 8009788:	2b16      	cmp	r3, #22
 800978a:	d11e      	bne.n	80097ca <__sflush_r+0xea>
 800978c:	602f      	str	r7, [r5, #0]
 800978e:	2000      	movs	r0, #0
 8009790:	e022      	b.n	80097d8 <__sflush_r+0xf8>
 8009792:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009796:	b21b      	sxth	r3, r3
 8009798:	e01b      	b.n	80097d2 <__sflush_r+0xf2>
 800979a:	690f      	ldr	r7, [r1, #16]
 800979c:	2f00      	cmp	r7, #0
 800979e:	d0f6      	beq.n	800978e <__sflush_r+0xae>
 80097a0:	0793      	lsls	r3, r2, #30
 80097a2:	680e      	ldr	r6, [r1, #0]
 80097a4:	bf08      	it	eq
 80097a6:	694b      	ldreq	r3, [r1, #20]
 80097a8:	600f      	str	r7, [r1, #0]
 80097aa:	bf18      	it	ne
 80097ac:	2300      	movne	r3, #0
 80097ae:	eba6 0807 	sub.w	r8, r6, r7
 80097b2:	608b      	str	r3, [r1, #8]
 80097b4:	f1b8 0f00 	cmp.w	r8, #0
 80097b8:	dde9      	ble.n	800978e <__sflush_r+0xae>
 80097ba:	6a21      	ldr	r1, [r4, #32]
 80097bc:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80097be:	4643      	mov	r3, r8
 80097c0:	463a      	mov	r2, r7
 80097c2:	4628      	mov	r0, r5
 80097c4:	47b0      	blx	r6
 80097c6:	2800      	cmp	r0, #0
 80097c8:	dc08      	bgt.n	80097dc <__sflush_r+0xfc>
 80097ca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80097ce:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80097d2:	81a3      	strh	r3, [r4, #12]
 80097d4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80097d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80097dc:	4407      	add	r7, r0
 80097de:	eba8 0800 	sub.w	r8, r8, r0
 80097e2:	e7e7      	b.n	80097b4 <__sflush_r+0xd4>
 80097e4:	20400001 	.word	0x20400001

080097e8 <_fflush_r>:
 80097e8:	b538      	push	{r3, r4, r5, lr}
 80097ea:	690b      	ldr	r3, [r1, #16]
 80097ec:	4605      	mov	r5, r0
 80097ee:	460c      	mov	r4, r1
 80097f0:	b913      	cbnz	r3, 80097f8 <_fflush_r+0x10>
 80097f2:	2500      	movs	r5, #0
 80097f4:	4628      	mov	r0, r5
 80097f6:	bd38      	pop	{r3, r4, r5, pc}
 80097f8:	b118      	cbz	r0, 8009802 <_fflush_r+0x1a>
 80097fa:	6a03      	ldr	r3, [r0, #32]
 80097fc:	b90b      	cbnz	r3, 8009802 <_fflush_r+0x1a>
 80097fe:	f7ff fb25 	bl	8008e4c <__sinit>
 8009802:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009806:	2b00      	cmp	r3, #0
 8009808:	d0f3      	beq.n	80097f2 <_fflush_r+0xa>
 800980a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800980c:	07d0      	lsls	r0, r2, #31
 800980e:	d404      	bmi.n	800981a <_fflush_r+0x32>
 8009810:	0599      	lsls	r1, r3, #22
 8009812:	d402      	bmi.n	800981a <_fflush_r+0x32>
 8009814:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009816:	f7ff fbf2 	bl	8008ffe <__retarget_lock_acquire_recursive>
 800981a:	4628      	mov	r0, r5
 800981c:	4621      	mov	r1, r4
 800981e:	f7ff ff5f 	bl	80096e0 <__sflush_r>
 8009822:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009824:	07da      	lsls	r2, r3, #31
 8009826:	4605      	mov	r5, r0
 8009828:	d4e4      	bmi.n	80097f4 <_fflush_r+0xc>
 800982a:	89a3      	ldrh	r3, [r4, #12]
 800982c:	059b      	lsls	r3, r3, #22
 800982e:	d4e1      	bmi.n	80097f4 <_fflush_r+0xc>
 8009830:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009832:	f7ff fbe5 	bl	8009000 <__retarget_lock_release_recursive>
 8009836:	e7dd      	b.n	80097f4 <_fflush_r+0xc>

08009838 <__malloc_lock>:
 8009838:	4801      	ldr	r0, [pc, #4]	@ (8009840 <__malloc_lock+0x8>)
 800983a:	f7ff bbe0 	b.w	8008ffe <__retarget_lock_acquire_recursive>
 800983e:	bf00      	nop
 8009840:	200405a4 	.word	0x200405a4

08009844 <__malloc_unlock>:
 8009844:	4801      	ldr	r0, [pc, #4]	@ (800984c <__malloc_unlock+0x8>)
 8009846:	f7ff bbdb 	b.w	8009000 <__retarget_lock_release_recursive>
 800984a:	bf00      	nop
 800984c:	200405a4 	.word	0x200405a4

08009850 <__sread>:
 8009850:	b510      	push	{r4, lr}
 8009852:	460c      	mov	r4, r1
 8009854:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009858:	f000 f956 	bl	8009b08 <_read_r>
 800985c:	2800      	cmp	r0, #0
 800985e:	bfab      	itete	ge
 8009860:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8009862:	89a3      	ldrhlt	r3, [r4, #12]
 8009864:	181b      	addge	r3, r3, r0
 8009866:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800986a:	bfac      	ite	ge
 800986c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800986e:	81a3      	strhlt	r3, [r4, #12]
 8009870:	bd10      	pop	{r4, pc}

08009872 <__swrite>:
 8009872:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009876:	461f      	mov	r7, r3
 8009878:	898b      	ldrh	r3, [r1, #12]
 800987a:	05db      	lsls	r3, r3, #23
 800987c:	4605      	mov	r5, r0
 800987e:	460c      	mov	r4, r1
 8009880:	4616      	mov	r6, r2
 8009882:	d505      	bpl.n	8009890 <__swrite+0x1e>
 8009884:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009888:	2302      	movs	r3, #2
 800988a:	2200      	movs	r2, #0
 800988c:	f000 f92a 	bl	8009ae4 <_lseek_r>
 8009890:	89a3      	ldrh	r3, [r4, #12]
 8009892:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009896:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800989a:	81a3      	strh	r3, [r4, #12]
 800989c:	4632      	mov	r2, r6
 800989e:	463b      	mov	r3, r7
 80098a0:	4628      	mov	r0, r5
 80098a2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80098a6:	f000 b951 	b.w	8009b4c <_write_r>

080098aa <__sseek>:
 80098aa:	b510      	push	{r4, lr}
 80098ac:	460c      	mov	r4, r1
 80098ae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80098b2:	f000 f917 	bl	8009ae4 <_lseek_r>
 80098b6:	1c43      	adds	r3, r0, #1
 80098b8:	89a3      	ldrh	r3, [r4, #12]
 80098ba:	bf15      	itete	ne
 80098bc:	6560      	strne	r0, [r4, #84]	@ 0x54
 80098be:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80098c2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80098c6:	81a3      	strheq	r3, [r4, #12]
 80098c8:	bf18      	it	ne
 80098ca:	81a3      	strhne	r3, [r4, #12]
 80098cc:	bd10      	pop	{r4, pc}

080098ce <__sclose>:
 80098ce:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80098d2:	f000 b94d 	b.w	8009b70 <_close_r>

080098d6 <__swbuf_r>:
 80098d6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80098d8:	460e      	mov	r6, r1
 80098da:	4614      	mov	r4, r2
 80098dc:	4605      	mov	r5, r0
 80098de:	b118      	cbz	r0, 80098e8 <__swbuf_r+0x12>
 80098e0:	6a03      	ldr	r3, [r0, #32]
 80098e2:	b90b      	cbnz	r3, 80098e8 <__swbuf_r+0x12>
 80098e4:	f7ff fab2 	bl	8008e4c <__sinit>
 80098e8:	69a3      	ldr	r3, [r4, #24]
 80098ea:	60a3      	str	r3, [r4, #8]
 80098ec:	89a3      	ldrh	r3, [r4, #12]
 80098ee:	071a      	lsls	r2, r3, #28
 80098f0:	d501      	bpl.n	80098f6 <__swbuf_r+0x20>
 80098f2:	6923      	ldr	r3, [r4, #16]
 80098f4:	b943      	cbnz	r3, 8009908 <__swbuf_r+0x32>
 80098f6:	4621      	mov	r1, r4
 80098f8:	4628      	mov	r0, r5
 80098fa:	f000 f82b 	bl	8009954 <__swsetup_r>
 80098fe:	b118      	cbz	r0, 8009908 <__swbuf_r+0x32>
 8009900:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8009904:	4638      	mov	r0, r7
 8009906:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009908:	6823      	ldr	r3, [r4, #0]
 800990a:	6922      	ldr	r2, [r4, #16]
 800990c:	1a98      	subs	r0, r3, r2
 800990e:	6963      	ldr	r3, [r4, #20]
 8009910:	b2f6      	uxtb	r6, r6
 8009912:	4283      	cmp	r3, r0
 8009914:	4637      	mov	r7, r6
 8009916:	dc05      	bgt.n	8009924 <__swbuf_r+0x4e>
 8009918:	4621      	mov	r1, r4
 800991a:	4628      	mov	r0, r5
 800991c:	f7ff ff64 	bl	80097e8 <_fflush_r>
 8009920:	2800      	cmp	r0, #0
 8009922:	d1ed      	bne.n	8009900 <__swbuf_r+0x2a>
 8009924:	68a3      	ldr	r3, [r4, #8]
 8009926:	3b01      	subs	r3, #1
 8009928:	60a3      	str	r3, [r4, #8]
 800992a:	6823      	ldr	r3, [r4, #0]
 800992c:	1c5a      	adds	r2, r3, #1
 800992e:	6022      	str	r2, [r4, #0]
 8009930:	701e      	strb	r6, [r3, #0]
 8009932:	6962      	ldr	r2, [r4, #20]
 8009934:	1c43      	adds	r3, r0, #1
 8009936:	429a      	cmp	r2, r3
 8009938:	d004      	beq.n	8009944 <__swbuf_r+0x6e>
 800993a:	89a3      	ldrh	r3, [r4, #12]
 800993c:	07db      	lsls	r3, r3, #31
 800993e:	d5e1      	bpl.n	8009904 <__swbuf_r+0x2e>
 8009940:	2e0a      	cmp	r6, #10
 8009942:	d1df      	bne.n	8009904 <__swbuf_r+0x2e>
 8009944:	4621      	mov	r1, r4
 8009946:	4628      	mov	r0, r5
 8009948:	f7ff ff4e 	bl	80097e8 <_fflush_r>
 800994c:	2800      	cmp	r0, #0
 800994e:	d0d9      	beq.n	8009904 <__swbuf_r+0x2e>
 8009950:	e7d6      	b.n	8009900 <__swbuf_r+0x2a>
	...

08009954 <__swsetup_r>:
 8009954:	b538      	push	{r3, r4, r5, lr}
 8009956:	4b29      	ldr	r3, [pc, #164]	@ (80099fc <__swsetup_r+0xa8>)
 8009958:	4605      	mov	r5, r0
 800995a:	6818      	ldr	r0, [r3, #0]
 800995c:	460c      	mov	r4, r1
 800995e:	b118      	cbz	r0, 8009968 <__swsetup_r+0x14>
 8009960:	6a03      	ldr	r3, [r0, #32]
 8009962:	b90b      	cbnz	r3, 8009968 <__swsetup_r+0x14>
 8009964:	f7ff fa72 	bl	8008e4c <__sinit>
 8009968:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800996c:	0719      	lsls	r1, r3, #28
 800996e:	d422      	bmi.n	80099b6 <__swsetup_r+0x62>
 8009970:	06da      	lsls	r2, r3, #27
 8009972:	d407      	bmi.n	8009984 <__swsetup_r+0x30>
 8009974:	2209      	movs	r2, #9
 8009976:	602a      	str	r2, [r5, #0]
 8009978:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800997c:	81a3      	strh	r3, [r4, #12]
 800997e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009982:	e033      	b.n	80099ec <__swsetup_r+0x98>
 8009984:	0758      	lsls	r0, r3, #29
 8009986:	d512      	bpl.n	80099ae <__swsetup_r+0x5a>
 8009988:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800998a:	b141      	cbz	r1, 800999e <__swsetup_r+0x4a>
 800998c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009990:	4299      	cmp	r1, r3
 8009992:	d002      	beq.n	800999a <__swsetup_r+0x46>
 8009994:	4628      	mov	r0, r5
 8009996:	f000 f90d 	bl	8009bb4 <_free_r>
 800999a:	2300      	movs	r3, #0
 800999c:	6363      	str	r3, [r4, #52]	@ 0x34
 800999e:	89a3      	ldrh	r3, [r4, #12]
 80099a0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80099a4:	81a3      	strh	r3, [r4, #12]
 80099a6:	2300      	movs	r3, #0
 80099a8:	6063      	str	r3, [r4, #4]
 80099aa:	6923      	ldr	r3, [r4, #16]
 80099ac:	6023      	str	r3, [r4, #0]
 80099ae:	89a3      	ldrh	r3, [r4, #12]
 80099b0:	f043 0308 	orr.w	r3, r3, #8
 80099b4:	81a3      	strh	r3, [r4, #12]
 80099b6:	6923      	ldr	r3, [r4, #16]
 80099b8:	b94b      	cbnz	r3, 80099ce <__swsetup_r+0x7a>
 80099ba:	89a3      	ldrh	r3, [r4, #12]
 80099bc:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80099c0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80099c4:	d003      	beq.n	80099ce <__swsetup_r+0x7a>
 80099c6:	4621      	mov	r1, r4
 80099c8:	4628      	mov	r0, r5
 80099ca:	f000 f83f 	bl	8009a4c <__smakebuf_r>
 80099ce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80099d2:	f013 0201 	ands.w	r2, r3, #1
 80099d6:	d00a      	beq.n	80099ee <__swsetup_r+0x9a>
 80099d8:	2200      	movs	r2, #0
 80099da:	60a2      	str	r2, [r4, #8]
 80099dc:	6962      	ldr	r2, [r4, #20]
 80099de:	4252      	negs	r2, r2
 80099e0:	61a2      	str	r2, [r4, #24]
 80099e2:	6922      	ldr	r2, [r4, #16]
 80099e4:	b942      	cbnz	r2, 80099f8 <__swsetup_r+0xa4>
 80099e6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80099ea:	d1c5      	bne.n	8009978 <__swsetup_r+0x24>
 80099ec:	bd38      	pop	{r3, r4, r5, pc}
 80099ee:	0799      	lsls	r1, r3, #30
 80099f0:	bf58      	it	pl
 80099f2:	6962      	ldrpl	r2, [r4, #20]
 80099f4:	60a2      	str	r2, [r4, #8]
 80099f6:	e7f4      	b.n	80099e2 <__swsetup_r+0x8e>
 80099f8:	2000      	movs	r0, #0
 80099fa:	e7f7      	b.n	80099ec <__swsetup_r+0x98>
 80099fc:	2004007c 	.word	0x2004007c

08009a00 <__swhatbuf_r>:
 8009a00:	b570      	push	{r4, r5, r6, lr}
 8009a02:	460c      	mov	r4, r1
 8009a04:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009a08:	2900      	cmp	r1, #0
 8009a0a:	b096      	sub	sp, #88	@ 0x58
 8009a0c:	4615      	mov	r5, r2
 8009a0e:	461e      	mov	r6, r3
 8009a10:	da0d      	bge.n	8009a2e <__swhatbuf_r+0x2e>
 8009a12:	89a3      	ldrh	r3, [r4, #12]
 8009a14:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8009a18:	f04f 0100 	mov.w	r1, #0
 8009a1c:	bf14      	ite	ne
 8009a1e:	2340      	movne	r3, #64	@ 0x40
 8009a20:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8009a24:	2000      	movs	r0, #0
 8009a26:	6031      	str	r1, [r6, #0]
 8009a28:	602b      	str	r3, [r5, #0]
 8009a2a:	b016      	add	sp, #88	@ 0x58
 8009a2c:	bd70      	pop	{r4, r5, r6, pc}
 8009a2e:	466a      	mov	r2, sp
 8009a30:	f000 f8ae 	bl	8009b90 <_fstat_r>
 8009a34:	2800      	cmp	r0, #0
 8009a36:	dbec      	blt.n	8009a12 <__swhatbuf_r+0x12>
 8009a38:	9901      	ldr	r1, [sp, #4]
 8009a3a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8009a3e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8009a42:	4259      	negs	r1, r3
 8009a44:	4159      	adcs	r1, r3
 8009a46:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009a4a:	e7eb      	b.n	8009a24 <__swhatbuf_r+0x24>

08009a4c <__smakebuf_r>:
 8009a4c:	898b      	ldrh	r3, [r1, #12]
 8009a4e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009a50:	079d      	lsls	r5, r3, #30
 8009a52:	4606      	mov	r6, r0
 8009a54:	460c      	mov	r4, r1
 8009a56:	d507      	bpl.n	8009a68 <__smakebuf_r+0x1c>
 8009a58:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8009a5c:	6023      	str	r3, [r4, #0]
 8009a5e:	6123      	str	r3, [r4, #16]
 8009a60:	2301      	movs	r3, #1
 8009a62:	6163      	str	r3, [r4, #20]
 8009a64:	b003      	add	sp, #12
 8009a66:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009a68:	ab01      	add	r3, sp, #4
 8009a6a:	466a      	mov	r2, sp
 8009a6c:	f7ff ffc8 	bl	8009a00 <__swhatbuf_r>
 8009a70:	9f00      	ldr	r7, [sp, #0]
 8009a72:	4605      	mov	r5, r0
 8009a74:	4639      	mov	r1, r7
 8009a76:	4630      	mov	r0, r6
 8009a78:	f7ff fc26 	bl	80092c8 <_malloc_r>
 8009a7c:	b948      	cbnz	r0, 8009a92 <__smakebuf_r+0x46>
 8009a7e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009a82:	059a      	lsls	r2, r3, #22
 8009a84:	d4ee      	bmi.n	8009a64 <__smakebuf_r+0x18>
 8009a86:	f023 0303 	bic.w	r3, r3, #3
 8009a8a:	f043 0302 	orr.w	r3, r3, #2
 8009a8e:	81a3      	strh	r3, [r4, #12]
 8009a90:	e7e2      	b.n	8009a58 <__smakebuf_r+0xc>
 8009a92:	89a3      	ldrh	r3, [r4, #12]
 8009a94:	6020      	str	r0, [r4, #0]
 8009a96:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009a9a:	81a3      	strh	r3, [r4, #12]
 8009a9c:	9b01      	ldr	r3, [sp, #4]
 8009a9e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8009aa2:	b15b      	cbz	r3, 8009abc <__smakebuf_r+0x70>
 8009aa4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009aa8:	4630      	mov	r0, r6
 8009aaa:	f000 f80b 	bl	8009ac4 <_isatty_r>
 8009aae:	b128      	cbz	r0, 8009abc <__smakebuf_r+0x70>
 8009ab0:	89a3      	ldrh	r3, [r4, #12]
 8009ab2:	f023 0303 	bic.w	r3, r3, #3
 8009ab6:	f043 0301 	orr.w	r3, r3, #1
 8009aba:	81a3      	strh	r3, [r4, #12]
 8009abc:	89a3      	ldrh	r3, [r4, #12]
 8009abe:	431d      	orrs	r5, r3
 8009ac0:	81a5      	strh	r5, [r4, #12]
 8009ac2:	e7cf      	b.n	8009a64 <__smakebuf_r+0x18>

08009ac4 <_isatty_r>:
 8009ac4:	b538      	push	{r3, r4, r5, lr}
 8009ac6:	4d06      	ldr	r5, [pc, #24]	@ (8009ae0 <_isatty_r+0x1c>)
 8009ac8:	2300      	movs	r3, #0
 8009aca:	4604      	mov	r4, r0
 8009acc:	4608      	mov	r0, r1
 8009ace:	602b      	str	r3, [r5, #0]
 8009ad0:	f7fa f96c 	bl	8003dac <_isatty>
 8009ad4:	1c43      	adds	r3, r0, #1
 8009ad6:	d102      	bne.n	8009ade <_isatty_r+0x1a>
 8009ad8:	682b      	ldr	r3, [r5, #0]
 8009ada:	b103      	cbz	r3, 8009ade <_isatty_r+0x1a>
 8009adc:	6023      	str	r3, [r4, #0]
 8009ade:	bd38      	pop	{r3, r4, r5, pc}
 8009ae0:	200405b0 	.word	0x200405b0

08009ae4 <_lseek_r>:
 8009ae4:	b538      	push	{r3, r4, r5, lr}
 8009ae6:	4d07      	ldr	r5, [pc, #28]	@ (8009b04 <_lseek_r+0x20>)
 8009ae8:	4604      	mov	r4, r0
 8009aea:	4608      	mov	r0, r1
 8009aec:	4611      	mov	r1, r2
 8009aee:	2200      	movs	r2, #0
 8009af0:	602a      	str	r2, [r5, #0]
 8009af2:	461a      	mov	r2, r3
 8009af4:	f7fa f965 	bl	8003dc2 <_lseek>
 8009af8:	1c43      	adds	r3, r0, #1
 8009afa:	d102      	bne.n	8009b02 <_lseek_r+0x1e>
 8009afc:	682b      	ldr	r3, [r5, #0]
 8009afe:	b103      	cbz	r3, 8009b02 <_lseek_r+0x1e>
 8009b00:	6023      	str	r3, [r4, #0]
 8009b02:	bd38      	pop	{r3, r4, r5, pc}
 8009b04:	200405b0 	.word	0x200405b0

08009b08 <_read_r>:
 8009b08:	b538      	push	{r3, r4, r5, lr}
 8009b0a:	4d07      	ldr	r5, [pc, #28]	@ (8009b28 <_read_r+0x20>)
 8009b0c:	4604      	mov	r4, r0
 8009b0e:	4608      	mov	r0, r1
 8009b10:	4611      	mov	r1, r2
 8009b12:	2200      	movs	r2, #0
 8009b14:	602a      	str	r2, [r5, #0]
 8009b16:	461a      	mov	r2, r3
 8009b18:	f7fa f90f 	bl	8003d3a <_read>
 8009b1c:	1c43      	adds	r3, r0, #1
 8009b1e:	d102      	bne.n	8009b26 <_read_r+0x1e>
 8009b20:	682b      	ldr	r3, [r5, #0]
 8009b22:	b103      	cbz	r3, 8009b26 <_read_r+0x1e>
 8009b24:	6023      	str	r3, [r4, #0]
 8009b26:	bd38      	pop	{r3, r4, r5, pc}
 8009b28:	200405b0 	.word	0x200405b0

08009b2c <_sbrk_r>:
 8009b2c:	b538      	push	{r3, r4, r5, lr}
 8009b2e:	4d06      	ldr	r5, [pc, #24]	@ (8009b48 <_sbrk_r+0x1c>)
 8009b30:	2300      	movs	r3, #0
 8009b32:	4604      	mov	r4, r0
 8009b34:	4608      	mov	r0, r1
 8009b36:	602b      	str	r3, [r5, #0]
 8009b38:	f7fa f950 	bl	8003ddc <_sbrk>
 8009b3c:	1c43      	adds	r3, r0, #1
 8009b3e:	d102      	bne.n	8009b46 <_sbrk_r+0x1a>
 8009b40:	682b      	ldr	r3, [r5, #0]
 8009b42:	b103      	cbz	r3, 8009b46 <_sbrk_r+0x1a>
 8009b44:	6023      	str	r3, [r4, #0]
 8009b46:	bd38      	pop	{r3, r4, r5, pc}
 8009b48:	200405b0 	.word	0x200405b0

08009b4c <_write_r>:
 8009b4c:	b538      	push	{r3, r4, r5, lr}
 8009b4e:	4d07      	ldr	r5, [pc, #28]	@ (8009b6c <_write_r+0x20>)
 8009b50:	4604      	mov	r4, r0
 8009b52:	4608      	mov	r0, r1
 8009b54:	4611      	mov	r1, r2
 8009b56:	2200      	movs	r2, #0
 8009b58:	602a      	str	r2, [r5, #0]
 8009b5a:	461a      	mov	r2, r3
 8009b5c:	f7f8 f914 	bl	8001d88 <_write>
 8009b60:	1c43      	adds	r3, r0, #1
 8009b62:	d102      	bne.n	8009b6a <_write_r+0x1e>
 8009b64:	682b      	ldr	r3, [r5, #0]
 8009b66:	b103      	cbz	r3, 8009b6a <_write_r+0x1e>
 8009b68:	6023      	str	r3, [r4, #0]
 8009b6a:	bd38      	pop	{r3, r4, r5, pc}
 8009b6c:	200405b0 	.word	0x200405b0

08009b70 <_close_r>:
 8009b70:	b538      	push	{r3, r4, r5, lr}
 8009b72:	4d06      	ldr	r5, [pc, #24]	@ (8009b8c <_close_r+0x1c>)
 8009b74:	2300      	movs	r3, #0
 8009b76:	4604      	mov	r4, r0
 8009b78:	4608      	mov	r0, r1
 8009b7a:	602b      	str	r3, [r5, #0]
 8009b7c:	f7fa f8fa 	bl	8003d74 <_close>
 8009b80:	1c43      	adds	r3, r0, #1
 8009b82:	d102      	bne.n	8009b8a <_close_r+0x1a>
 8009b84:	682b      	ldr	r3, [r5, #0]
 8009b86:	b103      	cbz	r3, 8009b8a <_close_r+0x1a>
 8009b88:	6023      	str	r3, [r4, #0]
 8009b8a:	bd38      	pop	{r3, r4, r5, pc}
 8009b8c:	200405b0 	.word	0x200405b0

08009b90 <_fstat_r>:
 8009b90:	b538      	push	{r3, r4, r5, lr}
 8009b92:	4d07      	ldr	r5, [pc, #28]	@ (8009bb0 <_fstat_r+0x20>)
 8009b94:	2300      	movs	r3, #0
 8009b96:	4604      	mov	r4, r0
 8009b98:	4608      	mov	r0, r1
 8009b9a:	4611      	mov	r1, r2
 8009b9c:	602b      	str	r3, [r5, #0]
 8009b9e:	f7fa f8f5 	bl	8003d8c <_fstat>
 8009ba2:	1c43      	adds	r3, r0, #1
 8009ba4:	d102      	bne.n	8009bac <_fstat_r+0x1c>
 8009ba6:	682b      	ldr	r3, [r5, #0]
 8009ba8:	b103      	cbz	r3, 8009bac <_fstat_r+0x1c>
 8009baa:	6023      	str	r3, [r4, #0]
 8009bac:	bd38      	pop	{r3, r4, r5, pc}
 8009bae:	bf00      	nop
 8009bb0:	200405b0 	.word	0x200405b0

08009bb4 <_free_r>:
 8009bb4:	b538      	push	{r3, r4, r5, lr}
 8009bb6:	4605      	mov	r5, r0
 8009bb8:	2900      	cmp	r1, #0
 8009bba:	d041      	beq.n	8009c40 <_free_r+0x8c>
 8009bbc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009bc0:	1f0c      	subs	r4, r1, #4
 8009bc2:	2b00      	cmp	r3, #0
 8009bc4:	bfb8      	it	lt
 8009bc6:	18e4      	addlt	r4, r4, r3
 8009bc8:	f7ff fe36 	bl	8009838 <__malloc_lock>
 8009bcc:	4a1d      	ldr	r2, [pc, #116]	@ (8009c44 <_free_r+0x90>)
 8009bce:	6813      	ldr	r3, [r2, #0]
 8009bd0:	b933      	cbnz	r3, 8009be0 <_free_r+0x2c>
 8009bd2:	6063      	str	r3, [r4, #4]
 8009bd4:	6014      	str	r4, [r2, #0]
 8009bd6:	4628      	mov	r0, r5
 8009bd8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009bdc:	f7ff be32 	b.w	8009844 <__malloc_unlock>
 8009be0:	42a3      	cmp	r3, r4
 8009be2:	d908      	bls.n	8009bf6 <_free_r+0x42>
 8009be4:	6820      	ldr	r0, [r4, #0]
 8009be6:	1821      	adds	r1, r4, r0
 8009be8:	428b      	cmp	r3, r1
 8009bea:	bf01      	itttt	eq
 8009bec:	6819      	ldreq	r1, [r3, #0]
 8009bee:	685b      	ldreq	r3, [r3, #4]
 8009bf0:	1809      	addeq	r1, r1, r0
 8009bf2:	6021      	streq	r1, [r4, #0]
 8009bf4:	e7ed      	b.n	8009bd2 <_free_r+0x1e>
 8009bf6:	461a      	mov	r2, r3
 8009bf8:	685b      	ldr	r3, [r3, #4]
 8009bfa:	b10b      	cbz	r3, 8009c00 <_free_r+0x4c>
 8009bfc:	42a3      	cmp	r3, r4
 8009bfe:	d9fa      	bls.n	8009bf6 <_free_r+0x42>
 8009c00:	6811      	ldr	r1, [r2, #0]
 8009c02:	1850      	adds	r0, r2, r1
 8009c04:	42a0      	cmp	r0, r4
 8009c06:	d10b      	bne.n	8009c20 <_free_r+0x6c>
 8009c08:	6820      	ldr	r0, [r4, #0]
 8009c0a:	4401      	add	r1, r0
 8009c0c:	1850      	adds	r0, r2, r1
 8009c0e:	4283      	cmp	r3, r0
 8009c10:	6011      	str	r1, [r2, #0]
 8009c12:	d1e0      	bne.n	8009bd6 <_free_r+0x22>
 8009c14:	6818      	ldr	r0, [r3, #0]
 8009c16:	685b      	ldr	r3, [r3, #4]
 8009c18:	6053      	str	r3, [r2, #4]
 8009c1a:	4408      	add	r0, r1
 8009c1c:	6010      	str	r0, [r2, #0]
 8009c1e:	e7da      	b.n	8009bd6 <_free_r+0x22>
 8009c20:	d902      	bls.n	8009c28 <_free_r+0x74>
 8009c22:	230c      	movs	r3, #12
 8009c24:	602b      	str	r3, [r5, #0]
 8009c26:	e7d6      	b.n	8009bd6 <_free_r+0x22>
 8009c28:	6820      	ldr	r0, [r4, #0]
 8009c2a:	1821      	adds	r1, r4, r0
 8009c2c:	428b      	cmp	r3, r1
 8009c2e:	bf04      	itt	eq
 8009c30:	6819      	ldreq	r1, [r3, #0]
 8009c32:	685b      	ldreq	r3, [r3, #4]
 8009c34:	6063      	str	r3, [r4, #4]
 8009c36:	bf04      	itt	eq
 8009c38:	1809      	addeq	r1, r1, r0
 8009c3a:	6021      	streq	r1, [r4, #0]
 8009c3c:	6054      	str	r4, [r2, #4]
 8009c3e:	e7ca      	b.n	8009bd6 <_free_r+0x22>
 8009c40:	bd38      	pop	{r3, r4, r5, pc}
 8009c42:	bf00      	nop
 8009c44:	200405ac 	.word	0x200405ac

08009c48 <_init>:
 8009c48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009c4a:	bf00      	nop
 8009c4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009c4e:	bc08      	pop	{r3}
 8009c50:	469e      	mov	lr, r3
 8009c52:	4770      	bx	lr

08009c54 <_fini>:
 8009c54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009c56:	bf00      	nop
 8009c58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009c5a:	bc08      	pop	{r3}
 8009c5c:	469e      	mov	lr, r3
 8009c5e:	4770      	bx	lr
