$version Generated by VerilatedVcd $end
$timescale 1s $end

 $scope module TOP $end
  $var wire 32 # a [31:0] $end
  $var wire 32 $ b [31:0] $end
  $var wire  1 & overflow $end
  $var wire 32 ' res [31:0] $end
  $var wire  4 % sel [3:0] $end
  $scope module top $end
   $var wire 32 # a [31:0] $end
   $var wire 32 $ b [31:0] $end
   $var wire  1 & overflow $end
   $var wire 32 ' res [31:0] $end
   $var wire  4 % sel [3:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#1
b00000000000000000000000000000001 #
b00000000000000000000000000000001 $
b0001 %
0&
b00000000000000000000000000000010 '
#2
b0010 %
b00000000000000000000000000000000 '
#3
b0011 %
#4
b0100 %
b00000000000000000000000000000001 '
#5
b0101 %
#6
b0110 %
b00000000000000000000000000000010 '
#7
b0111 %
b00000000000000000000000000000001 '
#8
b1000 %
b00000000000000000000000000000000 '
#9
b1001 %
#10
