--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 8.826 ns
From           : FLAGC
To             : SLWR~reg0
From Clock     : --
To Clock       : IFCLK
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 22.436 ns
From           : Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~16_OTERM43
To             : DEBUG_LED3
From Clock     : IFCLK
To Clock       : --
Failed Paths   : 0

Type           : Worst-case tpd
Slack          : N/A
Required Time  : None
Actual Time    : 11.565 ns
From           : SDOBACK
To             : FX2_PE1
From Clock     : --
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : 4.404 ns
From           : CDOUT_P
To             : Tx_q[0]
From Clock     : --
To Clock       : IFCLK
Failed Paths   : 0

Type           : Clock Setup: 'IFCLK'
Slack          : -0.359 ns
Required Time  : 48.00 MHz ( period = 20.833 ns )
Actual Time    : 46.40 MHz ( period = 21.550 ns )
From           : CCcount[2]
To             : PCC~reg0
From Clock     : IFCLK
To Clock       : IFCLK
Failed Paths   : 1

Type           : Clock Setup: 'MCLK_12MHZ'
Slack          : -0.047 ns
Required Time  : 48.00 MHz ( period = 20.833 ns )
Actual Time    : 47.79 MHz ( period = 20.926 ns )
From           : CCcount[2]
To             : PCC~reg0
From Clock     : MCLK_12MHZ
To Clock       : MCLK_12MHZ
Failed Paths   : 1

Type           : Clock Setup: 'SPI_SCK'
Slack          : 11.711 ns
Required Time  : 48.00 MHz ( period = 20.833 ns )
Actual Time    : 109.63 MHz ( period = 9.122 ns )
From           : gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]
To             : gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]
From Clock     : SPI_SCK
To Clock       : SPI_SCK
Failed Paths   : 0

Type           : Clock Setup: 'FX2_CLK'
Slack          : 16.789 ns
Required Time  : 48.00 MHz ( period = 20.833 ns )
Actual Time    : 247.28 MHz ( period = 4.044 ns )
From           : gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1
To             : gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0]
From Clock     : FX2_CLK
To Clock       : FX2_CLK
Failed Paths   : 0

Type           : Clock Setup: 'PCLK_12MHZ'
Slack          : 29.509 ns
Required Time  : 12.50 MHz ( period = 80.000 ns )
Actual Time    : 47.66 MHz ( period = 20.982 ns )
From           : CCcount[2]
To             : PCC~reg0
From Clock     : PCLK_12MHZ
To Clock       : PCLK_12MHZ
Failed Paths   : 0

Type           : Clock Setup: 'CLK_12MHZ'
Slack          : 29.527 ns
Required Time  : 12.29 MHz ( period = 81.380 ns )
Actual Time    : 44.79 MHz ( period = 22.326 ns )
From           : CCcount[2]
To             : PCC~reg0
From Clock     : CLK_12MHZ
To Clock       : CLK_12MHZ
Failed Paths   : 0

Type           : Clock Hold: 'IFCLK'
Slack          : -6.095 ns
Required Time  : 48.00 MHz ( period = 20.833 ns )
Actual Time    : N/A
From           : division:division_phoenix|quotient[1]
To             : PCC~reg0
From Clock     : IFCLK
To Clock       : IFCLK
Failed Paths   : 374

Type           : Clock Hold: 'CLK_12MHZ'
Slack          : -5.067 ns
Required Time  : 12.29 MHz ( period = 81.380 ns )
Actual Time    : N/A
From           : AK_reset~reg0
To             : DFS1~reg0
From Clock     : CLK_12MHZ
To Clock       : CLK_12MHZ
Failed Paths   : 465

Type           : Clock Hold: 'PCLK_12MHZ'
Slack          : -4.395 ns
Required Time  : 12.50 MHz ( period = 80.000 ns )
Actual Time    : N/A
From           : AK_reset~reg0
To             : DFS1~reg0
From Clock     : PCLK_12MHZ
To Clock       : PCLK_12MHZ
Failed Paths   : 294

Type           : Clock Hold: 'MCLK_12MHZ'
Slack          : -4.367 ns
Required Time  : 48.00 MHz ( period = 20.833 ns )
Actual Time    : N/A
From           : AK_reset~reg0
To             : DFS1~reg0
From Clock     : MCLK_12MHZ
To Clock       : MCLK_12MHZ
Failed Paths   : 288

Type           : Clock Hold: 'SPI_SCK'
Slack          : 0.499 ns
Required Time  : 48.00 MHz ( period = 20.833 ns )
Actual Time    : N/A
From           : gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]
To             : gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]
From Clock     : SPI_SCK
To Clock       : SPI_SCK
Failed Paths   : 0

Type           : Clock Hold: 'FX2_CLK'
Slack          : 1.205 ns
Required Time  : 48.00 MHz ( period = 20.833 ns )
Actual Time    : N/A
From           : gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1
To             : gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2
From Clock     : FX2_CLK
To Clock       : FX2_CLK
Failed Paths   : 0

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 1423

--------------------------------------------------------------------------------------

