/* Generated by Yosys 0.9+2406 (git sha1 9ac3484, x86_64-conda_cos6-linux-gnu-gcc 1.24.0.133_b0863d8_dirty -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/root/anaconda3/conda-bld/yosys_1607410735049/work=/usr/local/src/conda/yosys-0.8.0_0003_e80fb742f_20201208_122808 -fdebug-prefix-map=/home/deekshitha/qorc-sdk/fpga_toolchain_install/v1.3.1/conda=/usr/local/src/conda-prefix -fPIC -Os) */

(* top =  1  *)
(* src = "/home/deekshitha/qorc-sdk/fpga-examples/ASS2/ASS2.v:1.1-26.10" *)
module ASS2(A, B, C, D, a, b, c, d, e, f, g);
  wire _00_;
  (* src = "/home/deekshitha/qorc-sdk/fpga-examples/ASS2/ASS2.v:2.14-2.15" *)
  input A;
  (* src = "/home/deekshitha/qorc-sdk/fpga-examples/ASS2/ASS2.v:3.14-3.15" *)
  input B;
  (* src = "/home/deekshitha/qorc-sdk/fpga-examples/ASS2/ASS2.v:4.14-4.15" *)
  input C;
  (* src = "/home/deekshitha/qorc-sdk/fpga-examples/ASS2/ASS2.v:5.14-5.15" *)
  input D;
  (* src = "/home/deekshitha/qorc-sdk/fpga-examples/ASS2/ASS2.v:7.15-7.16" *)
  output a;
  (* src = "/home/deekshitha/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/deekshitha/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \a_LUT4_O.BA1 ;
  (* src = "/home/deekshitha/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/deekshitha/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \a_LUT4_O.BA2 ;
  (* src = "/home/deekshitha/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/deekshitha/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \a_LUT4_O.BAB ;
  (* src = "/home/deekshitha/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/deekshitha/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \a_LUT4_O.BB1 ;
  (* src = "/home/deekshitha/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/deekshitha/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \a_LUT4_O.BB2 ;
  (* src = "/home/deekshitha/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/deekshitha/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \a_LUT4_O.BSL ;
  (* src = "/home/deekshitha/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/deekshitha/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \a_LUT4_O.I0 ;
  (* src = "/home/deekshitha/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/deekshitha/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \a_LUT4_O.I1 ;
  (* src = "/home/deekshitha/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/deekshitha/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \a_LUT4_O.I2 ;
  (* src = "/home/deekshitha/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/deekshitha/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \a_LUT4_O.I3 ;
  (* src = "/home/deekshitha/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/deekshitha/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \a_LUT4_O.O ;
  (* src = "/home/deekshitha/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/deekshitha/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \a_LUT4_O.TA1 ;
  (* src = "/home/deekshitha/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/deekshitha/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \a_LUT4_O.TA2 ;
  (* src = "/home/deekshitha/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/deekshitha/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \a_LUT4_O.TAB ;
  (* src = "/home/deekshitha/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/deekshitha/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \a_LUT4_O.TB1 ;
  (* src = "/home/deekshitha/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/deekshitha/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \a_LUT4_O.TB2 ;
  (* src = "/home/deekshitha/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/deekshitha/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \a_LUT4_O.TBS ;
  (* src = "/home/deekshitha/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/deekshitha/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \a_LUT4_O.TSL ;
  (* src = "/home/deekshitha/qorc-sdk/fpga-examples/ASS2/ASS2.v:8.15-8.16" *)
  output b;
  (* src = "/home/deekshitha/qorc-sdk/fpga-examples/ASS2/ASS2.v:9.15-9.16" *)
  output c;
  (* src = "/home/deekshitha/qorc-sdk/fpga-examples/ASS2/ASS2.v:10.15-10.16" *)
  output d;
  (* src = "/home/deekshitha/qorc-sdk/fpga-examples/ASS2/ASS2.v:11.15-11.16" *)
  output e;
  (* src = "/home/deekshitha/qorc-sdk/fpga-examples/ASS2/ASS2.v:12.15-12.16" *)
  output f;
  (* src = "/home/deekshitha/qorc-sdk/fpga-examples/ASS2/ASS2.v:13.15-13.16" *)
  output g;
  (* module_not_derived = 32'd1 *)
  (* src = "/home/deekshitha/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:26.20-33.8" *)
  SDIOMUX_CELL _01_ (
    .I_DAT(\a_LUT4_O.TBS ),
    .I_EN(1'h1),
    .\I_PAD_$inp (A),
    .O_DAT(),
    .O_EN(1'h1),
    .\O_PAD_$out ()
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/deekshitha/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:43.9-50.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _02_ (
    .I_DAT(\a_LUT4_O.BAB ),
    .I_EN(1'h1),
    .\I_PAD_$inp (B),
    .O_DAT(),
    .O_EN(1'h0),
    .\O_PAD_$out ()
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/deekshitha/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:43.9-50.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _03_ (
    .I_DAT(\a_LUT4_O.BSL ),
    .I_EN(1'h1),
    .\I_PAD_$inp (C),
    .O_DAT(),
    .O_EN(1'h0),
    .\O_PAD_$out ()
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/deekshitha/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:43.9-50.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _04_ (
    .I_DAT(\a_LUT4_O.BA2 ),
    .I_EN(1'h1),
    .\I_PAD_$inp (D),
    .O_DAT(),
    .O_EN(1'h0),
    .\O_PAD_$out ()
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/deekshitha/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:64.20-71.8" *)
  SDIOMUX_CELL _05_ (
    .I_DAT(),
    .I_EN(1'h1),
    .\I_PAD_$inp (),
    .O_DAT(_00_),
    .O_EN(1'h0),
    .\O_PAD_$out (a)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/deekshitha/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:64.20-71.8" *)
  SDIOMUX_CELL _06_ (
    .I_DAT(),
    .I_EN(1'h1),
    .\I_PAD_$inp (),
    .O_DAT(1'h0),
    .O_EN(1'h0),
    .\O_PAD_$out (b)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/deekshitha/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _07_ (
    .I_DAT(),
    .I_EN(1'h0),
    .\I_PAD_$inp (),
    .O_DAT(1'h0),
    .O_EN(1'h1),
    .\O_PAD_$out (c)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/deekshitha/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _08_ (
    .I_DAT(),
    .I_EN(1'h0),
    .\I_PAD_$inp (),
    .O_DAT(_00_),
    .O_EN(1'h1),
    .\O_PAD_$out (d)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/deekshitha/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _09_ (
    .I_DAT(),
    .I_EN(1'h0),
    .\I_PAD_$inp (),
    .O_DAT(_00_),
    .O_EN(1'h1),
    .\O_PAD_$out (e)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/deekshitha/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _10_ (
    .I_DAT(),
    .I_EN(1'h0),
    .\I_PAD_$inp (),
    .O_DAT(_00_),
    .O_EN(1'h1),
    .\O_PAD_$out (f)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/deekshitha/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _11_ (
    .I_DAT(),
    .I_EN(1'h0),
    .\I_PAD_$inp (),
    .O_DAT(1'h1),
    .O_EN(1'h1),
    .\O_PAD_$out (g)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/deekshitha/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/deekshitha/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h0),
    .BBS1(1'h0),
    .BBS2(1'h0),
    .TAS1(1'h1),
    .TAS2(1'h1),
    .TBS1(1'h0),
    .TBS2(1'h0)
  ) \a_LUT4_O.c_frag  (
    .BA1(1'h0),
    .BA2(\a_LUT4_O.BA2 ),
    .BAB(\a_LUT4_O.BAB ),
    .BB1(1'h0),
    .BB2(\a_LUT4_O.BA2 ),
    .BSL(\a_LUT4_O.BSL ),
    .CZ(_00_),
    .TA1(1'h0),
    .TA2(1'h0),
    .TAB(\a_LUT4_O.BAB ),
    .TB1(1'h0),
    .TB2(\a_LUT4_O.BA2 ),
    .TBS(\a_LUT4_O.TBS ),
    .TSL(\a_LUT4_O.BSL )
  );
  assign \a_LUT4_O.BB1  = 1'h0;
  assign \a_LUT4_O.BB2  = \a_LUT4_O.BA2 ;
  assign \a_LUT4_O.I0  = 1'h0;
  assign \a_LUT4_O.O  = 1'h0;
  assign \a_LUT4_O.I1  = 1'h0;
  assign \a_LUT4_O.I2  = 1'h0;
  assign \a_LUT4_O.I3  = 1'h0;
  assign \a_LUT4_O.TSL  = \a_LUT4_O.BSL ;
  assign \a_LUT4_O.TAB  = \a_LUT4_O.BAB ;
  assign \a_LUT4_O.TA1  = 1'h0;
  assign \a_LUT4_O.TA2  = 1'h0;
  assign \a_LUT4_O.TB1  = 1'h0;
  assign \a_LUT4_O.TB2  = \a_LUT4_O.BA2 ;
  assign \a_LUT4_O.BA1  = 1'h0;
endmodule
